| Commit message (Expand) | Author | Age | Files | Lines |
|---|
| * | intel_alm: work around a Quartus ICE | Dan Ravensloft | 2020-04-23 | 1 | -0/+12 |
| * | tests: read +/xilinx/cell_sim.v before xilinx_dsp test | Eddie Hung | 2020-04-22 | 1 | -0/+1 |
| * | test: ice40_dsp test to read +/ice40/cells_sim.v for default params | Eddie Hung | 2020-04-22 | 1 | -0/+1 |
| * | xilinx: xilinx_dffopt to read cells_sim.v; fix test | Eddie Hung | 2020-04-22 | 1 | -13/+22 |
| * | tests: remove write_ilang | Eddie Hung | 2020-04-20 | 2 | -3/+0 |
| * | synth_intel_alm: alternative synthesis for Intel FPGAs | Dan Ravensloft | 2020-04-15 | 10 | -0/+208 |
| * | Merge pull request #1603 from whitequark/ice40-ram_style | whitequark | 2020-04-10 | 5 | -35/+551 |
| |\ |
|
| | * | ecp5: do not map FFRAM if explicitly requested otherwise. | whitequark | 2020-04-03 | 1 | -16/+62 |
| | * | ice40: do not map FFRAM if explicitly requested otherwise. | whitequark | 2020-04-03 | 1 | -8/+28 |
| | * | ecp5: add support for both 1364.1 and LSE RAM/ROM attributes. | whitequark | 2020-02-06 | 3 | -5/+305 |
| | * | ice40: match memory inference attribute values case insensitive. | whitequark | 2020-02-06 | 1 | -0/+6 |
| | * | ice40: add support for both 1364.1 and LSE RAM/ROM attributes. | whitequark | 2020-02-06 | 3 | -20/+179 |
| | * | ice40: remove impossible test. | whitequark | 2020-02-06 | 1 | -15/+0 |
| * | | Merge pull request #1790 from YosysHQ/eddie/opt_expr_xor | Eddie Hung | 2020-04-01 | 2 | -7/+3 |
| |\ \ |
|
| | * | | Simplify breaking tests/arch/*/fsm.ys tests | Eddie Hung | 2020-03-20 | 2 | -7/+3 |
| * | | | fix argument order for macOS compatibility | N. Engelhardt | 2020-03-18 | 1 | -3/+3 |
| |/ / |
|
| * | | tests: extend tests/arch/run-tests.sh for defines | Eddie Hung | 2020-03-05 | 1 | -3/+14 |
| * | | Merge pull request #1718 from boqwxp/precise_locations | Claire Wolf | 2020-03-03 | 1 | -2/+2 |
| |\ \ |
|
| | * | | Change attribute search value to specify precise location instead of simple l... | Alberto Gonzalez | 2020-02-24 | 1 | -2/+2 |
| * | | | Revert "Fix tests/arch/xilinx/fsm.ys to count flops only" | Eddie Hung | 2020-02-27 | 1 | -3/+9 |
| * | | | Cleanup tests | Eddie Hung | 2020-02-27 | 1 | -0/+18 |
| * | | | Update bug1630.ys to use -lut 4 instead of lut file | Eddie Hung | 2020-02-27 | 1 | -1/+1 |
| * | | | Fix tests/arch/xilinx/fsm.ys to count flops only | Eddie Hung | 2020-02-27 | 1 | -9/+3 |
| |/ / |
|
| * | | xilinx: Add support for LUT RAM on LUT4-based devices. | Marcin Kościelnicki | 2020-02-07 | 1 | -0/+20 |
| * | | xilinx: Initial support for LUT4 devices. | Marcin Kościelnicki | 2020-02-07 | 3 | -1/+83 |
| |/ |
|
| * | Merge pull request #1650 from YosysHQ/eddie/shiftx2mux | Eddie Hung | 2020-02-05 | 2 | -5/+5 |
| |\ |
|
| | * | Merge remote-tracking branch 'origin/master' into eddie/shiftx2mux | Eddie Hung | 2020-02-05 | 7 | -28/+173 |
| | |\ |
|
| | * | | Update tests with reduced area | Eddie Hung | 2020-01-21 | 2 | -6/+6 |
| * | | | abc9_ops: -reintegrate to use derived_type for box_ports | Eddie Hung | 2020-02-05 | 1 | -1/+21 |
| | |/
|/| |
|
| * | | Add opt_lut_ins pass. (#1673) | Marcelina Kościelnicka | 2020-02-03 | 3 | -4/+61 |
| * | | Merge pull request #1559 from YosysHQ/efinix_test_fix | Miodrag Milanović | 2020-01-29 | 1 | -1/+1 |
| |\ \ |
|
| | * | | Updated test to use assert-max | Miodrag Milanovic | 2020-01-28 | 1 | -1/+1 |
| | * | | Fix for non-deterministic test | Miodrag Milanovic | 2019-12-07 | 1 | -1/+1 |
| * | | | Merge pull request #1660 from YosysHQ/eddie/abc9_unpermute_luts | Eddie Hung | 2020-01-28 | 2 | -0/+102 |
| |\ \ \ |
|
| | * | | | Import tests from #1628 | Eddie Hung | 2020-01-27 | 2 | -0/+102 |
| * | | | | Merge pull request #1573 from YosysHQ/eddie/xilinx_tristate | N. Engelhardt | 2020-01-28 | 1 | -0/+5 |
| |\ \ \ \
| |/ / /
|/| | | |
|
| | * | | | Add test | Eddie Hung | 2019-12-12 | 1 | -0/+5 |
| * | | | | ice40: reduce ABC9 internal fanout warnings with a param for CI->I3 | Eddie Hung | 2020-01-24 | 1 | -23/+4 |
| | |_|/
|/| | |
|
| * | | | xilinx_dsp: another typo; move xilinx specific test | Eddie Hung | 2020-01-17 | 1 | -0/+11 |
| * | | | ice40_dsp: fix typo | Eddie Hung | 2020-01-17 | 1 | -0/+11 |
| * | | | Add #1644 testcase | Eddie Hung | 2020-01-17 | 2 | -0/+2 |
| * | | | ice40_dsp: add test | Eddie Hung | 2020-01-17 | 1 | -0/+11 |
| * | | | Merge pull request #1632 from YosysHQ/eddie/fix1630 | Eddie Hung | 2020-01-14 | 2 | -0/+2 |
| |\ \ \ |
|
| | * | | | Add #1630 testcase | Eddie Hung | 2020-01-13 | 2 | -0/+2 |
| * | | | | Merge pull request #1623 from YosysHQ/mmicko/edif_attr | Miodrag Milanović | 2020-01-14 | 3 | -9/+8 |
| |\ \ \ \
| |/ / /
|/| | | |
|
| | * | | | this one is fine | Miodrag Milanovic | 2020-01-10 | 1 | -3/+3 |
| | * | | | Fix tests | Miodrag Milanovic | 2020-01-10 | 3 | -12/+11 |
| * | | | | Add #1626 testcase | Eddie Hung | 2020-01-12 | 1 | -0/+217 |
| * | | | | Merge remote-tracking branch 'origin/master' into eddie/abc9_mfs | Eddie Hung | 2020-01-07 | 2 | -0/+123 |
| |\| | | |
|
| | * | | | Combine tests to check multiple clock domains | Eddie Hung | 2020-01-02 | 1 | -33/+10 |
