aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* CleanupEddie Hung2019-06-052-17/+0
* Call shregmap -tech xilinx_staticEddie Hung2019-06-051-1/+1
* Revert "Move ff_map back after ABC for shregmap"Eddie Hung2019-06-051-4/+4
* Add -tech xilinx_staticEddie Hung2019-06-051-2/+13
* Refactor to ShregmapTechXilinx7StaticEddie Hung2019-06-051-46/+86
* shregmap -tech xilinx_dynamic to work -params and -enpolEddie Hung2019-06-051-6/+26
* Merge remote-tracking branch 'origin/master' into xc7muxEddie Hung2019-06-053-28/+95
|\
| * Merge pull request #1066 from YosysHQ/clifford/fix1056Clifford Wolf2019-06-051-1/+0
| |\
| | * Remove yosys_banner() from python wrapper init, fixes #1056Clifford Wolf2019-06-051-1/+0
| * | Major rewrite of wire selection in setundef -initClifford Wolf2019-06-051-30/+89
| * | Indent fixClifford Wolf2019-06-051-23/+25
| * | Merge pull request #999 from jakobwenzel/setundefInitFixClifford Wolf2019-06-051-16/+23
| |\ \
| | * | initialize more registers in setundef -initJakob Wenzel2019-05-091-16/+23
| * | | Fix typo in fmcombine log message, fixes #1063Clifford Wolf2019-06-051-2/+2
| | |/ | |/|
* | | Merge remote-tracking branch 'origin/clifford/fix1065' into xc7muxEddie Hung2019-06-052-2/+2
|\ \ \
| * | | Suppress driver-driver conflict warning for unknown cell types, fixes #1065Clifford Wolf2019-06-051-1/+1
| |/ /
| * | Merge pull request #1062 from tux3/patch-1Clifford Wolf2019-06-041-1/+1
| |\ \
| | * | README.md: Missing formatting for <tag>Tux32019-06-041-1/+1
| |/ /
* | | Rename shregmap -tech xilinx -> xilinx_dynamicEddie Hung2019-06-042-6/+6
* | | Add log_assert to ensure no loopsEddie Hung2019-06-041-1/+15
* | | Only toposort builtin and abc typesEddie Hung2019-06-041-6/+9
* | | Add space between -D and _ABCEddie Hung2019-06-041-2/+2
* | | Add (* abc_flop_q *) to brams_bb.vEddie Hung2019-06-041-8/+8
* | | Fix name clashEddie Hung2019-06-041-11/+11
* | | Add mux_map.v for wide muxEddie Hung2019-06-044-30/+82
* | | Move ff_map back after ABC for shregmapEddie Hung2019-06-031-4/+4
* | | Respect -nocarryEddie Hung2019-06-031-1/+3
* | | Fix pmux2shiftx logicEddie Hung2019-06-031-1/+1
* | | Merge mistakeEddie Hung2019-06-031-14/+6
* | | Merge remote-tracking branch 'origin/master' into xc7muxEddie Hung2019-06-036-5/+40
|\| |
| * | Merge pull request #1061 from YosysHQ/eddie/techmap_and_arith_mapEddie Hung2019-06-031-6/+5
| |\ \
| | * | Remove extra newlineEddie Hung2019-06-031-1/+0
| | * | Execute techmap and arith_map simultaneouslyEddie Hung2019-06-031-6/+6
| |/ /
| * | Only support Symbiotic EDA flavored VerificClifford Wolf2019-06-021-0/+8
| * | Fix "tee" handling of log_streamsClifford Wolf2019-05-311-0/+5
| * | Enable Verific flag veri_elaborate_top_level_modules_having_interface_ports, ...Clifford Wolf2019-05-301-0/+3
| * | Merge pull request #1057 from mmicko/fix_478Clifford Wolf2019-05-301-0/+4
| |\ \
| | * | Aded one more load of .conf to support change of prefixMiodrag Milanovic2019-05-291-0/+4
| |/ /
| * | Merge pull request #1049 from YosysHQ/clifford/fix1047Clifford Wolf2019-05-282-4/+15
| |\ \
| | * | Do not use shiftmul peepopt pattern when mul result is truncated, fixes #1047Clifford Wolf2019-05-282-4/+15
* | | | TypoEddie Hung2019-06-031-1/+1
* | | | IS_C_INVERTEDEddie Hung2019-06-031-4/+4
* | | | Fix `ifndefEddie Hung2019-06-031-1/+1
* | | | Make SB_LUT4 a whitebox, SB_DFF a blackbox (for now)Eddie Hung2019-06-034-8/+8
* | | | Assert that box_unique_id is indeed uniqueEddie Hung2019-06-031-2/+3
* | | | Remove dupeEddie Hung2019-06-031-7/+7
* | | | Skip internal modules when generating box_unique_idEddie Hung2019-06-031-0/+1
* | | | When creating new holes cell, inherit parameters tooEddie Hung2019-06-031-1/+3
* | | | OoopsieEddie Hung2019-06-031-1/+1
* | | | Consistent with xilinxEddie Hung2019-06-033-4/+4