aboutsummaryrefslogtreecommitdiffstats
path: root/tests
Commit message (Collapse)AuthorAgeFilesLines
* Rename to #23Eddie Hung2019-05-291-3/+3
|
* Add abc_test024Eddie Hung2019-05-291-6/+19
|
* Add abc9_test022Eddie Hung2019-05-281-0/+22
|
* From masterEddie Hung2019-05-281-1/+1
|
* Merge remote-tracking branch 'origin/master' into xc7muxEddie Hung2019-05-283-27/+84
|\
| * Add actual wandwor test that is part of "make test"Clifford Wolf2019-05-282-33/+36
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * Merge branch 'master' into wandworStefan Biereigel2019-05-272-0/+76
| |\
| | * Fix initEddie Hung2019-05-241-27/+27
| | |
| | * Fix typosEddie Hung2019-05-241-6/+6
| | |
| | * Add more testsEddie Hung2019-05-242-20/+41
| | |
| | * Call procEddie Hung2019-05-241-1/+1
| | |
| | * Fix duplicate driverEddie Hung2019-05-241-15/+15
| | |
| * | reformat wand/wor testStefan Biereigel2019-05-271-22/+21
| | |
| * | remove port direction workaround from test caseStefan Biereigel2019-05-271-2/+1
| | |
| * | add simple test case for wand/worStefan Biereigel2019-05-231-0/+35
| | |
* | | Merge remote-tracking branch 'origin/eddie/opt_rmdff' into xc7muxEddie Hung2019-05-232-0/+55
|\ \ \ | | |/ | |/|
| * | Add opt_rmdff testsEddie Hung2019-05-232-0/+55
| |/
* | Merge remote-tracking branch 'origin/master' into xc7muxEddie Hung2019-05-2110-5/+225
|\|
| * Added tests for Verilog frontent for attributes on parameters and localparamsMaciej Kurc2019-05-162-0/+22
| | | | | | | | Signed-off-by: Maciej Kurc <mkurc@antmicro.com>
| * Add test case from #997Clifford Wolf2019-05-071-0/+12
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * Merge pull request #946 from YosysHQ/clifford/specifyClifford Wolf2019-05-062-0/+86
| |\ | | | | | | Add specify parser
| | * Improve tests/various/specify.ysClifford Wolf2019-05-061-2/+32
| | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| | * More testingEddie Hung2019-05-032-2/+5
| | |
| | * Fix spacingEddie Hung2019-05-031-6/+6
| | |
| | * Add quick-and-dirty specify testsEddie Hung2019-05-032-0/+53
| | |
| * | Merge pull request #975 from YosysHQ/clifford/fix968Clifford Wolf2019-05-061-0/+25
| |\ \ | | | | | | | | Re-enable "final loop assignment" feature and fix opt_clean warnings
| | * | Merge branch 'master' of github.com:YosysHQ/yosys into clifford/fix968Clifford Wolf2019-05-066-5/+60
| | |\|
| | * | Add additional test cases for for-loopsClifford Wolf2019-05-011-0/+25
| | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * | | Merge pull request #871 from YosysHQ/verific_importClifford Wolf2019-05-061-0/+52
| |\ \ \ | | |_|/ | |/| | Improve verific -chparam and add hierarchy -chparam
| | * | Add tests/various/chparam.shClifford Wolf2019-05-061-0/+52
| | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * | | iverilog with simcells.v as wellEddie Hung2019-05-031-1/+2
| | | |
| * | | Merge pull request #969 from YosysHQ/clifford/pmgenstuffClifford Wolf2019-05-031-0/+9
| |\ \ \ | | |/ / | |/| | Improve pmgen, Add "peepopt" pass with shift-mul pattern
| * | | Merge pull request #976 from YosysHQ/clifford/fix974Clifford Wolf2019-05-031-0/+22
| |\ \ \ | | | | | | | | | | Fix width detection of memory access with bit slice
| | * | | Add splitcmplxassign test case and silence splitcmplxassign warningClifford Wolf2019-05-011-0/+22
| | | |/ | | |/| | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * | | Fix typo in tests/svinterfaces/runone.shClifford Wolf2019-05-031-2/+2
| | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * | | fail svinterfaces testcases on yosys error exitJakob Wenzel2019-05-021-2/+2
| | | |
* | | | Merge remote-tracking branch 'origin/clifford/pmgenstuff' into xc7muxEddie Hung2019-05-021-0/+9
|\ \ \ \ | | |_|/ | |/| |
| * | | Add peepopt_muldiv, fixes #930Clifford Wolf2019-04-301-0/+9
| | |/ | |/| | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | Merge remote-tracking branch 'origin/master' into xc7muxEddie Hung2019-05-022-0/+23
|\ \ \ | | |/ | |/|
| * | Fix #938 - Crash occurs in case when use write_firrtl commandJim Lawson2019-05-012-0/+23
| |/ | | | | | | | | | | Add missing memory initialization. Sanity-check memory parameters. Add Cell pointer to memory object (for error reporting).
* | Remove split_shiftx testsEddie Hung2019-04-262-139/+0
| |
* | Merge remote-tracking branch 'origin/eddie/split_shiftx' into xc7muxEddie Hung2019-04-252-0/+139
|\ \
| * | Add testEddie Hung2019-04-252-0/+139
| |/
* | Remove topo sort no-loop assertion, with testEddie Hung2019-04-243-1/+76
| |
* | Fix abc9 with (* keep *) wiresEddie Hung2019-04-231-0/+38
| |
* | Merge remote-tracking branch 'origin/master' into xaigEddie Hung2019-04-224-0/+110
|\|
| * Updaye pmux2shiftx testClifford Wolf2019-04-221-2/+2
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * Merge pull request #909 from zachjs/masterClifford Wolf2019-04-222-0/+48
| |\ | | | | | | support repeat loops with constant repeat counts outside of constant functions
| | * support repeat loops with constant repeat counts outside of constant functionsZachary Snow2019-04-092-0/+48
| | |
| * | Merge pull request #944 from YosysHQ/clifford/pmux2shiftxClifford Wolf2019-04-222-0/+62
| |\ \ | | | | | | | | Add pmux2shiftx command