Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Merge pull request #1213 from YosysHQ/eddie/wreduce_add | Clifford Wolf | 2019-08-07 | 2 | -0/+196 |
|\ | | | | | wreduce/opt_expr: improve width reduction for $add and $sub cells | ||||
| * | Add signed opt_expr tests | Eddie Hung | 2019-08-06 | 1 | -0/+50 |
| | | |||||
| * | Add signed test | Eddie Hung | 2019-08-06 | 1 | -0/+26 |
| | | |||||
| * | Move LSB tests from wreduce to opt_expr | Eddie Hung | 2019-08-06 | 2 | -99/+101 |
| | | |||||
| * | Merge remote-tracking branch 'origin/master' into eddie/wreduce_add | Eddie Hung | 2019-08-06 | 4 | -0/+20 |
| |\ | |||||
| * | | Add another test | Eddie Hung | 2019-07-19 | 1 | -1/+24 |
| | | | |||||
| * | | Add one more test with trimming Y_WIDTH of $sub | Eddie Hung | 2019-07-19 | 1 | -11/+14 |
| | | | |||||
| * | | Be more explicit | Eddie Hung | 2019-07-19 | 1 | -6/+29 |
| | | | |||||
| * | | Add tests for sub too | Eddie Hung | 2019-07-19 | 1 | -1/+48 |
| | | | |||||
| * | | Add test | Eddie Hung | 2019-07-19 | 1 | -0/+22 |
| | | | |||||
* | | | Merge pull request #1240 from ucb-bar/firrtl-properties+pow+xnor | Clifford Wolf | 2019-08-07 | 1 | -1/+3 |
|\ \ \ | |_|/ |/| | | Support explicit FIRRTL properties for better accommodation of FIRRTL/Verilog semantic differences. | ||||
| * | | Support explicit FIRRTL properties for better accommodation of ↵ | Jim Lawson | 2019-07-31 | 1 | -1/+3 |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | FIRRTL/Verilog semantic differences. Use FIRRTL spec vlaues for definition of FIRRTL widths. Added support for '$pos`, `$pow` and `$xnor` cells. Enable tests/simple/operators.v since all operators tested there are now supported. Disable FIRRTL tests of tests/simple/{defvalue.sv,implicit_ports.v,wandwor.v} since they currently generate FIRRTL compilation errors. | ||||
* | | | Add test for writing gzip-compressed files | David Shah | 2019-08-06 | 2 | -0/+18 |
|/ / | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* / | Add support for reading gzip'd input files | David Shah | 2019-07-26 | 2 | -0/+2 |
|/ | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | Forgot to commit | Eddie Hung | 2019-07-16 | 1 | -0/+7 |
| | |||||
* | Add tests for cmp2lut on LUT6 | Eddie Hung | 2019-07-16 | 2 | -23/+29 |
| | |||||
* | Update test with more accurate LUT mask | Eddie Hung | 2019-07-12 | 1 | -1/+1 |
| | |||||
* | Fix tests/various/async FFL test | Clifford Wolf | 2019-07-09 | 1 | -1/+1 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Improve tests/various/async, disable failing ffl test | Clifford Wolf | 2019-07-09 | 2 | -7/+38 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Add tests/various/async.{sh,v} | Clifford Wolf | 2019-07-09 | 2 | -0/+88 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Improve tests/various/run-test.sh | Clifford Wolf | 2019-07-09 | 1 | -8/+6 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Add tests/simple_abc9/.gitignore | Clifford Wolf | 2019-07-09 | 1 | -0/+3 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Merge pull request #1156 from YosysHQ/eddie/fix_abc9_unknown_cell | Eddie Hung | 2019-07-03 | 2 | -0/+14 |
|\ | | | | | write_xaiger to treat unknown cell connections as keep-s | ||||
| * | Add test | Eddie Hung | 2019-07-02 | 2 | -0/+14 |
| | | |||||
* | | Merge pull request #1147 from YosysHQ/clifford/fix1144 | Clifford Wolf | 2019-07-03 | 2 | -1/+12 |
|\ \ | | | | | | | Improve specify dummy parser | ||||
| * | | Fix tests/various/specify.v | Clifford Wolf | 2019-07-03 | 2 | -8/+3 |
| | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
| * | | Some cleanups in "ignore specify parser" | Clifford Wolf | 2019-07-03 | 1 | -1/+1 |
| | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
| * | | Comment out invalid syntax | Eddie Hung | 2019-06-30 | 1 | -2/+2 |
| | | | |||||
| * | | Add test from #1144, and try reading without '-specify' flag | Eddie Hung | 2019-06-28 | 2 | -0/+16 |
| | | | |||||
* | | | Merge pull request #1150 from YosysHQ/eddie/script_from_wire | Eddie Hung | 2019-07-02 | 1 | -0/+20 |
|\ \ \ | |_|/ |/| | | Add "script -select [selection]" to allow commands to be taken from wires | ||||
| * | | Update test for Pass::call_on_module() | Eddie Hung | 2019-07-02 | 1 | -1/+1 |
| | | | |||||
| * | | Update test too | Eddie Hung | 2019-07-02 | 1 | -2/+2 |
| | | | |||||
| * | | Merge branch 'master' into eddie/script_from_wire | Eddie Hung | 2019-06-28 | 1 | -1/+1 |
| |\ \ | |||||
| * | | | Try command in another module | Eddie Hung | 2019-06-28 | 1 | -0/+3 |
| | | | | |||||
| * | | | Add test | Eddie Hung | 2019-06-28 | 1 | -0/+17 |
| | | | | |||||
* | | | | memory_dff: Fix checking of feedback mux input when more than one mux | David Shah | 2019-07-02 | 2 | -0/+20 |
| |/ / |/| | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | | | autotest.sh to define _AUTOTB when test_autotb | Eddie Hung | 2019-06-28 | 1 | -1/+1 |
|/ / | |||||
* | | Merge pull request #1098 from YosysHQ/xaig | Eddie Hung | 2019-06-28 | 5 | -0/+312 |
|\ \ | | | | | | | "abc9" pass for timing-aware techmapping (experimental, FPGA only, no FFs) | ||||
| * \ | Merge remote-tracking branch 'origin/master' into xaig | Eddie Hung | 2019-06-27 | 1 | -0/+18 |
| |\ \ | |||||
| * \ \ | Merge remote-tracking branch 'origin/master' into xaig | Eddie Hung | 2019-06-27 | 2 | -5/+26 |
| |\ \ \ | |||||
| * | | | | Merge origin/master | Eddie Hung | 2019-06-27 | 1 | -0/+320 |
| | | | | | |||||
| * | | | | Merge remote-tracking branch 'origin/master' into xaig | Eddie Hung | 2019-06-25 | 5 | -1/+577 |
| |\ \ \ \ | |||||
| * | | | | | Add tests/various/abc9.{v,ys} with SCC test | Eddie Hung | 2019-06-24 | 2 | -0/+19 |
| | | | | | | |||||
| * | | | | | Merge remote-tracking branch 'origin/master' into xaig | Eddie Hung | 2019-06-21 | 5 | -1/+298 |
| |\ \ \ \ \ | |||||
| * \ \ \ \ \ | Merge remote-tracking branch 'origin/master' into xaig | Eddie Hung | 2019-06-20 | 6 | -21/+62 |
| |\ \ \ \ \ \ | |||||
| * | | | | | | | Fix issue with part of PI being 1'bx | Eddie Hung | 2019-06-20 | 1 | -0/+5 |
| | | | | | | | | |||||
| * | | | | | | | Revert "Merge remote-tracking branch 'origin/eddie/muxpack' into xc7mux" | Eddie Hung | 2019-06-12 | 2 | -247/+0 |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This reverts commit 2223ca91b0cc559bb876e8e97372a8f77da1603e, reversing changes made to eaee250a6e63e58dfef63fa30c4120db78223e24. | ||||
| * | | | | | | | Add a couple more tests | Eddie Hung | 2019-06-12 | 1 | -0/+12 |
| | | | | | | | | |||||
| * | | | | | | | Revert "Merge remote-tracking branch 'origin/eddie/shregmap_improve' into ↵ | Eddie Hung | 2019-06-12 | 2 | -53/+0 |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | xc7mux" This reverts commit a138381ac3f2c820d187f08531ffd823d6cbcfd5, reversing changes made to b77c5da76919f7f99f171a0a2775896fbc8debc2. | ||||
| * | | | | | | | Revert "Merge remote-tracking branch 'origin/eddie/muxpack' into xc7mux" | Eddie Hung | 2019-06-12 | 2 | -41/+0 |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This reverts commit 2223ca91b0cc559bb876e8e97372a8f77da1603e, reversing changes made to eaee250a6e63e58dfef63fa30c4120db78223e24. |