aboutsummaryrefslogtreecommitdiffstats
path: root/tests
Commit message (Expand)AuthorAgeFilesLines
* Merge origin/masterEddie Hung2019-06-271-0/+320
* Merge remote-tracking branch 'origin/master' into xaigEddie Hung2019-06-255-1/+577
|\
| * Add testcase from #335, fixed by #1130Eddie Hung2019-06-251-0/+28
| * Merge pull request #1130 from YosysHQ/eddie/fix710Clifford Wolf2019-06-252-1/+22
| |\
| | * Add testEddie Hung2019-06-242-1/+22
| * | Merge remote-tracking branch 'origin/master' into eddie/muxpackEddie Hung2019-06-225-1/+298
| |\|
| * | Add more testsEddie Hung2019-06-212-21/+51
| * | Fix testcaseEddie Hung2019-06-211-3/+4
| * | Add more muxpack tests, with overlapping entriesEddie Hung2019-06-212-1/+84
| * | Merge branch 'master' into eddie/muxpackEddie Hung2019-06-216-21/+62
| |\ \
| * \ \ Merge remote-tracking branch 'origin/master' into eddie/muxpackEddie Hung2019-06-101-1/+6
| |\ \ \
| * \ \ \ Merge branch 'master' into eddie/muxpackEddie Hung2019-06-0728-33/+138
| |\ \ \ \
| * | | | | Add nonexcl case test, comment out two othersEddie Hung2019-06-072-22/+57
| * | | | | Add @cliffordwolf freduce testcaseEddie Hung2019-06-072-0/+30
| * | | | | Add nonexclusive test from @cliffordwolfEddie Hung2019-06-072-0/+28
| * | | | | Another muxpack testEddie Hung2019-06-072-0/+32
* | | | | | Add tests/various/abc9.{v,ys} with SCC testEddie Hung2019-06-242-0/+19
* | | | | | Merge remote-tracking branch 'origin/master' into xaigEddie Hung2019-06-215-1/+298
|\ \ \ \ \ \ | | |_|_|_|/ | |/| | | |
| * | | | | Merge pull request #1108 from YosysHQ/clifford/fix1091Eddie Hung2019-06-211-1/+140
| |\ \ \ \ \
| | * | | | | Missing a `clean` and `opt_expr -mux_bool` in testEddie Hung2019-06-201-0/+4
| | * | | | | Add testEddie Hung2019-06-201-1/+136
| | | |_|_|/ | | |/| | |
| * | | | | Merge pull request #1085 from YosysHQ/eddie/shregmap_improveEddie Hung2019-06-212-0/+114
| |\ \ \ \ \
| | * | | | | Add shregmap -tech xilinx testEddie Hung2019-06-122-2/+63
| * | | | | | Merge pull request #1119 from YosysHQ/eddie/fix1118Clifford Wolf2019-06-211-0/+11
| |\ \ \ \ \ \
| | * | | | | | Add testEddie Hung2019-06-201-0/+11
| | | |/ / / / | | |/| | | |
| * | | | | | Extend sign extension testsEddie Hung2019-06-201-4/+16
| * | | | | | Remove leftover commentEddie Hung2019-06-201-3/+0
| * | | | | | Add testEddie Hung2019-06-201-0/+24
| |/ / / / /
* | | | | | Merge remote-tracking branch 'origin/master' into xaigEddie Hung2019-06-206-21/+62
|\| | | | |
| * | | | | Update some .gitignore filesClifford Wolf2019-06-202-3/+3
| * | | | | Add proper test for SV-style arraysClifford Wolf2019-06-203-6/+16
| * | | | | Merge branch 'unpacked_arrays' of https://github.com/towoe/yosys-sv into towo...Clifford Wolf2019-06-202-0/+6
| |\ \ \ \ \
| | * | | | | Unpacked array declaration using sizeTobias Wölfel2019-06-192-0/+6
| | | |_|_|/ | | |/| | |
| * | | | | Merge pull request #1105 from YosysHQ/clifford/fixlogicinitClifford Wolf2019-06-192-14/+37
| |\ \ \ \ \
| | * | | | | Add defvalue test, minor autotest fixes for .sv filesClifford Wolf2019-06-192-14/+37
| | |/ / / /
| * / / / / Make tests/aiger less chattyClifford Wolf2019-06-191-4/+6
| |/ / / /
* | | | | Fix issue with part of PI being 1'bxEddie Hung2019-06-201-0/+5
* | | | | Revert "Merge remote-tracking branch 'origin/eddie/muxpack' into xc7mux"Eddie Hung2019-06-122-247/+0
* | | | | Add a couple more testsEddie Hung2019-06-121-0/+12
* | | | | Revert "Merge remote-tracking branch 'origin/eddie/shregmap_improve' into xc7...Eddie Hung2019-06-122-53/+0
* | | | | Revert "Merge remote-tracking branch 'origin/eddie/muxpack' into xc7mux"Eddie Hung2019-06-122-41/+0
* | | | | Merge remote-tracking branch 'origin/eddie/shregmap_improve' into xc7muxEddie Hung2019-06-102-0/+53
|\ \ \ \ \ | | |/ / / | |/| | |
| * | | | Add testEddie Hung2019-06-102-0/+53
| |/ / /
* | | | Merge remote-tracking branch 'origin/master' into xc7muxEddie Hung2019-06-101-1/+6
|\| | |
| * | | Add some more commentsEddie Hung2019-06-101-1/+6
| | |/ | |/|
* | | Merge remote-tracking branch 'origin/master' into xc7muxEddie Hung2019-06-0728-33/+138
|\| |
| * | Test *.aag too, by using *.aig as referenceEddie Hung2019-06-071-0/+19
| * | Use ABC to convert from AIGER to VerilogEddie Hung2019-06-071-2/+3
| * | Use ABC to convert AIGER to Verilog, then sat against YosysEddie Hung2019-06-071-21/+15
| * | Add symbols to AIGER test inputs for ABCEddie Hung2019-06-0722-8/+40