index
:
iCE40/yosys
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
tests
/
tools
Commit message (
Expand
)
Author
Age
Files
Lines
*
autotest.sh to define _AUTOTB when test_autotb
Eddie Hung
2019-06-28
1
-1
/
+1
*
tests: use optional ABCEXTERNAL when specified
Gabriel L. Somlo
2019-06-27
1
-2
/
+5
*
Add defvalue test, minor autotest fixes for .sv files
Clifford Wolf
2019-06-19
1
-14
/
+15
*
Use ABC to convert from AIGER to Verilog
Eddie Hung
2019-06-07
1
-2
/
+3
*
SystemVerilog support for implicit named port connections
tux3
2019-06-06
1
-2
/
+13
*
iverilog with simcells.v as well
Eddie Hung
2019-05-03
1
-1
/
+2
*
Fix tests
Clifford Wolf
2019-04-21
1
-2
/
+2
*
Merge https://github.com/YosysHQ/yosys into read_aiger
Eddie Hung
2019-03-19
1
-7
/
+5
|
\
|
*
Hotfix for "make test"
Clifford Wolf
2019-02-28
1
-1
/
+1
|
*
Add "write_verilog -siminit"
Clifford Wolf
2019-02-28
1
-1
/
+1
|
*
Fix FIRRTL to Verilog process instance subfield assignment.
Jim Lawson
2019-02-25
1
-1
/
+1
|
*
Revert "Add -B option to autotest.sh to append to backend_opts"
Eddie Hung
2019-02-21
1
-4
/
+2
|
*
Merge https://github.com/YosysHQ/yosys into dff_init
Eddie Hung
2019-02-17
2
-7
/
+42
|
|
\
*
|
|
One more merge conflict
Eddie Hung
2019-02-17
1
-6
/
+1
*
|
|
Merge https://github.com/YosysHQ/yosys into read_aiger
Eddie Hung
2019-02-17
2
-7
/
+46
|
\
\
\
|
|
|
/
|
|
/
|
|
*
|
Update cells supported for verilog to FIRRTL conversion.
Jim Lawson
2019-02-15
2
-7
/
+42
*
|
|
Support and differentiate between ASCII and binary AIG testing
Eddie Hung
2019-02-08
1
-1
/
+1
*
|
|
Merge branch 'dff_init' of https://github.com/eddiehung/yosys into xaig
Eddie Hung
2019-02-06
1
-2
/
+4
|
\
\
\
|
|
|
/
|
|
/
|
|
*
|
Add -B option to autotest.sh to append to backend_opts
Eddie Hung
2019-02-06
1
-2
/
+4
|
|
/
*
|
Revert most of autotest.sh; for non *.v use Yosys to translate
Eddie Hung
2019-02-06
1
-7
/
+9
*
|
Add tests
Eddie Hung
2019-02-04
1
-8
/
+13
|
/
*
Fixed typo (sikp -> skip)
Udi Finkelstein
2018-06-05
1
-1
/
+1
*
autotest.sh: Change from /bin/bash to /usr/bin/env bash
Johnny Sorocil
2018-05-06
1
-1
/
+1
*
Merge branch 'master' of https://github.com/brouhaha/yosys
Clifford Wolf
2016-09-23
1
-1
/
+6
|
\
|
*
Add optional SEED=n command line option to Makefile, and -S n command line op...
Eric Smith
2016-09-22
1
-1
/
+6
*
|
Added autotest.sh -I
Clifford Wolf
2016-09-20
1
-16
/
+19
|
/
*
Fix for modules with big interfaces.
Kaj Tuomi
2016-09-13
1
-2
/
+2
*
Added "test_autotb -seed" (and "autotest.sh -S")
Clifford Wolf
2016-08-06
1
-2
/
+4
*
Fixed autotest.sh handling of `timescale
Clifford Wolf
2016-07-02
1
-14
/
+10
*
Improvements and fixes in autotest.sh script and test_autotb
Clifford Wolf
2016-05-20
1
-6
/
+6
*
Fix for Modelsim transcript line warp issue #164
Kaj Tuomi
2016-05-19
1
-4
/
+4
*
Optionally use ${CC} when compiling test utils.
Sergey Kvachonok
2016-03-25
1
-1
/
+1
*
Switched to Python 3
Clifford Wolf
2015-08-22
1
-4
/
+1
*
Another block of spelling fixes
Larry Doolittle
2015-08-14
1
-1
/
+1
*
Spell check (by Larry Doolittle)
Clifford Wolf
2015-08-14
1
-1
/
+1
*
Some test related fixes
Clifford Wolf
2015-02-12
1
-1
/
+1
*
Refactoring of memory_bram and xilinx brams
Clifford Wolf
2015-01-18
1
-0
/
+2
*
Tiny fix in vcdcd.pl
Clifford Wolf
2015-01-13
1
-2
/
+2
*
Added "synth" command
Clifford Wolf
2014-09-14
1
-2
/
+2
*
Fixed autotest for non-basename arguments
Clifford Wolf
2014-09-06
1
-0
/
+3
*
Added autotest -e (do not use -noexpr on write_verilog)
Clifford Wolf
2014-08-30
1
-2
/
+4
*
Added "wreduce" to some of the standard test benches
Clifford Wolf
2014-08-03
1
-1
/
+1
*
Added "test_autotb -n <num_iter>" option
Clifford Wolf
2014-08-01
1
-2
/
+5
*
Added "make -j{N}" support to "make test"
Clifford Wolf
2014-07-30
2
-6
/
+23
*
Renamed "write_autotest" to "test_autotb" and moved to passes/tests/
Clifford Wolf
2014-07-29
1
-1
/
+1
*
Added "opt_const -fine" and "opt_reduce -fine"
Clifford Wolf
2014-07-21
1
-1
/
+1
*
Also simulate unmapped memories in "make test"
Clifford Wolf
2014-07-17
1
-1
/
+1
*
Added note to "make test": use git checkout of iverilog
Clifford Wolf
2014-07-16
1
-2
/
+11
*
Progress in Verific bindings
Clifford Wolf
2014-03-17
1
-1
/
+9
*
Progress in Verific bindings
Clifford Wolf
2014-03-14
1
-5
/
+9
[next]