Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | gowin: Fix LUT RAM inference, add more models. | Marcelina Kościelnicka | 2022-02-09 | 1 | -3/+2 |
| | |||||
* | Gowin: deal with active-low tristate (#2971) | Pepijn de Vos | 2021-08-20 | 1 | -1/+2 |
| | | | | | | | | | * deal with active-low tristate * remove empty port * update sim models * add expected lut1 to tests | ||||
* | tests: Centralize test collection and Makefile generation | Xiretza | 2020-09-21 | 1 | -19/+3 |
| | |||||
* | Replace opt_rmdff with opt_dff. | Marcelina Kościelnicka | 2020-08-07 | 1 | -9/+10 |
| | |||||
* | gowin: Use dfflegalize. | Marcelina Kościelnicka | 2020-07-06 | 2 | -13/+8 |
| | |||||
* | synth_gowin: ABC9 support | Dan Ravensloft | 2020-07-05 | 1 | -1/+5 |
| | | | | | This adds ABC9 support for synth_gowin; drastically improving synthesis quality. | ||||
* | Add opt_lut_ins pass. (#1673) | Marcelina Kościelnicka | 2020-02-03 | 1 | -4/+4 |
| | |||||
* | Call equiv_opt with -multiclock and -assert | Eddie Hung | 2019-12-31 | 1 | -1/+1 |
| | |||||
* | Rename memory tests to lutram, add more xilinx tests | Eddie Hung | 2019-12-12 | 1 | -3/+3 |
| | |||||
* | update test | Pepijn de Vos | 2019-12-03 | 1 | -2/+3 |
| | |||||
* | Use -match-init to not synth contradicting init values | Pepijn de Vos | 2019-12-03 | 1 | -10/+12 |
| | |||||
* | attempt to fix formatting | Pepijn de Vos | 2019-11-25 | 1 | -138/+138 |
| | |||||
* | gowin: add and test dff init values | Pepijn de Vos | 2019-11-25 | 2 | -0/+296 |
| | |||||
* | gowin: Remove show command from tests. | Marcin Kościelnicki | 2019-11-22 | 1 | -1/+0 |
| | |||||
* | fix fsm test with proper clock enable polarity | Pepijn de Vos | 2019-11-11 | 1 | -0/+11 |
| | |||||
* | fix wide luts | Pepijn de Vos | 2019-11-06 | 1 | -7/+10 |
| | |||||
* | don't cound exact luts in big muxes; futile and fragile | Pepijn de Vos | 2019-10-30 | 1 | -3/+0 |
| | |||||
* | add tristate buffer and test | Pepijn de Vos | 2019-10-28 | 1 | -0/+13 |
| | |||||
* | do not use wide luts in testcase | Pepijn de Vos | 2019-10-28 | 1 | -3/+3 |
| | |||||
* | ALU sim tweaks | Pepijn de Vos | 2019-10-24 | 1 | -2/+2 |
| | |||||
* | Add some tests | Pepijn de Vos | 2019-10-21 | 10 | -0/+224 |
Copied from Efinix. * fsm is broken * latch and tribuf are not implemented yet * memory maps to dram |