| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Add -nocarry option to synth_xilinx | Eddie Hung | 2019-04-24 | 1 | -5/+14 |
| * | Tweak | Eddie Hung | 2019-04-22 | 1 | -1/+1 |
| * | Fix for A_WIDTH == 2 but B_WIDTH==3 | Eddie Hung | 2019-04-22 | 1 | -1/+1 |
| * | Trim A_WIDTH by Y_WIDTH-1 | Eddie Hung | 2019-04-22 | 1 | -1/+1 |
| * | Add comment | Eddie Hung | 2019-04-22 | 1 | -0/+3 |
| * | Fix for mux_case_* mappings | Eddie Hung | 2019-04-22 | 1 | -17/+9 |
| * | Fix for non-pow2 width muxes | Eddie Hung | 2019-04-22 | 1 | -9/+18 |
| * | Add synth_xilinx -nomux option | Eddie Hung | 2019-04-22 | 2 | -4/+18 |
| * | Cleanup, call pmux2shiftx even without -nosrl | Eddie Hung | 2019-04-22 | 6 | -45/+30 |
| * | Merge branch 'xaig' into xc7mux | Eddie Hung | 2019-04-22 | 11 | -38/+446 |
| |\ | |||||
| | * | Merge remote-tracking branch 'origin/master' into xaig | Eddie Hung | 2019-04-22 | 12 | -29/+488 |
| | |\ | |||||
| | * | | Convert to use #945 | Eddie Hung | 2019-04-21 | 2 | -9/+3 |
| | * | | Merge remote-tracking branch 'origin/master' into xaig | Eddie Hung | 2019-04-20 | 2 | -10/+12 |
| | |\ \ | |||||
| | * | | | ABC_FLOPS -> ABC_MODEL -- only whitebox if ABC_MODEL set | Eddie Hung | 2019-04-19 | 2 | -4/+7 |
| | * | | | Make SB_DFF whitebox | Eddie Hung | 2019-04-19 | 3 | -3/+3 |
| | * | | | Fix SB_DFF comb model | Eddie Hung | 2019-04-18 | 2 | -3/+3 |
| | * | | | Missing close bracket | Eddie Hung | 2019-04-18 | 1 | -1/+1 |
| | * | | | Annotate SB_DFF* with abc_flop and abc_box_id | Eddie Hung | 2019-04-18 | 1 | -22/+49 |
| | * | | | Add SB_DFF* to boxes | Eddie Hung | 2019-04-18 | 3 | -6/+306 |
| | * | | | Use new -wb flag for ABC flow | Eddie Hung | 2019-04-18 | 3 | -19/+5 |
| | * | | | Also update Makefile.inc | Eddie Hung | 2019-04-18 | 1 | -7/+6 |
| | * | | | Make SB_LUT4 a blackbox | Eddie Hung | 2019-04-18 | 3 | -3/+3 |
| | * | | | Fix rename | Eddie Hung | 2019-04-18 | 1 | -0/+0 |
| | * | | | Rename to abc_*.{box,lut} | Eddie Hung | 2019-04-18 | 6 | -0/+0 |
| | * | | | Update Makefile.inc too | Eddie Hung | 2019-04-17 | 1 | -4/+6 |
| | * | | | Reduce to three devices: hx, lp, u | Eddie Hung | 2019-04-17 | 7 | -4/+23 |
| | * | | | Add up5k timings | Eddie Hung | 2019-04-17 | 2 | -0/+19 |
| | * | | | Fix grammar | Eddie Hung | 2019-04-17 | 1 | -2/+2 |
| | * | | | Update error message | Eddie Hung | 2019-04-17 | 1 | -1/+1 |
| | * | | | Add "-device" argument to synth_ice40 | Eddie Hung | 2019-04-17 | 4 | -7/+20 |
| | * | | | Missing abc_flop_q attribute on SPRAM | Eddie Hung | 2019-04-17 | 1 | -1/+1 |
| | * | | | Map to SB_LUT4 from fastest input first | Eddie Hung | 2019-04-17 | 1 | -7/+11 |
| | * | | | Mark seq output ports with "abc_flop_q" attr | Eddie Hung | 2019-04-17 | 1 | -24/+24 |
| | * | | | Also update Makefile.inc | Eddie Hung | 2019-04-17 | 1 | -3/+3 |
| | * | | | synth_ice40 to use renamed files | Eddie Hung | 2019-04-17 | 1 | -2/+2 |
| | * | | | Rename to abc.* | Eddie Hung | 2019-04-17 | 3 | -0/+0 |
| | * | | | Revert "Try using an ICE40_CARRY_LUT primitive to avoid ABC issues" | Eddie Hung | 2019-04-17 | 7 | -102/+35 |
| | * | | | Try using an ICE40_CARRY_LUT primitive to avoid ABC issues | Eddie Hung | 2019-04-17 | 7 | -35/+102 |
| | * | | | Fix spacing | Eddie Hung | 2019-04-17 | 1 | -5/+5 |
| | * | | | Add SB_LUT4 to box library | Eddie Hung | 2019-04-16 | 3 | -0/+16 |
| | * | | | Add ice40 box files | Eddie Hung | 2019-04-16 | 6 | -1/+27 |
| * | | | | Merge remote-tracking branch 'origin/xc7srl' into xc7mux | Eddie Hung | 2019-04-22 | 17 | -52/+694 |
| |\ \ \ \ | |||||
| | * | | | | Update help message | Eddie Hung | 2019-04-22 | 1 | -1/+1 |
| | * | | | | Move 'shregmap -tech xilinx' into map_cells | Eddie Hung | 2019-04-22 | 1 | -17/+20 |
| | * | | | | Merge remote-tracking branch 'origin/master' into xc7srl | Eddie Hung | 2019-04-22 | 12 | -21/+480 |
| | |\ \ \ \ | | | |_|/ | | |/| | | |||||
| | | * | | | Merge pull request #941 from Wren6991/sim_lib_io_clke | Clifford Wolf | 2019-04-22 | 1 | -10/+19 |
| | | |\ \ \ | |||||
| | | | * | | | ice40 cells_sim.v: SB_IO: update clock enable behaviour based on hardware exp... | Luke Wren | 2019-04-21 | 1 | -10/+19 |
| | | * | | | | Merge branch 'master' of https://github.com/dh73/yosys_gowin into dh73-master | Clifford Wolf | 2019-04-22 | 10 | -10/+458 |
| | | |\ \ \ \ | |||||
| | | | * | | | | GoWin enablement: DRAM, initial BRAM, DRAM init, DRAM sim and synth_gowin flow | Diego | 2019-04-12 | 10 | -11/+459 |
| | | | |/ / / | |||||
| | | * | | | | Re-added clean after techmap in synth_xilinx | Clifford Wolf | 2019-04-22 | 1 | -0/+2 |
 |
index : iCE40/yosys | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |