aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* Remove topo sort no-loop assertion, with testEddie Hung2019-04-244-14/+76
* Add -nocarry option to synth_xilinxEddie Hung2019-04-241-5/+14
* Fix abc9 with (* keep *) wiresEddie Hung2019-04-232-6/+52
* Refactor into AigerReader::post_process()Eddie Hung2019-04-232-249/+161
* TweakEddie Hung2019-04-221-1/+1
* Fix for A_WIDTH == 2 but B_WIDTH==3Eddie Hung2019-04-221-1/+1
* Trim A_WIDTH by Y_WIDTH-1Eddie Hung2019-04-221-1/+1
* Add commentEddie Hung2019-04-221-0/+3
* Fix for mux_case_* mappingsEddie Hung2019-04-221-17/+9
* Fix for non-pow2 width muxesEddie Hung2019-04-221-9/+18
* Add synth_xilinx -nomux optionEddie Hung2019-04-222-4/+18
* Cleanup, call pmux2shiftx even without -nosrlEddie Hung2019-04-226-45/+30
* Merge branch 'xaig' into xc7muxEddie Hung2019-04-2231-283/+953
|\
| * Temporarily remove 'r' extensionEddie Hung2019-04-222-95/+7
| * Allow POs to be PIs in XAIGEddie Hung2019-04-221-7/+4
| * Remove kernel/cost.cc since master has refactored itEddie Hung2019-04-222-76/+0
| * Merge remote-tracking branch 'origin/master' into xaigEddie Hung2019-04-2246-97/+4201
| |\
| | * Merge pull request #952 from YosysHQ/clifford/fix370Clifford Wolf2019-04-221-3/+18
| | |\
| | | * Determine correct signedness and expression width in for loop unrolling, fixe...Clifford Wolf2019-04-221-3/+18
| | * | Merge pull request #951 from YosysHQ/clifford/logdebugClifford Wolf2019-04-2211-53/+183
| | |\ \
| | | * | Add log_debug() frameworkClifford Wolf2019-04-2211-53/+183
| | | |/
| | * | Merge pull request #949 from YosysHQ/clifford/pmux2shimproveClifford Wolf2019-04-222-3/+24
| | |\ \
| | | * | Updaye pmux2shiftx testClifford Wolf2019-04-221-2/+2
| | | * | Add full_pmux feature to pmux2shiftxClifford Wolf2019-04-221-1/+22
| | | |/
| | * | Merge pull request #953 from YosysHQ/clifford/fix948Clifford Wolf2019-04-221-0/+8
| | |\ \
| | | * | Add support for zero-width signals to Verilog back-end, fixes #948Clifford Wolf2019-04-221-0/+8
| | |/ /
| * | | Merge remote-tracking branch 'origin/clifford/libwb' into xaigEddie Hung2019-04-211-1/+1
| |\ \ \
| * | | | Convert to use #945Eddie Hung2019-04-212-9/+3
| * | | | Merge remote-tracking branch 'origin/clifford/libwb' into xaigEddie Hung2019-04-218-38/+123
| |\ \ \ \
| * \ \ \ \ Merge remote-tracking branch 'origin/master' into xaigEddie Hung2019-04-2018-59/+195
| |\ \ \ \ \
| * | | | | | ABC_FLOPS -> ABC_MODEL -- only whitebox if ABC_MODEL setEddie Hung2019-04-192-4/+7
| * | | | | | Select to find union of both sets on stackEddie Hung2019-04-191-1/+1
| * | | | | | Fixes for simple_abc9 testsEddie Hung2019-04-191-4/+8
| * | | | | | Do not assume inst_module is always presentEddie Hung2019-04-191-12/+9
| * | | | | | ignore_boxes -> holes_modeEddie Hung2019-04-191-6/+5
| * | | | | | Make SB_DFF whiteboxEddie Hung2019-04-193-3/+3
| * | | | | | Fix SB_DFF comb modelEddie Hung2019-04-182-3/+3
| * | | | | | Missing close bracketEddie Hung2019-04-181-1/+1
| * | | | | | Annotate SB_DFF* with abc_flop and abc_box_idEddie Hung2019-04-181-22/+49
| * | | | | | Add SB_DFF* to boxesEddie Hung2019-04-183-6/+306
| * | | | | | Add flop support for write_xaigerEddie Hung2019-04-181-11/+83
| * | | | | | read_aiger to parse 'r' extensionEddie Hung2019-04-181-0/+18
| * | | | | | SpellingEddie Hung2019-04-181-1/+1
| * | | | | | Use new -wb flag for ABC flowEddie Hung2019-04-184-48/+36
| * | | | | | write_json to not write contents (cells/wires) of whiteboxesEddie Hung2019-04-181-56/+59
| * | | | | | Ignore 'whitebox' attr in flatten with "-wb" optionEddie Hung2019-04-182-7/+21
| * | | | | | Also update Makefile.incEddie Hung2019-04-181-7/+6
| * | | | | | Make SB_LUT4 a blackboxEddie Hung2019-04-183-3/+3
| * | | | | | Fix renameEddie Hung2019-04-181-0/+0
| * | | | | | Rename to abc_*.{box,lut}Eddie Hung2019-04-186-0/+0