aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/xilinx
Commit message (Expand)AuthorAgeFilesLines
* synth_xilinx: Merge blackbox primitive libraries.Marcin Kościelnicki2019-11-0611-23234/+29820
* xilinx: Add URAM288 mapping for xcupDavid Shah2019-10-235-2/+92
* xilinx: Add support for UltraScale[+] BRAM mappingDavid Shah2019-10-237-416/+1062
* xilinx: Support multiplier mapping for all families.Marcin Kościelnicki2019-10-229-9/+269
* Merge pull request #1452 from nakengelhardt/fix_dsp_mem_regClifford Wolf2019-10-221-0/+1
|\
| * Call memory_dff before DSP mapping to reserve registers (fixes #1447)N. Engelhardt2019-10-171-0/+1
* | Makefile: don't assume python is called `python3`Sean Cross2019-10-191-1/+1
|/
* xilinx: Add simulation model for IBUFG.Marcin Kościelnicki2019-10-105-33/+14
* Merge pull request #1437 from YosysHQ/eddie/abc_to_abc9Eddie Hung2019-10-0811-112/+121
|\
| * Merge branch 'master' into eddie/abc_to_abc9Eddie Hung2019-10-044-181/+9
| |\
| * | Rename abc_* names/attributes to more precisely be abc9_*Eddie Hung2019-10-0411-111/+120
* | | Add comment on why partial multipliers are 18x18Eddie Hung2019-10-041-4/+8
* | | Fix typo in check_label()Eddie Hung2019-10-041-1/+1
| |/ |/|
* | Add temporary `abc9 -nomfs` and use for `synth_xilinx -abc9`Eddie Hung2019-10-041-2/+6
* | Remove DSP48E1 from *_cells_xtra.vEddie Hung2019-10-043-178/+2
|/
* Add LDCE/LDPE sim library, remove from *cells_xtra.{v,py}Eddie Hung2019-09-306-122/+46
* synth_xilinx: Support latches, remove used-up FF init values.Marcin Kościelnicki2019-09-302-2/+76
* Merge pull request #1359 from YosysHQ/xc7dspEddie Hung2019-09-2911-21/+3000
|\
| * Re-orderEddie Hung2019-09-271-1/+1
| * TypoEddie Hung2019-09-261-1/+1
| * select onceEddie Hung2019-09-261-3/+5
| * Stop trying to be too smart by prematurely optimisingEddie Hung2019-09-261-1/+3
| * Call 'wreduce' after mul2dsp to avoid unextend()Eddie Hung2019-09-251-0/+1
| * Oops. Actually use __NAME__ in ABC_DSP48E1 macroEddie Hung2019-09-251-1/+1
| * Add (* techmap_autopurge *) to abc_unmap.v tooEddie Hung2019-09-231-11/+11
| * Add techmap_autopurge to outputs in abc_map.v tooEddie Hung2019-09-231-11/+11
| * Revert "Add a xilinx_finalise pass"Eddie Hung2019-09-233-87/+0
| * Revert "Remove (* techmap_autopurge *) from abc_unmap.v since no effect"Eddie Hung2019-09-231-38/+38
| * Revert "Vivado does not like zero width port connections"Eddie Hung2019-09-231-2/+2
| * Vivado does not like zero width port connectionsEddie Hung2019-09-231-2/+2
| * Remove (* techmap_autopurge *) from abc_unmap.v since no effectEddie Hung2019-09-231-38/+38
| * Add a xilinx_finalise passEddie Hung2019-09-233-0/+87
| * GrammarEddie Hung2019-09-201-1/+1
| * Re-add DSP_A_MINWIDTH, remove unnec. opt_expr -fine from synth_ice40Eddie Hung2019-09-201-1/+1
| * Tidy up, fix undrivenEddie Hung2019-09-191-32/+34
| * $__ABC_REG to have WIDTH parameterEddie Hung2019-09-192-17/+18
| * Fix DSP48E1 timing by breaking P path if MREG or PREGEddie Hung2019-09-194-349/+363
| * Revert "Different approach to timing"Eddie Hung2019-09-194-195/+405
| * Different approach to timingEddie Hung2019-09-194-405/+195
| * Suppress $anyseq warningsEddie Hung2019-09-191-15/+32
| * Use (* techmap_autopurge *) to suppress techmap warningsEddie Hung2019-09-192-94/+99
| * D is 25 bits not 24 bits wideEddie Hung2019-09-191-1/+1
| * Merge remote-tracking branch 'origin/clifford/fix1381' into xc7dspEddie Hung2019-09-198-90/+502
| |\
| * | synth_xilinx to infer DSPs for Y_WIDTH >= 9 and [AB]_WIDTH >= 2Eddie Hung2019-09-191-1/+4
| * | Merge remote-tracking branch 'origin/master' into xc7dspEddie Hung2019-09-187-941/+19252
| |\ \
| * | | Fix copy-pasteEddie Hung2019-09-181-2/+2
| * | | Mis-spellEddie Hung2019-09-181-10/+25
| * | | Add pattern detection support for DSP48E1 model, check against vendorEddie Hung2019-09-183-8/+102
| * | | Add `undef DSP48E1_INSTEddie Hung2019-09-131-4/+5
| * | | Fix D -> P{,COUT} delayEddie Hung2019-09-131-43/+43
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-05 14:39:05 +0000