aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/xilinx
Commit message (Expand)AuthorAgeFilesLines
* xc7: Map combinational DSP48E1sDavid Shah2019-07-083-5/+75
* Fix $__XILINX_MUXF78 box timingEddie Hung2019-07-011-1/+1
* Revert "Fix broken MUXFx box, use MUXF7x2 box instead"Eddie Hung2019-07-013-37/+36
* Fix broken MUXFx box, use MUXF7x2 box insteadEddie Hung2019-07-013-36/+37
* Merge remote-tracking branch 'origin/master' into xc7muxEddie Hung2019-06-292-16/+8
|\
| * install *_nowide.lut filesEddie Hung2019-06-291-0/+2
| * Remove peepopt call in synth_xilinx since already in synth -run coarseEddie Hung2019-06-281-5/+0
* | Restore $__XILINX_MUXF78 const optimisationEddie Hung2019-06-281-24/+24
* | Clean up trimming leading 1'bx in A during techmappnigEddie Hung2019-06-281-15/+9
* | Fix CARRY4 abc_box_idEddie Hung2019-06-281-1/+1
* | Merge remote-tracking branch 'origin/master' into xc7muxEddie Hung2019-06-283-9/+4
|\|
| * Reduce diff with upstreamEddie Hung2019-06-271-4/+2
| * Refactor for one "abc_carry" attribute on moduleEddie Hung2019-06-271-2/+2
| * Remove redundant docEddie Hung2019-06-271-3/+0
* | Merge remote-tracking branch 'origin/xaig' into xc7muxEddie Hung2019-06-271-7/+10
|\|
| * Add warning if synth_xilinx -abc9 with family != xc7Eddie Hung2019-06-271-0/+2
| * Merge origin/masterEddie Hung2019-06-272-8/+9
* | MUXF78 -> $__MUXF78 to indicate internalEddie Hung2019-06-261-1/+1
* | Merge remote-tracking branch 'origin/xaig' into xc7muxEddie Hung2019-06-262-5/+6
|\|
| * Update comment on boxesEddie Hung2019-06-261-2/+3
| * Add "WE" to dist RAM's abc_scc_breakEddie Hung2019-06-261-3/+3
* | synth_xilinx's muxcover call to be very conservative -- -nodecodeEddie Hung2019-06-261-1/+1
* | Accidentally removed "simplemap $mux"Eddie Hung2019-06-261-0/+1
* | Replace with <internal options>Eddie Hung2019-06-261-2/+2
* | Rework help_mode for synth_xilinx -widemuxEddie Hung2019-06-261-22/+23
* | Return to upstream synth_xilinx with opt -full and wreduceEddie Hung2019-06-261-19/+3
* | Merge remote-tracking branch 'origin/eddie/fix1132' into xc7muxEddie Hung2019-06-261-1/+1
|\ \
| * | Simulation model verilog fixMiodrag Milanovic2019-06-261-1/+1
* | | Instead of blocking wreduce on $mux, use -keepdc instead #1132Eddie Hung2019-06-261-2/+2
* | | Do not call opt with -full before muxcoverEddie Hung2019-06-261-1/+1
* | | Merge remote-tracking branch 'origin/xaig' into xc7muxEddie Hung2019-06-261-1/+1
|\ \ \ | | |/ | |/|
| * | Remove unused varEddie Hung2019-06-261-1/+1
* | | Cleanup abc_box_idEddie Hung2019-06-262-10/+10
* | | Merge remote-tracking branch 'origin/xaig' into xc7muxEddie Hung2019-06-262-11/+45
|\| |
| * | Add _nowide variants of LUT libraries in -nowidelut flowsEddie Hung2019-06-262-12/+28
| * | Merge branch 'koriakin/xc7nocarrymux' into xaigEddie Hung2019-06-261-2/+20
| |\ \
| | * \ Merge branch 'xc7nocarrymux' of https://github.com/koriakin/yosys into koriak...Eddie Hung2019-06-261-4/+24
| | |\ \ | | | |/ | | |/|
| | | * synth_xilinx: Add -nocarry and -nomux options.Marcin Koƛcielnicki2019-04-301-7/+26
| * | | Realistic delays for RAM32X1D tooEddie Hung2019-06-251-2/+2
| * | | Add RAM32X1D box infoEddie Hung2019-06-252-4/+12
| * | | Merge remote-tracking branch 'origin/master' into xaigEddie Hung2019-06-255-8/+72
| |\| |
* | | | Rename -minmuxf to -widemuxEddie Hung2019-06-261-23/+23
* | | | This optimisation doesn't seem to work...Eddie Hung2019-06-251-24/+24
* | | | Realistic delays for RAM32X1D tooEddie Hung2019-06-241-2/+2
* | | | Merge remote-tracking branch 'origin/xaig' into xc7muxEddie Hung2019-06-241-4/+4
|\| | |
| * | | Use LUT delays for dist RAM delaysEddie Hung2019-06-241-4/+4
* | | | Add RAM32X1D box infoEddie Hung2019-06-242-4/+12
* | | | Merge remote-tracking branch 'origin/xaig' into xc7muxEddie Hung2019-06-242-0/+16
|\| | |
| * | | Add Xilinx dist RAM as comb boxesEddie Hung2019-06-242-0/+16
* | | | Merge remote-tracking branch 'origin/eddie/ram32x1d' into xc7muxEddie Hung2019-06-245-8/+72
|\ \ \ \ | | |/ / | |/| |