aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/xilinx
Commit message (Expand)AuthorAgeFilesLines
* Merge remote-tracking branch 'origin/master' into xc7dspEddie Hung2019-09-187-941/+19252
|\
| * xilinx: Make blackbox library family-dependent.Marcin Koƛcielnicki2019-09-157-1024/+19252
* | Fix copy-pasteEddie Hung2019-09-181-2/+2
* | Mis-spellEddie Hung2019-09-181-10/+25
* | Add pattern detection support for DSP48E1 model, check against vendorEddie Hung2019-09-183-8/+102
* | Add `undef DSP48E1_INSTEddie Hung2019-09-131-4/+5
* | Fix D -> P{,COUT} delayEddie Hung2019-09-131-43/+43
* | Add no MULT no DPORT configEddie Hung2019-09-134-226/+471
* | Add support for MULT and DPORTEddie Hung2019-09-134-10/+588
* | Refine diagramEddie Hung2019-09-131-12/+14
* | Add an ASCII drawingEddie Hung2019-09-121-3/+22
* | Finish explanationEddie Hung2019-09-122-5/+20
* | Rename to techmap_guardEddie Hung2019-09-121-2/+3
* | Initial DSP48E1 box supportEddie Hung2019-09-124-0/+867
* | Set more ports explicitlyEddie Hung2019-09-121-1/+2
* | Missing spaceEddie Hung2019-09-111-0/+1
* | Merge remote-tracking branch 'origin/master' into xc7dspEddie Hung2019-09-115-53/+219
|\|
| * synth_xilinx: Support init values on Spartan 6 flip-flops properly.Marcin Koƛcielnicki2019-09-075-53/+219
* | Move "(skip if -nodsp)" message to labelEddie Hung2019-09-101-4/+4
* | Really get rid of 'opt_expr -fine' by being explicitEddie Hung2019-09-101-3/+0
* | Remove wreduce callEddie Hung2019-09-101-1/+0
* | Add comment for why opt_expr is necessaryEddie Hung2019-09-101-0/+2
* | Revert "Remove "opt_expr -fine" call"Eddie Hung2019-09-101-0/+1
* | Rename label to map_dspEddie Hung2019-09-101-1/+1
* | Remove "opt_expr -fine" callEddie Hung2019-09-101-1/+0
* | Set USE_MULT and USE_SIMDEddie Hung2019-09-091-1/+3
* | Merge remote-tracking branch 'origin/master' into xc7dspEddie Hung2019-09-059-55/+301
|\|
| * Resolve TODO with pin assignments for SRL*Eddie Hung2019-09-041-4/+2
| * Add commentsEddie Hung2019-09-021-1/+9
| * Remove trailing spaceEddie Hung2019-08-301-2/+2
| * Merge branch 'eddie/xilinx_srl' into xaig_arrivalEddie Hung2019-08-281-15/+22
| |\
| * \ Merge remote-tracking branch 'origin/master' into xaig_arrivalEddie Hung2019-08-287-195/+653
| |\ \
| * | | Put attributes above portEddie Hung2019-08-232-27/+62
| * | | Merge remote-tracking branch 'origin/master' into xaig_arrivalEddie Hung2019-08-231-5/+10
| |\ \ \
| * | | | Use semicolonEddie Hung2019-08-211-1/+1
| * | | | techmap before readEddie Hung2019-08-211-1/+1
| * | | | Add abc_arrival to SRL*Eddie Hung2019-08-211-3/+5
| * | | | OopsEddie Hung2019-08-201-1/+1
| * | | | xilinx to use abc_map.v with -max_iter 1Eddie Hung2019-08-206-171/+26
| * | | | Add reference to FD* timingEddie Hung2019-08-201-0/+2
| * | | | Remove sequential extensionEddie Hung2019-08-206-359/+17
| * | | | Remove SRL* delays from cells_sim.vEddie Hung2019-08-201-5/+3
| * | | | LUTMUX -> LUTMUX6Eddie Hung2019-08-201-2/+2
| * | | | Cleanup techmap in map_lutsEddie Hung2019-08-201-3/+5
| * | | | Move `techmap abc_map.v` into map_lutsEddie Hung2019-08-201-1/+2
| * | | | Remove delays from abc_map.vEddie Hung2019-08-201-5/+2
| * | | | TypoEddie Hung2019-08-201-1/+1
| * | | | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-08-204-16/+19
| |\ \ \ \
| * | | | | Wrap SRL{16,32} tooEddie Hung2019-08-203-7/+98
| * | | | | Wrap LUTRAMs in order to capture comb/seq behaviourEddie Hung2019-08-205-36/+200