aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/ecp5
Commit message (Expand)AuthorAgeFilesLines
* Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2020-01-064-4/+4
|\
| * Merge pull request #1604 from whitequark/unify-ram-namingwhitequark2020-01-024-4/+4
| |\
| | * Harmonize BRAM/LUTRAM descriptions across all of Yosys.whitequark2020-01-014-4/+4
* | | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2020-01-021-2/+2
|\| |
| * | Update doc that "-retime" calls abc with "-dff -D 1"Eddie Hung2019-12-301-1/+1
| * | Revert "Revert "synth_* with -retime option now calls abc with -D 1 as well""Eddie Hung2019-12-301-1/+1
| |/
* | Missing characterEddie Hung2019-12-311-1/+1
* | Cleanup ecp5 boxesEddie Hung2019-12-314-35/+31
|/
* Nitpick cleanup for ecp5Eddie Hung2019-12-272-11/+3
* Revert "Optimise write_xaiger"Eddie Hung2019-12-201-5/+0
* Merge pull request #1558 from YosysHQ/eddie/xaiger_cleanupEddie Hung2019-12-191-0/+5
|\
| * techmap/aigmap of whiteboxes to occur before abc9 instead of in write_xaigerEddie Hung2019-12-061-0/+5
* | Merge pull request #1563 from YosysHQ/dave/async-prldDavid Shah2019-12-182-4/+28
|\ \
| * | ecp5: Add support for mapping PRLD FFsDavid Shah2019-12-072-4/+28
| |/
* / Fix bitwidth mismatch; suppresses iverilog warningEddie Hung2019-12-111-4/+4
|/
* ecp5: Use new autoname pass for better cell/net namesDavid Shah2019-11-151-0/+1
* ecp5: Pass -nomfs to abc9David Shah2019-10-201-2/+2
* Makefile: don't assume python is called `python3`Sean Cross2019-10-191-2/+2
* ecp5: Add ECLKBRIDGECS blackboxDavid Shah2019-10-111-0/+7
* ecp5: Add attrmvcp to copy syn_useioff to driving FFDavid Shah2019-10-101-0/+1
* ecp5: Set syn_useioff on IO FFs to enable packingDavid Shah2019-10-101-8/+8
* Rename abc_* names/attributes to more precisely be abc9_*Eddie Hung2019-10-0410-25/+25
* Panic over. Model was elsewhere. Re-arrange for consistencyEddie Hung2019-10-041-0/+1
* ecp5: Fix shuffle_enable portDavid Shah2019-10-011-2/+2
* ecp5: Add support for mapping 36-bit wide PDP BRAMsDavid Shah2019-10-016-1/+183
* Combine 'flatten' & 'coarse' labels in synth_ecp5 so proc run onceEddie Hung2019-09-261-9/+4
* Merge remote-tracking branch 'origin/master' into xc7dspEddie Hung2019-09-057-14/+53
|\
| * Rename boxEddie Hung2019-09-021-1/+1
| * Merge remote-tracking branch 'origin/master' into xaig_arrivalEddie Hung2019-09-022-7/+8
| |\
| * \ Merge remote-tracking branch 'origin/master' into xaig_arrivalEddie Hung2019-08-307-106/+147
| |\ \
| * \ \ Merge remote-tracking branch 'origin/master' into xaig_arrivalEddie Hung2019-08-286-54/+212
| |\ \ \
| * | | | Fix spacingEddie Hung2019-08-231-1/+1
| * | | | Remove unused modelEddie Hung2019-08-231-13/+0
| * | | | Merge remote-tracking branch 'origin/master' into xaig_arrivalEddie Hung2019-08-231-3/+6
| |\ \ \ \
| * | | | | ecp5: remove DPR16X4 from abc_unmap.vEddie Hung2019-08-201-20/+0
| * | | | | ecp5 to use -max_iter 1Eddie Hung2019-08-203-4/+3
| * | | | | ecp5 to use abc_map.v and _unmap.vEddie Hung2019-08-207-14/+89
* | | | | | Merge remote-tracking branch 'origin/master' into xc7dspEddie Hung2019-09-042-7/+8
|\ \ \ \ \ \ | | |_|_|_|/ | |/| | | |
| * | | | | Fix TRELLIS_FF simulation modelMiodrag Milanovic2019-08-311-6/+7
| * | | | | ecp5_gsr: Fix typoDavid Shah2019-08-311-1/+1
| | |_|_|/ | |/| | |
* | | | | Merge remote-tracking branch 'origin/master' into xc7dspEddie Hung2019-08-307-106/+147
|\| | | |
| * | | | ecp5: Add simulation equivalence check for Diamond FF implementationsDavid Shah2019-08-303-0/+87
| * | | | ecp5: deduplicate Diamond FD/IFS/OFS/IO primitives.whitequark2019-08-305-95/+60
| * | | | ecp5: allow (and enable by default) GSR on FD/IFS/OFS primitives.whitequark2019-08-301-35/+20
| * | | | ecp5: add missing FD primitives.whitequark2019-08-302-72/+76
| * | | | ecp5: fix CEMUX on IFS/OFS primitives.whitequark2019-08-302-18/+18
| | |_|/ | |/| |
* | | | Merge branch 'master' into xc7dspDavid Shah2019-08-307-63/+230
|\| | |
| * | | ecp5: Add GSR supportDavid Shah2019-08-276-54/+212
| | |/ | |/|
| * | Put abc_* attributes above portEddie Hung2019-08-231-5/+10
| |/
| * Unify abc_carry_{in,out} into abc_carry and use port dir, as @mithroEddie Hung2019-08-191-2/+2
generated by cgit v1.2.3 (git 2.25.1) at 2024-10-31 01:18:58 +0000