| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Proper write of memory data | Miodrag Milanovic | 2022-03-11 | 1 | -14/+13 |
| * | Start work on memory init | Miodrag Milanovic | 2022-03-09 | 1 | -9/+34 |
| * | Fixes and error check | Miodrag Milanovic | 2022-03-09 | 1 | -1/+5 |
| * | cleanup | Miodrag Milanovic | 2022-03-07 | 1 | -1/+2 |
| * | Error checks for aiger witness | Miodrag Milanovic | 2022-03-07 | 1 | -0/+7 |
| * | btor2 witness co-simulation | Miodrag Milanovic | 2022-03-07 | 1 | -8/+123 |
| * | Merge pull request #3219 from YosysHQ/micko/quick_vcd | Miodrag Milanović | 2022-03-04 | 1 | -0/+1 |
| |\ | |||||
| | * | VCD reader support by using external tool | Miodrag Milanovic | 2022-02-28 | 1 | -0/+1 |
| * | | Add option to ignore X only signals in output | Miodrag Milanovic | 2022-03-02 | 1 | -8/+32 |
| * | | Write simulation files after simulation is performed | Miodrag Milanovic | 2022-03-02 | 1 | -145/+151 |
| * | | Cleanup | Miodrag Milanovic | 2022-03-02 | 1 | -10/+7 |
| * | | Refactor sim output writers | Miodrag Milanovic | 2022-02-28 | 1 | -213/+257 |
| * | | Quick fix | Miodrag Milanovic | 2022-02-28 | 1 | -0/+2 |
| * | | Add writing of aiw files to "sim" command | Claire Xenia Wolf | 2022-02-28 | 1 | -1/+87 |
| * | | Hotfix in AIGER witness reader state machine | Claire Xenia Wolf | 2022-02-28 | 1 | -0/+1 |
| |/ | |||||
| * | Support extended aiw format | Miodrag Milanovic | 2022-02-27 | 1 | -23/+44 |
| * | Fix for last clock edge data | Miodrag Milanovic | 2022-02-25 | 1 | -3/+1 |
| * | Experimental sim changes | Claire Xenia Wolf | 2022-02-25 | 1 | -20/+22 |
| * | Merge pull request #3211 from YosysHQ/micko/witness | Claire Xen | 2022-02-22 | 1 | -1/+96 |
| |\ | |||||
| | * | Fix cycle 0 in aiger witness co-simulation | Claire Xenia Wolf | 2022-02-18 | 1 | -12/+15 |
| | * | Added AIGER witness file co simulation | Miodrag Milanovic | 2022-02-18 | 1 | -1/+93 |
| * | | Fix handling of ce_over_srst | Miodrag Milanovic | 2022-02-21 | 1 | -3/+2 |
| |/ | |||||
| * | simplify logic of handling flip-flops and latches | Miodrag Milanovic | 2022-02-18 | 1 | -118/+42 |
| * | Review cleanup | Miodrag Milanovic | 2022-02-17 | 1 | -6/+5 |
| * | Add support for various ff/latch cells simulation | Miodrag Milanovic | 2022-02-16 | 1 | -60/+204 |
| * | Merge pull request #3185 from YosysHQ/micko/co_sim | Miodrag Milanović | 2022-02-07 | 1 | -21/+430 |
| |\ | |||||
| | * | Error detection for co-simulation | Miodrag Milanovic | 2022-02-04 | 1 | -0/+3 |
| | * | bug fix and cleanups | Miodrag Milanovic | 2022-02-04 | 1 | -5/+5 |
| | * | respect hide_internal flag | Miodrag Milanovic | 2022-02-02 | 1 | -1/+1 |
| | * | unify cycles counting and cleanup | Miodrag Milanovic | 2022-02-02 | 1 | -36/+35 |
| | * | added stimulus mode and param check | Miodrag Milanovic | 2022-02-02 | 1 | -5/+31 |
| | * | error when no signal found | Miodrag Milanovic | 2022-01-31 | 1 | -0/+2 |
| | * | Cleanup | Miodrag Milanovic | 2022-01-31 | 1 | -1/+1 |
| | * | Compare bits when not all are defined | Miodrag Milanovic | 2022-01-31 | 1 | -3/+17 |
| | * | Cleanup | Miodrag Milanovic | 2022-01-31 | 1 | -2/+2 |
| | * | message update | Miodrag Milanovic | 2022-01-31 | 1 | -1/+1 |
| | * | Display simulation time data | Miodrag Milanovic | 2022-01-31 | 1 | -1/+4 |
| | * | Use edges when explicit | Miodrag Milanovic | 2022-01-31 | 1 | -1/+5 |
| | * | Updating initial state and checks | Miodrag Milanovic | 2022-01-31 | 1 | -15/+28 |
| | * | Fix scope | Miodrag Milanovic | 2022-01-31 | 1 | -1/+1 |
| | * | check if stop before start | Miodrag Milanovic | 2022-01-28 | 1 | -0/+3 |
| | * | set initial state, only flip-flops | Miodrag Milanovic | 2022-01-28 | 1 | -1/+28 |
| | * | ignore not found private signals | Miodrag Milanovic | 2022-01-28 | 1 | -0/+3 |
| | * | recursive check | Miodrag Milanovic | 2022-01-28 | 1 | -26/+34 |
| | * | Do actual compare | Miodrag Milanovic | 2022-01-28 | 1 | -5/+16 |
| | * | Add more options and time handling | Miodrag Milanovic | 2022-01-28 | 1 | -2/+103 |
| | * | Display values of outputs | Miodrag Milanovic | 2022-01-26 | 1 | -12/+10 |
| | * | Check if stimulated | Miodrag Milanovic | 2022-01-26 | 1 | -0/+14 |
| | * | Read fst and use data to set inputs | Miodrag Milanovic | 2022-01-26 | 1 | -10/+92 |
| | * | Add ability to write to FST file | Miodrag Milanovic | 2022-01-26 | 1 | -11/+109 |
 |
index : iCE40/yosys | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |