aboutsummaryrefslogtreecommitdiffstats
path: root/passes/hierarchy
Commit message (Expand)AuthorAgeFilesLines
* Makes sure to set initial_top when change, fixes #3462Miodrag Milanovic2022-08-261-0/+1
* Fitting help messages to 80 character widthKrystalDelusion2022-08-241-2/+2
* Add the $anyinit cell and the formalff passJannis Harder2022-08-161-0/+1
* add hierarchy -smtcheckJacob Lifshay2022-06-221-7/+16
* Reorder steps in -auto-top to fix synth command, fixes #3261Miodrag Milanovic2022-04-051-13/+13
* verilog: use derived module info to elaborate cell connectionsZachary Snow2021-10-251-0/+4
* Split out logic for reprocessing an AstModuleRupert Swarbrick2021-10-251-1/+1
* Use new read_id_num helper function elsewhere in hierarchy.ccRupert Swarbrick2021-07-201-5/+6
* Extract connection checking logic from expand_module in hierarchy.ccRupert Swarbrick2021-07-201-23/+64
* Extract missing module support in hierarchy.cc to a helper functionRupert Swarbrick2021-07-141-44/+68
* Move interface expansion in hierarchy.cc into a helper classRupert Swarbrick2021-06-161-100/+189
* Fixing old e-mail addresses and deadnamesClaire Xenia Wolf2021-06-083-3/+3
* Sign extend port connections where necessaryZachary Snow2020-12-181-2/+6
* Validate parameters only when they are usedMiodrag Milanovic2020-09-251-5/+7
* Replace "ILANG" with "RTLIL" everywhere.whitequark2020-08-261-1/+1
* Use C++11 final/override keywords.whitequark2020-06-183-6/+6
* Merge pull request #2089 from rswarbrick/modportsclairexen2020-06-081-13/+6
|\
| * Simplify a modport check in hierarchy.ccRupert Swarbrick2020-05-261-13/+6
* | Fix small typos in documentation for hierarchy commandRupert Swarbrick2020-05-281-2/+2
|/
* hierarchy: Convert positional parameters to named.Marcelina Kościelnicka2020-04-211-3/+27
* Use more descriptive variable name.Alberto Gonzalez2020-04-061-2/+2
* Clean up `passes/hierarchy/submod.cc`.Alberto Gonzalez2020-04-051-25/+20
* kernel: big fat patch to use more ID::*, otherwise ID(*)Eddie Hung2020-04-023-31/+31
* kernel: use more ID::*Eddie Hung2020-04-022-21/+21
* Fix double deletion in `passes/hierarchy/hierarchy.cc`.Alberto Gonzalez2020-03-301-1/+0
* Clean up pseudo-private member usage in `passes/hierarchy/hierarchy.cc`.Alberto Gonzalez2020-03-191-68/+63
* Merge pull request #1519 from YosysHQ/eddie/submod_poClaire Wolf2020-03-031-37/+99
|\
| * Use pool instead of std::set for determinismEddie Hung2019-12-021-1/+1
| * Move \init signal for non-port signals as long as internally drivenEddie Hung2019-11-281-1/+1
| * Fix multiple driver issueEddie Hung2019-11-271-2/+7
| * Do not replace constants with same wireEddie Hung2019-11-271-7/+3
| * CleanupEddie Hung2019-11-271-5/+3
| * Check for nullptrEddie Hung2019-11-271-1/+1
| * Stray log_dumpEddie Hung2019-11-271-1/+0
| * Revert "submod to bitty rather bussy, for bussy wires used as input and output"Eddie Hung2019-11-271-40/+71
| * Promote output wires in sigmap so that can be detectedEddie Hung2019-11-261-8/+4
| * Fix submod -hiddenEddie Hung2019-11-261-5/+6
| * Add -hidden option to submodEddie Hung2019-11-261-11/+25
| * Update docs with bullet pointsEddie Hung2019-11-261-10/+9
| * Move \init from source wire to submod if output portEddie Hung2019-11-251-0/+7
| * submod to bitty rather bussy, for bussy wires used as input and outputEddie Hung2019-11-221-48/+39
| * Constant driven signals are also an input to submodulesEddie Hung2019-11-221-2/+10
| * OopsEddie Hung2019-11-221-1/+0
| * sigmap(wire) should inherit port_output status of POsEddie Hung2019-11-221-1/+19
* | sv: Improve handling of wildcard port connectionsDavid Shah2020-02-021-3/+3
* | hierarchy: Correct handling of wildcard port connections with default valuesDavid Shah2020-02-021-7/+14
* | hierarchy: Resolve SV wildcard port connectionsDavid Shah2020-02-021-3/+62
|/
* Adopt @cliffordwolf's suggestionEddie Hung2019-09-031-10/+3
* -auto-top should check $abstract (deferred) modules with (* top *)Eddie Hung2019-08-281-0/+31
* stoi -> atoiEddie Hung2019-08-071-3/+3
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-18 16:18:55 +0000