aboutsummaryrefslogtreecommitdiffstats
path: root/frontends
Commit message (Expand)AuthorAgeFilesLines
* Fixes for some of clang scan-build detected issuesMiodrag Milanovic2023-01-174-9/+11
* print filename in liberty log_headerN. Engelhardt2023-01-111-2/+2
* Merge pull request #3467 from jix/fix_cellarray_simplifyJannis Harder2022-12-191-0/+2
|\
| * simplify: Do not recursively simplify AST_CELL within AST_CELLARRAYJannis Harder2022-12-071-0/+2
* | respect noblackbox attribute in verificMiodrag Milanovic2022-12-151-0/+6
* | Merge pull request #3573 from daglem/struct-array-multidimensionalJannis Harder2022-12-071-98/+78
|\ \ | |/ |/|
| * Made make_struct_member_range side-effect-free againDag Lem2022-12-041-20/+20
| * Support for packed multidimensional arrays within packed structsDag Lem2022-12-031-98/+78
* | Merge pull request #3568 from YosysHQ/verific_msgMiodrag Milanović2022-12-051-3/+16
|\ \
| * | set VERI-1063 explicitlyMiodrag Milanovic2022-12-021-5/+7
| * | Set all verific messages of certain type to otherMiodrag Milanovic2022-11-301-3/+14
* | | Merge pull request #3569 from YosysHQ/ver_no_rewritersMiodrag Milanović2022-12-051-0/+2
|\ \ \ | |_|/ |/| |
| * | reset elaboration error after rewriterMiodrag Milanovic2022-11-301-0/+2
| |/
* | Merge pull request #3551 from daglem/struct-array-swapped-rangeJannis Harder2022-12-012-21/+61
|\ \ | |/ |/|
| * Added asserts for current limitation of array dimensions in packed structsDag Lem2022-11-301-0/+8
| * Check for all cases of currently unsupported array dimensions in packed structsDag Lem2022-11-301-10/+13
| * Support for swapped ranges in second array dimensionDag Lem2022-11-231-3/+10
| * Support for arrays with swapped ranges within structsDag Lem2022-11-122-10/+32
* | update documentationMiodrag Milanovic2022-11-251-3/+3
* | Support importing verilog configurations using VerificMiodrag Milanovic2022-11-252-4/+39
* | Merge pull request #3552 from daglem/fix-sv-c-array-dimensionsJannis Harder2022-11-231-3/+3
|\ \
| * | Correct interpretation of SystemVerilog C-style array dimensionsDag Lem2022-11-131-3/+3
* | | Merge branch 'zachjs-master'Jannis Harder2022-11-211-0/+4
|\ \ \ | |/ / |/| |
| * | verilog: Support module-scoped task/function callsZachary Snow2022-10-291-0/+4
* | | Add additional help infoMiodrag Milanovic2022-10-311-0/+2
* | | Enable importing blackbox modules onlyMiodrag Milanovic2022-10-311-1/+33
* | | Support for reading liberty files using verificMiodrag Milanovic2022-10-311-1/+45
|/ /
* | Skip verific primitives and operators import by defaultMiodrag Milanovic2022-10-141-0/+1
* | Add option to import all cells from all librariesMiodrag Milanovic2022-10-141-1/+30
* | fix whitespaceMiodrag Milanovic2022-10-101-1/+1
* | Merge pull request #3452 from ALGCDG/masterMiodrag Milanović2022-10-101-1/+8
|\ \
| * | Changing error reason string to be based on lut input plane limit constant.Archie2022-10-021-1/+1
| * | Adding check for BLIF names command input plane size.Archie2022-08-211-1/+8
* | | Fix handling of verific -L options, add implicit "-L work"Claire Xenia Wolf2022-10-101-0/+14
* | | Add support for EDIF file reading using VerificMiodrag Milanovic2022-10-041-1/+47
* | | support file content redirection for verific frontenedMiodrag Milanovic2022-09-281-14/+60
* | | Add comment for future selfMiodrag Milanovic2022-09-281-0/+7
* | | Handle attributes imported from verificMiodrag Milanovic2022-09-281-5/+24
* | | Import memory attributesMiodrag Milanovic2022-09-211-0/+1
| |/ |/|
* | verific: better fix for read callbackMiodrag Milanovic2022-09-071-5/+3
* | verific: fix crash when using prep right after readMiodrag Milanovic2022-09-071-0/+3
* | Fitting help messages to 80 character widthKrystalDelusion2022-08-241-6/+6
|/
* set default_nettype to wire for resetallMiodrag Milanovic2022-08-101-0/+1
* resetall does not affect text defines, but undefineall doesMiodrag Milanovic2022-08-101-0/+4
* Encode filename unprintable charsMiodrag Milanovic2022-08-083-27/+27
* verific - make filepath handling compatible with verilog frontendMiodrag Milanovic2022-08-081-15/+29
* Merge pull request #3089 from YosysHQ/gatecat/liberty_wbMiodrag Milanović2022-08-011-0/+14
|\
| * Add read_liberty -wbgatecat2021-11-251-0/+14
* | Setting wire upto in verific importMiodrag Milanovic2022-07-291-2/+5
* | Update READMEMiodrag Milanović2022-07-281-1/+1