iCE40/yosys - [no description]

	Commit message (Expand)	Author	Age	Files	Lines
*	First draft of Verilog parser support for specify blocks and parameters.	Udi Finkelstein	2018-03-27	1	-2/+167
*	Add $allconst and $allseq cell types	Clifford Wolf	2018-02-23	1	-1/+3
*	Add Verilog "automatic" keyword (ignored in synthesis)	Clifford Wolf	2017-11-23	1	-13/+17
*	Accept real-valued delay values	Clifford Wolf	2017-11-18	1	-0/+1
*	Resolved classical Bison IF/THEN/ELSE shift/reduce conflict using the textboo...	Udi Finkelstein	2017-09-30	1	-3/+5
*	Fix ignoring of simulation timings so that invalid module parameters cause sy...	Clifford Wolf	2017-09-26	1	-0/+2
*	Fix generation of vlogtb output in yosys-smtbmc for "rand reg" and "rand cons...	Clifford Wolf	2017-06-07	1	-0/+1
*	Fix handling of Verilog ~& and ~\| operators	Clifford Wolf	2017-06-01	1	-0/+8
*	Add support for localparam in module header	Clifford Wolf	2017-04-30	1	-1/+7
*	Allow $anyconst, etc. in non-formal SV mode	Clifford Wolf	2017-03-01	1	-1/+1
*	Add $live and $fair cell types, add support for s_eventually keyword	Clifford Wolf	2017-02-25	1	-1/+25
*	Add support for SystemVerilog unique, unique0, and priority case	Clifford Wolf	2017-02-23	1	-4/+21
*	Added SystemVerilog support for ++ and --	Clifford Wolf	2017-02-23	1	-0/+9
*	Add checker support to verilog front-end	Clifford Wolf	2017-02-09	1	-2/+13
*	Add SV "rand" and "const rand" support	Clifford Wolf	2017-02-08	1	-6/+24
*	Further improve cover() support	Clifford Wolf	2017-02-04	1	-0/+6
*	Add $cover cell type and SVA cover() support	Clifford Wolf	2017-02-04	1	-1/+7
*	Add "enum" and "typedef" lexer support	Clifford Wolf	2017-01-17	1	-1/+1
*	Added support for hierarchical defparams	Clifford Wolf	2016-11-15	1	-3/+2
*	Added $anyseq cell type	Clifford Wolf	2016-10-14	1	-1/+1
*	Removed $aconst cell type	Clifford Wolf	2016-08-30	1	-1/+1
*	Removed $predict again	Clifford Wolf	2016-08-28	1	-7/+1
*	Added read_verilog -norestrict -assume-asserts	Clifford Wolf	2016-08-26	1	-3/+16
*	Improved verilog parser errors	Clifford Wolf	2016-08-25	1	-0/+3
*	Fixed bug in parsing real constants	Clifford Wolf	2016-08-06	1	-4/+4
*	Added $anyconst and $aconst	Clifford Wolf	2016-07-27	1	-1/+1
*	Fixed a verilog parser memory leak	Clifford Wolf	2016-07-25	1	-0/+1
*	Fixed parsing of empty positional cell ports	Clifford Wolf	2016-07-25	1	-2/+31
*	No tristate warning message for "read_verilog -lib"	Clifford Wolf	2016-07-23	1	-5/+5
*	Added $initstate cell type and vlog function	Clifford Wolf	2016-07-21	1	-0/+2
*	After reading the SV spec, using non-standard predict() instead of expect()	Clifford Wolf	2016-07-21	1	-5/+5
*	Added basic support for $expect cells	Clifford Wolf	2016-07-13	1	-1/+8
*	Allow defining input ports as "input logic" in SystemVerilog	Ruben Undheim	2016-06-20	1	-2/+2
*	Added support for SystemVerilog packages with localparam definitions	Ruben Undheim	2016-06-18	1	-0/+29
*	Fixed handling of parameters and const functions in casex/casez pattern	Clifford Wolf	2016-04-21	1	-2/+6
*	Fixed Verilog parser fix and more similar improvements	Clifford Wolf	2016-03-15	1	-18/+9
*	Use left-recursive rule for cell_port_list in Verilog parser.	Andrew Becker	2016-03-15	1	-6/+10
*	Fixed handling of parameters and localparams in functions	Clifford Wolf	2015-11-11	1	-1/+1
*	Fixed bug in verilog parser	Clifford Wolf	2015-10-15	1	-1/+1
*	Added support for "parameter" and "localparam" in global context	Clifford Wolf	2015-10-07	1	-0/+2
*	Fixed detection of "task foo(bar);" syntax error	Clifford Wolf	2015-09-22	1	-0/+2
*	Adjust makefiles to work with out-of-tree builds	Clifford Wolf	2015-08-12	1	-1/+1
*	Fixed trailing whitespaces	Clifford Wolf	2015-07-02	1	-5/+5
*	Added non-std verilog assume() statement	Clifford Wolf	2015-02-26	1	-2/+8
*	Parser support for complex delay expressions	Clifford Wolf	2015-02-20	1	-7/+20
*	YosysJS stuff	Clifford Wolf	2015-02-19	1	-0/+1
*	Improved read_verilog support for empty behavioral statements	Clifford Wolf	2015-02-10	1	-6/+2
*	Fixed supply0/supply1 with many wires	Clifford Wolf	2014-12-11	1	-3/+15
*	Added warning for use of 'z' constants in HDL	Clifford Wolf	2014-11-14	1	-4/+4
*	Fixed parsing of nested verilog concatenation and replicate	Clifford Wolf	2014-11-12	1	-1/+1