index
:
iCE40/yosys
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
backends
/
verilog
Commit message (
Expand
)
Author
Age
Files
Lines
*
SigSpec refactoring: change RTLIL::SigSpec::chunks() to be read-only, created...
Clifford Wolf
2014-07-22
1
-2
/
+2
*
SigSpec refactoring: using the accessor functions everywhere
Clifford Wolf
2014-07-22
1
-29
/
+29
*
SigSpec refactoring: renamed chunks and width to __chunks and __width
Clifford Wolf
2014-07-22
1
-29
/
+29
*
Use functions instead of always blocks for $mux/$pmux/$safe_pmux in verilog b...
Clifford Wolf
2014-07-20
1
-17
/
+21
*
Added support for $bu0 to verilog backend
Clifford Wolf
2014-07-20
1
-0
/
+16
*
Added $slice and $concat cell types
Clifford Wolf
2014-02-07
1
-0
/
+22
*
Added support for non-const === and !== (for miter circuits)
Clifford Wolf
2013-12-27
1
-6
/
+8
*
Replaced signed_parameters API with CONST_FLAG_SIGNED
Clifford Wolf
2013-12-04
1
-1
/
+1
*
Replaced RTLIL::Const::str with generic decoder method
Clifford Wolf
2013-12-04
1
-8
/
+11
*
Added proper dumping of signed/unsigned parameters to verilog backend
Clifford Wolf
2013-11-24
1
-4
/
+6
*
Renamed "placeholder" to "blackbox"
Clifford Wolf
2013-11-22
1
-7
/
+7
*
Implemented $_DFFSR_ expression generator in verilog backend
Clifford Wolf
2013-11-21
1
-1
/
+44
*
Write yosys version to output files
Clifford Wolf
2013-11-03
1
-2
/
+2
*
Fixed handling of boolean attributes (backends)
Clifford Wolf
2013-10-24
1
-1
/
+1
*
Fixed handling of boolean attributes (kernel)
Clifford Wolf
2013-10-24
1
-4
/
+4
*
Added $_SR_[PN][PN]_, $_DFFSR_[PN][PN][PN]_, $_DLATCH_[PN]_
Clifford Wolf
2013-10-18
1
-0
/
+1
*
Added $sr, $dffsr and $dlatch cell types
Clifford Wolf
2013-10-18
1
-28
/
+1
*
Added -selected option to various backends
Clifford Wolf
2013-09-03
1
-6
/
+21
*
More explicit integer output in verilog backend
Clifford Wolf
2013-08-22
1
-2
/
+2
*
Implemented proper handling of stub placeholder modules
Clifford Wolf
2013-03-28
1
-6
/
+18
*
Avoid verilog-2k in verilog backend
Clifford Wolf
2013-03-21
1
-0
/
+17
*
More support code for $sr cells
Clifford Wolf
2013-03-14
1
-1
/
+29
*
Fixed a gcc compiler warning [-Wparentheses]
Clifford Wolf
2013-03-03
1
-1
/
+2
*
Added more help messages
Clifford Wolf
2013-03-01
1
-1
/
+25
*
initial import
Clifford Wolf
2013-01-05
3
-0
/
+947