index
:
iCE40/yosys
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
Commit message (
Expand
)
Author
Age
Files
Lines
*
xilinx: Initial support for LUT4 devices.
Marcin Kościelnicki
2020-02-07
6
-54
/
+235
*
Merge pull request #1685 from dh73/gowin
Eddie Hung
2020-02-06
1
-1
/
+1
|
\
|
*
Removing cells_sim.v from bram techmap pass
Diego H
2020-02-06
1
-1
/
+1
*
|
Merge pull request #1683 from whitequark/write_verilog-memattrs
whitequark
2020-02-07
1
-0
/
+1
|
\
\
|
*
|
write_verilog: dump $mem cell attributes.
whitequark
2020-02-06
1
-0
/
+1
*
|
|
xilinx: Add block RAM mapping for Virtex 2* and Spartan 3*.
Marcin Kościelnicki
2020-02-07
11
-1
/
+370
*
|
|
xilinx: Add support for Spartan 3A DSP block RAMs.
Marcin Kościelnicki
2020-02-07
3
-1
/
+39
*
|
|
Merge pull request #1684 from YosysHQ/eddie/xilinx_arith_map
Eddie Hung
2020-02-06
1
-109
/
+43
|
\
\
\
|
|
_
|
/
|
/
|
|
|
*
|
Fix $lcu -> MUXCY mapping, credit @mwkmwkmwk
Eddie Hung
2020-02-06
1
-4
/
+5
|
*
|
Fix/cleanup +/xilinx/arith_map.v
Eddie Hung
2020-02-06
1
-111
/
+44
*
|
|
edif: more resilience to mismatched port connection sizes.
Marcin Kościelnicki
2020-02-06
1
-16
/
+27
|
|
/
|
/
|
*
|
Merge pull request #1682 from YosysHQ/eddie/opt_after_techmap
Eddie Hung
2020-02-05
8
-5
/
+9
|
\
\
|
*
|
synth_*: call 'opt -fast' after 'techmap'
Eddie Hung
2020-02-05
8
-5
/
+9
|
/
/
*
/
shiftx2mux: fix select out of bounds
Eddie Hung
2020-02-05
3
-2
/
+14
|
/
*
Merge pull request #1576 from YosysHQ/eddie/opt_merge_init
Eddie Hung
2020-02-05
2
-1
/
+65
|
\
|
*
Merge remote-tracking branch 'origin/master' into eddie/opt_merge_init
Eddie Hung
2020-01-28
190
-4933
/
+9266
|
|
\
|
*
|
Add $_FF_ and $_SR* courtesy of @mwkmwkmwk
Eddie Hung
2019-12-20
2
-23
/
+33
|
*
|
More stringent check for flop cells
Eddie Hung
2019-12-20
1
-2
/
+4
|
*
|
opt_merge to discard \init of '$' cells with 'Q' port when merging
Eddie Hung
2019-12-13
1
-0
/
+11
|
*
|
Add testcase
Eddie Hung
2019-12-13
1
-0
/
+49
*
|
|
Merge pull request #1650 from YosysHQ/eddie/shiftx2mux
Eddie Hung
2020-02-05
4
-39
/
+185
|
\
\
\
|
*
\
\
Merge remote-tracking branch 'origin/master' into eddie/shiftx2mux
Eddie Hung
2020-02-05
77
-1944
/
+4467
|
|
\
\
\
|
*
|
|
|
Update tests with reduced area
Eddie Hung
2020-01-21
2
-6
/
+6
|
*
|
|
|
Explicitly create separate $mux cells
Eddie Hung
2020-01-21
1
-2
/
+2
|
*
|
|
|
Fix tests -- when Y_WIDTH is non-pow-2
Eddie Hung
2020-01-21
1
-3
/
+4
|
*
|
|
|
Move from +/shiftx2mux.v into +/techmap.v; cleanup
Eddie Hung
2020-01-21
4
-77
/
+73
|
*
|
|
|
New techmap +/shiftx2mux.v which decomposes LSB first; better for ABC
Eddie Hung
2020-01-21
3
-0
/
+149
*
|
|
|
|
abc9_ops: -reintegrate to use derived_type for box_ports
Eddie Hung
2020-02-05
2
-2
/
+22
|
|
/
/
/
|
/
|
|
|
*
|
|
|
Merge pull request #1638 from YosysHQ/eddie/fix1631
Eddie Hung
2020-02-05
2
-6
/
+143
|
\
\
\
\
|
*
|
|
|
More rigorous test
Eddie Hung
2020-01-16
1
-7
/
+34
|
*
|
|
|
clk2fflogic: work for bit-level $_DFF_* and $_DFFSR_*
Eddie Hung
2020-01-15
2
-6
/
+116
*
|
|
|
|
Merge pull request #1661 from YosysHQ/eddie/abc9_required
Eddie Hung
2020-02-05
12
-242
/
+809
|
\
\
\
\
\
|
*
|
|
|
|
abc9_ops: -check for negative arrival/required times
Eddie Hung
2020-01-27
1
-4
/
+22
|
*
|
|
|
|
Fix typo
Eddie Hung
2020-01-27
1
-1
/
+1
|
*
|
|
|
|
Merge branch 'eddie/abc9_refactor' into eddie/abc9_required
Eddie Hung
2020-01-27
26
-246
/
+537
|
|
\
\
\
\
\
|
*
\
\
\
\
\
Merge remote-tracking branch 'origin/eddie/abc9_refactor' into eddie/abc9_req...
Eddie Hung
2020-01-15
3
-3
/
+16
|
|
\
\
\
\
\
\
|
*
|
|
|
|
|
|
Update README.md for (* abc9_required *)
Eddie Hung
2020-01-15
1
-4
/
+9
|
*
|
|
|
|
|
|
abc9_ops: -write_box is empty, output a dummy box to prevent ABC error
Eddie Hung
2020-01-15
4
-4
/
+4
|
*
|
|
|
|
|
|
Merge remote-tracking branch 'origin/eddie/abc9_refactor' into eddie/abc9_req...
Eddie Hung
2020-01-15
1
-1
/
+2
|
|
\
\
\
\
\
\
\
|
*
|
|
|
|
|
|
|
abc9_ops: cope with (* abc9_flop *) in place of (* abc9_box_id *)
Eddie Hung
2020-01-14
2
-3
/
+3
|
*
|
|
|
|
|
|
|
Merge remote-tracking branch 'origin/eddie/abc9_refactor' into eddie/abc9_req...
Eddie Hung
2020-01-14
2
-27
/
+19
|
|
\
\
\
\
\
\
\
\
|
*
|
|
|
|
|
|
|
|
abc9_ops: -check to check abc9_{arrival,required}
Eddie Hung
2020-01-14
1
-3
/
+30
|
*
|
|
|
|
|
|
|
|
abc9_ops: implement a requireds_cache
Eddie Hung
2020-01-14
1
-26
/
+34
|
*
|
|
|
|
|
|
|
|
abc9_ops: generate flop box ids, add abc9_required to FD* cells
Eddie Hung
2020-01-14
3
-78
/
+106
|
*
|
|
|
|
|
|
|
|
Merge remote-tracking branch 'origin/eddie/abc9_refactor' into eddie/abc9_req...
Eddie Hung
2020-01-14
2
-10
/
+1
|
|
\
\
\
\
\
\
\
\
\
|
*
|
|
|
|
|
|
|
|
|
abc9_ops: fix -reintegrate handling of $__ABC9_DELAY
Eddie Hung
2020-01-14
1
-2
/
+3
|
*
|
|
|
|
|
|
|
|
|
abc9_ops: -prep_times -> -prep_delays; add doc
Eddie Hung
2020-01-14
2
-11
/
+23
|
*
|
|
|
|
|
|
|
|
|
abc9_ops: cleanup
Eddie Hung
2020-01-14
1
-14
/
+5
|
*
|
|
|
|
|
|
|
|
|
abc9_ops: discard $__ABC9_DELAY boxes
Eddie Hung
2020-01-14
1
-7
/
+2
|
*
|
|
|
|
|
|
|
|
|
write_xaiger: skip if no arrival times
Eddie Hung
2020-01-14
1
-0
/
+3
[next]
