Commit message (Expand) | Author | Age | Files | Lines | ||
---|---|---|---|---|---|---|
... | ||||||
* | | | | | intel_alm: disable 256x40 M10K mode | Lofty | 2021-12-22 | 1 | -9/+3 | |
* | | | | | Bump version | github-actions[bot] | 2021-12-21 | 1 | -1/+1 | |
* | | | | | memory_share: Fix SAT-based sharing for wide ports. | Marcelina Kościelnicka | 2021-12-20 | 2 | -1/+37 | |
* | | | | | Bump version | github-actions[bot] | 2021-12-19 | 1 | -1/+1 | |
* | | | | | fix width detection of array querying function in case and case item expressions | Zachary Snow | 2021-12-17 | 5 | -2/+50 | |
| |/ / / |/| | | | ||||||
* | | | | Bump version | github-actions[bot] | 2021-12-17 | 1 | -1/+1 | |
|/ / / | ||||||
* | | | Merge pull request #3115 from whitequark/issue-3112 | Catherine | 2021-12-16 | 1 | -3/+4 | |
|\ \ \ | ||||||
| * | | | cxxrtl: demote wires not inlinable only in debug_eval to locals. | Catherine | 2021-12-15 | 1 | -3/+4 | |
* | | | | Merge pull request #3114 from whitequark/issue-3113 | Catherine | 2021-12-16 | 1 | -1/+1 | |
|\ \ \ \ | ||||||
| * | | | | bugpoint: avoid infinite loop between -connections and -wires. | Catherine | 2021-12-15 | 1 | -1/+1 | |
* | | | | | preprocessor: do not destroy double slash escaped identifiers | Thomas Sailer | 2021-12-15 | 2 | -0/+29 | |
* | | | | | Bump version | github-actions[bot] | 2021-12-15 | 1 | -1/+1 | |
* | | | | | Merge pull request #3111 from whitequark/issue-3110 | Catherine | 2021-12-14 | 1 | -1/+2 | |
|\| | | | | ||||||
| * | | | | Fix null pointer dereference after failing to extract DFF from memory. | Catherine | 2021-12-14 | 1 | -1/+2 | |
| |/ / / | ||||||
* / / / | Hotfix for run_shell auto-detection | Claire Xenia Wolf | 2021-12-14 | 1 | -0/+3 | |
|/ / / | ||||||
* | | | Bump version | github-actions[bot] | 2021-12-14 | 1 | -1/+1 | |
* | | | Merge pull request #3108 from YosysHQ/claire/verificdefs | Claire Xen | 2021-12-13 | 1 | -1/+2 | |
|\ \ \ | ||||||
| * | | | Add YOSYS to the implicitly defined verilog macros in verific | Claire Xenia Wolf | 2021-12-13 | 1 | -1/+2 | |
|/ / / | ||||||
* | | | Bump version | github-actions[bot] | 2021-12-13 | 1 | -1/+1 | |
* | | | Add clean_zerowidth pass, use it for Verilog output. | Marcelina Kościelnicka | 2021-12-12 | 3 | -1/+214 | |
* | | | Merge pull request #3105 from whitequark/cxxrtl-reset-memories-2 | Catherine | 2021-12-12 | 2 | -108/+80 | |
|\ \ \ | ||||||
| * | | | cxxrtl: preserve interior memory pointers across reset. | Catherine | 2021-12-11 | 2 | -95/+67 | |
| * | | | cxxrtl: use unique_ptr<value<>[]> to store memory contents. | whitequark | 2021-12-11 | 1 | -16/+16 | |
* | | | | Bump version | github-actions[bot] | 2021-12-12 | 1 | -1/+1 | |
* | | | | Fix unused param warning with ENABLE_NDEBUG. | Marcelina Kościelnicka | 2021-12-12 | 1 | -1/+1 | |
* | | | | rtlil: Dump empty connections when whole module is selected. | Marcelina Kościelnicka | 2021-12-12 | 1 | -2/+2 | |
* | | | | Merge pull request #3103 from whitequark/write_verilog-more-zero-width-values | Catherine | 2021-12-11 | 1 | -1/+2 | |
|\ \ \ \ | |/ / / |/| | | | ||||||
| * | | | write_verilog: dump zero width sigspecs correctly. | whitequark | 2021-12-11 | 1 | -1/+2 | |
|/ / / | ||||||
* | | | Bump version | github-actions[bot] | 2021-12-11 | 1 | -1/+1 | |
* | | | Merge pull request #3102 from YosysHQ/claire/enumxz | Miodrag Milanović | 2021-12-10 | 1 | -1/+1 | |
|\ \ \ | ||||||
| * | | | Fix verific import of enum values with x and/or z | Claire Xenia Wolf | 2021-12-10 | 1 | -1/+1 | |
* | | | | Merge pull request #3097 from YosysHQ/modport | Miodrag Milanović | 2021-12-10 | 1 | -2/+12 | |
|\ \ \ \ | |/ / / |/| | | | ||||||
| * | | | Update verific.cc | Claire Xen | 2021-12-10 | 1 | -4/+7 | |
| * | | | If direction NONE use that from first bit | Miodrag Milanovic | 2021-12-08 | 1 | -0/+7 | |
* | | | | Merge pull request #3099 from YosysHQ/claire/readargs | Claire Xen | 2021-12-10 | 9 | -41/+52 | |
|\ \ \ \ | ||||||
| * | | | | Fix the tests we just broke | Claire Xenia Wolf | 2021-12-10 | 6 | -10/+10 | |
| * | | | | Added "yosys -r <topmodule>" | Claire Xenia Wolf | 2021-12-10 | 3 | -28/+35 | |
| * | | | | Use "read" command to parse HDL files from Yosys command-line | Claire Xenia Wolf | 2021-12-09 | 1 | -4/+8 | |
|/ / / / | ||||||
* | | | | Bump version | github-actions[bot] | 2021-12-09 | 1 | -1/+1 | |
* | | | | opt_mem_priority: Fix non-ascii char in help message. | Marcelina Kościelnicka | 2021-12-09 | 2 | -12/+2 | |
|/ / / | ||||||
* | | | Bump version | github-actions[bot] | 2021-12-04 | 1 | -1/+1 | |
* | | | Next dev cycle | Miodrag Milanovic | 2021-12-03 | 2 | -2/+5 | |
* | | | Release version 0.12 | Miodrag Milanovic | 2021-12-03 | 2 | -3/+3 | |
* | | | Update manual | Miodrag Milanovic | 2021-12-03 | 1 | -22/+181 | |
* | | | Add gitignore for gatemate | Miodrag Milanovic | 2021-12-03 | 1 | -0/+4 | |
* | | | Make sure cell names are unique for wide operators | Miodrag Milanovic | 2021-12-03 | 1 | -2/+2 | |
* | | | Bump version | github-actions[bot] | 2021-12-02 | 1 | -1/+1 | |
* | | | Update CHANGELOG and CODEOWNERS | Miodrag Milanovic | 2021-12-01 | 2 | -0/+22 | |
* | | | Bump version | github-actions[bot] | 2021-11-26 | 1 | -1/+1 | |
* | | | intel_alm: preliminary Arria V support | Lofty | 2021-11-25 | 6 | -7/+199 |