Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Spelling fixes | Eddie Hung | 2019-04-19 | 1 | -2/+2 |
| | |||||
* | Update to ABC 3709744 | Clifford Wolf | 2019-04-18 | 1 | -1/+1 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Merge pull request #917 from YosysHQ/eddie/fix_retime | Eddie Hung | 2019-04-18 | 4 | -38/+46 |
|\ | | | | | Retime by default when abc -dff | ||||
| * | Fix abc's remap_name to not ignore [^0-9] when extracting sid | Eddie Hung | 2019-04-18 | 1 | -12/+16 |
| | | |||||
| * | ABC to call retime all the time | Eddie Hung | 2019-04-18 | 1 | -15/+11 |
| | | |||||
| * | Revert "synth_* with -retime option now calls abc with -D 1 as well" | Eddie Hung | 2019-04-18 | 11 | -15/+15 |
| | | | | | | | | This reverts commit 9a6da9a79a22e984ee3eec02caa230b66f10e11a. | ||||
| * | Merge branch 'master' into eddie/fix_retime | Eddie Hung | 2019-04-18 | 7 | -75/+72 |
| |\ | |/ |/| | |||||
* | | Update to ABC d1b6413 | Clifford Wolf | 2019-04-17 | 1 | -1/+1 |
| | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | | Merge pull request #939 from YosysHQ/revert895 | Eddie Hung | 2019-04-16 | 1 | -28/+0 |
|\ \ | | | | | | | Revert #895 (mux-to-shiftx optimisation) | ||||
| * | | Revert #895 | Eddie Hung | 2019-04-16 | 1 | -28/+0 |
|/ / | |||||
* | | Merge pull request #937 from YosysHQ/revert-932-eddie/fixdlatch | Eddie Hung | 2019-04-15 | 2 | -4/+3 |
|\ \ | | | | | | | Revert "Recognise default entry in case even if all cases covered (fix for #931)" | ||||
| * | | Revert "Recognise default entry in case even if all cases covered (fix for ↵ | Eddie Hung | 2019-04-15 | 2 | -4/+3 |
|/ / | | | | | | | #931)" | ||||
* | | Merge pull request #936 from YosysHQ/README-fix-quotes | Eddie Hung | 2019-04-15 | 1 | -2/+2 |
|\ \ | | | | | | | README: fix some incorrect quoting | ||||
| * | | README: fix some incorrect quoting. | whitequark | 2019-04-15 | 1 | -2/+2 |
|/ / | |||||
* | | Merge pull request #928 from litghost/add_xc7_sim_models | Eddie Hung | 2019-04-12 | 3 | -41/+60 |
|\ \ | | | | | | | Add additional cells sim models for core 7-series primitives. | ||||
| * | | Remove BUFGCTRL, BUFHCE and LUT6_2 from cells_xtra. | Keith Rothman | 2019-04-12 | 3 | -52/+14 |
| | | | | | | | | | | | | Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com> | ||||
| * | | Fix LUT6_2 definition. | Keith Rothman | 2019-04-09 | 1 | -3/+3 |
| | | | | | | | | | | | | Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com> | ||||
| * | | Add additional cells sim models for core 7-series primatives. | Keith Rothman | 2019-04-09 | 1 | -0/+57 |
| | | | | | | | | | | | | Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com> | ||||
* | | | Merge pull request #933 from dh73/master | Clifford Wolf | 2019-04-12 | 1 | -3/+9 |
|\ \ \ | | | | | | | | | Fixing issues in CycloneV cell sim | ||||
| * | | | Fixing issues in CycloneV cell sim | Diego | 2019-04-11 | 1 | -3/+9 |
| |/ / | |||||
* | | | Merge pull request #932 from YosysHQ/eddie/fixdlatch | Clifford Wolf | 2019-04-12 | 2 | -3/+4 |
|\ \ \ | |/ / |/| | | Recognise default entry in case even if all cases covered (fix for #931) | ||||
| * | | Add default entry to testcase | Eddie Hung | 2019-04-11 | 1 | -2/+3 |
| | | | |||||
| * | | Recognise default entry in case even if all cases covered (#931) | Eddie Hung | 2019-04-11 | 1 | -1/+1 |
|/ / | |||||
| * | synth_* with -retime option now calls abc with -D 1 as well | Eddie Hung | 2019-04-10 | 11 | -15/+15 |
| | | |||||
| * | Revert "abc -dff now implies "-D 0" otherwise retiming doesn't happen" | Eddie Hung | 2019-04-10 | 1 | -2/+0 |
| | | | | | | | | This reverts commit 19271bd996a79cb4be1db658fcf18227ee0a1dff. | ||||
| * | Revert ""&nf -D 0" fails => use "-D 1" instead" | Eddie Hung | 2019-04-10 | 1 | -1/+1 |
| | | | | | | | | This reverts commit 3c253818cab2013dc4db55732d3e21cfa0dc3f19. | ||||
| * | Merge remote-tracking branch 'origin/master' into eddie/fix_retime | Eddie Hung | 2019-04-10 | 2 | -4/+5 |
| |\ | |/ |/| | |||||
* | | Fix a few typos | Eddie Hung | 2019-04-08 | 1 | -3/+3 |
| | | |||||
* | | Merge pull request #919 from YosysHQ/multiport_transp | Clifford Wolf | 2019-04-08 | 1 | -1/+2 |
|\ \ | | | | | | | memory_bram: Fix multiport make_transp | ||||
| * | | memory_bram: Fix multiport make_transp | David Shah | 2019-04-07 | 1 | -1/+2 |
|/ / | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
| * | Add retime test | Eddie Hung | 2019-04-05 | 1 | -0/+6 |
| | | |||||
| * | Fix S0 -> S1 | Eddie Hung | 2019-04-05 | 1 | -1/+1 |
| | | |||||
| * | Move techamp t:$_DFF_?N? to before abc call | Eddie Hung | 2019-04-05 | 1 | -2/+2 |
| | | |||||
| * | Retry | Eddie Hung | 2019-04-05 | 1 | -1/+1 |
| | | |||||
| * | "&nf -D 0" fails => use "-D 1" instead | Eddie Hung | 2019-04-05 | 1 | -1/+1 |
| | | |||||
| * | Resolve @daveshah1 comment, update synth_xilinx help | Eddie Hung | 2019-04-05 | 2 | -7/+9 |
| | | |||||
| * | synth_xilinx to techmap FFs after abc call, otherwise -retime fails | Eddie Hung | 2019-04-05 | 1 | -3/+3 |
| | | |||||
| * | abc -dff now implies "-D 0" otherwise retiming doesn't happen | Eddie Hung | 2019-04-05 | 1 | -0/+2 |
|/ | |||||
* | Add "read_ilang -lib" | Clifford Wolf | 2019-04-05 | 5 | -3/+39 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Added missing argument checking to "mutate" command | Clifford Wolf | 2019-04-04 | 1 | -0/+32 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Merge pull request #913 from smunaut/fix_proc_mux | Eddie Hung | 2019-04-03 | 1 | -1/+1 |
|\ | | | | | proc_mux: Fix crash when trying to optimize non-existant mux to shiftx | ||||
| * | proc_mux: Fix crash when trying to optimize non-existant mux to shiftx | Sylvain Munaut | 2019-04-03 | 1 | -1/+1 |
|/ | | | | | | last_mux_cell can be NULL ... Signed-off-by: Sylvain Munaut <tnt@246tNt.com> | ||||
* | Merge pull request #912 from YosysHQ/bram_addr_en | Clifford Wolf | 2019-04-03 | 1 | -0/+2 |
|\ | | | | | memory_bram: Consider read enable for address expansion register | ||||
| * | memory_bram: Consider read enable for address expansion register | David Shah | 2019-04-02 | 1 | -0/+2 |
| | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | | Merge pull request #910 from ucb-bar/memupdates | Clifford Wolf | 2019-04-03 | 1 | -30/+173 |
|\ \ | |/ |/| | Refine memory support to deal with general Verilog memory definitions. | ||||
| * | Refine memory support to deal with general Verilog memory definitions. | Jim Lawson | 2019-04-01 | 1 | -30/+173 |
| | | |||||
* | | Merge pull request #895 from YosysHQ/pmux2shiftx | Eddie Hung | 2019-04-02 | 1 | -0/+28 |
|\ \ | |/ |/| | RFC: Add a pmux-to-shiftx optimisation to proc_mux | ||||
| * | Create one $shiftx per bit in width | Eddie Hung | 2019-03-25 | 1 | -10/+17 |
| | | |||||
| * | Add a pmux-to-shiftx optimisation to proc_mux | Eddie Hung | 2019-03-23 | 1 | -0/+21 |
| | | |||||
* | | Merge pull request #907 from YosysHQ/clifford/fix906 | Clifford Wolf | 2019-03-30 | 1 | -0/+2 |
|\ \ | | | | | | | Build Verilog parser with -DYYMAXDEPTH=100000 |