iCE40/yosys - [no description]

	Commit message (Expand)	Author	Age	Files	Lines
*	Fix typo in passes/pmgen/README.md	Clifford Wolf	2019-02-21	1	-1/+1
*	Bugfix in ice40_dsp	Clifford Wolf	2019-02-21	3	-22/+35
*	Add ice40 test_dsp_map test case generator	Clifford Wolf	2019-02-20	2	-0/+99
*	Add "synth_ice40 -dsp"	Clifford Wolf	2019-02-20	2	-7/+31
*	Add FF support to wreduce	Clifford Wolf	2019-02-20	2	-1/+73
*	Improve iCE40 SB_MAC16 model	Clifford Wolf	2019-02-20	5	-121/+179
*	Detect and reject cases that do not map well to iCE40 DSPs (yet)	Clifford Wolf	2019-02-20	2	-2/+17
*	Add first draft of functional SB_MAC16 model	Clifford Wolf	2019-02-19	4	-53/+467
*	Add actual DSP inference to ice40_dsp pass	Clifford Wolf	2019-02-17	3	-24/+214
*	Merge branch 'master' of github.com:YosysHQ/yosys into pmgen	Clifford Wolf	2019-02-17	28	-199/+627
\|\
\| *	Merge pull request #811 from ucb-bar/firrtlfixes	Clifford Wolf	2019-02-17	6	-56/+298
\| \|\
\| \| *	Removed unused variables, functions.	Jim Lawson	2019-02-15	1	-20/+0
\| \| *	Append (instead of over-writing) EXTRA_FLAGS	Jim Lawson	2019-02-15	1	-1/+1
\| \| *	Update cells supported for verilog to FIRRTL conversion.	Jim Lawson	2019-02-15	5	-55/+317
\| \|/
\| *	Fix sign handling of real constants	Clifford Wolf	2019-02-13	1	-5/+4
\| *	Merge pull request #802 from whitequark/write_verilog_async_mem_ports	Clifford Wolf	2019-02-12	1	-38/+41
\| \|\
\| \| *	write_verilog: correctly emit asynchronous transparent ports.	whitequark	2019-01-29	1	-38/+41
\| * \|	Merge pull request #806 from daveshah1/fsm_opt_no_reset	Clifford Wolf	2019-02-12	1	-1/+2
\| \|\ \
\| \| * \|	fsm_opt: Fix runtime error for FSMs without a reset state	David Shah	2019-02-07	1	-1/+2
\| \|/ /
\| * /	Add missing blackslash-to-slash convertion to smtio.py (matching Smt2Worker::...	Clifford Wolf	2019-02-06	1	-1/+1
\| \|/
\| *	Merge pull request #798 from mmicko/master	Clifford Wolf	2019-01-27	1	-1/+1
\| \|\
\| \| *	Fixed Anlogic simulation model	Miodrag Milanovic	2019-01-25	1	-1/+1
\| * \|	Merge pull request #800 from whitequark/write_verilog_tribuf	Clifford Wolf	2019-01-27	1	-0/+12
\| \|\ \
\| \| * \|	write_verilog: write $tribuf cell as ternary.	whitequark	2019-01-27	1	-0/+12
\| * \| \|	Merge branch 'whitequark-write_verilog_keyword'	Clifford Wolf	2019-01-27	5	-69/+27
\| \|\ \ \ \| \| \|/ / \| \|/\| \|
\| \| * \|	Remove asicworld tests for (unsupported) switch-level modelling	Clifford Wolf	2019-01-27	4	-69/+0
\| \| * \|	write_verilog: escape names that match SystemVerilog keywords.	whitequark	2019-01-27	1	-0/+27
\| \|/ /
\| * \|	Merge pull request #796 from whitequark/proc_clean_typo	David Shah	2019-01-25	1	-1/+1
\| \|\ \ \| \| \|/ \| \|/\|
\| \| *	proc_clean: fix critical typo.	whitequark	2019-01-23	1	-1/+1
\| \|/
\| *	Merge pull request #793 from whitequark/proc_clean_fix_fully_def	Clifford Wolf	2019-01-19	1	-1/+7
\| \|\
\| \| *	proc_clean: fix fully def check to consider compare/signal length.	whitequark	2019-01-18	1	-1/+7
\| \|/
\| *	Cleanups in igloo2 example design	Clifford Wolf	2019-01-17	6	-7/+4
\| *	Add SF2 IO buffer insertion	Clifford Wolf	2019-01-17	6	-3/+171
\| *	Improve Igloo2 example	Clifford Wolf	2019-01-17	8	-22/+41
\| *	Add "synth_sf2 -vlog", fix "synth_sf2 -edif"	Clifford Wolf	2019-01-17	1	-2/+17
\| *	Add "write_edif -gndvccy"	Clifford Wolf	2019-01-17	1	-5/+13
* \|	Progress in pmgen	Clifford Wolf	2019-01-15	1	-3/+11
* \|	Progress in pmgen, add pmgen README	Clifford Wolf	2019-01-15	3	-14/+260
* \|	Fix pmgen "reject" statement	Clifford Wolf	2019-01-15	1	-1/+1
* \|	Progress in pmgen	Clifford Wolf	2019-01-15	3	-36/+139
* \|	Progress in pmgen	Clifford Wolf	2019-01-15	3	-21/+157
* \|	Progress in pmgen	Clifford Wolf	2019-01-15	5	-8/+347
* \|	Add mockup .pmg (pattern matcher generator) file	Clifford Wolf	2019-01-15	1	-0/+75
\|/
*	Add optional nullstr argument to log_id()	Clifford Wolf	2019-01-15	1	-1/+3
*	Fix handling of $shiftx in Verilog back-end	Clifford Wolf	2019-01-15	1	-3/+6
*	Merge pull request #788 from whitequark/master	Clifford Wolf	2019-01-15	1	-5/+17
\|\
\| *	manual: document some gates.	whitequark	2019-01-14	1	-9/+11
\| *	manual: explain $tribuf cell.	whitequark	2019-01-14	1	-0/+10
* \|	Merge pull request #787 from whitequark/flowmap_relax	Clifford Wolf	2019-01-15	7	-35/+776
\|\ \ \| \|/ \|/\|
\| *	flowmap: clean up terminology.	whitequark	2019-01-08	1	-17/+18