aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* Update xilinx for ABC9Eddie Hung2020-02-273-20/+16
* Create +/abc9_model.v for $__ABC9_{DELAY,FF_}Eddie Hung2020-02-272-0/+11
* abc9_ops: output LUT areaEddie Hung2020-02-271-6/+6
* ecp5: remove small LUT entriesEddie Hung2020-02-271-24/+6
* abc9_ops: cope with T_LIMIT{,2}_{MIN,TYP,MAX} and auto-gen small LUTsEddie Hung2020-02-271-18/+33
* Fix commented out specify statementEddie Hung2020-02-271-6/+6
* xilinx: improve specify functionalityEddie Hung2020-02-278-466/+547
* ecp5: deprecate abc9_{arrival,required} and *.{lut,box}Eddie Hung2020-02-277-86/+120
* xilinx: use specify blocks in place of abc9_{arrival,required}Eddie Hung2020-02-273-347/+670
* Auto-generate .box/.lut files from specify blocksEddie Hung2020-02-278-466/+268
* abc9_ops: assert on $specify2 propertiesEddie Hung2020-02-271-0/+3
* abc9_ops: -prep_box, to be called onceEddie Hung2020-02-273-51/+50
* abc9_ops: -prep_lut and -write_lut to auto-generate LUT libraryEddie Hung2020-02-274-10/+200
* Merge pull request #1709 from rqou/coolrunner2_counterClaire Wolf2020-02-274-97/+519
|\
| * coolrunner2: Use extract_counter to optimize countersR. Ou2020-02-173-0/+165
| * extract_counter: Implement extracting up countersR. Ou2020-02-171-65/+247
| * extract_counter: Add support for inverted clock enableR. Ou2020-02-171-8/+28
| * extract_counter: Fix clock enableR. Ou2020-02-171-1/+3
| * extract_counter: Fix outputting count to module portR. Ou2020-02-171-8/+20
| * extract_counter: Allow forbidding async resetR. Ou2020-02-171-2/+17
| * extract_counter: Refactor out extraction settings into structR. Ou2020-02-171-17/+43
* | Merge pull request #1708 from rqou/coolrunner2-buf-fixClaire Wolf2020-02-274-54/+163
|\ \
| * | coolrunner2: Separate and improve buffer cell insertion passR. Ou2020-02-164-54/+163
| |/
* | xilinx: mark IOBUFDSE3 IOB pin as externalPiotr Binkowski2020-02-272-1/+2
* | Merge pull request #1705 from YosysHQ/logger_passMiodrag Milanović2020-02-266-2/+303
|\ \
| * | Remove tests for nowMiodrag Milanovic2020-02-264-24/+0
| * | Add tests for logger passMiodrag Milanovic2020-02-234-0/+24
| * | Remove duplicate warning detectionMiodrag Milanovic2020-02-231-0/+6
| * | Fix line endingsMiodrag Milanovic2020-02-231-10/+10
| * | Update explanation for expect-no-warningsMiodrag Milanovic2020-02-221-1/+1
| * | Handle expect no warnings together with expectedMiodrag Milanovic2020-02-223-4/+12
| * | Check other regex parametersMiodrag Milanovic2020-02-221-15/+30
| * | check for regex errorsMiodrag Milanovic2020-02-201-16/+20
| * | Prevent double error messageMiodrag Milanovic2020-02-171-1/+3
| * | Option to expect no warningsMiodrag Milanovic2020-02-174-0/+12
| * | Add to changelogMiodrag Milanovic2020-02-171-0/+1
| * | No new error if already failingMiodrag Milanovic2020-02-171-1/+2
| * | remove whitespaceMiodrag Milanovic2020-02-141-1/+1
| * | Add expect option to logger commandMiodrag Milanovic2020-02-144-3/+113
| * | Add new logger passMiodrag Milanovic2020-02-132-0/+142
* | | Merge pull request #1715 from boqwxp/masterEddie Hung2020-02-221-2/+0
|\ \ \
| * | | Closes #1714. Fix make failure when NDEBUG=1.Alberto Gonzalez2020-02-221-2/+0
|/ / /
* | | Merge pull request #1703 from YosysHQ/eddie/specify_improveEddie Hung2020-02-218-52/+170
|\ \ \
| * | | verilog: add support for more delays than just rise/fallEddie Hung2020-02-191-1/+40
| * | | clean: ignore specify-s inside cells when determining whether to keepEddie Hung2020-02-192-10/+35
| * | | verilog: ignore ranges too without -specifyEddie Hung2020-02-132-1/+9
| * | | verilog: improve specify support when not in -specify modeEddie Hung2020-02-133-16/+8
| * | | verilog: ignore '&&&' when not in -specify modeEddie Hung2020-02-133-5/+12
| * | | specify: system timing checks to accept min:typ:max tripleEddie Hung2020-02-134-16/+52
| * | | verilog: fix $specify3 checkEddie Hung2020-02-132-7/+18
generated by cgit v1.2.3 (git 2.25.1) at 2024-08-21 14:31:25 +0000