iCE40/yosys - [no description]

	Commit message (Expand)	Author	Age	Files	Lines
...
\| *	Added "read_verilog -dump_rtlil"	Clifford Wolf	2016-07-27	5	-9/+38
* \|	Added "write_verilog -defparam"	Clifford Wolf	2016-07-30	1	-2/+21
* \|	Added "write_verilog -nodec -nostr"	Clifford Wolf	2016-07-30	1	-4/+27
\|/
*	Renamed AbstractCellEdgesDatabase::add_cell() to add_edges_from_cell()	Clifford Wolf	2016-07-25	3	-3/+3
*	Fixed a verilog parser memory leak	Clifford Wolf	2016-07-25	1	-0/+1
*	Fixed parsing of empty positional cell ports	Clifford Wolf	2016-07-25	1	-2/+31
*	Improvements in CellEdgesDatabase	Clifford Wolf	2016-07-24	3	-16/+167
*	Added CellEdgesDatabase API	Clifford Wolf	2016-07-24	4	-1/+250
*	Moved SatHelper::setup_init() code to SatHelper::setup()	Clifford Wolf	2016-07-24	1	-97/+92
*	Added $initstate support to "sat" command	Clifford Wolf	2016-07-23	1	-13/+12
*	No tristate warning message for "read_verilog -lib"	Clifford Wolf	2016-07-23	3	-8/+11
*	Added satgen initstate support	Clifford Wolf	2016-07-22	1	-0/+27
*	Using $initstate in "initial assume" and "initial assert"	Clifford Wolf	2016-07-21	1	-1/+6
*	Added $initstate cell type and vlog function	Clifford Wolf	2016-07-21	7	-4/+54
*	After reading the SV spec, using non-standard predict() instead of expect()	Clifford Wolf	2016-07-21	16	-32/+28
*	Added basic support for $expect cells	Clifford Wolf	2016-07-13	16	-19/+82
*	Added examples/smtbmc	Clifford Wolf	2016-07-13	2	-0/+30
*	Merge pull request #191 from whitequark/json-module-attributes	Clifford Wolf	2016-07-13	1	-2/+6
\|\
\| *	write_json: also write module attributes.	whitequark	2016-07-12	1	-2/+6
* \|	Merge pull request #193 from azonenberg/master	Clifford Wolf	2016-07-13	2	-2/+9
\|\ \
\| * \	Merge https://github.com/cliffordwolf/yosys	Andrew Zonenberg	2016-07-12	1	-2/+5
\| \|\ \ \| \|/ / \|/\| \|
* \| \|	Minor bugfix in FSM reset state detection	Clifford Wolf	2016-07-12	1	-2/+5
\| \|/ \|/\|
\| *	Added GP_DAC cell	Andrew Zonenberg	2016-07-11	1	-0/+8
\| *	Removed VOUT port of GP_BANDGAP	Andrew Zonenberg	2016-07-11	1	-1/+1
\| *	Removed splitnets in prep for new gp4par parser	Andrew Zonenberg	2016-07-11	1	-1/+0
\|/
*	Yosys-smtbmc: Support for hierarchical VCD dumping	Clifford Wolf	2016-07-11	2	-23/+59
*	Moved smt2 yosys info parsing from smtbmc.py to smtio.py	Clifford Wolf	2016-07-11	3	-16/+56
*	Added "prep -auto-top" and "synth -auto-top"	Clifford Wolf	2016-07-11	2	-6/+23
*	Merge branch 'master' of github.com:cliffordwolf/yosys	Clifford Wolf	2016-07-10	1	-0/+26
\|\
\| *	Merge pull request #189 from whitequark/master	Clifford Wolf	2016-07-10	1	-0/+26
\| \|\
\| \| *	greenpak4: add GP_COUNT{8,14}_ADV cells.	whitequark	2016-07-10	1	-0/+26
\| \|/
* /	Support for hierarchical designs in smt2 back-end	Clifford Wolf	2016-07-10	2	-24/+144
\|/
*	Further improved fsm_detect output, attempt to detect self-resetting circuits	Clifford Wolf	2016-07-09	1	-6/+68
*	Added printing of some warning messages to fsm_detect	Clifford Wolf	2016-07-09	1	-14/+61
*	Added warning about adding fsm_encoding attributes to wires to manual	Clifford Wolf	2016-07-08	1	-0/+4
*	Minor fixes in ice40_ff* passes for sloppy SB_DFF instantiations	Clifford Wolf	2016-07-08	2	-13/+24
*	Fixed mem assignment in left-hand-side concatenation	Clifford Wolf	2016-07-08	2	-0/+57
*	Merge branch 'eddiehung-vtr'	Clifford Wolf	2016-07-08	1	-9/+17
\|\
\| *	Restored blif "-true - .." behavior, use "-true + .." for eddiehung-vtr behavior	Clifford Wolf	2016-07-08	1	-13/+15
\| *	In BLIF, a .names without entries already always outputs 0	Clifford Wolf	2016-07-08	1	-11/+0
\| *	Undo eddiehung-vtr Makefile changes	Clifford Wolf	2016-07-08	1	-5/+1
\| *	Merge branch 'yosys-0.5-vtr' of https://github.com/eddiehung/yosys into eddie...	Clifford Wolf	2016-07-08	2	-3/+24
\|/\|
\| *	Fix for all zero mask	eddiehung	2015-05-03	2	-1/+16
\| *	Escape '<' and '>' some more	eddiehung	2015-05-03	1	-1/+1
\| *	For vtr, escape angle brackets as well	eddiehung	2015-04-28	1	-1/+1
\| *	blifwriter: write out .names for true/false/undef type == '-'	eddiehung	2015-04-28	1	-0/+6
* \|	Fixed autotest.sh handling of `timescale	Clifford Wolf	2016-07-02	1	-14/+10
* \|	Merge branch 'assert-limit'	Clifford Wolf	2016-07-01	1	-9/+33
\|\ \
\| * \|	Replaced "select -assert-limit" with -assert-max and -assert-min	Clifford Wolf	2016-07-01	1	-42/+29
\| * \|	Added 'assert-limit' option for 'select' command	eshellko	2016-07-01	1	-5/+42
\|/ /