aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
...
| * Merge pull request #913 from smunaut/fix_proc_muxEddie Hung2019-04-031-1/+1
| |\
| | * proc_mux: Fix crash when trying to optimize non-existant mux to shiftxSylvain Munaut2019-04-031-1/+1
| |/
| * Merge pull request #912 from YosysHQ/bram_addr_enClifford Wolf2019-04-031-0/+2
| |\
| | * memory_bram: Consider read enable for address expansion registerDavid Shah2019-04-021-0/+2
| * | Merge pull request #910 from ucb-bar/memupdatesClifford Wolf2019-04-031-30/+173
| |\ \ | | |/ | |/|
| | * Refine memory support to deal with general Verilog memory definitions.Jim Lawson2019-04-011-30/+173
| * | Merge pull request #895 from YosysHQ/pmux2shiftxEddie Hung2019-04-021-0/+28
| |\ \ | | |/ | |/|
| | * Create one $shiftx per bit in widthEddie Hung2019-03-251-10/+17
| | * Add a pmux-to-shiftx optimisation to proc_muxEddie Hung2019-03-231-0/+21
| * | Merge pull request #907 from YosysHQ/clifford/fix906Clifford Wolf2019-03-301-0/+2
| |\ \
| | * | Build Verilog parser with -DYYMAXDEPTH=100000, fixes #906Clifford Wolf2019-03-291-0/+2
| |/ /
| * | Merge pull request #901 from trcwm/libertyfixesClifford Wolf2019-03-284-9/+151
| |\ \
| | * | Liberty file parser now accepts superfluous ;Niels Moseley2019-03-271-1/+1
| | * | Liberty file parser now accepts superfluous ;Niels Moseley2019-03-271-1/+1
| | * | Liberty file parser now accepts superfluous ;Niels Moseley2019-03-274-9/+151
| * | | Merge pull request #903 from YosysHQ/bram_reset_transpClifford Wolf2019-03-281-0/+1
| |\ \ \ | | |/ / | |/| |
| | * | memory_bram: Reset make_transp when growing read portsDavid Shah2019-03-271-0/+1
| * | | Add "read -verific" and "read -noverific"Clifford Wolf2019-03-271-6/+28
| * | | Add "rename -output"Clifford Wolf2019-03-271-3/+23
| * | | Improve "rename" help messageClifford Wolf2019-03-271-0/+6
| * | | Add "cutpoint -undef"Clifford Wolf2019-03-261-10/+14
| * | | Add "hdlname" attributeClifford Wolf2019-03-262-0/+5
| * | | Fix "verific -extnets" for more complex situationsClifford Wolf2019-03-262-15/+93
| * | | Add "cutpoint" passClifford Wolf2019-03-252-0/+165
| |/ /
| * | Merge pull request #896 from YosysHQ/transp_fixesClifford Wolf2019-03-251-9/+16
| |\ \
| | * | memory_bram: Fix multiclock make_transpDavid Shah2019-03-241-9/+16
| | |/
| * | Merge pull request #897 from trcwm/libertyfixesClifford Wolf2019-03-258-22/+645
| |\ \ | | |/ | |/|
| | * spaces -> tabsNiels Moseley2019-03-251-78/+78
| | * EOL is now accepted as ';' replacement on lines that look like: feature_xyz(o...Niels Moseley2019-03-251-4/+3
| | * Updated the liberty parser to accept [A:B] ranges (AST has not been updated)....Niels Moseley2019-03-248-7/+631
| |/
| * Add "mutate -none -mode", "mutate -mode none"Clifford Wolf2019-03-231-1/+30
| * Add "mutate -s <filename>"Clifford Wolf2019-03-231-2/+24
| * Merge pull request #893 from YosysHQ/clifford/btormeminitClifford Wolf2019-03-233-3/+63
| |\
| | * Add support for memory initialization to write_btorClifford Wolf2019-03-231-0/+53
| | * Fix BTOR output tags syntax in writye_btorClifford Wolf2019-03-231-2/+1
| | * Add RTLIL::Const::ext[su](), fix RTLIL::SigSpec::extend_u0 for 0-size signalsClifford Wolf2019-03-232-1/+9
| |/
| * Merge pull request #889 from YosysHQ/clifford/fix888Clifford Wolf2019-03-221-1/+10
| |\
| | * Fix mem2reg handling of memories with upto data ports, fixes #888Clifford Wolf2019-03-211-1/+10
| * | Merge pull request #890 from YosysHQ/clifford/fix887Clifford Wolf2019-03-221-1/+26
| |\ \
| | * | Trim init attributes when resizing FFs in "wreduce", fixes #887Clifford Wolf2019-03-221-1/+26
| | |/
| * | Merge pull request #891 from YosysHQ/xilinx_keepDavid Shah2019-03-222-25/+31
| |\ \ | | |/ | |/|
| | * xilinx: Add keep attribute where appropriateDavid Shah2019-03-222-25/+31
| |/
| * Improve "read_verilog -dump_vlog[12]" handling of upto rangesClifford Wolf2019-03-211-3/+6
| * Improve read_verilog debug output capabilitiesClifford Wolf2019-03-213-15/+42
| * Merge pull request #885 from YosysHQ/clifford/fix873Clifford Wolf2019-03-191-2/+4
| |\
| | * Add Xilinx negedge FFs to synth_xilinx dffinit call, fixes #873Clifford Wolf2019-03-191-2/+4
| |/
| * Merge pull request #808 from eddiehung/read_aigerEddie Hung2019-03-1935-6/+632
| |\
| | * Merge https://github.com/YosysHQ/yosys into read_aigerEddie Hung2019-03-19113-792/+6364
| | |\ | | |/ | |/|
| * | Merge pull request #884 from zachjs/masterClifford Wolf2019-03-192-1/+61
| |\ \
| | * | fix local name resolution in prefix constructsZachary Snow2019-03-182-1/+61
| |/ /
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-16 04:15:26 +0000