Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Update abc attributes on FD*E_1 | Eddie Hung | 2019-06-05 | 1 | -6/+26 |
| | |||||
* | Cleanup | Eddie Hung | 2019-06-05 | 2 | -17/+0 |
| | |||||
* | Call shregmap -tech xilinx_static | Eddie Hung | 2019-06-05 | 1 | -1/+1 |
| | |||||
* | Revert "Move ff_map back after ABC for shregmap" | Eddie Hung | 2019-06-05 | 1 | -4/+4 |
| | | | | This reverts commit 9b9bd4e19f3da363eb3c90ef27ace282716d2e06. | ||||
* | Add -tech xilinx_static | Eddie Hung | 2019-06-05 | 1 | -2/+13 |
| | |||||
* | Refactor to ShregmapTechXilinx7Static | Eddie Hung | 2019-06-05 | 1 | -46/+86 |
| | |||||
* | shregmap -tech xilinx_dynamic to work -params and -enpol | Eddie Hung | 2019-06-05 | 1 | -6/+26 |
| | |||||
* | Merge remote-tracking branch 'origin/master' into xc7mux | Eddie Hung | 2019-06-05 | 3 | -28/+95 |
|\ | |||||
| * | Merge pull request #1066 from YosysHQ/clifford/fix1056 | Clifford Wolf | 2019-06-05 | 1 | -1/+0 |
| |\ | | | | | | | Remove yosys_banner() from python wrapper init | ||||
| | * | Remove yosys_banner() from python wrapper init, fixes #1056 | Clifford Wolf | 2019-06-05 | 1 | -1/+0 |
| | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
| * | | Major rewrite of wire selection in setundef -init | Clifford Wolf | 2019-06-05 | 1 | -30/+89 |
| | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
| * | | Indent fix | Clifford Wolf | 2019-06-05 | 1 | -23/+25 |
| | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
| * | | Merge pull request #999 from jakobwenzel/setundefInitFix | Clifford Wolf | 2019-06-05 | 1 | -16/+23 |
| |\ \ | | | | | | | | | initialize more registers in setundef -init | ||||
| | * | | initialize more registers in setundef -init | Jakob Wenzel | 2019-05-09 | 1 | -16/+23 |
| | | | | |||||
| * | | | Fix typo in fmcombine log message, fixes #1063 | Clifford Wolf | 2019-06-05 | 1 | -2/+2 |
| | |/ | |/| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | | | Merge remote-tracking branch 'origin/clifford/fix1065' into xc7mux | Eddie Hung | 2019-06-05 | 2 | -2/+2 |
|\ \ \ | |||||
| * | | | Suppress driver-driver conflict warning for unknown cell types, fixes #1065 | Clifford Wolf | 2019-06-05 | 1 | -1/+1 |
| |/ / | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
| * | | Merge pull request #1062 from tux3/patch-1 | Clifford Wolf | 2019-06-04 | 1 | -1/+1 |
| |\ \ | | | | | | | | | README.md: Missing formatting for <tag> | ||||
| | * | | README.md: Missing formatting for <tag> | Tux3 | 2019-06-04 | 1 | -1/+1 |
| |/ / | |||||
* | | | Rename shregmap -tech xilinx -> xilinx_dynamic | Eddie Hung | 2019-06-04 | 2 | -6/+6 |
| | | | |||||
* | | | Add log_assert to ensure no loops | Eddie Hung | 2019-06-04 | 1 | -1/+15 |
| | | | |||||
* | | | Only toposort builtin and abc types | Eddie Hung | 2019-06-04 | 1 | -6/+9 |
| | | | |||||
* | | | Add space between -D and _ABC | Eddie Hung | 2019-06-04 | 1 | -2/+2 |
| | | | |||||
* | | | Add (* abc_flop_q *) to brams_bb.v | Eddie Hung | 2019-06-04 | 1 | -8/+8 |
| | | | |||||
* | | | Fix name clash | Eddie Hung | 2019-06-04 | 1 | -11/+11 |
| | | | |||||
* | | | Add mux_map.v for wide mux | Eddie Hung | 2019-06-04 | 4 | -30/+82 |
| | | | |||||
* | | | Move ff_map back after ABC for shregmap | Eddie Hung | 2019-06-03 | 1 | -4/+4 |
| | | | |||||
* | | | Respect -nocarry | Eddie Hung | 2019-06-03 | 1 | -1/+3 |
| | | | |||||
* | | | Fix pmux2shiftx logic | Eddie Hung | 2019-06-03 | 1 | -1/+1 |
| | | | |||||
* | | | Merge mistake | Eddie Hung | 2019-06-03 | 1 | -14/+6 |
| | | | |||||
* | | | Merge remote-tracking branch 'origin/master' into xc7mux | Eddie Hung | 2019-06-03 | 6 | -5/+40 |
|\| | | |||||
| * | | Merge pull request #1061 from YosysHQ/eddie/techmap_and_arith_map | Eddie Hung | 2019-06-03 | 1 | -6/+5 |
| |\ \ | | | | | | | | | Execute techmap and arith_map simultaneously | ||||
| | * | | Remove extra newline | Eddie Hung | 2019-06-03 | 1 | -1/+0 |
| | | | | |||||
| | * | | Execute techmap and arith_map simultaneously | Eddie Hung | 2019-06-03 | 1 | -6/+6 |
| |/ / | |||||
| * | | Only support Symbiotic EDA flavored Verific | Clifford Wolf | 2019-06-02 | 1 | -0/+8 |
| | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
| * | | Fix "tee" handling of log_streams | Clifford Wolf | 2019-05-31 | 1 | -0/+5 |
| | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
| * | | Enable Verific flag veri_elaborate_top_level_modules_having_interface_ports, ↵ | Clifford Wolf | 2019-05-30 | 1 | -0/+3 |
| | | | | | | | | | | | | | | | | | | fixes #1055 Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
| * | | Merge pull request #1057 from mmicko/fix_478 | Clifford Wolf | 2019-05-30 | 1 | -0/+4 |
| |\ \ | | | | | | | | | Aded one more load of .conf to support change of prefix | ||||
| | * | | Aded one more load of .conf to support change of prefix | Miodrag Milanovic | 2019-05-29 | 1 | -0/+4 |
| |/ / | |||||
| * | | Merge pull request #1049 from YosysHQ/clifford/fix1047 | Clifford Wolf | 2019-05-28 | 2 | -4/+15 |
| |\ \ | | | | | | | | | Do not use shiftmul peepopt pattern when mul result is truncated | ||||
| | * | | Do not use shiftmul peepopt pattern when mul result is truncated, fixes #1047 | Clifford Wolf | 2019-05-28 | 2 | -4/+15 |
| | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | | | | Typo | Eddie Hung | 2019-06-03 | 1 | -1/+1 |
| | | | | |||||
* | | | | IS_C_INVERTED | Eddie Hung | 2019-06-03 | 1 | -4/+4 |
| | | | | |||||
* | | | | Fix `ifndef | Eddie Hung | 2019-06-03 | 1 | -1/+1 |
| | | | | |||||
* | | | | Make SB_LUT4 a whitebox, SB_DFF a blackbox (for now) | Eddie Hung | 2019-06-03 | 4 | -8/+8 |
| | | | | |||||
* | | | | Assert that box_unique_id is indeed unique | Eddie Hung | 2019-06-03 | 1 | -2/+3 |
| | | | | |||||
* | | | | Remove dupe | Eddie Hung | 2019-06-03 | 1 | -7/+7 |
| | | | | |||||
* | | | | Skip internal modules when generating box_unique_id | Eddie Hung | 2019-06-03 | 1 | -0/+1 |
| | | | | |||||
* | | | | When creating new holes cell, inherit parameters too | Eddie Hung | 2019-06-03 | 1 | -1/+3 |
| | | | | |||||
* | | | | Ooopsie | Eddie Hung | 2019-06-03 | 1 | -1/+1 |
| | | | |