| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Merge pull request #3314 from jix/sva_value_change_logic_wide | Jannis Harder | 2022-05-16 | 3 | -9/+72 |
| |\ | |||||
| | * | verific: Use new value change logic also for $stable of wide signals. | Jannis Harder | 2022-05-11 | 3 | -9/+72 |
| * | | Bump version | github-actions[bot] | 2022-05-14 | 1 | -1/+1 |
| * | | Add opt_ffinv pass. | Marcelina Kościelnicka | 2022-05-13 | 4 | -3/+268 |
| * | | Bump version | github-actions[bot] | 2022-05-13 | 1 | -1/+1 |
| * | | Add proc_rom pass. | Marcelina Kościelnicka | 2022-05-13 | 5 | -1/+283 |
| |/ | |||||
| * | Bump version | github-actions[bot] | 2022-05-10 | 1 | -1/+1 |
| * | Merge pull request #3305 from jix/sva_value_change_logic | Jannis Harder | 2022-05-09 | 8 | -11/+121 |
| |\ | |||||
| | * | verific: Improve logic generated for SVA value change expressions | Jannis Harder | 2022-05-09 | 8 | -11/+121 |
| * | | Merge pull request #3297 from jix/sva_nested_clk_else | Jannis Harder | 2022-05-09 | 4 | -5/+27 |
| |\ \ | |||||
| | * | | verific: Fix conditions of SVAs with explicit clocks within procedures | Jannis Harder | 2022-05-03 | 4 | -5/+27 |
| * | | | Next dev cycle | Miodrag Milanovic | 2022-05-09 | 2 | -2/+5 |
| * | | | Release version 0.17 | Miodrag Milanovic | 2022-05-09 | 2 | -3/+3 |
| * | | | Update CHANGELOG | Miodrag Milanovic | 2022-05-09 | 1 | -0/+3 |
| * | | | Update manual | Miodrag Milanovic | 2022-05-09 | 1 | -0/+44 |
| | |/ |/| | |||||
| * | | Merge pull request #3299 from YosysHQ/mmicko/sim_memory | Miodrag Milanović | 2022-05-09 | 4 | -3/+59 |
| |\ \ | |||||
| | * | | Handle possible non-memory indexed data | Miodrag Milanovic | 2022-05-06 | 1 | -8/+10 |
| | * | | map memory location to wire value, if memory is converted to FFs | Miodrag Milanovic | 2022-05-04 | 1 | -0/+4 |
| | * | | fix crash when no fst input | Miodrag Milanovic | 2022-05-04 | 1 | -1/+2 |
| | * | | Start restoring memory state from VCD/FST | Miodrag Milanovic | 2022-05-04 | 3 | -3/+50 |
| | * | | Add propagated clock signals into btor info file | Claire Xenia Wolf | 2022-05-04 | 1 | -0/+2 |
| | |/ | |||||
| * | | Fix running sva tests | Miodrag Milanovic | 2022-05-09 | 1 | -4/+3 |
| * | | Bump version | github-actions[bot] | 2022-05-08 | 1 | -1/+1 |
| * | | opt_mem: Remove constant-value bit lanes. | Marcelina Kościelnicka | 2022-05-07 | 3 | -28/+145 |
| * | | Bump version | github-actions[bot] | 2022-05-07 | 1 | -1/+1 |
| * | | include latest abc changes | Miodrag Milanovic | 2022-05-06 | 1 | -1/+1 |
| * | | include latest abc changes | Miodrag Milanovic | 2022-05-06 | 1 | -1/+1 |
| * | | Merge pull request #3300 from imhcyx/master | Miodrag Milanović | 2022-05-06 | 1 | -1/+1 |
| |\ \ | |||||
| | * | | memory_share: fix wrong argidx in extra_args | imhcyx | 2022-05-05 | 1 | -1/+1 |
| * | | | Include abc change to fix FreeBSD build | Miodrag Milanovic | 2022-05-06 | 1 | -1/+1 |
| |/ / | |||||
| * | | Bump version | github-actions[bot] | 2022-05-05 | 1 | -1/+1 |
| * | | abc: Use dict/pool instead of std::map/std::set | Marcelina Kościelnicka | 2022-05-04 | 1 | -14/+14 |
| |/ | |||||
| * | Bump version | github-actions[bot] | 2022-05-03 | 1 | -1/+1 |
| * | AIM file could have gaps in or between inputs and inits | Miodrag Milanovic | 2022-05-02 | 1 | -3/+6 |
| * | Bump version | github-actions[bot] | 2022-04-30 | 1 | -1/+1 |
| * | Merge pull request #3294 from YosysHQ/micko/verific_merge_past_ff | Miodrag Milanović | 2022-04-29 | 1 | -0/+1 |
| |\ | |||||
| | * | Ignore merging past ffs that we are not properly merging | Miodrag Milanovic | 2022-04-29 | 1 | -0/+1 |
| |/ | |||||
| * | Bump version | github-actions[bot] | 2022-04-26 | 1 | -1/+1 |
| * | Add missing parameters for ecp5 | Rick Luiken | 2022-04-25 | 2 | -1/+2 |
| * | Merge pull request #3287 from jix/smt2-conditional-store | Jannis Harder | 2022-04-25 | 1 | -2/+4 |
| |\ | |||||
| | * | smt2: Make write port array stores conditional on nonzero write mask | Jannis Harder | 2022-04-20 | 1 | -2/+4 |
| * | | Merge pull request #3257 from jix/tribuf-formal | Jannis Harder | 2022-04-25 | 1 | -3/+46 |
| |\ \ | |||||
| | * | | tribuf: `-formal` option: convert all to logic and detect conflicts | Jannis Harder | 2022-04-12 | 1 | -3/+46 |
| * | | | Merge pull request #3290 from mpasternacki/bugfix/freebsd-build | Miodrag Milanović | 2022-04-25 | 1 | -0/+3 |
| |\ \ \ | |||||
| | * | | | Fix build on FreeBSD, which has no alloca.h | Maciej Pasternacki | 2022-04-24 | 1 | -0/+3 |
| | | |/ | |/| | |||||
| * | | | Merge pull request #3289 from YosysHQ/micko/sim_improve | Miodrag Milanović | 2022-04-25 | 2 | -29/+74 |
| |\ \ \ | |/ / |/| | | |||||
| | * | | Match $anyseq input if connected to public wire | Miodrag Milanovic | 2022-04-22 | 1 | -6/+12 |
| | * | | Treat $anyseq as input from FST | Miodrag Milanovic | 2022-04-22 | 1 | -0/+21 |
| | * | | Ignore change on last edge | Miodrag Milanovic | 2022-04-22 | 1 | -4/+5 |
| | * | | Last sample from input does not represent change | Miodrag Milanovic | 2022-04-22 | 1 | -1/+2 |
 |
index : iCE40/yosys | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |