aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* Merge pull request #1658 from YosysHQ/clifford/smtbmcsolvernotfoundClaire Wolf2020-01-271-1/+5
|\
| * Improve yosys-smtbmc "solver not found" handlingClaire Wolf2020-01-271-1/+5
|/
* Merge pull request #1613 from porglezomp-misc/version-flag-aliasClaire Wolf2020-01-271-0/+6
|\
| * Add --version and -version as aliases for -VCassie Jones2020-01-051-0/+6
* | ice40: add SB_SPRAM256KA arrival timeEddie Hung2020-01-241-0/+1
* | simple_abc9 tests to discard whitebox before write for simEddie Hung2020-01-232-2/+3
* | abc_box_id -> abc9_box_id in testEddie Hung2020-01-231-1/+1
* | Fix $__ABC9_ASYNC1 to output 1'b1 not 1'b0Eddie Hung2020-01-231-1/+1
* | Merge pull request #1652 from YosysHQ/eddie/abc9_fixesEddie Hung2020-01-221-4/+6
|\ \
| * | abc9: error out if flip-flop init is 1'b1 for '-dff'Eddie Hung2020-01-221-0/+2
| * | abc9: fix scratchpad entry abc9.verifyEddie Hung2020-01-221-4/+4
|/ /
* | Merge pull request #1637 from YosysHQ/mwk/fix-1634Claire Wolf2020-01-211-9/+17
|\ \
| * | fsm_detect: Add a cache to avoid excessive CPU usage for big mux networks.Marcin Kościelnicki2020-01-141-9/+17
* | | Merge pull request #1629 from YosysHQ/mwk/edif-zClaire Wolf2020-01-211-0/+2
|\ \ \
| * | | edif: Just ignore connections to 'zMarcin Kościelnicki2020-01-131-0/+2
* | | | Merge pull request #1621 from YosysHQ/clifford/fminitClaire Wolf2020-01-202-0/+198
|\ \ \ \
| * | | | Add fminit passClifford Wolf2020-01-092-0/+198
* | | | | Merge pull request #1643 from YosysHQ/eddie/cleanup_arith_mapEddie Hung2020-01-182-125/+88
|\ \ \ \ \
| * | | | | Deprecate `_CLB_CARRY from +/xilinx/arith_map.v since #1623Eddie Hung2020-01-172-119/+82
| * | | | | +/xilinx/arith_map.v fix $lcu ruleEddie Hung2020-01-171-6/+6
* | | | | | Merge pull request #1602 from niklasnisbeth/ice40-init-vals-warningDavid Shah2020-01-181-2/+8
|\ \ \ \ \ \
| * | | | | | ice40: Demote conflicting FF init values to a warningNiklas Nisbeth2019-12-311-2/+8
* | | | | | | Merge pull request #1645 from YosysHQ/eddie/fix1644Eddie Hung2020-01-179-20/+52
|\ \ \ \ \ \ \ | |_|/ / / / / |/| | | | | |
| * | | | | | xilinx_dsp: another typo; move xilinx specific testEddie Hung2020-01-172-1/+1
| * | | | | | ice40_dsp: fix typoEddie Hung2020-01-172-2/+13
| * | | | | | ConsistencyEddie Hung2020-01-172-4/+6
| * | | | | | xilinx_dsp: add parameter defaultsEddie Hung2020-01-171-7/+7
| * | | | | | Add #1644 testcaseEddie Hung2020-01-172-0/+2
| * | | | | | synth_ice40: call wreduce before mul2dspEddie Hung2020-01-171-1/+2
| * | | | | | ice40_dsp: add testEddie Hung2020-01-171-0/+11
| * | | | | | ice40_dsp: add default values for parametersEddie Hung2020-01-172-11/+11
| * | | | | | ice40_dsp: tolerant of fanout-less outputs, as well as all-zero inputsEddie Hung2020-01-171-0/+5
|/ / / / / /
* | | | | | Merge pull request #1639 from YosysHQ/eddie/fix_read_xaigerEddie Hung2020-01-152-2/+14
|\ \ \ \ \ \
| * | | | | | abc9: aAdd test to check $_NOT_s are absorbedEddie Hung2020-01-151-0/+12
| * | | | | | read_aiger: $lut prefix in frontEddie Hung2020-01-151-2/+2
* | | | | | | Merge pull request #1636 from YosysHQ/eddie/fix_synth_xilinx_WMiodrag Milanović2020-01-151-1/+1
|\ \ \ \ \ \ \ | |/ / / / / / |/| | | | | |
| * | | | | | synth_xilinx: fix default W value for non-xc7Eddie Hung2020-01-141-1/+1
* | | | | | | Merge pull request #1635 from YosysHQ/eddie/print_statsEddie Hung2020-01-141-25/+13
|\ \ \ \ \ \ \ | |_|_|_|_|/ / |/| | | | | |
| * | | | | | As before, only display MEM if Linux or FreeBSDEddie Hung2020-01-141-3/+7
| * | | | | | print_stats footer to return peak memory, option for including childrenEddie Hung2020-01-141-28/+12
| |/ / / / /
* | | | | | Merge pull request #1633 from YosysHQ/eddie/fix_autonameEddie Hung2020-01-142-1/+20
|\ \ \ \ \ \
| * | | | | | autoname: do not autoname portsEddie Hung2020-01-141-1/+1
| * | | | | | autoname: add testcase with $-prefix-ed portEddie Hung2020-01-141-0/+19
| |/ / / / /
* | | | | | Merge pull request #1632 from YosysHQ/eddie/fix1630Eddie Hung2020-01-145-17/+23
|\ \ \ \ \ \
| * | | | | | read_aiger: also rename "$0"Eddie Hung2020-01-141-2/+2
| * | | | | | read_aiger: uniquify wires with $aiger<autoidx> prefixEddie Hung2020-01-132-9/+13
| * | | | | | Add #1630 testcaseEddie Hung2020-01-132-0/+2
| * | | | | | read_aiger: make $and/$not/$lut the prefix not suffixEddie Hung2020-01-132-9/+9
| |/ / / / /
* | | | | | Merge pull request #1623 from YosysHQ/mmicko/edif_attrMiodrag Milanović2020-01-145-35/+46
|\ \ \ \ \ \ | |/ / / / / |/| | | | |
| * | | | | this one is fineMiodrag Milanovic2020-01-101-3/+3