diff options
| author | Niklas Nisbeth <niklas@nisbeth.dk> | 2019-12-31 02:38:10 +0100 |
|---|---|---|
| committer | Niklas Nisbeth <niklas@nisbeth.dk> | 2019-12-31 02:38:10 +0100 |
| commit | 379dcda1398ea7a1325f82340148359ffe2bf548 (patch) | |
| tree | 627958ec4b4e5f4feb598f117e0d9c22865a4620 | |
| parent | 9e6632c40ac24d8839bb76ca2f9674edfdc750f9 (diff) | |
| download | yosys-379dcda1398ea7a1325f82340148359ffe2bf548.tar.gz yosys-379dcda1398ea7a1325f82340148359ffe2bf548.tar.bz2 yosys-379dcda1398ea7a1325f82340148359ffe2bf548.zip | |
ice40: Demote conflicting FF init values to a warning
| -rw-r--r-- | techlibs/ice40/ice40_ffinit.cc | 10 |
1 files changed, 8 insertions, 2 deletions
diff --git a/techlibs/ice40/ice40_ffinit.cc b/techlibs/ice40/ice40_ffinit.cc index 3089d8932..c098736e9 100644 --- a/techlibs/ice40/ice40_ffinit.cc +++ b/techlibs/ice40/ice40_ffinit.cc @@ -78,10 +78,12 @@ struct Ice40FfinitPass : public Pass { continue; if (initbits.count(bit)) { - if (initbits.at(bit) != val) - log_error("Conflicting init values for signal %s (%s = %s, %s = %s).\n", + if (initbits.at(bit) != val) { + log_warning("Conflicting init values for signal %s (%s = %s, %s = %s).\n", log_signal(bit), log_signal(SigBit(wire, i)), log_signal(val), log_signal(initbit_to_wire[bit]), log_signal(initbits.at(bit))); + initbits.at(bit) = State::Sx; + } continue; } @@ -114,6 +116,10 @@ struct Ice40FfinitPass : public Pass { continue; State val = initbits.at(bit_q); + + if (val == State::Sx) + continue; + handled_initbits.insert(bit_q); log("FF init value for cell %s (%s): %s = %c\n", log_id(cell), log_id(cell->type), |