aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
...
* | testsuite/synth: add a test for #2072Tristan Gingold2022-06-043-0/+80
| |
* | synth-vhdl_decls: fix subtype conversion for variable default value.Tristan Gingold2022-06-041-1/+1
| | | | | | | | Fix #2072
* | synth-vhdl_eval: handle minmaxTristan Gingold2022-06-043-178/+295
| |
* | pyGHDL/lsp: enable warning for unassociated portsTristan Gingold2022-06-041-0/+1
| |
* | vhdl: add a warning for unassociated portsTristan Gingold2022-06-045-13/+31
| |
* | pyGHDL/lsp: handle goto-reference on records elementsTristan Gingold2022-06-041-1/+3
| |
* | testsuite/gna: add a test for previous commitTristan Gingold2022-06-042-0/+12
| |
* | vhdl-sem_types: avoid a crash on empty records if forced analysisTristan Gingold2022-06-041-1/+9
| |
* | synth-vhdl_expr: do not abort on array subtype conversionTristan Gingold2022-06-042-1/+6
| |
* | vhdl-sem_scopes: handle state_suspendTristan Gingold2022-06-041-1/+2
| |
* | elab-vhdl_debug: add print commandTristan Gingold2022-06-044-2/+306
| |
* | synth-vhdl_eval: handle more operators (nand, nor, xnor)Tristan Gingold2022-06-042-0/+54
| |
* | synth-vhdl_eval: add support for more operators.Tristan Gingold2022-06-043-24/+121
| | | | | | | | Fix some corner cases
* | synth-vhdl_eval: handle rotationsTristan Gingold2022-06-043-1/+55
| |
* | elab-vhdl_types: handle array attributes on function callTristan Gingold2022-06-042-0/+9
| |
* | synth-vhdl_eval: handle more operations, fix resize corner caseTristan Gingold2022-06-032-24/+74
| |
* | synth-vhdl_eval: handle more operationsTristan Gingold2022-06-033-4/+384
| |
* | elab-debugger: remove duplicate flagTristan Gingold2022-06-035-10/+11
| |
* | areapools: avoid a crash on release with empty blockTristan Gingold2022-06-031-0/+1
| |
* | synth: handle file flush procedureTristan Gingold2022-06-013-0/+18
| |
* | vhdl-ieee-std_logic_1164: recognize to_hstring, to_ostringTristan Gingold2022-06-013-424/+433
| |
* | testsuite/gna: add tests for #2070Tristan Gingold2022-06-0163-0/+272
| | | | | | | | Close #2070
* | vhdl-utils(is_copyback_parameter): avoid a crash on file parameterTristan Gingold2022-06-011-6/+2
| |
* | vhdl: improve use of interface types. For #2070Tristan Gingold2022-06-012-0/+6
| |
* | vhdl-scanner: adjust assertion. For #2070Tristan Gingold2022-06-011-1/+1
| |
* | vhdl-parse: do not allow nested context declaration. For #2070Tristan Gingold2022-06-011-1/+5
| |
* | vhdl-parse: avoid a crash on too large numbers. For #2070Tristan Gingold2022-06-012-2/+15
| |
* | vhdl: avoid crash after an error. For #2070Tristan Gingold2022-06-013-3/+10
| |
* | vhdl-evaluation.adb: avoid a crash on overflow. For #2070Tristan Gingold2022-06-011-11/+12
| |
* | vhdl-errors.adb: use normal message subprogram. For #2070Tristan Gingold2022-06-011-9/+1
| |
* | synth-vhdl_eval: complete vector reduce operationsTristan Gingold2022-05-311-7/+21
| |
* | synth-vhdl_eval: handle shift and rotationsTristan Gingold2022-05-311-6/+29
| |
* | synth-vhdl_eval: handle vector match, numeric_bit.to_unsignedTristan Gingold2022-05-312-7/+73
| |
* | vhdl: recognize numeric_bit.to_unsignedTristan Gingold2022-05-315-225/+283
| |
* | synth-vhdl_stmts: do not convert out variable on callTristan Gingold2022-05-311-3/+8
| |
* | synth-vhdl_stmts: export Synth_Subprogram_Back_AssociationTristan Gingold2022-05-312-7/+15
| |
* | synth-vhdl_static_proc: handle write_realTristan Gingold2022-05-311-0/+32
| |
* | synth-vhdl_eval: handle more operations (to_string, match)Tristan Gingold2022-05-312-23/+229
| |
* | doc: update links to Yosys website (#2069)Xiretza2022-05-312-5/+5
| |
* | Merge pull request #2067 from sudden6/fix_configuretgingold2022-05-311-1/+1
|\ \ | | | | | | use --version flag to check for C compiler
| * | use --version flag to check for C compilersudden62022-05-301-1/+1
|/ /
* | synth-vhdl_eval: handle more operatorsTristan Gingold2022-05-303-26/+402
| |
* | synth-vhdl_static_proc: add hook for std.env.finishTristan Gingold2022-05-302-0/+12
| |
* | synth-vhdl_oper: add hooks for bit edgeTristan Gingold2022-05-302-0/+15
| |
* | vhdl-nodes: move maximum/minimum out of predefined operator rangeTristan Gingold2022-05-304-211/+214
| |
* | elab-vhdl_objtypes: bit and logic types also have a rangeTristan Gingold2022-05-302-6/+13
| |
* | synth-vhdl_eval: handle more operationsTristan Gingold2022-05-295-23/+219
| |
* | synth-vhdl_eval: handle resolution_limitTristan Gingold2022-05-291-0/+3
| |
* | vhdl: recognize subprograms from std.envTristan Gingold2022-05-295-484/+587
| |
* | std_names: add names from std.envTristan Gingold2022-05-293-374/+387
| |
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-13 12:42:09 +0000