iCE40/yosys - [no description]

	Commit message (Collapse)	Author	Age	Files	Lines
*	added tests for new verilog features	Clifford Wolf	2014-06-07	2	-6/+37
\|
*	Added tests/simple/repwhile.v	Clifford Wolf	2014-06-06	1	-0/+20
\|
*	Progress in Verific bindings	Clifford Wolf	2014-03-17	3	-2/+13
\|
*	Progress in Verific bindings	Clifford Wolf	2014-03-14	1	-5/+9
\|
*	Fixed yosys path in tests/techmap/mem_simple_4x1_runtest.sh	Clifford Wolf	2014-03-11	1	-1/+1
\|
*	Use "verilog -noattr" in tests/techmap/mem_simple_4x1 test (for old iverilog)	Clifford Wolf	2014-03-11	1	-1/+1
\|
*	Use private namespace in mem_simple_4x1_map	Clifford Wolf	2014-02-21	1	-4/+4
\|
*	Added tests/techmap/mem_simple_4x1	Clifford Wolf	2014-02-21	7	-0/+214
\|
*	Added vcd2txt.pl and txt2tikztiming.py (tests/tools/...)	Clifford Wolf	2014-02-19	2	-0/+170
\|
*	Added frontend (-f) option to autotest.sh	Clifford Wolf	2014-02-15	1	-5/+8
\|
*	Updated ABC and some related changes	Clifford Wolf	2014-02-13	1	-2/+1
\|
*	Disabled "abc -dff" in "make test" for now (waiting for scorr bugfix in ABC)	Clifford Wolf	2014-02-12	1	-1/+2
\|
*	Added test cases for expose -evert-dff	Clifford Wolf	2014-02-08	2	-0/+48
\|
*	Added splice command	Clifford Wolf	2014-02-07	2	-0/+28
\|
*	Added counters sat test case	Clifford Wolf	2014-02-06	2	-0/+45
\|
*	Removed old unused files from tests/	Clifford Wolf	2014-02-05	14	-2602/+0
\|
*	Added test cases for sat command	Clifford Wolf	2014-02-04	6	-0/+126
\|
*	Added TRANSPARENT parameter to $memrd (and RD_TRANSPARENT to $mem)	Clifford Wolf	2014-02-03	1	-0/+39
\|
*	Replaced isim with xsim in tests/tools/autotest.sh, removed xst support	Clifford Wolf	2014-02-03	1	-50/+10
\|
*	Bugfix in name resolution with generate blocks	Clifford Wolf	2014-01-30	1	-0/+24
\|
*	Added correct handling of $memwr priority	Clifford Wolf	2014-01-03	1	-0/+17
\|
*	Added autotest.sh -p option	Clifford Wolf	2014-01-02	1	-3/+8
\|
*	Use "abc -dff" in "make test"	Clifford Wolf	2013-12-31	1	-3/+2
\|
*	Fixed commented out techmap call in tests/tools/autotest.sh	Clifford Wolf	2013-12-31	1	-1/+1
\|
*	Added proper === and !== support in constant expressions	Clifford Wolf	2013-12-27	1	-0/+11
\|
*	Added multiplier test case from eda playground	Clifford Wolf	2013-12-18	1	-0/+132
\|
*	Added elsif preproc support	Clifford Wolf	2013-12-18	1	-1/+229
\|
*	Added support for macro arguments	Clifford Wolf	2013-12-18	1	-0/+9
\|
*	Various improvements in support for generate statements	Clifford Wolf	2013-12-04	1	-0/+27
\|
*	Replaced RTLIL::Const::str with generic decoder method	Clifford Wolf	2013-12-04	1	-1/+1
\|
*	Fix in sincos testbench gen	Clifford Wolf	2013-12-04	1	-1/+1
\|
*	Added sincos test case	Clifford Wolf	2013-12-04	1	-0/+124
\|
*	Renamed stdcells_sim.v to simcells.v and fixed blackbox.v	Clifford Wolf	2013-11-24	2	-2/+2
\|
*	Removed now obsolete test cases	Clifford Wolf	2013-11-24	3	-72/+0
\|
*	Implemented correct handling of signed module parameters	Clifford Wolf	2013-11-24	1	-1/+7
\|
*	Added modelsim support to autotest	Clifford Wolf	2013-11-24	2	-2/+31
\|
*	Another name resolution bugfix for generate blocks	Clifford Wolf	2013-11-20	1	-0/+48
\|
*	Implemented indexed part selects	Clifford Wolf	2013-11-20	1	-0/+5
\|
*	Implemented part/bit select on memory read	Clifford Wolf	2013-11-20	1	-0/+41
\|
*	Added additional mem2reg testcase	Clifford Wolf	2013-11-18	1	-0/+28
\|
*	Fixed parsing of default cases when not last case	Clifford Wolf	2013-11-18	1	-0/+22
\|
*	Fixed handling of power operator	Clifford Wolf	2013-11-07	1	-0/+15
\|
*	Behavior should be identical now to rev. 0b4a64ac6adbd6 (next: testing ↵	Clifford Wolf	2013-11-02	1	-6/+6
\| \| \| \|	before constfold fixes)
*	Various ast changes for early expression width detection (prep for constfold ↵	Clifford Wolf	2013-11-02	1	-0/+7
\| \| \| \|	fixes)
*	Added support for complex set-reset flip-flops in proc_dff	Clifford Wolf	2013-10-24	1	-12/+26
\|
*	Improved handling of dff with async resets	Clifford Wolf	2013-10-21	1	-0/+39
\|
*	Moved common techlib files to techlibs/common	Clifford Wolf	2013-09-15	3	-5/+5
\|
*	Added support for "2**n" shifter encoding	Clifford Wolf	2013-08-12	1	-24/+29
\|
*	Added $div and $mod technology mapping	Clifford Wolf	2013-08-09	2	-24/+43
\|
*	More fixes in ternary op sign handling	Clifford Wolf	2013-07-12	1	-0/+8
\|