| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Error out if -abc9 and -retime specified | Eddie Hung | 2019-07-10 | 3 | -6/+15 |
| | | |||||
| * | synth_ecp5: Fix typo in copyright header | David Shah | 2019-07-09 | 1 | -1/+1 |
| | | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
| * | Revert "Add "synth -keepdc" option" | Eddie Hung | 2019-07-09 | 1 | -13/+2 |
| | | |||||
| * | Merge pull request #1167 from YosysHQ/eddie/xc7srl_cleanup | Clifford Wolf | 2019-07-09 | 1 | -19/+25 |
| |\ | | | | | Cleanup synth_xilinx SRL inference, make more consistent | ||||
| | * | Merge branch 'eddie/script_from_wire' into eddie/xc7srl_cleanup | Eddie Hung | 2019-07-02 | 2 | -0/+3 |
| | |\ | |||||
| | * | | Cleanup SRL inference/make more consistent | Eddie Hung | 2019-06-29 | 1 | -19/+25 |
| | | | | |||||
| * | | | Merge pull request #1166 from YosysHQ/eddie/synth_keepdc | Eddie Hung | 2019-07-08 | 1 | -2/+13 |
| |\ \ \ | | | | | | | | | Add "synth -keepdc" option | ||||
| | * | | | Add synth -keepdc option | Eddie Hung | 2019-07-08 | 1 | -2/+13 |
| | | |/ | |/| | |||||
| * / | | synth_intel: Warn about untested Quartus backend | Dan Ravensloft | 2019-07-07 | 1 | -0/+3 |
| |/ / | |||||
| * / | install *_nowide.lut files | Eddie Hung | 2019-06-29 | 2 | -0/+3 |
| |/ | |||||
| * | Remove peepopt call in synth_xilinx since already in synth -run coarse | Eddie Hung | 2019-06-28 | 1 | -5/+0 |
| | | |||||
| * | Update synth_ice40 -device doc to be relevant for -abc9 only | Eddie Hung | 2019-06-28 | 1 | -2/+2 |
| | | |||||
| * | Disable boxing of ECP5 dist RAM due to regression | Eddie Hung | 2019-06-28 | 1 | -1/+1 |
| | | |||||
| * | Add write address to abc_scc_break of ECP5 dist RAM | Eddie Hung | 2019-06-28 | 1 | -1/+1 |
| | | |||||
| * | Fix DO4 typo | Eddie Hung | 2019-06-28 | 1 | -1/+1 |
| | | |||||
| * | Reduce diff with upstream | Eddie Hung | 2019-06-27 | 1 | -4/+2 |
| | | |||||
| * | Extraneous newline | Eddie Hung | 2019-06-27 | 1 | -1/+0 |
| | | |||||
| * | Remove noise from ice40/cells_sim.v | Eddie Hung | 2019-06-27 | 1 | -5/+0 |
| | | |||||
| * | Refactor for one "abc_carry" attribute on module | Eddie Hung | 2019-06-27 | 3 | -9/+7 |
| | | |||||
| * | Remove redundant doc | Eddie Hung | 2019-06-27 | 1 | -3/+0 |
| | | |||||
| * | Add warning if synth_xilinx -abc9 with family != xc7 | Eddie Hung | 2019-06-27 | 1 | -0/+2 |
| | | |||||
| * | Merge origin/master | Eddie Hung | 2019-06-27 | 4 | -51/+100 |
| | | |||||
| * | Add WE to ECP5 dist RAM's abc_scc_break too | Eddie Hung | 2019-06-26 | 1 | -1/+1 |
| | | |||||
| * | Update comment on boxes | Eddie Hung | 2019-06-26 | 2 | -4/+6 |
| | | |||||
| * | Add "WE" to dist RAM's abc_scc_break | Eddie Hung | 2019-06-26 | 1 | -3/+3 |
| | | |||||
| * | Remove unused var | Eddie Hung | 2019-06-26 | 1 | -1/+1 |
| | | |||||
| * | Add _nowide variants of LUT libraries in -nowidelut flows | Eddie Hung | 2019-06-26 | 4 | -13/+44 |
| | | |||||
| * | Merge branch 'xaig' of github.com:YosysHQ/yosys into xaig | Eddie Hung | 2019-06-26 | 1 | -2/+10 |
| |\ | |||||
| | * | abc9: Add wire delays to synth_ice40 | David Shah | 2019-06-26 | 1 | -2/+10 |
| | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
| * | | Merge branch 'koriakin/xc7nocarrymux' into xaig | Eddie Hung | 2019-06-26 | 2 | -9/+26 |
| |\ \ | |/ |/| | |||||
| | * | synth_ecp5 rename -nomux to -nowidelut, but preserve former | Eddie Hung | 2019-06-26 | 1 | -6/+6 |
| | | | |||||
| | * | Merge branch 'xc7nocarrymux' of https://github.com/koriakin/yosys into ↵ | Eddie Hung | 2019-06-26 | 1 | -4/+24 |
| | |\ | | | | | | | | | | koriakin/xc7nocarrymux | ||||
| | | * | synth_xilinx: Add -nocarry and -nomux options. | Marcin Kościelnicki | 2019-04-30 | 1 | -7/+26 |
| | | | | |||||
| * | | | Realistic delays for RAM32X1D too | Eddie Hung | 2019-06-25 | 1 | -2/+2 |
| | | | | |||||
| * | | | Add RAM32X1D box info | Eddie Hung | 2019-06-25 | 2 | -4/+12 |
| | | | | |||||
| * | | | Merge remote-tracking branch 'origin/master' into xaig | Eddie Hung | 2019-06-25 | 5 | -8/+72 |
| |\| | | |||||
| | * | | Add RAM32X1D support | Eddie Hung | 2019-06-24 | 5 | -20/+73 |
| | | | | |||||
| * | | | Use LUT delays for dist RAM delays | Eddie Hung | 2019-06-24 | 1 | -4/+4 |
| | | | | |||||
| * | | | Re-enable dist RAM boxes for ECP5 | Eddie Hung | 2019-06-24 | 1 | -1/+1 |
| | | | | |||||
| * | | | Revert "Re-enable dist RAM boxes for ECP5" | Eddie Hung | 2019-06-24 | 1 | -1/+1 |
| | | | | | | | | | | | | | This reverts commit ca0225fcfaa8c9c68647034351a1569464959edf. | ||||
| * | | | Re-enable dist RAM boxes for ECP5 | Eddie Hung | 2019-06-24 | 1 | -1/+1 |
| | | | | |||||
| * | | | Add Xilinx dist RAM as comb boxes | Eddie Hung | 2019-06-24 | 2 | -0/+16 |
| | | | | |||||
| * | | | Add comments to ecp5 box | Eddie Hung | 2019-06-22 | 1 | -0/+6 |
| | | | | |||||
| * | | | Add comment to xc7 box | Eddie Hung | 2019-06-22 | 1 | -0/+3 |
| | | | | |||||
| * | | | Fix and cleanup ice40 boxes for carry in/out | Eddie Hung | 2019-06-22 | 4 | -313/+25 |
| | | | | |||||
| * | | | Carry in/out box ordering now move to end, not swap with end | Eddie Hung | 2019-06-22 | 1 | -12/+12 |
| | | | | |||||
| * | | | Remove DFF and RAMD box info for now | Eddie Hung | 2019-06-21 | 2 | -36/+0 |
| | | | | |||||
| * | | | Merge remote-tracking branch 'origin/master' into xaig | Eddie Hung | 2019-06-21 | 1 | -4/+5 |
| |\| | | |||||
| | * | | ecp5: Improve mapping of $alu when BI is used | David Shah | 2019-06-21 | 1 | -4/+5 |
| | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
| * | | | Merge remote-tracking branch 'origin/master' into xaig | Eddie Hung | 2019-06-20 | 1 | -1/+1 |
| |\| | | |||||
 |
index : iCE40/yosys | |
| clone of https://github.com/YosysHQ/yosys |
| aboutsummaryrefslogtreecommitdiffstats |