| Commit message (Collapse) | Author | Age | Files | Lines | ||
|---|---|---|---|---|---|---|
| ... | ||||||
| | * | Update help message | Eddie Hung | 2019-04-22 | 1 | -1/+1 | |
| | | | ||||||
| | * | Move 'shregmap -tech xilinx' into map_cells | Eddie Hung | 2019-04-22 | 1 | -17/+20 | |
| | | | ||||||
| | * | Merge remote-tracking branch 'origin/master' into xc7srl | Eddie Hung | 2019-04-22 | 1 | -0/+2 | |
| | |\ | ||||||
| | | * | Re-added clean after techmap in synth_xilinx | Clifford Wolf | 2019-04-22 | 1 | -0/+2 | |
| | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | |||||
| | * | | Tidy up, fix for -nosrl | Eddie Hung | 2019-04-21 | 2 | -12/+16 | |
| | | | | ||||||
| | * | | Merge branch 'map_cells_before_map_luts' into xc7srl | Eddie Hung | 2019-04-21 | 1 | -2/+2 | |
| | |\| | ||||||
| | | * | Merge branch 'master' into map_cells_before_map_luts | Eddie Hung | 2019-04-21 | 5 | -56/+76 | |
| | | |\ | ||||||
| | * | | | Add comments | Eddie Hung | 2019-04-21 | 1 | -0/+7 | |
| | | | | | ||||||
| | * | | | Use new pmux2shiftx from #944, remove my old attempt | Eddie Hung | 2019-04-21 | 1 | -3/+8 | |
| | | | | | ||||||
| | * | | | Merge remote-tracking branch 'origin' into xc7srl | Eddie Hung | 2019-04-20 | 3 | -41/+60 | |
| | |\ \ \ | | | |/ | | |/| | ||||||
| | | * | | Revert "synth_* with -retime option now calls abc with -D 1 as well" | Eddie Hung | 2019-04-18 | 1 | -2/+2 | |
| | | | | | | | | | | | | | | | | | This reverts commit 9a6da9a79a22e984ee3eec02caa230b66f10e11a. | |||||
| | | * | | Merge branch 'master' into eddie/fix_retime | Eddie Hung | 2019-04-18 | 3 | -41/+60 | |
| | | |\ \ | ||||||
| | | * | | | synth_* with -retime option now calls abc with -D 1 as well | Eddie Hung | 2019-04-10 | 1 | -2/+2 | |
| | | | | | | ||||||
| | * | | | | Call shregmap twice -- once for variable, another for fixed | Eddie Hung | 2019-04-05 | 2 | -8/+14 | |
| | | | | | | ||||||
| | * | | | | Move dffinit til after abc | Eddie Hung | 2019-04-05 | 3 | -2/+2 | |
| | | | | | | ||||||
| | * | | | | Merge branch 'eddie/fix_retime' into xc7srl | Eddie Hung | 2019-04-05 | 4 | -11/+12 | |
| | |\| | | | ||||||
| | | * | | | Move techamp t:$_DFF_?N? to before abc call | Eddie Hung | 2019-04-05 | 1 | -2/+2 | |
| | | | | | | ||||||
| | | * | | | Retry | Eddie Hung | 2019-04-05 | 1 | -1/+1 | |
| | | | | | | ||||||
| | | * | | | Resolve @daveshah1 comment, update synth_xilinx help | Eddie Hung | 2019-04-05 | 2 | -7/+9 | |
| | | | | | | ||||||
| | | * | | | synth_xilinx to techmap FFs after abc call, otherwise -retime fails | Eddie Hung | 2019-04-05 | 1 | -3/+3 | |
| | | | | | | ||||||
| | * | | | | techmap inside map_cells stage | Eddie Hung | 2019-04-05 | 2 | -2/+1 | |
| | | | | | | ||||||
| | * | | | | Merge branch 'map_cells_before_map_luts' into xc7srl | Eddie Hung | 2019-04-04 | 1 | -0/+1 | |
| | |\ \ \ \ | | | |_|/ | | |/| | | ||||||
| | | * | | | Missing techmap entry in help | Eddie Hung | 2019-04-04 | 1 | -0/+1 | |
| | | | | | | ||||||
| | * | | | | Use soft-logic, not LUT3 instantiation | Eddie Hung | 2019-04-04 | 1 | -4/+2 | |
| | | | | | | ||||||
| | * | | | | Merge branch 'map_cells_before_map_luts' into xc7srl | Eddie Hung | 2019-04-04 | 1 | -12/+12 | |
| | |\| | | | ||||||
| | | * | | | synth_xilinx to map_cells before map_luts | Eddie Hung | 2019-04-04 | 1 | -12/+12 | |
| | | |/ / | ||||||
| | * | | | Cleanup comments | Eddie Hung | 2019-04-04 | 1 | -5/+4 | |
| | | | | | ||||||
| | * | | | t:$dff* -> t:$dff t:$dffe | Eddie Hung | 2019-04-04 | 1 | -2/+2 | |
| | | | | | ||||||
| | * | | | -nosrl meant when -nobram | Eddie Hung | 2019-04-03 | 1 | -1/+1 | |
| | | | | | ||||||
| | * | | | Remove duplicate STARTUPE2 | Eddie Hung | 2019-04-03 | 1 | -1/+0 | |
| | | | | | ||||||
| | * | | | Disable shregmap in synth_xilinx if -retime | Eddie Hung | 2019-04-03 | 1 | -3/+3 | |
| | | | | | ||||||
| | * | | | synth_xilinx to use shregmap with -minlen 3 | Eddie Hung | 2019-03-25 | 1 | -2/+2 | |
| | | | | | ||||||
| | * | | | Merge remote-tracking branch 'origin/master' into xc7srl | Eddie Hung | 2019-03-22 | 2 | -24/+31 | |
| | |\| | | ||||||
| | * | | | Add '-nosrl' option to synth_xilinx | Eddie Hung | 2019-03-21 | 1 | -6/+16 | |
| | | | | | ||||||
| | * | | | Fine tune cells_map.v | Eddie Hung | 2019-03-20 | 1 | -19/+15 | |
| | | | | | ||||||
| | * | | | Revert $__SHREG_ to orig; use $__XILINX_SHREG for variable length | Eddie Hung | 2019-03-19 | 1 | -53/+20 | |
| | | | | | ||||||
| | * | | | Add support for variable length Xilinx SRL > 128 | Eddie Hung | 2019-03-19 | 1 | -11/+67 | |
| | | | | | ||||||
| | * | | | Restore original synth_xilinx commands | Eddie Hung | 2019-03-19 | 1 | -1/+2 | |
| | | | | | ||||||
| | * | | | Fix spacing | Eddie Hung | 2019-03-19 | 1 | -1/+1 | |
| | | | | | ||||||
| | * | | | Fix INIT for variable length SRs that have been bumped up one | Eddie Hung | 2019-03-19 | 1 | -1/+1 | |
| | | | | | ||||||
| | * | | | Merge remote-tracking branch 'origin/master' into xc7srl | Eddie Hung | 2019-03-19 | 1 | -2/+4 | |
| | |\ \ \ | ||||||
| | * | | | | Only accept <128 for variable length, only if $shiftx exclusive | Eddie Hung | 2019-03-16 | 1 | -5/+1 | |
| | | | | | | ||||||
| | * | | | | Cleanup synth_xilinx | Eddie Hung | 2019-03-15 | 2 | -3/+2 | |
| | | | | | | ||||||
| | * | | | | Working | Eddie Hung | 2019-03-15 | 2 | -47/+78 | |
| | | | | | | ||||||
| | * | | | | Reverse bits in INIT parameter for Xilinx, since MSB is shifted first | Eddie Hung | 2019-03-14 | 1 | -16/+32 | |
| | | | | | | ||||||
| | * | | | | Misspell | Eddie Hung | 2019-03-14 | 1 | -1/+1 | |
| | | | | | | ||||||
| | * | | | | Revert "Add shregmap -init_msb_first and use in synth_xilinx" | Eddie Hung | 2019-03-14 | 1 | -3/+2 | |
| | | | | | | | | | | | | | | | | | | | | | This reverts commit 26ecbc1aee1dca1c186ab2b51835d74f67bc3e75. | |||||
| | * | | | | Merge remote-tracking branch 'origin/master' into xc7srl | Eddie Hung | 2019-03-14 | 10 | -177/+571 | |
| | |\ \ \ \ | ||||||
| | * | | | | | Add shregmap -init_msb_first and use in synth_xilinx | Eddie Hung | 2019-03-14 | 1 | -2/+2 | |
| | | | | | | | ||||||
| | * | | | | | Fix cells_map for SRL | Eddie Hung | 2019-03-14 | 1 | -19/+17 | |
| | | | | | | | ||||||
 |
index : iCE40/yosys | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |