| Commit message (Expand) | Author | Age | Files | Lines |
|---|
| * | Merge remote-tracking branch 'origin/master' into xaig | Eddie Hung | 2019-02-21 | 8 | -1/+1202 |
| |\ |
|
| | * | Hotfix for 4c82ddf | Clifford Wolf | 2019-02-21 | 1 | -11/+2 |
| | * | Add -params mode to force undef parameters in selected cells. | Keith Rothman | 2019-02-21 | 1 | -0/+29 |
| | * | Merge pull request #818 from YosysHQ/clifford/dffsrfix | Clifford Wolf | 2019-02-21 | 1 | -6/+7 |
| | |\ |
|
| | * | | Fix typo in passes/pmgen/README.md | Clifford Wolf | 2019-02-21 | 1 | -1/+1 |
| | * | | Bugfix in ice40_dsp | Clifford Wolf | 2019-02-21 | 1 | -2/+2 |
| | * | | Add "synth_ice40 -dsp" | Clifford Wolf | 2019-02-20 | 1 | -4/+4 |
| | * | | Add FF support to wreduce | Clifford Wolf | 2019-02-20 | 1 | -1/+70 |
| | * | | Detect and reject cases that do not map well to iCE40 DSPs (yet) | Clifford Wolf | 2019-02-20 | 2 | -2/+17 |
| | * | | Add actual DSP inference to ice40_dsp pass | Clifford Wolf | 2019-02-17 | 3 | -24/+214 |
| | * | | Merge branch 'master' of github.com:YosysHQ/yosys into pmgen | Clifford Wolf | 2019-02-17 | 2 | -1/+8 |
| | |\ \ |
|
| | * | | | Progress in pmgen | Clifford Wolf | 2019-01-15 | 1 | -3/+11 |
| | * | | | Progress in pmgen, add pmgen README | Clifford Wolf | 2019-01-15 | 3 | -14/+260 |
| | * | | | Fix pmgen "reject" statement | Clifford Wolf | 2019-01-15 | 1 | -1/+1 |
| | * | | | Progress in pmgen | Clifford Wolf | 2019-01-15 | 3 | -36/+139 |
| | * | | | Progress in pmgen | Clifford Wolf | 2019-01-15 | 3 | -21/+157 |
| | * | | | Progress in pmgen | Clifford Wolf | 2019-01-15 | 5 | -8/+347 |
| | * | | | Add mockup .pmg (pattern matcher generator) file | Clifford Wolf | 2019-01-15 | 1 | -0/+75 |
| * | | | | abc9 to only disconnect output ports of AND and NOT gates | Eddie Hung | 2019-02-21 | 1 | -2/+4 |
| * | | | | Merge branch 'clifford/dffsrfix' of https://github.com/YosysHQ/yosys into xaig | Eddie Hung | 2019-02-21 | 1 | -6/+7 |
| |\ \ \ \
| | |_|/
| |/| | |
|
| | * | | | Fix opt_rmdff handling of $_DFFSR_???_ and $_DLATCHSR_???_, fixes #816 | Clifford Wolf | 2019-02-21 | 1 | -6/+7 |
| | | |/
| |/| |
|
| * | | | ABC -> ABC9 | Eddie Hung | 2019-02-20 | 1 | -1/+1 |
| * | | | abc9 to disconnect mapped_mods POs correctly, and do not count $_NOT_ | Eddie Hung | 2019-02-20 | 1 | -21/+29 |
| * | | | lut/not/and suffix to be ${lut,not,and} | Eddie Hung | 2019-02-20 | 1 | -4/+4 |
| * | | | abc9 to cope with multiple modules | Eddie Hung | 2019-02-20 | 1 | -7/+11 |
| * | | | abc9 to use & syntax for -fast, and name fixes | Eddie Hung | 2019-02-20 | 1 | -5/+5 |
| * | | | abc9 to cope with indexed wires when creating $lut from $_NOT_ | Eddie Hung | 2019-02-19 | 1 | -1/+6 |
| * | | | abc9 to replace $_NOT_ with $lut | Eddie Hung | 2019-02-19 | 1 | -4/+39 |
| * | | | Get rid of debugging stuff in abc9 | Eddie Hung | 2019-02-16 | 1 | -6/+1 |
| * | | | abc9 to write_aiger with -O option, and ignore dummy outputs | Eddie Hung | 2019-02-16 | 1 | -2/+8 |
| * | | | abc9 to handle comb loops, cope with constant outputs, disconnect using new wire | Eddie Hung | 2019-02-16 | 1 | -4/+67 |
| * | | | expose command to not skip 'internal' wires beginning with '$' | Eddie Hung | 2019-02-16 | 1 | -1/+1 |
| * | | | abc9 to cope with non-wideports, count cells properly | Eddie Hung | 2019-02-16 | 1 | -11/+54 |
| * | | | Move lookup inside if | Eddie Hung | 2019-02-15 | 1 | -2/+2 |
| * | | | Refactor | Eddie Hung | 2019-02-15 | 1 | -29/+32 |
| * | | | Cope with width != 1 when re-mapping cells | Eddie Hung | 2019-02-15 | 1 | -11/+25 |
| * | | | abc9 to stitch results with CI/CO properly | Eddie Hung | 2019-02-15 | 1 | -16/+32 |
| * | | | Fix stitching | Eddie Hung | 2019-02-13 | 1 | -4/+4 |
| * | | | Merge remote-tracking branch 'origin/read_aiger' into xaig | Eddie Hung | 2019-02-13 | 1 | -0/+2 |
| |\ \ \ |
|
| | * | | | Missing headers for Xcode? | Eddie Hung | 2019-02-12 | 1 | -0/+2 |
| * | | | | Merge https://github.com/YosysHQ/yosys into xaig | Eddie Hung | 2019-02-13 | 1 | -1/+2 |
| |\ \ \ \
| | |/ /
| |/| | |
|
| | * | | | fsm_opt: Fix runtime error for FSMs without a reset state | David Shah | 2019-02-07 | 1 | -1/+2 |
| | |/ / |
|
| * | | | Rip out some more stuff | Eddie Hung | 2019-02-13 | 1 | -36/+0 |
| * | | | Rip out unused functions in abc9 | Eddie Hung | 2019-02-12 | 1 | -416/+61 |
| * | | | WIP for ABC with aiger | Eddie Hung | 2019-02-12 | 1 | -130/+19 |
| * | | | Compile abc9 | Eddie Hung | 2019-02-08 | 2 | -8/+9 |
| * | | | Copy abc.cc to abc9.cc | Eddie Hung | 2019-02-08 | 1 | -0/+1868 |
| |/ / |
|
| * | | proc_clean: fix critical typo. | whitequark | 2019-01-23 | 1 | -1/+1 |
| * | | proc_clean: fix fully def check to consider compare/signal length. | whitequark | 2019-01-18 | 1 | -1/+7 |
| |/ |
|
| * | flowmap: clean up terminology. | whitequark | 2019-01-08 | 1 | -17/+18 |
