iCE40/yosys - [no description]

	Commit message (Expand)	Author	Age	Files	Lines
*	Use C++11 final/override keywords.	whitequark	2020-06-18	2	-4/+4
*	flatten: preserve original object names via hdlname attribute.	whitequark	2020-06-08	1	-0/+7
*	Use in-tree include directory in manual build	Xiretza	2020-05-30	1	-1/+4
*	Merge pull request #1885 from Xiretza/mod-rem-cells	clairexen	2020-05-29	2	-1/+24
\|\
\| *	Document division and modulo cells	Xiretza	2020-05-28	1	-0/+23
\| *	Add flooring division operator	Xiretza	2020-05-28	1	-1/+1
\| *	Add flooring modulo operator	Xiretza	2020-05-28	1	-1/+1
* \|	Restrict RTLIL::IdString to not contain whitespace or control chars.	whitequark	2020-05-29	1	-3/+6
\|/
*	Update CHANGELOG and manual for departure from upstream	Eddie Hung	2020-04-27	1	-2/+3
*	Get rid of dffsr2dff.	Marcelina Kościelnicka	2020-04-15	1	-198/+2300
*	fix typo in `write_smt2` help	Teguh Hofstee	2020-03-23	1	-1/+1
*	manual: explain RTLIL::Wire::{upto,offset}.	whitequark	2020-02-09	1	-0/+7
*	Merge pull request #1553 from whitequark/manual-dffx	Claire Wolf	2020-01-28	1	-11/+90
\|\
\| *	manual: document $dffe, $dffsr, $_DFFE_, $_DFFSR_ cells.	whitequark	2019-12-05	1	-11/+90
* \|	Merge pull request #1575 from rodrigomelo9/master	Eddie Hung	2019-12-15	1	-2/+2
\|\ \
\| * \|	Fixed some missing "verilog_" in documentation	Rodrigo Alejandro Melo	2019-12-13	1	-2/+2
* \| \|	Merge pull request #1577 from gromero/for-yosys	Eddie Hung	2019-12-15	1	-1/+1
\|\ \ \ \| \|/ / \|/\| \|
\| * \|	manual: Fix text in Abstract section	Gustavo Romero	2019-12-11	1	-1/+1
\| \|/
* /	manual: document behavior of many comb cells more precisely.	whitequark	2019-12-04	1	-35/+56
\|/
*	Add $_NMUX_, add "abc -g cmos", add proper cmos cell costs	Clifford Wolf	2019-08-06	1	-1/+1
*	manual: explain the purpose of `sync always`.	whitequark	2019-07-02	1	-2/+3
*	Explain exact semantics of switch and case rules in the manual.	whitequark	2019-06-19	1	-0/+12
*	Add $specrule cells for $setup/$hold/$skew specify rules	Clifford Wolf	2019-04-23	1	-1/+1
*	Add CellTypes support for $specify2 and $specify3	Clifford Wolf	2019-04-23	1	-0/+4
*	manual: document some gates.	whitequark	2019-01-14	1	-9/+11
*	manual: explain $tribuf cell.	whitequark	2019-01-14	1	-0/+10
*	Fix typo in manual	Clifford Wolf	2019-01-07	1	-1/+1
*	manual: make description of $meminit ports match reality.	whitequark	2018-12-21	1	-3/+15
*	manual: fix typos.	whitequark	2018-12-20	1	-2/+2
*	manual: document $meminit cell and memory_* passes.	whitequark	2018-12-20	2	-8/+23
*	Update command reference manual	Clifford Wolf	2018-10-16	1	-140/+1200
*	Fixed typo in "verilog_write" help message	acw1251	2018-09-18	1	-2/+2
*	Consistent use of 'override' for virtual methods in derived classes.	Henner Zeller	2018-07-20	2	-4/+4
*	Add $allconst and $allseq cell types	Clifford Wolf	2018-02-23	1	-1/+2
*	Add $_ANDNOT_ and $_ORNOT_ gates	Clifford Wolf	2017-05-17	1	-1/+2
*	Add $live and $fair cell types, add support for s_eventually keyword	Clifford Wolf	2017-02-25	1	-1/+1
*	Use -E sed parameter instead of -r.	Piotr Esden-Tempski	2017-02-04	1	-1/+1
*	Add $cover cell type and SVA cover() support	Clifford Wolf	2017-02-04	1	-1/+1
*	Updated command reference in manual	Clifford Wolf	2016-11-02	1	-100/+568
*	Added $anyseq cell type	Clifford Wolf	2016-10-14	1	-1/+1
*	Added $ff and $_FF_ cell types	Clifford Wolf	2016-10-12	1	-0/+4
*	Removed $aconst cell type	Clifford Wolf	2016-08-30	1	-1/+1
*	Removed $predict again	Clifford Wolf	2016-08-28	1	-1/+1
*	Added $anyconst and $aconst	Clifford Wolf	2016-07-27	1	-1/+1
*	Added $initstate cell type and vlog function	Clifford Wolf	2016-07-21	1	-1/+1
*	After reading the SV spec, using non-standard predict() instead of expect()	Clifford Wolf	2016-07-21	1	-1/+1
*	Added basic support for $expect cells	Clifford Wolf	2016-07-13	1	-1/+1
*	Added warning about adding fsm_encoding attributes to wires to manual	Clifford Wolf	2016-07-08	1	-0/+4
*	Added $sop cell type and "abc -sop"	Clifford Wolf	2016-06-17	1	-0/+4
*	Minor presentation fixes	Clifford Wolf	2016-05-14	1	-1/+1