aboutsummaryrefslogtreecommitdiffstats
path: root/kernel/rtlil.h
Commit message (Expand)AuthorAgeFilesLines
* Merge remote-tracking branch 'origin/master' into xc7dspEddie Hung2019-08-121-4/+8
|\
| * RTLIL::S{0,1} -> State::S{0,1} for headersEddie Hung2019-08-071-1/+1
| * Merge remote-tracking branch 'origin/master' into eddie/cleanupEddie Hung2019-08-071-0/+2
| |\
| * | Fix typosEddie Hung2019-08-061-2/+2
| * | Use IdString::begins_with()Eddie Hung2019-08-061-3/+7
* | | Merge remote-tracking branch 'origin/master' into xc7dspEddie Hung2019-08-071-0/+3
|\ \ \ | | |/ | |/|
| * | Add SigSpec::extract_end() convenience functionEddie Hung2019-08-061-0/+1
| * | Merge remote-tracking branch 'origin/master' into eddie/wreduce_addEddie Hung2019-08-061-3/+21
| |\|
| | * Add $_NMUX_, add "abc -g cmos", add proper cmos cell costsClifford Wolf2019-08-061-0/+2
* | | Merge remote-tracking branch 'origin/master' into xc7dspEddie Hung2019-08-011-3/+19
|\ \ \ | | |/ | |/|
| * | replaced std::iterator with using statementsJakob Wenzel2019-07-251-6/+6
| * | made ObjectIterator extend std::iteratorJakob Wenzel2019-07-241-2/+18
* | | Helper: SigSpec::operator[] to accept negative indicesEddie Hung2019-07-311-2/+2
* | | Merge remote-tracking branch 'origin/eddie/wreduce_add' into ice40dspEddie Hung2019-07-191-0/+1
|\ \ \ | | |/ | |/|
| * | Add an SigSpec::at(offset, defval) convenience methodEddie Hung2019-07-191-0/+1
| |/
* | SigSpec::remove_const() to return SigSpec&Eddie Hung2019-07-171-1/+1
* | SigSpec::extend_u0() to return *thisEddie Hung2019-07-151-1/+1
|/
* Allow attributes on individual switch cases in RTLIL.whitequark2019-07-081-1/+1
* Undo iterator based Module::remove() for cells, as containers will notEddie Hung2019-06-271-1/+0
* Fix leak removing cells during ABC integration; also preserve attrEddie Hung2019-06-171-0/+1
* Further cleanup based on @daveshah1Eddie Hung2019-06-141-0/+6
* Merge remote-tracking branch 'origin/master' into xaigEddie Hung2019-06-121-1/+65
|\
| * Refactor hierarchy wand/wor handlingClifford Wolf2019-05-281-0/+1
| * Add rewrite_sigspecs2, Improve remove() wiresClifford Wolf2019-05-151-0/+60
| * Merge pull request #991 from kristofferkoch/gcc9-warningsClifford Wolf2019-05-081-0/+3
| |\
| | * Fix all warnings that occurred when compiling with gcc9Kristoffer Ellersgaard Koch2019-05-081-0/+3
| * | Improve write_verilog specify supportClifford Wolf2019-05-041-1/+1
| |/
* | Merge remote-tracking branch 'origin/master' into xaigEddie Hung2019-04-221-1/+26
|\|
| * Merge pull request #905 from christian-krieg/feature/python_bindingsClifford Wolf2019-04-221-1/+26
| |\
| | * Merge remote-tracking branch 'origin/master' into feature/python_bindingsBenedikt Tutzer2019-03-281-6/+74
| | |\
| | * | Deleted duplicate DestructorBenedikt Tutzer2018-08-211-1/+0
| | * | added some checks if python is enabled to make sure everything compiles if py...Benedikt Tutzer2018-08-201-0/+1
| | * | Added Wrappers for:Benedikt Tutzer2018-08-131-3/+11
| | * | added destructors for wires and cellsBenedikt Tutzer2018-07-101-1/+2
| | * | multiple designs can now exist independent from each other. Cells/Wires/Modul...Benedikt Tutzer2018-07-091-0/+16
* | | | Merge remote-tracking branch 'origin/master' into xaigEddie Hung2019-04-201-1/+1
|\| | |
| * | | Add "wbflip" commandClifford Wolf2019-04-201-1/+1
| * | | Ignore 'whitebox' attr in flatten with "-wb" optionEddie Hung2019-04-181-2/+2
* | | | Ignore 'whitebox' attr in flatten with "-wb" optionEddie Hung2019-04-181-2/+2
* | | | Merge remote-tracking branch 'origin/clifford/whitebox' into xaigEddie Hung2019-04-181-0/+4
|\| | |
| * | | Add "whitebox" attribute, add "read_verilog -wb"Clifford Wolf2019-04-181-0/+4
* | | | Merge branch 'master' into xaigEddie Hung2019-04-081-5/+68
|\| | |
| * | | Add "read_ilang -lib"Clifford Wolf2019-04-051-0/+1
| | |/ | |/|
| * | Add RTLIL::Const::ext[su](), fix RTLIL::SigSpec::extend_u0 for 0-size signalsClifford Wolf2019-03-231-0/+8
| * | Improve determinism of IdString DB for similar scriptsClifford Wolf2019-03-111-5/+59
* | | Add IdString::ends_with()Eddie Hung2019-02-261-0/+6
|/ /
* | proc_clean: remove any empty cases if all cases use all-def compare.whitequark2018-12-231-0/+4
* | Support for 'modports' for System Verilog interfacesRuben Undheim2018-10-121-1/+1
* | Synthesis support for SystemVerilog interfacesRuben Undheim2018-10-121-0/+2
* | Consistent use of 'override' for virtual methods in derived classes.Henner Zeller2018-07-201-1/+1
|/
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-06 18:52:46 +0000