diff options
| author | Eddie Hung <eddie@fpgeh.com> | 2019-06-27 15:03:21 -0700 |
|---|---|---|
| committer | Eddie Hung <eddie@fpgeh.com> | 2019-06-27 15:03:21 -0700 |
| commit | fb30fcb7c582406f627ebb15833791411091f738 (patch) | |
| tree | d6e39976afa5f91de7a6888af6d4c4bf777397d7 /kernel/rtlil.h | |
| parent | 440f173aef421f30c6ce63822532dbb8a1b231af (diff) | |
| download | yosys-fb30fcb7c582406f627ebb15833791411091f738.tar.gz yosys-fb30fcb7c582406f627ebb15833791411091f738.tar.bz2 yosys-fb30fcb7c582406f627ebb15833791411091f738.zip | |
Undo iterator based Module::remove() for cells, as containers will not
invalidate
Diffstat (limited to 'kernel/rtlil.h')
| -rw-r--r-- | kernel/rtlil.h | 1 |
1 files changed, 0 insertions, 1 deletions
diff --git a/kernel/rtlil.h b/kernel/rtlil.h index 4a0f8b4f8..f4fcf5dcf 100644 --- a/kernel/rtlil.h +++ b/kernel/rtlil.h @@ -1040,7 +1040,6 @@ public: // Removing wires is expensive. If you have to remove wires, remove them all at once. void remove(const pool<RTLIL::Wire*> &wires); void remove(RTLIL::Cell *cell); - dict<RTLIL::IdString, RTLIL::Cell*>::iterator remove(dict<RTLIL::IdString, RTLIL::Cell*>::iterator it); void rename(RTLIL::Wire *wire, RTLIL::IdString new_name); void rename(RTLIL::Cell *cell, RTLIL::IdString new_name); |