aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* Add "iceprog -e"Clifford Wolf2018-01-021-20/+42
|
* Merge pull request #113 from cr1901/nosleepClifford Wolf2017-12-311-20/+65
|\ | | | | Add option to `icepack` to disable SPI Deep Power-Down command in bitstream.
| * Enable writing nosleep config bit into output bitstream.William D. Jones2017-12-311-11/+30
| |
| * Add nosleep field to FpgaConfig- read_bits recognizes the option.William D. Jones2017-12-311-9/+35
|/
* Merge pull request #112 from mithro/patch-2Clifford Wolf2017-12-091-0/+13
|\ | | | | Creating COPYING file.
| * Creating COPYING file.Tim Ansell2017-12-081-0/+13
|/ | | So GitHub automatically detects the license of the repo.
* Merge pull request #110 from daveshah1/up5k_ipClifford Wolf2017-11-2820-14/+5004
|\ | | | | UltraPlus Hard IP and icetime Support
| * Whitespace fixesDavid Shah2017-11-283-9/+36
| |
| * Add uncommitted changes and tidy up some filesDavid Shah2017-11-283-2/+253
| |
| * Chipdb fix for hard IPDavid Shah2017-11-261-4/+4
| |
| * Add note about glitch filterDavid Shah2017-11-251-2/+12
| |
| * Add UltraPlus IP to chipdbDavid Shah2017-11-242-3/+212
| |
| * Initial 5k support in icetime (no support for new cells yet)David Shah2017-11-243-7/+28
| |
| * Preparations for 5k icetimeDavid Shah2017-11-243-2/+3627
| |
| * Documented I2C/SPI/LEDDA_IPDavid Shah2017-11-242-2/+196
| |
| * All 5k IP tracedDavid Shah2017-11-244-3/+129
| |
| * Work on UltraPlus IP tracingDavid Shah2017-11-243-0/+366
| |
| * Begin I2C/SPI IP reverse engineeringDavid Shah2017-11-235-0/+161
| |
* | Merge pull request #109 from daveshah1/up5kClifford Wolf2017-11-2144-121/+24909
|\| | | | | Support for new UltraPlus features
| * Tidy up 5k examplesDavid Shah2017-11-206-35/+18
| |
| * Fix whitespace and a couple of typosDavid Shah2017-11-2011-14/+14
| |
| * Add UltraPlus info to docsDavid Shah2017-11-191-0/+7
| |
| * Merge branch 'master' into up5kDavid Shah2017-11-191-0/+1
| |\ | |/ |/|
* | Add BeagleWire linkClifford Wolf2017-11-191-0/+1
| |
| * Merge branch 'master' into up5kDavid Shah2017-11-188-13/+44
| |\ | |/ |/|
* | Merge commit '05440e4'Clifford Wolf2017-11-187-12/+43
|\ \
| * | Fix up build system to work with emscriptenRobert Ou2017-11-157-12/+43
| | |
* | | Update udev rule in docs/index.htmlClifford Wolf2017-11-181-1/+1
|/ /
| * Add all cf_bits and pullup strength notesDavid Shah2017-11-182-0/+27
| |
| * Corrections and changes to UltraPlus docDavid Shah2017-11-181-12/+16
| |
| * Merge branch 'master' into up5kDavid Shah2017-11-180-0/+0
| |\ | |/ |/|
* | Merge pull request #107 from daveshah1/ultraplus_experimentsClifford Wolf2017-11-149-45/+1590
|\ \ | | | | | | Basic support for UltraPlus 5k
| | * Add missing 5k BRAM bitsDavid Shah2017-11-174-7/+1277
| | |
| | * Make 5k db as a default targetDavid Shah2017-11-171-1/+2
| | |
| | * Remove non-existing routing resources (5k)David Shah2017-11-171-2/+3
| | |
| | * Add support for UltraPlus SPRAMDavid Shah2017-11-174-238/+496
| | |
| | * Add UltraPlus LED driver support and demoDavid Shah2017-11-176-11/+171
| | |
| | * UltraPlus Internal Oscillator supportDavid Shah2017-11-172-1/+34
| | |
| | * UltraPlus DSPs workingDavid Shah2017-11-175-1/+95
| | |
| | * Add new tile types and MAC16s to chipdbDavid Shah2017-11-172-4/+138
| | |
| | * Tidy up some of the icebox changesDavid Shah2017-11-171-44/+53
| | |
| | * 5k RGB driver reverse engineeredDavid Shah2017-11-174-0/+223
| | |
| | * Fix 5k corner routing, and reverse engineer SPRAMDavid Shah2017-11-175-20/+523
| | |
| | * Figure out DSP config bits for all locsDavid Shah2017-11-174-3/+184
| | |
| | * Start UltraPlus DSP documentationDavid Shah2017-11-173-2/+160
| | |
| | * Trace DSP routingDavid Shah2017-11-175-350/+6534
| | |
| | * Create icefuzz scripts for DSP and 5kDavid Shah2017-11-1713-986/+16479
| | |
| | * Preparations for DSP and IpCon fuzzingDavid Shah2017-11-089-10/+75
| |/
| * Fix 5k gbin configurationDavid Shah2017-11-061-2/+2
| |
| * Add more 5k RAM bits to dbDavid Shah2017-11-053-4/+1329
| |
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-01 00:03:29 +0000