trunk-47381HEADmaster

1179 files changed, 276099 insertions, 0 deletions

diff --git a/target/linux/generic/PATCHES b/target/linux/generic/PATCHES
new file mode 100644
index 0000000..86ced46
--- /dev/null
+++ b/target/linux/generic/PATCHES
@@ -0,0 +1,20 @@
+The patches-* subdirectories contain the kernel patches applied for every
+OpenWrt target. All patches should be named 'NNN-lowercase_shortname.patch'
+and sorted into the following categories:
+
+0xx - upstream backports
+1xx - code awaiting upstream merge
+2xx - kernel build / config / header patches
+3xx - architecture specific patches
+4xx - mtd related patches (subsystem and drivers)
+5xx - filesystem related patches
+6xx - generic network patches
+7xx - network / phy driver patches
+8xx - other drivers
+9xx - uncategorized other patches
+
+ALL patches must be in a way that they are potentially upstreamable, meaning:
+
+- they must contain a proper subject
+- they must contain a proper commit message explaining what they change
+- they must contain a valid Signed-off-by line
diff --git a/target/linux/generic/base-files/init b/target/linux/generic/base-files/init
new file mode 100755
index 0000000..514be57
--- /dev/null
+++ b/target/linux/generic/base-files/init
@@ -0,0 +1,4 @@
+#!/bin/sh
+# Copyright (C) 2006 OpenWrt.org
+export INITRAMFS=1
+exec /sbin/init
diff --git a/target/linux/generic/config-3.18 b/target/linux/generic/config-3.18
new file mode 100644
index 0000000..8649b8e
--- /dev/null
+++ b/target/linux/generic/config-3.18
@@ -0,0 +1,4647 @@
+CONFIG_32BIT=y
+# CONFIG_6LOWPAN is not set
+# CONFIG_6PACK is not set
+# CONFIG_8139CP is not set
+# CONFIG_8139TOO is not set
+# CONFIG_9P_FS is not set
+# CONFIG_AB3100_CORE is not set
+# CONFIG_AB8500_CORE is not set
+# CONFIG_ABX500_CORE is not set
+# CONFIG_ACCESSIBILITY is not set
+# CONFIG_ACENIC is not set
+# CONFIG_ACERHDF is not set
+# CONFIG_ACORN_PARTITION is not set
+# CONFIG_ACPI_APEI is not set
+# CONFIG_ACPI_CUSTOM_METHOD is not set
+# CONFIG_ACPI_EXTLOG is not set
+# CONFIG_ACPI_HED is not set
+# CONFIG_ACPI_INT3403_THERMAL is not set
+# CONFIG_ACPI_POWER_METER is not set
+# CONFIG_ACPI_QUICKSTART is not set
+# CONFIG_ACPI_REDUCED_HARDWARE_ONLY is not set
+# CONFIG_AD2S1200 is not set
+# CONFIG_AD2S1210 is not set
+# CONFIG_AD2S90 is not set
+# CONFIG_AD5064 is not set
+# CONFIG_AD525X_DPOT is not set
+# CONFIG_AD5360 is not set
+# CONFIG_AD5380 is not set
+# CONFIG_AD5421 is not set
+# CONFIG_AD5446 is not set
+# CONFIG_AD5449 is not set
+# CONFIG_AD5504 is not set
+# CONFIG_AD5624R_SPI is not set
+# CONFIG_AD5686 is not set
+# CONFIG_AD5755 is not set
+# CONFIG_AD5764 is not set
+# CONFIG_AD5791 is not set
+# CONFIG_AD5930 is not set
+# CONFIG_AD5933 is not set
+# CONFIG_AD7150 is not set
+# CONFIG_AD7152 is not set
+# CONFIG_AD7192 is not set
+# CONFIG_AD7266 is not set
+# CONFIG_AD7280 is not set
+# CONFIG_AD7291 is not set
+# CONFIG_AD7298 is not set
+# CONFIG_AD7303 is not set
+# CONFIG_AD7476 is not set
+# CONFIG_AD7606 is not set
+# CONFIG_AD7746 is not set
+# CONFIG_AD7780 is not set
+# CONFIG_AD7791 is not set
+# CONFIG_AD7793 is not set
+# CONFIG_AD7816 is not set
+# CONFIG_AD7887 is not set
+# CONFIG_AD7923 is not set
+# CONFIG_AD799X is not set
+# CONFIG_AD8366 is not set
+# CONFIG_AD9523 is not set
+# CONFIG_AD9832 is not set
+# CONFIG_AD9834 is not set
+# CONFIG_AD9850 is not set
+# CONFIG_AD9852 is not set
+# CONFIG_AD9910 is not set
+# CONFIG_AD9951 is not set
+# CONFIG_ADAPTEC_STARFIRE is not set
+# CONFIG_ADE7753 is not set
+# CONFIG_ADE7754 is not set
+# CONFIG_ADE7758 is not set
+# CONFIG_ADE7759 is not set
+# CONFIG_ADE7854 is not set
+# CONFIG_ADF4350 is not set
+# CONFIG_ADFS_FS is not set
+# CONFIG_ADIS16060 is not set
+# CONFIG_ADIS16080 is not set
+# CONFIG_ADIS16130 is not set
+# CONFIG_ADIS16136 is not set
+# CONFIG_ADIS16201 is not set
+# CONFIG_ADIS16203 is not set
+# CONFIG_ADIS16204 is not set
+# CONFIG_ADIS16209 is not set
+# CONFIG_ADIS16220 is not set
+# CONFIG_ADIS16240 is not set
+# CONFIG_ADIS16255 is not set
+# CONFIG_ADIS16260 is not set
+# CONFIG_ADIS16400 is not set
+# CONFIG_ADIS16480 is not set
+# CONFIG_ADJD_S311 is not set
+# CONFIG_ADM6996_PHY is not set
+# CONFIG_ADM8211 is not set
+# CONFIG_ADT7316 is not set
+# CONFIG_ADVISE_SYSCALLS is not set
+# CONFIG_ADXRS450 is not set
+CONFIG_AEABI=y
+# CONFIG_AFFS_FS is not set
+# CONFIG_AFS_FS is not set
+# CONFIG_AF_RXRPC is not set
+# CONFIG_AGP is not set
+# CONFIG_AHCI_MVEBU is not set
+CONFIG_AIO=y
+# CONFIG_AIRO is not set
+# CONFIG_AIRO_CS is not set
+# CONFIG_AIX_PARTITION is not set
+# CONFIG_AK09911 is not set
+# CONFIG_AK8975 is not set
+# CONFIG_AL3320A is not set
+# CONFIG_ALCHEMY_GPIO_INDIRECT is not set
+# CONFIG_ALIM7101_WDT is not set
+CONFIG_ALLOW_DEV_COREDUMP=y
+# CONFIG_ALTERA_STAPL is not set
+# CONFIG_ALTERA_TSE is not set
+# CONFIG_ALX is not set
+# CONFIG_AM335X_PHY_USB is not set
+# CONFIG_AMD8111_ETH is not set
+# CONFIG_AMD_XGBE is not set
+# CONFIG_AMD_XGBE_PHY is not set
+# CONFIG_AMD_PHY is not set
+# CONFIG_AMIGA_PARTITION is not set
+# CONFIG_AMILO_RFKILL is not set
+# CONFIG_ANDROID is not set
+CONFIG_ANON_INODES=y
+# CONFIG_APDS9300 is not set
+# CONFIG_APDS9802ALS is not set
+# CONFIG_APM8018X is not set
+# CONFIG_APPLICOM is not set
+# CONFIG_AR5523 is not set
+# CONFIG_AR7 is not set
+# CONFIG_AR8216_PHY is not set
+# CONFIG_AR8216_PHY_LEDS is not set
+# CONFIG_ARCH_AT91 is not set
+# CONFIG_ARCH_BCM is not set
+# CONFIG_ARCH_BCM2835 is not set
+# CONFIG_ARCH_BCMRING is not set
+# CONFIG_ARCH_BERLIN is not set
+# CONFIG_ARCH_CLPS711X is not set
+# CONFIG_ARCH_CNS3XXX is not set
+# CONFIG_ARCH_DAVINCI is not set
+# CONFIG_ARCH_DMA_ADDR_T_64BIT is not set
+# CONFIG_ARCH_DOVE is not set
+# CONFIG_ARCH_EBSA110 is not set
+# CONFIG_ARCH_EP93XX is not set
+# CONFIG_ARCH_EXYNOS is not set
+CONFIG_ARCH_FLATMEM_ENABLE=y
+# CONFIG_ARCH_FOOTBRIDGE is not set
+# CONFIG_ARCH_GEMINI is not set
+# CONFIG_ARCH_H720X is not set
+# CONFIG_ARCH_HAS_ILOG2_U32 is not set
+# CONFIG_ARCH_HAS_ILOG2_U64 is not set
+# CONFIG_ARCH_HI3xxx is not set
+# CONFIG_ARCH_HIGHBANK is not set
+# CONFIG_ARCH_HISI is not set
+# CONFIG_ARCH_INTEGRATOR is not set
+# CONFIG_ARCH_IOP13XX is not set
+# CONFIG_ARCH_IOP32X is not set
+# CONFIG_ARCH_IOP33X is not set
+# CONFIG_ARCH_IXP2000 is not set
+# CONFIG_ARCH_IXP23XX is not set
+# CONFIG_ARCH_IXP4XX is not set
+# CONFIG_ARCH_KEYSTONE is not set
+# CONFIG_ARCH_KIRKWOOD is not set
+# CONFIG_ARCH_KS8695 is not set
+# CONFIG_ARCH_LPC32XX is not set
+# CONFIG_ARCH_MEDIATEK is not set
+# CONFIG_ARCH_MESON is not set
+# CONFIG_ARCH_MMP is not set
+# CONFIG_ARCH_MSM is not set
+# CONFIG_ARCH_MSM_DT is not set
+# CONFIG_ARCH_MSM_NODT is not set
+# CONFIG_ARCH_MULTIPLATFORM is not set
+# CONFIG_ARCH_MULTI_V6 is not set
+# CONFIG_ARCH_MULTI_V7 is not set
+# CONFIG_ARCH_MV78XX0 is not set
+# CONFIG_ARCH_MVEBU is not set
+# CONFIG_ARCH_MXC is not set
+# CONFIG_ARCH_MXS is not set
+# CONFIG_ARCH_NEEDS_CPU_IDLE_COUPLED is not set
+# CONFIG_ARCH_NETX is not set
+# CONFIG_ARCH_NOMADIK is not set
+# CONFIG_ARCH_NSPIRE is not set
+# CONFIG_ARCH_NUC93X is not set
+# CONFIG_ARCH_OMAP is not set
+# CONFIG_ARCH_OMAP1 is not set
+# CONFIG_ARCH_OMAP2PLUS is not set
+# CONFIG_ARCH_OMAP3 is not set
+# CONFIG_ARCH_OMAP4 is not set
+# CONFIG_ARCH_ORION5X is not set
+# CONFIG_ARCH_PHYS_ADDR_T_64BIT is not set
+# CONFIG_ARCH_PICOXCELL is not set
+# CONFIG_ARCH_PNX4008 is not set
+# CONFIG_ARCH_PRIMA2 is not set
+# CONFIG_ARCH_PXA is not set
+# CONFIG_ARCH_QCOM is not set
+# CONFIG_ARCH_REALVIEW is not set
+# CONFIG_ARCH_ROCKCHIP is not set
+# CONFIG_ARCH_RPC is not set
+# CONFIG_ARCH_S3C24XX is not set
+# CONFIG_ARCH_S3C64XX is not set
+# CONFIG_ARCH_S5P64X0 is not set
+# CONFIG_ARCH_S5PC100 is not set
+# CONFIG_ARCH_S5PV210 is not set
+# CONFIG_ARCH_SA1100 is not set
+# CONFIG_ARCH_SHARK is not set
+# CONFIG_ARCH_SHMOBILE is not set
+# CONFIG_ARCH_SHMOBILE_LEGACY is not set
+# CONFIG_ARCH_SHMOBILE_MULTI is not set
+# CONFIG_ARCH_SIRF is not set
+# CONFIG_ARCH_SOCFPGA is not set
+# CONFIG_ARCH_STI is not set
+# CONFIG_ARCH_SUNXI is not set
+# CONFIG_ARCH_SUPPORTS_MSI is not set
+# CONFIG_ARCH_TCC_926 is not set
+# CONFIG_ARCH_TEGRA is not set
+# CONFIG_ARCH_U300 is not set
+# CONFIG_ARCH_U8500 is not set
+# CONFIG_ARCH_VERSATILE is not set
+# CONFIG_ARCH_VEXPRESS is not set
+# CONFIG_ARCH_VIRT is not set
+# CONFIG_ARCH_VT8500 is not set
+# CONFIG_ARCH_W90X900 is not set
+# CONFIG_ARCH_WM8505 is not set
+# CONFIG_ARCH_WM8850 is not set
+# CONFIG_ARCH_ZYNQ is not set
+# CONFIG_ARCNET is not set
+# CONFIG_ARC_EMAC is not set
+# CONFIG_ARM_APPENDED_DTB is not set
+# CONFIG_ARM_ARCH_TIMER is not set
+# CONFIG_ARM_AT91_ETHER is not set
+# CONFIG_ARM_CCI is not set
+# CONFIG_ARM_CCN is not set
+CONFIG_ARM_CPU_TOPOLOGY=y
+CONFIG_ARM_DMA_MEM_BUFFERABLE=y
+# CONFIG_ARM_ERRATA_326103 is not set
+# CONFIG_ARM_ERRATA_364296 is not set
+# CONFIG_ARM_ERRATA_411920 is not set
+# CONFIG_ARM_ERRATA_430973 is not set
+# CONFIG_ARM_ERRATA_458693 is not set
+# CONFIG_ARM_ERRATA_460075 is not set
+# CONFIG_ARM_ERRATA_643719 is not set
+# CONFIG_ARM_ERRATA_720789 is not set
+# CONFIG_ARM_ERRATA_742230 is not set
+# CONFIG_ARM_ERRATA_742231 is not set
+# CONFIG_ARM_ERRATA_743622 is not set
+# CONFIG_ARM_ERRATA_751472 is not set
+# CONFIG_ARM_ERRATA_754322 is not set
+# CONFIG_ARM_ERRATA_754327 is not set
+# CONFIG_ARM_ERRATA_764369 is not set
+# CONFIG_ARM_ERRATA_773022 is not set
+# CONFIG_ARM_ERRATA_775420 is not set
+# CONFIG_ARM_ERRATA_798181 is not set
+# CONFIG_ARM_KPROBES_TEST is not set
+# CONFIG_ARM_PATCH_PHYS_VIRT is not set
+# CONFIG_ARM_PSCI is not set
+# CONFIG_ARM_PTDUMP is not set
+# CONFIG_ARM_UNWIND is not set
+# CONFIG_ARM_VIRT_EXT is not set
+CONFIG_ARPD=y
+# CONFIG_ARTHUR is not set
+# CONFIG_AS3935 is not set
+# CONFIG_ASUS_OLED is not set
+# CONFIG_ASYMMETRIC_KEY_TYPE is not set
+# CONFIG_ASYNC_RAID6_TEST is not set
+# CONFIG_ASYNC_TX_DMA is not set
+# CONFIG_AT76C50X_USB is not set
+# CONFIG_AT803X_PHY is not set
+# CONFIG_ATA is not set
+# CONFIG_ATAGS is not set
+CONFIG_ATAGS_PROC=y
+# CONFIG_ATALK is not set
+# CONFIG_ATARI_PARTITION is not set
+# CONFIG_ATA_ACPI is not set
+CONFIG_ATA_BMDMA=y
+# CONFIG_ATA_GENERIC is not set
+# CONFIG_ATA_NONSTANDARD is not set
+# CONFIG_ATA_OVER_ETH is not set
+# CONFIG_ATA_PIIX is not set
+CONFIG_ATA_SFF=y
+# CONFIG_ATA_VERBOSE_ERROR is not set
+# CONFIG_ATH10K is not set
+# CONFIG_ATH5K is not set
+# CONFIG_ATH6KL is not set
+# CONFIG_ATH6K_LEGACY is not set
+# CONFIG_ATH79 is not set
+# CONFIG_ATH9K is not set
+# CONFIG_ATH9K_HTC is not set
+# CONFIG_ATH_CARDS is not set
+# CONFIG_ATH_DEBUG is not set
+# CONFIG_ATL1 is not set
+# CONFIG_ATL1C is not set
+# CONFIG_ATL1E is not set
+# CONFIG_ATL2 is not set
+# CONFIG_ATM is not set
+# CONFIG_ATMEL is not set
+# CONFIG_ATMEL_PIT is not set
+# CONFIG_ATMEL_PWM is not set
+# CONFIG_ATMEL_SSC is not set
+# CONFIG_ATM_AMBASSADOR is not set
+# CONFIG_ATM_BR2684 is not set
+CONFIG_ATM_BR2684_IPFILTER=y
+# CONFIG_ATM_CLIP is not set
+CONFIG_ATM_CLIP_NO_ICMP=y
+# CONFIG_ATM_DRIVERS is not set
+# CONFIG_ATM_DUMMY is not set
+# CONFIG_ATM_ENI is not set
+# CONFIG_ATM_FIRESTREAM is not set
+# CONFIG_ATM_FORE200E is not set
+# CONFIG_ATM_HE is not set
+# CONFIG_ATM_HORIZON is not set
+# CONFIG_ATM_IA is not set
+# CONFIG_ATM_IDT77252 is not set
+# CONFIG_ATM_LANAI is not set
+# CONFIG_ATM_LANE is not set
+# CONFIG_ATM_MPOA is not set
+# CONFIG_ATM_NICSTAR is not set
+# CONFIG_ATM_SOLOS is not set
+# CONFIG_ATM_TCP is not set
+# CONFIG_ATM_ZATM is not set
+# CONFIG_ATOMIC64_SELFTEST is not set
+# CONFIG_ATP is not set
+# CONFIG_AUDIT is not set
+# CONFIG_AUDIT_ARCH_COMPAT_GENERIC is not set
+# CONFIG_AUDIT_LOGINUID_IMMUTABLE is not set
+# CONFIG_AUTOFS4_FS is not set
+# CONFIG_AUTO_ZRELADDR is not set
+# CONFIG_AUXDISPLAY is not set
+# CONFIG_AVERAGE is not set
+# CONFIG_AX25 is not set
+# CONFIG_AX25_DAMA_SLAVE is not set
+# CONFIG_AX88796 is not set
+# CONFIG_B43 is not set
+# CONFIG_B43LEGACY is not set
+# CONFIG_B44 is not set
+# CONFIG_B53 is not set
+# CONFIG_B53_SPI_DRIVER is not set
+# CONFIG_BACKLIGHT_BD6107 is not set
+# CONFIG_BACKLIGHT_GPIO is not set
+# CONFIG_BACKLIGHT_LCD_SUPPORT is not set
+# CONFIG_BACKLIGHT_LM3630 is not set
+# CONFIG_BACKLIGHT_LM3630A is not set
+# CONFIG_BACKLIGHT_LM3639 is not set
+# CONFIG_BACKLIGHT_LP855X is not set
+# CONFIG_BACKLIGHT_LV5207LP is not set
+# CONFIG_BACKLIGHT_PANDORA is not set
+# CONFIG_BACKTRACE_SELF_TEST is not set
+CONFIG_BASE_FULL=y
+CONFIG_BASE_SMALL=0
+# CONFIG_BATMAN_ADV is not set
+# CONFIG_BATTERY_BQ27x00 is not set
+# CONFIG_BATTERY_DS2760 is not set
+# CONFIG_BATTERY_DS2780 is not set
+# CONFIG_BATTERY_DS2781 is not set
+# CONFIG_BATTERY_DS2782 is not set
+# CONFIG_BATTERY_GOLDFISH is not set
+# CONFIG_BATTERY_MAX17040 is not set
+# CONFIG_BATTERY_MAX17042 is not set
+# CONFIG_BATTERY_SBS is not set
+# CONFIG_BAYCOM_EPP is not set
+# CONFIG_BAYCOM_PAR is not set
+# CONFIG_BAYCOM_SER_FDX is not set
+# CONFIG_BAYCOM_SER_HDX is not set
+# CONFIG_BCACHE is not set
+# CONFIG_BCM47XX is not set
+# CONFIG_BCM63XX is not set
+# CONFIG_BCM63XX_PHY is not set
+# CONFIG_BCM7XXX_PHY is not set
+# CONFIG_BCM87XX_PHY is not set
+# CONFIG_BCMA is not set
+# CONFIG_BCMA_DRIVER_GPIO is not set
+CONFIG_BCMA_POSSIBLE=y
+# CONFIG_BCMGENET is not set
+# CONFIG_BCM_KONA_USB2_PHY is not set
+# CONFIG_BCM_WIMAX is not set
+# CONFIG_BDI_SWITCH is not set
+# CONFIG_BE2ISCSI is not set
+# CONFIG_BE2NET is not set
+# CONFIG_BEFS_FS is not set
+# CONFIG_BFS_FS is not set
+# CONFIG_BGMAC is not set
+# CONFIG_BIG_KEYS is not set
+# CONFIG_BIG_LITTLE is not set
+# CONFIG_BINARY_PRINTF is not set
+# CONFIG_BINFMT_AOUT is not set
+CONFIG_BINFMT_ELF=y
+# CONFIG_BINFMT_MISC is not set
+CONFIG_BINFMT_SCRIPT=y
+CONFIG_BITREVERSE=y
+# CONFIG_BLK_CMDLINE_PARSER is not set
+# CONFIG_BLK_CPQ_CISS_DA is not set
+# CONFIG_BLK_CPQ_DA is not set
+CONFIG_BLK_DEV=y
+# CONFIG_BLK_DEV_3W_XXXX_RAID is not set
+# CONFIG_BLK_DEV_4DRIVES is not set
+# CONFIG_BLK_DEV_AEC62XX is not set
+# CONFIG_BLK_DEV_ALI14XX is not set
+# CONFIG_BLK_DEV_ALI15X3 is not set
+# CONFIG_BLK_DEV_AMD74XX is not set
+# CONFIG_BLK_DEV_ATIIXP is not set
+# CONFIG_BLK_DEV_BSG is not set
+# CONFIG_BLK_DEV_BSGLIB is not set
+# CONFIG_BLK_DEV_CMD640 is not set
+# CONFIG_BLK_DEV_CMD64X is not set
+# CONFIG_BLK_DEV_COW_COMMON is not set
+# CONFIG_BLK_DEV_CRYPTOLOOP is not set
+# CONFIG_BLK_DEV_CS5520 is not set
+# CONFIG_BLK_DEV_CS5530 is not set
+# CONFIG_BLK_DEV_CS5535 is not set
+# CONFIG_BLK_DEV_CS5536 is not set
+# CONFIG_BLK_DEV_CY82C693 is not set
+# CONFIG_BLK_DEV_DAC960 is not set
+# CONFIG_BLK_DEV_DELKIN is not set
+# CONFIG_BLK_DEV_DRBD is not set
+# CONFIG_BLK_DEV_DTC2278 is not set
+# CONFIG_BLK_DEV_FD is not set
+# CONFIG_BLK_DEV_GENERIC is not set
+# CONFIG_BLK_DEV_HD is not set
+# CONFIG_BLK_DEV_HPT366 is not set
+# CONFIG_BLK_DEV_HT6560B is not set
+# CONFIG_BLK_DEV_IDEACPI is not set
+# CONFIG_BLK_DEV_IDECD is not set
+# CONFIG_BLK_DEV_IDECS is not set
+# CONFIG_BLK_DEV_IDEPCI is not set
+# CONFIG_BLK_DEV_IDEPNP is not set
+# CONFIG_BLK_DEV_IDETAPE is not set
+# CONFIG_BLK_DEV_IDE_AU1XXX is not set
+# CONFIG_BLK_DEV_IDE_SATA is not set
+CONFIG_BLK_DEV_INITRD=y
+# CONFIG_BLK_DEV_INTEGRITY is not set
+# CONFIG_BLK_DEV_IO_TRACE is not set
+# CONFIG_BLK_DEV_IT8172 is not set
+# CONFIG_BLK_DEV_IT8213 is not set
+# CONFIG_BLK_DEV_IT821X is not set
+# CONFIG_BLK_DEV_JMICRON is not set
+# CONFIG_BLK_DEV_LOOP is not set
+CONFIG_BLK_DEV_LOOP_MIN_COUNT=8
+# CONFIG_BLK_DEV_NBD is not set
+# CONFIG_BLK_DEV_NS87415 is not set
+# CONFIG_BLK_DEV_NULL_BLK is not set
+# CONFIG_BLK_DEV_NVME is not set
+# CONFIG_BLK_DEV_OFFBOARD is not set
+# CONFIG_BLK_DEV_OPTI621 is not set
+# CONFIG_BLK_DEV_PCIESSD_MTIP32XX is not set
+# CONFIG_BLK_DEV_PDC202XX_NEW is not set
+# CONFIG_BLK_DEV_PDC202XX_OLD is not set
+# CONFIG_BLK_DEV_PIIX is not set
+# CONFIG_BLK_DEV_PLATFORM is not set
+# CONFIG_BLK_DEV_QD65XX is not set
+# CONFIG_BLK_DEV_RAM is not set
+# CONFIG_BLK_DEV_RBD is not set
+# CONFIG_BLK_DEV_RSXX is not set
+# CONFIG_BLK_DEV_RZ1000 is not set
+# CONFIG_BLK_DEV_SC1200 is not set
+# CONFIG_BLK_DEV_SD is not set
+# CONFIG_BLK_DEV_SIIMAGE is not set
+# CONFIG_BLK_DEV_SIS5513 is not set
+# CONFIG_BLK_DEV_SKD is not set
+# CONFIG_BLK_DEV_SL82C105 is not set
+# CONFIG_BLK_DEV_SLC90E66 is not set
+# CONFIG_BLK_DEV_SR is not set
+# CONFIG_BLK_DEV_SVWKS is not set
+# CONFIG_BLK_DEV_SX8 is not set
+# CONFIG_BLK_DEV_TC86C001 is not set
+# CONFIG_BLK_DEV_THROTTLING is not set
+# CONFIG_BLK_DEV_TRIFLEX is not set
+# CONFIG_BLK_DEV_TRM290 is not set
+# CONFIG_BLK_DEV_UB is not set
+# CONFIG_BLK_DEV_UMC8672 is not set
+# CONFIG_BLK_DEV_UMEM is not set
+# CONFIG_BLK_DEV_VIA82CXXX is not set
+# CONFIG_BLK_DEV_XIP is not set
+CONFIG_BLOCK=y
+# CONFIG_BMA180 is not set
+# CONFIG_BMC150_ACCEL is not set
+# CONFIG_BMG160 is not set
+# CONFIG_BMP085 is not set
+# CONFIG_BMP085_I2C is not set
+# CONFIG_BMP085_SPI is not set
+# CONFIG_BNA is not set
+# CONFIG_BNX2 is not set
+# CONFIG_BNX2X is not set
+# CONFIG_BONDING is not set
+# CONFIG_BOOKE_WDT is not set
+CONFIG_BOOKE_WDT_DEFAULT_TIMEOUT=3
+# CONFIG_BOOT_PRINTK_DELAY is not set
+CONFIG_BOOT_RAW=y
+# CONFIG_BPCTL is not set
+CONFIG_BPF=y
+# CONFIG_BPF_JIT is not set
+CONFIG_BPF_SYSCALL=y
+# CONFIG_BPQETHER is not set
+CONFIG_BQL=y
+CONFIG_BRANCH_PROFILE_NONE=y
+# CONFIG_BRCMFMAC is not set
+# CONFIG_BRCMSMAC is not set
+# CONFIG_BRCMSTB_GISB_ARB is not set
+CONFIG_BRIDGE=y
+# CONFIG_BRIDGE_EBT_802_3 is not set
+# CONFIG_BRIDGE_EBT_AMONG is not set
+# CONFIG_BRIDGE_EBT_ARP is not set
+# CONFIG_BRIDGE_EBT_ARPREPLY is not set
+# CONFIG_BRIDGE_EBT_BROUTE is not set
+# CONFIG_BRIDGE_EBT_DNAT is not set
+# CONFIG_BRIDGE_EBT_IP is not set
+# CONFIG_BRIDGE_EBT_IP6 is not set
+# CONFIG_BRIDGE_EBT_LIMIT is not set
+# CONFIG_BRIDGE_EBT_LOG is not set
+# CONFIG_BRIDGE_EBT_MARK is not set
+# CONFIG_BRIDGE_EBT_MARK_T is not set
+# CONFIG_BRIDGE_EBT_NFLOG is not set
+# CONFIG_BRIDGE_EBT_PKTTYPE is not set
+# CONFIG_BRIDGE_EBT_REDIRECT is not set
+# CONFIG_BRIDGE_EBT_SNAT is not set
+# CONFIG_BRIDGE_EBT_STP is not set
+# CONFIG_BRIDGE_EBT_T_FILTER is not set
+# CONFIG_BRIDGE_EBT_T_NAT is not set
+# CONFIG_BRIDGE_EBT_ULOG is not set
+# CONFIG_BRIDGE_EBT_VLAN is not set
+CONFIG_BRIDGE_IGMP_SNOOPING=y
+# CONFIG_BRIDGE_NETFILTER is not set
+# CONFIG_BRIDGE_NF_EBTABLES is not set
+# CONFIG_BRIDGE_VLAN_FILTERING is not set
+# CONFIG_BROADCOM_PHY is not set
+CONFIG_BROKEN_ON_SMP=y
+# CONFIG_BSD_DISKLABEL is not set
+# CONFIG_BSD_PROCESS_ACCT is not set
+# CONFIG_BSD_PROCESS_ACCT_V3 is not set
+# CONFIG_BT is not set
+# CONFIG_BTRFS_ASSERT is not set
+# CONFIG_BTRFS_DEBUG is not set
+# CONFIG_BTRFS_FS is not set
+# CONFIG_BTRFS_FS_RUN_SANITY_TESTS is not set
+# CONFIG_BT_ATH3K is not set
+# CONFIG_BT_BNEP is not set
+CONFIG_BT_BNEP_MC_FILTER=y
+CONFIG_BT_BNEP_PROTO_FILTER=y
+# CONFIG_BT_CMTP is not set
+# CONFIG_BT_HCIBCM203X is not set
+# CONFIG_BT_HCIBFUSB is not set
+# CONFIG_BT_HCIBLUECARD is not set
+# CONFIG_BT_HCIBPA10X is not set
+# CONFIG_BT_HCIBT3C is not set
+# CONFIG_BT_HCIBTSDIO is not set
+# CONFIG_BT_HCIBTUART is not set
+# CONFIG_BT_HCIBTUSB is not set
+# CONFIG_BT_HCIDTL1 is not set
+# CONFIG_BT_HCIUART is not set
+# CONFIG_BT_HCIUART_3WIRE is not set
+# CONFIG_BT_HCIUART_ATH3K is not set
+CONFIG_BT_HCIUART_BCSP=y
+CONFIG_BT_HCIUART_H4=y
+# CONFIG_BT_HCIUART_LL is not set
+# CONFIG_BT_HCIVHCI is not set
+# CONFIG_BT_HIDP is not set
+CONFIG_BT_L2CAP=y
+# CONFIG_BT_MRVL is not set
+# CONFIG_BT_RFCOMM is not set
+# CONFIG_BUILD_BIN2C is not set
+CONFIG_BT_RFCOMM_TTY=y
+CONFIG_BT_SCO=y
+CONFIG_BUG=y
+CONFIG_BUILDTIME_EXTABLE_SORT=y
+# CONFIG_C2PORT is not set
+# CONFIG_CADENCE_WATCHDOG is not set
+# CONFIG_CAIF is not set
+# CONFIG_CAN is not set
+# CONFIG_CAN_GS_USB is not set
+# CONFIG_CAN_M_CAN is not set
+# CONFIG_CAN_RCAR is not set
+# CONFIG_CAPI_AVM is not set
+# CONFIG_CAPI_EICON is not set
+# CONFIG_CAPI_TRACE is not set
+CONFIG_CARDBUS=y
+# CONFIG_CARDMAN_4000 is not set
+# CONFIG_CARDMAN_4040 is not set
+# CONFIG_CARL9170 is not set
+# CONFIG_CARMA_FPGA is not set
+# CONFIG_CARMA_FPGA_PROGRAM is not set
+# CONFIG_CASSINI is not set
+CONFIG_CAVIUM_OCTEON_HELPER=y
+# CONFIG_CAVIUM_OCTEON_REFERENCE_BOARD is not set
+# CONFIG_CAVIUM_OCTEON_SIMULATOR is not set
+# CONFIG_CAVIUM_OCTEON_SOC is not set
+# CONFIG_CB710_CORE is not set
+# CONFIG_CC_OPTIMIZE_FOR_SIZE is not set
+# CONFIG_CC_STACKPROTECTOR is not set
+CONFIG_CC_STACKPROTECTOR_NONE=y
+# CONFIG_CC_STACKPROTECTOR_REGULAR is not set
+# CONFIG_CC_STACKPROTECTOR_STRONG is not set
+# CONFIG_CDROM_PKTCDVD is not set
+# CONFIG_CED1401 is not set
+# CONFIG_CEPH_FS is not set
+# CONFIG_CEPH_LIB is not set
+# CONFIG_CFG80211 is not set
+# CONFIG_CFG80211_CERTIFICATION_ONUS is not set
+# CONFIG_CFG80211_DEBUGFS is not set
+# CONFIG_CFG80211_DEFAULT_PS is not set
+# CONFIG_CFG80211_DEVELOPER_WARNINGS is not set
+# CONFIG_CFG80211_INTERNAL_REGDB is not set
+# CONFIG_CFG80211_REG_DEBUG is not set
+# CONFIG_CFG80211_WEXT is not set
+# CONFIG_CGROUPS is not set
+# CONFIG_CGROUP_DEBUG is not set
+# CONFIG_CGROUP_NET_PRIO is not set
+# CONFIG_CHARGER_BQ2415X is not set
+# CONFIG_CHARGER_BQ24190 is not set
+# CONFIG_CHARGER_BQ24735 is not set
+# CONFIG_CHARGER_GPIO is not set
+# CONFIG_CHARGER_ISP1704 is not set
+# CONFIG_CHARGER_LP8727 is not set
+# CONFIG_CHARGER_MANAGER is not set
+# CONFIG_CHARGER_MAX8903 is not set
+# CONFIG_CHARGER_SMB347 is not set
+# CONFIG_CHARGER_TWL4030 is not set
+# CONFIG_CHECKPOINT_RESTORE is not set
+# CONFIG_CHELSIO_T1 is not set
+# CONFIG_CHELSIO_T3 is not set
+# CONFIG_CHELSIO_T4 is not set
+# CONFIG_CHELSIO_T4VF is not set
+# CONFIG_CHROME_PLATFORMS is not set
+# CONFIG_CHR_DEV_OSST is not set
+# CONFIG_CHR_DEV_SCH is not set
+# CONFIG_CHR_DEV_SG is not set
+# CONFIG_CHR_DEV_ST is not set
+# CONFIG_CICADA_PHY is not set
+# CONFIG_CIFS is not set
+# CONFIG_CIFS_ACL is not set
+# CONFIG_CIFS_DEBUG is not set
+# CONFIG_CIFS_DEBUG2 is not set
+# CONFIG_CIFS_FSCACHE is not set
+# CONFIG_CIFS_NFSD_EXPORT is not set
+CONFIG_CIFS_POSIX=y
+# CONFIG_CIFS_SMB2 is not set
+CONFIG_CIFS_STATS=y
+# CONFIG_CIFS_STATS2 is not set
+# CONFIG_CIFS_WEAK_PW_HASH is not set
+# CONFIG_CIFS_XATTR is not set
+# CONFIG_CLEANCACHE is not set
+# CONFIG_CLKSRC_VERSATILE is not set
+CONFIG_CLS_U32_MARK=y
+# CONFIG_CLS_U32_PERF is not set
+# CONFIG_CM32181 is not set
+# CONFIG_CM36651 is not set
+# CONFIG_CMA is not set
+CONFIG_CMDLINE=""
+# CONFIG_CMDLINE_BOOL is not set
+# CONFIG_CMDLINE_EXTEND is not set
+# CONFIG_CMDLINE_FORCE is not set
+# CONFIG_CMDLINE_FROM_BOOTLOADER is not set
+# CONFIG_CMDLINE_PARTITION is not set
+# CONFIG_CNIC is not set
+# CONFIG_CODA_FS is not set
+# CONFIG_CODE_PATCHING_SELFTEST is not set
+# CONFIG_COMEDI is not set
+# CONFIG_COMMON_CLK_DEBUG is not set
+# CONFIG_COMMON_CLK_PXA is not set
+# CONFIG_COMMON_CLK_QCOM is not set
+# CONFIG_COMMON_CLK_SI5351 is not set
+# CONFIG_COMMON_CLK_SI570 is not set
+# CONFIG_COMPACTION is not set
+# CONFIG_COMPAL_LAPTOP is not set
+# CONFIG_COMPAT_BRK is not set
+# CONFIG_COMPILE_TEST is not set
+# CONFIG_CONFIGFS_FS is not set
+# CONFIG_CONNECTOR is not set
+CONFIG_CONSTRUCTORS=y
+# CONFIG_CONTEXT_SWITCH_TRACER is not set
+# CONFIG_COPS is not set
+# CONFIG_CORDIC is not set
+# CONFIG_COREDUMP is not set
+# CONFIG_CORE_DUMP_DEFAULT_ELF_HEADERS is not set
+# CONFIG_CPA_DEBUG is not set
+# CONFIG_CPU_DCACHE_DISABLE is not set
+# CONFIG_CPU_FREQ is not set
+# CONFIG_CPU_IDLE is not set
+# CONFIG_CPU_IDLE_GOV_MENU is not set
+# CONFIG_CPU_IDLE_MULTIPLE_DRIVERS is not set
+# CONFIG_CRAMFS is not set
+CONFIG_CRASHLOG=y
+# CONFIG_CRASH_DUMP is not set
+# CONFIG_CRC16 is not set
+CONFIG_CRC32=y
+# CONFIG_CRC32_BIT is not set
+CONFIG_CRC32_SARWATE=y
+# CONFIG_CRC32_SELFTEST is not set
+# CONFIG_CRC32_SLICEBY4 is not set
+# CONFIG_CRC32_SLICEBY8 is not set
+# CONFIG_CRC7 is not set
+# CONFIG_CRC8 is not set
+# CONFIG_CRC_CCITT is not set
+# CONFIG_CRC_ITU_T is not set
+# CONFIG_CRC_T10DIF is not set
+CONFIG_CROSS_COMPILE=""
+# CONFIG_CROSS_MEMORY_ATTACH is not set
+CONFIG_CRYPTO=y
+# CONFIG_CRYPTO_AEAD is not set
+CONFIG_CRYPTO_AES=y
+# CONFIG_CRYPTO_AES_586 is not set
+# CONFIG_CRYPTO_AES_ARM is not set
+# CONFIG_CRYPTO_AES_ARM_BS is not set
+# CONFIG_CRYPTO_AES_NI_INTEL is not set
+CONFIG_CRYPTO_ALGAPI=y
+CONFIG_CRYPTO_ALGAPI2=y
+# CONFIG_CRYPTO_ANSI_CPRNG is not set
+# CONFIG_CRYPTO_ANUBIS is not set
+CONFIG_CRYPTO_ARC4=y
+# CONFIG_CRYPTO_AUTHENC is not set
+CONFIG_CRYPTO_BLKCIPHER=y
+CONFIG_CRYPTO_BLKCIPHER2=y
+# CONFIG_CRYPTO_BLOWFISH is not set
+# CONFIG_CRYPTO_CAMELLIA is not set
+# CONFIG_CRYPTO_CAST5 is not set
+# CONFIG_CRYPTO_CAST6 is not set
+# CONFIG_CRYPTO_CBC is not set
+# CONFIG_CRYPTO_CCM is not set
+# CONFIG_CRYPTO_CMAC is not set
+# CONFIG_CRYPTO_CRC32 is not set
+# CONFIG_CRYPTO_CRC32C is not set
+# CONFIG_CRYPTO_CRC32C_INTEL is not set
+# CONFIG_CRYPTO_CRCT10DIF is not set
+# CONFIG_CRYPTO_CRYPTD is not set
+# CONFIG_CRYPTO_CTR is not set
+# CONFIG_CRYPTO_CTS is not set
+# CONFIG_CRYPTO_DEFLATE is not set
+# CONFIG_CRYPTO_DES is not set
+# CONFIG_CRYPTO_DEV_ATMEL_AES is not set
+# CONFIG_CRYPTO_DEV_ATMEL_SHA is not set
+# CONFIG_CRYPTO_DEV_ATMEL_TDES is not set
+# CONFIG_CRYPTO_DEV_CCP is not set
+# CONFIG_CRYPTO_DEV_FSL_CAAM is not set
+# CONFIG_CRYPTO_DEV_HIFN_795X is not set
+# CONFIG_CRYPTO_DEV_MV_CESA is not set
+# CONFIG_CRYPTO_DEV_QAT_DH895xCC is not set
+# CONFIG_CRYPTO_DEV_QCE is not set
+# CONFIG_CRYPTO_DEV_SAHARA is not set
+# CONFIG_CRYPTO_DEV_TALITOS is not set
+# CONFIG_CRYPTO_DRBG_MENU is not set
+# CONFIG_CRYPTO_ECB is not set
+# CONFIG_CRYPTO_FCRYPT is not set
+# CONFIG_CRYPTO_FIPS is not set
+# CONFIG_CRYPTO_GCM is not set
+# CONFIG_CRYPTO_GF128MUL is not set
+# CONFIG_CRYPTO_GHASH is not set
+# CONFIG_CRYPTO_GHASH_CLMUL_NI_INTEL is not set
+# CONFIG_CRYPTO_HASH is not set
+# CONFIG_CRYPTO_HMAC is not set
+# CONFIG_CRYPTO_HW is not set
+# CONFIG_CRYPTO_KHAZAD is not set
+# CONFIG_CRYPTO_LRW is not set
+# CONFIG_CRYPTO_LZ4 is not set
+# CONFIG_CRYPTO_LZ4HC is not set
+# CONFIG_CRYPTO_LZO is not set
+# CONFIG_CRYPTO_MANAGER is not set
+# CONFIG_CRYPTO_MANAGER2 is not set
+CONFIG_CRYPTO_MANAGER_DISABLE_TESTS=y
+# CONFIG_CRYPTO_MCRYPTD is not set
+# CONFIG_CRYPTO_MD4 is not set
+# CONFIG_CRYPTO_MD5 is not set
+# CONFIG_CRYPTO_MICHAEL_MIC is not set
+# CONFIG_CRYPTO_NULL is not set
+# CONFIG_CRYPTO_PCBC is not set
+# CONFIG_CRYPTO_PCOMP is not set
+# CONFIG_CRYPTO_PCOMP2 is not set
+# CONFIG_CRYPTO_PCRYPT is not set
+# CONFIG_CRYPTO_RMD128 is not set
+# CONFIG_CRYPTO_RMD160 is not set
+# CONFIG_CRYPTO_RMD256 is not set
+# CONFIG_CRYPTO_RMD320 is not set
+# CONFIG_CRYPTO_RNG is not set
+# CONFIG_CRYPTO_SALSA20 is not set
+# CONFIG_CRYPTO_SALSA20_586 is not set
+# CONFIG_CRYPTO_SEED is not set
+# CONFIG_CRYPTO_SEQIV is not set
+# CONFIG_CRYPTO_SERPENT is not set
+# CONFIG_CRYPTO_SHA1 is not set
+# CONFIG_CRYPTO_SHA1_ARM is not set
+# CONFIG_CRYPTO_SHA256 is not set
+# CONFIG_CRYPTO_SHA512 is not set
+# CONFIG_CRYPTO_TEA is not set
+# CONFIG_CRYPTO_TEST is not set
+# CONFIG_CRYPTO_TGR192 is not set
+# CONFIG_CRYPTO_TWOFISH is not set
+# CONFIG_CRYPTO_TWOFISH_586 is not set
+# CONFIG_CRYPTO_TWOFISH_COMMON is not set
+# CONFIG_CRYPTO_USER is not set
+# CONFIG_CRYPTO_USER_API_HASH is not set
+# CONFIG_CRYPTO_USER_API_SKCIPHER is not set
+# CONFIG_CRYPTO_VMAC is not set
+# CONFIG_CRYPTO_WP512 is not set
+# CONFIG_CRYPTO_XCBC is not set
+# CONFIG_CRYPTO_XTS is not set
+# CONFIG_CRYPTO_XZ is not set
+# CONFIG_CRYPTO_ZLIB is not set
+# CONFIG_CRYSTALHD is not set
+# CONFIG_CS5535_MFGPT is not set
+# CONFIG_CS89x0 is not set
+# CONFIG_CUSE is not set
+# CONFIG_CW1200 is not set
+# CONFIG_CXL_BASE is not set
+# CONFIG_CXT1E1 is not set
+# CONFIG_CYPRESS_FIRMWARE is not set
+# CONFIG_DAVICOM_PHY is not set
+# CONFIG_DCB is not set
+# CONFIG_DDR is not set
+# CONFIG_DE600 is not set
+# CONFIG_DE620 is not set
+# CONFIG_DEBUG_ATOMIC_SLEEP is not set
+# CONFIG_DEBUG_BLOCK_EXT_DEVT is not set
+# CONFIG_DEBUG_BUGVERBOSE is not set
+# CONFIG_DEBUG_CREDENTIALS is not set
+# CONFIG_DEBUG_DEVRES is not set
+# CONFIG_DEBUG_DRIVER is not set
+# CONFIG_DEBUG_FORCE_WEAK_PER_CPU is not set
+CONFIG_DEBUG_FS=y
+# CONFIG_DEBUG_GPIO is not set
+# CONFIG_DEBUG_HIGHMEM is not set
+# CONFIG_DEBUG_ICEDCC is not set
+# CONFIG_DEBUG_INFO is not set
+# CONFIG_DEBUG_INFO_DWARF4 is not set
+CONFIG_DEBUG_INFO_REDUCED=y
+# CONFIG_DEBUG_INFO_SPLIT is not set
+CONFIG_DEBUG_KERNEL=y
+# CONFIG_DEBUG_KMEMLEAK is not set
+# CONFIG_DEBUG_KOBJECT is not set
+# CONFIG_DEBUG_KOBJECT_RELEASE is not set
+# CONFIG_DEBUG_LIST is not set
+# CONFIG_DEBUG_LL is not set
+# CONFIG_DEBUG_LL_UART_8250 is not set
+# CONFIG_DEBUG_LL_UART_PL01X is not set
+# CONFIG_DEBUG_LOCKDEP is not set
+# CONFIG_DEBUG_LOCKING_API_SELFTESTS is not set
+# CONFIG_DEBUG_LOCK_ALLOC is not set
+# CONFIG_DEBUG_MEMORY_INIT is not set
+# CONFIG_DEBUG_MUTEXES is not set
+# CONFIG_DEBUG_NOTIFIERS is not set
+# CONFIG_DEBUG_NX_TEST is not set
+# CONFIG_DEBUG_OBJECTS is not set
+# CONFIG_DEBUG_PAGEALLOC is not set
+# CONFIG_DEBUG_PERF_USE_VMALLOC is not set
+# CONFIG_DEBUG_PER_CPU_MAPS is not set
+# CONFIG_DEBUG_PI_LIST is not set
+# CONFIG_DEBUG_PINCTRL is not set
+# CONFIG_DEBUG_PREEMPT is not set
+# CONFIG_DEBUG_RODATA is not set
+# CONFIG_DEBUG_RT_MUTEXES is not set
+# CONFIG_DEBUG_SECTION_MISMATCH is not set
+# CONFIG_DEBUG_SEMIHOSTING is not set
+# CONFIG_DEBUG_SET_MODULE_RONX is not set
+# CONFIG_DEBUG_SG is not set
+# CONFIG_DEBUG_SHIRQ is not set
+# CONFIG_DEBUG_SLAB is not set
+# CONFIG_DEBUG_SPINLOCK is not set
+# CONFIG_DEBUG_STACKOVERFLOW is not set
+# CONFIG_DEBUG_STACK_USAGE is not set
+# CONFIG_DEBUG_STRICT_USER_COPY_CHECKS is not set
+# CONFIG_DEBUG_UART_BCM63XX is not set
+# CONFIG_DEBUG_VM is not set
+# CONFIG_DEBUG_WRITECOUNT is not set
+# CONFIG_DEBUG_WW_MUTEX_SLOWPATH is not set
+# CONFIG_DEBUG_ZBOOT is not set
+# CONFIG_DECNET is not set
+CONFIG_DEFAULT_CUBIC=y
+CONFIG_DEFAULT_DEADLINE=y
+CONFIG_DEFAULT_HOSTNAME="(none)"
+CONFIG_DEFAULT_IOSCHED="deadline"
+CONFIG_DEFAULT_MESSAGE_LOGLEVEL=4
+CONFIG_DEFAULT_MMAP_MIN_ADDR=4096
+# CONFIG_DEFAULT_NOOP is not set
+# CONFIG_DEFAULT_RENO is not set
+CONFIG_DEFAULT_SECURITY=""
+CONFIG_DEFAULT_SECURITY_DAC=y
+CONFIG_DEFAULT_TCP_CONG="cubic"
+CONFIG_DEFCONFIG_LIST="/lib/modules/$UNAME_RELEASE/.config"
+# CONFIG_DELL_SMO8800 is not set
+# CONFIG_DEPRECATED_PARAM_STRUCT is not set
+# CONFIG_DETECT_HUNG_TASK is not set
+# CONFIG_DEVKMEM is not set
+CONFIG_DEVPORT=y
+# CONFIG_DEVPTS_MULTIPLE_INSTANCES is not set
+# CONFIG_DEVTMPFS is not set
+# CONFIG_DEVTMPFS_MOUNT is not set
+# CONFIG_DGAP is not set
+# CONFIG_DGNC is not set
+# CONFIG_DGRP is not set
+# CONFIG_DHT11 is not set
+# CONFIG_DIRECT_IO is not set
+CONFIG_DISABLE_DEV_COREDUMP=y
+# CONFIG_DISCONTIGMEM_MANUAL is not set
+# CONFIG_DISPLAY_CONNECTOR_ANALOG_TV is not set
+# CONFIG_DISPLAY_CONNECTOR_DVI is not set
+# CONFIG_DISPLAY_CONNECTOR_HDMI is not set
+# CONFIG_DISPLAY_ENCODER_TFP410 is not set
+# CONFIG_DISPLAY_ENCODER_TPD12S015 is not set
+# CONFIG_DISPLAY_PANEL_DPI is not set
+# CONFIG_DISPLAY_PANEL_LGPHILIPS_LB035Q02 is not set
+# CONFIG_DISPLAY_PANEL_TPO_TD028TTEC1 is not set
+# CONFIG_DISPLAY_PANEL_TPO_TD043MTEA1 is not set
+# CONFIG_DISPLAY_SUPPORT is not set
+# CONFIG_DL2K is not set
+# CONFIG_DLM is not set
+# CONFIG_DM9000 is not set
+# CONFIG_DMADEVICES is not set
+# CONFIG_DMADEVICES_DEBUG is not set
+# CONFIG_DMASCC is not set
+# CONFIG_DMATEST is not set
+# CONFIG_DMA_API_DEBUG is not set
+# CONFIG_DMA_ENGINE is not set
+# CONFIG_DMA_SHARED_BUFFER is not set
+# CONFIG_DM_CACHE is not set
+# CONFIG_DM_DEBUG is not set
+# CONFIG_DM_DELAY is not set
+# CONFIG_DM_ERA is not set
+# CONFIG_DM_FLAKEY is not set
+# CONFIG_DM_LOG_USERSPACE is not set
+# CONFIG_DM_MULTIPATH is not set
+# CONFIG_DM_RAID is not set
+# CONFIG_DM_SWITCH is not set
+# CONFIG_DM_THIN_PROVISIONING is not set
+# CONFIG_DM_UEVENT is not set
+# CONFIG_DM_VERITY is not set
+# CONFIG_DM_ZERO is not set
+# CONFIG_DNET is not set
+# CONFIG_DNOTIFY is not set
+# CONFIG_DNS_RESOLVER is not set
+CONFIG_DOUBLEFAULT=y
+CONFIG_DQL=y
+# CONFIG_DRAGONRISE_FF is not set
+# CONFIG_DRM is not set
+# CONFIG_DS1682 is not set
+# CONFIG_DTLK is not set
+# CONFIG_DUMMY is not set
+# CONFIG_DUMMY_IRQ is not set
+# CONFIG_DVB_AU8522_V4L is not set
+# CONFIG_DVB_CORE is not set
+# CONFIG_DVB_DUMMY_FE is not set
+# CONFIG_DVB_TUNER_DIB0070 is not set
+# CONFIG_DVB_TUNER_DIB0090 is not set
+# CONFIG_DW_DMAC is not set
+# CONFIG_DW_WATCHDOG is not set
+# CONFIG_DWC3_HOST_USB3_LPM_ENABLE is not set
+# CONFIG_DX_SEP is not set
+# CONFIG_DYNAMIC_DEBUG is not set
+# CONFIG_E100 is not set
+# CONFIG_E1000 is not set
+# CONFIG_E1000E is not set
+# CONFIG_E2100 is not set
+# CONFIG_EARLY_PRINTK_8250 is not set
+# CONFIG_EASYCAP is not set
+# CONFIG_ECHO is not set
+# CONFIG_ECONET is not set
+# CONFIG_ECRYPT_FS is not set
+# CONFIG_EDAC is not set
+# CONFIG_EEPROM_93CX6 is not set
+# CONFIG_EEPROM_93XX46 is not set
+# CONFIG_EEPROM_AT24 is not set
+# CONFIG_EEPROM_AT25 is not set
+# CONFIG_EEPROM_DIGSY_MTC_CFG is not set
+# CONFIG_EEPROM_LEGACY is not set
+# CONFIG_EEPROM_MAX6875 is not set
+# CONFIG_EEXPRESS is not set
+# CONFIG_EEXPRESS_PRO is not set
+CONFIG_EFI_PARTITION=y
+# CONFIG_EFS_FS is not set
+# CONFIG_ELF_CORE is not set
+# CONFIG_EMAC_ROCKCHIP is not set
+CONFIG_EMBEDDED=y
+# CONFIG_EM_TIMER_STI is not set
+# CONFIG_ENABLE_MUST_CHECK is not set
+CONFIG_ENABLE_WARN_DEPRECATED=y
+# CONFIG_ENC28J60 is not set
+# CONFIG_ENCLOSURE_SERVICES is not set
+# CONFIG_ENCRYPTED_KEYS is not set
+# CONFIG_ENIC is not set
+# CONFIG_EPAPR_PARAVIRT is not set
+# CONFIG_EPIC100 is not set
+CONFIG_EPOLL=y
+# CONFIG_EQUALIZER is not set
+# CONFIG_ET131X is not set
+# CONFIG_GATEWORKS_GW16083 is not set
+# CONFIG_GLOB_SELFTEST is not set
+# CONFIG_GS_FPGABOOT is not set
+# CONFIG_ETH16I is not set
+CONFIG_ETHERNET=y
+# CONFIG_ETHOC is not set
+CONFIG_EVENTFD=y
+# CONFIG_EVENT_POWER_TRACING_DEPRECATED is not set
+# CONFIG_EWRK3 is not set
+CONFIG_EXPERIMENTAL=y
+CONFIG_EXPERT=y
+# CONFIG_EXPORTFS is not set
+# CONFIG_EXT2_FS is not set
+# CONFIG_EXT2_FS_XATTR is not set
+# CONFIG_EXT2_FS_XIP is not set
+# CONFIG_EXT3_DEFAULTS_TO_ORDERED is not set
+# CONFIG_EXT3_FS is not set
+# CONFIG_EXT3_FS_XATTR is not set
+# CONFIG_EXT4_DEBUG is not set
+# CONFIG_EXT4_FS is not set
+# CONFIG_EXT4_FS_POSIX_ACL is not set
+# CONFIG_EXT4_FS_SECURITY is not set
+CONFIG_EXT4_FS_XATTR=y
+CONFIG_EXT4_USE_FOR_EXT23=y
+# CONFIG_EXTCON is not set
+CONFIG_EXTRA_FIRMWARE=""
+CONFIG_EXTRA_TARGETS=""
+# CONFIG_EXYNOS_ADC is not set
+# CONFIG_EXYNOS_VIDEO is not set
+# CONFIG_EZX_PCAP is not set
+# CONFIG_F2FS_FS is not set
+# CONFIG_FAIR_GROUP_SCHED is not set
+# CONFIG_FANOTIFY is not set
+CONFIG_FAT_DEFAULT_CODEPAGE=437
+CONFIG_FAT_DEFAULT_IOCHARSET="iso8859-1"
+# CONFIG_FAT_FS is not set
+# CONFIG_FAULT_INJECTION is not set
+# CONFIG_FB is not set
+# CONFIG_FB_3DFX is not set
+# CONFIG_FB_ARC is not set
+# CONFIG_FB_ARK is not set
+# CONFIG_FB_ARMCLCD is not set
+# CONFIG_FB_ASILIANT is not set
+# CONFIG_FB_ATY is not set
+# CONFIG_FB_ATY128 is not set
+# CONFIG_FB_AUO_K190X is not set
+# CONFIG_FB_BACKLIGHT is not set
+# CONFIG_FB_BOOT_VESA_SUPPORT is not set
+# CONFIG_FB_BROADSHEET is not set
+# CONFIG_FB_CARMINE is not set
+# CONFIG_FB_CFB_COPYAREA is not set
+# CONFIG_FB_CFB_FILLRECT is not set
+# CONFIG_FB_CFB_IMAGEBLIT is not set
+# CONFIG_FB_CFB_REV_PIXELS_IN_BYTE is not set
+# CONFIG_FB_CIRRUS is not set
+# CONFIG_FB_CYBER2000 is not set
+# CONFIG_FB_DA8XX is not set
+# CONFIG_FB_DDC is not set
+# CONFIG_FB_FOREIGN_ENDIAN is not set
+# CONFIG_FB_GEODE is not set
+# CONFIG_FB_GOLDFISH is not set
+# CONFIG_FB_HGA is not set
+# CONFIG_FB_I740 is not set
+# CONFIG_FB_IBM_GXT4500 is not set
+# CONFIG_FB_IMSTT is not set
+# CONFIG_FB_IMX is not set
+# CONFIG_FB_KYRO is not set
+# CONFIG_FB_LE80578 is not set
+# CONFIG_FB_MACMODES is not set
+# CONFIG_FB_MATROX is not set
+# CONFIG_FB_MB862XX is not set
+# CONFIG_FB_METRONOME is not set
+# CONFIG_FB_MODE_HELPERS is not set
+# CONFIG_FB_N411 is not set
+# CONFIG_FB_NEOMAGIC is not set
+# CONFIG_FB_NVIDIA is not set
+# CONFIG_FB_OF is not set
+# CONFIG_FB_OPENCORES is not set
+# CONFIG_FB_PM2 is not set
+# CONFIG_FB_PM3 is not set
+# CONFIG_FB_PS3 is not set
+# CONFIG_FB_PXA is not set
+# CONFIG_FB_RADEON is not set
+# CONFIG_FB_RIVA is not set
+# CONFIG_FB_S1D13XXX is not set
+# CONFIG_FB_S3 is not set
+# CONFIG_FB_SAVAGE is not set
+# CONFIG_FB_SIMPLE is not set
+# CONFIG_FB_SIS is not set
+# CONFIG_FB_SM7XX is not set
+# CONFIG_FB_SMSCUFX is not set
+# CONFIG_FB_SSD1307 is not set
+# CONFIG_FB_SVGALIB is not set
+# CONFIG_FB_SYS_COPYAREA is not set
+# CONFIG_FB_SYS_FILLRECT is not set
+# CONFIG_FB_SYS_FOPS is not set
+# CONFIG_FB_SYS_IMAGEBLIT is not set
+# CONFIG_FB_TILEBLITTING is not set
+# CONFIG_FB_TMIO is not set
+# CONFIG_FB_TRIDENT is not set
+# CONFIG_FB_UDL is not set
+# CONFIG_FB_UVESA is not set
+# CONFIG_FB_VGA16 is not set
+# CONFIG_FB_VIA is not set
+# CONFIG_FB_VIRTUAL is not set
+# CONFIG_FB_VOODOO1 is not set
+# CONFIG_FB_VT8623 is not set
+# CONFIG_FB_XGI is not set
+# CONFIG_FCOE is not set
+# CONFIG_FCOE_FNIC is not set
+# CONFIG_FDDI is not set
+# CONFIG_FEALNX is not set
+# CONFIG_FENCE_TRACE is not set
+# CONFIG_FHANDLE is not set
+CONFIG_FIB_RULES=y
+CONFIG_FILE_LOCKING=y
+# CONFIG_FIREWIRE is not set
+# CONFIG_FIREWIRE_NOSY is not set
+# CONFIG_FIREWIRE_SERIAL is not set
+# CONFIG_FIRMWARE_EDID is not set
+# CONFIG_FIRMWARE_IN_KERNEL is not set
+# CONFIG_FIRMWARE_MEMMAP is not set
+# CONFIG_FIXED_PHY is not set
+CONFIG_FLATMEM=y
+CONFIG_FLATMEM_MANUAL=y
+CONFIG_FLAT_NODE_MEM_MAP=y
+# CONFIG_FM10K is not set
+# CONFIG_FMC is not set
+# CONFIG_FORCEDETH is not set
+CONFIG_FORCE_MAX_ZONEORDER=11
+# CONFIG_FRAMEBUFFER_CONSOLE is not set
+# CONFIG_FRAME_POINTER is not set
+CONFIG_FRAME_WARN=1024
+# CONFIG_FREEZER is not set
+# CONFIG_FRONTSWAP is not set
+# CONFIG_FSCACHE is not set
+# CONFIG_FSL_EDMA is not set
+# CONFIG_FSL_XGMAC_MDIO is not set
+CONFIG_FSNOTIFY=y
+# CONFIG_FS_POSIX_ACL is not set
+# CONFIG_FT1000 is not set
+# CONFIG_FTGMAC100 is not set
+# CONFIG_FTL is not set
+# CONFIG_FTMAC100 is not set
+# CONFIG_FTRACE is not set
+# CONFIG_FTRACE_STARTUP_TEST is not set
+# CONFIG_FTR_FIXUP_SELFTEST is not set
+# CONFIG_FUJITSU_TABLET is not set
+# CONFIG_FUNCTION_TRACER is not set
+# CONFIG_FUSE_FS is not set
+# CONFIG_FUSION is not set
+# CONFIG_FUSION_FC is not set
+# CONFIG_FUSION_SAS is not set
+# CONFIG_FUSION_SPI is not set
+CONFIG_FUTEX=y
+CONFIG_FW_LOADER=y
+CONFIG_FW_LOADER_USER_HELPER=y
+CONFIG_FW_LOADER_USER_HELPER_FALLBACK=y
+CONFIG_GACT_PROB=y
+# CONFIG_GADGET_UAC1 is not set
+# CONFIG_GAMEPORT is not set
+# CONFIG_GCOV is not set
+# CONFIG_GCOV_KERNEL is not set
+# CONFIG_GENEVE is not set
+# CONFIG_GENERIC_ADC_BATTERY is not set
+CONFIG_GENERIC_CALIBRATE_DELAY=y
+# CONFIG_GENERIC_CPU_DEVICES is not set
+CONFIG_GENERIC_HARDIRQS=y
+CONFIG_GENERIC_HWEIGHT=y
+CONFIG_GENERIC_IRQ_PROBE=y
+CONFIG_GENERIC_NET_UTILS=y
+# CONFIG_GENERIC_PHY is not set
+CONFIG_GENERIC_TIME=y
+# CONFIG_GENWQE is not set
+# CONFIG_GFS2_FS is not set
+# CONFIG_GIGASET_CAPI is not set
+# CONFIG_GIGASET_DEBUG is not set
+# CONFIG_GP2AP020A00F is not set
+# CONFIG_GPIOLIB is not set
+# CONFIG_GPIO_74X164 is not set
+# CONFIG_GPIO_ADNP is not set
+# CONFIG_GPIO_ADP5588 is not set
+# CONFIG_GPIO_AMD8111 is not set
+# CONFIG_GPIO_BCM_KONA is not set
+# CONFIG_GPIO_BT8XX is not set
+# CONFIG_GPIO_CS5535 is not set
+# CONFIG_GPIO_DWAPB is not set
+# CONFIG_GPIO_EM is not set
+# CONFIG_GPIO_GENERIC_PLATFORM is not set
+# CONFIG_GPIO_GRGPIO is not set
+# CONFIG_GPIO_ICH is not set
+# CONFIG_GPIO_IT8761E is not set
+# CONFIG_GPIO_LANGWELL is not set
+# CONFIG_GPIO_MAX7300 is not set
+# CONFIG_GPIO_MAX7301 is not set
+# CONFIG_GPIO_MAX732X is not set
+# CONFIG_GPIO_MC33880 is not set
+# CONFIG_GPIO_MCP23S08 is not set
+# CONFIG_GPIO_ML_IOH is not set
+# CONFIG_GPIO_PCA953X is not set
+# CONFIG_GPIO_PCF857X is not set
+# CONFIG_GPIO_PCH is not set
+# CONFIG_GPIO_PL061 is not set
+# CONFIG_GPIO_RCAR is not set
+# CONFIG_GPIO_RDC321X is not set
+# CONFIG_GPIO_SCH is not set
+# CONFIG_GPIO_SCH311X is not set
+# CONFIG_GPIO_SX150X is not set
+# CONFIG_GPIO_SYSCON is not set
+# CONFIG_GPIO_SYSFS is not set
+# CONFIG_GPIO_TS5500 is not set
+# CONFIG_GPIO_VX855 is not set
+# CONFIG_GPIO_WATCHDOG is not set
+# CONFIG_GPIO_WDT is not set
+# CONFIG_GPIO_XILINX is not set
+# CONFIG_GPIO_ZEVIO is not set
+# CONFIG_GREENASIA_FF is not set
+# CONFIG_HAMACHI is not set
+# CONFIG_HAMRADIO is not set
+# CONFIG_HAPPYMEAL is not set
+# CONFIG_HARDLOCKUP_DETECTOR is not set
+# CONFIG_HAVE_AOUT is not set
+# CONFIG_HAVE_ARM_ARCH_TIMER is not set
+CONFIG_HAVE_KPROBES=y
+CONFIG_HAVE_KRETPROBES=y
+# CONFIG_HCALL_STATS is not set
+# CONFIG_HDLC is not set
+# CONFIG_HDLC_CISCO is not set
+# CONFIG_HDLC_FR is not set
+# CONFIG_HDLC_PPP is not set
+# CONFIG_HDLC_RAW is not set
+# CONFIG_HDLC_RAW_ETH is not set
+# CONFIG_HDQ_MASTER_OMAP is not set
+# CONFIG_HEADERS_CHECK is not set
+# CONFIG_HERMES is not set
+# CONFIG_HFSPLUS_FS is not set
+# CONFIG_HFSPLUS_FS_POSIX_ACL is not set
+# CONFIG_HFS_FS is not set
+# CONFIG_HIBERNATION is not set
+# CONFIG_HID is not set
+# CONFIG_HIDRAW is not set
+# CONFIG_HID_A4TECH is not set
+# CONFIG_HID_ACRUX is not set
+# CONFIG_HID_ACRUX_FF is not set
+# CONFIG_HID_APPLE is not set
+# CONFIG_HID_APPLEIR is not set
+# CONFIG_HID_AUREAL is not set
+# CONFIG_HID_BELKIN is not set
+# CONFIG_HID_CHERRY is not set
+# CONFIG_HID_CHICONY is not set
+# CONFIG_HID_CP2112 is not set
+# CONFIG_HID_CYPRESS is not set
+# CONFIG_HID_DRAGONRISE is not set
+# CONFIG_HID_ELECOM is not set
+# CONFIG_HID_ELO is not set
+# CONFIG_HID_EMS_FF is not set
+# CONFIG_HID_EZKEY is not set
+# CONFIG_HID_GENERIC is not set
+# CONFIG_HID_GREENASIA is not set
+# CONFIG_HID_GT683R is not set
+# CONFIG_HID_GYRATION is not set
+# CONFIG_HID_HOLTEK is not set
+# CONFIG_HID_HUION is not set
+# CONFIG_HID_ICADE is not set
+# CONFIG_HID_KENSINGTON is not set
+# CONFIG_HID_KEYTOUCH is not set
+# CONFIG_HID_KYE is not set
+# CONFIG_HID_LCPOWER is not set
+# CONFIG_HID_LENOVO is not set
+# CONFIG_HID_LENOVO_TPKBD is not set
+# CONFIG_HID_LOGITECH is not set
+# CONFIG_HID_LOGITECH_DJ is not set
+# CONFIG_HID_LOGITECH_HIDPP is not set
+# CONFIG_HID_MAGICMOUSE is not set
+# CONFIG_HID_MICROSOFT is not set
+# CONFIG_HID_MONTEREY is not set
+# CONFIG_HID_MULTITOUCH is not set
+# CONFIG_HID_NTRIG is not set
+# CONFIG_HID_ORTEK is not set
+# CONFIG_HID_PANTHERLORD is not set
+# CONFIG_HID_PENMOUNT is not set
+# CONFIG_HID_PETALYNX is not set
+# CONFIG_HID_PICOLCD is not set
+# CONFIG_HID_PID is not set
+# CONFIG_HID_PRIMAX is not set
+# CONFIG_HID_PRODIKEYS is not set
+# CONFIG_HID_PS3REMOTE is not set
+# CONFIG_HID_QUANTA is not set
+# CONFIG_HID_RMI is not set
+# CONFIG_HID_ROCCAT is not set
+# CONFIG_HID_ROCCAT_ARVO is not set
+# CONFIG_HID_ROCCAT_KONE is not set
+# CONFIG_HID_ROCCAT_KONEPLUS is not set
+# CONFIG_HID_ROCCAT_KOVAPLUS is not set
+# CONFIG_HID_ROCCAT_PYRA is not set
+# CONFIG_HID_SAITEK is not set
+# CONFIG_HID_SAMSUNG is not set
+# CONFIG_HID_SENSOR_HUB is not set
+# CONFIG_HID_SMARTJOYPLUS is not set
+# CONFIG_HID_SONY is not set
+# CONFIG_HID_SPEEDLINK is not set
+# CONFIG_HID_STEELSERIES is not set
+# CONFIG_HID_SUNPLUS is not set
+# CONFIG_HID_SUPPORT is not set
+# CONFIG_HID_THINGM is not set
+# CONFIG_HID_THRUSTMASTER is not set
+# CONFIG_HID_TIVO is not set
+# CONFIG_HID_TOPSEED is not set
+# CONFIG_HID_TWINHAN is not set
+# CONFIG_HID_UCLOGIC is not set
+# CONFIG_HID_WACOM is not set
+# CONFIG_HID_WALTOP is not set
+# CONFIG_HID_WIIMOTE is not set
+# CONFIG_HID_XINMO is not set
+# CONFIG_HID_ZEROPLUS is not set
+# CONFIG_HID_ZYDACRON is not set
+# CONFIG_HIGHMEM is not set
+CONFIG_HIGH_RES_TIMERS=y
+# CONFIG_HIPPI is not set
+# CONFIG_HIX5HD2_GMAC is not set
+# CONFIG_HMC6352 is not set
+# CONFIG_HOSTAP is not set
+# CONFIG_HOSTAP_CS is not set
+# CONFIG_HOSTAP_PCI is not set
+# CONFIG_HOSTAP_PLX is not set
+CONFIG_HOTPLUG=y
+# CONFIG_HOTPLUG_CPU is not set
+# CONFIG_HOTPLUG_PCI is not set
+# CONFIG_HP100 is not set
+CONFIG_HPET_MMAP_DEFAULT=y
+# CONFIG_HPFS_FS is not set
+# CONFIG_HPLAN is not set
+# CONFIG_HPLAN_PLUS is not set
+# CONFIG_HP_ILO is not set
+# CONFIG_HP_WIRELESS is not set
+# CONFIG_HSI is not set
+# CONFIG_HSR is not set
+# CONFIG_HTC_EGPIO is not set
+# CONFIG_HTC_I2CPLD is not set
+# CONFIG_HTC_PASIC3 is not set
+# CONFIG_HUGETLB_PAGE is not set
+# CONFIG_HVC_DCC is not set
+# CONFIG_HVC_UDBG is not set
+# CONFIG_HWMON is not set
+# CONFIG_HWMON_DEBUG_CHIP is not set
+# CONFIG_HWMON_VID is not set
+# CONFIG_HWSPINLOCK_OMAP is not set
+CONFIG_HW_PERF_EVENTS=y
+# CONFIG_HW_RANDOM is not set
+# CONFIG_HW_RANDOM_AMD is not set
+# CONFIG_HW_RANDOM_ATMEL is not set
+# CONFIG_HW_RANDOM_EXYNOS is not set
+# CONFIG_HW_RANDOM_GEODE is not set
+# CONFIG_HW_RANDOM_INTEL is not set
+# CONFIG_HW_RANDOM_OMAP3_ROM is not set
+# CONFIG_HW_RANDOM_PPC4XX is not set
+# CONFIG_HW_RANDOM_TIMERIOMEM is not set
+# CONFIG_HW_RANDOM_VIA is not set
+# CONFIG_HYPERV is not set
+# CONFIG_HYSDN is not set
+CONFIG_HZ=100
+CONFIG_HZ_100=y
+# CONFIG_HZ_1000 is not set
+# CONFIG_HZ_1024 is not set
+# CONFIG_HZ_128 is not set
+# CONFIG_HZ_200 is not set
+# CONFIG_HZ_250 is not set
+# CONFIG_HZ_256 is not set
+# CONFIG_HZ_300 is not set
+# CONFIG_HZ_48 is not set
+# CONFIG_HZ_500 is not set
+# CONFIG_HZ_PERIODIC is not set
+# CONFIG_I2C is not set
+# CONFIG_I2C_ALGOBIT is not set
+# CONFIG_I2C_ALGOPCA is not set
+# CONFIG_I2C_ALGOPCF is not set
+# CONFIG_I2C_ALI1535 is not set
+# CONFIG_I2C_ALI1563 is not set
+# CONFIG_I2C_ALI15X3 is not set
+# CONFIG_I2C_AMD756 is not set
+# CONFIG_I2C_AMD8111 is not set
+# CONFIG_I2C_ARB_GPIO_CHALLENGE is not set
+# CONFIG_I2C_AU1550 is not set
+# CONFIG_I2C_BCM2835 is not set
+# CONFIG_I2C_CBUS_GPIO is not set
+# CONFIG_I2C_CHARDEV is not set
+# CONFIG_I2C_COMPAT is not set
+# CONFIG_I2C_DEBUG_ALGO is not set
+# CONFIG_I2C_DEBUG_BUS is not set
+# CONFIG_I2C_DEBUG_CORE is not set
+# CONFIG_I2C_DESIGNWARE is not set
+# CONFIG_I2C_DESIGNWARE_PCI is not set
+# CONFIG_I2C_DESIGNWARE_PLATFORM is not set
+# CONFIG_I2C_DIOLAN_U2C is not set
+# CONFIG_I2C_EG20T is not set
+# CONFIG_I2C_ELEKTOR is not set
+# CONFIG_I2C_GPIO is not set
+# CONFIG_I2C_HELPER_AUTO is not set
+# CONFIG_I2C_HID is not set
+# CONFIG_I2C_I801 is not set
+# CONFIG_I2C_IBM_IIC is not set
+# CONFIG_I2C_INTEL_MID is not set
+# CONFIG_I2C_ISCH is not set
+# CONFIG_I2C_ISMT is not set
+# CONFIG_I2C_MPC is not set
+# CONFIG_I2C_MUX is not set
+# CONFIG_I2C_MUX_PINCTRL is not set
+# CONFIG_I2C_MV64XXX is not set
+# CONFIG_I2C_NFORCE2 is not set
+# CONFIG_I2C_NOMADIK is not set
+# CONFIG_I2C_OCORES is not set
+# CONFIG_I2C_OCTEON is not set
+# CONFIG_I2C_PARPORT is not set
+# CONFIG_I2C_PARPORT_LIGHT is not set
+# CONFIG_I2C_PCA_ISA is not set
+# CONFIG_I2C_PCA_PLATFORM is not set
+# CONFIG_I2C_PIIX4 is not set
+# CONFIG_I2C_PXA_PCI is not set
+# CONFIG_I2C_RCAR is not set
+# CONFIG_I2C_RK3X is not set
+# CONFIG_I2C_ROBOTFUZZ_OSIF is not set
+# CONFIG_I2C_SCMI is not set
+# CONFIG_I2C_SH_MOBILE is not set
+# CONFIG_I2C_SIMTEC is not set
+# CONFIG_I2C_SIS5595 is not set
+# CONFIG_I2C_SIS630 is not set
+# CONFIG_I2C_SIS96X is not set
+# CONFIG_I2C_SMBUS is not set
+# CONFIG_I2C_STUB is not set
+# CONFIG_I2C_TAOS_EVM is not set
+# CONFIG_I2C_TINY_USB is not set
+# CONFIG_I2C_VERSATILE is not set
+# CONFIG_I2C_VIA is not set
+# CONFIG_I2C_VIAPRO is not set
+# CONFIG_I2C_XILINX is not set
+# CONFIG_I2O is not set
+# CONFIG_I40E is not set
+# CONFIG_I40EVF is not set
+# CONFIG_I6300ESB_WDT is not set
+# CONFIG_I82092 is not set
+# CONFIG_I82365 is not set
+# CONFIG_IBM_ASM is not set
+# CONFIG_IBM_EMAC_DEBUG is not set
+# CONFIG_IBM_EMAC_EMAC4 is not set
+# CONFIG_IBM_EMAC_MAL_CLR_ICINTSTAT is not set
+# CONFIG_IBM_EMAC_MAL_COMMON_ERR is not set
+# CONFIG_IBM_EMAC_NO_FLOW_CTRL is not set
+# CONFIG_IBM_EMAC_RGMII is not set
+# CONFIG_IBM_EMAC_TAH is not set
+# CONFIG_IBM_EMAC_ZMII is not set
+# CONFIG_ICPLUS_PHY is not set
+# CONFIG_ICS932S401 is not set
+# CONFIG_IDE is not set
+# CONFIG_IDEAPAD_LAPTOP is not set
+# CONFIG_IDE_GD is not set
+# CONFIG_IDE_PHISON is not set
+# CONFIG_IDE_PROC_FS is not set
+# CONFIG_IDE_TASK_IOCTL is not set
+# CONFIG_IEEE802154 is not set
+# CONFIG_IEEE802154_FAKEHARD is not set
+# CONFIG_IFB is not set
+# CONFIG_IGB is not set
+# CONFIG_IGBVF is not set
+# CONFIG_IIO is not set
+# CONFIG_IIO_BUFFER_CB is not set
+CONFIG_IIO_CONSUMERS_PER_TRIGGER=2
+# CONFIG_IIO_GPIO_TRIGGER is not set
+# CONFIG_IIO_INTERRUPT_TRIGGER is not set
+# CONFIG_IIO_PERIODIC_RTC_TRIGGER is not set
+# CONFIG_IIO_SIMPLE_DUMMY is not set
+# CONFIG_IIO_ST_ACCEL_3AXIS is not set
+# CONFIG_IIO_ST_GYRO_3AXIS is not set
+# CONFIG_IIO_ST_MAGN_3AXIS is not set
+# CONFIG_IIO_ST_PRESS is not set
+# CONFIG_IIO_SYSFS_TRIGGER is not set
+# CONFIG_IKCONFIG is not set
+# CONFIG_IKCONFIG_PROC is not set
+# CONFIG_IMAGE_CMDLINE_HACK is not set
+# CONFIG_IMX_IPUV3_CORE is not set
+CONFIG_INET=y
+# CONFIG_INET6_AH is not set
+# CONFIG_INET6_ESP is not set
+# CONFIG_INET6_IPCOMP is not set
+# CONFIG_INET6_TUNNEL is not set
+# CONFIG_INET6_XFRM_MODE_BEET is not set
+# CONFIG_INET6_XFRM_MODE_ROUTEOPTIMIZATION is not set
+# CONFIG_INET6_XFRM_MODE_TRANSPORT is not set
+# CONFIG_INET6_XFRM_MODE_TUNNEL is not set
+# CONFIG_INET6_XFRM_TUNNEL is not set
+# CONFIG_INET_AH is not set
+# CONFIG_INET_DIAG is not set
+# CONFIG_INET_ESP is not set
+# CONFIG_INET_IPCOMP is not set
+# CONFIG_INET_LRO is not set
+# CONFIG_INET_TCP_DIAG is not set
+# CONFIG_INET_TUNNEL is not set
+# CONFIG_INET_UDP_DIAG is not set
+# CONFIG_INET_XFRM_MODE_BEET is not set
+# CONFIG_INET_XFRM_MODE_TRANSPORT is not set
+# CONFIG_INET_XFRM_MODE_TUNNEL is not set
+# CONFIG_INET_XFRM_TUNNEL is not set
+# CONFIG_INFINIBAND is not set
+# CONFIG_INFTL is not set
+# CONFIG_INITRAMFS_COMPRESSION_BZIP2 is not set
+# CONFIG_INITRAMFS_COMPRESSION_GZIP is not set
+# CONFIG_INITRAMFS_COMPRESSION_LZMA is not set
+CONFIG_INITRAMFS_COMPRESSION_NONE=y
+CONFIG_INIT_ENV_ARG_LIMIT=32
+# CONFIG_INLINE_READ_LOCK is not set
+# CONFIG_INLINE_READ_LOCK_BH is not set
+# CONFIG_INLINE_READ_LOCK_IRQ is not set
+# CONFIG_INLINE_READ_LOCK_IRQSAVE is not set
+# CONFIG_INLINE_READ_TRYLOCK is not set
+CONFIG_INLINE_READ_UNLOCK=y
+# CONFIG_INLINE_READ_UNLOCK_BH is not set
+CONFIG_INLINE_READ_UNLOCK_IRQ=y
+# CONFIG_INLINE_READ_UNLOCK_IRQRESTORE is not set
+# CONFIG_INLINE_SPIN_LOCK is not set
+# CONFIG_INLINE_SPIN_LOCK_BH is not set
+# CONFIG_INLINE_SPIN_LOCK_IRQ is not set
+# CONFIG_INLINE_SPIN_LOCK_IRQSAVE is not set
+# CONFIG_INLINE_SPIN_TRYLOCK is not set
+# CONFIG_INLINE_SPIN_TRYLOCK_BH is not set
+CONFIG_INLINE_SPIN_UNLOCK=y
+# CONFIG_INLINE_SPIN_UNLOCK_BH is not set
+CONFIG_INLINE_SPIN_UNLOCK_IRQ=y
+# CONFIG_INLINE_SPIN_UNLOCK_IRQRESTORE is not set
+# CONFIG_INLINE_WRITE_LOCK is not set
+# CONFIG_INLINE_WRITE_LOCK_BH is not set
+# CONFIG_INLINE_WRITE_LOCK_IRQ is not set
+# CONFIG_INLINE_WRITE_LOCK_IRQSAVE is not set
+# CONFIG_INLINE_WRITE_TRYLOCK is not set
+CONFIG_INLINE_WRITE_UNLOCK=y
+# CONFIG_INLINE_WRITE_UNLOCK_BH is not set
+CONFIG_INLINE_WRITE_UNLOCK_IRQ=y
+# CONFIG_INLINE_WRITE_UNLOCK_IRQRESTORE is not set
+CONFIG_INOTIFY_USER=y
+# CONFIG_INPUT is not set
+# CONFIG_INPUT_AD714X is not set
+# CONFIG_INPUT_ADXL34X is not set
+# CONFIG_INPUT_APANEL is not set
+# CONFIG_INPUT_ATI_REMOTE is not set
+# CONFIG_INPUT_ATI_REMOTE2 is not set
+# CONFIG_INPUT_ATLAS_BTNS is not set
+# CONFIG_INPUT_BMA150 is not set
+# CONFIG_INPUT_CM109 is not set
+# CONFIG_INPUT_CMA3000 is not set
+# CONFIG_INPUT_DRV260X_HAPTICS is not set
+# CONFIG_INPUT_DRV2667_HAPTICS is not set
+# CONFIG_INPUT_EVBUG is not set
+# CONFIG_INPUT_EVDEV is not set
+# CONFIG_INPUT_FF_MEMLESS is not set
+# CONFIG_INPUT_GP2A is not set
+# CONFIG_INPUT_GPIO_BEEPER is not set
+# CONFIG_INPUT_GPIO_ROTARY_ENCODER is not set
+# CONFIG_INPUT_GPIO_TILT_POLLED is not set
+# CONFIG_INPUT_IDEAPAD_SLIDEBAR is not set
+# CONFIG_INPUT_IMS_PCU is not set
+# CONFIG_INPUT_JOYDEV is not set
+# CONFIG_INPUT_JOYSTICK is not set
+# CONFIG_INPUT_KEYBOARD is not set
+# CONFIG_INPUT_KEYSPAN_REMOTE is not set
+# CONFIG_INPUT_KXTJ9 is not set
+# CONFIG_INPUT_MATRIXKMAP is not set
+CONFIG_INPUT_MISC=y
+# CONFIG_INPUT_MMA8450 is not set
+# CONFIG_INPUT_MOUSE is not set
+# CONFIG_INPUT_MOUSEDEV is not set
+# CONFIG_INPUT_MPU3050 is not set
+# CONFIG_INPUT_PCF8574 is not set
+# CONFIG_INPUT_PCSPKR is not set
+# CONFIG_INPUT_POLLDEV is not set
+# CONFIG_INPUT_POWERMATE is not set
+# CONFIG_INPUT_PWM_BEEPER is not set
+# CONFIG_INPUT_SOC_BUTTON_ARRAY is not set
+# CONFIG_INPUT_SPARSEKMAP is not set
+# CONFIG_INPUT_TABLET is not set
+# CONFIG_INPUT_TOUCHSCREEN is not set
+# CONFIG_INPUT_UINPUT is not set
+# CONFIG_INPUT_WISTRON_BTNS is not set
+# CONFIG_INPUT_YEALINK is not set
+# CONFIG_INT340X_THERMAL is not set
+# CONFIG_INTEL_IDLE is not set
+# CONFIG_INTEL_MEI is not set
+# CONFIG_INTEL_MEI_ME is not set
+# CONFIG_INTEL_MEI_TXE is not set
+# CONFIG_INTEL_MIC_CARD is not set
+# CONFIG_INTEL_MIC_HOST is not set
+# CONFIG_INTEL_MID_PTI is not set
+# CONFIG_INTEL_OAKTRAIL is not set
+# CONFIG_INTEL_RST is not set
+# CONFIG_INTEL_SMARTCONNECT is not set
+# CONFIG_INTEL_SOC_PMIC is not set
+# CONFIG_INTERVAL_TREE_TEST is not set
+# CONFIG_INV_MPU6050_IIO is not set
+# CONFIG_IOMMU_SUPPORT is not set
+# CONFIG_IOSCHED_CFQ is not set
+CONFIG_IOSCHED_DEADLINE=y
+CONFIG_IOSCHED_NOOP=y
+# CONFIG_IP1000 is not set
+# CONFIG_IP17XX_PHY is not set
+# CONFIG_IP6_NF_FILTER is not set
+# CONFIG_IP6_NF_IPTABLES is not set
+# CONFIG_IP6_NF_MANGLE is not set
+# CONFIG_IP6_NF_MATCH_AH is not set
+# CONFIG_IP6_NF_MATCH_EUI64 is not set
+# CONFIG_IP6_NF_MATCH_FRAG is not set
+# CONFIG_IP6_NF_MATCH_HL is not set
+# CONFIG_IP6_NF_MATCH_IPV6HEADER is not set
+# CONFIG_IP6_NF_MATCH_MH is not set
+# CONFIG_IP6_NF_MATCH_OPTS is not set
+# CONFIG_IP6_NF_MATCH_RPFILTER is not set
+# CONFIG_IP6_NF_MATCH_RT is not set
+# CONFIG_IP6_NF_NAT is not set
+# CONFIG_IP6_NF_QUEUE is not set
+# CONFIG_IP6_NF_RAW is not set
+# CONFIG_IP6_NF_TARGET_HL is not set
+# CONFIG_IP6_NF_TARGET_LOG is not set
+# CONFIG_IP6_NF_TARGET_REJECT is not set
+# CONFIG_IP6_NF_TARGET_SYNPROXY is not set
+# CONFIG_IPACK_BUS is not set
+# CONFIG_IPC_NS is not set
+# CONFIG_IPMI_HANDLER is not set
+# CONFIG_IPV6 is not set
+# CONFIG_IPV6_MIP6 is not set
+# CONFIG_IPV6_MROUTE is not set
+# CONFIG_IPV6_MROUTE_MULTIPLE_TABLES is not set
+# CONFIG_IPV6_MULTIPLE_TABLES is not set
+CONFIG_IPV6_NDISC_NODETYPE=y
+# CONFIG_IPV6_OPTIMISTIC_DAD is not set
+# CONFIG_IPV6_PRIVACY is not set
+# CONFIG_IPV6_ROUTER_PREF is not set
+# CONFIG_IPV6_ROUTE_INFO is not set
+# CONFIG_IPV6_SIT is not set
+# CONFIG_IPV6_SIT_6RD is not set
+# CONFIG_IPV6_TUNNEL is not set
+# CONFIG_IPV6_VTI is not set
+# CONFIG_IPW2100 is not set
+# CONFIG_IPW2100_DEBUG is not set
+CONFIG_IPW2100_MONITOR=y
+# CONFIG_IPW2200 is not set
+# CONFIG_IPW2200_DEBUG is not set
+CONFIG_IPW2200_MONITOR=y
+# CONFIG_IPW2200_PROMISCUOUS is not set
+# CONFIG_IPW2200_QOS is not set
+# CONFIG_IPW2200_RADIOTAP is not set
+# CONFIG_IPWIRELESS is not set
+# CONFIG_IPX is not set
+CONFIG_IP_ADVANCED_ROUTER=y
+# CONFIG_IP_DCCP is not set
+# CONFIG_IP_FIB_TRIE_STATS is not set
+CONFIG_IP_MROUTE=y
+CONFIG_IP_MROUTE_MULTIPLE_TABLES=y
+CONFIG_IP_MULTICAST=y
+CONFIG_IP_MULTIPLE_TABLES=y
+# CONFIG_IP_NF_ARPFILTER is not set
+# CONFIG_IP_NF_ARPTABLES is not set
+# CONFIG_IP_NF_ARP_MANGLE is not set
+# CONFIG_IP_NF_FILTER is not set
+# CONFIG_IP_NF_IPTABLES is not set
+# CONFIG_IP_NF_MANGLE is not set
+# CONFIG_IP_NF_MATCH_AH is not set
+# CONFIG_IP_NF_MATCH_ECN is not set
+# CONFIG_IP_NF_MATCH_RPFILTER is not set
+# CONFIG_IP_NF_MATCH_TTL is not set
+# CONFIG_IP_NF_QUEUE is not set
+# CONFIG_IP_NF_RAW is not set
+# CONFIG_IP_NF_SECURITY is not set
+# CONFIG_IP_NF_TARGET_CLUSTERIP is not set
+# CONFIG_IP_NF_TARGET_ECN is not set
+# CONFIG_IP_NF_TARGET_LOG is not set
+# CONFIG_IP_NF_TARGET_MASQUERADE is not set
+# CONFIG_IP_NF_TARGET_NETMAP is not set
+# CONFIG_IP_NF_TARGET_REDIRECT is not set
+# CONFIG_IP_NF_TARGET_REJECT is not set
+# CONFIG_IP_NF_TARGET_SYNPROXY is not set
+# CONFIG_IP_NF_TARGET_TTL is not set
+# CONFIG_IP_NF_TARGET_ULOG is not set
+# CONFIG_IP_PIMSM_V1 is not set
+# CONFIG_IP_PIMSM_V2 is not set
+# CONFIG_IP_PNP is not set
+CONFIG_IP_ROUTE_MULTIPATH=y
+CONFIG_IP_ROUTE_VERBOSE=y
+# CONFIG_IP_SCTP is not set
+# CONFIG_IP_SET is not set
+# CONFIG_IP_VS is not set
+# CONFIG_IRDA is not set
+# CONFIG_IRQSOFF_TRACER is not set
+# CONFIG_IRQ_ALL_CPUS is not set
+# CONFIG_IRQ_DOMAIN_DEBUG is not set
+# CONFIG_IRQ_TIME_ACCOUNTING is not set
+# CONFIG_IR_GPIO_CIR is not set
+# CONFIG_IR_HIX5HD2 is not set
+# CONFIG_IR_IGUANA is not set
+# CONFIG_IR_IMG is not set
+# CONFIG_IR_IMON is not set
+# CONFIG_IR_JVC_DECODER is not set
+# CONFIG_IR_LIRC_CODEC is not set
+# CONFIG_IR_MCEUSB is not set
+# CONFIG_IR_NEC_DECODER is not set
+# CONFIG_IR_RC5_DECODER is not set
+# CONFIG_IR_RC5_SZ_DECODER is not set
+# CONFIG_IR_RC6_DECODER is not set
+# CONFIG_IR_REDRAT3 is not set
+# CONFIG_IR_SONY_DECODER is not set
+# CONFIG_IR_STREAMZAP is not set
+# CONFIG_IR_TTUSBIR is not set
+# CONFIG_ISCSI_BOOT_SYSFS is not set
+# CONFIG_ISCSI_TCP is not set
+CONFIG_ISDN=y
+# CONFIG_ISDN_AUDIO is not set
+# CONFIG_ISDN_CAPI is not set
+# CONFIG_ISDN_CAPI_CAPIDRV is not set
+# CONFIG_ISDN_DIVERSION is not set
+# CONFIG_ISDN_DRV_ACT2000 is not set
+# CONFIG_ISDN_DRV_AVMB1_VERBOSE_REASON is not set
+# CONFIG_ISDN_DRV_GIGASET is not set
+# CONFIG_ISDN_DRV_HISAX is not set
+# CONFIG_ISDN_DRV_ICN is not set
+# CONFIG_ISDN_DRV_LOOP is not set
+# CONFIG_ISDN_DRV_PCBIT is not set
+# CONFIG_ISDN_DRV_SC is not set
+# CONFIG_ISDN_I4L is not set
+# CONFIG_ISL29003 is not set
+# CONFIG_ISL29020 is not set
+# CONFIG_ISL29125 is not set
+# CONFIG_ISO9660_FS is not set
+# CONFIG_ISS4xx is not set
+# CONFIG_ITG3200 is not set
+# CONFIG_IWL3945 is not set
+# CONFIG_IWLAGN is not set
+# CONFIG_IWLWIFI is not set
+# CONFIG_IWMC3200TOP is not set
+# CONFIG_IXGB is not set
+# CONFIG_IXGBE is not set
+# CONFIG_IXGBEVF is not set
+# CONFIG_JBD is not set
+# CONFIG_JBD2_DEBUG is not set
+# CONFIG_JBD_DEBUG is not set
+# CONFIG_JFFS2_CMODE_FAVOURLZO is not set
+# CONFIG_JFFS2_CMODE_NONE is not set
+CONFIG_JFFS2_CMODE_PRIORITY=y
+# CONFIG_JFFS2_CMODE_SIZE is not set
+CONFIG_JFFS2_COMPRESSION_OPTIONS=y
+CONFIG_JFFS2_FS=y
+CONFIG_JFFS2_FS_DEBUG=0
+# CONFIG_JFFS2_FS_POSIX_ACL is not set
+# CONFIG_JFFS2_FS_SECURITY is not set
+# CONFIG_JFFS2_FS_WBUF_VERIFY is not set
+CONFIG_JFFS2_FS_WRITEBUFFER=y
+CONFIG_JFFS2_FS_XATTR=y
+CONFIG_JFFS2_LZMA=y
+# CONFIG_JFFS2_LZO is not set
+CONFIG_JFFS2_RTIME=y
+# CONFIG_JFFS2_RUBIN is not set
+CONFIG_JFFS2_SUMMARY=y
+# CONFIG_JFFS2_ZLIB is not set
+# CONFIG_JFS_DEBUG is not set
+# CONFIG_JFS_FS is not set
+# CONFIG_JFS_POSIX_ACL is not set
+# CONFIG_JFS_SECURITY is not set
+# CONFIG_JFS_STATISTICS is not set
+# CONFIG_JME is not set
+CONFIG_JOLIET=y
+# CONFIG_JUMP_LABEL is not set
+# CONFIG_KALLSYMS is not set
+# CONFIG_KALLSYMS_ALL is not set
+# CONFIG_KALLSYMS_UNCOMPRESSED is not set
+# CONFIG_KARMA_PARTITION is not set
+# CONFIG_KERNEL_BZIP2 is not set
+# CONFIG_KERNEL_GZIP is not set
+# CONFIG_KERNEL_LZ4 is not set
+# CONFIG_KERNEL_LZMA is not set
+# CONFIG_KERNEL_LZO is not set
+CONFIG_KERNEL_MODE_NEON=y
+CONFIG_KERNEL_XZ=y
+CONFIG_KERNFS=y
+# CONFIG_KEXEC is not set
+# CONFIG_KEYBOARD_ADP5588 is not set
+# CONFIG_KEYBOARD_ADP5589 is not set
+# CONFIG_KEYBOARD_ATKBD is not set
+# CONFIG_KEYBOARD_CAP1106 is not set
+# CONFIG_KEYBOARD_GPIO_POLLED is not set
+# CONFIG_KEYBOARD_LKKBD is not set
+# CONFIG_KEYBOARD_LM8323 is not set
+# CONFIG_KEYBOARD_LM8333 is not set
+# CONFIG_KEYBOARD_MATRIX is not set
+# CONFIG_KEYBOARD_MAX7359 is not set
+# CONFIG_KEYBOARD_MCS is not set
+# CONFIG_KEYBOARD_MPR121 is not set
+# CONFIG_KEYBOARD_NEWTON is not set
+# CONFIG_KEYBOARD_OMAP4 is not set
+# CONFIG_KEYBOARD_OPENCORES is not set
+# CONFIG_KEYBOARD_PXA27x is not set
+# CONFIG_KEYBOARD_QT1070 is not set
+# CONFIG_KEYBOARD_QT2160 is not set
+# CONFIG_KEYBOARD_SAMSUNG is not set
+# CONFIG_KEYBOARD_SH_KEYSC is not set
+# CONFIG_KEYBOARD_STOWAWAY is not set
+# CONFIG_KEYBOARD_SUNKBD is not set
+# CONFIG_KEYBOARD_TCA6416 is not set
+# CONFIG_KEYBOARD_TCA8418 is not set
+# CONFIG_KEYBOARD_XTKBD is not set
+# CONFIG_KEYS is not set
+# CONFIG_KEYS_DEBUG_PROC_KEYS is not set
+# CONFIG_KGDB is not set
+# CONFIG_KMEMCHECK is not set
+# CONFIG_KPROBES is not set
+# CONFIG_KPROBES_SANITY_TEST is not set
+# CONFIG_KS8842 is not set
+# CONFIG_KS8851 is not set
+# CONFIG_KS8851_MLL is not set
+# CONFIG_KSM is not set
+# CONFIG_KSZ884X_PCI is not set
+CONFIG_KUSER_HELPERS=y
+# CONFIG_KVM_GUEST is not set
+# CONFIG_KXCJK1013 is not set
+# CONFIG_KXSD9 is not set
+# CONFIG_L2TP is not set
+# CONFIG_L2TP_ETH is not set
+# CONFIG_L2TP_IP is not set
+# CONFIG_L2TP_V3 is not set
+# CONFIG_LANMEDIA is not set
+# CONFIG_LANTIQ is not set
+# CONFIG_LAPB is not set
+# CONFIG_LASAT is not set
+# CONFIG_LATENCYTOP is not set
+# CONFIG_LATTICE_ECP3_CONFIG is not set
+CONFIG_LBDAF=y
+# CONFIG_LCD_HX8357 is not set
+# CONFIG_LCD_ILI922X is not set
+# CONFIG_LCD_ILI9320 is not set
+# CONFIG_LCD_LMS501KF03 is not set
+# CONFIG_LDM_PARTITION is not set
+# CONFIG_LEDS_ATMEL_PWM is not set
+# CONFIG_LEDS_BD2802 is not set
+# CONFIG_LEDS_BLINKM is not set
+CONFIG_LEDS_CLASS=y
+# CONFIG_LEDS_DAC124S085 is not set
+# CONFIG_LEDS_GPIO is not set
+CONFIG_LEDS_GPIO_OF=y
+CONFIG_LEDS_GPIO_PLATFORM=y
+# CONFIG_LEDS_INTEL_SS4200 is not set
+# CONFIG_LEDS_LM3530 is not set
+# CONFIG_LEDS_LM3556 is not set
+# CONFIG_LEDS_LM355x is not set
+# CONFIG_LEDS_LM3642 is not set
+# CONFIG_LEDS_LP3944 is not set
+# CONFIG_LEDS_LP5521 is not set
+# CONFIG_LEDS_LP5523 is not set
+# CONFIG_LEDS_LP5562 is not set
+# CONFIG_LEDS_LP8501 is not set
+# CONFIG_LEDS_LT3593 is not set
+# CONFIG_LEDS_NET5501 is not set
+# CONFIG_LEDS_OT200 is not set
+# CONFIG_LEDS_PCA9532 is not set
+# CONFIG_LEDS_PCA955X is not set
+# CONFIG_LEDS_PCA9633 is not set
+# CONFIG_LEDS_PCA963X is not set
+# CONFIG_LEDS_PCA9685 is not set
+# CONFIG_LEDS_PWM is not set
+# CONFIG_LEDS_RENESAS_TPU is not set
+# CONFIG_LEDS_SYSCON is not set
+# CONFIG_LEDS_TCA6507 is not set
+CONFIG_LEDS_TRIGGERS=y
+# CONFIG_LEDS_TRIGGER_BACKLIGHT is not set
+# CONFIG_LEDS_TRIGGER_CAMERA is not set
+# CONFIG_LEDS_TRIGGER_CPU is not set
+CONFIG_LEDS_TRIGGER_DEFAULT_ON=y
+# CONFIG_LEDS_TRIGGER_GPIO is not set
+# CONFIG_LEDS_TRIGGER_HEARTBEAT is not set
+# CONFIG_LEDS_TRIGGER_IDE_DISK is not set
+# CONFIG_LEDS_TRIGGER_MORSE is not set
+CONFIG_LEDS_TRIGGER_NETDEV=y
+# CONFIG_LEDS_TRIGGER_ONESHOT is not set
+CONFIG_LEDS_TRIGGER_TIMER=y
+# CONFIG_LEDS_TRIGGER_TRANSIENT is not set
+# CONFIG_LEDS_TRIGGER_USBDEV is not set
+# CONFIG_LEGACY_PTYS is not set
+# CONFIG_LIB80211 is not set
+# CONFIG_LIB80211_CRYPT_CCMP is not set
+# CONFIG_LIB80211_CRYPT_TKIP is not set
+# CONFIG_LIB80211_CRYPT_WEP is not set
+# CONFIG_LIB80211_DEBUG is not set
+# CONFIG_LIBCRC32C is not set
+# CONFIG_LIBERTAS is not set
+# CONFIG_LIBERTAS_THINFIRM is not set
+# CONFIG_LIBERTAS_USB is not set
+# CONFIG_LIBFC is not set
+# CONFIG_LIBFCOE is not set
+# CONFIG_LIBIPW_DEBUG is not set
+# CONFIG_LINE6_USB is not set
+# CONFIG_LIRC_STAGING is not set
+# CONFIG_LIS3L02DQ is not set
+# CONFIG_LKDTM is not set
+CONFIG_LLC=y
+# CONFIG_LLC2 is not set
+CONFIG_LOCALVERSION=""
+# CONFIG_LOCALVERSION_AUTO is not set
+# CONFIG_LOCKD is not set
+CONFIG_LOCKDEP_SUPPORT=y
+CONFIG_LOCKD_V4=y
+# CONFIG_LOCKUP_DETECTOR is not set
+# CONFIG_LOCK_STAT is not set
+# CONFIG_LOCK_TORTURE_TEST is not set
+# CONFIG_LOGFS is not set
+# CONFIG_LOGIG940_FF is not set
+# CONFIG_LOGIRUMBLEPAD2_FF is not set
+# CONFIG_LOGITECH_FF is not set
+# CONFIG_LOGIWHEELS_FF is not set
+# CONFIG_LOGO is not set
+CONFIG_LOG_BUF_SHIFT=17
+CONFIG_LOG_CPU_MAX_BUF_SHIFT=12
+# CONFIG_LOONGSON_MC146818 is not set
+# CONFIG_LP486E is not set
+# CONFIG_LPC_ICH is not set
+# CONFIG_LPC_SCH is not set
+# CONFIG_LP_CONSOLE is not set
+# CONFIG_LSI_ET1011C_PHY is not set
+# CONFIG_LTE_GDM724X is not set
+# CONFIG_LTR501 is not set
+# CONFIG_LTPC is not set
+# CONFIG_LUSTRE_FS is not set
+# CONFIG_LXT_PHY is not set
+CONFIG_LZMA_COMPRESS=y
+CONFIG_LZMA_DECOMPRESS=y
+# CONFIG_LZO_COMPRESS is not set
+# CONFIG_LZO_DECOMPRESS is not set
+# CONFIG_LZ4_COMPRESS is not set
+# CONFIG_LZ4_DECOMPRESS is not set
+# CONFIG_LZ4HC_COMPRESS is not set
+# CONFIG_M25PXX_PREFER_SMALL_SECTOR_ERASE is not set
+# CONFIG_MAC80211 is not set
+# CONFIG_MAC80211_MESSAGE_TRACING is not set
+# CONFIG_MACB is not set
+# CONFIG_MACH_DECSTATION is not set
+# CONFIG_MACH_JAZZ is not set
+# CONFIG_MACH_JZ4740 is not set
+# CONFIG_MACH_LOONGSON is not set
+# CONFIG_MACH_LOONGSON1 is not set
+# CONFIG_MACH_NO_WESTBRIDGE is not set
+# CONFIG_MACH_TX39XX is not set
+# CONFIG_MACH_TX49XX is not set
+# CONFIG_MACH_VR41XX is not set
+# CONFIG_MACINTOSH_DRIVERS is not set
+# CONFIG_MACVLAN is not set
+# CONFIG_MACVTAP is not set
+# CONFIG_MAC_EMUMOUSEBTN is not set
+# CONFIG_MAC_PARTITION is not set
+# CONFIG_MAG3110 is not set
+# CONFIG_MAGIC_SYSRQ is not set
+CONFIG_MAGIC_SYSRQ_DEFAULT_ENABLE=0x1
+# CONFIG_MAILBOX is not set
+# CONFIG_MANGLE_BOOTARGS is not set
+# CONFIG_MARVELL_PHY is not set
+# CONFIG_MAX1027 is not set
+# CONFIG_MAX1363 is not set
+# CONFIG_MAX517 is not set
+# CONFIG_MAX5821 is not set
+# CONFIG_MAX63XX_WATCHDOG is not set
+# CONFIG_MCB is not set
+# CONFIG_MCP320X is not set
+# CONFIG_MCP3422 is not set
+# CONFIG_MCP4725 is not set
+# CONFIG_MCP4922 is not set
+# CONFIG_MCPM is not set
+# CONFIG_MD is not set
+# CONFIG_MDIO_BCM_UNIMAC is not set
+# CONFIG_MDIO_BITBANG is not set
+# CONFIG_MDIO_BUS_MUX_GPIO is not set
+# CONFIG_MDIO_BUS_MUX_MMIOREG is not set
+# CONFIG_MD_FAULTY is not set
+# CONFIG_MEDIA_ANALOG_TV_SUPPORT is not set
+# CONFIG_MEDIA_ATTACH is not set
+# CONFIG_MEDIA_CAMERA_SUPPORT is not set
+# CONFIG_MEDIA_CONTROLLER is not set
+# CONFIG_MEDIA_DIGITAL_TV_SUPPORT is not set
+# CONFIG_MEDIA_PARPORT_SUPPORT is not set
+# CONFIG_MEDIA_PCI_SUPPORT is not set
+# CONFIG_MEDIA_RADIO_SUPPORT is not set
+# CONFIG_MEDIA_RC_SUPPORT is not set
+# CONFIG_MEDIA_SDR_SUPPORT is not set
+# CONFIG_MEDIA_SUBDRV_AUTOSELECT is not set
+# CONFIG_MEDIA_SUPPORT is not set
+# CONFIG_MEDIA_TUNER_CUSTOMISE is not set
+# CONFIG_MEDIA_USB_SUPPORT is not set
+# CONFIG_MEGARAID_LEGACY is not set
+# CONFIG_MEGARAID_NEWGEN is not set
+# CONFIG_MEGARAID_SAS is not set
+# CONFIG_MEMORY is not set
+# CONFIG_MEMORY_FAILURE is not set
+# CONFIG_MEMSTICK is not set
+# CONFIG_MEN_A21_WDT is not set
+CONFIG_MESSAGE_LOGLEVEL_DEFAULT=4
+# CONFIG_MFD_88PM800 is not set
+# CONFIG_MFD_88PM805 is not set
+# CONFIG_MFD_88PM860X is not set
+# CONFIG_MFD_AAT2870_CORE is not set
+# CONFIG_MFD_ARIZONA_I2C is not set
+# CONFIG_MFD_ARIZONA_SPI is not set
+# CONFIG_MFD_AS3711 is not set
+# CONFIG_MFD_AS3722 is not set
+# CONFIG_MFD_ASIC3 is not set
+# CONFIG_MFD_AXP20X is not set
+# CONFIG_MFD_BCM590XX is not set
+# CONFIG_MFD_CORE is not set
+# CONFIG_MFD_CROS_EC is not set
+# CONFIG_MFD_CS5535 is not set
+# CONFIG_MFD_DA9052_I2C is not set
+# CONFIG_MFD_DA9052_SPI is not set
+# CONFIG_MFD_DA9055 is not set
+# CONFIG_MFD_DA9063 is not set
+# CONFIG_MFD_HI6421_PMIC is not set
+# CONFIG_MFD_JANZ_CMODIO is not set
+# CONFIG_MFD_KEMPLD is not set
+# CONFIG_MFD_LM3533 is not set
+# CONFIG_MFD_LP3943 is not set
+# CONFIG_MFD_LP8788 is not set
+# CONFIG_MFD_MAX14577 is not set
+# CONFIG_MFD_MAX77686 is not set
+# CONFIG_MFD_MAX77693 is not set
+# CONFIG_MFD_MAX8907 is not set
+# CONFIG_MFD_MAX8925 is not set
+# CONFIG_MFD_MAX8997 is not set
+# CONFIG_MFD_MAX8998 is not set
+# CONFIG_MFD_MC13783 is not set
+# CONFIG_MFD_MC13XXX is not set
+# CONFIG_MFD_MC13XXX_I2C is not set
+# CONFIG_MFD_MC13XXX_SPI is not set
+# CONFIG_MFD_MENF21BMC is not set
+# CONFIG_MFD_OMAP_USB_HOST is not set
+# CONFIG_MFD_PALMAS is not set
+# CONFIG_MFD_PCF50633 is not set
+# CONFIG_MFD_PM8921_CORE is not set
+# CONFIG_MFD_RC5T583 is not set
+# CONFIG_MFD_RDC321X is not set
+# CONFIG_MFD_RETU is not set
+# CONFIG_MFD_RK808 is not set
+# CONFIG_MFD_RN5T618 is not set
+# CONFIG_MFD_RTSX_PCI is not set
+# CONFIG_MFD_RTSX_USB is not set
+# CONFIG_MFD_S5M_CORE is not set
+# CONFIG_MFD_SEC_CORE is not set
+# CONFIG_MFD_SI476X_CORE is not set
+# CONFIG_MFD_SM501 is not set
+# CONFIG_MFD_SMSC is not set
+# CONFIG_MFD_STMPE is not set
+CONFIG_MFD_SUPPORT=y
+# CONFIG_MFD_SYSCON is not set
+# CONFIG_MFD_T7L66XB is not set
+# CONFIG_MFD_TC3589X is not set
+# CONFIG_MFD_TC6387XB is not set
+# CONFIG_MFD_TC6393XB is not set
+# CONFIG_MFD_TIMBERDALE is not set
+# CONFIG_MFD_TI_AM335X_TSCADC is not set
+# CONFIG_MFD_TMIO is not set
+# CONFIG_MFD_TPS65090 is not set
+# CONFIG_MFD_TPS65217 is not set
+# CONFIG_MFD_TPS65218 is not set
+# CONFIG_MFD_TPS6586X is not set
+# CONFIG_MFD_TPS65910 is not set
+# CONFIG_MFD_TPS65912 is not set
+# CONFIG_MFD_TPS65912_I2C is not set
+# CONFIG_MFD_TPS65912_SPI is not set
+# CONFIG_MFD_TPS80031 is not set
+# CONFIG_MFD_VIPERBOARD is not set
+# CONFIG_MFD_VX855 is not set
+# CONFIG_MFD_WL1273_CORE is not set
+# CONFIG_MFD_WM831X is not set
+# CONFIG_MFD_WM831X_I2C is not set
+# CONFIG_MFD_WM831X_SPI is not set
+# CONFIG_MFD_WM8350_I2C is not set
+# CONFIG_MFD_WM8400 is not set
+# CONFIG_MFD_WM8994 is not set
+# CONFIG_MG_DISK is not set
+# CONFIG_MICREL_KS8995MA is not set
+# CONFIG_MICREL_PHY is not set
+# CONFIG_MIGRATION is not set
+CONFIG_MII=y
+# CONFIG_MIKROTIK_RB532 is not set
+# CONFIG_MINIX_FS is not set
+# CONFIG_MINIX_FS_NATIVE_ENDIAN is not set
+# CONFIG_MINIX_SUBPARTITION is not set
+# CONFIG_MIPS_ALCHEMY is not set
+# CONFIG_MIPS_COBALT is not set
+# CONFIG_MIPS_FPU_EMULATOR is not set
+# CONFIG_MIPS_MALTA is not set
+# CONFIG_MIPS_O32_FP64_SUPPORT is not set
+# CONFIG_MIPS_PARAVIRT is not set
+# CONFIG_MIPS_SEAD3 is not set
+# CONFIG_MIPS_SIM is not set
+CONFIG_MISC_DEVICES=y
+CONFIG_MISC_FILESYSTEMS=y
+# CONFIG_MISDN is not set
+# CONFIG_MISDN_AVMFRITZ is not set
+# CONFIG_MISDN_HFCPCI is not set
+# CONFIG_MISDN_HFCUSB is not set
+# CONFIG_MISDN_INFINEON is not set
+# CONFIG_MISDN_NETJET is not set
+# CONFIG_MISDN_SPEEDFAX is not set
+# CONFIG_MISDN_W6692 is not set
+# CONFIG_MKISS is not set
+# CONFIG_MLX4_CORE is not set
+# CONFIG_MLX4_EN is not set
+# CONFIG_MLX5_CORE is not set
+# CONFIG_MLX90614 is not set
+# CONFIG_MMA8452 is not set
+# CONFIG_MMC is not set
+# CONFIG_MMC_ARMMMCI is not set
+# CONFIG_MMC_AU1X is not set
+# CONFIG_MMC_BLOCK is not set
+CONFIG_MMC_BLOCK_BOUNCE=y
+CONFIG_MMC_BLOCK_MINORS=8
+# CONFIG_MMC_CB710 is not set
+# CONFIG_MMC_CLKGATE is not set
+# CONFIG_MMC_DEBUG is not set
+# CONFIG_MMC_DW is not set
+# CONFIG_MMC_MVSDIO is not set
+# CONFIG_MMC_S3C is not set
+# CONFIG_MMC_SDHCI is not set
+# CONFIG_MMC_SDHCI_ACPI is not set
+# CONFIG_MMC_SDHCI_BCM_KONA is not set
+# CONFIG_MMC_SDHCI_MSM is not set
+# CONFIG_MMC_SDHCI_OF_ARASAN is not set
+# CONFIG_MMC_SDHCI_OF_ESDHC is not set
+# CONFIG_MMC_SDHCI_OF_HLWD is not set
+# CONFIG_MMC_SDHCI_PXAV2 is not set
+# CONFIG_MMC_SDHCI_PXAV3 is not set
+# CONFIG_MMC_SDRICOH_CS is not set
+# CONFIG_MMC_SPI is not set
+# CONFIG_MMC_TEST is not set
+# CONFIG_MMC_UNSAFE_RESUME is not set
+# CONFIG_MMC_USDHI6ROL0 is not set
+# CONFIG_MMC_USHC is not set
+# CONFIG_MMC_VIA_SDMMC is not set
+# CONFIG_MMC_VUB300 is not set
+# CONFIG_MMIOTRACE is not set
+CONFIG_MMU=y
+CONFIG_MODULES=y
+# CONFIG_MODULE_COMPRESS is not set
+# CONFIG_MODULE_FORCE_LOAD is not set
+# CONFIG_MODULE_FORCE_UNLOAD is not set
+# CONFIG_MODULE_SIG is not set
+# CONFIG_MODULE_SRCVERSION_ALL is not set
+CONFIG_MODULE_STRIPPED=y
+CONFIG_MODULE_UNLOAD=y
+# CONFIG_MODVERSIONS is not set
+# CONFIG_MOUSE_APPLETOUCH is not set
+# CONFIG_MOUSE_GPIO is not set
+# CONFIG_MOUSE_INPORT is not set
+# CONFIG_MOUSE_LOGIBM is not set
+# CONFIG_MOUSE_PC110PAD is not set
+# CONFIG_MOUSE_PS2_SENTELIC is not set
+# CONFIG_MOUSE_SYNAPTICS_I2C is not set
+# CONFIG_MOUSE_SYNAPTICS_USB is not set
+# CONFIG_MPL115 is not set
+# CONFIG_MPL3115 is not set
+# CONFIG_MSDOS_FS is not set
+CONFIG_MSDOS_PARTITION=y
+# CONFIG_MSI_BITMAP_SELFTEST is not set
+# CONFIG_MSI_LAPTOP is not set
+CONFIG_MTD=y
+# CONFIG_MTD_ABSENT is not set
+# CONFIG_MTD_AFS_PARTS is not set
+# CONFIG_MTD_ALAUDA is not set
+# CONFIG_MTD_AR7_PARTS is not set
+# CONFIG_MTD_ARM_INTEGRATOR is not set
+CONFIG_MTD_BLKDEVS=y
+CONFIG_MTD_BLOCK=y
+# CONFIG_MTD_BLOCK2MTD is not set
+CONFIG_MTD_CFI=y
+# CONFIG_MTD_CFI_ADV_OPTIONS is not set
+CONFIG_MTD_CFI_AMDSTD=y
+# CONFIG_MTD_CFI_BE_BYTE_SWAP is not set
+CONFIG_MTD_CFI_I1=y
+CONFIG_MTD_CFI_I2=y
+# CONFIG_MTD_CFI_I4 is not set
+# CONFIG_MTD_CFI_I8 is not set
+CONFIG_MTD_CFI_INTELEXT=y
+# CONFIG_MTD_CFI_LE_BYTE_SWAP is not set
+CONFIG_MTD_CFI_NOSWAP=y
+# CONFIG_MTD_CFI_STAA is not set
+CONFIG_MTD_CFI_UTIL=y
+CONFIG_MTD_CHAR=y
+# CONFIG_MTD_CMDLINE_PARTS is not set
+CONFIG_MTD_COMPLEX_MAPPINGS=y
+# CONFIG_MTD_DATAFLASH is not set
+# CONFIG_MTD_DEBUG is not set
+# CONFIG_MTD_DOC2000 is not set
+# CONFIG_MTD_DOC2001 is not set
+# CONFIG_MTD_DOC2001PLUS is not set
+# CONFIG_MTD_DOCG3 is not set
+CONFIG_MTD_GEN_PROBE=y
+# CONFIG_MTD_GPIO_ADDR is not set
+# CONFIG_MTD_INTEL_VR_NOR is not set
+# CONFIG_MTD_JEDECPROBE is not set
+# CONFIG_MTD_LATCH_ADDR is not set
+# CONFIG_MTD_LPDDR is not set
+# CONFIG_MTD_LPDDR2_NVM is not set
+# CONFIG_MTD_M25P80 is not set
+CONFIG_MTD_MAP_BANK_WIDTH_1=y
+# CONFIG_MTD_MAP_BANK_WIDTH_16 is not set
+CONFIG_MTD_MAP_BANK_WIDTH_2=y
+# CONFIG_MTD_MAP_BANK_WIDTH_32 is not set
+CONFIG_MTD_MAP_BANK_WIDTH_4=y
+# CONFIG_MTD_MAP_BANK_WIDTH_8 is not set
+# CONFIG_MTD_MTDRAM is not set
+# CONFIG_MTD_MYLOADER_PARTS is not set
+# CONFIG_MTD_NAND is not set
+# CONFIG_MTD_NAND_AMS_DELTA is not set
+# CONFIG_MTD_NAND_AR934X is not set
+# CONFIG_MTD_NAND_AR934X_HW_ECC is not set
+# CONFIG_MTD_NAND_ATMEL is not set
+# CONFIG_MTD_NAND_AU1550 is not set
+# CONFIG_MTD_NAND_AUTCPU12 is not set
+# CONFIG_MTD_NAND_BCH is not set
+# CONFIG_MTD_NAND_BCM_UMI is not set
+# CONFIG_MTD_NAND_BF5XX is not set
+# CONFIG_MTD_NAND_CAFE is not set
+# CONFIG_MTD_NAND_CM_X270 is not set
+# CONFIG_MTD_NAND_CS553X is not set
+# CONFIG_MTD_NAND_DAVINCI is not set
+# CONFIG_MTD_NAND_DENALI is not set
+CONFIG_MTD_NAND_DENALI_SCRATCH_REG_ADDR=0xff108018
+# CONFIG_MTD_NAND_DISKONCHIP is not set
+# CONFIG_MTD_NAND_DOCG4 is not set
+# CONFIG_MTD_NAND_ECC is not set
+# CONFIG_MTD_NAND_ECC_BCH is not set
+# CONFIG_MTD_NAND_ECC_SMC is not set
+# CONFIG_MTD_NAND_FSL_ELBC is not set
+# CONFIG_MTD_NAND_FSL_IFC is not set
+# CONFIG_MTD_NAND_FSL_UPM is not set
+# CONFIG_MTD_NAND_FSMC is not set
+# CONFIG_MTD_NAND_GPIO is not set
+# CONFIG_MTD_NAND_GPMI_NAND is not set
+# CONFIG_MTD_NAND_H1900 is not set
+CONFIG_MTD_NAND_IDS=y
+# CONFIG_MTD_NAND_JZ4740 is not set
+# CONFIG_MTD_NAND_MPC5121_NFC is not set
+# CONFIG_MTD_NAND_MUSEUM_IDS is not set
+# CONFIG_MTD_NAND_MXC is not set
+# CONFIG_MTD_NAND_NANDSIM is not set
+# CONFIG_MTD_NAND_NDFC is not set
+# CONFIG_MTD_NAND_NOMADIK is not set
+# CONFIG_MTD_NAND_NUC900 is not set
+# CONFIG_MTD_NAND_OMAP2 is not set
+# CONFIG_MTD_NAND_OMAP_BCH_BUILD is not set
+# CONFIG_MTD_NAND_ORION is not set
+# CONFIG_MTD_NAND_PASEMI is not set
+# CONFIG_MTD_NAND_PLATFORM is not set
+# CONFIG_MTD_NAND_PPCHAMELEONEVB is not set
+# CONFIG_MTD_NAND_PXA3xx is not set
+# CONFIG_MTD_NAND_RB4XX is not set
+# CONFIG_MTD_NAND_RB750 is not set
+# CONFIG_MTD_NAND_RICOH is not set
+# CONFIG_MTD_NAND_RTC_FROM4 is not set
+# CONFIG_MTD_NAND_S3C2410 is not set
+# CONFIG_MTD_NAND_SHARPSL is not set
+# CONFIG_MTD_NAND_SH_FLCTL is not set
+# CONFIG_MTD_NAND_SOCRATES is not set
+# CONFIG_MTD_NAND_SPIA is not set
+# CONFIG_MTD_NAND_TMIO is not set
+# CONFIG_MTD_NAND_TXX9NDFMC is not set
+# CONFIG_MTD_NAND_VERIFY_WRITE is not set
+CONFIG_MTD_OF_PARTS=y
+# CONFIG_MTD_ONENAND is not set
+# CONFIG_MTD_OOPS is not set
+# CONFIG_MTD_OTP is not set
+# CONFIG_MTD_PCI is not set
+# CONFIG_MTD_PCMCIA is not set
+# CONFIG_MTD_PHRAM is not set
+# CONFIG_MTD_PHYSMAP is not set
+# CONFIG_MTD_PHYSMAP_COMPAT is not set
+CONFIG_MTD_PHYSMAP_OF=y
+# CONFIG_MTD_PLATRAM is not set
+# CONFIG_MTD_PMC551 is not set
+# CONFIG_MTD_RAM is not set
+CONFIG_MTD_REDBOOT_DIRECTORY_BLOCK=-1
+# CONFIG_MTD_REDBOOT_PARTS is not set
+# CONFIG_MTD_REDBOOT_PARTS_READONLY is not set
+# CONFIG_MTD_REDBOOT_PARTS_UNALLOCATED is not set
+# CONFIG_MTD_ROM is not set
+CONFIG_MTD_ROOTFS_ROOT_DEV=y
+CONFIG_MTD_ROOTFS_SPLIT=y
+# CONFIG_MTD_SLRAM is not set
+# CONFIG_MTD_SM_COMMON is not set
+# CONFIG_MTD_SPI_NOR_USE_4K_SECTORS is not set
+# CONFIG_MTD_SPI_NOR is not set
+# CONFIG_MTD_SPINAND_MT29F is not set
+CONFIG_MTD_SPLIT=y
+# CONFIG_MTD_SPLIT_FIRMWARE is not set
+CONFIG_MTD_SPLIT_FIRMWARE_NAME="firmware"
+# CONFIG_MTD_SPLIT_FIT_FW is not set
+# CONFIG_MTD_SPLIT_LZMA_FW is not set
+# CONFIG_MTD_SPLIT_SEAMA_FW is not set
+CONFIG_MTD_SPLIT_SQUASHFS_ROOT=y
+CONFIG_MTD_SPLIT_SUPPORT=y
+# CONFIG_MTD_SPLIT_TRX_FW is not set
+# CONFIG_MTD_SPLIT_TPLINK_FW is not set
+# CONFIG_MTD_SPLIT_UIMAGE_FW is not set
+# CONFIG_MTD_SST25L is not set
+# CONFIG_MTD_SWAP is not set
+# CONFIG_MTD_TESTS is not set
+# CONFIG_MTD_UBI is not set
+# CONFIG_MTD_UIMAGE_SPLIT is not set
+# CONFIG_MUTEX_SPIN_ON_OWNER is not set
+# CONFIG_MV643XX_ETH is not set
+# CONFIG_MVMDIO is not set
+# CONFIG_MVSW61XX_PHY is not set
+# CONFIG_MVSW6171_PHY is not set
+# CONFIG_MVSWITCH_PHY is not set
+# CONFIG_MWAVE is not set
+# CONFIG_MWIFIEX is not set
+# CONFIG_MWL8K is not set
+# CONFIG_MYRI10GE is not set
+# CONFIG_NAMESPACES is not set
+# CONFIG_NATIONAL_PHY is not set
+# CONFIG_NATSEMI is not set
+# CONFIG_NAU7802 is not set
+# CONFIG_NBPFAXI_DMA is not set
+# CONFIG_NCP_FS is not set
+# CONFIG_NE2000 is not set
+# CONFIG_NE2K_PCI is not set
+# CONFIG_NEC_MARKEINS is not set
+CONFIG_NET=y
+# CONFIG_NETCONSOLE is not set
+CONFIG_NETDEVICES=y
+CONFIG_NETDEV_1000=y
+# CONFIG_NETDEV_10000 is not set
+# CONFIG_NETFILTER is not set
+# CONFIG_NETFILTER_ADVANCED is not set
+# CONFIG_NETFILTER_DEBUG is not set
+# CONFIG_NETFILTER_NETLINK is not set
+# CONFIG_NETFILTER_NETLINK_ACCT is not set
+# CONFIG_NETFILTER_NETLINK_LOG is not set
+# CONFIG_NETFILTER_NETLINK_QUEUE is not set
+# CONFIG_NETFILTER_NETLINK_QUEUE_CT is not set
+# CONFIG_NETFILTER_TPROXY is not set
+# CONFIG_NETFILTER_XTABLES is not set
+# CONFIG_NETFILTER_XT_CONNMARK is not set
+# CONFIG_NETFILTER_XT_MARK is not set
+# CONFIG_NETFILTER_XT_MATCH_ADDRTYPE is not set
+# CONFIG_NETFILTER_XT_MATCH_BPF is not set
+# CONFIG_NETFILTER_XT_MATCH_CGROUP is not set
+# CONFIG_NETFILTER_XT_MATCH_CLUSTER is not set
+# CONFIG_NETFILTER_XT_MATCH_COMMENT is not set
+# CONFIG_NETFILTER_XT_MATCH_CONNBYTES is not set
+# CONFIG_NETFILTER_XT_MATCH_CONNLABEL is not set
+# CONFIG_NETFILTER_XT_MATCH_CONNLIMIT is not set
+# CONFIG_NETFILTER_XT_MATCH_CONNMARK is not set
+# CONFIG_NETFILTER_XT_MATCH_CONNTRACK is not set
+# CONFIG_NETFILTER_XT_MATCH_CPU is not set
+# CONFIG_NETFILTER_XT_MATCH_DCCP is not set
+# CONFIG_NETFILTER_XT_MATCH_DEVGROUP is not set
+# CONFIG_NETFILTER_XT_MATCH_DSCP is not set
+# CONFIG_NETFILTER_XT_MATCH_ECN is not set
+# CONFIG_NETFILTER_XT_MATCH_ESP is not set
+# CONFIG_NETFILTER_XT_MATCH_HASHLIMIT is not set
+# CONFIG_NETFILTER_XT_MATCH_HELPER is not set
+# CONFIG_NETFILTER_XT_MATCH_HL is not set
+# CONFIG_NETFILTER_XT_MATCH_IPCOMP is not set
+# CONFIG_NETFILTER_XT_MATCH_IPRANGE is not set
+# CONFIG_NETFILTER_XT_MATCH_L2TP is not set
+# CONFIG_NETFILTER_XT_MATCH_LAYER7 is not set
+# CONFIG_NETFILTER_XT_MATCH_LAYER7_DEBUG is not set
+# CONFIG_NETFILTER_XT_MATCH_LENGTH is not set
+# CONFIG_NETFILTER_XT_MATCH_LIMIT is not set
+# CONFIG_NETFILTER_XT_MATCH_MAC is not set
+# CONFIG_NETFILTER_XT_MATCH_MARK is not set
+# CONFIG_NETFILTER_XT_MATCH_MULTIPORT is not set
+# CONFIG_NETFILTER_XT_MATCH_NFACCT is not set
+# CONFIG_NETFILTER_XT_MATCH_OSF is not set
+# CONFIG_NETFILTER_XT_MATCH_OWNER is not set
+# CONFIG_NETFILTER_XT_MATCH_PHYSDEV is not set
+# CONFIG_NETFILTER_XT_MATCH_PKTTYPE is not set
+# CONFIG_NETFILTER_XT_MATCH_POLICY is not set
+# CONFIG_NETFILTER_XT_MATCH_QUOTA is not set
+# CONFIG_NETFILTER_XT_MATCH_RATEEST is not set
+# CONFIG_NETFILTER_XT_MATCH_REALM is not set
+# CONFIG_NETFILTER_XT_MATCH_RECENT is not set
+# CONFIG_NETFILTER_XT_MATCH_SCTP is not set
+# CONFIG_NETFILTER_XT_MATCH_SOCKET is not set
+# CONFIG_NETFILTER_XT_MATCH_STATE is not set
+# CONFIG_NETFILTER_XT_MATCH_STATISTIC is not set
+# CONFIG_NETFILTER_XT_MATCH_STRING is not set
+# CONFIG_NETFILTER_XT_MATCH_TCPMSS is not set
+# CONFIG_NETFILTER_XT_MATCH_TIME is not set
+# CONFIG_NETFILTER_XT_MATCH_U32 is not set
+# CONFIG_NETFILTER_XT_TARGET_AUDIT is not set
+# CONFIG_NETFILTER_XT_TARGET_CHECKSUM is not set
+# CONFIG_NETFILTER_XT_TARGET_CLASSIFY is not set
+# CONFIG_NETFILTER_XT_TARGET_CONNMARK is not set
+# CONFIG_NETFILTER_XT_TARGET_CT is not set
+# CONFIG_NETFILTER_XT_TARGET_DSCP is not set
+# CONFIG_NETFILTER_XT_TARGET_HL is not set
+# CONFIG_NETFILTER_XT_TARGET_HMARK is not set
+# CONFIG_NETFILTER_XT_TARGET_IDLETIMER is not set
+# CONFIG_NETFILTER_XT_TARGET_LED is not set
+# CONFIG_NETFILTER_XT_TARGET_LOG is not set
+# CONFIG_NETFILTER_XT_TARGET_MARK is not set
+# CONFIG_NETFILTER_XT_TARGET_NETMAP is not set
+# CONFIG_NETFILTER_XT_TARGET_NFLOG is not set
+# CONFIG_NETFILTER_XT_TARGET_NFQUEUE is not set
+# CONFIG_NETFILTER_XT_TARGET_NOTRACK is not set
+# CONFIG_NETFILTER_XT_TARGET_RATEEST is not set
+# CONFIG_NETFILTER_XT_TARGET_REDIRECT is not set
+# CONFIG_NETFILTER_XT_TARGET_TCPMSS is not set
+# CONFIG_NETFILTER_XT_TARGET_TCPOPTSTRIP is not set
+# CONFIG_NETFILTER_XT_TARGET_TEE is not set
+# CONFIG_NETFILTER_XT_TARGET_TPROXY is not set
+# CONFIG_NETFILTER_XT_TARGET_TRACE is not set
+# CONFIG_NETLINK_DIAG is not set
+# CONFIG_NETLINK_MMAP is not set
+# CONFIG_NETPOLL is not set
+# CONFIG_NETROM is not set
+CONFIG_NETWORK_FILESYSTEMS=y
+# CONFIG_NETWORK_PHY_TIMESTAMPING is not set
+# CONFIG_NETWORK_SECMARK is not set
+# CONFIG_NETXEN_NIC is not set
+# CONFIG_NET_9P is not set
+# CONFIG_NET_ACT_CSUM is not set
+# CONFIG_NET_ACT_GACT is not set
+# CONFIG_NET_ACT_IPT is not set
+# CONFIG_NET_ACT_MIRRED is not set
+# CONFIG_NET_ACT_NAT is not set
+# CONFIG_NET_ACT_PEDIT is not set
+# CONFIG_NET_ACT_POLICE is not set
+# CONFIG_NET_ACT_SIMP is not set
+# CONFIG_NET_ACT_SKBEDIT is not set
+CONFIG_NET_CADENCE=y
+# CONFIG_NET_CALXEDA_XGMAC is not set
+CONFIG_NET_CLS=y
+# CONFIG_NET_CLS_ACT is not set
+# CONFIG_NET_CLS_BASIC is not set
+# CONFIG_NET_CLS_BPF is not set
+# CONFIG_NET_CLS_FLOW is not set
+# CONFIG_NET_CLS_FW is not set
+CONFIG_NET_CLS_IND=y
+# CONFIG_NET_CLS_ROUTE4 is not set
+# CONFIG_NET_CLS_RSVP is not set
+# CONFIG_NET_CLS_RSVP6 is not set
+# CONFIG_NET_CLS_TCINDEX is not set
+# CONFIG_NET_CLS_U32 is not set
+CONFIG_NET_CORE=y
+# CONFIG_NET_DROP_MONITOR is not set
+# CONFIG_NET_DSA is not set
+# CONFIG_NET_DSA_BCM_SF2 is not set
+# CONFIG_NET_DSA_MV88E6060 is not set
+# CONFIG_NET_DSA_MV88E6123_61_65 is not set
+# CONFIG_NET_DSA_MV88E6131 is not set
+# CONFIG_NET_DSA_MV88E6171 is not set
+# CONFIG_NET_DSA_MV88E6XXX is not set
+# CONFIG_NET_DSA_MV88E6XXX_NEED_PPU is not set
+# CONFIG_NET_DSA_TAG_DSA is not set
+# CONFIG_NET_DSA_TAG_EDSA is not set
+# CONFIG_NET_EMATCH is not set
+# CONFIG_NET_EMATCH_CMP is not set
+# CONFIG_NET_EMATCH_META is not set
+# CONFIG_NET_EMATCH_NBYTE is not set
+CONFIG_NET_EMATCH_STACK=32
+# CONFIG_NET_EMATCH_TEXT is not set
+# CONFIG_NET_EMATCH_U32 is not set
+CONFIG_NET_ETHERNET=y
+# CONFIG_NET_FC is not set
+# CONFIG_NET_FOU is not set
+# CONFIG_NET_IPGRE is not set
+CONFIG_NET_IPGRE_BROADCAST=y
+# CONFIG_NET_IPGRE_DEMUX is not set
+# CONFIG_NET_IPIP is not set
+# CONFIG_NET_IPVTI is not set
+# CONFIG_NET_IP_TUNNEL is not set
+# CONFIG_NET_ISA is not set
+# CONFIG_NET_KEY is not set
+# CONFIG_NET_KEY_MIGRATE is not set
+# CONFIG_NET_MPLS_GSO is not set
+# CONFIG_NET_PACKET_ENGINE is not set
+CONFIG_NET_PCI=y
+# CONFIG_NET_PCMCIA is not set
+# CONFIG_NET_PKTGEN is not set
+# CONFIG_NET_POCKET is not set
+# CONFIG_NET_POLL_CONTROLLER is not set
+# CONFIG_NET_PTP_CLASSIFY is not set
+CONFIG_NET_RX_BUSY_POLL=y
+# CONFIG_NET_SB1000 is not set
+CONFIG_NET_SCHED=y
+# CONFIG_NET_SCH_ATM is not set
+# CONFIG_NET_SCH_CBQ is not set
+# CONFIG_NET_SCH_CHOKE is not set
+# CONFIG_NET_SCH_CODEL is not set
+# CONFIG_NET_SCH_DRR is not set
+# CONFIG_NET_SCH_DSMARK is not set
+# CONFIG_NET_SCH_ESFQ is not set
+CONFIG_NET_SCH_ESFQ_NFCT=y
+CONFIG_NET_SCH_FIFO=y
+# CONFIG_NET_SCH_FQ is not set
+CONFIG_NET_SCH_FQ_CODEL=y
+# CONFIG_NET_SCH_GRED is not set
+# CONFIG_NET_SCH_HFSC is not set
+# CONFIG_NET_SCH_HHF is not set
+# CONFIG_NET_SCH_HTB is not set
+# CONFIG_NET_SCH_INGRESS is not set
+# CONFIG_NET_SCH_MQPRIO is not set
+# CONFIG_NET_SCH_MULTIQ is not set
+# CONFIG_NET_SCH_NETEM is not set
+# CONFIG_NET_SCH_PIE is not set
+# CONFIG_NET_SCH_PLUG is not set
+# CONFIG_NET_SCH_PRIO is not set
+# CONFIG_NET_SCH_QFQ is not set
+# CONFIG_NET_SCH_RED is not set
+# CONFIG_NET_SCH_SFB is not set
+# CONFIG_NET_SCH_SFQ is not set
+# CONFIG_NET_SCH_TBF is not set
+# CONFIG_NET_SCH_TEQL is not set
+# CONFIG_NET_SCTPPROBE is not set
+# CONFIG_NET_TCPPROBE is not set
+# CONFIG_NET_TEAM is not set
+# CONFIG_NET_TULIP is not set
+# CONFIG_NET_UDP_TUNNEL is not set
+CONFIG_NET_VENDOR_3COM=y
+CONFIG_NET_VENDOR_8390=y
+CONFIG_NET_VENDOR_ADAPTEC=y
+CONFIG_NET_VENDOR_AGERE=y
+CONFIG_NET_VENDOR_ALTEON=y
+CONFIG_NET_VENDOR_AMD=y
+CONFIG_NET_VENDOR_ARC=y
+CONFIG_NET_VENDOR_ATHEROS=y
+CONFIG_NET_VENDOR_BROADCOM=y
+CONFIG_NET_VENDOR_BROCADE=y
+CONFIG_NET_VENDOR_CHELSIO=y
+CONFIG_NET_VENDOR_CIRRUS=y
+CONFIG_NET_VENDOR_CISCO=y
+CONFIG_NET_VENDOR_DEC=y
+CONFIG_NET_VENDOR_DLINK=y
+CONFIG_NET_VENDOR_EMULEX=y
+CONFIG_NET_VENDOR_EXAR=y
+CONFIG_NET_VENDOR_FARADAY=y
+CONFIG_NET_VENDOR_FREESCALE=y
+CONFIG_NET_VENDOR_FUJITSU=y
+CONFIG_NET_VENDOR_HISILICON=y
+CONFIG_NET_VENDOR_HP=y
+CONFIG_NET_VENDOR_I825XX=y
+CONFIG_NET_VENDOR_IBM=y
+CONFIG_NET_VENDOR_INTEL=y
+CONFIG_NET_VENDOR_MARVELL=y
+CONFIG_NET_VENDOR_MELLANOX=y
+CONFIG_NET_VENDOR_MICREL=y
+CONFIG_NET_VENDOR_MICROCHIP=y
+CONFIG_NET_VENDOR_MYRI=y
+CONFIG_NET_VENDOR_NATSEMI=y
+CONFIG_NET_VENDOR_NVIDIA=y
+CONFIG_NET_VENDOR_OKI=y
+CONFIG_NET_VENDOR_QLOGIC=y
+CONFIG_NET_VENDOR_QUALCOMM=y
+CONFIG_NET_VENDOR_RDC=y
+CONFIG_NET_VENDOR_REALTEK=y
+CONFIG_NET_VENDOR_SAMSUNG=y
+CONFIG_NET_VENDOR_SEEQ=y
+CONFIG_NET_VENDOR_SILAN=y
+CONFIG_NET_VENDOR_SILICOM=y
+CONFIG_NET_VENDOR_SIS=y
+CONFIG_NET_VENDOR_SMSC=y
+CONFIG_NET_VENDOR_STMICRO=y
+CONFIG_NET_VENDOR_SUN=y
+CONFIG_NET_VENDOR_TEHUTI=y
+CONFIG_NET_VENDOR_TI=y
+CONFIG_NET_VENDOR_TOSHIBA=y
+CONFIG_NET_VENDOR_VIA=y
+# CONFIG_NET_VENDOR_WIZNET is not set
+CONFIG_NET_VENDOR_XILINX=y
+CONFIG_NET_VENDOR_XIRCOM=y
+# CONFIG_NET_XGENE is not set
+CONFIG_NEW_LEDS=y
+# CONFIG_NFC is not set
+# CONFIG_NFC_DEVICES is not set
+# CONFIG_NFSD is not set
+# CONFIG_NFSD_DEPRECATED is not set
+# CONFIG_NFSD_V2_ACL is not set
+CONFIG_NFSD_V3=y
+# CONFIG_NFSD_V3_ACL is not set
+# CONFIG_NFSD_V4 is not set
+# CONFIG_NFS_ACL_SUPPORT is not set
+CONFIG_NFS_COMMON=y
+# CONFIG_NFS_FS is not set
+# CONFIG_NFS_FSCACHE is not set
+# CONFIG_NFS_SWAP is not set
+# CONFIG_NFS_V2 is not set
+CONFIG_NFS_V3=y
+# CONFIG_NFS_V3_ACL is not set
+# CONFIG_NFS_V4 is not set
+# CONFIG_NFS_V4_1 is not set
+# CONFIG_NFTL is not set
+# CONFIG_NF_CONNTRACK is not set
+# CONFIG_NF_CONNTRACK_AMANDA is not set
+# CONFIG_NF_CONNTRACK_EVENTS is not set
+# CONFIG_NF_CONNTRACK_FTP is not set
+# CONFIG_NF_CONNTRACK_H323 is not set
+# CONFIG_NF_CONNTRACK_IPV4 is not set
+# CONFIG_NF_CONNTRACK_IPV6 is not set
+# CONFIG_NF_CONNTRACK_IRC is not set
+# CONFIG_NF_CONNTRACK_MARK is not set
+# CONFIG_NF_CONNTRACK_NETBIOS_NS is not set
+# CONFIG_NF_CONNTRACK_PPTP is not set
+CONFIG_NF_CONNTRACK_PROCFS=y
+# CONFIG_NF_CONNTRACK_PROC_COMPAT is not set
+# CONFIG_NF_CONNTRACK_RTSP is not set
+# CONFIG_NF_CONNTRACK_SANE is not set
+# CONFIG_NF_CONNTRACK_SIP is not set
+# CONFIG_NF_CONNTRACK_SNMP is not set
+# CONFIG_NF_CONNTRACK_TFTP is not set
+# CONFIG_NF_CONNTRACK_TIMEOUT is not set
+# CONFIG_NF_CONNTRACK_TIMESTAMP is not set
+# CONFIG_NF_CONNTRACK_ZONES is not set
+# CONFIG_NF_CT_NETLINK is not set
+# CONFIG_NF_CT_NETLINK_TIMEOUT is not set
+# CONFIG_NF_CT_PROTO_DCCP is not set
+# CONFIG_NF_CT_PROTO_GRE is not set
+# CONFIG_NF_CT_PROTO_SCTP is not set
+# CONFIG_NF_CT_PROTO_UDPLITE is not set
+# CONFIG_NF_DEFRAG_IPV4 is not set
+# CONFIG_NF_LOG_ARP is not set
+# CONFIG_NF_LOG_IPV4 is not set
+# CONFIG_NF_NAT is not set
+# CONFIG_NF_NAT_AMANDA is not set
+# CONFIG_NF_NAT_FTP is not set
+# CONFIG_NF_NAT_H323 is not set
+# CONFIG_NF_NAT_IPV6 is not set
+# CONFIG_NF_NAT_IRC is not set
+# CONFIG_NF_NAT_MASQUERADE_IPV4 is not set
+# CONFIG_NF_NAT_MASQUERADE_IPV6 is not set
+# CONFIG_NF_NAT_NEEDED is not set
+# CONFIG_NF_NAT_PPTP is not set
+# CONFIG_NF_NAT_PROTO_GRE is not set
+# CONFIG_NF_NAT_RTSP is not set
+# CONFIG_NF_NAT_SIP is not set
+# CONFIG_NF_NAT_SNMP_BASIC is not set
+# CONFIG_NF_NAT_TFTP is not set
+# CONFIG_NF_REJECT_IPV4 is not set
+# CONFIG_NF_TABLES is not set
+# CONFIG_NI52 is not set
+# CONFIG_NI65 is not set
+# CONFIG_NILFS2_FS is not set
+# CONFIG_NIU is not set
+# CONFIG_NL80211_TESTMODE is not set
+CONFIG_NLATTR=y
+# CONFIG_NLMON is not set
+# CONFIG_NLM_XLP_BOARD is not set
+# CONFIG_NLM_XLR_BOARD is not set
+# CONFIG_NLS is not set
+# CONFIG_NLS_ASCII is not set
+# CONFIG_NLS_CODEPAGE_1250 is not set
+# CONFIG_NLS_CODEPAGE_1251 is not set
+# CONFIG_NLS_CODEPAGE_437 is not set
+# CONFIG_NLS_CODEPAGE_737 is not set
+# CONFIG_NLS_CODEPAGE_775 is not set
+# CONFIG_NLS_CODEPAGE_850 is not set
+# CONFIG_NLS_CODEPAGE_852 is not set
+# CONFIG_NLS_CODEPAGE_855 is not set
+# CONFIG_NLS_CODEPAGE_857 is not set
+# CONFIG_NLS_CODEPAGE_860 is not set
+# CONFIG_NLS_CODEPAGE_861 is not set
+# CONFIG_NLS_CODEPAGE_862 is not set
+# CONFIG_NLS_CODEPAGE_863 is not set
+# CONFIG_NLS_CODEPAGE_864 is not set
+# CONFIG_NLS_CODEPAGE_865 is not set
+# CONFIG_NLS_CODEPAGE_866 is not set
+# CONFIG_NLS_CODEPAGE_869 is not set
+# CONFIG_NLS_CODEPAGE_874 is not set
+# CONFIG_NLS_CODEPAGE_932 is not set
+# CONFIG_NLS_CODEPAGE_936 is not set
+# CONFIG_NLS_CODEPAGE_949 is not set
+# CONFIG_NLS_CODEPAGE_950 is not set
+CONFIG_NLS_DEFAULT="iso8859-1"
+# CONFIG_NLS_ISO8859_1 is not set
+# CONFIG_NLS_ISO8859_13 is not set
+# CONFIG_NLS_ISO8859_14 is not set
+# CONFIG_NLS_ISO8859_15 is not set
+# CONFIG_NLS_ISO8859_2 is not set
+# CONFIG_NLS_ISO8859_3 is not set
+# CONFIG_NLS_ISO8859_4 is not set
+# CONFIG_NLS_ISO8859_5 is not set
+# CONFIG_NLS_ISO8859_6 is not set
+# CONFIG_NLS_ISO8859_7 is not set
+# CONFIG_NLS_ISO8859_8 is not set
+# CONFIG_NLS_ISO8859_9 is not set
+# CONFIG_NLS_KOI8_R is not set
+# CONFIG_NLS_KOI8_U is not set
+# CONFIG_NLS_MAC_CELTIC is not set
+# CONFIG_NLS_MAC_CENTEURO is not set
+# CONFIG_NLS_MAC_CROATIAN is not set
+# CONFIG_NLS_MAC_CYRILLIC is not set
+# CONFIG_NLS_MAC_GAELIC is not set
+# CONFIG_NLS_MAC_GREEK is not set
+# CONFIG_NLS_MAC_ICELAND is not set
+# CONFIG_NLS_MAC_INUIT is not set
+# CONFIG_NLS_MAC_ROMAN is not set
+# CONFIG_NLS_MAC_ROMANIAN is not set
+# CONFIG_NLS_MAC_TURKISH is not set
+# CONFIG_NLS_UTF8 is not set
+# CONFIG_NOP_USB_XCEIV is not set
+# CONFIG_NORTEL_HERMES is not set
+# CONFIG_NOTIFIER_ERROR_INJECTION is not set
+# CONFIG_NOZOMI is not set
+# CONFIG_NO_BOOTMEM is not set
+# CONFIG_NO_HZ is not set
+# CONFIG_NO_HZ_FULL is not set
+# CONFIG_NO_HZ_IDLE is not set
+# CONFIG_NO_IOPORT is not set
+# CONFIG_NS83820 is not set
+# CONFIG_NTFS_DEBUG is not set
+# CONFIG_NTFS_FS is not set
+# CONFIG_NTFS_RW is not set
+# CONFIG_NTP_PPS is not set
+# CONFIG_NVRAM is not set
+# CONFIG_NV_TCO is not set
+# CONFIG_NXP_STB220 is not set
+# CONFIG_NXP_STB225 is not set
+# CONFIG_N_GSM is not set
+# CONFIG_OABI_COMPAT is not set
+# CONFIG_OBS600 is not set
+# CONFIG_OCFS2_FS is not set
+# CONFIG_OCF_BENCH is not set
+# CONFIG_OCF_C7108 is not set
+# CONFIG_OCF_CRYPTOCTEON is not set
+# CONFIG_OCF_EP80579 is not set
+# CONFIG_OCF_HIFN is not set
+# CONFIG_OCF_HIFNHIPP is not set
+# CONFIG_OCF_IXP4XX is not set
+# CONFIG_OCF_KIRKWOOD is not set
+# CONFIG_OCF_OCF is not set
+# CONFIG_OCF_OCFNULL is not set
+# CONFIG_OCF_SAFE is not set
+# CONFIG_OCF_TALITOS is not set
+# CONFIG_OCF_UBSEC_SSB is not set
+# CONFIG_OC_ETM is not set
+# CONFIG_OF_SELFTEST is not set
+# CONFIG_OMAP2_DSS_DEBUG is not set
+# CONFIG_OMAP2_DSS_DEBUGFS is not set
+# CONFIG_OMAP2_DSS_SDI is not set
+# CONFIG_OMAP_CONTROL_USB is not set
+# CONFIG_OMAP_OCP2SCP is not set
+# CONFIG_OMAP_USB2 is not set
+# CONFIG_OMAP_USB3 is not set
+# CONFIG_OMFS_FS is not set
+# CONFIG_OPENVSWITCH is not set
+# CONFIG_OPROFILE is not set
+# CONFIG_OPROFILE_EVENT_MULTIPLEX is not set
+# CONFIG_ORION_WATCHDOG is not set
+# CONFIG_OSF_PARTITION is not set
+CONFIG_OVERLAY_FS=y
+# CONFIG_P54_COMMON is not set
+CONFIG_PACKET=y
+# CONFIG_PACKET_DIAG is not set
+# CONFIG_PAGE_POISONING is not set
+# CONFIG_PAGE_SIZE_16KB is not set
+# CONFIG_PAGE_SIZE_32KB is not set
+CONFIG_PAGE_SIZE_4KB=y
+# CONFIG_PAGE_SIZE_64KB is not set
+# CONFIG_PAGE_SIZE_8KB is not set
+# CONFIG_PANEL is not set
+# CONFIG_PANIC_ON_OOPS is not set
+CONFIG_PANIC_ON_OOPS_VALUE=0
+CONFIG_PANIC_TIMEOUT=0
+# CONFIG_PANTHERLORD_FF is not set
+# CONFIG_PARPORT is not set
+# CONFIG_PARPORT_1284 is not set
+# CONFIG_PARPORT_AX88796 is not set
+# CONFIG_PARPORT_PC is not set
+CONFIG_PARTITION_ADVANCED=y
+# CONFIG_PATA_ALI is not set
+# CONFIG_PATA_AMD is not set
+# CONFIG_PATA_ARASAN_CF is not set
+# CONFIG_PATA_ARTOP is not set
+# CONFIG_PATA_ATIIXP is not set
+# CONFIG_PATA_ATP867X is not set
+# CONFIG_PATA_CMD640_PCI is not set
+# CONFIG_PATA_CMD64X is not set
+# CONFIG_PATA_CS5520 is not set
+# CONFIG_PATA_CS5530 is not set
+# CONFIG_PATA_CS5535 is not set
+# CONFIG_PATA_CS5536 is not set
+# CONFIG_PATA_CYPRESS is not set
+# CONFIG_PATA_EFAR is not set
+# CONFIG_PATA_HPT366 is not set
+# CONFIG_PATA_HPT37X is not set
+# CONFIG_PATA_HPT3X2N is not set
+# CONFIG_PATA_HPT3X3 is not set
+# CONFIG_PATA_ISAPNP is not set
+# CONFIG_PATA_IT8213 is not set
+# CONFIG_PATA_IT821X is not set
+# CONFIG_PATA_JMICRON is not set
+# CONFIG_PATA_LEGACY is not set
+# CONFIG_PATA_MARVELL is not set
+# CONFIG_PATA_MPIIX is not set
+# CONFIG_PATA_NETCELL is not set
+# CONFIG_PATA_NINJA32 is not set
+# CONFIG_PATA_NS87410 is not set
+# CONFIG_PATA_NS87415 is not set
+# CONFIG_PATA_OCTEON_CF is not set
+# CONFIG_PATA_OF_PLATFORM is not set
+# CONFIG_PATA_OLDPIIX is not set
+# CONFIG_PATA_OPTI is not set
+# CONFIG_PATA_OPTIDMA is not set
+# CONFIG_PATA_PCMCIA is not set
+# CONFIG_PATA_PDC2027X is not set
+# CONFIG_PATA_PDC_OLD is not set
+# CONFIG_PATA_PLATFORM is not set
+# CONFIG_PATA_QDI is not set
+# CONFIG_PATA_RADISYS is not set
+# CONFIG_PATA_RDC is not set
+# CONFIG_PATA_RZ1000 is not set
+# CONFIG_PATA_SC1200 is not set
+# CONFIG_PATA_SCH is not set
+# CONFIG_PATA_SERVERWORKS is not set
+# CONFIG_PATA_SIL680 is not set
+# CONFIG_PATA_SIS is not set
+# CONFIG_PATA_TOSHIBA is not set
+# CONFIG_PATA_TRIFLEX is not set
+# CONFIG_PATA_VIA is not set
+# CONFIG_PATA_WINBOND is not set
+# CONFIG_PATA_WINBOND_VLB is not set
+# CONFIG_PC300TOO is not set
+# CONFIG_PCCARD is not set
+# CONFIG_PCH_GBE is not set
+# CONFIG_PCH_PHUB is not set
+# CONFIG_PCI200SYN is not set
+# CONFIG_PCIEAER_INJECT is not set
+# CONFIG_PCIEASPM is not set
+# CONFIG_PCIEPORTBUS is not set
+# CONFIG_PCIE_ECRC is not set
+# CONFIG_PCIPCWATCHDOG is not set
+# CONFIG_PCI_ATMEL is not set
+# CONFIG_PCI_CNB20LE_QUIRK is not set
+# CONFIG_PCI_DEBUG is not set
+# CONFIG_PCI_DISABLE_COMMON_QUIRKS is not set
+# CONFIG_PCI_HERMES is not set
+# CONFIG_PCI_HOST_GENERIC is not set
+# CONFIG_PCI_IOV is not set
+# CONFIG_PCI_MSI is not set
+# CONFIG_PCI_PASID is not set
+# CONFIG_PCI_PRI is not set
+CONFIG_PCI_QUIRKS=y
+# CONFIG_PCI_REALLOC_ENABLE_AUTO is not set
+# CONFIG_PCI_STUB is not set
+CONFIG_PCI_SYSCALL=y
+# CONFIG_PCMCIA is not set
+# CONFIG_PCMCIA_3C574 is not set
+# CONFIG_PCMCIA_3C589 is not set
+# CONFIG_PCMCIA_AHA152X is not set
+# CONFIG_PCMCIA_ATMEL is not set
+# CONFIG_PCMCIA_AXNET is not set
+# CONFIG_PCMCIA_DEBUG is not set
+# CONFIG_PCMCIA_FDOMAIN is not set
+# CONFIG_PCMCIA_FMVJ18X is not set
+# CONFIG_PCMCIA_HERMES is not set
+# CONFIG_PCMCIA_LOAD_CIS is not set
+# CONFIG_PCMCIA_NINJA_SCSI is not set
+# CONFIG_PCMCIA_NMCLAN is not set
+# CONFIG_PCMCIA_PCNET is not set
+# CONFIG_PCMCIA_QLOGIC is not set
+# CONFIG_PCMCIA_RAYCS is not set
+# CONFIG_PCMCIA_SMC91C92 is not set
+# CONFIG_PCMCIA_SPECTRUM is not set
+# CONFIG_PCMCIA_SYM53C500 is not set
+# CONFIG_PCMCIA_WL3501 is not set
+# CONFIG_PCMCIA_XIRC2PS is not set
+# CONFIG_PCMCIA_XIRCOM is not set
+# CONFIG_PCNET32 is not set
+# CONFIG_PCSPKR_PLATFORM is not set
+# CONFIG_PD6729 is not set
+# CONFIG_PDA_POWER is not set
+# CONFIG_PDC_ADMA is not set
+# CONFIG_PERCPU_TEST is not set
+# CONFIG_PERF_COUNTERS is not set
+# CONFIG_PERF_EVENTS is not set
+# CONFIG_PERSISTENT_KEYRINGS is not set
+# CONFIG_PHANTOM is not set
+# CONFIG_PHONE is not set
+# CONFIG_PHONET is not set
+# CONFIG_PHYLIB is not set
+# CONFIG_PHYS_ADDR_T_64BIT is not set
+# CONFIG_PHY_EXYNOS_DP_VIDEO is not set
+# CONFIG_PHY_EXYNOS_MIPI_VIDEO is not set
+# CONFIG_PHY_QCOM_DWC3 is not set
+# CONFIG_PHY_SAMSUNG_USB2 is not set
+# CONFIG_PID_IN_CONTEXTIDR is not set
+# CONFIG_PID_NS is not set
+CONFIG_PINCONF=y
+# CONFIG_PINCTRL is not set
+# CONFIG_PINCTRL_CAPRI is not set
+# CONFIG_PINCTRL_EXYNOS is not set
+# CONFIG_PINCTRL_EXYNOS5440 is not set
+# CONFIG_PINCTRL_MSM8X74 is not set
+CONFIG_PINCTRL_SINGLE=y
+CONFIG_PINMUX=y
+# CONFIG_PLAT_SPEAR is not set
+# CONFIG_PLIP is not set
+# CONFIG_PLX_HERMES is not set
+# CONFIG_PM is not set
+# CONFIG_PMBUS is not set
+# CONFIG_PMC_MSP is not set
+# CONFIG_PMC_YOSEMITE is not set
+# CONFIG_PMIC_ADP5520 is not set
+# CONFIG_PMIC_DA903X is not set
+# CONFIG_PM_AUTOSLEEP is not set
+# CONFIG_PM_DEVFREQ is not set
+# CONFIG_PM_RUNTIME is not set
+# CONFIG_PM_WAKELOCKS is not set
+# CONFIG_PNX8550_JBS is not set
+# CONFIG_PNX8550_STB810 is not set
+# CONFIG_POHMELFS is not set
+# CONFIG_POSIX_MQUEUE is not set
+# CONFIG_POWERCAP is not set
+# CONFIG_POWERTV is not set
+# CONFIG_POWER_AVS is not set
+# CONFIG_POWER_RESET is not set
+# CONFIG_POWER_RESET_RESTART is not set
+# CONFIG_POWER_RESET_VERSATILE is not set
+# CONFIG_POWER_SUPPLY is not set
+# CONFIG_POWER_SUPPLY_DEBUG is not set
+# CONFIG_PPC4xx_GPIO is not set
+# CONFIG_PPC_16K_PAGES is not set
+# CONFIG_PPC_256K_PAGES is not set
+CONFIG_PPC_4K_PAGES=y
+# CONFIG_PPC_64K_PAGES is not set
+# CONFIG_PPC_DISABLE_WERROR is not set
+# CONFIG_PPC_EMULATED_STATS is not set
+# CONFIG_PPC_EPAPR_HV_BYTECHAN is not set
+# CONFIG_PPP is not set
+# CONFIG_PPPOATM is not set
+# CONFIG_PPPOE is not set
+# CONFIG_PPPOL2TP is not set
+# CONFIG_PPP_ASYNC is not set
+# CONFIG_PPP_BSDCOMP is not set
+# CONFIG_PPP_DEFLATE is not set
+CONFIG_PPP_FILTER=y
+# CONFIG_PPP_MPPE is not set
+CONFIG_PPP_MULTILINK=y
+# CONFIG_PPP_SYNC_TTY is not set
+# CONFIG_PPS is not set
+# CONFIG_PPS_CLIENT_GPIO is not set
+# CONFIG_PPS_CLIENT_KTIMER is not set
+# CONFIG_PPS_CLIENT_LDISC is not set
+# CONFIG_PPS_CLIENT_PARPORT is not set
+# CONFIG_PPS_DEBUG is not set
+# CONFIG_PPTP is not set
+# CONFIG_PREEMPT is not set
+CONFIG_PREEMPT_NONE=y
+# CONFIG_PREEMPT_TRACER is not set
+# CONFIG_PREEMPT_VOLUNTARY is not set
+CONFIG_PREVENT_FIRMWARE_BUILD=y
+CONFIG_PRINTK=y
+# CONFIG_PRINTK_TIME is not set
+CONFIG_PRINT_STACK_DEPTH=64
+# CONFIG_PRISM2_USB is not set
+# CONFIG_PRISM54 is not set
+# CONFIG_PROBE_INITRD_HEADER is not set
+CONFIG_PROC_FS=y
+# CONFIG_PROC_KCORE is not set
+# CONFIG_PROC_PAGE_MONITOR is not set
+CONFIG_PROC_STRIPPED=y
+CONFIG_PROC_SYSCTL=y
+# CONFIG_PROFILE_ALL_BRANCHES is not set
+# CONFIG_PROFILE_ANNOTATED_BRANCHES is not set
+# CONFIG_PROFILING is not set
+# CONFIG_PROVE_LOCKING is not set
+# CONFIG_PROVE_RCU is not set
+# CONFIG_PROVE_RCU_DELAY is not set
+# CONFIG_PSB6970_PHY is not set
+# CONFIG_PSTORE is not set
+# CONFIG_PTP_1588_CLOCK is not set
+# CONFIG_PTP_1588_CLOCK_IXP46X is not set
+# CONFIG_PTP_1588_CLOCK_PCH is not set
+# CONFIG_PWM is not set
+# CONFIG_PWM_PCA9685 is not set
+# CONFIG_QCA7000 is not set
+# CONFIG_QLA3XXX is not set
+# CONFIG_QLCNIC is not set
+# CONFIG_QLGE is not set
+# CONFIG_QNX4FS_FS is not set
+# CONFIG_QNX6FS_FS is not set
+# CONFIG_QSEMI_PHY is not set
+# CONFIG_QUOTA is not set
+# CONFIG_QUOTACTL is not set
+# CONFIG_QUOTA_DEBUG is not set
+# CONFIG_R3964 is not set
+# CONFIG_R6040 is not set
+# CONFIG_R8169 is not set
+# CONFIG_R8187SE is not set
+# CONFIG_R8188EU is not set
+# CONFIG_R8712U is not set
+# CONFIG_R8723AU is not set
+# CONFIG_RADIO_ADAPTERS is not set
+# CONFIG_RADIO_AZTECH is not set
+# CONFIG_RADIO_CADET is not set
+# CONFIG_RADIO_GEMTEK is not set
+# CONFIG_RADIO_MAXIRADIO is not set
+# CONFIG_RADIO_RTRACK is not set
+# CONFIG_RADIO_RTRACK2 is not set
+# CONFIG_RADIO_SF16FMI is not set
+# CONFIG_RADIO_SF16FMR2 is not set
+# CONFIG_RADIO_TERRATEC is not set
+# CONFIG_RADIO_TRUST is not set
+# CONFIG_RADIO_TYPHOON is not set
+# CONFIG_RADIO_ZOLTRIX is not set
+# CONFIG_RAID_ATTRS is not set
+# CONFIG_RALINK is not set
+# CONFIG_RAMOOPS is not set
+# CONFIG_RANDOM32_SELFTEST is not set
+# CONFIG_RAPIDIO is not set
+# CONFIG_RAR_REGISTER is not set
+# CONFIG_RAW_DRIVER is not set
+# CONFIG_RBTREE_TEST is not set
+# CONFIG_RCU_CPU_STALL_INFO is not set
+CONFIG_RCU_CPU_STALL_TIMEOUT=60
+CONFIG_RCU_FANOUT=32
+# CONFIG_RCU_FANOUT_EXACT is not set
+CONFIG_RCU_FANOUT_LEAF=16
+# CONFIG_RCU_FAST_NO_HZ is not set
+# CONFIG_RCU_NOCB_CPU is not set
+# CONFIG_RCU_TORTURE_TEST is not set
+# CONFIG_RCU_TRACE is not set
+# CONFIG_RCU_USER_QS is not set
+# CONFIG_RC_ATI_REMOTE is not set
+# CONFIG_RC_CORE is not set
+# CONFIG_RC_DECODERS is not set
+# CONFIG_RC_LOOPBACK is not set
+# CONFIG_RC_MAP is not set
+# CONFIG_RDS is not set
+# CONFIG_RD_BZIP2 is not set
+# CONFIG_RD_GZIP is not set
+# CONFIG_RD_LZ4 is not set
+# CONFIG_RD_LZMA is not set
+# CONFIG_RD_LZO is not set
+# CONFIG_RD_XZ is not set
+# CONFIG_READABLE_ASM is not set
+# CONFIG_REALTEK_PHY is not set
+# CONFIG_REDWOOD is not set
+# CONFIG_REGMAP is not set
+# CONFIG_REGMAP_I2C is not set
+# CONFIG_REGMAP_MMIO is not set
+# CONFIG_REGMAP_SPI is not set
+# CONFIG_REGULATOR is not set
+# CONFIG_REGULATOR_ACT8865 is not set
+# CONFIG_REGULATOR_AD5398 is not set
+# CONFIG_REGULATOR_ANATOP is not set
+# CONFIG_REGULATOR_BQ24022 is not set
+# CONFIG_REGULATOR_DA9210 is not set
+# CONFIG_REGULATOR_DA9211 is not set
+# CONFIG_REGULATOR_FAN53555 is not set
+# CONFIG_REGULATOR_FIXED_VOLTAGE is not set
+# CONFIG_REGULATOR_GPIO is not set
+# CONFIG_REGULATOR_ISL6271A is not set
+# CONFIG_REGULATOR_ISL9305 is not set
+# CONFIG_REGULATOR_LP3971 is not set
+# CONFIG_REGULATOR_LP3972 is not set
+# CONFIG_REGULATOR_LP872X is not set
+# CONFIG_REGULATOR_LP8755 is not set
+# CONFIG_REGULATOR_LTC3589 is not set
+# CONFIG_REGULATOR_MAX1586 is not set
+# CONFIG_REGULATOR_MAX8649 is not set
+# CONFIG_REGULATOR_MAX8660 is not set
+# CONFIG_REGULATOR_MAX8952 is not set
+# CONFIG_REGULATOR_MAX8973 is not set
+# CONFIG_REGULATOR_PFUZE100 is not set
+# CONFIG_REGULATOR_TI_ABB is not set
+# CONFIG_REGULATOR_TPS51632 is not set
+# CONFIG_REGULATOR_TPS62360 is not set
+# CONFIG_REGULATOR_TPS65023 is not set
+# CONFIG_REGULATOR_TPS6507X is not set
+# CONFIG_REGULATOR_TPS6524X is not set
+# CONFIG_REGULATOR_VIRTUAL_CONSUMER is not set
+# CONFIG_REISERFS_CHECK is not set
+# CONFIG_REISERFS_FS is not set
+# CONFIG_REISERFS_FS_POSIX_ACL is not set
+# CONFIG_REISERFS_FS_SECURITY is not set
+# CONFIG_REISERFS_FS_XATTR is not set
+# CONFIG_REISERFS_PROC_INFO is not set
+# CONFIG_RELAY is not set
+# CONFIG_RESET_CONTROLLER is not set
+# CONFIG_RFD_FTL is not set
+# CONFIG_RFKILL is not set
+# CONFIG_RFKILL_INPUT is not set
+# CONFIG_RFKILL_REGULATOR is not set
+# CONFIG_RING_BUFFER_BENCHMARK is not set
+# CONFIG_RING_BUFFER_STARTUP_TEST is not set
+# CONFIG_ROMFS_FS is not set
+# CONFIG_ROSE is not set
+# CONFIG_RPCSEC_GSS_KRB5 is not set
+# CONFIG_RT2X00 is not set
+# CONFIG_RTC_CLASS is not set
+# CONFIG_RTC_DEBUG is not set
+# CONFIG_RTC_DRV_AU1XXX is not set
+# CONFIG_RTC_DRV_BQ32K is not set
+# CONFIG_RTC_DRV_BQ4802 is not set
+CONFIG_RTC_DRV_CMOS=y
+# CONFIG_RTC_DRV_DS1286 is not set
+# CONFIG_RTC_DRV_DS1305 is not set
+# CONFIG_RTC_DRV_DS1307 is not set
+# CONFIG_RTC_DRV_DS1343 is not set
+# CONFIG_RTC_DRV_DS1347 is not set
+# CONFIG_RTC_DRV_DS1374 is not set
+# CONFIG_RTC_DRV_DS1390 is not set
+# CONFIG_RTC_DRV_DS1511 is not set
+# CONFIG_RTC_DRV_DS1553 is not set
+# CONFIG_RTC_DRV_DS1672 is not set
+# CONFIG_RTC_DRV_DS1742 is not set
+# CONFIG_RTC_DRV_DS2404 is not set
+# CONFIG_RTC_DRV_DS3232 is not set
+# CONFIG_RTC_DRV_DS3234 is not set
+# CONFIG_RTC_DRV_EM3027 is not set
+# CONFIG_RTC_DRV_EP93XX is not set
+# CONFIG_RTC_DRV_FM3130 is not set
+# CONFIG_RTC_DRV_GENERIC is not set
+# CONFIG_RTC_DRV_HID_SENSOR_TIME is not set
+# CONFIG_RTC_DRV_HYM8563 is not set
+# CONFIG_RTC_DRV_ISL12022 is not set
+# CONFIG_RTC_DRV_ISL12057 is not set
+# CONFIG_RTC_DRV_ISL1208 is not set
+# CONFIG_RTC_DRV_M41T80 is not set
+# CONFIG_RTC_DRV_M41T93 is not set
+# CONFIG_RTC_DRV_M41T94 is not set
+# CONFIG_RTC_DRV_M48T35 is not set
+# CONFIG_RTC_DRV_M48T59 is not set
+# CONFIG_RTC_DRV_M48T86 is not set
+# CONFIG_RTC_DRV_MAX6900 is not set
+# CONFIG_RTC_DRV_MAX6902 is not set
+# CONFIG_RTC_DRV_MCP795 is not set
+# CONFIG_RTC_DRV_MOXART is not set
+# CONFIG_RTC_DRV_MPC5121 is not set
+# CONFIG_RTC_DRV_MSM6242 is not set
+# CONFIG_RTC_DRV_OMAP is not set
+# CONFIG_RTC_DRV_PCF2123 is not set
+# CONFIG_RTC_DRV_PCF2127 is not set
+# CONFIG_RTC_DRV_PCF85063 is not set
+# CONFIG_RTC_DRV_PCF8523 is not set
+# CONFIG_RTC_DRV_PCF8563 is not set
+# CONFIG_RTC_DRV_PCF8583 is not set
+# CONFIG_RTC_DRV_PL030 is not set
+# CONFIG_RTC_DRV_PL031 is not set
+# CONFIG_RTC_DRV_PS3 is not set
+# CONFIG_RTC_DRV_PT7C4338 is not set
+# CONFIG_RTC_DRV_R9701 is not set
+# CONFIG_RTC_DRV_RP5C01 is not set
+# CONFIG_RTC_DRV_RS5C348 is not set
+# CONFIG_RTC_DRV_RS5C372 is not set
+# CONFIG_RTC_DRV_RTC7301 is not set
+# CONFIG_RTC_DRV_RV3029C2 is not set
+# CONFIG_RTC_DRV_RX4581 is not set
+# CONFIG_RTC_DRV_RX8025 is not set
+# CONFIG_RTC_DRV_RX8581 is not set
+# CONFIG_RTC_DRV_S35390A is not set
+# CONFIG_RTC_DRV_SNVS is not set
+# CONFIG_RTC_DRV_STK17TA8 is not set
+# CONFIG_RTC_DRV_SUN6I is not set
+# CONFIG_RTC_DRV_TEST is not set
+# CONFIG_RTC_DRV_V3020 is not set
+# CONFIG_RTC_DRV_X1205 is not set
+# CONFIG_RTC_DRV_XGENE is not set
+CONFIG_RTC_HCTOSYS=y
+CONFIG_RTC_HCTOSYS_DEVICE="rtc0"
+CONFIG_RTC_INTF_DEV=y
+# CONFIG_RTC_INTF_DEV_UIE_EMUL is not set
+CONFIG_RTC_INTF_PROC=y
+CONFIG_RTC_INTF_SYSFS=y
+CONFIG_RTC_LIB=y
+CONFIG_RTC_SYSTOHC=y
+# CONFIG_RTL8180 is not set
+# CONFIG_RTL8187 is not set
+# CONFIG_RTL8192E is not set
+# CONFIG_RTL8192U is not set
+# CONFIG_RTL8306_PHY is not set
+# CONFIG_RTL8366RB_PHY is not set
+# CONFIG_RTL8366S_PHY is not set
+# CONFIG_RTL8366_SMI is not set
+# CONFIG_RTL8366_SMI_DEBUG_FS is not set
+# CONFIG_RTL8367B_PHY is not set
+# CONFIG_RTL8367_PHY is not set
+# CONFIG_RTLLIB is not set
+# CONFIG_RTL_CARDS is not set
+# CONFIG_RTS5139 is not set
+# CONFIG_RTS5208 is not set
+# CONFIG_RTS_PSTOR is not set
+CONFIG_RT_MUTEXES=y
+# CONFIG_RT_MUTEX_TESTER is not set
+# CONFIG_RUNTIME_DEBUG is not set
+CONFIG_RWSEM_GENERIC_SPINLOCK=y
+# CONFIG_S2IO is not set
+# CONFIG_SAMPLES is not set
+# CONFIG_SAMSUNG_LAPTOP is not set
+# CONFIG_SAMSUNG_USB2PHY is not set
+# CONFIG_SAMSUNG_USB3PHY is not set
+# CONFIG_SATA_ACARD_AHCI is not set
+# CONFIG_SATA_AHCI is not set
+# CONFIG_SATA_AHCI_PLATFORM is not set
+# CONFIG_SATA_DWC is not set
+# CONFIG_SATA_FSL is not set
+# CONFIG_SATA_HIGHBANK is not set
+# CONFIG_SATA_INIC162X is not set
+# CONFIG_SATA_MV is not set
+# CONFIG_SATA_NV is not set
+# CONFIG_SATA_PMP is not set
+# CONFIG_SATA_PROMISE is not set
+# CONFIG_SATA_QSTOR is not set
+# CONFIG_SATA_RCAR is not set
+# CONFIG_SATA_SIL is not set
+# CONFIG_SATA_SIL24 is not set
+# CONFIG_SATA_SIS is not set
+# CONFIG_SATA_SVW is not set
+# CONFIG_SATA_SX4 is not set
+# CONFIG_SATA_ULI is not set
+# CONFIG_SATA_VIA is not set
+# CONFIG_SATA_VITESSE is not set
+# CONFIG_SBC_FITPC2_WATCHDOG is not set
+# CONFIG_SBE_2T3E3 is not set
+# CONFIG_SBYPASS is not set
+# CONFIG_SC92031 is not set
+# CONFIG_SCA3000 is not set
+# CONFIG_SCC is not set
+# CONFIG_SCHEDSTATS is not set
+# CONFIG_SCHED_AUTOGROUP is not set
+# CONFIG_SCHED_DEBUG is not set
+# CONFIG_SCHED_MC is not set
+CONFIG_SCHED_OMIT_FRAME_POINTER=y
+# CONFIG_SCHED_SMT is not set
+# CONFIG_SCHED_STACK_END_CHECK is not set
+# CONFIG_SCHED_TRACER is not set
+# CONFIG_SCSI is not set
+# CONFIG_SCSI_3W_9XXX is not set
+# CONFIG_SCSI_3W_SAS is not set
+# CONFIG_SCSI_7000FASST is not set
+# CONFIG_SCSI_AACRAID is not set
+# CONFIG_SCSI_ACARD is not set
+# CONFIG_SCSI_ADVANSYS is not set
+# CONFIG_SCSI_AHA152X is not set
+# CONFIG_SCSI_AHA1542 is not set
+# CONFIG_SCSI_AIC79XX is not set
+# CONFIG_SCSI_AIC7XXX is not set
+# CONFIG_SCSI_AIC7XXX_OLD is not set
+# CONFIG_SCSI_AIC94XX is not set
+# CONFIG_SCSI_ARCMSR is not set
+# CONFIG_SCSI_BFA_FC is not set
+# CONFIG_SCSI_BNX2X_FCOE is not set
+# CONFIG_SCSI_BNX2_ISCSI is not set
+# CONFIG_SCSI_BUSLOGIC is not set
+# CONFIG_SCSI_CHELSIO_FCOE is not set
+# CONFIG_SCSI_CONSTANTS is not set
+# CONFIG_SCSI_CXGB3_ISCSI is not set
+# CONFIG_SCSI_CXGB4_ISCSI is not set
+# CONFIG_SCSI_DC390T is not set
+# CONFIG_SCSI_DC395x is not set
+# CONFIG_SCSI_DEBUG is not set
+# CONFIG_SCSI_DH is not set
+CONFIG_SCSI_DMA=y
+# CONFIG_SCSI_DMX3191D is not set
+# CONFIG_SCSI_DPT_I2O is not set
+# CONFIG_SCSI_DTC3280 is not set
+# CONFIG_SCSI_EATA is not set
+# CONFIG_SCSI_ESAS2R is not set
+# CONFIG_SCSI_FC_ATTRS is not set
+# CONFIG_SCSI_FUTURE_DOMAIN is not set
+# CONFIG_SCSI_GDTH is not set
+# CONFIG_SCSI_GENERIC_NCR5380 is not set
+# CONFIG_SCSI_GENERIC_NCR5380_MMIO is not set
+# CONFIG_SCSI_HPSA is not set
+# CONFIG_SCSI_HPTIOP is not set
+# CONFIG_SCSI_IN2000 is not set
+# CONFIG_SCSI_INIA100 is not set
+# CONFIG_SCSI_INITIO is not set
+# CONFIG_SCSI_IPR is not set
+# CONFIG_SCSI_IPS is not set
+# CONFIG_SCSI_ISCI is not set
+# CONFIG_SCSI_ISCSI_ATTRS is not set
+# CONFIG_SCSI_LOGGING is not set
+CONFIG_SCSI_LOWLEVEL=y
+# CONFIG_SCSI_LOWLEVEL_PCMCIA is not set
+# CONFIG_SCSI_LPFC is not set
+CONFIG_SCSI_MOD=y
+# CONFIG_SCSI_MPT2SAS is not set
+# CONFIG_SCSI_MPT3SAS is not set
+# CONFIG_SCSI_MQ_DEFAULT is not set
+CONFIG_SCSI_MULTI_LUN=y
+# CONFIG_SCSI_MVSAS is not set
+# CONFIG_SCSI_MVSAS_DEBUG is not set
+# CONFIG_SCSI_MVUMI is not set
+# CONFIG_SCSI_NCR53C406A is not set
+# CONFIG_SCSI_NETLINK is not set
+# CONFIG_SCSI_NSP32 is not set
+# CONFIG_SCSI_OSD_INITIATOR is not set
+# CONFIG_SCSI_PAS16 is not set
+# CONFIG_SCSI_PM8001 is not set
+# CONFIG_SCSI_PMCRAID is not set
+CONFIG_SCSI_PROC_FS=y
+# CONFIG_SCSI_QLA_FC is not set
+# CONFIG_SCSI_QLA_ISCSI is not set
+# CONFIG_SCSI_QLOGIC_1280 is not set
+# CONFIG_SCSI_QLOGIC_FAS is not set
+# CONFIG_SCSI_SAS_ATTRS is not set
+# CONFIG_SCSI_SAS_LIBSAS is not set
+# CONFIG_SCSI_SCAN_ASYNC is not set
+# CONFIG_SCSI_SPI_ATTRS is not set
+# CONFIG_SCSI_SRP is not set
+# CONFIG_SCSI_SRP_ATTRS is not set
+# CONFIG_SCSI_STEX is not set
+# CONFIG_SCSI_SYM53C416 is not set
+# CONFIG_SCSI_SYM53C8XX_2 is not set
+# CONFIG_SCSI_T128 is not set
+# CONFIG_SCSI_TGT is not set
+# CONFIG_SCSI_U14_34F is not set
+# CONFIG_SCSI_UFSHCD is not set
+# CONFIG_SCSI_ULTRASTOR is not set
+# CONFIG_SCSI_VIRTIO is not set
+# CONFIG_SCx200_ACB is not set
+# CONFIG_SDIO_UART is not set
+# CONFIG_SECCOMP is not set
+# CONFIG_SECURITY is not set
+# CONFIG_SECURITYFS is not set
+# CONFIG_SECURITY_DMESG_RESTRICT is not set
+# CONFIG_SEEQ8005 is not set
+CONFIG_SELECT_MEMORY_MODEL=y
+# CONFIG_SENSORS_ABITUGURU is not set
+# CONFIG_SENSORS_ABITUGURU3 is not set
+# CONFIG_SENSORS_ACPI_POWER is not set
+# CONFIG_SENSORS_AD7314 is not set
+# CONFIG_SENSORS_AD7414 is not set
+# CONFIG_SENSORS_AD7418 is not set
+# CONFIG_SENSORS_ADC128D818 is not set
+# CONFIG_SENSORS_ADCXX is not set
+# CONFIG_SENSORS_ADM1021 is not set
+# CONFIG_SENSORS_ADM1025 is not set
+# CONFIG_SENSORS_ADM1026 is not set
+# CONFIG_SENSORS_ADM1029 is not set
+# CONFIG_SENSORS_ADM1031 is not set
+# CONFIG_SENSORS_ADM9240 is not set
+# CONFIG_SENSORS_ADS1015 is not set
+# CONFIG_SENSORS_ADS7828 is not set
+# CONFIG_SENSORS_ADS7871 is not set
+# CONFIG_SENSORS_ADT7310 is not set
+# CONFIG_SENSORS_ADT7410 is not set
+# CONFIG_SENSORS_ADT7411 is not set
+# CONFIG_SENSORS_ADT7462 is not set
+# CONFIG_SENSORS_ADT7470 is not set
+# CONFIG_SENSORS_ADT7475 is not set
+# CONFIG_SENSORS_AMC6821 is not set
+# CONFIG_SENSORS_APDS990X is not set
+# CONFIG_SENSORS_APPLESMC is not set
+# CONFIG_SENSORS_ASB100 is not set
+# CONFIG_SENSORS_ASC7621 is not set
+# CONFIG_SENSORS_ATK0110 is not set
+# CONFIG_SENSORS_ATXP1 is not set
+# CONFIG_SENSORS_BH1770 is not set
+# CONFIG_SENSORS_BH1780 is not set
+# CONFIG_SENSORS_CORETEMP is not set
+# CONFIG_SENSORS_DME1737 is not set
+# CONFIG_SENSORS_DS1621 is not set
+# CONFIG_SENSORS_DS620 is not set
+# CONFIG_SENSORS_EMC1403 is not set
+# CONFIG_SENSORS_EMC2103 is not set
+# CONFIG_SENSORS_EMC6W201 is not set
+# CONFIG_SENSORS_F71805F is not set
+# CONFIG_SENSORS_F71882FG is not set
+# CONFIG_SENSORS_F75375S is not set
+# CONFIG_SENSORS_FAM15H_POWER is not set
+# CONFIG_SENSORS_FSCHMD is not set
+# CONFIG_SENSORS_G760A is not set
+# CONFIG_SENSORS_G762 is not set
+# CONFIG_SENSORS_GL518SM is not set
+# CONFIG_SENSORS_GL520SM is not set
+# CONFIG_SENSORS_GPIO_FAN is not set
+# CONFIG_SENSORS_GSC is not set
+# CONFIG_SENSORS_HDAPS is not set
+# CONFIG_SENSORS_HIH6130 is not set
+# CONFIG_SENSORS_HMC5843 is not set
+# CONFIG_SENSORS_HMC5843_I2C is not set
+# CONFIG_SENSORS_HMC5843_SPI is not set
+# CONFIG_SENSORS_HTU21 is not set
+# CONFIG_SENSORS_I5500 is not set
+# CONFIG_SENSORS_I5K_AMB is not set
+# CONFIG_SENSORS_IIO_HWMON is not set
+# CONFIG_SENSORS_INA209 is not set
+# CONFIG_SENSORS_INA2XX is not set
+# CONFIG_SENSORS_ISL29018 is not set
+# CONFIG_SENSORS_ISL29028 is not set
+# CONFIG_SENSORS_IT87 is not set
+# CONFIG_SENSORS_JC42 is not set
+# CONFIG_SENSORS_K10TEMP is not set
+# CONFIG_SENSORS_K8TEMP is not set
+# CONFIG_SENSORS_LINEAGE is not set
+# CONFIG_SENSORS_LIS3LV02D is not set
+# CONFIG_SENSORS_LIS3_I2C is not set
+# CONFIG_SENSORS_LIS3_SPI is not set
+# CONFIG_SENSORS_LM63 is not set
+# CONFIG_SENSORS_LM70 is not set
+# CONFIG_SENSORS_LM73 is not set
+# CONFIG_SENSORS_LM75 is not set
+# CONFIG_SENSORS_LM77 is not set
+# CONFIG_SENSORS_LM78 is not set
+# CONFIG_SENSORS_LM80 is not set
+# CONFIG_SENSORS_LM83 is not set
+# CONFIG_SENSORS_LM85 is not set
+# CONFIG_SENSORS_LM87 is not set
+# CONFIG_SENSORS_LM90 is not set
+# CONFIG_SENSORS_LM92 is not set
+# CONFIG_SENSORS_LM93 is not set
+# CONFIG_SENSORS_LM95234 is not set
+# CONFIG_SENSORS_LM95241 is not set
+# CONFIG_SENSORS_LM95245 is not set
+# CONFIG_SENSORS_LTC2945 is not set
+# CONFIG_SENSORS_LTC4151 is not set
+# CONFIG_SENSORS_LTC4215 is not set
+# CONFIG_SENSORS_LTC4222 is not set
+# CONFIG_SENSORS_LTC4245 is not set
+# CONFIG_SENSORS_LTC4260 is not set
+# CONFIG_SENSORS_LTC4261 is not set
+# CONFIG_SENSORS_MAX1111 is not set
+# CONFIG_SENSORS_MAX16065 is not set
+# CONFIG_SENSORS_MAX1619 is not set
+# CONFIG_SENSORS_MAX1668 is not set
+# CONFIG_SENSORS_MAX197 is not set
+# CONFIG_SENSORS_MAX6639 is not set
+# CONFIG_SENSORS_MAX6642 is not set
+# CONFIG_SENSORS_MAX6650 is not set
+# CONFIG_SENSORS_MAX6697 is not set
+# CONFIG_SENSORS_MCP3021 is not set
+# CONFIG_SENSORS_NCT6683 is not set
+# CONFIG_SENSORS_NCT6775 is not set
+# CONFIG_SENSORS_NTC_THERMISTOR is not set
+# CONFIG_SENSORS_PC87360 is not set
+# CONFIG_SENSORS_PC87427 is not set
+# CONFIG_SENSORS_PCF8591 is not set
+# CONFIG_SENSORS_POWR1220 is not set
+# CONFIG_SENSORS_SCH5627 is not set
+# CONFIG_SENSORS_SCH5636 is not set
+# CONFIG_SENSORS_SCH56XX_COMMON is not set
+# CONFIG_SENSORS_SHT15 is not set
+# CONFIG_SENSORS_SHT21 is not set
+# CONFIG_SENSORS_SHTC1 is not set
+# CONFIG_SENSORS_SIS5595 is not set
+# CONFIG_SENSORS_SMM665 is not set
+# CONFIG_SENSORS_SMSC47B397 is not set
+# CONFIG_SENSORS_SMSC47M1 is not set
+# CONFIG_SENSORS_SMSC47M192 is not set
+# CONFIG_SENSORS_THMC50 is not set
+# CONFIG_SENSORS_TMP102 is not set
+# CONFIG_SENSORS_TMP103 is not set
+# CONFIG_SENSORS_TMP401 is not set
+# CONFIG_SENSORS_TMP421 is not set
+# CONFIG_SENSORS_TSL2550 is not set
+# CONFIG_SENSORS_TSL2563 is not set
+# CONFIG_SENSORS_VEXPRESS is not set
+# CONFIG_SENSORS_VIA686A is not set
+# CONFIG_SENSORS_VIA_CPUTEMP is not set
+# CONFIG_SENSORS_VT1211 is not set
+# CONFIG_SENSORS_VT8231 is not set
+# CONFIG_SENSORS_W83627EHF is not set
+# CONFIG_SENSORS_W83627HF is not set
+# CONFIG_SENSORS_W83781D is not set
+# CONFIG_SENSORS_W83791D is not set
+# CONFIG_SENSORS_W83792D is not set
+# CONFIG_SENSORS_W83793 is not set
+# CONFIG_SENSORS_W83795 is not set
+# CONFIG_SENSORS_W83L785TS is not set
+# CONFIG_SENSORS_W83L786NG is not set
+CONFIG_SERIAL_8250=y
+# CONFIG_SERIAL_8250_ACCENT is not set
+# CONFIG_SERIAL_8250_BOCA is not set
+CONFIG_SERIAL_8250_CONSOLE=y
+# CONFIG_SERIAL_8250_CS is not set
+# CONFIG_SERIAL_8250_DEPRECATED_OPTIONS is not set
+# CONFIG_SERIAL_8250_DETECT_IRQ is not set
+CONFIG_SERIAL_8250_DMA=y
+# CONFIG_SERIAL_8250_DW is not set
+# CONFIG_SERIAL_8250_EM is not set
+# CONFIG_SERIAL_8250_EXAR_ST16C554 is not set
+# CONFIG_SERIAL_8250_EXTENDED is not set
+# CONFIG_SERIAL_8250_FOURPORT is not set
+# CONFIG_SERIAL_8250_FINTEK is not set
+# CONFIG_SERIAL_8250_HUB6 is not set
+# CONFIG_SERIAL_8250_MANY_PORTS is not set
+CONFIG_SERIAL_8250_NR_UARTS=2
+# CONFIG_SERIAL_8250_PCI is not set
+# CONFIG_SERIAL_8250_RSA is not set
+CONFIG_SERIAL_8250_RUNTIME_UARTS=2
+# CONFIG_SERIAL_8250_SYSRQ is not set
+# CONFIG_SERIAL_ALTERA_JTAGUART is not set
+# CONFIG_SERIAL_ALTERA_UART is not set
+# CONFIG_SERIAL_ARC is not set
+CONFIG_SERIAL_CORE=y
+CONFIG_SERIAL_CORE_CONSOLE=y
+CONFIG_SERIAL_EARLYCON=y
+# CONFIG_SERIAL_EARLYCON_ARM_SEMIHOST is not set
+# CONFIG_SERIAL_FSL_LPUART is not set
+# CONFIG_SERIAL_GRLIB_GAISLER_APBUART is not set
+# CONFIG_SERIAL_IFX6X60 is not set
+# CONFIG_SERIAL_JSM is not set
+# CONFIG_SERIAL_MAX3100 is not set
+# CONFIG_SERIAL_MAX3107 is not set
+# CONFIG_SERIAL_MAX310X is not set
+# CONFIG_SERIAL_MFD_HSU is not set
+# CONFIG_SERIAL_NONSTANDARD is not set
+# CONFIG_SERIAL_OF_PLATFORM is not set
+# CONFIG_SERIAL_OF_PLATFORM_NWPSERIAL is not set
+# CONFIG_SERIAL_PCH_UART is not set
+# CONFIG_SERIAL_RP2 is not set
+# CONFIG_SERIAL_SC16IS7XX is not set
+# CONFIG_SERIAL_SCCNXP is not set
+# CONFIG_SERIAL_SH_SCI is not set
+# CONFIG_SERIAL_ST_ASC is not set
+# CONFIG_SERIAL_TIMBERDALE is not set
+# CONFIG_SERIAL_UARTLITE is not set
+# CONFIG_SERIAL_XILINX_PS_UART is not set
+# CONFIG_SERIO is not set
+# CONFIG_SERIO_ALTERA_PS2 is not set
+# CONFIG_SERIO_AMBAKMI is not set
+# CONFIG_SERIO_ARC_PS2 is not set
+# CONFIG_SERIO_I8042 is not set
+# CONFIG_SERIO_LIBPS2 is not set
+# CONFIG_SERIO_PARKBD is not set
+# CONFIG_SERIO_PCIPS2 is not set
+# CONFIG_SERIO_PS2MULT is not set
+# CONFIG_SERIO_RAW is not set
+# CONFIG_SERIO_SERPORT is not set
+# CONFIG_SFC is not set
+# CONFIG_SFI is not set
+# CONFIG_SGETMASK_SYSCALL is not set
+# CONFIG_SGI_IOC4 is not set
+# CONFIG_SGI_IP22 is not set
+# CONFIG_SGI_IP27 is not set
+# CONFIG_SGI_IP28 is not set
+# CONFIG_SGI_IP32 is not set
+# CONFIG_SGI_PARTITION is not set
+CONFIG_SHMEM=y
+# CONFIG_SH_ETH is not set
+# CONFIG_SH_TIMER_CMT is not set
+# CONFIG_SH_TIMER_MTU2 is not set
+# CONFIG_SH_TIMER_TMU is not set
+# CONFIG_SI7005 is not set
+# CONFIG_SIBYTE_BIGSUR is not set
+# CONFIG_SIBYTE_CARMEL is not set
+# CONFIG_SIBYTE_CRHINE is not set
+# CONFIG_SIBYTE_CRHONE is not set
+# CONFIG_SIBYTE_LITTLESUR is not set
+# CONFIG_SIBYTE_RHONE is not set
+# CONFIG_SIBYTE_SENTOSA is not set
+# CONFIG_SIBYTE_SWARM is not set
+# CONFIG_SIGMA is not set
+CONFIG_SIGNALFD=y
+# CONFIG_SIMPLE_GPIO is not set
+# CONFIG_SIS190 is not set
+# CONFIG_SIS900 is not set
+# CONFIG_SKGE is not set
+# CONFIG_SKY2 is not set
+# CONFIG_SKY2_DEBUG is not set
+CONFIG_SLAB=y
+CONFIG_SLABINFO=y
+# CONFIG_SLHC is not set
+# CONFIG_SLICOSS is not set
+# CONFIG_SLIP is not set
+# CONFIG_SLOB is not set
+# CONFIG_SLUB is not set
+# CONFIG_SLUB_DEBUG is not set
+# CONFIG_SLUB_STATS is not set
+# CONFIG_SMARTJOYPLUS_FF is not set
+# CONFIG_SMC911X is not set
+# CONFIG_SMC9194 is not set
+# CONFIG_SMC91X is not set
+# CONFIG_SMP is not set
+# CONFIG_SMSC911X is not set
+# CONFIG_SMSC9420 is not set
+# CONFIG_SMSC_PHY is not set
+# CONFIG_SM_FTL is not set
+# CONFIG_SND is not set
+# CONFIG_SND_AC97_POWER_SAVE is not set
+# CONFIG_SND_AD1816A is not set
+# CONFIG_SND_AD1848 is not set
+# CONFIG_SND_AD1889 is not set
+# CONFIG_SND_ADLIB is not set
+# CONFIG_SND_ALI5451 is not set
+# CONFIG_SND_ALOOP is not set
+# CONFIG_SND_ALS100 is not set
+# CONFIG_SND_ALS300 is not set
+# CONFIG_SND_ALS4000 is not set
+# CONFIG_SND_ARM is not set
+# CONFIG_SND_ASIHPI is not set
+# CONFIG_SND_ATIIXP is not set
+# CONFIG_SND_ATIIXP_MODEM is not set
+# CONFIG_SND_ATMEL_AC97C is not set
+# CONFIG_SND_ATMEL_SOC is not set
+# CONFIG_SND_AU8810 is not set
+# CONFIG_SND_AU8820 is not set
+# CONFIG_SND_AU8830 is not set
+# CONFIG_SND_AW2 is not set
+# CONFIG_SND_AZT2320 is not set
+# CONFIG_SND_AZT3328 is not set
+# CONFIG_SND_BCD2000 is not set
+# CONFIG_SND_BT87X is not set
+# CONFIG_SND_CA0106 is not set
+# CONFIG_SND_CMI8330 is not set
+# CONFIG_SND_CMIPCI is not set
+# CONFIG_SND_CS4231 is not set
+# CONFIG_SND_CS4236 is not set
+# CONFIG_SND_CS4281 is not set
+# CONFIG_SND_CS46XX is not set
+# CONFIG_SND_CS5530 is not set
+# CONFIG_SND_CS5535AUDIO is not set
+# CONFIG_SND_CTXFI is not set
+# CONFIG_SND_DARLA20 is not set
+# CONFIG_SND_DARLA24 is not set
+# CONFIG_SND_DEBUG is not set
+# CONFIG_SND_DESIGNWARE_I2S is not set
+CONFIG_SND_DRIVERS=y
+# CONFIG_SND_DUMMY is not set
+# CONFIG_SND_DYNAMIC_MINORS is not set
+# CONFIG_SND_ECHO3G is not set
+# CONFIG_SND_EMU10K1 is not set
+# CONFIG_SND_EMU10K1X is not set
+# CONFIG_SND_ENS1370 is not set
+# CONFIG_SND_ENS1371 is not set
+# CONFIG_SND_ES1688 is not set
+# CONFIG_SND_ES18XX is not set
+# CONFIG_SND_ES1938 is not set
+# CONFIG_SND_ES1968 is not set
+# CONFIG_SND_FIREWIRE is not set
+# CONFIG_SND_FM801 is not set
+# CONFIG_SND_GINA20 is not set
+# CONFIG_SND_GINA24 is not set
+# CONFIG_SND_GUSCLASSIC is not set
+# CONFIG_SND_GUSEXTREME is not set
+# CONFIG_SND_GUSMAX is not set
+# CONFIG_SND_HDA_INTEL is not set
+# CONFIG_SND_HDSP is not set
+# CONFIG_SND_HDSPM is not set
+# CONFIG_SND_HRTIMER is not set
+# CONFIG_SND_HWDEP is not set
+# CONFIG_SND_ICE1712 is not set
+# CONFIG_SND_ICE1724 is not set
+# CONFIG_SND_INDIGO is not set
+# CONFIG_SND_INDIGODJ is not set
+# CONFIG_SND_INDIGODJX is not set
+# CONFIG_SND_INDIGOIO is not set
+# CONFIG_SND_INDIGOIOX is not set
+# CONFIG_SND_INTEL8X0 is not set
+# CONFIG_SND_INTEL8X0M is not set
+# CONFIG_SND_INTERWAVE is not set
+# CONFIG_SND_INTERWAVE_STB is not set
+# CONFIG_SND_ISA is not set
+# CONFIG_SND_KIRKWOOD_SOC is not set
+# CONFIG_SND_KORG1212 is not set
+# CONFIG_SND_LAYLA20 is not set
+# CONFIG_SND_LAYLA24 is not set
+# CONFIG_SND_LOLA is not set
+# CONFIG_SND_LX6464ES is not set
+# CONFIG_SND_MAESTRO3 is not set
+# CONFIG_SND_MIA is not set
+# CONFIG_SND_MIPS is not set
+# CONFIG_SND_MIRO is not set
+# CONFIG_SND_MIXART is not set
+# CONFIG_SND_MIXER_OSS is not set
+# CONFIG_SND_MONA is not set
+# CONFIG_SND_MPC52xx_SOC_EFIKA is not set
+# CONFIG_SND_MPU401 is not set
+# CONFIG_SND_MTPAV is not set
+# CONFIG_SND_MTS64 is not set
+# CONFIG_SND_MXS_SOC is not set
+# CONFIG_SND_NM256 is not set
+# CONFIG_SND_OPL3SA2 is not set
+# CONFIG_SND_OPTI92X_AD1848 is not set
+# CONFIG_SND_OPTI92X_CS4231 is not set
+# CONFIG_SND_OPTI93X is not set
+CONFIG_SND_OSSEMUL=y
+# CONFIG_SND_OXYGEN is not set
+CONFIG_SND_PCI=y
+# CONFIG_SND_PCM is not set
+# CONFIG_SND_PCMCIA is not set
+# CONFIG_SND_PCM_OSS is not set
+CONFIG_SND_PCM_OSS_PLUGINS=y
+# CONFIG_SND_PCXHR is not set
+# CONFIG_SND_PDAUDIOCF is not set
+# CONFIG_SND_PORTMAN2X4 is not set
+# CONFIG_SND_POWERPC_SOC is not set
+# CONFIG_SND_PPC is not set
+# CONFIG_SND_RAWMIDI is not set
+# CONFIG_SND_RIPTIDE is not set
+# CONFIG_SND_RME32 is not set
+# CONFIG_SND_RME96 is not set
+# CONFIG_SND_RME9652 is not set
+# CONFIG_SND_RTCTIMER is not set
+# CONFIG_SND_SB16 is not set
+# CONFIG_SND_SB8 is not set
+# CONFIG_SND_SBAWE is not set
+# CONFIG_SND_SEQUENCER is not set
+# CONFIG_SND_SERIAL_U16550 is not set
+# CONFIG_SND_SIMPLE_CARD is not set
+# CONFIG_SND_SIS7019 is not set
+# CONFIG_SND_SOC is not set
+# CONFIG_SND_SOC_ADAU1701 is not set
+# CONFIG_SND_SOC_AK4104 is not set
+# CONFIG_SND_SOC_AK4554 is not set
+# CONFIG_SND_SOC_AK4642 is not set
+# CONFIG_SND_SOC_AK5386 is not set
+# CONFIG_SND_SOC_ALC5623 is not set
+# CONFIG_SND_SOC_AU1XAUDIO is not set
+# CONFIG_SND_SOC_AU1XPSC is not set
+# CONFIG_SND_SOC_CACHE_LZO is not set
+# CONFIG_SND_SOC_CS35L32 is not set
+# CONFIG_SND_SOC_CS4265 is not set
+# CONFIG_SND_SOC_CS4270 is not set
+# CONFIG_SND_SOC_CS4271 is not set
+# CONFIG_SND_SOC_CS42L52 is not set
+# CONFIG_SND_SOC_CS42L56 is not set
+# CONFIG_SND_SOC_CS42L73 is not set
+# CONFIG_SND_SOC_CS42XX8_I2C is not set
+# CONFIG_SND_SOC_ES8328 is not set
+# CONFIG_SND_SOC_EUKREA_TLV320 is not set
+# CONFIG_SND_SOC_FSL_ASOC_CARD is not set
+# CONFIG_SND_SOC_FSL_ASRC is not set
+# CONFIG_SND_SOC_FSL_ESAI is not set
+# CONFIG_SND_SOC_FSL_SAI is not set
+# CONFIG_SND_SOC_FSL_SPDIF is not set
+# CONFIG_SND_SOC_HDMI_CODEC is not set
+# CONFIG_SND_SOC_IMX_ES8328 is not set
+# CONFIG_SND_SOC_IMX_SPDIF is not set
+# CONFIG_SND_SOC_IMX_WM8962 is not set
+# CONFIG_SND_SOC_INTEL_SST is not set
+# CONFIG_SND_SOC_MPC5200_AC97 is not set
+# CONFIG_SND_SOC_MPC5200_I2S is not set
+# CONFIG_SND_SOC_PCM1681 is not set
+# CONFIG_SND_SOC_PCM1792A is not set
+# CONFIG_SND_SOC_PCM512x_I2C is not set
+# CONFIG_SND_SOC_PCM512x_SPI is not set
+# CONFIG_SND_SOC_SGTL5000 is not set
+# CONFIG_SND_SOC_SIRF_AUDIO_CODEC is not set
+# CONFIG_SND_SOC_SPDIF is not set
+# CONFIG_SND_SOC_SSM2602_I2C is not set
+# CONFIG_SND_SOC_SSM2602_SPI is not set
+# CONFIG_SND_SOC_SSM4567 is not set
+# CONFIG_SND_SOC_STA350 is not set
+# CONFIG_SND_SOC_TAS2552 is not set
+# CONFIG_SND_SOC_TAS5086 is not set
+# CONFIG_SND_SOC_TLV320AIC31XX is not set
+# CONFIG_SND_SOC_TLV320AIC3X is not set
+# CONFIG_SND_SOC_TPA6130A2 is not set
+# CONFIG_SND_SOC_WM8510 is not set
+# CONFIG_SND_SOC_WM8523 is not set
+# CONFIG_SND_SOC_WM8580 is not set
+# CONFIG_SND_SOC_WM8711 is not set
+# CONFIG_SND_SOC_WM8728 is not set
+# CONFIG_SND_SOC_WM8731 is not set
+# CONFIG_SND_SOC_WM8737 is not set
+# CONFIG_SND_SOC_WM8741 is not set
+# CONFIG_SND_SOC_WM8750 is not set
+# CONFIG_SND_SOC_WM8753 is not set
+# CONFIG_SND_SOC_WM8770 is not set
+# CONFIG_SND_SOC_WM8776 is not set
+# CONFIG_SND_SOC_WM8804 is not set
+# CONFIG_SND_SOC_WM8903 is not set
+# CONFIG_SND_SOC_WM8962 is not set
+# CONFIG_SND_SOC_WM8978 is not set
+# CONFIG_SND_SONICVIBES is not set
+# CONFIG_SND_SPI is not set
+# CONFIG_SND_SSCAPE is not set
+# CONFIG_SND_SUPPORT_OLD_API is not set
+# CONFIG_SND_TIMER is not set
+# CONFIG_SND_TRIDENT is not set
+CONFIG_SND_USB=y
+# CONFIG_SND_USB_6FIRE is not set
+# CONFIG_SND_USB_AUDIO is not set
+# CONFIG_SND_USB_CAIAQ is not set
+# CONFIG_SND_USB_HIFACE is not set
+# CONFIG_SND_USB_UA101 is not set
+# CONFIG_SND_USB_US122L is not set
+# CONFIG_SND_USB_USX2Y is not set
+# CONFIG_SND_VERBOSE_PRINTK is not set
+CONFIG_SND_VERBOSE_PROCFS=y
+# CONFIG_SND_VIA82XX is not set
+# CONFIG_SND_VIA82XX_MODEM is not set
+# CONFIG_SND_VIRTUOSO is not set
+# CONFIG_SND_VX222 is not set
+# CONFIG_SND_VXPOCKET is not set
+# CONFIG_SND_WAVEFRONT is not set
+# CONFIG_SND_YMFPCI is not set
+# CONFIG_SNI_RM is not set
+# CONFIG_SOC_AM33XX is not set
+# CONFIG_SOC_AM43XX is not set
+# CONFIG_SOC_CAMERA is not set
+# CONFIG_SOC_DRA7XX is not set
+# CONFIG_SOC_HAS_OMAP2_SDRC is not set
+# CONFIG_SOC_OMAP5 is not set
+# CONFIG_SOC_TI is not set
+# CONFIG_SOFT_WATCHDOG is not set
+# CONFIG_SOLARIS_X86_PARTITION is not set
+# CONFIG_SOLO6X10 is not set
+# CONFIG_SONYPI is not set
+# CONFIG_SONY_LAPTOP is not set
+# CONFIG_SOUND is not set
+# CONFIG_SOUND_PRIME is not set
+# CONFIG_SP5100_TCO is not set
+# CONFIG_SPARSEMEM_MANUAL is not set
+# CONFIG_SPARSEMEM_STATIC is not set
+# CONFIG_SPARSEMEM_VMEMMAP_ENABLE is not set
+# CONFIG_SPARSE_IRQ is not set
+# CONFIG_SPARSE_RCU_POINTER is not set
+# CONFIG_SPEAKUP is not set
+# CONFIG_SPI is not set
+# CONFIG_SPINLOCK_TEST is not set
+# CONFIG_SPI_ALTERA is not set
+# CONFIG_SPI_AU1550 is not set
+# CONFIG_SPI_BCM2835 is not set
+# CONFIG_SPI_BITBANG is not set
+# CONFIG_SPI_BUTTERFLY is not set
+# CONFIG_SPI_CADENCE is not set
+# CONFIG_SPI_DEBUG is not set
+# CONFIG_SPI_DESIGNWARE is not set
+# CONFIG_SPI_FSL_DSPI is not set
+# CONFIG_SPI_FSL_ESPI is not set
+# CONFIG_SPI_FSL_SPI is not set
+# CONFIG_SPI_GPIO is not set
+# CONFIG_SPI_GPIO_OLD is not set
+# CONFIG_SPI_LM70_LLP is not set
+# CONFIG_SPI_MASTER is not set
+# CONFIG_SPI_MPC52xx is not set
+# CONFIG_SPI_MPC52xx_PSC is not set
+# CONFIG_SPI_OC_TINY is not set
+# CONFIG_SPI_OCTEON is not set
+# CONFIG_SPI_ORION is not set
+# CONFIG_SPI_PL022 is not set
+# CONFIG_SPI_PPC4xx is not set
+# CONFIG_SPI_PXA2XX is not set
+# CONFIG_SPI_PXA2XX_PCI is not set
+# CONFIG_SPI_RAMIPS is not set
+# CONFIG_SPI_ROCKCHIP is not set
+# CONFIG_SPI_SC18IS602 is not set
+# CONFIG_SPI_SPIDEV is not set
+# CONFIG_SPI_TI_QSPI is not set
+# CONFIG_SPI_TLE62X0 is not set
+# CONFIG_SPI_TOPCLIFF_PCH is not set
+# CONFIG_SPI_XCOMM is not set
+# CONFIG_SPI_XILINX is not set
+# CONFIG_SPI_XWAY is not set
+# CONFIG_SPMI is not set
+CONFIG_SPLIT_PTLOCK_CPUS=4
+CONFIG_SQUASHFS=y
+# CONFIG_SQUASHFS_4K_DEVBLK_SIZE is not set
+# CONFIG_SQUASHFS_DECOMP_MULTI is not set
+CONFIG_SQUASHFS_DECOMP_MULTI_PERCPU=y
+# CONFIG_SQUASHFS_DECOMP_SINGLE is not set
+# CONFIG_SQUASHFS_EMBEDDED is not set
+# CONFIG_SQUASHFS_FILE_CACHE is not set
+CONFIG_SQUASHFS_FILE_DIRECT=y
+CONFIG_SQUASHFS_FRAGMENT_CACHE_SIZE=3
+# CONFIG_SQUASHFS_LZO is not set
+# CONFIG_SQUASHFS_XATTR is not set
+CONFIG_SQUASHFS_XZ=y
+# CONFIG_SQUASHFS_ZLIB is not set
+# CONFIG_SRAM is not set
+# CONFIG_SSB is not set
+# CONFIG_SSBI is not set
+# CONFIG_SSB_DEBUG is not set
+# CONFIG_SSB_DRIVER_GPIO is not set
+# CONFIG_SSB_PCMCIAHOST is not set
+CONFIG_SSB_POSSIBLE=y
+# CONFIG_SSB_SDIOHOST is not set
+# CONFIG_SSB_SILENT is not set
+# CONFIG_SSFDC is not set
+CONFIG_STACKTRACE_SUPPORT=y
+# CONFIG_STACKTRACE is not set
+# CONFIG_STACK_TRACER is not set
+CONFIG_STAGING=y
+# CONFIG_STAGING_MEDIA is not set
+CONFIG_STANDALONE=y
+CONFIG_STDBINUTILS=y
+# CONFIG_STE10XP is not set
+# CONFIG_STE_MODEM_RPROC is not set
+# CONFIG_STMMAC_ETH is not set
+# CONFIG_STMMAC_PLATFORM is not set
+# CONFIG_STMMAC_PCI is not set
+CONFIG_STP=y
+# CONFIG_STRICT_DEVMEM is not set
+CONFIG_STRIP_ASM_SYMS=y
+# CONFIG_STUB_POULSBO is not set
+# CONFIG_SUNDANCE is not set
+# CONFIG_SUNGEM is not set
+# CONFIG_SUNRPC is not set
+# CONFIG_SUNRPC_DEBUG is not set
+# CONFIG_SUNRPC_GSS is not set
+# CONFIG_SUN_PARTITION is not set
+# CONFIG_SUSPEND is not set
+CONFIG_SWAP=y
+# CONFIG_SWCONFIG is not set
+# CONFIG_SWCONFIG_LEDS is not set
+# CONFIG_SXGBE_ETH is not set
+# CONFIG_SYNCLINK_CS is not set
+CONFIG_SYN_COOKIES=y
+CONFIG_SYSCTL=y
+# CONFIG_SYSCTL_SYSCALL is not set
+# CONFIG_SYSCTL_SYSCALL_CHECK is not set
+CONFIG_SYSFS=y
+# CONFIG_SYSFS_DEPRECATED is not set
+# CONFIG_SYSFS_DEPRECATED_V2 is not set
+# CONFIG_SYSFS_SYSCALL is not set
+# CONFIG_SYSTEMPORT is not set
+# CONFIG_SYSTEM_TRUSTED_KEYRING is not set
+# CONFIG_SYSV68_PARTITION is not set
+CONFIG_SYSVIPC=y
+CONFIG_SYSVIPC_SYSCTL=y
+# CONFIG_SYSV_FS is not set
+# CONFIG_SYS_HYPERVISOR is not set
+# CONFIG_T5403 is not set
+# CONFIG_TARGET_CORE is not set
+# CONFIG_TASKSTATS is not set
+# CONFIG_TASKS_RCU is not set
+# CONFIG_TC35815 is not set
+# CONFIG_TCG_TPM is not set
+# CONFIG_TCIC is not set
+CONFIG_TCP_CONG_ADVANCED=y
+# CONFIG_TCP_CONG_BIC is not set
+CONFIG_TCP_CONG_CUBIC=y
+# CONFIG_TCP_CONG_DCTCP is not set
+# CONFIG_TCP_CONG_HSTCP is not set
+# CONFIG_TCP_CONG_HTCP is not set
+# CONFIG_TCP_CONG_HYBLA is not set
+# CONFIG_TCP_CONG_ILLINOIS is not set
+# CONFIG_TCP_CONG_LP is not set
+# CONFIG_TCP_CONG_SCALABLE is not set
+# CONFIG_TCP_CONG_VEGAS is not set
+# CONFIG_TCP_CONG_VENO is not set
+# CONFIG_TCP_CONG_WESTWOOD is not set
+# CONFIG_TCP_CONG_YEAH is not set
+# CONFIG_TCP_MD5SIG is not set
+# CONFIG_TCS3414 is not set
+# CONFIG_TCS3472 is not set
+# CONFIG_TEGRA_HOST1X is not set
+# CONFIG_TEHUTI is not set
+# CONFIG_TEST_BPF is not set
+# CONFIG_TEST_UDELAY is not set
+# CONFIG_TEST_FIRMWARE is not set
+# CONFIG_TEST_KSTRTOX is not set
+# CONFIG_TEST_LIST_SORT is not set
+# CONFIG_TEST_LKM is not set
+# CONFIG_TEST_MODULE is not set
+# CONFIG_TEST_POWER is not set
+# CONFIG_TEST_RHASHTABLE is not set
+# CONFIG_TEST_STRING_HELPERS is not set
+# CONFIG_TEST_USER_COPY is not set
+CONFIG_TEXTSEARCH=y
+# CONFIG_TEXTSEARCH_BM is not set
+# CONFIG_TEXTSEARCH_FSM is not set
+# CONFIG_TEXTSEARCH_KMP is not set
+# CONFIG_THERMAL is not set
+# CONFIG_THERMAL_GOV_BANG_BANG is not set
+# CONFIG_THERMAL_HWMON is not set
+# CONFIG_THRUSTMASTER_FF is not set
+# CONFIG_THUNDERBOLT is not set
+# CONFIG_TICK_CPU_ACCOUNTING is not set
+CONFIG_TICK_ONESHOT=y
+# CONFIG_TIFM_CORE is not set
+# CONFIG_TIGON3 is not set
+# CONFIG_TIMB_DMA is not set
+CONFIG_TIMERFD=y
+# CONFIG_TIMER_STATS is not set
+CONFIG_TINY_RCU=y
+# CONFIG_TIPC is not set
+# CONFIG_TI_ADC081C is not set
+# CONFIG_TI_ADC128S052 is not set
+# CONFIG_TI_AM335X_ADC is not set
+# CONFIG_TI_CPSW is not set
+# CONFIG_TI_CPTS is not set
+# CONFIG_TI_DAC7512 is not set
+# CONFIG_TI_DAVINCI_CPDMA is not set
+# CONFIG_TI_DAVINCI_MDIO is not set
+# CONFIG_TI_ST is not set
+# CONFIG_TLAN is not set
+# CONFIG_TWL4030_MADC is not set
+# CONFIG_TMD_HERMES is not set
+# CONFIG_TMP006 is not set
+CONFIG_TMPFS=y
+# CONFIG_TMPFS_POSIX_ACL is not set
+CONFIG_TMPFS_XATTR=y
+# CONFIG_TORTURE_TEST is not set
+# CONFIG_TOSHIBA_HAPS is not set
+# CONFIG_TOUCHSCREEN_AD7877 is not set
+# CONFIG_TOUCHSCREEN_AD7879 is not set
+# CONFIG_TOUCHSCREEN_AD7879_I2C is not set
+# CONFIG_TOUCHSCREEN_AD7879_SPI is not set
+# CONFIG_TOUCHSCREEN_ADS7846 is not set
+# CONFIG_TOUCHSCREEN_AR1021_I2C is not set
+# CONFIG_TOUCHSCREEN_ATMEL_MXT is not set
+# CONFIG_TOUCHSCREEN_AUO_PIXCIR is not set
+# CONFIG_TOUCHSCREEN_BU21013 is not set
+# CONFIG_TOUCHSCREEN_CLEARPAD_TM1217 is not set
+# CONFIG_TOUCHSCREEN_CY8CTMG110 is not set
+# CONFIG_TOUCHSCREEN_CYTTSP_CORE is not set
+# CONFIG_TOUCHSCREEN_CYTTSP4_CORE is not set
+# CONFIG_TOUCHSCREEN_DYNAPRO is not set
+# CONFIG_TOUCHSCREEN_EDT_FT5X06 is not set
+# CONFIG_TOUCHSCREEN_EETI is not set
+# CONFIG_TOUCHSCREEN_EGALAX is not set
+# CONFIG_TOUCHSCREEN_ELO is not set
+# CONFIG_TOUCHSCREEN_FUJITSU is not set
+# CONFIG_TOUCHSCREEN_GUNZE is not set
+# CONFIG_TOUCHSCREEN_HAMPSHIRE is not set
+# CONFIG_TOUCHSCREEN_ILI210X is not set
+# CONFIG_TOUCHSCREEN_INEXIO is not set
+# CONFIG_TOUCHSCREEN_MAX11801 is not set
+# CONFIG_TOUCHSCREEN_MCS5000 is not set
+# CONFIG_TOUCHSCREEN_MK712 is not set
+# CONFIG_TOUCHSCREEN_MMS114 is not set
+# CONFIG_TOUCHSCREEN_MTOUCH is not set
+# CONFIG_TOUCHSCREEN_PENMOUNT is not set
+# CONFIG_TOUCHSCREEN_PIXCIR is not set
+# CONFIG_TOUCHSCREEN_S3C2410 is not set
+# CONFIG_TOUCHSCREEN_ST1232 is not set
+# CONFIG_TOUCHSCREEN_SUR40 is not set
+# CONFIG_TOUCHSCREEN_SYNAPTICS_I2C_RMI4 is not set
+# CONFIG_TOUCHSCREEN_TOUCHIT213 is not set
+# CONFIG_TOUCHSCREEN_TOUCHRIGHT is not set
+# CONFIG_TOUCHSCREEN_TOUCHWIN is not set
+# CONFIG_TOUCHSCREEN_TPS6507X is not set
+# CONFIG_TOUCHSCREEN_TSC2005 is not set
+# CONFIG_TOUCHSCREEN_TSC2007 is not set
+# CONFIG_TOUCHSCREEN_TSC_SERIO is not set
+# CONFIG_TOUCHSCREEN_USB_COMPOSITE is not set
+# CONFIG_TOUCHSCREEN_W90X900 is not set
+# CONFIG_TOUCHSCREEN_WACOM_I2C is not set
+# CONFIG_TOUCHSCREEN_WACOM_W8001 is not set
+# CONFIG_TOUCHSCREEN_WM97XX is not set
+# CONFIG_TOUCHSCREEN_ZFORCE is not set
+# CONFIG_TPS6105X is not set
+# CONFIG_TPS65010 is not set
+# CONFIG_TPS6507X is not set
+# CONFIG_TR is not set
+# CONFIG_TRACEPOINT_BENCHMARK is not set
+# CONFIG_TRACER_SNAPSHOT is not set
+# CONFIG_TRACER_SNAPSHOT_PER_CPU_SWAP is not set
+# CONFIG_TRACE_BRANCH_PROFILING is not set
+CONFIG_TRACE_IRQFLAGS_SUPPORT=y
+# CONFIG_TRACE_SINK is not set
+CONFIG_TRACING_SUPPORT=y
+CONFIG_TRAD_SIGNALS=y
+# CONFIG_TRANSPARENT_HUGEPAGE is not set
+# CONFIG_TRANZPORT is not set
+# CONFIG_TREE_PREEMPT_RCU is not set
+# CONFIG_TREE_RCU is not set
+# CONFIG_TREE_RCU_TRACE is not set
+# CONFIG_TSL2583 is not set
+# CONFIG_TSL2x7x is not set
+# CONFIG_TSL4531 is not set
+CONFIG_TTY=y
+# CONFIG_TTY_PRINTK is not set
+# CONFIG_TUN is not set
+# CONFIG_TWL4030_CORE is not set
+# CONFIG_TWL6030_GPADC is not set
+# CONFIG_TWL6040_CORE is not set
+# CONFIG_TYPHOON is not set
+# CONFIG_UACCESS_WITH_MEMCPY is not set
+# CONFIG_UCB1400_CORE is not set
+# CONFIG_UDF_FS is not set
+CONFIG_UDF_NLS=y
+CONFIG_UEVENT_HELPER=y
+CONFIG_UEVENT_HELPER_PATH="/sbin/hotplug"
+# CONFIG_UFS_FS is not set
+# CONFIG_UHID is not set
+CONFIG_UIDGID_STRICT_TYPE_CHECKS=y
+# CONFIG_UIO is not set
+# CONFIG_ULTRA is not set
+# CONFIG_ULTRIX_PARTITION is not set
+CONFIG_UNIX=y
+CONFIG_UNIX98_PTYS=y
+# CONFIG_UNIXWARE_DISKLABEL is not set
+# CONFIG_UNIX_DIAG is not set
+# CONFIG_UNUSED_SYMBOLS is not set
+# CONFIG_UPROBE_EVENT is not set
+# CONFIG_UPROBES is not set
+# CONFIG_USB is not set
+# CONFIG_USBIP_CORE is not set
+# CONFIG_USBPCWATCHDOG is not set
+# CONFIG_USB_ACM is not set
+# CONFIG_USB_ADUTUX is not set
+CONFIG_USB_ALI_M5632=y
+# CONFIG_USB_AMD5536UDC is not set
+CONFIG_USB_AN2720=y
+# CONFIG_USB_ANNOUNCE_NEW_DEVICES is not set
+# CONFIG_USB_APPLEDISPLAY is not set
+CONFIG_USB_ARCH_HAS_EHCI=y
+CONFIG_USB_ARCH_HAS_HCD=y
+CONFIG_USB_ARCH_HAS_OHCI=y
+CONFIG_USB_ARMLINUX=y
+# CONFIG_USB_ATM is not set
+CONFIG_USB_BELKIN=y
+# CONFIG_USB_BTMTK is not set
+# CONFIG_USB_C67X00_HCD is not set
+# CONFIG_USB_CATC is not set
+# CONFIG_USB_CDC_COMPOSITE is not set
+# CONFIG_USB_CHIPIDEA is not set
+# CONFIG_USB_CONFIGFS is not set
+# CONFIG_USB_CXACRU is not set
+# CONFIG_USB_CYPRESS_CY7C63 is not set
+# CONFIG_USB_CYTHERM is not set
+# CONFIG_USB_DEBUG is not set
+CONFIG_USB_DEFAULT_PERSIST=y
+CONFIG_USB_DEVICEFS=y
+# CONFIG_USB_DEVICE_CLASS is not set
+# CONFIG_USB_DSBR is not set
+# CONFIG_USB_DUMMY_HCD is not set
+# CONFIG_USB_DWC2 is not set
+# CONFIG_USB_DWC2_DUAL_ROLE is not set
+# CONFIG_USB_DWC2_HOST is not set
+# CONFIG_USB_DWC2_PERIPHERAL is not set
+# CONFIG_USB_DWC3 is not set
+# CONFIG_USB_DWC3_EXYNOS is not set
+# CONFIG_USB_DWC3_QCOM is not set
+# CONFIG_USB_DWC3_PCI is not set
+# CONFIG_USB_DWC3_KEYSTONE is not set
+# CONFIG_USB_DWC_OTG_LPM is not set
+# CONFIG_USB_DYNAMIC_MINORS is not set
+# CONFIG_USB_EG20T is not set
+# CONFIG_USB_EHCI_HCD_AT91 is not set
+# CONFIG_USB_EHCI_HCD_PPC_OF is not set
+# CONFIG_USB_EHCI_MSM is not set
+# CONFIG_USB_EHCI_MV is not set
+CONFIG_USB_EHCI_ROOT_HUB_TT=y
+CONFIG_USB_EHCI_TT_NEWSCHED=y
+# CONFIG_USB_EHSET_TEST_FIXTURE is not set
+# CONFIG_USB_EMI26 is not set
+# CONFIG_USB_EMI62 is not set
+# CONFIG_USB_ENESTORAGE is not set
+# CONFIG_USB_EPSON2888 is not set
+# CONFIG_USB_ET61X251 is not set
+CONFIG_USB_EZUSB=y
+# CONFIG_USB_EZUSB_FX2 is not set
+# CONFIG_USB_FILE_STORAGE is not set
+# CONFIG_USB_FOTG210_HCD is not set
+# CONFIG_USB_FOTG210_UDC is not set
+# CONFIG_USB_FSL_USB2 is not set
+# CONFIG_USB_FTDI_ELAN is not set
+# CONFIG_USB_FUNCTIONFS is not set
+# CONFIG_USB_FUSB300 is not set
+# CONFIG_USB_FUSBH200_HCD is not set
+# CONFIG_USB_GADGET is not set
+# CONFIG_USB_GADGETFS is not set
+# CONFIG_USB_GADGET_DEBUG is not set
+# CONFIG_USB_GADGET_DEBUG_FILES is not set
+# CONFIG_USB_GADGET_DEBUG_FS is not set
+CONFIG_USB_GADGET_STORAGE_NUM_BUFFERS=2
+CONFIG_USB_GADGET_VBUS_DRAW=2
+# CONFIG_USB_GADGET_XILINX is not set
+# CONFIG_USB_GL860 is not set
+# CONFIG_USB_GOKU is not set
+# CONFIG_USB_GPIO_VBUS is not set
+# CONFIG_USB_GR_UDC is not set
+# CONFIG_USB_GSPCA is not set
+# CONFIG_USB_GSPCA_BENQ is not set
+# CONFIG_USB_GSPCA_CONEX is not set
+# CONFIG_USB_GSPCA_CPIA1 is not set
+# CONFIG_USB_GSPCA_DTCS033 is not set
+# CONFIG_USB_GSPCA_ETOMS is not set
+# CONFIG_USB_GSPCA_FINEPIX is not set
+# CONFIG_USB_GSPCA_JEILINJ is not set
+# CONFIG_USB_GSPCA_JL2005BCD is not set
+# CONFIG_USB_GSPCA_KINECT is not set
+# CONFIG_USB_GSPCA_KONICA is not set
+# CONFIG_USB_GSPCA_MARS is not set
+# CONFIG_USB_GSPCA_MR97310A is not set
+# CONFIG_USB_GSPCA_NW80X is not set
+# CONFIG_USB_GSPCA_OV519 is not set
+# CONFIG_USB_GSPCA_OV534 is not set
+# CONFIG_USB_GSPCA_OV534_9 is not set
+# CONFIG_USB_GSPCA_PAC207 is not set
+# CONFIG_USB_GSPCA_PAC7302 is not set
+# CONFIG_USB_GSPCA_PAC7311 is not set
+# CONFIG_USB_GSPCA_SE401 is not set
+# CONFIG_USB_GSPCA_SN9C2028 is not set
+# CONFIG_USB_GSPCA_SN9C20X is not set
+# CONFIG_USB_GSPCA_SONIXB is not set
+# CONFIG_USB_GSPCA_SONIXJ is not set
+# CONFIG_USB_GSPCA_SPCA1528 is not set
+# CONFIG_USB_GSPCA_SPCA500 is not set
+# CONFIG_USB_GSPCA_SPCA501 is not set
+# CONFIG_USB_GSPCA_SPCA505 is not set
+# CONFIG_USB_GSPCA_SPCA506 is not set
+# CONFIG_USB_GSPCA_SPCA508 is not set
+# CONFIG_USB_GSPCA_SPCA561 is not set
+# CONFIG_USB_GSPCA_SQ905 is not set
+# CONFIG_USB_GSPCA_SQ905C is not set
+# CONFIG_USB_GSPCA_SQ930X is not set
+# CONFIG_USB_GSPCA_STK014 is not set
+# CONFIG_USB_GSPCA_STK1135 is not set
+# CONFIG_USB_GSPCA_STV0680 is not set
+# CONFIG_USB_GSPCA_SUNPLUS is not set
+# CONFIG_USB_GSPCA_T613 is not set
+# CONFIG_USB_GSPCA_TOPRO is not set
+# CONFIG_USB_GSPCA_TV8532 is not set
+# CONFIG_USB_GSPCA_VC032X is not set
+# CONFIG_USB_GSPCA_VICAM is not set
+# CONFIG_USB_GSPCA_XIRLINK_CIT is not set
+# CONFIG_USB_GSPCA_ZC3XX is not set
+# CONFIG_USB_G_ACM_MS is not set
+# CONFIG_USB_G_DBGP is not set
+# CONFIG_USB_G_HID is not set
+# CONFIG_USB_G_MULTI is not set
+# CONFIG_USB_G_NCM is not set
+# CONFIG_USB_G_NOKIA is not set
+# CONFIG_USB_G_PRINTER is not set
+# CONFIG_USB_G_SERIAL is not set
+# CONFIG_USB_G_WEBCAM is not set
+# CONFIG_USB_HCD_TEST_MODE is not set
+# CONFIG_USB_HID is not set
+# CONFIG_USB_HIDDEV is not set
+# CONFIG_USB_HSIC_USB3503 is not set
+# CONFIG_USB_HSO is not set
+# CONFIG_USB_HWA_HCD is not set
+# CONFIG_USB_IBMCAM is not set
+# CONFIG_USB_IDMOUSE is not set
+# CONFIG_USB_INPUT_IMS_PCU is not set
+# CONFIG_USB_IOWARRIOR is not set
+# CONFIG_USB_IPHETH is not set
+# CONFIG_USB_IP_COMMON is not set
+# CONFIG_USB_ISIGHTFW is not set
+# CONFIG_USB_ISP116X_HCD is not set
+# CONFIG_USB_ISP1301 is not set
+# CONFIG_USB_ISP1362_HCD is not set
+# CONFIG_USB_ISP1760_HCD is not set
+# CONFIG_USB_KAWETH is not set
+# CONFIG_USB_KBD is not set
+# CONFIG_USB_KC2190 is not set
+# CONFIG_USB_KONICAWC is not set
+# CONFIG_USB_LCD is not set
+# CONFIG_USB_LD is not set
+# CONFIG_USB_LED is not set
+# CONFIG_USB_LED_TRIG is not set
+# CONFIG_USB_LEGOTOWER is not set
+# CONFIG_USB_LIBUSUAL is not set
+# CONFIG_USB_LINK_LAYER_TEST is not set
+# CONFIG_USB_M5602 is not set
+# CONFIG_USB_M66592 is not set
+# CONFIG_USB_MASS_STORAGE is not set
+# CONFIG_USB_MAX3421_HCD is not set
+# CONFIG_USB_MDC800 is not set
+# CONFIG_USB_MICROTEK is not set
+# CONFIG_USB_MIDI_GADGET is not set
+# CONFIG_USB_MON is not set
+# CONFIG_USB_MOUSE is not set
+# CONFIG_USB_MSM_OTG is not set
+# CONFIG_USB_MUSB_HDRC is not set
+# CONFIG_USB_MV_U3D is not set
+# CONFIG_USB_MV_UDC is not set
+# CONFIG_USB_NET2272 is not set
+# CONFIG_USB_NET2280 is not set
+# CONFIG_USB_NET_AX88179_178A is not set
+# CONFIG_USB_NET_AX8817X is not set
+# CONFIG_USB_NET_CDCETHER is not set
+# CONFIG_USB_NET_CDC_EEM is not set
+# CONFIG_USB_NET_CDC_MBIM is not set
+# CONFIG_USB_NET_CDC_NCM is not set
+# CONFIG_USB_NET_CDC_SUBSET is not set
+# CONFIG_USB_NET_CX82310_ETH is not set
+# CONFIG_USB_NET_DM9601 is not set
+# CONFIG_USB_NET_DRIVERS is not set
+# CONFIG_USB_NET_GL620A is not set
+# CONFIG_USB_NET_HUAWEI_CDC_NCM is not set
+# CONFIG_USB_NET_INT51X1 is not set
+# CONFIG_USB_NET_KALMIA is not set
+# CONFIG_USB_NET_MCS7830 is not set
+# CONFIG_USB_NET_NET1080 is not set
+# CONFIG_USB_NET_PLUSB is not set
+# CONFIG_USB_NET_QMI_WWAN is not set
+# CONFIG_USB_NET_RNDIS_HOST is not set
+# CONFIG_USB_NET_RNDIS_WLAN is not set
+# CONFIG_USB_NET_SMSC75XX is not set
+# CONFIG_USB_NET_SMSC95XX is not set
+# CONFIG_USB_NET_SR9700 is not set
+# CONFIG_USB_NET_SR9800 is not set
+# CONFIG_USB_NET_ZAURUS is not set
+# CONFIG_USB_OHCI_HCD is not set
+# CONFIG_USB_OHCI_HCD_PCI is not set
+# CONFIG_USB_OHCI_HCD_PPC_OF is not set
+# CONFIG_USB_OHCI_HCD_PPC_OF_BE is not set
+# CONFIG_USB_OHCI_HCD_PPC_OF_LE is not set
+# CONFIG_USB_OHCI_HCD_PPC_SOC is not set
+# CONFIG_USB_OHCI_HCD_SSB is not set
+CONFIG_USB_OHCI_LITTLE_ENDIAN=y
+# CONFIG_USB_OTG is not set
+# CONFIG_USB_OTG_BLACKLIST_HUB is not set
+# CONFIG_USB_OTG_FSM is not set
+# CONFIG_USB_OTG_WHITELIST is not set
+# CONFIG_USB_OXU210HP_HCD is not set
+# CONFIG_USB_PEGASUS is not set
+# CONFIG_USB_PHY is not set
+# CONFIG_USB_PRINTER is not set
+# CONFIG_USB_PWC_INPUT_EVDEV is not set
+# CONFIG_USB_PXA27X is not set
+# CONFIG_USB_R8A66597 is not set
+# CONFIG_USB_R8A66597_HCD is not set
+# CONFIG_USB_RCAR_PHY is not set
+# CONFIG_USB_RENESAS_USBHS is not set
+# CONFIG_USB_RIO500 is not set
+# CONFIG_USB_RTL8150 is not set
+# CONFIG_USB_RTL8152 is not set
+# CONFIG_USB_S2255 is not set
+# CONFIG_USB_S3C_HSOTG is not set
+# CONFIG_USB_SE401 is not set
+# CONFIG_USB_SERIAL is not set
+# CONFIG_USB_SERIAL_AIRCABLE is not set
+# CONFIG_USB_SERIAL_ARK3116 is not set
+# CONFIG_USB_SERIAL_BELKIN is not set
+# CONFIG_USB_SERIAL_CH341 is not set
+# CONFIG_USB_SERIAL_CP210X is not set
+# CONFIG_USB_SERIAL_CYBERJACK is not set
+# CONFIG_USB_SERIAL_CYPRESS_M8 is not set
+# CONFIG_USB_SERIAL_DEBUG is not set
+# CONFIG_USB_SERIAL_DIGI_ACCELEPORT is not set
+# CONFIG_USB_SERIAL_EDGEPORT is not set
+# CONFIG_USB_SERIAL_EDGEPORT_TI is not set
+# CONFIG_USB_SERIAL_EMPEG is not set
+# CONFIG_USB_SERIAL_F81232 is not set
+# CONFIG_USB_SERIAL_FTDI_SIO is not set
+# CONFIG_USB_SERIAL_FUNSOFT is not set
+# CONFIG_USB_SERIAL_GARMIN is not set
+CONFIG_USB_SERIAL_GENERIC=y
+# CONFIG_USB_SERIAL_HP4X is not set
+# CONFIG_USB_SERIAL_IPAQ is not set
+# CONFIG_USB_SERIAL_IPW is not set
+# CONFIG_USB_SERIAL_IR is not set
+# CONFIG_USB_SERIAL_IUU is not set
+# CONFIG_USB_SERIAL_KEYSPAN is not set
+CONFIG_USB_SERIAL_KEYSPAN_MPR=y
+# CONFIG_USB_SERIAL_KEYSPAN_PDA is not set
+CONFIG_USB_SERIAL_KEYSPAN_USA18X=y
+CONFIG_USB_SERIAL_KEYSPAN_USA19=y
+CONFIG_USB_SERIAL_KEYSPAN_USA19QI=y
+CONFIG_USB_SERIAL_KEYSPAN_USA19QW=y
+CONFIG_USB_SERIAL_KEYSPAN_USA19W=y
+CONFIG_USB_SERIAL_KEYSPAN_USA28=y
+CONFIG_USB_SERIAL_KEYSPAN_USA28X=y
+CONFIG_USB_SERIAL_KEYSPAN_USA28XA=y
+CONFIG_USB_SERIAL_KEYSPAN_USA28XB=y
+CONFIG_USB_SERIAL_KEYSPAN_USA49W=y
+CONFIG_USB_SERIAL_KEYSPAN_USA49WLC=y
+# CONFIG_USB_SERIAL_KLSI is not set
+# CONFIG_USB_SERIAL_KOBIL_SCT is not set
+# CONFIG_USB_SERIAL_MCT_U232 is not set
+# CONFIG_USB_SERIAL_METRO is not set
+# CONFIG_USB_SERIAL_MOS7715_PARPORT is not set
+# CONFIG_USB_SERIAL_MOS7720 is not set
+# CONFIG_USB_SERIAL_MOS7840 is not set
+# CONFIG_USB_SERIAL_MOTOROLA is not set
+# CONFIG_USB_SERIAL_MXUPORT is not set
+# CONFIG_USB_SERIAL_NAVMAN is not set
+# CONFIG_USB_SERIAL_OMNINET is not set
+# CONFIG_USB_SERIAL_OPTICON is not set
+# CONFIG_USB_SERIAL_OPTION is not set
+# CONFIG_USB_SERIAL_OTI6858 is not set
+# CONFIG_USB_SERIAL_PL2303 is not set
+# CONFIG_USB_SERIAL_QCAUX is not set
+# CONFIG_USB_SERIAL_QT2 is not set
+# CONFIG_USB_SERIAL_QUALCOMM is not set
+# CONFIG_USB_SERIAL_QUATECH2 is not set
+# CONFIG_USB_SERIAL_QUATECH_USB2 is not set
+# CONFIG_USB_SERIAL_SAFE is not set
+CONFIG_USB_SERIAL_SAFE_PADDED=y
+# CONFIG_USB_SERIAL_SIEMENS_MPI is not set
+# CONFIG_USB_SERIAL_SIERRAWIRELESS is not set
+# CONFIG_USB_SERIAL_SIMPLE is not set
+# CONFIG_USB_SERIAL_SPCP8X5 is not set
+# CONFIG_USB_SERIAL_SSU100 is not set
+# CONFIG_USB_SERIAL_SYMBOL is not set
+# CONFIG_USB_SERIAL_TI is not set
+# CONFIG_USB_SERIAL_VISOR is not set
+# CONFIG_USB_SERIAL_VIVOPAY_SERIAL is not set
+# CONFIG_USB_SERIAL_WHITEHEAT is not set
+# CONFIG_USB_SERIAL_WISHBONE is not set
+# CONFIG_USB_SERIAL_XIRCOM is not set
+# CONFIG_USB_SERIAL_XSENS_MT is not set
+# CONFIG_USB_SERIAL_ZIO is not set
+# CONFIG_USB_SERIAL_ZTE is not set
+# CONFIG_USB_SEVSEG is not set
+# CONFIG_USB_SIERRA_NET is not set
+# CONFIG_USB_SISUSBVGA is not set
+# CONFIG_USB_SL811_HCD is not set
+# CONFIG_USB_SN9C102 is not set
+# CONFIG_USB_SPEEDTOUCH is not set
+# CONFIG_USB_STKWEBCAM is not set
+# CONFIG_USB_STORAGE is not set
+# CONFIG_USB_STORAGE_ALAUDA is not set
+# CONFIG_USB_STORAGE_CYPRESS_ATACB is not set
+# CONFIG_USB_STORAGE_DATAFAB is not set
+# CONFIG_USB_STORAGE_DEBUG is not set
+# CONFIG_USB_STORAGE_ENE_UB6250 is not set
+# CONFIG_USB_STORAGE_FREECOM is not set
+# CONFIG_USB_STORAGE_ISD200 is not set
+# CONFIG_USB_STORAGE_JUMPSHOT is not set
+# CONFIG_USB_STORAGE_KARMA is not set
+# CONFIG_USB_STORAGE_ONETOUCH is not set
+# CONFIG_USB_STORAGE_REALTEK is not set
+# CONFIG_USB_STORAGE_SDDR09 is not set
+# CONFIG_USB_STORAGE_SDDR55 is not set
+# CONFIG_USB_STORAGE_USBAT is not set
+# CONFIG_USB_STV06XX is not set
+# CONFIG_USB_SUPPORT is not set
+# CONFIG_USB_SUSPEND is not set
+# CONFIG_USB_SWITCH_FSA9480 is not set
+# CONFIG_USB_TEST is not set
+# CONFIG_USB_TMC is not set
+# CONFIG_USB_TRANCEVIBRATOR is not set
+# CONFIG_USB_UAS is not set
+# CONFIG_USB_UEAGLEATM is not set
+# CONFIG_USB_ULPI is not set
+# CONFIG_USB_USBNET is not set
+# CONFIG_USB_USS720 is not set
+# CONFIG_USB_VIDEO_CLASS is not set
+CONFIG_USB_VIDEO_CLASS_INPUT_EVDEV=y
+# CONFIG_USB_VL600 is not set
+# CONFIG_USB_WDM is not set
+# CONFIG_USB_WHCI_HCD is not set
+# CONFIG_USB_WPAN_HCD is not set
+# CONFIG_USB_WUSB is not set
+# CONFIG_USB_WUSB_CBAF is not set
+# CONFIG_USB_XHCI_HCD is not set
+# CONFIG_USB_XUSBATM is not set
+# CONFIG_USB_YUREX is not set
+# CONFIG_USB_ZD1201 is not set
+# CONFIG_USB_ZERO is not set
+# CONFIG_USB_ZR364XX is not set
+# CONFIG_USELIB is not set
+# CONFIG_USE_GENERIC_SMP_HELPERS is not set
+# CONFIG_USE_OF is not set
+# CONFIG_UTS_NS is not set
+# CONFIG_UWB is not set
+# CONFIG_V4L_MEM2MEM_DRIVERS is not set
+# CONFIG_V4L_TEST_DRIVERS is not set
+# CONFIG_VCNL4000 is not set
+# CONFIG_VETH is not set
+# CONFIG_VEXPRESS_CONFIG is not set
+# CONFIG_VF610_ADC is not set
+# CONFIG_VFAT_FS is not set
+# CONFIG_VGASTATE is not set
+# CONFIG_VGA_ARB is not set
+# CONFIG_VGA_SWITCHEROO is not set
+# CONFIG_VIA_RHINE is not set
+# CONFIG_VIA_VELOCITY is not set
+# CONFIG_VIDEO_ADV7170 is not set
+# CONFIG_VIDEO_ADV7175 is not set
+# CONFIG_VIDEO_ADV7180 is not set
+# CONFIG_VIDEO_ADV7183 is not set
+# CONFIG_VIDEO_ADV7343 is not set
+# CONFIG_VIDEO_ADV7393 is not set
+# CONFIG_VIDEO_ADV_DEBUG is not set
+# CONFIG_VIDEO_AK881X is not set
+# CONFIG_VIDEO_BT819 is not set
+# CONFIG_VIDEO_BT848 is not set
+# CONFIG_VIDEO_BT856 is not set
+# CONFIG_VIDEO_BT866 is not set
+# CONFIG_VIDEO_BWQCAM is not set
+# CONFIG_VIDEO_CAFE_CCIC is not set
+# CONFIG_VIDEO_CAPTURE_DRIVERS is not set
+# CONFIG_VIDEO_CPIA is not set
+# CONFIG_VIDEO_CQCAM is not set
+# CONFIG_VIDEO_CS5345 is not set
+# CONFIG_VIDEO_CS53L32A is not set
+# CONFIG_VIDEO_CX231XX is not set
+# CONFIG_VIDEO_CX2341X is not set
+# CONFIG_VIDEO_CX25840 is not set
+# CONFIG_VIDEO_CX88 is not set
+# CONFIG_VIDEO_DEV is not set
+# CONFIG_VIDEO_DM6446_CCDC is not set
+# CONFIG_VIDEO_DT3155 is not set
+# CONFIG_VIDEO_EM28XX is not set
+# CONFIG_VIDEO_FIXED_MINOR_RANGES is not set
+# CONFIG_VIDEO_GO7007 is not set
+# CONFIG_VIDEO_HDPVR is not set
+# CONFIG_VIDEO_HELPER_CHIPS_AUTO is not set
+# CONFIG_VIDEO_HEXIUM_GEMINI is not set
+# CONFIG_VIDEO_HEXIUM_ORION is not set
+# CONFIG_VIDEO_IR_I2C is not set
+# CONFIG_VIDEO_IVTV is not set
+# CONFIG_VIDEO_KS0127 is not set
+# CONFIG_VIDEO_M52790 is not set
+# CONFIG_VIDEO_MEDIA is not set
+# CONFIG_VIDEO_MEM2MEM_TESTDEV is not set
+# CONFIG_VIDEO_ML86V7667 is not set
+# CONFIG_VIDEO_MSP3400 is not set
+# CONFIG_VIDEO_MT9V011 is not set
+# CONFIG_VIDEO_MXB is not set
+# CONFIG_VIDEO_NOON010PC30 is not set
+# CONFIG_VIDEO_OMAP2_VOUT is not set
+# CONFIG_VIDEO_OUTPUT_CONTROL is not set
+# CONFIG_VIDEO_OV7640 is not set
+# CONFIG_VIDEO_OV7670 is not set
+# CONFIG_VIDEO_PMS is not set
+# CONFIG_VIDEO_PVRUSB2 is not set
+# CONFIG_VIDEO_SAA6588 is not set
+# CONFIG_VIDEO_SAA6752HS is not set
+# CONFIG_VIDEO_SAA7110 is not set
+# CONFIG_VIDEO_SAA711X is not set
+# CONFIG_VIDEO_SAA7127 is not set
+# CONFIG_VIDEO_SAA7134 is not set
+# CONFIG_VIDEO_SAA717X is not set
+# CONFIG_VIDEO_SAA7185 is not set
+# CONFIG_VIDEO_SAA7191 is not set
+# CONFIG_VIDEO_SH_MOBILE_CEU is not set
+# CONFIG_VIDEO_SONY_BTF_MPX is not set
+# CONFIG_VIDEO_SR030PC30 is not set
+# CONFIG_VIDEO_TCM825X is not set
+# CONFIG_VIDEO_TDA7432 is not set
+# CONFIG_VIDEO_TDA9840 is not set
+# CONFIG_VIDEO_TEA6415C is not set
+# CONFIG_VIDEO_TEA6420 is not set
+# CONFIG_VIDEO_THS7303 is not set
+# CONFIG_VIDEO_THS8200 is not set
+# CONFIG_VIDEO_TIMBERDALE is not set
+# CONFIG_VIDEO_TLV320AIC23B is not set
+# CONFIG_VIDEO_TM6000 is not set
+# CONFIG_VIDEO_TVAUDIO is not set
+# CONFIG_VIDEO_TVP514X is not set
+# CONFIG_VIDEO_TVP5150 is not set
+# CONFIG_VIDEO_TVP7002 is not set
+# CONFIG_VIDEO_TW2804 is not set
+# CONFIG_VIDEO_TW9903 is not set
+# CONFIG_VIDEO_TW9906 is not set
+# CONFIG_VIDEO_UDA1342 is not set
+# CONFIG_VIDEO_UPD64031A is not set
+# CONFIG_VIDEO_UPD64083 is not set
+# CONFIG_VIDEO_USBTV is not set
+# CONFIG_VIDEO_USBVISION is not set
+# CONFIG_VIDEO_V4L2 is not set
+# CONFIG_VIDEO_V4L2_COMMON is not set
+# CONFIG_VIDEO_V4L2_INT_DEVICE is not set
+# CONFIG_VIDEO_VIVI is not set
+# CONFIG_VIDEO_VP27SMPX is not set
+# CONFIG_VIDEO_VPX3220 is not set
+# CONFIG_VIDEO_VS6624 is not set
+# CONFIG_VIDEO_WM8739 is not set
+# CONFIG_VIDEO_WM8775 is not set
+# CONFIG_VIDEO_ZORAN is not set
+# CONFIG_VIRQ_DEBUG is not set
+# CONFIG_VIRTIO_BALLOON is not set
+# CONFIG_VIRTIO_MMIO is not set
+# CONFIG_VIRTIO_PCI is not set
+# CONFIG_VIRTUALIZATION is not set
+# CONFIG_VIRT_CPU_ACCOUNTING_GEN is not set
+# CONFIG_VIRT_DRIVERS is not set
+CONFIG_VIRT_TO_BUS=y
+# CONFIG_VITESSE_PHY is not set
+CONFIG_VLAN_8021Q=y
+# CONFIG_VLAN_8021Q_GVRP is not set
+# CONFIG_VLAN_8021Q_MVRP is not set
+# CONFIG_VME_BUS is not set
+# CONFIG_VMSPLIT_1G is not set
+# CONFIG_VMSPLIT_2G is not set
+# CONFIG_VMSPLIT_2G_OPT is not set
+CONFIG_VMSPLIT_3G=y
+# CONFIG_VMSPLIT_3G_OPT is not set
+# CONFIG_VMWARE_PVSCSI is not set
+# CONFIG_VMXNET3 is not set
+# CONFIG_VM_EVENT_COUNTERS is not set
+# CONFIG_VORTEX is not set
+# CONFIG_VSOCKETS is not set
+# CONFIG_VT is not set
+# CONFIG_VT6655 is not set
+# CONFIG_VT6656 is not set
+# CONFIG_VXFS_FS is not set
+# CONFIG_VXGE is not set
+# CONFIG_VXLAN is not set
+# CONFIG_W1 is not set
+# CONFIG_W1_CON is not set
+# CONFIG_W1_MASTER_DS1WM is not set
+# CONFIG_W1_MASTER_DS2482 is not set
+# CONFIG_W1_MASTER_DS2490 is not set
+# CONFIG_W1_MASTER_GPIO is not set
+# CONFIG_W1_MASTER_MATROX is not set
+# CONFIG_W1_SLAVE_BQ27000 is not set
+# CONFIG_W1_SLAVE_DS2406 is not set
+# CONFIG_W1_SLAVE_DS2408 is not set
+# CONFIG_W1_SLAVE_DS2413 is not set
+# CONFIG_W1_SLAVE_DS2423 is not set
+# CONFIG_W1_SLAVE_DS2431 is not set
+# CONFIG_W1_SLAVE_DS2433 is not set
+# CONFIG_W1_SLAVE_DS2760 is not set
+# CONFIG_W1_SLAVE_DS2780 is not set
+# CONFIG_W1_SLAVE_DS2781 is not set
+# CONFIG_W1_SLAVE_DS28E04 is not set
+# CONFIG_W1_SLAVE_SMEM is not set
+# CONFIG_W1_SLAVE_THERM is not set
+# CONFIG_W35UND is not set
+# CONFIG_W83627HF_WDT is not set
+# CONFIG_W83697HF_WDT is not set
+# CONFIG_W83877F_WDT is not set
+# CONFIG_W83977F_WDT is not set
+# CONFIG_WAN is not set
+# CONFIG_WANXL is not set
+# CONFIG_WAN_ROUTER is not set
+CONFIG_WATCHDOG=y
+# CONFIG_WATCHDOG_CORE is not set
+# CONFIG_WATCHDOG_NOWAYOUT is not set
+# CONFIG_WD80x3 is not set
+# CONFIG_WDTPCI is not set
+CONFIG_WEXT_CORE=y
+CONFIG_WEXT_PRIV=y
+CONFIG_WEXT_PROC=y
+CONFIG_WEXT_SPY=y
+CONFIG_WILINK_PLATFORM_DATA=y
+# CONFIG_WIMAX is not set
+# CONFIG_WIMAX_GDM72XX is not set
+CONFIG_WIRELESS=y
+CONFIG_WIRELESS_EXT=y
+# CONFIG_WIRELESS_EXT_SYSFS is not set
+# CONFIG_WL1251 is not set
+# CONFIG_WL12XX is not set
+# CONFIG_WL18XX is not set
+# CONFIG_WLAGS49_H2 is not set
+# CONFIG_WLAGS49_H25 is not set
+CONFIG_WLAN=y
+# CONFIG_WLCORE is not set
+CONFIG_WL_TI=y
+CONFIG_WQ_POWER_EFFICIENT_DEFAULT=y
+# CONFIG_WR_PPMC is not set
+# CONFIG_X25 is not set
+# CONFIG_X86_DEBUG_STATIC_CPU_HAS is not set
+# CONFIG_X86_PKG_TEMP_THERMAL is not set
+CONFIG_X86_SYSFB=y
+# CONFIG_XEN is not set
+CONFIG_XFRM=y
+# CONFIG_XFRM_IPCOMP is not set
+# CONFIG_XFRM_MIGRATE is not set
+# CONFIG_XFRM_STATISTICS is not set
+# CONFIG_XFRM_SUB_POLICY is not set
+# CONFIG_XFRM_USER is not set
+# CONFIG_XFS_DEBUG is not set
+# CONFIG_XFS_FS is not set
+# CONFIG_XFS_POSIX_ACL is not set
+# CONFIG_XFS_QUOTA is not set
+# CONFIG_XFS_RT is not set
+# CONFIG_XFS_WARN is not set
+# CONFIG_XILINX_AXI_EMAC is not set
+# CONFIG_XILINX_EMACLITE is not set
+# CONFIG_XILINX_LL_TEMAC is not set
+# CONFIG_XILINX_WATCHDOG is not set
+# CONFIG_XILLYBUS is not set
+# CONFIG_XIP_KERNEL is not set
+# CONFIG_XMON is not set
+# CONFIG_XVMALLOC is not set
+CONFIG_XZ_DEC=y
+# CONFIG_XZ_DEC_ARM is not set
+# CONFIG_XZ_DEC_ARMTHUMB is not set
+# CONFIG_XZ_DEC_BCJ is not set
+# CONFIG_XZ_DEC_IA64 is not set
+# CONFIG_XZ_DEC_POWERPC is not set
+# CONFIG_XZ_DEC_SPARC is not set
+# CONFIG_XZ_DEC_TEST is not set
+# CONFIG_XZ_DEC_X86 is not set
+# CONFIG_YAFFS_DISABLE_BAD_BLOCK_MARKING is not set
+# CONFIG_YAFFS_FS is not set
+# CONFIG_YAM is not set
+# CONFIG_YELLOWFIN is not set
+# CONFIG_YENTA is not set
+# CONFIG_YENTA_O2 is not set
+# CONFIG_YENTA_RICOH is not set
+# CONFIG_YENTA_TI is not set
+# CONFIG_YENTA_TOSHIBA is not set
+# CONFIG_ZBUD is not set
+# CONFIG_ZD1211RW is not set
+# CONFIG_ZD1211RW_DEBUG is not set
+# CONFIG_ZEROPLUS_FF is not set
+# CONFIG_ZISOFS is not set
+# CONFIG_ZLIB_DEFLATE is not set
+# CONFIG_ZLIB_INFLATE is not set
+# CONFIG_ZNET is not set
+# CONFIG_ZPOOL is not set
+CONFIG_ZONE_DMA=y
+CONFIG_ZONE_DMA_FLAG=1
+# CONFIG_ZRAM is not set
+# CONFIG_ZRAM_LZ4_COMPRESS is not set
+# CONFIG_ZSMALLOC is not set
diff --git a/target/linux/generic/config-4.0 b/target/linux/generic/config-4.0
new file mode 100644
index 0000000..4d42fae
--- /dev/null
+++ b/target/linux/generic/config-4.0
@@ -0,0 +1,4731 @@
+CONFIG_32BIT=y
+# CONFIG_6LOWPAN is not set
+# CONFIG_6PACK is not set
+# CONFIG_8139CP is not set
+# CONFIG_8139TOO is not set
+# CONFIG_9P_FS is not set
+# CONFIG_AB3100_CORE is not set
+# CONFIG_AB8500_CORE is not set
+# CONFIG_ABX500_CORE is not set
+# CONFIG_ACCESSIBILITY is not set
+# CONFIG_ACENIC is not set
+# CONFIG_ACERHDF is not set
+# CONFIG_ACORN_PARTITION is not set
+# CONFIG_ACPI_APEI is not set
+# CONFIG_ACPI_CUSTOM_METHOD is not set
+# CONFIG_ACPI_EXTLOG is not set
+# CONFIG_ACPI_HED is not set
+# CONFIG_ACPI_INT3403_THERMAL is not set
+# CONFIG_ACPI_POWER_METER is not set
+# CONFIG_ACPI_QUICKSTART is not set
+# CONFIG_ACPI_REDUCED_HARDWARE_ONLY is not set
+# CONFIG_AD2S1200 is not set
+# CONFIG_AD2S1210 is not set
+# CONFIG_AD2S90 is not set
+# CONFIG_AD5064 is not set
+# CONFIG_AD525X_DPOT is not set
+# CONFIG_AD5360 is not set
+# CONFIG_AD5380 is not set
+# CONFIG_AD5421 is not set
+# CONFIG_AD5446 is not set
+# CONFIG_AD5449 is not set
+# CONFIG_AD5504 is not set
+# CONFIG_AD5624R_SPI is not set
+# CONFIG_AD5686 is not set
+# CONFIG_AD5755 is not set
+# CONFIG_AD5764 is not set
+# CONFIG_AD5791 is not set
+# CONFIG_AD5930 is not set
+# CONFIG_AD5933 is not set
+# CONFIG_AD7150 is not set
+# CONFIG_AD7152 is not set
+# CONFIG_AD7192 is not set
+# CONFIG_AD7266 is not set
+# CONFIG_AD7280 is not set
+# CONFIG_AD7291 is not set
+# CONFIG_AD7298 is not set
+# CONFIG_AD7303 is not set
+# CONFIG_AD7476 is not set
+# CONFIG_AD7606 is not set
+# CONFIG_AD7746 is not set
+# CONFIG_AD7780 is not set
+# CONFIG_AD7791 is not set
+# CONFIG_AD7793 is not set
+# CONFIG_AD7816 is not set
+# CONFIG_AD7887 is not set
+# CONFIG_AD7923 is not set
+# CONFIG_AD799X is not set
+# CONFIG_AD8366 is not set
+# CONFIG_AD9523 is not set
+# CONFIG_AD9832 is not set
+# CONFIG_AD9834 is not set
+# CONFIG_AD9850 is not set
+# CONFIG_AD9852 is not set
+# CONFIG_AD9910 is not set
+# CONFIG_AD9951 is not set
+# CONFIG_ADAPTEC_STARFIRE is not set
+# CONFIG_ADE7753 is not set
+# CONFIG_ADE7754 is not set
+# CONFIG_ADE7758 is not set
+# CONFIG_ADE7759 is not set
+# CONFIG_ADE7854 is not set
+# CONFIG_ADF4350 is not set
+# CONFIG_ADFS_FS is not set
+# CONFIG_ADIS16060 is not set
+# CONFIG_ADIS16080 is not set
+# CONFIG_ADIS16130 is not set
+# CONFIG_ADIS16136 is not set
+# CONFIG_ADIS16201 is not set
+# CONFIG_ADIS16203 is not set
+# CONFIG_ADIS16204 is not set
+# CONFIG_ADIS16209 is not set
+# CONFIG_ADIS16220 is not set
+# CONFIG_ADIS16240 is not set
+# CONFIG_ADIS16255 is not set
+# CONFIG_ADIS16260 is not set
+# CONFIG_ADIS16400 is not set
+# CONFIG_ADIS16480 is not set
+# CONFIG_ADJD_S311 is not set
+# CONFIG_ADM6996_PHY is not set
+# CONFIG_ADM8211 is not set
+# CONFIG_ADT7316 is not set
+# CONFIG_ADVISE_SYSCALLS is not set
+# CONFIG_ADXRS450 is not set
+CONFIG_AEABI=y
+# CONFIG_AFFS_FS is not set
+# CONFIG_AFS_FS is not set
+# CONFIG_AF_RXRPC is not set
+# CONFIG_AGP is not set
+# CONFIG_AHCI_MVEBU is not set
+CONFIG_AIO=y
+# CONFIG_AIRO is not set
+# CONFIG_AIRO_CS is not set
+# CONFIG_AIX_PARTITION is not set
+# CONFIG_AK09911 is not set
+# CONFIG_AK8975 is not set
+# CONFIG_AL3320A is not set
+# CONFIG_ALCHEMY_GPIO_INDIRECT is not set
+# CONFIG_ALIM7101_WDT is not set
+CONFIG_ALLOW_DEV_COREDUMP=y
+# CONFIG_ALTERA_STAPL is not set
+# CONFIG_ALTERA_TSE is not set
+# CONFIG_ALX is not set
+# CONFIG_AM335X_PHY_USB is not set
+# CONFIG_AMD8111_ETH is not set
+# CONFIG_AMD_XGBE is not set
+# CONFIG_AMD_XGBE_PHY is not set
+# CONFIG_AMD_PHY is not set
+# CONFIG_AMIGA_PARTITION is not set
+# CONFIG_AMILO_RFKILL is not set
+# CONFIG_ANDROID is not set
+CONFIG_ANON_INODES=y
+# CONFIG_APDS9300 is not set
+# CONFIG_APDS9802ALS is not set
+# CONFIG_APM8018X is not set
+# CONFIG_APPLICOM is not set
+# CONFIG_AR5523 is not set
+# CONFIG_AR7 is not set
+# CONFIG_AR8216_PHY is not set
+# CONFIG_AR8216_PHY_LEDS is not set
+# CONFIG_ARCH_AT91 is not set
+# CONFIG_ARCH_BCM is not set
+# CONFIG_ARCH_BCM2835 is not set
+# CONFIG_ARCH_BCMRING is not set
+# CONFIG_ARCH_BERLIN is not set
+# CONFIG_ARCH_CLPS711X is not set
+# CONFIG_ARCH_CNS3XXX is not set
+# CONFIG_ARCH_DAVINCI is not set
+# CONFIG_ARCH_DIGICOLOR is not set
+# CONFIG_ARCH_DMA_ADDR_T_64BIT is not set
+# CONFIG_ARCH_DOVE is not set
+# CONFIG_ARCH_EBSA110 is not set
+# CONFIG_ARCH_EP93XX is not set
+# CONFIG_ARCH_EXYNOS is not set
+CONFIG_ARCH_FLATMEM_ENABLE=y
+# CONFIG_ARCH_FOOTBRIDGE is not set
+# CONFIG_ARCH_GEMINI is not set
+# CONFIG_ARCH_H720X is not set
+# CONFIG_ARCH_HAS_ILOG2_U32 is not set
+# CONFIG_ARCH_HAS_ILOG2_U64 is not set
+# CONFIG_ARCH_HI3xxx is not set
+# CONFIG_ARCH_HIGHBANK is not set
+# CONFIG_ARCH_HISI is not set
+# CONFIG_ARCH_INTEGRATOR is not set
+# CONFIG_ARCH_IOP13XX is not set
+# CONFIG_ARCH_IOP32X is not set
+# CONFIG_ARCH_IOP33X is not set
+# CONFIG_ARCH_IXP2000 is not set
+# CONFIG_ARCH_IXP23XX is not set
+# CONFIG_ARCH_IXP4XX is not set
+# CONFIG_ARCH_KEYSTONE is not set
+# CONFIG_ARCH_KIRKWOOD is not set
+# CONFIG_ARCH_KS8695 is not set
+# CONFIG_ARCH_LPC32XX is not set
+# CONFIG_ARCH_MEDIATEK is not set
+# CONFIG_ARCH_MESON is not set
+# CONFIG_ARCH_MMP is not set
+# CONFIG_ARCH_MSM is not set
+# CONFIG_ARCH_MSM_DT is not set
+# CONFIG_ARCH_MSM_NODT is not set
+# CONFIG_ARCH_MULTIPLATFORM is not set
+# CONFIG_ARCH_MULTI_V6 is not set
+# CONFIG_ARCH_MULTI_V7 is not set
+# CONFIG_ARCH_MV78XX0 is not set
+# CONFIG_ARCH_MVEBU is not set
+# CONFIG_ARCH_MXC is not set
+# CONFIG_ARCH_MXS is not set
+# CONFIG_ARCH_NEEDS_CPU_IDLE_COUPLED is not set
+# CONFIG_ARCH_NETX is not set
+# CONFIG_ARCH_NOMADIK is not set
+# CONFIG_ARCH_NSPIRE is not set
+# CONFIG_ARCH_NUC93X is not set
+# CONFIG_ARCH_OMAP is not set
+# CONFIG_ARCH_OMAP1 is not set
+# CONFIG_ARCH_OMAP2PLUS is not set
+# CONFIG_ARCH_OMAP3 is not set
+# CONFIG_ARCH_OMAP4 is not set
+# CONFIG_ARCH_ORION5X is not set
+# CONFIG_ARCH_PHYS_ADDR_T_64BIT is not set
+# CONFIG_ARCH_PICOXCELL is not set
+# CONFIG_ARCH_PNX4008 is not set
+# CONFIG_ARCH_PRIMA2 is not set
+# CONFIG_ARCH_PXA is not set
+# CONFIG_ARCH_QCOM is not set
+# CONFIG_ARCH_REALVIEW is not set
+# CONFIG_ARCH_ROCKCHIP is not set
+# CONFIG_ARCH_RPC is not set
+# CONFIG_ARCH_S3C24XX is not set
+# CONFIG_ARCH_S3C64XX is not set
+# CONFIG_ARCH_S5P64X0 is not set
+# CONFIG_ARCH_S5PC100 is not set
+# CONFIG_ARCH_S5PV210 is not set
+# CONFIG_ARCH_SA1100 is not set
+# CONFIG_ARCH_SHARK is not set
+# CONFIG_ARCH_SHMOBILE is not set
+# CONFIG_ARCH_SHMOBILE_LEGACY is not set
+# CONFIG_ARCH_SHMOBILE_MULTI is not set
+# CONFIG_ARCH_SIRF is not set
+# CONFIG_ARCH_SOCFPGA is not set
+# CONFIG_ARCH_STI is not set
+# CONFIG_ARCH_SUNXI is not set
+# CONFIG_ARCH_SUPPORTS_MSI is not set
+# CONFIG_ARCH_TCC_926 is not set
+# CONFIG_ARCH_TEGRA is not set
+# CONFIG_ARCH_U300 is not set
+# CONFIG_ARCH_U8500 is not set
+# CONFIG_ARCH_VERSATILE is not set
+# CONFIG_ARCH_VEXPRESS is not set
+# CONFIG_ARCH_VIRT is not set
+# CONFIG_ARCH_VT8500 is not set
+# CONFIG_ARCH_W90X900 is not set
+# CONFIG_ARCH_WM8505 is not set
+# CONFIG_ARCH_WM8850 is not set
+# CONFIG_ARCH_ZYNQ is not set
+# CONFIG_ARCNET is not set
+# CONFIG_ARC_EMAC is not set
+# CONFIG_ARM_APPENDED_DTB is not set
+# CONFIG_ARM_ARCH_TIMER is not set
+# CONFIG_ARM_AT91_ETHER is not set
+# CONFIG_ARM_CCI is not set
+# CONFIG_ARM_CCN is not set
+CONFIG_ARM_CPU_TOPOLOGY=y
+CONFIG_ARM_DMA_MEM_BUFFERABLE=y
+# CONFIG_ARM_ERRATA_326103 is not set
+# CONFIG_ARM_ERRATA_364296 is not set
+# CONFIG_ARM_ERRATA_411920 is not set
+# CONFIG_ARM_ERRATA_430973 is not set
+# CONFIG_ARM_ERRATA_458693 is not set
+# CONFIG_ARM_ERRATA_460075 is not set
+# CONFIG_ARM_ERRATA_643719 is not set
+# CONFIG_ARM_ERRATA_720789 is not set
+# CONFIG_ARM_ERRATA_742230 is not set
+# CONFIG_ARM_ERRATA_742231 is not set
+# CONFIG_ARM_ERRATA_743622 is not set
+# CONFIG_ARM_ERRATA_751472 is not set
+# CONFIG_ARM_ERRATA_754322 is not set
+# CONFIG_ARM_ERRATA_754327 is not set
+# CONFIG_ARM_ERRATA_764369 is not set
+# CONFIG_ARM_ERRATA_773022 is not set
+# CONFIG_ARM_ERRATA_775420 is not set
+# CONFIG_ARM_ERRATA_798181 is not set
+# CONFIG_ARM_KERNMEM_PERMS is not set
+# CONFIG_ARM_KPROBES_TEST is not set
+# CONFIG_ARM_PATCH_PHYS_VIRT is not set
+# CONFIG_ARM_PSCI is not set
+# CONFIG_ARM_PTDUMP is not set
+# CONFIG_ARM_UNWIND is not set
+# CONFIG_ARM_VIRT_EXT is not set
+CONFIG_ARPD=y
+# CONFIG_ARTHUR is not set
+# CONFIG_AS3935 is not set
+# CONFIG_ASM9260_TIMER is not set
+# CONFIG_ASUS_LAPTOP is not set
+# CONFIG_ASUS_OLED is not set
+# CONFIG_ASYMMETRIC_KEY_TYPE is not set
+# CONFIG_ASYNC_RAID6_TEST is not set
+# CONFIG_ASYNC_TX_DMA is not set
+# CONFIG_AT76C50X_USB is not set
+# CONFIG_AT803X_PHY is not set
+# CONFIG_ATA is not set
+# CONFIG_ATAGS is not set
+CONFIG_ATAGS_PROC=y
+# CONFIG_ATALK is not set
+# CONFIG_ATARI_PARTITION is not set
+# CONFIG_ATA_ACPI is not set
+CONFIG_ATA_BMDMA=y
+# CONFIG_ATA_GENERIC is not set
+# CONFIG_ATA_NONSTANDARD is not set
+# CONFIG_ATA_OVER_ETH is not set
+# CONFIG_ATA_PIIX is not set
+CONFIG_ATA_SFF=y
+# CONFIG_ATA_VERBOSE_ERROR is not set
+# CONFIG_ATH10K is not set
+# CONFIG_ATH25 is not set
+# CONFIG_ATH5K is not set
+# CONFIG_ATH6KL is not set
+# CONFIG_ATH6K_LEGACY is not set
+# CONFIG_ATH79 is not set
+# CONFIG_ATH9K is not set
+# CONFIG_ATH9K_HTC is not set
+# CONFIG_ATH_DEBUG is not set
+# CONFIG_ATL1 is not set
+# CONFIG_ATL1C is not set
+# CONFIG_ATL1E is not set
+# CONFIG_ATL2 is not set
+# CONFIG_ATM is not set
+# CONFIG_ATMEL is not set
+# CONFIG_ATMEL_PIT is not set
+# CONFIG_ATMEL_PWM is not set
+# CONFIG_ATMEL_SSC is not set
+# CONFIG_ATM_AMBASSADOR is not set
+# CONFIG_ATM_BR2684 is not set
+CONFIG_ATM_BR2684_IPFILTER=y
+# CONFIG_ATM_CLIP is not set
+CONFIG_ATM_CLIP_NO_ICMP=y
+# CONFIG_ATM_DRIVERS is not set
+# CONFIG_ATM_DUMMY is not set
+# CONFIG_ATM_ENI is not set
+# CONFIG_ATM_FIRESTREAM is not set
+# CONFIG_ATM_FORE200E is not set
+# CONFIG_ATM_HE is not set
+# CONFIG_ATM_HORIZON is not set
+# CONFIG_ATM_IA is not set
+# CONFIG_ATM_IDT77252 is not set
+# CONFIG_ATM_LANAI is not set
+# CONFIG_ATM_LANE is not set
+# CONFIG_ATM_MPOA is not set
+# CONFIG_ATM_NICSTAR is not set
+# CONFIG_ATM_SOLOS is not set
+# CONFIG_ATM_TCP is not set
+# CONFIG_ATM_ZATM is not set
+# CONFIG_ATOMIC64_SELFTEST is not set
+# CONFIG_ATP is not set
+# CONFIG_AUDIT is not set
+# CONFIG_AUDIT_ARCH_COMPAT_GENERIC is not set
+# CONFIG_AUDIT_LOGINUID_IMMUTABLE is not set
+# CONFIG_AUTOFS4_FS is not set
+# CONFIG_AUTO_ZRELADDR is not set
+# CONFIG_AUXDISPLAY is not set
+# CONFIG_AVERAGE is not set
+# CONFIG_AX25 is not set
+# CONFIG_AX25_DAMA_SLAVE is not set
+# CONFIG_AX88796 is not set
+# CONFIG_B43 is not set
+# CONFIG_B43LEGACY is not set
+# CONFIG_B44 is not set
+# CONFIG_B53 is not set
+# CONFIG_B53_SPI_DRIVER is not set
+# CONFIG_BACKLIGHT_BD6107 is not set
+# CONFIG_BACKLIGHT_GPIO is not set
+# CONFIG_BACKLIGHT_LCD_SUPPORT is not set
+# CONFIG_BACKLIGHT_LM3630 is not set
+# CONFIG_BACKLIGHT_LM3630A is not set
+# CONFIG_BACKLIGHT_LM3639 is not set
+# CONFIG_BACKLIGHT_LP855X is not set
+# CONFIG_BACKLIGHT_LV5207LP is not set
+# CONFIG_BACKLIGHT_PANDORA is not set
+# CONFIG_BACKTRACE_SELF_TEST is not set
+CONFIG_BASE_FULL=y
+CONFIG_BASE_SMALL=0
+# CONFIG_BATMAN_ADV is not set
+# CONFIG_BATTERY_BQ27x00 is not set
+# CONFIG_BATTERY_DS2760 is not set
+# CONFIG_BATTERY_DS2780 is not set
+# CONFIG_BATTERY_DS2781 is not set
+# CONFIG_BATTERY_DS2782 is not set
+# CONFIG_BATTERY_GAUGE_LTC2941 is not set
+# CONFIG_BATTERY_GOLDFISH is not set
+# CONFIG_BATTERY_MAX17040 is not set
+# CONFIG_BATTERY_MAX17042 is not set
+# CONFIG_BATTERY_SBS is not set
+# CONFIG_BAYCOM_EPP is not set
+# CONFIG_BAYCOM_PAR is not set
+# CONFIG_BAYCOM_SER_FDX is not set
+# CONFIG_BAYCOM_SER_HDX is not set
+# CONFIG_BCACHE is not set
+# CONFIG_BCM3384 is not set
+# CONFIG_BCM47XX is not set
+# CONFIG_BCM63XX is not set
+# CONFIG_BCM63XX_PHY is not set
+# CONFIG_BCM7XXX_PHY is not set
+# CONFIG_BCM87XX_PHY is not set
+# CONFIG_BCMA is not set
+# CONFIG_BCMA_DRIVER_GPIO is not set
+CONFIG_BCMA_POSSIBLE=y
+# CONFIG_BCMGENET is not set
+# CONFIG_BCM_KONA_USB2_PHY is not set
+# CONFIG_BCM_WIMAX is not set
+# CONFIG_BDI_SWITCH is not set
+# CONFIG_BE2ISCSI is not set
+# CONFIG_BE2NET is not set
+# CONFIG_BEFS_FS is not set
+# CONFIG_BFS_FS is not set
+# CONFIG_BGMAC is not set
+# CONFIG_BIG_KEYS is not set
+# CONFIG_BIG_LITTLE is not set
+# CONFIG_BINARY_PRINTF is not set
+# CONFIG_BINFMT_AOUT is not set
+CONFIG_BINFMT_ELF=y
+# CONFIG_BINFMT_MISC is not set
+CONFIG_BINFMT_SCRIPT=y
+CONFIG_BITREVERSE=y
+# CONFIG_BLK_CMDLINE_PARSER is not set
+# CONFIG_BLK_CPQ_CISS_DA is not set
+# CONFIG_BLK_CPQ_DA is not set
+CONFIG_BLK_DEV=y
+# CONFIG_BLK_DEV_3W_XXXX_RAID is not set
+# CONFIG_BLK_DEV_4DRIVES is not set
+# CONFIG_BLK_DEV_AEC62XX is not set
+# CONFIG_BLK_DEV_ALI14XX is not set
+# CONFIG_BLK_DEV_ALI15X3 is not set
+# CONFIG_BLK_DEV_AMD74XX is not set
+# CONFIG_BLK_DEV_ATIIXP is not set
+# CONFIG_BLK_DEV_BSG is not set
+# CONFIG_BLK_DEV_BSGLIB is not set
+# CONFIG_BLK_DEV_CMD640 is not set
+# CONFIG_BLK_DEV_CMD64X is not set
+# CONFIG_BLK_DEV_COW_COMMON is not set
+# CONFIG_BLK_DEV_CRYPTOLOOP is not set
+# CONFIG_BLK_DEV_CS5520 is not set
+# CONFIG_BLK_DEV_CS5530 is not set
+# CONFIG_BLK_DEV_CS5535 is not set
+# CONFIG_BLK_DEV_CS5536 is not set
+# CONFIG_BLK_DEV_CY82C693 is not set
+# CONFIG_BLK_DEV_DAC960 is not set
+# CONFIG_BLK_DEV_DELKIN is not set
+# CONFIG_BLK_DEV_DRBD is not set
+# CONFIG_BLK_DEV_DTC2278 is not set
+# CONFIG_BLK_DEV_FD is not set
+# CONFIG_BLK_DEV_GENERIC is not set
+# CONFIG_BLK_DEV_HD is not set
+# CONFIG_BLK_DEV_HPT366 is not set
+# CONFIG_BLK_DEV_HT6560B is not set
+# CONFIG_BLK_DEV_IDEACPI is not set
+# CONFIG_BLK_DEV_IDECD is not set
+# CONFIG_BLK_DEV_IDECS is not set
+# CONFIG_BLK_DEV_IDEPCI is not set
+# CONFIG_BLK_DEV_IDEPNP is not set
+# CONFIG_BLK_DEV_IDETAPE is not set
+# CONFIG_BLK_DEV_IDE_AU1XXX is not set
+# CONFIG_BLK_DEV_IDE_SATA is not set
+CONFIG_BLK_DEV_INITRD=y
+# CONFIG_BLK_DEV_INTEGRITY is not set
+# CONFIG_BLK_DEV_IO_TRACE is not set
+# CONFIG_BLK_DEV_IT8172 is not set
+# CONFIG_BLK_DEV_IT8213 is not set
+# CONFIG_BLK_DEV_IT821X is not set
+# CONFIG_BLK_DEV_JMICRON is not set
+# CONFIG_BLK_DEV_LOOP is not set
+CONFIG_BLK_DEV_LOOP_MIN_COUNT=8
+# CONFIG_BLK_DEV_NBD is not set
+# CONFIG_BLK_DEV_NS87415 is not set
+# CONFIG_BLK_DEV_NULL_BLK is not set
+# CONFIG_BLK_DEV_NVME is not set
+# CONFIG_BLK_DEV_OFFBOARD is not set
+# CONFIG_BLK_DEV_OPTI621 is not set
+# CONFIG_BLK_DEV_PCIESSD_MTIP32XX is not set
+# CONFIG_BLK_DEV_PDC202XX_NEW is not set
+# CONFIG_BLK_DEV_PDC202XX_OLD is not set
+# CONFIG_BLK_DEV_PIIX is not set
+# CONFIG_BLK_DEV_PLATFORM is not set
+# CONFIG_BLK_DEV_QD65XX is not set
+# CONFIG_BLK_DEV_RAM is not set
+# CONFIG_BLK_DEV_RBD is not set
+# CONFIG_BLK_DEV_RSXX is not set
+# CONFIG_BLK_DEV_RZ1000 is not set
+# CONFIG_BLK_DEV_SC1200 is not set
+# CONFIG_BLK_DEV_SD is not set
+# CONFIG_BLK_DEV_SIIMAGE is not set
+# CONFIG_BLK_DEV_SIS5513 is not set
+# CONFIG_BLK_DEV_SKD is not set
+# CONFIG_BLK_DEV_SL82C105 is not set
+# CONFIG_BLK_DEV_SLC90E66 is not set
+# CONFIG_BLK_DEV_SR is not set
+# CONFIG_BLK_DEV_SVWKS is not set
+# CONFIG_BLK_DEV_SX8 is not set
+# CONFIG_BLK_DEV_TC86C001 is not set
+# CONFIG_BLK_DEV_THROTTLING is not set
+# CONFIG_BLK_DEV_TRIFLEX is not set
+# CONFIG_BLK_DEV_TRM290 is not set
+# CONFIG_BLK_DEV_UB is not set
+# CONFIG_BLK_DEV_UMC8672 is not set
+# CONFIG_BLK_DEV_UMEM is not set
+# CONFIG_BLK_DEV_VIA82CXXX is not set
+# CONFIG_BLK_DEV_XIP is not set
+CONFIG_BLOCK=y
+# CONFIG_BMA180 is not set
+# CONFIG_BMC150_ACCEL is not set
+# CONFIG_BMG160 is not set
+# CONFIG_BMP085 is not set
+# CONFIG_BMP085_I2C is not set
+# CONFIG_BMP085_SPI is not set
+# CONFIG_BMP280 is not set
+# CONFIG_BNA is not set
+# CONFIG_BNX2 is not set
+# CONFIG_BNX2X is not set
+# CONFIG_BONDING is not set
+# CONFIG_BOOKE_WDT is not set
+CONFIG_BOOKE_WDT_DEFAULT_TIMEOUT=3
+# CONFIG_BOOT_PRINTK_DELAY is not set
+CONFIG_BOOT_RAW=y
+# CONFIG_BPCTL is not set
+CONFIG_BPF=y
+# CONFIG_BPF_JIT is not set
+CONFIG_BPF_SYSCALL=y
+# CONFIG_BPQETHER is not set
+CONFIG_BQL=y
+CONFIG_BRANCH_PROFILE_NONE=y
+# CONFIG_BRCMFMAC is not set
+# CONFIG_BRCMSMAC is not set
+# CONFIG_BRCMSTB_GISB_ARB is not set
+CONFIG_BRIDGE=y
+# CONFIG_BRIDGE_EBT_802_3 is not set
+# CONFIG_BRIDGE_EBT_AMONG is not set
+# CONFIG_BRIDGE_EBT_ARP is not set
+# CONFIG_BRIDGE_EBT_ARPREPLY is not set
+# CONFIG_BRIDGE_EBT_BROUTE is not set
+# CONFIG_BRIDGE_EBT_DNAT is not set
+# CONFIG_BRIDGE_EBT_IP is not set
+# CONFIG_BRIDGE_EBT_IP6 is not set
+# CONFIG_BRIDGE_EBT_LIMIT is not set
+# CONFIG_BRIDGE_EBT_LOG is not set
+# CONFIG_BRIDGE_EBT_MARK is not set
+# CONFIG_BRIDGE_EBT_MARK_T is not set
+# CONFIG_BRIDGE_EBT_NFLOG is not set
+# CONFIG_BRIDGE_EBT_PKTTYPE is not set
+# CONFIG_BRIDGE_EBT_REDIRECT is not set
+# CONFIG_BRIDGE_EBT_SNAT is not set
+# CONFIG_BRIDGE_EBT_STP is not set
+# CONFIG_BRIDGE_EBT_T_FILTER is not set
+# CONFIG_BRIDGE_EBT_T_NAT is not set
+# CONFIG_BRIDGE_EBT_ULOG is not set
+# CONFIG_BRIDGE_EBT_VLAN is not set
+CONFIG_BRIDGE_IGMP_SNOOPING=y
+# CONFIG_BRIDGE_NETFILTER is not set
+# CONFIG_BRIDGE_NF_EBTABLES is not set
+# CONFIG_BRIDGE_VLAN_FILTERING is not set
+# CONFIG_BROADCOM_PHY is not set
+CONFIG_BROKEN_ON_SMP=y
+# CONFIG_BSD_DISKLABEL is not set
+# CONFIG_BSD_PROCESS_ACCT is not set
+# CONFIG_BSD_PROCESS_ACCT_V3 is not set
+# CONFIG_BT is not set
+# CONFIG_BTRFS_ASSERT is not set
+# CONFIG_BTRFS_DEBUG is not set
+# CONFIG_BTRFS_FS is not set
+# CONFIG_BTRFS_FS_RUN_SANITY_TESTS is not set
+# CONFIG_BT_ATH3K is not set
+# CONFIG_BT_BNEP is not set
+CONFIG_BT_BNEP_MC_FILTER=y
+CONFIG_BT_BNEP_PROTO_FILTER=y
+# CONFIG_BT_BREDR is not set
+# CONFIG_BT_CMTP is not set
+# CONFIG_BT_HCIBCM203X is not set
+# CONFIG_BT_HCIBFUSB is not set
+# CONFIG_BT_HCIBLUECARD is not set
+# CONFIG_BT_HCIBPA10X is not set
+# CONFIG_BT_HCIBT3C is not set
+# CONFIG_BT_HCIBTSDIO is not set
+# CONFIG_BT_HCIBTUART is not set
+# CONFIG_BT_HCIBTUSB is not set
+# CONFIG_BT_HCIDTL1 is not set
+# CONFIG_BT_HCIUART is not set
+# CONFIG_BT_HCIUART_3WIRE is not set
+# CONFIG_BT_HCIUART_ATH3K is not set
+CONFIG_BT_HCIUART_BCSP=y
+CONFIG_BT_HCIUART_H4=y
+# CONFIG_BT_HCIUART_LL is not set
+# CONFIG_BT_HCIVHCI is not set
+# CONFIG_BT_HIDP is not set
+CONFIG_BT_L2CAP=y
+# CONFIG_BT_LE is not set
+# CONFIG_BT_MRVL is not set
+# CONFIG_BT_RFCOMM is not set
+# CONFIG_BUILD_BIN2C is not set
+CONFIG_BT_RFCOMM_TTY=y
+CONFIG_BT_SCO=y
+# CONFIG_BT_SELFTEST is not set
+CONFIG_BUG=y
+CONFIG_BUILDTIME_EXTABLE_SORT=y
+# CONFIG_C2PORT is not set
+# CONFIG_CADENCE_WATCHDOG is not set
+# CONFIG_CAIF is not set
+# CONFIG_CAN is not set
+# CONFIG_CAN_GS_USB is not set
+# CONFIG_CAN_M_CAN is not set
+# CONFIG_CAN_RCAR is not set
+# CONFIG_CAPI_AVM is not set
+# CONFIG_CAPI_EICON is not set
+# CONFIG_CAPI_TRACE is not set
+CONFIG_CARDBUS=y
+# CONFIG_CARDMAN_4000 is not set
+# CONFIG_CARDMAN_4040 is not set
+# CONFIG_CARL9170 is not set
+# CONFIG_CARMA_FPGA is not set
+# CONFIG_CARMA_FPGA_PROGRAM is not set
+# CONFIG_CASSINI is not set
+CONFIG_CAVIUM_OCTEON_HELPER=y
+# CONFIG_CAVIUM_OCTEON_REFERENCE_BOARD is not set
+# CONFIG_CAVIUM_OCTEON_SIMULATOR is not set
+# CONFIG_CAVIUM_OCTEON_SOC is not set
+# CONFIG_CB710_CORE is not set
+# CONFIG_CC10001_ADC is not set
+# CONFIG_CC_OPTIMIZE_FOR_SIZE is not set
+# CONFIG_CC_STACKPROTECTOR is not set
+CONFIG_CC_STACKPROTECTOR_NONE=y
+# CONFIG_CC_STACKPROTECTOR_REGULAR is not set
+# CONFIG_CC_STACKPROTECTOR_STRONG is not set
+# CONFIG_CDROM_PKTCDVD is not set
+# CONFIG_CED1401 is not set
+# CONFIG_CEPH_FS is not set
+# CONFIG_CEPH_LIB is not set
+# CONFIG_CFG80211 is not set
+# CONFIG_CFG80211_CERTIFICATION_ONUS is not set
+# CONFIG_CGROUPS is not set
+# CONFIG_CGROUP_DEBUG is not set
+# CONFIG_CGROUP_NET_PRIO is not set
+# CONFIG_CHARGER_BQ2415X is not set
+# CONFIG_CHARGER_BQ24190 is not set
+# CONFIG_CHARGER_BQ24735 is not set
+# CONFIG_CHARGER_GPIO is not set
+# CONFIG_CHARGER_ISP1704 is not set
+# CONFIG_CHARGER_LP8727 is not set
+# CONFIG_CHARGER_MANAGER is not set
+# CONFIG_CHARGER_MAX8903 is not set
+# CONFIG_CHARGER_SMB347 is not set
+# CONFIG_CHARGER_TWL4030 is not set
+# CONFIG_CHECKPOINT_RESTORE is not set
+# CONFIG_CHELSIO_T1 is not set
+# CONFIG_CHELSIO_T3 is not set
+# CONFIG_CHELSIO_T4 is not set
+# CONFIG_CHELSIO_T4VF is not set
+# CONFIG_CHROME_PLATFORMS is not set
+# CONFIG_CHR_DEV_OSST is not set
+# CONFIG_CHR_DEV_SCH is not set
+# CONFIG_CHR_DEV_SG is not set
+# CONFIG_CHR_DEV_ST is not set
+# CONFIG_CICADA_PHY is not set
+# CONFIG_CIFS is not set
+# CONFIG_CIFS_ACL is not set
+# CONFIG_CIFS_DEBUG is not set
+# CONFIG_CIFS_DEBUG2 is not set
+# CONFIG_CIFS_FSCACHE is not set
+# CONFIG_CIFS_NFSD_EXPORT is not set
+CONFIG_CIFS_POSIX=y
+# CONFIG_CIFS_SMB2 is not set
+CONFIG_CIFS_STATS=y
+# CONFIG_CIFS_STATS2 is not set
+# CONFIG_CIFS_WEAK_PW_HASH is not set
+# CONFIG_CIFS_XATTR is not set
+# CONFIG_CLEANCACHE is not set
+# CONFIG_CLK_QORIQ is not set
+# CONFIG_CLKSRC_VERSATILE is not set
+# CONFIG_CLOCK_THERMAL is not set
+CONFIG_CLS_U32_MARK=y
+# CONFIG_CLS_U32_PERF is not set
+# CONFIG_CM32181 is not set
+# CONFIG_CM3232 is not set
+# CONFIG_CM36651 is not set
+# CONFIG_CMA is not set
+CONFIG_CMDLINE=""
+# CONFIG_CMDLINE_BOOL is not set
+# CONFIG_CMDLINE_EXTEND is not set
+# CONFIG_CMDLINE_FORCE is not set
+# CONFIG_CMDLINE_FROM_BOOTLOADER is not set
+# CONFIG_CMDLINE_PARTITION is not set
+# CONFIG_CNIC is not set
+# CONFIG_CODA_FS is not set
+# CONFIG_CODE_PATCHING_SELFTEST is not set
+# CONFIG_COMEDI is not set
+# CONFIG_COMMON_CLK_CDCE706 is not set
+# CONFIG_COMMON_CLK_DEBUG is not set
+# CONFIG_COMMON_CLK_PXA is not set
+# CONFIG_COMMON_CLK_QCOM is not set
+# CONFIG_COMMON_CLK_SI5351 is not set
+# CONFIG_COMMON_CLK_SI570 is not set
+# CONFIG_COMMON_CLK_XLNX_CLKWZRD is not set
+# CONFIG_COMPACTION is not set
+# CONFIG_COMPAL_LAPTOP is not set
+# CONFIG_COMPAT_BRK is not set
+# CONFIG_COMPILE_TEST is not set
+# CONFIG_CONFIGFS_FS is not set
+# CONFIG_CONNECTOR is not set
+CONFIG_CONSTRUCTORS=y
+# CONFIG_CONTEXT_SWITCH_TRACER is not set
+# CONFIG_COPS is not set
+# CONFIG_CORDIC is not set
+# CONFIG_COREDUMP is not set
+# CONFIG_CORESIGHT is not set
+# CONFIG_CORE_DUMP_DEFAULT_ELF_HEADERS is not set
+# CONFIG_CPA_DEBUG is not set
+# CONFIG_CPU_DCACHE_DISABLE is not set
+# CONFIG_CPU_FREQ is not set
+# CONFIG_CPU_IDLE is not set
+# CONFIG_CPU_IDLE_GOV_MENU is not set
+# CONFIG_CPU_IDLE_MULTIPLE_DRIVERS is not set
+# CONFIG_CRAMFS is not set
+CONFIG_CRASHLOG=y
+# CONFIG_CRASH_DUMP is not set
+# CONFIG_CRC16 is not set
+CONFIG_CRC32=y
+# CONFIG_CRC32_BIT is not set
+CONFIG_CRC32_SARWATE=y
+# CONFIG_CRC32_SELFTEST is not set
+# CONFIG_CRC32_SLICEBY4 is not set
+# CONFIG_CRC32_SLICEBY8 is not set
+# CONFIG_CRC7 is not set
+# CONFIG_CRC8 is not set
+# CONFIG_CRC_CCITT is not set
+# CONFIG_CRC_ITU_T is not set
+# CONFIG_CRC_T10DIF is not set
+CONFIG_CROSS_COMPILE=""
+# CONFIG_CROSS_MEMORY_ATTACH is not set
+CONFIG_CRYPTO=y
+# CONFIG_CRYPTO_AEAD is not set
+CONFIG_CRYPTO_AES=y
+# CONFIG_CRYPTO_AES_586 is not set
+# CONFIG_CRYPTO_AES_ARM is not set
+# CONFIG_CRYPTO_AES_ARM_BS is not set
+# CONFIG_CRYPTO_AES_NI_INTEL is not set
+CONFIG_CRYPTO_ALGAPI=y
+CONFIG_CRYPTO_ALGAPI2=y
+# CONFIG_CRYPTO_ANSI_CPRNG is not set
+# CONFIG_CRYPTO_ANUBIS is not set
+CONFIG_CRYPTO_ARC4=y
+# CONFIG_CRYPTO_AUTHENC is not set
+CONFIG_CRYPTO_BLKCIPHER=y
+CONFIG_CRYPTO_BLKCIPHER2=y
+# CONFIG_CRYPTO_BLOWFISH is not set
+# CONFIG_CRYPTO_CAMELLIA is not set
+# CONFIG_CRYPTO_CAST5 is not set
+# CONFIG_CRYPTO_CAST6 is not set
+# CONFIG_CRYPTO_CBC is not set
+# CONFIG_CRYPTO_CCM is not set
+# CONFIG_CRYPTO_CMAC is not set
+# CONFIG_CRYPTO_CRC32 is not set
+# CONFIG_CRYPTO_CRC32C is not set
+# CONFIG_CRYPTO_CRC32C_INTEL is not set
+# CONFIG_CRYPTO_CRCT10DIF is not set
+# CONFIG_CRYPTO_CRYPTD is not set
+# CONFIG_CRYPTO_CTR is not set
+# CONFIG_CRYPTO_CTS is not set
+# CONFIG_CRYPTO_DEFLATE is not set
+# CONFIG_CRYPTO_DES is not set
+# CONFIG_CRYPTO_DEV_ATMEL_AES is not set
+# CONFIG_CRYPTO_DEV_ATMEL_SHA is not set
+# CONFIG_CRYPTO_DEV_ATMEL_TDES is not set
+# CONFIG_CRYPTO_DEV_CCP is not set
+# CONFIG_CRYPTO_DEV_FSL_CAAM is not set
+# CONFIG_CRYPTO_DEV_HIFN_795X is not set
+# CONFIG_CRYPTO_DEV_MV_CESA is not set
+# CONFIG_CRYPTO_DEV_QAT_DH895xCC is not set
+# CONFIG_CRYPTO_DEV_QCE is not set
+# CONFIG_CRYPTO_DEV_SAHARA is not set
+# CONFIG_CRYPTO_DEV_TALITOS is not set
+# CONFIG_CRYPTO_DRBG_MENU is not set
+# CONFIG_CRYPTO_ECB is not set
+# CONFIG_CRYPTO_FCRYPT is not set
+# CONFIG_CRYPTO_FIPS is not set
+# CONFIG_CRYPTO_GCM is not set
+# CONFIG_CRYPTO_GF128MUL is not set
+# CONFIG_CRYPTO_GHASH is not set
+# CONFIG_CRYPTO_GHASH_CLMUL_NI_INTEL is not set
+# CONFIG_CRYPTO_HASH is not set
+# CONFIG_CRYPTO_HMAC is not set
+# CONFIG_CRYPTO_HW is not set
+# CONFIG_CRYPTO_KHAZAD is not set
+# CONFIG_CRYPTO_LRW is not set
+# CONFIG_CRYPTO_LZ4 is not set
+# CONFIG_CRYPTO_LZ4HC is not set
+# CONFIG_CRYPTO_LZO is not set
+# CONFIG_CRYPTO_MANAGER is not set
+# CONFIG_CRYPTO_MANAGER2 is not set
+CONFIG_CRYPTO_MANAGER_DISABLE_TESTS=y
+# CONFIG_CRYPTO_MCRYPTD is not set
+# CONFIG_CRYPTO_MD4 is not set
+# CONFIG_CRYPTO_MD5 is not set
+# CONFIG_CRYPTO_MICHAEL_MIC is not set
+# CONFIG_CRYPTO_NULL is not set
+# CONFIG_CRYPTO_PCBC is not set
+# CONFIG_CRYPTO_PCOMP is not set
+# CONFIG_CRYPTO_PCOMP2 is not set
+# CONFIG_CRYPTO_PCRYPT is not set
+# CONFIG_CRYPTO_RMD128 is not set
+# CONFIG_CRYPTO_RMD160 is not set
+# CONFIG_CRYPTO_RMD256 is not set
+# CONFIG_CRYPTO_RMD320 is not set
+# CONFIG_CRYPTO_RNG is not set
+# CONFIG_CRYPTO_SALSA20 is not set
+# CONFIG_CRYPTO_SALSA20_586 is not set
+# CONFIG_CRYPTO_SEED is not set
+# CONFIG_CRYPTO_SEQIV is not set
+# CONFIG_CRYPTO_SERPENT is not set
+# CONFIG_CRYPTO_SHA1 is not set
+# CONFIG_CRYPTO_SHA1_ARM is not set
+# CONFIG_CRYPTO_SHA256 is not set
+# CONFIG_CRYPTO_SHA512 is not set
+# CONFIG_CRYPTO_TEA is not set
+# CONFIG_CRYPTO_TEST is not set
+# CONFIG_CRYPTO_TGR192 is not set
+# CONFIG_CRYPTO_TWOFISH is not set
+# CONFIG_CRYPTO_TWOFISH_586 is not set
+# CONFIG_CRYPTO_TWOFISH_COMMON is not set
+# CONFIG_CRYPTO_USER is not set
+# CONFIG_CRYPTO_USER_API_HASH is not set
+# CONFIG_CRYPTO_USER_API_RNG is not set
+# CONFIG_CRYPTO_USER_API_SKCIPHER is not set
+# CONFIG_CRYPTO_VMAC is not set
+# CONFIG_CRYPTO_WP512 is not set
+# CONFIG_CRYPTO_XCBC is not set
+# CONFIG_CRYPTO_XTS is not set
+# CONFIG_CRYPTO_XZ is not set
+# CONFIG_CRYPTO_ZLIB is not set
+# CONFIG_CRYSTALHD is not set
+# CONFIG_CS5535_MFGPT is not set
+# CONFIG_CS89x0 is not set
+# CONFIG_CUSE is not set
+# CONFIG_CW1200 is not set
+# CONFIG_CXL_BASE is not set
+# CONFIG_CXT1E1 is not set
+# CONFIG_CYPRESS_FIRMWARE is not set
+# CONFIG_DAVICOM_PHY is not set
+# CONFIG_DCB is not set
+# CONFIG_DDR is not set
+# CONFIG_DE600 is not set
+# CONFIG_DE620 is not set
+# CONFIG_DEBUG_ATOMIC_SLEEP is not set
+# CONFIG_DEBUG_BLOCK_EXT_DEVT is not set
+# CONFIG_DEBUG_BUGVERBOSE is not set
+# CONFIG_DEBUG_CREDENTIALS is not set
+# CONFIG_DEBUG_DEVRES is not set
+# CONFIG_DEBUG_DRIVER is not set
+# CONFIG_DEBUG_FORCE_WEAK_PER_CPU is not set
+CONFIG_DEBUG_FS=y
+# CONFIG_DEBUG_GPIO is not set
+# CONFIG_DEBUG_HIGHMEM is not set
+# CONFIG_DEBUG_ICEDCC is not set
+# CONFIG_DEBUG_INFO is not set
+# CONFIG_DEBUG_INFO_DWARF4 is not set
+CONFIG_DEBUG_INFO_REDUCED=y
+# CONFIG_DEBUG_INFO_SPLIT is not set
+CONFIG_DEBUG_KERNEL=y
+# CONFIG_DEBUG_KMEMLEAK is not set
+# CONFIG_DEBUG_KOBJECT is not set
+# CONFIG_DEBUG_KOBJECT_RELEASE is not set
+# CONFIG_DEBUG_LIST is not set
+# CONFIG_DEBUG_LL is not set
+# CONFIG_DEBUG_LL_UART_8250 is not set
+# CONFIG_DEBUG_LL_UART_PL01X is not set
+# CONFIG_DEBUG_LOCKDEP is not set
+# CONFIG_DEBUG_LOCKING_API_SELFTESTS is not set
+# CONFIG_DEBUG_LOCK_ALLOC is not set
+# CONFIG_DEBUG_MEMORY_INIT is not set
+# CONFIG_DEBUG_MUTEXES is not set
+# CONFIG_DEBUG_NOTIFIERS is not set
+# CONFIG_DEBUG_NX_TEST is not set
+# CONFIG_DEBUG_OBJECTS is not set
+# CONFIG_DEBUG_PAGEALLOC is not set
+# CONFIG_DEBUG_PERF_USE_VMALLOC is not set
+# CONFIG_DEBUG_PER_CPU_MAPS is not set
+# CONFIG_DEBUG_PI_LIST is not set
+# CONFIG_DEBUG_PINCTRL is not set
+# CONFIG_DEBUG_PREEMPT is not set
+# CONFIG_DEBUG_RODATA is not set
+# CONFIG_DEBUG_RT_MUTEXES is not set
+# CONFIG_DEBUG_SECTION_MISMATCH is not set
+# CONFIG_DEBUG_SEMIHOSTING is not set
+# CONFIG_DEBUG_SET_MODULE_RONX is not set
+# CONFIG_DEBUG_SG is not set
+# CONFIG_DEBUG_SHIRQ is not set
+# CONFIG_DEBUG_SLAB is not set
+# CONFIG_DEBUG_SPINLOCK is not set
+# CONFIG_DEBUG_STACKOVERFLOW is not set
+# CONFIG_DEBUG_STACK_USAGE is not set
+# CONFIG_DEBUG_STRICT_USER_COPY_CHECKS is not set
+# CONFIG_DEBUG_UART_BCM63XX is not set
+# CONFIG_DEBUG_VM is not set
+# CONFIG_DEBUG_WRITECOUNT is not set
+# CONFIG_DEBUG_WW_MUTEX_SLOWPATH is not set
+# CONFIG_DEBUG_ZBOOT is not set
+# CONFIG_DECNET is not set
+CONFIG_DEFAULT_CUBIC=y
+CONFIG_DEFAULT_DEADLINE=y
+CONFIG_DEFAULT_HOSTNAME="(none)"
+CONFIG_DEFAULT_IOSCHED="deadline"
+CONFIG_DEFAULT_MESSAGE_LOGLEVEL=4
+CONFIG_DEFAULT_MMAP_MIN_ADDR=4096
+# CONFIG_DEFAULT_NOOP is not set
+# CONFIG_DEFAULT_RENO is not set
+CONFIG_DEFAULT_SECURITY=""
+CONFIG_DEFAULT_SECURITY_DAC=y
+CONFIG_DEFAULT_TCP_CONG="cubic"
+CONFIG_DEFCONFIG_LIST="/lib/modules/$UNAME_RELEASE/.config"
+# CONFIG_DELL_SMO8800 is not set
+# CONFIG_DEPRECATED_PARAM_STRUCT is not set
+# CONFIG_DETECT_HUNG_TASK is not set
+# CONFIG_DEVKMEM is not set
+# CONFIG_DEVMEM is not set
+CONFIG_DEVPORT=y
+# CONFIG_DEVPTS_MULTIPLE_INSTANCES is not set
+# CONFIG_DEVTMPFS is not set
+# CONFIG_DEVTMPFS_MOUNT is not set
+# CONFIG_DGAP is not set
+# CONFIG_DGNC is not set
+# CONFIG_DGRP is not set
+# CONFIG_DHT11 is not set
+# CONFIG_DIRECT_IO is not set
+CONFIG_DISABLE_DEV_COREDUMP=y
+# CONFIG_DISCONTIGMEM_MANUAL is not set
+# CONFIG_DISPLAY_CONNECTOR_ANALOG_TV is not set
+# CONFIG_DISPLAY_CONNECTOR_DVI is not set
+# CONFIG_DISPLAY_CONNECTOR_HDMI is not set
+# CONFIG_DISPLAY_ENCODER_TFP410 is not set
+# CONFIG_DISPLAY_ENCODER_TPD12S015 is not set
+# CONFIG_DISPLAY_PANEL_DPI is not set
+# CONFIG_DISPLAY_PANEL_LGPHILIPS_LB035Q02 is not set
+# CONFIG_DISPLAY_PANEL_TPO_TD028TTEC1 is not set
+# CONFIG_DISPLAY_PANEL_TPO_TD043MTEA1 is not set
+# CONFIG_DISPLAY_SUPPORT is not set
+# CONFIG_DL2K is not set
+# CONFIG_DLM is not set
+# CONFIG_DM9000 is not set
+# CONFIG_DMADEVICES is not set
+# CONFIG_DMADEVICES_DEBUG is not set
+# CONFIG_DMASCC is not set
+# CONFIG_DMATEST is not set
+# CONFIG_DMA_API_DEBUG is not set
+# CONFIG_DMA_ENGINE is not set
+# CONFIG_DMA_SHARED_BUFFER is not set
+# CONFIG_DM_CACHE is not set
+# CONFIG_DM_DEBUG is not set
+# CONFIG_DM_DELAY is not set
+# CONFIG_DM_ERA is not set
+# CONFIG_DM_FLAKEY is not set
+# CONFIG_DM_LOG_USERSPACE is not set
+# CONFIG_DM_MULTIPATH is not set
+# CONFIG_DM_RAID is not set
+# CONFIG_DM_SWITCH is not set
+# CONFIG_DM_THIN_PROVISIONING is not set
+# CONFIG_DM_UEVENT is not set
+# CONFIG_DM_VERITY is not set
+# CONFIG_DM_ZERO is not set
+# CONFIG_DNET is not set
+# CONFIG_DNOTIFY is not set
+# CONFIG_DNS_RESOLVER is not set
+CONFIG_DOUBLEFAULT=y
+CONFIG_DQL=y
+# CONFIG_DRAGONRISE_FF is not set
+# CONFIG_DRM is not set
+# CONFIG_DS1682 is not set
+# CONFIG_DTLK is not set
+# CONFIG_DUMMY is not set
+# CONFIG_DUMMY_IRQ is not set
+# CONFIG_DVB_AU8522_V4L is not set
+# CONFIG_DVB_CORE is not set
+# CONFIG_DVB_DUMMY_FE is not set
+# CONFIG_DVB_TUNER_DIB0070 is not set
+# CONFIG_DVB_TUNER_DIB0090 is not set
+# CONFIG_DW_DMAC is not set
+# CONFIG_DW_WATCHDOG is not set
+# CONFIG_DWC3_HOST_USB3_LPM_ENABLE is not set
+# CONFIG_DX_SEP is not set
+# CONFIG_DYNAMIC_DEBUG is not set
+# CONFIG_E100 is not set
+# CONFIG_E1000 is not set
+# CONFIG_E1000E is not set
+# CONFIG_E2100 is not set
+# CONFIG_EARLY_PRINTK_8250 is not set
+# CONFIG_EASYCAP is not set
+# CONFIG_ECHO is not set
+# CONFIG_ECONET is not set
+# CONFIG_ECRYPT_FS is not set
+# CONFIG_EDAC is not set
+# CONFIG_EEPROM_93CX6 is not set
+# CONFIG_EEPROM_93XX46 is not set
+# CONFIG_EEPROM_AT24 is not set
+# CONFIG_EEPROM_AT25 is not set
+# CONFIG_EEPROM_DIGSY_MTC_CFG is not set
+# CONFIG_EEPROM_LEGACY is not set
+# CONFIG_EEPROM_MAX6875 is not set
+# CONFIG_EEXPRESS is not set
+# CONFIG_EEXPRESS_PRO is not set
+CONFIG_EFI_PARTITION=y
+# CONFIG_EFS_FS is not set
+# CONFIG_ELF_CORE is not set
+# CONFIG_EMAC_ROCKCHIP is not set
+CONFIG_EMBEDDED=y
+# CONFIG_EM_TIMER_STI is not set
+# CONFIG_ENABLE_MUST_CHECK is not set
+CONFIG_ENABLE_WARN_DEPRECATED=y
+# CONFIG_ENC28J60 is not set
+# CONFIG_ENCLOSURE_SERVICES is not set
+# CONFIG_ENCRYPTED_KEYS is not set
+# CONFIG_ENIC is not set
+# CONFIG_EPAPR_PARAVIRT is not set
+# CONFIG_EPIC100 is not set
+CONFIG_EPOLL=y
+# CONFIG_EQUALIZER is not set
+# CONFIG_ET131X is not set
+# CONFIG_GATEWORKS_GW16083 is not set
+# CONFIG_GDB_SCRIPTS is not set
+# CONFIG_GLOB_SELFTEST is not set
+# CONFIG_GS_FPGABOOT is not set
+# CONFIG_ETH16I is not set
+CONFIG_ETHERNET=y
+# CONFIG_ETHOC is not set
+CONFIG_EVENTFD=y
+# CONFIG_EVENT_POWER_TRACING_DEPRECATED is not set
+# CONFIG_EWRK3 is not set
+CONFIG_EXPERIMENTAL=y
+CONFIG_EXPERT=y
+# CONFIG_EXPORTFS is not set
+# CONFIG_EXT2_FS is not set
+# CONFIG_EXT2_FS_XATTR is not set
+# CONFIG_EXT2_FS_XIP is not set
+# CONFIG_EXT3_DEFAULTS_TO_ORDERED is not set
+# CONFIG_EXT3_FS is not set
+# CONFIG_EXT3_FS_XATTR is not set
+# CONFIG_EXT4_DEBUG is not set
+# CONFIG_EXT4_FS is not set
+# CONFIG_EXT4_FS_POSIX_ACL is not set
+# CONFIG_EXT4_FS_SECURITY is not set
+CONFIG_EXT4_FS_XATTR=y
+CONFIG_EXT4_USE_FOR_EXT23=y
+# CONFIG_EXTCON is not set
+CONFIG_EXTRA_FIRMWARE=""
+CONFIG_EXTRA_TARGETS=""
+# CONFIG_EXYNOS_ADC is not set
+# CONFIG_EXYNOS_VIDEO is not set
+# CONFIG_EZX_PCAP is not set
+# CONFIG_F2FS_FS is not set
+# CONFIG_FAIR_GROUP_SCHED is not set
+# CONFIG_FANOTIFY is not set
+CONFIG_FAT_DEFAULT_CODEPAGE=437
+CONFIG_FAT_DEFAULT_IOCHARSET="iso8859-1"
+# CONFIG_FAT_FS is not set
+# CONFIG_FAULT_INJECTION is not set
+# CONFIG_FB is not set
+# CONFIG_FB_3DFX is not set
+# CONFIG_FB_ARC is not set
+# CONFIG_FB_ARK is not set
+# CONFIG_FB_ARMCLCD is not set
+# CONFIG_FB_ASILIANT is not set
+# CONFIG_FB_ATY is not set
+# CONFIG_FB_ATY128 is not set
+# CONFIG_FB_AUO_K190X is not set
+# CONFIG_FB_BACKLIGHT is not set
+# CONFIG_FB_BOOT_VESA_SUPPORT is not set
+# CONFIG_FB_BROADSHEET is not set
+# CONFIG_FB_CARMINE is not set
+# CONFIG_FB_CFB_COPYAREA is not set
+# CONFIG_FB_CFB_FILLRECT is not set
+# CONFIG_FB_CFB_IMAGEBLIT is not set
+# CONFIG_FB_CFB_REV_PIXELS_IN_BYTE is not set
+# CONFIG_FB_CIRRUS is not set
+# CONFIG_FB_CYBER2000 is not set
+# CONFIG_FB_DA8XX is not set
+# CONFIG_FB_DDC is not set
+# CONFIG_FB_FOREIGN_ENDIAN is not set
+# CONFIG_FB_GEODE is not set
+# CONFIG_FB_GOLDFISH is not set
+# CONFIG_FB_HGA is not set
+# CONFIG_FB_I740 is not set
+# CONFIG_FB_IBM_GXT4500 is not set
+# CONFIG_FB_IMSTT is not set
+# CONFIG_FB_IMX is not set
+# CONFIG_FB_KYRO is not set
+# CONFIG_FB_LE80578 is not set
+# CONFIG_FB_MACMODES is not set
+# CONFIG_FB_MATROX is not set
+# CONFIG_FB_MB862XX is not set
+# CONFIG_FB_METRONOME is not set
+# CONFIG_FB_MODE_HELPERS is not set
+# CONFIG_FB_N411 is not set
+# CONFIG_FB_NEOMAGIC is not set
+# CONFIG_FB_NVIDIA is not set
+# CONFIG_FB_OF is not set
+# CONFIG_FB_OPENCORES is not set
+# CONFIG_FB_PM2 is not set
+# CONFIG_FB_PM3 is not set
+# CONFIG_FB_PS3 is not set
+# CONFIG_FB_PXA is not set
+# CONFIG_FB_RADEON is not set
+# CONFIG_FB_RIVA is not set
+# CONFIG_FB_S1D13XXX is not set
+# CONFIG_FB_S3 is not set
+# CONFIG_FB_SAVAGE is not set
+# CONFIG_FB_SIMPLE is not set
+# CONFIG_FB_SIS is not set
+# CONFIG_FB_SM7XX is not set
+# CONFIG_FB_SMSCUFX is not set
+# CONFIG_FB_SSD1307 is not set
+# CONFIG_FB_SVGALIB is not set
+# CONFIG_FB_SYS_COPYAREA is not set
+# CONFIG_FB_SYS_FILLRECT is not set
+# CONFIG_FB_SYS_FOPS is not set
+# CONFIG_FB_SYS_IMAGEBLIT is not set
+# CONFIG_FB_TILEBLITTING is not set
+# CONFIG_FB_TMIO is not set
+# CONFIG_FB_TRIDENT is not set
+# CONFIG_FB_UDL is not set
+# CONFIG_FB_UVESA is not set
+# CONFIG_FB_VGA16 is not set
+# CONFIG_FB_VIA is not set
+# CONFIG_FB_VIRTUAL is not set
+# CONFIG_FB_VOODOO1 is not set
+# CONFIG_FB_VT8623 is not set
+# CONFIG_FB_XGI is not set
+# CONFIG_FCOE is not set
+# CONFIG_FCOE_FNIC is not set
+# CONFIG_FDDI is not set
+# CONFIG_FEALNX is not set
+# CONFIG_FENCE_TRACE is not set
+# CONFIG_FHANDLE is not set
+CONFIG_FIB_RULES=y
+CONFIG_FILE_LOCKING=y
+# CONFIG_FIREWIRE is not set
+# CONFIG_FIREWIRE_NOSY is not set
+# CONFIG_FIREWIRE_SERIAL is not set
+# CONFIG_FIRMWARE_EDID is not set
+# CONFIG_FIRMWARE_IN_KERNEL is not set
+# CONFIG_FIRMWARE_MEMMAP is not set
+# CONFIG_FIXED_PHY is not set
+CONFIG_FLATMEM=y
+CONFIG_FLATMEM_MANUAL=y
+CONFIG_FLAT_NODE_MEM_MAP=y
+# CONFIG_FM10K is not set
+# CONFIG_FMC is not set
+# CONFIG_FORCEDETH is not set
+CONFIG_FORCE_MAX_ZONEORDER=11
+# CONFIG_FRAMEBUFFER_CONSOLE is not set
+# CONFIG_FRAME_POINTER is not set
+CONFIG_FRAME_WARN=1024
+# CONFIG_FREEZER is not set
+# CONFIG_FRONTSWAP is not set
+# CONFIG_FSCACHE is not set
+# CONFIG_FSL_EDMA is not set
+# CONFIG_FSL_XGMAC_MDIO is not set
+CONFIG_FSNOTIFY=y
+# CONFIG_FS_POSIX_ACL is not set
+# CONFIG_FT1000 is not set
+# CONFIG_FTGMAC100 is not set
+# CONFIG_FTL is not set
+# CONFIG_FTMAC100 is not set
+# CONFIG_FTRACE is not set
+# CONFIG_FTRACE_STARTUP_TEST is not set
+# CONFIG_FTR_FIXUP_SELFTEST is not set
+# CONFIG_FUJITSU_TABLET is not set
+# CONFIG_FUNCTION_TRACER is not set
+# CONFIG_FUSE_FS is not set
+# CONFIG_FUSION is not set
+# CONFIG_FUSION_FC is not set
+# CONFIG_FUSION_SAS is not set
+# CONFIG_FUSION_SPI is not set
+CONFIG_FUTEX=y
+CONFIG_FW_LOADER=y
+CONFIG_FW_LOADER_USER_HELPER=y
+CONFIG_FW_LOADER_USER_HELPER_FALLBACK=y
+CONFIG_GACT_PROB=y
+# CONFIG_GADGET_UAC1 is not set
+# CONFIG_GAMEPORT is not set
+# CONFIG_GCOV is not set
+# CONFIG_GCOV_KERNEL is not set
+# CONFIG_GENEVE is not set
+# CONFIG_GENERIC_ADC_BATTERY is not set
+CONFIG_GENERIC_CALIBRATE_DELAY=y
+# CONFIG_GENERIC_CPU_DEVICES is not set
+CONFIG_GENERIC_HARDIRQS=y
+CONFIG_GENERIC_HWEIGHT=y
+CONFIG_GENERIC_IRQ_PROBE=y
+CONFIG_GENERIC_NET_UTILS=y
+# CONFIG_GENERIC_PHY is not set
+CONFIG_GENERIC_TIME=y
+# CONFIG_GENWQE is not set
+# CONFIG_GFS2_FS is not set
+# CONFIG_GIGASET_CAPI is not set
+# CONFIG_GIGASET_DEBUG is not set
+# CONFIG_GP2AP020A00F is not set
+# CONFIG_GPIOLIB is not set
+# CONFIG_GPIO_74X164 is not set
+# CONFIG_GPIO_74XX_MMIO is not set
+# CONFIG_GPIO_ADNP is not set
+# CONFIG_GPIO_ADP5588 is not set
+# CONFIG_GPIO_AMD8111 is not set
+# CONFIG_GPIO_BCM_KONA is not set
+# CONFIG_GPIO_BT8XX is not set
+# CONFIG_GPIO_CS5535 is not set
+# CONFIG_GPIO_DWAPB is not set
+# CONFIG_GPIO_EM is not set
+# CONFIG_GPIO_GENERIC_PLATFORM is not set
+# CONFIG_GPIO_GRGPIO is not set
+# CONFIG_GPIO_ICH is not set
+# CONFIG_GPIO_IT8761E is not set
+# CONFIG_GPIO_LANGWELL is not set
+# CONFIG_GPIO_MAX7300 is not set
+# CONFIG_GPIO_MAX7301 is not set
+# CONFIG_GPIO_MAX732X is not set
+# CONFIG_GPIO_MC33880 is not set
+# CONFIG_GPIO_MCP23S08 is not set
+# CONFIG_GPIO_ML_IOH is not set
+# CONFIG_GPIO_PCA953X is not set
+# CONFIG_GPIO_PCF857X is not set
+# CONFIG_GPIO_PCH is not set
+# CONFIG_GPIO_PL061 is not set
+# CONFIG_GPIO_RCAR is not set
+# CONFIG_GPIO_RDC321X is not set
+# CONFIG_GPIO_SCH is not set
+# CONFIG_GPIO_SCH311X is not set
+# CONFIG_GPIO_SX150X is not set
+# CONFIG_GPIO_SYSCON is not set
+# CONFIG_GPIO_SYSFS is not set
+# CONFIG_GPIO_TS5500 is not set
+# CONFIG_GPIO_VX855 is not set
+# CONFIG_GPIO_WATCHDOG is not set
+# CONFIG_GPIO_WDT is not set
+# CONFIG_GPIO_XILINX is not set
+# CONFIG_GPIO_ZEVIO is not set
+# CONFIG_GREENASIA_FF is not set
+# CONFIG_HAMACHI is not set
+# CONFIG_HAMRADIO is not set
+# CONFIG_HAPPYMEAL is not set
+# CONFIG_HARDLOCKUP_DETECTOR is not set
+# CONFIG_HAVE_AOUT is not set
+# CONFIG_HAVE_ARM_ARCH_TIMER is not set
+CONFIG_HAVE_KPROBES=y
+CONFIG_HAVE_KRETPROBES=y
+# CONFIG_HCALL_STATS is not set
+# CONFIG_HDLC is not set
+# CONFIG_HDLC_CISCO is not set
+# CONFIG_HDLC_FR is not set
+# CONFIG_HDLC_PPP is not set
+# CONFIG_HDLC_RAW is not set
+# CONFIG_HDLC_RAW_ETH is not set
+# CONFIG_HDQ_MASTER_OMAP is not set
+# CONFIG_HEADERS_CHECK is not set
+# CONFIG_HERMES is not set
+# CONFIG_HFSPLUS_FS is not set
+# CONFIG_HFSPLUS_FS_POSIX_ACL is not set
+# CONFIG_HFS_FS is not set
+# CONFIG_HIBERNATION is not set
+# CONFIG_HID is not set
+# CONFIG_HIDRAW is not set
+# CONFIG_HID_A4TECH is not set
+# CONFIG_HID_ACRUX is not set
+# CONFIG_HID_ACRUX_FF is not set
+# CONFIG_HID_APPLE is not set
+# CONFIG_HID_APPLEIR is not set
+# CONFIG_HID_AUREAL is not set
+# CONFIG_HID_BATTERY_STRENGTH is not set
+# CONFIG_HID_BELKIN is not set
+# CONFIG_HID_BETOP_FF is not set
+# CONFIG_HID_CHERRY is not set
+# CONFIG_HID_CHICONY is not set
+# CONFIG_HID_CP2112 is not set
+# CONFIG_HID_CYPRESS is not set
+# CONFIG_HID_DRAGONRISE is not set
+# CONFIG_HID_ELECOM is not set
+# CONFIG_HID_ELO is not set
+# CONFIG_HID_EMS_FF is not set
+# CONFIG_HID_EZKEY is not set
+# CONFIG_HID_GENERIC is not set
+# CONFIG_HID_GREENASIA is not set
+# CONFIG_HID_GT683R is not set
+# CONFIG_HID_GYRATION is not set
+# CONFIG_HID_HOLTEK is not set
+# CONFIG_HID_HUION is not set
+# CONFIG_HID_ICADE is not set
+# CONFIG_HID_KENSINGTON is not set
+# CONFIG_HID_KEYTOUCH is not set
+# CONFIG_HID_KYE is not set
+# CONFIG_HID_LCPOWER is not set
+# CONFIG_HID_LENOVO is not set
+# CONFIG_HID_LENOVO_TPKBD is not set
+# CONFIG_HID_LOGITECH is not set
+# CONFIG_HID_LOGITECH_DJ is not set
+# CONFIG_HID_LOGITECH_HIDPP is not set
+# CONFIG_HID_MAGICMOUSE is not set
+# CONFIG_HID_MICROSOFT is not set
+# CONFIG_HID_MONTEREY is not set
+# CONFIG_HID_MULTITOUCH is not set
+# CONFIG_HID_NTRIG is not set
+# CONFIG_HID_ORTEK is not set
+# CONFIG_HID_PANTHERLORD is not set
+# CONFIG_HID_PENMOUNT is not set
+# CONFIG_HID_PETALYNX is not set
+# CONFIG_HID_PICOLCD is not set
+# CONFIG_HID_PID is not set
+# CONFIG_HID_PLANTRONICS is not set
+# CONFIG_HID_PRIMAX is not set
+# CONFIG_HID_PRODIKEYS is not set
+# CONFIG_HID_PS3REMOTE is not set
+# CONFIG_HID_QUANTA is not set
+# CONFIG_HID_RMI is not set
+# CONFIG_HID_ROCCAT is not set
+# CONFIG_HID_ROCCAT_ARVO is not set
+# CONFIG_HID_ROCCAT_KONE is not set
+# CONFIG_HID_ROCCAT_KONEPLUS is not set
+# CONFIG_HID_ROCCAT_KOVAPLUS is not set
+# CONFIG_HID_ROCCAT_PYRA is not set
+# CONFIG_HID_SAITEK is not set
+# CONFIG_HID_SAMSUNG is not set
+# CONFIG_HID_SENSOR_HUB is not set
+# CONFIG_HID_SMARTJOYPLUS is not set
+# CONFIG_HID_SONY is not set
+# CONFIG_HID_SPEEDLINK is not set
+# CONFIG_HID_STEELSERIES is not set
+# CONFIG_HID_SUNPLUS is not set
+# CONFIG_HID_SUPPORT is not set
+# CONFIG_HID_THINGM is not set
+# CONFIG_HID_THRUSTMASTER is not set
+# CONFIG_HID_TIVO is not set
+# CONFIG_HID_TOPSEED is not set
+# CONFIG_HID_TWINHAN is not set
+# CONFIG_HID_UCLOGIC is not set
+# CONFIG_HID_WACOM is not set
+# CONFIG_HID_WALTOP is not set
+# CONFIG_HID_WIIMOTE is not set
+# CONFIG_HID_XINMO is not set
+# CONFIG_HID_ZEROPLUS is not set
+# CONFIG_HID_ZYDACRON is not set
+# CONFIG_HIGHMEM is not set
+CONFIG_HIGH_RES_TIMERS=y
+# CONFIG_HIP04_ETH is not set
+# CONFIG_HIPPI is not set
+# CONFIG_HIX5HD2_GMAC is not set
+# CONFIG_HMC6352 is not set
+# CONFIG_HOSTAP is not set
+# CONFIG_HOSTAP_CS is not set
+# CONFIG_HOSTAP_PCI is not set
+# CONFIG_HOSTAP_PLX is not set
+CONFIG_HOTPLUG=y
+# CONFIG_HOTPLUG_CPU is not set
+# CONFIG_HOTPLUG_PCI is not set
+# CONFIG_HP100 is not set
+CONFIG_HPET_MMAP_DEFAULT=y
+# CONFIG_HPFS_FS is not set
+# CONFIG_HPLAN is not set
+# CONFIG_HPLAN_PLUS is not set
+# CONFIG_HP_ILO is not set
+# CONFIG_HP_WIRELESS is not set
+# CONFIG_HSI is not set
+# CONFIG_HSR is not set
+# CONFIG_HTC_EGPIO is not set
+# CONFIG_HTC_I2CPLD is not set
+# CONFIG_HTC_PASIC3 is not set
+# CONFIG_HUGETLB_PAGE is not set
+# CONFIG_HVC_DCC is not set
+# CONFIG_HVC_UDBG is not set
+# CONFIG_HWMON is not set
+# CONFIG_HWMON_DEBUG_CHIP is not set
+# CONFIG_HWMON_VID is not set
+# CONFIG_HWSPINLOCK_OMAP is not set
+CONFIG_HW_PERF_EVENTS=y
+# CONFIG_HW_RANDOM is not set
+# CONFIG_HW_RANDOM_AMD is not set
+# CONFIG_HW_RANDOM_ATMEL is not set
+# CONFIG_HW_RANDOM_EXYNOS is not set
+# CONFIG_HW_RANDOM_GEODE is not set
+# CONFIG_HW_RANDOM_INTEL is not set
+# CONFIG_HW_RANDOM_OMAP3_ROM is not set
+# CONFIG_HW_RANDOM_PPC4XX is not set
+# CONFIG_HW_RANDOM_TIMERIOMEM is not set
+# CONFIG_HW_RANDOM_VIA is not set
+# CONFIG_HYPERV is not set
+# CONFIG_HYSDN is not set
+CONFIG_HZ=100
+CONFIG_HZ_100=y
+# CONFIG_HZ_1000 is not set
+# CONFIG_HZ_1024 is not set
+# CONFIG_HZ_128 is not set
+# CONFIG_HZ_200 is not set
+# CONFIG_HZ_250 is not set
+# CONFIG_HZ_256 is not set
+# CONFIG_HZ_300 is not set
+# CONFIG_HZ_48 is not set
+# CONFIG_HZ_500 is not set
+# CONFIG_HZ_PERIODIC is not set
+# CONFIG_I2C is not set
+# CONFIG_I2C_ALGOBIT is not set
+# CONFIG_I2C_ALGOPCA is not set
+# CONFIG_I2C_ALGOPCF is not set
+# CONFIG_I2C_ALI1535 is not set
+# CONFIG_I2C_ALI1563 is not set
+# CONFIG_I2C_ALI15X3 is not set
+# CONFIG_I2C_AMD756 is not set
+# CONFIG_I2C_AMD8111 is not set
+# CONFIG_I2C_ARB_GPIO_CHALLENGE is not set
+# CONFIG_I2C_AU1550 is not set
+# CONFIG_I2C_BCM2835 is not set
+# CONFIG_I2C_CBUS_GPIO is not set
ZåWlm3çDÔ �Ü	‘
ë†Çêô$‰£�;û1S�á«1ƸzºÇdàtƒ!Èì“Òt\‚Xa›Í‡Û§	hz“ÙÍRP�„•y`b_äàv¿A—ËIÕfä¹ØuîÕ` q›¨0Mùž~°±ƒä÷€áÿšaíÄq£ÏÔêa)@xöÀ4J`ŒŸŠQ`Me	¥S¶ýIg׬ißÊfe°n�²æeàÏ6¤Ãl÷ø®ÒL$¦Cæ@õÄùûÐ
�íš1zMvlW•Ô„“:t²
ŽVÈPïÓ5Æü‚<¢(ø½¢—*»-o7,(÷ÀÊI
Ë“@håàDp¨aó!ÎìB#£ÿ}xÐÄÄÔ9>õ
è@&ˆw’@�ƒ<¨J6e±ü+†íso—
`"Ð[ßFèÉÿã�!Èúq'ù�ËÔòXd0{„QÀDÿµÏÝÕ±‹Ïsð6@ÀÃ’#ƒžfLJª5ÆpSb­BÔ�ˆzˆà&™/ÂX¶ø&ñ­C‡×ýÑ®ì{4Æ'…
ïõvWÈŸc¬±Ú¦MÔþp}É3£pDè°n!	9š N¹*’ξ?ªùn•æÝyzÓŸ­5\×B¼/\¹Ÿqø¯×X,µÂ†%
�˜$“2Ê{5ð+¿þÌàãÞ¥žlY�Ò Çô õ§#L¥#Ê(Šh²Ê„µ:BÔ@˜V_c¡å_	´¥¬
<³ºi{•±aÔÄu	
áDõ0©ó0¨³
¸C%_\ q
)¸Á"žé_žŽ„'š5#ÓXn:yëL²†Ãrm¤Ð
±õ×&;Ä ãÖgcQ;˜ÔúISÍ %š9lN!`§E(ƒ˜zí„†`Â":§°I0ÑDÁ
Cÿ\{d�†™Õ‰å”óuÿûL¥hÅÎsù(yúœ†ÒÂo
07.Ë®7Rýñ¼O	¦0Uá´æ ]ýŠ@“C¨Û½Ë¾d9�-úcoÜ€ö˜ØiµŠšà�½;�ÛðBõ¶ñ ›wR.ÊÞöš—h«H»ˆ+"ª$ g”×€¹¡" €ù™”¶¬½„¨ƒÚ‘èý
Ágñ™-ˆq�™†ÖaŽ�nRÙ{u^;ÒM‹PãTp%l
`E”�íî„G$[\��™˜ž
ã’�aMˆÆ 8,7lÅd‚U§_g ³÷“{ ~4¡�œ<9Ø(]ÆC«Cg#´ÂgØ87‰f@FEpÖo¶“¶Qá¼u—Š']‘£­,<ˆeFæƃF% <0a[fõ!Ó¥°œ¢t»LPêBS[bøbÝTïzä!Ž°C-î_mÀr[7|�)²/î€H»p˜¥ÊÞ“ÖùŠ†¶
Aç0©šÔ:ê„ÎÆÈÍ�˜’Â`^Zžö¦Âp;Ä؃¯'&È!luZ²‘.3¯þDcàÍÕNÀÇ$8¢
‰Ê‡cbòÍ?Wæš*÷ôèá2õ´�Š Â6º…‹ˆ-^"Šð‡14ø1ÚMaKã地ú�2]Ó„Å)÷Ž$¨D5é$(ûÈ¢š$SÂè~,æ	ΤcüÖêƒ!püJRRÂ`ƧB%ûÛ†*ܯöyäàxû:¼Z\Ž!íÁ¶oKCrÛ9‚©rŸë1"€1”9jé‘L‰i
 Ã\è�¯­	ªî´C@0Ƹt±1´6ªûÎ¥o†7#|!‡-r½¸™! ¨Â€âŸ_Ö•Á
Ã5$Œp˜$ÿó˜d÷éÄÝ>c¦j®hŠÄ‚-NÈ‚|×t<="ÀÔé¼'{ëpì8hm•„Ô}rÖØ
„f·
žÁ�ŒîkO�f^Øb(ù º<ÂFØ4�žcw¸é4WŒk±uÊÕAss úc±�ÕPBM%“ÖL¢hˆ`L\¦¢hƒ“®§]
Ùs1†¤!P-GCdœói4µ?lÄXЫ}Ãè;~o1
äûïíë=goÓãK®¦�þ�vûõ\}—ùüÃóóBiå±bªŠª_/þgæ4'ÏNÌ~†4�hÀÁÛ˜U÷¤ÎC	¡¡þ™2#QŸýz4*×I¶ÊF†ž1œËŒ0úËA¦*,/‘‚êÕy5Å”�4ÐúSëâY ŽIjY6FVðrî,1<ïÚid§1C¥ûåC¶];cG–—úQÌ×`6!�ä¤Åö(»,pÄ=ñBâX¥dh§×Ä®H9(�ÜÔÔCJP!B”,Ó
�MTY
‡Ã‚˜†Žr,X£[,2,ÄÉX€S�
ID£œˆ3ÓLÈ'Âaøtî˜2·†ƒŽÈÆaBd‚†‚#‚ÞŒ’¦‹3Þ‹X$&åZJF�¨¤1L"˜Àb+¢qR�+™2	†!Š˜ˆš"VƒL’„€Ì€Š"�0cÍÒTá hЪq'Ý:ÔÕ,¢ÍÅ£I£©ÉŸ7
‚DÁ:œA“5POG¸×ý"D9ƒÊßÞú"�¦&h.°½'BÁ!)1DÅBA±’P�H*û ‰pH’‚P™*P„•!]À‘!Ô&H%C$�@�"òBŠ>9ö|¹(å_ß+ò|'öÿ2¹?u~$ÿÛ|ÂÏ´ôŸ1ÿ�ÿ»‹�¤‹ Ê	
yÄaûþðê”
üßF(.¦bª$=§òŒŸ_u¢D}x]Ñ„rL‚ÙR†2U
ÊËýD¨áÔ�ò†Èãg¬Â<ó—ù	Wþ:ÌSú%ØG€þYGºQî€x{y·m�ë•Í‚Öbó¡Õf9™©TÑ"¿¥Cc`™½[Wç`Œ±2þp!TCŸ�ff>àüÿVg«hœOGí_Ñàl–0*b^©)$É	ÚsÍ\è­ßŒž.Hm*¾³] hQ‚Ë{ŸV‹ó[nH‘aµºídÖÂå6ºk7ð”DA*áp÷{é½<3‡ËÿÊÜüúd¾äsy“ÛÒ¿wܳ¥T´$“Š�MîÒúãͳ.cá! ò	‡âà%™}sˆ€0ŠÌÓ¡CRDDèƒcÞa…<ÂcÇ—¡½Á¹Ú
?{¼š”	$;…ù{®í»ÓáÍG”³téK�Í«Ò?OÛëq‹ÅþØ:…‘è›CúôŸ´ê_Ýûÿ˜Õ·UPÍRÝ«J³3*LÄ&�ûþœ²¼ÜŠãåíqÀ�õc¼ª$>5‹~ʧ<ëCYì�)î–öI)®ÉÅ91ÐÀÞ3ÙÇ¿£óÞÏŸÌPŒ‚÷‘cø$ íž™º,$�£¯PçÌõõ$!Ö‚¬P]¨ePH¿‹R=Ö%R“\Gãç3nE¿Ö_ƒVÉdLÖ†xœrÒT |z.üã­ÀeAÿþb‚²L¦³Ð¹÷ZšFÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿǸ@ùÚoJ[
¯‡ÉfÙ¨B@¯`9Ãå^fmï¦}º¼‡ÀrÎûÛÙvïyd°×®úÔužð/O¸°Ÿ>±÷dílµöæ×w«ƒ‡ m¶_|©w€öa@=°J{ÃÔzî
©“{ÀEÖF½úP°Œ=ßa}·ÙëëwšU}çÝ=ö䇾îú*¡—o{¾Ý>'Þ·+^[»™® &ªí¾öPòîkÚÚ]�Ö
WÐ÷±ÛÜwÞ‘±nwžº®Ð}¾ö=MŠ–í÷´Ô\zölwŸBûÏ�m6
××қﳅ>¨¶>ºèw;íß=¬TíÛ3l=
)Èãyá(O£ÐÞß/�÷7WÛcWÌ{ïo#Öû9ØwÞ;Ö©/›¾Ä탥{ï9>µçw u¥·—sžëÙØëÔ¯}ݺ¾Ç‰ßo^û®àÈB	îßfyU�÷z>mDêòîxÑm®}|õó·nWÞÝnÝﻑ"íŽû½OŽ‚”½½==Dè`¾µÍóÕW¶¡½77qöãß_]îî$Kì3ìkͳﻯ|îõ÷Ô¯g97×»ÛîÞñ\{�ÝsžÎrNÙÖøzÞ<¹ët‚woO)Ù€+ësÒk{½îó2�NBP¥N—Õº”‡{Ñ8AöÉk}
v|ç¡èVͱ½ºß`=1V�¯»¸ŸCËzvOw%ïqéã@
¨…Wœï#ÕÙnðÁïOž¼ËxÛûd€
x±I)Sè]Îꦰ}í£×«½ÞT¯UP_bÏ{yöß{à;BåwÝq÷Ð]ÛÛ}ïºhûÍ÷×sï}Û^¼µ±÷ÝÞ*ïMîÞúßo]K¥—ÜçÞ÷·××f¾€É€
@
ÐÀ
_X@
@UQ¾·À7O»D5¦Ç}�/}á}�ÝíÑÊ⤃J&ØKd˜"¾w¡»8>Ï_w{»zÏO{;�g}¢‰£³w»ïŽûÔù’À
ºÞ¼êH-¾”z÷^û 
ž÷º¯eï^uwS¾Î½÷Ïyõô£¥{sÃm³xõ®ì,õ{Õô{³í—Öëïµ›¾Ž½Þ·»ºÚëzÞõ9¾»µë¹¬úöaEï½)ô;×Ývû﻽ž^½W�ö×o¾õWΩëÛïWÝï¾}no¬_6§±Ýµ}u÷Û¯_v÷k·X|];o¯�n›ÞÛæ{èõÕM¾ëdOv¼ÀõvÕÛäuõÓ¾³½÷‡«¥v]3µìtP
Àm¾íÄÛIMØhí�¢’ øĽ†Eß{¯`è}>ÂÑaô

/cE ;è ±›½yï>Ëì¯=î*@2]ï[ךE[7»ºÐ8εÏ�g¶Õ÷w[5ï½ÕÇÌkãëë¬(3mtå¬Ùgݱ½g·{»¾÷ßlôûÛ‹¡mäg=nÎóݧ¶vœ¾| ùØï%ZÏ·¹ôuzß7¢8¼#mÎzšeŸU—£ëíݹííÞ{ç�rÌöcÙï³w¾w=ªÓyöûâûÛÞ“Í«a¶”kC&Ö5Ð2®ûϾ|6÷¾{ç/‡½ÇrYßwy÷[½÷»}—†©<Ùm¢Ê}�º°w´îÉ­æ뺮îBN¾ï¼x¦ÈÍ&_sv-÷ÍïfÚÝíç^Ý»«cM{¯º{Z÷xWݵw]�vÛÜ݋ݹ·ª»n®öËÛãÔ±YöÞ½½}ô«b­®Ùݳ2]�‡l¼»¶_p×O¾·»Î\7ž½ØyÍvîí×»»]Þíak™÷Ûž¶Ã6¶mÞï=§—�Ž‡[}Ͻ›]{Å}{·†}ãOaºåÀIMìqzVKßMmªw.×qÓsí¸‘½_o½÷wÙ§½/®¯®çݽ··Ç°×—¦úÓF}÷:;ÜáÙÞõÝ»¾àûÛØ^½q%¬wµNß5P¯8ç×{Ë{œ®ß.÷n¾Þå4•·»¯}÷vc»¾¾|÷}æå@¾ù÷wžïwÝÝ÷Î.�{·_{ßnæ÷׶û7Ïvy»½%ö»ßk>Í-ï»Ìûy}·¼çgP··:žûÞ�{ãto&›;jïLzöÂû:/àæ•œµ“§v½`I@zöÝö:îÝמçO_v÷̺šnÜ}JÞç[j¾Î½´ñoYõ7v÷|ﲨr6Ù²‹»»»–΃»^¹ë_w}×uínË£zõÃ^¹óï¾ßqfST3m�	…Îé´Ú7/œÞî{}÷­ìHº1»-Î`}»Ì³îo“Tm½Si;iǾ÷ÌÏa’JOvîРNž× 
µ�wžxÙm¦[v}Ÿ.7¾ÓîÔûZPô3±÷{šÓok’Öµ%™²éÏžª‹M6ÞÛ=^[=lznÀ3a’JÓ¥hVlíÜ»wg'»8Ý­sï›Ò[>_yÏuÏfŠ­ïœ÷Þà|ÛÖ§ZÌ(—i“®¯¹ÕRUÙ#ÐéôyÅ|ûíáõ¾X„{Q×|„Š³QTåÔîvûì}·°¯µxœ"9`í¼=ª²—AÖ;$vã•Ñ×BúWu½¹]M­m^÷ ôˆ¾Ûjèß=ÞíÐ$¢çØûއǽèYïwß}ß|¢xí}Ú^îÝ·\[ÝÃÏ·|­÷é7¶ä;¼Nؽ÷>Dv4 f÷}÷�}×·½ÞìÑ>ší¼sj7dÒΥݹ»»"N€»w[–Ã)
Wm×O>ÓÐÐz=h£E›vo˜õÝß]½èyÎÜ^w±­+t½=Ê}ó{1é“MÙ¼}®Þ\ï}÷Þ½pàWÝ×}p½ç}{�4íµ¯¶öûG­>ž©E¶ÐÐÛ]m`7Öñ�
ݺ°öàOcmÝî¼ÒÛÚJ¼÷žê”ö{šÞÍ�ÖnjÛÏ9R<õ„’lÔ»ËÞÛÎWSŽûÜïpµPÁRÐØÏhîëZeãwÏ\
Ñìß]äÏWÞÀ{ßw½½¶÷»¬ÇÝ×�¥{Üo}Àí³Þûttv=çÂÒAç`ï¾Þï·Þ÷{¸ tÂP„4 ÐŒ˜&šhÈL
2jx$Úh4bi¦&#CSÄÓ Ó@OM&&§”š�
 †€†@Òf‚e<™)í	é4ÐŒ¡“Òy!êzš
 h@$$#A4i 
L
lBm�&”Þ©íOQƒÊzž‘´ÔÄôƒÑF˜€i¦€€4�éÐ
 �
¤D!2	“M4F)é“TxM©£ÒžI?SÕ?F“ô‰“�h=C 4h¦€
=F€"H�@	 !�ƒI�`ô§‚`š54ô©ûBaL§©íSÓA6$Ä6¦ÔÑ´ž“MzC@44ÓF††š4ÐHˆ@@Dd©û<�OTý¤ÕOÊŸé¥'å&ýT÷¨ÍLB‡¤ýOSÒ~ªié?Ti„õ§© A 4h@€
ÿ¹P:
p¢ é¢J�²=cëETR’¯Ìü5_�ÖLÿêh�Ëûœ]>JpL¨çëu_Í—âGªD1|li]y7'Öº×Rűñ²íêÜÝÌ„YÒÐùA}DCw”ÎÎ2hj»QºšPwæ=�ü©ÔQÇ�Šõ�xðú<D!’ó=»Jí•UX¢
wèîý彤¸ï
·óGþ(‚às˜8ŸõlBý×}þ<Œïm=m_O¡	‚%:=¼�Îï�Ÿ½ßðxû[m©[Þ÷‡T <ÞcêØ|ÿ-ØŽ4O«œ?>»)åÇYnßµ¿úëtÏÍv‰ä�* ∗ý©<´oÛ�*/\kýŸ?·¸~T[ö„¦/´”�ó­7Ón}ëã>^‚¬õÂõÈ8‘ÛÀM}YÕ~èúaAê°XVÌŠÓ’Æ–£è4T¸hå'¢Â´4§ZtLlkñH÷èáqÆͱŽ×ëJVÆ?ÒÍÜ=¦Ô“àx]f;Ž~öiÎl¿Úßä3^9Lñ"?˜‰
„"�i@¤B�b–†�‰SI«ŠÈÌ(ˆ0ÃÌÉšˆû¢ŽH#ƒŽ¬J&–¢ªËª’¬ƒ˜ôyÄ\€ùaz—®u?7?ëæ÷ëýGßýçSð#ó?ôzgÚý§ÞýÍãÌãÏ
û�ý]Îy8þiùC“YhÇ�D	ÁQQAÈSõ‡Ÿó?Ìt{•Æ †!DBîþDÔ½ƒò�nySdöÿÿæà§ÁÅ‘ì²Ø‡wø	ñqþ�Ë—øM“:�’Eó3>©£%½ºÞÞÊ8¸ýËöÔt®rÙE#“úàö-ûžÂž�ÊÓƒ¥rçnÆpuÆOñŽsß1¶ñ“=DXçÍÿwÍí´o®û6Ã�i8m*LÇ4“>ËÔÑIäG9äçì‘¿Tääpm£†RÎg§D8=°ààÁˆÂ”ƒ
S˜Cc(h††NÍ(Íc6@‡ˆDâ=h`Ý
¹é±ïó¦jMÙèàhàâ èA¡R‘YŽüúÌ|:z©ËÉÝQC�À„�†Û@ÿ7ïÄ¿Y‹°ðå[ À¢_×±Ÿêêšm{{;¶páÏ*.¢ð¬1«Hü�LJ!_™€¦sPZ0Ä„	 ¤pŒ@`Ô õóq®˜ŸŽëÐ Éa͈jcA$…C©
˜`RÊ*lÙLZ6a0"‹*–gÁ¹·•²¿s	§\;ŒbÂjÙÏ¢#mP)-O‘vsÎJ2ÝP ™ÅŠl»¹¢1æ0YQ…bš=4o³ô�£wf<¹ì(õaÙ®�j5è>%›¯±ÊÛ9�åJÙ¢q£^ÕØèºÝœÕUŽý¥™.¾á3aÀá–�OÈTKu픬DL,¦"«^þ
Â:Å­ìÄÙö# íðrª¯ø\ⳌhÞµÉårÖiî´…N­U;INÉ'»ñ±0eÎø9czœÑi‘-Šâ)Ý¡Y§ñGc'Þïuü“4Ûãø?R˜ÑEƒ„Æ¢h�âä½ý–ÞW†l�bæÙ¶úÑ’Ëû‘á£bí{$²Fë[X¬0©ýx^D¤Dƒk?	â9LªdQ%XˆâvÛåêôÏ—,¡—,yvß‹UíÂSiPÛQ±srÙ㞣pÑẩ–|Æ¢WC>Œ¤ƒ[· —@DŸX3Üì8ç*€øop!¹¸â÷¼ƒ€‡J=½ztõt÷û4XFNÎãˆ9@ètîĦ„�$é‘”,RÖFD±›—ä
Š´åÕ·s,ºWo,lýå»Qíå `œ6·[¡˜Æ2Ç�æ|ÅQÕ°ÆIÆJ˜cDY‡ó^ŸN�T´�Ë	5]FLäÏŒ ØšQÙæ2XÃ)‰^¬¸m¥pI@	U.\ÛFh£�Dqã]ãDZ®­½kt—£ÑT%Ùɵ{2£”ÁCœf§HìX÷5ÏxŸV;sæÁ¹cõCª‹,&Úǵ	í½n\•â[l¶)VªŽ9°âœÑ‘“&I!¶—i›ùX%ÏŽ…¤ÝgÅeqÞl×±DÓFÌÖ’IDÖAîÆͶ¬»«Šì-»L»žNÝPÐÖìohÖLS™»
�‘–vø¶âÁ·µzâ ªªzB§®*„Œ-í;Ï/éaxÛs^î§èÙ`ÙÙkÞç…È›Êo.îÆã‘•3â4^~FB¥MÕbB­wmÛ\6Õ › ¼ñ
�|Ð
ñû$žÕé%ÎÍÂÔ*&E%ö	×0`·=µiŠÐC+½ÓBžý–|lOÆÌ!¾*c~jÛ:‰dz/É9†æxÑéŠ�·ñÄž Wä§æ‚ú�Ö~!jdC\×
à�ûg(-T´‚¢ê¢w¾
>xƒÿaîͶØ&ÖlŠÀx¿kݳ`lþêñ‘êÑ?„èŸp…)ˆ(©"(€‚Bj"Jˆ‰&¸)
iB¾<´¶)ÏÌZÍCÕã£Û“Ó}üð—À#ß©¥ËP~8×½‚=`<€Å?zz@v ´	v„G!OÏ�<÷uÜCÄ!Þ
,ÑüCƒ‚´Ïœ�Çãû!Ä•'.ù÷	°?VƒTl\ÐX€t‘ð÷d(Š¡Š”bÔúû¦ˆÁ>ü¯ÁÜqÿ§H¡^W�ŒH©Ÿå¤ê x ZHp=“\Îv:ÈÔÿ2š�í‘퉲³MQáTq»½ž®6&0©Ò¹	©?àHà–‘ã� )©6 ©p,ˆ×
N©‚
bNþ6çX#™ðä5±1Ò@�%S®ú.	ÕT«�*�—µ
ý¯ûùþ­ÿÁ¦üŸ¹³¯»‘Žp¿Uz#"sÁdDHkX"† ‰ ª!üšóÿ™ãø—r_è'ž@r�öÿÙýÿô’�½îB*“ªþ_ºb‰jQVµèâeßqÍÍq!tÜ£&–ø“�Md§‡›Í\›ÚÏyš«Å°§F%-yy©uX¼E¦j•â*j,­6¼Ô»½®ö*&ÕƒäMñø¦9âO»!}Åîâ)(
¥¡ªiJ@¥
¥$ð„ÌÁʬQèQô(€kã0”’}']nÌ—b7ÞNèrVôã÷8×M„ΙÐJ¸š±ÞùCzŽË‘lÔUÖê›|5ŒÆ¯.VR§0’/N­ˆ.=¢PÒ±k–¢‘j»ÝAkA2Ö¬Y]_í3‹EF"Ñ‹ÚÖ§E¢.$LaZöt‹F
ØÆLà‡ÁSÙ]ê&ÔŸ%¢�Í‹‰	µH‰!	‘ühva6ÚGÕóhxµ³4ñ7…r&õXÅíjºÆÄ�ö¨½•]ÞžäÌÌÚbÏzµ ˆz­eƒw2À[t(d9ª„Ÿ¯¤HW>_£ü¿ñç†ý›¾=†©1ðÿ®òóƒìÙ Âq�ˆL’J@¡pD4GÃðgïò.%ó`AÊff`|Â瞆Äóÿß×¼øô°>ûÇé-×]#LH«d-ù½Ÿñ¿W-öOûÏ_Õòb~OÓ´ß'M
L_½iñ‚ß’ú|ûëïqäþ/âÖh1¤"%EªB˜ÔØüô9|ZôùvÛ	·Þçðuåÿgºyfï8oÅÁC�cä;œùëá¢ù_f%ÚÁWÁ‡%k{Ùø•ÑZÍ©©·½;݃3òC�OÅ’ÐëŸÃð¾#²«ïÎy/’~L—GŽ¡¬ŽRÌýN�¯†ÝQGŒÙµèÝŽ8Ã_6²É[QTy/GnQ¸èK1wqù°~¾å/Šó´>Ùg�.)"[ùi¶§¾˜ï”ɵUpÁSÛ u:©B[^÷•Ú¦öþLSI+¥u»OåÞÜt+Š©'Ö¬øÕ¢h.ôD1Ù½£=Ý”�d)QÂ求šÚÝ»©¥Ð#^>£ÇŽI16YIVlrºkdìaR*°9æ;ˆ¬b5ûŸgÏÂÿ4xl¾Ø¿DoXöçæ–·Ã[åÒZ‡ÍüWË>]rAºÁíãÊþ¯8î¿©0üþ8àËãîrê’];Ÿ	»�q©r÷•ë}Dó2Åt[õG�ª:˜Ø]Å0BH¶Å›£}PÁ3úÿ?ÎAˆÀŠ¹É»-žÊv›44bÁ BE›��CÍUÏë~ÉsÜÃHG×ÇåÑ›˜ã®�HU!ý9¦×	Æ�Á)F¤”R£´LXd©1îðéÎT4Z÷áÚÈ	7g¤Á÷oöÚt~ò0±E
`G÷?TÃ{¤…Z*Y” ª h„ûÕ�zðñ>(d]}+oaƒ¦}=*†T,QP†ö‡ J:øm¦);¶ÿ?àÏYûmxÄ	Ä*Õ<Ê0Šaßéwûs{O.&‚^ϼð2óͤ8§‹‡.NtœȈ
�~–¹í`TGØ<÷CLÖ_Ád¦ÞÚâŒ"ž_Ý»7ö^¤ÁÀ1*FN5·â]>ìg-‘}¥šëø×n%_iÙÿ뾞<ºxÛHÒI
’
ˆ!aš(X½‘õ÷QÖcloP;ç’Ö¸@�"Jæ…¼"qóüþ	èË3¬É§F¸V—ŠÙ¤2ÛÚ×õA>ïz#Å@`QTZœ>Î]°·ì“k
ûb¤JŒ=Y�J'ªÄB‰Î1M6¬þ-}X�Æ éÜü€£oƒuŸzq¹Â-‚ø
^¿íoiçäòÖ}`XJãX8 4D.J™
„Aë”O¹ÄŸ¢GõùøÏÔ]šÿb !
‘
Qr‰R~ªF¢ú Ÿ!Ó2‚HŸ¢.$Ð>ËGõ!üˆ_ì#‘JPScþT½?�¬ÇTäT>»0~íB|ʇ»}Àª¬ïås|¿éþ^øÍ–EQ%綗/=À‡¿ïj³{ÿÒ=£õFOÝd3ÿDÛ9ÇÞž#Ø>t�óTQSätòŸÓ>O¾;ÿˆtOâŸî˜lsñÚm—#

‚ƒ…Cê\y=ÿ×eoÂ÷¿_„¦_Õ úå£þ7Ê	üÒú
ÿC÷ÿ�ýïÚÿVßÑã }	‹ìPþ±”+ýBªè¹ôƒìâ%$p¢†ùðM.'ƒ¢/‹¼(7²ˆäG"¥B/‡ú‰ýå¯D?òÁÞGír(ì‰þ;+¸œ¢w"OýXyó}| \©ö™Rú�곿÷è2 ‚·ÔÅÔ4#8�»>ÿøB&q³×Q
é$A„è8ÖA"0�F àF~ÿ§Ûç§E#(cLshŠÌ2?rr%Ê0¢béõ¿k×ÿ'Úbõ®�2ý»(*y”¥n~9¼ì¤ÿ¦Mï
‡þ[ù¿Ìÿ/ê{>÷òkð›Â©)53*Ô(Â*(nŒ#+…fí¨ŸR}W¸÷-'ýoÜ6ÏË÷ßä÷Ÿ�ù¼Û–L
wþ½�ÓÍñïˆôáO/ùî£REáÞ)„ù`Ý…Pòåcì{dGýI
…Oð�ƒàÿÉÖ?\ÿqÌ~iœùóûÇxÿ™à;gòÏ¡>	ø�×?Ȭþ©ôÜÿߘÏpiÒ'Â?§õ¿¥äGï>Ûù3ê[çþÇë9DL¿“üïÓÿo•úÞg³)ój ~"þßÁOš9Ü~ÏŸþÄ·û~dFÜwoù„#ýCó&´Aü8~ABÝóǪÿÎŒüaÄtÌ_÷ýMr(®
0Áÿ½€òD	¤Ú¦%ÀëÆ T
Bä8þ6{¨e
•­ÁFE?µªE–Щl?]Š4"Ÿàô'ͱmÐ"?¢²Ä;ÿñÀë¿åÑÂòbÓ€Õ-`ÆðÜ.¡ÉWP†YÖ;à¡Œ‡Å2‚‡¶OD>H·†ÅT?µ^oÿ‡à-DùÚÿ’ú�Í|cÏ%FüGð�Â?²~Ñ›!øDz}¼ÿiWÙž±¶{£Ï>ˆôöŸë%>”è2ŸÂPp¢§hý pàQÇï�ê{˜›ð¾Ãþ»Ç2ý§÷¿·í½þç
Ýÿá}Öçþr™aÝQï ª'i@ì¿+ø9ÿSù?Û?ÙØÿBùÄ]#ÛEûÈõ~óñLé—ÿ�¨}ßâ7²§§Zï¹SÚžZD_àªÈkT@ùØ¿Íõ1øÝ*Ý´´T­PpÌ"}ºýá•©n_eç³ôi1ûðªxñçêðÃÿÇúJ.w»áÁÎ~jC÷piŸë\«90r?SüÔY‹D[€w`ß—a‹´
ѸŽ`çê…‰ÿB(gOù?øô¦†R”_óÏú AÚA(Ù/„Ìÿ±¸®’ˆÿ÷Àâo£iÃûŸ°|X›ù‹fòá�XÛúìQhˆýlLåV>‡?ܦ拡 /á´Ô½ ¨ˆ>VþÒŽ{I~êu~Ö1'ß›/úúîGWg¦ÿ|¦bR�60v\^\êIô,Ë'ð™—øCVª¤nHªÞöÿÇúß]é%ü¯â¹:[ç9ß(ý«Èÿì¨}p¥ÿÀoš÷¬›"ÂÖe¯9õΣÏdM�U
•O¤}uDû'
Cê!r©ýŽÀóéÇ¥ D¬ž×ñ~¯ìŸ5‚÷ÏHênŸ‚~!xÿÑô¥ãý‚—È�˜TœTaG)ý“øGPwÓŸ4~qÿë
¢ùå˜Þ#ß`üãø†sÞo’LÀ©ŒÜ=B÷Ï®þÑûeD‘ Ó,ÇKAý3ÿäÿÃÿ	½)þ»ëhþ§×|¿ÊЇÿÞ÷øYì~‹�>"§{: ¢ ª"’2C·Qáÿ{øùØE~ÑrÈx㔿÷§úkÿ©ÿJß²ŸçÀtB"IýUEUHBbù�ãº9Ø�ÞQñZh,Ö{DÐ<‹ˆ8W°ì”¤“sTæjm}¤ÿ_ÛDUën‘¹`Î7‚Àè9r’ß2^ܹ„‘Œ,0
±¬˜ÁdÉoœQI­®UiìšLï‹•g\¢.'U_æ¿5´šÉvs÷�óׂvzÔPÆÎTQAâ°§è|_£ß‡Êíý‡«æþÏ™ò¿»íþbÏòÿìþËÁíÿ/û¿Qåû�Ôðüçð?Áç|Ÿª‘»±¾
í‘}|#QèáÈ öÁ¢Œ`ÚQ�ªþŽ\â9qŽl
h‰tLƒ
7”	ÐÓ4E3"h„p”$X©L€u&�`6“ûçöÏØ?ïÓûÍ‘¯Õ?[ý-Xÿš÷Jž�Òÿó÷àŸSç|�[Ðz�ü¯ÞóGï�Ò>ˆÝ1ê/ï<Pÿ±ÿ£è>äþ�Ø7æœÇñã9ß9º»÷ÓÇ3ÔeÀ~Æß}/ÓÊ_‘û¦È}·Á(&?±÷ñûnŒ^ì¿¡.¸¾ïÃ`â5;B¡Ø<.”ÿõ¦áý¿Ž@÷göÞ¼ú3Ýß=ðóîE?Sö$CÖ\}N¯ßÿçü]Ïûçý¿°âpEÈpŽmÍÖûç„8Ý‹—¡ÿãÈ@â0ÙÿL`x¡ÿHr‚`hˆ$†‚X"øGÞ“ú¹ÿ�þ3þ÷ø'ùôŸ'öãÝÄHOó_FÿöÙûƒà}E_(ÙÔ‘»¾Ãá“ò=\VÛý�?²ÿSÃü|Ù1]é}~,Ryhˆˆ*;aóO™=±ž&¡õL>æFÏœuãÆÐÝ„m6U
÷¤úáQ@ÈSQ0^ùð*Dª"¹˜_Ã`ÿŠý"ÿ_ƒíü‰?WÛ{'œß#Ð÷_uý_ð?3ŸM]ž·å}~o�ýooÔÿûg›è2ÿ_WëéÿŽL:³ýUü{�„p¨�Pqd‰Ji~ägàw–½%¥þ##ü”Èßê~ͧ$üœÕ0öÛC²÷¢þŠ«ÆŸvä~KµÃ$ÒvL0ÿ[xiþ˜ã—çþþ?ô0ÿ{,mÿNó¿ÕÃþÛÁ}qψØùTÑ1 £üt!þÙ™TbhP‹^Ê|zû'ýEßÿ6Ö?ÅÏ�Aõ¨dÜÿåSĨ$ýꂨ‰/uCï�Ùûƒÿ>×Áÿ_ÏOÿ?¯÷¿?òãô´ÿ¿ÿ;ýÞî]öŸÚúŽÿÚß·ù÷c÷}pCH ˆ‚"öXA„EiHû"ŠªxCòT¯ó=ûÿº?ý?íþ)-‚Û~A äÅ¥ãh'Hkª¨DÂB¿ãgþ¿9qÌ=øRHÿàÄÑ€èDeÊOùÑ´¥Qˆ	”¥hCR}ˆG~—²äG‰ÿÇòöÞôTH/Ï_ýÍŸìü×ítÿ¹ñuà–Ye–Ye—võîä7Åç;sY($eQ¢T¢.±[ïU�QEPû Áù¡èÐæoȧ_­ó›1qQ?¨*ʪŽNNeŸO¦†$øh7»ŽüškÜa3ÿÉঌ=¢k¿ªY™àª9A@G¹÷)AÝ"E1‹ÏøQ7Ï|òøüVðâ‡ý(q±4<Úclj{’$Œd7¶;Ükǧ¹àñõZZVv´‡þ/¡æÇŸÓ—Îå·kÝ®±IäªÁ{܉sýÚ�²‰öqÖcá°záý=mìÞŸ�ë�­€Oz(‡€ÎR ¡iS¾^éÈrAhI„)U¥Ôd	¼Á
ãf¼JÔ& ^	P¤ÉT¦NJnw&Ž>ïßÃh|?k`R"„éßœ%‚�µï´V
¦Ï-­üÞ
~¦ùs´á~[6Æç½Õ0trq�ÉERÅ
°Â(
Š	}	‰�)@ÄMÔHSêË?
®‘€3,HëÄ0ÁÇ&ôñÏ�À†š&bb)¡§Y�øáü–½ÏŸÛö}òBÐS%2CåbM0$RÅ:‚Š‡@oÒÖ’!ñûF$!õðòÝìóèäÈm
1x'ž¨t>Ñ«¨x²¸ã~ilšÌµõ'ýX2¯7ZSR>m¶¬lÀ*—‚•ösw·OEûØ`cÝÐ3ÃÚù*èø9áð÷wWÏõeg)6ÛÚW»¿¥Óºe£1�ôgÛ–1�“£ÞȺs•±².ˆ­Õe””ÿúK"qä§fMCàåÊÛ
p�/.Óc¾öÞv®Tü¢åe飯lfolÛ.™�3r©Y”Vs
µ¹ÃAÊ“tÝs]Ô[*�c<Å;;ímXî9Ÿoõ3\ŸÄ�]Û•�Ïrºi˹|ÐüÖ+ZUñÄÕJ½†{ù$›ÑïçU¾pbOÎ;�Yq2ŠV©ëêíi/®(¡Ñºuƒ{-"Õk¾ñ6™GMU8Oý×’šâÆ®¢f’Ƈ^Üñ7¿\ç4¢ÓVîwyjT÷òïx3¶uŸ_¯Ë2ÖFþ|º…w¥±?X´—ßݶg/ø´Ìû«�½S®¥lØf½-™—x€ÐUØ–0ÑMxû4.wºÓt䓳ØG>h7àúÛ[ÖòÛ“§’÷阎Ô
ìg–q¶/Þk:D’U$EÅúÉ$Q1ÅAÅI5	E$@ÑHU%DLAHQDT¥Lq„Ff33kY–U·gíâî"i"¨`†$‰cŒ2@¢"�³2š„/þ;�ø˜&y`–#Aë“ÂÖÏ#·.¿òóÍWù/7¤§Çñëd>ÅQõðQôŒèg-0%ãÿJÅ”lF%·`'¾Wðe\ãñkH¼î°2µÈã%aÒ?îB?ÍVÃ×þ±‡Ém†Š¿6#’Pùe˜L%U†cDÄEE%A|°½ì¿¨o~n8Ø‹MUU
ú^ÚiÔÛcŽ/Kû›!ˆbV©¶Ôz„AÅý.A½›i• ÒfÆDý¨ëí†-#KÌ%	TÅ
H�ãzá²) &*h¨¢".,� ¤€—YâE�•„!D2••t4¦(C8úb’ËEhɉ ˆ‰ ¦€ˆyÁÃ0À(f’¤ˆY<ØbFòŒH¢p—)„ ¦ˆ�æS’aÒѬ’ÌÈ	b‚€¤)f\¨2œ3Š°œj¡©¢ �càóc9Á§0²
ã’KAIdàDÑDEPÆŒ–€„¨˜éhÖ1RY‰NòOŽ²™–¦BŠˆª>Êb"¢¦j*óõÍ=¦¨/�z’‚^)C1
V‚ÿ·±âÂ�Š
‰<Ç–Ž·îcÁ¨hj¨ (H‚"’e*ª	"Rªši%«þÀ�1ˆª‚ÓbRvñ>é½ð@äÔœšÀÐ~àÙ¬À"$(€¤hªA˜’ň直Òj (X€( %Haˆ
€ƒ, ª¬r¨("ˆZH†/vtÁZ!ª¡ ðãZ
¤j)-ÎQ+E
Op˜êtXÙÏñôô_[|’1‰¶ÁµÇ³Ÿ¦ë!
°‘dSÎ}¨½¯Ýéû=Ǩ‚äØ]¡\•Ü
d­gŧ|/…áÓgÁr“\C�,� )âÈu-
–Vb–)J¥/á•ü²‡»IM+NàW80XHd7óCÆ2Q¯®ô¬xDítÆ?‘JE	ÿÏv‡B'=úsY�IPŒ‡ÃmIž¢QÖ‚äÿ�?ã¿Ô¿?±O|¹Ó/(?£ˆLH4hƒ÷Û}çkT”!I需*šª’“S‘U!ÿß	ÒnX˜
9Ã03"&_`FfaU-K!º`»ƒWL[Ì^è$¢b‚‹ŒC9ÅÑÁ'k@’z£)cñÏFPÅ’BTDþœk•6`DLSTÍ,…0¾_%�Ð5”D/k<|‚t!«Í'aøÒ?e¥é6»pd’÷¬x6‚e#_GCv)4�k!DÛšÎÍê„#�GÉì’�¹bRŸ{°íC_GŽÔö׋;,üùýhüŸ¡ö4}¹<§ÊC•CHQ�}¨ÈŠJ)›Ów‡¾k	‚¤Lƒa+v‚XÑÿ£4ì„$5¬JIp‡áûŸÑÞÚFjª‰ªE’
*�˜J&Bj:y½&·;xÑÛa„|5_й¹rEIzÃ4þÜІ»Â-}­ýÌaºó�®ÿMÆÃoå±)ˆJÑ'¶ÄFÚiŒÛ÷½óÊœÍþuãkß´£n/�KÅðìÂ, "�
;ÖÿŠ
ª ‹SˆÄÕQø3÷ô
„QrÉÞ`ÃÅCs˜šòÇUQQ

,«)E-@HÓ@R$“4³4-#©J“IA)L@ï
Ç0�ñŸéô—_2I8þ;Uæï’¯zúK—n\8M­G“ÜóëÛôe …A•7•
Öò“]FìÓ!Ý_š‚òó-‚i`W\™5ø�ö;ïsÇ.’/¬ç=­Ã—0¥ÖíÊ-Uo“3·Y®¹È²º&p]œcˆ´9Ä´&•0С$=9�Ž¯JÌ’"
FÚàpq66›r_//?“ÑTÄ¥üžK¼ìÑÕŽ¢"Ž-F·„aNë�Ôi=
qlpiÈÊ¿ž�F'?­:MÑ~oxß—ršP~A8¿nšé/):f;)äT7÷6þŠ½n¹¢Xti—׋ûþµåü«‹ÒOûü5¬Yc�sëÏáÅžŒÞ)�z|sá]ðáÕÒ­é´±‘3Jß»—»”…bã˜N›útíå»°®öx®ÔÝ¥� åÕÃËË—ŒŸˆïFyËuêöÞ'!§&ÓŒyd¯Ÿ57ú½—ÇJ�’ç3iÍ^HæS�¡G«* æ�ï÷YöV5汘ꚘH›¿üAšL\Ú#Œ½}“:‰yi
™–|ý/™Å¢¦}pu¹%gU´;p¼wôg×µ�ˆE-»õÄ·¥FÉÿ!ÄCuîÛºl�ïg—“:hÈÈ,pâUm›Œ‘Ã2çžLó[_Ó:óaTÁ#MxÌÍê>ÝMtÚ.HÜ‹]eg¨Š¨£3…í½Weו^÷34™#m�Ù5#m·>þ¥nw¯}^1Ê림,Ø~_Yížk!¶©d‘Z�ˆ×êé->�ÙÊ)‚b‹÷öÓH8œ™ÉN–õ”Ô»Ö�µÆhçªJ
Z
Yµ@QQUKM,Ð@Å
Q9`”ÄÀI DËÁ˜a
D�±01KEWîŸtѪ€âB©Ž0È®8×p•n‹{ÃI
D›R^$¯©wD®«±Àß2�`Ù¼1s(šH„»‡Éi :N³Þ�E>ʹh›†4â†Ó$"îͨ{&cJ~älˆ56r'Ͼ»°8…´tRXè[RE˜†™˜XTµ†‚$(59
DEæƒbÑ�Æd’Kà T=Û•wØæSéÓ�‹þ(‚žÕ4¶eä/"îÇœ‡¯ã'ãÒ1œê‚ÏÁÝjOÔi!µ6�qº¬Š§3ýƒO�wy ™ HX`ŸÇo÷{kö¹ <3­óõƒŠFª"J*J*š`Ü€ÍýÛŒ H¤•€Ndéh¨
(¢š(¢Š¢Š+aν{PCETQE”Û`!äRrH"õ<~w,ø%¦|ÜöãTÒ¾)/¾�“
z}G¤ú9:n~'JP¥
RAT,¤ÒB2ÉTD�0ªxHûæºZ÷±?uéæÀ¤|†žŒv^l!ôj� Ã^¿=M‡§d—~¸3¦hØHÔ°°J¤™ƒ‹6FKE®O¿C÷§äµ}ø«¨éç“O¿�Kògÿ�ý3¡†™â¢–#«.E0ÒE#T…5! TQO¤	€ˆŒÃ,&„¤‚ ¢� š© "JŠ•‰
©¢ Šf*m`95C€Ý<±<‹o2dIø±ÄÔq�„àibJ()#®õ¾¹ê#”Š*’Š
‰ˆRXX$HYHXø-ðsFž
CEIIk$
¥ÜbOïâ™C4AÜÉ„w�bRuÌèN HְîðÌu¤ÑRIƒA1O1’ë1mÆSTŨrfB*¤(&J¢‰š¢

çäÃÃFÊi�µdÅ@EÕD�MÈKƒÌÊk®¨(($‚‰™ˆQDM´UµÁ£ZÑ#Š‘ŒdÄ5á#ŠD{Rc,Œ\æ>cM8H3)2K,«G�£ƒ7k:ïà(©x…Ȥ(h¦Þ
Ä4GôqÀŠ›0"�´}ÜÐML$ŒÔ‘4¤µ4L1Wn¡€êT¥!*”ðœf¸6Î|%
�µÁ+Ç„‘åÓEMŒM»+(0Š¦ˆ‚©H 

h¢i¨‚j	š š¢©’(¦i²(&
q�kÖ­d("bZ
©J(
"(¢lÀ "¤f©e *L̨ˆ‚
Œœ‚‹Q„h°€˜’¨*"Š!"
bK#"H�Â2HšJ(¨†š,‹"!¡(¨ªŠ)"Zˆ
¦¥sV••8«a!ä46öÈ1§~9l!L	\Ôè"˜)Aƒ,¨£,€É%ÈW0s$hX$:&`ÍL”DUT‰
ÖÄâL$ˆ
†X¨€àqq	º`¹L<ÆŒ–€¤¢¢*†a
JX�¦%cvD~}‰DÔB•GLÊ©íUÆkÄ>Þ¶Ž]B0»àÄœ|Öj(ÖE4Õ50Å%$BtcœÆ’ ¸ñ5»Pü*((®	0Š(†*¢šª©
"(
*‚ª˜‹zÃD|V>l\‰š¢$
âœó†�åTEéÁ=l5
ÉnÉ10‚ƒ›0Ö¾[(®˜a	U%̯¢b¢d–˜Jh ¼pö‹QÒÅ�Ã,Ê*
ª£2ˆ)¢%('­å÷³5½c™›À¡Õå½iªÕ“Na•
2@DE�áUQTÁM1Í„ÑA5E!%U´LÔÔÔD3%”ÕEåߣq³1�\âAø0Â=#C0ŒÁ3ALÊÄ$Ä'Çv™ÒŽWt]i´s#²^¡¯|·#gK
 i¤´A¬0O~R˜Ž Èkƒ1"$b�	„ )
d*A€V¡"ªµPvŒ*bÌÆ,�,LÄµ†9T-TIÁ5õ -�±Lådæ T<š2õìT41 Üzñ|;�‰¯Œö?{ßü¿ê§íz¸Íëw0Êüúgç;Íá8J.2!ÊRQ¤"±¨ÑADEC5Æ&!óØPÔÊSL‘F»¿«¿IÁAM0Åι¢B"*k
Z”Å—Ú,Gàô;jê\Ó™ÛN5xm3OÃcR
~óL´ ÑJ”šÅ2rP-g–�C0Ä$ÅRUxFP1AÜwúÿKÈóž£ÕUQÀhõžÞ¹×�½³ÇÇ‚ñ†&J**±õ樨d)ª&ôzX¨&Ziããçl>,Ñ¡@À’�ºB¨g»†›‚“&n¼.. Â ¦'p"iÈÉ ¤h¢�š�Ô
«P¡G¹Æ(ÁšY	‹†Ïk3¦`aîc£1Í)É"
îàs07r`d‘D“KAa9[@"�'²P 0dÔSM�‡!�¾Áo‚ëüT‡&)AŽË/ÃxÃ݈Câ†ú¡Ç@µ‡§æ±ö4@¸˜sŸ3õ>§Í™šCvF¿·‡>D‘!:ˆH
˜£0±(Ÿ‹’ È´	JÒD�ÞE¸Ðº·–ÆX·™1†•L"$Â2ud•˜¡ŠšÞ¦%ˆƒxnCHÎÏt¿Ú¥‡Åø/û‡‘®¼N£µß9ú0¬‹½ÛêM(I#h‹ñ“/ÄThJìÙ+3ÑV‘ƒgÕü’ñ')¶k-Ÿ§�¼N“so…qœMM]c~ìa­•*ß°¦²ûÝá?ÜïVü}µŠÜÃ�Miªi ¾É�7sÍòÿ‡ô?sþ¸W¾/èþ‡Ò|©ãšy?óø_¯úY¦«ð¸Þu×�Òù+ò³"ŠøÞÏ[ê;¾æ}0›{�½Òs�•õ…ö˱ã)×^¯Û‡²¯güèà;‘1éJ2t“¨4rAÄ÷xSèûå›ÝVŠª<¡�\«ëÈJ)øÃûsKÐT2Îçb…È‹K¿Çe'íõ^9 òÝÛr´î¬„§þYû[ÆñÔþÓ|‰vé.‚¿dÊÖjƒ5+ï[Øxù~ÙêÏ_�Ë‹‡2ˆ×' ”pºŽzs\ɾFxZTÀÛ(u‘?ž,Õ¿<{'&êÂ'ñèë¡ejÜÆÕá‹G¯š©~6ŠRÅ(ùƤãFNa±Ò2ÜÓeE„ÏÎú§ßÏ9³,¯s£C†ÕwÖ9¡ÁÇq0…B–¯�å‘¡WäÜ5Ó˜C-Wý•(° 8s�ò^šò†fÑ3|šp™‚©øê*"\ŠžÙ*}[Ô;
¨šöó+æÁ2ÿa¹Ìôøù»ñ‡¿ž]
‘"ÜŒ
:2¿[*ªlnÁ¹¥—fýÓPM„¦£ÝîÑž'³•}&¼‚,¬¦@t=-#LBmp�Ö-¥¡MWóY8jÄÈÍËÒWª!û˜^{ù»F—¢óžÓÜAëBG4“¤öÉè÷.ãâÝéßx;¼Ý¾í÷Ý7È¢OÀ¸‹åk>éÊë#²™™dU}50=Æ�ŠïÒ{Ë|ö�¯�'¤[Æøã7¤BK°»ylðGIÝôÃlž�lØÉ�m«²U�ðÙ/tMK_qÇG½á(š3Ýí‚´›lmŒ�„û)ñÅY8ß?.››c’T8†Lìmw‘$$ƒ¥rªƒŽa@L��fã…ÆÏ,ö*}Aðh\t¬c¯•:¨9§TÜËÀÐñæ»Ô]Ë—r¿ê]´šêÖ0�V>ÈÜ	ý2†ã6¢¾ZxYEJŽ:(ïLt¡Á¼‰XHÑô¢qhö®{F’‘ƒö‘hé±=L*(P£/Í®-È¥ŽöèF;“hù�õ�(VpÈPz²�l¾ÇÉÓ˜HíÓ–öcŽ§*cés(Y”õ$¦ŽN»¼µÚÍö±»ª« ’k¥äîÜßz/ƒ
F�«ÈeîÚv P¥X€Ô€XPˆjÔº!n|îaY™]ŠVXä¾Ë—Lî=pH+l>v¼Ï¯S¸ø=>o({–ì¾ÎDðQ²ÉØÈ„Xl™íÃŒ•5E‰È2ù¾~·»w	ì;ùìT—–ïƒ\;¨húÜÓqÏqá¢CI… ÉíXãÔe¡!ÓŽî)À†¸†’\IÜôÚO|±×áÀ.zW6€ÍÖºiÀ¤;É) (æy>¹®"ŒÌćÁˆ)Rá¢É¢ž‡íN’[üÛœ¦»œá@ƒÙ;JN�Ðs×3ËOÒÍ܃":IŽ!Ý–]ý鯇’ËhLl»¡ûáò/7½¶d‹&çFá¢è»²G�7Yä$›«�y—I B0çIg“k®mTt–¦u‘‘¾‚jJ\ÅÏuæwî[Ù>2¼û3´î­‹*-*Òyf)“¼¡¢F0‹-0Q$¾=|5ÖsÛö7ÅQÓZÃÛƒ	CBÿ;®%”ºd�		>!¿�ß‚š"w°‡š,äR‘›w&�kÝà.Í]¥¢‡¼¦Š}×>g;ôŸP‡ÿOGçÛ\Éž=TÓÉÛÉ¡œ]\üŽ|ÝÝ"h
!®!•¥Ô6xœÎ,Ž]+§œQ•–îí±ÂJgI?>"^`u)o…YßB6×S#_e+m�œ#ci¡›ß+)«jb~Wæ²|TÐßB—"68÷r¶,ëìî¸ìËÛ#L^v@óžX*Õð•ä Ž£9²­RôÏCöCˆPîËšaÛvRúÒáÌ�¤µ»YNWžGæÜ÷YØÑ^Â)Û�€Ëød9DFвEÃ6ÔiqY”ìudÊ3ˆ£3¯�ùY½ïaÚc�C"åBôw6‚�B¹EÒ(Œ}ƒóåãÌíÆÅ7Nˌ˅² I“Á¨rDŒ»ÂpBaBáAóµÜmm7Mg+{&—råsdÊÈNa]%ññjV~æºEÙ$Hã¿Èò²©PŽ…5N²m®ƒtekÉ 7�h�܇äµSAEAòõÏô¿<ÀÈO1Ù>(¾s¤ˆl½±v³=û[ôæëaÄ€Ú\ÛÆÙi«höŸ{b<œ¢A[8âù_ö¸Ã’ïéš#VÊ�«1ªLŠr+÷C$Ýw¤dpÙºÿŸ¯õþzëóí°��¾PNæˆÒoºR¹&­ÆÓ9Å}Ùð$‹/O��‹Y¼¶+¤TË+íŒIœ’mJâ\iYr¥ÓÀq-Õ9Ý™¦_'ÙøâêÈ•i
“ev>~œñ¥÷ôØMö ˜:û¸g”&¾˜^²´ï³Š^ˆ$ƒ"¬£SAÎÏGõŸ›º]vÍĶenà’3/?„‰ZW£ueìwEÑxôoÞÍó¡�ÇWg”#m¸Î;èY¾VÃVçVihÏ‘g‹;^Û�Ô	³{9n—J¿ET‰ÌØç*ª¯ŠÒme‡•£ñåºyxþæïçÜ!?×Lë
Ôì&òí‰ü×ßù±ÚÌi°™Ð꾯Ÿ‚—O^	–T˜Í36Þžÿ‹žxÎ-U×ßùjuxHÄD�ÀEO‘ATŒjI‚$ªF¨Ÿ‹Ø}ÎO/îwŽÀwJa†DC?d�BÝrÕv‘ÐBV-ç-7za™.Ò¯7ìô�:*èŒÔGã°D«V5`!R„å7ºcù½=»m+Èéjp˜Û0µ³éÝm@�ê¿noWÍçæIîøRÜxî’nàIfG|°Ðz�Q{¡ãòf’âlt^s½•¿æù®ýÕ\CE)O}D/’Ù:ý?re3�˜[?’I%UU]ÕÓCTÓIU»R:©iZVª©‘2ZF�p32Ÿžôñ­UT_æßµjÕ­tªµ]zô×
’†J4”£™€S~ÞjB—RU–ùƒ^W‡Ä}[/ŸÛã¯d »Ì5xY4•T”'µdÿ†L�§™Ë3àé°ïí‡2R”Ò—Ÿà²¼¿½gÍÍU™}ËëuËê\Œ�!¹@¡^•YxçŽÏ`îˆ�í.pïôë^ýV¬ª²Ê«WCŸðqUUW³E¬ª56¬>lÖŠC%ÉiF‘ãDm*ƒÈ}!éÓ¼€$¾»µ2]÷âN|Ÿô3/é�‹‡¾
U˜a†bUW8ăi¡•†5{Óˆõz>_Ûßä>DËX0÷!­enÊŠi¦ˆ&ƒëwìÖæšiUEQSvûŸO8è•7\9Ë#7›¢,"¹¥U·œê|·\¼kñVe.$ï*“yÑÇ�ãZ"ßppm4 Œ
�efÊc4í›ÀÁòÌ)*jHš
1ŠXc>_�æóOŽn1°hlö1|Z=¡B†ùx†ýç*87^Ÿ„é]$×>Qõ?/]7ÎòjÞ£ga¬›¡ÔÙÇäçGXw5&n¦?Oã÷Ý×$]ê—íµŸYäpB�¿ÔÜôüšçµÇø¾(áVM>^Oµ3Ù.î{,¦ú¡û2�aÓaÃþ(JÚjñE"A&iÎ7ásÔÜÒÛËè:þy@rçs
¾{¡ÿµˆ§ÚŸï¿/6Yß=»ûnÏH P!œnÈìMÆ™ôçœo2J;±Ô÷?ÃßÝo—ä–ô[ö÷ðÝ‹ñ¶RŽÞQòÝÊ%’Š'¢:'Z7 {qp"Œõûåç½hìu¡�ˆ’A a9ÊÓ땱¤Èà6xÍOßkFd—|8)Hk/àÄh`Í(ˆ>íï3èNÇPØ4q6Š`úêen¾†¯[‹\?$@â·	¹#O)OÊã¤�yŸÝôÔ²¶b.éün;#´R¸"TeÎàCk\ˆÛA8ÉüKêz5çßÑãm
gƒÌ/Å=ó
(]YˆPB±?s³‹äx]e?º;–Ý‹F‹ÚŒg¶ÄreMëÕm�Ž3ˆDêl`Æ1’Ÿå›ü|îÙK²±Ÿ­~x¶¦Vе »
£Þþwnmãžü ÂÀ�4ä::ÁµÀ©¡ÉÏ„Nƒ3y1,&§ì\†«×YXÝË6™*kJ®ñga&K¾ ;�KÄCú“ñðØ=Ö3qc8ÿ0^G']É~§Á÷͆Ú~ùk³æÈsÎÉ¦�’ÝxèYsF[¬‘˜ÝaboóYoK&*¦§ÏžใunÅŸÕî;»öÐç„’ÛI!�u‚L—Ý%‰Ž4šuÑbèÈ÷@ÓÛÄùÆÛÉùPãZðp~¤½YÔv2ï�]]Œ™†²Hñìl×O°V0�"Ɔ¹||÷�=:û™qÌ€àEÍ‘±¶Æ§£2×t)¹¶©¸Èmbšx›`ÆÙ­á^5½Ò¼l†‚‰Æ¨âj‘�IÆÆ朎ªÑ¯´×Úú-ÎÜ㢈åØòa¶`më•JEK†Á¹“o
³•Ã”\MzþëWXÐX$™&æzAvV›ÏY
(ˆ�ÀŠ¢¡vzåp=“¶Ún§Gˆ—“
Gc�Þ�×32¦�©Ù
œkÁ“'–9ôý5Ìþ±¡¨f‰PPSDP�EQHÑNIÖ´
CxâdF£Ó‰�nÞ‚Œ+MµÖFfR�ø½œôõ¤Ø0{Š9€•¾N½Ï[:ô:Ùª�kQ¦,e™!¨qÿ?ŽÙJhÅÜÂtÊ�¼ÓÙÐãžg7;™oh si´Ûì^«o¼H­\óåÆ*f|¿güv¶“‹.²Î¦"„Rd8:2h+10 ÜÓK‘Ý1
ïÎàß6Æ’«:Ñì·ë#dè‚“,©ý=çÖã“\Þ>§yU™NF47$9;üùÃ5¦ˆþå»lûZ”�±‡³Þ+èØDqCÁ�‘Ak1
n�ÕJümd	p¡:ó½™to,-µPQÎûº‡æ—¤…q)’PWц>bSè—"óFUT4ÓEUáø»ûý¯{¢t‚�¥2~9Ñ›²ŸãÖà¨h=øóA«ìA”È”ÔT4IAd\ïáíä/¢ªõÕ7E¬fÚñÒí£e}EË¥—d÷‰&BBmTë¯Î´ç
„³VaƒD4!¹
2/í÷ìÙsHW2TQEEM¬©b
Mþ»6‘5AÞ{˜|lÒ’ˆ�ŒZ€0�òìǹ¯

y™áÍòßÑ	—«æwÒÊþÓüxÍwþ¿Ç_ÑCìÃõP$éÑHŽRW¾ù�¬ˆcm±µËóïÔÅ”‹ÉéaX¨¿­Ž@R
쌇›$ý<Äç2‚�ÆDGìÇb—¿µ
Ȧ&äv:7áNt<½‰^C³6ãä†mJWÄiæ*Ÿrê€� ç—aŽ…­TÍŠ,Úç;¾}‡DÁ�wxÛÌñ›L5ÍMö¡Qô0øìpQL"»$—•NÊñßuœ�ë4‘@§¯}ÐݸÉÕ«’Ä7ȾCžšdŒ}®î€Û|dç5êü¿V?�Xä¤I	$’I$e7^nùgHô§û¿^\ú~7'wo“W�Té¡ÄÀ·Ìe^‡AX‚Qöz/éð^cö4ˆúú_*xßwÿt ñª‚FO$¯jc9d�æUO\
îÏ4¢sôd5gTAêåzq³aÛżwÚ˜&‘µnBu²ULU³•Y�–GHw4z3fŠ
}½`j=¹N bÔDU¸È£¿¶jü¸-{#¡_[
ÇHs®dw@aεóFæ€ÞcBPEEIõl~öë£�E-!QQú9‹Q¬Ës�a\hÒîCrÒä�çÀn(ÔFñ<ÑíΡ8óY͆'`t
Ë¥½ÜŸ[àk[%¬¿/²ðŠoÌùÓ’‹ÌåGTïgGª8Q–�GBš*/~nص¥÷ÿ<{µ|9‘FOT=õW”b×]Q¦Ú[eŽÿI2¾M=ÏÂÖ;ùßÐÄL‡ß/2;}ßÐÖÿ2GóËq©}£z¼�;\ç¹6Uàè79C©åÄ;®½©ÖÇh%|V%tiÁyÞ‚†7Ï—àÃ:õ�••ÙWp0ïMY`{‡w^K
�.�}ÐiÒxÕÅèÝ?ŸÓ¯ÊÅÙ¥%T2Oc©VQ[m™À¸TkÏ9–‚î�rŠ™!÷'KnŽe‰Æ}©žUž‡u8ë“4
7Öè‚]O¡b�Ž'ôÚ8-¹"©¡îo^¢ep¨B²ôÒò-C†YšYžùX‚¤Ô=ï•Íï'\ÄÀì\ö6•XΣeÓ8@Œµ_$WH…�%l‡.®×ÅÎ3Ù••2ffas1YÀlóâégPŽp‘RŠsGw'±HH©ù,ã{—DÅÒ_•	0R~íwbIéiÏqÈãJN²’¥RÚ›6Ë£RFu×#�ó$naW4þõmÇw°¿<ÈN„]Û¿û&ÜïW áG¿&þÞµ£Å²ÒèT/‹}~\ÈݧØHõW2’{½°BM°íf&?j„9_; î3=ËSc[¨åz•…ÌGy¶r“@$!Ä$ÞHç&cä[A͸țGYØuÍ°Þ°œ�`Ũáƒyd¤t÷Ýu¼ajŒåJv“” Ö4þÜáf.Pã‚Øã¥"�Ó‡[Jǽe?3%ÏdÞiVV-ëÊÿ¥ùa°lm›s«·Ÿ¯1ŒmäŒi‘ÏLƒ°�+H¢}1ã›z£ÂY$u�¤o|œ*þ&ÁËsy³5Èÿx䌿KÔ¿	ãuðèëª7Zßï­˜}0y¬’�§¤u“D&àÉ‚ǼUâ�ã༠ª&<¼þ'Dü#›ÙW9UGô(¡OCâå‡ío#ç^[­¦ŠCýè‘
ÎÍ]îÒx|Æ妇Yvgeˆ™úSYY¸@Rõ0�6/×s"tÎòGÀýÃfµ¹·�¹	#s¤[íX‰§¨ú'¥|>º+í29ÀùSAÛh™p‹£ÛOèvü~‹ü�o»ä¹#�š!)t¬‰]Bîé,�Ëœïñ)ÈòA^²ÜÞ�¤S­«m£r9«|š Ó®8M¹¼Œ|¸kx†0;Ölb3^ˆÖ½ê'�ó½…WŠQ¿CÚè’W$Knw~}»6‘æ»ÑÉaׇ+fÜð÷2Ù™z‚	vû¬R•ïÓõn£wòåžô-làæ`x¾Ð@¦›“³ÁdzxuÀJT”D4d³ÑIš’oX-å×ÅòÑ29¸=É~+•"	
½ZŒDi~3e¸&½Ø±Ê±Ü´Uß¿"˜›¿Ä|¥ Jzž_Î>0‘ÃAà’c»&HÚ]¢…ê+pb&L$Ǩü8k#TEÃu¸µð^
ŠŽ—[£TÊ_jˆãÖcMŽê¤Uö˜/LbÝ
Þ‹ª¬e§˜Õg`I�jnß?H÷\©Œ;ÅgñS›!оubHd�ìèbèaÓ¤*mär¸õ©w›¡4�CÔ:k]b2Àû27eY¼íwÆ}Ode~$ÕÉ6‹Jw8râg÷é)BH@›s(”+#@{PÛïbÚ�_‹æŒ›&WkDb÷ì¬å3wù}hNä9	áìÃñåE™­ìÀ£åhdÙ¯Íé�_ÝeÛˆhC†SAIÑÉ3ð’Î}ßãôâ*Æ,7ì ëŠnxëØqiÙÜr¡ÈæG$Þîãü¢=
i;¢z÷ýw"%­~Oóœùp¸gêo©ú2nA?K�å\™V F6¦³+�^ϧ�Ϲ¾8ÀfLùy² ³�ÍtBL€Á€‘rAòG¨ëøyz»m¹ÊÇ‘®fÓßç�q#½’RÉÑ
ÕÝç2K°Éãû®ûË…NuíoËLŒôîtâjÇ"õ¿Œpû÷IHø™¬%$M&‡ÌëaD�£‡†Hïë6ˆÉ08çŒ<�†¡¨œ;JØo7}|Í8suòñŸù§»`Ú�ˆÈ©Eô‘Ÿ·
}ÀA�@_.fHaPÌÅ%LðX±4F¾€ÌC&?£…ÔÁJd  ì„k’&‚’B‰ �"�!ˆ‚R þ—õðPì“)¤9ÀÀ
Š‘&Y"‚dR„Ñ�€IC�§ôsZ �Çϸõyé8BwʉJ‰—Èeú/¿ô«Ø|€¼×Ç$õ^öƒ»ÃP—mÇÄ‹×Pl~mlICÍéeX¤|ãÑoû¬Cñ¤œÎìí°´F8tÊÕÀV,óO/w·½¿JX�#ÖVxo/·WLþ>ë„tÇ ®©Òžs§ÇùUþV¾þÙÎs�;ëZÖ¸àÍräüo²„oÆm¬ôûÏ©ú>ûéÒߥc»­ímsÂÙV °’â!KÆ%æ~�Tͧ‰¨’¡Ô,TN*%Û*x0„˜I’˜Q›Ã¼E›lB×Iy‡ç¾b�qõ~Sæž~6×’ëãåŽ;�ÿaâ_Ì�‘çÊ =:xnq~\ùkÊÓN²öïéÅt‡æ®œrÞš•S¥—}x¿GzÝè±Æùê…QÕR_omÓ{P‡,ôÆØ+…èæÁ<$Us#¸ÆÛo”<ô�¾á¡ñÅGs^VmL´¤)µ+ávãË~¸/ÙÍ,Uºéçr»Q»#‰6¼JýÛ·®³iˆm®£t=û‹#Ô‡c;l~ä0}¾çœz­¶ÛÛ™™m¶Úçk¦H¢g^�™™›•g9e'ZéPi¡cG՞ɥž×kkñƱËXÎX'‹i5¹ÞNTºÌ?�¡áð¡ì9ƒˆ…Ä[i3~Ò8)éöÿ"ËÒ÷©•§¯—-ðM2ï§!2xã·N\ü1àŒ²!c³š¨†þ­è?µkÝM÷éã91‡Oˆt°ïèÞÖåÊTUíº¹\óè´Û:ü�†*w$’ë;W»ø}<<³Y[-­mN–æa\Ê4Ï{39Ñ1‡„R{ñ‡„;�žê4‹š<¾¿�Œ^û!ÕC§[c“Ùðö’ðË)o¹ËYñ-û=ö1ŒØd¿Ú|W°ˆéÂŽÓÊ´Ç‚‚/(ûsQÕ?Ë÷ªªžœkĤ‡ןD~­bÉ�MfÀ¦%è�?�ÙĆ‹&ba;£…j®Õ¯Îôz¾ýýÛmcž˜Vãè=?«ÃÓ|Ÿ›ëáÆÖŸËxÃÜ”œM©�L}/asT©'	‡]È]Ôà„¥)æ}0õ0ŠWP±.rR‚zuƒå­C¤&=Þ÷z	²ZiSÂ;êos&°²3*¡&‚$‰Má”d¡’QAMUT±#@ÑHæ†`æA�ÐP4£E9!…A‘…JI2
)3íC�R!B:„ð„5D
!E¢“ªõ@#P€‚ø¼–¹éb»—¾ìY
+ÊÌÞ5�‰Î…èânûD¾š(Ù¬êÙNÂߺò™ñCj
ËÏé릷ýµü'o_Âß½	�Ž1\SK³—ZZÓ’­ðÛX;aœ½¶§p)Õfg\®ß�Ó5¥•ñyðžfÖå屢Ûçòg~³œ1è'zÇ�ôÝ¥¾vZ�äÚÉÀ죪rôœ¦qÇi‘r§âÅ
i
JídE'ý½ÒíGD7ó{�9Ó!¨fá�ÎC3œÐWtèyl
­†{�V÷—ÆÖ„ã(N÷–“�Žø°!%¨—ñ«2ˆ,z]¥ì$*êF_!™È%ø¬p—â\Q“¼QF�—Õ†óžH¢H£2dÜ4Ú½ÎþYIôˆâÒ‡™Tª˜‰Mâh舗±\˜¨]\Ý-iL¾/ể1ààí0Ä}
t?ê¢Ç¢“×ØßݵӦì».eUU�m±îz�4
ûæj—7™ãÙÓ�¾¾FßW_]ôô¥‰©et03îhßñ¼&ÎsÛpx/áÃ�e�ï²[¯Î£8ÁMõxmçX7’¦–б^&Lh*ÿGW ,]¶bx¶�,žÛ6_©âÞê/)ͲâX§
£è²Ð ™±?ÅöDøã×3„Žª¤$GÙß½öwDî@‚�^±¸;ø�¡ç/©ìAjìs5ÆÓAEçS·u+Uל­âZünn
°ë˜Ãí823ëÅçt$°½²¸gè¬Å‰™z5cUPUFTtâ‹#4T:è¯=曋Ñx(­\VÖjj¹O͉“‰EÞÙ‡7�9±~ˆt4Éij‘ók3Rá†påÊ™R^�Úû�SÀNƇiÆ€U= ËáqÞƒ’PçË?vR5UYçL«$îþ7¤eÂ)Ùí¹¢ØSnÿ’8ÇØëO{>8Ãœ¤~Ó±¬‘¹Æ9\šÞç*Ï“M}© I­UdÎ×s—Úy¸¥«7Jí&ht9
µ�w7"²ðmùë3äY5èùœÝÖ·«‹.*ÕUª·nªÝ»v­]Æó'4•B¨ò;–+Ðup�ñø©–ú‘3cäw-L÷ÁÊ®s¯õ«¢š¢éÛÃåû¯�,?�Wðœ&1‘ÛT��z?ÇAls‘pÏ+¥ŠÛmtÞCzµ]€—ÔŒmâ¡Œ2$»Ú©ý®¿x’Î}ô�¯„Š‡>ž+våáGë¢RIÞ–q•ÞÕe¹£Zz•^A4úQ]Ód	W5]…VítŸ/)_*÷®U�g‹yÒ•/byøvo)àÎu;ð‡sŸL’ú€÷˜_Ò“œyIÌq�¤nÇ‘:J	"r$D U°UTRN.ïCáÈ	�¿+ªYËÌÅÉÁèÄ<­m¡¦_q+‰d`ÜÅÎC6Ć5@g‘s£òûùÌE"T±ëç'Mý%€Ê#3wœ
-–*ƒÞÈÒà�r~´û__·w[á+�]ÒðÏÒ\#ÃIgºôãØáç�ºlSTI
ʼq�¼Õíþ|þ,í*¦#òŽ@‚“a3¨wüuDÍÕÐ龯N{äVb8YÄ+ÿÆc·Î/u¾+eèH2º¤/ЇR{ 7s冊{",ds*¥¬9³û4ó·r23ÆñwÜfµâñë��Àà§Â½jÛm±•ÆÆ}™,!$iÝä"!'€X_L�§ØM¹áàºkÚýúˆüˆ9
fªßç~üž+xó0
}�‘z`õB˜ü¡íG0ßk7G�½ ¢lŒƒ¬QDFåw%h¿Jr3ÇÐŽï½üžWÑ~âøö⟋66L�)¤ZE*$8¡g¢ìñAêÑ*­½Lscs•Ù/쪉êƒ÷྿M8ÂÞþ;ê×êÙw¯JÆõÃ.‹W]2ÀT%fQ]¿+ÄЉ¥|lW½·“j¯?×›{›†kÔôödpoG'Ü&*‰û%Áæwø>MlØ™ïØó¬•I
Ì
"fpÌB¢	eÞ†�›(ÑÌ`ìpx41˜DÀZ1LJ‰Ši"¨ŠH‰%#§—÷<9L7[%(JmñØû­ñÇ›Íirrì´Ú`®Tdef&½ƒb†ã˜Îö1ëÐäKêžnmö„’GÑ
„ñI9£m=”l‡UtÛêñç³+àÆóc©€uѲ1¼^‘é|Ø{œ.M§2[��Ûã™\ÍÛ=/‹¨ãÙãƽúÓ¹ÆÈq›â’>HZw,l¨�@HcˆšÂ›zO/d´ç;}݇Ñ;œþärB³7”ÛÐõñe¢gQD(vüÎ*;Z–,FÃö8(ãöðv0XúašE³$õqÔK¯Ùó[È¿ÃðgWÙŒ7‡0|ò†Oª'‰"ãý­ý-»ëðw¦!ÖQøb‡˜@Šð�Ùí¥
"ã=L _­&ËNåÏUˆ�àH'Ãy§l+·£F!n]}|xÞ ŸªÛa=qC9"‹“?§Çh|T%Gµ¤—õäÔjh2
=Èë‚øq<Ðj¤(æ¨y„É"J¿§QÄ:ƒó¸¢a^ý	-F__ISî÷º˜3œÍ’»ý�X©¼ñþq„(ÕsXçÍ0Ûmè‰L0$“è;&({NŠ•¡
„))i½»íBj�ÈC-Èá4¥IJ9t Õ’e^ý—K	
ìßIßù7¡z=ÿ Þ–û©Õž–L?%�¿˜„v5ÑxÞv¾^Q¢Xqžå£³Ç¢ø»wú¦²ËÝ&3vËï²är¶›+H¬#dhîûò1ë³…{¼s,èÍ9Žù€Î�ëõ½Ñ„û!S±6€ŸH¼Gߪ'Ôª~éSóÕúü!CÆÿ§Ë?8û¿Éú‹n?ÿüá=ÙþE8ã'Óö¨Ã–ue�ôGòùXæ_ ùÜ|ï7Øÿ×ì>j¿°·»Ëü_òOíÃÃû¹,ÿÕà±üP…“ý8Ä"TdNw2¿rDŒ°²¨FÌÎá_ƒý3øð»ÕA‘
¡=„>´÷yŠÙðÒj�þt@é†2D?`�á�ùµ_ÑèŠÚ/÷ˆœÐ�ãõ "Ù
?¬§mSÜ*eY¿ÔÈJ¨N¢¨%ÿÐôÿ›×_»ü=�Ööç×ýQøÏÝìÿçD\î¥ßUì§çþc¹"fû!…AŒâ¦ïøžu^cQÉð(ö
"Ä!¤Á-®gÿp«a9âzy=„9VE®_§ï7eR5:>ÞA`ÅŽCöü?‘ÁÚ£õ>‹æ~7åmþ�k§öúÙ&÷wcø~ìÖg>?u©_¹ãûq>�ÿÃô¿í÷>byVgW¡ýŸ¾ÉIñ~£É=¦~wÊú¬üÜ?³±õwö¿•óžÇ°w}¯Ýً̇î?_Þ}N“Ëÿ‹ç¾¹þ\þûë^|äÁéµñþgÿ¿cô~?õ<Ÿû}×ﾋ÷þ�ïòü+çü>«`û¿¢Ùú~oø|_^Cètu¾7Ð~­¾ÿô?‰7óÿÏû_ÆýçÖjü_Àÿ?ÖÖ__|yÞ÷ò?}ü¯Wøò}ÿá}ïú[ë?y¿‹çÿ£üú?…é?è¾süßÇýOæÔü¯jÿKõú^ŸÜ}Ç[ò?#úߣûÞKÿVÞÓ�þ�· ü�´ðø¿ù~áI÷_Ôûοú?øß�Óþgæ/ïý�êÿûåýÿîÿÑûßðV~WæÙùß�ûÿÀþ†«ÿÒþ¿çó¿+óÿ:|ÿ_—à£öÙü¿ä_ô{_¥wó—üßòýþüô#0ú•ÏÅô?7ùÿð<¿âþÀþÞþ§ÍcÁ÷ŸïÿÆÂü/ Ä’/ÅûdÉú¢(ž¤
j	wöÿ¿Øêþûêº^Åßüþ×Çö؈ããDp**(¿o°Û†Ë*©¸Â2Š¢¨ï±wÄúA�û¯�þ¯°ñ½ØýÿëëþÏéÇðmó~»ú_¾Ï¡ŸcÝþ/_iÄ}!Ú|5ÜQÃ|Û9
µ=¾î󘕈/»T�OŒ¨’¨Âüòý§÷LþßÄÇûšþ¿ãøåÁû_¹÷¸|ÿì}Iã÷Kèq³lgö]¶©´
müØâßtÞ—÷þÖŸïüO¶ïú¾Ù{¿ÿ5úß?ûŸµ¯Öÿßãþ¥~ÞÜ7eîë(ÜìÁ5/ôÿÃÁ'â6$ñ¹|qï§�ß¡Ö³ëþû¥ä~·±ïgûŸ_ôãþgwTubcù
‡ã)á£ÑõÿþhÎ_1»ßôü?³þwÿ_q÷þ=Ÿ÷î—ù¹œ‡Íô]÷¤høü÷>—l¼D@
<€Àˆ
7๗÷j'~zö²}Oÿè7î¿Íý¡½ŸñÛþ½³¤ûŽ[é¿kÚÿG§úŒ{e-åZו
ƒ}[ZøËãþ·øßÿ·�3뿽õ?ž|¯áñÿo÷Ÿ¯ü¿màÿßóOî}Çä}wò0{¯WbÚïýÆö÷ÿ[H}
„jp(�¡¾ŸÔwÄÝgü.’þŸû\gøýo¯ÿ?‡í¹d«ã{¿WäßüGc>¯ù1¦§¼fà(k]JnozßÉûÿ¤ý÷ìiú_¦ü­Ò”ÿGÕ~·»Úþõ¾—ûßøÿãâuŒšÜ‹¬Q�æ_aÚ¬›
ñ#
Ê!&¯häzÀ7••AWu·�MÎ
¾ƒé¾’¡ÛEó½¿Ûô?Xù§ÿŸ÷ú<ßëýÏžoÙü/³èýF�øÿOù¿(ÿ×üü;IÈp2
¨ž²ˆz‹Ê½¾6âá¯ësÿý¿ÜÿÞg±üŸCæþïìÿýý_
íþ—ô¿Õÿ¯ÿY|WØ~·ÌüŸ•èùž‹NÊÿŽ�þÿćó¿G~;Çlzÿ~:žœN+:*÷§ÑúñõûáaÖ•‡{Eg²u�UB±}»ŽÃ¾ÁÌ*ÔÌzS~Éúÿëú_uü
þ·ø¿·õàýɲúûVYô¾ûﾓù?eÿ/#è<Ÿ÷g
­¯ö8Ùû–MìJ›2|Ü´S¯å~WðÏŒð—æ>¿üSþïì¾×OØGþ¾×Êê}ï?£ö¿]ÿÏêÿ#Úz¹¶A†D
7Aà%
H‹	@
¿¸H	Ä›c_ÇÏ?ÅwýòBI$$-r�Ôy£ÿ‰¦û8f©¿'úÏ>±äÞ½#¨ÿKìv´9¾x�UO˜U¢¥W+)äp©¨ÂCðýs!¬<�9(´X8�›ÑüÊ¿ìSíù\ôj£ƒP³�È¢yžÙÿ
úà¢<æLIú*+�eUUU_øY`Ö̆*ÌjæïÄÄô0Ò7ã3oöþLÞÕY‰Qu¢™
Ö B?\3ûØ“óƒ@6ãO›Ì¸÷p.á'îÝü¹ÿfeyù!tåêœø\ÿûÞM΢Ñ6�†»1wy9˜�å‡7rMÙ›Nö¨üÝ9Ö1d	ÁÓønr;ò•ÊF§D�–Þƒ?’ª˜Óý¤©2݈ææq±m"ˈö̪ª´Ö‹yÎÌØ¡2“¥CŠF´b’q5NØ(g˜º�ÒéßÎËnë§?Š�¿óûùÇèBˆr!Ûö+ùgNý-S/l)‘H$ÉÞœýXXsÀÝ´ëå<&ÛŠ!Ì@ž
|PB ‚"*wu©ÚPÏÉ}Ø麌¯rO–ζ—þø¾Ôá4Íçþâÿ´÷yâZƒl�—eœõì?ŠŒF
H0T– PÚ	O—àÊT+.K¥E(;¼&¶‡‘˜~[‘—®ãÛ4�›#ÞÄÉš&i)(ª	&¤¡Xj\‚€ ¢"`J=±5r�qš×Þ»ößêÿ“ÿƒËßËY�ÔŽ©Þè¡¢
r;Ö¤‹ª¥8-'¤c01ªÌ?ãz*éݘŸ¡ùƒÀì�Äh÷}éßëõ—Ëãû‘Cš20’FN'úÜyQÚ€Ønçµ°äÃ^Ôé?ðyÁ(,�'V¢ÄÐ|‘
1ò¶žÌî(i³_&c6äD‘P1LHG($Ä—†bÂÌ!"1Å’^àÓ“§3ÉÆ"Ho)c¬�ª!¢d(T¡§3Ššf‚J("¹	¥ÈZBN1ôi°rB§í`!Ý£):FM¬
Z#¤ÈoX:…É;ó”ÓŸS4õv‡0
¡•hâ
Ò=¬ºÄƒŒ$û)v€n¾�'‹í_
1PM­.!ôŠ‰M‡ssòIó8¨ÛíÍ�w4Jí}æÛt;õfÔi&d9	 ‰øo•ƒË÷þˆ£:„ñëË1ðLxB ±bPkâ�±3¼gÝ‘ïŠ~ýÞ¿[W#)wC¹˜3ÿwe·T^†î{[9Ï‹
Ò×¾”,ÆŒðçÙÞÃxg	šlhÉ&
"ƒÃÿs&K¤(ŒlȱrÞåQ(s^`Ò­dxÓª·E)+§Wp¿È8Ð¥qœQÄÕèâ}Ç‹–MÉ"|r?«<.zͺwðY¿‘À¨¨
ƒ*¶§d?Ø Â��ÈEøAÚµ9¤&D]GQËÛ-‚û¾‰*Ú�$’*Ò:r‘Ú1-öÍÊ
pÚ8¨ùš7¶¾6Ónº;þ_AÞ�þï†8b‡MÌ %+MÒ„Â÷D&B™eR5dÇ÷=È>ûL'°ºûÞ“£�ÚûÏÍêÿKgâ{ΞþájpÕv»wÐ{…7…{ÑC’”Â�ÌøW¶ÆÇ÷UÞ!‘×ìê(	hlù²&eš‡u»	ÙcXû¨D(ÛOˆ�JúN›ª¿[v·Ÿ_	“Þ'´xÒ‡„'ºtîþΞyäƒ HH„‚Bw5xzø`&¦©}îÊ
?%…$TDúõk­9‰DOǬMA„*Qãñð>:‚Ng0‚îŠËˆCº‹´_ÏÙ»œ:ˆÜp“¥�8¨i*bù†_%Y…ÿ1@˜úWÄ7p¼P±›wÕ׉3zŠ¼~b„¶X;áXSž¨Ñ[ÝBê�³'{4zø¶ú/›¼œŽ:ˆÄƒ�·˜._auñCГ¤8²´”xdÓ9v¿�{
ÿ
¥O܉¹LÞ„:ï[0�‘:LáŠèɸÍ=>dæÙîI$Œ$%S>D+z\­»û]OËOvü•Uq·{QŽ»&,M±¨>߯×è¸\÷¹lº8f2ç$û=ÏÊçÈnÄ�QEŸ·päGª®nO	Fˆ±É1Çy —ÖB4žÄyQ/Œµ‡Ó°1w»Œœ‚CV±¤ÞóJ
ÓÔâAtdCJŽT^&e6½\C¶¶¢pñ­í}8ŸhÔŽøùoGvvŒåW½ùËù,vDîÂÐ0òКejdL²í‚úú9X#;F¤ôÇÁ<pYŽ9R,ãd¤\õ‘F‹>
û¶º™
©B¦„JÎ(­À?8Dl�‚:ºô‚6E+ì|@øǵ¤\SÚ´J‡éèLNƒv«lsÞتyhÊ—Û@
!­/›p¥KFÊ	XÓ†7G0á¤)‘jûh
šböJ-F’ˆ‹ÖKø�çê5/ËD=D�”øÒÌ­6Íhf¸7”Ȥ€x¯âÃøpÅ,IAF”RàsoµÉÜ@=ä˜çÑ¥bhw¢ópÂì›$�ð}þ60Š¯54c˜�ˆ,ä
•s@÷L¾wÿ/n)PB4öM){|dy´?éí^>ðú1þ§Ò×É>JÀ¿©GßÝÎÿë?¾Ñõ&�ŒÁïšþ²ÆìCYtêŽYÿ°pOXW3ËQLEõßr�g]T³¾÷¢Ç´½#£õ
ÖñŽDÎõr�=7]LóØÍÃÕ‹e^�çJ¹S¨÷<iÒ•“zG¯ ¤MKá�œE ©$$®ã<3„_sLqQ’8ç—…{ä˜ngÞ˜/—hó�åñ¶6oª—ÍúÜØžvËiO¨Ù}TsåbëžTh«BùK¢¶Û&
ˆ®ŠV5Œt¢O�öx†Fîtû°?b¿©%vÔ¦X—Uü‡{fº!jD�¾3_´—‰H:ÒI.·#Þ‚e@Ä*\7úBÝyr#tÇZ6#Ço„µSƒ®�÷‰ðluˆ9ÌúÕÛã°ø°ÍdÁU0X˜GJ�±î&•Kæ1áFü»w66fÑÄ=…9}œ§su¥¸]í§•¶žêÅó‰ðÿ³áùà–9drìÙ=äï]5�¬‘Á®AY•D[üu TÚXÃÜ©G¤"p­L àlhg!Âîᄉ^ÏW·ŽÆÇVÏr�7w8ñX²Ø ÚFzvtÛxj÷©2×QPàƒNÑ2Z\‡Lw
i$Ž*Sˆš“±¬º÷
jXHÙMr�­©‚À·\S`Ör'²)TÞîQMfåÅI€C\{&û

™&*ms’epO:büLÜ6‡Ò¿¸$ü+û:Ø{Aôâú´m,
†UDëV)Ǫ‚ò!¡´Ê"[O..åú1¯°:
ê\Œ)ËÄX÷½"¯õôD¢È¥Àk¥ÒDPªuÁžé‚†]*èõÿp­æ
òö=+å]ŸXþLÚ[�¥sPân¤ÄÅq0Åä.Ö"B»wn›†ï~É¿g,êé׆øïð�¯‹†;v°ÍØ
»†• e0¦Ðè¢"tQ^³	tXìDF}Õ™qˆ„ëÛKæ]p¦Yá•7RdmáÙã‹
‚;ðL4Äèyaž^C�››Îë:Û‘S4Ôswõ\ÅuDûüò¡À=†F|{/T•YEÆÈìÚa'†xýffÄïžz!FE_†9Ï’ý茱óO´Ú|Q©¿©_i�e�Vþß !_n'BRL@wב]O[ZPسÉϽéÍzIê´¹:?—â|XŽ$QC—Ùù<3B
~9ÙÂàe…l
ž*M¬²=òƒû<�m
±ñ°âÖ>7—/Ù*sÖuÌmäh¶XÆaÑš?„—m£©-úÚ{'÷º¥çë“qƒ»â†ðrkwpÏÍ3á~ïf�YŽ}DñÂ�†¥t,,É,èý¸nwIÜ-³q¤Rq²!=pª\¨ƒ´Ù‰‘Ñk¢=LR?ŸsÍ°à|yÍ葋ЦØúyß�#¶¹ø›MŽCDÏN+|¸ßì<Èé‡mݽÞø1DöP9Þqc…uç>3Ôë×[×>�ýù‚}&¤ÄÂK°ï>·ü}Ÿfòrº-–Õ�œÛ—’8ø,Ù•üÿÇíå%˲äÓç
Ho.¶†è~Ýzs³c.ß*;Cºnã¹ñ77ß�Ë1eXYçí¶“»Z×6]Wr…Ø—q$—ÖŽmj¥…ÊÌ*ÌY7ä^³gÞÌ.Yî]>‡ÞÞý�ØÓî†)8üɘˆ8‡$žˆz·Ù¼ä‘ò¯€¤—èæ�
ºd¤åèñ·MõˆNÀã‹S�
oTÖxÎv$Vܦ¹ï¨éöŹˆƒ.v&Œð·~/Ôü*ÉI'z¹R–-E#ò»·›¹×ƒ>ÓÛ¨â¹ëZi{-9Pì³s×<¸n™·ŸÀüÂýÓ¬L¯/B›fÑÞê$TÍ€¦´= ‰•†T	É-áȘ{pHþVÒe½ÎþqèpÃ[¿ª±!C›°™²·Ë~åq‹�”_¶÷Àc®äÓ[±Uαøës×^Òdºwt�½]ÃC5÷,º÷
eãçnùü¬¾®÷º
kœx¡æ¼ê¬æÖ„Ÿ‡#Šôa_±GÀX–5Sp„$yv_óá–ç‰ßU6M.)ãoœ9•UEbØRo=™QwڢƑzñåtüž¨?:ktòƒÙŸc4L$7ƒo¿Òh‹Ìçº?·¾íž1M4‘:Ñ曼Ú'
$FlëWn©·…å91©(2ã5jӌҩbL°å÷åRÈ‘¾Iýòå¨Ò�¹nýi¨‡åˆlÝ_4N¯Ëû[#öcžur.ƒõò{\”¦Æ–\mmdþKm§4®Lyý£ï@Í5ø�ë¨rd€éT$ÑÅç«ÁG�m¦S³¶ë’œ�º°q‘…EAE#©ú:�xèvÛÛÀñ;%fTÑU�2´89A•…M¡¤E%€J@l>ɪ_³¦gf½Újøζí�ôn=ξ+èÈ°B#$�‘r�é5ÞòälüÑŸy¿¾Ô`<‘£—Öö�Züä}�PÌèoé;sØ[ùŠ;òCj…/çbl�þÝ»!bOÀçùsÌ„ŒÄÐ2„$Hgvµ}3�‰”��ò6˜'Ò\ÁƒÖQ{cÃ^Sâ£$�HätÓæSoRÕˆ^rT•PI�vFS˜‹Ï®L87ö‘Ù7ÃŽ^éÈ VÓ�N¾7+åŠãÚ;Ó9¹ø:‹`äƒG'm “Oá)�$¥:{<}м„æùs
¹ý_×±»Y+èý^©5½ב·�Ó^œUj#Ö5ÊÅËøír7ôŒÈŒ)�ÃI¡J¼Ü‘£ƒ�É¿Y¹Cœ$ƒv*ôèðlb*©ŸbZ3?Kéú´ZUEGðógºÿi²?–KoÉðÌѼï=þßv»kÝp­-ªž(®G¤\~ð,bÀ
† p@q4"žõÚ1ñ’Y3ÔseŽRdIÕ£iûút’Hj#ñíСŒ:o`fdÄU2Þ4B¢xåfD^ÖêêðI" "dêI¥8OëxXåW9ÎZî6L#’JU^Cl+öÝ)¬:P¸a0w©ñøÝæx"2•5ìa³_Šï`À^	ÓlnN¾¼›¬ºTgõp$á´ÐŽXj9÷Q
³ªÎ¯��ΔR ×}œñ7ît‡žá6¸e–É5FÔˆ¾�Ý2ÇÇ·;‚zmO·ï~ÕÏ>ðÄòY*tc»Æ¨c �ÝØ“´¾E­$ípJŠ†6U*Pªõ>Ä­HÝ"k2ž3~75Éôa®væ©A|Þ¬ñ¸©Èåê½áöZÑ=fòžL|
%ÄÐß)Ý×6¨”{(Î êì«ýÎåÜpë±>ßw•á2 ߎ£?B }Z;ŽAêvdÀ‰3ãuE-+I—7åßÛÀí �L"h�‚É ðÐIL9çù±Øç‹ÒqmjÓu)�DÖ§’>¸a´3±œœ(äSöñÁÇ×omØTÝGªcš*��H³Èþ^°_	ûn¾)%á˜1ƜְzÈ;§
õ²Õ)¡É…“®rˆ\j„€óªçU'Úé3›²!–~ú�¼ý~}§p½ð1ImµUÐ×#t{”§‹SBÎò|WVr½½{¾çú7ç4ãE`^ZJö·X׸À>ï/ÜÑ;Сר‚Â$Š†°<Ü(9ß‹³èÉóí\wÒ
U4+pF�YU(q�”.f
‘£$NŽ¾6AÎe•pÛæ4n©†¹¥ŠÆRvZL'&`Kû¶:ä#H9
kÏÒÁm�ðvœgNÏ
ƒHQÒ׫�vÍQ9fqÐîvÙËÛzM‡±TsÅX(̵ÎU¾«È›~,±¤UÈˈݘÁ‚$9舷<üâMc ‚e�â[G釷Ú(Î
$€lG1ÂàAw’ƒGWxÈû0ríéµ&hm}6,nmf ÜL'U…q‚!ƪßrÁ�Ùüšå+K4ZÙ×juE§¨:†» JŽéymqw­ñu�U_Zß�¤ŽEtWvßµ€Þ6Y�—ZCwfrûJhßu¼oçÊa�î»zo2nÅüp}3@«†ÊÌæ®_�™pÛ¹·5ú}+s)�VÚeYâÆï"ÊåU®ÖÜf%ÞpÅJÝ8�‰›VV!.Ãï©züôO·cß8gsšJê$#j V)¦#À[™î(�Tsa]Jf‘³+†Û¿Ì••äFü*éÒý¯6mEj65ÅöÇ7;ض-û¶»^ߤhÞ¯£ôXOoÊØ2]ë{ÆQ½÷›G`9èçJDz[³ºE_Ó‰•oC,|¤ÈK¦†¥jR‹•W£MR¶xã¿{%VWMQ´	UoxÎÊ+xÐs¬JuYÆIã’"GXÔ<±t4�Ç-u�|öPAÆÙ$Á¿‚àÜ™Ù%f¦=÷ë‹$ömÉc• ù8²^—zÉ,¹7Ƚ|¯d­:¾3Í“	møk,+÷Ö=óä¹è|¬Éiÿ
¿ö«¥¼jÏ&o©%sïvëêø?-±ÒV©§{õx·öº¾óræìíwJ¨©Nƒ¬\\­¢&:ñ¹}�_;Ö7¶ypªåF1p·%ø]¤Ý˧Nš|R8ÓªFÕª£$Ú8¨ÚÇLœLžɨÚõ
Ýãƒ,¼×�
®ŽIëå�ƒveSÌnz¡´¼åAWipÎÌjʨ“*9¢iÞWåpå’Y8«Ò[¬Ú¸Æ²K»^‚'‘�ŽUG)Y¡qŽ£Ò õæ­£{–0iUuW
º¡¨¥
Ag”]3Ø»0KuëÈ$¾D+¹Gì×÷m�ÕÊî~GAx0W7ð&lg©B¹4‚a#ÓBá‡púpCg2ÊÂ& ËÄ 7&Þ\[?aäL‚÷›J|,ǽŸõ�Ší!úí[Œ¼‚ LmCÌâi’AíÙîíí7º?}ÁØÛ©çuº›úúù…_äôáÇpÁ/®ÆP(‚	`ˆJþ¿˜Óð+?g»ì|J¾-
î�é]«è<Üi1Ë}eIå”0
€c¨Wµ¹Ž9D.I’—òI«ø÷ÈÏ‹\ÿW1ŽTöÎYÐï÷?ýöœ¤óª²n�OIˆ>–(Œåm
e¯“I„3ǶțŸ�½šwCSf®Â�pÔ÷§zâ0!OXðòu˜˜�ˆžÎ5ìœr럺y·Û‰!!&¼¶—ð'Ùñq9 »ðyÃŽœ¢rÖñNÁÍÕ<õÅ>Ày6ówt
QzõbÌWÁ�¡PET::7«¿èò…”…ú7ŒšŠîàS>É`d¡HwE¤ÐªW}ëpkNírÊý"¾‡ÿLÂ*Õ΂¤îµåŠ»±É‘ƒ¹xýŸ“Å¢w&G.u#7I÷°Q\r¹Z˜ß#âvÓz�€ïw|™ÿ§¿Úã9äÃí–AnÄ"&4é4n6å+»  ÈÕACÉ´P7£v9‘A¼0Œ>„­ž'ÄžÁ}‡à܉ùQ=ÃÈ«ÏëÆÑøxÛíÞR¡KAK1CEz%fh‰¢r2’" ¢JB
h
B`”d�É**È
B�)
�>ÿÏíÛÙì÷5=}¥3Ílh¦ŠõHÉãŽÒ�„•‘ñYz|—¢;¶Ž‰R ‰Ô oµƒ—òH/iR?àb9îöA~ª
ÊeÃ&T"@8$C“—Ù“#¬ó݆à;A?b ààùà>5$ŸYû{Óa:¸ž×h†GçOÛ“—½ò�4£üŸR|edá7­ÁŸnÛ47
†Etå³L n�d&ºèÞGìÊ'L5ØÕ»£úUr%Ë2\@B¹†é¼)œ‘á¬#·ÅÄ™“ÓÒU?SUvèíh­�±�dˆm³™"4Í©*XoÓ»Ï~¾�9ûœ+êˆ1›;/KÏ1ª>ß^ÍkÍídz"m�!&©ôD±+²*1®p„Q›úUï~YWkà$ 61´ýA¾©Tì,N½íá€ÆÛ“L$ȪT”à^»ÄÖ¨4Jˆ·°ÎVrIŠ(¥¦Ø`×PèI!�Óº?#l`¡]ab^)á›q–cll¬�‡Ó—B@4Û™9úCsù®jÙ¦š]º¯Ìë£ý~®j‡Ëòtë}$ö|¥Û¡»t^>L7Þ‡ÏXȆÇ]õ/ƒ½mõ9<±_ŠB!›°v.apxçbIKdBøªB´ ·td‘³8¡‰ùࢅ2m¸ÏäâÈûÅìøg„HP¢Ä)Jf–$
cË×øl[ó¿9¦I5äÁ…Lô’‹!˜0Í’T°%�«ºœEíç9Î2•áÁôüQÐ~dú|‡Ý€ë™k)ö£D´êgó[QZ†˜ÌÂ6‰cìŸTá3LTsùZ"4‰EQ¨ouÐ÷*á:ú|“®³%vl’põÜäeì,¼®]‘ê-£Sk_~â¨)6‡q#.Ð�âVéZŽæ2¨ÉÇ\‰B©0Pí*´²1{#9�÷-¼×»˜gÀ—¿9d¬”BšE‚l?FEWÖºkzœbˆ¢"ëþ¬åç"ž¨ƒ÷'
áªLÒ¥Þ²pàm]GÓü|ŸOuýO©‚+Ž´ì,í¢®‚³j¤áì§â_$’È2ô”er¡ohâÓFéuhLKŸ°Pªe¾+,…:¨†	1þ’ÚK¸¯·sc¿µüóßÁŽÌŽû"ÇK3Îgö	=Æ3k�êvÙ/ÛïµîÆK]0PI]á¶i•tÔM:ø+iB‡[ÀñÂ!ZE¶ò± •‘>.n‡p’æ4¨Õ^ÃzkÕ¡R*DÄáß³D±…’Hž�SºëA_;ɺ;°ä©eÞ ˆ†x]rå¿æžJÕ«mõÒRÞ
°î4!§³¼ð37”ÿW?E›æë·žúÚâCáÝ�
ãÑnºê°0²Ã{—èÇÔir

 t×м£Ñ±ú^{C|ÇÅ�!;ßž6éö;§z$ðMµZÞènu�xÎÝUL¯}èHÊo�ÝŸ¾xyŠzìy”`äŽÊûeèAi±ÎÁc…é¹ýUw$‘ú�žYÛÒƒóF˜ÒÓoû5Ϧžø§—yw…*ÿÅUŸ­©Bt‘	Ì©{Åï…ßúáãŒèÓG-Û·c_	“·?G’ãЂ÷„©#J9…ä®Ü¡e
Ùm퉙$/JÎÊÚËd²ÌúÐMœmÕ¿±ÚY‘øŸû൙‚�µòÙ›Ù§IŽk>û�gK�
ÔÔ<±8mB¼Ý_hŠ¾W—Df¤x”IЉ)w\´ãuÍîõ:;Kzicï`Ògªî÷šîbý>	Ì�“j832ªŠLËSsGÏó)òi†ðL�œÉ�Í�UUWA ôiÒó×MŠé62Vˆk‹À xúªª°…5o!™d<·„òˆŠG!>–FDáàL‡)Á‘Õv‘°-ýŽ€÷÷¦ß±é°Z
·Œ‰
Žÿj“Ñ$Óôw¾ßNüœc­RâÏÓa
Ldýÿ	îÜÚÏdÌ=uäzØ›.éGâ†0É�%ùK{£-ß„ÔÅ‘”wòð ¿´s–+×MšwëVGÑ|pç¸0™§>¿]ÕÛ‘’£;ýßâ7iÑ
çBîA¤ÅU¬k«ØBwŽŠ Èæ5¸¾‰‰9öæÏÝ|7ÝšëÛ‡'rjíÔñGNëµÝô›ƒ¶hÁ^µ¤Lcw~PyM›žwñÏŠ²Î±Â“'BÖDš)lðw·H~á÷°öùlâJ
X˧ü½ŸªþKxÂI¹Õ1c»Ðæ4[~(G�mFÏŒV¼¾´A‡LôˆäÆ1‰ü¼w×ì®gã„÷ow1÷=4áx�Tú;¯;˜ÅÍŽëÆv6�j¯aÙ×%¶ÎÏQhïT!¸Ø:sÓoÊ¡K
Ê ÷Ž~Rm¿Æøo‡AÄ"º UÌsœ×µIŽ–ïâl:mûTž—$Ôß͹GO_4¤9×REËzgbïãß>;yÝ»1™ô¨4î�KÀìâù­6iȸžeu×åçß–*žeÆ^–HG´JDöU#Ž/>Þ93¼§¼]¼'g¯f0tî¿>8MÈF«íäõG»Ž˜Ú‹Ã�:iÏAn–$OÓ;û_«µCmÃåâ"+´ÛüU5æ¡ÂʓʪµU;òÙL—ÞKžÚ#�%·–ÇmÁ’³ïÞý×µ$½:ì=ÅÊaNüÚXœW¨Y¶VnfÛœJ²ô1gÙßµßÇ‚�5ëô$’KXþÏò­rïò(ðôC·Ó÷®ùš–ˆŽ`»ý4ïVAð-n'
U¡Ÿ×äòH*‡}áãÓ&g}æe�	mx?kä×”°úÑPÙmØËBö|þèm.V0ABcú}]#6ð»F'ëØŠÉ'¬ì½îà„J–>ÔÝÜMµ ƒ÷UVÙÛrW:5UY§Ó¿;£¢ú,Êu¨!·,zÖ¢Zf‹kLæüxsÊG†ìï9£
ÏÑ’ëx;þ.&¹`X˜ÙÖk]Ò[nËÏñôˆKGë´¥9ª•V¶l6«çUš“'L‰XO:¯
#}Íó�G¬
»'l
MŽA‰°yÃÑÁ]�|Ù×3˜·AÎᩤ½' ²czfÀ5—„ä{ñ9¶o²¦@qNdy®¡›€Ï$]½h’Y1Ãx±¤Q\úç?_̤BUµùú5çÆ÷œïSöz±ÍqmF奥ßÏÐXˇi£€îí£²çÑGêÞrnNÎ>2.q׫G«QGÜx—ß…œdŸŠ‹ù÷ÑÚšøªt˜ëÃy—µŸÀnídĆÖ6êü•M¨r¹]àv�˜õuì§dm^JY8T[1µHR¼`YM1õD—®±2Ç€�뇺$ŠØëòðO~ü—€uÆé¶äC`É^ÚóŸl¼{Ð’H@ÍP×[ éÞô§>�Øè]$Ü|óÎG¯Ñóàà¸w]têÜ7qnE³°êxÛØÞD‹E˜%D‹]9ðÓU2(a—N–¸köÝ.4LƒÇ£Ô(êÍ·µÚ†Ía©¸^|
ó<».NqÇnîãz„ò°v	ŽqS¸mÇ^A‚ÇÏêvÝHƒ»¶ÚÖ#ç
¼OSZç”zÕÎZÂx\úVã�Ê«Ù7aŒ AåîÆNfµÆ;wóÄ·#éiÝ—µ,ñãì=Iª]ëÒ¶ÎP½L—^ÚÑo%p
&vZƒ¯‰¢Ä'=6QZZ#£d&„	F
çw^-³“¿d
6Œ¼8ï$Õ+­-Ùõ়½»ôÒIøXÖ0xgIþxNëgå| ¦�ɶžo_ƒE½·ê·Œøí8Žÿ?M¶Æþ؈‡ùW–Ë>màéi8%¡ùÒŠi¢¥Hò(]e7à55hR|6Ï>À©±z’Ú/]hJ•ÃTrƒÓN˜‰2Å3ÒRä0º6×5âG¦k}±&Sð¾%nVe&V­�‘ÚcBì£§%„IZÂKÀì;Nüâçnµ+Ûlxsð^KâÏ.Y$ÓBKØñÃzftxw¶O�­�Ìkd“žâ
Ž\—"	gC›¤»zW]Tµl-C²Ø–«pêëæÛ\´}ùî¿'&äÜž]
]ž¶ô¿Ã~„9³�téð tÍ)/¬M(µ‡+ªv=G ÷›Š@îÍÀðå”~PemÛkXHëûSÓ¹$ýlS“‡_¾Í=†ÂMíî9ø9Ì�nHY’ès›·9×6á™>¼0ÌÁh¤hä„læ'S€âleq‹0N¸4ÑEèÙ˜lÍR²Õ¸Ñn­Te6ÛXÕpuô}[q×^Ù£vÒÛ)ld¸yÍÅ
mª ¥¢’©¨“R]CÉ:Èí˜3…}•¿?ï½—ÉíŸ:>s˜»ñ¢än¿A`û?¯^Y�)Re$Ÿ/Ïs¿úè»ÿ2/¯yêð‚ËäXãüb44Ù¿‡Õ(’uÑáö«T{Cœð¥Ÿño¼½×?TŠÞ51‚‚�ÞN‹0¢(†(ˆ¢3Ë°°L¾Ù¼d3 ‰UÅtÊ„a-Ìn?n
ë"“u8Ž?ºbkáÓB~üo$�±U8²ª¤

Â""""""""ª¾¹µà:ˆpš¥ÌƪŠ2åÐýÓ·išt
Ìi1„´iD¸ßQÂ!¤ÓŠ&f�á“G|sˆðz,)!Ó¥;Ö+‹­¹kÞŠwkxáÒM…
\¬\ú•ç�¥Aì“á<0½½d^»0º4"‘‚’1… z˜�ê‡wH"T&Ç‹U'ÈAúÏççc¹q=�þJ»Ïeâåý1ªÞ¢
¦O¥Nœ‰š¯g7�Æc¬Å€É„~ÐÖÕ÷Ûƒ+³EÙrd1 ˆ§°÷öf¹{LùjÀ#s¢‚ûS Ü�ÄŠ¼k™™lÈû—ç…®(ˆª¯˜³¥Bï|kQñžS©¼]Ê霙‚×[QðÃU½“çß·ÄßÔÜ5z*æ霗q׆;7$|YJ;ô}' Ê!0ª ¦Ù4…ÖF¨è÷z5O®Ô˜Œ&íâIÝ™T:÷_§ñIÝ/ìAåS' ¦ô?¾f[M‡c…ïZIQZ«,�Yg‘Þhýóé1Ùz�ù¤èÈ(t‚@"`‘ �  I!üU0€°ÄCU
Ü‹ö¼À¾‹ù³àn „jq:Ϥ¾|ÁþdBðcD¨@’ÑòöûQ"ÝÁý#‡¹�«Fe’è2Ž÷P;›zª»p”IÓ¨ä‹6ÂíëF9CÎH¾�DâÌ‹Ï<-QÓ”L�ƒµ¨¢¢’ßðB*ÜÉQ¥Q‘F’w£ ã‘ðã'P¾§€Ân³ó}ÿ»ÓÉ—ogi´×—I2c|¦PHqª¨T©B¬D�)“Ä:ìž2¤*GñŸ{ìž�êedí0øò&ü$$ì¾�Ÿ´‹ñ"ïEÀ=ÉŸ§i£Óî�œeAM|>æ�¶£âgh·†ýIÚyîn9Á~�ˆ°ÑòG­lü¨fW€±Éo>¢1«˜�ÈúÕÇ‚Ü•Xa¯�µžîs¤‚*D
›Ñ¡J?Â!	Ó¸a�ºÌËXA”ª(¤ûÖMÁŸ‚Ô•k#±'6åÜÈ’B½«{ò¾¡ñŒ,íÆU`»óßòòö=µÙž’ÉÑ2b|dR&£TPŽ$�r;]‘ªÃÓŽˆÔˆ—o¤p+Žb†r¤J$vVèsÙ=•‘AkŒqÇ'-ê¸ÃÈ¨“‹ãhAUƒlëû±„zGo&¡A�º�Ë)ïß¡Z]ÒLh9Môž¯Cé?õúaxcúñ«GY2
&ÕU§!²Ñ _Nó+¢ëû ‰Ðy±°b
Ê.VmÌïv5ì”ä p;¬éñ1/5¹ö?õÅ-jªª¢£mùŒ°}çZIQág«y|s21•»
k1!‡	ÐU|¢¤&eêTè<§®ªÔ)Ê00=ã½È$¶g‹É]WŸH/D5×΋Ì}ÜÒq£Nlî0¿á>SÝtNc<ô#åúÎiçvͱªA·TƒÙ$£%õnàn …›’
IÖ¥ÃÄD‡PôcéDÂ#ªEˆ¶B”kNj^ΣMXYÉ_Øš*†¡0ˆ›)1@°®³ÄwQnž·¯mÿ&ei«>Øvz6Îœ3Ìñ�„a|•åʪ•)ˆÃ*1·
õ÷�j>oŽ6xÍBÛPj|>ð r‘@.D˜*Ûê¦!gÎøóœŽG*÷Hñ›²�ªH´W
ä*BÄv,‚’ðg³©eëøf3©në*ó§»Æþü]ɼ0Ã>ë•G<>À£×‰>L\#Ü�
‡ñ‘/�!=?6^eïõ¾ú.ž�uGÞkÚ¿ÎëEî”àÕ@°uy|øýcÇ@½‹ËÍ·甲t¼eŽø7ûœß"-³‚é:¥j+Åßð:»ïëá¸N1™òòQßÀaRõ戨Rè�]C7ˆÌB(š›j§··Ý�Å«È:OHŸ1Ά`wi(À¨÷gurùŽ°YC@¶çÓù\>ÑÏÓtú]’™£Û#©Õ<
¡¤ijbô»vˆ9ôêÔ¿�FQqO­
F³–d$ nª6ð‚Û¯KÜ^›gÅ–iøý}×±6i^äðÄ>äyz€:t=Óêió|KåП§|uTUe‘U[¨Õ•"Ð¥×Í…Ôß´}Oùè6àp6×Ñižëµ�ÞÇò~ÅåîÖÙ8„#ËÌ[Z�Å
‡Ñ >^>”_OÙ0♳_O.íð©”Eî'F=?UïIg›—«ê‚ïÄã—šPüußì3º|ÍŽˆåêœzjª¨ôç#îƒ<ª\4
‡»²f¾›|öèËy·OUëÔûnÉGF§â…)a¼ÉQBª¼ë9$± È"‚&¨kÁý÷ž·;m¶ßI$’I$’I$’I$’I$’I$’BFØ.NY$ŽËd’Lù¼Ü&ó̱	Ë*�èÀ>ÄP(„…B¢Zcïyì{ooØò~¹ÕˆlŒŽÈNŸN3²ÛïÃÕZ·¸ªÑÖñ$™í¶àõ£Œ’y<^‡0]ƒxv2ç¿ë“âæÎiÛ9'		ÖHNÔ!Ûk­À±�-$‡“ÅÏ>LvzKãòôBdB¹|‚QÙT‰l¤¬¨|Œ2ª¥Œûò’‹àÁ¸á°�!(cÓæð»›a¼ÿYÈäH@öù~m_úøÎhè™Z4kJÂ|ˆ]�ˆ¦TT¶PÐöÕ%ø¶]ÐLØz³	MÖ–>9N”uÚ$”¾H2…júd®!£êª-CÁàÎ�×2׸¯ZI"ð’søRI5Å¢‚@¯º‚'»@Fx©Y&,Nvé wN‘‚ÝOÕOµÛUݦD €&§ÇúëI&”9A²cðü&
Ë'ûLƒ·-SõA?>}ÝO`ú÷]2kߨñï­ö›dt¯‡_˜ÒÛômèoÆ0ÀXC¬e5H½´‹{öC†¿>9"÷ïõQ{{Ú*ëUïœÀ¸^�iD©JqL×[\—�º|.A¤—ˆÞ±™#Æ4gHî  *¢
û$#’ZãÄE®ÇGT	7/í¡ ¼Ë¹‡µÌþª+ â@ûâDÇhsCyñÓ>ÕŒ.ãÆ7’Ó…¶ËÍ}3¾	ö‹›ÈNÉ”’N\ÚLÀ\4†X< 2‡õ~¡@�ÂLҙф�Åb]¿ŸÀcaǪ.lò Ì<¿¸_WºÐ_g‡¡ÈÊ>îú¿QgððcÂ�$»Ý¼àcsØüs�‹—X˜ëEEǯ>Ð�ÍÍëW¿åˆyÑvúíÓ¿ÚEÇÛEßVEü6fñ’q;ÕÆüfÏêêìàš ßÞ(%ŠãUÑ�Òj+t6<^>îýk¿Ð(¢Š(¢Š}y²:ëÄNñ¥sߦt2ˆY^H
f4:víûû¶ÐÜe x@®ÁEC²ª óªt·‡íΉ	v¤Ýð‘!dû/]ë(�âaö,J½eäG^§y‚]Ý$’!	ŽW<䜲ÛÆ	î Ø”a|nNî+Dëzóº™×|v7¼Š²ißÇ1†ÂâóJÐgHLáÌT²¸i°¬pØ^“×oKN›öj]Âæ•UýݧÑBo,{йt¥Ü¨w~÷{y#õ}çÑsOñzÞ�	™}õé11n_¯ãŸ9ˆ‡ýUöòyWÔªŠ*¢Õ	ë(Ô4½’�PÖY´*e“3®@�ç fã]XxaµTêæm„¯ž,±
ÀØÜ�w¸{:!בœüüt¼ùœ7‹ Ã%1CP0–ÁÞ¤±ý·k„™×UáÝ´ü�°vMù–{ƒ'åø>ÎÙ$ü<ߣ¿™Ÿc‹òIA¼6^I5Ž9¸CÚ¬ŒÍ @û´Qcn;0
~Þóy~w2Af¥Cœã¯àãîã :ï»ÚEØìÇq’*M“!tŽ—J8ÌËVÐÕ(ŠÃÜ›î`ØçWm\½P—=f\ЉAEÐÃ&µbQ�+{äËvõñ/�ÙTݾkèGõo¶?/i³å39ZEÈyú½A�ò.ÍV·‚T+ºrÀŽ¤ŽaÝŸoÍ£cÀùód~�PS‰�Uµ¶>;Æê\!rlgµIcWŠ^Ù±ÊPTq¨òúîjs!RlÒ˜H¨®v@0R$§પƒ•›ì|sI~Î,«D„Šžå¸âšaùv!ÕŸkÕ'wìL̾ÔP¼
|̈˜ÎªKØ;Ø)çKè>DzÜ&/%$swkW!boâÜ'ÂûR²¦óq’Qž:iš¶ê½´£µ6hJ°’šÔL™6ÏÞvGóW|S#é‹xñÊÊé¶B_Ú^DKøoñ¦¯.%–'ˆáOrw_¡M…Öö6j…èÖEI‡;žäãbL‰9?èyŽž¼¼ÏO›‹Åõ‚œ¼Ò‡ÉíŸÅ- 6ø¥ý¶~}‡±CclG¨ŠÀçÝ8u¡¿ªúȃ˜¾
x}o	’I$’Fçb¶°Q¡6$ÛûS,ΖÙ$’I'µ%ž�GÅ«©$RI$’I$’I$’
¥‚“Ô%퇓£fjˆùú'ÁÉßÑ
xæPQÉ™fc
<¨VBDß:Çòìq¦ƒÁïüòN«§b(”¹ô7îè~«p�ÇŽýý,´U/ÙÙÄ-–é«G—g…6›>UG:þäPºÞè´ÀÃ7Blv|	~æÏjO˜ÄföôªòAÅþEWŠN‡ù便ãÄÃâ·­§Wúi,’|ÚÅw•·²!ÖÑø±n]ùìѵ¸*uæã"[÷j³*bžNµ(£
º
Y‹=#�õú“ïtçt	h6Qz]¾ü#—>7`Y僢Œ�±·µ>«ò�sù}Ù$ÇíwϽÁgÙÔÂm¸2ññQ|mÏ0b8$|
ž©¼4H¿-�,0�š�òšÌøÜfÙ¶]êFÛ\ðƒý†g¤·PÌÃ횎üá]Z¢ª¶XeZçV�Å‹‹¢Æ
�|8)"�)ä¸ „†qÇ:V”MWyù`ô|¼7ÝЭŠH5ÁÎðHìä~ííÇÆDE„Šûß.èÎY^Ö`ß+’›„šª2º¶Ê¿«n9t¹Ž³˜›oX‘€óc Áí·Ø[�åAÈ–Z{wq±J�7ñÑ
Œõs1zI£nwk×�ŸÙ$*£7F½*XD�Òé�B1DÉ·k‰_»ït5]j�GŒˆdRŽikÏk»tYÓç¹ØDZ&Í‘1<—h—D“ŒÐçÈne}jK~9äŽgè[d¶9ðC«¹#»‘ºçð­DÂ(ˆªˆ[í;�-Y§È$ØúÔJ¾»¦|šâØ	J±¼ŽUÇ^X0¾›Ò>¼~	KcU4ì‚"@μ¤äzĽ«nFCúsÁ!Ñïxã2qT}g×™ÞG¶!i©ë$49„@Œ¼ S”´h�Ä:}:�6O¿}ž¹ÁéïyjäßI46666<³¤‰§7ù-4î„…­þ4é¸r#oLH¥ÞC¾fRo?í»9'Ã+ÉâãUÈ\ošuMÜ#§Ã¿År}Ú2¹R9Qèñ^É77jù^nò*_ÅP¡&A¹€Vcõ°WÕ-ÇñZŒ|·»ÇxÒƒ˜âò™ÏŽwÛ{Ä;¤”*O%W
Ïcð’¹þ´^LÉXøe½Êöíµ‚ —!§“À�Z=&ñ
l,¼²ªu9Âx2WTDg¹Il1Áélnæ–´x'#‰PŸ×Û9
׺­ëü	~
ûùU¸žRÐuãáå ~žGQ[4Ë̤EÜBBÊ_*)Ž©}…ñ§Å{böES°¨‘9É$¡*8“s–Kn(¥‹…Jù!Ñ/k×Ï…¹ú]<{ŒG�ðžÕ�J많^"Óú«ÙKwXˆÂ²†�^WØLÝñ|P
<ÈÒ�Oš£‘%‘öÇ‘Y—ö!·MX­Ù2Lœº¯Ð{†Èë&�âñÛyVíÀ¬*üg.>¡?wdÝüa‘ˆ[Á^íÍ�5Øå=U|“Œ0ìw%ó
>ŸÕ6õŽ£lôFgc—¡mæ’'¿?æW¨?6	ÌáO�H>[PH‰¬núaèK"îmI¸8šn`Q9ךªŽ¡#�ðeÄà}®Å†ù>ù}Ü+ƒ':,‘(.)23Ø\÷:ö·¤VG\cá»RG*­Ç	xGæ\×jÚß½}.ö¹ZÒ×xõ=qõF-ĵ°–*«„r.$/Êf‰*Á©I¢QîVéÐä­¦ŒU…�Îç)2®¯)ÖÞ‘6Ì·�¢¯Ce`
H€ÆdÀ3ÕM»ùêšQ*Bt@Øk~¬/­iº4ñœÁœYÔôNVgcŽõêeåPeDD»z_œ½CÏ/_-Šß>ïƒ�(ˆ>dÓæR€DAá·¥6MÔ¡EG¨¥¥D�§¸WœŽýš+v˜½ù£„ðÍPßÑöi™é4á¯GÒôÑÍ0òkXõ+ˆŒ
B1H¢£T>ypÓWQ±Uîs°2¢DŠ%ù/K™F*~oȱóñí[,Øc›¥ÉVnV…
<î½Èff!*]tÝöEA Lž^8ˆe¬«[Öq˜Ê.LϱV|Äc;–f¾Ø«Œ*I‰Ô“<±Å׉/²“£æRï
\Bh’¥'ÙÜ"Ǹöq,¯\«ˆ‰p)ß8¦—fa¤Ôµ`Ü„ô"hìÖƒ¸÷Dj_©oÆï¸Ûm#›…µG	à�[´=þEèú|�/‹ÈC�&,ã»­Œñ“‚.Bwm1¾9Û	Ñ�ä”wf’8öjKûwÄ´ŒœGíŽ)·ÍfDx¨séXøº½GtNïe¤å
4*l‰±•ÄF—v¡ÅõziñŒN¦Í“�Æ!QFFBZcؤ¹ú"K,íGz=>@‘™2÷²_Á]ŽK¶—È�Çeã*sâ .—sµu°+"IŠ¤¤ðjIwOŠJ5`r
ë;¯vƒˆäË·'åU@(yÊËÃÏź4•ff¦\�!·¿Þ¥m‚M2»!Ó§I&HN¨ùRûy-kž^K÷HäÝØ1´\Q0©Õžè‹Ÿ”¢„è?DPí¦‡;*±�«q’,7—§éÍ[·§±þ‹+œö½|OVZ¿¥a¢ðÞ…Äv·ÛN›
Oµõ R‡nìÓÊÄn|Ü�%Zëä¦î=\Ä´"±K
cëÊZOuÔÁüN·NäõRJ½¦ß6ç(êÍÆÆÄxaû¹0¬ðS—¨"º¥ˆUUÜA±¿ˆ�#ïÑ0�+Ò�Q`Ñëø|Ô††4ÌfîL”DU,‹Q$êê’Þ®Æüœqô‘]a4¼RB,aÐÛúMwc?׿rù|ñÁã—",„¡8rE½ö�†5¿-ï116[!·d:jljÔõ™änÙµSÅI€Û~˜›$‘‘Ð^¿wÖqc²Šd¨¡ffl�M9ôõ|y¤Øí./ÇD U&#t¹ÇÜô°Þ½³'²]ÇÁ·F†Ô£‹CÃ
ÆzåïǹÎ<Ò@!„L­Íš§Ÿgl:‡Ý`áýŠý½¯+4þ9?"w{¡Š]¼XÝ¥]ÓdóÜ›]Ç«™Êšu¬ÐØ9çÏ«6�S2ãWýÔd;“’"‡=”=šõ¯i¬Vir8Mj„¬W3ùÛóâ#×I‰dŠ˜Šª^Ä“Ê‹c_‰n¼® ±2©’¶»N»­ÙÆKú;Ñì’ŤfƵ±
ß­YRe¿$²Í’=<”É%™šoÃyZá‹�¯þo¿‡%š×'³Ÿ(usÉ,FÝÆÃåmÁý^ÓòûÒHx'ëø+[.ËÃV66dqùƒAÂçiƒ¦dóf;Љçôš»áÇÖdKÕ/ÉZ §Ë´éC›²=•ö9±Áø¬î蚃_Ua.¥u>9—%XŒn¶n&5ÍÄôœ˜zqX)c…ÕÎÑÉiìM¢luÄé—o£Ló)v7JZZôôžV*“ŒÒ4±czÍA—'Ó�ÕèϘë꣥>)ƒ²KÕ›fMþoÈ{°IQ¡Ÿ¢âîLf'M¡ôTV‰{1ŒÙdÀ!—5TK�dš¸»ùdè“?j¾Æ&¼á ÓGî»þTÛå“f¦w2ì[ʆA#ÂÈ<ê“è&ØUîÕ«±ˆ\³¤†R”ððéB²%âïÛ 
Yáæ›åâ�‡ÏWÙ¾þ2XPÔ�?;.�Év}§pV’Kø•‘ŒÒÞæ
üèB3ÃÔÃ&D@ÁÀ!¿L¾*"”›Ð|5�£
sz´îìá’ ÄÃ^èPo>ñt=¾zŽu>•…�—Ðp
—ß|gή<Ý7—S5"Ãû¦íò[Ky9=#z±úï7wîÞ¼J+¥ïÁOAÔëw®Øœ(ºé¢L°æ�[#½EJ¥|ÔRщ’ªˆË*òi#ÛRU–,ò< ò§#«~�ªì›>	"Ãg|¿\mB"œ^•Ê#éhãµp½´cX´c…Vô¶Ó£åE²´í}í0¡ì`Èè2?_X±«ñøEœÁBVÜ×ódg…ä™v‡Žno%8¾{Њ¤	zS:Kõ‘o¯ß†Þ«l¹-ú{¸¹ôêïUf_OòwïYÃ|jòÄݽ<#ÊÍJäÊ:x•·”¥êÆ¥ˆLbRÀ†-–«ÑÀçȈí±ÌçÍÉ”öqÏžr¬ö¬¼xÛ¯"b�®ÅÉÀõ1_t7«˜½½9¥z‹~;ëÛËuà7Äü…ëIxŸ?F¬ŽÅlw)M÷Åñ—h.ˆ_È�W³r
üb©7`íÄõí—+?ªäŸ:ÏÊ|6ü‡H�,†Ï.}I
ט—XJi÷
‘*3óÀYjºÄÞÌçá^¥¿Èyi_Gá-øÑÊ*³_'/äÛÛå‚ëè?‰É6ÝË|=A“ßýgãá$’í{&æø̱û
UC:rbÚY[²¥nÉ*O#¡À°ª–)ÉÀnÏzÛòÊüI,EÈŒ<	8ï¹ä;hKPD+¢ÛúÆ>äÙß¼{—ÚX­µÉ%FºÔp´¼îE2Nج{ãÙkËP R¥õ™k¯¢¼Ý	UÑ%é&>!üsІ‡C¸ËÍÄêw+|ð1gÄéñWµÜúsîtâÚnQp«
­&½a¶]ÑâL‹{p[I+c,{§'}Ó_¥”Ò)néex—RUKŽÈ÷cÝ{ µõ×êl¯’“O“³Q²I‰HªHp¦tGVbä3ª6šk“W7·~ªÖj	õHe@¯Ž%á×Üm7úè³hp%…Û¼\¸Ã6ûß/‡Yàe‰J¨@Ì‹`™~NmIѽÓaù05œ¸åɵÚÍm§\"÷uççò3íß5¯4{~Ntêƒù¡Æd¨TÕÓpàEP�͵HÚª¿¯LؘíΛ§>‰fyQ‹û†¹ô“Y2¸„W;6Úâ:fÐìƒÒ1õÊ�¯+
_IÇmåùŸpŽ#¯3ˆØ0#õßÏŸFv°õõ»R$[‰ŸÁÕÿ,Äž”ÆüAñ¶FåÍ®zýÉ&ºVs쬷Þ${M’dƒùê·TÄ}™#§‘¬‹Õ$p‘ı«õïw¥‡V‚İg?mãý¸:ú�àF 6žˆ´Ñ>èŽ;Ù_û1ãîG~ÎÍüÛÑó`¯‚›§9
¶yîùyü>GàÏ×¾¡Øé´.u
Ü^”ªøA®“
–Vg2¬½F�çBáSFÂn¡ÔLŠZæÃUy¹pÆË%P‰ËÉdÄk…»4ÞJb€€]Æ*�Yð»,¨Vi²¾ì
¤¦œäÏ’5�b,©:Ê[uø¶�A
¥D¯%…fkÝ,‹W,¸ÜažFXƒ:»Ù+ˆ´NÄK2ÊúC5ÏzôèO_.Ÿµ}ÜQצ NPÂ5HÚu1‰wÁ£BEi6�DˆÂJFQ„Ef£J
5ÅXfIe„b­1€¬ša­3ÊÅ�Ù‚ˆXÄ6‚º8¡+�j+ÐÊ2°ËQ#AVPÌ=ÓAjªц6ÛHªuD™Î“"à“ˆ1Ñœ;ÄÒ”6Ž"“v£§¢•¥`«¤Ë°D&$Š	[ï6¢²€Û‰ÈK"ô\j"Y‘W=—½Ê+„•vY‡)RÛkf�×ÆKýî÷C³¦õ¡zòVA(z£)]ö1'̼—úÐ:LU:§ÓÁÕíì:Æ”p*‚�‡?[žåÏÅmQÔ¼&$Žš‚U@ˆpÆ¢Ä+kè¼³L÷oç†=ÏPÆ�9\ˆ©`äaÉé
^©-Íšò\ÒDIw_#Ä@À9Ì* w­䚆Ft
qIçí€<˜c™ÆgÝžݬzä¼Ý,/]Ÿ=êI¥%þkÇöœN® ÙØf³0ó—üžÍÍMì«c¦:%›~ÖAqw|ÏvVÊ©ìt;»ÏèÎÎeÛ44Ê�QU<+«_V"¿³zw·höñ:ì¾Œþ�ÿÆÃÜ…à‚€b,x+«·$Îhä(ô‚éJ.õò_8àeLíj2yQ¡„ÉE3ÞÐûh#ÍÜæ›hñgÃë¹þxP`àAá8PÁÁx.BPÖƒO$¸ÐÄ�sµ7§‚c)Ëcw2Ì¥øÂÌ�u™H2қ˼ßÖø;Ù_ÔðØËμ}&�|yuÏzD=½CY|‹0–(fÁXV`Á`6e)U–â`,F/De`òd2*0�`Á:|â³éòí¾Â·¤<Ä5>ÞÚÑ~ñ#qÎ2Ý­fõ”Ó_‘£“Yu#ÆÍ"€êËoÈ»sÃUy %H_Bò
NJ£Æ)ÝŒ,I§”%µ,£QA„…óSx¥Ä†NJ²ïpot#nyty¼DùI Ê=nÍÒ©H½*ƒ§›žèø–!Å1t¼“´‘M'Yhê �¾Tä
º¾ŠE¤X0>]Ýkð¬‰jªÇûÛuû¿Ûâùts«0~ÑzjÚcq›õ]²w³=4ß…´«ú~�¸�«Tv°³^>:‰j‚�¹d‘¢]bãܾ%—]ÏÉk>ç‹Ï)�ÎVÕš6‚¹Ö
ätÇ·›Ô¯ô‰¶Ï$Ç€âÔ4¾^e¦:­–$Þ»	¢R-Ïå&:a!‹\ï¼HžâéE ž™æó§ƒP¡¨¯ ¤¸/Y.hHèòŇb;c#¶æKêM�†¥’ËðÛ*`D¢C¦òº·/¾,šØ+[YmEDv{²æ¡¬Œ)äê)x‘(f‰UVJ0yA¨DžTüîŒ(ÚmßU�Zƒ¾Xðš80´blÛY»˜zÙf°¨ÆåQ™Œ¾åŽÛϼóÑã‘a73ApÎOêm_JÈ/¶™\ª0=èõ˜‡¦Ñ=ü[°þ�øÔÞˆð·To«Jmæ—Á$úºI$¾4§ázÍ7qãŽ8ä„qÇ·]}κãŽ9¿Óm¶ÛnãÆÞ´kÑ	Üm·žy¼Ì¹‘³Š·˜feeUUUY˜hëu²ËµÚª¸ëUUUU®nnjÕ«V­Z¹–€g+œÎ^â´’*¬ÜøV�˜É#f-³dË‚xÔÂyòìöS15x½*+*C�’Xùò£rÆí:æœ�Hù›"Ì�gŽ{¨&¸*È i:¹tôÃ;ü�u{§Ö&œ0Ž5dçl%�iyECÕR'²Þw"ä{öЋÞô;\Øû=®Ó„Ž˜’••Š[pP çŦüI§
èÍ
*›ÖÕO4ΰ¢¼ÉÇ,˜÷Q*Þ�ÊG
*]ÓÆóèóØDÜdEX§	Ñ'̘Ý\Wâ笵¾P�ÓŠôÑu±éÞŠiƒêçë ¶S~Ä2‚R^•ôYmø0r#&Óq7�,cž[–Njä¦�\å‘Ó9RÑymaÒRT­)]»[s]?¿R«r“3ÈËG¥‚¼ï¶˜ñ[Ýß“}óH®Z
åˆõ§¸p[LPT:j'lÛ\LFÄ�—¥/O¨ÑHu)Ú8ÒKjapÃj\\E$;2kœLš$]c+Š:Ÿ½ž»�üÇ2(��?z¨½¸èô'GŸw™kôöÛ	¯&óE4|þ}ŒwRÝù´ò?hÇH^gÂÒXÕQð¾½+¯
[ðäÚQ¶Š�Ña²3ßiƒ|©ÊéämÔmêëµ%V
gßì±^¸Žk~_[7ƒ!›âCry¸Ra ]ÜÇ‚	¬å[w~fb¶4Æ,+“B0ÛÉéÍ9ד¾—Ôè‘Ä€”:,‹æE‘\BÌÂ㆓T7ÚÑDȧÀ¼P
°æa"A	 Èd3Š;1㯶ã£äƌʡý–r+k<¾pöä©DDŸãšR¿kºH×RÄÎÒO¬ˆÑføþ¿Ø1T¼ÿ;}
ïž.ì‘ç¼û­‡µAMïcd\ÙOšöÊíÚwÙÛPÇ M®~·´sõG³y±l6·/@r™©XY®Ä¦=hf‡sˆH,£-Uøï3„'ôÄNÃ:oÖÎn¥aÝwý[Äñî}»œ¡Yíž8ª¼â½ýïÞ×걸œµ|VÆ3¯k¡÷}»í^�¸¶ÅÎfFõcš–ƒ­°ø�‰æ»Æ0&@<ôݾs
Ämß·—¨€�0§H¿C©sÛ`!)�ÞqÚõiGÚñG¬¨�1�ÖÂ_qN˜ÎîµÖ*³ÙŠ\UåÉUcõû4WžŒÑíü&,ø%¤êÀsT›
TËǶÛU^ž…Ž˜ñi|ù¹žö�:µX¶»g€^pÂþS­Z
ÓÜø8ä©Ìûo¡r^IC¥k07©Á%¶Ýs,·•Ôuçh¤²"¨ºñ–>FNƒï;G˜Vffgh‡’¢.<òõ	\å˜ ’]�Ø.+yÝt·ív5^«ÃzEšó§ú?Î:õàô««�1¸û$U¶÷ƒ~Ç‚%öù6µ¼Ó@ÿ´þw>ar½íDzžÒwr¡×•½›Ñß?²[9ãâ×wD’Ë$'t幤ܱ‰"ŒU°“�¥3Ø™%}$ý;•QÙ1Q, -Ûå_�”yדŸ«jÂÔ{½×¥(ñí�m—E{ZöMe¥†þæ­9õk‚Ò•m×}GdNulNpY%üB©¦¯øÎâÞŸ¹xži�¿Ó�TñÊë-³<¸—ÆJ MD-ÆŠ"®s}Îâù£R
J\!ÎtLÚÛSe€ª¸¶§ßA0ª	/WG­ƒ>Ÿ|ûÅñë꟨UTDDE§Òk?’ÕôG'1[Ê°2^‚Jll-n³�ãà<ÅžIv¥§N™RW+GíU¿;_Š,•ly4WS9v¦¯]”-d�—I¹–8B¤
Ú#%Üs‡<]!åGLpj‹¡šXåäwª!J� Ò*ÍuhË=m îBZ“�g$ªŠ×£&ªI"’¹*'&Yn%€nWª¶Š/&¨¼Ü“ËM‚Í�¿¡PBÅGÔeו且°rbÚ|hABô"HJ�ÜäßN³^yLŒ)A
ö¾Kë^mø”¼/¤½·¶m5áúEqçÊݱ${÷³	d¾îýj’Oóü­æþèÅÝ¡Õam·‘lŸÙŸœ“R�¤¼_Û¾8ϯåd˜ù9j¹k·6ó'Êq�Ë9­™h¦•{¹•Ñ.÷^·B<,H2ºú¡cÚ
P—jʈÙíŲÖ”€·*és#Fk}åð`³§3—¾¿ˆí˧-òqëq�K3a
ãæŽJèU.Ѻ[h
mb`Ö
£­ˆ‰u‚�Z�¹0'oµQy}ª_0¾]bÎÄñ–•‘³*:ˆ7woN;R+í4Í2Hò,ª’®^690Ï%èr•Rñ¨¸Z}9ÂC5É-·ðÄ…yX’††Dœêø‘
£FDâD¹;£¯Žµ±Þš«ð™¿Æ/LlÃ5ØB`9ç®°Ý&åÉWÀU˜fj>w¶LÑzr9j5âó„n¸Áô{8ƹwg{ÞoDw£Ö¡ÔjyÐ
¡ˆŽ´Y”´.®û;÷lo…NbPÃuï]òU­9Zj_Uz|ŠØ´aäîÍ’U‚Îä!BS>‰Èð£ùõÕXËíÚôØu62¤žy�çJ1‡9AÛMo‡]UÚ(øhª½[Ërå‡ížŠ~žw�«¦ºK*È~nû [ÑÐÉ’m¨s¦õÎM_s­öÁœ<íÄÌ ±iª&4Ô)Ñšb#]ö´Acxø÷ßmÚüùn”ºÞÏ˽ŸkE¬'Ôr¨ÕSá¶OÏ4^¢h½¯Fôîüí£Zé¼]~ƒ‘„ÚÙæ_;çŽ/¥t7bë§‹à…°¸Ü±¾-jÇ;?uOˆ¶toj—mÄû\åjŠÄ-§Å€(`!ù.w�v�qÆl?Iâõx½yc¡ÖˆÖÝ']�ÜLд¸ñʽüµŽÜ°ï7ž
r´«í§˜žîmÛmÅ®ñ†²PX­S¹Ïk�šÇj?¹¶ãßeºÛ>SÉVÖÛxŽ‡
ë�uMEw—%í.¨ºYo¾ñŠ¦¾æbúäïdl#È—ÐñàšX·¿Íl#ÇëDÿ<ž‹;�“À?Ðh–�…SB¢ª(Φñ‰Ÿq™ÄY¤Á,}Tç
Eè÷ÔÊ¡äaò§)…¦ŽÍ‡“‡jN¸Q¶N÷,ôuTtâ²›îËâ!’#iÎWaî^x¢ÙLLJ~Äi
�=æTÑ9âk×>äáEý²ë_OÒ\?s8½ÏÏ3ßÝŽy‘Èóóy~Ä9Ë-Çn¶•áìÛAªÊÉÓ‰–¯C�³­Ä<ûÓz<‹çÎ[ô#®ßÑf<ÄzS~ f¨àsTºx×^— »§qòT™¯¦Ði¹–3k#Ø[ì>¹B¯]¡ÐHÉB4—¯'QpKTtÍkrÈ`Qj�ªþžrþ¾ädE ‹ŽI�GÃO=J;û¼™t<"ÍåÕðæf_&|UÄK’!/ÔC˜‡j;/)~b‘oÁ¬Ž8®ç¼Šþa×( îXßV·X‡kÞ6ù¼´\G¿1ÏÄuÏðñ�½-ˆž¸Áz×£+ ÜÕJD€RBÌ>ª‡&¦˜ó�	ˆFvPT!ÚUõbs¯Q¸Ãã]æŸÄÜÀ›Ñq!Çp®Ca‚”^¦¿ê¶ìu÷sé9öÔœ“Û³P„“qô”ló´¡Z^4ÙUjß!e*fR`�îÌ™�t§�Ÿp6y¹%ƒyüwÏq
$Æôœi²1A‰ë(¯W5Ê£gé0Ä3ðŒ(*½¼xÍçÅ'­†�…!Zµî>—ŠÔ`¿µ;Rµpáïk™é¢ƒxY."PÒ9T¸¾Z ù3uä"ÕÒÍÒ¡Q9R.¬�ºZgE“™IHNö�»<2¥•¡|¹Î»¦ »ƒ<æg¡ôïù[áÖÇÄ û¶Ü§¹[ò×Ô�L¥œüÑ"¦æKãgqÐs—Ìsˆ&	t6±uŽŒ8�iòž"t6»ºŽ^ß�ZݾåvQ:#°&!Ï6Áµ¥Z¥ù-‘ò|³â¯k—ÊVù•ŒÆ¿ȱÚFJçìÜ—,ë9Çåö�Òm\îõ{ÖÅc[o+w¸weµ½¯+ù,i⌭lБV8:ùXKÃ{ô®3‡ í6c÷µpÎy­bÀ¨Ê‚T©Ñ�(ë^øzKX½K'Or×—�AñÎ1�¶qÄá Ì$!å$$/�
}ÞÄ…ögòìÒX˜9‡
xe`ªA$Ì…ÉÃ/Èh5!E3«Ç2Á€†	‹&X ûÓï'ŒsÀ!Éß”UUTSQT_îdq~qÏyÍ~ϹÑåÝÊG,ÔÑz^‚}ß'á"ÏGâY1O‡’Ê•ãxOPé!zq¿—wç|{ÿW-›Ç®­œÇ]Bç…Où—e¾ûq¢4Y…˜£[ÒØ£ùaúaõ‡<ƒùµ6ÆÇ8v„;0�	“jg�U–Ùu!‡ï>Ùõ‡¬!0„¶‡ãФëí· \·dm¡?$wÝypÛnìš||Q±»¼¸è)rŒƒQyøS\@뚎 <ü¼uî�9W¤Ò¬ßJ|­ƒ’Z9å5Ù†ýø–ÐDÐ>%½uÎ/SÜ©³�•ÔˆÊ«•‘9KÎYoIˆàNÆfaÞ¦ÅÿLçµwú@µ˜¥JÕ¦,’ü„Bxpó�qŠEa{f´îø(ç1�Dç8i¼ë4QÜÃ=(>SôS…ªÀŽý»î«d'Áå«Ÿ$¹~^éå%
¶�Gëæ
›s�Ó­f�¥("ª£*¡8—PP1Õ¸2F`5‘îl$ÜTÉÄ
¼Å5 R!ï}ü
CBД;Œˆ¸“!w!�nr¨H©J¢‡lšŠ5!…UE@xÈõÞ
«'ªøäàX¤ä¯Íb¾( ŒPç¤×u+à£a FoºÞ0ÃsL$i˜a-W÷­0.••>VÆʸ~Ô½3…g¨Ûg…“�Qv.C3aÒc„˜IΧñ1‡æû)Ð�ŒEÏY…Êg‡¢Ûª:'B<'¯lXŽ/zöA¢(ôf11'/Høc é$ÁI²€ºáÝ¥b„º›CO¤‚]
q£sêJеxI“ˆn‚?àô9
Û“ÖHœ´«lViNú§Œ»§y„íª’¿Ë˜÷²ÆŽÑLŽ3(ïv3üʦ1ª’’ìtÉæGb%ajêÒ{'¯­õ‘èÃþvz½Ö/þOä{m‰fº.ØÙ¢·êT{Lýç`ª¥®>[fAÆÿ6>sî\·å;mg8u‘þêN>³“~Âl:Ù4ƒ³çö¤qn•Öbä
àPfaQ—
÷|š‹fYu#¼'4iã#lÉÔGëð:)Ýæ¶ô‹«>Gbq<ñ{’i ÈJ´53Âh¨hz+z³¦Df�ËÞ´á6“ î+ô|?K‘ùHÃ\œäæMl¬º�’Æ6Ø(ÕIŽ¤ð§"{p}\²�¼@öE<Çlý½‰�c8î¤Z”¶`�Æ£OL®hö¨ñ ã‡mPMäpÃÄJÂ	ŒV˜_ð¾X`4v›ùáù“ókwôñéÕªë¸=mþ¡·ìýâ‰.Th?bÀÆÌ=T0=XTGª9Íõ~¥g‹ç˜÷g¿oOú>ï§úïªófïÚÿSÏú?›þ¡Üÿ‡ÇÿUïáŸ$gü¿šÜÜb*§ç¯Ê”d‡·‘@ü~'M„=Í
~*9=~_î¾ðe/Œ7[ò�­µY€Š��õ�“írkwÄÓDÒ+$"‰üpBˆ)ƒþŸü-sÝñûï¾þom#ùßuúÿüüˆQÉüŽ—ÄþÚÿ[îþ‹7/uNûµ¡í}]¯Wa7>­ñlw=÷»‹eaô4úï�~M1úì4Süó¨äªwNAeuN‚ûxuD}æ!=Lt¡}Hâag|U«CÕ=ѧŽYTñb ü\ {–(ìà²C·svr`‘ò)/ÈL?Éí�晋ÌÀ£{º6©1�|«ƒV{D2ž»úw¾™dÅÔÓòö¹«Ûá%”¢(i&úo�‘ÕBF�ÌÙÖ¹#Ûç/¦¹³R<¢Uš4•ÖòÏEÃGm3ME±æÊgÎÂDã%÷dã~è"šfçëêåí`ëìr#
­:ôU:9<¼u'›ËðX†¨+ìÓL;J(KŒ`)%2ÈÅM%9Q‘¥Bd¸L’9…�5I4”4™!­À‰0TÕ…”$I	D„$"­„ð[ØðË�[·÷:»<ÿí;&xf½ß¨¯\š•ü“æU�&/fE]®‘Ýpˆòv骓PËÏá#¶œî8<3°Z¨õIÜKà>M‹o-k�fùýÓxŸèÔNÞÈ6d;*ßB©•ìðQh³«WËeTºè¢YÚZÒKz;û!õ!hH!¨rcƒ›f6u1ô±qp4ª‚LºD¾Hïotvýã‹þ7Ò¿¹«l¢^6Å;�Ž¢X1/Ót"›uQ2(‘ÃAßÊWØØ3ía–H¥–uíVaòoqKÌ.9·w~­·òoÆî’ˆ¿#:'¥»úÏÄèöfó»Ë9¸¹·»[ö—SÅ�N#Þ{]ï´ö¿ }þwTOÄB¯û­¨ÉB§;ÈÒ8ÞÉCÃ$î/mG'P�‘¦Ÿ�®ÇÏß"&Ê	%•y×e]uˆ­+Bû‹ôŽ2 vÅÒšê¶g¿…eõ-ôÀØà�L8XºI$%çµë�Kø%Àl¨J*hÙÊ*»bŸÅò	µôµ§Žr¡Pç²öðºH˜¯è»‘Œ—¡4Šy¡ðADSEQ	è(R"Š¡HdÁ9–Å
ø((5Qï}XWs§Óê§ÉóÒ‚9T#ªÇ?a¹ÈœLúppfZûT%õì_�²ç+3‰’x?�—ÓÙZ®ýIîiËðu`¦ÉÏiòYæ"¤òV=ÿMgÑàøõÇg—fžIß÷ñ®™�å`z$Œ‡š>Š¦IOûèCëÚ„†ˆf$¦XGvfa,TÁ„ã$¥IøãŠÆr¡˜7‰‘aS2t‹,Õ×e&Á½9AÒÐI–HAT32òc”JALJÒЕC+©}Ýa1Rtå¬ÌÈ4ä¯XÔD)ÉþAî÷#¸eH1p8?o0u w:,oÛœ,O-&¿­¡¡‹MŠ
¤ÄØ(¤RÌÏÄÚd)ý"àò9ÒoN
ÐÚÀ¸0LƒPãDó.ICN«<ÿÔ5 ®LëÍóôhÛ
�{ÜcL\Eè7ßÏ&µ Í`�ª¥ƒ5PLE,©xâ+
œá?jw.'-�=$
¡‹¹…Qàf\˜i�T†õ¾ÛÛu‡Æ8p¬Ã
Œ©¹#ËJÓÕÇNÇåz7<=§Õ>Æþè¸@aýe-h&\$:œÀÉ�Á˜RM>øœëû¾V‹ûÁûÚö!îë@æTQEÿï[ÜózŽn˜a#Є~ÜŃÛèŸb¨5ãoÚÇc›]J¡sm?îšç‹û›=p'Ü;éižЛ8¤ JiýQ]ëB~á…éÄóÏ®÷�Ý»0Á–W;’%Âx·¾H@A%ýŸÛ�âßáè<‡´e‡›þ"kd~c/´`8X(BS-0ÊHˆq	Œ R«J”3!W»$a	¬GÝ�̃ª	Tà“ØH0¸ÈÆt,?³þ´èi
ücI!V}žH!õ
‘áŽ|6DSxca™&	34•¦p‰b>§™ÁÑUAÑPÏD²2ăð�¦(Š¢¤˜$¨¦7†fq‚¢Š˜$’P†‚aHƒýübÕEBD…I'N5p‚hª`fA€Åðÿ‰ø¢#Þ]«ÿ¼†Ï±›Ð“`öŠ)ò*ÝÛO§«í¹gÇö*êÿ‹qxê|¯±˜Ÿ’i�ò“ëIm'E"L„´{'\!õ1$ÍÇÑÈï°[Æ®%„‘Nµz—ŒÞ¿4wÏä~'ÎGtñÌø¦®'å®Þ²]ʳ=`øÖÛéZ#Ô¥;.bÙén›’Ï¥›º(¡b—¯Ö’¥ÂÖš}õžüzBA„åPT@Ú>î¼¾ýPø|;Õxyû¿M—í~Ùx=£†uU9ðûŽ§.öïÕãÇÃûßi‹tû\
|vÕnÞUånšõ|ÖBGóùš.×-!Z
°|CJ{°’%¾a.½ch{SÛaüè³
M�LC{0‡Êpˆ=êt¨‡1õºrÑP»ŒuÄvÆ~#eB!ùÿº~	'ᾟ%/ÍÊÄÿyòÐYT ‰B�):ƒåý�oýéö?Ñðåá
:¨=ËÕü–ÓÜõï@ÙöWú�""YŠù}ÐFÃ×Ð'³—Üàt#™ž–{rÜ€É
	Ý
ËLaãMG!Ì0 6kêE+m¿0éTüñÖ‰€ßÐà˜–\:ÆdP�­¨ƒ0%ˆ 軩Y#m‰EÙÖ¼KC�f±j-EÆ�Ýw“nìÐY]YˆÄsi¦7‚ë»^âyœ»·œó7ÏzíDµ¥t×Tê·²Ú€ãJá½é‚PÍêFQ”’1ÎHBmÔú	É“ÒO(²’3,�rCðÈS¢
Ø5¦‘DÙÊ’0¡„HO(ºj²!B.ìèÆ9Kn©®Œ-”—Û#k´*YXJÁIVl±qЙxƒz7�å»ìÊé„�’Kñ¦HŒ©nÄwûNß“´ÊÇ´³]²Å›Õ
ä/¬,•øþ¦ëFÿ*ÐÙ®`oGoA•Œ^¢Î!§�mƒ$?ëÈŠ¤g%žgî„š×&†1nŸ_d[†j ÎÚØhúNñ‡!AX[µ
)íúÔ�ÓæüMœ ~ÏŠO	–eÉñïåŽ5È×J	=?pÇù£ézãß/íÈrG÷0íhïkØ5¡µÒƒ 
9B�|.‡‚%ïaÍö‹:{VL¡ã	r ,Ò£œØ]jŽ@•C¦¨_ѳ‘âÐIŒp=ÍJµÕIqq|œšùf·U=P§�‡Žó.ÃO‚IÆi‰¹æŠV"4><4Éùd0l�Aîw7Ý4.››HõR•ô?A67¹ëðìãv¼y®P�/Ü¿Ú5¬ßZò®«ÆZÖw—‡ûðóvÌIJ½Ïj—††…qëî¼'µJ݈P�Üá+•L¬Ÿ}1ùw
9äè÷g¤Cô3­ƒ‚4F
ï¾&ÇèÆe¹óRß©±Á=tc{7šÚÔx¨$èÕé<ûX®�t–ÄpÈéãá=/IªóvËuéÇ]�‘è<<¿£[[—8&ú˜,¦»Õ°¼äé¯5(î¼ó虾tB_Ê;@˜ÜüñðDy‡Ìç;XT¡½Ž!\”ýEî‡�ÌHôD-P%N#ŸO]ÁTäTõS¥·šàÆ*wX8D+1*m–çƒV6¿×büûrª· +2F3"™0“×ÅÇnò
Ïp)Á-ô³AøÒáô"áåõ	M@Ûì{69
	¿Ïýt<"k*‰Xªý¾\!ÔÚ¥îd’Š’߈Äî=}ÎXœ‘~¿�£ÑâT±…/’žÐ{ßßÎsp‚¥‹¯>ˆÄªŸD§Å¢ò<	j9GÌ_	¹ãZ¨ÊdëTwRW{¿t±Õ&nîMyk ˜qoÞÔdï°´ÚjÅ—Ä÷by²Ñj¦Ü¨†<;¹[?íݯË
Úf‡á“èƒ;h¯o¿éÀr„Ò
í»ÀšUcüA>B!ÏÑP”%	·¼<Ù`tõ†¯9¯"e®Ëg<Øj	škìèñIŒ&CÏšÍìßp;ÉÙ�ÚM�lu6;Aø™�ÉL|¯ÆÜz=&ÀØ8š¼¢‡Ò‰†ë‘ÕTÇ"�¦N çÕ3ÈŽ½¸Á¤óȦÐ+DE9ÝŸêC�Çu�O$7¸lm¿—%w$] 1ó L¥ôP¾¬*Š-ÌvQDó•&ä.¸ €r0óWQÕ±ßN'Y—»ÕT÷ñàb»åU×:&9JÍЋËdã)v
‡#Ûrª9:Íðh(WÌІ÷…fënóWÉ1~ã…;:+¥ñxº}¯'>ÉfÁyß+q؃uã­ƒ0
f‰‡Šã®`/"j D#Kõ®R’¹íó²bÁôÑÔX?ÚAé�߆;RÃØa}ÙG�=ÙOÒÌ:*�Å|Ä&C…ž´†ËAD¿Òj†„«Nv^ïÚ³Ôóꈰa­)*x†
Ö,_dmc”y³éžd‰;§~B
gai!_ÓÇ¥÷oß�òÕ³+¥Q$‰wXñ—þŠÛl’N?[ÊC°‹×fλXúHŸI£�¨N
Æáô�wó8
	»'¸¡ÜV¯r'¼G�LéÆtà†
óÕ~¨»=Å÷EWÅ/î÷Í°hQ½)
Õ?&½T
wÝç$‚¦ú.AÆ—+Š*µ.OØü�«¯W܈ÃôtßV';‡Xn!¬»'ïúü^žÌLF3ÂÈ„ç-"^ú„e1)¼H2’‰Çƒñr‡XI9ëN¯Þ°c.åíkÂU
0dz$¢·f~ë’c3!�g±Ø”Ý&dw"#­Œ:{fyåìH}=^ZQîß™^Íß‚K¥™E“tÕ^lÑì€LÞu�õؽJÁ±1øȃû,=ë°î,^™]希>2P„6dåo?’sX2
+CÜKj[“*Ì“=#¾D�":[›Žßˆ-6Ämi--Òz{tâ„ðL†TÕC›eýÜSwu|Ÿ	oÁRV0^ˆ÷xå³�YR
\‰JŠ¨á˜×…¥£�})ÑÅ´ë	Dª–8 ÒÈÝŽéôÎNésy§Ä§^¼`áHƒ©#­J„
&ïm®áŠwüíiš¸W£è÷§Í†íxN!à€ÛÞm!¹rçš07â¹C4瓇êI’ú†ýÖÑ=è0•=,ò•ùŠ6e?¸«³
#Èê:z¦ãQ{Z”\}©R1NÝž}ã<n
§ˆø‹ëñw~D ú‘B¤ÉÉ9bo‡2�{Óf›ÈV¦;b›Ç‰VœMÙ¯¯JÈœ©22Tî…,MÕ’'ôgdÞÉך_h$
ئÇ!Œ¢çãË–
ÃÄ™ë8ÈhTõ!šDPY;9ØUÌì…¬s~í'`ÊИ¹a„d‘G™ßá­^<|»{3»†íwš“Û%öfâÀ�Í¥´ìyŒÌ—‰ä9|²ÃbíÖ#ÀxƒÅ'–$žZ¨n6×�&çt¨Æp0­eç…8ˆ‚¤H¡�¯©ð¾›æŽw		X¦tÈOy�š+œø+Bqë&U h3ö^%JOS	@=�É6@j¬WÚÄ÷}Ü74E7œ÷ÍbãÕƒŸ¶I—*ͦPS„4G»9¦îI»,æ‡Rõð—�rÞ§›P :ìI°®ºcòÇ:r뱈VX§{¾pôaÏ„»"o0éï7›">Š›»k~GÁÜ=|ŽÝ_k	},�	.zo‘ ”MýÆ1ÔÁ´™¢*£Û ½|=Üõ´yòçÎê,¶×Ÿ»v·KfNPf)},¥'î$„3”lÂ6맽/›õmÛ‹ðj©µVL,"É >�½aˆÀ@ ÇŒõðö—	c¥7ÝO®*m¾@è?b‹á½jpè-ÛÉ�jd"ÚT‘9ûwíãÁÊþãÂ$…#i�Ûvv
2`ÜCº}öøI"
ûÄùŸv¿<©æEפXÏ/Á¥Õ·$Ž)bé¶<·³G5€ê†É#ºà{± þ¤Ü‹RG	Ñ)ÜIÙUð£w6AU³eÉšCbº
E*ëD!¹`ÊÖK˜§ð§$Šø¨Ò$$Nÿ
Ã#·Éós÷˜âB|9As�,wwú­³F¤Ohw
F¯‡Vþ¼‡9ìàIADUPÂÃt5*îG’AÇf7ÚºÝWœl,zY2®Ê†ìêÃÕš˜$Räï¼úœ/	±g�#knœçî‹%<9„:ê’h©œsµŸ¾ª7&‹~KŒ‹Ùje�]V£‹UWJâ¶b݃ʼnbb0ÌH‚1>_F<’}^GŒç©\Ì?´¬Oäð׿Óôù·0º݄覟!§e"2úפxjø2˜¾á¾S¾géÓâ	p/¼üy=ÆÖ,¿;•~0ó×_žbùFÎßVOœÜ9Щ>§¯íè…®éy4'‡V@ÍÆstÝ­ÏwvõJ¹¼9QÏW—gWŸ@B=;NÈMó‘G)èÉã´¼Þ�¸0®©ÎBò�Ós—è>arÍáù³cç,ÁÛÚ'Bò)2Ë‹Öä^òmE4†oQ·#‹ÊI¯>-r[qž3Ç‘‰8!ƒñ'˜E¦M)­ä²µ±â,Õœ6Ñ	Ôì*yŠËŒ×6Ö>cϽá½+º~3»ˆß©Ã|çY%³Ô�ëOŠþÄqÉ¡vt5üX»E–oÇdµÓë*®”¦IƒlîZîzÕs=R'”Ì�QÕï¦Ü›Ž�/óÜ»·Ñlì:󮧚7¾n9Y¼¥äf'X³Ê°óŒýXÁWmu$�®ù‡$M.-Ï}­ä³ƒ ¦\yoö¢7-$•,Cm’ýø“z²TôˆQ©u»‹çq8e6°àØ—×t—Ú,’ˆÛ3u™ÎWvzN§¯„n®æ)t=Ü!é]Ùôz~¶I°˜<’ÖE½R5îS	}>¯
ìØõGŽczõÀq]ê=§€×ÚžÏw-°‡[‚5h /­ßxí¤Ø¡{M¯vL�n»ç�™Ë}ÏNø8![ïck]*X‡RJm-êåÚ¾ètm¶[Z‚ûG•½nóltepõ�Ž4a…3õ+s×UNd¿‚‚w�Ýè´½	=›”‡F˜Éª¯{Ú¢G9cG2¯¸WvFcc»±ôZ€ïäI²�Ë¿ðsäkŒ·¬ƒÒ4�yAüG˜98wÊ$kec‹y].m�ê»ï1¹8TEzÆ/q:»#ðìpìóIÙŽ�ϸTb¢9§ƒNøQ¿*”|TŠ½¸¨#ž•q1â<½ösÑôMâ'ër:vò7�N„S,ìϯB^º9$’$ùݨòæ^²ß~óM�•V(“‡ÜÆíÎjÞJdkÅSÜé‘œS¡˜|oZ£¢¹ã¦žž;E|�r¹�þ>“ûøÑžKb?Ÿï©7]>:åG$ÉBd™!ó
ã¿æø|ÿ÷ãÇ|ç9ÎsœéqéÂýVµH—ŸØáúÛ[°8;-¶¦m.:›<;NÀû°9ºÞcQ¾ü…û+Þ¼èÓwŒ­ýÊ©"ëuIˆ…®l¨¶‚žw–Åʹd/]i$tlA\GäNaÝÄÿŠÎ·Bw™w
§UøçkÓ»¾'ÚøíÓQž\QEB’^]�/�ã$x•S]¥2œ#™ÃÖ,øÌ4	†ØY‡`ü½ÍÁ3—¼$t•²âX°µÝCÀ%Hêµ—Ã~�Ý}¶Iܾ·~glZCkÇVLH,^!â6×òò(¾×›;AÉ¢ˆ,‡Pðã “²6ß1¥";±ÜÑŠºéßã@ôWèSÝ1�¡Ùu�–f]é÷{	§ŸŒUúýwqq´/D×ç¢6®	/BOSèž="²’#4æužŸ‘ëEéѽjwTͧÃå¾ ˆ².ºžxj:×íëõú;ꊢŠ¹0^îàÓ¥l,¦³ùªx–¼~�õñ–#·ž·!ƒŸ‰ÿ‚{w"¹‰±ÞRŠ³äëÚܸpñâš®Dn½kÚ�¯ݸ9™Ù_¦>äΙnÚDE¶™GÂTn®".þCÒÉ“š»úéºÃãJ´éŒÓg‚ÓÊïG9È9îl+W:ˆñáäÂrLÝ
< $€¢.qÆYd㯋‹…Ɖ;nËLÎg8'6îÅ™/¡�èí
)3Ѳrc§$j$¦d“Èø峃ûZùÞx©¿—7xâçPŽ4›ö;
^Îɹ™&ÛÛn�çI»Þ"R9ßxàŠM(òV�ñìâ=qNÁ¹Ôc1ÛqVî#ÂîBK¸Ñ¾6†$¸›­aãñôôáëzîµsåÖëõá?(ùšiyª•HzjRÿ1ÒÕ²hN¿P×›Áñzr‰E‹Ð¦ú•MÕté‰	!†G¦Ú¡ÑŽãxÔ‡VRˆ=\¸¦ÏçkŠçÆ3„<[ð<|v|Žæ-R]_qÙƒëÈ@„1å	Z"eë®ÿGQÉäù/àNaN[ò™mª»î| 9ÜÛFa4±º9‰"¯³]Tº`(Ú¥º=ÀîSqObö÷;6n¥î[&¬§I´,a�0É»—ä«B‰œq^ÆáU"±3l³‡\:ê24%«e1’`Ë–TsðÊ
)‰N}"v¦(àJêÜÝ›±M¨Ù
‡=¹ë¡qŠX¶s1›w�)
‚^kòí�Ñy™xR7ºJÓ£e:4z]¼ƒ§òp#Žú¢M‰rˆÐ«]JÇ%‰±wN°GÅEîD9"A~˜¼â'%7¿‰Nhœ¨Hî(ÙMöw$ÑDœ=j¢P¯�³{�]ê¸3%‡7Ù×W¨Î¡D”<ûªÛ‚ÎŽ\i`Îy¡ášr¸¯¹«Ô̪°Ç“Ê»¦WݠŹ«=ü‹™NíÁMW÷Êòw/K5÷?Îö˜®£6+×¥åTäÂmtÕò¥ìWé0ã;ru‘91r�«S-ª8U­Æ”™ôàç/�’“¿¹°µ«Ðσ¯e¿74²àêYÏ‘¢›w´f”éÉ?¤Í½ŸS£¯¿ñá™°pc­H“rU¿Å‚iøße±AU=-úë¢ÞbD•’<ù*‹ºV¸6&íaÖGfž^[]©ˆ“K¡¬Ã¦§žFeVØqnš	‹3±Ýµm4†õŒèý*¸öpÆó£úÑ96àu^•�è»+­9ž˜8 …Zžûç8Éå¾ûÙs\˜Õ.Å
wªfVâ,²�{+=¼]Xuå7\R¾á[)�׬h¸š72¬xXиzœ¨‚5ü)SŸ-›´ÉF×
¼éã‘¡)48—�ÖŒ³ºÛË>|U:c˜¼�Cœ˜Îœ-\üQO ¿Y&VõÁ=_3‡‰íø.:ãëÞãœ;O-Þ«ÌÎ$O9û?E‘õE[!!ë\t8zÙì9ÆP²¦åúÝž©�æ<ç”õÁŽ-òköA¦¸¥Ó’ÊY|FéDÒqNn½;qÂ;üuÇÀmßšHâ]þ7óy\F�X«½'k±k°ëågIä^ÑÐØ�Cª^kÍt©Ax•¥¥ ÝZÍ>q!réŽaä;zUÇ‹‘îu|'ñõX”ššŽ‘ÜŒÁÔ%ó/ZŽ3™±•„󶕌r’
«4qs�O�¼=p«‹Êãß99iv®×hÔãbÝÖ{Ó§Z>n£&ñ².Ìî<ñvxºcÎ.*@ÐqëK"óú˜‘vý‘Ö©‰åTžô>à“�Þé#V™òduѪö]úé‘dÇØÐ3–U1Ë'w³~æûF¨à5ö–[7zq8~¿ëmÔüû�
ꊮvó¹#‹–>·j*Š¶ÜýB2F9’+ýˆú�Ž�Röyܘ8-ÞëIÚàDtåØ’uÒÉ"·Â½¼(\�ŠîWŵµÐ“D‰ª76<±M	—éØ—£mNL”a¤ß86v-„eëó`â¢üxÈGÅ®{Ѻ\2I·1,O0ðO:QÜf	ràÞ0c©7Í…N™¯c\µðÆÖN¶×.[¹£žæv"PU6[:‘C^á¼fg
r¦=³$ïE%lãkè�[ϲypLƒ%æØ�Kç&i§’‚‰sÓ/#°æž6�aäJÖ
M3Ë܈²J°^Úæ„öÍÚ礔Ï%71Â¥{±Qq�q�É‹Ÿ’\RéÉÍn¾»{9û‰.Úœ]¢™Í¸-*ßÔô³D=úèÝ{xµZm‡ðFU&ˆî[W<ø.§£/(9ó0ICúy6ß‘IE]˜"HYÇqÌZ?/Ññës¶�W¶.¦9Ú1åÕb3�€UM4òô‰¹õﶾ»ÛPuµÓ„‡
™µ¶êu„Q›q6
rn®nä©yy!Å­qbY,´Ä_Àþ|’žƒ£Üg[Ÿ)?¬#Ÿ#_Ò¸B&Ðí´aªŒ&Ÿé"è´Á3öÅìaÉ‚9bÃͺâ‡{µPÝ
a³RñSn9¤6Ú«yk‰ÓAUv¨9øh½–œ®Ø¼ê£$Væ_§ÂUÌÚ8¡5}ÿO“6
îŒzï˜ÜÜ+i‰V¥q¸hšC,†iÉ|—Q‰YªÈµñ.H<´>ºôÙk¸˜¶Z¡6g<ɲäÁ�/N)a6ïbXƒŽ84Q[çäî™û¸c«j×ß½f.ìá{ß9|®58z»g¡"eÓžbˆs.ìpÀóNó•ËïÊÖåtGJ–X[%Í»‰c«ÊŽU²Ù£ÛÞØg_’ó'9¯¢š—`Ù"¹8œ°Ø"ŽmùªÚ'rMHc>3IV°Y-Öº±Év£�ÀpGšFçhäߟ罚Y0®E.6Ë!$ÐÚR)5huܪˆîÜÒúhœrêâ˜ÑnnJ6(Zê·R¬�‰izÞ.¿§JÍ–R+0A(Ó‹#·k‹V­�#ÌõºªmÃ�öl=ù›{+måÌâñŒ\XsBfèz8­×%o/Â}EÑÕ'ZWâÕM-1Í{‡x†.\ôâ™,¡h*˜Òaß$Ñbá,¶‰+ÉÍeÖJYCQMÒZIE2'BÆw–ÒQÅ÷z±ÐYۮŹ|'žIˆTO_â�“‚SgdÉÏ¢ÈÒE¦àÙ§/fŒ‘¢¬kÇ6ÉGF®I2ØWV:©kãI´I”œé¢ïמja#dé:(½FÍ1â\Cí=ùïqó÷é{èÕc–ethZ¨ú¬¯T�…u1*™.hÚìFåÛ•!š_6{'çÅd9"É„é*;¿Õ–]mx –Ìÿ^.6É—e%Õš'ÉWÆšæèæ«„•óO¿³lm=±5ûÆ’YëŽÕÂí—QMÎim¼âÍ(»È™òâ\{ð3S]õÍšÍ#²Ñ×vmsW½C¡aA–¬p²CGy©²¢-çÅ	(^ÂîÓ>D×Ü%ÄÙ¹ÐÞÔî�ýŒ¶¦|Ãej
p0ÄA¹�¿Qp_¿¥—µ±¼ÿŒ²šM»t�•s)³.è+ ¢cÚÁ?OF�¿ènËé3o».ÿOaÓñJûDë½Òб×ÌýžÇ÷î?ˇÈá÷[\{�Ñv#­|–
‚Š§2ÜM¹d^´GCÃÁšuñ?£9úH÷[>Û[ïr/ÚyE�‡fõ!®Oä1íõÚVoÝ’k<©.¿³¹>º»&5™ÍGZZ!µ»D¹`[3Wtʯ—¶BîEžêê‹\ÊÓÔñô½LJË$ºãºÁôÝ^Š ÷×kM×VžÃæ3¥Ëú_¥ÀØƹ3––d‹ÆÔÚ20žOsšzêØoè=�ñmòøH»‡Îld÷¾Qö^÷ÞAó¾êqTQ=u=Òù�‡96l—˜˜ ª*…&�b(@a	
H(h€˜ª$¢
Š
XB &&!!"¡P—0Ìtw÷~O{û=N´TŠ‘PŒ…“($  RÃF‘¨É2¤Q `„ëb'×�ú‡êìÙÄ®BÓEDK¤DQÔDËA?Ú«‚X(f*™  
R¡R¡(a‚–Ìrÿ?
H4R4HBÁ@PLhœˆˆ!– šŒ°"¢�™©bB’""P™š†–Ì\( ˜!`)$‰,ÀÊ–&¨HœÌR˜ŠY£,HŠ�J�ˆ¦š(&"_¨Y1¬Ë,$Öa¬À˜
K‚
nLYÝ”“À™˜ÅP!E)HD�T¡.BdĤL4,CM!TNµ¤M
DL·Æãò„jbÃ"¦’ú¥‡ï\àŠh*š&†‚#óf)H°~�)HG¹c)o" ‚ ›�hˆ
 š˜åÁ6þçí×Ä+÷Œa¯×ôaóþîÙ$¤ª�$(,)Q£‡ÆÊ+õ:U��N6Ú41²;$ä«C†²«¿f`_¢)ß S>#ëä¡�‚oŒLÂȈw`¸�ÉþE€æÓ5UœHºnWÞ:»ÇÜR
0ˆø
WKꀤñ÷pøz
Ù‘�Å‘†z
°ÊòWn8ª#Õ6òîOá‚€u�)úerš€WqôB”¹ÕãŠñex€7(þKP÷ÏB  ¨*$Ð�õ }ØC’T>8�Û™3;ß²í^Š‚~ =â‡�ÛAíU‹'¯iý««wù4X9«ª
tÅWÌxO©á«À¨’ßåýŽä‡œ¡‘	$’H/�ý¾ÚÕ˜j|èèíM_säýŸlÝ\}åju÷ŠØ¢ñÕhM.T#Ït\Ý�wã¬å	#!ÒF½MÈc[`œÓè‚Uñ‡rq2ÇÑ�«D´쬎	2"
b…~¤AR¼‰�t,ÓŠý&¾\Ùþ$H7~/2‡H2
	D¢ùõš"L’.<°=
ßÔHåBuG«·¶±Ðå>`Ç[œû2!Ö¥ÕM š :ëY¼&ü0öÁ5î­ˆ=è܉ÉÙ/xÐl¹øð^p•¸{ó
±�CH!¢4@ø'óý¯Õ»dŸGö¿Ù>Éð*(=ÊLÀ+ß(¥ ‡Þ:˜¦åAe‚E#Å1!F!}øð±Vå 	JÁ*(žcÃòüOíÝ	4E×Cܪ,¤O‚Æ\
}~ÏŸOê×ëxòUñsgú¡õâéý¨©ïLñ˜Ø>˜`I7UBE/žhdT#UW�P¢ØÏA·‘T1ÀüÎR´:ea&�ÃááMòÊV&£D—ó_R?M=§û-$ssVí�EMïHïöʼn«sm™œ‹ÌŒ°¹C��ìÕÙÓÞ;hÔ0DPgŠHˆzÔý¹]¿Ïøypî0¢ŸÍE<'Íú5øæ�r9ŠZ8ÅOÞˆa¨h«þ÷üI0HÁ“)i’ b>Þ2IÅWè&h¦ª–œ*†I@îpï÷
}î4~ßuÍHž<¸¥§7êØÛ
]íÙÝ-N
;îž¾x’ÄSg­ØöøÞׯç/oÂ2êxü�ß#ÊôÒ?w‚B9$frñ2vúL°„(¡ö˜ùu_ì¿›ù¯¶úîñ’‘]QŒNBvI\²‡XÕjoi€x¾oD<~×Ì“ô¥®£Jâûò·|Ö„ñ{Ü©åØn·åŽºÕ‘9™½óŠ,ZÖæyEZjoUÄxo¡³¾Ñ8Í­‡þ¯±Xsò	½?´½E�ßN’÷l¢µÌ-�N®Ü…ÏM>3Ú(8°CQ£ãëÆ—ï+³»±†bl÷îR�Òm§ùú‡f�†4•¼ÉYY�}*'Wsá‡pˆ(Šlz #Ú·TS§-¼÷3™½�>¡-C£“ßnjÜ2ìíñCWà™_´øX	óûÈ•‰Ô�U�hÐTN6|Œ²8Ñ�|yÝGÁwÍ|OÝJù­žD¥@Žâ«ÅUðù…[¼´ùI«,->¨ìÃÓüû»¤XÔokçt/t8$šYµëÁJ†ðÄÎ_DD„Ø‘ª êLª®Q©¥Î~2¾HFó-åyƒpÝÝOÌóŠå@éʪ*Òrò½"½y÷¸®ôT窨AQÎt6aÎÙÇ&˜w!ŠrŽ#S3º}ónº©$¥î¾8Ö2–>*ó¿k	1Í�b¸{ˆc¼+¥[�v_ƒ=¹ØÒ=3ôÝ`N,…®W`†lHUÒ—Dº ¶Ò†•/2Å}ãUEñìlè»å<Õ”¯±z
üÙ¢ñk•ò‰­6vÍÞoD’jÎîîéÀ¦÷“fºqª=NÙx½Þdzdü§7uº%®²®›
s]aNmCÖ¦7³ÕT
´ö�–‘P>–,9{;ª[h0®¯�=ieiR×ÔϬf ÐùZM…•§Ì`Á§¬,¬¬&Åîbp¨°à“©‚
‹=YaeRÎõ+­õˆ}«WÚKX´ìò[1
ix®Ï-�\qÙðä|Ζû¿Ï_.¹>~]Ö±Äj7åsiÄ;ÕMUGY{;‰mÎÉby§ç·)Î�„âÂœc/?^&3™‡N)­Q8Å¢òúJj¾®=Ó¨Û1u²ÊiYÈúJ¯
Ÿ:éÔk1u¥”Ò³’üK�Xæk{»»»â5ƒ9xq"iìNø-kA`skØ´Ýq‹YÔà¢p°°±‹&+	ꈺÆ
ŠÝƒàÈ…ô0/J^'XkÉ\æÐA%42zåá0ÚrR£”´–ŽsS=ìø§„@ÊgZ©*ÊÚ ‘½î¿“CÇ’Ìçg&s–k™	(¼êU©†-¨Ž~Ç.ì&™ødÕ3$‰<Âsƒ‡~(@Á¦l…üðìA®7òoÆü"žó¥YÑRž�U1›k‘,~Á]óKOæ
‡PA3€”K’"YhŒ�ïŸÚØv	º¢Šª¸º9q·©U1\Šqí.ÔOJä pª-(~IMWúËš>3xÑÊîÊå½ZÊ÷(þ°ÇOq÷î¼Ï’8œáAõÏ—’’Œåó㙡N
y¶’ÁÛï\¥®…�ÜT¿E¾¡C•›¤Ë+éîGªPÂw ‰*p'FE#�‡îo|—øïÜaÝÁí�Èu2ÈD‡(‚_GûûÜÚûiºcíQGZ¸x™
Èܨªá™ñ˜T™¢é]¶‰ÃÊPfA:#PÆÄ|D¾Ì¹1üaõ­¶ Ç¥�cèüK¥qÝ(÷_<œò¤�¨œ¡ßΆ„d,’H›p`×Òb:ý:a¾¼½³à5Ívü�#‰d[ÔÿBÛ'-ßîÑ	±òÏÈË<¡ÌÚñmßÐw‰V?g¿Ù¹ŽYöu|è#³[¤÷W^+h>ÇžëõîÃBl;n—E„™›ŒÏ|ż—é3×äÃwž«ùp•]J6«Ü½¡Ljª3÷3l4
JHqbhB¼XQÊãõœVë«aàfƒœædÒ®s�ª§9<Óá
D™�ûõèLÚíñèUïêþ£à15fB2á¿?"È‘åRJ์#‰™ì²&ÏñÆW̽“Ÿ:ðŠP+³h;v-h²¾w×iÎGÅûÙêÇäf�~b¹–�kÕºD§-3°_ážæjôåt{‹øU;,gWtQs.
äDn©§-ø$#h¤ä$Åt›KÍŠý:i*ÒèŽ
s#¤^
Ø0ÄVxêmGÇÙ òÀf~)vvÒ·N�´eKTÔ"¨_Th�¼ÅFÞÛe¥tC¶š)ÙGÈúte‘-—TÌÑJªx®…Ïv"«ØWÈ8yŠÙïe‘4ceªýé/ɵ�'R];{RºîìÙÅ;`D6’”|K{©Á7�›ñ,ØR|éÂ…k‡ÃˆB¼e–ïN^�—tÀk�$Þ$r£²»!JEa}Ñ5ì§N;$³#ä6
F˜çîú䯽òjmI@’Dèú/BÏË�µ¸Ï²¨öÐ,ƒX˜®y¦¹õÐ]‡°>s}G‘£œ†À‡n¿
Ãm�};5"ëñØûöä&åe ‰‰KŽ¡ñMh!Ò³�72àWé…r‹Ù¿è#Cé÷ûÝç{{½ïG‹çåöcÍ—�:9ÔØηÈs×Ýó:ºr_Ž-¡%<µ4eD,ʆü[<ɶ¹ör{°aô7¨uÇ[mN%A«£.Ú*’ÞòDÕ^õÙm8:óóñð.$f㥰{Hv9›¹w÷¹¾¯ŠÆžé‰íÇÆRú„}´É%³ï¢×g”¹ÍÏÈZrûË·ML	°1ˆ„ÅÅŽ‘Ð�ŠZ/+L,¼ŽÙæM(¢›TjîD´Ñ~ª.Æèù^ÓâG©‹xÞ0ÞŽ�²ûÕŒ8Yª›~yâ\›½N­rïI7{qøPéa–¼ÍÙŒ%VÉÝ §‹Xª*°•jÅS•}¯NЩ&h°’]$�佉_ÚÚŽI2E‘É–�`¸–HJ�[‹gÚ64M}d’Û.Ø'¢)4×Òh�ØPk‰‹!(ŽQºlØýÔØžíþUô"ÍõgÀ‚iˆä¨Ê;fÀ
<}Í8b‰Ù].7

}<ecthòAÅtš/B·×4åÙØm(ˆî—o)­H‰�›Ò“l‘Ui³8õ�òÈ>ï{Ç7<×¼ÇUÄ^ÇÛé¼âñé½ONÍëØÚúS*”"™§Iâ*"ˆÛÂeÝ+%¬•„IÀáLŒ@d�H„r$»Í$'6ÔšNN‹Ÿ!kÉ·8˜	�ÚãÙ.\Ù²:³&H«~ÄyÝ*¸¹Yc�Äú‡†Ûð ˆæ‚Gµý²�ÌûÖ¬x
ÒÞ�{hÏÞ¨‹:.vc£ý>ÏXÛ¯žÈDuÝÜèë†QuÀÍ×j¿ëÛEÓ·d»ÑŽyyò·D|ñ|•ðØÔšáê!P…PÉ™è²`ºKõ‡FÞ“§›Œë…Â暘I¸¸YãÒiQ¶L†Ö£¹iÕšgæjÕ«�á÷Î]#Ò+{»ÇŸ;ŒWÈ‘äß.›c¯ªÌïGdW¥$±½Ï#ŸŽ
oë¿�mx[Yúº=Â�ëìÑ~�Ûrôý&mo»1>‹?'\÷†€Wéfµ«îf÷µGqtð}((ƒI��xm´¥±É\†ëÉ_ÁI…I7æ‘Û
€ÞÐDT5K�û¢+a
Ü@žeAÒäLjdNý	>]™vD’¥­Yk-Óeøå<ç’^]¾pK:Wøü×Ë©Vñ�ãã¢ù:£óë—4>Ò»—q8ÃqåÁ®,hÚØ­{»/sn
ì—¹RóÅ{ÚRMâ¹fŠ"5+&À±¼­Ù¨…Êcnù
˜¯Š©r>~—ëÆÖßÎàxˆåÔ˜©{&'9°k^
„oÞíÙ–á¸KyN¤è»Nl‹ùìúáöä”L»>/¾îšdòF™údöo©aOœyóÉ£L$:1?¤÷îÎì™´çfeed‰|J†ñaÃ
U]�Æ¡¤�½½w>UtΕßÒ
¨qÒ0Ψ°ù
ÇgÒóÒÁ99Ù?B¿Gò|i,�÷óªŸÎ‘fþG§wzÌ*ק•œ¨Ì<¨ÄÚKÔ"dˆ‡tdr¦X¢­r2 ˆÊXÉ|fT¨‡CÛµê&Ë71lbÏ‚�+ÌU;ÞL›§&Î:Š‡ÆoEUîО1‘7Æj ±9³ÒËâ�aFG3¤þÜì¢Õymõ¿ñ1ŸuMÈ GÒQ©(dJT“Ë“W
@aÉÍ2?¶ïoë9œzGRÖ¬¬ª¨kÛÙú*ü¶¼P(@Üív³Bè£;¬ÿø4ii|꣒e�胧/4q8 Ø#I¤Û§Åa§ÃÇÅ—ľlnzqq´ç'Ƴ
£™“	·<¯P[Ï<þ̧°¦™ù?»DÆ=¹¼{†ù…‡»@ó€�ߨ@�úÇÂÑ„„y…0! OëBU_ÇɇX!UŸŠ
~•ŠI–hØÄ{äðP'z
Ÿ´ñ|4B¶ÒBÉD!´‘ˆKÊ
#)› ?ŸÓµ÷<âžmN§Q Äßýo5ƒîApˆ¡">³ržÕ >Û9
f"¿‚=ÙtGðýZæI$eÐC�Ý¶í¿ˆá�~Ÿìiþk£‚Qý±ÜjˆLj§Ø'oÁýã™�2K§ÄŸˆ¢‹@Ÿ”ƒ$ˆ>Nîwˆ±Àq£@ƒÁƒ°„£20HÒò_ϸ^ï¨+&÷˜qø#àF9"?_éÃT
Òô¶
	Íp"R:xî—9‘1Bƒžº¬½Q-š–âŸ'G™ÛUWúQ}¤�÷;ÿW»¿33	$’B)$feÌÌÌÌÃ3-’H�‚€ ÓmÛkpl!`à¨Ýi8)$$b‰(–9˜ó2ä̉[PEŠHãP#²7#rHphïBí>ÒðÑàµ
l EÂAï¥L2ŒU;ð„;¦�}�ï!¸î)C`"ùD•aa`„,j?~�äþ:t‰ëœ²`l÷ÏtâˆZû‡ÔS”9)H#�?° XB	ùÿ@Õ�‰?ׄsäÀèÏð�ñ%ÖŒ¦©dðäe	èªúå/®�¥È!¨°çoÍy�¯˜QQk;dLÅ—azâû¿G2˜kûóŒ<°¡Â*‹=š¥¡¹ýÃöÞJz‰Y駘–Ù'V†¦kQ˜Î™ˆ'ž=2SM%%	ÐéPVlðõ. þÈúH�=cÁÑ0ñ��<7W¿iêá9
– ˜à
¦ÕÚÖÿäþy¿üÁ¾æì'((”Pc±Ž£‰È:ÀÅÝ÷H’X
ËÂpŽ]si©QçÈj0lR¢£G,^©óy¨yÚXtŠNeUxa¢5Çv9‘�%SMå¤Eâè_w
¹ó”; H­îT¨{c	‹+9@<£Œgž4Û<^û`B;,"©Â¶|%Lç>Ñ(¼^	EÑtÐ�`ð–dœ9÷,ÐsÞ ü-•·x¤X¹€¼w™:Ð8„Õ6+ŽÞ
i©Ö4`åZ1ÀsJAÞqªŠkXÎY'.°Ö`аäXO<7ï:´D-ê !Š†íì;šÈ…�#Ÿ²Sbi”¥R¹m|7/<ó#2Vo¼]ä¸:àÞzºǃ™‰ßØyëÞ÷]ÑIE$HU4“	!L’BF§’ºIùçT*©ûÊÈ|ÔßÝÈ–tè‚dV­aÅ{7d‡YHº6P§>t–WH7
�Ш¹!¨á
å‰s”ÓeäÉpåpxjrÅï=áß:`„ƒ%ÈC!2JD¾,öÍ`h�Hd†Š‚ÞM1™„Ã0š³XPá%E
T$‘Bd��CÝÙAÉ©Z~fy,"j#%²`æfU
ï$…aÄŒ‹†8ËÖ¼=žÕöz)ñŸÈ­
ÿWëåûiåäÄúñ7öxsdzn 'ø !Ñõšá"$ýë§ÑÃòïš®ÐÑ3©G/’£HËoeèøü?CSœ(D@œÒS@Y­L�ŽcUÞYõ6”œÚ~ûazwÛPûFçˆÿ°Ÿ”êî`Á’þ"ª+'ÁJ_�EØuƒ4$�Ö4ò¡9ˆÀdÛÀ†¹€Å!ívze¯•

>7;%ýÖÐF¾{#ò&QJ£†Lì1ã‰
2"
Œ;�eÃn¢II†þ«Ú©
ñþ/½ÍmJšrjÎuµ9ñ¢N©ÖVÒÄ×µ’"0¡
Á�04äIµàÊ�¶‚J˜P¬#ØL÷â!u±µ¢Q[û[å䶃u7†DG¢€;aI¨§Óc$á¥3<î›[ OzäGCNùŽ›®nÄ
•Kõ⻚ï¤|+øâòõÚÞ£Ä@Ä9øl’IᚯYXä`VÕ°Ñ"uJÔ¾:iõ%mì•%ŽfbeG†ÑÒ¼è 
Ÿ%Zc4Äá¸Í€áKòÒúpÉÍV]Þb]
—§%'Sen‹#‘ŠHÜ‘ÜÁ	8#Ý)ˆ3p²>Æ&C¾ôD6Q7'¼³Ì:Ëò¾ïÑßõý�SÞzžÿ€ÙM¼®ßéìɶÓæ›|7ÿD	™û)áó÷ñ9(Ûï"¢æ*Ôšõm¹^ßÃnÊ%öÐëu¸ºïJ‰ŠU­uŠø—¶ÍÊT®i<©»6ÌNÕKÚT4ÜøœñÒÙµ3Ö¹Ö[LH×£"ùïàà>7¶âöÞ÷ßöþkÍÉ‚¢ÏGN·iN`DÈ6Uäø±Óü”{2&ÌÖ2_èF2؈$#_~ö6VM–Gí¾:÷§žH¼‘ñPIw´.!T±Dª¦-ÜvIUÑÂäY>7¸’#ÕϹ¶à�!”Êøv¤ô„øÔØþ’®	óÏ™ØiçÈô"•Ñfßõãõô
>×Íì#÷"M
ö²#¥êÇ8\1K½rû`¢Õàw¸T‚r'Ì3)å«dó
=èŠhDöá}JTæd¸_Lrœø�ÛȤ‘¸Š�O&zF*9Å=áî�Îc¦`]žÏ´øŒ½††
ˆåˆ›±�éU
¢¢f�Â'Øûðë�¢ÇÚ,7ýêl£�cÞ¢T!ûÜdäó®µBŽ<…Ä�õæ©ù9îÈkXŠŒ):á’aB{ÄfÙ—µ(É6›@¸ˆ«±ü¿w4nšj”.ˆa��BI«`�XrÒ EÜŒ^�E@¢
�C‹ÑxÐÛ%£šÌ;èå¥Þøó›ŒdÙêpGø=žÿWòГ@Òì’OÜÖË�´lù_îÿó¿}ÊÛ&ö>Ö~—åRûfÍ=Q«9l®¼@¬¿nÉ•tEàg·„jU0m
„²¢Gäe ,뇡âAÛÛ!Ò!îLû \lÎân�êÌ 0«ÝÇšW®3ÊÀlììI
{“ðé�c©ÝÒ[nK½DsšÉ~ãóG¾Öi·E·5År~9Ï„—x¾¹�¨Ö³
ùÓÿr:y®;»¼;¹y<�'0ÝþæÄ«¤ðƃ…TÐ,ÙË�È£ÖËñ=E"]â×¥ª5	YŸ
¹Z›¢ãpÅY:'x‰
¬)WƒI.%
æBÉñªm·£W¸M
.¹ HH=â�¹7.‘w¤OóÕ"%@Ù¸ósÖgðå'Ë_.ÃQÆbx´ä’ÖÙbó‡¨�sÍ ¶pÞØ'lÒG�¹6(ä7g�rÓ¿TþWz¿º'i9v¾({vÇÔc*3!jþ^áò¿ºž^‘öuç
"‹Õàz«MÍíÊ\½ïŠÊȼW�oÇÁû/µ,ê
:m׺![8äø?}ú÷øÆ5/­¼inîþ\}îî‹ÝèÎë“퇓éß›ÆÊcƒ¿ÛœßŒ(2««ÒðßœZ¬«Çž/[y>Ùð·TeÆaF;Daø\­	ûÞ<¨½¥øO2jñDÉ`™½¯Ylcïbö·Œ¶+0q4Wj~nNLßkYj¬QPŒ0ï
_;T§ð¶kÎ+wJïï×.T¡­áÇw”ø^ûõwÆÉÚ"ÉêlñàáéS8‹Îƒ»ñ.8©R¦Ií›âÛû·›W¡ï²Äo.Cù`ËâöB¼‹Ó¼ZÕÍtEZ˜åêŹ$œW­¡$ušãkY‹µóiÇZrÜ‘x^§ŽÏ+q.™ôþ}¨²îM2£ks:93rü-ïgï´uOÂŽº�ìâÀ®ñ9ÝÄfŒß¿
×ÕÁèνì
¿Ã[5`-„Îø9žg†½!(|ÒB7ÒûJ`6Ùð9¿˜p÷¯°÷L\äctžbö]Dƒ¶{»«
¸ñÛÈû»—ÉW’OVó«Ã7"¤�ô9õ@6ýí±A Ž]Üì·wH߸±ŸÑ±
¸ÄR磴ÖX¡ìŠò†Hx@(#d“?>u3WL·r[><Ĭ| r3£l·fÙœTà’þ¾
püî3\ºðîÇšœKeÍ-–3¶°ßÚŽs~ÙÜ2¦ÌxUd¢>?­-šúÛI%²IT8±àv˜‘Ï!5wŸF¯oLL9f¾Ì:<¾­Þ׿Šf½«lF9�º68.­âÊ´E$¢_7­X¡È‘Qo»Ø襉PJSDä¦âñæ©I!J�iÉä�Ê+”.!33<þ
wñà<Ûkžh jŠŠo<%vÃVw`žcÅêîTUET|è—dÈ`Nfz95웯º{–°½y¶q7>2:¡§aÖ&jìqkK™ÓBDvÚx¡}Ši• ‰ž:åçˆ7P‡tì,nª]PÕy¿Àsò Þ
§~ÞÔÝ!!‡®=ÞïW6®Îœwæó	ÎJ•D¤[ù³âl2’(CÌPcš4jëJÖsi‡ˆ:yL{‡F:=G›€àju‘Œ£Æ<‡*º¢Èœj0„"w¨ëÜQ×Í©2	D²å€Ô1îä<7û�Ýýwòsh¿´Úr³Æ³ìløs8ÍBUïaË´®X_&…ít“þ(�÷M�,}ÇâÙÍý[Z¿çŸ`kÕÑ«¸à2
âgïÀAòAWÞ€‹Pr@‡bOö²�ô!_á�¥˜îÀ8ñ <Õ¡7]1‚$Š¨òwymŒÝ=Éèù�s}ù™eN_éÜ°©´ª
ÿÕþË€!Õ>R#öp=aÏëé^R`òš‘dP	Ã2…ÿ$YiG'�ÑÕéð»¹éäßJnòÍâ1b
�ˆôû¼l—€ŒRˆ.£;WÓ}­+¶}$ééN'W¸îSáòqþ¤úcë¹ðóä„„õŸÔ½vžø†'Ýf×Ñ	
¤¿W€òï\õÐý¾žÇ»„Nƒ÷1ÖÛ«ÓÃf³i|ݦ4õdîàî³C4›b»-Fá�6´ÃN0Ŭ,¸k³J2¿Éíäjœ⬠ã@PH¨PÌË”±‹–ñTÆ‘°�+ñJã~¶ f“Š'©5	–lkšÔ

�\v^oA"6ê�´mð²—†¦–hÓN¯Ç
1´úq<Ø‹[�ŒÅæQ	ž�¿y&j?ÅÞñtäŸÂnŠ ®/+F£Æ
â܇\Þ«	
Åy¥Ñs„e˜ÛŒ(b‡:a ªxg�ÖîÂxÏ/ýaTúÍqO!’¾]èB1P4ôú½:¾—RŠQOšTÃ;íH‹x,I"	çsî?c8†*šA‚�˧kW±¾;ºy¼[…—Úïé'~º;úž“…jÞ€ŠüµBÙ1Bïë“”sµ(‰°7‚kÒ!*Cf̯./°3øŠ
úœªŒ²�…`º¶i`˜rìókCD7-[êæð\º\Bo£“ƒrd$nA!@˜Ðä²B·$ _]ƹÈ%\N=½sˆ’�ŽÆ¹>3hkKj �ŠŠìÌåÁs¼×ŒÏ¦©ëÇ 3ÝÌäåñÀ1ÕØM¦‰¥¹à
uIîõ@ôŠ$ ˜iÍ©Õ~ç8_€3”„Gptbukéïìï„ñøÿÐþOÒlæô+D©ûOfÁç<²O³~•û?']l`µÆqs[ÊøÞÎ7ÆMÃxmp„(½kK5¼ªˆp„ˆ‘ÓúEªˆ/ùÄU6m¤E³¯MµæÙž+/‡‹³¢©šEö%-ôØâùª]èHÑŠ7W½˜)K¨QÕ=É
ï=Úýí½Öµ`i}ª®VeYÜÚ�X5|äBÏÛd×Ñ:
ªª} ½W»ÒMNcóÍjßìïÔ�ìíç_¬“†Ë’¡Ç[Ú¢]ËþMîzÜ=óœ?íLú+æãîÀgÙŒÙÝeì½�¢ºŸbCæÙÚÇÙ«›¤|³Œrã|½ô^+a!ZÖmª°­þ¿îùñ·óز„ΒΖñ°IR¯³ãÃUb™c–VÎΑ4ʪ:Y'¹ìÊ‚Wɉ9ÜaÛ'šŠÛƒÁíp¼ÛŠë˜YT3ò¾�ö+�CøŤ˜Y»ëmkûì̯ü¬N?}½¼7îAõâàYžK úqÞž£0ÛôìõúèÒH㦱�Zù]àºJˆ¬ =Ã"‚9[ÁGiÓ‰�Ž>9Åá™P~
üM)‘J0¿‹
9É!­×ÔUê((Ì㎃�Üûgk&äL_í)ÄcT}™«ÈªYóZ|¶døÑ4Ç©ë«Ñ¯Ù?§ý�ƒm¦#ÚéÙ¿|‡[žV¤“ëé mu“í¦»Íò—CÐ<‚üßÅ‚GÍs׆Tý7Žß“[‘u›–ä§Ë2þ9ŸVÜ7Õ]J¤ÇÁ¿ˆ¹‰ b'‘�øZU¬ þ:Šï:¦O‘­3{#Ü•u»näÈìJJ½ž<ä›Gy,×Óµ,¥ðLó;¿OŒËÎë&™¨
¹©|8u|/�ì?>¤’kѳŠ0kÝpä
Õ
UÑ£sÝxh�ûRÓí¶M9ñ½=Us…Q¾º NSAä–fõ #ÊF]kÍ2:Öµk±L†œzxëNæ°Öj·šÖjè­á#O3X�lȔѩÏmƒÉ¦I¼2HòeF<Ü&µQ§š„ƒÕM]e-¶¹aœäUƒx�äÖáfn¤ôckLð£îýñÎIç_¿ã8Å4FK¯ª8´£z§»¿·Þm
‡\¥¹ë͇>9à·âgœ˜5U¤I"3 IÞN²JZú3ÃUt&B1Y`æ
•Ý[WÐek:‡<�/¥K*x9©¹‘
¦eÌ|ÿ�=L“<¾ÆšØ©í&ƒ3�–^¬`LÈQ:L" iù‡ô…^FB¦ÙËbØJ=Ûýp8¿“G,“…™úýÉè³ÿT¹âˉÈ[Âñy»ÍHÃîésü#ÐŒh@Ä	sî )bi30}µè‹?ËòE{ÜŸð_t¶\A6nÖÐ<¯¥ï¼B?Ž"Cózq¡âo‰.õÏJRÖ�!†ŸFð*šs6eŽ98ˆÌti·Ÿ³tÛY©±ŽÊ:×'=/š3,6ùf0j¤6¹Jw÷ë2Ãa
@�AB…
*‘XrqÃîSxÉ®¥ñÍ^kd’õ�Í{ÆÁü;.
ÂÒêí õä0¹øk&ÔÉ\q2Li“ʼrÿãʼnM(Ww}LšrÃ¥ÌË’Lrf4žhåu£rp̆dØÓM™#9dçõó2j%Ô9}n“$#‘ÇÝ
—]÷ŽG�=ú†ý…TÝÑ3UŠ	 ^Ïã3Hâ"„�Ó0ð?@Ü:…ƒ!È0Å’øó¹âö"[ÒîÈHÞXBã…“-¶Â[ó9¬"­Iüœîo5Ë#±¬½ºÇ›ã·¦‹�díÛáAêžè6ß•Fâ´nu/EHVxëKA®‚8Y)€õD ¨€ÊÜš~w滼�®ÞymãËòguãäºo…Ðwwn27ËO¹ö>Ud’-Rºw8”ÿR¾Ãºï’zyãù^ú/fýQòôß›'FWc«­�¶.¢ˆ40ȸ¢Ã¡Û˜³?]‘Ï#jjàób2¢Ibqñ¯ìÅTLЉ´{X—ãú=²¹½ßÒæú�{ŽÿÒýw›ôÿ?ñöâú>"M~ûâ[õr}L«ôiÏL¶.ALŸ%z£m³4'¸CÃÙ$‡Ž€¨O�'‹Å<·³^FD<Ç·ê¯O³Úæºmó² v¼lðÕH„�8TD!Òï0õõ|Nt,ád˜…-V™˜%]ËZ¤"Ó6R¡ÖV’fo8EbR-
W§3›l€ºÐë¡ÖšÍoes(¦˜áRPäÿðãË*¨x[¹¯ÑÑïUñUÞàÒXB˜”K‘C
ó|3’∈üj¨E˜b'erî¿‹gŠKÕ¥
Võý$cŒŸÛÆýû\Îì^spÙ¶�^(ÄR"F#R‘ˆëÔë×G£YÖc·U	ÕFé"!€‡§ñ’ñs	„ã¿x	}S¹«ÍÆ? Müçóÿ-¨W‹Â;KÑZúÿÞR†DšÝKÊ
±+ 	ÌïaÞËCóÿËÝ–4䜴ÕÍb ºâ©¥µЀÿ;Ë0Lfùndl<¬Ahâ
Ê{ÍŽˆKE<ýÖÆ6@mãÎ.ãƒý„¢2¿â®G,[s“òÊÙ*é˜FvÂMÌsÃЊ\A‘£¾"¨ˆŠ‡li§h9ëˆÓ9šðH@µÆo§œÖ³·ši,)-'ŸS‰šš”A鈗íá|,e_×çÕü*‰4ÀBY�¨éqgÿ;uÿÁc¶ãªêœ-ä3Ç%
HtSóÉ”ææÇ�µ-¹E¹9Ô¹ŽÄ¡ÖHó"К‡pôLn:)b
oCû_·@Y{¶!àv2NÐ bÒУ£vdlù´Ü&aOú	³—Ýú(D
n€K=;aô0àe\	±�"p€n€s–
hQ^è9J]!´\Å…Ç:6•[WÔŽz#¢)È
óo¦
PJeåàlþÅ~Ñcã¹ÖE§4]pM’ð)¡i?½&©|Å£œÃu¯+fi_©¸zaŠ9ÖË-J£|¥S|_<Ç�^'">,¨ H-äï³dŒè=vþ÷ïcSq@WEðÉŒ˜®Òƒ[Ç,n[;n\²@�“?RTþusºŽbÆÎòu>d¥ÀÜ÷œ$0â2È`ʵ•´»#ÞOå¡dHEA	zæchçXm9[ÛÙÉ�þëã¢[d?œqŠ‰ýÂR$L==¨–(…ý
H.Û!Cá#2fÆnáp !h�u‚lò�’I–͵Ý÷ÿ«¿øŒåº5κã:›Å(.”x'—¨r 
ÆÖÛf^^¦¢UKÞ÷00gåÿ_»ý÷õ�õ!kýïíé�â¾u=£

í*&#¢°ƒÝoƒIŠÒƒ²O<:„$�?ÄÃÛ�öÛÄâpã†*lˆ¤`ù€‡€ˆ†ô«pï#gôzve‹îQDj5$$�¶·	­h‡óÝ.wû,ȺÓ÷(j•žÍ9,¢
©Àƒæô
ñ”Qü2™–I‘ùÄpFTf`ÄEXsùw³0É*Oä,N‘„”/ñÔœJWýDþ'ìbóž1ñhm•‹ùÅâ¡ûß·D©#4,_Õž²¦¢.ÝÜhCdd¡²bp
„ÀH,_ºjÂaÆD Aλ©
ÕöiL�0bÌ€SIþæŠ
ë­¿
t¨‡Xs³ÈãO²D6#lÈꆜ™C͈d@žyÂ
’(JŠçèÔî
áŒþç `ÜåIO¢¼3O푃Oáb`÷`é!Ó>|Àâ?H�o ³µQuÍNTÖÙüR Êâ$sÌÈ?ÉÁYn12rX0ÄÝ®,	éçÇQ'4Ô	A�±L ˜‰þlÕݘ{^8~§8aöŠ0ÀëNaALAIQþðƇžw¯n«›ŒâD»ags�ÎEÎíZöÀ‡wQWY‘_½�÷tå4»²(mæ5%z3 ¢Š#œ3ºÂ*-f§IwA“Õt“ ø<Æö›½É5jk$¢™pQ<¼÷ÍíNŒå¸r*DÙ¶IÉtÁZ3
ÑbúsZ#œÄEpAïŸÃV–•6ˆæ'TD=Mçh÷Cõ"Ö‡Ÿóx±}/×þ7Üýž~c�ë/7+ÎJ
ÎXÞ¤J°�KX‹¹µÜz¨zSWPö™¼Z+ùÿÍO7ýoàKâoèßê´k“Ãí5úþ‰Tß){]߀Çw¥šJ­rw¡†ßQ¾†ü=YâBnƒ¹Ñ¨{…C?G¤ï¢:
°Œ\¹ ,X(€÷@QïÖ±u»qLú�þÄÕ#]«ïìqïÚnŠórT¿Bò¹!é¬Ë×#yí;·\“Ê­ËÕóø°^c(D	¼žþ—_§­³ì)-`äÝJ®Â¸÷÷=½¦ÒÞW�s�²(D,½˜Ø©bä«Âþ
l:þ|9­üE&ÐÏXl冰ƒÖM’B‘Eº¡­RD®
‰Ã9½OO¼Uw¶®Ó¬‚±è°=E£ÑèlP@dÞãw9N§.è\V…€Ç°yÓâ––ùtñq¦AÕv¤Æ„Š ”®¥(´ö¾ÛÚ$oþy!:bÏ6ïÎû@Ö_h¹Y¹ðÆôex§9giù—{>U=—4À÷	鯛
›­ÍI›]X&¿#ögK˜ñ‚í§{|éIø±É¦)#Yˆ•OÒaP‘HÃøº_/f]�Ù.Ê(„í…%Ž9@ë�rcÔ‡çNðàÝÐÃØÅÍ�òë¥^9Bdó¶úý}1%õƒ)	ÞOk[Ž‡EÖŜYß–Fì’I$‘¹$�m¶Çl­’G,ÌÈ*ªª¿XÖzýwO©?íŸÒ_épþÏ3L÷/6õSÚÿkeܤÉBÏÔ1•¹HÂÑ¿~¾}	`Œâ:+ü ƒÐiÀ¬¢<ц…IKñ_¼pè -j¾Í¼íEÝ×nÖl¹fe&÷‘>Q¯1wyÏv–îÜús²Æû£Z%”¬g˜µÃ^‘Ã1«$ónâ]÷ê(É­ÃáŒw$däÐDZæ!bßÇ2þŽ™(ÁÔS…¨¢
º:¾býëjJmdqæã°šÀ?x‚œ"	È�á3pv¬ÍGíF.É…:DÖEæ!¼àñûãñxʪ'(çãÊ»k§fyÐœñÏŸocd0œRЃ辰¾·Q
ûºé”DIù]±µtÛƒg�ßbkå{
žC$qÏd�´¾›èéðj`AÇ̶7½^¢Ð[»,+Ô¢
ìãßœNëõ;áäŽ+Âl»Ka¾Èl‡ŽÚ¦Øà$�(PÑ‚™>kjçt…‚¡3Ýyhpúo³…s ôÏîòXG^Äæ‹Y¨Àˆº«~Èì(]zÊÚôK¯2L¦E²»)}Kˆä#–“xô6dଵR£3žˆFóq³îlE¡èÙf›@nïi—]©,¯�\8בz"þxaBjŒ¢êár^W€l©}Šç–îÕzwVC>'Ãá9èÃ2QíI^~¿û˜Ö+ùØYÄá3xÊ�¯ø½‡
%JˆxB©q�“ýýFMæšfF{™vß,o„"§wsU=B'Îɲ¨˜W¡Òœ0=‘z	ãáÜNeUD4‰Ýó"2Zfç¿Lë¢Ìûi.ÃÔPHá« _PÏ$ÚsÇ
­ƒ[jUi©Ô^�¢É2Gu Óœ/¹Ê•I¼á0Îaã1¬(&œyy½Ó«)‘Õè#qÇUsÝ)	Éæè9÷ð?�
ÇÏÜ{}»Ç/83Ì®á¨èÑøªØÝ·vL2e±WŸ]3=Ÿ�(`ê¬	gàñQÔ‘à÷–„÷'=š5©(øÿsð€ùnêB™hÌ—{¸ÝëtísTû£ùWáA0üÏú
Ê
tq®n4ØÛc8�,k«Ã‘•~ßîš´Ý ŸО3Zß>ˆq†Æ)>œ?Ⱥcì‘÷4¯ÇÆg}/èK‡ÈtáõúÏ" tQEÝG#ëVtèÈ[ÈAT˜ƒÙ
–"'æÓØ}aÜp¼LÓ%CCû€©öD;çÆøzü�íû…|'Éñpù—FÈ’~â~j³Ù*ˆ™€Ó
!¨†y–®ßÙ=,¾»=?¤C0«ØEHóƒ	ÝsÏl:',a#öPnô+Ì�½äù·¯Š(o“š<ÑÒÈ­<“Íä,ænúóœJ©ÖV’Ùé
žƒ¼AˆdR_…*iÕ,ˆÁ+qUoS»¬×og;‰êý�Û=ú’=¯äM`Â&v4)[ë�—�ç´–R&±O‚7öIR§I”f‚ObŒ0¨úâ�Ã(UëÁbrüw]û³É¹æ¦"aÞÆ&&
1±¿¹î~ÎóF&¡ó®6óÇú—ÙcCie–gâ‡ê³âŽ0âCâg»
Ž­A6cú@Öòlm¶ÜnI$‘¶ä’H噕»*÷7­VffQUPGÞ¿‚w©£”DŠõ6xpªvïG\„=“G>ôiQÓ�E´0ˆDÕ|�~�\Çb”ÿÎøŠ¶o­Éoó´×†üÌ0.íp'lsö5Ðà<çÙ`UƒËõ‘~o}ÏôŠLùÙFEQ½çjþ§âFÉ#
dPðbeË�ß7{ƒQÉ
þ›+žçá¦ü¿�ø^ï¸ýÉú˜·l']£Ló}
±�¶Ÿ�Š§Ž{((ÎòL·(# bõNç›Ë.þÇD¿ðíQ¾ÓÓÛ+lðÍtpˆc]¼*ôž2`”X± g9Öä>È[x	�›ó~‘¦†I¹S}âz¤„¿–ýñþÚÅwVN$S't�´Mi'?¿Ð_„“8I�ƒ§œ¥ˆöoJº%_ø
&å¤þÉ*œ(P³ªôŠIaÙ*)P¨!Øêêv–;�Ðõç>¯0óÐF9ãTuða¯_“×D¤•Tg”3¶g`n¡¶ÅÐá×/l|$Ìe/_ñk®9t{ý#–Þ·îQƒäù³Ý×Î|‡×06U		)IUÈdDC¦ŠÝ…ú¤9§’8ä#޳ݵÀµ%¯+˜E2açˆWBæ†d‹vUpÊÑ¢EX†Ê<3Æ„™ð
ê‹ÒâÊ-è–ØE‡Vô=»x6Ÿ>n—·ÇF:2fçÄoÝäÚØιœ%ážz†î®D^›
í±‹õYÇÝ�õýߢûr[›Ü7šÞÜÂo7¢šqñ9–.´LçFæÛ‰ïèÉàæyên¿Òx²ùùº-M½tRõŠ+÷+µ¹ÇgïñÅ”·É×Â(‡¤Ô<�iâlù?cÑáúo‹ü6Ãzv�5úæp½�D‘Κ^ƒè�®Ž«â­vKÃ`Ý‡4vÔ׉ã²+t3G네¦JïФ±Há©pýÌjg
”‚H>ÿ²´†±0@ßËÇÒKfï²ÝŸ¿ä Ÿð¿›l0R>êÁþ"{C	I¨Z£(ªª[Í"›ò‹´)¸ÒO	µ4eÇWDªM+s:ƒºáWä—…IÃ7÷`5ðlø±’6¦á9#˜¿Œ–ÐH?¹H`pÐè׫xL|ÞÓÓá•ÏôSª–/"â@wžEcë¤}€¬®ß
“Õ�P§;ìtöoT¹¿DK´¥�LÊ‹Æ(TeE äA=G�‘
’³Ä¥:Žñ€®¯¿A:ÅŠjé£ÝÓàÜ_ƒÇJÖ#*Ô&ð�\r†
9¥ •&mð?FÞ‹gÑ´àpâcÛ³›ä<¿²e6EÖ^{sñõûf�¹©Œä
û¤»|ì&Œ
šÃaݧwWN‹¢àÒÁIó’¸B
AA
þ¼Ð~@ó&Àà‘`’e††e
¤æ	Díäp¿Œ“è9Ã]‘$[ƒ:kxwQ ^ä‘î¼yy2Oòk¯‘ø´Óñùqô¾ì…d {§¯o»³vÉ.�\®Jà�„$H«B
¢YöÑñãl¥Bi¥·ÊÇ“ŠšŠ‘!âçüAÜN^÷ˆÐòð�àÈÔp-CâÐlQ)Ó犆Ê
æݻԫ¥†Íx]|ËF⌳ªëÌè¤h zkÏë‡Zˆ
‡«3f‘‰‘‰î‰LHÂ1ð.môçá¼ïîM8Ö±}ÉÓ8_Wò¸£h=
ú·‰ùYû/ÊyÜ
¾@7òð÷t
6ä¢#¸Ù�E^±éÊ�Yë×Ö[<¹q¦çɺRò�¤Ã¶SÀ1Ç7¿DYö²,’áɲXs¿…A©_6ÍjVÝû¬Ã6¸ç�îü¸‹I}÷µ«¶Åü<Ÿ.ënÌŽó½_ð°Ì±áýÚï¢ÐDŒŽ�MÌHîˆUdá#TJQëÒ›ú˜î�TTax±Ý$Û«é*xåæäߦ-ÿ9#¬èÝ¥˜0´´ñS
Þ^ð“ϵ%Y[.ÈB‰ç�Q:RjιhãrUšÍÿo?~ØZ
d.‰µíz¤(öx›¡¹KŸ¾
ÌÃ}óÌ€UF4‰ø9¼éÄO’�_‰âèyߺŽ¹¸ðÙÉ[E­†e{ Mëw<å·ÆkPº-~ïê?'˜þ­}ËÛNQ«ZER.ê°î¹—Ì•7}c¿�R^ã×Ƶ¾Å¶7¿C§Ž4h¼ª. ùWÊÁÓÍ¢‰¢BQýÚYÊ695Q	
³(×ÝóxÝz~úåìå¯!)ø·ž;,ÇÅy:\ÆÆwir’?q®¿9F X1àzlØÖˆ}/‹N
°/Í
#ü–=ÖË^lÌ_ÛNÝý8ç#à&±zµ^pŒª¾fúšü×X=ò”·Hþ²¸W¸çéOŠtÛôzþ›;UŽ5ÅMY7[Àç{´žß}[Â�ôÓ÷Haæ.G¨¾#¸‹©xܱVu³VUe–}�mÞ[ÌÈrª­
Úˆøýé»CžŽz0o³ƒß$j}UííJÑÍ[fØ
!�³Sžö£ÔaƒHaœ›ÚŒ,röø?Êò¡ujIÞ YãÁç}‹ª¢,Ž‹†Tãv5¨d
ã+Ú'™ÛÒÀôe§KP:~G÷³õøõxÄ)·ë;€Ä_c¸¡Û4³g[Ììô甶‡à#hÁf¹ÙßFkΉ¯ºJ|>mW–ci
OJYh}ú¸®0œ.Ymq’‰g›×]¨¶Ú^æf¿³…í4ÄxBFœx2	ŸD%çª
„XGò’A$ð‚!lDè›ùÇ'ö0UTPL0ùvœäÓ1:ûLJR±ÓCM¥¡›“ΘMÌñÔéçÓ¥ŠuƶÍðé›ò¶ËD­¤÷=ã¦ÜóžFU<5Ll¬—Ad+²õéŸ[Dh¡å°†uêèPõk¸Xêwñ…»zŒrãœ>Á�w:cö�yzíJ`–'f8#㜾çláDË|�l=yqH^ß
Pl€^öNF?�<²6wëpä@&’!0”](P+#ð"<\¼=;x˜’ì†ÇU­Ø­£Ñ¤
€Ë^8vøïèØzH©åáÇŠq¿Þ!ÒWÇæz7ÀºW*€é„
€RuD3åŸvhW*cUæŽÛÐ}¼½oök·6Ž
o§(6D‚D€&fcøoú¿WðëËïÿ¹²˜È1ÌLÚÖq¬k:¬ˆ!¨F
¬H®z¯×óL\»O3²\1«Á'ëÑgÚàFhâ¥ØE€9¿•÷
Ýó}Ÿžx‚!<‡=—Æï¿ÅbÏ\Þô=D kÍž­kº¸ó.­qxµB²¼Ô=B®ÿ†oçþ?¯_©ŸÈ‡ôqÆØ‹;{È“·Æ@–õ%Ä'xž–!U`ÀÕsåi‹˜ø—wtõ‡|¶s°)„X»l&7'EPh("1†£/èWt¹½ã£\óGDÇÇt=‰2úy¦´OŒ°Åu+÷Þ2*¯OÞƒoŒÅ¯ë‰0F$!ÒLtOè�éçXzývsÔ³í-xï¢l»+/aÀÍr»BáYB(%›âK4°[×_0å1£—‘ýf,l@n52—ĺœš`�Ñþ¿Pc¸˜JƤ##/3<¶?1Ö³š¥_Ú
tíÒ‘¤ LË çs¾EɆ0M÷-F“;îÃw£O×ôÓÏ?¿x¢–1P�*]"€”  pÁÖÑÇ…vußX1ž9mì7´k+{¿shØ{¢ÝåË_
�ñ¸'7G Ûœ]ÞêßÆþ¦�ãbz[)Èu”}‡¾L—áqŠnæDòèìô€ÿбLÃ}ÎíQ~\á㋤×f
_w=1iSæ±NNnfWNQUue¬ñz3Aφa€)²¹&µcžæØm±#ÍÖèœÍZ¢zþÎK};z¹î’sôY5 amÏ9@	M‹ç¬¢X\Ç–•“Y}”tXbØ´ý}¾ŠÕfg÷^ŸŸ>bÞÌ°˜¤È@„.hc)n»�FS®u¡/F'cÊÔÞ?Š/+Éò ÏuKž9é–šiŽ‚åœù{œz^Qó(€lQðYG¥±ìþßîþïûkwüZåéuì‹wE^Õ{Z^Ð÷»½¥h½î+Ç4q´Ì:(‡º#WÍOÈ}7ÎO<›ëØWªªvÙŒ¸·œŸ«éHþzÊJÇ�—Ø�ݦ,&óC½ùL‚P~Ñ/rªÉÞð~ϳæüŒg?¸Õq+j‚ÞQ
û""¨€¦F%.‡´å£‚a÷A]°›é©7‡+Kƒ˜†J�êxñvkYïÃœ	¡$è?JÒ�Ûáœ{gèÅ5£!í>úÍ“H|Fj~a‹Ñ¬*$¨	ª	÷`ôšxS¶½½}>¦,ó¼÷ò½Ì^Öµ£1–cÀ§
ô30
û)‹……v
`a¨Íó–Ä~žž•µIÆ9cÄ#
8.‚=úoÜ;îq¹þŽ{ë›0ùL~óCõ¿,O¶øå"Àÿ
�BF™QjàNŠY_r8£¯f™LôÇ?ŒofVƒËŸïk[?,¾ýµ¿÷Ÿ­õ¼æú"9Ú
•¾æª`

û÷|ä/i_–¦
–6
óÈ÷ÄRÁ�ˆ¦Ì°·œ¾Ð>É’)Lû±4ÒætÎÏ z
hTVsÈÊ
**î0üå6WZžNès¯_\˜×8§8¸bHãi@¿’PYºˆ®cF5Ù©L¶ëuõi«:oÒz@•þƒG†|~%Þ¨ù0Ï,�˜þžc7ñËdúÞC(I>Kç½ù-Ä8Hr
’dø¾ñ@µF*ŸxórÛ‘Db €º^͆ï'nØ*õ/+ò�^¬Ç´ÄEn�gŒ–úÊìÎîÉäÅŒã|a—\G'«íþŸóOêõÇÒùW°¯¨©Î‹$;›»�ìú¹ã–nÞég18Œ®”‡¢ì².5×Ù²úô Ì÷Àm¬²šnŽ@xÆ¢NºÌ3DBÃ­G`všÁà\*Ú¾²—ŒýáÃÄñêqŠ†�âjU½Ñóñl¦?q	T¦Âüª%ÂA¨T�+ËŒuŽÓ—7×SypΠ‹Úªö´®zy:"vœ/wF¹º"9 ²Ðõ8/݇ú²áAïª0D†ÁÔ5¨=,Ãu‹l1LWu"%ÉÇ4&e�e±ËÖ$òUê—
%§Tçµ™Në:XÚ¹[¸Xú/ÈÌøžíDL-~¥¬Ä	ožÝ£¹´)yQÕWcê‘—zôš»,A	´x‹'¯h¢ÞÌκèÕòð`Ðé¡+=ó5áSÝ¿LØõ€Ã+Àn²ß'®÷÷XÙC¬ôø?@k?ð­ý?×YN£O©¥öØyøéfz"ˆ­Q¹¢Šº&éF[ö»…Ý/q›ÓôëQn£*"Ž²¶k–Jg`û§¯žÄß?>×ñÛL£½ÍÕÇÛ6ÿ1ùRÊ<¡¢>Íå_Ÿcƒƒ‡Ð}/‡Ñ™ÕWîF$¹Ü™Ób¯á=lIéÜ‹/αHò�²¦Ø£1è#• „�$$�@—Ôô‚É$„
;®‰+–oÚJÅ—á<ßFq¯ÑÄ]M´±g¸f�rÝM�¡žNF<>MŸl°S¿íþŠôc*U¡×Ö¨'§7›ÞMÇ7٪Γww@\åR©EÆd˜StôK‘ê†f?iݱjªnm¨1Ýöµ±+ì´o2£ä&tŠq¿k–(«söÿˆô–;�ZpíÖd–Ο¾&8[Ei°Ô|ϲˆ ‘þæ^ï�{aE¼æ«pY²a†�>ô̈ ¶Œ¸Ãoñ–)�3OÞþǸ_ÑÝcÜóaé+¦²¶×ü•n˜øÖo¶�x¿0^YCî“2@T¤@äÒé”Uã�ÐCº(ˆ�ìwlÆY¡TÝ9Cz?
�Öì³ôÓß]šsÞö1„Îó°¤ÿ÷‹Þý~Ǥ?à3&óàt7µëhbè±�ƒ#Ž
»>ÆÚâßìÙÖ€G(Rè*ª¦�ÇÒ�Øi<�K¸M”A°‹Âû¥ãá•é�Ÿ°ü59ÒžWYúœÞ?EXk…�aÃdLþ
ñ}~ÛMŒ¾̇ÉÃvÃörHIm[w`©‚(«ðÅ SŽ¤(šr€IBø>¶NÒôÎêÆHÒûD*Õz¤‡Ql0³«ÝñÛ(€Wù‚r¨€yù0	Ûi¨(½qúÊ Ÿ®zO‹UT`—�`9b½wesVB¤IÇ€IƒÇ¿ŽL‹LFëv;©çã:Pݯx¿Ùòø6óQ¯ûEÇ¿þ©õ¦Ñ)×î›·µ�Sµôº|µîíõ½ê¯­äõ½¦ñ–}Þê<ä—³OD NÑÄ®cçäöÞ4Îõœæ1Žã?ÊòÕð�®ÔÑ~"ÿѯÙü“iNGõpž;~>\Gêñ>[ærqÄ÷„¶¤”/,)½
µ™J̹æK¯B”~<Œ9I.F%'†q鬳I{²7ÉTQSb�‚zvaë;
|çze_¨|–Jxp`Î)ùÄhÐbfÐælÏÖàf}Ø.[.ßù+\^þéÇ•¼šyj)1”†áßý—ïÏ�l¦Löå}ž"镶EÜ‹}Ñ•É ·˜·c¼Ø„’ëfÜÄ÷©M~íÏŽ79M­Å—)ê	£Êx
ªŠ©ÔyêõüžÍýî%\umÜç¿xá$¿ÒÓÁ!„ù’9ÐUì¢ËÃ_6ˆ°§èݵß(Ekç×Òg¬×¢{ÞÌpÊÇ$¨Ðé5Õ$s>Ë¥naËL[§&7%	,ýõ¢˜ôDëUÎC]
Eq¹|‘ÄH2U³³ÉÔ‚%êÔ2¸ÕeQ­îªrÑó^ÈõÞ` SU=W=CzÓxÙ÷Êò¤ÒgbT^�‡E°¹±¾Gðu÷¥ñ𡎤‹ï·(¡­4…¯g–;Z�Dñl™…$’F„�Ÿ<éß|uˆOòcÀÉ£»ldI.819ZJÓ´Ç“|HÊÖðÁÝ€]Gd@ö.ò0à²7HÒãF·Ô9öÃì1ÞÏšL_M§!¢ð¶×³ÏTÖû`=ú1gùµx´ñÎ>×6[,Yg¿Ól*I\½G¤ËbÉ•‚ü$¼çö[gW³Ó3ÖÞûˆp^�ed¥#Qñ>ø&tÓ¸ˆ�ÉV7Ÿl(s½N	’ôži.ó·"";s?k
4°÷kí=£@³ÍÜ8AÁâ	ýø
¼lä˜{ºxÆ¥$~?ð
ñ|3»ý'ä¦.<"ÐDδÔç7†Î]<ÖiÅ'ÔjÖ²skŒa^ûXÌ»âX¾UUšZ×s*õSù‘œ½„…Rè³ä×VV¡ @¦õ*Ó‡
®&¬g	3<@ñF/u‹£
YÓÕž”ÍAvpLù«=�>T½È¨&aË“|ß5NÿÇ®:9·ÎzÿGø?”=Íûba$ ”éˆ-÷ÒN�Ïî#¿£ú ýŸHš‘Vrqj|þ–ÚUÏÏÔ?p1ÅsàGff‚î/Ô§ˆTGËê7žwÚ‚a…æðÙq�³1_=ìeùÏÁ÷_÷¾ÿèTO‘êûãù/.þtŠûy$ƒ”sô1ÖÎI7qƒÆ‰$•§TQt:Ë[ùæÁM´ J,Šª*¡8}jì+ö¾¯Ó먄•ª
¢`jŒU^âòî’Ï	;ÈÏz³9«.’¨RBB»e¨ªèöò&+ÐCdÕò,£Œ1‹ðñÁ꽨å귽õ)á‹ÉæñáŽÅWƒ´)oBO}E]iœ‰(“Fàõgð›OB=,–(pìÏyñ)¶l¶e"S¹+SÆÆ´œ¿uÇDQWÊŽÙ”ò®áV\˜Xân%ƱVHI$¡Bã—Vw•7”ÎC“V­ud„AŠ³(5N»žÅFUÍ^lj’ûYŽâÑÞ,y¥ÃNzFRÌ¡–�ì/MüN±Lí=;Þ={²°J‡Qé^éuï7F*x7)„±Œ»ª“;©ÎêbÍÇÀ¢¡iX"PçFä1ãe¹¥n ê`ÝÇ&—^[êFŽ8W̺ùŽ¶9ýëÊ3�wÓÕÅïMþ.Õëð«Ë±
”.uth{äg/ôæ›2§Â¯}0>e81ï:•ã½‘Õ(¢ÜZ)cqö5�WmÉqy€î›~îù¶¯F¿.ψ³¹7EçèÛ ·ôü9M#etDÔ7š²jâccÿ—-®–9¸=O}¬0÷DVg(–ètäa†ZYØ‘N’™TŠ^WdÙšk œÛ¬—Õ
1Eè>%S(¬Å’;1Ýq�G^œöý5By`tEz‰¥V®%­vÒoCúÜóîîâôêW5¦[yñ
4á¼÷ë]ý¶�ëv¹[ü4ëTÓ+NKäwó6
…\ì^’ÕgnºzjŠ(jxäó—ûÔt£È†ú|ø®fm…¥õ’q·ÞŒ¢ÚÔ}½<¬²©üŸ�‡Å«æÞxå?#FÏÖ'>­±ßãùó†”r]“:2¼~
­A‘¥ZÆ[†×¦Ì»®ÂµŠÕ”#|µì@;1ê¼ò¥ÚòÆÈ¡³R0ZŠ˜"vn2²ìºžnbå¿3$Š˜³µ½OÓȘ҅aJÒôŸ®çß=×#Ò.ç=ŸŸˆS¯o³'Í=Œ2ªªÏÛ[Óä^;.fzÇð¿¯÷w>›É_d…æBGR’UV~.tÕ4	ß¹7?ŸBjfUGèÓÒ}j¹(BòÈ@eäS¡íªGÝçé¥2j„QÁ´zSBÂfsDò¬9$¬‘)µÒ!¡g¡6Zç”mVεD�w•M{‚ì×ï´Ée÷ÞåO³¹Ž¶= s2ahm?p«‘�.ò¶ÎxóN0}ÙÛŒsŠl˜B¢ßÓé7ÄÌu–ÍHÆ×3Ž�*2Z¥*©‰´*O±é¹×±ƒaø:jÝ
@3.K˜Ïˤ�e­bB%D‚ʹjUì#8á–*e�Û6WíK‘ÆL»r­2¶¾7Ý\ó”9Ú_U�\³GtØãyËiç�w[í;ýûÖ|{¼s0·¿-›Ç>»8¬6+Èí#LÓö-²øØ«¯z¦5É„9cë�o)KçÕOA	†uÜÌí9œ*2š¥i%Ø9®ÉÛS¥#k0+n*g‚4€¨…õDÜTÙÛ`‰˜±z¬mÊɇtÚõó@v›Ï‰æY#vÄY«‘¢/¢†À§…Hβ°n
�x^
l¶K¸Àøµ0Q3w•”ÂÛ
bPä¨{’$PäS]OrL¨‹ln9æð®åâë=ag‹O&ä2½X#]n¡×”;+íÕÂíI#°ø§â:0^Ë#DAîá{ž°ÓíÍÃÆòkÉ.)…)¿~ÏÛ«»¯Ñsšû¾ŽO㿘³ŽQ—©5Û7¿w\»]&{¥½ƒ(¢ó`ªóÜûªK%èQPò%�c\s¿pwMS�PÊ¡7øIÛ/kÜJ�‹*eRô³xÅÕE¹»¢!G:ž-ŒÄ¹´6{͹\u<óÚZÚȯ4Bu£0Ç$�ÃQSm?Eiá›
\>Ç?wã;­§ø‘åøþ§¥>Š§¥éãÓ�þHå“fQËFIw¬]X‹ÇD)5;jTÆün­²áY…˜}«Le1Lþ	1:ÌÛ5D…s#2¢vT‘uê*l�±,×æ½t,Yá¢ÄE´YÑ&þ¹ÂÕ�~ÕQ’Öy‡#—j‰V‰*mwwšQo¶9mËœ¦í¯\XPŽÉ�×·çô;ÙÑž(µñïBI`°id˜{úKü…š# ïÆq&¢õNU4ËÕ�€¦èæ½t��B^µçT�©Üs+h^bÍ8ËpÙ5ÔLõ*[=¯•x¸®.¿”¿¾¸œÖvféÄ÷6³ÉY�Ò�¡+J*E¼½�9"|œÍ"*oÔê0´Ž¼6ºÙX4hÏXý°IK;µ8£¹aµ›z-¯]7ñù�®5ç+OÑvJ9¡[=ö9Ó¤
¦2’‘˜ËD”<"ç2;[R·¤jË£Žz¤Ör4¯5AõØÓN±øµáq.
¸U/Ú‚.LªŽZ�|œ‘w¢B]¾1Ò©–ÛV¬«Š4±Ëæ,Ïš^�ç’)x�š#K8ÏÕé;OMŒ®'ß˱ÊèUf{^�-�ÌYÜ`”^z(mDýe7îg,‹Â±)ÐÇ;NWî±…�~æA™0ô7È;#n‹\ã%56XžìãÐZâ\òºqÎZåÉ©ÑÊØ—4ã!7Jó£¤o7|ç2Qeû/Ã-l™Ô²L†GÄýnT�¤\ªL·ªÂ9",b¥MËÌ9»;Z`²ẪH�÷Þ–�WQ×öxãzE×/êÉDöa–ÒšÑÚ®Í�oÑÀäÙó7voAm5ïÅvjª®NüÈèÐn]›§y¡S	©‚'pß\·˜UÀÍÒ/Š‘óýqÓŒGŠv8A§n¾	½‰ŒýúS¤ØÙpa©[ARX÷ ª…å¥i¯·V¨˜âtþ;êëÁ…“^|zx
I´.E6îZ5x7làÓ—Wy§‰Í
óã½z"˜nÈþ¢‡rݸŸ'zÛx`a‹™=Ã8p¢‚õ|Æ´®º¸u"„X÷ÈâM*ÊvŸ�Á¯S.ÃvÜòºúÊcQ¯Öúfš5zm­LG¿¸îè‘øbPaMJxû¯²,Nv>�•zÚ•7ÔÑkQ“ÊŽ«s©%^í•Œ‰Œ+‘NEL[uhQz\èmÇCš5UnÎ’
¦`ã]…82#—z|°}åM¹”ez9ÃïÑÌÚ£¦*öJ¹U—{?«HbV~>6™t,ð躗·¿ÀíyŠ)(Žɘ’'Y˜6CߣÒÜRÃ¥)(_¼œR˜ëS,¼|qdi±uu?5Bc)�Z)·%
dÞÅtÕgk»0S�û‰�“tœu{Ó8‘Ý~âe„im÷>È¡!1·«5ÛLÖsæëÄ®/ø!·GË=PÒe*=sïZòðÙÓEð âîÝü~ôÖ{£ñá¾_TtMíGv,²´›¦9àîý§ëå<.ßåÚ5ÞpïÆÈK´ÄÑí;ü>+šú§�¼õ‚)*s¥¶º¼/‘rµ.f%Ó6{˜Æs»I2tU NP£Ìùgd¥üËTÃ)‘b] Jܱ÷žO¿óºGÏŒà‡“ïíïàöÑ(ö¯N½Q¼@ü"úy4>ÙzxÓSÇwpšÝ�ìÚÇñ¡_¾ew’YÙï>«Ì`VBÀ¼äH(”(±fy³2'b‘ˆÙÃÙW:x³NdWN‘�Øsi�©v¡c‘YƒZšæ»(¦E)^3¨ùhÀ´¢R|˜™M¤êÉVï$Òà¯XT¯\.b=¬[.ÅŠùÇS¦ã–8êÔýpäPX0J¦¥5(7¢GoÆ‹»Ÿ¹�?áκçËØ%+�=!½ì˜ígæ�Yô›©h�­ÆŽò¢�„7zo«Š‡@p„»×$Ér¯R‘!!zÔS‹¢O姉-†>4AwKÉiÙø^`¼~¯,Qìòù^JÛ—æçÊÆ·ì{Þ-‘qÍHÈþty+„½É(§2¢Ô·(®ú6ÉÍ1'Æ�Ò¹.Gpû/<'Ÿ_l[¼N¼wé’-­ÔŽ«Š/¸5®Gq/mQ²dr
”Z¬aÂÈðX§sÇ­ö1HW>ñ«jçÊ÷ò’‚(Ô“–ªtü6^<úõ—¨r®Ë_Ãá¯ÕÝ� /§æ™¾\íµ~×[ú&|ûÝo§Ýú:Kvx¿%òHêÏÅ-C""f^`~�)ªŸÛ¹*š.UeÎV戥¨î�s›tšßDŒ'¾qÓ‹\B?oC±!úî}hÙ{{8Æ÷vtÅ}�kº¬»KˆMœ[öªöÌy(ZòãÇtC>„Fóêÿ6óWÍuQdÞïͨ9ýþ2#Òšý\êË¥=�èߦfo­¡t¢óÍú/â
œË˜�¡ý=�+AB¾ïËÏß|-fÖœ[Ö‚Ôÿ2c—ß~Ó˜*\Ê)¹ËÂn…~ž&�¾§ðÍvâóÛ±µ¾cù[ß|›o­qDQÏÜì�Å´ç½1Æ>ò‚WÐïËú1í7ÿ¾ßÔõ;=k, È:uNª�ä\}4¼iaѲÜ2xTó±°•�ªÁቷᣧŸoA0£ÚHæ€PHqÀM½–æì=æz1aßÏYuÒé�A¬}¦",7û6Á¼›qŒ×@-\oŠ$é$Ȟ͎æóÕÎy+ÍÑÙ28FŸÆ@D^â�Æ„¯U²Oĸ* ðù;þ¤ñ£+.!Ì
"þj²åTëìÎ3¯ÞìãòÇàQí>šñÓ�ØA|}Ì‚*ªÕ"–y×;Á¬ÃŒE§!'‚Ö<µ/Qy§Ø9h*:týÇ‚Ò8Ï9Ç”¤…ëÃc¢X©XZìQ
ù,‰$’Ó§íØC,ì‰P‚"·V¢g¶áà£Ò¸9Ññ”�ˆ¬ë·•šSÄ´LPâ6NnSK'K®ëxSŸÀÓ7#ŸBãX Èå(í®'Wnq_|·e5/7ïz;¼\ U”feu�ž\É
¾dlCÄÑÈ0ág"i}Ï�œµµé™0ÇÈ^Y—Ïöž¿“íî/®Â’™š²„Q6Óð_k41½j/Br?À9hÚä±£›k]Ì—öÝÙ�•Eä<šŽ<šÐŸF<ÙoMab«°¼ó�Sì’yÌÇ­N-˳1ïàÇ›þîcGMÇL÷Úgág«Ý5«>oM­Ä[‚¸©'*YÊ'�…TFHŽUMŠ‡²#õ` =ïºÿTÚ`�ßBýHD²ÁàY¼àW/‘â: ˆ†i™çb½÷N~âLfx}úÄ¡ËÓ÷¹:ð�!Ë­ùãá;ËÆ�߶{ómæžqƒŠë:çfH?1HÈsœ§•¯kg¿êÙ’ptÁ?�209šn+˜ëLÆá½697�âkýÚ830ÑÙuòä¨ØG‘#òc½Ìô…ÁX0È0d\Çï°Ù¢·°;X¹Øs¡‘É;y»µ2<BÜÚÜ]ì?žá2DÅÃ8BsãÞ"|à¨vÃÀ¾Dmt€kììíxþŸxë<Uù®§�Ñó¡èÃÊt"�€
¢¨	!ñzÕ˜(¦¤0Øççû‡í|ø„Ý¿èé¢B¨¢S2š/Ò�~³°ñã4s¡É}–½@º0åI
ÔC•¤HÑz,
¯‡«i´HžBÆ
é¦NÄ7
f® zä^Ð1š+ +q�„5÷1
ƒˆblkûN]A„Øý¾îÙÚ¹;EÏg¹$&ñBˆ žEh§�¹ä%š¼—{\6V™ìP\Ö¶à¡ø=–@°H‘A@?üߟd¯ ·æ¼’ªöÅÁ—t@Ò?í¢ EHr�àñùæzÍMD@ìPƒïˆ(¿7ö?çÉûGb!•x–¯Ý!?î Ÿ
D‰qŠ&ÿ7;ÏÃÇz†aBe
•åÏX<õ“ÒqÝqwZÞèfâÓñ4˜hî}CχÖ&LGÝ*0D;’šš�¬ƒ„ûÝÿ¾@‡òa_·\yö'ÊjÍ�Qaý_[÷+ÜôO<ø0œ!Ž¼i	h´šŒ|#~]û´1¦lÙEá6¹ì9‡¬6Ðaœæ3ãFA›»Yxq-—@1ä’BLïOy€´±éZKÀSXë$ÂA’’�ƒ¦l‘2±†z¼ñã¤3‘ÁŒ‰wÒqáÅVAXAY*„œZujJ±nša›ŠT	O;°ã–#³%V€Ú‚k
B
ƒ
ôàöG\Ç®ù”¿²^ï³z”ª¡-–øéÐØ–¸iC³{ À( ÖR׻˾r‰H¬8šëåL�7Uq5P@„Cl¿DXæ§ëÀô-o�é%1üúMI+Ù>½¢Ò&QAµ%3HËPãG£ÃÅpÁØ6’ŽÁPÔüÄOÒ¤ï:‘qÓºáѬm]\œÒuIIð‘½ÇmÔß�TÈ+ʯ�V’˜¯¦JÅ%»@�„	˜� ‡H`¬HƒPQ�AZ²äm¡R¢Ï§Ð<Ⱥq4¿¹úë@cüŸÔ#â«,¬þ¨h¹6Û«øÃþ=Vйb¨Ím&�=¯Œþ[{G¨;§x žRGà%"	¡Cçùø;¡Ÿh0S @tŠÎÁi@¹¹-è
Ť.H‡}(yO¯ÒùΆº’x}èâ:•MPœæºCÓH7ŸjŠü¡
|°ÁÚ|×^Äô¬tâ’Mš™0À
	ĨbEQD©QEHÅQ1EUT•D¡ø¡O‡ð™™ÁCP R!Ľ
&ˆù®°üäÐðÅ8$î$\%Cæ¹²­o5UtŽÒu„9‘ˆ‰bºUUB=†á»mbÛGìÙPƤŒ�d�ç€ØÝ‘¶ñ;$’ÛI Ü”…evÛGRF!œâ.I&yQоÌnQÕîé �5NU~{»ªÚ7	áäð<ª¡éH¸3æøÕ ý�v5ôà.@ß’P†FÐñ6^ù™Aò¸yì
a·ß¢»=ÆÀX�òç+$à7øÛKŠ
)rCÔ°çT8"\"A€qŒçœó;ïOxç¾WIÇDY´((eÀÕcæCA¤1-Pøï¨%�d‚¡òP²#��ØrC$CABä8´¶•UY5‡…‚éCfÀ€Ah4¡„Elí½‡ÉtÍœ0ÐÈT|Â@aÔC‰\OËýÊð1t•>¤<Ç‚Š‡î9•_¶*vd3Šƒ�8„6AJŸÊ«‡Þ
O~¬rýôþÁ€sñŒòGYMÎ?×ß–
þ†°ü0}ëMO�Tþ"͘ðF@r	)×= ‰‘SÙüGs¶¼lþÏÐë�æú9�î‰?FND<è–í�´¯×ïK/K¥Ai¨`"èãÏ[àbÅp³øý` ¢=aæOh.¼…¶·NœF”,™Ñê{¼=p¸.
Â…« @`ÂbOù¿±v™×ßHà”2Â1ÄR	@¡&\™D¼bC
Ž€8 í5@@—»Å=©"J
{°º*	€‚ª`¤*=
ìÕUU`¤0ÁÍ
q€p€ÕTƒÆ@Ö¢n
Ì�DoRD;ÙÍú<Ü–ïk>¡·9§»3ÝÜUú`
[Jçè…º3ñB’‹û‡ì–.ñNÞ£¤ˆYç;âP\@Éåà-!@ô‰‚.ôX*—NQCêönvAù¤þ0¾y:B¹˜¿$¹ûø†e”Öá7àéî
 âŒìò=Áª™ôì›sxc$xU ÀæË’à†dÊ
NƒWb/fBEÙ?†ì_8xpü õ² œý‰ERYu00 ¥a[@U¤T±vº~·Ö@H&eH¡²#øæ©¢Š+óã^+€ˆuGí–ÏVà´Ì—²êËë}ž
‘HS¡Ó6Q›Cl°B
S^'DéPNî9—M›ÆËÜKæú‘
D…èë‚sÇê˜^
LQ¨…òb�_¢�É¡=P%4=Ç×w®Z]qsRçf¸�-¼ïƒ;7d™‚
öLÝY^÷â!ÏØ�#š4]”¦ÝZ�
ï„{ð�°Ñœ`hBÐ8ä´8BàE÷*‰‚êo_z'=¸«·|Ü?”/ÞûŸ»üŽÓ}#dgï¥l=ðý€ ô‹ûž£±þ)ëø·™oXšÌB‹L+ÔNÞ–—
G7ôÏîS��É…®~Å°0j21ÔÖAàÿ•³iKBБ/«åÏ·�ÞéoDâGÉ'¼’2Fÿ­Âƒ#Š¤£ë}nôÂ�@^çÆöO¦�_(°és#Ô‡�Vož?V?W4osÕî|½Z"^ó½à6:©no6‹V(œâ.“âò­'¤¥Û{ž˜íß8žMš\,çMí¯™ý0+�{ùü‰›ê‚2´Î‚„éŠv
,$™±=·kÎüuç:kØpÝŒ6FZ¦Ó9$-ݼá6,«°_Çñ°wzûã”´¯{V sÂÒX›wQZžžr�>Uí‚s[(±®ç61�$NK^Ò=ÄzŽ¾dã¿clü~ד®æ¯¿!!›Ô)džäè‚q01zUR»qÏD4k`Hoä5Q’û…ÕàÉMT‘�užÊvë#ÜÊ‘®�}©]Îù6fGBå�Ɇ\JMëb18m{_VLÜâœÃÃR·‚]ýÿ”OÍC2Xé£>ž­�¥z‘è'YF[í�Ìß	4ü`ÂB¦gXÚ‚šõöGÎ’®žÉRÉ"f6}ÁÜxi•5Œ QÛ“õrs�§*K jZ.
y®2ÐúλÀ95	X¤8b%ƒb”ÁÀðÚ¦÷ò	¢­µ%YÖA¹qøž±å5ôr"ÊF²ö%U`¹î©2©Òð¸B&¼˜P®Â"qá^檚wàX÷÷uQCÇ(1î-ig’œ$Ö9¬B‰¤¢¦q^}ç–¢$h"Š$|¥1�bŠ^µYÁM0€~—äò*‰`‘b$ÔWa¥-RDEÙÜ`2I)LE #,&."I–­+3I‘Ìh�`ªX$â!@„™	Œwž>l
†ffníˆâ#U&NXOµ†jÄôh‰OB®Žôã°‡ù>ß®†Ô:1¸NˆôÉä�Π°§ðmà÷ÃXbˆûE«–@Š�;Ñ!¦À±@¥Z¼a=9`ðð!-D;D¯¦=ÂSPKçCœ(b:Îô10ŽæÍÀµ
h~­.†‡gXY1 q	/×ÑwYUUQUUTê;OwݱÈSX�©?^Ü_Ú†�wŸúZ7J
«"&i2Ä"	ƒ2Ì\ÀÈd›10– f
�‘¦¦(‰hp“£
bª„‡L(3$¥ŠX�È,ÁÀLj  %†
dbƒ2ª*ËõðÀ“X.3�ã`!)4@’I˜fFXc-ÉDBHÕ2a&c�H9�‰’`’I)†`Ff‚&K€JBVeƒý¬Àˆ‰ˆ"X†�DT™†H#‚XHMLe˜âI¨AÔZ0d#
ƒ¶œÒĘáˆRdDd4a…
(#D¢‹ýˆ¶‹ï¥Z=~ßÎÕ¤„°Ã8¢r{@í·æ_¢Åˆ!x	é�l!ðv‚y³17p9¸èB€‚ùHFÕ?¢Yßð—ãL˜š“ªQàRq"¶E R7L�h¾§Õ“
³èâýë¸ëÓàní¢Ž+NFÃ0íÛ¡+Zyå81!1 D‡sº´ÿÇ¿+ úw„øý”,Ä-{šI4…KIˆfG’Øó5IûÍïü�¾÷SfÌ�Æ.~¨ƒVϦ²äg€C˜03½Ñð€¤Ãgɶʰª°Z9ÛF ‹H±kTͲ	阃Àí´ÑÒäÓǙ؄Z*"çšìdfP¢¿Ñ½Á‘³0÷åFŠø,…É�í|K¯pÇ<	Ñò|6²®l¯áu
r'€Í(rà�ÛöÞÉ+T$Qý騌d�®7!Ѧ÷��¶+”ß¼­&4‚µ®åB¸¼p[s4ÊI!5¸i›]ÓxFP°µ¦Ö[s<Òw&Û`Á'4Ô6[CÙÄÐå!QBdÎíÞZŒ¦ãEŽ‚ÇÔ²L×øeʸ["t‹sg'‚ávxô³Îqjœ\8�zÒ;œè˜ÃI9Ëa7ìçˆ>\€ˆMœ¡@–r†fl]û—}ûBœ@QÍ9Q°m’ùXrèlÇd8
HƧñÉ™°¹±W)%ŠLÂö#‹Êkapñ{'f!ÝQ�c#˜¥èuGA!�ËS$\tóâúÈ”ñ¡ ’,N‘�WŠ/„±HIifêПœõ{,&X-à°…Ý¿+ûåÿ½=ømßGÚ8�	ù¾D 7ÏÉøéÏÝ(“èä1FüâOÆ­`ÙøxW?äV¹-bù^1UEUƒ¿h6�‡Þýü^¾~
Šj�ÖU'TC‡%=Y	5 1ÀS$J…~î/$ÏOða}Ãýq™Vduð‰	œŸ3‹Îç!y{ƒçö rrFl[ŸRO¯'ÎãZ&_ˈš9óÅš¦¹‰˜ý�°Ã}ˆÅ‹>Ü´JG\h_¹ÝüÜtÊåº?7�¬À�yýÿŸ3C\¡®{ÎGˆöi~îð`ГÓ#(Ä•ñ­øöN1	D&ù^è0&t~=­Äéx£;~L1‰kRIîwV÷,
Ù,'yÔ؇ÿ
Üv½X=†
ñ‘îdÍ
Ò�yŽNTß<ÉÉØ·
’dšNŒL§õäÄžªåf`V^W-)!ö~ÖÙƒ�ÇB$‚iÕ1T…—äÇ–jÁ‰ÛÅ»ŸŽ;B<á÷Ö!¼¢ˆQ§*ŠN¶ÿ©°Ð‘èwÀa‰}–î…A§†·�u*Áƒq¨¢‡†]¨%Ðãa†k�…æ²,E¨
ÛöOÏ,	À6åéI YC¬˜.ó‰ß¿¦»ì9A9huò…8!q¨+€	¿>MyþÆÝá‘	P‘ •
?XW©ÙOl#Ä�ï‡ï™•™•EæñÈiÐ�ÏÜ÷<m6´]gÕÁÍÍÓªç,Wh+œ(
A¤VDNì;J S‚ cQS°Ô£B'ÝCŒÃKš£¯�èëÈ~³p“ðM	²TUU]G_Ò#sÒÏÁèe	
D!Ö¬
ËTj ñ- ¾ýta`‹/Ês£ùB*e}÷¢z$)
ÆR ÕƒBê
Ð@C#+
ቄRKRb(eI–º¢ø"á¤kÔ>¬
Ú¬Rs5£�Ãœ¤
ïœ=?sÏ©åH½›`F0™‹­/à(xs"”—žmöÙRD'„P™ðFeÞ;øuý.30CJ>ï•Q±Øhik„ 2‘cê´JFƒ„4Ò…PƒCäØhÜa¨±×€˜êZ9'$?Ì““y·írºˆ�$€8‡ïÿ¸Í"\Èv‡L.¤�½”VwâjÔ§Yp¤ŸðjkWú•BìjPjÙÍÔD€<®(×:>IRˆI~˜Ô !àJB��g˜,x•L¢�èq¬vŠ¹H&ÉëBƒ)õ’øûk@²�l"»úκå\$ä*gBæ­f²!ܘ’²l4‹hoßAÈcZXi‹¹@ãf‡°â‚Dy”¢ea"Њ`[gCGåMáEÀš•M‡�yÉ­½Ó#�
£Ú¼ÃŸ7<¼ W®"¨¢©*(ﱡÉeuL&ãMæ† �Àö™Ê}WEWp™™’ƪQf­R”Á¬9f(pd†š	ŠØ2
84¡†1’®‹¢K	AsU× ùØG$C”扰߃ˆaµ†ÍP‹h]¦fQ‘eÒR\3|¸Ðfb+’ð(À¢›í8Œ
Õ4 2XðAI©p=S�ÑM¢,¼š!‡ÈAÑ´! h&P£)¹”%¸pDØ(R— eAËr0‰�3FÙp
FrlÓLp;NNÃŒ6r.ÎND08FaRAÈ✑ÁÅ µ¸Xn£[�Cg:´XhŒ"ó" 6Ê8›Œ–81’)Bl!”УÜäú§ôÆSóWÕ.s ˜u}° ²G½ê£ñ�ó�ÉùÙüJ ˆ¸ƒ¸†ö	´…ƒ�¦¤¤=‘ £îÚ»Â'ߎÿîã”Ç@x’I ¹ã�ªš³÷ƒâ 8@ßø¥‚D	F¤-(J
�ˆ?€Ãî>Wù„^h(�|‚¸)‡ð~2¯„õ‘§¢
²ûåm'�Ô¼Hþ¿gá
VWPx?*­'g„Gì2\sÓgƳpƈ‡¹÷Üqô<¿!þqÔéô}B7,O‹©êºõ¦ðõmŠqW®:Y᠋׊˜ˆÑRÈÉâÉåmÛké~ÎòLȃ½‰'8ûÑ"ÎY™¢Å!´†Pã«ɇ?AþgóØÒ±Ñuœ,òsµwÙí\­ãþµß@̱ªu¤¥ü”ZïöutÊàÍ~îV0™2dÉ_O€µ.VyŒ=‚l0ÂÀ˜L�{lþ]ià挱J‚°·N�ØÄ¢‚lš"ö¢í•(±‘mÞ9ÑWz.€¸¢‘o>€5+Y„[³\ßu[ôåAÈŽn“ZíŽlr³q¯Š¦Œñ¼LÕùä~Dîg0zpgQÓ Ýäð?\ì1Ëi¹€çOM½Gn:¬¹ÏœÝô—«‚[§Û&öïèU#3T-¬Ã4�šïÂsz…ךð’¶bÀðkj® ,æ•ÌEj(IšÔI‹–ðËkXx€ž¬i&¢ååΆˆìò_7~Ä-c5
uèD%•¹Ý]PîªaZ�Üv9ð„œz D�¼åDwµ.>&ãŸÙÅí2¢ÚZ-W®k÷Ý8üï,ÌÊ{ ÊÊ9ž—Ì.äè;fƒÕÁêÚ¦‹U Ë¹¥^Z4§I½™8"±ÃPAƒl8dÚ�ðÐ]Ø#rÙ\:†‡ó…š[0Àe‡u# A Õó¡^£%ƒÐèìëñxGõ@Û‘ËÇ�PuïRÛ�Ý�N7B‚Üȇ"šÖ&)¶Q´.òZB,;©¼qp‘?Q0P:rlQvB“`âY¡·§O9‚ñßž)yAk<êÀï/£MÛ"å–»"äØÔiMž³#ŽF
ƒ4«ßfÉ\ò9ktk±r9W•/)±®¶´ x™¯"Z²©I¢\M�°›,:g%I;ï €AÙÊÙÏÚ­�ð6@k�°`Ð]™†)|\ÜÀæR*opykyÀí3´îÓe(‹à¡¤áT�а9¯,Œ‚
Bó¢h‡3•œˆ¢ºÒ*`ʘÊ-+D�—µ5zïƒÒyÕV;Ç��1ªM­¼"†ú[ "¨¡XDåä^"çwbá�LöÅ8ï N<”ÎÏÐô
²ÀåLŒŠ
¸Ï¨‘8E¬AÁÜY
L	¹u']…"Œ„øtÓíV˜Û9ú@e©æ‹|œ9™HC]m¹'aT8É$¢†¢s)7Y¹ˆ&…n})hSΰèR-¬@….RÈ
A

t
¯5‘„=øvmÜ6ÔÂà„y•
x1y¸\�	°-*Îz\	’$™5º5E‡j-¨È5*å©Ï1£‹ˆ¹®Øžþ�²½××z.¹IYP‘¤ˆ4hhÓðÁ{oïFIªTqD2†‹±Ô6;wˆóÖP=N®ÎP°ì!¯oy‚‘l­yMÞyË•Z‰ÍR¯~q£ßC# þgÍâ–¨¸a›�k,8´ü(¦È\ 
3‰™R;#±`&ÈÁ,˜ï9 ØUuœ‹šƒr¾„ ®à

³G4)Š¨A¬^"B&6™”²€xœT†Ò.èH§¼�‚Ogö-ùÿÕ¯’d#£U`K)ÜïÑrk¢€ƒã�¤ò’@èæUi£½ÉßÀÄïASx1Ku)-úúZöÈ‚Š†iu0£‚£
”d¨9q#°Ñv…ãÔž_/wm î,†Q—ãœ!*aHÐ㉳–pÆÙ`@¥Ú͉´£¡Y�
é“Ê‹ÙÎ`Q{ªAIAG9¤_>Û½Õ¼ô¦Š‡"À¦A`¼Äí¼ÃŽ.” ¢]C/Àpy†¹�åá{“!àÓ’�°DƒŠ‘³2D73f$		.		8Q”):ÜLz6Ÿ
Áדî§ß¢ª¨¯Vk!ÑšÀˆ 
z‘d4n�Ú3빇?“‹0]BjX�Õ`V#†z¾XI	!$$„�$���·!$$„’7"¢ÿ…yÒu§a$$‹‘H�Šr@’�’H¹)E5Aøæ/':ß2OÜO1c‚G,‰H6
,A†
	™
“`âQE°�ˆ`21@„D°]½@bONƒHd�˜v/
Ïb.f
„ $'w¹ùñÐðjì£g4¿%^Çò¬ù"­ïÖI½‰`]ÑS$¤ÀCzå¤7Å:׫·Õò&½›&MЙ!’Ñ�”!½Ð=œ(Öà*JˆfHI€×
Ocᮨn¨7BöØÀ›9C)*ÓE3@‰L βt‚Lä×`Û™Ä5÷LÖÝ·Í�glÀÆl%È·1µ¡�„®i @t0ld™›�DåÄÞ¹”h
ÏZ3$4ĦCœã’|
«‹Ð’{Þ7N×lŒ!óf�¤’Ã5°Ýh—Í“vk�"&õÛ'L4E‹”˜�ÓeÍ»ntÌ7mðYÂ
o*5
5¶%„^aÇsÂLHS bŒoÍ6ІC=ÌZY¸s„ˆÛ–AêΚCŽG ßÂ/æê4	ÒÁO¶­D'†¢}¤þŸÅçžo-Ã)5ëýš?X‹„AH¯TOQ\),ü?Ã÷›ÈoÚ´ý<z*|†Dòü¶OÚ¿žÄ>4*Aƒ—œ†gÓª¨–´£4µš³ßt§èÉ¿g¬8"a§l�‚$ h0õR
^{¦PpÄÀõÿcaöÝ|ŸXóû;]Ɔ‡r8Ž_¿ß{‡±d+òc–•5zÜoó… v
$Κ„‹ù}–��ŠŽ69:m»õ:^ö¿/W[¾4ºäA‘K4‚oáa<àüeýäT¬{}¯ær@Á±á�0üäi—ˆ–­Æ×@�&n–Ó
+¥éª	ÒQÑ�Þ:o'ÚÎüÖA$µì	PŽÐ[c�à'v)5[¶ë½Ô
Äü0"*¥6
†#Ôð!!B@�„°ûÏQ½”Aú¤U…¾³Í‚|sæÄÚº‘ÒŽR YƒJ]Ý`Sõ~Áï5ü;íU‘z{‡XQ/Ù—5êP~ïÕÃȬ1Áǃ Üú2’-ƒý×-*­
4Ëg¶^ü®EZÁÔ/§Ìãˆ=„ú+à�(’b4ðÐ(Áïžý`z€„äÍ…�èŽz2ÏÀ!›Q‡(9ú:¬Ú=¤ ý`çËLžÍSÞ5¾ÃmL%�ï8RlÓvÁ&W‹;wˆbL†ÌÐjp�IÖC „!�r9	=‹¾˜I>R¦0`�6œ!Â\z��ìÑüõ÷j�¶é6‘iòZ¼ÖN×ÁD‡ä�ù‰—
QEH=_ië|ÏÔü?m«aTUTØøfÄ�Gþ8~ëÁY_”y?³Öä¹noŽ{Π¯Š't"‰Ñ3£“æ9þ”³,ª‚¨Qº$ñcäè~åOCñ£#BI´sxGIëÕEQË`Âf¸�…‹a1	å|�
*Û|UŽ½šõç'ŸÂ°J6}cV­
\£·3ì@±Œ'¨’˜”ž¦“3ÅRV²NÖä4‡oîäI£Ô(àHtÄÏW<ì‰ÛÄQEQû¹…ZDã?&úôs‚8Š(¡…�¼³î3¡!!#ôˆ�Û
:*Sĉ0uåC5ûÔ(°Cöæ¥_²"}Þçg87â{6py’†–"ý@”ÓŇ1ăöÂ@ýžŠ¯§ÚøI—�ÎcR"N²8FðpŸYÑO4
@Dr÷Hç‰à‘ñ@4`ùƹÞC(:Dð_
œpG!àäLŸü˜"æfÄÐÏ-{nMp"bjàÀ€*q AÙrÈ°v}& I8³ôêp‚@š#ù¦•0cø‡]é\ÅÊ’	Hªªªªªªªªªªªªª¤PE®µ=¦/ó&
…T…m®Ï«$ží·«¢GS«@¾<4ºëCõãuHèC·Cïç¬Ó4:ÝîÛ~Yfì�Çl Qã‘Îô=ÔÃÅ ã#\ìT$$S»2šÙë#†›Þö)Rùu*&ÓH‹�

Eªø�wá†#÷ Q¾ùKÚžÀ`2."š¬�“tCÎ׉7oÏ=½>ûNê{”ÅZ@Wgk!SˆÑÔÎIÉÐsó	˜qÊ¡“ÉP�_
Cy¿%\4Š÷¦‰\vD2„¼‡€˜©LÕ
¯”ÌF@Õظۇ7FÅ†u
%·µ�åÐã~²ùÿ?äßäݧ‡#êsÎCš,´Z;¾ÙÔe @5‚Ÿ
8ˆ�ºŒ 
ÍÅ9�@–ÛÞ„@4|A$“Q]ŽJ™;µ¥”X«m¨ø&.Ø6€BÂ@~äÉÃÀÛ@94;.‹kIð[öØýûÇz…éN£­7‘ï6"2*ðE•‚~|p]K¥m¢Ýƒ°u UÀ…
€%S%
"0 	Ô +‚J(™îxyÏ‘„¨;<(SÆ„
AÀ<=
Q@‹Â	°jô&Q$q¥Ùaû@PÐFÀ Ù8ùSîÖ£€Êsw‡®×
Å&ðä
An°åc¨ÐUÏP˜š­‰E繚4æ
^¯)=þ3Ó¬ïEî�s4«ÝW@L�r®Î„@4EéHW–ÔBÑkÙºqóÛLÄ^HM2×·Á'D {‘uBÄ
íÄý÷kç9šíÛ]ÙG´‹D:aýdîÆlEΗ‹—y¢h�Ã
gÁÈRø'€Ñ6åRrCÑ|$·ƒÕ‡~¨ÂÀ‡0…(ýz°<¥É(( ~Cä¥Á¯–ÀÕ*äÀG�ïyÄÐ1ø‡çª�‚PóF!ŽÙ·Ãùº‚uCŽÊù…³™Ø1ñR-º[HHOt°ðÁÂ‚j¨Óƒ“Z€×­ÎåÞô»w4PlÐzÙÂö ü
'EaÙ­¡(Ã

$KA3X°<)`4EÉ6È£¥Ïã~ö:'xw�8 eÚ4J5
˜ùwÙ´öçˆ,†ŒÍÔb¶Ó­¦Br…d¤)�ˆIY½î{ƒØ"zI-®=Ä?»Q’ДRáepáŸ8£ïá£iÍZCžñéâ{çÑüÖ;³¦‹,‹Ï©ðìuPèÞg¶/ †´†²*‰ÅDÚ�Å�v |,çU$AFECÌ¥ü¨¡¾Ü¡ŠEóÙ#Þ“ˆ~¹öÌä”â
Ç
!H÷‚…zñ2Fia“ùöŽEû¿.ósä¾EX oWÓ“:n56Ý�/&îÂŒˆ©�$ „\aÜE¡6ŽÝŠ¹Û¹¸¼
¤ÈYÆø�ÒÇ´E‚u^‡SÕ�†<âlÜU5UF¶1�ª©¢¬ðD?Èïôù²<÷bMI©5-
°ô€=9C€•!®+p�á¾kʪé¨l–Eœ†H´"ò@©1×(w‡!ÄŽ½ì0 ÐnÀî�1�4\v>@RÝÖñô¼‚ª»¼µØÁÏFdš!N¶p§$
ž.øTŠPwñŠê}öFB‚è.*_»Ýl
«b=󓦣= OTU!€�0mÅöA­sæÁGr1…ÖPNe^$”�	Ü c#áQÿwö+É?FWà€÷ ÿâDÃüAüøØøDqˆ¿¼¾ä‡²±K¢�ÚþÛQª>÷·EV»0{…{³°ü±¤çƒ
†º©eÎ؆M€k'4E®¶_çb?P@!MÃÐd�-÷"õCÞT$$$$GõÏÖóåøþ?µþáWaâ!øPˆIRñ}gÕçH’„uÓâ£ìò3>·Vt’äùû~a‘�„*�Ö>Ó¤>ú"0CÆõjú˜åI…pThÁT^¸È0ÉÌîÇølH†Áù„ø-Øî1k$ÂD&+Éõ‰
”»¿ìMæÆXÖ]ó¢�[ÂJš„Ì@Ú
Œir`…�ìàüAh|[AÏšûw_è¡íïD6šBbm7‰€Ù3Q":@=–„5Òí”Reeà¼ÍK»¡ßÒðpà:*a£ŽëÂÊ»ïêY~Ü´´…)KJ:šª£**ŠªŒÆšÏAíö{¯AÏá$?ÄAØÄÎÚÕh˜ƒTšÄ µ�æbHòœ„AèC©¯FEÞ-Ðô‚¤Óƒ2Å„%
àÈ—’‡RÈaŠ+«Ø¨ÂöÐü„7â ç©ÕÏPʺ‰¿§ëŸ¿M­Jˆz‚¢p
å$þmóVþ;ú¤þ"ÑÖcé£Ð;UŸî»¡+ˆýJýt:š8a’৛ӟ’dÑV®YöKEëw¥h’
C{!“£Lï?c¡
BˆzxÜš±x͵÷&ƒ�ýgX’mW·Þø
M¦yÎW¡)AŠ4†Yqa
æѳFíABsyêà’׉"è‘xé§æÓwÜo³èÿCï‰�Ož‚½ï|LÌÑ33÷»Âåï{Þ…UUL1~Ppvn½�K&Bd„��ËÁÙÖª":æ
^hÈ£œ=£F`fUc3ƒ€s¸”@V²Ü_Íõ%^’OQ
ê·¾r8
"®F(»Bú
Ý
^"°pÁI±¸
ê´0t·ÊxXrdP;á�…�?Ö�o�mº5	ò™çŽàÖfúgŠŽUúýÇ[“<ûd´ÖjºhÓ]›L¨Ä]xëxcås|‰™1Û‰ñB@€Êë­»zäáÞ)çóóˆ¬:Ôâ8�Aƒ¿fâaíêÑER¾†"‰4»_9uõ'ý"*šCˆ7|zdBÈÂ7+…!Éé)Í’Í›žQLy°’0šé•6BÛ5tÙbSO^À`]´
4oÖF&ÊCÑÔ7Ê„_p,Óòb8
DÀý4'Ê‹Èx«ÄÉÀ\2a½ŒÅï‹Bq:*ä8Õ>5àê
FÿkCmn²mBo% ÿ+wkiœŠ@Pê
N”öÏiA!Œ�	^¯?pFF=3*$±À\ˆ– *¨Vá¢À£AÆ#KlEÀ� À°ätÇÆié5‰C[ARZöošŒ±,ithË-c1
—ŠRïâc´*Je2 Ú`F°Oƒ‡ŒÙå$ó„NXn
¬«C+Q‘)v¼�ô)@öÞ’ˆnl²;¬Ð�ÆŒN|±CŸ½v¹èaÃE`(�Ë°Aƒ¸Gp;œ‚OE
PqwÞUƒ†+´A£™±í�-
}lTMÎ'hÙÄüé�Êtõ('~ÜâC²PµSÎX
bϨ7ò¶¯g™¿F½	
í5íÖa�ÁÅ*aH,kq»_A”àïß&|
·›£+
—n7š—
ôÈ ½èÖ„úÒFÀ
, ±ˆl8ß]06ñ:´Wã!ðœJøG¢™ëUýF­/ôA?�zn¥%¿–„?ŸN¶˜
¬èz§�@³À-QPõ“�÷hä ßL‡– ÊòÖ!€²€À˜#ö�ºÿigƒÖ�Ñ¿²G�öu×5‘ð¡'ïK�™:òÏ
=2LÂÉ(JÊÀÍP�|~?מåÈ�ø^õb«¿ÔšŠRW)÷›ê{�IŽxõ!h§IŽ<­@Åfƒðæ5ÓÁ`A_Ý#tRŸJ[`@„ >á—Ý�VÌüt†\€&‘…é
Š8Áš“ÀYó @Žç�1pxÁY�GŒ @„8=$‘NOŽÆûê$÷¯`ÞÐ(£Ý­¢u¢_“ÐéR”`
óòxBÈíÀß	'b“‰.
Ø°æ
(ä€ü[=’±:Ùwún«È|<Þ£2ɤÐ!àªâ8�¡ÃÐjµ _šå°`_$<Æ@þôŸ^¼Ç
55¨Á„Œ`s‰è�h<ÏL˜7òÁ?K)ÁœNU±!î�=¹ |¾,Í»¨[S¯`bRpXD(èƒðAê ""D�vpÊlóü‡…•´LvQ-$,ió�ØcñápEÐV	Õð*a	z¦‘=¢Žüð	ú<ݱΠ¢G-´ÜP*tœÇM
0D5Eƒ‘WÑ-Iƒ°ØÔ4B:•TÿVxìàîÝŒõ³&@!*é
v/;€{¤òï_¡½³Á4hÁ)iF$¡ZDhT ¡)((B$Vo¨YD8Àƒïù´À.wB¨%ÊC½Ì•Ìì9E¶h
ø—¨I
¤4 °Átß9ê8îeTÉNee=K’R`ØÐLwýC?`ÝI£²ËC£«HMnPŸĘf_[]±!LìÔÅpXºº¡�Ù¼ºLpW�’„*Xƒ–#öëöìyÕú5ÎhY/!	ð¤M.s‰,Döäþá’¬­_nK¡rá"„ö|rÀReúH×ï`½^Ék¢�ÖúßQø^ECø‡2³«S5aø¹FSÎýv'Õ~ÚÒëþ2‚†X‡÷Dè[ò�õÀtM¾ò‡p_<_$Lâáõ�éŸÞþ¹öªû‹5SWç~gÁ†}ÿÀv}m0ÐÓ|‰
ª´%#}§÷›ÓLnp�E™™_Å–œƒ÷ul5k
WI)™
É”BY(å¨jò…ëH:R	=ðn5xôjî1ÄQªŸÜɇ
q¼ Ð¶RàaRT¸ë‚Ç#á1Ï[áG\>=>–Ê„ÁöÙ;Šëd>€‹"*À£Ý´•Ž5È4hCž°bA�ø¼¹ß汈©¨‚¿�¯}·
@ÔQÀž>¹ãÂ1ÆáÖ
\û²aü3‰|Vz¤Ï:kQ!æŒ
X‚,³ÂcÎc"
Ç£Xy~×Q¾B0'Zå]aa“`)	�Hh�…´+A€fk‚�a%r¡¬�¬–V8�Œ”#¤®‰¢2+jybâ/.À4À†�ìbèä6c¤„äÂLÂ]˜¦áì,’!"1†&‰‡…H$é8Ï@ìì6zàÇp‹/œUä iaÔ®€?YUÔ‹÷5å¦0²QÉÕŽ†ÌPäuR
	,Ó±CrFÁ�¨Á¶!¸,@€q‚	Ëï€4ª¢›@8‹ÅÝ¢UÄW¾`F” j¥‚°HlK«œlÕ4°ê'”ÏW¨
Ö9ŸžDҥ؃	0V^Ç–O¶_ ¢‡{[N|�ŸÎj×9ˆä‡âˆv�Þ
Ã,—jˆÙâân¿$:Åb‹ŒE¦J†ß¶º°B6×âT€œbë÷i)ªIN&íÿk% qA5wëq‘
¦DT¢ƒÊ„¤[
›f�šŠ4QÜY5Q�V`.`à	Xa
”8 1–q¬ª1‚Ó
­–€Z# (Qu`X®]2Ùä!A„Z…EŠc¢à€7€
§Œ#¡F”¥p“ i„
‚
Ä^°õ¥ó²4Û²¤S»R9û†w¯x!Þøx&�IéØ
)&NžŒÇFTíS�,`F�Âu¡J×43”¼y¿›C ?ªñ­‰Ý=WŒ
7™L‚e2``Ú±Ý1 SißáàѬMÖLšN	ÚÜ Ç[þ_2þßî•ÆÜCÀQÓAV%1íé+î@ÊS•�B¿r÷:tn¤>»çp—î)û	,¬¢@z bó’`1cePèh=ƒí‡ñsºRŒˆ1Ç2$^4¾?/ÏcÙ�]êýœ]		QjŠ|�îK—8€(IRaåì\®ÿ�U%ö®ÉºS°èµZ朔•�ì¶:o,‰D�Þ¡u€‰Äof	�˜b”'{àóûU£op½”þ¦a‚eùú¨Ø�v- PêÄà`òˆkX¡’ÑK\> È9þÜ/9ä^¸bGYX“Ýë¿Qª!‚‚ÒŽ
€X’`29a!!T's� Š¯Z/')ÖÍÐ�ñ û¨x‚$
ƒ’	§èÈE§P~™]ê	Ù#Ç°D
7¥&�Žy!èSŽ½c”9M°P…�[}½²„t€
ÅJ§|)¯z؃ÎrÔ�Ù:œ›ÅÔ"Õ[jÜ.%E%;è;
:ÎÀNœ¹bšÈ�BXYKr SÒ#ÎFI
sÝ¡B.iÃ*>3D+im€	1	kõç±&¯�4@„pÐß–¬]×t@,ˆD ;$|4¡Á'3¹S_h¸üH¼ëȇ¯ƒ ï"b‚J„“¬˜Ê¥…×”=>¯U›Üyœx�$~ƒ�!•ËbÓƒÅ\–�ز²U¡.ƒˆ/X-]Vqqîîz
·Ãɽ*ü^±yäsý›Çç?cùK¢yœžÿgøBµžà¤Dn¼"E2EÉûðYKË�éçà•ØâÉC_ò5õ»}ô5aœÎg^³äH«ÖyEÓrLá·ÚÀp
¼žÈvÅš°S†™
Ýà™E*S<ÝÚds�;�MUUUTÕUR�
2# ’PöV¾KYœ6”؆AY”R§9¶)áÞ>Â2-%/T•P}çÒ[ö!Þsx©c²š°„ {
hM
„ð08èàd‘é#
‚ ‚>ùYØ~	
ôž¹— ×,&±’Âk ;½Ü
Ñíb§”{G?d òŒŠ(¡22(¢ˆ†€ hh6}üÛ‚%>"6ïáÃœ£ZLGD²®,ÕŠ°´€hv˜Ä°P�†zLzLˆb"""`‚Œ"ä¯cý¸5I¢$™ˆ±IH­*Àõ³t�
£ÌÍrÀÌ1®JÅŒ¥Chxâ!Þ¨wûHλȽ¨
‚†õïÁ•äŽÞ�Uoh=¨ŠBp3ÅÒú¡û:̻է}à¯2	¨]¥û
=ÆÈSÊå1ç#ûvÌl<Ì
 ÛI*Á74|CE¼E”w“:Nn¼9ñâC—3C{ÅK,p	Ü\²e³ÐiM°ûXfã’äÖ-ª är±;Ôjlzªñ8eAUqO¹î»Ij^²¬/Óf>Þ¾•“»ˆ—»î³QRC³3*G|šbÉ•†>ËÌÔc©³VÇ3§~³Ã¸rÏ–á!À‘²—�·bPÆ1q±q.üj÷&ås¸jô—£Ç·Ú³ŠÀî!�˜²„`˜”�`®ƒ¶•l‹öè¨
ò¢¹P‹[1…±GðŽþ9f@"—³—å9àª
t¨àY›M±p%�@ÄB‰U;H6C!0p4×KÒIiÑšÖWVÍ’~6]îqbÓŽ!´üE	‚òö[ÞZ@%†
­|Ì9Ó—-ñ Òk‚{›Þ‡ŠH÷DF­/¾Á€̃ƒż٤äÔƒë§Å‚
D„f‡ˆO2
f/ÚøuC� P‰QD	I5&ÈCpQbÇŽX½+n5ŽÌQÄ3¸*K$NðŒ%5¤P1*ƒŸ¹GN<­üΉ©:ñÀÀ€³IMW
'	Èb3»Àñ?îðƃeÔÖÍÿ­Œ†7–,(«©ëò= çDÁ àÀŒ>R}ºÀl¡�*ÛÃíÅ�¸ôÇŠœˆ:†~x'T-bu›�Éyp¢8èvé¢/b½õÃ
‘D„ÚªÁG“€!�æõ"xR[
:x6>©=S惀—(3Ág6ƒùQ2<¾ScÎÏ>b�SfWR\B�Zc›*IhŠ÷Ž«uù¯ßÄ×	w4?Aпî8QVˆLr¦Àq?ÖK`ZQxDæÈ¥�!‡�Œºµå”¿[fE{À畤€Ä!ºZ€\8èºÖî´”�„	ÛFáÓÎg†7dÐÊPwÄäF93ÈtEâ«ßà´Á^ýA7£MnÚ‰ÍÚбP„ü£—°C�²‚Ô<

ï8!’”{2¡Áš?¨4¤°äˆ—Úb䯣¸9eˆš(vÇŠ‰œeÙ*J+æ÷˜C—“åb‡õáÈ‘:¶¹ý©¨×±tÖ:Br‘Zó�Wf¥å!A¦bè’èÒLÁì¤U�ŠS4æ½JŽ`©¾Äâ …¨FN°‚EØÔ9‹¢¦›sõŽš?ÏÜž;¡ ©»0¶–‘åUlX¸œ‡v(/”Š�9�äPq£˜z âP¹—}%ro¦Š6±`…ŽdŒŸ7š°3¹´v+Œz7·‰‰@µNº±±Ù‚°Pi&‰
ˆ hÈsƒhE‘"l4¦@­jG'
2U1Ià:G@’%ê�Å$SÒa‰‘Œ-"SH¤±"_\00ºyÌ
@/�4ªä7ŠÔ;ÊUÈÿ׉õÜ1óD „FÓÉA1ÄAX~ëøn-]ÁNÔX@‡b
Zzä7aðuh™3‘Ø3Bø#¦tâ~ª.·ŠØÒç‚c	ÑŒX~¹ƒ¼¶@*Ò[ðÿ[ÒUd|(OÍ@â°
ï2Qõ‹cyuéªK>9£úæyUTå¡ͧÛ¶OçÎ7ù•¾ˆjÔ�!L@¢)´
ù”½¬»õ	³ú½ü_É7Ã/žŒ¤�„’è!úö-õ%ôD*\b8yÜ?}?¨¡ÆWðuä/ÌYÎèû=¯¾ô>×_<CÙû'~¦¿7ùŸ±ýãæOÆÿ.KÜÿ¨§ó�òq»ùëý¿_íÿÙûßÄ5ˉ‰ƒî¤õ;gØþç~£ý\Þ¤ÎúýýÏ÷’ýÿÿünŸ�
"Ëæú¾ñç
ïTó”_�ãû×éøc–C¼¿ùò¸ýÅ6—GúX|^¢ÉÞŸýÚxFQFÜã—¹Y‰Õ.¿?¨0Ÿ:oß¼·¦d®c·Ù~QV”zYÚàŽÃÙ¿Ú³�2•¿âQ打г�¾e[Š6âÏĘJȹi~�‘%ek
咽È*¿®Þfœ_@¹óa@#õë1)‚ôˆVŦÕi^·ÛæÁpD”
zÎŒ…q'?aKc³©ë™i¤;¶Úî¶NÌ7rw7”V´¢ú‡—#€Ž"0„I�xR«…d‡Ý[c·:$Ð7…·VidäÇ:¯QÌÃ!æè¹,pÉ1:Bù„lI©¯Q[ŠéôYÎFdø„'æ2¹©{çÙ°-usó�Udß·s‡IN‘ÖLgŽsn¨ÞkK,‘ìaˆ£	½6°$	’	¿ùö	£Ž/Yèçr`sØ	üêòGXŽ«V·+}œ°nf2G-òk|!*šÉÏ^CGd"!þû=Úø÷áêKÕ?@rñpÑ6 T°k"Ô?wQÔNÀL!23Ó€ï]âtnÁâ�¸ðÖ¥±|]‰hEçã‡f@ÄG*–^6hß„Ô¼ør/!%1o€y“êløpã(ÆìÁÐìÌÁ!zû¦¨‘˜¤DGÜc
„„Rr-5,?vj4@Ô<÷•!Y	ì§ÈY¤U
îã¿…ô«ZÆÖ©dÍh:‡¯§4lþkA³ÐW”âoÉ@'­¢”'q4 ¡;èrG¢HúH P‘„
 zpJ�p£Ë	ÄÀÒ)×”ŸW�‡|óË€¸ªê�’óHçLÚ¸#ÎnñK­6qEÈt#Ê8åuÙ×â°yHlEïðUÒû‡š‚V€ô
°‚	I"U‡“h/>�vqx<„îCÑËIb(Î,î5FNPr×,�7²(‘eéÐí®é=?!�˜PQE�a�P5ƒÖp¥ÏÝ¥o{R�„9ZTÆÈ…é;ÔSeø^“'iþã#C0À ÷؈%…�p&‹á¤•Ú­*Êp¾d¬pòŠ9
+çRa	^>¹€rAÒQ<ÆJ}À²%]A)
<Í\’ÐÚŸ×Ðð;üèêi
FÔNãÞ9¯ùÃ6_‰SN?0D|¬¸h‰¥¶dm dçÀ:ðSƒY�QáÔÒ
R,Uª®ŠXxSníuÂè‹ŽvžCF/– !²€Ð1¥CÉxâé+ßlÓå>1ìãˆ÷nC»˜bÑ$À1j ß•yin9˜6è“dS��J’K‘?à…*Â;M©Ì7(”¹Äâhœ€š�À³ŒíEàsƒ¬Š/�~Ðò¸†åsGL8™Î×~Ìo„rT	†ôa“Z.jÄZôBçwÆf$u®4Ü«¹7Õ:ÃhW0œä^8”jä2 %ô‘«%OÚ>Vï ÔFÐOº_b_3Tî<ã'°cA
uƒ„aùý®W€åäî×^79²îJaf¤Óur÷°†hóMŒ…Žw0'qSnIX"åÎDÓMÛÈo’bÃf©nƒ±Ô͸q`I	„Ì(	ä3‹îÛÀÕ¢
}É:ÉÀƒq͈»ºOÐ;tc ]e˜ä×3Ž6/pÉ ç‹1ÈqnÆ»·6:ämÆædA¸wbÉ!Ó1ŽÏ]'Œ‡slq¹€åÌbX†¬‘d„’I”Þeùl߸çÚulX
X¼”	µw›ÀxåŠe¼EÐÓ �Ø'Hk‚»v¤­™î¹€y€ð1$7‡fnc1ÝÐ<6èMžì›¾4GT˜òìÏ`žþ
Ãpå(
æk·˜l:dͦ҈p2

FDjš"\0(Ì(EÙlˆ86@Ó4hf�pl††¿ËOá�÷àûOz¯T{ßµ”¾GùâR$SÖBþºv%ÇëGE‘.„ÿ1›ƒüÑÂÍzoQfÚã@‹ÙÖ&"äŸvd,šF ú�»”'ÒAÚÒ�¨°6Š|” ´I‚æ¨ÖVß5(\|GöÆ@éqO�”À—vÃ!Û¹C"O-ZOß®]ïð†¿ÏÔè3GŒ6a“ÉE	ÎA~Xšá$‰Ús4/í£¡
Æá7´Ð¡»ÍÕ7v›êÍ÷f:5ýT’u:,qŽfän^ƒ”!Do¨óšv/ø¿¢«1ÅÑ~+ærã½­V²šÁü7Œ$®†ü¨¤bg/"E¯@áb‡aÁÂY§F@þ¨ Š´£ÆÔ__Io†®ì=zÓ¾Í'>«¯uÛm:èmm+œ¶«L‘›@÷ ÝEìðÐÔa0\m–< èq9!ÊuBó¦fÑ3|¸cWwá‹'æï}ü 3¶˜°HÃEeç_�8Qâ”[Ñ"馃Ž:š’gø‚)1¢z…ÿFv¬|Û›‹ßö¶9ìåùeç¸Ò[ÜÃÜ…j毿9ÞÐÜf<–ÁL–•h–$NNÝqèxtj*¹Ã	ñ­/‘
%�VÂUXßk5�’æ„óΡnÚÑy]mž¼Ñ*ywp�çòvµ‘¼@ˆ³hD̦)D±l ±œ°Í‹—Å÷o£]ñ2™¢ér‘pÇã±sÈî£þV/çÜ;�K7¼ ý`Dw5ã<•Ém±¹³cÁœ¾Õ2s!’'v›ƒÜbfî…�Ð=Ò±J�EF´`.DUXW_mÜ¢n6س0ª5êÀUâ:LC4¡ì•ÞÖ¤²¯©‚ÓºÙfÛ¶m€»¸û¢Á–(�Xû9TÔ;º?ƒ¯\6nqÎC��
3tˆQÐ�e˜Uh뎋fÈÇH^³¦¤E¢¾5Ã^M(̱»õ~¼f†$R/û©š�¥ÊQCpoŽìnqz2°—­;á™Kâ®W:�‘@6`F,A!!¨Ä.•Ös�váÕ²£¡�Dh¦"RrÒ�æ]Þ·2+÷¸ËÅ�X951x�ǧÒ8xp½%Ô˜2$˜˜$’‰0<½q4@I>—ŸËÓn=’,L_¢ÄVÞDaBhhÊ£
xÑè<ÆÀZ <Ú€’›Ð©ÊøöÐhme
gAåx=:̓ƕ­Œ´‚J˜há‹zÑÓäxáÂJÏ>]厌"Áf òNGÓ‰	àoa¤6��RPï©åT$‹	 <»¼Üí½ùÓœjæ0+ZÞÁ:hÁØH¾H‹Ø	8‘bU•`\U¥{�|ʆð�ˆ"i	eD+~ÄC]Çl´@昞¿ð@Û=á-¨â‹	·Zí2Ú�bªììl*ØN
Ú=
¸Ýƒ§Œ†LoÙ"�ñ!êˆ÷NrjX.ó‡Ó†‹y@ñ(ùdàCå­y”Í�…
•¡0ëà.ǹáÎ@v �¢.»`*¶Ó`u(°Lm8Së¦lƒø\bÌƹ		™V`÷Â|8ã‰ìªòòzÃ�øŒ!g›LRð†Ž¤¤2ÿ­=ÅÑ9ŒÒbx¯ðnA¶òÜ^à³b²‹�)¨H�¡‘à.DŒ�J9í¥g£º¸hRj�všNÝï퇒,	ªRŒ´\€o0mf`&P¡†ÁÉS
‚välN�£4�æšÍº
�´!ùß.±à§“ Æ­sÔ0VH.8F‚qfø'!%œƒpäÅN"ùcHëËZÞ¡YDéV‰ÇÒYÕÊnÜÚ30ߘmC+ÃM‡e©—'�ÔPj6¡¢á{PM>s|�záÜ@ö
y€(T‰%ñÌçþøìI-s¨1ÓÝ.yŸ¸?Î[ÂWÜä(œÿ
BX~¬
>C¸ž°¸9ÉMùI6÷¢óç|åe!ã-#ÿ#Çù™>¾ÿ�â¯H‹7ø©òªè\²¯Hç>‰&hhƒkµ\²Èî¾Èå$ž {$ÉÞ0÷O•>b‡&ìø(ý¦È‚¥�J`ª~Þ
ÿ.Ã(>¹‚`@† Æ$X/¡©u+™�±
^aÒ‡Òv ‘4þ*!—4¼Ö"ç3~ÐäO/ÌCÔQcôw¤²¯Íº!·ú♄|¡Ü)QÖ#“°zŸ4Z‰ýê¿A걸‰ðúOãj}õò~WÓô‚§YÃíTL•1 D#GiÂ(=G½Ð „dH~
dÄÅøyS½9ÙÜÓ&„(÷Ì	ìú%Ø�F	ãr‡q°:™Ëò�ÔMÊP""{��Š“@,'„Ñ@0ÕX§v°}œ¨
Ÿ—n 5ÝçÅ _
ê­½d‡M½U éÁj�$óFÛ¼Eï*cÓ9JQõs
žh¥
!§r+oÅ	h´ÒÖÈ\)¬›b.×6\¸.!¸�âC̸ĉ/™5H`,áP�‚²®JK
Œç…\âp¨hX(‹WDbÀë)Y§¼Çb!ˆ
Šr£–ãÞøùü.#ÅýA�£CÚ2|l£Œ¤�$m}¯—áyì*A 7Ô'ÙýŸ¸oaÉÿå­ô	Û\mMìt½¦–ñºi°��wq«�‡F5¥Ý~Žg
ôx¨÷¥ÓÏ@�/]¥R=Ä;ö9•C(¤_¶@ò:û7DmŠãtâŒ˪FÎ
‚?’ày•Ä .[aª"‡è€QzɹQ0j¦ôX‹(Ê/"�8ÖÒB)p5"à$Ôç€A&éCE–H¥ˆŸ¢õlnPåU 7õ»ÿó‰·2@µ›wYH~áò}ïÓæsk÷y‚æÎmV›Ð VU3£#!…Àñ
TU!¤õ	*Tn—¼~ø\�û�taûÌ•Óq¯¿Ø7¨=tá‘þ¯›îâv<"6G —Á�z¼î-~çˆÞÓåìƒûßoîB5VOBÿ¹ZR4’X’	TOYX�aó†PÛ‡Î2ƒ&Üô°‹"�@^
ˆ=0„�»cè–Ê‘uü/w‰ˆ5ñÖKª` ¹ˆp ®NfñÐ*ân?x Á¤µ\/"r†½i"€r]M�(3Òu�ÈóD@‘DÄ2DB@GÖ®“OêS{T¸/¶fQ!©Ê„¡ìž†\‰µúd$�Öc v·•7ç!÷Ë?€ÀÁn�07ãtßpÇ00àÑÞ|ˆQb
íÄÆgO7ûêýæd_ÜîA¥ÕJvT�÷'r#‡÷^ë®3Džè

]EôüïgÊÔ : $Z|½F¤õTz=A—æ'ñüØ甯oÚWúG\ÀpÕ€Ð·ÆÆöïÞúÓêÿ£†n$0Ü]½n7Ôèi)C
ÃX-©Q4Ir¬ŽEšzꔜÕ4[�‚L1“€G‹
q¿>î’HBÉx‘>X3f†Ãžož+3ÙÈ\ka@˜ëK —õ\‰ š‡ì´€AsEÓHMš–!ÜkEUQEG’ºß♘¶*ãlä’Ô`´èf`bh‰Ùù=!®AŠ¥œò.É.^„sÿ[>ëË_ÊIx¹%á�ò y�ù�ÎìÖS$žoR8Ö`_qêÙAÂfÁ1A6ˆÖLm½R¨ÑÀÙ¤@©ãn¡£
mþœ¦(ÒøôÙé8ʈ¸<³U
r `�fL
˜f*l!	€I!I5Q„EJ((¨("‡œg9úï›åNçÚ;ê>«zì^ðï¾<^ó½¸ìœ9}¬³«×ÿ_>÷a�/~뵆è·ÔMPº-Ñu¢î7
Çîv”{±Î4ª8Pjã´èµœ7ºn*Öp”ê„)ºü«ªAß–a ¨Œ0
-áÜq¸¨o”ˆˆ©�htÒ;4yM†íŠB	[N‡`�Á <ŸSŒ5¡Ël$F”4‹f*_þÀ!ç&[1tàð©·/#¼ð/™z„ Üs®ÄÙ�‰Áà5ZÅ5<yb4sùø¬1A!¹i¨ý¸d½+®£¡wü‡÷ºp~æ:âš�Šuxq‡Ù�JrQB/’‚wáëøœ÷½Á>Šªªªª¸ÛŸÙ·nOð㚨¡¢ªá>a5â'�‡òxý*}OÚèøß±ëLªªªª«Úù?pÏ·Çñkþkðkéç�}Qù.°tÞS=#y­d�A
�:@ôÆÞpŽöÝ Ôàöÿ6‰î�ôÄE"
�Ü”–ƒÿƒö¶uÝì*û>/áVŽ×#|…	ÀîcˆQê¡N¿øÞ©½ò!6r‡kíÏÞüc]N¬mÈC‚#­°ÐŠD¼¹N°g-
sm“,žŸÝñ`ÊeÜægÔìÙçî¥sÏÎQaúQã³ÐÅ8—gyWìþí›Ù"™„�
6®ã»ÇXéÕ~ŽGw¶vK¶y2¸W·	Sâ�
Q–¥"($âùøý>ï±€À|™h§
Ãôè í~ʬ$Ç8”d(þšwîàŽ|qVü˜H­ÉF
:OEí,æêöL*±EL•gó›âºï]üÿ—BÅÎcËå>ddYG¾'›/~t«+d�	ÔµBÉ$³ðýk`U÷MT—¨à¨b¨æPs¦èºJ³ôóÅÌ-‹S­+�ðàÔ7ÄT‹–G´²@„_ œ7¡	&–¤2©º s•"XM‘Dh¥×«Û³%½ñמ�ò—Î�ûøÉP Wê£0o+­C{¤HžÐÆ
BU�›Êþÿ®ÌÏN¾¥U4óý/	)=UP¤s uP´£%)Ó·Fµ¡ø¢…‰}ÑM°÷³¶°'¦h’)ÀP|iÓXèÁkI)HÉ·¶¿ÊäÊ9CÉ¥ÈLYõŽã†Üäåô_ë×ûá>¹os‚	#Ïj…j1*~ÍAR3RoçqþÐ>–bªõrÿ¨‰‚Š‘#T!7¾ô:#/â2zý}NzQòÉèœö‚ñtµA9zœ>Ýþ<hQÔ憜
b9!ª<Ôz‰"jùQ]öCÊôt†!$GFËy�O¡äxW<¿¿‘Ä=Ÿ{ß@±+‰0€G߬ruˆÇIÎI$"É“’—ªÿ&m�};’oìÛ:MKÜ=î:#¿AÙ»„BoÈÍv‚å	ž?ÆxEò!}UìÏÉ™ïìv~uÒr¡¯‰žB«¤…éRתÕ$®zPþ|;ËH¥<ÓÅçÀ¢ðHùŽqÝqÇã>w¬ƒ«©"¯ãÞÁû¾y ½M
{ë”û7ßžlîÓi‚h6!,B„ÔØl?£Ð%Í\òÓ´!r^~>þMµ;V§î€s
°½„Ýls:ôŸÉ�~Y®¤th+ËŸ:‘_H]£„o“¯G——Õ4f
\ÚW;v�í¿!cëEH�hX¸ñýV=6ùý:cÏg2ÂÆrî;ÚS¼	øØÒI·üÉ|7C£·Ó
(ÙÔ¥9$�~ŸQÞgž^tÆÿVÛ®(µê¸ÿ>ÙÈ…k[•ƒÓ¹ÂjkÊ8F%ßÇ·ï.á6ôAUâ›
�ÑÄÛy<sTµNæfffffUkñÕZDX¨—ÕonÍ4`Q&…á‘�lŸ0|Á…%ñQÄ¡™ôO^ØÅ'+i9½Ivûª�ÏYé«G`2W�#¹÷ðû¯W#æ´Íž¬ï/RõO†#†�ŒÈ5øm¼ƒ§¬Ý¢ëLCÎ,B¶™÷¦òj9ùxID6›÷xö¸”‡ÞÎƽ¹€ëKVƒäÀ#¸*#“=–ÞMm$Cª4Ctíô{ú3yÎ3‹ÅãÆ;
ƒ—kêÕ=;�Ñë‚öÆq/èÖµ¡õ«ëN´úAO…Œ u‚=‘s%øÍc+÷¨Ó‡±Ò]—*œ‚ú"lHõ'…Gù,ò‰›5Ħ„(!Á òXa›¨¯~kqÀ}¯»DEDE^¡ûHy!ßî|a¡ï³mÖC~;gfÀ£f}§€Ö™�ÃÓño®å´ÄMC	Í^™lÌ�˜n;Èš;uœ0{£¸×dà«ÊïÎ/KG›¾žMlML%ê%
MÒ†dM�?l2ô:6,vhsÖq•ò�8øÁàC„8
Cˆj²
;¶ñè-Ï»¯kœRÛ
r$9„éF�¨ˆc|þO“ätq
ÉÙ–ÖĘåàãrùFéÂܾ�R2�øòôÁk8wµÊù’lB‡o„‚0$
ÒÔ1–€EF­@Ï4A&q›pv$�NDÔˆŠh¡Z“Ò‘oÝ-
]–‘‰á¾FZª¦1m"ά,ÖFi�ÌÔ6<íª(f‰uÈ�éƒáÇ£·�Qƒ7œx–Ã.ÃÊí)|í6rœ^>4¨	o<òóô²+ø�Ê7øÃLv5>‘
ë]û	ëRµ°éÑFƸ–fßM`ÉÀ�Žö,á’ƒË1Â7¿~6ȳäù­†jÑØ+¼]é+È–سqó|âHIyŽâHIyžË¹–60AžªdxDBÁ'6@Caî«Nv¥whÅô!¯$óS$ì³­:ñó£À]‘ÈEËOî:;y´5Ãâ:ÛF;Ìà�<ž–ùÀ…	š'J[Ë°JH”ð¨œ!XI &@”H‰ð»Å7›t±.tôbX65ð›c�"úôtd!o²8ÇI~ë�O‚œàg¾ä“8¯&�‡‰Gï¡A@ò��@2
f³¹E @ᨄfð äˆpÃåöß—y˜r{”w™FLO„×4[™=9÷±¾,B	´Þ=Á M’ÁÞë�&Ñ8hÑÜÔ›R( c�°Cœî;L¹``T	3¾Òð8
‡a©PØéá�qä&u¨×@/Bý�ÙÕCÄÈ��÷|7š(4 ×àñŸžóÔ;7¼:`œÓ
8K[ï{dzÂÏf.“Ô�$!lÁåz Èó8�º¹¡€Cg:‰œŽéÒ\u�kè&G£Â(•	ó8`Ö�º
CÂ2Æ'•¸ßNŒŒLøMæ¼¹º@É6C-îo5ïÖdšÀ#¯ƒÇÛ¬{âniD‘!	I!›sŽ¯ã‚%Ãz%÷z#DâcIu 0ĺ։,̸'a•Êéâ^m!LDŒZ§›�(Ú–Á7î¾AΛ:4(Xîw»BÛ6Mš¬†²á‡z
µ¾½ù¯R»G“§§³—Q“À6çf¶ÆB‚îYP–óà8â#¦¬&&&&&&&&À}g¥ÕðbfcÖ̯†À¨ˆN$’H×Tº¸nűœ3$‡…EŽGÓ}˜‘Ș�ƒ¸n±¹¯9²�7&*©‘Ô;M²93Ÿ€`rJ¿.!(2 x5VNA~¡¹èH®Ó”²�þ@5&\ÅVË°6—xØÞDìBp›�fmï¡c¬�„Ôàëdd7¶øˆGx†û 2ž3–W½ÈpH«TNŸWgŠî¯
tøÈC%Î_†/项;ݘäÀ6ÌgL_°™ÏM‚üÓ_Äl±–+Ãv±²ôž1–“X· ¶Ódf¤6gÊ%â@P«ƒ“"…Pˆ$%.´ðDÔ9æIÕÑéa$›TäÃn›zy\ºZC:‚hA,!”œ¹!ž+Î~u5&Pœ1«�ÅUi–X3–2p!–¹JÙñ¤á¼zÀè㣨<ŒyºÍ› îæCk}Ùˆs¶2]
…“^°:Š®›JâúLjó½üx†^Í ¨ã
f {@n¤ä`$‘ÂJb1<²ö{ÇͳUÕ&TV‰ü@ç—êtV
z¼€¸	ŠB[J€‘¬xõía±Ä$=v³Û¶ŒÊÎ1�$$#!M¬Ï[à9¹6ñàj
@.Û{å­ŠïÆJ=¦yN)zä»SRGr2Â4v�Ä5èItù€¼a��_d`�9vÄUq,³NåÌ×-öÀ‹çSS¶	$+‹4§öø\s‘&`�ø/ÍA˜ï7ðõ„¬OAŒCÓÝ5ÙæR´ÑCåiÝ'1ž/ä1vý!píç ŸDZDhÝŦ"ÔO.°P7ì*Há€|AÁê
r÷3aîB L&H’i™½á€çË—ߘ“7�_¤ÄÞb-)	z”zy\±ÚÐaùQ›jK++6¹R�¡—fl¹å¹�`³öAàw„“ën
ŒwsÌOk9ÓvsOÏ8"ë±ÇßS™²h4IKeRœS¾bö0d9Ž[�ò¦àúBmù&W$q7˜]ŽAÓÓzdá°B!ÞÆ÷äJ,öu™&C1*ÄÔ*:B7®˜Æì0rÙöuÜÈàHING;,
ÙÕŠ·ÚäòèPÈtõ’hews„é:o=½¡V19�b®s
¢;ÓEèÖ“¨âé·ŠUp¢<
ÌÔºÌkf@LÍø™š¦osqs‰º°\ôØob½Ó†Î¼qåÕ›á,™_,²ÏŸCmRBÄUŽÍÛ#Š¤Kdeæ¾!~ôãltnÍ(°ÞšVå€Ú‰Ü�ë)H[i´ØðA²ØäQKôtó[¤=k¨€b髬öª;7ñm³ì'ô˜o‰kˆmyV·.ƒ(ØLðEûB±îO±‡ù†×-1{\9
‡csäbA±‹Î•™®ìJÄ9ÓY™Ÿ¼YÏ"š.63íŸÉí|é6àÜu,U‘d M�] ýÁ„`5lˆÐU~sסƒ¶[PÑ
ñµ‘*aR=ƒwŸ¡÷BKîI.ØÞ4¨€�û€ LxCAƒr™uƒeáãsд[®öË’„†…uG³Õã°Ôa͹6skL6¸œ�Úq
FÄ„QÄáMNênp³i¼:èêìÜg»^›B@�$
üpŽíáËA´$“1!,†<ÉA£ÈfP&·Ëhî~7ô¯ëÛµ¯[dk^º¦$påÞ8ƒŸ³{J2ʘX< –�Ä'Ë0ñW¯^¿LcÜ€ò!~Àò\¹Î<|dYž69ô:„±„HöòpÇfÀÙBj‰ÜÓ«“TâÂ212!2ÉéîK×É-»ŽÛOzɬ;5ZîÛ4b礂éŒõ6p,lÊõ
îSÅÄs@�"}?m�A¥`nVhvÖl…#˜Œd8×bÛ9èkŒ‡î¸fy＆ÙVÁ5E{•@ž¡z°=vbDÅåÅ6UITJ’}@ñð]ÞÑCÏAú¥‘û’Ö€ù	£DÙ�¼²
Ïñ^?]TcÚh¨h`¡¡’V€…_òÉúÂÏîÈâ2+ö¡üZ廆™Ù²)n¹É²ªÇÌ}¼CD»³€a
#c«4z¿h}ŒÎkã_QH
AˆbøÊ?”<1³Á7_Ù?L�è?Øô4ß³¿Öþá&ì$Éàsmûøî:ÿ9£™Õ�d–b-P@¼_ÝÆpw;5;`ÿ&œýXrb't-¿ˆcô±gOF9FéÑ*‹W-Š,{90
c¼)úï¬Øõì¶ÿ"Õ‚E[DX$P wßpŘsò¢W`Ñ\M}­ÍA,du[ž©á>º!åøÙñùÒg<寧Úa…Ú£¿¸1DÆ;Í‘¥ýÿ
™Ù[Š^�_»œŽ4oݾ*ûù>m=iö‡õùmPüóV®¿`�‹ñÇÓB-K~:­,/]«-Ÿ»g%£ ØÙBî¿n¢éÞ[–vÚÚŽþ±½w¯.kY»½­äfu/ŸvIšˆ�M¬|q6UvKdÕF‹0â¦9§&¨ªÉ’¬zrãVVVÊÎ]NÿYæ.½¹ïÊüë=E}µBåås½å*ñ˜$âöñ-×ŧT织‹7׸ۺ±žO…aöçxëÍò¥j_.½xÅÖêy#Ÿ+ÞÃøl{Ÿ^?ƒxºõ~²5&ÁT‚îUb®9XSÍ°+»÷FBÛÉ‘»‡Ô'E¼¸š£Ô@eQ#íãÌl¼Nñ
ìDã'´Xï¥G‘´Øî$¹˜Yoè_d?X|WŸí—¦žB.™útȬØ@6â$‘]G&1UUE}ôÖˆ‚ki5½UT�3òqñ¶“‚¡¢‹H‘‡NèÞÁ!f¾~uá¼÷&¹õõ}Ò:kÖçVLÎôÙÙ£)½Pr„ÂDUÀ`â�Ä¥ð½;Š˜¾öóF=1±Kd.ÐNiF(µní¼’Y9Pž}†ÀMžÂtŸ”
a ô3oad�&®éŽ$ž¤�ïf)p9þÙmfàNÆÜ_²`ö½O{�ßÈcUá’Ö$†¹ô••¦,¦@vgvJŽdžÔ*¡'�"”«6Ʋ|ÈÝ
ª‘g_'dh–è÷ÛHø<ؽ^cç“ÍŠ43—¾Ã!ÕÕ2}^„]Fðߌž¾º´¨UD”näîúý¿jÿGÉ|y/`þ%¨o“|­ðBiWËàÏ~=/è|Ù•Z™úŽB[œ3ýй`ÙRs¿Ô3õfíñ;Nb–Š:ú£9Néë6šEñs$À<é³£·×ÑŸ'¸ì}–A3±ºÅ7ôO	=ð‘2#Õ»º$n&×Å	\’1ôGÆ»A¦Ž¤>¿™
$‹�ëÃ}rQ*#Ä€vx
xø9ú.^×µìgȱò�AD~	�žß"ð/ …ôfdDÎc„„BD©0�@R�„"Ä!iÊlzvrðÉ1#�
îâ{'JÕ{sÂßî0öõ`BFJ£Ëf�k‘,ßØ{äëC‘Ü÷nêa„MïFiч»ƒiÅÉï„]_v8%¦h»(q:A鎞G0³t_ê5îÀQœ$�£Àw�Ñ<­Ñ™Œ”y’çÄrfñqÛ;•ŽBL+ÙÓÁr&Ø•9
J™ÀR¼ÈX(••$ªY%W…²Ây:üÑ‘ —|áÀ9Ä!
óBJ}¯£,äõô›Yóää}H’'™5:¡íï;K,¶Ì`ø‹Ð³Ý5îïùþ]—‹„{;®öûK¢ü­K¹¢�C	Ÿ8Ʊ›ÝQMå^Õ
“pæ]�ofÛߺc)#lšÿ$œC]v¾ð÷Ô‘ô¡ØN‡Ès7ŽÜ^(Kµx€öt¿§ç‘¾œÙó‹ØŠ*Aè>fo¤d1ø<’Ñ`$î6c«O»ÖHøn~°oWfcÝKæܳŠ©›ß
8”Îî�€>�/–¥TJ­¾F�›¥­9,Þü˜½¿0��!þs‘`ôkÖSoÕ\.Lopús"I¸ñ§šk ¢¤�‰ãÉÍw€øÍ^ª˜=:ŽD‡ :üÎ7#|N58Þ
”`i­‰dXÓ@מ�A<¦c ß×7÷IVéorHBHÄÕ‡%¥Š=&F4½%1‘s”¤ÛÛ	w§±‡ª«i-~V_Un\>4é˜k³“@߶˜ã—¼ÙŠ¹xHWŸq¦ø|žÂíâw·¹¼2	‡
{Þ,d÷ÓÅ=¿Ÿâ¹îI¿¬ä鎩-¨`’­ä¼VÁ“rTC@2ƒ!“WÍÂñ¥ÊkàÜ’lóY¿@HÇ¿>ž,l;X«XwñmËlíãhn‰ô±âÎK¯² Vè;P™mÞùyòßÑÉw=ÒRÐÕx]ùÍ™1Èy½UÎŒ„°×²L„Ž6è$“zª©¤­´ÓŽö±gäüº8çDÍSÆÚ/Ž2\%SîC™±¿
lF\šš¬"ä<:&M9éœî™Æs‚=�„PîëMQcc†D$’@„�$èpýª<]¨¼½w—êz}ÃÖ/^Ž£�Àñ[[ôÙ´ž¯åëK‹¡v]n„r”3µ>Hj4'
ç Vƒã i‚µäµ9nz|6
ä²9x¹Ÿ—€�©†lñd„¾eð®þÓéx1΋ÀäÓ†ÔƒVÖí2\í dÍ&²r%›ÞêG«áU9Á!úwÙÑIG’äîHûƒÀɤÑG×ßÝîñöʪ&@lsè'ò"…¿s BHQ	%ñŸ ,Æ,äw³õ_Og&·6Þ)³Ï›©Ò»k‚zJä3T8À`l±a}¦¹ïËMq9¤ž(=÷¶¥zÕ¯lÝ&­4[>i6ËÅvç’(Vìïœë�¤¿„vŸ£ŠéÉvè³Æp¯~è³ÚuYõúðIçé±¼ö§=—÷,½t¤óÃ>‚üV¦$\Ô´¹³ÞËa4•-I°KG¢þf¹õñîÇ-ö½†1�n{sñÝ>ÿ£ÇTûæ%óâ¥úB„òNÜû?ªŸ¯g§ŸŸ’të¶K„c^ˆêy;Ží~ó­%Ú©ëeã4èN9åâö¸øR¼||<|ïŽåqN·9Mt]k’9"¨ÖÕj¬Z`ÙGY™ç¼Ãõ]¬�ñ[n]ûx§šüøÉ$ì'yÙÕ›ÍWiæ9l¶lsVê$Þt_¢~:†Æ_"»³pøØ'Š2þ«.Ó§.,Ú²³™õWub�Ó†v�‚
º†”å÷N…pdX20íü¯£â˜œsB?X¦]jC7pz;»ù(…FJ‚QWdO&&ÖÜ«žwCÎ$°žb˜ýþ}¾sÖ|RB'•‹²y·w7¨VÏ8¸>�ඃÜA�‡¶y†sž<¼b™DE |ýUf\×ÍHx*ðÀ7LqíÖ9î¾
yÌøC°sµ‡½ +.!\úŽÑôžœþ,&€ñÝÒI(_Œ™Y‰Ùûö:ö4!|áMÏï
¯�2M”	›/ÌÝÑ�Í
ñ@íÍÄ ês‡
„„óÓAÙ¥…fò¶™ÂÍÁöÚŽ¯œø™t>£Z«{›Š÷Û­`\p¯MNßPó‡z>£ß²V0P„�2B¹Ýãò€P«šäºç⻧¿`W¹{Ú÷Ã|¦¸»(FœyL¶c¨¶ñ숊ª*ªˆ³áöë>ÿ°È4c¶§@cÜyg¹õèôBC††ç¸­‹–Cë	Ö{Rò¿7Ñ€îoPíp½ïyL]]ÓºvÇ=ã\H‡“kÊZ­b«ÇŒžMÒó»‘Ú­/™ùú½Ï¨gã|}¶ä
n�ÞCÈ„¯‚"HÍG3º!õn÷ñS�ÝÖI^ç³zã·Ižû6š6Û-…Šê¹î;*‚DÊaàˆµ(d\á¤q¸&½J´=MXíÖÕ­»ï]{~и+WÜNŒÃ*Ex¶×¶}-·Ñon~Lâf¯VA•ÇË7x ´3z@sÐ…y¸Xd9É!	“!§˜£AÂ1èÚ8
¸˜ñjB©ª#ß�ë¶ÒaŒR�þúdh0å<†:ùÊ•Ì12ßG3*Ž¾oØ.h´Ž†û…PDU&Ö�;Žù<§CŠ�×ynÓÝF¹u$d´°ÌŠ³";à}äõ☬«zûGÍÃ/fÐ@˜2xS£„ýœˆrfü…Ð\†GÇèå(X—+Ùäùtá:6ÍîÞzƒŽcvc®¼J
 %;—ší™»3»óo¤�®g¡x®GDéòí\ûµø+¼gGQÐöZRû6`(pPc•Ýߧ°BJ ”é�ÜúÀæp•Zé{A¹0ni®ÇFG'º7>qì’IiÝûˆ3Th¨Š½G³íO˜;kG’õóäRãÖ6‡†S€7Ë 0ÊÊ0°¬�„–#T«Í„ª*ªNñç2݆ªr<éÊ…‘�@Å8bç!,ó«2¸Lâ¦ôøLfûùcLã9­tÒµiæï|¦ç«®CGG‹©Û!ˆS0£¡Õðìóñ;œ˜<øcs0ç7‡ŒaÏμ%2(*�É1¡¼i£
l‘g™™„�=YFfìiT@l…ãŽ$’I'ºhÔø~‚> ™à�“ÐW¾îô‹Þ||ýÇÔ>	Ðr*Òh4r…hø½DÇBT�FãE�î)ˬ€Bdê
¶¹7ŠÌK”áKØÞ—Ÿ6(¢cl¹'ÜEÁ¨ª”^×x“d«’ϯ½šèÑáësÀ9b)w¨]÷¼”„6næ¡Ñ¯vKH°µ	FÎj´Ú	O@eÞE% ”¼”()ã’¥ªdÞ£©ÔfCEê÷‹3*†á,yxcUS�z½åTø~:ogwÃâöâ+oô·´ðE™²—§ÀË;ä¾.a'C)’¶u³\WÜðnãåoyÀOÀJ§À{§‰~${Þe¥nw£6=¶&u‰œ:Otz‡z+^éÉŠï®÷’L¾	üI„�)Ùåliâ`F	
xó¡ñ›ýî{ù8I¡U²FCÎjß!ÕÛ$Ñ{‡nÊÚÐÉN¯#bŠÑ¯!Û£ÖëçÈß@3ZÌáëbÜ÷Ó+m”«1�`íÄŒNyæŠçâÁz7Ë‚·DÝeu\êŸ=º6�Ä‘UÎr®¯ÙçXŠËÛ}maóÁwœéôµ1SÃï‹_¦.¼VtVºVTìûßéÁÃdvHkÃŒ$!RÐhŽ›™NFµ!)= =ó± *#âŒN1žÀ1ÄœÊújŽ'ypn|{œ$¨™EAT¬[\h50—Ñ׋73¾Ä2ïŽøÔq¿#ÄÛÅ›{ŸyW:µ›}†<ÜÝճ䄉hycYȧßeEˆè)*[ƒ¶�!Ý"3s†dáåÍÀ¬÷³¸ø±¥ûU5&&S˼ª
÷“ërm›3+ë(÷qÇœðñ2oÃx9÷{Þ��`mÞrˆ’F)ÞžSN°³ã„pÑÛljàb¼Šr�¡]ðå
s"GW0Oq‘²zÍ�›>1î—Ç‚N÷iǽ—R_—Ø™æ_XÖ-Ûëwy~RcD$� ÓÇéõw(cÍîÓ$²
waï£oU¬žt©Â©ÉÄ­»Àð”ú�°u’
H›µrQð�”9þ>KîW›_»	”Ë»àv¼…Yòƒ­; k
d( |=d�g]Q(Á�qê>Rü³涒dYè3‡§x]p;'Vý¼BáN×açÜM%yŠt[;ytðsY!)؇&|͹uŠö[ˆ•öñâs§‰ÕÛª©ãk¢¹¢Û©o³*­ú/Ym�X[væô	”Š)²´îÂè…‰‹œÑÝ»ô„¾(G°fŒôíLJºï=dXfgì—Ô0vŠKØl�O#¥¦òÄ!"w‡cÊ�7�ðš!ª�%tZÚº	®ª=Vô¹@™>På),°8„ÂÚm¼Ë6ñí:¦aèNa0™ñ¡
—©}/è{oj{üÙë©eÔûÚHçÏ”ÕEV—mybX¿¯_:V8ïm@wü„€Œ†³£†	Èv0&#Rp…ƒ¼Ï#ð?ƒ±êläÉåR»žPEî_“Ùpå”â&z~º>j=^)Lp³êº)¼“ò,-ƒŠŽ+ùs{>ßÞiÔêÌÓñp7oûà¼>à/|8HuÄÛø
Ä	4•EEÂ@PþíÐPÕ~rý??�OŠ}�Õ?íëŽOžŸÜùœ¹�³·HUñbpªè+u:�”û¬§íb[wóöј1M²¡ä�Fú AÚ×çóy²¿)m)y#‰˜”>mv<"‡“µž§Ìäê#¸î“reÒOͺ$â217�H7U3C»¤é&Þ.LÓ]Ó\² °Œ“~V–B&0Œ;ÙÏlËpßÆÀŒTrC»IR¦ÿÎQ¡=¡Šˆ†iŽ¥%ÄÃ: ¢â:J>Œr0n€ä:Ê?t
Ú…¨wDÞ“òl©“ø¿•<8¦Ãߣõòh3£®xŒ…è{Á¾»’z!xÿâónx2Ë&W÷‹}­E©�ö†±™) —?©“/â6°â¢
øn¿o�ë(€w>¨}ó´}±^¨�š$�IOd
Î%#t€ð�k{ãq
ÀH	"Ì›
›d��Õ{==Ú3lh‰€tP
Gʰ悦Ÿ¼Ð ƒ`�Uð2Hç°éÓešRl•sqHÐ\D…˜Ðûð!´=xN°7'§¨úBÖŽåÓB�uö‹]ò"{¾ö'°ã£×Ðq4½­*KJ‡%X‡æºõ@®5ƒ#Gì¸Æ2ÈÛyæçGV>¶ÆÌÂE"ÝÒ„P-`4Ä뛹å9ظìäÇÎΰˆŠªJvF6m8ä
ÕôÎÑ‚SCm²°Ã""‚Š‰	“;ŒÔÕE2ÇW#q„a†¯pìwÈ
è\‰}PꇌAÒ÷dß„ D
@zd:ø	ä1͇ò†}øWÕ;Q9`Àá25$ˆ€Ä{ƒI�"@eÏTžÀø`¯Áj >1Í
Þ‚ê6 -vÎÙf?/‘„ÇÆ(’a0†_`çëÿj’ŠI6:KØÄ*/LŒƒ]âšÀÂ9”∠hI‰¤”‚„
Z(‚P;@Bêmž¯?’Qׯ
x8&ÒŽæV-ÆÎ?UËúˆ=³Êòu�r�’		"~()$�n\
*(+Ù.p`‡,“LÓJMPÂëI
)pÅÅ‘1Z°B
„¦ˆH„ÂC>§^=ÿØù
ßüµÆXœÎIÚ¦µÔ%ÃÅô6—º°#b¡JU‰Ãæx(T»–¾]=©·Òwu:ž ýWøåÂæÜÖàÑÜ™½òŽùgäÇø–“{öÀaÞ¦Ä$Æ\©�L!1¢š‰Œìm‡<á¡ nrcÇZ8@ª8U¤Ö–E
”ÌG/•QE°Š?	íü0“¾ß3íaâg*DuÖb¬(æ�–ùA�?h·×µAÁO.‡rª¢RB€’MÍ�‚,´0¬ˆ¤EM‹�ÈÃsz&4†ÒiX
V¢ÁÓ Ñ)GnN
«s¼v¦ 	w!”Ù‘+>��¬‚’A47H6àÂ,`A1‰Qu€°¬äµË‡Á�]AÅLƒ¯°d{D‘�wìPnlÜ÷�î÷¨Bþg"	#ô	ÀÊ©°Û¨‰‚‘+ÉPà@Ï'‡óêcÐñª?«[5Å™/#F°Ð´*�›h¥�Ù�šà‘Ïüýð‡ÎI ‘H
¤1O¢š§®þ3)| º…SP Ôð—æ‚ØyûÇ3ùþ? ÏèÃÃYÂù*”s‡ïFDß{‚g˜‰6�‡Í'PºÂõ�3œ9 6FãCÁŒk\Ž‘A›œøûA$1ˆMXW6À„©Ðš]òÞŒE=jXix€tq�˜pßL×Hr�Ý¢9SXêÈŽ!³žéPr7o&ÈsU|Ð@h91iLÌ{h2ðÁÄ~>9„©»“¸‡ ù¤ â}±©†øïÅ%*ªªªª¨™d–˜ÐõÏdà%»•Æ±L“Rh@¬±µÆ‰SŽGO|Ÿ­'°éˆFã¡ðÿ;/ó‘1³â3|BGÔ}¶BBBZoôs�"Üúø±bu	AÔ#:®áÖPX½˜n4D¥}8å¯F.0PË¡ÎÚÂü†Ã±„b¢Oî@U4ÛõØsû/?obgˆˆ0:‰‚g 	šZ=ü3Â>ëôg÷;24A´‚©×óBĶªƒÕ‚ï�üJ¸5	§¨µêœ„bŸ¡
ÈÚ–éøR 2 
 V\ìŠLl'ÍRÐ4ÌP	´R¡M8ià=1INHƒ�x2Ñå¤D
ûª‘j*±`ëóÐ)U
^‚8êr{À½ßS–**Y*…ï‰/à[*aùìÌÌp8�Ü& w(ÃBè„\Xz~y‰¢š D/H¼Áènkz�8XÚõ¯¾@Ëç‚öØîF›�î7øb<ƒ
ȵ²cKa‘X
bÉY<¡”4ÈOR×âaɲ†
¿¯ÉcÕrŽÏ“eóu¦a[¨éî÷¡Íw
tÜ,‰é#‹ \Œ"¨~Ôk0CR1,„­†d Ð…"dSÚȬ�öH` tÞ¨‰˜:Æ´d�Ûý~ãÄÞ¦Š–�†a†�8z*û¾¯™õ…Ï,>á˜a‘XY™˜fQTĪTU%	À|!àN~­“c¨zµ"ih+‘Ø$'6èG€EC[e=©ÍòXÜÇyb‡AÐÄÞ¹<%¦cóJ�¡ ÑjP66„ðȡ
 ¥à9½ÊC+ªÔ¤Ȇ�ÄJ´³qaüoåóÒ©O9Ú6e,xÄÂ"~¼C¶[aÕ¦‰tut&8
 åŠã 4Ï™"…l=Np;ì`hu‰€ì:Ì ¤ý+Piœ\�Ð�CE«ZcÂCH‡�ɱÚH?@]ý?À““˜ãößÚaøú¦}mÌ^ퟚq)›ô#‹¿�$y¶î/ –�((ˆWØæ�TûÁsøþßÊKò!÷SÕå€QéˆÑ#$X÷ofé³èkÊS,n_ÀQ2Kö@`(ÒbAµœåaºÆ/”�ÂG„ñ"9 }¾{%Pð{cÒ”<Å„�`¨áa™
,T,5
	T™DAA$LT˜Â¶N(…	3ë·‚']Œ
™ÑP}GÐ'ßœš/^>n|_h~î)”‚JHJ%"Nò¥Ï©ü&V�OnÅêWÜ} ö¢„€r©ïТ›ë§§=sIº@1@‡Hd+]õC�£­gÀýÄ�ܹడHk(|vèyø@Š,gKë Â8”0	P ú�™>¸öåÕE[Å,L‰Šƒ¥
Þ:ÕΑHa@DJLPÅŒ*FCa#‚kÑ«€eÑ£4’©B,!
”¬•HH ¨¡56“
FÖEÐ碇À°{w{òtÓVié„"‹x?]î6|‰L|µì«ïSkU¡h*Ä|¯`;½Sß.`ãm3È‘õ]`Ï.PUŸ”Ã+@
HÕeÛ¡Ñ‘Ÿ	ÖŽÝOÕ5öå×�x{p‚44¨Éb$¢
§î²§hQhnôTè£3yšÌ£`f’jMQ*&’ÈÈ…0%bPŒlQK`Ž:ðM‹ƒ{¦a
÷`„É@Ü:”)¦„¤I�˜GÏd¿83=¸:úŽìêùÕöÙ`š€�)hiZñƒöM¿jP|½\ þž� ZQB‹÷Àþž…B5ñT8ûzÄæî±%‰˜`™óçM{ø.�cEC~�–©µ5~£ Æ0	}òèò$ƒ’šZóöÇÓ;�Ÿ³ðîô^6ÀºGV‹½0”cz—%0l•]úÁZ¾‹ôg^¹»µ•S@ £€L&˜¡‘|X¾Ts_O]EI¤ôJ›Ôˆgw
uU�ƒ��݇!„ºŽxõ`ì™Þ
9†P?
§ìKƒK@QJ*üЦM$IH¨U4B$ˆu•1‘!‚€÷=˜>È6ðQäa•K<ÒÙ#d	
ÞQm©õ
,1>ãT@sÎC‡C­…ë–Û@;ápóSJ ¯0ÂÙÛ" o¹ŒY¢"Z­>꺽Úøz€ ¤…wMá‡,	¢7æ«¡¡¸0 ?Fç¬`ê™ï-s‰vĉRg\‘Îפ’¸Y*Z×!õâ˜_¶xÞUrÀßa2&Ø·Ø3(
y@{`@E
“¢ü<Íz¸vi™n×÷.ô¦ixšÞ°k¤îä-lÂm]ÁÓm¢‡�ʳM–õ“Îox–�•ÑA%¸ó×iɨùr
c ã´ôq˜¾Ãroo·ßºèaÒJüØ
•áÈ#vgv„/Âæ Ì
SSÖ;²ÏÜSÀ*†ó ¬ÅrT¤óŒ:SÒIÛ—w›ÐÑ—[—�b>c%�þZ·t4sçB—.='G„(¨”�¢P‰#
Öí©ŸIC»­ÛÉFEáYE%ªË5"á"hÆ<û‡Æ}¾MTJrú_pý߯™ùŠqù�˜ÝÜdU‚‚(›¡¿w‚®HB`Òª_؈”7ß:u�å@O&Ó:Am.[ûµ%É Ò6Ç2pca�DÄì<¼Ë�ÐúÜðkj¬‡î›Š
�
r’,~±èÞŽP(B)º
E ‚kN#©¶JX+ଈC8Ø‘Xz‚”¢c¿êßq!xO(a§ˆ¢
¿™ê0‡æQÓ—[¾"n¿%¦4yû	©iåñ;—Ù,öÄŸäÏg	
é6­„ìùü?C=yõÒógcnþMÓX¶ƒ�4¡‡‹\tá{÷ñ²¸éœ.l�
 b£MF–š÷¦„ØuÈ�8>éF 0ï0XöÁ zR�ð£ë›Mé�…792˜öPÌÛ³’Â6ÊelkK gðÔ¹ÃÅøýÊöÎ�$MOp”]¨¿›ýAØ”éÚ.„(Qó}Åj÷âLÌÆ9¸ÓÇÀ‡·xê3w,Èp�$h÷Ø'(8qIÇÞwv'²­á°½Å�¢l?£o‰äØìÊ$D$ú‘A”‹}ãïX„zñݾ‚þHP&qx c«mùc�™tíE¨’ņø†!Õ¯ŸÉºÌ¼g�†½œn¥m˜)¤#“Ýz'Ñìô£Qk¦—ž2®D$
¬‹šöyJ9CœÙÑÝ‹?£
�
å™
íb{‰=´†`“‰i2YŸtsÎÀÜ!ë„àŠ?ØNãL'7œ$2N€8Å’
ž¢T
B
Ci^Æ´­ª©¯p6 >tO…–U>{:kXškõ#OäuœEëMxó"9«
)ןˆ[¡‘&9^ÏšJ<¦4®&!A9
…×�Å�K(ħ†NXÔ¦†¾õÆ‚G°YÌ”ÄS‰äêãâÑÆi­ëžõœ»½f¦×*°Ñ™:ä‡ã/½UÒƒAKøŒAê£kHg§	z
ßæ™Ïo0“Ba6eUððå­›!òéuwÒ—£9)†*oÕ¨ÄÅ,npC�nq°Q™ËÃxÞ°õ6e<¼cG}퀀! Àé/O+B`³Ú|²¹‰-Br�ÌÄ=yœ	ì=¿V»´š "š
(’&oÌéU“Õf÷<{(KÄÊ
3?{^7ˆ¡ðB7•}Ò_/B=&ØQ$îBˆ0!	õˆž;Ÿ@‡h°qÆŽæf„
÷—åù-uGxzþ²8¶a´ª3!|¼…”?~*éÏ«Ï!ÙËÛ²KLàNÛ,üÝ(ô\ŠRÉ…©œ‰‡ôÚ!ÉF©B�1ƒž˜pbZ)�*`è¹Xáðté!Â6‰ÜKsÛ@cR�ŠE4°aÖZ#Ô½ÎgS«6mqpÖÈ•œí“¨«@–â²#kjå^™	 C°en^ÔŽ¤¦mÎ
#Æ5á‡p=…:@µB4H�J4H„¨AÁ§fBî؇³� àŠm—§û›®â)À¢q �ãØ*e’m(w³÷]%¹"lX²‚A&)½�
—³&3#b¨˜ª"ŠOÏÌLȵ¥
Ô	„@D°U5l˜ðÎt÷é$	T	;—Gðç§1\.O‹|Ï_¿ñÒ^è'¡û€ýM¯¦Šfi"¬à¦ï)(
®ÁÓ½ñ28V!ítd}Ø€…$
Ç�™=^lÚ
á*Ñ2"ROºÂBâ‡_Í�ñz_h|pª³3Xè`­HÉZµ¥E"1ÃÃNŒ!Ö	�ùhÖTQY†DK2„ª:VJØ‚–D8Ƙ;•ÅŒª
™(àÊÅA 
ëM
Qd3
4êL�CC™°Mšˆ’ZÖh5ŽZ³J¸FŒ!fEéÎ
 ε­ ƒy&MÕV**dÇ1¢h !žo¬‘<Ç—©®iñ*])LÂUÚ²0ótCA"ô12e˜îL;z¹?³{‚Š6U$h£Úïõ™¼^¶÷K¹¹£HD
„¼v
çJ…\=û/]
6ˆû°ç‡fÙI	^�M«�¾×µkƒ‰p8XB=°ÕHsm™ŒEÆ�éÇX-rVáûò¸.#$Àó@ƒ�
ĘÐ;1&’Céèüƒ2ýKCA"÷.pÄy;>“{:¤´Ÿ%Avr-†Ek
w¡Ì(0X)C>�f“+0ŸÉ:ã¶–e”
›óÁm††ÇôM‘ŒáãÈ3”†¢M¹±’¤1XÇ°â¨^s¢M0x˜böTyCy€1†yVAÚè9d!x³Ð†�*ŒQßàxP7O05ß!çß]ˆëëºÔ>rDèã¶�ÌtãÉ6Œ¥+´J°:8£Ûãz÷¢%Û·Ý|3wù¦†$Œ‘ ÈÍäÕMŸ¹˜Úêyûì²ySö~b¾�a•}aDˆh Ä`щ„
æT!6I«õ„“l„bR"´–…&wçó�qCÎE´J̱õ¤D1œ«§ % [�)º¤…(}¢Â†	 ê@äA'd1kZW''#mƘÛ1B¹!DèB¥FD’p$ŒÌjT5.‰4B¥*R:„Â(ÔåA2a¦
˜švA*DõpÖ�á6éÛSR¨²0\ƒ b
øsPHB`8p8`wô;dž¶DñuU5Ø|(À«°~=Wö`8I!jQ=…g ô
¸×[öE¢IGé(ƒgÔÆó+NlRð@rr^6éLE–Ë<ÞPASë@ÀðÙ:HiÕ´MÉ Y™ÝÃMäh…x*#Â5ŒŠ
d†OC
�œg˜QJ Ê+wo›’íå–Þ÷[De¡°ˆUùJ7…λ?<Œ�ßì!È‘îv”B¸¿UÔVn)`7Í=Ëçéqµ^¤ñÂ? ÁF
bIC´¬ŒX—¦S8
#â
xˆgíØåÄÈ}ÈMÎ"ïš4‡&kT£�
f³;”"x¹Š%õ�Ws”¢%I ~¢ç�“è`	J9)G·íwDœìp¯ËVFwlÂ`(DbŽt-RsS&x½0óiN�tÚÓJŠ§€WyÔa5"²d²
&N�/¥ôÃŒ\†“Ô©›¿>à¸EùØ_˜e_	=r°†æ�²î t4']�ò=Å~	f	MmzjŽÇsñ^ßÂsö‡ÞþÔçÅ®íU°l¢&ª|Ù¥c'g\¨ì;á¾ÿU¼°¨» xa1£Tr̦»ìÒ/O3îô†d÷C¢ê9Û¼�DMyðiö>μå,£95±—Š¥Iªf¥E!È//Uh‹@ ÕÏ\9(t“ß½‡[êdkÓöâ„ÕˆÓd|ãÙA”´0¡ �¬œ"REˆ`þ-Pz¡ê‹84bu£‚¥¶7×âª1—
¹\‰qŸ¹±³¡”(7�)²±…‚X‘p]ê
t;³Ý¾ØÚåÜÅk‘÷ëkºx„msgw»2`‚™á²†2›¤(ˆºG-À×hmà¬BŒx¨Ù)¨PÒR

ÓC5Þ÷$21dP°�3
p/ÈXlŠ	
�‡åË}f/e»Ù´ï±ärÝ]½±#YÁcH”ñ2¦¦Œ¼Âa½ÚÓ�fÜ
ž
%'
vÕq£O$WIŠftNNVããïà™éÖ ‚©¨™Mprõ	`ðÀÎ\`Ø`pÞæœ@�‘̧"lˆ^�ÈÔ„•“*k®�±–¦03ÏmÜñyòË–�o"§—¤ø¤ã2ÿ7EøÍD"Wˆ1abÐ"z¶Eÿ-tŸtÞÄÙœ5Ÿò¡Ù^-õ‹B{Ô�Ê°
1)Ó;�`:‰iD£”8‘ÂEñ|hŽÃ÷ôÓ¯g™	f‡ý!÷‚út¯Àhá¨5•N
­’ äôœ¶>X§œ1æC鯗ýµ7tÂ&íþ-zÞXcÐ÷|Ï;*çW”î‘)Ÿ2AŽ”^°;º>äÑì÷F0)Gxýˆ%B´7/Uá�ðŸ)¢>ûñ†
”¿Z©´Ã·ôs»äõ1
&ˆ	CÂ*¶|Ÿ�‡I뇺SÖq
‡ñiFødøC$D»‰¼èÉQE0/©0pÁràÏbœ�ÿ
X„êì.O}¥¨:�($‹¹ñ?#`˜Š8™!T©¨P­.�)4QLJATI’LLEI(IINBrl>ãç58MC�‚Ã"ˆÜÕaÉ™	*˜Z(Ò„
ÄrT‰GJ­@¤"$³³oG¹+ÊOÜ£gøªáòlq#!z=Èð;'Í>‰õ¢H<‰«·8Âœ¦^KU_
ᙜ±Ãˆàô
¢Ì	fB‘b†ª
˜b
�„iB¡ƒT€J„àù
ì)ýôâ½–9£i	„ZoùuwœUÀWÌýz­&Ÿ¦MpÔö5Æ”¤TꊰÝQt$MaÕ–ÏÀ˨9l…>ZgWÀ¯k-,z3㇂
_³Kh{Ó=^‚
³ep˜åþŸA8…JÉyÃE®åi µH…¡\©IGr§Î÷í{ö‹[@1À„d(ÖM+«zÅ&Ì 7%’©7E� Ô©¨¥t™‚ZÈ°ŒU‰$QŠÞÃÏÂ]CÔ’‡Öút„D|Dv�ƒVCõ¼çèÞ%ÑìK¿ÐSg`ÊDöêìtîm8âÙZ†]L“YGh¿2q&	rh*#¦iXö¯p�Š@ï%8 ƒŸ­ñèn6›œûº&®™Ôœéʲ&ÏüjàY‘H ~À3ÖÄÝ>V®X” WböÛŽ ¡ïI°ZÌôC´¸ZSàæûš¼ì(,D`a«v­‘ú‘	30$^
ðçš
IBŸŽ²“"\ƒS«ºhæF³�d½#‹#£¨‚´Œ`2#•â²FÛäæƒI¦ yÚôñ´ps Z(”N|chT4˜ –©Ì?°~?<äL_DiÙ4ÌÆd“P¬È6Ûq™$c8þe0ÌprÔŠV6®ç£çX­ˆ‡ùüù*ØÅ“ì"ÊÑÏ÷þlóîìÄ6W‘
‚(niê0¨)Ó�ÈC GÉ/øèîQ½]]
‹å˜À¢
R*<¸ñçz.5­jÁ˜)‡Xå¥@=øT�2¸‡Fªêî%H°3êuŽERݵTU¹ ‰s|J\ùAy¦	€Ðå¸7“v²Ï+d¢)Ζ'¥h]ìÕ›¾K—“‰§@&‘¥VaãÚÕh$¯FaDNKùñÎéTJ¦CªËIN¥†a ‘ñT@Ê ëm…á(®Hûm²â"zÍß/ˆ£¯Ö‹ì�‘+^üµ#ø(BÄ	åš<Ž'áóA£Dãõ\&Š›(ÅEŒªªÓº
ñëYY†A'œQ^:þ_/àœŒŠÆý{ý­©
fU}[ø®7†UTÐqš^ÿ’P‚jù>ç÷dF>Qú‡ `j£dïÞ°øO¾¨fkDÒf›Õ±¼•í¹…ÒN
“Ž_yˆiÊ}_¿BÀÊx’
¯ ~?Ÿf$�9Ü©-õs±z¤¢
@3‹"LžZâ^ðŒ¶• i¤’o’çƒ$ie
ï–ÖKà1òþè
bcÔxù« É
lÊFÁýJ�¤òwJ9X(IuuÀ¦¯ƒNñTAæ1Êbªg¢[¼=¼0$–•AÝš²*/xMŸrÄí„{åÎÂvmhjÅCŒC®"»Ý:l»RõÂ`ˆ
hGÿ¶}t”�n Wû?9}é
ßšh÷¡
l„°ÄP+mÀlÖ!xËAÄAA$€BDwÚÒ¡õ�‡ºæD¤ £ ÖÝÀÀà9‘U
Îì-âÆâõ/‡ 1OD>XXJ‡‡8u1þí‹7@¡»ÝxXSŠ'”G‡ä O׉99 øx¶Ád³�]ÓÎ!|câ”6ïNÜ0ùq ´®§b�\þ�°Ò{w¦tfôÝÐÆ«dµ¼<ö,}.†©`w´ôù—x·×Ç¥ˆÃÞ„õ2'èÈ‹©>b …¿­€)Ë×\¢tÜDíõ{TW·ÞD4’P³¥ðóäa­fºûÙ¿Ô6ó¸9èZ­kƒv>À[ãÀÈTÂQÉV�ø;{M�…=œNF$™C§i¤†R”§…ÓÅF"J3Œù(Á™	F£°’GOU'骚YëÆÆ4�yr!Ô´#ÛórŽA±Àè�KršPkG´æR;o]“ž|ì�E¤dó¨Å;z`hY€2@rW—|�×N¹N<Ê—|�¢$ ‘`Ì‹s1çI;àörþ“‘Éð}ƒ}®
®²­j¦[]'iO\¼u¢Pl>Ü^�È>üéÄ*Ôj!Ç£3cB²+ówÍãëÖˆ…ìN�X{k[þåÛÃDìãàï=Ç.˼SISIJ¹‹¹rû(Öm¾«u*ßðôó¼çFÞ9ÑÕðoÖð*aÞšhtªÞN ¡ò56å›$;t´]pvb�L.8Heå\¢²IcK³É‡92æma ²œ¦t2o:Æ0Ê|¯ƒdÍ^§×ÑlMŸ*Ȭb91j\ÏKX¿'…�‹×A(
Q{5©Ñ‚s61SÌ
EÆf `ý•S'7v.¼q˵´AI@Öã¬
Ælê¬ïHÕÌ)zÖjfc’ƒOm�"Yll3.ÿÞ?­­‘ŽZ¶©U7{f·4C97
ew"±
]
6œ\ìÜiÍ&ZØÀO²PÁÒYÙ&2¡žD9Á³H:!œ5ÍôtãÆ®is	9nò$|âKŸhéÈÛótÍ%›œ�1dEÔ"o–c·y#lí²@­nBÄxCMIBȆœ+¡)„tàk!›R8Å@r@RÀJÎE8Æè9‹&2"‘eÂÙÆÕÞ/¤@ss7&òÚÌiaàßk[›íkÎoš°=púª
ò£‹oª{˽ûæ±m¹oMÊïV籋‹b6ÎÝhÅ/NÎK:“`@��„H„¹ÕHñ
N¥¦Ö»EœÈ&ù³A" B`FÃÈË(m#%‘JGb/�Ìÿ‘ÛcUy}6è'“Ûñ>|­y,y·Ôbo.Ó·W’
SMŒ·›šñu˜¦#}ÅXdÐ0¡��TH×�¸5ßH „Ž•]”±B
ìG2
ŒtÖõÕ6°Ì
0“$îòÛ>ûðóhÖ
ÚqMWY�[•)³V7¸Nz¹Àpöúm§&Ã�Ã�¦@2+MyÅÒ!ìâ(k5—t@ìjm2PðY™VJß{gtôÃßi¥¡Û0Æèf¸[h-‡Ý°Vt÷j¦—È‹ªpvÁœ,�½÷Úêa,fË6.$™4Ši²¥1–(ÕìÐÛ	º
�ÇC#¥Úzf
½š¤p×Aó$”Q÷BÐÑ4Ñ (÷ÃB¦Ô)…zð3z¼ü÷ÁÈ�Ä�9“˜4F$Øn$FP¬7ÈÓ‚1DSAÈíÜÞm¤m"µ±š…O7£šâUÀ„-	@$F´i­"C
d@7u„#ÕN5À¬T‰ÄeÉÔ‰¹ñ´JvÁºœ9ÌmWJ²Óu×Näy×[B!‚ê‚—¢I$‰�ûd:u3¶ªêbÑPÁ	©§Z›íE9;&	¡•ÒAÏ 1a
 Š(	a,�æ€À
ï”ãI�¹å
"^~7°©ªTÂVÃ
i1â÷.¼îo<6ó;N‰Ew÷æ�I6ç#ÌŠ»ÎçzÚÍé¥k4ÐFªN´lÍ2Šíuí$Ý6K,¥(.[+#U7MsUóP dmKÉŽkei±NjÙ º>ÊPÑUˆG¶w¾’v›Ý)k«0q642Íô¬q+\²'{µà8ÜM•þÖ"îUÞãõ»3
Ñ(£/=8ƈZåÃë{sÓz5i6Õ•Òü]Ûˆ}Ñ)ÑÄ?PJÊÓCï´A<œº:s“¼
WSiá2æï­7±‹)>9žW¶yZVðúé»9�Q
º%Y‡R°†¤S¤É(gç!�VýÑ[â4ì³ùŨÕTŽhå¬Ò½)¿Ld‡„+ä0e^]Œ÷t"xÑq¾ðϤơúDCé­Ý×|œŸqÂ`>}NtÖD1WÆæÙ±®þ±")R½´`a·½6ÛA‰4¥Õ¢žÊŽ‘ÊÊwÉÝžmÏ:Ë8\�
³ìwñ0-Û�¬ñ@ŽæY‡Ns[¦ †Ä�š¿P_zê?.SŽÜm·(¸ÌÈ6ÖÙG(
^
f"3gÐÞ¾È;R;Ž0Ç
NçMvAfX™%f¢j(tïq€Þ!_+�­;m·R˜âY!­7Ñά!!¡tã³é˜3]£z߃Q[˜~bm2b1¢0ó
Ââ®FÖÅN!mZÙ’�Ítܸojí#k0æÈám¿J+–Cš¢¤´›¹4¬™åYUÒZØ~›îËOÅŽ/Ó•±w#Xxj¦\Äú`3«2Ã:EÑÖ™rPÄ#’N¬éL>"ägCÖS¼(ˆ7Ðoz¾AàÅgØVl!Îv†.Í°&ƒYy«¦çº}†‘Ö–3Š³%‘ß}‡bq}¯’Ìâ
ksƒ�Ž[mFrãJÔÂx”ˤÞmã[ë�Óg9ZÒIr¹6àHƒ¢
”¦€
‘
njœÉƒ¹‹¾Åõå¬,ÜsNKiŽ�gÕd:ÒHMɳÏÆ’'EâÀÀF6îjÂMÛ«37î†L¹Ž,LÌYïi9E“_8±F±³Ã˘v
–ÛŒjüÍ;ëmlåMh˜·4«bgºZ΋ôœØ“´ÝŽb`nç…®9”ÓÃo�φ6Àj8(Í›ÌcôtHˆ‘Š°"ÂçVÚåÒ€‹ ÈoΙ۲ñ^Æ‘™³ÛkÊç½å£¾
 Ü!’BÁ9¶Vš´.Q�j‘]vØ”>›c:|Ër{êÝöàsÖ³�=�È�œfÍš]!͉E•�ôÂŒQþ”ávzŒ6ît&c®beÞïL®‰ðó»×‡ingyv†¸Ðøš+T{zµ¨#ŒsþXÌ9*ª„åe�ûaÙÐñÅSQ-V*ÎN’¤Å“†ND”D˜ÒÌFÑÄï=ÓÒðt¹Z/N¹°©Š¢5˜ULfV…w³·,Íɱж¯G-¦¥ÛSižL˜f°ì´Krɪ{¹)ªl8@5’¼Xå´¶¾Ñ’nÔ)h»ª¤§6údÝ:,e‡)!&Q™,[aÌc†m™±›¦4×e¥PlÜáö²sœxñ±ÒV’໕åf’ND7�2‹k ÐÆöÃdm·›9ÎØÞŒ°&’ä³Æ9Z¯
ÎX¶vIqÏ
fç±»fÖ±(çc	$eÎB ”NlS¸·³r¾õöw½´bÆó£\]¹ï®xÍŠ¶ö…²Ù�‰°É½(œ§©D¢Œ=Š>áXÝNt�³.6Эyg‘¢Íž!›{c‡u˜ÎhÙa¢Ê‘‰fC™­ˆl–qq^ Àç>zbq³qº2°„ÈNÓ<&å½*«›G—HºíFÓ°9×´EtNÄ"�ùhÚGS¹lÞ1Ts郌^úÃÂ¥j©ñ§$“;§©tf�Fµx'v±˜¸ù|"¯­\Á�$E/H³q·lñfñ³Éú=Ù•³ã»”NwkGxÊ/~îRfžFAW›„²�X’x..Îe¡ÇV„i�Ú
”è,/A\ß2”g^´w‚òå-ò;¯î³G ‚ìËÑwn½MxÞÁÇ�a<‡^i>8��ÅÐÌ’S�2oTÄ$Òª033jÙµ U¢LÄÖT:K=3[x.¯9IäÞ­j$PÈ ëDSdÎ+y2™ï0,6쥎Îðh6ÁÔ{»û=XàÖ˜†`„Tß½1A†f9ø6äg6t¶F¸®i¶3�Ç˺%¶³7¯˜n1$Ä´{|©ŠËZýE³M9­ÎñðåÆåŒãwÅ6-³%NåN ß~:·™C‘ŽrZÕ‹-R™	S»S̼&–u¼³e°4,ÿ—ŠV]�ç.–‚Œž~†Ðêâ`Éš`Q©Å"… s‹üÅ/u^NÃúÿ«ËüÖí­ç6Ýä‹bÀï|6.˜@ŒÜ¢
`ͽ5
Ûã”æ·“›ûz-¦‹
Ð’¹èÏ
[¼“Hä÷›Íôn´lå¥òakC·9�7¾–sÉØýfeYˆ²´sÃNôw…Ú÷­?+½Þ¼¡‹‡f¶æ!¶ãË;…Óß:Õ¥$•9DDnî–è™T˜ÀèwRü¦N®‰Ÿž­Å>R!qiP^,ÔŠ/pÕݨzcy÷ðça—í„jõÛÐaVy|ê»—dèÄHx¿Sâ͈|ÏרZMòlƒGî{R]}P'Ãh€j¢ß×3XaÚNÍã[[ÙŒÓÈÊHf&"7[U£Üu3)/¸?,�Ä0¶±gö�™¸b¯ç­à•y“÷õ«caöÓ*þËúwƒynY‘dh“QtN‡-l{Éd“!=fKÄ°fÔ�nǸ]‹ð±ª·AËëCbúÀ÷fiCUaÇ-/½‹ÍŠŒ&<ð,$t�Q‘IZ±ÇBÊŠN+g$l­\ˆ¿Rû\ëï<:*!—‚&îÍ
­Úï­ˆ¬cgÆFfjò@àæ’µ.xl·‹íN“aWâ7…9‰± �
›7d&ij\A`€‰¦
Ãz¬K03l>6˘$IÖtÚ�a�~9Æv!Ac¢¥a×+Œ9d¦oViÚëŸ$W*•s60¤˜ÔÚ'ö�á/8õ«Å�öWÃc5éï�‡leã΂É�>L’ÅÕ –wW3CÖFìó/ãý=r6›>h·£’¬ðVûŒÊmfÂÙì1Hmã�¹ÅŽDvšî~ñžÍñÈ—[P×rø\Tm¥ü]Áe+8läÓƒ!Èm½“·†'M
Ç(ÈÜ´�®`svˆ
‰a®I„^7©´Ov½"ÉböÁ‰N‘çíPþ€7ˆg‘�Iá²ÙºéEâíõ�ˆ\“63 Ì èá†Ç0SÅ9'¡1!4Þ|W15gG_U®p9 1Šø.‡J�ü”]Çè
rg†*rWç3xBH„ŠH€ho;+yb±ÔeúÂ*a¡ƒëÃVÑ!›@ÀrnÈnä‹ÃÂR"…È
Q~Ô$~ÉúUùa˜§óu�zÄ­6³ŠÜPÕÿ˜9²˜ È®02†+W"„¨#3SÚOç…ð �­ÝOOwÜ“˜†	Þd_ì”T4„0í¯©n
„NÉÕª¤‡D$¤b#%W›A}¡²£i© â¹�O£¦EôêÆC ìÊõï0	B†„*f:�‰
¤b"ªDiM-åB‚
T÷băíóüÕX7ª…ºœ¯®�®.±zrwD>@†,«ºûŒIkxº¹¸s`®DcE`H¤À†Èä:5 FÔéã™Û,Ê2I’Ô¦^®Ým=±ë�
aÂ�ˆëÈ×%Áª¡‰'	q(Ê�"0ƒÎhƈ©�‰:@jX�;BÓõƒq“å€q�t�(6qÙ—å;"鞤´kGn‡tà(r�Q¿'¹éŽÉ\nÙöZO4b²µüZoa…¼1$Õ®2exÅœ=»áÑUÀä¢!”ÅÆ3C!˜Žçã“‹Ì>©�diÑä±’¦£m(A�Á�êŒ@CÞ„uÑÃGY³íl:²WRê‰Ó¡¥É`Gô©Ç˜Q§¿ürvBêú`ƒ‰`ûŒ»T;q‚¬ÈH&Aœ:Öu�?ÙС7g‡›*^GÓ_BrXä;…
wðöù½ìõuû³ÕÄÀ­à�¦‚§<0î³¼0ãƒ[NØŸ=”
ÊÃ[®£cã|µó›7ƒ9fvcHLÒiÑŒ¹YÂtBfÇ+J)ÕÙMæž].ª¨hš×Jjz
hÛ¹}Ó«þ»Ýx�‰i5jqP9}œšI´å«äµ-ÕÑ
¹­æ�
N†p´’—Sˆb](‡	hõ¸ú‰ÍXYqN u‚ñx™(ëyÆ1aút¬å¨™ØÓ¦)$K:ÎʪôáJõŒ+Ú0ÍžÈ`/©Ó9Xµy0á`o’PZ§U.æDG™ÛZ°3³æÃtÀä®rî8ƒÀq¤>CR…
ÃMU˜[ÉfÃ)Û¦æßÒâ�˜Š`%&R”¢$‚�¡‘Cb¡¯¥?Ú2§ùèÝ&
áOgq	9YIè¸NdaEç®Áû±tÛã2a¡ô†mJ;îCNé¤#©ù� :–wAŒIG8¿ÛÞEøøñ$ô ¡îIòƧ#½Œ²ïúùÒ'Q¹7�Ç×™ñ{…HEÇÁŽÄ£>QggÊ>©fš®ƒÌüüc0ªF‘XdbP	™„‘dJ›ÃÓECZÚ\1ßb
9&ð {¦³Åþ
£ìÕøËËé>]chçúÛHÜIÈwÃàã.ƒTåär“Jl�—¿žÛК‘\«•pgžß�i7@–ò95¤Ú-f–ØÅ
\UŠ4n8	Œ4¦Ý0ljŽUÑjÉ÷—)Å”œF ¨ÍŽtó±ÊÚÀó
`s$>!oš÷x‹ñ&/ÐcJ大£/�±OeãVÖ¸K~p)˜­‹\—y†¶×kVöm±ˆj›`™b®
›	ÞǃDÈÍžv	’îùJã†ÖÚKE]ÙòÁ”Ú6«ødýcSÓ%»mÓ·KÈqȯo4ÓT„�Âz9OºEQ@R]|Ç›O=œÝ±‚ôfEi‘+¸²DDƒˆ"ÑMö;Ê
¬•®µ–€–,—9.·åò�¨ôW×R‘ Fb(Y€
	W˜J¡¥*h¨C²–”OD�SR%$!LJ”�¿Aæ#ÍÉ‚Pž“‘DóH�BEO<'‘d¡Ú\&š)³I¬dé$MæS-ê‹0
1”ZšHh3�O­:4I)DüœiÕA	I!‡�ùrù4�Ÿ_
ÆÎ0Æ`ã0ØÆ�cÄààA›kz^º€ÓT�
ƒL)>/1؃"òàa6rž(\ /v®q£’1	ß¼h
î�(ˆY_RùZìcQ™ž õ¦JĪûüaK �‹x†›‘Ù-ˆX§¨Z’¦¹0Ȩ ¶bde–ÌœŠRP•Ô&4Ü„?-žMn{|>\"��«h0ébèè5†£DÈT7£Ù\Òp“'œ3¬n!yëhºëZg˜äÑ�Ö’D&&a¤™@¡àj„'PçªÚÛ\ôadMABð²â¨�Í0ƛËÑÁHž”.Ò²ê2Öµ«I¯x Ê�)VJEVK×p4�#štt�ëz"iy3�KŒ}‚ìI¥”ý�Prœ�P%Âzqˆ3ÔÃ
j¡‚.À(h5“¢
§A˜4&)¦©‹'uŽm°¢ †	(¢©JRX¨(M¤8Î!�ØÉDÍQdc݇§„
èv�SQUpó˜¡óþ¼l¡ï{Ñ÷{‚‘qìm
Z
¢'[#½ªz¾‡Þ%AaÉøUK{uBX÷��à—ª¹ëáñ̈>/AÑ=°Ø'[¸š6Ç[¬ùìZª¨¬$ú¶ªª22ª§©Î,ÚÌ*�8�¿ºwW�|cfC!å˜.G\]�$õX+F’
"û�Û1×Lj8|†ˆŠ™”^‡Ï"ÐŽ=ÀóÇä>æA=à,íÀõÕ$‹"‹eR¥""d¢€aĪÔH¥M:¹ü'AÜT´& ¯OAê–ª­…“ Ÿaõï}ÓÊvE;1
1QP̤�R4”HKCR•2JI4)@Á"D¨2°$)ƒ?�žÀ¸ÃÈUs¥
:âòÕ%O,[G߈¡O>vÒ’iÕ«‘„š–L³ÚÌšü÷ç
D@q™[ÞÛ1$‘™¤�ã{ƒäºñ@ñÀöœ¨}¹?f¾]J�ÉU�=„�¶ ÄßØ}ÝÿO»¼v׉†Ü£	6M§á)¨ÅŒrr<>Ç«V>çî�—ÃÉòtžŸ<5÷!Ào•ÅthÈ–¨Še5ŸoBaƒèA'›ºOǘ^?nlhR;èoÍyˉMh <Œò”Ü_»:;Þ“Âz#<>;
‘¨T1ñwcëZ,­¬ý«Sõ
éŠþ——ù¤ûJJ÷È}™hw
HnÍHÉ
0aiP­~@_êlØ	'¶A"`ØA�K�ÇóWñ²è€X=ÐÔaâk©™Ú¢­)X™1@‘ÁCùÜŒÅmS¤ £„ˆP'IUð8Ï™�a>Áôk®l&ª4ÚéuKEv‰¿@ËÚd²Ü”ôÙFÓF&t0BQ›a Àp‰OíšÕÎΖ­¬˜°Ï€xÎoÁÅS%YÉ
ŒšÞÓ¢âàw”QØ—
ãŒm
㊲E¶8£0bIL,pƒ’vI1EA²Ì0ç”]¨	¦B 5	‘°’Œ-HjR5aè‚“.®ÎI@ˆ²‚ÆM¯}¶ji¹qÝ„~*×9€ †sBX˜)
…Ì2
f�TĦˆä’‘cL´¬b® ,ÄÀ£ÓãÍ—ÈâÁA´Æ’¤lU@�dÖAŒR@õ¸nh²XMb¬‡íÌ8jþô\Œ¦Ö$Øøb1Võù7Võ+ƒ`ÏB%l�K
p\¢K`2
\ú'”Ñnþ¨„Ì“:ªÀg_í^Û^5·ÃtëÓ…¾4žÔ„ÆAh²àAÄÔï¹hÙ×PDºÁÔBI,.òÔÁ$²íůf[êõ£Ç‘Ã9&ëN#Åí¼I!IAŠvqÆ3ÃœoÂÔ0K$
éÙÇâaÓ˜¢šð4§Â�ˆÚ©jªªª¢*‘~­ü÷|L®Á†â*‡†�je.N�ô2ãI"8ì®èõ uÊ@(NbÌ‹çÅÄ¥F¢Æj‹ïÚÙvC‹‡½Ž|¹& c{ãŽ& 0B!Ömù	߬Yü&�a¯,a‰]Š!›kÃåè=U>¼(²ñÃé0°×8ê 
©î‡ €†¢„8��Z€§œãøÍn)‰ÞaÁk�’a.¸Í¥8¤ø‡PuϨ“Ô9Ì& ©7I$C}ñz7¨Ž€@utã?15»ß‚nòD¾@Jå¹zÍÅ�Ë©G�‡`‰ååç·„ŽT@1õ�Šh•@Š…};T?º:ƒéäï�`VÙRZÅ‹]D‚¾8¤xVóW¼�	‘<¢d=ï¯Øs

ÌÞzàÈ„€¦Û÷ažXô!sÖnj+ƒÄÞc‚TÙ§£SA$C
†0‰ø]B¢,Míɺ[>°
ôoïΚ›fˆ±>¡ññ-Yº-^{Ï÷qêvg}¢íÉ²
å&? ,ÎÈ
¦êÊiÀ†"�#>§^û…á
ãëÅÖÀÞhnÛ0
&nø'œ‚F(TÅd<Ì|PÛ+0QüXw?Q4=�£tñ(Þ1EøMí	ˆÒQøóCuvyuæ«¿a.t
îÜ9üdŸç5ÀÜHr—¹–Sí `–{yTÁ:ƒ˜9ux>ÐÕÕa·\5^‡·ɬ¿’8—í
}£äyˆ]ÔæUF¥r@ƒDSu·>œÄWÎa”¢“(·Œ;‘ˆ÷NÑâPa€Æ7õq
5_å`jSh	ô™àšÀÏ(Ô¡Þ,¼o@qS± ‘úÓ”_“£‚wÝÇ“ãØ¡9—�ŸNDdº˜Ô

é2欟xËø!bé3þwž[¾™LH7ªjä„:�~ÝŠ‰ISu§Š¤t ¯sÔgÙÙÖ
zqPv»
¢¿0)8ßq È°ËP9!«‡j
kü±{øu`AáXCd0�æ
‚Á:âæ\ºìŽ‘´:bŽ0À\#ðþô}dCœAžÑùʵ…^	µÐŒôHt׈Ç@ÏB¥š�í+‰dP6y—ºT˜;ÌÌ�¡°rÒ%ƒãÑ9!Ìø–ÖˆäT]Âþäòé, ¸$MéñÄlfðyÉŸ³¢T¾E€Àò1À?Zª’4(wËâ!íUA†û×Þçf2Ó,BqH²ø?ã7|Íyɪ�óì”ìƒ5MŽõ˜�`fbƒËÈÜHÁ[çmÞy¿Oø»ƒ«v úÒu`ªMºðB
`ºyá¼…‚bNœ‹©”L>¨P†E¿$ÉŽÂÎf`lÆ$P¤˜�^F“Ç}ä`cI¼ßHG�+ÍÝi¶(¶]5‘Èó ÒBÄÐ1AÁ`iÄ4j0¬DåFG( ¡Éu!22Â78O;dX´@侫BCÌäI“¨ç1w$

˜t²#X•–@P
'1’7C÷!ÐG2äó˜j2AÁŽ³Û}]å¥Å‘F@„³Iš¨k£ˆnãø±¬ÍWÑÞÖíÇ×XiLÑ£ƒ	ŶA$)„$×ÐÉÄþ»”C0�Z…eîd1Ärå–FÎM
6‰^ŒÓBTYÈPì…hEÊÕʤá3ºW×=ÿ¿ýë~¼˜‰â‡ºùм°	Ërgf`ÍÆ»í´‰Û;Q"9q¶s¼g{\7f×$a�ŠtÒj.§Ž¸@�6lÌ)ycpõ'ìjl{ç38¶U»ôìóÝѺR·\[CqœjΚë’NÆ ŒJ1‰ÄÉCªo@âpt¶í7DØ‚¥””jofÆ°ÀAb’È�ÃŽ‰y¸Q¨—C²
ˆ:lè¦Õµ�Ö¢3"Ô´N›©1(„Ô ©C,¬R„‚irL«°»ÇU,LáðŸ0©>3/ÆÞÏ4Î>__Q.vJýO2vèÝÏ‚Ô¡ê
bjbO@,bI0PÅ0Kã„P…	B1D´”›Ì
DÊZÊD]QÅ*�´£Ba’
µöBðÖnˆð^@v°N
Ò›9çÓÛ,ðmmD L‡kîù¬\ôáßT”3Ae6ib”N$
æ.[OÀûå¤ØÃóËB4bè5Ô.'Î~Âc$‰.!¨ç>Øhè|u¤!by�©ò¹²À©ßâ8‹×æÓÇaà�¼ÀÈ  †•>>YT¯µÞb‘§pÙ
D2áE„��mBlhîhaUrn ÄàAPÓEš÷2 ÔÁɈuà8‘Ùý¿·nÒª¦CdÀ1Ô,?$ãÄ llCí!ɨšl
]x��jëT¾Ãð椻ô|;l>DÍPHbd`C‹Aðo§ÿb¾Ùj¨Ö02ˆ¿�	Àò‰‡m×›Q–fd!†wÆT6`.�ËjÕ±)!Ô¼î�ð^ê ž!êw9Ðßíh\MýáÚBÛc} sGÑÅ8@‹<^V•<üG0!œT–Œn¬c¡F/š0¤ÉˆÖUZÄ�Ñ&Íå.È	�‰›QÉ
i
ÄÒHH‚¶È0bX©Ý�»[\…€†W·‘‰¼¸qåY燵
ÃÈo׫húvˆõX«.	ögÑÝÚìžQLR‘}�Â~Œ`dÒ"Ô|EŽÛý?ÅRã0†ï‡êêðÂæ8€ÑJѹ\¢q‚â ó@ñÀŠD¤NÚ;SpOå|F¼-%ßÙK쥡Ý@mU_vS,…õ+Y©à²¸A
}ËkãüfŽZJ¤p+zÆÞˆÐB6³)
3,(ÀœrDc³m$R8¤LŒ’±¡�ŽBL
ïC4¶5XI�‘Æd›mºc-lv„Q²D„©úŒ»œ
gSN 0ýKËa±[Ëht±RÈ1÷°+WéÀ�´dÂvŽ%��ŒV:L•� $:DÉ#ŠBD`ÔG¶xì-œkp°
»2'…ãYEüW$š“Í]K.‡—‰ ¡’ ¤÷É¿ôÚÁ†&ƒ7	6‹êÖŠŽÃ†@¥ñm ÔÀ]1úvFX
hÕt(�hPˆD3d‡âq3°&@-€ò4±LŠÇèP	Ž¾ ìT~O§Cå%D2"bL•( ¡i„¥¥JL‚‘„%¤1	J À©q”¬„C%\¡
ÇÁ#Ðo2æÄüóC×¢A­d_¥Wé7t/5eD £R!!û=À"mÀ¢~ñ{è‚j*ŠPù’d@„O‡;��Úºø'ö?†{& X†ê×úŠÓ0Ô}·0Z¡&AO	O5�ófD5Lû‡œ×.á…ˆP&û
!ÛbÉ™…XáÀQŸ[jƒÈ'¦"V\Û/¾_/òµCC<’ä)bûtYôw‰4©�\£q7§·³Ú -&i t×~ ;½/�mŽÁ˜ÃV‹"Æ�ݼ”¦!˜*iŠŠEŠ)b‰h”U`‚‚¢§‘âsÊ›ŸY=C¢ú�gÓˆ¢a<Á*óÊn§0ô/¤ÝI‚
¢Y3<à0h^°�7‡šýDöÎöoßC_}ª>Ë'G3L{÷8pÆ(x vÝ�Y
~î™á×ñÃþ;.ëÛ$Þ)Í�7¼La (R+“áï!ôï}•F`¹÷·`rÚ
!wŸjžù‚äÞw»¨}R#±:±IëŠeë =ùæ?Ðô§j�ôCðS»*NrŽ©ä[£Gá‚u@ÜÄÕÜýW%"•
Úy
Éî;føûœUq¿©ÇŸ8
Q+3ñ0.0¤|xh„í·‘ë£.»íº®ÝºsœôQ(S:²�é
ZIŸínÃU¾®´lñ!$Yb'r®PΕ§æ„7²8&)æ7‚m®!ä8mEz
™íÉωvÒqÃJ«ÙÓ!U7([!ÇQx«UVDNuXdJ3`£×e"àˆ‚YCÁàÑÓ¹µâ€Ã~{v†d!Õ[]ÑàL‰¹\ápà�’.Àõ>vF-Å Ó’�­d8É’9(Ô :$)…f†@‚S?À"¬H‹ Ò¼PæQŸxŽÈ6$ ¤¡ØÙq7ž.°¾ÄŒ™›	Ôö¹XA!dVWYÓðµ[ì�
›’;"�x#f[Û×�¬é+@™B‰PáÇÅdîÇÛ	´G¡!Ú…B$뽉‹û/âH>�n`N?4ðØpý‚D E‘A3óÂ:9øß‘@Äg&(0ÌU�¦EYˆD¦u8a]Q*JH�&Ù4ºLf®áÆ7(VÛ#{Ím )¤MH’šP!W$iX$§yƒ’
îävH¸
Q¡Ä5*R`º�ü×ëŽsÉtíò<ÔÉãà Ÿ’5$¼>­‰
쉨@Ü4n‚[{Ù4zxŸ­P–ªyèâgÒç_ÔÜŸ4¢¤´Q<>¬dû`K¶Š„(£).æÓòž…
éУø ‹)Ñ¢*UPv|Ó&÷©¼Ì·!ƒÅÖz¢N‹óºÓ£q¾>lòC¿CYuW¯”|mFص„@Ä)ÇÛ÷Þù=qÂmnÄh!¯1.>(¯Ó4†¸:Z‘éD�@YkÌ*®´‚4ÛÓ%M4©„Á‡Ìë­VˆÒM€—h„'vñø
=)“u”«]e�,q¼t‘�Xø|Ø/DC@isòý²ÛÎÜ’8›¿'Á¢6 l1G ÔÈ
Ú=AÈO�¯xrøÑ6ó¿Hü*¾eZŠ fu%©×T Pj“à—Íñ×� Dz	pUW=0ÄðHÃ	v³vÊb·Nñ  ¡CÇ(Þ0ȹ© ’�„ÀDâø�¾³¢Ì€0„ °cè¾MŠ¨%(
ÑñXAíb.(Ĭ<†¡0ZJ2HG™~‰V	d&)!“îò †¹R'ƒâ5´’£‘°�ÎLŠdˆ:ž–àq�•0<á|1E’Ó:úÕßÀ=�­œ~'~ý?—YÉÞ…URDžl�îêÙ‚ÅK4‘þHú
;•Ïæ«BÕç箎’’ïÛò¯–?Õ¾ñ„lÑroH¬ìÛ†
NZ/Bi°)qÐ¥4Ë“Üçû^O…aæ1Ši}ÙÇ5�÷v�ùV>=œ‡ç54õœY«Šé±x�³/šÆ°aNµê—éÎ3‹<,òèf‹š§{_\ºG	)ÉDY÷›FÜaè»|K§É¶pÙÜ‹½–ÙáåªÐf1ÅkEjø-\¬i‹.’B1�ÕÒL%ÓŽ8™'BwgŠÖ©kÖ5ŒÃpã¥LÀàg8ci
Ìa	R—ŽÑ�–ÜÍ=y{OÏúNXÞÖB@¼-sŸÂ�áGˆªzq^¨"Bs“"$^±•.2dª@
ªJZ€–ý·Òµ÷£Õ$;t~Kmµ
"D'Š«ThJT«{{Ñ}û`ãú-÷±í÷:©|°w@BásQDÞï*yPôà;pZ9:õ¯C‚!ç‘®Šóô`�ÃoxÝ*sÐÎí½¸E#æ–ï!Í’„mÅh?´Ã¯¯Ã¹gl ÆÙÁ
dؽúc²À–Cp·Ù{2�]Gºm1°od‹ÍÒÀ9]ƒyîJ1 A<( ½ÐT+Sv©��ÓsÄ_ä³R.
’ÊL‡Qâ9‡fon(,‘‰
fmëGªª‚„H¨¡)(ìD<9ÔÇ&Ôd¥ÓBR~Îð
f9!E~{QERºÀ%¾ÜuG×	åüžŽý‹Ìˆžìcv¬Å0HH¶ÒÀ$¹(Îrv¨Õeߪkˆf!Â'àÎ�°l"–²\îµE4¹ï|¹!Á3C”=lp…"30&j?€a1LÔT
H!!d!�…%*Rá
„JÐ$H¬@
€‘„
äeLB�a€E1ÐK‚0ÉT©P±1UÒ5BB�4D”¡Ðö…0‚‘ Ñ
RPRPd†@™(±EæG”óuñ?¬(¼)d.qè¯ÍHò¦Aâr(ž($ÇwÈÇo—EÅùBOxø0{‰�ãqƒÞE	†I(†„ˆ¹Wµ=×3àဳê4ÉÌ.ŸL@²D;¦ý$sBŠªšÃÁ?h˜¼Òñ)Ôä";¨>Yó‡}á�Øþ9ƒù"ÑóìpŠ&z;m!â|'¬ªè¦®
„J~]•ãÚ&î
§^±M%™cn0Йx²1Ôñ¯Õ7lÑt1†¡
Ë$’¦FÌj3ÈLRî
ãx¶ó§‡IÐPy‚ãGÒKn‘‘�ã‚\…4H¡À¨ü¡õ·'ÄÈà\"ÁWÅîüƒÒ
:~Aˆ²säâ¢npê=œNÜ¿§Å²=~�ûŸéüÇ°ëë9Ñd"E†¬ryf>ÍHà"8—'Žq
5Ë49ÍðÆj °
!¤•úæ£@\\áPø�$"Ô�i¡ÒÒÃ'íÃm¢=i½†ŠÌÚt›°ÕCTÚàÍof¤‹ø®H<¥¥íÑœ§dJŠ3	-¿¨Š%8:—’AúlŠ½i>ÈZ@>»J}ˆxhA±„2hð=î
ÌÈ©ð@(„ˆ{Ò@N¸¿5&£Ø¹yÌO…´ACœ®Ý
„¿èujÆñ£È×H{¢‚�šn`@ÞÊ
E£0ÔÑoClÇN…u
Gœ0#ºUi‡K0ŠÄ†00ÛvY	½Ò¤/^�i¾Ç´
u3I·D„æî¼›ce&UUTQ¼1x“"�É™r(
 †€¤(ØÚï'K°Ý 5™c¢Û•ÇmØs3¨n†Ræ)DÌDØÍa”QIh@¼Ä´4
é$�4Œ>´GT°·¦ó7[Ú6�—t:ˉʢk&Ä %D�
Õ@®ói‹±3 Gš9lJî 
÷àƒqWz|ýC숈hTÏa€LLU $(¢ÉÃ1dƒ%˜¢þ";Øðyôå3§,:bÞ
R�Mi$�5So]ûÜ ß›¦5Ζûûº•ÎœÂÂ[¤2UaêŽt9ÆãˆûœpûöµH(‰€‰©VH*†
OˆŠ¤ˆ)J
J02¨úO>õéÅS¿ÞôfO£^AÈ aüûšï4$a¾q	.H`kÂihix`
xÖÍlã{ðИŒÝ«|s-çÔQHH^�ØX¼#Ê{{Oà�	*—R†HÄ¡…
L…*ˆtÞ	³xê5.¦©pHÈ`ÌÉ%*Ah¤”�Y!(E¨jD„eBˆHˆ²“™øýŸ�?‡îxzÅü?×?¾}Ãø¿‚¥8ƒÍw•ìG�i>€›-áaè^0E€àíƒG’Ù�Ö7èúµRë€Næ°¼"§é(RŒÐ¤$CÄæsÙÛï&ëlûП‡…Zq€Dêüwñ‹³û»Dã#eSƒ|UNÚñëÐè& Áòò$¢(�hczHº£‘‘�J¥-¦ª=g‡_Æ^¶4Õš!¯Ìû?�‚+\÷
ߪ%Ð:=kkfhlpòÃNˆ&JsUñè7²x`ƒLb¬ã 7��ƒ7¡y�àèÑÂæá'6ÜôÃ
¨ÅÇ?çþzºvåI&Ènd`©s¾ŽýŒ–e.†á©:¥D™ÏDÃ7
Xß&«#S«‚ym1¨ƒtuÞO‘óoI·Ö¢Ë)@KR’BL/f9Ô]qb
€Ä€ÎȈ˜l™G`Ðѧ63±Ô‘ƒJ&DÙ#GšÄi£7ß	mU‘˜4�iå¾ÓùôH«¿E¯eð¡ÌYªf~»óÓ5‡bð—¤
kÁ)@‚Ú
±Ê9.Y�NsRFÔÉ¥¡0ÃòÖ‚KH�1Z§XVix_Q�Ïy

ãW ¡�¾ôaD:H˜$é߆J,aŒ

(Öò4YMtœMt—‚m`fctÐRAz’¢ö93§›2Yã¸ÀÁSðOˆÁ4왢PO1¬85úòN}ÑiÔD	EÔ_SP„£¦Ål­\ª
 ½} Á[­@1}n°iýé�’öô®IöÉÃQ�drýþ=ýPÓõ;�‹ KÀ:‘!™
‚ÒžçžÝÀ„º`ê¢3”ÃÓ©>IÆ2p��@ù®…‰·yú¼M’PLKÀþ·xQ#âþœ
/£Hâ£ï"uêÿNªÉ£Û]ÆD�$D磻¨Nßä0.=Ãm	ƒg¯FW¡0]K6ú¶)i÷oØv'ZQˆ7ˆKÁÏÁ¿â÷Ï@ìïq§gµ^i×çû�³ÔtP2øw¿•þóÔë{ÏOµxºæÙaœáÚÙU•Å�EïÌ&´¨	‡ÁtÎÕÒ(Å�kÉýÞ…ùO²X�±r¤2EHöÕמ‡×f@l‹
±5aÄcëA ¸Õ6Ð�€Ö�àÎ
í%6žÅ*Y|av¸ã|Æp�UÖ3U’â]ë2ÏæÂÛ)¬‰PÒœsÖ4hŒòk–Œ
Ž’Íeq1„´‰±Œ”"£‰¨ÐuaŠT ËÎÊÛ:ôÞ�†FM3s¬‹$ÈuŽPÀÕ“ŽaFae°”ÙD$¬ÊÙR¸îɇ0´Z0ªú™š©&“"³›1b–Ú
†`…za]NÃR¢LZm0 Ž°%&ŒÊ‘N´ÆÐÎ#ÞÌ{…)ÈLâ'…¹¯ðrìß}Ñ´Ã>øÔõ„Ž†s©ÊƒyÇ~…ÆŨ�˜NHØÜ[x v41 àKMš%­”pÕ¼Ã]nj –&¶¡Õȱ½á9@dX4ú¹‘	5�àƒwD!!ÔC=g:.�º"‹A#\šÛìÕ*�YL›šæë/~çt—9QhM˜ÎbÉ¢®¬º½!úɳ©i@„ÌpM ë
ðä̸ŽÐ)ˆB;CªÓºÚã„8�Ô¸WˆV6×;øܼԄ¢À)ÒhtÖ“ÁDŠ;Ìî›F†¦÷T@”£,H1¶%‘ˆs–öCIlÖ4·ÀÚ¹£gDÊm0ˆ1c•HbRk:D&‚ë`¶¹tSПqÓÒO‰öJ¼+Êk@é>ØÂ1å>•UüPP{ÍÍà
cÑÖ†®—Ÿ1èf´6‰$$h$ ‰)Uõ�c'øPñD˜
Óh|§Ì%›åÀx]‡\äs:p¨ ù*�QqΤà[”¸T!©ù“æ,f„‹..ÃA
`C­îðߘªxèÿ
Õž³E2©È;°IÉð”ƒÈÇ‚#bb…Q„±ÈAϽ•ØŸ‡NèAÀ”€)7“÷ým
Ð`( )¦�¦�º§7ˆå¦xC:7–hLƒáHDÛUz¥£ 33óÛF°W¡NÒJ!Òe*‘°«Â¨ù¸Õ•í‰�q®(�8™ÌvÐãbeGp4]02ºu3DÅÍ�p
ïûwn^!ˆ"¤–žÙa”¡UZ,écƳ$ÔvŒyí¡ä�Åda˜˜Ù	Š«J
[!ÂH[x	)#Ò“Ì›4åV!L°D‹FŠ±1œÂˆ˜Ej
΃.ÚšOF°uj¬¶Æ>OI¢Îy€ƒAMÔmA‹eƒE’�‘{>Á„òȆ¢ôæûJW1Ò†¤¼1Åí5ŽD
Xf&ŸÂä�ÙÈà†ÖËLS®8ÙG&2¦ç¥kÂS«ÐH¢aνS‘äàäîù~T”ÙfA@L¾
éUù(ð°ˆÍÔÅDø—üq¦#ÈéVd;XN"1�ûàÖ„´n�‡Ûkmiì Vµ®ÈѺmf¬I˜¸Gñ¡[>>@†ðÁ‘ ±67•ì󔨎FÂ$"3&ÛiEï	�	Ê/'ÓTM¾±AƒÛÆ…W™9ÖŽHq>o˜ƒ×Á$Øéú[¥“GÕÙÇ%Ë’»Ù%ø·7…ÔQñ_$G¹r�S`Ú5¦Âôh?]\§FFV:H7ξîr¦ž#"UšçÛߢé¸ø»ÿMªÜ'„:Kn¡¹H¬ý+œ£º?¶ö|¿O™T.Ç¢Á£Ú«ÂÏÒ÷4Š‰‡u;0ÖtR]¬º±¥·‰Ç±ð<‘x1Ã1Ì&Ç^!š*&qŠ³%«l’Ƭ0ÌŒ°‰‡X¾ì1	ÁŸ^~µ±­–sQɤÈ)Ø„€
~;± ðeäÁZñ¸´ƒ÷!{oMp`È„ méG�ÀFÏ9ØCg{×Ð�g N…U9å rœ|»ÅL09RÏ»@bÅnô§l‰	µÉ0N´Nܾ\Dìú}ú+7׈ãè÷A'ÅBHt¼ÔÉ“FPSbÓï§`¶fÔ§
.bÙç脾�bÉìõÞx¹m#)ïBòêŽ^Ï sê7
ÍìGsË ãn'˜5³Ö¶•Úü!ým�²Ç>ŸT/Ù”2e0 /òb
€Å|TÙP¸ª�èÆ
-Š‰a�Aß‚vzÁ@;ÐÜó¹�¢Z²ô–€Þ‘b¼½ý…ͳvY&P¨c$7D�YÝÌÆýÎèy ÉÀ0NXa›AÌ—˜;¯¬ƒBX€NüO‚
¾sBTšÌž‘’ø°dÂzìËçÞJ»¹(Y
yÏï@*1ÂÆȉ¬�ë7±ë�À“»võ‰Ìva!	`—zs˜ä0‘‰)[á¸\FÔÑ4€¨7dv7VÎpøM8�Ö‘h¥k`Ó„™#šÆÖ¢´¦“¬€BRP‘h¤d¥æ÷a‰¨BñÌÉ£¬,{]S“ñT¯�WΣ×$ŒDü…JSšÝoÈà‹>½�cw#¬(ø|é^ÿ[!˜iÓš³µ7	¼õíw¡Ã�n†{~Q?*DŠ&cÚ:„(zI•9ëŸPÃÜ|ñ÷àu)�~	S!¤(øäw	¬Î�"&ìïF˜HsbéÇ­ÉÞw÷ l†‚Ž|®<¸ú_ê…Og¾j ‚0ñósq¨ã” L†¾©Ó¹6›„ˆf
õÄÔhv„ceŒi­í4üò1­C©�LÆÊ,9äóÑH.Ó+NbàІ‚!}Fzb3mÙ¹8VÑ0oz<.ggg˜Aèï äJ’†Ñtf’ó‰@d"–0…R1JExXž.ž\5£Ø†%xðñÝ|bDN‚=ä€Ø¼²Ð¿dÎ$Ò{W½ø°?I—Ë h÷½¥ŸgÙý ¨¤¤#ñîÑJeDLÚiòƺƒ›Õ,!¢'d¤ÔeäB�/u¡3�û\ª=m”
µ�;;F™°>ùSïßD)ê�8ŠI\ˆ…(ó0P�&9‚,ÀRžh~GA`e]îp¿D6À“%~7Ö*~ŒLñ\ßõ�š¯�¿è|ˆbuÛò8�kÚ{~±ž¯�ÚÎÿjbÉ’?Cv\Ž0œZ{�~cœ‘„ŠtÊîVüÖÒÔ—E†e›æë)ÊùtëPé^âô{�È �ºýÞ	øŽ—ÇÏs“Ûçä<°ÃKÉ¡þ
’(¬‰«¤’uè†ð_ãøЭµb júú�Ïšƒ
Ê>XJ9=sZÌ©jÜðÄ’¹‹T>žAÝ-�™wêã|J¤ã‘™êóÞ�¾!�a»É�ìJ>FiœÙÆy2R¡=Y4Èå[ÊƹeÂ#$££°¢í¡	A©tÑY˜C¡Dý›5ÙIQñ_ßÿ¯@ô~c¸^Ϭ}ÀßòÍDT@RRT“óá‚’-"žo˨˜bx%ë=ñpãõ:kt8S^ £Ë' =¯tȇ@¿‡å“C5ÚA»}٦ͷ(!Ïä�€ÜϬË�gãĈ£Ô„§i:ç¹Ã‹ó\½éúß™°a˱+�
HÂ
?jë�`4GG¾N¸v\ÃY„Gӳm±“k·ÈMÑl0¬(#ßälÓÀ·Â"£9Ȇ1	! Æ1°?	°\�Ýa†$Ê—$<õl¤”Mûx½þ…­ÓtÃA¶ï߸U	
B
)Þ.Éš�D~‚plìGw1£EEÖÖpTT^Y¨±Š� h¸H§VÀ¤ÄìP®pŽïºZ΀ô•éM”
á‘­)Ð’ÒRzï„	UsÓ

6~ïéó:Ïò{�ð‚È	È–käU`‚pMx"óîNç³Øm
×›¢”ó“ç¡ä.Ü!~‚¾|šzMBèHÛ¿F/â €Hˆ³'ÁåÂLÜ]Ï$ç×Îoxðƒ�š¦ÃGÕ“¼âz÷Ãõ(Þ
6>`÷ÐNʼ,8�µP!ñJfÊ|0jÇ2tfTE´±%DZλ֔F•JEiP1‚ªa
Ha¥)Ñ¢š9
�=æ1­ÉijÎu^¬¡@òúÅ£0�÷Êþ-yì.œ20p
‰2ÕBã/ˆv÷܇ª?~{LÄú D��4™BýÜÝ0rí ØÚ\ŸºÑF<Ò£žq5$¾Yæñ÷<��Úüߧ”¾æ3�«„&B='µš¤‹KAúÁV G×èÇÅpGNË¢×bŇʖiëW�UB$¯GÛ>Lèþ”nÃi’@ ÅÍ�Õ†*¬ÌíTbâ¥7o3ÙÙkÉ&ÃØk5…¾
	TB>Té�ªzUϤZ
´¾7‘}Ræ!¡çªl¨ÚŽMS¹ÞPdÛÏܪ†ó‰˜NáH@…ÀëíÝÀüž>&˜[¿R‰	ð‡ðaš`ÃÇ2¨ª/R§Ä90°�“®“EЉé=>|�‹ïumÔC¨£ã;:øz@ø�ècB„T�K
$$Иzåí‘aÌ)‡ 8ÏXUGHBª†ƒ_5& ÅÑ°7ÕDž#-³í4¯m¶=t$ƒ
©äÃXLýœóóN’™)J“…¢Øc³êï¼C!BäR%o6Ÿ:g�ŽjùÎé‰8×^ùˆ‘öy�o	9k}ëÜçÛfJKR”Ž„;Òl4þÑ©ˆ™¾&sCäD 1w@Òšm
–�`ßس5jõ}û{=´{�Ìs�¿yfêÝu¢�Iî3×÷ç€Ðyº‰),8!ihtÁ)À{ëñNÑ
b�¡a¯kÒuN(€ð01ÆÈùdÂ5TN�eHÅ
¢ÂcN1Œ¶R@a`Ü�¬ƒm±8H0î4l6²€DµIZw/{£ç/EJuþÿîù×¥AO
!Cž…§„û-÷*‚ë[²‹¶¢Ã
¹ Â�i6^»óÒ~`ÈÒý‡èõzµ
aAI¢µ
’ÆŠ4š#
™™eêÖ˜w1heN}JcM•ñcàa	žòÞÕ7%«ÊgOåüÜŸ§íbj RŠ„ß
Õ¹FÈÅIÄ£0ÞÆ4e!ŽðlÁ+ó¶Óÿ¡8.%§¶�°Ö)æb#¸
Yh‡bL&Lx0+[oQyšŒG.67%c`B(ŽûÃl¼Ø"Š¢irÐ@aÏEeÏK£ÆŒdÓ&¬5 àN»»~ZÕ·íGM˜™™Òy-K?—·³{4óÂûW1ЇêÇB©³yÐ(5”¸>ºeàÀHf>ÜÛ+I`ôÙ�3ý L.„Dµx@6$F4•,l,À²Üjm€6‰^(0•‡Ï`ÇP ðPŒ)åY«ñ„ÝÊÇA‘6–iëDZ4ãMÖQ±•ÔW—
Ôi7¢;‹XZ6ȹT½J�‚Êv.rpEØÍb§&kBzgè1¤Þ�h‹›o9Á<„DsM#3N�¼À™(Ö�6pe°TR{Ù�\84Ác@͕Э,Åp�)Œ!¬ÌÃ
š•5Wi
5X åü¹šz,sFÝÎxPç(q­’apÃ(e‚‡kD€Ð’¤Z`‘Ö±ÁÖf8ð˜InMCdëˆ,
âbLK#(Õ–O{Ü1TB‘³Zë·-XTe×\ÝÜ4š«Z,…i[MLt¥©º4jÖâ°Èm™†k‹èFÖ¹'P�V¨Ë»T.*�êÅ
ÿç£~¶¶ë÷™LôA‡æ·Qc]XŠiÈX°.FÁe‚`ã!BÂÅ2Œ1ÌAä¸c%£h\ó,ô)vmUí3�ãCÈUi�”7á{OiA–SJ.Ô:üpáœæÝkk•5‹
�¬¶Öá:ÙƒŒÂ&F>L&Eß{_Lkxv´HÒdb$ãÛÇÖÖ‘î€í2AK² .Ëg§a#��?>ðÖRQ¸|�@i	˜fŠa[pÛÑmÛ~DyqÄi½ë„O„¶˜p[pg%O´Ná†ÁCél{ôwÝ0+Ýb©!zþ<×Íü6ÎfºAÇóÀ¯?Ê—gz½X ƒ–_<`�,¢põŽâ7­&ÛŠ²ÑÝ�ˆBPa,-±"nîƉ£�ÓA,¤L^ˆi¤@Ÿ!PÈRÉþÞ2†(0ï\Ó$ÀDo«Ïmc™…–*šÔ@°çEÙxÕþÈ|2dÙ6ëùÁ	(G~•¬¼¾Ö3ÝÄBí­~ñ4µÏ�Òá¸}á‘o�ør×N|F¢ß»s" ÒŒíåJIÀÞõ¶õ*†yd”‹>í‡
m»o×(ÕŒÚc¸òK7˜L`·~�g:èÇQŽ3'm)¡àʵQ
lbòÅ"ùveqÎm£:¦Çâ;è'«›«â4´¯mÙöA«AIQ9qå)æ”g›ѽˆïiÖXÙï�<&²�ßngÅòk¼�°�šªB\ÇIaIÎ~�¦¾�ô�b+ç5µ\7¢;ºøu³�œÕA¯ÁÀ©ïRPÍDÂDAIö
§¿½‰WÑì ž|,–ÑTj2¨.M·EOCž;S¹x8m%¬P89Þ%EÉ)V°bf§4)JEŒtihÌ*%1,¢++!qS	(¬3¡ë×ÕôÊ~q&ëš°* #’
¢M°&<º"—Lî2F0Ärx ØHjLc„ëD©« (L±�0R#$ªB&Ò‘·…VØÅa
›KöØd*6ôTɘنAáRVDŽCFíÄq×A±9'†%-3	¸1ÐlÆq�ÃâÐØl‘‘VÐØ
ò 8ETB‡%š$Ô«Nwt
â#»®l8ehje¥G"vˆ£a‚ªöŠL,†žñÀ
p(–׶�:!…Ä:à`—¡�!‘HâÒJã*G^4Ú€Þ02& 'Ï!
h’ª%ˆª@)@KÎb<²¨!Å÷gˆd’žÙ…%*ÐL15JP E13ÑDÍU
A1PÕ‘¡2Dê?·(V7Ö=ù@ ä…C æ1D!c¤˜ÐQ å_x#Šî̳ÙèÄÀ@D4P @Ì@.f~p«àiÕBPñ•ÃÈ �³Ø-Õ¬(N"¹àÒµýgÀs%ˆH?Q#Ï•œ¨i‘HÁE;§8
>pßÐ�\s ÅÜ…ð†|±
üX<§UY²Ým©àRÖ?õ‰>õ‘éôçV
ί˜ƒN.0�LA‘5¹)&<ã�ÊiN63·åÖP¾h}-Th#ø‹6½¡`>¯qê}�Bxzüd‹ò(t¸Gd;>õf\[
ïr°Ç¢!´ç#Õ°ñªyci#¡Í
N5­@}²W (8‰éšñ±Wa*¤&÷ˆ~”ˆc ‚/vІŒ«Ó�Aa% E¡YIUi%Ùm Ýiª0;ØŘä a™%bª¡R�ƒ Ξ¬Ô'^½8è¼›Ž"Ìd0D€j
"‰Æ\ÌPÉ[,fÆD:[C
9
ƒ„QH§0cB
Q!J
ÓJRèÎ4jÔ¢VB.Hä äqJ1P4”& *"
u­4e ©Q¡–-DYA�ŽfBĦ~¦µ¢“S­9Zµ¤ÉÍÚÐPVF$
È€H¦Æ46Å­d#$t‘€Ê„hdÑ«I"FÙ
‡&­¨á´ RjÆæBGR”é&.™&HæŒ1-CÃ4´4‘*KPAP„@�I@hž$@pØéX€i  ì¿0\*iâ!Vn)
µCf,‚“u7¦a	‚‡Ó£ÿJEp¡$јŽÄ,SÓž�êUÕ@Ø¢xîÊ´˜ÍÞ<<ü&ÿÙ/J·3qj~x˹—¨û\I‡5`æ€Ãó‚ø!èò§Ô©*²¾Ñ7×%6¤y ÞcÁBH=!×tÆ4JÝ¢Ð4TT+@G™É~"{þ¯ÿÛ|_óp³Øm¯|Žøª“,ï߶çxG¢¿×ZÐÕ
>HĈó¾ÈŠÂ+Ëu£Ñî}oú éù~,•ðÃNÛàûÈÃØ'Ös1RþÒUGM^2k([>RæÜ
’Á
 Gã×òc‰5‚x÷Ы@û´=Æ‘ó7ka¤Ñ!VÐü8©|²d5 „6ÆûÕdÔ#¤Òhuö'ÔÊö2�„$Ú{ÄÁ¤Û Ò¢ÂfHrݳΊ&YBî£ðiF4 i]¿Ÿn²EP÷q‡#ˇH
›J1px“rŽM å™xg5¿n#[8¡$œ" ë!_[“Š	8Ê™us­ìÈ�Äüå¢S³Qþ`&Ë”¤WrÙOBÀÌ:.èzÇ£y{sÚÔ¹­ñª´6Žèœ`ºé¥�¢êÐa/qJUMÑwÿ.wì0N0£$Ý¥n¸TJDÜAßÍ—ŸçÇeõ~±¢a
a„y‰Žº‹¦«¨ 4nH Ü;†"Ò˜CcJ²]§,�da#‘"É}z†˜NÒB‰‰ ªyœ"ª(¨,‚2Zw×zÙg½f±1_¯UPõƒÂùÖDwKtôj/ò¡ÝA(ƒß‹õ˜¡©‚D7ï~$:ĹÓch

T‡ Œƒ0Æ=²CD<&ç§'L#K¦
F®¡†Uƒf«‚Ü‘(%VÖÈ	T†	U‹
Œ
¼“˜žßð=8ÿ@% SáÀ5P¤ÅU@CD0Ë*4?Ô>T	)‚”b¡UîÔHr ÂœªÆ"?ãû¿OÞœ
BŠ&–‚”ª¢£P@
_ã'wã0óhZÙ¬yËД’4RDÅJÒù•‘O:M* ¨ž‰ä8è=Ø¢ó"‹’"’Fö�&ó
QR�3¾`žŽ—Çnc¾xË�r�T|•[M=æZ¯î�ñÆ«k½ÍM²Æ
Ã,MºÖŠµa)C§x”)‰&¢�&†åÀun"NdÂÈY˜JVÅ�"n ÓC²R%�-ã!¾§W]
"D
¬	&‹àöÍ‹¿7ˆ»ŽΈC,H�1ˆ+­YÓU äß‚|…ßäþ×Ñè0ÄÝ'·ôhTnýùïñ0ý|Œ0‰±¯ShŸ/ÅŸ¢¬æLqÆœKådtßÜR¹àf'‘¡ÿŠkTh¶Â„Y¶©­¯®u¨ž¡Fe·©â\5øùDî˨P£RFU€ÙIEú„GÛñI÷ B€Y¸<�ç8‚W ¥´	Ú§³u¡Þ(‚YÃú^£N	>SãD¨*
cùFÞEÛ$Œ òà:áÙ=V�,zør�„J±+IÀ9ò™c’È9*b%33
‘êÀ‡Fcf6JÉ»#Dc³2d´âäÆI11¦\1@]KŬaoB(¼Têòs³T+”ÏÁTåŸÎ�8Ýë�¡½4l.3Î%„@7»|AÈ<ŒA×d’¹	àÕØ
«Ü#ßçÌ{¶䄼@{'Q{!ÈÖ&ôf šQ‡%À“ä,��˜cN¥ÒkÌVħͼÈÌÊ(s»µ빦iÀÐQ!dD�€	0�ÈêêÁ«¡Ij`
R �M
àOW¬‹í@RañÚ%Ü�ï�ak1äŽG@˜0À’¤’ÃáÃDMëÁÊü6a‘!DÂRÅ@Ò!M*TA@‘
@¾:4j)¤¤¤ûPkð‡ª�Ïg$¶/Ã
ñlU~XM« <‰}¡àfyT„FAëo�…ÕW€”Lli¢v„PîµHôðEÚÃ(!œáÏ>hÂ$ƒXBÌm‹YÜi-0ØœŸNOô;U÷ –€P‰¥ UfPˆH D¨*ˆb •¡|ÀÚ€‡v‘¢¨ß0ºnô6ÈM”TA¬Uë-E-sK´Ÿ
@µ
H� Y€‰FšZ)ã�ò�½oèߣx»:P“QL¥ÀÚàH+íi6¨€r7åÌ'*ªLÏË�«1531“¢Cp
(ˆJUÔàS¬'Q©HHB��´b¬“@Â,ÎXx«Û>Z4U#q„dhû\ùñ%ƒ
‰¤@ôT•<Ý€éìô<ä…{÷dƒÚ>©1¿ÖnxE}ÜÃúˆ|€_�ÇBVè>
ðr—„�:a“¾	^’$	× ½’»y�ìW<ÐÖÚ:‹Ñ˜pì�t×ñÉÜl�‰bÉ”µOÃç³ï`­åÙF(’¹/ìvâ¼ïœ<
ÛY$"�g@uZ‡¡"„µ^Þí8vƒPohPf
˜€š”�´¡ý¬­Q�¼��ð`½sŽ
Ü2b8íÊuf¡&ì8…˜}P> 3£¦àVp‡ØÑ4Zj°>l„-±ßÝÐÝ#"‚TˆàŒë!¬¸7ŠŽC

ãAŒÒR7
Ñ˃´ÖîwÓnÀ6àaT�XGX�m¹�Ö#m%ŒrF¾âfÀ­lˆC°åàKÚ÷¸bcL×lpRÀdd$9J¶DÂào�Çqû°ë£g�óM»Ü$‰ø‡‹„¢Ã¾¾,C[ykU «šÏN:v[² Ì1Ûœ(æR˜�Â�bòU‹~•†wõ°Õr~¯H5t~$ÔëqïÅ] à€üx¥*>+ñ¿ƒ‘ø³¯SÝ&�z\’$ZF}û	ׇ½í’SLAÌ‚äOÈbU%´Z\Ñi
h@~èE[`1XºVh-0ùº!¾
ÍX¹@U)DbQ�$QXáˆÌ˜‡‡�Ü`i½dâÀzÁ¬ÈFµ"&…æ‘QÈ”00Ô„A¬Sa`|»uÁ’L­2Á))
ÿx2�ˆO‘€í.ÝXB«uð|}ê“žC¹1=|uÍ>qç¤[èK?dVŽbˆëv\‰![”Ë©›
±D‡+l÷àF˜Ìq€Ñ
Q«H€,Ž½6.18ÐkNN§$Ty›,�Ù,jêuÃR]`àE´ad�"FL$ »ûÌGI$È¡€@r>‡Ð$
‚òÛRq¶eÐ*•l:†Ã=‡šn�ž¢¢½ráâ1Ù�€èŠÑC`‰Æ'&zk˜ë8qHw&áÉëùUü!¢Ä�ôåãÉå*ì}QT›øD‚úß}]äƒFRÒ
>ŒÃâ"SUM7eDU¾hãfH(CTŽPaIH”Ã-(aT€pJ8o7÷Q"�ÑÎ÷Ú?DdA!u·n‡`uR®Øs¬$Dšn–´¦ D£�žAjG‚>…„ä!Š6˜Gª¥ÚÅÈhÄú³bKãQ–«Bì7÷Ù51¥rï1èPŸ£ùÿOú—5g<ˆ„Žƒ¸“$‘$Ä2$“ž ú¢0„
°zn¼ØŸÍ]Rº{<áE"uÐ0 ©¬€IR<<„/²
x!Ô4å2õ=†üõ/Ô®‡ÎoO¢´”Ë…/Øãc1¨2õ´NÈÊÕ,XHhL‚
iKA—O1ϳÝ1ö5".”{5´·SAÖr˜‰¨Kõ¤À´xûa�z/˜×Ј„  ƒ`§aö°FÃ4Iסg†oKJí&çE793œcI†"X8z$Ì“{‘$G°èžˆÏ]ä‰Oy·aƒáh³Ñ’j-®ì_Rè2ˆÌ2Ú˜��«åŒüÔ$œYpðMaÊʈ?�Û1õ#h~­0	ÑÃ=™ÄÔã2Gnà¾Í çt.ʱÉ7¼QëøšÀR¸1õëº÷xkH�Û«9=q�ï–4ß3n0oÏ\24iÉ™±«n®ØÚ!§—w"p¹·±Q�‚žó¶6×7I£3#˜k¢—ìïEñ%èºx1W:Ú®÷wÒíàÍEwCØvÀZ¦r„•Ò›KT0æJ�ÙÔ7Û0ý	ùiÕÝÆ>5È“íÄ€ÎÑ—“|�sãгr”�É.“WFZ–<ma†X×}�ç/.MÍí¯?†éÞ-’7ÃћȕHµiwôÄUš.×KOáU…c{cÅÆ·5,î\áŸâµ#‚´ì5ÄMÁ7�¤áZ˜7L”µ¿	ù×)bý_G_ØàrB�QUQ*Búa8õbž@ÊŒ ß–´ÁI­êAÈCP“Q]]LPM$Åq†š ˆ)©ª*b**"Qå�	A‘&Yu‹§Câ~�Ø‚~ŸA¯4*À¼b±ÖÆ-–óxÜKš ö#ãhñ

zû:ä›Âã‡6Ù�¾Š+!»9»œã¬R4¥;Åí{xÛ·~/p‹ðD#9­¡‰­?rˆ4>­ë�¤µžv07Qëø¤º~¬Ž`°û‡x'Zc À‚1�˜z‰lÆËbþ®ÒŽ©I§ÜmÖ¿*æ©HAJ€¥¿kûi	,^!ØuóÀÆ á1Ô3ÒcØ�¡C63yrS!�•W;¼>—žj«Â†ã„C¿I…¥95T¼
yCvùnÀX³&EråËžðr,–EÏ\O=,
x‹¯‡ÃÝß„è…Ø‹v¤â°Âí©ÜQcrÁ1LFŽ=cÚ2á›\ˆ¡Dr§—òÚû¯“0ö8݃ŠxÅ7m¿•ýz×𸉿µ½üÙ
~¼A8ýiõ›Å5	aßN¡üÀvB·bæ{Ää-Q‚NGût9"@À¤†“ö�UÍùi®ÎÓÞÍ6ÛÛžÞP¤#ò�¨¹²÷½›¸ˆƒÎŒã1_å
µ™†Î]ýŠ¦$$ÍÖz³7Cl/Uã1hïÖ–9#Ù›Z
�–¬Åé€SÀ(…R'ôo*çD	†vhÊ›1´j8è]zLvº„’’s°á*^l`�ø&"o	ÊLéÕkY§D?ËŠihY�{ÇP&[í(BºsÓªUT0Á©г—<Œˆ	p�qiûu¼•hJ‡X�]¤“…ŽŸßÔ�؆Ä&À†5×~zþ¤MÀ³à5®juˆú¬—¨,åm�UP¤	Äq
W9!#Øu#;¦6“wž¾”b)õ³üÛËg(FjÒ±§ã71H•Ýh–r¤úå4¥°H„ô¥UIñ3£ñNuL\3Ü^ØlŒÍ4XVÇ
TÕktŽ¡°­g¾ø{f]çEé¯pþzJ¢R!°
£yŽ5cóxüÁïÈ°‘bTÁ˜G1R‰dh€�"Bf$àC$Oì‡Ùžß?±£É©™7›â`ø„t81}4Òmü¨$tø]ñé„zåéãÌæ'bBäDXF£ÁÁÒ¬�»¥Q�:î¡ ºü|45Àæa*´^A¨3€ñ‹*$ð”GP�;M]‘Aw$ƒ3Ä)ªÇßÜŽ²÷Ë�Ÿw“Xð{c"IA¨È|†ƒÇ±à_%-8B8õÏŠÖïjÐL=á˜R[YEü.™å‰�ãN¡ì(!ω¡D8šÆ¼1�˜øMÝÖm$ò~æAÀ®åTì–Ä¥ä– Ì¡˜Y!¾v©û1†Òæ¤Z&±¨§o�½ˆ|ªÑAF[ =S­˜å©tÞRôC2"^N9Ò´’PûaJrŽï$€éÈœ&\ïÄÓ"cñà…ìâYpB°b
Øšuï§×z	?Bæ,„¢MÅ[eÐnãG'ê)yzHCÓè¹…™p/µX”5„¶ŽMå=íסB*w°@qUQðÒ�m†  ”�÷Öx	pó–‘"¡<Aêƒ9ÜðP04Tï­Â¦9BMϯxzA¹‹äšf>v�ÄÜØä™15NÃN%éthäA­ö	»ð$¦6"'Ém^Lש꬈ô�ÃâTЩÔ®…*IªÒä%ñËÈÓ9²½¸hL¬¤5kX³ä}I]��‘
B�³>6HVŸ|d¿/i¤Æím´C=Ë•#“/M°>'ëÿXôë«ûÈZ:çP�I=§Ÿ,çìF!âð
½†›á×»¾î‡¸…¯œèíd=¦‰`e6,Lô þìF€�¨j¹£ØyO€ª•U#0À>¥,†Zˆœ�$é;Šî;Žç*/>$¾ÓrOH	Â#ŸjRÕpþ¦D¦Š!P4¦AçOp�P¨½Vݺ¥¢u
8RK›vD7Â|�ÔÝ6A‡¢£³?Œ�
ëiu¢§ëušöÙtJa.y?1òÑ]¶º¾¥¨õ:A¨³h,Á¢Š/+¡ÑgÎ8yõƒt°ŽñÔò1
{py¨%f jŸ¾ìƒº¤Qža„°c[âDÕÐÒÖð(ôàš­<7­(íÓÜsHP;ƒIMìF‰ßÑ$@v�–¸3P•M!¬FbÐýØËj#Ù”¾V-³›Ã$A;ÑÙH©àûü®�O´	ŒªçïÑ[JsfÇ�9FØëMðì§ÒÒ3IãmJŠ3Y
Õ¢UŽþ¤(ÇôóV!cZ·
â(Ÿ8!xçfu¬_!œèâ@��’	óä¥÷d]@†‘™WY1@ØÆg•!�á»Á»0…ùXúÅæ‹aÝÁ¶hCÙIZª³i"}-YÊ@»SþGþbk€9±9±¨–Àæ°¸n€XtôÚ¼ŽÃæþ¹Á“Ú¸Œ¡î3›íËë.@½	‹A|cA¢N‘dí’I>Ê<˜¤¨e2|�Œ§XV„M£çŒŠî
ÁmœqÌ®$È–ý·À8LÉ0rªZ¤‰j•‚ˆEÀ„?5㦆#µ$1ÕÄ-%O¾�nèÚg Ð±Â(€mºí>HcPCØ›2�Àƃ�RŠ²0# I
hƒ7 -FPáÓñ7EÓMìÕðKÖGÜ›_Þ�™
lþÒ
Û@Ð!¨((Y$M´k�‘dB�‡·B;£©õöqxÜà[¨�ÓÓÎÒloí·$ÊGÉã
æw@	/5ZDxÖÁ‘’õ	‹ oxÁÊàk×ùxüÿŒ§ª;ÿíè)ÜaÜ~w¦jƒ¢ÈÂtc8Ž8ÕUDE.@‘»þKíL3G´¥LaÈò†—ˆ.”3éyÍ_‡íóó Q’*©ß_?«m‡aëŸ%Sû?�ùù?€ÿi`èŒçG{´™(È‚Pȉˆ¢¥!”§Ú‡"P¥Ý"Ì¢"B0r1`•
¢€5	’!�¤ÎB45HÚ22h"(Z³%uNc…?¢+‚J‰!X@ !	K p$B"F
dIXA—äÅâwx÷t•ú�`�vИíF.ä¿6¾TüpâàVöˆû„#!0Zþn]l¾t¯ÿI<µLÃEÄ*�ffί{
Ðç¹ñÇm°¿1�ÃAôž©’‰Ñ“È«Äã�Ãn'ö¬7$D•|Y*bžtYCÃ2\3ö5¡ ®™„É6fM÷xÑlÎ!ëSËä$È7·Ú1–ˆ2Ç)é.H¹6¢§WX˜ûYÈÅôGéönî‡Cx8’(Ò¥Dpu%"¢ …�›Þ»ô`PÕ/ƒ
NBd¡,¡Ý"™,„†šŒY9dÇŒê€Ðq§¯
Ö1˜¸e6™6aUhWvt‡
)Ñ{Œ\ý·9r|prD‡qÙi£cS’‹;0VpΖäEã“ɆÕI.pô®&D'u¤@2L\—, Á�b”"Dã0¥˜†]NY
4Ôx�JVkYHph1ÒFeépJ{a“$=3ˆbÒp7`Òt‚ 4È0‘`Ý;hnmšÈ‹Bæ¬Ð--&³(‚"¡¨‘¬1°Â20.ºäÖÇFÕq¤ØGã½f4ÃW4‚™U”UFc™
–•Î!ÜmX‚»C„t.Š5¥ËœçE·KªPå–$âD2ùÿ×áÅÃ
IEË"Å)Ád�e†``�€ÁäD4dÖFAad¸NA•aÒÍ`LdõÖïïd­ðÿ9Ç8DS!	Ó DìÊ2ü¤§f@½
™ŠÔ‚÷IMk|™Èv`fmÎY7¡LjÔ®
½šƒLO`ÑaoÔ>ÿbÎøjó'Üå—Ò::­Šï¿ƒÖ›NºŽ®bí)†DÈ3BÑ ¤Óƒ {QhÚF‘y¾|`×W�´àãEaØÔ^y
Z]^ÍÐÇ­›£aîի×¢C£$‹Üi]=¾­44è”hÑ#Q¦
È©B½Žh3T¢lÑ ‡¹„ÂhÜîZPhï
Jj@v«™[‚ÄÏ5—ÐUlç3î!»EMë
ß:ë¡|Òä´4ÓK1t¸Ë¶Ï'lÒ¹0ÇXh^›Â.Qž±¹71Эü·Ï
Ø»l€Zwi„‚(À„Ç}��TøÑözÄP¡$‰™a¶ÝÒlÔ6Žô"^$·Òzó·³ÅEO»Q3PUéÙÓjÛ—ªBHHj÷m\õ×`�¯•¯FvÅXÂkty�Þ¬©Ò¡ÝÀ¦Üȳ
éN
ÜÂq!�ͬh¥ˆ:
6
«…§Þõ"‡«r6˜Åw�šÓÓ˜õ\}Jzo£që2Š~û?W•8KÍjL„³“ÕbKKjî\“®ê5„›.a„˜ò¶$ÑD6î�wö�ÅmÛñÚ8³õ«^o™6í�{¯ÅŽéÅ%­·""ã#£³eàh1î‡åÚ`‘Êaç‡HFà‹Xv\QØkBêd¡dI¥5#	0†Ë\q„F¦9ô‹Ýù'Ýútxçž+zÛ^FÔ_ Caé(2�LMH2‚líG<Ä�û¢‰Þû†£cÖ ã”å;aÏÔk1ÖÞôÏÇCx«ˆ˜ŽÈæ0ê·HŠ†P÷=aêì S¹•ç=nÃõe'“•E
†BãÑMÐk$È‹aE4 ý¢ô]¡øqO%z~+—”ýè’ f†²
G,÷_Q6–2«�éÒµ¢WBû°$HMMQB{Ϙc~à¡·crø‹§gk<¤$@3ñœMüM—/šèb–|W`øè.ÈqÈ
hচˆèbPF|–¿ã(.ìþJ5÷úŸ(Æ0ãÉ~ý¯ wkUÐìŒ'_O~Ž¡|<-¡Ì`ŸÙ”;εDÅòŸ½gür¯ÐüOÚ¡ò2ʈ­ù¯w”¿Ì$E¸�òœ€#Ô‚§Ÿe¦÷c¦²5˜4
æöu ¹Že%‚`˜‰2bkAt-BðÛbHÿåå�±ƒ�ªÑÄO\T)ßÒ[,%)¤,‡ÕÆp%�úO¤Wèj)–Iô€/¸€ÆÒ­da–'×(¨rŒÌ,Œ<âI1kÄü› lÅSåª5a.Z¨¬‡v`ÒdAJá8£KODõ¡ÃÄS=#‡A¦ÓXÞ dSðËçcÀýPŽ»
Zë�œ0ÆAFŠX&¹HÊN…ˆ0KèÒ!NŒÄi‰”¯ºØ�õ|„	î¡Õ®„<ÊSR(r™Ç\!P) §ã
Å;bÀ»f
TÆ.š�Yƒ¯n„!<}­Ä}ù¢kÈA1
‘6;ŒŠ-àâ†�­P‘»xâ`ö¤¹S¶©ZÊ;l+I9HèÓTl¨E`DÈèÛ‘
$
„™dòú]b÷ºPࣚ@¾7¼OVo¦¾Îj	²C‹SÎj²v‰l´E"Ž®�Ù¤’5Sš“Þ�×чû[‡YÃrR”5P=(ˆNÒT.‰ª©Ëœ0Á·¦¢«�H«{Å­ÛXj(3óÒŒ‡¾$S2ãÒƒœ@C¨œÖ§ã³û$F%Ï j+ÄÒJV�Ô*«…
^=Jma žÞÕŒQ’@C«Ç0W™ò¦ížl5œÞFè´½®éœN4Qö>Å I
;Ø
»w*}‡èEY݈ }w(D?0\³ºÍ�€7wF‚¼‡ni‰ß°ÂˆX>
ÓYý/ÉnA‡Ä#ˆ™	!úÅ…LP&CE
†6¹�üCw+Dˆ
ì„ûà÷C„à
1Tû&ˆ¼ädÅT
5p¤	;j+ln˜Êšç
'}æ6G*—ƒ‹ÝÝ‚ýÁ€ØɹlÖrIØÇzMJ®5-BÀBÕ)ʆᶑ½ßñuM¦h4?BF4gçÅâð!Ó¬
`^�ßxÇÇ5àTO
ÿ”¹Î“8>HÈ@u�èÔÇR‡]ήźlkœlè´¡R4nÁ Í�ÆÒ‡i‰“¶÷¿gÈÛsÛ4¸LU–J€Ùð‘}ekäuüÔ^ùïâ–°sx9ø±çç
�Ïr=_G‘4+“!Eù­p®)S⤱#Ê'¨$Ûv¦6§ßÔl
±=BdN´Èµ'g�ÔÍØñx6¬ih[Moº�Œië
³uDÐfÚÈø#¬»'*1ØBóûú¬Ø�¶
eWST�f1Z!=ëq¸W%Ç´b�Á#dÞ\âY÷”"fXwÎÝÆÂq™Ooâ`ì3Ög}twxœ˜&Ä¿¶Š™_L	P+0B1P˜`%f—a:¬cú.²i™ áSÜ×�„&Ãÿñ]øcˆhÉ5È÷
XcHT¤ÀªR‰ªÇà�ˆpMNïÐÂÞV°÷Œr;Ç©)žý”M:ÇŒ”ÌÁO	ÖB½„¡cözpÙŒ@ÌaÙ­Ù
‰j¬Åȃ†Ô…šÐjÍkujrb5!�@Ò=p1
aó5˜ÑAS|¸�¨Ô‡|ûx8w†ˆ
0„ ¥Èi0 ɳÖkY…Ô€ï�é*ñ+Ä
Aã2ŒcE–µ‘¬ÀÎK ðÞ‡RäLPK¨öÐvìh"¬‰%Gгú›nªSÂ~æ–c
=P9ƒ¨¹JÄuÐ*È¥ÁÀÅÐf4:Hæ{ndßÑ~k‡ps˜�ÖËd$…Ìa—EjC:�„4δ@Â}ù@ïs^tœ)1ÌrJ,HŒõfE¡¦FÛ‘83ñùj(¢#”­ÿÈg91
~~CÐN3qi[
càhCÌÌ;²O[Ç;2pvºÞÀí°ã;4@îDs8Õ”²)¸†¹Ã=Æ¡Á$ö¦hgûFòA>øâ_d
¯µÏËæºß;È·rKŽrýQÌM_½‰/³†®|xjÐvn»Ü”Jô�Veʹ;ø‚ñBe;Ý._„
.Ç°ŽG"ˆªÑ&S9Ó\«Ží61ÞãôBdޜ֗,Ëoñpü	'àhü’tÜvêÜâ;&ĸ9†Ì¢`Üã«6aÙxuˆ(âþØ7«(uü&ÿ	¯ù5º©w»®ü›D‘âûªŠÄ»õ‚º(íl©wO [½ ×Çc¿qù|Yc�¹Ùµƒ�iÓ8nðÖ
3§J¥³·tBæhÔ7õÌ‘,´ØéZ½ººêMY,¨’J8¢tjÓ.XM•‘\D%úÀ&£àv{r‡Ñƒ†š@z< jE-¹¼•vî¡Ây<«Uà~‰õ‡³¬¥–ÕµÝåE¡œ\ͯe‹nÖëT˜²pZÜi®.›•�Ð?‡(´™Žç3V”ïDc0‘¦@*ýË
÷¬@RáÖɨi¹«†dSúQnxôô#«3h5kGϼq&t÷èƒ~sÚZ9ÌØån-c¢Ä�Q‘å!PU	Ó +›¬åè�cM½9j¸—Êؤ·èZ/.“n‚Â5:<¥F&h/G˜áqSžÕáC¯87Úî3WÓ„|¸©¢ùJ÷tb¡Ëù’ak¦xs”ç>#%é´_<¯92ÛË»MºµÄnA�œH¤Ð™à}IÓW\dñÏq½Û¿§MŒ‚ÚÊ£•šºBä.¥8[ž­’ã—­Z²ÁTÇ8##è^'oéf¢O�ß(úxêŒÖ-¦M–°gÉwÐÈÀÌ��Îl5½›¿^3Ãc¶Í‚8í&²æÃ`ÍT;‘׊fÝ1ßÃÞéÀ%2Ò¿(é%¾,õ&س¹/uÕµj¤ÛŬ%¶»µáÁâlí3�C‘Ìm•Øç~>^c»ÞpC¦ß½<÷X´»®÷ÜãÔ—àm“·~%JÇt]¼197ï4Žî²c/šë4�åëÝF4¶¤Kì#…ìêjvÌu“¬ØÒòƒ5 Ç·ÉŽP­­¾ô_%ÔœúÆ¥kƳ•ãMa1(¾Gé®ñ­þk0#‡ÂFÇ‹‘áU"ÍPôYôðê
c–áåÌ_š’¤„aEV��é&ì�WÈ¥A]÷¢E‚Q†T®,Ë¡¿BÈ€ó6$ô‰›¹„X߈ÊÔ§}ñ�½v߸{l×.A¸zkƒ‚vË6Ö:f­ÆÙ­LÓ^•ª5M½Î››Í|ƘîpÇ‹ÂŽN†»ë# ÊJÓ<'…ã>
N
L
èAÈ@¤çÁÉoCØŽ	Þˆ^€BàAÄ�ì†f÷ñž<ó²�“‹ã¯�¦Qvbë½ƒ16˜Ê½é¯sÆTªôV+ÇZ³áˆ‘ö!ƒ¾›˜’!Ž­8³ rÆ­ç½r²M0¯41¾¶4Òv#ŠLkgÄ›;ŒäÄøŽ—§Ñ“€ÛuZ`0×6K^‰hDmcx|ºf|EóL(¤¼¯�¹î;঒ƒˆÈ( Ë':õíVu0‚Û+Em:_}æ`ÖÐH‰(v@H'´ Ê¼¢)¥³¾aÎK&Ðp2‚ÌpÖBÞbJƒ
	©p�;î€X?hÈ�8o8~½VÄÁÆò\©²>蟣ãνÁ´�¸©(3ã&FæØÑ4ÎW'²!y›wyLç¯×Ûñ^½£#/éììuãð€«3(�Á•îÙ;Å<N×Å0ÌL‚ vôû"DrtQbµ½b+ÞJ;ãÕ±¯[…ͬ¯ã¥T嬥bšT1,ðé¡x!Ñ>õ™éÍìâD¤T/@ºö�⨋]ÅwÏðxâyã´à³©Ìƒ�
°îìO<�Q
)‘iqÅÇFRB;çeõ¯(r:¾VMC½—^Qæwœò—µ+ÂæGLn'“¦ò˜TÝŽqŒ‰§¸W‡v·¿¨m¿¬"C{Ø&_�{B%�fü«¡„z…3ò”²Ðç”s:@³³C}{¢lã09y
ì27¾½wè`¸ó†‡ÝôF©&¬” Ö‘•yzýgËOsù¬ºa„Ff2 LP´Šä†•Q·ô|Èáí}¹ÖÁÕ•$LÂ�@È#àªñ°9ï3I!ÚÎ�&ºSVÜ°mÌW�øc{kÓ‡ær´@ëq
Kz‡k�Ê�„‚êç>m‹—‰u2+sʤ±ß¿~ýƽ¨ÿm±D7@¨T@�ó2ç°XaèK��KAÂ…Ò¯Äu;	¯7ûQfü©§V}žlIR4}‹ðÛÉ­0Ò˜ïÄ‹s#Ç�¼S̤† Ms‹´1øS~mp]ÏÕô­$C¶ˆ+ÂÄ�ï™:å'ÍÌÉŒgÁÙÎÝPC*òHàvæÊÙHhq¡Dsõ•¬Ñå1TéÔ/ägkãÿ„æ ˜)BýWÙã;îÌ¢j˜¢
¥ÙºÏR³
4ÈS$ŒE4T•
ç4Z%-½ C…Mšëoóo©3¨hÄÛ󜡠x@°„hp‹ž¹•£–›#c sÜnqZçô1cyi/=¿ÐÁ‰¸‘!¯{À”; Â8Z32#C±¨µÒœ€é§•øtû¬®óH8yóŒjf€yȆÛd�¶â„WÍ•vÈO"4¦
�ÕLpô“5ÐS&À¹°•HBùé®ë»ÜØa›Z§|÷Œ¨ª”B
@‚
Æ"ûhÞù€¼§œ}ç+!¹÷‚Þ–�Ù�Z>2ÇO
 }8™‡Uå�,¯
ͲÝDAUë×M¿Åj[Ù°ˆä}XWû/©´
E@H‹>)Ï`+YO¾ØÞ�Í¥<äG¾;ƒæxjÃÛÛŸ¦XºþæKçUŒb‰ E
Êhtß=ÞsJÿpC&4Ö7š4¯¸¯$E9†�ÐǸòL�O§½µ¶çöm¾N|¶lcY9hl¤—Šª%äèáÓ+ÑíJ)+i6~Y»å0$iÈ
¢ó‰;È^§OeŨ©k*{²Ê8KÃê°2sk£Z5öAœ¢‚}µ9à„îP¬ª/ÎÒy¼ž³ç4¢q¦´ÊZÕÆ�Îÿ#ÁoGô§Å#�	G*h#&Uñ׆ôË´ðø!>>ƒ
eŒÁî=\‚�*4�;Ï–r»©¹ò#(^�=—Ó¹¢+6’Gü'͈�ë�¥�‡íX’	c
þ„ ùº€þt~uŒ«ô­Ár$YbˆwB+2º„C,‘ÃQ…PAy£àë­&s‡&×2_|÷1×ã°N$ÍaÄÀTšÙæ¶Í¡!äK§¹ËÆ3RR‰Š±’|Ge¦Lk\-B³A3=Fœ~À�Àµ%Æã 
€Úãmñf¦´\"{�Ja\rik�׌֛‰4ÐæãLššYp㦞±¸†oQ)
¦0É=ŒÕ¬©¢’Š €ÂkQ³Œ¬¡€ ¦B¼s¶÷²201¢F†–K…À\•ÓÞC@6š�0öø‹ðà��BÔÝKŒ„PË~mˆ£jˆ‚r„%ÊdÒÁ6aÕøCdì
á�„¤Eð«ð],$#�yâ�"‘…J32ã¿'©¨ˆÛ°+J±0á2�dÃSòÒoçyiàfZ‰§Çœh /+q­P…ƒƒb¢�PÄ|ÇÔÌÜ¥J=ÄGåz¨õ²‰°Äþ§¤—ûzÖšDhÓ䟖D=��¢ £˜r7J¦ä܈=	 h
ÂUMf%"ÁéŽÊP>
8FY�:ÐzÒ#0ô/¦fÊ�¬Î½"5á¤CWpÓt¢$6â1ëoFÖ¤a}Ô1·åv�¯Õ
"2`©’‘y½KÙ
–ŽqkÔDû6hò§QÁûœ¬qÕª—óŠ^óÂTò'Ž‰ã<àl 99´ˆá
QH„ˆJD"oŠwá2î²&Rg±ÕS y%:ÕahHr}T(àæÒtn©rŒŽªð
Äèû‘v�9ù¢
þß3aBõ•Q¥J”eUcZ(B`öƒs>ç%~‡¶�p}<ã­Ü(ÓQýv¨Î4Ôd“çOxQðØ5ž×É�íŸ"ÈÑ|ú³ÝΣ»Ë5t»Ž—7]F&NHV ÛUÉbÛREyÅ:pS£êõž"‡²Ö\¯ËÿF|·Wk|ÝÏËg«ÃJè*!Rĸ8f2˜ÄÏ9‡Ÿ†4c�'4/�¸_ŒGÜeïß"}.öKÞ¯DÉïXÛo•˜NÁ&ÚZÖ«Z雓‰f#Ë\áÍÌÌò#
ØqlHæä“vé¦Ýc˜bû°5­m”­K’)Ñžª–’¡@V€ïiØÇøW·ößW~«T,¿{ÊN–NÝ�œðïbù-ðkuñ#Y0‚¼kç6óå„~=ákÏ`&ATT»cg£§Ê0Ç"ÔÈ›5ß4ÐM=2‰.LÃ?7¬ޫ´Õ¸óù‹l·rÝVÌÔX0ðP^Z”škϺoyž]fØ8–ßIE(H‚cwxÁŒÚBU�4Ñjžë<K{H¶ÅË”ü>¥‹Ð–˜ÕZ¯ˆÀ,lÂIŒìP0È4Ð1£±�°¼SmÈh’´3¬8£”‡Ähã­÷¢ã»µÝ(ÐÃnFÁ¡¦!ÎÉÙ“9A·¿·}í®$upXPtŸXà0á·.œ:M<—+<ÆgzäAŽˆŠšæ¹C5fì&,ëQO¼nøŽZ°d$&­ZÅÍæ‰2¸ô\Á®R�ˆ4i„Wq
#�üÐn‚Óœ÷�sjÖ›&ˆÖ0ÅÕø¹d©¦"":ÙˆÈ/dó¶ùs7$Š”Áf70áõ´´ììj�°˜Å‰ÚÍrõu,ä¿Ôd�ÔoÒÞÅ“aäa*’Î×µ,HûE¹€žÜŽšÞC
y¸;4_Md=2›ýœeT¦fË᱇€¶ÅJ{—S�Úö¯:)dYÝ·¡¤Vè
è

°,�Pk0I,T»º�ÖHÞ¡N«¶/™ÅR¶$Á#ƒPû‹VÂÅÚ�óÆ[,<ê1€¡°èw€
ÓfjÅ�Æîô-Ç0øÚHß|^œ3Ñ{-Û.äÃF	‹˜bã-	�úÐŒGí«CL@Ö»‰�²ÍrÝCœM¡ræ9Î]q¾Êž¦3fàs—"à´f¢M•`SXY:giäAkgD—ÊÅ^†H„8Î I’!êKs³CbmhÁ['î=Ë;EõÕö]^yƒsp]�üÁX[ËœIz1k&C9V�íÊörž0ؘÎXÇ:¦Ùn›,];"q„Âd*ÇMdëævq­íåF`ßbÎ9S£]îálœ\€
vI:}­´Ti€²­î=lÆl>Ù7Í]gh€ÃP��(È
KÞ•®ûF�¡4tÆnG&”!bm†d9-0Ï®¯iqDk¡ztôaØ,r–q%F£y·8Þi3R'#w5-rö/+‰qù"`vS6„À I™�º4æ`ݲÅÈÛ
�çŒ?½À•$Eˆ}‹8¸�ešöʳ9vÃiÈÐãf‘P¸ìæ�¡Ô0kPÒ¶‡TßÇ^t£Ž÷ÐS¨^‡,@l`;æb")ÛŒŠÑ¾ÊÎÓv+¥3M��¡šñÆ%EÓ5pnÙå3°i©ffBYŒUj‘aÏ[	˜QBP>¬ª$f4ñ“�¶hYÁ†Îpoèe
2I8âS%à�c9+–ä,h0�]»¬ßJeXOCy$Òfùp°6‹Ѓ±k¦äÅ�ˆu:M¦�‡F‡"[Õµ¡³MáªÃ(,q‡��\3}XëILb©7CP¢©™ܼ±­�+»ˆ_žíaé‡ÀŠ–§¬X™«C€[#ºpÓ•z3vF3¶“Eí¾^±f`ê2un©67!’

‰N�qx¾ÛbC“|M$*a²ÚѹqÒBZ`ᎎC³X¼�±á–‡yiÄÚq"}�ÄÔê“£i««Ã¼Å¹Ô—Z‹ÂÆŽ¸bwCŒ*vaÇÛ-Ï›ÉMEîš_R<ŠÃö‹ªì·âNrÌ׌ ™,™†PB"͉�ÄáZ.`†Æ؆¦9h\sË‹jV’)9bˆN㦃@PR�ãÇgóÎÌÖ7‰ÐåôÈÜ5KIÆÂ|ÞÁØ�
fb§�GÙ
Šv…s¨ð[°t1–®›-_‰Ç“”Ðãš:í…‘Úš„›TCôßù}–mÈ4ÝD8Æ�k8´ÁÊCC2”дD”áã¿–{Mcƒ†M<&j÷·•VNäõ½’“GEÄG4òt!íaÃè%”FÀF+Dv8ÈYhî2õ²ÊˆÕòóÔMv²j¦ÀÃàS(EÖÐ=añL$É$ícu(.Ù&é�§.²ªÙJñŸX($Jª•�e¡ÙS"êípM†ö°ØLt8¹$íx’v€ÔÑÌðFéMÛƒ?6¦–HÏ­¯^¢cY¸]Hš‘NìHK¤¹O-°xY^Ðbò\PÕB"äz¯²Xµ3ØC‰¶PšQ¡MY£{–Ån×m2µÕ¹¬fÛü¶ÊŒ²¦Ó”2êEZÃCaÄDh™¬Á4kŽÍiü}8Ø÷ØSÝîïRT;Žî��ÆUÓ­r]È)ƒ6Xê‰Ë–IÍXöޕ˦9&gýH-Ù¶uî„ÍèìiF™S]ÇWz¨zI¥�®wÀL¨MÂú€<6Ø­ƮĴ§AI{î¦\¡;Â)4�û¢3íÀÏ‹â™:7vÍj\IEûÇ6±¦ñ1GŸACÝòÅã™à;"ñ©’øuƒÌ´R’á�
Ò�Û¡áóÆ^øšè ]<£ƒrí±‘6DorïetNÚÄQ3
¾%ß#s¢…[lb8ãW¶QËi�€–»4%‚Ù¹«W4¶ŠÁ†ºNaÅO/I†²	(r”vºâ6ó|¶jça¼#á&� €7°l

N‡8k\�åZº¥ @‘-4ä˜F2e„dg‚ë¦× Ï	whè/ÀƒU…‚Hˆœ¿#ñW§3ÕáÓÒìyž`j©ëÃÓƒáéÈdCîè®6åÒ‹ª�ƒ×ù"XP8ðE�È«ïóoÌ–1Éb‰TEÜãÅsך	óè°>Ù¾]xˆ££É²1Nâ3b¡"è�Š-v¨‹Ä…È! UãiD¹�hÓz¶¢MUì»;9
°VΛ(¤šÐtZ‡.ÝÖ	Àô–^"ƒÁI,.©XÄênŽÎqÓ{ñ�ð÷Ò]¢`ر´^6ÌÚbtã9³ŽÈºk­W5ÂämˆÃèLL'8!«¤J["�v*Ûâø†GÚcn††"ç!-C©� Õà4t"ˆ0Fù¼qÁSC81?g6hîÅF.d\Xœ
ù$M€ÐMwP¥Ìð´*É ��ñ6
>¶Ò؇¥rg
­Í‘JŠÖ™™Û£Q#a�„Ü2ਃÆ_«­r�£OÊŒ·„³�[¦0�‘ÐÂ=-!ƯÁ�àÓl¦m¼HÀ9!�
•8�QÈŽ0é4�#ca‹ƒ¼š¹xL¥Q�éë#tfÂrX6˳g.	òi­`ºQÕ,²4»36.Ž�5Efä³àÄav´Pî!šÕB®Ä—8°ÀUÑàÛ§VÎJO  )­«¡ðM[kŸZŠ×'žµŒñj†Ð††j¥9°;5ÃKr�ÂpÀA¿°X;C@z7ÝÏq8†0ðÈg›Ž:G.ØFÁ7ÆI67™²<‡r–°Þr6àìª^Æڜּ,°ƒ{�t†7°Ûöàhtuq‡qm(ƒ$x€h[µïbî-à�I’–jkZM“‘³šÃ$zzµ«pËň05¢€›v
Ëìn$&`�]±7”3)JH‹’‰H´"u…@Ó2UU ˆJªÍˆyðux}?+ú¾sî—åó8DÈ×ÁÁì„$Ù@ÒEé)œyÌ[ü§‚)u_“+IáÔÔ‡ÞÄ*,Ãã¦b¿[ì¯OI¢u!¶;=Ö!a°(•!ß@9½ìš�È'yåøÂÿp¨_“GHÝ4oðhéøûªÐ�œÈ*çCUýtÂlÃgåýg¯>¯@ž™P* %D‚EWªÁ¡²(ü§ä¦Ðš&bŸd”î€b&XŠ
‘"’¤™™BZXP÷Ⱦ»€‹¨ „V‚†*¢�¢	‚)iE(4ñÛUì#íøãØú^Xw¿�ò™qö·ÀðQ¶PùwÅDX�ƒØW
I%&ž1È"b&Š!‚"˜eÉ\Lz€��ÐÙÒ±q˜Ï
(ö#˜€îäïPä+»Ä<ò‹xˆ\®�§.¤$Q³•9ËPÚAÎc„zbn�×€�¥�ëZûÚÖ
Ðó�	R¡»k¢I�â”ˆ¯/…q
6±9älò1]J,@ç¢@®HÍ	¼äá¾[rû2œK˜¸t<$�‡Q>éjd!’

hÜB˜x™œˆe˜Ð
F£)�…‘Ø«0`AádCn!½Ú.DÙšâÖš¢
¡³	5Îbx6h@HèØÕ±«ò‘±�»¨²(ªJ”
Ú´îvÌš3Nh�4@å€ÄÆ™€c®Ö”J
€X蜥 ©l–15†Ö0Ìe‚A'®Ó¶L+#Pc¥›$—“
<ŽûÓ¶!Ç[]fHbYŽêG¡ðÒŽÊePZ£qôÓ7¹KLݾ/5À
«MMœú[0mcMdv
œãN!š9…ÏgzÿÊ$%æ¢á:zõl,åű°)9�	¬0Žxëäì2Šs
Eêxæx!ôÀ>V�°F�Lq­kZ
KÝÀéê‰+³GÙgšï–¥/<šg­m$–$LA%p0)×F‚4ñ™ÜVg	xA¦EtÊP%VEÂ8¼S ÏmÃñÞ>¬BŒÙÕØ–¤ˆ!Êø¢�.Ñ3ƒ­¡áÝxžmšvfV§Ñ•½ùý^›	Z’gÝ`2¢8ºK`c»utmì:¼¹†ÊóÙ·[Öc7ÿW¹Æ¦ãºÞ²âàª�qp:7k1[äÔéëC«cìÏÞ=Ú›íBZdîJ
ÏiEG"íÖFýÄ"rÒÑZ±Án6œ{‰5 ¸Râ(JDÈ£riõ3LM £+4QtÂÔd\È	¼šh Eä‚&¸
‹Èr­'ÝŽ~"�Wy·UîÃSB¯*ºÉ¦
@ÔÒLAT„H¯ÝW+©¢8MCÑy¢¡‹° `
ꈩìƒÏt¥ž-ÊŽ2Hxš#/FÚ;ªSÎsœAÒE¶‰H³pà&¸*(q³¹øΓÌZ×,ãÃ��€rš~Ñ›EØ4fdxüXìóóîþë�È{ð$1Ã~Ú>$:Õ8ÊG�tÞ`éü$CJ{=X a/ü
מ[Hø=ŠnötÁåäcÎW—‘0èKœyÕŽt8ñ9xÉ—h
¹i�5pm#.â†D'C§ à˜=P˜†Œb®¤Wa
¶:ŠTN‘[ƒ›dM¦Œ]2*ÈÈ<+u­`ÕE%qš5aI—ô‘„í	ù!Lns
OŠ@Â@(b
H‡R„‘+I4š„6¨�LÀÉ$€
kS%¦ˆšP>Hú~€8.{	÷å@Rýêx™¦ `©å°l<9·øÅw
æ¬Z‡É�sØz!6'ŠÖe‘ôjOïΡI÷ú	ø	hSß~€ú|(=ÁÂ0ÈÈŠ2h«8˜Å¯FÌ $›i1�¤¼»ñ¤·Æsm_¨�ƒEsýêñCç=¡÷Â/,;B,
	¨�O�ŠëõžÚL{RV1èÆ)’‰™"mJe1TdŒ*Ög8
�þlä—|]'5 ÐØ´Y“´¦”Ñ÷kÇ
¸Qð­Iª¹³zC¢ð
¹{�",Íã&ô<Ç)Š€r@à>éXG‹×�X�÷ƒë~õ€eÖ�´PýŒÅ6(!
åP¡®
*A1„÷½ìƒÃFˆ¦�ÐøÃ0Å޲̪²O®@=Èú¬–€$A(Šlˆ/g^éÈu¸²øû-XÎbØX¼Ã(a¢ñÓ5 hhb¯He`¸÷Lª»ùÖ34a© ùHfÆL¸(*Ó‰x\‹Io
MÂh4Ød
F3V¦¸k½©è˜CY¹32¸¥3b�ìGy®ujÅÎF`Zªk”¯§qqTsÎëÒøí¹UÐñeá´Ë¼cId‘«Ìí½Æ:‹ AI(	wÄÁ¦§a{QÂ7;qÆ头8÷DN�Í
¾ÌMv!9‰µì#›%0Mšn-1ºª©€!tÄ»Ä2TÕõ2äåçN¦ëßó?x3ÎcÖöúÂ	Îòb‰€8=‰pÝ �PDÄ,BÊ@ðû!`¦‚$Ъ�Ø¢EGE7?§‡¥¸Ž�ðù
E¤Í;…
Q‚ÜŒg¯ZL<”-!¸ˆù£»Ë­B'´b¡¶²â)Z™˜,Jƒˆ³݇	 ÌÁové§,&²S3žMLmìˤ%óÀôüYiCà-�ï€5	ŠD0ÂGÜ‚a!(:õP=\¨=8áq¦\Û!�ådÔ,èÊÑ0lÖÓáÉu#Äw”†u! Â…Þ›\`Cs�>ãå
�IQ
$`XÖÆÙÀ<ˆŠÈ†óxû}aŒž!Hü†‡?MsîòùFÈ«DFuL›?t<—Ψ§>úDÔ,Æjfõ'\_d5Û‚‹ÄÃЊaŽ�°�+CÂÚˆZæSÓÿ3‹kËôðc�û
â*åIòžòO‚„¡Ï³Ð.гuß´Kö�*@=\,ýh~œrÂí—èÓ5	‹ªª©@*’…ýÅ0ä'`ã0`6<<çBU§Xap�m
h‰£02ÉÅ $R"6âcI˜.TÈDTÑ0ALh�ÂbR˜Ô~”êb"J?ê#ƒF<Ú
aõâ±�‘DìÐ
+FØì„Diƒ±wa�gŠ÷”sÄ3%«›«¿<<mûf`âOFÍ¡Š—ÀI»%ý.okÎÛ
ï2—	�6uà8^¦¨m
M“QÌoú›TœÛÂT’%AÄ	ê„aF?r7ä	ó�õœ܃»ê‘ê€æPqy‚¬0p/€ŸÈª¦J
™u¨í8N^Ë 6=âRÙ§Xk~¦z©ÔtðW6 Šˆ‚$BI$"�*žQÑ:þš¾±6'­úÀ˜x;`l”hüÂbVR F#P›H‚
"lÃ0Ïç�ÛÄÀÇßQÁ;ùÐ;$¥F–€z�b]0SL2�TÕ$ÈSDRBÁ	¢w±}DE2€þuC¥nW\Ÿî?˜[ý^Ž÷»Ð4‡�;耨X‘•Yˆ x˜‰g6–(î¸V³P'yãèÍÉHP
ù€¤ÕêOTxÉyך¢w�Gâ�_ÀÑŸ˜ƒa•�x|ÉðH”)àXŽ
’˜AK†R‚žU C	4ò«�ÍM�Ú5�E�	ŠBLæ¨3Õƒ„M?æ¡‚²H2�ä…£Òç‹/^]Ý@Û»Þ�¨R0Ì’!ܪ(sD9HÜ|Ñóò¥ÇŠ@Œ‰Ô÷ˆ�z(9@
Ëí,8@²ªÀŒ¶!C�í¤ÉB™G=­Ó	!¨ ^´~këütê‡~onsàì#'à"@ªu@Ð
�Fâäj2±@<!^6€§P‹2Æ“9PÖEâ`ãîií<~<9ÑÎRåØ$˜ÌÓœoC©Þ´Ñý‹&ëdíˆ.qSL·' Ö˜Õ„[Bý¢Ó¼0 ˆÙs¢¦Ûi¹dfq(ÖH üÏÒņØô ì‹‡Pu«QÖ0ˆ£S†I�“Çqnjâ8«YÏ:ÜÐà·&iu™ó9dƒº6ºÄ£¤/çZ©æLšþÌò�éÂ4Dá‘‹a`†IF�rœ§*)¾*%ÜžËH�_qTèÈ·ôYÖ¶t€F4Y"?«êyú°�Œ`þMÁ¥ã
v[ùlµH”©éÿÛú¾_÷9Ïô–1=|õO9ëüFˆ?Ï鈡ôý'äP?Sÿ%õ X„�
2‡ûÿPý–ù£¡×f¿°”Ífp—§~2?ÊëR¹6_��ÙØ$°Ýí_·ý	 &£ú_�¯èÓN0xš
	‡óN	’�øµÓK¿"À‚c_ÕÊKDIELâ /Œ8bô[Š€(‰RZDÖ99uîLT¬°ŒeÈF	‚•ƒ�G0ç'òz,«buŸËP@–p	²™Bå¿ší­±½Öã#ÉýÏî&™ŸÜXp ­“âIÝ&…Ôàƒ>l1¼ ¼ÙÈAcp„à¯Õàx,ïH'²MŠ8�2fAdhþ•´„£•ëîسB'¨FX8ë9ƒÍÒˆöŸœüô‡„Kº!úàû³,)Q
x3Ot‡ƒw#�í@ŒKQc#LªIh‚yŒF%¸)tC©ÆC8™	L$Ë	%ÄD0BÅ,ÄŒJ•DQ!��Œ0¤@‘CZC°ö‰¢
bA¶QI§Ûþþ„?àžÞÿ'Y­û$Ý
5HHBqkˆ„Uþ×JžÖO¬ÿ8æЊ“)³c"'Ô|?ÚŽ}exYÏ
¡a4}o®¼qC!ý§¾ÃÓÊänäŒT¨eÞ¡º2úIP�
…1@°S¬Ï”œ«º6N ÄJ€„'
©˜•0L‚¦SÑJ
ödì\Ý,#|`Š€ð¾ÆkHnɹ”FH%]À§§F
ÓŸ½­…ÐXŠ¨Ä“	b^HLfdæ»1NÇv´p’‘@0RŒB
$ À�
K’�.	@�Â!‹)HL°Á¨z¢ÔA7óùZ!4îá¶<
˜Ý"áãÚ )©)h¦&)©BŠZ "#}Âiô:
c·ì\*¿wëÍsºÑè´S²ŠA¦…Ög;×æì)�RÌRHÛ,úã¡ÞY!P›õõ	ð°JìÖ¤QíëÜÕ�Éœ‡%³\ËÌ.—c’²MMtÁ‘§I�KPP÷ëxÀ)é=­å‘%®Gwwä+Ýcjî¿Q!‡š
] qL}'�O�ÙÂÙq’È7p†�A‡¸õb
l�YYØÊï.ÅUb;ĈdXCCýåij
ÀiÀKÊ œ‰ò¶üé¯Nž�p	-bÃTÁƒ
”‰†¾µDvÔT’O£Ä;+J'dMÆ‚ ‰‡¨“	•BAQ�RQšÒæ…Â*î2pöU¸…fN‚8�V 5ò�ºáá-﫳(š¿Îܵ
Ä�Rá h‚"H(X„?ÛžÙŽÈ KýÇBáÚä:\)­”ý‡‹hÔ°
|ù~ÏW�¼Üé?ãÄ@Û<ç–Eth®zúý”_^é[l1xñ7€ml8§ vF›Á[ÄÅ°©ÝÙž÷’äµg!4HšàéÎÚTȵÝpãà;›ëi~1åñ8
�Ä:"“
<‡•ä&ûkÂËI:$!&Òåöu:B„š@F ·ÿÓVïåêÔoNHˆH`Õ‘ V¶cY4eaŠd; Üä	ªdu%.È5Í÷p§Ü_i|[ý¿TûðDQßÞB1B`AA¹ ª(O©õOèíi ‰&Vy:&ª‰"OM’14‘1Ä€U¬2(Jˆ)àü¬*&sa”áE/Ë¡Ôiû2*¦…ŽaÜ€W›˜#Fwù29ê}yª‚H#ÄÀ0¢
j’Â÷ÄÅž´Ùw´³‡+=g"
®ÂH½>£ÌêF’ª §+Ù°S�µ¢‰¨ð*C&"¢+Ç0!®9Åý›ü†¹Xö4ÙýAõq,ÏëH˜6v†
²Bq’Í9uØÑà”äj�îëãöôÞÊhqb’ÁsÌn6E®yéÐyyza§¢²Ɔņ†Ù†7ñ¸™í{„;ÍpôyŽ“FòPÂ`gµ”nß>Pìï�ÖR(áFf6VbNI"æb€@›ÿÚžÖˆ&Ò	¬àJ[ž¶æ_–°€ãÂ1dÂù‘(¸¸ÓÔ2!ºˆ}Œè`àúÃêc!Š‘Jö"2iw/¼0Ñé-B×µ#÷œu”,GÞ�ݬ§wUTÕc§Z
•˜>®à@Þø©DG›œÿ®/Â&ø�®€:ý»šWýåôŸ¿Žâ“‚Ñø}y¼�Ã9ƒŒS ±°c¤�"ˆgéÂ6±¨/ìà1ê3NH†É,Ž§ó1|}ߘ5Gý‹>ˆ{åÑ!ËXuäÝ­ÀõÌfÔ‡qDö”ˆHÈ@©ÏHõiñÅL ¤€ïÀ¤Dð'ìCGY…I*$”Uj(ûÞçÿƒ2Ï&–Z®ÇІé%½S
âºýLGØ´d_Û°À\ú×Å´Øqj>Ô‚~då–Á•¬sei¶çqò9Œù$$’üm´Tœt´‚A^{ôçÆvLj+Àû¢|!
ˆ( *ˆä6d#ê
ZT¡ÕÛçÇÈ*—¯7n‚µç7×jØhAz	tóø§MüˆH˜�
mn$b°Zò«‰#UI4î Íæà,(BqÎ×N`»;JŠ–4—]%ÜaõÿÕ(&¨»út{àk$i1¿u§æ™,Ó¹„ª§��¶#ƒ‡}ÞÁ‰’ØeäÄZojhMüÞX1³oÃÆKnnò÷n™úš¬¬
–}îã¡~/#Îk2ÈŒ2†ªˆ¦ôëÒˆ]þœf¢ V ±bÂj±'¥=Ä ¹‚bÅírŠâ+š:qË›[
¨çÊ(8¬D)¡Ò‡'µ‹R}aÏøŸäö�%ØÎ|°õ5DMB¨ö @ê'ú²§o˜Á22 H€Q nQC¾d‘þf@#äÀªG0¼@€d*‡´tÄ
Üq9Ó½Ñ׎%¨Å¡¨M9y±Ãù¬@ü	LÔ1q€ I˜Î©¡
lÅÀ÷09PPô)E„«Ž¯au
Y{ŽH"è=£Ú&*"()h(JJO¼ãƒQTUQSU2AÌTDLÉ4L4œtÍ%@4EUÕQA55rN`˜§!†¢&¨f¤ jxÌY©¨"""^,ªªª*&*©¢" ‚® Ê$„¢©e|IÇ^…öfCøôû²¦Ä~K˜M/8'=¨ˆªªünai6��ðîØOi
9~íÖ¢ª˜©ª*=ã•ûýÂ!ÇUSQBªª§ÔP7ƒ}cÄó§tBr¨·ê€TT1xH¢«Ú“ËÏ´É8Š4ÓBƒ°Eð{h_ìQ}xѧ2ê^àˆoP©¬çô¿Ëø¿¾¯¦:ü\>y6Z ÒÄÀT¸ ÂÌÈXFßTØ¡º~ð‚–(ÖÕLúŒÕ’Š—ÃË»Ã}x7K;‘dU»Ëc‰¼s­ù„ôÀÆ"�P#qtð¸aÄð®tæ¾ß—>îJµ	)wçlbŒÉEæñ8‹º“²‰c´u“³ÛÜåîÖxáÄ)Å´æQàÔY·rÖÞ«Íb~xp#øå�³CÇ—ÂFÑM0oĤmj+*ÚŠCR+|±?Õ²Ôn^²4Ã! ÂO „¸Þdh!–ñ†ÖõFw’½â‡%�±8(ÞÈN^H_,íæ¹ÈVŒ†ìq�{!JhlÞ~oq¾Õ®FÓ|@ò®ÄÅ¿ÃѪQ¢£a¾Â
X’ì�¤Í@Ò$a;U•Ǿ̈́Ú«¯—ο?½—<�†‹Ñòl=¯kP±³£lƒ‡"Ðô´ˆb‡+laá<‹\©¥¸DÍkÑ@ðž‰Áœ=¿$Š¥A¡K(n\ @š{r¨ÆGbÍ)¦øš¤:Lð
wdÂÿuÀ£ù€4ŸïìÆt®ÂZ'"Ý
SÉ	­;àð1ÎÒÎ’A
û£$ó6w‘�
àoØ 
ræ\®áD戡šž»ý‘Q$ˆ”%Ò‘('¡DNÇUº){bԕ܆c@Èùñ�A¬�ÅJ‘WŸÁ¥Hb$€¤‚ ‚i¨iJ–
"'CkbÂ;;?ƒýjÕûãò|§ÜýŸ(%ÁR¨.â—ÀvupžÕ{Ÿ£þ—ü­‘"Ê¿à¾b¤žÁ#Î�øáÐç|>q÷þ÷˜¢ûÌ*HÈ‹³Eµ%b¢¨üwÿ&61Ü`Z$Œlɇ¸Í�|ö·t<Ó"D
jãbÅÏ;ûøS¾!ä|_Aû»ï Ô‘C÷â¢r\P(h¥„B!hÈ�¥`8$R¸K
Ð�Õ0KHL„DA$‘$¡3
SU
!Q$¤À@H@ÀA Q
’ÌdÄ„B…MB4EBD)A2IIL%B@EUÐÄ©BM3C@…RBe“‘UH�Aɉµ¿PØUZ5½å» ™?Œ=:f_Ö…ýxà€éJ4™LvªueÛ ’(Žä‚�±ôÉQGh¸/þ¡­éÓ
OÜhâ:&³IHúƒ~‡öSõ‡úxéÔ~—3Q­qj6~Áñ½xáÑ5ûýbÁ�ÿ«ÝÀÒR-	ÐPÐ{Þe£Z¤F�
‚šAJÿƒÜ©ãöpŧùÁX‡ïΟSp
³ù…
é!´T—C�Šaú,šcD!0XG‰¤ÔÁåcááõÏ7“ºb�ýVI
ùàëûÛ	 D7ÞÃ*ÒfYc0Q©Ìê„ ˆIeZ‚ª‡úadAHд„ µ$Ó›	ˆ"Á™iÇqÀ‹�pŒÈL�ø¬ËÁåëÚÇØèôz÷ü#§ÁÖîl]ì¡î"Ÿe�+U=�KІ[èø�}@D�)€µÂ.|yÌú0è|z;+Ñ£F�Nu7U§•ö#êˆ/·íÿuï=ÿ¡öö(¢øCK‹£g	H8Â
4ÐÚ�Ä$uþÅÀø¾,QæQ†^½’œ^¤±~S"$.þÚ9%6X
 ~¬)µÿÈ„v^Ï4”ã¤'�¿F^Õû°"ÿ�*8=xȽ’Pﻄ<[¸NÜ©€ïŠj~Ѫ@±A˜ÕëØãÀ9o”´âLñ¨·QþÞ#/Ÿðàa‡ôÌGˆú;z5§sÏåµi'$
XræT¾()÷¸´[ü߃˜ŽM©0í�CbŽ0mT©>í�ƒß§	ÿ¿³ã.ßØÙÙ²‘=&%G[’ûqkñmNè.ÚÅÆD8ƒåD°ì0ÙDŸÏäw3Úuõ�¬i†îXf}œÒóô‰;$$Š{üâXþ‚…ÇOnº ÜòU±1àkCÁ¶ˆFR§Ù%Ôhš9Ì‹FÃ<ÅÄTpmcŠ.k™Å7é½5]vA(¼-žDr4†àã#¤Û(v£Ï§qggòæþéEî�emþóŽ2!Q}dBãÿ�q>ü¯iú°�tñµ§U
ïKÝ<ÈKQžjb|ÂC�Pð=aÜal7Õ}z
!¨£"Ç€æxîwFÝPm««ìõeÚù7P[®ÈÛnA…µ:²U¶4LÑ_’˜±¤ýmñY$¾^”O†ÉF”
Q¡¡>Ÿ,3ðç ãW¥ó퇓ƞÞ~�¡Òä9èՌۅ·«á>‡Ãé6üŸ¥oíÕIU \Š‡Ú‚žrÿ>‚�Í'pôfæø÷:Ù�Ñé¼ék‹ïq,;côú£¡?ëKýÎÿ£gáþ󶽧Ð{œÛXü�µý;¬ÎÇôÓ“Û8ø›±»*‚©ì²n"H|Ì|ïú+¬ÏóÖuùó¾âBoÌÚÈó¶ŸOü·Hpa�Ô€ÿÕþÝÿÎùôù*ˆ}ºŸì†Üß’‹ÿ¿ê~—>¼ÿöý;¦ã_º§ó¦Õl7öN¬¸þ‹Æü·+3™ÍÜÇ©7Þ«¹ÇdÊD\ï÷o7ÁÝúƒ÷¿‰ýŸôùúFÐwþÝŸüy“Ñøï§ù^©þçû–ù±Ü™·>:Ö/aS¤?ý'ñŒ}¡ú'�õº�ßža>çð?/ñ�õÿÃÚÿõÿ?
Ñô4}W¡¾ª«Ëû
Þì
v#ŠƒÇ «¼ÈD§Ñx<û¿�ÿMÓ[5lßícdÚøGðw÷á½€V›Ð/ŸªE¨Ïhï‹—)ä'¿$65ÓùgúFAXñýÿ§ýiû>�·Ÿgº‘÷ÇÅêÞ?±ü¯Öþ7àã?~²¯0ê_å”Äž—Ñì~_Ü}ôغIK¨7ú^>72V¿æ>Àô»§åþ2!ïöì°[ÎÛÓl‹-?¸ŸøU}gÜÑ1IèþÎz¥3º›õôŠX³ðNßÉõòyYÞÜgynqÿ�ˆ¶?gÙ÷^·ùïçoŠÙtM“æ3Ÿ^@ó©÷]ûÓÆ;q�mµ_>MŸÑñxñnÿ)zžÌ“Øp~
‡6͸ï�z/Ïý¼?ïó>ì»Ûn|{ú—ð¿œïó~>Ÿ²ÿ§Ê—F>/±Œ³¬¢™=UÍÎ=øÿcùßéè}ñ5°{ÿÅRoIß
ìqÁÑæÀ€9Ϙ–±$(ˆŽo2_�—аûÞ.‚žÞ$>z+ñ#ËûŽ·½<Åí'å‹üªtßÅ›Áô[ãý7‡“Õø½OÑð]z뮺뮺뮺뮺ësô/7"œÈŠ~Ëý¾ìק
Na¿?$ÄÙ9"ûéH†ë}|äE+éJdº8xÍò¼øÓZ?Ïሀ©7é:<_®Tøq·¨µEù	I7”ü2O4Úž;ÊYV%ýälk9ç½þ‹æ}gÖw¿ÕËÁüOV`	OŽ*7ã/£”ßü×å;&'bð}¦˜6,B¸ŒÌ
Ë+osù"ù¿)	oâSµáb£ÿ�Ôt«¸¿�e­4Yøši,ê`ȽZeÀ|,{™ZTÏ\¤ªˆˆ�Lƒ9­©›çÊ,DƒfRÅœ‰Ž‚¡_æ�³í‹‹c–I¿ÊÓz{¶4Wä�çþ
wçbÓêw'ù±c™6®Jmb"ž}Š‰ÞmVc=÷ü»ÿÇÿé'œÄì
ûŠdc‰ÑG��øMè`%yë~Ÿk£ù7¹½á˜ ûì?­ûoèÍ.à…u8À)–¢Ñðÿ‰
Ñ鎗Ïïôz*Ïž/}ûö¸øÿºí|H¢®ŠxÄÎóû/Ý�Í–ñã=ei‹GH7Š‘r¸ü•ñRÓKË×�Ü=E*ûR/¥#=÷ÙL´‹…à‰ÊêVîÁ*ù³ÉäbôgïµpïÁfWByHÅ+”_òªÅ¤ÅðýêE7Ìy?¯2|ÌCzªõJ?0ö´ˆe)²öŽÛî³Ñ?Lpo[@Où¾íé6O7›y/m?Gó+`ôÔ;.Ñ//™d#èÿêH9¼Ä¡t¾�Ö˜üÕÑ<½µû/¼ü¶Íö›”Í=ÿ¦·Ø¯QY†iŒ¤QÂ#‰ÆæCÝG…ÓBˆ=Çéý
Ýþ×o©.Òk˜cdì�¦¿›Þ“«(·ùüŸÕŸâõåÓã%£�î5^"|Ráø›?Ô‹«e;Sýâ¨8‘^æ7
É!l‡¤¶ÿë÷)ýa¾çÉìÏD¼húá³»ÙÏ+ï}/èûßfŸ�×|×wþ�_…³‚a}9‹²ÅÜ>A¶a�#qüAg„¦Ú‘PÐõ}ÿöÛqa>|YW²M¯Ì§k	ÁÿŸåÿkë{6†Ï/2­>ëšñýÅ?×ì‘‹x9Ê‘(+Ÿ—¼ŸEâý/²ÿG럷õŸ�mÏ‚P‰“-Êþ%õ³;óœ9c'Õ{ÿO‚Ý9e’%’+¡ ©¾t<�ߎHÍ#ܱfs)ù�‚(þÙü“9*˜Ä°¿™§FAÿQC|UJÔUž8ëÇ
â¸U91Ãò)Ú“fZ0®Õ�ê2ÀAË[µ*|w\ånqîb›oné~¼ìŸ­ÙûÊ®ýdº*.ÄŸOžBöXsø3"ÿNoâ¡�èjÆSgú~ïç_å|Œ[Ç´�óøwlqð~÷ïð¦ÿßTîH»çÖ4hÞôݧû§Ê˜ÚÀÉíq1<ù}ïħGúþóòÿ§æ„H¢¢¢"©ÿKû‰Ôz?J~ÿŠSü�oø9‚&0hþïï}+áŸÜqÉ犄`‘Óüïóz°Ç*¢e¥5û_µ¾ãt$Oúƒ@z'M„Ü4Bú�0þü„MþäË7¥¬�xþÅ�›±°2HÚAWö=;ÿÏ÷ŸÌúš^þß÷¿ScÞÿoûš¾?Cú;´ðÿÿ1AY&SY*áŒ,(Qÿÿÿÿ×ÿÿÿÿÿÿÿÿÿÿÿÿH
!u0b¢àTb#�˜c{ËÏ»�¹5Úñ´ei¬6¯o¼³ÕùJ·Näky4Í[ÝŸ|Òö>�»ëêçu÷Þ„î9}´¶û�µ®¾Îî·Õf}îÉ·‹t¶ÎŽ¹D*Š¶í€PHíŽ÷·/¶£m!ÚfQÑôÔ¹Öö¨2ËîqÙ²Y†{&E«ÛÇ^ø»^ÓÖj¶»çÞû暢Ag|žwÝÊuÓ{­Øbû±ëÐó¦Ó݇w*:ïžç|'ÞS +<^ªV÷-‡O»WÓ˽æ–\Ÿ7Ñß^µöèí­ö¸_/aò³)ÒåÂ]½öÝà�M×yîë^€ë¾g{G]Ï};°_ ($ÐÈHô`ƒu©åÉÞð·	öݽö�zùî÷À™¹È›ëÞÞöÞªºŽó�ìõï=ë:T‡YP©A¹œ¶Àhóë}÷{…ù7Ýq·¼�ï¶ô}«�÷¹ôö}tð>åöú6j+ ù²eï³^õË|÷Û½èëÞ*ѯ¸È÷¸€QG'])ç×Nл«£è4
t<@=ìÁì:Õ>z�· öûuk"öj�W`
Gvì»Ø잀©T¾Ûëî×L¾ó‡*;ï>kx¸0zùì7��Øm°Dl ªÒ]·ixO½}»ÀxðélîžïŸs¯‡ÝÎnžö=·8Û›yÙ9ݺeî8€öÀH
 :
›àôÇÒ½7žæƒ½�#ÉœûìQëBØ: ¤t†‡J­0N>‡ß`Ó$öÃm_h
ÒcîaÕ ¼îåžïÒß}îvðô ÓJõ¾=ð}÷Þ}ó;»föÚo‡VÆí£­­WcÅî¹ÛǽgÍ�íî;à̽î[WwuÚî幤˻™”íöÜ­Û¸{8�7³ �¼€øúÝ®û“žy}öð>‡×­=뜻[^Ï^—µv‡<Ù=zëÝB°õ[]ëMìènp(lm:w[¥;M1w9Uîæí6;ÝÎûïwßc2ž¥.õžå‡�]·f–{bVÖuÞÜ»LÝÝ2ž¼ƒFg¾ÞúŸ}îÍîÓgw=¼ºµéÍ`½²n×wbèµîíÝËÞIe½€ëÞö\ö:7bõNæ5èím½ïwƒ§@
t{½§‹É•çÅGÖÙhÐksÐzès5—ÅõyÔé×[�ÇFéðÞ½{�§¸×J!-Ì;>öGwÎÎn÷®{æå)çÛ“ëi¼[Ü7z÷¶‡mž­õÝ;{¯}ÞæݼöùE
e÷»ÉÄÓ¤)‡OžÝpûÝн½»¶…í¢uÃÐßSÛ}†CÍwk·;oNÝvžót2Þ·ÜÏot´=Ý튛j—±ôß{}Îô¾aªóÍÛd{ÚݾûÞì¾÷³G‡ªÏ§�·Ü}冽�OOu½ïzðíÖ›|Þwœú9îïyíÞæœ]í®/{઻Û^Þºzûï{ïVվ痧4룯³®ô:pÍŸ{[ÝíovË9»�Ù^öuzÓ�'½â\”õõïnÇÉè£Àï‡^ƒÓ¬Ý:×}�»c×vÙN¦ï½·„¥-wku^¯¶ì-²îçWßo;“®íÑ’¸>åzze½»«¯sÎR€—»¸îû¼zŠúÛ`ú×Ýõï«ãÐåvé×fã·¹öܘ>Àîº_x]½½Þª]í»M^·»Žw_|•ö²6õÊö=\^ùÞÛÅ{ÎêÅ­=ÙËy»nõõZu'¾î·»—YõÝ+tìùë+�t³Òìnëïzœ6Û¬©pQ™ökµcßVÝ�ž»Ý¸^­Èã»»×»SÒíí½ìë;]î0ŽŸC׬ïn2±÷}çºtóØ×yž÷¹áç�[¦öÝ[kí�·ÇÙz¼áTt5­-©2×gw\ëWÉÆnÄu×Üôï˜n«ìëï]Û³Ùo@é|4»¾ÙuŸ|åçZ뽸G@Lf­ß|¼ïkÁ|
4Ý]¾à³Þû;ï¶ßW5‡
½ìò®uZ
ݨí:ª®ÝÜÑ�vÞ»EÜáÎÜ·-³¶bë¶Â·6
óÜq<Úº1ë‡m>çpúo°<{kËÁŽvã¡£fͧp�Ùs=w�uÜV®Ã¬*³Uk\Ì5îàV—§²(Þ9µ{	§ÞsÁ.÷W‚¼µÇ]wFg3ƒ}€ûÙ^½®ƒEUsŸ ݳCîݾkæóÇÛW-ƒ­ì=®ô÷zßl5]çOO­ï³¾�·>·‘··#¦_fìÞìì uA ô{œìôõç”±ºÒáÙšî]…Û¸âÝÖh¾¾·Üûg�;¸´Ý7»¯lÊoeZ뻬ÝÍìàÕeÚòîÑM­èÒäë>ÞîÜæßnû{š´Ò• cìî­£mj«|ß3¼ñ�Üzâ)è÷žsÞ¸}õõ÷�l€é·Þ¶÷®Vû½å½Þãm¼kÛ®µ¹Î—8îà'Þ}hÐ…(=ztzÐ^Oow›t=)ad¦S-©�›ë	JùÞïiV{‡NÛݺôu£ÁQö|÷ßAråvÕQfºh¡MU˜ h×v*nÌ„¯nîípt¯w»ÞÚôW©¤•�1wgkkíãï®ûµòîÊå“Ö¥âó°{oxév”IGi©±K�ÍNm¾Ýïwvîeºëo»#|ô=ö®k·m›Õ£ uØõ[§öÔ´‹ë}î	BM h& =
e'¦‘š1S@„A&€h&˜&MlDħèý4ýS@õP4“H¡@&€ò
z™ ›JzdÒ=Ôi“Q©ùOSFIé¨44z�Ph

¡ê€h$õJH„&F�4	©ä˜ÐLM2“mSÄõ15‚z‡ É?T2=A¡¡�2$D@§¦„ÄÐ&	 M0&&Lh•?&Bz§êzOD§ú˜ƒSSÉ4z†šHÄ
é©‚$„Ñ2h4M14M
˜“3SÅSz7ªŸª�jiú�#=M#FC@~¯'ÿ?ýþkI¶—ÿám+©»AKŘª“ ˆ‚ŒÒÒ�øìa_û2Ë�Ÿ`^’ÿëÛÿ~l„á¡6RXŸõo½°Å+^ªjOözúÀá·›Šªz·2#بdë87.^ÿ×­þNJ2[fª,lm3WÂð0(’û5mÕËBQd邉¡#PQWñPú�‚Ta!–TPž ‡ï‰
daûå§ô$ìÿ$îÿAÞu<Ï#kXJ¤Éÿ©Í!F0CVi ÖÈDäiQT…EPsìþ÷÷ο¿.åëû3‚ÝÆz¸‰Œ'ÂÁŠwâ"îŠ!Ë©ª—w©�{ൌd™emS†Ç^	Îö]�ðY J‚„@ôTÙ>¡8Õ0rý Ú;9i„—WfŒÚ¥JŒ–âîTfaK¡\¾"0£
kF3P蘙™Ãc™wu´¹9ÎLîÄg©ªƒ'ŽÝwÜï†wG‹#33‹zxX"¥äTÏeäÑnË°€f7ʆÀ9¬–a.Í lR�”C–N&2E’f˜R,"°Ž˜(0!�Ê_üxZ#ìE¬¦ŠÙíÖ×-Iu½ïyš[Ór1—
Õ;»%	W]ºk
”DËlo¾»<íWöo;=ðndú°0@bEUE ¤–"†¥AEF1›+ó6âá”4n,Éh‘BgÒ
ˆ²bVB«Y-%“H²Œ°ÊT€’5†Ù)µÜdI°b´5³-™wlÙyÞËƦõ]‰%e3væÛµÛvŠÚ¥íu¤)€F2‘)xL�0Í¡–•»´b¨³T¢7@ˆbÈ<"%ŒlŽílY+JìÄm[£T[FÚ) µ2ZU5åÖÙ»ˆŒDA	Q›•‹çj˜I£xê­y=›£€ÑåÚš´,0!*
àE
–"
tIs

¤°‚#*¥€¨/åßæªE&²IŸ'†�Þ~ÜåòÀ½>Ôj	»þßÔ~¨[DÅ”? ?Ìjã’:ÀhÂPa>ôÈA€Ì,*cE‹ï;&W¦ºž�‹lRPVƒ%¦á%b�¯ÖzÑaÊú÷þ®z�䶴d^ë¶p|{ÊMlÔÚô×y$’P妎gïåï35ÖI)Ð2çªp.c'É{?rë¤H) )_Þû¶ò…ôx0DzÈ&•¢ü³\ƒÐ6X(d™A†]"¸sÜ�?òl/1U¡mB¯øñ°øNí÷ý¾�§LgÓ“ü$4ÍÂmrc]5˜£ý:WøÏî¯9Ñåûë?àÃéúŠt¤b‚X¨“z=YFV\2í·�.whëfêÿÚpò‘,òµa=
RyX?:Jªª*¬ž¼™�¨ÄFEÆ¢AI2Â…gSDÞwžbèšF¤Ò(¢’(ƒÊXófeMLfeׯ5ÆçgêvE_éöêaMPâœ$Â2#ÈÔb€†aI‚Ài]L·$ X,Ÿœý|+ø´—–s'ðYyMdpâ ŒQdAÊRÙP¢Ð¸ßÞÒ~h¿Ígû�+ÑиW`)f�3³rÿ¦kîÿkRï¡<O)þÓþ^ZÏù¹þUy›Ç�ßõ)ôy�b¿Áªgéf�KôZû]	Æ!kÞ³´Ç‹š¦M‹V6âªóÃääýùQ{åõ1üª'ÖwÕvæqâúñß¿/ß»ð‡ˆæn?W%Ôï>š�M¯²j%T?Ÿü.ü*DU'Òцq‹¡«�N&…»\åÎæ‹Ú‰ÙÏú¯já
°pî:r½S·ƒëª.è~‹d£´B„ë1Ö$R󥪪j½;QsfÏÙVÊ·¨Úë;ú}RmÆI›…žo5´Äh3˧=°dá(ß2µ+¬j¶Qœrs�¯6ÊLü
°Ø¬·«^
]R©!�ƒEùª“æqÇù®}‰�⇟³É¹Q<ëóQOÞ>¡êß0ùùŸ©`2¡¨1‡ð­²d80XL
P�j¥§ÌÆ·S[û^ÒKg«­\Š²À%BÆ'„% ÍbÂdc7AÅŸ¶è2ß”ößzûMäûNŠiî=Ä”}r¾|6*åÞJú¾?÷;´¼DfÜ?xá–Þjˆ<¤zõ{ÖbDŨÈÿÊVZVTZ\…«–½¢³�¾íN“*ôg¾sèç<¶ùµâ÷ÙñÎ6žq±LÙè¡Þs0–:ÙŒgÅÇC‚4S¤WïyKcG¨öwÕ!/ î#ùy1ÃRˆ˜ ÚUU_{}׎:$rJ<é& qÔúÝÚ;o¨(Tl¸D)?ô£±$%
*y˜ùøÝ›ü^ÅÃÛ#Ê@õÅEI婳OšüŸG´$dAúMÅ	¼Ú%~ƒ" �ˆ¹
†ýüy¹oMYör9ÍÓ–oYë?ÝÐáã–�¨QI…ÃÆo~‚ÏÝwÙukg¹iš‚!�·â%‚Š*žñÃth…óª"
W‚›^˜Ï2E1"ë¿—=äõZû·õf£m¼}¾WÓº×ôºùÌëy!£\—ÿ�q\E¤oÍóLù¾2+èF[ØmÙ9
õöº¼ô¹#ئà¨DxñËm/xÊÜbhfYŸ1=ÝŸšR÷~£ÙëõŽ¨�ꈇêûŸÀȆL{ƪ~H}_Œ?1idãÂmvþcË¡ÎöÕ1r[´C?”Æ©�1	¬" y0Ï–²�GýrM�£ø�æ
]ENGò´Q†Í±±\ôòbIsÅòîè)x2ç	%‹�ßM¡
¥‡´+#	¿î¤	Ñ4×"xgÔ)à«‘ÙËÓþvЈwªù¾{îÚäc(ˆ’™L²1X’‘$ )D‰æðùóönÐöû—Ë�å{¡m�p•²x»®Dp“Kê©Ü¯qرáÊO:–”èrཊ�EÁxùÃ�®!(ÉuYù8ìóù,TÕü´í©8•Ør£â}_JðÔdÄ’kT”�ª’(Ië`
 ÁOmEÓ¥ˆˆé†Ÿãà…Q‚Ö×Ä…@ÑàÌ‹R<ºŽìÉkZѬµ”,3s%-h6&$¬”Bõ:ÀÁ8x¸åcHÅ)J‹‡iK"È8X)
ö¥xã'mâ€R²‡��Œ‰‰`5AfR¥0•þîdH8#D¬•«ÃS�,·nTS1†"d²ª5)uxÏpš^³•Ò‚t”rÕ(6¶4)mË1Y€²–˜ôf–Õ´£mM0ÆÃs&7pQÃD‹‰ALPUŒŒD´±J0´¹eꆊ0p´KJÞpbPNÇBnôæR¤²…¥µ
Ám³žpÙ¢¹`ÔÁ–,>¤¡øÐç“_×´Å/LÙ�"‚µ\ÌX÷Êc­�…Âc%T+,Bß"›´Ñ
«eeT؃Q+‰+˜b`V¸†Lk’¤@Ò…Lu.AnÁÎ<¸×kC›)FYÎÙ‰µ¢ØR–ZËRa“°¹P2á�1Ê*“.f!m(ë±ua¦Y™©\lR–Ù˜D…™fI0Š¨‹Ýt©§žÓͼÌÉ]]¨”(âLÁeˆS¾dÔ˜q¸¢>43
cÛ(aÆtÓ%x	æ|¼MRŒ•+Tm’A€Dˆ°	"šÝÝBÜÔ9#—5[gg��â$€1�ÈòÝ6d"	%HráÇœBÀ·s6ÿ‹‰d((Ñvd=ÞSN–‰/c®xÝžÚEÏ“‘ÊŒ˜(kEk çä–!ŠCJúù/ÿV^YÅB°‘—ÆÌŠ&þ“>¯�ãMÐ>OÏ×~8�¨<½¢øÒT@„Ñ&Ë>kwÐó—ÊáyË™*ª¶ÊtÂβ“1PX8Ópq´Ê.¹™•ÆÄÊQJÕr—0•¶ˆ¦8†ÑJ⸘âÅ…�À¦@²}	íØqx¥?ÂÐâ½`coÛ32x¸¼Zše7nÛ¥¸èâí×nVÛr`ÈŸÑ3&1“û0É:WôJêëê÷×±H²ÃiŒ�Äbœh›@¯¹¢œlÃ?–Ï/ã³öÏÏ¿ËŠüuQíED¦cà×…_½¦°‘úsrën·², 2Å›¿ØžO¡ã¾¨|äT¡>I(+UûqW‘\”·>X?t‘1š/Ñæ�îD?D]`'ë‚xuœC|Èï�÷²ÚD‘ßz6ƒ!ÒÔ‡‡»šwAý£Mônƒô@á×[ î‰¶±7ÁÄt
ñ2‚®	þȧtCiº{D8o /ÞʘÖîØ{Sâû~›�“â“åñg“·üùYæ¬yâ–Щ+"Ã÷™~ûó°SÉùžêB†d:ûض㶓²”¥(B„!¾t'¨“‘O¨ø.ãÑ9çvDò{•	Hˆ’v~»n=i»GŸ,=ÌÍO£ãC¶kÞz!›¾¥VaUÕ>嘵Wôs~C™]8v±n¿2oé_©!-9Ž	îÖÕvâ±,k_7{W—øþÿW¦²I‹%3*`U
ƒl,DOx{“¿Ùùó�•âNÉàAH#�P‡�óTåã“a/#�`Œ¤!C
a¤Ð‘I…"Kš!(9D€VÀ⚉�¹e!d•	aSl�€áh€¤6’`ÈXňòE³5›­ä4ZëÉ*ݹÊUÝxÞ^Uç’kÍ�K™„ɳY6adØÌCY#L0ÈäD¡
ZB	˜dË%€†HÀ…0²Ä†<$ÄcÍà§pcM`qB“Š¬2’‰
 %þRPO<Þ|iüÕ·W^Ú(’,š¿o®˜É	ZÊ[Y®îД÷ÕV÷óuÈ&>„6¬Ýªœ¾¦œ©Nõ¤¡ä[àÈ€!�.í—èßF.“±Þ
w6� LÉ·3M:ðÞG’‰6úWi”[�’P"[”÷4éâ
§¤òí’d¹kêÄ‚óN`ìTbÜ-½“Ïk�}(a‡Fya/p‹ämò•5“xßÓ@ãO�{Œ÷õ�žD!c$†ŸxìA¾ç‡Ó3;ùâjGþ
µ‰©©ƒïÅ]¹]Å4˜CqÀï8dÕS<¡¬ZCØÃÑë™äÑŸLÑ“(³Ã7ö¾þ]�½Y4˜òÃÃÜC´C»Aˆ€”ý
�:Ú¬öÖÛ™9:H¶O['<óÚž&bWŽ(‚žãÊC\,÷w†ÚPßu†<‘0ŠqÁÎÈ~„ÇèGè@i[›ç\6Ú»¢ ;¢u‰Ë)˺èZö,	çÔ¦	ÑônSt¦eýMQ
˪œµÎÍ—zY«uU‚£†ƒÿš÷¤h»lÉý”E£Y†=Õ ›g¨Œ112›ÚULòq0Ò=,-;„BRÔõ#�À”?0z=1‰.Ý Q‚€|‹u"�#Tý1X=Z�±Å¹ÉìщÝhh&F^™5'rÂ.i¡zTø> ¾Ï‰Ë9JùgV&|êÝý[¸±9ºÊPFˆj™hŠ‚
"èè‡oô u”Ì_
&¦¶ra<÷àöç1DU¡Î…%ؘ*Ä™3ŒÁÄ	Íø�|ðÏËõü·‡;Mè¢ÃÄ"Pd”<Œ?/Ñü8~•×Õ¼“ë-Xœã›fõ¨>ý³‹²sôòáëOÌÊÞü"å©ñ³S÷
`OœH‚
Œ¡ïÙгºO�
rèSÂýe„ø!ÛßdðAˆˆ"FŠF¥*IlÒMIK*!ÁëÀ”åÝ
ù}4­mZq颃­ÜFݧ(é
‡6.”RvNÿÆÇ�ˆžÏ…ê·`à]7]Ia„R”Ì¥Ã>�_Aíæä⣀ŋ‹	FËÞë°’H±-(¦"##�¡ëqY¨C¡�Ýãªp‡M*»äôÈ8#Á3Q»îé1ƒ}þH„£hŒ`´,§XÖä.QÊËgÉŠ”®\P5è�ýÔ3•>AØt<÷’ÿ?0Û¦ÆwŒ ”ÚITÄbǽšŸ
öª/³Üæ_‚½Wöþ‰Ù¬¤;/Á͹›`†Í¸¾�z×^˯�¹çÞ§ÏÎä’ÚXD\B‡R”~ù{Ž5¦f«‹Já¦QC²ˆœ3û¹br¼aˆ9`™™•íjÜÌ*Ëo�‚}–JáÃê¡©w©7ÖîùiT®©¦œASde÷E9pý{žx�;©@Z@`Cš”yAQ‡ªN
²É§Ái’	êσ×OfWÓyµ8ø!”Þ¾-¯Ó_¹œœßªI¼l‘j+Êê	„¶Ah’†w¢'û£"0*Šæ
׶¦v‡Ù¦_ÌèØSaG¸RæPb¼ßœ«‡³u5Uî,b¸k‘­àÃW
À¥ìÿ˜äÛ
y§�†Ñ”Š=3ÿ±É=¥Êˆ#Ò8éÇ;C.`ûÊ[+
�ëÂ9“¿ií“ÁhBigb‚r¥Pˆðñþ�³Hûqñ{Õ€ú½ÂâÂ0gÆo—n‰I!ûAÜ4Ý@(¸J«–#m�Àq2þ¥„ëÍÒ&’”ƤÖb""i$lE$´Úô÷}ªµ·v²Ic r †×÷m0_ËÄí½œÂñM) fË1I�–ÅÏ‘>b2Ô{‘­ñ³Û®¿¡Ý‹lÚµ¥˜¾_t*ªª¶V$FoŒ?ÄÛÛ?7<+;½ºÞ{q†atC vº¤-
¢‡üˆœ20þ3û&º*_“ölCfº|uà
â£êR”îîä¡ÌpjàIÃXŠæÒš©Z¼qq[e¼`ŒÈÅ‚Üç»ÞÚÕb©T>'—&!&”dXZ§°|äÜeÃ�ÐtüF9||ölýQânUÁ°†Ü©Äx�¾¾iÏ\™Ðpf1ŠÇªë�ÍuuõwŒ˜¨š™*4_›Öù#Wû®ÜQw͘NAÄ\—PÝ,¢9Ã9·“Jj¤µ\½€N7w”ÝåÀ
‡¶óÍæA€Á½je†¯O¼	d°õ©BÖVKÛŠe¦RR"�áq&'{�DÁ�Ë‘Š~–P('º”â<ƈTŠYr@?ì�”„ݤ±Ed‡IFaÌ.1dÅC#FXÕUÙ¹uu×…MMxÞkËûýäñÅ“žK­Ô¬¬Š@HUÆ_«¯RMx ‘EÝÚl¦Ó1PQbŠJCsíÃMi•`Š’•”*Áƒ,ëMDdWw`:YŠÆ1DAq+¦ã»)©™dv¯+JRË�8ë]L¦)ß¿Öq`Žúö‡µ—jÇ«‘Ào²„ÆE.í¯1ŒcCi)•ã¥
k±
]!kƒÊ�²Û´£"Á+àjà±¥jm¤ÈÑËrŠZBËaé&ƒ´ÄÉAJĶËiKˆ­RŒÉ†Rƒ(fÓG,™…2RRAWζŽk:C\ã˜hÝNGbpê!�x¥0Ì–d©�¸fjámiJ`“(Ò-‰D©‰‰cLÀÌm%±¸4AÁj–ŠŠPIj\ʈ�”ÌaRÄA¡Si„2+(6T”RÄ©`ÊÆÜLeMtÐQes0¸#eQ•JTÂ�m1+C0²Žª
†°(Œ˜Z£:â]Ýמ]ãFL·w6j€¡A(—2X$Á%Bë˜PT¸Íf+¢Ø*•PfhØÌÌÔ@Ë Š1‚+Œ¢ñ“vMgf3*ÙËMj±2æQ`‰6[´©³Zîàà¥CSc2!P¬ÛMMK”.”ɸˆ"e(#
R‹KQ
JžÊ¹aRË{²£ˆ¤ì� j°ç‰TŸÖ%£ûÎM¨Q¼{)Œr›â6/Mx'’\¢%y¹…Uˆ‰1ÆT±FÜÁ<´—C-2P,7!R åpV>¢Øj¬Ayv8¹À›“J‘Ç0Ší?O-àùHs“Ž·4Ÿ¤Â�ôÑU¤…T’‚
1bÀáã)è^Œ!U:\Ã�)¡R¹m­@hŒ
ŸêÚé@
ŠÿKÆÓÛÎ.ïQg�œ¡–Ó‹„1P¶ˆÐVV1¼f(q¨:ã›ËL�…·á©ˆ;ÿ8|H’�ÆrÛá¾s4•ŠDeÍß7I‚óµUT|í“Œ¹¹k¢JÈ’–Y1fH·WX:@S¢”œ2,	bH–åHPP�ãuŒ“I4(–XÉ( ²	(%
ª\-
!jU£A«jÄrÃËa”7$Ü…*ŠÁtrØ)`¢…¢R,d¤êâÅût¢3™VHªÊšXû,’¨FoS
 ÀCP¤Ôó½yëmãA¥©C-aŒ•~²••.i7,QEX«ZŒtLr¥e VLom0~rީ䘋ÓTN¨Û ±(@Ì€¢†Ed:r†5š‚ÁÉa¸5IYdP‚P˜�>Pàã·DtcÇGé§Eë ðŸÑ­Îôí¸@Œ·�võU$]³Ñò÷«`l$6�kÖòËiC|b±j
ñèûCD¼æeR ,Ô=~µ_ª¨ì™í;§IÌížBµXsÿSÏ\G�b*6’,’ͦ[Ç^�cXÝΛ×�UÂ8�/¯ñuÿº�ôþŠMðØ75¾pü5ý™|3î�Äj6•$Nè™ö`\õoV	&~o¤èF;;Ë{œ÷t”œ‚�äp%¶[›—S–4UHa\ºrjYÉtaP¬9²›ôÏ+óôN=»\Oò³Å÷ðnx†@„/Å.ß5·Ø™âz(ߦ_²hYð†Â›¢#¸ ±Êa H`‚Äé�é 8A*>ç2”º¡1ö¯�õ#Ÿµ(Úoâ¿o´øñêÔ®Œf�>ÒŽB”"��'oƒŒX:_{†ÙTaòqÄÛn[ ­·N&Tº-H÷éô¡zɳòz»Jq«[¿¢ª& ÈQöšÀðç¨wàÎ<ç¯
e ¬ìuß7«¸%ÃFn[	¼Ó‹
àÃëdˆ•ÐèíÄJø‚1ui		Þ£k’™NBg!~ÌÑCÏÓ6£‘[
ýIª«žeà‡—xMÿ7£ÒrQLÀð¥âH–G* è�Â�\o%%pS¹òÅ$„†Ý1ûŒÞÌ�¡@`¶Ÿ…ôwÍ<ߧ~ƒtã[íõoÂJlbÊ„ka`ŒS
OÊéÓïÎyã±—™g\ý½o%íÏ[Qu¬9VcˆÚ4¿I—ã1ÎÅw
Ï©ˆ�é½0Õ
êÁdšÉï†%ÈPÊ—§ß’Må”{3O4
ˆ,Y=ïl³µ²?£ún»üô*[•‘„8Šˆ‘6a!Å»ëËüï?R³¢ñìÎôþ·¢Y&åZnˆ%2[ÿ�Ù=!3¿åGÏý›­±‹â׉_òVÊÉÞñÞ²iO—Û“‘S¿ ¨å¹ñùæÚþ|߉ҮŒhyÇÔAÕwÙB$Çßë\KY™Ü‹T…A($R("Fÿ‡ëÜ5;Yo˜�Ý¿‡Æ‡áP×›+jNYHAhc¿·¼f‹vƒã²dËÍ¿ÎKSä˜ÉIêÂdÀ„,SžÌ-ñ‰@âa$&Á¼™J‰õñ�Ë?Qp¼Ï*-™t~ð‡d$È>ža›_, 0Íâ›2a1;ÿ”»	$!“义T¾ž<*D–ßßþ_¿ú
±ù‘“þø�nçã@þ¤߯Ë-lÍFêˆîŠ‹%NÝng7“ål^/áù7fØ’¢QûÛ•ÿ§/?'·õuÏ!_)ƒ~–=L=®›g8¥eJ&aC=×vl0á=Ã0QDÔà¶Q’¸+õÒâ´¶ûÐãIv˜˜Ž.Œƒ0sŠæaò÷C„å†\:4•à·OŸ2/¦Û[ÏÉs©F©*ÿü™â:Ð3¦½ì.42Ò¢Ñ{w ±Ë(§½(«ÓZÍœó77^
1Ñœæáøx3+““¢ãÝâ1UN+ce¼aˆŠ9j1+Uí´ÅUzã1ï™1æηs{2ºÍH*"Š(ªELAÒ6æJ0¯aÌlQŒ¯©Î)MÌ¥ªT–+
ÊÚ
«øúóÎ
&R®IÊõÕÕûýê{D+¢ÎÔ&eSW­)e›S„R²å¾aWKÇ(*KŒi)þÕ™”�“÷½Ò~ær‘dRmºÆ¡wW³ÄcJhÁ±½~÷káûݽ”½ÜW-ÊÂ
Îc`¢0é¬[—¯7c*<»†!Êp „/†?ÏýÜÅhпËüÿüÙÉ•—Ì6¢Ô÷ùÞ'ý»~2×[Çâ[ ”;	�?îCC š÷s‚HDkÏôÿ££éþžsp'ˆ†èòŒ…ô¨ÉÔ�Ï`µ�æÿ*Ç·ÛˆÙÚÏÆA
Â	_Ù~Ž¤]$�|­D};ç­ý�ÙjÅFywÿNkä2±5ÏuN„
t0ƒ‘¦‹iƒZÕþý2z§¦Çi„¸Òqºvóçe•Ü}Öqä¿Þxó¹˜gÚæ'Ki�10ôäÙRªñU!û åeFØúWõHAM�m­?[³s¦µô»\E·‡}û[c¾Ýö×®ÿÃðé9¢üñºëßlöŸ„“û
'ð;J¯0Öq^8ºÚÜüÎÒ䤰S‰yq&(“gG<	
�Y“¹ÖƩ㢉a+	æM›*#ÍD‰…è#°«šÄ–VØçh¦¥q4¹¢ØðIºö3¹LCí¶ÈùÑ¡%þ«Gîoü>ß#¼Ó—!S}•'�WÕbzåÉÌ¥[¾gojû)?í›ÛI¡…þìfW½íPãW|Î!Éß?Šç>U2T®¡J¥_rq¼ûî�4§˘k¯,Å[o	ŒÁ‘é¨"Š6Ûe¼}Û°âïàù¦( P¬”Mð0臊t–ù?˜îùÒDá*®]l¡XÑ�g»Æ‰ ¾ãÃ?ù›ˆüUÝsù„á‡qðˆÚHƒ1±Tû~}Jkw¤w‰�…0¡á(T1XªANk9þT2?¼r0¢},ÄOÊN‡µ<ÙÔü¢~K~H‘ƨxC—–
Å=
y_à2Oqæ©DaËÇad°cUDb2ú~Ã~lÈcïs/áíæ‹+�ô§>ezךgü]ü†H²E‚#d}—Ðmu„ÒɦA$„ i_Ù�ÿª¡4,ÍîÉïÆ2· ZïæÌ\£Àt†ÄÎ?è–â|ðIÙÉcoÕ|•ÇY5ƒËfw|R¨wq'IþUóÔÔð�oî„' ç+gÕÿ~SþïòY�=j0¢Ò�[FŽ~úÏîûò};ùyÁ>BYshaõJqž¡#ó¦`b¸åC¬ûÓ®)¯5ú3T5µÜÿCq‡
õRº­šè“
z�Úßrˆ`þÜê[ˆëݽ¿uS’M	øõ°—,¢ª€Ñ´¸Eèb”zm÷+»íXÐÿá2¡+�ïv‰ø;ø}’·
kTõ¬ì|ÿß!ñX,Ò7
4ûn
š6˜Ï“ñìüölµ©S+Õíˆ'ö¨��ƒC$Íê£Ó³±ú¼{Aº¤$Îî?LïÏb)UÖ7ùµÿßV»7e4*Áœê•ÈŸ=‡Ìû[ÅÌók¿’_¥¿îw9µG4SSmƒ¬¹iò¢30ù¼oòðp?šI“J3úPÕ¿ÛPëp„Âw‚#åü‡Xw”š¼Š•I¿OY†ÃëüaÚU?ûÅ‘“6(YˆXÝg¨©:Al,ªÃ>ìý3T$RPÁ™gm¡‡?£æÏRt²Ü|Õ:l|Æü‡£s$Ù]&cø§'×x�zù¾?æ‹(^ÅM‚¡»çÑÝéúS’äOJˆ2Ïøœ£áþ©:˜bšs:bÓcà£ï9ÿ½ÆWÓ¾á¬T;|S¸YG¹ª•Gù?_àû.Qfž]�£»$žæJ°'Ùv’ó²E§Ž"#š˜D·ð§þ_ñÓþÎ*øü¶ñµ½áåÏ<¦SV‡=—ë-'‡Ó÷Gh† >ç)�Ï×?•__ö^Ï—ô»7Iƒ·ÜÛŽ
[‰Pê—¿
¼qeH`–”Qû¡L#P‡á¯«àù>?×Î{�ÛéŸÔïç'¡[½Ì÷¥êŸ¯ÁŸ7k€¡;ŽßCÝ­YP3RÍÊ6+ŠŽ¦Ëï‚C}|槚},“ª±þéŸáÒÚlÏ¿Ë^2ÈGtÓíôZCB�f¼ôÜ^˜Òô¬HI@Y¿½_*ÊyB¢HºCg÷!‚÷
H…Õ!S+ùв€ºCÐ8r˜1ð©à‘Pó~;aLË�Û;|I¾Žj'q.š6›$baØ7úÝû©×[Äýýß;5F~o̓oF%ºu8.Â
ÅuÙ	¥Ž½N’Ïù`Ñð'@»ŠÆs³™’8w©¯/±Ö%¥æöÌ	º!òºBD ‰ë>Ä>oÎIŸîµ+%’!%I¿«õ^ý}6ÿú¯ï2± æ¨*“¤²Z	Ù‰&ã3ÕÞöЀùÛÓíÅÊHûY,_;¹Cú¸Ìfþßà4Øv¿ëB½0»øUž¬¦ö²‹ñüGa&ßjn§V‚ÚX,?y¬<Špm>»ÉÚäZ?·÷LôõÞ[jo§j(ùWZtÍû.µø6�$$žÁÿ=F
Ó31/F{Ш°?U1ôý<á`bS:¢N}_?³¯Ý�·¾|(RûFÏ„ñŠÈö;˜æ¨ì¥Ý«”åõÍå%´”–�2’þU·«®×y看t-¿Žn•¤ÔŠ%˜TÆKÅr’•ë».lráÂ×-ËE—ó}ï6·¦Ú*ô‹'1·9Dc\×NÎQ£šß/šÕ§ÀðÚƒ7Œ÷{³sÐ÷N�3„; š{¸ÍÌÊm·Ù7dÿsu¹¢ún¸ÆM)¤¤H°DT>ûß׸D@D�ùÒÿ:P¢‰Þ(áFSæ2¯¢ÉøM úH*Z1A@óÜ$Ñ?}(’Oo· i¥ÿ1Jÿ
CÐMVB8uþßÁ=ÐÇ�X�N·Àä’v “&9ž¾vÞ
é\-ƒk!¬à
V7Í ¦B~¤A€�~ÄÌ �û‘ƒÁÇ@ϤŸ�m«²þþ“°²6}¯ûè—NïU"mçæv?­w¯÷~Þ‹n…L•v¥1>r^Ö€c"ÆJÅ1•	ƒ€�¿Ó;GM;'tý¾úpÂ>‚c|P•ŠEý¨T?†Õ7ð�‚ó¥!§ÑA¦k1t•º¦E�Nˆµ~oá÷[‚,å*6ÁCÞã	Ù„°I¬Ä14Q`ÛŸx¢£\²TFïRSZ’žž·5š‚„`Åm/¶�PT¦ b©ÙeTŒÒØ1T
•ž‰1†GÔKf$«Ès•Ã¤hÚ!ÇÃ<¸åùníë\Òªüñ:FVLŒJhFút
‡ˆ{‚þ8Ú-‡U‡ýd¸ÊrñŒbd!Ïûyþ5‰I‹L¥7MþCx…pÇ»ŽÎYØà¢|µLª¦|”âxvPœ&›ø×vÒϺãuÇN4ñý[ÅþO\lÿíã}§¬
Ê�K	»49q:ÅN*	¿ÁëC¢�gu¤³ha€Ha™‡‡MÀÀ7p9ÏW9—N¨º	& ,ˆF&*–1"éTi³døxòüZÐ×y*nÚ]Ë�pY¾ÆåõqT4ö¤¸^-Ƶª$̪Cѳ-‡óø¼ÿk›‡,è²¾_&×Ï}ïX‹ s�½PNª!Tص«€U[¹WýÚ`„D£®¯/Â>¡”èÃ’x~_©�b™ztÙ_îË~œ<Ó¨„“:,¿;ñÍñ³†}\BÎX­K²Š¾4Ó«NJÎ>øÖ:”eàµÄ3
'¡WP·íxÍÅ·‡îW–ç)�I<².äŸ�ãBœ'äçω¦ZÊ‹m±{33%~½ôîç0ÅÓL"^={ëæÝ®Í_ŸÇ»LqÔ©·6·T7#•“zºw×ÁÝ7êó¶ƒÓ™Ñèâ¥_gO'>±-t‘âb[²`]_û,q3 5ó¢,ܬ‚Ab`GóñFþH³&ßÑò|µËn÷…#Ž �áý2Á
õ¡˜\Ët ˜Zg�ç]µáW[™øx'jk|ÓÔÍMÅÃæ7œKÏ/¹º
„/ÁÎòp�U9h_§™;<¤(–ñÌ”`ÄΡÞ×Í‚ç*(§®ˆ¬QtFD
à“�ƒ=èele}�g®ø^­õ¶£�ÖYíNÚrÆF½rQâ9GÅ\îæ…¤å_ÐÅUo¾jRÊ´ý•È·›�iý¨‚2jPÊÃ툂DqÄ“§7(ÈN©»
¹¼¾ß-wË�„Ü�õìz
±t(ž9úæ&cù©!„Ä%õ}˜b)à\v¥¾€î¤ÖquŠØÌ *
‚^5
º1‰?¥µ_j<û¨øáõJ?À2Ý4R°ŽÎaªþ­ñÇoñíõ BE8$Î$;óÎ;î9vÛrÙÜÑEÚRÅËR�Q fµL”+ub¿È:]S)¡PÊw¹²ñy×™P³¶
sªòAG½E?fÝÕg›ªßTÆ>¢³$’HÛw]À]ÀuÜ
Öî:o$ÞŸB™ýÒè»8Qåüßé¹íoñ·ÆïjÊ�]Vi~gC¿Ë¨ëdZïÑ3^÷eÌØ/>‰õUT)¦Rš­oç÷0í3Õ3÷5”ê…U[²¹a€}µÚûE÷µËŽªkª}²¾üó{ŒØmSvý4+ô6›rÑõÌÅz"Ùãh´è»^©¿ÂùÖé·[�ÜeVèÙˆùgœîÁpÉc�ÚùHÔ·´ö>ÚçpÂëÚÊþ#
êÌ´J‰>o)~
ˇ48k‰žZ%»òÇ)¯£3}ÛVÚªÉûVœ4Lý³±r¾ÝÖ�ØÔ´ìÕ„Ú.Sfém»l(Õ­ùá\ö¶Ëuº:5:­3.«u?³¡Ž*ܲ¥c[‘l¿DÍ{Ý”fS&ÕU0¢‰Jzu¿‡&¦z¦~æ²�Pª«vW,0ÚûEà×,qÕMuQ¶kïÏ7¸Í†Õ1Ë~šúM¹é晊à¹awf:-FvéÓ?+¨[fÝVWq•[£fáòÏ9Ý‚á’Ç;µìå2k‹_u”8avPÏá²/¡\ËDªŒ¤Q›ÊŸƒráÍâõÏ-Ý•yåœ×ØS ße4ã-‹ó>χäþ—ðß³û·ïïÛ0�’(‚lb4ˆ–™o•ÕoµUçªC$‘bÁEU úŸ§8àååÁþãë`eöæ×Jî3Ë�•?±5üÛä‹W;FÚœ-þewwÇÛ­˜ü<ÿ¦­�èe	�$GY
�Ó‚H¶ÕžZâ©å‚f^‚0X4";Ž:)vwíÐw™ÄßH™«q„ØV#
¦Mö¦ÙwO¬¨#·S×î»SÄ�öëØ°�ru‡�Œpƒ’�™h`j.|¿´gø1]dnìÎÉͧÆÞÈ�ghºzÛïŒÚ51“XÒÖ-Fjj"5#ÞgÌEcÆ1v”æ«3Œ¨’1§Jçù‡¹Ætø³:f/ˆÖã4]
’“Mδ«XÆ¡'Å<¾ž-çYX›Ñ85Zœ­-VžÖKÔæëWn¥èäêDN/žòæV–ŸY’lŒÌÆTâ3dÛªZ55/¬Äç3ZJµ3­-kX΍O¬jY­VYÛºîÉ?me+ŒÀîû)ÝÙÿÉýƒÑMRdaj“¨¹ÏyisFÖ¾†;øþ¿G
u¬Æ›X¢ûœ!I§{§žÝ³rœGöýùbR^”’I#ãúÓÄóüß׺Ÿh6g§¤Íƒ¶!¨^:þJ°1D9æ×
€ ½®,½9¿ÍîÜkJ.øÑžW¼5\G鞘퓸ѧ“ù±VÌ“=Ü—pÏ’a5Ó4DOª"Õ¢Š$X*²Çtεƒ$.â—2²ß#!9bÿ5¦3í÷´&|ÅAxaíf.Ìh¨?y]¯]ÍI¦Í²on«ÖgÖöxÛ*wIêaY!¶ÄY†6Ʊ±üjêQ6ùåëáü¿�C”õtuŸû¦ŸGÌWê�ðŠ+F,Xª4LÙ16­|5ñ×úN×ß}í¤&£c§/®–å®ó·j9~lÔ	šÒLÊ’’!%Mø»¾–½ž€€ÍÕKQH¦;9¯�n	åŽ3ÏÞ?o
ù�ÈoÓñþl^žªû½ÿË¿ð€h‡[åC×Tlûž�ÑóNñ¾ž°kC:ubQ¶ïìÿ?³Ë„ú{hÿ?ÖQ‚ÆJRÅ ÿ�΋¾O—¦û_¿å~Ç÷xxóë3Þ*ÅU"Ïö¡|?—§µãLÑŸRó(=EZ”ÈÎW"Š¾©9æD”?®TÔ’dÒÚ4�l¹WØïúzþî]›|0Mµ­øÓÄ“è`qÏÃݘž½ô»ª(ø
Œd=mŒþšTwxËúŽ*²QŸ�(ÅEYc?M§hß²ôœèS(~if\²*ÂJÄ&%j€
SQ®õ]<¸ÆÛØd4W
J0Á³ûì
ý�'zmKŠ{mëŽ”Û=ûô™
½Sã…U­`ÁU:5*?7¿N
DQ
 ž¾"˜³h2(²'z¸e¢„b¼H…ŸÈTŒ"	¡àÍئ¨‚�Ä“|d©ö'—é½ú¦³”êK_,¼‹²N&!©–ÂhÁTÖ—hKsÏ	ffüÍ쿺F¼MŸî~ÚƒæéWŒÞÇÚÖBö3uâœ3w&N0Ó&ºÞÖ‡¦Êù}�¨Ål„…ƒêÛ0·u̳ká?ŠÜ1ëØ`Ê
T‡hÐe�E•�_/göq*5 ê™ì¿’ü–�“CŸÝ!~ßQój¶XHôžq=Cè†t÷4ÔÉ‘æ;×�NË&tW»2ÕO@e?±6!cåêÜ{‹ep?–é�¾zAÒi�„C”?_$¯Rb'~¸Ö9~h®ÅN•¾ÔI÷A5œ«>o»�6*CÔÚÖ*lž¾j´‘eÐ9Ñ[Õ•|-럯ç^Å=o©6ÖÈ8þ#�ôxt¿t|ÔÐú$P{\ç ƒÔz¶þ'�-²Ú[f£™•m¦bÛ\þˆ/|(_ÂC=fXŽWè³ø.<Ý—0lK0;ÉÇÂ8éßù¹©Å¼}ü2ö}±/�‹«ÅXv)7•Ÿê²%U¡ÁPy6¿gÕêÎ'#nß­ûÜ÷aÓ‘Ãuý›ŽFݵ™~Yã¬KrJì•{\ŒS¹ãÊk£[¿´Gûà4Oò‚9ˆ'š«.H¨=ÃäDAUŠ‹'ìçËtËó[Æü½~§y¥gyrD¤s_Pôyb1+Y|gJmÞ©a}×^j©�™ùQ³Ñí.³RY2ÿGX¨~”bŽ;b){3šR}¯¾µtçuhR‘íxí1œïÞh×g�úöçÆnÐGG­ßíÌïú_¶�öÏÒþuŒaõ{«’Ðýª“¢VÝ^`Uvtù7ÛE¶q:Hþç�Oz‹Ú?Ë󼥚v;ªž	¢pÒøUA`¸Q
ìþdì÷ñR-øòOÁ
,ĉ–ØÔ¶[õ8Ábã,¶¬b
%‚Q…�úÝvñÀc¨T¨ºI0’Ùåß{˨Dõ›—]ÚæìßÜý^¼õ8u¦æÀAÑ+
�æJÿŸøWù<½N\í¥LäÉøX×Ã'ÓrùÔŠÊŒˆ¤ž4DÎ$(¯R¹¯òýÞÜM9í¯O•pà
ˆ®½=m¡Î˜êÛ¢Jðí[Mä ˆ¬÷¯uß5ñ˜öxdnü\é{\â—�7½[ñôGëšfc+EQx©Ð¾ÇÂ-üÙÕáü{|ÿ7£uµhý™WÛCz�n…Ædz›½ßìóõº¾óÊÅãQV|ÿZOÇžXÅŸÁ‚'ßð
ï�Fä ¿°¡á�ÈÉX
ôƒ¤˜7D"0¾¸gø}Äz\�`ÿ]ÐNβ쉈kÙöWÁƒl{ÌB~4¦’°"fm²š�µ¤([@cD›ÔSÐ{Ý“¡uA޿ж“Ý´_õmͪPCÆo5>ÏòW”UÛôB¢È‹:ª¡Æ
†§e˜{<{äi_ÍB¡; ß@ù�ŸK ¸‹NeZ_Þm¿imûb½i±eJžŽ¦}…Ñ×ÒV†’03¾«ž‘	Å)z�ƒŒu_xÚÑd(Ñ’Ì$0)K!ئ!91¿šÓ¦ITCߢ å˜�õëé¿¿]~¹òò”£x©úæ¯àm_�éïi
Qkgç^M$’Nþý¶Ì@}FÏ«ÆÛàãŽ‘ø׶(Ò(:@jxúi±‚HÈWè€Òh�}U„Tð3CÒ^¡…ý‘¨¼ÄÄ>ˆ€qbf TDÎh|p«¤D3è”I"@Pˆ'Xw�)ü'Ѩ*ç|7‡#éCc'"GÉÓ>“‡×“än¢q`Á…
U~jÁýŸ=º/þ¼g¶a³QˆÑDÐ(¨"âÀ”¨=ÿÙØ(XŠyIÚ§´¦âPÈ•'gÚ­Îî?�óð|{¼üø¢ùö—d°WµŸC½p-’J¥µv›ß80¬aÀ”âá“ò&03ÔáAÀªç(‚Žto/ʸQ2?öl࿶Ë«ÁÅÝ>N_™¦ïßÝË»»—�gZõ®N~ãêŸY›öÏ*eŒô¿é�‹-ê‡�|Ø»ŸE¼"'TáÊ¢õ0ÃØO™Èùü+"~8è¡ÿw‘ß²p²ºG]ýnUNµB
�Û;\óÃ/ànÒèüƳŠÒ
ÔÕÉA¡^ÌžúͺY͇šqÈX‡q?áî8ô9ó£ñAFÛ9\±™ýYÇ7cœý¤^2x,ay-5HßMSKöå¸ð÷X,·ÑØû:üzRdHQâÂŒÎ~›Rbq;UªpPé´QA‘:œ¬#9ʪ‘
QiáÙmº¸Ù:z„OsæÖqæòg|ÅëáÕääÏh¯(ã^úù>mMZÜÕÓN»/­ùJ/ç¢JêeÆÌrw3ìIÜÏYêðáå›çD8ÄšlgÍ´:¨Ö¸OŒÑ|ΛÍL4Áh¬K-9áUU::\‡W¤‡2é§�FíúåWSxÜ0´¦o«�[ã³|n{õʉ,�
´Ž†Û4è}½0nuª¸ô66wJÊç>F[ÄÆÏo'Pë²íë¯Ó⺴7ð<.QUª­òUUjëÖhÖݼ}ãb¤O?¿½þ
ze¾r‰›Ž´¶wÁåvµðn©©ˆ¹Çº•ª¨Û«›^«Í‰óî+Ôi²Nê¬é—Ñ�§oF—áÍÃm›x+÷mÙ)é9n«(«v©Å–iÖQ|s¯EšˆQÒÛµ•WÒe±Ì®ù£¦Ã%Ç›Ï�™-kŸž7ÑÛN%qpµ�8>K�ä‘Øp½Þ|,}ÝWóÎ?Ɔ¹©8îëêD7ã7ö{¸öFò}Ú\9Îó&ˆi¾–:NQrÄæÓÌý*‡L-ð•W©Ý—Àtz‡_ÉÓϲ~縥òÏ'rÎœ¡ª×M_*hÛ]½’vÎæ±ÞEì‰ÕÎ'.�)“¹ú‰±†`Í3µ­ýä?Yl\æÉ{šÝµ4ìJ
÷Q­¹©iíŒÕûñã_KW\ƒ
&ß?æùy‚Òå_oµw
>57ç~Gºñýœn͸lž)7Uz¿~Û¬V±ßñÜÚª¢½Þ«èŽ
®ðͦ厗�o¢¬ü“ÖΊ+u£v®¹YïA8úC£¡×ÆöÝ«W#v­­+ËuókÐ˦,/%iàÕèÓ(�`E{Ýte¿!ª–v·ŸË;óÇ'ùÑ
‰×ìԼͺö韟MË¡ð~¨7U:¦bo$xjªÙW¦|*ÕI6©¬{¸è@ñkÓÓUºÇšp›¶<§ŸŸ—e`æ�)µS>VÓlü5y4

o6{uÛ
âG[ò�Ü6z‘<È�»VýU[!Ýz@0~|ÆâãZ[©rMªÚç^¸õy�ú(8'*5=€Ù‡4þÅ€õä(Žô°óЉë+æwªëÚîŸE!GïÑ+lëæ^Þ†fB‹êð‘mŠx´ir²cYÐ5U³ŽæmÕg„!ï^u/W«MZ;©ýª8¼‚Óë~\å^=úŽsš!ržSÛ`O­ƒ·�™~:»Ö¨®H,‰×E/wZž}¢Àª3Ƨï>ÌïÍèÓ·«a’Ãí×ႳºÇ¹£ c
‰ÇયÍÕF†ßÛ©A.=ò]WT$ú$…x=–w>P�%Cš1‚ÀŒÞÖÇêr¯„Ó¬bzÁŸÏØ8�ìlx™Ç÷
·›´.¯ò™ñä2üŸ,Ÿ&ÂaÈ=MJöK.ƒ‘,Ì0°³ZQ€›Ûóq‚º:Ãâ~þšÊ/ÛûA?õ€#çDÙ½:}JÈv3'°_2–+Å.i8ß‚ú%tõP_­I¡2»êšš_óu€™ y^P)BÉoXˆ{`âÜ-ÁævìÞå5üÙÔÐ]ÔПUR<Ûüø7eNE¿œ0áqëyêMÊ•¾'ÅúJ#ä
øOß>œyÆàyó‘X=ž}U>nÏY�Ïd/Gä¥ÏEÁ×ý&¥2‚ýgò?)f™”}¿è·??=½É&Ì�–6YauŠØ`ñÜHTfŸKF¿×mñÍIàý'ýø;Ó⪫góðX#xÜçh=
G‰_ÛtÄ‘:W»XtÎß­Æ\™ÝøÃ%çÜæÙæ×CHN~Toùµn²»ÐÌ%Ÿeìýâ¨#HkþæCù̼†‹¸>ÇB9#7çÝ%“äƒÞ_N¿a7)Åùèÿ¨^;Ê(8�Òˆ™Lꓳ;¶G8ù£àã–(üÝãR~û®û/ËÛã!¹Ã‹áG0±Æ3ÇÄ¿O)GšL@«ùûJùá£Gø™–Oþz™µgm–L–Ũg“dóÐÚH}äߌ‡°R«alI‰Še ¢uƒzï­ÚCÏÁÉß­MO÷Íh„Üý‹ O#ÝöVHE&Ýÿƒ'õJ?Ô
4nj»*‰A~>í®Õ…Ê"W¥xÕPUƒæ	C@àõÏwǵO×ÃÏf³ÝØcN”¼0‡óðdû­
ÿ2Sûõãtí2ë³»ÇrïË_K=Ýí{Æ{0ÅE¦¦pßKIZB=Êý–6=҈Āræӌ̈D¦pMSxÖ~�äýõ÷ =5W¸t	oë†0]þ!{rET¥K”/÷hB…MG�|V‰éÿf’›»4åEýKö�:†íˆô‡8æLa§Á,“%Eê»~‰Â£'òÿKË	‰òòµÛ¶Í×ÔöÁ&Œ)[Ô[-Ü¡ùÙû“·}EJ(„�¹sÞéȹ�øH®rÖËJ�Ýèù	aõì*v×YÙ�Õ‡åýŸyfþ!!&ˆ2¥N͉œó×&œ*ƒÀ€o9xûs -2@‰é(”LZX0D>=#�"—ÅžÍQUM?Â
Ÿ¯ð=Ì9}ÆX�ü?àþÂÒÛmÃëœrvFöÔ^NXƒ’
IN8O_Ñ@Ù„ñM,>Àë†Í
Cß#ð¬å§¬?œéGwe9Cà@´×µ~ŸÜë[ôq�žßß*qùˆÔûDØÙÝÙ<9ôðç™8'aã÷å„ïù6yrú/20l�À$‘!65=wjú礶åt×uÖF’X"i6T©=5ØRÈŸÒHТ“ïçþsQü}©¯ìþ¯M÷µß&yçQTîõ8ùC¯ÜçÛãmË@ÈÖ^ã·Ôô"Gï‚QGû‚+žÿÍÞKüy°
ïGfž�?ænBê±È™ÌúÓ"ºe<ù¾#ˆŠ�a´fíi^'pu'Ùþ¦Ÿáêž7œ;2T§t0á	 Ÿè4”—"à’-%z±-ÚèîKE÷¨ÜÅÌ÷ÓýÞÚ3=Å=ÑÊø”aÖ=¬¼ÍÈzŒ)ãñ°?úÇ$æ›ÝQ¡Q®›øFy=ê¾"zI÷P›AkSÜÐ*3GZŽvŠb_ó×€@¿œÚ¾´³ˆ‰êô· Ç‰7‡$œà*ªüD^Tb#j¤U-oŸéˆèç;<¨+µæDPB•@D`ô2�=Ó.¯ÕŽõsœåìèÌÆõ^µ?‚§Uäb‡Qèäøâ&žh¡BÜB/I¹þ’ÓÆRP‘vÍ
'û6»½ät!7àãû�EµÈ·ËûŒéÑÄm¤p0�*“׳�Ñ:°´
ºÕ'u6Ù‚ïÉhtÍ539(;ù`<-§³ìöÄ’IDÁ\$ĘÑóü¢ñ!6"Žé?PÚ’ü§~ä�uO=‰�z¸¹}™ršswØç<ji” )‘j„ѧd×áþ¿Óû$¾ã#e²­Ù¾žü÷'²cØ™!ÅØ@åG!?¦­óØ=ÅJˆ¼Ü]¶Æ)S^)VáZΖ¾x¤wúˆ&Ž—ùò4#“2¶rØ'C¤Ô¹/4cI¬Âj“˜
4ò5¢}™Îñ›aÙ
½rÓ$Ä9Dz
±êê[¬+HôêQ·mìäp½î⌡
ãÀ´ë=ÿ5K,ë¡QÌFÀó9×2$C•Õ+Ö„³z™<@²Z'\†‘2Šfú̱|ITBST\šðiq5{ÚDs�´î"r€ýQMÑŒtA˼éÙp2Ú°P;aÜÜÃÝiƒ»¢]™«däúÆ;57c¶a#pÆê3nUPÑçÇ».—ÁŠÆg¤„ó÷Ëèólì+=5ËJÓ¤²ä‘ƒ{2baòpªH$˜N`A…,ý=™úÝ©ýØcŒý¾ŽÚýºì°åý»ÖCæ.O™Wø}`˜€* «>Ú¸…„1(I¿J».×i-,Ø$F¤;e ¬€Œ†[3÷KAF,ÆTP¨µdAÛd ‚%˜®Ã€ªBÊóo4,ÕtP�š¿ºq"D?!æ>Vu½ˆùŸøP‡„ÿ™ó°æM5'º‘ÿV›r´ÓAxIô7ù{MNýƒÐõâaÍ3¤§VÈQ­©Z_ŠY0%ùóvc�¨Ô°	RGŠk‹4�¥cae	p¡Ú²žÏV†ðœDL±Uq•�af\€€ÆÌBgñæ	…ÖÄq¨¡Ø(Xí7Y¦6ÑFT”d
«{)Æ	¤Òª^r&pÔLF´b<ÚZBȸÉÂÂ!…*~o+ÃÁY`÷äÀŠ†*65°cDN¿¿~VŽRҔ淟n6QùYá3e~¡úœ�¶ñîºéÜq²òO‰ÌËÀb‰œ8¤2Ò|˜˸¿>ÓvÚ2t|pÇřݖs¾éœï¬Éßw:Q2©ðpK”ÆĺÜß]2…°‚‚�_š¨N¾5G$ý^Ú3.E.àsçæ":–€¨×ó	²1†ÙÊI	ó8*‡CÓ~{"ÂM|í�“PÙK!†¨” Y¼%'xJ3âaëi‰�KyðD¤ÔPýü¿UŒ—øhêã„Òߘ�ϺjasŸ÷1O¶¾�pû£ì¦o7Šjz<Ÿ}�›î,*10ïé&#øÂ’
Ëüvû";æüàУúa]:í£NVùê«»îÊt)Ž*ïVÖGò¢Íñ[YØsÕU´ügÐâŠ*tWTñ�µÍ%’v/1q¥Ù~®¦¹pÓÂl(•�7s¶rëûž=ÐZ¿9i�Å-w×”\@ðùš´åÒÚ®]Jôz¹Tf6õQr/=lRnS³l4v°«/+u/ëp÷Q¾BþÜx|y3bü&<Ä”ú9ÅÍí$»w†ëî[Ç[¦©çºRW6©ûú4Ú_EîUèqÒªä„!3�67‰È!?-Z¡Î¡ÚƒŸ³ˆïLuÜcEƒªwºf»¢Õ¡!°™{j·ºeG²NŽðÀÈ”½jNæR©ÜRtÅ
ÕôM? ÍÉdýt8›’,¼•5ëþ6íÙnDvûmòCôSù²gT!ÌùsíåêzìëŸJj¢KçeekiþNš+ÕÉŠ5"L¸þ“¿
~3ÖAøOÂpÓuœ´òtJŸÌ¨Ø@]–qÑ“$à?�zžg'´þS'ï/œÀ±Oq°`yÎVHQIÍá`ÇL²'péÓ#õ†Dã$ÆÖŽ¾¥ò>�¾ø“†¯¼™R-”·bø&��({ۢǵ¤T©–£“�ÓëÅìVÊ*пëu©5ru3êÅȯ‡~n~oÎVÃÙ›®®SØç^ïmGËmy`ÖÏ�Â=ôØ{jÚi&î5`?‹;ÜèÛßQÏ*~63\vS	³©ÕÁÐî{ÕvUë×û÷è1¸M¥…€ÅBtŠ"dm©¥b¡½Ó»‡¹õ_ðb�nŠöuØê&áe(NC¥K’lÙ«>si]p=
¼ŸÑ²PqM³ÕBàüˆ]ò©¹0mœÓYAn%Íá‚œ? ¤ºXé·íÓWïÝ;íÔýßÜø!3ccOЊ/ÏÍŽ�¨+šm]bÕÔ¨õˆgF7iô¾'žÉS/é¿o“LÖO»T¼¿Tp®:‡O=”!
*ªˆ2”¥3蔥]p”¨ª¥5M4ÉÜ¢íóºÅÕfï›VÚãj®ÝÐéÊ·C[(ª¨ªw„÷öWÓé–+Ñiˆ®é4¥n´PíXí$ÕåQ5Ò‹'?¥‹û»ã8ééÍ
ŸQìé&ºñ}í´Fpnˆýý˜Òã_ÃXá^Ó·-øà®Ïãçñüºé(§p®¼mÊÚ"d)ž¦Ñ×áð誆U“œÝÌøYRÄFœZå)UÖ÷½ï{Þ÷´÷å,qnë«Y‘TÍÅ�ôk¶™ý’£_™ÊtL¨èºÞÁÌâÑ8¡¿™ÝÖhq?OEOÜéFwJ¹á«‹Ih9÷
ÆFDcÊŠ†éòÔçÓd¹Wy«Ðs݇6åÔ:ê2=|èñË ™Ü$!Ò‚vc7:ÖàRäT`dªö„!}­bxÏëCÿºÈJzW_èc8Ó,#g•uê¾1Ü+£5Îhă{á¶Æ!Á§Y¬v÷σY©îvû›/ßíéŸ×¹­òA#ÌÝX÷YçXÎáÅl–-ã¬]éð³Î×Òª6·�ù¦æÖ{Æ2æ"ß‚Ïj¼ô횇èºõwêåtÏTÎq¿/QÞÖ$˜ñ‰§B]¡ã²µ’{ì¸ío´iw‡ÏÝi$µ¶}ðN�:uà­i%�«Š›]ú៫ø?]ûwwÄÁÎfg:Á׺6K7g&‹A™§g:­J¹_7‹âp[Xd¾Z½pÖuÝv‡z<÷½»Ô—8|éõÆ><-»ÉwK~®¯¯€a®Mˤ"À&õÛÂæ·ã·ÏAž×ìîÜ™qЇÈ>®£Pw¥RüÓVµWŸ#„?dU!:ÖDI÷sÁ¨Öȃ=?—âp‰Ä)z íCÜÅWv\„’V˜€£a!tGŒW úM®_\¹ž–$(òtDì4Âg÷«z'õfjFž^‹×›rš˜ÄšÙÒÖ‡
=—Ú`ÛÀÌÈ[_ﶈ
8	¶NêÄ
5äÐä†ÑÎGVºk‹×RÇ"i
Õþå$9„:WSTÀ9¸ðïÂMF×™ H¡	Æa&YAÕÅšk��ùM“æxåD
êõn5@j AgïÛOŠ!˜†Èk
ˆ?Ÿ‡zý³noq7oRþçqÓg®næzgJóa§W®©×H^Ö¬;ñsªcŠÔ­eC-á•Y�vláâó°ãŒsªfpÊv¥4zL¼aDÇŽùšÖ*(ª±—šåEÖÒÕ¶wL»*ÞÙÛ	¬í¶qÚéJ!"“I:»Ìlݨ>²þ¯4½Mé#Ð,¿åü°ÆŸyÖªp3Û¿y£MÞöÚÕÒhnT\úî��ä­`gŸõ×Qu
Ù¯÷ò‚Ïü´é]7Šú”ºzTÐ÷§øzÿDC|‚ë
h'R
×// ƒ�CŒc¼Cõòn­±êáÓ¨1øi¶�Ü/KSU-¢‡ÿ|jë ó®4ך™fsšöÛ™TNwÆg©5WÍ®gJY�àA?š# oϼü@Cägâ!­ï�0¥!�T®r0"A)E�ª½±ÅŽn®¦{á]wšé•fá¹»Ó-FƬj-{«‰j"ßÕö¥íãìg3gE5»R�³¥’ßð0Y—z›‹Rd§vNáÉSAÝF^XÕ¤¼b‡í|ç@µB­Ÿ\\b˜q¢rͪ9id/oʺêvõå[ÝDèJ�ð•N8ÚyhOB›¤vÈtã!-œu*ª©ëòx[k5_Äòþ}¯Ëüûöm°NËüÄC¸M«K�çñ"†ôS!_òVðü<ë){¤ïå2~…ijÒLNm7ùæ%q=�B¯âÈæÀ±[\ÿ–ÚÉ•íöÎln8Hô€zUŽ1LC”«	Ëè÷Zs GlÌîÌÍgv'(˜&œ9�ž;Ñ E\ %Uñ<D:¼¨ÞþeoãìÿÔé¾d‚Ú¼>ŸG|½8”ÎBoãŸùð?(|Þ¦%1Ö™ÆÝ؆݅0yKëô²Ì�þ:_ð¿âø_hðîÜ1mÄéÓ‹üÝØ�Ý–Åa™½ÿÂleÓUG¼u²Tvh’˜
:„QA� ϚϿ*"#–ˆ¤š,c†ú~Ì“�-J–
ŒijÊq'J†$¬ÄÀ2	#hìf‚$8)J~˜"mÆÍ…¼BDþ£l¼¸ž¡±×;¹p÷{#òn_8
ù2ÏÍR|�Ïò�¥u1ÿAË᯻S¯·róŒ"ô’+!
¤CD
²ÓTQm¶Jų!Jœ1mU@E¤ÌÊb?3±ütj8!¼ô0=<‘ë\•G6K_®É!š58T�Ê9JÛ;‰8Ë�Eb†V‡l§�¤RAdfÀÛ2Mï
µªÜô’æ5“E±Qà@ІI.ÕúÔÐç’L’nŸüðÕ¾°Æù.UåZÒtû­¦4ábˆt´ÎÏ"ššœokÿf8fåSdàLxÿw§q!a-Üahæ-ú¼yæÁtF“iÌKåcn…S6Y I’	á3ªL	†´ÀôìTñìÆ$I¯9²Ìõ9PY‰á…Ë%LaYURAI¨ /�;¦y}|ÿI8»Û¨Œ›Íb»"·	.�Ðù¾o!ïÏÏ‹…ý¿ƒ�ŸÅ~8mÐëÛá�óÑéì’IÕ¡–3r|¶T¹Ð~Vùt}ßÀìÒºÿ~º&½’î¥]A¼­žâ îÝÜ–öÄs•\ÌÌÿþyؽ(¦-YØ[´²z»ßÄ vS�Œ*(?˜{�—r‘s�Š
|™Uêô™Àóìx¿ŒÉÖHJ¡¬“˜�­H	*L
`$Œ$˦#Õ-ŸøÕßüìÊhl'O…xŸåEõ¼eBDvìöjyøN�š ML<§�h8X.ÊÙpÞ¿ÐNB4éà�ªÑÈ…E~+,õØš9@âSZWhuÚ€[*"/ÃDz}iŸVïz ƒ”EDø›QÀ)4áÞPˆ“ìñ¡>ÅM®f,>$ª©
ŠA4ÌLP
Jfˆ¡98ïUCz‰@¿†â’›*Äw1ìß²›×e‰ån…G†@("*ìV&GüGG€ÔQñˆL×j4z£m Ê.êÇQœ„HÊ)âT!¼šdD¬>'JU]!¾‚rt—üôŽîéH z´”›KccR”=¯¦TT÷¥xA~´©ÉYÏg°2(¦•¸~¹›Ê(1dTD Ô“‡(œÇBý[¼ÞKäé<ÉQ«{’3®Th<êÁ�{�~ç¤Q+õ»Jxl’Ê…nþÆoÊu<Î�Ûß®ì#zûpÆyRoµ»_h1óCÉ�°] Ïbö-^Ø$	Ì8lrqÿ@rc6g€mqLÖ$¯åLCzëÛžùqA`Bu¤RÆ%ߧ?§
Çèæ¬8­A?=·:Ö®ççºâŠ=ERRŠY·‡w)Ý2‡¡ˆšO°¤º‡‰‡•¯œœŒÆH#ìNÔTpJÚæ&Ù¥$axU2fh¦[Ž¢SN1®HžZÛÙñ.ÇŒ�É'èúá§>~Á€&F3GÞ°Þ†>tÁ»»
œSsŠª¢‚ª�ú?y.‘ªðçÓàcdÍ]r³»bɨswî×»8Óµqõ3n�½½·;:ˆõæ6½dÒTÿ5é⨠\mšù£nk0vÍIÅÁ¸>ÁåÈÃÇF�
Ò–Ý£
I�(Âà:‰Ó‰!<õ%ð x³ù$_ðjÚÓzœ;PR1¥�tþsŒBé~bxØx#ã�ÜÛ~ô}Î.Y°ÅËÕnO»oîŸÆxðʽª¨ÌV-¬+{Üj@T‰÷ Íüûi­ˆ/œµ™ÃœÊVèz®nNÙ-!kÛÜÁð¨ø1TµK>emz:Ù0AV�†¨åøÃg¥ïõ}•-F ž�
)pJŠšE8ÖÌ
¨)ÆÕ?‡ùxü¿g×ðÛ�º™{™ÙÆ<ÙË	ˆ’[I=¨¤˜øL4Ïé_iÿë¾öڣ¾ð‰Àˆ@o$‡a�öµÎ3°‹°„Ä›êüz@Ä7¨â\îáéCBðÄxÝm—csg¼fG8§ËL7B+³“¤
“ª#Q’+*‹¿6uÝD%‘Ç£µH~±J”Z‘^ðzŠK‚
ÎsÚ{J
åT*€5T{)6‡¯ã°ì0Wô4Ù@šÅ|¿Ð. 0„‚ŸØOŽFÿÒjg}Õ‚|:
y�màK”„`À�¤r‘»;;óWñ÷S=¿|öY­kŠ)"LfD—P—½.°qÔ@LM`ª³Z=‰KËwÔá_Âç»!Óσ‡®*3úÝåiV_9žˆÜÕ%±ËvðÙœS[ô|š8èk“j

xŽ¡¼D$Fðª£IxaË|“Dˆud!@T–™Mã91±�|ë†Ã
Vºjœ¢¼‘GÒ˸5ÚÏj5<_$÷BÜ3óÂmÚa‰¨¢”¦ggË&rö©Ë2å?ÅCqZ)…•¬¶×fü"ú!ƒÖjuMny¬®=\[ú÷"sÏdj¶Ö3Æ*žZðSí'dgNÍ]«5’ˆZ#¾~llúÉË›A†ôÌk´pnû™’7›\ЭÎ#‹«¶™’‡Ì,ši˜ÇÅBa&šÿ;�XëˆtÞ±t,ºÛðáL’?»Œ_LG%Bdæ@êä–3åw]L«ÞÌöÝE±¹úË_	=#]Ü[e:¨Ã+¾vE�WÞ‰¬Â—)Š+OÕËES=èAW·ÆQÓwnZöêVã¯Å6-'䢤;áå¼µçfÍž+j)¹ãÀdrk
Ýoš‘ª¼xý«ÑÌ?BÚ
(ikãŒÇ
°ðb}>VnlÆ
Ç;cÎ
21@›ÁJÇp>Áoºãí Ê�ÉGÃ'—°É[PFÃF�Ë9©�5‘ƒQÅ«wÓB&‘\XjlZq‚:I~ӵߘ!¹,.¶óËàBóož2a¹ò$®£DŒ°¨’èQ°QÎg+`ÚŽ¶©
W,¥hÖ1E„é±ðsdR®	è°¶cjÑoh*%h ÊŒ€³¾š“Z×U*Š(öÇ \-Œ%i"þ§^Fë± ¢úTÒFù¡kÊ*àd™�ôR&’ĤÜÃÓˆ\‚¥�'k_sÖû±¤�
ñã	.†þÐÇ}.%¸² í‰F›$“M
³H)• ÚS�nðä�˜PjBT‚×
×�àЂü°}´Ðz’q`¾ŠdYl7¤wd½ÆævåèŽpDWóµ±\Yg'°¦CÝzšÈþféɉ¶ÇämÇGÓ9Óå<ÃUoÙM:“eÛa£9=qƒ:L#+®G¿S·�)Qî¥÷GÛFнÃv‚è}ŠÆÏÕ²ävÅïsï	„<ÁÃvãß×�”ô$R£<¶…¿\Éýª2-ÊI@w
\+_Cž/´d&Cç5wg¤ß½¿îüžÿŸûÿ’]äÛó¢E+Ôù¼‹
óR"!î¦\E»äŒüôòÍê37•�<Ä¢SjLF!Àʨ¼Ä¡X–=EeFVˆ*/˜¹rôì­Ø©QIÞLeÕUI¬)%$ñe-V°Ö)AtáVòSØê(QnR¥Q‹‘›
iÈF¢æp!±µë%ë8Å2ÃA%¨Í3¨¼kVg·¸ƒ|6hÖ&_b£ŸhÇÇÒ݆õ3|¶3SSR åž'4§·»Àxi¢`ü£úÃ�‡&~â>Áe¿zW¦#òêà*A¼_û�»ƒ|@/ö¸¾Íasÿ'àäª×ŒFäRíÕ$’I@9ùƒõ %
(üVêW <ž[Wún½©íBBBBYTPa?¹ôГa
IŒ'Ñimm¶Û$€*¯©�Å}L�óz¬‡„ŸågaãZ/‚‚>º›~Yý¹[ݽÆ÷�©›,TUîÈcºž(kÂüþ&:88’8AèL(˜kÙDƒ#Mú¬iż8s7!°Œ$$c¢&Y÷èbÄ¥NM{¨Î÷ZUä?Ð<¦Gâ`8TyŒî$‡ÙNÂañ
"!í>i€aůǚc¦p÷Áaæ~«Ñ_�l1[sÜp…¡JªªŠª¯ºÛjð¯6ðo³‡¾Ï<õσÞ"ê¦ø�A•gÅÖ�Tz¦æ ¢Šè((J(3‹½#cãÖ@˜LZXr	ÖWÇãò{^òKdDCí|AåÝKm¶Ûmµij«ÞßµtµV–ÒÚ[KhðÊ?#èÏq朠z¿¥vO’‡x†D ”e�/Å„x<îLE†52@$8Ôž‰PD"¨D÷n {ç.ž¼º¼¦üo«Š˜­E.E%–‚Æ4/qÏ´ñê7·íï†{Þzs)効-W–ÃÎYS_Rq7ä苆‰£TUUÌ“…Ýxà8Lƒª_(®�PQVËÆ\#E–¨9ƒŸý劉1µÅa
Lóícô9DN¿®/ú¨wwöí¿‰é¯&¨ñ£½û~ó>><ÐݪùåXù®¹¢\é„cÃç§É?P€OŒø¾{î“fôÇ××è»5æØò¦ÀÁž]8ÉoCOšiK„ša™Q�r$¢èEºÍ]3Ü®¶�4Ä(IÄîCËÚ(²8kŒ„ëˆÀ~šnõ BŠìJ   {1‰Iï1F†ö’íèm$�
±FQOáçJ~™”c¤=•*¡u|O“a7¾zAÛ´ÞB”¤<ÿeÏa6ú§ë&
Ý¿�º{žàI	eÔÜ3WðÜ�h£¾ª/ò8xtTP†h%mz³�'¬'þ_JÎaé¤qˆ¾´°Ûã5ÎzUPÂz„ëv”zÒÂ�V¨ƒ¯rºß®Šžq“jS|Âˆ:4(äçz`¼5/»+Ÿ]¶zÍ
1šL‘&Á®Ø{äSùâÍ©2®\‹…¼u­9oïÿÊÐÜf*yï<Ëow
‚ŒÿÑ[¯éVüö×à”ó5XÁ+ EšÙÖâ’e”[Ÿ45„vÀírÛp°\Q@BÔšªÉ¬Öٖɵ›5®Q«u›b�«š·WO[¯-±´YÇ\¬ÒѶ/‡ßØyˆlÉËêÆsFß�Ë¥Yeh¾e¼:ÕôtÓé†üª¸ÐY‡¥�Îö(.ïÓ¶åûjæ/·´äÚͼ·•»hÃ1�
;:žï§l5
“v£´�¿t
~ªô²é*W*ˆô°ÌÈ£*y(…'ИŠï›¿žŽ€�R˜U‚Øæ¥G.V×Ûre¥­·ÛÕúñ;á=fþå:ü}ºs&•Ðµ8S¥ÇkŒqæwŠÆ"~ü"H½Ö†"žÅ
7ö9#9æ¦ÅUUUQvuÍ<ã YëÐêëô¥×Fáʾ�Cq=˜Ñ’�0÷j~Ë"3A•ïP{©h<‡<úl ~C øg*ÖñŸ»«àEøÕOtJ‘I–•ù²Æf…Xƒ
~äõ{ÄÕa`õ_7îíÝ�¦
}Å´ö�ô<¾Ó—v·ìþ,,Ca�ê‡mñª¨ÅT?–ð3ÀÙJT��$dFy~ŠÅÖÂ~àaË>«?<:0>*¯Ž¼S³>¯'ã”L;Óª\'!;…™'ßùéí’(õJÃùZǹjøËnàfSFsà¯wŽ©XkÓŽ8˜˜¦þß×ëörÐúÐߥÖzo×¾
ú“™€oyï8ü
¶ªª¯ìµý%+2æ[je¸”´Ç2Û{~hNÀ~G_Ý
(Ý$ê§":]4Ý4�Ÿ‚ÔH HÉB‰z)„¨™>�}C3HéÛù© ;%Ëùrƒzr•Í¤×ͯu=H‚Ì)–ö#1©’Ý9ŠˆzäéWsÞßy/ic“Í&W2ùÖ·!š‹pÙ+È{zúÍÍ¡>2&
±õqTU#'ì9*˨¿´„ÿÄ�Ä„‘r“ú&Û±–/tUeRåJŠQRf€ñIUðQF1.’
jdá…t(½·cD93ð;–wI3Ÿ™ƒð/òÆãÚ1åbÂ>ž-ÉÝç0=<½þ�â
�a»Ì#â ›Ômú'yôuvšÕÞ J»n,ª4‡G§¬«ëyw¢HÒñëäS´óqæOåñ(9àÙ/RBŒª½à<Í? ÙàÎÈ�&Õ>~bÊR¤J›SÍÓ: Å@•"ÃIJNpl{ôB=º1ô¥~CI™‰öm71AÞÆbˆ0,Ä¢ÿK²QÎfAU4x \óa¹µ)Í}’Ös>Z6"£�êDX–PÎSšÊ<¯õù}ú	Í)BuŸÌ†¡¨î›NmX‚„`.TLt‚7ONùNJ(2ü=̬Ç:ù×�W[¹Ðßg¦ÅDÀŠ
Á¡â÷
Z>rþK�S•:o�ÿ(
ÛèL�„	2Bø·ìyøÿ£{x €   ÀA@À‚#@2 "  @ÅUUbÐëŸ.8‡	þ;J‘¢/WN�ïˆ|©gÕØ_ä…ô§rÁÉ(z@h²¼p1¤r
0ׯԬ¬¥
4~€“Oðñ‰µ,®ž‘I(�¨~
ü¾V³i9DAAP•Ñ$ ”B˜y«°ü¥íC�‘}
Häµè‘±è36CÙ^“EÚ{ÿ…øwT.
•±G3!}|¹(u°3E&�©çÂ`Ù6ý™Í‘5 Î)¦)2òB3úA½ÒUCìQ9uâÌèÜ)®> BD:=Â~ÄCÑW뤖Dö=�¡”MEš¡ÛTæ¡ì¼Ç/s„¡HÒell°I”ÖŽ>*\Æ[yx=‰$’,ÂóÇJªÓcø:þÎÇW*®ß®‰
ó�J}ËëNì·§¸
ïéöNý›N’½émGñûxx}ïŒIŠH6›wp)ä§Ñê
»‘zÚ©âæ$>Ɉ©ô-®�¥+âÚÉÁõaZs<ï€ëå sÐg>ÎþnmŒ’„$šƒ§âê­Ñ8g¢�pÅÉ©ÓnÑêQ݆êZdétýwüÊbÎ uâªßÞ½ýêD‚º„­Ji¶:½`ŠŠ¥ÈØõuwW‡È
›[R»
[ÙiZ¥Š�
Rsíp;5(œ¬wƒØbï{�Áf_\žûýbPõs
)U¿ª†"‹C¿¨ßC'o-¿_ŶˆîÜÓ¾/€ŠT=ëyUÈtñçïã‰VƒÌhðGÔä§qôwL¹Q»zÄì¢ã_.Gª­\f%7¡áâƒ.¤*W
’¯ó�¡S¨RØÉBÕöJ•*T]ó®Žh{Ø.C�³åîvÛã‰õ{ßÆ�`1$9
È­äHÈ%w¿£ˆ™ô«I»¥ìpK$ùä¼WéMeQüõ4¯±w\çÆV•¿Q‹§ÿžæ„î¾L =@€èëÝkâŽÉF¼Åµ}zÜ}ìv“qO÷‡³âô®ÿ—#f	h=U‡øËÖ!þS)%J’T©#s†®qøûø\9Ãœ9ÃœÖùÿb‡ÍÐôwÿ\�ìО�ÒqåžÎf$k©_Tª£¨Áv]7› q?4ùx|¾3D¿¶…Œ± òÒiì*vÌ!9eŠîöª‡
Ë

óþ+~Ͻxƒ5f §1Ò´¦<¢ÉÏá/¦Ññú(Ø&4ØB¥øH†ª\ëFGnà�”2*ÐʲB3š¢î¥Ur�p0}á0�l'†}Ï=¡¹£°³5äîC2#ÒFb.ŽÕô.€h,Œ1Š	Á�”SCMÆæ
ЄD£Ô‚vCî¼Ld!zžùÐ÷P›C0{�8Dü¡.j4}=R÷<'¦]H÷ìÌsRm
ÄÕ§n)gJ¶a¡zÕHRäŒÍë@wúØnÎl¸1ï6÷/ž¬eÏÏ™õ¯%ÂÿiJwd“¿£*fP¢&|s>Š4<� m²lôÓº£ÄÍ¥Õ‘	´¤+(„FBͤ¯ŸÅ}ž“!¾æbFXù¸ÐðLzþHÄyó^¾¯—äû¾¯Û–õü€
ªªªªª¾Yëþ<ùã,aøT¶ŸiažìM–ëвÈ[ùÞ
΄vîx�ŽO.¤œ>s?¡¡Òºo§*¿·V÷$b¿N‘&
f®pý®.Gmÿ·Êa�R¿Á+Œqv:§ÔY¬3‚ªb¤{rD™+wuUê¯
RºŒû=æ¯F¹å£Ø^d;Õ¦ÌäGQEÌ7L_6©Ÿˆùhj5h|ò˜�kt½ÄfæZÝgµ¦·ÕHhN³²†gä©B”WCy°±laòû3ì2SÊDú�Q©ÇÖ
1=¶Hð˜Ã|Å‚-¬9Ã#9¾ï°]U¬Ÿ‘?Šg]†¤|ÁÒ5z�˜¤¯¿‘f	
B¸äTAcT™¦—ÙßAšÍÖ‘¡TxÚÖçpuâÒxÚ¿¼(£ê˜ƒ™v­9R”­o‰Ø:|ÔV«Xàß®w·õ®ƒT:LÐù©;SùJNÎWV¾°Ë“Çð„zßË›ÖsÉÇ“¢9Ÿ¦¸_ª£/q˜¿ Å
7‚ú¡…ãï|¢×PÏê&~c�Òvu4vìâîÊMÓ'�UÊÓǧñ{iŒÀ/
’^Q##᯿‹'Þ:H�J_I“&
Ù0qÖì?|¸Q3E$m�½xrõÄ¿¹ë=¸ª¸™?rwÁv,â}t)¤¬}ñØÌ"ÏŠ&Ùo¿x!bøÔÒ(©x”;OÂB¥TS‡òSíq(¤ÇkmÕ®èj@Ð/j~oŒñ��S·ªã�gˆ,6e?9Bb¤'9úóE>5Uy…ª«e¢‹<°—¶qçåø>Nþ7û·ÈÓ·nŸ—Äg�ÚUU±(XÂàMƒsgIý¡ÏæàhÖïvWš¾n®n$:>î(Ü~KR8Réwº~—å¦îîηmÙ7©oR-ÁÚäù“�SÀa|‰\מÍBÏwy˜öC•-ûe©4(%á“L‹ÃZVMª‡{fzKè|oÕc»�Ž¦%|…–¯Ï®£I¾þ×dsPžè:-^Ù�÷óL›MKoЊH˜Š ò°$÷q-¢}J·*®åVs…Q¨g9…QšðÝU¶Ì¿¶×KcP.¼.sü"ûåý1ÌH¡G<ÕÕâqéêÔ5£ç¸PígRÅ
zl’Êcý:ÎsÕÕ÷y=”=6ôPçZ"E‚y1žØ *¡ªÈÙãm²›ÅQ“÷[­ÚŽÖU°ÏVfwÒcô|Ø{¢tö:	þ)û´�æ1׸Ծí½QåFÉm?€%ß`‘ôøçâþµ^f–ð¿~Z2Â~wÜÂ,Ñ̬—ÛÓ‡»VI‰¤ûÓWß—™w)að®§õC±ÁíóÕ|²ˆ”ÝÞðdrŒ¬¸ðoª=;–¼$B­½ql&…îüç„K¯l³?œÅK§Šé[w]3Z‘C¨1û²Ç‡i€Ï#›_ažÑDE\ªdIV®ô<¹å„B¥Ø¨ý�r¬jéšG‹®F:»|J¾g¹,‚“Ðÿëuv¯åæwë
zÙa�™Þå®m]Žôþ×z«’C,»½Aø*½Ñ¥äï0è¿äÓ}<¥‘B¨ŸZ«ë�ÃÇ€Ýê燐第'k1…Vn,-†Õ_PëRŠª§Â/ƒ°*<'-W›‚Ø0ƒ‡[4ÇTr´'
1~:Ë^NC„¤¶,iVŠ+ï!ôÝÖ$WJºx_Áãã§pÁ?©	Dô¥áTJ	SûT%
XoÉÄàØ833_èíÉÓ¢e!¥ÔY´–¨bEG>`$g½g€ódPÊÂÉ©¸ðN¾þCyH\‚9PßÝãÓ£Ú`X[¿“2«T²^̺m|ñ‘Ùü$¢ UÒYy:fÜzy¾OtœÉíBÒç°%âÚ§@B®v`.ŸÒó~1Èá7Ž”í¯ä§ÌÿLk5ä¾j¨�uLRè,ÜÈâ~kÝç¹_ZfHݧS§JÔ£'ÛG@¨ðå‚08M7ž»#~%Fߣ»–Ð)�an@šíÆß6�3E£mûìkž(¡ÎVk®•’:átQQ?“ÈKÜ…Vv‹…±�¸Îç³äEš2‹×*™H™ðM$@�S€wÛ•œª›¿Ý7¤[Ô¨ßĶ(Rä]ê“ó2{É"4ºÑAÓ�䡨^`\ÔTY‹k…m>±Ü~f&Š³Kä=gÓ8Ð;ã­fVÖ¶+œÿ~}„%Q]OÐ΢¡‰;½\ëú�
߯¥MÎ:16Žóï¸éÈM'”äAyû9àZjmúàíÓÓ¨B@.MUÝG
(4ó»¤|ïQ‹ðµ<ÉœwXÃ}ÝäNt)«¡Ï ¿
‡ŒÃ—ƒ£ìf“§sÊ£J[­mO¢g±à@ýº9}i;ëÑw‚nñq¶£Pôqrù]•¾Â7ÚLÂ_zÏ\çjV/^Mu<`ð—­CV¢�úFøÀàL5óXºa°‹	},Z:\\Ç$>Q³Ó[è¥?Ä}½q®¼¶ò·¤ÿ<¼M³Ð¢úo}.c}ý<óÇõŠ ”¢|½ïË_ƒo· ²Ì‘¹Ê6�°Œ`@’
´öîèqŸa�qNÏ0€VvJ:nŠ=vÝë8üß/†?ºÿ ÃÕby‚T*¹æô¯ܯ[WÂ4|>Ý�ÜDÛ}ª«¼ÝèËuUµ¦úâKd�…Ö
i	ÁªV¦Cæôè@;ݤSˆ)]žÕMF’èÜ»,Iª�y"nu.P	“¶ºåI¾žÓk1;E.§ÅÍ4ØÒI^‡ÙÛ»A®B‹êœg÷u”Þ(†‹Ò¡†Ãe&xc×ðæ%Då3:
ñ–u‚Š”©:¯ÜÓ3"Q©£†¤å㣵ÉKaAbFý¤Ï¡ÊuíXÅ´«C(K±ÊÜu´{ì(æ¦4$©mqu0Ñçkç¢*Únž7-›.¤Ï tQ~ñ8ÝÃ+š]Ô�ØϦ\Ž�̓Ha7—WK�w¤Ï>ó„ÉîjïàæÚiÀã§�Q¾~p£…Ü–=ÈÝÓ¾‹«ÜÛ¿ï?0þrqJQ¤("v{¾0ݵNäðT¶Lb¨8fHuÒ³t'=ÃËvIµ*¥3X‚“Óì(ÇÒ^äPHŸÔp?¯áÐýxŸ�ú;�Ÿãû“­Ëϵ&zi¹uŽ$t™L/Së7´:
gxT'¤b5Ü3ºˆÄ1GÖs´ñïú^°­ü
ª«"á—Ùä›…>*KeÌmò§\£&ToÑc€0-¶Ï—¦â�ØÔNx`šÅ*þžëu¤ñZ/cÄ@ê™"*ÃÊÝg_[�´–•²}sÀ¦D¼ÿXRn�GãgÆxMVÍFRúÝ_<º&ñ4’yVŠL†F>ºbý;ø“ûŠ"
	l+d¢î‘Õé”èuÍ›“šðˆÐ²’dƒ•ŸÅ™Â¨ªˆ³’q·ŠÏG¹ÇßyvqªvÛSslñy»ÚUx4ÎôëH�¯têö¶€´«öFxغ+=ØCS¿-áö,=­ó:h=ÞÉžbdx:fx‘>õ-Ò¯œ7’z&ÎÝ_Æ>ëÙ‰{¸_齊¹Èm€s"«;Ÿè‡ T\;Îð�Æ/Q."¦Ïï1(ã8qóõËÜ$
$¹¡�÷°ZŽÛf·©Ì—·|ˆÒ£Ïw\j*Ê5äl¡L[’«Ë š„DeÓï@º¯
@Ú÷Yn«¡G0y§&¶ú�$î[É(ÌHAR…c̲˜éêG+æ/Rѹ×ëh
!�†Bk@T˜_¯æÜÿØû(œ¦¥–Íux"Ë=ò|íúÆâ¡Ýýpÿj”C­£ôyi·8qä_ÃZ¤Ïò›p3ÒeJä4ûzÜS	Ý¡žO	ùÅv~ƒaǸ¶Rï´Kiaê̦ôQjV3dù,&­ûå>
n饜•V5g÷A=Oæ_Ý,ŽšækÝù핷⎒I/
ͶܸþqÏHÆGé«7¼Û6µT‹Âé1I(ƒˆ²qÿmî;|žX+áQ5� y³ÜècÚî�Ü=/	çÉɲG©Gu°xëjýp<‚ƒße=°¼ õsEð‡Í
ŸÉ¿	·
¥U¾
)³úËfº:#1ø¾�öÅ>%„#ØSå„Éû÷%S|ÇêH÷÷äÝ7ÍîëÞ+Ž6þµRõÀ}d‘™Pl,F ä<ÎÓ�/âTšbϦ'\î8•A{ÚDÌ”p£™L›¡|¸Wd$MñS4`f)
r2Çæ&Œ	\žrÆfJ{ßEAUTPPPU@E}Ï&ïãTp×òk_óGêªØíì߆ôMIÑ�Ž¦íN6C4FXþK¨Bpó !òD¶ú<ˆ3Ž5¥”Ÿ�Ÿ¨ðg=´§r”ŠÅE3‘tÁdÄÀ
„¯pB/ú˜�òh6³ÇæöyHÏîfYÖwi).;^1ƒN‚3öõÓ94Üîw‡CCï¶b¢¦ æ_^½Ó½u>¹>ëc8#A‰q1zôéÞ!ö¢RB³;g[ü›ˆd¯TÌ9!Øœ ‘ÆeU¶îšGŒ�aÜ6ÈŸÒY+:¡/ô<`þÒóK£Ž\6�˜ßçëóßsý©!!/ÊÝœ3Gm—˵YåA¼³�ß„•%ˆjj…eUanAÂÈ$°ªsbO³³/º‹Š>èt¬Æ¿/´iÄ*T0U
jñ‡"(`Ád‘E„Œd)ò&?~ä™	fra4+Êb�F“NnXÄ­àÀã	H¦D™'IP
àС� S¶†NSG°È†R`�-6—†I{hRp�%8aºËE– H
B,?Ëãý–•Zûºžó®™ïå=ó…©—/Ùæp¦ç§èV°œ³Î=ñþdíyR@w
ˆ*5êáU`æZØÚ‹JE†{W3Èè' W�o±^'¸¾‡G©²TÐùœ:ïÉ�TËZ¯²ÄŒÓÚY$9Í‚ñ*¦ÎÙV¨
UA7ÜsžŸg•ö
ã.B~(†‚ã%óôyOÞ2ÓôÕ@ò—0¿OÃ>I™iÎu7³ìù&÷<æXÉ;cŒ>…#Õd€(îC„ 0¨#~ö…"ý3kw¨]eÛªÎtà³FýoXüÚÏ7ÙT³�s¦úzë6ýÞJ—8«¯aßÕ÷�0ª‰ÿgìfŽ<÷ͦ2i¹åt#3¿tðœ|ü1„<ôSfÞV}$ÀÒ¨_J”ìw¼³ñ‰³§š}4Яª×é²ÛtÜ®¤ÿ2ÌÞŒDBâT�Ðm6ŽÒNl$4ÚOâµüIËHD­§X(ç±¥%Å7½6ß*Lá‹Ô˜�S¬~¡ø,17Âga�ä×âûSp¦€Åºk«fœ4�R�|2Õ›Öµ²çhÐÔO'Ægf¡Kt–JeÕUvW¾âútU
*l¸IÏÎè—JÚ‰øC-�„Å¿ê]9ktÏåm<ÔmZ†ZÜÖsUK6Èì«O¿¾f²¸Ùyȉ.V
.õól*ѦӺÓCŽ‡D¶‡’u[‡æ£\Òd4ÌÊî&M®›®PZXü‹rŸ=reÉù5:�d°ñöªö¯‰|>iþœ�å‘ä<¾_EžxÇηAùš‹-qì;Î9WŒÉ=…§ÇŠ][Û»åVŠ
›9PòZ=Õ¹Ñr¹ÿ6Î?U"ƒö5ôœ!+PMÞ*	RÑÊY³k­ó`‘Šƒ‘¿­´8ÂBræ©®|ü´CD$>z‡Nz‚V–Ø´¸rάªöm€Õj©=iåŸ~‘ÐÏüŠ¡/Ú÷•r`ÒcF å…°=Mµ
>¹W�¡‚SRŠÖšG”=?$A��Êé«’h²a.£ˆcÛ-áð5ø&ÚîdˆP*§×÷˜¼§‚Èß0åÊëOÃ=3ÔÇ*4Ñzm@¥4؛֬‰NWúý„UYÖC¼7ŽšÓõzù÷«èöï/§éü¿Ó}owô@}ÃÙÏσžïaãÇ€ñãÇUxjµ×]qª×qÇÔçŽ÷WsC6Ò´Ë
xxyç•UÃ^^UåyQE˜œ£†äµUUìyð{¹Ïw�ƒž½þªªªúò”aìO–añ¿U–)“/²ÕÂ}ož	ü¡1žßÝf•ŠÌÛ¬µd@
 yuêš®
{΢ËkM·›2Žãó™aÁù?Óì/©×ŸÕPO©Q€
'vî³áП?öh�}h4�ô=uB«ü5³÷•¹kvªv0§CoœéŠ5EªžeÒ±2c}4ŒÔ$ö³’HŸ¦šBÿe=�ëœý˜R8e•è¹\+ÞF¿m‡ÇtBS††)ƃ-Êç?ÃcN²_a霜îndX\çL«VýŒÛÎTZCÒ·–Úø:åeò»~oölqgÑŽátÌÁ«-VáäÒUújÇNä©Qw€¬Óª2ð]éz¯1pÎÜZþôåͬäáÉøïò!þ2=c©½À%„ÿnFØyLeîäÇþ9e×w¦¢kÂIÄÆŸg×»èü7»všëÇG$>wýø‰ÎÄ^2^áGçï4o‹?ÊÇ&™Ò”²4ˆêî�°{]öy·¸eUUÀ]­ºÚ2£Ð}ÅSú¥ƒûVšÌ?£>]öVt¼;ÆoÊë,ÜÍ€¡Öf�ÿYcþrNwóQ¤}
.ö½ÛÖ°ÆFÍ^¡æ“MÝ…#ÑTÔR"ë¸tÊ>¾Ìœ’`£ë½ó~{~�{x½%»6JŸsÙ.ZNÈ”þ°Øô«=x5$k®¨b(�ÚÍ¥%ô7l�ªŒYeü|?["g¸³1©
_䵉©ê.J Ë
ì½®‡PÏï¢Oú˜ó0Ý*�g¸pX,lˆAE:9…»ðÜýý,·´b¦’êÐB�’Þ}®ôÑrbŠ�È‚ >¬)iélª‚ˆœP‹4õc?¨¾ÚŸE5—é•Þ²±T•
žPç”ÇEPîU¡Ÿø^ÈõQáe6£�š´˜‰Ñ�A훎fü;ž<Î{H¤Œ	ÑÈA)õ44ʉEÃÓësåà™ª@'R†Œ¨ñÿJdäºèðå¬`|åóÖGÚñX‘çë‚0ϦU׺ªm¦²vT·B9[¼#®õÅÐ7‚bDÁøL¹¶|¶šBÿG­,CE�:MJ‰µÅËQó¥÷@ä‰2Tä¢?%Jè¡ÊEÞÚúºÔãŸDz´‰Ål/ÈŸy¸¿)=:sÑe�iÌŠFlœ=Æ[%5‘Ùý·{‰7UŽ.RÊ<–ÖçìÐgi¥¥Q"€‹°¢‹PH8o‚¢'ðõ~ž0u«�>}Öï…BÔšv\v裻Dç,«p>‰o­çÔáæ2îƒÒÂΔ¢óÏ&;�પ¤ØK ™þA»m$øSk«çµòÝÐÕºl4;j ·ª©é{ƒãª°qÒ©þX"OÓ©w_ƒîþ}‹›m�Nû8mW²épÚYdÉît	*ö×Ǽâ{o8F5PDB^^È™\|
{»×6Ýë7“5~5˜›÷4yòmJ1GuxÓ$�ŽoÉgOÔ£„uV[7A}}ç=ûö†ål:Bc®ÁÂf^	$Ÿ­@”¢BqŸ·‘º�OF�»hœ
ïÕ„»%Ñ2¡õåèM ²¤Tíõس$Þu–óú÷-µÑC"HÌ|îçÜò)ïðùÇ#÷yÜ<3
^n4{}°,DØ®£Pÿ’àb�¸3ÀP(Ã�-zôåÏáÂi±ð»¡ì—ŸŸŸßfΨxÉwÒ"
x* ôFQ¶zŸØBsdÙ÷ÌÐZ)œý�6Ç¡Z�vz$¨C¬,K\ˆ—cD	±Uî°½Qç¦k
Ö)eÝF7¼ñ_ÁmÔÜ@¢xj}ºFÖ9™X.ŽŠŠ°�²Ù]©sIß0­šNôϺƒ{¿83`{‡nìq
1®šÍ¹"":O{
×\ã=‡ï½¤H”ѯ>‡–ØAXçvøþ,zè�Dɵ)MÁÔHD¡DT/ä0MAmZ±k,C4TTQ÷t�}ë0ÀZ=‰Ý®Ó
]†ÃJRýÖs8…	þA«IQ^ܤ`íçzR�íÚüY*s,‡ÕK®ˆÏ¾±BTN-þPä¤ð¡N^ÆMÜÌb³åò°RŒƒƒ?ÉS Q×¹Pby>ÆÉPÏždÄ
û‰½ûö»»ë’oÎ$'fI×üÏnc"$�QËc.5ö
†�\–�|]}Åßêðž­3©¦±ì°Çëväø©©¢çL @âžÄïøTýVp,Ï{͸妉®¤«3r&]Ka£«„âix©ª4™ÖQ2©%&Ÿy-ãÑ‹ì�óÎáÄãô¦ýÓ!ºChlË!°?Ð.óÛSsÕ^$ó‹}YŸÐö^5ðf«;ûüª}%é¨ûa˜
½çK³tÆý}¶úõ'ñ_²)Ì(b†—d$™3%É[àÚ'L!„~—DÀ„Þ˜ß5´ïQ»�:$cð^<;xÎÛÎÍÐœö›}ø_~àJ'wÚÛàãÏômù_¥“‘ÀÙü#!$“áù#!$ž/MIö¤á¼SÙ±xܘÕ).”ØÛëÒ}4Õè²ù–z)¢Íír“tãÇ’=ˆ1ÛÜÿ»hý<íÞ¡³æƒ¨ˆXóh
Ô¥•ïhÖ¸ª­­§ºÀ÷¸±údz‘üTÂR¡+\ÜÃ)À[`–6+2þ“5(£öLâ…£¦çä]Ä�LÏí|ý=NóT™Æ²ª$TUSÝ'¥bóSí36óÿ1¼©V>±k¹òeZ2>ÚùVÐKùñÙµ>uÑ:Ø�Æ"Ðÿ¶»ŸcW
ReEfLc!b©Ô±DÎDÓ	ðû´î€€]mQ<5e—¸¯d×QVÃÉ”bç/ÓÑèe˜åú”ìãD>ll2ãûoƒ×=óéÐÙø#ØÈÀª
�óa�gKüHÑ„¯%oµÀ¯”~$âyO´FPúÈER­)ãxý¥)7íÚëçQAUEԈƒX=úÌ;ôܪ«ùy|º^9ºÌÞN?\|ÙÀdÛþ‹éç§m›Q�Æð¶âF‚ȱ›F¬ÃwâGŠÏOIƒ¾2*ìÿq/Ó´IàPÚ¡â DT¯ëM7:m8àê›ØŠ£ôD)±“AíSµEp1ìTeBÃä)�:‚™�^¸QÂrý“ß¹Š†V_PúL˜mdZŠ5²Ý,t®ÆFÆ´Àg°¨¸­È‡�Y(šX4)Ðô!ÔVG¹Æ6ø<÷wI*NÙèð…>ê©"ð>ã"÷´£jð©µî¨·?GÄð¶YdF©Vì|®ul£D.xß:NPk¬”ÐiLûÜõ=A¬?r‚Š�
@¹ùÐ)ÕÍà½×m[WE.tm“ãFÍNS*îÜÄH’J)pË5°Ãö½°ÚTȽj—½
ˆi¡œÌ”Pªª“áÁçâqºbÓeS£{ÑÙű-鹊f­1ü�;Ù	**†üPb�%Ç&|øþý²7)W-Jè‡ÄX’B˨™¦j²8͉‰JUU{ÉÊ2؈žÔP‚%@F»
͒Ö“X1L€Ñ
AaîêÈC“¡�ù2„ÁF®uq©)²i,�r¹çà©: 4w2Ä�ªG²§Ö>ºGÓÜëÄ믡Ð=_LŠ¼0îâø&
GÚý¢ÝöóÖ¥øÍJ›�,ª�…Ä}ʪ«º
‡[ùIÕ8–L�TP÷G¯Ç¦¢ÿ¡Ö$Êuª¨[¡fS‘e<÷Ó_Kü‘ú,A1³E¯�èê:ΣïÙVäE5¢W[mÂWx’äô¹–ZYNu_±]Ï«Xšd<†ö¾–÷4V…¡lmò¦H
›:×Ñ—)u�?ªÛ<3h¾Ä¥íU«Šq™öíÎk]:ÏMZãeÄúªHÃÂæ`gM¸ñZ‡žœß
ãš}±¾w)€ä`óóOͦa›6×ã9ð¨^IJê‘ÿ‚gË.�œù™qI4gC’7ÎÓ”=Å#3¥½ÆÚÈþœŽcÉùåø«ŽtÏý%ƒžÅfóà�ÄUjÌoÆÉFŸl1µ9�–'auyMƒ³ÙÍpNwÈöËÛð�ˆ|Fûa:"¿!€HéÔvën¹G§¾»Ä=ßGé[©À 0q»ÛáG¶¦èž•¶xã¿ß½Ø	åÇ\ï­,;ž†êOŽ6ŶÜäNœÖÏ싧ÝÍn.�Ü=ò¥aù­ñ5Û§VÑÒ9G›ìÍšÞŸFµv±…{œÕb°]�ÀzôÌÍ
ñ²'Ãg}÷¡ó[ö®{g�u[â{díÐæÏoúçvÇX9|rN‰S6M—^újP¯;G~ŒIœážyèÂ5ßsN›¸Äc¤s‹E%zùã­Ö©€ýa§vÛ˜ßÆy÷)ñé’eu'réÅg/›ÃÓM/8®×¼˜·óUho³7Å!«÷ÃÁÝ?ÉÆ9X<ôie#Þ�zËÍ/•ù4`ªXì!ã#Ëùþ�¼PùÁs9üÎóÒŽgküx4¼lÖÇëýõ]ëÍMtÕ„VøJfŒ\³ÍÑr­ÄG¼”©_A
&TŽvŽ›4EY6È^PêéÍ8äqÍ×£ÊäÄ»×öy›åÿŽ©Ý ð¸îyF[ VjwcNÔ™³¾‡ª
‹P**ŽQ/g+L!�£7ÆÄ
Ý�âm�O?3´¾ÕË�å#Ñ)²W—”À…š²œ‚¥0#¾ûJé¥qwuõÅò>£ qçÔô›Ã$ÆÈ€M2‘IýïÇ¢þ£³°õ>.áãâö�„!÷m-cœ/(á×°ÆÐγæE÷·µ8ðw½OÌ7àÈp™µò噥$)ä矦ïZ¼k >Ÿ¢Z:3#LÁ¿õ;ýsº\‚³Ú$Ö[Uµ0©¹û#qÅbaû©ѳˆC@òcÌUÑxxÊÐp!–\¦Â(	dÁ©XºrãY:/�72džïÊ7KKdÆ�ð1ƒ’éÑ–ªÏR“•õËêú€6ãDP�þãû¯AWȬ$ö!ø�
¥)T”TKj¤  ,%¢%:>_)Ü,®× 
C¥;بÙ[¬¯Z#Šë¨-µéiBöÇ^˜Œ«Q@ÉÅ׬fX©I-·�®Šêö˜ÏëkëŸÁœH´±õèM±5IäifVštYýë –©é(Ó¶ŠbW:9fi˜ë©’³V5Ï&)ku·(ýfJ³)Jü?±�‰¨·ãõ×w„O·ÕQ¯îȾJ†„±‡×átéö4¥i:ýÉ‚ZÇ}RüPÒû&)­Æ˜VõƒÅEo3_NOÛÍôS�¤½:L¬ÇM4_ßón›©Oa»Ë¬éSbÕ¶d7;ƒN®X= "ªz¾ÆœÙ¨Ø{8<ô³Ï« xÎ�™;Þ”)B³J�B9À� ”¤ð1ê^¬‹Éî`x¢-eê
câß`}’ûY=—ŸYcXQØìk\ì˜^χ�ù5úù±Ï>aSäŽäÖ¬‹¾¾Ð¿}påØÓo�g½íÖ×ꀛ÷âðTS—›éû¢FHBtx
[˜JŸ¦¨Œ$?yøbjzþŠþ¼åsþ#ø$aøȼ§µ2Ã:ÈOݼækM!"È$$‚	ííýM÷±-r}'&DÎu°ò×”9z	Ê¡
„d²r†÷ �&$
QðEÏû(Q£Ñ<ó®ÖÇ©ðìYŠ"1éð´Éûš©àd÷¢4æ›fŽ¶-‡†ö2#Y[M]Ö‰ö"Ò¨‹uK½“é�b»Q^¢9ÕUEô‡Pþ·OÊ�pó}'Ñ}u¬Jp ±f§í›fþ¿ –ŸIþ*'s(¬#2dßi>Ïñv¼ŠdÀ©�—×~O²^®o×›oA#ð‘¡R$Þn6þ�wÝg’|ñΧý¾O
:ç¿æî
ÿœóî|HøÌç	õÕm!Τ?ÊÔïJ‘ßbâ%â×/—{®OÜ7^®›¼?�m`*/äGÇ^
åè—%�Éb3ò¿¶¨ß}$áúQX|§ñîB"±)P­ÖͺoÙÊŽ
�!!Ê(J!Q‚A-%hÈ¿öã+aHPY gŠ (¦Ž±oE5ºJhf¶õ¤”�›¦¹ëbmo?¬Ý‹lb¬½]«…Û)ív¯›º’(ØeÍeŒªŠé`
?‹­Ï{uPÆ,�¯Æ�?dLß)ÿî	Þþß³õãäˆl6D¤½¡pý jTQ„‘¤°€A#0µŠ´ók×rI ˆCOÁÁ›ÝniV[‰.DÜ
�„$€j
LZÛ¥ZåWJ­I[\·R”jEˆ	"@2A¤@ƒe •Û3ú<¿»ù¼ƒ„?¤,î¸ëÃöùM<­û?½vÚøY©¾:Ü�Õ&Mhú››R2fÖ’µ¹t¶Û궪�ªFçRQffZ%-&´”š[•Ûk[:í8cqº�âdß4œ0¬‚‚ó†[Òb~éH.Yô²낵Õ×KÆiëÿÜ($Ë='ç
Û³ž¬.Nå�‹ü(´�ý.’*Áb¨)ì·à¸xNL“$wšþüÍ‘6fli-%
ͲʪË-™©-±m¦[Q%3fš�´Ñ¦4šh¡�°U‘Ë]¯¾xÿxÖ€»T�&’éRjÊ”´ÑL©M˜C»k³ùVé¥ÍÞKu1fÊeˆ#ì´ÛV1†ØZ$ ¥FRí±NíÊrê-DÛ€st­Ö%
£Sn«º•E,†K0À ‚ŠR�A² ¢ªŠ¨Š‚‡LËß»»+þ³ùá…„]ÇÑÆo®ûκµuµÆÜ	£“HEô½ž®Å®ÿS�%JÅDòá•?jÒ¢FeU?z¢êÌ;CPÑÌ]e¾h"«µÎ}‡õ¾
~Åu‘ñµ@€©ËÖɬèú)”}¬•dñjŒ6YËþ��})<™ÂòxQP†¤5$•b@XT¿Ñf˜°9I±4‡Íèaë¡“;  Ô¦D@¦^{3,æqm…?ø–fÌ%Ý�aE'ZêÉ$Ñ(£ö÷’�»¤v �åÞ¿¹™oÑòãaÃÏ©Èbì�¸æ¦4݃âˆù|ä°ãËòRŽžbRµ_»�€ B$¿sŽ^:å2wùªÏoâÔ2Âéç(ã·Õ¹ãæ#%,HBCª¿�Ü°dð1E
 ÇÈM,ÿoY¼°P‚•�d*z�GþRá,¨Aæ:|éÏn…ÿ=ÔÚ.•;øIT¤!è°ºáå©*éç¦(/SJK
Ý—dzOBy#_)Î^øàÞ}Ю‚2{Þoå¯òÙø¿)Z_æÇù!z¤nñ{�ðaÿ?ýy¦süÄö—‰]ðªgApïT˜K0¹h›�¢j:Il¨zQ�8¶2’MZJ;p–(£äQPlß]·Ò,
,j¦ÒƒÄ¨wŒ�D¥Á�ÂÅô«*ÃÈóÊ¢*‰XÇuœž·–Rs”ô‡¢-I òØC2ç€öº>�\¨w
f
­³EÆ–�Ö'hGh¡<3¶²ªë™Ë‘s,´±€œRˆ’¥­$¢‰Fd°:‡iaŠ°–’´÷àpË…|Á.ˆBDЮȾÏ,ÐÐ;ÊlºzbáØy¬…ÔTMñ:¸ìCXêr37d:XïíÛër*$$#B,‰±•¯$VFP²k¨£DœæÉ&šeQi²¢Zëà³Een†,X¦{-Ê/ˆžEaÄ�Fõ¶û~0FŠ²
Ä´6Z‡;â%‡xœyd[µ{•c3ÎRŸ7ž¼0â=íêîŒïFãÆþýž¿ÎjjŽš)_ÃbÇÏ2²þZÌY'Ò. N“ýœS)Ðjî¸Ï
g¤–;ˆ¥©ÚWí)~ô;×þp&IÿÚH?¯:P¢s°ÉûÃ؉Gðã|eÿ5ñMð‡q¤e9ö}ê¯`T�C`¨ƒ†78ÈTÒó3¤dЬ-Š“1öQÈ÷¿é]$J–I½’óÄxN9ÀDB«a­�\çðhŒ3½$ôpÓ/º>½úÍ¢Š(ª³”}÷Oí!þòŠ¾@l\Ø�"ÿ¿þÏÏÞ_ÎI$€Ÿ×?é®guQ~ÖÁ³5�ÿŠmò÷[cŸ ðŒéwCJ³éŽI݇|:X'Ó¹=2£íWÎSÀ÷nì+Ô�7{&¸À�FjQǼB•y»‚ÒVXÖ}ª0ª ªªÅÿ%Nu-Téé`qU	„fºÆ2âv•MÂä4ƒï"v1wÝ?{Ã2ý»§lÏ»*ÝË;OÞ}§õýçé8Ús‡«ÖÕUQOlõÒña»üéäCÖÜokÎTÛ×>ûi¤©?´D�òÃÊ
n©ßCÂhç¿uî@¢%yŸ>œÇ¤˜`TÑã¸ÌІê¼úУÏôÁùçá
ÔY2F)
ïlËW‰]N×NI��[/d5;Åiw·°ñ8ž–å¾LlïàRBX•å$Ø’xf[£Uo>^óÊÜê«=ÛÒ¥9¾RÉxo ©ÈçC¸—d’G.VÏáðKŒÌì#£ C×t n4ˆB)¬ÄÔ*
¤‹TªL]`¢¨
ÿAlÖúï:&=ûRHÜýԦ׿‡Ù£_+"=ŸÕX] Q£Òçñ4ô„b{úm’s�¦æ¬@F§¬dÍß|=ÐwÂÜù^‹·{¶Ü]„žÎE¤Nš¬	—l”�tè¯"%ÑéûÏnÓ²PpC_%¡ØÉÈg/vÜÍ›_%ÝÁ’"‚�|Þ›ºi樚q¿>ÿ>ø®ùÏZ¡:w”2m‘%Éíì»;È›ä¥ú×Æ)èzŸqå〡*à›À=£¸–q(‚Â�œØ­ÝŽëæ&�KæqÄÃ`Až¢wFÿ8j+2e£ìÌÊíŽJº_SHS&A9ô¥õ3VmƒÂÍ–=A)¹ê#Çéól·‡nÍù:?[Âsp,ʯPÿ=#Ã�;�ѳǺï½Ê’{T÷ûJcÙø­„,§Û„�„O¯„ïxÈbÓiJH¿²
QòýÀ9ÇôçÊvò^‚§å¦`�#”G„•cs›Äèc£á=žæŠ¢*�Ëv
Å(~N+Öª£S
Uwàiò;CÛÊ ”L'II#�úQäkƒÊü®È¥Ÿ_ªµÐêtÎÖå7'iz¼8ÕF3§*ªðûÿÄOÓñùù6ÆQ±Îíȉ‘gãŒ?xâÛ6$û£(Ÿ„‡¹†§hžôym‹!Jn|}>ŸVŸ¬ûlœ › î"cú$YIÂâbl	<ÉÊàz9Þœ:oĵʴ"vK™"¸ñ‚@¾ÔMSŽ$ýÍôG†î`A¦GEfËBÏük‰¸wL�õ7u¹‘*J(*
Ï\Ó2
u˜pösHÆÚÉÊàYÑ2äG¦Dr]Ô‹Ôº§¡ÈŽT*P䪠›Ê¾q�УÓ×3é
úeËæQÅ™D¢Hrj�ô†a9�Îö᧡=÷1ûå�‹X¸Ó0ˆK„CÖcÑkøíUˆÒ�é’�Ù`´ ÑÅ
ÔËèyœži#gt“ð[ͬM¾dž§Àù"€åUy’íßq�;¯!/¹~/é3ù8M;yºó�ó£?³_’džiàþ²ÖUAU$¢úNñHØ¡ê„J——ú4_ÏÏË�o| Î}±V�ö/©XfÏ�ðh™ê_åY„ÐúϦbÓ~|•(�´,ýœ!ϵT£Çèÿ€UNŸ˜À�á›\ß�¿2þØlWÊÂŒØhwÐô’¹§;~ÙÜž¨µ0‡×dzW‹|�rãêý§Áó/Æ�Ëëw�59è—ŽžõüT©t=Éëÿe©AR5éŽ:¶ë¥[Ù6ÿM˜£ ¹D½=5ûÛåÿ-~|eLá®>
ɽ‘•ÒÄõE�Ì*°ÔõgîûÍÉúGÇ×ôõüèÍZ"Úþ�åÍÕy2â5t�Ý!8¢´ƒê“åøýÞχ·õjùsYwJ9Ž²Ý{Ë7Ÿ§sôzžþ
Bºçõõ”íšgnå{Þrçõ¹>qrì��ú	üpÿ'ãÐÑ]7 e_ÞÞ„ˆ½¬÷ŠÑYö74‡B\—áF“k×ßryý%ñ~¥¾�g2G­%åË�Ö]$ʦ‡Ð£ü‡7ð¢pk4&UN×Ì>*tN•¸§G,±_T¯ž®“’÷*¾ÏÆû¹ÖÅ×Oý>�ú>{eæSÓ¾Ò«—Óгا¦Tx<Ø£µô÷¿ÂEžê½;ß]
$Êïžz\ƒZÃ2Ž.qSÕMXªï:Š8œýÞ»xÓã_Bü
ªÊª¶¦åÞ×oˆŒå?­înïƪŠh”ÅŽ?á£E&Y°P!{Ýé~¯‰�‰w„B�oµÓœóUŸ½x¼ÿ'_DýÒÂu”Vãzêퟴx®»5¯ïëòÍ—¥K~ÉÒîØQñùŸ÷á\ö·†ÞⲧD—Uš_„YÐÃoúñ*Ž¶E®ý5ïvQŒÍ‚öhŸUUBše)ªÖþΆ¦z¦~æ²�Pª«vW,05v¾ÑxµËŽªkª}²¾üó{ŒØmSŽý4+ô6›rÑÏ3è‹g�ü rÓ¢íz¦û/�n›u¹ÝÆUn�˜�–yÎì–9ݯ”�K{Ocí®w.½¬¯á²0¡\ËD¡“æò—àܸsC†¸™å¢[±¯,ršú37ݵmª¬ŸµiÃDÏÛìÉÈš:XD
CÍ˵J]Õê¯÷°|}ž«•CéôüØ|¾k ˜7ñÉÈNuLÕžzÜ¢Ræ¬ö{‹D>B¡;7±_B°¿>—µ¡&¨ƒRû)“)ò”ó³7Òä¢ù>èE~ys�;1ÕRèÉü»ÊÀ[ÿ\ÀÛºKTh •âS…‚îZ#½llxÌ]_„ÝZ‰’ãTB´AaAz–¾ùöWÇû™§wöW〉ü_oú·zêà:‘—‚d<°¦†*˜ÑQµ9§ðË»Sêš·Dã^—ë^Ú‹Ö¡ËÞ÷–sÙÇÚ3tõµªXÏM8Ê
©¶ØS2ÑM~Jºìñ {¯oƒo_lÉ¥K1fþÍ}Ì*ÀG8É™ñ‚Nå3É"ýu$ˆ0„Šö»o>¦‹IxÓ”kåqš4�@œ¯L¦ÊwX0Lë/Ëæ0lFpão/¦~M]\™.2™Ï_ÓßÛ5ìÚYQ|úHOèwƒ«­ÐI
iDû�˺I0¾ÿºb{°tSÊ)Ê�[ÕÄy´|CØ}
åVsØi• æO ÿ‹:¡.CIæu
Ù±31<š¹€�&ö!8êÝ˔Ԟõ@(�¯®ç>âÄÍ­&ÕãçÙ�Ý£²Dã8÷§ÓµVó÷8,4êúGù¾ß·ªÛzò·Ä�ñQò¦+ïðòT&¸&ǤÐÚ{fÖÐ8@ÃÄWƒ¸Q—By5c·Ú³užŠ¿Ež’ogƒ?¿\ùõÍûÌêWXÌ~%5ûª¹¢å‡µèLïkÓ¿©�Ý[ÜZß~q?¿°ç#ñ4¶átiÏFP+Œõ†P«ŸŸËöÏ"Ð|N™ª
½þþç{ÒÚ:ö×Ã
ïȲaV’cw××Î$ÿI�ÀÆ­äõxÄð“'É[·Èô㧻ÂËÌü¡úÐã”|X†”\„Aâ€
¨‚y6›½Äâóøcçòüý]Ñí©{…WôŽs�÷ŸœÁâAi3\ù‹ò�õ]³±�G¯nŸàqêñ}9¡FψÑÐí¸Ž놞µý15jv4�“7õJû`tŽ,ã‚'ëóüÎÒÀxÊúŸðçª>o¡Î
9ŽÏÈú›?
n^ñ¤“Ÿà„Ή2“`{
>Çrúy“mÿ‘ò£ð·¶ÀÛºÄËð5^îba�z`ârŒå}ñBJ&*ÔûëO9Ÿóšã|�5V� UÓîô…}œø·¤?&:åûýVsñètât¦o	^ÇžÅLÕì¯\ŠUUn%cž)Ázéš}+ÆoCRõëú9~4?Ýw>’˾^ùŸÉñ?Áþ²Ž²~ÍÝ¿NAd¯öt»ö
aåð–º+jΊ½”G<’åkM»'ÖApVu
êR•õ©Î¶õ[CUºÍ+§ÕÏ0èJƒÀ¿¶³Õ=^ÿ5μ©{¬ÒVÞk©_»Ë<“eî¿óÐ�á¨Ñ/.5¯²ÔWÕV¥_sÉó˜£OÕ»ã2D™|N
,ÕqpµÔEÓ=5勦¦—eç¡Ð[|Q£éÂÎÎÇüÔ¾bŽ-bQºÆ«ChÒ5R‘'}Ïúõ=�û½H¾'xç«+~Ü!\°åŸáÙa‰ŽL1Y<“ƒ¢.
‘Xè””pÝm<ÐðÔ†¨!ÑOoŠ™’ÚU}»\“XårS”¹ŸêÌ}¥WÀ›rS¶ºH
k}<”�¶jÊõ§²�-Û=p—2o~ÁRx÷[‰r0Ÿ‹†Dž!¶áyl24‰ÓKìô¡+úŽÜ¼4Ö»½š9üßð¯³IQCúöíÑo;¢:m£ÚÀm`'
@è_Šï:tt†Â(lŠ'ÛŠ�-ÃE¯ gÊ{ÚüÝÛÓêOkßòë‹D	;"'�Dy‚ÆA™~ÿ_ˆ=‡s¦Ðuó—Û¹Îg"
ƒôÀš+ên–›Â®÷ªùŠ�áD˜p"%J0®Tcŗ߯få¶I2*m¹„,ر]êÍWZÏ7—¯ö}%Üì…JWðµ–ª å•Wº‡À†„‚**�ó=ÀªË~sèæþm8P§\¬|ºW*³Ï_¢>ƒcµXK�“môì�E;tì£
4K
5>s~ýVòªå½žjœž{=NõEîâT5�8è_$Ö)¯ê³v¥†’Í9ÊέO,º­]xi¹W�fûyõ›‡GŸM»\¾H¾Qô½ò¶½}S÷çý(ªýR©ºwv]6Æãu�<
’¥[Ù¾=OšÖù-E=Ζ§K/V>ýÒ‘ÙŠ¹\¬>þ”p¹|Õ¥ŠæI×uâêÆÅ!}ã±�>=óYG?¿gfWS]œrîÕš[|ÄÍ4�ñŸӹúy¨§¸y‡;}d÷GÏÃãC}SÍ\íºUÃfÆ|´`Žv§iÌå2ÅÏÒšÕ[UËETù|	;„ RÙ›‘¬[®U™ìy¸ü£‰~�üÚHÆ‘ZA.­Hl"Šµý3T‘ðîèt'7ñ›ÃE&§˜OEF/ù{d9ævº{û9ãi<éÔÕÐW¦bªVŸå‚8‘HRŧ™EZÐQæN/UM
Œ–ø¬«GO›§…Ó:�81µm�Êsù>e¬†qÈ¡p†¼üÖBl™ê‹H%;¡†P* õy³‡lôF5iu“+ñðúz¬{â
ÏÛtÔʪªª§Xç+ÙâÙ3âíÛ&¹»³¯»cúªwCë7{¯¿pìÈ**ÂÂï9³:)§[úfW‹Rå)¸¶›VÖÝŒSOšÊhcN“ÌéMUPêZ–àŸ>Òx²´›raæ|Éõ«­¾­GmrÖ­ä–ÝϪ³e“¡M3aÙtµù0tTº¶ÄÏGß}¶Âb‰ š[VJú_€çï1m=±•{eiÑŒ¥+u¬&Å°}Ñš¼ËÒ�93…•�¦­ºR•³A÷Û£…µWTÈ-“:Nsé•~;=ïøÍM|3ãwdc¤Ý|ØÂrߎÃFzKåÜú§áL¨¢mpóšì±ªó,©¿ª¸²fƾ·E7ìé=ñ!VZŒÌ£uÙÝFtÛÙʿ过’»®f®ÊÊ[îñÎnêŸjýß
r«^vºÅ?
‘îO•øÏ
­åÓ×ßo}vÍGFå¦h;ÉÐh:nóü®§Éf’ŽÝ(ìÂúè&ÎîÎÈøµ4�3´ºðñÛÔÚÈm©:òÏSS'
šè|×ÃÓi^‚ÚyeM’æ¹Úµ6O]«}Åt¾hN²pûÞ
±™Aó92ºò¦”öÇå‰çP:òÝjãèT~t»Û^wß{|Ûª»{‚í¿cFŽS)ÝC¥�š¹OÚ1%¶rµ¢E‡´¸t~eŽ•ky=÷ŽÃeh=PŒ‹ÚFÖå·ÕMî®®ˆÂZãQe¿‡½Õã
{Þæ«fº½¤ïpRý6¸Ù*¥Ä›Ëß²Ô˜Š½ýŒQ®úæ@¹
4þÌæ8`³p«oÏäWRе5Òp\a²ÇO|pºõòVž™4|SÍûz;i«HS‡&«kÖK;†Uæ‰T*ªØÏM	^Ü–‰l‰µ·ÛËÅööU>”KªÝÁá-KJ«�ãê9Ùô:V¦.{5L®ÑZè�?Úê¢Í¬Ö족îm\öø©ÁW~¿¿Ø¡­�|Ë甸Ýu0oLÃõcl¼�¨á6±�îí¡”ýÎØÞ¨x®¹qdÃb¢ª]çÇ?ËÏ^”8òóQoÙÖ�If‘1ĸõç¤Ôziëù„7¹É	À‰"Ü£à!€Î,Ç…°°èÀfŸ�óbþ&?-Õ_ÞU¼TšÙFÆ�¨Í�Š–PÚÃdÔT‹df£RËå*édÒ·wnW7JÜ¢4ÂÂd“,¶5R›F•h•5”î×6*ôuÌ¢6�FZfÕI´Õ1‰•²¥¶Å­/暊ýž¸ÛÅrÙ,«M¨ÚTÓZ-h³Z5›TYµ"Ò™¥Œ†Ú©eHÊËfÕ2ÕX´ÊšT•E“jšÌTÌ’M›ZÑ»¹¤Ä²I±U…(²–£˜ÊŒ�[-_àscf[DQ´ÍQ°š’±QµI‹T‰³iF”ÛebšÍ ÓI¥•©ZH�™!fXÔmŒ–‘*	´†k«ILÔª2¦¡•›d´QµÒ›d‰4b̳7�nÒØÛj”Ô[RQ¥5F£l›a¦“F¢LPÛÇjR4TÚje”¡MLYlšÔ¥A¢0V,lE¥$ÆÒ²53I©x¹ ;fÖmEsV»km±I­E%$%¨d[&Ù[R¦‚¥b‹™¬#k3TÍ’›`TiM„+{ivD‘�Jkc
RÊJLm�â扩bÆ‚f“*h̦5-Œ¤Û-&²ú9»vñU×+]·ð®j5²�Iž:¤Å£`´hS-5%Ík¤RjPŠ#�F†D
`",¡Í)�FV“0 ½us5E§{;̘5�i´Vš7·jþÚ1�wÏ^&F?âjÈÈÄŠÈœ"ð�E!#Ù*�‡…¸<Ž)¨sIî˜0‘±1´„QYûâ ½$Sö@ ž�åAO®yûoJ²ß¨?ööWæ‚Ô
óDs~¸¨¿ÕQ.”€¯’oŠ'„Ïü_ééáÿ/ç8éývãùvv‰ `5ÃÎÀ¿ñ�QLÈÈê
TdUêNí&#¤§ü*¿±T3Ï,3Ï1ÉLò˜¿õ.ÁÊbªáßéþ·9`ÄFE*Y¤ì�^\
ˆVÇ]‹S)Øl�ƒîÛD
±WXHªy üðz»}ªùÃwÛà÷-?Gè�r£î3sǺ±ššA9FI
�d?fn@(À�Wl¨¶K%Bƒ J0Ÿi–
BC²â�æí¯{å3jfßfZñª"Ô`É?…y,¦!ÞŠf˜)ìzh]ÄÄP#¼¦˜
Õ+D]q$‹�Ñ­&¤%@‰`Ї¡i8¢E`8™‚T)H…1¨˜ë
_t^¹"‰Š1ž­BU ªÊ€Œ¨z>” s¹ãMs¿ðgŽ›êû³nJ±êyÑ{[
×ZÙù? ¤SÇ?Ù6%žèÜä_,SàŠþH
±5##Ä>¡Ïe"MÔ r¯Ð²jƒ/¿²Úò“Q|»UÑš½-ºX…IüNM6ÖßË‚";µý„ì€þßÇB/š'b©Ï
¢‘Oáì£ðJ!Q*C¦€0@úÂÿäá>òj`þf»Gãv>Zâ"t~à§F‘à)Dÿ!Ü)€"œjˆ”¦Øpa… ìh$ëNçA”2PPjhŸÃðŸÜã«ùÿ/W‡²z�îu‹æø­«ðŸëHµ6õ$™Ç'ÀSòÉ(Y�â™V'/2*¨FØïÅåúnT£'°ø´Ž¦$9;û•y„ðÒ¥®$P|֣Ǔƒšüâ—,¡—gò¹~®ÎÓûü§”hš¬u˜èl˜Éyùß“%#ˆ‚žv~=è‚<�ÞHŽDY[^½?§¥ÉMJ„ÇöéáKÍ.Z•©k~8F_TaÂŒbÑ”bÑ|½:M• sôÛü ,³ƒB‚]•íRæ^„MïønC™Ä7–«¨�ï•ÿ,¹lvr¿††¢âãÃå_eïñÝjªÞšÈÅÛù‰½—Fž¸¶¥U­‡ù¹ãUXþÕ÷¡ŒÎ1x£-_MXÁÐòÞÑBI¾3«.[ù\l†˜Ä$’O×`®öp˃à‘Gòå>¦`‡¤=N‚ë‹FûyÐz¢ óe{‘[ÀŽ8Ý0Â�éÁ �*Š6W8¿$UQ»}ÜLϸïÒº‚œÕ.G¦ ¨ª‹È<¡ âø¿¶s<"“¥ŠwY„Ú	\O.ì¿äæR¡ùµ6Ûß7þ®ö—¼<÷ÒT
ü¶‘•hoÐQÎåUãk=M|{{_4{éEW¹Ñ;šfÕ·¡ï£òbù†ã§k‹ÅdÖ`@öˆ®$š˜g‹	\S¢œy§{©mݨ&ØÐ9¢"¶NzäpÏål‰Ê(ü*•q&\ûÌM0È‹<‡>áú¾Ÿt�eTäcZÉÐÁ¦•hÄH†Þ`ð§%•UÑS©²«|±zLñ¬õü=ó:ù¶Ž¤îÿG\Òû?–#·%sYç7¥/J\’Bê':ÊŒ–Ïèõ|¿K�Nz[�úOGñ[M§·DƒWÙ^Sp8iYã¨<7y¯×–<ÏÌ¿¹Ì�0²M=º›…N°xO•"EXÑ„çžz(³•Yœ¥M…CŒŠ3˜ŒKYÜgbþHÂHkg¿‰ñûüKžæ5^5¹4W`ê�[m6‰¯6(YÓïk8ÊRÕY¬¥ª$xV°§eg
ŽŸìà>ƒŽ úq@»½L”§•]ä©Èï“QóOð致O-ÛÅš¥aŒÙ
z1ŽP,Õ9ÛŒêÆÎ�]ç±Ý3®D;|¾×cÀ|ìd¥ØÞ•É”¶,£¾ÍJ£Ì�ï´Æ!j(‹*f¢×ÏoÉð#IVyê–	P[_å	×ø Ñ ÝSÐ"jMv*ªÞTÊImæ˜ùËÞ7¶�7}ÿ Z:{oSŸv''3òÅŸSX9G°ì6Ì9‰X“cCÔ,àéÈžz3TçÞvQIe`óêœÞüVZ:Ê䶄D£ÁÔhL…ApB©‹âhv´¨Khô%žµJÅjJµ˜¹ÂUq£ôFyéÖä�jY•=âé><S[᫨¡Ûl¶Û>_NÞjÄã�“7CÞ²<Ç\9£Ç{ôM—0k_LëU4hYÀ	r泶ø³©…­Íf…C’Š„¡3ÎüÕ7[:Ô]»šùý×Ý?“LÚbt¡NÝoöA§Î,®Vl,j4R	l#íͺ油æa—,„~ņmk…ì&«…e¤Ô“55ýaCø5ÕP%GÑ-‘
ðõ´73ë
$2§ÕÎ`8Df –\"Ážl›áåè�è¡°ÍzQŽÛSÊnÚ�žè¯�ÒJ”ËI´óã!'ΧºŽö— …÷]ü�¹ÙŽ[a•}xžlŸÙŒf�-XŠ.EÈ“‹*ñSòN”¹7t‘qiÄoi­Àg¬1Dó˜7§1–(ï"´z·:Rt›`?ìæËléF°´ä°ÊòªËšŒC‘�µ:O«ÕfjówªÑR¢ðEè¼;‰ó9¢¥bæbo)R–IÞ§
Ìk™1ÄN\ª•pÆpKêfÞSe¶
ËÛ.m´9�”DEN•çlÝ‘Æ5t£Pð'2£#`Õf±‡i²R‰qö[@õ—‚ŒCR\àœUѲ*tb”bó¢î2ó1�4ɈÑRøK3„úœéÊ”³“X|iæjã	çOeLÖ5zŒç
›‡#8ÒŒÞGÄæ¢s‡Î2ðÿÖeìËRj«3­mrƈÅbòe„¨ªŒêæÊÆcÖ®cÍ,VuQ¬V!]YŒUÞµ›ÄU'·3ªÀ±5š¹{ZD:£Sj¤œ>1YNNUƒEÎHšÓÙOy¹Nñ:ÅÊŠSoªÌLêæê�¤² ÕF±X¥yˆÍÕÉ�,]N^z@Sãõ€bqAê ž> nr *ŸZŽT`
�ÌzvƒÀp˜ò—œŒM�*vEAØyÏNàÐÉ©k�åæ*K†ãÐ'íT?–Š|þŒ7v

m"£D@ Å`#QsAý’ÔaFE!öÃ÷ÀK„T
?ÝIŒ
À(V+I% GWˆ›žPIÜê´ã"À„$a”�t6?,§ý`s;Hœ7ïúfÏÛ4‚Švs%‡} ”±)2ípÙ„áÁ3€¬CJGÕ
)8f<�Gëåà¿9A9ŠU°]ï9ôdæŠ@˜ŠsÀµä$
9BÈ«,~¸²©u§¦	`U´†°oëÛköÀNçpÿãç9Ì|�©VÖߟî
l²¨}ík«¶¡ª ª;þRté9‚âY­ï¦éË~XU†�ƒº`ÙJF–’ŒB�¡§C‘{ŸÌM c‰Hî€ë/­=ú¸±öE;"»,S² bdM¢;ò(\@s‚Qd>XZ'Þ*ïÛHÿ@?GàñÑRV6ž7c%UA÷
"Ÿ �GñžqüFíÈ[rœœþòŠ;ƒ�h¦�ÃGB…w¦ûn�Á£ ÔŸÝýÙ½�d'í"FVX׊»¤ ã)		¢˜dYH)ÈË 5“W’œpí*«–MHo+]ÖwnK†—3€_G™jŽú¬Zþà3Ló2!€Ðr¦‡+�ÃHGcÆxsú�êiÑTnG7zRþBu6!�rÝdþл¤Fàðà–;¡‡„ìï&èË�Ò'=27g‚zOP_€02H	xùÍƇG„�:döÙ(�Y´H;Hsxšóãß�ã2oÆRæN/|vNFþF™èYØN¡Fk­€fƒÚ…0
à„²ðÞóQ
Ö¹^†Ö®ñ€avÐÞ!5*œ%n:IñÉË4÷m‹à0Í�Ü(X£»
`
Ù,Ý©©kºvˆ0Ó}fê]Û‰°±ÑÍÍ÷éP€Cý]ð÷8 çò¶_ŸÃ¼Ýƒ!›âhÖl�ï|ü€9$dšÒ}e
š�KŸ�âWw„N:öeöA
Ñ“§†§ö8w|ì DC¸)µ¹ÒqìkîNôA/×å%UU6(£§œiÑçÆ£hù)
J�9ç�läó¨å¾�x""W’`x]š
„û6¹Á/6‚èC^«Ë(M‚ÃF2z³>hšÄ—x"àÑãÊlöv ñ‰‘·o©å(ÕÅÈß³¾à–Ç“#;F(…:?<³ŒÀàÝMyšÑ1#·IÌù½—è3™!Jgm4}oçÕ³ŽRJB~Ëx(�L{ýØ]Æ\l::mB�X+…æ�óHÒã®-0”Š…&ÝM&ÿ
Dº××VSˆ‡¾´+£®c)•Vc{½
'Q}`‚!Ò&búã¥{À®ÆíÖ‰>�]üüÔÄ�3„@ƒµ‰
wJt¢‡Ú&+BL"„ôcä§ùWTûä7‡îË-_Wu>Ù©ÑT'Ócˆ�Õ»BF‰þ-�ÜRMÊÆûô[¯TÅF2§Íþjõëò”™ähYG¥Mo™µýØ›g`•°hu�Þª#.þøÅt;š/«TÒ¢5RxÂè\&TåÎiW÷;„R„Ïr–è@ðaeÓÛ¹ù-©ÒÑt‡ïŸóª÷½úî
Kãádœ#¥å_{Ý“ÒlRùíiv‘ÅñÛ0
Àc¦
žF¡Þà‚FŸóz—úBFÎ:o|¿¥~œ?‡äÌyóÄÄÂê¼oÕ߈§ÃºŽÙ�º¤ŠKL9‰ôyGÉ‘_mßÛ»Æó>]¹�[õÜ„¿E”NMdzf†¤ÏI4�az‚Æ¿¥éBçëD×Nù�/§jó]<8·ó«˜îôJx¤¿‹«ŸÀ8ûü±ÂÛt¬¹§c§TÎ�§*dŸá¾§õbüÝ3ÊÌ©¡BíBÞaXéÍ×ê7õÀ?|È|pD� HF1ÏÆÓl�’ƒßŸŒý]Ë,¢†xéMÊr ý:Ê~_áO¾~ÐboÌàlƒþD¬i¡¤3Mø3»÷¤é(*ÓPBˆ‘nn]?œÊe<ïòU½éÕNž±œbp×8tdm5b ‰šÎJ"ó&éADF“ÆióqWS�<Ŭât­ñ¤�JË8¡¦@h ¡T¦*9YD!“|±½6XAŒ›h2˜ ÃµÖì4¼aP(�I°Rµ(öÎ*
¨€m·SM.ÀÆŽ|ÜSºYùÈ#QC.bäíUU~áüHœ&ô¾\üÂörQiiãmÃuéÍù{ÜÚ¿“ùý¿œÜÔ�ùwºnþFƒÐÄ·
„–Χ¯ÅÍÑƽTÇ?¤ñ·
µS[ÞïcÅ“B’£Pe‰˜$E~GtÏB}¦~ß¡Òñ^íÑâƒöÏn^:ôHj¬ûjµ©Ý¾|¶F•¥Jh¥ŒZç%*»`[„¯~4ÕŠ—aŽ/8[1ƒë¿d³e5Á›S*à´­*úuLb¨K8_…:³gÛ£V«õiš§«l›-Tá¦Ì¯§£Sj¥VÅÒ·+᪲•BZ¡^ªlÔÏ¿Z¯Õªjž­¯Mš[^¸>ØUÚc®ÝðŽšë¿^¾�SŠédDoÜ(—N«n‚ÎÛSËü‡}ƒtŒ÷Öˆ„¡D8ý882þçsæûŠÇÐЙˆo~>þÂÿgcB™'J—,š‹rÏT¢Nfx}ç°ÉPЂB'¼±�cÇñ™p€¦�í8I7†3ŸfÝ_¯STí�$glHª›lí‡M|–\8ôÙÇ>–es3
kƒËM&ãöÇR»vßíß~0¹¿Ÿ~onfÕËã¥^zé;k¥Ä^y#�÷�–�oµÆÛô®:o‡éž,žµåÄßnӮǺ\tíÚWLšÙªXƒî„L§Æ×¥ög–pF]«˜•²º5ä²ÑÜ~›sôFÞ~'¯š�š„´»j
€ÂC½uðÚÏC¦E}|q-ºnyÇîÖƒ_\ga~šöÆëiÉ‹ŠDkD^¨<°é1Ûdsªíšúª²ÚÛܪ¹‹âQ¿9m²Ø�ˬõ¦Ö1ç¶8Æ×áDÏ9ØÞ_(·áñ½[O58
KÔƒÓÖùÍ—ß™ðôÉê�ü:>pô	K®õšªB7�Ž0¢øQ)N9÷@¡Í`2áaFâÖÑ„0tpƒéÂKÛ©£MVè¹�ÓyY=–ª&H’°]õáãÊNÜ¢|©£Ï’
{­ŽÇ²àÒ ßͨ^ÎÛúûž}ígnº�l8nC}°s•Yœ¶Ú?–Y•êX´óµ|ûyî'»ÆLø}§ØE'†{þŽn¬–
ƒý^rÁàÁÖ! "úw�!‡‡p+C”2Û\“K�À‹Z¥>Ò«áço9�Ÿ™§�ápÙ»NôMU±#‘™tî` ›sú|ŸÀ`~�±Eˆ6–"¢"h£­gêìÆ=:›ÈNÕtrèkÍ�íÑ'½n­û'C:³æ´Sž¢ã‰<D¤ÔQ§¸ÑŒ¥ZZºa–mžzàGB…†>©™_]¹YÇN¼º³šÚ禾Wª-YÅò$L¬âš“sÂD›
£”yñ›{_îCX	Ĩ¨5…÷tMƒÛ¡	�¢ÊAÕ=_ÇìÈ$¯(&è÷ÅÁ[UôMÜ–bÃÉÏs%O.þf§¾7Éë#=œÑšè¾Yï˜êC;ÑxØTTQ@]ÉíÖšhäÜ?vÇq6DùW¿°ân5cðÂX¼~N!q$é6X¦�Áñ
HrÌðÛ'3›‘:P(‚ˆ¦Ñ„ÐI&dÔõ?AI‡Ù��8ön ÃëÂ#­é7ÃkîÒºiø:߃5¯QKQøwàœžèªo%tt%Ò~3»â_W/Ò}Éè E^ä@ýP炇ôÇéˆ#ݯ�GR£º
ˆbÚ*Ô�DÒô¬„_a*ŠAdfÍßÅ9jŒLÔmx·S,Z§Ÿ¿a6vhyWì;êù¬ß$ ~ŸÓõÒßüwtGHܲèÃÅ*|È?,¤êšOÉ»Š �€²#"¤‚R¹‚觜˜@»
ÈÓýftÖ_ùã‚áiYIš‹]¹£³J/„®½çm|WM‡¸·¥sPHh¶ºÊ²bµ3[r¿ÑËÊÿ‡uê‘ …A°‡ò†wu
ŸíéÎ�£²Þ	Ýñ9ˆ¥ÊQ8MÚ@!¤9nRÎoüsþ_úNyöøí�`kÄ…¤£.ÒžFð“Rˆª†q·9)Œ
%$õ¸nÖì†
Öa³CZ„7üABbBÎr½ŽÉæSN¡�q|2§	Ê*Œé8Š®±ƒ;iÖIÇ"g'à ðëælœÆœ+&òJ�·”YÙ®x¤ìÃt QEÛ&¡U€ˆ1I:g[Pyg@ÿÕIå·”•…<0!ŸnÂlMj¦‘ñI!Ž°U'š3ÖÎ\@;NŠ9Lêœ	Y^ðQ8\°(žv÷ÊÅÙˆÈ!PMpÒq�þë¤å3ŒTòH²+žf
9Á’
$<Œ–@l…CSq
â¹$|0ºu¾]ˆtÁb€£Ae3@èTÌ7¢�2m$ÄôÐ({ZåÛC’÷½*ç÷nqÕÁá$óÊ@XT•‚€n&”CY[Ä�	ÝŽ°Z†fê²CøéøtaÀÖŒ9õ^Y›;'C=!lR J,`óß�ž»g=S$éų‰Q[�"æº-ßü*ۃƪM`šÆà„dÂÓR/­�ĜńÃÙK¶]�`¬N©³þ~.1;à Ș’bÐ�¤‚“Ü{ãB^žÞ£éø?šŽ‘5„�J$jŽæw
m}Bd ‚«Â0à³8²|¬‡)6hp¨å«mËp-°À+…l-m¢­-l*ª¶Å"Â�¤‰“:e40‡­'|åÎyn*Võ¯±>žô`úT�ÔËÔ@ þgÞ¡ž•OÆ·:øÃÁûg�òMDæ6?˜1%2AñÏG¨=ŸÞB
'Ú.]gÄü°ƒýiþýîGÐ�UP>—Œ×Ъ¿‹=>™~ÅU‚TÝÔ˜™¹k¼(»¸k«Pa3Ûú¼¿åõ0cî'ùëÈè}]'™¥õ¾„é¡S.‘’SÓ¦rÅHš![¼;MÜ:ŒaÛÅNS¢#óù³1þÿö}ëð�û'?¡ˆtõÑHò׉þÑ[‚xÃ3ÖôˆˆbdwÙøoÁ9té¸s¤’I$’H
$ý.’I$’I$ðxç’N]$’I9?/ê�óZ#¼�Rv7üûÕÁ�ÝõQì4HL(u»\Pâ¨'õ!Üö‡%^øqM~@à5¨‡ Å|� N
`zˆHKv Ô@ŒB1	Bn#åV�`‘@À†¡Ihp	ÃP}¿D’@�íœû�8úº�òq‰€ÀçÁê!B„!:íVÈx^h†]È¿NÌc$B©Má^óP|}†�ze;¡
!'ó;¡až�e�€BÚØUi-Kz(#L¢qÌ?°‡î€7À§¸zoú�à<½GRˆˆ�qûDGø­â·¹[�ƒpDtû¸Í­Ç­ˆªéㅧߛÁ—+pˇGø;ÀòûÄFÃxÁÜxèw�½îˆˆˆ‰$’I$’I$ûÿsoÃo¯ñFºU®!“PíìåÓDìöÝDí3$‘H¡<Â÷pyy+Îïßô©!°`âDxy†¼îMÁó߸¾²
�©¾绸Ø­}Ç_¬ù|~@’@’@	$	$�>ÿ螯‡ãš}<¨�Ç:és32çÏ·;ò�×Úån4g·€®ä€K¥mÞBƒœ TÀ¼‡:Є-Yï,–3¥N·Û—"sã¯
(x=y	³çõ@�9ˆ¬"xìª=
j+ß�D½8w‘l2K®[
²H‰Ô/@Y�Š¹ÕÑãÞ9q&ÄkvE{Ð$[…ÙR î	o8+ãÏ÷±qßÇxeUÁÀW‡ÏkõÑlaB`$ê'R&(Ÿ\Cêv&•c¼*ö@7µÕ¼‰Úö.ð2$PÕg9ðòÜßB‚°…Ï€ˆvËØ#²ˆŒŠ(µR4‚N
¿€X R‰0ös £pœBÏ#s`4‰àn^"<ÍpI7‰¥äxgê8©?™E4@—m~sÚÅÞc¹íë‚´— ¼Þ�Q>8Q$Wú¿
ÿ³üWð™_¥ÝK•?ð(wT…j¢?Wk¬¹|æsU×LÈnbP8þ·ƒoÝå®®�Y›ó׎ÏährË5 r¦<á~œÄ˽;»¹>2Hçü¢zåk‰$Ü’¨�Â'g €eÎ|ßø¡îÞâ9F‰P½¨}ËÅSþ3^¹`ÖeÐO\¢hUØÓÆû¤èk�~†ö¿�+Hþ¥(äFðáÚ";ÿ§ùÿ%ÿf–Û9]œbT¥¤ÖU¤?UOκük6Zp_Î9B¸‚—‹Cý³}Ÿòÿ�MöÈÙ÷¦éÑívn1áÓ…»ì¨DšÕT>$‰ß–’·b×öÅEú0µå´›a-	…§z‡™"_PéZVìZÚ*/l-¶ÚM°·ˆÛ?}ÞgíùßdÔ†.öÚÈ¡æ;eùãh/•¾Ý8Õpõ8Å\ÜÌóṈšyGdÔQ†©Jh©:§íÓá´z !mЮûmç®I8©õ‡×Mݾ^6Ù—ßÝ߬®{*
®8)™$t:‘1Ù
*•WýðÓÝbgáÒ½¯û]�]í~¥¶Ê.g[úÛUBª0n�­Yã(a›~§–Rôó™;íq2V|”jµ¶nÛd×¥¼ô»4Õ»¼¼@“vφïæSƒñù?ïâ˜r$FWU_Œ¸E¹%ˆTï!(8k¾ñM€¡gÎ\ØU1ÈݯʹÖ×nZ¨qa¶¤UÓóG³e5áAÿ’¡�©¤é¶LR=S3’Rzø èûH%«£dé².é
Þ N,¨Taœº—3�ãü ƒñÞ©¸ƒ'FÛ-ßÓ6dü�Åšôm“¸‰C�ÖôGÌuŠ°GÃ�:ìGÇ·Ø0w=ä’Mp/êìY­_…ó•É¬c)‚ž…œÎQ+PõI”z�p !4W‘ôIQTµM¨:–X„8¢zrÍÞÌX˜&Iœ¨}¥ZÝ’˜ñÂ3Ö©Í@¼ûl	ÂxÇP?çõzÒÊ„¤KÀ(¼ó<ëýðÿy¤H	.üé{Ø…ÛÜEžçb”Èíˆ|!Ô“O‰1Ò=—Œÿ¡gBaÝ;â¦%ö‡K	[±kQ{am¶Òm„�ð_À~
z(ÜM¾�œšßu	Ð�D8ðÑræZàÜ´¹‹’¼cœyÿOìïß»iøÍûóË
eD}WUü÷³“�¸êIñÞ}~»’vO7Þ‹àï÷ó~½Y^bb§„óÙÆ9-
!È�H&ÂÓ¾¡ûIüC¥ÂVìZü‘Q~^]ÍØ7k7¨‚nœÐ0ý³@ÌtݸÉóĨ“wçÓèqã—â¶7r«™\ÒË÷Bî(¢FD³¬,Á´·×ߤÁºŠÍi˜ý%}TM#¦Jf[Ûuá¦âäø¦Û‘Ñ'·ìç'-gâIÒE\H({Ò«Ù•›J©ïrp3Y9°î±î‡`C˜ûò0=�t´“íTrÙ±~¢pJ¤}¿›·¹¡Ëâã!6?r@í`•äx[°ƒå7ØoM»¿Fºº>ì³£´Éƒ!½t*FÌ,îjºck�žTD?’Ä&ÜÎÚí‡)�ZÅ*TqÓ^›ö[E5ÏN5#á2 ö,Îô´W”4¹(‚îO=¾žË'oì-ö¦6P'½è|Vy€Oê¯^W³äa½“]/ßëù°éôø+Š/«$Þ.!E$¯Õˆ|íö
°ÁW�©†hà§Ôoî/	aø{Q¤¥ZÅ‘&¾owæJÓ¤ÌΙ$æŽ''$æMŠ¢�-QV–Kà§^…ÞÓà†6„ŠàoiPu"n€*&\ámþN/œc+�˜i¦L)AÊæ`ƒ(‘~3‡Šx¼E¦ûÿ[ÑO€; ñô¹Kµ®&¡Å/ıe¬MCŠ^8Õ3;™—•*£	¢RÅ-)%Fȉ¤FIˆÌÃ"£Uv‡É“x§\]åšeY*g6ÅR|MÜÂ…�m2$µ¶&C4q’$y©dÁº˜…j�e7ÏNÆ2>Õ8Œûiÿ<`ݵ�·Ø%�Š%IÀ�d²)€ãÂ%�A4¼ÀõÚá
ÒÇ7 iC¦Œo³ÂJ3*ŠWv±5)xDK³o-y‘X^ùÆcQ2[7�¦ÖÂÚÌ­¦¡Å/yÔÜwV}«›‘¢'+^Ïvn2.B0�LVþo„	a"<ò ‚CÐQ“`%
BÁ‚"©cq­ëk뮚!UÙ¥n¹Ï•Â„ØwgѽîîK2ÄSÆõ�<⢰튱ÌÌðd©2'gí•Ÿë²}Ž[Q¢Œ›š,08øV!ýnñéŤÕS�2Kgq·L´Ä_ò�¾m"üóMqÏ{3Ý1|3�uÁez�tÏœiÁž×x,e|]¾Ãê¶VΈ2z/F{mD¨W˜Tˤ…
‰@æß·þÎ+èÿ› ~~¯Og»ïªŸø´ÿŸÁ¡ìVÇÿ#âÿ”ÛKa‡úÿ§åôWìÓîþMLÚ¯ã«kŸºÙOô¢
õÿ�Åú"74³ú¿§ý]?e½?ú?ïÿ‡Iÿ/ðÿ›º�Z¶§
½ü£fÕv©Íõ*}«–ý©ÏÓ±Ì(‚ž™½oÌ{¾Rõžÿg²K'BwBå'ºd:ý+œLcy™´WòÍ[·òl,Ètê™��愨Ò$‰ÜÃœþ
Ä×/Á[vX¢v3ŠÍ’hûu&8ÜŠDŒH"ìÓ�Ž¶Ð9
OR@ˆ	
Tß�ÿÉÑ}5\v§æ]u˜yÚk/xýœIž¬ÁÑ™“00,# ±!¸Ë|YR
ú„P ŒD; 9DC6"ftÝEŒõ
…ü uUöÙ%~Sÿ.¢î5ƒ2 ÑT쥰Ü]]©ÿ¿Éa šš%"Ag¥ò¨§üÿùò42iÑ^`01P¨
'\²¦§{„þÇËý´ìOƒ9;BÂü„§ƒDðÿݺÜêl¡#®ÿWÿ×þÇMMZ5‡ï•ßÕhŒn4÷(wŒÓ
@ȹFã'c8Ù’…3„4Fbp’¾ïšà£7æ>Tú\Üí7G&«ž;õ²ï�îV;Þ/I„ÀwÞ[ýd8U?ÍEä<
‰CŽmåö::|0ÞàˆÂ(,øžò!=f¡H¤ÿA�è%î­Ù5
í‰Ä6$£”RŠ¨QÝI`ÌΈ)œùöw~ýkWÃÀzXl…PWÒâwÃä¾M3™
#ΩÀñÉd�Ã!J öÉÖ—²Ñ¾÷÷n¶ÿ6Cyâób… ‘ËÂKÆEq»‰–Wçî1Ûµ›€²,Kì§Q³Åµ:¼¶o—~ÓÁ#*
aîdÆgP/�¬žæÌd(€pÖ‰òšý#Á4„Ô�v­ÛUÔ	$cž½X²G°OûF¹ç\þÌí׳¶îÝí±»:�bb�÷„2I„@Œõsg\òçBT÷Ù€ÃÚœŽ²¸gÇ.ÑÊ(�· P8�x4ÿÂpF›ÈäÜ;øm©�à8^ht"¡p( 9�vk…ߺ…‚À	; ïuíœ
Œ
Äo¸D
eÞ—æc–Wå�]i`%–Qă®*�(›hÏ6¨¨\‹§àY„F¦ç‚nZEÑŠ­óRôèlA"}Ôk°ðÌ°Ü6¥Î]?0è@›¶ hœ¿T‘	g‰:QÊ,CÀ€;ø…>RSþâ?xM&ÂàáŽdßtT^\û3ãæÙ1žH„#ƒ�†SÇ(Möl��5aîý+Ô¶
½B
¸
Ëþ jP"éeSE1`ì:‚ÿè0+&-žYû9 k¬'	ˆûP*\SðÀ3t\EʯJ‹b*‹m‹¨»®µ_kD4AŸQ}ü—ÙÛ¸žgWkåøý
ÕÔ3ÖB’$úh9òt½�âHn 7ôˆ2ÝÓ0I$°çoÝa2¬^¼8/¼7üUÿLõˆ¢:³uFçýˆ*Ãç[À‘��æ,×oÂ�þW•%zé³;esnÿX¤«“I!š[Þe‚Žä³B*¤A—a<Sp”ú<“Ñ?ÄÎD“B^ß33öï5Ò€
íò¾¡Æùþ7·Ñ?¦¾_†ÚWþ:öv2�4�HÆ\ ‹pcdm&‹N€ùKß¿g¼ö›wMæ�¦G1‹PßÌ|�Qý?eÒØ€Ú‘ùLE�ºr2ª*‹+bì Yc¥#(2•UUX—å?
³øˆ@=DÓŒàñÏCƒ}ZU)ä$äÃL<¤{“h_R’ˆŠ¹B(äiü0„’ìäk¸¶fç軬D

ÊÒ]}³ÎûàHÉ=W_ò`ûëø˜¦2/äªOúfj¿ª76馟Õy3þëV4Ô¤5�Ó%n1þßùÿßÒûîçþýÿèX£†ç¢}õŠ“/Q¾fq2øµ�ú·�ï} édTð`�·âoŽq•ž—�¥ÅÁuÞqÚøŽËµê%xTé±­mŸú»ñ=yÅqÁÆÿõ(9|gz¬Obuáy¼ñÛÆv­ùÚIáöˆ¼¨Â4B8¾‘­ëƒ,~òÆ£‚ùG*üQ½\s�d¤Å‰µ‹—ÅHƒ„š«»—o=»˜fÒ¡
®½e»F,$XÄòí}=Ü™íêŒ}VÒÿâ
(3dï²¢1 2<¹èê9ë*‹ÑÑÍ{�8¯\€ÄÊgšÌÀÂi6L0ÚsQ‰jð£D¸ç‡z\
ƒ×{&�'ÎÂ@Yã$¡iä==ú/<ðàVPtðf"¢È'Ì>Ëh02Ðð^r›k"R|S¾\â’QÂúœAñIxeFE°î6%ÉQ…	ò�ï-WÉ_GƒG™¿ä(vÉ
Œïo€Cq&þ·Ùp³‡¬ï$°É�œm"“gxß]Ûšëº>šuÅ]I/ƒ±"ãOf6›ç¸ý8ʼn¶…§fN™ ˆ&ï«ž!Çå°|övCÉF¢X(„‚ðˆ
XA‘P‡�™ƒaúa¬,<2¬<ég4ƒÎÅP`’°±%Oqò“%a´…kfƒJó˜Š#B¤¬‚Ôk`-eW×ìõÓ=.áÊAfõÑ‹¬”Jª6Õ@­ƒVÒ(T(…d©hYÓ,G쇺†¸ÓoU¹ÚÒ÷%éE
.é…�0‚öÅ"DÚc�¢ä–¤´Ðâtã6¯(/—Ü‹æö%â0X€H¸"¤ Ñ=Ñ{ºÙœÛÜçè|$Δ#Ÿàê}ó‡Ùë÷/ügûe_wÂO“ã4ñu*?‰÷­#=Þ§›®µYÿ¯
þž›ûO æ›0�îPÊ^ÔoýG‡=¸ô¤„wÅ‹ÀÇ[H±~ÿÀk¡rðÖ8,ŸìúìÑ`ºìfR#¨èçDù»00:Ia-‹ÐQŸÚOP±Ðù¿ìž)I>Jãä¾ÏUðF«þ.n
zQ‚ôÃwü�¾
®>-ªêàÎXgãégþ6MÛunmêÐãåóöD›Ï)¨„Ô+BŠ(¢$ÔY!þYÞÖ”8V¬&ª×³tÛT-Ï­¤é:tÑ™g‚ÉirÒ+á¾øu7áÕŸFžê>†’'�þ<|QWôÑåtN&¼vêYw©ès!	Û|#²<ΛŸ~Ti^j¸ý±ª#Îeþ?”T°ÿ¬»Óì~�
—iè½g|±¦ÏÛÇp~ª¥?ÞÏùà¶ôáÖª½Ò´þlf°½"H!ˆŠÔ‘öèCçÓ~n_u«tJÝ@2
C…<ÿ¹¸z:ŽQ‘ð•¹Ð´¶¤>¿r«bµûª�mQUE[2ÔH‹"&@ý{{=y
hÿ9ñýqþ_û)§º³QUL%FTUfoCãšJæó®Þ¶NK^¡5¦ N°~â\\oÂõ£|3cŒKfÔ^åXEè¤Ó%œéãB¸kfpÊ5®=®Ÿ=g*Ï'�Ýþ¼íóýC½´V™èêÍ
¥�Hé›SÊÓ9ëÑ”ßʈŠ;¸î,ïúñ˜¹˜ éóf
0¸2³êIô«�ü?ì�þDæ·NµMÞåæßîÿ©Ðt¤æ�F„§¢ˆ“Q«ÆUO:ø	²%s»»îURÛŽ\b\¸­0Ą̃…–ægX�T^Áë¸p‘0Ôd¿»ÜÚU¡F�h“pí®ßƒ²~Y§×ÚNW®T6î¦BJ:Œ§¼�ÿœôÓó+ÒÒl�ª¼vT³ž¹þ¾Všb¹£ÞƒòIûpÃ5̇ð8ÔÔÆ,÷3¯ÏMIx¥)J}ØOiè´þÑí?¶
–Ö� :jb?ÊCÏÎûþ�ìÔ8°^AÔ9°²B¡\·@ÓèÀybº$O�»Oª{%4©Ñ©ÊT­L;h—‚~<:¼Ô‚�jÒ/>p˜õ¾W•·¡æè˜÷-öЦpn�ø±{ ãN
Ý¥5£*eS„ˆÒÈóuÌê24âý0BdÓˆ¨3U0Lêç3‹€bÙ›,ÌÎá?©˜Òø~Ò²'Ê”‡+“lnµí€þP‹ósNB�°G�cR›öØß*5TÕS_Í`t[
U¾j†oÛùn7Ë1À†I’΄$µi”ZJnªÔè³JÄ@JH$�A& ƒˆãï8ßɹÇvøŸTšb¿›¶Hºk¶þ…µÇÏÃûv¨ªz¬éª¾š*D—ªj©�ÍMS=e3fŒbTâò¶�óøvj€Škþ\ù„IÛªÔ•šØ¡UVoó›G©rs:
L"wf¨®E©ž“Ë\í®6Ïõ»ª�PŒ(¾ê|Xš PLJžûÚÛGõ¡±4££ÅÐÓÍ”înÖfs€P¨Šõ{’\sÊ]W‰Ž¯mh­TËVŠ7mP¤Ý,Ê t®‡úœÜ«³ÎÌÒ«öHÿ
*Yç�ÄȤ§ûüáôu“ý©¿~ûØ›”Üð´‚C%SÝé¾o‚´OÖäz�É‹ä8©C”(f�*ú»ùöé}«7™gÝ™BûÁD‡4üö@=cðY„ó<ý
W¶æ?¶H;;è+¯××MZtÿX+iËþÔOÚ£’ÿìѧ@­Þ”ªIÊV5Nmþܱ'Å}V~ýtRæŒs©÷ßK½;ç¡e‚Õ\õÂÇ"$à]éY'ÙD•øˆ�·Ã�3û!	s�×µîb©²ÿPÞ)Ó¯b¨<<$𭔚“ýi÷~
!8“2ÄY�ÓOÍN6˜ÂTILü”Ÿ£(IºPýYƉ•—ÄB¸¦¢ô¤¤Fƒ¯kè¼_y
ÑÒrûû¹eω%Ðï¥0ÙYוìg@þ‰?ÏäkÝæ1<󌨉È.9#½Ó0Z©ÑÿÏà¨#Ũs«²¹èF–lZˆ�:¶�´”Bi¨Ê€7¹õÌ“‰Ùsù¡B­ç’	ó“ž_ïV`[ðä;¤½AIðîxƒŒ Lð ÏOM>ów±Ú]UM•¹üd„€v‚=Ä8Üé}+ê:ÉeŸEüÂàÅ‘÷MZ)ýþÙ>üÌíF•A¼°{–üü“"☤â1ƒ„ƒa~eSUyþ¼9xý=
åÝUès¢uÞlk›€¯A
ÈÛŠ0“‹ýM¸—S7ÿϱ>9`hÿ6)’&¹]bY•eÌéžG%áÕˆâ¶�V~oÄþ½®Š¢ù•	ÞC¶'—ú‡é‘õpÛ�]÷À$P�£ÞC˜S/­§eyy`Bg|À\&<¸Â*9
¸p6껎‰1¥þYƬ8eÁÓÁ…œÀ:èê¤z�$ç ý%à&ИÃ!ŒðQÙéðécl¼§�ª­\¢î¾[ÛÎVÁCÎÜíâê,©y2œ”�ìT4ÅCm4Hšª¹4T®mEªýç¡þ°�ñ7ÏÞº=€w‚$„$IGp2É>†@~zøŸH€ºÍç0�¢Á,'Ç‘b)GÔ¬ôÁÛ›F4	œpoO�Hà%J·r
à/¤ é¿„Éa0NÃ…tOØAÈ>9з|¹sï¨èš
ÜXüŒ^íbóO70Š‰¨ÑZ–pèFÂ&ýQRîn$¤":Ô€CïDE
@MvF>7횯ÂWy°
)š{Aë!C–³Ó
ðvrF)ÚÐ"xbmD„@DZõ¡$·ÔªUNš×}D”Òåt•Š¢žO“­æV�;ûŸ¯Ëá5HN¤{}PÐË+6CÙmæþR)�ÄÔÈ2¾!¡c_±!àf¨áºÿóúÿx´X¢Ü0Kyë€Tƒ˜aH¨Â§0¡w#)(£Ð0ă³T„[Xž•{ÛyON“WóDNïÛ1Ëü?;�/¢Ï%݃´§„WÓ•ìøúøeO_�~lÚÌ¢¢œ,<�³ñq–{»§yU¯æ‚ÿ?Rªô–‡ÍÉÉa㌟¢"¾Î\œ�”¸nÜ©Ì#Ђ	­r±LËt””ÊÛYºÁìâ©Ž{ìä÷ªõp\åé®Y“ã
]3ó’åPFŠ˜®(¢¶y¢¯eåJ>A°ÐêßpÙlŒÛ
é1v¢„
˜l®<÷X?¾ÜÌxø³™ásÃr~<´ÈÕ«£¥ø„tØfÚ“·Ý»œ©ÏEãGŒÒxÈuž7�‹˜Œh¿Üc²û­/z	Œ,´Å„(’¦mcRk¨™Ó qj è~'"‹¡ýRÑo|à%ðöe½vg°! r�ªd$�©ÚFG^<@ÕÃ9,’}èȧ¿ÒÌTþSü•?-?”ÿNì:Í?eXR*2Gm5aãd‡Œa_ã$ííñgøFÒaf}ÿPýQx›JcáÜÓ‹½ë¿µÊç«ê‚¡Ìs|âh€¦6 |dGxQ±1îýºœPä:’I»fˆÄ-lx)×àœð�ÁLøÇò~m@éà(ôTqÅ*~$Íâ��‰+*áQ·yÃsî›:ïÐÂöd°ürŸóÕ‹Ý
ËM«µ%@
ÔщÂ?¶MÎß: š@Yƒ©¼â#¨JãªÊþ¨?µy¢í$’¦‚H*x6bb�PÿŠ
‡ÝÓe¢ÇLÿUK	�³t�Aþ(–ÖW2ldwR ŽÝ(PõÁº‡1υʪû¡TË°¥ñ€(ˆ*ê,ß»k3ªáÑ2£[P4¥]CW>8±n$ÉãÙÙN[OlbàOñôRU¥0=ìaþ?²BÕËb8X
 ]"”SK¤)ÎI"‘  JÉDÃPÀyÒh6†�ª$�á€ì0ˆõ\EèO"D½�ýÑê1ñ…”š‚±0àmÐú•FžwM9ípr-7Ém¶€iÐUMô¦¨EÑ8¸!ÚÌìL�·ñ-" `5Pî>æ
„F·™�n’Q„ºXHÁ”
°bêz®b"­xÍš]Ü;yý*Þäð?«¦Pˆ¢Á\ç*ÌÁŽ*%æº×üÙ›¥18u÷}qöõnßèpO€;¤z¶dÌùÞSéóY‹_›™ÛÕNZh½—U¨œo?ÚM÷jIþ­e.=XQ».Rã}Ïfòü^žìβãú¿
Qþ¿—ìžoÛÓÃú|kˆSåštùécçŽVÊÛþ•Çõc¾Fîð§Íuj‰ú£m>'‰�M}EPø”1Eou5ì8íS«ñƒÕúîmb{cG¯Z&=ŽŽ�}ö]wƒf
…Z‹XÒ8}›&YjÆSÙ´Ÿ²6Dg�_é€w9è?+R窄À—{2rÑjÙ›<�j¡’­eùjÐ1A”R5�ƒþïj×Áúu“º¾÷Ž®¹�Sdƒ
5À€DÁ„â§RçÀyü'ãœa»©$寧Düœ4^2@‘˜
¾ûa÷ý9¾Ó§ìOÛćn>åjlàWý–DÖŠ7]¼`(TÏé-ò0å:¯«×Ÿm)À‡€AOÿta˜‰-ÒbŸŸ…�a†JXDò¿
¦�»œ=§øhþ0ŸÇÍ9é±½ìþåúÅM6~.)ƒ©u*øIc*)|`´¸òÃÞA&2½êö}\Õ5A‹F´±Y;”s‘Òr¤

¨ØièÁsÆŒ½�M"r‡'ç’bY	3u–„Ä:6A'Zƒª<á¾ýŽ1P’!)]Å�йFH`Ý×õ	Ô¯?ÜYó^]s)Ÿñ´ZœªÞÀÚŸC”,";Í�çóoŸÕ£�++ÙlÅ€á•YF+xˬ“?v,6$²N|¾Šé¶ÝD?ŸïÞ×›Ö)°ïSM8+Ê&”\ÂU"Sió60†
;×æ
ÆéµôCôr[îr­Ù»4XÅÅ7�æø"—¡U.–í’��®X¬Gn
ˆóP`[‰P—·ŸÖÎl™|dY9÷‘jJ_•÷6éPCĉËwï™Ö†£F52-gg´à’0}Þ=¡„6U‚Oe£ía™ÏD!PÛH$‰IÝñ¥9§ÅôÛ>ŸkÃÒzEÉ°îŒ'LŠsªí—6—™rtkùv‚“ˈF3D1È#xv%Zv=. Ê3W2ðä¦
k‹·-ú,ƒ8`LÌÙà±|>¹P$x•¯}	©&Àé½Á¿õ’xù\“»2†ã
½idCÀ²é%Æ%	˜U^…WŽˆ'bÑÙ¡ÆYª79^ñI( ˆg ´²^à¶âxh'+¦Š3¨Ù*R øÅ'À÷‚ƒù]`<•:o*
õk0ÛuTLÓMènw`ža9�³`;5ÖI'·¡î£-É7
	jËZÆ‘ìpéü/åÍþÉ"ækðëZ¸=é@¢¦œô²e»=+R2k‚ª¨¢ªöì_«â5‘4Šàó¢÷9¹8|‡�[Q5‡1–9kVs3šrÎ1Âx%Sn¶ùÉ�È›	�	ÕeÁ’·1eùPˆ�slÀ«�§L°ÁŸXÔO¨"ÈÈ‘a «�Ql>ÿÓ®šúØðïñáËy¯BWCÂYÞ§P;ý|$ó¸Zö¸Üâg^~==üÍžžùÒìäLù‡5#ÕÆ!Èi}‰IVs°…Š=ñì!Då5™2ÇE§p_õ)E.þ_2ª¯òû]þƒãûÚ
…T�•d«ß¿¯¾?&<“Á«´›]ÄÏN��y[ñ�(¡ãá«0º¼AyŽf]ËŇ3bb;AE¬oÏj»IÌdÏ	Àk,1YæN®ƒB²ÙXâþZ�7Ú›±“Þ<Í€‚dcŽ~ŒËL~]’K–µß籠)¢'RŽj.+Í÷|<Ó=S^¸¹/Åõ8•ôÃ5ÆÀÄÚRtÚ:<ÜUê+ÜÄƳIÌPm p¾w¿O5ãí_
moñn}v¹‘çÌÖnÐö>(pQÔ€
¢rÉä߀‘Eý¼ÐÀi·£õÕ›`ˆ®‚ JnT(Üœ‚>gKy2§|À<:2…¯ÛZ©	XçÌxÂÑ{¼äá1P„íeÁskrW«”ïÃÿ­˜M¶~gwNúÿWôˆ‰§Ažý[Ž9N•9>Š_p�“rÒ5ÖÒl\ªªË¶’ñ¨r—ðä:¡ãjUŽèo{¢ÚÉ;r`"
#<{mX¸W };LÑaÛÃ<»Mz£‡�0øŽìÞ{ó¡,y+¼n'êÛb ¥BYë2„Ú*æeð®f‹ËiD¹ûë“yk^£¡Çã{t*­-V¥j_÷òv7¶_%ƃf¹zÓì…³5췹Ц/{[t
>ß7ÓþH#ù´Ôõ
ªef˜
C•ìõªàÜË( š.«ÐÌ÷?>™9OqBÖ{‡Þ—uyÆZ;O¬ÅðFT†LÂŽFõuªŠ*‘„÷ÿi$’‰‘Ìð9=£w~
Êëçá¦xÁû€üaGºÀ>"½§ž{Z!¾Yí�HšœÏ’J€Ë6Y!÷@ôûÍ*Š¢«Ã©:
4vOV”‘UUr‘%í°;^wï”×Jþ­}™‰eQmö‘x(vßC´äÚ¨ÄÍ­t-Á¼Øž…g×_Ë’=±&0RÛàw’UBi¦ÉºXõ§BÖ©^¥G%¸�b`œ#ÌÜ„�
݇ƒÜ‘’@
Ÿ{îaN'Ü`,½l÷çðËEýTÙìþ[nq6{Ç1“ÝÌj?3Ó¨‰»z²?G÷÷xö¤^J@&zýž’1'D`ëwuy�Æo&íÞ…8o¡ñžï7p
Žüj㽪¾dc°ÄøI”|ö"C1ß0ræ'Ö´çÙs^äŒùÂc8‘Ð=�û™ÉRŒ‹�ùŒ~ÂD‰;cãDõ^r¿ ®µGë†Û@.0—rtÏŒ§R…›Mk¤ñ|†|›ÌZ=¤¿ôàë·r!ל¼‡�p‚Ã>»li$•U°ç}Š´Ù¬ŒkoµU]å׃Ú´»¢S+vaèpöt¢
CŸÀ‡a
/aõ§bãű}ªáv㽘Á@\C“ôpŸ²{gÄ(±üÑÐ-;|6É*Ð+‚ƒV\QQT72¬òÒËæo:ÎÈ(\Š=EPÌ5ô- 
PiÅ 
‡ëY
~x�áµLþz1s²$ƒ†HÏTqh¬Q	Ï¥ÈL)?Œ?¼YL¤–XYe" Œ(‘H0iHAˆL?¿ÝáÜ;²£Þ˜
N>hˆ“/†|Ôê6nü‘o9§.2+@¨ùY™33æpƒ9ѪÉ•žÏtdí°ÖÛ~éeg~ùœ� TÐ+œ:³ðw�D� çŸïGÄúœg䲉2ÃI¹ªüßµx$â»Åþ…^%?â©ìÓ•Ëgòhÿ”è`ñÖ0ôÛšjpç#”ƒâæ/ŸÇ�•:ÆxŒã_yk2ï—ÍÓ¾¯4¾1Ï«Ù·ˆß[?_ÖçäïÈ-ùE¡¯9ƒç>sq>h¢J‰<·Ô÷ž”ýÂÒ ÆñéêSËQEp'|•r›
u8ÖÉ45k”-pª™B»Rh“˜í&6%Ô! Q㇈ãÊ`+
þF2:…?yÅ°�-~X$qÆ‘Ïè#æ²Åå�ÐÐ
̱#CÔTÑaR
'ØTzI
2Vhô¡¬xTp ‰X•„äR(8§ìшmPà¥/kâ¢RM˜j“X¬i~ð‘€9
�Ae{ø8rmžØ¶q³fÁÎâôêß©ÌèoÝ�ÍÁã9hqv± �×ý4tû\Â9?•TWØä!ú³w†c °^”cŽP|ð>Œp¹JWC?$)¤ði$ä�IÙ‡#N乧7fþ†ª=>NÂÚBûøuº7Ÿ‹“Ê`tÛy¦Ý�ìÞè<8š7p‡¢Ù.)¹7‹Â×ÛxÈ¿Òûüø	¾|Zt„åTnͪÂTUwaØÏ©Â0;ˆâf‘‹8

ÁÇ–û9´Þæ|
‘ÏX†–›)” $DƒŽ88„HÍë
0„…®N°qDÅ™Î8ãv! 
†º™C"Â@v�.›ðø)?ocçÞÒæ¼—:eb÷	ÜYð”üŒ0¦ûj�r&Y%>xáeîÀ_ABŽö¤RkQ
h!ÉÏŽþ¿u¹4Dò¥õã(Éð²Ë–qÕ7A3a{±/êp¯ÜfM¨Ð´Š
e¬…!ÃwÚF™îšB,�Pl íŸ%½¸+Ÿä:�—½Ô3<»üs
°‹[©œÓŒCàâq!¨G™9z?ûê]íƒõÆÎÐ
´
)íHHAÏrŒ*¨Áš‡Ävá/·#Ç1ë6èC	fšU›æ3ãU/†z+ÇßÜ](3`˜ºÐÌÎ\Â±ÆƒìÔhÓú™•Õ±¡MOYµÞ‡Ù`Õ>&£¾3ã,¥ø‹Ÿç]âôú¼´R•í0›kÊÖšgð—_s>Qh�»y»sm]øä{¯Ås¨êæ/ŒÕÆ4óQ¨�®"9Óqdã˜ÎÔõSRÝ]™}î±/Ò¾a|-¼2L脱�á
µp¼ŒSw¯?F£8}Öì´—}a“uD
]±Fb¸;Îõ£¾Ñ‘«Ÿ°–6©óé¿MoóûŒÍ(­æ­úÜĸ�’q&I$’±«T÷R³0ÏÌnþ8DDëÜxëÊãNÝù½žŠ­jµª‰»F›*žø¡_ŸÛë𵡛¿’ÝJ1¡õWVöO>ÜlƒàÌð½*©eCMC£I‰$í
�<ÜÝXª'&²fÍZ|iNµ™5Or„žŽF;Jç|ÆÓ
Ì5,~Œ˜‘:§öA&nË�zwˆˆçœ½o¬Ü¾s£ŸÏÄ9æ£|í­ÝTQ^vƒ}ŸlÄEg~˜TÒ*{t8"ÉaŠQ DŠ‚ûn‘ÿg§�Þè'îÄQN ñã0ó뤦r‚I­-
¤`3±*¹)Ô,5c2³Wz´ÙßVi9GáÑ ¥°%e}µÍÒÄ<Çî<ÅeÞÔöa–y�*Á_§Nš(d¸j¥ÈAR0j`Éb„ðûTB·£ê†_4µˆ tŠûü»f’®¿ÏŸÂ¹Ÿ@?&É9¢šh¸\´84�c\5Jb¤ú£JNú4¶ØÒÛÐtÁ8«iÁMD@¼Ë( 
2%‹À¾É¢×Ó-¯¶«®*�–«Véy“Î/§¾ŸÖ-JF”2¬›Êl]*†åM³>ÁX,�]•ÍEh%N¥ô§óÀž1aAoÀA]Å÷§šºÕùyúlëë
–—Weõ²�xÅ+{ÙZuù›ÌXVBÑwTŸYìä*þBQêâp	¼òÞ¿šá“¼t„‰ Ø }Þúë’¥Š¡B˜»â\2„Å
é
«öÛD’IêÅ	¶Â*«l÷MöªûÕü2éKe4›YKJPAcE;ô.„@ÿ
(,¼b8úÙõ°ß�C†h31Q
uã;†Qt¿¸<:�	@œ¥ujæ�ñxñG«Ö“ÿ?õ@L‚”;Cß S£žNU%u¾XcœDtºÆî‹?)Vô‡«ìƒÈæ¥cŽÝ7å:uo•*Ÿ5}ëÌ>3YÌç=q—kÖiŠ›ýc׌ôUuÉÔÁÆÜnȱ'pt2z/‹Û£p ?ÇQVDRAdIE€¡ø®üK=‰à²	é”?´j=—D¨SyE¸ñêwVh9‘S"€(�‘½P`E(6"²¥à´Ö È'~ëÔH"rÿèç�tœG±V"�«ÏÝsæÜ1']tî¨~ßš˜�ßZ
Øl…¦q´„j¨Òì#Þ«ãw­Ó/·ôàûõ“3;x}UJ;tÍ‹j§Myê„�ñ*$L&Ž>’N¸™^³CÑïí¡ÌÕk)ôv�î#1E¾Œj�ô31„Ì×��`æ¦nk|kc‚`ÁÌÃ31˜a«7�Åö½ùÍŸéªPq®~™ü·=š6nE"b%°D?2Ñ«1ãâF›úÅÜBI0«êOgщí-†MÍØ2ºî“Ì3à
’ïqÓØô`GC½„‘'ö{¯¶l Óòÿ`õ.R„B�
r}åvïðóíÏ!6ϳ–*s©iÆf'�‰}¯¹žâ€Þ­Ok;²dÀ„Àw7vl,ׯnLàéÅæwíü±;rÿuL €P½—#Én(±ÔçvDA0¢ºH⬮´Y"=k^XP[#æØ÷(§›Ø>ÉÏSfÄB´ì4²%Ø(†?/éùnÑ«F�›tXd˜\Üàߪ»î=È`^ä…
þš[hÃA;“Ñà¡>BÁ §Î~�	o:îRË4‰¥®§÷AQ&ÔYÈ÷ž0P¦ºW2/n¡þFIž›Ú~¥Ís}ª€µÆ˜±Î €iõ¼AWÓ}é<öÈu•_/‚àø×J¢¥¢³’ó€ˆ:SGLDÖ¥œ[-¹öÛE­K(¥£z#. ½Aþžw×=Å«r–Ýcç°Z9­
Ÿ]böPWfvYa)¿Ñn§®lÃ2	ø)§C
€
É^`È
 ¨¥ÉV[‰\˜†ÉUL‹"¹'ž‡Gå�¹×@«\ZöšOÝUqvÞÚˆõœž?4B
iþx!}HwýÜ:_ÛÿMÂק2ªjšæ"¨ˆ/ÈD%X!€¡ÍÂÄ:eôÓ8¥ðu#¾_5u8¢œÄÇ^Éþc4Cz„~UëeíV•Í9
¾Ò}»6Ìtž¾Ê4äÌU¿M£œç}Bñ´ÉÏ5…O‰ÅÖ½i'x¼™`
LÌŒ��ê	¯É©»4J6Õj¸
´Ž:,…ºc~(®$ÇZ×íç�ƒ.ÔX×Vëv.ѳ¡/QT
3 V
”�ÔÀM!êêâDHyxÈ�N^�zwëóù[sgAæu¶µmV«RÕ�Rô¿PÔ*´ò;¦±¡¥¹^º•ïÜ!Öò¤QK`ÿb,ÅÎÇvsjúëÑNUÙ}¡
E²
¬ç§"ðÆ’ÛÚ´uˆ—�ßSÑéx\Ë•o˾%˜ˆÅ¾«Ùxù4f+W²ÎÆ.ªj*Ü�…›å†f4›Òb†M8cKÕÙaý@×w©ÉoI¾W3ÎùÀ’èšÆÒJ¥HHxɉŸSó»gaƒ×ü‹mÏ£ïŒíOö«2œŠˆjˆ'}¿òüÿLhçÔ$‚|þ†ÍZ�ïÿpý�Æe²šëZdŸbý¾FÁSi;" †z[Þ¡©A)Ìå€êS	˜�Ì$Ø0ôT@Ò²@üõ;¢ˆë®—ôHcéM_PÚ“ñ]…ªƒ‘âþTr‘íá•þWá¢XÓzó„‰2�QîwqJΡèfê­iæ¥Òj9¸µ“côû€éOXtÓ,tÞóEÜöÝ×”Ø>UAY¢Ð\÷3ï‚ö—Âá
,¥‹¬½Ï€U{O}éaðs´nVŠ½a¯ö;¼°7õF÷bØáya@ú•í¯8¶œ…¢ÊÄ
ªü^N¥ðª%‰tíx©|§³¤ÅQv]TÏDùyDÃ´ÑK~C×ò[èñÛ«N–MOn
—,'šß»iužSZ(ž1QADPR튲cÕ5dÿ.áQ>ÃF::3~ëxñÛ�\ÿ7æª/£ü•YÏšrZ®u],iPPæbàedAœÞÁc©Ù~ðÍWû±éQ‰Çm Öxv„¤AWçÂØ@Á×Þ�Æþ9Ñ�Ýðî—àÐ?Š§[óp©œRHd”Lbµþg«b$ÆØl7^�9ðî1¡Ö9�¤ ‚'–éÿ~
ðr¥õs/‚qQ<»_sí•^ÿR	½Lv§öŽWâ%¾ýñì7ü‘¸ü|ºá(áò¿ƒbÿŠiUOŒuT°ü¿·ñµò½û"Ÿqó:‡¬¦”ï…?t¢Q|háöû²]{¤Õ)VU�¹Çѱ†Úƒ¯dûB†D€&¨ÉVv8Ý0å‘0ª¿Ž¨}c'0†¾›8X)CF
»ŸTðö眘ÚÖµƒL÷eŸ“Ýë!±Ð�ÑQå>SQM3.‘¨™-Ë7=•Ø(¨Ð…Grí )ìêzÿ»Ç—§­^Ãxó;ó[km/½³(5-d!S¹êù~÷–r°°fSJ=zÔ1�ù�
¨_
+ä]ºª£ž—0Än5ï%“Ñhúçø
žÑÈÿðTëœÝθté�ÿŽ�Z5W²Ë4]rÜ0â
—Uì�í©ñŒs¿§ÅúøwÔlf+u½«©¢!Å9†Óá=¾7»ã¸�TZ|>F–$ÿx?3e7Ⱦö(€íÏDXf®>îJÕë›/��”ª2…ј�”w1L�L�ÅY^ölqª¡º>�ÏǪ
”ÉÄ:•¥j¨‹ód0ŸöeRï�ý?n“å5xˆu´ÿr”žŽôL>J楎a9AâNiE;óU~Ž®—>w
\öíÕ±[á_ÓáV®ü¼<ë7£Z¢NÚÿoîüµñš�-9ó‰Ñ¿}Ç4üÐ6�	’Õõ”ò£4oD²Üú>›­ûùoñOÈÖó¬AΚy®ý:Ò6nq¦X•¿Cf‹HaÎ €k›\1ò'Œ]è�ýüµþÄþ"ÿa2¥	èËVÍŽwK,˜
«±ûa³”d*�7
õÇU(x¢ˆÁ(pqµPAÔ

̇ب‘Îy[aŒj�n|2¢Èz+îçŠ�è?;híš‹…OH‚
ØeŠûÓuh¨}׬_ú»f"vQUô[]Ä�Õ?“y*ÔN»ýczýA¸ÏFŒsUÏv˜/~ÊÛ¿pÍÏ›¶ïn|O¨+«úçÝœ“¶¬”иݻ>2�œÕj™vãVÈ:怀=ÃncÎÿ-�ò§æ~O)ôm_Pé<ùN%r
&nNo|èFAøÏõâK4wnúÀÇ�&LR)ü7ƒIú¨q7îs÷^7D›o*qÇì>gô�Äî
:.ß (	4?ÒIAÜY_äI…SE¬œÝöÈ}zcæ`øûf‡|·TøP:1ÊoÛyÇËWpeï:Q¬f*}|qìõâ×Aè¡Å÷šÓB__·_g•2(€’'=üâ9†ìÎz—®ÉüçÀõ[kml¢V…¨Ôü8Ü=þýß)Ú.Q6ÿÝ>ïŸ9F…ßf2ÏSçE5U·
.‚ªÅXfVx8'Ä7[é\ðéܳ+:{3ë/Þ³ë3{cñˆŸ§Ï‚ÚKvœa·ÝØ)
P—Û«ãßv�(3”Y¨s™Ô\\Ð=ëãRKqÀ7<öËâŸâ/TÏɯIïYÑî{4íö³ñ�õáðð±ïDš20`>šYVÄ$UGùü�€ûíò‡iÛý
±ÛéÀ„!üºüýÜÃöAìˆ!Ñ<�NÞÞÞÒgžÍ3KÜöÿžt=Ô@•Ezꪬ»´K#ô|·*›Êæ«mš/e€DIpAêÿÌLÂà@€<™?>ädäžÿž�ƒèzý¸:vÌÅÌH,’,„EH„�€„T‚A?—Ð{çQæ�„¿O‹ÁãñuãÞÇ}r˧À_’|âëê¸ÞÒŸx¼Aá©Þ”ú߇‡‹›5Þ;ŽÍ[çÝæᚃ…nèûß½*"¼PD¼�=Šy )„$R½===<ü8|]5¦=½˜?$
”F<ô‚\ëD´Q?ŒxeÙã
ʯ ¶ÿ!&³�~R
0Ç8k“Y¶+¿BÛ½[jÇRãÀ=÷ˆ uh#.àº/§ågzu!�¯Ja7Ù½ÓÍx‚
¥ü¦¨/Ö¸€Žl®ÊõÆ…UÊ{#¢ñ0e¶ËlÑbÊ‚oÊj-Ý[W·Û\»„
kÁ8¯0iœR°ÄìW½‹&¶ÜŸûפy„>�¸uiŸWô, Á, EŸ°5¾ïÑ>ú*>.'üfá;ÿg$Òt™ÌG˜qÁü� •÷ŸH F£ü-�ËÈ~AqïT>c3ÑQ_óþnÿ£±Uw÷5ÜUU®¢zø:Œê«V¤:Ejl§øzpQxstÛѱ¤û+²¿S>´!ÁïtNu&]‘ä}CJz|Ñ„¦'?tõE¢çG*¡~âÍF1ß½�Æ®÷sõ<5¡ÝGµ\ýÊ°¯ª†_+õj×O2-ê_ú0ÌÚN�dã?
X,.×þœ°ŠÑoY7û¾¿
ˆ÷ð6{�¡ôZ]²ƒû™îÿ4_œºLŒµø-�Ù.¯ín:‰œ�K”<Óž=.Y•Xý¬ËL�íŸDõ{1·Ôzxa}‘y¶©Â¬=Tñú°CÉèò¶¶£½’üÑ	y�i
`ùŠnãª0$$”˜U1êqñýïC?ÕynDø·š|M2!!H’H›úóßðõ|~]í?†xäí5UUT‹
QQ3~m@�L›àJÆ‚äþÂøUŸKþu-£HRIóõpìvïù_@´GI$‰$
‡Ÿðïõö^ÜÄ?‹@ÔùõòÈO·%J HL’BHI!%çþŸ`½·Î«ÌŸÉ_—Vû‰Ï’aý>Rj··Øº—>ï~=¸ÿŒd¥¬
dÈv{pŒtâë;ùü‚ú¥5ˆ‘îWvC•ú¤ŸÄ1@Á
>ÉÎÀCð6t7zY+Ay×C
ç§@Î/#Øÿj0êÉôí­¦Ání‡ÐmµÝhY€*	aãQrô:ÊhƲó�kF£>K™!Œ´áñ3Ƨ:ôe3!>"lŠtKÛÅ`X•¦¢b
€p ê9LÉÄ´ã2KH㶤vÁ€Ò$›EºY�EŒR¡DEÃꨖŠ¼µk5€U*
œj™g$eä‡f{rRÔÞ«$f¨gt˜zÀíLé6À«Î4Îf®Ðõ}|Ÿ‚~’¨Ä’z}'ðùh~×Í}�þ(¤8'ûLô¤ÉéÞvîÛñ‡·w\èv:y{<��òqÖ¨•´ÀçGD9(åk=>é¤!6~ñÿ‰ÞsS_–V¡u|µš± Ò>¥•Æ´Òƒæ_OncÜŒÉbK\cŽ§zT6ÚÄõês^Èb¨zŽªâù+g"s-Ÿ¾JñøÆŸýf’´;æ¡P ^ÞE%ƒk«7!ŸòÖZó¬½ÝxlŸ3“i­c¦l8”çþ»ÞÊWlÖH#íLp°ŠE/ör=#¦ˆè§»»¤Îà:Lã0%_DAë^[+’|Ez,™·}<.³¬÷«…Qâ3†vÉ,×çšµrŠÿΫà…·RôUüÇbû×OÔ@‹ò»’9?_^ƒú½å�P\EÒã¿ýü«ï€ÞžöiÞxÔ¡62©ÉYü‘8¨¨mRjø«’:Ù	îÛÙFù¡·OÔëåGÇDûp1Y:
à¼NzÊ®4ÿ„Ù'"mµ½;É"ý±á5Ån‹ßå[©„â­®®ž(R¢¹Y”™u/5±B¡J‡…MkËuE6Òº.óï–åš_Ëmˆ&µ±J—Í8ùÞ³½ú7ÅÜ4ªÄs¿iŒ'ís«ës�Œiß»¢ÎÅ]s9]Ry
ûŠzÙ˜VaßÔ�éëñÜû–ŒYË¿mÇfïšáò5ºNcëí¤¦2–è7î’àëá9¢¹œÏfYºœàò®7Ô¬éßØ®C¥oRª5¸¸[ùšRj¶dä¡lD(FE©Î_sÂ\~h±&£x ·ê#…õNaúü2sNÌ©úÇVaBóꌞuÔÛqbô:¶g©ÚÍV<+Ažd¨kZ1b�átSlzhˆ„Å{g3›Dîåiþîã¾h“I�2–*ñ_ÁyUv˜Û7†ªö¾Ÿ§C—j�-:¤°c8îêîrc=Žý“±Áa{Zæ¥*b¦rIh~

tOLL×ÆÚ`þùÚͬËz¥xŒ=CïR­m¥H®>}}²ô,qº¡Õ­êS¯\㺔×åÒ:Î�7çø¦­ÜÛ|/ß°’׎�2ñ�äê,ž(Igʽ߇m�åé È–Úí_¢›Ë¸ÿS�$…æÛArâ› {¼+Ÿ5¡ØÖä%*	O3ÛÓ~תžÙöNôKd’@×ËEú5§çî5—>Néçg­¼	Jdyõ�&I­|<·­\ùKÏss/¦$³Ì)Á\®77³¶ÁßR–/Ë$¯: OW�dM’
	‡«æy'4ûj®x&þÿ½ßÁ~„‡õú¶L¬Â,>‹'ÁŸ¿µDù~¼ºZ°¨™Ã�$¡I®v>>oÕçcì;
ùëq€noöÿ,“Aý¿–üäê��uLE/ÔP¿t§«u•$õ{õùÏÐQÆ!!áˆî"ïøëª=J1´kÄc3J“³��5 [ä®k;[L“X¾õAûÙeJ�*
„iæq�<ÎBýã|^-?—¼Т$½n•Z§¿ãÕR
Í”Pá
EOÓ–ˆÕ~
ØA$Ç\dá–
K©æç¢zçXëdcRJsYø1,”æs¹¨œT>J a¹�H^Á]{!²ÏÛ�j¡‡±Ï}Ê‘NQí<é:ϲ
ÊÏ]×øN}ùø¡îî­û¶àíõ'BƒÍç?CË[hPèRÏš=‹%ˆûΣµ¬~>mssÕ$[³pW˜Ø)Z‡R²Ð*r_JŒr>TæœoŠl¥Ç×
Î}ÊiÛìµ
˸¥|"»§_;@[<ì:î|\ôÓëY¡è¼NJpTÚ¶Xê^<ÜW¿TwŽo|¢çÀ”n¨Æ˜|ò˳²iMCœabç»õ}SÍ–Úf¥v2CÓmo&TµoT¿SzU=Lèo
s+°QçY�l¨™(xÔôhd||šy¢GLX²ú:¡·fçlåNžº7C¤šõÐie<’“�»œ¼G×¾Žóë®ÃPú]moe©%<ûÙ=“uÃ+毭\§<[E7»zŽÚÏS>u>Eu¸ìÁ›Ùk�êMSMêlDZ34±•_4biœ“YC¨QâšîT0�û–Ô•ZZ`®Ö*¦ž}²‹ôiàÿ$~Û8A•gb*(Só³*iX,TeNåDð_¯{Îe¡NµM*Ž°âë±~[zöKáÏß›çÖí6õø_«w{³æ¨Ï_‰Ú�zؼ È‹{5ëS¨T{ûœ
[¤CLäA�M5¸Øc¡ÇVS¹ó§Z•v4
µ^®UH¦q®µ¤T/Ë�aÊ gTùóÒúCýL:øKEXO�óžfB ˆyÙ9|?Þe‚ð÷èN¹¿ÇNçLÂß&�‘Äêç¥\ÅÏ4pctßÓÚ'ߣ_&a­’l©C:ìy›¢®DÜ°riqK:¨c>ýüFfªp¿¡¶¢ž‡�»~ÿ„g^^/…Eð0ÞÓålrÇÌóB�Ò8ªA’Œif©{9i†û6Ý%èF‰ñ¡¯\Ý”_-lžåz†•HÆ·g8÷Ùð›a²¾ÿéݬ»ŒyS¤Ñòz¡¿›û7Œ*Õ6‰×JOÍPéçd4‡lfÜ- t½xys±xááz®´¯ý€ýÐu‰º#†q©{
¾Ïi¼½1઄"Su‡÷§t£ê¿R®?‚t¹–�Bq¿£�j•$/ã}/roÙN†í»âM@Þ·eB¶e\�M¯l;¤[}.ˆ‰¥NeM¹O#/™'åA¯w¿ÃD/jÏš{þ—vnÁñÐá'ñómÚ«Aªáí9fföc&øÒ×óï³ø´Y?Õ{~Ÿ¶1¥ù�ê(ÙŒƇú–‰B�mZ£Ì˜Jæ×\14 ÇåžÍLèw:ýÆ>ÿ“ù-Ï–ø¾üŽúµûƒÄÂÊ?ÐëÎéùl‚‹ÕAHÔA‰+KMiTبڙmXÕ¨Õ´[R–ÅiRÔ¦Ô‘´›Tšî×3j¦”Ìe“HÀ"²Fl£‘a@|Ÿ¢°ìÝH)ÍmrÛÚåQ¶+Š®B²($‚"äÅoÉ�°ŽæŠXQã(²£¾ $@‘C¢)’*Ÿê‡÷§ý…Á(‰l‡UˆÃarÃÝ\² 0‹	 �²E!D暃!ˆ^‡õ}ŽvÀt±6Óf³áÛ³KM)©,��fXSäK'ÿEY¢Ã€ÂâV,5 ûÌÒf	˜™²“
"¥ÁFAG,ÄBï
@½˜RÀu¨¡ß8ã»Â`#DA‘DOÜ0Rl8€É$·r€C~EF�œ®*4’'ƒË bŒ+ä2÷,Ò\°©Øš¡Ð„³Å|\€G¤NP0™#-£&�Ô…wl@Éô¸0“°©<�˜sʶLrFì{à‚ŒaÈëÁ¡bE8›ƒÍ¼H9–Màd7xf£…áÔ?Ðœœø†Hr0t$4¶()0OC<�ß0Ð'ÝÖªòé.‹TX³ßRiñ í�ES€Kâ¯$�d5Ö¤ãVQ"‡&­Ón‘
¤3hllCÂDŠ0ˆ¤c!X*@IÀКC€oÍ‘H„š(@ACšs:8"1$	ÜÂN	¥áïÆ®
y¥ÇŽ‹ƒÿ‘*³’sVtw²y‡\Þ9F@°‚qAŒA#-±#
3Ì`dË�‰�T°£,Ith‚eµÉ!í@0P�¦#8)cÔ*ÛbN̈Œ�‡®ÊHm
°z¤<“+̆ï
…Y"…¢z˜OÛ8H¤œ,œPb…IÃÅ2áØf¨Éîí/“™ÄìÐ2	)ݸ	;P²\°;ÓL
Œ…$;0“2ÞÚ•€¡„¬:Š°*Põ`ê C°ÈvdÄR”-$m­—MrÒ&Úí߯PšÑ!œ³s…p
¢3²QIŒ�!"$DF,‚ÄÜ
!Û÷yÎAé›T|>ôíû™-sœ9å‰ü>ÏAª±¾û~¯ŸÎIᇥƒõIè+ú}ž$R%.”áõ¥c–‰Ý4ª¢‡ÏB"™`­æv6È»—ûÿ˜˜ñ±ÿ}äÁÏ÷úh:Û&DÓô/â/¯§ø~Èž¼Ÿª¡à{N­êù9tÞpj?m¦ý(Q�WiC·ShÑói<ÓþIYV¾¢©Üþ'ôËŸÀ	£ï,5�ÇIJiOb€‰©-SÈÖ(:(äc0
ƒƒíëæúcàèó/_ÝJ-kŠ
ªÿÕ?×û‹¶þíÚ0†ó¥ÇWðñúæª6×Ûl?ÔÕÙo–É_ü°ôÑ—þm|êR=ÏŠá�±¾~zèÓ5;qõuzy'‰<îöª³3H;…=´Gœ#k‡ªp2ï÷vrÐht´ÔoøÂVÌ/®\_?AȪwµg=DÓVPDÀh½}U[Emp®eš»ûÇ&Qשåò½_>3Âù©yx­AÖdZ0º1gáþ}Úk$ºl¤Â¹¦Ö_Ch(*ÇÀkÄËû÷ýÁÜ"w&A—ëGæ—CæÍ\óº[`(üõ÷ðü®kÆßÝk–¢Þ6ÌÙݸ¤©JŽñnùÏ‚ª�ÍìØÈÃm£q}xa&¹JsÖýzˆ�Ó÷­xeI¿-†6H$Š‹Ãˆ©¾
¢sìúôCâû¹ÿgôõuîÎCa¶Cïàpo«JOÇŸà�A	Ø’ÆEP»P BFB4:R­¨
[i°$ц…3òE
Oô(
XM¡ò/û±Ž:ÿz|ÿWç[œPrVd
Y•·¡"4ÓýìÏï=¾UïòüçО‡ï�è™h_—º.s0
ïš–
âý·Ý0Û´£$³5v!Îk8.=¢zqQÈå¤R(ö9¢1D ¹¸ý„°Ó#LÑMZuéŽøͲeš¥§†º4%2bmSábP__Ëwtoú8}ÝX™­¡äÙ7™ïfAÒÅŸRÿHùg¼�fÄÜD{
G.7°ŠÌ¨t4+JªŠâ	¡º„W7Ê>�aÐÓK UWˆAµ¨Ì‹Q	�PQ¨Y°i/懚這<Ð
‘êÆ)k6tÛ°¸ì’׆ì–õeÃ>Ûoø”Û}.ôXŠ�ì'1Ö¦¥�É-Û!P;‡z/ÅÈðJÔ4&aþÔ³Í5eÝc£Êœ"¢¯h…NÀAçNâÿhFzR¬òž€�Ö¦@Ÿ2Bré
1s�Âà´¡Ô¨{‡ŽÃ6D�ÖˬŒµ‚ƒÔQÍQ’D7@Þs4÷é»K¶™ÕF»ŠÏ¶t9°6×…\÷-Bï uô¤3íá`ó›CÄ0ò”^k©(:@d‘51Œ\Cxw”ï"YªG’ð'S \�A�IˆK%€ÿaÉíîÞ	};DtÛSU™!ã
!˜u 8Ħ!`±OŽ;©ÇhôóNú|!aõHÓ[ž!—–ˆx"K…:-�JP“ d¼÷�¥õ\¢•yçvÊMO0£orÈ„%
pþò»ôæA2E��Ú{˜a"¼CîÃJ	¬;�ºP@H¤Œ”/ù<{p-a>Ö¡ÜÚYó?W:©¦Àõα�Æ{ƒ11¡@6¬ ÜãüΦPAœcMl8yÑÐŽƒÃÄócv¦H¬`lv=,p·–:að—G÷Ä ’{ˆ””÷¥¯Ùu•¼Ës3xØÒ�0²4·³uI¥éj1 uÛºÞ*òò%5E6©m3R¥i¥QA©/õÔ–1�[vØlÕšµØÿvL¤Lbý+ùßé¹üoçz^òF”iDeo”»cÅe4¿·þ/§W­%zÄÉ¥×W¶xKalµ|D¦£çmÀ�¾Ë¨w&gˆG/û«7àá«Ð�‰#P¨1þªj1H°€‘�àƒ¹øQtX"HŒEó¤FWñÃpû´4 ¶çÁ°Àg¸ÝøÛ‡2Â	
ÁòC¸"~&â~f !xtÔâ:¹ °bJ2*=ÌÇ}Ñ0„=V­Ù­-vÙtíesbm5u	*‘ X 0B¢€!'#8@ÐTं! ä‘Xw—Û0ÿ_Ò'û_¯í‡ñdܸŸó5ç‹[>áûò[ŒÆbˆ^odštïîz§à£ß=ð�Ô	
,£óvÜüÛ2R©&[%V”5TïE@:Ñ®2Ãx½ö46¸`Оeé�zé¶]�¡ž€­a¿tÌàDúÙDèGñêsDÒ³èé¿·è`ÆVrûÒeÜ�^�•?¤rx­ÍøC�î42,ºÅÉ7º†‹‘Cud.þîsùBŽŒ '›/ï�à}0_Tÿ?öI÷è~ƒùá¥J€â
ÝH¾(|‘_’*û‡á´ÛûZAÂ{ØC×ýΈb0•áÚËH"¨0DîaîaPUG”ŒjXQCì;õññ/Ñ%èèŠïŽ—�Ö7ë­øv&Ñ|`�µLÉ2ôŒ`ú�¼ üW×£e(þ÷{Ïßâg\Éó“¨u ˜ýã³ÐÄŠÄÏZ.f'w[@î³$àBðUDÇñ6[’p_‡ŒÑÆ
tˆì
S™†*]«C‡M<—áJCÚ~ïÙçá±0Ûù[w¢œýÿœJÑ'fö*‘“øo ó>¤ª‹8œÞ�œÓDœ$àJ�D©(ˆ…BQ
Hc.òvØ£¨AÌiA¦·ék5Visn•äÒm	$€¨¨0Ð@ƒ-,ÌBÞ˜*<`Áe¼~N©@nƒQ6€'�š“”åYÓ)l /UB@J¤�Ì
�€‰Ì &P#ñ‚”F” ž±R'…â90wˆHy¸ß.§‰ 	èÀ�i¤÷MþÄÞÆ0Ù B,ƒI…´,U4¬�¢¬rÒkÍæêuvÙ$«#*)þ²ô"¼ÖI½MÕ$Ñy<×E$þrËL°$”Ù±ªÏï`ǯ¤ãwжäÜFñ[ù�é3,{ƒ³,ý
�ò··u™Ù²ê!`!c9”J
ýyœŒûC‰g(§h/9Mƒî{ÜÝå9ôh6W¬‚!ÐmùK^)F§#bÇPIÌÐ0ä|‚“ÜtZ’o�"Z•`qJ£SóûÕµFàHž°ˆž÷œÉˆf‡«œ$_;rZz”¨'—‘F€ü^û|ÂY›Œð*æ
xxxÌcÄð/¡µ
Î9,6ñ¡1ÉVµaY]Q Ušæ�QÕ4ÎNL‹P�š^ÈðP[eΟuÉTÁ"þrÕ¤FžÅ
}<û
�}(ufœ2Áb!‚0ݘ�T€Üþ6€:Z”®‡
	èfzîÔìyûÁ ZÆ‹Äl¯)k¸cŠÉ`uU`{H‘c¸5Û5ÃÑä¡1Ô(`Æè3œv´ˆ–,NWMú.x°‘â$p:Ü’Ž…Ü@É€_+Æì>%…⟚`aõ¹l±nØw††ã¢ûÜ_j+¥î¥�à�RÙR—cX¶ZEd×îaè„?qâ¡}‘ü;Æ
Z*‹ÈÄþp‡ò‡~4ƒÀÒ>¯ì°�CìºNqþÓ�gòN}eƒƒÑ�Ía,¸X>£!Ý}Ã`o4-•HB:¢vC×…‹X‰Ú=XvÿÓØNè\²Í¢Q{üAÈ�N£ÒÀ¨Nîµe¯ —?_dw“Îvø›ÁèYãÙæ_s5Î|"±
ˆ[+]¢S7‹À7mû­ñ¿	O8ÓÂyå<ð³]·ÒB†ü2rèWÓ-j½l³FöÂÑ®Š£”Ö]„t}H=Åa,mpº_>°“¾ERxíÿrØN±¿ãAŽº§mL�9q@òuS†AͨL!pèúbµúÕ´Žl©MÞpËß½Sž³F	÷Kÿ�ª ²±� „ÄAçH–v$äAȽܦ„ å¢N~ýãc^Ž¸¿'pE" ¹Þ]
dT6פAhWB<	ÁZü'yƒâĦ«=·Ûñª¹hÇM[õgñäB›Û�CFYÒ’{ä®´q«™í¬W8pŠYö†0Mý
å;.¶s©¬»%ñºÚID{‚åÂc:q¹ÏE¡.Aðç@u;õ®”lêöQ¤À¸˜eðœ“Ä,ì@ðP´æPq:Bþ´k¸ÌK&ÚP˜ÁFˆqG&¾Àº½Üœ±(ö‚Fþ`öË‘‘
EåAh-à›‹„B ™Ä–Q"/L)Jãέ‘o]C€ÎÈË„Î�ƒi¤€›0
Ï@S—?ô“´ÑÙ Q Ì÷Ü)°¤­!w‡‘T®Ý–““`i]8Û˜l“¤;`ÈLæ’‰`Òÿ"»`ïùÛtíÖŽ¨oåÜ9�í¹¡î€W+�uÚ@¨K¼8!†ßÉbÒG0¸xÀ°U¦i¬S„ ëyôØh|OŠ>•ûh\õ¡à¤ªpc£�"Ꙥmê
3pÐh=ü¸j`ãM!Fœ/†à%ÁTqùñ­CÇzIãØeϹ³Ñp…ª«N¡ò},¢2Œ?A’É1Q`†

ÿQó@Öè×KwÇa2#¡ J�°é
½áúížNtÝ´”L	BF_”ÖÎÒé
Ã^Ò×G¾6ˆ;’@cc‘Hb*…Eu %,Q•&«JiM*[R–¶„J‚¨�¬�^ðêy
HE‘ ¬
Ù`«$¦\À…m‘(ÁÊÁp²�òü½T—Ì:MUló0õ º3±Iõƒ`¤gT€¤aŒ@²@ˆZL
€0`R²dš–Ì’åÔÕK•Ò1*
`Ît_Íã•Ã\ò %k-€‚mzn–‡µnÅŽ:$�ûKìÎêÄ#h‡�"%DD 5’“PI–@=p1Ù˜Áè
�4
IÛJÄÌ*N8ÑüˆeÞêMÁ'­ß(ë±úíUãÙ{VSºNµ*ÀÏá*«LX:…T4‘â2¦I‡“é?ÁÑûƒBv;Å
0QE¤<ؾm=p:¶cå–Šª\f·Š‘BAÓ@Þ"O³ã½ŒÍ“=A§nÁØ$Ç܆:zAíäVq;Nž¤’؈‡À©ÜÎÀÛJC¾í˜Û´^… ŒFÒÛ- RÑ –1(¤U -)¥Šó«Êòæ^Lxó–饗t[]K2ðVêTnêá$qT)�qŒì(X±
ÜÝÖvæÊÜa·u©vÆ¼íµâElT•”ÛZh¥lVÑZÙM³¼¼»"/
(Á‰![M¸Cl¦¨Ä²”¡\”Ù%Ë«œuu].—RJuÕºe4w]‹¸]nH»Jå
J*žw^s¼QnFÆM3XšëªÒ¢Ýr$&a%1ˆJTH R•
¨)D–¢2RY,$ŒdË]+‘­Ó<º÷Õ•äÔV�ÚÐYy	`8ýÀ@ˆCÊ=Dø–>êâ:oûÍÔ'VHåNs´‡aûµµ£ßymÞuvÙ²ih­R–eŸ©·Úºú;50sÒx›1Ór-�]ל6m–—H+§7Ñd„7»ÇIÄ”;ƒŒKoƒ—ñä_žrÃ� l†Š0ÚT3•0û2SõýÙ�„ïM=úfN°¸Q)Êw	7&-ù
2{Dµk&eÜB¤$dΊ~Ú††…hñÅ#^‚e¡”]AÌ®ýpQȬ>òÄw��À!ZâÜDž{À<æðÊcD�ç¢Ä!°Þ|eÙe—�Œ”dÉd3”X÷
hCU"º�”B	 °8‡
ñTÈÐ@Ê>dº?�žØ’ŽfM¢rÐ.j
�uj�ëÔÔE<\	Ô=ïvû‹µ<	¾€ô÷M4>Àý
âiÏ4¬hVG†V°lç��§"u´�5Z1–,(ží]µ¼ª
ËK®OpP®l@Û“0Í£E¶BF˜€ËÃ&$d8˜ì
á¸JdÜ@â�N%‹ �$Èd=loE4¹LÌLÁNÇ3Àp3™£&:¥
0ÌeØnšâ
²šYtá,Àl`( 6a…
êΨžä�ý…w»VÄ�’ F,d'ÁÁ@ÿÈD+!ì ižJ늎 ø່‚ÈAÄ ¤j¢¿”Ï騋hD°(GX™A@‡úOïb¢b.ø.±V)é|/ãõ®í�ˆ‡öÏœæ3Xµ%¬ÆpuÖ
Ò¡‚ôýtÙÀlô¬Þå=zr&_^—>T¯ÑtØĬîš"…IjáŽÇÉL*N‡XÁ£MÅâèôYÑÚH|³f8o\á˜ï'.ï!f°ˆi„¦Ì~™}výž¾>ÝyóÔêA.l1@Ú�N±×m×›oÌê#õðfô´óÏ8²Ìç?på…ƒ§°ãMÚ;¸° ›”e`w)T
�ÓC³»8î0ÎsÏ)О97¨ËÈÓ²LÀï†`f�JŠ*§GY¸(í¯X|µD©PFG†•0Þ¶2ÞqE+O-0B”÷MÍ”©HˆD#Ç	º‡ËââǦ6—PÎ$1~ˆ–™tæ|Ñ$ö(ã&Ö„�¡½"–ƒ
=Ã'Ÿ¹¢y`¸é9I…ùb,ÂTbÁ�Ç©dh|
î
¨P~¾]Ù!=²«·Rf4@”O@ñ)
±˜û€úï‰È!�<ʃ
ç�ýDMîyy™wQo
jT¦
$"´�1w(�Ï´Éùü$à|¾•¡9k™ï§ÙŠ®
È/ÓÌ2ë,ÎpM›å¥±�k•KQŠòrB#`ÉS-Á$(’Æ2c$¶„ª´0M£O_Öwpi	
�©ß›ÆÎH¯]Ô) ƒ‚¸6L€7D>°ßNN–ÈÈÅ 	mýžLhKµ,îsè…“	×⛇«»ÙEjhAC!¼9  &ÀS€fªE»�³˜hÐC³Mß}*‡PÐ#¨pص�ÇϪœ	¨ˆmpÑNeË.°¥od«¸²—÷ø<.æ�/HݺŸ¦\]ßhˆ�DYÚµU™5(™±ƒŸ‹ÁÐ\£‘SïÑW’Ê5+żY©RÑÎAÀ¨b–®ír‘ÿI.&òË
BPBҼ
db0y¶”Ÿ¿íÜö˜�"ë’/·ÀA *K÷(®“g–Ïoßr¶ñ%½Z'&ÚBi›+j´‚Y"m.B€¨°VµJa#BßÝØ®ë×h!bŽýJÀ|–»Lè0D:sž¦š¨ðˆ§g|´nW¿½˜¶Hti•xà÷¯‡”YK„$
ÎÊ–ê«à4ƒœ¡ñ
!'ŠVGBÊ{ÍÐöž;'\�hwï-Õ
›ql‰PéÓ&§œÀÕâ~Ý8X„ ñ nWíýÿ§>�Æ,,dERÂ9Å{$óè¾Hkú¦§áŸÃŸêù¥……Ck`çY°7FhHg;d

ÉA;!²²þî™1yÀÎŬ§—60¾dÞ¤dË%ßÜ�rt>^	Ð÷2Ïõ`°‘
5! ¤
gv*#†gÐî%ÆÁçÏ«~£ô„Ì`û7ÊxjD=ÃÆ#¼]x*�ANñÂây‡‡3oª‰Ì£†]ç&ß
Ž<�Ïš£«¦ÕI©2Aª(·ŸPÛ�ç!ÁäÖÛÑÐ:“šqí.ü‡Æña¸ÉxyÖ³"ªŠã
\ΦÑÌ—•óa�=
j†`&7	¢l6m{r™0G�ºn´¸*X–ô@å‚V„DÛË…Ž™œ³q¼
ÌB¢ý@À-ç®uÀ Âlë»`“¨S§?/Û!IÐw²hFõïCØ0}œÀÎ�2C~ÙSjØK‚£dI0`0e“F
Ÿa|û{.an{/{ÞªÒÑìÙLýÈ“€˜nQ`cQ�ÖM�rS°!�YÍ#`=JA.@„ŽÑàeþUƒ$p†ÔQƤÎãìÏËÏÍ}î·Ž|.ã|§ˆq›Îotž´EAJÄ9SO'n6e9ûÄt0aÖ!©íICËwÆP÷@�"0Š ÁüðSÔ8�Y¾>€
Žðǵ¶$ä
»åàÀêLš¢~&<鶊9;Nš,FCÂxPï
ÛŸ
:BÇ0×PŒ

Ôåâo7@<“pz@ò¶é…ìòà6�˜ä%£è
°*0DÒ&)|
[—CÉÛS™®)ªfI™Éõíº]u[VÒå›|ç«ÔÜVÅ÷Ó÷UÛ´�Ù¹4¶ë±Ö¶¾éŒ0gÄ$‘aêÙ¹bÀø!JqÌÐó˜hlÁu1ÔDæ@ÀƒË€W
Éo|
 wƒJ¥‡f
˜o<#Ô«X�ªˆÈ"‰Qú)bÈîªF,$!Ë©3Qï ÔV€�Z±xmVvwŽÆ„¯3¦3v7ô	Æã
â÷¤/ÀÒé@bH788/Ù^£Æœë�œßà–1²›­¤Ä¥†@è‡]On-¶ƒmž
­ÙFòðÈ(@Ìv…"°@4Ð@ˆ�× -Y#p6·†7°•§…lu&Žþ#Â('U_*V1
V�Ä0@0„ŸA
B2ú€:C 7–srÛOè¤ìOÄ^7Ð×Ð0‰·ÃÛRÚæ�#EKBM–UtÍníÒºpîË':ݳhJ0Á>@ùóé£ï=�APh!a”G¼äùÑÅ£RÔm-[ê’u€R&�@4E @ƒ‘bfyx…ÂÞ#;Ðx�¿ w
ø|É	ˆØÛcLC a0ŽÿÊmXàƒž¡ -7–‘òvH‚l�»{þD4ÌÀaP~2•üBšC$h 7íP7N+DJ æ^Ÿ¬N\J³àÛ±w"(XŽ,n²±H”!¬706	aKA�ÐÙ¥81 %¸[5ÍáÜjZQ®Q¼„G`DhŽLPÜA†o(Ž !hºÆ
¥»È˜©)÷&€@l³:(ÜGfåw–H¤qo"¦ª†´Úˆ`À¥k@ASV(ïf�›Àh@<™ÈÎå±sPè¤ÑOˆP”#(Ê„ì0,Ê(NÂM:3`Â:�&†¥æ+œn´5‰p29—ÑšC'4†Å�Æ€49
]y) �bì9ˤw”0ÜÓª	íu¶°¥C!BTB&5829ÜSÆ´l€ðƒ—‹Hj¶ŠÜ�x¿,¢*¿PPR¾¨#õ}4%SòÂ(‡µ
}ùà{¿{Þ/Auá—ä+¥^ï£	7Ã*è”x±¶�$Ó(B}<é9533*xYî0X-Š†tyUã„m£Ç|þ]êòöø­ÏIº«ÝÕI{óGšÀBj¤½‰òAI„åôƒ¶qêJІP#Ä��kèLº&n¼OÙêÐ~ø5¯2‰àÀ«ˆ|>ýh\�£�3FCòJTʲ
EŒ
 �ýWÇ®«åFAìm±ÞGy®†pM�ƒê!#ôS†<R;jþ'˜£¶Žéè€Å"ºYHîÛ´.û	U[ë>²C$�Ô»_ì0†„+HùpéE:2¡§ÌÁt#/±äí`€È) 81MíŽØ¡B
©^ƒö¢‰â.ä�?6‚tëN?ÇÇ“?PhA‚xÁ	ê{–éŒzöQS(^©“+DÞÊõ’E:A¦“RÖ(¢Ðë/ÆŽ¸BvÄ5 J�’"€„9"¤”�¤úøZ%„X2…ì×Á}?N]6r9x¹¶xЕYÈJÜŸCœ$x÷@ÓST @X:Õ37†£`D�#òü¾tØjƒ¿Â#“™ßƒ-+™aAµ˜&\è6¸æ’=†Ô&±~m�Øõ]�0 ðJ‹ãiä�VsÃ	’Š¦å-•Ut»ˆ¯,ô~àÞisi¨ºàSüW£!A{`'zØŠ€Ö@�QéàsHjMêŸ[hÚâ÷×F§–™]¥V†x¿ß+xöÆ„!	¤œ·\N7¹Ò Ôñ¶µ6؈Ù3»V0	~�˜Àt!„‹›¡
Š+Y‹CVúƒf!À7\宦ÛiìY
1[Š¯b€=„Sr%®M9£&X¾Û P=ð	úÀ⟌Ox~�@ô‚4^N�ìÓ6�Âո쌞E†ãë7IHÆîG¤ê!¤Ñ�u!„9„C•9…ÂQ@Òet£Á"hvg!9Jør
Ç{¥›,i$¤ßZ"à‚þ‚*d'ºà �Út.–×EìRîÛæ ë�J°QÖ·\bf:³DÉWz@ˆ¯lEÔ,ë;JÐ9L3›œ>Í;|Q¤JîÕ¹¯Ú–ßžKüûªõìθ"¥ù¶ãd¦¼«ÓɶÒËRWdÑ£5xžðåìr¹ÒÁ°yf»�ÁÓ˜vŸ"�Šž¼K!é€Ö‰d‡;�³@9°†äè›°ÅT¥ŽøAPú�c+bïä%ÛUÎËzš”7HEk)È.”U`DÈ™
Äâi~ÒPXLÉBÑY™¶òÎyÆ�…Ž`U!`PÔ ¤² ž„àýòRYp´”ÍÒºi%&X!b
Ý®Ù8…ÎÜq9(x¥DHŒ‚$ xåGàd5/f�2XZiØÀÊÒ[PÝaQt! ÈÁt©�3B”a.Òõ”9F‘�ö“ÝÕbÝôÁýBO^@Ùù?eœØ¡+°ìŒ¨û›×›ç)mHHÚ_»óöqÇ3A_¸æC1¤‘ã;§qÎÖvÆq¾[ÀCŸé!�êÐ –qŒ¨þ}<Â[
)¶2A
ÓíñÐéÝù	k%/¡È.&‰êaϲt*€q’$…è¡–>>ßš�Ž
•y
ªx:½
ƦAoa�õœàœm‚ †ê<À¥…ei) m=:!aµ„:„¥Ru„‚?hªp�#žìŒ‚Ç"!Àêö¸³,öØ8jŒƒ¼�ÛGZ�Y¹ÛŽs4†‚jQPÖT½ãóÁp¸Ø´Xê4/ €mŒˆIJ®êxnÒqÃE‰®íÖ
1„lš^oš¥Õ¦“lÊ+m
D)Ü0¦2ZY
",FH«Šu�¢"ÜS¬î—bCF4‰'»­-,ˆ0�¦Ì“
e›Ç6·6ºUye«›2ÚZ) €H„¦¨î{ãQP�ÿ0X؇ÜÍ'èŸï' ˜{B„Xƒ1JqÏQb
¬…ÍdRéf2'ºÝK؆ŒZ"”Îø¸\ÈÏà±qÝT˜ÏHÁÚ»ß3Ø_{Êžg¾´mç°x1±�øé<£ILâ
¼8KG˜7€o@ä:
$÷„>Yï—íÄD¨µ‚!9Í7A¸…ôG;S‘Á…RÒÕîÂÁ�ÓÁâæ(7¿Ó:rn9ð–£ÎŽjré˜èàžð¹ï
ìÛɇ"�©RFD�]á­Áª\:©TJG$
ˆ�üð*¹ê�={ä!(Cx[®A8�Ö
æîw&SX¿TJl?¯§Ž€<ßÞ‰Èêªn
Úoµ¨ˆã#qT´Uvà3ÕuCë9±X4…Ã^ìð¶
àÝýG�q.€¡€*è*¨qØ’�¨qÎü.µJ¼;ìz¸&H—$
€f×[m‚ƒèAŒÝI'M‚[²8Jó¹åÚoc¢aÐ8…\/Ϫ
ÀxDàé
f=O9÷x÷ïab᯦ÛzÙ³ƒFAÂý¦Zí!9…šµ-=!pƒ"˜ iÑCˆ9ŸU‚|ËÓ¼ËØUdÐx!cû¯z�Ù;(‘µ&å^NŽ	~”<×h¨ª®33 ƒŒACè§C'3öÀ
�Îqq¾†®ž¢Ì®y(è!dùÆ!©±È|û1‚8÷H»ºL�Ô$¢&4dPvH@)�ôŒpùQ7¶O*VYö|/B@õ�°ƒàR�(†RÂ@ï�7Wá„b¡¦�A—)âÝ%D6	"m(HpêÖ-…#Œ ,
FI0óO=½‡E0ªfµ’ÙIøêëV÷Óá*â/4÷I©]“[”d!ˆ;ñ ZtÜ\èk�5
æHŒ"&… †Gl¶ø!æŽBú:‘(!;Sý�»Î��-°°hÖ[¿c±€ö©¹†\Ë­„&=‰	Øýïë¤
—¾�¸áÄàÕ}ÛÖ¸=€lx¦giéøßß(q›/,ÇbX»Bòµ»°y\„%3ÜàzS ‰aݯÀ=×;Äà༴
ƒµ'Ôz)Ä;xp‘	OoaN`ÏhCaj‚4
í1	Ølï¡5–ÈY wFˆŒÌ
{ä  ƒ`KPâàñrD7ÅÂ"ØT1
èos¹Ø6�ˆ›³
ÀÀ8àO\Ò/KºÂE¡Å
¤Q³#�(·VôÆ‹
A	HKê朚;¤‘¤¢¤†
¡AÓp«¥€y°Q€™BÉ4ŒñePåS¡)ê²jbM¢Q¸ôÃHÀÖš2!gzdË-# É©Eí)RD@ˆø°²# �K21^M�ä&Y¬…,—
"†M4»†VHŸéz€ˆýµqÃ>ˆÿ8RÔÿCÄYzÚD:Ùt�g×7K}ït¤CôÐŽH~:?¹ü`# ‹¬*S&Ñ@ù�M¾c¤ò³
¸ ‡„ù½¢x¹°OTv‡ËAêR!Ì|
FV
„yw
a)™R„aä_t�û¸4“Ý£d	ì¨ô´:¯éÌ}“PõQS@�0æÊÑn:�¨vº›¬>pÅ&Œ+ÉüB.qdý¢fq§?Ý/âšB˜À÷k}]2l*wPK…8@ࢨ[èq<Ô\Ýï|o{šC[¦m:©%Ž!A
h	30�ŸzcÛ4›³àæìüü-ݳ惉�.îƒDö�
-¼TÐõ!wÄjYé7ÜMâ¨)síÀt2…�ÈÈ3™TïÈÔ¦iÈt=æH'r49b"'ø~EUë×ëï|k¯ŸU£éîÙdØÛVÄ’I$™$‰$’I$’„!HA„„ðð FÐx�†Ö7qÙïÃë¿|î#‘‚@Ó0˜Ÿ€s„,uŸrb…H´f0Ì6dέˆ�ЃL˜ÑNIÍç˜jI›Vμƒ×§rÈgDÇâæÊBA$¶v¡
DÚŸ¿KHÄ‘‘�²©œ¥~<þ�àư韂7$Ý8§+&AбGS¦O��ôȸ�5]NaÜ�¥Ö€7…
à0BãÃpP9
ÅÅÁ¼ÆÛHdäM‰®‘;P1DI%à9„¼¼¡ém¾÷§s#g¥“RÌ+2â^<âT*cyæfs�àÖ¢Áuã¹(`°'‰T)�EJ`¢

89h/ºŠÜFA`˜�+Qd=L	
&îÀ
h`Œr*�pB
¢%¶"�²	Ä*vqiÁT4IÔ#ô“
‰õãäÃ�²:¬y}Xï``Ȭƒ[Χ+wYv€•%Sh´…¤ªhеãu@åÇ0i«aÈ b	çx‡T ÏiØ…;
4ÀN †Öé=áÞz¦“À0ï�Kìœ6sËÎ̉âŒ�6m�0K‡C×£,Í[::ÍqM’0Rda
á eñ�¢:è
€A‹â¶AâhŒâÔ¿ž`8µ„®`šYL†X.QEÃ(7s4°êgàâ€PL’Á¬×£D)ÃM
†BEŒ‡œ©
P¡|å$4p¨†bamE˜
�¬ù
­Ý‘ë–]�êMÊ›ƒ"‰¯K3a€0L‚ÈXXÙbÄzq’&èyÁ±&F6:	Of÷`ÛZZ `Ð0o Øáë
£°¸ÆH-P
x ‰ó“ö¡ïž’×ÉýM–½1?Þ=ï›ÄKé%⃪êë"hW|ȾüǽgÛœ_§mFtµ­jõ­¥¿�s;iCm73;Ä!
98¦h9
Ÿ]žUNw7/G¯U–…L‚ª
ï‰ÎJ™ˆJU'Áû!(ê)Áñõäç¹agÏ�¹%X˜vI:I�,ê#žÀw	֧LJiXe<ÑÓ¡´hÑn}ò%èÖ×¾ÖXÑC¬T¡@ߌoŒí¶tæÂ>ãÈ9ÄúÓ�À^#SòRt°è`ü¸€•€ý�t‚i!G½|_5`Ä÷ËMˆYàÜcHØø
†Š#I
`+éÆPéëêëǺk€1ŒC`C€ZæÐãºä—½™�ˆ5¸2j…¦8œdÓjn·!^û–&œdMKÞý
`Ä^Cà€-&®SVn•�ÕÍrå„×J¹ɶ‹]JÚK\©KnVå�ÕW6£mÓ\Ʊ[NˆˆˆˆˆˆˆˆˆŒ_èþ÷žb""""""#ˆˆ‹®èˆˆˆŒDDDDDDDDDDDDDF"1ˆˆˆˆˆˆŒDDDEŒDDDDDDDDDDDF""""""""""#ŒQˆˆˆˆˆˆˆˆˆˆˆˆˆˆˆˆˆˆˆ‹®èŒDDDDDDDDDDDDDDDDb"""""""""#Äb""""1ˆˆˆˆˆˆˆŽ—"""ˆˆˆ£zÖS»�k¤y¹¾²…$YÒ)äuÀCÚj²¬°¥\A
Gá

Éï
ˆQ>Š¢>èà“h$Çä‡È†a@´ ¢�‡ã6âÖÙT”Ra,¶öY£	@ó
Hz½ÕUHDÔ›Â
q†Ï¾„¢¨­aai¢
í1EÎ'ÌõõõÕúIPÊùe–‹�t
J±‚‹b"!¢#¸ÇÈ0[1äMŒc;Ê™Ÿ¦¦f¥cÅÝãXƈo'ƒ¾o{Ћi9e¥-B©J&
 µíMµúû4@ñ’	íR§0(?Î'øHÀ À(ðŸI„,3ë:ÕÃßVÿ&šµ"m|3jW˸>t•
ô¼8�Ø$Œ§"`æs�@Wl|A„@à«1™Ê0
{îG(ÒOBkr‡KwQ …ÁøÍ
DE =aÇÊË_†ô¾bÄЊ˜äP! �È…ü&ÀFx‘
‰enæ{ƒìÓQ:æ íê:�¹s�òÒ@m„cƒ$2aÙI×aÌd–kHh,>ôÑÔJh‡¸„;Ž2ó¡M^q°nCÑ8Ó±Ü[�ù%P~;‚
˜C×@)ì’¬E±î
°~¾ê6�é|¡V¢ È4NrõH�ÚÓ³»áÔÔø&~뉎›Ó,ÆŸ[
€ Þ××
ÚUÉWí�Ó"‚ ±Ñ
�B%ÿ"¾Oþ?·•ùJO¨}3%aË„Báölg
 ¨ÊÀrÜdí£7i}æ«ò¬hM›—YÄ9cÚtÜqFÇHã©PWÀs°Èû8ÐH`'``®Ú%úL“¨jè-{¼×—
x÷ÍCyFñ-‡5rŽò[Ø#É1ÔTÞo�¸îœ°‡Ôdeu¢•iFW2ñÌ4¬é0dsÏÏiƒ
Ÿ`=šZ°•¤”ÜŠ¨òAØ2�ƒ…#�>�n®x�†¦Í•�)d	$ÑJ€B*HŠ’œZjŽ!@,š²l„ÿ�š’ÄH=yh74™ äÓ¹© ”‡L7ó�Gêý6‚r‰9;€mÇ“	¢œ�EqhZÙô,ß×Ð
¡5Ð÷D3@(\=)ÀA#ë	‚æ…²ÍC‘èçªoF„X+½Ž§©` ×Ph5…+4ppäÎÐ`KríË@[±
`ⲇdÎ$é:æI–F™¸g©(A“Å@Ð
`sa8Øȃ×Æ|¡		ûßuƼZFxü[1%¢‡D¥ŠügÏ‹ý¸~¢Û¼‘6ööø~Z«bå¡+ö¼ÀJ) 'üN¦âËÒŠ ¼¢¿˜‚¾èO�è”h—.̉�â¿[7JíÖo<”1™Îfœf¼73œÌâå vgàÒ�å°ÿ!	¤ûÞÜ)¡1HšoÅáªMETÑ3yPô§¼¶iFáœç9r•ó¾ˆr3˜ÞsÌÜ ŒQ:²ÓDòÍŸÆ0šãÁ…aù~¢��PA@C-4¢:™
Œ‚fÛ\UÃÜüAÀûÎ…Ãùi>V
(Æ*HŸhPè)àaûMC><”ÉÐúžÉc‹P¶–{Ö8©y	‡Ó’ÜDA;`�ÑôD/GmG!g©�eH
Y¡2¢>¿-8áS !¦ýÀa.””#Ði{tÊXC@ïÞãÑ**†¬ŠÅŠ%§(,žt»Û^¢%
A›GžÒØó,݃¼
Ø`‰g¸àùµ7 o³œŽ4Mó}X‹ë�Bw
*(¥h¢8QÄE8T"†àŠ‰3ØhAU1"EÉ	€E³a†ê‚$
†$Àä¡À,S@aÀ	‰Ž„~��Éc>÷݆:Y©ݱ6°0
¡@´
@¢(*`$¢Ä
”Rñ:gx¼ÏSÑ×S€‰Ø�à·;E@Œ!B$S’ÄQï
>DG”Dø™aô†Ðbo 'Œš€ÈdX8åz´vN:@Ý
Z£–iÜib&ÁÖxiØ9	L&…
Kš{ÝÚA…*
HVÎ4˜ØUA2YCf
r8K‚$
Á‡¨C)aÎ@°H Ø
,S@d�
!I!TÐ:‰
.%ÂÀ�:p>,F2 BEýQ Œá´ƒ•ä£Vá±@� Þ˜ÓpS™rìèìz9ÖŠ8âfÐ<€MÉØ`9Àñ:…	Á%9ÀÈ¥¡I}\—$

€&„L3�éTÙ/:‘6D10B0*`¦C R5½_Õü@õ×TO)û䪨ªƒÅÿ¢‡*GUÎã
�ê�Îî|#ÉýÑU1OVL8—Ï»’ÙzXÎb4À;õ»{Â)P‚Çl´“©ƒÙ7Õ“Ê«|Œ2sá¨>A;ß}D¿{zv˜…R¼z�®ÁŽÅBŒ1 Wˆ Êpc¡i¬d9lBŽüI$”�°ê«�pDu
ࡆžsž'ðI$dä\„! w>'–/+m}Þ`f	±Yí"M �JL]UhLÙ ÿé~:Ê&SÕÔ5g‚	£8C·¼Ä~T3‚yH ,D àRvK"A„Sïeͱ#BB
Ì°Ã6È¬—é�Ûž–Ä8�Ô35ØÀŽã¶Öû;ꢹµ9žÙ[
Š<¬7óˆä"U¢¨«ÛPè̓¸zλaºM)ÆHcr5€FÅ%Ú%½`òÙ÷Ó6ÎäuÙ#d!a#ƒSÞBÀÎñv„[Ùv”@n• T `IÔ¥V¶ 
öH½Ǩ’ç|3UI $ri¥XB‚ED!‰‡Çáœ9—Ï^ñÁÄ&žèaê°
ñÖtëì4òIäx°=`‡@P¼CR‹/„x�•ÒÊ/@¢ž
Œ#ÌÈ5�ŸGHc@5¬œ…w¬¥´�g0€,3(¬‘âkßß¼ÜtÉJì‹- 2Oi5Nó
‹])©±ã
MÀ=‘ ĈJX“âÃ_·mêã®SÀéè£z!UŒº+Ck{e”^´Á³;hj=pd'xo'b^
ÐÈbÄ.¯à
Ýa\À¹( w@BX@£’T†¬9áaÀÚrq˜XÏ1í@äÐWo¥ÌŒSV0p±‚€wz¡t„‘I¡}ð
cÑ’Z!˜%ú8$¨Öš"YŠ‚š‡_L$d$ä7#Ì�[�§˜ÀüM@óe@tCºO(gºB9ÊÕ£CÄ€ì u›òÆ&éÀ‚hJ#ˆ.[Ú»Qž%"TtÍ /¡(–š�ŸÓ¤€úãû£â„ŒŒñ~pím§!¼"äsô”µºîDÜþ©(ãžÙ:<¾ÑŽa,ý/õ}¿tJ–™�‰�³ä~qÊÑ­BŠÚv�‰¶Ô¾*H_>~IÑfw˜ ÇÇÂq
[?ztJ®œní¿XÙˆ±Ö ßfGÄ6 pÚ‡m&Æî0Ñ©;Hö–±$Þö̃ûFãÀv5¹¡û	8’!ÑË¥©“Ž ÐÔÛ YMA‚‰g¬n ¶‘.£µ‚úCcÁÐ;ë'£Ò[Ájí›�À6
u±â]U*ª7>u èÏg&eÞ5U*¥W‡–H<>tÊw+ÞÃ*u3Ü	#,
À!†¬{ǃ”G<ëm§µ�g—ÃHˆ` ‰ ö.¨}Žá­@‚
Æ‘UÚAìÈQòǤ‚™€p9WCÒ—E¤HC4ÂæÈÈÔAêô)Û‡^õ`Y!ÕtD¸‡|aC¼ô,Á
%"ĘY–Ib‘D±€Œ9Â~‡võp˜áÙÂ,O¯Á’ñe(�ÀB)ÉÀ·I…€š£j9Œ"r'Êy÷t;Û—"§æˆjŠHX¢
Kõ‡ÖÛ"ô]
°&cE7
Û¸w'G%&ðÞ%* tÍÊ+lˆÔÊX¨¹UûrémeUâ�¢—ìºD¢ŠÈ)I�TQ†Q�nטJ YDõ†Cá$’æ"€
È~&”@„ ñØÕ[<Ùø\j®Íë\�Šjî‰ÖºˆH˜§¿iŠJM¦‘|/Ø—ôeu~
Þ!•ú†e¾nJµÈ)Ê%xÅ4¤Ä>%©SÚ^àþ	N}·õå BžàÚ¾ïbo½_b÷[D—Bˆt£-çÈ‚‚Š)D�—qˆYÏ…WØuî*¸‰P€RƒÑÁÔ­…
•}Ÿ/þ½RÑ°¬¬¥BÈ;È|Ï0|CÀ¿H‰àt(í� ë E†êO„B˜j�"„Ç�'âÊÛHRy–	
ð”‰ê›0NjÐ$ ‘�E—×Çá.KÁ†AvÔ�Ï–,
O—טéK]EN¤BË#¶îʲ™íÚóBã*-C´OKÇâÏ`lˆ|YßäKÏB¾üô¶–­PPÁ· €nzŽÁøR;Èyi¼mFТŒìžôLRs€€tÞƒdµ„àå£p6ÊÐÏÂI/©tHæ]¥…&Ý Ûˆ`\vÐ8ÃÒ}çá¯ê�ߌIÝë>ÀÑAòT‚!ûˆ§ÍûÈgÜÀTU
‚Ãè­O´£1Ð�Oz…>(‘ª€Í Ÿ­;ôd¢¥	pÉÌ]¦‘
°OÎ
ÚzC!Iê‡Ñ�im{¬$¤£ÜŽ¯*�%‚†àH£
V
ž‰_MrN{ëtZdo>%’$,šPΩ¯¯mR\kë“Æ3¤¤~¤:£i»,0›„:M³õ‡=3kžœÉ=y5ifzu©º_ƒ§DvÁ£¦¡ËLÍÌ…š/`vñü£±‘5ç7#2×À+`Gv!–7h 6�²«hèƒÐb‹~9é”{‚Tq¥sÞU·mŸð‘ÖwÅ�Ù‚YÀ‚ Ž³c,ÅCŽÇ®ß\ž8RÊRÆ­;òTs àNË1Ls#œ¦¥&àŒ¡'O8ʦÞqƒ(ò×H¬ŒÀg<
ò¤ô"Ë.€½ú­¡…š°Ý,êY ºM—ßv”ž±!0-û
˜	ÀË�£Óïøx�í³!ŒØ+µQ>ßÇÊXÕDæ°
‚jpU
=DiVµq€öi´]u¼™ÃÈÓM2šóÞÅ›UTz8b�ôâ=!GS°ˆ\yŸ*Œ L=á±;t"QÀ›Ør¥l
»Xu³~Î2\	ŒaHƃÜ_-Sx)å—”„®Ê´KRHm*,aÝ^æñ¢*Ù{“§z"`D6àîÁ¸Ý0Ë£¯ÕàòYžcsdÁ.
\)¦-½à…ë
È0�A£Ô·’ŽÁîªØ`Õ=Ð
ðj¨ðn7ªµ™ï&¡â\‰@ñ‰6wžˆ�ªQ„"ì§RD ,O
Á@^«å¸[�ºhìÙ*‚Œ†µTðˆ
&Q 3g´XìMÎí•V¨êÄD0§ow>âÄÂ!¯/:9Þh´;ÚÒ�íðêïEÌï—‡ØðØÔä¹Þ„C^r”ÖσÄŸ†#!§�*à
'{·0wïÀ�	ßN l\VËЬ p‚’ �Nõ­%Zš•%¶Þ.•%%¸¢(Hn	r	A“DàÍmãÃÉ-¼êÀ¤8Eá
)=gmXÑ0…ï[9fñcCÃ^â˜D«âÇaÁ=5¸–�ˆ�!É8yBúCk¢k!�K@¡�ÌÖ4�?CÀî4aº~œ¦¥[߬,Ú4J#qvêç;"¸÷圵Ç
ËBæ<
¡Ã"–�NB†@¡Ø¶ÝPÐEtÜvêœcnDðÌ?Å!QK©jN»‚žu™
"B$†6QRt‡Vœ„,HÀZZݯ.“4¦,/0´‰\Ø,tÑ ƒ#�†®«­8 90KfASPå
`W„è[¨u„¹Œ�(zýOÜI$÷…°à£Hp4’èi‡€j™
7hg…½J�¿ŒØ"ôKö‡u†áÎÚ
Ú. ¸	:†O2*2
2*!š‹Œf¨6q‘\áÐ
ÚÙX«€llX“£†
Ý›ÃRÒ.·tuRã�Ù; 5€èÐi`oÀ§tH€˜#fL)È0!È A½î‰’*>ô!‹U¥¥
R	žb4bœ
iÙ	”˜@�¡AÝm¸pÂQFò@aòÒkà4,™- É(R„…HÐUÄÖ=#A>�—q:ØcWX»‡³ZFš�’?w1åŒ!2œ54$m†QELÜ•�“ýýº6	2×û¯¿t>iÏ­ì…ǘ:7H>ß?8t^#0cVÍÑ�kæ]L�äÐÞPˆrA…µ�“Fûž~ø„¢ñˆù�üÏ"“ËÑÒ¥ƒ	ööJ#§%ÕâÍó7&7ò´uºêvd÷gÆÄë-ú)¶Fa(šw*¼´ób¢êð	T`‡ŸÊ§Ü9M‘	€Â;qó—$ ‚ŽyK¨ˆíi
 ©”
;W"¢'² ${I¯Bì¶wéwƒJËäKŒü€Ù%“}Zo‡Ç4ÉÓXê®Û7(àžr8®•i¤a̪üý?3Ƥ›^Æ/ýo*JJfT:”ó¥ºÉüã]»GÉÃîü[Ív£
	V!É>‡Âeo¯Cµ©‰�¸û¯¹«ÅEÇ‚‚Ÿ©†²¼h(me©>p�J¼s‘^`ëtvì ¹5…H¨¡6£
´ÇP‡ôˆë°Ê¬³´.Ö	Ar‘W÷�Óh%$
°€if’e`�'	�¼ºÜ;xxÂãb4,�
:›	«|o›8“°Úf ˆS•aDÂËTp^ —E!¥’ár¹YŒ·jR3Ù�
-ÎW2½_Ìó¼ù“›nH.Òn[á½'RÍq¬?{G5½÷V%bV’(Ì¢&†‹I�&©ìÇND‰$^LabeA¢YQ….aT"³˜
%>
U)@ ‘ƒél6°'vLkC£ 8\8ñ�„�Èös· Pqr‘cýqDhäätÈ6Üå@ƒÔ ×V!¼M
,›m,É1, rÂ!ÄÈp†Ü½,¼@CC˜"	Z`!½t'`~[n®ð¼HÜÊy§nÝ�o×ÒìV ábF‚[ˆ[AÏu+D¥	…FxðãpAÃPîv��ùÓö1I;`€
ÑÛ!	@YH
¿`£P'Ù…å€Bä
R‚	E?Lι$’@Ó&=©9Ö!bõ"q`C³Ð„ÌëÞnyaïDÇ<`‰AzâœÅP7y
%†¯d

	>´.X=k�=`a
ÒÊ|‡à�”s+v•Â#‚Êî›�C	Ñ’¬äõèë1?.}~.ÔèWÁQ,‹ÒˆBÛñ¿�¾Ï«ò׿¥5¿tÖ’Ê’ˆE럔úCÀz„3
ˆHŠÉÚ™	ᥛ ²KïæÉ�	|AæAæ*¡2.[ÞýÑáOBØËŽD©ŸÆ½9qÚbX·ƒ
Mic¼N'„áÈôù±77„ÉH§JtpÈj#í·tbt0ÝÖ…™�msU©™¶&Xá)†tÂáå•iåä¹ÇÂ
øH‹¡Ä~ ëµ¨ÐEŒ$@#8B²¦‡ y|gÀYÚ0x2“àx�4CÔ*VC”•¼g(ŒE�Ö1TÒ�–`À@D8N9Èênr±¥ä`‡Œ@å
~aÖ�¬5 –ÓyvŽò¡Ûú
ùò
ƒ4±Ø7£ª�ïuÐÈ^Êðr¬@NÈ
©4£uåµÃ}�«ä­¼|rjRW™¯�kLƒÌQTéV@<З ¨ÉѼÐæ†V&øG�‰ãêãl4Õ�F𣬄:Èð„
Œ«ºÙpIˆ8¶¾¹mâÆ-2É^¯%ÍYYiik4±™?Âë©ýÛµ»m‚»sf–W¶ÒaJ;]]•Õû€Ãˆ$ÀË&¦C#3l1È”¢å5ÉhàqÀÂ\2ª	L4Ö¯¢!œv¯’8sº£­ì9#Ñ$P�GŽX¸¶‘ïá·†
¢7aIãN(›0`Á‰"˜*‹„O{…Hø
€£"u?a ¹ªRöi9¢ñœ;!ƒëáö"ÚÃÌ9&Gç€PÃ:À÷GÇZsa™B|ˆ=†úyƒIî/c‡%è蜊WN¼8žûÂÈ	ï’I"ªªªû=®Ÿ(r)�›êD9šCÚMg5‹Ë
\Ê78·wp„õÀ7É}ÐŽ!‹e”1¹Ø`êt]ÿ“‚ï$·”m¼Ñ–&Ãp:�Í�2‡;�ÑÛ]œ�Úà¼ÍHÈÈ	 X"}ß*�P«ÂúíCÔQ˜%*‰ùç’	O™€}ã~s2}ºx½‡yòïpu^¨…Þ£�¯$’Uƒ½¨²06w7…0³ú†¨	` AQ‡§Š¢�´.š`ÈM�@=ç�ÔÑO§V™Û0ͲTù)ëÎ^9³ƒmC�”óÁE’…jŒ‰;xS©ƒÙg›ƒCë\†è¡¶f·Ê£„CV͇n±G¨IA‘Ã(°C2@仦oy¹ ’pŒ/¨pþmä†Å"Py‹ÐQÀ€U’$uNØíe¸8–¡s£ 1�ï^í;¬$9"€gA²K¸†è
Ða¶zÇn`8‰ªë¹B0(ƒÁƒWÄ{bmÜÍü\ð
»Œ%‹ÇÙàPÝÈ´l�n¡NõÁ!c!Û3C £ Šufàµ%h§{øCî"
½„cïϲ
oMqä Êp
ÁAó ü`	¤SòÁOÆì*¥Š´ÀW™&ÍÀ
KÄ‚í ¾�
ÅíÝU\/t§9¢ÌÿuýEž%²˜„‰�+ü=¼½ä’EDrÞÇÈ Žsø®©ývŠ8ýŠäÍg1Ö dCú�µ_¢zyø_K"C×#9PüÙJŸ‡ø£Ô¿z.lï¬lùÙöŒ&Km¶�¸¿àü3WFvÛ™hçŒÊ•Ï&â\}}¬×fèäOÝRá“8’N¾×þã_,1B2‚ѤÙ)Üvq?Ëó¶nCŸ¹ó3aŠ²á[±\”eέ¢¢´O# -sŽK=Pi î¡.j�Žó³ì@€�xä8!”H<‚ÑDU
Ð? x°ä,¿��ÀÐ6yH[§A@PnˆwfÈp¤>Ði
h;è:î	¬Ašó¼eøé^ÏÓ=À‘ˆz
 \<¿ªpÀ‚ª
-·iM!ç­ÀÉ�
ø‚pel¨¼ýÍ¥’B
“³X Ø
` 6Éu¨Bòž.÷ï

3
èØûÎÅu7�‘†ÕP�™ª’Ã{ã‰|Ÿ„¢"" �‡b=¾€¯iŠÆ^„¢CN‡t® òÂQ·ƒ>ð��'w<Ù›Ñ{³4s­’/^$”9¦›t
ü“=çxËÎ{¦{êü±%9`Ÿ3WCé¡Ä‰¼Y ¹ÐZ*£‰ƒÁ㎒MÝæÀ$$Ã'Íš qÓѦ�:�p‘)IÁŒ83‹�ÉÄ7ð\Ôb<…M™€PöV„Ò„L–3#ƒ6D¸Õƒ(a,
œA#X2d@Æ»‹>Å’ÉFðAë£áÄÆÞ(º©¯E9E¨¬ÑÈ3ÏÜ
´Ù×hø#᳜€&9…ŸžÛf›�¦>oö‰È8�"ÍÆE‰æŠAœ€ùÆMØ°ïc®nÄ<¸:xØÞûN}4¶Ì	�Ò�¶Ò†X
Ùd	lèS Ü5P :"	ä	@²äóóL4¡@`+ÔÑ,¼"�ëžÛà‡"•\Á¨U¦‚t§(¯.ä=¹ï–p&Û·2VÃ}= G¶"ƒÐƒÝ@R¡ô©@‹ÚCžà³Ä7°X$
ªRíX
¨
§Ýø“ø	øf_Œ>#aýØÿgÕ]o¼þ_Œü
òûÊ«z`Œj,ÉH€¦
_ï?¦Ns5múñÆõ»÷„ÎI†vc YÅ%Õ€êvÝ,ªbpnºas›ŒóþÔ’I(Ä(t’It(9.‘-éˆ�¹£FÜ[îJÓÌV 6‡wÛ
ƒÌëÒq”Í2Á›«oåLضc|ïz\‡ð�U“¦+ƒ^^~Á0˜'Ȥ&r 
¨Ÿ§þ'¡Ú†¿_O-Ü;uK@„Dë¡@nsè7,òòȤ<Ã7«×‘áŒázi-úcŒ£s14í—Fý\xœž¢ÀNâÚ3É=œ�ô’‡˜y7næǧ<�+¹/K K›®›c$N4/®€ž(	#ÿŸý!Lý›oË$mÜt¼¾g?oÏûsÅ?²¥|þ="	˜[LVb�›"ìøÄœ�‹™fi:
-DŽË¨·Óýu'3‘Ênë¥ÅË	ûaþ³l5•ÓèqþÓ�ß&§i	ƶ/4%D×û±ñ[ÎŒdþˆß\Ö4zb—°ÊYàwû*Gõ³Ò(¥é˜AQUòÛôù—òYypçúι›1GL‘üï”M<

ÑC¤à‚¥ÆýÜë˜iðÑóùãCê×­§ý�]£4$…h�b Åj㧂0o™º§óx»ü0z?ïêr¬~o›ª´‚L‹ïñ‰ÏùÏ»ù�~ÏëþýñÇíÖµ­i[óï­…Y‹bLì<¼+v-V_ÓÄá‹Ÿû�ºVa¡A¶û„lÌ][]ÁòÚï¦îy§3·cþsçhýSZ¼F Ì�'ž×*x�N~ôœWs…`w†
Õ‡GWí+žu¼ÐCLäDÊPö'”éõ’×@Ýz/ç_Þ!­K”П
_�¨¸;–ÖBuÌh¨	}†ÛñSÃ?-””=ê7ñ5	dCÛ[r¥ž�Ñ©Ðuy0àq9–O%B4ô.q$° hÐÈIf·
‹ÓØ+ŒT¼¸~Ÿ ­¨…T@§³\ŸQ|3=UiØäÑ°�™Ã.7MmsP&Ù¸ßÄêu¶^ò¢{¿ÚÄ"óì‡l
ƒ%ì�åÐàðlì™&I’9òúM˜¿«àÐü•žx2ºT9¯
û‰©žYÆFFŽ	V…J…µ¼ðq˜q9‚:m´þ4Jká}»S!æ["]†�Á!Áîãª4@ž…C�(I#!yPþü¿dßgÂ7á©3z�7CÌqŠõcHn¯~‹�zB”Ï.¸=\¾–AEAFH¨É
‘x늺5£¼œ7n��í,1 ãc…Ýw�éÊËf»,3}ÐÛD„“Ää§;ül'“±¯(Q8œ¹ôàgŸ9
-q@ûŸv�À3ÎÈ—Èo•Hw£Ø&$.¿"²Ö�%J^¾c:j Cê²r%½š	Í06oçC¶m7Â=Ÿ)‘½.A	
Ã,�´ú>$ÀÃ9Ì‘„YѾ3¬Û*ÔN–ýAß{wT�ad£`ˆJ$D”%‰jšæ±‡jÏó¶]yjá£:EPePp&$›íŸìéBÞšB‚›°9·sæÍjtËJ•R €¤j¨ºÞ0IN£Ð¡‹ž”š‘
!¹áb–Q
T�!Làw%Áp§aÐ;w–�)5
"Dq9Ü ¤6žYI°œ0”¡»*ÆSn›EE‰xÅ°:�%FEŒH¡z71Ö¦ÒÊ>Ñ#� 5¿±!KÆ’ú¸�„’S¤iAën„Œ”Ä
á~š9ÒSás3ª
B£=î³”Å@Ð…Ib¨ñ¹3(3[kJ‹ @嘂E)ÔÕqÕÄ&8k
÷„zz°Þ'ö­¤Ó"Šºöï·=ï}Â2;„iâ/Nqv$­=Ýât{ú³;B/–Ø.Þì«C¹IW/kFC^úˆÅZ"ÞØêÀÚZ‘¸p7£äø¾ähݬS²ÈkÍ׌Ð玃îcFýóYðì³äjÇ^íù³.üž×33ê™
Mª‘JÈ…úÆD&H_6Fó@ý,’Š ›,*$1ÀH¡lšÅa¹«¼=ÂÉ;àËê¡ÖÎà(B¯Þh`½ø=ЄqOÉÑ0‹I„Hx‹Lˆ”Û1¡�
ð©î’¨è? »bZgè¡T¡;@SHJGJ	)�Ursâ!äû‹‚ÄQt
MJSÊ
¦žËÞ‘ÂÑ�“AQTÒR'(æýÀRH36ïÃ¥ül«Ü5¨¤Ög±,[€Aú¤„’pN F‹Sd�E—˜{Ã3U>·«ÆžŸwYíÇôõL‘QU{ÆxÒ‰™õ6Æst#²4ØÉ6zµ>â¨"ˆ­>ùXsTÝZj‹z€¨¨züºÃHw@“Aà6¼¢HhnÌÙ}:C0ºvŽš…0ŠpèonèÈÈÈÈÈs&vR·¸:7ÙÕÈ’ÏÊ£_}€0zý½×�‡åßkm‹zLåLýûyAí"œe¿]‘¹}Ÿ†¾¹$ÛÕs:U±E0B÷�„<ˆû«½öèö�0¶—ßÂkÇv»
�ˆ‰"øÕÕë·ìZñ‘‘�ú¨kõmU VÔNG#熧‰f뇉W
<¹åƒ0‰ä‹Ý(åEžÚ
ëûHgÚë˜#*Üò{MùQÇÁGB	Æ	"×Ï�cùyºH“‡¾¤
Gw¿Æ±o_«?-þ9Ö³�`Ñ�N§SJªªu:Ö“ìÛ–³ä0ÍÜ�^aÝå

�|x| ·68o’Mk•á³¹±¦™ðaÏNF£sªàôüµ;9˜öklËëÙ,Íe•ôl>ÞI’mÜÃغŒf¥“ðv6ÙxangÔ!¸Ôü žÃ»�Ï·‹^RFóY•íÀ¸ä߉¨¤op¯*
Bð¶Û«•UyÁWsEë²Y	¡ì’f¾ßJž…Ôèk)æ}öúÂqP¸%	)y}©jF¢°JŽºád,¨)0»ºËÞ»Á\ô�Ïôä¡hëŽÒÕàq#¼Þûú2$&ñNàˆ†d4´5{¢DíÉp–|l‚A{Îa|1¾!>Î
á*Š“!_žl°ŸiÀäøO6ñ*Å{†Ò(áAP@!ßSaHä,)Šwdl»P@J‚(TR–’“÷Z;ƒÃ¸ï¯;xùdw}:‰âŸÆæ
¡Šhô€È�z6î�õ›mÓ$ɘ=¼¾
?	htŠ>fU¡bÈž@38ïÞ\‡wçòh
äxÂrËUQ‰1€Ãîa­fUÅŽf¹Ùh¥Á2b%;xžò{›\œËUßhT™ŠkÀçÊ#¨ÝC>)½Þœé6á×~7Ä„Þá1‘vM
‡<
r0
Œ£À\1
•iè1¿Ž'êÝáæšóÓÅÆ1ˆ1}íóÀÃÂ:'E´sUH£`‰F<>=½qí#Ä´,.)±1gð0‰lMÎ	™Y–½i)Á=
7–¼0¤¨Èzw:q×®YÄìε¤ÐQê¶A×ÉÇ»Çm×sÞDnD-Ž-‘¨â�l±ŠYêL‚%(èŠ%äÌQ'y¦í\éfŽa`çðQÐÓ­QaæoåÌÐ�8…E—]+´áxIäE‘RD-¥´{õò''Ö>gÊyy #ü¡^&
�<‘*$3ÁUà2L±ÒÜ.rçtæv‡>'ƒ
PP7ûî’�‚Ô‚Y-Rõ3=æa(ˆúg¤DJ†2.5’3*‰q¸~”r@¸¨�m
»ô!P¶b£ŠÑæ">¶@G«R1̬’$É

Èì›G„Ú<¤èkÕêßCøpD°D¤°”Ó¨ÔºíBDÐI5’³\
**a>ÀšºUKÕÙ&ƒ3ª*�rBª23 =%2–6ìÔÑ(�úE-Hì5’¶­@Á$ótlœ]øÒ¨Èväû$ áÝí«ÏÀñ/ÝÄ®Å'#Æp¦ˆ”‰@¢ŸmåFô�s2pÞnRe
˜È`•f šÁ2¡Ì’
‡å‡û‹ù¨MfûìU7ÁYXQQoL6¨ôeÒ¼î��3¸4€Ü­y ãd„$É�žÆ=<�ªâ^Žæáöå>v+cåN‘Ö‚|Ý�yÊ)ÄÈ°QéÁðèXÐè|9ú:LiÓ/z
ŠæCƒ~ú¥EP‰ßÏÕ½ûO—KÔ„"I	Ï(™•Wi~~løŽ³Àî9vÒ>5GZ†7éÕ�˜^cÇ�_ÁJu5Î.a‡AH\#ÙJñìÌ#)ARcÈù;1¼ ^I>¶L‘|
�!VQ7n3ÒçÃSWfð^kÉ\*¤463©¸¢˜[1»k®Âls¢‚Õ
ÊŠlC9‹b¢2Ü©®
Ó*-=ÂÛkôM†�f…£3M\ìí[ó„Ð{ŸRb†
€ƒ¸Œ¨ªb+)¢»)[‚}’·Ù|1O�õ—±bÅŸ;ëO€5JhÀ4­Œ
bsFqÑÄVÉ-¹QTæ²Ù
„R´%dÓyÚŠˆ—Jõf8/óxª2´ˆ¤†¨ÁH
É9¥n9Ž{ß8„jU„¥)9Ï{ä!¼£vµãO�ô_ìQÌÈu‚NéÄ€ï2Îp*�ër¬úò–7Ç5ETU7L%ÏUåq¥I°¯	sÖ£1·šw™OCÒ‹›ª‰
{”Š—‰@Ç°CÅZ.³åHÆž2ÐŽÞƒ­‰™ádíÙ0’tìÆْ#Cç2+¹�fhÂ%adÌ;e(qØq5¥Uf(¨¡àˆr�#tzƒxs½Z<5°˜àÛ¿sÐÇUgSRÁôÎl6Ür°XöŒŒŒ„ž=µàL¤¦”ÊAƶKA.á*×eLZ”σܺÜ5Ð+a3cçõ}ø|>^›¶Û^´´kYé”CÕ,íÚL)‡²ì…#Ûºs[…΄n'Ms—$K.šœ™;yCÚåñO¾Ž™*%¡}™„Òdj;låº+ï�Êñ$H�qæã�
½8�üz°'ÃP5A9ðpCŽØx@½‚é�8‡n¤›ã>æÛ.,¶Œ"ŠM¡ãË“ÎÝÂ|PéöÔ7Sv¼é�ág˜€Bg‰GÅ
òÈò™ í#Ï>$%±
7€t=·fyqä¹ÅXD<ŸGbåö‡äM
ì,ý�% u;á9£Ú{pÚ6��+«ü:Í£ƒ´Ç_ƒë�
31"b!Á½Ê¤ ‰Ë<.ÛË\Yymá£mE®Šè®œ‹,'S
”¼ÛrCšÄÂSY}õ�_EÛèt/-Ì©>JÀ¤!T<Ç�ƒ¦ÁÌÓÓËÚÙ[®-}¡d!$®zÊKÕ-6öžg%kº6Ùá$täñn<³Ôn|ƒcÓÁÉUÉt‡z!CVÇBib½*a0˜jo…ë_)­¾rŠUl?!`–8òPï ƒÀÉ{ÇÏ©ÔÛc°;$/×˼Õêù@ðª6ò¤‘ÜW„�ür¾!]S$vh k—D�&”�À|ž|µ·«}áåtqö<³\ò2jQ)�ˆÝCd›£ƒ‰"�·„¬TA`@ÂÊ…w=†D©Þx�ˆ��ö=ÄÂ.°r,_N|uOõtn3Ä+e !<Êh¥œ¨ªi°9�6»¡Y•Y•¶QÌ¥5©¬W›øã¿ŸYª;· (Œ\AD9ê Fköï¼)í8ouRúÎÿ‡
/²Øõð^íÐø@ì#Ä—{Ò¦mÇC™„�¢?�¸'¨voŒŽ’'J´-È
´dddd=Ž/§Ÿ#C@3]á5‚0äï´UYüÁú<Ï ûƒû€Éæ@?„MÄG÷Ò´„?t
Š¨~yÈ@ƒF@ÿ?í:JQÚlbFŠGÔx:ùߪ3Æ~Q>pÔû½I©cìOíþ]ó÷\î`°Á€~³uŒÃc=›þêi’Ìnÿx§˜†Švç6àëúÍáé|t$	
r1ÒÍ:Äô0!I~vüé$’—99Àos?§iãÜèÈY§
舫qí
P”MÃGTè§q7&2ðý�ÚÈ�F'O,�óhÑ£µ�aÃõoV�6­%Wg§Öñ‚^3s²jB28Þ0õeˆñ6+ÜÞñx{ÃÌÎÛF|I™vlpí ¢©ŒÄáóÎÏ62Õ$.��%¿ŸåLen“¾Ì9 ÎÇVoYŽ÷»´Dê‹=»vÁÈ?Ô�ß½(àtÎo6žþ%g›U`Ó.üöùŸA“ý•Á~“Òç‰H�“á1-¹i@Á½äàdôN)ˆš•V§^G`iÓ“G’ñVë©‘™�kØËÛ'qsù¿“ðþÉ5¸zCÞLDDGGyô.©½2a¨xŒ\DGnÝ»c©œöíÛµV´—ÙÞ{DDK7Ã
�B~ŽyÌÉ;³¸:ƺK;(&fë©íŠƒ\víÛŒg€vKCóÙæúNÛmß;›­6ÀáÁüežÞ¹‹y'IÛ`;¾‹{´–ØD„ñ­G*{¾sÙ�Ó‘àU_o0žÖÎhCÂ>4
tæ…Ü
*TÙTž™!‡ë!§†n�öíù‡y±™›	ÁhK%êªK+å)!ýç>]î�d¨IÍx¼8a‡Ì–\nÂY]\èˆáN&ùÐQ±JSÁ2)Ja¤&GÕ;‘DÌ{ÀÚtÓ
5
…
�ª­Pº7 º:îVenH9º$L³@„¤é2$¦Ôub7(Ó„â�÷Ö½&ƒ+';?$wvò? IB&»ÐIW×íþ‘§þ³W'Ò
Ô!‡C±+G~ê��l›mÄcYÑâ1$Ìá¨bîܵç•[#Ò­ƒÖ³ó¡Ãà0‚=�è¡^pG�;N~ÿSPíë7ÛAähQóõ2Þvq%Ó'ŽdíÎ¥4J÷«»�¼Ó{8�ÞøN]>ÁàÐD‚@€$ ‘À‘…&l¢ø¨Ú¨Ï]÷M5JR"#=2­Ö)	=$áN##ô¬2nyçž›°5³*1Œc<ë'ân„GÀ½"¨)HÁ%	Ë°é0]KƒÞL.nÉèxOO2ûêJ�U©èrÁ«D”]Qا�oIèRÚÚ�/?0½”É3Àïê
Áçç&÷ŽËÒÌg%”{,É/¥‰©»Iž|Íè>�Å0s!¸æPæüJ2˜ åÇ�Gœc¯ÇâHcAÖÙºµ¼£°‹ïÙ5šQ~ì�o¢ÛÒ&ô÷>„’I"Þ=C4·C¾uBªÎ‘¸בߧBÁ.ÌmFóÆDgF%õ.e45*­<%(Ï>5Ë<·¿î_”DmÏa؇ŠmsÓ0ñ�¾
;èΉ�Xà—©À;ç¿ý;³™xz\¦“Y$3ÅŒ“­/1á¨R£¥¤iŽ3ïW+*=å¡ØâõÑŸ/�ëäÞÓÐë‰U/�1Ûƒ/�K,8”:ñ ðìiS™d!ðàX2!Íè”à=³Ü`Ÿ?¨½O¯{‚ «‰Ãbž}Ùß.&5K’*Õ°’I’ÁÅ'qF
@4K‰By \:šºö„„9ì’HùüKíðpwK’ÏIñKg;Žää:ØÐ)ƒ×‰#�ëI
‘Kà9•ˆ!Çq§jÔOo@mÅ òÁèr:²I—hǘx†î—Ý^û	L
êÒ”	¸‹D�­
äT5)²d§DœÀ˜‹â_‹¦IH ká¾Äôô¤£q·�½;2’I%�ŠpUH(¤e}�®Žw"nª|«Æ1©ÖBõ¾‹R´©J³XYe6Tµ×5Žtkj, %
lBÃV­ÂªÄ¨ÞX¨¢˜ÏçRýž ¦qÃ$Ïé`§géô7F;ˆù27Ðæž�ê\>]Æ�ôpû‹sì3Ȭì¼}?}Á#A²`ˆLÊ�Âœ²öc‰uwÀÔêDÚÐ>Píº9æzÎÉžÎÑäºjH²,î%‚O�i_nÃa½°˜”ú~›™b_ÒIåæz.cáÎpѶóa<»Æ„Mä	ÄAG–V³ám¡ÄO÷í É4ß²æǃ$aD�wµ =Í@ì[A£S	Ò�gÕ‘‘âQÀ¼æI}3@$Še41õoL%Rf	i%UÀ±]©àwe5vQ¸�—M±ŒzŒix,Ì�’óDçg`º)½®Ç:îâm‡PB˜t"Fö³¸Ñ×Ð�„{™Õaܺ@Ô§#Î2åÃOEO�\rC‚C¨|&‡~íäª;D˘ä,
ÑA‰Ù"ƒÍ
·à&h² «&„!%U‡©¨Í ÆÄ$�ÔÈï7'Â
Ã"ò¾Jø‡ÍòHr Në¶	@†®yó(‡ ��°ìr>¯Uë_87æüà&@�I3S	«Ï%ðÈì“à�`úøô
 “½Pæð�	!Œ�$œW2@Ü„oËcE‹�ôÕN’ŪI�U‡Œ
d¶=ƒØ°9QÖÀwÃEˆ|‰Â	‚Ò“sæ>•0ô† ¢!¢»òhrSÌ:ùfzx`ì*õ/–<
Ɖ«iÚ{µ­òó½4¤ØiÀ‹½€Aèw,/}íâá.ƒ�﬚
€‰&Žb––Sép«ë�òÍb °97È›°gƒ€ï²"Y„=a(¾hX¿é“ô¡bŠ@È`04«q¤,4l!8ub€ä> �‘�¦‚V|y9�
šfçÏU�»6מw'0¹ª@øû½·öU^÷¿2:¢gß$›	îaâ®ã‚;’zÄÄO}ÙV¦EÏ1æÆ3ÐçÌ™ƒêQÏÀM^áçfàî2íç¸ìämÆù;TLÎs…œë
ÜíÝ$½\¶ã{Ä$’Hƒ¨?Ä4›ØÛàÀxAíAÝ4šEˆ¸·t½ªˆv®aåŽÂ·Ýp‡§…žµj±j&È­-,4�ô@�fGpFCA³xS<>¿¨ò¬
ÞùòŠ
DÇàl³{ï¶ü§ÇƒÚÀ'Ÿ¶™Œ¯ÀÜÛ¹†QA‚ƒ
‹ÊÜļˆO_aì8Lœùšz®vµúýrUbã9Ö¹=µïô+§=‰™È}öên¶}Ê
j
ÁÐþ–a£¦zúøãÙ¿Íf[1™–—3œæ¯8qÆ1XÊÅðtû´þüö÷ûz*f6
àw ÷ƒÒ zú”–ÝdÁ.MÈVò“™£F(õÌ9ò4êYŸ&�"ŸH'™é�æÙrs�	Ylp
±'sÔÄlæ8-„#H߇sÎsG¬dÂá“¢2t29ï!�Åa~uE]ù=anu
™Õ#RX$×*òfUPp)¨€5£ÃD…À'’ƒáì=4	�GoW2ÅŒ›9§Ù0€ÂØJ:U˜b!|ºhί
`�_Žá¼¸*HÝ°ÂMщ�ž»£äÏ‹¹½Ÿ²ùüì·2K”âF0> DÍN-R’þ'ic°•ZüŽdúòË"ÊçØvÛÍ÷œ�”y'
 Ô©êÜP7½ÏÊT@vV¥²+)7‚5¡Tû†m›^ü—ž¶
NÒa½âx¾ãQCÑËÎ$„ÎxQÔò[ô±‡b¤-Fâ—T0¶Nv9G„f½-å³f|…×z¸“�¯ôœMæÀÉíÎ�gW‹}—wwuh»».îË»³RÀ�Ì�yJ[O©2X,ì´‡o2X­ÒY1¥`ŽkAÅ/܃Ûá@z-nlz¹…½Et]¬z¹á×­UV¦C@¤’Œw�ê2't’9ãÀll@÷�Xˆ‰Ò.‡æ7TXA"<ÇggT°•ty&p§PÐ(.B-�wü{†»—ÞÂF‰…½ƒj¸IØ,Bd¥–© Ì¦ÅÈaO!ã£î…$à€Œ‘bEðˆÃ¯IOC„¦äÌҋĸ/ ÜÈ×aÓ—0­Þ�C¨`ÁIà&ƒc>'qÚøN„y‰_#ÐÓ
×sTÐÃîG mÙ½
c°aŒîéýDñF}Wy"­aa¥§ÖuœÜ9Ã
ˆP¤4Q½6$¿ôd³iñ \§I8�W‘0ÔLfL¹'wò€ùž¤�ˆ§¶!™cΓ¥CŒ ¥PR†­�¥3ˆšÄçE@Š
£•d[	"%%~ŒÃR�ƒÆéšB(ÃŽÿv�¢DA*š–!K PDêßs%žV
„Þ�úÌ,“½Ž…”‚¥(L"›?NŸpˆA?ê÷°ÿçßè«ðù�\eˆ©½jõœ­k’ÀÏŠdÃ,DÍl­bdYÈ,³[Aþ‹¤ÖæbŠÞÓ Z£f*(,RhE\ŒAÐ"ö×ì6½óeè±å3j¡Ƭ9V|fð M¦  îÔî5—øÿ¾z	ôEœZq *
8®
�莑;AÖ�<Û@A Caâ@+34f™ü2ªˆäE9Å¢+âÔe‘A.„4™WP<Ô€”4QAšˆAqí)r•r>È^’	˜P¡@È0�SC`[€"†@þ
ÆWññl=Þ7íË.Öƒ¨ˆ=Øáà‡##êî:‘çE7˜±N„i^Ýv×·Óç•î¯•¥x5†l0X0o7T\	yL“ŒŸ8ÀÍô_˜Ò±ée
ªe'„p¼Ï/(_xæ•êºà1//
ªåko;n×]¥Ò
~ýÖàcf_2i.û~;ñ5ýÇàP2
“úâ’&ï2ShÉ'§-w„<�Ö[æ‰X¢W¢ŒívÈ$(~Æ	îš
þ…Ü%.»;D€@‰‰D�UÝeÕSItÚ@û[q]¬Šƒ
,zZº¿–É°
’SúÃÔ70È"•­…²œÇn½_HØr,ãÈ•ÌŒ/�曕þüÂÈîÜ„Š0�Œâóo†Æ“bMÔ>q(~““a²ÃÈŠþé¸4*ûKÇÝå�°ÉjSG±<‡­ x ’\"=0(ƒ‚%ŒQ È"TD¨£"âœHo7æÆF!sÔñ&2{‡ò"vª*šÙ»ŸóÍ%ÊÆ0XĘ+H8&‘˜?ïÀê9¢ʼŽGf°ä)šL°Ðà�tlK
ŸGù÷K²˜	�r
ËjÌ8Æ­DŒÄƒ$¤e¹
!p‚[œ×�"–šœ­2‰ I—¡Ü{˜†»*S$ NΫ&'cÓ9·lãFd©°\³$6«„`·ˆXhš÷ú²c	“’^Ì%2‘¥å±aáÓ(ÁrÖxNÏ$NãÐLBK	“R
øqÄÅh€”Á.Ô¨|@ÜÏýÏP›È9• SãT?1E.ò&‚qDäwòd0l½ì��	™~¤ð£½ôiˆ<	¾îbEˆÏ…10¿ŽÔO•Sã÷n‡Ia¤†>¿FÙ;ˆ†úsN³dÏËe´™õE`È1>FLDg˜ÎvOSœ¬¥BCuQiIÐ…z�H!§ÐȯãŠýŸÒ¬Æ7i6t¬'aË
y‚!s–‰Å$ËM€(�é8Á@hEï6£/ð,�Wû‘�(0‘;"	\¦8I
É€ÈOØPPAH‡› §’N
h‡òhÿE†2
ÄzÅLˆÝæs'gJýà3=ôbYQ#ÃcõuúŽŽ3à<‚ÁaØÓ!úrÈm£ùûrdè�Ë�KËvòÜKwŽ6‘’1Œ�5
�î��ãt…³Ÿ\9ŸŠP'Ëã”6�dBÈ�¡¿q®›Õ•Úkd«5
¿5Í}7Ec`@%‡
žÅE´Á)K`i2!PÜQAœf´ª#I¼°'íéc[©ºXš‘dæFGbDà¼¢‹ÌK†Ø"ŽT:‹¶â¨¤e#Ë"¥A+a–íqÌ@²Ë2Óº™ÀÂÌ(XBbPd Ȇ*’ü—`¶ gß÷þÊÿ×tb«®v@ú¬Â'äÛüæÜűÄYYŠÌb�Q1¨e¤«säþ®üÕœvìÚwŠq“0Ì0G&qºÃýôÎÊZº•Sr‚�Îpçõï÷Àv‡]ú™«MÁÛ
'tãƒ2–®¥V °Ûu
Ífm9ÿCõzUVÐ3‡�6˵c8 ói÷Vª¡ä1U
„ÈR3÷ÚmƒìïJôn>ž vçî#	îï0)gcæJòâlA$1`ü$Pü@�ÿ°¶ó�¤ Ô–å]íÕתõ¤ÒšJi¤Ê$#fD1æ”­ˆAWU2J_`Áï
&!Il
‰$Š¤…ÿi=a¿sD²óUý¥LÉ!g¸8±­Œø{ƒ…ü(²Ä™HUíRãÕ0©'ýÁ…pa­9èω<¾‡Áí“MÙà˜ƒ³’„1†$¬!�4ˆ1 Md
4)L‚å�$Á¡F4«RE¸‹eÊVFDùˆ[”€’ÁCÆÊ‹¾þ…‡‚@úÙýqUݨ (rzÔÔÙ¼›zU×
Ä×ÞŠ›OmA>h„"N�4�›“åÓ¢ÃÅ`Z,Xžt£\uÈsIû3Ÿ£IÈa„Ì‚–KïßHI
щ]�›ÀņKý6}ûsÛíbfFJ63’¸àñÏa
"¬cr \!43è9óÜüCCàu9kÖHaWz(”E‰Ë&)1„bBbÂ,ãwsD°³Ø<"‡è‡9œìPÕaAšÊå¿Ë£°©„BdÃT‘ƒ3,ê2DqJb1rÐQ‚M%Žre.í,΀R´PJ.˜0š�:
1$Oß·’eäÓ¡‡N,œÙÈò¨ˆ(„� œŽ«½‹ˆ²-ˆB˜9ƒbÅÔ›&2|'ÕA¹‰ºp‰À¡Ô¤vQ`M¶oµ›Ì‘3Jv�è-€ˆ;Å\¸SvqÖ4»68h:ÊS"p`L0J¼"”pŽí¦SQE‰ÃO³îßZ·íÖßÜü÷Zæ*Iµ-¦­5±bØÖ²¶É±©«ETQ²V¬mZÈU¥ii«ZšÖ�£U56Õù&«ð>Â+é™ì¿¦I!! …ÐKÑî?4>
¾$´‹G„¥ÄTJ=��¥ùõ48î"oæñ&_x»’e´lUÈÎÁ‡ˆd¡±zÜÛߴ̈õîp»ÌÀiD*fIÊC)aQà…œ¡£æ ryÔ�Ú{IÚJXqî˜Ò†“ª`k;	¤¬@:tʸ €5Æ)ÏOSÔIü"Tp�QN
ðîE“ŽàçüáHlÅØq¥•0tKl³†ñg:T߇s~Yw!8�ËÔÜóêÄÞDʦ]¡Üâïf‡Â
ålïnY¿06eÀÂ0	²oß!ÔàÃÜ='x}sÛ÷.Áï)ê˜|r£ê'ªAB¢\6¿©6ÌœugH¨¢³ŽÆbª®à;†TIêm45ZÅ$ÁNc‹:)è‘„hðµ¹ò;MNÚ
¾¾°Š†‚ ×áÙÍû`§ÆDM€b���žŸì`œ8C…H"¡X±ITT$#"ȵQûÃÄt:?¦#¾O¸@íÛ½�ñ_K¾RsBŸQ�Ç̪ª>÷@ì(OYG©Eê•/Ací)„_ºçÜ0Ï꣨_¢
uüB
þ³‘`KB(q'-«¶ –:rjmY9]¾bbŠ„$Áã_JÀI¼Ç5~òÄ©7}¼`ǘþGó?‰ú´¨rÉAÍâq¨É‘ŽŽoÕÁd†µ„oª˜‚¼ *à®bWØÕÚJFg#ØT¥Jj󱲫ÞÀø11ÓJ¨ÿWñΧèÈa	Go®§’¢š[ŸYÕ¶ÒÙ™˜2¢ä
#.9%ü‡è>EÀ�qšÇ+ÿ�ò@4‰ËAJ%  �)¢ƒp^1!
ÉŸˆ˜Ì?vÀêp¶6?_r‹Í¿Oõ+òß—û¡=›sÈçnDF¸j·Ãã­ßÚ�½ff™ðö¯Ö¶òžô=€ƒÉ
¨$Ë@Q)
ódHh�O4=¡¦Â&‡
ñ	wcMP�â€ÞÑVFM%Å�,OɯMËôãFÕ v£ì-/¢Hðûv�©©IßÐÄ“˜ÉånÕïªñó´¿òM÷È…Õ²|²}tß~öýÜE…f@é•ÝvG`›4�ú)-’$€‘‰¡Ë^@ÚV‘oP¢%
ó�Šý&‌–Œb8K¯LÅ×þÛù]ÏþÛ°ÿÃ÷ݤÝú*æçÿ}XN—DöüµÖœÞXëLu$Ç°7îvþI6%¶¿™ˆ@X«1Y
ÂD‘îÆ+Á>Þ!™œ'ÒzB”øHs@,(
˜€;Ãm$;g8~…¶R
¡ÛûC�Ïès;3Ý¢“_ÂH|dd
0œÝ®œMäsø@�"¿1Ö4H„`G
��Í5ïóf {–e Æ”b‡º™
ßÙžñì�ÊX„ø�g”U,�ÀEÿJ<�(î?öÖƒìåú
ÃsÛ‹æ
á‘�„‘D]éÀ(B(¤`
ð~
…‰„NzZñ´=¤¢	ö
;‘͵¢H²cÉe¤ÔÉ£hý]"Þƒ�á[Î8¤ˆ!9`Â8¾{ÔK/ׯJ’’ˆ’€� ‘?òÐ
y„sÁ`äðÔÅá­I�$Vd¤§á„N²
H°nUrò–š(I?Êžágï”Hvõô÷ôrŠšG@Ñ(+$h‡@"”Œä L�↊@èÏÖI|=Dì6�…ŽVcý09®xú’Ž<
ƒØnÒÂ?h{ÂE+Ï@wîl–Ô~»ø'ž¿8e)Y)JH,¡ÿÖùÇýxÀ¹D…E*)SfÕÔ+ÿ”W‡¸–!ʬAêì Ég»Œ˜Â
×ÙÞ<u¶†H�Ä5õÜîõŸ·ØOèÂãVºA•ÐÓݱ89-lA�+
Å<à0Æ„ç<h’z�”N’J`ÁHÁ‘dQ.—ml0ãÇe BƒMæ÷O†Û°Ô�hù	ÏR§x Ä¿‚!ú�©ù…-&ˆÑï"ºÔRôR»%6îB¿´¹µýAtWV¡‚GËB‚yT_
l,Òâzá˜Ì´GFƒ_Won;t�ˆ;íÿ*ù†¦ŸwAŠbŽ®’ô/ϼ]gd?t4&˜¥´Š!!øÌA²bÏÔü4†ûØjQ˜“\ˆ-Â"5N¤æ	î@1!1â
Nô	;Qc
’]ÿ¤�(“󦄌BñS�h�¿¦ÿt
¢©Íç3àâBn2RCp˜—�èñ‘j@Qâ‘8rå1´è�¥µj�Hš¹ß5Þ|Óð
Ó6¾[ÌœøªrWc	 x¤e9	¼áÝø6�òÃþY(À4ìAÁÓzðzçl©Õ9µ<ø1ˆ{{H+Ô¢U@²
X�ʾf(°/Ã�{s®‘y¾ÜQðˆÛ¦êÁÒN�:vÆ.HA³Ž.•¦ñ}¯“h[±¸M4…P;î>eÀØš[uUíÝ»ÏǶ÷¨>‰+Á<§:b—‚‚éT`TÚòØ.3ý•’	Ô…5í˜"¢\Ð!’BBȲz)cC¶Ž¿¨£S>'y­ˆ$Ù8ðUÁ+si§Wx
I•
ò°qέb˜J•ß±ñ,ùž«ýlöúË굉E‘·$6�G~*uO†M*‰ÅÏø*ãËc›ÑFÖØÑ¥6q!�0Uœ6+‚²¥H¡ó˜s7HŒ'TŒ5(ÄaI§À¬&Fã1ÍÞˆ�[	’’ÝX¦ñɹžñn.SˆHI4h&�2Æá–‰sn
ÁYŠQìi¡Š&¼G%Ÿ2Á3”gs4]G4q $$dI¼Wþ#À.Hv':†éM↩¬�¿Ì™O\5%J�E뀯iƾœæ‹!K¡áìÞY|H‰
Hjl(—a?è¦BU~e­êÒÛµ…mÿ<¿é×þ{µÀ}?çOÊ“?Nÿ³¯‡Ï	:EˆˆŠ¤HŠŽ7>0¼2ß÷‡¼I#£cè}=¨j«ààÔÎ3$�X4Avaß©I€‡t³Ê�„J ‚öòÛ†½ß..™tuÕŸƒ4öêy+	½q³
(÷< úÀ:
jzí¢f‹ÃNÚPÉ…yu¼ž6%I5V¹VlÕÓÇUyÎíº	YR5‰&aFL%�Êü/4¤õF5®‹×—o2]�-Z5-XRáL©ne–7
3‘bZ�qLÁ¬2ŒÁ!€5Q¬£%FÙ)h–25„YVĆ$ÌÌ„Y$AHJ‚¥‘
„„QÅ<`©¼Œ†¦,Ô&Š«\ÇÂihî<¦àßܤš_;\“Å«ª›-•½Û[q¬Ä–߇æM¢Ò˜Õ¯£	V>E!=þGœ×U}!â|~2ü4ÝÖTÉh�ÄÚ‹_\¬çÓŽýå‹žÞÈpá^'KŠÛßðT—FÜf—&î\&왆¦‰¦×'•�¦ø÷Uy¬¥*iJR•)©JiU”¥,¥+4 €€�
T¤‹Æ@¤a L	@À¡š¶ÐZC„DE]QÕ%`)æ~[ƒ‘ˆ+SЂ?&ŸÏ’ÿ5èR+ݨ¤T+SE²ÊêLÄ(J  1�hÃp<˜gô½²¨¢4ýM=r�…4aEx>‚¸å
á¨!Í›$ É´’‘‚XõWÄh€Y†"‚•’ÓºQBÀ‰îœ^RnlÁ œNü±ë²ÀaíQZºÑ9pˆ—Ø_^Ð|^Ä{W7ê‰9QW¥OФ?ŠXü $«Ž#ræØ‹hR2rB#éÊ©PœÖ£ —Í?4'”nÜN4úúÔ‚‹,ËAÅ¡e´[‰«
Ñ
ƒ‚h
È,@0cTµ·-¶uÞËyfÕ*ŒóŒ¸¤Ÿ‰!€ë
„öДÖ4 ±^)$¢@;,÷2öHj Ne9†tY`$0ž= Ë¯€œd
8ü‚…‡s°h:‘�)(©c…e@b„¾žOP’Ê÷bQ·È²¿?,ÏðsÎCÓ¼Îæˆik!�Ã03W³Ø4%�"‡lÞ×0Ì€¥”€˃èžÂ- $\vR"M6©í™ëðô~N¿Fxê„ñé9âÀ¡X`ŸŠØéч
±\‚Û‚ÕâR¤„Z)Cº+i`wÄÄc©ˆ‡õ=¡øË×™Ë<ïD<Ë
`@„á)›:Rнéç="‡”ïàÔd&¤&ƒ
  =@ÏHÎö¢ˆú‹9‰íBÒ‡¸`1aeöÝ‘£6ÉþÌÐvVDà?ãBax¡Íõ*jd
‚�ˆé„‘)ë9{¾g¡çðäg«ÙF´Ùpv€´Äz‰¤“6hü^¯myö±m¯y\À“@ßEx½v$ÎÎÞHõ¦Û.Íbü@õ^&8XxÄË}Et
ŠÂ9.Çnç¼îAD`'•9Ž‘´™YI.Ò˜BÆ’……(2Âȇ½<ÇÊ÷÷X@aö<áGI×ÕfÜÑâ�Q?æ‡-T)ÁFB½è½àÜ_a1Ú¹(ÑÈÀê %&â‡÷ãT¢NK XþãØòás„G¡¨U÷%ÊH	”’¼×õù÷Í ¡*cÝÝ”±,_Æ~Z1;º“|èD ˆ0€6E ÙÍéÂjhD#JÈ4óÊyŸwèà4™›}§sÏÔì�ù.9‚3#!
¹$gYU	ë%é\ñÛâ)êh‘¸\óÂ)	ÒUÃ43ùsÏ;¿MÔþ™…Z6 „ÇœŒÃ<ÉÆ~â?Œþmµ“HB€|Ìõ³¤ofeÄ8)&è–�Hþá`0Ñ)ƒ˜6gûÙ3§âK’²%8N°4®mìŒûŒ'PÇ’C�Cf€¢2JIa^Fœj$¤Éš^8Ãx›Nãm-		ÐäƒÑãŠW½ã®÷µ�;8™œ‚à"±:Ž)¦èîDÁœÅÊŒhXT(;}ÜÝ�ÎÂ0c
xƒPâFA‘‘”04X@k�Ä48›†Tj!póÉ § !ÞiÎ�iã%Î)C!xÌ3ÁÔÞS©ÍV.„ ^Dȯ¨ÎØi‘­åçÕaƒÕÝ¢–³óÅÎ0´ G¬³@Ñ°…
ä2K–;n^žHiM§#¼YÀƒ‰{�fCNÍçÆYÍ;Ç„hÃ�+"†]çB–Ê�˜m‹¤�$í“Œ'Yt/ æ)ËÓˆóÀŽ@’DäºëÕÑ…g:6NLÉ« [dvá6Û'ó¡×~dê=’ñ	S-Žq™Ûr&UíÍ1Á‡lÁÇÌè7�q¦&l&öºqÇdƒs% ½ÜéCB¡Öò½ÞaŒ)Ðu{ZqmA½®ÛŠ1ˆ0¶¬$æÑ©,�	`*%º,ÇŒ³P…ìZ�YÁ¸lNÖ#ÿ‚yðq€rp¤íe]ßWêô<žõTE+ÔáÙ;úÕ30@€:3H%öC!ÉÖšm	Œž\ÄÁ;è–r%±Íi·lÇ5írZÁÖÍê*B)r÷$¡1…-&²Lî"ÉÃ]`TŒ…Ný¨¦d÷bKTJLFÚ˜\¬;
m”GÝÎvc‚cã]ŽY­Bt'Ös(ˆ8ãs•èkçlО`‡¬³�Fàâ4YyŒÓ²‡±Õ°‚Š—ZÛ“HhÄ;Ã+œ±`dB´˜`áešA

1–3‘ÌÂ( ß„ÎN抻õÔ±2*CœÈA\V°8›ÅòäœÅg˜ª*ˆiÃH%C˜ž¼ÀrýS·N
�°&`Z "”6€DÄ
[RÄyËrŸG«[á�
¢]{ǹ�›%Œçú°õ¹Ç;ëì®{C4 í&£’G·)SÌxí(Vøà„ç“Úh¡Ú“ëé‚øÌ5ÀA»A³O³p8lp¤!J×p
š¿ß•rEGL…`<,�T¬
�§nˆ‘IÑÅ�óåâ+®W$„�Å!'1Í\¾Vj®7.¸rÉi1TŽ
²Z2Z?<ð‘èèà
TÒu$Ɉ1
ˆ�à�Á&§õšÁê$惘�¶ËÄFØREæ‚DâT2µ-‡¸/€Þ¥ŠOhØûCã?¶Nd•>²?'Éáµ7K�O1aåîUa=~™r›€_†5½âdid¬ˆ$ù=W"@î"Ñ,Émxj€°®C"„ Â€”ógì$%Ã;½á}à–$	„šF„¡›ž(âÃݦT�0á$£
TÚaÞ!Áhx½o]ÅÁ®ÀIr[e·L†SX«V&3–gyV } $³
·ð¾£O~ÂÎcS‚&À7
Å®O˜­ò}4) Ëü´¥FÜ(¥=jðI:ïL�å³8r€4¸Ü‡syGß?)éÖÀ{–qñ¥:X¸&÷€”aµÃˆèR,�šóɆ¼gç¾›ÏdjMI
1C
"á¡p7í§*:.‡ ÈhyÍ$ÿwÂË-dù¹Ì�˜¢±µñUmÓVÅ£j²¥£b3Xm,¶#Z(™_É÷uù+ê”_¦ðl!,
�¬	�„HE•+
±ˆ€ÍnD­¹ˆQ ‰ƒÚHI*¡1'ð‰Y&MW®s–7ÎKd†Dª+&þ¢&-¼q,Íbñ¼ÃœK·	«gÁE© €h„ŠÆÄÐ$ÅKl˜ˆ	
&¯®½Îèmˆ±|‹ƒH~oOæüØóÍ»zŸcŒ6Ûv6Ùr™cnó×
ÿP
‚ýÌ PÂE
CþÒª
`«D*’D�Ò"á$D„=;ä	!á‡òHT!Øùè>“:! À‰ë—�?,s7PwÒv°`éðð—úÝ©"3�	´»òœ{;,(’Ç,Ä@…
žS
Üòh¾&I$äT ¹}®�D¥$ëð#3H˜®¯»’—[6Í4'‰	ȯ¾)÷±0vjQdB5^Ðàg*»‘ w–$;�z¨\ô¦U•ÃJ©ƒÉ<•Q@F$VñÇ™pó
^__ˆœHºÅ¬{[Æã²v®8å”õævƒ.†~ä,» 2':B�hØÞÝÕhhµÜÌ¢/´èÆKìr`Ä}”®è¤¢í7)}·æ'´ý±ç"„Dñ^‡°É”Œ�õ%$9øàRbO°)D‚¶…žž
h…/OR†<¹åOÂW³¹
o
1`ç9‡
<ÙízL�Š%ŠVžãiÔˆZD>è’¤ªj¨øú ÑÈÅ?wÀêD)�ŒQõœKB�©C†±LÒßþ§†ÿüßÚèèF|
¥¶wÃï2–“qÙJ^1�Ê4;,MPʺŠx¨\ZF?,)m@[ºðÒ4É¿WœÖœ{»f¨õT{;Š›f—[•Õ÷
|öÂ\ᑶÄ?­`ô†ãè¿{¨©nÄ&…žÏ8™…óõÝPS++mVÉõITzÃ@9Ÿ{Îd"Zûf’M•U~VÞ*Þ+oæÍæ`$�AÑ¢
‚
]æÏFŽ{f¡"!¬‚Ž‚aÉað++k…-a�M´eußy»Ð"¾x*a´³!lDØ}¯´ò&5+°at)9
w‹(Ò‚Ä ÝR™ˆ±²Ê±
"¡¨h¡C˜2PD,ˆC]�`<ãÖƒƒ'ÕÒOië’?QB;ÞcŠ½v”îL¡K„X‚!X<Å=ß„«ë pФï£Óg
Š‘»/˜A¬D>’r -µÞÜìòzèo‘—ÌQß/…Þ
iéüÈ*šð‰óv

1õšä†³VK6pC%LÙÑÌ츀epiу%’sAœ³wA
÷{Š” f¬�šÑeIÂ
?!®ÑÄ]¸p%fzÙ4³ƒ†Xð»~ÿÒ/éúê;g&¼ÑÁ2.R•€À�"½„ÍùÆÐÞ [µåÏô×
Ønohcãèvœ.šÑ3^…Êè÷§
2JO»ã™ÎJ²Ý¨Ée
Ý$θwéll×T@NB &ºØ %¢Dt€7EÕ
™Ä!›v`—lªÙûwÉÓ醽(f!1·Y3š
¿LàðíÊ›mß;ãg
Á¸ÂÛ
ª,
B
 •9EöàýiZ;FÓ|ìóâðO$•Ã’y!ag¥44☑@†#Rnâ¡Z”Äq…ªÐCa e¹©Xu­³Ö³5ïÝwžÕÞµ	ÊÃ�Ú®&ÜÞøÐ[`_¨qÈ:^t-9-Ó'Ô[c,EH–h‡hÌg-³¦­h¨fÊ@›o»�±¶‘ÅÆûXlFü^lØá¯'ÜfhÚË{OºØÂi’hÛ‰ffaŽ5FÙÈØ¥YH4†Jî”P_=Ú]Åé¥ñ“±ƒY@SJ™ 6T2ª[,™�ô(ERÒ¦:7‘!¤ÁXÁ !Ã&jŽ¾1#)|þw5Ócd¢«ð¾Ð“³24š‚›D]¹Sða  q‰xˆƒ¤‡[ÐvÁÃ)V³L„É+™¼g
~JÅ—¾�:
ÐãE!*Š’2RéÎä0,ìaÁÓ^G¨ÎŠï¶˜ÎŸFMM^
°fZÄæ®4¬meÉX,i¥Írì[ÖìÇ^‰ ¼ÎúVâì».e‘N¢p�dH�1‘T[Ú&ú�$JªøÙ¯Siem^P¬±ßÇc )DXªlŽÌ–ha»i
Ø”ɬD"Ñ¥�B×[+‚CPÆ`nÃMAG]5iÙ›’î…§¡˜DŒÄRcf±îÀA!:LA“/Ö`¤J„Š¢
 Ðƒ¡t"�™½—\,îaÞ‡BéÏÙ7(cl4I”çƒfs;�UQÐHÛ!5,@ÖÕooRíou鱨4Š¤QC†¥	dñgo uØÉÈ:@×yU#¥n
½E�†CœxP­šÏ*xQHΤ–!rÆåí²L`€²S
Dº`zn×0ÃiØBH±œë’ô–êÈD¸ÄàdÛa‰<ÓOþëZl½I6“I&­#áïód`ãj: <®Y2Ðx†
£„XMçßA¾Dà�¼é×zTè‡$É™tÉ¥²qd ÃóÙDËFaKÈçZuÍñvjo�÷Z0Ö㳧§»Ikn©á2³f#žñ6Æz@xñœj°gPl300Â
®®/«¤„pËâ38Ï45DÊ&2ä&Üå¾ÔÉ:lLm\žÛc>;x'\ÆNØêó5á\oˤ̺s
y™"ßœ?%G^gŠUÂÁ™!ò§pf}–ˆ²s,,Þ!ÉOœÇE(žw”tÛ·LÓbµ¹0	m4lÀ<îï�ŒƒD
©Óc3Ç7l“%âÝšSc˼p—†dmAÆÁ3*M®g<“<D8ÃñÓEB}‡l‚Û‡UÐP'qÄЪG´Ù‹iÑlk¡“L‰dÀ4à�Tpý—jP„m¿y¸Ãû77]q‹ãvø�ô«v[5uÛŒágp½¸‚j3ožÕ8:,ñ�ιÐøuÞò^j^©ÈQÇ/d¦
xjv}áøÝù†‘w.M±lòGR˜bXW~“L÷·m´ÀŠ…�ä…m±ÊZòém2»Ùz7Èp©3$§MèÉӧܩ[ïÌÍc"Ás£S(õàëÛËf”8¸Ù€7@lj@ÜÈ¥¡ Ýº9úÆ]Ìv'ÂhTÆÅŽ€¶ØmW=Q®RrîÃõ"¹9»uE6Åy/	ðòú;=i<»´«¸²…ÓŽ’Ú¦�X›Ä”˜o!¹2
ЪKi­(ºl –W
ÌVVìê¡´øÔƒF¥&r¦îDï‚+D¡ÜóÙ¯›
Ìšqž“!­R¡3•ó½�ÔÁ×#àjÚD!­6Ä�K@ÎfXÜB¡)ÏŸ˜2ÅÏŽ»tv<Û2RP^gU@œTNÅ?"mÍ´ú.7zÃ\
´3ÆÛ;DM»o/4“x¹UhÛ•)¡¡¤p‡½Æ±ÍÀÊŒ4ê“í¤ª-àmöç‚údu³i"‰–S$dï@õ4ó³íeÅÎ�‹r-ñ^1¾"ö.Ò—)ÇÆòÁ8ðfô!nÛÛ»Hm³m­‹—ÙhˆT`¨0aš^çg‹B“
Ép!	$ùÖ+
m<è à73±–M’Ck³l>5´´ÌŠòe˜Ù¹4MZ)”@ú‰LæHLOxÓe˜mÑ“2Š[ÆÊ�5è«m-¡d5ÞÓ»a¡¡ŒØnlÁ)b¡DJb0ˆðÝ6k¡¡AbógžS°ÖóÏ1+Wrûqq7Û6E"ï]]ä‹°O…²s€|F¹Åk>œ™…¨mŽs"Gf1gÔÑa‡á2P¸Yˆ'²–¶²òÖ$Ad`�­ž ØœÂ�“ǧ•0‡"O*<Ì
b%BÉR@RmÙ<¢ P…‡øùϾ]|ÿ¦vü†„Óœœ}EW.¨UØKøÊD@½_A;
×Ìj{ü-�¤a€ô‡´#¦ë�U¥é1Ž°³é3q‡*YÕO-
ÝãIÒÀ­x,ž·Ê.ߘU9Íbh
ðÄn•º7²õ¦”gu˜¾j&L¾â»rÑX˜0õ–M¾&•‘p®ö‹ËÊ´F[v’ jn$|îĵ?\6±�÷[lC0Ð7
�ÆeÊ)¸&@f©J`0Bž9$ï�Bƒx¢Ú`žMæ„ß�
‰17ÅžâÚ¢"¯·Î�‹9’h4Ž†×‹Y
µ8d˜·qœÕ1„ˆ&´ò
7œƒ^:�N©¥È�rQB›ÐGwÁɱ¦‚#”# Zxsa,o`ìæo°1‹©ÈÂ@ľFPŠ˜†›†ãeÜ fš\Iu'ú�P�0Ý™ÏÂ�¼ R–S%G8‚ŠÏ0yû…Q@KõDzÛç»jü{ËÛö:i’�ÊæV) 1ÒZ¶–*´´ÂÉ’’ZV‰T)BŠH	$£	î>!‡ü¦½ZÎêö	fÔ¬²•›V­°(ŸãÌYJ ¨S¼wÚP=‘ÝvÿØÏ>S+›’Û¾ÞÑ)ľ"(ê&&GJ�ŽEÞ
8¢iD�`1¨PóâÐtƒ»Fš*ˆÃÒ†Ây¡ ¬H@Y@“TêÎì|”NÞÒ}pØ ©Ä4CÁPèD8Ù™kÞï>!ÀkQR�m
+²…Ǹw¼ù0õÈ0=�c‚ ÏDúàhùBu1ûnÁÊE:–€`¬
‰ZRš†¬ùw0‡GP†¶ô¸ÒæÁÖnÌ™9™D+^“ÊVƒ61'ʘ~òßÀƈ+D
¸&
í‚ó0Áç{Y#á‹í–™­¬xúåØÂÕ: »¥ˆÏ.ÛNcä[‚‚Ø~Ä0â7â�ÔŽÜ!ú'Œ—{� ›ü@Yò˶6íœôéþ6m°‡á#gåJá€×MÉÆëHS³k"Ù	ä÷¶�Äï!{xC:…³ŒÀ.²c[Ù;©f§åJÕÍV9±ãS£Në´H
,©Ûêå:—B5Xôa'`Uå�píçeë©¿|àV{xȪ%k»c;ÁÖðÜ ½>Šˆ^Œ­ö
âöÞ3d¦Xvsˆ²IR -¡U;Å@¥ƒ¥x=W6º>Í× ´c¬1
S:˜�IÖãf`ˆÁÓ¦XëW^ÎòTœ=3ÐõÞÅ•{ÙyÃYð\‰�U&qï53sÖ¨ž2ûôc#–@ gÄ\š\êà6·„=
ð?Ûµñ�2Ê@Ì£� ¤‰�AÞÓIx‰Ë¼óô÷{¸°@Úmà;Bש
¡»òõÀÛ�äCØÌBƒ!únø¡zöB=ibP)H=Aì9„��좿ƚ�Y,ŸœŒ…£!ž;�	ûÉ"‰ð¨HT”*ñ?$‘:M�æ[ƒS%'Ä¡£ušÛV-df».Ò›óÝ®¥B*h@ a!ËáÇ#†¢B$ˆ’
4š%]û;<ê#a•PÀE‘ ¡Ü
ä -^Jtu`ä@xJ"ñÇRÔJ‹"àª@ÕÓ>Ȭ…±"ÐÛI¢¢ÑQLVe&b@Y
4
å!àj…„;à„€+F�>W>»4]Š¾þÚ’|L±Öq 
³0
ÓàtÂé7?’=¾¨y‰˜O333)D-túdö¸Àc=BA-l¶‰d Úi+6.;¯Ž�ú̓Á Â>aȈi3e#î `3êjzg
¢!¯
0DQ‡/U�¬‹¼ f#ÝYݪfBm,	SÜFÆ
Ï36€SCQ«ñÁµå
ÞUL.Y!"	ÈOlB¬U"Ö,6‚–Eõöü߇iÚÀ‘!	šî>¡Ìýƒýè`ú
³>À{Mÿž�_w�ÉÝøŒ>)à|'¬@Åñ›¼çcD�îÎé6ݱ­Írnµ«KZÚé3þ¯ïi2ÛJ
"ª¿ê´a“ûå�[Dlc$&ß-}ϧõïÓ¯©EoUFÀ¡äL·ýçð¸< |œ®Ÿi½‰iЂÑýá¼søÄ420G<Œ¥lUŠÑ(Ù5ù¡¼Ü?�"2ÑRB›JŠ_o™Uùô0{#i E¨¼Ø¥™‚ï68½‡È×±‚˜}^TÝàð3¯Âs(F0Þ¬dÄ�¸�%BÃ{Sm^e§	T{.õc‡VSe˜ÌÓ—xiä!ÚiBÈ 0+!© Ô•	D
h[–µ1D¥`ÜÞ!²ƒ‚yˆpCÛ!‰JÎÈCçª'ätÀé˜Q#"Òœ v‡Eü‚ÕuXï-p‘}Ûy…6±ÞºÕ±­µA¡@‡ÞRTÛLÄ4å0‡…­�Ð0�¹Ùé�žÒ€S„?D¤@H
 ºÄDxf˜?~Á’‡—<ç8áT¢}h©Þ„$H‘Cx7à³4þ)oÉý\¦…ŠÅ¥e’ôü{ÃÿVù;üU<¢!ȂȈç¤Æ�œöaÌùK¦{þCø'
Þ÷™lL3¹~Ç�àì–n¡Æôg#)Õ늎fb²ib¯ji¤½�ŒqëÁðíª]ɑÉ€¹¶ÁÂ_G	 É k_o\4DúMO„.e¢¶OSâ{VÑ¿ˆý%¾O–ÿÐl68‰F…ø‘å
8°Dî�}?€P9Ðð˜~}‡õ‰¹&Ó_^ó@BåÇÝLM}Ôö…«äûŒ�FÅa>Qö³™wŽ”ëâh>E>à5^k (£(Bnˆ!~xªz4¯€äÉðCx�‹/bx!Íõ+‰#”;Ë< Pö¢\ÊDJüé×ÆÈ“ xo[Å�†É{¸ÉÅ¥_Â]O$Û(]É™M4¸Éx”Aˆ„Ô†„Í,ÈkjŠeÍ—�F™ÈfiמC Æ0¢AŒC‰Ž"1IŠCm›y9·s\†­¬XÓ’¦€\KêçëWU¸ktên¾é)=�
Ç,âcNƒbâ©ù-92<74Ѷù7·.æ…�óS—Y{y6|½5¸HÁ‡‘2› �¡ÒR$<´\µË´%+Š*jÉÃ6
HŸ¢%¥´õŽ.�Ts¶ø6´•Fæ„PbHÌð,�öc~@jJÆ­#iϯQøœ()úGÜ�NB‡…Ž«h[;b܇*¶žÖÍ0-2BNÌÌ£W�;º‡.ª±€²]Ö6fX§Q»ˆ»ÕSÌf.v
4"Žø�±X¡¾rÖõª.ñ¿t�ÏÜU<ÓËfÎa̹€”-ÒμqцM‚ÇW��>‘…Ðwçb0Ò²å�Ât ïMÀ™lÈ`:Nrkä†Ìxæú©xØV"XL37)¨.
¶…JÕ)@¤’2‡Oä3Zr
ßJÝœãÖaš{ñR(t³~®X¶È�	í9/)®bJq™¤HéBÔY¯	›—]å¨lñà”œ4t7¹‡¬DµF”¥ÎÓÀ=û¨¯$ïÌ„»)ùxPn.}e@1±®˜ð¦ú¼>|Ú–é±…•IÃ)ÚŠ{з„‚…ʹßn›·ÄŽÝ	²U�íä)éå
)ÁCŒ‚‹Q°Ì�¨(…¼òAñÀôëNbn†”_G\ÍîÏ0Ðê«W4Ÿ6ããæž:g~ÌHÓ*«¶v�	˜UÉ,Gj¨$»‚ ,Š�Áv::yîD!%
J¢ÉfK-°«�–ÒŒ+Œ&acP©–E’D É�³]D†äô$Èh"Ä"B@ö¬…:[ÃÊp´ñÏjæâ’��Í€nyD
lŸ~IX0‰s;*˜aí@øͯ¥µZ¯©õåI6¼�Ñ.¦û{¶¼oŽ¥,f‘:\™6åÌÂXûÚgòa’L
µìf
�hK!NiÆS8÷àc¼ËiɆíÐb3�P½i»F(œXcË*uÞg;82V¢œÛ;^Fdy½ä@Ø �Yím³D± ¢;j‡*e„d‰PZ�D/£ç¨(0™Ô
B‰”7 A¼J"²l+Œ
ŒŠr['‘{I¥šF
´y²€$Z#3·mÂWvªéS*ú�Œ.Ù+)^7$)ÅÔØ@útŸ˜”	ØÙ*ED}t„‘$�$Óð2ÈzYZðŽéñ§AH|aþšã‡H”Ø0nƒ
aDP<¤÷‘>ZtËåã€0}ØnÔÀ鹘âÚä†W „„(:º�Wò௸¾ßOà0ó9“±Ì>¯§9.ÚXU(ŒTH‘…¯¬–’f @b	çÔ±
@FH�È9®õ¾K¼R·+:ý¡— ížì¨dXF#…F³RVf1µ4­Rm°$€ˆH¨H‚1R„Š næNô;¼u/R¤h¬…ê&4æH4}–Ú gbèf¡±ŒBD�IP‰"[²Û-%6SI•³dÍe)µ–mR­�lfʨšÚTµMjÕüo[ì3Mš|ˆ¢e¶©ý34‰Së…Pó"ŸCMć¬Á‚1Hš–	Ä…—ÜÄ´[›Ç´v¡Ð˜2O¸KYð� 5O~ƒ•âI46döç“DWgýø!ª=	TÓ'9QoòþEY;=—q
”·rÆ(°ÑEC;d$øráºäÁï=¼‚i¨ù"‡“¾ž;ì˜ÂùćpŒ�Ù½ILýBkÉ_Î~ƒô4š!5‚úH.Þ
C¡°ôo„?3†æ&èð„»ÈƒºO×
5–ˆ	#5¡
Š<Ç
Ú£î6:¾#‘Q£n¦
òŠ¯R(ðx¨„ŠJ9xÛ3¸¥Ú!AP5@0q‡ÔmôAêKÁIOäkÚiÜ-P+êm^-ª²‹I6jW\‰Ýv®×$ÄÓL¢¿ÕW¿®|˜EK¢3XW-*À¨ ÜHŠéof“Ìk‰Ç5Û¼àa8@‚4	¸¤ØŽÔÀ�Ã		Be.ZQ…Ê–£ V¾&M&ðÐ0ˆ¡ÉïN9ñÀ$‚]ükÞ]'D‰g¡¥*FÅ…Á©»3(XP¬$ÆS$‚ÌEí¢¢AÄZ¼´Å*©I•Qˆ¢%aCñ†S�[C
!™C¹ÔÁ£yº~!ÆÙB®þ“ü;á2a3¡VdüÇ÷MÊ\�ãþ—Ö,|š@ÕSR/Lªäìy˼¹š¹+A̳çJ1
,6QiR�´¥ëQO mgÊžª¢+ïH{=Æ
à9LŒ‡8€ª~ÒÕ¾îI>¯RxHs¯>Þ‡[Ĩr΀¤ñLù�yõ“�;(Äy9äL1Ã7N.@Œ˜‹Y*eÁ±*¤8À¹Fà‡C	‹KV	0CJRJIcÌ«øÍç„õäwŸ–Ÿ‡:œÏO´èÆ–áP
íó÷ßéŸdðÚ>~xnˆyˆœycÏïœÀPŸL‘™d¶Æ“Rlššfi–B¦Í2’6¤ß2µÍ¶õlÁH	<äA>|š3Q"«il98Û„PáÃØ]”nÚG+ v�áÒ«²šIÊG}æÏʯKÜ°5„¤‹
¦ÂÞéŸ#apÖ(꘺±‹3@] PF¶:nGf#„Pÿ¡¡œ›©WÒ«„�h�g@6î£÷'0/ÂD�VDÌ"ÿ�1÷zÚ>§ÚÜwà
ˆõvÒ¨ØP@/#~-P{è	 ’"‘ˆÛ�´—$4¦[RáÎç
�’¹¬×F$šî*|Ú P0RnOÙHC5¨�ò‡uÞPP"à‚üE6`â`½ã'fV3r„»
8í\ûi¢ˆBBuP4‰ùØI*÷ã¢q%µ†9Ù09ûÈa θñÑÇ
A`±ÊJ1E,2ß–„Àé�$<Ž~0W“\´áü=÷ t=ý³¯t⹤D6RjQP’°ì5ýÍGÌçF*¿¾¢ñÐѱ‘<‡$e^v
‡s&DÑPœ™ézÙ!ÐuÐLÑ«¶²‘„•˜º'*;Ã×QãKÛ«ð?XÇ‹“ÅA\Д¿!Á?¼VŠ� s'‘E怭À?³ph@ÚQÙ°y’T÷à�Q÷á�Ad@QÅ•‘*{€+èÖý‹! "²í„«B6v†q?{?x÷Ëëƒ ¨¡Vq�¶žxgç�§Ä\rÿº
/!‚ÿôÙ'"‡wù7Ú‘`À‰‹,$4“c$1û´ÉK
øø¶ÙŽ`‡a”F|ACâ}¹þxÙ Tˆ§_ÞÑÚ¯Òm
`JÑ;
nŸ/z$nš�^»˜e†`‹†çjM!
ªh),…�ÏùÈA‡ò—�õùúh¢=v7ˆJCØU7
#ÕÁ$DÝ�³ð”M°ð=êx†|ÕwåK²¥BÀB¤øX©NJ?J´™JC>0ÃY4±'œõ^
¬èB‰+É
ê\åË]OãhKéóÕÃX¡D8�UX@èsÅóIÄ•ø\¼àA31¡gEQ2c[uzM‘–¤’C­¦¡Íø³¿9!·zZD�Î^x‡×=° ÷	eˆ(ª�úVžaE*#”MÃR0ò0d
£:Ö¨QÖž³K€(f��½>íÛnbÂƒ&�“vÆ¡ÿ›YŠ «Ôˆ·ÔŸ’/{wAOe%»	Î@°ì©¸z‚ÿ¡ñ šqF`÷|äDÈ7€<‚ý¯Û4)GˆŠŸd0ÄH&=ÜÖ��Q]RÈ[Ï3;“¡”ÈI†‚ q,7íÒrÍÙ$ÞLÑAMûv³x¿«?”zäŠÁéç ›5éàà„
Ë·vâpC¶+°Ðjš€†—S<	"ä\;­û}^ÔõÕsHl;è‰ö‘Vƒ¾^ÊZtÏð.ìçì®A:MÁ·—Ìd¾#€w<4²RB®-Öò,òÜ·sÉâní²XÊ.cmºóvý;^«�¤†ñ�¡7··Í‡àvê �~ÇG›Ù9sÓyÈ0ªhêèë´}DéWï‡pæ;@"Cñ� ~¡ùZH!eM̪%‰Ûæâq¦d€}[¼Ä ¤…ø¸t•�è8+š‹ˆm¼=¸]ÉÃÞÊE´í’È3+ãÛnhÉ4Þîe×mÕ)t¬-Â丠‚�…°J4�µJÊ&¹hËÓˆ¬¤“hfÒ¥´2”IJ[6îVj[L)SB™(˜lpr‹HZT2¤…lÎË»¸Û”ÀAIÀ !ŒJQ"q“"YÖá1Š‚ƒ,ÚÃÄ;@£$Š,Ze±*‰XEIř،˜Âm²UvH·´Ñ�]ef6¬4È•’+L¦Bqwb:CCÖlL“�7�³tdu»Žõ
$&ÆÜÁˆ±<ãT½úëwrâäÖöÍ\Ñ[I»RÛ›W+W%¥Rls@
V¨CX_rœˆêØú
FŸ¢o20ñ«À%"E�H¤Iê� ˜OÃ~úZ°€÷ìðÄ;±Æ�Ä?tØÔ }ÑO„IÌyˆ²€²HH‰J‡£à
—RkÝaûûN
«Þ¾úÚÅ‹Fª×J­ËtÕr´mšXÖ*(ÛV“TŠÉµË–Ú,mªì®U�lT¢KQm&ѵ$‚¬’!
!Hšßœ'Àæ66SxU9‰Ö‚²p"*õ7ºZt=“ýhÖѲfUEõ²>y6”êÈ檫1hºH2Ò®Ú(pˆhh^<óÖÇ�覇µ}}ûÕŽOȘ,\N|]&é �ÆÚˆ‡—ˈ ‰„z>«C¬U€$ˆ�mÀ$Ž°”2ƒ¥2KfcRÍ–m´µ1*Q$# ÔŠO‰Þ‚‰ÿé™ñü?ðô7 sMß;é«€õ òff¾G0бƒêÈ3Äöõ¹w‰P	?<¯P“þ¤ÞpD"�Ç3o|ãf)k¿£1H`èäÁ°q΢‰¨i³qBó¡H?õ�ª;ÀÂ4ƒF„õóo‹ÓÅèæ
#ÉEëƒäbŠ®�¤ŒˆaOµ?©�õCvO‰~SŸûJâÿÉ>|S“—ïTo¿¿ÈeÄ(;–^|…Š[*q‹*Ë!½ßs1ÒŽd-å‚Qã?Õ?_œ÷×�=b¬Æ¿·`Ãt¢ŸÇ? å°ý\$›+F~êN{zÛþó5k¯Ÿ·µ6̲•ñëoÕÜ?�ÓôhÅ–ôfª¯®Ðû’²|-	åI
ƒ:0>0;~i‚	ü Ø©@B€ÁŒ¦¡%„
mU)ôˆ6€y÷aØ}0o<6Y7óˆ{ä€ÚâÄîâ§_–¼ŸÒyÕÞ7ö€�>gwÃ'#ÍípHBÕP�ÆíOyâ[¤O!ãR—éݯy«Ûì»{I}]t)àÌ”IÜV»I]‰	ÉÚJL#"2r$,
þ9æ-d�E¶ÙpØF¡ ¡",P©UçƒÕùKE‹`J,SÐö@º0à¡‘¨•¦©
ãÂ(E‘�C9KH”‘ù„/vc’’ÆøŸé
*bæ&Ñ=Œ.qÉEñ#в¯q¬!Âí6™„8Ž”�Ã:"ÈÍM™Éƒ*ˆÑ£¤¬ÄY@ �P`B�>ßí5¹š—ßò#‚c2š�-gcu&Ñ0lCt…Á® ýdW¾!”j)œD.tŠ.Ä,SX½](<XÚñ8mów²©¡þ}œf�½J5àlÜ!&ãIö/tHz F÷�ô'p±îuükº+Ž¡áë‰DcD;)9µ…

&£!¡®¸¼ X_„ˆ„b’#­¹“âÂ�é%Ho
pè,$¥
cm�H×Á{6¾2ÛÙƒ0ZÛr5ëhà1×¼ÁŒ ™wög´’r®ùeʳ۲ìñQjjx¨7_§æî}S`N؃e�„��s±vÛÉü]þuõÂF#91ç<üú‘™"Ö¦œPïiÞÇvNÕ.ÈWóØSÛ‰õ`2P�µG*hñ ¨“cIzº/h=g
ç‚"2"*¥¯¿¯õóVå¯ò­ÍmŽm˱±¨‹ýÝ{wùí·”ÞÍuÍŨ*-_ݧ-ÿo‚ï:�¨¶‹Å{5ÎíjâËUÊÛ¢Éfå:@K�UUR	 ÁˆæÕ»7#|«yýFëdkñ®¾ù
±X�4i
‘É$/þ:ßá‘¢0zJrŸÇ�öoQQÐAß9•@þÁñ ã¿HdŒ’ü¼ƒqí(¤ÿ#'ÜAxà9„OæûLnž÷Pq,÷Dä¡Ñèª2Uo@wÄGÎFªêk[…mÞ®Ú¦Ó4¶ñ@¹-G¡Ùúˆ’+b‰è€Œ$ù
…%—v#Aê�ùˆ{ä÷
"}DÌÕ¢ÛW+VÑe•믲òûÀó‚¡²ñ?—+"O3ø½�à¦çô¡Þö‘×øSÂ*rsàÒ‡H¦ a-€PIHÝ·A‚›
l‘KÞ‘¹š%	EŠKÄè—??9Çòs*Ô6Ct/Šª­¿§ä¤; †Àb<ƒv²~Ž`J=$Íû9‡‡#åg÷ù“øLýy¯E<Âv÷Žâþ60ˆ<˜P@#X[SZ6�¥f¬[ú·Æ¾Ýý˜lBÞ­Ç‹QÑ"sÂ$[h7‡û;ã'¶ÛÃá'�0W_båFÄÁPeà°µÀ@¡éÁèá�—CùcåñRnHBl)×–c^�°
 (£eŒ[
QDÆ`Šû¬	äÈCeã!#ôÏêÀ`
£iP]£x
�FUB‘Ü¡E÷RSv’
ÇR9¥	ýFêê0ø“Þ'¾‡Ïºp €jSÿð…@	
$„E)OnrõÆzJRöOAÚQ©ñ$¤+ÉGÚ°
	°PAä
DEôv×�##øFÄ@QðD
±‚
œuHmŒJA�B³L
dæQc &<^2_ŒŽ»

¥–¨%°#e°÷C05”6,bhŠ�À�„–„B¦ÿsô’H"À3=ÿsÓ­„ê\�@é;!ëq\¡0y8ˆšÊ
sûûA“³à¶Øѵ©˜qL˜ÓG0s%Ä`¢!;àø
2“ù
`~£
CóµÝ;Y±¥,Vv�œü—RMÁ¸–y›g~f8x3±†¸©R²á[R[dÃeóžÒ}L)üóÎúúΣ˜Zi�õ„À?ow©¦îïá½ïˆSÖæÆú(fbØt¦Áퟟ·N^LÁ¥¥0?6—>Ê1&ùwÏŸïñ8uƒæ~¹ÔËÃ�ú—F§<ÎS¾Ðtçz˜ÎÝ·ÿ„+qhîÜ¢ûu¬ègæ_»dÙÕ.¿å<	Y¨Â!Û½B©(ÝmŠü‹Á5ä�
Cì-Ðû¤ÛCáö�&`y‡r3ÆlÚ�ÍÏÊ‘zß‚@Œ™Ê‡×9þ‰a9x¾Ú!û<èpD÷z¨!N؆‘,‚ƒE{ï(+|Ùi_�Û°$[H
ó@�\mÁ„,|éQ 6‚BÀÕ}à‡¾ƒSÚ˾f"1ù?Wï©û­Írä"+€‘ðÀ¡àâ{†ÈötØ…
#<“Î.ó%‚¼:–oáÁv„”@nt|ÏËï©Ñã:"L=G¨YÓúx3
l¢‚LÑEñVf¹ø¿Çýj·¿ªK6Ro6•üküm©ï7ºß&¯‰ª(
Û(ÆHrŪ­rv¢“Œ§®ó»�N!™&[Di…ѵ4ˆ<•†ˆˆÃ‹*Eè.8¸K	Òg1o®j†™a5^^5;©o2™hRÐDíÕ=ÜR,'ôÿj†v,á�î†Ës·Ù§HrèÂÄY">‰ÏUª]"O7¢$ë,š"Vª„ÒØP”´K^%Lµz’ª¡Œ/¢¤Ëg›$ë;;fÓ2xì
{,UbœRÈ#?À�¢ÉŒãOü¸i$äB
g
ªo¹ƒÆše�·9F„S:wHkLçÑO~Ý­¯%Il5x£_eWR:SA€À¼¹PŽ	DòÚöåÔG·„òC/™šGÄä‚‚°ˆ²%Xšl¡îDØDJ!ývIE ª&¢†ˆ²
Eˆ‰�a‰!Œ� ˆž©9×J껫’hÑÝÆ®¥²ØC$.„Uµ±JUËbÕ²˜ÔXŪ½ZjÚù©‹ÂÔ Ä:}tèa
ñÞrŠ:rè›/2+òˆTX‘@’Œl&ÔT­‰LØSTL¬›IX6Å%–)-´jº¬­�«¤³DšÃ–b�+·vÕ;¶�‘*

Á9<]Pífª¼Œ˜œM¡‰Ê•ËB+}�mõ'ÞCÊ †ö'æ&qÄN=4­ì*È$9�qÀzH‰¸úÇb¨–
ÌæÅžÓt*H
;ˆRG0\Ç׈>OÙ D‰7üS\³þq6
yÐ~°~iÀAá ‘$ñôV;pxÐÖ€m@‚\‰ÙÍùþÂg?Ö‰¡Û„dP¥¨OÞaÆ›f8Û+&·¥IJ“äÿÖ¿ÃâIIÂHm�ØÃi	F!›kœ€ÁŠæ#!)ø
R¬"uó‹öÅ„�Sù½‡‹n·UÛ~,ÕÙl–çj–VÍÊ *šš[M­
Ìii©�-¥™´Òa'è›jÕs$±Jj©´“dILÖ„ÆÞ9iQ�ÕèõkÆoÓ:¶sÏ÷UWèÅØ‹Þ€ äÎi±uˆ ^(V‚jÀÑt <§òBF$XÚhfÊZ·ìkö/ä¥V�!	Aœì9çNr)Ñc„t	ƒà¸`}0Dô¨$€HˆB§�>a¯f»'@rX²
�t»è`c½èBHªž„6ŸZ›¸eÝø(¬Z #‘Ògpå‚È×rñçÞxžÕÐä—Š²M‘’Ö`ÅÚ{Y Šï*Q/Œvl8ÿº0'( ÁQN
�ª–Øi§õV°ñÈ0¾Š²IXŠ¢$Š#Ã,m¬Ó¾àh0”ì
åä
ð»]Î5—Ílå”Lœ›‹3AÆ0H`Ž.ŠqwªLå¨�øb·‡GM)RG==× ÉÈÈt!=§R�‘U@ö\‚ÇÎáÝÑy—�ï=6¢TØG#g®Ü]w<ðòéÞXC‹a˜GŒ	Á¶në¾Ý UÀhצ®ä!¨gsjÓ"¤2À(”d*a
'RP$?}_³ÌóÔÓ”EÉ|DL0$DÒ€º£
Oh'qæè+q±¨©ù Œžˆ‡‰Y°¼
ਜC•Ü€¼ÆÂ×'OÄÜ5ÑÈÝã>Oû ¯Ôš›~ÏôII³Ö}^îºã4xžAà÷'À CRYu†À‹xGÏÚâQ`‘­
¡žtÊsÅ$û3K0IØá²@¡ˆQNè$SR¾N8ߢ�1H¼’”,$3¥«!<Í*�ッ5…X›·³þÏûdC“¨øî¥IÙ1x¨’å—
 ÖŒ”¡÷2NpŸìâ©¡_\Jƒ�’k,)T¨xˆ„˜ÿ
§øg¢\¼DÍ 00Ç (…``
ƒœ
lÚ™Ð
"V£Õ¶ÒY(ô\,(¨Áˆ¢E*XŒBÙD=Þ”=8âB2!%Ë™
-$´T†Èƒ"è„;‡Ú Ô5:AÞ‚çÞw'—�}=´Uýx“9eÆJ€ÜÀ´†ƒA��p8–dUSÀ̪¨B+¢d÷Ñe°—=O�¨ñ²jšš”®…s¿”ˆ©òœhO ÚìoN€³q»”—\œÐ`û–P`!á1àÑqìg±;‡@wÀ
H €ðg(Kp.8²ÒA�Z"ÔFB<àl5(ïlöN_«ÄË<,s¡ñ%ÈD‚ˆwÙBhxi"=üÑ’RÑB†‡$.ÞN]—ì«–5fUåP¬Kf°ž=÷|·ó³ïÓ"é†Þ]rÈ¡\MD�Bá4ÔÀHÕ$î„Í·Ç϶ž	ÓÖNì’
šDYFT«Qi©DªiÚ­#SRBÃF€À™”‚­Gû²ÃI&·
Ø4¨8$ÅbÈÒ“0Ë0²·‘˜&Z°t¥2šþdÏ2ðòî‰�‚0Y)Îi·Q;4vË©(c„µ
B똥ÒˆÌÂÚ&2‘2Ä	Š
ˆ87ßÑEÝUU¸Aª]¤žf4)7»È±ØNE ¯G¼štèLHŽõu™0B‡¦ùäØÇ„î˜C‡‡"‰§{õ.çp@{n¡PÄŠÄVÖ?…�ˆp°êäL¤Ë“WØZ6Úá2¨ùÚ¾¹çÀj¦:#·l6+Â^Ó¨eŽL�²ÆÐqØr‘÷ÅÓY­NK‰àfº†g&|Ø×GPYfAöõ…µ`�£ ¦­…’XY
&óO œ²\ï6é:g~N
.[âÔ¸†M(J0B¢â´2’±¨ZòTÝ— Àb®VÝGo�˜M—¯õ#Oлù%�ÖxÇÆ
"ý‡ÄÕ1–� Q×™Æ%¸ftRÓˆ?¦$)LÙµ¡ML%”ÄÐÚjH5RÚbkCÀˆ!"@bA^¦@ži³ÞXÚ5ÈŽ
A§¨Ex"…Îøsr=ô€b†HD ¤$b2‡øh½CuaþÿY<þXS‘ÕÓº�Õ·©@}ç¿ÀÈldÓ Æš¯Îäba\
~cÂuõ/h¾D’¿¦`Àî]SBPÀa•/Äà(»jœ`Ad9³qŸ~·6n£-
·Y=‹€š=ÊE$¨%’©Ù©Hi0$(�åëÖ¿dÈ0Y-ígnÖ«“Ä"
¢
8ŠP”ç9ÞÁÍcÆ[F¡Ö@c:Ð
õB§C0g/'‰0t§6.7á²Q”ªÒÊm�l2l%í$C@0ˆT1“7aŒ�Z<°å…ŽÛ6ØNe¸<ᆠ)#2HHvM¤–šic`0pDpP¦SP0:k4;¿×¹Ìç,¨²‘9€]ˆ¾ˆÕwT\�µ7QàîÖé§!l`qÉE¸�lZh(‡4²þúv<¾kÀ Q%1ÉúâÉ_Ä-	
G•.�I_8…¤
ñ°x
9GØ~MòxCª)�c“Â2&bn´À÷ ÈRAÕI¨›S@Êlr®K°l�l
ùyI)ùOÊÃ%ˆ|°éAòOON¨‡Dò[0¼7!™~Ò­óøéÈ9#tèè0�ÇvBX†,È$âäfÛ^Á\µ\Œèa¨oÚš¡3šN‚^YA7T¹Aé½¹•ÊZ´¿·ËgôHÆÝ?3BqÓõ9€$¦@B5~>ö÷ BM’”¶¯ÒÕËh­]Ý‹ãqçe¦›cBË6ûi]vò'ßÊŒµ?
]ÜM¤éù‡GI”Œ >N¢ª“~�"EL¢[¼žé<ÕXö@tÒ$,}<	ïmºÏ)ññœ‡pÉ\à]ê/|–Yvz¨¦�d tè‚^è™Ú@hš©Ùç3´Ñ8Œ)ÇȦ•â,M‚K�}ˆ$H#Ñ©Ømy¶>—ÈH (¢V.jšY†�¨µ£P@ÅÔ;Ð
,Úùý˜Æ`ƒ3@¦«vصó]*ý†à:†Q{.”,`G*¨j‚EŠ@B@€Œ
#,=ß¡;¸©Ì‡@ÕÜ?”ôùºE�Ǹ}¼fÌS×!ðøñ“ŽŽgà2a–UAE‚ªÅY±/2†rùš!éø
òJ^P‘“¼ZAaùÀ¢|eEBEpLTriæÆ<˜«0o’•È¤ÄȬ2f Ê4ÒÕEvÐãƒ9uØ9LLÛhip9áÍÚqÆDÙŒ¼r³�ÒpY
0
Hkâ
TYþ³‚&›3z@"ŒdD�Á’ÙJ7d°ûOiÚI“¤!RQ9( Ð;Lç�ÞNÕî\¨±#Ó½@œ‘éÄOŸûƒj?÷ýÐ	ç	âz)e.>ÂÀø 2–T{èWòžк—EGÅ,�*fÛn)ÊÛ×­�âÔx0À5ÙGÕÞªõ”‹')ÂTÈš!a´ T1'Ý<‘Ž`’Ë0iÊ„é¡3ŽÛ´„aÉ¢*¡l¢´cƒ·
ÔÜdZ
ÛHŒc"€˜”‚oÐy{ý¿üÐOõD;ûè7	ݼᩧº‰FD�&Ñ2�uWn µz—½·òä$£AíŠåù�t
˜g.Ztºþ’v&‡)m(ôÍ ›2Z†¤J˜'œ*Øn¡Ú´V‘Eaü|¦êÄBÃQIE#'%ZŒ„§8Š—"Lµ·}..¥I~œ1bˆÐæ)HЊß�ˆƒ“!
°H@!0Ä	ÀH",€#$&ÃŒ4`ÀC¡Ž#
]XŸ�nÅEH´’-¯ÐÕÍkEclËKCQP‰Gäx+¹4°y	À\ÎqÚÌþøó7’}ðž«pÛfz"øÙîÙöå\xTÂÕ£ã
6¥%*()IM#‰ÕŠ šO,E�¿Iî=“^�"™š@/àßaS—¬ËD–+ÓX•• ÀO»ˆ_Q‰eœðÿnàNŠ,'L¢\åÍ’ìÌ00ÎÛ+Fn
öYË7$à´/ÕKë·d�½ž†!†âújÉ6±&†FÈq™‹¯ŒÒ:MW
F@íOßÆ¿�j¼ÿ†3¬F)cÍ뿉Ù{N±@Û¢û/¦–Š‡¼ i’9`Ì£
‰
�1h·©xº¬ZŠÓ�¸ëW�Σ$€€„BôŠµÚ¶¦Sk)X”Û¯ë|-C'’͇AÏaþ² üp40èE�ùÓaŒ�ŽKD\”#e€'�Ü8Û9²�d goM°/I&ƒÂØk%Ç6<ÁÇ� jÁB…$£]k&E!D†bÙ2)ª&i-˸5M0ìR©É€¡lC
6k Þ“!¥4¦ú"Ü!þÞZùµBfGƒ-ˆèU²  zw*hu'„ç„éìÖ–áê&�ÉRPüErsO¦lÊPª¬`j`ÝãZ£Ð9…Z9w¾`Y�à™@¨}Ñ¡ÌãB"%
" $䈉E(�ãñ¡-w¯�vt0^þÓ)“d¤•"¬ÍWÞ½¯Íí|ÈwñÄ$ÄO9°óO€YÕw"Ž ¨›üàq�¼kêù�/ñ"5¡ÅC2\4öSÂDZE<§79§¦\Âò3ן3EÆ0„]“.ÚÐÌ 5{Ÿð	ÔB G¤1;§6�ÉPe‰�9!†gÜ‚V„±Ïy�u›o³‘¡ª¦�Ñ7€_Èœ_˜C°‚.Jõ×	;ÈR”Ø5á�ÎS”‡04²p…xl_›Úôé�°IÖíÿåˆ#
–ïÞ� ‘ŠùÁ
øÙ	•‘Öq‘Mù|!¿Ïí�s%wŒ}”}mðð§îk0RY³ˆC
™öú€hXa@XfaB´4™_%À}ÆF¦ô$�J`Eƒ6€�v½àzç-‘	‚aþ8ªt"PA
¼‹
ª¥,3¨K(­€�bA£U£:)ã,„šÊiH(ÔÄȪZ_fæé
ˆÁ’F$PPÂZM;º8wKñZ
<ʪ¢Â!�i('Ö(˜DŠsRqzS‰¡ç²Ô´Ì ƉÕaYç:áÛÒ“ÖË),–YAS4ÐH¤*%ãr
gâ={H Þ"…5L‚2Ï#ÐL>Z†CdeÆ "OAaô@Þ&ß·Þ“Š7m0nض
ã­/÷O€Z¤
2Ù‡Ðj¡ƒéLÓ…ù´öÂŒ4]öÊØ®H£¹}?7€åób‰X";…Üí52Ѹ�_Û¡`.4…$0ò{÷áÄž/.Óa)…dCÄ€X±ˆ�XÛ¤õˆgwª!«±ÈÀp.‰èPn_¨M?„Ü¥zLÕ;EÞÜóŸŒÀŸ<!Ùùü‘›z˜„.Q¨!¼Þ
UÈÜCš&°Àb�ÁðzºÏ~qÌÌä
·hq!µT'"ƒZ½Ëš$ƒÌšóšä8š¡EÀOÞA¨àþ'À²Œ1IQ„l�‡dç‚?†Šm#
D|D¡cÊ7ò8ÿ;ÍÏ�®PUFëÛã[›wäêíMáv™’ˆ–Ykä
pKL™ýyýf€thŒN’càRÐ¥}DÉ°£EòéKàA¨:¦ Ø¸
Ïì
¥}ǵgŸ
ÌxrÀv@
:—€ëHƒH‡hQé{CÍhö?^ã=\᩺˜{‚–zSÂxÎÏ{ÍG )‰ƒ®aéã©üäE>ÌóŸˆÑÍš¦¥Z©\u~Ûå,åkj$_¼ê{PÛ\±‚ÿ:9;;A²7§c–‡PËU…<œi³Œö·	¦ZVQ&®ßðU×P±ŽEY‚ùw¿7#eÀD‚Q„,¿0i�ÑôXisªÀE²\ÔÀ'»
æ(ô½�ܬÄkõCæ0¥1ƒ
,¯í�:u–ñ•
DB~kø0å;Ô.§7ÒÛ˜€³ðí�(êa‚rI(üéÀOr˜e$䩣Ú7ƒ!Ã$+$^šê¹KéÅ‚Ï1¬:ê†ÝIJı²¡ÉçdÐÔaJöX’§«%š@†�El¢­5²Õ X�¬Å–Â`äàÔÇ/å¾®0Ê�ðLpW#"e¨.°ÆC�˜Irö™ï¦LxŽ‚›ÅÚpáE�ÑCJMÞÅÎrÚHdslI�`È9ÎäÆz™ŒŠö¡¬“·n¹
ÚŽŽ¦œœM¡
É9�7Í0ή!…£iÓw³0/NéÆÅ2Ö• ex„³
å4LJðayN8I
eàqb¡�aÎð] b͇¡Ç+�¬ YHw-NYe™6�É,8¹WÆWvo\iH·,è¦N9	¡¥ÿ‰B*b(‰�è!BxJN4ºˆím.ŽŒFJÂä?f”ÔÔnš’HQ#‰˜æL”SÊ¥(ÍáÜ‘2’,ŽÛ˜]Ù”É2´Y&™(.´2ª"Ò'—à¼2ðUPD!@$+U³iL/f¹KÎ2’æeÊqÓ9ÈJá¢Ò
”uª#&ˆÞ´Ø¾æîIb
Y*æ¥(5
þ]·³#Ù¸*¥¶…PSQßܧdÎ_áÈpd®]gœ¼d¡FKòž›‰¥¸–ÒZ†v²&p9Áò}Ó‚&n›’q4‰¨f'¾Ñæ#¤%eëNNŠ}te‡l•Š3´­©oŒ”•ÃÞ½ðpS„1#“�Ëš{°õ>:¼Bž»¬Í*_}oe‹EY*MòõryE¥’v
4š†i¥0.ë´4…‚q¦ÌXg�”Vú³Ö˜†*8Áb®9Œ¢J†dM¸$%ªyh�Ýnò~zÚ4†,¿Ù` †dZ(`ò,(°ƒ†(å,™B*i{ôÉäT@¬a¡"ø‰y,àI ›GÑ¡xMà DRÔƒ!°‹®�„„	!éÞy×ÁGÜ@Ɉ€d×ÑHYÊ:|–[	l;†ú!"‘ôÓɉ(øÿ%ûyhŒ4:hùÃÖ@¥*”ŒÊ
ïC`‘ˆ(9ª¢ø�”j+jå©ÝfT&
”hÙ¦ËsW,iP�cWäu%�Uºš•C_‚UÕ#o'm,›v›&T±­{ÓnÛoi`£©D(qðAÐP"ƒ†DwåF¦NP}°…îdè
å¨ØhpQKÈ€g²XbD!zª¤"ªHµÜÚºU­E¸m¶MW5my5mÄÑ%e’(2
U¢„aK$Þ,‚g4ê÷®Þ±(¥b‹hȾ.Ö´B0 n–‡T¸(@ÅR±ÐXXj²BF0Lðh¸µt�À·¡u;s>Òiañˆ×"Ÿº²Ì‡É%òJÌ°ÙÔ¼E¸��¬ó‰ê°,€÷hÍ�â
äïöýüÀ“|å+%TYGó¥D
GÝ
äíO¨£gÞñ
 >ø÷‘>
÷…Àãæ{ô=zX H’I$@Š¤ƒ}–|ÓA-
ß!YÆ5;qkË�<†¨+€�¿dó‚4þÊm!þrt“ ~a‡Í‡Xr2™´Ï—fkVD
Ø0�Vº¼Û\Mk,ÖÒú*]©\êCxd •x\ ¸¢Ž+
D
ÈX‰m­‘rT”Àl"�6Â}üŸˆè9$uj,¡h�R¤(VYüƒK+D#i$¡KcD©C Ê818¡]¶»5͵bÚ�I­sjïGméUâÛE«hªM­ËXäYë¹Q[bÚ‹Qµi	Ú¹[ X€T†D‡•K™RÒd�´Ì"¬YÉ*bX0d0 *b˜a™þVÈÁ0�#Dд@P¬“&0%`’('1˜˜lÜî«"LÀ¡{o82IGÌ!B¢‡""Œ“hµ™(ØÄw©·›yDj¢¦¬,&Ñ
jI©"H)‚HLÒ*–a/QKĪç�€²u ‘r¡tbRÊ•$˜I“²@R1^¢
)K$,œ©lDáö°ò!½I3³×Ôðñ£ÖÞ¹h™Ä¥Ü„Eÿc#@S�ås'0±²äR¥dè%Õ�@U’ÊK¢–@ä<ýo»0Ù-
u•R…	Ä�=²?ŒN#Ü@w�Þ¾¦À9é Ô§­Ãíø¨tÀEâ›6wûø7jP,Ó¡xõ‡Œl4ºÁ`vûê3gŠ€±L0+¹.Í•­0õˆT8õé™`(È•Iÿm¥¬UuŒF&`À™‘+ýÈ€Á‰P’€2Ρ²˜`Îb,…:}~ÝNݦ,Åñr-…†4èÅaŒQ«
a[³:˜g�Ÿ»´Xã#(2¡
¸ôk5"n`ž)±+zÀK ÜAÙ·öh–ƒXw4ì;PæãÃn¾›Ùñ<åØ™q­¡�„ÌZÙƒÓ1�¬Ã{a:d0ýä)Õ@ŠqLºmp.A2†
3
ªøv™Y-	DÚØ'C›
n|»j¸tªæfž/°há„›Oo-çjJ3b}Îía¹k"ATˆ(Äò´ê‡”œqCš›�OëhDÍê^0]"RªPs‰Ç.pYf?ɧà©]<Ê<_)¼•E¥ï›i6ðkÕzRu…=Aîì`VšÇ#T-²¨(Š¨,î2íÇ
À	ì…ÀÒÁÈŠ˜Ás¾{(Ã	Øñ)| ¦I‘MÈ*é\)DRõJ.dJ#H!XM‹
[)¢Áµˆ$N½²Q·û¶	‰r¥KCüsI$!Uck®pî.Øx·èþßòõ":q£?®í‹¢0T`"cX—ùgÜrC�Uì¡ÕtÀ±lb’˜=ňò„ŠH„€&¦U¥ ˜‚"HªsAFádd‚¡þœ�ÜRœ<ŸÏÁô…AAAAA¼@:Iõ"|~ëC	k|®»o’aŠÀí}ínó%³ `EÄ,W,(d¿.L1P‰K"J)
P̦0˜%�ž(b–1ŒÐ<‡ô·&Ø¡ …&š”nñjz´2º1‚	(øÃù�óøö‹©Ä•vq ">ìEµ8ÅÂXÐê¬÷·ÙÝaÔQµ7cTÝfGAnC&°압°
;Ÿ<�¿§ù˥δ¾yÌ..Xq7ŽPßÁl$Í$ä!¢–*}ÒÇ ß(a{lFç’A
v \‚øn$dÐ?·G¾…(¬G§¬>nmUçòñù�	üŠ€‡·Ìëñ'Óðú$\$:¦iô Ôýó-âÍ´Õõ ÕÒK›˜¶Ë˦ç-žfMÈ¡Ÿ_£Åý¾_6)‰Ý²Hd À¿Á¯_÷Ö�ã� –Ö:ë>gQ)Ê ö‘t7 vñSäðÉÈdB2ɬ¤�I¯{ì¥Úyܺm¹n¼uRÏ�vRjmd±µ&!oPà#AíùªÑÁdN¨”hÃSê÷¾ã¹X¬Û5M5™l„›mE¶+6›õgm#µ 
�T”€HFײ"wå
Ðß-¼!Œ�)ŇL–¢ ³zh·—›™�E5‘–¯UÅ]‚™XåÄÞ¶×u»÷o/.©Iï¤Tá…CÒ!Â,b	
E¾*åP´¥RøûÝ·ƒ/¨ý|çðŸ	îdªÌ�·Ûn\tðû
ýr•lAß³‚Ì@‹9ƒ²”.
¢zÆ{"cAù7´œ‰ "HГYD,a¼û¬u™1ª ™ñ!ÇJX'Hze=ÍI–qì[&�ž=šx!ó V‹Q�J£+5’šÏ–Úž�ØÂáÈÕ÷å†Äï$V.)hCX¹î€ò5Sh’(®Êg§Ô� 
®ÑJTllxã"yȹL÷‹¸¤aš„ËFÛ$©*J˜ji¶Éjš”ÐkJFj†óòßøj~^§FÀéuRA—Ï“ W¢hB
Ìþ’HR D‚Õ
PV(jP¡ÔqØs×N¦œÂx³Œ
yqê”»�è0ÐL‹Ü–d&¤Y¶ÙÍ™: e
-ˆÁ`#!ô\ÍÉŸ+&ÓìË<g„z°ë)ÓÂËÌkÁ¸ñĈc&÷èF©Ý²C`LÈ“!¡‡Flž-è)k &%x}͵Mh£`’�¨[	Á�вòlÒ…“:ˆ÷»’YgcHs�S®p¸dî¤H:JCˆ'äõ�¼„„ˆ=ó�Ëmp°:o„=PkFê†P	–„¼à¶UhdCG7Ù¼šQ«bB²³XžèHQ1ܨv©ß`ŸGU^ƒìr샢€¯ŠVò"saÈ9”!ß{ +øÏ"# 4@¥!U(ãªvB}ðJYZUŠš×adš[¦X£5\µ[rÚ>
³¾ïšµú¸ž¬	$ DF\ÍâC ùð£ ��P£HBžñ¨‡ÇgFùGRyò<ÅÜFÈ‹6j|g_�<‚;Ø+uƒª®œq‘ÓûCSMXÂ)_§ƒÊ<}Ð$X€p¡Èž´zÏ
È®uvo³àÃä!¤@âEiß("Ý
ˆ²‹ 0›31{.Ð,TNØ)©í<‰ƒYÃ@º‡(rÈî$`N°(8Œß��F×
’"Àøœñ#¹:o0z€ÿ(€HŒ@�é˜<%§’ÖFDŸ�“Þr}Ÿ‘Uð£ZF­£øI†m€7䮂¦ªx„i )#p®ööwˆü‘![è
ûéD€ëê÷ÂÏE²ŽÛÄl.ý¦¨zz©ö꜈DŽsÌñûþÒØÊgÌ&÷Ëgõª \¶´Þž!Ñ~
Bõ|ðC‘dSQ4bjGÞ̓Øõ’|eõ@pJ'¢7.=WX�iD»-HK©Ñ¸©ê\HTY[l�A!D¿—½'«Àÿ*µÆCÉ…J‚Y¼9 tÉÙƒpéÝO<“a€3ß °|GàNÅïõù&Ôših;Ϭů‚¢=u£�í!”A¦ƒå·òp	åû`+r?†YÈqá^#kœ_Ç—.pk·/¯nþE'C¦ƒkãQ<ä"õÓÁë—v�^9–'i,Uz»Vl€OïmY’­-9K�N\VÚ*·
·!ê§�mƒÛŽr°¯IˆXu—ËÊÕ^°B1–¦aÜ¿3ú×s”ìñŒ8�¬Ã‡sì†öìÂ:”ÓªÉÒ|5ògŒ9DŽ™ºö=žs\ioó™÷4Í8Ô&—wδ¥=ôT5ªÞjí^HDBEÔ×;*/Œ‘•;N(
»ìVið*¸Æ©’fJ¯˜€ IC"÷¢bLR"¯�€JZ¥Q†îtаðÝ2%„a¦Š…øˆ÷#î,yšÏìáŽf
Íõ0âÑFB!Îà†Gí+/[ kÁØ
>�ó94^:6ž-Û®¡ÝšOšÍšþ£V”í�Þ¢E‚Œô¬´?KMÂɆV¿ÑncLqËi²
Þ�â$D“ýoã9h`9‡HNŸ_eh;N$,$°°€Å…Â)ß×€|!‘™ÖfE´„!0.žø…)æàÒà_²¤Ü¥nðy©¹�|•„õ{ÒÂv
§¿�L…–k>ÿ¦ïáæòj‰Ùy#2¾–ß3/k_kaMúnš#G#Löµ‚ŸrOÈ–{Ù0IS˜
ì	Šu; íô¯ ‘$„Ÿ´v{ƒ¸ßìy�Bé‘íì=Išä:®õð��’JwScè£Òl›ˆ¨t¹ã¯ûÌqßUXÈ`"¹è±GDO²ÏŠ'šw;ÿiõœw‡Æ¶–2ƒò$ ,ÁÖPS„0t91‚д(Ïøy$9$œß„Œ2Ä°1$!¡ÇÌ€ 89B‹Ì
õÀWЯ(9F×$S]F!“®AH¬2pš2D	"›m#ÏbÖÌ°åT£Ó&o&;jÛƒ”JJ0�9)w\°�Ðæ	ÛÎdä`öÌ�¦ñüîþ„àIñŸLŽ‡iFz…(Ã"�S½ÜÉÄ™
;ol0
ß“
hàpÙsš`"„u
¨âÇ=qÃÇÕñlDÃ&¡D\ô~'Ÿx¨ŠAPÏÔÜá"Šl>¿_|
‚8�|G@cœÉD	;Ë%
Tæ%²ÄJɈ„ÈO �‡\GÀrö”ï‰°HYr)
° §¡‹"ˆæ§ÞC=ï
UEUTZ(_fÁCU =O"Îæ¨ðã!0wààb3l}¾zw•ðxÆ´JzÃëNõn#¸\”\�„GH@‚’Eÿd
P熅�2‡��=bAj¤¡‘xE0ÀZKÅbBºé
! Õ¯šïÔ“eò²}W˜«n>¶œÞT�Çð�CŒ×#`§yt«o¹CÚ ü¨
uf¦Êù›•�›äo“,øPÊ⽕
†bØ—0Ý0£q<iº|»æ>%7²xá@èD O¾	�YñÇK¢‚H,že7½„“ê9‚rX€Ä¶– C%�êÃl¡Wõ%#Ã:Ò¼Yy�<Œ- _às È“éüÃòÄü¥µ¡Pa!¼
5á»P�ìP’+ ¤Åâ¡ýñ�Nþ½è’’ƒ¾��Àª.„Æ…ao�ø2Bö!o3’q<¼v[V˜þ›Q„!甧©\øYߎÙ9=]§‰0Dª d3ÂP¤“ï,ö°,‰ÜLžJˆ¢ÃÕA84�2þÖR(çí+wtËA`„FÈ¢¬Dès¹»šw6\K´©@œc—­;¬.k®©¥4@`‹ 2	�Â’%À½”T0SU">ÜSÔJðû~ç•âYmÒm´ÈÛId	Î(E ¯ÏÙ¼ÛQ1EeåËK¥Ì)!Ò@Y‰ó
%Œ`‰Ó§fzóÔ=�ž^å‘á7&ä=ïÏÅñ×.T¸8Ã,Ùh¼d—Ö�ë˜h7Äã+òþ˜“i¸¾–jlƒÄÄfu½nŽaÙÃ@ăÝ	2Hó«<]›¥Åµ-
„ZÉM!R²bl©’ßܯIq«ü¯:ñmfK%½fAÚ2[‰(4U+–ÅÆ®¸“(…š“2Xr`£ˆ2]Q°Öƒ¶›cÜ3FT—Œ(d[,Ò…ED©²DBá˜
(Árײ^bn˜à6ÞR˜X)P1Dw6¢Ú—$]_J×–±Q^N`K‚ݳ2–�™[´EÃÅ!D2Ú‚”ˆƒã2Z»©×lnk“lÔÔb"\ªÆI‚³‚LšÊÂae!"+Œ•E�iÁì=¾€pñ%*rQÀÄ��)eK,‹,Ôá�÷R¦ò̘¡SY9yÝÂty€Y³„CM¹’…ˆ,ŽiŽ‡Ã	»d5=I1<=g9ì‚d,—8·cÌÕi3LÚ÷à™´‘”㋇NãÔ/ xç¬
7·�ÝÈÏm›K²ë”° >gq4Xoƒw‹o˜¹dÆJ&$À˜œwûóu¤ó ³YÐÙo`¥”@ƃX§Šg[mÖïhÔõÈJŠÁ$	‰\¦‰qr«)u‰¹ ]`¥ÄeÐ(¦Ân­íæ²Öë«Óm¯+|h`h˜-t×3¸Ù�š’¾tíÑâˆµ@Ð&xQdS‘IÍ
~²|¨^f…®Ä‘‚¶¢‡~ÂÈI>)A]2Å~c“']ÅŸ|± ’HLš	~Á/âÄymb,ŸSá‰iæ*R»cP'tïãÄnÕ©,gILØ·³›m韃¶ðÉ¢Sˆ;�€ÅÚ&œ)ÃY"øÝ“È+7^8(’©F²¥h  ²,žzÚ£{§
W†î-w

-\Æ‚–žÐ‡…‰z!�4-¤ŒGpÃU¹†F%0¶.Tº„8&ŠPe(4ÚH$$ÔtŽ–f¼E�~¡¼uZð¡Tú�Þåá`_¤cÔ¯	9"-YhLx��¨*5¯Å\è„ÈhCª£üŒ7³³4È€ô…RÍ�’ÕhRV‰áI,;ÆÀâ¨X
"
´‰T"Á´øí@™£ç’T‘!¦ÙZŠŠjƒUð¯‡×m~o_¡ýéGíµ›
ßúˆÀ„Áƒ�0jjtúQb_Ts2 •Ý�3úJnËc1AË0x0è$G*”�$L©\ˆN»Ðvcë©OTù…ƒæ~ŸµÉ¹ö™þ4&®
€_¡
 šÊ¦©÷�9 	$E�FDDÔÓoÕ^k£ˆHªˆ„9‚�;A^¦‚âñ²z5W¸óR7×0ße5º×¥µ|UͬE¦–e£z®ŠZx,C� MžmBò tvý{Ÿ”2†ˆ`7­5„pÝ
6e°l XH0„€
áî‘öùŽ:ù:0¥#”ª¢H±Ê%©˜Kq,l>‡ÓxÀ�S~`™9Û8¶1Óù©ŒŠ›¹¤`bFÊlâÓ)Ã&8Aà2�0¬L¥ZÓZH#Àñ�¯
–Ô£™˜ŽÐ›šŸ%Å4M˜e(•¥ÆiîöÉÆœqL-EX	Ð`dñÑ99Gl¢�í’»ZP…‘7	!¡õ	òdsäêÃ@ u0Ý(VCõ 1Gâ
ù ?ÌÐ4Ð�â}h°…ø’w|
þ®¤;nqJw�m3Ù"Î{£¹Bð�Ýv÷ÆÁº�$sÞ”Qy2ŸöðNùÖR5|ð9rK0^—d(àS€d×Þˆ	1µ£[kÚýi¦•5JKR”{Ï
`uoLÅJ
#’él1@ÖŒÈÈ”±IÚÁ¦°�
?e.ÄDSá¿cÏ–ÚüýÓñO¡^J±k»FƂ–‘b¢Å2J_$Ì-—-,‚DöïÈ>­½òÐåÎp²÷¸ˆpà¡ù�gbÂÍ·MÉ5’"O\¥&$þPÈòô&Ö328À|ÅBú0s0HILC”¾Ð…��ÓÜ¿2’¥Þe.ñЋ_
ù뽘ÈO¤ï¼-¡jжÂP`�š³¦ nêT> C¼.A�Ô¢ƒÜ´DeiÛÙ²ÍjŒC­î0û°%vD«BÈêÁãÜ–€ÕRXÈÞo·.áž1;Ó¼NaBpA)é»jp”Ñ‚<„Þ6#ëóë¬ÞÖünj-´³ñÇŠ
j‚šªEÈõCïO<ÜÐ )¥ŽajtU2¸]óš�•$=îýûoÈ#Z+o¥­õJÛ¥”Ù”°,›8ìKÿ(Ÿë™OˆyKˆ¦S<îNíÑ"C+d#ùéK�ø 	ôQcÁ&!;ÝûMÖáP±‘[B�D
KH¥Œ?æõá›°šŸáI1!ÊB¢�?ØÉŒ'TE1üÑP¸§rÔpA*/áŠ
Åq¥¤%d¤b ÎÝÚزN™!X!3‚Tl¼’Õ¦�úý!âGA’I�¤ùb�¿]Y’нÿ"‘

èqѲ›½›�âð@>�È÷©L"‚¿¡¡Ä⣈žòŸKh&Ñ€ƒ£‰¢œMøQp«KªØúС^þ>›ôM57SEÀ"Ÿ¸‚BOÌ*=@™>ÀäfvûÝ™�ˆ0iÒ€€Mø ŸD�¤u—·B30—Ca$€Züàví‹Ü"Š…d¬ƒ5G$ºœAYÀ×?So{áðþmüÖ2‘fj‘b‚“U
²¶¥5F�°ÕMZßF}­7YšˆSYóWÀ}ät¡"
 �"†Ñ‚­µWÙôU|vß}òZ7•?æ)aI9ìp*Î>è%D`"‹
HIèNžÂ”ѳŠö„‚kBÝÈ�¨ŽW)0–IÉ5S @BAa5C6Ù©jÓM³U7©[ÔD»)"Â6ÁR@0_
h@üž�p8Y­f%©ljX£Wܯ£m«ïˆ‡cåœ!`Œ…” *œ¡‰&epDønã��Â9 �aeŸÉëí‡céº9
¸,¦ãè(»`Øš›ÃÈŸý ¬DGŒ¼È
~P
u91A@øQC¡Qìˆ×I®@âBt{Æäg�zÐùÀ(Ís�n;«Øþ	ù^AÐãÍ=Ê|ûì{€ö‚‚S|’@$TD
#
?1=èY‘2¨;yf׳e$‚Ñ­¼[Zù-[sàÛ^jWŠ*�Dd ¼V¬ÂËpYÖ›”E%I*Q¢%ŒxÉÀ@mËd%E•		Ù@´�a#¸��$‚¡Mó±9ÑD€Ñ»Ôi+
@ŠTT b‰$„“†±T§K–Ysšî¸´‡uÖÊ®nY¥*åVì’¢Émf•³LdjPÙ—éµÛZ¹‰(Õ¼VVÞ׫m&µêÍ(›m{KV÷Û-ÓkÆ�(ÖC­tعÉfÛRù´¯/&I¦¡2DBë™t"'„wt§ö´F¨=M‡"©î{]¦í!©Æú!$=Z®
)<Äþaà‡TXf4ª…D´§û�ÁTÀ›”d˜X`dO§iålPÄ
ÀqaõRªqÌä˜�bœž<”óˆ>n	jD‘jTndÄ£3	X5�–Š,ÁE>$rr’–¡ šõ”Ø`!ì¡9৙®ùW»›ðÞYõ#®6/FE~ãíËL�ÉÂ`4`o!B:t¢yAöñ„ïø?çîÖIîû?gž ÿKŸéq»xW}’NQ¸åñ·Òúîk-XÐÅK�ÞP¦4Q©yí„ ÃñÐêÖ¨*„Ñ>oK¸‡Ø7„Ì›öò0G�au˜qÁ¤¸è…•r�f‰)åGîZkV®—+/“Åw—2ÈÈ"R·Zs—ø‘»+²n‰©IöPµ‚qŠ³aòy—žØWýPûgÏr=®[gw�pWSGB‰ÛfèdK…„ðWÙú¡¨M1”Ɖ¶)¡$Ê]°b`kgëlAVçŽÏÚŒöb|ãa«Fóâ°YhsyÃm!‘ŒgMmÞå}á<Àô,P¯Uºnv“>ªîËm› dp[W80áƒÉ½+7Bëò˜ê…�ñ'b7:èˆõØÿTI,ïiÒr0�¶‡³¶½º#ÏÒ
ÚŒú
Ëj0xCÃvz¥„Ýü¤æíZ�Ó¶Á8Œ 2K3ìå¡Ù„Ôm¹;F^8Á¼VÀHÅéî{þ
Ðù¬hqÍrËn˜ðë\m°9³~˜„lË"Ò·—¥)R]IdZÏèέ‡Àd·˜šG $K0ß²b`6È<01C�nIœÁ%Ì[DIŸxã>Œ�ÐÎ6¢·j8Ýæq�$Þ„Gk>^ù3&]Ø�c³mק6Sâ§9ÇäÇ%­^¤
è7ÛaÑné;Ä&m®b‡„¦¹�8mw~:áoª”p„—óZZS–™£áOé½¾NÐÀg®JJúÄÃRˆOO˜w¼_‘ã©ß1M>J6ìÌÿëR»<÷ÝØb[»qKʼtG@¢±h6 Äb0ŽÂ<�fÇžÎA�Œâµ—d“÷Yëo`ÇŠ`•yq¨¨1â�îtìÁ‚®7†ïDÁjwÍØqS·ç[·�u9èßžÚÙ�AΊ<*ñÎö܈ÒàVÛjå&t(:UU ‡s„|Ûêjܵ,ÌV·ßkÇ/vÞ‰~ÙïÙãÞŽ¨äÓT; tèâs²l
'„a.Ù(–0£Lœ`f­xt5KDc¡
[[
¢®n1™;$9QFõM?J»¿-xÑ©–[ö9²ãä o‚q9Ó53�¥¿P˜bîn›­¸ 7Ûo‘âšs�Ì�r—	²Ì’¼§2_lìU%tç¿L
(ɨ–Š) Ní³sôѵՔ¼7ÎûŽçs}ã!
‰’Ñ+•×wCùG9¢NO¤¥­Ö£þ)µ¡Ï”iÞXçyÞ›é/Žq«g'ts/w sËÉà)w‹u°ìŸÁc�ìhß1\˜rX]šqåfØqý[?;›iWU‘0âõ°X4r«¦½š=&Æ‘Âú‡Ó»›šå#¹AFs
=¬:‡!‘›8C;‚m[u‘ Úe¬l3…¢õS/„•Óy`Ç}h�­û [´Ó¢ªšxà½Õ…ƒÉ¢wÕçA-Œ?õV3¡{̸¡öja	°í¶æ
ÿ#Ë{’\ïemÓ–7yí‡?Žîa‡"¬DÈ‚öv@:�m"i¦y³(3:¹Å¹)âºcs�aó§Iñ7Œ+˜}»d)rÇ[™~—ý‹\×ͳ¦îådv/‡:3Éé†íîˆÍø6¶µÊáÎŒYÊBdÊ21Ã
ˆaS±šÉöŒŽRµ°:Ê æš8Ò8[Š$Ð+¾Ñ,×]z¿4û÷;o˜Ûfž’ós&Æ:yÉÃjãF–ËŽ‚'a’Sr49%A iTžFH3K5¢�L›sƒš/ÉšH~³5ˆ·¿¬ÄYOf¨^¼˜élÑ”ŸEVΤãl÷RÈ}>Ͻo|´``ä
›Ž dJq:CÉÄáœxÏQ]0¼¾îÞ~;ŸWt’xˆ‰˜‘Z[’�–öJ\ø¼0š™ºzP�‰I
ãÀäÿ.UºëÜë](
bMhÇI-–.šn‡º�Î9çà6fÒÈz‡‡FÒÕE¸â¸æÓÜÍ3š*¬UÆTm!hX¢�àVe«Þ _}õ¸9ÄÃARùV�7Â;’ê& k‚4)Uq-ܼ²u›Îž£áÞHj¨tš}CóúUPÙ$A>¶}Ž3ƒ€µà~ĨpÏ L(Âõ@ÕÜ@
‰éÖK@‰4!«-|¹ŠˆÑCÎ:ëéäñªµel�t«Àóó«—µ³ßCz)¨yÏ™;Ù+ÊŠX˜Ì×�¾¬Õv†y¶ÙvÚŸœ3õã0:RÎ$ÊsÀ�ºZ}šÛu–zs“®Ã÷‚¼
œG
o1š„èÈŠ‰cU´© †T½'4ˆ)Á-¾Y¡§¯G(`R­æ•&úì<ƒO’ž�³/ÌéCO_BO")Æ”Ú"†¦BP| »�ßÈthJ�ÀÒ)¨BTkñò`` !©  ‡ƒÁle#J$0„Rè„7ÅÀAi‘€˜� C’A3‚AË@PG´‚�@±4R•]ðÂ$ç¡MääÞ„Bå*<.¨�V‡8/xBá% hA
�*hŒ€C ‘�Ä£ÅÊÞ†S2 èm¨­ˆÈ=Ž‘NÐÜB)Àý`²ÁX‘$DHšƒb½	Eƒ”
ɵ9“J4ñ7ä³çX¸¸~ŠáŸoÐN˜âÉS¤§™Pm¶©DV oÌÁ~ÞÁ�Ì)ý‡®ö‚ÁPOYCñIØçê=á%ðo¾žöQ‹ABT‰P�$p$ðA±Bxä“­=±Áó›à›¶r®TQ¨žÌ42ä£#øè·ÀäÏø{hŸ@Lê�ïªQ$$¨žt	H€’Š\á(Ì\�ib˜†“$«¤K€ÌA3YJ’:EЊâ
\¨!D†Œ&'1ÁfÐ8ëšàÑÙE¾íN;I!Ç5
,ë‡M©µ/jcb˜‰
A—M¶ŠXÑUå¢0˜Åˆ»HpX$d%,	@8z÷†N²“ùDÈN,¨À
6«	¬ñúɶEdS2j:�?àÇì;QåÁ/$ú¨ÈEnFjltìãÄ)¶‰*OƒŽ	®CÞuƒ�¢uÎéÚ=ÐØPj!“z¬³��6Ë1CrábvïüIpp±Ï¹¨’;®›ƒCzý‡F”>�ËṆ㴀|Iˆ%j±j›¦øs79*ýfÆ]ÉFÅ"ò‘*§‹¡¤AÅè^²-wu!R�ûFÕ–ˆJóI �²µ*!ÖfU„@Q"G è¥“‘§ÝÌ™‰1
HÐ!>²¥‘Ut¥Y€0¾ c
Û;Ð�î~©3œ	%'8�J¨ÕCGöù�QÇ1��Æ9�©™öÇx™µNÄ„1¬öÄ	Ô`¤•*Y+}	¦·J¯[Ìí³[+
¨Ì " šÀ%I°@pºDdC2#}éHP
Tâ)ëœÞ…Ó�e>aºÖ,ÄxÎPØÐ2åéåËŒcüŽÄ7X�u/©±ƒ–ë6í4Œ„6”º
(àL�°ÔÄ"ûu‹?„¥ÕXI	‘6Ò	^-mn\Ä¡–ØÚpPÌ¿ßäç¿¿Ðú³Ù¤­U‚êVß·(t0œÐ‡Ü¨—̪’@‚0HŠ#íöäÈ®Ø$U{�¿ª'GL„Náñ�FBó•éÈÄŸo¿œÑr[=v™Û@Ê’¸Ó¤4ƒ”4A¥ãŠÙHS›ÖºÃ¶ìLøü¾Ü°ò0ŠrÞ\Á,aµE9L¸m¤è|8[vNîÛÓ‚C}n`‡ Ø×R‹ЂûÑ!;Ó¯óÒýß«x~u·î¯,$	¥o¦ð¯z´i(*ÃÁ‚Ø:>ÕDC쥔w‹g;+Åd›Âq¼]Oä¦ þÔï=o…õ©ö×{®¥‡È½)~iÆ	Ž_U ˆ”ÙÚ{hm5xx¤„’!‡3’ªnXšøh}§Ç뉴H'©�1¯¯´™÷%jÏâÎ; Ÿ†ÂXó{1—¿|†X4��
ó›Ãb¶c@wÄ(‹ D‹!"„<¥( 2R7G¨1¸ù–wÙþèK*äÙŒ¢ÄwwL4?xf)¥gòó»9ì0¦8YlÛΔÑ8Ì2W+ƒ k³DŠÄjhŒMÈRÁ3mïOo˜~N¤�VÒžï˜ÜA;¸À%‡LUHÅ‚ï]ÇŒ¸0Áôæ›Ôö*ÒÄð0!í{v'
„…/±5©Kä²,4(Ú
¸p¶�è™ÖA
·u:Í	˜²ßE³dÇ›Z²ªB‡f08/Ö˜c
/ñˆç&ê÷²¯“˜“ˆr)x›ˆ#¹«vJY—ÊàM„
7IkNI8¹¶ÍŽ@Dv”;=ÜrOþ{é¾üç'x�ÿÎÚ…E+»
¬âQƒq¼A±±êìPÅØsÚB•=‚yx—»+kz·ÍxÌÅÌÌó?_›ïÊYœy|%ü;Úe‹éePõ"*~–'�Çš~s£[v˜Èáõ¼.‡2“ˆjvÛ¶fðm!4¹ÕhæñѽŸGÍ!ïxLFDYÝ�QbI'êBÒÀ¬’ Q
Áed–ÐFUçtš¤­IQã•”¯WÁçPæ”QU\û.&‚„“à}A"ú·õ€›ÃY³fzΠS�JÓîÍeÉ�æúCjiŸf‡§©šÿ&ðÕ„žþâ­°/þ“)Œ.úò)GX«ë¥ZŠP™U0§Ÿä÷:„"ü©¤5Ž²ßzƒaƒßűh\3_¡.|IôÒ–ÿTü¬›Â&¯Œ=;fâ.ó£ø„1ý?¶0%hÃÁ~y},žžß ÏÚ‡ŸjT´±´Ûœ*TšêõVâò‡ÜQœ?HC½
�A$«¬{ÀRŸÉö½@ˆC½Û<–T!ÁÖvE«šÃ
+0$±¼ýö†õÑG¨&lBXxºvõ7Q6ååãç¾\Ó6F�±�ðY™Æ¿W+t‰ß)A�àžñdÐíÚDb"sÉ)™MöfN´Î*C¢'†§>e:ê"yY{í¾®£”Ì ¯M ¤2E£F5	¥
åIŠ„
f3™dø€9*rÃ1¤ØZ3;ÖkDÜóªÍÆJ‡�–ÁW4\4/ξsÎÛa€7˜cÀDˆÈ08àC°éÜp†`NÉ:5gKÒy–¬Zwt+M�“$(0h(RKl)	#EQdð™¸fÌ¢m6‰	¤
ã$Ɉ\ìú­Tôl¼ùóäÎÄÀ}I”a)7�¥ÃKH„ÁÆø
‰v³cŒ˜„½õ¹À@ŽŽm|@ßK9qËFü8yNíYƒ~¦]àN§¨ÍbdÔ!÷›6î[1`óYj�qrÆQjY8}³dœä3dUWó"H:‰át†uÊb
·Û‡iL_@wØÅ3]"Ðà@3WkãÑæxÚ½c‡€ÌŽ2š¾Ã$³“±d{Åp	<á¨ï€¨¦DоOåÆócÖªª
Wxz^-È‚l ™œ�âå܃¤<Å¥@0(;ââ’8j¬˜¡g­"¥±×Þ)ÌM($iz+!×dÙ)Ãà@�1Ø^á—mÒÇ;Vv½Ë©ŸEôš/ƒ±1o¥j;Õ�˜…·A¬	„â¢e”–0ÄÀŠÀ0±«Q‚ò°JÒ–	w–ÁL�k(‰�§)påà`Í¡¥5'&Î
 f!h„ÄR:gn9˜s!9,´,@u™)J†PÌ’ˆLÁfMvnán.(XUË’›ÌB¢“S€¬M@¸"b�ÁšF‚U#@BÕW`4~ÒH5”&GÍ{¡ÑoR$‡sGê57þHÓTr–%HZØBŽÐØÑÍóQ,B ebù‚›
ï�ü<‹øy ì].L¿²ÖÕüOЋc‰g2jÝ
°†ûµ‘CH‚æ%@�¥Íº¢iSh¯K©ZüY·j´…@å’ÏÇB«r1KI
Â1”bXÂ�÷%§‰0äUÉh^R�‡¾™N†’#F��ÿ¾?âw u4‰ñŠ=OXOcÕ„
K’¯@Q
Ÿ¥
™ÅFphc"RIÊ
ë=¦™P’H0°ÝpàS7cØNƒc¬3hæ7(5
S‘Åg÷0.5†âÂJ2…`àÄiR…ˆ€Œ`D ]€–¤Íß泘1ËWtÜ_r|òE¢+�éô–VÌ`@ˆ
Ãö^Ž=Û7$B„ÁÙ
º
Ô ITV^óä…evídÌ_2Y…Å/0½âÃëO@ß(„3ô„Ý…E|ü32‹Vײը ÚWÏõâ—öZ¾Ýï¾hÈ'Ï;3á²ü‡Ÿ:»“‹U)l-Ÿw¥¾gB�­{ì’à)3Ý®î¾ý<ª×Ú_X–OE>‡�J%‰·Úš–äȘˆ¸<…C 8M¡@ÊAT`1¾u¬�ÈF[ϯmó¹¾\ËõÙ˜0R!9…�ì ònÝö–!Qq’Ô‚X8ô›”eK@�Ð�„‘Isq.2DÕ2§Hèž.Ä=Fa¼u kä¬uá8FÞóH�¤DT7¶!Ù屓Ê;Nä	„Ôp²Ä}ïÉóêù1ŒZAUz«jÞëE+ªˆPˆXjX®ð†É'TFÈm¯Ÿ�UW_’¼_"ã�`ÌÉJÊ£ù-3µp—×]e�YæĉŒI„D>&˜ÃB³™ˆÒˆ¬“!†Vl1žvÁž¦K1“Ó/AþA94X§'¬„$y€óí
·³€h2	U+ä;nÒ©•ív¯¼¯m=æÈ™µ•ˆùj î
ûºWÁÃÓ-ñd
L™]–vܶw|YÚ;˜Ó6Ë¿—ÔѯêNG"L•
”p Å«Ç{³ê)aíƒÞéOS@SBä@ÿMïcB¨7Cí¾Ý�¤TË×â(~ÈD>m:
¨¯ÎBX8Ĩõ1Ù8$aÂýdC‘aiÌ»…Œ“6ÀUŽR$L@Àtš"³ö–Ã+ ^“F¥�ù a¼[á0[5>H'kÞ(=Œ´ÂMÙs#‘�Ü^;I¸8NJÇØ¥z­Ot÷³¦ˆù@¼J²Ü³øìS¸;ù«ß¦ìô“qavÝ·mÙʾ
`Á(HA ’iÓeIæÊ›”ÀÕ¤+¼9ÑŠˆÃ�§B!QF�ÈPx7€I´úkÙ<Ýð2°…õ»Áë1@øCbŸÐ›±¹À>Ƈp
©©CôÆ‘Š˜@Ài¬ñØ_/hµ<(‡l@CÇíX–›ÿ2ìoß¿JbQ  …2@Üëð�…Ö
Q„D#„RD$I'‚‹YQ©a¬žTO÷Ì$<ÑC¥µþÜÕŠ«|´¾ûcb[ÎÔcF°f�5“iM´i))–e’)6m¢ËkâÛid"ö�þ߯œùN³ÀOÛ0;ÂäB‚‰÷©LD@©°)ii@í¸dm(¨PǺ¿Ûû¡?xö¢Çì¢QèOÓüæ`¦ûÏQë»Ñÿ|¡„h…I=…•dö+:úú§îžåÈ�à×qá{	1H,ŒˆÄé) Š
~€
¡´èëæSHhB?<¤¢5t¨f'øI�I
í;dm¾ôçÔ˜ï×à£Ü°Â»Wà²ÅXŒ‘À
Ö€DDCÐ(óQnfŒÁ"zEð-jGAå7$K+9+G¸±C:�*EL¦®/Pؽ‚Ä&dPHµVˆH‹jÒ×é0—Mñjìþ.ºl=¸îvéÙûnöjuBðz2†!UT‡C’9°¦«ƒ‘QœõœÖJ~*hDêR�ŒF`  Z°´´€‚4djCdh !UM¾À÷|:4¦DçF¥¿'¦ÌÓÈi}¦ÇhŸ·ú{nJ	´Ãú„öyõ’15³Å%gm¦3èè‰RÚº!­mÁ·ðÕ�¼‹õ
\)Àx�oJVˆ
$ˆÈ€v?óÿ¾�ýpÿúIÿïÿµÿ§ÿ_þ>ßý�ÿ‚v ý–§ýh_ôÚŸù­’ÿ#ÿøëÿðÿþK�ÿ“Ñv¿ÝºÿñÿÇÿ…ÿ³ÿuld?ñÿë¿û!„$CØŠ§HüPø
Ÿ>ññ�¬÷ŠT4TS?X¬ÏÌ�¡Z�¥j%e£0¡‘¬•£î£ñí(¿Ð1ÔA2ûà!	»Ê„³D¸aIÂT1S匈–‚DOÏE°‹òœzö
©ÏFQ§&”—Utþ†<`nðl,â—ƒ�­™Iü]¯¬s6cˆ!¢˜HâÒÑ�ìë[0Skµ4@»A Lÿ2u¥Qûì».˲Ë.˲ÀÿkúÂ9&y�ÅD?ÜJÏæµ'
nPI÷'ä]%$šæš©QH!k+ý‚+Þz¤ƒà ~L
v�áŠH	ˤ»ù€ý$‡·€ÿÄDhò:¨ê¼_¤„!vHVåk–ÝÝv».é-åhh5­A�,s(ŽŽµ3.æÕd±iJÍ3$ž›õùÎó^lIbK%+P<Û׊£ž©¼È”^Íâýë÷¡F$Ð]ˆè~ÅùwÅ&ÒjMú÷¾û’i+Il�ïpD7>r'¬³Æ?Ö�Ú3˜‰°Ch²ªŸÓÞÇX`&
Ÿâ]"
†K$Ù
F¨eŸ¿{VõÿÚ׳Ñ×W6ìÛlhÖ$ÕcV6¢«nmªJµ–ÒÕ6"‡Ãî™O¼Ù`S¤‰!$"¤$VA­ñ§Óê»äÞÍ«ñËÞ•®klcj䡵í~΢æºÓà=fPé^™ k
¼áAµ4’3E4b`ÃÄË¢o䦊
~QóÇ̧¸˜4©£¹ïO:C_ö0éAò�VîâÚÉ©6
ÁŽA$Ôm€,\Çޒ׆iÍ!IþÃÂ-—2q¶á¤+¸À™aÄÓ&™�ÑA?ß¡:"d¤+)R”´·þ;,0«óenÙ\IÚ?åNàÚ½íÁ­…Ó,±ºR‹’o@þmÒƒµîí82 ¸p7ˆ_‰®4Gp#ø˜Ûo	Þy‰ëØ$’¨„…B
 A¦§ÊrŒ"ZþÒÜ•éؘ-[[e”)]‰€‘~P¦‰‚”¤-Šz¼ŒÕ€<Ú,e�œ
vBB@OÓ�î°:ÎZ!"¾‘IfI�aB†°�‰	‰Ö.X,l„0¯$禊T$Aæ‚Ð7�´/ÕgÄšÆÃŽ£Gd)
–ÁA]LÐAÕ5Á¢àÿzÀD¤0®_xØl€cmüÛºAåÔž,%çÚã¿1ˆãFð†á‚~óç<$8¢$ÞhùÂÑa1Ä„Oc!ÃÔìÒÞèÜz�HB$�	t#™Ñe	ã3–ñ«ú4ÍÆÁ°­æ)?•â‚O“ËÔ?œeÚýôÌ}‡6ÅUÒUPÔXø®Ä�cHWxKr'6JsϯÝ-Œ›TSkéIÑ5Î�P¨Q"
ª°Ðÿ0õ˜ãæŠpš\?m‹
>»Ñ¼ó(;ÏpÓÍ'Œ3�Qó¤²E	d³&¼ëÑj)€ø¹j€sÀ]²I™tH£%“œ²?ðJZ„Ü¿¸Š

©æ”F%#cù„ý„
‚\7Eé@âhRšµƒ÷‘¿Ÿ‚rQDdmÄ|Òº)âÍÁ¾qcÈ Éá]ñˆ‡ÔD^!à,;þqxEÔ¨õ
ˆ@mOÖÈäÔ—ª{3iÌ;†Œ�†¹äV†h¨QCÅ@<äÂ|/¸PNø<)ÎÛ`ØQ^Ë
xà0Žò
ÉPæéO	8¤êCÆwŸˆŒüHxEü|�ô�þÏyßõ´y4çËþ�yj�  Ô虑AŽ,qÙ¬Å騖ĹnÄÎIL±.Ûð0ÌW_¾Õ€mp¿ŽÞ+­‹7ÿ·wõuÇ4C³lö$ÌÄ\5�º­Pøὂ!5”&Íó»È7/§ó9:6ÅÊqšYŠa
ûþÃm|šx?ã¨ë?ñ^ë÷ªT³X@•ëS®ž.’KAëMÚ\)yÐàa
ܾ0’L7ˆ¡&�šiÃ&‰ëç+]¦ÖÅ"
.€vs¥ÇZ4‰É‚˜ÑÌ‘�”•¾8"%9µE�/,BÚ™l²µ­ôëþ³oJl©ªY1˜ŒX‡Û²•HŠŸóD€Dä€�‚'ý}FR” ªCë…$*”8¨þ² `'Ø@}â*ˆJxÁ6î°LD7(C·�"r Â(�fB	 {ü†…„Ux>£ÿ d‘€O/"€ œäu‚€ò'w„èÇYÞ»’‹†32ú”W7’é�„äáX*ÄD†{x�’© C°ˆ{lÜš$^sñOÅÒ	Ã诹¯/ŧ«ÔH‘åN©"É”ï-Šüm»ÌcWÌûgÍd8ã€tÙIÖÊ$Ud··_^jàI”"Rº”.ad…#ø†æä({~Rq�¾{‹ãé<$ú 13©9 ›ô�ºDUdŸUšB�-„{ðÔÊœ–É(ªŒH8⚦°@þÈ`’‘QUWÙëòŒö™=Å,Ï@¨ôt"FINs\s7ƒ©òz:œw�å !‘Êm�aE’({æàhå®`£¤U
A„Œ€
ÁGÚ†‡—lO¯Ñý»ã	›å
‰	™¾ÿÓ£?yy›®Ë—Bw‡ýFì&QEÊ.ÚpÈ(ÖËÇèP$G蟩òÝcòÚ ÿ ÌÌIFÃ]å`�È&(	盡Sj[¿uxö †ÍǾÝðÝ�×6îeA™«-lP‘Š¨g„5'Ô‘´¤Ø`>¬“b`YÒÃ�±>9ÕF4™2F#2 i߸56º!ÒouÁË>¡ézcã£4òhÍ,8Ì#»f÷«Œá¼œÞI·ï°òî:
ØVC¶“°Šå™²ÀÏ.kðňê8Y$°À`¤‚’‚Q$‡Ï'hìªNÛèU6áJI4 \dˆFLÁºMní«5Z†!UÉ8ÑVÈ0í[’Z6i}mž9m‘
 	�
m°#a
<!‡Ó&EIøÍ>‚ñ�í�&�ÛO+*JÐàZG2f@éu.Òäc8d´,BÅ;Ë’@ß«F„g:i8�›±"9`3•îLoÈh͇bXQ’“o 1³Fe€Ödf´fñƒGnx[†õ?9
ùè`t]Ç~ãnkØÞw!ûAŠÄî"s›Nœ’À)¿‘°¢ˆþ†(ªH
HºKUøoVùi}›mo¢ø²7̉B!!	ˆµ±Giq
{]-zÚD†Ô©µõßpÛJ‰ˆ��‹ EŠ)oÁ7Ÿ»mTÿ¹ï{¾ÂáŠSq<@ñÎ2Ræ:ÂêŒÂ�ÉÜL:Oùú`.ìFƒ@ßÄ=!ûX fÚ
÷ŽuŸ³ß¼ƒæ<+ƒ¬ÉÚð&Å÷¿Þï,‹KŠ/þˆ,`–,X~¡¥²Å	²ÂÂk�2‹b¬XÑjš¤®šÛtM0¡ë¯óUx¶½ÕìÅ�cQšÙA�Tšª+‹Jî´mþZ­àÕÿÔ»wÕ›meQF’V•¦Í�RTmX­’¢£Q_Ë’DV�4¥¢e—§<ÕÝTazeâ°üç60M‰b(Š’v—€Éˆö17FØ
?e�5Â
5j@ª¯þ3b²L¶)4D²+!‚,‰"°‰’0€_é½[É¥•¼Ê¿¬Ö¼³R‰Š µ¤kb)Uµÿ‚ýíù¼¯ý0øSÜ?áÿdHŸnCŒPHDC‰¤'MžÈ|9˜ˆìd+$
B–„!Da$Ôj1
.Ù
Ô@Œê€þ
˜ëŸû&ßûu½+ÿ戛Â;à§	‚
‘
`X�ŸC	'¡.Ð& K´˜Ä@%a!¦“6Hhu TeB”š0ž¥iÖBs¶ÎìΠ‹!Sÿ.qâ]¯=R%EÙ8Á6Í%AÝþòÚLb×ôŸÔWÎaôŸHáSÚn?í°�¢
(<�Ä
àmd-40aH Þ`£BÁ@ìw)4C¸Ï𡦔DNJ"piA‘@43ƒ¸�Ž<"p;cˆ#„߆VlÏ)UËb·-ms$B,„bÈeñœ+ØÅýB0ü"ÖCÿþðŠÓþ&(+$Êk,ÅH€½ÿÿÿÿÿÿïÿÿÿÿÿÿÿÿÿÿÿøà#
@Í(˜v´
 ÓÔsz³w6>�\æÊà§=¯�
ïT'›¯wÏ¢�݉I¡@¢•THR@èûήŠí×¢6Ž¸$}ï¯[ß/¾w›ªbûì‹s_{”
EH)>Á«`Š¥€FKÛ!J¥G}›Wr�6=æ'¬šÙ3¯½¦÷x[&}0‰ÛR¨¨ *�è
ÍóPhmºš×ÖöÖm
�k¬-½º÷ZõmŒ—M¾«ßnñ÷×–¾î1íàݨï\á笯·×ØÒ›ßhîî¼úç‹íõÀíà÷›îÃßx,Þ©÷Ü8=؉ß8ï»wcÝVZónöwZô]lÛ¾ÚÏ«îð{7×wnðì¸i½Âo�Ý^m÷ËÛßyë¸îï·=À>°!=÷·ß{ÔöîøîÝ{竤=ï®Q¾æÓä:úóèjñÙ®÷¼žë¹ï·»=ï»@EG¶
9$
:rkf‰U1ï·¾‚Ú;×Ïm¾ÛÞùîÅk%­ Q.µÞw6õW½ôÞ5‹Ü£zù×Ï{y}¹ÛíTÞ÷¤!w^Õ+Ïwß|S«ÇÞߟwu°Ò”îǼê¸}Ÿb€m¾ó>¾û}„»ìjû¶Ï{�·¾ÕÔEÀ7}ݳ뾛êûÅw£¡ôC£Ø7·tíM¸³·ÞS½{‡4ÇpšÞÀ¾ÏUÇÑv=_gßw7Üû=Go¹¾Û¥
6£)|õõÏ}aí¾ƒç§Ýô(>ð[ßyï®íQ÷�[€½ç
ùל®î=Ûîû×ÇŸrû-õÒ‹îÝÔw®¹­½[rͥݥÕD«Ý»j>¯=ЩÕvnºóß|}Ëàf´@È
 (C 

Þ¼ÐW›/
ÐÕtÔÂvÁªí¨š4:pi€	óÃß6Üâí­|¶´¬³àt_vpç|Îûè=î�÷:Õ·¾ð;Çwß/«zú{ͺÜûÁõ›m�f³j÷Øûß]ÝØ>O-Û¢ðm.÷!Û:9»ºï¼÷“jÊûÛïs·ßvÞÍ×½÷¥ð;Ã×Ûï½Ó·½œóï;Þ©÷»ß{ïeÕ.µ½uZL÷ݽˆ=´£äÊ9¾î÷—®öÚ§¬ªZ²¦V
6Ú›ß{×zšW>�C��}z뻼ïQ»ãÍ}¹p÷Ì}h¾í;ígŸ}à}ï™{Ýï½ï*Ÿfˆôϼî=[ê�vîÞ–îÓ dÀ
JÛƒC‘Ki€(è
®ìsê¾óÀ”–”³³t/è
x¾ÜPS =õÞ½Ç�ö.ú=GÝ›&¯¶ëÔ»liv9�Öo>øúô¾ï};™>Ýq}´ø:îww>Ìì3° ¡@:(×%×ÞçÚ´¸÷Õnuï}ÛµŸ|¡ÔOyÛ°ë·½íç>á^lÓ×}Ü3¼ë»}uîï¾û×ß^»Ÿ}6×vmj½Ó¡ïxÛ}¹»ïI²µM寵­ÝmïgKÑÜñ÷ÍÚ¾ê³ìûk³ëã}¹ëRöëwsªá®‡\§3�.�;5ô˜î}ç×
7½ÛÞÝò=sïcïk›¾®s½½�ö$íT£o¾ÞzK&Û¾®iìôw×rÈÞÙ°èm÷>ùמ¾Ñk4kf��Ç|ù_}í€AÔ¶wo“œM/¾½ÔõÞ·«;ïn=õç·_o…ï8‡nïŽÊ{ç¼JûÞÖû “>ãYs5º}ÛÀ
^öçŠÛ]ë{Ñ}ítûìÈ÷·½¯··F»½»Æût�‘½Á××UÙîc»WanÎ]Üïyë·˜Ûu×»Çg¯|÷ÞûG¾Hj²[»ÛÃëÛZíOo¾ïgÞ{®uÛ}ÕëMV{ŽøîzúøwÝײîªîzb·Øú/½Ã}ŸTuwÞÓ½ätï�}ç¯'{/Þö{®Âõ÷Þí÷Ïqî÷³}t«ßízµuŸwºîß}Þ÷}èñ"¦íÞ{×Dç½m¾ùÞ÷7›ª¹Ý÷¾¸õ}ëÄy{¾>§žçvòt9
Ûßi½åíó•õÎv÷^åØ6ÚvØìi®­…uÛ3¶ØÖ«ÊíÞ=Þ÷§ÛŸ}Š¼9»ÞxáyÝý¯töñÑ»íçßd'Ójù÷¼Íònî¾û_|ï˜øÖ<íÖ¢SµÍÝØ®�î7t
wzs¯l¥�ÕÖõÝž˜¾¼ïlô<®SeWÐ4$&Äû�žÞyÎwÖÞ¯ }‡ŸUlm²b^õi6Ö»vÆžúõí¨
ö÷<º
xå)UnÐ
4
£®vÐ
4“CÛë½(wmô»K×»Á.ÖóÊG¢=ÏsA³LƳ°{žú}>ûç­¦�µU[½×]Eµ^ÓãÔꌨm–×ÌÓKm™ q¨º”�[&kv�;«·Z=x%5›Ù݆í¶{c»®((;3èGJyhq…Ø:çs}{®{_aï¨Ó¬ižº®ÝÝ{Û”µ½‚n{ÊS¶ëª&Õ®€í´ò•ã 3°uGMÛµGS•ÞÀ×%—­Žâ¤Kvï¾'}Ï»µ¶‘:6°
µ×I:²æËj[vÜÜs¥#¬æÜÎîÖm»Mõ‡<èâ (*”+›v
ù»ž€m -��¶ÃG@�P1ÎworïsÜoc
èk^½íÕP[z
¡[`v¯oxÖ]ï;ÐȧAwœ79ï9ìî>ßn®v£®½zÖª�Ý·S¹ »�.I}µ× W:Ú.Ûw4|Æ
@^ÙÕLu6¦ËÝ…('}ßw·Þ6sß|ï–z�·QÞà衦€du¼zô>µ@]”Ò”éßwzu±:ôõ¯wW_ZÞp¡.Ì'tcq«[µ²«¦ËPumZé¼4¾Þâ÷ÞîóYm�KcD;ÝêöôÅîÃÚω÷w³gŸ:Ðb4µ´Ïw^´{jÜl¨iºÀ(Iu=p×;W­Æöz:ªÝëÏfçrºÊë%ÕPêŸvõZõ¹õuo{�<ôמ¸{ÞïR@‰KÊ[„2w
@ØäÙ==ÞÝq_wÖ¶}–ϵá‰Zw­dWbÞÀo}ÀÞÆ�„ ‚€
4	£@
0€M¦QµޠȀ
) B@ &@hžšiŠz#“õ
OR{*~¤g©4hÈ?TÐõÈ@‚H@Bh4i<�2hž¦Ð4É25Õ1M¨ò�F“Ôòž“ÔÄòž§©‘ Ð
)	  A14Ð#&#@iMÐjz§ hÊh4$!O@A0 4&ši‘¢i‚24ЦÓSÈi4hŒ
Jiúž”ÓlE£Ê
¨P¦€=M4ÚMIj
‚¦dÐR~”öÔ ž¢ž)ú¦Þ‰êSö”Þ¦šeOh¦Ÿª24ýI¦š¨?äÿ€üA!;4A�²8†¾Cûïý«$f2m¾¸Ö®Éàê ©ª".ËŸø�úº÷ï?îFñ•¾XúÃe­#ï’26š5�i	p‡	TÙèø)Á%¥¥,�9Ñsw†kˆLò?öæü†–lP“xcÆŠHÆÚ8šKý¸ä7Hž]_ºýÈ�‚A”ZZˆ( 
@Ö‚&J¨÷†Á4‘3UD
ûTu æ‚èA\DAuÿbX”ý%JrCF—íXRâ”"†%¥pC[´¹õ‡CtG`K/Lð!LÖ.@HJA®(àé ”ŒLzm’Iœ Bñ\p<ÃÍEeŒ�QEL�m%¯Ñú¿M³ù.$þM™p¹éy6ÛZsb³.ûáæ!SÔ=]ÍÙ…‰/ñ’¦‡·QJUË[Žñ"’Qr튇§ªISI·<²„�ãÖ¢/sƒÀDŠ
Ìt‘ª¢ÈœPTÿmNÜñí‡jnŸ¨›Xß›^ŽÙ¶Ú<Ú{mVöF›¹& ¤Þ«´ZÝôÌã4¡`ÆÞê)c·¦SSkø˜¸´)¹…ä½ÃÒŒD—¼˜S	bî*àɉrgm´“t9Ž¤ºbq24·6ß|o
óq¨*®´±/QEÚ‹‹xº¨ŒQ¤ÌÀN·}暯a'·M›ä‘py0ДHÀÊR\LD’B`"Mà`°d`Á„®C«!5‚¦Šåüžý…Ù	Šjhf‚I¤!„˜
„$åÃf‚Õ¬B3Haf�„A%CPÀ¸bDU*»ˆ(‰(˜ˆj(†HÉH\®ä5fR;•ÈsÚ€¸†¡ÐFêFÐå#Îe¥U0Ò­ !iK
0�0ºp
X��„ItÎþ9
 Ä(\É8`$ä„O9hÓ¢kv2PR3 IÚ)�H_ÉdèROæ	5ˆ>¸= k!M†åîîîNw+%*‘
nÁ Ž!”	Ì1LÉ
@0T¡Z8ƒ!µ1Š̕䀠š@ä—H4¢Ñ(å‹3Hg(bº€™
`ÒbBsdv“þKHÎ1�kC‰ÒJ{ã¸!ѧ$M7.dU˜è±!!)€ aˆpÈâ�
"Pa0€ F�W@*ü§ù?ÑÙ5"Aáβ¨$ÌPÐe€PYl‰oîþÃ3ü&Ÿøs3ÿžƒ’2?È#þiþOõåe?¯ç?ÈuÑj¨ûÜwŒ�w¥‹ëÖhÌCYŠPd©A5šÍ4ŽêÔ�ú0#.*†ÄF¬°ƒu
	‹cüü/ô•&hkv·`F•I[
tãd·á²*ÏÚ	Áø{õÁ1•ÔÉjŽãþmžr:ä [Õé¥àÜ`ç«5 Œ›ÐXÖ‚�h	#Q3´$	Öƒ+„OëÉUý?ùº¦‹Ï
E5�G�ä?çÌ
TTLU1ÿ‹"ÃLîËŸ&Yu4:IB
ùÝæñ¾äÃ<¸e4¨ê	éØIüʈœ½÷XpÍ6Á´—(lj…D‹ß­\“�ù?»¥2TA”rêY0bh0›¿ç4[âÕÇwWèÛG?,¸SwýŠnû<ßðS�Û5k³„l¢Ýys¯&Þ[vj¯,)…Ñ/�ý½KgMÿÚÒV*PM‹4å¶v辂*j’>Ë6>µÕ}R£fË7ëÝnÝÛ ÚôÆÍc¶�^uev+“a—³þ‡…
¦éh£(Õ~yá–š1nîÚ¶3îWâ•W·íÙŒ´Q'Íü§ÄaCØÙB>òÛZ}º�%{ÈXb$Z†&µ¤t䦣ÓB$˜kÿ²LÞÝ	‡¿f']¼A2Ó¨4b±R±˜¼FˆpÙ‚ #ƒPB2Ø ƒm
4©`˜Ä±‚£1
DÉ0tÝe•¹ep4&aRR¦cƒ¨Öƒ2U22øä£K"a–*1V’`åQ¯ú¸?Š.<7ÓXÄTÕFÙȨ¥ºa—äÃÓ‹ƒEL´M˜äÐîÄãf² ‡UTÕIS-	²"
€A¤«æŽm3Æ:#Y¢¤±Æì¶;p�¶Á¥e$¬lh+²HES=#­´¿Çñ|#ÖûHŽ5édeA�b¥Fsبuõis›¹WÉ|ÉÍW¾'ŸFŠß¸Åײ1ìi™]Aÿq…V#üëÙµI®dÖŠ×Kh
BSCoÀ›_ËŸ·¼¨f &£ÏÒ¯ªÑÙÉ8’êá8ÃŒ-:cikR{c‹m²ô½±¨ï>«Ùö}ý£fQEd}žÏgÇçóÞê;’ߣæM­ÿZ
Q	XEÓé„bœeÚ÷I`įªl­˜'Óe8Ɖ¨¸c�_©×5 hí÷9Ûaûí¿nñÌñ«ÇsÛ‹Vóœëd«s£p‚û¿d${¼Ë9�ù{NÈ芃“SJMîghQ™Oˆín3ãüùFŽGò°Â�¡éOüqÕ‡n»†Jøo;¡ï´bä\ûx¼µ	³å9¦ò r(ÀVgk¾³QTiê!É$ꫳñðY¥³Žg¤ð�á%¹¾”`0SÃ$™#ÚˆÛz!…(·žmví
\HjÅ;Èqx<�Ì…±wß,m.¶HVù—ÈíÂ)2öæùûÖd¢ÇbgÊ&w|MÁ‚�S�íű3q.üa讑3Q—„ŸÕ^œ†¯v¾­�/v¢þ»ï&K.º�ó›ÁÚoO­sÏ<µjƒå¿^%Ÿ^ì7g‰NyÝ95Ž®j¦¨Ê7á
úZLc7›2Â9PÄãÁek"jT,”ÛÃt8§b`Œ�ÍÑæ¾"ö¯œ¢kúsø?—ùôõù*ºþǫ–¨H€¨Š¥õ!
»0«‡ öšC&/¦0ª?r2J)äÌäøa¦Bˆü6T{ì’ý¨0¢¨*†b©÷˜TDTÁC£:?¸&�ÜêÊŸà‰š¨%§ø,˜3x+冭\Y®ž°ô1�øBÑÄüâR%A�˜Wƒ•Ë†:5“8iÚ&Ü2+a˜DŒPI›Ð¬,Â2ÁÆŒu ²€DEA”Å,)š 1Ì5›ÌÈÀËFÜ¿X“(¢¨Š¨ÒQƉ™Š¡§!4FKXZÓc*�…¢œ´BÉŽ#„:#!5SDBnq”¤a"P݃TQXÙd˜†#¼rÍa|ÆÍUEêÉL-ë
J
Œá	ïש9ÊŠª€ã’0˜uîé`è8ÅâÐ`„c
—Lr1°žÅ·øpL«jíPÛiŽ²øýðÌ4AŒ6ÁnFÖCüd°Ä¥U»ƒˆp٤IJÁÁ³e²Ù°³7&³š(œ,Z
2�a£	IŒŽ<ÁÊXGaZ£h�LŠ6Å$CAKQ4Tå½ØÆ.Âܹ"JHÄÚN˜BÖRWä+SXV0cbpŒC•»‡Na�èÖµ’R4ELÃrÑæRãFŠÒhf4¡\LÑe–QKÉ�®6jdªˆZ6kh6’xM˪¶j0ÖD11%ÚåIÆÒQE4„îȵ¬4ÐÑñÈvFVœBjÂ7šÓa4WŽ)‡Ï€oƒ
˜ÐÒQIHZæt�Áæ(ð�Û"¬Ë1²ÌP�ƒC™r´Û`ayT#
€6›ÁåEŠ(¦&/,È)Ë	 ¥
É…³Ö€ÈMXaP@ÐŒÖ hÕE	IC0£*5™*DÜì4RºÞ÷°6HA!1  b³0Œ¤6ÒXÁ¦7HcK$ETKT
Äïy·¬Ô\iÄtBÔR„E%´ÄÚ²Â1„u$F	ÑÀi0x°)*ƒ¥þ{VEA”™�ã©gX˜·‰ÆˆZJb¡‚)¡ò—úuÏMœæ³¢“-@d…0ËAÂL1ÊL¢2" 5™iƒ˜�fŠ´�„ Ë(“Rε½c Þ°)7…l5´Ã1tÀèÑhÓðþM:JlÄšCá;MáæVO4Ñ%ëQ÷l;`nûFD~}‡£dô�i°
(*ÂÂ 
¢*_ņRJk¯½“3DÐS4L“%Ä@¬$¡˜"L°""ŒÂ3,MEVƒ5��JÙýý®ÆZ‘6o8
ü
‘c‹aŠuÅÑ\\ºõ°nC|¸9MIÿ{ZÐSI˜Q™eNC†Dm±’a-Q¢BA‘Æ5ã£HdDi1 ¡”1XÍÈCd!eBòÜÅ�ú¼·?Ü@nJ€#ï…g¥„µ‰ä�*ý>ýPúßÒþeû8|�ÞߦËm™uÖüî·‡þ,²Çb.�MŸ•uaõQçÑ¢Wl–
³s"(˜afWÒÀDÚŒY"�Å
ûg¾]÷ì ÌX«™¯kÜà§(ÕîtµÚµ*WUUøÇ\‰¤§Ùh°b(¥‚÷�
¨=cZ³ïæ«k[‘›þm/ÇRU˜10Û鼸àu1AGBÔh�kGM‰ÖH	ŠI©j+õçµUU_=UðŸžkç·{'Sû÷¥òß¿ÚÎ.ùâ{Oy^9%Ùé˜
 Æ”j4
Ö‹\~ä%5L�C¹È ˆi	R4Ÿ©ŽÙv
Ñó¤§à/Gf<…˯µdb‚yÈ
ˆúÁ‡ùsÀRw8DÐÖB±¸†ÃîrÒá2¢„�‘N70Z—}®X¶¯‘@§ª1�ùNB˜þbÅäÿ›kSg¤ï_X½šó¤h;¿=©™ó–ýºy¶5Nîîúü©¬èÂóðüak|ë|~(sÅ·œ¨6 �¯½ìÄs"múI·ïf®Ó§ºür6>Á±,!¼�næó9LL5Fi‡i•·„mMH›â[ÛȾo©6m„BS^É´Å;£nòÒÈàä�üëowB74;;W:äSÀã	I!t0`ôû¹…¹“±#�‡6#Ô¬u’úèÖ5`ñŸK»Kú\vð»öoJil�Ý`6JLË‘ÊXš•3“Û{å9þŠÀª˜ŠÊVÒû¥]Ï*_?”65LkÅ�®0~-䑽5)|sRØ4k�š…íÛm³âñãß

ç—ËúzzÓ:ê�Åñ<ï]rhFÎÞßWëé}äôèöÕJž/¶ÜÆ4ÙõiÛZÏë:pÒøù¥3Ðêš»â¬;«„eœ¯#YêÆÍ«Lëá[©^²ú§›K»1žS\AÂì«‚*©xȆJcá=ÚéÇ*Z¢_P¢2…ŒŸVeóf3Dædz3ßï:móöÞùw}EÊV6Wí~\§]ˆÚ^÷=žˆV�ÙäÈÙ!Þ=‹èåÉE·šV°‚	¥ðñ8]^·íöN1­6Rh9Ú^YoÂIVó“3Gá:f=ôæ�ÔçYaæÌÃ�B
Ò!®2ññ™-. $Œü[‹�‘1¡1„lƒÚŽËeg®8†ÒjfL†B@˜µÒ÷=pc¶<­ùßÔ5
Ü2Ae‹hu§†!µ»ZÚ—–ævÚq ñh÷t‚ÐÉ"lhjr‚µ£¥tÞH‘ƾªa5¡Ù
»»Iø®uF®Žë8v†ÔÃ@‘—sà‚´éX©��Í­äî©@Œ3¸Zluâ4ƒq@äQ2!23©×h< ¡[/¡
ï3Ì5ˆ�‡ê¤é0‚²^N8SœsŸ}Ñb2’>¤	]3£sâ4òÊh ‚ ²îÄѪÙñôès;rõq~>"J¡´=ÈCü~Q{ù†{ü¢<†ãRN°ÍÏWo¯l ÷t²”‰½"a"^„I¹DŒ8ZÈ•ib›öËDHEÝ�DíTN_o#êÒÞ/¯å­-cæ û	É|ÿ=ÿÞ”¤zÎ?…ËT¿‚(d¿¯Žà
ë`=j¢Žì•Š–þ�éwǾ:hhiãæÍ“¯æÀâ=P~Iþi ¡ŠÐ¥¸x`ÐLTÌP¥pTÜ¡½`ú‰·B?­�jèÙG‚Q’ª?TvO‡Z6ÕuUyã¬qð4Ã’c`Ì‹³ùÝa�ö=r¿'îf™ˆÛàÿ™ey®T"¯ª‰Ã±„y¯ân¸gg}¾rO¶æêþNl˜ã§ètÇrRAê°¾;=ªêÖä�쳤Y‰¾l4Á}D6ÚUج‰PöDqÛ
ëÄw‾ï-?ƒ�®ó»ë»òh~I=/Ë*Zæ¼çÕÓã…žzößtû¾ÜdúªÕZ¨³(ªÉ>]åoU	ƒâ€À°ã¿Wñp|È8Ž‰´kç{=û¬r“£žöãƹ ï„Žâp‰i#!ÑŽzðÎÉ3£„ès@×\)á*#Û7N©Æož™É
œµ× >êðŽµ˜7Â:A÷íZž¤{gÏÛO|-¶ú$¢ûâb	’›Px×[Ü9ç/…»ºÏ·ZëzåðÌ�Bã^ìXþ.ó\]«Ò|®è#‹lÇ	ÌÅÞ%DÈSœ%eŒ†¬ô{(�4i§'
h€]¢íB-È»d¹�ûvÒr²Púôt�庂 ‚XÌ2f(†< È+FaÔ4i´f8Í`@ä9,a‹A¬2ÖY9ÌêÂdšÆ3&r‚pŒH­aÞ�‘TPUQÌ1¼Æ˜¦cyFC@¤C¬¢¢�¬4†…ÔI ¢Ù›0�mI–(ªŠ¤¡¦©()""a#x@MŽ�‘½¬+·&R°Æƒe˜V1¶(ÄÆ	ˆŠ`éhÙ
4švA±ãcnI…f`Ñ,@E$ØX“D�ÊÌEQPT¼Àª(‰¡`¤¢¨¨*˜!‚‚4š®3,¢¬�Ó%2)ÆÒj3&’‚ €ÖcÃwR`Ñ/8r6D«J†2ó`êw d†HÑJ±/'ÛÞC�Ö8kUÀ"è”#ÃYP]Œ1˜’’Cêäç+cà>sÞýº\˜l1µ÷pèH	U–ü
£¶%õfâe™OMU5�#
E¤!H*¡¤™¤a(nÀ�lÌÀÂVÇ`º€K"¨¢Š\”�X‰˜å˜9ÀY1ŒrY�¢A�i5ÅAµb a`3‚¬ÄÍb„DnÆ$–Ð
s$‹~ËN¥ izÿÓõwÿ<ûÞë¬Õ¥—·�½ö^ÕD”ŒàUÉ@B
$Ç·e¡	Z(¬öc©ÅÄrC&°Â) ("ÅÁÝZ ò<÷éz9û{tëDV†˜Ñ8ŒPÑ#$
±1M0MD%1CÌæ]rŒ0ï«ÿ7ù(¶t
å—'›_¿a¦Z33{Ž]F³³e›€¤*¨¨Ép€’ëÌm›×¶LÃ%�›‹¥‚¼ð±vFZb–&'××B��u‚#A>ŒôCCrnEFV5DƒX�€ÖdJæcUˆjXÔQº!Ú—7‚a’b�¸5„	„A¬(pö0‡!¬%9sDdR²JQ¦Ój1,k0×nwž¢^�é6m$‘ê¦�c•Y€H\ãÜ4�„@Õ”)M4Õ³
ž~F¾ØåHõnAm„؃6l¦UZNÁ¼¤aŒÒlJdcp0dX¬C`®`®B‡Ö
Ã
ž½á1ÒT€jTL„™zB¢d©+0LÓ0ÄDP´˜h„Ôñ¿Ø´=üàÐ}P.@�{°ù§p‡t;ƒXXƒÝÓ… °ƒ$6I-P1²4bA˜˜b)®¸`ÈÉA¢C)Ù¢#€ÞÊ%œÂ³€û3TÔ}‡§ì_”ÀÖàþ.f¬
ÇÍÔ7z5:®) Ã=„y±© Ä  ªjUAEƒ>�±ñŠ�r‡Ð9p,z€¦gS-óµ7½èµÂˆhTeZ
$
 D—Tæ`Ff’ÓE„Ö[[)@pcm·€&I$&Ì0) ¢ ˜
b¸G1˜¨Ñ�’&2Ó*>¿GÊW³ý,¼®ž¿¿éœyMpO™š¤'+ÈpÉOÑ/®6q´Ëtמƒ~l˜×=æ7ÄÉ«"§ŽåÕiS2°óEþ>¿�€9øùl§ý(@K¹³ý�
Cù‚¢Të†Ë—N*+·ýüç2„ŽMÄa¼ÖÃ2:Ó˜w–ŠY\Õ#q¦ãŽM†™­æV!¾�K[G
{¡ÿ=�ÄjM�Ùeüoê×c0™ë¼³D$!FFaU’0¶#¬£iÒ9~ìú¸Ú�šþ‹çóRJÚÑ®§ �[ú¸Ô°ø¾¬Š±H6"Y§C ä ;ßñæÑ{ú¹™&†ä0.j]nJ›Œ+Pœ£A÷ÁY*HÖÍEk-Ðá”Võ°Õe@Mkx°ÚFÞ…¼€õg)©`pÖØ]
­¶w`ÆÊœ›Ý›HµT£»˜¥è(r9ç¨r¡éR–q°6ä´ÅY8Lö"Å´ƒxeœk4
:˜Å6B24š©FrÊ�ØÏÕJnÄ¡5³†cB0Â*šiìMh Õ”±°mÇ�<ÏÑRU¾Î<™Ò*HTôppX×±n¢P™!!úÀáéÑ"KÔdrZˆ²âʹ02><ç1¢š&ž™‡wqÇhŒÓ+‰ƒ±ê•
‘ã!Pâš�l+„pã#*I1Ã${²êdLÙÃf÷QVIGCw´’­¬z†›Û�P�INBŠ?úìvpaÍ�8w!•#%´W�’C=.�j¸*:çeAfÔûöòq¢rE¸ÔSÙûÙ×H¨0_à�pê[qd6¦¤`4Îg”4VÇ€Âjàðdâè¬ï	�âAk²4á±m’�È�µGìV4Ý‘¶dªÂ
´5\gÖÏ:{Jteéʶ£2N9R¡˜â50`Õ#j6îNibB:…[³"'ïSå¥6MN�ÊrXN9„Ñ™"ŠÄË)Â`Ð×–£T�ˆQ+	Sº5'BgwHmUÁº

-Á¡ŠeÅax˜Ì"!X� éÎ`ˆÄFh�-›÷A
¬ÅL 8"ïÇ¡WrlιXTaM¬|e%#Cq¹#c#{æÃÌe!“SCN”&Q,ЙƒÊŠ µ‘ʽեš1+J”^ b–©Ÿ”ÉŒ BiNŒà¡üO†To›
6·™W—›‹Ùè»T5ÅfÚ•¹HìŽPµF®Øa¾-½g$£’0abu†<é8Mi5¿E²Ë…+!EleqÌ£§�#,áÂÍœ#jDÈÛ£•¶HH6¡�‚Fɪ�	1XÆ\z‘½¶‘¦Ç´VL?ÎI^¡g"y&1üRïª@Ð0r›U8-;áÂÒùÇbNàHƒJg9¹‰†{‚ŒØ9€ŸhÌ»”û’õ² P	N\'V9U‹,ª¤8/‹Ì:IÝz+q†àÁ†.ØaÒtÚ!‰íÁ«µU¾ro¥rÜ2\$µ™1i31�M–í–ë[*ЖSf–“Ú]µDÊ€³“
"gž˜ˆzAÅ@Q—Ôó˜
!†b¤BÅD	ˆM+¹fΞqR‰—ÄJJÅJ½ §Huy’Ô”·`v–Tná­ˆ��ÈÃT!§°UÈDuåJ6HJÞ·†”Sx­(“(Ø�›Á¦V[”Whj�ˆ–8syˆl`Ó4a—åÃg›‡êI€�fœ˜Ý1Ž“
°ÍZÖG×lÃÞòTil4™+š7¡H!JPR�—çå‹›
04Ñ&ïâ÷¯‰64ÇÒ–vݼ¶J£c$)Œà!Eé;ÃÔQ´K†Š‰ÙݳT,P“2¢³Í.kX¢ÏwMÎÄ9Š6ÐÆ6Ï©ÖfM¤Š?D_
¿£ËÑ×aó•OŒøQ9Ñh‡€§øL UŒ=Ö`œ«÷›Ù$º‰7þn±Ç%Q-óBK‹D3ÿË£)w~úiȧ¦±);pÓÝëƒðªeQÞz®'É)iÐ$$d�
ôt>V\ÿõñÔ@Ù97$�6 	üN
‹fØY7°¬AYµ…f~	2/ºÀ£SÅýru“ˆx†í‚õ‡QÚˆí^ìx˜ÖdôºÎ¢Šº�e�VF 2¤É]UM!½å¬Y5Šñáé&ËR& 8¸“$4K’oy”pÍ|}»%iÇLl’
4È81n×&Q	H™î°|뀵þÌBa@ãª9òújöpV6³·å®W'ÄÀïýÏYÇQªÇˆ)– (hª¦¨)¢ìfCM%ñšçäæ<«l1ç¶4–Â@y¦g@ÂHRa5ÈìÀò—ˆ¹‰Ý„õcUARÕP¹’ES`ßòþÏ=sßcD ÏÎhýÑ}Y¦Úë'm¥I�‹­œÚŸˆhí«=þ¾ïöá äÖÒ(Æšä8Ñzô!A´Þ+¬¤=ÔMŒdLEœW…Ì„”q±Öã­*´3–‹Cd:ŠÂÔhe5ņ–)h)FƒFFa�­Ñ÷tj¸�ƒ0!Žìâ!#a17ݬÕC51#N°(jÖ7¦°ÕÉš�baP©iV„ʇáªÊôzo÷ñôbðÈ‹ îýï£Ûø9¼üÏ2ÝžÍ{ÙsqR¡|äI€»8XY¼Ô‡BPlÖ@„LŽ7\#cÇ,Œ­´FV–ÒÓCƒTÆ96
‘@†õ¦ÎH+74A‹_³ÙÿgÝø|ö8à'Ìâe$ê×GpŒcÈŠ›]Û0+°Ë‘TÌÌ°Ã!rJ5ä�üvhÊ'\AŠ
mŽ’,”rVTM‡i’5FÓl+bAª�ò&c‘³È¹²¸ÔxK)ùžúš°¬,Œ•‘HåµÔÚZd’$í©¨Ù»Å§
¡êPÑ”)�”£‘Ãai5¹¶Úlå®°Ðî�EK¡pÌÚMDÔbóiFÊàã2�3\ŸT–9ùk�2Å"9a3œˆÑ!… *I�0ÃmE¤Œ)(ä�Á©Â³	 %B's„ÑEKIk0µ¬
0”‰_!št›!X�Ú¼/9ß:ˆ‰ ú|°4Ì:ƒ׬|fd˜E,™‡ŒZÈɼQ‚cãþ»3ö)v]ù÷¦~ɳl>ÇìÀ$du¸ÿÛùþ³­Š°4'Bé/¢Ýfbw�Ô‘›À Ô”0Ø­62¸›cÇñ/·Æ·66�-U¶HQ”l1ÌNÙwdM‡›Ûlï‘�ù¥Ï-°PiJI–¾AÖ1¤7Ž�ÑDvŽÓ –èuƒ(ŒÖ
rFËTkRj**’H±Àøf»¶g1îˆÍÞ¦úƒf29±¶ØV¥¶Z”­¹¬ÍM{¸œj#Ú…«Š6J9Q$`g&«L5¬‚ee!j1'Æ3!åý­Î6Ѽ¬7f4
Ž&‰	ÀdŸ#TÅË|¬)Mè²w/0¹¼É׊bå¦�åŽm(F6�Ø›Q�ÀŽº¬/G$‡�úƒƒ¬\aC’�ÚŽ²›»DÃ^äÝÇr¨ëL‘¶†:8ÞÌÌXéPΙ]mŒ–Ú4°­]Ôrxí ÏB´­€0y�\È ˜ÐÙHï&Š²ÅÌ[>}h¢Òg¦Ž+Œ1²2É2�	Ù<1±õºfó0ªbkòç]†<9‘™V’ædëX£&˜¶Í	XáFEµa¤ ¸Ã
àá%Q“„fa8ÎD?¢fOFC��Š£L4o®a1=ù�Q©Fç(šrG#2¢«1Á¨ˆÉÁ’Šr¬Áɪ²&Lˆª ¡Ë&¨¦¬Ì˜Š¢šiªª*˜‚›Œ&
Z“4dÁ™“U™†fcaLddd9)–Tš²L€Ô³M™¤Ð�’ÌêǨŠ7dŒr24‡µ£±ŒhSQ[œP›PP™åÊa¸�š0Ô’]sŠ&ZF6ÓM•¥[vE0ÇRcd:ŒÂë­êÃ"‚‹vTÇ@�F4ÁÓ‹£ˆfÀ%¡¤¦‘ €à 0¨R†’„9š"
³%(s2�ÉÔé’‚“ Ô�©(6jÔÓ–A@ÐÔENhÆàÝlÜq¯¶—ïÒžèVºü¬mÆ#‹@„Y@q‘Ù5CAEUEÀȉ‚L‚�Ô9F`ä4…ù~¦¶AÂ}ªƒ¡>Èù·ìÓ�•Å�S4´´Q’¹çu4ñ]Náp€ª
–¾…ª‡	‰ã1bF"&ŠÒNC¤Öµ£EI¨¨”³2gŒAÙ&à74…$Êe�”¼ÁR‚�¡"',‡p´&¡¦&&�ð“%‰¦”¡ ¤ ¤
0?©÷aòpú_Œßâ”NÒl#ø9!�+«#!Ê‘*¡ˆîÃ"""ð²™*J"¦Š€bR ¥ªŠH¢†•
MÙ)©{Éw;ŠCÊC&‚µA!­9iÀ¦±—*Hõn…tÒ3õþI_ö_… z¿W<é,t›mù55Ϻ¼qù?ç`?JœV X|&{Æüo0P­R~o0îë
Ićí_éUUke(NC¹â‘Üçý]$Ȩ ‡õ¡È~xÂNè³
"BŠF¦’G8ñ`©QCþ©ý¾:䊆Zñq“5¼dÕª�¡›÷3+©‚¦Î2o}«_ø¼gÅqRɱZù¶bµq¢Å¤Ç
óx:–rvj¥ëk¼yeö•éÌÇgv´pûù«¢Ég–â: Ì±¡ÞähZI‡ƒ-tJ¿]å¼»*‰ºÔcu—ªù¹þ¾†5å˜×W„r­,x~|âÆÊŒgÊq—Êîi•<'B8‚œ]�¶�!)Àž^oúòÐvã[~
j8P$Ž¹uIÇTàâC§~n7‚ÿT˜€ÅsK.ëZžÕy‡„Ɖz|øÅabîf9þq}ZÄ%ۈݔñ#³6wz§tÆÎÎ’ê:›¿�ú,[?¶Á×—<Äxç_YëöcÔ³�±‰Sœ’ܵî;*»+^~/
–÷—I
&œ®÷7ËÜæÞ»žÁÍjÈí±Ôè¹Bµøy±lÎìƒNH0_¡¨Ä1½äâF3¹>�›j3¬zh2}øœf;‚¦râNˆâu	É`6a!ìØ¢SYO~òŸ±Ä¡³év¹\ÃÓ×úWš÷¬¢„šHpI™¿óéôoZG;}NmK»íÍ¡2dÉXñY2¬´ F$�­‹7�rt‰—Óý~ï'qîTÏ%§éÑÄh_­‹õ˶ܙ~™ÊKËNPæaôdƒ˜"¥Ûý\jÌ+…œ¿SjÔÙ˜}bá2úxCê0­?³¹fÄÿ–øQ~w.•u¾`ìgí€èªëDØö~ŠˆÞò¸ý"ažX»î$Fƒ#eEÜzí\í¦‘�)�cOmIZ‹d¯[ÙSEJÌAÚeµâ£óüíõ'Å
çíOß]I^)Ï}1hJ»cpIipQKãôÛÈßã†Ë%aZ½ÃÛÅBôÏ}»Ó2¯Xbat›yª>oð~ï×àòH4»ÀŸ‡9:îõtFãÊ·RGÑ!S½|—É�~·e-d±Sæ¹Z;ŒŠ(¼È°!ž#¤�ÙgY™)¤ómÔÇè‹S†èvøüWåáÐ
’®`­zG?EH˜Fß#DMàxš–Ö5wÂ!í7ÓŽoO;*9��Õø4œGO·!ñšÕFËñïÚVðïÍ¿FÓ¸ÝS3wYd_£;É9ûg¥l{ñü%=fûɯc*Ï´ÏÊÈ2ö‹îªå%ó(+¾Ÿ<Ä;<9¶35”q‹S+UL™ñ´´ÚèXQp̳FØê2á/�¿3qúyÔ]ûõŠ¤(›LæC‘
…çÐg0üü¤&zÐ�0öbÅê„}¨£Ü„Ï>?áÅÙYriø³-ëž#¦»MÆ)Êô,Þ„š”àØÓ:Èbà40†Sj‹Òx:þ.žw5ãã%&&ÈáK¸aâa	JÍQA™F¼¨dB¶‘|ˆ‹Œ&-	gµ_r°‡ß@u|Í#¾î¿ÏÌ•ì=)ìº,lSÅ<ŸJf”oM­àLª¹­¤Ø¢çûB„¡UP�5Q•åËðËÅ  �Ûy¾ºS¶«ŠŠ“NSÝã"Gïü¨Ð¥íQúsþ9�ÝÂ_èÚ(úo\£ö¶#auLm±6¶Õí_±®Eö¸ëýÈÀ˜-!‘²„&ººao/®\NaÝŸ”G�ù ’èk•tfù•6Jc6%ôùÐÖ‚¡â!ú ÈRR|©õ§Ú›“r”ú¼
ƒ—oX–᧥rÕ~ž½ñÔ„7SFï…·�2³õô]ëÅ&8Z/*Òþo0~¾°<«ÛÍÝ’Z"H’fòÑc–”ÄÕï+2KÙ³à sÁ¬„€uµ&‘>$¢’AáÕ
úßd•Ã’è–Ô fœLiÑ
7¨æ“æ:Ti�ͪµ!ñˆ�„ÒõÀy+,“;RÕ¬S”ñväÙí1@B)œ(@÷Q¤HÉ'®š…âFEyØëš{s^ÿÚ³å´t�§ûÛýXgÀ¶‚õI$s®çCâ¥Dñ­½3§áA¤9ŽVÂã´Ä …Lôÿ%úëhüÖ„¤X‘Bà�ú T¿
�¾tj+aÿÊ�(™Á¯‚ê5�ÏÑIA�¹Iø‹oq“çaÓ0”GSèyÇÀ6A­GÖ¿¦Ú“¤É>O!ˆ¬+J¨ç+ð¿;½¡àöþ8³oNÛN¿/ô(=«¦Ûm%¾Ä$aÃìãžôñš–)bæ,Io€†ºjr‡Ëô4?ú1Út…¡ÝÅ$ä­¼áKõ&Í/Ëú†mÉøu~ýpe>ÉømÓþfä
�bÔ4ýe
!ŸËúo¹N!wsì
 é‘°ûš‹ý#øxÛà	åηú²6«dq´ï&rRë¾<èù*Hȉ¬ÀéÏh8Î~pqï;পš"BHœŸÞë$Ö<±Ä
�¹�¦™×“׳õbÝþdyˆWEè¾ëýÑü/Êpþ?É+`Iãv¨bC7„’&ÁFA¤:à쉒aB
+$`¤q
©#$D,+¤ÿ	%!«Š’?ŠYj„¤5)„FA�™’LPÖY˜)„™d‘9˜)Tuæ	ùþ¯©Ðú®@$èÿÌS°ÈU¨Ñ­Ã=¿8}Þ¶ ¬ñygôW?F©ùÿ—kûÑ23‡»�³¿Øÿc6ƒÊ!þ¸Æ>Èc/Û?Ê	¡„ ,äÆÐÐ"Ç$Ég%˜T±Wia
(��:ŒcÄøÙÀK5œ-È'ˆ!­iC&§/ÌûÞ
_ß]:cb!(…7/3fþåkoÈÿéö=¢™g¾Úí>±Ö=.›¯³æûÚãßQ_g¦6Í^PÎÜ.Š¹Þ³çE�—BEUQgTg¥ìáí®?\''j.ƒÇ8Ûir_ò‚³ÝÎ’®[¥ß&YkËüúx¸¹£œ}±T°˜´áÊ—eI’•ˆx@�¨]#v§˜XTx± ûùüôóAÂo¯tœ Ë¿«�ãÏ6˜”uA…Ú©+¤͆Af4	%%+œz8ȯAIPØ&Ie‚§M1EuJÏkr',A	)Ñæb_QKç1W1䂈ëê4F©´ùØ|?¿áÌëN*�ª"ETEáÏ]�5œ2‡]R‘`ÑãkáKc‚²-ýÐn8š]ÜC¨Ä¥ýëà«âõŽüÿ$|gH;fuÒ™ß.I» &¦€Ù™˜¦»nü.Nïû*ëÒ·ÝÝPʗࣱѾ`Q•H£³*ŠÚi:«ó#t.Ÿ-ÓzÁÔý솯?ò(–aFÕŸò
:Œz/>¢cm¬,Q?/ÕWª_šÎ8¢œ÷D-üo7Q�_¥©§X¼üý
#¡ §b¥
Ad*甓lc[yÖ¿¯ƒ9tź}×ßÛFê
¼ M#S&+}�Y
îF¾ý««
(Š€©üÜê•c£+"Þ
üìtê<¿×úŸŠ§ãòªúmîöz—ÏeÓ,½¾‡ó½¯edwdeŒ«_·òk‘uL»ûåñRTd;×ð<å%œÙpè�ŸŸ°ýŒIWbˆ)µmWC¹Ø—âóm ýÿ´`-¸{ˆ�ÙEPB#°0!L­Î�ÓÍ`òLlÉXsàªçXA¢Œï+¢N´qÒ`Û
°å×0Â=&Ú›de.Cc[:î^¹«ŠÛ+$5c(ÊC–‰¬ýïN¼©ÊŽ¨
…j3íÂ%ÀFôxºW¾+¿Ç�!¸b¡‰+·Ùú¯²)FÊuFâ7½M==´qáŸäºmEPDÍZæÞú´$ÑïþUü
=4%*¦»ß’·ö.µ�“žÄPKŽdv
Óô™mI25ü_»ÓÀgå÷NÃ>ïà=—Ù»Slµ|ÞŒIh%†TºÇ7Çïé‚�(€)¤?ö¡Ü 대ˆCõdÂj£Ù™
¨?4~Ì/ÓÁ‚q|Ј@dÒ†DÈBÑ�ÚÅr\€¤JD Ô‚éÆ`«…Šð¨|Æ_thZrÆtÔ?ôW®ís”ïr¸ÚáNSåsÄ!:ЇeÂüÿaQÏYãzûºåÈT''ÔmÕû¦~)!z)„j Š‡÷ñůTàj¬Œ‰‚
êÙ­›¿[ìÞ‰"Ý—60Z̆’b*˜ š"õ°Í5˜V1’NPÒ™{{~Ä{÷¼ŠÁhב½‘MGóÎÈûgÞO·¼÷ֽѭ•GÍ©µ×§–«üP!àpj �ÇÍm;ðÐß{CgÍmÊeF3§émÜ~¿Nÿ¾Ã¹gXCGC¿û]ÿw“	P¦÷!¹ÈA„©V¸sø'ÜLÄådÁHÐŽk '2�8f¬\9Õ‹ãCo1ÆÈij†š12ùôäjc þŸ¼ÈVc�A¡ñŸ¼ÌþØW	?fW Ô£FfL9UUÎ8N¢!È6&Àö~{[’O|�úc}sÐŒL<9úw>XýºŸé×O†	‘»	
Ôê+Y>�¶E_ŽDTûübý°�Uí%EOu��A’™Ѩ(¤7˜…ï²®“pdq#“†ðÔ D¹_å²]Jq: ‰
FŒšG _²ÈÕã t…ßôá—M˜ßõ˜ö¾Îs×'P4TÒ[#.>1ü2�B¾G%b	(&

(T¡‚ aHB�"?‚@ÆQp	ñDQõŠÂzã”AO_²Ïš”ÑQ ’0"\ÒÁâÊÙèW«1üTT	ËGÉ3î¥Óel­±„Q=p 
J�‹å
kX�˜b¡J©ä@aÍ$ U*”4˜mýsåÂ!a�a�5ÏTû ¬sM!ý«õ‘»‘•6‹íæ�¶d�¬ûñT0@7C:Ýüûøz(ëw¦tÆOâß­Æéj£ûc[äÍÏ´ù�´†ã€'‘œËÊdd$�ôlþk?»,´!òÖ:�Àq`Ä3âAû·?êœ4è?�ÛíÐ6®è)ÈEOÇÁB÷GfaB�Ú0S³«œ5�®©XLûfA¿9ûdP9.”eJÓ?©†!ÂŒ�£ÍbêÒBTÛð‘xg¨ÓM�¿ìý‡äŠ"›?�ŠwÌo@¼l)ü†!ö‘�¡H“Ó2ŸC(ŸQd¼‘~œÌ46	‚$}}î.—MËBkb’-ÖÂ\üï³FÁ²PCU›1{È(RÐ$²I-P±û!Òtl•q®p(ÈŒHC"Öc,HΓ’Ñýëih1<œGA'u$…Uˆ
ë?¿Ïóo¯_
†HÛuÁ?Ûv8Ĩ�åÍþUk£E½¸¸�|½Y¡³O·äŸ¯I Ëê4`5ñÛ¦9+?ªP"ÌˆÊ ¨ªx¹3Ëb?äг"K~‹rû)»á4ºh�U¥Œ,mªlXy7K÷ôsÿ¸¿«üµ™'·”e¹K<`š@UQRˆ JÿŠ0.BG‹s‘’&F>f°rûÄŸ	vþkäƒDByÔ?»ñÍ6÷ÝØc!Ã%
ü§wùÏ
Œ‚'µAG)dÔA®!x�j)i9½=�ßÞë–j�ÛËÄ,°T=L�ê4ÖU^Úߘ¤¥U
Q/Áiþ×ñý5¯l$;àçðýßuÔ7ÀÙ
WÇJ¾qýÝgŽ¿«K�«×鱤+º”j	ÒB?}è|½ƒJ,bÆ"HÈ&ÿwus†Ì/ŒP}¸ðü×óse”ÉDçqª‡0{ùG¹I(*A¯fP?ŠÕjl“ªí�'Ǭ"Й•1Žþ͘hj
6´V™?·H
Ö³�½d¬TPWPT$Rÿ1oæ’võrŽ�–rÝ„ó¯‡QùQOžx©YÆH–ë•íWçÌ=t¡(?"ê¾nŠ_föçZÜ{³/”1)ÚT.T5¹‰ó÷
KgÓÎÏàƒïÀp³µ
V#þYý\kõóU¥QýǸÿ�*Ç!L^ø¡üÏq�j±•A·zcä‚U …%l·ÍÍÞuº¨ÄY•TìEÒì	ºÆ¿—Å>�æ:¼¹ëÇðÎxÔ'0P~­]óy]ÿû>ÿAüסOù ùÅè½³Ùýûù^,d3¿,~�³¥ò²ØÏó/̹ä~ŒŠfµbëe²÷/rßTÄȵ‰E}KC >Z
ºãôçú3˜ËDmBå~õظÓ4}Èrí^EÐØ»îU;÷Í€ÅÎaurH@I9¯%äã`AþŒ€µˆ-0J°@?bóñ�€5V/Ín·Œ½@Uu >Ì+h½ÙéýRñ|°
7ÖÙ'›e”~0gÊ×\?)†HD	Kè]»§ö8åtÔPÇõß'Mš^ž9hÏòò~´n]
Ô}ÆàÎÀaÄ„	¢%»ï`–YÐYR¹nx‘àŸ7âÃûIñíçžz¡·E)Ü@w³€mÜsДA#ÁÖd‰
Dw!ÄEo«ð¸$e…v|õD”ꪬÌ*õSB:"í’±ÒÓ×ü-š+ý~ÚȪD äSKcËöÏÅ_¡`Þho4/�`þ#“5óé,ó#ýÇŠƒo�e&_Œ&œüärúuú(äOO]ü	xcÝ¿n¤pæå‰ì¸°{È!ÌdÒ`A	§I´Õ©µüûv7Ò|:Ø>
Jì«ÑNƒJ
ˆà—!Õ³-»¼1@ë/3ÚKV;vlÙËUGøk
ýJ'lSqèÓehFÒsdE?>j$'�òLà‡è/"ÿûˆ˜SÕMÎÈË@ã(êʬ¬Ò�‘• ,ÙÑlíXÄàJ/̨BfiÌ“î(Jï°b‚Œ“z”dc¤Ã?Ã@z›9èÙbòv¶6±S…«å­Hqê¾v¶m�F!ÐFÄáÙÅ•ÊU!xœ úíZµÔ¨>m#ÖÒæaбu¥¦Áqcó÷lë÷iÇI�/�®ç7ªÞͱ)´g{a{
ì9Ïxg·ƒ“Ho�œ5Y¼!‡µ�1 œú)ì	–)?|9Ñ¡çç%ù:Ýñ¦‚V˜è`s
D¤T	ÜÀ!e7=vÔ°¶†* kÚµÔ천ÂXƒƒN¶:böÔE‰æ†o£‹§B$$T¨•Â•SùPT¼ˆy?XÛ…ºõÛéà]Ž‰JwÒïO¸Ð,Ä;«ÎÒuBn§ ðllu?)¶)°—Ü7Q ïM�¹¹£«”ˆ?ŸºgöÍ„?ÍÀ�çöC‰Ï;Ýb˜AÏ0ª1_fKDQ\­©îœ<~µ£Ûú
0„ÒOW°sŽ0í q‰fyÀª�B;»v½³FŽ\@t‰êvt=ÉŽ´s9¯Fl3õÈŸš!°ôÎ’
1³øa.´~Fþ‘�<;Êvíhê}dò³Ê6È6½ÄŒšCË5:�µ.̺rŸH
>¼Rêý~)¯H.0Ò;#�ÍÉ6€S3…ÔÃ!›¸U#r&Ò2ÌÅAß…#fÆÇqê4’d9ŸVåª
X¿âþÏTB¤ Œn„¿ié‡Hg!sôxð&ï.W5{²Rì…º¡È�ËWDyº~lâŽÛ ˆkÒp¶zhÓ“ID¬AKhGÞ²÷~ö�_rèø5ݦ$
íúu‡28ô
L]4ŠC�Ï·\tŽ‰¯r’H~s³Éý’Z(%©”<óÀýDØr\%9à¢ø³/TЗÚÉõ9ð@u±ñò¿]SÛü^Ÿ� „"zQ„á�Teqœ’iÎì9ô÷DRðDÖ+€†°‘	 ¡ýïðœ6>ëzÄö˜±›I™ù©-pÏùŒ¹”…¨N
8¯í�ߧ1Üt�÷Ž9eÛ
�ÅçÔòÐ�¹}´zƒ¥ÈÂµa&H‡†9Ô²`‘?VOÇïÃ¥ÃSJ%YÌN˜Z‚ &CÆxÑ„•RÕúø Hc‰x–Hn2*†„é¬4Z´¨›Z?UÁ–@ðû£%mÿfó¸ÐÚGA„`Ú¶‹©þá#ÚxT §/r~on]oggÁHdðj´´ÿà0)ô¸Ø¸doʃTck›$&ÁÔd1£Á1LÆÑiÇŽ�ElÈóÙš)÷ÉÖ5S$A…úɳì¹mçyà?¿loqôdLA‘$dŠ3¨Z�ðNUòª-�qT˜µYp�ÉòÕuŠ\ä\î‹eæjßã'uÐÀÙGFL*L„.F�Íö�ÍínI	87
l¨oýRA­§uõkó¨Ñ™†‚	ô
@�	u½ª
ìÃŽ[/î2ÅÓC�>'¨~Î:Í_züÖÚ¨ô#!æ4}38Å>�zؽ
ꈢ ¢¢ª(¢¬¿Ï�g£·¯Õ-μ«ü®,”N�ô?W!ëÒ{E�Q9ëOÛüº#u»o±ÓíyJRú¬Ë”‰Éû¤Ú‚KÍ^ÊJ>Zbz—~t[UðŒ¥FRý_“Ñ>j)Jšn(¥Ÿ–Ó™J�\òì¯?YIm‹mZH¥ÑÛ�6%©ß´ÝiIŒ½Ãt×B”_¶/B/ÕE•n¬ú£�©uWSîšü�:G¹Ò…J¶®™F5×ØêC›—çíÖ±¾ˆ*«åÃö0c®A€ OžšŽ_$ø¢P‘5NÍ-šO¯ôd?ÃÎIÁàÄ¿¾Úó÷ŒçÝ{œñÃõß®S¶Åz˘næÞno�¨0¶)vÒÛ	4zûã59"_A‚ w9鑃˜å )�ÄMc<ÂŒ9æÕòü˜êŸ^vžÊVò•n÷(…º É.GG.»Mÿ”d&�m�l‘mΞFaHÚ¤�Û�&œµD|êÜ龂Eq‹BUïɶÖ³ôTý4\h)�Æ=j*àqž(ù}�p¢�S•WúÊ /Ñ–>_Mµb[«Å�xæïrΊÚ|Ÿ¾¦•36’OЇµÏƒø˜˜×
ÈAæ.³›­üÑZ[‡kÖ0ÊcAÇ¢ÂsÒ®N0Šª
-ybW(ÕÍ×�¦®µ�ùn†ñW*VÛV–ò®Vw�,ëðõÑgíZ¥|)JÔ°iWOCšo…5FJK¯ŒyeÚ�êrú«^•1Ïèå8`›s_?
qZºœ§vWÑË£…ZÉmbÂ4Kaº�¡ô»ÝÊdʶø±úçmf�¤TU^¨ÃÕðËš6
Õ®ÍxÛ}­ZK¥jÃJýÏ‘`TZC–단µHÍ䫹Žê#2·4,OÃÇËõ¯>4âwé³û[Oð^JÃ×ï†<ß2³é ®ê(¹�â£Ã	˜löDŽ…Y*«£Õ«ƒÙmjÇ|
}^—·C|µW\>Oåoµý+ý=¶ñÝC²ª®îA{g:�wY™™™™˜B„!B/V;©æöþ1ê^[×}X	¾L¤ñW-ƒRÜ1Æ™A·ÆMG›®Qß4m¬Ê«e®TÏenDˆªšèžY_îýïŸ\´-ÔÖ°—à\…ÝVµUU€_Km(7Y�
ª¼5.šL+_f\&©&Váeï¡).
^tePÔW¦†òÅõ3/-ôStFºxKÊT.æe¥l£E?_r×<þº¼ø·ZõË8GË]2äìXC]tO–B­ÒÑïiɾvÑG°kg@©©à,Ň¢›\–H;ý¼ØÐã)½5íƒß|™«ªõé·çÑöÄ=Sm”[²D/SzøÕqÅq=gì›ß󟯥nûOîD9ïöÄZÎwúèUÇ»(ûÌF…¯�ñBבC¦LÍ…Nºœ›ÐÜû'W;ô³<¨ºêiÆtQ
ôÉP�ý1+þì/Æ뮟çvòº)†kß–Ø$W6hSCjñº¿}Úã/Þ½>žG'¦‡—›ƒÉÖúíyÏvÇ(3Z~¬.½°µI½Ôš7ýñÍL…¥ ³¿¦\�æ·–þJµ"Ëp�
8t¼'4ú–€Ë¢ð‚ç“	i'óâú-æ“*|ïØõÚE}ÑV³Ö¤ÊÅÕ}Õß*áu¼¤%B(N²0~ȹöŽxâѱXË
ÛT˜”ýtH͉ËF¦y~”µ4šrò~îIÞ‚ó¹n˜Ñ¯‘ÿÂßܺ·S•:5ažõÆmqœO×»T¤5ŠŸpÐS
Ðq¨ý›j��-AOŹS(]CITRéé¦Ç¥øÌ¢ž†oç8ÖnZpSU°•Ý_gÜü8QY]6W±½{¡|Gn’Èqím_\÷óbòù}ÿv1úðÁoU®•Çý´ÓºœŸ›C.ëü6TÿJüºÈßØT¸ÍM«øEaäBw=¨Ä-»MR?<Éùæþ[?šu�øǪâ]$S¹UåöEZúñ™šs‡cÚK£Ãì²Ñâ*Af8T´:¸Ë—5‰Fõ|§D£Ô‡ÃɵvŠÛIs9�¹ôè["•i9± ª¥c
ØCî¾8}•cþ^û’{¾ «Ø�Á4ŸÇ,dãü÷V‘ÛäD]žcHBâ¡æ*´Ü¢z»µï‚�?	«n쥇º2ƒBÛüëc’nÜŽ´'<ÁàJ¾L“¡²‚¿Æ«;UŒ¨fN–ê“T\þ=þïÈ]ÑÞw;^!Pøth0½u,�·Ž8uK…aFcq�Æ›S4:Ã!Ç9½?)?1f¦‘ßèåMÛa„8†K¸w‘dq‡ýp)Ó„�ØŸ”ã…H¦E"¢FE$Au˪X6×qén§È÷ÙÇp³s[�C|YwD3»í”&¢A,e‡8瓪Ñ"zílÆ:ÐÐî u1 	HÖ�7ó¹Ÿ	EÔSå=Aúèô’Hk†k’öËøÓm·6Þè^›ìe/$æ¡ð‘Cšµ £˜)Š�¡~—þ¯úê
±Š�Ø õÛØ‹ÞÊD&ò÷¹Mv¼è·)DþŸUz2ÛS“�µK™÷fŽ…êfáó™<�{*žüš÷××Ôƒ{;lV„NâêAðÛ�"«ñÕ�†U¥¡ÌŒ]P¦ihCœ¨v;T”Ê
vÅy€jê~Ô[û÷Ë"!à^9	©Š.v]¢Q�:¨²J*õJ'†ïíðÕ˶îú¿í
뽕Bäjî�À
¨ß§!%ü²:Çøò¶Ø}¬¥ÓÚž6sÜ•·ÎAÈe™”Æž#&ÑråÁ§ˆ´:�F¡å´´™&4¡.ôï˜Ì˜‡YˬL>%ãcjÈpÍ=ÙŒ²
¶6äDdcÓ‰”ö¦ÞU¬(JݳN,<¦Ë¹jW‘õ{ÎsQè9Ÿ0Ü ¦Ê
� £!Ojä˜.f„dus»�6FÛ’<´§ƒ¹Éãø<2EeÚ…ƒèìÚ(Îpø
ð$ÉÕ>’O)?·wÔ`û	o û㺦^ù'š‘S 2m4zAÄÆ¥Øè›V‘PÐÌ�ãˆäÿ®‚4W’¦šhØá&}ðÐUÓ¢?ÔŠ$Òž3”§T=1±y¨ÞI%_žEüå¼'ßïÛŽNëk˜�ⱂ%°"˜‚*ÅH%P&B#î8w—¢¢yY8t«†Ý?“´Óž6&ÌŒ„‘‚Ä4%>Ã%+Ó»ìɬÊkO¶�?ë¿M™ÊÏY£Aéè‡hUº­�$³‡G.ÐgˆÕ®5}~Z�ôæ‰?†›â‡´û>ÕUZ¹ÓÍ/õ26‡�¼E==Ú÷)Ч2ç艹ûÝ>ˆqt–™¼Þ1ŸoåçNÊ‹íæŠÂÙy0G;V…I¡Íæ6¯œªj þû#'
¬d#ù'¸Ø»$0ß¹	ñ—×2‘Íÿoª““	0�$ß»õ™ë¾Ò„Nýf#8ûÒ3ðy™ŠPeTpÓ"V•Mó"\‚î™õø\Iº�w³Ô:õµ�3^	|f/½&…Néº	/Ån 4UbíeT-õ’Ñ/Jáý»<ÕYË_—¶±<Üg‡Pü–ûÝÏsÍ£­æ5~›w3Íà6´ÉôçŽwÜ�ÆC@ƒ¥ÔÿŽÝA¼Ãâcª?Â=Wrª³ãíâöqáá­~˜ƒ…Ö6±ÕÆÀþ# Øw¯_@Œ \|¹š4··Ï7HúÐØ1ãêü–v@iÈh¿à~Õõ¡Ïå?ñÿJ„þ•žªK¢ö~:¿º4™Q.$ø:¢�l
DFTº…ÉL¦å“ªIµ0¸œj5°�4jG0À œƒ%…X  "C�ìp;lÞ©Äõ!M/AÓW&eê4„zmeÕ/¸1Ñõ�ÏzŸÞyy”>qö?2Añ`ô'>ÓŒúê¢ô^ÔaCSÄ>ܳ
(FªŠXi‚ªÃ’"–�‚"‚ˆÌ Hf%È1‰HŠ$%†A¥hi6
BõU¾°4ôqÒ\Lì¾û rptpûÝX.ãéÈgðt8äöó‡m�þˆ/Ìp †‡£ôÿF’ÚA�á¡Ô&p¦?–
ªò1…´•{‹D€u„Í` N “
¤†}Á’µ±¶}®‹\Sz}065Q	#ÅÖË\£ceiŒz�KÎ×Õï„Dý‚>	û؈lÜQÊF\0J:8sý‡X�¼7Þ7ZÈÕçÓY¢©MqMzwß0�¬ûª­ª‚äVßõœLqÛpd¶Q¶­@GÃ%‘
µ¾hCÛœ×-|)Ë)ÃR¯ëQ8죕öHs„?«®�
nèX†€‚i?6…MØ”)‰Žñ:9Ðã3\¤÷éw�» 8çpP”ísß×o?“N1ɵþÚ©Ù§ë§7Ž'hQØ:§"×*ªh­ƒ@u~Té~Ú+Ît7ªâDùÑ&&ÄaD?×ËÇÏyVÊrºÜ¥�Koº,¬%Zh?þZH\ö’¾ìzœÁDcŒ\t™”ÉDƒjÆ,êǸ¬
 ‹²wš$ˆÜ˜OwƒsÆ!”¶EƒÌéÞad£ë7¢
>™0Š&	¤Üz‰Sº0îc-gðá:�º‚‘?±qq’#›"i#盌½—ä?!ý1éætéñõ]§lôÉh©;û
{8HÕü
Hlb^çŒMà÷„a%N—éí(SÈ�ÅË—»‚1uQ3šj©ýbý nwµ·­Ži¼¬ä8¾Èv˜O(Ò>ɧ•=ÖúÅ÷FÅ¿<¼…z;&=Ȫ†‚¦'`ІY9+¬Ä¤ÕUNÊÊh”'ìtÎPˆÄÁ•U³¥Wôög0òc¢ƒ³Z¯ux&%b\Š™ )€È„•Aµóš½	~CFº¸ŽîwœÐ‡Ä9$ˆÜ¨g•Êƒum×gáÆ%w]pvÎ$V)oµºiˆê±_reJ¯Ðš„7Ð'/"ÔŒÍ=øã¬Áøîv`lœµ'æ“DŬÄ`Ø+Ž,X )ÅVÍ	
1ô�Պ׾]0f¬&Öàáèíî€ÐV•f\œÃG­µ"R•"$‹
zŠ¥Q ›0=‡«-5=4rC�=ÂÊ*qð«Ø;r;’\šsôŸ¤W~ûÉ…Õ#loxËT7ð:Œ=(ãèCE¦"'íoó}í†Ð¢
BB>¸L€aCg^ø÷-=Ѧ		+¿–¹4!;cCFÛKECìÃRª°´,$HK®"] Í$žÅ!:Ò9ël,(
f»Ðç·Érã°:GÂ	¸7é¬üø_ºßNÎdí,b&ÿu•Èøëº�"ôç^­BKž äµè¦Z¬*ŠMŽi×dÊ4RJNk+‚ǧº³®0®W!L¦¼�¡}æ7¢,aëÅ
dË@�Œ,š�„;æRç­ž!±û²ÅÚïá\w¯§_ºu+M[ÑU6l‚XÐÏ!ËÄ%Aæ7Ùå�LÒ€IêNš àÈ(5ˆæ¤¸Ìô�OÝÃä€Ç%͉€Íµ¯äK€’yšæÎMëkXÝ4ø“�N_LyþñÊš£1·³æä5
Y\7_§Ë—‹Pã–¦Öˆ­¶–b†úÔ{¸y_6œ·¦õçèZ$ów¹P5­	rÛVÞÑR7ŠgÈBe2K¬»_·-öÒx)è8š²Ý%ú%Ùž²—â¹ò㣎‰ŽÙ£|ÜÿEï^é\‰KjEܘˆ°ÁÓ+ÚTª'<ÓVU§)ôÝŸ
°Sž°xf’—OŽš¤6�­B…
ˆ:XÃ,Àл3e–œô†ÞbÃßjE,©mEQTTpUÏÛÓ…4 jÙMFb„SOMoåTªÎžøo;Š(7±
¹ñM	iý�§�þ¡i½zr7š¡+Ññø]ÝCeÛ÷>[×÷�;çGõ(¬Z}Í„D
þ|â"÷üêê÷¦_ª¤ûsFè:Í?Øb¾—ÅDúQ‚»Aõ
Pã
°=4Õý–eURIOÛÌfì0aøa°Sÿ…ÌÈmÙô^¶ë”Ù©dý
@ñ©v²É³þx”Fü1©r±spDÈ
.
€öÝp‘‡V1üyÒ>	ë d¥�’/´Q@ž\Ã(ªkÑæ:‰nÑ‘�•2”«”ﺄå,!Ì—É(AFçåûJ!«ÏºÌßMAýLeÌÛ	Öu¦”áT^ý/n­ÐE9
žçM Õ&|ª•”âqIV�®‰XýÊ©·<¨F*FŸ|nœÑ$C3Z(˜W7�ÚH‘(„Útݦ5잺Ö
ô@>­Æ�¯ÏLi
�Y¾«Á÷¯Nðé.ÙÞX…AInÃRNªuRGT«å¼/¡)&ühS®Øt4I]ʵ_{Є†žýlrÏg+P	ÓlšÅ†r÷-Îyöwן³£u®I¦Ž6ú¤6pUâNV�”Âe!Ø-yŸ”¢JsÖ<,äð{Y1‰Ùk59©½˜ÉEØɲ[!^™nZg'’åB9¾¬(~.RGBî�”4ïèÕmUÕÍ–?Œìd¶ ×AH-J®h—j/}ß;?zj‰úãÊ)VÛm‚ŠG²®	¿jÄJJŸ>”
ÝsÇw�Oº"#¬ëlFÙƒÛY¶õïÀÌ6ç™ÒéA
¥Î4V#~ßÓNdciûØM¤7Ê;¿�>jƒÍ¹’³·œ
öU·œž‹Ú'µÊVèÇHɯ±®è=ÒCuõaªÈëFà’(êªP„S¥pV¯y×YL”'„^8•ó�–“)ê6‚Ò°By':"‡e·ÞvNζ…@Ìg}K3J¢5
¡ÆRŸF´x“±i¹¼ª„pæu®
/®ûw¤D@¤7�]¡'£ð£‹ë¢�2>ýùó^&¾Ç=†ë­Š-
RvU&f"‡ 5C"‰o«xÅqÖYç¿Ã˽yí}Ë)å.zVc[#FºÊ�]h‰NÀ¾¥jdºLŠ¨— aª1Ž
Êõ„)–‡[òWé)›*äc:^/ciµÒ»ê$µjwÓ—Ÿ0«UN‰+ç¥-0åÉ­2D‹¬	
e¬ibé!|ÊÀÙZ˜„rŠ=*)ä—Nç áèVØøÆy¾LýE”ǯÀɉú@Fâ™'ÀlØl	é|( ÁUANš¨Ša„ìSC•¢%–)Yly5U&‹co|�e;é‚h$T"
8\qÞŠ]X”hS
»9›	.Ë»}.´ŠŽ`V3‹„ÚaP¡4ëk ^€`™Ô.©
…úÙ÷IÑÈ–2’>Žâ·#8œo¨î­60)®'yXûvjÚÔ˜„øp¶ÛÇW©”«löŒ ÅÐÞ>øA§ÉªÙ*]¸²¹o³ŠR¨›÷d„1¹vÚÉ«q¨¨ RŒt4YF	€èìÿ&%½¾‡»Ý{_w”W�UïzÙže$Å€2*à#à‰ï¶	6´›�hxž3Q!|Âu¤ÚW+diŸFÆ›»Ì JŒ� ”Эï_ò)ª·^¬A–	†¬«1·¸ÜÛÙ{&ïaLÙÝâb߃Ûà@—@ìþùÕS•�f[„΄ TÔ¡Fâ/Zal§‘s)®Æuñ	åàùÁ«^wÑž'Œqì'Û)þhNëC²á½š'zqÒ7&ŽO¯Óí´.¬Áœ±¾¤l˜ò7õ<�ÍÒÉ“ÞÒpÉ
ó†NÄr6ú=æIAŽ¼ã•²*Z
ã1‹,†ÁÑJ,.(&…iu#Á¦riÑ2’K—M"éH„‘Ôy†8)p ü–Ü*
Ù“1
²ÜÓ{ë¸z.Û/–:au[(�Ës!Qß–¸¥{¦î

80`C"
Ôçã¾Ò¼¯_-ù]×Ë^0zuëÍ�‘ªš9!~‘l^
S=q(ÕŒÞaÁŒ1À¹5HRS/~
hRc¤hã^M
փɒkÜ=ÃåºíÔX>r‚m˜´F¾h5Íσë|¶ÂcYÚ†á`W‘Ï‚ôê½Ð&L½¦�¶öÛí¹\‹wo*ã>³¢#?¯À¬Ù3›I“´;6¼�¹¹cö¶ìe54Ž! Kaš�¼vO‰'�€üWÌHäžœÿ¯ß¶Ë¼2› )( ¡ô”½H-^ª”S*‰UOì^²×G6i;eÐéÅÉs9àp(cM1•‰®˜'§V•„ û¢Î­Âe—ï—ÃÇ–ä�æB_³‘KlÓÌÙÀnn†HDM¦)Š�ÕÖq²¢�Š¬ÎrÊúÓµÝzFMJ�½F¡J”s’Ç9S8’ö4´UKÆ`_)÷ÈÑë)%ßÈbckzB½Æt�ëòüãg§Üw×ÜgŠƒ�A.­ª„rT"ñ‡RªÀë	J#¼�öŠwvSI@vÖGžêíŠ`å0·Øà©XqïAì›c�°£ŸÌ•{fYleOìbÒi%teÂñ1sŽ¿Úà’_�|Ëñ"Åe4ÛÃÕj¸…ð¨«OUêR•Qœæ¿~mÅ’¥®]bî¦mù�%›Æ1PúYÔi³y«Ó¶°ÐÂ&k-7§§Ìbn¦z§¤ØOŠYÆ•[&MrÏxrVU>‡Âr1©¥Z|¢±SSÅã0Ïv–k3¯·ðˆŸBdD(÷Äè"ƒ/æø
®<úæ{üü�¿Ÿûÿ|’Iýõƒ“èÔÐþuõ§Cø,OÔýQ•÷¬K¦ò¢ra~÷ø‰eÇIìù¾O†ý^Dºó�ñ~Ǫr¢ÇšÅnGUåÁû¿bð9>Ï<½�öË+Zá#3Ëú‘ùîûÏà�JÖÅ*¤ŸˆhqÏôÉD�s=¡§öpÎÏëýò:ÔÍðñš•ŽN6:$í;N7džšO/ÈRòŒ<2OÛ
WŽ?:Ïì|Îu�—0îï"�ÏÓUU…FY˜æ4ffITëAÝ%1°q0>½kAQE4
3®�^üQÏÍGïñÀ•³ £©
\8‡•.@¿Ô™ØOd€ùDµÀq(Ø6ÃW$ŠÆv¥1C‰{18ïgÐK-wÂi72é0ƽä–*UQ²ÍO¾½�órœHKòOJþïÔšý½õÓ��e!ÌÃ9&$”½lvÃB{‘áOr!š_“v½¾³¡mžnX_ä‘>R"åž5³6ómÜvKä&ì ˜á¨ø×ؿУëãü<¸g¢lýˆ¸FÐnŒüç2�¼Í-ÃÈ?.(ÛjÊýÑ(û�°„ŽÕ¡÷õ¤2JÐ¥¡¬T$W?v­ñœ“@'WcApÀ}jÚ¡§#§ù¼öÑ9ÅBdý³·òßå1# BCÎGÒ
…õè¾íùƒËåv�„�aÁ5Ý»Hb§ÔÜD–&D™;tó|>�˜p�— ÷øŸ›~ͯìG�“gb)/åÓfD-T
ÐB„!DDADDDDD‘D�¡ì$Â#ÒÈßm®qï®´’=ÅX×úõ¶hÔÒ膸†&YYYYYXVVVVVVVVVÜ?LSïýìÇ ) K¹Íà0“}pÉ@܉�nTp„(ÈÔ‰‘©\àÎ M+·Š2rÝ¢(40l6vé¡]DGŒE2$”xÔDÄC�DVofœq!Ý&Fg¥y¯öRÈz8pmrÑäzýÔS¬„hb""Y‰¦Šjž;�e×ê?„ügTƒA1NA�“�ÂLUö¨–'ùçx‘!Ztè1.߉A¶#~~{üv<�~hC‚ÕKŸ¿§§šÝ‹Fìúªø÷ÅNF˜f§€©ªj¬ u*lWÙ³#9Et‹4µ Ûd±E¡L|¬9ÐÇ:ú<îÌéÄFfŒ6³»¹-›âd‰æıŒ¾‘õ•3-ú»%¡S�QúÛ›2¯«i¥M¨}í£e3TÝZ"ð�¡˜I!Ä?|“V¯Ü\œ„‡Á•ª¡Ì=ÝV·>Pðï½Ë�¢ì넶7˵z:1æþ€8?‚z
ÆÞ-|sÛ2>û�›“µOR@” �O2êèðÈ€›¡B³32Yü¢Hݾ�<ÿ—÷¬ÉÀ6¬Tt*ébÈ$½„qÓ¡ˆiº¼�™Ä(g¹Ð¬*{JSóÏœèJ)–q=²~ÏÕ\L÷�÷Ï
CQ{)ÇÍòàºüaF�}+T¨ó{u'�‹üTéówÓÃÞˆ[íJÀÃØ>@ô/J§¢?šªª¡àrýÉô›Ø>}¿2t]¢úų;\ä o]k#¯W¤cJsÒëÍ4AAEH‘t‡ßÈ‹"‘ÁGÏb¿ D¶bQäÖJBë{ú^z¥0•—…D´Yq™	ŠvÇ:Q
×z‰<úݽªd¸$HŽ‚X¥Î%æªÍá¸.UU¥FH³?t¾½VÏÅÅbkö	ÞÏ%iº¤n |s0pQñ~•ñœy‡ç=•�¾øž5/A›²ÏaqäBaŽ	äv¿G=›ì'D2�Dúøoþ|ÿ-‘ÄŠß┡`à�LAØs}È0+Ë@z>žOÕç=ô&À39â!KÖ XûJ_ >‚œl§ºÀT|¥TèüÎC‹Ðæ90†¢1Ω€¹œˆ h–ì,	—~ƒ©nD'Lš$ø莃˜ãmŸ£edåìºîà�ÆsõugÆ}>
[G‹5šÏ5¯/SyãnäßRU
PƒM
P¡ðÕÇßôy¾ÉÙ‚eÎâ¶T¬€ñŽØêC·¯¨büì{¯¬„¨«"^X#ú�§TÑVcL«�\Ò˜µØÔ"¨ª*ŠŸx'¼/äJã3g;Òð¡ßø_¼õƒõ'rÄB‘–/ìXžäü©öóM$\Ð?-ü¡-ÊÇç
°ÿG¼rýÅófÊEäü	9¤…¯ÔÍdßÈÜÈ nDT¥óï7ókÉ^™Úoèõ¶' l�æ ÉI&V?¨hàö�5VÂy9ÓÇçbw¢^?½ßvxÁ°4|l\óÝWÁ 'Ô?S½É†¾¢h8y8)éḣ�„ù´6Ûm¸³£„'¡]	{áÖÐy…Wì*÷Œ@@�o³ù�|䮃év*RÁ;Þ˜
ÅS±Eaƒb�Ô¤M£WO¹þèéõÉ$’Ipëªyžâ¿Äd·’¨eî@OŠ&§ ¡åT4.‚‹ÇÍL!¤ÊŸBú	‰sµ³ŽØ–w¼ÏÀ§�™%ÏÏÝö¾õàüì÷	åñ¿¥UW—Î÷ÕìcAEEE6îþåÏlª¤l7Ôä;Tvþñúh‡Ì´*Ã+»o	ûä]¿<>s”8B˜™xÛ®`ŸnÁé÷cÓîÎ�š“/Ö²Èu(HŽGç6ǵzÃó"t�“úØ—ø/RÏŠi˜s•Â+ØÎÏÀ‹#·óHÓG×8kÉòÛ#*!=Út�¥{ÎÃ�:Bˆ[m ¢h§(~›Ž/@åâØ=Ðç'C®-´Ž�ßß‚j¢©(bB¦ùÙ8ý#›©û_‹l…GÈJŽàò÷Õ0¡x¿­ùˆî¤°½þ©Í/²´‡¼*O´uQ(¼óy»‡‚¼=ö.G/·-ÄP—«K¾•~õFf‡¼ôxúäÂa¬Pâ�C¬wÉç‰LSè¦!sïe@ˆë5ñÎN9@~#œáðrXâl_Ôœè‡Þ‚Ê'ä„ÑC«îÀøùôµXz‡&æ{öÊÔÕDWòb„žöBbZbÇ ¡¢Èÿäûl+ÂÂ?¶xœk©ãÚd>ï’áï¦jBO¯0ýóöÏ=l÷òðFˆžn›;Ôhot(/“ˆíS‡©
cÎ¥"ýâüÕT>¢žúîaQ?‰ë›&�çá‹{	ðNä‹ÉbÒÄCÎD ?¬-’À`ïÛÓ„BvŒ{¡I ™xíÌ6/%é-™ö~¼ƒ:K‰.ô�)õ¢N¢Ý(¿GŒ¯M^Ýž=h)QNlÎ…ø‹îóÔô!P$"~SÖcçé02Iò¾ôûŽ'ÁÛ�-Xë™Ls
ä|COåÌ·C°íúêy¾„*z|“Mùfqîzä‰Àü·QY'±FDTúØF"Éå×
*,%©Lk*zÓ3Ü.ÕFJ¡©
�ÿ‰µÅ`Ç}QÎÅâ÷Þ)¿B¦§5®^‚é{é¬çe3b÷±µØF*¹ZùBYÍè~鉙úž¡Æ«è�ª­úAAJd/YHŸS¿Å
óuyÀ€s¿™{ï‹?Ì~8Í[�ðƒ
,l¯ºl] Ÿ2'ƒ>ê/8úN|¬÷%�É)$“à=g˜¥pte¤ÿW¯ØpÙâæìü
Ë©ñ�çªÏ) ·O$é),d¬v€O°õžÊC›F@ë ²Ô’3RR’
iú
»ôë'æðø98N#Ê%IÆèMy*
Á¸ê£Å@òÅ‚Å�C
¢5¦ åÝjÔ-x=•2pAPòauÆ¿§»@cBŒ‘9ªöÀa)stÞhë÷ú;¸é©4À�	¯k^ˆˆ(œ¾r¸D´Ò-g_ŠÊp³A¿wºó¡TïãÍÃ�Jib¡9ƒ}Kf”(&8µRQ	Ö^#Ö¤êQtk»^³Gß	¿RªC|‘!Ÿtü"æ¢ÖTcÄõ½	„È
2ź’·ŠŒ’`#æÊ=ÇŒ¦ëv±˜
·“) �#T[4çÆòñÚiz+€f‘AÛ~ˆˆ¡¬°iP"qÀI6lÙ+±\00Ntº5$æLG~8Ú1,œpaŸ,èûú§
œC‡±&[Ã_B=g§Üãfµúf}1›â2¾Í‹Ú)÷F]óåíã�ªsçU.‡½ýP~-Ò<ÔÒ4úì,€È**!$jMWîO2j$’Hg°ÛÛïßlõ_p¢gë,qÉ­âé£ã’ˆ|}Ø[J‰çdH¶0Í7àù©D:jO‘‰ÖÈRiŽçK �D©J)‚®ë,²ËfSç^ìÉáÐ࿯±1d†e¢¨×ÌMEûὕ‹‡„ÄÁsL<jÄÌ-cÌß-~8Ff:ñµL H-ÕUUUY%¬6ÚD¦-Fhh
LÕ ÆÆÛ%e Ew�¶£#ÌZ£ô°
ÇaStûc#=[‰âÈ"í¿W~þ×»­Þäìȯ™Ê¢ î$ÊG É[Cjt_0lS.¡˜?
ÁÁÁ·2$
awya@àÊJDr–š-$ƒäâ¸ÛmÐíÚkH�
€ä‘M­E›6Á¶âfÚœ5¡ÉÙÕ¸Ò�·zÜca‰“E˜äpAÞ%Ïk
œUfPeW¦fœª¢ÈʬÃ*°Ã*³ªÃ*ªªªª#*³0²ªªª¢¨¬Ã(¬a›¯y£O¬îî!¨›;D¡Ô�c±”ªŽ1ræ/¢ðY]¢�š!VöVðw©ù‚(szùõÙe4®Œ™òŠ,.Iä©j¦¡V™_’ÅR÷ðŸ�ç9»v0$YDJ„ú}¤!!ÜvƒËZþcm¼ÃñÁ;ìì��n"}:*­?�!m+úH;Û/qE! vTÂ�+‡2Im—~^ÚlŠOɶ�U!ƒòžÞ´º>ïaÇ?f¸°o‹®…ý«Ð&Û[5<…ò¶ÕUåÂOàeÉLƒZh–1îõde
j@
Ó�§Îð<¾¹ší_r‡È
€ä6Ï¡,¿r!ž‰ªüÿ=¸ãä¾<~"ˆœÐ= š*@~ôB"æG‰ÏÏ,¾›…ãòªúoÄò(ûÓ+£
qUf›©àŽHF;ìq´�²‹ÕFô0Ý&¦ÂÉÓq¡:{Ízˆî/ŸÖt–2ßïžBîp>Âò
÷Á¢ñ>>n•MÉïßpô¡éµƒ4õmDtõˆ}�J!·À°9Í‹çÏ÷C�G²ÐùiÀ\£(v‘?‡ìÌcf¸;¢è6_±ºhL¦|«‚ÒÇó©0E"™
<‘
>Þ	ï÷wŒ	<
‚­	±&ßÇ2å`9 Ü’AŒ$�À“È$h	o)1Èá{zg‡Ü�ì:”¥)Ç?î^›’Òl–wfp><ëIÏ[ Ã
©‚?).'IDm§³qì4©½ÙÍsåÓqœ	NMý±.|ù.[ƒs2I$’K¾¸ãT§±Á½¹Ô8¬g”(B¶Öž›tdÚ³³7´$>{5·ýxx9’/3Æx•nd6ò�nTT-¡ËýÏú´d½°>_òÛGK½³ÌhHÊ/a""Þ„^/œb.ž³´Rll¨ûeá6™ÎeȨCaÁÎYç¹1	þ°Xžhcvt‰¬¯Œ.Þ·ý89Ùˆ®&§Ë(»5^9—j“ߺ–ˆ-Ì•*Ôžj%M$ËD„¯m’M}…"B´Š,·„¸Sj©Lè¸l3›—Ô(ÅÎ/%z÷bŠroŒËž¡M�À¸øŠRÞ/§
Þnå—b'�]ÖwÏS4Œ�ÚÞ{çªõß‹Ë°ßã2Elo�Â5ùù}9à3Á�»vMþˆ2™_CŒD5 ¡ü’¶…S±9ù++”ZÅŽtŒ¤›œ7XÔ·ÁÛìåÛ±Ío•ž‹òÆH_ê:xæŽ×­Å;£f€ä®m3¼©¯ððù¡ós7§b3±Ö"Z/tY]†¤bµ�sFΛi¡ÏéŒuü
…sýߌ?z5/G:éÐÐ]wNçôk�GïÓF™Ä¨Ó³C]¸à\÷N]
Ýo¹ßÇ�JÕìSžª’µ€k�çú`DÁ�Θ:
gÙLSY"ñh-lý
2Yá%r'ƒ¦&|#8ÜüׄY¦öóY5¹œ²šçZöÑ ¿Á}_ÙIŧ{AÚ·1ûõí$„�=_Î#ómDM´“C#é.dE§e£§e蜆ˆU+º“³Ëc²,±ÏŸ»w½Èœ$	3%ÙÇá‚×Ùu-h¡w‹Ý$GDòù¦'`§Osaœ¢ñl
}eëmZŒN/.7²–02¢
BY•ôgl+ÓJ™òG:+TmS	}ñê*fn¢–=*bëªG2×EOÚLF�Â'û\¼N~óˆÅƧP½ˆ¸ž¸Ë*‰¤Ÿ¾?·[JT¡~‡-ý‘8=tÉã®R"æ…´£xÜ{n•Ã#´ák¦É�_	U}‡yŠ6Üñ¶‰+&S,E‘om 6˜dŽ€æˆEAC8™ý“.Ѓ«[¥`Je¤ÒUEš‚N謲D¾Ÿ¤°q»¾wN‚§9u=iô¤ÐœØi®�1Ÿ‡•å|ðåÝS/¬<|Õ5*°~ýbóP«$Ñø®9‹þ
嘕Dw±"jq>Ó>Þziál}NžÒŸ-«ç úC³%B&swhú»¡Ä�³´0Xr~rþý�ÂýŠRI`Ѐüâd9Ý��ŽXÅÓ¿=¢¼ÅBª)-äóŸ¥ì¤Ý—$o‚9·OÖÎ~zô¼Û‚žIÚ|”&5³M"4Òòƒ`æèBuya�ŠüÕ‘;¨²e‘k_µp§‰é U J¹îr€ì•6þZ/‡‹Ï3DKÒÈ°‡ªÞÂé±V�o=8õ˜'1æ  û­ûž“)š
ÙËC‹ƒMT1îÕE:¹uF›w
:g5),»vót>`㲕›ñCuLDDø_)O¶ö>{ι۱Ûáð;’0¢ÃàZœˆ° ¡úP;°Æ	`auϹW±õè�LÕ6ªØã}?²³·û‚áMp!…·U7NQËà¾ÐúP×(‘Í™‘J‘UTf¢™ðy—AÁÕþÉT¾Úùk
Ú’·EµKëÌ~HÝèœy•#6´7Šr(p‘ˆsD;6Œ›úM-"BCúÖàÑO…Öoäë¹»“¢UVŸ±
ú–äcòŸ€Ù²ªtxoŸ�³r–B1„ÉIðò]¥ÃnÎЇÄäW¦{°p=91Ñèk3–Õlê
FHn‰!mXôY')«)ø—’LÙmŽ³h[ä¢(F¼¯¡žJÌd­2Œ:/¢èP^´©ë¸h„±*úöDú52ª™*0
ŠÝ@ÅÖ×Æe‰A;!R·GMpk&Ú	f<áîŸ9´î&–·ŒJ[øJG¦Ï¯EÉ	–¶¯Í÷
 Ž´0ªZyߢ«¨áãp—E~<ºN뾊¼xµê‹š¤GJQM±îkêJð–BR“æ@¼Tl4�1ThćÐÍeß®ÎëÈiE~Ó¤±Âû
tÕ±(&%Ó²ú*+HBµ••ãàÞÈ Ö\Rᢞ['Ébá%vÒx…ÅoÔ¥cc/;D_ìd‚Š*2"*ŒÅó”ûÇk’|ôz(xq£Ñ¯G.¾å\-èRµ©Xέnÿw�d¯P#­{�DÛôèô�V¥'Cb¦"ÒEEªîXöÕ¬ŸwrÓiØ¥«½Q/Qñ
>؈÷ØW=8;Ìm‚kðÌâ†D[Äñ,(@ˆÜŠX…âæ¸à���Ö~>Þ›k/ã?j]]íÞ/
8èfê2â)†peQÄg€©Y�¸ã ‘�´X¤hV•ÉX�†
N:0œ©­pXn”�Å
pC�~¼d—8uS©MI]cFëmd¥BKDeÇÍÁ™¼e²VUQ”K…^-æÌ|$ïÒéAH�l—Bœ†�v“M:[øe­1–è~Aqf«©t\b`*X2b*JÐR?C`}Œañ¸WY[ ÂÊAõѹËL�ÙÔS9ÔTaÊã•Ùsâ’š6ù5IÒÉtŠ6]ñÕZ¦-ÞâÈg]
3²ªŸi~8ê”…žöne½!]ø“…'Ý«ORô{Sáiu;Fu/V¸t=ñbþ‰vðR^J³<¶4OM[d’Ö]³/™,º.Œ‘5üzVX¯�äÁk×éwÎΔ>¬«¯ÛËoºè7༻–íŠiCÂ)å&Ä
qvUɼmÝc¼)±’�FtÎô\úm9ìê¿UI³KÈ­vÛ€•ä1¡îôyjß'ÓÝk\å“wLÈp_hÇÕÇì])PfK®’ÕWQ´hZ°9IJE
³ô¸¦*.�nwr›Ï°ésª„%'y]Æ¿¥šÚ®»óÑÓ«Í ‘M¸
/ó6…%«Ã››o|kJëN“pi ºæ–jNM=Ú`žÏ«M«v¶¡v¡Ú�L‡#‘?»h!9¡þÄÁ�-åsM=&ów�5\MqÓ©'	2êÁ}Q‰T[—|ª„ròòxyª•vzéÂŮʪŒyV3ÖÃÛ¥´Æþ…ÙDpðqz—±t5åkÜPû¨yßÆÉîþëi»kË
†®ÛZ¶"œYš¶ä ê³�‘”è ²|±�;AŸîl·ònßE94×D6ÿM]ª2è2�jU¡£	t´¬é¹vÖF~ÇÝmçÇ{Ío¹Ñ¬Â�…·—·¨ûü «^–ö;¢62®J3+H…ƒA~.S–¯ˆ5?8”kÒùÓ;ñ]k£-<ïç ‡yF)ÊsJFŒ¬Âš4²âšJM
VÂ_+ÓÙ¬Í`…@*$„«SÙÞi{¶
¢®³ RvæÕ–çtü‹=ûÅ|å…2ïÏ‘Å]h	¤ŸÜÓD€
‚D'^Á…©ú¿¨ÞòU¦&ª°Ä¹Æ4%öð2µ-YÐvfV×ìˆIQã£9ñ¬!{9éø„4(dHJâÆÝ6HÄZ/Òéq(T¶¢a°ëý’¡KR_]ð†õy'©ù†W¯[53ŒNÂL°b®�YêZµ}\›%°RliY¯þ[‰åÒÔ|՚˄scñû†æº€¡&õ$ Yè#š(“Ó·T‡ÿ“Y
jW¦ÖZ̺jèúrÛ>‡øG±*Áóü=¹ËÀøV¸4�„Œ$’í d‘d%RkžÏÚéìáÒ~�,èiW5ªƒYð«T(³F˜ž"Ï<åß]VDX²Ÿd=ò3ZL(OA¡’ÈEœ0�-Vúæ;Yî¶Döú9¶„C½€ `=Æ‘0ý‹
›Ê`žîL
Äž%Æ©<æ
îCξÞîvßËy:†¡#üõ=öÙËH¹ðßôúe[úÔ»f�rß_©OŒäø·á¢döîç*‹}Opöo…“+Ž-Q¯ŠÖ6í—/Ó~÷i®ÔÕlS—©éÑÍå}×]çòüJÉ>I ‹è‰ñg'
zÍõB&`¡†¿õ™ŠÄêëà-„ÿ)?�F*È!Êûæ1ÓI°L‘äM=ùóreLx•³ë�?aM53§G�¢Ìíô¯‡ò’Œ‚>ÐD)HÓe#p¨¬C¢'h”#A“\ôªCôÙ°x•î*…+äÖÄÎv¥W÷}#™7¡í-@	îé9¡iÃ>G±Õq»ž|Mõœße
ò,¶òõ— ¾\Û]
C�™µñRÚ$Ÿ¿0Ô²¾,#ÀXS‚u%®\—kØ5~f„lRÒ‹TËKvà1wêZ*)Ž•®m£éÊ(j¥"As9AÌÊz�ü®×ûÀ.@‘ûè1ÖoÊÚáÜ,³Ý¡œ(ï1
�Ϊí\à¬sÆ1UÁ[{!˜�ü»p¹M"o…Õ^Ó¾c·Ã´æ¢bTôƒØV¹¸šÜxÃX¶å
´–ý9ö¦q˜Î¤²‘U�¶\ªª)oO�’6@ÙL¹™ËZ͈�¢)ô§!‚YnÕ'púþžm¤“éÀ¥+ûU´&#º)x‡æ7nÁžýƒ
­ñÛ»b†©ë‰ØQGÉšÐǪÁ�`¡„„1 éw$¨
Obíò³.:½­:ødéi`!OëU·±Ó¿¢ò!b¢!£¥rä¦5ÅRõ&oKrÑ0¡”ÕS»3-šŒ§„~x'
G‚ØLj!.Ø&y%ƒ–µÃ±Ø’䊜¢É2³³Qðì9úÖ—�´§$½iHG$°J§4×”;œ‰ž9”wà†²{ÈqúûÊM6Ñ—Á�§Š=~N„Ø•S—&ªKëD³dëqÿ®Ÿ	Dr{®G4[ݸù¢écFz�yîÓ@ûaë·²�Û“è4/F0Q“üš1SiÄÖ™?Çmƒë¼Z›5Ó8Eýs»Q£¢•«Š1\/Ã$ÈöKP½¦Ä
ú˜÷þ~€´SœÊ¬K	à;¹Gµ¨ð•zµù‹æž,Ï[‚™œÆs=3œÑö½ï5ì캗œ<Îñãâ*ª©~+BåN~{kÃmË6DÝ
;ë³™m?¼�ž’(.§7÷1z
]ýÕk•ùòÏ´Ô؆+
¹´„%ûŸ@¥§ž™^4Xcz:¢È‡¥Ž‹mH¡[US•úÞ;ü~ðO(Û\w˜Ð)uÄÌÁdñqºvzha˜ª„‰5Ïì@ùsÎ
I¨yÔQEÁ.®/ƒÈ´GaX—ç~Èá8}¶›‰à¥ùÂá“�ûØ);™ºòØ~%úìç:sGn‘U¦›u¼)*ÄÙÓܬ1+«VX�Ñ&Aþ¯ÎM#�ø�ù. ²Æ9””y‘i³ÕÑDŒ¬*!
PÉŒyÅ䡱üåÑ¡ýæЫ

ËkF&ªyªŸ–Š(Bm�¤?Šÿ¨Ìlª²áCÎb5rS×|ÜÃdº“’¨ØÅåQ…*�&¯ž6Åsç­¸YXîn41ü)gè†c5ͼä~¶ÿQJˆ/Ú¢þ<õù£ë4
(¢Š)ž”÷ši®=µ
ëÕ"-ƒv–ïîOª'KÚ‡gb¨ª/D…—O]/“Jÿµ/™á zuÅ
á,Á§C1íå-Ÿ?"¡�$“’tq>$Ñ	èsÅý/vtž¥¹91þaýÆ7O�e8m«l’ŽywÄù†GQ�e$•ÅŒÌ™Á1FQkA¼¬î�#@›ö
°Œ6’åD·24^Äüà7U=L…Ö§Ê-¦d»…DN'ÚÄD"�u¿œôF1_å9D(&y¹³©‚.š;TPGaåëö²ütÑáÞVøø¾¥¾‹åM	C:øñÈË’C«¢‹X Ï•¨©kl®ÇüT½%ê;ÓrdË9ÖoIYÞ/‰lñ­íÈé\rÂýÓÒO–M%‚ÛfeWî 
:‹ÝîòPeÄ$‘E{1‚åH}*P¿ÏðaÚÖÃEèA0\leJûkõÎd3ÙŸñѪ›JK´dH@„ÇÏéù‰'Œlq‰8¾H_ÖCd_­˜Bùˆ+“Ý>²í!Þ�ÌóÚßQM2¦Õó›4l?ã=ÝÁÖƒ¤�%IÔ‘–õ¢‘�DXšôæ‘@–¿­§/Ÿcñ•òZà°üWQútþ|Çí‡88“{3›¿"”ãƒxBl#ßwøöÀOÛú0"F�¤¤rSõ4`¡WâKÊKgØ$Ò¿kY¤«º¨ëìzÆÓ.Øgø{}¶Ê­ …yÜ/ÐFµH*êýMÚ¿
I^•
ñ!ÝJo6òoŸ¾ù®Í
fÓËìÏ–µ‹ÑÂd>“ù!›aOñbén†ê‹_¡Uϼ”>¦¨­ÝwÓ_ËÙ*ïBªN¸P 5<^*¨(£ñ>¾É‚}¿
즡þu3‹{ƒÏ¤¶
c7+ý5
ÀúX<›Óøž&¨°KËõ–k¦ÝƒÜk�Žà™Ø×lžÓêþL>¶ƒ~øvØÔ×AÉay!&xCžiÆá9}¦<)©66)œ_pŽ¸ûÿoÙ»äiš-Ê„æw™sÔ¢öû±ÕÝ/´ß*Bä­´QaLàuqú¨ò™œs6=·¬ë+ØQªS(##1JèØPb­U`³7ôyK¶!4Râ‚¡z{­Œ-ljCIî.ZÊuldl’n	„À¥—X'2•ç­éî�È›XõqÐÆL¶±@L±íaq:
Y“ ±nHøö(#OCf�FƒùZ#	
ùîkBr!à6UX0q¸µãÄa¾µ£4
3!©ÐÂ7bX¦Œ4ÄPCoFj¨ˆÑ ÛnÑ¥"´¾˜m`5Œ‰
yÓ‰³E[aŠCg.Ýd)‘‰0å£{TZIdPzµrRxüOêï:”|Ž,¾z6ò;`CøòÎ!ii0k91‹øCñŽÛ¡"qäG)vŽ¥Â
@í
%4<ð§hnùüèRËu®
†�X^äõòcD•) ||Ûen}[¨ºÆ“ŠvŸAU“µ«š¶d…Í¢	�uЂáTÕ© ÒÞ�ˆï …†_¨H†Ãæ8~?$�
µ"²
†Û¨g6¼à¿8a·*à”ý
IYÈqÎè(…£*ª¢p­Oƒ1™c^_©}%O±¹¶TPyøŽ¶y³Fö±>ÞRzÙ.§@rŠ™óåz<¦5û+ŽÿG©8uƾsoÞýSÓ—‰i»†5%ÞA²A!®[I]CDKh—¬œüü´¯ºpÍÿ�Öîã¤Ðt):S=^Ãê1èÙÏèýRuVå¬Ì¬ôŸ¬úŽÐ (CüOȶÒß° ¨q‰‹üœ»�S3ú§ôËÉFF²óÖ@¤Ødl*0þ«à«2nÚ§ö1]:b™º°‰�†Ò²Â¢šEÄzŠOàLÇITr âi-0.ô9H¤…Š„—ŽdhOƒF[¦Ç¢•rÎjŒL´ìÊ8ÿíhѽ1“YH1˜Æá§~§Ó”£}`ø,9õÂj×a¥ÿ‡=e×[–þ2}ûp6
¥9�%UåFë´cV¡w5rÏw¨þÖÔ·J<‹a¾Ì5CL
BÖo°ÔOâý4vÙ¯ø‚ð<â¾µCØ£ùäÚiÕg˜ê³Ï6Ô¯ù	³gI�
Ä7¨h{¸¤çÌëúïúg	k>ÞG†4e�·N»éÿ>ÁþURÕÃvêw•›¢((q>êvK‰Põ—1Æ´æ£L¥âÜóL~Ÿ6ÍE)%©*VƒÜ3(�5e‰y‚ê[îjkŸ&¯È'Î-âé)¤²®Žm>‰-ÇÆ„ò®Jø„r=�9ÔýKM…ÎT¿~ùiÛYY¬Ó �Uã#P”!d §É±¾œaꌟšíf®PC‰¯teÑ»ÅíÆÀœË’ÛKõrBýþím÷æ~¨Þ?ÎB�¹`¤¿#çoÂmD]b�„¿9Ç®r�4/EbÔNœê´?š¼v«ú4m”¦ï¿áíå§Tô¡Î4B£`�·Â3-üf¹éÅûg¬áû©
ÓB�ÂOñ‹Ó¼¹¾¢Ž`‰°€—Ê¢˜XhÎÁçÌ2�¾m
™)_-Ué–™èCäá„È(Â&&|Wn”Ñ0øe�õóß'¹'L¸vøpç2-®
YOÙ”-dC®çO¢¥( Ôj_aôú�·Bßû1�qïØ
]-mß}y±ô•f:7\™¢ÕqQ£jùò³ŒX¿ÊzfM‡®úÒ°9­c‰TL�49›œF±”´éüÙ¼¬©¿‘A³µkä]Jª¼¹ODF¾N¤YX¡’BŽêÍ#Ÿ’Š|ÌîlWÌö)±õée_ ¦»ùkd–ÍÏS„~œi~ëGÃØž£ôÐÝ:D+Zo �ï†lFyU'^¡‹@IsÜm¼�Ý'*w¼;½ íKcNGVë&lɼhò�¾ðimDCc�ZAôAg—Áæhýu 0,ÂBhR¨ŒC”º‘ªQ˜ÓT‹8ÿ{=6•š*·I¦‚^`_‘)l¯* Xë1rîhà8 ØZaJ9¤Ôk®îãùŠ8Bæ[Í7;Û™¨ N²û¥rRSõ�j!0\Vå…¹ö8Ø
£1¬ø²n¨þÅýK!/R”õ�p nMÉ­%ˆ)ˆ¹*@ôß¹V§áÜPl�ÁšºTk�º¤<÷y
3=™V—½êâ�ÕÀK‰Љy
Ëì,Z´Ð4¯üvš

¡°ûë�÷ÍÆeq|„)5ªX`/$Ï®±v'wUB	ZÌTÈ:#°û{8P„Å=?BK
·.ÔËÁðØÊ‹ó¹.^(¦�
œ¯êôU­H�˜ƒ-Š¡Ÿ®,é–¤çÅ�‹–Ä¡÷)f$ÅxÆ5-ÅVêÎÍ©ÉzÍ»:ü&î§ÜPÃÃÐUˆÅM¬PMÝpxˆcÑk
І+’‰±è8ÀÏÑ9îM�b°A8¤­±<9ôòßí9onL{$Ú5Ù·n3�Ý«2Ñ×Ú÷‹Ðèþ~ÇAø½
ùäÞ/DâîhÝ$}H¤pÍ°–&iF�µãÑ�	ÐT]Nè¾ÜzòÇ:K5‡ôRó‰YÔ`FŒ)<øPw“7Áу(%L‘o':Õˆyø�HJhjt±Qõm|Š*ÑPƒ2ÈäTJ'A¶Ñ,Ž�ê¨Áqù8\ÃF³z®1¢S3ˆ°<ê~ì¹èp~{n—l¦ê­òVðMȳ†CšŽsqAj1LÞ	$N¸_´ÒŹt	¶óïó$)ßî:P¦®ý°›J…Tó{…s/´¯5¤èà%f ¤h©ú—â±àò(�)ZUähÇ.™�ž-q=c	J"%u9È´­šhtïàð–É!
Ímql …b†¿ç™Zk"‰ F¥ÜUæ8çäô­±[™…¼3õI<°«Å{'™{ú~}g³lþ¶K'N¼ªk×T–‹ô‘µ[×ãT¢'â!¢R¢Žªù¢-Œr@Hþèۦ‡$ÈO³Â¹s.=ôÂ+^dq§E`TÃó[ñ‡ìŸ‹Ôå6@ÜдëÙ\‡'2†‘OšùÿOTÙÞI'5Q'ÑY̦ùÚÖ˜r‹}HÃÁ	ëÊd¨‘C±)`CÎÎrÙT#¢÷êuGá@é”nTùÅVŽ–a&XC“}òþ§Ô?ÚºØpÏ#·¼—t=/§29o˸ýoÒD•‡ÏèùÓ{JFÄ+©çr]¯0æuI�îQ#	ˆ¤€©
JiãÖç]¾GÓ3VÚƒÊ4F•÷­+}ð¤‰éiÒ¾j½»ûs¶¾_…�I`hŒ�6R·mª	Ì¥4=ÔÕÊS9xQŠóŽÓí¥+”)€ê§sj†n–!ë¾R¯åºZ0üìΫÑy0 =70êKJ¾Ÿ°Þ&€:(«�JëxJê{ÂzKÿ]¶F§lÌn25ѶSÒA™›í»ð®•"~5‰èÙ™æJÅUIŒ
((¦éAÏqÓn¨EfÎ05Kô²j;H&3¬rdfAر¾Âx`©Z–	4¼ á©hæð„*虜ŒxÓ™ST ¦§ÝÌ/ž½RšÕ3Tóç–¡‹’··Ñèypù\æL&²ý[õv혈J~"‘u«^%höüe‹ó÷‡uðjqj,�ŒEL„Z}×U®&n寷•=:™ÊFZ!¢þîúk%ÍÕ¦jM'ì–«AUk€Ý†5½H.´<Í<ô1¹õ9ôNÙIwÛ‰n¬ciÚÙ£{f£Ü·?yø_Q�y£5Êô+&-)'I�’76“			2KÀPÎcÂãû?!mzB6M1^eHŠðîwn.9£‚û#Î(&ÒÜvÑ¢ˆõçùΨðšÒ–vBúâÿEÞ*áÚ%û;LÒ¨@(™œÝ;N:T÷ÂÚ°ï@[˜ˆå¾µÓ´á²–þ�iqNÌÖ›¡¶Þ+¶q:Ž‘·5ä!L€B»=8Rm×¥=`Ç0Û¿Eë=?+±è™®t¿=ßÛÅ´“Œpý
¥,¤É7¬IZ‰-jªÙ;a2pÐÎC©¸Zã
_:
T³Nt$o–›­¢ªX¦b*µw†¦þ§�J‘£êú�^éãÆÓE¼‹/QŸLŽ ä�=l`ÔÃOj)®4þwaP\^kÔ¢™�~)�cFy¦œ'tEw"–33Vù6u%v–æ|MMÛ\ù®On–òxko——›Åæ²sîÒk{Á@KÅU›ioŠßEq±Ö„Fèþêå
§–tJMRˆÈ–‹Üô¬HKU(]›�EewSø˜1ZNCünœ´ñ¿s˜ÉMøeøf^è >£´XgTAIÀs§U.ªJP“ �RBOoÈž³á9M4^yÙFódµêªç7°6�0—Ã'÷¬íôñSG
L×¾éÖÜ_äè\( *¨¬kœçq…¬÷­Å¶ùtf†_«“�j)ìSº®§V¹‹•¡µSŸ[z	~YgöÀ˜F1¤Èø‚¡ªq£|I¹Ï–¾Ø=FÖÌ¢šW>ÒñB“mƒ•�0ûcŠNÇ?Œ8>™6paù¬¤„ù‰Â—:QÍ×ç�惢hÑFJË•öôh@ *Oi'£�·³Ðîh˜€Ñœ/YJ%„@ýÃ\Êlh‚ãxêöªÔJŠÀÖ}–

94žúêwʱ¸Me©/qiæ ò›¼HqíkJ泂óé¼×*nu[†¨ùAù¥3ݽ„ðZ‰sÎY{~(›è¤¼‘"‰›GS–ozíïÝ}®!ó~×à0š%mHL‡;[hy$47ðüLú¶™ºhÞ(†=#sËøy`´˜9¾_¼ã6í¶ÕX_›pÔÁútËŒ=?Œ {«c)[-·_ê�
YW¤Á7–	#‚é<ßXÓU²ËÙ>º'Ê!4šB…¦Ÿzl£ÅŽV¡½>£;ÅTé–ŠFZ¨�¦­¸6
7“‘�ÆL‹h(ƒ¯ÉbÐ×ÖÊ’�¨
ÙŽ6=‚¤¹=?hlnˆ»#ZÌ‘³”¯\DÛ¤.‹M˜é©‰Ö=禹®xXó•ê´é;O´RRŒ»ÃI¨¤KiÝ’kt°Ö}dX„™r'2aò²éÌm¨µi*sB2ÁG©ÔëÏâÌ^pl­P½Y¼ÄN‚óq¸µÖ¤½$M([++f:hnO�ø0a/O+¦y3‡rì�bcªBýAHG¡n}ý ˆ“ð$Z+‡™O¿a
‹WK
X3g­ùQ
£>¨Ð°ó¹8©Ýú�ØõvÜ�ðìEWÁu•üO&2¼Kyi�%¬à *)k‹Å8t Jñß¡O„!é{¦Ò[bÊV2¶¡bßùfÚF™XÓ¢<9‚™óå¢BÓ8iâ´â+�yØÚçå�æÎIrŒËJ³=Í~÷º׳Zàzô=�˪ñJšE’Ò…pH�¨,Oiõ²ž»â[É!�ÄÈÚE+ÌðŒ?;ûÒ|ÜX*5ÜSqYìØðõ®êzkŒY1´°T{\†³ë®€íõ‰
ïml´úcZÐÙ®Ã#’k›â�†ü“ûÍOEý÷i~*3d[<žý: m$SÐg¡ëvIVR¢ª¯ÒLyç”>Ëj°ŽßTìl�ÕôÙ*2º�Y	$$$”s­„~lNi
ùš}ù¿!ž­h£yOáÛ{1ÛbÅíÂÆ/œæ›ç&ŒI�9ƒ29+ɺ©Må †`¾ùÎ6�N0�¦¯Èvyž#ôËoäÐi¿~ø†Î¤Îí%·\€š¸;AÊP‘S@|óbõÎÚZáÍ‚Ý4N÷Ò¦Ü$^]eçÝ(,Õ4ÓZÔoÈœ%O„ÕÄ“…’x£E¾bÁÓ;ygW¦¨#m=þßçÛ™åÌoµl¨]÷ë™+HÅ¿öA©è [æ«‹d>vŽÍÎvÔÀ¯ŒéMeÒ
œ“Ðô‡QÆRR8ƒ�3²%øÔFJGÍ])ùV9ÒßZ趲‘�‰œè§dwæ:œ#éûMÇm1•ŠÎÜ>*¥Úq¢3ML0Ðoo¶ªÚ-C—…ë]ÌlVÕê󾻋FóÆý¸‰=_»g4áã§omu[læ66n¬�ë'4£Pì›\Ì1$âÍöéC³—˜ž«N;ï{öÎxÛÆû”¹ ÁÖªp@Adà¾.Oh6˜n×”;¹ÆpÓÕþíOèpÍÊ
®çž
O{æ1®ž';tã»ú³·™¯Ë¥ZºÏC`¡`Ãc§•Í.|PŒ	-JÉðÓB0ʈ1ºûòUQr;6¢(ã˜0‡1'¢îÛS¬k	ÅælJžÏk»1…ß&Ý(¨ŽpÞì~Ž;ó·+ŸY_²‚¤ø¹v¤$�wÅéÏc@öö íœ`ÌÖ»YÍ˼�ÝUOž´Ûæ,ÄÝFuP˜RVjwéݘC�ªz;O³í :‚B¥:_¦+ªJ£¹ñ#ÈèéS–¦;Ì´Ë·F�ÕÕEG•RR«Å§9%³@‡¯É/ãÊMPœ#UU=°±Â÷7ËÇ°Ú˜úöe“é ëR§O5Ïè•æžÅî”)[º¶½ñó9L+�($HÄŸ“¿‘Ž¥ÞçœhÝ¢±àã¥Ü!ž¢»gÃa‰¥»&Èø"vÕËye�þâµ™eÇé�ñO¤ôàcB¦Õ#WØijïrKüÕ9œ
!VzöX¬3šZ™Ÿ¾*Îþl–3$áýÜb2;U¹5—›VçA„Ô™
|Ë6Mù�ÆC)c#çî÷ÇÓ’ÝøÈúÓàþ÷Ë‘z”rI'Lÿuì”*x³‘³ž”($…u8uÃN4]÷,up¿Öð%ËLqêQ"žµ7è!ÉÁR¢X|å×ѸԄÐÛ×µVž²>Ç ¢¨½�¢ú¢hT…ü5ý±ñ¸ÁZ$=Mhvâds
ï<Ä3Œa€Õ·¿UíÙa†/k
éªR°Øiw1¾õä¿ŸŒûrÚ8ÒÿZÄ
¥¥.ê¡#5Bñ£ù«WÓj*ª°ÑWUäýÎy±S§áF"—×Þú³Õ=>Lºµ5ŒcZ~–QPNADMJ§%€á¼‚WVåõgŽ`Ðy<ŒÉ”F„7%É'ÕÓ9«ønaÜtãZî0ShHHH3¢Ø­zL°É
¦¼ü¿çÑ‚“4):2#û’¹">doZ48:†š qØ6,o(\D†ºÔ´14
CÈ@šŽ%йäè‘8ï‹@s,X °½ˆŸ.N
Ðf¥£
AR¬‹Àˆ9éÚlÉ�LJ!Ai*!Dm’Ûô):‰ª 1ÿ;ÅI· ,5ã
ï|tiÁ!1‘1êf+9Eþ‹Y¶’’ˆî�ñÏŸíí0�ôN?L±ã˜™"—ÌÊÚ”wM”`¼>"±&p>Ë·z×íôzdÔ˜ùp7|‹»«É¿Ú½0Ž+zÒgü#yz
kËiñÑé%)®‘˜ª
‰HÆú�ž¹Ñ¥„ª�Ñ×m:�_„EU[bƒ1°nLÝ>ºý•’©—U¡i‘°=Òñ7ž¡FB£÷ÙÜg)–”	ÎX“Smšô]N‹žûÒ¹äÿ©¿ÌšB¡¥`ù‰˜qÇp�¯ÚmTa!‰D§&o^¾¿ÆÊ*LVçÔùhU¸ìãiæØÔùà†È/q‚jŸr†^þ.¦3Â|F/ßÆÖw�¶ð!7>h¤Æd–°PªÚåYzŽ©¡·¨OYÕ	Á?®9|iý°IÆC”i‚hþúè�¬ÑúÃO”.­(åž(©T½AÐ+Óàñ„Üέù²\[J»Š½8ªþmÚÎîì+Û÷U:íû«#�⶛ø§bkÉ:‹
«åÀ�Ÿ¥£áŸTeuíŸ!]Ô{:@—J²03 ±÷ªs¨úØ{o2�m$Ñ9 ä˜‡öíéÇöàà ÑçíÂQ£Nc}ù8bè²�¦A)Ú9ºÊ'"š$ $³‹,)ãXxyEQEQEE5Dîƒí*>AL
!cjÿOF›å¯__Ùo“”ÁƒôdiÒRZŠ•ñ�4ÉAñ�UÝU”Ÿ†-X´/Ãv8ؤ1~yü|ñn:Û¿¹îåÖ”2A³/éJ�V„L÷£L~ˆÏÅ"
1s±hl郩 :ÑCH|¢Ul8Ð&BYŽæš˜Ó�šÌƒPÉ|¹ŒcÈÞ–ÍÉ3µY$Ê'ì~ÆÿD?‰oŽUîå!`O¿ûüëÊk?Bš-[¢2Äú¿
åÙþÏã
@àŠjˆžEOJ§Ö¿J§•GÕÙ�FÍ—±¸{ô9=‰Bs
X¼–àhÕû¾±"jÕ‡Ãñð.žžu[úYë
èwn(­4	"H@"
Ùæ±ÿЋ£�¬”B³:ùBÃ	ÓM+R¢Ô\Ž«:ƒ¹^CMOj¾*@ǧ�¿rãÖ@Þ¿w'oº?	Wøªg_ #¥®1 Ém^ØG-ŸèÅ(Rˆá›\36ÉÁÔäžìqÕ¦í1Ðúì�¯¿]§
r®�>5.áåå爉ÝÍÒéÝÐ8À7C[r+Á5*%bƒ.6”Ž_%&QKŸ¤éçä00‡�4­{ßÄþçK÷((÷Ù¶’z5�û†<§ þWÇKй–a…R¤‰¤‚Š(µ†fÏ8¿WÀù�?]�œ˜Ï],Ù8ô~Zþîÿyòîçý_y$‹µQ%`à”-$DâEXEA9�@B¡D�J"twÿ_��Ocnª>èe"‡D
¤h ¢%qQH(( >îî—çfŸ§øy^‡VP2ƒ´â…2T (˜„¤§úàûŸÈa†>9Ôy©Æ7¢†c�Îågœc…ö¢-ò¯.«øfͼnó°C¤hº¢¢uœö”'GN%¾<�ŸŒLD[Ì‘-m{è–£¶ÅûSëû}0£÷]9´žóEÍrbŸR™ŒÇ+ÒOýÇ7LÃõfœÜ½Íqì毊!ÚR6eD �QU/ÏL‘UÀlX²äåþzSþMÿ‰Ý·ëÄÕÙ·já5á=ÜNpd»õ1šê Á5XÅßšÁ­â’uv�ßo׈‡Ð!ç•ö*7�DÿO7éûù:þß=/££·�Õ³U]_5«*ð†çh/g¶­…½ùã‡o-�^ïÕÛÚ[ò™DD=lŒˆ¨™L8àb‘eAöÚ
5A5IA1–JefYY2ÓSAd–%‹*¡�‘½-‘’I“~Þ³q°Ü&Çy÷­<ƒ:Ä?åƒLŒJ$2®œ5
ˆ–	†8|°”éI4­
,jˆ#X'ð Oó1‡ü¨ÉÝþgÚ:
J¡ýÄÁz7(ª,œù‹ð^Ç?ïÄmÐb@%|›µ£,PN¸ }`‚µ¡§×RYt×_ä8Ll¡ú~»ÂOðÐÙ ?îÏ£–0í¶à+p«h(Šª¼òI�_l�©pÁÐ$BéQ

ÍaAâNŒÐŠ
¨ ÀÕXhP˜GpÐ ˜ Āʀ2«,ŒÄÌ(ªÁÊÉÌ\€]Â&J‘*Ò(RU ÔEU5%†A
´j5•€1 E«#0h5ˆÎ¯øOÂÿÏ®A9^¸ŽJ& B�CHéF¬ºjè%���Øøú¾Èi±’—IwßÚ$PP.ùŒŸNàÚè5Çè[þg쎕þ&Öû áÙ™ÎÞßϼêA!¸�¡Ð'ÌZ%ŽBþl_èÊYÙ'øHjyªé¨~° wF )Dm
¤UÄ
ÅA�¿àƒ½8°ýÐ^“ý
PŸ4|Ä8îÖŦ â4Èw—£8‘2
¥@q`-j‡ñòܳÓzúÃI:MÖ Ü+§¬†ˆ¿ysæoc\ó£äÖtÑê&¤,êO=~³ìÛGüA›´ ¡2ŽÂ>\¾£õ~1©´é¯3‰<˨ĺ"1’•tXÑÛ‹zyžGŸfD7þ#ÚTnmk¦!»«fèT¨rõá¹¾«c±sý0„{|Šu–ê"„û¾Ó’HwÐ4$z©(ƒ÷t˜ûKÿ™&I?djB?×
Á´äÍÈ‘ÐjG?qýv¸@Éo)sP`cºÄ³OÛ^Ê:)à@?L\àLÿñ5‰à¬Ë.ö9‘}Q]LŽa¿êÇ7Gý ·Z€“‚¢cÒS걧A—[�òâÃh(Ãí÷Åå`.[ÏÔ†ƒÁÎ:K5”u;Az:|	9žcë—"?V©ÍTNöø]'aTïÄû¼s¦ƒþ3y@~#&VÃËö1I_¸f•ù¸"89�÷9�:“�1|ìwjJbRÅ^ æA
Ðښ铬TÐ`^>*‚YÞ³
QÜlÜЖ\ n ºs_7Ò0\¨WXD]’4ÏÛU]óŸ·ÙËMiÉý±1Çtª°øQ½þÉKÑÎïöëÜä¦ozt‘×Ù�—Z•Ú]tocùËp\ßØøÛ'¤l°/]�LÕ쯑ǣªc8Å­“v>¦å»9Oñ¥Îð}Ö¶1aÙ+ÓˆNú+äŒBžwi‡êƒDuýŒ^_‰0�7ßÂGÕ/¯åý¨ó&·8QfYDúì™sy&CÝÿojý}§Õ^ÿñQ—ò­ùÉŒ/�œÍ§r‡�î4ÂÀlccÕŠ¤‰ˆq“€ÆV±GüÏë à˜«÷ý-§ekZµR8dXRS~À{ÇNa£}tm�Êkk³>WÕÔ?ŠD»N¨ëýí|hïÜíW{·'KoŸ¯
Iƒy30˜Æy—µRTö�AOmvt2[è[Á¨„8i÷�¾R®ÏA6Ê•žÒö¿ØS†F>˜´o‰K®GE�CŠ?ý<þ>ƒ[<Ç
	 ‰bE!$¼B—…‹”™?,>'èäÊÜ+Xž?ƃÍúPs‘è$B}ýãNØ[†öÀ:Ì tXv
Úô�1þŒ <jP
ÊÌ‹!@{œÆCFw{;LÂ.<{Õ<Ÿðì»ë?*éÀ#ä:è;ŽZqýT”@ø§ˆÚÕx÷iÿ3X'¢Ž
ÞÛ«¿ÐuX?)z¼s¿Haö~ÛìÇ’(çb)ˆœ$ÁoE,UTìTÝ”HÕUÅêf(¡£ØOÒ‰»Æ�o3ze"j±Jðññ–âFñ®_9þÚŸJõx†jêÖ0h#š>~=Ý’Qû¼ß®Ý^)’I) 	:¾ûž}6oå‡aï_$OFݦS{î½ÝÞHzw•{TC~ßÙå¬Ûú¡3÷íù>õy�¤àmì¨Î²tÙ7;‹Ø„F€•8„¹QTñú<"zTô(£	œ!˜]á|M_Ük"€t×±ÊwŒCñ¨qËöµ÷,b*ÿSÒ4ð¬	
ê§øÕÄR(Bœ3A,>$<ôRãó¹œÚ%¯ë>뉽HnŸ´Aã2n)?ï� é3�DrîSôuðoÅ“R4Á¶3úœ¾�ÌÉy.êô»4yä4>7 À’-†Ô� ²6Xn‡ŸmÃ85Áàt=‡#à'žH’)pÜl?¹D±»§  �8×a4ÌÌm3è8\ß>’¾Q#’žúdG,:ÇÕ—²•ŠTzĉƒ¤núTO,xÞh{†Wf.}èø‰²'ÈP€¢Ð´z£[VA7ÂBiLù~„°çº(M¡ÌÎv†ŠIÐÛÐÁnåF%yZý+“þ]9Ñà³ü¤*åá´,N&ß¼+p¦ô{Â�·�°?×�Ù MØ­ûNƒmȯ`!v®qc¯‡À…×r|q†$ïÅ­„ÿ'O·¿í›<ƒWÅîßw ó’eo[ÚFÞ\9Öò³º¹ Hþ~ÉC©Ë©&W±ØþÚ=pÿ=‘1Á×ÞÖû
†Jˆ{Ÿm­ñàð——B‚ œ§(¡\µ[?”W¼£DXè€8HNÓ¨‘ù›> 0h;©cµUH	J‹F…sÀ\A�"�f�`¨FaqÇŽ|39mÃÉ¡TuKÕL‡ #ÃøÓóg­„{ऊë0ºªíe–fQIÃ÷”>(sÀ[´êQcÙ
“¤^�´0EüúyC¤
ÊçSÝrò>ømŽ}�…½Ð®­Ü[<É	;†å‰6cõ�çk:¿Tióès,<ÃøŠàL`áýèfNûÞ¤�ðýb#ñ f
N…4E$Ø;Áè~K�‡ÚQðÑä,'œ¢’1uØèã;Ž3û¡KpùC$L”TµŠÒòw>rzž·2‹³éƒp5þ“,Ï‚ÁÛéi;~Æ!ɽŠE@4½žè;¼ð•C3ŠÊ¢Ö9™Øûn+}é FB$ijýG‡ëÃs¿e›é6ýO´¡T
 Œ
ðÙÅ:`–³Ôt«uË>1Þ¶ª{Eó;Óø?"
džÆ0Þzý¦ºè×¢D5Ð'úÕLÚ¥¦î•^¢ÈÛE%†×<’Ô*:ßЖ�
EV0>ª§óýô	¾/ÖÈ`#Q›4ôðíí¾�¹T: ¿
ä¡mìïƒ_?P÷
¾4M�…ÜÖ¯ðòu00«Rë„Y’@HôŠSù$“§â>-Ý7¬þÁ·ÑÀ+‹lËÁñwq`EƒÂôkÆ
óÆ�!¿Û‹…´
~ €�¦ºø³+8HwÏE Â&h„ÄÐbz-düÑé�œžâb“Ûí+Xxf‡º“ãƒÖ0Ò‰^óŽÒgY$IŸ-ú>é£
C�P™û÷¶MvV	»ã>£uÓëøÒ€¤ç†“v²îÏ€¨-¢(ßcj…(/`áþ)P/×äýT YΤÜø‹SŒAK5áÕ“,Ý…URúyÙáæ˜#ËïÕ6S³döc÷ŸÒ®Ý¾øà5[îs-¿ÖíÛ÷V‹)`8nÛúÅl¯£%ÐZ
‹-ª*Dasâ¨�	ùI`•Ý‚ŸéQß|Ö|j¬™€¯Ôq~Ó.G£D-
e@*Ó¥F †Å'žÆL1±’T©MÝúédÑ_½åcº“$ÄÜ^ãc¢Ö{wòå—ßë…6×k©F©'´ny„£ó«ðÑfOvé$' u0Äjƒg-l¹;±�ã¤GG%±Òp³´©Èí.
>Éþ¹ÏZnµ.ÊÞÙ³4°ÅòùV'<í‰Ìe33ØÑ+Öp{öõjüÓÿ
Ÿ—Çaä"õ˜3�æöB@q
…c|ªjpOu
³Ú~2 î®ìíûèp/�Èä°Pòj”m¤×݈?Ë{º×àå>žW^+ÉßãehªÞ¬
'Ò0ýÛ‡H Hd`)‘ ÃB†3Žzø÷\úˆ}šäÜ)¡ƒ¸¢‚ˆÖí>^?<¹Ø¦)Æ+bÅ!’7×­~‰“ëü‘ªÂR΄¹Ûa1‡0b¯Ãñ‡ÉÎÎæ‚ü»îªª“Ì1ÌõhÒ~Xä�Á‘„õ|ß1àÁžci¬ó–eßõ«‹hžè,|!ç<Ø-Ðβ]	³ÇaÐ~
^ÓéÔÎF¬g™@uÌׇVðÒä„"�”!¢húCJ¦þ7ö¾c,/uÉÚ^Ÿ<Ò·+_6 W"BÿÔì¥Ê˼(\/I|[Œ½·…0ŠBdl,xïñi½‹bÝ“	@�“¡ï®ÛøœŽÏèFÛ!Ûd vç•¿Îþ%Ý0›Õˆ
(¡(3*ùÈš��;ïÚt¼îßÕÉüz²ý(èýVûz¾gÙÛºè-5òj‚¯LüÝ\d”ð‚-MãÔˆs�<³zô¿==Y,]–AíùÃRléêÖoáú|ÎŽ¯¹è¢¶OÝêǾÛî캿rÀHv³¯oºûöjáý9¸’ïëìÏ®¡5–?hWÔI;ÑΡÄÂ0%ú¸Â»|ÞlW�?eLc¿÷6Ïøz%â½[ºœëÙ÷¹¬[—%ö¢¥��‘`øbò'µ&œØ¼¡L:òVH£»þßúb<èT¹v.�»,y‰rtÓ’á[*ªü=Z †Äfþ_çTh‰ >ÔQW…¯ôÄ<÷Özº¸¶¾MIXê_ôèÏRTÞó£cš62{Ö›¹wÆRI
X`åbÁ}&iRs¦E*~¶8ê·yú˜�GížJ!/=}Uhã£G/}G™;käèá}ò 6ª.”J
j±(ëd³ò¢f{;_þÉNœÝÝžßY»¦’Ã2³»^ê÷ê)®ÑrÁ¹?l7U/P2¬õ·ÁBô^ðpQRWãØE6\e–ööxÙó«ç
–d%У®)·6�‚ŽÛaª�t(‘|êDÖ¦.Äçà¥×’ ̤�$¹áö’Æ0VcŸÁ2¨-–·8TSÉÙÊüÓؽ_±™È*m4Ò­Âk\Ž“ßé§_È6�j‰D[Oì-¿ÏèÇì…TÝ“ÌõihÍ°iÿÂæèõQ/eþTÿsåí£ª?M5þžš¾ÝEU•íl!
zVù±Ëز¿ÞÉ=¬ÛìtßÜe.¾wBˆÞçdû«�ªöⶣƒóž›"¼½TòE{¶333~Í-�ð®ÄÆæûø1Ÿør5ÒøK¾¯«»õL?ßo•9¹|‰ÒF¤V8:¹>†ðUVô*5¬¬mÿâµF=Þ+êJôíS]ÜŸl:Ký´ö}PÓÎ"¤‚í´BŠ"—¬í–ÇN€QDƒU=üÙã\¥téœç9ËÙLç9Îœ!Ƶ2¦˜å'$ÂÞc¤bd¤žcÓGj£,Ò©{Ú.Ê�¼=Ð'ó�4>y½Ú,×Yý�‡’Ý”å
ÕX„>˜vù ®“\þ9d«XË;“‡Ù)r^Ës~Õ£¡Kßu]ué’Bù«™¿+ð§âåvfôx6WBŽ
«üW«�Ý)ªÐIUØ¡'%ÑD_Ì�ãâÙ¹+Ê[9wy£“ïܦ%AÖ1Ow­û ©ö«Ú–¯Uêíë+"›Ï“ÖP�鲊H_H/ÚÄΩw{'õ|ŽBgfî6Y‚œ4¶…ïð¿ö(ëк§³ŽRÜÜ[zµ6¼
ñi©D÷yñ/¶Ï¦Z¿ßú=E‡±‹þ‚¼†|È¿šö«w¿9„$Ü Ú�UÏ*@eà‹¶€i‚ÁhÆd"�Þ0rÛ9ê"B²›ëÝ¢p(Å×�m4Æ©‡Ö_O²h?9wŒ¯ä‘”~{'8ÎÇŸ¼çïdG¬ëSHÝyc-evÄùI·¢È]9
!g²NžÖòïíçÌëž^™3ŸXdä7öÛ'š
¶.N†@ƒ1p­V·|ÿ¡Í!ŽWÞÈíÜ­Œ�_q
ÈŒ’9�ÖP^)cm7íkJå7Íb\¤8IM‘Ô­@„4áý˜ž®aŠVæ
�¢à‹Ô9·.élª‚û^ØãHˆs¡åìOýo·.Ñ<ùre2ñÌFâ虨–ÇioÜ#os¶vÌË©s˜«žSWo›_;þ¨²Pì»"­8êÃtå5nÿɺº•*ƒO¯§ì·•;½ý¡»U†Í¾ØA3ä*=KÞe6UÐTiÍ;Tî–ŒŒ†ËV¯ãÏôØŸVÕÐ/‡‡�ÿÛå}§¦½gÈ�Ü0ä!„Y…ffh"@Ë¿”—`‚·Lü€ùΞ¾eç_*Ø°X,¡‹}—†ÀÚÂ0û,É2*U—Ñ_ï(Σf�áÞ«R
�Å
&©J%X9«Uw̯£«Ûî·Èt}4QA@Òæ¬ç÷�,¤§qAâWªóâ|	¬®þ�ÕÖHéoáƒxz¸¼Pæ+ÌØH¹5²N¯Û Ú‘ÏT4t' ˜øŠ(‹Õç³”+6Ε�¶Jê˜9αRª6 }�_MuºýC®ÔŒÇ›ªÎu–DS­/¯èÔp;5“¤¨¢´äágÔVX¡¸«êrCÂØ(ÌÝ�iÕd%tÎWRöÀ�>ÍܳöG<YuNL³fIå ÿj¢û¶ZTUMÊ©{צùiª¶¤¨ú¥yv¶¦Æ·$WBà–U�yo£–¬ Šß
·×ÉÉ„ß²º5¨ÁEAÕzmµU`½“Π_¢øý7§×[û¢Þƒ#Z톓By
Þø›ôÒŒ§p`r0ä,__7zQŠ�Šhë{¼éÛôÒ]Ö~Å;5]Û+ÑC¡˜®è­mèåçîC.É­Û¬:”:Ôy�Ç&x‚RŸÛ§Æ}å¹¥çH·dfZþ€"%fŒ0FT1›.ý(k�‚×Þ,
—ž«NdñŠMzÑ<¬—Ÿùs4ïät;5è“q\è:iB›é±Ò¢(�´lŠ|½�дIœ�JC¥
¤�Š‰¼¢]rsº<Ä„TÀNZ!|©
ùº¬™$â'¬õm!Aõq´åNÿ&&4œU“GŽŠà²ÃÐiú£§ÂÛÑå`„M‚ß)ÐÈ!�Æ8ÈOvf�d༖²µlµ»¥lP2½~‚(l±ÛÕíši½C—6zc%V¤ü¿‘ÚD¾êzÅ_(˜óø8×ֵ̰£ÀióŽÇ'¯ÓêÄщú7õõײš¹7êeðë,îȆJÍòÎñ5rƒ½�U­ù{«}XbíßÈõ–é§áVÿÝMýXSõóè’è6¯í*<ݤ«„šNªÂåÁõIÒ-®‚Ç6´ëÇÂîÑÁR¯‚›�—.cõ³ÃE5Co_»�wíèÜPrbÜ:v.¨e®Ñòá¿æó�3·)ó/${—kÏB”ùÕXò�¥üsg8²SŸ®/´;6´Í‚ô!ŒŽådvZ1¿’�,q_͹�ªÔÓIŠÑTª0TSO’®Ĥêh×\*”‘ú.›Û¡¨p<ÔÐRùÑãÑqn­‰êaT<^Õ6oŽî»»èÓ–‚—“ÙsvPÄÈ2]¢—]›Å¦/-UÁõ³ô�ÕðŽ1˜š7J
CÒ¼N)£È}V~²viœyË,ƒ	FV`çNÉ´T7Íe³;¢EqëWpÌç6)ß­Î%¼8Q'åŠÒŽ•Æ¡!µ\H·i«IwQ"i2©^¿²›[cIì>¬èMMo�ÿ1¥â³?
´,uÇ?²íÜ­¼ÚE‘}u¡n}Yõ÷J-+“óõ²š%(–{òï°«8P®z[Ôd”uW¢©þvu½D *!¶¶ó¦^£
ýÑUKAï¬)ãgÂ>H§Ñ^£”…YþµM•…ª­ÃüèËë¿~…Ó”¬´è(É(ø¶ÂzJ¡O®Ð•³™lqéë¡k#Òd6&ÃÆ7ë¶5©wYeVÕÕ]¯JSqü¶}†F°Òtâ™`}™‡ÛÓÚˆkù»;Éø/‡»Ö��×ÚÒ ­Ž\Îürd�cD‡p 0ÿ"’D
’¡©
6uåu~ûìôw÷kõ›¡†Æ	[>†µ_jÁBå/WÑ’¯�=5Xõ…£R›ˆ%–MSUMcÊIuÖ†ô–Èy÷@ò7/A·ó™þÏG,¦Ð�Ié+´íO«öW1 6®œÆ=ƱÎ>¶¬P–ÍǤ¨„C„¾íÞÃT¯‚îÉù
År2¾'}T
ÊŒÇVul&¹¾¿‡…¥ç¿ŽX)³…ØKŒ1Ò¿¨ðûߺÚüË„}xÊ\Òó�|¯êöªK¿ê‰u¶mÂ1ŒåðÓ‰ó™V½»žkmK¡»õn)2¢ŸW’á{¾N&Òm”ªÏGÃC—œuT ï쇴9<›nÖu«ÛbaØ9Èz xaÚÃy?’ßuõ�ú÷ô�
}�Y$Ýü–§‘’RE櫳§¶8‚¤ÒŒó”dò…Šr�OG¶Wrxùé<å)£Ü¥…¢xø°�fcT³Îߤó,®ÏM¨˜fËÑhõS}j‘$ɽkïa–Í¿\‰û#ã<×�«î<�ANä"0¡J¦|.vS1Mvµ»6ªî–¯a”Zo}¹çôèÓ¼æ\ÖTmðÊ’»&rçvì~Žß¨ùZ•)Ó©<8$#Ë»’G4´»wèv…HUgûÿJH1-ž• ˜ÛŸ˜ÛS®'"�å¤Ô%}Z‘¾ƒ×èK;÷w+<^Ÿ…iMñ�véZŒ3mVòça;ú›k-ncîèLjÆþ�÷B8õQç
04@0‰\h†šÏ˜¬-�ìö&›ÁëM^�€tX§&9ø^zy	?YÇóÞ~�ÊÞx+<tUq¤UÉ£
•jjN­1÷D¨öœ5i¨oqoÃsYÄ$£+ÊÊ~5]åë°Æˆ¥þ;ç"áÔª«mZxò벪h¬;°7Z{µÕ¬Øª‹
½vèÓKò˜ïM=};mªÜjǛ醽Á�yxðßNœ6å¶ìè¯5/ÖÕªZës[S"ä”
ˈ²¯“g1)5jÁêçá²$¹#WN¿
›žÉáÀdèSŠ¯×	hiÑmhmè™àÎ5ªªTŠtezw\ôyzª©òR|p°Naµ|ëíJ¤ú&¬[
Gjp^ݦ?’¹`âô†óA�”S¹C}U|¾xÇNEê¨�iÓe~A6#}v¯iWÀ×u‡5ýbYÑÊÖx'1™ÆZ¾G7‰¡FÔbÈh3 ,
50Œ„KJ÷�ÞZz��}è4L½Š©Ã˜Þbªä+$ç�û"”EŽÁÇT:u‚®žl+�'»õ¿Úù…^훹üïä8'Éä'Sî
õGê‚ÔQåxl랺(£¼s(E.ÛÛ†â'ŸO¾u£·
åjú´°M5,ŽÊ»á	[vñ(;Cßu^¥}¥¢}W£¨²Z™iû+ÒwÐQ<æÝ‘ÃÏñn™xýõtíð^J)$q²Æ„WEû;h…b¨ŸSkÛ�Gˆú±cüã¿�„9º|8•cLÂKúp�I	ûŸßñ®„çŸaLIóW̯š›ZØ'¾™\¾¦ã±½¬ç�:VO¯Ç-uÛØØQÉV�†‰d¥ÆÐôB±Š
Ü18—Üž3+*Ñ:1�}Ú
E$�Ç°àâjå­=–±¡IöjÃR’KWÓ"ò‡~ï-BÅMÍΡ5ò×üW­O#ÛwG¿o06ŠêÚô8µZnóÓ¶[?	º‚×
÷}œÕÝGt˜í�*ýtGRG4r.þ{Ÿ£Ó<¼–øuìÑälvPžâîÍÓ|´:™qß¡.WmÃ
6Gï0æï‰7›-xxL6'1:Ÿ£ŽQ~lrŠ‚€ ïý^žÀõ>O7ðáº{5>Ó—µþÜ�aVü^UŒh^¾ˆ´?èpeèž«5uŸ²]Æšª&-såÐ(Kg]"Z¹Î£X¤üÚN4SBŒN�v�7rÓ¨‰§?^ÏU\æ8ûAϧП‡Ÿ›ÃÉUpüqXdº:
z÷mÒql¹ú.ËæS�õñÝrhß+›ßTùŠÈ’ôÉ“å£c§JËãð$ú”5P ¹‰ˆi¬£ª½�ƒý;çvÖÈWŠÙ¡ð4Ó,p.�×eóYE‡YaYö"‰ç•äíP+1õ½ÀÅéÖHtEÇtåaýjB‘as(¢¨wÜȵ“…ªüÕXGC‰aFUËKgF÷®ïŒþXÃÕì8X‰Ä¢¯›seŠpþ(SÂ7rÿ4.IÓ¥RòÚ&·¼»àM„ˆgÚøÙÂVr~þC’TÐR”ôE¡1ïÆ0_RèÂûh™²f]1�n“ɉè~ºvÐõ·—Ⱥ ÍÈ>Î{÷Aðä¦PïlmÝ>Øø59öy
^5tžjü?{wù¸i]üÈèÔrÓt<ߧ‡%uu3-šõ¿Zí¦áGyôá*Cáö·„bÿGe†1¶Z]mÎü'4æçÇg�²zž�P2¨ä¦ß.ëût%:�5òæßv³¹úê»ÙNî/O~OË^2<Ú%‚p_®uÊ®é%^›eWe÷™¢„öKñ“&§ƒY^PI®üqm)æ퀢KRà¶)ü^®7¯S”†‡Ý‹›ÚaévmÞB1�Ì`ÔXڢƎ­•ìÃËÌš;ÿfÆ.¯‚ÝF�³—©Iø»]•âÃÙäæ§Ñ´åáIJ¯’èx\÷õâ:V©ÌPɾ·þnRý®–ª·jÐ2�ãÆAåo?!î×ÓÕ|ˬƒzé­Ï1Ž%&ö­1æ(ÔZ\…‘œç–˜Õ_UtvÒéò{Xª³Õ~È㹺H¸„Q­«{÷èŸöð°ÓfÊÈa\’Â;Ë7õY¡LãAÎh©Ñu\¹Í²šÛݾ­7NéÙœ÷Ùt'¥|Ê[“i]röhÃM­/iX7˪¿"«iMùl5ɵèÁuŸüc©Õù˜áåG{ã•E‘)Ɇ4G÷_Ï:ŒÍôì–j{T¿>·ÕÜÇ:w犹ù®�_
%ÔÓ’Ï)W†<›v)ÂÛ8–lxOLý”ð¬Ç
µÂéôí§AÚèê£ÎŠˆõa
º¡ïÏgÍdÊH“Š÷¨:Ò“#îh•IQ}™ººèÕeµˆJ…ðcR­èÔ^Ø©�ªUÞKÉ1…ÙBßcéáýŸ'nÞo�Ý:ªq.w[ãi„:îŸìW€­­‰­'>m�RF¿aGª^7ѬÄi„Õzn‹
%¶š••)ßM�UøÛÊ~¥�5÷YôáöìøÑLô3gÓ–öñëëê#ÝÁ›åÝ£ñüÎÓ}7m³MœL=­�7MûѤ¹ÓÃd0œgšè�ÔÓ§Aʲá+Nãx[?2ñ)
rý�fJóMî³`øÊW/Žê5íz¯6ÈU’ÙIäø2mùòt—i²Å¢?—6ù>£]š½‹-…D­ýzžó­ò–‘kSngXö¡Ìa™zˆß”f|÷&Š~?¥Äž5àg
q |"žI‡8vL!««QÛQj:PNÓžCýßl‚1Ú⪪¨ª¢ø+
ª«ˆ:]wú+;”ç/Ïä[(œSŽú±Äˆ‰Ò,õ¤ÿ-çƒQØÑ8?§[/Éi÷dK~pJÀ{EB±.ƒг³ùå–ܧ
�YúO ÌÃî’!º%	�4HQ#%4@1
Ä¡U
SB�RÔ±
!4
,T$QTÕBBÈ!«P{¨µAPÁÍkù—H	&±ˆ
¥&i`¨Â!q€…ÊÌ‚„`
Dˆ(™ ¼ðç-& ’‚!hRXd ¢’$	aˆ¤	"š B†‚)Pb¥*$ªJF’€)(I
`ÈrP‚s†ƒ÷à2¢‘i˜bù¤2r�a‹AHĪSHÐ�TRÑ@ÕY™D¨Ð„B„ T!0“%9ÔÂÂDP¤IUDP0Ñ$B4©Q5DÔ¶±2i¦$h¥JZ€”	ª
‰IJ!)‚�’€¥ˆ	š‰ ˆ‚d*I¨„h¡)
B8²ÑJ¤E#RÊÒP%4�%#@V&AJ”�‘%JP%-R²�
HBP”ÌIT…DQIPBÅI
#I@44Ð’�4ŒC4ÄPÙŽTÍ@HÒÔÐÐR9ÑJC Ð…HÕ¨!Y•H h!’†¦f!‰ìfÃ%"TÃÎ8Ä„E2dÌDÌJD(S’E1%Wߌ†„(b¦`"ih£¥f"µCMQ¸�¥*( ’HB%"†"Nl€ˆ©‰¡¢†€Š‚)i–�ˆz’‘$L�¤0MÌÁ
÷N@o2”–h¥–&ˆ�)`šdŠ…i|ˆÈ‚	˜’a F…j�e�9“¨"‚$|ðH a�ÒµJ~ÕÆœ�’‰$  ) ”¡cy‘$‘3D$D‡DùÍ8QFTæY™…U%%�Ô¬«ÏF¿‹0À‡5×@xú¢«Q¦Ðã
ë=Æ>’k\ÙŽ�]HC¤²Pä“ŠMÊÒ%nS¬†hÄ×WÈqÂÿÃôæÈ<Ž
Ä‚PÐaýèÑ¢ô…?Á"¨zB
Ð"(q'²DÂ2(J?¦rÔ‰J�‘KJn0HŠÿ³üwùïúïògÉ°8ÿŸ
í+þˆ@é
ß*#¸
r	Ÿ–þYp×@ü÷#ýŒ¬†šñÊîD¤R
(U·'�û¿@l,�
,'fëvÄ.n§(¤‹`ç¿~xò <À¼2 ¹BȉTu"±
d	…KH�•@ØY6fQc!Æ“w¼wlƒP¤34«ÚEÉ@üÐ8IŽK('8à�\‡Ý~Òã%i\ƒ¤¢a"æ°¡¢’Šª�?çêc²0�â¥â¦$¤7Q¯öq³o¤F$“ƒá$@Ê
dK¨Q4E&¦ßÂA›@Ù"Ä8Aÿ_�»BÄ[Á˜@’z¤‰€{ÁÄœ
˜ ’«
±…Á”ÄaõʧæÁè!†H
f�H	é�ÝüöYùCñ”ý[¾þbX€â:Ghâ?Ñt»¥£XrÓ1úL×ï¡n­±¿Øw`ÑļÿÁãûëtÖJÖ÷1?Ïê€é,›ˆKú'FîÇÀ9ì5û7ôáЈ
øM({~E‘C8=ˆGìûö
’ÂQ@�E'Ϙ,† Â™(�¢„óMÃû¼�ˆ¼AûV¢Å—)Q>ÇA‚ö{ÿ‡€¹ž^#ÅPÒ<˜ýºÿÕýœó¢ª*JY©fuÀ¢š³?ðàŸƒÇ¡?%Jð~Qs‰Û¢õ�Qþ1ýq§ü*ò)^›ÒÇÃM^Zbå;?¡76ÓfÏ×R~ê+ÇVžâ˜Ñò.37oå�„¶ÜàôÌ(³¯V5um:3Óóã¦nò¥C•Oпð
ýõý þ=ÿá9MÕ(ÆQŒå)4§)4¡ˆ™É–̬ì¡jk¯�ýÝɇùÜ]ñ1ÄNØîëÐukúÐÌi0Ò–TSOðé·ú%±ð±•J„‡?·½(O_§¯ÏNþUÇ\ÖjyãLya§ÁwR�mR§?ö…­±jÑ–ÈYU~¶µ–þ«'�UT@»üh+œ(÷NÉ÷y5Mbz²½UTõh:Ÿ‚ù<¾�6U¨®Yò)aÎruÃüO*�Ñؽ“#/OC=t²‹iS÷ù–š^q¢úVú«/¾�8ÞtcÝÌpŒ|´Ýö
œöAÐ÷–¡è�þZY»uõ} TñøxÝÓµeÈ#³¯P›øýŠL³r'”qC³Ö‰‘sî0ì0c¡<¨:l!Ô€ê�ûÞ)	�œK9ºÒDQŸéœ¿ܘj<¼
ÙXeïÒ±<nÚ½U`#"‘‚mùúu48;6ªçfÏq·$	ç-eÒ&)CFF<ø!r*Rk%|�„�R¡éðPkŽ]½;‡Tè>^ï1
M�ƒëè:‹½Pc"ª"€¨"(´�¿;o…úþŸYÛ¯±œw»†£aÞuê}ÍÇ¡ÓãÖ€ÚNÁ¹ØäǨÑUŸR0p
Ň¼>‘*ì€.»49”C3gúŽ*°›yºÒ»emåV”Ъ‡=‡-b›‡Cé^º¤�Ã
6ºHOˆ¦¡xòÿËÜ¿3�ÑÕ
Süùxö_¯Äñà¦:}ë왵*åN[[©é7›Ì>so)¦9sUH{‹éÆ2RƼ.É4Füç–,l­�dÊóy†4(¬1Ë[pg™ èˈ¢Z²¬'§ëËk»KÛ�Rù=ù”Îú*ª©<©%Ô…T妽z쮚,�¯ç�³žƒÕ2–1³ãkÌáJl ÒÅçè¬âo³zöNuœbuÚµœb1›¬ÅÔV.±‹¾þ¼¶½ËÝ´|¿OOXÚ¿5ÿ‹9¸©»¼ç5›¬_®qyŒ]g8¨ŠªÆ1QXºÅâëuXÆ*"ª±ŒTV.±xºÄ]V1Šˆª¬c�L–Já™™™Vi«_°ê£?.©}ªª«çÃêä;t˜-^öD‡³y¢Øz|ÒŒÅïZ.NêL£páöøüÏqð.¡,&ÿP}EkÁfWÈ+òøè¯
ºÖóû½ÓÙFH�!Uc'¦
�eÙ-žÐÒ$}¢Ï¸A0•zO²©CàÏR0ÏRé=ç2>ÝÔÝfó˜ò‡½ŸZÇŒlæ%Í�,�‚³Ò†ïxf.Õ[P,Ëv›T]¶Ýš"mž&Õ4l§Â&Ș¸Ì"±Š}øÃœÔ[:Tr_’kÊå’M%ÄÕ«±šê¥!ÐJSC0™F4�"E(°”Žž‰/y˵¡¥2t1¿È‡J€‰=ôÿ¨ü:óÑùòµç]ÿ3à¥ýêDC_�9Dï†ß/7Ädª  uE5>óï:Pã¿»±é¸Ç¯ìÌ9u¢V…@œïàÐë*Ž<7üŸ8¾bù�ñ"}Æ'Î"}|¦ô–�vTUö‘JuÌÂ'œEBðPP(>Y	÷  Ÿ«–®^§w~{·‚Í“-iÄ+;;.NtQEÍ®×Á_WÀåÝö«Pt§o.fUsâݱ¤×ÔYÏÎÿ+xóûõ"¯ÍÎä&‚¢oAA9®û5Q÷aòÈK=“C~ùõc‹)Jè
„�>ª‚{ 2
�´wT`=À�_òHcœõôã…äùLJI[ùþ~S_”ˆº²laû.¼^ªJHN�¡½ƒ*¨:÷û–.–±r{toÝò|×ú
ü7žÐÎ	¨Aˆ�ÇN~¿°Ñ#¢#9.�É#c¸±ù<ŸióÚ×ñû�ºOp[³�ÉÉâ[o(ÍâSMÍÞš¬5÷ÑEͼ žsovÓ±õA}L< ÷žî�¹r£Ä}1ýe/Ö¿�OO³çô)O•ù‘{Ë—obŸAÞ™VoõS	{HºC
�ç&QÐ1_•9†º‚æö§‘ET[-ðf*DÌÕä,"²·{l™+¹rªáW¼ýšé%%@°. øÈÄß·ËQ望g…"*‡>÷óCO
Ü—+ó§t5œØ£ž£wœÛ˲’Œµ—[�ꨥ|ü̼Jy4jßQ*½<JŒÚˤ�3cá¨�¢S¹O…"låc
r=fû}�–ïz‘¯n;²C¦�œ�P¢Xoú‚M“uúøÜh�Jùj*€s–“èË…TìÓ½3ÅïEÄÁÂ`I†‚»]89�¨Ê‘å™]‚¨Rsq·\jÊ	ÎYÈ�›;ºjØ
ª*†"ÿ·fçäÇX*Þ(0¢�¥[òp饅ò~}OŒ¹}%®t_ZEY'Fjt¹×Dá(ßh›Z¥±10ê’Ù*AOÑ­ZzÐD5sLú2
&‘ÎC°èÕ£Pê?Ó/£¨ðÞVl4ê'‰_·¤;5#Õ??;H¹v"kÀç
ym�ÛÀ¦Û{ŠIš2ܾB$ö
7*—ÂîJk¬w}ø—*%	aË’5û��(…B!~ô=¬‡DA8Ï|‰eͳeýmÖÓ€(xÕª[€Gø[¢³�5i÷iÇñïiY~è[ÒhYÔôrñ¼œÎÜ–WÆJ0¢)ÅŽFeY‘4îVøCol¢v1£Ò§~'iÏ3—OA&2iC®žÎOT:u!±Uh¤3èðöj)'¸¤<ýðÅRY”Rÿ–icìO
|ƒ˜¿ðwÕ[G†¨YðÒaU‘ þŽŒâ³Ÿ±}tßMþ'†Ê4ÑD™Ü,7]×­�ÍŒÅ7…ÑAÇ+ö�›¯ž&gÁ$
xD£	C»ä2*M‚Ƀ8?6Fr?w-“&ɆÍËh±ì�°ÈHr¤öŽ}~£éaª…Ù$2–;3¨81Àp—'ÁÀacÙG’<£ àZã�}jGĤûv̵ÇyÓ¶šƒQ¿ç9|¼·ç³IÙÏãK¤WâÅÌî@±?½1í.@€©¦½¡!ƒë¸³Ìi(é@æíОá(˜[:4ÃMÆÏ«?#¼÷ƒ`?Ï?(y¶'L|´ù}®9þ)þR?¿Ýv£ÿ»áœÍdwzÌT½eEÎpóF£2\æ9ÌjëVpYNš¦e[ÅV±1œf,}'ŒåÞm¨˜O™¤ù­dã�éþ~æü7HçŽ�(’j~cz!=ðµ—ÒÅöþäÛðâg�kº"n"¸19DÆ^¢ñ˜Ìì§WXÉ—yÖ,Í>4ÎeŒë5ˆŠÔâ.LãPãê®ëUÞrêp﬎IœÖ!kT>*bßUª+Jì…4ÏU0±2«P”Ô-NuicC¾“¬«•/¥¤Õ3ùÄg¨ÅÍ–¢±”ðè¼&Tf5WŠ§¼1——ÄÝfæjŠ|çY9Q’î�ç¦ÆfI’ÕÞ²´óƒ2EÅæcU‹œ¼Rù�r+òôaØU,Sò
¥Pr¬JˆšÁljè%ãÁÏòÛ¬UÿŠ’"‰q	®YiTU4¨ÊÎÙïÞše3U×O'¨óíù˜’‚¨(«»(Ð=zõëÿ
ýõ
Z;‘‘�%Œa¥U VA(4 ™§�&»÷•ø‚ª'Iš|„çCþ3þ+G{x¥Aš:õ×ê0ÿ.S?ÓSþJ¨Iü¿£	ûB%ôØl6ô“¦æy	ƒEÍÎþ3Ô'Â@NàBŸË)ëó]/t}”Ãp~Ík`3þ#ý�«ü•É�ò’wt·ÀU{õŸ“`�Èóë{þaf"$aå¥èÍ!0ThÐ÷|h¤ˆƒ=
ªe”¢0¸¿ Yûã•{ò9øŸ‡æ
$U[›ÞûŽ…×0¦ŽC`²¶,šœ‹‹
ˆ¡ãîÄÄaR!Æ™w]Ê&!�—""&/÷¦œˆ¶Y*|Ra¾$)„½ä˜hÄúäÒ8E,¤UŸ§‡cå_©KŸ¼³M–š?ÞŠÕŠqãú~b¿Cê=êXÍr_¤t¹ÈàÔûÓòË%¶,mS|CX(bè;M¦ÃDÞ!ÈYúáÛ¨©± …úʪ"ÑÆ´¦ÃG¨0WÁ~]vPò5Bô
©vÛj·mør:Y³F\Jd …
ÒP'SŽÚC�5©!žèë×alê”q¡FòSš)ÃhDûy.m]
Ö
¶.@ÙNÉ = ˆDÉ`6ÖÇp¥ƒ,‰eÔáBJ(€EoAɳn.ê!ŒèÝ3“ivÔî’Ñ‹Üá�„„±² ZÉÎRÉEâi7ݬK¹8
Íxhr˜ÄÆFF´ÊÐÕ¡‚…ÌÇ<ྖÂ�‰}FŇhOD”ê™nÝòGBhúxs_!Ï!$$~{03plHD;y‰Ër�Ødìhª(Õݼ(8rCWFŽ»?^š¾
—äQÙ´¼""lê�.q¿”å Ça!F€=ü!Ãy„M�C.Ú›‡b6à:ÖQÜvA3!ºŒbT�%eEhm7k"È¢¹ES¢
@RŽL”òSUÆ‹s‰¼s¸0€í>ÄÓ*‘6âlc`à#¯.T²˜äÇíÅ”Æã9€êöŽÁב&»æÙ¡¼0i¹Äà%a–é��Ž?z—#{ø�>3Ýî�ú?šŸÙ@AÌg¨þõ죷ö§Î˜,r˜þ�ÞŸ¨==79Þ‹$‘E�~�U¥"†�D*QR|/³“É3ÕwDô*8q_W³ÀN�]î{DçÉef÷##`Ã*ªª³ÙÞj©»4w�LiTЂ6›÷hè =×)¡MºH8DÌD3Ðmð£P)+Ãcß'	¥¼¸hz•×ÍAQÚ¿[EI*à´ø°²Õ…{ñáÊJÿfã9÷÷øïr[­L/}œ›ônkÎHkg1AŽÂ4NI2šJ¥u¶×Ec“ÎÔ²æ(']ÒJ‹®+•×]^Q·2.V_„¬J;ÇMìCB DÞ0
XLÌ9ãA¨uD:€
B„´{ÊyÉœlPJ‡äž%ûƒm¸EØBI®fx‡¶`rp†MPóò€	$3b©ú“1Ð;ÈæbØó,ÉŒØOBJ`Ï¿žÛõØ­NÆg¬gqÆzj'q}¨W¸[qƒ3@²tA]âGŒPïM$’CRj1‡fÏM4e´›µÚ@‘1‘ú®VºÌ©éËæ#yëÚŽfÑ”ue1››T¯»¿ÅsÛ§L#Äoñ\s;¯jßy\yü¥ù~™|¿|¼‡ã|ÕôËÎZŽb7ô͓ۧt·Ì$>:Á®ïŽÄoõËË|ÄÎ=xc±Âp×Nw|½Ô7«ùÃS˜~Ýzx‰6FDxÍÔï]–1Mä±íÁ¡eJ:7NÇDwå·BG‚ßÊã¬�½&MI	»´«£ŒæLj.YRh^8íÉ}¼ŽøÔ¢uˆ~ï¹áyïÒšè„`é¬SR8Âr¿
È­Ü}G2ÛËãjO/Jh…²Ã:Þ·ƒ"^BÙ²¶îò„dî\Næv0æØ{Öýô»@o�ΖV¹¼¬Ö´3ÂY­úï=RLÇ{Ê„ƒmL?DÆY?¹jT­LZ4õ2è^Ç;\u–…hZÄn¢1ÎFlðzŸvSzt$�O î7œšÌ”Âw¾t_ƒ�†AÇ> ä˜E(/ÑQ
sH·œÌ�´š#9ÇÜÿ—·ßÈí ³!’nÚ�ÓBÔK‘éEõ
Ðîe)žÐ¬D�ªSê©5¹6AWg.o5§‡=éâ-êJwÙm”¯L¤/9�²ëòè¶}UiàÃØhÖº.¾Ì…¶‡ÜñrY
UL·Šm×;�DQ"Âo‚u
|\I¼RÃÏ	[HïŠí)ÚTE
Ê«®Z-¶´�Ú®R¾:BÔKJy'à?¥Ä‘j ‚ñ‰©	þt°ž¡tisD¼ ~®#¹
 ¿qÈ>ÆÜ�†T?j0Œ`LÕ0’œA±zO¾O(=æôš2}DºžÓÀyL‚µ
™®w
a0Éí
Îxœ®È»L»Sžæ÷Lps,tù�Á¤0ó+@‰ËP�H›¦Âq="‚öŒ"ù„™Ùê¤Ë\	ñcå<ÜrwÍ“leÝpøÎDG®‚w’€þiB™ ¯HúüñQQ-Ö|1DvóÓÉ@?Hw!º#(U2£@´ÂJ$$ª){0¨«
T9C-ê¥o‰[h·îñ
³rðDº*"CüvY?ÖH}Ÿ—õÿ61jíoÙ/ô…ÿ¨Ûd­ëEX*�§õîŒJ)$"××ý‹VŠAõ-“4!Ó�¼xBêWáa³°yƒ-âETÿ†u2Zù5¢ŠaÑ€Ò˜!¢U´XD±DL¡CHVAB9	œšÓá¸5�€;Ñ‚è©Z%’”ć$ÈÉÈ£!¿ñYDCVŒÌ$ÅBª¢30Z€¸ÁÑi0̉²¸±ä�ŒnóáÃT¹
.ñ4Æ¥Â(i¢”ÔdjMX:ƒS�º€„ ÌbŒœŠ5†¢ŸÖ—sPé Ü
ÏMðïþ˜5ç™È(2*–‚˜Ì±—,œ–Zˤ™
AI¦ˆ30
0ÂÅ¡i¬„³f3š¥Ë$Á$"(ÿ'þ,
íâÂò�•§ÀÄ¡ÈÀ’‚’Ìl§q­e‹�–¦@d0àI�dR…aDENC8F`KN‹
dddwN¦„ј˜ÆS–0DIf1áÀŵ…pßñK©
…13&Ò˜ä'5QU£EI˜æcŒ”ÜÖs€nå©?ÕjÜ\Xà(ÖoZ¦¿ßéšáŠÌŒ	¤ªL²*ÌÂ"J'$¦*­ÇMA‰1˜�-Öð)6™&³@á9˜VfAûy¢H4fNQ!«
¡"B€Ö8%&AÛx!´‚*TÞdæcÑÒÔk¯–•7ÿdCGM†F™4ÅICI‘	8¹…'ª¬Šff¨ƒX�HÐÄ1a˜¤ÚÃR™1DUzHdS,›,œÌlÅr *Šƒ3�Š!Hƒ¿]YdX‹2Q…ƒ	“a�Vb¥dc@ä´$÷Ã�¬Âi,ÌBší˜ë1(‚•‰ˆ’3³e(
%ˆÌpŽ�™-#JÇ\Â]żFÕŠa¬H$2�ba
‘:ª¨4NIZ5$Gê›ß~þÄõ>ó£Ïþ£ý™ÛÇÒí'FŸ0_åôÅ�ÚÌÈ¿å·¨ãó^ŸöŽ�[Ø4:xn	Eû/h–ň=¯ãÿFa"ò<6/i�×,œ¤,cUÿŽä^o£¼I=�²R¶>_ï?
ÿ‘ªn€¤ú<�ÄHþ�OðÄ?'¹`ÿPS_è°f@ÎŒ£öCû¿DÁT)þHÛýdŠ~P$T€�á°CýtðÁ�µ?Õô}òÅEý®‰CŸ¿úýÓ?Çìÿñe¼¤“h¼?rø¥H›h¡TP\0æþ;kâib ý•��õM•…3)Œ0Ρñ@ƒûž�ä)gÏ9_î­é�÷+àÕ!!!!!!'y7è
Ðç�ÿó6j­j’BQ9±õúÐÄ’i­¬|
hÖç
ªªª"ª¨‹4Y¢Íf²u§øKEDÇ!™^?pú”7üeàžðLùýR`²†!Ù$R“[–Rÿ.…’*\ë¥AË-„PÀ˔7ñ‡3g
âßìÐXÁ¿ù(
9.¾ö˜Swí?»ÍnË!+3½7fY‡•�n²I_ž|Fµ_g	eU`æQ1U¯ÂÔÆí•3	m½‡@=KÖQõùÏ�ñ€x‰@2¥'!Áà™Tø
qÏÁ¨	°n¶ëŠEØg²¢>s2¢4hÍÕDjªˆªÅÌ­žd«­V)½«�_ƒb
`œ¾^šw¼™¼AR*k°KkÑ6ÈÚƒVêª	׎¢ÑKì�u¸¦|I@ØCšlèéÈrpA#"™Ð-ªªñʪ­§Åðñîôô¨
ä�þ{©J«§€‘0õÀ4œËBXÇŠtšžJÂIfŒáHmë•EQTMåRÂ^gSYçÜÿžé�ò÷õd2%¸ñdçgcbsßay—Îô쾇¦±å|²XG†M
ÈkŠ‰¸é₧a€0À|ü-s@àYÏZd@Ñ:Šä;)ðMŒsÅ9ÍŸåÌ>õ@;Õ?Qè;þÇöþ™Ÿö4ý·‰œ]ÔÅÅ°�š�ç6
ÿûG�W)•žî—¤ˆ*ßø|+öû£þ^лE]œ>Qd󫑨‹A˜——Þú
¢ŒR²Ñª:¥*W½Rp“ÍAÕ½õ>ÅÞóW¾mþ›…UT?æÍþ^ØìÌÛÿCì
ÊØjË
®}4{ÿÜ9îÈÓ6›2ù>óÿ»Ã}[hDÿ5MüK¹[EŒÎѽ՛£4’B›y˜…,
Ö̲µœst¬²‘­‰F}™
«Å[´|²!ë{¦r‹}¦Ï÷!>Å”QõÃO"œÔ4…ŸHAT‹5
å9AU
XÅlÔvÞcÅ3Èã¯t¼º¨¼I­žíˆT™¿†„í±ìßæã¥ê±ÄíÆq%—N”…Ç‘~aíÀ·Z�¸Ïgžàñ·ƒ„iëV¨Õ`1¨1±¿+˜ÐGR§`×~Ó°™”ñ¾¨ÂòõϳØn©Ée6—8ÿìÐP>”…F-¶¶Fa"òš]›C"Ž^übTT)ÑÝæN®06Ìä}Ê7¬žÞ6ÍpA„IÆ…‘ýk1ó“ßã
üËþ1G}g÷âþ×(Å¿08EáFݾ³#~DCëetödb“°µ§¦~Ávúð¼úÄpOòìaɈ]F’/	o�~¾ðm6*•
¨ôØ™äqÃÃ*ióYáã“$êdÁä�ækz²÷NHë[«²û—fø¨ •ý”d€ˆä=E>mYA¤X7–ŠT3•Ð~#Ù™n˜þt6ÜÀ‰F—òÉ[õè©à†EƒkRT¯Š÷n/ÕñîÎò>ÒW
/øßÈò`ÿ
	øiWÊœaøKÊS†O)fãD°1Há;õ‡t˜Gªq¨Èó”ý®¦ÌRàQ
‡Ë{[?ÕÓú´kÉi6	óó«¬ðbö5³fz;Ê`ˆÉ;ùg€šÓMÏ܈˜8weœƒ##Xô<¬^–´Ì‘¬]XºiÆÍÆÊH8Ïo„1þ£°_ÂÑ®c‰e2^2äPUJCIø×æ#û1ø:s÷¯¥óÏmìÁ_šž<“â%ÓÒOòÄÙóVp�miK

•Îí{¡éÊxÕW‹ƒ™£"
TÈx@‚8Š‹×mAö”…âúàg¨5̹ÿ1|8~âŽøöše×Ó8h…)AÖ,ï¹Ñ‚KÉ›ÉÌåÐRQ*ýÐëÙ¿ü>¾î¼Þ_/ÕS\Î52§ôDâ^æ~¯˜c5@ÉOR¥À�]­c
jÕAãmóx^ÅîT§<²±šÞ)\�Î[3Ó¿}Í�¨„s"¢»�Ê`ÒÍøªeq–‡-ñýBDÖ¯ë5¶ ¬—˜>¨qÚVµ±c”\©·k‚?Ú÷x¹
“-DÝØN­,Ì1&`uøV5ÆØâÌ÷ŠæŸò¬ô‡)F¯:ãl�±ÇRtÛ²É}Ý÷wæ]ŠõÚk¿×ƶ»€Û5Nž¹kfI	$)*(©¨ Šª(†$íj5˜cUPf±™‚ ¢
‚·q0™Ý	.›¼råêM<ØîJFú…;Ó_¿6Ì,3† e�Öè"‰8yAÖOÖA1›œ¥*¡e—éêg.|] ß=h¹d¦«‡[ÙÙèÑÀ·Vá¾6dXñš„n�û¸é™±NèK£E�‘jé4�8¹ã—nêŠ)8Kž—†lÞXAV$0�#{g`¢~|4"�P@
6ã]¹Üù¶ÁÑ
�»D%ÿ}ÔÁ´•3‡ÅD\f§ø8Æm8›æó‘v§X[…Çe¸×ç@÷ï:½q¿N¦¶ÐŽÆL›™8øÍ›M$%ÂÙ(aYÁâZÚe; “Øú¢	Ø­dÕb[2’²DÃÎH�L¾s¶/ƒqóœç0òó©1êD“s=.çSU„»<À\àªLG6”2*®O·þ—ÿ¼x?Ÿð„»‰Íý�D£~ï®^ÝÓý-÷=Zk�î·ð§ÄßSUSÃ+é…ÙQ>_ï?L¥ì£KÅOáõa·E]Ž—Lk£Í¢'õòS²Ê³„ï,EÍ£þÏô­Åú¸l?wùSÏÿ%—õßOúÿÝÛ‘ÿ«ýYÇBŸJb†ñOòæí]�{íçvýˆžeôžË˜Ñgôú‡ô“";¿7‡± êçº~è$Ô,`7´WÐQˆÂtë}–…4/ÜóURç%¦n‚%†‰P h5·+¾€×a\§|ƒ6% q~úþ:0rºÆˆènq$‰¸v1š“8…–©hŽLKGUd‘E%Ú ¢èqã…†dÕo0ŽæH<}P(H�¡© 
¶Ï,¯¦¤†bè‚÷„AR@Y^{uäƒ)Ñ™˜xæöW«n°Ø»�Þ „nîÄ÷˜Fu­j­Éh$GdýUsµÌÒ…\<ÖUÿSáVstðîî²QG¢!êB !e�a)`‚AÞ¼4/y
C´ì€í4Û,ÏÝ6 í3¿¯e4$&;GqK®©\+ƒ¡N±2I©7¤À�80û{ájX• D-ǘÚneœ1.�¸ÇÃ0͈Ü4¸Ã–ƒ†\,¶—DÝ´iž†D½°”ÍíE4Ov
Ý
Â~IàÐò!2P¡¨5	h $â
ê
ïÃK!‘ZD•eÏ»mÙî,xú›nròȼ¦“#$ÒêOT*kE¼
æÿ݆2ZªI"/¶‚ˆZ0 ý*gÛc£¤Ï ¹x�_Y8ô롃‘
„ƒc�Dp¬DfÃnå£cl{æ$×

´<¹zì
ÊC¡4Ìkb÷[y°31­éÍ5™à‚P�Î&%¥Ü#�ðþجÇɸ6á+V�`ˆ3ñÅGiŠ=3ÿ“CþÄP�Ä7V8@¢ÜPi&2™,ø�ÈÁêÌÁxyŽûHP‘1÷K<¿„ݶN5;�˜*dç£øéáÃ@Út¸vèÉÖ¡Çõ[;UnÓæÁRd"Ž¿øéó�Ô2(J¿Þ¤µ‚
B ÃA?ÛÃø�Ð?ïëÐÅ*šìfƒFgøÉ3Ë¿¯û¸»„ˆ~¨üd¼ˆ›áS?]lG|’EÝ·PƒPÙ¢Àõü;n^H�íÿOÉm9)s…Í�£J¤IÑ&‰|ïï׎21( KÀ5›ž‹Z«øhi€°ªù¾êt¨ÇññÇL¾Âè$ƒÛíë@gäúsåÖÃØÚ‚¦`œÄÎg?B<[è!Zهٶg˪ÃxçÏ�0*[ÀGMEWØÓir
Ô+,£ÁKO T¿Ù¿‡œþÖ)"üa^�°X„"~D±KSõíÉý+¤nŧ´þH¦vJùæ„rh‘Ü`²Ã
ЙEÄ+Ý 0X%ˆu.-0-
ÒÈJa‘)¡
&"H’†•„Š€"‹üY‚QKÓûº?ì]®gK¦Ð`VH˜ˆ– !"éÓ{Øv$˜×]i	*¤ˆˆtã¨ÄVf‘*)B%¢U–¤$»ì#”0È;åâNmÂ@IÆ!Œ‘6*ÄÀS0q$Œ2ƒ!¡8ƒ
@`BeƒD§ýÈÁ)˜
E©€ŠT)F„ª(Šª¢Ši¢¤ Š$ˆ†.#Þc
2Å´LÌ’�_çÄg0™�F!d3„Å-DÅ…$8a€LRø&A5I1$:Ã2AÈ„²‰Ä€�˜]I­Æ`Ñ�,DD!DLT%U™„P„EDDÑP”PÍ8FŘä¹ea’‡hÄVð
Ô�„¸õƒ
c„’˜ÂRD‰HÓÆdTÙd“ýÉ0š&‚Š¨¡(("hi*	
„ªâÂB‡,&�ˆ'œpJ@ŒÃR‚#Pyér‚ŠYXAAQPA4¹.HÌ?öF‚£ÕŽ9þöf`JnƒƒˆÁ”„É0ßõWÇú?wÀ®%|ßJŸ¢äqQPbd¬%Xw¬\¢¯Yþ³ãøú ßÒ~¯Ÿ¥•3HXɈ¦ëÙÐR,ÞBå,Ôª¾ÿè÷]ñ”‹ý„½Þà¾.^+“ùOý‘¶%ŸdqÿWú»è÷×FÍždÜÝO¡GeÒ37Fÿs4äEHB®uÖ©«FðÎ'¶íXzs¸¾Y§÷äAâ3Å”ì¤yHÑh™†g~…‚þ~Výß»N1Os#>ÜÕEo]54ôg>sµ±¢Qq‰‚ÛŸ,èZÖ,Qö¢÷3L�ùY‡Ïéý§þb@�?¤éYïÐ~£@¾ ý$þüëµSºb3µ©àÅôÔgú«Êl͘§Óåø¼j/å"›â6H÷GŽ’dkÙ®þžä2šëÒOè$�‰¸>Žê<¾MAñP((RFCö õúëןÅô†ÏŒ÷ò)
7’ç⪫æ*©Uw4Šë>‹æLÒ&åÍDŽ½M機̃è)úÎäØ=Ê®Çaº©Í‹ì†‡5�ÛG¼ýfÙÞYV"Š'©,9V
J4ŒMpT¸’=°âq­(´6hÐuUg”êÀ÷U«B[JO߸ïÌ_óRk�M'£¬ù}—þ¨ÞV•/OG!¡ó¸ƒÜÀîøýnYþØùv„@¤ðľw¿üM©_õ÷÷ÙÄOvûܾùIòŸ“!}2T×¥�ª&Ñm
"n
<#HGëŶø³øöºÞTu’1¤OŠ[ÙþÈüûÿŒ†14ÑÚJ@òüÝjúzÃ|‘¶†'Œ+Yغu�9Øþa¢1�+Ǽ´�oôŸ‰°6ˆž��·Çú¹“9È{¬ñ?¬s�Û¡Z¿šŠ‘-@PEŸÓB½X÷_ùzä_ß·ù{#ŒƒîS8({'9“Î2}ÝÁ@«³qÑë&�çp{]2c¥ŠU,õõ|�ãÑÇ{ð—»mîç†é}Ã1¨Ûy¬­õ•¶u£È{�SëqoµÞ4DÍÄqŸºì�2á{Á¨bTš÷¾ôèwqæE–ϳŸ`C¼A•(¼YÀ©‘ìBö	*ûÉéy«¤ü~ÈX’¾o—¨·ü/vV-
f[ýÎ%Ô;?Á£‡`g£ÓÄÍø¬M¯&†
bšLf•­Bª�)…ÉH•‚ÔãqPi~LŽ_8§ä°h3«–1Ö~ZkBƒÙ´6¦Öü¥Ð‚„b ÷m,Š‚)býBÀ¦	éô7˜XG¨ºz’$�± åÐãDnÜðâ¸`r¤Û¼FüS
$˜ÄUuåß™þ<á~±ŸŽFɹí¾/‰÷Ü1óÓŒ�òØÈ��ÍôU’)lY,Æ&0M‚}a×€ûÜ ñL]ûþ¬É´šj>¾V'>`›‘	ŸØ::˜‰7ÚZà�_ÅkÀ·r­òú9p~˜»¯õ�»>[ï®7Ý¢n/3BÄ;PˆŠ‹vˆ'/*Úí(µ£òš\Ò³}=¨*s°îšm[ïYŽÑÀþ§Csm. §¿6hL›qOCæ©Y‚p4º""@Y)O\ì<ºO¯†Q†(S
[Â	-óËH=WM~¶‚ÈÕÓ÷Ïɬj§î•ÄßNš/.ÏSd´Gë¸P…ÍtÚÝyΧ§x7wôj{+�ÿ_�‚‡
½”‰›°€cYX%îEY¹Œ#6Œ°³X´ñOI©ñÝËàwR¢¾jsWJ=:W8�%'+ÉŠSP踂&àÚ^:ìXla¾H”r®o·àïðÓŽ|P0SG/#4œ�l‡BÛ5Ožo®%áLÞ’‡.D·û)COtÍAÿ%ɬ¡�´˜AÁ¦†ù~žÖÒ«J²�ÁÈÿSU$¡9r°Ð_uv:qfÙ~€îM•¹ì+Ø€v?@Çjú•F"t{çÈÓL¾Åh§Äƒàl4ÕQÚWÇÇvÁ²m …¨ù
ó	˜ÝŒ0˜Tàïã~4l·Kß~TQP?'mÓ yYj¼­Y%P·q¦ØxÜ0¢.Ýßu¯.3wˆÆh|3vü~ÛÜ	‡àó`fbv>Ó.¡6Àwj(Êp®†Ø“ÂUmŠRŸ‹	b×Ts¥qÃ
¾¬pèÆØšìYÌ­—BÝ(Y@4ÞRÄ}5Olhµjr�L³åïÇm3bj;Q�±
hê*›6) §—+0\í€÷”þnÔð¨£ÿ{�*‡È €–Îê÷´£!7ŒˆOgBx¯}¡àÐÝb\î¶2ÛËlÁtëÊ„2o}r­'_ñ~3âq�3Î�aút+Ø”UÀðx™fNPÅ�ÃjlÒc>óõü¹Óü?o÷NgÔd8®î´ŸiÄcá_Ãæ!gŸ¦q•7€ogó�³x�
et¯ÒDÿ˜iaÆþ¡¡ü´Ûƒwõí%¤¡¥æ$¤£)L9P7ôÿ/õ|6ø€c
°_šÂù¦Œ‘ï‘ðƒG8D‡ê‡J¾ïË¿ÌqåÙ%ϳ4Ñç¸9™¬p¡Š¡¥Cu
T'?Ž~—áú‘›móš™AåÏã¨3�\û¿ÀÀ™C0#¨¨Ÿ‘ë¿ùV‡ß(âØ¡{Mœy6i´? 7»ÇŽ>ó =âüïäïò`ø©÷š3¼Iˆ³ÄP}äúLUÿ%¬ü>ÛÓê€�t€:Gt
Û†ä%DùÉû><›öÂÿ-±1h_¸Š!„EGX°ßjĈьŸO!'ýú7s)ÛÖVÉöWV–lwFÞ°Eucò{‘E³¯¯¾Ò(C·ÅÑÌ<¾ß AŠ–L,º–ú&d*së锯åù½}.mŠ›Öå[•;–ž1sî¤GŸÇ§­}{[^^²‘mUEcB£Š"™ƒlӥˣ¡L†ƒ¦÷ÊÄ%G„?J”
°“Ž”¯XrjöÎdJÆhyI»ÿGº­÷Œò´Lï”òDÿFvDUæ�Àæy>*¯>ÜÌçå%-{¦ùD>¢Sg_i1â'DZ‡>õ’�C*þ¥^n
"_öÚ§Óú©³/¥X¥O¢(ðÿ§—çèèõÏÉôÍ€så!	¦ÄúæØùÇø}“Rý°X:*À„‡†š®.ü–æ.ÕæØEº¼”y¡nK	AR¼©’ou‹ó|]´=¢ꮕé8ÓøáhH
Ô@�uñ–öS#O9âA57Pž¨6ГYòÝS3˜’¾^ƒÔDÍ`¯6֖̱OŒ†ãÞOÛíêcC³®�ÂO+€…âîV,î¶“ôÀÉB&ÿº�Qâølý¤hˆ›¢œx}ŸŸ­é!úaÑÏ\ëË6mËQúÚáé~ÎlYüð'Ÿ‚ñŽê>3苯óñtY„þø~1äE$(Š)Ä6�ÔèÄŒÏ>ÿŸ®iûU
Š!H)òZÝߟ֌äoeÎ×o²®Ô¹º†þÙ!ô�w=q.O@¬Í:?VVßFBÈeêøÍPñàÅ7UÒ‚âÿ�=>zKz²±†™Êø‘@�´)ýîƒ}
RP¢¶Õ<{{.¥ò£®AOMZ¬úÛ2=ì›iEµ£é5çªV’ªidqÒôÓ´³ee%9¸`éŠw:£ö­Þ~1ñ)S5.P ÙÀC>çn‚é•;éñ¶Œ¾Û»m‚U•¼Cý>Èö{b(K<í_=\̾ø+{åøÖ¶ÆÂ΃&%DE	h�fxË[¯¯—bW$A�®›WX<®Âm;©VGñ7
…ßU«Wç™>ý¾6à`�d$ÚŸƒå¯mûøåG‡hLBa©:ØC¬â#‡{Ž<×�õG
ÔÉbCùT
{7ðÂB&Ø;åã�ú·rÆ�_Ÿ#kKÇSŠe«Äãe!¶!©;“ÏVWeÓø›FWKÊ
YòO
”õJpŠÝ¹Ñ
%1Eqj÷ã£F©ðÖ¯–Šÿ˜Æ.´ä¼È ¬ÐE¡’ZI¡Lk'n>„qȽñÔ)ìB%߃úNH%«xস´­Kš5ïΰ¿�ˆ‰¸
×ïÒÙݵ]—s¢šûÖν¼O¤£•"´Ç²úz¨•Ü²>dÔÀÌþ:e
­æFƒR%v[cTÔ.Ud«a–HóDêÛ®»
1É §;±’ V£ê,|mÍïS=Ä\‹ˆ¼³Õ „p˜ñ±®#]_�òwÆ·$£sR^ꌔ֜ñFoÄQ}sq/O'¯^]fRÖyJf‰Ãnu½¸{Y”u‹z®¬OwŸðò‰8JAü*¼!{o!ÏÉÚC†h68Ô¦¥Â\ÆåYÑö·?ÃÓaG[Üù3aò“Â…�ÜTüÅâ¨|¸U²„iZ:U(»
½ŸU¾˜ª~§LH2)�LÅÍj‘‘»Å÷#Ÿ´”'”7a9´0ä_#èŸ~§Õï”ÔÏf¤Ú9€¾�ÏÐ/A˜…¿À’H¢«òþ.…ÎÃÀ
Ð;~XlìýrLsÍçåB@�¢—µø.Ô(Çœé!†º„28ýùž£6VDIGù«¯ïaæ}·o2Q8–üС€þ�P™�gXÿ>%)á�ãûjy©©Å.?¹¾³·
ø>Äà¨û˜+öõ{¡ðË…Ué?k«Vöiáqíû�Ð�¶5gøÄjBI¤ü¯èªµÑy4c1V7d7“�i»‘O'OÂeÔ:Ý|EŸ§ ¬åæg,ZÈcÕ)Ãöóçù[
þU­ŸV~^]2Xh¶ÃvfSkOM)KŠeµŒEûœGä�,²ihèÕi„�fè6ª]PÓWYLŽ$”è«iò:’¯…NçÍF_’î¡„
 Âÿ—›îÉ+eo1se¤FD¤’«±<j‡¹÷r—)¢�ƒ]’I$ƒÆmÔjn•™Q�Ïm…$	(f­íP~²¬Ä÷þÿÕ/­qòW²ß7¡Y0ìÚ=:w©´àè!dÍBûecSÎæš�ÞâRDƒŽ�ñÞ*�¶í˜»©·ÞA(¨€ˆL�\÷ãÿËG"egŸ<Ã	¤�Óã­ùàƒHœ }p‚!�“�š<<ßum½[=þÔ&(˜¨(›\?:zÜØŠ‰_Ðߋˇ:tãÊ}
¯.ñD=gïMÙ‹‰Í]ÑSÔÔJ_ 5¤ð>*…@Ð! T¶–cá©™˜uŒ7ñ޴Ͳ-©}@¼—ì…*ƒ¿eþc)£ŸZêhÐ5�éÆyôw¶Ë{uèœL}²Ñ'„½¨ÚÌEœxåcuœƒ%Ï’ÔXS?|Íå¾’Me6FOË.	Jzà=vuÄÕÌž/(*fƒRÐ()UNõø,Å‘6ç‡À
¹n$¯ÏÛßkŠÔ�²ÄOßÑ+žk[dI-0DTKÚ€R>n‘>Î^œ-3f6‚S¦-3¦ÊUnVLatÿšYš{?4³Oó>ÓéN" !Óã®ù($�dWÕ�âÖŽìL™¦Pª"Ào®ÂèA#BCi¬ý=ßk÷z>�¦ñØιB4$L†C�Œ„þ‰92Ux™•
M4DP³5KÁÉÛï–ø¦¨*¤aH’’"‚Ž†RMI>6EÕ$UPÓR@2M¯Õù>:§ømÿã *‚*ÒØÉC5TµUÀðT¤LDY­hªª–"f­¿¾ÿM¬Ã7ÄE4$MUb‰$�hçîƒá£�øåN*´ÎÀâ# C$BDÀ`2<“£gÌ{?,Â?ÓÙÂϠ߃ìãëpgò©Ã¶è 0:‘½}1FvòÒý�ÌDm“-=þË¥ëlðø}êut°ñ¾·/Ã$øO)ç‹ðº¹'�ùÏ8x�=†sUÐØmGp¡9Hz�¿§Ã�Oc2í–\=0•Sýè*&û=6Û4â ¼Ò`o8G®�ˆ2
˜(<>[Œ`ªóCñz¥s,“¢Ïµå
	$’j§cÕקq½OÇŸ®Ÿ¨˜¾5†‡ûŸÚuw�E³õ÷'�ðÇŠ0ª7ÈôCp@ÕSCj+*õ€ßZ8Ô�ñÙ½9Ñ
�¬QôÏ��ùCS™CŸç¤gÚ”V(á‡B~ªÆIÖZ×Á†^‘ì'ŒO“¯«ä)´´J™ ©î ¹w¾Cí´N¸ª$šrx璫ŃNjË=Ô30w¬?L*á^"ðþg˪ò¥ûOÅšÌq#Wöñú$–NÇtß÷ÜuHåQúðž›ôéÎW½ÚÌ™ÞùÀ{=öT‡Ý¨¶­õm�*´Ùû$hEáûü}„j—˜Ó}»U�+%/ÛuÓ¶Kçüu÷ì”x½ìú©×/ŠöMF@ë|3ÊÂöáÑ÷Ç÷Ç]4‘­Pó<ûâ®gxï¬ãC¥ò¸Ãë(×äR§%‰oøíøÚ+.|lÎíü1‡t#f!ÐÛ\øü?{ºÀ0Ùþ÷ï¥üR{Ó§8ðÚôqÖ;T4Z\ÑéD»žñ܆kg‚=W'y¤—pæÖâ²7	
0‡TD¢…R}éÉüIþêܱÓ[ú\~\ee�ÿ�5ù[ˆÚGçCã¿©m$ÐÎøرx‘;/P›åÐ�!nÅ;^Ï€M•ôþÍQ(};dï!$ž¸j™Ë)v�Aí�ú°óù0Æê¸Z�_–àe›‡¤_Œ.˜Ûb_�óU>ºÎù4F´¦4®¥ïSþ‹8×KÂÐ:Nmnˆë \¾z?®RÆÄKoÖ_¼/ò(îú¬X½PÑk.m$©MG-QˆR‰ÌŒR·g�eDþÔV]“xßå…CžaÂS—Av0’|þ�Ü0è¹À}Ìt«”UR©»&‰°¢LåïÐVH˜.ÜÃ¥èâ	~ëæ	=&Ò=x•G§ŸLÃàÊåú«ËÖ„*ã~çoFžªû@½ËŸ†ß
KcX¿n�pÑÙ,»yžU-)»y>J�œ2n»æó¢Žü÷ï»wÏ'~8ßþ¬®ÕãÆÍ´Çkâ‘s†õŽ½4ŽÝ#se;ïàÖ´Ú_äÿÁý_Zh!©@ÊÑÌöY¡I2õÆ�^‘Óç‘:5e-@¦ŠÕlÕ£´ q~ š_'‰X°q‰fµ“œ�‰	®ÖÔàÉ6p$4$’
asÛËæsø�Û3Ó]õíßÓÀè""
€[My«_Åê·}Äñ�Ž+0«4Ya�¼®éù
/Ùq„£I^ 9àY}!&ßUk8f:X¼²&¯CZ†:ã
!¢s_}ë6{øä7ªAšÜâ¢'Ì1è{1oŸWç‹i�KAŒ¬Øô1I£F�•#ñ0¢.¥l:<�;;NŽ]9ï·„ÝEF
Ï?½(&„¦¦fd™`H½–~¡‰†f1}¶ÐCUT
C�J•Këô=³z?7íàz‰»`¾ßG|ùøm6·'’ßrxÃ3‚Ó0ØÃWaÃöœ­ðIµVÑ�¦ã3Oú9£waÏW7æ¯Nœ”ðÚ–¾~;J¡!œ5®¿t¢à|Û�O&êƒ9¼Ÿ§Á*GQ›�¥oÎéBܧtÅÀˆb¿®Ô¨ç
QÖ¸==<¬‡¥½ œ›5*ÚóedãœäÙЂPþp!{Â2uú•£TA
;Ø�L‚�ôÙé#¨CÀ8ø,‹]k­>ô†ƒ—(ðLáó
’üÞO‰Û™›Ôâf)ìÄÊW‹¸®æ>?o¸vÉ»”É7§Ïg\^µGÔ¹õ›’áv¾b»¯Lx¼²æ/ø9
Ì-‡\§Æ1£Q¿ø”jcLAnŸÆ=Èëd¡+
 ©ÄfLÅQaß¡ÜPi°žÿjsF“I°Aàf3ö«�½¸2·2mÓDÉìrA�UŽ±Éùqh¾ÞÿgOT‚’ܲ@TTTNKמμ¬Óe¨…©R΀äW¤ORÐæ2VÅ\nŒï‰í1”)¸Ë¥?�/õð(`Â9e´bÉçÕš£c'Æ™÷(ùnJ÷K­§6•‘•’G	ÊT]þ™Åg)?ãZ‡Zp>2åíè¾ñ÷™É±:Mß— GBbxø^ä7²(VÙ,‡Béˆ
æïÝf´ª	¨èIŽ„9>±Ê£¦ºäè˜Ëd§eªÃBªŠª7œãî¤tï æ¶» ÛQÖøfaàw÷…{|oœìf[U§bÀ»þ­éÞ6ñ³okÓ'(‰ Æ;bÃJ9õ/ÍŒ2äûÁ¯s]ìË$h~�¶GK™îZÛaoÛµoµ++ÞÄn‹wõ¥AîÜvŒ )~ûƒhx!ô,­#¦M½BÃsàICAMRTPì÷G¯¯»»±ïÜD�MùÝ�H|€ÕOÂmå­�3 ‰B*fÒ²\�ËŽ9{«q1¶VÛ+St!dIZT÷ÉÍ× #1ß*&4ÀÌÇ�ÌãxÞ_é^gÏßmc}¶úµÝJƒsÒÅãƒfžˆÞzñÊUœì(n6:ƒNÜß^õ„N§·oçAS�-
Þf‹t'.xÃË W#Go!žH¢Šd²«œÒFY;õ+#R(«1RPÀ•~ç9Ø0¸ónº
ŸZ
žƒe\ǘ·–(éH{÷Õ¹2î”PˆÄ±ƒ¡ë‚3B)¦žW™C'G“®ÂÕ‰eØ¿Åj‹pűX>@�Œ$Ƚâ|Ýš�moôK²C§L[ôÌ�ùpáK—8Ç%¡žÚpm­Ð
3¤Ö|pKë`ÿÍ\›ïì¼$
`¨k�o1…26$	µ�ÖHB€­:%ÒÈ9‚Ìß¡?l�=¡î0âæ2
é(×H8”>`̈4û¿¿ãX>Qçx´ƒc#Œ€BAdE$ð�½Õ®µ¡4¤N¤K¾ß-Ùúsöw|;}œvöõïٰŦfd„:ž¸éÌhá\Ûܳվ×rkZËÄL[è›Ë33f6dÃâoPÕàÛš†½÷(1õG…%¯—
q^øŽ4pqÖìm&_a˜‰]^NvžÃ�ø>œ�³f Ct‡2›/9¦î·ãcÁŸ°þ#Ýã=�û#sµ031™Ýœ¾°­,œÎS¾9Þù{ÙY¹ßœüÎä<ñ,Ìw¹)ì=¡}r¾WY�Œ.ˆ¬F4àaæÜéJˆbGûTüCááãŸCÂR‰V†Þ*]~îU@;%yº5¶ç‚Kò×O< Á,³øJNîsþ㾊Lůæè8ŸJ,[Úe@¼’ùUU�{9àžXwœ¤•ØÓ÷ž1„S¢”Ä8à#Šˆ ªéìÒ!�¾®îËyeG§¾Ø™rÛáý0ÝJÚA6ëÏo�>L²ÄNYßñűdïÓ¡©Ó;ÝÙãÐÖè*Yåýu@+^(ªÜÒË3
5нß17.Ä™œüÑÔÛ_šOª­Qr±
JÞëJí•õ5¬Úc{#š=!y³9Â0}IëÏC�Åó'(Ƈ¿� FÛ>C1j�Ã÷®Iéæ)æ+£cØ/È]Íw\Oš@y ©dq8åëg‹:“¾ÈÖèWPïUÍDÛ¹f ‡NoLñ/˜
àtƒng1ª†ß_ˆï¶ìÌÆø£ž(•Û]íƒìUUÜ_ZIŠÃâÇ[ŠydÅÎÉåïy0ÀÌÇËœcpám3'…Â~"åBöŒÌg¦ iµ½n^±k¸ùðÊç	m¢ÛÈù·uÑÛ´6xn§‹gB’B¡��±Òï:p¦¥U=åu‚ ¶Ç—¶«þ��%œ|:£mž„�¯Ïç™…[xµ·L<‰FS-¹LºªXLò³U¦›j‡ŸÝ[‚&X¶šØÙS–ì8i,U0vT[ž—¦8ÏnÓf�k–|m8boÔõöE=|η½Âñ+„Q¡N9r}&Ú1§nœèóWnª¦žš²¦‹UU¥àôòÑXœ”nžîú趔Ÿ2Š{ùETD}å‘Þ
`a0„Ì/ÕŽùüƒ¦
;²�Éõ'ÇŽÞÈ)lb |Pÿ\vÀù,Tü³¡&`I'Ziaæ>­†‘‰ë#Jh7ÛÓdhõ™Ÿ¨Á¦¹�äÜQ¬6XˆÓ,Nôñù(Õó‘ßÙõi`Úê(Åö~p2Ï'L‹µ
W­®x€82%·3õ-˜k†î­ýóäÙÑ_~}šðŠÎû!tì`E."íS£lQÌÜU5ñ¢#8’éM¾
+ÈÛ¥Sb!çi†òûZÇÜ�0è\ŽGèv`á
‰ïûf·Cp¾·Æ¿kiÁü+ë,`餿Pæ"hp”æh/WÂ�ˆcláêCFGêæèK–µ€×!ü~Ê	AŸ“�K¶ô6>øf5‰£êjoò³î0÷ÓGoGåN‹Œ5+»Ñ‹‹É9„·1EÇ»LÍ�Õ%èÈw"­z0—‹îñΗÈ(*l“&* ¤æë|ã¼ÝRb—ËRÓp…f„+¢‰Gç´ûÃ��e÷ê'ÍK�xéÇ��³Ëë–r‚§•D«D-ؖ̈¤¥™Ó±;X°•©(nÂ~Žý»!<¸SÿO”oy4{U’¬Ù;þîÈy…*ßqΗ2ºSè6‡Ôô%·ãÆ	Ê…C�Ö×Ö¤ö¸Q«yÐTøÙ/¤ytEûo¼-yèÊÞOšižýA×"øåC˜ä’|©¢ò¼þž=ñÇæœ�¹ÅåÑHÓ(¬Ÿ­L&Nû�Õ”FY 2
ÜŠ]µÀ*	hF2¯ÌÖ1`ò
 É$’G à™ßé(±Í~`H¶ùhm_ŸNÿ,·ÝÝnüµ\f&PD\”¶¥¥Y¬ñ®ˆá”žqª—µh›N‡3$ê^qS_Œ!ñ´ÊX2!¥¬ãX	ÃêçKÖ&¶÷$ZvÙf'\‘B¢5È…Ì#+PÕÛÖƒÂÌôgÜ,½ŒÈ”hŠ×{ÌÂÄ€ý��^Öaa6yInÝ.K
Ï,FÇNï¶%Ï°L&£#Á‘3Ý˦íºiå×g,ÙÏ¿eríåbwó¿'’'}
!4bÔŠž¨*W
Ú›FÝx‚"GZÚ›tJy–:èK«˜F¸RA„Ýã#²E0ѳP'bŒÌ¡ƒÞzžù­.Ò�ú¨æãZ¹cxüþêñx­ŠweÊKèq
�V¸�ÞQ¶G!«y3
%_d«4�:‡àÛ4e$Ù…Æåt©ç26ÿ'Ètöÿ’SÕG\k©öcέ!÷
zaüÐ*öœÁ¯Ñ«G£˜¡É÷9
y»åˆÑ�Îfìë®\ôÍn*1ç ¥1¿M·k[¢ëËîi£{½
n¸ŒÕ>ªóÓÜ‘œ"UUUh‰:Ì°Oû©‚-ÒÉ–‚L2iQ k~0߬cjÆÆFS%ËZ³ˆxˆ¿†¶üÓ°�FÚqÑôl¤ÏÑå³ä‡›œ’^̬£¥J&Ùír¹½¨ÐM¢¢~é6‡ÈW5ÕÖ°©Åuqe½áû2c:ß|	9ÎPNvîý!�ÑçÛ	ð9âx:ó.|@Ò	Àç(ü› «"�®ê«BýX…*9ZÑ?ºæ¶*§©~KøwµcS7è‰t¼‹uÐ>èÛ�Ë¥Îqá×�€ø@ð… ¼íùíã=•ÞrQâÝãÁ0£˜´’ãG‡ùå{4ôÛÝË5{àèÕŒUwôîéósw'¡{ÿ2uéc%Cɧ¯¯„rõ)f@)ÙVÎM’%¯Ë…Vö=´Ò¤9O9ŠÔJ/ûFF=cwå`xyãš–\6åÓ‡ƒG`á¿7
úšzΖ÷C„$*Iöõ§Ê
ëûøC¾9xó«©w‰~ƒT9d…€¦kÍ©‚�-%U&*–µª2§2¦�]÷ib t&Éú´¿r«ßzöNçj	Dù²ßásã¾.s(obµDö/JžÒï$·ÆµCÌ©Ö}-Eÿ²š¾á�Å=‚ïòEOj¡¹[‘£ÖÛ¾ÖæEÕúúù¼/ox½P'H‡‹
b˜­ƒhR0íú^1~9š•Ú&>yyþn›Þ�Õ¿ÝÔ{’òûƒñί¬i$½ÈŠÒ£I[Ý‹'Kf®yìqÓŬtøfÈR*>K2fS,×Â�a&eW“”»T±ùg¾ó
5XqcR“­áF2$jSp£¬•³ðæ„x1%KˆuÀŒYnÞáåQ
ÕÃ0Ð3‘0(>t¡²æC5>JOÔÞ¥±kPeòŠ—^Ì,¥è3€�œ–
·ØžÕETUEð¾Žz&9à¡»o_� rLÀ½›qðÐW—ê·$ê÷éaxEòŠžZ;&Òº'�Ä'…Tý3>_�û?�áfxFˆÿ¢tD¡FxÖ»ù[=Æ¡8ïUOUöïì\:!bû=É`¾Ñ¯>e+ìøÔ†³y3+ÙB~YÚ~2Ž¦Oi38ëË~<7îÓfã“_wfïNÿ[›ôZÛ1¸ÃÆ�Ó#9ú.ô ©çþû�ݬҮòu@áí¸Æ{4OE¦}p#Ù•O~Æ�SgšÆ
Âêá�zo·Ln³–t%-�
 ªkjýΈØWdÌê*òñÕ-7îåjyhz²e]Zø°óO¢{_{önÑ
…©q›C‰ºtÔPr)N:ÞO[×¢¶iÙ¡—JÃÆŠµçU]þ\ñËùðý:•�AU1[½û:îÓñ˺áÜ•×	(ª(¥‘×f«¤ã³MÕèÐÄç£DMržéƇÀÑ)QE“Hp•
�ª»ñÚ¨5üÄMË}¹BTrbR)¯LÚcG8²-°´ ÉSyž%Ù‹6¦pÑ…÷RÕFFzë£Ö£eW#“d',.$VIëU¬‰ã=¸Õ[5eý­ézžENJ˜Luñ³lr.]4ß<9pƒêåÓ‚nE$¦jƒG£‡®!%EóÉ÷æÅÊmR|£¢«Ê¡Ú¾1a9T£ñ¬qå²ËD¤3fYXÏâÖ)_ÒÈ}–ýÕªO4¯±sÈ“
se4;ÿ+kç¢Ulø¼bØœ£¬—$š�ýVðJÒ¤ygÉ	Š=­|,b¤lê—ÎD�Š¥‚€ËõPÞ‹O>WNÿ
Òا»«S›;˜AªhFuÂ?-"ÎVlòCÜôtr°´ÝÇg²_Þ¢f·‹ŠíúL\6ÛÌâ©Üª§z ¼ÙWª‹f-Üí&µ›PéRÛƒD¡¸­Íg#¡?K!jý\S/óZú¦ÀÄÒ—0T$£/$¹üÊxÚØ5oÕ6äR}2…¿m-›—”Y8ªuêVNý=.U›ëø—AUÂÛ‘Êo3Ítr>è2�ëÏÉ×ÓøWþÖk„þÄï–øëg§e�áÒtÒo£Ï
¨›	D:âR³Ö3Lm›¥]JÇ@Š!Ýâr¤`)Òî¦4˦BgÈ^P¾AoQÏ0ºTÂF˜Ýf‹fIRÕªʉ3W¡ÈJ.QÜû¡ ^ví)…÷
z—å¡eMÍ}®‘³ÆßiåAI��rç$9‡]‘K­RFÈåÜè|Ìÿj„Û[Œ·üÕ!å­í}e]7ŸL™Ž�À)¾Ï6ùˉÛ5å˜Åú§‡MŸ\aùï�Aej
ÆÞYò~ÄGN¸ö£¬>¹ßŽ6¤M’“(OÑúï#áò}éÑ*hƒÜ|þÜ~9Â|Ì	–úÜ¿d8…žq<þk„�-lñ²uÕÙƒ–¡—�
ñ
&ùW“ã¾Û?É¥�ê=Ðî÷gç;À|¾ïƒR0‰Ë®Ã¤œ“e?).D/ÈÜ‚uFoè¶ÝþK;t®Øž?»Ùü×SÊ°ÝT·ø»ª¥¾Çpñ²Í»”Kó¬æ{‰&+Í•@²l$®bÖaàÍžøBQfœÝj7¢@W<üÐóÛE“ŠI 8Z´Š\ÔE1ÜØ/R†¹5»¼¿gygºêL*jU&
(”nÕ�¡%ð2Sç#{Æjx&ö¹R
ŠËU0WÜÕ*µHTMMsµlšÎ
b¡Jèîjll™…PUšõ«M®^4×dú•}P;-å¼€Jd*s®¬Ϻˆ„ºþP�ùplpó/sJê*é¼ÿŒ#Í
•×–†ÒÍ	·§²·�·=«²rSgémèñjho8»\évLl²·úáVÚ�ºž_z)N¦˜RøºBìye’T¼³HÐ^˾½UÇä²Ð`«åXÙ®Š4åS±{.©÷Ah(’”`YCÁÁ ÕÔ$§_[ÌŠ:{úí­ñ­É6%’–¦‹^C0ãÊç¿¢Bu|µ@uGTž¾ß�¦\Ó:¨jé¿cÓœÍ(RlttGŠ.ÔåNDt´¨êËû„�í²Ø„.ŽdP›ï¦ù	p=t›>º8.:ìb"Èúu|UÞ¹xVmW­&°ÞÖÅ[Ååv¨S%)_Yœ(«§˜Ú]EøÊKÁØ»~;Ÿe±|#Ž÷úa
Š�¥vÁ„�L‰¥PwVXnæqÕjõsÛfÆŽ»5ð‰Ý$F• �ÊE
»&?6-óZjo„žÿ7™©„!	B-Vm…I[6ž8þÔQ+ûèy˜5ª$”Þ sÔk¨Ê®q[Ì`Ö“²V»(vÀá
He<)ïÐ÷KõÃt“•PªÒ³Ê¶xÎz1îpè:**5Dä&+k_6Ói«©“Ñ4ÝŠ-Ƈñƒi!Õ¤JOAš;âå
ûêI-r°Ú^ÇžõJ3"ºWž=¯]A�äp™Ïêa¯öuãÆÓáP”j`:9%Cþ=š£KåUÏ&ñŒç·É!idCDÈQáÕ(µ®X2Œ�Zˆ!òrÀDöÄóuÑòs×®\¨B-£4§¹[âÏßï
¾—¯ƒ	ßñÑ.�Üê/lÝWkÌsïíæ¤T³ÓŒpRH»x¨bº¨�Î…Jiíè…ZúÞõ­Ö‡_½™GVZ•°d|’«R‹ÈL2ÊG®ˆØCÑö±Í6`øÃ?Îî©h
¾äÿ$L7’!1ÖÁ®•GߣŸ‘�m˜?’Îê7¡Ð¤!H~Ç.ù'0÷
MS_qŸU+M®j(¼Ue8´>Pô^1ŠšøSD°ª¸AÏ›:ܳSè[ù¥l<Š�…Žb°µ¨¢G48*P»¶î„R>EqÃFZÆ·’znD™×•F×ÁÒ"Ž(Œ°êdǶ6ßzäÂn¥ˆÜÜ™bƒ¬ÞŠt�Ç·¾z}»ò'“ãÓ'.Ÿ
ý5l§È�rØ¥Õ•Q•›o¬R8Eª(±%Gƒû•ÅÞ¨iºµUGLZM]·hÑ RƒnØô¯ IUG‹£ÿ]⧓ø’åý=‡“e5U­ÃÅÓÒ©,÷"*l_6Æ):þÞí„ÂWÁóëw«'¤˜–íÿÝZC~t©ª è
éºt&MÜ|gJyÅí ˜€rŠ@�¡m¤ö×`1òXÓOj�gÜèA(ìI’Îÿ„÷'tÑÔªþ€AÌË
¥`¥È)Vµ´±¤¡(Qìõ�ôZÕKyá0v©KNdS—È•�h#[H¨ÂFå©ö}Ô;[òظ„êuñçËþâ&ãù4†” RPCQID„
	2K@4E2Ì”Œ€AŒ8¬#
IE±BA¡E	K52Ä°M-"Ax`8÷ÐÅU@êGÀJùÿnÄz	L)I@Æ(}ß}".âöäi?ÈF4Qh§ë?¯"ˆ˜óØÈrp@ÉO÷`tÀt�˜Ù/úÈ
Âu$ë#t3hÃ
ŠCǦuÌ7%	SwbµŽoA©WýüÁ¡"îêa¢ji¦‹ŽÛ
l…(Cº©“ºQ7£‰°¢e(ðHsÆ
ç{c´ˆy©´”duÍZ"f†ˆH5(dC„2–ΚÁ:À&ɤDæTß9„1Á‰I–¯�êS¨WÞÐØE™¸™ë˜V`Ðäši@7­L9"EŠ$Bn(e8,¼ªÃ�`‰)Ñ ¹a�U,B«9bK›@m jlGl˜Å›Š²u}jJHÈq£qnÈ“Xæ@";U7‰¤ÐÍW”å*Ît‹±š®–å&mAFa„è-dS6¯!e#
o
&tŠöºI¢¢Bp†bA0àÄȇŽ0Íà”íMÆ:À7ç4l Ür]VÉ¡L=8ÅÍàè‚¢Š¨ñ“�$ÍiÒŽ÷�QåÄÕs–ñu`ºmx8ÑN™(qŒÕDDäe¦ƒœRÓÒÒ;*Ù³4m
yH4ebk�d‡tž*Þ“;Hm!-É‹@�Šâ!FòÔ’TºC.ë“Q×~8œŠÐþ\y¿£ñŒgMt£}²oëüë…œü`|+þw–�È_!éDc»îQ
%V¢ö‡ó59ùA÷Ý•;rm�„¨¶�嶲BŠ¦ÓŒæXp˜Õ`DĉUxXüJc
ÎIaž�aw‰ÆùÐ`­‘Y\¤IŠ±nY�ÚºÆ1•Ôa¯^Ëì]ª˜-ŒåöÐkÂâwiÛ)g:¬òšáw?2*ª¤‚By
�í¯y÷Aù£X«Uî"éBh{ì>;
¤?›)x•
©$p³1COqùß©ü¦¹y¦
w•!DÒáé~ÎtÄ1­4ž½³pÔ‚DÐP‰ül’À€~À"dD@L@F¿ƒ×úü.²þ‹ûßÏþkˆÚb"°þ?5XYž-ÿGð£ÓJðP(O»œ¬Á@?€(þ@}ohgÁ+æ9¿üGIãŒ!:J$ ÐD6›O7@�iæ;—ëÿ&=ÁþÄ­�Jú¡ô{añù’wçb�mO_Ûþrú¾V*جߑñ»?Ánøµ3QW½Fª¥��'ô,=ÃLiÇ_@Ž$ˆO:ÔÐk„4Àé¤=OÒQgðœz�0Úl%²A´Ž´vwt
¬˜:°Ç½š"ŠllˆoÇŒ¬¤À ´‹Ã[¢kP—–ïóÝ–º¸}Ÿ–?ámÙàƒs˜Œ=x�¹EB
êNƒÉfšXý!Wùh)ù„lΘ$ð	]¸”("á‘›>c»GE”!QCл&Œ·
�;ºhp¦§1ûq•ƒ}[_A­îÙwp²Â#µ ‰9tù¾U¦GÄÙë
f°Ô¦
�Á‘´±Â F€Ë禧²„°n‰ábøÜÞ zªSÜ‚—D/±LZŒØp‰}Ø3Û×Vƒ”ZȤã$½ø2ÃËâ"iÃ: &vÿ!¿LãXœ¡ãm](‘›yjÒ"
æÒsjëÍ­ª±ÕÓÛÝæÁ¢ØÛçž
�w½1JÕd¡Ÿêq}ï~u¤�:&Ý–®›÷ž‡OB
I	˜-hy›§Ð¯‡<
Qn"E$ÏY¬‹ž5VÄ,{~X°¸‚‘CÐï/纋^�¯–µO`1ŒTaÝ5²b«Z<@’Ií8$c;L!É\å4@ý!GpûIGC
ÐKiM§OŒ„#ßp,j€õ üpÞÊB°T̹ÒF6ÙF´ÒN„*­"‹š†Lc€¦µ	•¤ž‡1#CCÔF|¾…Á8#0{W¦Ëè�,N�|<æŒ;Þ*…:SYu,—°[S¹áäjNÁtÑÖº¯V&‡QÜk p„½@‰%)èEÛ¯0½��ï '[…E�{œî®G’†8	×(Q4Á³ÃÀ€ 3[tÀG
XLDDª‡Í
ðlTí `—ƒœ…�@ú}ˆ.Æ_xM)Qy˜ã0±Ü*ÀˆF•€zCÐõzY”ùRKÏiȘÓ2óÁ1�súˆ½çMvá}ᜇ�p�HÐjÄcíÓ›…ˆÆ'd4&•ÄÁÒ&¥qAµ¥ït¡F˜\ÉŽè_Tú�Û0>¤ð!*ëŽHÂLÆŽÈP`¢[=Øo¡†Ä{6‚V‹š`^ÛyHŸ×¨aØyw–»t¢4­Ú²�
*�"úlðúRiX
*"@�ß@ØA�"B< ÎEŒ&¹	G=å†Í‹ÿ‰yQ
‡”å,�À·rÚ‡q¨„$
T˜R…I€ ‚¡†‡®D95@«Žh=Œ#dÁŠ>¡@öwÒ
lM‘O|� ’‚)°!£ý÷lîËG!s�{x~"N�yî§hd4Kð!hÒsXéáXc§w”)B…Ö‰”Ôõ‚íQä[6Ü3°4CMP¡w£`1²!såƒsÓËq¦Àó™t%éVÏB`±hˆPFàBaIÔˆÂÄDahy¬£Az1wšPx‚œœá Á'UÂíª�uƒqyý¾®
°AW�\£#¤­¦ª�H{ÏŽ¨sê†v(]Á1z’I)X�„œ)oÁ"ñÑphúÌ]ðX/Jk§5U/£¬Ò¯H¹]´•Ú‡ u
`”
m':NÙ’%²gu„Âú„@Ï#ä"~a€0ÅðNx+û~š*¾ëš¦b~Ò�CÎ	ûƒñì�ë€ü`‡ØO”?Ô4.YCù¦Dýq
‘g“¾~XxOYMü�øžŒòõD¶È¥lù·J<èAoÐÙèÌ «Ž¥÷Ø8:5uiKàN«7 ØÎdFÕÀTgís ŽûãEšaÀµ#	‘¿6P&¤2aZ}ðGR²•deº¡»Töý
çT?Ëc™|³óë×òßôÛ¬×N�è4|DøµIôifv„r9R©iŠ™ÎŠgb)\<×ÀÜ@„a˜qÁBClUâ²¢&Æ	::œhóñû3ñÍPTKKþåE!ÿ-4”Ó`dAAE
UCJ|dQÓ³°Ì»^ËÙ½ëÄׇ£™9h¶0ðmNÖÀm¥ÝÆ
‰ÊÒ®ÝÛí¹¤�!|‚>�Sâ0äˆ^@]ˆ®a°ñåk£ÈÌdÀ—“á?s§i݉ïÖ+èg¿XÁD4ÊFˆÄ¢„#v	j_`¿‹!–
a�5;¢ˆd!"I€xƒ*H	a"@’bGX&êL6þSM­Fòª€Àª61û†“-Ÿ¬¤T¡d³rCh(¦Ädd
W—$O®|ì%®˜ïêóìïÞçÞÏ{ÂL•24íϸ›�€ý¤Ï(Ý6sG�
Å›r ÙÔ$CzÔ0¼
sûšIT�€qbuU
 ‘$
‚]PÞcYu‚|¾´=^É<“šÆ`„ 1Ù=NN×v0d1úÈ®¢¤:€´¯JÐ*Mzz¿ªè…Ðpˆà"&Ø‚]L€é¤rQ¾X—CSà v
�‡2y
ºQ ÈöMtBTÄñžûô¥†Içcƪ=^·ƒÄžøï}*ªª«zòÁö>¿AáÈ?Ar{05ÈEFÌø‰6Iª@RìÏ]çæ%ßÎg›`úÜ!gyƒÁèˆç愹š6‡�†unŽ¬"�$Ù�eüé6°}çg
	=Òä/Ñ$½	óY@Ô9žzQÈ�.¿zj}“&«qQ¢‰C7Û¤°Õµp¾*ñ±1Í‘Ÿ»Ñø¤’I&#�>M ‰LŠ¯ ïôÜ>™¿¯¬
9b>X ²(Þ Ñ9áGp
žLò2¢:a–”|ä£ù‚á“¢JŠJœƒødˆš*	¨¡¥‚>:(*$Sö2PXœ‡ñŸ×SÝE?˜_©?8wÚ0}ŸÇüÿô¿Ïß7ÂÈyÅã!7“´(‹ÉVçùÇ°¬„Þ¬pæ‡D“$E4øQˆ

ëH‹öþUg²HC9Xÿ<qqb²÷�¼¨°,±‹:wæ‰ÊôòJh¾ãí¸ÿwæ1êrt0ÌL+üb*#aéö��eÌʾo—›ÏæòJ~—òøÀ݉çÁ*¾4:}“Hɲ[>VÑuŒ÷á÷Ãðúê¯ÜÍ$*Õmð»w³ì¹ŠrfUûþøþ­<·ÙÏ�·ã3–|Æí)ʳmÛ8N¾J›†ã1M( 12
¦¤3™8ÍÈjIÇ2¿•È§
I8Å$Ô°ª˜l`²urÓXÈlQ¤¦8ÞçC¡ÌÖta	%Ÿ��¿]ÙÀ`Ñr|ùtÍ,<õ”°¼kCš8BØeS&€ªͱ—GFøqäãE¼Üºñòùwi©´îå'Ħ5Ýøöø?ÓàòN¸DŒHBa †‚f¹:w
¯µ>”Iý.º_ÍP‘°\{fê63É1&ªÃûëùƒzûåPq1̨ùÅæô%ñ��2Þ�<(Œý¶ª‘Š�×ÑLÎ3ÛJP̓r�œpÜ4‡lº°z_Ðd´)Œ’Èm Ž!1”ên$!‰Äš$" ¾<~^žó�Ôt“qÉ*J²6zöý»9¯êؼ2l�ªœðô…ûù"l#\Ï�ÑÁ!¿Ãçæ]ýz�GA yâ’ÑæJùütâU‚›_ÄþH,.¶õ�}mŒîá+ç"#°¼ô¦ˆ¢Š(¢Þ˜xK€x#ˆ¢Š-F�EQE–lÍ�À´qUTz³&‹cõ�êñ3"RGžÞÞâ>4N©9ÅÐ!OtïÄÌøÊ	-A-Œ™8ˆX�ò¦©à­v16t‰É€.©Gyš!¥Ä.ƒ‚,h²%Î|D%QŒDA˜éGyá>a¤¤QD/zc¢fl](	±B�á Œt6oKó@{Ùç&]þâ*ª´:JZ)3DDU¡¡ÍUU�ú3DUUc¹½qõÈ;§iGPµ9CŸBMbCp5Ê9—³pìr$C„zaR
X+G7|�³Od.÷}û?Ñ‘pð,%‹Qdm‘¶4ïDÆ¢~ž°Ê’4R¨Ò4 Ð	0lQ=Bû>RP›	ç
�h0{½qÌ+1§6€�aÃð—•O�t­5LÒ F’
TV•Ä„B€|ÉV X$riÅ•È@ž>P2Âà3SR°RɈ‘áid” Ùªõ9šÎ]ÔSQJAR©ƒY
AÁÀὸ´T´�Ä5DCÄ-,Š(©ÖGkYÀcÁjg£aq™PÃfÈu-¨\¡¦‰‰¦‚NfÌ ¥šÈÀÈ5¢ˆ0–
ƒbTbR¤’…† Ö`A%UIVaEfdAÄ!¢uj( Ç
œƒ"©"‚¨ƒga¢(áI#nHÆX“�o`vÂ2QĨÆ0 6FDCF 	ËyŽÈ0Ì(s0(LÌC È!"‡n`øpÚΪJ‰˜”ÉM�킃ïJŠ‡›d=å¿à:Jž
	èÉêÔ”|ÁLr‰JŸ°°³~?—
öœ7�T¢GÆÜÏ7ã­tfÜñrTRÊdX¹Ó`ó†º	WZÈ6Ž½C
†…‰ ­Ä ‘ì„H
·œÝ•'½Cx⌈’u£}»BËØÃh†ã;ßú‹‰^_/Ë ¯`0¦“j'!é`åV"WaIHö‡
$8fk3~Dìp�&tÅ“NØ…:”
Ò)·#
´pÒp5°aBLF××Έ䙡"šê6çÐ<÷pßR‰WÔ|¼wãFáÂc†^€V h	‚ÁÄËÆÙ	:d�RÍPP¤.�dø¼¡^xä¤Ã€ñ<4„xkq.ˆéUMÇp:ŒÕ«¢Ù¶ È{z^öÅcp–šG2'Ð�	å·ß~�u“$ʈ6àD(Øbæx™�ÚZ,}è:³‰!!i²c™…¢Qáá0Ÿ\N¨©èYîôY)hϘ‹CúPþ_æ’D×c
;B`Å´�¥?`Cðûèø¢Ÿˆ�œƒè³ûb”@CH÷ƒýcÞ�@øáMÇò’(œ"
Hè�Á.t[%�æïï;äÝöüôÖËð=«ÀB Táý.ê>¨·yF\ýß�?ËXÙ;{Î>Ê,Óa
O»3 u‡ìs—á�O-orFÖý»Ͻ¹½f•ŒGâû	At‚œñí6zû7HÈâ\D¡»°3¼™œD~ÊØF0N€š�j*BZÜí…AÏ»hÃ\0ûŽûäÆÃZ%¬VÅÛºº“‘·‘â�›’j“PªB‚¡¥Ð´S‹¬¤oѪ=¨S(@(ÁÑ–1u6H‘
5Ç?ºï³¿M}þÏ£>üžKÍy¶6×t óB
tvŽ4Bèõsv­VG¯ô㬬RÑä>Èñ
§ft�»×lÉçT]­Žêïó(Öhúˆõ×­™3‚ˆ¦…ꥑ1�C%ù™«ò]—·ÅOžáò�qÅ-9ÝÇk¬íEÚØ:‰û�}ów¦¸$¬‘
P€H!âWFÊé
¤ñ!ä,$v3£.ƒYÁNp.Íû9MÖ6jÁ@8¾{„Ð|Ã+H{?Vvåž­Œ ’a¼Ð|Ðj‘u¤bQ÷cÙ4D£
ãg‘É4EØ?(j`–ðŒÇõB¤–†[G” –L|ï¤q°1N‹0,síÄËâð3½ÀhÙ’$‡Ü0áÇlnÇ«®ÚÝÀ=Øž›öÛDÇÈÌŠ�ä��û8ü M„ � bîNHéâ_+)�FGçLºž{µLÄw±çÖlh‚é4ÝçˆÈüæw R„l�H(se/È/@•W¢‚Ȥ`}s¸‰A �H¤h#[Þ mÙìóÁbê�²Cxò2	à´‘;yø…õN-•ñÁ¸ÁÃ<á`ç½¢A÷sȧDƒa,Óç4}LŠëƒç/­š±två©(‹…9ó@fÙ®`KüŸäÿbÝÿ£þsIÓöÉ>9ü×##
†¦¥�Oý£RÙ¡3‰‘žyãÌ�í�DæR&<¨D~ {“ì!�°
ô™/´¸¸"”á�Ÿú‹÷ 3âþM¯Ü3¡JPúß‹3
¨Y±€È¡³Å’Ÿº2
<´t™#Ù ¡}L�¢|ŠÊ¤‡Òl�Cîî(æq{‡Æƒh,’(Ñ×yÊÑõ :'Û7y;^t64
 Ê™¢èØûtD
2^|ƒMá³5 ¡wp�Mãª@SCU1Îí~�¦i–vsÃìmMï\à„ï°.Œ%›…"íÄ,‹‹Ú*^[@­.â´«� àKsÔ±0Î09æ`[#B:`[&͹¹»:¶Y„=„´ëñÁѬΉ$WG†w0hê8oƒ¨^Ãœž­à$ñ©¸ƒ[1(Á�ènÜ\nÔ™i¤K�6h6„¾ò:G¡h
x6%Œc )'
�}!Ê-œÁ˜˜—'"îy#õäþì*°NRÿY¯�Ÿ¼0?I?�õP
Ä\úˆm°&Ò·gö}& ~²³ó2†T4âƒ*ŸòˆŽNv‰‘ÞGöIÛõpþü ñ+ÌÁ>ƒøö:YÕµy¼9Nˆøò²‹Ì8Í9uÒ‡IõJÕ÷ø¿�AWE.#S|*[ñs}¶µO§1“U‹ë�¢ÊÎÈëÁbE#cžôW+}Ôçøç™þßò¹Âãžw뵿w‘Bq~\S¢M%ÑËñÚæDÜwï F›/­~ÃAgYVžI­ŠY/Žß–;±Ã¿ÉÉo«oçødSmù.Y%Ø5­qž(•±El”H‘Ìb Îx¬,‰øi÷¨ØÉÆõÉ›dÆän�j¬Ogã÷*Q«o
ä¹pô¦Žn½c¢bs8¼�WAšhdæ¸B)Êb8Ik,a‚„~(PgKbS
£�…³wFsÏy⪎e1;=Œnîµ¦ÝØçnÄbÆåÿR“V†¾L›�çr(À˸r8ã@âã–
ªrX嶦ļÐìGnH†rƃ tmG<ðÛ×M=åKmE?W[B·)ØÀ…ßõ�!²fý›1ÎÃìʉ$Ñâ78gƒò匹Õ/˜á�FMžÂÌÚ=FÕ
6nɇ‚‡©H‘{‘͹˜›ãñ÷öÁ}·ˆ;Sm–-±#/KÙ7寖èþ:z9/Î@\¨‰¥
ø—�ËH=�8\dš]Æ…Š¬“N•ˆMŽ=€eúß²ü_n5îÂû˜A‡	ßnçÜ^^ì1œé	ˆvu­djqU¦–
^ï�LÀ€Kåˆ>óçKÈóâu4»LÍÁè„ZøLü$Þ3)õ—}'‚È7>×�Ê™�6WŽ¯"Mb¢�é8ŠNõ

.On­jª¡ó¯�³ÝŒÍ¿DÊ3
!Å`§2JBHfEpyÚÈ	ºny	·rfmõÿÄúŸJvX^"^ b>÷k	Á×I¨R0€Š¥Êus©Üny¦=µgHœ­ƒŠç£hxŽÂŽŒtÚrl/ ; kÆÚ^Mdˆüï£!a>À� L�Z¹UUX«žVÆ.‰èá#NÚ¤
 i�˜z3L ÖΫ?T˜Ë³e&T‡ÕÊÚC i
8L¶r
É×}·/·
T\»Á¦† qÞˆyACAæD(/ŽZÑæ�ÉãžÅïEöˆÑ¿�‹³m°¾…×·5ºôª($6™äX‚sÛ�À!ßvAP8gX°_D¶W˜mì¹wQ^¸#Ï¡¥¦gx·òíüçe/@[¯Q-Á!
Tx›kG7‘©‘€Pk3(¥q�6“=t¤lYP€q›
D$¨E0²°C¶KM²T28ȸA峨ÒDdÒ‚‘B˜—S¨É
hÂ×$µÀÙÔª"ºwÄía=^!HÔ׃´ˆh³`

ÉÆ4¶(»AjH0¢ )sãÇD‘Ž—8É�©ì}B_/ŸTõA1 öZJÑ'³c¢(¬Kê<ÀhÏh>„ÛUT‚@„H„ śɨÛXo
çh*¸ð8ƒ †
¢r÷Ó%Ðá%ä•5õFÙg× d%u… c%I	-9hxÈCmÀÛMûÖø¡àr|žŸTµÎ¨ô~s˦-?è’XoÎ�MAõmíå½à&¢`&×CI¸l—C!½e˜AÃÓNHÜ5�Ó>FxàRu40&òÂawÌÙ±JÈpÜ-¶n’]
ÐÝ�™�dps™³O»lsb#Ü5� ˜�¶ˆc�gœ3k€ãT$úš`¶&¨Š>0Ž€Öøyá:b'Nzªµ#&æLr?ÀAÈÛÓp`åAc¶Ì̱¿9݃èÇB6-BL`凫êp@Ó¼×I¶°8,£fc	™.Y°RâX¤äÒÞ c%Œ˜rj· P5ÂÆÀÁƒ6_ÃõTyo­ÍjçC—C¿J3AÛiV”Il°¸Ž´òS“Ó;ô­¨â››'u­„�Áµ“	¼Òú¶ÔÌÖlYÉZºjšg¸rœâþo§é,‚�öÁ~£ÆSAôÔ gØP"gU§wM'„ˆ§Ø¤
ÿ%Êñ㘩]V³E¼öñ–5ï‡ËO•¶rÈ‚}p>ûÚn4ö¡·5ȸÒM~O[eóE×�nu~Í¿‚cêˆHˆ™•è—û<ø’Úê�÷PÚô%)b¹ž…)[ffT£ ‹«‘Óâ±D·ßôhÑñËW»èß…»
M¼Å:ži¦<¦DÞe?M¥UZ„ÆŽ–½h�¥p¢q–jýù­(uù†„h@Ö¢‰6�“m˜‹×ÃA¬áº”�”!?¯Ô®>�í07 t*¬·µ:˜-Ä•BPk_¥Vóˆ¨@M
M3y;е¾T^7(±~]cºRª¬»»€ƒwuµÄ }*�¦p>fÝ…îìMDU¸©¹ n¡'Ã5½7 –ÀÀªšûøô4Òœ,(>^Q
Šš÷óÈÒ¥5
íÔ<ÿy2
=PW¹ §_:J…´QõsòKu`Q@#o�*ø{Í­�d!ô›ÌÅX“`bïÚ”Õ4ψ~°z@G'>Y½jû Ã|ÈLÊPH§6GŸ£5›6�‰AЩ.À¤B�Ö	˜gG|Sòî7ósÒ!övþß(žø	¨+»ñD�$ÓhQTPsÁ½,†…¨Á§PÓ8¤„L8ÑwÂá;RfÅ�ÉÌ}+GÝôg´ÉÐõç{¶M…¢€$”’)÷H†0zÓ×æzz�.è½6Š��]ð_[E$²ÊhöûS(·}
"/c†ðªòôß
�Œú¸Bç³Î/<ŒÜ`ñR;t»9Ãè
/ÇS�mÛZPP…øØ„këñH+J‡
(0Ðþ÷$®¦-˜ã’%Ôl�LŠbjPi6ž
@ù?¾ÈípÁó@yŒ¥(Ø»
ãpBn

÷O'€íq
E–Â2 0ÚÀWPü‡Üob‘¢ìƒû�×îÎ|�郸x:Äà†|Œ•JDUB7«“ZD…tatÍœˆ—¶À…˜o„ó`lÒK®i
ÐhHT0Âe©Ÿ%x|šM�ô¨‚–½�uCÔ�ˆxÅJ"‰a
öÛtÚ{´Z]à¢bš<
=º6"á(=±Th½�ëÞ(n�Ï@ÔD7 C±U«
`„Ša;áÛ
Ø€ØXj:dBˆªGN%‡:’t`AÔ
Eä<¦Ù@³FØ©jí_"�£R„ókÒxË›ø$M@ßx¢
Õl\êGìŽ,t4ÛcŸB6—™èèHÇhw×é¡D��ÉÀsXb†ê£]Ç/BãPØ 0E؈s•°„!*ªŠ&¢¨HŽáƒzgÛwë§O�Z!É-4¤‚FÐÖûm˜«7aX�^ÜãÖr y1"„X™m�õ
¶(€îAÔä¦Y �èŠz­­$^ƒçØ�fŠž8€‚¹�ò¦Õ×–ÄJX
"žÔ+¶�·P‰	B&ÄrwZ[YÑ …Î3T´ˆÁ¨E; ¡!`À(VÙC¿Ãp|¢9ƒ‚ô¨;>ð¶à,ñ��jî;°�vª´DZ°ª²ÕQANUUzó™ì’Nñ;Þlpyœù À{Ô9Æ"èæý }âi"¨("ª�:h<² ™!À9†…ÐN$KQTÀœÚÐêÒ˲0e°ñÒ3›ˆÈ¸$\�F�¡õÄ,·0R”�Ý*aˆ:�¯ü’šŽÇ
îÄ•HFW"˜@¦‚v¼=ꎴø!Á hZ9ùç‘
K
ÈR)AIKAƒ ‘uQi4€'„õÙ´á8\Fõ['qï-„�ØÄ©¸DÑõϤ4
hâ‚
³XÑ`§|yç'W2ÉH†òá°/å�ÙZ ˆª!N¯
!³°´_>~Ücœwû�®ƒÆõ¯((–è!Þ—1-öÛ™¼ÈŠÄ
΀í�®j­
‚ÂÝ+�ŽEÅTU.™Ô`wð€¨Á§Þ
5€wi&‘ Ðçþ
Œ X�ø,€xÿN Ñý8®É?­j�åË á‘��ïü–)zËÉj´GàƒüSÈÐ~œ¨CSÚ?–È^!ó�Xn®@VôÒ¡]êvPéƒæ$¨HHHHÏÏêüïÃùÆŽ:UUUTTUUDUE_H`c}Æ¥'Q÷’„ð~áÇK×dµ˜”öòPÈÏa·Î~$ Ã�"zíA'ñH;—ˆü\îC‚C$þäs"L]9(o8w@í8ÕÕmä;7–÷þ>"ÎlüfC¼`Oüx tä:¹ÑÌÒì`zT¨o·MÁ
Tñ
„”&Y%¬¡°™´SÛ!ÅM—ã.Ì ¬Ù
3-ˆ)˜ì¸íÆœè„äŽK’L‚eþ-uÊ£î�´êÝß�ÄЋ̆y&8àå·
)‚EiP*d™…€çýAIîA‡A°]uD9u6ø
4²1�-k¼H‰‘Ãy§ÂG‹‘!馧ôÁMù ‡	^}†âÔ�4-ƒ“nèѯd¡[Ç

¹Õ0Ä,¤„úÑzøãL;ÅÌPÌt;�ôø€•'g d7­IìÞ|¶a‡;Åiܫ—åfƒ¦eÐv•3­C3H-ˆ	±£ÁëZu.–·†˜:>M˜€ùd&áÍâíÙÄlÈ�1¢z–,‰kÙœTLTùIÔ:byz¬Nj¢!ë>÷hìs—A¼K®ÎŒÂOmA&ž&µe£-æZ11Ë#e›¬Ù
¤§djNÆÓ@ÔÆКÌ%”X<~Q. ·ï®]	?/Ý}Íï>-kGr‡o#Öy‰DBM4ð6Q
!MLTžD'oQ½1B‘:e&„ÒB;‘ØÄžÏ>az룲ï@m�ü[oåô¶‡oA\Þ–ÀäÓ»@`ˆ8…`�-†€”DÉ2²<×=$`Zdàö÷‚˜@û@´úÀ‡‚<¡x>KG^)
w€–‚Úƒ³0o-Þú�Y¨D	¦4ÄAŠY‰¢…ºà~ce´9ÓYÀļ9G@MDx†ëb'ÀKvCåvãøé,†Ù8ökm
ääNçC>¨–\‘uîwf4‡ÎaÜÀ 900‰	¬ÏMŸ@Aç-INŠ°õ‰Ì7aÈæØ}¾„
€ê <€ø	tèÔ·¡ð”1
@â{°ÈÄ5ݾìÞG¸Ñ{Ù˜	R¡)ª*àcäØõØÀƒÓÅ/Z§¼�UÉÀ!ß»²z÷¨±,ŽÇQhL�
ŒmSL‚jQ2&„¨ Š‘$A)Ôßz#oEyì]ƒ"!tË©©fÈ$T3­ŠH·8
Ù
š–AÒ’ÔÈs!ë»DfÀTr	€Ž…ÔjÄîº@!ø�6Ô7mŽÏET%©z©,k­¼Â`‹"2
ì
ìîhêJw=ží†�<@ÞÀïì ‰ oé±j¿RÊ™ŠX�ˆ+—¡cRäbX£P59³Ç7‡b}x¿*Aª«{A�ÁÝÒNˆÅì#L†‚€Ðã‰N4`F`fbì6yú¯#ttÝŽÓvâ‘ÓŸ·.®ã$è_¹±M"a B'–N†"Qâ9T0_<Ø£°çxØsÏsÀmD3ãndÂðS2²…ª�E€9
¡±P‹µ¾¡H�ÍwI$ž·Öí¢ú
Ù¹³»z…̸mAl¼»!ŸLc/$¦1¸5JØ,™H4 Ð¡¹°E­*r8ÍïO3#rIW#�ˆ(kÝŸf9c‰ÃO
¸@ã”È”;è#‹ÍuÎÏÑÞÇGÁËs�8áE…wQH
ƒašìA½Êâ¯ébç¦Cè*«ò5hÈOÊ	ù–Â}?L'ãV_Q$U¡'‚H!û5©ÙhGêÛø¶ÿ?”.��ƒÏCxðêw}Í89P‹·"ˆ‹µÐèÛ.ÎYf^gǾ/г�„úæþšBV
G¢š°ÏdÝtO½0r!$·Çô`µ_{GDxîã0jzjDHúëÙmdæÇfI³¢»8òS	çéX„|ˆÃT��N½¶ÜF›û•V“c�W¤/šS§"–ä-�L|ô¦|JhD
4ÅŸðŒe·eÖúdåϺD¶
]«µß�ûcµV¹nËR,5ÖÙI·ÆÃbEìaÀ€`”¬)WÓb€ÄXo3U@îkeå‚Á.dž4#Ø*ŠÑ²é5Æ$°h+­4	ˆèP{3to„¶`XìMe°ÌÄî:wÈðÆÆýsun�FÔZrâ=ÛÀÜìï”!ÿ	“ÊbœÎãŸfÛ†{Êñ4¤#þJ¤‚B…u*¦á¬€j^q;Qx
ÐÐb&©�(2‡!¹#M'¢0¦‚½Ý«>zôÊ"è˜d.GëN0÷F ø<¾KÇìbwÉ©Wˆì_dª�7‹`‡8‰Z ¿µÞ|ËBd€\Ýô—;à8`%GlÀðjT('!ž¤›ÝÞ×ÙØb€LC�{hR¡‡.,´EǃÂ(Š!ؼ©÷Ãήtóqߧ¯­È2Ã$ì	"�v„LsÕ;
§(Ÿdç˜�‚˜´¡ãŽ
DþôáôÝ1U
-	ôÂàÖhƒ#èõ�­�zý">
Ü—´îJÌ@ÛA¼m’Š6)
ßÂ~.C—§UÀ6PK6Àþ#J—_Úÿî£s[Ó…€ü
8êry�Ñ°nK	Óã蓦0‡3ø¾Ïb^ú
Ôlr³91Aº{K±:—ñºE…$”1
Pf'iþƒ§S�ç�ûÝ4û6Q¾
ÞUm»á,Œ¸¢r#c`.@]é´Ìý;ÍÇb
¼á•'Œ�D!#ICRDJ1íú	q`²ÅJ"Ò~,M
%³)�éâ�p`qÁ²úQæü¦ÁÖ!ðü?²ª¡ÊT—9;s8"î˜n´!Ö˜¿fG7‹“‘ÐÙQY³¡ñ¡½$LÁ0P!6ÅøøØôÁ-ƒ’pÛj›¦FÌL7¸iÇÃ�‡tø°Æ¹3“²0зæ�%€ŽZp5¹F,Á0E³”HÃÌéZ£¼?eøéEV2a$´838˜†”V°ÚXh9w¥y jr=k«f+À~ŸŠ’@=�ÍôŸ)ÿeÕ0E Å þȧê}æ�Þþ�ά_ÍÌÉ™kAA¦'¬( ÂâÄŸçƒîôú}?/ß1ß�ð'눗ôdhЕHBèƒÁ~Zƒý%+Ð{`¾nz
ˆÕAòBÁ¤=!)çè͆D÷–›¿-‡ç¸Ï±þ(¡°£P²6Ú+"¦¡ùÙ£S?mo‘˜:Eä²â[€ãc«,tºTók°p1’O¼a3ùP’¤
q¤«¿"[�MªÃPÌŠ¡3•¬llaIÁEGZc(ª%;-w}VÄi#?%{Ô5ßÕ25Ú³Ó2ó j·m(W½€fD'í^²AB*Ö"ëSþèiÀ‡ˆ�öj¿Ø¢®÷–sPÑ”Øvsi…˹q(Ä^ˆ†úöPt¼‰Ê0ìÛªÌNuTÚÅä�T¡@‚eÄDb0ÆÇQ7L¦$ÌBXÊ
‚ 
-+ Ù0 xF™€¢	‘ŠD„SBªØvð_U¡Ü�20Ü©œDv.C¡ÆÐv@«
æÔÓì

„ç2Я§º60›1Ä܉rk¼Ã¦HP@	úZÁEÐó(=ÚÀ4a‹)Œ2¤ÂY$¢MáÃ@Q·xTsüpX&š
¦ÙŸ3h†ü™­…
¥Ø–1@Ü€u؆òC2ìhÀ"álŠö™£A­¢ŠEP¦†	¦€~ô1
¡l
ÇÞ„B¡èªk§X#·ØPÑç>dÄ�åB„m:p ÃÙé ;þ€9õ©“CKÑSXré:„í7½îcÒä6ánÔÚ+	1jB}RnÒŠqÒB
¢Ö‘ %WÞ,í‰À@�q�^âÀæ 60G€0€ol Ù,ƒ„B$zˆã²`åÙ×ϬŠ}³²?x´KFñW ˆ„¨ð�ßÜõëÝ&Ó¿Í„PP�®Š‡Ça üP‡qK8FpÊê^b‚yÒmûÖT„qá¡ÉF6¸–AÙÔ\ÁtL^/‡K{ÔkmìC–âÄ	™9ŒVÊJd˜ù^ôûOSüÚWÛ5‘’‘?Qý'êhÜÓEULTP½Óúj~$–VQôXÜìçú6¶Ø±ÊÉ!Í}Ã�TeNè‚Ñ­`ë,XaAÒ0û_³5öÒhZÜY³¦M!�é¬B
#F¢‡§S0“h–¬À{þJgH&¢S:uÆ¢dv%ôüâc!«²F7ù!@ñóRx¾RqBR³G�¹rŽÞ9o·#$…§ÙÀèØÈàA
+áz²¼ž€â†èŸ„”׈¡“fA£ä¬Ô”„wžúžÀÇÀî	Bx=o¨ÄÚõ…#˜@Ôk2ƒ%ÔFx16zo@l†RhT»sÝ —�UTW}‘QØ9UUQTETDEEUSWSRtŒ{؉ÄpÅcP“Z]k´û^øOuFjï€ÜxæG¯f°›‘Þ¶,@‘|LÚÉ Ru®$A·�@}œD%¢ó…˜€w„ZsHž ÑÁí$$
ìÔ—RÆ#˜Qh¥){D6.€nH0G		pЩ+)Ù•$TäH5SÞ
ÔŽ*@R²4
(À¥B`Ú<¨&Ê
@ÀœF�"+#MÕRKœ"G‚ã!d
ŽiE‹€[	ö‘ä„P¤T;�@LÕ¥7,7($”ñﶚ´ãÏžS¢sßv¹ÕÍB–UÁ¸ÆŠ(Üq²ž‰]„Ÿ#ÁŸ¢’ó%�k‘s}
4¹«þlÓnr7_÷ç­ß§ÿ“û8à~èŽ½ÁkXbŒºÒè®1ÆŸ\}6F£y„KS–LÕUD$D•f`d”å!ÂI’SA˜¢�¿ÔŸÙÃòøÂlµQ³ :2¯:fFÑIUN`Øä4�ú™%Ö´Ìf¢ÀÇD:b)Mh¥!pMy.

¨;å‚#Ìu¦‹x>2hcˆf²?½ø¸]R¦ã$Ì)%p‚^m)&µ£1Âos­ƒH¶ÙØž˜#ó›óo²�¨Xj4ò~CZC\UWà’cX
ýª)ÔÅW÷Ì…BÔÃ"²vÖý¢ïhì.+ðÂû��ºfï7*œY^®S8æ¦ë4œ„%ˆuTPÕ¥ñ=ïŒcùo¶?
!¸ÄàÖ²T�—>2�€1„Ob{Q—IRpÆrW=dbF·HfÓï!vv
]ÞÀ�AzbƒQAt@Øä2<ëóô©eª¥M�„Pù°œŸ`h¤íÇ¥àU'òÉ¢øM˜m¦‚*<ŽÂÈA
„0O-P¤ž¶¯PÈ.òœ4>ØhX™†¬=;"R^
…K]nîîîîîöX¢Äd·Ô¦@®TêK‚ôÔÓ½ÁlƒtiH
’ŽÂÁaV:Óhº;,\ì£gqdðzdÇ1†�<°k¨pµ	QçN[¡¨'Ϧ¸Æ±
í¡° ‹"‡š�…øOGQ¢§Hh 3œ©Dòˆ@x‡qˆ:•pG$Ð7¡ûéë@ëvL‡–8÷™ Å I2"8¬š‹Nó‹`á¡¢ØK&¨§yÝË{Ö;ú²åìd
LîU«–pÛZÁÍÛÊ@>‘I�«Ð„FâªttaÀ%MzHHHwaéꇣg�K^hX±�À4�™Ø6BØÉÝ šX¿@.q+áÕ ì½I™bÉ)�)ÌFFŒSRmšÏ”39¾8h=”Ã];·	ôª(JŸ•�X*s5@o‰ºTð0Ãc
ÚÊ¢žÝ÷BÁÅ`Œ™"F‡fÞ[&„àÛÈlcÖzÄ÷`ÿžÛ/|~¹]øäøàŸzŸÖÍ@³ë\/
‚iH%Ÿ:�ÿ&ÔÐ8ºeþ4ÐÁª¤Àª%Týƒgøo’Ÿéè@{!à†Ö¥× BFê { ø;…ZÂû§ºÔA âˆº,ùý…ŒÉF¿

PÍ�E“ÖÀsÉrÙ�œ¬­@lT‰�—ãëÇâ¬tæ+…NéßS„ÒØC„n2°&8Ó="eŠ›œhß.wœäNJ’Ý™y7&ì…©ÄŸ…%´�ªpËUHºNT,̧[	%m‰‘�LUT«W&˜ÆbË)2!§xS‡^§ 
(†Ìæ@pQ:ÕÂÖ0PúÂÊlã|ÝÖ•óÁÔ
IÅ�„1êC9	ÔÎ
�¤;Þ�82oÏØĨL>Ð:Œð¤QpÃ
ÆÖÙ[† E’KÁ$æ˜}É‘=\I™˜j6ÍæÒ
¬P1€�—Ó’°ã'‰ûˆÈ]RE\½$Ç+–u!I[#­„ö`±í#Œ³%‡e8ë1mÙ$�ó	
€Häû‚oìkwƒ`β3©|OG¿Zh±£Ó똈uö]PÛ¡¤Ra½ž&6ø››°^ÞÁĘó©`L	i	ز„X¤�1Ôà×af¬@îÀl@ûS:ÓíMa<�{
y;dŽ…Í«33ìBà2!Ï`Ý—Ì@w¢{Pw:Vh4†‚î5K+ÌÏ{ õõ3¶ä¤9•ôÑò>±–I'"’�ò
¶p­>Oxn:œGÃ'UTû ò&I­±.¹ácJusf¡¾“[À)è(ÔF
y¨ÃBÒˆÇTÝ(‰,Œ½™‡Ëû3a,£+‘�S—Êž›´?o…ã̇ª(yN#“˜!ܶÈôD1•=¥Ð£D7$šc[öú¶o}ÉîƽU&Æ¥3¾¬éºè�J(GlŒQ4	j0"Äïñ;ùÚ«St&xoƒe}uraäÑ’“Ùœ•VÊXðÊ:b§p1éç�^‹~³  œÇ`»âvà4ÚÇR­ÚCU²s‘FM±†,£ 4PXµ\íŠðì…
¤gŸ�µ•š©ÚCIhùP%ˆ‰eLDxÀXD
4Iš¦…"¾E"n­{ÞÃRäTvÂ#ÔÞGÁÞ!BXL3´Däx[ È:¨ðݵ‘‹½y,ê¢á¢º¶4gTbµ¶2+ˆF&�G�·ÌÚÖe¨-à¾Ê…QΨ; š^]æ–„&‚R!¸Ø6çÚp‰y…Òbði!`�`jë¿]ð#DcØ�F` Ê8x¡†	ÅÄÂÁ1ДÚ\α—‰·Ùè«ëØIÊ/¾=ô:ðýé¢0:KÖ½áEˆ¼E_ËF˜@NqîÎÊ«¢*ÀóívD±Û@T¼_|3ʲu+3c‚² w�,t›ª¡Ù"Ì<°Ò¾O~G{@!5wI‰–A¢4€4™
’‡p˜b¬ØÀiàOYW¸äç›±³Û¹`fèF4¤R$hÄÀˆ°^Ãb�„ÔÙ™³Qäˆêf1FÏèn65„åR]¸ì%
T´Š>OÌa˜ž™™L:Ó„hêb­—ïáôN§hðyÐ4EÐ13•Aˆd;uGr{J²ÇâÆ%ˆ’ÇG§˜À€ê&Ÿ
lc¬vGÌ¢6^E�–·€

ì�«6Ö¤ÆBç56Ù>“BLìaÍ‘µ˜‰B짙}³@áÛBÆ·4<Þd’ud�–„Ì,ȾÙÿчq¸’ˆ&2bÉzçr=¹ÑãÐzMFÌ,¾�pÈqKdļÙtÜ#c¶YÔ7ÑE„Ýð‰÷!È”Öeâ>©�&þI_ÇqûXþ¹wÏwóX`óAþ�„ìÁû�¿ú•·ÌCþ³Ã@¯ù~Ê}òͼã`ði+éXÐŒ!óQ
3UZ—k0Êaéðåò7/£¹«Kylz:¥J?šŠ;%eÓôNª¡÷ÕGxµ5µÔäȽ˜4ÌótÅÓ§êó¦9ÁÃwCnyþØ!i˜
^XÕ5­Á<îçšÌ+îçÉ{—µuÓ^ â®[Ô$#ÙòìÓm*I·*ÉÉš'Š!{A�„8¢åÀ8X"8¢
Ü–°9ªJ¸Æq˜Ê'°üé,Änh²d£‘¯Øb
‰WÖÉŠ<ƒmÿ32`[ˆdÍßpí¹¡§y’²�ˆ„Æ%—'—J4µs]ÁÁ7ÙnC±I	oÁTÌeB7`„y¦ª_mÆmÞ9nø¹Â菱`«J£d5ôíŶ};º>ÙðWÙëKNÇ«­1„O¨ÚÞÚÅäP0ÖƒF ¼q 31x(&�˜¬ÄÄòe¡ë-ö@\Á>ÿÒ¨²v±¼–wáÊ­¸&дv)‚
ˆâÀgtJNwÉ@òê|9ç]Ŭ¥”#Z¤Œ‰%–œÀ0dʲ(,Â'=1pÖ}Q¦¦£>¤Ç²�0¡bPâá�FÍIUmʪª ¨¢ˆÝ‰E?·4­�~âvoIš!ÕUUTUIh3þñ¬hM°ìƒCXhÃ_ǧZqŒšBÇP:¾´;ÂZ©¸Ì*ŠŽ`Ë"*,ÁØ@HdSC}6&šK‹„¸ýl5Å�TDA»VVŒ°ƒ¨©�f'qæ¡J\5­
Óü;ÖŠ0§Êª™u†
¹¶@
hOD{ÂmÈYiA
â(è1	Hå’’V‚H„!¦1¥"˜TÈ’1Ò†3I¶ô¸Ñ0Иç,h9�6":Àr�* ª ‚R�f!£P7(®¸1–4' €JAAË€Ûm¶ŠHgô¼oæ=PÊ4m¥ýÆ!ÌvEä�!UM�0ŸWnPƒ×Þa
íS‡cÞf*ÄĹs6²(óì7÷9lÓu¤ ˆøDqf±áIbœ¶¡a"CLui§³
î�h1½†.àˆRƒK"B³z]NÉ<�žnb˜ƒhç	¤”áŒQëm,JŠÈC
E¼V»™ã¡lúÎ6É€À¿abÀB!Ü*ùN»3ÌRö¨ï7œ?ˆ1�txèHB±½ô
­HHsL ÛšÈº“\{�F;ŒO8°h᪚¸1 û[Ã’cifa^Åf	ùz•/a> {„ 0�ÊÛ@ÐõPS0Ï5ˆ%jê/‰9ƒA™¦ÚNx”mÒÊ9Œ†¨Ì,bÌ/A�~*>€� wãx¡¼]îÙVn ¢�ñBÛ'ËžÚ
—h#µ‡Ìó
6(5^+~Qk‘P‰
`!AŸ“Êr·å‡T7fµ øÊ)6]à%à¨xÀˆ*z/Nñ‘9ø@))‚´(Çr€e
K'¤ÜtvI¸Á—tœËan?_Xæ9Îaòƒ
�Á‘
paº^ï2ÀKˆè\èÌå±kP÷Ns(›2#`¡�9¡Að±AkÓ¤)ðÆGÑlìœCo»Wȇíó8	¸KVôè\J	ØÀÆ—-b•ƒIE«°&ŠÁDâeÁç¹°ã]Ô{[GA›ƒÁàC¦†@lUO–þÄn®�×·}®)¼ñ‚G‚Ù�W :îóPÈây
嘀õmŠ¹@£�¦œ;ànkÛ#»�­Ò@tð:I’�Á#"v#=�$”IR&AÒ†ëÄN´P†àu× £
”8é…8¹YÐàŠ'%ã¤
¹ãP‚¨i&EwfýŽ2:Ÿ°!ÄÊô…}Kˆˆ¨Šj¨¢e†	f¢	‰¢*ˆ¢’
¦&NƼ;
¾^gO#ösµ‚,œs¾6dHd†GX~ù[Åpœü:ÇõT@\�Ì(•T¤"Ô-�üN>$t#Œ·æ“?xƒ·	ÊkK§„e	gÆ
¼ì«Á5½Ú²2
Hšô!À0‚IÓ{MЉ€Ô•Ú¦ÞÎPÄaŽ=x•‡a¨Pž„¬š÷Í‘°iNáY™5³Ï{ÑÒ|PÞÁ31>‚y…5¨ke5"0G�Äá(ž“3¥kVî«"Z-£ãF3²3ŒÖ`2»¸ìtü\ùtóÞÙ
Èm{;ÃB’'F`Ët¶.F†flæëÛÁ«xéXØØÅM
ˆ†*ñ›ÐH©rÏjÓêÞñ™.q�úGŽ“4ܽRÛÜfÍñ(!"ò
Ö $‹É|º÷i­ ˜"PÉ$*p ^¤ÜÑšEÈ�£9œ9ƒŠ³U‘o!t'.]uÙ{ùhŽÎÍÈŒ:‚
	·:Ø;0ìÜ�c¸ #[ALàÛ@Ђ˜vbý
!©ŸjwÆç!Aí¢Ù¥e•0nWãh.ŠŠàeì¸Áx4ÓŠkmØb„n7V‚÷ljVÛr˜§€ÐÒÇ5­*hx€°- èýØ)âV鸰lï6æk»'&1z3^­§,c†6jåÌ\t*àøcxÝ“JK,Íɺª©c
±t×õ;Üy"9ΈÎÜ+bA¸É³#¥³áeœÁ)±¹5&ã«obi¡}ÆÇbi™@~îßœ‡YÖPøÂ>¨yb(óDùç–
Èú�°+ò§žš/	@�Äb‡èˆ<þשæòøu¢P‚Qk:õÒßöL핃5Ó¨ž0&rL™‡Æ	ðú|¦G— ù
kÕ€†Š(
i¦Ÿ¿†+Øä|‰Ä€Z¯,
è`9ž9Àr9ž÷šcæA¥.�i M"Ÿ‡oAC`EP¨/[ÃÑeV±RÁÔÄï‹?›Ê_à?Õ¢¬=ˆþ­ýQ|ç®”©ÈþÝ_Ö
ùÂð+æ}H�®
 ¥(%
@¤U‚B'nóä
ù��ñ8£Q£ÛJX“"Ÿ·,;E3a¤@‰;+â)[Që;añD¼[yLÁ(§1nm»q`u8µJ<€�#Ó<A´�6úÁ‡ëúáWéíÞTRôÅë4 ì‚"¡ñõ­3!ôƒJý?åÖ€€ûqC§°Ëß\)žˆ
È
 —¨kXÁÄ¢D4Á9%Â.Àó`ý_—¶»|ð E“#X18�#’•@p]ŽññG¼ÌV’9a�•¾¦ÃÔDèB1BÐ¥
EH­
Äãõ?LjçÂ’a"w G€|ŸEå1Ïfj§0µÙ¨'çƒvÂõãÙ¶ó¬;ÒÜ#mb‡JrG°tï7ÐN>ª{¦ï£N1ZÐHP±ß@ðRÔp"Ƹw ÐÂTF‡i�ÍQb„.¬ÄÖK"SØã×½§H¡]�¯&®ì.—û¸œF9(šp¼„“@k¨È:jÛ¹#bb·Ù !
ÆÒÃqQÔ™ô£ˆ§Ùþý©MBk·Rbz¡àƒ£Ä1Åð¢X eâ0…-M†Ãˆ
F@Ÿ…ÉÆ\	áÐ#f·ŒcFö™à˜phCâÄ»‘ñ“µFœÓ­=•
@ýÜÂUâm£.¨òÄåŸT=ø;œE𫈗7}hÒX…�©ZÀzádlÞ‘×ùS¥'Ãå÷_rLÏr3p[óÑzŠ�(}æ2™Ü,ŽäÉ8$FÀH l¥åíèß½¶B¹ˆð4˜|ƒ!¬˜H/~žQàœ¾Cî•6ÄXÊN÷Iî
'Š³„~Å„ÿ]ÝóMdt²99áörjn@ð+ža¾\1!ïè;m9Ë$ã@‡”$,ÉÎJ.·‰ê–÷ñáÖI$’I$„‹v’ð!‹ˆ‘
p¢âáÅ,è4¼sEOÅï�_QëuÀ!°½we”¦¤íG1ÄUDÀ Hs‘?°æ C™U‹ù‘2÷ux¤G_>‡YµñŽ³ÄJ‘Š"…`ögP=h
g¿JIù4Æ•úÆ
Dþ{ZÔ»çùþw%Ìý7äi³z.|q€î†M¨J,RÆ’Ó†É3¿†G¹VpïKã]PÈ»xtº>AÆObÿ–Ä;عf.Ÿ›À0ÜHDèœìsGk¼¾”#ehÃnÏHÏ@ÜàBňl*Á8VÚ}•ÖÜ÷KáÁÁÉ&νLÆ'Ž*Í&=]„Š¡Mu-'ð¯vÒu«'%˜pµ¯ ÉÒƒ
9EU¼V¦dK
=P!s`kûz¢Q*-~Àè/aO†_<³.^º5+rv÷晑c=Ô°ìý$šÑ;:ƒ‰´æ±Ðˆ]z
0†,	óoºÑˆÜ¤E؈0`q§éD”¦cUEUðI‘%‹)‚‹ˆþ'0ëÍ=…fz©áƒ<";ƒ{×ÐÔnÔO’&�ú]š<—ñû;¼
Z#ØYÒG#ؤ¦USà>p/r‚q2rÒ	šÃ`ôtÿ€'óÿð>¿ÉóÚ�™;MÆ•¯øšþôÆ
1XnSP+§ò�N«äy'³ç¸¯®O·�µ3¹¸Dèuñ‡Uf5h�i/)ÉUƤàÍ]F·eŠ…ìùãPÓ»¡®CLeª´+XZʥК	)©†‘$gè6Ø+&L·ûÿÚÕÓ³õ¼FPJÖµAîI‹ÏÍ”¹Ñ˜.�ÙZL+™¢¸-곂^*� S:ä{
Vhdýì«BÂÏ]憴â„ÿÎq%¸`ì­ÝÇ>¹^“v�ИÙ×Q'‚„°Ä–g9´Û½tóiÝ­i¨ÊÀìã›oÜr¼ý»�ï�•Â˜‘Oâ!ôY¦ØŠ5è¸×ù2hMj(m ˜ƒr´`–ÍŒ¼Í£dè醷¼Eä0…£kó�´£»šÒ7Ì«4’é´¿À4\ßø·¦Ç­Ÿù^Ëü_íçû³û±ÿ{ÇŽ»¾Ê©Ý÷�êŒÍØØ߸gà=ÀÿZ¡ý>?Ê4¿‡îü!SpX)Ò¡iKõ¨�/ø‹ÿiBQÜLêTO¹j�Èôÿë-°¹<~=‡OC·Lükóá8Ü®¨bÂ1ÏóÃÑa�—¦µêuF!hÒm³ž‹kßlùè1ÿ):Ÿþ›ÛÕòbEAôTS
d‡:ãéD°9“Ü‹Ÿî¿ö<�…ä¥{(©ÄQ*úœþêÙtþ/µPè‹~lj?™âƒAÌC:„’KùÍL–ŸÜÙˆòqãoõ‡ð £o2?Øj/g?×	Ižò`].ˆ{ÔÊ>xl6Z›fÙ¤jšÉœˆO¬c¢T¼'C¤î)è3:ê�î©«s'Ò´Ä[Túi/<[x3Y˜Úÿz–çÕ›-j•œ–=¤NÃQã8Ö^Åu�É,IÇ>x³ìè%íßAÔŸ²ÌÂ÷ɼÅ#›­ ø#×åC™a<ÒÛ`’ˆ!@®I(ËK6D6Š‡d^#4	@Š-fJ—Ê‹ÓpÛJ`U º„G¤|’ûä^÷¥•/ïƒZÍèsú+«_%tLŽàÌ‘JS5u/›Å*æïh=ÙóñËäIk}òý0ø½J’ˆ¢ˆ¯C;�‘éŒé¯i­È�‹¼ˆqß)äî@„§B«#;3Q�¿÷„7xTv‚ƒRž¯ì?±MëûTuVp„D'â”i‘©RÇSG¸ý¹šÕrˆdŠç4}Òxüfé|¸�ØWX½ÒßcKðJOKíF~žgT9yDšíð÷ü'ý­ï›«èÔH}ÕFÝ&]µÎu«Úþ‘v“4þ_ðÃâGç$(¿Äš6[ÜU°aþ7þèqô»?u-K’afRn§N”Qmá-$ÕsF4DjOî¨_î]Z
Ç+�«‘à‡‰ Ð)¢Ë•UW<ÑRªÙL	ÆJ*ÎÀ¸þí›7CŽ¶MZ“•CÔ{qÍHE3§,®{ždžì¹'»¥´$·=Ög3²Ü,vþÌš&�jW‘
Ž­9G¼3rd	<åõ;\ shè–¹×~½µP%UCÊý<Ï„‚
½é).�8¦Fy¦Ðâ+CPG†ãkÞ¤tžèÿ°ÿ»ä�FEUeda–ÝÛ6óÔÔhM¡Òs�[äªÊÌÊÖߣú	 Fï· Bèù½ï‘Å3ô×`�¹™aSãèMõ# Qb!V�RÕt­£¢µÛPÑ´£8h¢‚´)tƒ#�5ižk¡oK”­Dº©f0¹°; ƒˆÀä*·ë‡@òšÑ¡C€!à]…c£' ê§u³óLgÊN»9î÷UnµbŒcHÛP„m’[Ìwyƒ1ÏCHGÜIG„a
‘ë¯âw¦í"ùÂc´ªí‹í.i6’	ë	`Û�+q•õRXHEîi(€J)3•ë„pØØÐ;{@½ÅÌwißèGNlzxÁñbÕ�	¢qØI"I8–ìݽ�% H²ÙxØ®a®X”OÇÌj‡f;ÎvûL÷À¸CM&Ñ£²ò¢;3¸àÀ„ Á¤·P(.a¸Ç]žpæØ•®¥t$71×­µìtÒuaFºÞ"2œ€£Sº˜$y#ã"z�ÃNÐ6Fx9JTÄáEP¤zú,­W-%
ux%+ªu8Ši¢©®Cžâzùžg˜|‡}H†.K�A%’¨ö¤ÆDÊ)µÄׯ[3t”š#‰WÇ—Ù¯TQDEU§^ÃÕÃáWA™¦îNÊy#JËõ
 žj]j½åȪ.¬DŽ+$��CÇÂçW9/#Ä;NœÀ`ô$�¼8µÆƒ_VzÆ6‰`à.¡ŠDv)
IÁ‡R!È'ñǺÃ�†‚`¼öÂ{Áp#1PD+
ÓÞmÒh¼³f»ù˜ ˆB	 ZÅÁ`da‡DR(N£à-ü¼´ùO<9jd2jЊH$�ÏÒyžK¯{Ù==µyEº…iò…ÃDˆ8Lp… šì�Jf´L êäÉätq6ìÁ¼¾ºälHCyCê9v—4ô›	Ž"§Z©ÒmÑôŒ U‹ËUãÜiD{°k
›b]ì÷»ê¢ ¢Ÿ~ÏiÔø(íÌì¹)Ar!˜¼4f°
‰u¡U‘‰PõòP4t
[`“Nºw<|>�	×c`SƒW/Ö�·¿Jáà2;�2ª¨|O…ôÅ!ƒkÞ[Š‹“ËZ‰Ïf»xE63¸!,yÝ9ç $u …"m½Vèt')^eYMª+!V¬Ä¾¼#(ãê¿/–¼#ÉÝ:tº»•Gl~‘kÕ¼‡ÛÑ~>;´<½4;ð4!$6ýÃC³zýŸç`ðÞð4Æ9Aaû¿'K�Ët¦ûß�öÒùøvH*‹Àˆ!õ‡Q‰›¬ÊÖ¦½å�.¯ß_bQÑ7+ºißËTLã•^ÈÚ2SŽÞAå¸ù˜<€7ùH@’B¨ª*Š¢­yWŸ»¿Ùí´µ~å8È&§«¼÷žíç‰B$ŒS®§aY�áÊkÓãyµëí®ì‹F@+Â*o�Ü‚¨º›�×Î:†”={a¦¶Ö1ÓÅ
|¶*ÅËM*äP½Nõà±K-
tYË:`!pRÐ7A!@n@å6‹`¤k,äŒ)2�Ëv k·!‚¦ºô—'Ó£ªÙÖË´@Ú›Å9 1°Ý‚bûÚÆf`˜B€£!ðˆª–š‹éõ(‘{÷ñúü>¶Ž‹â—n§ÏÑúÕÌ<∼TòfñY̘3YFÌ©À¶ëxÃ~ã³{
óÖÀ®«Ä("óØ�,DaMq¼&–ØsV“­+<|t)›³º²Ž‰ËÐìAémÝÃ˧-ãG
0¢8 6Þ™ÒQSXÝ•ÆÖĬbÁ«Þò5ðü^§â'Ž80Tˆ›Bâ†5èßMÚUS³°})Ëc‹jƒ»:�6A^–tÖQ²”H(…
i†ú¤“œMU3çnÌk½ÚÁk¼Ôó&¡F1
7\íØmÛPnÞ„¸ÌH!Ä"“ÐÆzS�úzœtØqþŒ”ÝÀéËiôúÐ;šçú±vÙ8ä£^¬0�0
¿»}Œ<(±}§äûh‘Ý&5„�"ý.ÁÖ?/–úòï«Pï÷eõD�«7‚2õïñêdqÀL:;ÔXã¿tZî_}î]Èõ¼ý>Uæ
ÃR@²²<Èhòw�·Æ¿&GDŒ‚ŒÏù|ôé?áý?íÕbÿ¶ŠTtK�“Àô:NèBæøQ4,y¸ß@Ϭ�´)ŽÃ�r€“P¼ˆ¶òý_¡“HFª¡̉ÌÈ›'â:yµ®êݼþZŽŸ”UÏ><�ÝŽÍ\Þž K'ˆø†ÐÇ#í~ üì„‘2žêjt›Ó¨²�Qµ=6ñ™ç&¸9„(EѶbÌB,ž`A‡D*p/bÒÆ“mÅg‰Ð(•AV˜ãÊ
ËËÌ$²Ð7~½‹b)N³™.¦I¨•úTÔ\¨‰U“†&-²"R…eãÏ~ÅŽwJ6p“­4Ó ÐÈÀtydœ‡Ÿb;­¡ÞP"DãžœÂ(³µ—‰Ž^®¢¡¤£AžñP\Óî;ÏÏóü�íÇ
Ì0”=Dè Þ
•Uë VÝG°ù9¯
¦ñ'¯ñëÏà?9PÁû$LûçG!|é1ι€¥B‚ZVSŒ±•8×&Â2º·PÂÇHÃ
k+¦S”š|)šî¥‰+­oLSÌj³ý¼Å×Um¸Ü™ìÃœYã‘¢îVø¥–ÆêêsM�k0ÑZºãEÃ7—EÎ0¹ßl^Úèp
{ˆâ»I†¢ûæ;ÕÆèδn™5[/®¼1X2ìÆÅÒ̆”6e˜ñ®–f¶\„¤îïR[HÉ£NP†­™¨ÓÏœô3Wµr²�º÷dÖˆÅtª¢†”�Ûe\¯+*£:ŒuP…iF4¥5•aY
è…ë«ýª½zðÆǃ£	�^Â
”ZnáêÌÈ��HtÃ9¡ÉZc;Íü@õ›ØC™¯-……øÆÀ`‘UDÎØ&»y.eEÈ#ž4G]¼I(ðej&ëUÛÁÍ^ãçÐûo]ŸÚãZOÊGµÖüÙÕ4—À°ë$"rœZ' °d’`J$„­
´™ªNÂ`[ÅT^;×5ë‚­‘”·×ª†ºýBlc8¬šPHÀÖˆQÎúzç'ÝÖ,ÈKi("“q�™¬˜(-ÜI5É�)½ë¢£tœ¢K½‡MÂBCª%Cæ=¢»ìíkÛ[OG——aÜôu`ë
s¾Œ\çè6ámQ|$IIVL¯¨²
E@9«"˜Â¤C0¸€™ê¸ÙeuÚªÛ-4„Ñ‚`>€I&Ê´|ÆG<ΧfbH/ÃiÉ
X£h@FKB¹	vÃÌã,î¶ÄÁVâYöŽ>…ÓÑ嘳2ÛhcY™m´Æfe´<8纪q¼OIÇãÚ_làÍ|a®ê*H‚I	
¾îfÒs½Àò?ù<¾PÍ»£tyâ\ŽhGÑ ¶$QA¹UvXïÌe2LÞDWæUT(ŽPñàuîñÂæ=G‰ç‡Ì}ú&)$’c	I€@àzµJï><}ü;NñÏÞ
ü-
ÇNG	�Ç=†(²�ÏÞb>×>„tVeÝëᛳ%f*hC%‘šòLBf/§æã[vu_EÿNé‚Ÿ'•"›öI$’QU$’DUVaŸmÁñà]ª„:bàj	ªö«48C…
ad¡ƒ
_Éýé@)C3šJ�ëÖœ0ÁQ™~NÌÊ ‡ëÕìý7#³ÃØŽ"!îCµûÀ�ÿ‡
€&{·?À?‹ájZ°\ÃЭ_õG<ô3""ª*"j š­Ù³×ƒåÁ™£�1L•KATQSRUWx=óC4a©61±¶ü’:�ÝQ�öé¸Ö¸Úã·)çvÀ•nS8r¹CŠlHdÈ¢µTÃ{/Ë#9oAÔ%Hs†÷ûSÃÄ5sµ6¼c@íG!R´÷C»g‡¢J¸Lm|1Mì(�¦bd•Ý¿�vÞ<
yp^:åâoåá¾e:_)­¯$�†~ S<²M¹÷y‰¦ƒ¸¸§™¡Š©!³tN›‹ëNüväåc|}9|Ê"­ækÀy:úu³*~1ÒŽ´Kž[¡]„<� Rââ¼¥‡$-пb!ÁÞh4¸œûÒ¤ X„
B#fH¢–,»IÝf4D§¦†™ËÏ*:³¥î$zÕE4)¸ÔtW‰¸K/@°úC!è;@ï|®^%ÐÐàD+ÀÛˆ:†Ž$Rº½…”í7Ñ•b>Hn‚‰w �ƒÑÁê!›€/Þ_Q
Â(r=½dsdÃÇžpwã¢v)s�„Ðy‚—HtÖ°tèãOPUè�0=˜N!±;AÕÞv!7c‘Ë.®<—IËS’“I‰b5hcxîL°ØN†f…&ÓL¢M†ñ&�&B£Üó
Øl»÷¹òmìDmyõmí�”Ü=µÈH¡�Îûî6ñrm4š‘)9ËõŽ5·\[›œÂÌk¹¨†u©ñÌÝÇeÆ­"Š¥áø‡ÐÛ„w¾x¢
©Á@ÉLÌlÅ;Æ»½¿§a¹›ßç1ð~�C§1.¢á4/‡³K®Ò6ÛsbØ‘Bo¶�Ž9ù{½2î‡OOJ¥’™UõÞ͸ɆÉÏ!)<ø·>kñ¬g´Bn\ó剫"8yE$$4ÕHs³¯�sÅA䇇·¤šzx\ºùœN]Ì”KΖ:ž/‡¬*…8!î˜Ð™‹•á:‘²‘„C ï±z€¿ÉëJµ%	îÁzNŽšÀ>Ó’/>
AÖ« *T$¦ž݉{[Ã:`}18@Ý“dÒf.KIR©ã3àr �üÌèÂè‰a4&f†–èu6ÛªY$Ñ9ñ¦Žþ'Zg÷û0"©³/v¡üž*#·©œ‰.˜[:Bæ=w5ÛÝßzµÝuÑJ
«iïäÕM¶K­<ç}·§‘Ù1d4†÷Rû»™¸¡êaÙ»Ødñ<Íäɽ=Aà%wwóéÒ%§ î=Ýä’¹äÁÀëèšy00zºv‰åmgvÙˆE3{Z“¹ê0Ô\ø“¤jÆF`®rÆÐNbA²*†N�)ö„”³š0Ü0§˜S¨í£aŠÆ'¶A8på‘4¨ž£ÁÙ‰¡s¸»¨p€M=š¨Á%5’N4^Àz¤·‹UAþX�懱å¼7&iCwa‚vœ<ÇXž}9“díÚüsœ]]‹`ÂQF”�¤(XÃ’B8ö;¤q¶Ú9÷± ¤p:?Káá4X õ`{C¹% œ`‡±�ƒSÒèB$v
»@øð40X,®îç#ý/!ë6×>.„!b&¹žÉI°ê1ÅLŸŽg†ç,C„Þ@¤3{]Ê\´êéÛÇ Ø(«‡Œxˆ„tQ[;ôKA¯�¼è¾ô¸;�Ê’�G�D„U,I'«wL‚Ž`ÇLyBECîBv=+§.â&�Ú]­’4dö{š6F¦pÆ)%\{N s!âÛ8
±@;œÍASûþþk¼îøݤ·èôêI(‰¶»S	Ûd$„*‰1›ÓæïÝ�¯“Û2Ì#š¦TxÌ%å™Í“bKö{BΣž‚ImÄd̃Uêžœ‘6=HÁækŸ…@!&•†‡¸*飂>�tmy1œ™|B¢I$lb^]ïÐé�˜~'©ïnEc
=£Þ‰ªàÂB�
vÉã•@yšOBä–æ3Ï»’TI9ÊîÂ=DÏŒ�Wš<“ùâ�±¼Åë}ÆÚ¢fRNNâ”ççw]¾4вGwqÆFÕÙºé—WiØ£(hA&-|Q7¢PÉ®®ˆ–†ÙâêKOcÇ�—½Äïíñl!‚a6ÀšîãrÞ"ÛuòØ,)&õ�nÛ+qî�ržíÐî!8ã{ÀÁŸ5È1Žf‚®:³ÌÃDÉîðڹχ¶ƒ¨_J
`�sÌÏ4"‘Z©˸ݾaRVQ‹<7‘ë[ûK@›Ë×sN‘,N¶lÀå…ªo÷^™ï5â�^ô“Ñ
ÓÎI4N‡€4ž™Û”z^RÅ‚<÷;E<Pî2Ê2à¡”tŹsÞ¸aä@ëåÓyÈlbQÚØN3Ó²BÁE)Ÿ©|aãÒÀÕÏZšó”žF¥öÑÝQîä0cËT«,õ6á³Þ‰S
Ü“†š$¸­X&`1
DWnÞEe0’agåÊ=H4mXóÎ"–Yc5Úºzö`ù~/go“�“4f£¼x¢¢¢ª—æ}ƒ |G’xÖ,+¿4`‚0�D8o‡
Ò�_‰¥ˆkAMýË`K2‹9ÃÍ	0)Ž4ÕUŠ%¶74s¨ÖÖx‰]†�tåÎ
§ì1)0¶v¡d­4ÀÎ&„ÌôÌôÜoáΦ0FC“3­ƒ‚fs�-31Ì´u–+®ÆµñÓƒcC„žÂÒ›²ý]]cÂÍá$ET
È2ŠóR¶^I)ƒÉ–I�[Z}Y!/;m<Mμ{Ë•¦T’ÌRižµ’r›¶U¬SzHÚjéQm²BºÍË·Qv!DÀeå[¡â�:ž5Ç�E­r<׬^NOF¨bM/�Àµ§¢8m6¦ò>M‡›VôyÕÖHFÑ3
9Î6²•Ý[ˆBoL7¯°6	ZMøQ$¹¯°ëªñã'ÇãkxÛ,ƒñp9°niÚxø$aÙB[v<Þ¾ÜØð_£SÆ ”z‹BájÓŽnàîñCža4p�mìÊ�Ît6>XHõ<âì_~‹wd‡y%ƒl!ãÎF0â÷¦ì×waKÿ*£ÝÛ°Nsj†íòxv¼zlhÚ�ÜÛ¬/¦WoTËn¿‹Žï	°†o0˶†OŒ9U3 Ðl�JeÝ:kI03z…‹VzwØÐr%ðàÔBáŒ\æ·o…‹æY:¿Þ¾ñ
"
µ·éZk…„z7ßp^´úÚª�„-fâÊ¥ªØ—”Md þ/�h{Ž
˜ŒsÀ¥¬��¾sÄÀæë":á¨ï¾—x}0�ø=QáBºDŠ$"–w¼n'³®I0Ðzõáq=Çvͽ`Ù4Ð׃S"D�>rjFˆ‡Û*J‹·Ïý…©p'Õ#6dž´?ˆ#¶óµbCQ"1à2»œ"LM,!À

Œl]Â"l£Ãwx«Øºj3x?´6š`�qV,¬¶¥íÁ�5Qq@9xNýzü~žÃ"€<@¡L³
Wö•²V«þ,ÝÝÀÛ‘
�ËÙ²¯ŸiL÷Z=_�Nª¡>‡ÆøFUG“#aðÒ”¯Å!‡ÒàV•5,
Þ£Ðhdó)PvR�’Äaû8ò÷š‰¨0"P/Qd€È7l` ìp' òš6)µ€ŸzôÀ’
:\à«ÞAZZ
ç‡p¨D‚'žî=PñARÇe¸}_SÅ(î2I\Ã`½ÂK®³5©—,� ÏÛÖ‚�Ó¼ˆˆœÂ�BDs\¶AÄݱÔ1£†LÕ$»™ƒ+ÙI’4ÒODÓŠ‘s§��‰‰½5kRj}õ9Fºa÷ÌÁÓÖÂB zøA‡ïÕ]ˆ�›Õ&feà@7
,ÔWÞÇ‚xCF%TÄÍ5	�ÚšÅñ¹ÓðtŸ§x?’vÏùa¢ú«kßàCÃ
º¯”Šž0é$h6	
=Á1/¼“'åƒ3BK¢†¢†'œ`ˆ‡2J)“R&ˆ£G~µ§Çä_ÜÂÇ
R�ðRb¿»)1J3¡Bc4Žßãèv?	ðîY¢";^sü¦¡5*³˜þñ$U
Q$ÑùÛ!E$$Ñ$“D4PD7Ežd6ÜdãC"뿱ÌácÉ/j:ä™D1 ´³Ð
6OxDâHÄ@WŽ£Û¤Ù:0ĈvJÑñN÷€c	’˜@à 1)øa×)
0‚•‚
N ½�Ò¢ŸcoIóûèí=å`чôÁŸÔ]¸ÝH^Ûõ}4'iÜIÏ¥R"­¬rð®Œfˆlp&¦Š¢²¢ÉPFÆÿ(imãGW8×ñÊ_¼ÓsÃ1#¶éÜRnjµ‚&B�,�ú»ÑÞê;˜X'û¦û¥Ñæ—\%*¼œ7Á«o?'iBHE=¡‡)>öÔw)©5 –€Zcgã\A£ƒax$¶ŠmÒ_AÂ8ZÚi¿…ÄÂÇA
ÑP/ÐöaËIßËT°«Ø| ó™ ÐxòJ3P)4ÁA$Œ@¤€JS%II'óšÀn
È7ÒÒŽÀ3D¸Á'J”§C?'"jrúLˆS“{6'ðx&Ç4º5§÷~=ç˜9&U0˜¦•ú†9��a­Aáñ•„O´Å�ŒL>ñÚýva†‡ß.­m«ˆZzÁ"±#b1¡:"l›ŠXfŒÅÈK“«ùó™äŠìÙɹ=×7¢o1 Ý=µƒèA¶p/súHÀ J�@òŸ¸ÈlØãéKQ
„Ü]†�Ê¡‘Î~uý
F	“l€1ïòm⬀t—NÓ,�$Mh
	ò-5èéz'å±Õ]àʽ­„?Œ
6^h%�6”W0�’!¢Ž�S" Æ� å§¼êˆ(÷#ƒ,º@hÃxrÄ·‘V‚"Z‹),„&à ÑMÚX0¦×(pi*#ŒÌw·V ß–æ
›ÆŸ"D	Ç	„Yš’ 4®Z­ì4r+€Ä‡tvž° <�A¡tª¨¡¤@ 4
?-ˆd‰£“sdº§%Qn‘@¸qJ†#£!Kî‰ù’Hž.�>GÀè3™/–øä8ƒÚBT~#/¬ ”s!·2!Â)Ø^ܼþ de=žütMg:,Â&µÈÐü c„á	�I9ã®YSÚ�¡ª‹�³	c«¢LwìC/ñË
)7DÑ>Íï“÷ÓÆÖFd‚tÀfXù%÷??0DïØt'³»À4? %ìŽJP"’$¤…ª˜h
 
V „”J 
h}È<ÀŒKBÊÊ4	/«P)b	ƒrçš4'Ù†
ùM™‚â�ô0-L …B"Axnxà9»¬¡ìé­S†ä7ñ¦
C6ò¥#Hb=;fF
±‚S=pà[ÁÛÑãƒz00ÄöÍ„ª…3"ÖXÙ
tð’k±h!]#@w0gäBéA_u‚Aa ä¿Ü…èK©_B•p!Â2UÂ2?ª!õ�3ä
Úš x›
ßè7wóC«ýíý[ÅÎ
?Æ m:’kÜu•#Clk0È¢ ¢,(¤Ì‡
U0 ‚llPZò�´/èÈUør¢÷Çéäú–QØxîîX!QÒâäú‹/פ’Hãá¥i
¨è�qî
ÈøÊ%ãPmÈhüñ.nªÓ`wäeQ£$¬4Ð!a†«lÂPJ`C¸ÀØb
ˆHê1€bA•�JOHPõï
¹Ü=†ê@o�8)×2·*jG�'æÅH	ô�/-Ï/ûßZzÕ!"£!„‰	x¤làô5�y”Z>Þ5´Þa!¥ƒ_.;• )î:Øuþœ¿Ÿ~3é$^¨6‹B	
öQ±V±£„Z„[SµÑ²4`æŒ$1Ç'{ܦšÂ‹(‘Šƒ )MÂi ÔUBl„‚Á�ˆ1˜™š”(¯`åèäSˆ��à'„”°>Ž.ÃH PÔvòvóøÄÐ…QL!HОéB‘r)B‘Z@iX|í÷Ò#GÎ
ñé–á‘{Š�=&	êD‘ ÝRÔé;ˆò`u\%ü·

g)•GqJ20Bbj
½�B"ó7£h|p:nAÚ^ÜòÌè]¦2CÝúSÄ-—LÀ©O®q*%úõ�F³,Åí¬çH(
§ªkû�ÚzÝÑMÐí¨6™Ù?_N0s1Äq&Ýáõ§éÀÑBÐ-4”L�”I$M
 „0”¡BD€|��MYž'uu.Á._kßÈåo
©ýêÒ
‹ŒÄ^¦6)„šYáhFÊ”{sÃ’2TŒ…àZß!²Ñéü¡a4̱GL\?o^\ÍÇ9qDk¬�³ó�I7´ÿЯ;
“&¬S¼D•¥eFðå°áš|-�†Áå{&2SßjH„ t,á8ÁÞJ¨[n/�¶\aX˜±%)ðK¨àî 6¬fHvÒ¼¶3Ë2I[Z6€äOGñ@><â'v@¨Ž@CÇc$¦Ç
vU-N=¶’äü»ŒpÓT»f=�­uÔ¡‰å•õñà£}FFî�Œß—Õ¶µ9Šjª;6!ň Vp ÁD±£ŸªID,ˤw�eÈl‰‘ÉŠ7ùu>aχÑüþ˜cdIëñûÅIïÊEî»QXY™˜äo”³ˆëIw;is"vq`—QU1ë=(ƒÐ›aDî)J	„Rd<	ó–¹9JAô÷dzËs\º^ì#}ö°%ÛÑŠ³-ùLPž0¬w�ò´Ð9ÏáZ}=± j»Œr ¨iBŠï‹AwùI‡r@d4FK1‚¦u1(¶bà<@œŸ8 Ÿ/Óö3RdSìa»Å´êF8€AEt/FçÍå¯dP*ŒýÆŠXÑÅ©ˆ�Lœ‚À…]S™û÷IbR
ÎEïyI=7\|£ð-d‰±t9^â= A*Á BPë`Ñ.P¡¥¯vâÁœ˜Ñ*aª(~¢$2¤v>’Ó
Ö±
‡¡ à!�2+xÍYÀhH˜U”øÏ€³7¼ó_¸^w}ª%‰—‰ÿf3Ò«Ÿ½H™Š¿Dç{å—e­ŒfÜÕœø„¦	E:Ï'„kÚÆ-¦±ø‚ØÆI‰;ÁÀ’bSd~SDh5ïI
ä\ÄC[0À›dd`Qk2=è*x÷ŸÔ‚§Ç¯%ë vA6A{N~’ÖÊIkø@Çú÷ñšÜtWÌ€îÉ	€Ĉ¤ÊtÑ°eUØ}Ò‰�Â)
ýÞx€:´–`!Š�ƒ
‚‰×ÈbGC=ºasÚP¤…Q¬RÀ>E¥C°†`v²
èÈ%ÓòúplUœ?j«D•”ú_¬¤LŒllq	Ü°Ð�À•ø3v³FõŒ#
c\·Økíï5
�☨ÕLdh‰àƒ»Š%>ï4·70z&@ N£”Ž!±ÐÒz›
K+Ö�œtá4ÓuˆÛ¤z‘é
�ÙƒlD71�IבÉæýpM³Ú{<û‹/ºnî3™%ÄöŠ�}í¸…�·oÙTCz>ÊAì$�¢X¼«Z‚ˆ T‰5‡¼BG¦›mÿž	fZ@ f‘Ï`ˆcí±r(C‚(!è²ìƒRÌL Žly6°î».¥Ó?Æù:ÑÝþ
ƒ°æ9?æÿ{ú¸õÇ%©MÚó°©ë˜sÙÑ£¬ah`Ù«VNh¿½R;Ž“ô$ä&”‡Ké†éºTÅtÄÈ{t7R˜e-ÿU\Nfö°Oá*í&D]`_üõBáù;�@öºjçêÃå,¤€I"â‡â"�ˆ›£tÙê悈;fÓ¡ªÍ©OFKëŠQé¡w�‘(""¯�
ïÀ4�û»=DlWº¦B‰(dÀ'Ä=³ßh
9�êt8š.ä(h?QÞ•?/²Õ~0°TNp	Œ,?²co¾%HÇ»�  6~V
Éd;£äéÙÿlOʶ<|i¡Û£¨—òFÁ"M(:ð»ð½ò�°¯¤7¡ÂÊ©6 üHCãm7þ[¹xÁp`†3¦kŸ0Œ”)ÂTù!Ô	¦R€Ö²‘	& ë“	˜
½Á‚”,‘ƒ5öž–Ÿyòõöq-j*«¯ŸÌl ŠŽû�è­
Æ&ve�x08¥féÏ;¨]á±dÄÜQ1FxŸ?Ÿƒ–×�ÀkÀAÆa˜î¾Æ]2ç9$I&c¿L¯ÆM'£	¡¤�‡@«€)¦¡*ùE>
Kaú’¤(æÚ‹î–,±Il8�1’8›b^¦-™×Ù7^
1‡÷žÛž&Æx”¥¥)hÑì@v›Œ6&Ö°°ç¸§t}–²0bF	ô†€]åþÀ,ö�˜!³"ˆ…DA‚Ò1(
5�Å+öo~ý
i~²rˆÐÈ¡¢œ-
èdÔNLKV§¿k¥hÑùpußXK�Ž¨Êhºf™u¦&ù!‚Á	š$ç1È›�=ˆ)î[þ¨)W|žþÀš;êLß6ƒ#Yãô,4•�¸PÉŠ@õ_ËýòÒ�ÿŠÒosÿ
N…æ°(HÏÛ¡Ü'P€÷ÔëSé[+¾
i(,ù„dÑ  ózӿ̓Φcþ|ý!ByQpED¢Â„@è,:oV?q��OÔ~×4.ÇÛy^›¹4å$pw#Û¨&1¦6ƒS$
Ô4#`(Sï“
$÷M)ÞŠ—CÌÝöw‡Bܘðºä†N¤¹¦vL[Vô®ùã  Âô 
	.³0VI=@V®ÚÒcÔÇÕ&DZe7Ž<
š­#§X“I�!QªÙe)�Œ`Æê�Šw b&šÊ¦0ÅÑâá162Y•”l›·VWWË¥9óz1/V´²b$6EÅ9 Æ€Á„h å*íÚ
	Ìé¦ê>n1ÄWOwCNÈ°Ä%h#v6ÖYV£W¦ËóðÂó…ò~°>³ïvA-'1]a` «Öœ´¼r¤:ȼůÅ(?PÞ5³“Aé"i€ÿ‚ì~Ö!§hñºeJ× 5ÔMHÙ	èÝ­5‡ßøûWä,QK
4ýpü`
sÊG/ûÿ×÷-w-ÏõÃþ_?wUVgŠ`©£KÄeSÅ @d͈÷@€úÛ[ã-ôÑ›oo
÷2Çêu*nþý9O7‚W¼›ð¦8u	Hä�ˆÔÄuŽD×VVl�Ü4t[�¹k³	å /$†îd}P&ˆ}R‡/·“:n‡’z2¾As 
ã*
ÖáåGjJNk
 Ó¾�xë\„T]6µþ›ÿâ˜ÂgÕÆ5)î�Ö�!JëE10Ø‘ÜÒاÒ�ÎÛO_­skËáº"ò“8q×Õ¸8%ŽvÎ|ìJ|,™Ó1ÜïZÜw9ÓN¨ä](~¨¤Ò�ØÌ;4¤pªQ8‘¡›M��¨râ~,,zØ`4JúèÀÜÐ�¶ËM©†~™¼
ûÚ›…ˆl~ù¢ì QUplŒVwñòCq †‘·Þ'åH8ØœAE	–Vq¬€t›C“ú•˜E1Ã[:*œ†ÓÉôa‹A1Æl
žgž3Û䇰cÇÐ+å’Ù2eöPã^Ÿ>óm©ð%Ncäp@@ŸñF§Ájóòdn#Æ`†	GyCE’Ãâ«übÑMÖòÏV¬ÞªK
é¡9‚RB4�QBغ&¦¦¬hÕá°	vÚµï·Ú"Ô7*Õ"�#_¶ß”É42hY~±ôæ?N^zµ*¬KKÖ
¨n††9're!Øênz
v=fAØkùÝŽó¯	¾sºÄ”'Æ¡ŠXÃÊ’ðz‡Ï'	bã;¨Äx¢'h#“HÓc¸�®d[0O=‚7ð$}CAÕä‘‰I
Iý8>ÚÐü	Ñb2þê²ûõ„0„P †×îô”»Œr¢((»³PcdàG÷Ρ²c€¶UdðF�‘úNõR7ŽaÛ õ#ž¸ŒU0¬Ç£ŽH-j³¡õQš¸§Ìw9¯,F(`Ú›(Ûž'†@Y<
•»Ø,“Ûôß\T !ÕÇ}˜ï ÀßxÀühVA`ìK…óRÁa„T­G
3}™3P‚0M~hD§Š)œÊrÚÆwÀüOé³Y¸�Õf�ê˜Ìi´Øæ�	 ‚H!ZCP†]1p2Ä–TFƒG)¤#å=d¿a9\óϹšiª£íÆúJè¾QD:#¶®¬‡Bö]¤Æ�é^ƒBK˜¢
i¾íÁÕúƒK?áŸI$
Æ4C哦‹t/Ð̆I0ûnR$›ŸAk##’¼šÉPùÜ„„†·
2L¯@}íbÛi}Òzý	)‡0DÂÌ1MÆhNž‘Ä€éЬô*wÅçÆš÷
{Eï¦YdY¬ÈÍa‚LHJË “UZµ-ÈZá	D˜•%[e $5B dª	–¸(ËÓã
ý>±	¦ÕkV³åTB&e¤ÀÊZŠSú�ƒ¯Þ3�ŽH(J}„1#pÄêup³�™ÝCÇ]±҆ŀ›ä…,¼Jpµi¥ô3.м=!ão")†¦�6hføÃi3ctÅŸ‹/™­h¢ò@éÐöõóJ„ƇÑy¢Iô1B�8°´a
Ô£�8£ÀU&'6R¡¥¿Ü×Þø	(§Å4Úú#¶*'˜Hu¿Ñæˆ!T« ÝúLt Ê’JAT¦	ä
{Ø:ÿÕlj³Ÿ(Õ³É�7¬û±µòFì�fÓ…Žl ÌÊs±®Ójxñú{­d¦$‚B”�¦ÇlM

~ØY„¼% �œ™o'‘çܤDÅ
C`öÑéø¼öo¼P²W2=u†Žü�h×Cz[ù˜$B!�N-ŠÉ´ô¥˜O¥Oˆ#¹CÓ¦/

ô>ÀÞ·!0—p
öÔÁAAMz }º�s!{¤ûäà½�våAâo¢‡6Ygx�§ÛV1)ÇjeüÁ¿67ú¥´îÇàNú£°»’#˜ˆJŠ™Ý
:Æ´ì
B	�V
® £IqsÑD#³(Ôa
…è Bfâú‘v$”WÉ$Æ>
u^$>±�ÎÝ­P…©d”PS„„ŽcEk)0Ñ�
%©O”Ÿ³ùï'ü¸ÃaÝŒ`Ñ
|Rô`}¶ìc_&)¸¤?:x`¨Öú¦ÄQo½óãa]éóõñ ¨p¹zÍd�“ãÑ·
ƒ!°!’@’óL7‘÷ Fx3ýF$PhÜíº+-ø¡.MâB[¼øHr‡ pžO@‘[‘§“eWô¤ú£èjøˆZZNéHNA®ìW«1€cHÊ8�z4¡J^È{u¦û5Tdö†J4
 4úí[mš&|ÓÅQXç
Àöl^1¤B"«Ú
CI4±e*ÙT9öžB™\Ö!e--x59ëE0hŒ*Ú-Ö hQ¯õl<Á‡óˆÂ@…c‡ªœs‰BjLaþq6õ×k93zÏ¢v©!Ðw——Ç×É«ÁC’ßgë|*ælÀ'Ã6B#
ó�I
ï2ZàçxÉÏ:I†¤óÁü¿†ÄÎ\Šé÷9Œ<Ò|,4fý1¦V+û¿ËÏ¶ä ¬o„>8W£–�£r(Ï禅´Äl˜Ò<9ìmˆ„k‡q3)øðÊʆ¶Y&Kf5HwYÎ!ƒêãÉ5"#3 Ú1‡[Š�úw‰Ëœ•¤"u	ÐÒù:ÓÇR1è�„mê7òÎ�4´ÆÅÆÓÞÑ~Y¦Úk‰Ž´‘
ìÛ’ÉA@åÄè-䶂*YòVÚu¤É´*Rœ¨øÐ)ÕXü;¦µºŒ£!D¢dÚ6ƒJµºsNdY™ø6Ы؄
2Ý�"ƒÉs%-Ã5AèZI
Œë4•1—P!CÅVÄZd”Cǵ1$ÂA
‚DZa˜’ÂÔÓø*F…�Ö÷s&¦Å7)”I qîë:8† ¶5Hh¬
¬­1–í‰f`ÊêÖ0Ö‘…
1G�[Ù±¢"-4Rv×u£�Í·±F	¦0Õ!,�Æ
ñ`�šF€:Jl‰b&b«7½Úc0H6K£Ð16k7su
ᙾ´5mhD
ì÷¦Ú;íCL‚ÙD=í9éktbÖ
†lâ3De@êÉ'¿N\`;X#ÁD“–TFh
�3Z³P„	b'£èõmzª¥Ž°3b‹
T�Ë\á®Ø$ŒÈDÓ{1ÅCYÚ€,Ô@ÝÔÄèÉG$dÛÓ
Ùoq.àN$ªGˆ]’œ%Hkn9Ê nvo2*Å�šÛ¬F	l;ÎXNêÜŽâ�áÃM�¼ÇØ0Ûn†ƒ…5Y©
4j
Æ;˜’9€f�ÔÌ1¡6d
ÕLlDÛ1½B
(9sf6¶
]
ÄAkD3@ÍÖjÖw1‘ïÛÖO\DòÂûs¤j)`^×ôà”¼ôÞ:<ô<
ϦŽÝŸðÞ¨RS'X†pèKÏ.
‚삱ڇvöÅ›­©Ë\Qbkot¬Øßx¨ÊÈä7¼™kSµ©¾Ü6tCb}u½`ÖƒxŠÐ¶qõÑ<Á�¹´Êu·lMf›ª›©á�wbZiì†LÀ‡J¡°Ä=á=™4ã5´PИ
^4á,x“2E¦Dú¢X€Åš´^.�‹Ñ®n¡C~£]öy™tô€¹Äœè£ž‚Ϥ�ã/ŽæÖAÉ9
“›ƒ‹4q…
š‹ÅÀÁlwäp3„*[ƒÜŸµDD.hX6Úå�•#K( LçP?­h
hf	H�a!�’Âw—0ž+×Ñ	Bdýû‹Xª¨ ‘òùwvÿ58hrv<ýãÔQž}W§ˆ(3ƒt÷ó»"—6)…Uó^,Yé<8ã¿ÃÍå)xÖùÊW	´LˆQ¹R²ò$‘”Eí¶-š°‡@:9Ð.C‚ãèÄpÔAË@ìIóJLV‡ª-âh蓵o‚Á½Ø”—k»ÇžÃœc›¢ßL&èèZÈd9)…P¹‰Y`À2•QDEP8ÅÎ�Ü~…{£pà¡-NĆlŽàÛe‰ëLS=ƒ�Ö-¬’Ç¿\ã,<2ñ~ŸCãè>—,L
™¿˜¾)9üǧ¢¡ê�Z%5q¤…5쮂ÒàD±Q)-¦Á&aqn`ã,’^ÖªVˇÿô˜¤Mñ`¼²îfEѱGšÀÐ>ÒˆÄÒ=j¬‰‚¯õ„£ÝÚÚ1¬Ã<åJ’Î^Õ�ÏCº-Z_G‡>Óž1KF‘©ñð¾x) È"CzjÅ!ƒ!ˆïL
¹
®¼š£È-Ãä'©`¬>Ãfä˜a=È8ƒDD’&%ÕÞ&�)ù™ëE‘|¤=&ÔåQàZ�(ÏïÄi5ÔRÃ
$KT$Ã@@P„MÂþð�jbQ„Š \˜$UrÉÊK0Ä šbv™‘%£,b°rX�BJZl@H"G€�*Fwº0!ë¿«	‚›kN—Ìeÿd}±ÿÇdQAòžßaŸ´kDa­M‘†¼-ræ
ùò¶b¡xf†’‚!ˆ¢�¤Ffbb
‚€¦…
Y°�+…AQ$Ë„@”Q�a±ó›8ò MçYL@=+é)m3Èéd‡ëUNhª£X
ÿDª#©t#"¢"™ ¥ 4ªÃ1�Ñ1/óy:|ÌÂŒÃí�¡4DDKMh~:‚„‰;ßb»ñÛÌ�…õáNÎ=RJµGÝj28ƒÜ¥’rjGÊùS~è÷B'ÊB WF£ÉúHtÎí£˜$;˜õü^MORqÎMA‡T�9H¥‹‰]¡$JcÖ?¢
Ö¤$Ô@úˆ@‡À@N0U¯
 ©3â¯6CÈá0THpêäAçä½¹Ï5¾¯“ñ²eÊ&�°6ÿñÿ«ÿ,žH�Ö÷êr¦õQ$( ‡aqC¢‡ßJ‡_ˆ;"vžø|œ¢›CÑ(‚ÂBÃâ°xC˜èdgu,bHm2ó#hŠp¡
ñbº]hù‹¹¡¸�ˆ
!ý‰�ºH‡{Ùƒ´³DœbÃdÎÃ[ÊÓã@nDñÊ"ä�ftWñÈ¿ô0äž¹EìÀ„ÁT µH
øFÐÛq=£˜àPOWÞðñìc)˜…Hza’d¸@Ay

ýùq
�({ÿýH«?µm?ñXؼ‚º‡×$NÖpÀ…Y­Ôî*‹~ñ–´‚hÆ€ªWN£Ñ_l'sUEö’ü˜GŒÃ…†_®Lk<†€î®#m7›’;@ÝL*L¡"š(»‚ƒSqtKÁ„CX7s›Ìë½+¨0Ñ­�÷o]¶ u5ŽNø€sDDÂiÀ½¯H?Hʲä~Û?Oiú~úø*ÖÒÀ_?ŸwÌ4æ)˜\/»ô`vê(¤6$_öD5X–%gFœwmÚôí½Öb“3ì®Ú™sœ9ÄÃVÝ3R¬Ÿ+–:>¦%–Xèj]
æPe)j¿îÀSÐtBòØpÐÇw†ëËVŠ&5låëkÃœêÍ©÷Qwþ�ôoéÕÌ"Ç9[ý2…l›†é´åÙôÌ9K?ºÌH€Ÿb×­oµZü-À"ç¢Yg
 j.0^z7‚a¸øKŽ‡È….ñyŒÃ`çáˆÛr£¦ƒªæˆ5ª€à¼ö5ŒèÐŽ‘ă‡Ã'ÂïC„ÛÆH˜&ÒÅ,˜rþE&dv§v|
Ðåö\˜qÁ	’gß!Á·HÎbD¤]hÛ©VÛt饣�é–‹7 BɈ[
¨ÖÍšîo‰�DIˆ"²‘ÄL³îlu®i™æU•ÆP*-ÐñM‹—[õãJº_=y�õ|C­ôÏÎh)DdFôòAGSž,$Ì®äÊd¥øë+†˜äzxkA	h
[°	
tÓ¥ˆJôÛmZÕâGQÑÌ7+|ìö§a°Æ¶”êÉÙ÷Ú£FAä}5à²MÐBÂËÙã«,q2سK¼˜I­=ráC•Sð”n­fÎJ5p˜È02X°s�ÌЖPw�4¼³#lHñw·Õµ
L�Âॡ-†!´¨aD*¡¡j»•
J«ŒŽü'ºÝ–ëÖÅ*à½í¿[‚L1H
’,â±�É”TŠÄ1ÞjÙy/2À¬]»@7Š¼£hf¥’./‡n|ënû¥d�›™p^ÀëÊPY0û¸”]|ç.�3«�î„…ób‚ίc9ÎsvrhšÑÃ6Öu®¶b°ù±o!ÅhIhŠFëƒ[$Èôº^oHÙ=Ÿ
P ˜’ÒU‡0XãO‘§2Sa08µÍ¾ÚÞ[8
NM¤ÂQ£l´{k%Ù7<¦C¢]dÆò3aù)Nì.'
Yàaï;ÛH°ÈbPØÂc)73[#r¡ãKv¶ÊÂFw‰wk¥ˆa‚!!4;ïhÝžZ¦v1„VÀŒSbË�(vFø¦5£d½
wÅ2DÝc�YÝê¨]örŽ]ßbé&Ÿap!Ò�ÏQ::õ-rFHÁ�E)á£PÝ0.jUrÙ$¤`wF
¬hÅSp‡¢stÔRT=ñRô@C£è2;Ð~'hkPS¢jl�€¹¾Hh
lKÉ›îin,„+YpD�X8.­ÖáèŽ;,5É0ÓÑ¡à ØÔIRj¯‹tÀ5r¤–Ȥ ÒÑ(Eá¸f âMB©ÄmŒ²²3æÒ‰-îË™0W%9:Åw¡šîoºQºÛ8ÚiË®mu6“bGÐh!„–"bˆ˜’Šijp%íL‚Eg‰�Èq•i��½‚µEDÌJ2hqÁ˜ÊÄ´Ì/KÝ棠c
:«UJR�T²¬ˆd�d€$Ì…<$M	H@D¤(3$UUUUUUEMUUUEU*¤)&ùíÎÉõ"‘�Ì&F8`¥M*VÔs°_7ÕƒC¸Æt•¤!ào&^vxMfaœÀrs�×$£Î
‹¼š(@RŽØ¥3<­:Ç%ë�v¶águèû;õëLtÜÜêm‰v–-Œ±oØò|㨱†”Õâ�ŽG¶"zòbûôâ0òÝMÀƒ)™žŽñ°ÐjS¶dÀ˜”Ä‹b{§!ïS¬8‹Pt.p‰½£71¶�¨ç®ôNn¥Ôx
jèíå€VEèë¢y·ÉôÚÔn(Úk–Xêj§.É�…FÝBÚHìºôH‚LÃx®ú�Üî<øG'tnKŽ™2\Û´n-&-TÇhs½±u¶7¬2¬¨;2]x¥…|ïÓvç1¨„f�Öv'#qIy‚T/Ì�)Çq9.Ö�(
L›‡׌—Œ«#™!¶*¼¤Æ76nh:)ñMÜCgbù“(
rEµ=4G+dp±Š.qj<�ØËÃHøÝÏ$ÐË;d9DAmŒËãŒ6x6Ñ¥ÁÒB¡ç/Òqci³¾ù˜—w¾ä"¶<iÙ¸Ü(“˜cÆ-å�få˜BhØek�ž¤2Ø\ŽÜÔ÷5:Ó¶aÚT³°üâv­ì�£]ë1ám½sÝŒk’�­ßf�Oju¢êŒ2÷\;7zìªy;ujBVF�ÐÛ°§)zFókŽ¥ò—9wó@¶µ¥fc8|V
7vâ\]ºl§I-È€Û–¨‘
‡‘‹nt]N¤—§`<¬}œ¾ ¥»„1GXl29$ï2¡:‰“`íåÛ‹Ü®ûö~zÞ»6Óµ&àFéˆCM\s.R‚°j½ö[CìÃyg'YëàcÁ¶“xŽé§ºZƒ&Gd�¹² à¸vc§x¡]lAQŽ5ÅÒ2ëėäå‚®êˆLº&àžýXÝ´Ö»™Ë’ã–ÏÄÎõ\ŒµFÄôò§bCLr;Ç¢
FÌÔ�Ý $lìbÚ…iÚ]­óÕ¯#H�b&]šjéwSÚZ QcL‰l?MÇ��,Üg
ÁRuQZ¶¹4Qåδm¢Rm]£aÈÑÓŠÃ*ïÙŽÍ‘0lÅ(èŒÉ.Ý£Ö!߬ó'1�ypÓH5`b0‡'mt®â
Ã>ª5”Í!û¦:ø‡9¶(äžCÀý8,òà5»ŽýDJ/�í±4áÜÇVÈ0‰o)�TtÜÅuXÄO¢z¹ç¤3¦Î`�)xêø:âzÂë.Ž. Ù$ÂI‡î8û>Ï­I¦±âa%Ð1¶±1:ˆ¬ÄÇD˜0.
c/‡�««–NÖs9atÛ­�F„ÅKT@ù–Ó<ÊgqhíÆê¾ÜpëÞؤaC’ ¡C¹b¨£‹êx
h{ÂØ)úß°ýîŽtPm¡²0ŽÉÄÌ7zn¢Ç^*6:µÂ~î–*�žq½òL¾åœ¾]zìñXiÄðõÁ‚¶zÃåqˆkÁ½?”-�ÇÎ7½ðÉ«$“u"ŠfÖz¾‡¶†ï�‡04E;rK>¹ÌìÑ-;;rÑS6�£#Ù.°;
&ó
d蓮õøl8„ÁÑ·Û™Pûîøq 
¯$¾Æf€¶î³&¯8ñrhj+aØhnuM[öÌ)L³¶7/F»hYÙ
é5æÛ¦‹¶ÇÅ4ˆ¾ÜÇD´_>•3_	†è¸a2èu¬³Ü_5„r33q·S&L0À8†ðVïÖ±CïQecyòþ8ºš;µÄä&â»0ŠYƒ³i®¼——Z–¢F¨ôÃ
˜aÁ˜
3²9`ëåœÁߢÜ�~öÙÛjžê{ä„#nèig§^–¸"ñE½Mêæ¹6Ûo‚¥ŠNÈæ�:k¹×²âÀ€cŠ¿‹î‘Æ·7a×ÁXRÔ÷»æкšAj
XÑ·DÞjllì΋gÌ�IÁõ8fh±Ú˜ßkb$eÇ'�μӺ·:p“´0¹Ã¶xÇ|1Ñ[5NÙà“žÒ–âF{�ºÂn 9Ø×P‹1M-‘2ß~¹#‘QÕpD¥d’k�)8`èÄe”£§B+{víGf¼CBc7ÆMÙïmn3²vÛ3š�.Ú#v‹¬hâÅ|x�ÆÓã¸õ²ÎÁ+tôNGÈ°ñ»Í³°Z–8‡4PØg&);JxHg:¾·gšX2½»±M\¢^"*´ŒˆZ6Á‘’j´\Q€[ŒS«—nɸO6gntDazM�éL£˜YãɲWhUÞHˆ–ëé‘õž®‘¶ß�Ïœ`¬I
Üi×&ã#ZQê®°l#)·ß�Q§cXQ™EXâ5˜¢páyÅ��d
MÀÕ„¡f0¤¼9*ÒksP3çOœ·+N´óXW§#*étv¢ç0ÚÊU‡g!Ǩ|ÒríÒ5°îó™„ï
„B–‡ºp+/jÕ
‡!8Õm�tä+NÊLJÜŠnø:{+(è™jù`ÖéÃv«ab©AÐYNšBtìhÔrš8&°�QµÂ�˱ÁmEè;
Y³‰½»pA<�yéÆÐÛäèQCY­b­˜ÙÇfHή
‰r{¸0pú0Ûã‚ä­Æ€‘m,ͧm´ˆ�ÑÅà°ˆºîåÚ‰¢”NÍ ÂÒi�Æ“ÖÂ#RóÆ]�±P;ŽÈª‘æÆ%�ÉCÍ› IÛŠÄ™ls0Ý^\ú:i	
(›E<
f$Ø‹¦‚ƒ:&(•;`uÞš84MÂ*×Àá»òøPNê5.–Ö<°˜BÅÃ=©¹¢ž(¾^ð$DI—xT§j—‘Æ–F}÷×)­¸>Gp�x¬ ssãzØX8©3�ìãØÒ’›RÜ0ýDe
ÔÈV›a¡³‡¶á²
Ðí
àÜɹۧ<õìc�›‘„;…	š6/…˜äm€ "ÔØ@:°Ì
f
bZè°E"
ÿ:"Æ’ˆ^zÏå¶ç�Àsk¥ÿ“&œx~á:ø½	 ù4X°À¯ž;ò,ÝÁƒ0†jfð\˜=*V™Í�¸!;”>u6!›èÌÑ£-¾æ)Úé™g%ëâ0F\ÎhtR¸ùËÖ=·;óçi×TezßF†œ4[jbí7³(?˜ãEœàr«“{ÓIVC¢‡7pUq{;TÊ$VìÞð�¢šM¤ln2¬°¤•GDÜ�¦×¹z,`ïÿ4|ã`æ’2Èy¡þ¼éõ_‘úŸ>} (êàRÅ)†Ž…,!¶Tçߦ�nw“Ü&¾?ôÕ_˜º‚œ#*X�œÕ©Ñ¢·DQÀc‚i ÁHzUäšY†t6Õ‚°z„Â�0„ùŠ-3†B@¤(£Ãþ¹uÍ¿hgö:ÜÁÅÀçßÎ
¶Á£8[ã¿Þ Þ_YªÚËFƒ/‰¿Ÿ};õ2Ùjm9¬†f—y/Ž÷ëç®Ñïw2Ž¨J‚zàŽ³Û!ºãTÎh�òÎ8�›¯|lsÚëV·cP/’ÔÜ:X\ñãž(3Ær\p+n1WvVsÝ»(ƒ¶p
cs1Ý{/PPÌÌA#�OB8¦"„mÞH¼îÛZíàÁ¹%…›>VÛK¶Ek‹6!Œ)½¹Þ·ëZ\‚âÆÚª/-xm¿· d6UÝ·G†°œš4#¨¤LÛ1×Äô[1rTJ稸™â6é�NLj…�ÌKK®&§€ÂkFœß>‚Œô~3¾FvŠv¨i+´VFeŠbYNï½ÜlFÙ垬³yœ»¸N�·ÒËå1váAвÙw
–ѳ-‰Ä—fŠt.ˆéª�ß,@üfÉm�ÄB�	š¶`¼\ôá†Ð;Œm¡Žj÷è×jåá‹ç¤yrÛ©Ê3½MN±Õn€7b/
PzŒWý•ì‰}ûÖt!ùÐ=!1öC%—Žb‰+ò’�{ÓÀ‚`ºƒêí9[D¨²~R�B§ÏÒ&ç//I"G»Ò@ÿL9—àáTñ�] �¶ªH+éüˆ*Y²\í²nfŠb�X„Ø}r¾ 
hU7
 -(RàüÞ‰�°<Âí@ó=`(O=Ú±È(ƒ
¦ƒV‚r^FPˆÍfÉ
K‘�
©°11Ç�„¢}l¸øc¦ò»‰t1$ij$%!JQE	Ð#@„0
R�BõF6B¨œ“Á¤o#IöÄPñ’ !!"šÄ?ªÈho…nøõûz2s$ê@°\G`¡ ^¿G•þ…æåˆQŠGÒ¼ÿ!ƒÔäc,‹BS�Â᥄u˜Ñï[¡[ë„p‘¤ ÐÌ„âF
žjb¿4‚#ñBăµNW£Ä”�wš˜†‚î‡>ó.’¨ÎÖõŸ¹ÐÐþå9wïÇg(ÌyJ$ŒR�®6úÚ;Ÿ‚RÒAU†D”à“AKüU³þüZþ¿óŸ]À`'sk0r‹"é¾ÛŽ’Š	i"Gýù2
ª¥—¿€É
iXª‘¤¡*�ûÇÝó¼ö?7¯=ú¿Ž¾�„ #ˆ›U£ÞÂ6ÓÃ*Ê¿�œ&}šQ"ê¹q`@‰Ó³ÔELÝ@ 0¼R:à¡R²óùƒ6n%,|S“Ï`èä×pTD3Q%UÜéCê
´~ß^·&€¡ûÕª4ãÓóÄ<)
JNÂ}¤* -
D¨;b4Ð
aïôºˆ6hµ‹xäûÃ�Tæ¶HÔi`Â!HJh©º©»
”lJ(2ÁDÄ‘L â€SEÝ®LÁµâ‰â Ü4µ� éØzyžj8IùdBƒ®�&ÌÏ ×Ñ:µÞë·By„ˆjl6r#íK^W“BŒ´o]S§E!
G‘Ú)¸{¼â`î—à
Ân±bPøDŽ407¤iíÔ'`3½Sc÷‰FÛÔÄ‚
ãº;or«1Ä‘ŽE
h{¨	'¥¯€#ˆ1(ငJ(M€òèšùP?¡%¤J¢z¹î/ö 'Þ¢‚’*je‚W„`¾0>P”)b˜˜C²t7ê@çßßz~`ö@!r¼ü~»\ðËj6n0~lÍU-œ|7¨‰)‚Nä‰	¥3Љ1e¢ìë‚6Ú7ùj(ô85Äp�BTj¸Œ1PîÛÄrk6­çñš9„³xc@.M*„]ÛýÁš:¸ø4à¦ÁË
‹ñ›]¦4ÿ?ùìØæ€Ùæ\?íó‘Šb^Æ*„ù?—÷Ýþž•è&ˆ
XˆÂ*mZå40¿Ïnê+Ì€~±di´øÃÂ
 Ÿ,¿fÚD,_ä†CBwÀ¿4PÃ}ÚXÐøCÝÐûê’K]5AȆ©°¾ÈL4UÂņà0�¥ù"Dì3<‡÷™%&a
Œv„:ˆ”ü��R˜ƒ†S5Žrž«H6/
@Ÿ©âdHÒëÝÚ^oéRíS)jÄ¿|‘dƒe�¶ÚnSŠ‡è:
M†äIF�2“wQµjœ8Ö²æVfSl2¥–.ûRÖ]Ýd mÇ
²&Ðõî³³zlg€¸œ$I—mèn“w›DIò*Ž¸Î>³bn†$v:¼T)( #HA°Ël›�pÐå0#¸¥u<õΰҿåC„7‘mº!ÙÙÖƒbäŒ)Ñ%ÖüëFs›HX†v–œE¾R†FË›DÝÂœ	D7H„4ZÃÌãÃÞS¤Ýä0è—)Ò×uN“Œé¢•Xb0Ã�iÝ�h‡ÜFÈßft§j†}‰’Y–LꘋFî-§&ø€Ë‰ÚíÚZÌ1µR®ðŠ¥c
ZŒJC2g¡âïr[6øˆ–ªm²Ð�.k-‡jʶWy­
£y©sxGn”—!�:ŒÖSc	Š�PjËkÓ14ºs�HbD`C6ŒÝo†5uŠ”wÐû&q­¡¹Á‹$(ë†
oŒ»,ÛžŒ2\+LkCšO+„!D`‘Â!ˆËÈ–Ì#)°ä@DšBaO©Ð¡c»E	–P옘ê·66a0`Jã¡v[aœ’Š°	^íݸÐð[‰Á{Õm¦t­Dìõlé–aN*©6Ú:
Å!ÄÇjˆ†…ºL‡X‘8g‚¸z¡¸²õÄDwÂØ�ˆY,d†N'rè˜5�±eïÚ„4›¨<¤ˆÌ©~Ù?a#ã}°ñå|†<•þ$VÏL¦"qÙ
g1f(ÕPu6 ä¶R(0�ƒhô¼s’SJDy§LçébY¨,€‰ÙÙá}OÆ�}VŒ`9þi`Š¾³PÕ#
‘™½YÛ¢šFDIÁ$ÅR~O$<„<âHˆ`ÿUI¢b?d¦(~Àv¯ÜH
¯l›’$_uHh’25„O	sÈ'J›ÜÈžêìèÙi¥'¨à��è¼ê‚¦ø>ÈŽíIø-#,>S÷k)a†Iü?>	õs€ô�lfÇKâ‹%¥Ò=úâ÷
­6žhiNÉõb$…)H´|w@ºÊ>	@Ò—6Ù:T\
�â,zÀÕs™`	"úâ.�Ú}ƒÄ]o5†ï±$ÚБذ4Õ°›
âtL’V~„×Ä›FÚwÉFéÄñη ªÁ€JZ¶w±Dë³î$É2Æ·ÞðÚupª78Ñ»-�aþ™”6Á#ºåÂÐØx� ò†„nrR¼›ód:xhwÊÅç¢Îg´>+K³ÆÙmmŒ˜ßµD¤q­gŽ�4pT’Ï'Wc�øycZF©IÔ°Zpž*JéÝ�w�.&¿@+mɪK6'¨œêÅfÚAÍÌtW™À홆Šs…i”š9f_dŒ¶/>TÛÝ®5…(S7|-¨ãu±1–(Ê8Üá�ÌC#ÚôÊ«fÛÆè)<Ú¨Èj¯dˆì`’ñœ�ò¾ûç]öÓËÆôê3|Îü) F.M%¸Ÿ¨�và(z
Ѐ<Ìð‡½H»·¢*Cvô ˆlÁà6v©'ã[è“yÀ~b�B¡ùéL�)T\Y0´%Rd©•0 xÛþÑÚ
{Ç¿É5ÐP;T)<ÌT!E4“×¹‡Fa�ÕD‘1$�0K�ŽC�fcA)B		&?·Ø]n
*\“’‚‘ù;´é%…#öíg.N8Ñ0á¼È¡NÿO˜©.—K[A2.ù²/&œ@a߯FÀ¶ocLH›E9€7(vb�Æ®2² &€óöÚ؉’wJê9íÛKÚ>¬0ˆëŒS»¬�¢"ˆˆ `¡bVj šH"0Ì)©†3aêŒ(E
²4�uC÷S²#hh’û4=
IÁ…e$A¦,ÏDÉ�±¨¸½!MrÆH@Adõ·Å�îÛQÈI:XÝC�jhcF™˜ÑÌõNØõ?1Øê¦èU¢Zª�Š (†©#9Mh³JN†ÙEEP%KIÒÊ—ˆ(ÍKdaq*>È
Á�“¹¹™˜ÀL ©„Ìk³®­KnƒPºÔ¶Û¸ƒ«Cm11°i‰2ˆzæ*PÇWÑóïj¶>«í´©³®¬@Ë2ÁuÊÀ¨dªK~©ŠH	€43}fbŠÄPǨIl‹!Ñp=–7•N‡ãë	Hf^
$Dñ{¾²I…† ƒ
¦�HJ_%û#˜b�¬ÚTþ˜`˜ÀJG™|§¤ÖâSZÌ�RL¨gõ��‡sgShâåKÀ
f·)‘Ìl�­d±=+õï¾6BDþ�vB(
(€ ­-*¤Àñ†úÉÎgÙZ3`F0IÀ�ŠöÙAÖºõ
Ô›†*Ë1Ã@×M˜Óu!ÈeÜ»	pÁYË0Hp“Ì,#"&À”ÅS$r1+WÓ#Ý‘'”‹L’1´¯9[aø°††D-H#ƒ‰,A[d°Špu…j0€´ÒCz[áHÉÂÜórÜlÍIß‹¢Ž›R°.B'#£˜1+jÇ 30±Æe¡wŘѳ
ºI Üì„Ú›šÍhä7ròsßÂðfú*l$4Bì>dÃJpY´ð`bÓBvœ�^eC5E× #ÙôžÝ®Ù	¨ŽØbJÉ2ÄLÈaíÍA2Ä	,
A¤6˜Eb—µ´0;f&€ˆ&%•C1ŠÂ	‘üd"E	
	a,RŽþšß1ÁþÌ
�çç$c‚&ï£=g$XÙCíºÉ‘b«öž™ˆð4a"x`£™q²a,pº†ûD¿Å󡛜áb‘òqÔá�ºÔ£´VdXÆI”„Gj!õo“GZ46…ÒZRPñ!úçVuv0pàHÔÓÍÊbízËöýI�ûÅCÝ(Hx=Û‰¸¦ì>Õ™ê…Y|=�|‰Ïn§®47¼ÀfzÅ
Åjk®ºkÒ &]Š?®;ù0i_#Xªh„@(D)äye:j§q‘®(PÃçK6a@�Û´|¿µ¦s@â.Ï‚4&ᇒTwn`¹-I¸Dáu°†�^
îß·�ž*	
t1vHsŒ 	¢��æ'Së"÷ðèáŠÀ@ëÚã¨è…;H�ÄJôiþ1^áNð‰˜€X
„H	
Y�}žïñ
I(¶E}~_™Ã½îL%9^”`'lXGÃ(s°�i’
ñ"œ"|ö2�¹¢RDz"¢LTò)Q	÷ÆÄ„¨Ààü¸±(­$mÁ�ç Ÿ
…Êö,%Ó0Pc7p,~|
„v�þè�êßÕ�L
~ýŸd)q
¶JÏëÄÇ4ã, ÈÉu*[Åêåè#(‘ý&M'J
ë
‘™¤vmØ¡»ƒÑ¸*IOÈÊ”¬�ÆiïÓOm¹Þì›Ã¼�5‚â`ÿ]Óa·âD"ÔD7@´	
Ë(¨�™_‰” ”1¾Y¤¼Kq{&$năcZ�„Ñ¢ ”ßñVÖ×ì
Iæ>8à˜Ckìª4Îz;u¼¶vc–>dÌ#KÝ;ÉÞpÒ
D‹ú�hˆ¡ëP
£ÁÞ¡|ê–}ü€óX¤dAÿò!dã„ÅbjJµTj>¾pJiæÄ‘Ó¢�=½Òf©Ý­P~’
}X½°y{ûÀïǘ™±I
H>,¶
˜Ôˆ¿ð²|²ys@nzCpiàðÓZÍ9utl%ö¨Ø
ç×¾¾½­	B¡´–�×Å™26%0Ä�Ïë9)æR«î”6Ĉôؼ�ÑX�àéõ�<:`FÓ\€D{À²|3“œw¶h‘4þ%L`	rŸm€CÁù©Ä6;~¿M×ÔH•¬}6ýjb¡0CÖU)héççÖ½wøAxö8(ŽƒÅ pB Èõ&l%ƒòñàˆkŠrºª7¢ÂKÐR¤i?D^;È–C/³H…ÂR@4òmòii7îÓv9]…Ú*õ!øõ$Î�[�c
Æ9NzÞüÌ©®îdœ
u¤&üŒÄ§
±˜h©bšˆ%$�r&-‹Óݬ,×@…¸±¤¡H€Œã	e8#dt—¤êÑY(tŒçhº@:•Â9ƒ”�4’ð„×é@½c‚C¸d0‚.0{ZŽ¦E‘̼Bq±
J1ðQ¨
ÕÕŽlƒ³l‘.‰Î�ÝñÍQR›D‘‘†efQ2•‹cAœÌBцJØ–¨(SP¡Ê“~H6&¦¢'Žbon²B‡v�‚Mš-zÄ7²¸‘¢Cm\Ãl¥`âeÓ[Íó6#ÚnQKÂ�—7!¹´ÜOA÷s	Û6ií´g9l5"É·nŸì‹Cáö�åÊ
æ&Î`”H¦·cX`ái°°Ë¤ê]Û‘‡‚apˆÂ8-ä¦.8b˜N%HÒ�œéå�9P<®wʪ0’B�¢šÑœ³b1Ó[×jÙ�$YR¶2¤æRîÜ\*Àf›uBA$¦6i®l	Ñ<¸ph@êâ	ÌÇkËÂ0ù¦ò`‡@ÒLHÕTuC~1-
Æ[$ŒwJTJ	f½‚IzƒŽ!4
Š9ø“fÀ°½c½OÒy/ä Ɇ/\(¢&'Ca4¬]Z"Ç"…ÂÀËËÌ00Š¡¤ÉIc	*�–!‰•HÂpÃ, ² ÷"˜Êxµy.ü
Œ<F"V¸­,Îhö�=†÷��üK’÷KdÞÛœB‰XdA„ÉQ>‡á‡‚Sj*aj_¿ ÊÓH„‡Á2|ì |$d±öK(Û²	¦Ån `HiÖ´¥;^AJd3F¡„ˆX�"…_Pia,JÒ‘G“=^œä%"&QDé„Æ"ßu2ñçP‘ÞaPÌwÑÁÕ':Þá&AMòVßoÚ’4ýkFJþë�4‰J'»¿Œô#fD(wÂ'÷¾o†ê©é��þá�þÞ¸õFÔÄóô‰JÙ h�Â¥)i½of'•(¦¨…QÂ/Êy�ígÖ€óD['§·´µÃŸÅÒ\Ð`ûçq×âêöÚ!¸Y�Û59QJ¶b™K@J†a‚F!Š'Chˆ°ÍU	:°Ã*€ÆLR–ÃÂ0Œh�¢†H%°Ãüã1JHà0ÈaˆTÅ,ÓDD2bîGI�ý,> -ÝÙúG £ÅàN}Ê�í±:ëÍWÜj‚ª&=˜{î–² ÁÑ¿£MB†¤I¡‚E„Q´‚Úq…E�DãÁÊáƒy…+ÓÅSc)EhéUmbn
çÕ
ò
	„ÌÂc¬i0Ø¢,•¤0¬dca¹`†ôŒ"¤ 7A„zey0k)*imØI(›Q»±�Œ6x€Ð±V“aQŒnÔÚ0ÂB
2²qÌu™:�"
a5jÕ–ìW ÖŠsYʆà0÷c¹&
¶H)›�k‰” ‚1(­¸Ãmƨ"É£
Œ^#RQ˜7�²jwa.@Љ•"œKª„¥N-Ã’iÌÀÐ�ÚÅÄÔ$Få6k%Ü¡’�$…Àa‚ÈjD™ãIŒH@.4Ž@…È`õºH¡®‚8à˜-N,+¬d1G@H$	�1ULÌSÄH	vÝ“�FµÉ¢1ÉÔd£ˆ‹Pü{l86ëè
1"¢ã`td#CÞ€ix@$Hd%$dä@Å2†x'cJç‚”�q
„#’Zɼ›�½˜^	’È*eÈ„l0N› ëÇXxJß¾7‚ØQý6$1ªà?ÃU‹ñŽè¢SS'¼Ú'Q	ñ�üS·`ìOŒYôÆA@²{BØ)%
|zn
PÒì4nLCÀ^¢Ð‚)[ RÎ"ü¿ª<¥(ŸàH)1Ì\1Å…0’$h¨�@¡ªG%2
0‘É0Ç*%rPÈL$Èj!
A¡¡(Z@)„ÂA¢a¤ÉB•¡L•¡Å�§ s2&’”¬b�r�*  0™Ši%G$¢•ÈY’P@ä9¿™âwV… IIø~)8V0±„\«öJ=µP©ŒJºdt-QTØä}ÝM&ÃPèß1‡ÓÉÓÁù‚"ª¢ �¡}h40‰æ�]r&j9¬N>
,ÑÒ|k˜)"¡½m#ÛŒ�e…Ci4,j83Ü	õ8"tîB)"N©LÑ_Û©±7r�-ò!æBý‘^¬*�s>#ÌѤÙfd ÿ�À×€.]°+
&Z“Ó)RjId4À$C(” 	AJ"R“È”¡H˜†˜ŠŠP¥ª¢&j& JBH¡$¢¦—¹òÜŸäñá
%Ÿ»îÌz¸?{â³xAn‹êÝUPUPî\:ÓW€ðsöO‚ÜŃ4Š>CÒlØk¦Hìö%…AsÆA7öÇÊy¡"¤ªZª†Ð ¬UÌÞÇâ„�Jõ‘1hHöa¼0RÀõíKKÛ”,›~ô9PJ‡9P™ŠdÜ2×[�ðhw+S�¹šôòT`úBH¢æ:o aÞ_ÎB˜]áñ£î?“‡eò¹¥í£)8Sæ�åÀÁàŠm�œ$##ÖÕ€éHÒª¨‰C$F˜}¾þ°™=T…•zœ¤ÊÄ
'®@<p!„ê€=QÀBŽÖD,¢±~ñ€a)B£@Ÿ¨*OÃ5ýd”²SÉ•Ç0ű²Rg$}rh
Ó½
	CáϬ$4\p¤mHÀ©Î»rº¸@89Úö¤€f˜M¨ºo‹~Wµ§}0ˆ`›!U
-‘8؈¨IvAm¹…1ã0±²$ÅaÆÙ‚
9-
›D&£HM3�.¨ÃR‘ã�Rù«K
ã¿FâýM¾À¡äD½Ó­Ë—Û�dÊ@>Du*‰™N^ƒØG§@¾òå�çaЂ£3܈'¬”NR›R©0|è�ƒ BC‚J'xPÜ
ÀÑ7š‡^‡"\
Î�—¢CŸãø:3߯2©›ƒ³ƒ$ Â,ŠÂFüNu×ä —�˜u’™ÛJrƒã銤õž±¡Sˆ"Ö&*4…•TyÃL�DÛ»1´”ܭŸÐàÈGy€qP«¢`<ä6b›Ñˆ�/lq0m°
mŠ†Æ§ïõösš

·,xH²Û7›°X^È®q+Ò¢
‚WCr…„™‰Q‡³i¨lj³löó¦3e1´
iƒ÷ü+"Û
ï¨vð¤,aسT<9˜ðÒ¹
�‡®j÷åÏŽ\:9§xæîÎZ©ž�JCqê7æc‚„N\Ž5!„�Òåw'ÛØÙq†áäxõžM:JÒ�ã;½ÔK¦b
Èä
ÙwY70š5 MñD+K4Ï•‚�&)¾R-²˜çu7m�u0k¨éI6/£MdÎ5Á¨ã‘9EƒKöß;­ó–õÎ2Ô²ÄÜqswźÖÔQé§E(lë#Á²bL-ù0�—GÁ™_FøZÁ±ÏFÌ‚èW—²â'Gl2$Ê.�‚ï
 ßß”f"Éö'A:’ìÂ%èr[
^SD•2ªRe�Ze_5{WU(Ü¢vÀŠ{ þÇý? (~I)¤GðGýp“øà??ŒN�Bº‘Æis0V�Ȉ”Ê‘zÀÜ›ÿ5ý_«Ó„:B
SÞ¾øLCU=éþž»6ÁG|7&þ÷‹þö„üùCòÈœ“„Í(t3*ª�¡ BÌ
:„é˜d
Hd½¤
0	Ö7jL Ñdq�M&#ÄSøÇgêQ2·("FH�jljÉ
G]Cà:žHlœé$ÛW ÷-”|0‡œWÞ¡ïr�kŠZ !EÐGÀƒ_þp÷àByžqâN5óbú×°0òÌϘpÒé+È_}A:�ßdM‰Â'ÆD„‚
¨¿gÇ`„Q“øšÌiШŽ¤BU–
@<%QeJ |×NnŽ¢ :`j[Xj)[%L
l1@Üh€5Pï@•ˆ€ 1Mƒ�	Púà=ÐР}&•çQÂæLÑÌ;\-$DÜL}¯É†ÂVQwty³¿¬ædge”é
4h„˜¦Lí÷h#üÈÛpKYxâcOÞÎÿ;»LCœñŽU²�w€ÿø‰�ó³
f-Ënm¹�ƒ�0Ìz&dGUÀãðü½ž~sá¦ê˪ræÏôìÖä�Æü¤3ž”E4Ð9K¥°Ù „ 8h“vvwÙAú2Toç9.†çc5ÿG—$7ÆŽŽtÆ¡òÑ‘ºnúª#Ío¤•ARrånHÛÆ:V¶—ië‚ö�yw’‘:nœwèmÊq>Ï£šÆ³Vh�XÖÎAs}
œ¶vb‡téæ„£GæLåg6Ú³Ïçã{ÇwB2ÇIA‡è40è“H22Â�¦ë
Q�Yž=5¾×lHÝ(À|'ÃeÇ6aX€ÄŠlöÀÇN33[ÁÙRQE%I:{6Ìymb¢úÛL|~%™zÁI@{s‰½"{`C' ÊW× |òêJÍ}gÈŠµ%
q-
²~Ñ(D°Fõ¹±tûâïáUðr¢{ãÍë•ëª#c,ÅV'`½'Œ¸ñèÓ4>3˜ÉK㫨FHD²4Açbe5ÎŪ"µÎ„ÎiO¸(À’"ñ9B2Ã0Hš
0š,šb4A‰í7�±Hùý¸l?DÌ($z4I
0�ŒM=‰SÓ
]¤VCó�J0ªã±­q„cÒ
3¢Yü¼òqáÐC ‘9$:šÔ"âær:Çfôº‹˜µ‹„äpÎŽvjVh+Pí	Ö­
‰‹“…Fÿa¦Ù^„Úf19ˆŒ(
9`5BЩœÜÀ̪aþ¯øKü¹ ¢€ìJ›É\e°¤dÝ/:,v2Ãô°Ì€FX@Ä8Bq† �ʤ®è�‰`0 "!‚!†{¸#«¨Ò$ˆ<È�û”Ç´ÿzÙ*œ…ÑG0n`ŽÒiF�"¹R“cÑ#Zm
,/],Xfbņf-o~-coìüV°m"~?·íw÷ÓïÄLB„B*Ð@×—œ¨`
dáFª‰A%)YÂm ?âL¢£# ƒÓyHG-	Ô�i
…“g½³Ã¸¡
ãÓ$„Ñ€�—¡�Ž{ŽCa¶:œ˜!Іò
oƒ€D
°LN@G£Ô"Žím„£›FONF9Ey}ïI¤éà
ùòƒúT�ã”É"‰Œl$0Ì()
 ÈRŒLÃ	Ä(‚R
&�"e¥0’Œ°€ 1¨¨H„ÉÈ(k10“#
¥
‘‰dt’d%I0�"ˆ"I€i¦$e–fF�ŒÃ
!¤ ŠVqpÆL…ŒÁ¢Ã)) ”Ær¤I!is2B�2Ø{OAáÈ
9G�QYÛà8P7÷¶H‚(Ì&È{?UÂíH2©Ø7÷Á "`ð¹ü�r †AI¹
´™">£€®�?¸˜°
Ì¡¶„JèyÔ±Ö�!"	ìNëåÓé.èÿÃ@íˆmx�¹9þ``Èæ#✜ß92?tH1Ïù¦_AD�Ô+vÎw;àN\9Düèm'g�Ðu,²55ÝRÉV{Ù=Üüî²åÈ䎆2‹è¯Æà‡ÿ
ø¯¿&D°,æ C82t…U¯Åý„'œJ:XM}‘›Nî«�ÍGC^×ÐÊ a„	&
”ÒÝ¥Jûá‹÷‚u'QOù*Xóú¯q-!ïKJRad‚˜¨¨)‚j`!"Š �’„I$
�	¢¦�jšªfJ!Ih"bI¥aˆD‰Y$�i�žþ_�iÐçŽkЉ�‚ª¥F¶~ç%~"0ÀÁÉeÈF€%7clÏ™‰oCu<ç…HªiA	6àk¤{Ñåã6TØÑ„;¹éU¼È÷ɯ^�OÍá†	?5_vÍé‰G,b®ÔÔÛÀ
µ¯0ºƒð€så÷¾g7ÄWÄ”9C›Ì9}ÍáâP4äÁΰF£ë~ÝäVËDþs‰jS¤=9m´V4ÐD½)êéÐlAÈg@°yÌ$fž4òP­££c×Pdú´éØ\*ª5’å¤t¬�g™ƒuDÄA¶z(IƒoÄ[äjÝÑXÈÛQ:
`ÈÙ›34N5934jÔ­‘"±:àØ-8Ém
š#�ä`ÙÌÂÀà·SW9bœ§-�I�;Ù-ü˜‚b7Q‘Y²°{(š4ÈdÒÓ£­´£™÷ÈVcÐÖŒˆíª°ã¦æã>mUµÂ­Þ›iFi23w%+iK¡…Fã1œ1/& Ñ°Õè¡3Æ‚ÆhaL“qŸxŽzP7i$S†fx ÀÝѾN 1xÀ§” Tˆ˜�tÐ~Þ¥u˜	 [@¸\bF”ôFÑ‚b$âj›-Aúh.‚iѯ
Ã<â7Ë`yÍrs6ùž:jN“ΰN•TÔf
Þ@t �™¡¨ Ñ@w**©z
†%¢ò¦ï1ŒlÅ¢èôXlL2Q£ÃŒŒs÷Ú4	]S(€ÓÊõ(‹\С\Ò-�ð0	™EÔ­,™ŠÆ‚è­“¨©Ý‹ÍÃ4?>Ä\Ln{	íý(A(¡D¥Q.\ˆƒô�ûû%>�“"Á‘R)Š!"H–$�¡Aˆü!4|\äï»ç7¡[ƒq„yäjA…ÇH2Rº‰¨a5íªBI!6êŸÃ`Ô‚ú¢ V@£È5T`?å=ñ±ÑåîÏ©qKçzv^ìÐ5_hOôÿÓ» ;oâ4ÙéRA"�üqfC„6«HŒ‚È5‹ü½Ù¶c`*Æ�C�G
Ô$!þΈ~ÁÌÌHù“‹ÀŸ,)Ëá'%¥)ÉAýŸf–%æÉùÈÍ1ÕÀÑFÝP´lBºˆÚo
£×DBhvhœ„‚dÔ‘š`Síå¦Ê,8"KL¢äâÙ8Žá­×[@ƒ­p<†Š–ÌXxƒÓ
“¨’í˜mÇ0°‘`ÂS—wMäI—)¼QÁ=­lí€,C�Ðô ÅH9ÁÂÑqjä08–I°ð¤>1`A405Á±J1j3I¶‹ÃÊ¢CçWTLu-5JÔPbÍkC©ÈÅzÄÚnx�‡±%ÄÔŽS•¨§Í$Œ>eÆ¥lY6¡(„"Ë„P.,
¸›@Æ,¥ÅÔ½i�Äà	8 Ù‘‡Nï¯Å
FšY¨‰hI$Ñ>ñöÁyBP~ŠŸ÷û¤îò ¢‹ŸJ¶øá½»ãzЙ£xPbâ.8'/êoí^§¥2v´G'!:ѧR>´`‡‘Ü^ÃË”çï�K¤ÏâÉGè
UYJWuÔ¢rTqíˆr§‘{V‡³|Kc$¥åf
m˜mЉêìIMŽÐÚ®>¤†4”
s!ÛòB§C¡Nûý2® Î}Q�Ar`Ûhe˜¹vrî4^{æ/
›>²›	HÒc(þ×
BA-�BÚ´h¦�š÷ïßÂÿ›Ý²»XM¼t.SÝÅW&
(Mou+­Ñ$!·37}OcÂàÃúÆ¢U�öOÉá¥.)¢§²|žJ7˜¡?#ÍçÈ ‘HFo�EòÄŒ¨cVA6Xø©‰ŒùÜ=„
þ¤òðk
õ
HiÙ[`Ð /Šý=WÄU¤‹»_�\½Æ+­þ‡zg 3í®CÓ«èDD±íŒ!=„äuGËQï=�º¡Àq°w‚'ty7Ì(3f2P$
=æ¹á}ˆFCÕnVCž§èµ°�Uôô¨Ð{’tcû›/ft±%tyjX¼$©à¡(<ñ¡Þ!‹¼,÷„µ´JÂûc�
ìnðú‹ÚAL}vĔ§ùM˜ƒa!·dàm%„’"Š8�àÖÆ«œ8“d;¸‡ ö“ÎŒ7”×Nöqp-á“f);±ù34FêÀÏ”ÓÙ×ÑŽ$D4
1¨¸+õIF$Û±ØtY,É#Âá5½æƒ
(ŠHˆ*H SHâëzNãzu
ˆ((„`=ÅÀu>O)ñQp¬=É×öì¡�û" )@¡F$¤NÆað‘
<ä£!M¤2á”1kXâÀKap0‘ `Ì»óÜ|È0ùƒ÷ßÍ$Uq†@ÀH1îcàñ”n3rÕx�KÒi‹9�€f=2ü§¡Û2ÞclÚ¡C çF‹v €�Ó
ŒÛHô¢žÒ+üÌh–bHÂ'	Ÿ£á��ÅóÇÕˆB;ž4‚Ø`p
p ”ÁvÅÍ
2h�éy4`99ØoåJ¢Ë
¤ec*í£@hêF¥ö~ÿüs]M‹ð¹ê�°(1+ûçzÁÝ‚3I`³*{v9îù	<ä¢!+?CþظAÌŒdù’Ô=ïÀOóÄ
P5OÎp°1¡�÷Û$3ÀwY؉HBëµ!æbqù>CN™Ä«ç¡Ð:Aaé°ãf˜ïP¿cCj_µˆ7X'ñÄW^‚j‰¡¸j|[Ü=6OŽŒ‘0s`­Œ»n�5‰Ñ†ƒ—F5$^ªX2B+Ö'Q,S©K$ÒA}ƒÉê!äTâ÷
©`¡>C]�ÑèÒ…Üà»fY1`ñ<ƒó{¯Ç{SZÑMô“t˜ÈÈÒfÆêA}In˜ÜÕ0Ó-†H�숤cÙ£¸H386«08I”Ž‹Y6n¢Rd6…MíʼnòëJwK§6ØOÔ]Ô:¸:AÕ£Ç	©s[^X½¨d	iù?Ik7pGÁä]Ê<Ó“§LšŒO.�”ÜiÕU^d(c¶À:WÚ~ÚO��!$ÜòÅ€2)¨k0£“rÁwžÕ
-Ëá’ /‡t=ÌOòwÂ"&87ÇšaO’ÓÝ	¬÷[	¸}&1'UÓ»üÁýóÇ^�ü#ȼÂtÁÈ8i*6$‰Ôht”
C²¨-PÎŒEÌ0ˆ²hø·­ÆÜ–Ñ9«3
kNIb�hH„L$C(�†€ €š¤$H€¡	rŠ	Z•‡Ýr8ûÓ…ÓÉ]UÉÈK‘÷×,†ÓŸ<ÉËðX{ö6h�PL•`Ä;-Ï2£¹;ž�„ÖpÊã¨>Š—ãaP1þˆ‚wD_ÖbÓ°½ëÇÕözY½ØìEy6c�FŠâT®�6I)÷½4¾3f> ÆH˜J¦Ð#å|æªÛ=Ï’Á`H}š¦5œCÙ4é Ç&ãˆÛaâ#Ý	kÙ
°¶ªpªŒ,^TÎíöžD¯[@žˆºòÈ/®óN;q wà2ñ£ÕÍWX	�4âjxô?jx<˜äú>Ofà)ßh�f*„¬$€Éd"`
èß�;‡I�
@̨Ó(=Åõu.ØsUA?€=i	zÄ •ÌHH¶Fº†ÔØ6ÿÑbpïä{[a�‹•D†d%ɾý�ŒO§À|Ôò·ÚF+Ža4†ÃâÈ‘LPCq³A¬><)Ìíêƒ\ù9ý üGggr‰ÙÄ -�ŒÜ+ˆw¹=à‡Mf!Ü…ŽehÃ4@4Wú7oWjz>tKÀä×Ë¢ å¿ã êi¸1¢!«Œ.ÓÏÅ4uÂQ„àX¨bžµEŠk½·˜1)b^Hαö@ôÕÀO”îE
yå=	
?)ò^
³Ø·B\ Ô&§Ü	ñÙ(8æ*ù
ÅB@ñÍ*`ŠZ‰7¢˜
Ô>	âGåY5iÑ÷üíþ€fqÇ+£u~$HÔÅè#‹Õw«ÝyƒçóiWÖ‡
EÀ¸!Xª<Ò6Lý�~óЗ �È«5ɦ" 4Sw  bEJ*ª.�å…þ›‡À…Ñ
_0k@þ“劓ÖmtbôtsYÂM%mÃ5�(Y,F°°Òº
С ˆÂƒ“4iýµ±�ÅÆ6h#"ԧרqñ—6õÅfDh•‚HEí„^ÓñgLÖÇ. àóû‹�tn!¨YöÅ°™‚peBÁío_ÈïGñõ>¥/ÅĶ�@háTkF¼¨\Ù�� ÄÁ!ÑÁ”ˆ–„!_„ÌAòŸ4ãæ A`Á
ew©¯6ÈK�Üa«*sAmÝTÊCä°©ó`mst@˜lÈÄA‚ZjøM4z¿šhóÓ™e»Ìa�8�RÓ�¦¨äÒ:`‚5³CÀ½
åºÑƒ(¡¢G5-.a˜°5"ÑD~Ôñ³|ˬ§"CQ[ØG”p븳á¿7·¨‰¤Þd&m´0–ä3^áÆ£ ÅF-0àbXÂ	*†—4êöÇiÂ4Wu¬Sµ2NÐÀ’‹ÁÒÇ€QQ4¤”ð˶ Ø(&dƒDtB‰«ÄÛJ²Aœ&RkÅÍ41¥ˆÜDv>X¬ Ó!5v¸¡&!Þ&“Ðj†‰¶2Ù ¢mŒЈ]9¾€•¶ö”&3`4‚¤i°!…“9#ÁªU$k#x‡�b1­Æ´ÍB2%“’O*c®D
ÚÔhÁÙP@ÑM¥ÔƒËé||ºÒÉ6ăS:¡¬ M�b@:a
°@A¬45¶ŒM:V4I!¢©«"»iSNGÚ@ÖÐ�f7¥ÈÍU��12�`¦"ev«¨ `V€Ä‘ 4¦§ Ö�&À¶ÉUGN1·&#±ÈFÆ	¤Ö2ÒÇYÒ(ÍAâz0�QÎdœa¨ëm£6ãºçZu7=æÕ!XÊÑU”aH[©nš)tF‚ïþ–b7"ˆ©¡Aÿ´•OÎÃðÒˆuŤJ.T‡Ï—SåÔ°­·ëDeeäC`éÀÙ¬M§.
�5˜UiLXRÌ$ŠÄ³ÝjODMÈâ	ÞúÃ>SÖòœ�ôI6ÆÂ+ËΫˆ&‘Éc
_iÇKÎÚ2å$À›¦-8MŽ.QftÒa×í}a£ŠWÛËÝÏñ”	‡Än`Q�ò•0Dm6ʾF¸ÃF^ǦÚDxsÒÉRd²&áÜo,%vô‘ã8Q]XùNŽ˜(•
Cí&e¹ËF9ÆØÈHDt Ç„LaR%2Áª0ýjÃ…Èä ¹°›‡/Tj÷¡dDÈlã\*e&™R Ž‘mß³éÊ5uê¹kKD'hÆi¦ªBzdâ8N³¿Ý�ª¤4êž(B2{
D,1c�ðFàêa9—ª<?Žtå˜4HŠXfð°] ›t÷J'w_ЀŸŽa(’"jh‰ˆ 
(a)*ˆŠ”"¨¢**(ˆŽA¥šTŠȩ́l¨H¦5‚A,DB°(rÓ†=ÖÍ7ì3!½xSÖPPì¡>|ë2˜¤,°ë_œ:tßE,^¤UÞX[Øb„j°cdfŒ&x&-,5Z"žB’$©Rc	šåT
ŒFȦ"ÇAFÄÈv)F'
îó³ejäf{1ëüÍ™óÈq^Rét^ópÏ”W²ÁÞv�ªP/×¾‚Xº&#„f…’! M.˜îÁÛ£'%Â|GˬWVg+åŸkÀ~|`rhö®ƒn²*Œb#º°-Ž:�Eà]L.PO(ÚíàXk
*&�y‘”&2³Ì¢±"\S	)"À„3*
HD¥
H3
JG
)™PèÌpd
„(NfEšÒ&¥>=ãQÂÛPÞtJ‹„*
MaVJ¦d ]å9²×@~Ÿ�(OŠð‚.H:BQŠ”C½Ž=ÁÞÏ
@?“Ja9Š  
õBNÄ[ZƒgÈx`·Êæ©�ñ-In6C4‰òé!Ðô2ÆTÁ¾¤
0_0Å7ŸÚÌüqºƒÄ=ãØÒbD§1'‘šxÁb‚•*D†I¦"H"	™	a¢"˜‰šHª™„$B‘¦I&ˆ&d
VˆJ¤dJ¥‘$@h
+

’´DT°(ÛËEƒÚM¹
ÞrYQÍ2<™P>"¦‰
t«âE ­à¤F¢ i¥(0•¢††$V¦f‚e'¥ ‚¨X¢Š*‚ˆb‰ˆ( ™G9Óè,ÈLÒ¨R5sßBXi#âÃG°„p>qäØÖ%è*ý2R.�µMìôºì@†Ø
M`¤qh‚p"ð>ï(‡�ÌÉ:ÿ—ËÖô¸ïú8£¥ï{|>º_ÐL‰üh7ž'mæ8x¨Àó]aÍ¡±&|"…¡¤
/·
1%_<;`›ƒy+Yæ<:léö$cØûÚ¨ÐC-À?¿W©ø{À>aC“Óyð@ð5i«G`>ÿè3‡SÑô’bWì¨iÖNÄ~÷¨>NˆM0Dà|vöa†J½Q"i
U0!�¥#Ê ±À»ÏÀH`opÅÑ-#büb
òÅ.! !ôLˆ™�ŒèZž¿'¨C Éœ%È%)
 �aË.˜bIRÚJF=Ž´
¹+d‰‘ÄAÑ’1D8)­b‰ýÜÑ ”Dˆd
	J3�&F•2hS\…LHP)X…LvZЩ¥”…Dƒ0…@„H!C4ÁŒ˜A9†ªÔ©1AJ¨ ’!2[0ÉÈ‹!5¡A4ÐGM:ÊšR¡QÊFZ4WPREi(:E˜ŠÄPÌ„ÁA;ˆD³3
K4!$ÒR1C‰Ì,²DP©T‘(H”ÄP"9ª-ÍyF6ódñ¦“@Ž†&BI;„ƒLiÌ蔄"Õ!û"Áa±°P`41Œlw8‰X¦Éˆ�p²Bd¢&”(i¡’&�( 
"B�¥JP2†bÚJ9¾e1
Jkh›`ˆôÇ&D=§¡÷EéÁÐyDè1 :ÄÍ‚BºC°Êù„Gv¸Ê¬4Y$)¢nº¯èØÃÏtÏw4§xuÙl-D¤+ •fàªeDŸqRLQ¸q‚Öa�ËôÈ×<¡ºDPy½×Ä
þO ûRåᎢ‰P“O�Ñ6T:ñZ‚(¸NÉ÷ªOÂ=}—?äüßùoeHu<Ɇ¤ýf? vÏŠÇìÈv
6ƒqƒQó¯i2<œJì(Ö¬l§%w¢`6#LÿÑNiH†0gS:)¢H?šå‹J+תØBÎYŒÖ$-”8^­%âtYåH¡SàD‰ÚE{?ä	 zI2|�ÐW\.#=¾EÐ=X¨á5u£[i�Õ?´±VA 
³ðöП°A‘áÜaÓx•�ØFj
Ï!§þ6à“#��å:˜Cc}	”CXaµ'žU©a›Be
Ìt Ö'*•ˆÂÿiù¹Ò™£naƒOQ�\p:L@òG[ü°êHÇ€¥G>ãB>, ì·	C£¸Ç? À}R±›j‚b�8H�jt&!xG^Ú7–7z“± F”b:GÌ*9#‰ Éä-‚‚iÓ
7
.EMñ„8Ä׉©ÚG^Lð#%ˆð,ì`œGYÂzfæ	Dî$hJ
@Ê!3ǩהé�Ù«r
ƒ’¯ïi¾©¾.:qhíx‘��¤c„iHMÓäF¿œÒV�s„hggËx›£Z©µ†`1Œ>Ì65—On³Y
A7$ÓÔˆ`ÚžL5µ8ö˜<L)"Šr�Ííìþ#ŒMÐeýÂ<¥—=Ã#¢®Î*(5Š�ÃhUÀ�"ÄÄB	�ÃÀtNÁä0Ö
¨ÀbÁ0`ií
¡„B*MlP"¬O±äPgA­šM�ûÎÎñ< )`ñTS¹þý€A
&w²Ì'zœ „1!¡ŒIAï]@M{ÃæŸì!*€¤¾ì	/ÍøÏÙ^�SþHG§pÙ³å‘0	ñ	Mkò@!Ì@º3À#îè)ªPiU9€P2¡Që
„ š‘ø�`‚÷ƒ�rk„0[êÆ`/·[·œ_®ÑAÖÍkÌîù
TÕûP»aZ“5–&!FhÕ§,
àtASB†ŒÞj,°¨5†}¹ƒC°k! &Va’b*ZIás�cR²e¬"DQ�4˜Äˆ)¡‚ž§læ6ÆŸCÀÀ	ˆû?7h| —lŸ°
@
ŠžÂGãÑ÷îÉIII`²D½ ügè\jã®�üèÂ7}ú~øû³Ï©.£›4Íét“¤��3ââc8}@}B0øû? \ü¿éÿÁÿ–Z’Ê	ûËA>¬Wª=Y¤ª"q~¸³óiWÄÔ
§¸ô±ÛŽ‚=†c¨#s~¸YhÅ2%�Ï…3]ý‰vñ$ÙM°6)ý£ú4,µû(±ƒ#]	w­ÛÜf£cAFÚŠùMž½‡ZûB,dE ‹™Û3("¹FfP=RSü&($èË¢àþ?f	pÜ|Cô«ñ°AF,h€<äwø—ýP¬Qi[§æçôRø9‡nIýŒ8B¢fP¡•ŸX”F)å‹ABd”D�”Äe€™Še%¬§qCŒ‘ SK#�MjÒ3�8`LH$FB15S 4
õñz�¿ê,TÙ÷;æxœIO�^a…Á„	9ÿ�ÜÓ`Ķ7ûî½~™
ê÷áìe ‰H÷#F¿X_ì�.¾u¡�»ÆÔU�<ƒý±wÙ6$öÕ!A
@H©ñàaS,Ñ3Hd"äÒEØÇ‚�ZdôÚè^êhˆÌÀ
s¿÷|¸
oÏ
í%#@…*ÊE1AE!Bé#
€(V‚$!�LO×÷÷
¶`˜@û¬…‚Bš
H™	M#ú’èV€CL'°�:X1´,J®á1Ä©2ŒˆRDÉò¨m…� e`ÙùÚ2ÞdÆ2°´‘…`ᘘNYD1)l5Ä.ÙªM|-RjŒsI‰"�ˆ&2<±5!¦=ŸWía�RS±ú�ƒjoP,Hn°I‰r>Œ"¿Kà°H
À計ŠÈ³õàè�‡š
�‹«
몂’äÞ`âGàH‡õ4£�wˆ#L]£@Þ壸65fÂE8<Óƒ¹÷ÊHÐ-(U(¤‹(HˆÌ­L�ê‡îJÄ	Ðø'Ë,00zŽÀ'¶§óá}òèƒ �_ž
ã_µ`â)²^éQ2P(“Ù s#B U
M-5RM-$¨R”
$ÈP´I5Xlõ§R;!ÜúŸÙõû
éÜY|•\ÄHDŠ„9œ/­%MÒ¶p ©ûÝÌG÷±0Ñc‰�MDÉ$ª@j²iˆÔ©ÔÙn`™?E/\@#í>z&oJÛÉ*::yh×3kR9'$~ÿôþÆÕCä=òƒÖ'ò4"†à.¸YAÛâ"½ p.6š}°ñƒÌ×ùšg
@ß;âï…™óż¯&·´± ­Ì;Á"?ý%¶çugÂ-0ê/ýTÌÒ˜
j Ž¯*AHÅ*!ìãÀûÑA¦/­zvƒÙ¡	ˆBÚ�5,$‚­U¬Þg@YkgêvÖ’uò�Â0ÎŽ:Ù‡U&1{K“®?TaÄÂPGêã÷ÂÞDƒÜWvœ:â©©F.甆u%SaÁ1 SQj#‹fŒ™fñNLÀ·‡$š“�zmì†e*¶Ú QVƒpiæ—ÀÄimí1mC›Pƒ1›³LoFÌv@§2š ß/:<ÞÙ³!Á6FÓ­uÁ¾
ðÈ
a#vXIBÂ�R;5G:¤‰º^8ŠT†2PX-6‰¸Wdº-�5“oƈ¥Ï‚ÈÁ EÏÞ\m
7±<)Ûäçl¶h,Øh‹kå�Pqƒ¡ñáç{dÀ“ˆvYdVñÝ…Ê~0«ÞX 
¤µ‘Ú†²¸SD¥‡š‡/ãÙÈlãŒÔáÒCJ’°H¤ªñ)¨S‰	\ …–	2qT‡O\(®ç” 4�C@ÂM‡'‰øb�°Rž<+”ðµTÕU5_%UZ֔þªÊU
}ÙÒ„àùö	@P@~Ì8‘�C$ŸncUNŒÀJN‘�†à\‘Å.ƒl”7oæT "P>{$¤êˆ9½4Ž†œ1Ž³€C°p¼%ì³4hÖ6dl w£a Í™S,’Œ Â0
£‚¤™¿ãÊwöUŇ>0àz¿Btn„’aI4ÒUTŒET$©)!Æ L“hm•Š&Ê…?I…IVóö{vñô·?Ý^&Ìý»Ç2«VŒHƒ¶žç°zýäß:aPåF2‰:ù“A©ÕGæ=8?oÖ?ÍÝ�4hbc3
ŽˆLŒ€Úv�ÃPK„!
¹¢'Rê
×S
×<Áò|	pa½[ælº[„#I�æˆ"`Æ"B8zSµ$""gÁ
J¬�.–ˆ<�bZ!úáI¬N$Ö&€§1D2¿`o£#ײªMzhr¾ó2'µ@÷Iì¯ìùu*ÛmYû£ïÊbY äýùÑ&ø“ˬŸ°_�ÌÐQ&Ã^1³j°b„0d Ò)û&Àõ(ø=ð@Ò{ÜÇ$UÀ�(RI06´oÕ^’$MCÖš,Š©–»È„(û˜üLÓAÓ>ÑJg¨›5Yq¡4Z¨ÀÇ”ÄË" ¨Î?38åñ
>cGÙÂ=º'èù`4Æý¤€š…ÍRiöú?°C8@›R#$Ž±�w¡<ÿ¹ü·ÓV˜§
Ï¥	“zèGóÊ
Ù	š5¨Ae
î"IkT¸QŽÐ–ñ˜O•�Ân4icد¿)î# øÈì§àOÄÏá$û/(Ö$S­hÌÂ2È…((@u:ÄÌ�OG϶°ÆZBBE²ÒÈfXV�6
I¥k* T@°…6K
ˆR;Œ1,)`÷�A“H¿™Ñ.äXd¤Éùº›åêC߆Be9•P?¾f¾_Ó/´ø¶=Èb‘QQu �Sý{ü´úr´E‹ûanX6£>?t@|ŸÒh
|·†4Æeµ—ìBõX~M�vø:ÎQ©ý‚{ÖÕz\aƒG§²¼aa{–ç ‰^]áÓ—'…=DFíÏŠiŒl�P]ÈJÎŽ>úÔ¦0£hð[8´d‚±رaJ½ö
XøÞ–Eï°=&,G#G'“»ÐîL�ƶĒעͧ­KÆÑÍ�eÃþDU4{efìÜé8„tß.“ÃŽN�“!5:5§rN²ÐoA‚É«tÈ]5ì
·Áº=¨K¸èhòZ¯>�³ƒsZc, /sÄS³[Jl÷�²tˆÝ‘ƒ³Û˜²²p2ºÇ&·‚F}PB曊+^Dጓ>DM˜ °–Uu‹xš;oÒãÛr—¿oŽ÷-Ìø<9Y×mÎœ]N˜³d�4NɃvzaè½	
åH0ùñÞ€!T
n."\W®|»ZÐ+A:Xº£U	P¤H28n‘æ‡Ý¡OA”Õ¡l�&´ÔÎÞFH) rÛw4Ú²M¡¿6»âf^¤õ¿A‡nlÌñD9]X2jiä
´Ð#ñÞâ�Ã( á“�uÐâOÑJDJè#[3D&ÖÆ"A¥v�öõÙÀ#;³0®�ãA2lû¢ê¾ÿ\à?<ÑDHÁ8Ãö`ˆ•`K™³þ­`·]™5QEÑr¬ÊÔd}žÏáÖꢋ¶}Ñ¢§SÖ(ÿ„ìaØŽ×Ù�'P�€àÇ¢»W¡¤ÒRÓ! c–ɶþß”…;èVŽ]‡J™µ�¥9ÁOòÑTÄp:#ö§Þ‡ç‚{ݼ Ïdý˺@ÜQb&€7C×°í„Sœ/’¤í>‡Ïô!Ï‚wQI¬h÷{¬ÔìÀ'£_·ö¹›hóæõ¾ÔTßXóõÀ‡I>ïëà:iy!\“ÙóŽTŸökòwë×ÛÃÓz=Õ™I�š.½1)Q°{'wZÚ"9>(58A�—`õaìÌ?’6K ŽbZÆ*/d)£šÐ©±r‹Ä¸r}†Ýh”ÂÚF‹žtXqq>@fÍ10)2-1Qú¿ÇÅ6´# 0ÞbxÇl¢nÂam¢pƒ'p¸—ü2_'#€ÒÜ°/*cÄ“ƒ í'jíUMµ|	(Ó/îàšµÈ�Ðf£�c`tf‡H—û´þ`~x˜p»ò#ƒŠªDãø§Ç{ˆ$ŽD3”ÇèÆÉx’�ý®slñ~¹ª
ìga¤ e˜o$‘!
BÈcÑëÃÞé“øæí6dÙÒMÛÒå�.\0laöƒ-@‰òGþôá<ô$¡ãR€s:ˆLäQ`™N±Å‹ˆ‡™Aw£ªŠ-’¾`?œ`C�ø¸Î'mpøÜ,]‘ÐR4@�!„›ó!Ý	¯ÁÛ“V~p�Ω	ÐH`€ï‚(|ã‘ù?Q‚ Šz~Èl2á8‰)ê)¸þò%Á±˜¡ð< 1‡ÃÙèÖ€83Ÿæh†“m«Sˆ„‰ÊO`kaÛ¶20©å5„¼¹ ‰°-ךÀø¼…ßxJ D|4z{k_YÎ$!‚+0Â5Ô=0!ü2g?èÿ~®¶I&EùrM! qŽ";Â"~±ˆ›Àfx…Úmðت ±
æLÀ9Ù4Øxõy30Øó@R�
šÁ
�F — ~ÁCúà®põ°$$E6ãÎè,;‚Æòµ²›’ TEØwX=ÑNͧ�:XŒMA“%³!9„ÄÖ"`ï<˜\�ÐA;ÝGÖ“y
£×bUAëqCê \#a�¡dÆ@¡Àz}ˆæûHÑÔõ-%ÐõŸîPÇPû?àû?¾Ûjªª­·ÞOjÜý0oÏcÁ©„ç€�q¹À…‘Êv_ênCi±
QÑŸ>¹ëâ²n\q€
1¿t!¹!E#\½ë±ê÷›ð\£È l&ß C6!hhkm†Ü4A6"&—PLŠS‘¸I2#¡¢�Îü¾PýÀÐoúÚ}|›=#ê°#½‡ Ù
ú¶»£ˆ}£ÀáaÃ	œÃ3N`åq—›È	Ñ$µùÙQ’¤X–;nˆº½ÏŒÀlOO"GÇË>ÎÂ:`”Ž>ƒÙ+JD¾§FÌ"F!ƒ÷Ÿ _%sµÕóZƒ¥6ºÁÃdžõùbìZ†™å„‡ÜRœà¨¢�tY
™ª ÿêf
öŸ?·©ä&Fg袭Ö“FÔ2^Á?¯cåbDBXšWZ¹	”‹
ûLöòÁÓM)!Ýa6àÁ¤*”5bÑ ‡
‚ˆ(˜ˆ""U™?´Qüg!©äB¸Ó¤Ä�ÈäR‡É•²
”
v �ròËÑ)Єýñ뱚[|±ÁÈÞ&jÊ„$'Ý%Š¨
QQâÏ|uÖq„ª÷™_€—¯E&s7#BÖN˜A��+‚Í=M�qi=AüY‚>LòW¡Š<%1*€Á÷ëæOëbŠÝ´ Dƒ‚;�êzÃ|ñüÞ?!êªXª—Œ2æÝtµ}½Ù²¥:¡/Ä�‰ùá\
‰�)ZD^²b b	‘“ÊÄ"å—&;ÌÃù¬6I0îbg×
9*D _{
÷DK„Åä0óeL¤Dòà¬Ü‘ƒ´„Ò>1Éõ÷ÛÙ©³“{*I*©�EV1¾É‘ÆpD,¥sÏ_6¼9A0`µ§�¡Ë8í$6°z4áŽÇ²�--€q»acšk\êÜQú†v#\|¨
ñ‡^V›T*^¯,ý­Œ«+¹Àé®XäŽ~ŠðtsAFpzƒÍN`ô�É{§ 2¤ùÀÇXª Ö
˜0ÆàtG¬¹“£h_¶Øš§žšý%Ö‹~Ê­7JR
`EV!€‘Ép$‰LC$a †’šb†VMk‡Pè…)¥5Ö.§,Œ¢¦$‹¯:ÑƱá�’ФM+Ù½é¡FX)‚@!Ð0’T30®·Ðà×FrÂ	Œ3zC�Œ+Þ?X\‹E†k2Hˆc#(	�9ÂRtìÝt„¥lƒT1v2:MÁU»R`¢RI:¦”:(kÙ׬Ù�‡è˜ƒ¹È¼Â3mYRA¡Ð…ZÊ
“Z–$ 
ˆ¢Œ¶j>|�&„4–Ú7 c
ÆLQkEibÌ28LB&JC`l“C+#Iq0Š¨2‰'¬&"¡†Ì£:XAAV±ÉÌp›
À2�ƒ1¬¬XŒËpÞZÓXE7‘dMR0Ó,Á¢"0È,Êa"²31g1 HœK$"8�ïk¢@²s0¬±0ÌpÉ&Ã"™
ˆˆÕÞVŒ†Öí4™š2ѳ.�á%¬Qr
0ÀœL“	1íŒ$)Õaî'G&ñ4¼a8t3Iœ¦2LIÜcMi, °‹ °0#’
1‹l‡0qHFÈ\�ÉÉÌŒD°œ‘"0ÄÝ¢´ì‹D™˜«âìÍBn£¿
瘺ª®OMá-½hÔšÇÖ+ÙÌô|è䔾ÌȯÅ?ˆIÁêâú‘åáì¡óc„Mž›žcMœÓv”Ê0U¨mëŒd63Z4²É3Îݺ©ônÂìã»9rÚ0mL´Ì9¯¢¦±
	·hA½”lxÈ
��ST"X,4ó“XvcqìÓhz°©È¨Ò¶Í“ßX%]Jx"½é´Ð„„¼ô&ÊÆ�Ìœ$9	ô!ÀáL9tŸsŽÈM)Ï` 0>8ï4
Ñ\4šI’d]’œã¥h†Æ´4„B#©p)6õ@»
¤Ò’ã	L�qÐÔoP‰A*åÄ3X˜T6�Ár‡óDK0y‰¦�v?µÐ@zÍP~bÐÀ}9�4´$F
¥ìq¬Ô’&í‚q@�©´•’UaI$J™K¤Ï/æJ‚6»�سbíÐGyxO—ñüÛü<„Qò�=¼BIJŠŠÁ<�b;y,cÕ
ô^çþ0¢�DK¦ÀòIᢞ6©rä5+tÒqE¶ÿyèXhfÖƒùþ‹BŽßbBèË7'Ã�tÊC„dfa¢Hœ„J>ÜÂ5`ӀѣãNƒs„@J3ùa
–FµhTä�´ì¡¢%¬0X„ ‚ÄÄÄÅÀf†wÑ…˜˜dÄjÆÔ╸1¥
¶‘�hR±²$à ä²%.°Œ¬ÊÕò@nÖÜ¡’SÁ’1ÒK’”š1ï
Ÿ͡Ź¬©µ!’È7kü‘B:„S¬P¯ÑÙöæ‹Šy,¡íŒ�'¤¸pïˆ=VØT܃¸7õµSeM�²53C—Px~¿=±c4ÆŽDc\7�X�®£áá�CZ'Œ$I
îP²9ú»íU�Es$}Ì)Ϥ‡TÖ…%NˆˆÈh2¡“ÅÓš ~4Ñ2?�Ï�=*Ç
õàÈÚl5ÀÜ•PµÚ£Œ”a!Ž¡ÌÏñ„@û‡ëU?@�ë!Ú
õâRyº97qqü©­U=0 4GòÈpyëI…f?Ûì—Î|ÅŽP±±pÙŸPÈ›ŠsG(¢˜uÞÁ9&è%°Ú;ÿubjt‡BnÚ
=÷ÒtËœ�8”Èy‘½2ƒ韣+J?G'TR•KÕF€²"s+±¬t‚v‰9ýÉÖÃfî2ÃEŠød5öÈCtå}ËUòÖ#_˜Ûj3û}	¢™$Þ#Hw†½¾Jq-‘£/
“FƒÚ˜HªöˆÝÁÃ}³`Äð­xñå6Ãn¡mïi­È÷Š€•ã0îÌ“D’HÛ�±G§u55áÌ=\Ó"u«áç0)rdu´ä\1	Ü8Šh äÔ#éõ;¢^ŠˆM@™ŠRJ»KsuÐŒ7˜ôOièf
÷h³0W"%�ÂqÌœÌ0
Ã1r<ƒZ(öþó¯îQ{Ÿ;2
}è¼÷	•x#Þ€>à @ÞáÒÅ	Ûùd!¡ô±ìÚˆ†Sñ\¨9ƒ©[XÎ…ªÔ®jZ
ÕQœ6á°tÜb¶Â”ì*Áw�t‹#ïq³Juh¢Š6©u—'ÍG_œž;á&À0 &€ù”É»üÏÉdeJÓ�Œ@
#bùàLÇæ�ñªl>å’6wxtŸ„}Χ(3£O/§\¦èùA,®&9¼4Z‡RæbR	.Èv8=02J¸Ì+´R£¿œ2í	ɾ:õO¯·,ŃÖ*#‘A¡8”@€d|¨`Ôö‘$rA<åõm±Ï^ô�Êdþy#Tž¹âvA)Òâ5€<¢l…5v(¹ƒ	Ô"k{o™&[4¨Ê€ÂFŠë&.Œ\	b5PŽ@†ŒÃ,«#Rì�æGˆ{¥p:…"ã 	(.p Ü…l\/©@½_œ`}|Lö1‡˜æœä‘HÒ×.†§Û¤$ZÖ'cqýq”»oË\¶Ód&1ZÇÉ4«™•œ¸¨|ˆm¶O®\Æ™¦d¥yÒ–Ë ?“EÅÖéõ"x0óѹѾú(1ùs �C�ù€Â¢‚¨*°	–W8ÞÖÃêØ*¨rÔZF$‹IT)Ê“ùÄjÓ"©H/ìTïÙåȸ©Æ•ÌRËÁ9½¾u ª‡#"aO�Þ‰@`Ä3ä@iüTC–„’!‡éH
çï>3Dºp'Hê×XAqßwšfƒ@ÔHh"ƒc8B�(k>qA\êЖ"­Ó)zìTÐ~z~bðlSýJÑETED´R@¨P‚ʬ€Ý,4³²fÅ’R%¨ì¨ÄîþÁ�=ýFÅ5 ÑB¨þñÐêQURzìJ§Ø`†Ô>J½Ð�õ`ØŠ�Á(�g‹¦Œ$¸t ˆw	èmPÒBŤv.¤Iˆaa`$‘BT		–FR
”RD	8d¡
¥¢Œ‰e,ª„MP¢�!àI)	„ù’£ ;˜ó<Ò–EB	}‚Ä/Ò“”Àg¼-ôÇŠ!ŒÁpb`ê.Y8Ø`ÈÄ#
PD#A@!7G@‚ð [¬4„TÿêE:Õ3u`. âÒÒ´’Ä¡	¦[<4jT™uä`Ÿ©šM'Êx
 >ÿ™O­NÝ©³
öúÝõz­ Ó	=¿’Žâ©ïïtO *tž0�B!á"�AÓ1¬Ó"Àÿš--•æ�1ÀS—q°Û$fÐ5Éé`iãýàžA6]<ÔÙù§Î"�ÿ"¨°Jž„
�ýø"„;iD(�Ü9(H(9ŠhHŠ¦$’©H©JZ¤GPªPDI¬ÁF�iL‚¬À"“ 
\±"X�…@Ä›;�ËI˜ñ8¡y©&H‚|
„ìpS$DÉ0�t7É꫸€bPŠb�©‚)‹¤˜!ŒFÈÀ¨ÌÊr
)2(ÈL˜šbOÃ.”Ôa8ca„fç'(Œl©"JC
"(‚¢
C€4ÀS0°Xg¢‘“jTÀuQ¼PÒÚ&š�X
PA�`J4M$œ.¤ïÿn�dˆC;B¦¨!”ÁW¼î{ÕáÜÅ
%ÓATÐ…
EQ#„H��ë¨4&e&Ñè¹|À@CiÔ~›FšL:ÈIÜ¢¦ 
`BH‰;z§€5Ö×(¹„ꘓ³µŠ¢ë�—›ñb9Ñèô÷gšeŒ5YdIX&@d`bΖR?Ð8Ûc’R"A�Q•¡Œ#¬`²l³Ì	‚KxÔüaG
ž$‘ˆðÛ÷CÆÜè&S¯’ý�Yk‘ø,³oÈbumþ‚u+Nk«JZ´h•ÓŽ“ŸÞ;ΙœI#DÅ	Ï
P«|ê¸y™áÞ·Í6ôWhÏa¤Å·ûV+eÕ4ò¶!d€~ÝýVo„&^—ââܟǃ”ýZò6ípQºyœ��Û†ÜÄ–ÒÄymíóéÓ˜ÃeghåðIå›Ä—¬ægàä‰-‡plµBÎ32Z’]á› å…áå0/Ö"s}£8ÖokÌ9ÂÖ
§w+>I3ÓçpÛkÖoK5nf9Nzÿßâö”ZÑ(Mî6�U
-â“w�æáÜéo9fƒdjžâÚðþQÄ‹

†iF‘Š•zÃß
u“$\½½ÎU&PÄ((åè¹I‘¼Dîù\9LcÿW}»ù>ƒØB@”ÃÂq�œ¦[\:žC´CŠWš:"Ñ,#BF˜ŒIH„Û�;äHH€ppëÄn ¦ºzÌG$ëÖ�88ã|¡ø6‡xf®ÿn
‹“¨•Ôó#�×¹üÉÑ^)ûçf^âM[i‘µ/­Ï‘Ñ�{ͪGËz
7úàzqþùa0:e!?x(ˆs€ ØÆ0Ž%-�a&A{']
ƒæƒkÆÛ˜¶)eˆ€å‰w*8h VÚš˜>²z*«5µÅ–à×Ä4À‘m¼ÞN4éÉ:Ð?YlžÆhÜõ©lÁƨcË6k6A•<r
ö"”g½uëÌðÛ¢ff=Ú¥ÈÌTpz?rW`éΚˆH?|ûÇ$D&žÎGRݨ]ˆ8Að‘òì,åôójbý’¶¤=%y]1nB�xšÍq­eÐWs¥q6dYm™HMf…Ò0aí–£hµ¡ŽU+3C´¿$ô²d;©3Ëèñõœ´�w<¡5½L¼æ¢ÇIó²Ý/(%¶eÛ7—êãôðú$uÝaoÏ­?ºæoQáQ:_)L=„ò{úQÁ<°ìý‹ÅæX�¡ˆL5"ÅÆG:€£'%h…„#Â�dËmF°‹
�’º€»"‰%:w$G¢:Q#²Aµ¼Ø×àŽÈ0mƒærZº@èÓ*ã¶àg³M3wï˜ØÆÐw¢c‰#�KÜX+0ü¹+”H¶iM>UA®&IîEåœD›îRŽƒ°Y»b©Ø2àf•cz0ÁM»V q;�Cö[NÀS¹ÌÖ,Z�Rå±®Ppô1NQ-
3®¡t‚ ´h|ÁÏI|Ź^‹Œc¡�0Ê5T ë=#ϳïºòãŽþÍÝ�º 8Ë9Ýè‡an»&ï‚Z†ÐÖIT÷ƒXºž’è\ß²¹±jÝÄï±q²kßÈØÄ‘ÍfÀAÐ<¸sÜ0©	�Åg‘‰îjÈàvg¡>5É<4­nO
cÎcÒcLqÐo÷I6Mžˆ7MfØvñ
1FÒþR‡£	àžäºÔèÌ¥Pî½ióz.º]BØlclÁ:óÏ7á„ÆN�_ݶѡ°;p±TEÕÇA3Ρªe2©éÐl Á†NT†¢ýµùÛ`˜²à�yê>Á䟛ðú)¹[l©¯z@9‡g”¾Y¨-Ù‚ÁÉ•dyû1 Óq‹oFó“Àù×)´õµfˆ6–rÜKð5;dCB”Ì0âS퓯zÙ©òžÑ	�ÞÃs­—ué¶ãë ƒO±”;~W^�/›¦µô,ÕAbÚñƒ'}NZÅç•üK¥«i3’ÁÉ3=a©;Ï“º¢›Óözn1Ø£?Ü*nG;9bå˜Jü´ýzWÛÍâóu¼Ñ¡•öÍ.Ž_–šÖ¡S7§°›ö05N¯y2-Ë·„�Œ¸!BBfó@e:`I�{C1Ý3˜ƒ.k6Ä+p°µÈîs—iœyë+&ãÞ5Áè™ {0!°1ÂÊ<uÁ/Eà�¿ä�yxBûi•NÁ(8ò9‹á næŒù-Îèeƾvi#qœ3§Ž¹¶_Q2HˆJ—îlº$è·“•™PjPm™Ò]JƒpäÓèy6òž Ï''F×k4Y�GgydÖÈ=wE·ueƒÐË@�„Ù–÷ÿµ�É|ãŸH�½nD„T…%õ-@Q†³%6�¯œˆhÖ``Š"0x·t‚¥®¦I©…%šJ
cäÁD‡¡.�H�*6ŒP%€‚‚¥`?
ìŸá0`ÀèÑ
ݱß4Æ‘PÀ)^1Ñ
GB/•ZQü
‰Œôvé;!ce‰}¹ìAt;”SjU!ôFçUH­C!$>Dp ÔÞѼTb¬¬cñ×pæn]ÍÔ‡‰’ÍîSŸÂÍÍJ$WH½’ÿfÁ¶Ô¥	ÎuÂ…GóžÎ÷€×}¤¹×tÔh}XFD0îæm…™‡kP;”w†J5,b
ļ̾DyGL».�¹©p h(äf_'ÒYòµ§¥áu<×õà.ˆ
˜Šgï#}¡ÅÆêøÒ
˦v
£`¨ñ
¤a†AÔ‘%Ã
±ˆR¤\½6tmœEkRMiˆº„�‚[Ó瀎¥óää$6á×|¤Ð61ÀÐ ƒ‹"{|CLúð`a€š2el"XÝâaÜoÎæŠI	'Û±!FC ¼ºô:Óƒ•Švôö&—Xp&¯x3u
¶ÁƒÓÈÖÆ·9´'!È!1�È¡Øæ�Â�’æPÅŽÇrV‘™±¦þeÎ\fÿÌh®è„  •y\„Úž”È2"˜4nFÂÚç4À@�€¥Ä tG¶ZoÊغúJ¥Z.¶Ddi&|
ÿq¶–„Ú0adQ��¨fæ¦Óä6,ÑDh€´¤
Â?|p@ÌŸ\îÌ0
·dØÕþSP‡	¸g<»¶ÿO'«6ª­™˜Š™˜ fV ösVÄ™"çXp"º[Hˆ²Û$v?êÃ3J–¥ú6vèRh)¢ø;©  [Qm�#czN8˜‘º÷²›
±^˜uȱÄÔcsˆ2H¸�’É·E¤µŒ©PHZÌ’6ÑPµ…UUW™™µÖbd˜jºX›Ú�”"Ë$’i,Ó)?¸÷~ß7;�…¤åjE‘$q¶$°}�£c¤Fœå¸ìQÖ�ƒ[7†`LŶ,1Å–ÉþaÜ’	'´I(˜�Y¨J.ID²õ,íˆh‚ƒ™0¢F8Í
­˜®oITQ\ˆѶۈ¨[K-ÆòÔbB-±˜ëQ1Ç´<ƒllqÉ£U?ìOó
©ÖÁÛí춂h†Â�·ë—o@ÎS.r6ëg˜‰ñ+¢å"‘Ë(@D+@ÄhNÖ¡ü‘W/gG’ÉFâRD§kQaþÃmiÖ`Hì?þ¾NäÿW÷¿MØÑ콆ӎÇ#‘§nIƒÑtù,ˆ&‰ÿÉç˜h¾{
#�ð›³ô¸øcm±¯(œ¥Ìs1Å�gçßý— v§ç’nL*	"YÔÖ€•’ØH›3«÷w›–#�È]ƒä%¢E·o¦œ³0³ºT½&ã�S4÷C"}®à
]}¬!ÿ$
x	§¥š/Q§°÷'·Ü!»/˜ö[IÍ�—’ ERË—ñîÿ/ý2�>žŽ\þL¿!ÖwÓKMîÌbÂEè÷Ï%‚òuòÑÙ{µ Œ‰Ê7›Mtý%@¥_lCó>´×y½„)Ä�NãC©�п¨éÕU
¸J4% „ªDø‰ù÷€!Š¦(­¢$ÙÌM©2VgceNË�
C¦,.œÖâ
J]†™w�Ùp‚Ô�4fkPJ’-œGƒÆ±ÖŠÚl±g
q¬H£†pBu`"#q™˜BÑT;•*!›¤¦õI)&
=¢M\8Dàk”!´ÃkD¯ÊA£vú8´š@?ÂÅ}_°Óbš
JbSFc�bäÆIIQÓ #žô\ÖœitBØ]�°©ê“ÚÈ B|Aea<>Þk9‡@VIæAƒIðξn8¾…·bwâ1{¸JæüÍœCßi
=0VsÿèÃqs¤¸=–Á"�R¢ÂM}ûOš1žM(2°Œl>!Œ#Ø)Bä³µÜøŠü&‚@QÙ¤àx80È ˜ˆ ÷a•·–„!tˆךú>âò˜�	S#
ci䢪8Ɇa•b‰“’”ùbxÛã�c¼9’£MD(WIA£B
DÝl‘cJÆb¢‹˜Æâ� Ï/‘
àÑå-�\4ßÕêÀa0,bꙊԑãX
´^%Fb#%0…bDÌD2¢ñL�o,¼b˜ÁîñØ?*Xpœ"£È`„F
ÉšñÙ¾tÑF%
 £Ûn.Ù¥æÄJŽM Q"Á_ùÞúò80yFâ*�/yo©£eæou²ó³NŒo AfÉ}Ö/õÿÞÃa·þóü
À·U¥©õÇV³2"Käà6|œ+ôš(ôl�˜÷’B
¸~í®4ÙòÿÊÆ?„J×~‚ŸFn61¢(\‡pë&±R¨\$ɈSSA�š‰,œ%—#„ ÌÁÈ
 H�h)!!ƒd€n
mÌ"€À�c$I,0­!.ð( .€bÞ‘»q*í¤*+—ç4Ì_-H=O¾›õ_¹RAâ¥
bU>×é­+Ã[øM@KÁ­ãå£Ó�Ò‰ôE¤�€%,4V!WR%7hÂ(A°?Ë¢oZ

jsà †l¢Âø AS0Ã>8gÄ$™@u³@‘˜

?ãÖ)©h
&®À®ÍšÎÒ17NÈHñ{äRÎoŒ­á:¨ÁDr¾ül¥h
@¤Ô¹”…<þt�‘>+’z¹zmÆ6=–_Ú¹W†pœt_XuÛ%DÅ2,¬Â>2s$š£&
–e):C¨u%í
–¢‰òq,­½ºzN÷Y®Ï2™ù÷¦ßˆì)í…ƒ7Ç'¯ÜáB(´Q�¡
¤Í%÷’!„Áïú\Ä«
nê–óD“Æ%Õ´ÇIv:Û}º`¡õ€„	­Ã}I¸=ÿåëÆ#tÚùÖnÞL�¢#Áˆ†Æ×v ê†g„Ü!ÔäBÀºô	çgY™ƒ…2¡ÜQÚpØ3“iLád£(Wü¶¢¯@aióÛ(Möê0¥�›ZsH=hØ€ážÌ%Œ²i8O7‰Ç‡³Ï·¨Žƒâîi¥zGO@ý aY4—§½YŒì
)CAoÄ¢+t6	tâÓÝ’U¤ÿ";-íf5”ÎÄë©{mè:Ýn'¬ gZjÅ+I
(øC=Ó0gˆ_0ƒð`¢jâT?¬�Ö„?Ÿ×()ô@‰
�>°îó»|
˜ì,±ÐÜR^^ÔU
é5
&a2ŽJiµ_\Pp‡WÀd%W[äÂlž² L£¥ÆƒÕè î
­üXÂœÉæ̲Cî{†ÕU^‰ê›ëaÙˆÁÞñóó¤Év½ñÏ&±°m£ë‘„$€�Üj)ghd³Õjž¾çB?�X]°62RrñlH‡G.¢Ñ	L
Ñyû¹�’A)HCÔ‚ \¨c©j#×ÿiøƒ
?nýG²¾Ôwš·ÒõbY3¼Ô^
ÒAL½„”õLÕd6%¡Ø£Eƒbì ��¨m@^Õž›¦ã1Ñ:ü!|ò 28ŒÀŒNô�y{õå•ÇZ12 ŒÍN¶oLUX�ùÿ©Î]ÅZÁï8úš$#^ëI&R´^Nðï¢lfò2ÊMŽKz,û¿ä¶›�„¸Nð¸õ|™™é_ €}eì(idb^âû>œ7îàÁÕA@DDÁ1PH£31õ#Ð?
ËÑõü‡òdm�Ñ0Ú	ù¸I`W#Eâ)õ@£‘A’Ó‘�ðf°Ðê)$˜ÖaDtÍ@¥È³(ûA‚æ/jZ›¦’¦XBH"2Bˆ¥FRÒ‡þmOûaÿžýLk#�
:·[ºštÂd³¹dÂ,Ä30Z­šÐÒc&ÂG
dNµ�Qª¨1‚!È\d'¾X �ÿ÷ãºmÞÔ8a½(Ñ@Œ1¿÷¶Eš1´.Œ2³	Ê”ŸÀŸ´=ò±D~l\¾c”@}–„4gè&Ûy…´¼W`î0õòA4Ài
lÿ°FÃœÎP*܆ŠcãÆ×ß)«BY¨šÉ‘¸ Jöci“f‰ö&…t‡A
 …�…4bê*|mÙl‚lÖÆ=vÕCŽÐ)¡i£pBŠÆ©‹„rhaÆóB†Š¹.Éì�q)|K”QÄü°gÅa¥¡µ¿o?`jqå9:øë[hØRCÔâÏËÄÌ
�Ç[M±YÎÇ�Ù·›K6鵬Ñ:Œ%¡!°ÔU
‚ºËPh°éh(k¦aH†Å˜˜bãQ.f“Z­
¬ŒS!jÑÔÈT¤„’I#pœ°‹ãå¤Æl¤¢A±ÐDf»zÃÍ�hd”`ÔE–eàˆ{xf
�õl˜·ñPAëça�®žbw¡‘уó
d<}Ⱦž÷¸:x@Ž=L"K×>Ý:ÖçHƒO壡Ûzšh6
Ç;r#Ä)éu;"�<>¢X@±X«�éå¡+a5U¸Ü’#ᵘ	jÈ5J}=r�÷˜S뽯ãv'^†hC¸Ñ¢"ªø›ìù&ã©Ip’Š‰L!iå-ùÏ(jô²íòT†‘…ˆxˆ*_ój�Í_iå¶Ù
V
El@(Åd ÐÌAhA22Œ+上"a ¤NøëùèÛ:>`ƒþ™�¡nD;Z"F~v`v"Ÿ/wö¾KÈg[ëw¦(¶f
‡hŠx¸œ&èvÀÅUžF|jÇkØ

$e€	˜‘3iHÎÌ`N’'㥔��c™Q’0ÈP
ÐÎf=+ä½{2hÚØÐPà00K¬AQÖð‹'¤N±ÔJnì0醋É6鲄–éÌìTã¬Ü›;µ]37c¤’z-ãÀŠÅj&pªE–),1K‘yLaø²Ó(!ÎoPˆÅÉ:;Žl©Õq‹3¨Ãe(Ä´’Ž"sˆ¹Çyuâ&ÈV„‚9‘v�
9
¦D@‰ÁLKvà±ÉhíX–ƒ& ’_¬ƒÓœì\F~üb4ÎoÀDœ¦N]q‡0`|ö`¹&™ÚÛ¦SÖcVv7¬W)äY:¿ÆgÁœ;w¢3u–(�À ´ìÜSÂbyq�egXÅCÝ\ÐÕ»J5¤QÑéßÚ‡GŽ¿‹7 ”„Z†ÌS¼�ª© ¤dP¥…¤S Л¡‚µ `Cöèhã~$Á•(j@8ŒÖí¹ª8|4#0+rD´oÁ$‹w_HlÄ™F»¸ùÌfšñ<â²WHp‘6s˜¢¨*7,îÏ ÎjÇ$"Í<&ºáõ86ë­¨ ØgÊ%�ìdS †5¬Å3Îâc?^ÊÎFc™g
2ç
�ŒÖdš£ž(˜äØ®lãvÐ0!’×­ƒpðÎì`zŠz“Jr`ë°IMÍš™LžøyסÜÖGã#ƒñ‡Ù[,|Qí³%1¶5¯Ñt[n¸à|÷F20ïPA‚{½\oPæ×!ãiŽ‚Óa†&A]XÄ{ñÇ¢ngf¤ƒg"r†¹›×ã-J¨†¹ô䉊shÚƒa1íÕ5,öÖNœfz¤Õ²t&ìî� •Æp"!M@™‹Å¿ ÀC´Œ“,ã’S]'OBÃñ½a�´ã¿ø:îX= u³ƒ1£C³nȾ*ÜÖ¢5&êУ�<2b\`Ü@`ËhqKëX¨à$vx˜ÖÊ
¶Læø¥z
"�òÛâaÌÀ“î
±fÌ;Š®%õˆëtwS¿ym]û³j2X`¶†ÃÀÙÏsOˆ•6!Ð:t ¹µ�#–ÚᜎzaLe�€LÑ­š[óß5J�
MLPç6eMi®·Ìm­‰É©�¬dªHŒg;ÌÞ'2îæa`�4ï&DÌ’íÎ	[ñ·
Á|;¨µ¨Ñ¼ØšU‰£�¶áÑ0l+Èâq¾Ò‡gÓrÁ.°sÌï,Ûw430À‡·®<aÛ¼zÆ´Û ÒÉ[a˜P‡‡k)©‹…ØÕðØ·2“X5hç^’ätÝ`átDµõÃh/:ÜXÌlFbë6ôb¨eÐV™äwC³æMa¶³b„[bØvTŠk{€A$b Q".Yƒ�!ƒfLŒ¸^‘k�âÙ·�ßÀÆâV 4>b£TêT’�0ÐÆo«
²µ¼ Y&/’ÃÀW5±ŒÂ�°iË£!DD°wŠ¦Ë¸aßKV­¦ »1rÖ—Î5»+H%ä%f©-ÐÔwË[1@L“0�ÙåR,
nÕ;?E�‘Û¦é#iDÎRÙœêÅo@½�>NxCIâ½æw”ÄD1EÔŽ@äæ“;·X%T¥�€€V„�ÁˆáŠâ$€˜fY¶0éyfÆæè»D]ÎÆXǹª·ñ6°099�ݹ·iZqã"ÚZf0;L»œMñ-TÓØ5§åäõ³5`¸g߬�Bx /�ƱiRµŠ¬íÈÌ%‰k�®R	‚¼k�$b¦—c|dÙú.¸Ò�6–&Ḑ}œ�Åèª	ƒvàÚ„i²ÎDL$Qƒˆè^hfºà}ÈÚ°?äªÅˆŠ–䞃f&=ÖèŒÞìé—EÀßïaŒp;¾«ŒK¼e3‚'F—ž�6O|pšGzA3­ŒÛul$÷§u#¸‘pNuª‘&+/I�í¨LCŠ»„æG�\’;¡9¸è4$
ç}5}Œ‰,•Œi–±IfîæÌ0Ö¼K*Bhjç7Ô˜Lç[“A݃ltà€DHAî”décY­‰‹FM$ä¡!C;a1âMºa+#‹¸7é€8ÝÍ& Èí”Á² [»€�$ÌO	ÅÁ—Ýp-¯b'³¹œÁÂéÑãlcj�¥Y§&
	ퟙ™v à’08�©¦ÆpÅ’]°J÷t�¨%
#
.Gw®×@†ÙIœá‡aÄsÌi5¤i8�ƒD»ª‹KH‘Ö5”a²ˆC³­9/#óšŠ{ß"n¥Ei¡“iGdÒ`˜/¤E
£`±;{œ�”‘8ž[Ü–PdœJtãU
!øšBd0†èe²g‡.Ãà(§qi×+T±V	Û�+\†0MõF
3ÖÑ‚7$
rèØGzꃃŽ
»S‘³ ÀÀãéÍS>Tâa$ðOiC9%wÛ®/	›¿J4F™ë
(%Wz"礢¬ÄÁnöäHäCHæ@Ü
äl@šÆ¥V+
BDòì/Ì�߈A†ÀÀ�®
â°zh�:ãÞÁ±^89Á•
có—ò‰Hì©Ë/3[©6_‡b1ðpÙïšO¥TTN�‘�Yg �mÝvçF£;¢„(;¡ç
p`ÎF@¬m¶Ð‹ �°%hIƒŒÀì«×£°‘ë8N j©ç‰8IŠœ4$ppw}\ §Då(¤ºsq*«…¨J½*"k
U„
6˜.3¸wÄh€P½€H±`‰!
o¸ÇQ9—±¤ògv˜‹Ý9vÏDˆCœ"‡O@D+FTfœöÄbC¨+6ûFŒžM¬²
XÚZHv1í»±ø‚¬X:$åò׾9¾«–T´o[D€µšØ}™Ž6R¬6קPɼ8ƒ]æõ­�ló±£dDæ•«®_ @é’
�$Ö™°­cIJU^ÌÆ­ª‚¬ÝãÖYvà%¡Ó!%”¹ð%׋ bî[ êqˆc«ƒ¢¼‚	·  ·V•»2] ÈۥݚÀ5G$‘RNápBÁ 
©XÇe
4s¿C00Nˆ[ÂÍ$ô4rX*sð…ÂKFG
U;rÖƒVDG•Q3|X‡«¼ßV|ò`Û
žÈ\·î2‹Ðò½ÈCÎsúi²Y’äÒD-hŸõÕe„0tDcáÇ�”åùåÍÂ?eBé²"
‘ AÜPR€P$ÄI×™åæOÕoÀÕú`°ƒ	"XŠ(h†P(¨’$ªPšP…€AF¤}q¢"H†
 �”‚R!H€¥Z'P8E<�`fŒ�N3wéGr.ć 5î<Äu 
J±$ÀÁÃ(°±,"b)P¢h‚•rÄI	fe¡Ì¡0é£�î£\�"B¯`{‚A‘ÄäU€š?ìu^)¥¹ÑD~Ùk(&”I‘8FKÐ�FŒÌ�ZI
|íµ
I�^ÜL�‰�ƒRYÎbœ0‰˜H”`âS$
ƒa$,˜’Jœœ‰´Œf°bÆpÖ“MS#(1·$O#�ǃ!bCb&…�›Ó 3,yÄÈ	h“L @kçÄØ–áÉÉÆÃbˆÖ�-k1ÉLš0Œ*[œO?LH\Ž¦ž°½=ù�Z
mã�jA8p2Hb#±hÄ1T4tT$Ü5â®óÅ#;¸'ñÉa‚r‚Œt”œª%ÈV^R4ïXÍnÃ:bñNë"øè…²l˜Ú$¸B�Ô]Ý.âîÅ"\ñ#„cª;¬p½ï›ÄIshß}–B	�÷¤PñˆEШ&�A‘ÜÜwî¯ÀÈ+´˜A¢èˆå‰‹YSEU“ö‹]ÚÑ�ñ³‚2�Œ7.Ù„})�Ê#9C„;³‘¢7b:ÙÑ[4€È £ˆä/YÖ”(YÈŽ„,ä›…�æ0Ï$�Ð14EPÅ$QT@Sq‚§�v
S¨9b
…KØÌð�Ç]äÁàYØÎ'q•Á‰ÖG@IC¨Â,°(§35‹
°ÛÑÜ/a˜¹§½Ô„2Z6KódíDçT¡-G A&(/Ó\,-~˜lıÿ”±-nÂ$HE`ˆ*ëB�(1

 aa
Œ„4SEh
/ÅÈE¶(êET‚@æ@ûðï¡
.ðñÓ×JËÿIr	‹”OçÃÿ=G<žý1«Q| øpv|ô.ƒë¥ìÍ<èÑyPu š'Å¢LУ !ðO¸Õ|‡�Ýoa½¢ä†°HxM�¾àº›‘|b
ä¤LCAæÀ±Ôau‹» kØ~XÑÀÞOuÑ¢Û3	ó¤°Cÿ—ÿ�ÖñBÇy^[G‰Ö¥�E‘Rý8t\¿…à¢Æ.¿Û!ȃ"?6!æ%�Ò-“â'žÄ!Üu@<ò�×±!tš\Fj„8L¸l·ÜØëêত5-Œi M(¬)JdX‰uSz»e(•Elpˆ¬¢�K£FS¬³(Ù�–¬ Úã`cÁKBjáÑœw·r×Y‘9ÄÐC[ÈÙŒ�ˆo(@Ž²„†bƒ0ƒl2+Dµ’¼e²9bh¯©(8PT	Á$c�¨dˆZ°]N‰!82äÁ‚ӄåe6PhƒX‡@•Td\³›‰†Á€†µ(›­ÄeË:7\p¦ÈEñM�:@ðÑBiT—J�$B
õMü
çæÆA²¸Ô‰±RJUˆNSÐC»¯z�xñ¬¼œ‚4TÁª> Ͻ]BÏ°MÎ�!‰Ô¾ÈÀ?7õ8Èÿ/¡ÁÂx‚‘¨P’ÌóÅKý_²p܈C—¬§€à^Õ߈Oòš_IZU"Š€…\2
R°K0K		
a™) 2€®!0 
D … 
C!
 †¬yChÖŸŠÚÀÒcÿk

“+uù6uOœæ( ¢*øÃ{Ì)|_?eÃ�‚DŽ°á6,)^½ÉFŽIU_!óÌ–­OÀBwÞ˜ýEÕ™Б¤y%BSÔ›x“ÄdßyZ'2ñÖÎ.à¬a÷¢&<"†¢]Ù(�
íBä|†gBQd3aÔƒ±ywžHuu=;Ž�ÖÄ#¾n¢ƒA†&Ù¢(ÂÑ­:j ùÂÁ·aªA�6�fXá˜,¢Ò0�!§ãtÕ»·uêp£OqDÙi>y
OFÉݳá€ä—­xƒG	¢ZFR– ˆ0–cÐõléô˜Ý»ôòúÞByþÇÂ
$Ër^�ËqƒäÎÁÆ)�6ÛœÄ2ó
†qnYÈ�@肘o€‚n&‘B÷z‚†EÔÉàÑXDÔÞ*™&´�8ibMÌ1Hê^zõ=C§¤Á‘(ç~
•‘Y‡Db
#,
ÒFŸÉ_íÎ1Q&ºážä„g]Ð|‹©Fˆ#0;ýD•$üK÷â"X+GþIŸšV€‹[ªIÓ=‘3C¾MŽÞèÎ
âÿfÄÅŸç-GMVѸ·�_¢�
HÌ–UóåGb·{8YÃåHžŠPÔ6¨Ë^ˆnƒf€’Ô¶Œ%kΗê�4
PÉ,p8:M<ÀaZ hþ:±€‚él4±Öí5Æ@R”øýÞÇ{’\…5™K…åíBˆQâL¦F•¤!ɨÆn]Ô”i`ª 3þ¨qOšTé+B~°hR$‡þ˜Uñ'OIáéæEDÙª0 l€F+2ª
€"J
	 ¾„ý3ZRÊu‰ò³öqÏ&b„jª†h#/T¦3ûDã#¢ÿ'üÛÓ³€’)&²Æ©‚àÀp"#Páõó‚:hÛ�„Oâ

$¬\"ÀNŸQ¡44‘³"²p˜ÃAÀŒTf‰’JœL4ŒC4Kÿ“LT®’Ê’
œ!ÈÈáÓ�A’j0’P�aŽŒÂ"–$Â"ÂÔb$DD%dáIùe͘&Pâ!�‰�†¦áëÿR´˜4Ô­¡AHPE(ì
-`,zû•ðŸ>�ìVÎr£Ý骱€C
Hæ(AI?Ý(;�>{?´¢Y‡Å|Þs{Î2”
ÓÖsH±
B”¢�X$<ßùâIy×zDý_1×þZÓ�±ÐA&°ÚBÉ ÈBR“ETÈL*ˆ	p^”é%�,Lj¾©”ø ÔõuÂ@áùâ�=qD+œîç[I�LˆH$ ÄD‰›Eù
ÿÐ9�XÛÛ[¦-H�¢6WåÝ@§”äTô–(†rBˆÒ
Yq�ð�EõÙY«y`¦‰@³"b_yÅ?X·¬Gx•?aa±�”û£‰DÈ9Œ„Lƒ`XIXZEùa6¶¦ÃA¤IÐD˜Kå—ÉlÝdœ`¦à@d…�Rª0cÓœK´ÛD4ÌýX•i-¤lH{ƒ
�…HˆÞ^ÿãþ­<Œ<9D,aN˜Ê4‰D$™DÖ/€ô½�h{ðý ¬¦i_Š˜ÇüQä÷æUíɃ'åjêHBòwˆÝìûàÓ:Œ7gɳrA_ª£M0ÄúºÍNA(�Æiã
l[Äàg’È›§�nÓªýI
&(
(©ì?ñÿÃRýÏòÛ}òãÿOýßßõÜü™×ÿWþ{öÿƒÿþ_Íÿ¹õÞÿ>Ýß?ôãÿtæ�;ZEÿËÿ]?ø¿î¯üÑúáÿíO5
_â�ÿ÷õØÿÑ12�ÿèñÿò½¤ÿ£çQSäG÷Áú’
P%"±ü¢?’\x~Tþ‹ý˜ÐgIRÉRŠH­hÇ¡
Á´M,€hATÿÛŠXˆ€ D‰OÐH@œ0 þk»÷@ÿ
Mg„lc¨²A…Y™Êß­É*¦ßÄÕ


¥\”ÁÇÚŠ"xÊ·pb•S…#JÊ4Ñ'îða´‹f¹§ýËÆ�%n\%‹÷.t	ŒKÒ�"4
uÖ�j�ÀˆBIˆ¤ej€Ê:
	¢U;p/ú}bd~Ñùtw“û¶k°ƒ þÀf¤¿Á†DDLIíŸÚ�CŒE‰
NxC£ôò�A`Áz]þDLÚ"H
¹ç@¡$$kýTüt
‘¾UU"oél¢8‡2ûÃQóQ²P±üü§ï~ˆR¿ãµHT•I‘™›÷ÿõ*<ÿ̓þÛî•äz§§×€Lú{¤‚‰c)ÌÌ(Šš"HCÇ(¢:˜†Š(�M™CBa	“Q j–� Š€ú„ÚM`¾¸4Hœ‘äžãýõïM»©˜$ £Â.ècÇ-!HXw$!Ùù³¨?Êâ-“,	R" 0úÉ›®ï÷�ä"z¹?ySˆT¤Œ@„LŸžL{aZÖ¤Ñ@<�´ÐàäŸK*Q%ûÑãÁ�tðÓCÕísÃnX¢-Žôí„ÌDÄД9û1
¥¨JZ\üìzAЃŽAá,œI…¦Á„1¸€8¶ÑM¬)ÈJD*%æbá4*��WU(B–$H„‚bBƒ´™�4‘W“Ê0³ÿ;A¤u#Lä%
däpA“OIÆ6[ƒUÒ”…¼Ë\l�Ú&¸HC2ô�¦°›RH†K335m&òì
¸2.éþ:©Þ@q�hD�0ŒuÈ»·²¸à¿×Ë�ÞýüCÎhŸýþ0()¯ŸŒèÙXßvù>Là(NSaù^L¡C–0S»ý�C¡î0÷†Öª ü“�ä‚bq=0@äó-æž&Û–?ì9êÀjJ&!º}8Š éI&W6œp)\õÆ›%ÐD0
ŒM~×`ÏõJ§Q�œ�˜¼O
b*I²•G5apд¼
�š%bY-„:ÕÄÅGQSWïh䲿<ÄÓ•Æ&š‹V2M_’ŸETf­�#ùZIF63-¿h�Øh6
ˆÃó%4hˆ¬i©KK.ú„�p¼‡üÁ��Ï=C«f‘3ÇA¡Õa*¸iWi†@HßaŸÏkI(^ž°«/Aö"s".=šŠøC`Ί‰[z±Þ¤Ü„Hœ¨<Ȫ°Œ"`^HÑ£ Ýdg„0S{üꉨЧJZò# DøëH([w˜-fØG÷�Š|
ù"ÑÐ.�ÍÚwqù·ë­Uxð5â‡GIzÆ´B¬H{‚#×ÍË–!¹Ž³€)n@„žÓ�ÃÅôà-¼†­ª‡‚ÄOåOŒ ˆõ!(˜¤a$NIRAê+ÈØ8|šFÐgü
Jœ
(̵aWD‡„þñy!ÍlR8Áÿ9¼œ‚O0à,‡u•�€ž3î·*òI̪UPO¦è?B§×1P¦¥fÄ{AСÆ	Ú5¨1€GÝ."@™„Q~|d%jÕü{p8€ùƒêúl=i§h¼Ç¨€‹ïËÖ4Û-Z-IŒþÏÖ‹è.~^:1ô
à¢?l0Ð)¡QôO`ýz0%—Û€x
éáŠ!ïþy™=8�DžŒ*`06˜†2ÈçÈë�)¹!�	CñÚ½�°s“÷„Ç›¤Gb,_
Žœ_Zæ+R
¡D@È·”¨Ä|šÑÙÌAã·
†àÜŒqŽˆ—)%T+ 6�¦&Hß“èî¶{4º»L[±ÞboŽA²àÀ¥¥ÿ´h¡ì7ŸR¯û¶ûêÃÒv“œ£iÐO‡,Ì܉t!�ÜM¼îÑðÛýõöoþS“Y[ò'?ò£ƒ0h�‰¯€ˆñÁä×ä7ôÿŒü˜‘:ØŠÌ’.œ¡N�õæ°Ø4ºÒç8¯žüe®ÝìÊ$›í}Uín~UÓ¯°ÙÂ…ã™ úÀø€MÙi_,Þs{"4«Â¢‰›&ÝJ�—º¬ÃQ´m�°B-
%£QÉɨ=N@îÃD£c©Bû,òðG›
o!Àƒh¤gáµH'�SÂ:X±Ô
J1—_Naô åÌÎ�LÀßÌj¨:�žA$ìÌ×d†t…V¡Ì°Šï@á!0Ez�îÛëì7îcÎƉ…T‰€b•`F�V!
ø*yÿàÅQÿ4 ŠäÂHƒ…"(ÿ÷À‚ôð“Ó×æ²èk�ÚG›q{�•F0ž'b^
oû
é36ö'YÏÈX’@¼
‰˜£»•-Å¡´( WT°¥€œpà b¥ ‘`¨YY™ÆY†Ah̪¨Šª)*ªªª(ª(ª±S&-@ŠŽô.¡9@ˆ4`Š�DñX³À~…Ò¤4¼„Pä8bD §ðu°iA€ôê)’";þ®3ퟣ}D
§WÁÔŽäVPžW”	ÀÔS0̤B4HP‘
,{+ÑTóD×Ôˆg�'aìôëºÙQGj.Ïl;9¨+�­0ÙÆ
°F�ü�;œmÏêi¬ 0ç&�]ÄmdÏJ"4äù<;³6Òq»’kœÍÂ¥!"G�îy0Ž—`C¡>fm0KU·í�³ÙÏ�Âö“mDZ€»	ò­7BŒìq%H®ÓÆ¡›%\º:ú?Ʊc Hyq'.7iüEß$öB™½gÄ.ƒSCHÃ(‘)ÓÛÏÑÞjð|»ÏÒ”)‰b‚"¨U
ª¥j�T˜‰ hS§µNÌïpÂÄ<-.”ÆBá+²)S÷;DÄ…!+¥”5C#HÄĈA ”¡ó£èù;AKFkZ*€Ôd0#)?õfl!3îþŒÂ1Y•²Œ÷{$
D{ùäáÝ
A˜øžˆ$À»Â†)˜ãî?éD@ëѾ´K//ãÄT?®@�BRŠºdJ‰ˆ €ªXRd€bB‚	…¡D(&Šh"h¦„J¦! (•""¨	R* ªYš)R	‰¤•MH
’Ì}Ö4PD%€X‘ýÀŸç‡	ј™oüßæ5Žiè4Hx„äX‚‰´ |„$A3-@@§±š™"ªGhÄëhE
R@)Þ`æCá¦$Èï‚“
óÁ‰ç!üKC(04PÃ2wÆ4JL”0ÍJT‘1„AÉ!D¤BIHB1(Hª‡å}ž¿Ahø?õ�Âÿïÿ×¹fOûaŸæ'Ø8w$	FE‰�sÞEÐñYòCÈ…^ðÿFïö›<ÿ>?ù¼ÀØz¢ÂšŽ’dK÷@D‡Ü„\`˜wÉ’†Æ¸Ç†hŒ •ÌJõIÚLŒ½#p¶¿—]xèäœYæPoO=!ê BédóÓÿØ·8Yf×ÿço¾®GÂ@Ââ—r kA§&)3?ÒŸåh�㊮ñUü"ÿ1AY&SYU¤KEÆAÿÿÿÿïßÿÿÿÿÿÿÿÿÿÿÿ"��
@ �ˆc~{ï4÷Óîš7Þ»y‚ƒƒÌóÞvóÊŠIH®Úô5‡½žòŠŠ¦ô½ïwÛ¾÷¸íº>KÖP‘*¢¨U
RŠ¥
Ò÷BQ£K¾÷7}ÙØŽî­>œÞn(–šœØ]iÛN4¤…ÞóÞá÷|¯½w½ãï[â×A¼Ÿv®y÷”­ï[¼`[s§n­÷Ÿ{ë�hûYèܾ<¼{¬ðí{¢…ç»ÛܯªÇßmõ²Nçúh/îÏžÞÎ"wÂœ·×ÃÛï}Ϧ,û}QG¯lï½»í½-ï¶ßzï=÷×ÑÞåÂï}]çϛݾ«è¾ôÏ{½7Û7ì ÷i€Pݽ ÷>Úú}IPí{ëï¼øyööû»ï}{Ÿ}gEë==Õ+¡Þß]ÛîÁR¶i!¡ _`,
çÂ÷¾ûæ¬Ô!&£¾=w¾÷O¨fzûß]÷¯»�{[#ŽÂÅ{}÷¾**ËÓ›W{z¥9î7¯o¯¥: ×�îmV^·¡ž{€têíèßf’}Rúûž÷œ.ÖöôÈ/@Éö*ÞCϽÔ=¯@‘£Æ=}Y9žó8
nûÏ[Ëé×}yqWcGßwžd�Œ¨õî÷;±ÖúÅØ {ß}êôcè4UK¦_a­ío¾ø>žóÉ
ßEíß|Û¼¦5 gÜB€

·wÚï[뺾û;ç]}ï¾N³îå­2y*iõÞzñÝ^V[µzÏ{ƒW}8P-ÕsÙ¨z4ôéŽøû`:{`ñ
¸
úÈMKè§Û$ú
€g_/·Û§{Žó†a
Ï´ûj¡â„£¯œézðr ’o²ÃéÔÁ×ßl*žÆ/o>+ÀøÀ
öÊmÞßkº÷«êsy›œ—Ûïkîû»¯½ƒÆø}Õa
¢mv³žC§}÷¸ÓØÀïg·WN�Ï»ÕêÝ{éè¼õooz׫âgÞ÷ž+ͤo|³ºÏ·ÍÈw{[}¾÷vﯯ½ëœ7ÚÏG¾ì9½’ú}Úû}ßn=ç#]ó6÷»Ä}ï¾÷Ü÷·×w�õ¾û¸2ëìÇ=S{NÌÏ}®ÎÙ¯i¾žzÞz»´ã{Ô¼½�íâo=»‡Þ÷Þ¾hy±—;|ß}¾ï¸Öz°+éݾõ}»F¾�¹¾óPÓhÐtßnÏw�³»7kÛ@xù½à÷µ
»G'@ô
뢀=:$jú:ôÐ80ì		ì{åò=Ó¹ç†û{ëÀûÈõi£ènûîÒFÝÞ¸c¹>ïm=‹·fáºÄôuôø}Ú�»o)ÙíÝß4¨l¥(b[4¹^ã×ß>­lôkÎ÷;«”SGÝŠ§l¾ÞSîê¼÷‡»ï>µ¾�ØWÓ»déôW½QÔì¾®_yîëÝõ|¬½{ÍôöÞ׸ª’ÐO!Û�_wßkçÛ_O½½mš×Ûœ`Í¡N‰á×·­Ýã´öp¦9Ù]Þï˜}�v{îë›ï¾íyTùos]¬Ä„»Ìðw®Ù]ÜmS»p¦¬lÝÛ›Mª�`»)Îû¾U÷¦•do®§ÍÜŠòÛÞ¶t¶­^ÕZšŽÇxêcâ{Ò¹ÛCéRúó·]؉¶½Ù{6öØçgݲ¯®÷ÝžçÞÏ®‹¯½‹ìWCFŽÙ¥K“ä›Ï^Ž�œ6ÊÍÖ€åº7Z¾÷óV�ÛÐ:p{ï}ç{
høî®×Ô½Ü}<íÐ:z¡J5Ö^Ú´xN¥¯^ÛÇ,<îrßw>›ï·{u·Þ{È5L€÷m÷¼ïV©Ó¯@=S«»žwsZn_^®÷¦E>¾´V÷ÀkŸ6ë×Þ¶6öÏfnóß|ö˜uª{ÅÝê¢.½W¼õ Ÿh/¢[»-®ê¾»žvï¾ïzݵÛÛï{=ƒ{×tÎÃîÀ=
µ‚”kJ™Žú󾚜«{×{Ù»ç¥÷�õõ¾µ=–wÛÏ=ë½otûç9¹Ýï}çÝ÷
ö$O¦í½Þô¨ÓtUÜv³£ºâÎܵc©{tèE@tîÎÈíÑÛsCÍë»Õ 3°Ý·vŽ÷�=ä•·w;¶é­Þ
ÄuÏyÁš]…m¸v
3`
Q­ëîô5 øª}yàz=7¡[Më¶×sz÷KÜvWkw€
ªÝ=ZÛÛ/
w
A¹•™XçgTuK=7-¯n®c«ÔÝšîÎ�Ú‚.ÖöÁ]5éliÖµ PÛ³«_=ï¾_;µ¶îîVW{Ü·€õÔ…/ZVOv¼­²§·ß¼öú뮬kœíœ•wnµîî=õ÷}¶Ñß7Z 1;Í¥V²£Òµwnê;^sÇ^a›­�QÛVìé�ï0=zOwž½Û=ã½âÍq¯@•9¶ðâØÅu¹dšG6è
°í¶Æí@rûo{ïUnžéª3mtƒk±×M°è�‹Ü{Ö‹kOvÝ:åÉž>^c·¯�¯žöUÍî÷µæõ÷¾¸·¹»·9n¹6mõ¸ò·n�»{Øa5T$ThcÙÍÉ׋»5ÙÊTéÏ[½�nóÜŽ€;
­Ø¹ƒ»é��æøû¾•în¤mŒTÐ�_{zk|=‡=²¶®^¶ÑÁ§n�g{
ôêê°÷}Úhô®å�q½ªÆ*½muÜìq÷o7Óív³T´4¦îçkYºnÔÒÖÛHØw4£–êÝ·GY]¨@ØèHÅrKn{Ëo%j=Ü7aM’Ïywz÷³Õíz0.µ²«l
Ãtw5-¬`Ìλuʱ­�9.ëƒÐ
u“×uÛG;zÓ•›/]q%Wc�å¶@¾Î½J€
	¦@4bh&"˜›Qꌞš›(h”Ð!	©šÓ)驆€™4…?h‘úSÒz£õM4i 22
 ‘Ai 
i£L„Õ?#@M¢hjdÆ�Ú=	¡�=#A R"#@ КhÓMQähMO5<ŠžzE?TÙ5=Oj=)ê= 
B&L Si�*~¦&¦“õ15SÿESöÕ?T§ù2©½SýŸ‰ª?TÚ�Qê4`ƒ $ˆ 
&ÈÀCA¦€F$À˜“FŸª~©‘äÔ4Èõ€@ÿÅùXÿïÿœ�ñ¶ÿ¸)³þÑ-ÓþÃÿÏüŸöY�(?ôdÉkUÈŸò†3Yßþ:íz} Ér5>Á•= *äª'Œ*§âOáÅp„¢ˆ?ŠÄÞâ(üº² ×í¤¤ÏüaR?>ø(vuÔÙ�ª%M²-`uÊ. :ÚN	œC¿@ùo¡$’ª+ôþ¿ôߪôëÃ]×?¬t©­Ö&,´UÉ“ž|º7‹°1À0i˜Ê r
Ähƒ°‡(Šñ$>`lN[Õâó–ž°pÑÚ/.̾lœÙz”ÂÂÒBê38«»Ø­>®u–nÈgB7þŠ7°pô=�ˆz
ˆa#1&­e”@Ä4á��ÉÌI!?èÃÒ]
÷?öìAÒpRTT#Òr  Š€*B–
 ¬Ìi˜€¨Ö`…%Ä´…@Ó!(C@PÀC45Ë3K@SJI
!’“0 ½B»�lE˜‚€�‰Õ�“Lˆñ“qÝ §
#
¥1¨Z"!À0Ë	Á˜’©©âT5KL’Ë5BÄГ:Ä(¢	!ˆ›¢ŠbI)’†`+¡!–ŒÇâÎpH„v2hq�ïÒe»�
.´	¸)( èB†Ð ¦!)¤
Ü
bpâ¼BÌ ÓT
U5'&€A‚xŒ (|bšCL†"a*©PIAAE,@@D‘Ñ ƒPI‘͘8™"á-:Áp5*C&¥DTÙšÅCd€.áR„Tà%0Y@"ˆ
*ŒÖ`1{](Ó›VPm¢ ŽsêþÏôüŸãÿ.f�Wcøï!’¸Cþ?úðXsi
?ñõ«`ŠI>A“¦L#ĨՊ±ø�ÉšX&	�ÈÍ«¹Œµ¶â±×IUlÉ~ê‚1nÈ0šW8'ÒA„sivˆŠ¤ÆÔ$L´vºãÿ‹^W
A? [¡Á#td@àHœ7þEt¥¸¿iT€ØÆ)jºxSr‘’TB×#•·áÔ39F$™ÿ¾Ö‹·O¬ò˜?ø|øÔ,e6ªF«‹ÜªØÿ÷pjþ™Q;Ú#•Ã�ÏûCfŸí.P6èúG½K¸Gÿ“ÁùoŸÍÿÛF³–ÆøGçÖNËþpZ)Ûþüé¼ÿ§�yû:,¶�!ÆÏüþ:Oúïš&űC‡øŸýüŒ÷Øvu¥æÄ"8ÁH§ÚP�Að‡G
,>á<$Ø0H¦]Ó8‘3‹WAl"ã½Þö…acdtÍ1¢ š'‚u&œÁæ4AHÄÆ£‹1›2ÉÛŒ#!¤à2=B1ü„é	šC@À,2~ÚLÁEͳï°˜Q ƒQ5„
³›s{6ýI®4 ø GHѸ§TÏÉÞOË

"ˆ¡‰><Ðý§â×}}{÷oWßöü߀½´cåêvõ§›§¶XèÀ!,É]LƈÊã1¶c®Yƒ+ä˱\ @°Œ¯0¹U©E+­,`1²Ë0
ØæMjuh�¶—hI´@Ã
ÖÙ!ÎþÚ®„�àÚÉOêÃ+"iš•Î*�Iê0ÕÓúÞ]Ø>ˆKüÏ[ i½Sp¼ä.�JJÜm±ŸŸ4a=¬ÖÌÓ?;y¢ŽNY]Ù"L£Q(hyM“	¿_×%ØV"gëüÖE�ÊË»!þÇ´EàAÄ CÑpB‘]6±¼©�±‘7¬¸²n0ŽC»°{ÑŒÆXÝ`Üi¹QZ¬ÈjX6õƒa
Xî65ðôæ�oQ1«Õ©Þ4ñŽ•½QRìÃvÛ{–CTn¥VÚÖ÷y/Eá4Ü`Íî&Öµe]X’A�qç]˜5¥¤î5JÛcN3Q^	=S,^óæ…×sÙ¢•æwäÍ=h•Â–¥PÖçl}µ†œcM@De0±Þ5Sª¼ÓƒofUe‚Ž6UÙü¿ŸëoþœýÿÅÿËü¿¼-sØé¤cÚPýôþ?Åøúþ5¾Ú!'â·úáÑûe£iµ¥¥ÆõzÇ»õoÞ°,S²¦K~mÚ¯ùNÊa—Å‹³Uôæ�lÞV$ª©o¢ý×f}W–twÊ&·$–‰˜©ñµ‚(ð±Ùó�e­QEãž±ÛŽrHºsò@äT O|NdŠ0¶�Žpðø´ÛF6›�ÄRÇo/ºŒ°Èm ²Ê?˜«¢„"„þÂHµKÙ~[=z-½µïö~}[LyBwüÓ4Пèü¥­ò�0	¿øÊ¢	ø§ìþƒ«Åäßê¾òJ8KOÕûsù_<™Ÿ×êÁ 5W��äsÔ›�MWl„¤¤M¹j+Ñ�°m"�¨ªˆÿWÞóû´!éõËÕL
~­gá:jŸùô~Ø~êÂkÿ§ìÑ�õƒæ¾mä
û÷òlääËvºÒÀ3�¹#Zê¼*7‘�$ªdI0/j%KʽÞ'—SƒÓ–þÎypÂК¥f|cž½9©4.‹³»BéTÔ©v8_¦š´TðJ|kl=QžBm¹B–ÕO·êþ“åú¾¯+üþ‘Ý&Hü‹÷]¨ÛæÇyÒf—N­ÿrlîÿêœFwçöYqšh•Õ®“þlÞ¹4vWÊm�OZDðU�?aEGþ¿¦%YãúŸÃéå«ïä~Sõe®‰çì7"‰€Q”‰4R?}ÉÓÝ€H† Ð-ÆÛmº:D±)¬Ó
€‡QÍɦ†ÇÞÐ�…çø8›³¬i†ÕÓ’{ØE˜;#ÁÃ_E:ü¦Á³ع°F¦UA9âP–‡ðM2Æi8"Gc2¾ƒ+üî4z¶ƒÍ£¸•&�š—‹™³‰Zid»¸û!{´}MÆÖŽŠÿ‹�®ü§=ä�žù
A%ŒQukû'…mWúoâ¦}Ù)sÈÄú§U0c-®PB"&ìB£a]„XvZ&ÎLr—™	µ@cñÇ[{à3"‡5ÙÌyƒhA–eZ`
.¥h\ª–6QAôÓÈ±È q'
èX ‰ƒ#r¶'ñu7´õ
u¤ÈŽ™¤(É°ÈøÈãXjp�F„Hq.÷j�×D拇bZ�$™*ˆ‰‹,f6�§(—24¨Êf`ØœvÛkm¶ärKma4H¡†AÚÜ)Õ�P2Vî©TÛ­6%k°4ÓAAÊ»¢ˆÍY†0!HH6›DL@¢in(“F0¬�Ý@¢­KV5Bd¥M…v•·4ëÚ?s†ð›í‚Ó$?~i°m£=·H£B´ä2
Q²ÔÕÆ.‹ZÄ̬5%N²ÌïŸë€Ü¼gšL˜Œ[4aª¾äcsÆ6 6‰«GI$ŒrF”9ƒÄ 4ÜÁ´BÁÖ*ùð†-0�‰’Šh
9K	 Q °†Š™¨´Ó/6"Ž2â&`.6j¬¬pÑ­dÔ-@T^�ÉUX»ÑÚ_-£��‚ý#Q™„”¯©	Œƒu²Â¦ÆÆ÷­…[,JÂ*]˜aÂ�	�&è2ÝXs�«u§WLŒi&2¹—s�‚\¹ÄÀÚcƒ™©Ña8ˆÈÍ\Ìh�^[#eÌM‹5Ž˜`6Ž¼31¶Ý‘P†\µØd–FT7Z2¨	¨Ñ„$�0Â1FÙ›4¥£0¢
æô­®†˜ÙDÆÆJˆ‡\vŽ24W\°’¬ÉÑDY6Ã
î ĸcc
d%ÈË,%q’

�NÊå…�m‰Ñ±–Œ„d®³GLNdOF(25… ÆÄÅHF˜HA–„²Ý"«QŽÒ*`š�ìÍ9W`Û°lâÅ’¶Öhi²1¶Ó“7j[ÅÖŒI¢Ë2È‹1Éi�»ìÙ Ô Ø2¸ä’ˆj1Å ¿C��„ ã'Vj¨
È[l+ÇqËÛ°ŒO"¬¬E™D±†8dAdM„ÊÝ“

1™’`ñö¸8aÙìbq�qQ¢pÌ´c¸Ñ"‰#Œ¶6Ãx�z…ë?î÷½©¿ðÖö-~î½[ê¼’<œá<.ë°ƒ$Bƒ
@ØAtdPë×Â`l1mæJê=X@{4IµŒ¢ 1BUÙ&¡V14˜6ÐÆ02@°ü[À‰¤Z31¢:f-²0dE´p5¬2‰DFÆ%¦r¥EŒe7
"Á6ÙAIˆ³P"qâi©Äaµ˜ÆÈO1ÐÖsÌD
ŠæÁ
-T5�ü4EWOUV,ž¹CM¸7�šMZÞö¼a€Õ
¼ (¡¢l³$ƒaQ
B
¡H8L)À3PbÓB�û¡ZTܶ5$mQŠY,C�Ak1j&„Ô™•™–´ZÒÿddé¬ÔÑûÂ’‘¼
„9hb'QŠ¥ðè¯fCo)¬n¤†,çEb#m¶8=§
­
”`ÃdŽHäee{u±˜Œb‰°RAD�„$BЄ¹i#F‹`VŒ`6Í5©¸ÃªìÈVØYi�Wd"„c(I”™�XÕw0uk,€Ð¥�B#"ÀQµƒ‘·€î¿{×ïÝ?îû.³V–>5I™à—S‘œCRéE7AÓux¶Õ‰4&E¡e%"
iáJ{š†ƒ€Ãnƒ@ª)7#òž“½¼’œÀØÚÓ,ŽYÒc(ð‡(”Á�Æb,q¼‚X,ªxx#+Ø,
]qes½n2*"¯»Æ¶K¼Å”LÑŠd<)£&t˜e••Ifdá¼E,2îŒÂ˜·™½C­Yhe‚¤�Aoz´bJä†f”l!c‘Æ1�ﺿo§GPÈnNÝ©puòf*e™Ú¨<,?÷úµÛ÷<ž"Õþ(�}üÝÒÿS”ÃI%²Iÿjœ²`FßzD]Îtâ[Dx®efC§ÿ12«ü×ÿPùò£7ûÊIÃÍç~a͇ƒ•fÔ¾²®�™B‹Lc|
ùœb1œ&1¶%Zåüœ,ÞàV]°Š’dPmž¶v؃:Às{6�äöÌ?Gþ£MwC3«üÏeuËâÛ}ZèƒéçÌšKE…¤Áæ.Œp;M茡°†’ž™w<§éê`öþ�Ù²?y°÷ŽÓÊe
¢²knUÉ/!Ý—&ëÚBùÊVœˆ„ù#¤^]?ÄÞâŒ5#wP]�4â,ìjÆkÆ¿ŠÂ?›ý‚(=Ÿ”|Ë%ìêJ>4?…ó¾-Ðýßóõ06¥‚ÒB�Úð�¤oÔ›ÐVVC!Ö—´iÈÇ«[�cM¯š•°Ô4·Á€ØÙY¿f7öIw£‡ÀhôÛS�ƈÐÚ&AV6ƒˆmФlíí_äK‚Â`û
;Óœ~>C‰ê¿ãšG<³	܉|=ãÐj¯½ÍÄþú�a´ÆUPUÃ�ȧÉ?ÙGýò²ê•ú[Tï¾ï¶U}ÿ¢Þï»ÉyÇž_ÊW‡IŽa2Nf5Þ½ŠéY4ó……zû‘´V¿‘Ûkv®öÞû;,%®ÜíD�ÝC»:ÒÝMm—¥Ò	L—ð÷C1f]þ9ÿϟ뎹AžŽ$L¤ì‘ðÔÕI$JL®~ˆ'üÕðß,Ëdis•²„Šº)FØõU´«‚D„UV#ªÈ(î3þüþ—ûâﾚò…=þm.Ѽ‚üà“UU£.�'ÿ%ñ•yô7÷\Û:Ø‚ö±
P˹“ºˆt/…)‹ˆF_D1òvä<1p�»�©�ÿI_«›Ñ‚æhŒŒkó§%1È{™½!5Q¿çÎùÃg�Â~¤ëL²ç"—_ìÇYæ=0Ø×:sÙˆh�Ú;4D6w¦
-²|;çôg]é—r6.à’-fZ
f	ãa.äõ®«þpÇíþilßþeüªk¢>\·Îª3„™S‡DÓýÚ¥tZÖ½ÿ>slnBd¥Ý±’Öªc‚i©{7ÌïDX¨™@ëܲŠ§tZ$•sð¼‹ÛߧE;ÊN“µ
I×{ÙÒ?²ÙEÏK¤tÜU$eFpë5RwwÅTì;°··†¡6<ÍÚ
É[õÊʼn¹IÉt8�Íà‡–šº™¸·‡\h}!Íߦô
‹
êÂΑœLÅrºÜtg.©9ÆaÌÀÄ1½ÁíU
j7þƒ¨|Üþ¾Çþ¿ýìø_óffD**¨­’)_àìï×æ â÷~u9U{‡úYSôånÎŽ¤J¢¨pÀÛÕ�×”Ó%Hð’`•;M&ÅJŸ’•4wÂg�ôõ¬k>høë8?ºqÌ	ì‡VFƒo§iœtƒ?Ÿ�îÝðó†D'NËþ­^Ïò¦2Nz1¹?09'ë�gÚÙâv1)%áÕ£‰ÈeÙ2ZC¸o/8"±yU¶�µÿk´)Þ4°}.�º¡™ž·§O\7‰e�uzy]’lýwÊ|Q•Óû¯eTÛKÌ�–Ÿ­
³õ·×ò=/þˆž|Tàã†)ÎgƺøL!¡’—þ¨¬½Š¶®ôôª<>¢gU0‡gyî•ðGàíÜ(nç'c¢A>ó 9ÿ-ÃdÂDpæÆÚUo¿ðÑûwÎüa)QJM†D’ŠäQàc
-„8¿ùóx«È‘àÙL×r"pªV‡Ú.PeCµ¡Ê„ã°­:H£_?¹[}X Öí´ð…W&©²x›˜ôËÞ…gŽ®Þ=�»GÒfœÃ³Âû6
L$mƒg˜¼;ÚöÍiƒél;uÚÂóòÑ’7'-Dbôõž[ïyeç–ZÖåºpl�j@�ñ!„é©vþ·Jã&áÝŒ‘î“Q¢ûñæOwÏåáÎ~®,‘Kwe™œá]Îá‰ôÉ”DÀ™†'®ò�úqPÅ¡Ìjæºýpðã!w€s*Y#ÕÛ/ô\%¶i©!d²ÛñCà tg‹A·“Šõߌié¢
Â1ªÆÈÃNºõ;»Âž€»¦s‹mGƒ¢�BAñ-ƒ’DÈ¡âYÄÍCüºþ¼ŒÆ›o˜þÃú=�ªW·×ͼҜ)}”/ÈûÀæà{ÀðKLÉþïªÕùAø-ó¾ÿé„óeE)6¸eüÔþŽ#˜mò¬QÓîý‘Vèÿ>=¤þ�®D$”‡o
+aÕ,¢BðuOlÇŒ’°c¥{d§:ãßÂõŠø
�3ŽèúÑô#R8’ÓŽ»¦Ê'}Ÿïþǽu|¶ÕÖe“;Ü|äÒü~ïŒç2GYéOgéûßµ;ä„BcµÒ5:Ì2w—3>]žÝ&C¹cãov!�–±?\üíútq®«Ñë™çþ7ŒýräŒx­‚	׬o~ÛŸO¦§C®<÷Ú´Œq
YYå¥ÍZª6Ó<žÎe‘d7l*môâï#ø9§»‹=3|ôã/Bi	MÄ<š»ªŽ]ݼZ¬ÎŠ;J^Ÿ³néŒöF<Œ¨¾ƒ
œ¤Ø‚ š^åìH¢Çcÿhêç‡Íó´*ùΖFVw†…UEPEæ^F^ï¥%ݺ~Åõ¦µEÁ­µzZ!ÄððÃ	| "=\}¤ihC±:X^$+�ð?ë\ãÆR,Ÿ\þ¥â•‘1>†ü6Wç�®ƒ2õ{ñçÂÅÝTÏŸªÃЦÒ-.T.¯e˜$ÇI˜Ï6SR‘W3/KOìyØ´AÖ6cÀŸó°ñÄuÚ¤L#Þ¾sCÍàg6•H-1ì+[”U;ù0ïŽt’œ§

–¥ÐFgŽà{KS2DÙ75ÈX*-lå1›33*Úä,„ŠE<Ìô—Ž]G0òÍK�Ü•Æî^bç4>”,’�s‡é­qÒ1œ*Mìolo*¸>aŽ&¢ŠŠÉÇô¼Ìq*&ÈèlUUdDRI,(=./—å+n«kIç,“»AâƒÜŽ5ªª¬Ð$ëé\xûõ?¬Ææt¼ê2Ær}�s•êå?¿ï®&ò¨”.7zÍV²¿œmw5œ¬ù�µà¼^LÉ’Íù¶y>RߤS/¨|wÚMÊü‰ŒˆÀ„˜zŒáRTÎ?_Æw¬-‹ðœ(—Tª&»Ä°Ò~÷Øòµ=kdšµ,ºK‘CbÉHŠT£MŠé´är<ã'8©´Ôw¸pëºOjÚ•Z å¦4Ó~1„ç\
#®q¼×þæs/»¼=GõNoPÍüè,åÔFÂþå¼jí³kE�]ñ¹)}ÚÕì\kYV<ô^f–¾Qiý¾ÓsCžs>‡ôû"ƒ"¸§­È{°¢EQ¬©'0Ä
>§7땹øgѶkj©‚œÊ�~‰<ËcRJß哈lÃWQî„uXzG<ØÓÞde�ßå­Ã¶{°Á¡¢»£$èáƒÚ+&CÞä4œi
”iÎI÷ÿÑÔþ�Ëú߃_(Þ.O„=�hß‹†Oª–,Þ¾£ÚÌÞÝÛù²=†Nq{}GdéàCÑmF׬BãöÄÆU©ýæV:�p}ßÐÄ9Ø™—ã¯iNŸñɬ”A¾ŒðçÎ;FœnÎUFfeú«˜ÓXe÷~¼m~æÿ„Ðü¶®“óÁ”Áå×vɾÝ�ñÛ„}]}¦A6IK‘â/ñ›8à›02‰H ÌAÕú‹iº:¾@Í=KbÛ2" w7)ÊL‰{¡þÅ‘Î> \ôÀ°{8r¥ª×%7‡“�ø|ß/ê»Ùf�tÌ¡' ríÂC^;e¦ý·êåàâé@de�d†U™Yçj¼^‚!\é†MÆÍ"´iðóQüP_[{sˆ=ÇcþH¹g|n§ÍÌ’bÜUƒxñ”qŸê×ôSmk«á0W&6–CœÍï\m<`{pÔ4Ò…4L)ý‘PýX&Fp4Z—(¾*£DUꨀddŽÑ¨74‡LÁ¦” y:ygEz¸ÉÙVô˜ÃPwú>>‹ýÞPrŸ±=‚ïŸZrP?ed™˜1ae@ä&JQ�”0Y&YÄ4´+IDÅ
HR
–DFU…JÕ-˜1Räd4µ�®H4I–AFIõÙ¬hÈx{Éú¿¯â×ëïLl˜òð=?ª!ñùAG¨‡ÆCõ¢d(Àp±@�ä"$_fÿÖ/ë];$Ÿâ–¦Oãz’Cn—=·ÂgÙ�Ĉƒc¹]û×Ï«ý]6Õs¿êÆj¹¸z‡š¯íþîÛúÎÊq—ÌÕ]Ó¦ë¬Ão¼’‰Yœ¢Þeîršÿ®%,»ã«åÞ¿cÒØ~ûÉÜM°­ùÅ7@ ìpL†Ž¦Á£°� Ä¹�Fì™
—ñ¿ŽùØ„0™	ÿ*#·+{?=9]ЉþÈñ<.Æè_•!°’��ëý°‚;&¹ÃIÉmjêæl\‘&ÁRŸ¹JáNN©G§Â>­Ð¥ñEÆ劳Úì]åMºc”Xƒ§I¬÷JËkV•çO;T¾¾[kÑŽŽyéU3À§'F‚©ÎŠ–[/³�8ÒÓþìmÙôÛ
c`ghÜ�ÅóOµ¸K-’2mBš‡M*Öî_Á ¦‰Ö”½
kHïãØ	I8ÃŒe$'^%ZóÆ=Ð�¦-A	—Áþyñ_ÁŸÎùÔ¾^¯O¿gvy/oe“²ÂÇÜôE]Ê˵�!í á…ȼ‘¨'lM4É7ìæ?qoÁî瘈oÎ�
ô!ÂGT?¡Õ6ût^ÆdõE :3PGÊt´jÎéé£q£FMM9%t“�pq	�¢&P4°¼LV°ËY³ 3
ÎSB¥ÕA«YA×ý$??éų"u¸îï±²õã’šnEý6à¶o™¢L
˜IŸ>À³Vl;�†Ë¤ D¥&­6Ôg-°;„OÒ̪m€·f�sW˜Ì;&pO¶˜vªÎMÕY¸>ë
_ÁI,Š(ÞipîB±@$ï;ÕMŽ/éç]r	½mN;ï
¾6æKЋTÆ�:Ò8‰Ò	‡šxF>8�j›Ø˜yC˜ŠvD¶6žî]‰²⣊ª'Jqk¨;Î�\”(TAà,²<$s••Ó‘.i`A¡©È^Ý\ÏÂÇ×VÓlo5u×:bx°â!…FG÷¼;9�à»üü‰ÕA¾ªëß½á(2bÎPa™ž	@;!q&
¨J6õ#vÌ–(ÓƒKû'èlδî’†ÀC3;0-KžSÂïŒhŽ0Æ,Þ×\ ö™ÃQ«Ã´3†&96“;:�^º¸žÙ¦sÌ0XËpðë\O!”€rÑx1ëFÍh¨åƒo±fÍÿ{Æ—HûØÚöøCvF†H˜ò¡×©
³öêwÔ\
�g�pE°’ë. âjªˆ�e°Â”ã „‘¢ƒuN
‰�ÿß}p>ĘN@äZÖ8¡LÏ#¾$©´uKƒþg§’-û£zÂó¤ŠFâ|´F.ÑùR±œ¹¦nyÕLׄÆ:ãÄâ‚
>‰¬)XI
H8dàÒžl™²†Œ�­*pÍkºTýã	Ž>Ž6úä«–£T]J5IµŠ#yù¸½`æiŠ²·ç�Ú#Ñ�Ì:
”ÃPÑO„ 0’РH¦2¾»×è3€ó£>k˳‘ÄjF„È|cÆrrn¤®Èä Ï74z)þ�¨çŽ‹Z‹B4öIíÄ®*J'öüºüÖøôóÔŸN½s^çwwèF¡éãª(‘P©@’ yÔeðÏ'/ø,ôÜß?ßᚈa\j£Pê÷é·�j8q«¿ý_|9ÌuÙ`<
Ç8QÇûà|È%„(q(H6ôÙÏöu¶^ASÒ(î­8b˜çxvQ-mž†}Û49ÇШàÀž¢	b-ʉs™ÌÌ£7V³Ãû!®5)Á,Mãâý¯gÇùŒûg$|¾2´Í½èFŃ�(
ÿW^õI€>d“JõÌ÷½gMÏŠ-¶AYO�È©½VÒáškY×UpÜ£Jéó—bSS�ùS�¯¥F0Ô¢œÓ®R¦Oëêߺæö�¤íˆo>y2z6£i§Ý®cì_l(º×öSžï�˜÷zpÜòìÛ;0âI’t%¡Á»Ü¹Çp[µÎ¯Ô2úR¤i¹¬x…%‰ïÁŽÌXåQ·­QK¯qN•G¯V‰e•ßbõÂb}²2œÇõ“ðê˜?>fbnG„¸yR/›Î÷»%ÈG¡ó=(—¨Š¯jýŸÝúBÁÌ:�ÌÈ¥5Íéëã§Î*Ý�H¶�� ìÙ®Í]A4ñíÌ@±ù0üíbóÐ9Ò,ùYTOUAk�îûØ@bû¥¨�+Ø@ûHî—êÆ /þ¶G¸±/öD‚ûwý¿«©àǽ9æælµi«““ÕòÉ¡^qmÈï˜PÛ÷ó¬ÅÌZVâÅ/ah<ç¦ÂóùÕØ®f#ÀKý7+ùׄ…#É¢Ö—òsÙèQ*Iv
AÕ3Iëã"MéôÏL§X%Q
K’µ¹d´$¯?Ãñ>=9bL}Ô^M:÷óN¾ž1~�p·ÈÁöìÏ÷:¡ÿŽìçåë¶Ûg²×öäáŠ)X#ív¤ÛžŠ§­mÖЪR+Õ[Ò¹¬Z®¹4\ª†®÷úÓa¼Ië¬lÖP>H6�"jˆåæù18KöÁñ<®(ºZBïCu(°îqtÎß©ÐáïqœyIáÅÂi…ì�”TÈ‹À€ï)Ó!ÕÍÕ»wPL1¦'«
,Gê·õäÛ—CX
€“)ô„£„ I²qˆ%Ô%%K(L	Œ88èÓ§Öàí�!380208ÈU3Ì
@βebT´ba a$2„Ê̯î°!¦
ÓŽŒ¸…‰Œà ã(ãÉ¡@)2&0!Œ£‰0Âa,J~û(®:pÂ&CRÇ°q�0�ƒ&J$À†2.ä€jĆ*„&DÓ(c˜a†@a„a0±A„)„LÌâN30
"ö•OgŽ?t„SŠÇîHœÂÃÐ}$éaÿháп\9S��db`2@µ¬BYKO¹•ÏõI�'Ÿ7óÃãî}^_ÏíÑ£F�7½–Ydš4h®_ÖÙÛ;ï¾xÚð�æO¹ýpsÌïr:Ô¹]‹8vú“Æq“+(œ>Qû�V3�*/\¥¸Rd!2dšžýôZªôû¿§Ý·O/_]´~G�6N‡÷ϵ�ö›¨üŒMÀÓœ\¯»_¯ñ£á�¬tïä¶ø¶�6D�IT´
ALKwwf‚¨Zh(GÏ1i:uÀÏ—±£¿‘2Mø
@4�+_4²–[³Ÿ¦}ßè;‚'U¯¿IÁÁl4–FB »ý?Íô)v¹€ßm›j  'A³f®lµÍÑm}<ø=7¨x©N%úœýyCË1¾ú0Ãi,T©Q:§¦‡ìH»�{Ó
—ÚÝIêt,¦Æ†VEQ•
$>—
šMõ	·Ë6èñ“E9¸·Gø£íËÆ(w–ÅJj92ABqDÒ‡B,wÇÊ+[üÒ÷Ÿ×ßLQÎã±)&šï’Rßëhúí÷qÃðÞò¹¾Z%nx;°†.ž-æb4ÿÁTšü‡åŸÑÆzOpük™
7N„’Ô™Ìm¦,g¢Aâɚ̵xÿm禣m>YÍǨ”Ô¶¼©ÔÐ1ö~¹9ÈrÈ×#?\GJó�Ö´GbcÈk”û¤Ã C@q
„1É«{2àŽKþ«]˜’Ÿƒ¢j€:ó‹ %0¹%5%Þ`
€”›Ö!EÏò}ë’ægiÜ™‹øi*Ì=àh„£–%¢A0é“çk÷b¿wçÖ
õ'ÛTëŒ+êÕbÐÂ9ÁLf	I¶­s–Úˆü×€OñHA&3ÑÓ€é	ÇBdÂg	qÇúYÀ†`™´Øc8ýß°QŽÙ˜Ù8äã…�tƒ	4Î3XÈ80bãšt]Þ"wãPHÞ?‡�ïò>g—¤ÅA!FQ>h%§º�­‚š
òÀå÷mÂJKœá ¿Ý£òÇý&)!§_Ç禉†T:Ñ5KÁ„|ýWû­§�WâóÄð>GÛq¤çþ�|ÛÍyE|$æR•
UeDó3ZÜ‹Öæûü9xíXúú»y½Ôœ1£û5Òß—O*ªÛ�ñþ°ÏûãJøP48¶?©r‹}ñ¶2û¨«
zmþ×ãv§ag異æÕkY““Í6Ækø¾ÙËíZ¨þž|<º#Êz­þ8ëëy8Os½Íûö¸ê£s”m¿,.ó Œ‚b"ys áËØP‘óûü¾xAÖm3õÀµg¦"·‘ƒEjר�F9½ÏÀoJy–¹0k÷>ŸÓ½Ò�! ˜¶R[_z\Õ!XØÜ5'õ±GdÝEMš`L FÜ°ï¢^›
Á`ÍíÏÉøm\g—ý9ëkº§^‘4D�XrZ·’TG«›}_$àÿ„d… ™(%nT52}¢�voÉN¾”‚š{Ï«¿
.Hl€˜uIA’¨Šš�(ˆ
J­ë(É]f'ÿLÁ
ËÌó*�žÆsã×íðs£†Ð*µ!ìôvþòMCz�åaþÐ-^Þ~�F0ÌVˆvÖ÷ãôGˆËSÈ¥	Ï55C±cË9Ö¢˜¤é:¶õL1ÿMHv]sþ³~¼]rröîÎ¥¥È+ñ²º–zg+
¤Ö‚S¡Èl¦¡Þš°ƒªó¼Yö8Ù?ñÿÇçFž-£Ï˜Ÿzüö†�F†Ìjæv	Gçdf‰š
‚‰TÚ�BʃÞô,-;ábœ•�ø^	,uå­9LÂö£Á²³/G•¾鶙 nˆ¿"ž�ã†Þe‡Ö¸ÿpØ¿ð|Á…Ξ“¡:tà‡K«2~ª_5ÑR=Né¢$Lá)ÿO§Y:7ãúsºÓGxs¸å\¶›wá;¥ÓÍ'Ð:
ZúÀІL…"q’EÇ姇žO–i6ûlϦå˜Ú¥uÿ]&¡nu‘LˆÉrþkulÓ“d.á?Œo}Ü—ò¿ëãô|·Ç:×û¤ñÈ¨r5Τ1¦Ý%Û¹,"�÷²ÜSUPИ–Ùø¾ÁC×Me	±·©ÙØz'Õ9©Ur6ºÒ‚:/ò{T¼½±
æD²Ú‚°¶À’ÚØÆÁ€?
Ç_ðvüßËþvˆ�«Â°ÔºÀeUò÷ŽGLæ�‰±¸$ƒNÓ¨fƒ�_ƒlwõª<ð»Ñ’|åmÍa
V¿$ õ…fz«;¡F¬ÄV„
Ê:¦eÁ·H–™‰¶6Ö^�”ËßËéàý¸�èû˜�Ô¾D¨‡v$‹|e‰&ŒsáÔž‰MÚ*@b4
o>Ì
ÙŸEÏöÏ5L
­pç-\1øcZ{Û2ÑÀõ˜ÚA~ xÀj«ÏuLÿv•h«þ¥j=ïtÙ—ßW'¿øF‡µP3ü äW´(èuœg>nþ•³t:Å­íås(ª·2Ö®Ñ6žÝM—ãV¥tE–piFèºÕkÞñ–¹?©ÚühpÔj¯ß|ÈDÊ]ÓÌý}œlW~_§A9“wwß•¥ y)ü®bÜ2|¾5gXo-öÒg×xý“”5ƒÂk[ÐtŸãŒ¬)ãµo¯¥Yƒ7ÓÄðç®#ŽeóÿUzËìÌKžç©�ÏÏÉzéÞØòL3ïZéË©;Ô‘ß'nöDê‰N¡IŠ±vW"Ň*v8³Å±¦vÓósñOÇûˆþßgÙßÓÞ¾Zí4GÕZ,íeÄ«&6;Á­B«„KBaÄÄ1öí	ÕãNÇ	³Qì’¿Ü÷„%Ï>è¯kØ¡ŸÓ³‡z)kÿê{Kãp¡ÜÝÌ̾¹÷Õyb™�Ü?ŒûUqéÜ�~¹“wæËš£¥òvu+ϯÑU•yÁì‰ôW‰xâ#—Fv‡>m}‘JzaIõg­Øw­Ö×#"]°oMjž+z'ÉtDaQ…a�EVFdFEHe”IKIH}¨?‰ªw�’XdE1fQdÁƒ�UTDe©ÄÌŸ0(ˆÔY…æxvN•4«ÅïPöEë%ü`w¨YãË¥FàÉÍÛøÞçN8Ü� 74ÿ7Ú×—®"ŒövÕQ¬q;ÅIJD‘…ð÷¾ÓÖGßê¶
{‡ÇâÛGJù¯ˆ­ì̹k§ë‡ØæѲnrÒÍ5+‡ÉÄ*_%3ì|ýUPý¯ê…´wQbÁõu9ÒÍåÝöRꮪŸïo�—7ŒoŸK•ò�×NoÛîßùæ{~óv­Zí]³É®¶Àô@È•	PbéøCË梉ôáŵ(4Hš¨)<4T‰%«ÝqÎxûrçBÕbþœu¿É®dþK) •ZVqz$œ€sª	L´ý_ÛœýÞ©æ¥z‰…íǩñ±zŠÐVgoÉ=Þφü;3âùf‡í߶ãŽì¹ä@ø@”£B(P�JÐ¥-!4 À(ˆvE_ò!ñ@]°è3~Ê×
„‘ÎH÷œÇa`
uDQ1‚‰”¢…˜*Š�®´ù¿‡¬®Ì�H«1)
Ñ@T$Á�Ž˜b-ãC÷v6;ð”>q�O);ƒ‚0?¯r)@­ ””ˆ- ký‘ˆ¨ ¤ü°[]?
	Pÿ'§á~»üó&Ü”+”KSúì(È`„@ÝŒîJú¹pW99¯Úû%ÿ7IY;M
?Ù³»y±ë—Õ=o_£TT!!&!4FöO“ADÄ
|`?Ê@>?K|gd@
?6×ËÈäìl¦_
Üì"²¢^Ðb¨“™P(%½N}ÐÛªøn(˜÷C·äßBǯêøóMÕ5²$
$úT¢,~’ËŽÃÉïîxÜ?épg/`]RÈ<Ê�O·Ä
ÿ‰=/ë‘s-¬9Bé¾½n…Á¢\|TeDA°+"B§	ÀÙ12àáY%”jªDY2Ä"3uDƒOc(™Š0ŽE¸Bq*Ì7™5®Snˆ­¥Äc¹W)”Ö%Æ€ã#A⌀ Ûõ#ÄUžô;@xuy)¨ãûòu‰$ÓÕÝ~žZ÷îïôüÈ`K•{té¹³-H€µ•)¿ðèy~Ÿ/„‘#ø¢a»ü^}3¦¼gî$Ã
¨i
„šÚ–ˬàþŠ?S·zXÿg£ÈME	µ]ùÀp¾yË»vµ6o_ø7þ×"}£™É3Š“("ѬýÃXô×Ö4âœ*8²{9LJ'«+?ëeľ\Ê'5t0a—¾g
0f&n.©í"
éäAçÖÀOù1‰Öž¥õð?¢¡Î¢h
[¶(£“ÂåFH£Õ²ÐÐj7ÿ$p*‚ªàñªÆÄb>�²-p¹[ÏŒæM‘9†6jBi©RG„·ü<M3ÓžØä€ååI�•
+ãr›-lÚ—–�´þ®Éí	œ%¿œíQÎ;·�ET›™I%µ8÷œ0î>v³¿dìE”ðu}»�wÍãö¥f þ>¼‰ÑA¦c‘Ÿ¥4&„ØÃ6ŸJÛÒÄ—( x)ÏQCL•
j‚…¢@~®{dx~o¯¡C^¹]Ö^÷Ž‚3¤RÜŒöDO~ŸíA]ÇÃ�u�Ýä6 àY}˜Q�«ßÞz	�F£HùtÒTäz&eï¯OŸWEg󳲚i¦šh¢‹µiìõÅãÁ¼ªž¸¸_/÷yŸ�…våê��Go¨¤â…ûÓ½e;sÄ?>|6o^­'jè¶êósfUÂÄÊ=^UfqüŸ¢v}ûÓÉO‹øî÷Qo†󿬬S†¥ezš…Þ§æê5šõÔëìò�Ãâã†^nª
œÔPbž¼‰†­ZY½Qsž�YùÔÏc‰ �ùAZ+éú¿Ãí=$9öâ>ó´$G¾ýͨwtýOšfË
ÂĤŸlíŸìßíä±Þ”¸Û–ÖÚ˜½ë{•WT´öéOˆ¾e8i�lþQQ
ûÿÖgãP?zæe¨äØ~\Så ß
ü�hØìk˜‚*"ŒP.Tá#ì&E3�›ôôÉþ˜wt$ÅÀOy­GiÐzq<5Ò%[ZÏÉ:ÓDJÄF»Z7éúéö¡ÕFaå®âŽ‹1·i*ŽíwØ…ËlÒ–
þ“q¸hûˆóM¿6гLÉ$	$b¼^ÍE‘‹LÀ‘F{šˆÈoœ
K˜Ã)‡ìËN&{Mo†ÃôÁ¼¹¦"“¤êú¨wî$#‰`§¯™€´D’ÙŽ0#T&ûÕR	‰”ï±�"”ütkÛG¬Ãß‚^Ãì�hK-©Xþ|�X—�þì~âàHÄ@K>eâ§Æ
¤Ž ZPÊÃó»vBcAö9ü¿/äý^ÌDÖ+A{×ØÑüUdŽùÒç}ªž¯¯5²¢ï€L"‡ÀPø
(¨ySÞÀÅC¹È(ÇhÅÉ[ß
Ã’ù•./ÞI8>P&
x¹£çw5¨üÄ:âF?Vta¥€Õµø	ó"܈B×x¾d\éiÅÀç(b8
%ŸÖƒ“fk|«pÜZjج¬-ÅÉ.¯´_b"ȦÄQ}æ
qý�vÖ‡ƒYˆCeõ+�²î½é^föu¿¢ùÖ-‰V%„ƒЂó‹…xACñêcz5å¡Y’WQv#ë™;ç£íÎ�°^Ɉ~�c„>
Z	Bk�¡Ëûèfš’o׈®ÐÃY¡ð‹?�á0OŸóg5w{£íÛƒÐ
Çmb~[ê„{ä`æ×äjŒL�\‹ä4©OMT©@(¢’(Ǻ„±ýJ¥§š…¤îÁ£%…¶
]ø}Yܶ£�>qqþÛ|ÛE̲÷'̸�²�cubR$ RµˆYOÊ°â*�¬«ø¦tÌ)¯áÜñÿ£w·ÁÄsF‡¹Cðü582qúÂÂY¸¯ú*ËÆq mgø#�“’	ÏüxÏõÔNÜoлPÔ*�Òñ½=?«K’¬½pòøkÅ�˜jSƒÿ‰ü2'óU5dRíĪ‡øšü—ÕÜdwÅßO'Â܇r{É¢IëóUUY˜,•›ÈŽ'¹9ÈiœL¢•~ueŒâÉ?Å¡bþT¿UÒ¥RIe×TüÞ8’ÛMª‰õ¼z<Å�6šG„KU•éûäÏ©|»Ìõ8C/*á}Üòׂq\ìSC�{Qc))åߌ
òJZ2{ûn GÊ ¾r*ˆ†€êG™Æ¶‚þùÛ0ÆZ˜!"„†° 0%¤BF¥‚Ê€TYð‡9ѯÑ
5þp«_ù×7ölá?Ñ}iV�Ì2˜ÿ—õY'ÇÊ¢†tý=?»Ös*O4“õ¨­¼;%¯Ì÷Ê.”ÿ9½ÌÞOÇyÕÏòΠɱoJø|>®Î¬ä¹±-bŒv(­Cš‘ôQæb>£;'üG«"µQ3F6>Ðìòy:¯JI8Ç`èÏ,=¼ˆw+sä
9L³…„¦—…‘¹ìT}•|œÝ]š9;«ž}—Ë?퉳V¼[®ß…/
<ÔOß済m |Öf5–EO×£òÇÍ
?Ï­Ðøé(­ms9m%DdGp»ju¥u”~¹æJ0£øM"j=œBYîu¶Ttâ‰Sñ¹I%))Ö¬/êÃ"(!¨H"Q“F8B~¿»š#Ãì}«ÄHÀd‰@æLGØë¯ÌÈÞ}¶´DÎ×ù@ÊK—+7?ôr?ÂŒL
þ}ü«ßVjï)¢‘GàE¬ú}ó‰ó˜KÕS�ê`øa×¢‹ç4 ÿ\Àh£ƒQæÞvѤKk‘•�šÃ¶&¨ÁË�~§û½„_ÊþÒ7ÐL”×Û¥깷õÁ†gðLâ4¢ª¡@Çk9+
Gqwl阓ùô�1�dé‡Ù8¡„BT9è;¢ê:—ŽD&v°Œ|Ù…Q@W‹·.ØvDth<™¸6;sžˆ�4J…ÿ{_ÃaŽ?I»A²�$:]ñuCÐÿ>�ôÙÑ�JdÔ¡B=&0ˆóàgE<ñ8 Aƒ"¦¾ !›¥Ÿ�‹¯ª
͇¼Š¯0ÿ¢U<²e	tvÒ"99Ä‚‡M3ö.¼=ˆž;n¨Ä¿ÓnZüÓ˜ôð`5—›œ%b™—¿Eÿt Š¥E	XmÍ}¾Dø{wãU5þk¯CÄKŠ†Ôœ\«	,•,QÂX=&ûØ¡ñ­_
(aŒå5¹Öl}Ç°Ã>T“ü&Òòåz|l�½ÆT¯°ÀÖy	à†ýy‹Â]ˆê0m<Î5H~Ü÷¶öJÓ+!rwÀý¼~ÿöUÎ,\Ï�Öܧ–)^Mô~û—�ãE,''R´.RÚ#¬O¢v°e d3”ø©òý”9ËÏë9t˜p(—èÔQd&؇Kó™ãp劜:'#;CÈfQ´�1äÄÂ
iµ¬’tÛQÛlŸOv)Û˜HÈ›²‘ÙØ
Q7¨Ò¶n]C2…Ìî¡í禚o‚#ÔÓûQ‚Š˜çÓ_®áG*w�¦ú–¢ËL
#¼ú£ùÈíØŒ}šÇLQ”´—lSÛóâzÌ<)�	_Òß·óö^.b:Ç(Ãj¡*	ÊH¦D¡ßÉü«�ñÛïokü"~cŽärVÙ8ØöfjW®™P=ú†¿¦,å_S"¢_Fp0ïÒ…KLÝÆŸ²ú( $¼ÿ
8æ
P£ ²ƒnû¬9JìBËØ—½ë]&+ìû©™Í2íW;2|¿ëSÈÝå½ý6ªË;†Ô`¹§ÜC –‰ô¿²�&æøýmåÌÔ÷…Gˆž”EàQ¨ÛŠð•–6<‰¦ÀŽ0¬vz­LRî2R²?°àØ(h„gdEAžÛ\„Ѓ\WåVfåE´Ì-‘‘¼Ì0¬"¦JÙ\$¶¹IZIŽ&$„Þ0J(R)Fƒ‘«¬ÇÉ£GS¢p"d@"[øÁB¶éþoû'ÝzØßùGžø[¶…P‰Oø (;“eP¹fB£
ÈFÚ„!"n1b`äL$��ر䙘šU
Es
Éj¬3ôO榴ð�I¹H2¦`2¼Ä²x”˨XÕŒL®—(+`ÂÙXÉ#Nµ#S	a#p†6•“ ZÚ‹EÕ0t˜J“É#Qý¬ûÌ�¶� Ñòüg¾K²lr`¶Ÿ
@˜•í·PÐŽÏÇW}Ï=ï·±¬µqxÕ\ñ0ƒá8kT`ÉuaŠ^™sŸ^)pfñÒxœ×™H=0…P~RW½º¬Ü�}o
´ßLÛÜ£tÛqJµJ34Þ¥+M®Pô±½T�ad#Tc!l±åËX›•7Ce¬/iÇl/Á¦'Z"|Zu“G2Œ{‡€ôΨŠ¢äT(SºµÇ—ûL6ø
Ãý8=„îˆý´sLãm�Zn܈ƒ¿ÙÂE;1¦��ÉG@Xh`l#oÏŒ¸`ãœÃ+Ë…Á¦¨‘y´0»„
÷ú8ŒÚ5*‡±#§&`Öçêÿ‚³3€uem‡ûÊ:¦óžMãuN¢�‰ŸQDò·ûOÎmú4ÛÌ.4²ý6\}uЦ�ÈbwËô\Ê°U]mBÎd\˜óCL!Ýäc½ë™í¤t(~ÖYîWßž¸„¡7Ê1žoOl¤ÞAž¾_m�þôGžš5ÉnøymH4G¾_o‡ðtÒhLdoÆÏbî�˶›Éø~‘Z•-C¶]
ölûî³=´XÔ
Ž·±h2�ÆN�C=n„e¹ð>SO—ômÖÒOü`áÝ´§-VÊÿ³¾œqÍÉÞLa}å—ÓÞ0£¯­X¸öš‘©I¡m?êÍJ0Òw„Ï7-:¨¦¹Ž2–k Ñ•±çLi»Óš?\)™k©ü¾~X8ÏÖ™×õÜþbXÝ#üŸ‡¥xúˆŸD„¡ÑµTËí57Ò@øŠH¬Q�B“ÐæVp«E3nüÛ°Œþ®…l–¯&§×è‚ÃD2áüÕ^I«i¿]¼Ÿ¾:¨¦7¨ìÙô*~ïÄ:ê%îþœÈ•–¢ƒ¶HŸnÉSòˆç`v¸¿á
5Ó¯þ¹ïF¢ØŽâç!^PéCر;kî†s?7¿F}×ö_�Ý­^½»õ\NV{óñŸ\.¬¼œCfΪ�.{Ýê®Ú2Àèñ‚ýBæÓÏ:etƒÅ«³µÏSf�ók¨k£dY
K`÷?éÛ3nÜ�Òúë))Ík¦[à­#¨bÓ©‘.¥{´5%q4)-½k�Dí\ò&eôׇóƒ�CW:~NØF¥“›WÉÓ§,òR²Â,—mõÜ=Êéü5ÏF¢Sß&Øm›œÍÇ*C–
ê‹u(€À¢sâXTåüÛ6vµ7熴edª£;¤ýºe/7ë|#¿Ïç£a‚ñdñåVW?g(xÓ3#51úñænŽuêÔ-ÕÅÓs·WzY¹Ÿ{Ù„ØØÓïîô¥“Ò*U©�cÝæQêb¤+T<{nª˜N‡êí©ñÖê#F“?KìÔÌ�ùêZºÕrj+WRÙÆÜË�QÉ/M4*ïfÆ#£§ƒÇ¥fvê“]GÓ-O�UÙ†ÿ%VÁ«q‹ÞöÆ‹‰C�ëÅiYÆ÷­VtAä™I+¶²Pæ¤^mÞÚa|BÞË·?ó²Ù¤WKqgh®„Ì­*œ»Vgcë¥aøÐÏþu"h�@/«Wdq>ž�Ú›ŸÞhÀ1ñ!ãìª;¾•Fš@ͽ¥þ Bžµ°™8¢š
=uO7¬‹¼L2(¼pyq÷6€­4’ÃsüGëõ6­¨Ýiœþ$´`l~�ã!×:ÖN_ì–Wí+Äy´°8(*ðÙIÎS¢�¸+«Y³eŽ(è8P0uj¨ÈåRü½þ<ç�½ã^ˆIŽ#\DÐzÿà*âóLÒ¡œj"L§™–¯öÝM¢çý–˜}#ú꦳6µ’ F�ð¥B¬æ%'ÓĪ̑wjQˆ+J"•:m·ÒE¾0ç7c™°Èù¥ºº�^yÔÓÇ9·.ðí8“#¼¬j.$…Sz‹*“…¤Ä~�Sð5wƒ•
`¡ƒÁ”ßgö��Þ*y—ìBÚKU=_\ÜXŸè*ÊQhTW˜þå¾­œ<«lª÷€Àá5z“B®8]ûz¾ 
§™?ÞMSŸp뎉˜iõØ„_c#[1ÀÌLZÌÁÂÆ#‚wÈ}‚ÔÑÄeW–f4gµ™!ÿRf¢iÑ ’D‭ùê‰,[j5l!™Ÿ×àSö:q<…Ï»Èâ}AòêÏý¬‚¹¬Ý-f¿i069qƆu†_-:â$±uÙ“Üòù{üS¾,$&Jˆ
* ª¯V`Ò…1’¸gÇ‹�º¢©i¤¥¤)�©2p((¡ ª*�¬ Æ”¥R‚
ª&BÈ£P±‹QÝ„å,Pà³ì&¯³øž
s!³R– ݬì/Ö„"­²¢(w¿§§\CüÝOåõê½_\úšÑÌ]Ûÿ
¼µšŠ¼,*e�¢¢uan³==ç'äN?ê€ë?C3­0ì׆™ª‹sï°ÕJ?™Üýk'yÜœÚýðØL(Iý3-gçµ2ÎZt——ꣷsÕ»1¶îaëÜ4ÌÎÙqžÀ¢�Êþâ†B`_
“çg«Ò˜�)RLx§¤¢F{1ו9%¹t•	j‰ƒ^‰'�–3m4¹žŽN<�ú9]¥!ü“„¾² µ\�•iwÆÖ8~‘L¾@>‘
Šz¦“ÂÉÇù‚^ùJFƒ¢OEœY-A”΃-ûpT›n76ä8^Ó†Ðd8z¡�üâ“ð:HmÔg
¯w^øg_(z½J²K&%^$Â�L\€/�9ûÑ�ZŠžS@ˆò0aS±ñJBº&&q‚5+öò¸r
ÞÃÒ=Ȩ*yÞ¤Ó‹JH (ÃêûO£}5¶p&˜¬0Ã(•~É÷vÔ�~fÁx™Ø²‰Ç?‰4/( (¦ae@ÈÉ�Õ¿¸`J„ÝUIU¢Õ²ó¨¦XURŸ…8yaWô7ô|OŽõ»hÓê"ÙÄžÆ|Ñ–™chàr…Tx-@fSk°lyF-ç']-8\ëÈäÅñ€¢½dS㮤I>qOfˆ—©R1�AÆo/e1š©�à'^vwg¸ƒÈ/»´éù=+Ö{iâ«Î™¯ð�š@ñZ¤Èd¢*!öå`¦îˆQ§ž¢¯ßÎÓ`›À¯xï?ABבÿ­#�Œ8‘QÆ¥`+,?é.Näû»Y\�¶“™jyºÊøÐÑáT ùw‡¿¥�®ºí̉9Ó�êL©B¢ÔM,Q1 CRp"ŽkØ`Ò)übð J¿ý@ì}]¸ú
V�´í}ÎÖgjÜã2d”$ÑYÏùgÒR�±R�DÞp¦/ÍЭƒ�
1E²f{Ne&oXV|ïs‘4 
�¯CÑÞ¿>#.?·ÍÝ'°Éa }"ò…ˆáAÊË]¸Ï–œ_1Øó.“„±.ŒŠ-hfQDYµÆ‚ÝšmöØŒí‚ø)×û,ôé Óܨ†u¦ÚøÜ Zè9QQÔº™ß›S4³À¹C…©Ek™H	Z¢²²•ˆ�°®îÑ›QËúÇÙø6¯"Ì'Ñ÷}>§É~Y¼‡œ3{»‡ ·ŽÑi“�ǤI³1p·#ï±<•£Ö&ñOPîI½ã%ÊÈ*b2)‰#ðŽhàоél‹L€·�7	
[’º©0%
þž¼°þ¸bXÙNöÓV
ˆ@àvm³Ž¬G¥9Ø~OãS$$zÜt}
G’¹šŠË”¯ àŠ³ÿ-–7?>ÿ~élûyÿOgýöƒ~~:78Y/¾B¿žÈp]ªOŽÀb…Œ÷QÆlç!5Däæfg¨Æ,ä$€ö ”½ÿϬžáW	#çqö³ût¼œéá°ª�ª²þž~ÿ(ón½Ç]ýÐ\ùþ}'kº#åß:Ê`…#Ïe¼gH¸b®èRNbÊk©n$S!H ã…gM÷ã¦þ~¯ÓZùoÇ*{¹½DÇe¨”•>gÅwTĸ6¢&ZYYéá^xìOŠ8ÐW�Í¿ž)v5Ï"Îvê4B¸IKi k²ë PùPÎäîÈ™EìŠï¿„xô�>áŠü¹==•Ä©Œk�f%Êðò¾sÏJe
²t9§™XÚ':¨’$yFEÁø-iÃ
˜Þ8tsgG—íŽÝåpCRRÀȵ(é]¸C5ðµùCuu›µ�M:k"×-�ÚJK=—1EÄ,|â6+¿íà­¶öu|w³¦¿¨ü…P4‚�¶æE)z“rm�BOdè6¥×`ª¶%9øÖ$‹µóèÏLs®›nÅðgðÌn^nÃ\¨qKŠôUÛ†Ã^7�)MËE®à»]ü®Þ:þY‰Ñª1€ò#âsLÐËÏÚ^_E·ò³šåžú¶.Ó"úsð㘾÷hÑ¢ž(Êvs›@”jÉQèçHÓÇ<ÁÄl8`9S5�¥´¦˜c6Ù˜DÛ…8bóVÃ’¦¸Ý§AIžzðL))§D;W"üünÚø^j'Ím--cß‘†�’qâ\�HjžÔaB“)6”a+€¯®—=Y˜Ýœ5ª²s¨¨†±¸ŠFYQÉXDŒ(ÁÊØ9Y–ij£�¸ó?zÅYwiÀ –Â&{nÞb¹¨µÛ²Ö$è’gÂÚªœ¤"ñaŠëëBܣъ"•�p²ÙªûYšÞt×Y€^dj®ôØ@Øä±ûsåQ›3†Ø\:9cƾ�½úuÛ«¢²¸S2�Õ)XQ¨Žû%.šÕè¿uWÚ¹.ú7ç0³u�8(«™-´©?n³(,vµ¥1·K çraÈ×ð.(„Œ3=¦è¬b�Z0É¡µæösðçS¢Rðl;6„±ªjlc×~1{ìGáè?ªˆú2~ÞbéñÕcëY+¬Øä]çS"œd†b�DÜM
à™žµÀÕ‰N§“fUž‰m‡[ˆL\`fXUH0Ê5KhŠ_¿Ô§Í?ï:®/¸OVãÔVòÁEL1¡Ûλe]Ä€h9†(‰¡Uv2oSƒéú:2–$ê’3M[Œ�QÈ…À²†µ�÷ð#‰J¡âRM·�ð9ßä&Ã!¨ŒÔ�rÆU¯J›è+ØílÂ’é�4ÖžÆDwÜÄja*_ñ6Ž¢6)‘~Éåö§�åã{»Õ•d¢ä,‡Ìš×bí·Y9%Êñ­UÁ®w¼Îc
¥pÕ3U…©mSLIÉ$*Ó�X­ÆbªHe’Ÿ%ë6ËYu‚'0вc/1‹Y”ˆÉ’âLÍDúzSšƒ3’%Fqèrl�A‚#8+�¤±¡æñYõ4HýJo÷ªÌæŠ1ÈúÙ¦"!þ¨ˆ¿�ª£ÿ
ñ(5óËÔ"xËé±_
ÎœÉÁHRø~–þA7~€Ü^¯/œûzÿyüÕñÒõ?Ú¿Ä™§¡>ã‹€äèêsñRbGŒ'í_ÓÈâQKEzpÃ2&À0ˆˆˆˆˆˆŒÃѮهª7\`ÿªPUU[̪«ä²<05UUU\æUTUÓøw·ý'öëvèAÒGà/òƒÜHFœ;èM‡›Õ‰rü�§“D”BGË	¢·Ár½Ý��vå„qjQÝ*_’‚ ø†Aöüw©ëÚ#K�“ÆH˜1�棶¿V¥öYxÙµZæ
‰hw̲mý¿§ö¡Øt'hnð@ÛÆ!'�$fa1éëÐÆ‘ú3)Bˆs†£�ÉéE  ¢Ä,2E@D�ßÝzÇíÀ³|Ÿ‡NÖÚi¦�á�ÛïÄOGÊ­
÷sE®jàA¹?ž>5ìëOaÕù?Ó|B�D1‰ž(`/ôÚØQD~ƈô�¦;2¡IŒê°÷©>¼œÎtu±[Czs ¨÷'�¥*yÍ—;üe}y”*¹[­ëÖÃ0É-0Ç©ººÞº:؃/K5—…JD3…ÊôU‹ûêÚŸCš,4a%²¿y_¤úÚñ>D˜~ðRýzÏQ@@ðçåã²\Š…ŽM¥èh¡ÈŸ¥?"7ã,ùà‘|‘S!Ô!„ L(îD2%RðÁÄä ¹"&ÉpjCR–œTsDÕ×æ6�HâN!’…_¦D
ì�0¢e)Ô
è€hB¬ER

™U°P$’Õ�$RAIÊZ�•¶¤%h‹˜­‰	e.bBY` „©Q
 
Jd¡P¡’!f"P†Yd	fPXY™ˆdQŒ0䮂üЀ›è¦;$’`Ö”ãb¿”j…4„b
ˆz�~8a‚bGsZÃ~Ì‘ÎTª«_\ÅV<ÌÒ\�ƒ&Ð6…Á€	SP¯CÇpaÛG&
c
%
¤="ñê<ƒýdÑCÞšËG5†‘�0÷g“ÜGµ´,QîAÒaºªª˜ˆ‚}Ÿ¸lß›eÝœhôtÏß¹�âpD&7`¿Ãý`>Á

ÐO+ˆt¢uéòÞÕWÜš­NÍŒ•©±CþUÑ�T±zžR”óů÷ùGê�˜Ö>ãM"ÊèÒ“eÞžŸËðûä~_—i€‰œ°Lœö³Jõõü0~èeê
ð"'Â
ã½B!IÞPX–öE©µ§‹_R:Øœ#Èw¼>-nÚøl{m²HIú´šp­§ûûÕüù•ÙÔxþÞM'Õ	=Ðü#h?L_gͨ0“añ•	òh
H	µûü*çw~ª�ŸÜ	��>Ã$bQH”‡3¸êT¨
UÙ]<Âü,šçÙn÷šŽj¶Îþ�‰ÓÐ;‰„\á¹

Ø<è¿5UÌ¢îe35ø_Xë^¿°ˆ #¸Ç*úˆÌ,((˜/�'ÉBd
Ã' ›Ò);ȃãÈ¿ŠÉmº!&+Ú(cF	Š8½ëñ,Ò©­ª–Ëǚ؀"�U ®þã_ušÎX‰V£ËÔÃî
Ô=?A�j¼O±AÈV©»è<æ2%J†_qôI¿ºÓ$õ™ëŠV'(b"fŠ„3ý‰Íg˜($ká-ïªGû ! "Œ}šfÞÖøÎD¸†>W²RcúÇ!çÁ±4ÚTònDLè·Ö@
Ož(Ì@q3î:À‹Wõ}@\>T¹
™ÈÈÈ­`¨÷FÜó¼~éâ,“Íè–Çf„>Âdx¡Å
â§Ö¥J}j(‰§‹í
içÛ–ehó ~ÀyW¨öT·aûñú§L;fÏ8³Y»ƒÆ
�5‚Arãó†ïÑð}bþéèÈð¼-jØZ/�µãóün§ÐÜ®?´=EË{k£Ù$©³e=¬	…!ë6‚Õ¡B$54 ØX‡ÍŸ:üy–sÎÓ­
‘E°±b�â~óØ­ŸåÛÒÏÔrvæk�ZÜj6NZ¼x±÷2H@ý§3öžNæ?¯·ø(œHŠp"š�
JpÁ³R•':ZKã­<þ¹™WÊÍ(‰f}ýJ(¢ª©Fø7yæ*ÞñÚËrÙÄÊKÆ-¸âÄÞ2Y³âœçïs®NË�¸]ŽŽ�Ÿÿ;׎á
$˜K½eÉÌ<ôoœ¸à{Ç%ND
*]̨ª*(Ã1@QiLʪÁ̪*µŽVŒÌ7×õ§|ûSÉüɈi•�‰ø+ŸÆÞ¾%~¿ˆS—¸ÅÕ‡«ÔOD˜Ïë°(Á´p�ªw¨=¢Ï‹åÓßËNbÈ,WdÞjP
}JÄE”P%®'7qG
¤ŒªO¾5¡LÇè^~$~¯9m,{x‹;R�¾/Éßþ;òq35Ÿ”kÚJ$eLå‡ã0ì~áÁ½žâ$CGÆ{1]‡s(¢6ªøúò÷œŽÙöÒÔ1ŸÏ¶î¦Fo¾‰$‘%äC±/CHmA¨IW[_4žHw±ä‘ÚÙ»l�kBUƒY¸·’ï²!–-Òµ¹‘•
Š"{0È°œ¬UìÀs1
,mbÇÀÄ£qLÀh�ÿUC»qa�CANÉýÎãØqÓãéóñÑî‡â¬ÁûÓh\^�a—/þK'7s¼t)”BCFÀ=û—ß÷Xÿr¼Š{Úù­¦…oM\zOÕ¿®ªªºüDú®¿8ý¾¯î‚5rB
.Wßäe3éç¯qÝ™«»Ú�8OÍN‘z3ÎS¨ÆIs²÷úOÊú¸,@äúSHè&(žpÇpŸsGÜ¢"*«^Éþ{ì|¹ß¯ÇøwÔãÛ¤¢2r"30Jj$`�›è]ó~¿×§4ÌЄu<|V;=_c~÷î÷œ7�þMƒÏ³c—fÓˆ
<Àï±é„S4Ïmšž‚/+Ôcöc/lju‚ž>M¨{ØA8ùMUTr—ߤ2ËIÜŽ÷¨(¡kÊeblÄ¡¹:¹ªolSöN¡p*N¤
ì\ÔÅì©öuéL1ó­©2eYiDYŒ’¼¿>­¤,u‰Üé}4ŸñøàÉøh6¥d$z�QZu%€É¦ÏÇ�½û»©æ�d3:]ýŸ5ét™Òê÷W§ô`ðý2NO€¿—êÐ-Ž-�:Œ‡Î~íø(ĆbJFÂ$3ü;”w¢ã;®×³‡]¥›¼dCáž<æSæ–ä$4ÚÆdO@Ds×C éßüE‚гòVE|
Ø[Ëë“GŸIíЯ»$Ç´?¨}ÄBÀ‚¿]¼/JõãóÛ`
ߨ¾žó²º)ù÷Ÿ7ûÍ$¼Þø}êóÒçä�4\:ÖrgîÇ䌨Žã"Cî@Ç?ÚÊ̲(\
™_ÛLC熴î=�‘gÍÃàR¤{Œ‰�|[Ìä´žø±Ö0¨¬‰ØFÖ?\K0H€v:C”'yŸ;”)¼Q£
H¿šYp¾�ÐòD€¼àªh=Û}°†pòààÚÿrFìL
¸û`¾Q¿éfkû+‹µJQ
õVµýJúØ�jM4¥‰¬Mn¨§��ˆ�mÇ%P´ƒ7H8œq0²lÇ0:”QÿOçñÞÐÈDܨ�äyNbép£SÉ:Ëžäü3ùÖ
_X®äö-rahÊzKTaâ=æÀùß\üFχ!Ýâ$÷bò�°ÈLç“Û	ºôÒmsJæ–Q¢*™úo"^½�aYÖ‚ßFGòÇRXõJI!²&’4P;ÆD—k#v‘r*¦n½>øN¹^eIRTä™N¢.¸&.4ÑF£bkéäí$(ðmÃ�F…¤vg¼�&Šß%ºëÆI**
™%¤)¾÷X¿HpòߪQG`È2]“²y×ЧbüRÁŽ…‘Ä(°zH¸[€5'¤@6áP”£Ö<Ú˜©B{Ǽ
X8ìÒÇsŠ¥ù¦½SâKÝ9kÖ­ëoZÏe¸¢”®¡ÏÇE}Š¶Qm,‰UÒ´–×d§ðV¥€Ú/•�\!E>í¶M|Ù˜+¿¹Žé�	�¦ÙùãV¯~�è„ì{ÛÑYzãÀ	�f>™§ÙdÍM5Iž£&ºÑ�ñášWÑìúUïáš·xhø*&Ö«i­ç¢É·
˜å’”*H´—!D�âïzè~ÈUüÓ�ТBO{`¢½cê¿Îl+‘›çÝ(Z"’	ëƶ„KðÖÉhx&~ê/'Ìr¢!íîÄÄåaýžߟŒ†ÏÒãB^Û½t…ÔºÍB}ƒÝ¤DÔª<à”'Ï:O5@Ò©òX¯rw>ôP�rZźÁöÖ�n-Åû‘~õl/oÂ…ëªuQÃbƒÂ!(¦ƒ§1…,ù�·„*³ÃÍYõÖåékç*ù¥@¨@�5~žõ8qúbz°¡³DÕgß-¹þggÄ÷¡þB|{Êdh&þÂLºÁö ÔÄPÜgãšÕ¦bÁjR†©
Œˆf÷R¦ëŸÆ	‘É@д‚þ¹x¢{CQÄùO·´»ìsÓ6%¿'µ•#ƒË&¼™8oçô'ž
!AU;CÈŒ¦¾aÕË’¤“·W¤°?]FÃÃY5ûo”´€P2$¦–r<÷®P!2§ÛêyJ¢$„*œµV%!ùEÚ/˱
¸u½ÖÿW~Ôt'z=\ž•þIcÕÀA¬0ÞD‘n

9×ålàR9‹…yßYeè R®PÚÒ3;¥�8P,·5;¹Ï_±Ó—÷iÏܯrf/Ð!ƒ¶P»ZK_W_¸�kp„ÚIœá�…UUUUEùÏ#FûøÓFÐߘísLÅ$z¤ñ#L·ðVøà:³CúhN_§–8Þ©ÎØÞJwýõÏñËý·ŠÂE_`"“üÒãƆ×í@ ú¬OÎUO´úô;䢟ÐîíîCòõu©ÛúØsž¿¾G�‡ƒÿl!n‹GZ‰õÃÜ«tpTeÜIà½eíø8}yÀK—ƒMÎUv¾×¼c{³Gf@ä�WÛÎxôá®*¨æÊÌÆä’I#mýƒ­üž~º~¥×¢a@:U‰¥¦H	�i†17ÝàîïÃÐöØ!‘öhvži0q¾;)Æx+hµÅ–Ùcøý}¯íÔõj_Mpª3‹i8µµ”µ“nä©Ô+HÝ �Dõ¶¡ë¯é˜moïÄÖðŠHKo[ü<›àÊø¦¼ó#]^†³Œ”íä<*oà"‡ey9�Ô0–Š?óÅ%éZ—bz½î,ÞoÈ}Z%Ìü÷â�
Uwæf‹Êâ(lØ6ûHKÎÕGqÑqìW¨ë0( LÄT‡á×ÖC;Ì3°(ÉòÖWû,0´Ø}
ìÑ9j²¸²iD 2Šç$6æaÞ†¦ÆÝÆÏuŽEªüB�V¤4Æ¢æÍŒb®d¬�}É)åòØUuÿ#麕ƒ2uü%}Ñ |¯Pª´u×ÏSˆJkº æÖbH궯ÇEõG]c’ªØqEæ|å[�p×.n°éŽhðÆ›O¥ûµpá7L¥H¤Tƒ²{ø>¨6S•SmìMÝûFòF�¹×[{ysÑu¬¿·à›+¸¢´Í³¬ím1‰Ìô&ÝÈ0d)ºÙÕv}~�üÙõ­Pnháñžünd}dÂ2y9Ÿ»â\#´lð¯ë¯N):´£a¦¨ÏN9N½$]ý$ŸŒ 7xö—éU«q4EžÃ<1tC×ò½]4}Lã
B„—»D340 ­êRv®jGUsÛGvTÌ ¤±î}véAD®?Sz…⊥*%Ÿ£;5ÈF"‡9§öÂ=ÑdQ…¹�£™
,Öú×Ê­‘ûõÑ#xŒÀŠ(â“Q»Ö>AXF#úæÌiÞ¯A6Ï9û]TˆÇ
¹ž˜U¦­T –MØΆ벙UkÇU‡©û#}l×ú†
¯±ÿ �<²ØÕ!oòÃû ¬ÌPžpø•·ãfbƒ„õA£S½M¤†Â®*‹Å?Œ5Т¥ôÀæúKº¸¾œPÑTÎÛWI2=4gYøÛ&ÔÆ9¬ZÂÇŽ)V^g/@Ê9閖Ѹî=
 ½í¦Za¹—Ù£O¿
$:߇
ô
¹bõrÌ1	kÏ>kéÛ+Ã"ÜiKèÆÈ�NÞèÑó! ™ì-.)J‚µß~»à\³N÷󖕘&›ËÓÈÄ
†ÒzÏÞA±ú}7ßÈÎ<ᨆÛÁàÝÜê)Nß³ªÒˆ…{ÆñÙ$�ÒûŸ»&kXSr¼²K]�¥¢]дHÃÏóŽm%ù:<Îþ5OP�RúfËs-ØíXYd*ÜÍeë·£†¸´E7"ï¡ÐãÖ3+¦½-[M.Á£÷}rª¬~Ì㊙‰Àe`é�Š—EÙóÉ~_6>Ήèi{LßÊ0,�£ÏïôÝHØk%aIÃGøaII~3´þ¾1ò,ÏÍ(sƒ?a{÷s˜ñ�Ï(’=“ CÎI#yî¥:6ŽªëÓ¨é\Æ€`M3Èzs:�®±ëëøéîW¯Ô©·2Ú¾|åþ÷ö17NÐÚ]<=ãg4ëÍ>’px”;Â/+ü5ÞŽ™Üdªªª‹«`ÎPÌ"2mDå\þ'óÜÎÍ÷æÞ½´Iv¶«G9ª„ÝJ@1Õӟׅ{4#ì’UEœ®¦çSØ~FÑ=õ*épRà*2¨úÕœ*¥#Á†>,2›ìU™v_G¨D9¬Hÿ7rön9–Xð ¥Øª\TˆbAGQ.úÎøuðAßAÐPJ‚ŠÕûÊÉ_žWS
ia”£O\}?Ó5TOÌYcÏ%½dûÔ‚S¿P¹uF]â5õCüÎüÄGdäìþ0Lž2
Eš£ñ†ŒÞN5´¾Z�à à˜D'û
ÇlEeÖ»†	’Øy°ì�"”7Ê|^)òxášY!!1,’¾TFOî?U�¨+Åú�»ðd·¾­&SrÞþàpW>‚pî�$›t´gâÍvØÃø’•ÆÈ1ŽGÐt¬CE„
ˆˆ2P�2eXìh�Ø'B	öCáŠD̃IëC.㯦2ùç!sIúŠX“̲`œ~ž¹8Í«MÓù/ùLÎ*wk‹¤ÃßèüP¢çr«°Û€øA¸WÍ8k"Oëô¤\¦Hæ3Ø?ͤê6ÑOjµ7ì¤ûHýæo:?Ü‘®1»rKÏ"�LúÂÎ(jL°Ö³¡VðpŠ§Ó¥‘†qŸ¹ËNšTÌÌS¹¶”Y† äÍ*£ú 7ÜCsêÑ2’wåýÓP”.+Î:YÎúbò
ÈíB¬q«Éé&n–?²™3@ìVWõ±yÞ�¹tHª_EÑ}OÄ–¤€é¿5;llL¤÷²+ZžW‘š¹øÏ^P¥¨0,ÃŽ#ÅDïPV¦øTFãcÁ(ˆx™À&µ…Ÿ÷	açFðÐ[Dל…%9ÏUo¨ÍS»UVîU[ê.ªðÁÜ}Œ@°ÓÁôUBË””s$¾pJ²X=2ƒ’ÔçÊàh‡˜oŽ³^mò¸YÁ`ÓMZï_áýÁ¼ƒ{gèæz#«F+­îX"ìÃDN—cùm“Ÿb6&ù=2øŠª£“
3îžÝ÷n½“ûuèÈú:–‹¹àËÁ#ÈÝ7·¯��
?Î<Ç þØÕg”'ž¿^â%´_뮯\þÑó?ÞòçkE²Ê"(FÈÐóŒhœä?—&�^|ã'#Þ÷Û”�Ð’}òÑ*-$Dà
fýÍ]CT�Ö¿Êß�Ý—g‚bJ8¦áÏÖjÙsÏR„ìSgõáLúê$‚…xú–¦ݦo�§„GŸ"žº©Ä¹Ñ¹•‰jÛÏ<4Ò’ÆÓÌá¯ÈMøí`Áï›ã¸ý)¬Dý	@¢J%$‚(‘&*˜¨¤âTõ~î¾_oåçÃÄ}PÌCKýÃbˆÙØz9„G‚¬é=5Ÿ­t‡Ûß5‚žä­�•ÊöAš¹*´Å8§YÖÇÅæB­­œ®‡úxíüeXñ1ÒùÎL¶mó¬å�LF�Tÿ8Õ¢óöÔú
Ã9teqBÕýìôÐÙ;/‰9¼­g9«ùèùKZ©Z~óà‚¿š¦
Pé1éñÑ
*1J’òô»d³
�ò|§iåw®÷õ
¨å-+ÝRO¶›Ü¢½gµ,T¾ÚÿQ¶Ió’
¿�3õ8yO€V±F2©Ï_ñ@ƒs‰åˆUù³+)X«Ôv‚n/ùå
Ц£{C%x‰h�¢½Oëe[n)¨ZEâ±kdöÒb­ªwop›@v
®çÕ`¾FDE:�6¨fü1ªp%cbæ9ÒÃPÕZõ#V¡à�œ»lûœ ¾H«̺ÅÇéò&qèp7±»o›1¸½.M¸ß?‡{ïî23©CêØèRÈÿR~�´«?Ý»¨Jóµhðàè^/#“8-ª«�‘˧J=æ
@šHfýɾ:Ÿ@åö)ùÚ¾ïðþ¾ž§£¯~ÿ«ÄÞ(=B+jFÔYôèœ{®«Äøn‡ÿRX–jrOÒøöhèŒA©0Ö«ó¹_ãø¬XÛ'úÏ´ÀÑK¬·rÀŽÎ™ÈñXó¼�½3OY’rÀòAè*x‘ª�‚Ž• ¸§o6ê
*™á‰U*ùPÖ.Å(�ò+jòƒ¼/é¼³øwBÅi3e„|ƒœžõäpžNZšÃ(G¿i¨چK›Õå-’bäшöê<6ðû— ;MhMŸ–f¾«2?Œ7HäÀhM5ÂÓ	±“‡2vÂÁ®x)öO˜ÕñÜàwÊÕcσ8ücp�‹ÑtÏâÒ’O qAN›ÉNª"]q¬daQÂg=CÌÃ�]öMĈ›œ–V9燵�\âÈ0*¬^­^Œ+4ÙbØ
ØT‹Â(ªp“âlÚlcbT�ª@:•b'sšBq�´‚3ÜM!›eÕ¼~i˜±ÝÏ[om¬›L¯âàãñÖ7¾MOˆå×,frÍ|Æ·ddcD(0õø¹úäS³uSìj¦þZ˜íM¬âìH^âc”3K”;¯3z@pßPÝ"Ô‘LÚz	Ö¿˵Q‘S5n4”Åå	 ¸á�Ä$*I%ƒ#g_%µBaA›ì{T¾oKkëî7×®>!ø¬/x¥õþÈÐE(:¬˜úYÔîW…½t¨ËêûPàIö•Û[U¶×\5r¤¡Lg*Q^Ðè5Y6¾}®Üt¼.?K»Ï/$G‡ìöþ?í�RÜQ<ße©?I–¯¢~cøæýí>Î>›á}3ÐK&�ÒÞ^j|H%ôWŠ:¬åŸGÉ Mh¤DAÞ ^­¤ƒ^u»„~¡õŽ‘õŽ])³A®HQÐn«BÁ•�D6,coA«(:ªÇ8´ìH�	V�©J&™ÒD®òÙÓl èR™5¦ÃŒ*!(›Ë:’ØÞëLÖ¾
ÈD�¸øï¿CɱÞ6� ŸéšuTÎþ"íÀ¾#›/'ywXå�±É”X„½„ëéàñ>B˜§¿pU~—Õ@Ú_hÈÌb_æYðaÔVRÓU[REpÝ~•'šþj#‘¯>êû~ òéHΣFYöæÁ·&¤‰b&a®?‹%J[Üé"ºûâ9{xyl†dZ=‡ç!
~¦_�Ü-T–ƒÈ>ÿèëq£¹äËó¹Ôå¬s8V.€HRñyäå&)B<£MXÄ˯ŸÂƒÍ�ŸÄ¦Ä*ZQ&ŠôÖ8LtÅÓ;ã5 ´1
¡h¬Nr�N“4iƒ"Ši_9èE»êŒpç*K"sYÀàïº›Ç 2Þ¨pQø±æˆÑ�)ùHh§ñÃJ£3ó80^¡®ýýñ”nuð¸o“a•"9\�æ©ÑaHN¸®ÍEcʵAQ}%Åki~—’Ý¿utQ*½YUæ‰Z[nJÊJ0Gw·Ã`À‰°N%¢µãzpBˆm7\ŒÉ#¢Û F
ZQj818¢Ž`Ý�#E}-pXI[T|¨Ç”­=@0f†aýZ^¾†ÇAÏ,gH[ qš,¬5לáN*)†c1”lÔ®BÒéM0W
—Æ1ŒˆÖõ¡ÐeFP:#PÀBª ªg÷Ž	1;!ŽY±w@ð÷Û£w×Fša’]˜œ_tDã��þ
ù^6ð9g'×ïx.yXÌÍf½qÕþÿÆzuY½¹Aú”koüRùúRM¡ÛÓEoNßìÅ%¥œÝŸyêÑbž…Šý
qnìïFuw^9Ý1Ëp7Ÿ+º£'Q%#¿ÊÍò |Ð(&…¡RŒS	ÓoÉ¥xñM0x¯3=ßv¾Cç;›ÒšXì©Šf5+€â�~ïÖï/Lî&buȤÀR.>ï5ÊêVº]Õ÷w]v%†‰ú–àzˆxõIûèÛ@ª!•&@%^^Uü5Òñò)™ÖyŸâC?ÂÏÊÚ;w^Þ'©ù=ñþØÿj¿¨üÿ8£Èâ÷œ›ˆÙê£ACû‰@NŠ#¤6� Gª�Z	ü€>à
€ 
`@^ªH<âŠÿïäÙÉÞ
l\P}>ŽÁäÜŠæk\1#ú“d6�ôá×?ïW=Mקϭ¤ŸŠšãGë* ¦êÙÔh£fnøEÍK¡WóxZ¡›R~ꨳlé¶N®ËÓr^_¿Ç6žZq„Y΃B57ñg›:mõª¢îªUNߤYjÊNWÂuÑ
uc·dö,Š½‘/ç�/®êœ……?
üüº|¹|Öu”mÓ~0½k�²Þ½ï¡\&I-O4´Ð»±ÎÕØü2Žþ‡A΃•ð„ôQ‡+]«foûóe
°åË'Yeìœ8)³
ûÇð³3©§
e`Ü1z:Q�Õ^É`Uå›G(èÊS•íêuÅ»óçÛqd�
vJVr�#ðYKŽ{øåŒ^ØúžM=ÍÓ�¬|cq³Ÿ]x6v<õ9'ì}�­³¯y±»æÓc^ŽOl\»›»ÅÉö1ÙÈüÚ<qí9›'Þäñ|]žO›»™wųg'/Ží®ï¸|�]ÍO¨äžIªx'ÔÑ5452x¹�í“CW5ö1<ùO‘gÀàq796y¥“Aâîêêóx99�ƒ³LcÞäým�»«³³£Á§äÜpêÇÁõ<ÚpäÇÍó|Þz�<^£Õèèõ|\Ú{=›<#©°ÓŽÖÖ6ºšcô<ïyæw<±àÝûêõ‹Ñèlj‡GgE:±Ðˆ.ŒiŒbƒêû^O'³£³âõvwrcî~§Øîø͇mNO«ÞèæïÍæÊ4}ñöŸ›6|[¹¿'Ñö¹±É³›g76Î6sriѳÙù¼à÷¼žoµèööQ‡æÝ÷<“±äÝâüƒÜØlݳ»õ>ÿk«Èö¿
�_V4ÇŽ®ÇA“[Ç'Pév¼-œ‡&íœ�k´ñlqy]¤y
&‡J†‡•ð(m{¡§7Yhè6›yOWÑ£'cw‹É³ùŸÏ'àÝìxø>oƒÑóv3Ñ�æcÍ�7³³ì}XÐìêîæø¼ž›=Ͻàplù>�˳Áñ{¼ãÝ�Æ<Ž¦çC±ÔØæd{ÊÌE$rVDÜ(ñá¬ð26†’¢Ã:M+L“iâ…Ÿ&î¯V›¸kgÃÌÑ8Ç¡êú=>ì{†>Ž�Àù>Ž�‡bŠw;‹<ÚS³›„ø?v¦Ür�êû
qÍÐï}:íË–z¾ÀGQG¿¡)1$žzÃEV—¾«ÓÞç;´¡QQLA%3ó¨ñd"‚©dy#E‰SS+•Äj/ÐáÚ¬,Óå¦ÎÁ£·´m®D¶¾éըػcN»2™­ÖU¢ìúz2Ív�Ùl²‚oß©±Õ‹«¨ïí>®ÿÞa|•C­:7œ§£á) ¤ÒS±G
*ò‹‰{Ü_î§ònùÛ÷¿œ|u–ßèa»>k¥œ[ù32ÌÃ
ã‚:[�>Ô0@aÊ/µ~yÀ˜�)BÆ>k"ùß_Òñ�qò™13qÂâK~y;KØíxº8ý»ô®_/®‘eÆL�‰/Ò$ˆ´ä>ª�QtôÂÔ ò¥"i}"ú”G_ÀÿŸû$ÔÓªÎãªÌ{y½Jÿ¤›hþו �„©Ê	Û¸çaüÐy·sÁB¤�™L�ê^^üæKÿ-¡1Óe÷`þ�oƒËƒmÜùgøs@þ_³ò{붗„ ÉHBAÂBH@�lc##$ƒbc! ØòÂŒÌ"20ÌÁ,Ã*²ÂsÌ30r0ÌLŠ0!ȈÈÁ	îÀ„;ðþ\x}¶zë#»Žð}·MšZºc®ÑÅžÔ—Ò"3çÀïÍ»m™1Vÿ£OÈ.~�suŽ~
ž8¯=¸ûè7œ&ãô°4…âñ,i¿D´îų֢§0ÙYMZîìýÐ%ÛqJcq>Æÿ8Ä©QzÜ"qW­íLÆguZh³šHHŒ¢oÔ"òʼšž¨2�Xõ2
#±¹’�¶mvÈGüŒ™ÎäŠááÁÏBÏôÁÜÁœ¦e¢[<ôI/ñI$’ªª«÷lµeU–UUYeUUYeYeUUUçy^ʽ÷…ø*ªªýwìºßÉwÜÕòßõßÇ}š¼îëÂñ»¯·}wÉs{¯*ª«µ—Í|×Ñ{/Ñsqeã|/ŠË,ªªª²¯Šø¯ŠöÞW¶öݯMãj®û*¬ª²ªª¬»^ꪪ¯MðµUUe—ªªª®-Û·UUUUnʪ·nÕ[·jª­Z·nÝ–U•e•UeUUUUUWÞ着ªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªÖªµü5ZãZצéqUVZ²Õ—5\óUUUT’I$”|>SáÓÔ8ýõ<Ï÷yíg†Æ�p�%ÀœÌã�à(ñJ••ëûÍç¬^ªþ³±�©SÜ‘O)¿7­Î~Ø[‡Ÿßl˜x“¡Þj\
Ìi°Ÿ‘ÄDñ‚�D
¨ ÔT{Æš;�×ÍýmÛÓ¤ëäÜ< 3šBõó%
‚èX˜Ž%™Îú…"¹iî¥ÈÒHÅé¢É°Ý«1úÔZḛ̉ü¨²»‹ÒæzîYŠ>%ÏeÒ§ªkرúêMê¶sc°Õh–óøB%F‘¯$~bÙ¹Ò‘fÔ‡
UîóÆ2…—Ô…­ »eµs”V´â2ou,ú%mPA•sôcr÷cþ²)ݨ-q_]6ç
6¢¤oò-T8aO~}0˜îö��dmCD²L‰¥UêÝšQäë)]}†&Ž§;²uq†^Aäà((W N< …W£M™µ&¢\Ũ+–.Ë´üÕb8^7;úMŠÝyhÐ6Cëi±î×ÏííËïÇñ&Fuõqç�¼œNŸg}��
�„@h� h� /'¨ùÈÓC;�}–¹äkÝM­ñ_ìºf‹¹D”ü2µûî|m'sðô¹ä*÷vPÔ /g·
Íuïzk³ŸLF¾WQÅŸ¢‘튜üÎ~)Wš«Çh…Û¿öQGVÈú58È Áº^ÊŽ˜û|æ]¼É–rYQ1Ô"*?ãc	g@¸!Í%“6G•Ïp¾¿_¥òž
ÿUß„>wæÕR\˜¼¤ÁÊÿGŒ-<Ó·ªáX
LŒ&©YJD¨E:yØ:@¼lêXTúË:lÛ!�™¹õm{åWP÷ÒBrGR*J
)T]¡=wå}zM=Ý=àúñ(ßNì>Uêƒs}ýsÂ3�MR›ü…fÿDSZ¸ñ‡;Üår°æk�uoÑNNfÓJzuí÷Ü‹C¾Çßßèê`ž”GA׬
¼©²ø¡t87~z)—ÄÏ_!}?)Â?ôci?q¯ÊFMî8ŸŠ'%þ9,ÃDË\ý|¶ò†™5-ƒ
º¾O«q,Aû8àás±Œh$Ò¹´½nk¢}8ËŹ©ñMa†�xå4#
h8!¤j_ˆO|{¼Çèn^ØfD;™'Ëu‘'Hø×A²¶)=.d·Ò²fªÅ0gP HGê€DRª'JÁZ�í§xîhcJô6|T%SßG2 ‘ñ“GFZiÑCàna©3q3N¶mgý3ì°ÿ¼M®ÿ"¾è*f:åÈ>^\´ãó
9Érè{cõ�tj¨Yç+="›m…RúX~ÙÊÔ�ŠñLwÎì¹îOsšœcaºú‹‚ô÷¶½âÝW¢ÅÞaõ‹w‘é|Æ_Ø÷áœGûÛtTÿ/äU bžÿˆySq‰O‹fÖ-ÐÁ`y�Né¶Ê;ø‡”Óʨ�YV4Ùs“yh«Æå&„}&¡º‹’Ç~ê'j ¡ôÖœèä)¦Sp×ÙLzêéô“Ÿ[înÆÂä<ØH#š?ÚW‰­}—;NºsáÌ{°’fá§éñÀÛU‘zM
>îöCûÎfX³5¼«a™ŽqP”ç¥ÏH2Ü~Ð�Zœ¸†çDÍž~"<¤¿øÑk·µ÷¹Õ†–vìA²úd"ÑŒ!SŒ£åíòüÛØo2î̪ª«;ô9¬ª«3:'άŒ:r(£ÁêWýþ†™Ã~˜\¿oÄ=Spî‘E›Wx~�ôÙÏšÎÆÜùìÓGØPÇè}„„hÉ.gmDuh5ÑónÁ×Wqƒ”`ù¬`Ü`Áƒ.[Ã2¯—î' 6M(cß³nU¹¹¾¾mÏvbgÕDŒyÆQ™@å�KŒvEKÆ{’*”o=“-DßÃ>u7Œ§KU�M!;š’ºôÉ3ÈY_O¼(Il›I¶ÚF�½­Úx«*NÞNÒ~ò�ÑØ£[/^Ô4tAX²Bé`¯ŽÕÕØ?1üiÍe£Œ„Vô3»2EAM­¤MU3Úk!võ·3èºDT£TV•vi®(@ôÒD=ºñƒ¼öá ÷m¬@ÙÍ&T¶ãýÃÀm+1Ò'ñÍw£™<7a„Gâ âô2Ñšˆy*v‡7ñ61noKk÷“'
t=Æžra£:W¤‘>ó]ƒš6æË��)­(øÈíÿUçij¤Ÿ;_€¬YÀ\úh¦á["Ç4ö3¤’cýuóš‰�x­<7QC�ª«�˜Uöµ2j&Z˜ŽÑN‘O‚öT‰õ­Œ|ÒQ)Ø
nèˆñÌâWÖž»{ÓÓ”Ùô3†Šåa”²6ùÞêºO{_ç“_ß
šOf—c¹RÀÆ»û>Ús©¿N›ñ…ùð�I_gï÷ùli2W੧_ª­¬;wú¤„ÓÙï6ˆš¬BZÞ„ðj›2Š¾Ý®¼kVRaÅ;@ªäD|{bNš4¤,ÕO´‚r¤å¨ëG
ª“PQMoéè²ÿļØ^�E;)eyÍ`n'Â4N«‡ÅäØðUìt„ÍßQUQTSUMQÝÇ—:;ø(â¨]<Öʼ›ØL†ê¦ä¼7‹@ò¥)ŽFÈÂdøl~ˆ¡?:=¹—ŸâøW?¾Ïd7áB„�È@ù¼ŽæÜòâ”ÌWz0rñ»l?€£y>êêq'eÊãn7¯2~ÑÊi´¸Š b¨'*ÊRÓÙ÷Õ·m¥Ë’*bsV>Ì8DÍÜk "‰$âŠG54œ^)&¥…Ìk	³äÅt#aŒc,¶ÿ‰¤Ô¢Ò‚îRÇZà¬R0óH¼íüõ~FÑÇ•¿ÈÊ‘UEÛ7"Õk�Šàg²U‹Ç¢d¿@òn )ÊŽE­Êc•¦+Ùîþ%zŸw:ÁéKŒªö²Î' ˜ðê#õùm žBôÆNz^N!®ÄbA铧z’k¥?éü»nP¿Ø&Fxû�¹ Þþ’ë»Ùâk
ê’‡0�çÔƒ
Š…¹ù"yÙ¤ì#¹v¢HO&äÇ?>©„ǤJ…õ1SÓœÏÙ{NÒù¾|…�‰ÍŸ•ä\?Ǩþv$‘HG#6ñi L
qRt‘)ƒŸnÃý$ýž›ž‹bò|pv�Î…!gîãù'ìwøz@ï»GÒæqÕù9W5ñÓ·a¥
¿áC2”¢Ú(ÔRä>-ú�D>©J«à>®vt`…6ü\zsÕ˦§‘J£œŠC=ÖŽX+ å
3,&òÔàGd‰‘ß¾}ç3F]->‹´œ´¯Îj¬wãÂ)dÕmÈýð^5Ï·«<Ÿ‘îIyæxqßlš0f{„è5×}ÚDþÌÖÏnX´P©øHÞû 2¢Ûuã…‘˜€ìLÚ
ú`ß~ÙÞ ñ=ã¦FÒYÀÖ†ŒôϤíT&¹·Xmc¥ù`éÙÀÉéùe3ÍHï©v¾‚k:9=ÜâSrK†©ž¼Í?b ó°è}ìn¶·@U*µ„JQÔF¬â_RÑ1qi_~ZL]öŽ;ó»F_Ç”¸K%Ó{Xb“0Õç¶VwÇ„cŸQ>ŠS T¥p}JìHkoÎç•I´_üœÄKîBLþF‰Gˆq/Âg±�]wȮ܅‚á›ÐxåÒ“a±X¿v×*un‰–»dšÎ:¤5Ÿ‘@ý´Uü’âØ–9‹¶Ê”FB…†‰mZ
ì„q#¿.·¸�Y,(ëŒzÔ�ùöhÑô±¿¯�‡üª#ui¥…‹µ—^Ü>bö‘õ‰ß}	ßØs†PÓ£T̓ŸçGÐÞMíE`�C|%¡(Ÿ«–“Ù7£L¾+âŒÓÓ¢Év1½”èP‘c¯äF"ƒOß'‘…™–ŸÛ^§”Z¿K´¼ßav‚%N^‘®Sð%çNS™T…¼xÏTg›Õ˵ðûŸ‰R7Vˆí‰\jô®Ê‰ª={ê33F¢·¾˜Ø‚U:BÁGUúaþnÆ3U²å÷A¿pÈ4th]×O
uù®´æâ$¶ðI|O¯À\¢*OÙc…YPÚ}yAï“$OìÔÆ¿
»è秚)j¼°5ÌjïùÕñð§éM:�¶×aÕÝß{ËôÑËáИ‹ˆå'²—QCÑÃÛ›óÃ
d£¢\ú4tz”ME0RÆÚä2  d`ŽII½ÔàpN±Ö¼ä1rŠ?¢�&9ónU ±Çhòï“Q¡
3rlIJ)/áJSN‡ûx艋D+àÌfoé$#M
ƒ!-BQq
P0ˆLkG·‰Ï|wèf£mX
šô-lQo^ØÀÔfž²Ä°N‘OçX‰Y LVb>99äm%â;÷\ïæëxHþÌËõwÀÁ”$ë{ÊO²¿ê~ª¡Û½;?¤ìxÓâ
É;1¡Þ¥¥D3¢qÓ\Ä’C¬r¨î…0€´½†µ‘?¤ö春¸ãËÜóríquvèh9Þº«dC1·ª‰¦GöŠÜë©«F©e3Øþ7{¹¹QFòŒmù	¬¿‚ù¶ùG%?ÒWìŠDœ�o´u¿ŸhžÏ&Žé2E6f|Õ��#Þ†×
“oÍú�Û6¹næÑ$W¢Š?-¿RŸ3ƒï²Ì27üñÁÛ4{‰ù:Šöcßò½7uåšTÉ]ÙVã)9âg’÷—÷Ç\GøsÖUñÏ {—ñ…Ñ®5ÿ.C:®ž`ýzkZËš¶¡4UÔ°°oâh¦\I9Àò_‚á$¼
P¡Jû/èz@YóŽÜûˆ…Ú}0"˶ò|ø}Fò€úüì‹!Bý)`¢Š(£ïö¨\[¯6n…5Îè™ý‡Îv|”²©·GbV�ïfPúk˜r¹G*FcvbøƒÈÐ�ôé�Îu»*IIQR”rma¥C™Ê8šS6Tíq}KTyJ¤°›0«t õù—Öq,£ÊîW…4úû„$K]¤S�â9Kc¥AÃdžÿR­¶Ô|'\.|Êæ�Â%'YùxU@�RÎoZæ+^ñÖJd¼ÿ_]X™+Õ"
Tâ0š·Öâ
 ¨=¯pÖ×Ú›x Éüüžÿ“*“€=GQî>Œýz0ôã­5z—g¤ç
£i¡ãDGD7�D(ˆ
¹[{gÏMÓ`1�
ûv$__Ä-—ê‘�S^''ßÕ¤õEôŽIî<á4ý_¯IÚŠ
Nè*
à„žÓC?¹½³¶(¦¹QöR†�Ào¿‰§±ë:fNâëÈNù�Ô¯%E„o©i
ZF†¨"y„Q@d9%(SC¤RÑÈ0¤-¼6°ѴȼQS‘îG(o7âæ°`FÉØ1ÛŒ5ÁÚ@w@dP¼F¡)¬9ˆÉÎüÂ"°íÄHÇ	Ñ$,!à w“;:zµÀzðm2å<?Oä�§ìß÷Ÿ·ö`²'štÇìõÑŒTOŠ(†sò«/ïðòžry°úÏQïÿ"yhXŸÙÞÐQíH~Eí_©t5Fô˜º¿ŽY¸÷#oÓ©RÔáÇûüLJ�]šÅß³ý BdS‹¶á‚&Ó³thÖ8cQ¨ L7	QeC(‡OÈdpâ>�Ç”î
üQó5úWì¡Ã´¤÷ÔÃèhhGÐýõ]MudSÏü‡­hV„è�Öx]Ô;dЖ:/ãÈ·o–Gã#»»³¡ÝÒfäô6¼c¶sVm–ÖçfÇM/‘Jv¶òÄ‘
šäûËîx…uN[?…¾]4‚ñ¨t)ð9Xä8.\ÓïA€Gè�¡ ŸÌ¦Žôe£¢ñ{�‚H4e�Ð4‡*0GhΟÙü$ËHõœ²È,Ëç1´Yàwg%tÿoå€\�óCÕ<>ã'ü8Gý'²ä÷�Ò’àûŽÜƒå¬û#À< T
Ì
Ò”!Ú†‡7ÞNM¥¾«	ŠFoµúâ$MÂÑÝåʪ>Ŷ¨$o£n�²äþJez5Ϻm,?”O{½Ž5Þ‡¦h‡Š¢Ý–óì"xt±‡W§ÁP¦2qüÖj!÷Ã{©T’Ìð×{Ùë–KCë˜D¾5‡ð­³´éy_7ƒ¸¥FI3`M�`Z·Ÿü>Åîè’ê²|º(ÿ¢©?ÀåÑí‡~Ô~®QôËØk—ßü•Û}òÛ¡Q„‰'YDj†€ÿ°…A„LLD¢Ã÷Á2Òc‚Aìuš¢c0Ã3#ôÿïÍRE[ÆÌHˆj¢pŒœ€‹*SÄÃ,qJH�¨ãY¡‰21ý9†²KhÌ¡ˆÇ#ÿÙ­k¬åî�Ó8¨\,8çI¢­a%ý¶JÂD±Ë©;èIoû÷«JŠoòtøðÿ¾Eƒû¨ãÿÙŸÉ'€œÂ"<‚9*0'óËÇìëœ�Cï#Æ&Ö=„ãXìÌbi¦™Šbi‰§
ÀÅi[&&šhbbw˜Ð@ShÀC$¡ 
’–’šBÅ&šJfiÌÆœTg!¦&ši¦ši¦ši¦šhhafši§
Ɔ‡@Œ9
M4Ú±¦&� 	‰‰‰‚b`˜&&f2¦&ši¦Šh
i¡ªh¢Š( ¤§ÅF äÒ%4!M
ÒM44蜆•  ˆi¦†‡Æ	¦ši‰¦šh)¡¦ši biÖcM4ŒrpÌpÌKri-
8ˆÑ“ŠŽcM4èÌqQÌqQÌqQÌh§�g1§Âi¦šBqXBÐP…ˆ!H Aˆ¬HÌ
!i¦ši¦ši¡¦†&†šh
ši
)¡¦†ši¦ši¦ši¦ši¡¦†ši¦ši¡¡¦ši¡§3†”È2i¦‚šhh"‰¦ši¡‰¦šš¡ˆbi¦ši¦ši§3h)¦ši¦ši¦ši¦œÌpri¤¦ši))lÅ›1€3)§3Ìp1¦ši¥¦šÇ1Ç%&YɦšpÌi¦œ3
bi¡ªS'	Ã1§À*š0)‘3i¦›ÁZ
J)ÀFri¦ši¡¤3щ '™Ø†°hÓQ¦v�á:
q¨ˆH/ÕþÂ×ëÀÑ�ƒýôÂ…4ÂÀä;±Â㇬/Œ¨D.ÆQÄPÌϱš"¡’@©�#qbÐጤ൅oRºZU‰@…%%0ÅPÌ.
€�1©e*"0llÿY*«Ý(Ðh0%Ýшƒ‰†((ШbXdN.d§C5`šÃD@�LVaf²µ9RÒQE*Õ!T´QhÖÊgF	aNª0ÌÉ„‡M­4ci\H( •’`†HŒÃÌijIp
Jš�
E‘dHBÓcJ1ŽŠ:ƒ(ˆÐ°E¨Ã-I	eXRhLScj‚c33$\Þ¨4©K
¨5@ÔÄ,l’M�ßüÖ�t‹7¥
qbÉU%(Í&e6c“9œN˜‹Y‰#“’ö¦»‡±ïãpœ<�Òµ�dÌJ4Æf)658NJvŠC RÕ‰C@–EK$RdìÌÇ¿Z`-dr6äb˜†âz2·Z²‘l
N1£­á�A
&å£	uR½ê�bdM-P¸e5ea„A5µ‚âäáY&èÛ8!ªh*:�u¥ÈHA‘ÈÄãÉúÝ(±�‡ûÒ…ñ²£ÁѪÔQ­ÑÍÖƒJ”‘
LDCK㆔bT�M¼N-²Ì0£Œ‚€ˆxÖª%ŠB$+PšÒb$ÀRDÅI,‰a¡¡§#3
ÂslÀÆ)Ö`2LɼÆØCFºövª°Ìª�ñÿWw^kæÖEù¤„‹¼ÑÇõ»¸›EÁ§ÆlÍq*ÍQ-ƒ
 K¯j’:5A¡DÔ1JT0
…Èb š$P~exŸä}ß“x�aàj>jXœ¶2¨xˆ;!lŸ¤³SLQ•’@ì1ˆ«ú=ãö-la¡‡v?øX2TËåߘw=ÚC�0n¹‰š1Ö€ä)ˆ
0ÐÄ©2‹
2¤ÔÌA}
™„5(ýP'× ¿””¿“ÏÝ¢¶*ü�¾‘Ö¬tÆ`X˜©Gڱ̩
�Ã1
	’%” ‰¤yÌ#œMÆk	ˆ) ªe-a�ûødÀ@ÄT°’J['Þ8Æ5$JÏÏdD_ºý�/h¸8üæèoú›–8ŒþÝ€coîšÜ#NOé,è0[rÿ²{W_øõøEÿ^gëÑÉOˆüK:¶æL»‡úgk§z"ÿ™îÍ_£ý¦ÅÏ"ôø[žÄþt|cýQG¢CøÍžŠ‰K\'ãÈzD(¼ÖŪË÷�ž·¦)z!»ö­ Ÿí¾?³ôYÎÙö–ØÙö™(±Ï,(H/tPdx¥ÖÄQæ'4
¸”¼pèeˆ]«X,^´N¤	³5’¶¨–£'€á42ì‹Q<Ã$ïë­#\
¿)_Ý-`<`A
F$ P®/OZ«W¢Ã%™EB9Ü!È‚;ŠÊ:å8“|ÏM'”Õ/œÆÅßEŽ×¦bOæÔ/i
p½ÏpðÿZ¬”)¬¬`¯	¡$úy�N;yb©#Ì(?¨	¤xC•¹‰ý¶iÂÄ* K{6§Dw믧ðà1Ü?Ò1õ‰·�š# Äx5žA…lšˆ?7‰áëŠ=Ÿúƒ+í0@¢&Ô:ýÐ͘‡?
 ¿¿föùz%w#´†”.ÙºØpÈþˆ6OdìdÉGNË9½¯qþ¢†<òé¢H¢Ç�Ê+#•}\,=¹tˆ4àt0Y›	ÿÙÿ~#þŨË8>9pm‘º7³ÿ)aÚˆ?¼|ÍaÉÙ&;‘@ÇïÆD¶b+»
DXf~J—“$C$Œ-HUf˜8 Å±>2Íe_Ly^æÓË_:>‘
HÂmoL�4±ÎcW!Ž¼O¾LÙæEó¶ôEux*G\Â2VÅû–:È}ô�ØM-)D{mHnHÑ_mFÃœCœxý*ŒÌqñFSלքš
I�Éh¡¿•ß>Üd3™ø4Ñû5³ùMvÐJÒ	~ÝÃOå)cWÛýØka ؽgòÚ&1¿úÎ¥­ŸõŸ‘Eñ³>1ˆ!è�©hÑL:Í: ̈1ŒÄ)5˜ÊQE+õcÞûgÂÉrŸæ<³âêþC�qƒ¯
X}gú•nì(îUúo±ªä?g-ÞX8Ú#žxç»‰‰šÜ9+-B@eŽ9F6£óqˆè¼_¢úh©H¼M ‰´µéÄS"Š1ô/ãÏûƆ°qmÚËOöé÷YÊÉ×KÞM*¬¿"!ú›Cü­Pù'Èd¤Þ[Ïý÷�í0óå~“™1rx=o9AkËôçÔ1œHH™ˆbb„(¢ª–* ªj²Æ”(X$Q
)�£Çd=ŽÍäãÉÞ®ÀWœ>èwå¯ÌýƼ×	üRá£ïp[ÚE£nD&Ëÿ™jòáO	ÄPiÂ��8+áÿ­ÿqý,¯~»Qî«wÙ0Ðsÿ3FW9öÎáúà|
ù?L´I"D{'¦Ýþ/!õ&ó‚k5´u�¨�§Êþ	€u"›#Ô@ˆ
YLx;ÎzÍ!ˆš@Ø'êR²mÛG‡uŸïˆeü£øbá¨@âdWÌê^ÏÊ|¤M"f}½À\ŠLR3Ë	^::­)
<Ù9cu–X}ü�p$	ùã]x«ÁÇÁé08>ë|ß±É:eÞÄ‚flJ«ÿ¡ØáàÅúE@ö(L™ÍÏü~ÏÞÜFuæÆÿ¸9çÑÒØ䪛V8¶~ïÛÿuÑ7­"èSJÜ÷#
ðÖ¯Àx8�$:H�nJ�†—ð‡‹‚|=�tæ—ž¸¤×‘yMoƒQ³€Wóú«dùÛÐQ¸.¡d×
†Ó%ü¾©6$}¦ØxçÂád@GÜ3ÑU¯K ¢("Š|Þ½‡í�†®Ã$s‰ò¤¯—ÔYƒ¦Æ)Âñt�[NA¨¤-4ŸÂö4¦j‰à›G')¬‡³}'0—	‚Š'¸Ò2pQ�DÆGDϵR­æ³D=T@íUT÷Á®õÞ�¤;C&/†~Uùkïöí�jÔ3p7¦.±B38êP�BF*9ÂE¶äG‹ ¤ƱÉüÅ(zé¦g1eÖ¬ŸDP�‰�òÁäG{v›Ð@P†<;œ�tc�VåX¨ª=Ànf4Ž:Å0~‘J¢�쇔#±è’
~Pìïïø]†_˜ê㢪‹ødêÑ ¤}ïD
56ðwÙÁ65öüýQþo«ã9”)h�¾yyBüæOÒF¢ÌiÖç‰C Ÿ1”v7å'Óóð¹ûî .SÁH—ïè9!˃\ìï9•wðð!¾oj];æƒà#À^ÐÑ"Ù¥¡7ù¡á!',’ÑÐÝàPL{×Ú|ÖÍàf�ÁI“÷YæPôâ9æ#š�6v;åÏVI6âfLRçI¨ÖåØaþàǃ«&¼}s³½ë–pá(ÁÄ
òƒÀØ}§ž#Ô�PGùÎÖ —#ȇÎc‡-¹Ð¤S£aÓcÃ4a@Ð}›ÿÓ^ë@„!!ÞçCòñû‡íÍ¢7#¹ØþƒR÷…çƒ#à£dNÔN±@Ž=vKFÇiZàPvÌ‚�÷VãèÛR
¨Sq刔ë؉Ð0�OÜ@¿Ô§~ÒéÉ_…½/ýÿ‡N7âk3ˆ_bñ¬æ›Ú(	Éç)ò}ÿŸé@'ÍT¤¤vó¸Ö=+ dbÕ£Á%±Ã&s\öœ c¨üK�£àû\”·)†Ëé$$œñ¼O,N—è¬cŸ(Ÿ}Åï@(*T:…ÑÅÙAdÕ“B‡[©
"nõ
ÆVæ�cì‰X¤Ó�Å׬�À?¯“P€ìºúé¨gLao_l¶
š�dªIÏ(!PæßxÞ{{7óäs7ý¹ãVf|H´cijÏADsS33`ïw÷s32®EZl¼Wþí¥¶u¥­kZ¡VŠ'BÅìËøŸIÖ{˺:všMb¯�ÌlÛøJJ¤�Cû:Ø
£¿Œ1J/Þ>úaªú»ñâ£w˜<ó²Íú,)£¢„ |U®Ÿ™íZE„©ÀŽ¿ÃkœGH#ˆ[iþ`�Æ@6­;gúÕXp:Íèç¡ÉÉuÏއ﵋w6[)øü¾éÿD¡#*ÒÏøGÂ444<üq5šÝí±ãÌ¿•À]ÿ]Y‰¦0½À7ïØ�¸ŽtòOÉò÷%eBMjógVAH€¦´
ã‚„šÛÄzX¢sQ‰‡|ÿ#XŸƒF{ZÖ‹ï]óÇ¿¼Àw:öã¡O1
ϼÝÕ|„KÕ̇ÕÔÆǃœ¬¾ÑšÁ̪(ª+6ÆuÏŽ†
©BÚØ9¼ýô
~
šØ°¯E¸]jx¹ð¶
äÌ	2*w£;Ç•4çèåLv¤¹ªþ�ÀÙxJ- ð4E|¤DDÌìgY~Ï?]ƒœâζaLŵƒ‹«Á\…aÆóvjà1–»Ü²TXÇU䡱Þ³êF6ÉLmŠ÷‰#âþØq�¸ûÑyïCa¹eMƒaìâ>A�S¸Ó4'Fãáäþô¬lgÏ°œÚÈ�©*	·£5;¼Á”y0ß&Mų�/B/ñ>NkªôRhdKQAR³Ä«®WÍÜ“¸HžÎ-)›Dì‡ETLš•3…–¥<ÁßM„f]ÁÓ³ã$ET<8}ª6Gß¿»þþÂbaÍÏ’1c �ùùóÁöxû³ŸøzÍX¯ÑûvO›µ¶Ì2Áû«�c™F^/ ‡™�~Ѷ¾MŸ–Íj þ¶ÄÖãÓÇØö‘0Ô-¨åLR_톼±d#×Тôâ½gsŸZ}µ‹ë§c¹œQrõt¾ÉEcÎÃÕyò¾¸2‰/ªò™kƒÅ*b·EÉ‹½Nd^´åÇ|cþË©ÇÅÄ•+~;ýŽ?ÂC'àÍ-:ì�%�]Tz#0"Ž×ý›ËÃe!Ø RÍ%D›ƒpÑ߀úfößÚ¼ñ·ùS­ãé×ɇ$:F»<ûø°Åv¥y0ëÖ>H~•)(ø23+*¯ðü¾™�O/7»ïì
ã¿çž†¤ì”½çùãå÷ˉcá_ÍoOcB)à2tªS¿OzÍHuõ´ khýï­ÀHè{‘Eõ-.5Sï�¸ÅnŠ}>\ûQ•êv°Œìí?DÓÔ¬®|�†!§Ú·+»Çrû.n3ŸìIRâ.„’EDe4ÞÒsFMJÓmªx4‡HôˆÏS™ÏXÙðu%™·hæ*4Wc† ÌõHûÇ£ ¿Kƒv‚¿laµyóvß+ðÛö³ºÒ–•ÎÔ#§¨*‹’úæt¥OþÔéùf1�«Õ×Þ¨@³FÎlÐjóíkÏYqS˜5ÂJ+‡§�*û$ç?&~it/=y½M‡ÉG_$�š:ÄX2†æ‹´·ËvÇ‚ùmâ¨SO›]¿IÇáôWWãfßž	ÖÞ�¾xX»?âê}ÐèåäÝÉ»Pvv{¯öºŒJ,FŠ6˜E=žK™I¡¨.xª08Q\¹—“ÕwlÕä\]n—¶ùï³úHŠôÛ8;JýT(µWyzúÏŠõ¹‡(oñ©qÈ}bùË´�ô¿!î÷}vúö­;Ï#ø4ݱä<&N^oÝÂdO¯×ûßýq/–k¾ÔÎ2ú¬ëå5DÄOµâkµhØ�ÑÇ]vÞŠBB„;
v5·cÜox8Xøß«Jeæ0@îCá;jP˜ZTßl¹°ÍZGÉ­k>¦F²Äx¾5Åœ�¨;c%›—Œñ~S\;$‹NeÌ7Ìó;¬løU@¯®l±Œáؾ0šDÅÆGÈNs?ˆJ)f‹˜J_¢¡“P*=|ÝeÃ;º$?WVÊxü—ÍíbnÏhYŒ.g^°çÓž[âÖÅ@ý'¶öîÔ‚eÀBˆù‘ý²¿ßŽ¿â±µóDì’ãµ¹xê¥�Ä°›ùxs£»s¾Ùˆ^µ*˜ÔÖûæ1ÅÅÝÇà¨nýøx„6I#b—®R+§
È�ÆçT³_Tq}7+焲n.çŒ_•ï£Ný¹�å_@¿Ûòñˆ‰Ô4»¯�‘‘+F`pÝŠ;Ùtœfùs¾^®“ÛÏ\jÄ�LAÞN«~¢7v-!ç­™j8IÃjëeÒîãeÚ9ÿJ3¦šoïÝsûÖvlgQCz–§Òk—댟~»ï×t_’ÏµÜ\ø`æ<¸½`>3“÷1Dc¶†H9‡«£öàÏ«…2ëÜz9´ŽFÇWµöQÃuOihðáíæÁ÷¾ŒGób>+j9ÕÅþª>ŽHžÇŽÝÐ}<5»þ;ü|!Q½Nÿƒ«úui.…˜SðÎ-î8ééM/N�§¶°�´¯Ksü…�n̆aC
y’å;P¿»í£Utž«¶·ôNÈg“&Yœh‹cH›/q÷b”cð)þ?Js¿»_WxP<»«»©º4ê¹Þt{ìw*ežnz/ªÃ¿beY·»ÙëõÝÛ™¸øØ‚©ÿo9£ÿWÓ¦ªófìò}¨l¯°ð‡T)vU¿ÏB½tô]ÔKß“nÏýþ>M¯Y³71²üî¯ÒÙªmî£ÛæFÒœÍk�Ú—³å‡Íçµ=žºs'Ãé‰ãÓ…÷‡cú®¡èPóŒ$�òð=Ï9Ï_ŸžLL*1âæµ×?Âj.ú¡áô4%\œõÐîrKݧØïgBW2¦ïóñtÙÿ�½\øJ­®.éÿº¿Ígì¨Í¶²å1ùŸŽ�Åt¾©æƒÊWÛ¥á÷xyëÎþŒÉÌO³/€¾Ë’óP9Ï™â�¾“ÐÍíè?YLHš÷ýOB—QÛX‰'›œs?J³Ò|Ƽ®Hvø*GNŽËêü>þóswÇÍøÕ\"g)ŒOH΋%'Ôp©é³FU×=æ*nhÏÊv;‘èö�x“/ŸiP’ ¿kBÓ䣽vÏ¥RãéE®lDCìÞù§Ÿ©¼/zyÖýÒÝä¨è{×t$å\ÊJ�™åŽ‰©`e1›¥]/¾=?fªº¦gòfÕI÷ÆÒÚLêÝz«•Ìÿ´ÛüÌì[û¢9írÓ¨ÚÍ°ÿH�N£¢oq×z3»ó7‚—Óšï.§H¦#Z%”‘‡Ò§†4j¹ap÷¼W£æ>¡=º`QU}
ÐWÒÙÔvY6¾Í¿såEÄLÚW£UOí‘Óº¾üôoòlg!ï®7‹\Eͯ­�ÍÑÞc¯ƒuN˹_Š0ž/MįÃÝÏl•ÊçS…O¸}ÐiÁi˨Ûó{¥+½#¬ô3	áÙì­ÉüÉ;|ç(”0}Hä[êŒ%¾%sR)7§›ÀÍöÕ:ŸìøZ~mǾ†sÐe T¶§+…æ‹=r(�[³‘°À+/–£Nwê/ež>W…^ôûø½j ©OAÑà~¸öøö/šÄì4ù%™|
)4QSTÙkà\a“’åj'®“Ê“š`�1îƒ>L�/m9Šm]ùn©¯ôOn]³w¾‰;+ß±“~ß•V’Ãìnmô¥Ô;í;4óùó}nÜÕrÍBà3QÈá²³Fš|ýz³©Jøú§nÚ/’HMÍÛÕ¦zeGMT9ùÎcîtúгN¿q5í±’ÃÕ°bùÛÝ?D9ÄE9¼²N½sèÛÛ}}“:eÂßWËØïM¸öKýžpÒÖ|‹ãÅŽµ*\è¯{çîÌ(qäm{ÐCÈ%†Áž�_K]ÒÓUÞ¾N5>¾¯ N—øëÊ	ûw
ŧÙ@ãlH9T~GÕÓûùê‰ÿi]±k�dëO5=<ñ©úýd1:÷¤kf=TR–›×‡
aäåñ‹°‰cº?­›uï¦Ïuc¹Oͧm
M˜å�=úœÁškÒ¡¢±3R’L¢Žíˆ�0˜ÈlmmM`
È�¦Š{§eôĺŸY{Ž› µâå^•¶uoÉÐä°U¸û–ˆ¤³w«Q~Î>Ÿ³×j!Îk9SKHyU´8χCéçøâGÕLg83Y,–K%’Éó^ /ƒ�þß!§kV
”a¶ƒ¹ÞX}JKÈH1Ý¢2jPõ\ÆaO¶žË—®XHJ÷ò]‘?+:¸tü;Û„Á-oC1³ÊécJ•ö½ã�«x-½á~–nÞµ’¹7~*üÖqù?R£ÿ>2¶�ÝÔ^þ®œ�ΡgPŸH�åG
oÉUVHt¦�3žü¦…ƒˆžë{y­$$¹×ð‘©õ‰{;CúqöG–ñÈßϹø(x*xrôóíœù¦cÂJ®-Й&ÆÛ¶†Ê?¨\Úpa÷ùŸ[¼îŒržî»¶ê) ³™ŠýÞ‡g–•]ô]A1GH´¼å«(¡%r姨 „rÃ|5εhzöJͲo¿..ÏS ös99Ôã£Í帚R1-¦Žë8Â5”z³m³=×}Öýò¾d.ÄÍ�”(ô®„4ßÁõÂbè9jŒàËõ:®·^¾4[Oz¤ãºû½tfºµj¡YSª�ñûcé"Õfu”ïê³áã7æ]Z˜ÆÇÝ›˜ïÕ߮ʗߣF[e2ó—n_Sž†¦Ú]Ëo·_p¨×dïr­¡ÚBÍ1Ê ˜=ühª~þy
ûLn_±÷[f”yq”ðो6bƒ^£²9Ìõ¥�Ä©š‹tO�Of¯:öÜÙM[wfÅVM™âjž�?•Ò*rù÷ê	vèNT$F;K»yåòŸ˜*×ó�Ið…“|;]D3ðEçÙÊ¢¿qœ¤w«ˆÅépN·„¬‹ªsÝ9;Kˆsó/¼¤izÝ×OMVØ`_
³}Û~7~;<±ÑõÕ‘…¿ øU÷‘«Éð™Æ�'Û8•š¢NØ5=ÔTœÐ¨‰Dû¨§×Ñ&?
<è— úìž�Á´ãî¼1JM³@	¥éåЊ6bjÂt4‚}¹¿&ÞׯÓú~:…ÿ#&
�&¢ˆ¡"†h¢h‚ˆd¡ˆbŠ*‚P"b
$†b„)@– ˆ)!%
hb&‚ ¨¦`‰(f�)¤¨�ˆ–&‚ ¤þd¿ü‰$ˆ#dµAQÀRÑJ$J
h…É¢?Ý™
£"6JJºJ–`I_äŠ2P*¢*f@&”‚ "„‰¢ Hš	�¥©*"b�ˆ–RšH¢@¥ ‚	)	ª`R&ZJ
hh$ š¡¢šˆ
y$ɘ‚Z�Ì	¢‰iºa¦‚€‰¤¡ªhRh(¤™&€à0Y¡i¦)�¢RD¢$	†‚švNDJÑ%5J‰CMQMDAXÃDµ@QLYcE$ÅUSITTJP£B“1	C0D$”Æâ5å2d¨ ‰
dzÆGæŒ20f	%¨ €#Ñdœ�•$TLE/S1F¤ž)"Ñ	’ôÌ‚$’¢¢Bˆ ¨
¢ž™„uÀõkòh)®…�}bc…@EEßaQRP¤•ÌI€¢*‰	f(– ˆˆ¦!’X†¨"˜
"Yˆí‰’WhÊë˜ÊÑRÈP3P‘Gâ“
ž'"©h¢J˜‰ªF¨&»ìøqf·lÌ
šh`¢b
!fÝñhˆ™†ÿ=ý}2
† ÷ŒÕ’
2(>;% ô‰ÿ3ø•ùÝEŒ¢}×(
PÀ„�³Ôþy?°–Û‚@½òCõ—|Ñ!_ß�©ù¶`Ò¾øD¢*BŠD‰¥?¾•ð‘õ}x¯pAô!Ì ¼Jh�^ñ‰€
Çþé߯¶C燊‚$ ")Bš	„ª3wÓ­’´‘
(Qå9„EL�Jh!CñBþ@ð”O828#’Q*%BAAøèöœ»¿tâJkŒ•m=¼}<¸ÿî5œöcÿ¹ÿÁîÚ>%÷ÆJ:%ПÌbdµP™VC!díÁõ‡ã?œ kúˆ�‹ü?®ÿœà(â~šþ$²· š‹o¨‡Ëëü´ß-26·Ï}1¯Ó,ݦ{�ý›˜×[všf!áÖ™Õ:*)H¿ÝôtÿU}"£µŠRQG=L¸¾ÚfÿÝø-XF¥¡ˆ˜·
òJj‹éœ¤i¿îÍÀi¦ÀÈ âÍØÇLÑ"_â
w‰8
•D'x`¦Büæ.@a÷A¤7=BÔ‡ë�%Ö7&‡ç8¬Ù <|¶
�T#|Ö*|,ãŒ"€T(�-8ˆ™ÄCí3ÙOÕõ®F¤ü½éf¿
´ýoozçƒeü_-sõYCæïàç*¿§ñqS³ŠYÀ¥ßµ‘ôýÙ­�%•“›ÊʼêÏ[Ûø¾¢�B%i«Z
 ¨hyýµúz·çóÙü?Ë÷üïøOs:2Œ©ªš­ì¶çÂ2|#*ì¶êì¶æs:2Œ©ªš­ºÛ¿»»vËútCB&Í=\zx;ù¿³DŽÙòzëì¯èèƒ-?üFö”ŸÚãOcÙÑß]Ñ}~T?ªü󙇔�û
ž}6Öš¼uÎ2uO­ÌØ‘ƒy%þxŸ‘Á12Dábª+oÔ˜«êzÒ<æOê#"Q™�𣧦ê¡BòCf¥Pù‚„Ó-“§=	á’tšO*ýCæÒw\û®.Kó.]å£ARs¥o“Ú±ôÞÌ‚Yì‚~MB� «ƒårh_戞¡TEðNíÇÛhÇ©iYiðmÝô
uc$sÂ~®É:O`…fÈ”Šl™þ¾Iºd¨¥ê•§Ö«|¼\îAÒÇÑ�ý~#ró¯)øxxø9Þ5˜h­ªÂ¬m)XÒ¦\ȈfÙLhëª<ëdù´úZ�pk;5óø÷D…­Ÿ�ú½]cµ«³k]z°ãM±®¼Uz‡;HV¾æ·R÷Õ<Ú
æ~NJö³K¡f¤zó^.áקP!
-ÕBTã;eèìÐså=#ü‘Q¶Yózå�}ìú<Zi½Ÿl™‡M[·Ü×éåí^’ž^>˜[wõ¸m…ŠŠ²)Í|ð^aýÓk¾Ù¡0$$�¸ëWWàç^è…î
ˆã§´÷bj
"Vi�›÷ØòÎ)Sv@…XÁäµPoP¢Uœ²ìÿ?^Ï"Ã~¢Œ�J;�N‹³Gb@×µCw¸²y0=ü¾á=ˆfüþ<¬9|ƒ¦»ËÔBP:âµae)
€”4éˆpñª>³ÙÇÞÓËïïõl:áf»9XÂ�W´\E7<
¶+7:+JCßL@É9³õÑSTtn¨YþoŸ_Ùá]s¯¯½ÆÏN7o=L˜ó¯‘uèævÉ"B
é«'ך—µQüx|~œ>^ßoFŒ0êaCJ¦
=/ú-¶Ûmsª
(uy]EW}µ×M7UmU]U³�×\çE5×UuUuTÓmÕ×9ÛuuÎvÝ]vÕS]^U]UWÕ¥Ö[9Su÷á…•×M6Õ}UaS­œë®ëh¢ºêÀ<©…·ÛnáuÖSd¥:*ªR�UM7á]u_UXU9ÛuuÎvÝ]u[UWUM6Ý]j$…DN¶cÌ*Ø$»‡�Eë×äën{¼�ô�ü<Û{G™œ^
oVó—p” £˜¬vœ�S6fì‘BØm9Bxû’Ùœ<˜¾®ÑcÅ}É7a2O­ëĶ�ùÖ‰>}çkøãÊþ¥¬Ç_ƒVó#_}—°µ‘B¥’^ÏâÀ<b?'±DDˆàx‘uûcd¼¥Ý#ªÝG·ÓÁ�^%ñxgmØñçzópWH—	,äõ¢ˆ49¯SˆzÐDòSh�GÃÕŠûû	¸ò;\ˆnÓª,W¬óßÏК=ž
šÕÄ_óÒhù½1‡“וøÂ0fa›§Ò¿AÜG’k3Šž41hHÈnU¢HÍ#ôû³;8ÅÚ­ù}yüŸqìÐ%m¶±æ›.ç<§„Äàž*ˆŽ£‚
túb{Tü4zçy®=ŠgB hSm×?­bf`ŠTV©*�§2øÎG87ë3#5ì0ð??À“»ºø};i|‘ã~φ¦+éáÔÃ~âι¿�tžÔD™Ó€Γ“Žw�6ä‘œœ‰ŠL™2dÉ�%‚‘UZ	*Г( •¦y_Ÿ^íI×Ú†g'ÝÙÚ­×Æ®ßFd•p·,¸l¾˜tÎ;Ñy»ºß×ݘñÇÖR÷¨2
ÓÜê™uûð•*«œ��`‰çLxÄJ5þ»4ìYèí$>[*
TSÞ'_›¢u$šóƒ­}Ãû}×SÏn«ÊÇž´˜ZÆw*Ä€êÛÝ=þ™÷.“5®ôXê0Ê	J÷N/ELÖ<�ŒÎDI[FhÔ}^Ú‘Jf9Mš€ÿ"…ÙxŸµÙr+,rh±§ç/4?ƒh7h1ªÃÊó%ÑƳ(âfÃÌÙ££VeäpN�Bª¯5{D!a-	k†bI#¼óœÇYç6rƒÏv
¨ò—Ö=;Ž¼êT¥žƒsÝé¦î¸—Àã7r›-Š%BÓìèª2XcÚÅ6=ÿ¤ìÛ�ÈÅÍáËPéfÍχD³ç~L¾¼Ø¿ØÆ�šÌ^
	Æzn…Eòŧ«ŸP_ÑY&œ$Ä¢¹‹•Ma^�úkFÖª¨�ꆻ~sY°„ùÞøãŽIl}wQ…~W�¥ž.=&wIrÄï"Ñìlö$rã	µ°Dl‚Ù¿#{È„Q³LÅèüÛ�¾‡ç~¹³ ¿:‹z’á	óJ+ÆÇSXÔAP‚OBg°GIKBñ„}kd”ZgYkä(Q^~†hœ“ØqUPŠÈK³_x2†"ußA5ž™�-l΃�.®÷ëåÿ!ÙHW'?
6Af¾…¡L¢â’!¬¬göL	U@P5ªr?Šª%(rèHŒ�e`óÉW,é¶ëÉ[öAÎÚQ¾K{‡0·˜‰øV²ZGÓ=¡
~€È ¿küÿ�(ç×ö}*e¼UV
?}Å¢TÎ
ªSçM˜ÊsåCëI†qó Ëi±“Z[è|>ˆB¬—ƒ8·Pïw’«:sSJ³0ðc3‹ªº$Š'JccZY5¢Eœç«ô«�°LëJ¬…
µsNcQ‡Úñy1zź¹É˜».¦´�èR¢”Hš³§»ÎsZˆÖ]У†¹ª)Sꈹ‡tòkS˜™5›:Íhšx!ç6´VrTsj0µ9Åænž0 §ËΠ�ã‹Ö–¦q«�[‘YƲќF++Ow1iʉ3KXuxÅEã&©oÆõ3¥—&]•]Õ`Æ¢°³’³"e2Lš¶ˆ¼c8ƳÕLéË0JÖ‘›Êˆs,æs¢•fóqJÒX1z4Ði-Éáã�,d¯–VÉiƒx?p.¸«ö”‹>¶’†–ËS!�ª*œaîä%2cÃ3D¾š ·.­ð]
õ,Š8ùŽµ ïÅÝ£›‚Àˆ�˜Š’"_aÀfs·AcÌÂ-% Öfmë®qŽ†…â·ã¹a-ÕLÍt,a]ºXksIu/«–úIk (‚)‚IfAù¶|Ûwt
�´–ÌðîÀ2]ËlÌ€ap‚?UþRÏ

MP÷)ÆZ!„ð«hfXÙü4!ë üó "�Å^!JXF1‚GåŠÔzÁû€Õç!õ~ÿÛ�BƈXËÞ4À[—Áf(l%ËlFët	!wä`_
Á¹l°A�´ÿIa€9 å�²�&ÒvˆgÀe€òS]Hî*"º½è.ø;Ê*ŠÎk@ÿG¡@ÚhL“�bé:‡¤>ׄ;‰BTðäkßD4”�<y*y'„èòÖÏ3¶ø'Ίè”JÚÅHIdî2äEŽ"=uÏ>ìÀroc
lA'Ü x\–ÞÎÇ`àÐ(—›H0 ½�—HBGõð×T  ÖY�Ð'û¸lv£)‰m9ùtÙâúIà$–�†ÁGnÄ×½@hlOV%R0Öì¨îÌÐØkzm[AÑ’5$dXÈ¥ñû
Ýø�@†ÑÜ|šÉ	
L"©‡íï¶&£ùâÛ¼®
ˆëëVÿ„Î0w£1_‰úyé‚k/ÄÕ¯h|á¶=€wÓ¦d$„a
]ö3¢ÆI¯¿éëö+ð™t{ÿIíx=¹Ä{‡3&æ3)Ê'áÑ8„>Ã?ð€i‰i°G€…d¬Ö•x†Ñ&¡ÑºY«”@³Ã»@b?Àá ôð¾Õ'ÊKS’»epŠÒ�Ô€÷³P:¡ºb6î€gî¯ÎïÔ-NñÕ¾�)³TŒPsC¾”˜ð?Ží‰`§`÷#AùEô<„3ND
&
G‚X S Xš5û‹ì¸ÛF@y‰*ª¡$„’`àÀˆ�<ì?jn€õH¦‚»‡…q�Úš«öÀ´@a@PàÝ'
é› a%�BY7×u	XCÒÀÿ˜#cA?’Ý!Ì^öKÇ+¹aÃÕƒá¿\ŸO°°®š+y”‡/ì¥tÐH°�mPtC™hþVþóq/R\ý#ßdiÖbÏÍu{í~;ã]Þ‘ôwª¤Po×55ßü£>C�`Ç|†ô±ŒT�Ç4ëÁë�AñÃ=ÌL{8xð�¡\eþçæ
#ÃgÉ3¿Ÿ_
AÀç²8=V«>­í¦"¡&µ0¦—fY•’t�+äö&Ô��­ûžìßz÷^û:êÝ„B<èõ+*�ñ,±Díö¹ôãA`àxoè`þeÝc/Ý.›CÇESkÒ1�©vS¶6.~�fía>Îc�¸Q�@4AÆ<&
¾w®OùžaËéFÕ½<ïìËZœ	=ü�ÒG`§TùKþmH’Ö«šŠjYÈñÁÁ;%&{1°vhNÙ.Dëà
$4Έ$mÍÊšìi)»žŠ½»Ý
:%?·²>	ôƒËå]‹táù§š2(­;;%$yD–|^!,JÞ¬=döHlÙN”™
©ôR “¸ø`M[Ì¥nÌâ<}Šhé|!Y~['Ñ£ÏúX8½ßJ#ø-»£lz^¶#`=B*Œäé”EöhØáâ!ñþ� ¨FºålyÀƒ
9ÝšzÖKÙÏC’+2g±Øøö«K¥
ÙOÚ~Aè¼<�o#åME4ÄÌ3ø“øƒR
_È�…RpµÈ}×Thû9�lˆ�àçòtÎ'Tøei é&u—ËY”Í„c©ÕiËÓÙ†|ifÓU+|åó”±j°jrñ­MJÌåÞD¯fèø±F›o�ì� ÄÚliˆÞ·¬CÌF¡îJ¥‹1…k3RîøBÌçU„9�æpÉI-…%HÊÍ;^5—ÆRùªP®äƒQ‚$Û‹Zåæ÷dM·±ñHž¿a9�P t¡•ï2¬fˆÖ²à¨ŽºYAsð8=«ë?)ðgÑêÏKñ÷µ²7éf8Ì.R̥̥™G~óaÂTéf¦™Ÿé€¿IÃï�*^�9G/tÎæ<ïZ;"m¨ü‹@™Á¤Y™­ñÕ7,XeUƃڜU´{`½p±¦çNo§x¶ç§ßWŒ'ØûßN}¤§E”wÏTë–73.KMøN¿*áœSŠß|φxgƒiÝûÝ£‚ *ÎÃK•Î*ž·ç[ä–NŠ”©™fÃ&}V×2›¬y“g¬­DÎÝ0ÿ2óIõêO~¾±y­üºG„o5×1„?–ñ·pI$š¡Ö}/Õx[¼J¿.þìy÷÷yq^§m5¶ÍdÖõ%ª4ã
葉»Kk£dðUøëµHÝVŒ'Ø`g>ÿ\MyóCøõˆE»‚I$Õ³Öü׸*ÝáëÚöË-¹´JõÖÛ6“[Ô–¸hÓŒ4g¾–ºí-¶�³À]Wã£YAsïË1•ïJJH�N!¹4<¸m*­¥8\n
3 ¨ÄFvŒžÅd–1Yj7Ø
gQ;`IÕ¨ßÛÆiIìNIXòᆧõÔ=ÓÆâ´5”
gCõ&—Ykº.KvJ‰{4$èÐ$Á×T'
=5�Ì[;‚ǾB3Ûá~^þ>h>‘¾oŸÎêp¸œx¬gçñKPˆ�Dϯ÷Þj¦k‰ç<ÆÂ/‚’
©®ÅfW>º_e—ÜkÂ킘ӈì1Rà¾ìqVesñ¥øã¨\º0¾þyp\:í´Ïüevœí¢ˆhŒè©<ŽÛN¦»=yN¦_eÂ�cÜ“ù'Ûù1ßœ�0l½ð<Š=<µ~Kå“QÚM��.wÖÑõçBKsb×iò寙â(eÝèé‚ñ—!™Â¶ß9_<ç¹5æƒ'«™@tØžºì&W€‡P︰6v~Éþ9ñ2q/”åC·AȺìA�G&P¯/¡ã©ƒQÖ²a£ÅᨈLVL¹�„Ã��S7é�bölb‡Ìuv38>Ë›¼=
àmÃR–H	
=Xf„—®‹(W²Ü·ºU½\6™CšÞ{àHÑÇœŽ!ùð&ÕÝ$IŠ¡ÃÃ.6v(Ù;Ó¢ïz–g�‡Ìå\fø!D©Fú!¸ñƒUV±bÅU\ˇg‘Ì­]—
�µäeô‰š÷ÄDwèêÝEƒbíGVìv䇚c5„‡&�$ÔA`¢%âQŠd%ÕŸ~îT¸¾¼ÙµtË‹ît9ûyëŒêVêÀÇU÷SŽøjÑÆÕlü]¥KaÅù•D»�ªë¦z5[	)J•5ŠªfækôÝus©.¥+Rílì/“S[`h6%®)Š”ä­Dé�F{ÓªtL™®á61^�F¥£Fi©Ñ›­ýaè/©óH‡•º•ê±›RÀRš$aƒªàr ¤7¢<¨ä�ƒóe!êÒ]ÒB÷»ŠBp�ßšÀ¨¾H�ú,�™>éêòN!Ú’i樋òï‘ÈÑN8‚Löhë `…ù–ª–·&	�ÀšduƒG¸ÏÚæ‡hÀà°€KÎ{q	Úb÷õùª‡h«û'Ä€	WRˆ?úB*h„bU+ƒ÷°@Wº¸Ã
) ¥º|‡@£Œ	”� ?7l5Èâª`Q dNT†a`Y˜$e#Š±’`’-dU(°ƒ#D
Bð}¸Nm¸=¤þ‹œÞ
ðÒ'åýcúpÁ8A8¹Qš&¨—÷ˆ¬ÃŽÚ2 ÇGþy]åÔ/oýŸóÿOæ«ÿDVÓÇåÅñ‚Àÿà€a&¬‡bP—‰Á�‰+F;4lZ*ZÙ¤*A�ccxÁNà¨q㪜áTL`¸i�V
¦&èÃZˆÆ´I¡ƒi©w€<6ÐV4“E“¥žmÁºs6Öˆ¦‹5Ðã‹:[(ôf]Nq¤ÖŒ\qÄh«ºè:LѨ+ÝŠ#Cú‡&-LãXSx£˜š‰Ë,Ž„9	
¾ïn••¤ÙÍ…cjv“¯f_õ0ï§Ë�Rò9<Í�€Øuìâ|Øp¢l?ô�iI1)2ÐÁfÑÿÊwrÌ•ÿŽL5©gM›"i}qÆÌ7†aU¬ÈpzõƒØ°zÜú#?Ç=:æ’ˆ’$ÑéÀÍ8OL{Uº“™î×+È&ð·˜ÿäTq‰fk¾U[›G«Óëv�œøZgXDœˆåªGáxim£³A¡±‰°;[QÃæ„~d6—BDȈ×-æÿÛÿMÒi†ªc'žü×~c	\PwÁ"|¦€(L0e¡P$0!á?Ì3$+Ûnwݱ�ý£1ŠèP¼š $Ô„aB¯è¦ÛIÕRA<�ÌjCçPcö×5ÃßÑv¾#1(Æoÿn¿­îk[eÌêöÙö[#lí³›mijV–ãü¾Ñ Ìµ]ÿ4�ˆŒ8�Øi?©& Sý*øõ‡/ÛùCíÿi}|æ²Ö­QQóý¢"""""""""""""""""""""""""""""""""""""""""""""""""-ñ–µ¬¬ÑfˆŠ¨ˆˆˆ³YkVŠ¨ˆ‹4DY¢""""""""""""""""""ª""""ª"ùÖ �wÑ1GçTP܆À=AC€o˜âB ÀɘbÁ`ú;Yèz?2M}¼Éñ‰hT
«XmkY2©Ì±O¹?�mC4yÀ&os
C¨mº+µÃŸ^@X66
xÛ È`‡¸C `>a¾êªªª‘Jª¤Zª’	Š H$ªªª¨¼ô:Ÿdýü±ãÈÿ?Gpz¢""""ªª"ª""""""ª"ª""""ª""ü?fˆˆˆ‹âÙf³YkVˆˆˆˆˆŠ¨‹4Y¢"""""""""ªÍhˆˆˆªˆˆˆˆˆª‹ÊÊÌÂ,°ˆ½(žãjlôçÄ$û=�Î þM½;Wé,*¢-
¯Hzƒ·Ÿx{Àûxn°n@!`NaNé<½y‹ºgÎѯٕ¤£bRŽŒcúèz€ðm¶÷ãИXy†]C£”ÍsuËy%@•Mf+ÉÀ'˜¨©	"*Bª¨Š©*ª°öu8í
±pAî!Õs™+v³Ø(ôN‡À2@<ÃA{N×¢¦Š*ª"ª’"¨=?,•MU€ïXa&
‚'`éå°Hô—½ñ·òž²ÛlÚw
ÉÀs€+p  (9„°
€=
7#Ã8@ÀÀRΤˬ)ÿï
âð
°„,8I”!;–
SpÁpÔZ;àæ §0mZ¡ëá—qàd8ˉÀ ít£¨
A†!ví÷Ѿ•¶a4X�C
Vº w°žŒv4iåq
¨}`…€ã:y¥“¹Ý£"a

8¡âzÿßϳûz™ÄÔ;ûßáè‰ëì¬ÇúÁVëÿ}_ñ§/óçÖotð†#-AQ$j	_ôô^$z‰´5*%Yc[¶³c#µ­"3=¦L>/­óï:9œÔ£ë¾·îд3C0ÙŒ˜Uƒ¯?×w“†	yŸžè·þïé0`F[ËÎG/ùŸíÞhïeMm24­"¥:?ê¡nk2§™ÏAˆI
6o8È·>OŸ:_²hÝá¿‘ŽènÜrm{Fýï]íªmppGN:FäI�4 w™žÞ�6¼+Ìfþ¤Áºo.îÙL¶ÊN;±2K® ‹hìéÂ-ÇÂu�0#ž¼ì-âdòÀ¡ÓX ¾¨Nû û±©Dg½Œ( ŠZŠžÿ›P«`ÁY‡Hn~IÚ�©Ð¦$i¦)F,zÏSZ¨Šªª yMÝb±ëI„[û£ÁÌ3nÙa¦?€ƒž•†ýFÛN¾²?"$¼ùmååöñÎýÚó
'™cþ`„Ú;@Ëz¨ÆIx…I
soÛ¹ÇÙ\²ÿ"¿ï¸m;ˆRÔXÎGx¯s·œÕeµ§ÍP4Þw¡›5—9ÎwÑi�&sŸj@ :^÷ñ¥nR×H»‡ÉBÛ%a-ÌoÅÖŸÞ/oO”Î�#ž“—tÁ.ìî�(×~—ÍÛ´ÓE¿1£AÛÏ;vÎ7ÈQQšÙfûËü£›eñæàÕKPPH:ÚĆQ©'üí(ÁŠ÷QöY
^šRlJçCPd½«—2ž0.dÑ„æPfûJQÉìãЇM€%+!3°ðÏGOa†;8úÝ8pKJ�~+�QBÐ!&œF¬Ô•Oþϲ¹lö¬ŽìÍ+¿änÙ„ÂˆH'wõäê;](˜k{µ@ƒñòú5Ì9‰ñ‚$¢Š*•£_û.íü}s}Ùÿ N}_™ìqÚSàyÙ¶SGMòŽ¬–ØËó}©*ûjJÈS¢S}HgËÜQÿÄHΘͽþsx©Á/Í&AÚº1§;f¬Ûví†Ih5
_N\Ž2@!u<$ïòžÚÑ„²|¥„:tL­ñuˆZÈV¨ÊE�‡dŽs”ƒšY1‰§
½¬:[ÇÈúàûEù6—¥¨âl¨"¼¡‘$Ô0˜	#¼H©žöKtÆ/Pœ>H)øœB<‡Ÿ¥ˆ(ðƒ}"�,ÃiE‰þ‘8,”‚"Ÿ¶òæéUUU§Ô'¨��-6;üAX›i¢Å©O_¢&•a¯'dz/£|
5PÄQOû çkyæ½(§±uqú,x…hÂLGHd_ÂrÑýyã¬ãŸ}9PqÖ1
±á_|ĺšs t:ÀAGþÒ¨S}ϳï»ÀnCÏ—ïêÏov:mýþ 9D±B»„i"ÁRÔ©R)™d•ß˜#úX'œFÅR‰W��bH
)ø„»æÆC�×ÍÿA$pk$‘4O(*jUÿà»	I+\ÄÏe
Šq;%+ž·­¶0êXúƹQdÈLƒî~k¢ù^÷ÿ@@ÿn<¢ §¨åÈÙÍÔĤØëv#W8œÔªB¬»·ÕR¡³:¥Cêô²iž–&‡œ–gPN“Å’\Zz|àÆeéðŸŠÁ$Ú¦aˆÓŒ0”­)™(ÓgÏ‘Ž
ŽD~1|bjˆlrÐ%�¼�úüz4ò’ªˆ©‰+×ü{	
BRWQY²¸]hßÕá÷ÜÀÊ·÷O0ìu&'÷°Áhi¥ ¤¡»@ä,|>ÇoWÍ™ÈrÊ”P”‚?×Q•4R =;�I	ùÆë'�²ðã•Œ–J¡GÃÍâêÑ"$P�ß 	?Y±‚ÄIÙ¿G&êéx6Làì±K¾pÄwipêÁðÈ'u÷ìPÐÔÚm›
Ñ¥½æ™§(W´Äù×MÃ{Ý-…x±ñ5cŽAß	s!i-
´	“QUMÑE4)QMQôÇ#¦ü
óq¼Õ­Q‚aÔUM4ÔPÐPUó†BªQ0:Ç)i‰ lLccbÈŸ�üäÑ
[dê\å圻-²Û�âæhr–[ü„Ì’1�£ž8êU÷5í^¥ééÏxu:Ó»Fq¢£Xî¢2a
™ž¼§ƒÛ
“7–ÛFW‹þl<ð&77±˜’(�¨�˜€¨MhJJåí`­J;sS×kÓPd¶˜-¦,[Z"ª¦¢Š(mEX°îB­âBSYev2ãÌiqa¶ÌfHC¦NûÎÄꮓåì’©.s(Æõy¼ßIn–næf[kS$QW%¯‰Íˆ4FMQ­ÿfx›àõÛÏ,´7`ÛÂG-ÆwîÔ%(ÚlîѶª?Ñ=êÞhµ`ˆ[QMni΋xÑ1Ú”
‹Sœaï˜
ºËšb³/1˜,±!%•ThŽ3�CA‚Ìt:š"™pÃÒ̤dÈãrH¥ºÌÌËnfffTWr‹¤Ê*·†effh\•Â¼UMKk¶IjeÇ|¶Á‘c»Zý÷pÊòKZ‰ÞÊæ>˜s‘èƒõr¨Ã)ˆ1@¡H2¾Ùm¦N�ÒB&NNoG£Õèôz°â’”œhé¯hI¢˜ ´qF“Ye
ÿ¦*ˆUIµÄ¯Z�m!�ª=žqÇN­œ«pvw	â8x„û#Üx|3r	ˆoþ6‹íßköD1q<4Ÿ¨Þu(MàÁG&u¨¡’µû®‹À >Ÿ»ÿg÷ý9|¡ÿº-û¡ñiý¿ÓðŽ�ûS¹ ¿Ÿ�~ÿðÙÿïÿ?ûÿãÿgùæ*¥3ÿéW°Qt7�93û:yç×Kñçð“û�k?�žv”ƒ'

àÚ3*²Œ‰ñü_�•��¿&�¹èƒ¦»k&U3±þX�^BbqÝi4s¹µ“3»°Î¿3PY>E®½ÌV3¬1æm*šÏ2J™I)D¥µå=³Å³ËdÛ�vÈyHÀrÎn'tq]·™1|‹/ �Ã3õ`d!˜
ë³¥…¤ÝöÐlÂ'
�Ñqj�ä„B»ã;�I£Ð›qZúÅAhBÈi&pY·–Y廙A‰'ƒ\=&“`äKÖá'†Ms351Y¯`°@–Ô¡6…C;…f~Ä%…üÖÑèn8‹{õ/HÅ�rCs³l•>wH	Z]!A�#8Î>0èÖ9çÓNL�ÄrL= ˆ0ATÔ�RÀM$Ôï\lˆQÄD�2
hLN,Ù§Z‡`nQÃLž:D#‰ˆ1,#Ñ.)*N+£H­”unq��²’„éÏüØ3ìdQ£¤êv½–½ÝðìgníYd|îYÞk"“í‚Ã#†de=óÈÕ»]îß(D&
WE6Ó9Lé4…‚.B°­´èqCÊÀCVÖoY–m6èÜ
$l¢Š(¢Š'vÌ
ìÜQEQIE¡ÀÇ
TV¶FÄÇ
Å
NœÎ(ˆ«
�šª­eKlL#H¸˜
``noù
áçR‘
h µý0x“
¶+;x<[éüÆÅFM!Q@�i¾:4
³”5Å‹¾ý3|]Zô`wlÞq܈L%PÒ!{Ç”Ï�éé¤z8AÌæ: “KB^t³ŽØB
3JwSáÅ› å*ZÍüê^V³@	À=ž¼Ã¿¡ÍP.
Sz9È:•›™˜9CM¨ª*?�M¿•Uó�,J´Aû¥uÆ{UX缄Õ]â¤NIÿŽžÌ®$,G	��>ÛР`j¹/�ºDvüÒÑÊ`rÄ7åÏ�ñ¦XÑ4U‚p9ØÒtäÕ½½iåí�Ý"FŽ¹è嬒ÙwÒíïêÜ‹ |+[G†ýkÐIõÝÈ8ⶄςÆÍ…lHmJÌÊ�Xé*Œ¸z€×¸&ÍÓô“;v(ñÉ�6=D	2$fš�Ú»k<:eK†Ý5ÍjÑy›;yõ‰²È’`k�‹ïIÖnPp�A¥k¦0�g�C„D�áâg�’¡ïÒ©$N&àÔË=»q
Àzˆ¤UHIÙ|°yð=‘h)íE÷pwl²Ã쟰úM¢>uß`¸ó´ÔNQ„¡Õ�¦ùüQhcÓ·R€þÂW§~n8�õk(ZýûÙßwYT=–[³Õõì8Ÿ+Æ×	Ú`?­yèja%CŽÏ׳uÖ§ø•j™\Ì€òÎKkÕ±54õŸî‡'QÇý™Ó¶ËÀ³»8·Z%O9“Ffµ�©5�+¨2&Œ²)¿åˆožE¬!’P‡À¹E€žˆžÛ¹{�6Ca˜±‰9¿Ã_E퉢ŸiŒJfF|Þyqðƒ£»ª3Ý>·Ø£…Ë�XÍõB›)¶„µqt£;i�S‹5lÞI¹Ö3[euZòº#Uø£÷�ôÓÏŸk—�ˆŒ€ôÏ„cžû™!‡7æø£© È¸q�iIJuØXË
A±<:(ÄËcö’ Ÿ]O„¯‰§ö Ú*~,<ß&¯ÇÏÎõŸØCóÑ
"Wh¾Ó«™ÉÄáÐ�„Œ�¶mœ�9KŒ3„…�ào †ÒÀ™1ºd„ø ñ
ÏV&‰ñ&Ï€RÀ.~-‹‰Ä‹Ò £%û®ÑýQ„UŒ´p!H)A¤nF5é*R`ÍX²�c“M4ÓM7'¯FÔ·>6»Õá0æï8a½~þOi¦ši¦†Ž^Mh¢
)"´;^AØÑ­…Û‘ÃàN,¿¶hý¬SNÄ�ˆ…Œ$ÄÑ‚hT6lÍà‘ŠÁÝí\Æp˜Õ4\8`HU4VA�ˆã‘I2`“™ðÞ"„êdXB„!@RÒy|âh£ö§(ºpq Ùõc‰C�øb¯·Ò!Ðúµ>‰K=·´îh@³IH”ʾ³AöŠŸÇþ/ß
)¡
Ì?á�‡êþjSþ‰]-ƒLÿ”ªŸé0þªbeS9‘ÃþŸàY/ƒõsîBŠ“aQÞK?¥÷#ñBÿe:bÿǃ…Æl¥?官æÚ9ÍiƒY£ÃïÁ°aÙ˜n�ù�¸è"ìÀš¼
ËÝÐUâɼT5“†¡·8�Eªjõtc²C¤íÂ4‹©<šU»#çêš]4o¼QŽ¢ÞVfQ×ÀîØtã$)ˆþ[(ŠVáãí�fÖ
V”ét]ÅtÑëõ:tŽHkÇøîdÜË"@,A8B»ØêìÓ`Á߃ÿºM´bj‹Lÿœ+d¤’ậ²jšÞ].Ö–žn�׉Ýdîh[KƒßƒI(7À7=U8Ù㵆k®ÌZÑhH!´¢:JWÕ«˜ÙKÕÛi#�K¹¸=W[ð$j(ýò¶@õ	nöN\®õΉ‚ŒÂ£!i"e�=gX†y{Ž“³ƒ,¢vlû'fò«s{¼;Ä.@ù)
ƒeð-Xz‡[`Þ¾…³A ±Á¨ZµQ¢L�rø¼lv¬=~¬—º0ñ|§&!va	�ZÛ¸0€ãmˆÿœ•TÆßsil)ò>.uðÁ林Þ!óܾ}.�t9­`A„Kyã„4Røæ�
©5NX0|5ñ9®B®Ç£Ç8
ûë餡j¢
øqIh5Eͤ¡vØ$!
zâ±AœIû·Áÿ+ �y“¨òVPO¿GÕëß>o·éª§AöþÇíÒGç!Å–ý1–Af,ÿ�ƒ>CŠªÏõ¹6¢Á¼Î³ýV�¯åë�\bê
T~zEgþy1Œ…HÅÈ㟨�Óæ±¥Gb€ÔJ&“ós*9ÿò9Þaùh’Tcù´‰Õû›Ç
UÚgC–q¾›/ºMµmöˆÓ?>‚‰Á3¥×tžãuU?ʨÖOC“Ž:·ö‘¬ü‡³�/5¡üIEß¹Q�3!?pÀ�DðôƒÖ*õ„€Kéû?EkÓË„þNþüú
v=Rwz
Ö
JДÓ
É™b*\jk½U�Ó×éýžŸ¿*´ð‰EãÕÍó‚Ot‰èrù#D?Œ°2()Ë��+!1ó$ó>mNˆÎ*	
�B¦Ø�”KKnï¼k‰ìšé·“¿àq½öa_Å°So?»�þ‚�ú^oSDÈW—ÑkÍØps38Ÿâèc�æ÷]Žn·Õ©ZÏÚñÚ¼Êlµ�_Sü½3ˆs)fÊ€þW¡¨ÕR:S$VåU
”2Ð	·adSw—Ì歷f?Ý—ÜòÑO�î=µÒvß‘ÿ Þ„°ädFˆ�”CèÓ–S\MGå�ªˆ^/Û™ê˜vC"&¾pSnú„ð$ÑÌTççQÁôO³õ}Ýtºé*ÕfΟßm¿æ3è6³çŸ§¯«\1?ÑðâƼ£ÎŠTÉÝþdufd`“¶wûñìm±br^Зùéä‘á‚ëõmáÑ·Õ׫ÍꨲäÁoT=퉚‚„«ÿqAA˜¨<²ÚáÝI¾B‰\)�¨›¹1iñ!i\ÏÇÖÅLûý¾×�ž}ªs~»CfŸiÆÛÕ> }ÙV6¦$·ààÌa7Ûj£Išxru;©Qˆ‚*±­qº‡Ý¡Ý93“0æƳ¼D¡]½ë5Z…pifëC蹸)­É)W�k^+É*a˜á3	™ˆ*0!Å9@|ç`m·!Y×øý%À<[iumãÄ™å`ê`Ù‘`@™þƒþfΰñ?9¡ªŠ£Ç˜ˆŽCû†aªf(
ˆ@A2ìû»1†û_³Ÿèj1’ÿf·4Àuê²/ÊÿÚ£~
²Øj:‡ÉþVÇå">Ž°¨òwd(à‡öÉ�Âýƒøþ®¾[÷§»'>\µhñBM’ñ
%�l²LjV‚À Ó”ÀT)èEƒ“qbq"ñ�œMT¬<K^\ÖëLȳ“G¨ˆÙ£·~{ÿôˆ€ÜáëLŠÓ{Ã÷«‚¢?kÓÿªâ1/E€‚þtöbÅ¥?ò(nàÚÆ6ÿ›fÉŽüPë@R£ÕuÖ³é›xz0õÓU *±tÁÉPC¯b§<€w
ËÙ¦ŸÛå®Ž	YÝlÀ_ò¯�Œ»²jÔ1Smq'9Eˆ_ö´*�L‡v¹;…§ZÔsC§D�‹ñŒb€³Í䪠`jp–£Buð9çõ*Ž`5›¨#­L]Ê{Ð-,úë‚J!B©ûËÿ‰�§5fô@É �òjñ8ž©s²²�Ëå¯W#C´Ôþ<É` (ˆœ¦•wpnàEV8}íC†”4âDDþp-”\¨�§‹b°·‹‘þ‡0!O–¹íÃe~?^{¸Ç;ðYA¸ñÕDtœû::·ê1‘
^ûd•nL”ù›X9k=ïû`Ýë­Ï«¦î£·Ð{;.P–Nb§ …Â0ˆA˜Ö�;[cà§h¿üZnDئ“{_Úp«fÂ÷»,YðH>0æh¢"SŸëß¿—ñrâ^}ý«í‡¿¾õDS)¢<"tÓ
¨Ç	¡ë�÷ÈÓpÌÖXT4G™Äå´H’„>ïÆoÒýZ룮u�A¹I �„„‰:X$ ˆ$	|¼9ÏQf§^B/ypHÃý”(g¼l#=^ž‡øÿÚ5¶ç&ã̹ûsþÎ&1 Ù´�¯KccÀûEM¼² ñ䛤Ìùó‡öIq\­ï;J}>.Úˆê�Á`Hg0à#á,œ„$øç”í<°š§†ÚN"�ìÔ‡ÃðóH lt#éípv>ð‹á¼gŸ¨+[_Ùk[½V;FªI¹TÔh ‹¸EŠNF|þ¹ô	i¤^6bY´¢.=
9¡³x!4H°‚f¦—ÿ¤£€Çš¥{‘Ûžž�t}ÊKœ‹­MÜž¥ƒŒŸ—³ÒŸ(OvÚC¯_éÜ8
¸Ë_)i-$÷hA�†eRh3-�êÊ°ÉÀQâaêe¼Ë}\Þ'a%;Y×iDJFA%…„SaÜ ©¨lœo,³t\iÞÐTU7
qÄ«ÿÏÔ×ÎÌÍâwñfeq?|7ïhŒç0ÍáD@�4ÌŠØsϵ‚BL…l‡3-@`mþ²ò(0�:ÔÑ© }–§¶\!cˆo¤d„�Eù’f¢&aˆîŒ­ÚÌ!�;tQN£Š$“
ïÊb’Q·1q
ƒC¥„‰!€† ’ IdNŸï"ööíÝUÖ÷9`£…+3"ˆŠÕ´ßÕžÀ‡yž\·iÝŸ«ÃÏØïoCôf;¥ç™Ç´Õ.âpb?ˆ‚G?·
Šˆs Ž¸DZÇÓõ{ò狌Б†géë»
e�¢ùÌNæ' ÚjC äš�‹Ý†©h[éî乬�M‡G•«r:z`u%kшéj«Y›‡y¿a´(|•6pèÊ	ÿ‚ûÖ˜b«‹|àø±5ˆªÇ3æþì-7ødý<ø	òxÅÏÓÖª}=똀‡©Ü�¯ÙÏ«â4zOT+Ò&¬‚
.=sÒiij#ÇÉj{ÎŽDtP¶ƒ�é“ݤã4«¤2sûÑÐç=A ú�{סˆ�.ûÖ}áø×ãAL{Šu¢Z�œê9si23¼£a™¢zÓ>”" 0†º¡IÀ�âóg'¿køœ*Ó©Ü^6´¾wY)‚MžÈª~t†��áM;¥vð!w–ªks)¬ˆÊǨªÔŸ|Ç?iÕ
Ø¢bDU¨á	¶¤\šxã6†�üÚ#²Ãì
Ä¥ú¢…Ú9© „vù�™ƒy[&YîÂx¹*ÐŒ’oUãkàˆ`aËuSReH>¦þæÓý¹þ¯pÃÁwgddsÆ<çaàg"цÖÀR´-r4Ü宺
×âU¢Ô?Ãøò²HÑÚߞе¬šBÐÿK–1*ÔlΘÒMðý?·M�ï#ð+³ç9!íòˆÖÜûµýº�ö$ðœp
?CF0ÿl[}`â2e™Š²÷“ò¹Cú@O5©P
 
*
C£óù{W7Ë·ºÚÎ~‹¿’h¢Ï4è'/¦ÖvsË9amžåSÛLKQ
›º=�Ó~œÄm¢œX«OÊ·�ï÷¤²ŠRæ0,•tçMDžfÕÔëžy‘ëçÒúÞ‘ªf"e!V± !
íÍ¿VÒ¹"H
_aÝ_û¸±í?sòGAÈ?Þf¢Àô:Åóp
·ÃÀ°	£�þ<
Ož ý!ðÞ‰±GpVž¬ u8�%NQÑ:9©Ã‘øÈÁ˜‘-gƯ¯âþÎP¼T ‘Á³Å
ò”ÝK$Í‘HQÜ=ÿQ×ìÀÃH³MócVOÕ>Ÿ_”…�¼úkdNä´°igëŸ(Dt?wæ©ÑO¹äprzæ‚a$Hô	2$zÒ
©P_Z{}»þ1;[§	¶¾Q'ÈÎán<ìÌž®Õ”¨ òb!6‚öSRª�vš&€‰õ¹~½UPKª£²yI†þ³”‡û*dŸíþòš’ļß膤Öw7û$uuÿJ:
_f­zö·¿Æ žIûí«TY¶°m¨5÷&®Ùõ“«=6È‚€SÞmž»wsÇ àÅù½ýa÷2m¯á>²T^FHŽTfZ9”e̹+•UÝSÐï[ƒ”ŸJ�Ôüý[Žo¿žß
�É2H„Aù« !Ï�’¶¹5åÆ?¤Üü6âm*H²p¨B0­»m°Cÿ쵂ã¥/?ëÖ
�b'¾(n"Þ"ȆÃàø,dCoÝÍÃ}Ÿ†ëj‚t¿[°»¼Àuº�M�N–š6»]Ç¿£ÈØÃT¥9`®8�>/ …�;Ò!ý )L÷SÅÑÿkêwíÝþkðêGôÏeoîƒ"<ü¡jÕ8Â_ì&›ý¹ƒB—NñœzØ{ÄÑbCï™?“ì?Ĺ£îsý©{Ý*Â(�µœ·ÂgáãåAQÑNÁÞn¶,DCš,d^n£�\„JTìéʬÇå4ãƒøË•~�5	DÌÓ•–ÁîýÄ'µbžÙyëÓ²&Â�x¹³Òr-Œ0ÉÏY¥§œf’©rs0<¢4j$©&èÖJÇã­¶£Íja6¶ÉBJУÃN•±eª¼é
5œkb²¡\T+Xy©xz«x�f«uwT½a$…Ì0‘‘aª‚/_0obˉ@×)dDGö§U‹&íÒUVO›õ÷ª‚¹dDdIÁm¸%jå‘>�0uÞrkõÅâS?kNLù£Úiz‹%;98ßú?´ÁȲ6ñÓÞ&v¥–s¤ª.ZŸƒ»bSƃÛtý ”]QRëômrßû’ù]ö¨´²iG¸]]Ú—
	Š±áí£K¢”hQ)
-ÊÀqÀ�ÞQœO®"a€vÑ«5Zxõž[¨7ǧXÓ0¢¸<¸�”CÓï÷4ÓNƒ41èÔØ‹è`Dä5í�
Ž‘�?æ“,`dΉ"õÙ(Ä=�ÐnHj¸ÚŽ€t1Š�°�yÑý: áTyP¡€‡?鯧j3ʲ«5Wëƒ2áb‘ ADðŒP\ªŸßûë�“ƒüÅ@${Espì_EÚ%�¿êpzÊp}ï~2PUX6{犎芪{ÊîpR—©Äù"2wSò#ì�¦N’ò Xî•Ð¾ò‰D©y´ÁÜÏÄÊÿU«ÉAÏÅýþ¦Úã;TŒ"B@ò‚¥Ù2Yü^Ÿ–©&GDËY–'ôÔÁZ‡=d3)íÉÆ6¦±“J —Uvi·¦Ëî’¡å’AÂÍ
Ƴ^µšùR#½]•Ü[¹„øìàè„ ëÑ¢2û�#éè/kZLß”žÎ’Â8‚IUH<ìÞÈ#˧û]…/ÔWQ¤G¨-Žjûi‚„aËðw¸öÏ€39ŸE;$„¡ãØ÷åëŸëï¦SðÿO™Üѱ+ðBܘ�^¥\Ü�àÔ!SR-@YÇî!¿‰”"Ÿ¸ÜñŸÖ¹9gÛ”ê[ÛWä°Yª¶‰u/ÙC}]N·õ!u.z÷£
R—‡Õfôçrw©ó¿ØéSE(aVe÷§š†@SËYÚAÉUYÈôDMÕ–J|_îÊɾ‘¡öùR/YÒxçĬ_Úl`C˜“m=dg*Ä­Šb±—¾ŸÅØr9ä§ë‚�¸ô¤3Œ²��4ãoÕê¯çEåƒÀ'wX”/±Ä&ÎœpRøzaÞÔýr8ÞÕù�¢2	ÍEº1‡¯ ¤–'
pÚƒÍ×xéÜ=[6gVâ~žã‰Ð2Ìë)ûü^ùë˜8î"‹„‹Â—ú�žº�›Žç®ŠÃú »ì4ê ì±åÙ$Òž±>dç¹€‚P§žÄd+qŸ·pÿ¤a×ÇïåÄ?ö˜^�ü¨O±o˜|¡÷�(O·õo=xE'•æ‹Y 1ú:ù´Ù'ʯÆI]ñ SnŒS›øÒüe+V’°åQ\¬bm®*ƒÕX79È9»zìbgoÙôQD“qoY�ÑUü·t⦦¡Óø¾0leî4eš{¸è£mI¼Â·Èõ¬$Êy.²|ŒìÀêŸúþ50ÞKÔšÐ0vïÚfDˆŸ0’=$žô™ìÝi�­q*ÒªCL·C4Xbjß›Ú
Š®}
"^ïÉŠÛZw”Š)dà„AUíäï3ëÈùSj%o�rÏÇ
ù¾Ê9ú+©mƒ¹
8qÚŽ´�IŸ+Ít”–àU&“s¦Ò\¹x_¡äÖÖúÃê"ê-'|EL^«Ï�ª6¸ÄFÓ¢šê^®sfb›(­žê2úÄšÕgU§Îbu‚µ"4­÷ 6ß“ªcÀ7ÐÇcèó…ýÚ
n	܈5¢ÃåC/8$ƒ~x¹½>žtõSéÝW� @)QQŽS:»í;ŒÜPü3"ê5)^7F80Ʊº‰IØ¡ÛÛî780+÷wÃò/Í«ˆ<ÁJbÁ	ˆíwl4+C�ÁÚìŸûä¢	øÄáø¡�º•�Æ·z÷Ì’^^ž›åÅ.ºüYA݇éðçºÝŠîYŠ�ÃX÷qN.;øžÍfî}Û•ïЪ¬žkÄ“>|JJhÅÄ™˜X
S+žÅ[uÞáyZ(>pãNÿ¸ùD"±�H0O_SntvbCÚ_ZÉ*Œ�èOí‰âM#‚‡¼77Ÿ†þÎiü?×ÓwуÀØÈòépÂ@ûq¨
–�è1‘ƒÿ›ßÙñz,ààòu9999jtH‰!ÎpšBªª¨*�	…DTP0s†U¯Iv�n“!2Šqž¹V3†Qc1Œ—5’“«’¼»hïá�¾Äï•è¹É	�ÇÕ O´ý;ãß?Ot$*¨ª©?J’§�•kXµ­oíâ�ÛŸ™Ûè_§Ž÷¦0±·Ñ•üqQƒØR,ªîpVrnpŠ¹Äõo8Ç7ÞçW_J"§_wg6¸†ú:uÓý¥ãØ�	± �ð£]Á¸¾½‘åßÜ[k}0Ý'o]¼¤X–®Ë÷þ*0ôùÚ—&7ú“j!^ž¼„õ’0·y�¯Þ˜0"R^ðü«EªHkªv©zµ‘Ž�‰;ó‹æ;>™å†?Ëù|º^c£Ën¼Ã²kô‰®àÜçBäLø›6Öc5*òÖÕo¾
Å©û„Žæ}CÚcõñØeM±Ó·YQ‘Çfåºþ¹!Xžùí×0’¾‰Œ2“³7|ünú÷6ö,è¸QשÔ-.ª‡ÛbÁô¨Íê"_Ø"dk”¹–H¶b‚&BÊ™çÉ0 À *‘RúYr‘MNUKc£*„G$Õ²g)ú³3¢!.½Æ[íA¯ÁG¨lÎÑ�å6çÇx0²}gÆA:jbq¹l/tËû¾N] è>aê$1‡¶Áá3%Q9o¢'´—½Ïüä
´:68`>Àç-GáÊP]÷]o¾´ÏÐ%ê–6P– ‘••°S5ù=@ºš<ô9ÙšY×·j
ºÃП˜ySÝ5ïÍ
êþ�L‰ôv˳š€U5…)Õ­˜ªv;.š¨'c™n,béè Ó²ôŠf‹Ðþ‡Ú¡ùGø󟣤£ìÞX!¯Q½Ë”¬M†÷-�£öY>_€ŽÅ%#õðó¸w@…C¨ƒU@«BÏÖ@-7žJöÄDúe¬UN½®áÔlëìÒrX65¸¦ÿšU'€}c…O‘惩QŠÌýÎߪ\mY…²û;I(ߤ��¶þùë¦ÛM“3b…Þ’NýGõŸËVaÄzc¯«ó€‹ÂSûf87�´pãU­ðLd„Qõüݺ7ßÖ.Ýß3/{osu‘‘ŒqŠ
L„ÂYF“:\Žc9ä1¬$×Ì3¤ �þùB@i®
¾çÊ
stõûêÜÕXS¸ƒgVO�»¥ÍÄsr0|˜ð×zÁ4A¯[ÅýT°|.ÒÜ\æs•LºéG=—é68xcô‡�¥„x3_â¡ØôÃ|q~2y3ëÃl».—²�_/aA	ÚÑ–z䎆ì¤ú ù�S–ªå�–Ê3_ðËÏÂÈÀªP˜SÚÊâ2:»�¥¤ñrv:ÚŽ_šQ3ÄÆb9ÆŸŒ+ywx¥‹yËê*%µÁ³æ5”lûP,>±—".¬$´g
8Îq–Ëç-uE<Ûå§1’³17IFÔ§–À05#ðœGa“ø{UÑÆ÷Èü	†¢´ÊFf‡èDu
N	¶J’'/GyŒa�jªG ôµr^pks£f§ŽéÔm×.NÔmp£N§}‹f;d`îtýˈĻð±A¶m0ݶúpyY$š¼ÁãúðÇ+[(Ú’�•A`•ÄÑ.ÑtÙ\wÇë½/jD�¾I­þ’¢�v‘ߤ»´2™Ä¯µ°wU.çr«Ñ©#QE!¤‡ÓrÝy±è„V‡ütgß�9‚Í.•–È·$+¦ivéH	º¹pvçS\†ÖTC©@ˆG2·�Îþž[óÑXq—w‡ˆÊìOÙJÇFË
ÜÑßhñH®�ýÌæǦ7½˜G4LW{Ý…·ZËi�VPŠ;3/ÖŽs+YûqMxÒ;Šñu¬58‹×€Æþh>Œ,R‡tkWæ­ù g�B–¢ý�š
0—ɱ®­O¯-ºû†úQi¨§k K6ïöÜÖGóy×õ‘„_|ÎÿŽ“ÖoË¿­¼:ÔGê-�*GYƌڗIE•žíH‰
F¶|\Óvªc²
×h-œðÓÐjBË$.›t¹¯[î!xãc!ÝÆôR‡¢ƒš
@ìxÈL²¿'‹Õ‰¿~kp ¬P¸=ö^9/D)B±#˜nk““œöºwZ¤÷”¿RÁÖᘴYÙ…}­­"!Ñ¢"f
Rׯr»9®Z3R`þA'}ü$8K¢¼çñtþ{nU! w*¸	6¼ÐF3(á¿œæWÇíN%˜ñ#Š{è•ñOG3¸×·Uô6ÛålD:Š«š¹F%š*ª×ќÛ’ÖÛ–àâÛ£ˆ»a¼
Oí›®;%'8Ô?OTD]Á‹ Lžµ”„›qen´°©Ù{6ã8Ã
fš§yëÖyüÿƒõòÙòS‡8rrl–ÈżËq=¦p’Ä•èýÇ��ìäžÌœ$š_ÄAËÃŬºq
ßÞ=óDsÆÑuXg…yÖßG¢6êôì~žåqÅ«[~ã'AWqæ;é³Ðmù!ym3àäæ‡ÍyRª˜¹Œè}§ŠÄJÎ)DáÈXK—wsiZÚoµ¨Sx­²F¢VMŒêëaZKhÚÿa)ßr6z›6ÜÚ³­ö–›ŒVäYÈì
ÐDÎÎ:u2ýHÊ88h¤ÿ•¯Ñƒ¹¤»°Màý�(îZfcÑæñ.�uFÒ”8Àq̽c+Þ矟¢Þ®Ê<
?b`ü‰âb@»DyS(®×Â&äÎîû{¶-ñr@^°Ír�&×üºìÿ„½(Ž²�h~å´8q+›»b;aÁ¸FAD�Rh¬ V¥¹A7N¶¸uå/tT~ÔB&‚²Åëúá#s¦Ž�Õ3­aê#¹,Bá96ÝC	¢½AX¹êtnì>Niýþo®Ð�$É.mç—ˆé
ØÀr·\‰ª´ìÀ¡m»#
]s¬ó�|\áùæȵ27 
>  ¢Š"…a]¶â¸b‹UÉg}ÏqVNƈíÀ(Ã&Š– ö¿ðFvÞdÔ
ÿ[�ËÚæ×’†K÷ôM²TTÒ™Ôs@Ñ}î¶4iÝsAqAD‘ßjA:Äs<{ñù‹…¼—(<œgOOBI¸\>8ÐA£WBÄ9Ùö¼cÚ†;…| �ÜoL¼w}Ll?{¯N·zÐÀ”ÀBL¾Ö»H€‘,
:3\€MgNY¡†¼1uîq>K\oÒW±ºS¶~Ç¿M¸¿È±´nVІÍ)�ùR)™J´
¦I•b¢ª·+Ü=ôá+®DCl'«EõiŠÂ¤M³5=¹Û¥Tøˆ;Vg>Û=¶;Ûò8ñµÚ{1T`NUTÔhæÚåX2ÖTƵúÍðþ…3k¿-´¿pa±ÕE4ʘÊ7=4c>ªuZ´•B6+èÕÉã8Ã�äŽÐå‘ÝðK±MõI,ƒÌÀÙ9¸ÝÂxA­»¶ç mkk¢"—΢»^Ró·ý�¨GM™�ììmTr¾oØ=å�áæoÍ^¦\[%G¢Î·8¯3a‹O3fjÈ‚9~�wèê@ëîxÊ…  ‰ i¢–š¤zJd÷Y÷7ûvž³‘†…¿â<Û¿^“335†Ow-Ý�²ó' ôâNš8H;
œjµXÓ	a,ŒH/2¢rŠ£	Œ´£CȮէ¬&FCÂH¡3o�ÈL2ãçk+Ž3ßEæ‹lßÔÒÙl´�”¹‹ïÎø#Ò@Óm k Ø÷m4]=„ƒoÁ½�ž¯8Ýgë3*JØœio‘@W�*Yè¡0ë›Ñú…T£¢~nÌ´ÕnZ{où·9>Èý¤Çí|Xßo/vãÞÁ/¯•Ö4DÜåó>ñ‡½sZ*¥ï8ÓÕά)‘o:Õ,cÖBd²tŒìø6Åà¨�–vü»ã[ciÚ3……š�5פêÄ‘×Ç}„ŽK«®G"wë
ƒW[_ôA�€– ¯ä6Øýß�™ºêÕ
ÎܵÙ[³fS'.hG×êz?‚­Ø*¥©[ßÈ
[Ŧæ(f°þ�‹ìràÌå’μyqå�]
¯óé¼MšÕ%	áN2›´fv,ùá¢UX "×CÝås—>šˆ¨k+ /ðÑ’g̃J”Vk‹RQFhAî#FJ‘Ì $
2Â�y¿ÍæÈÈÈJŠèÈ\p¶ø˜Ê0ÇFP  ÷šÔE
‚›û¿ý–ëÈQ‰‘ûüY„¹Œd!#«ýs�VÓ^Ž>í�wþ_ º…ÿ´D¤ˆî{Ïq	¾õ_ÔöKÿ'¼µÄÀ,OŠ�Êclá€q÷Õ¬ŒñïøõÏË了À#ù·ù§À5äÝ5’§óN¾{©‹1WS�°_¶‰ä&
'ÖŠƒ
HAŒ0sŸÏÎ¥�	´Ø6Û’&M9/…ÉS%ÎͲ(£uÏ­·ÇZ)ÅÍb¼MiàÎ7½ô{Y
)�Óf d�e\âúÐÃ.–Ÿ™£q>‡n/âpÒÒ4´´°c[þpÓÿQ‘¿àG¿K²~‡*ù­¯+êeAÍÕm]3c¹÷õÃN~hëÇN½HSŒËèQÇÈ©/é1·Íá÷ãŠÙ—„ÇïÔ©1ws‹¼yªÛl²ÖvѨ¼dŒÕAŠ‹¶ÄâöÓÓ¬¶tÚ"!:œV.Q,í"Å’bpa<Æ+NFGZx†ÂQ„N_}ŒánpT|f»xB‚Êào®]B¼Y\dôJ˜Íeà¥-ÙšD(.¦Ûð©Õ-.A”õ„(o"ƒ¤(ZÆ`½ó¦‹l&èi¥‹÷_¥”(*"⌙Ùn±åw3á
ë†
ɸ™,Igê§(éÏ D
š°VRPpË…Ö«�Þstש*•5%1W[°$W(kÔ],ªZ«Î°Ï7�·>Ý D}˜½Ê?¦Çggh…×ÂιPð²ÑÓ¸Ž—Æyð
Øn@Ï,¾uBÞüWŒNŸQ]—é¾�º =]ˆUM6OƒÕY*«™îƒd $宋_§Å07À›
&¯,B¨�‡ÝŽ«Lj¦täò8-uDÄâ‚k
Yh~º:­0KÑžFülMª÷Üî
]•…’ªšK«…v\öêÖxÖ?QÕÑÖ®Lq°);ùx:éQÞ#ÕU”tfͶÉðÊçÙž<
0®½\
,¢êe�v˜_@Í·zÌmõX
pÒ¼áN»:À›ùÏQå‡>;0dPEÌ(¢Ò¢Ém -E@©³Ü]>â²Õê�㣬Zʹ ©¸C÷á _}
!:ÎTÎfíÛËèJ§jaôѵ7Ë¥Ô¾¢½½�d·–µ²Jª"gøxMg‹m¢uß¾z»0ØeŸ‘„Æ(ÈŠL©h�$�‰«ÇžÜ)5·!Œ4»ÞÒJwÐ~æZâæC2�óéü[]yñ­&ÛßH©Ìé‘°ÛBKl¤Ò™Ðâ8~ný¹Ÿ9øK߃~C¨Ýÿ¨—6NΣ
»ÝíÓ“äþÖÅ>.¾Çñvvw�‡O–ÞÈ'àx‚‰>«Û±âaáoEŒÌ9UÆÁ6	$uC•V^×)
E†8½\#wÇeÏä³ ?5C5$!)˜tÎ
²õ»úá�Ä¢¿ívm£®Øâ§ðèwdÅVBz:*Ç7
sú7Ó³mh�\yìaOy8{Ê ¼ûzKuËñuÕ¿ã¨#	c*ôïDfÇ·WD9vaù�gŒ´ºw¼Ó˾hZ-q:3…zŒ´TF®%[1›Óé嘬>.³“x¥’˜cm0)ZÚâ”!Ðկ䬞~ßîcU´K@?¯ç†®Ü¶«,h<.í´cMïÏ:Ibäô—á³Òk6ž7sa¢vºÚ©óì#êgéò*ýðЯfC¦%xòÇÍ¡,×ì‰ÀãšH``UØâÊÝëþ0Zb«þo—áHåCS£!µÛ~°î°.'9±üÅmÃ~¤ƒLÏ[wËåþŽ×ÖË_ÚçþÓhyÓ¨~
¹Q!È´jØ1C¾Ì/¹µY7ñ9µü”ö–úÊTÓ,º•ÿ‘€9!Þa%µîH!
K%s•Ùòk"ÐÈb§ý\ØÁA“=ÆdÝ=
9ߣÀC

;ªÏmn[G8s©ue·BvRD^ÿ(ï&#£÷#Q9rÉ‹|	ïŠÌí¬'©Ä³Ê‡†œ¾bªt,æœY›Îux.tõQouo•éÃKQ˜v+L™´ÌƒB¡;»1 .úᯬïme­ë;Ö>þ$Ù¡DêTªRQTqvìÖ¤Œ
t®ATk…5Æ�9	  ùPT­*eUÒ¤KÌìÒµV›iÔBIÈO‚Ž52]ÎÛwÛé¾Y[8\ŽÝ�€b¼ó»¹@²¨àùæí®´uÎý:¥‡³™òÏe�f¤!€Cš£Þ¥…Ù^ëœÚeK®“-a¦‹T–¨ãU1+�°¹‡®Ž1q*Ú¥Ð^cL�)B¯ŽLºØ\Z~ ]ˆúB>TJÀ‚ƒ‘Èýa·?w^»çÍþw ¼�AçåÔßD
&[xvôäväˆqepÐ ß¾àÖ¨šADçB"$«²ÌíS­b,Ä,Æ«ž—ÆïØ<»šÚݪî{
unGLO¼AŽè	»�€tõB>5Ï�kÆj1)B#‹%�±Îl(²PÍm�~žŒ×>FøôTúúe®-ª¨N6ç•7MG¢›]rÚcM7Ì
áS!°6¾/‹èðëø|§õ?Ãü)[‹œç+;—üš'Àê®åÄíè¡*)’DQ~Î1ex×3A>¯¾£žžu~ñ—’¢yùCGþyíÖüæ¬WM_ÃåqsðÍ×JQÌM=35ö1™Ø}ïÎ9Sêµ²½Ù3ž®–!«ožù1¦—�”Ñ¡éÇWPê?×R;_+yU,tìΰ†©œýçŒ(¦.Š­3e¯«roòa»ÔaF¬ç>
·ò)¥_ÆËÿîl#ˆ”t&³Z½[¼Ç‡ê?'Lͱ+°k!zšðX[£ù÷º;eÆw¦µ+·ÍÜìëÝŸÇ:f—ü@3.4çýi§¾"�…aÿ5'‘ߟS®ŠE�¡¨}¤·Ï=º‰‹¼îd3�@uHÀ ŒX*qÚÇÙAÒÆr›ÿ•‹ûg!ÛHÅ„(
i碙[Ù³ü=o…Ó�Pøg@bðK’�Z[$ý¸—Zÿe(ÐgŽò¢ló¼öä^¼þÛŸzVÅœ:|®—©‡«Mé~ƒNØ�	£6m9hŸ¿W‡8æ“»õ뵯º�ÍÍŒ9äüeœsòk?VjCШiAT™ÐØ
�þ®^çÉG^.©”GšZTìÆ—oª„s”YºíîyGµ1ç©?Ê-iR4šI›¢k\a’­¬Ö2¨+=S¦InuRìm%ð%¹Vv7í0çŠÝÉìÿ]='\?9Lëí\ �½þ:ÊÍGå™a(‹PªÂT$&UDÛI%‰ÁäÙc›ƒ¹i©R£-j2–îÐäuíÜôüèçõÂûØеlf6œî*»;¯‹"c×¢~×Ãx³\mÛÙ®è¨Ù®6fL��Æ'qnép[T“2Š‘Í¡ÅEÂPUòâÝ„t°¤xEd;KºÂ‰·K[¬ÆÒ¥E'ÑD§lÖÖg¬áORMç#ácGéfÝíâ|{GöÏѨh+íÛËïïYs¸©Bõ�¯�5­ f°Ò
z|%Þž|éEðFFEEJÕ9¶_-)ÁÐsœìMTħSµí«%zìsOf×l{WŒ:»M¨AoRñƒÑ=KÉGw0`Šš¾=/.T…GÀÒú¬;u"Î×lsí~OÎïÐdÂ?—P4s66Ç\}³ã±·Ï᪟îýÙÙj´¼«FÖºÎtTÙ}cÐQ²„TG¦„’1"ª§K›{YõërA™¯ÀKÔXB׸ÁU™<¨î¿!ÕAïsâ�«ÙÅ£ÍÑêÌÚtšÌ¤‡ŸèB2A¢Á¤msÁ›VîºGº†OÌÉ´ÿŒÚÔ}÷6¼WŠn€^ˆ_3Êy˜MK¦¥™5ö;·Ï
Ÿ}ïÖ.å0XŠ‰á>žäD¨MC}8¢­Õe»ŽøÑIVêæùÔÇäï+ƇJ¡ëC´(-’ó&ÁÛÔå&UU´$Ûis´øFQïpIoߣEG“DÝ¾{Ú¿)6,×
söûu@ŠZ±iïføAçb™XÁ SžM»C!
Y\ÿO›ƒ€¥MBçtÜ™ñöÐGxúߎ¾?>ªÝ�q+Ÿ»‰½(`‚*¥L¯è~jLkèvaK;ípœ¾#º®,z#pÐRjÞÉ̓|*ÇU†¥‹fãçW9UÌÿLp¤hjUQ[íQ”'˜ƒ¹ü}ç4Æ‘îºí‹®ÁÈBµ.\lèÆD·~¶…/;�m�­Uíí!G¬2>?f/DOd™侀î±ÎUêNãE�¢CßÛÑg6®‡^OÍÓsǯЩ�¯„~²°æÏN8|0ìû¥ñ¼¡D@0^
"Úc9•ýTGòÁÿä¿oœ)ÇÄš…ƒû½N	�/à<ðä”;â¢dÍ™N¥O‚¡·c
8Q¾XŒ^¡OàÁ>*˜J©}çtߤ‡î¢­»³s£zÄô<©À`P@yí"
T§YBy÷øõ½>ñü(ÝÕÑùàó™ÐìÎo–Þ~UóÎO¯sÌê�]»cæù^è\Pˆåç¡ÆÍyüO4Õø¿^¼œœð~èS,íÔîkbê©DªÎa¢/:ßF»Ï©ÆŒñÀE)—=ú„–ë}sáL¤µ^ß¡ß™ï
¡Ã�
Ô)Ö䀡©	'hô„ÛÛÑîŸV!ŒîœÅk‹Ê (Ÿãf?Cg�%‹™Ob¢zñéï£IÞpo'eŽZf﫯†‡÷(/ƒ÷2Z—*ãÁÇ¡NÒ¼ÝÓµ÷¯j|>ËyˆÌª¦¡ôÒµ¬)ÎY…ê6Í�Ô°¬ÙàúK!Ûᦗ"W½gº”*tJ¶’�™šš¡Í§<øÇ\j£\2îųӶvm¦Yeµ×bÊÂÍÌÍŸkœölwáv÷ÏçG}’nx�3WÄùÆ1¾·×PrᎽ©†Ò&•št�~¨OIÎ&Ë&ùQ*_
ÿ…W¥‘ñ””�p¡Tù¸Ž*4Ç@à{2t«­¡·ª+ÀÐ*H›{4ü=7Æ=¢ÔýhëE
˜cî‹US—G<(^½,Tkû‡SS!ío¸vsÊ¢Ôë¦Å“‡uôÚtcjW3ù ½ûüâ<úÓ¿kž¥‡¤#ÀÀ0'Ù:Q{�áVu×冕@ÛÏÖäú%Ø÷­ZQ6¼õÝ­ÊW‹Ÿg¶�!	î±Ø¯ElMW+*¤ã¡¬ÛKo¾ôïÊb8ýI$å&I¿¨ýÄQÚ‡ÕGåGJñƒòžSó@ð¡’µû*jmdŽ®Kž—,žƒpѸOb²øÐÆ`ë3¹CT?E«DºÝËhùø#Y?.¨ÀÍV… ºR®Oµ÷­×ñç}b�]É6_TZÕ*
]ë�;û³áçœ`>¿2»{=b2gðRÈM�Lj™•äGgy‡u´š�f~üq”_·‰ù”¥º_SŸž_dþçÄ	Š¦#÷é°»�nˆFMrÔŠY}r~oGç¥÷¶ûQžö(…/ÏñAE)x<Åìük�uÍbÔ»å'Ìrnäêaþ‘¹›V5Âé v,QS|X²U—
ç-‘½`
¤V.dµŽÇ®¦.^f1FbNüN÷�Òîg{ÚKÅUU)Þ­«î^‡"W¦>�‰ëeôæ›–ïÖMû¾²h†´¼„ÆßÍÌì Â%3|Þç°M´±F·åÇ9st`Y
ó¥€â°È/`¢!}T.ˆ	ÙÞ×d©X�KŽ6>®ìŒéÍhvÃÖûéæòÕSEª‡v&>É•Ê2q[vFcžæA`Æ÷õCÃÚñ™U©Ü¯ä­Ësˆ¥¿‡ëÓ[ë‹Åù#Æ2¿��ø÷„œß-ª�l}c˜Qsˆ #1÷u6Þ†¢"�Ž@Û¶”–Qkü;pS×®BƪÚ0
ísš$̱õ7¯¡€‚ÍQ˜Ç[Œ\}ÕuË�ÚZ3/TU}ø+ýJšUpÅŠž±­ÉÕ™�U´ÒýãógnkO?oÖj…Ö)H©Ö-fO½å—NN2®J÷ÝÂnC’–¬ÅEUz‰ôògvÍ$ŠbÖ7“^×ÒuAÔ¹¡ÒûߤžMsŠW*!¼P䦵Lê	»C!L²w¨TÕÌÞìx¨]³¼­Rífgi»;�ZvGd;ºyVõß�.~…8?nœœ›{8(éÍ™è<^2«Í|Ö­™ÙT;bàߦZ³B•çïdBûu9(\ á•�Câ¸ÒÑR³û·›M.æãˆÎ©ëUÞÔäÆÅee·….(Væú9lÕUÙñwU[%­]ɾ•úW/¶ÆLÁ­?Š¥ôÇlËÃù[¿†Ð{ÖP:B�¬3ØMßLjWÅD±P{yœÊAAyCËÔ¾§+¥nêÏ—”¿›û§�£Æ¢²oéÌoèÑyÞ­Õ(óÉýÒN…‚R™øÑ`³"¨•*j[/B=Qã¹ò€–tVç)TÄѺˆlÁBÐÕš÷-¦âí#Ò%í£ŠÀz
5û}æÒÞ"8,vÛ×ÆW­ø×è{Îõ»±*h�£]ö4JÈ–5zÝÊ(Ðs<©P6¨WM‡ÔS3z|t}�úë¢Çín‡õÏéÜÜ
]äô@Ü)Z YE¬áB"KÕªÏK[û<uk¹Ù´
AܳÃਪMÚhøn@Š•�+~û˜ô®Š‚ê_
ñU+UEj<Ø‘¡ËykùʆÊ@C×évH\œŽzr^3dµ%È
+©~�hQ3ÎÉ·¾ïÎT‡´…�ÿ—ó³âëôF�âñý±þ·"šFdJ!(H™f BŠ†X© ’•qÃ÷$R±	K3D±�“�§Ø1°Ü*
x8¢ë�Þ¿·Ýø#í[ŠªE``ýï­•?ëÌJOR„œN—Þ¡&…‘6_¶qaÝÝ$’KdA�	6ER”¬Í&*\Ht}ÕÇøö¼iðƒ&¦”'QÐ…I=*¡éñÇgmõ:Ó²@m»¶ÈbaÝÜ-ëp5¨ÚRC#m¶ÜqÁ¹$•ßÙNáþ>N‘=I“#îk@È1�ÃøŒGÿªü`öJ?Ç!¹¦�íÌJ_üÜ1šöå‰õÀ.‰MÁ�?å"Ú	‹ú"©N³„dúÉÍF°Â`
f<%!ÙƒÅ@ëx
Ì®\¸MJê
â
ÈᤢY#
X’�oýQ{&Z1�bm(Ñ$ Æ1ƒ2%Š«a¢ÕCHd$U¬À*–·Í’XD(ü	
ÍUÅ�qt®KÐ 77S`qpÆä8˜ÖGjmÄÌ€vLaÝ�Xù|ÐCa8›A#ÛiâkÚÿ×ÄlØøè Bsz³§ç‹G1ŒSPº‚€ÓÄø­pB0,êÖÌ„ñw‚˜(þD½ƒju:$³¥VeW
a"=À*�Ð᥉ˆ4s­;ÄvH¡ÆÓA+®�ÒR·¦è¡ýW@lÄZ  b昈ž#½gHí£

Ë„™-1„´IÛ+¡™=ôáÒí˜Npˆ’SSЗ€ub÷ãD!Â8/DbC|þlÑÓ¦ó$Œ,œ5¬±É@¤)(C§8>‚‰ut0ÇA‰£Õ Üh–ž¡
ÖC´<‚TB]Útè"ž!rŽd6Bá¸N«ÂPá‰A¶°ˆ hÆ
ËG,7«H4V@a[bç#p	¡P
½ o¤¥1M †�SH8:YÃdä¼².Ò;¨ÕI­ã¨Cö@aɃÄê(*!æëŠDÔl˜‘Â]BðÄÈF�h?Wéû>¯§�óøî! Qgô«–µ‹/çø~§ÀöŸÇ¯ì±)i}ß®ˆSøb—,t”MvΡoêðÞÄžG#èK˜À<x6p~n—Ý5öûûŽ¿­ï(ÿÂ
#é
ó†ï)?wõ›/>'´ö™ðÝîé¡8~þÓô×˾×~¾ïÓÓ]|hu?»D–Ï®»¿s7mþó†¥ÿ]©-‘þ>ßn¼s�N5ªó\{v~/r#/ÅÆvØßi^;=íÆÓP‡ZÝá>_…öôç¤èߥ?§û¿å�›<•ÿ•Ôeþ:�Í­?UšhfË3äž	ÝÍ^Ba6Ù”¥å¶DSè\1™@£ÏØÃéDÓ'ꮥŽú-wBº�s}ÛÙ¥®›fÏÌfŽzdUÊ—`¶ÔÈäz’hç§S	Õ%™ñË‹Þdtux¼Û·{;Œ=Î
88 í5ö:ÝÁ†·S¼v<¹tbð0Þ]Áš
¸<-4×Äìñzèd<Èlh}N¥Ÿ2Í�7Gó;<œÜŽ'›Áîæìàȳ™¿#ê9°fåOƒ™qz«Kwøf�±ídõÏŸ¤s¾7I?�»ÜÊuÒ"&(všaK^íb‚¦—ñ®0°Ï-ôI?PtýꈇÄö#"î2¹Àx(?³ÑuïåD¥	€ þÎ%	T°I35CBP„<ÆxIþÓoæ9î�÷w±§ 3HÁþ Eúõ¢€/Þ}²JEþï´)‚!<¤SdÁ›b¾ýn”aÇý@ÿ‚ƒBôˆÕ
>ðþ–D¹åû¾‡g8qtËôC7¯YŽ•ã�"…w€búr?0 êì6.¤°ëú?ßÙî÷yÅo;¥¼ü¿§ïås¾?IÆú>k[wB=,V¯ä¡,ûÓQ 
¹„�F
ff/`�s%[bBߘ“!wn �ÜÔ‚~§
•Ž5¨Ncúëvl
D݇ý&N[º;1ÍŽ®Í(dá 9ÂƽÕÜêh@¥xÏ–Çüڎƶò~|fG§3Л±oPô?0LY
>xýúLÙHCN}?wÛø~;¨òý›4êú‹„Þ¸›ÅꌨJ	«òqLP…¥¨Ð/`ŠºsÃ'i²ôHZç
–&�¸(¡%²ÉMl®ˆ	uÚ·KŠnÈš3[¤šª÷fÅ3ßU)O]Žªí3J««	UuÙ€|3W^jU¡¯M|�QS+˨lôWMxš‚j(¢­%¯±ôhÕš\-Þh Ì¢ ‰t‘pý¢Dæ�«Æôl0¨ä²ƒ	-	
(‚
áJæC‚,=å�	Q8œÓ‹´À�äå6ù	H@ær¿°ƒíßò>€À9ƒÝPÕ'yö^ô{��ŒCú`ñfýƒ‚L9è³›³{ï]A÷ÃëìgñùRí°Šô‚îkI*ˆ‘@�žód4è–@Þ§køoø°ý¦¤žAÙwìs)/Ê@„I=ž³@4湞­Š‘#ú¢œ
R²àé„!ǯQ¿|ß¿É–“:ü,ÐÄ�@û«$>îßC5ìý–‰âQj£`Ô¸Œ Ec©'ð`v"žmø†]!�Ñ15ØÈ�p6
DÿhKï¡–†â¦Š‰êþhh˜—Ô;Ý
}TÈx¿�"JlKq¬Ï:&—æËB‘ȳ@?,ñ™�㔇gCX’ㄨÄÝaF$®L›Ö†åÜÖÛ¼P4}žmB'ב³Á�Á¸(äI°ƒNA­v71c30¹.ãcs0q[LhFˆåuˆghˆÕ*:Xt×̃ÝÞ¢ü{HSÈ!é
ªèûœ‡Ý"cØl_HžæC´ÕU� @ã[
ÙL9G°16†Q
®Y°½+î"Ô˜Ó™€|Ú §Î0‰8XùaPsÀøƒ€<³H�™N®�4Ä’HÀßä~gý"d)�¦m¹Ä�¸¢›ì ª?Réݨ%¯ts(`
Räò{b
™”­½ìlŠá—áúR	OYßæå,O�k½„³Á,”GÞÞ‚ÇŒ÷=÷â(lPᦜO>ïÊêUET¼Ñ×Eh\×Y)ÒIdã€$5ul…<›¯uÒ͹°šL„–Òª­]B¥ðÒø�›Ùî	½üŒ€Ö*Dl©Â؆�²«Ç<¼T|ÔíãrBö—ß)Nò½ƒÕ»{�©´,?æã;ÑSæ@-¤N@š%ÀP+D�72r>ðÁHêút;lól|³Fa¸F^hFE„l‘Cñ€TµŠ ¤»áÁ
ÛƒacAhb®‚å×�¡w;NŸÔ[«½Í»·^ÇóujåÙ·”tµd3çm}/ìY	éü‡.ó†ŸaËD¸n)¿Ãbç~ˆ‚'ÌÜ—n›e‡uû7ã �§“€
¸
êÜn°#ÕPäêÈ¡)\á!‡ëÐA×z†,a3?i>\‡È`,°À§:_À½pLÄÈ&†£ÜqÉs%î^Ön™oӮݻpQçî;‹žÙL(6ùK±ƒúw¤Ô�2ѦWÀÌÜSÈNzb•DÙ‹„ð8š$i™*œùvg?aǢ	µäï«A­Þh……[on \@€àBZPê´9ØäÀžÓ!,
�ôPp.>¯ª¡ph[ˆ¥¬E�8621Y��dW…‘TISUõB†I@!˜`Ì$CîA:E@£—½[
ÚujÝÔ¹Ü8Y»‰ ¥ZH` •OjuŽq4H†¤ƒ‚¼°H ˜
h(B54ÈÇÍÔ4àßDáKý�!áe{Š$~v
ÇÐgÚÃüãKÁ&p>ø5ÐTöbþ¢y¥ùö
°¶JE
Öjf´!c#ÌSÔÔ:äîffЦŒMàn"ÚwsDõ‡0‚á±Üh(ˆ¯1
Ē$/t
@…‡Á9ýÑ‹Òp{VŽK;º4ƒ
Ö“# �ÅG·*ªª"ªªª­¦3ÞJt
{?qÅ_í”ÔãÛ­
@c)
}�84"%$“#11&„“‰
íÄrÇaÉCr姡£Hi¦Üªêbq'5c œÆ*f")ˆ6kÛ€!¢ 1‡	JÙ§dÓN¡†eˆf7˧AÆñ>Ã
d4@pÇ2™3f€u#½¦4ES�AF$LLÄÐÀx4âL)2ŒË!"“M%P@”Ò‹A§�–diVdXÀƒ¤ÖiÒd4¡AcŽ¤Æcôï4˜&X‚g„3nĤ'07$
¼Z
ÇÇ@Ã0Å0ÀÁsÀE³§Tr
ÀÒ*Ыlà V0À1,Ef"�„°IF–±@UƒaB`ë4Y aoNSUB˜J®
(fñC5oNJ‰læTVRDB@$@f“j¢ 
Q(7·‰‰Òà�F8®AHÄÀRHëxêZKff›Ö�9-)@
Ž`±(´
˜¡¨Lu�Ž‘ªÒcÐêцkZÊ¢JªG%#7U–YjE”Š$“V¨ajˆ@6Q€UÇ0mb&J`’
@ºsh6CFA¸MH¥ÅÇÈÕTF¨¡B ‰YŠ$R qc=0C{1Rpœâ{8Ðq	¹vá‚&0˜a Ä2Ü0X„uŽ.¡Ôl3l4¦æ¿Ó˜ñ¼êáÉ°6C/(%üô ”îP+Ì �âÂ	oEéJ0nÁ±öŠf y
‡µB¸Ÿ2�W ‹¬!èy€ŽÃ“œZ2èhNï™C>n•ã0$ õffX+†a�,‚Q�Õ¡£Lü»ßçµ \#áñænQ$uä‚®H˜8$’VV.o�c¿{iÂ
Ø�ˆîƒ˜wÇIªL:zs·¯
8íÓkªëÌÃèPßgƒ5P«äHœƒrôn‹µŠÃù¼„nÙœÊJ%$	$ Mí�pNóÒb¿™Ðl•t­ŒŽ�lžñ1C;¤x5‡ˆ²TqMÓdó€€éSXQBaÐAÌ0Ûc€À±¸½0GX��*zŠ)Ö]Ž7†@Ri™"·4;�ºÜsävà‚8뽬�E5`ÐfôÕò䉦MñšHìQFC¨X¸6è�Ào�ªi|P	€ÀðÜ3 a‚¯ ÙÜ°iql6HjÓX:�ž¯�‚ôÍá&²Í@í€|!8ÍÒ’w»@ÈÚ8r4qÃ
B!.Èñ¶`¾îüèÂDQ¦6×N—›¬Œ
Ì™ËøÅþÄK% vÅK‘NýaûòLCû9E?_¨C?м
tÀ?2ô¸¿¾ß�uÔ]OìàÔ6y~ïÃíûðPýþJ!AăýÞàýõ€�?Ðú¿Ä÷l-š7�a¬v�$©ë"ɨ¬ù	@›Ü›äG�Qëá—éæ)(óø7•¼ž‹s]#ë’³�´¿;¯ñN!…’õ¿ïªKÿ9M2"�ÍK™ëýg,d\г˜ƒ�¨¡š†
O¡—Èî–ï¬39ê.ZÎêÙ\ú6ý–ÖÙX?³=\+b 	
¿¿¦ô¢¿gI­÷Û¯O„\­™6¡Li�àMÞÏ'g'gÿqÕÍ�£Ñäq5cO&ŸÝcr Š”º›ÝƒÑâ) € í§Â%4”Ï—·‚ãÃSa¿#…‰¾"I$�•Ú,}b	‹ß¸òˆBPKB|u%?f£yfî:;¦ÚFÀ–•¨Ü³UT—º­:&Yh!
C~Ë}^¯ÙÏÇönÓJÙiAk®lÆyÍ6š]¨Õ˜?¤¯
ÿf.¼Í)qË>ŠÀºáT0³Lœ0Å �Âöž{טP«ªYOn×$óÑm¨L4\"0äE.9®(
âL§Ïl´cAžV׌„°Û	×´º`b÷ºü³Õ_F9‚‹§ZFÆÑ^XaD¤ú'�:dû�}
†S~Šœ²zUœtðäæäÇM»ìÿ7™í:÷øzj¡ži2UÊ8WF…ËFµæ t¬Ô�OG$’”¬qABT9*r/¤iÓÓ8ùz¶�÷@hlb‰E•p=Ö[$cÈú!w ¹ƒÌpídïÒ/IZh#ìÆOï++¡'ÌùñzžNN<4ñ!r‡«`ÍîçÈ.|52hC2v‘‡D¼™écš]ãzQ}Šª«Fä L6î⨬Š{p˜[×qzïžy�– ”î°é7óˆhQàÐÐ÷IÙ|�QîaîÓ4’ BÄ°DIv	…™4×nË7F8ùC·ŸPi`ECez Ø¡o=ìÜUf¶w
Â@�ØÞÓK¹ù^ñ¡·ëšYöMœâƒQÓ{ˆÁÙ¥ºX±žZa$J8.h7H”�áÕœÌ	=z4' ò©¤�€ä¥=ÿÇ®÷~¢í;OÂô#4yº·Pù¹4gâ¼b—€ý‘4Š8•¢¬þ%#a®(f(¼Áz·ù�Î	ea’[S
+
$èû?‚:—Ú×Íôó~©ÜÀ>gE_kC½hæô@‡AGA�»r¬/`2ª;R›ÏfÀT‹™Ó¤lO ”9‹ÔÄó,
!!(�MUÝ^7&Ïá$²¤Ÿ	D#ß̹"ej#Éç‡4ü0
¿qi fjyŽl6€1»¥��âþ
‘J^§‰ÐTN‚±
Eª.} ¸0àp
™Z,'Ùz
!™e u¥­LÈ-ká`Lú	â·ɬfû&4;©Ä+ÙÐ4†@à0Ð,á>]Ü2 :*ƒ@D5$�q§!ó8HÄÀ•Úš
7öXHÞB€Çã÷_†@hv};ÕèQ3#èXDUSO¬<
(w}“
D)|’,MPÍzLèŽ
iëMÏ4„r:Ðj8F!Cªq=ž�k§`U¬Kª]¡)mƒ€XŒýý|[
kÎS*¨ƒAá·ÀâS�q†J@û`i |J ©h´°rÓÁöð³Ô§Ì,ÞÆDrºÈ~y�àfeTÉÖï�é€tÙ3.(fÙS\À(WiÃTÖ‹ê.îöo‘l‚�ݾ¦MÛ¡
Ì1°=®à8ÛäBD$²&˜eý‰’bËÄšÔRè)®(©£´JBÁ×8Ô©`æüÙEN�c0RNM%APŠx02˜ƒuMCG<’☕Mòº‹€…ìŽÌ…x
Da÷
Œ3@5üø‚(p63M®�¤Tà^D–’6œnÚ8Ð#1a¾£@XÆÎyd¸\dÄ;œr
�$…

N(¹l=§ò?g½òýX|µA—’š•ƒê#ügîíü?Þª
`8‹‚?a
ìj7 Ø£ášÑ
^Ãm”ýqWõÿ($�š§ú›Pã†pŸØ1±§’ŠUÊ"':Å\ïy_À::9õ�ÿ]Ó!—¾ndî$”~62ä�¯oÌ­í¬åTi#ÚîCîžèßcƒHÇø¢ßß«xÔ[û7W®~Ž½Iü^¹œC‘­+ÆÒpÔú „A-˜`šXÑm\=-Øp�G¡îÄ`cÀUÅõàìyGà"†m¼ÎFBd»±Ó`7ž
sÐyþþ-(^™&eyâQ´»�IÁpvØ^‚æEb¸°¶4À·œ…¶ԡj�Ì/ç‰Iz:¨Xu¥WBW\ÞeÂe¾ó\Ìí²nÜÃW±gR7rrs37!ÍÍ»ÉêèìêìäÝâ7K·þ-Œ›7{›ðH—ŒÏ"€ý‚ã:Øò#Ûˆz·‹¶vbŽ#
-
|ðòeÛÀLîPõ-I<]‘Þ¸¡¤bðïâÎx¶,fÆ©è`éD–VÌE¼ŠeÅrKá·Ä¯×ü9(ËxïÚ‡"!wm�á.†ÿ£íæû>χ/7Ý÷~;fôà಼aÎ-íyÃ�ç†b•Ð0‰
”…(t
^
~iø”ê„œ«}$Fè#²ˆT¹¾IY»°&¢L£aêQªl’¤Ä×ÄÛ…%ÒJvŽ�¶d÷
c÷ÜUˆ4ÝE\{ïš•½Õ!'B¬ešÉ*ɹ±àªé1¤µ·4G#d%Uüì¿>mäÊ•$4�=ƒ-éy¢êCgO+J5um“æ�ŸfùÐ}S;póòÆ@7ùF„¾¹vkGyŽÓˆçWÉ|
=•‚xˆz¦`+YyagÍöIŠ\ @ê°;éqyIpÞ-&îh;vuuøùv®î^ÞAvÄBD%ÁS ­~þˆ‰:ÕRˆ&}½6óÃLDƒ™4kÛpHàkLù¶˜£˜‰Û^åmd¥ã!& ôæ?yW'–8=ǧ {;ð¨lék·Ýö„}~Tq$@+‘ƒ¦¼�!;ÀØ47e“cÂɺP}ŽO¼8l&þ%ÈjC�z\(5îp�,à|&gˆÐ/¡ªëÂ{[ØÜ—$W¸¹€Ê¦X-Á]|ín‡30ãŠiØ 
°t‚=ýŽ{öú}>É›{¢‘&DìÈÓÅ�ƒâû›p!gÞü­Äì4=‰ìŠw+íÐsÛNEã‘š@�:S!•ë=:Ûn´þ+ÀPà׳V[/ˆÔYÙFÒí"Ñ
Þ�
X
ÑUÞbÊú0é=Ù‡ñH/ÉòZu
cÌjÚ§$	”M0&¸"ú‡
Yàº@ˆvîšËÅèº2ÔS–Ûž(`¬M™Yüˆ6¢º€5
äv©ÜÏÆN!©pCŽÚ½]3<ñ5Õ÷+܆a²ÍÒ§RÀ)F¿[a£©9èC!# ²
•°7�
5á›Ðã¿Ã(ç#hÙ]Ì+3ïҌϳvíÃÍÉÁàldäí£i1UµIëÉ«[3Š½ÃRÙsvçrUp †qîÜt†XÂ-š•[o»€C 9É¡ˆd�Aâ&¢Ù0�p(ØÎÀ!æ+AçJƒ‡‡¿�³É„|ßLÈ.wWršñ)–mæ­ªñä�pm~“â‹ð§=0 dAâàÎ0DÁ±‡Øw&‡`…Ç—hFà
½.dd°jZƒ‚ÀÀc£ö¦-±l(–EæÍÐÚ¥¯‘¼K"êÝnV}þºU½¸'ªδìù9�F²Ó‘Jõž£…uøp£º]‰9—�]�Þ
.àn?z±Ç¨gÚ@(pBÁG<Ú	R�[ vì53°·cØ"Í¥Ô‘<"sv¨¨ýö{›
f{kàLm²…§
ÆÙ¼îNb=5LŒ�L®¼*ä8äNñNNü$
øO‡ðhýÔ~_UAû¡QzàCº§Ûö�~„ááÁÅ/
=Oˆ¡æ^‘G�Paw9ð©ÌÒ­³
ˆ1µ‚�£¤ŽÜ¾™Ä&2'(8ZU¾…Gª­Þ¼½3§Ÿè²úþ̾ï¥Sñü³ÚuÐÉ
¿pÒ¾	m@Í{ö¯{|NS3çŠo€0QÂkúÏNúûÙ9:��é¨Ì³ZÝnY>¹—9F$Õ‡‘%�³Žš
^¶8Ø™dD¨ý;5:œôã_|ø®¦û˜—­­¹!hŒ#	�Qïê‡LeŽÇÀ=bCÜy/R	Ä"{=„IÒêþƒÓËÀC´|ö¤Ù‘ØýP�¥ß[Œùè±â!ä€Z-T)+¶‡N}†”£=rg"&ƒâRˆå\©®ä&‚ˆf°*8ØW×:"§¯¾˜�€Qoì¨ØrÑ’&vèÌÅdÂÆÔ7\‡‰x¼œÑÔÕ.äÏæ(I@(êIcNåMrïéìLKc›‰!¼!`µP�[‚�ÇoÐ& ïÔgfŸ=¨+î<~Æagħқ ÂˆäD¯**(%»’ÝtÏ R@·ÌFk°�+@xÊÑ|¥ð:9ö®î3Ø‹Ÿëú6Kr…ÚhåY¼˜ÉÙê\s.”�Øš->a m¯t‰�¤!¡
›P1
v�åÿŽ€±³†frqcÒ¿¹2NQ°‡~€x¤8b„5'ð#nú?Æ!Ñãô|U൯9CΞ£4
‘/
Ä* tÁª)‘Ú&šN¡%žü†aƒ·a1xº?Ͻ�³À¤<ÈÉŽ8*%¬Šrþ­(ÈÉäP¤9ª¦ŽõŒaO,»…µ¥‰Z\–%b9+NZ<^/ƒw‹Éäòî1µ˜[�hLà 0‚¾á ;ôèììíaÔ0áa�Ào•`L9æ­ˆbæ‚XØx<áiVã¾b6z‰æ‘�–—Ý b�ÓƸ°Fƒ±ômÄ°#Àµk¤ÁÂå”À!Šžºh¡‰ž;Õ3BÄ„w^͘¸<æ–B D(3Ö[ú¿oùv«~“ý‰ü0‡¼·Ì²àÿzOílƒü"§›Cï‚!Ŧ¤_ب`=_GOF¢@½Ǩa˽O¡�¼}+›QÊù�‡ãÂ.›`[IH�MV{îÌ�ýní›4Ɔí!Vb•*NLrC5 ëö0
RpæE@ÕmN'#Œnš(š7z9c^ÀÍs ’äÔéÊ9ÿ4
�‰^Baˆ!¤€»F‘ÒQÀ(:»¢Ùkƒîº3£GQØx‡ppâ
(àå)’ð¦#ÊÓõšèiÈ p�`õ,d"²H–�êìiZ
™º¹P–EcOÍÔ7`‡yæPh!!!|	AO!}‹BDMN�*Ù?hÔj™öäòJiÑ�ÞA|H,}ˆˇ10)	(iÒðƒé
ž
ÂpN®2VÎNäÉD¯bÕ¤âcaÀíd�†�“ûô`ÞÌ?KF.Jß㈹'åÁ‡õN•Ô!¹õ @®ÜZþ@Ð,uµŸú(Z‚ÝŒú'hÉõ�æ–²�ˆb:,
�\ð’I$ŸWM(è‘@Ô©@œ¿@8h„CsÆ(�„êFdºà b�è6hM!'Ä0%	Q>™Nah
MÅL$ܩƱ)G B^Q‚Tx
˜¿Q&ˆEŽ2£¦³Qh”9 ‰¡ˆª
a{
ˆíîêÛ ŠfÀy—­†`]Æ%(PÃ$€ä
"è�r@Ð@Ÿ! ÀvCßh ÎÙá€*UPÍ  ½{»Ë_]ñr”
;4Üôw¯ƒÖjIˆÒlï¬À„Ca�çØ¡Êy¬–7 ±)÷Å Ü”]Ð!j
×q8€íÁ$P4Áäj‚ºš–‚@–lªXÀsÅ®0€…6OYéÀA�
€¶qiÄ:«ƒi²?Ù|íÚ/
�òk ´žÀÇ–@¤»
"#‰ÖM!‰‘˜Ó#CS|B‚ÔŽØ
XJ]*A™8Ö
‰;Š
B_¤:Ÿ£öÌ`çöP?Ì“$¯Ù®�)èÚív»L†$‘·çåàÅÂÑ42(È�èUÂÌ"¶×DÒèð~ïÓ÷â¯9ˆdl?–´Ã©ƒÅÞ+lùtÈeóB�†z•å쿾aM§JvSØXv	¹ÁcEWv*´°@AJˆ ccî$à÷?�\ñØÍô‚l£K¤;¢�¶&ƒj¨t&Í?F";ƒP2ûÓå]9�S&ÿ‡�XËÉz|'`Y@}è>˸„Øç1¨)_¢�€Á–ØL	΀-Fк¶¥jÛ§zÕ\¬Xn¥ìbÑÒ{MŒè.¬‚°:jmhà÷rhÒ¾4‹f‘V¿CÇ…l
b�¨ÚAü¢3y•È¢DàD€PÁ¯ÇÉÆŠm2îø¯j¿Ô-+—|½rÚ5§•ÑÈ/ˆ‹-�77º·66öÜÊ€x§b2*Y4T§¨n„ÉZ0Ÿ‰È€£ÛÍ”ý\%&Ẕ¨žÂ~2";¢ùgø"¸9þîWgù'ÏIïs`À
’``}d†Ÿ AÅÄ@ÂÀv	<Ê{c`@»(”J
)Zt
æ o@??¸ð€ÖÍí�ø°qìéìÚgNlÓœpÂWC !h2
à×cÐY`Á1›Ý‡O÷¾4šê@v@ˆR_²ÞLT”Ž¡†fEÙsNk”
˜i™™J•’I��ˆ„ÞÙq»Ë3™bê(€á„uÂNHRïs4.|‡™Ö~#ºxèC$ÒAÃýNüS‡¬1nþö	2‰�u@K$íœ Ô
RRƒI°ÉV•] @Ä1JZ¡«n(dC]p=�ð r6k£œÞ…~™ÀÌ3Àš‰ÔAí1Ïé•3ÝÑè4¢ë� v®üÒ!rçšY€p j)JW
°Í4	Ђ½03
;Šh\‚U�¸ÌÁ»Á°|Cc1è
Ö9÷ó>a*
f´1+µ'^bz”êoTÊ9¤…hØ-Dëpy�‚„à
JÄ}�uyš–H£|¸kFÐÇ*š©,x—àAÝ íˆÈ]Mì@4Œ¸] ^ð1C÷aëÜÂ*僸Nà
@È`Å*@Þf¦‘‘
‘‰BÝNe�åÚƒhÁ�a

èCšrÀÀÈÓØ¢�ÚóÀ¡¢#AQ¥B"&
P<„
Ù¬™(:I¾
·Ä¶�3e¤;ûpïË]fL£!Ûœ3Pm¦‡€CmR–(~(;8ÂjpØ&8�ð@XÈÈv�
ÜÃ’m´wj²°ÉÞ.ž m82(  ¢Š(hdnfÚ,˜ç<ÕQÀ9P2i`ýßáú½#A÷~zù`ÐÀïÞ�T§K1a^ýr—6(ó40G÷}¬3:¤Q¯Ö�ù¨üðqQOÄ#ýßꔡÔܯ¤Ý ¨^^oñ~äH–EQ@ÿ'åÈüÏÖ8ý°ç@À¼;ŸÛ˜c§æ¡Ùäðÿ)StJƒx'9Ù3voî?Äþ‚\sb	°°Õu·ŽtŸ#»°~£8Õ³ý?yd2å±sDG„ý:ÓfˆÆ˜ÙÜ:\
é�~d“L)wݶøf¤Nû…:²#£QÁ‘1ìòf¿j
D"øŒ9{ø‰íœ5ZQ2icN"‰Ð�p™,`À±l-	¥ƒAëÞ'’ÉÄâÆŒŽÃG‹lršA?òV¼ÒàX¢¢–Ä3P�¤´"¾’.X�:> ùÄsf�Æ�øÁ´)>Î~ ²b›9ÜÒC’õ骽Æ�<†ÂõÉÑŽ¼¿°‚¶ò˜ýIkm0Göšw�ãdâEÔ"kð£°ß‡JFŽO-bAÉRÍ‘ R¢´Ö„1b®/òj#FZ©¨‚bEª'`Dm…b**P*ë÷€ÒûÿîøzŸ¯Ÿ¢žQo¶É·zÆ?xÏÃp9fô§™$M
5¢¡k?;_šhš`·‰eýãÛ“¾¢6°¥PÚa†'óF€2òa(‡‰ÄèY1„d(S0 šèwT;x-
´Ÿ¤´G‰¦f`cɵè&
oT» %øƒöá!þsé7ÏJn¨á�v].n%fWgy§^/žt|¯ðE*&½wß
(ç`&'¼€ï»Ø=YFM0PÙˆEýšp-‡Œ>³i¥æyTBu¶Ý¶&‡‰
ìc))çì%ƒŒ@ÔœNJð…™€øͧå`àÆ„Èñ.§¸è8!à w±�ںД@z�C¼HŠ…”XÚq	SúeQò‘_ÔC
¡ü—ÆvðLǯaŒ\ƒV°‡WÔ¶›jÐ[0ÔC> ¤ïçZ½ñ‚Yo@½`Ú²¸ƒéh`B2­Œ��éEÆLAÀrØ-`’†±ÈÈV™b5mÛ|t”boÿ ØÏY
Á÷O/ÿp	�	
×ï!‚Z±à=X†àÙ›o�v©ì…ùa¥}�&ö¥�ò’1�nvP³Wð†œE»:€ìr0jš‚b¨À)¤
e*Ê
ËPÛfÀéö1xÂv(S˜ñlè­ÁòÆÃÝ»Ï!ø�ÁéN4Ï‚4€`ªàÜXhîyƒy}ò©EDç`üÚ
lB p?FÀG
¥YÝ>K¹ú„|Ý4G@ÕTå
L¬t§Ã#³dG¬ÌølÙ8c€|‰­	ŽE_±xGù¸3|IA�ʆ±;ALx�¸`8H`cïMF!ð“*Q2WrؾŽR&”ô€ï–€:J(ˆdFR]HÉùH R“݃½YµÒž$s…Þ	·zÞúƒh,Õ‚–A¢Åy˜¡{Øx@ô¼JÆŸ½±ý³Îa36Ob¡Àl¯�¤$$T`“ÌÉ rÑLÈ_L@ÊY…dÃ÷Ølá?Y€²üÁ
œÀ,°lñe…:§˜†Ä‘L…J✔sG¸8º<—	ê`0ø5?2ÎæÉ(9ÆÑ
á}M„=%U=;MIÄFv´Ö¸–@8«£l–±ÀÖÍ”Ãå4\ …\›!µ4h€ð�‰Ø�¾¼Ù
:±9C’Ô¶$Ô¼ñ
Öa­
€Šêæ�-P:hLˆ-=»^œ"òr“€`ø¾À‡ÈOÇë� ?ÎÏä? Ï›CõUøµhÈL�?%þÓWåX€]8)Dw$TØ�~³‚“€Cü‚¨Å?k¬8pIXôÿÕ_IÀ�¹
Q*ˆÂ¢êÍ—SÞ99u£2óDãâöæ¦
øUèüÀÈÿYð3«?¨¢Œ†÷9‰ÅÖ(û!–""�§ß¾(ðòñq�6ÿ–ýkZ\ð©ÂÚèÑ“¡vÍŽA
›¸ÅDåµ�ËŸßtÚâH¹k†ÝµìËg`üö¬ý…Û˜F½¡šR`»^ nXU.Ð=@Õýй¹æš—
Ùk
Â~¼,AØ[Ÿß4„+ŽÈŸq��±&ãѵ�ŽË' ,PSKG­�Ìà8b²	˜@س`;<†*Ù€¥Ò˜=PFÁÀÆÏE=��ÂÜ¡±]ã¡Þë“Ä÷•g1öf-›´6(ù‹SÏw-TDÖ@D!3ßCä"ºáŒ-Üݬ¥WGvw²( bAó_`@„,¬¡	+!0BÀWæúþŸWØÏ#gi¯
Éc
´ô?øqaå^P°×¡
-dWŸ’<è'z9-‹ðÉŒŒøäAôÒåT1Z�r	÷±ì~$ØÀÀÇ
”2÷`QD>m0ø½Í›Lô˜â¾]“
8p†¿ÆÅ�ÁÈx5ÔæÃâ‘2R
 “ú"€Ü
µúàÄâ0»ÆiP츇;¨¤6…©—B
ã³a¸PÑá4 ²Ù¸›¿D°§y
ïø3»J;ü¡ðñšÍÀmH‰b¯E@:a*H=.ƒ×&Š†a & EI”é—ã6óu>)Ä(V¤Pù¹‹Ü€Tm!ÝsG`ºC€q²ðǘ¥‹¶ôFÞ‰ëõVi{‰èÔ‡2ÜXB–4V¨œÄîÒ”�ÃKï€Â*�˜im…
ƒäb×þž¯5Ûçs0;!騣ÍΓÛ¤@ÙÑ6J
À\cðbæ­ŒÀðÈàdá¾¥þ9Ž')͇�ûRï#ˆG‰˜çe÷‰c—š.B�JÌàr
S›Ç@öéóànŒÚm触®É‘Å�:ãcQðY$“•
A¤ZR‘¡iŠP�¿b¢rhôˆ�]�Â9Åm·ãr†¬ñ!‘`�âQ€�X0íìYꇹîYˆ#J,8I0a­�,šæ�‹$/=€ÑÚÕ£_,Û4ÎØ µ³1�ƒCo&0`{9‘4ÂyùP¹Â1cdI³ÆÀ;Xf
Îm¥	f!ž-ØDÊ9‰–©
Áúãíåyý”%t“úÎr
x~?m"`Cç y&¿£l”YmkùýYô¶>ŸÇ0ÐÌ�ð-HAùá>J|l>A.|så„ýäq2p“⪱'Ó˜ýoyhÀƒ¶=çúÎÃÍéÄi?…!¡"ïbË zO4ø­UôY²l‚zm…3óÑhÔÅT§Ûü!TÓ5’ƒ
Œp4[
¦ƒV€%5€
’•ÈVî—dkïMb«ïZ(Ö!‹1ɉ†ÎP1öYÆd/k!€OçûD±I(²#†k{ÖÈÍ^h§¤xp­ÈÓU%Ö>pNàêL”£ƒ…j`•™Ü&…ŸS
/áý‰¢î³ò…Ø;ÐÛ¡@:³N¢òè.ý9:ÜÖUß$›ÔY2
Sχb©³#ƒµ‡!Ìú 3{Òí
þzs°”Ûl
ƒRá20{#˜9+¶,Q›$ˆÆ³‡€èT/T8W|!‚¦„8Pè þPßr¦‘V5	HÁ
É�!ÂÈÈV˜DÖ~ŸÐA$Õ55U·‡`‡€h–Úw:BvV9PÒ€9v;4¼«Ä㘡©	%ÃÌÍ»Š‰d¢‚¢Ù™KÞ}Q½ù½+Àòzi‚€0ë¾F¨K½BJý
ªu¬2ækºPÚÃl¶›!Mí†1¢§ÏøYš�€‰B�	…rL•
FeK¬Ò¬#Îð¢£Íœv6QipPPV…ϯ͜²lê!¯EEœ�hÁÈš¤pÐÒ± ¥&@‚d‰Þk¥ŒÆ
‚Ž‡pPRHåTŒBÉ‚ØFÊ@Q4P
ç3åÀ¬ù΋·
paï‡yš•$Fw�8N¹˜œ|[®CØ4NÔfL_AŘ89ˆbxéÅa9Ó�¥DØJ)&ø8v¦ä1ŠB€�%s2(%$˜L2¤È1˜bb
rÁØ� \ø2ˆd¤B*\0•�W$
u€�pæ­Yy]É„éèlÆB€ú\Aä#”VݸG�€bvèt'8€Å©°Ü¢ÛG(C>‡QµµóƒPHŠ ?º_Ô5ü%©! „³½}½L
#J&Ë\ŽäÎIÉ�Ž_²©>_¼)¨öJ
ðh=žÞ…Ñ·H›‹z„3�õ®.6
 |Øî(LÕ l‘‚Z o9	f`.ý¦‚ä18
bAKJãÓ¡é&
CŸÒsí¸˜NH©äcïh¨Ds¡Øf‘`´£ý1å`l�uŒç:÷ûá÷ýwÁzù¥°Xï¿á{¦\J¦C†Ü‰s®Ïç�gîyQö&ªj*ATÂ&=_ÉèBÆJsúµ®ƒ
æ%Š÷Oêˆw^j+Ìä`1¤k)Ú¶HØS‹;Ò9
èp¿jËÁÙ
"ÉU˜¦õ‡©
‰sjà”¢x�Gˆ�Û‹*aŒ6I_§~�B£Jí~Pi½†…žÂ:˜ÅÃÞ�Tˆø€¥�hÿ†nM$¸!²L€ê>'øž÷¤„)

`A/Šo
·ôãnSzR`úCn“’
„¨_¾f	!ß8­"¦cFÏÂsÑêëÝÉÏÚÙ¹ãôÈVû$FùlÑÉÐ#¸p2x]ý4óùôÛš÷¤ä}^¬Â`)àŒ!"I>$ÃÏð~�ɤßS)„„„&e
)¼5³¹ð<Ë!� �ÄÁ	$D„O˜‹þÈúÌú3£¹<ØÝòõØ8O$7ZòÏæÑZ¥”]Ø)bd>¾¡K›uæ<µ¯}
–¥îôS´Ý6À4@7àÛ€ÖèèsÍÈ4I”˜rL[ä”P0�þ»Z§ë‰V(�:
‰ÂQ\|]
SA¢éóN
E3á2)ξÄ6�¹˜Á„ $
=!·nsâ1Ms
ëP¾#m¦ð�çÒ¤† Å€zV…ôªÀ"=’XœèΗæÅ+¸|Ž�(DíCõý˜;Å FÇa™`°
P1
�âDò0Ο6ÏìŠ(¢ãŠîúÔ|{ÑÑ
Ù”ØYÐ&ã‹æ½9÷C�sA6N‚#�[Ó¨xnc
J„È£—킇r/…l o”V€½î¥Ø¡öšÄæBŠ%Ð�ˆ7òè)0XÃäOóÁ
H}™33r.Éä'Øæ:ëòH¼€'T‰ç„iDtP�8�BÝX.Å+ìñ(¸'€À)]¹�{ Q1E*²‰�ûÿˆŠ úþ΃D%EO›`2}¨?	¸))"¿a%	Ò*žF7Ä)ÝâÉÏÓòœh<£fp% ¨h€„�2¥@öÁ“ñ%0nñ2LOŠ�ÂædÙV+ØXï¹EOyä9ûò>
˜‚ô@=Á¸(PýLŒ
D
}á´E5‡{0 u-îNæå/{f�„TL€DñÙ3­9ì-õþηç6h:=*½opX"ø�3 ljÅËfê[”]4§‹+
�y:‚m4˜nîÒ6
¨Ü?&Kȹç}ƒÈ�DÊô¨9êPZÃBw!åΘB_ÒK¸`x%›‘­g¸áȇÍâƒPôBÄ…ùpp™€û
+ú	tû3r/å�ûÓê$P¼?Q—÷&†µU&af_¤lûx$†G
÷s‰Ã?½ƒáA�ëÄ!Àl ¿'rŸDC‰;Þ(O¾BDöH0ìô°¤�N–Q$	Âû½Ê
å
zÏP„ü’„‰ û„­ˆœíä4� mƒµ… Í¹8|7|œû¶|z¾ýzUGƒêƒæ³PÙ¤-&4xûÎÓTG¦¬ú=¼ÞÑCŽ½s´ÜAt¾Õ “êõ¨v7¶=Ž
´d©dlåhLÄp=!¹U©
ÅX(JÐ@%{�W«›ã
t­×ʵú'ݸŠ˜¢a‰®eµ¥‚™ŒáÙŒgÚÓrlÈÁ†
]A™AÁî«c!Ö-…ÌÕ¾~Ú[òa8@¢ÙÛÍÂ/y´;”­ÖHsO1?UZa-9ÆËuN;Àõל1˜ppaSÁŸ	ñŸzª›©ªþ¸,Ë´0�iÅ
„€iЃ‰b‚MD jAwu(Z5-À´
·u	h´„ÉÌ0zcV€!�X™ÒÂôízšêBÚÄÒ^8š94&!¿“Pê&®õdæÀö½»•wú<€:Á̦š@‚P“áŸçç½ùŽyæ£ae¿^±’�mâ²P˜Œ‡p]òöù¸á
0îKª8P¢›u9Á
;'aªÝ¤Z�4R¨½
žÏrÁ�@ךæÚ…¨îîÙOY‘°G
¨�§ÄCÙÔ�žjìš/ôÅÚŒP¯¦v‘aã›`!¯™Z,t†ý,ºÃlñ|ßÓË01Œjœ�!Ýü*¤Šr"¥#½ªi»�°Mé–½aa£Žcˆ;±É,4ÅH½Sc#‹–J(ða @riû°qì
츅]œ‹7CdmÞkEÀ
pä–ÍÃÜàæ«è5€ºfUüUN�d\�ÑÊù˜þ`Ø/Èn¥THÖAåPÃh�2.áë”7´œÛ-Å�!º=È]°èh*FUJ¨m£qÁª2†ãÓŠô,U0Ä]‚@
E
†\4ræ{v¶
39ÜÀ˜øÚCz(
GØŸÉŒÉ\+eäÛàKžrÍžõ¼á°hoYò|`0H‰"b©Ì
Ñȃ$€:…Ü8ëY­›
dÿu’ä�ÁcäIsVå¦2zû…À-A¹
3�›Ûã�…ÜgKA’R4;v­Òo®XäâÓ`pðK-
?À8ýÑ®‚Q](ÍŒ>b�Ã@.â‚.1€Ä(Ý°Q �UPï8!ƒÉ`kBá’/ÕØB	š¤F€(â@Ò…¦ýþ†N2H)ÏéC†æJž&l8*à¥`rˆÊY�phs�`€Û ´ô‡‡;ÀOvC	–Ùs§‰Hf †Ð��7'C†«Ú`.™‘n‚ÉïËlaÁÛVÛÊZn›,h„q¡ÊGA®€‘Ø`©rŠ�á+9&Gc`éîëõM²mÆ`�sÕèØéÁ3[#¦#¢èb0Ø°4+�vKÁE� Ú¡1‰ ´a·•�ž3I R#Ò#ädï}Ÿ
ÿ•	2FJ©Ð�ÈÉ…�!¤E"kù»X,YªØçðJç´& 0d\ ò!иæHHŽifDÁ~=²Ñ¼Â3Ô>H°X�'pÕCÄ38™'Ã�"6¢-'z}“fÃJ`d(#î�ÉBéC¸Ù#¹ÆÊ%Âí*ƒNô§{’ˆ„˜(º¨S¸�ø\$ ð¿žZ]Œ‘*8°t—f†°Z:ÊX+h	æ-Å’°›€Y—¶,MET¨
!KXç=bÒjÕDF­6Sñ,tšKQw2áÞQ)ùÅ6K°5a_?´”dLÀÀ_YHaÔ
àÏÞÁ¨œHæœÀS2¿�ºQ�ÁÆf
dœ…n	ºŸ ,<çv"¥Ø	Å7å¥6ƒ¦9	ÈægN)Ý׶ SžÕ
LC=’¦~òÚ’ä…Ã0vl€ä7¶jèº%¹ÈyS³Fƒ
 à ;váyP›,ᎽM‹g,2	»‚Á¨h¨!–Ü*h;õiÌ;íxØ7 Îâ7¹	àhÈšØG†€ÜpnˆçÄÐ7tN˜œùI�¦á›�&«‹EK‡„‰Þ—ó©$T
Bð½
ª(¤·`°l
„ ãÝÇMhÔ<Ÿ£�ýÄõ@&Aþ¶"�Ùƒü�ÕŸ¾Bu#ˆ(üð”ü¿³V´b¹ÂGû_×?f›~$j€d^ô÷•Pµ¯ïàºôýÃ;¡±"	þ2	ÓR‰øAÿY9A¹¨GûIOJ‹KãÎ	@Žt`Öû›&ëùë?o bÂ.›p¤?0
œP°ŸÃa
ö¼Ü˜�YE/™óz¡Pèw[�¯³ïû{a	ùéø’)àáZ0@Y²³I|&^à�ÙŽâ9qhƒutÖ°Ožº_b4ÀÌOùôC·ZIT¼I ¶}Ûð{æ^«�ŒI$èß
T¶?4›IY%8”	!­ú�0ghljaÃ�ÎQtë9aÎ6×0×Zî qÊŒVÕžæn“U`€,¬ŽÖá�2æ?WPpñh×~68KâeÜwekþ¼ôtcC
wLnêèÙ³F­›;7v9½Ž0GF;¹º»^æyÚõ|ÎëKžR¨âÏ�x#ÙÑ 5ª
�3À¦R HßD‰û(­brî"áÝFv|K籜RAf ˜Ø¡Q*ÅÂÅt𨱚&Þ@-†bÝ\{q–k3¼?-ý'‚y?–Ö×ì?$œ¿h€B€‹pˆƒ
Ò˜2t|mÏ`k0UŒ=E©b!‰kFì
o¹ 3=n‡’ cc¶eʘ“ö¸86OU
J®eifDûaC
	®å³î;

Ð	`9Êhõ6°¤A¸g›a®8Ô6ï×`¦'š-Dñå@òì°Úô÷ž‡´�bJäP^áð#™

£Þÿ��ûê ¸é7<ü=h'…À´8Aî´Ü9),'>O°¬C Æâï3–¶
°íWÊ�PnM¸ª.p¸H0 š„ª¶­�­™륡ÍC»¡ô=§C¿€ñí½Záu-Åì­�Í@¡NÇÙŠkÖðͺ‰$ìFVˆÌ&ͨL+„ì1Œ¾Ài0Ä…Ä;Œ1JhjšPµƒ„n Ã)!0!@ˆ"^gì%n-©¡els«.%7±!DGï5¿5⯚¤C‘™Ñö7.ƒMÊ°hË“1‰˜™¡Yð„`	^䔢%""Y/
«€P�^15µ*äÝ¡²6p »6€	+*ò~HòëŒS=E4µ„¾£�CÖA‘D7ö
C㞶H|öyK-¦G™Óº._î®Ú�åÌãÎ!Ý	R‚@Ší-:×é1OŽE¬ñZ9œ°™”My­`A‡�^Q³ñö	pjÃó˜Ã„i2¢ž@àRÈëP¿—»}˜†¾Rhäü~œN=8–Y@¿»^ÖnƒºEÄLFÄEÕ"åkYY™TX›4᥄íØ ‡cp…ÐÀ‰¤+ŠPg"~
Ã`/À[eØúSá.Üò/aúˆ« ½UˆÙ1º¶°k¿¤(²H-!è®…	Ár·Vå ºÄ zþ{ª_ÔØÌ}}rãpÌ,4éGž(j)`HæQVÇ#m¨6rs£Uç
´x
@¤öûý¡|&aÙ!z$Ô ô	r
^ìà†ÇéòØ{dæ
90Àå”6ŠZÂÍãþ™ò÷¡ü�°A°°÷ôh·Ù$?â1оM!¤¹°
wW’‡+,ßøm%¥r1Eb¿n¶i¨‹ðçO�“DfQC"
'�W¦¨/öã¥_4ÁŒzÊk£Ók°<%“i»p
R±p �=.»z®@Dò˜+»
á øN
–u¾òÄpª¼ÝC6Ô„T¸°‡Šù±ÌØøÅÙÿ\pDKUUUT ráÆÙVz8‰nVY÷ß7PX¦EÐöÅ]H@.e
v
$dÀ¶Á.Ý}’$C“ ¸9‹`´
ä!üeíé¦QS‚%¢ï�æ#”Ï
�ãÍ'–ü<¿Ÿ,߉¯hªªý]�¬€Íí…Jâ[A�Œ™�`u´?ÝÕÃ9.‹œ
†ßð²´a‡qþ’�ÌâX±õ±Õ»ÙÙ¸0Ãäï3èc±Š#�—À¢‹'H>�B¡ðBá¿ljwdPè:ÂŽðÕRCõÿñØNÈ7CÅߦÛ8›Àyä`§  "iÏ„Ï#8�‡œ€/Ì°º�‘0(9qu(â#{¼M;|5Âøž#.ŽÃL
‰+�xFžBG{vðˆ kÐÆ	ÅMÂi�€àãeOÒO«ô†Ed;¥ÎÇM
´šf#Jú%C¡hÛ0Tøë�WpÐ.¹·(0}…‹å©ø“ʯáºýºKˆ|†UX`õ�F.€Ì)ü\Í.3£&'¥ùª˜ºóîPXÂ]îê‘�„¶
¸AØÉ^÷lï’-ò ñËä˜bC_°a8¹’+àêz!á×p¯.÷UUQUUl83UUTÛs^
-$ADhÍÄà«ãKëü?-½ˆÚY<öha+s:ÂåšXþÀòû‹
D¼ìd]ÝÁœþɘÜIu2÷ºÂpô ¢KeI¦BâѲ¶Wa}—U/ý½zo †ÐâœÛ6,ðj …V_ÏÄÆæ�yj�,GuÏl0xgn3V"÷~pv+„;ÀjSbE
~§‡×Õ]`ì1Ú,
{‚çA@y›†€ÑÉ¡;øÜà/
T0Xp–2 q7MÃ`…ÍÄmÈ3Êeq ©SaGF¡Â"S
I#2DѽN:†¹³€înÜQܸS0:Ð0g®cc†™"æZÀLÁˆôéò#"!äÉúÂÙ�X”š°8q¢þ'"Âj˜¨NÝáݺ Ó
²°B�`¶p[ha3Ü5Ôˆ$ €H‰Ê°SKª?Wgƒã÷ñürÎÇéé˜b˜êÿ2?´n¥Ið?€(í·ÍãŽ>Ow§Óé»ñ¦™>ŸûËiuÚ_¥O¹S:
gÎ<+Fù­!J9�ºšïц ¡)B�ªq]/""ÄZÊÞ…÷Òq)RfÍc#ðˆÊŸÌÐ%é¾Äfh˜ ‚墋Ñ0§gÞ,ó4)Ðî»
lQJ_óv÷£Ç0„!c+‘ùÛ÷Q8àfØ6/§oI‘‘¹çKHÐ3“ƒÞ…㩳}Ƕ~™Õf`2	lrŽ„bœF“v>§l³&o��#óyÒÙOp«ÝèÁþꢔA
‚/÷ÿ»OÓú‚sr™
“
ÇŽ}
T?÷†£ÝRpþ¿¬ro>æet¬âá9•ú_>ÈN‹�ÇŒf«d†ÝŠ”NN ´Ç°�4ñ_µ
ÿà¤m½œ~ß

fL»@©6¿¨z]÷tÉné,¡ÀÅúÖ,1îDû/mÖL¦Ÿj¹,è§ÝàO«§¯åLÇl�‡³;[ùæ�,0íòI?õ÷Ò{|¼Þ¥¤qÖ§½±w þÆŸdßÅÜ
m=Ťve"W¥Ñ›TæSåÁ�fWtŸYôŸIñ(%VkXÀ{?8=QIæ58„rG	´¨ŸšSêJ,¨žI	Øò;xÉýŽt'8´•øOµÎa¼Z(ƒÀÐX÷üSa¥³~EHeYÌPðcÁÉÿ×Ð.9<Ë^®”µçB­g	 ñRëeNÎyû333330330Y™˜³3333³3ˆh ™ÇèóÕ‰õi‡;ßÇ…;aëÊKˆ­pª¶a}W”گײtÜÛ69Øé¾IÜ×ãN˜ãKW&‘.J�
=RIAYV[\�FrNü(Ħ î[\l,‚22ã[+ÕÏ·O%¾�zrvƒoÉ“ú;ÿü’Cµ	Ù;Ä$CÌ%J“‹§ÄÄ1Íï}OAüKšÉ�ù•¸÷Ç›«+[Ê\ÐëÿDÕ´¡‚Kb!«­žK¶ÃwwdHäÈ´ÅwA,°œqàÚ@“Öy®f
!&ˆÜ’3­k>>-¼�Ãx9°YÏ̃ø7$ÇåwK•'ˆlÂùªÃ=.œxY”<—�t¿±âcîú-¹-C‡›O€Ub…ƒèQCöšõçLùÌÁxf;‡&‘'©¼
¶6Ýmœ|ˆ»&ÃÍ›çC¤<€ÿËVô+K<àÌ—V]p*R¨(T7ÓC@Ó¼åàjØÇ�µ×O¹§c`Àƒ„Íê2ÿ…	€V¨èN}¨˜’
�Hq±÷�DÜÚ—oÛ€½ëÞ
þíW`�šD�Çqú)FAAh™ÎDK»PaMiõ¿VÕ±KüPEÄïÍut_Íâ¤Ô=‡@9
³3ݨséâß%ïìÆ:�[¼3S0KVmSØÈ3�ÄèdåÛ³6ªî/*íÔ=N§@êzÔtF¹Š8
2¸<Àò×.¤çJD±ª%DFˆ¡ÕÂm…ƒŠõòÛ·q	È;:¼Î}‘_ó"C@öM@4TÏMÓPdaRXÅjk1ŠLýž'TÎ8λŽ�»õ¯”ÛËÛ=!ÑÔÒ&Åèuð V	�Öù ›Ä0Ej#׬‘8ëÞu×qìz4ÍïO/eòÓŒš–hƒšFîý•{pØ#˜C2÷
yƒí)0	…®)dîD}
}§72±^Û"VTgBŒ±eŠ)Š E3&ô6¶\$ƒ5rw¹‚ÜÅ亠pÉÀw'%�Q4Ê<@Ò4ˆ4%Pš¬Œ	u9&§C‡Ë·‡Ã5Ñxˆ <½ƒBÀ,ÁÜâŒgHl+./0/¢Í7 ¢HKøó€dÄ€jCB…)În#A8‚‡^à×…í£àž
Àßḱ�s
a¥i&ø¦k^�XXLèè‰Wé‰tM)ZiG¿–MÉP܆ð¥A3È3+½C‡Y ¡ŒDØJ¨'§>ó!Ô!€�påÕ:sÉ"—&½ºëÞ‰C¶ºcžðÁp´õ.\ó��YPT
 $D5ÔÞ„^¼ð

º‘0H‰æÌȈ‚=03dj
7¹õë¹
I±fŠ,ªšŸXùg€Xw|sõhÇPâ;z6hß�çsªÛ¥×
ºtéå�v ‚]áÞáß6Xgo_†sÃDµ3XœÈ^dE3É& ÷Á‚„¼Å“5UͶ+Úw�Pg—†.ìH¤âR (¦‚=ÓÅéΨébm¶g
Ôä—,™ïb$�€a‰¦¼
)5ø#Ч
–jÃ"Hä)”"	øb 'ÁR
Tð		
Ä:B If±Ï,ÃÄ0¥�Fó=µEž¤›_@Õ}—tì/ ìá¡:\0@ß
¾BPø§Lh–.¹¾Ú¸§@Ô=ĨÀ¢|^
¹QŠL˜¸°Ê !üÚÊcMûðZ6avë!~úú�KgÊ2å"‰üJb%1Ié¤}9eLöc ’á_JÜ´>YóîËf=PT›¨~b±Š³ñ-݆›F}÷Š£Á^ú
Ãó!·
U¢€Ü‹¸!`ØMÛŸ¶“o"€¬^ÀZ×¥”SËçYÞü¡|A'ˆ'ñCEUUEUUDƒJÕP8šò™ T:œ®ÇÀò0/†þ<4ÖÅf�qÚã‘æÉ<?<ŽþÏ!!»¯W‘múoÓ˜y…
àe5ß…b´±€8Eï(ˆoÛÓhGTÅ?ÈòJ=7!$—Pí—zxƒ¾G¸äqáÓ>÷¿¶VÖ-EG+zÞŒÃJÑÜ×lÆ@‚“x\¡¤Ld
»LNCÊÎÙbt¥H^+²06R;ì.K†.›8N¦\¸X••Û¤6TÀŠnD¼kD±Z!O‰‚[0Í@"‘Óc˜X÷~êzìÓgÞ+Ýöwêmnÿ�þ>^/|§`áÓ¼Ð;]H(Æ$ž$
€,Œ&�É\*d‚‰ìA†£*aj(}'qÝ‘Qî
–µ&ÛçÙÒ¶òÌ­*Ž&íY†fÀMË=®]¬‚†žØ¤°†G²Ã¿ûC3bæýÅ#˜?mÐÈ>a�cA„±èv}å½Ú™Aµ#š‡/ÔûŒ»
ï;Ú(³IµƒÇ ^ÙQEÂ&IÉ.è]Ûôz¾¯s¯cÁçiÌÛn'ñÍ,
|ÌâR\¹ìNÇ@#f¥áu°'‰Ø º\­bfh<0½!ì$¥}D€Õ��ƒ#BMHcàê.$ï'²…ʈ”ïç„�lÛGx;¡8¤®7‰žêH©¹ìžDä`â‚r{gØ“a{1Ï^4@JõpôÄCŸ¤`fŸt¤`kAäÓ@d$ü •µï‚äÊ1ßÌÍÏ.Hô
)Vê`ÀI�ÐÐpn2¢ŒÄ™î&‚�€OqŒñr#É8}h–$†ä¨ê¬MC@ϵÐ-D
tRúaÒL–¾c“œªa}º©òèî/)ìïåÛ":IƒÔKjãs›É2\˜:â€àŽ~/†Èwð/Æ�ìWx:›ïÄîCxxÚ6ØàfÓD·_Tð
Ÿa€J3P;žÙM¨-jÁVô,bÛÙ'ÒLx(bø'õµ½ïSˆ
yöž;hHÚ!�=
*¨s_�—
ý=šßÆ1’²«TmÚ\mJ‚)MùòÕ3(ÍB^8Ø‚y¤CÚ›X*%ÆøŒy_3M:>'uÅsÆ¢8ÐÌO0	­@Ñäõ�ÆŠÜn4Wpr©à࢒a‡³K]PÔ0êž“®·2õ-d{Èn:»wí«éÞS@9ζ
ÎÔubâÁW›á¾’=Ÿòïáê°C/Q�Sž"‰'`@¤HP)-a»¿`î,b q³A©Ÿ«å¼ó¯g'‘Å™ŽYejʲ2®JªeI´ÔL$Lœ]cjÛµl—¼Õ:‚j ûÿã*þ„r9mß9O¸×­µÅ1CâAÙùÜï�”£7mY瑱Ž»®¡àC‚—ÀÌa¡Fç3Æ®‹{�í<¼±A‡ª-j0Òˆ�M¶>Ô¸¼ð¨9Í›RŠws,j4lo¹™ECH‚q=ÞZzp=Þë;¸Ø\Û¹¸òµG¶þZœëR§j(<¸q™¹Äó¸{37u{ÃÆGÚ�̆Á¹Ý£tyrו¸%qÓŠ÷:ã€qO@N¤í$NF£�Ð`…¨Pª ±�ᤷ溄J‰Á†Ç°ï‡{ŒÇQ!N@™€¬¬
D@ÛB[t©x*:3êEÀ.÷
°”÷ÕÐùh lî<ÍÁÓÆ1êü
5Ð{Áó³¨ÉÁ(ÅSÌ2ñ÷¡Å?E6üݛ䟙f¶;ýˆ˜õ7~á[ Édü^;цzÙ£ÜÁu2h;¯gÇŽyf§±ÜæˆwxsÀE†pF1}ØMì0Ù<Þ
i—ÃPÜ.Üõ«Ã$êr�#ÆíÜùN
ÅÍ}mT\{P+DA7Qvq�UR”¥)
«;5ÙNÊó,NXRºÐ[Zòøö›©±�ºƒàð<°_~�pÕ&/ê/­ÃË×
‹ÃÏÙÖß'´l}AÜz{°Ù¨åŒ#H0C©"B"p0G!YŒC#ÖŽ&Ðíèîâ‡*iq‘�“”ºq„’n£m`fn(ÈŽÊ“2÷j[+NtMd,Vb%¡¢ú4Ç àdôpš
�X(€M²p¸m@ÒÈfB™òjÀj‘yþ#ÝðÁ#¬àâ;4
àV¢dâÓ"b�Þ.À–æxvÞ¥•W¿p¥€nlU�.á?79™ê`áép^‚¸Ü	zØ!f‚ã4r0ÓS+NB¢¼F-:„>�“q?0õ¢vúü‚!î÷xÃft�b#�‰UD>gpË0±`Ç�@U„!´Ö™dN[zý. …'�|ÑuÀþ	~àIþ:(ÿŽÓ™ÿ=&
J?˜°�Rÿ. IŽ.&™öûØM®ïÓè~÷èðÞ~ƒ á4Rþ¯Áú˾Ùü'cù¿Ê
V‚Î(bf2)ƒbCh1^I°Ï€j0ú<+­©8=fAù˜ŽÀôÛH
VŒf¼B°*AB“ñru¨^/Þ[³ŒVÏ0�7‡	‚£®u~•in€èÒoG€ áŒ\=L’öAVDõ¥Æ‘Èê>”Ì?¯UÏ^cˆ1ÊSŽ'åÑÒÔÉïÊñr ¹3`<°C¥ƒÓÈK;�.¦D£÷éê9å$�¬óòÏzIBI$i9;õØû%|?�Ÿ˜"
69X<¹²`yy`S©’B2Pî$„¤êt|¹’KÕ,”:éƒß¿£*ª¿1Ým‘êp@�‹ssèÌÃ2¡–‚ª�[Ž�éÁß<@î’AΩhJ(\—wàwï¡È_^<ªªÇ»�kŸ$bSÔói¤¥�ƒ¼� !&42‘´õúþ=æwžuéÌ ò«¿FŒ¬²v�@zÇ�”äXj±û�ãDRJjE{Ñ
óDË —ć:!NQ,tµBdx×>‚øs¤Oó;®=ˆ§8p°©ÄÅÃd5‘²±µª®Âº·+É}„îz¡{ÕäÆ
EØ©ê!=‡J¡;}\0•v>¥¥¼îüN4’\È€G:çòª©;ðf˜F'@mñ+¹øl]™„&$C¶ƒÁ�?ú«³³Çqz<Û‰¬{ÄÎ)ÖŠi([[A4*[‘š%˜Uaš{lq\b»Ôwãëï¨áå[nu>ÕÌC§waúv�ùéÓœ¸ëÓد6yõïßLj@à:¶¼Äãì\mS}hÇ0VÈ�§50è·DÖÕU�öWðœâ…”=õ&½ˆrC·¹ifô”ä™ÐËvr†EÊ*Ù¦†/žÝÚvdB/‹œí
xKJ”õ؃·¾B±s쥡â*s#™£ãGž_rk¥Öø~+$uëµU_ÔL
r†XP;Ø'l¹ç5Ò
ÃGz‰Îj$�à’I$’ƒ˜Þõpr&ƒ=\í¼´qÄÄÃ{�°oaè›TëŽÑT”Xv^
^æò†A#jÜ�E •¦Znžõvc×#ºc±ÞÑ¢qá$!ËìòÚÇ-ÕÌÌåäÇ-tÖÆyǬÃL²ÑØWÑ-xø”Ñò|§FN¢ùc{a7g~Ê=ôrÃ#ù+eVD0‡•TN„ÙGVgs�VŒˆÙ§ÂCÝ}Ï,Y¸c‡¶¿I7jª¨öR¦µR¶/Ì0¸Bå �€0aèz„öö�šb£9mà¶ê#ð÷xx{ÐŒŽ·mVÚx�¸DèÖÝ�‘1*j×Dç5•êÛÊwS£AãäÈ1ò.¦ç
-Nlåt`ú \P;M 0!Á7I0EFª˜‡��$SE©6
”â(¢ë¬ªÜmšµõÝÜÌÕ¯p# z¾ê
uv-tq †kXøœo8ÄÄ€¸ä�äp+Å×|Ž½Ñ„AÞ=W{�híâi
Š<œè¹Ù4êê6¿ÊvDÐ"ý°Ì„>æÞþ#ØÞlÌv®ÅlšÔlðçá³kZÁQ9!Ròø�ÀÃ;ø‚½n†ÍEÉ
Êr’â�7(ìG~‡k¼:Nô9%J½‹Xð!ˆ)µØ,åκêªa$–Øxƒ”x;.oÉ<¢;`ê×NÏ"qÒâx'ùѬ*§ˆxøûFãÁk;ƒæœÜ�Ùã˜v'.‚¤=�”4iUÄÚƒ^QôAËêt(„ü°�Y`:¡ÓP=üؾþFÉÌžÔ{‡&*zðîþ½ïµüjŸC	ƒª%övî\ü2pçêˆÐïACÛ½ÔväXãÆI/°PÛËÈZ5´0sr·i¦£$8Ö`ÆJœ�ïî"<$„c¥@þ�Œ<¯‰ò+7·~þ]÷-k\äøwM\�¨å’ëÁã@ê|î›:Ÿ\�jFt×o%}ÞBy
rîp6ðMt“’ýSÏðòK{œìô;ž²’Ť-VëÏ sêj‰ÌP„Ž=
Õ—*Ma�»Hßz
Ö¨¢‹{$—p{Ž	¾£´QÙôG°3*^Æd¶CUBF-„Vc”™adHdfGÉ�í”Àú9Ã^øéìc,«ZGÐ�˜<„ç!Å6mœf\·K4Þ.ñû³%b¡ÏÏBV-%31În1Ý´ÍçˆG“o$	$k°âèÐm+†Å±;ôºå–”"^…Õ�òÉÀâ_µ
—­÷£«*p–åg›¦M
@›ßaЙ4x»'F±¶^î�„�Aõö/?qNˆ' ú³¥ÈgyÙÜqS»”�9@Áêp[3 g9—#ÜCd³ì#9ˆ'°)Çž·Üsªç�q\WËvbL§õnè@„½cÓ¨w˜ñ³QÚ×ëiÏÙ¹èj.ýú*Eìš–,	s¡f@ÁÝàmï¸�S¯öwÑEvA±>OSVé£ìq±•²%Â:B
p´ðfB’Næƒݬm7HŒÝ´Œ*
ÝH‰RZÓ�•9âmŠ×»ÕT¡Á#y†øŒ7^¡‚�e	ÙÇÎgµf„@ˆïzzº'�ñOAL5.|C#¿tj<—&Ôë¦=Ï		ÛLt´$,‡ÎxhÂʯ‘ÙÚ{ÈíQfçÅÏϘ^]£,œ2„†ÝK¼;9×PÌ	(ñøà;|1,Ü°�Òì
ÒJ3ؼ‹¶“YÓĉˆ6H<œp°[Ú§@Âq’«Hiäwóæ>ãܫÞ{ŽçnÍø`1–Ckà3Ëâ¨Ñàm¬L�¤Ö‘¥sT`—hR à4ÚSiQ�œ•ä¦ÉÆw
¢ˆ@ �`ð;=¢Nï1LÍÇ6[ILW"„êJvÈPÜ„ 6+òwÓU­ÁÚü"{1ìj©®"dæœí¢ßCc±	Ü¥»ŠSÎǺäó7%†ª�[’QîÏSa•¢†PO@)‰™ ZòI$’fw¯‚žÓkãs¯µ··¥JáìËXe*÷��DNïEwwÌ5=€4Î0Ðz‡Fð¡€Q(â§~Âlz p©¥½�éNõ·•ÅÒ‘Ük'ýBùÅõ<ù’;åC�ùúÚHæšljÏô¬.{µ‡R ÷o˜ËÜ£/ö]ó3#@høˆY¶%V%‚¥Z
×É!\0‡~¡ñ©C©7ᢪ¬ihÁ‚b‰RcA0”k.uÖ‡|aA�ºÒ7O„¹`6ŒL…v“ígM�bÝÊ›	¨õ°½Aç‡Bu9105×ç懋y�Qì(2@ý!cÒ¯Å0.ÂIçÄöÇy¹^�˜.¥þ€ðÚ	µ‚Ã*ª‰CãE Ù5;šX'<‘Àt
G–êrì²:Ýó2ª(¬²ÈËZì;âÃÈ4 Öj¾ûˆ5Ä'¦>ñ’õ/çn^SÁŽ× 3‡æ‘óž““žŒé·Úb݃°¼	!¶Y�ŤîštšP‚D6wS
ì
Ñ�ËnW͆™ÖuEI†¸G”À�Ý!piPÆ3Ot Õ”zF¶„_ó­ú‡ˆA¥Sn®÷òÿGÇ&aêžµ³(=†dÞ‰Æ6F˜È?ÐG0óŠ6G?$1ž+YT Õ5
Ê“DeVß�E¨€Ào0ƒ
€r@7¦šj¨ ¢H’níh5ïïöy~m4\C
h�‡Yûãp\Och�.‡Ñ¸‚câÇX‘ŠÆDe–c†a…�ƒ¨'D&‚�ü wz�”߉.@!¨àÌs‡É$H­žkÌMÅ4ûù´
þ²-`ý¡dyÁ5h±àÃ<3`²	˜hÜÃ'¶d1ÓéÇý�á®üöåÙ³Ô}߀q<
p¯Öf÷ÂNÐ*�
#àÅSI«y¥[L¬
|l´5¨·ÆP5A„R&,À²@´e€ÆÀÂ	‚
F£H_…”?Xz$úG$°'ðˆ}C
m-=hÈ“à@UiÑ¥ìĈ``„ÓÉàc’XA.ÂÛÊKe4¯NÞÁybúž*hüÕLÙÆÐe�Á—‹åC¡ˆlsäë];µs$ÄÌŠ!€�9�Qâ°h€ �=óŸXl8jIàwÀvLŸrDÄÅ ˜_‘Úý�ÕØåäUây.(×QT§d@�Ú§ņÁ7¾X5A6�0HCÉR…Úùq°1ÇxGÇCOä!á#á¼ù“§Ñ†nmÓXŠüj¬4fa!¬8ëz´!<åSŽ…€¤_�[L‚Ê|âÈá`LÞiŽÂ�È( 'È?à´!î
Æ£÷¸¨µ� ^qy!$+
”tíLÞÕFÒêBC´÷ABik—‘Üþò¿”h’�êrH{�AìyšBâ•-Ñ-â ‰¦DÍ{G¬KH9¡Œ Me¬ë'b•9À�ðY"˜ÎØ/q=ΤŒŒÓBQ¥UH‚­´ÈÛ£Ž]Ì“O@áÚD�pf%¢	ƒ
¢‡2XbÌYf¦	f‘*€á×�œËBo‚šy¦õR
é�Ôv/a£eÀ½Ñ†³£Áwk±€‘Qiq„q�&dHaÈènʲѤhmZ\¼’¤¸à&_Ä50¡SÌEí XÀq\g0üò‡@ŽEµnÉ'•*L.°³“H	Јl&‹ßËÄçúYIr¹¤…úóy)üX,gÃg=ó`pt—fü—‹2
ÄFÛIRi#	ó¨›^Øî첊
û¦
“^L©ÿËð”9Ùôiö7p4CDɲ/‘÷|ž'çØPnººÀ�+¨�¢D	T][Uˆà¬ÞÏú`¦ýäßR¨²Ä%h*©“Ÿ=6Òp_IÄÝ 2%&rU³“9ך@›UFUUZªJJ‚€ ¤³Þ
ê�ã¯Ø�€¥L
�ÿx/oŽ
ò"áÎÞÝJD à`†Y Q:X/¥þŸ¿�d¡ÿAi¹0ÀÃ0É“2Q˜pÄ£‰P„•€0ùMàkGúã!Cñ”óŸIû½ˆÐîO<
íô]@ìWRsÒ¥­òn>X/§¡_a�.yh�hÑ
�Ÿ±TTa €ƒ>˜çé{O‡ñ!\&²êœ äx|:8Ù¢Ðâ/¸ƒ³'bA �âR«¨Pš`îÏ÷ãB·€§œDÈåšÅC¦B ¼ëŸ"ûtö D;v�!Øê·lŠ(ªŒš’H¢$˜ri•L@¨žA#ø)ª‹¾Û~ÀûJ1HS¬1­ÔψžÒçm@ÍKH›ŸÚM;X  =,!J û¹øÕè�‹Õ&u‚>ùqN$¹í¡ùˆ;å Ô¼cƒ™‚¹!Æk!’"[0CHV`D”•
CBӴd
kƒ@‹ˆn0@MÍ*ÀH÷¡‚XÏèyA‡ÃY´‰“HPêPíc¢_€šÅ
ÝÄ‚uÒI$ÇP§¦HšI…7¯ ‹iHdc°ÞŒŠ‰(”2J2
Âûw†Êˆ 9ƒS¹ÈCa4§!†œÖ”rM2jˆ)]ZÃ3DPI£Ó¡]@3Ì)h7†-QŒÌÇQøÌ	6˜…
|oÈœ¢P=ÄkûÂ{"`ÿÕÿž­¹
@P3D
)Ìk[/îý@zzJZH„éy>8ÈÙ<@ëa€Ÿ$¸æb„p¨J~�L¸AD5sÊiˆDÐ1²$K!J

	)™ç.6‰[G´)=~'A©�B‚%™ ¢‰&€*u8ÄGE?M[̉ú›Kí˜À¸:�ƒJr~Üÿœò„Ýa»$ŠDƒT¨ÍCFŽÁ	¸ƒè9æé_q¡Ñ#öPTH”v‡ÖA„‘”~3àö~Ó÷\C¼=L.a8�NjD÷‡øô‚âŸs9¦¥B˜‘ML± ÷íth-°�H`wâdFÁ„‰a{0"áH$©Ü}Ÿ‹÷2Ç=îN”^ÿx|ˆ]Ó3«²X’bpцŒÃ#E©Så~Ùœ¹II
ÆR]G¸}€õ;âûudÛzÁø?,ÊeP˜¨J°¸@&*Kª+“0ÂHÓbÎ¤È ¢DÕq²-T–ŒŠOÅÝUN8 5éÀfçµÎ½Ç¡ÚB|ðÁP�†
â„cäÒ`† h‚	!Œ ˆ’*`2Á�1ÃæýˆBªjM]ï®�ï#üN½(ãd	ˆCEðÂè‘ŸuÛ�kd…/é‘øÉ×Íëðe‰^ïËüõóÔÄ#ù�Ä;{¥]�•?|½ñ=5…H!
zxž·`sÀ¦	Ä“nÆ�Èâ uÆTÓET$‘ì�çGïl:·Î,ã4ÅŠ’B÷,ˆm¶ù€‡ú_2QrJ"ˆ_z{}§{.¹Û‰Žón÷ºªÓ)ü†‡Ø;á}ýySÜIݬCD˜I@I‘�BMC
zuõmÐ{ªäÛÛ:ó�G™ÞÖÚ˜Þo™N.†FÆÁŒhiä“1D1µ%@†ašÌ5`C00PBg@Ø;tiÚO.4ºd˜m
dasW‘Y%ÚYÅ·}“¸0¨�€‚#e
Î¥^›„‰Œ?DE0ËDi•gBš†Í9H*Ö™ÓSOfà±hLÀ9¤B3
‰LÈp2†±¢…ÒB€FQ®)R–~ç-cß·¼'pî(�ê•#Õˆÿ¶’

ñ…«Çs	@3æ5 b HÁÉ&ÐÆ£‰€øP²-$<`ù¸�òÂlqjª¹²ØltkÌÁÂ(¢®Â‹öFºóÐRÜvÑÛ¼L�~¬Ÿó>›@¥"t‡¼ì¿ô
Ü“Ì“@)™8ª²Ýo´¿Õ4D¤–Ã:Ø78„?Ñsá4´ð$hl1*$pQ+´™}Þ‡W›K¤k1dÅ$uÆb<„v-YeÅU[B
Z©«1p„�’CC0©†ˆ´-°•A©’e ©‰ôÙ¬‹ T MHz%_25ùD9Ä��Õ’À¡ïöù;¡è½Ø®hf@2(B§‹’‹'$ÀNÿŒŸ/¢Ô�z
4Í¢@+3"Tü;@4“5�ñKb®ß> Ô” ÀˆýËä$H
º¼:w`þ�.˜bAÉ÷v`í«faHœP­¦	r
tȃ9aÝ~·pŠ<>®…¼Që#ΚÅDvq¬ÈÉ�äv6‹÷›Ôü¨V9Þ¤kÏ›J’d—ŧ ÔÁhŸ˜Õ"±eÝL™®“`ª:[Oå{:–ÑY4qŽ�S”I C½0ˆ˜‡ãØn–Ž—”6�ù¿Ú ͈ëÝ$ŸGÐíI¶ÛªÚ
¢FÛ¸6A¨Ðí¤‰(§!MÆ@<¼ª×ÒÕU¡ËS­e&aŠ'sȼ;“Šà 	E	ˆxï�d´ÁXþà€×§5EFÝrÑöÆ[ñK¢š‰• ¨(ôqËlâ	Z*@­"!D_4¡6½ œÄ"†ä2pº>à!‚4®=—{äI€{èWؽ‹÷Ço­ÅÉJ€¬L
2ÌÔCR•ï‡ëŽH¼ÂyBÀÀû㔟¡½ŽÇì¡Úº„­‰Ã�šØ)ÎQÉ1/6ØA‡Dx½Œaèé[u<¾àã{¸d 3ö›4�¹Aüi˜Ê7?ùž†ˆªùA¾9b_®�ÿQÆ
ñ@>#è®äÖø;ªÛ›„�4§„%CmÒ�'äþ6¼í<Ñï
¾؃s³HŸt‘¨HH„B}ÙCZTú¥È˜@Ôbà¨
Ê)ù{î�x�Ùˆ~¯™ ó£àÈ;ð
MKr 
üt{Êï´‚”/<¿ýÃUºr¦{Ë'"…ºæ12Éð"~hL=îeø/A÷EÁ9
X†xÚ\ÔÐþA©¨˨n!¿�Uú¿å‡CA¶ª=îÂÞa+±Ã
ý¯Ègš¨}`D"�˜{ÿJk§}DëßbÒjõµ†«Ø‚!%À…L•‚ ¨@"Sº	šhDqDhD±{>|µÐÀùaê ØÀvx”ÿD®¾]>ü[³i˜ËN†åîŽó±À9u„t.’+º!Ý( þ’Č٠ÿ6‚z¬'î�D‘&§Ò^fÐÜ/ÐC§JA‹´:b?;¼T
ûò>'Ôt@—2•‰eýP£×Éèºû"Q>
ƒÚ%‹Ä¹Ç¥—R�: þÃ
„õ÷Â'€m�í=BˆÚ‚P¹#f½Çžp¨9,`b€|¤�’CÚ{i‹ï!°¾Öò9¼=³SÁõ˜aj¶=ìƒçÿFÖ@#(ülƒ;¬j8ûéCüž`¦{i1Ž‡¥¾?÷OŒ®üú¹Å6§ÀPS–0ï1m.)ÿ˜KÄš�ú‰ÍQy<�ÛàTŸÂ(â†Æs¯8x
æˆbcañ†—#·+Öÿ8Yl™ä¿lKœí~C¿*ܹ Í­0(yŸw_*;úþ"å.<é£P%ûÿôÇ×GSCTÁûDÎ GÜ¥¶é£Zc‘/­Ea@Á›ƒëªŠÒÆû�ŸîÙiÒr°Ðq‡MLH}¤Œæ]õ©iïmçÿŒ“ÒØ„ª(	
ú‰ãzô]!¾8`}X:‰ÆDû€
	IgŠq 7Fl*Xdæ‹Ñ¤½BµB»32…êH–Ú ÁÉlU	ب‹Â?d
džžÊæ‘ÜÂ�†ŽÕ3©Ài<Ñp­7¸–Ð
‰Ã0Ý€|˜›JõYUj2*¹øšsÀÿ~œü6ÊÉD+u0 …j€åK-æ¸	S�Q¦ÒA™ÒÅvH¶D²÷¶O勲ѱ;qþ³Ú7Sà^zé$,Kžö7
„5²ê5^yìiŠé©Þ[;®³ì =?ÏG"eU:‘¢ܱÄÃ
+[UBȦÐ5ºDÄW�fÙiÅÂÀ.pµÁ2Ú@À©‘¤åÿ“qéÓ@LÃ\A¬¤€Ú eþžQ7ñB2`Åœ¶ƒKØ»4‘éá~^ƒR|2k“YÈP¨5�dg”HÁ]³­_´Ü”Ô_[ªxb”2B£U†´¤+"‘Ëf(Hy¢rÉ*JÐ;D$dz�˜Põš�bä
ºš^×!ÇЄ8…Q	£ÓOE_ ‡Ö1V58 
A¸;…UT5m'¬·	Þ6Û|IÙ8C©å­n6h;urhÕ$ÂIO¡�90À¤Œj°{Ī*I*‡©ü„|‡Ì|úÃ_9Ñîl§[Çþh©´Wf¼ËM’”‚cßd`"#¯zg›ÚGp9‘-P
,„jžöÇòÕ`š¶x ‚Ù™¡5”²K’k/'¨�öÓˆÕ
ßÛ†®Uñ¾«Oh˜â
ðKM¶ÌH[éäG_8GšYMyÒß
N1ý^ˆxAÐ44LÑóÐÇr
³/AÔèXç�†t™æÉúk$†ô¦	0m«šŽ`7È .S‹‘ºñ�š#ÀZ
/J>³~	¡¸ŽHg®rI°f¥�$q(¡Ñò½Ð±·žzh;s�ª¨j¨Ý~tË/õÊÎ+’˜«Â6¢™&,a£¨i[è/þ}ça×4HP!+Ë鼧ÂO”$'¥Cl^¶ca|r®JòPQÕ‹Á²îŠô®_G¢¶š¥BÚt·ÛCŒq†¨.P©*—‡[¢ÓhTÒV½¡¡
øwqæ²4‘h„„L„	\LSE7âÄÅô®£ÒÂ.‘ñ>=v~˜$Š™‚™(E`aÏ
 +faØ4ß¼<Ÿâª¨!»ñZÄ7`	á6"ûà¥iÏfö1Pø}QI©ª}Ó10áH²T®78ÂÚ6jîNòI   i9qpb ¥û6ð÷áIì†ßå(¿ÇϺJ��ìákQD£§·4o¨¦yåtSöø!(÷¿F‡.ëø¡¾?d˶@qßÊÌ•
ü©DÛï ¢:à)È6HAûj’"Ðr*A‘µ#�®b4ö’<œ5:0Äê½9@8âëDT8€�li·oðÁk¢À‡ˆb~þ…Ò`âÒ98�™Ï@Íd A³±U"bÑE¤ÅåÀVóqì¡ÊNØ&Õ'ëch=&×ûqµ(5ÈÈJ	Ù!�¨Ñ§&kŇ º¬àOÊ@d%õ`rÅD=ä<’x@î‡Xb°MD±IFL:ÀÂy™6F“‚èt³‰ÞD9
�˜Ä%:$ ü2m¤)’OQÔ-ìà(`¾!ËÈp¡ô¼YŒT!Þ©à ?§Ýô…n†$èƒóA),!½Õ–û«Hô�
7^âîD¶~Sn[sôr÷�hþ¨H!(ÔDË° p_ˆÝ^ã`¾‹’«°å[[Yd�‡\ôyò»â’ë‹‘C$4Òûšn#˜ÕPAÂT`VªbcK0`Üh‹Beè€ÈÑ„c0$’�B49EAIb¸ÊD‹„
’R…
dâŽT„Ä©LÀ´’5Gå�èÄz:�LÔ5
¬ÃÇJl}Ã݃ø>†g@„°aä ¡{ˆýÖ賈’LBäg©`ƃ¶³Eûœ•ÊÒfk1zxõ´|ZjåÀƒ:•|2nº©n<
Ã.„kšU„ƒèŠerBµJÓ{k
…vIÂP’}p ÇÞù
!WûÒÁ�N�ÂÚh9�Ð@Ú
”E‘�•LXÆg�?*;ákQmÝÞ¨§0{¡(Õ”¹8snG Ó�Žü¬gú7^o\˜DòRx‘9O¯
<ðcÂKÀµ�7ˆÅ\V!ˆIp$a
±�$nÄï´‘úéèÙ©£ãžG'”ÄÖ|l¨¨CfX�©ÏƒÜ$úž	Ü—:¢#fÈV¼”lžI�%½™AÇñ#ÛÃ?ŒA�Œ IŽ‰Ë:ùÒc©w;¼Ÿ¼ºü¢øò+ÀÆA“œSC\ô¡v^©'Í'ÐúaÓw5Rí¹ ç­»ñŽ™töÑR Ã€¤‘gÚ”j}¡÷pØ
.µùº3ü|@Ti§Ð'ƒ¡HGBƒX£À¸ŸÑ­’k Yô‰§QÁšSÜAðCó$Mà…ü^æOEa×5iŠ·{$˜(&ýé‡Ñu„
â†yÖØ;ÊT=ÈûbŒ
GJ8ô±Ôý	=–ÇY;ps_”$RÉê.7²
†[Cbñ™ðGP¢„N1Õ
-Ý·ìRE !VÅ@ \" ˜�"Q… =8ˆÐI0A
´„@DÔci`;¡L6Ľ+MZHÃFC2WX:â°%nFÕXq�Á»3óÕTî\ å|ÎÝJ‡ÜiŽ0ƒ@f‡hÉâÐcXoù¿‹îºtÝ�;¡vÃÉÚL
”ˆ	ãîI…tk5Ò5Vã=iCíïDºø}“ÑŠ¬ˆ¸°¿0Áö¿`��ħˆ‚œ´Ø,ãlâ±ðG-yóBt,	Ò€®I’¹ŸGlÏÉhw‘ÌÎ}ºÙ›z�ý›4¼8¼˜2np�‰6`<DDÊ3›žó1tf1kõŸR¡;áQC0òcŠ(ŒÃ8Gfxâ¡áï÷'´ž‰éAKº_O©1 ù€¶F(ªêGÀ…ÃcÍǤ|V�`}›Â lêÀ׎^ÆÕS�²æ jC…‹É ÈÐÎ+€ïôìbm�Ô%Bhhä¿™¡&ârǵ‘Úxµ<_²®'ÉŒÄäq¬Ë’Æ�
¡¦LÙŒ0mÆ°˜“yîÙ‡:r¶¼|€L¤o	i¬ôŠSKh¢ÖÇ#ðaàeftMQ$€“©B	«0³Ì�*ÑÚŠs˜
.ªkYPÉfX:óf*êGÎ5´†ÀXa±¬ÄìPb*%"�Je\=4ih[jŒ˜¥†Þ0ˆˆ¢Ì\
#z¡&ƒ³TZLZ"j	F�ôãðšà&iÐ
Òdz
ÅF&Úmš
Ã|-m 1}m7­(£ÄÁ&eÀx¹bHDa¨ß32½Àÿ«T5¥œj˜ž…´J™J¼j#4è‘qdò˜p†—ž
£!>œÇ´�ĺj"#•0Çsž˜S¾/pú—8®¦Î*Ó‰ƒ,X0©¦hq*h©�BA“bkÕ£M•
¼G9·ƒÓ²M¹5É¥”dB“$
¹É7`	ŒBÆm:©”F•€Õ2š3
R¨iHc0kxk`aÕ]hд‡©Å¶n¶ëÜV0¹^àÜÛQ5l · SAa•…„.Z�@˜èB™È\;ŽÑI£EF°ÒSY¥ TÆêÒĬfÛÓµ”¢1ðÏNKɆ0FF‚G%à|ÖÃeÚÊ-dyËΘBza§[‡ƒÇpUÌ
@n4
öhIt†àõÄ»d=#ÓØn°m=ÎåiCË“†‚0A‚Z�ˆ
g`ÿ]—³ƒôÃm¡MŒâRÉrFîf
ôî±lŽƒ€{)0˜¾�°ÈvááCز h=³gv¡Z›ï
¢j"à„2{$簎ɧAÉ�‘íÑÐcJ
D!öÕ®Aä) RSFÓÄŠÖA°j¶_Ë£ˆ~Áà
0ÕUVFL
GÂÑ™-2,Óèò_0vöQáwÇiŸ>ýÓ`á ·tAbª~8
M6ë&¶TøÞƒîUPÊŒ
ä�y	éÆ.ù,\šµài¤ÙTuÆH¡“6Ü Ót:ðÌÝÁ¶a£B
»äëh@ãa²åôt‘†Éc&É}Œ7°ÊF3ªê#Ÿ5²@…HmÄÒúI”$66\X£B�Œ86ýcF¦2äñtMCsLîl¸ˆç.!˜:Â`云c&�Üv^M’—}Œ:ØÀìDF€ë�ɃrÅ<5îx—âpÓp²åÂl
khsC ¢MEƒ}‡ÂzNøöU"C¸2Ñ?GFÓ@)å $ˆ›Óž©4ãÖ$Äÿõ£�ð¬Ù¨6¦AÚa­¤¶Áa8Ùí)§-ö†O†#ø5Âg@ž3‘ÄT`Ú­.4&þ&ê*b>0Ùu7Bõ‰tu0iÖõ‚gHö}oÕáÖ G°ˆ@¿‘·9äà7Œ0=Å3Ô-E
„÷R÷*fÂI”Ô~P|„—+ö´éLa
çÄ+)	A¿ß·›C–4ä5j¯Sb‡H`†h�Añô5p& ˜çQ{œg±èÏ
ðÅ|÷¢óCD먃¶¯ß]€c�I«i¹¬]C
�x�©�(Ohz?©	ñ|�‡,ÀÃ*¹NÒŠR””ŠÒŒÊ)I@R!Þ‡ÛL̽’’	 j¢
DÐÁ‚Êa#53Rd&Nµ¡ÒY¤"”
FbM TQa€úÆD5*A· …À˜A€„d;“óÝÁ¶<ƒTÌБjž Õ \òì€Üyá,Æ×,'þúCÿòT$$̓Èlz}r{¾`G9ìŽ%Yïq—
ήï@Ðrg
|cÈ…RµK-CÑRQJB4Œ,”l>ƒƒÕr{4)ì€×´Ëõú�EéÿQÙ  ä ¸@ˆ’
¦LÂÇ'n’
i"&¨‚ñ�:Ê…D‚P´BBW¯°�É#í=ά� ñ�Äq=,özBeªä£ì€ð9.È¢iBÇjNì8ª™9ñ%I„-_�Û—½.˜}<•µ‰Å¶‰çõ
¥¦"GÈ””q	„IJª¢F6,×X
¢…šŠ²ö£4Òá§×ÕÊêf6Èq�‘¤“Ãf 'ÏòÉ@ôñR]
=ðr°Ã’2&ùpÇø·†šƒ¼Ç䙪m!t‡B¤¿*ë•4‡O²¾“é™V@špûoTÔ;*ÓÌ:œÒoŠ�7¶ÒŠ·Wô±Ù8eÙ5ŒÖQ‡QLåmÄ1ö&Þ™ƒ³R\÷y›=†âz'ipùV”62ª EÛý{	Á¾
”‚…È³àkKkE•Ý:„7>¿
ä<¦’‰¾Åçê¸vD6†e¬mt¿2³Úd
�#É‘x“ºiAüy‰9vœ$ac ‘Œõbù»ÏI&ˆª1�II$‡é�³Ð>ï6õ¤ÁryÚ
–•	#�OŠ‘…ïCå’èBøýž|døfª®¤"‚
�c�žòÆšªÑÞ?Ûé1q\@Ä1²>˺¹M§ªÀÔY£T­ÎÁ ¦MþØÞoÇÓ~¿ˆVc3Ïúì?wãÑl¼Dw?ð‚ÿ”!A¸EGûk©©¡=”Beú¨ßÏÝ3ÏL“óF!áí:uô�SVTD.|uIÜ$6t4e‡TñDÑ`;¡§ÒyhÇrúù|RDH€G�>1ŒF¨>ôy/…á@x§±Ú gîMß6
 6ÕhpÖÖ€år?À6¤b†Ã	õÚÖÚÅh!Lê…Þ+G,‹ÜJd¡lÀªɉ�G²#€žãƒzIÆ»–]w÷Îã,SÛ‘k”:¢¶V$A^)°Ãᢌ©�ü21`ŸÓLjÞM¼#lä¿2Lhª(°\½0¥O4#ê~Û )’
½G<‘”—G×êÇa¿ìM(p:!¢(êàä
ô^\
†›“÷ú›ÖÝ¿„à6‡Þ¹$™‚$,”Q'ð•$ªçjñ×[X>ß—U'·’|QÂ!{¬….¿ÏRtتéÞŸLàÒ1)@ÊxᆵRàáˆD&£C p
iCä  R�iTi(¥äQ0¶H{$$)GâÜpSDd+Á*6©ÛV&bŒ?ƒY�ÆåT!
®áÕ|éŸ É8²xžà,+ùίcçó89_RihY‘$Bn_³‘ðdÒa€)·8X…:s‘8�f™×|=ŠÊÔ©"£"„dvìÖ42ªMÑè(¦Ôg§œc´SðˆâdB1Hn£�Ðí$#šž#h2£Û€a/�Îâ%M�mRbf"�ïPÔ.G?s¿³‹¾ú|Ù/W^bè½U@fCRålªb+šÁ@¾ÉO…
:æßqOw�Ü]_YZL×~CÃPF_öq‰5$8ˆ
$‹³wæóò;e¤C_p䎱ÎÓr mÐÌÙ¬Ö4TÈÕd»³s£öá燌ԯ⾗¬(ŒÌ×¹H•6žßX¨®ïUðÉiÅßùœÁ¶ÝYšIi&e§¯‹xâÌc±9@ç�ÃcŽzí'l˜Î/Ùmðy‡8Z;­#d±ä¡·Ìù˪P<øˆ5™dvä%û‘þ¾¤.û÷ôÌè†o~&§´“¯Þml3nͬç½_
öñ&!˜¡i®ªšR¦ÇP뮎3'@«EK6°`�~º™;Û‰�×í¹ƒ&â‡É§8hN%ÄØMÈÖ�•P»Ö ±m
4(ÚÁY`§��‘¶ÎÈ(qÄÀ&‰£™ÞãY]6�–޻쵱<˜Ä¾’}³ÇiÇVä�ÁµÃ˜6F3ZÆãÙ¿3Y|ÑÓ’[’ñÍÊ{²§8|ã¦4Û6hjPЕH†‘JFÄ,VÓjÀ×`q“3sOŽtð^ˆÊZr#^�c¶¬ñb
£CR¯Ê…¡uó ¶Ä‡¨”�
-¢™üìA¬ñ¢Us¨Ò~�s°Ò]…2F†–7Εƒ 8 ¨ƒr€T"b•£ŸÎxìl“.w#E vÂIvÀ€¹AçÄÞ
Kš«kN;b¥°Ù¶±”ïºå©(j±u\@Ã>°GhÖȶŽ¬ƒ\�’ž	b&B“-
ÀÐøÚÈ)”®TI¬gMå&¶2VDÐë3E�µÔ…Îa›.ᦒI|°PË”é¶?}o5�Üa·FŸ‚NDÝH:næÀŽœ�ÚÝä]ùÜsCå)•�UUEUURB&aúðÓ™‰´
 &$Qt�È*p2ŹÙGRíu\’ª¦ÔÒf��n’€)‘$$¥Œ ]¹3Ö˜!±’܃Ý57oÎü¬$—
iˆˆÓ+ |(c[çK­]‹ÆÔÜ�!	°èo‡rôñÄëEQEUET¨m“—NXq90x|HN "PŸ+¦f@Â
Ê!ŸO&€ëÀqh¬¨QÐ'D­Ë•MÍ
-5Vð�F° Œ‚¦ ½¥r8ÞOHìÊò\9ŠKbBÆ !ÈD&w2yn9ŒQ€8)lj`ÔC7Š®õ˜«A€Îý³ŒŠáªš¦H„´@t€a3Pí"é͈€�ºjˆP$ŽÏxÆŸnKâT°hGÌ0˜ë
QϵêÞX6Q­2€Mk¬ÞÇB3Wx�ñy¬P´gM—=Âe�Ç#t™ËÖd“—Ïl:]x5y¶LÛÌ88�6aŸ˜q«m§ j÷êÄd¶Âcn]M¼·Gc9èÚ,:i‡ç8G:?8éLEq©µ:šÙÚ�hýË$GCbd–1nÄÝûvijuœÔø5�T3ÇGl7R#8í´^e‡Ý8YÒšúqà˜ªä­Ø»|˜gØÈð�™ßQF„ÔTÎmì5Œ(¬¼xª«+gbrý#:÷ë[^CC©A¢Ðdb&n$ÚFu³Î×d»ŠíTÖm–‘ÙØØäwß-N»E1£0Çtï€èɺ&f¼ôxd“  Ù£Œ|ð£©AÐÎtRÈÙ1’od‹FýGÝR·cª%ªx¨®1„4DêÝÝ+7«/™¦`äV§€q�Yè†fðk2fá7Ql,c¡Ÿ	¬YÎÉ»åŽxš2ØwïB@b¡ªÉZèE5s�„lÓ3R�¿°¶ÀÐlˆ\ñÉC
/äqh^C5qÃî/˜à¥ùYÏLäBƒ¡
©bS8aÆf"Îpæ·èéßM‡Ñ¥@C([¬¡ðé�#´¼2VÊ÷Uœ¹¿“Èb2úÔk1¶aRš25H�†½þ®q¹Mx:5@ÜõiwUƬÒÝø¹™frÖ÷£TÍê+6§MQ¥ÍŽ‹íªÝ‰1F‹pX•6o�¸’õ[ÛdÓ€:pÚÍV„³2nŒÄÔ-‘ƒ=±¦s{Ç4-vù¹ç
ºE ±cIÀ–|3Ÿù°Û�
&¤Â¬í£9YYÊw÷Q±£p‡¤yNÛ~WÙ”>Ë|q'W¾y~8ÛÏv0lÚÒÌ„>2¿Ç13c& ï>¸õ
‰ÓþºõEU>QŸu.82P”y®Ã
E�¨"“ä=!›Ty�ET U)Bˆczó@¹˜—`y|�¥W’&•º6HªHÐb”(ŽÆçáaq
’f€ JŠ©"P�¢$"L ¼À ÝÉÞž£Â3ÝOí»—ÖŽAú2OCUylƒ +óû2¡Ä< <	Ù<°ZÐPðÅòm£™ÆBˆ˜”}U>×ὡðæLHC„h†)%ƦC80JÉVŽâ{@œ@)ôÇušïº
!%ÔšQºPOÙBý•’+ÙöEôR
H.ÃiF1"Aw¦÷AÂm"§
Þ§ÁûMŽdÜz
Ãrm€5þô_`ûÞSy`î¦e¼BàP=èxžè²!†0ƒÑx–çÇBA&¥þZ�ÊV=Ã/+“N˜Ûd„|&D
¦ÒVÒ»
4RÃUÞ“a Óßþ_úèí¼™,œJ J‰§º(r†Þ.“Üvw;`|}†¨[ž©‘! _ø‰ALŒÃÝ1À
ÒLMF§Ç±´Ò‡P”¸Óò‡Ê¡F­ø"ñ|èfb@šÃ29B¤‡„ãíØ^ƒâts>ˆ‚ X’“¯�ÊÒzíCÈX¦Ì2µ�Î<<8#*PI	J¿w#
£Ýò(#½Ø':#ŽÁm.¼–»g„„QlüX¶Ê³Ä’„M®7J1´cF™P÷Ï0kDÑ
ÏcZ$�8œdÑ&1�Ï;o	±„– ”· _OÔ`lÐd5á"<Ðì,ÌË%3¦‹°±×�c4»D“û’�’ÁHÒPR4”ð�rjlZÂHF�¬§¼Ñ‹˜ß©ý†
0QÏô!BÚ½ÁDE›ød¡®)ñw4Saí3î¯
D–¹kKCƒÆƒ{@š =œÇ)à^’�Ä{ÍË38­Â‘îª\H6ù_8mÊðŽø,
˜%‚sÃÜEǹDw婵YâDí-'G),e
I
„øÙ!’¾/Øú.‚SCÃ,áHœætK’ø”GäQŒ›Ä¢‡¤I‡2²‚˜C³¢†=Æ„F=Ç×{o¼m¶Ý^¨›ŒÔ[ó\Ìv7iidi¹–B:2hG©nb
ç_??gN¢ÔŸ	t�ø&
tÐè@~� ŸàÛ54ŸO�tëËålú_‚d‘¸YàÙ@>•@ÃNþ+í	1„1‘†žŒÆ:PÒÛ?ïû>xôèø}žzVÊø˜è&Ã…Î�ôQ„ÂaÜ›½(Cîá¿£•Ü{é‚0xõ9’Ì››I¤hs¢%Œtàà««¦ËEIÅÌõ…:l(�ŒUwGc[óÇZ'zÆ ês"æãž\£Ñm9ˆÛ}š1Ó°ÖgŒ‚�"P:MéÈä‚X§<¡£*BWS†ç¹µÁæ'bU2³Ó§PM°0äG`‚�
�‰Æ¸R£rHÌ#CV.{ˆè4Ž
,;…O	Gî1Ez
°½UÐ0�ÑKÄ”Í
@I?Th:؆Þ`>`öà#¡îÁõ>¬˜L –

s»²€ÍdéÀ=6.ðâ<-ˆR—•¢N	Á‰iÞa�²˜‚ˆ‹ØHsCDÒ„ߟ¢úÃX]¼OZˆg”uÒ"ÀZ	|B1
ï[–†$8ðò{•È1³Ýˆ
® 
L�@`Gâ!P2
ÔœT‘—å-IÄÁŽ-ŽPQ£˜aL“dÌï„Ãõrcßî–ÇVã1¬±XAíE¤°Õ¼±z”1\Q¢EA>7ÅŠ!ïulÍÆ"ŒÁª9S£«V*ÛcI¸qJ÷ØuÊMQkEËd†$Ì“®í.`ÓŠªAPˆš|ÂÒÀGIÃD‹ÚÀ`„8]"s§I3L¡ÎE&�A÷m6X�‚"*‚B^LÂ%äÎAÒdAN‡
¸äT”U%DµLAÚÊ**J‹L˜ÍŠÔØ8•‹
ž…¸° y‚>NIcÀÈM.R5™ƒõ	=¡²…]2á¡€ ìãú�™G¿gs¸]vzn¥“Í .]LªæìFOdr‰T¡,šLª�o›êÚpÔÏ�bSÞH|†„h"$D�
Íèš‘	á§%]uà‰íg‚ˆj0€‰PR£öÀÄ2
Ž×}�FÁvyC¥]-p§0À�]«'{…Ò£³ÅÓc¤-ó[Å#.²�Qbq`‰‚v]ç?Òø&KÑ
è	#$
RQ¢~˜žÀ¹ï¾ô‰¸=¡ÁH"Ü¥{ÐU13gw_irâ$Š'4N´‰°À1oëˆyGȈÒÎF¢_¸Ë# ?~~xíØCéÓåCöH
P#;¿»»^È:~a°÷ûåâ‚LÇ(¤X¤Nã}¾�-v-˜½ªª­kX¾ˆÍá…t¤Ç+&Jš™›„˜ÆâÈFf;’Ð,‘8.žçwŸø½Í‡¹m»)  - r.ï$ò"jw­ý_ÙÕ`Ú™$9„ÿdœ’<ÎÞ˜/óoƒIÑ�æ6Qº®Œ_\á'ôç&Œ…w	I$‘„
šüÒƒ4"ù‡‡-" l‘bÈPô!CÉJÕËþ¿ü¿ÇÇ'(¨,5Š1‘=-´¹¶
²÷&A›ÁÔ‚±bAá/ûÉÕ±ÁpäÒdRQ E2A±˜·o¦€ÑlÍùΕWq“ÊDjÂ0–LÚa2ù=Œ(èYRŒ(©›XàkŠs­PhV€ÍšQ4°SU„`£”�”˜šg`›ÊÄvj†nŸ£¬+¡ÐCAhÁÂs‚"M$'T€… ›ê~”ן¬„~Ž°ÍÊx(óŽ™�…ŸlÙ¶þ0¯tñ†d^&ñó¡�
ú:r4#æ\NoJzDÂò°!½Ïûºý°ÛœŒ
7ã«6Çwƒ•H4<Ä'e÷0æu‘«Òy®ÖÈ3„>¯Ð—„6媔Ö$m’¼öñu‰£‚…ùÇöÀâ¤OÜ>?)I%X£ô�­o?Œcød|FänI3·Ã}¶|‚rcQ=¢c¼„ûÎóTÔDS&»ËêÙ©ÞëxØ·ý1º=.âN?d“j¯˜kTFVÝf±UkªA±ÏÜMÔÊM÷9Ãßqý1ÑÐ*JŠ´oj×Ùú#mÜèvðºA€¯pôîªÖâ³íéÍú¦µfaRÇðÂøš…þ¿o›ùòäu.Óí
`¨¿!áâðͬ1<" ÖÍ)5Ð/›‚éÜ5™†WWRCùÈi([È1M@RÒAS@cJ¢È•„�Ô ôø‰Ð�=k^{ßr »ç“
¢žXãtd{”(ðû"LÙˆ1�£§ãuopš`Ël£Gž8jÿðdŠeŽÅtŠ¹ªí(��
õˆ
À>œË�MƒI“—eƒ†˜5>ŠÛ“ÄxF)DAç&öN_.¡…fþ~‡ƃ	°lƒA¼Œ››´á‡Ã+ÅÆciaêNÉÔ£¦iu
¸˜àçnö�°L“˜R�
’¦ N²¡4u\Œ•èN˜�—peÒx�ªtÊ[,¥¹Cu*hÌAÜ¡0á‰^8*8Ûæm¸+œ�‹ÍotÀejÀp�!Ðœæ±f¢&¦4K,c¤Ú�H‰`ØÑDµÓw“9Œ‰bÐÖÁÈøH8 õ°flšü
¯üJ563ª"®VÆåÞ3$lG
]³zÄLÀ©¦X²`­²ÈÌ‹�;è†a‰£‘4‡ÆúÝs)�fµ{Ž†H<LNLƒN±Ôz'¡£&b,©€�––~ì
ärÐ0`ÓÐÂd>DЗÌ<'bÝ•Üú°¼GÈèÊ£,hŸ0ªB"›X˜ºÃÌ
NFŒLÐIŒ9DÚÁÉ…Ò¬ê]%¤ L((bU#t1Ô&’Ì‘½Š÷!çݽwŸ[o0¦$"�[r(ˆ4!‚§Î„*ï:×g‡–«wâÜŠ(Œ“4Sc‘+QS/¬/Q|Û>kD‡®psHúËÖÇ‹±@ƒé0M+¶IB Àt{!ysÙÉkBùd?뀖S0wNšº•B@ð ÀÀÍcÊ€Ñâ$IÒAs_YQBm ’3¥ºäM� ¯¾‘5m=§ÀÚ§§kôáòÄT.ˆ¶ü#HjÇX?n	a˜™6a�iÇé�AÁÙdHÑær-Ä€4Fmæ×ú'º'{�ƒ¿+ƒ6ÖÈ<Àfx8|¯÷�¼ì?Â'¸|ö¡;DR!¬Ó¢	ÃG—©ÄXî0ÂR"XÙˆa[³X-5P2CE,Ik5§Z\’’�€´X-}6Z‡&e�Ú
ƒB™#LêÛ) oDß*�°ì9–k Ù¢hŸ�|Ì{�믅 @	“i&Áv^ÖBÄWó[Ta©5…)õ³Vj1%©A–£ÛI/ÂÃiFW«L¤ˆ‰6�‘(6&ÂHãEŽŒ­�qG
a Ø�ƒ³0ÂA¬x›ª`%‘0,AÂ5!Ñò$Ø6RÀZ¼ƒIA¦�cÆ“SST%¶%ÍkÿmÚoIÏ;6TÊÒx©ÞÄçÈPŽœ˜:‹L=Ö,–²ºêŒ8@E€Óo$BvaŒ0Há`EâBkHUÆŸ¢åu½àÍÅ .q
÷3ä
Gˆ”ƒLd?Y¼‚‰ÐG‘Bõ�Y»¼GêŽÂ‡nSd^�L‚P4&¶Æ"«©EŒˆÂ%0nîÉãb¦òà`ÂF{þéOêšTªb‰‰þÒ=šá20„T3
§¤“¿´îLøªxølYñ6AÄ +‚H\$BœÌi

R„(’–%"
¡L'G$È
˜¢Š)j¨"
+%‰dZZ(@¢ˆ£—# "Š†•(ܹjQ‚¤†�RYJ®ÌíC´¶àmf ;…L…zH¤Qæuèø%ûß>.ž‚$‰Ì¡HIGB³)Ĉ�Ñ&£Ñ›ã!Ðr
„dc…€ñÉaHû
:£“¿ü:MÈGn'�ö£ å­¡ƒüUAÞS˜p;Pf»z°A!$ÄèF9Š'Óôô_n zÊF'Ä!	’å,!¤òB‚a’R€ˆŠ"•„Y@  (""†H*…ìi¡¿Í@Z›”n$GƒÕV„‰q§å-—™
7×ôXlgl©}2g6\}¤À6¼2�ˆ!Ü®Óu¾&ˆêM§vº€mñ­€ÕÚ) §çº
ŒçàÎÜõâ�§ÐIbÔ÷�JpRaF(\9Èñåe{ç?>fÞõ/i uéÒÆÝúP…DL¹LY
�¸Z®ð”mÞC™Æk
0 Ú^ë,½•Uk5DtEššP_Ñ_EÉ$ÊwäëJ"‡Ê&ÐÌÉÂ)Å	TäcÌAMu«L1^¶¾ËO\{£‹‰ØŸ‹%/jXþ6ŽDe ‹™�«±VHÇ¡Ã@Y³—-â#7Fq^I¦ƒÙ�&†äñ>�
õý‡èu—çºg2D×�=+”¯u[¡¶µQfÈ%Rý?ÖÏYîdè<ï3Q²ìNZ«^Öó¾ŸÜ4aff=ú5²0=¡��Ô9O¨2$ ˜%…>ý}°H¾—d¨õ|ÓDšcc¤£"
JPð'E»“tL¢d³žOMåžRbQTE5D;†fÂÑ
vìÞ
|˜äö¤VÑÞÈïí„
7tÉ¡HDìQO£ÞÑ`ƒˆy&ˆ>¯»¡4‡`p˜K•5
hÀ›b>b v˜-豂Âdƒ0
�¸Ç@ôê(ñ0�
,6CÌ:c#%¡e„'·àe	óusïP’fèvñ›³e%Ö‚–�´%
]žÍúùr±4pæÈÒª2ú]	K€È ¾=!†´Š0 ›:á­Æ¦Uc8pˆ}õÍ#{k“˜Es)_+X¤�™¦ˆÃg@,PBMã·©¥JÜfYdƒÒQ5"šŒ“(…˜+/` t…†J /¬OyìA€èsf\š³=÷ϫâ7fŠo2wßØùd(«ç~ן>Þ÷ÛÝäú�õûØ„ˆbZV òY{h{¯R‡Û
’ˆH`ÚÖG”qÂR-â-Ì`¾GuzX1é¿M© ªÐHhP¡�	'BLƒAÖzÎ$ÓÙº¡ˆ¢�u·R´Î‹è…î’ ÙÑ¢«�TFX4öQLH�üöŽÃÓZÈ.¬Üb-½5;ÄLj´UÜ+9Ó*ö{§³h»Xî(,½

Œ4:¹Ö´ç¦By1E„3O€”j�±È·B�LÎ
vÝ$(ùF.¡btoåî…I‰e
Ö鸜'TFñSIJÓ¨Láô…8E`D¹#OãÁ�Áñ 
(
:XIÿHçóy€ž¢OÃ"˜¹n\€È!"S?gèçFЈ:œ~Žv‹¾Ž109 æb
H™(ŸøÀê(w(;•ÿ·?ê4䉸G\h‹ƒ»®míÁ‡0FDè•„
M¬Ê©
¨
(M@Iü'Š¡à	¸úð6hLNzIù¡ñGL�ÚÙúµhõ?‘“sËàõ

‘43TÍ4�MD4ª÷bw‹.pÞM�§^µD6E$”åHfc‰¯v«²¢¾ züà/�½@�‘›À_ëßDú")ðÕáK�T
ÚVi)ž*Æ`vÄ_”‚È!÷!ÈC’tC·{ÿ§ºŠ(’0ÿOã›�pQ2S�~àÁ®ýkpq�HŸ€w	1%(ˆ�D1
鈟Œ>¯}¤ýÔÖ4çÂXb‰G úØ¿3þï›r¤û�1,Pö‘ù_yVÇÅ@øä ªPh~Y˜L– ¡MX¨cšmÛÙ„,D@´µŒÂùdt’ìN¯ª‘v‚^
²–6·$àRŒAÊ“[{ç½ÕcŒÀ<{ÎvA¥jŒþPt}¡ÑL„;à!šb%™	F:·”€æg,UÒ�êH�ÕB)ÿ±ò�Ñ\š4°éÞ~’ƒVS¯ŒpqÑïÑÄ|áu…òÁ‹0"L6ºÑ¬+*·ÂêT02ƒ È«à"a•†£nÕ"&òƃ*3ǧ´ÎîB¿Ñ¹O†D…
‚æÉ}÷T‘|)g¨Q»ƒÈêõdî
Ö=Cð‰	`ž”M|P�¢À½ñPüà…×H w8¸	܉ýøõ›¿m�6íH=è„|eðÂfƒË\8}o"§Y¬ŒÿI`ý~•(U>³^
Ä£Q«î1aJ…{ªF¸UâòDåíº(nØ�óÈ` )øeQ�*ÏÄÀX„D$Aé�Â1‹
_q 41¦þ½A ÔúŠ
Ã2¦äQ•€;ªûq�
�Wî›÷"�tMp�2u”±T…åÜKØCòHÄ�°tÄ‚m�\Di‚H5V\šlAðHΖu¹õà¤?²ôåÙéº"šŸµž>âöqpͽ·át|Æô™*¶œæ3Lã
`8¿€ŸÃL
ùrÌ�d8gGNkø4™ó[4=œ’”ÑGéÃÌ£m©£­H¶ázŨ”“•ŒGb
=V9	à“—ƒ�íùçaZÃ	À—ƒ)yÙųŒâÈrl„Ç1LHçÈ�T;•ÀQpr°PY˜"Ûµ	¿7	\XÖ×èU`�¢¯Ê—ÄÓá¶î�m±YSÞ”ÁøË�L b$Ú¹ÐÜ”p6;ì]ÞùBM2;n¸Á€û„Ûh:Ç$^‡ýhŽ5=/uÁ�Òiº}5¿‡µ¨Ûss£ué¿Ö+DO]_J…e;ìÝ‹ZZ¢%=Á‰*\Ûci&­¬ÆBL¡¶�9¶Â°$ÓöR·/L-ê;x¶£§7Ã/Ĥ�àtvé·÷2�ÃíGI(ϵ çnº'&
OzaÛÆ5
ÝxSÐÜ,�ÇN¥Ì’lq€™ÜÒTY‚‘�>Ûiö†áÞžÿP}—>x?wæÀJ£DLƒ­bµiÅ܉óï
BœÅ:ƒ•\hú^¥‡Ý:à›4j5}H7÷ÑÒã�Sf‡Þ¡RHFP­þ«qÅ,ŠlD4|Óšt‡Hf~!Ar×™\"›-Ȥ+
9c˜lw¬;�O#Û?a¡šM‚�§DͧòncÑ#¡'ÇÕPÀŸ´’dE‘}[Ù�žòÆ6<"F¬SÿLP8dÏ¡Óù*xˆ©Âä�¦>ñ	Ø©(?ä‘L—@íV³F�u
,ÁkÆ0y1Î	è8
ØÀLÙc44”~
ŠMG(Bë@fI¤c­:NÓ�ìk1cÂôvSzˆž�!Ý–Ã"%­æ0ÈEE¦{/åíµçÇj˜d‹Ë…éZ`ƒ?W8œ¶ªƒZ@ÄtÅ圃,(jBLâÀòÚêrju£Úg=L§�ú3¾G�˜�|0È·QGQÆí�Â0o	©fôØj¡ÌG„Ò‚™Ÿ7‘	ûu7'þß''�KbW˜kƒéùätâ†ßF7L¾I‚éjn`™@„b¾¢q
)®Q”P8?ÃŒÂ'"í0U[ó×�lIîf“Uÿ
yŽ7®¥O	ôKœSÍvB
²"fX–à {
dä÷8UùµÆ„5
ùˆ³äù8KØa†i…�®xòÓJ¸\-4E<ÈHÐÃ~aò߸ö#Ÿx?ÛH=GõWª0  ¶€°5<û”‡_ƒûÊü‚2ß½BàÐêI ¦Ð29ƒê~f‰ÆêCX¥s|Áñ,PaNnŠûž‡·Ï°X„±õÞ¡‚{j¯
$Í©Huº„‹	†Â
=(ô1éÏÏÄƆ1uì×J
^*±Á­›
ÞÈlùÈ)¤¤ÁÅ
zf	侉¤§Ð~†C�žhÛŠgÏŽ[Œ€bRI ªI$�‰R’XüÑ“)q‚„M!‘͆D"€+C
öóR€��ˆ(($ ¢ab ™–nyú³·úùÑ\­ ”žå§¸
ÂHD‘‘â|P¥ƒ£AGt|/™GAÞðã�ÜÌ–{Sà!Qàúߥ9Š@÷‰çôÚ
ÿÕÖ¨}Ë°ê›08Š9餰*ŸS{šyúwì¯wBU]Òå�²#‹ÊŠm
:Æ�IÙ‘k€ÈB5£ZM³|Œ‚‚Hœ°ÛA§[¥.…�ˆäh´mkhÑj y­„†1SkD€=ÖêÐÔÕ†4j6Üf‚Å$K
žþjòÍœ�Ñ6hé„ÍpÊ;óT‘˜o]a4JË„&öY•ESU¢r¦*10¡
S"'&"²p�2ªÕŒî4ëS@ÞEŠ!HX!ŒÓ§$
ر"´%vûßálÄldki"0(U[˜tHH3Œ0Ñ­FG%„UˆrT)ódÐG <&§¼…ïÀùšAÀ7Њó�§!5Þ…AÛìO�9ˆ(^Ý®±ø Äû°4ƒÁ@ÏsòL‰ëcÜ��”d�æDá˜IÎ	‰ ‰¡5]D° 	©G”î#6�ÓQµÑ1‘ŒD§¦]G¨Ùƒ!Ì.	ÝÁséDè]õpçÜËGð¢’(—W¯üL)¨š˜wC43u”$ù0z1
~ò¤”ÆêQbʼn&gR”aDÂgL@zˆb’Ö<
%¢@ÐÖ}ÅÒ=•�U
OtQÐ쀃½~Äê#DIÐ�T­! ”¡¢%Éa&’”h
% D©dY`S»A¸sº‚Ðmë¢;Ϯַ‚¤˜^ý
„­³–^NA
Éæ¡`¾�‚6Èyj#
¤Ô§úú\ÍjòÁVB…ˆÀÉq°êŠ�þƒ«ßEWŒ)“Cƒ‘ÊNh€¦Œ \‡˜Ñ19¬t‰Å“¬!â1„¡0í
O>˜Ón"ŒHš%ýÛ7þ#ÿ'§ô]°š
BkþøQ!7|0T¸<‹•,$C`#G¡¦¬Ë':ˆqƒ@ç‡FÄy$‰I’8nïÈ¢€£…Ó‘áÓ@†³RÄûùNÂò]¦cƒ¹B‡&ù¯?—�!=21B!¤òhèsáf¢<@ášcœÔ¶i"9¡zº¢þô¾R½ÁÙÿÊÈ�…jë¨Ð¢‘Ýûk>Réb–™j ·}ƒø×Ý0§>¾J«"ii))¢þºÄȈbHš)(�c„ÌD%e‘DYÄDF‘IEÌÕ¬u£&Ë"¢)¢""†ÖE:ÆŒ(¦&’š`–ˆŠ"ŠÌÆ&‚"&ˆ$“#/��…±¤w™y¶e"
äl
úÈ
ÃÈ—8®ïp°KIZš¹ÌZú8îb®—ðöWÒ!G•Älù:MÀûøvmƒÅ4cD�j.Y¹b„„ŽÔÂyŽ²=»ùbò°²ÆΗøÓкEi°7ÖxÄ`ºÝ:•u}-÷¡%Î%R*_âªD]üUvÀ�æ]—%xÃÄqb�d‰ÇZH%O7#­K‰D’¿¹„É€L*WoU=‘AhŽ	ˆÄµc­eî�Ŧ9ƒW–¨q7£†ðj‹i@n<,-É@Á†²²0(õ`ÄÞB‰
@¬$ˆñ`£é�Á˜Q$#PÐųHæi²°‚•`Âr"Ö=$ÐI@jÛ¬ZC)	µixÛ«X8¤™%Dl+½ò§’cc øpÀ@ÀÈØE�Hc˜A³
E¢¡&Sñ’EDÀd Ù‰(Ûb„±UG¶DÐÊÚĸ•^ZÀg««6ò^Â@ò`tˆÚ`‰³‰Í³Š�Ђb617Sà¸"è˜ÞÙ©”ˆ3]L}3Ëu‘DÑM,Ú0Èþ_hè-q®16wå£Fd„™
Ú}îç
Òz$O)úà6¦”"‡Õ˜ª&/mTi=ha”q–…h3†:-5ë­$qÆ0ÚqL#^³a­²Cu�°¯,ˆÌ4³_°I9(n{ËFs³#J)ÀeÉŠþ²+¢,Ò‹
°’Dš1Æô«rÔQšf¸qš—€Î¦ÑÄèz¡‡`GQX!Ll�	Ö%P?ù‘÷ó0ÐÖàŽáU£�U¡³àC£¿½ÐÀ$e•qA@àŠÖ
p°@"á…°<œ/
œ�‡ 9²°‚P9&=¡^ÒûÚöeÓýÊÌÇî{ƒ÷Š¨ A V•ZR•Oxïñå{‚õ"p¥ƒðÙÍj£CÔ•Æò$�Õ>gå
’´Hûz�P{Tƒ×ã�Ô$ÃPfd„J
¿Èƒïþ“²ßz±71EåU
7òËO,-é¸
fubÁÀ?)·ä\
„¦*Äéî»{Å͈ž„TNçŸLýºÚ“Î&2ª®ú«kZÖeUUUS6fURÍ™L¢¡Ux^5bân‘2‰ðOr	üû®ª/aOd`—
ä Ú«C‹çtÌü»¦‹þË6
³(aÈøMÀpGEÔŸ*ðšZ]€?¢) èö¯ÆÓhl7)µïT¹D0D�”~"2QâÁ¼]ÎÖ
¹Æ†,BpÉÆkbj7EªxÕ#˜ÂFf-,¼7B×<âæŽx0
µó2R¨X)ÊjésCE ›â#]CU(Ði´®ÎHTg0ÛÓ	.¤«|ÃH"`@å0gB¨×0ICˆ8A‹ÄéÓb:Cƒi�VÐå¨.¦Ì+MŒCÍS¡R†	±…L¬4J
èÈdš9÷�	[µV¥4ÙL sIð}£ON‘bÂrk##
Lëµ CxTh"†Vg
´ŽÔ“F/'
!Óêñ@`’ ¤ŸH|ÑI1ùx=R‡lüôëwEݽÏ‹ÂBÃM—+’à·§Þ�ç_;û<û¹#ãä46ù¥/�%îWLKN¤î[q¹Ü:ÞhA×g'á·;l3·á'ÔzâL³Z¼�‰#²Ó½SÄ'a«¥óû,Vò;NÞÝáÅ™M�\ñ
òãt
Š	&›N‡‡àr±4Á$ÃOÂ\–F‚b 'X8úÍü§ÏžÜxÈ�i	Gw?ëæZ²ælÝBÖ‡b˜KŽÀlúì�U4“¥
`²	¿‚ ‡d6úxš'ù€�ˆˆÙ…ä;p/¶iEÀ6]aÊŒ|Ä	,ST>â·²�´ðð:²ž—)!ædÀ„ŠyÄ’=höŒÞ†°mrípŒ½$ßò®V,8qp¨›Añ9;t,„ô²~Á’ú·¸8&
Š=
|éyPþ‰G=ïÛ„ ¡·Å{\"
ðúëUÌŒ|Ðx6›„Nl¡!’-Œ-`äļŽDoÈvR…È.°Ò
@ŽM >sp|kÀnvÿ³ÑO[ýöS€-
abIQ@n›ÍàQ©æA^Àô9õ“ìª�˜¨ð‰�Æ€
“"cÐøHZRædda�.—8c	šÄ²jFÁîH.XÄL.7°šT‰`ihþKŽ‘NN)¡9Ê ��°¡Ç@ÉhªÈC+�%¸¨Ã0Â22J'ˆÜeŸÙ æ_æŠ:!#åï°_>5Êm1<Ç	éú›Gè½ì¸y¦èØþÙ0³ùY^Ìr0{¿§��=(%ÁðfCåëÀ²–ŠÜ¡¨¤ï,ÁÌïKhèï>¢{}nŸÆ¦OGŽ!ÐR@hÍuc
–¾ yvnЛ¢J]h³Žü?G±Óo%MB‡º‚‡ç©]¸2F«ˆ`CºLLŽºqW *¸!gŒ"ö䘎JÈŒq%R
òYR'Ñ*›�xNÕ ‘O_i–SàM
Øë
È
��ÌÌPP$f3¢ …4
%èI2†ƒ-A‘‰�ÁrCxæ-Îwú*©ƒtøYÉ·A&Ô%ù|’óÐzpÝl1k¶ôŬ܇xda%£Ù‰’­zÒ@e�FT† å•ÇÚ\ç›É¤V°“؆µ”ôˆï;“cËr*y†þêz‘;¨¤ø¡ÈX€Œ d„ÚüϹðxíp?™ènX¾:b'ú¢½8Hòìµ{ôÛš`¼BÖ¢¨ˆÚïêiQ¡®¤Q‹å
ÔHOÒyÐÇ&Þ§UW«þ³â¢-@¦aÄÐ’ó…I”óª®n'i×è„ŒXk1>áCŠ­×hI•a‚;ÖC(™c—«ƒ#%QÛ›žhf%•m$=rM½3K-6kð„¦>4ï,•M±Chiš°�øX`2£�Þ?ËɃ—4\ŒÂàW\cûà¡´˜ébv•D¿ï¥;š�‡¾B
Bîñ®`üˆ:—
à´É# Ê/f©VØ–“ˆ.Ó‡8tÝtÚ‰¡6€áùÈê â¨rq߆"ª’

%Æí
t�V†nm0˜G[K„×¾
¿pÆظ‰’å¼{¸Z�ó3Ôò�vhÀbÒ4
®#ûÒ 

 Á¥SÝgM"�Î#ÅF…ó€­‘Ë$5o┹¶Ó°lPLÂö[Õ™¢<·‰Öù�@[=†)Ø#˜ØœÐùl–c29˜�ÇÆá-ð%�²3hd}KŸßê^êÌ¢œœ<2˜WÁM0¥B©Ëm¶éNµñѼH0–ž@¹ß†ÒÚl„ŸÒrú(Ç‘ïßMI
…ê¤ûü=¾æÏãýóëÒrOŸwXéÖ¥ø'r/XŸ/}øºØ¤ŠÜy@‡I—R¶k¤>AÅÑn¶;°æ½+®|44.ïø�•ŽÍ
7æ†Hf
üâa^:€Á| :ÿÞê]¢'ÅeÔë"qãj!ÌàÉKDöê±QÐǾd¹‚'U(t2
5cx763ïØí�ìõ;€7‘
8`À4l1Õáö¾ÐP#ÐqÁ€õ›äÃ\¥Hc	c�1Æë!6K"ŸÇFj…#€Íÿp�A™ïžùUD}}f#À©OOFø¢`[Î/Ùó‡¹çCèBàsj*3Yé4/FR=me„4!ý'P�Ú÷‰ô€R‰däXª{Ô
|Ãì@ zƒî¤–âÐ¥@éìp
 êEa!‘Gé4·FâÏK�9x†K’óSœë!TÉœ“¢(¢ ÁÌsèè™î�š
šw§
ãIŽ„

!K$± GŒ™JDU0ÁLðoZàMåÏy�ÁáËìü½
yà§}s~#sŽ9DE­‘Ùlv¾AêÊç´ã8z7ß@J5ãHtÀºìƒD$00J>ói¸àãð'3½Œ9Bö-7…ªðãXî$1}¿š´ßg~[î:AI€IH27
õÆÌ%Ê
€ÂíVMk~\íŽë¼CåÜo�1÷;Èû!8;‹Šg.äh˜L
©p }Ó� aW<¨ð;¨\ù=ÕÃ�C# ìÆáé-T\¹¾ãO¨îÂj{ÿÐœ&í#ØP€h	` @hH‚R°
ì‘ó8Ù‰WúÄhÀ6Å‚0ˆ	A`�Ä¿¦Â±!*&£‚Éd½ÚŒ[ŽMqóüs9Y,æ-b æi
a
7ég©Äõì9tÐuvOÅ«6Þ!I
ŽÄøÞÓªÐ@RÈà;=_:VÙÕ@DÔ"@‰$
À¤ûäÜÊЃpƒ5ìyî z¢™¡„:wz‡âïòï×XɱÏ_&Ó«·‡èO¨sR<ÍÄÑ@Ò4�#HÒ4�#^âB	
I€ã꟦
;7òÉtÂ#Ü ~úd5ZŸôF¤ª¨~±>LbŠé
K yâªû¬O\Â×ä¤ðÓƒ…JäWýÞä :˜¦��9ãt| Á)í'!,I õêt7A„OÒ®ÐÒêFÚžËfžà躧pjd™ê¡®`?4˜pf;
8�H­ðѲˆGÑ,©×Õ¢ŸØKǘÐ�FáAôÒwÐÛ=!
5
ƒ�¤BÐx¹R–‘áF¾€Ød{9ûGÒŸJ÷Ç"Õ sþK o
¹ì!¶Â„Œ_&Œ ùÇj¥ˆ6:ë3	¤€ˆcû§€‰½ Ô€œn7#¤€\›“m±³¬‚¿^Ä]DA¾9ˆF°z–�Æ,ezc~;A\¥^‰ÔŠ,ê!„Òt2Å‚ÓVMZ²´6‰nnqàÂÒnœû“±ÈwL†£’Ô+jD,¤Ä¢Ôk´îÛbfP<|»u8ˆÂ)2L˜;í=2šŽFÂ&±Îb'ôºµ ÐA`Êî	£Vâ��ÀÝAAœI‘`j&Ãi³V„&®�n@̘Ô!tcH‹Œ2´\Þµ¢:DháVWA¦Dv±5¶.ŽÅÀ–ÃE4±T C à&kÈ2–\‚„A‹cD¨’–ñ¢;ªF)$ÃC+Ž##ÁæJœæ�1ŒZ¤Uµ\$�0cZ†ô\1ÔH¢ ÒšóE†DÆXÚQÀ*Ln`„éL1Ê€)2¡H8™FÊ,ɉDTÝ„¬²·ƒ��M61Þê)§`@`ÛGW0¥vC�ædO«I im‹!µ¬Eb1L•FTˆ˜(�U00@R!•‰È•L¥ÿ¥4#¨°/†`(ïÕ­Áaø&)¶1õjH~fŽª¤ª²1x.Ý%¸bA°©§„òª<ºž‡SËÚ“Òã`´ÈÇ!Õ‘$:3ÓÄÊ6=³{s“*ÀŒ	À:y:9žeÚÏ›àÖ”
‹³£ÈEÕ¨z¡Þè9bž,Ó—54�Œ&HžV™aB¢i;¥w*a½h`jѵ_Œ;êª×àv
sât0€Ðݳ
ëUÆØ£H�‰Ï\+¯Z·,�
ƒ�I™‹]´ñE+BCÂ�ÉÊtB&–á€jtÀÒ¬"ƒ0è
&Ó8ƒ0_[~&llå”e*Ê�¡…'"¦B(’1츌ƒ6{Ÿ�&dlGoÙ½364¹ˆmº’èx†Û¨ˆª¤ªª«!(H5·ð÷qûL/�e¹
G´Š(=ñ€f(øç•¢‚	Hb!€&Nè4Bj@ˆ$H	I¨h	¢B€‘’hB€�†a†hŠ
¢d™¢�’e�`%€)B‰šb’e¡–%”¤†&€šR*D�(Sá(`›À 6ºl
/–h¢"x
ÕQ¡°€€ªD-‡qJÅ®"
þ†vu\^§¿…–Y¬!Ï� ð9ŒN`Qò*¥€¥©„¨%$…|mÇ{š6¼Nç*"h¢$¦˜ €“éu�£°1�¢‰ÄšTƒ¡öa °Ð%öŸg
Ž.@FÕ
Åœ‹ãŸ¾!ˆ¡‚”ý ÿßìäÌ’vSmð¸ûî„zsSk⢎ËF¹O»õôùè”o�¸iʹóú
9tT´¾C`\‘ ²!t£~
ž6Ç dDÖ tU¶¼ Ô#MÄ&:H_˜ˆ¢Ê@d¬Â 
ýR
ÉxÉë—öÏ�ôèþ	"&eõ¿ÔæNv#_z£8óó6�öÉp§lðr'…ˆ:T7"BE뱸)›ïð
 X�±Ê0XGG_
H7RIšp ¸‡\â‚jæ%j¤$D0#
-¹€ŠÐ(Rè@‚kI±JhpG
Ò,¤}¬æ
¡ÝÒ«íõÙÀ l`ÒT+uÁh'j”/ÏjÐf	¬a%ÔRAN3A­gå6anÍà`T@Ú¸!ň©ÈSi"R‘H…
X¨ ‚i!L�çƒ�†á† ‘E¥te
HÒ	H˜æJІB¥',)5 °aË!J)&J¤©hgœ6f.a‡6´à– ‚zÀŒÌ0¬P+)¤lˆ˜�`ÔÁPåamÊtW/&8Lb¡ÜB€@Ä©@…0Î�‡j5Ô‡Êd^”ÄA(AF#“KßUÑ-„cbä°A€â‡7j$é/	¼)¢ŠB!&H8Í�+ݘR
C*Ä)H윇
GÒªË`,R¥†€Ñ…ež¦[غ"¶U8ã2€©$Â9a4¡hBo˜´!2zÐÈxm‡g„ïo–—˜¼õ(©	8QÃ'ÁA)Í?Æ;*£Š‰Üàth¡UPáb"¾ð> ýĶAÈc!îy³–±Ð^å�Ò¹1íb2	‹Öœç¤£˜�óQ€_ƒ©†~•ñhÞ$ƒ?2]†OD¸�ádŒ5ÿ«<³4ã˜aèó¼y|PpÌ`å °Áá~KŠ‡
¾Ý—8$Ñœ
¸™™XàÅ]ARÊûå÷w<Žè[ƒ¤Þ
ˆØ.rHA ËfA
yಯ6<Ò�—aê™p‰;MÞcª4HFÈ`¥þˆÉbnGHˆ/ì}uѺÌêÙr»|b4t�µ˜B,Hòj†0]ºœ\èŒ
±uË~7 B)ÁWÑZk€ àòÝÌß¼²Û!ÒhnZ�Î'(—#W(Ø…“oû;ûÌз¼õûß7cŒ9�¡­D®‹hâU²O­BÕÌÃ
À`ÀàcLñ¨0‰:zyÓ)Á„rsŒ‰cOBêP8‰ƒðn�‹IMÈ�qó‡öÈ”‹R©BT’(™‰|@B(P‡PZÈ	þRðOx!())I¨ˆi¤¤û‰F~ßïQîyC‚£¡B’½³"fLœ-ƒ²à
 >o?(ñ¿6›E$:''}œGa
¼Æ“n`a#�1	©A§'VQT3K‘¡1`™€1€!””Áhí1~N ö–�	’ºjœCûÛ‰€ùIéñ|ùÓèu_c‰R•DhS¹*ÔÚlufƒ5 4Mþ8ŽÛP´JБ²ŒlÆpS,É %35¼wjÉ$F!b!`€I\„t�*bh”‰b0Š¼ÎƒÆš
E.iÐØ@oGÍýÉÚmDÐEü ƒðˆ¢X
z',·™	ŸÃ£þÿûíkÖ#û¢ŸpEÑÃ’üIª%áÞÃìm‘«í±G´BðH~‹VÄÏÅÓKˆ¶&”ü@-ÔÈ’`ü� öèî¨ù<¬X*&>#æÎS^Ä�0¢eû!ƒæt
³‡¡.é7x›�ëþ/¬Pø'Ö*pø}à¥nµB„+òoM�• /RB>�c„´'¤’ˆ0Q•Ó”ˆy(˜
ãˆnd¹ðò?ëï
µüŒŸáŸá«áJ„~‰˜;¿Ï…mþç÷�L8ß™CÆ_­ùOéy=A’Â&ÒƒÞZ„CPtî®ñz"sŒ“œOGcGh
)•~#ãprtÄ	,MjlÀ¬‡ÈSÆ6»Í8`èÌ�Ø4µ$d‰eBpÐ#©ƒ±¥Óà'bF0ù~T¥ñf.‡ˆ Ò’$ªêÈ
"‰Ë%:�wà>¨ªè;ÀܯsÆq)¹´`ŽI®1^'dˆD̆ù4&Ž8sI…ÌfѬ{ÝànÇÎ1(ârhߧ4ßÑ1WNîM‹³¡¥ÑÖÔ[1Ë$¥°Ç(-Æ(RU¸Æ¨ˆjw”¸	@o§fÃæ0s<�ù³ÖŸoøìL²ê
�ÌâHwÂ4úmšÀ°ÆŽãøLw0È/Œ�Ó’*—2NŠ”@åÙ^!BP¦K†;8iu�R´,Æ+4Ъö9ì—®E×…vÇ2O§XDéʬ“V†¾(´S1µ…°wvj¾
¦!	‚Q†fB‚‚�î~ô±*^üodw/”?�$L­=Òw‹@C˜6Q�ÔÂA¥PHR"HNâÖ,ƒaˆ˜‘
ÃÞ2÷¬¬Ê$J+xüKÞ»…(B³,°%"3ÀÂJÅ#±4±%éq2`ïzŸÕ�÷ÉЉô2¡ù¢—‚Ž¸k`qÌ_eøôšš™N¯ñbàf±
N@”ÅBPÏ‹Šéˆ�Ïwsë
I�Ï"ÄPlµú§ã“dDQøJ€“¸%¤(çÄØ!»×ít³¤ (ˆSñ
7Z‘þž
J`	CéàMž }Ãß
ÓH/S&ÇTu}é˸kÆ„ñ%¤-D¤(¸sn¦¨
‘{E?ñ>ÓÆB·ãAW`¿4±ˆ_nø¨B~è ‘÷!Eý ƒóú;ˆ2¾2÷×™WEªÌT	Ù HU¹ »Ìpï많°œà°’,vœ‘‡.œè@\� ”¡çdgéÂ#|`îà!Üš	~ÐJä;pÀÃC:Uíê!Õ� 9aTeŠDÖtë
‡
ªÑáEìt6…‚m}±t´Œšc|üää@1
�çQ—·NF>èÄ@±üqß;€Ùu²1€NøÔÒé$"bžhÙÆ“Yj"°ÇᨓO‚¡Õ�\aäµ,ÀÜ>�Ó;®F9NG²¨�DZÛ
ªâ`þ Š�.ìr:šÝÁÝô£Ê\€~0y Ö¡ÈàR|K˜åÃbèJO){¿ˆ‰j
>E†�h$AÀy!AqŸeÿª#è{gyÔêÂM_Qߢ®J‘)'™¦?$D“F¤}Òz”ü6zω²³0=…�»
büIJ¬$DH‘1% ÷`Á‘‚X ¡R©•H%û‘B&H	‰~¨_½ô>GwÊPIÄ$21ÇQÁá_k‘ˆKÀ@kçÐi˜	Àa	ƒC+€ÉÁŒ�
`„¦š'DkRV™`”—©¦p4Ú3è¾	ÚÔˆ¤zÙâ-¬ÚIB`=}G/è'°#¬ãÁ#�ùTz#lI!*2¶pÎS@RÉ	×,£KZm
âš
J&a
y3
UéƒâݦÅ3aG‚Ç�†ÂÇ·á‡Èi…M?9°ы¯Y­m™†ö_G^Ë8_iÀJÓ9\�ȃ S$¦˜bÄ5kTêÃc1‰½8Ì1©Wà±%
�«ÚFLoL†3.45Ò!‰Nn0P�ˆ\¢†ð¨K� ‘€©¹�lèÁEÎ…óÔQžš~¼·gi•Ã2¡®Wnzœhý±$]›Öxð@®B`—\q ¾$莢«á¬H"Û4Š¹®x*„äxYÌ
"‡Q<‡RÀ_ž½RÒAֺņO8%�úlV°D¹\`™�p<ðX(ñÝ™!Òô�x3„oÕàÿ˜ùŸ(G{?%ßmë`ç‘Ø*š)ª
"˜
jŠh¤¦¨¦Š	Ðhè`—Iƒ7p˜©““A *FÛR¦&€õ�É¡ëi±\Œ<è: Îä˜ççÑÝÛ�BîuÁÓØ8U¦乇´S»¹ÑÅ3~û#}8Õìãn’ÜïÔµ	�!{�^I¦y'žqÌ:lV�»¥¶gñ»ks¥NM%ž;/JäL€Þ‰ÒžNÏ:wçÄ
Ø€w$ f°^† †ÐàUTúl•lÀâàÓN™©›- p²�’˜�,&!dAÀ¿?™ž@Â8rÑØuk q0a‡“‰ƒˆóY Ç‹‡@;tk6àÂ;´èìX7óÌÿ`~}ddÛd?[ç†T�‘ÛK8]ÝçúNœ1pÿvƒó>ƒ„=d®ƒƒ£&õÙDv²=ãæýPO¨ìâüžì�²¦(°²…,’Bf(?�åoÚÍ}=&`‘vKUA��Œ¿ˆ`müß?fkŽ=ñþ¸ïzf
êí·�DÇÏÉ•
>ˆå.EÞÆ–
Ð<ëÈìtia�“׺Ӣ
ïS0ü¥q±Bó°�ÖŸœSÒ‡Uì±Æ¤üáÀÁ+1@dù3ÖW““RI$¤(dÞõ0AÂ
ËcûÞ„Í„Ö�í!¤œwz1”Û~ G˜ÅþN¬ÂVÅŽìÑ*H'�_îÂ\�SÀ7 ¤wÆ
ÃU=Éè0ûXÕC?kGÝû€7L€Ý3QþÈxÁ�™•�:Í*Ö6^%ã·¬iIÎÔ('­Bf:ÜÈ ëXURœÛöœ|`}¡|a&`󂘋ØÐâÐÁ‘áãljBP’�ãÄÄSíŒ0"teο,,ÅûFDËÄå=G!Àx‹˜PÒd)TU|&Œõ£’b$ÆÆüŸDš…
qS½*{„ñ‡¶ÔkRôÏD’5	?%W÷¡Ã(Päõú©\gŒ~5Yå.];°8x’»ÖôXø˜ÚÅFqÀØ%/±Ð„”{ð@܇´‡ï¯`TZ og¥oo§ƒƒ°Ï¯ÞpbÆ~ƒÑÜG-ü­@(^Ó û^…¾7zMKÞÄR”¦óóÈ|“у�1„.ÎåÕY	À†Ås݃ Øʼnڽ8¦d’cöq\Û=ñf¢‘ùÍÔ
ïVû_mÍ€MˆÁB0âéÂ!ˆ0�´kohI$õÿ¡úZüD¦c¡÷p˜aˆ`ƒ
sòf$›�%²9ú/?; ƃèQœŽW,j¦‚4w©ô=µÐ¡¤)8èÔ?0IÙ?¤ü	M(GwÑ}ÞDQBCòŸº9”Û„‚/îq$´¼O(ݺC#Ó›õéÒqp4ø© “èD{Þ&Ç„Ž0yÀ"6¡);…/Asƒ� ê=Äí“Ù‰Wõ:ÿ{OtpCë\?bq¢&‘ˆáyä;âã¸H þKô@þHÔrAÃv��p].• zJÄ
…¨e¾�¸Ï�И(
ƒH»†ø*À 4yøBHI;e4Õ!� å!F\@í_`P€ï%@-¬ÉLdw0	Õkà»~Dлd41�2!�¢-bÖ�r>ƒ„³·»IáÃF‹ã"_
ð=%Q:°˜Â"Ì#]‹a¼|¤-#�,ÙåicÈ“dÂê@îG0³#jr±„å,aI¬‰QH;¡ä‚mŒP„`~ ý>ÞãêÇi@4ÐÁ,@	E4%U#(Á@“	, ÈÊÒ>4¦a3ùǼ‰t¼@
r ÉçȤév æ³0(äKÿk8˜65�vºËqPF	 Qj~ß@fÄÀØa
Ї'da9$áD„�9"%’>qšˆ�3½OŸì›BFfdí
z¦¨” wž�áÛ݆„½Û·•Ó
0~âÃ�{î^zÙ©(ÕS]}fg~k6i�‚Wƒ(ªJu¬î‡a R$Æ£0¥ b]ÈPŽ!Î
ŽZ7}=ü†¡¦&0�{ÑôÍh$�;;E
‡3–8Æ„ØL[GF4ì9qušÃ
°m'p5²"‡6ݾJȧ§ÒÝšv4¹UÃϘ¬Ù…XÊ“
Ò
ÐB^jÀ¤q[¾z¿FPËXáS¬i™‰I"R’	Š†�ˆb“$Ó˜
–Ñ*šnXF:È0nH˜ý ÆÕ³IˆNˆÇ'¡‹”QTÅKn„hiHaBˆ Ç#ŠœÌb ´f%uEWLÂÖÃ1šªÈEYhpM2Hc£U§ˆ1ŽaL41‰PÔ�Q‰�QY&TS’™‰f9È*}ˆ(( ¡
ï¦aÂ=ºÄDw¸´„u°uŠ®ca»$*ˆHÖ
@ÈY&á
41‘™HÇŠL„Œ HZ QÈ™0‰AÑ¢I™�‘af`àJä
’†P$£f-c‚dœÎ…¦Õç†DiÇs2™)"PpÌ°a©i
×j�ôa|wá­i÷â|hbÃüË2¹à�…¡(™{ÈõC£Ž]0êaA6ˆ²�d� tTm1¨áÔƒaƃX#æÞ³‚·JZ4ÊI©--¥{u ¸:7g‡9Š›\â.œ™ï¬c2™�Ý…�>!Åœ0ë.&T܉äD‘F¬ƒ½1Qf‚¤ÆÊ89íP�XeM™œ1µ6íŠtµc€ðëq—¢èze|8¬8~w~Ö$ dà‰U@M`¢ª‰¢¢€¤tÀÖ8B”AˆvŸ'i¥o7öÊ*Ùäh^ÉM¦
¥õ·!A0I
É
ˆBfß"íùb0”x”yÁe €¾c¬�¡ÑêÁ’„ÔgDw¹,ÃÒfŒÆÁú6×Ö¹¼KxÊ�CÀo9Zã¡QM6Eî„‹Jý/$am¬ùyÙoŒÉˆÏb‹ÓÇ9Ôòͱ‡†#Nó�ö*$®$%g‡„	ý°CûØ.ëÜBŠPÂC-‘¢�ÃføðjмéËŽÕÐaà.ƒ¬¢f…ð
(h#�
‡Ð¸–äBfc¡…°ê„EÕ[-l(¿kv�Ý"˜ÀÀǶA�›W‘j½©/W°£U‡¦A²}É€y	 I¤<–qëÐ9‘vêC°öÓgfÝ)r¬
ÕA	
2ç.:?c�R…^¬Ÿ)@wã=?o&	’LHò¯÷r[o'.ãxï$ˆ� /Ž"eHŸ˜ '{¸läýûyèpÁaoo‘ÎÖöž½¡„Ä“�Dz ÉÒ‘ÄFFdèe¿U1´ü!ÁÉ¥òyX‚)i(BIL�Q	Àaë—ÐM)ÔØ}ëŸ0Øä> t€½(K"5ý¿ý9�aÖÐh\5h,°íí}ˆØbT$$°@ð-4;9šIÈçAÐ��.jƲaÔ¸œ†=Ú={Ú-Èv$L€;™¤h%í¬4­ ×ý�øº”*‘"ˆ$ˆ‚Þä�ã2…m5š)"dÞ᥽÷cÀÿx”#®Â–ºç(\0Ã"PdíÙÀ~H6B w†cðÀ\‚T …Ã=‘�¿¶ Š�d˜RºÉ´
�¤¨†¡B�Ǭ€0HKnC
$cNˆµ—¤œTnƒ!ÙRh£*ël Å¡¥M4PÞØÑ\
1Ü6ÉÛøŽáÞÈž3Ž
Häͳ¥9„Ôí‡h¼¿lýF2§5ªRŽ�¬—Lþa|Öeµ‡BéÍóò¡H¥îí†nšÇ%?A±ç‡‘aì°c¿F(ˆ1+ô 9”C]=¶í.0°ßÎs×à`�yû›ð’ÃÎöD!„�¡Üî^º-¿“›ïÑšWW;dÓ$<#�Ê™'hYm+Í@MÈkØd6xÄÜòä#Ç“Ô"$i‡Þø#ð	Š	$Zšâ=ÇÓîïyœ9*FŸËZ6÷ÐzúV0ÁJ˜Ù'ßH-Q¦Q’5¨0^Cx÷@O@=Y_¹¿Ž‰¢ÅÍë�;þ‹�äQdG“˜FˆÈ¾¼âÔÍ
à‡"|Dƒ£ÌÒ?Fç˜
ïŠÉÐ`ÊæÍþç »j1‹$%ý�3PÁ@DS<}öt0bÅmJTi$t”éí=ŸD®ž”ÿ‰–n4hü> ¯¤zŸ‘?WåZã3¼ámð'T
ÞÅëÃÊ]HÄ�¢4êÆ&d¨”BŽnãGÁœ’çÝJKPÕèk맗¤6ºÈ1”û��-
ÇÞLœŠt&ÅâÒ}È6¾ˆõPkù�¸m�ü_䕱îFþãâ²·f·¬Ô4ôÊiÀ¶·’Ûˆ	žHövÞȹ”+#  
Ì—Õ‘Œ}àŒtAt²z"$ƒ\IØ N~.’4ˆDÀÃ"ÀH…�´Oò@¥vØ<)0x[ºZˆ|hÅø_�è¨ê©€k©†}ùC-Ej{#Ôäu÷CÈãäç#±f˲üù‰Qu?cA�VI2�ü¶äa•(oþ}èŒpDvÞ›Ž7ŠjH"ŠwÓêáàár%rR,…³”Èx�t0Â	ˆ‰·'í^Í›Ð&@ÐRÛå´"…48¡ÀÏŽc�}¬öÔE¦ßß°D—î~ñQûÑ#Jj@7˜:SÞu
pjÈ‘¡
ý�ƒ!òÜ°ª‡ã¦Æ³ÕÙ°2Dƒp#hÿ-f¡¥Ï˜\Îɬ”ܯ¤,T+œm>ÄÂþ6ñ¢ª®XÏ<ìçé(ëå97Cú`I£çöyçÅ1“ZbSTíVؽ¢ÀˆT?XO؈©E
º„LÜì>÷m›O„�ä?Ø2´³¨AGhÅÒ›X¶ƒ­ExWùEËT¤È¥ °„‘
(p!À@éE%@Á
H@؃@¯Ë
˜c÷&¡dí
úüÁ°0@׉•9ê
Š=dQòˆþ؆y…*¢QD�²€Ò°„„¤HLBpÊJJ4.IèÄÞ€Dëš8R~õ˜*š	€I/Qó‚ÄüBaá&�|!Œ"þ¹CH¢„a¥Y݇c`b”B"¥Gc@@w÷±}Q Ï“P%IJ¬
apêõrXÏÿöˆ5úg”AÏeÙµ)}±„Œ#ð—Aâ�ÀŽóÍ"ókGa”€æ›AÏAã‘å=�(Ý1Ü°î^1?G'ÁDý„‘"ýD”ba*…�
è
ÕBH#I¤ÄÃD	üÐ!IH j(CR˜HØá„e“�cTÆ�)G½—SZœ‚Rl1
`!ev4A£À1¿®ó3ø¤Ø·Òª ¡*¨û×Pùð[Ád‡yñÕu"„0’Äï‹�R )7hM8ÄÁ‘¢0´å"”¦³B(p�³&pƒ‚V4�dF&Eba�M?fpš�ÒÀá@PC3+÷0) ññ=¸}¾‰áÏI¤"»Œ�‰!f
ˆ0!Æ@˜ë®Ѷ#
�Ä]N€ßÅæ}@k±UšgÚðß[é÷m{‚]îLÁlpÀv›fê(!1¨%S˜‰’DC
�”$L"!¡•Ð‡x¸©Ÿè8A~üoB?4�ÝåM€Üx÷{B`¡8†!Dh›ã	…®¡i é�
ÂɬšÖ-H ýpˆtÚ XƹôwmöÕ쌗"4:‘%“21tAçd±­¶µDšDœÆÆIÉK–(�•»{ˆv>2é�x^Œ;L|ØiÂa™™ìš2ÂÚÑ·¼Áìe•±È`‚'Ø̾)ªå�〭µ&ëgN’ñëšú·¨¸6¸d¦hþ®Žé<ˆÌéôŽ&�ÿƒ§ŽŒ†
H¢HJZ¸[uËõ`csY,YlvxºØBç‚ú—¹Ëšì,™”³„H”eU~TR=‰«m“‰b‰R=ÕÌýÕâYu(P„ÿåeêZ§éš¨[¥„
UE�3¡8Ù)7'È{49†û»w°¹j>q¹ÙýÛhïÀîØü8õé¡9ȃ`2·ßº®f¥$P;�
q1·èÅu3y[À{q”ÁƒúMÇVr™&G·x ÙÝm¾=¯<-
÷Í?î�£¥¿w<�§ƒÎ¢\r�‰]âS_w‚94Jóhy]Ö!>|ËÓVæfp1¢mAï q´†Ö(ñ­c8é=ûa˜J2”÷�k4½bL©ÌCÑ`ˆª¢Ãó+äq%>ú±Ð—28$Q£.JUÙÞ�0’[Æ/*€ÁG=ImÓz¦ã²Ü׵˦Ùíc‰3†@‰ ßX·a:âJÇ¿¨ø1úðç~îÛ‹|Dðqa±­3oµzaŒKvXLq¹v¦ÞøÞlyF$¶H)ãßn§…ï–B‘9/6Ã+´¤ÙÒú˜¦:Þˬ„,¶«MÊêã•g[$Ç#˜™:מ6õ4òcIiÞ”é‡wÞ›¥´�6 qšg!6uwÆ‹ÕM¦ÍÓ"wkj[Q}zgw…<ÐÜn>KëûpsÂ-�ƒ ì1³™PÉ$'j¡Ð½=6ôÅø}ù$ÄðoÝ–]“ò*h˜¼cs× ù°Ü„5ŒÚ!�ˆ3a´›jð_�ÞÛ
Dݶç/ÛKêœù—˜²ÙZhCgRH#=«¶L‚Ýú¯Ñ,>)á ¼Dúç{99èlYïÖù;ˆQ™ÌÍxDÚ&"0‰¤2%sh�@:îTïÆ”´2›÷qÕ&r…¨|"–ÞaË޻Ϛ{¤�ÆÐl.MWÔD´c¡ž#–Ü-[�ŽoŽoÝÄ욟
L7Ž™=²”ºv;d€(Eˆ¨ê©dNOÊW’Íý² �C_@üÊ-£1Qdu¾;Wf gÝò%�ò³'ª=æ	L¯l¥rÁd‡NÔºP†PÇÄ�ÌaÞ �üþgãáQ6U¡Ÿ½úÞÛà‘dËîj=.E–6*²ü–a‹$ ¦ÃQ%šÌb]°Âlâ¦pMžõ}Äå½ùwöÁ‘gõy^Á#¶.Ê_lô¯aô懾.
,}ãÛó¿;Ù´î±~NÝÑ{¿\垯ö3˜ò¬>©lo5…yÌï¥tÂóãd°rŸëÄ’Ü•”Sã;zA"]èh˼Ã1¤²ñ‡ Úõ‚�‹}†¶3kyòZÒìûÎ…<%bñN§¤@=²G¨BDf
0„
'¢éÐ&ƒ
ÄLCÈ @ä6è"	ú]…'"‹½88°SÔƒÿ›+	F.ÐÏ)°Ô,”f`<2uÃ4´°O
P ½æš¦ˆ|i(…ÀG…‚´†ÝÏ@ûN�Öò¿é÷܈žBQA�Mlv*ƒ.ÂqãcBMO;B0ÕàQgÙŠ|a‘9•óÙ=yèo½Gœ8æììC&¨™¢š©�îH)Ž¶@žÆÀÓqÂáÌ5$þˈZÎL\´Ó°PÏNö�ÜýÙƒ
‘Œ¢…ôiþ²ñrµ|¸ªôq�<~_£Õ|Ý
bjûP´Ö1q… ]Xå.®ÐB¶,dKî–Ó
„	Ž8¥�ž'Í©š±Ña Wíí¾ìŘ³ѸQ²VÒbZZ¡–ïc[1¿#{@£j�Õu-Ü�ß‘Ís1Þ]àΩDºdûUXb½€õ”&p¸ƒ„Y‹ÐÁ=X¶Diòí!(¶©â5¥wâ� Ú\´ÞiÓd Ï@†ê/0{p636m,_ë(àš6Áš6*0…<‚šÚTlBñka¯qÐœ‰ÁÙ�"Ì÷)ˆjARû¡†ûÉAß"Ÿ™ÙB}<'éF;CC˜
€åtZih÷EKv~«�}‡§ÃødÌâÌ;À§ÞG/†aï<êTS£
2D€DÞ—L$h`
bâ¢i‹¼MÝ@"q2ÈäXç-$éBlí]ûè,a˜WòØÔ
<=Wi®!bƒè€;=õH9^ý'ïàf·G•—Ѽ¶!@sÓ
³£D�ç
ø±íŽàSp|Rë…ÖöH#R`7Å&„8΄ÚJ±(Y£Y˜¥¼~H=gR�ÄŽåd†‰Í"[«¼%ÕU»	šf…†8m	d¾¦‚ƒ|ÝñÌÞùµ“5UÛQp̱ok“”ÐÚ2Ž‘´o#"�hŒmŒŽ5©(ÑĆ$†cs–T7bf" ­\7—oT‹i€ˆ7, —y�°{¥±*[msáâ2qm4‹Cšâ`Â
„Q‰|P;�«ZM´£@ˆyBwl4rŽã�M•°Ú£«P'ba�¼„Nq=‘(Á'hžQÁr¨è‘¤fd•åK…àö�€@Õâó3aø¤|Ðð,V•Cú	8¦(A%I„$Jï>2«ï´š=¼f‚@ðüÞGæ96ÒDÀ± Û$O¨¦�SŒßúOA+æ ;m|ž“#‚D&"�qí{çýÙî÷*<(§„"¨‡ÜÒž4™]~¨B‘ÈL†Eu•aÐÇ#´é¬‰…\"Š&†�ilú€È¡$¢•WªŒ)"bX5kµ{X(ÀÀ[h£#¢åum¿Ã8 4ÿžÛ a´ihP‚‰vcïØÉ_u;sM¦Ó¾Ä°=^¡ÐÌHáÀÀÀÌB½öЉ’$àÅ¥1‰øè†`)ÈÒ¢†
äêÑ?²ö;Áñ>s½O÷;ïy`îéÛm
PbZðIõÑ¥:^'PBZ Ìù>lÑ(d€lÍiI'LL9˜)�;Ùƒ0v¤Œ¦ bG%ˆk…|‡nOÂa„P Y9UUUUUTEUEEUUEEEEEUDEEEEUDTDTUEUUET[àûíîNR=�ÓP¹F&.Ä,°n%Šq
-4…š†I%ˆ	X…j„zŒL`8Áâú¶¼ŸcŠÅT1ϸÔs²P“

“(+2
Ø€ ý…„y_�=ç2‹’BÀ`3¹D›“—a4­C¦Š€íw�Z$\jXŒ$L³4Õ'-îëôç7ã�ØíÐÚ3!�Dc�{4XóqîµÝ^AÅCiŸ‡S&Ÿ¹î·aèI`Á^¸¡´öÃ=!°¸k2(�&Ðýâò¤VâšMc\UÒ²—åI7%%²Æ8â€ÛÉÈ‘ÿöûÿÊøˆâ${ª©üø¿ÖÇÞ�Ëõ7Ý1Í2…‡žìÚrNnÄ°3‘Øážhý†WÑ9AKI�¯¦iZá
¹>Ù8@pÊp¸!)¸rGrRĘb7Àål@4僒[hGë8á3‰RßþÙKâm5cQÂÉì¸ßÚa¤é]´Þ)ç¡(|GA÷�Ð4eÅ|¦4	2²¨¬•=p‚›;t[n
Â:‡9¹QÏ„v·2U6é:¸
	¸85Éö;ã‚ÈÉÎÜ�…Þt>ªoÁ9DL…4‡¶Wª}>‘Ðz|«;Ižb|QiÐ4–-ƒLÀcgÀ´ÕU•·  Ë
ð¼Aju!DDú”óÁOÚ_¢>é»Ð@yJHeA`’õ
>3ˆõƒ飾
æÃtŒÄHSR˜MöÒqV¨óÓ/eØj[¨^²¨gãõv5ܼ†.Àfb3ˆÖõѧ�IûÎ=¬õ�õt�ƒ�ÆšhNzE„…__×’eá*

�Š" p½é�’À]'K§Ìü@YN&ݧê@ÀHDrl
vNˆØº‘�䀇SºGÊ"›ØÍ ÑÇâU€q¤­®qm®C>!M�êÓŒTøŽ†“O]Æ!v.ã§æKÌ4|ap¡í®´˜¯~"|¿ŒÚ‚=¥‚TZµ”#„„ô€Jž¸—�Øc„&H‡´Ã�ˆtì¥Óý£§$âCÓäJÄáÉC8Ìß�V™²øÖNI‡B
L|ÃÃg®¨äÚþØg(ÙÅ"äF$Bé­éubÊFõ§XÞ¦8
ºá£F-Ü7Ƽ2"4�‘P@ ÞäÄì«ÐÙ’TÓ
¨°ó¶0X`ãHî¼ý
TË–_^q¯¢v£$’
�qW0kï÷ac]Í$¦Í@Æ÷»îyIU󟕨ñØÔ¾"â Ð}œx‡#±çZG–�¾Ê¢”]YL°`Òm
>=�ó�Ô>(K'‹îŒ!©oŽ–�ªæà¡b‘Žòb=/GoÙ?Ã�Sñg�ciŠAïs/ÚØj{®l‹%’Hlt Á‡Îÿ÷¿Y”ETj?ØàkTXY†NY‚X·FÜH’A’I�@Š6ä’
§F6é¢¸©dDPk‘ãy‹ƒm¸HÒ31a[xfÉ—+ZÃFaIYäÊ�XB‚I$’ì“ ÙÇUÆV›L°Ý¨
ãƒfDÔIU„eHTDQÛcb¬Q6Ûp€9lUk6‡0Ø�U¤:œ`œLij5]0Ñ °c	$¬ÁκÑ‹„c™!)­`¦kE¦ÀÄŠ%ÿõ‡C¥bÓ7¢&�ìu5ZJ'Þ¸VD1Œ‰Å$2¨Q’
ÉÑ‹ŽHjh8Å@HÛ�c8¶�l/tÅ”�¹Æpp–*£½îö�1¹¤½ŠRƒsí°x� ¥`#˜óu*>¥è$úÁ…^Ä€#&’O˜ƒß	ª€òü�.WÀÛ¨ÁDÂ#ÚD†Y”OÉ4#Ìï@-…=ñOX
¿šš3¤Ì-xs±·
†{G¯ê™‚ìQëêwÙ
݉YdO»ÎÈXßè.Óþ{4|SÓ_yƒ’ü„‰º(žDV
òöŸoñ¥ßùæ%™•#ŒÄIƒêô<>¼i(
G
Å>­»öÛŒ²ŽGö½ÝLË£³ †÷�´©‘¼|þO©s‘¶¬×µ4/£ZÉýùʨ@„–?»] ¦‚öIÀ`¦æ³l>|RhNžñδ޵hÏ<ú‘p€HæõIsg�¾ÁÝ!.ÀóßTP±Ê9*Q´psÌã>é;ÃÕ°ugß“~³´M*q˜gí"€`
MYLôƒ•�º2
ETÛ,Uj5½¬hÓß‘�ß¡)ÞË�;UA:µ¶5gn·‰�çØÍb‡kO›á†‘šDV�é|±4æcçLt(jèÌÌNZQºaHǵм–NM¶Ç•ô9Úê? ‘M¶™c
Œ‘Œ;Œé!Æ›¹§áNÚm“Š¯mñ�jåÕâ^�T.Ì&aЀC°DÄ
�†Fœ\Bx‚�¢…wÅR!@ÊC¯‘¤uFÂ:.™ä ršŸä†2�pD6œ{ärr…fVûˆØîI˵»»EÍñx%;¸ wÑD¾äÔßCf;=\ÄS(¸gqdƒ’”LíÙ‡8I¡CÉ”ˆ^+[ð¢ë&ÝÇhßG7nÅ®M‚�ÀGkñé·¾Rm¤ÐèvÈRŽ€%S«µhcC1ÐCtÎ
Á4ÈÐ@bä‚BÑvÌï³	Åâ) b6Ö´jž°
Ìi�4×yÃÈu0×Jä#ï\c@ý6MËltC^Äã•CÑŠ!ÎxÏRº
®¾8w:+®Ã˜MxXHhR‚{Hˆ
.`©†Òbð-éÚ”³1pÝh†X,vfméPlˆØs§/ƒ­äÅ)«L‹œîðÞëEðMÎw:0ç„Ž“t¢AQPr5!ÊÊnRr2/(œ
Þí‚epûh$ä5åÀ˜:Âç[3
® Eñ%ò/̭ݲީ¤¹²\’”7ff8"Á³ÃTdM-ªÌ#aá”ÛNJf6�¤géoK�¡Ø—¾*”+$uŠº‘¸ñÒ÷‹u±õ;qŒŠ
têBƒk„#� �“`̳6Tm\Î9˜gEìnYAvdÐQB¤‰ƒî‚ȉi´¹†$3¤›HCD|TŽ†ºTÅ®ýüQ›*SŽ-«±Šî�JjŠª-»ŒøY[°�ç·LàH
ö8Pj2ò­,™ë(qs¥öÖsiq78ĤMÈ\s�‹rÃ}oL‹sQ¨\¾¼	Þ»
Tÿû”ç’OƃÑäëC`´²|{«	,Yè;áê¥úKhV›$!ŒŒpO±¯�S‡ÊȽ/!6c‘£³ˆÉƃ|ÍitC\4±`¢8‘̺ÄpÑ¥ê6l¯AÃâkR$‡[ÌHŠî°ªvCN\uÙlÇaÚT2õòLJWjp߃�_?²üYaRHPbƒÜ"HNb‚ᤠ>À¢mQ‹G�”y'Z¬	xCÒ'‘âÞxàÃ4E‘,°­ž——×ñ⸺'rR�FÀ„$€”Fš¡m¶`‹¨\â$ì•Š¹�]‘AZb*¤3­Ç©Ááò£©Ëú­›¹
ãÉîãÅÇ 6`d<„³FÁ‘ˆ¹!¡(¼R·D„ˆ€§>¡‘*¤ºžo#!ã­7MãìÛ„HÁ$0Ÿtþ½x¼ÿªIHtfff6a™U�´ô	è=¾Øe}Ú¥–OE/£¸©/¿Ôô‚JßeØ˼5$�ÈËWlá–rT¾z*fº‘†£XSž¸öŒ¸·¨Ä22›œ˜ç3N
Œiƒi„ƒ@Å)_s-ƒ†RºÃ­�Q 8'©FÑt¢6<Ù�Œ#+j’
§V
„±�€9)¦¦QÐ34H
¬
b–´ªR-)´B4¶É&aŽjÈĆÉ­jŠÖœR¤Ümâäê*=Ø5CBeFJZöl
ª®ÓbË3Hr?þÏ¢x
T©èn´D¢
øÇþ³ Q”!ø”[Õø¹­„!“juƒäΨìz=´)0–ñHFŠš½B‰!’AM’B@6oØ›ÕÒÇ5š�{àÜ÷ø¸YKi!y*D?22 ¶	ˆŒúL(ê7~1æ~ÙÃÝSç!ƒ d™9yÂay�
�!JâF$’©ŒŽh‘Ô¦‚QÈ‚))i)\ ]�æaÀ|GÈziá
ìb
ˇkqÔd\„~Ñ…ƒœ<“E9d,,í	*þV Pèc·*ø™Ã‚d'|æñ¬�õ‰äg ÃZtøÚx!>	ÇÄzY
J¦¨ˆ
K°ÈÛ¦-HÄúÎ]Hxx{M´òÏSÀ¸>}Àvü–D‰˜UTÕTص¬q^£±Åù)߀^Û¼Ùæ°ݘ;Œô^‰S#ì‚�Ž4@DDÌ	;Ä  ÌÀ·£A/~ìéõÁ›¸&ã[œ�ë±Ó
“¼®<îÞÇu} ›}[ÎèXe¡óvP§|†*äF6bľ¢�8gjoGÝaBŠv	ø”„…‘
¥ª1nšVÑT2n›É¬$Äàï%7–<0`6|ˆ7dΡœÊ6’7�ÊÐ2ˆE,!‹HÙdî&ç®=rPÆÀG{ öl1?šë°zé{Ä$È ‚£1ˆY<‚5yözÍ£Û;¤7ãV>þnVÕ„IEa-Cɜǒb&aùõ‹V“n‡¡°pÆ@ ¡ÇsÝöI-€‹IaçI�щsä¶ßhÑÁ(Nóãà{JZ߇°¾Ïį˜€)YŠi)d Ýôù>µhÇ(;°=ñIH‚a
iß{×CóÍ1Ê)Õ>ê ÿŸ£`|\ò¼Ga€ð¶Š¹že^þf'C$£¿”q°�*-G}�{Ä6chŒ"¡Bb„ŒÄÃ=|Á„
‘.5s˜5!µJnî›I|f‘P�ÚpŠaŒ¿]8Ú‡<Ä’Ô6ŸŠ	ÚùJª�¢¢9Ä(5°vÂ3W:wU¿'¦rFq� ê
øé5o.>áoÐAƒ@�DC=TZèÜEèîåaYª†¾–ÅŒíŠ"E,.±\©d
$hR˜~Ooš˜|C­bh`ÉCL&w§ BŒÐÈ íEÙÉMQ£â©0vl§ àh--AC°²M˜FÇÊ)cÁ(H¢>¼Úd
ª˜Z)ôÙ�¡¢Ô>+o5;yWh³«¦°àáäÁíÊVŠ¡,‚È ±F¦0;¡Mýß�éà“ÊØ�œ¹Ÿ
ƒXâl³�òà=™Paçé¿ÍûÎztǪå‡wüžh(0D°0ÛNÀÃ}˜V¸øˆ¹‰(Ø
óD:A­}=dõÃöºœ€døΧAy�ŸÅj<$I®aÈ=âa4_ôÛ@ÓÑæÓÈm"ÇQõ4T.Å^ÞáÈŠ¡Þ^t¡˜C¸„L$(B‚$E´©¢P„ÄNÒw8ͳ!âú=«î>bĘ²@!@$@¦„bÂ¥B¤ßÙ¨]]�Bü](p>£‰€•ÀC‹Æ©h¤(6Þi=Ð9Ceö‚zB‰æ±â~¸ìBaßØ~GÑ,,BÑ0
¾ø°�špìª�Q„`Lž»üЂVH@†B*	_ñ05
2A
h>IõQ'zŠ¼þ¢ª÷’ÜpzýpxÏ©4AíRd!ºó¨mQùјQ³Iãót—”?9š”7Ø”S/T¦
DEzf!‰�ˆù
ýª+ûôV‘Dd(ÊQŸv[aqã‘!�ï!q¨¤!‰’
±¦DÂ!¦
F“øÿݬ¼ûbXÏòò¡T"âÕa";¸Œë4Ú ¿{ú¸i¦Þ:Zˆm$”áNòÑÿ”ÞTM
6ÇÿÙ›ulÌB‰a†4¹!êL8aï3qmÆÔÞñ	Ñ‚AZOÿ­·€†@1í½ªýò
EqñFà÷›5üs­ûXIHØÕSKcÚúÃÈ>àðÃæ�‰KÜî›2wÀc™fš…m´?ê»Ä°eÞ\²
¦.±£ÈîM´´ÐtgF'P’Ï\ˆw³eúØÙ “UR¦Ð*úMˆ¢¨h Nj+bÙê4¡½_y?žÓkõ‘ïœPûĤ“)BBÄÈR…´P¹Ý¿—ã?¾WÿóÿûWÿ»ýÌ?/mþÿáªßþÏûíú€÷~ø6þã?ÊÖ¡ô"#*@íŠwÁzÝ>Žùǘq˜TÅ–d˜Ž£åÎŽ•T &py 4|>S¬S÷�“JJˆ…øúú�çôÇÎõo§fÌ@(0]¬ÛF$ðgEi3žÇÓšC‹Kz˜æ£´�¶G½B¹©!¶ŒZy¡†ò�£Fâ9¦µ¥¤�†–ŽK»œúÏúùpþçƒWlå@ò;(ïc¶î�!Ò˜Ã�ˆ½<#º‹ïT}ðãÔEÉ™–`Q2DD•á‡'³xovô®˜rIè‡A@ŸŒ‡l½˜ÄB!þÃfƒ¸ûø�­j{WYpÜõàu
ú~÷ð„+»$BHOù Ê9݉˜�ÒGrðBOM#ùÖ2
Ò´ZMT Çüì¦c!‚c#ƒ²šd	ÂHGr&“ J�«˜ÕÎ8-“BTA$B@u’Å1j/dT:+ÄŠ6#Å(W8›0þˆqvñ$
QŽ²‡ Ì`0Ð'b„ˆ¾�šÀÚ@$@I]§1’¬¾ªæ‚*¡bÊþ°zŸ¿èò a1@÷Ç/é†Íü~«Dõ	"c
ö�í;dC
‰‰’A;ýßK#ó�´x«”Lª€àb¤@Øçf�]e{¥#±�*6`
’a„ùwÑT숪»ñ;Â�?ÏììÒCíRS”-9@ÞŠ(§‘í„é`GüÇî¬ÕSÒˆPz
‚K½	
Ñ!I ÖÛU?͇`ã<3ÁÞ)ÛK…`Ÿú*¦äÄÕ lúé(�„C‘À�T—T´+þfò5¡}ü0&Í>£#465''”g‰£CE`g­VÚ¶œS0l§x®õí3ÿnEó¡Ø0õ8LŒs(ó�ãPÆÌ(§pkæÆ#Lb ?Ï2ªÑ-8â
ĘHABá¢5a÷0tÄ’hÆ!€@ˆ`Ô0w�”•x€$5«Q*D¨ëª¡¼ÄÉ.qhà”Ε’Jh"ùàñHfd-ÐA1KÜw*"Ãm­hïcAc‚¡`æÂÐáè)Éqr.-v
}éxxÂ5´Ù)Áüö¾p‰J± ‰E+ñy‹²ôêÍÎÐî÷pÅî.Yšl^é¢ÒV	`w›q™†öDÈ›JÝ‹Ö2„¤5ÝÉ ý‚æ
‹¸l4�½^²�~/ƒ"M6dËÞ<žG89ŽGiDNø¦±±(”„dR†IÌ÷cI+!jÂCÝO¦ªªªªªªªªªªªª«ÜàaUEDU5Bë^Ü㇈¸OÇ'Ù3Ac¡âB©#Ž3@{ÄÌWV¼4檪ªª±}P–�ïÖqÐû!µ!üV¹ZCþÒ'Ð=c¨!Æþ—òÀ?¶Qä†!ˆbÖ.H0§"xLøÂéŽílÐA8‹pZna\t1DëöµûC�²Gd¯òWÄ{ª-)îRíBŠÔlîP¬Aãýæ/ìöU?|{‚!€åIÉc˜…*š
*°û©Cx'<�mìÏõZä!þ8G¾¨ñBß
Üi�ûEåº"~½n× $_²H§ÀYj “ñÉ�DµAjC"K,|³ÎO g{Ô6*…”�†¥A��Ë¢ºúÎ`s$mFY˜üÑ©µƒ´ú>�'¹9’’˜¢Gï\(‰0ÉX86VRÈ‹Jr
��Ãdüñ°0é„ßJ1µêÄhÀ7бW5h}Ø�|hà3d	Ü¿ X»Nàò–åU`/¢ †ÙÊcY' ³$$Sï¹9'‹ÍT=ô·G¥éòŽÊƒGµˆŸ,Õ=¼;.d;4-qú®ÂÝvªFŸÎq÷\pӰмVÖeµ†ÂÙ
{¿€\:ÏÍY€ä409
�ÓhG´P 6qˆƒ²]žñù¾_CR«máÃŒA¢‚¢œik
V;\ÁÎQ"ŠTì}å=çüôWé]hë�®–Û6Å(öq·KÚ\…àòZ>Tûià6+zÎnö'PÚá�SªÞ»{-–
ï̳Êìï.eÄä!à
‚î"ræ1
CIÜÙ¢¢�þUcÞØÓ¬$T„J÷>Ê_€´ßð”q‘Ub	=‘¬§WÁ±Lô#ú‚P!ƒ½•_•Ü¨;`PE@¤€hƒH�+ôÏs™ÍPÙ\e¡AxM<¡é5
ˆ‹þQDg¸‡åæ;¾œŽ£7³€ö³Pä½a¼·$ÀôŸ+Þ„"
©bÆrr>Ù¶s{\@Æu'È�œV iÚ”P˜H¨eJÒ§UÏÉ´ÊÖpgDCb`0ÀÌ÷Í!z\”[	DQ‹â[Ex^Ìÿœ/¹B]ŠQP¤tk„(Ó„Cse¹µÁ\qÌ£ íˆðøÐ5�L3)#-|'pc�Ü¡!ÏÆSÓ¶™ vòißñ1BOŠ›õ ï±\o™ÙÕ¢AÜB„È™Djƒs÷TÐaè_ùüßù yEÿÀ²Qið»äÎ(	e<Ês+ÞZø PŠH4‘2Ò€º°oô
ƒm~¾ð¯	f† ª>)§‡�y?»ê«Ó?Ó°c±ü¦  ©ƒÓçú¾9d€Ar×S\¨ÈÃò«ÂNÆ/¹·bÒI!Ün\Fï^HgBÛoä`¹-„kö¢d”°1)–¤ÊeÝŠÔMˆØˆ; sÒÔ~ŸøÝÚÓq‚)äÑ0}°¹†¼»ž ði¸Òü+šuÅQ[’�h`Å¥qg¥ò²à‹ÒZ¨×~áÝa®'H«)HÕa§Kšæ`j.•çžÖ¨ÅùëÆöÜM	1›2$ÐF†vl[ŠÊú0P‘Ê1Ûf`6¶f$mjå¿ØûX¦:›Xj>À6“0Þ“k«1»ÖR˨fæ©	ŠmQ5˜¥ç8[´ï‹¦f¶’OdT°kwJñêΚ¼1ø;Q•×X²Kh@‡ÁŸØ0´±c
gUP㌮îÁ­gV?¤öhÍbö¼ùʼn¤=³Ú×n‡ëŠ1£ƒDU)£¼å­n!õèTršH¹sƒ�‘òÞ0ó¤@ù³’¯M×:ªŒp�iv~\Mƒ[7Âþ3²TÀ¼Î'kâC
h—7Ç)ÄP€\!›Rp�ØhPÿ¦b¥?Ð×ÄKqR†…åÍuü¸'°\€sÉPýýE‘�§²e³ÄYwÙ0ÿêÖYDØ!¡áýKÜ.ðG	ˆ‚âÀMÝ�°Î„ömÜD‘Tc
d¸òöX‰«×Bæ2§)!	�¸vî8O ¦)c�	W…ç«k¥#�LYVÂ�O¤.�í˜ÄÆ6Ž{6G#IõÀ¬BÃB±L…
H…
%0%	¡BúO{]|¿òþ7~¾4kòm´óW]ØH!Ù@@ûÇÏÖ¾z“à21Ú\Ð5{99ô”_Ê	ÿZ¡ëË6ëî|ÄI	K¸%¹äÇí˜Ó%8„9:€:« ?¤DšJ’)C!¥B†•I *š¢";
üËŸ©ÿ0ÿÇG$I0Èù½dë
I€LT…5TŒJTPPij+CÐ4%1€RP­3†¢™	œ�L!
 ÈÁÌÅÌr†‚”‰j¨‰Jˆ‘‰Š`f!…)0—!ÀÄr¢"*ä:Ä„¥	­1$²Žàh€(ôÀRRÔP44 t�åÇŽºåâUÀÒkH)1 y~ð@ÿß®a?ßQHJÉÊH¥
DEÑ1F
�H•"5 P3L,Á!*aÄýŸt?í/’‚Ÿf‡t÷Dÿˆùÿ?‡í蟎£ñÌü¾ˆ<žâIš,­9‹Š'å¯8ˆˆk]ü
À³ÿ+dƒJèŽ$TÁà¾mï@í„p`	#>œÖ‚”2

ˆÓZ^ïÖZ^`fÂäÖ„ÿ¿µðÜIÿ9ð”	%È´ 4¨‰Œ£]addqæ%Eï´‘¤�ÁÈœz02‚JæJ%é…'£K*èÀµ›ÌÏF—¤¢QG‡\:GIL$ÿ™ÿHySýÿ¿‰Ä¼Å‚$PÇ*MKH~¸0÷}uU¡óç�Ä5ÖÔýÉrÆÝ­	Ì…ÿ¤)·Gzç]ïæßu¸|a{ÛÁ+îçE¦“íçw×µÝö[é�o
Ð	S ·`úCÀ¥/§
¾}½Ïu]ó—7ÇÍÛ©ß{4÷»É½ÀcÙõå}f´s=Í{ÍwSœì	e˜»8ê¨Ë°îÕLÙÝÇ*níËw
ï¾}ïN¾ïW¼u¦Úf²Û³ìwžqÚõ�j¯wt¾½u
<í÷½ïU½ç¹öˆË™œºÑB4X(Øßg¥{oŽÜÝnQBûk6Ûe¤šHÒ-
(;½¼½¾÷¾|Vù 'œks¢”ùðuuÑèòl
µ«,‘¾â�Ñ	ØÓ}š£QwžàzP:!¡Ù»`ìÆå÷½Cª
y 2Ù€!–Ÿvp‡¾õÝæ¡SïTP÷Y¼�J_w§�}·Ï�l
 #½uØ
¾ú–ß}VönôÕ^c]ÛO{Þ³Ööeí±p¹fÇÖO§»zëvûï�½]ïM%Õ7hl¹”²—¾à
Ђö_|T¨
‹¶Û=Gwtèu"ÌèTaßNôª¯Ÿ_l¾ÚVƒw9/}»:9õÖëïw^÷nQ Ì4×G¾!êûîŽ÷YmªÚÊK[ÝÏ{ÝÒ{wÇ«¶¸Ù¾ÝÛ±s›Œë(±—ŸD�Pm×´>¾oµ—=÷»ÖtnµÔ_}ãwÛßîõ¯·žõ©vÀ뢯�O}ñ÷Þdß]íºù×–ßJ��Šz¦ŽºãÙϯ®Ýc{¾hõßv†/^{VµÇ4g¹ÑõÜQ{¸ûç}ÛÕõîõÞ½Ö}oyÕ†¬ÖÌ°N{¾žûvwÞ戮ë<­¶ûÞwßqר�3;pì
lÊ&ë	)¡ÝF°/gèû°ñADzdO|M0­
>€Û[`iµïµ³Ûv>Ø=íT+mO¡6oy¹é/léõÏ7lt˜±°ù÷�ؼ}wžû»}ìm½õßaßañ=ïºÛï¨
mC# vto¸ïN�HÖ÷gË.gÜ»�×k]{¼»s©× }}íôÑM^Xíä}¼}›i6û�ÝÓ¶¾WÞä¯`ßu÷{×��Ím­³“mvîÚ8ûz¯U%ìV›vï·ÅßSé×¼È=mj«ÙÝ*E=<ÙSw×­®û]ÛÞÞ{ì£åÛݼZ`Z¯·Ó ØÃ_swRm;²ûuE›viä»r§Möo°iôéЧ}ƒÓ¢�Šñ¥:¯¾ö½¾}ÛvõëÑÓœ÷­­ï{Þg[·Ý€Of–ßo·=ïqž˜÷a­nöãm¬ªê¶Û
†öÓ§¾/{ÇßU¾ÌÛέwiÝÉï8tvÏtð8qrôÓµÝvlk2ìï….Æ»iïW¶ñékÆkîrú=]Kæ{ÍÞu×>{�[ÛŽí»Yn›¸ë7r2Ù[Þ6·“ì}í毭ÑI=ää£Ýã¶uf½y×vw×]WÔûÇ*½ÚÕ%gq´äÎÈ:îè­{ž(YqÇlÛÜo{–Ûït9ë–%m¶œpãÖ
>ƒ@(ûïKž±ÍÛm²iqžúêSÞåÇpœ]¼yöõ_a'®FžÑd`ïcÑîÙÝ^´^ (ú€:ÚÑET½;·;œÃÜO­÷Û­èó+—. ×m>çÊ>š­¶¾ÌTÆišÙܬóØôï{½Zx7»/=goE+1§®=jì>øè^ùl}æݦä*ƒ«]s÷Ï
ôs‹}Í•-å®k;¹vìÇ\ÚÀ&é©2`âI•]nåÝïuÞF@T8è˜+ÌËk>ö»®ûk¬|ÒMf»ì}ë×jûÄú
zhÚĶ۹ËãØ;Ë£»Àw»kÚ±ìî±Bƒ•Ø[½·µãLLµ¹M{½ì«[ovÝ ]0r·½ïJ*îww.½½:ÉOJ{†ïvË�»8½�{v¶ó‹TÙpÞÐ\q»®ïvrÔ%{­Ò\·“ÅìûÌö¯3¯¤»MŸOUêÀEæݯs·�¦¼Ó™Y˜uØ4O¦…Uí”ÐU
¶W÷›yÐVØë-­Î€*Ö8Fëf°Ófë{¼NÍÝÜïzÛÉÛOvI°æÛq]ve
D»µu¨cº'`w9œvulÒÜØqÛ¾Ûå{j­¾Þ¼nSžÑÎîz<ëMö£§Þe�ÕnﱕÊ9÷ß|Ûm;}ûÜpWM}<Û»={ÀU3­mÄ]Îì:ËMi5×
ܦÖí3Ür]Ú\À‹‘¼û`=Ýœdt× ·@Ü;}÷½öûŽô¾—Úûào­™ï³LÛg]}8”ò/S¾Y ä›Æë7ß>’ù÷o‡Û{W»NÒ™Ú!VÙ™»Žlº‚©GsmÖݯšïov—ÑÞ÷Ðð+�Õm€Þ°%ÊŠJ»mŽãdrêgtš½ÍÖ;q‡TwmÈ€íéÞñîn²6M½´èåìõö{`æ¬É�]sÔö½ê¹mYºp¥fMÛ8ÉŠ¹À>îž½jºôð^=÷½vöçv®¸ºÖÓ'uºëªAîW^ÛG[ÞŠ•@q÷Î"v[ (ÓKÓ:„ 
ÄLFšOMž©ûR‡¤ÉêJhB &�m0‚bjŸ©©újOMMêMŠ6Põ

 €H$D ¡2bOM
Ñ©âdГʟ§ªz2¦i£)¦CÔ
´Lš@BQ"@“ S4Ä
OSjOS�Ì¥=¤Ÿ¦Ô£Âj
éFÊõ¦‡¨z††€

Jhi & 	“)é¢0¢~š4=¦)´ÓDmG¦¦§§©=ü¦É!å0IÐaÈh&&šja¡2§”~¨õ4ô�=CA 4çÿ Xÿÿèƒþhçäw-9]ð¨"€‡ú¤2[ŸðÝ�i`HÏIÎK(×�	ˆ ‰h’„(¢%i•ŠŠ	”ôpU^ XˆŠÑ•áP�¢D«¦t¹ÅJ"-ÔA@Ÿ¸�•é$Gü"‹ÊÚwWiqûÄGcZý¬2ëý¢gþ¨<#²ì”N™{Aê?ô7¯OËŠ	AÊ]J4€@9@4)¤F�ÐP€™1Ÿã‘í”ýc_ï8›•=²‡(x¡’€å
¿A"žãË´ÀqÀ`cþB	Ò¼Tÿœ½`v	Š=pÒ?Ž4 �„CñÇÞJP0ç:
!‰T"$èµV@‡mý­xøÕvÿM®Ý'òÿ—ù*ZX!p �ÿ²‰µ@ñPAêOéh‰Ÿ_´Š¹',úÚ+[ºÁ³†aÛþ=_ßýʾvl×
ÿº¥+ÿwÄr¡ÿ3@*ÜŒ¡‘_ñ;ÎóÈ‚àŠMšUŒ ¥
™@~"_q˜¢D"¼ DЊÑÉíÿŒB•Ù'¨D;²¡èg°§ë/
€|•ª¤P¤¡��æÿÀÜUy.aõ�Š«Rh	?£a,íÄFˆª¦  B€’@¡(‚ˆ—ólI�˜¤)	bŠÄoXÒE!J\6¿—é8§Ó�y²ÑAHEHEÍUDÕ¨Ô±ù[H�Ât‚m
Ó@~ �Âqˆ�ŸAêõhÜ…þÈä誘=*™ç2”%ñÖþÏeÏee:;ŠlúKîÁ»—o+pI+™„ýÒ®I
U~?�îÖàõ‘¦%/éáÂßÓý=�ÒTU1ÕDÉ%5�Dm‰Š

Ñ„D	ó=]níÄ•^¸¬	ú2HÀ–Å`xd3äÈpôõ]'Ǻ=ï7ø2T{$8ÃÛa¦õ´�páœäfþº[Ep‚÷0½;øþJa‰Ã¨í¦B`Æ/o«ËçÞ¹â:šä¡�³¶FÊÆ(C¿Jæ|žÏ_шZGN9ÌoS,â
C²(ß=Ïï~\ÎhOóÿ8GGù*¯úÐúmâm½ˆ8äS,E	}'!M1QQA4/ËÕsÝôG)@‰j„¦‚$b¼ß~�Í&,,DÌUæÁÍ`eõ¯AÖH›€Š’‰ª¡’h©�éó’†(jª&%	–RH*D‚ŠšõŒ¡ÍM
>`ÒÁE”5 |k¿¯�˜†ª/1‚•h(V’= ¡÷€Ësj&Þò8yæ9ÀCG½™`	$&"&Š*¢&•‡Ü¹h•¢ˆ4¤Ðî�fÒv�“ã€H:4�ÒGðà0TÄ“ãê7(‰‚R'•ŒTÂHAIÕÅEÁ{~î‡~›@Ñ44Ò0HÓTHEÆ7†3L}f)�‚p04”ðŒ‘$ÄLJADK³!LIM	DD“ æƒ;¦a‚"¥©©‹X"%¢jB  ˜B Ö¶5PPC_L.30RMQ%4L1!Dt°5\±ÛDUE‡ÒÿS·=_H§#«”èÅ3lhZ jBZ’ $‚ŠŠ!H€¥¢¤©¤-µ£PQCË�§]Ù‚FfDPKT´‹å†HIöm4›8©¨‚¯‹2”ÒU|³ª©X=ÃÖyÛ,¤4C5@VÞpas˜/
ÆãEEA&Áõ#*Ÿ\<¼FtD�“³Âž£Œ^¾~qìQCò
UKLJ=8Øœ§/w—Y	þÌ`äg°f¦¾Ö ª‰$‚‚”‚(�no�ÂIŠH"B_X2áË-²ma`€-�À°ú�P°#,HÄ‘)Æ@У�J²Oņ‰húË¢‡ÛµR—lÕ;Er
M)O¡<£…LMA'¿®�·ÓÅ9t=Þ±Eá5±�Q)£Aɉ	‚*g¬"¢†¨h`&`™†ˆ†jœ>rëÁ^HDÕ†¸A
4ËI…1xl
ÎàåëiJšª€ùÉpÜ"’ˆhh"	‚¢¨ƒ`ÔÂH2¤JPÕ´bv¤T•h)&�RVX…
‚ÆAÇ’œQŠ˜IWZœtUìq
KBvËøk$)±*ׂC3.i趰¶¸Áòý¶Ä6!àyû<¶ýß›‡TäDÓQÐ7¯~ºäÝMT’¤)4TUT@5#D”�C	DTH4A
EDHÉDAB²ŒL�DŠU!4Ì°PPJxC¡Š¨()hNÒ ‰û³¿D˜•ÃJMLÁDQ$ALÁ

Dmç1tTQDʤ@!ë‘[Gj6Ö
U¢( ‹˜qD,gö`‹o÷ï¥.ݸÀh_ÞnN�ŸÎ‡õUTy£n8aÀù¼Cî4¬EŠýØôüú�î,'ž*„¥ùœÀyI•ÈÁì³×öú÷íÍߎ†*¦5ôuvo§zõ!…PE# DA1EW×côZ™¢id™hcLÌÿ½�HI4¡	D�,2Ò/¤§Òh¦â‰»ƒ:F�¤Ö›ÈL`4&""7æÇ¢*•�FM#b´øËþ@G¢Ÿäd$
ÈX E´qŸÅ�
)�!ª�“ñmõòØpM&“{ÇÜAÌ`ÏD˜Œ	�¶0Øȃ÷æL«wvG
‰š˜Áz0߆1MŒ¸èub¨+!Pƒ©ŠÃ¶WŸãYÞù]´¥¢“~³£’i1„9-~\¿�7ux8#K©f./©2 NéK.;I<ªï�Ùš7
†:XM×ìóÑ¡ç1憓pP’“.:€± Ë;v¹ç´Q"[HÃí¿ËPŠo¢/³ÉY�ŸÏ]ÛŸÖͽBeš]à4]ÌJt0!HÊZÆ –NÇ#õƒoŸ.VÍ3�ô•W
�b\ƒláQXé÷øsµ5IÅ“>R'8É‘üëUŽ‘ÎÒ–Pi³«F‡êõ.­½\F4{
 ñznïJ4’12‚¦&vÒÑAçˉÎä¢Ùg§
¦&?T[ªv]-g9ªŒj�âbÌËxy÷vÁèHPØ	ͲC(Ç^ÃA™†Z, À™ü>Ãã>3á½5ÖHDr(ˆ½öPôÏ>Xû(HÔ§Æ]ã¼"­,Z›Êjõ�¤ÌçàÌšW’ÇÒó⼋rÓ…cß#ÝkøÕúš•¶ºÜr.¥Û�|,‡F6ÉòW®¿D
‘qÈ©z˜.•Ïý
JÛ’)‘ÍK7¢¨C0
B€õXÇ­ƒ´Ü/?tZjõ_RóO¥•	£ùË{Ú.èÁ\èI•šR=ÿ|Ž¸¶Vg¨S˜ä�5dhºæ«™Ê*Î{ð4Ñ®9ÞÁÉ:EDÀ¬�ãsõ/2ãSHÛË«ûö3»
óÛµšüŸùûˆþ‰‚?Ê`¢¨.ž>\�Æ�KæÇÏ×Í€ÿåÕš31	Áœ;ðYHF¼	4Æ·	$@[F®“2fV1�6'™˜‡åÄÞ4‡½Âª”ƒe’YXÛŽ„®·úl;Îî÷ó…SÕþü÷ÀkûZƒ\�Ùã£w×g³Ù“¿É¶«nd–Þ›ß(²G½’•¡Gš\V©L®’ñ£Xgô³?Œô÷ýc3–ÎÜç¸d2°ó;«‚Cc%a�¤�ò¶i˜	¨((Á9—­ÉyõïãàeÀÆ$›‹­Ñ¼M¾ÉrиÀ~,L¢`	„(Y†i§ŸäijA2DB‡œø?“ü�5Ö¦üu(||£ À@\›”è�#Ë*Bґд�5,Å*D--4Щ@Ä,JÌR-D �A@“Ò Rh¹—‰$‰Î‚€
 "R˜�6ýðý&‡³ds´àã ‰ *£¯
F@&°ÅKߏ}$2Iû¿&¸I$*L¦\‘PIP2D4©@RQATUS	12QÑ@U R0­BÒ$>Beq	€¾ÜËÆ	´¸ØÐÑ�@QGÿ†HR3R’Â¥ÈÐMLR¡ò±¾š�­A·�†ˆ*d– &
b@!)+‘”`!"òï_‹¾=bg¦TÐ’Ò´E£³$�Ç×¾™”‡tBÓMywŒT¼ÈTC!3´4h
d?{Æ!h©bX
J¦"R$
‚—¡œ1œCõŽÜ£åµ`Ñ]ŽÁÂB"¢ˆ©‰¨¼µ4LI4PMPQTÂAQæ‰w6"Ÿ¿ÃéÃ-Çmƒ@D+*o¾í'þÖ=�˜"ˆ�"PJdÌÀUQM8“D²Tìš/žÁE(Í1E1IQ$Å+T¯ ÉKP4’LEK„'HLKIASÌÀKÅœS1PÕUQ-QJI0ÁDEÐÑ)L¥I$É�TLÁH°ÕEU$ĶTaŠ(Òb¤R…
–ÐæaŠŠª‚¥„ÑlÄJÅ4…
ÈÅô‡Ñ111Î甆ÚB¨*òÁ1Ó¼¸hˆ"i(ª&«Z¨“û>ýÏ<Û†`Ì)Ažg4ÕpµZÐØ4Í!	BP7h
‚P¤)ä¡ NF�Z¤Ò:VŠˆ�–RJ	b8‰>¾‰1êì1DQLJUS@ÅLRÒR	KKCPAEC·â�
È)�–¥Ç`$&ˆ™	J€¦bžÐ8À›×žMÇ¿˜ÿ裧¿ý]ýùrë#H)Apã/BÖ B|‡;	ªïb*Š‡Ñ‘Oýz�ÿª<�ÿKsþÓìøÏ×¹¾ðøÏ/í'Äl‘1·ßi}ð¶¼JÀöáîíÓ{�SxÉï§×a¢&�=_Ò2ÿ“�bAÚétÐj¥¤¤·¾†Rx¾®¿�äß{½p‡‚¾6õäO•„ãÈ”
n5%ƒ+}\qg~¦c4,™LTl;ìFR¹bó±Õm�‘™#�@¥ö¹‹þó²ùP„Ü®�…
oÅÁBÅ×µ7¾¯Â3¤â9ç([ËO*¨õCÂu-_?·ŒÉ/›þoÓTsËå±ÀؘQÕäÏ_ýÅJM–áAÚ­à¿,ŸÙےܱª¡xÚ=5Amj†×"_¢.�y¶�J@UUýÈb°¸VÒ¦Kÿ·ÃÆ‚JE¥&¯§î7)Öwã
Œ£*êw£Äçvm¿ŽŸÿ†îYiÛáØó/N;·ô¶Ùq?ï_)GÏò(Y;ÏÕyÿÝ8tèáº$ÝÂéѸš¼1L¢= pvo=>«£*$ж&‡xïúµ\M
Šh
ǹL>‡'?÷)ÇGÏÓÆïë6oÉ®¡=¿ñ{|,=ý?â~¡P þhMǹëmã™ê2‚¨ª
¾ö¯7ÉöÜ鼂Ð|íË“zfd£í瘘�òzö‰¿gÄV*j¿MZYÿŽÉ‘Yýl@Ç‚´¬‡éÆßš,îÑ †üO�Á£ÛÒÓ™^™ƒ‡¦ÇùÛ²"´U"Cq韽}˜½a¸ÖÓ|Zx!Ñ�Ðà‹‚$IÓÆˆ4Õ‘V7x¿úyCº™×vﳑä*ùÚ•*
ð‹v0þm+ìµ­ùŠû½.ëFëwýE}¾�òs¼êµLfǤ)jÓqfQß�Æ•–YwQn"¢²~øšì`BpCý›)‚ÝÂ*?ݱÈMÝü>nMÐ*Âcýµƒ$䄺vm~%ÍáúÐg§P7ãñxŽáÃ^ÍB‚Ò‚Šo5)¤À+G¡Ý2IV�,Zoix´Äû9Št¶îŒú{³Tÿ¯ö?çç¶ åw˃ôí÷·‰Õ¨KR3q"x¼¤åÃm¨´ÓV
¤t7®ÿ¤ÙHèLU@m§:uÆÐi™”+NpÎÿ×cv|-ýZƒÖ-«þ bþ´Å
S‰|÷Êy27¦°~ÈÃ×"ž4ån„ö2m›ã
Í ‰,éÈBc…(#¤ýˆ“!Ü&Æ…Ú(>c1m�¨˜\ïw9ðŒL~ûÎv¬–×’<:¬«/}µÜç¸õ$ Tô‡)ú=Ž«cµ´ä€ët†yÌ
ã·‹8§ºaÛ
<æ´',Knä$Ω׿M°L]€a6S
�ÐÅ@Pôæd8ØÏÝÇÐuœúŒúŒSC�m85
EJ*)…JšØ¥Ç}<;øæ~ê5”U™þåDäD9ûÔý¿—UÓ¶QÞZ«À£Ú~y)ó‡£ÑT·€ÉP´/è2i*²ªnbd‹WXº}1C¨¸Ï«S¹�âDK«ÜpÃ{0úŽœSϱ¯šÑ*�D—²°…çQð q	Íþ„YûoAf]ˆjf

&²	•'B27ùâÁ›.Ôe„DÏ·àj•6çw×Ðõa7µ›_úå {í
hÓô§У
Ⱥ=;ž‹Ë•F’õ É‚òìe ¥‘­žM88kθC©§c�äÕøŸ#ÞXPÐ?Ûù¬j“^!€Ð©êåêýº>eó1L4c\Ñ….ðÌT_¦Lt–ñÝÄ÷°jØjÔ”÷¦ó,³_ï耘%Ôaѽe	8 êAŒ‘ë‘Þumc‰>&i êœöK;/-�™±=þéÍÒ×Jñ¾U(â"ƒêüçûtvèmîN“H㸜j,†ÙL�§ ìHÆÏôÍÚ;Ê{¾ŒZ+÷‡}�Ò)±¸¤öü?™°±sž#‡Ó£ÍºÁÍD!2s‡u›zf¾ƒ‰"J§0}‰Ùá¯Z­Ýv�q@—Ô9‘ùrÂå¢Ôòbj3"‹—¶VBgáÚœŽdœŒâ‡0ˆUè»ÕÌ8Âä&9/¦\pï;Ÿˆ[štcGa�ðkKl¹
E
#ñŸ‚
NîJ2ƒF»Ë—¦¨éa(�Z
øwæ
´iZ}b&6¶ãi°}Ûµ1À‡GÑç	Û
°½ØïL¼_äÎ’uHç�™Ó]x°Ñ–aVÁ.ƒ´ÚšOp‡A›|°ëwàÃáILAJ�ûŒy©öIç;Äô/äƒÓ,“	þ-Ÿ¦s¹Å�x¯}È‘õ;Â�–ˆ¨:|¸j0â7AÞ'±�qL"LŠDðrͱ–bJU¸AƒhnƒOºî¥ÑC@êÎìÐ;,[q¼gëÃE|M¬¦ýêÃÁ,§}�𜵛ØÈ”MØ4]E[z%”fn””î¸ös`DÆ"!Çò¦:öëa§|z.pòÀíkí³1Æܳ—Ú�a:ò7‰g—|ÌÎÙÙæÈ…F¼£4:Û^
œ6T+˜Ò¥'*ÕI‚çƒ•ë(ËÈ7áÙtãõb8*&>Ýœ½!Ö)ÆCÑÖì}Ê�öÎøÝãv¤*ª¤¨«7Ñç—³³&k1iŸy1lîém"ƒ4=ðƒ(§G)(œŽwEœö9Ìî(}xÙ̼LiK"UxCNÜÍ6¡åA‘tŽš¢‚�ùìR±+­XM(B!! Èe©ƒÛÃêßÚxÿ´­·ì:\ ‡!Žâƒ’nìyö8(Š&‡c%�‚˜ä¿£‘tÖTxz?Ú6éö4i†Æ.w`Í>\²8Œ9ÜŠ*xvŒd´"ÈSª¦C&FM*þ¸×§¢¸«¿¾{ÎAEÄ°M@š0$8æZÈïâ~ObÁ¾\›ä‘9�MEyDp ù2idõa¦¾ÿt‡Ä‰ÕÀ°´­p,#oíhÎ�VŒ|pu*Ã�á/f®O;tàŒ„i…uÒH‰Ø,y9©%°­‘”¢:3±½œ0¾ÃŸ¡‰Y;FSŽóž:Ó?`ˆŠT ‰íª^&Töÿ3ƽ#âeaOš¢�dæ$V…Ùâjt¶Æ»òw¦Ç*8cE¦‰f<¾$òät7!p8ö@˜T$1åcÒqCÝY¹°ø(IÃTäH<È«;FB{t[Š>[ëvÊd y\jñ�2Øé)›i	�	;ƒ°á˜]”ûR´A�_A‡TÌ•J[
œÏŬ×7C¾�=«²1€Ð1³¤Sq¸Dp,A‰
—ÊíÆ¢ºê-dDà‘®°ºÆÌ ˜Ù!ý9(³ThÆÚˆÊã”T|�¤þk7b`Æðµ,Ò4ñ§cp�ž–.Úùß	“FÂw�r‹¦Üã‰smˆãÀâ×íëÞ@Pá˜÷‡¥�ÑávUØÓ4ÈfCÅâ	-ì0áü�!¶áÚ+Liì„Ž7ÊÈ}gïØcÑoYÑ}™�2NÐ�´G@¤0pSm�/±fÇÈÀeÊ4øa)["#ó‡:0ÒL¥²¢4á	žã8×MC
Ø*Ñ	š Á±”dP×o]†q©µ¯a¬ã¹Å­Òj¦3D—¹ªP¹mŒ–G ÇS¢*… �•ÊÀâJtjXÓd‰ØŒ•<<‰ÏLUƒ7‘½Á{�Ä	�½Î;—ìÒÐÀ¢5/	VâA*jˆ]Ä�ç�£€õ„µ¯	Ý“Æ4q#\ˆ‰�(ÄÆFqH‘Ê]zï�mò<Ü#.Ý~1·á›W‰�Ó¤…tHoŒDMŽÒ(d#ÉÁr>;²šìÕ
=ÙñéÒ{V×E‡BùŠ©6‹n†@âBç×Gœ+QÁ>¹*ü,ƒcÛBÝh
4q—h*6;B6çÈ((ˆª+‰¾uzyqªwHP·2‰ˆ¤ôÉ™òO´/ ‰¥ä!¡ b¤?.ÁÉÒ7¦’$¦’�!�´¡ÍÓ¬yqÄô\­®YŠœã8cx¶aQ!"ÇÙl\åÇS.عCŒ‰7r±#b'âÝEðRù¿É ómî°Ú=çeÀ7Ã:D»p{‰t†É@õº´’f“�F[Ci‘¿y6tÆ´‹†7}]TŲfž!ª€€N™˜Gܹ›2%ÃH3ø�§Æ~¯·‡@±†FÔȺq92iï3:h5¯£ý=÷çºMu¢skø¸\ó‘%¦›Ìä¯Ç´@ô>¤h

fT¤j1 ¤‰:4&¤høøyø�ɲÕíߥ9@×Zç|je¡-‘þž"ÿ£Äm›°áø"‘ûùŠJ-óË´³‚~QÊàÓ²Aõ•ëÖóC;j†ê=&E3¾«í¯ëŽ‘×_¿0=*`}>Ž'—ü>�ïx=Ñ•Lãú»
PAÆ~ë'(ý´s
Ì	¶Ð¥’‘L$Õ$DJ¥	1T
¤
4*Q¶¡#ABf¡evÁú-\ûs3ãëÈ8Jé
%.vU N9ȶÁC¤Û)bPÒ`›ml¢’¢¥˜Œ"iüÕ“ºeËÙý·0ËhÆ/Ù
šn07[Æ¿çÿ_åþÞšBá‡
¶áîžt™ê"¶A±®æÄO§!X’u«Ö¹^KÓCdV©¡}CÛl’>\ç	qcørð	9Œ•¶ÐbÍÙò'FåÒ}3'&ã¨Àÿ�ÌxÈÓm‚ÚcgìæÔüõNÃAÞ*F›é|ï�ÆŒUûÏ­g,‹AÁNð~c!ª‘¨!J‘†¤BFTu¾D¿Á½õøq¶¥×I£_c
ÑBHÈš`ãØU'P!éN»öP×Ćrël5ê31õR:Á‘JH�Ù	iô;d“L�SÑÖT¦ÙBÀ…pq“O¨ÕÏäÔÓA0’+LükQÎ{s?³¾xhš;[1^ã–
²²ˆÓH£Ç„âѳ5kMÜ7aùwy›¿o£TÐkÅE„Àûƒ“Àˆª*(ôÀ¦“Ôº¥b¢¨xçE娃ËMÈËcsdr<#Ÿ>±¢Ä±Yu#¢ÄÚýÔ!Ñ÷ë.Ù\d$M·8hª©Òv=ltNÆŒTÖ¿
KŒ sÉUÀã¨"hiIæ1vä\µ)@רÄD
M]Ú>¶ªYCÛô;ê­jöfÿÓ‡éÃ/ø‹·Óð<8]±¾ò*¡ª£À¡Ý¿μ/GQ¶ÔG“JµCz·›>¹ºi&òÀCò÷À8¡Þo ¤¢*JâòNk15¤‰Ó¬ì1DÛ;HÓdh2›«li™ŽME
“,y6ÚmëÞKÛg7zB#³ÇMê¡z£dûLÊð7�Ëh
P‰€¡‰¥_‰áUÃ"JB$š‘¢˜"–s72AÖü¼EÂÄ	Ùnçs1`bB�J¢e7
Ê6©
S7#ŒïqäAì÷S>fz·Ù6^€Å*ˆ�@ldCDê5Ø(|ƒ§;ÍÇ
jSËJ†“6¾8l°clø±vaò4eg.Ö›-íêL`Xk=IaÚÂé9™Ã0°æá½S+º‘=,Â*HLE…S8�¥Â‡ŒzŸm\»vw\2׆¤�âƒ+u€ñ¹ÅÁÖ7¨FѶeÖ‹íd)ähƒ›¾«Þñ;�ýáÌêè‘à:�’HHK.µR'õI¦£C~¯×>†gSßCy?œÿ9ófƒO˜Ö¿»wúúôáŽì´PM 4%:±G8d®E@l‰Š&	ÔkR

ùg"±›Uìr
`­¨ˆ�Š’¡‚µn5¸s†ªq´}·wâþ»×âØK#KW‹lžß}õf™O³˜Ûaè" å�û`ûDÞ ÓîCœÇæõ‡’S[™
pÓë��uìŽ,T$>KžÈãHÓÂG„ Q—’àÐ?]ŠNÔšc,2p0h„¹y�!Ô;´�ˆˆ(á}ä¦Ûmš5'JÉôæÄõh‡êÎa³GsU˜†üª&›'Q£Gs)H“
°fäÓJ	’m/�+ÞöÿÃ¥Ò3`w¦ƒßdÑKA7ÕŽm°wIEq“¯¥yÔHUm&T¬Ô)HÌCKHZÌ%)j׆ká™U|Zb£Ü‚ZJŠ˜—Ér

CAG¨4
IDCJ{Û°eNÐÖr@QE	úû�ãçKA4—†�(¤ó†Hœ¨OßPb›2	x¬*槵H‘•OQOìöaü~™õÄ
Äðú�kÞ¶aou-3„¥Êô¡Qq©†PeeVaÊ:¤H hó¹MòÊp•ˆë/è,�>«níM,HA,I”0ÂÑGÆÁÛ’s¸4�Q?®ÑAîõr ¨"~'œÌEEC@} ÅO'T$U^ó™h#i\¨Ú<³DÒR¡ªæùÝ‚šb:Åû\’€ä/Ëo¬˜¨^즃B%U1Oh6@ä¡Í�=´ì`äh
†�ôOœpë@”	EP4…	7˜Ì|cEL—­¡>#O$ Èsío'Ivfˆ¡&F½^ ‰) 9<âðŠ(ï Ç*~{!À¨(‹:³äSB†§Ò�Þà¤Ðë×ö�•‡¿ìXÕ£†ÿW-ˆ;ÑTϽ¨Ñ¶ÌLš1TDe”1U5U“òv` BðE»‡A¶ïêsªNÔQr³õòg¯y¥Q.s%ú¢RÔÔ'ÖD>Ÿ±“…9*æ�•ÑÚürjgžºÙtYet17I|Ê'j½VÅ~uoN˜r{¡ý’ðµ’ÕJl“±ù3µ+ÜQ¤ÜèpÕ¯�¦ùÄ›߯Ϻ§ û¢¬Ý‘U¬&3µž£!ù/ž^—ìwüAœÑ#AÒÂZøT��ÿˆ�¶b`|#êÁP‹)Ï–—i,Ký:ÇÃ
4|¾ƒUòƯ<ÃÐGÕƧ-úòÎx{1XwH¥xÍu„ÚÇgK~ïu¼1Éëh�{CRŒ»ÅÛÝËs^ÅíNpW!R%ê%ÞpÑ©ª�Ç3虜«±ô»-ŒôSä Ü“¦×ßË”YÍG÷8©m®¥ÛTšïdmí=Ì�_?àú£drÔsäëÝ&+®Ý{èÓ!…VfîévkeÛKÀFK’µlÝ
_«2Dµa¥aÿ4ƒß�º·ílf°Cúÿn§ù¯J3·ªnç†Mñz;§·÷2I$�”ú½¦~±‹¼oÿŸ?€ëûY™i.eǹ~ôukð
Cº¡Taôÿ7ÐôTZãáöê£ñd_3èÑÀÆä�Ì�þƇ,�úœ}ù§kÜ‚ùµ@ðñ#8ÁÃþ-WîÅ[÷X^‘¥Žâ�¤ú{Þ¾›þÛ×rQŸnšß_änªô‚Sµ‰OãéÃUUë|½mý8ò† ¬EUDUU±ª¨Šª<ŽC®Hq¹?Åiõ`55^ZIÖ#2H7§©&`ÈÛ�ós„øäûZÿjz\ÑaþˆÕU)ø笘Î?–
Îâ½!¾¼SL2½Šýž_
A¿©ÄÆû¹…ÙY,‘�þ-;»ø­�™ûŸ›b”ÌF5‹@î/‰”Ãßñ~©)7^«¿Û0ø±|[‰6ýV7éËÒfCó3ҸïÛÍÿŠïƒÃžwF¨Õ¦�~küreð¾;Cl4sÕoïðÑ2(qfÜq¦ÂÞû¼:›î§Ñ�FG”’Îóö¸þïïðç÷/ÜŽ:2îßf.ùÖJd�Êy~ÿ­ÞYÿ!c—
"ÊnªÛ¯Ôñ˜º¼Ü+cGë!œw¿ÈĉGXxYÃùþZ´YB@éC„#Þ,>š/Í�Ì'
®…uàbÒzM«zá™"f
<$“f½é2’ž­Ñ€çÁyÀ‡L´ë‡t½ÈÊÉÐZXL8’f”ª°a�TPPTUU¿	&“áôµ÷™;é=¹¶ÉUèo|Î"÷•Œ]Ž±ÏÉ”Ts-F|!
E6Q&éX9A½¸ù†JðÐçJcF|ÚÛ×ÃÂ$:¯tUöE…(]h£³FdQGŽã/+H™¥­=‚äúçœ100©™ë¶dj;çqíwÑ”
‚
þ©ÙMtOšCÚüzË$|&hiA§Ï<œ0\.Ž6H1…2AU‡�¤Öµçß7F>Ú¹Äî‡á{åôRuÖ_™nþ¼çG/ÿûšðßN[½…�û¨òà7w€kÈfÕŒUsëUÝc‚i—˜_»7ìp0>¤¦ÝÜß³ò¤9©ƒPß»RZ¼ýRÕíå0ØeK¿x ÷#‰*ª×DTUOA
Ò1$~rºOw‰¼¢’
ƒ(ÈgÝê‘#îó•Šnj…5O(ø†jè™5óõŸqÜy‘þ¬Ú„¦¦@UCŽ£�µùógÖQËÄ6«U½�
Xä’È__0*bÅ.ÉïfknPQ)BÛ…½5fSL«{N‹\�Ô©¬XvÍ¡SÃä£Ã`<𧭶×Á‘’¦/À•üô#cï£Wëè1«á]gŸü£6”•<Ò}?ãêî1¥‚ŽN�äkÀï(‡c¯ÿ*ΨÓL}.žA³6™*:†©â¢QÓÈ…xš›©>鞺þ¬ü6ÿÙ5öº78ß­üäÉÂf?7¹7#F÷¨=ÏùæCú—d}s¹�),wæÀÓgÌŽÏ󤕣"Š/nun$AƒgÍÅĪ�+ŽÈ$ {UÈ¿8‰€‚GâW¨–O%>t™«ÛË´ØñÛï3È…¿ò痢z"£�uÏŽè—�GlXF2�
®¤ü?CávQÐûph'S¢ööñq‹ÀihùÿÂQ_U¢o«Á1‚wìˆ�7Á8Ö¿¤†yW².}ƒKxÙÌ1{‰#$÷Ò•
— _®¯
›çáÚYN½Þl�ÝíØò£ü¨eõUyfÄ(R+:ÇðÔó‚!d‡ÂnÄK¼ŸÓ¨cÇ~q+±Ú›ßkZÓ8éÙ¾ÔÍÿ�Êùûk:cÆá;Ô<šÍ!ÈsΚ
âÝ5Ѿ¹¥’ï‹h]‘ªxÃÆdV/wmí2…bÈŒ‡gäÞÅŒÓ6UâWÓqa![sëÌ”H!«D|,c@ôòü¾"ªŠŽ�ÔÞ¥âßjíýùPu:¥G}vÇör¿�øž?¥„|£âñw¥U}J¿ýT;¬,×Ûûþ¶ÉØvHþ´ÎCåÖuÅÈJ…TæwD·Ã?aEþVx˜Z#¯C/FâË©Œìþƒì—¹”K¹0>Ðäp89+‚žÝÓj1Çóßa#%ÕºÝÑj‹x¨^¥¤?:¸©™P>J•*’”>q¥¹//´…òÿ]`ßNþQ¨–ÚÃ�B÷𿫶éß	2>é–ž!ýΰvˆ¢Ñ7m÷4Úº¤ÀŸ¾6×ôÓU¶ÍêEÐŽªe”J?ÏGN6XÕ,,pü&ŸÛ8ªïqW™÷ûLGÚû¿ºî^¹‰ÿ¥õçînî´ìÉñ|Ü"'Ÿ‚!Gç=]—¿	àä�oØÚæ­'Üøj�)ú\¾�^'Ü>äPð¹HI76åíát³—&.Tù®÷A½;ayü±žqgr£¨Ž¦!fðáž¼VU1ØD¤âvBçTÖ(÷‹JÖµÃÛ{³u–Ùm6Ëðßùêýns¿��„^cjÝ\ax=˜ÛøYÑ"H
©M
½OM®�M¢O››šr�yr²N‘ÿ½À›n`|§„3„æ~ÚúˆÄ*õùª5Í}þùü‹GåzþÞ>õÖ5
fõ\›Ìçüýµ_”Ç«bù¯uÓ|îB[4ÒzSeD"°P[ÙqgAF“›ìÆPŠ‘'£>ì’A¦ŠÜ`9'{ç[©„NåI8d¥Sbí«
ëc»Õ}éÕ…/–Â9gRÙc(Ÿûí7DÒ'_Eý4åÐû.§[ñÂŒEE\ào¸+‡&?'PŸKZhØÿb×6Uɇv¿–öïAm$(¢„…ò”×Ã�Ú÷W_JÓzý'übgQ±¢ÿ�ïI$œ
|õ�õ¡ÄÇU6¦×èP�ÔÎØIvN¦Ÿ'<§¾{¦yödš�Ý>ÛT™Þ¤i?,>6,ÿ	cÖ¾«F›â{Z¶}}çÝõ±%Ìö³£KË	ps:«{±…R�—8zŠ¨Œ´ÄaqT…K¡Ç™I€«ÝœfÍe'ÏQ²qP9Zø'‡i?ÆEžºí.'wBB¾Ãq�ô!Åþä_)Ä›n=o
f­�
·°ä‹äŒmåk2Å=£Ü‘6‚©ÓFä„×ZÖôHñ!÷âcþ�cñMD}§ÈâA—¡´óEW%-†#ÞÕ¦'AýÝŠO ÓIø È=™Ñ„Äå4kÕRϘ™[‰$•_'ðàQæµ�ßйÍ_æWmŸ1ù¿²Ç÷¨Šj�—ßùÔ¤�^°ÎZ;4hrbq�jw+ÕW“Z/AHt ‚` (¨"z”)¢,«€âG'¶\¾<^,ÇÏìƒüoÞÞ?u~BÖ'*ã^õš™ÂÖfñ+6g¤Õ¾¦u‘e>3Œb"ÔfïTñò>£�wù´úùü=î¡#Ïšû£Z.d:/§í�Ñ‚Ú²j†��Ü@§ÃT§ìüù6_²& ¹“ CØ*“Õß_á–!-²eÙÄÀiL†ÄpAÊ
ë:ce<�9'í%Õþ¹>c§6šá»ùMÍ[ åÏ%‹ù=¸“|·1S£N!YìÖ«h¢š(Pä©ÝnUÐiºÌˆ’(¡/ú¨~î?£�á¾â¹éZ‹Uû]`šEºÇøa¬\ÿ¥Ç÷$ìê‘°ãl’wÎéÆh> 4?÷A¿ƒi¢žíM>ßFÚÕ²U5®üwI8Æhz4}žËûuÓtbuÂÜGŸ¶7Ïîh¼µnèÿ–išçùÏøGû£Uÿ]ÝG!HC=cˆUyD=Ÿ‡ÿ,„7wvlJ¿Ïõðƒý×>�“lQGïƒ?¢µ%Ûü‰V¯^uŸö\Q�FÕ_³v£zÒƒ0ËS#œ‰[ì�ÑÕfêŠÙ¬ù(î“Lk+¿~T7¿ÝpN,¢ªŠ(*Š¨,ÓEDÒbZMAL‘þ’ÐŒ“M«k þØ9)E?«)5?núêÓ}øæ‡FGr ÓJÍuý�
!ÆÖ¹)ˆ‰¥QGœÇ|¾uۯɬ?’sY•4»ªËº³÷º:ŽÒ
>„dDa‡$:÷u£Uhú?ÙÅÈFŸÖ2kâ‡HïõQÛ”�'N’Ysò¯¶s™2BKòwòó3fq–Ž•
ؼŒéÜú¿BB‡’j\÷èÂD¯Ê7FŒ¶5h¯µœ!qª¢(<‰Ž»›�8u4DÒ†€°[Ó:œ�J¡5dUU!è©¢ÿ>tb�!\1¨Š¢*N_«ÞéBuLè£Ùi*š™óKV½S{c`d#U l
y+õµUUUMQ­rÅòƒ—n×›UMUUU5sXMЫøc4P<à‚w<
Ñ« ÷@ô¨ª**=vf™(qþ4è�·‡ÏýÏÛª³žâåTj/ÇDRD¿×šW�k¯ëÛ…�øpú¶CW�?†åÝb²¾+�zðÕTQTÄQó^«ÑåÌê6Û†¢Yƒ¿ïÖoÿ
“w,h5š�"L„O(A¥h`‚©fˆ‰ ÛhTÚ+³v/Ñ"ôl
H4ú@/^´�dbRÐök
Š“W3ÉìþÉáÿ`‚ j““I��ľlš<æi BŽ1ˆ)f‚	>ýŽÁ¢€øó	ï¸àºACHU$ÄCUS*R	Ý?щ¾+i®q¯Ë±¶"5V-WüÛ—³»òtôü_Ùeïú ú>È3Ñµ3™�u†nLQÑqÂor<]LiACÉ5†;Cg†ƒ¦MÐzç.éˆú?;ýÿÕ‡n½GÊþ­&ÂÛŠ>ÄZXÄ1kÝ°( ËòCö À¤=K«Ó‡ôYÌÃ*¬zyi=�Æ)Ÿé…ôħÑUzjwyôyFGëeGÓ^þßçñ<ÏXõ¶£v?žü?á¿Ñæºúœ?œî-Šëó„–«WÛßçü§ôŸ°liƒ5÷ŽêeµrLöÜÎ1Kr<Ù슠¦üßoo䌃#oW�¿‡Y€þxÔº9bÿÏ-S2I2B@$|ãûyÇ
Í3¯ð&~“çÒ…Ÿnº›wü©_ÙˆQôˆù×ɦüš¸ÁŸ·S?!]ãÍkýišÌLè©ÿ_»›�\?ü)Òü“RyùþúóþtIrüqÜü°YP*­7´ë;ªr­}8<Ô›´Hjà«´ÿG0è°®s©™&	(õ·‹MJ”}ßO¾ƒ6Æ‹ª¡ž=—�b+£^õÒŠžVgÿƒ¤ëîaÏ�G£§I,pç'EEnPƒiׯ×Mq[¸©ŸßUv++@›=GÑp‡ôPüP$L_0€…&ˆ<@ Ð,ákïW”(ÒýŸ^ ²«´‰KÕ†(0Ž*„ÑÿF&6ÔDR´>¤¤Ò+È4¢M¨REA¢�¥ùš!Žã×Ã÷ÑÑšô¿ðÕm†ÿÂ,a7k[êZ‰) ®Ï¨B‚¢%J‘—>çb>k?g¾=£Ò=–RZ¦í¦–£µý0/s×ÐÈž–²—}£ÐvKF}g¾�\.�Äq¶îR;>¼QQ!)ÓMõÏ/½¸¶Ö¹!½[AM0¸zVóhÅŒSZSô‰æ”½ÁÙ¾ª$.å]Jž}ì›
kÄäéGÅC‘DÇ-x|ðÀQ
Õ5`0íœðÍÕOk='<×Ëù^¿«:Ï^[s÷ÂYAõ

!ñŠR‚ �ßâÀ|r‡Ø cß×£LÜuÇd| í£ ˆ
!{ºýe„5
hDZLçþr°·Ì™Å>oè£h¯äYûÿ^¨¶z≡ø)Žý>­¥ƒ@0þ8Vª=Ç戃T_
†QTs33+*Œ5Bïíä9~½O~LßNt òl
é¤p4Ðý¯ü>|¹´TÞŽ7š Á¹Pr¦²Šê‡ÍŸêþ§Û™”$�HþãD¡Òþ¨¡¤�úäé�4É~¿¼3\yéÑ£�¡‰”‚fBƒ¶„Š˜
¢j	j;�ŒÆÍ
å†!ÿ£_Ïsßœ&˜‚!"¢d"&&‰>Þϧ:1
ì“M M),Ì%P0A%I³òúpSJ’	"B¥
)íùs÷m§`ß
AÍ8ý¿
;·s×ÜÕPT¦ljcœ�ééèæö.ås+uª»£›£ª?ß�QÚ~ÅU!D ¦ÕalΰOMõ–ðí-ì2ãïì8bW°ªr^=˜ëý�‘´Æ[Ô(í½u=ªÀÆ a²Q» 0
RWÊÂ÷É�˜²¯„=ì8µbƒdÁöÙô°ˆ>äìÅÇY§{ÐZÖgF‰lÏF¶,¯�Òøbºoi‚¡á;C‡»…Ûìs'„8@”Ѽ凼ä�„âT—GU¾K¸˜ES�@©e®&ŠIéŠõíÛª®¿N´§ZNëUñX{åÅ•(V�OïHiýf$f(R»~œMBz»ºþ/³æ÷óBNƵ7ŸNJ2Œ¨Ïáw⢠¸,*. ©Jï…÷]jè]4iT´¼
6 …,ePÏ?ùÓ
KEâ«-9U}5Ù•Í“Í41„÷ឯaê×E„—
~ýIB*-W¸ü³Ï̽5|‘|Ð9ÚŽ;_Æ;¶¶Ö„ò î½ñ_U•ç£ž¨µ[ÅÑ·|ÐÙºhL.cû1/ÑÚªóü‡î‘V…èçg+�:?¾ø}Úa)»ÊË…CŒTîZ¸ëýXÿd»5vèÎÓìzžÕ.¾ÓöáõAðWý̨�ÆÕFGž¤s9±!Íz"?ôWñv
ô›�ÜÔ¯ä‡â®ô#¯›Ðt/'¿D£ç©”pJ$”*ÙòûOMöjî‘Ânw
½Ó„hMÂ)‰%£ŽG˜.âê¼ýigÄìñ+ŸÌ­Û
ÈŽ>øëÝÙ´ÊKÁ&Â]“Âî§æ Î1ý�!T–¨Q1¦˜þþàÎ1S"à!8f°–8Å´²Ðº–ò /oÄÁgæM	"¢®,Ÿèo™ƒ=æÉ•‹ñãåùŸãh}º^ˆ*¡–ãî×_^
»É%:à÷À?Œ†�]T£Ï-,Sáéo·£‹˜9ì¡š³™õFó¢#Ìç=IŠ¢¾T»Ðz.={à¤ãK„?¦LtXLÍp�ÈŒP—"5!	÷/m|ÿÇñúü>éK¼[Ôøzß%=*“W/¸£ÈÖA„î˜:Šàªrë=ŽYœ)ìSp©z’=Èhö�æçý'a3à8�½DnëÑŸe?ÒŸâŒM:È"Â
ê.QS?ȆÐÁé*œ†ÏïÐPFÍ&!kÆ@³>ܨuÈ<®›èˆ&}‰šÌÜcGå{ÔO˜›¤M4u>ÒVl8”(17Ð�âuý¿êÆLßýò@!&褿À†f°G­á%Éqó" §{è'„”�Qc�ql[LOº%‡A�KS•†Ö?·Ûµ±!Ú�C(YáéØû2Yµ+IÝ‘~®�ybBÈD˜¯æqï©k¼URì¤�©@ñ¢¸™
‡[Ÿ�,‰D‰t£Ó‚ƒ@['ÊâhLsu–sÕ§Aù™Ã¦vj(ÌÎŒâlî4Eמý
¿�u%¸èÛ@õ˜5¹[·àòxì³5Î90¨,FÔZðç`öwvÂô׺˜WÐú®bq‰)´a Åè½Î€æªsßÌÒ¢M¼ý…”ü¥k¡D�ôºB””ÿút?¯»�ø_-ý|·a��ý[¢bŠ !éº~S‡sî³íŽpýÜmÂíGý„×=0�Q “û9Ðcœ¿Ö­þùéé«ý&OU¿Æ¢Üãlü銗¨x
›™?¢žÑg}ó±e„ßty/CÈd�òÀxáPª‰ÿhW¬L‘y´&Nu>Í\׊žÑBNrQ¢­¿˜r�ûY>î^ðp1êJtŠ@ø]é6-b®A¶:}úŸlÎ&	×/Ï�
÷}'Ûõú‹ö'Ž¦‚¦¨ØšÞ̤×öí÷ÂÖ¦ÎÏÕ©r¶3Olœ¨Btýµv¼³x�ó'ð&;§[Q¦²ÚyéNë—·í·CŸ̹	º çïÎÏɸ¥´ÌÏ–`Ïx’>³$$sð<‹šcÏÏTSzOL¿wÑ\¹þT<%ÐþAêà íÍœ
(<•4à€¬,P,,yɆ€(Bb‚:PËøxÿ·ò`Ä“·J‡³døò�Ny9 Í
|=Ù‹¥¥ô aÏÄRp;‡÷
ä¿«§ó/ñý\AΆ(ˆ´"8Ö^Š*'¿ìÛ øìCÕü(ÜÃx(+Ú�w¿ðÄ”WŒ!Ó.]>lf„€vØL^¹R#ï’ÌS)†	æ1PGóªé©
ú�ÿ£Ó$ºv“Ùr%Óà!Ù¹AÇ&i.L~j¨ö%Ž`�v#�­�Š*
ýqì²Zßü]ô¸¯uQö¡‹I¨IÖšL¤yõ„È×,¸á¾Sµ�ÌÍ_ùœV¿Ó «Vo»•Ã¾þð°Äåß$f|
DÏ抜•÷L’}’úõðm^a½Çô	„�›{¼a¥€ë´DÙOåeX0p6›Ü=§AñqÿŸÈ‡Ë6]éÓóÝrÐ(v0ð1mE»(ÙÌÍ:
ˆ'*Å*�ã
�däØʾš>¯ÙòI%Ôü¼LàäT%†ND:Ü9Â!Š ~ŸâÁw•1Ûjdð¬q~hRž�zi�ýß?�‰¥hÔeú“NqH;S”û×ó
W�•>Õªl>çx*›ùD®(p9
f”¦DD=J�2?~0)Д"Ì
b%ÄÙø'…2¢uQ,J$	#ƒ6@…Ò�vBD~16Së.ÖCç‡ú‡ß�Þ9á,)$ªL,4…©dVZ�–hTêÚÖO®ÏÉîµÐ>„Ç?ú’Ö5@…(šÕ"�Jó´Ê@á…Lvx�Ý©÷áÏ{¼7Ž¡ÿ' ƒ˜\&~YÃÌi
¿Ð]‘)Ââ
loôAE_üGøPrl2|ôÎÌ[?µÈaÁ¡u
¶C]œA¢$`rveI>JÚH·×¢GÌ�ñ:9°^s=¤où膛gôwïu~«îí¢§²p/:lAüFtZ6ÏUþðn4– 6wÐË2Ä&±b=¦ë¹rSéa™“ @†o¿“ŸéùLCŠgŠÙ³E.Ipõ¾+añ�u^6S×Ho¬]¢®ºØëÝêÑõœ.¨ÐTÿ¤âœo`ݬ
h�Êšœ?Ú½Þ:Oô9¶‰AëTßËÄDÔ]
Q¾8öÐ}è	\Q²“2Ï®Vío>IïêöcúI�¢›‡$¿|¯ñÛAÄ þÄMhu"V‰
DT>ÌO“Ž‰taVZÚÁá¹�µu:=#‡òŸ´(Ë?ÙãKÊ‚õÐ,&�p/="Œ L.âLÐÈX	 �{o©xÿ3p³
˜YX¢$bRJ³‡ÚXmómn™nO3ÓÜäk•ág:4¬Æ-kŒ!=h¹üg‰ÝöJ!¢†±´8A¹¾¸þZ´Ê!F%ÅH'á]Àgƒ¤_HDÝÝ–Uû˸ì”{¶©ˆ=ÐwÚ-!z9{MáÌ|päÅ£Ùº‹$;l™%›ùTõ¬ˆ§”Æ6R‚ð¿ö�NNÚ‚±ãv‡šP¯Š7΂ٲ¥è×&ÍP9•-ýÖª.�.Õpý«‰´g£N?ù]ò‡gÄz÷?«"‰‘¹ý)*ü…³G³áú< �.Ô™ùùye%0Ñ¢+¼â§òÈj[—j—‚§)o
Qçƒãø¸¦'’�…Üþ'uxv|¤UO#`ä¡‘Ûȃ’LŠ›¬–{Ãæq„aŠP¾˜�ê\Ëdø1Ù•Ô´¬ ÌésxÕüiS{70»
�ÂÖÐ.±¿Æüƒ.vσîuX�.ÌOB8
öhTmÍ88ǵ½(ð”õàê(›eóøøh;¬<þR4¤‹t‡k»uî_þØXþƒüœ¦•C]Ô}ß÷Ó‚
�o 1óâ“çë‹lÃ"E‘ÂG}W¢âÝ¿˜Î寗<×˪ºmèF
Û´9škbШˆŸÌKJõÖu?KB… ¥µR'¯•ƒŸ…Q1<ÙP¸Ýn±²	
ˆ‹H÷ï×4Ö�$€{tòòÕÇ=
V:¶
�½œöÐÊŸkÊ$Ÿ\Ø„"‰Mõ	¢!‡A¶ãMGswáƒÏ2žQ<8sË}:Øåcb¥»fÝÙÙå}-ñaÛØA(9Cz#÷®x¸…Ïåžè¯3X–þš~ÝÏŠ™©VÆê |J´‡�x}}K¸†A«3‡Ö>?�
‘/!rþ+ãHÔ3îš¹s=<¼4ÈTŸÇ •*^kˆà­RgC´&	´35™œ¬Oœ¸Ž i‹#ˆZ‚ûú°¾˜z�bÜè²Yklm$xÚȦ;À,�ßÜ‘€*ªªª…´`UR}Ýi$s”t­ã³e¿�ró»ÔwõºG
Èx
šBu‡…E}aõŸÏ,\œ¤˜ATV“i3-F¾=TbiL!YðHÍþú–ÉÄÜ´"5>oÙæôŸ-êÓ|Þ{±È�ÅQÁäŸ\ðú%rQ;a(%J_L'P†H­™ì^U{þH槷=¶GŸëœÖÁ´ l¿d€’ã·�.NÿôšêÚG¿™O2Š¢?Â?< ´4h	“ÈÜé¸P�üV/ÈõA‰I,•£¾íÞ$QÆjDÛbxýGŸÅ€¸L¡SXá×wŸZÓ!t…I‰¤þ­ž°è¤J5áöÔr:˜ÀéUj+"š©Û
ã
Ã1ÍŸedÜLjk²×î?kRpZ‘Š—ŠÜLôu�R›^T&`ûBL9ÓÏ]~ˆmœu- F1ÒÏì!Âð9"Ýý›4Q%}$5 ÒƒÝÿ	LWìLÔ(mg’FÝDŠ`�Ô›ÎIÍ1)”Å .`–b¢,âqK‡Æ¤J
ºAÑ°%'>�–.­5Èrr8´­
­´¾ªäç³öÖ‡m;§›LØo™eíS°Ä@é£HyÝQ· Yÿ?àþ¦‘ÇòÀLìDZ}§ÞaÓ½D g¤Ÿ
 ?¥†pî7{=þ�¢IœÄA‘ý̆/rgÊV'ß�ìÃïý�	Ú†À8&˜�AHqûVd
Ÿæ0n©6�³ÚOÎFâ,Ww�eÇt!Ä‹w˜b¹¼b­Á"]*J@™ç:+GŽÎ“–ØG=ßJ\i��gÏð­F×4¹ïØ¢ÄGÍUáÖ±.R[³rÜ5Žb¶æji`iúÍÃiía­!´W
Œá‡�÷h’ÀUV¯¸ÝÔøcÙeÞý”*¥{�V6R8s¡ä÷À‰_ÙÇÆßw×áhꋽQ…ÝN@h,èþ9§ö~Ù®TË;ãœ{›ØÌ¥}*$?&Ÿý¾Â‰!ªõ
.,8ÿƽáEI…!ó+¾i‡eŒN2UýŠÏ^›Æ¡ÐomŽ¿^Ÿ!¿½î+¨\°o•4cZ³Ìá[ê;{½>¢?w úiAa[CáЖ¹^kñã<ŸL>1+ÝÈi_tßjý9V¦�Ç.n0øˆÑ—üt»ÿ¶®'Á&÷|
wÛÿùys‰w:FªäÔ½.Àƒ&-¨BChΠŠHT üÈ®ïÆŠ‡*wlr¥øôéì™"x‹Z¸Od”„{ÜçÅÏ~Ý];9]Ýž^éó?i#5ê«¿¼²ŒhÁ±ûlr|çQíO�ÁÁe~E\Bt¢�hü~·Žèý›™ôaU'3�\P¿ârŠš‚ä}ËBÛi‡·Â}ÛöPb¶U”Ö²Ÿ¹läNµÓØ°wS©ž¡íiãFºz(�¸QÇÍ=\¾[÷Ô:–šñž-Xó»¯�ÈúV1kH'ª^p¤�u5{#djÁÉD'G}cÈü�uôá7e¥öùôZ–;‰ê]*ÑŒ]“$3 ú¢=wé:=4Å~»	“!…3Ÿ=ÏÆÍ~{èÁR}7éª×ê¢<œ¥ÉlÂc¸Fº¦åÑC²®¹e–AW¶[ß.(ÒîÊù
"2¢�G„¸a}¤—|òºÜ>'Ðq	ðô
ùûså±8”¼ÅR^¨3žÿXøª_í£ì¥¢’”;bçô¹Ôh­Pä©éè:lÚYŽBù!Çó¥Øò½ÎßË…k)°¨ï²—!ö©S¸Å`
$©AÜûÎ`ÿ¿#öK­|µÖÃc\£�Tÿ{ãÒýû2¯¿ÓG|ØKp¥û÷�™=÷¢Š�äX+Ô¨ºÚ¥¥Ugl}Ť´w„¬¼kxüõùÕ™D‘TŸ®ÎÕϹ¾}�Ú—º…W"Ò㉨RýÙl99é|¹¢ÌáYhœÜ9ª9Løþ?“â÷æï?¡ä´ß³nBbÅû6ñê%qs–òí²²¥6
ä(äD!�AÿÕèìAÎ'!ÌÎÖG�Íÿ{Lc©‹_Ë«ßî󪚷r|«°D­y|ó
[OG×¹üêöœ”;…'oÇp«ä±QÎÍuéö΄M‹ïY)ÛPÈ9˜;>Ý�ÿ–颊ܥ.ûzõúòÓ²T×ÇÝ\‘
ÓÝ¥·Üäc­þŒøº$f¥¾?…t¡ŒkµâÜ"’Ž~MI´¢Vg…8ÌÚ½§e![«¤›#ž™&”ô¨ä(ÐâÊy«GýRàa½’
ª«Cm·�Xê,wâþÎ`ƒ½+”·70÷êú¢£êcä}þµö÷lO–ÓW#Í
ï4
8x¢(8î5Kn½Íu©HyÒÝÿW—ûOÿÚ£»ä¼ä÷�s3X9ÛZõMõ¿JoDr3*#¶k¿¾û_Zíé`z¥HŠ Ç/=n±}M<]x×)õ”ÒˆZν84êkÕ­mW8ik¯Í„8%´»HàZ§ô
!&0Â)1Â
À�âK`•
~Dœû4¢´bPÉ¥•>1wÛ}È‹�­Û~8e«±›xÆÆóV‚KV´™“¹OuÚˆýlmËrhr;ž-,G¦;yÒ�á�X!À·ùD/5£^…/0‡'!Ák0±7¥qËm×Gh¹bI$’(p3Î^¥Ô9�D¡Ì!¥ŽLt:Ith#}/À¾�×ß±Ê]35noœ­A“f*T!Á\]ú*e!Y(:ÔÁ¨}våÏM2¹hJæ)Qƶ&`m‘ób“‘SW¥Çk!~‡FκJ
ýÏù*›WeÓy?¸ÿÀCûÇÏ!9ƒ’òÄêÜ ïÁXcØoNÒ#*M)rÎCÊ­n{JS½Mþ
—¯¿v~ †ÆãÏ$.X3P%àŽJp‘!
ØGU/°v¢$S;g{Ëà¯<’BBE¾§œæÙ2“z8x„8ž›“«¿RÚ	Â’\–É*YÓxˆ\ÉLE0V(±äôcšÑ�ÌÌÜÊtSÜûô%�f§ùÃ<ò¦¼(4,w?—ŽßîIŸÁ(F"L‡P”:ÅI¶À–ê‘MVöã(åÎÒBl’“`Ÿ³¿öD5"L"—ÿËB–VM)•³D)�’ɧ�/Íð¡|…Ò&Ñ3ñ¬´þkýUÿ<ÉåÂÇêUt4"#p¡ÂhwíöÞh¹D|¤÷Ìñ²�Î5’n‹(úbø$§0PÊ¢|Ÿô&ŽK¶É‡‰ZokË41ID—éz14:a=CIÆt†±†ù
Ÿ5ñÍɸüxÇc1ýß-ülmî®A»[GÅ4t,{ÀäAn3®ªÞ%gû•~ð�v�XRôÆœö¸MO*"y¬,S ãÉ4€5q�b¨uªK’ÒFÓS’T »S¹Èô—x;Ã؉¹ö§äÁíSÓÈÊÛÔiU	ù¼ã¦
y�u!0ÙšP¢ V*(UjhÑ•P
´P¢¬vCÓØk�g®ü€aDÿÕ÷ÁROƒ¨z¢�ÂEí²{åNu_žÝ{2ËÂf_osyÃŽ–y[ÓJr5pùª
¾’pÖì:B1œÃ›™KèÃ�n±®�Œ¯›l/1Q¹�ÃknGÅ„¼á½F÷#䡨L©*i^ÖEÇØŸiëùccÝßî=Ïžóåó懱Ñö~pèðÇÊOd�s“ˆL»+<>ð�΂çI&$"áœÂt’@Ð7‰:Ì»wd'4ÕÅ«C
¬šŠØ¸c©½í{´Ð°Á¤*6ÀK
‚@Ë
œî½20÷¡ü–ÝjÜLÌæhu®ÔOÞ *Ÿ'L6‚|C3,òÚôvJãÒˆóoûŒÒ	F·»Y„JOfÏaÝROÉ牙Òçé‚`�4×sÚä}ã
Ø•k™¾ùˆûöÕ¯Ú}Z=@Øüüx5¾ÛøŠù¤:nmläîÉ®Tq¤?	ÞöM7y¡Îy@ŒR‚kTOG:z¦AÇÉ>8Îãýú.@„2O Áç_¨r»Îó±VqDNC#¹Çô½+P‡PÛU"ä]•±A€Ô>NØ‹é¹þÕ–‘Z^’†è�Åàúôê6T`…‚Q̳Ônb‚ëi0Û#Ô+ƒçmÑ»"ðI…0ý¾É†a6ÉÈš‹ed5NÇý
Q#k°óK©«‰{¶^û¬)PL.$MD
Ì*ŽÝuQ•E_JÿŒø'Ã/*/ó èû¾ß?wösý©ëí¤ñù?Ú"¯R	Ð�±Äˆhh¤¿«0†I‰C–Á²‰DˆŒÔÒD
D*!Ÿ§_Êe¼C¨FÃrH{ðYµs³CVA7óä�É*"ƒm”Š
¶Cç×¥
l-vlšê>Œ>pû?£Ÿ˜€�¾Çô¾	 ÷„TõŠ$8sœ‚"ø¼`Q"†z¯ÿ¥�zŠH
¢Â( 2q¨(V©Š
‰h*¥Y’šB� "$ôH1D5E3IS´LP­C"Ð0Ðí�	&eeÍ‚Éž›=îà}9ÿAüÿ<5ú\²B}T}¶Û§éávB_‰yÿÌ×÷ï†Sø_¾ÑA†�6a�Ô¯Qô÷¾'ø½ïýr„9~‡”,“úŒœö¤ä}oeN%O³ÎÏz»³ð4`�ôñ3À2–Êè¥pË»L8LQ`aøA@Ó
ÛJT
:M²¾�@ËËp|:(Ïr9«Ôºò�§ýr)"’6O=�x£ g©OÃÿˆwâ×59íˆy� ›Â<"›FC;”@½Wƒ4À²|2ÔxçEUZl*7qÚtnïlº1ÿW¶p9È�0»äŸÞê˜î‹Èš§km�9Í_.8Ïu%‘"7 GüÅB>!ßçŽ�žÜçF)צ(\‡Ì|XzŸ†¸¹LqÊ=åݎʘëÒ°æ+óN�DT@ÁDPÄ"ä €¶26D>vß©Â|Ý–g…Õ'#7B§šäÁƒà3�R'›)ÍùÂX
Ùò¯utSý\B
.ð¿s"{™ˆd{ÑŒ(Òhda›ëwÊJ¥ÜR"Îà2×¢t‰B²##” X'�$C»çð³<ç/Uÿš6û÷L³ÛeŸaÌæuŸ6Ò4œK4Ÿ5-ûk
‚–$>È´7%/̃jZúv8�¹ôx;¾Ó<„w ôŽÓÆS!‡¾ï5K5TPY€i
|d°}ŒGâþàÜw;ŸŠÏÎû1¤ÿ>8%ƒ?äï<˜m›Lm¯­ãSê‚Ÿ‚ç¨Ç¶€Ì3Ÿ±™N/ɸ»™4ÊÁòœƒøiâwxÎê˜JØaED_6õ†�öBE¦·‚â+È•32¤AU)?Swê$!C…Iáð+4˜mj˜jh7Ðê º
Í&„™ˆàãáèqé	Ň;¢ç‹ZÀôìÃÕ¹ÞC}\T&Ûq
ß`ZºýÆ »G°†›|!(!(Ãů¼Y*#ŸŸî)õùÊê,ZeâåHÇV£â³ºCÕW‡±œæ’R(Š!-!Š$‚ÍštR-c#‡âêœ1AÏí“æ þ9å@{);\ÞÖçxáPB¬ìRÈH§ÐôòƒF­ÜEâ˜Ùž~¹iä½ÙÅäüºK@£ÕFU“v§g+ë�Ð[¢{äòÏ€�¸ø?;©"5={µë¾‹ëøÃÕʵ§05í#ÄÙ*º/*ݘ\.w”šOqÓ+ÌÖuá<8påg°„¡)zíA–§ÛÖO7W
¦e(‰
4†�r{E_ŸÀuyE”üàiþ"nP.×oÅ|>?{׊�×1QÞ‘É„4z‡ú�my«
öc)Xk£ê±÷ù0é�7»Ï˜$S¸‚Qõ!ðµuÉÀpH[ýJéü�ÒŽ%›È�õˆzöÐäU3ÕìM÷§î»çù|ðÆéxW0ÿ]ÅbgrštqþƒÒW'ÊÜ¿éRE®xPª"šž–‘qvÎß×D#M-
ØV€ÚdŽ{LfIÓD©·~T�Èg’X6�€#:n
ñ(€`ZH¿’
*ÒZY[™ ÄHIæàÖº\†�(JÑU{Ó5„a	0vaº—k§»=ù»¾jg£§NZÇ=wÎÌt½FöHD	¤ æCƒÓú6=]”k©˜£o­ÛÝÐ×SvlVÁª~69Æ
ø¹�dx¬ŽO{!¶£
IZÊt/jÏß».x3D<ãà�”ø úœ™kãèú=¯ëÓnÝ2dÿNÏÆß¿):m?+#1jäÅ©NJRž!µ%‹‘r"#˜]ãkÒ_�”ëÛ¿>^qÌ*Âú¨U�ň�>å
”=Jh³ù6ôy�ýu²I±ÛÐÞCÄÞñ£ËkÔ³ç-=m4´{éÏ©§—[¯³Ê'ÑÞ;òÍçï}ôô™ôEÉæ2й#²'"µK­»Ëwñ?OŽ Æmq’§×>Åý0=wúDxçˈdˆ+SÑ='&øë•Ã S(¤câWI×~K±Ôëa%(˜C©ò|Ü#FÀú³U¡Ù€1´ìm3rK�t¸s��.Dß•°e€V\W¥$ϤúÅŠšÈfóÓô}}ÎÿÓàÆ-g†Õúï #’Ñl®×„qd'¦P±„7+dÏT,fEZ´¹Âyò›\Zª ¸$Ô$=‡¢o@zèGȈ�…
^‡×Tu&Ë‚I¤"çÅ­îCHà¢wÀ�|Ý“ØjDx”ІÖäwø™÷äd˜º”Ô’[Hd“V²N{Si›šåw;ãÊ9„šGH.Q‘´qÚÝ›Q´î76—i¡´N¹|_¦Ë±1[é
9¸žž¼÷%g’�ÎÓVƒC€ÚŠ{*ˆA¿Lg~ó¿…ݺ	Ðï0tñÊwŒ£R(ë�OÄZCa·~ÛpKÄŽiA4§#ÐìèÊ€\Y·y¯bꢺo
äa�5´8©rDkTÎ×Ój`U[�4]*"é�R'dÂ3XŒ–ßwB;»¸á¯‘íé]¶Ñã÷{žB5F •0å#±ï��Y|{¹3�Ì#$¾È<攀͘£3<L”*¨€å‘‘ËKM!nwtÅk9‰C±Ç4“‹×K¬¯C‡B¾¼&>ƒ“=˜8ºri„ØB]˜oÎ+º†,ÊI¬2†Ãdl�¨úN:Û�þn¹÷z™>%`5¯6M�ÏŠ®ÅvÙ^(*×v8å{Š¦<�Ýo ÏGÿWb'׆ï¾Vi9ncŒÒ·!œ$܉aÍh¥�¦q–â·œî¢ÚúY&O¶Ç“Œ8EÔ¶€VEŠéŠÊ…°xëÚ�†ÓUo�Tyhç•h3q�ajON«�®¹±d²YÁŸ"R‚RöbP®õ]Dˆ*2 rë©Ðß±¶ÜŠP–pbз¥›!26XÙ,¨B€ä<Áè=x.÷¶°†<Ü|vw8ËDÏ�‘*ÚîGϳĪ»Ób){�™âv1ç,HYò†Ð�ª'XĬ[Ë-Rì-ºâ’™Mú1p
�P¬gS2䘔8„¨Ž¦�üs½p6™™ŒÒÎ
-õÈC‚dë©ã®v\”�Q2kH�©
.C~‹‚\ƒ> `ïcÂ~à6‰’BüÌúÒn§+2ðÓµProEEMV¿%ÑmÚ_RŽt’n­\»Üf–%I­0Ú“U�-�
.M/~Xë�tQåÀ&Wf›Ñs³ŸŸrõ‚MM��Qãsp-3Þ9ŽîýsÍÚ»»êþToÞg
‘ö¹º¸œ¬n“¦Ù¦:à¶ù‹^e\ï)û »ÉnéÏ+ ZèÍ7©U·VK�‚B‰sèSEŒ¸ÛŽìp\ŠŒ¬¢„DK3mN(Ý®\˜AKla”>J9!CÆÿoög �!¸õ¸¤¢$­”DŽ¸¤¢JµBÂV; wu;>Ï#
ݪ¯±(7z,TÁ&#¼ÎOˆåÙ¥y[³›â0cÒêØÐâ(1‡fR˜%
Y¸øü_¶¾·ðì�qÇ~|IŒ}%ÝI0XOm2�^kD+O�‘}ÈÖ´+V–ï�
xLHŠ=0}ñ¹.˜‰ÏŠc‚?H°¨R™¦ši³'–(:šÏV³m6ÕL¤G;æ}6u?gtzDg×g±CŸøŒ�&�Eü
ØØ1]¹b8bŠD~˜	3DâÚ­êÝ<‰!k,š©ÅC%d™")Õ!õ¨l(lh­,ÜáäŠQ—Æjs«ŒÕÙyÃ*J¢jC~-ÉøŸÀ»þ»wÑûÕ|¶¨ðý=mý¾b"^DwË‘
]ÕëüÕÂ-CC»mÄþÍþËù^®ËÞõm®¬Ú`() ª*¢€ˆ™™‚}@Æ—'öÆŠ$zy^x‰ª¼e?wû8øL~iªö×Ë(±V…ID!|Zª®ùûzg»æ¾cMw׺/—;ûæ1�?ö9`~©Ð»`=짓?éhFî©Oeé¾Ü{)š’Îý6Á?[iTDs¥1ªhQå	ÎCÔ²�=œ¶>úÝÁ¥A8Õ2]ÿºD6|´Ó{*ІR((ðÄ,¸)ƒþSìUzJå°Ê8Ô*Ír‚¬DföîÄþËûDÖæõ}§fðß
=ÊŽ‡—ss-‚ƒü#d¨Œ¢ª¦ùç¥sÓDݲ5

ü¨Q¬2©Ä?iïž¾Jò¿Ï4~YǸÿ£½bý<ùÂfI!!aÇBLÙM)“Áʽß¿Å~¯ú|tnX
±>áðÒ0Ñ"m|æ«1t{ÄH>du´F~<ô}\�=Q±1˜ vêÖŠ§R`n"ºÐi‘·éÿÁ0ðù{§,özº+ŸÉýש<mëOï×W›Ï-­í~�O|½rú¾œƒÃñRÈÈ-D)¥˜cÆ)ˆ¨„�Ÿù)Ë	§¶eiU%¬�’¥>=ÆÓîðtI–ý>0åw¿Áèè°É¹˜EB°Š'Ò(# (¨‰ÏáͲ{e²­ZÊ«ÄW6¯WCüS•]™ƒEU5G,Œ¶<Üüú:‡ß~·ÔŒcH9?E
…²
|lªß­ sÏ)ÖždÈ,s£8÷ø"W2 ;âNõø›€ð NÓáfãûH	‰!$TQI!±`¦<ë+P¿29Bç^2ø&Z÷g— ÏûÃhÅ·–r}ÉIÚšÈï�/ýGw¼k^?ˆ^û
â¿¿é–CÝ÷ÚÚÃ,ˆ(¹(¢¢ª"Ç'Gñ-%K ›“èºß‚H6fÿKÔ"ŸÇ1ø	¤xs‡,þ)á6<"‰~o“êú½qv†÷ðVõÒß섒IöÉÜ6ŸáÜXÙN*­¥rc¶b3ï}Ýüýy�Ž=_‹íîøXsáàöÍü€ïw½ã8I$’IŠ3ÜzÅt:÷õP@#ÎZÚ¤”íœæ˜ªGw&šVúÙÙ˜<�O�Ó¿ù	™x�ÆÒÇF›ä—=–¿ÏRzc—ÏM<áþÎw€uæJ)ýQºdÄ\ÀkDü¿ï·þVÒz¹Ãt¶é#¦x³ ælS÷žÈ‚|´9¹o")öàÔÿá'"#]ÒsÆ5×Ë_
Uë�M3'Q@«½ä
;U+[èMª*‹öÊiffŠIj­¶?ŒìSy¹>m1“^¶Ú˜6ª¯¥ÈÊ·8“ÔT¶-J∛g™ØÀoô÷Ôû7vì¾ÿ}Rîq$„�jøĺz¼ß´¶¦æöÝÝ-¯Û(œm~�Á†Š’f¾sI�
5ÖÞÇÙIˆ• >äa8‘Rïa~Û˜s2˜F1Œaò›³·¾;:"]³Eü==³ºSNPöÞt×6v‚èdéAA¢_Êù{-ÿ9m¿Ã^fkŽ=Áì?�E3ëq/ÿZ¯Ç‚”D�TAÅÝï;ÿ|…�²Oúcdª�Ü-2ëË¿ê¿ðB¢Ã•¹-mÞ6ºŠt³‹ÍéCºQþÁÀX¨”§Sœ
ä¦0Mykð_™å4&ÜþŸeu…sÓÖ@çòI&ˆ¾bšý[Ê~ap•„Å
™‰š/4¤
g— ¬T†Æ§]~CÙ]RC#Ö@šŽ>2äùzMŽTù)—ç7[·í¿‚�h'ÕDêfÒôþ�£Ï=×Ä/•ãêÏpAÅó[¡«ƒQ¶L‹}qj<Ù&-à…f)+ÍL�þyb_È�þïî/ŒköÝ?~‚ú9ãàü‡Í0–b`JÁ,ö�—¶öö?@O͘p�=ÿ!žd]
ןÒÛ�ç?ÌxüŽà¼Aà9�ÒÖ_F�Â|h
y- §>þÊQ2 £×Øö@m×ÜXÑ$>#ATU’²Š¿rpdrÍÄ’#û—äøìxêS9ƒÍF¿y
èL¡YU5¡àÝJ/-dë‡]ÙkÓÃÙ:.9²ÇM2‡/oA¸ žê%:–�×½äuRù+è” R½ß<�½9EáRé® èèdmLýáv>×z!½ú6¢u
ÚžœÅ€¹U˜X²äXu]üW‡-æ‚œ³`êDõêûh†ŠÔ&s/´
�b0È*�Ñ®UF³OïgAã;œzDUÜq{ÕWgÃO�Éñ�™x™ÚÖëÔpÕ´š–þ_>�XÎÿÍßó¡N‡QöþVq}t×�’^¯ë™ù§‹oâ$D’P€mµ´ít¤2ŒƒxÐC|ç>x¶ø-h*ÚÈå+³ë‹¸á²¦²,(öˆ�.‚W¥h—øõŔ燾	ôÿ�ár0ëéõß«nÑPÄ•TúÊŒ)¯ìÅÔzÂ$)‡bš&ÛbßPž|ÍU&ˆ¸ušÐXQÐ.�dR8ýœk¯¾~I‘Åoþ[|±èNyfSkKÌʈ*V0}¡ éJ…ÝSo¥Ý�šÉåjzBt±Lzw
á]Öp£+î>»Ë)òX„˜Z¬ØlU—C�Jõ�éà	·lÚvü´¹!‘ŠUw…›[^G3Ï%ñ±>ë0ÈÔò•×þ\b§ò³¹j s¾·;kÞ!lo2QTIý•"]tœbÆÇé­vÊIþ 5L"°HŠq(
IXÜwÃà^Þâô ?‘b¼§Úʈwüh 
C‚�AO»œ?+s×>mLïì ¥r¸<ÔQcásdõÕ[6Ñ…„ýBÌÀ9^Ïßñxö÷}þƒ%Ýæ’H’I$—çâ?™‰dÉ%ä£æ¦OÉÄQ±úî�–‹HÑlt@ÂNýý†u!ÁpTLDñT:6Hu	$–ÏÎ|		_‘ë쉆å°m“õògï!k×zÌÇì?ê{$!58çìÿÉ'Vmì?òt|ÈÁùÇsñó ð$„ƒHpBû
øbú[¯CQûï+,¢­´Y
¡Em’‰™œ/ÂZù§EG
³Kÿ“²ÿ$TG‚zBXñU1³Õ·ªðAê†ÃÃKêåK<÷ž´ptˆñr‚Dh* m?�Ärû4pù”¸0ÿÃâ�¥µÿ‘ýžÜ›ýF]BK夳øì¡Þ\¨ÆxáéÆŒù¤ËÏwö䦉Ї<ˇj P)J ƒô¡D9}_·ë=ÇQÉ$r''Ñ~¯u«+m	±&ßä�EúýÝà{’I!"€çÍåô!†h;3-D|Ex¦PC€|@G.2i¡˜;ÓA=Ô»A°D‰ÏøG«Ä¹°†áú‡+HڞƈHJnþ0ÁCn|Žxã	}qŒ^ºüRØHŠ4DD³ŽˆÖÿÕ+‹-4¤ xÁÅNmm­‹›8™©™.Ú]X�Ý4ý¦²q;ÎÔeDyCIõwƒ©*Ly¸¼·„;@ŽÛÁxyîz¹™E¯Z7¹(©<›è3ýN‚URƒN‡ÁåfWï×±¶/’îÇØ×ú¥þ�èÈÏwX]ï$¿.&��](åMP~ö8Î ý×
¨ç°
ÑöWmƦyC =XÎÍD/d)žµüº¦‘R„kf)ßË™ÿëû2'y6dVVk=	C^ËûoÿŠýŸÂ´’+3*Q¿¡Ï–UÛÐôe‰ mnžð›W[$Ò®6/$5h#9D¡ì=P˜3íA…Q€Eð}XÎ84N4Dx'dŒU2—E<ÀIî[ºõ˜çwÙæ,'àòôÑr;•ÁéßmîÎpšK=ëjLÐ)ÄYX[ªÑïÄg:‡Deü'"š‡c-ý�—ÖXMíigà~6àœé-µóÕ/¶î£’>Œ(åô½÷èÎCr~fªA|½¼î9¥T™Tez5èâ·¿�”q)Zç­ôœÔÌ„ÉÔšûÚ¡z”ô)BP—¤ž®ÇâŽÑ‘ÛIÃE{tE~+ÕJç?òùŽO¶ °ÿ«¸‹‡#Ù¼«ð¬—ݽgðXH]ÖûDžÜñ='~/a_/–ò¯–Ë¡5Œßbfùío8Çq™±‚N~yíªµÈ‹=ÁM\àý:òÖ0)ûþf9B�wúï�lÿ<ðå/
ÒsE#Á¨Ãåaý¯X”R˜˜h?¬ßÞù{³åjd­M£ÝV·½�Û:¤©¢e^ Ÿ
Ù6�AÂ_J(µQZ[êä¬Ù�ÔR\L©ì’—w¹×ëVRÙˆ~—‰~e—ä®õ4ÀpÇšfòòþKîsîŽw¢­“v¯]¤ª“O³>Z€5šŠÜç2£`ñ¤¢òV>¼\ŽY´V·>š áñVøkt%>:WãœàaôþT¹tCJ„».¶­Ý4’"Tsˆ»f�Ÿ@*§Ž#Pû¤¼ל'ˆß#=ýlœálQú~�Û¿ñe�²ÇPµÓ©§}	 ar#§~ºϸÒ!EKIRoØ@ 0‹np*§jå1¶p—Û�û‰¢9÷w^rþ8.H•Ñ1â1ÚÉÁ4µVfmLÖ:JÉIfG­jÝCok),Žä¯H‡¼3�ÍèÞ–ô á¼¦ZwLAIšÎøšþ¨ÖÀl%e2zþL¿ò«]œ;Š™¥ÞÕ]àÛ
�NjÈžWN„|žÈä§òjÿ6”�Ž
¾(U$ãÖV®e½¥iyu?¦´"´ˆÉ?æ§Íû…9W¼oŠ·¦µ�:*еùû)�Í>ÚOÑ�\A,mèt·7NžµƒüçŽÕ3lã†Í-kë%Ø*e	e²�x�¡Ï%Ã4»‚ŠõI‚”»PþjâÂ(ÐaáÛ�‚Å{Uô-ŒÁ²7&-ul¶10tÅj(œÒ¢UŒát¾º‚­¨h™ÒS.®s-ž¶³Ì¼ICæy¸ ç

Xªn€±R†óÌ´xuÕ-qB‚¢ËŽ+t+º¶äÔÔª)ÄŠœUŒH[Ñ›‹Ý$œ‡†‚<íän!BÚ¯j›$´ÉÐ.b,Ît¾ñ‰jøÐÆÑB±V».l´ÎŸ4%ó,&ÝRÔò*J©ñWKðÜÅÈÐO\ž‰ºw#¢²�å%¿Ó—+%iF³_/–f‡ç‹¬Ri-þ²ª|쟘Ò=ï†BE=ŸVaàÀ�Rœz?*i !b0šÔBÅ® (‹Ýo/�­<̃)Á»ˆaYk‰:GÖ0bz—“ f¥3)Tædr:¯*z—´¤‰tÕthªŸæ$udn¡îcHkTÕ©Q–Í-‡%fI]ik|s2¾›�‰É¯œ£Ûì§Ïg^©Á„!	i~.œLÖ40ËšÐ^ÐähCÒÀP­Ã%AOÉÆQí&ó#›\s)w¨äv¥:MÔ=yÝQ­ZFÇ¿GNU8-ÿkTîcžÊȾ4Ðûª®
Hâ˜ãΞ6ß­岫oövŠ¦CÕÕ5/%ÇïÀãë:UQè“n¯	½¡ƒTˆ‰L áï,Å=^2¢.ãMa;µÿeDK`X0Ã)'] a¿@D;�õ ¹ôýüQó¦Ê÷Tå´¿•aczXíù6붋œ¯Øè¨Ð8×M�¢Ù☀LèíéPP^ÅM$ÔM×¥m¶|’w
ÂAÔÖ…äé3È®�8»#�(gdº\ý_M_¸Ô° A(o·Øß'·QÒx?ÑwèЛUQmþ2=�ä"p&"Á–R,Q‡
‰Á„Á·³�ÂD¡NEã#…0ÀD
rbt¤l‘Žµ,ý-!÷¦š¾v¢°‡ðøþNùðËÑf£mÛQé
ƃõ¥„•nŒèU"9/íbÄ%jÍw¦‚{#»l³°ðpó¬�ƒ±¡„ÈDŸÜz‡ÒÛ”_SÓfä~[¯m“ÛÝ�·£žš3Éœ°Ar$’?›�™„Ûn:ÙYã�<:y±÷s•ò6ˆ*’Š¢+ÛgÛææÇ”èëo´ ÙÒ|t�IúäEI4ÙÕÁ´À´'sQ	Kºhw’]¸ûúék¶¾Üöõõ=cÐ}ØC3�{[~ûÜOÐçPç/q2YÆ÷�{éyK˜}ÿ6ŽŸ†Â¥oOs‡ªû›€;ÉÎn?©ÜÙ˜û—Ôã=ÁI¼•GÄ¿?¬¯‚Q­æî%ݾŸ_z¬üÍl�U¹r¨¤c?@Æ£PÁU“rf)LÓ
Ì1rx¢¨¥n#Î+¹ZNY¿Cþ¤í÷B­âœ±ñ¯Ðë’Ê(v’
ß~ÀÔ<Ác7„ë}5‹œ�c>ÔªÌþÓ`ퟫ„Ú84ßÍ=ɈÑg×ÖÏWm5œžª˜Ëñ¼âyÒÿ«“Ò�ÑbYŸßÿÑôq`}îŒc)qo³µÎv¤ØŽ‰óFÒ‘ì÷½ã‡_Àûu‹Sùu)Ûùop^�ÃEÒ~™¨°îƒ©ægš�\èrâ\´Í�o}µÈÚ•×)µx’C¨§’ù
)¹÷òã^Tæ·khºù*g	q۪θº‰c¸a¶™�¡üÄÐ È@º°~ؘŒª$@)‚¼¹ô76ðßmÛ¦NN'&;'úVŒè¯•Ã×!cljÜ•‡Doˆ­B¢qš *¥UéçÁÇ;³Ñ÷1àfn“jØ›#@½t‚uÛ]wX�(¡YXµehy%jy^Ô"|àŠ!˜~ 7ßp@™‰Ú¤bœy¯n;ëŸNºk¸óþpý�Àæa< *þnŽÆÕŸqék™j™â�5üω֟ü{(\:{þ°‚?:OSêv›)LJxRÊHŠ¢Úpj£0Ló`Z|Ìüt,I9AtñÛ‚I.ÙŽÈ@~­Ü
|¹ðµ«¡ßçù½æ¾Ú[üò?gâ­�|=RèQ×hÎhø}¿rÄñnj"=áÇgAnŽ˜+Ù†!mZJ	~™€�ÖŒ±)t7	
eÌË"Wý³®È\ÃÅê,x癋t)¸«¾«í­%¥Š"RΈ‡b¬b‚¥ƒ>f·0Â;õTh¯všfZM˜i—}Α¬rñYevíüõÊ´qÃV_�<#¹`à×u%Ï„P
O*½€õ!¿^ÅC‚ÿ[®«pFŸ<)á�5„Q$ˆCj\ÀÌ««~;]/ÁºµÑ¦ÚqÚX$âMñáWÕÅòãܼûr‰!9h‡Å•\L i²à\Ò6ŽVÌå�v^ݦÿdíÏ&¯ßÇïÌ
¶bºJ9g™/]Í`� Fr¶½Mr¿Ç 
‹BŸ!Ìà›™-Sîq
ms‘”)™jŸ,çß¹™(Ï@ü½,1Y^ÇDlõÁ‰§˜÷Åϧîñçÿ±öv¹Õ£­sk–¿>Ø�&´Y/æäàâvrkU ©±¯Wét*XØòH‰¬TD§Ó;ç|I}ÕY¢n5AõQ
ûÚ½s’˜S!u¦ŠÞY¿öIô©r(:ëh�¶°Jææo=z�Š%gËd¤›Gº¿k«a�W~ßœÍõÅœ6mãçûBx]Ù3‰z¯…ù¿Ã„ÝžË
i¢,ƒæb�oRb�dRu´‡^ª#ÅŠIÌtb}<”R;Ï+­ <«Î‹U=�CHõe÷æ‹õ½×_mìÛêzݪ|!¾†hjvK++–—½ïÑì‡=[Ýÿ¥ÌÊ Õ×Vúì\V¬[™%‰2â�ù¹¸…ø$RÞ¾Ç.Š¶Qp´é×iOD´Yºï›¥ü²Ùa%ÅS5_—Ì@¯FCƒ4¡ô4|svV^Eü^ÛäLW	kÑRüUn>+Ó|ž+“hE8âŒ(°T$¢4‹n™@“¾ñÅ_rFûíªÓÐX×
}ÓT�p[}«(ܵjÅå–EÜÈÆ/¶	쪕ƒÖ²V¼¯ï‰PZC–ar	NiFÕj^Ž“%hš´Að;ÙTfÆ –
Ûô¶
V‹ÌûÝ×ã®õg§œÏcc•ÆÊ'Šî¥¨€”¡9n�M•¸¢ªÍ_»ŠÃ²›»ãeƒ­l¯œe+–¨4"'ÅÅFF$8•á`Åa!4
¡‚"	¢hª”ª>oçf}Ü
7;(¥
œ¸ƒŸ
Ž¨Î	äùep'ò|ÜUA™Ð((u¥ïC‘w®Å¾å–Šä›Ô»™…oki#Qš5k¨!z€ô5¥Cws߯XQ»
%fQþ=ÎTVKÈ2!¹DA$?>˜ƒÐ|ØÒ›±dîÊÃ``1‡ÉÒ|­ŽH›ˆ‡N‘f	qA�—ˆ¯]Ê=Ôm4ùê‹E¨_´¬OJ7Ù8Àñ\”3W‘
FáÄ)£MÛûæA{ã%Ä·ý+Z¶IêW½²¾#É
`1ü‡'ÚŽº­ÔSf‘x€vPÇÞegj¥CïÆ@ì}ÿ?Ól8Jïk35‘Æ]«Êã�˜=feZÞä†[_û^x9ˆò‚‚�ÍôSYŒâõ/>¸×á¿æ•,
™K
Œ†¦^Úå̼v)r‚³­¡…U¹þâ˜@ÏtÌiª@5³|vûÞÌ‚
H�5­Â’¡uÉÛ^ÝñîS/LtÈ\ìÏWu?ì÷Ï	ƒ\ÇT+F™åA*虈ѡ<)û$Ï“œœ®G&§ßÞõß­ä˦‹4kÇ&¾ì±¼†� ›³žXÄÈC¬'Ip§iƒ÷#¦ë:·ö—iF]šŸíš¢ó¯ä‹Ö£&QæÆ~éÅ÷BŠê-œLï¬Øê'ŒQë®ª·(gŽN„ßTzë6òý“-s]ËVô¦ï«"4‡ØEºÈå—:oå_èK€2\N½�W!b9Xô;-.Íút7ÃŽ’ê¢êÞqƒe4Ò˜OWÿ�Ð4E4Ø‚&ª`Œ¡¼"Ƕ ªG”€àQ.�²wBˆH2å_׺áÞ7]GAUÜýÛ8à„”õ͸«’òé—:³òpbtýùýa~/†¡®
J¸¶s«¢W(nFF•qç\+Œ˜ØUDŠâE™`_psÙ¯vë—ø=z!´ „_V*I,nWyX£&�u�¢F¥»+$ÒtÁÃP/(ã�J’Ê
,f+RJÙV•Ö´­™2.æ,Jêêžž©¡€¨ ê<æñÏ2œå7=‰®›dâä–´ÓV¹uKù°§Ù¸Ä-4óÑèóYÕ¼ŸŒ·œå@�%…Ü£`·–ÙÐf¶ÏW몪ªªªªªªªªªªª¯Ø_E×uUÂé«ñÕªüUkUª­UV«^^]ªùýªª¹ªí]½G—.Zªªªªªªªªªªªªªªªªª®UUÎùUUUUUUUUUUUUUUUUUUUU\õv¯/VµUZíÊ«•ëÕÍ��Z¦66ÆÚ«ZªÕjµUUUUUUUUUUUW9z¼ª½Úª¯v«,²Êª²ÊŠs�Ñ5¿¯£²<¤×§´ëõÜC2*ëôèÓäî)B‰@´KQây‚Kü±úÉ/šˆ¬®X5'	DÚÚõüÞÚÿëŽyrö—zFç¿qï„lF«Üâ⋆_e2o9+rÑŸó”ZCd²[IìÍøê&[òé3ÎΛ«;h…=±¢!#´I gl’¦!Ð?„/ÇÀz„1ü%hÂÇ
 ‚Á�ÄÕr!`-�H¹B†t�™	,ÁM:“Hdnª]]6ÚÖÊápþ§ì“Ò}AÉâoå1”N�ñ9mG]<}¯$×çpfñn‰×÷VÝõŒƒyÜnÊ:Åò,H~Þò·ÓK§ý£BlÎÎæHB.Ä!ÑÒÙo#À¹É‹ábgš…E
dc®zÕYXwPän†X­G^‹p�s3¿>ÂÎÿo‡Ö[S�2Œ3
«ÂÂKI^i	Ü…îšÀ‹Îø+³²ž-—òÇŒ²\¶�‘ä¬,æ�64Z¶z<Ý+Z+æÚ¡™¦=ÑÓ†EÖº:똂V€YBbUê£@ûf„ŠÅ×mÉd@‡•q:üdÏ;жÓN|G]󻋳Üìø¹÷6yž·qÉávÕ¼ÍÃì2úøe'¶7hR’;áÏËC.ÒÜ}ïŒ']*HHPîa–<öæ3Ž<0ÇÍ~þ2âˆÁÖoˆÑqÚí97Æ.$ñ¥ÒÈE*%Íz¼ÕTÛ}—’ÒL{¹‡—WRU7/Ë–ö°u3^‰Û:çzqŠ«�s—ˆ°±Š�V9µúí'e
é)+€ ¡ÓLþÔŒÅÁQwEÆX•ÍŸß�!£e•ká`æf€~õÃgLpC‡j¤£.²§[\3¾R/ˆ�»Ù­Ï½@¡IlçÕüþߺº+DùŽæôg¥³›ôÞ9	
¶vql�
£†±Ë'$éHu›|b›Q8�"t/{—Û¾îS¡›¿m
P°?‡4ÿvY™A‰Áæ8TÜЄÙ.‡…<™'éh»vTªhsŸ¥H‘
L’ÇôëeûüéN
ø
”°åcCÜ>ßFwÝU³Ñ]’®Ÿv¨—RIn¦ÈBçQ–NŒs¹«£
[+vùq…&…KUxïìn'’Þá„UOõ¹ƒéTèR°ÚÈôI=ÂK
Q°ÙGäíûvé”�;\¶pØÔÝ#ºãz#ñ剢Ã÷ì>pDRHÉ LΨí¼t ¸�3xéâ‹Y·,o9¿Ó=Eè#F�Džo൘'`@³ËdÅÒQ —!D~Ü¿$ÌÊε5ObF7#hË|5$æ®W0£
¤T!
#ó˜s%Ó¾›wN(Ôy{Ìg²Hq�:¸7¾ ¬Ý]rñ#1
Õ}ìÊ2£(Åú‘•ÄŠl�w41Ó‘?¤|OÀ�¶y‡ÏNÒ›‰>UÖ$ó½Ù
–‰4¨¦ˆï4,ÛÒÂ�Û³Þ@¨LUyð¸WͻƨÂÖ1G›<ñ¯#[s‡£“�a:=ñžIÖ¿,7q­¾Ø’ùü:cr(üï/äsKIm•ª>DŠ+¾Ðë`¸.«AÒX	_iÊ54ë°/Èu#álÓl•FÍt¤@€±Ò8„/çìä)#X–t¾7zýåþ;‘ž<9`ƒZÙ`rò«„[åyžYÌ•Ú|ç÷òpq\Íòl7âE¨(0a Ä†¼¹Ô-:R·©I³�Úm㺋°À
 ©PV¤ù4gDòÑXí¼£M%Iàç4•‹ÛûßfM³bü]™ÓpÜj[‰yP\AIæÈkTÊf¡Š­*þ­3€âfí를Ñé‹�„Ê׊@ÒL@ ÃÀXŸ÷{3xcǦ:YŒèêEosÄ\Ú¢fÂaPžUvúè&ŸQþ!3lѳcàÌïA(x+Ðso-MâÅý_KïÆe|…Ñõ~T‡N#Ž~€}à$S‰†æÜü>áÏ¢Õpݨ¥—ýÝ™§¶3Bã�ç¶�ÊHĉ†’ŸÞA©"ÉéË lùW	šÖV5™æækÐ;yOm�¶ÚàfÚýF»EœN	Vê¨)f*æ9¥
ˆ/,ŸÃŠpÃ+QH¸ôÁbxy6^$u¸/R)¦lÙY·Ü|üâfÞyÄ>Vþ©Óg”ÉpúIö›Xq¥R柔K®NíÍM+QSÔÏد¢nVHv˜Û«”Ï�Åv£ÇL£0RÕ„h]JîGIò—¹Æ˜0Yr#¶ÝfG²O¨ž‹¨ô>ÒS«»µ$¡5-``('r•:ÑATqRV7…N¯Xå±IVØ|¥™{Z-3Κ¿Ó5^»Õ9l�g¸Œ�:îöUÅ�Ƈä¶ÔÿãâˆÑXð·X;úGhµ
_šMzðbù_'=‘L³Èȧ$#G¼B Ã# ¥o3JªÁÌέ4+ݾÌÔàjç=ß1­¹@±
Óõ@I1Q<|ÔoœÊ""1‡ø@ú}éû£„]›8üD:�³vú7ñ¾„öFÀré»b�¥”ÝÍôà@²ä9‘ÐÈPT}.—©,äT‡…HÅΫÈÀ$ ò©-v–G¨÷9?#q¡kˆ9Åw¸1,êû®á¤™‘^L7q‡±MôêD’@3¬,¤®zÙ`´>E%q^ÔÃ(ë´´-P³‹¶]â×å/†¶©DC.ùb=rY¤´¥Â9.v>`Èmà´d¿˜½‡=Âð¥7¿yQTœÆ¢†	t)t„
¿”[�†‹Ì4¨ùŠ9W™Î[xp8F)¥d;�Š»•t”ƒ—Ͷ8
öLsH¾guw(ˆ9ãë©óËš®¢u¦Û§GN
ŸÕ‘›ûLò6û°n_›ìÐ'6/Pþ4ÕV+‹�
Ž ëŸ÷H€ è±VýƒCÂÙž¸¢AuÆ·n®ÇÇÊ#>£®TÛü¥õÚRá­qÛ¿}®W™àêQœ—:J-ucL¤ÁÒ/¸C0DºthÍ+„�vpz<ï yQ±8´jEGç _ ,“™VÆ41"�½´cóU~p4>q±jàl®‚�;õ
–¥_�Z-žÞÌÌ}�D^Ôæ7Õç…c#Æ�ÆÛ‰ ,94 ZUÓAÀ2&ëªáS–Áá 5ˆ;Žÿî‡Þåì'¡w%Ù3ì(ßb
”à¢1“�œGüuÞµ­¶ßYªMƒ¬¹‹¨MBÔÉ)‚k•hó”."p4E2"%ß+6ε6Щ”ƒÕ™¿NÛU•^‡-t–Øi;�wYVF½¦FÕyˆiBðÅyËn‡¶oaEφ›™¹ß²Ô>ðõ}ä<ì\¦ÌC·¦ãqDàz¿ÌÌ猡h�M›Dñw;ÌÇ3Xˤ0×F5äü�m:èp.f!ÏÒ¼ÇSÓ1V†
­í1&++<„h{g|/倎]wþ§Ô@é 1²!
YDýûFÛð�oóÍîlùç=Ž®4øø“3Ë_ 4áŒ=ø¥À×6�œ¡´XJ
¬­Aæ1á8pFѤ}ê7³QŸ~ŒhzÁ¼ŸÄ߃´Ó}}vEQô]Á  ~æ ùRöèg¨¹ãػ˲V?8ÑMZdèßDhDD•VÎ…eŒšŠ¨ÇÇ`‰¨’�pR()óyàFEûen‚ÐRÉçŠG��ÉdíR"Q¿5@ùÍ•ÒJ•F�ðÐjßPR°ž—;ñ|J£Pó9ƒÁ7u‰°UTÚ0( ¢—Æv×éðû®�×OwÙø ¢�-'¾*H¦›uqgaW�\¨d¼ê±•3Y56Àé8ÃfÞÓÝ¿Ëž÷ËÑwžÝÜ ‡.Gáº!$!$Šª¥ä’"-DY~]�ëÜ—º«Á,Wª8þ–¿v䪼¡L­v„,Ý‘(]6ÍÝ©+æšmÊCš‡Z=÷RlWA²a$
Ü�:{òÉzWymØ5Ì¡¤ðÛÕÛnu$‹U´2[X2ŽR)ZDL�í¢¨�ÕšvžÍÍ{ãp9)Õs
 ¨aK[JQè‚b&ÄP’y%f³’ad€�°-õ…±H–Ê›±t)GÉ;4„1
ønÂzdÿ?ª»>tFÃÚwË*Sx˜ *^“DEM4ÉyžÛ~w'ìÔ!¦ºÌìDr({^‡ÍÌÈcŠþœèAÌÐçgÓ§æ‹Ô¡DŠ¹PgÉÀÓdã&ßýN^ctNùc“·½’CÙÀ¨¾N'Ãêï>¦b=—­1ü�eQ	Î�×5Ð8TUP
”êª:†zªìW[•ÎPr2ª«Ãk—c­Nêî³› ŽöU¥Ukâ6S4ë O4¼˜'J¢:p/yNÝÇ|/çüŸ@É­ÕzYð,	ŽDÑ×EÞÍX8‹œÍõïr4®1½JTQ›H㪊|�´ÁO\½ÜÁÝ
îB›rP±Å^ÆÈrœQM*v\®Þ÷=´‚ÏL­¢ýfÒ\¼Cð¾µÊô÷rbJ÷žÜÁ'Kâ»áÊ:NŒ`Ë»úŽ]gÉÖ2!åøðª<›ŸVGÜ:I	5>5ê½,kit–êãsÚøŽ–²‡T©úLÊwãd£›¦ö{¸™ï‹âþu!ŽÍ¢jì„�¹,��Ð
ŸNX¸?¹Út
¦w8·òæ|­3&Ug9ñÝFöe¨ËMm¬ãº„œYÆ©[§ cĵJ]˜?Ž	­{=Û;ß™àc8€jÿs»¢IÑÒÙ‡p‰ƒÔŽÝMA{Oø!–=u뢆Y*ª¿
\sÿeúä“>“MxîÎT9çÇ�·Bˆ/¤®ë‹b¦7Z™1lñËï¶QÞHÒ^gYaÞ(
D͇lør±­/kÈqµ¢¨AÓ“àS¡Àë¢MCqŠŽ=>âà.LÂ¥Cžzû´ï3±kpÉï†Êÿ¶ˆTxÃ_í,SÑ0ˆ�{)C‹ÎFÐÛm0É)H8jŠ¶Å�–F›ÞÿÚ<Τ†ÈfîíÀƒ¢÷ŽŒZ£´\´'ò•Ž"‡Ì…î߯UKkò¿Öµ*—97ªþG>Zó>2BfHl+>¿‡® h`Ô^�‹Ü}örZÈ÷ôç‹çèaª
±õc³pÖÙLž/stÊÆ3œÙÊß>¿D(º4Ì rE®ùÇD¡ aúo©�l
“ÄŽï…Zü~ϬAKP6
ˆ£ Ž9úün±(ÍEEÌ~‘»­ô¡sרcé�*Ûl¬þþ}Ç$!…ŠçòšòåÑL¶
/+jЯ§A=kÛå§Mõ†hŸ½9
H=J@æeŽ'2×%‹Å@Fhq
¥P)‡0’’B1!I
-ekG fîüL~8*�‚x àqÆ—ßwž`˜šGp’ÿÙCŸ©šJ€vHm•
2j LU¨rœ!Kû�ì„1¾i;y<$i£¸ÀÞ~q†a†a‡Ÿž$ëtÿY™,Äzܹ´ª¾â¯UQJ‘ýð8§HkAìÈ àýGºÚïð£ºo™dÕÊLŸ­ÖÝ¡z¼.sÎ?>›×Uo¶Îâ„Ý*¹„£	º"±Àm’

£~G‘ÉößÓû¤ïÇ	#ÉM刘°Áè¦1¶6Š±QU¢
ÈúGÈ$kæH–Siã÷}ÿ}øüç·ÀDæ»»„¦Àø—M©X¶2VÏ|Iª}ÃÐèOܒ夨4µü±Ët`å|4J’¿Ù³›Zúßž¿V2þÛ1m$VL{9ZÞ�ìŸ�÷&1€²Ú<©_ðÇãHåzQ꺦ܰ’^Ù»H¤‘ÈñTK_AÜs'[xס]
 TXöQ­ƒ3sÁ{N-¸ú鼬½>�¦ü‚ÃÁèˆ?K'NÚL¹ ÂƒÞ”ŠTŠ©Ǫ̀�%/JÇe“å!´ÅÆ̵Jøª�ô#íØÆÙXÔI„-[a%Ï%Ùt¬åÈÙê�ù%¯ºþ¦’«ºb5Ûx·T¦…z}F¦ñMMFa`ýVµòÏsÒÃBir1³R0ýQj-ª¨¢x²1ÇG[¡‰jÛïö[õ
ièÇW^ýǸbè)RL³ð f©¹ðí²¸x®™wé)—^Y0My¿†ñ&ŸÎAÛ„¦'
.ûªŽµ36¯Í›ÎßšÎó`±�ÇÍM[;Š’mŒÍèÁÁÙ„@pa¡C1˜˜pŒ!¹ÚH„Àa3:Ewzžïµ°ó7»½WžqüƒŸmqº¾í»Î×h:1Š6wŽÜqÃgkdÁI[rw+�;:9Ï\ü9æq•Ã˜èÙÛUÆ�o5íUŸÔýÖ}y&ù[óÇœ0ºÈp¥û-z­ã�"›~\˜¿
Ë›�*稡9ÒŽïÔS7wömèjóé´ Æ\˜¸�WèïÎ5FÝ£2؈ÔÂé;(w”ß8
t‰ÍŽA]{¹*‹dî÷
Î3
Ä1Ml–
EÖ`Ɔ|·›ÖùÞÔñŒ©Ê˾¦Øå½1Ô�’°ù=Óa{ÄI†›�RõC¶vü¢
a�ÀfÚÖËØÈbòîñ‰¬»Ÿ›Õ 6nÍk«Wh/ÛIæ–ýµ³�@¸6ŽIÕsM&:½séÚ}ÖŽºçÍu qã†ÜÙŸ:šY<aŒ/^Ú·út£úëg.äç‰ãLõ±¤w?AÎæWåkUË^Žr¬Üè*MMù
üï×jÁ_+νtD¢ø±-æ­s�r•+ðf²É¹É£eò&(¢‘j9ÎT¥v½äÈ@ ÌôY÷‹OÚ4¦`bu6üg÷™™ïÛæ³Ga„<Y× Ù²kˆWbMh×¹˜‚ãâEÙUÏ}ÉG·Ÿ›ÿ7¥#õÓY™bsV*1L,tUqŒ*Hõ'ç ”.™OYBÛèµ_WÇøýž;ŒÙöçý”fþ˜h긥îŸi-|ß93‚fÙ¦ûê1_—0”%·8²4ï•ëëü/À±—|'FT"}õýý®“7—6vÕ«ªïsM\E¯~fCÑÿ[:‡mz¨"<Žx©9¸÷ièíCÏoÉ~s‚äX}î<5‘UÎ#ú�×eàï†ÝŒ:f+ísjqåz¦èúº£>ã¹™åx°ßUÏjô™Œº©Q˜çàñÏ€>zÅ=——�Ÿã^…†f[?3ìÒó®&<òbíßÁr¢«Úéõãrg“‰Ñ¥iÓf‰=ÒÂ;¦‚~nˆ<òèöÆL%´ß”›¢�n?afÑùÿûï¹Û‘5EõÍ”¹]Š $b”ï§Ä4J
ûÚA’P5Éú4Æ&…)®kRIüNq‘¡”îVÇbM&Š&ÞÄrTò}8îB¶§cYC¬Ô›D’œét—:µÔ%™çK�$ÊdƒÅŠ¡6·aj¾‘gGÂÓþÌz˜²Yi©Û;GáéðþbF¼•ìA•"9€ÛEE(ÒM
àoöñ­‚C؈�c‘¦øŽ§›"4ÕˆŠ€½<ºé­L· �ó‚ÙŸ
á)ØD׿¾ÕݽçѲ·îÚ’âø–íÁ'××w¤†Ôª–'\tE¸ñB‹Q’qygK\™ËŠ
<©³P[t~›«Ø¾Õ§ÐÚ-Õ­ñ¹Žã‚dü�÷a^¢ªˆ‡’‡’!0˜7“¡z¿ÇÀò@Ïë]ô
Ù`FÚ€Áª;v�¨�Ž–%R@¢‚²ni¹…T
Â�Ù±_ɶº‡éâ‹ðŽß	ëàüâÍDÖÁÍ7°°õAêõÂÁ#º.GœÄ"Sø¬ûÑëÞ>ó¾¯Ô⨿
À&\+‡g9Ž'øìÅ:bÌTG�JwæÖ¼ÍgÙé¦Áúž;*z=rêOéz‡dÊÙ0(ó™ñGhžœyÂ�¾Wܱæ{bþÿ;“¤9Áð“Ó¯jÚ®Wu¼b-§ß†"ÔÃ�Z‰`€íÜ\¬ÌöE Šu(�*-ú.í‘yxPG]P×�:TÕžŒ�Ëž4ò,
[_òü;h�Û~—a¢¨;¤ÀK�Ú5¾‰¢MçØ¡!<èDCe”•óÙå¾8¢"lç5<°Y§91<îü]óú](z!¿:‚
tî{Mnkî
¾:xz-µ4|*’HŒ$¿¢ŸOâ/Aˆ$SD‡Q�M
XÓ‰
šg%Büø²Á‚qOªÆ†�¿GeÚ}½qTQTQQMEQ�?.yùvwx¾Í^�N­Tû¨J…ƒæ”…|Ô²[µËKä승™Ï·~:ø!‡mæï¹?|PÉMP7�†j�Œþ'¶ñïåÌP³qFÇþ¼Æâ
ˆ�¾¸»ÏïÌoƒ81×1žJýCñ|óûŒšHß¿‰�²s!KÌ\¡_U« &ÚX$•å¥¿…ú‡®4Þêì´f³8³Šéâ~Ñ9Õ¹kø¿£“•ßß_oƒÆ;?o~•S1Æ”¼IÒ™ß>F¶E«ƒè%•–,¢²ýûÑÙÜÕQ5£lâui…Œ‚åŽì`/¡7�d¯ªëõr.uÔT:û£?m†h=™6ìŠ:î›ÐÔ¸$èÒùEv#¢à—`µ	W%pwÕ7h!‡ÙWì(@ìÉòXaHu‰:â1rÚ=¤ß½ÜjŽþ\èãìË|µ†Ò&S¹¯²\ö-½Û
:‰Ç
Õ¼+?ÿ¿fèV¤M³Î—èÃaž8Çž{‰¨H¯Àheß!˜-
ÍOà_’’³	ñ”¸ã'~SºTÔ¼ÅH%�/îO•Ð£M´‹RåL¦Õ""EœÃæ
¢1“·¼£“R#Õ9nM—_ŒóÌ…r᥼—H°‡Ægó§ŽF‡wê“q×|Iû¿@º„
”Ký߯µè|¼HYvXèÜ•íW§f“S/P’@l\Ý/Ùž‡£ÚnÑäl+¬öð’jm7êºbeêß}!¿ëÞCË�Šr=b6¤c;6CöÉsÿ?rÝëú„õ!ä.CÔÑBP”Òw‘�B4!DT!

C@Á#D��BUyC„ACDÅ~x}’¨Q‰K»
JÌ­DBD	4U]Æ–H‚�Ñ´áÅy
PLL4!Îb()=º
F€Í¥¡(õèJ“ˆ™)Vˆ‚šH(!"*d
bu§Ð~npÌ…­�i	‚˜†ˆƒæ–¢,�­Ì¤¤Ñô5ꆉ6š¯ˆügõD‡#^Ÿ~rô™ÝyËD±܇©;Ò,�‰�’Hë‰Þøžö‡uÚ3�¿{çž»3º:MìGmÛ÷ù¥;j‚„刧îîäðå?‰œÌ”^1ÊÄ ~@¤®“õHÿý'·!í?! CíìzuDÍÕ¯…	D"~ɱý½¼ð/¬Ü¢2}òðò§ô¨«èƒ!EUWϹ¹E>É
ˆ¡^ˆ´æ
l_cʘ`™±ˆq>£å}�Ó×g‚kçñ;ÆÀ‡Ã;–õ@X;€KЇg¯
3rØÁ\¼mò
?Äxß	hЄ†þ€'Jl÷aü¯ÖA2õ}¿Þ'«õÏß»å±éÈß:äcó%5™ìÉôÃ?÷d!ÿ¬)d@ Cç?ÊÊŠ›{öoqù‡ž{É8b÷}Æ!‡ÉÉS’·úYS	0ƒ)£`>! �
€Tý?›Íô`œ{³¥ˆ�–ôÑ?LWOG²ÇÍ©øz­üyà
ßÅJ÷vs	BOÿ.%k�lGÓÓû}yûsæ8žƒÒŸ<ÑQD”Ä@³FþŸT_«ö}Ïûeƒ_Ü¡ã’ŒyYÿŸìy£J^^(Š+³1¿ïÂ
äO³Jçßy…”¤ô;�ùÿéÍ«wø+w¦*�®ô®´iÿ)%Å@A�^)s³//f�~‚ãDC‚|:þP®Ã¿úÖï[‰“{\*Ò?ñÿwª}mÅ€‰û‘ÉÀö^ãÊT.E‡•Xˆ¾´ŸÙ¼hÎ5?§gÄ4êø¡ßpî©[eA£2ßSuÌF‘Ëï~æ	¦Æ‡'õÏŠÿ¿ÄÉá;¦p>ܤ÷�¿oN‡H“dÒvùWÙŽ°‡tBd€=£ÑH†�2Èa…Ç]³Ò.Æ
¡At A�ac×\0Ç.±ËŽHxéOé@ ÈŸ_S@ööôßÝ…:ãÝ»Øéþ�éƒá‘��ð°ˆ!*)j¡({ì B†dWüù�؆ÅÑz�Û8žƒ˜ä²`
è°öìÐG�½ç|åÞG5¨pî‡Nn”yûœnS¿šÑã/IÔ²<�ÃW¢É˜‚{èÛ§£ÙÑáHJ%±z4`IÆàg1yè0ržU†H’i:[
$©‰÷3ñ§Rl?Æ4Ÿ®2HÑc«ö!AD´ºw!z/‹TŠ˜~óúM?÷þìƒ1ÌŠ£@´€ƒñbEHˆƒE?ÚO!`–á‚t`¥!\+“3A’"“34Jœ´±)M0ªéP¡ÑM(g4R¦Ú¨-¤B•ˆ+F‚’€…‘ˆ"„bØ6¬;aÛ.ØvÆØvÆJFdÄ’H¡„•"LJ`0V¦»’¯Îv¿ß±º‚Þ8˜``Ò2DŠP(zÓ^�CèÿÇÎÂxúG”©{Cªˆ%Ц hJ¢ÈBi¤#ÅGLw�ï€s¼Og¿�^iî7?Ý`,$’’²n1r
=‘NŒ‹AçííßCƒ¡}§9úrR«Y0Q‚kw	þº6bLÑs$!8¸z|a'¬ÙÑ·ˆëüSýƒWÌ }(á
ÿ£î¿íîGîÿ§:÷ñŠÔðÆ‘ûàsr@þô*0VOPЂ]ÛÚaæf¨2—”Õ=¥4¦¥vÂ’cîNP›�èA;ñÎ(ˆhÚ3Gφò9÷Ü`àâv
s/XCÑù­ÆYX€öÆ™g°~W˜{yÇŠc+æÈËU@ÿ”Œ,(J„K2„"¤4È´(AL@ÌûØÁ,ì9$aAùþÜ9*Ò
{p ¡˜?2l“íéÝWƒû¥E
ÓgŸ”DLA?Btˆ} Qþ}iÆÕ•ÇÝd`”"&:lÇ	ÉQEQGLL´†ú˜êÂÀ�ãþÞ
„“Â0d‚ø•_LÉq
w'"™“Æ(ƒxB`PAÌ�Ò°LÀRI#±’WüÉL/SøÿsEù¬FbGèý‡û¼Où~(þc OôúUUzÓŸÏð“X"…Cq
èßâòËn£4Šó¯×X‡éø‰úÄàÇþ2I$’Iúꤓòé»ö§÷/ê…~ÏÝÑžÿÍÃýa±ÿÕÙ÷Ù³f_Îø¹ü»?ö½3FH?þœ@(ˆÚpÿ/wý.?Lÿ±óžÎßW³ÙæÑóu'ãb(F¹ úJPù_gåe6¢ª³·ùî34büjg©€V
úDFû”JÉõË�qíE.qXþøÖôÿ<�Ýóἕx²4ˆP›â’"³÷ó\Åÿàx°mŒï;_Ýü
r™øÒù´ö€Ö|ÿ>ïcudž=M@ôÅÃP,/ߘgü„"Ûõ"XSûé+cI” Gþ“ý¤ Úêypó§“tlE`×àNƒFù‚ö%=ÚZŽÙƒëhI¥Ÿ¶®{
12…uÿnð`Æãq�€Àm*ÿØÎêœþ\ô9Þ`+R€	ÿ
aHzºP€zÿ8‚Ó¡ðž-tCóFÒÐÏDàHF@4ŸÎXÚ_xi'뢉Ћ±‹ÜÈ©1b3‹ú€<¼�G¬ÜCIî&&	y�}ªï‡ûó×@ân‡
1(¶?·¤rQ“ÎÒ"—FÅ7ÂزRÑ6
…n¼…Mýï–y[£8+hã‚ãŸzõE¾”Ø3çÕ9saƒíñ³ä£UÄø€w”Yù¸<¹0LZ DçÓ> PÀ¡6éû/svŠ…O«âµ¡˜°Nð¡
±¸iQfÔ#®&u4Dsª%H1­€R¸ÈßÕ¸TÓ­³QDàÇ2â€Ý'ñþKã{/ãwæú?-Ô‰ŠˆyŸAù¼Çªï9ìDs"ä»õᯩ,Y/ΨÛ/Õºžàô=0c2Ž™‹ìé¿7ÓÜwÀÄ ÄÔ@PÄ�ˆ7°\/ÚÈ×áî‰?™úŸ®É%nÌËgÞ·Oý¬��_Å$áz;%g›Ñ’�€<êîøÔ‚°ep Æ%½*�V)ÿØaŽ:b†èR‚ÎœߤŸ«¶‹II1û#¼îMBïŸÒgȼÄde@^&î<¿Ýþºÿ�̓¡)LÁ?š‡¬Ä3ñ}]Ƹ}+LLLLLÐÄ„I„*A.Ra6»ßó{�µj©š±>"R%Áwd¥B>#ÎÞ-ŸD'š¤!'Z-,>jYÜúg/£œð4Í ð„j¾$VŠˆr‡Í9CãÖõd5aƒõòŽKojƒämŸÅÄ:0�¾Ã^W¨+>ƒ»Ÿ M½æ™ñaHa5
¬ÿ�É´©	Vµ¢ªªâj}÷ÌÐl k‰0PÌXPïÅ̈·V :I� óÑ_:oYH7=ù»´4æ’„4†BD¸œ(t
$KM~Æ4¯ˆÌü÷µ5­‚͉™ó.i=tù«%	ëåæfþj¼¾8‹ˆÑ^Ÿ_œ~ðô‰SöÉÂEãÅ>hîöûo™Ýör0¹eb@v’h“‘˜ Dþûð#ïÒFä
Ú
fæ…?>½­Ù=P+óB„™wÏ¥‹¡Â‘é+––±'϶ÎÇv}ׯ‘*^x–ÒÅ4„�›ûþŠüdµ6»€O\*/ßáb›¾*é]¶íîÈ%àû6÷pÿ¿Qe¿+MhÊvNTbð`¤cØ¢FÌÞ/M«�´Úw–¶kôó sèŸÍB)Õ�ïC®p¦ÅW¸ƒÉöÿ{‚‚RvQ†1>ISÁ?2
Ûè™i©ÚÓÒ2xzY-RJ¿X­4¤±ÉÐæ^óØ\;«¯ÔHÄÌýf±å¡‹#*'þ�ìšÌ›Ó±ƒ)r`0öCˆfMƒ0±¥�b
o!²nã(οӫ!…íu'õÜÎ[w„Ø¿óG=S+§«ë1N›Òu†�)üMž îŠA h(š
#L/œ<ê¯ã4ðé0û�=f®
Ø„<ö,|<=c 1þÜÉúB·9•È‰»u„øŒš` idAPÜŸ»B‚ò½ãõ©Ú7Ežt¸N9UEQU\‡˜�ŽâG¶H£cÇ^–àùàÀìÂÜ|üµÒ~SÏD_vÈq’#í…OÍ馯ï-ñ}ü´ºýþÈ¡Þ
=_};Í@+™Âø©VIX�¨=|bs`�ºVò	ã�lFN–¤´W:ÛÞ1ä�Þcéø®ù÷pÒ�{2·÷TŠù ¼ˆ&óÅ”yñRAÐ<N9’K_R{Hy»¤Üz¬"˜²¬býÞdÇD�ú%i%Nˆ4Aó}1ùt¬~OSï+“`íÓogoöVü^¨œ0$íÂBÔ( „žxÈ?OÈ»é±ëÂùäë¿­ô÷ÎV2}øµ›>ß¿WC„ÏWëãAgªWYŠR
['¤Â�{Ú_7ó~cóøÏË!Ôõ²ëÎ6ýG³#ûȽäð/P§¸ÝW—$'Çùimí?¿?ä9ËOÀENŒ£%’æS.�"¦¤¨ÌqDL~�°�£—=Ó‡œ�å~ƒ ,Õ„ÿã»K³ú}
®(f sEãŽ"›éœ
žbø(úÏ6Nm÷™E¢
z_fIa]SÕ	Ñ22ôD°TþÒ($¥‡•ÿ‘í$…ÊÆ7»Ðó RƒºùË!¹üda)¸ô¤ø [u}sÔ›°3³ñïá€ðÀ|ÇÈ_ê.pý¾2ŒÕUHD¢~üO’NPmíÇ—côz'|oÉL¼ÕPɇ)oIóðº
ÝAomÂA¹	Ú{Q°yÁñ�ódnÜô:?jƒ‚¥ü/äÄ¿B*8’I#Œ’Iò£ò‘Ý;V-W“øðZÊŒ�F¥N—·uz
Ü¡Ì¢!´PgŒÌ*œÁó¿ÛÅGgü
ƒô/QàÊ’J¢ªšUUw*œ²Ú|ü7°3FºU	«t¢0õí�·æ¯íI±û¼~Ž,¿’3xªrò<‡d8¶èèz ÅÜ4F3QAŒü·Ÿf.¾ßøðyÿ¨ë=û�œ»^`bÝ$‘îþ
kÉ©øÈŽ­j�üám:8/À]¼q¡gqmýsLL8xu¡g~C�›ô²ß莽Lé(=ÝHxbö,"sD¶Nª”ÍUGs‹N6×Épó7-Ý	ŽS­ùòôw›�·å7_€óŒŒ‰'Jn7ƒEBŸäì—*…áÄ›¤!Þu3-j
ý]ðÈ
(Á�\êĈiÛé¸)Î	"Ö.0N§W"àQD‘�“Õ̽Ƈ"”jÇ{‡º³L
kF§WMÒ”ŸJ0õ°’åC5øا†d¥¾Z.éت�½K`1ôLò¼	‚ý(ù.‡ç¼õž×ñ
|>Ø›ØýØO;²2›!} À0w’�'¤bb)uÍŠ;	AÂÉC@¢|ÔÛHÀñ
Ê -ǸÐV¢oÙ9…b ð°|Ó¢1”Ï^T�ÛoÛÛ £Z‰w3ð3˜„ձ輀ĵz_0l<Žr‡šÄÎσï9Ñtò¡š?q'ë>RŠ!F§†vý]'0$¶l
r¾{ú·yÎ�GGF®K"@„ˆFAàv³ÈÿÒ�îÛѸ¢?¥2Û"ø“̱}QNmÖ—Õ´™k¯²ª®â÷½UZñ&I�J#™¸fÈ
ÁTÚª¿ùT §5Qð›‡I
]}¬›ø¢rQ„"Dï…õØ‘÷ˆÀXQà>ò$J<ÝËÛÑ$4½-Ðç›Ú�äü^[�7*{7ƒTüèâS²¾$~èì˜//òJ~pŸ
þ2É>9ã™B•UŸ~ˆÉ#¤e=êyûßMç2ôZ�&Ôd¥5¡«@ :è±ßð˜žÜˆ€_èÜx¾½°%wAð!F­&ŸØJ¤Sjž>¥­,}';¥åß½„õñ_ÈÏw"¦ÀÔfRt£z×wèPqð;@?Å„¡�¯ö*/Á�Ûå¥å&_¯ø¶·–Úÿ24"Á4}Åñ«kTôrO¸òÑw›†?šõ-€½As{ú…›Ÿm0Aðì÷—ÊJÓüFA8úû:F£é×IÕ6ÑJí²Ë»›H¥e1ó~Þ:uùZQmÔýëŸ.è¬�–Úé�ûH6×@R�Ñá{è7Ƹ	‚š‚c!VÁU¹
 üKû8°¯_ýöô*f¢bd[£BꟺoÓU‡¡6m1Ÿ,£-ØÝšf›BýÛëÓÐwÉ6nÜmŸDÿ¹ø5½ÆËïÛÏ¡—Pr‰3¶òåÒñ“§°�ö”OfÑB¡F4çát®‘%;ÙŒK£Ã¯WÂ\@…|h<6\ø«õmV¬(9âá–’ÊAgÏÒßÕó[ÀD§=ª¡ÃëM‹¿R<:v£‰=Æ%lºŸõoÑÛQAZ/Ãt)»ýØíC^#¸}!ð8©ë*O
v;k�vÀ|û3Ö}‘ž|³4r§qv³��¢'|àɳª0/ø8¿ òõoù¾!³Qj®
W*»uînÒ9dÛ}}î¥w±Ñmy¾¸|þ‰QÇ¢øŠ¡&"½kÓÓSŠ2·±üúÏé´…¤w«Ä˜Ç±HBŠü,´Q=q÷KR-¿l�ß—<úÿm2Szú…û·½y>
xTDqÓÚzÏ3"µ\ÍãqæÒæõdä?îú öÆøzkÒ,y¿�ci:xn²Û-‘Ð@xŽ+·æô}¶vñ讶,d4þº”FùØ/ÁJ>fœ}=NæZŠpèX£úxd|]4²G8WY®Õý–·«=Kè&okpß¡/O©ëoã¦ÜœE’Uÿ4ïÍ3±Ú¸Óÿ?t¸ŽzÈ`ž2'm·ê@ß
M/qÞßé]±²Øæ´Ațº®#´uëãë^šÚíß$ž}œ£ãË—+Ò8—'®<.íŽç’™<ܪO�m»4|m#ˆYq÷ÃB�È=üT?ŸíÌ6}�û“l�sG+2%J«… ƒóõª/�ŠîàÝNŽÈö¾|{aêeû1íâ×�F“ÊŸ?‡è4»Rr—uŽ8ÝÐ+à­YÍ0Íìsò;­œMY(W>9߃ë<[�-(ÿ—ùêºñE5§Í¡I|¡Z=EÔ")æ|‘»·¯©xx¢¾êÑ@½Ð=�¡9Kí©N úJý59÷¤ÕA4%ü�&Í—36Í[u‡0WkLñJ™““ÐmÓå–˜xåñô}%Ï12?W¹ÈRO�T´>îPΟíaÓEë×O¹;щLÞv�n;6\´hî�ëljÇ{,L^#”gð
69=°€äè.$£ŽD*²L	œOh$"½™—s’©+ÈŠùµ”ô!ûLA«üÓõ,§“)ÿ3˜`÷o¬4Ãõ†½.óŸu}>2Õ	+y~�G¯ñúŽ£i1oŽï¿:²ñ¢¦ÑòV-XzÖîáC ë�B¼œ(�9ìVtü|³‘Ž„¯+É:˜a ŽÁŠ)�èÜJTï5 XÎ9Çf­*©±pËP¯Â&—¤Qfú&îm©u,õpa¿
Z!«à$³

ªMêM¸¶z`$QåÏðt<|š`•~oÁ+X¦À·Úi`zÅku•âÿ3צÚ4}ðxÆaM!3Ï}*Ý¡Û„¯LFùŠ9×µ4SŽÀ›j÷¯>ª‰Y¢Î|Šµ–—†HëßWŒ
H!J÷І/Œ¢0Ê­Bjcyÿª
À\Ô­Q5òXA»¸¢J9É` ¡­‚‰·6šj% ¡‘T�^xPQl©ÿy#7„ï'…)Ct]¬°)—1B{®.5=+Ð,þî}<^DÌ.ÉÎr‹æšzøi¶œ6Rã. ´»!‚Â÷>¬9ù¶¿ßÓÔ]¢Ÿe}&–½F+ŽÌ™�l¡ùÇ
¯3ÒäFRÅžÏÍó\Å–w¶ÇÇx¨ˆIÍ™49)ÑèïÔ÷©�u¶SÙj+¿Dôì“™)2¾œ²ó]×âvóàb´Ý5g:„tE+q(Œ+k•/u”§•þùh®‰–š´:Ã-&Œ¡èTvm%Z§}Š'xæ„#âûQÍÉ~îZbˆU…g²C½žpÑ}|^½›½¸�!’_QŽðGRôƒ9£v[ËRÀÂx¡Èœ·Ž©pvK±ŠÈ¢0WΈg²™öʼnº–¹_UµCQ£g%×¢�+?MqšÁ×1&—1{rB·Ú°Ëö¡e¬�ì_á
Q®£pô¦ü [ϺšVžM‡¯�Æ:.ÁïvÊŸÕ‘Æ^I»7+J‰t‰"Ož;[ߟwžjf{r‚w›ºSIú
¡\
pIÌ ³¿´9�w@9ú(šÎ#éNfc”;íûõRA±$ŽZœûÑ>JñÐ{&ÇsúÇ!?9˜QÙ·ž¡!ŒžãvÛÄ¢å»ÕkaB¢š°y¼ã6ë}i^iOÖ
¬Šªƒ>û¨mÖœËÅW:q¾¸–eFËééès£C²ZfÛxÏ·1?Kq7ÃÓ
u•î/Êûº/ ÙŸ/yT`T­®a¢Û⯾jº½Ñç
"ø�¦&³�¾]yp2*«“Ò_æ6ø÷'&„ål5§e:!£KŸ•¥kvØò¹õ?n”ÂÍ&JÝ”¥Qõ@)
=sæÛR~;÷ö9ô˜P‰[ýûý0·o©:€¥¿5|Ô„J´7n]@�gØ8#ë$ñdBgmæ3¾w[€°Ì¶‘WôÀ>ηí¿S„$Ð9—_
\Üþž5ꬒÐéu]™tyJ뮎£ˆ¶<ò¤'Ã9WÔ¶¾ŠoæÕXhDô×CcÑ<4µ•7mA…-êTL¢—’qZ<2DñœUÓÖœóN5ƵHí­Ô>úñÃn.�“¬¼T]Ä°~wÙ¨÷YðVo
ß~¡Ž
€fgYû?^¥·d¯2ÕJKpÊÿœº>%\,5œ|Üö›ï–$cIy‡jgk¹²¤áqj”FháK–pßòó	¦†8ßfúêR™œ˜òMí߯
øi®šÕ[��øÆãç¢SN¨¥kH½ÏÄÒˆbC…oÙtÞο§l…�N£·>>,1ǶT-é¡ps²ØýqM?IÖ÷èeVÇ=Žï�šê/è“9•k/rkÏX—ÒW�÷æxõ·õÚ
Œ~Ü^P`R»ÔêsOƒÈýqÖsí�{6rBHI$ù»°;kí¨¼õB>nŸXÙ�äjÆ;lÑo&åj{W’tÊe^Eñ§9H¾§®pS`ø,EŒtš*ó¯‡�Aaq$³‘xC	ÔScÌäÆNTÆc’P1*è�"ÎÚ$¼¯~D¿}ÛK‰RrçK•[%É–*ý|˜(¡{t:�
K�E7–\妬AÝ’oÍa#£iR·¾ÐØ”¾8}Ÿ_žB’^äçüŽ|zÏ´œð•?´2ä.S]~¥Ž.¯aЗuòîùãdEÑeȉ"±Ý±©s‘¬‘4I²0±½Ì¨#Õ†Ï6fzCú5îeU¡TPì{"Õ‰Wá-<ìh¢ó›º‡cËÕ;s¿�WMÚ商bŠ(¤ã˃­|·Åžº#¯"Þ8—tÙ¯š�yáS´ç«ƒ3O]”
Í‘j—ÖªN.óÅÏÂG¾‘Çá³æÙˆ©Jq§œà�™ßÉÄk�]ËKø‹ò‡JYH¬‘g³z¤¨¿ºOÛÈ©•>ÈòâE8t>‘tvùéë«f+‘˜æB6;HØþ±Æð°¯Ú�«#õ&f½ûaº[ËÓnpMnhf‹�˜Ùƒ‹Mä‘26äâÂ^–¼dM©š?'õ¯Åüiý
½úþ““ïü¿7M¦°î/Q¨*P<“ôg,ôum1Tn÷�Ê£6itOÒo+¢u#Ÿ*ŸbåbAœµBL¢ÄÆ€Šÿ¹®nrn}W»iPqŸzŠ*(¢z`JJH„ˆB�""˜ˆbR&Rñþ\òT
Ö·h?ð�Ò©L©5
M!@P°BR2¤‰)4²Q7þgþßÿŸß¯þwüÍüñâ�BÌ+1/âÁšÿσIA5Ë1)H!–!(Të0À†Ž¸À�õNö$à2CK2r;r†�¡ ¢Y)¢$$$¨– &½*Ù%�®X†’bHDb"*b‰‘ˆ’†UƒH: >VY¤X¨Xš¤º®s	4K!TvLìâ’ ]%:(vÁBS
±%$IÐÈσQ-%s""†	ZJ*ŠZZB™ªB˜&‚iµ¦Z
‚4ˆ
$b† ¤(˜¢BM³ÈDD&Ɖ¥˜(ªF”¥‚†X"€&˜Š¨�€tš(µ‰ØÂÄÔ!ÿ—œxÒûÆšJ"¢†RIZåLÑ*S0
Dµ]ɤ…©"Ê‹â“I„Hò$ˆ ¨‚f*)(¢òÑ�3Yp€—×	І%‚š&"d""{
fšR˜J>	ÐÁ0¼“#R²CTéq
°ê€™V‚JBJ‰úç×É'ƒ+¢$Š 
*&f&H&€¢I|ö@R
Ü\’=F&Œ‘|mA,BLTDlêkü[„{;ºøç„b¨"¶�±Q)ZÊŒDÛI1PÏø×ß÷h>¢'ø0
Ê
˜”º„h™—
²”@Ê�ᙨÿäôô�î
‘ÿÃå’ÂÌ{	„	dáJ
øÓ>b¨;aþ务݈‡ÐeJmá`ú„.qÞzDäJ!~Xµ@AU{Œ’¨¥PÍ*§à‡«ë,
HG(
à)"›ÍKÜãŽÄ	1‚ði>P*?Ô�6Çöù?哾ØKm¶kZÍq:ˆ
¤ZN˜õÀ:?ÔJ'ýRºöÞʲÞJÅ/tŠÿÿa"
(ùùãÿdˆõIî$(iÖìU”ˆ”	óBêShó¨7@?Û"?ËgV{eC»–*RŽ[�ÖC´4—8ÁI$?ïƒÚ@ÅB‡’
õ»hþZ…Ò§ÚEõ ÿÎtÿÑyàÏœäÿ¸Qá
÷쎉ñ…î;pÛ£ÿl?ï„ÿÖ9_\ÿº9Ç<Å` @õJÖz öÑ\#ý°A¾”£ è@ì�ðM¾
øDÊ
íýÿÎ~£.€Ÿgô0Rˆ PgîµµWù²?pï/ÝŽÈxd¶.r	aÑj
S-FjÂCD¯÷°hõ
i:ŒÎ„~œrQà¹‘q�§Ð`†c`õ	€”¼FPJ:×®9Õ-šµ=ÃêÉ2ÐÐ0!Íôâ	>‘‘ýFGÈõ
’Hˆæ�9ƒ˜Õá�ÿ¸€öœÊò¬@1#
p+ž�Øz ð$"”T;»†Ûª€Ðr
Œ�kkTÖ:�ƒÎ
?�‘N
Ô’‡Ö4 	9˜aÿHôÀÃ*©Ö&̬ÀÀºik¾1TÐÅÐ1)PÝÎsŒ4<ÚÆ(tÏŠ{NÀp2pÀ	B·³Ú—µ!T­ÂPÌwK�,´-‚±5
ÐÒ«I#z€&ÀÀ@`?îOäX\ÆzÌH€b"Ý6™Ž±¹K Å9©É—‹N³Ââ(îJà
‚"²hÁóp§TSÊ0a÷>�žŒ§´úEDùHDU
h DT¤2‚ºjš
G«4�Å
 ­RŒ…P‚˜
Ð*â  ©JÌ*ä‡Hd©DÈiùOL���ÕWôÄJˆ`¸
,(½2=R=o–(†ÊB	A½�CTVjPŽ/ø~íL’ ´2(ÿ1ßèq
ü�”„T$”ÛêlèŽ�Û9xÊÞéßYÏía´Ä<€àVdÅÂ¥
ý9}Ìø HŸ�¥²¤Ò	xZI¯Äl÷‘ŠT†/EÛeØ êÝý£3�„3$!A�ÒxÊ`
/,DÞNu Ú19nÐ48ûv^\qF9^: 5ÿ‹þ,ÓzÞº¦þ#�ï™\!¥G{òölœ„¦Ä±¢gÄÉ)»�ƒ3Ù!ܶ
ØŽcŽÜ9ëQ�Ç8ŸõöêJôþ¾úûvêjètQlë‡RHÊD�ÓÏèÏò<Pù
‘�Ê‘h?oÈà_:CéA€wŸþ–—ýÿwdËŸNíQ¢	–^­.®�¤ñ÷ïôcvhvÁãtqµ¯`PéL€9fí
÷€ Ià©4�
PÐMKHR#B…"*…€OtŠy A¡û%_¨„â @”#K"3 C#åÀ£¥”Ja>¶sŽCURH�¼Å@Ô�£ž..²i‘H†€Ò dÐ*,B(±"|gÃËþ®£_Ög¦ïPò(+ÕUDU@SUUUUUUUP_V5MSUH~/þÅr‚ÁUUzº¸·9Î!½jp<Ͳi7û†ÿ1Äž.²H‹�¯ûp$ßJ_Ð3:xÇ�™]<ò�ç*Süè<�§®/æ¶ÖuŒ“&. É$Aû?(âAˆþ]1’ì[ÈŸà:РG÷-9¬öaR|ÓÿÅ9#e€k(`P)å9S¼˜>áëØ8‘ƒíz£)žmÜTQ!`9Md³!oõ§2x›Í ÉŠÓ}… žz¨WL)KS-2,¡o/Q­Ù
Ö‚˜•ù(‘l1Ó]/u÷55ŸÜDj+6UB Õµ‰éð˜Î�xk†³µÓ?åhª!Úì?¹••¾ÿ773ÑÑÝ“·nŸõ7•Ühi!$†It†
Ú«thµÒ÷üÙêVÌÑœ·¾	4oÚɪ0AÕvðo•�ö
�š.BÝ¥ˆÅY"9Ë×ûõö*Õ¦A‚¹Az½õ.Ëö*§HÉ®•Økßf·šy7ø�fµ·½æ&iÍ!ú¸e¨Èœ²u²p’q*eÕÑÂ�·žª5dYQqÌö"1êø­hsÚ^�†.";ƒÌžÃ·ë$z$¹]HŠ§xŠ¾bªÌȧáýüÝÿñ²ºh�qƒÞ涯q­=ëШe¬<Ã-½FÎíïæYϾ‚ƒఄ ø,!>�Ò
ZmQ8è9UO,*“]ƒv:»ûKM®ño@�?ŸÙ••.Vi7É&,”¨M­%/N¼{­w|-ص©:ut3UÑÑ9ÕM++¯W¦‰)âªë¸ÚÎøðq~׺×BÌ H@LJœhõÜÊ;:¥Ñ¥ŽL·ËÀô҂χB¢´�rCc|€÷ÃxøbP„$Žó�œ¹öû{LÇH	áò,è’¼…"¡P¤Šˆ†9ª¶?DCõ„{1&ƒÓ+¦dRŠG}O²uE0€R�º�
R*¾¨¢˜PòAÄJ�äƒÒòŸ ý¹Øì¦*ª<‘ÕD·˜~¼:ˆš¨hB•ˆi JQ•s¤¼w ºN9§Ûp±ß,a¦C1í!öÞ8ïcãÄç|^ýž>CÀÞ«…g`º–±Ø€Ú�¨dH£Ú(íP9x¯Ü¿ý¯ÜÏñ3n/%oJ¬F½/E½&‹šàa‚Þ`_‚ÎëÐÀ¿¼À¿ÀÀ¾
ƒ``_‚Ýzßu÷×u×[u×[h–¯[Pª,Á˜òwuPéuçæcˆˆÞwwwwwwwwwåŒçËZÂœ*뽑¨a®Þª["£>ÿÍ”UEE_�¸p#ÛÌä}ǬõüÛø?q;r–„} Œ*!}'mï̈л–P©£JHÉÑ\Ú@åÝoËßóäÁǦ`_âåuÒõw—wý�fím�&./•Ã+õzœnwlšuçƒ~ãïW%íCŠî_nYÇÜW�ª >\¼¡qÚÜœ2tw>|îWZ3fâafVcµ×!&[uäÃÝ¢!cÙ¦”I¾u R
TZè0ñ
Œ§‡ËŸurᡃ¤hë•9;¨;˜Ák‹‘Ç¡Dο'zà;
Ìq—”¦®ÎK±5Ót¾Àp84��@V+‹–×!ˆ	tŠg]ÆŠ&fY`æþíÚ„!BqY ™þ‰{–E§�
êôUŽ¿bÓUÝ{4.EØ"i„Aâ	À¤^$�"F¶ÑIŽ±ãÄĽè€×Xâí\
jª.7”×LÎ’
¼›‰yõÏÛb0çáE«µܳ ypï¬Í´4UT"‹
BŒd¯ès…7ƒH¥“ÁÎwåNÎ4k§“ï¾ñyùеòâd„!ÐIr§Z(NÐJžÿ—ß:)ƒsÔÉòå)ä¡—+…¹gtwVšHïíŽL¡Õ!°ªu¨º®"‘)A%b›Þ“$�"��w¤Ëïözª†B¨9ËLj7.<\™®î6½y6o
ä�vÿ}ƧVX‰i`Ä
M¨(áâ‘Q¤Ûgb‘G̉ Ì
)Sø•“DÈ`£<‘žƒÄ1¤šñò@³ÀWjbžˆÁ(PUºÉ=`ktŽÆ†5áäùàƒ]hò²±†úøó�ÑÛèy ÃûG�`¾DÙËkPG§9ƒŒÜž>Á�M‡šZ	©úx2!DÌl¢�CV�¹Æ§Ò>¬ˆ»ˆŒÓ8‰T‚‰»š;èY„ãeˆåäω†eÊd—À([/ƒÎðwÞöÎË^ÍI ,Éx&ËKE×ÑXóQ²‡®¡l6bnb�YÝ$ã(‘³‚&áP°�çDU¶ÑëöëNávv¢é,Êâ'9À§w§…„oN"üë8�v¶�›Êj\¤>@ðY‘øGñ¦šÖ ßõ]·'
‡oµ¼�®ÏP_AËꘂ/Xfvgêx®,À,�Õ@™™
³é^çØ1Ï\šìû¹¡0)ATs)zG•¢�Š®Ä¤ÝÖà‚ñEŽÍsk¥*ÐëBÛ`àFT
� 11Ã+E%©$€ayJ÷'Š€Wôh'…Ø<¸aÎçút·/¦Ó:y¸ø
˜0âÓQ‹X¨f¦°{0I
A+I£Šƒ†ô|î:¾ŸvâŠGÖˆ«{‘ZrpcYÆÆ�ŒúS:gº%Õøi6Ô.†à¶á´C&Sd!„”&‚‰ E,¢á¢>OQMÆPÎYÎåRÔÐ]ûà›K¶*ªÕe²LÊoM(úÇìrÔšÒÄžS5!:¢›:ÕUVå³;€ŠÔºÇlg	æÖê‚}=’ŒŸ¿o�Õ.HÖÖ›xN»ÔÇI ƒf€È’–¥%½8K‰	°˜6Þ
áTAxDDZ»»»žæUéÙx�θ­ÏÓb�}¿fjTݧm§ž4|ÇR}}Æ~u‘ß·¡ñßðÜ=TxøïO£1<¿])Ê!¬U¨…Ì1BwµF¸#äŠ=®Ö÷ˆ¤V¥#
ÔlC°žp’GYÈoâáµ¾«QhãÖnâåsÆèƒÜÞL‚’DDŠ®Ò��>¤uÛxÓ&<ä îºG™SÜAJâ……t}òÐöÜŠ¨Þ»6ÁxrNéò–…á¤9–i,hCz*@ÊRE~ˆ¡ÉþB�bÆÙ	»¥~ö`"¥®€”*

pçI(BeÀC’bÍ¢H⾜*dBi+
í’9ö“&–�lˆÐ§Ðm..8gÎW]÷±©èˆ`!j°¦“„9�ZŸ=!J=Sº-^îÑû’qe¸š›`"#aì^O—Зàª4 -ùøÔZϹW£�¼¢!�tÛAÏ{ÿ2ê_;†³78·Š½k\ó﯆àèßN.º]sÓéPËDYa%^œ87¢È†ÃÙöK#‡}Zy
 Œ!±È0ž„aHŸ¢ÊkË/BÜÌ¡#6ùZ<9zRIÔÒ¿G›`ueÐ…" "…N‰U­[ºr'´‘ÈnFñ¸ˆc"æª_�Ô^ã΀•ÊÑ´%)ÎWšàR¥±jt°…4‡^VÚ+ñ\,,“©6<¬!k8HŒ2*•1HáÏ©9S¬Ó2íµNâ­{(—Ͷè
)qæñÏññˆ©Kò�#Šã‚…Œ�0[ˆí•Dâ_êWcAl/øïýˆxûþyOD�­”3:±�‚RŒÊå&”¢�J¹
d¹"GAýañ>ðò?
/Ø
IÕģݟ#ÿ)Wý7Ú=€b"ú[Ù¯†�Ä	(
$x.ç[‹Û¢t?_Áuh2ÀÝíßÃ�‚ÉçUü!R¢Ñ£¢§ÄE$€TJ¯M“Θã5úzW…§9æv¬¯ðæ'¬þ�…Û'!n�à¯
€¤î`•ü€þ.}(С‹«sòŸX7ˆQ2$ ƒùßA0d£@˜£³1ˆ\¡UR)IªÕùÿÅ�Zþ”Éã"#þÈ~¯Óôáþó5¸Öb*ž2¥
Ò?,óÃÀ¨ëy‡˜l…¡
%¢C€`SHØzø×(Iìõˆ:"¢†‚ ^L0Øi!�e4
"…„" ì‡ýzßOÁE˜º~¹Âr«Ë…Ê8‹!�¾¸â~ oá:9 “ú€ÿ·¯Aß²r4ôBhU ! _Õì•ògã.Š*ŠZR¿þLd/<é@Nê ø ©âž¡ZDCü_Íæ’êQòŸ.iùôýZRj\Íl0 \‹¯tn)þ·uˆ¢˜a$H	f„–@$*H–Aª^,K-â.A4ªÓ7cý袋¿‹Ð¿_gË*R&6Ä6Õv ËR€ÑlÝÚ‰OÝ ‡ 4A/£XSÀ8äHù¦Ð¦Ñ4dkö¥ö	Ï#åC˜l	û÷Cu)ôIÚ„&ôwr¥L×…ûÇWôÎùs¾XóÐ_ahgüeÄ¡Dzvfó5¼x„¤Ol“ÉqMç57ˆO�
-!ItÀ~ë4HŸ€û´’NDª¡…�L�Á¡¨X	Ĺ© Fb}a��0Pm¼ÐO&Ú0{6DÔ
w@$¥±Ï95švj~šó¡Ü!Hgžýþ<ÓÑ$$$Þ­Vx>€Õ
\ÞŽ]]ýèÀž[¢Çsˆj©*„0…ºù-M’ý·ÿ1ÁÃqÌL€à+�` ƒ˜·<]r‘õ0b(	ZT–‚`ŒýtRf;“®ë8±�ÆMNÂÏq„îËÈóãÅíérJÀ1Êê
Üzh)˜q\jc¬H3@PÒô¦’’L„0¼�÷:%EDÁPKó\t_��MøíõSÚ>iu‚(s:µ­ž«é‚¥ñ]I$.¿‚ë…_·s¦Z/‰¹î¾Oã3r:¼%_Å^Ó'Ý1‡gN–9Oÿ¦gÕV–iɌ棙"¿W“þŸñØ
·}Üå"I_í+´#áÛhÌç+›¶Û~„„x‰zÃùùù{�¶IKn¾�_zù|9ö]èÏoìÃ…ã/†ß8ÖWžsZ¿#mÏ&“fyã_æÝ·mJ™má¤�œ:Pýâû~äÚãÐUÇ3Ôó¹Þ3qƒw�â[‡ìµ:ïÞœ;u×5çûSúyĥݹ8™¼£_]w:0]Œ_cb³}Vãl²¹
ÍLàÉt�ˆ³=
ÛL2¢èµ©`[ð¢nØ!Ô"8wBÖ‰h€Kz‹@š�©û,mÞbƾ
š.ûõR	q߶3Úë¶B[ˆ˜Ê÷j÷ÈyMT÷ù¾nÑUül«DéW}kY®ÝðºÙä¹Ýe}�jMO”(AÞ?l:¬áâÏQa~d/½;‰âsñÛp¯’h{3q˜e]-×ðܪªŠ©ÈXÁ¹PÛÒîÐV$õ ´ƒý~à=€?I
‡øJø’Šˆ§÷1;rPÔ
ýQ…¢qMB§û`üЦOí’‡ÒÉî¤î0‘Ì©‰t††‘zd?øK8‚ä€�é„ÿÖÉ
 @=„	*’a!DaˆR|r
ñžà6ô¯fÎ!ç9d‰}™8T8@P‚Áþy{ÎÁÒÅÂ6;P{ÃÞ«E1wgœ”
.þ3ê$9=�?Ù·3ªWŸòîÂé=žmë
cj8œžJŸk°…D'û$y5”òÿ«�“Œcj}ANƒ‹h‰äã”a
4¬#Çd7`Õ$ikT,²2Õcu‘ƒIÈÚ�<ʹD‘C‡¬/8Z4æjy ‚ƒE2S€Óh‹[Xø.qÈÓ¡�äQƒ`Ñ1Ø-‡¼Ât©ª£¥‰‰
R6ª"Ø1ÍžDmFÖ¸dí2†µ�Z•-²!ƒcoP#A$EÒw¯GN±�Ý´ryÌ5@”„O#s›‰¥ç>#�CÙì>CØ{t¸ÃˆXÅ­.UDÔa"%$Nä�g‡bÝÚ“†Ü“G›„pf’íNƲjÍ%^ã‘ÛPT��M<Ž÷'Èð_:õtr‚™xŸ7o|ÔI˜ø“žE ©ðñÇ ÐìX »ÜpPäiód•Ÿ-g79¸É̇X“Ìej‡�“¶‡�f	±¦Ál¥™Õlïþ-Ÿ$ÉH8ÅæR¢4D§6Ð8¦îM~Ïg¥àÊ$«Õ°}	×:ß”ù~þ/á¼�1ƒ€E±8€TÅUÿ³Ï{4’î*~òßõ=é€ò-¶2
`}gÖ€�ñO�ÿj¯äx©è|@FôÌ&SÄìS�N¡ú¿]èwí¥?	üõåC_ÒÏò~Ñ¿£2˜í…}¡àŒ
Ø`î�öþÚùë|-kÕX„&_Óþ¾9_ðý‰hw@ý`Ÿ‚ Ã×!Î539@·ïsˆ³!
ªŽW¢É^Œ}¸?ƒÃîy«Èù·ú·iú^¾ýŸ»sÀ'Ÿ•öÞ7?xïnÝ<Ý’BÖîU]Cöú™éòÇC#
ú1ñ…Àoê$ˆ{¬ða°a9))´çð‹„8Ãxu@éòÑMþâUˆ!@ðûàB§„üx’èä>@½¨9s€®˜<³,Ω(—yq!	K(„""""""""""""""/
¿y­Z0kk:ÚÎÒ¨ñ†;]÷’ŠÈ~P?!°1„’WQ£¼>=ˆˆˆˆˆˆŠ«§Íš"""""*¢"""""""*ª¢""""-Üû[ˆ‹~òÝç^BƧ"„(„žÅù“Š$\1(‘xp(]’I//CÁ%G ÞÐH0Ål,mÇA+Ï£�AUVÞŽvÅxh5Ö"ÊŽÁ¾¬Køl߸]ÝI%Ó¥'‰Ìº�^œÆ@0H4ôZÄÿ8uL“¯†ÜÒnÙÑ3ûShSþç3;f:óùzëÅóÓâ+JF¡3vµ1rûE«•¼ÿ“å{føøì­tøhßÁ$²aÊ& ò¸hCý÷¹¯ÛË‘@ÿXA‡–û8IŒ7£‘rÖŠ*›·ç¡F`wâøœÈº<êñ&Œ0ufaÿèQ|ËPÎ…¥¥H¿é±™àŸôü‘÷…ŸëSþ£•Ïœªñ×®‚‰á9D$þ0()ˆv.ŒÂ‰´˜Oü§—â{ëÅa´nÔ?š"|›î÷³î-¼XîöX5Påµ[,ó–ÓXÓ2h‚¿ ˆÅÞñÛ(´õaàß’Â�×áøŽrA �>‘¶~O&hÁBÀA2‹ÀÅŽ;¸{šÎ9±üÿ^ÒB:
l`çÉLÃÕ.fÛOõûá߬àXÀd‚$_‹2‡ÎÙL Z•Ö„Z¤@9•D¢¤�R‘BAš@ ã€×6¢aUQª?¡"‚$>æºÒ qZ¨óFȯþº¡ãù¸ü?þ¾¯2>D¨yáR€•J;çvaX`xêÁ’E‰›k4Œ~b$]þˆJ$}ÿÇ}ˆƒ�Ä–ØgÅhiQÆ|¿Ø»{W¿ŸvXîyuD›‹7î�'/˜g1qMç8EtRŠP�"L ™2%¥&Ãð9Îèà\%ÅÅť—......,$XXXXXXXXXXXX\¤ç9Ý]û÷ï“&Kè40§2Ùó7Ì^ìØC#jÍÛfô‚Wì•á*ôú›\jªH˜�k„«
õ
9!Ä0*sÏióÔ)û¤ŽGpûYdЛÑBÆIx”I™žÓu›Èë¹——�i于ádtŸH¥Ô`4LDRÕ)T”	}Ýóè`ñ<Š	¦ˆ¢j¨%"ˆ))¢¢™)*
õ«
w=�Ú)Á|à@hÖ72ÑI¤uSMÝÙÐm¯¿¿v0ƒ/3RK}yvcJR"çÜl;tÚ¨JÒ^xU‹§®6³SOΣˆ«µê¥IUU¢ð (!¸¹µŒÛƜ钼̰‘ÉŽ×
yzÂã6, 	ûA[Ïl‚i™ÃP õqÊwÐƇî EF>uêÖkÄo´ŸæÑv”3ž(*Ú¢ôÿ¶£ôîþ&¸TV¨1q¹FT¸h%Âenèt|Uœðþ,¶Øhf?D;%§hóBÈÀ›ƒ£›Ñ–s8½•¤H…/xª¸	ï%èê±O)AèåÛ¡#!è”Zƒ	È”«ßÑÃÑ^—ïˆðòm/ú".uB£ì3¨Ú‚´@Ž¢ÿ*¸œÊ*ñ¬Kj�áO{×FžÌRUÿVàtb€ÿø„C5)Ùs°4M?$°&³8zp$;,¦º´fX€äÌ1‹ãÒ`ôw!ÿiŒ\žA†¬¢‡V		&‹J?q
¼†N¢ÜðáÇ¡è„Žà­ÐÒ)âL2Y½­ç±ãì¿ñviÏhtΓ$Àk¢å=€5‚¤“ç
ÏùUQ+×ç?üô
çúADÁÈ'#äÝ}xnÜïc¨=eÎp2 7À6ŸÆó
kìCRÏOIÊÆ»ü]FÈŽ^h#O?OÜD„ªY××SlìЂ„R¢À7@âjr¤¨îk2wÛÉ3b#ƒzõëc]yO"w§:	H¹iB‰‰É"SNgþ—¹ø¿ùú³¾áv
Dv£ŽËÀÒW„ï¸ mÚáÁ!ž®—6./;`nºg¸ÝU¶H‡
l — ÄŒÃï46S2¯šÐÆÉÉÊ0Èe¼?2>Õ¬ÅñàR¡™¨A”Cy�*%·*[ež¥ó:Ï‹�Œ›ÁÃ;ˆÑÞTxÕäýÅóSa
䃂|wöd )ãN˪(ZËŠ iˆÿTà»å6é
vþ_åÏ%v�\.É=²)Ý)Ç~�)ÎD
(¿¯8ˆ”ÇvŠ 9!¤Tíö�é	ä¬B„$û ÐG”°ÐŸÈÄA~ÏX\À; «ÞP Ð5í�Í¿Ç‚Š‚ ¨çZŸÍœ¯3!kêÃ.]–'YpŒnQTÿª{»i‘PÎ.ÆÙu/"…!¿<¤øOèè™æº^Jã0-a¥BÖPÊŠK¸õÌÿ2º
p¡û÷!ìãˆGoÇïÉs!õ3 0 p@…‚ñÜ£î$÷~ÀÏÉÿçt¶Ê¿Ù‡ýšÃûnüÀÑ?ðÿÔU¶…–IÑÎ�.Ý×CÁëþ³©*¬2×ÎõR隧þÎu¼FÜ�Õ³¸yÑÀ’ôYßßtpû‘d‰˜8wC#…y˜ÒXÌ
w�DaT3¢ÐÎ	tÎ$t››Ä
猛ÖfØÐ"%¾zç:#mïµ®'•†š&H5ZSýÍ*½Åºï½°œ´m&€|ôкu'8ÿÖQ4´w`s»¥rÁ
m°¿H8$„Šà>\çĨNüdC€QD--,Mô\Ë1å�;ysñ]ækFò
Aüâæ‰í�;2*ð\ÈS»šWPe‡aÐ;Ùù›œ
-
C¡ß‹¼û/|�Ú(ç{‚RFÊãž÷•´Í:vH:wÿØ™‡L‘ä�–%¶¼˜VêyÏ#"Ñå4^Œ�Œa sáIÎóuXÊD‘ˆÈÔªç3ڲݘt8gZG<Ð1)H:lö�¥"P†qš„5Ë)àë©6I:ß
ïÃŒÜ9þ¢—ã.%¥’c-.—å	¹€úÇÿ‘þÍóYYd±‰®œÀ Ø§t?î:¨ƒÔrPAÊ—‡7Kž¨�çôËÓz~‰v"<ÿéåé§ûý>pù›Bs]ä
¾ÆG*>Q±÷\Ì©cŸþ
z=ñHoû¯õªJî!›§pÿ¤ˆÓâM¤’Bû«0�$�T·«Á’%ÌJ…¥GÑñoßïÎ�«½¨Køì�4?®¿§ÿ}Ù'ø3€²zÃØ[ý=›¹æbúØaóžVû k+Èv˜#6?ëMóñ±êŽ�ZŽàuùoøD³4¢iM–=DUD÷*˜¦ÖXMQ8ÿ5$¾ô�}‹îö"8oÌy·�1ëµWa%B"UWÄûBž¦àÈñZxØÿyco°ŸóÀì?ìmãrGÁ÷çdc‡™ì—ÍSd;Aç�ÚÏîòûqsÝÑjÛZÏC5ý«±áõA[CX_ãð³é#‘P¢¸ÜµÞJaÂ2çZ0[£ló‘²],Ûaú#ºæ´.EPmD…èN˜ ¾)Û¯ŸpW¡}#‰“@Q)CÌëÖî?ݤé8(†¶Á¦$I�¥!ÈP:*Q¡b¤Gžåw;Í?ʽ×Ì4�šCØœÐÝãP¿ž#”p*Å9�^]'Oƒ³ê�ÒÔ&Qs"KõÌÆy8ÁŸÕ>Ic•¶³™„…Ä[*X!v%yßæ9ÚÂb‡7;^øC敳W0ÿ¿�4SŠŸ¤0ÃõsåÕ¼ß%òW›5{0¢7oáòîíÒì "+ÊÌÔ+l?hÄlõ抋Q€Æ'é7RGø!ü:Ü'%"‰®æ¥®s½ìÈ.v�!4ÌLŽ_ûœî1ù@–'ÍX,�úÄÍÛõ~çÕº«úÿ_†ÁÐPÞ§gNGi¿1Æ2~N\`¦õsd«ú-©d»A(
ïPwqæDï¤KßuOª±­B–ÏÅ|èÖ̓à39"Ð.œŒßöŸã ACÈ{¾„_¨phm\¥O†dorSº…Ìéëdõ¿݃àâ”^Ž|là~Ïg2¤D¢é
-çù{
æ aÛ¨3��†)ãTÚú×YàëzsD�*AáL/Y�b®ø†$À�ï”�@Âhj²;RêMg];2åE!AÞõ±~Û
êò:ÀÈï€i:Rùj.§ŸG>»¡^ˆêv(“©X°Ó¡˜HŽwªâç<Ãû‹xâ»ê²ª¬â½ð¸kæ±ÛÈ8Cë–8ó¦{]¸]C.»ý™_ãõ|d‡±’Zѧv{ä4W¶ñõ†
6‰õÀõ1aœô׌ÿå—šj4n�Ç°�ÞˆÃ_6À‚š	† iPã?Û¥
ý}µhþ0Aý�,„DIyy4Cȉ„
–þow~öÞ«óÖ%Qû˜!
�uQ ±?`ÊÄöPz{©½M¸ßæøg»KÖê’¦EÜ/ M( Z<°]rkLÈ€è*;0놆l­$QC¸Å‡
¥,Ò˜ª)„ð \ANS—�̨¸r!ƒ"`ÏA»ÌŽFG�²ðoq&q*˜êÆøŘ×ê€E—À'çïOàf&ÒïÈÿËž<Ä èî;E®v´¤¢uj`/s-Ú!üKZæöÞ…PÅ“§ïE(déQ†D°i�‹ÁÁ¦u�¤Im¥V‰ÚG!i‡ùšíÜŽ”úùœ>HCÛbÞ^ÎñÚt`�Ãç¼F"irj–�ÓøÆ¡
Ò§ žßéOä\ì�hªTOø
›,½®´9Ÿ4²I
gÞ?¼ú’Šø’@Ô âÄÂêföm‹6>ÓÙrÄ!Š?ÕrŠôž"""""""""""!BK•ëøÿwb#á8)ˆB„!j~ïr¡äàoú~‘z¡
‘æ!̶ú„J[¹Þ�.âl£Š§ ™‡·æ�Ž©Å�%T(ŠªŠµœ­E–þ?3Ó*Ú×uÜGîî1LÒìÝ[˜yúI2i1I!yþȹ#C…”œåJyãÈôšèaîþr*äF)z,ËUþAþí#åEfðónòcz›ßç©ä¿«ê÷ä›pP³Ûågþú«›$,žù«*/8Á­QhÌÊÝi$yŸÊûZ5"À"Ä�-º’«ßÖh÷í�xú{4»úc[PÄPG�sÄ…ê¶ï`!ûoú*·ÏÝa�	ËGé·‘¶þ®®ë
óFwáõé}�ì¿!	¼š7H6	žø–zA#Ã;¨Œ~W›€ÅZbzŠ9Åçe!žÅ‘2í½‡å‚Ô¿pÁì�;e MÑޜ‰@„„"Óæ!9`Î qÎ�nžQN¸Þéÿ™:ëÞ‰ñ÷ð„ípWO³È¢!À£„KÃ'@ÉRÄ_¤Ðo¸‰‹Ýȹ¼çÆÁ�åÂ\&�/¡wÿha°”£¹ªOËr'ù¡^ÙŸˆþ¸ƒ·ÀÞ€í¾8græ•a¨îÇ|o/÷ÄÔ= ÿš(ÅËù_#g°�ëÔ_2œ;‡~�×ÖÊnî‹Ã@CëœÔ€ì¥¢½.PZ I�ÃóÐӧØšïZ´õÉ”«B¢>Ȉ²L«Íö=¢ôì€Úߤdêò܇Ϣ£œOäc**d3�AìCæ8µ
8Œ©i|£G®ò€D
ó1HtlÀ wÂkÀý]ïÃcd˜(̳yÂÆ–(¾Bz	p–ƒèÖ§U ²¢ÜðÇ¢í@2z5‚î© €€` „
øÛéßÛq¦Õ¾:ðhÇòoŒ¾Ú¶éL�.Ó{žŒÙnÑIA™#(7æ#©Z¢)Z0 êl¶œÑ.~hˆ[ÄÅ0;0á!È’<ÞN�Ü‘¸©Ô¦‘tf˜Ò¡r#ÂåØ…(¹ëþ\AM‰4¸tÿlo^ÑF,ùð~SY¸3ŽP§àÅ°Íú?K†{gÒ{ÈÁï5!ÖY8fê�¬4Bâž$`í~ÜÉë¾4´ò#-GÜ
×~Ö5qßìÜ.xňŜöÙO•^¼°d‘C•dPÀª«¹AªÄklãÔ˜墢¢âAï�—*L,È4,D(.g™Ô6ý{ôå7ï�žg´ýUGüªƒÀ…âÒ‰›•.±/Ýõb¶’P‚˜¤‚àµiÎþ‘;DHˆ®.6Ô–¢ÕeF*áÕ
ãâÛ]z½š)™$A;%Ä©R ¦eìVð ä_Ôw†àºÐPPŽ��Î+ÀÝÈN#ã&ë�ÂY€*©Æ	úGÌ…?žýL×7S
hh¨	JŒ*@Ä—°Kõú¿W°–ž¢�ňR”‰EiR�ÂŽA<7kõ­'6Þù×½þƒEûU*¢q•3™*Iy´üƒ»Ù/ʶ
è*lÝö¨AÒ’?ÞûþӪꨦƒá¤>ð­ÛÿK?0r¥ÿvÄi¨o&ì¥aŸ°u®/ÇÙM!¦mßÕÙ õëCT†Vlu6Æ©ïVjôŸIÏ™¬QM%#Ÿ¥ç=^§°ò—´:©Ñý¬…¿Ž‡*Ÿ&¡G½'«•>£ ô‹eC=Hîb¥æPs1ÆÒG
vDWtüø	³Õö_;A³¡ÑòÛ5>ÿÛtë÷ŸQ;aä­‹ðg9|p¨p`8=À65Ù´d•ìcý Vª?¯ó[Í
­ÐççôoÀì�+š"ÛÑ„ªø
ÿbbF¤k
Aº×VXNm
�DnàŠ*”Ö–}/±Ú:4a¯º ÔÝSÒÈM`×^fpJßÖ‰µEÈËv/ƒ‹=Ò—yŒ÷ý$
‰cžãJLèíó:Gt�”LÄ¸)t¡’I�´h`á ÿzcþC#Â"I†íMmµƒ"G­ìü„˜Ä™š`a‰Î1
ÿDl6Û‚HÃÑ”/žª"ª„ª�%M¥F€@û¼²'‘ŸxŠ>@@G¥“,«Éï»Ý>'¾‹Â«ÇŒ;t¶è	‡gµq ‰êT¤CJ +aô÷žþ“¥º»Y¾…Ç^ÛœkÃÃTyeÇ�p¶À—3ú©A¸_v·`‰$ÝŽ:üw_`Bà¬*ç¯oI:ËsÔ®7®Û^zçL7õc ÖxcžÍ®QèÚË®dÅÐh…Ñ`寇ãƒÝM+•6ŒTŒ–Óæ	Üa3Äè�6>¨¾¤
™™+ƒ_tøé%âÑN¤
=wû?%ÿ)°ì8øÒ~§ñí?¾Á ÍTÇÆ}ª�°û=~?áö…¿´S0ý îy}½{cé©rßÏO%yüÚeyk`±
“˜¸åvÞé?µðêoª€n~á–��ÒéxUd*m}Mc+
å(ɳ ÂbÄïníøÎÿ–p›¿ößú·6¾}?û“`õîÚYN…0ÇÑUYyÔÓ'ó×£û…QîëŒÜÀÌõkFz½DùŠÌÓ¸;ÊDÔC&e’H|�"‹l�â�Ï8ÚÏ.›nÎðÁ¹4‚å„$ñÀ€Æ6Ñð¾Éxzî&Am)ÄDcÜU†¿š^£ã=SqÚwI«ë6%B–$Ø‘ ”‚¡ê¦^6l2–Ãr*�û9ÛgtܤU“çkHðno|VV¯îs;g�El�Îh�úõ5ËЬÊ-	=ï›–LŠEÈ’|8ˆ@GƒÉ]ÙñÝöúþÛÐìtm�»ôåð�Õ¢þ\ߌ‹Ž�}kÝ—ÔMÇá‡Æ•—ðoG«{(›Áv=‘î*Òõ¹ië5¼+Þg�CrP)iȇŒ^0PCñBÿÕ1¸âÀ
=×?�KézsŸK«ÐLr¤ýX^ñ¥Ž†iŠzÉ“_™ '¡O5J¢V'tî0õÞÛëUc¸£Yi5çW·lb@N
Ÿ4 b²›¶Îó/¢Ê5ëkšBP÷UË\+¡1jºxàN¾VƧ×Ë}þ³žQÁ­áÊà¿2þ¾º÷øÅ^‡ŽÇŸffì|M¹­1î�n·‹-£�¹å¿³S¼iBò‚±]¿|W*ÉnºnQáF;>šÖæ†j–Ù¾ýq\6ÄÛþ^à&a›�Y|Që&yã±Ï±hQHÎb^¿,~¨Ù—%ä`_´¸B”ä­H@4�Ÿ·¬³‡™Ž¾ûõ
GqŒ‹˜	dØCæ
û¾Ñ?(sÿ¶ãÀQJëæ·<{ݱ*Ö!ª0r»V<ˆÊÿt!-qcá:<²¡ä##âÕàÜî ‹GL4G‹šëj¥œÓŽ�hRöaaæ1`�!*ÞUU[-y’#„z.èý§ó7ów—¡J´Æõðn%G’Oekí{Ñ襌„¼ï,Š³ÉfVIe XñKó×?0‹|Ç
ðeò¸Öõ�`Ébæ&¨'¸¬F@f?ûqƒT˜DSñºBXŽb½»Ð{ðqëϾ阰Èæ#â@NUéþ3¾°É`:«ÊÀÇ^ªhº¶×YR~ž_e2 —¤âˆ™-Ú®u�¨…½4Ñ2Uº«Þ_§ß-È1û“ß\Úd‹°;íõëãžêp¶I—ÇGt8špn�I»…Ò@î½^
YM3Râã4vŒƒº.º4¤$­§“8:šï|ZrlïB›àv„Ø-Ï»‡™°Ë^œrÊ�²É”Öå¹H¶Ë’j¡µ*E!ÜUnR·O"T±+‡ÚžouòFAȦ�Újºúóñ¿¸f×ÝÚÔD{%ñ\¿t_’÷Ðãßq4KÅ5ÿDÊf—¬)„âË¿Ùúlh7Qÿ­Ú0·ÄÙ©ÌÜz¹|²óëçè㳺[
Œâ9:Yó�˜Ï=å÷‹ŸÄ8‹]ÏSRoÒTrÈ_ÿÎ=‚
onx­Çò�qééÒ4¹‘ÏÜ�éü€Ox(ä°Õ µ4ejWhN‡.w‘úðF®b%:¨¦�Á^¬"W.ñÞ"R´ãKF«#GÒõ£CŒÏå�|ï<s¤Ë»¡½0A$"*aM"|²5÷6Œï�Œœž½aŠµŒ@´ë”�oÊŒD2 ½ÂëÃÇ*âÎlóye’àÉ®ž÷ry|]“µàËNqÆôWã©OÕä‘(TƒÚ=ÙD>)(W¼C
Âb$
ÿ*jÃÄQFxêã{…C�(˜Ù±oLXBwz•RÑD@"‘Íw3@€âe˜³¬,™÷NŠ�lÊ�>£ùN±yÃ8#±3¶B©|ƒñMcßëT¶Ölú
à$‰[¨«:o ¸S씨•¹c}�Zm'%�R©¢ûïŽqu
<¤i»i¨ªéÑmVYuAm$Yœ0Å“I_ŒVö$b3xž3ë9ͬޛ²*µ¸ ÅæwÖhÔR3¨Ìð@Í*¬¬ jÏyj&÷ÝŒ¥npBÊ/,÷קÄKJa+öoÄŸ|�ÌÄ}¿íÈÂlV3o|®ÕJjXý¤Â§Œ£/µÞ¦,éaª_[ª³ôw±„5YÃ^vg„Ë–jÎg35*VÍcTBº%m–³˜¢H'wɦc®5¯È;ý)Ñ@ÄÍ™%8B¤ƒ8rùu€ÎÓ9ˆÏº÷aúXUóü÷áþou:t»´˜§â�@‚­Ö¨«^ŽÞK*pÀM

$|¤÷|4³Ù‘!|ýº>Ï}8cm¯�øÉÝ�ù—w¯ìæL‚;gÏÚ€~Òë\Ú(Â
�Aè€<˜ý�LJ¹þ=~ï(ÛZ
.Ö¥ÉvvHÝ¥Aò& Òig€SÞ]yu½xpƇyÃÛKðäðbÏJ©ÇËT±Q|‹@ame溫—°Ï›�¸7Ø&Ÿ³4´&Ópã#•j\Ìù�˜ÊïÓFÇL×HýØª¿•yÙdÆl,ÿî
ê.¨Š)±®òœò  ÞD5Æ-
‚$! DR%CÔÒ潶Âr“Eß8‰6
C¯N�”nÙìØ,Ù¾‡t�¾„—/Ÿzëõs=ïËúI<*f(ÀüÒÖÂDmQA/ßäG˜–Ðvˆ&˜#0¤é?/ DØýÒ½èõ¬ef»q-þ§JDV[÷¿Z䲎Á
 
,4o€õ
R(TÅ("RÂ�uðôÿÚÃ!ƒúíKi¾Ù˜`9 ‰3&FǶDÏ^:ñÃ�Ë*ƒÀZ¨ºÊ%€†B‡'Ú�br�ÔËO“,7ЮTMOŠÒW˜È?‚€Ý	ß1žû!‚ÐÚ*yŠWï¾Í¼ýÒ=ËÉý2W{dŒªÚÙÇÝ=v~ÿHý•±z‹/ÂE^AøÓAP×
¯¯ðv—¿öCòŽ%HÛ�M�î#À±wWz~â4,Ù3R$h[aI<Ûò(ƒíï‡-#ö3ÛŒÑWøÏ.ý©�è‰ø¢%6¬˜�bƒ&¨±ðíÞÄaç¸VÁEcúñs"%Gæ?õ9	Ó=J*_³^æG8 س\a
2Wš Ô
¨«ý­‹ÚKÚÏóç,DñT<´£Ë�Snd&ß-,Aà	
ƒ�ihx0ð~Cl{Ž×,UÃY­`˜²?µÛwI™#.ÛˆoIÏÕ…G	»l�ãh �?^=nÎÎ}Šo¥ã’‡º�Êø+õz£ÍIóB™Û¨	àªTðt‚M¯|§É±Ð3ß]ñ¯Ãe¯QÝq­Ô1¢¾“¢®\ù˜Õ%ÊŽ4ÑUfÅ‹É|vJ]€¬rîó|áé@o€a_ƒi_fˆšÙ¸…HR?BÕ©ʲÚ—\T'ìÜ÷%×­7Ï¿nmîhìrÉé`¯ª´î×ÝÖWÏsJR¤®û­ŒT ®õæõ,¿(yÝd`ÈbŠ
1“G'˜Öqo~’;€ÑÎ]›pA `	;dN5
�—4™¶ÔÅÙ0;dÞó6†H{ zgfÀ@Åd{5„Fí¦fõì
sXftc’Šøjºgl8ÐØó;‹o>¢0€V	ë­Ú}^Ïx‡ŠBpõÿ"&ï·Ç
�V‡_GóËÀyþ϶…¢VIÖÅׯå¼ÓW)ùåо�­¦Ê®¤Ëeó"±ˆ—]ÿºÂ4MÛÕ»Åp·T×W4as4냄ÇÑ@‰¤c.Â^º1î»)VÕ—oò°�Äât}e°×`Æ‚‹h{Ôˆ… MÍn*´4Ñpö¤ÝKÇ-CÑÅ=J…ÓÝ q¬s˾ÛÙ
©AŽ±leBJ‰os^µñlÁ`®’º$`çz�¤­“å?c‚XéucØ}4jJ `w»�o,ÍÅ„ëZ°*w‚îžZG¡Š*ª)TúôK0°Ê‚Û©,½lÔ0Œð•ßþú`ól]Fë¢ãc¾n-N,¾:(tZûkɳ“ê†VB)±'7icwÎê·.Ú/J[VÅV›ÊÜW{�6^X9ìPDjÙ3R“D¯¡MAPP…RTÔà¤ð	„‡?^†°!ð‹ÍèdŌӷ9ZŠ&½Œ‰-Èj›ß&¨ÛôÝYG•¬k^JJ2Éï`»@1+c©Є‹@rˆìÄs¤N7bO;Øß+[‘¯s[ÐÑ•‹³½Å%-õš>¬ËÈ�)áæâ]÷Í¡©áç´³¶×AýUºÒ=¨qúdàý…Û±ø…ÎI˜–øjµ£ÇÛE¢þ¥DÅPÁ+ã¬mß\|ÿQ2IÃW	çr»žÈŽÛÍ"/ÉêPpˆ–õs±lŒbüˆ2"x#uJùAbns}e"0äyÊ(‰ë1�ÆQ™LÝŽê¾>n°‚tõ%#¥€çó¦è…képäw‚çB!STIéér
õà¡SÏ)…ê�2Á\0‘!„à¯k^²òm£Tºë{…#ž5é"…‘­“Ò¢"ºU?´f(G9Â"”
”ŠÖ5ïÙ€Gë¼ì&¦É*ŠdHÑ‹Í£&‘}­+v¥—¦¤Ö¯Ã}5ò”±Ál
í¦­Î­ºQêG•¥\àLóÿ5ÛT¬Ÿ­]ʼ®››¥C•f
7-îš…þYÈyõ`äU¦%_˜ÆÚ)®ŽNªÑ£ËŠÛty­®£p•y
ôà×~êíCzžìFÐÉN’?£ô{ÔqŽÇÕ³MÏéïH�½ˆ�.ØV9©�aÞ€„ÒnW
°kH3k§Š�–Bµö¨eÂ..s
©wŒZî”؈š§ðzPÙ›Z›Æ}Ô–é™5.˜
a½N°mä>‡]÷D‡ã�í||‘pÞâ^È’ëöÍÕÜ_‘ÆÖœ,û	È�§HëãOfêÌÊËdLa£Lé;øñö=
èr©ÿ¿aQ£ââå8æ‰v–DrÔ ¡ ��¨zuP.úsL+„„­êWò™Uj|'tÂ=ÊYåq;áÓ
ò’0qHª(ˆ7 Àû™eD.S.j‰P$«q×OÛq‚ŽŒñ¨sõ‹¨ÂˆÎ‡ä^÷¢GηïÓ!Cõ±Ì‚ü=ôé›òôÜl2ñ(Ÿ¿RoãÖæO(/¢ü,iŽ"2Ñ2óyX>yaQ¢s)<˜’”ˆ Ê>MZ�ìÖóÉþÖßCéèdæî`ëì}xšÉw2vmnü¨ÝJz+cFNîÜf¡798ókž‘r‚I
ÉðäØÙ4K¥¾-<«xIvpö[ÙÖ区÷«ðù;Œ­¡…Ña%CH!ã½õ^¯ô­»°%ù9¿S4ë²4O0lÆ|<;›àŒ¤Ìj²âPø%¢év=q³É±B”7¡­¤Á3#–˜L™t�¼©[XÏöÑû05÷ðñ×ÌãìÎ�›PT7Sê/æ$>]Æ1ŒÔ�Ïé¬(Éo²ù8ðħʼlAP©æÉ�AÍe¼ëÏ„iƒ.ñ”ePêz5JêJª=
†t»Tmœ9¿FÒç×ßÒë/A°Xsg±xGõþüúyŸmÜ=•aŽí5÷	ÿeNý<*r¤¹è}
�Í˲
ÃȲoµÄs½MUÉ¢ÞÖÏÂÕó�o%4cltûõf“X×/]ò×qƒ�¡H3SÆÍØ>�bƒ¶�ƒeú‡íÒ[p]ÎàÍGw«x¸Ù| -r#Æ•Ožt�s‰Z)àê
ÓrŒ8×ôoHumŽÝ{(4P¶\RÏ7vX•PYC…ü_m+Ç‚ÛÛBP=‘ð‡¥èØ`ôÍ/Ç
¬+K¬ª¡©V”Ókˆ=RNÛ,úërb‘,×ש©N¸Ì ÕÎý}v9aÕü©¼â¡fç:.KŸµoÅÜAF‘ov¹¨V¥jÓÑʪ„nð¼K\žÈzçZ\ªº3†ú¼Ê¶Îó°k•t_Cz9ÆGªÅZC½ÏæèçÍܔ٦<¤ïr$7ÃlY{ã.0ä§jSƈï‰E~Í6òÕHB*7*WQZ½±Æ謾†í„(~.“ñ‰í‘}/©…;üí›·ô¹Ò18Ôœ¦»ó†<ÒÅwuý?šôÕ«—X³rÉâé©/|ï�=¿tGëÒÓ½$ãêcœkܬ9nê�²/ÒÅ4„øD[Ù\x×jÌß:l
‘5a¹ó±î²ÉÀ{ªål¯žì�ÍÍ^Áíœ�®Ø
JE=¯Fkôß<¿Ñ+9È—ôÞ*Ðô»¹ì^¯Ñïã6
μ•°GbSê)ëp­£ÂÙVs¦VùŠíÓ¾(¾
WÒÿm–9.T¾ëaœPˆHôŽ‚нpo SýhÍIÇõî�+aJÓA|`@~]�ãYÒ¤« ¥Þ›ésÕÀŠ•¢¼š—¹4ÕêƒáËŸµÆ¤[od%ÈÒE(/bK3‡Áè&FoÛÅè�†+ºb{¸mwªhxr–û5‹‹±·nÈå�˜³*DS��í­é¬T¯•�£
UÙ1R½ÍD…+�D`d÷÷^’\úZ„MêGƒ-š.ˆò͵dÜÞîzðìËk�Ì•›iSZ•>ó@ÛÔ¹r>4gÂó‡U悹qp0pkE«äö ì©%DÝ5ŽÛ8õB\”‡§KÍÄAºrDZV1
U™©U&èB¨²F—ÃB§Fº4“Â�•‹RÙvµ°E¥§ÅL%x1D4S}rF�.õÙL¢T§Pë4BˆPÌ
ˆ… °ÑCéÛ¸Õ^ƒ›ß5ÃÇÛÌËÕÇd-çWM6‚Â÷éšAk¡ƒ\Nx’"ïàw›G�ÜêçWªÌUÕ$•îëu®m×=ÝÐ�ø¾¨©Rê=�9-@¯%¾xe«Ö÷1nœ4»#íµ—R'™\%ŸÅ�?`ɵy•ø1âõ€¯­Mj+±B‹Y—-ô¼’¢2’V=Ö¸•ÌJ2Å2PµRˆX£µA€‡~WÊã^R¡èñ«éâ{C]{¾>zìžÆ•3ˆ†¤@¢ƒÑ*$€ýÐ÷êP{2 1´¯ádÚÞkfoÍ7ã+²m®.£ �ÏÛÎG`úÍþ•»y%Û†ãïò¯·cæ©y:õ©�jád_ÖšüÄEÒt†Æ¦b;õÐÛ˜†Ðï
‰uÄ6ñ·`¥ULrô=Û	Óxô?>L�ÎN:—z¦åÚ¿Ž›¬¼ƒìßÖ1rC+ftžK¾ú’ŠþQ¬ÄÎþzª¼ú’iΩdÑ�ixZ–l–SEšiɶ”Û­òæiít†¸}W°æ1ŽG‘ù=ac¸Ñ5²ØÑÙ�SçØ7t?jx'Q»‘ù7úÂvŸÐ†F«z–¡R>—Vò'^ÎAêzhé™Ãgûá&£(ñ÷ÜËM)�\µî„󯃪ԤÎK�ª¢ªŠª"¢\â¹UuTºV Ž…z)¶�XˆùÖ&¤—Ïу*­×:ª"(€¥¼‡±×z†6ŸÀæ].9«‚@@´ê
'í1#RÓÂÁátA±?2¢÷†¤DGÖMþþã¯ß®ŠhÀàzb>¦Ç×g_“õž�¯åéLø3½X‚M#µ“K_š\�;)Aqû#¸Ù$Î~žÚ´ÒMP<€€ÛñǪs\I0T²®DüS¶ËGÅ7´ÌtpH ³^‹øëÆ€"JÐ	�:yT (©w¢ÍŸÑ¹FÀ»IâwÑÏøoŸ)YÀâL»Êf­/žØ;þ¿<ó}™+ä;Í‹ÛM‡
ÂNì‹üÝÌ#I{S
?ÎKBê™	$¤( ¦h†`‚($–¡ˆjd&I†a‚”–$X
‰–OñáJ”²
C´‹p1�¸ŸÛ»(›äý”QEAÈ‘`üqÐÂA'«•–áþV-U@USš	)°ËI BDÈÂ
(”wþµÒ&ç² úmEå*	ýz1Fíâi�ùM–(ºPòsÿ0ݲŸ¥!D#þC�¼9â >ù&œÎÛjv„ÎÈG‰xìÇþªhå®%eá
Èxy´/è#°Ð¿õ­ä�~Ë×=Â`ôb%ôOY"T Vœ�ðƒÉZ¥{
z·†`Ý1à˜2t‘ ðˆd\|#B^0ÉÈ2'Êp¬ØúÎĪ�3fØÑ´‚Â"|ù’cŽÊéIšU¥)(JLd$Ô4RÓnˆWÓ œá…úDJò~‰}}‡S醟Ri õ?7‰¯HŸ,²—˜ŽIÂJ|^s¼ëâAÍÂw3ÆÚÒÓˆÕrD¡çÅ�ˆéÌû9Y÷ž3

t«¢lcTð:‚I[$°,Ürq[–5kÈq
ë�ï¿3ÏóÞð±%t;>¹áäPM˜*§lK!L\¤Íb‚¨.‡tγsV
ÆÍ®ó$ùŽCà…‰wÌ—„¿o®‡žd}‰·SÔ˜òíæh13íá–;±f
rÞÊöLŽÙläŒè¥è½<Û†}c¦xÛ¾>zòNAÀƒ„³ÍŽ�ˆCzà’åDALÑ$K5IT•MU4…CMT`>&'\žzÙîàñŒNL>7Áëaöb©íˆˆað6·ñpSÄ CÑñ�†`Ò²b'�8CJ˜Elœ'LMmÎÎÑÍ$llklÄŠåq„›¡=½P¶	ƒ×L'â„	0�âÃÊå(£Æ\”*”|‚€ùv"¸Îœý�§Š³*Ø„sÇî Ú墡€v¶ÀÓ ð Ôni(«IÀÞîBôaÁq*xCˆˆˆˆ
¥náC�y%(÷Å0b  Êx»Òh* I$]Ã
[<Øö‡L'srAÝ07Ó)àp30
ÖÑ/€v<çFSÙx’'¢;Ì©¸b$a¦^*ËH&‘(

Q±€¨Á%¼p+
´
¬ÑkCÿ«æ`öB›Ø`/\8º#Ìò¬ˆPè`"R„æ4*|ಓP°W7Mè\¡‚7Hòÿî»áCcßX—rì£aÝ)ŒˆÆ„°†òg]¤ihE™Qî�Îz>Og¯ÝúŸÎeôþÙ´…¡*hŒãU‘t¯Ë+𻾂úÛå³ÿN¿°­z'¢J†Óóß—ùeìò1T¬ Q;TGƤ¢…Cø^lÚÍóèoè=¡ÙŸ†¸HÿÆ÷À"~2Ô¶…b�F¹ ¨Èi7þ¾
ÎB¤J<�9à;‚CȨÁ„Å\Rþ~c÷ÞøTYÃÄâñbCRç”4DAŒ¥
32BH´þŒDÀ�ÚÍ!Œ#ä`Ž,-œm=Úé·¼29³¯ëÔOñºo
i,dŠ€zÉQ¯Ó¤‚›@÷Av¡“2¦ÁøðŠéÿëý¿D¿³õËHØŽKÖ( ¿`ËÄ€pËüüôãʲ¶Úã¤Sÿ�ˆ ¢ ? ¡û
 Eëû~|Ý–¯w'Ö>ŸÈ‚íýçõ|'ö‰è…báýFk)q‚ÏsÀæ^TR¶kþòñý÷î3–f6y"�À"‰2Hå^÷´PäI�P…½€£ìòwè
Ã�Ñ ì¶ïÝ]3¦k½.Ñz˜¡:ÿ¡h
‹Svòž–1‹’÷×f‚‚3šgþæÜCëЀ۔dT#�vñì›Ý‡aè¿œÒ(í…áÕ£¹
‰ÄäfC`jW ‘@ Ÿý²•ÿü¢/(¤Þ!�âMÙJ^¦	0ýtô_ΙÝ>¼Dû
š2"X(ö(tAHD…síßÐMÿò
!žÛ?óJ]äKï�äHÚǘ·ý(î‚:C|
Ö	(ü10n°�
¯BXä/kÞ¸ÔD�žØÜVò#ãTÍôqhí“Å#˜q˜”na€ÿ´IÑ
/jlC�¸¼#Ø9�ôœ9®S€��̦‘Úð� §=LòÈEr2
%ùn"o÷-·© UÔÔØÈRú�¶çóÈ@™Ñnék*êÅ„T˜e‚	‚H”	–^ƒ¸H‡ ªf´½À

™#ŽCT&ã¿CôÔêw&zl
“ëC$à†OÿOûÏ�N�´¾¼ÀìZiÐþÿå-“IJx
WÚNôáÊ
È 
ÃÌ©�îtM‰OX&¡¢{_;¥y‰ÙÄñOh ‰THÁ˜
ÀMÈ›€C�ú=>u¥Û_R
9>©ÔßG zƒtéF9m2õ9å>�Ö"î+v,ñ�¬ˆcz	ÁDЯN{žØÔ¨
K¨;N
4,wý\b�‹à(C±";ÝL˜ÊbŠ(ºQ TPè� pæo7%}�H'tyªƒ�w¯>Ë�~ÌË·ê- œ²ªÀÜ°ð…B ÔmAl.‘¨•.�DM†šÖ…²T¦±"†wü?©Ç"ùEïÛ™½¹û>výý(n!¦†�Ü¿a¹°õB~ùú½õytÁ[¢š�£?ôœþˆÈI�9‡™¤¯ç9êK»BB{¨aù¨mlh—PnA;àgÛhÎM#ÒÆ0þ¸Ù×æØS颟­ŽúAÎoù=àæE$0!b�\�L Âó{+© tE8ÄåÞóöx g–@ÖDŠ€°Ð'¦1ý!eK¦àI‰äÂQœé
¿o-Q
‰Áj•;
€:þ¯æ¦ÐºÞÿ›é £»òÒ|¿ ØDëDC**Å%¡CÔ��ºfœp�Pí}]´3ó…Xˆ¼7(¾hJ
~¹0©PÿÜúpP¤{&‚y?i
œS
ýå>"Žy¬HpÄîŽi
�?Bù´|Ò)¹é'pÓqèTP8©Îôû¿º³XaŠèƒ3ZOT…]ÉŠºv$0@yjì„WÛ¢zÈ/ª
DÝEõàÌ9nÅc³$ºÐÕÊ™Ûþ¿÷ÿÏþíÿÉ¿þ�øÚÿe?ÙšÿžÑ»[´°ó!ç&a�¬¾èù4¸òÜ{sÁ눾EœAE£t q-Jì/Û?ŒBá$@—÷�ùðLÂè;öR€ÑUÈ^ŠûÒˆB‘+@BµH-Ê•=åIGó’ƒû)Ap'èö§îí1“Û³òI.ný_Ùÿãß›î™EÕà&âRv…x*ÜþÁµÿkû†ÿ·ÜÉ�ÝÀ´Û‡—R êŠÂ
¹ý"mSB8cFÑ¡Á Ï?—ÛÛãÙNŽ‰û.²¼ý‰M±ÝøNóq±†baéî]�I
F–Q!žï�Ë�Òînþ˜8c·ÁEùÓèü?ù�¢»JøÍ+°[™
?!Ú	2¼C$©—êû&X†gªA
ô­GÚó+|D¢ô凃8Û•º�df*„?¨ï:ÞAÙoö€Ï>Ò’!-£…ÊCM|ÇÏãóøªÃü"ðy;g²ý–%…h¢¢Âä`H÷.c®÷o+Hš	èH&à¾�×\(ÒH›÷ibáIȱaVº	‚ö¨ü£À©Õ3<?wsæ	‘Ãeì#¬C¾_Œ`Æ|QvSØl¤!¦þ“H°¶¦\òÞ‘$híMñLÐŽ�"�Füy…íu �€e±$O ±ó€b[Õ™¨�ó)±Ã’NôÎI	”*äPE°cÆ@ÏžÉI

BhÚGA�iLÿå
M,9
I’!b„7üöÚïÊoÓ3/>ÕÛ’&©ÅX5J±e	dö&VÞ0à”©‡6ÂÙfAÍF7D͸´†&^+x�¤S©†‚Ã…ªT‘‚>ÕùÀƒ°?Âøœ¿BÂaùõŽÖ£'Ëþ#?³âjxÈò÷D@R{§®ý‘ÊPýgqQצ–˜?—ê¿x"lo°
 9…Bµ>¦M%À>¶O>Äa?I Sø¹ï¬Sw™�z�²2W#Ñ®³ØU‡a?õ°yt‡(éØ'²…òw÷‡¡CŠx¦T8‰zåE6µrCÒ‡O.ÏgÝPÀeõÀâö”õ€0Ûüþ‘z½DºOâ�0Œf¹ùLÁ¯îpg-NFsS@Á€àŽþ\`ç_ï””KDË‹ìž�Â2i"Î奉„°»š\Ye¶®FXÁ0�,�T.Â<
IQPÒN	÷­ÊÙ¡áŸfÏ‚:N�¤‘v"Tµ
!Õ¿B* ŒvuyxøöƒÜÞ¯_ü�ŠÐé$Uë<Œm°í‰Ïþ¼_<[ëN6‘GþÀþá½³n�)sS$p�Þcüx«Ærl�‰Î¦#WðwÜØF–'bøé„óe�Á·y�vÆÓl%Ä/àÿå”ä�í²9=ü<¢&QËq„”Jb‡Ü‰°üÿ\”¼ž/¦Æz½^�ÅõJÇ„”PEFÍú‚ûA‚‡À•oBÐ`h»”¦”ãÍtÝ™Ÿ°‚=×®º¦L
ðìã‘AeÞ!?J–N
q«„„WÏIçö
—dʦò""""""#Giæ1Ù.¾ë�j6ØÇÔGU3ŠÔ07À¶bù¶Wt >ðè~ü`-�é'„`_1zžæ¾&‹UVx�ƒò:
7ì©ê¹eM‹Ù3tˆ ÷v^í­sü8Ê
ƒË6Ü"è&"¢Æ) '~âåŒÃD‡ÇOÒ¶Ý
ª—t@Ìã%6ïó	O¬.ge]>Ô¡L%EGœÃ˜IÖtûte“Öu‡5éîáè%/˜f\	K¿ó²¡ž‚Tƒ†J„Ôýo,Å.¬ÒHîö Ý-/Š°„êxø¶lxôÄC�ž
ŽÃC°`G<ÅÐðîDz`�qÛÚ‡a‘…¶ð7ù¥„.¦ô
à‡…Ó‘Ü—Ný6©	a5‘�d"švš-L`÷‡ÐeC”zDAÓ
 –aCKu̱�õ”¹¼ŽÈa	3Œ‡ÌöÓi°a n_€Ò`vãb)rÝr-ËcÊ‘�€~ºßŒ#QÔ¹u¤B‘‹[±iŽ¿òûNýÉÛ/o�£ú2C|IǺ¬¸þýLâJ!U%¤Ë PpÇ0¸X#/àœ1É?Ȇ�Rƒ¤ýQM
Ô|¡�ª/èiG¢@ùI¦ÙYÓôþ
ij\PJL_Wô-�2(Ü€lÙZí;ªúD×ñµ¶/'þ/÷ŠÁ±ôÑüôüšø„í$™µ¢Š’¯lW×ÏüÅ\¹ìÍÛa¸ŒÐ��øÎú2'wlB!�®w“ùü§|‘‘
H¨"Š¥ÂÒªÃR wt­n9k?ÇÍM‚˜»³ËÀ�êŨÇðvr?ž
R!)&g?³v¾±ü·ÎŒ_“6!…cÓ'“µÈÍKoß7¢ÓU§§è…X
Qk.¡xs«w×:¨óãVŒ‚žcwwtñ-Šq¢S—•çŒÑ6Ø#Î5B˜~†ÎkÍ$„ÝœcɧI‚œwŸÜŽ1‰ËÓô[ï
”0“1hûuÚÌ`è|ò¸³™ñ¡`Å¿kÃ8eÙ�ŠZÜxÌsÛ-�CÅh ß³")Áljœ8ç0û3žûæÁÃÊfa	†gn
Xº��bÚËm°b[°cKË%j hÂ,C˶éÌ]M÷Ë7bC¤ÞƒŒ¨‰3ã™|IWË$#ÊÂEV9†ª»óT*ýáï4GÊغR‹«EÔ䃢g ÜðLëö‰æ¸ÅñCcü¦.ÝÞc`îVÔ��'4…S‘‚2vÂA®©™6S'S
ˆB—Ò´Tg슛Ó÷¿¾tñíÏÕ,"ŠD æ)u¨Qd&Ü—¢”Ù8r-¦h7–Û‰�ùd
Ý_^¢-�õR·u(´9ƒ b'§3÷AäjwˆX¸L„?[ªs‹)
(ý_Jñì{ƒÁÐá®}ÐEð¡®ÝúÜ’qftðDàŠ$­^‰l À#³2ã9Cù{�|ýÚp
Þ§4ã	˜†ô"o¦¢ÃA34æX	Ä0“^Yîµ±;¦ðLšPyš@Œ{’”èj\N�Ü'k”RH<#m”1è@„1|â|}ùrÑJ³@œ1é÷IÀ7›á©J”Ê1	Ý{Ä[Q°dBÂ_Ö™ò.Ôßq
;‚‹*»—¶$FéÍàPØÓ}LŒ6@¤‹„jæ¶RŠ)õ‰¿¾Ùéo5Õ$nàj¡Ã¼‡éôdƒÒ$†ø»á÷Ä),÷6)@ðR)çP|Èå‡/$Nç2�íìî®ÈÊ@:ß+j¶´�„0®WpíQ´è�Y(ÑGÖ€Ù{:ä' >¦÷·àl]0
PA9Ø�]	À�bºsâºH^]dy”YŒ}u6e
¯”±‘åc€o7\ÑÞíŠ× ‘t‰Fà,�L	¹Dt"+ïá:P:!â¾}ñîzöôßœ�Æ™ùà¡rµ¦f`’.–ê@.-˜NÎÌ
ä`uð ÄHP¯¤º¦ÃTínz-€4ކ컄Ŋ
Ëš¢Ü€·,Pë÷}gÝóù_#”ú`ͬ©ùÛa`–I°î¡h> �)´ÍÊzÀháó#‘ûFF°2@<þbߧÁdvEט×�ìJM$˜én·qØMx w�ý	^ò<ðÄ=àtâaD6ÁŒl�bðNGøÃøÂÚm
)ƒN�²ƒùPëÏÒ�³	LOÑÙ:a˜� jŽÏœŠ–nÄŠ†¤*0‹¸¤:„î4H°¬â´et¯Ð!|gè§,:ŸßÁµl¬ 
ÀÁ›#ݪŽ7ùѽq_-K(CSpج¦Á‘€Ldµƒ¶×mw8
*Q¬P¡iµ²T‡s33ç®|€”*L%X×@Ñ›êT&¡ùKÌ /jÙÆÌæ¨@x^ÚÓ‚ø;s•¸/Ÿ.üóuÚ‚¹ZJÔˆ¦ª”šó›Q•ËÂe*LUÖZŒBr9.mrxØ
û,1ÆZW‹’É>N&-Æ@cœM30±.&†•4™ä‹»ÍäYœȶ“ŒÀÝ0˜Fƒl;o=�¡©@¹(ìvÞ2Žã·…Ñ-òÑÒxtG¢4"A§Î!öÜE€�áŽ:h
1—ØKæá4Àº¸6Ü&¹!“PW#³ç�È-1ãÎèCGŸÜk¾ªü°ú/¾ô}œÍkVhü¿>¿ÍËn´ky]¯+’HänI8ý�ö
p¤p. ‰½_µÿ�lçùIzÜYº?¤vÚäΤ>ÓÒûÞë£�dÒ�à‘/‘K
_Pî!£ÍáîxžåA[¡Û}MéGt>¯T%ÞÈÿ¹þ°pºô
žÐÁ�éˆ5hñÑÿ_™ù®nr9ÓA:Chs¶FÉq¨QóG|&»Š8–©×ÛÀŠ
òp(H�_0÷‡áå
WQid8è@üd\¤Ä0`ÏEqÇ&¨#�â9›“ßÆ�Ü&¿•T*H&†À
냧¢î#òµ-
É��ÙQÙ‚pDŸ÷Fÿ“VÀƒûÓ@b°™:²v•ž©ZpŽ•V!±!ˆMc	Z‚m\VØ9P¯ìîžõ¥‚^a°šZ?ªôCû#òŸâÌø	Y€�9ú/còB	ÎZ4]"!¿²Ÿ�ßÜpÍê#Ä]슒�)•4=@6T‚á$—åAЫú`77h@¬�Ýë06¦BþŸe¯Ô²#W_U+43ËPð�ÔPm¬4_½­†äŒq¸†ç¦�HL¿Þ¹y·ŸjVïé+Ñì’¯Qà*f&âPóä8„¢6�Ü.‡Œ"\1,:~¯G¢á“�²¢*²
JÇ>{“›°�µJÌ„¤ˆÐ%!~¢Sí
ç°6$&<4’03F`û%˜›z¶|@ƒcò'é…(]Øʱ˜vj�Ba¤#q"À7%�'ʯ»zÃñ¯û~Ú¹ù"ný´�æ?�qÍ?NGñ±M»gÅ-b¦aüíŒóHÏ×ÐÛ°/z�ÕÜ_"82lRo‘šÍÙý_¯ã3ùÀ“ác¹!`=ÑLô3µûö@áŒióÅI8Á„å�›¾yü°ŸÍ¬^¾Ø‰"~!=}âó%xše¿z�S“�JÈ¡˜£õÈ7Pò)°qdx

Ü0'
ÈfYžÃ�X1„9àƒ K9	¾Êhdö™M§s»Ñ£ R–\€H«Ðò’Ê&Á2DwJ“t ÁîB½éläx¶„Ò)´�1@ ÅB“*ß	]`€Æ(h"ØõGm4Aù
ë>ä½ðÿmé+×™â$éÍìnÜEYc~ŸœõkÛG»õ=žÌÿal$uhDXϧx³…n†°!ÎíÓîÖN'}`‚¤ù“ü§Ã×�„B˜‹*8”1�˃üÐñïóÚ’%2ôD£vûëƒ@	¨:,PäYÔ¤,‰ÈW¢‚$f?I׃Ô{ú×ú[ÆgAÈoÍÉÌRÙ|½™êdd~!ÌÑ@5Cà‰š$Š�tå�,‡x‰ÏÆ£mèr®.$é	ˆcV-¡—ä‘kA£ û¾º�÷Z‚Å�Pèæ?Ú*‘xöpõ‹2úPŠ9ÏFgsaôâ|ùy0ùü<{L
–ÙùCC¢×ó6ß$®p‹¶–‰b§3ås
GX@Tú¤ÎïĬ]ŒíNí¾Iºäéü©Ëá}¶W`"®-~�&üøH_*7¾¿
Ý@]F›�D,/|4±.¥
H/†¶wÕX ¢�Îiñ@–b!š·0 a<]wªD°
Ø1¶t-ó.uoÉí?±wôûýô5Yúµ|_@Á9hg tI¾/`10h~~§…ȃ›â°ÃÛµp‰ÑjýýÓ­•”¯"ŒÍh3­ÎÕÚ:`'Ê@ÀÖñiÀ B#Ø€hg¤œ8FMÐ?B ™!�"ñ@|%U3"›j)&ù¸Ü?ð¶å9!™JD3ÿ÷²<5H™fu7ªƒHΟXˆˆ—ËT9
�kþk¨€X(}MÎHBbÌ¥)ÜtQý@‡ô$©7Æp…Þ÷gä
·ðv
è×2S‹/Þ*À¼­³ß¦íϦ9	dQE©ø¿'Ø.³èßùçõ›bl„/óE=PPVŽ³DkH]¶!eˆZÈZNt·üÿDœ„=	$±ÿlÚ6“‹÷/¸p†öQ~¿ÄOÇî6>eÿÁ¦i’Gü’÷É�âë4×ç!8à•ÐÿÑþÞ†Ì5ƒ ”èø)—�8XÉrd’ÉX¤³�”=ÇCCCGB$-›m*#@]#’ZÇR�NƒÙ9!Elaev;ˆ\?ƒ¾‰�än¬Â€ÌLa.¬h"fZa¡¢ÊZH’„0DpÜhчð?�lwÀ;þ-Ãã?©UA 	‡_Å:4˜œ"þÈI^jLT„ä®{9b³üÂË-²>EåðÅ7Ä8ÔY�!ÇqØÈ#kfûðï2pZ"°-�-œÌdÆT™ò€@øRù/èZW·yŠÕh™ñ½züÓ±ëLúÕÜr)ª„K†
82RPi(d¤
1œtá=þ�yè;=‡ ’™¦�Þ�ø�pŒ8Lˆ$Mxø5Âݽ™ØëU\]²1…½‹+¤ö)Òú'†¹6P¡9ߧ?MáBJÀD¸rÒº
©”î‡x7
! ! '§
…ÒäEàÁ	”N¢Tpdö‰¸Gh)‚bö-¢¢)ž’=©ümA
uæoðÀl$“ÅÍá
Ú!¾g
Ÿ'ÅEÀ†çr×*ߊsQhw¼²*÷�ìKÉ$ -#ïoÈ`È£¬/¿°?DÒ§Nã¸ó¿¥V§³bÈË¢¢CÈÐvKæô„Ù°Z F•Æèƒ
´—4Ƀ’tyà]öà4Žž)…ç�hnÆÍ…È�èfËE%ûX1΄LÓl­Ë†Aãâ;'qëÞ6HÛ�–‹Ü²FÔ8]åˆæÒh]2±25¿éÒidŸG¼Aàé"˜°00Ký®2ÿ»ýâ…xÀÌ&aüÌ­hi�44³dÚ§yíð:õ{<ýÄc3Ä*Å�k(°ÆÁU,0jÝ•-5€' �-HÒW
Ä{Á›ÑÔºÛb%‚BúÛÁ�ù�…'avþîwnÌÌÌÃÂ_�ä�õkiª¤5ôÑýô~ý�»¿&CòU†­	úÁ>µ°oÐËa…iþâÇË3Aú©ÃQ¢ä�ÞÐ&Ó¸‰%KnLÊ^)»v!^Œ=¯eŒüHˆšT@ÈöV•3!k�󶇶qŠ¹F_ªÚÈ?€ñÅš[¹¹Ü�p
¢ŠãA1�oúI?JR_ºŠ›ÁáZšz×.¿è¿¤�!¨Èy€¨˜q*/eÜýIè™éö¢@îš½ïŠÌï¢c›O )œÎlhv—ÅTÀk®YÁfÿ—üü³šwóÝÇü|³´š>é2ûáÆP˜‰O–‚Q¨TCôŽ`ôC¿ô–(KÉ6ŒM¡Þ~cƒ?4²ð/@›Òpî 7y’TÏ(
Ñ£9É�9(KæœX•J&†ŸÏ'i±Ò=Á¢Ä@Ü¿õˆ‚®ã‚©J�ý�
ˆ§ Ü{=A¡¡}ƒß´�c�0+v�!Ïf½[ZSÉ"Y#®ý	çýB�—LÀf FMîÔbíú…ߘ|à5K§�.ž
×s¸+¤jA @Š�Ž9VCç0œPŒkè)�ôù“�Ïšþ¯ô‰Â1È4j4ò$éö¾œõæ’}›
gü..qãŽI�íÎ^Çûj9Ò°úǸ×!À£ráaÚ‰ûh/\ƒDý‚uNx慄#‘²¸…�º^ú¿^t
€¸ÄÂ#Qwâfäßêó’‰
�TÚ¨)]&´T*=-¬¶â3"á¿#l`~ã©Öˆ�Dgå� :&þÿ‹ðÉ1#17îTÔâïg‡å¢9R¡„¨ÚC"H‚¥
 ¦iË„a\#Ã\2ôéÔ:dW/WÂP0G0$B"Ycp-‹Åfóü÷ýcƪ@¯±+&ZKUàvr7Á'Ü`¤ysÓ5âp¢&Â"m
�‰Þ«4rS@˜PD3ОeÖ”ë2@w+ØC®­i@Ð U”X°Þ„­¿
uÿtÑ\Î-#ƒD±­Q0àˆÒ¦H)
ïÙ�ÐÀ~‡Î¼D£ÀWLŸ€‚`Öô:¬^€�®¹°�(–¦ãñDµÍ8^îy–[%C¸”³ˆ þƒž¨öa·ñm–¡
´—Pâx
µ¦.hOB~ãÙ´¾Å
o÷”Ÿ
t
w»�Á omL"Ê%øPYŒ£+÷sâ¾]äcÓQ‘öç‚ òS‰¸ß4E|%?ªXé#»ÝTÒ4š02„9æP¢å¡#¤¾âƒFþ¼yGßõ�â@æfÊ^b\Ä2G#lÚ4ÌñOBÁN“`º¥î_bôà"&´&"nRúL’�ðs†:"LÝ,Z´hFhÈx~UÜ3ó}?Ê+$*Œ?7ßùÚ£Mi¹‘¶0©Béäjà²Ê›[YùôÐñ±€j©’\ƒQ4¦ÏüZH_À«i`Ö\ƒ”ßú$q‡Fmú£"ªÊþ€Õ†f„}ä­@`ÅÖ
½^(L«€
òÀÐrd~^„;F:ÒX¬K�R�
ÿ|1.~O•¢¦Ze$d—Ÿ:~_ÃðƒùY×É€ûÈ;‰CàCúwƒ¨
�‘1øWÙpÄ,æÑ™™àë�ûÍÆiƒ¢3>˜^­uÃÖL>	J±°!óøˆØr¬KÏ‹æºST†Š¶%¢€ "H�Fˆäee¸�Q]sLÜÕ8»¯äþ‚Öô´F c&ˆÂA$‰)4,©Q±$`V0aS²Z „ IÆú¤	ã“�æøwÔù÷(=ƒhb!½LÏ=€ÙÌ 4‰?0w‚›Î™Ñ‰Ê¨¦�AÜšl›hÐ,*£àJj`†5ˆQøõ@÷J:‰T0Åx=¡>9¿F¬³�Hè@ƒnÚã&K dŽÉФh€Ý,JeâHˆê\�aûÇ°L
’“«ÝV´tâU"¨8
Î$ª]À^¿ì�†yËOP
�5�K³Â@­C2,Ý[¨ÛŽJš‰¤ÃD<•èàK¦@:›€™²ªÃ™k#g²B*™Dô½³_‹¢^­%íØî›� eÓ€VsÉCÞiúç]`°_rѯ#¸ø
@p:é%€çh¤ ¸cÑвòGj0�;Ý}§qè…pÁó}÷aì�8%©C	Gµ^Ò2C·�Ðî.ž(z:ö�pUœà® ?'²åÑ‹<Ã]FÎN³+¥ÂÎj0�Òþb¬Ú
Ý£m^žk…v�ˆwJ}‡Ö¾À(Ñüæ-í,ae%–îч
Éh†¨4þÓ¼ŠL(T¨B’DŸï†R—
‘ƒ?._eËðú
š¢€é†0aùhh>h¯ÀfSÅ<¡ûÌÈ£ÜCпpXy@•ƒyŸôan/#­{—îs†±Ï‹ñnà3ïHg:û¹û^Õ�÷1SGø0\°Íþ)1Áúõ©Îm»)·'vM=4¦‘@¿hPÀÍâ™qº–å‰ÄpU±ºtuß-É‚`¨ÊßL7OuÈyS
�ºÖ�÷÷­ÀbŒK$¡ø¹B*ì á{†ƒõð�!¢T
�ýx(ÀN”.‡1.q¿×/ÞRJ�Â÷�\,‘¸ÜÈ;Szµù®è�Èœ �ˆæAr9ˆ&/IÔDDfGDó#8±†”ùÔñm�:[çûV‚.z@’DB’z1÷üêmIö9ìG%¸Ê0È”PIÇ1�FA•%!9¦�;Í湩?CA@;	Áùá‰ñ0I^t‚v8Øx0rAXì÷1é(†5‡xéèìvíì¯ò‡`öh†áóçÃH
kv?)©Ñ„s†<ÁÚk¦'ïøý·o›Ã{Fäæï@ˆ¨
¹Á‘d¡;� wJb%‚GöÇØ|Yëe6RHóòP³[‰‘ìøâÍÙˆR`’ž0™æs’fD„rëc
a¶ÝZlU%(#(ñàÐk$ç<Á•d×öeƒì¾ž›úïõ:yª—t
I©‰Ÿ�«¹ü¡ëU¹[Zm¼ŒìPA]à(Iâ
hžðvSÃ) ‡p7-•ÖhW)¹p²îºÿfóôûJ/Pýiù“·ò	,®&\�Á0�ÈÈ@o9p¸\`ÁÀ©"	)0H�?R„ƒo²?÷£ñì�ÉùàZ&Áø’ÅÁ-¾\,è…/'ñR
‡Ì_s§¸?h~ƒ.ÔÐÁª¤ýE‚Ö%TýCg»|�Ðù°À# ]ú»éòûd‡ïÔqß›¶¨Ü» †€·`Á>¿YžL'°GZKðCÈlþ>`mÒêƒïü�øäû£U‚<ä	ô¼ï»É¤BXÒGÜz³ªé$Ø�lX²(IœX"Àe”�Õœ¹>T8f
š…*â(B-Ôi-R¡°AŽ…{�Ãå?{¤vÆw@ª�Ànb(Ï´C2¾™iÉËâ¡àÉÆíðIð‚gêL@‚ØYú&0Z_Ãû—æ©á
=$&Bœ&@Ï5D°?/&éC.
¡c<ݳãq%`jÚÕ¢»Œ„äPó16Öfع‘µ7J ~m
¿ãp3È^ö ƒR˜QNIÊgòëE
…�è:tä¦Il÷¢B@…Ì• Ò`x‡ptQ8›– $0â€@°Ž»ð…²Eµî˜U	{âðÀú(8£½¯4™Ä{;
×» Ï’ òÔ
9¹í�é—r5u^@¼˜¸‘’b&ö±ˆbA=CpÁê
ñ�öŸ·µrýÿLØ3÷Œcpx/S^/ddF¨Á;Ï8€g£bÁPàþüDðÉâè,Q@YîçÀØ@eÚ:æ3ŸOÀ®Ó?wN’aɨ2‡ êˆZéÅÂJ‡Q°œÀpŸë&Ê�C¨BŽHÄ2F×8tÀò)Y¹™²LF!/U{Ô9ò9Áó {?ÑÖJ, ûPÉ×ÓÓˆEÐLzæ{�øPìÚIMU4=ŒaÍêšf
Au
Ð?¸}ÈA—øÌ×X”ÖeîžC'x!ïÚ¦…ð1˜éŠñ*·÷4JÅÄ9=þ´7á
ú~*ÜzX"z®÷3ò„õ!.š"šÁûg^©\1¹[vNïÐß`g	Ñ?Oæ²%¥pP€”‡Á ã€â-¾
«2ª¥5iÁolºñ>%ðÒõ~/r¸�\ùDjÖØÊm‹mmèìÿÄàÙö©ë4'®Í½ßËá>ÄýØ®ÖõKöJ Wñ(ê‚­ª‘÷Š;׸užNI“E€[FR.ý©Õååî„çAÁV
�™ª‚µ§wáeŒ²l£ºk{ðþñAÏìÑÑɽô!ÿÍj
¸H•£©i z*7¥=á¦9¤¦9Þc„¢ìÜB&O3³Ç®´“!€C$
Ý1ò~QÁlj:KøÐoßZCÄ̪:„ÒH“j\à=§ê-¯PJ%³Ú™17ÉIY!£�™ÊZô{§»¡ßÔË6»!ÏS-Y]ã9CÂöåðãæ<Ìѱ� ×NÉÙåt¡Ð 'RÂ�MHÉ ¹�\�¿ê„h¢$�Šbë‰.	Ê.�Ús7ØáFˆZ¸IÈ…ÀÌ�:ù
�˜c÷€úÈ8-ÍìC²i@c¡¸ã@¿¡ÄóЕÈ5úMȶ]ƒÅ¥�à9nWBáwÍP›”�:P¨1%Õg„<ï‘êÄ'��LÃ=VgøcÕñ�¿ ™ýDRe�b
ŸÎíJÓïï†ÁðÀç`ÁÁ–¥î'P-À;ÈÞaü��š^º9°d¨TL'	ýä	^”P!Ò^–gz’Ä ¡Y'-ÂÍË’Þ°Ø5†á,m‘3£C$	Àª$`6p°PD¤KAã‚$pJÇô!ã‡JߊIó=˜¥xUPœúàNÀ$¢—v`¹š\„ðd!Ú@à3í„·Å°óôÐtœ£:¥@ŠûXÆ"È
B
ÞÒ<
�õ@ï÷BHl
N|pL�ÉÔÒx›²…8ùÔ€°”¦"zb!ÆàtÎØêY|Þ”7évì£�¥N’Pî�"Bж/	ƒ*w Aüqâèg«è0nˆß€SÅ€‡DNêL@5z[<ˆq!FøU1­áJ©®ÿûžã¼÷„G-ÄQ8ÇD¸ù
Íø
ÊŽÛ¢~S�+(†6¨Ý,F/˜ ð`ðÁÑ̸e¢ÖtƒÞX!AmH6�m·µ‚R¼¨[oâ€kØz‘iPqÎ^Š9;½ÊRžˆ9IèO2¾0¾LŸ¾˜�L_Çïš3	ýóÙ‡ðíñ„ˆ}0~çïüŒå1?Ïž}Š�û‰¨HKÏÐ~“úlvéAËòŸšÝ$œÃòçcÝÑS£;)Š]4�W’s²œXµ&–/ô%ï!?q0eO‡~¡`ÉCeB†˜XéC“ãŸë¾Ñ¸dTɘ"vfîž7�¼
cÂׂ§ð r_øÃ';ª…¾íÜWë¥ÎŒ‚Ñ­fƒ³Ñ^T°á¬žê¼�_Ø#¦4ÞÄ<2\¯I«°ú’�4~ñ{ô|·0[¬ÂÎã]Ò;Y•÷)üàx§eÙM"_Ò‹†v"@Ä‹»ÖbòŒñæxzK3"p-åÌ…iêŽD	�öôSêO«Ý_E}�/¢Ö“ñÍwí‡æ1m"õ‡æ|ôí­>#„rdo£|s%dßµ†Øí2†îª8T>÷³©šæÿ´'RÄ€óôVãªÚjrm"Ý(v¹úóóOÅ®÷ ïègÇ–%u�²vÀÌÙùÁ
(±—²DlN¡ÝÖ®½çŠÙ±Ö)
:È鈀«"+AÙÉ,Ø1S¬›Ã=@f¶ôÜ®DM˜Bë£ér¥³¸M¹£�Gg<Ã^UWÿ3!7<÷ý½2´©Y;È<‘Á–Û•à€•9.møNvMe¶»°˜
5Í2;ÛãZ6T@”ˆjq”�:„ÒB˜B–ðwÍ2n< éyϾ
�áá…rÐ�TúN£  Ø=·ò“b*—Á‹›½ýÛ_Â1èp·�``„°s0¤A© Q”ëv¿„¡þ	|q9ôi7N]Áú�Ãp2[ÎWA³Öýt…•±�¶Û¬"&À…,¬DJW.“ß½1<Ï?ÐT’f{Zæ†Á2Ыî��?SÌlm¡¬N×EL
£“¥4/Vð6Ì&¹Ïh
®¡¥X\ȦW¹ž	C¾0£u�4ˆ"(,ÚÐÄ¡p{fe�þ€9ðÆÐÉG7ºÛ·¦Ó‰OÒh(T"Î\‚v‰­··ªÔ$MG4!šWb_'…ÝÀq{2,qšU±ÍWÎÊÄ�c¢;µ†LE&“R‡1EUU°h'Hx„î”T‡ê„‰žK[Ùú
á`båÁ]G ˆÀ¥¤0§<î.ypŠD‡ÄÔ�D£Ï]±ú$tŒ3M]3øq5C°Æ²rnƒpˆi–e~ ödFSÓ7Fá}‡C‘,é@­ÇÜOUPf4æƒÈ—»:<$,÷˜jð7ƒüüiSBv×wRè`‡TXWe‘,*D&Ê=¨~²>Ì®CÃZ�äw”(¸žGX3`“
CwÈ‚*ǘ9<[äËEi©œ=>Ô8
¹³KdãŸ
�©œ!š.ü¤’L@‰©�nU�zâÿ„͉4ã
ÆÍœh–,4´8C 3âW. &Þ›‘錷
³ºPvåU!	!	Þ¦ÁÐãObº\�áð‚´qÊK„–Ôk2sÍÚ…²ûU:A>²
y Òzc>ÅÈ
›�Ï»‘ (õoÀr
Õ@†J¡¯·üÁ}‘öt`ôõ’tŒ}æ1ù¹–²¿RlYÐ%¿¸^5`ßV/Óùž£´?2wÇ_6‹Bš”¡¦M¼üuýÜÆë}Ào2ˆH$%]êq‡àü�7@j»Îœ×;\Ms€JÓÌ%
é]=�S«Ö÷�?§Å$¹cÚ/g×}Iü~"
żl³ ü?*»²µ”n]¹ÿ_þ«h¸þ°¥‚¢'ÕÁ-ÿR�²$N}ÆØcXX�51 qPÏ.Ü�Xz“&|EW ëQ8.…}ŽŠ€t>Ñ�åb}qj'ûà|ÇúXmæOÍÝêü
ö‹ÈÇ䄈*2sñÔŽa¡|*žGœ2sƒwèŸZ=…~ÞIÔ©	ž¥öº$%ôúÀ
	
_’«mYjÂ|‚ÍÞa,{nzÈ8°’”j�ý«fÝ$d��$ì³ÚUb
¹W>ê;,€Qªj–ÆɼöI}Çqૼ‘@8(Šmàa»�@.qŸáÍ,AŠæóG±¸¼Óâ?å7¿íüÇÝoˆ*Úz*�–ªªªªª
ª(¬Yô¯¿ø4Cí8Ô$éÔæ�cÌižû!áré¥ö§ô—.hOÄa ?2ÃÁ!æÍ?��zÃ�Ÿ…°ügç9‘¶6Lœ‡Zz?>y|äNâ0"¿]¤ª1(õ=°úý‡¯ì#£§«M÷O“rõCèa[+Ŭ¡¢>ú`ÜR !âJ?zðè�1éÞÀôƜؘQˆ%AƒSK%X9®†|ca»ï€|åš•:ûàGò!žò˜§óß_±7§i�²T{‹€Aæ~×Ñ”¸�‰Ë”UY töE×�>°ú²l4Q¨®o6m�M	B¶V	ep륄|¢X²a=vÍ-Ô†Ysñ¦¨‡£Ñtu(ÝT;ƒH8½XB{¼ý³KA	‘Ž½ìÖÛˆÙNiEqú,ürâã³³¨-¢;É=/÷g^ZcI0™²üp±Æ¶[§ÿx_ŠÅPÑå'Ó¡Fº´ÿb\¬ÊŽó@·Nb–Y Y{s½‹˜Í÷	˜@Ù!CÏK¬!A '°+(ªÙ�п!AéÖîæ�8hf!Búá€:ay&ô’Ø.'¹1I
×/}e�û〽$`(Å5!>‚bîz“'MG*ˆž%Á,§.§€‘eQW1¿tz–Ø>iB4K`ò<Ñ¡aøŸèkÈÃÌéßo ©§È&ª]Üb
zºX†
«á ØdÉ�À·g¸Qc)œ…ÑãaCd)ªö*·Í‰�Sž£ª¶lb²Ñ ]ÍD.ž3b1@à6g2
T”HiTHTÈL�¹¢ÀË-ãÉööñHû):„´Oª/UÐFè¢uôÒ­…6ÿ8?0#u$ER“p}ÈCÌn�æó_j¸œÆû½�ÙTõOæVôAÇûVùFG¤>îžß�Qì&%%Ȭ(ûéHÊ–QK‰-ƒš»n¢ÑZȹDk;¢MO�žõＸ©)þµ£‘Všíg²~fd6µŽY
[êҞέÀäïdþ—+eØc™à*XjYUq7iT€ò	hhƀϘPÖµ(*–Ó¸Ãç©Ç»¾°{ûöÛH‘¤µÅÇ©7
ìõóý)Ï-ЦÁÃÎ`m=Ç„Â'ÍA¥>Ä�t·ôžÇ·Ç‹ô´ wóˆy÷gñÏ]Ëè¶K„Üw%G3ìäaàG~{©ä{wï™ï7RÈîÿÝA†¢·ð¯_{ö¿buëÇs·/Ϙ¿EÅFÄ�·fê™ÛÑ“`–Ö]µ¦øuGÍùѾ>‡Åëëê錓•¹a«¾†¼銅dè&÷±'‘3y,Ü9†y–so’Ä|¶6XÀû5gô냔k–Ù•	™N Â•:Û"õÎHóôÇÌ�œ8ü�¸M™nsÃ\+�wZßG:^Ý89XšlgX¢m¸•ÐÎ’hh”.yäæè÷¦1¬òãÄìózsÞÉÅ-®GÐg2C×àÛ`ò…–	ìy>Ž.ö»´·ai1ÑÙ��ŽƒkÝÏÅê‘�œÁa™ÉÀ˜aô8”,»pe‹G)Ųir{Þu~r<ÇõzÏŸ“\çÈŽ¹ª¸é:}Äô§º$Qµâ@Õïéûè}Œ<¬Sý\Þ<ß}�®ÞÉÉP™W´NYÓúæ*„QÄ�y£\k½¢tvBMØ©¶™^jaÒoGvë.ÐCéʯ´�àyÃáÕ›îRôý§`F8A¢#ü„9øvˆvƒ†QF#…NÐŽS8ü‡þ·ö*§¤zú!;Ïäzwæøx�ø‚|ÀÀ05QêsÙÎ+¾=ÚL}´|¿žÎú›’Ò‚’ó‡êÿ·úÅ"@’¥úÅû;f¢:0½‘‰þûQO†¶püRG�Þ,áSýº‘‘ÀHcj•¶ÛÉ'ˆìe$<
Œ"ðëÝQ†IIy2uUu5—uç£qþQc)~ŸÔîXAʬԲÁ�îUGýOmEæŒ6Ÿíô„QENä‰
dHL䚎ÆC‡“©œnsëÀ¡7¥ÉëGb”×ó¼´ûls¬�¦ÏuÐ�mL)"¯¹.K‘QÔ`œ³m�žÒüÈLr¹ª'`Çm6ïÜï{´>cNÝ^C_{d®³eüÏè lht9VK6
`ÔÌŠŒÈÈÁ5¸ï@ƒ¡˜çpÒ#�Æ´ ºÎ*¢�QWPVä—™õùñž;P¡"Å>½*³Ýò*UܽDß&húô¼Êhiÿ+mŒmqóåm½×>_}W��82•¿£¨æ´ùÇhÊÃy=_Dqô¯³~,ÕæÜøù}õ80ïͤ7[Æ
‡Ñµ†îotaèÙ³s2›å/]]úçgVmÓçxéód‡u£F!It„çç™·é©Ã†ÖX�s
Éø=�†KaÉóÕžî4Ñ•
«°ìÌØ$W%rœ©
Z­Rêé‰]TUJèߤw�±ILrò‹>`÷)PÞî2ŦS¯—�©²IS„h›^=áΈÚÍÌ�)ª§êIm!†AÉ£Q©ðÑ©Q»uôßtíq|Þ¬çQ//ýQ�‘$ç<\˜m”Ó&æ*ÆÒÒ½*�¬Ü�Âò«i'Òp9Û/†ƒÎü,1§ÊxndËBó7€$ŸU-¡G-4'
w‹)±ŽÁ,|6;övCð(þTþfP(>¢Eø�ŠÅhó®WÇý¦YEìOòö‡$¼åÏ›Ì"ªŠŠýí[�£Ô?WŸîM"*Æ/uz¯þd�Ánxg*)ÂŽôK‚¿É9Ðõžj0Ùþ™ôçåA{¡Ô«„ ÚPöŸƒ�á‘íÄ‘
õ©PîÇf-ÜNhäóùëøúìŒÒ¥ƒ
òÏ7ŸËÕj~j/â³¼4c´©ÊÏEØ<='.^“ðîùû;:ŽÂ"""""";¹!$«(¬µ"Óµ‹WÆ<¥t!QRg;*@m	kU26û–.•œèý$K­ce2·¤å­(¡¹Ch u�hŸ ÃO—ô¯aðv�µûÔõíò¶VzAGƒ�Ï4áØìº!
NÚ O‹*ÞV\�ɤxUdßñŸøwÝö—¹ª‰¥
PIJül»�sæW˜»Ë¸œ¤…Á5ß™Ýó§Ô1]âS.S;I	),æÀ¥Â êÈxGN;qCƒöÝœFu*Ž%Äv#AÞ©ßp
ëjíî}Bo¥
Ç£NíU.o
L	Ù¸(åF„»-)’q/Œ‡Éå~O;*³€yA¬HÉrÚ3;¬5)C%NƒIs§P<ËŸ°aDÎW39ÉèC’†Ir
 •×¡”+°Û6X_R1ÇB4‰¡±'‰gAÜA½ÈI¼‰³”Fìä3,›½xT¢QN¨}Xsi¯.ýRC~@qõIÈ&�kÕÌM»G"ˆ´^ºlºÙC2q¼Ó_!ñC‘Ä
ƒØFC"€¡b$�æ¦ópv§)™ÓAæz–‘ø/˜`çOœÔ] ât+…V¥Š‡0yDB ›fhI“J.…ŠùŒ¶ò2˜Ð*¸ü–òL¶:+Vœ�i³kB2á¶Ôf„Ô	�ÓW£žþ�»á´z©-oÎ’BÎ9
%¼Ù,oœngÕ
\ I@òíx&²þ6CMŠ¤	ŽâŠn‘xùPº*LÝÛY2��^Ä`cQTM2Œ{/H<�©J&&…†•[âµ>Ap�.2`Ìßœöp|»CÌ¡á
'„;éçdÎĆ<	'fÏð�“˜M˜FtNÀ;01Ó‘ÐRÙe]7ˆ+ÞÎaG•ˆšK
˜-T§#çgò{ÏXõò¬×ÐUtFÎêgɼýÈ„i‡LÈu›(ö§>ž
 žfça¿™¢^ÞœÂЮ¯S^[øš|’4xÆ
)€ºL±u)
Ú(�.^› ùBHE{�˜�‹þÏghsN�—¯ËâCÒGVÿMTúÔ½âÅÞïk·ÅÄRE$
¤lØÛdŠèp¼³ÜÎq«†]#Âä â%“²Ïsr Ä�¸Îä
ï÷ù÷�Ðíä>‡4Þ{À[€SÑji@rT”«ôÇБE‘꾟Ñ!Îu/tÿ®8¥Ú">.Db¦$¿–3››0¶ÔZ!$±œOųÇ{Íx—´y Ðèý$
D´º"ÝÛS\f©ÚyÌ'Ž\ƒÅ;ÁßÎOQÀàbª¥l |Ý·Ææu¿ÀhKwI�õÝ¢§�ÏbÝ{©ÝË¡(¸U˜�‰hBÍ´ãÛÄöïWºð¯Žñ®yæy|ánSƒ̤œvK
ÃâQ3Dc�º‚…Øpœ�L¡3¼’›ª‹[�’Ïcë½��AuîÓcÂì—"«‘ÒÀÝøõ¿"aB‚i‚¦ª¨—©Š‡"hùᤆl·»Ü–Y§˜ž==FÑáÊÎ}�$!*ø�ή8H¯-MhwkØcŽó6"sýá£aw”�?i‘,/œ5;|©mk§ŸÔ/’Ò*R0c«¹
µËœÐ/í麵àcAØzWYIøƒƒkQP ³9�Ðà!-z=ñ^3~9gm\Zþ°,‚*ˆ~;ài¥)ÉR8¿A,Ô€L+Ô�4Þ0šÐj\°¢¦}RÔ‚lð”ˆhœ .j«Æ¤º³äZxM»=àj¶º“u;“ŸœL˜äwZBåê\½’"ÂCÄZ
oPðÏç-íò86zœ-ù‡®`²Œ\ÅÁSMÕOJ)ºe�‘P$¬#ðU	èí �Üut”p¯Îg¯}Æíœ4C»c�:Nà-¸pÀÀW¹^�`úaχˆåÝ‹—WpG'¤ÌÀBЉC?±8‘Ñx{N¯6�ÑC`2>gZ¹$<#	°#¢z’ó¬òðÔí÷x,s€ÞÂŽOb"64.ä4´]³uîJTÍÞš ül/¯¨qÁ;+÷T@,²™ï¦öƒÍY¡²ÚüÈä×ÄBKŸœíŒÎq;<ýé’u:E“¸‚»à¡D{7ØÙ.òhçÀÎ1""@ú‡èºj=¾3u¯§fÎEÝèò«HÍVS™ÙÛTˆf�€%h‡%Üd=¨‘OAÁµ9”ÈÌ»wšLPåÞ„‹ÕTåEK‚pËx‹¥*aä
HB‘œpq:ó à3" c@?h€Åç<»T—¨ŸÎ&gv}R�BŒ‡NC~8‘€ú…YY
°$
#skÀq%ôL¢ŽÕP…Â
YZu~o”Ò;»
s8I$wM¯ìœ'£�‹ñ·D+˜™^í{öéSSlÛW¡ÙAÚ
.‡ ƒçäÀÔÅá¼uæz¤’°•�³Î{FÑéI¡—erÏÖ¶¾†¯Àã(|%!½ºœ51C>åâ@_Ò›ˆƒEÂ|â– Ð$™÷ þ™*¨¿¼ÅC£ïÁ„6þà!€%Süßù°<òµ‰@Sß?ûîE3,ô6(ï0tê"é’;61ùØpáèUÔmƒ0)£§
…0ÛöWï}™™ïDOÓú�aÕÎ">sü>áFþ�÷àqÍ÷Èýb#-ØqÑÊØ<Œ
Ž˜ÝkúÓ&C_S°Ó©‚¹£‘‹ô‰Ü©ÔâRo¼õÄæxøñ*°8܆½OÌ
ªlÇ40ÒQÅæ`ƒ“ÿ¤ðÝPˆ‰ð¼%ª¢H.0?ñH°ÛFØ6�‚1M"¸�
¥Ûxã€û|Ø÷×Èüg÷ŠáfÙï�|�^…ˆ"” ŠEœF%XùW"éy¶4b/Sc
ù¸Ø;	 ãFŽþô½]•‹qM@�X!¿RÏ¢ªCiÓ±Œ½X
¦6ÛmÇ2""""""
ÿÉÛPzjË	Y
LGžTbù×÷Û,’Ö¥»ðåL1sŒl)uñB=Õ´´œHØxWjÔÌÜòCƒIw¸.ñHƒBë™5™GÜ\âBÇAç˜âòŠ#®^µÒa1¾ëá]aÍQ7Á±Ú€�.rH5¥ñ{RÎýwtÉ.c™Ž[’æFDI-$’I¦cªÔÃ5& þëú,ëQñÁ­²6G$ËË3¢]óœæXÖÅ#‚lèàY¹ùÐ(:Ø,”J$*”
©§‰èt9†×nÝ�â$ÒUUQRUU]ó )"o=¡q:‡´„½¬§ž!Ä<Žÿî¡ÈP£(@” ÊKâHˆôÑy.p£4íïÀÀ�$cª* <
âo8sˆÿRfŽÀ8m!@*Ãü½)˜Ú/E„$�;;1¡3؈¬½Éälæz{Jâæ¦e[š9^¡§l9‹¢q‹��LwLÛ;V½b>r?ìЄ±ŒbXsÞ¼Ãêì_A°lä­ïy–n5‹“37½mHóbêz]ºyëàP•ºãm¼¢HÌ3iÒÀ¾R	ÛÓG:ØCÄ}c±Ì/XЖsP )+¢/}$ ˆ4ÅÉz‘ÐÖ!½èÃÇ»ª#®.�Èš˜õ[­LCŸ
!Vª	ÓÏG>Åq¯�œÄz�‹·§º§æÔ਑7œ,^è1‹Ñ+«½§©à«™¬£€nèwV¼7qŠÔ
Þã˜v¸.XÄü	œˆ¨q‚'ˤȚ8¢‰
 B(©
p=K"`|ÓT‹J«vÕL:&‡€�À×®Êv<Åm±t üÃd;Àh3^Ï9[²8Ë
´tL%Dhe*’W8–X}$/ ¸;z’ÂÁ¶ú d:Æ£-DLT”%NÖ�ÑnC¨zaf×�…{íÎ@ÑÁ‰CÂÝlO�^µDBÆGúîãCã½]‘�aÆêϬD ºr
°lÜ—“]L¯0ø³3ĽIx«gP¬ºh
d3 vq3‰‰÷ó…àô¡TÒ¢f%I„95WsEÚ¸w™º©š¨¨UT*’b ‹x›µU|qNù1F—™PÆË#gÐXºÂŽªwN‚èVÃ�ˆ³NL;ƒa;9	˜ù-¡ªÝÏ&'Ùµ®ötµêbT¨I/”Árеëô^§ŒŒ$'>h_ª*�X¢^ÜößÄ‘ '{š²—XËš“’ñ[“÷üw�ÖD»Û	‹ˆ˜&-
 É«ydŽ&@ÙÈ'5Uë:ˆÑ9|xwÍPÏÆ\ú›TH«î.Ö½v¾x!RRVv	e„aŽHN„7ÜÞªÔ»šùD“†ò­,Šµ�F«]º
Ìi±?y‰ZéÊ7�JZò†FgEÏIȺAÁи:÷
³=`e^¢…µTÑX”Â:»jB2N´FtJNG»ZØ]†[¹†ð4ßcÇŽ¢h'!N )"ýVÞ:”!(12
(	ûÝñø}˜åÖ‰s^Ó Š•lèâZBG©ÜrÞ(]	BæôµxhFнU¡bëp`4\ñ8?{ªØ;ÚŒH“à_k·ãmkYľTöó¥ #`sz„9FéñøŽÄ($Åieé×ñuÕù�Üó‘ÎŒAk®$ý	áÂj™§Y è€�̃
Ž(úOEêþ¬lvqMNæ=ÆDr(apÀ s>i¿<Šª3Ûa¢Ñ«Z-kénÛt/z>DO§Ý½Æ¾sFÓCo�Æ8s7Vþ:7H2QReëzS͸™±’•Ígœ:
¹2I‡ãš0ñ•¥,¡ß1¡¨jdó�%b[€‡H¾°Ùè4�
9£Â�¦�7 .�”õŠ¢°âeUúˆxȘ4‘ªE�‚™¸3f…@Þ	|Тް·H�Ä>yØïOÕžeFÏ.ÙòÁ(4]x�Gi³€d0M‡l8é„ò-¦f2ÙK'
eDQ�`QÖ>–Sâ
õÐp@íC€!ÜsÞ"U)ê²0Œ#àqÞ×€vå$„èŒ_¶×7B¢>:‡RIÄ/ÞBBD(ÏÔ�±¼ísÐì¤äq2TÓ$Àì9�Øn;ƒÁ¡

bS¯`Â1ú@`æTÌó9êÃØN�’}ˆ#S”Ë0în">d±„òxPGÌ.ÁaïBo/Ý$’IÚrˆuböïµ­m—m%šÞÜ·k33mŒa°XØÛm$’I$œ�VÕ„íðõ(=ºÖ7Y0½Z#3/I_Ï4 ŠÉX d[Dšmf)ðÜ5Îh—¨($¨-˜Úo#¹�€’¸dß“¿Â$’L³L ê¦$Y™§³Ï¥J%x»�“ʀЀHD'àö\®ÌyDVìöMýŸÓòØ	[v�2×Mv Û~vTñ`§
mÂqÛkíµÞ‘yj¤Üö@lxÈÅÄä0ˆ‡Œ’HAÁÁèet.@w0­5}é!šP}…ƒÞCÌE8oJ×±�2C=ééË¿Ê»r¨vÒ“"<³7óÓÄkÆ3H×>DŽ�¬ï‡›æ%îî0K�>�fHKÒÂ�sÕE¼;_˜E<¯	c:Voæö'M_»ÁÞ«Fˆlr|ö AÞ1 ú±M]± !HJ„ZT÷@¦¼¼]ƒ¤Gv§	^Í,#z8N�láÈ®ó‚wq_[á•UNÀ.†q{�ïÀ•7¼n›ÀÍw›uà:ŒæPI§Rफ़ïS8o�†ó±�g©=šz6¨z\vYaSzéÂoMéðÖ_H–¦ç5[wâ‡U'kEáX$$%Ò'ˆ4Æ8v–À�ÍN³i6¹íw3HmÁ¦fõ‹jÄ	ÙJ™	6ÝòÏ.å�Ä7ªï¹¼\†—&'}'Ú°AùÇ9=o}F�TØ
ÃŒá&ᇄ´ÓFWë÷Ó“Ôê9Šf$®K̓—w}œ­{Ô«Ü�WNÀuÚO°=e±…ÿ€n¶=	Ý&Ÿ�ÞlOláTBIæ’›�ýõ*…i1îaæý€š˜†Ä\uæò&ð¼!ΡR�í•r3Àº(êBOÚCN‰n'‘S#¾ÃåM�`KGÚÏ©7ìpÔ0‹aMUРHv´}r­²§Lz2™ãâ¶êk.ö^ÚKa‘UÆÌ^±¶e)äôüü¶-là­Œ�ª{N„–(ûwžÑÇ´�tÚUTØØò‡DgçØú˜†Ð»s‘&Âg""!“ÁÓ·}]|@
mÞeý‡rìô>2Ò…PTøM™g_¨_†?=#æXt>AÏ AÐ]ØUJ{Ü�§ïD
áh^Pö(ôœ,!‚‡3+³
LX!#ê.sÆž„ùQ@}¨¤@*Ä÷øë ÷�ßßÅ
 H”iT¥
ÚËÛ(k:€ßÒ”1jBqš¼ì¡–‚c í’´,�×Ú5D™zÃz^a NUÌô#ƒ´P­PÄžC«s=uÆ‚š�M2IHÂ(ö#�-ª§^3:ö}k�ãœz{W‡Â).Àèß çÍ»Yq"Ï�SvÑÎ\e\òJ TJ B}_²þoìŽøjr:îïw{dÿÇþãÿ_öì�,)Æ2>xé‚šîÛƒ.8ó# ^˜¸a,1VŸqnî]d)0d3B²Å5ß/1À¯Ã!‹¹ˆÿi”ä¾JgÒáyû�w¹ø2è;!,¸Žp ™*ÖF¬NɇúÙ]}ÙG5:ƒÏ£ò@iB–9Yg^»‹8@ô%S�Çö}ùà«ÖD¾´¡÷-—|@$Ji ¢XJ�ßã�Tw¢õ3ps¹â¥¾£È™˜ý…n5i3¤Dôˆ•Ï´ÆÖü߇'�UÁT€¦D‚BB"W÷¿¯
�ÑC£¥ÔHhq¬k`jÐ-¤fÅ°r ûôœ…ŃC¡áϾ+$ƒ$D�áòÇA=Ÿ;úŒþÁ „æàAÀ/Å1û!Ž•Æغ©$w×#BN{êz=/äŸQÜf�ÈO¿UXÁ†‚‚"ˆ0”\b¡C,£C‚Û•�ÛΓ9Á®R§Q¹=ò}KìÄöv—Ü®~ûK§‘§´—8d!yž#)¬‘4fµ˜yßžúPЬ¢(�þucBêè«Ñ6‚%t©üZ²Å®
ˆ�ÄxŠ¡ ý.0û°Å^¸N€1€–�>Ýæç’¯`}àüžJôUÊ7E;4C-SWP¸~h}®zÅ`FM
(R_�‹ø…ç”É5âOÂtrJ~
ƒA	!Ò|¹æ?>B�!
%ÀF…Ï,fWiÖ3¥NÜ9e5¡Je�¶'µD4¢; H	Øt�¢å„.‰ÜŸ!`5#$È•ôpÇþF"p ÉRû?¬ƒP6SƒÝᢃå�È Š
—ºÊ©Ô×QƒW\4n†	_ôó=GgA0 ù…VöYˆ<ù¡¬/¶C	7
zñ>[HO =Xžòñãò!?™È‚P
ì]
ˆPà¼Ärš &V¦!eÅ€Š9½ÐzqÈO¡ýOÌŠìƒ��é“DÎômCÁ�tMI¨M|7„;‚Ñ€ÐüA’††&Æч(úØ]‹_@ðp8AVA@-ãÏÐz¨µÛ^¤-/
Qúˆ°Úö‹
�%‚ò4€HŸ¯óža7Xª˜æ[œµ
-+_$�ÛÁ¤Á{õdüPP!#€ð;äf%õ€x’¨fŽ™qb–dg¸¡,€Þ	cäs¦^_gèúÍÓÍÊv*s~1®Oe«A£pá¡*0Zã �͈Ŷ+
Ò‡Uš tO£É6ÊZDÄ4MŠ~BlÖ}$)„aÞȨ±5Vµ)V,Õ°c†0faz‡¢ÀSfô
ûá„NÉ•2‚Bf†m,1
f`ÅÐ2a3.—¾À.-&¯ëÿŸÓè~@ž�Oœ…ÑõABÍÛǧ�}¡ØŽGf$@:u/©G�Z PLĺíõè:¤6Ø2ùµçs”
XºÇ�u&‘dd1Ç;‡@!­¡JÁ*LÄ·ûp~sº#©ë

Æ"0åw04üߧª_TYiï¸3P’bPU_˜ê+r?dI>ÈeÙ´µ¥	tïê�ñ™±ä‰D™
ˆ
U6W帇\DŠK¤,©/Ñû=Ãôž®�¤ÈSùJ¦�e:œÅPL4Jsbç7$HK5Mˆ4%%%,Ì!MÓD@ÑA!É@IIJÃ+,Àfe
i4Œ«#TŒ�+
|D[D$(~"ËÒ‹Úáòº=}GÚî£#œy«™çóµàÃÏ�­ëmbéwÿ"\…”—uÆpW£�ãtÁ
°˜c£FP¬ÿ=§†ó3�.ç08œ¬P©Â ’Çq.M8�òÁ&ã­×ú“0É
Æò#µÊ=xcņƒ˜ÇΞ˯ÏdžxëóLµ
MzÚ`B}JºØGd¡éÔÀiW’§óC®Âß‘|�¥ì
ü’.HW�a2ŸHcUêPÎ]:Ïݘ…)B"&‰ iQìv7¼2-\Cì<�FÞÇ=|Ÿ´„tãME@U‹ˆš
)�"èqŒ˜¤@É]yñ-uiGÈÁ@–u·«ÁÀ¯4ÙJ·»#>‡_)å[�d…ÍCg®aŒ°€aC‚O3T«!ȇÝÝ¢î8š°î³^ÌtR
§–Ó#ä
~Z("’%^'�€ùÝ^Ñ‹‡-%¡q’€Ï!*„c

?"' >ð�‚{±¡3
 L¤Ð—á²´ŸÓÂ�Œ'1—•?:¥UÐ�÷*€H_Nw�FÔW{'”=�¢Ẇ»0ރ懖¬4�ã$A¦—Ü	{ü`�°b“ßO‹Ö÷¨a™�½›zûíj�ðjÊ$Ž3A@�ªö�­™†
ÅAÎ6@A±ò�$&¢~J(s¯WŸvtþ˜^O’áÎ-Ùt‰»êö\ÔÛ´ڀª y¿†nGϘ%Aõw4{Ú½-øI$Ù_h¡ô,DãsBƒåu�™UC!Ü*{�÷NþÞ�Ç�Ä#!Ø=?5+@ñ07ߟš’™PâóèöSã…ÕøT7çÜÒÈd�q2ƒØmõve74ï}�ja‚b‘@:±
_ÿAèEÌÃŒhЭ«@iÐôhÔL{GèµÕˆA~áú™~¸w2¸àÇ5w c1&ÒolQóæUæ"°º~#„ç
ý×ÂNŸ“ØH×ô²isìáÃ�"~ÒP;tŠ5˜¢„ÖrÆ,c[¦Ü3G
‡$äqáCOQx„]Cª`êÀL÷ÿ-1O óÅ| 5 Y\
îHu‚Ô	ò"*,[Àyó^œº.àò
¡ð2³$#âOð!’»ä}‚¹ €?»Ññ!£5V-TŸL¯)rIc{ÔxOW¨©Šï>(U“ÌYŠRÃËk­¬Ê«Ìb�h¥ …TO]!ØŸ;¯‡{çNƒ mz’<%º^ò¡ê
+É ±i4ÄÈ$@C<Ú#ñìýÆ9ULD„c3¥ñ\s'¯QüYëmñЃ¡¥u¦ä
|“‡ÇåSü²£@ÒBÔÈÒ”$À4 D$”M!QE°4"”J¨�*ðŽB1¤O&‚�-kUDK™ÐÒ9”ÿhÄa9
,’BCCß™»Ø_h„"¦@@mÛïüp[ˆs€ÆÐdq™õo�¬K*±2."q4:00Âfîs›ÚƒÛ	Ï4Nés8�g"ØnZUvi¥ÕèCDif¹)…4ÙÃ+I·DêFá¤�)¬¼Û[XÐÚ9t1“@ê¡WN T×	t)I²œ1%wGš7¨·¢‰›t¼ê*jËŽ=h&Hw¹‚V1•(Xk–j´…'—-f˜°@ߢîÏ]Éué9ì)Æ‚D©¹"ª^*©l
{û}I`ä<ùìU¯+Z^lZ¶Ÿ’d³#â]î=W,Ä><ç¢]$¨Ô¸éáÅ-vž’…xE˜I&­:otfhº
£ÆGæ$ŸZMó£eg9Y�sÉRªÌ”s"„™!°Á2—@ÀàJèÌçqG3ç×)7£ôíqp‹_—D'{éîâCþÿÙîÛèËa33ýRn˜„©’t徜ü—˜v�9›ÛùÈxeò! H2È>ðîüÃöUÃ."ˆEB¥)÷S3È:¤më3ð–„D
ç( õÁÊ?-ÎŽ¼Cç5�[	ÖIñõ�çðú�
b:ÃŒj*—>_Ó¸tÉãïþ®lqÍ	¼9�“»ìå/~^±ûd¢!Hš™	 ¢a!D†U•I´Ò³>]Ñõñ²fÐ5¨Â[% ÇL1ëÝÄ�Éó[øS7¡;WHÔ'�ð4~®}/¾]Ÿ_²Á�‘8Ò¸·ÄØÝò°XïÒÞ“Ü+‰ùMôñگ߹>[ŽF)Nxò©‡Ý·i��t+XzÃ#�²3œÓ¼äPÝeØ@ù¥s��qg­C©€È·LõA†��–àŒ0[å,)ÂgXœ„i‡6;j�«G'2l¸Ž€g8Jœï|�s 4{A5¦p5ÌK¾›Ѳ~¤í(ä†ò
DÐÀd,B›…,” ÅÒŽšª*ÖÑTÑRMŠ4ADl�µÚëû1¡æ?oí?ðßÜ Ýë_— ï�tì‹$쵊ññ½ÑõÀÂÐÇ‚¼«ÃÁVîe±fÛ÷Ï*ÞûýÃ`S¡“µ�`CBH?0@jI-î€t¨†–Ê-5
	%>†• ø3‹�aF^)Õ
 +¶`-رSªƒ`~'úBTúør5è1"d š
±7E×€Ÿeô‘ì:…CFžÒ‚>‘ƒk‰¬ÑˆŸCCc³"×C âîù‚ûFáæ*Ò
©cñ/„
Ph¿À(iØ¡öy�Œ‘‰øÈ?²X©?® M"¼>®ÂR©yËÎÙBá'Z
ìJÏSÒ`ï¿zØ�
„WüŽ<ÏÄd¼S·oeùð\�´ÃXOŸŸÏïú>š«^ÿ—{Ìu œ†EÞr´°~½½à�ó`¤Ä_3!&?&àÃwävÒôÇ\¿$
&‚(j
Oç‘=)Õ¶�Y€b«ŽÑTQi˜Èô(¾xP2h0ÌÈ
	„¤h³œJ‘eþåIÈS’Ѐš‰CÜ pPx`2
©
é|CES£Òè?ZÍ×4'qš™kÓº $ÐC*Në
CñÔæ<ç8•¶Täp›†”ò("r*ñ!Rœ >lóhay¬§øüŒDsdÀ€}xAó8š�*ž’2 ‹êÇ«âNø~ñ×ìõœK!u0ä<‚'MÝ¥q}.§÷d}IŒ†¶¢¶•Š±PpŠÇÞ®™öCi´>¼'àz.�s«“¤ú|‹»ã¿Î¨_KônvyÑ”zÈ]Ò¶&Iq7ZBã鹤ŒDõÅûðóD|ùZÔÈ\¡‡úËž‡PaÚÝ•­}Ì^ÿVTVà1”¢M†XçüÿþjÍÄ?oB%Þ�z1RŸŽ²zê¸^¯*ÐÑ5s*zð|íûYð<à¹<ݳŠn‚k.&ÈWA–!Zyø_¬¶F†i€½àÚjÚÌ3bMö)ª©ä4%Ãl P9šÍÝO»,™¥4„gweÜkŽvÀÌG‹ž™Ž"!÷�$8Q�EJÞ¹¾®u×›Æbm6VJÜÙ�ª""HJñÜÑsºK¬�8šª!è¦� Z¶�¹QæO!Ýw#SVÔQ&¤Á´½¬
u:»=N‘hC�	„TØ.¦áÒÉÝ…æ2SËøØ:lz¨ qRûêGÊ kô`´ØØÍ�äùp‡Êlž½Ô@QQ*L Róg2:µÿŽ�‰óF,�)¾ŠNs!Þ %
@%ÉIïÛéAº€g
–Ý8Š€:ï`H–@$’h@˱,Aó“ùÞdü»+眒ç̆K”?‹LËGr(´hÓI1ö΂ ·æV>œ?,î¸XÏ—†íä `¦äèŠÛ­€�
h‰Gð÷çq wÃí¶6Æ6
Àˆç)ènGÒüÁ‘ïÓöR0„	‡ÆžÈ¨Üh¦evȦdJ\$™=ef'CI ØØ6Ücdº„j2;ëÒþÛïrTö£I{»odb&HÒ;P(üâ=†‘ÕXÖueóɈ	�
yš:Œç`¢ü°›íÏ÷Êã¹nukÄÅsAÇI˜¡¡JöRe¾a@Ú›G.úDSy¬¨º¸fî“GõšæCZh		*)’xÅSÙ‘ø`…mn¸ëYÐzH1eÀí��Ö½È8V 
Òq¡$&
¬¨lÎqܼbÕ:ÞîÃÂ�Îçׇû=¡†ÕãüAƒò˜ 0Ä1{ìãÆFhŽÝÏô¼
óü(GñÝ�mC¥Ñ$=î“'ÍÎDnsv5IÜb©¶ãõ;]dtOËÛCÅ�˜D“M¶÷ÙI¶)‡é;ÃÞ|Þ~¶é÷›> …ëÿ/$„’Fä_{áÐH7½NÃø‘TТ›FŠdž€>ó³Ø\ä?Ї†u>aW~“`0n¢X8³·°GÆ O¨ç~”ÊšØÉÃm€GмñšÇ]�¢LãEé£ÞÒ‰rÍ`Í뢟Í×Ò#ä!ž )'Þ‘‹û¦¨]ã”ßÿ˜Ú©¦^½Éô=¤}§Yò”gïèìxd•~ÜÙÝóA¥ó¯t~|ô¼ÑCÒš4É“¡•Á�S"ÊŽ"ðNsö
÷£ÀTib˜Š¯œ`!¢÷ë`�¢¢`x¹Á
€=§Éú~^u&
(„†H·s0^hÀ<Ž˜H>ùp¯¢I¯ñsóœTé
a¡rv©CωDUHþ=nI<òeÞÈj„ŸÚ#ô õð|2ÿ«¿Â4#‰ÃÂ{v}ÊqàYdþ‚D±óo˜‰Û¨Ò‡ b˜Ö+ñ1ëM$JHéø�¾yNÞU±ÒQAø	@K
cTQ@ICE!�AãÂh¦¢Í+Ñ!ûbll!óž$"CòrO^—z‚~’‰E…D)¡µ¬nYà´=·mÕ[œ³ë9NÆê"I’4Æ+"µŽU-îŠ%eÁ`G^§9ØÒ™äã†ÉTÚ	‹´i³ÓBþÞr˜¹™Á€˜	ŒŒ„Ù„�ËÓˆ›rØòBÓ³döäXE0=ÞÖà•dMQÀzpp'Ò­Æõ$|E&ŒéÀ›0m�
A3ú'ÏôÚÕmÚ‡Â-}oB„{"HÓÿði´É·ß/Þ03hjÐ\†"^'êåŽÉúMë¬~rærÜrD×°…Üš–>iÖòS”Pñ©®€Öø=j$&…¼ÔàŽ<ða璧đ„½÷ØpMóØÙÅHR±
®BÒµ1Dš²`2Æp�˜›˜Á�‰¥‰e¬\“Xžô,Tì3’^Is$1áøøW	Å �š‚„}6¥-¿3U‘Rn�Ó5b%“¶>¨ØH§ÍxA
÷
…$Á
þS;þüè—ò‘Ø ¦9`8"
RÓ�¡Š ãU)Æã%†¬¦E0ÉB7ÚÈÐ@|†zD²qÅ”	�,T©ÀÁ”Ä6‚!–ˆbV©dˆ_AŠaàf²i‹Ûhbf‘ ª?ÚÈú>Ðø_‡<ŽÄ£þp)Ðk–õ~K‰çƒ>ð8ü;Éây„@ÀƒÊD4ˆk	¬ÀoQDüë*„§Þ=�7+ÑU9-lÝ@ƒeÈB@�ÉyŸ	äqx .­	ÒRX'¨
»øÀÈÀ@‰ƒÔ$ñ/P ;Aê¼Ùj5¡²7p@ÙÂÀZgÐ�¼çÒßUJÛª@«Ò
ÿ¬Ì™ñJO9�*æX²Âá<­ä¥Í€—;UÅÜ/.!þJŽƒýÀ;ŠTïKÖ$}:\Ý_f29ÑCSM9À„
Æñ�8²žªGH�³oçcVž°>÷è§Á£·Xýñ»Æ×Ißì¥ÜÕ†ÚCñèèá-X\œ`â@ã'Œ)œh”ÎNGÒp¾vˆª¨ª*fÜk‡Œ~ÃИÅ�xþv…�¯Ã�Ÿ}ðbj$[‘T+}Pl[ß&Ã[®Bõ¢¦´Þ�±{ÃdºÕ6[Pr½ˆ‰v}tÆ#!LçþEGz,Ÿx—ˆ	ŸA~í¾è¿å6¿Ãø.;S×�Dch�Åš¹)Ý7ï+)Dç,LCt9¥ áñ(=€¹C7Ú1�Ä,ªHÆ?2’
	®œå1+„ëîebbC=œèB$ÕÉ=À~ÔO¿|)¶fzªb~Güqìù½ìÁ½¶Ù_8ÅpÇÉg
¢ÐAETLQ1_bÕUU6ZØÛ,÷$ŽÌ`áŽ7ÉQ
nœˆ úŽYåŽíDn0ÀÚ);ˆTE­ôŒµÈÊŠ…Àv£mhó¥Ð=_S®B£�_kéA>®»RDÞg€—Üw#¦XŽó»tæú�Öi»Ô�uƒ¤ÿGž;¨Üq
(öEÐĦ³Ì}Ï�ó͘Ã4Å
ÔâQêg
	ÞÑsDM}œ¯/$L–Ô‘&]ædÊžûÔ î麳#튬dI–„A§‰´B<3œJhOTgŒF£D­ë'xùzÒ‰†ZYµHÍÊxA�ø7±JÐÞý!ZæeŒlkW85ÂhÙ¢”‘“zÍ5Zö«�ˆHKÖt4é%*a£ïÞ>“�‘ ¦½"ÉW�8tÀS¤˜š(Ä’ƒHT7½cèÀ�	ÀŠ’HDi	æÕ� p)…ãÆõ½M5ÑHm8æc»äÀÇn$ö©º“µ)T¶L×€¸.]®Yå!kDIqîÀd[h¯IÞu[g.'šÛ3\œÀÎ'.´±Ç¾#pe�,çXœ„È	-¼-Ö@Ž„8i@L+ÛÛHã˜%ÀÒ·ÁÀÎ
á
DÃ:“TÆFÌM@‘rÈÝü3Ô²ZõëΘ�; ˆW2î™õˆƒŽ"Ækû!å‘sZÊÓlÈÙÊš4¦†˜‹4×¢ôf™X“Áê
w#èÒ‰TôPa6ÈQÁ²1ó½ïF–à¢mŽº
†æ¡¨vró808eˆ\™—¶‚.
W_GºpÒ˜Èè<˜ÊÓ(É` ö8Kη¼D	kQ.-ËÕÖq¢míªÒmFŒLS0çEÍf¥ÖB©½½!™�(ÄùAk¹TÇ–£‘ê5ñÐÇ ;Å^J:ÀW
²¶ß�FÁ°“VŒd³l‰!‘œµœÂoTj¨ãfó1‘¥nI­ë‡�þHƒÛÑXÙÙRš˜\?ˤäTZÄî°f�I$¹uó]X¢›0ÊR\‡Aˆ‚SĈf²CD0–q°×d]êJb¬E€É»aÕ¹ûò¸8¹#	êl†‘±#J¨8„¼�$ÁAÁÑÉ6ª9&†F“•
v6xôŽ
PzC”ïL±À	„»ÙcƸ®Å›íÛ#P|T¶âçR—6\Ô¡½é¾÷Ã8„!�#Œá¨ÁÜa^É¥pGÃØ='²Ð<ûgƒò_�—ÂAs6È‘ˆ!á�Y—
ˆöí!²A
`r
ΦI�¸×6ÃK
£	i–Å ô©¸¦pd-»HT¾?ÆðoîwJZ¬äéµ¹K9`jsa$;Rf¡ŠœŽUÀdU­5lq- Yœ”s· Žœs3,(j†È»ÊJ$ÞZ%¶;ixШʵ\ƒC
’HÓw~WµìhíaGÃigØ~0öŸW×@¾¸�qNÙÛU€¶yn’àj.Y¢Ò¡t�#��l�ç¤þ““Ö3…£hãƒÄóRà@C‚ytiw,“É"r…	$
ùCý8¥ƒ‘q¨Æ·–Èáÿ�%ÙKc¦dŽ"¶¶¢ªxÏ%ŒŒ‚�.@HdáÀò{<–-�—hØш¶=—€ÁÓÍA…‚®¤·‡
I\wy‹ÎAéÄ$Ñ újf¶¸LU#n6jE—Ƶˆc;ƒLm3Ã]3.ËBb¶
€VÂ2È�¦„#%Hk˜	}ãÜr7m(ÝÒÜÞIÈÃTm2ª
4	\Ec�©�*
°»�¶ï7ó*³f…Ð!…ÌÀóÊH‡œÐW@,:6@bÐräK>YNpÀ�†¶È們Ý%¨?Y”$	`3Cw1¾ðw‘+VÙ„�¥ ·]B6æRÄбV¸hlÛxÅ/È‹’Ø38Å
äYnÛ1À\BîEas† s†bFÄàø‰BAå"Ö%UK"‹á!ÌÚúûøƒÑŒÖ‡í³M4Ð6øJ´ÍnýÚ¦'ì•z¥¨�?ÕüÕÜòÒ_;‡n¦�v�¡iÞBˆ+ô
ö½Ð|2r¼�àO—!ÒàÀqÀˆ* C͘`mkñ…¦(ÞX9:¾ó@- qVÜ¥Za&?øÇô£ì^#/Œæ&dNüÂ…ï@h�ìT
Uiæ7ˆ
oj"�A@‰÷¡À‰¢hš‚ŠbXŽÌ"åÉÐéÞÌŠr")
€H¨ZÜ�ÞŠRH½²ˆÄ8O¼pŒ©ÏŒâ^Àš|�#0$ÃJL¬Jб°¸€d‚¦ñ%Eó¬ &	ÀÃiV(˜˜�=€ƒeá°2ªCBÌDE¯›!üPº#,Ž¬¢G�/2üä�˜lšLŸyZÝøYWëavº¢Š¦�[É#¦Æ&ŠGÓ‰‚SÔÄÂó%5¢ÀŠ&áÝç‹ã5n*5{*n©Šd4©˜z­1RVܳp�zïKC½óß~àØú90­-Ä@z,PŒ„‘
$52��#ÁTU°UT… ’I"
úzsÈÏ-KŠtM*‚6€?æ€*›¤B`	B€ij hÝ¿Uk§r¡ü
ÊœOFqwx!™;ABaj�D¡R÷ÀÞâƒÛ.
7¯€¦ŽÐäO¦Éq@�ädu"
’Fi„µý¿-*
jò»OL ´Âªc•»nŸaÇßuŒI i5ÞéépŒ,šZuª (Ç
¤Š,¡D`@1 F®Ö¾ø�®¼#†Ñ�Š a±°TƒQéBã9býBߠβ:½88Ä­0s,â:Z"$SÖ|·-q4ëH[ÎQ¤›Õìmkš!.T!jhÓ1ïÄ%Ä‚ùÃÄÜ´$6УW'äp£uin{ÑÖ$Ÿ}÷±¹ýZl$*r-Ry‚´D�“Þª?ßëöÚÖµÃë71"z¿áêÒ9à9J.Áäë9ŸežØ'¢Æ.Ú°�÷MbäQ�+
¢‹Ú¡Õóÿ¯þ_OX7
„8pýš`(O„§ûÌÿ…)
Š‚…oÿx	—Ɔñ™S|w+³Ã3Aç»xý\½˜s_¸¶ŒÚ«q¶’æI<°.�Q2ÃäÌ[Õ׉í�« ��üZ??�¨Îö°)Y{¼´i2ÒëWêA8üæCÐqÈôú=…„‚ûᙀÂI$’jªªCy)‰À?@Api„FJQ
	ôKPxƒ”AÎ<Ò

Ð2q±ÐÙƒ�Ä û.›‘.Mºt%D±«r�ËBobjí„¿Ú`*²õ�éó¨zŒ=_�yBCúpü;¥E
Khµy!ŽŸ¨G½óÙ&Ár Ð!dG艜påŠø=ŸNEx5=4¡öMµÖÀ]Þõm¾ZS·÷-€iGµ1Ià_³/¸º@üCˆ J ‚B–'(°l`ÛB�(e(\€4ÂH�ü‘_‡	ÞÆf? ²>øéÞìï/”›¹•ÂBä°Ü±R±rÐZ`\•/ÊG¢¶5AŠµõØdjî6@2ɾE­C/ëEóhñ|�ò,±Bðt0Ãœ$ˆAȆ`’¨(Í…KwÍŠd�Í#€<�0=C@ì1iŽ‡eÒ ±V0dåmboE4EïIé¸ᷮ
Ü„BGÿBTç#FWR¯ãé0@ŸÚ’? ¿9
mcfÛa£J_lÕŸµ€|‘~íxÃ"kÿ=ù�®(0KGkR™°FÌBòù׃�\±‰óÄá>“Ûú{.›¿eç(')8à'¬LW/Ö½,…VÁl6ÙšaCzC¡€¢$ŽûJðô…ã4ºNîãaV¸§›ÿ"`¤“y{f¶§ÇZžë¤ÊÖ0ŸAßnÛóÖŸ¹žPrÌqÓãÅzmë
À.u­¹˜`Åa«;º€’û±C÷£%=1 S-ÙõA“â0ìÌ23ƒ€Îõ"ñˆT“×X È‘Ô¡A$ÍÐq®æà 往¨ƒh&è&F�‹
DuŠu€š2wò²�vÝÎã´ÌÌßÓ“IjøA7YF´l¤C0µ.S[áàÉðÏÞú¼InaPla°©�E¯�Áv o«à
.l•j +lÁ¾$�‰Ì§±“9�„˜@ì·Ê�Îàì¶}²£x’ú–gFOb0Ò·ŒÒD;©Oà‡iªžíˆÄÜËKxŒË¾ßÍ¡3LC#=âï8¼`‡¼G8í|¶‘Íð_:ÈÏÏ�×nÁâ/¾¹Ç9ìÐQšn¸
DõAÒ­´vÃKt!3fÀìœgæà`unQë
G46H
!„•2Ó»p&ãDcƒôu‰¡ß/1ßa33ÉAB×'Hrà>†× „€:‘À	›ÌæJ:¾q¾Ö`–)¿¾$"Ì
|$�ü|ƒu±Ž©g™äCeBsž˜ñ€ÙÏ,ëidXð%óu&øÇ70(8Ü¥§•@Ã1Ý
0ìÞ8lGqf‚ûeØ—fì—&‹ âXwz§np³^[Â%V¤¨�Ñ©i*GH¸ª„1TÆy†,+c2›9æ�”áÒB�Çva™œ¥Hƒ>$é(ô�x²dz0F
Öõ©­Ð� ¶‹�´œìÓ"ÃK…5Œø;²g
9æ¦Ö(�C’.LïÐ#ƒ�³–§ê³·øÝ­	X
´Ä ±BdîLñË<ó"Œ¨´H’š†­üž{;ñep!è¢RìJ"oÔº«lòVƒyà	DŸÆ@:M
‡’
ìã„`;`ĉ		¡8°õšEµ®%ÇÌ
@”s‰ª¨C�ü™Sâ;*U÷å8a.Nd
*B(̲´–ÕÀR=9žÍ¾xà�Ù*––€¯/bX˜‚ ¨F R!¥3AèûÕ^sÝÔ9½á_Ev€®‘yeJHÞš	Š9祯ÿ. `8C À ¯õˆn`l·A¤s‘¦=Œì€Â®_y®ÑxB\ÿrŽUV4Dm±1Q„é>óíŠáboU!¨¸W®×–Ž:/€Ë	&nÈì‡ä.Ÿ˜"6ç¡®¹àîT·Låvà 0	&ƒoÇ›7Žx7^‘Áç4›�ïÖ–èέËÂÇUm"Mq1Ý4Kg§ÔöŠG-Ýš›‚¨p ìãhÒÓø­�v�Ë�ä|¼#Éõ²#e·ëž9uƒ¦8ýfX;™CvtÚZÕmC¿dR-cÊhògXUà¤Ä4ðû™4”õî9;ïvc§,˜» šÎâ�[T£‡u�»�]ßGÚÈü?(挒q Ë<3
¼Î\.#©äšq\v+>ƺ¹Ì�åÀ:†2Âgò¼Å!2OL3ìôAIAÜMA(ìÝÍo;R©Å3ħLY‘’.ÓZS)œ¦•‘BÕD¼Z蜿g3svý¥üÕ`Ç{‡íËÇ)›Ïnû¦£,ŽSôw¼,9äá•U
›ÅŒÍºo;ìܰŇWÛ;i åžC˜ÇTš9ãÒš«i¢9'&ç‰:Á>¾U¡Š[«;Õ2c”OvbÆr£|ùª�íL3
ÍrF­Ønw:¸`
ñU»†ÜvëžÕÔ¾gf8à‚ZZ[’;W<´­G\ó ¸q“NÞk†¦˜èGBÁÃÁ®K CqKMÎzß5g9Ì<´ÓjQ<¨IHïÂsl
#¡û™ËŽÆáÙ˜ît&9
bÛŠc…X$Ä®9QB°D7/„™„EÜÌ']ò²¡‰GrÀG|ÁjË^œŽ©ûiõ¢÷!"NÜv9‡Å´SçÉè6çÈÝsâö@vfâŸ+4¥
8<Ä™ypÔG™sÉ$:ô�¤˜A¾»òݹkÛè8\éxÉ<Þ7¶�ÝÌñ§‰,J ¸"e›
™ÜÍ\só,Õ´quFˆfÓ½ŠØ5·±³®•¶Æ±øG+YRºžûi,é:ŽƒÍvÈm3Ç|´HÉ´)níœÐbÉ1i2i3[Ê5C˜{‚”4ÙÖ�–¯É#g$8î$8YG$‘½¹Í8iYlDˆwåÓ|¾V<|>¢\‡µãRIò®r8Œ
D˜ê«F¡EX�ÝË‘pÌJ-ÃdâØgm§O
MɾlÝD4ñ¥Fø®D$Ü'É6·SîËã�ðæ¹{&Ü´›F§IbBaú2íȸ"³Ã…#zp¹ŽãÇ›kͦm^¢¥‘ºgXŽ:¬Þn	QÄu(:†ˆjjx³žT=é*Êôå¸Y&:~	çmã:½3Ž½ÒÓ$1§;ÐÛ˜!Ó°‹%Úb6ùÂ5ÔIXµè$ßMÚK:Ä1¡•ÙÆ;Šºô†‹Ù¡üšžÇ{½ç§†K›Î3Â%£)yš«êñ¼Þ®0xšï¯~|>uU»Ë3äºñ¾Î«ÊIõÉâûëx¡NÈ ·Óöæë­ÀÌmòÏ]“ä“�窪]ÈLcÈ­.O.Á‘�¼ûãžìÙ ~"L>|«ÆÐ&@šLº¤í©²x¸›†è•ŽbìÉ`Þ“:BéÜA¬:ÔùDñ˜*Nèò&"Ÿ"™wœ÷Θ®é»oT,õŠ¦bŽÁé¾|gŒ÷^‘ßÓ<1:;<·;í«îÚ4t¶uÇGb-´\?@Á£Ž³}&a3Wm}rG^³í„45�ÍM „Õ~/p[`´D@g)Ù&%Ô°>IPŽµÉ½ß^O|‰ÊgsI¡ƒA<Ór¨±ƒ†ëÇo�gsžW-¯
)	bÛHDSÀé/‹ŠqÄ]	:ù
ÈÑÀUujç±kï5Œ½Vj\Lülµ½'z`¦{ i×ãšjtä—€š¼N®BIc <ÀrÇ^€Ëš©Ðã!cËŽ	Ýj«UQ¢�jGa¶ï,«�ÀàcÓõ2ÙÀüsXà¤9Ï–¥®Ë€ÂgÐS?C›Á‘Ã]¡®fržJB®o&)¶È&h @ÝbÚ‘Ÿ20—$}@ÇB¹.ñA]¡Ìa±�"îÎ%,�6¼;àÍ7qŒ#Li¯T`ná‚“f‘M7p[ÝãÝ¿,ëá6lYå€]9)Æl`zƒ!<�þj.ˆf»^^ˆ>x0EÕPo9©AóŸœü�:ü˜Ÿdùͦ.ª*.äe㜣ÃJỌ‘i`Öt²£NºˆUœšÖ£•UÑ
¨¹óê¹HTº¡À蛋Û0ÔݺúVÖFäM¬‘(éZŽ£µÁ‹G�Ä�ƒX¼ÅÛTý`† Úä´G¨`ÄÛÓE3H»éÛ¡»§Ø§°”õ�pè®x qKæ÷ªô'«ô\9rî�
¸
)F!A/`
RÁÊÃÇMœôÞ[å¥Ã¿5¥‰‚Rñ¿Abd©í嫺‡w0Þ$s�EçŽÍ£ÏtØÃ¥ú×µÑÎy8`Àf³!ÓÀ廉"7b�”j85:{•¡³Õ�ñ¹$
Áî•cNÞÒmAÙ̢ĸ„¡�Õ¡¿¥Té–Xº[³C}ÍÜ(âªåYˆÜ!
J”˜´[~àýfãØz%ÊeU�@](áÎk1qÉ(@�¸Y`ÀB Ü´DQ5£¬J+¸xµ™e“õíGÆm¹ã“CÓK4�ö{Äážl C6›4À#·kÏæ¼âŽÒOµÁÂÍ‘™0ü)º\0¡íÈhƒ¼K2fiÓðͱö€õÞ 8ØhMîwš·ƒmœó:Ö®—”9ÀöTš\ �Ùˆ{­[iMEà{í·Ä‘H–tˆ'2I+ž_Ê/*Õ&•†3¸a’Kno�VŠc™–Á5$¿6ñŒ°D2à~ãƱ"²×)¡Œ,¢Ç}.ž¤*n®iP@q÷䣆:úÞ¯qÓÅ—Š×:&ƒ4]tüLîé‰,¹yªÊæ’BD3‡fèsVXºnXì‛%B´%(„`J§X·¢ˆg8
Û“G
AØA›`§…Ê¡–l塀3É.;£…ÞTw!T*bÙÑ™Â䓉ì¨ÈPÒbWJñ«ò~O¶!ˆ±(&³xÊQà
rá�jª÷¤Z*	�Ôm�™ôÁ²l7ƒFܦÑÃkìçt3A—fÞ^1aQ‹Œ!»óÀã* ×
#Å aßqT–Ô
—VËZ¹C³hÐ7”D±‚â¦ðhSíwhí¡à‡%äryDÅ
R°HÐØB�n›Rê˜2M^HèaLŒ‡�¼2©ªˆHY)
Àá0“Á‹¸åIšå½…irXÐ1‚`Ø :
Å'U>kìëÓÑ£G	;ÎDeð|C†8/>©èr#ôZ£ßxuŒqw
œJŒ@IÉ€áTV¹Dlô¼7oN.ƒ�SA-1°›u6ÃÀï‡HˆÁ9Æ+AÃàöˆEƒ’ܶR‰‰„8tD,nÈÇ& t§zKZÖ¼èÌ"Ä(¶PTÀ+îDT±&’
!^Å\`ç3rÑ‹u•jL8�#Íèè_Þ^.çQ0µnI°jBÀŠ_‘ –Õä¸KŸÃ |¾]’Y<oªäÌ•5Ûz*J && øóÀÀÁɱËîêŠÃ%›†Å8´ÒD t…)j²A¼ÁgÈCHm”($)@¤Œ® „)ÍS2¸$@Dz{pzID„­X" ‰þùìyàtô⃜8µIOZ0‡µŸXCBû¯HYTBÄJµ1’Êm¯ÛVº ‰¢Še€ÜXÇÙ„Bd�Ø;=2W›Ìˆø¤{„;^`èÙþâ"U$„
 �tžÎãì4;Ø9ž-i�ùöO.ô~nCÉŒ€$�¸ÓqÝÊ3é+òS^·Kô0O0"R„¡Œ,’„ƒ#*A(3HQ÷'LŒJ”˜Tªé¾MÝ’TË wŒÑ¶�ËíñZu·»ýò¢ÙV¥„ÒxÓ­áÌ.Š\2ðùÙû�öóò=Gcš2µ;b8
´&Ù½x| ¨€”¢Zˆ–€û¬BL�iA:8„C¿ûöb>0|„÷!�š� d|U:‘Ò².!,D!1)�Õ««k£T'$©JÐß©ygׯ&kìÂQ†bÝ\]:IÙh«XÂl'2»,O ;ý	w¬Hq%0@vp"€ff>ÑÎXEœ¼7Š�»Ó„™Çj­>tj¹lOi+RmB·‚wTþ;ʃÁYΚ¾=\ݪ‚CÓ1|•›`
qVÅMc¢¨$ÄíÁ“œ8ó¾�Í×Êâ*ó
øÛoÁ¶Âã½&x¤-Gxb“7NŒ&5Ž1-g›¸Œ9ß7g¹Þ¹³šz
j"zg{¼—Œ)·^ÍS€<’(»ºõäœdD÷6¹-Á¾ã5B¥ÂˆÄ0ëÒYÎ0ˆ²*Í6ÕÇÛ%ËÁ–³[ü›—	@á~±àä�ø÷âºßH@פ%w¡»rO(߆éi@ˆIG¡	>0;`^
qòNaÌ^¤
Ißj„# —\ÒÀ•ôæ>�…ßùÀû€ÿ tð>Žß rºÃО' ‚¯Žƒ�A„ØЖ1ô>ŒSü
�­cý
¨¿Ïá=©I‡¦ÈT7$
!Yd	
‰b¦Hø×î±NPLàÜ.Ü#2§2˜�“@x\
b†Tæ57»'Ä!!ä¨`’`.¬Pôî¿öqáýJDD5TmþŽ~
ؤ†BI(	‘+�4f2ê{’=	öùÀ=[_YG¼—ó}÷‰Ñ0ÌúhVŠÂnãÆÔh+Wšq�	b!æòæÞž0KÈ9''Œ›ÍÎ	‘@†~?ˆb¿=�Îcõ~ ]�ûâ‹®Nž™´-R¨…W±MH`‡ÄQñur{ó`=4Í*r¥`š�i‰ÑîWÏÁy¸M?dϱ¸rHHzf£÷þYt2Œƒ>)d¶Œ­	‡c²]%ºv	bD7Û!J	C÷ ^»ª�|‰Æì(h;"öKØU4"©KfSBtÞá:””ÕI€‚­U½&id†HHÃâžKv…+
eÝ
�¡>›âúJLÌgp4�‚ �¼d.¢Ø£¡*‰)0à… 
@¤‚P‚Cåz”t¨‘LH½þŒ"ùæG¤#ÉB!
¡S…ÆB€ ˆ\Ká
R˜�1@Ð
"s˜×!á	É9Hõ^#8YÁ"ñý
=
�²XÎépÅ{Tbþð"@"P1¾àv\+#0Ãe€ˆ
¡IQóð(röCé²@;*O+ªUÅ~zÈx¯yBs…—ÑönL±è‰õMîõ‡(ÉÙ£ˆ?åh�öð&�›÷E
³Ô*�¿�bÈæSH0¥“MMO@h�É€Ö46a9tˆ÷«{O`zŸûéÙ<PÓ*v½­)Þˆ_z�’ìp¶=Þ™¼ÄS2H`õ›—Û
Oß¹p-
P¨¾ýM5¢¢q#Ø	oÏ¥ÒÞº3�ÿu
ãŒY¦©Ïw§8ŸH”V…b‘b)¡�h™ª€‚†¤‰@…“×Çý†ÿ™w�Œ
¿{QG­@{@ë
1ôÔæÿhkÓòtüû·¼a÷ñ‚&Ê2™mÝIùŒ&ã;µ�ƒ{Ô­Ê’eí¬œh5½ñ…j¬»ÇiI8‹Z‰¬5.òhsŽ0èÔÖs»šÍ—T‰‹oN,–]äŠ„Ü Úcv$mªj
±±�°/
›º/2."H|D�OÉ8�ö°�…Ð�„€
@ -�^Œk¤d?ŸGqVgÀê £ÜüùîÜ|¦'bÒIš?8pÑʧcfÙ@‰"b~eÀâr#†Üâr
„¡ Á?ë	^pöÆö2<0ë5­kHåe�Cqéüv7y´0ž"™�yÜz0gó ÙXg
¤aøŒ½h:.pŒÞ8
÷>_¢HPÈÊȤ"b¡A`ÆHêÑC& Úø�§àÀ™�¤$B)E¶áØaÛ±÷CÀÛj
ƒÁœGØ|(4òÃ3bÃ8†¨™°c’ð•¡èWˆIÞD€±ƒƒÙp:n‡žü�··2Ù•ØQœ§Æ1‚ªçé¬ÓcöCCE(ƒ¾Ç?‹€�›Žt¯tO!OŠaØC«‹WÄC ‘ÄD¶á�H›�0R‹c-@E½`›cM°99– #^ñ“i¬m�Dw‡IÛ]¸ÅX–³�”ÇJf¢êû„—3Ù›*ã†
µC�Ò¢A14ú†~h8œFB¼fsé!!$’I&¹œÜ“ÑCÃ�íÆžzˆH�!ºC¦„üeùTâGVà±ÓßN,=©hN+I‘Tú“¡‚˜‚nC'�B
u
ó6ÝÎìÄ d«nÑ4faú8­Ý€�ÌA/ŒHåèR#jâK˜Â‡¢ß
tÍŒ?iµ�-é�NHÐø�›}YÝ×v 
AôNÌÙ€‰Õw[Á…Ä;7H€k7†hrU‚»e”Ò\pUàoð³€›)«@VÐó-�®ò-n—Î)­ÈÓE÷`ÎoÙ‹w—¨;×[²Ð*nÓZÑ|wF©$AŠB†Æ
Ø4ù9;õ8Ú°}‡œÀ‚D‹
íhLjuçEŒDï:é1âB„/-›�)æ1È>(8ïQ~ÃkY—RŒÓ1È£å«ÇÈÓÙ™�VÎóí6�q€ Pb!°Q…¶LÍES¼M€\9UpN'
n¦Ûä9¦oˆƒ®8°m L0Ô‚¬‹.!}…0ôÎË„.	A
Š””‰½ØØ]ÛEc2àlÍ�¶±# H!4Í4PŠQ·¼íßõ
óOä|ª¡äÜè¾Aî
2é¥úH
!ÇãOp,‘Èà«Ñ 
ß+%|;J0=Šÿà=­–w°";õ
Ÿã88§N÷0¿QÖ*]ÌÌ0´n®Ë•ì‡‡`èqŸÀÁQ÷²�Ç8Ä(†Pñ9ÃCé”ÑnX§öh;òL}«dÌtHì“:F"Œ�Á…2
*¡�ulè¿’¶¿‰:ø×ïXàŠ'ußTÂ9Ïk$âL¤ló“š]WuÒÜ7¥˜‹‹Îš¹ZÌÄwÎîi¼ÕkQÌ��´˜a¦€Ú´¨æ�9ñ�œó%:³B½u¤Ìi«rûºò�θÊÌÄ	Ùî�lKÁÆ$9ïu7°fxäWŠ¦Ì¨8Ç›=äœpû§ì¯Mn%‡�s¥PåËâMÅ!v‰’®68�À£+#HŽÂæÕÜÛ�J…¼´ñ‰¾*œs†P0Ë`ë(‡½»¨§‡òÛ÷žüG›så�ª ðÖQn"ev
æôœ

¥ÓÑ\IJê	ÂEˆ¦`G„tL”!PHD‹P„‚`M‰¸â›o©4>nø§éöPß$þ!�ƒ@п Cž~;ÿ.Fl ž©=«>â7k|m4™-D;ôЂ�Þâdhm82…¢n²
빓ÓÍ2€È3t,*7Q tˆå‘Ó�`ÓTØ_È?ÜöÞwÓËôÈÕöe9
¤J�±‚Ø=rQØA‰°c`u
UAIµU³¹?O„
ù`�^µ

Jh‘)(Z!ša €ª~†Oo¼}âŽöB~¼îCé!àIÿ<v€
9$@Ðy�ø;Þ@´:ONeyî8‡p2¬T¨ƒ@‚´JŒ„‚£
¤€Ü°Z>_Çõðþ¿uÿçDÿ5’ýS{ÿˆÆ�÷ÿ¥–[[ßl�ÿ*!Lh…u9õU;­�TS]×Yl4Të¾Í›98íÛ¾f¡óΣ�[Ï+�×~ýñß¼Ï\]ë·û÷æeFõ|ó»Ö«ž±¾ºïÚéRýÃ&`ê±P}Œ}¾:{ô0�/‘A‡ãÒà±4•…¤Ô&Ttí—¾	¢))

T¸6÷è	PäÈÛ!�˜JS ò´Ñ©�øÂA"pÆX°ªh€Ð{�<»'	CŸvôÝX<´í¢’hO\l¼ŽDÏ .GpysÍžBoÓˆŸn)‚Þ	Óè¦IXúc,A½‚-ryˆ[× �†
Œ•Ì"!K !s;:Ÿh·O¬,QõÅ-E
ˆÂ+"ÿ91æ0i~Í|°f>ð�´	»çÇabûË�;�
쑹IØ %È{ÇÌù·µ3ØéæQúÂ- 4Ô“¡q*£О§2È~=0š&vd¤öi%µ.ê ,Õ‘"q94‘4œxàk@{þBsçœpffvÒØäL
°m‘¦Â|
M
pÿ[ðŸU/þ²Þæ¼ÑÚƒ
�Ñvd`ÂRˆ	{™ZIá¹;^ãzˆã*¤Ìyý9ès›A±¤ÐÑçç6Ô Šî~"AªYZbˆ‘„e!!!f
UH¢‚™)¨%eZ
¥‚„J�(VŠP�’hˆ’ ¥¥†XG–°îž‰àZ‹Jô€	ºÞVQ <@0}�¿…CDÇeøˆ©ˆ i2Ïšö‰)¤i0‡°*	ÁïÅ
3(x ãD¤ ðû}`ãðÖa¹ú'|&øX#® KDÒuŽ°#„-I>Z@bÁ2À›T#Ú|w%°l>'ö³;Úgwù5ºDvDU-3ËÆ
P;ÜC*›Ü¸"ô‡Ü²ÆãZëÃ?¹wM˜äDžh9K©¼Ù„¯T„äö
h‡lz�Éÿõ€&”éæq11Î%ão¼hD)(hYâ
­ÐÏIH'üúpyµ„§&ß<±Ô'L¹A
´%dgD½³YX©èÌKá½&Hd�‰ja©÷:3ÍòÚSTRS¿Æ@,¹ Xö©uå�œN j0C¤
€½¬«�ôùÏÇ„l(š�ô (h$F€pô[¯|�¼´´2½z“Ë:!7‰H„ªœ!T<ò¥Ô¢:ƒœˆ»“ú¶¢‚ùtß‘‡ÀÝaÚ4DǬ20>#’b¨ÑŸw€p_â´&˜½é¬ø2Îùˆ0	™¢éÒd!íÁnœ3vª`"‰}'9͈Ò{€§#
ïá(:iÄăT—†óBk&xLƒCé?£P�'éþÌo|Êð¶dr—³7¿£K»»	ðAŒŽÈ2Š&6†È²Êº4Žô–4øu‹Ï!¥Ã¶žS1Áã<ãŠ:1?‹ù
–Ø€4ôŸ†Hvˆ¨ D|b³@¾ÏÛî7?‰NþúUÜ
1ƒQš’~áè÷Äõ
¿†¦b†×³‹Ç†êÀm‰´AýK�†�ª8>�v:Ð̲‡…Ÿm_-ØÜmñûì�Ì™m3KIYŠ:w¹!V£
�p|.æx´€ž¡ª
JÀ`î‚� (((((((Æ•iàHƒ¥	TA€z¢zöýž·K%%PeˆZÜÆ`a ¤T&N¤X2 ­�L‚š¢ƒy‹È$4%ìƒz¤¡Êªªl6"(™P!/`@å=ÀD¸’h¤$edbî C®0b“4ED
×€“
n£³B‘k"t	Õ@&Œ"Ä€"NÔÇpSåh6e
ÀÓV v  0/÷Žòßd^[ùÚ“Žf�â™*€¨�#* ~5?Ý‘otKŠÊO¦¼õ£¥üBÁBy±Cã�ô…ÒÉ<œ
òzä¤y[¡É=°@÷-¶X¥ u"PŸÇ	 DꌔrcT'ïmBs×LòbÛ]ÏÁn<+ØQ4„x'3ê
öú@rAâJJP D ò�#HP#ÈN@s¼¥��9²cþ}„¨Šmúƒ¬â4ðd1sÖ@Àã‚g\hâƒ~¶]�ÂÙK„7@"s\¥š³‡@àŽÝ2Üàï›cÈø=f€!õï?ž¹!Ÿ�ø�Ô¢Š%Ç@€‰"ÉÁo˜HòÙ¬x.jl¨èÞ)9\1½¥¿
åãhÀ‰.áFp@À|6N—
;öÃÑ“ÚO@KÈ–S!ßOD™!�<«Ç?Ì~c„…Q3óõ”Ú>��÷FÔï`Þg@qéb¢`
’X„…ì!Ê�ˆ‚fi›1¡¢ÁgÍ$V'�$B@D$3
ÔH©0ú
“�:"¤
—•
TËH¬ÂI@A <	RºcL&8–·
Žn.9ê#¸+B:7+¬È;ÅܾsI韡Ìêár^¬H 0s§E5)Eõä>uÁ3ÂO§·ÁáŠ"Ph®�½rl4(IJ%
ϳ •‡©¾û*ÉkD¨ÀèI
‡{@h‡Ëµ“<)pÐÊÙ¸ †Ådå_ü5“|‘�âÿÀJh‡Ý4˜mžõš7Ùh%‡qéÇ7ÄÛ9÷‰íq¦1"¢HR b‹Ì#€‰J„B‚ŠV%�P)š™	XdÓñéÇ“¢I5µð�0·XQðwøÐçTÈf 4
Á€ÕKæÈ_QPÈR	ƒý;”Èøßu§_œS¦úí�î
P:ï/J™#ß!ÄQÎ?øòW#‚`q`r
1nE-T"‰ˆ­{O]Óéæ	M¬#AQ‡Üg•Ö}ÞÞÛGÁL6[­Y9Å€G7è¸Ú1wFur�/Lc2QƒEœ[¼1Î3ýÉ/ã5bðp
Ä�A¶YTdõ±ó×CP›ÀÆZ	9<Ž[pLü
¯ä/•À**„ˆ²¥BÀjE“�~^8w¸íÕFŠ´s$ (®Àš8szTUs�y¢OïÇb$’|˃=®ÌJa„ˆ€˜Ù
›„§sRbf›– ‰Ä¼’ 8�o!¸Î®ðÁ<›˜t¾gU4ÅÜ!ŒUš	èNy¨Ó32s�ÌÐÐrdÛ3Q2E¥ê£È­ÀŽ1%!0ãh–cI‚‚îuÌš»Ž³’€¥ìPdØ
DÜဗŽksp&ž÷8\0ŠtèA1�´ìÿ¼Y|,lB~`†ap+‰	tà�Ý@y:¯A�ÿ›uƒâ›/!�rÒ…ùÈ%€ÒÜF
Äl­«'£gyÓœ¹4Ä�p¹pƈ :0Rq³OIø¹S³”õ8r*žaY—Œ#
Ì„Š@Ëc|˜ƒ¼ à0I,ª¨qGì0À S¡0¾AÞ!ç€{ØÕx„L]Ñ€(B_þM
4D9õ'¨Gºàôl€Šä‘=Óãó­}Å$†"v¿Ñ,‘HGe5j6>Ö›ÎXnþI�&ÛÅ·ó�éBÍJ•Ò�PPRA
&„_4_\H¿ËQBÁ ‡¤€ôÑÕ÷0$A:�5MHÝheG²x|OâdG‹90cÒª!	!E¥4à€])@iq
 4�K0èÄ©Ei]”hR€t R¥
PÁÄ(PèHš�ÐÜò ÒA�_‰Ó–Æ°r
 ËÆ“¡ý0
BP ÿÂÏ#Ø-	APQI5P�r¡UKKB)Ò›µÖ<
M$;�6ñ–¢?תԴ44¡2˜)�ÈhJ>@ õ„¹¨\…MñÔ%»ò´öF°˜Mi=À`œQã}Œ½Vð*
–h—|Áé�ä`ECËæd¨Ç}½PPÐí yú”�>b¾yDú%À÷´1±,FŽä£qƒcÒ)ó' Bˆùäì¸ð÷®ñLg¼Ì †²ÈXŽŸN‹ËÇx±¿&™ƒ0CL¶³VÙ¦*!™š¤H¨‚�”IdŠŠi„Sµ5š\�’ÈÌSRdñ¸éú¹‡8ð`y·
ˆ9­ìYj'”hÉ<Öc�ý$?>–÷éØ`d•–$übçÐ@µÎ"àá"p‚¦
»ß<•hÌÌîvØÞ>bR$b\�×Až÷Ú…D�ËíÄèt‡A¹SJ±Ñ%ÎV‘J- à À,G‡�ÀLñ‚	ö�â�Éþ>>MS},ëT0i©'ç¡¢«Ð´ìÍŸp‘"Õ!-OÂÉJ¸ú{C]t>ÏöèF¨0€’‰›DcÈ…–AŸiì+‘¥Ýbç¤4!}dWO5
|
„UQ*=þº~ƒQ	]¨/„Þ°+:ïqwÌëF�y~Cï�Fœ6oxV´‡+BÁ]ÂÒ«©¥í³–iâ8'ÿB‘ªþ²p”o¿»’ðÚ¢úÛ¾¢ ¾¼7`>0eÎà€èD4O’¼"êq®Ç…­`–çHs7õ$Q{BD‹Ü
ÈewÊÁ(o÷i'®f5ñ~þì�Üšµ'o2Hsÿ¿¼	†®G7€CŠ²
Ž­Ã[ƒs�-XŸy|Ætu…ↆGÃuzˆ‘ófyh딶öö¨öß«
O”ô�Õ!ß�õ mºCt”£ÆT  êS¡WÀC€ŸqÖF‚Gr“h�l.T ¤‡ŽŠ2Ÿ¤FÑ&
¨·ˆ§K‚2OÇOʨ„øhC•üË ¬C`x|Áí¹
�ÂéC²öBg¢õ'ex^²MõÆš£åâŠ>s°†ýÂÜÂú'ï"h$jFh &|Lžžâä~�ø/zÝE
˜
â
ÀÅé÷º€¯ª9 z…ì§Ä¨zñÊ&…¼ö'c��Bô!§pöxõ )Y»~¹k>-¹»�ܚʹT官Ž÷ò'÷jÒR«Ñ�îÍ&`L$DþÅÈ„u
ûà£þeƒý»Ã1úËFâ�»Á]G�› 0ך€š% ú¦!"–•ˆLÙí„
@kÑ7[ôó¸Û|Å‘Fœ´Cßq2#~ä¿ýQžäÇôoïüÇ2a‘ÁiâéÂJn`.¼{u….!ci2ļÙëÍï0Ùš*4#h÷Z¼9R†$Ö–²­!´r1q�Ä´
Û�¿1BÆET+h©x
Ìömnü~í¦5È8Ç…ümkQ1ªY7ôµ€tªD‘}»Œú;bÀß3/u‘Õ?‡%q§jIõÃèËP›ÈÞ` j7mÕkiØãùNâ"#ðÈš"FÓ“gsÀ�›®zø`ª^ÙgÂ8ŸŽy€Ú<ƒ“L‚x¢¶#d¥“!†¡^çÂng),)ASAàìÙRR6Ìæ›øí‚)ˆnN¸Nï cÐæî·Ô”ª§À£õ™¾P'ÐÏDÜSSÓWj½ o8Å1`qØ¢y�Ã_¤šåþ‡¦“þLQÅ9¹jøC­
v÷Èœ=DzºY£•PÔ	i�¾¢ÐFM;ÍåÂÖÁ’ƒX¹h@¿ÒCýþWóÁHl`é¾<¡˜âñáL
N€œ·¹fˆÃÃZÌ%Ìßµ†H�æ=Ç`¨=�©O©^ðþèCïŠ)„?¦?£Ü`»ˆ(€�€eËòŸ×+bÛ´àˆ‚H!¦ªH�ýe‰»iêþnd¡
†>£ˆÁoxuþŠµ¦‘a‚‹�:df 0@hw¿>:—ŸUÁ½Õï£ÛÂ
Ó|°9ù˜ÅðQ#èÊo‰á)êW±0$ÈÞb«I¤BÆO„iBžAëí¢�ײ!=ÏjS¥Ñ¤ã Š0Î!�XBƒeµTÛ]di«�c¹Ò���>›Õy±±ˆ|ûg²©ÑÑ´;f�QZX†Ã	¨éŒr "S–7﫸‰¦™=ËÙJ'…¡C†
ÓaH•¦—‘ˆh ¡·1Æ&Jš&„‚¡ŠùO` ¨áÓôvârÛ‡F AÌ�¡¹«îP8pY#hä` œKÙ1Ü AÊ\Hg,
];.¨œ�2䔕¾r7IUºÔóƒÜ'B¯åƒ¯Ž­×؇³öƒíAÒÌ@zhóñ2¨zÓ÷M;A �ü¡D$$²
Àä¡È58
{(L'‡Ö8'ÐÈ
iÄê’Qζ!‹aCÀ[	H 24ó.j¡õ r…>ŠL
¤œOàAR$¥‰ªX$œˆÿTŸ·f&ÙÁôÃHGú>åýЩöûƒÑP2À�ÚËQBTP¢§$˜L;3c™úû�iÝcˆi‡¾ŠÑQ¸O”èv&˜’0„UÝó7'ãƒ@CØ@`Û�QAcôàÑRåA têdÄ{$
û¬�›“HGN¤]`JFúåâ!~Î
'<ÍVû¢këMÞé?ñ£ÁÉ~ㇽ¸žm�ÄDÒ�*Ò„	!$D˜”Ñ"H22L àPðÒ÷Ý`L˜~Ño«éÐ)AA¦ >ÆJ=ˆØ×ô‚Ò>�l¬ù�v/Š(àgd:INãùqÖð¹0qà›rbÄ–þ2‡)ÈTë�ãNÄÐĆ'Œö\IHzÙ Ï—$ŸyПόPüÿ€à‡$úFƒ°¦!¤GŒ'T=,<�ßû_�&‹‘¬Våþ\Î¥ÆÏ-xhL×n€dƒGÆîÄõý$—ü�Š¾ç/„ôï·,Pe¦á‡ï½¿€ƒ_“òžè�	38ÔPA³(‚$œû+I�fp¼W�†Ša¤)ð|„I,{�|†MãŒô(qRÖû!bª:?ªzþí:RCЪ$ËCwAÜE8@o�æ²z^Ðí¢ì=yH‡t™z6
‰%ˆe—A<‹ŒdÔ…õ1¨´t�/¼5£gP,LÝ28¡¹Cñ‡N„pàO‘÷Áã˜h¸Ó?«ùèD?½gb°eúr™ØS¸ÕcZëK\„IKÓk•Û}³^ 
ö‚sæ`âÁÐ"X*Pnœy“¥ˆ{}½ÿC
ôЖl±hW ÐHÌB­¿>¹üq‹�„'&†‘Nñ8»ªÝHª+¼Ü±ó+öOúo¿ñd>è¥Y�RüÙ‰ìçƒÆ7/2¸f[®7
‘ˆ‡­'?òakB^;èhèýç_´1å�#7ä«š‰{“!_¤þItÚ5-ý¸ìÙ,Œ+ÛŒqrÑ.ñÄIú«t.QIO06s²3!Ä�ëÑþ-L-^IhfÞ®·ŒqpõŒ~톉FûuÆ,ÒÓ-›6Õ0ЭÅÉÏ»‘.>ͼ6�ñAø”9ÍŒ†1^ÅîTü�yà§&!EÒÑà'¸™Öò‰ù7J™išh¢ Ž¢zú°Ý¹ÃcªNÈ[H •yGAŽ@Cm€g2œLw©
ÇÚv=p0õ{rbIçšü
s„œQV?ÞÿvlUµ´:#qy)ìýEÕÁˆÄCðr>³X?Y‰£Š}[Î$)À>àp‚Ïë4®‘’3Êé+§Õû�Ì’îy�H
‚b™N>uzžguÙ±Š
¹KÚ%�4XìPÑ"fdÁ�Þ0ãØ@HŽ%maÖ& ™‚Cü—±ti&¥GMF؃?Ž~
K¤¸âCœ3Y•#†QžõÀj@ÝdZÁ2åBßg4(4Q6˜±¢9×¥]¸«È°¢²>v2@„G2¸ˆ=ê¡Zˆ$Î:bÉ¢�®úmoþ£ž^C€¨4H{sG';=ãoƒ&€¬QƒÁmÔ©B„6š°}cë—€Aìc7ƒŒýMó´GgNÀ~ñÌ_i ðã�bö\»=fú³‚9¶ÙFC`Æ
ý™Á,KBÜï�X;°c �Â='„q‹«t˜þV¨
³!Ñ…o¹ CÁ“F˜Ã£íÝÏ¥ã\
èÎ áïv»"’"‚„")Áz?‡à¾â²[>g$œ&" ²è²;ù³ôîϤDóñT%¥@ŒEbî!áØ
�²‹Š›Ž i<‚9_aÝEú
;²ˆÚÃ24ÛëÆ üµ>!Æ1§2RÄ{´’Y+¸±ÐKpàÿÑø˜ðÀ
Q_pDQ°JªH¤à=ÇAÌíùÀ7
óŸ#Où$"c CV@Ó¨ñuýœÜf&Ë+K“(š;å¾soÒÐR£s
Á‚Ž2éÃâ< ÷ƒ;¹›	E/
?zšb&"G‹ünã�Î
((%íÃõZ
¢$HƒÈ±™$Š?nÁ$2)JÁD
"QIT%EÁP,ÁT£4£$ƒ"ÐÁ¤ET‹ôF53
v˜ª«¿ÎjÃ9í(¿ºNV"xwœò-o°Ÿ'ŸÍèo
º�Pîšš(N*|>úI~ZŠñì]áMÏhc¢$I25í÷oïÜ�ŸF#!-RzÈÔÌ1R–h»DX±“Fˆ›ç hÔ•L“ÏŠ� ð”Üu
×0j?b‚­p”PŒ„™;†õ¹
€A%j4{ŽþF1­A~Ú _¢!´"�æR3�-�z\û	òôËÃD�…ÊÙ(àmÆœá¤no•	=³…Œ‘«ªm†mw§ºÓ=[¯DbúØP}uz'Òü·;dpÀˆÁ‰áA4‘Šêaß¾~^œÇ¿õH!™	Þ¼ÕÄîVT8°�P3ÞE·üñdK¾�˳-!ÓññU,hEô4›Ëó0bÏxÚ(ö²`rih ”k=™hÁÀ€å×}‡�D*#-ÀlŒ•
iœ‰!¤"9H4… 
Ä*(
) Ã¹íO7þ´�Œ,B E‰ )
…‰ ‘ä³Q& *gL7–�$(INd`hM è�J
FB‰ ä”i&^“†‰D¢\`Ð#ˆz@ÉÜü�‘þK,UU}i�Dv†Ë¸0=æÙ¼€õ£„†æ“)s2
D?QñæF3`£î
È?¹DïJŒüdÚ¸¾²*š)AÌ:Ý!E€ÞŽä ü¹Šþˆ;átǮϰ=™O‘òÁ¡#cBE“>™úèÕ¾AùO"Š*ØÕîÁsÃÖ­éÔEU±«Õ‚燭[Ó¨<<Š(«cW«ÏZ·§Qþ£Ñê(¢®cW»È”ã6Ö`™ˆP碋@« ™iHCt3¿û¼8,´0íÒ¡m5¿%
Ø#f¢Æ# Îãsuß=c½âpãÙ˜‡è‘–.cG3(DƆ6w¿&Û~ƒo?2èo1‹™�‰á9z‰Eôz~àËÃóAJR�Ò
ùØG؃	€>›à»!˜Z	VT=Zž¶Àg14pë,û@&
%É[ž}‰ô êžÙ^ÁîJL2ùÙHКƒÜ‚0:ÿ¡(¹,Œl[·ý__�ƒÒúšCºw ]rMæ¹N:^yžG“Èi;y±Hš€Ñ#C	-Ç«cUצk¨å>Á<ȬHH
	â(ûO#ÈøcåñŸ€îô`ë''Iä!Îð>ØA=PGX½Ió.KcÓbb’Ž„¤¬GE@å‡ÛÖð
;"‹”e2qBè~Ñ Ó
öQƒpL€¸L8aL0’„Œk¬ –Ž
,Ĭ‹xo**bÛd¥3H­ºÛndÖ@íf†h(˜n(=@õ
!Ó•ÔgÌ�	\dÇ`L‘‚ä/üQŠ!è�1æOÆ
	P~0Ž…à�qÄÈA"3E0d! ï:6بê7üøwuê„®!ÊJ@¤² v dÚS­@B o^¹Žh”@
»»Dò°žø	Ô$Qœ®ÏAˆ1yÍ%€^Ñ1¿¥ÐkLùXQŒ`ÑÝ»ŽÜÆLϬ¹üÈã‡ú>
"¼–�k†àÐ5ð€º2‡)$¼@éí<<”„¸h\ž¨�æZ7ð�XFˆ¾‹L�ùb†—í >T< |�]‘bu1
©É»’øîZ¼‘ëMØ=ymdöf4�Bî Ô"hôøLÈ™ IêM¹wM¼hݘ‡K½rj*!ܦ¸æàýGú“µŽšR
…moLp´¸&RvºöWVg—CÌÿY¯a¾áE$˜Œ
4—ue®;‹P‹`�Í®sŽIpœhˆ™ÁŸJzñA´+bšÒÉŠÐ)Õ¥>cËKCÉæ
à`tä!óK¸ ÃØ¢æ¿Avµ™	[`n'0ëÙ™"¹)CBö°`á¢Õÿ%ñÌm&•q-`ÔœõÏ#½>ÝëžÕ+×âòî(xT¬b.¨Çt,�5QR®µ¦«CzÊŦeL#t«nZP4àÛÉ’C×”.õ˜FÈX8æŠØü¡ÇP�=ÖÔDéÀÆBÊ0450qº×,*MšæÔ†�6R(ÖS?ˆ¡FdÄ°øƒB¬zØ´lÀ("
Qbo|Ó^ìï•f/ê"Kƒ­(qøc<¢]9.CpÚþ{¢tr	”ÒK/‹ÔIu32=îrð@ºEÆ�²¡Ge¾ç‚C¼¬Øxí2(°0|¾FlVÍ«k±0ŸF­†
‰x0ìÝÔõÜ(ÁŒ`¾UwcF4Œp Û8Û|ˆ–SÃŽðÔ—†š,¦^çq·ÂŸÊò?|�4xÅh-Òù�P«ÍË�qˆâ˜Û‡Ýc=‰ï/Ž}‰ù,ú<C*�$A²Ÿ éü]Nyá~ðÈŽJŸ2)ÈP鈺,Dhå¦ÍÓMæÀѶ\7D¨£Ÿˆ<ø›
~åx„àõþåR¡) $i˜jˆ‰B!€˜¥J¨˜–P¨
ÿ£#Ƕ‹Î¯�zùd.Û/ìÇï‚H†>bBàÈwá�ÊçݘÅ$ÙxÐìˆl
A¬�ÁnŠëzàÒI¾}ODjÉs/dÜž‰R?”<àh
Ä 'L–CΟôW 9óò3¶*Û|zWQ	hÔá…@
j%˜œ”�Á’AË%ôeÿo
#W×Lpû^
ø(yì7R`’5~ƒ¡Á,™!�à�°4!�/è/§¿ŽãÔm¶÷b3Y@ÒkXªšŠ ­èÑÂÛ
žn°,"ÕÃr¨ýæ‘·‡	rl„�4†C)îÌ~ö„x>A••è„~×rÅÊ79uo}Õhb‰#Ž cK! ñå0¸4-Û_`…Û!¨ož
4¸7ɘùΙÍÒq¡¦‚
Û­­b
͉�ªGI¢S ¹T.pE¬q/*ÆvdiÙ	²XÁžÌ ëM,_7†}Èö8Âaƒí!€mªTȶ‰@@™º`LÁöÚFˆÈ}„(Æ^Bò%�ŽtpÓSI’ñÜÆZJRGŒ¦áŒ©!‰¦ àL³€!)ÁÉ8$‚@$çÝÁ8~ž‡ãüÁk#´‡gwÅ
4°È1¸~8¢‚°lø1¦½Þü^èK%§‚<	C�
@ÝÀ™]Tƒ¢Î‚XHD %úÅÔ—ÖžÚõ½´nØMÉÄèHZ)ôÁZ/“òhøxkwÔ�½±´Æ´5ÈàÃ+·-Iïáí@üxÄ$W`Ö•²¤Ú�úôu{ô÷öªãµQUUY‚ö~L``«IkYìÎä}m»u¶u!ô;Ø�0þ‚¯–û‚Á4�d–ZÅØps•ƒ„e
>
�É7À�ÔP�¼ÅÞä:�ˆá±ÜR%u£„	{"nÉV¹É±AÌ¢›„ü§;6LˆP8*ém@_j£[ðzä§ÐìÄdXAÂiûµ¯Ëú+	xÖ)-CS*j[”1¿§„ÏrþùÚóvý²>è[׉¿ÀW‚d‡ìdi£³Zñ2±‚$R±ûÊ"—ñÎ5Â͢±ÐŠx–Ð0|6?Å€Óvq›@sØ�¤Ã`i-}ç2O"® ‹2C¤ôEÆwlmŒýY's‹	f©[dÊ�
gNÚ¶Û¹ßq£c“4²e™o™œdz6ý^µ�—Þ³Óω»m¨ Ê‚–s2é‹•E`¾n¦CjHµª‰�Ë®¿hüE‘ꛎÀ>:h�ô“®²ÊSFØC=™Jtô’^L˜s–•£c²vwÓp—à„{®�cé'ãæfàO²•à¯çA¼:rSx¦$çC=
f.Γ�H3h4ÿ“
¼ òÙÌ3šõ`é$ßÁ½s
ml¾ìÌ~¢FÆgÂ*�LŠImˆ$&äâÛ‘j$Š¦zOeu�rÑ¿.bJ‡90ýæ04Wæ
Æ;'FáPf·á¦ÀÖQ¯+Ω�	ö„].5‰¬Q}|N)¶îI±ˆR´ŒÍ#&�€Övžs»1€õñCޒß
ÐiFC‹æ;Gq“2ÇÒk@q6‚äð(§ÍáQ\pÃè—ÌŠ¤%*’B¨a�ˆHȇ€xP†ñ¸}K¸Añ…„Ô>˜	%/hg¡öšÔI‡Æ‰Ë[-‹ùY{áú…	!€‘-‘WwybàÚៈ¼ƒØ‰ñµ¶§ÉVgBô9øïž%¨Ë§…&7TɆew%Ný&
�
.&íHŒ®H¤øcC@hD!ŠBÁbDÁI0L°I°BÒ0ÇØi÷üY‘ÑPž0Ψ„¼ `~8Ÿš¼Ö°e‰�ì‡Iƒç…Õ'«³�›ý<8¥8xàô¤¤}�'Ÿ„”{ȱSø�¹:©Èõ–	úðò;`�/#°t¾E‹^U‹ø¡¤`õš¸:¦É÷ PЄÀ„’@0P�æQù³}{µ³Ž²h*“f7`7õä™Ù±�ItÛþ?9ÈÛ”ZÕœ¬X<+TFˆ…p-PidQe2¨ÃlYF‰4à×ynØ
ú@ Ž Ê4›:£òX7¦
 kÈøÁ“�e
)€‰È��‘h*’¨X’P®Îuœiă˜JJBH!4FãŠ	‚i*
F!}éÀ=Þ‡·Ú§=èÑÕR`\�ôKAûÊb_ÂÔ„#$Rk˜€¢‹Ä=_ãx­¯á4jB¨:Ø2W�tÏ® ± âS²ˆ”Sô@Ãò
–¤‡Ù�£T4þžùÐñÞˆáè‹è4ë[êª`šÑdAE@Å…ZÎð"~±š
%æP¹84QŒBDø>J@oéšÛQu�o>i¤;ôïM, K°‹œBQsl#œf›c‡SQkF>‚5¢˜
ßÌÖ•Ô¹‘�\Ÿ1¶;XÂ6õ:NÌp(¥—Õd{G¿¨ØD
Ü0ŠjhA¦B! ¿�³iˆb
‚\Dñb�4 êIS@4Ad]JÒ|DqâX)Ü�|–îö3Óàp>g^ý6Ž»a$ý_Ò~æbF	(Ü~T'•þzÃÒê&Æk‚C‰Ä´,aüû!éðg#)Q¯âñ�ÜžÓ…Ùhdv1“Bfã:Î÷Fƒ0ZCÓ�3u\@Í] gQhaâPy¡Üyׂnø�ÏÈ1� çIÓ¥X¾œ)¡�F<ÉÆeÍë01Âmé›HƒHŒb4/5‚÷J•ÿVeá�T0- €�aØá¥0u»�ç	ÞÌÊþøîqÆz'ê‘$	‹š`Ѩ@Ô±Ÿã]Ü•€¯Áñòº"}¾`GOyØ›q Ä}ÁÔ
�ï÷q£#i+?žZ•”ô²ü°ó¼èWA§p.^#û _©oѤ)eÆ^¤y¼
s˜9Ã;VW&²¨±=OU”ñM°á›­aQ·»¶]G4ë–‰�f¡¸þ_•‹ÞЃÝ	ZB>;oÂ’±y"Ÿc) ÝxÄ5êä™Üå檮»V;‹ÃWjéj¸_èó…þÏÅ>9>yüüO*ÀÐLSÿf4\OžæÐ?à1a&w;8ÅÕ«ú6¹yƒbàg4]n²)¥«YlcAÊÿ|lm&L°pŒYJ ‚5�„œŠÑ§0ÀÕå¤êºÎ'=v»Ý®Jèø¹/Öõö=_¶ß|:D?@œ5qrzNµÐ/UÄÇäœD”œÊwÃÑj„æ?qÎ! B|í²”‘x€žï¿´×jöàטüŒÌ„Yßæz¡Ëg1×j
sŒI‚ÿ…

Áà��P}†Eˆ0ÏÒ@ïÁ‡V¢m†%„4¡Ä5Pç
œU’*wN… kQéo³Žô‘€Æ‚"F‚©y‡AC>Ì{GÎc¸ðYAÜÎŽ^€ü‹ú›|ÎþгëYÍ€}àA€À?G¤7¦¦:Éì±ù‚M�ïL;7Ï™QÊOOiÍ�Õä	À3øwO¬r0‚V'2¦šR0òÌG3ó}"�@ø	$ªùÖÿJ�­¹ì
KŸOP“—	{ù– †B2Ñ#¸l
áºVi Jn‘Bó›—`0áÛÆ72‰§"ý �MQ„‰�q	õhH,CM
;‹{bßý),N×?H‰åšäöcü™PŒ›ãÉk;‰‘‘H\#«cÆÌ8 ‰™˜þŽßáîïOë~*å¿]$nCʸ¦P45 „è'*-TSÂܹçã——{nÁòãc æ\·)f¡ÕPû˜ )é
ÿ·é`ˆ€·{§N¶>Dp•gÐ.»ù…Ì<˜¢Ò©gà‹F’�ggœ³²,þä’®’L¿n´äWáB„¼‡D�rs‰¹³¹·òî’ÁÙ(4iMQ[»—{©æÓpé—J”ð`Þg’—)SSD
J„@‰, 2•APR…PH•@“G#$3.4ät!
&ÙÀª³(b¨ýdÇ{øƒ{Çr|Ïu]�aÊ¡ÇÆ1òï
zmŸHM#|YñBkcãÛ7�È]
FšzZ^ÃçûG«Âp
ØaDLÄ�Ÿ’t< º^OM”%ëë!ù»äFD„ÄViÖÇal¬±›¸^ÛAˇñ�MÚ-=¡�É
í„CHK�ƒ¤úO·±ônÊ팸ÇQ«Nó*"Ûû‡ñ¦vB�íÅ9œ³²*擪Ӿ]F¾Í-r$­Â‡¬ž˜µˆx	à¤B,^°àv�w>Vo0›·ù’÷cæ”09pùsMµžcý'Ø>(…'0>Û
-©x)½C§yR%KµFß}µó
œ#ûÙ§#0Ø(F€óö„`€oAú~Y; p°~8<ø�ƒFÍ\‰•2•vßÃg‹#!oH~pÆhäi° v(<`iÐÏ�p[�H€n£¶Ø8��´7·ß9Äí
�ÁB$’Ë
“	
ÓžLÌÅ1PÐÉ@¿Ôz6P„�¦\CK˜fo�L¢Ó9‚àÃy&ƒ%!p³}vXò˜Xš¶é1h:4hŽ ìÆÂhCj;Œ¨"Þ$RM4Vb`¬¤±¥ó};y‰/›0`Þõ»8†ó„ƒŸ…­¦0rbV1®²¯Ë·wÙáµîØW`Á­'¡‡Éu9
L„�Š½Btã£À( Á›Ål{%4a–/¦
L[×›àqsâúr5¿C«â3™HÄóMôÕ¹£ÙãIh`zj”(6â3pr:ÙÜJc
äоïyì#FbMV.1ÂÌ
7�§Ö6çKÄ%Ô$H'  "Bc)BÀ?Õ*p8‰ÒͶ
vÑi3À<â�‚_#'X	ðûÏ€èx°qÂœ­ž‰é_ú\:üŽE¾aÓ44Àdˆ$È#�,d«Ä_W8÷3Ñ�Ïa¦�›»Ù¿YIîu²HÛrI#~º¬Cµ™/	¢é/ƒ€(ƒ»yÊ ‹pèG™©>¨¥ƒE~œq£rPÏ×ðjÈqè}1¬P+Y”n`Ñ£*ˆã
ç´nÚ«âÄTAÍŽï²Ö5óÚ-Æ�¨5OuW‰„yJ9ÆaiiPžÆ`›zZÑZ­BBçNf"¡Ee£@š1@ÔTh:P~É~Ôìù~îŽÁ~Ö�ÑUÏögy¢4¼T?5š–ÁÈj˜©[ˆü4UÇÍèO@é
‰oÂ"[´÷¶‹ðDÃ
d…ºUC%u
Ol'aÔ�DTÄÉQLÑ,Á.ƒÉOoPò^Õz
Ÿ†çXäå¨ú5‰âo½ªÇ¦ò'Gi\0↴FjÆÝmÒ¨4ÿëËøâ†dßðX#xjÄÔ�îh.
j¢Hx5›K†lE–�ˆ¿¦Ä¹Í\Æ¡X‡' È¡„PbDÒ˜—E&&ŽrÐ'F{(C~PF‚@M*Ò	3XŒá$ê@l®Ë[�y9Eº`² AQ6e"N°¯z zã–/6yüv”‚(>vêA}6ÆIm :Ji¡òZáõΞàƧ'$
 ¡_$\�¦8~b0“㘢ó1"É(À#ÆÏ>¦sû �‚ÄôD ÔÏ_ùÎxò:'tÈx¡Þõ�m±ØÝ¿›€/UTDÎ'¶y¼£×yÙ�Ž¡c¦ötó¾�^¨®‹DEVVÖ£e!G�4`ÒMÌ™„¹]NÚ˜‡0v¸£¥Œ•\ <ƒ”!ÅU,R	)­4!YQjeRŒ†…µ †fbÖI¥
$h1Ñ–7vã·
Q`4V±²áTZ­q¶¢-
ÆÂ5s7K\ÈtâX �˜!ä)Y|�0fkd´É¢PžíÃMCyEQ‚P´ŒII2cH¬MDfåÖDô�¹ŠÜ™FÝ­D-1b.6ôã̦ÆÁºZò”©¥\9':3=€ù@yågÈñ�ÑãTeÄó&IL¨¸Ë˜<ÉAÆÛ�}ÅÝ°wàðç‹*¦íÍŒ^F¬«
ƒÀÈÔ˜7—6\R €EfXi8`èW0õ‚+ç�§ÃŽ¦õU·F# i–¢4”M°‰æ®†	bÔlaÕ¶:F F7ŒÕ�©™ SJ™VZP¬­VØÉ4Š\˜Ž�¦Ñ£p�ŒÚ‹Œ•˜�Þ“ÃP)uGSTcÓ1k5RIàx×F¨ Ã9€ˆ�Ý„ç×�‘›SD¨ºH€ÙL?PšÀüm}Mu’Ä¡XQ±×{�¹	®›0¢+�ý!¤äsÌð„¢€ˆðŸÂ|é�oå3öï„pLIä<-/¤ÑÅè3ïÓÑ‹L[Mlë87]‘„¢ˆüåè¸áóžã¼
)"F‡Ôu*B–žB8“É‘¤Uøˆ‰>2m°F• ¡‰% ¦`Ššth)ˆ*Q%$€
¨0Ÿw9Å
RÞ·
81ˆŽípÞr.Å�{„Ë!Ä€‰bK˜åãuN'�Ä0%ÂP‹lyyÐÉù[Á“¢/y8ª¾M*©™}Ç?Ë„Ñ}øÀù•ü ÐœàP p@ò*%Є‚¤a¨^	22*Σ­(öÅ�0`Ät¾SGßj…^@TÇ$)Ì<.E”Óäè&ŠÕb1WY`I­›Ö÷¶c8q¡a£¼ëîé“Ê©9²íey|Oéi‰%ÀeEcE"ˆ·O�=XœŸ˜šèú!ã)ˆ1
YL2«Ÿ1âqÇ.§
2ð3d."^a½„‹½Ð%m;ª‡
B)Õ
Ÿ(S@3a±¨„¢AA‘Ð/yˆù! uÉ�
d”4B¨P† V´�ÄFˆ4ÿHD4F“BAL40LATUD�¤úá÷í\c~*C¹Žg’s$à&7½77<4˜ÞÑ‘çÀï8ŸQñO®9ÛÖ…�ó84{
ò¼2‚QìAƒêË<aE™³%6qKvBBŽÃÎéÌ|†5
*�‚áå™»ö~u÷ëdQЬEl;sƒ€·�ÙÉ	jÌŽN+’†$/O¬�ÀÌò½è4†�3OÊØÀAŒ’£ðñMÄÐK’¥ĉ4: “\‘pǧZ¤ïÊ÷ÓëÏO¤V "”`€9©šV8l�ôfTë×/ ¥Ž9RWg�w
…¤@Ò€þòI[dÚxDBçqyßÒäܹPAÄ5ZÆkù¤ëÂî*H„ mƒ+�ïuUWŒÐüHHr”·
(BáÑ>BðGÈ¡‡Î2¯¯ƒÅ� 
ÝÎpà<‚€�¨¶fð-™$IiBIпqØ÷·’œ¹p£rÏúÞ¸B’‰_rœ^*UÐ	_qá(tì™�/�ò@ã8“K�;Œ,÷¸8CÈÇ£ii¤O#ú�	Â4×6P�—œÓíáƹ8a¡Ð&”iO­‡�¦i>6àT `Áb–Æ@ÁF
"q/
¹CD0{A}�¦^q
‘X#p„ é*¼ç\
 ÑÖ©F€™DºÇñʇ~¤«H¬À€D,H‚o0¼¤¥t<0PCå\Ìk%&Çâ'G;ˆ¾>t‚­”M›÷’ÿG¨5K€U£g-¶-¦F9%$ŠL¯|Š®ÄÊPS³4­”À„Ê,BC©�
¤@Ã…
KJHÌ!1“H}[£0²z�S¿¸\ ´m­þÀ*”Z®²¨'EBN`ŸNò7xuî€
)Râ öqÀS3°o�ÄA!´Ä´‹$Æýt½
81úÃèOC³Å3•=Ça¡&©Yñm·Ï|uz®
‚H?LF„Ö}zþ�“øCÞ@~9æA¡ R„�•(F¢PÇwôA^ŽÇ±P÷}fƒ¬<ý}†Z
܉‚¦"e`œý}EŸ|¿S‹
á•à쎷mc¡Ყi&j€'�ž8êªyÒ	âÂe:0n  Ñ(y	fE�€ŸØuõt}$Š§¥å·®ƒ�QmÈàQÀ‰p63€%0¦â5É @¦�lc´×þ²@®…X�XAÄA8ȬCPù	¨9�3Žsœ�C™ÐÐR"DiM(‘	AM°h4Œë.A/#
Ì&—ŒŠãA�™B‘Û‡%CT‚3É@ħ	š@(Üâ‡8d#.ج¦BF•ÆÊ!ªT£…Š‘9rPxEÚ‚0F­Ã–æ¸%Í “cF³lò+pDg·¾:	cm‡»HpF³&Ö"І“jÀèÓ±MEiÖŒp†Ù¡"D&(‹…D”pÆGœ“„�âÏ
RSÄsYNsX^Rr¤„ˆÈ‰ðL¤HÌ0Tˆaì
݃H1²ˆDŠÂA@Ç(ØCrG“
¸$‰ öRò,	–ãpNÿ7zn¬µÞXº!x%1.Û@š”	pØôw‘�烑­òè4R¾¢ ëD$DÅP×�9„˜j‚;Õ“i)B‚V!�D¥KÆ9"P ø殌
ÁiL¡ÉÍ¡Š
—{·.ßET;$†Z¡ #º(@�ß@y”üEAøº
”C°‰Ø‰†ÀhT„�õ•–KH«mKkDR—0äŒCÄõÊ:©äl
ù�€s;ü¬BÔ›£p÷Ë—ébItâ$	�ÇÃ¥k&–¡É
M}Ô–¤£b8éØÕ„cm¡çº•���Ææ–@˜%0Ju	‡À�‰Þ‰ËÁW€½êâ*†…òP)4fqЦ<D<ä¯þ$'ÐùðWåø}ÿP_Áòð^×¹…!>Í
Sb�¨“áDÙÂɧÓIu
Ym¿	ƒÆ?êšÃU è42˜“TK|#©�-J�ÚÂúRnf²:³áu1¾ªNiÕý…¤9À×9ÕˆõóÞ XâÐk¦ ^›mˆÎ2Ï«%@3Ì`_
_ƒ<úPê10-¢ÎÙ¹`ÇC¦ÚfhBRÂlNÈgÊ*¥âvMÁ½ËÊ”pK×ÓfGXnÀA[N¦+¡ÎÃj¶
��äKÇ"(X‹ˆF¿�hŽ-¶FÆ
±4V1³µÆÍù4WŽƒÅ(úÇcx9‚½S¶EÙL¹v±1´p€€Nÿxƒ�žlŽ õ	äzž�Ð	ň@Ê�ršÃF�™¡–¼j’ëB
h(Á1:yç¿™Ñ<Ȇפ2nȱÒ%‚L¦c…b)‚U‚ÀðÈËé¹Ðb%çiŸ+7ùC^Œ4‘:qãŽA¨ÚSÎn×pNö^­ÿÍ/4:xôDQG
ñoMÁPf€–·:úÌL6�ø¡Å²
€
¯x|DZnÈœŠè
ƒRÛˆÒ ñi	©+‘
K9ñú�^`9€AO/º¯ËU°ð	ÞÊ8o…!@
me¥Mp^¹7Cè,)î¥	ÜôFæ�jˆ„"‚%$d”<¼úWùøö‡Ý%$üUø·€aÔ]h…@üÚ“ê¿�Hi`LÇY´(Ü{Ò5¨D0ãËÄŸÈ`x©¢Leb$dHˆ< )Q8+¡C̬þ_�z'(
Z
…JP"PJjJŠJ�F!ÐhÄ®%šG•!þ˜ûO6çhÒ‚R�2°WÖt¿z¾gìFíîSæ}§òÄx«,�ŒŠ	Ÿá}�ÆÖj‘�³l/þþŽEÚÑ:Täpªnj�ˆ¿\ÔÚ#8ÆáÎ<#„pÆ(ìò8‰Œ…¦×6ä…6¢Z] 5.$Ù€7LFÒeÏ‘�¿¥œI,)Á‡ŽJäd%øL‘\ƒD@æ£,P‰¶4Ò:¢·npÒcDà͉̺
�©hÔQDD!
µ··3FÄfcŒ̤(Ó° †	iÒ 0ñraB–eLb$ÈdÈ!‚�••
á(Hq|$"%TÅ
Ew	\u&DlA6;(Å$=§Ëw3œPš�B'tžÄz±\~Žf*%
?jTPžâ
ñ€6\|
9WøsÓ‚bÄFR!Š1@
ñU°�Í:á8Hh5˜S
p*3j¼'pq�N� ’0Ë]
‹J›k„�Û�#�èdh×£wòh2:‹ìµ0‰òÙ	ì�Ò°(Z'Ä}Ÿà>Qþ*vÁ:¼y%�U¨Ø.Ð+äUˆCFq‚þP°§¸ø§û_ZƼ¢|‚é4ì¹í _¼T€È˜P;`§æ)‚z:Ú £ã¡‘ˆ½?ݶW‡ÂYüZ“‰ðé摃$Œ
@g±ñ.xÆòAäîþ3ªj@”¦~´üƒØ½¡½oü ‹æ·‹Ë@3¦¥x}y
n¼½8�¶>8qid!€‚\X ƒ©%ÙÓاÉ4}™ 4ŸuÅwªiõo
ü‚0R°,­@@Õ|Þ^cHyB£°B” TH²@+UE �2J1¡‘P,B‹B ul]ÂeÎ5
­øor™š
"ý]€á"¬ÄÁ�©	)Š~·õdÞÌr÷Ó‡
Hôg›!¨ ))ìþÓ‡ã¹C|¶¼ŒEQ¡
5QP±"PDœäÉ¢S" BŠfk°$—ñäƒd„ ™ì†î2-,ŒE
㇠â€ù§ä‚dÑÏ�^“QƪUÑ8ÕT)B	0R‰!ÓéFÕ$D<ãFiˆž•Â	ì}NÅPHÀ‡ ȃ ¤€zDBˆ4!¥S’ú9Ó‚;‡‰½ÙÍ'ò²u@Ì·DQɬÖêðû¿MBÀbÛ1h÷Þ*0m"1mé²�’X²îà+D‚ÅSì„R$%)$¦ d®Ãï½'šp#å·Á@b&26@è€
–|ÞB>P
ºîEPGÂH÷ö(r$„OÙ
‚hšŽV¿H½ÿXŸè%ó#»oÝ4#ß@h‘ŠÅTzôL¼¢¼•6côÊs$ZJ`1en_@tmâøüž¿®ÜDüL'¿¿{ÈÒH§Ó�gw<`úô÷œ‹KÓšŠf ]cËÎC•Ë	›\D>CX÷³sÐ6^'p
€~¨¼b�‰Ï/�°âÂùõÊu牳˜a„jü
¼O´‹„ÚüÐʼnß8Ùd�×»Žj Îe·UDµëp–”E_/^áúŽì÷ü¤¸j1€S {•Ç?yNl]¥(ˆDÅ!úøªX´¤t�=˜`û,#´€Æ$œ-°w�aòÄDJ´1ÈÄ£
2yoêïÖ:W
öiÐ[¨ÿ«1…  <×Q•S’6§(5¿%Gä´Úñ¶�éP1k~¶ê9E‹ÇnAG÷p{â
§¸?ª EOè�œ ðûdò^É@ÐRDz ×ÖÜï?!²�߶úÜ“{pR0’ë‚H{óÎ�@Ú_Ï
Q`Zƒt´8Á¤•l0`Xj¢±­Ã‘�cÒ�Õ ¡a(¹7+S‡ØÂøç¢ÄáÆÄÒ}c½Æ £äHcÖ_A-cIä©Ø
“†Á›ã�½âfRstLº>#ÔßYÞG#å£Õëª'ÆÝ#ÙU¡
)ã¯cñââ‘ñæs„[^¹ÌøÑá–%PóÂ.§	^¦F>¸d™)#‡Ö0t‚â|‹õÝ[?p	ül�B{€¥Ú¨—dtá±®­i»n4~6 #kd&á4á·J*ƒ`Û¦’*<<€äh¦F^ðüÛì7<êF‹½Ñl6¤)€ÀBy�7óz‘SŠ®
Ñ€„‘ž¯j½ÂŸŠI±æc|B"ëÑš‚‡J�ê]€=#•�J!#HHUÓ%fbPê	š…1H}¿Ü!‰Ã!¤„š&Š’¢&J%%ãüÁóØ=¶Ù–ÒáI"V"ˆ ?‹�ádéÁÐ`H$RPýò2Á),£b<¿ˆ;ÌÂ6ÐŒ´Ð`Ñúµnóþ¥n ¦f”øÈôD8}œ¨
 h:@,Øái®ð)4iƒ±5÷¢çÌvé8˜Î64EƒìŠÌæ@á¬
ˆ
Ì©Ÿ ʾ¥ÑØLvGèIî:+)2;†vÑ…ß!ùÐ$ˆÌ ‘�±'–ÛãœãhÕÐV⧽Ä<±—w8ö8ù(¤„ƒ±E9ª]F2¥h)AH@ê„N:Ðþèè“Ö†�þBÌCÌÈų¿(`#½_ñ;M›¡b*¨@ Ò‰î7OiXe|ph“RàÂA¥WÝÀò>4ý@ò(ÔEPcÇ¢ëP;ïŸí
ã˜y¬””•õÆqýÚî©Ym[æÇ熞¼ÿ¹vÌ&Ì	YSKŒ|žÓ|sI"9?]#’Ä
~œŽ¤ZüláÄŒb¼#6²IÔö0äKœ†’„„!Ä_…½k™CÖûCk]û‚Üã,weíÉWèNøQa:i�¿mÁ7Ö~Ãéˆiiæ’×"Æå@ÏÃp‘\Ë»[.«À,™Ð›¨ÛC—ŽîýuM=û¨§]°gÉ6»CècOݱ‚Nyw0³ðë
Ñ—z½Éu3°¾òg<$U˜ìE�‡F±±�*¶ˆæ­qÏfȆP æiD´¢å�Ý»˙Tp`»»·£øÚ™žÖPy^`Á£-j1²ø”Æq'ÃPßÛƲï,Ûž@8X|q|Ø3³¾ÚÌغ%»Ç²^Õë§Ö‰xÐo Bµ<	šŠQCB×b„
‹àÝ.8d2¡µ2Ïû¤6‚Ào!û¡ÈóW+¼ÕE{F‘œ�¯6±jpfg~™{Ù†íñƒ†*l=Hè½@€ú‡È| 2àABeˆ!M‰b3·ƒ0Î5ÂKhàîxæòJ/E‘#ÊB âƒÑÙókSëÒÂ4žVÈ6s¸m3
ýÜyL�ôxëÐb†â“ûûf^g&þ2AÆ&ÅE=x¦Çõq5YÇÍßVïN"Ü@?p
TO€	Ä\+ƒ@²áu;Ì‹¿§cúàñ9µYJ3š†ÁJP_y(jMÎ8ñ`4+Ä0Ëe@¥A°˜È`vЦˆè
ò<ý˜CHô@Àƒ`ºŽ7x§
aH5Y]'î.°C>n!Ù¬B½Ëµ0i¾’
ˆê�=W¾×鉉¹6¾a‚¤4%¬‰Ð>ÞĦ
æxyÎÿ?½Ìz~Áø!Ì1	¤M(Ÿ¾ñö=‰Ož"DO+´s"œÍ£2i�ßâRÆÈDȆb@Ï$;—BäÊPÀ�r`˜$Y©f¤/aº	š*ïâ°‚ÞÞ+~ÒWÕ+wæAÞ
ÎAÊ"‰Îa™‚uü2@Å*üxq

°eHÐ2{“H¬;ej -œ^cŠï:'|.¸#é%FÜ	„†lÆßEÀí<Œ&솃h+m¨ŒdÐö”›æ¡Ï0
ÛÞ=&€ô
‹¸âÊj
;&B�gZCÛ;`9¿éHb;ºß
ç
~u´eW
EäGtx,`sD¤Ô
åp’€ÃÒ§¤xÎ`?6730ªcVUµ…§ù™ˆB	GÎ&ÂBxlsˆ§z}p»ëz ˆQ¨ì"%HVJ„Ò@„JEÒ²B0zx?±„•ó*Öáµ�ªêIýÔ
Pˆ”@„a�s�ØÎ
íhÑÁ3ÆÒoG„©Ëv>ÎüžqwÙ
´“»mÎâ"RŠ:ÃÂ��Â>å€q蟎û‚3ˆlG‚…YµqÁ-@ÉDÄ’�ÜÉCéƒjœ€ùSÜ
¯ÇåýÉ-{»¶OOLãÓtÛ{Àu	J ƒö*°g
µtQò:nÜY‘7%£…Z�#~ü=›�Ç@¡ˆí²#L¢ãCqÜS@‡"ÑqâžÒ… ¦ ˆ	‰‚	G–ãmç,Ô^#± 6;4ÏCÞÃB!Ñí ˆt%(U¶—Ç4ä�½B8Š>½ú;B©uQ„KÛYbFàŒÁÀ!zÂC÷‰‘ø:’ä€rĹonpRD~OøOõPiñÿo"p#„9ü¸
á0µü›¿Õ‰¨ÿ€?�êPô:P?–Lì˜Ì¸Y� Oªw,¥¿·ëð
ù`Öì$}šôiAÐ�KŒ(;ÓÙÛ%=za—e��¹l4{ê¢)×ÀcÉä[#ü4p•¹Nû�¯¥—o/£Qä9*� U‡-Çtœù|Á@iÿšÅ÷ðÓiÆ'(`�³�àUhK“ÁðÊ•‡qœ™< È(7 MÇ(È¡û‚
B'‘¥!˜üŒ8D4|ï@¶HŒJ(D+è�6èÈîâ|WÃ7�¼î/Ž´ºÚ|2ÐÓu!œì¬ƒ6¼^f^Ú
w·¸«ûÐÄCˆ!{{b‘ôWùYñXk'v”ÇÜDIø›œÌÔA4kBEZa>«Í>“=:C…ÝR²Ó…¬–j„Ks{!ôiî Ct?û” {8²ú~¶âe>ªðjÞõDDzÄîì�d=Â]ÉÆW§¯GÙ𘞽ûB´�abT„ýûH|g
*xû~€Ò{ÿ&þ�'.¿Õ˜z�•ôÈn“ =Êw@dñbžÓíù¾� ß´³ƒ<%uê:“ÔuTîp*¬@ïùÜ„”4§;x;ÅÞ~Ž
‰ÁìV×
LU#ÖÑ¢Àb]Á+G
1pÌœÊH@qB1%\ä ™ª¤Cy­‰û;ùÇ0múß/ïÒ.ç¢>P¸×—-†âŸ3ÏšÕØgaáFày²M0†®€0Ä(©
H’&Ó	aXÍ®ÚF¢Í�FøÕP°$'m 1œhÁ‹°›ä	5	:v}»~
ÙpaØ-ß(ÓÇ£8]ºC—¯µ‰ŽÙpô­‹
aÌ,ŠPÜ£œÂQòѱͱ٠ž¡3‹D½ÚÑ‰_�xrÞ¶üÏå*Šj
‹+ú~•ôÜ B5Ò@J31«+"ãç/+*sæ
	4v� n
d†…ÜÌÂÙ[íJí9œØ}ä*š€„‚¸�˜t !AhçëËÒMÊ„¦Ë
+‡¤óªtC¹ k|D.5V’p¹×ÈeÖ'+žJà=�1zã¢à!û…d>	€’
úÇá XÚóÝŒh&�±
T·ga*
€°©¦×VTdFPü:(áà†µþKé7D��•J Ì¤"
Æ#0¢�hÊO‘¦²~ŸÛbƒï7�æyÙ œ‚(«"$üLÒp‡“ò^þ«f·rÃŒþ#àýG€½d*dh¨¯yE5@Lü‚=˜Ä&$æpfe€‰Hts wÇ^î8¤	HÑŠÍ°ã‡.„�ߥ‚"¨&‚•ï€­#Âä"’@)ÉÈF�¹r¡çÌz™:Dà�ŸÒðφ�Qs8ˆ‹ÏœûæO�W½ç–š¥ „(€0@Áñ±îƒÜÎk‘">’ÆãI™¶@àC¤Èw!¡�ƒggÕ–Ì
¢…£2/:”ÄxÇÅ£Z)��äQ¶€b)*Pi°�aáéW#ã`C„q96<�qH5&YOÁôbÄ"š£8VË�¡[bdh]�ÛLƒˆÒefŒC‚ù9‹Š`4)Ðð�ÐI[.HŽZNl%PF45eHwóa8ò�
Å
ˆ-DSÝ:c…M{Ù†¨¼»Í˜1ÙXˆ
“l–<ÜåETXÁ©èQÛIñ8Š€ónã1UÇv4kcØŽF‰Òf  -: ‰(
vNqÍ%A‘{—½µÎh'Y
/çŽ,è’†B“Ü:Z$‡×^|@ö‰ŽŠÇ!àHP§žN/àÆŽF-¦*h‰¯‘àaçuˆØˆÁ›:¦öqá¡ç ÚEc5±±1Ôžãœd¥iÌãShÁj¦¤
*¡øÁÇŠ”8—çnm&�DGºMá@A
Á£‹r¶–Ñ©
YSŒFågè§ÿŠj!YÆ#á,N"MÒ<èøª¬JƒH£MbÛ}½ºÁÚÀ¨Ôcw±" JÓ@ŽÍ9S9	²±e…¿ŒQ@9 ¶qœCIŒÛvöÆjˆv(DI²jëÞC‡5o‡%º°Ç—çÏ]
°v£m>¶�á¦38yÉ£L¼­DßA «>B(›=ª½#OŒ7« æ“¸0Õ”tˆ¢Lš'�^ÝÚJñ)ñn`£d*‰¢8˜h…^ŽvF�8!ñ†f0Ò±z¢âÊ’<ЕÁyps \¤ŒGÈ0£k¬Áq*Ð_9éhwVö4Žùðƒ#‘uÈRʼn�,L~€ûÒï�÷­*Õ�»cãS¨­¾Æ¬qÞs‘ÉÒoŒ‡ö+Kñ� @žðçcu±»3º¹ðÉÀŒO£";÷)N— !Rtó„ZI¡
p oîwQ°¤#è' Lô™{ÅÃÄãAR„õ™°ÝCN¡áò¡`9q¹˜DC,Å=OYò°a´S�
iØÎ�§‰€4(�K®�`@ž
’𡈑¤	‚M |!•1

"‘1à�ÀBO6¶4íXppÔSAð ÈþQXCÜ
‡‚L?#¡B‚�}ä=@è¥' 00Á(~;�Ôëä�Ä�ÀñUè¸ISÇðÏëð�Äx˜Y_C
Ù©÷±ODÓSðG£Ù)ûeàD'„!>('ÚögON‚®Ú‰q-:ºçDaÝHŸõLñÔ0Ž(­ê°Ë±rfl¶D�P›Ê  ø°L0ùq§Ìá‘L¥H‰‘Úè�ÑP? ¤2�™æmµZ¿�]†…Ñüt–þMß§û÷d?f0}PÀCƒÃ¢
ÓÓˆc¾%ɯ‡a3ƒJ’©M{>a ©ÜLàœçmŠ›Êô3EPƒÛ!ÑôúúE<ûÏÈpã.‰Zþ?oHSëö	T”}¶h@É&™eb@ÚMÉæåó›G«X6 2bâUB6y¹|D'ïE"fç|)œˆv€‰¬„ÝF…øù½áaÿT$À#ˆ’ñù!UýPï.ôI✜8o9BÑPÄÎ\‚‚¦†&	¦�>¤ÍŒ{p#i¬ƒÆE¥‹Xeö1àz‰B:ì)k²³FÅ©3”R„'l�N—7¯cÔ†Ûâ’R‘67Xi;縰±$xâžYdÒiÛ!©
39.BÙסÝÞð^*ÉÛhwKÓ=¥?¦Ïo8ed†æNsGbÑÀ�à”óœbᇛ	bL¬™]nBÕd	]
6Рë•Gê¥Þ´;bÊ8&„LŒ`ÈcÊL2*	9†ÞË
´ÚE!LïA—'`Z¾äÞƒè�ÉÅ­ì£ÓMùePÈ*àØ5|¬[A“ÑÌC$iS{dW9Èeúž9ëdR’feS~b¼±éˆôþ=+ �’!‘üƒ¡Î}{Äô×–�¦hÁ‹LXîä<h½žs¨ŽŸIuðì3|Í žvºÕ¢wa¹—PMXt húÅ»Sñà¤WÇÖ�^ãñhþYiej†&ÞM} N‡¤îžþ1�n
º
<Òi‡ÏjÝó`\�ˆ’–’NDáìÍ$"–¢¤:”Q¸SÕÌ¡?�"j«uÞã ñ0pŸU†£âUu›ŒÒPq@á�ÆqL‹ÒSKÆÌÔaÜÄ@ð‘’UÈdSˆʬ%‘øý¸4@‡‰ó0Q�‡ë8|'°Áí�½`yö
‹w>p=~ÒBp&²QÁê�èæRõÑŽf#ÄO©!ÃîÐi{¬$Èÿ�ø¸š.h‰ŽUT[Wv“÷£©ùáÇÔÁŒ`÷á[�¬Ühï	 Å™„KîAâOe9ÏšoLŠM$‰“Q{ v»Q8¹÷«4fn/\š391ZoáʬôÌMñ«ñ«¥ÝÏ6X¢&£Æ& {Vˆ!``’ÔvÜná_@0?c?|„ò;©Ij½
~ú~yòžz
>G£÷JùñA{NÿÂ2A'á$Û�ƒ©Ïît¤ÀQÒ&Pô%
H?LODxÃr“ËÊÒÐ<¶vÅÂÅ¥ñ°n+Áìâ	-`NËÖ#Ød‚XwД,!Ò
?¡_Eï˜G¶‡8îd
±JA:;4�ºŠª¢ª�‡Ñ¶’N?_»b)(¨¤ˆ3êÖ �
")‰J		À�ÂXU€�UwtÅ¿Sñ�hžTT$"äQµ†·O.¶Ÿjq>©e‹» 4à:C˜|:øQEÂtƃJ
_oìTy{“ßo2ÕÌÿl ASD8!˜nܽ€y¬’Ñþm–ÁDRK0w4ndø�ä)è}Êød©‰éè¿0+Î�@(È@„¨´	Ò§ƒ&„Þ'Ón# ˜#ÑBƒÐ¿ÒÂDP£ÄxǪÈ¢ˆ†6#š,¾ª�ÜîëÌÈÃ,Á2r*<é„1±µêÑÀàÁŒ
€&"¯‡¬Ê63EÀ w"ã’#“âûÁD^À€D4€À#*„L‘ ÀÐ	’¬w÷{ãB§DO˜‰…dÂiЯ�¦�;Ô6 .˜Pö€õq±æà„�PDªÒ�#0‘D1(©30�ÎD@õêeçëCõÔPŠ9áôï3ÛÓä¿g‰¿ÿ ¿Þ.;Ï.ãJ3£´ô=-Ð�2Á²-H¡Ú$½b6ýä6í¦Äž\ï!Þ�üÒŒºÒ§�(èX¦–ƒÀ})ñ/jå7Jótz*C[ùcÁÚ@ô+¥wéÐþ`Ûÿþ<à/hžlQ0€H¿B‹•	7"¶1æ�	þü!©ñ.	–ò@)b=›1@›=?!Š^ö®Á¤8Ë­8ŒwiJZ;±b�¶;:@äEs£€¯NoëŽÊr!sˆeÎó3›0Ĩ�ß�ù'hø@ø™ÁÆfö�3;Þ¯\}ædYx+Áˆ¦\q6É‹¨ª•D³¤+J@Z0¥’

›RD61S æ9f©ŠC…
5

PÂ�+$#ùËHÒÁ‡J U ÆáÁ”Iˆ£›F�5¶¡6rVëgŽƒ}?§äqé^;ͦÃÀ¥bí ˆ*z`h›¿Ñþ™)'‹›+Á±fiÛ‚è’ÅUm«˜|q<ÅPa–¡ÎáhO‡ºƒlk#I�`L[4E�4�mŸQÈ{0¥;‹A‹P`Á§1h¢E"²6VÏÆ2‘‰Æ¨¡i²§[prD+À�ärS´
;1(�m¯1„
@8°]`á¸Ü
‚
D“œâÄÊ�ÿ@”½U‚,�2@Ìç–_²Cå:þ¢¼×Çúe�~j÷aùÒþè[jwlMun�r<ù*äâæÒÎKmM¨^8{Îx$ëÒ¬SÊ!sÝÎñõ�ý«!Õ:,=/¼Z+–Î�­Êev&UbçÐôZÖë¼·œ•õd;Ž™iÍÌÔáÔÙ(™ÎD®\¸Pôí{6Y„ÍÈ�ž
ë®ñ¶Ôu³Û]êôÛØg‚0Óé.­í(v:‰†¿+ނÓ�v8u®øøS±ý@9ä†ãÉlħsÇeIŠ”î¡:ò‰é«¯¤qÔYlï´+ÖeÎ'û¥³‡kÓ±h÷!ÑÐ{½SKïØÁø†×æjãÇ$VAah  ‚î ˜°ûU<™�ÞÖÖ“¾}œL"Ö%îÃKžt ¨msÜΫs
z²„¡AÃõh6§9çþ�H,ššŒ…¼¹zÝѹAF�ÂDâ{|ýKD;ø9]éÔþÁ‡,ø…Ÿ1¬7êR0ù»éb@âë#ó�’¾‰‘ïL€§Ê^_qçÏq¯vW4vqLtŽÃE]Jž5/Ž-¤A32°ãç=¡¶‚?\îIë¼�©¡¹Oâ:ÀU“±¸yg§kŽ
ìlš¾
§ÖgÀ™y½ûÇï:à‘ý;Jc@¨ü߀ëø»¦G²ÿŒÝá3Ë‹¦dÓC™W/TL"Ʊ›TÖ
Ý]tê¡6Ä\n+Q!†æª6½Çªt½W„Åêçz£ÝÞ›|{½<:ãºìt/1mLžFC�´ëÃÈ…±�í¨¡„Ê+\õ|÷2ÏÁìø—mèá”H±Çƒì]‚8ÍUáÊfÞ‡g íè9”uÐgÓ43wÃ�¼0CºCˆM33®šÌ6W®Þ#÷ù”¬%§lÚŽ<Ç¡Ûé÷âT
°QŒÖÙ;Íö‘¿btÆ‹<šïDóbz+ëVIë¼\óo~÷�•ì­ñ•Ògi~qmñØø:⳩3 i1É�øÆo(Ëu.­F£ZflÞ´¦8·ÈÌ~ôàÚi4Í#:G½ð$Ðaú\u•§1«ÓÀÇ‘PEæ¤[òTi}ÐAg‘Ó®8åÂòÄÊÍg·“¯·tôœqçÊ9¬\�&ãE¢9d¡šR@ Én®´)P)LS©’6O›+r,Ê©vfÌu¾�i%m‚¥Ëc�”vLC.šˆ–Á¸™�7¼Ä�§üšÃM$zO`™‚-Éÿ9á¬Géç(&?p÷…c`s4`Ç yŒŒ£na£{Œ&fŠö˜&� ú
†yAËÑËUx(r¿rrv!I¿DX¨Ý›N°m
³"ßPù7É{Îô6ؘPÆÁÃvâÄ•%ÑLœÂ)°"h‰¬dª¸‚
Lz«
/ÓÀ(ïêÖo)ÞóÁµòµÑ_Û3�›w‹a’˜mM¼Ý<Ðñ‚á­"~�Ó%¯Ð�nl£Bq$¹vq+~4Oéž‚z²ð™§Þý¥å/ÍÚ
»¶:ÝqÇK!ôÒìW<ÃÈûví,Q�[k¶¡òN
˜žG¨(çkgœ¬ò:KQ;ã<ŸW$8¦‡b‡QÑ¡´1žg¸J_¦%7Ö”H—€b(1ƒìeM¶6T1¯––àœ †"n¹ÎÉûÇß|��ïвAùH~U‡ß¦PÌK´É¨Î!ר-Zþj²bèø€húG¸(Ÿ@H’M’e®M�P`¯ÆèPàËhQU9
Î
µ

Î\©‡pÃ�“M»þdól4òïÆ*_�T9ó8ãéð‘ŽþÎb`ƒ²f£JóOºÚ¤Ú8{Wf¢­éž黉‚?wÇ9ˆ[íªi�›‡:6Ñ­¼—,á®
¢iqÓ´åÝ›‡µ2å•áö+So/�ó_nctéÖ´®PO3¼iº](¯ÐA}a«Ü»ô#˜¦Úé
žM˜Õ£¼ÅMuÙcõ9X¨ñݪsùíØi2¼¼U÷]ŲµßÏb£�]BÈê^"fûÊ2ß›lXŠ2Ó…´+Ñ�ZZÏ/34ÑYáôÊ«†s
P
JÃ{Lâ'Cv"Ó÷c¸ú³~ˆ0D”CŸø5sµÓÁ›Þ„!Kb®Ø
µœ—ƒB>PÄcM2›ÈѸv¨¢ŸªÄ^«æuP.üzÅ0()¤£¸ˆî"?•"©Az9€§{t-ÊŽð³c‚yÇÔðà�Ī�@:ƒ8>‚PÉ@B=a
l::£@¤a(M'±Hš/Ë””@dÅ{{k#ˆfXT6`��ŒC$(D£�kg›LˆF?á„PõúÜŽFX¤:Q`æªÙ:ÀM"Ž¨f,6 š]£}'2*_7jT>4‘‚šà}ÛºnáÎÊYy¤Ð�^?цõ=EàYò˜kº\x²�ƒi“crh­¼åÊNCÎ…‚A¢*ð³µTΓ?t2‰xÿM‡ùÏâ~=¼ðÚ�N<¸\ÄL'	Bƒ+hËîýÜ(¼Ž¾É8ëók7Ó±ÎvŸCæ¼áN‘õÍÏ^5UUçêC ’ŽlÿB¼9òl5më‡T;[Ø„F–�#Yµ¬

"É«A�Q	€'GCû¸è­Êiƒžp,Å¢ºÄÿV0Ý¿n¬!ãñWµMÊp­™ª=þ­¿ÃÁôxœý©ìÙZ^ñ÷‹°;àÁ€`:Ñ*Q9÷ƒ #†e¤Eõ€;¨s°cŠ�áphûypÑáŒ\ê˜~ÑIF„äÆØ–ñ¢&Òòï�PÐ}›8)S`¥á 6p^L3{¼YmŒ6̲eDHG´$hPâœÈ>3F1ðk9«=°yá ºJxECñRvO~ž>ýsÄÁÎî7qíôr$äOµ|VH<$!µ>·§8�È¥�vôçxbÀ;³=8sg–îMRPoMåUXá>aC]Î\
iÐif#s‰‹ãÑH)éF^µÇ‹ç	=‹hÊ«6‡‰}�d¦`é~çå}#Ý™(¥­÷s’ÈKTa×`ÀÅrûs�BC¡p»€áÀÏHã‰t}‹‘q*
*ah‰ÃŠžëµ!Öä…îNƒ">ÕϸíïL!ù¼¨
Aj�–Z	̹AÀ˜j"7‘ÛžAìÛI7^¸ºÜ—}ÃÆ—9'hõ‚ùABA¹_
a;@˜‹‘ÔTê¨ÈòàÐ�ÒP?pxc‡�+žx`6ŒÐyœe‘»¸œOÿeÏóÉHÀ™Œ#üh`ã·KÐïc�U¬9�þ
R�³±’äÌ™—g(a&`I±nV×j2}^K(ØûiTìÊ+%óu]3ãÈ2³€…á–züi8=¼Þ¶áÁܳ
ÀJ€ô‚!Ôª‹�‡Éˆà>…„‘PØmT½ô�ÑÁ¥À-Ÿx	ÖÒÁŸÑuK­œT„Bt£�
„DJb`‚™Äö=QÞ\>À±rÀ! ¿E³z•YÞ…Ïj§ûàd}4‡.§¡�0—Ñ‹ÃT¦l³"áuªŠvªzÍ¢e#l<,j]÷Ÿ
¡à/øðÈ!ášåå§6<ÀmFŠU/ÇìJCŒ1d†Ž°Òh5ƒ8€tG¬: .=\ñ‚›pP[¡ùg&#¨‡lwoxÅJï¢ÆÕH\P÷åí‚|çÃå`2}nm�MÊÐö@Î*ïŽþÚj©Eé�0$:ïe§[k©~¡Â	ë¸O–wÁ/מÁxg";&ÖžU˜qÝìî»Ññ’ÂÔ’¸Ï–¦¾¦	-èÇ	¯Ð¿ÕtáBä£X?¹ô]‚�ä;óXR=@y"r(@|`TtR
ÒíÄõ0Ÿ§ã�|‡–Ž|VxJøIßóá—*ög³NP´(ñ¡//•£Ä`@¿gÃUPs‰BQA(
*Ýø,DT
P4ªi3’�C°o™”ÊY	TáG*
¶¢Š­XÃD
 ±¥­Ã¤PK!TV6…—³G袌 Þ($Î!¼¤PÉërR®’¤
F šúNj“gIëµÍ8Ü°�“lünÒqÄD,bˆb�2qôƒºëøM¯HÝöì2·•Âac#YF‹ÅØõÊØ¢ìÈ4tJo˜Õ¢ƒŒ
”΢?O‰iür^¤ GbÊŽ”’DvÉ„DØóËà$íƒú{½ç‡uô¬Y�J,˜Ï¤#Ü^�Lp«‘€ÛOË5Ëå
:Áôë*^¡¯'¶£Aƒ:Žò+'+’	½œLJ£¶ÈO’e�‹Ü[i5¶ÖuFëNÇòÒ®¼ˆ‰"2òµôÓm>Ëã'æÐ`ÀÞ Ã@ëªÐk49|äp@ô’ŸnÈ€§Ÿ¦7Lû|
Æ›âIVPƒb°‰‹¶Cèb`ã
Z#q?�Ê"u¢R‡Cc”'+†s*йîSÖX|s È‡(çì]�æÄBŠi÷–9Þ—¹°l«Ð%·Ä÷¦Dá E.êLBìD9K½��²zEzё쬨¢ˆ‹ð@d/
"€;ç”-ä`°ç­"åê�#v
 ô$"
³]%t{KCîˆH*+òÎ5+2Áô»�7\¯¯<Þ?]¬ |iÆ¢�CMÏÄ=¸úÇ^³+Îç�NŸ¦­Ç¬ÃÌÌÌÃÃ33!™�—O<ˆöQÌ‚/O•ÂZý<°�é¨ÃX‰‘õ˜&Lѱ<¸•®Iˆ¢ ðúÆ
_ñª¨êkÞ—…§¸
éÉË¨Ì&§ì°XàÆŽžªS(>ö
‡d8„”Ë…¥.ã×£
ê.‹×¡^Ѷ`d“匱X'`@‡Õ·f…Û5„ÔF†Ô%/Ô–øîQ:»"zž�P)§•„J„£8ű‰„àÏ94DQ‡i£é	ˆ]'#$))Ø:
qˆG‰ÁX|šÀõ“K—2wšÅK’7ÄhšAùf©±W-Qi2 �/F>u<~]üaÈÓ׬›�˜á4¶šð;¼¡àÃ¯�e<3žxòcæö/Â)§ýxà
¨
"(Ò-h1<”´¶À!Á
H8ˆ�…p„Ã*EK(|R½†ýiiH¤
aX‚‚ƒÒSKƒ;;¦ …&@¢‘"R™•R$…Q�å“c¡Ùns23<Š
Tý,zk¸
ëKæoJÌ‚?\¯‡~ý6<=àÖÊlº*KÉóÅ£åT¯Čƻ˜EØîø±8X'ˆ|çb¸g{€]pÁar0à>»‹à}G÷Þîz¥•uï •¶E«+„KHiìcñKô5œx6SO8QcC¹™6G›;8ð6R§ùzaÂX±br¶‡BæX³ +ç¿«™rØÜ°žX½ÇÍ�#WÌ}�’†TD
czúóˆR#Ò""ˆ5DB�/v
(V�h"PŠ•ùÁ=æD ÷>ê«ý~µì̳°‘jøÖÆ)H3¸)åÝ¢ÆQÀä!áÙ€`X!ò~]‡º½‹¢çwખ7‘-zPhb#>â Ð@ÄÄÐ ÖÔ>™ôr	“PCÒô€†#HÑIE4U%Qˤ‘y;§z@œ/“©œ‹¼ˆQaê9ÑJmCƒa>£Üþ�9­ÌÂ&Cªz?¸.£ê€8’xø��µ‘4ƒ¸‡°ÜüZº`� 
�`ÜEÐÁ£Ìb$%´¶‘¤¯ä¸¾­jÍÞU@ñ¹s–|8¹„¢*¥
§Œ�˜Ê©Ó¦c„Ç‹ç�`Á¶õ8¢MŒ›Gm§sÁ•969ŠƒIÄÿ—n›¦ÎæÙ—T	–2W*¡àpÍý[…r#°n
F-KYÇø6ê@f,t€Œ¦M’Ü�Å9WßdèJQtÂ[\²BW©H…H(™±–ál[»šùt{ÅàËws]8H{õšzÔ ™–×d²‚–	6»šm¥;Óçj¢©Ö,Eh!™°äfƒ„Õ³µggâ)KU	 I	l$QHÜRE…ç
Œlm6­¶vÎÙÛ;VvÈ°´)³�«;pçÓé¶þÈÂJ'¡Ø¸Ï³çã·T'C¨<¬]ŠêC≔�}œRŸžiï§ÜuP(Óå&‘!
;JÀp
<çë…¬À €¨‘b‚	„f
Z­ °ÇáŠäçÍÇmß|[�ç€C™™v(›Ÿf(ƒÉôHÀ\Þ÷ÚFǧü”´{{Ø"k½ð0G‘ ê‹6Nžsðo=¡ºí˜	 Ü$j÷˜±däXXE&/u ¡7³²ôoŽt
ôD_K”éÀ®Íøa|£¯Ô³‡ý©H¢¨
…˜ÎÄÑ!8ây
ùÅÉ=Á
B�“
ë`fDýÇíÝ ,8ñ80t&B(¡‰@R¿Š#ã¥T~~Mƒ0¤Ãê™·3seÆÞ¿‡ßŒÓ�+ï½ÀùþùuxžŒ3–uÄËIGë²
ñÐIÃ\¦;!ƒqWíCÄ̾Ë%FœÜÂ8sVŸ�l¡tCºS†V1¦63ªZÊ#w�›Úã2|çªK†â!ÍS#n%‘oÁç0Ž^<Þ³5.ªÚq‹;µO•ì	€‡ÕÃà2‰ÈN1q�àO#ȼòpˆ„[à§j^€n¶l6ßK;²­]ÙkÚŠ3w’+éK¼ÝåŸGaÎkÄÃÌ[Xü;½©Œ‡‚M
´ÐÆrÐ�R‰å1-aÑñ$
!CÌ°¡à°�Ö¨kC4‚ÆLÝóaç>V³õžÇ±l¹ø¤ïÌènPYuÈé=iàØò¥)m–é'AaIr�¬Ry
l¬Âh»÷šªHd-,¶LtÅT61xjÚ0Ð;´Ð„˜L‹œ™%ŽíÝØêë<,cQÈ€ó+ÀãXz�L&hÒ„ò–å¢JÑB=PÀæ·(Ü'»ës‘ôÇ@³ž–RÌIXÐ&“L®Ø#W®qb`ÚVyGXzBž]R!Û©ºûå$�!,„°”Çœ—-!ËÊë5DÕ›¨èŽ174ob
“6#·†úè;«Ú*82C§©3®CÐM’[s†ŒÄÇšñ8ïv!r³Žlo�0f6˜xÓ%;ÂÃݲîzNJ¡ÞÒHž3n´
ÄíÞ53qÚè=âÌTF5�:_½9¨GÅ�–“ѵ
"ùÆ£Q¹fViIŽ$\IÁiЂe¬ÜÂŽLæ̉[«g.I–j¹9 v%Ÿ Æ“†ÿ•øDâÕ’zqÑ]@’6=®NY€y«ñŠé8j{Åh½°:�N(hî	‚×|§]&|ë©<­U�¬(^’¶&àN"éË5o1M‰%رµ&™§ÝÌ&®_xš×–*
¦49šà‰7†I�°(ƒ¿–B�Ææ�âóq`ΆªJª¥¡bÔ‚8�л;\»'mDôöe¤L£ÅòO+«FÝ€4Ûz�ðŒ�a
•‹¾æY0˜F̆$
gyU®1%ÙKÐjh€£™H
Mä*ÍÛS �ƒ�o�
ôËqÖˆC�¶V�"8㔥Ƅš^$1¤ƒ�¶s­¿0w¦gnÝ€HÓß8bcN¾óR†å[˜ÆÔS+¹@È3¦ww‹Zž�¯Ö.‹`Â"Ø**µ•<®0Í=”�lÛdÔí½¹À¹-€�LÌ	8 r\ÞrðTce&ài½ÏMŠmïjã�æ;e8h;HÙ¥43”„¨Ê¬A›7ÃB:´�˜�
yØÉ-Ì…„´Ø…‚hoÏVô+.‚‚� ñ›ÍhÕÊPß‹�‚Œ¤¶Zg¿5áÅDjhr±qÕR…·Ê}Ùk\@å‡u¨Öâ# •�Ú
”“Í�NÛ4ŽUh$�'$Ì	ÜL$�ÚRA}æÒ§3lg„Œo]xÁ·ù^páHgÚ”Sf™8ár!SL�†L€åRj§´7bz€r‚Ô¼‰µ¨ L&k‡Ö�–ɹцŽ-´°«»šÁÂTI–ÎP(0!ŽsÌ(ušë3Õ0yL„µÈB�¶ÚRÈ�ÀŒ™¤929”Rd*ö·a­$ÍUżÕ7`{±Vûøóýšo©Á"¢´cg6Õ�l;u(qvÙÓ[Ö\{.KP1&†	±á¢Lݹà£(-AÓ€ó1”DsË»0L9Æ^–Õá(µÒ¬±I¢Ò÷ê�•ør~6&bíÈ
�	*�w¤‰“�è ð"	0t�Ã+Ð8t°Zw•01½&óÎñµ ÑÂx±CŒ´Â$eà|™5Ó†|�§Å�†‡m>H$=€ïcf¢PmçÉx`�|¨lC
‘H)݆±œDB„®øI] ÍŒT ±"›[ºà\	ozÞZͳ!SÀmÈ�=p%5©È
ÁÕ/¶L­L3äEƒ�µÄš�HXë€aN a¨lr9ÄÄiÚÚBF™rQ|§\ÒÔÌÝ=Њ¥�e”4z]úkW.ênk^�‘o{Øî!:̃Ò^gÄÛÑ»ôì
£3#t‡SA¡Ò©˜ nl¾Á !q½ÉɪÂgÈ0wsXÖYB†Ÿaz%–0bž˜vWW„¸Oa~ãÓRÝ÷±¥]³éË.Bœ ©q3T•Hd6!ª”žo]/1¥Å΃�^…x–+Å’;_qäîmÖûðñä{Tä(4ÆhEÙÁF€+LW”Zܘhtâ!܈¦DD� §2cM*Ô¤»vB]¹Ñ]*)
„9DÙ$
h t!7>!‚G‰6ƺFIÎà9%m•á	{Úì*Ô8`¢Wpóú	Cå7Šd�Δó«µÍè�Ï„SHÆ|X„|ä(|Ì<ïÕ‚Ø}#Y‚‚;ˆUz”8pêý¨pJI¶ÃÅ—?ÝŠäÿåÈ~ô¼g°éxCŠ|ØdÖ3j
$iþóuï}œá4U
4´¬> •L’„Žc�‹Èì‡Ñ"P>i2DL"EU®`ö@@eB©v!ÈQ?aÜ4¯!¤J@{('Ñ ¬ð©GÜÖ1B*’P†Ò]êU–È3õŸVŒxAh("!¯°aÎÆ]œèrhÆ1
5
Õüz¥nH™'¦ f îJBCSÍG£y@`|7I¼¾ÛÍÇ­�Rˆ€QEà©Á>;ピ d®*®Œ È"†™!‘.$Œƒ›«¸‘â4nrsQŒ_¶—`S l‡¶ÜK"z
¯7»â\9ZÉ'ç‹L¦¥^ú¿;­:E Ønc�!Ëhè‘Åà>OI·„Û:Dt§øwïÚÛ÷Œiƒcý‰M‡Û`ÃÆkŠÀÅ�ê«ÔãÇ“Å; 0ù;²™ù«†—µe”s—½ï|F“
DZO(J1«*¦¬¬È	 ”Ÿhƒ¢‰ê›[àœÚÕcáÚXÓLÛ˜cÎqcÇ™5˜…p²0ˆƒBšfWÛ1³Jfc¦4W΃fè8³‰]œÐ¶ztq‘×ËÆ!Ž–9ŒÍµ²üOœÇEnFªÉ†€höYˆ€PHŽT`<:=x#D-$¯8hƒ…	GHÊàëRŒ¹0C“½tíIwk§pôàà’`ŽlrFvÆœ(}ÇÐCúAõâ?Uö'>	�`ÇÁƒHð2Tz
’áû=ìÓTýMˆ�´¯ÜàîAú§ÉøK`6fHŇH¡™ÐbhÉ
c@`•¢Ã€>Š*¥HÃ’�Ï5ÌÑ>P²?’@ç0`’‘`&%¢ÝL•
%)ÈÀ:CœðáÙfJ›³„»?8@qØ� ÌŽ€oÑ“JA"û„Ñ,—€åM0"�Š‘j+‰ÆÞ膩Œ£T�68¼±Ew„XDV

«2òp{9òuiéç\òÜYh³¨Æä ‰‹�z‚½:¾�@®�øº}Æ”`௴ûŒ;vú5㮎߂ƒK‘FC„
MJ” „Hô)€ßq„)P”�“(žÄÍó�Ënï³?°à¢•´VÅŽ‚UºÀÚÂV¦ñKð¯ Ihc˜l†¦ÑQŠ`¥Ãs˜àq8¼!$R*%	*âA•(�¹ÄST¥i1—÷}—ÊaÑíÌž~(8tôrѹõD Èu�8TORA-¬•;`ê€àÍ=°z„Œ�…Œ(Œaòþ
Ç´¹^‹€©¨Á#°	
s4â`ž¨HÛÜyל„€Œ€‡|
ÊC)ßdñŒæ`˜˜VAº0@ÑÒEtà"ÒȾÃÕ�¯±Z(òCR‘Eu�HŒ+I ˜fäíó¨_Ί5û{¥ã˜û¸ÔýIãÑÓ€õjŠÛôyžÕØ52‡ª‚†ØÕi%—€">ÆdVqÓ‘nº qN%×»µrî™ÝÕæ.YÞç3‹TÄ ÌDç/
dΗ΄�hÇL鬜KTHB}ɉ~Sì�í¢;�,g
n”Œ#Ä:­	´a¬mªøÍ
CërÐÔŒ†°-‚gnܧF!UN7Ú4tnóØsª&õöwTúMêlnÞî.'›äá«°ñ4Њ¸ Ñ"ÀÈÃ9húÐù„ØW÷’‰–$!
$Æÿœ;i„ì'mQ·Eß°†n�…¿_=ÖØ]‘ͳ¤�°”íƒfÀá˜))è¨!ó•Pi"…ˆ!ƒ¸Pl¸U‚䊟é;Ï^ÇA1¸a¢@;#"3(ýò]?e]÷Ÿ§'©}Jžl×et+$¯9u0ˆˆÄ“Ô¢aÒzx…}¾ÆZ8!èÇë13†ˆ9ðœÃ�)¬@´µA+@¡qG`žá:
ôaÚ©™ƒAàXYADc•6…²\€
m!H„úÈ‚<”õëÕ¿äúçë)�*÷-€‰°!YýMQ¦_ÑçîŒNÀ¾¡Ü¡‚û0|—qƒ�*=<‡ÞKðó‘Pœ'ÕC ¨d"ztZáƒ$„‰L´p£“šÞNljéCiAx…ŒkIKF14.¤#…®±w¼:1ÒrÁŽ­	q,ØÅÁäòPñ‚‰!ˆÅ<á%ÈÏn�ïT‘6²`6:#k§7âéöÇN>׸wKa~‰¡®ã!‡xd‚,ðþgü¾Ž˜‹²ËP
ò»à»§¾¨È·�
}¯ž„1ú13·œ€ÿÛ(eÂ2ÐN­gišŸíÛ@é
þsÎu÷ÑÑ
,Õ�XЇ&RÒ÷òMÄëY“ÄžcL-!á$	3?D;ƒJJ²~¤ìI¢b@ƒ³2B†!i&‚J%!Iî ¤¥
�CÚárÆS—À@çÌ<%�1¹ýÉÀxS‚)I¯7´~¸ŸyÀ3L�hüÓ`æÅfŠ~ÿ8S©=J�aþBf¨gLÌcüOŽþ†À^ÎÃU„§òŸŠ¤Í×Ðñ‰d€åX™E×V¡	ÙáVºŽâÔLå$Ðü²¼n«�—­'®N‚Ý2Ó4)8· çŠA[ÆU1ê *PD£Èü¤° ›ißÐæµµ°qC Hº\b…ƆC²‡@Û8Æx"†°X;O2â³_YÔ�
G.pÌAÀ°A<«;clÁªÉ¶¨Š}"ä2ÐSB¯ß}xyA(ú¶.œ1ZMïy¶½û˜>O¥0D!ìŒÉFtNhL†‡A„
€&ô†Œw<쟙U$ùeþhúzi¹g'z!è
3ëáAæ=&9‡³(Õ°æ‹žŠd†RÌw÷w`fc©iÑ&q[†qätfpkuCB@Ð5vD|.¶T¥q»Æ~QP!ø}²Ê÷™²›¥
(¥šdb ××ùÖ³ã~ˆÿóÀºœ¨Ì>@"|꧴‚¬ˆA¥IäOVâéÁúò’€;$wFI9ÖuÛ†N�
ȉ4";Ú 6ÒäFëhAÍ„û@ü
‘
ª»r§ù„Fl…ùñ¬ÄèeHÇš§¢�öT|ü²öœ79¼ÍP¿1`uцotIóæþë¡÷0�“²9LC5L”ľö!½AöÏÁ5sëp–6ÛO­gÖбµ�!„N >’\‰§?Í|oKôk#¦èˆ"'�Uðö~0~˜M¡UÁUN�0Peã=Êî6 ¢‘··¬~T=?wæúÌ3ó¸¹IŒGþBñ>ƒêêøÀéí'':ˆ‚5ü˜Ä€Gð8<9›2©[Ö‡e�cLA>ùÄàOcËÁ‘�"
„‰¤ØÑ	
É

£ùù€)
¥hH•f)ªU‚�‰R…8f|®È'	5 H�·€þüÄ’º}¬Ž3°S¢0‰Í3˜,í‚eqü€XøTáÍÒð‡œvÈó äÙËÇ.E�-侮RLà^qa,ʨÇÜX�ïØL(± iˆ"µÑ
 `ùq�dåÇñâQÛfÛbaâb„'X$H \-‚dâ¯ÂzŠ'Ä0Çâ_vd1:án$
•#öõšõ܆ †K'òñ¡©™¡óà70ÀŒ`hb硹°gÑ�Úgòn±å9 n 8&ŸDÛʈ«áçN˜Ã�ÂC
è<‘LÑ5ÀfŒ^

„¡è–×¼æB29	ÊK	Rpš
�XÖl4c¶Ûl&€�X˜Æܦàb´hœ0½–N“$YÀ04Dæ½dHf†Æ�‰¬YÞvÂk²)]H¤�àq	î6C,Ý%ˆs
–Àó¡•=Æ}›÷�øôÐhÚ!¢Š(_†fš?ðÇ¡JEI˜ƒ°™GC;tK—($1¶
³6ÀfLW ¥¡(˜b[å”1@”
ýXã#îpÄ
tB$hÞŠº‡½S”± %
eg7mÝ
./®
m'Ä*oxO�_<¨b-
Aü;�8RÑEP•ÌUô®ìÈnþ�âôž€7ˆq1Â_ë4²unyâ·R¹ÅØJ¢8<—æQ(3„“¡Ñ&S¡ü?CöœÍé»kwÉÚ
Ú‡2¡ñO4“%
ag„}�|¼ù]lôNb§w/¿Õ<â
ôOC–)÷y*=P¿ôÔÌ¡ìÄCÆbf¶0± ‹.:Áˆ¨B#Æ}Âv0a½p¿î2hAJ�¥Y=WnBðZxÅ0S„
È‚+H…hÐ&ç÷ßÂY©ûá… ¶$î“d4‡/ˆG„´
Æt‘:bEM†f•	É™TýR!?¤^Ÿ;ƒ°€^òê©Ât!Ú	diö n óÜ”÷" ù÷¸'„ªUÞ_*µ�C˨®Y&ÌSZ‚_ö¾îƒÃÐyËh"ŠrÁCxp„,B+º'œâÝ5‡¢Ã°>¯µ%e:¥‰wô(ÑÇw¥G{&¢Ž°=oëi
‡² QˆÐ¦PK v’ÜÏ]7�…0"!™c)è6;jìÒ!Â
(QA$Ž!ŽÃ
éOPú´Õs�µš\X©
8Ý>{ž±|àÀ )ÎÇ>üþEèÃìÞº¬×öl7´MíÈñƒx�˜J þ xþ÷£çS”ôÁ·ß!Ī
upžVPiz]»maÕ2ð%«žÉcM†0¤û�ĆñRÙÆ!7‘Ÿ;Õ
¶²Â‚4ÉøàiÖd•¤ÍZƦLcKò’¤é¥	2×Yj—^?õȤ`(c)…øÓ?�¾¼Œ÷¥ÞöŒ­üVQÿ@Ÿh)—½1À•Š=›éó¢?òg"€d�##žÿ+Š@îx†t	BõÂ89
É"ؾõÀ$`0*dÿïM—ûC
k/JÎáqz��‰B†X ÑH‹àÆ$Nùyð¡^•¤0ë¨Nùå“$ôÏŸ‰ŽÇ$CL°6äžÄÒ«
ÖŒ(è]&ò?éÐLJ±¡”z[¾_+Z3
ÝN [¢]B�BÀñ¥KˆY�¢Ý	í&Œ„˜P É}FÈðý<€:¢ª”I·­ éD�–‘à;�â0ëèÀíMñ*PûI¡EI(’`HŠh(
Š¥$E" �8¡ãï'ÄùxxOmC?b½3Ìa>Ÿ4£†lÈÓRŒ•Õ%ꦗÄVĹ“câÅ�±0²_ôO«4‡¦@ÌèYƒ#}?ær¸·UAnp¹Ù GQ½YGü’¬fL´±ê@nÂwu@~êjèO"d„;ð¿™Ý3ì
‰çªÂ(ì;sE;:“²m«B•üØ*eÚÓMð*4&vUA8zé49HƒÈß6é`Ñß}@jÑÃKÓ3Ѭ
 6ôÆA�Öºl¨�%;fXyðq´Dø0
Ã퓉Éu!ÈL?’00H®ü̃;©dpYRûÇqeÁ‚!Ä%™qsL”Ñ[‹…ÑÃ(µ`%‰hZ�훀X!;±ð4špùÀÌÓyTÊ·EmŽ#‹‘÷	ˆ¤s>¢|…q"¡ê<Ë‚jRŠpüAÊš¨¢’…’¥X¦$*–)b Haˆ	†¡$�ª€
€j)™&Tˆbi¡¡©¨˜&BB�’¥:Á^þúßÇq)E’ }—AD	³H™ûþ$J,Ô"PD”É$Œ@D
µ@ÒÊDQBŒBC#
‘¸"w»­äþ¯éËyÁãñ°E}"¦((!¼e@
೤¤ö›¾r=Ù’|e�Á…ÚÍv¢Ü+§üÑH*«ëñ¡S’
â¦gé#©!J”•J…P„$¥
$ÈÒ§8‰Z’)[ä±Ó
M$¡úHbZJ�¦€ JA–	SA¡¤M	2PÐ2E	êDÈ@…1D¢i
Q2¥Lˆr
)
%+É2B°\ƒLO 
I"1(€ä�À4Ì
ÍA
$�JÑè=�xAÿQ
¢8ñ8Î¥0‡Ïøز™u>ÐööïíáÉfNTgG…¾UõõtÁEúíëgÜû¢l@pÊçÔ}TÆš{¸F¯êeò•^J³ã$Y–•’NF•I{÷ð@áSI@JHrÃ*¡ñ¸)Xb4B‚I¶éìvwQê}qÿœƒÛn…8ᕘ!PP>�Ô-™„×üþF
4#ñr
'Ü|géWCÿþb‚²L¦²¸'xdz½ÿ³ÿÿÿþÿÿÿÿÿÿÿÿÿÿÿþ€Çe<ò{2SmˆÔ­µ}­‡Mš€�b«¾qôò‚©*‚ D�}²«é¶Âm—câ/¯}î×Ýßx:(I"U)@©*ª¨êÃETB«f—×”
*leÀ½ÝÊ_{\3ÇuÚÛvìî뺀'w:m{Þ7mõìÀP¢Ücuµ¨i•uï½^ú¾ãSÙÐhÙ‡!—¤±°hIÛææÖöêtÀ±Ù›º‚мð7½ÍŒƒ´Ó¨k^ïÎ"é_W½
Å&Óíζ÷kª¬ìöõ½=èmí¥Ô[=u»¯e= y.Ôï®øÏnÔ¼Õ™mÛÜÒí»Mlðì
 H§y×HSÎ킃”q=íOÅÞÛáö(_#ßs�ï›}ÝÆϪçµd*£6†°BÙ‰U@BÖU(@iÕ¼9éí�|µZ;`É÷Ø qE
¾ùáT
Qô>@¸0T¨
¥(õ”‚‰žÎ‚ÎuîÜ¢@Ñ [€"¥*Š­*7¼pzR½4s°ø
 ç�")P�’¡
}
l(
"‚‹¦lØÖ(Š@5»vB(
®>^Ú¸@B½³Q'xôkG»œArÍÚ‰µx<¬>ðö¡íÏ{Ýï|öËë•ìŒ‡]'ÙÚÝljØpáõ¼÷*:]b¹Åº
(”
  @€ ÀtÓ£NŠ|û:ú×z ûsšD¤ •O£¼:Š•p=-@=^ö}Ø­èj®Ú™�»²z:ºÖì�ÑÒ¥Pí{Þw^ =	{p)Iðxô±Ð
^zû	ðÀl×°=ìÚ�öbfîo_\ûî5_kg·f€Q»³%(*'’/kqE-íï�½Î@Üt÷w¶vÊ9I=ë›XuJ…Öä*h!G¹½¼\Š€»ÝÒ
ì2ª'±ìjN�vžî0ŠW¦€(‘ì]ÝŠŠg³Ž€=ôzµ¨Þk,nÀPéN€
ÌÐ_^Eo­©×IÛµi'”Žm;»›»P
 ³:ûÏŠÛÊöݪU+ÛV�¾-Ïguµ>w=ÏOkÞØ%QlóëßkîÏ�=ÁÈìzsÚÞåxåÓk»ZlŠí{ÅçR=el×°ë¤÷i{+Özû´Ta}ŠPw´ÚûHhôÛìtmî°­�Õ¹ÛÞ÷z•ERTµí§ž2»"¢›c|ºIví¸ç·HR‚¢Ø_Ž¹Á�ƺª;fÇmľww¥·iܪëͳlkžfÛç�×{¹Ï'
žpçb‡}µ}{¶sëÊõîÎ]3Öw]Ûß[åï½ÞáãÍ&Û®®¯o­Àò÷{žÕ¶ÀÌ=·½ÕØù™óF÷_3—vò>¾fùÝuí¸»�éG®GËïB¢Ö}
Ò>ÞCé¼g¼÷¯{¨'±ï[v¯}�z냾ï°õí{ßowÍ÷ozbR¾½íòèeÜ�öÐ=jϬ®
�è{ÛÂt>>í®Ú/y÷AǾŽš¤†›[6bÓÝ¢½kã{Ñç…ãÖÇ ¡B¬ÉÅ}šÖó(æ}æÓ¸Õªí©]¬t{<½·Öëe××·>öÝÖîï°ïa¾qÛZ�=k°£ïõïGO¾Ç`ÝÜí}åîgM™í¡:¡"¸!]ËÖŽ=7Ö{¶]ióºâ5‡»Eç^{t=ÜîʞϹX«§-ÍÐûã«×O¼|v�¸ø·»”¶ºS\;)!…�o¶éé�§º€Ö"˜Í땶¸…OZe:àuÑäúwš
H}ëÒ•íÉk´}8»>ï;O¾Ç4²·nÖ“î÷¨û“}ö_k¶}nîé'¶†šài®€(¥vûºâÚz‹tû»°¢£êZÉÂb¢›ìiJä—×—ßx•*�Ý{ë¾ó×{}ñÝÆŒºÙÖÁ,çH«rµŽÛíîo'T”P½�×»
Ô–P	wl]Óm�êørº÷{™Ü”wW=æ¯[[Öù°ûï½ç™ÝŠ¥»«ÇŒÍA¦Öîî}µ±‚Ì
HZÇÐè#lž£UHǬaÐË쇾·Ù…&jÏZ^�סê@ë·;ºœêá·�»€(z‰îá¢#{­{ÃÝîÇ
m¨vºì÷p:òéËFµÖºøïWz²7T%Vµ¾çÒ¾ô‹êutö«Ü/kÔ[lß^

Ð@¶ÐªQíŠt,;;[¶äð=c´Ô¯»£¶o¯¹²tvj¯}hð
êÎáôóìùhåÛár®™¥š—Ù“6Õ=÷¸•+íd_^ï\[wß}áõ¹€[\ÛÖõÓºÕ�´�eçÞÒ]³¾
9ÏIAgQtç®úÐ1öéÐmÛµ¼øH�7	A€F€M
&Bi©éO"iˆa	MA&šL&€#I‰ Ó!¢e3)êjy5I½)¦š0€
 “E"!
b&L‰€™*ꙣHô¦Ú”ý2£ÍÒ›PÑê�SOHô@õ	=RRˆÒjjya56“ÔyG¦‰ 
z@2
¡‘¡ Ð4RB#@	“Èbh	 ž�&õ&HôÔö¨a@B@LšhÊ`L�&QêžÑ©´ô¦ÐÒmQé꟪iêQêhׯÿ°´¿ý—ÿýùÀ¸º`ð(=ûÏÐ}òþm“/ðá…@Ôˆ4‡ÿ‰:‡QÆÆb0¦‰h¨¨´›cµ)K+åÛ´Q-'×ßò|«æ¨‚
¡¡¢…ýÿ®ß÷gíýÜ<žþØ
€•ýÀìàõÿ�¿W>ΓPÒ’l=ÇÀæ!ïŒâ2Ù(±-,
%¡¹.jâÃHÛ¶nTîºuN5&ŠŠkKj,¥VSRÒ©X¶–Ei¤’ßÍí[«f¹v…6…2L‰1¤iDf•†ÌÂÙ›jeX”�ª*k1kÝÒF¤…šÅ-BR–Ì©Rª-lE‹TÌÍÔÊ©¦-”©)6
RT‘šiJÅ‚h~]»vfÆP© ”¤!IU-!ÈÔ?¼¬]¿´Ì!h	‚)TY´Œ²2•¾?ÆîÛy,ü%Ö3L¦f¢1REmE¶
Ô”ÔZ¤lµR&ÛmÿonŠ+©”TVÚKbÓQR‰H*M)­‹jùªmµ\DD²†Ä9Q]v$]˜D®äD—•}®äæ天%¶“KeT‹,ÖJk6TÌÙ)a¶Ò
m¥(Úf“TšˆÛ™¶Å©6Ò“&K)¬¶-½UtŠí­e[mºÕͬ¤N»n2ŠÜHJ‹sc	L–fÒ&ÆÒLÔ´¡iˆ¬Úk2–*“RÒŠškkëó´je'N x“iiDÞ6IÚ6j†‚+6ÁÝÚ„Û2±µËu6Œ6Iª5QVZù¶©);`hȧýì¬xÿ9@Ã�pÁë�?ùÂ|Īœ‘
ä)�Ôo¶j4Th]uc‘­ÍŠÔ`€T�Y-Ñ ú{¶“ÿÛ\ÌÕÿÊwŽ‡N©dŒEÿmTETC¤ìgç„1-"V÷k›
`ÎW-k�-±k«³]ͬY.Ò.¤Ê¨­ºm\Ü븱f¦µÝºå’Å[wu;•"daHR¹�ŠÁFfŽKMqÖìUÖæu¶ÝÎ’ƒE)‰8/÷è¡´b´Rd
9`Hd Ñ#˜±˜k»Z5ˆ5}¹·•rŠ­`CFçË_ÞiÚGsC0¥²€pRÑmµ(�`Z”¤²Ù
Ę›+2¸æ\Vή-·)eIaˆÉ,ÄiÈlÃÕ¹¬Ú[¸êÌܵD¥*d“D¢bÀáý\hTѵd+2”xTcJ–\KLÉ‚nírìÆa™m\®hwL�¥,±,&0˜e!Te��&“(Žc‚duîbj¤a¢i]Ö+­)–fÚwUЭS¹º±2çQS5¾uw>>
|m¢µs\®–åCwjå¬VåeInš¹VKvm@·Û
^1×Ñ2q‡#è}xY
-7_êüùò¥ñ»m\ã
jåm.±tjn�mešS“8á”bØJA©…­¶R¬¢%´TE«X¡aK
–�¥I(2ZPR+`„”·snŒ±ÐµÙsuwk¥”©%VJD*(¶ÂÔ¥²å“¹Ú¢Ü³s\i,mr±ªåUøJÛ¤hÉY5‚±Jd½.h±¹jìfˆ´lmF“];—&²mb뮸wwwvâYËuus]sJwn¤ÚØ·;7I•ÆÍKº+´±Y-)]nÝ[–º–³2IDBV
K%‰h‹lT[-Hd‡½„Ñ™*£YU¨Fb–YaXÉ`ĨIòw®ßZØVòÆ•©V”阥îì RÉY�ÄQL”¢SžïkÖ`&Ý5Åa?ŸÚäEŠ{®ÑD¤T­¥8äS-cOye
˦�L�ö×PyWWÑë÷>u…pù
~€ÜQYЊ~_ZCÕ'§mìezI™ÜÝk¬®ÝuçEÆ0“ªŒ¶V1ß™èÆ:¿Çéô»}|²¤yLà™$’;ÄAnïõT4ô;6¯ñëìçgÜükyã0ƒxK_ŽCTн3ˆ>}ÉD’&@'KË4C%AƒN¢ë(Ê!l-.pĨ£Z(³¼U?Þϯ©~¤ëÂQìoU©Q£ÄÏvW•óFpVd -�wP_÷ÿ3wü“úÿäÀ_þñi)þ1³üOòí·MþçèçÓôUáVY¶Â0aôüÜ«ÉÿÝÝ
"@TÀT^#YüEßü[ø^q µÕÂú÷¶½–ߧwˆŠ ˆi¶"?³¿ñÿ«û¿ŸKï&ÝM±P¬o¶¹FEýBUgµ,QEOâ}WµR"k š[ëqpÍ_@\ÝÌËW\:$¶ÝË­ ¯zízÂSqë®ôi¬Ò²Ò™ŒÐ–TˆÒÉĆÆfÐÆSPaˆ"ƒ=c¤Ü§CœÚÛ¢†ØÛ=\§�ÔÍrQW*éG1®,hˆ¢‰� Ô5´šZ@±Û	4³'šS«Î45Y²^Ý{{Kª+»\£Áv¢ °v èÕ-‚†IRȺU–GP,bÖÆjJ3-Î?ë»ã{lb%®S©&mÝü‹Ò“RUYBô·AŠ
>œÔseÃBºîQ´øžÝì‰dal…øµa�µªQ(�QF¢šXl4¶­(Ò©j8ÑL0]‹n¦±•ÈJél+“â‚–LÃb¬­QASU•ÕHÚ#*›\è¨âÛÝ©dyºòÝn]9Ëœ
mARÆÚ8."¦¥ÍÖ‚	Šj㦸âÅ“e”“º»ws]ïyJŒÅ’R4k/Åt’Ë!FW»©m¤ˆ²I)b„#b&”Óa—¸ï]"M.ºÝð˦ÄFÒ)&Ðe¼¹»uv]>ww{šðh©7›’ÍSs»«‰2‹u®r¥Š‚ƒ’¥µB�QCÖ”F£û[º‹Júvæ�Kº¸ˆb[BÙzÖ`Oéÿõ¸œ¤E¥^ïÂ÷O3­Ãd¨B˜Îèä–Æ lÇo®ì¥{fÄwso)LÈNѹÕ9Å"0·j�™Š졦ˆQ¨XУ�¶”`Êë‘U„Lʈ’�Ù3Â3J
L¢d£f™˜fºw:YLÆ0Fº®¶2)pºŠ)c-”–PVÁ²�M
m(bèXË…Û*±†°`ÄTX	ÒÀ-,””�³F¦ÓK£&ØCU%eˆŠ,A”¸a†cMY¦J²‘KFH”Âw.uº‹*‹f…ÄÁ-±„¬ ¢Å‹Í#©bÛhiÉK5SVd\Ïxê¢!
c-›d*�Â"H#دcB֥㜊ŠéÓ»‘‘Rþ_mÑ�î�¤¯…•¨bÒk¢@a‘ªÖ 0†¥RšÁVH„\,µ’R2i-°°ªfhR«‹
ÉC2VH²AhÑJë5WZ]íï�Ûw7,«êÿ®}O×Æ$æaÒäÚà >)<´cVÑCú¼èc›ÒúïÜéÒwšßu‰eT\®®±³f›SXQ-¦m%&·�e�Ô×JJe"d»Ýå�AlkìäP™M™¯’Æ«¾N<·èÓ*� í\ÆÞ¶™C—ójc÷|y8ž
…̓g•MX6•#­
Ee&T%ugÙù_ÓóíÃĘßsBÚUÎŽº¸ÎêHî㤔­…§á—
 zZœ´‚HÂ…)D…Z¨ÙÖ.®º%ðy&ýõ«•¢¾
>¾í^áˆÿçyQª¶2˜²¨m™3öáΕ"‰ã©Òœ(fX:R²(E¿Ñù6úhŸUŸÏôÊ,äèhÅ-££
6ÕŠ ¨!mö¡]çñìxúö;�ñ½<äN!<3¸éo骖)îìÆ*£„â¥mûŸ÷ÑÌáå$!20&tÿ§©›·úßU{v1áÛl-tæ¤æ;–@ Jé8G—!	$‡::÷ÿìóÐx�cžÿã¸âŒ÷®Ýó)«jV)KîpŽ~¶=pÄ9hµ
1ˆ©#PAGéô»©ZÛ邉x‰õrN1}S¨†cPôÙEuâòq/ª|5âõ³÷ã,˵ó§
ȼ6Xf
¶iMŠ1WÆZyB¸ëMÛVr´¬Š¢‚,}(V=ß_¶�Á8�⟻Yíˉëa„Žµ-)Z’ˆÓíÒÅçÃuÏo}âòß ý¶nš"+=^Òè\Õµ±©èi±A>·
ñï~ØÓÒûý©ËßÿNþ&šPm»ýb>ïÛ§ÿØðÑÿ©ÿñþQ­fò)LûxU-øQv{¨‚@ecßÁ¼b¡ƒT¨�ÿqŸNWÿâ1™jòý£QrQü HýZÿ×#JdÉ’cžèó¢¯üþ¿kïû}>(O¢à��CD„F¹Ë
 
ˆ
*-
Š?ï~¿×??÷ßmôûþð÷Û¯6A
åË@B@h¤´û}>ßcíöûhßJR¨T¬*Š–	vý^˜
íTÃf‡Óÿ³#èc±HîaõÜþ>®›~?…iÁéaBI$¬ÉÝkØ8A�…¶ÊÆ
*ªC�vÞêµÕSÿÒßÅà@ˆÂý5õ݈áü'è0Ó$DÄ�X`E+û¿–sõÕ÷ý9ŠªCCYŽvî«“¯êlÔYÎÝü9Xßu‹žÖ�©÷B�”…@îÑü_/’/ºÖfÍhˆ
©‘Fx¦ÚÄààRBea©5ei¥Ó
&vD¦“ŸÝçã1býîø
ù¼}>{ÄTnA‰™bÔÄó\Ü«¦Ê\ÜHÒ^—½²në£Έ×7í¯K kšbªM0µ4ÑY¾vÝ/“WDÕ"–µ‹óÅ&…dD­-âbdFT66¤¬©¨¶S
hËJÉ�bLRTšÅE5ÝÛù—8¶óJF4hÑP!‘@Uµ�U¡%sˆ\{ÿ?—È,X¾]Õ&Ö1»u±]ÝnWX]Û‰F›efR¢©¨Ì·Åîn«±+†ó›tɱT¦2{»÷ZêºcTkŒÎwÓl]܉E`9^m¹p#yG‹X3(0]•*¬¶Y%sW\îºyí‰ãUwø3£芌…æ4š•ðƒlŠk.‰¥ÝÌ,×SUÖ•Óµ$Ófå¾/66ÿß=ò4j"TE^­“ƒ,Iǘ²}‰N´z´FªDb,ÉYIIz²‡/_?^k“7†Òº_ri¥�™Š,½Õr™wi7º¦JæJ-¶ÚhkkÐlÂm,¹¦‘1t,n¬G)FP±(¢R¡QSmÒ6nêw5Îç{‘λ{¨áºW{ª¼ó!Qcºè3\˜F-e6+£˼·:ë"’^]MîK´Ã!JÙ\ˤוZJ±¦°3&Bi™¥Q£(ç.…ÆjíÜ[µÎ ‹‡eÍhØ…¥‘�@vѬ:L‹žzźQFf¦±º:E3«³Ziº\Ù,]Ü®sg:Ì�DC\Æim(.µQâXĈ“Ðë|Ë]˜K3yq‘²	“a†LÒA#^v0Û$—u͔ԡ¡&$�&Œd©(HY&PPT›]5ȵÓk¥‹&J$ÅdÕ&£X²ý	dŠœµ„X¼¡(ÚY˜J‚0kΘ·N•TÜ×îâdÀ¨šÌ�±x¬bœ[Xp¥�Kœ™-¡H1JÑ…´Pª¢J¹c®ê‹nnt®È�n•Åæ·7ñÃe4LŸéÝR“Æ'QáÉB…J£"ÖXVˆ‘¢”•ÊéC¸â»¹wtÚh#]]0šËË
š1'WCuÝkè»×"DVæåÒÙFœL ÊjÖI`$ ±e©k11ÓÞµ¼w_×1
kµÖ*""KI(%ƒF‹k©fæÛu-·GT®Ä·é�F,c8P^ºõî´w3Q¶Åˆ4ÊMŠÍ5‘²Å¾=½rÄÙeÉÕ]ÙJnù.+ÍÊ+ 4•™II¦JÃ0\Y1	ÍÝË¥““¼é½]˜­Öål¥!qcH�Ã1È2\dƒ Q” Ö¶ÚZÔ²KhY,°£BÁ
�³6IÛC
j´rìƒ%&%%�¬Ã
mAµV
Œ�P”jB’Úy$k•šV•š@e$Œ#
m†,ÖbPB˜.+$ª$B¶”I„…�,â/9bÉ*²Ñ±ˆD®K‚’X™™±^´m¥·$ªÓ«‹+yºh0Im…@q1„a“VKQ›K§ZnÎ÷^ÌššóYDF…†¥f¦ÑµN†ÈÐ�Ë•w8í„Æbm�±²snš*îíaÝ·M“RÐd›ZfÑ%ðï}½o,ŒÇ;»UZ±³–ïN`ç½�ä²R6J#lXˆ–Œ*<Öi3³ŠLy ÚFE‹ŠJ€Ä�É,qoMÍ¢BÃ"Ìe(ˆ‘4Í¢n‡8Óp¹\ms›zM˜ËIl€R²„hé
�u³|­V£y_¶Õ[ÛÊpu!˜=J�Ê„ †VaÚÅÈÒƒ„*„:�!uR.ZJÙ­¬jC!™\Ñw\ÜMÕ··½µÕ%ÔÉ¥¡QSQ¤-²´d–	C;M’Bõî«Ü®ZE™j™•ÒêÝ«ºÖ¢Fµ6ÝEÜB±±J°ïåÿ/þ7Ó~ÿìþÏýfÿË£ß×b(ôó¿°lþu¹%Žn¯¶$
]FEù»ÖÌ­ûR€V) véGbUF³¦~ǃ�w§pYº¥ïÜ]ÓfèrÓaS&^醖¶¬ÛÄC·ò¯â9úzüû;nñ÷=w–‘);Ž�!z<¶QWâ.<÷Ï[|HŸ¯iËŒO:Æ¡Ëúf//î2”—0™¾HŠv<•ÎµbM+K
DÜ1쎰é:uÓ[„éø‘Ãf·ÅQ»îˆM)“é8´#2󂈩NS¥8Þ
êÝpkMwm5¦bÏíø‚¬sÌýèk×»¨Ò÷·|G'}u—¥áO¥zbˆÀ•Œ±ª•ðÞžq�JJzÔº!¡7ª©ÆBiÍ;D‰ó™™P¿ý`/Á…g¯t/+lTóOG¯{W¤ðÖÚvg#iý„·èŸ„®Æ�©„�ɪ6@ûý�$äuùS*Lïƒ0_­g¥–"Çù~©‚±þ¶ÔÖ]ÖŸ·´Í8õjæ„£“r¤z§Îô
„	ŠZSÓsÅäú¥u¯
%('N^YëÔ®)eÝ'º˜
u24äreðo´VJqC…¿�Óã¾·;?zo©ö{‰ç6±ÔDžyIœÃp²,U
�öåå²þo°;û¥�!ß¾·§:“«ôN~ÐeEU¾œZ¾�w„�0V„ýPê]Åáÿ.]d’7o¼—ÇÃÎ?n¾]@W+/·‰û,˜¥Ü·˜ÄK¨¿ðƒrâ/ê†=<*ÜøP¶™!ÖiÒ&IÝÚ—¤;Rwù‘:rb�ÅÜÆjøºûb
2¦~²:­µã”ÜËÉœç
.Ð\–E+~,œ4w}y.ü¼a
m×—ŠÝ+YùêÕ…£*y´Ú":ˆ�¤’—P�Œ§%ӸαnÅjë¨ó_I°ø„ò<'ßBKÞn¬ï—u–Ë’"-È„IR4Í<%²k‡Ÿ^Û™@½ÃyÇGUh_�ÂTúTÎäü2ô*oß¿ÑÂÎsh•$IÕD³»q¨i¨[B˳:€{�çܹÖœ«ïëiêþ¢rô/¾(š¶‹ö¡3Õ”xuöúó¤å:D5(ª
Ž!Øx#àñŠ)4D@æßâz¤bÄåœÌDßàó‘x÷Ë'Îõñ9ðžŠ�~ËS÷¼fù4øù=zÁÐp9iÌWD5(
¨F§bœQ¨
××ft¼ëœœ^;Û¢õÃËÀ{xæ¶^’²ªE\5†¹Xˆ¢¡^�§[ün,ÿ½éTî“úf¡_ggÑÿ6dŠ,Ú¶¡È+­?6‚¤çàRÈåÿè‚|‰ÏýçÁñ¾^™|h ŸÂ†ÿe¿¶‡áN¸Ù5}ÄN)Âýþ{fÏÏÇp›õ_Ÿèøèê¿èÿbÿa¶ïË?ˤÎ:L’Q4y?@·­F‡ºc¥êž×¹GkgÃÚ‚�ìL�Fªp�ïM+Â?¿m5ùê?³‡W¼£t:üêÒeø\&ž2J?àTûœhÄ4“Éß_üs–ú�™�(@ÒÑ~¸Ú±‡ÜèV;ª¢¨ÍKÀ³ê_?¿„TT¡¶¶²vãŸÇÕ¿+šQ¼Üõ×
hÈ®SMM8í?5¡âçÅ:¶‰3:xÔ£¾¸ˆõN©9bI�üþŸÖšíä|¨÷�ÓP�=‹°PËÅŠû¯_#ôò¡T1Q\×ÿ³·~ÿ}õøþuùô÷�—Oë^VéìËìðòþÛám߯ªÿÛ͇Eç2ß×l87ÿ¦šmïåo}´ØÍÒ»›¶ÌþÞ7èÅDI)¥Í	gñeæ™cߪ�2ÕOTU²ëÈd³ý~J¼õá·Ëhö–¨‚%jZ¦…t²#L$µ¢ª¢œÊX©Œ|ýG³Œ¡UM—�²þ9¶Ïw’yÅM*Šh¶¾îÎÉÁadc
GFÕ*†cøDbÝ$BH…ìsødª¿«¨•GoÇgŽ¿…ï…­žFlSä\ÓõùÁŸu’«eAT¦Rþ±ú~Õ„'wÖÝ”ös‡½D:?	j)0ññòÖ­§ÛëU#H¥1*¨¨)X//aü,?ž«|Æåð]Œ6Ö)RE
5´°¨ÒÑ¥²~w+ L˜eΩ?æùÖ:L¿ø~Œ•?¯o(ÊΔýp.žÓ�‡ïŸ!ÿ—íd¬S˜f
©¬ñ�?ùÄåí9=š[óãÒ•ó0š¸¼|ËÝ€}Þlë D÷´ejK2r‹ȈyÖ��úš�PL#ñ³ëgãnû™Åå+¹ËÿǺUÞž~_ý<�ÓúvÓÌj.Aãóþ�¶ð&¦´ñðhÔm"²ô;ºŽ¡Q8D0ªœ±Ü?رOC)(\›q§‡m¡®]þô—ZpžîsFâÿ«„	JO”G™iË•h"�“@S·U1T¢�2ÿÝ#°¡Çd…*ÑàwÝ3ü¿Û2†';ð†G¡‰t‡®ž)·e»‡t¦“�|ÕGãEçvŠD ÚCÀ“¼úòó#»¤çP”AÏûd³ËŒã$­›‰I	¨ìÏ8zì8è¶_ìëƒuBt(¿�6Ët’d½‘BŒv†öZFÅÝò=ðAdCÚ%0V£ÕŠ²,%ö¥MK$¬+%T`¯«3
ðyü?±ÓYX…P:õá¥+ç²ú ùå;¸ÀçÇ'+‘yðâ‘xš†#eÆF"ƒŽÆ.;’q¹í„F‚²èÆ-Qí„ÅCn�þÊðàâ´êÐâ÷˜‚¦í³’‰·2©�yüoiŠM�p¶¨FaÄ¡NûŒ_w�<(„PFLÔF$X‡ô§Þ�ñNAs\ìˆR©k@	4UÕlÊ~kÊÈcŒµöo’~ªfì}k¥sV?ÈÇ�y“;5š¼C°#ðA@ù‚Wª(˃È{d4& ³ëwFqa4ˆ{ƒ<2fvEÑodŠC`nq(¨áÙeÉü
ã,èt£„ýÒæ‰BfbIÍOà!†…SäÃu7Úÿö_+7Ùü|Zêvw&“;)1PÑË®ñm¬„Ñ]R¥ò3àVè)!X;`5
h¡½áÔlãÙìž8A"ʦa#Q[¥š–á¶VrãEÑý®‡[èóVš/&Hâfø4�4ögfèS¦ÜõI´t_úŽ‡?ƒ÷ùκóÆþèö}$ÙUþ¯/ÖÑ2D,BõLâ?_ü]´›„ýšìN�“õö¯¥VP�Sc±Ñƒ&õšÄ�÷‘)²{é¦iKEG³ €Ê$>àú{?ßקS¬ýîñºO/-	’gà–&%<Ù”XŠrú§¹:è—œœCõïÒ�¡�É�$À�„“
'h];¡Roj›óÎ?/ŸcÑ«ñ÷ö·cÓô�B}¥ú³Í®ùóUQ9\¾�§‡O²[9÷p }ü¹vt§#^–
€ˆ° Êͼx|w;Rf¡¶Ç;?�S§qÝ&‡-jt�)Ì¥‚‰3c“i�ÿ÷'†
 §aÍ"-]¡¬Ý…¤j¢Ò�®ßôªZO«‰�öKšÙï‹ÀúCR†SzšHŽ¾Œ"Ùœ)n1Ÿ‚#(¦üNez™vÂKBD7”óµÄ„knE;	jwVSÃHðˆI%§kË�2»"&ÈÊýD¼‰C�b$„é�Hîü<&në×~1üi�7oøV›’'§s&e!KDòßÕî÷á÷ôb‡<—qŽÀ«ñ¿2õNì!Çà{m=$$ßÜœ[]v&P{@å¿ç�fïÝ6Å!»	ª]ôÎÏC³pŸÄÆÿƒÿ²è×�ü&í?l²Ç’eJ‰"Ñjg¥,‡wK(íœóéð1“;|ñ07ëTCžìÈ)P©;WÂÎç¬ûkî5JS‰Üû<ãx¼ÞãŒ@F4úáÒÂI˜póNÈ�iÉßþWªt³×NÉþ�b�ï¶Ùë¾7•’<Ÿƒ-ñCÕ¹‚«„}Òé$�:>e¨É’z4Ž­,[*m�°…4CìÌd t]iöí¦6ã¨Î_�Ñø~+C$¼­QSJ«VŠ†¥òë�10Þ²f5Á<þ€VÝF7,Mä#pÀ39êEj‘Q†(X Îq€uVòdý¼3ã—£‡)»æˆiÑMÕÃ×)ÐØqL5Bî£782›ø7Ç5<»´ýXëZÞ_4¦yên¹ÒœûqÓíÕ4ABŠf¹YÆÄo”7‘‡oùBê´ïäPŸã|Û½Žê9-?o>’RúûSÛ³1--×
òO3Û}&Û=ðôì/F‡6:hê!ÖÒTD2JòÔdJتvÔ9e4Ææ“P$œN&‰ÜË	/ã³$¶LÐF(“#J¥}ïÜùçž'#¤÷è¼Cœ;’ܨ‚C¿:c&Xì¼ñûûЗ=õ
´wMÇc’d:c)¡»fÉ—u\èpÔ²tæ¡ð‰KTÓú¥ÄaÏƆoýK5rp”¿û§RÏ0›‰0½$³¶ §vµ¹;☻Ò’m;˜.(üj°å–þê}§—a;ˆ··‡J*¡;Óð'|³¦�¥¬™ì\q�&=‹ä§7qµ¾5…MüÜ,
ꡇ|hrs©‹Õ^ ¤�nžé�'¨ úsèAE¦têÄøp”—9†Þ[ÍÊLfa†1þü^¬QëoçåVª!Ætní�œ#©Ì6ÈKO�YjÕZ/nÙÞa)Ý09‘Ó—&­ÊËÔ¦»NI…ú“ai±‡ùû	¹Þ^Ÿ�ÙW¶¶gÇX‰~–s~àlêˆáçö¥ôY±n¡²:¤dš£Ÿ–ú^]?½²rÎFƒ‘˟ÖEÕËâÿ¦©�íI¡»œèsrM{ž¤gl¢Ýøw0)¤I
=§PéÙ"ª.žçQÊþdX‰Ú½pÏF7kŠ'›,20a™�¿rÍ�>)ȱŒ-�Ú`2íHXvGyiªÚ”¾I¿”ŽH„Zq‹a…2V(‰è]¡ïbïŸx›®»8êÊ×´u&guµ+÷«fÛ$<¿¤:$Ç0)C±t좡®wÑ©Mðñ9Î¥:lfUE´-Ð$‰“2:²ƒ%7®s«-”'a$£6<}JiyηZ>Â�ÄkŽ'7»ž§¥Ÿ/gŒØx,î^™‘½J×Q®a•%ÊŠî:îíç2÷‚ZÚF`‰­…Oþ†md¢Óóu}çÆ.-tݲe"µ­�¡a©R"TYSˆr¯�ˆÁ�]ˆ;2²¢ŠÙwÌójšùGô'Ûœ ]ådq¢…ôÜúœÂ1Ä3«+û¡LkÃåÔmÂç"†½Su1tص$7ªF”ý-9/Ó(G ðmÅkyûPåÏ_Ü·ÉhððøüùñaÒ4zˆv�ÎËÎ5­¥¬Æ³ü*¡’i w§I&0îM<}ŽÝˆqãúõþdëè³ð!íÝž¶½ØLšÛ‘.´Æ,¬‹Íy²˜a鿇{V‡\ïIu*¾ýo‚2$?Ì�ÇEî¬�<#Å[^Úªy´¾iYÃ�½y¹0�?}tsåe3ÝÂÁnk¨>ã­�W»®W¢Û½ØóÂΗæËÙJ,âûoùS‘?ì~Xðø^5ž`æ`X­šÒèPö·[ð½cš{îr|;¹?Én~Þc‡ûŽ¨#5³Ï¿˜Åä2‹2
Ì3š¬ui¦‹Só<9/~
/ŽXSª^}Žû½¼qðÛ�·¥ôÉ5¾EÌ1S™ƒÝ“&»ºéÑc‘±» IE4·7LŠH³¸ÜµÖU–Ù
Ȥ9|æìmx›P\†eúÆýðÉß,›m%W®¯-åAsNí;O€Ûs£œ›»*(ÎJ`Ë´!’7¿ÝïËÉb'�Ù'�9§±èj‰»£Nù|ˆ1¿PvråÎψwNò6ˆf'ƒŠ"m:Pì$å�¢!ù‹‰ê`0Î%×%iRÆ"1
žä3ELÍ©’‹öºn™Tfg�6Lѧnx,HòFeoÏÒœéè
öñœTÌ+Që�'	Ȥ²Z(±©-‹lkoª¸‘¹n¤ÍI©’Q!$îN�Ï×Kô8›‹‚š}šéäÍ¥	A=}nFŸ»ôxñ•1É­öÃQµÒ
Mœó˜ìê‚£"$ŸOeáxeñÊÄåZ	8•3ìÊ“sÝÃ*tÎj§ÑyŽ:"<Fæ/%2C%ÉM¥2QT¡D(B”¡F�98£5lä·'Åÿ&…^Y*ˆ# ¥d¨°¶--²j¹ºHq6º¹Û3Y5.ísnb5¹¥Ý£”æëìÕåž»nkÞîóÄRr)M4R™A'Å)«”æØLM)ŽY哈9©ÊeOÀªûú§Çð}Þî¿Ûøý<²>¿¸üž÷ÌPmªFÚÑD€£m°ú6Ñ&0¶ÑJŠKE„£*2Ý‹’¥v ø³ˆdY[J´•�ðå38•´¢µþ—º/79"îŽ.»¡s7ë¸Ú´>{L¨ÃñþɉíÕùø¸BVÛ*ùÓb‹RŒ}Ô­oV¦}RL™Ÿ$¬ÖP¨/_Šó”(¬Xxq¬Gâ€WZ•”¿•À±ám²Û-Í�‹ÐÛãz—§¯xó‹–Cnh¹&¼ÕxlÁ–‡­U•¥eIZ¾Í3
2¤*T¢*‹ËN™Ãž4ãÄ:I:@/ß%+J/÷?ÏâáË90ï.ô™‘s=Žˆ¹ëvewW$±·v¦)%η8ÇÇé#º�3¢{Íß›öh9–úZôHÜÊ‹DæÁ–*h÷º~étµeCî�.ìÐÚª!•!KA¿�þ£q¼ï˜%Ö‚QT碀¼®“Bvÿ\:ì«#[Þ7ÅàÔʼ+ê÷¸?Ž×ÝJ‹ÆÛÿ=½)iWê¥ø­æÚ¾Œ6/,9¹Ç‹K¤9n+ñfBüð ™0ð¥tv«ŒQ8}(�J,Å]; ßÙ‰ý¾Ï8n—ŽžRiÔ‹ò>ÊbÓ$: ·
»¡kþúì É] "¬ö@ªJP_�ëüÚLt¬ZôæÔ7Ça�ð·Øÿ×m\WÊöòx‚à*–ƒœr�‘¢6¹AVø™ö�ÒÊhvÿ¯BºÌÓ{\\±PÓQ÷“�ÀÄ™C4;_£C\Ü6£yÝZ4Š€I'ø½¾»%Hy{:LSrš.ƒ+Â×%ç9	&”Á*d;ÌÊbm�ÎT훈Lìî™’!•C\’V*D�}ÔÙ3QànGúLCÑ‹<>Þêý'�½Ó§ÃÈ™DC I�ºyB}°bäŸÏVÜaË@°‡JU4ýò¨AI’oÇÙÅfJÌ7jôõ–´È‡¸¥rªC.‹3d­.úôÿ½êäuS÷øäè‚­Ü\÷CWZ×Ól–¯Ï…ne'@U�¿ÂÖéèÉ\êü´T�ú"2 Þš)„(+7F*n·¢Á,÷¿ú·Û¾Tµí•�Yöhÿ”>H¨…Œ:LŸùüG!uú¬çËå]�É]JèVôW\{
„ç]kçñz¹cÖ¸|¼`Ý´
è
¬¨çåm:b�y¯ö_W¿Ô˜ë‹.6##
‹Æ&¸ïx•7ÍbACCͬí¶À¢|¹Sv^kPå‹T(©;±�Ú�Û¼›-U¼®XZ?)Ýk%øAäÑ}6µôQe
ÍU¨=5áMðÉíºÌ¡+î¹ì±Zç|aÛdpÚË–Ñx+
@ú—åýÈÚ%ýÜíPTÁfÖ�ºýko7ët£®?¡v àªd‡ü)í÷aWå7“¼%>±X=PRoËø²SM;Oû’z!ý/½—Óš§ô°ãRxõÏŽrØVNW	Û·ÑâqŽw¾8œ5'D»©4©_³ÿÆOÀ˜2®8-‘µÑ¾kî‡òþVqò=§�¾Rç¢É´—ð¯Ïº¨Û¢í¬«9ö¿^=ôN—®#Æ¥¢TOãUT­VJ»#mÖÙ+ûáÆ"k8¨¸ž»ñÚõw�u=c¿mçwžz槾µž÷_:Üç;ïKPý÷ž£uÛ·[㮹çŒï|ï}×=«ÚŠç¶c¿~oŠêòÛ„»?~ÚSÛ¶¯£S×39wÅ.ÓÆúí£8ÉeöⱚÞú×;ë¶9Ïmv�sß·ŽõÂ륥ªÑÎNo{í…ýYõ@Ÿå~¹ÛV…eÿ»oéúlŸ²”?¬@ÿo(�_R·)z[Ú+|õü˜9ïÿvÙjkrG¹SrÛ†r\T»Ž”?iyƒú¥¤Æ\�!7¯LÕÊ¥ç"# ¯~'‡Ûþ
Ãg‰HðVu1ù�r’;ö‰íÏo�
FëÁ£Ê;CD&g-Çnc¿¤a$Mãý/ÍMé~ë©_L9‰ô”2Ê©OŸ;2JÎN”&­‘rÚA
BI‘þRªŠëqD¹ê‡Rj(N¥Ó@ãÃâQªhŽ“�>a¸Ãõ�1hJ“`Ô¶&Œ¹ƒÓîë�ºÿÇ
ýõŒ´Ðžü30ÏÉ9QA/X“¿€YÛ×/C/\ÙŸÕó¡ÓÄ…²Ž°+ý{½/!PÌ3êäýéRt°ú-íß`ÍLJŸ¹3?^¿Tö“¶IÄ¿ü<6í
£]#öZ«²;8üŠöggiåç9÷[mŽI¹–&×ú¢¿WŠŸ5wåUv2ê
–ÆGSBnPeWX.˜
ý”ÒT¹ør
.]'Oº/X«?ù¿,
U”ªÅ¤”ÏSøA¿ÜúG~qÊã�|Ï{<éfÉXsùKÍ?ïMGnØhà½x�y‰ù»“$hmöÔ}ü±v�Öa&°ú|shæ”òåÈØåóõ~�ºJ$Á¤Ñ\¬§�SÕÔa½µo×ôè<§uAº$=‡õduÉOŸ×¯o&¥<(§ݪQ>®`êä®ã5m�ð}Þ]Ž÷S¼1
ºÖn'Ý	>…ŸÙ6ü¼‡�S?$‡li2h>0ìÂ
½6�à
šv«*ʺyugü;}<×þ’¦J'¨ éI	ëØ¿
×Úc•“™—§å&×9)´dï
dЛÊè”ð‡è”5QT4Ò
¶dx}ˆjÒxE‘` ŠÛþºWZ?áû>ÿðý?àxþáHT”ETOÜÊ{ÿ=¡VÅJúª³>·ESëed|ribO‡Àç7'åÅ!Ð6`'hUî“‘„°û�§›
LÂuÜ”äa�âl@ž¸l'R‡<È$�¹”nœäñ±Çu±#Ç·ˆL@ñÔ°˜ïáJ=ZòvM,�eô³�7]VØÌ®–„j/‡wÚZhžÈžxÅò›,!¶ƒ	22tž<^ŠÙÜîßoàòöéÜg–]`˜s“þª+)šˆ„Uå@€IL/õ¾üðsž-Ž\„¥Ø„ÊbFÄËK74›¦œÿ­óƒíÔ͵`ÿ�¡âÖâ`ÖÝ+&”9nâ[æ˜%�• ®!È\&ƒHr˜Äà* g±ò9wÅN|QÒ/éëê߈² ø±,.l¤ÍÿB
¬Ñ¨!ÓÇbn>^+kÖú›Ã®¹©}uȇ9§y CÝ;YEµRš’‡jE°„!)L&×6—Ò¤±Fîî½·ÖÊ“Èðøk«oî¸ÿÃåúu°òî´M
’PSÓ-s�Jíåú×ÑJÄÍ™ªý¿»ãößòûF_So¼Ï0X2«¾áN¨ŒŸb”nwÛ¾†j§ý<¢�—ãÍ¥gz¶ßG/áF>Óðv:(ô[iùûùR~Ÿsy~0©	ü&ÿžÆ6ÿ¤þØBîÓ¥QBÔ»Dý)£ªÓ�á~+ñíjGø¯ÅüV£·wö
ùœëù_Îÿü£õ?Èû÷Óíß»ù?��CD„F¹rÅD
��Ä)-Eõöÿ後Ì}Š éË?Ë·.*„CåÝ�ø*‡o8*/ÍûŽ{¿§ë�å,¡Ô¨sŸ˜E#]%úPÈ
Š*¢‚Š*gGE½u󥓅+‡ÜûÉ$€¦QÅ�íñ+ªû_PâRç2}Š%Ýåɧ¥aèãxÁ¼|2:­<#8x}éEPÿ�Ùëp¡Þº‚–ãùÿLQ§‡~¸~ûŒK­�æqQËó
àɈ´$Õƒ¼wX´ø¨ÐšJáÎVêϳ˜nl�o
æ1.„÷ù¡Žÿïã&)!uÌd÷o1ßœ›*ÿ„{Q¿×Ì=aOÓÞçxÁ•‰×&p•,ðœÛôQÊ–§¡å¦»Ý“‰ot;auŸÏ–0;­%u/Ê`ývã%U
µöÇ*[œvìs)GÜô¹nÛ±[bÖs½dnh«�‚ƾh¸JÊ«ŽNïDá¿'ŒNŠõ@‹Øó÷ÁÝ®-»DE×6¢cAjÓ¯ÁŸì­,öŒÅçù¡çî_éºøÞ~ónœU·ÔÕ÷ßWVõ3þÜÞÓG£²ÒÎ%,ÕĈü:ú¢Õ™æ9Š„o¿EÅ•tüKa,=¯tÊžßmëª~3–³ÃÆ|p‹ñJÙ��<~�çQϧft6?ÃÊ&I;,„Þ¢G:’9Ð6¡·‡5àÅ—k%(�ª.š­KíV¤Zéƒ'Tljò¥?–\áÙÍ>â`tv1ÞîãŸ�2Ò:1ÏÁó×·£’ê8Jèxú.½KÇ¡£h•_
Ê=/'/ç]WýQê[›_¨¿FVQï³ds¹Œ
)ökĽ¾»*±hz©âOèèÒ묻d:Êþ-
»3‚¬vtÕ}bºŠÊòs¶¨bÎ3�{£lë›vW�Ì»â�±Až??ñ¢jêÖôspãîýwë§g>izÆC+2Y¹Ô#^ëo²ö6å@QQÜ �T,ÑSøׯëä·	"ئ…MÚß/úÇgŠªŽ:÷mÙ&›ç¯
6놌íÇ”ñ‚ßyO™Z²ç¢Ê)ýôQíÉ8(ÜÉBt2cøÀ.Ÿl½òºøÌD?T¨¾ €>
%Lyf. ç&§PÏ84‘ì‡z�å6�„û1ÛJuɦk»âí×WY­r†™ø¨„…êIïqàçŠ:ý«CÖ¡NL„TDA<$Ñ[nrÒ"�š´e™¿oÝAþÃ橳þãhù7öfé¿ë:�ÿÐ�Dif(Èì¨�°_Ïe6ìK5؈Ô{XóXu§¼ÿ_x})e˜Þí´O¶�%
ü=­&é‰ýä	Šod}&äÈËò
Œˆí`ÿ)1—¸Îœ€b_ï$�YÃÔã�O3Y°'"E�žÀåÓ‘?Û"Æúy–iIF*ŃŽ·NÂAJRæÈá1M`ƒƒMLì�y‚�îM„R“ËmñŽÍ='í¤'x¤KLH>Go
>ØßøO;U	™‡&4š5]¡ÐüÞ›½}_uE�Iøë”}FúÛWí¯òÿ¯~Žs±—Çöw®ÍÑþ=ý©ÛÓ#šÊ—�Ó›k~ñháUTuÅçQîhÉ,fE(P¡’/BºÓwŽ ¥´qXfÊB.\ï$¿ÂLÓ8á!
ªËØ[°áù5ßÃþ\×ÙÑþãþ
ͧͳٶ×Þ·Mv'všV>ÂôÑ>Þ
Ïbf�á?
;’f6´á±è½½K’Ú‘$î	K{ “ìôÃBGÿžâI û3=U±Á4Ó7Ù¢[Å0£ÎËêaºíú¶}j]”6þïòSáñÿ-F©â¥VL_bã”W&7«‰
p‹»�D'tðøä„N-�‚aÆq¬²—{’O
SëÒ´ž/ª;nˆ‹ñ é¸P¥ØB
ˆêQÕ»÷
îõŸ�äúýxú®ùàš=3©YêŸ[ŽƒŠŒ,�™eêê2£Í„A0í2›ÃÇøþŸJsì<;õã
Ÿ‡ü´q°æ¸Ò“!l�o(õHö·u9-IÓRs©Y­ÿr�)òÌM[Ø#R}€Ÿú¶ïÍû{½¿ÜÁôH™˜¬9;JŸO·ê¶BÑÑ÷®¨
YÊÃ�;¾?TúÓu«‰ýó&L�Íâýß¿õ›í½=,p×(Ù´•„biò&¬¼ÈS·_s~¿?7ßÍ}>-ÙŠ‡W›NŸ„Éãñ4Èuû)øÄôÆ÷N•QEZ,øNrN~‰¸†f•D‚	ùNîåq~Ä,¿6†¦ÏO>/¬FHã–c'¯\^3ÉaªZ’ ’ b@„ý&j	&Y†3[üøWÚnÝfL‹,/W÷7c®N¼±µr÷#E^ú¼L�åd-ùMãNŽ¯‘⡉2S~vÜ敬šsYl¶£Óõ[sÂwGÛ�j—8´=—{¯�xRð;8¤WLßu¬öo’õ>¨x=9ÞE²<ü?u‡±&–é:~ú™ÖdJÔX2AGP>¦y1˜*'†À¸š!óž=Â+ÿRQPò”Ô>Ò{>¾d"ŠíáýH*Î&‡ƒH]*ÍlȲO¨þ÷ô¤˜§ÛúÞ„^Öï_DZ_™î„ô³{Õ©þpneö~Ö�ìS§:Ht(
‚BT�¢yèÐå9¤ÍbŸK&`oçž4ŸØ·7„ì�@ùXÀ¿²@Þiõ?íÒûóò|*®	øŸs&ÅÚ(Ê0¦°*úŠŽˆ¿Å¾ÿ�Ïhp}~­ƒ^Ë ç—Ѥo>#±á¶¼=©'葢ܕÝJ:Xßòßï϶y¬5A*øÊ["ŸzŸp¡ø"奃j¥w/[êP*:EcÇýšžuC¥t(WàÉö¤ÆQ{ºUù• ÜÈê¥ú•ÁRÖN­­tQ)]j@¼,�ÃÙ‡vÉ—¿âõí´�d½ MEÏ=�ØûÑð¨Ç¢â*kaö³�ŒòŸ?ÓÉÐßÙTJ ßRXaþ~Ûÿ¯¯û"~#¢
<.€‡öEF~Ä‹²´6E‚>ËÒ=�…êA„™ƒy÷%¨
7ôPÅTÌá›ýÐË3î@êM!ÿ:÷·õ
åÿøòIOÓ=г‡æ�¹Úþ
âòè>@‹þ`¡òt<®ÿ?ÅR´Q]`‹±ÙòÀùð¿ØB¨¬ÎjÄU6q¦¥oç&æA»=0:¾|Ïõsµ3´W•ø(ë–Çãœ1·(•”û2rZPZ2¯[pn/×'½ŸxûÏôY,ß”þE‡”Ç¿ßnm±è÷££¨¶¨X8åa�¹¨ÙPš:§Î{’áÑSe0—©¡a–`ʪ[Gè3Φù¦rå­ëjS�ᣧÅ�.vç;×d�on;Àí®f;®Ç}­Í¹
%N÷öI´RzÞãG|.îÌadb}ÔÄwm{I«�±
,¼kJñîÑ«»‡7«hûç>8p0¾Ø|vþ
C}ò.]\Šâ¨ƒÙ$›WR–‚Ñ“MÊÐÞì™mzúØï�vóæíè—Æ:%³t»‰u×Ù§UyN'V<——ë|d�Ü!±Š�ªD>%AÔ¢ oÕôÚëïû�~ØAl¤N?|a9, Äì•f„Õ�dÔB�ÉMi
Õ
UšÌñÞÇôíèoïþÏüã_�‡šü¬.?d‰!þfñûYw Sö!ÓîS²`1ãḶµ­>ÿ§Ý¡§ý¿”ÒûSϯßætt�¡¾
§vBqOvÖ…¬Ú†$T¦ˆ`ĹÉ\¾§†á}VW\ö0ê.ZLw¦d’09‰e�Ò¡¦ê7â�„’¾	�–é[æühh–ÕkCúT@ÚPÎì1Ž‡”Íu“îJ`ÿÃ�)]üVl‡ØWw’o‚í§Î‹ ç6\Õ¸S³ô'¡çàÄ‹Ôæq?0ŸŸùê™$®ÃœQ”RÂè¸ü–#´ä)½Âl"}„a%„ãçí·bZ|‚–dŠ¥JÜþ]":ûrNÏ�¹Ñ¶¸„g	e È!S¹/…bM)IŒ!ˆ7¡)þR*t4çMµýW
°{,E¨ªŸuŸ®¼YŒ§ÂŸšêÆ®!·Í­9i“•?ul©.ø{¦XꌓÞy=_ï:Û©¬°´\
Íob‡ñó’EdÀ&´ë�N rðĨ()3
¤”:ó%�GÇû§‰WüˆxU£$
0€0ò±èì‘v政ê�G.Ïw_ë{¥u'¨rïz„lìî‚2¢¨d°Uƒ"ý@¨ÞþúÁæÐÁó²NfÉå$é:E8œîÏÉgV9m�õ”ì]*G2§
¥’B(sjæ²1C¹TS×!‘I2ˆ2:
±ÛÃÉå¼×MÌë!êÁ�?¢û{œuv–«7'þ? òD*:ìè ‰j£–¥HZ¸y{¿¬
¢ˆ‡ÛJέ:)�zâWGb}-Å�X	Aý`žŸÕ_§›�ï¯Ü,¿#[º7EŒ½‘¶"tëÞᮥQI}Öw^�ìQT=*€NŸ«�	V$„p1n#ž÷.ÛÜE`uÇIàE"¼AU(Nš‚ï�ü)à(Ûãmѧ³ØþÎj^·›­.DÎSìVã0†
ÚX3ì+}3ß´3?wf"}u=�þóœ†qbL™‰¨=ýcØß�€ØWÔz£îïìá}m\˜^ÝònöG9
J›”
†B¥Â¹áSÅH:^¦')4ó˜â­Ýx[`qáŸðs¶?|�>¬În;΃á¬÷ôÜ_"T†¼'U1LV2Úà&¹±3™'œt¬“
Qnb+\¹L�
“z5ƒû˜tãK#ÃþŸ5_ÍÃ�i?=¿_³êÏ:ŠÒ}·±ärW)«þ8µ¯›z“Á–ߣŸ…¹Ý�Ð_Lö››vk?—Ù×äo¥Ü‚šìHò»§«|çÍ°ÿ6ÿ¤=ŽÂIÂr®ó·ÝݪG)•>Ôã¨Ãg¼a~ퟢ:{¿ƒ	ÖÓßcë«7ÂÅošâ(ùjúã°Âúÿžº‚æFD`QQO†
’œíêÒš$ÜÀÅ“+ÍðäÞ^´Ö“ë¤ôRt¡Ú‰Ê“Ÿý/O.y#S�<ªdK¼ËSˆ­ÿFN¥Ž†…L(h¼;7&ûŒ¨ÿw­Wää!í
f´ã?!û¥�éœ"vK°ž5
3[CMX£A†>XÉÖø‚vå 9ÏOÁ¾�®¨È¡í	v„Oåû÷9¡B�d¨oqŠU
•V0}”^ŠoPJå›fy•ÔŽ8]w�i×qwëòú~ÍÐ7�ãâç®”ynÿtQÈŽÒ=z0ñÚ™9§5H&¤Bûò±óÿëU÷#:×ío1l	]öü?½šGìö™za%ws†l|õ>ÚD™goêc}¤$Ê›þ×_sïÕöUÇ2�Sœ�L^4"*M
DôíkÖÔ/íߣ
,·Éçñv:?ïüÎ!ÿß%SžäúíêiñIHžÁo±30Äbô˜0fULk=Cö_ÛÏ_ò?å½Éç
!B”  ª?7s†þ=t¶žæM¬"Ô Œ�ø Tÿ?ýTà% 
8£ô'¯áJDIÍ…ì‡3šyšµ5)ï·Âw}ç’½”Yå_óAÌË~&èCþ‹M¡îKûq۪̔èøaËc~a¯‰Üôëž±Ö#dl®R•¿ôøãºLª:ŒÒRÓ¹XµÆQl_TÚêt9Ï^º,JQ%¶Í�
H¥Œ"EBCA.®ØŠ§P˜:R›öŸüßö(n,÷ﮜê�ÀM@ãJî'?u³€ÇçÛ3ïiuc`€‚ÆÜe�)tß`™½™…iûfˆà‚ÙmðC“4ϵÿ˜ÿ¥ýž5–B§HIê8ïŠf–n~Ì�ÊN·ûìÓåã›ô[SÔå“Áùé¦GÓà"/ßiËÕ6YK#­,æÁz&ÐuK”ükwþwÛCçO?rçû4GǾ÷»ò“MžYvÑVs™!§�øWEpŽK%�+�ÝÿWY:‰ÿlðËK­ßTñ‹,õ.2ËB)Á¦GõÓª¨E¨Ñ"_„b]ªz?²	6ΉfE˜ÿºÔ>CÍ83_ÿ^Ûÿ·üíš©®½v˜âÁ»ñ¤
�ìòÍ|¿g¥ìÿ«ø`«7Q†N’¥æÓõǽçýdlëð!e,“=9¸èÝ…‹ÜvË}3ª(§†ºámSÉò­±²8BúM©înY…UÕXi
`½½5@'

�Ø¥´-Ì_±öÄû¨ÑQM[i¦Ü_—ݾÌ.–ƒ[5[¿­ªæM©-F¬Ç$kÇ\ÿv.ì[|xóÍ<¹({¡¡]ÎçŠqlž:^Ól:Ú8Ã	Ðî&ˆ¡±/v.EpLsìÀž²è‰­ï:ðóó8¯ÅHêñŒ“ÓöÌN×z±y|jØïq¸.±<…Ç#”�àCüòkdz˜ìù1Άd7·ŸU öW"‚V‰»süvÀú¥žƒ¦œ·ßÀå£û0W˽äI�`ûD(jñ÷š*Õ¤ÈrˆR—š$‡BL«Ù¹VfÈtoP;|Mdtf½B8!á¶)ÙÇw!-Ü~òÛ~·t7jqë—O
²HY2 •ïÔ(¡ä¨7¨ªn?¦üÏâkiMëÝyz×#ë+@µá÷‹Œà«Ÿ(�¨($”wÇßþ¿YpwѨ
⢺“¦BúUí}Ú´N3@¤V¸#¿ÓD¶cŠ“º¿ö?³r³|á\2•þÍ
•E¥§ÎñþW’·øĽ]Ìù—cQêöžçb»“âùÊJ6W,ahÔ§eH”¦¹Õ--ÿ&$°:æ�}áàÜ’¶lryÅ8<©à‚š•UºÔf_k¶l®¼.o''3ËglãŽ!Tæe¼á´ÆáÎ`¸©xòÍaÎYÇšîqLìDÊ]â^1Pž¥D=SÔ¹-ODSÀñU(A¯×
 úá�Èç¶øZÓÅÍqáÌ;ú,ÔðÞ¹{üÛON¼óŠ
æÛBÒu(Nža¢¾aiIniV1dåj:|­\C§ÍÌΦ#& ˆPé`BOiåJHM)ÚJŠÆl›t²ñò�ÌRI’Ku‚TÔZ B5Uw‡ÔnÇ�jD\»ü;;¾H„�<êR�J&UFç;�HÓÕ«èøÜzçZúrœN#ÙLÝkW_Wr¹‡¥Jòä\Ì’–	‚¦¥¥’-éöî�M@ò'Ouˆ‚ÕíÊ‹†Ä¸…bgHÊ1¼Ñ,„ÂFo—‡zSìäeª­Éª„W2Õ©†‘%ðŒçíÄæg”+ìV$eIRRÓU�S6"Ö6ý9\‡vÖélkTX�ŠÆÑT“—1ÝmÒÌKAJIíþïýwü¿UÓWñ×ôü
Ì·ê1~é¢-}È€Œ>jAÓYõfþšÇw}ÌE'Z0„Fÿ“èŸ}“éýßìN[`G�!lCT^½=ÎÀm(/8��þÇêÐ#ë�x�EOýj)ÿ:�W”ÛSüñ
 ¸âÊH\S:H¡Ûñþîûÿ{Ïíìξ(((±rJ1òX5¼ñîáÀçgô;Kã‹~6¢É„ˆ�©KEŠ(°;s)aO¿ÓÆ?úßÏ—ñûx笖ýÛ~�ÂÞõ*±TRqP>víÆïë㯇젌Ü©'‡ýjÿÊ©ª‹Ë{+j³j½?ë¢Lðì<5DˤfcçS]–.p¯šÌgo¬(µmT*R¡‹éð·S	']Ó¿¨Ý‰mp-.+„TðíYžÉMC*yžÓXÝ#O–DŽÑ†%g¦)\æPô½,„OW?Ÿ×ü=~ÏÇùû©¦Ó^&‹Õ±Ô¯pð£ÐVˆxtéÏw­@§èµSÑþÑ}R3µ»î#�|J�ËØ%ÌÌK¨:Mä»MWÑ?#ÂÉ—ÜH“püB¦ú`t”f¦ C»¼qèNªKsKêwÚÔmfywPî™ØFÝàà¯'MSVFšÎ	\aüzû‚KÒ¨¨/J‰Ø®‰Ö€ŽœªKÍ[½Ü‚¯{­âÙëÛ«ÄëçTQàÀ�Œâ@Ría?^uW�sÃ
u/ŸU©ðý¸Ùÿ2*Š/Ãï®z�ô§ÖP„ý#t…
�ù7¶¿�Ç°äÊÇÊ
Ÿl\T0`¦OFc!Jý£S*
!	8»²Ü¡07	q(:¡6¶ˆ%6²�ù¦¿¯Zm{VFϳ$TY=;º‡HHµT”›2ÉI»ºRÄ)¢M
`HѨµÒ>—]jª×:�õªu~ð$êÞ¡
ýÑ-0ojžd]äW+œM+òBŸ•R§ùñBÃ&©Pö[*xiõûƒ¯ÊßÐDtÙ¡D5hi$%D:üV™kTO¯è>"†€™ÔÛíéñIÞ¥ˆ!_×aÇ.Ÿ_æ½;m~cŸ6ÎÁØ»Weë`~J$áÞèR„uùšÏnÔ
A4r“€ªqØA
ËïúÈnS|NÎΘz)2‡5£C¦ùèò}utZÄA­%
,�-þT®E”gÜÑY•
‰m
žýþ£ÇîùJIýküyÙk@N*)¼¢ÓÙÙÚtòšØ�i¥LM-ÐCÏÞx*�ƉCöü8ÚÅæÇi!™"NÐ3;Î?üÇÞC¿£šØU0˜µT÷|vDÿ—×oÛm¶Ú~–±«åÿIâ|�/ÓFR5ìNT¢Tšˆ~Qï~ÊY),–iô¾×6Ò<,ïuÈm³ãâ�ì¿Œ´VAõ‹^šKéûaFÔ«ˆSodÐXŒD¢>1µUq~Þ Úõ¸¯ˆkñ�ËëïÝ>ÞÝšOÜÚ¼:gâ…QdP=ªh W©¨	¦_	…c2f¥I›×nÉ0„ÕÚü£Ü�ûƒF¾¨áŒ`�?]þï!–?oMåm†–™Nœ§a�`׳3ÇÀ4z=8:eóÃ%Û¡\šéÛ¸d÷7ËVÈã$(¡jtAzitJÕŒ(ED5¬:úŽK×'øŸ7¨Ðö·¦hWƒ«žÏw¯tíÕE—(f !ü„Gê,$]~¥/ÐpB²kX+
ñ
k8-2®CqÀJÛT´~g’|Ô~.슧shL€Qëßèöòš ú¥ÕO ×ñø×]¹™æÃLU¹6)
€
"ªONÍ›¿,¨M
ª‚"Ò×—Kx‹Ïà’
tš]*TDGP[kÄ ×üP­QDäǣȟ
þ˜Õ½¿Ýý;}''â}m¶Þõôí
¢Ï…×ùPS§kHùú™�¦S€F-daD•�›þÓGU'òfr)ž�üÀ9“%
ÿKµÃ27Ud¹XÏÊ¡J�«mOJµcm¬jõziìñÀOÉö’HH[—tÃà õw&h{³±ÏÞqøi¦§m±µˆb–Ј‡¥+IДêRH""%|´!1
6w'ÐÌÖ8r¾žáûÛ—¶ï�Sn‘°ÚgÓdgé’F„ù@Œjwl
I
ˆh^%ñ£úÙl(BS#ÑzNÞæ×Ýxë\û¼;©�¬5ÿ�ný.½"�uK@&J½š:~;?S<^ië¸Û·“¸ïƒ9&4kq»pÇMOB³òLŠâ-À¢©¤¢�¸y)�XTÇ`_'l²êHå¿_vsÕâ2HI°°*ú¦è^ÌÍTDF
W1)J¬6©aåÍz±V‚ëÅlkÑŠÌÂ�ŒL6Šf�+žuYÃ+!¤¥æ9E±t¡ '$¸¸M@È%`k¹ÅR­†–Ùvs¬¦FJV)ZÀ-4T¤³¥PÄ·C%§B“K%BZ~Õ?,¾Ï�Õ¿3Ï{N§ÅÝø¹lú¼Æ�º*d

D@÷¨,Se1‡-~-™[Ew1Ôµ;Ð…å2ßTi‚JåxÅí«G;ü>/•¾þ{ðdþܹã=üvÝb© ¡!s‚!
|ß�—¦¸áŸÁõ‡‰ß=P9•]´evô~ï—U­4®pé1B=H0.Å.*iÎIÂp¦[tÃq�q�DF%7iyÑs´°—'<WÄbÌð\çfo›œÜôâû¢þÞc%¨H Û·Ÿe$﹎—haŽÙÇ�2º+xÚ üômÖ‚"¢FÓyÙ.TMª•oè¢Ý“'áþÔî‘n[°ŠWÑëgC	%Ìm�àó©Y4]”C”u4³l\[µiý{©ºE×\¦JqˆêX…-N,Û2(ÊšhQŸŒo4dýø•Í=’~rKgƒÛÁÑú¸?ÍÅÛIðö‚£ô™wMTp`wüª”™�R"plÑ
BÞ�1C^ÆZ¹ØqV?RœƒmðqãV„° D
ÕÄG K¤t‚ˆÈa
ù'Ù1ù‚·¶Ù_’Ö=ÿbâúaU,O17Õ~>°k­¾}7åÇïÔ©ëw'ÊìƒiÍñÍñ‡žÕI뵋×RÎóß.ã~D[ÐzØvîÇ^¬wa“FGD2C
±JÄÉB[ÜjHhÉT½°WX¬Cl…£"j%Ò¥ö—¾èn·j`îé©u&¼Ü·2h—•Ä˜i9ú9ôÇšž_Ñ›ºfLŽ±ž(AÏ,�
“²®åž”l['z	˜²YBZPóŠ�
(*@—ѳ֭z;žˆ4 ,'C
%ð\àí•mÄ�H*SÜÁ@h�—²a‹�³“oÚ1«…ñK}})‘†…Õg›Ì|š¹~ܯh£c8J Só£z–Öó½p’Îùå±-ë�’J±M¦6“ÏNˆjl2WXÒ7_·g-UBúĭ)V™S,õ—1‘¨Fã€R†‹‘�Wh”™y,JI˜Ót¶A6`ÏD|ô]}8ep†5¢
´¦Ü•¨«�¶ÿ´n·Nƒ¸¸À+ZºI¤ˆí9¹´c˜TÜ•‹ÁÝPWw{žUD6,+Š3 »Ö‰Ð$”×­ÐÍP-Ð壘
ª\ÄiZâÍC5ÇVPå�óK()"§hRmɼ£»gOuƼî¥D`…7$UU¡àëÊ2ÅUUY<�`‚ÞÓÖâ2 sVÂÁ+Û¯Ub«²‚ë#fÅÖ”Z‚=¨úúŠ*¿>Í•”‰Y®ÌyÉ’¦I)EÒО:ÒZ`IEš²®r¢|có	©PÈ5ð@Âf÷†Á]rþw�Ží¬Ù�¼�ú÷	™¬EUè•Î–‡:tNº,#TJ𨺊nãYÏoªÍ¦KíåO<ïÅ¿sÙœðG;fõ1SÏ‘¥U‘í`ÐÔêK��|³ëp¤y;¬‘äïO¦‡¢óXvDÂ@$@³H²h]~Mý
ô61”z.ëèåõ÷b	-Bc(Á:¨eµ
œu ¨�›$0dÉLØZŽ/wk˜	Š	w]òv'Þ'nhX]ûòÚs;˜öþ”” ¯Î¢ö0Ù¸
¬Q“Úö¾ûØÅÈqÌÝ[{÷0Sv99\p‘y%ðC:¼³‘[¸ï­~m¾˜¨rXgãÙŽw0†§pcƒ¦ƒâJfIÔ¾!Ɇ®–’Êd,rÚ‘¥tû!âÓ‰o-"òLúÿk𯻚N—xHË÷E%ŠmËׇ4½ˆÚr˜PNl9˜¾ê1„´Ò‘š—à#1f·‹Þq‰®æ¢Ý´þ7§Üâ%ŸöŠ dç.5yÇû‘Þ?)Ч·L6Å,Ì„›¦sÜ©t8oÛ½ÓØÄú’†ïÒoÔyø4úÙ××ù£WAÕ…õE衼re¢eMåTN#\’±Òi3ïB…¤AòeäS§‚©Æ�+!ïF‰RâÍ:{D¤”ÝIšÊâ+4Ò£.éMT«wQ‹„«jg"Ò“"æ°óFPѶ‹—%쀱–
bhÉy¹)§9Z·¸«Z§VDNSa˱	•-CÎc,šéÄ«9.Z“V"Z©+˜SXÔ:™wµjU©z†fFŒ&³9%$ôæ®´öŦÐ"0‚gZ§J±n΄ªó	*xxzºbQ1fòðÔƒ�¦¤†l¤æ õY¤Œ[	bÜÖjV™×ròbî%Óé2,ÛL”‚åî4ð#“:U6´b"31¥WŒN_ÍehW’™¥3¦0†þÖðW­þµ;¸oqúvJÔ¬/Þ‚rÿ3lbENÞ
aú"UÝœTd÷×^Øà§`¿«ön‡ÀðÞž.åÅáO=ú«Ø~Í1\…
_É€Ud?ÊT"ˆ*¦;¬Û*4Š¢³l‚%�c~®’Ûo·Ês¨X�GØ"ÈÁoožÎš•_Ó;öÔ‰#Mƒv ˆ[up5ÕOΙE›PJ„  ½¹Ï„ŽÕ«ì)×ü|œ:Ð@²ÿËÆz7©TOÜŠ±¬±˜ûïÿ�Í9îDT°A‘ŽÛ7 Ra"VýÕ�
žƒ_ܨª�ÔT‹½“¥ö
ƒ�Jr×hسõŠ˜TR¡ñœ-ß*m�ñ
PìØžOä/¶ˆù“¿wì"«h*A˜IyWìÛöïìüA6ž¼“Õ¾I”=¯�ÃÝ}¢€˜:¹z��´G®P¥
A=Î~{11~²Jé�*2N@„Iç(Á\˜fdâTK`
7EØSŒ'!52N¤¡Ô‚»kE·’KCÄè)Á…9Î6Ç-9¬-«SB
Hn×mYs¼Å…éB²S”Ȉ2läwøxV]ÉçN^)ÛB$Gû¡@ôɈ ê‚gVÇãÕR�¨Mù¯�O³ó÷[†3	˜È3³ªš^{t§®x¬óûš£ÝÁúþ´_=™T•®5¢Az𨹫‰©Ã'BRDdAX‹í¯êŠR,‰aØ×qÝeäW^·O?tßš0̒е“2J�Äð: ?HH|úûyŸ”ÅɲA¼ÇðóÍÉHítø7¡ËTQg¿‹èCºÜ¼–«q.'µ¯Šøëë´·«(Úsw%’H|åj¯x¬-ŠÇeT›E¬«
âýÄÄËÈ.ˆjñÏ.[lö	rÒ=;%·�qŠ"N…@UEÚ±KµóýqãÞsóöv=ÁUNyùsî8
âY+™˜üh€lY4…$ó¤a[Z¼í˜Bª ³$DÑK$v—#–)ý§ËØÇxx:åóV»c?3¼å.äTEM·UÊ›+à•ák$¦^ýÙþÔÂTÈ„¡hí`@ÈDïí×Óžsv§�r:”9׊µ0
UQtéý$Ïlÿ9âå=V¹Ï³Ðm܆«¦¢ˆ€”7·µTU(QX´ÑFù•LOCÂ&
ÄDOÙ
:/¯·´îG?ŸöY÷msåøzo‡‹}�„"*9±RKTÕx§Õº)H*92û?¾°N’~oë[ñOÏwPÖÑãóDéųÿ'(TATH_(yB´5ªÉ. ÌP>Ðû5¿ñI	BG€îðJÇæ[PEU?Ãêbäþ¹ùêoÛE¿‰£R;òÔåv\wÎ;Kô\òöj+¡XUZñÔpdP[û~Ûöw±Ù»§â|òÐ.–sß´i¶0
$Æñb*}ªyçÔƒN÷]wG©Š þlô虉‰"�˜ì¿5Äm?ái4¿‰Ï�ÕvXȸàS[0àŠB„Õ6}ÑGL𦹈zâû•(´h_êÝŠ'Œ�ÍÙT‘¹¼}==¦Â¼Ò½áj-ïÒ¢xä0C«ª	.B°x@õÞ*
ñ)ÚÌx(6VsñôxÝæE“¦¬>·¸}ƒ1“L/qK3†¾¢DP†_}�üôm*‡9Ît|Ùú�“°¼NÛôý¯W•ú”­Š+E?õ@ ͵øþýOÂû¿'aQTT`TY]ExMÏ_7W¬ýÊãìÛ^Þ«mK¹7¡nB]„¹|Z1&˜dg>­=nT½©æ@AúU6Ätˆd	ý �YêY¥¾óó×�FRKøŸt
½wQ›Ì*ÓrìRJX¹å->¿½LP)@:>¶Öoš©…ºPŠ‹z*¢¹vÁ¬dW™!;‹`QÀJNŒëðîo(ž‘U>’#Œ×òfEç’¸}ïb·¬ÅÏŽMœÉN½kÓ&{šÈ%ªª@€ö~÷'‚‚Š¡ýì�G
ÐÞ•!ãÔÖsó¾nþVǯõù|(aÓyùÒ1¹-G¬C³]iùò½/®>¶¹1L³iÚ»ú=úqž£Ýbø¯Ö×P˜¿ÂËøh/¯¿ãq¶S³q∴SøDZÎï(4/£SsþKª"Åî/
D�Óå¨mKdQ(t_²0§ê$œ°ÖæÜñ¦4Ý
!Kë¥�€“?Ãä¹:×$_aŸ“ò_gøz¨Ûm¨¢�·åJŠ(¢Ž¶ÛmFÚŠ(ÛQFÚŠ6Ûj(£mEm¶ÔDîäDîäDNîîîîDNîîäîäNîîäDDDNîDDDîîîNîNîDîäQEmµQ¶ÛQ¶íµ¶Û{»¹;»»‘»‘;¹»‘;¹­Em¨ÛQ¶£m¶Ûvß>mm¬îäDK»»·"'w'w""www""www'w"wr"wr"www'wdE;·'wwrwr'w"wwwwr""""""'w"�µm¶é¨£­¶£mFÚŠ'w'wwr"""|÷=ȉÝÉÝȉÝÝÝÝÝ܈ˆˆˆˆˆˆˆ�܈‰Ýȉ(‚wr""%ÝÈ¢Ž¥EJŽµj6Ôm¶Õ󸈞""""""""wrwr"'w"wrwww"""wr'w""""'w"wwwwrwr""""www""""Dm¶Ûm¶£m¶¢Š(£mFÚŠ6Ûj(¢Š6Ûj6Ûm¶Ümª6Ûj(ÛQFÛm¶ÛQEˆ‰ÝȈ‰ÝÉñÔ_�îþJÐÒÈ©Z­‘�ãR)cUR©e^Ì3`oGôs~§§œßôx}�¿ÇÍ·CmR¦�ÉÑ1_›ýd~Þÿ5U¬òÎ[Ëõô÷!ð‹j7¦ê\„ABPœÂ(D<=VŒÃ—3jx›é˜Á²Œd,¯t¢œFž^ª�›‰Ÿ4>Õ]ˆÚÝÛ%ÅDõ�ÚJ5þ«/®¾ã¯Kiñ[=cQþMðG¤Udë…kíÔCšK_i?y?"É«	P}Ÿ­€ù	v=ø}þ:ÒDž¸
jª?ÁÑhQè³ðV4²³±Â‰P¢ª¨§«ô±¿î\&~ÁYojjRú¾œÕ¯ðé›Ó†FrÏG�Ëçßå>I÷þ˜O[j‘<ßÁV1ü¦:$êA<@&
œñímì7ÏÆgaç…Q£�êòÙåÔxÄ,>ŸÐÃÉËÇóû1=\4“W�‚³�x.Øé÷yö'‰vúlÔ€!ä\}r¶âžSÞb¹¨lŽÄ~îxWë“¢ü˜tyÜí�ºî¡Yj[WU­ßƒ*ˆf¢©‚è4ž‡K>Ý“×a�ÅüTñùyˆ—-J/lõè_†–f´sš!Ãp’	
™‘¯q_/_„}g1òŸy	JûÃß…ó¯ô㨢¨­º]…ÑïF¯ nNŸ¿‰³„wxªÉždg5…ôJC¡2†¡2R€*
&‘�õÄC4#
s`…H¤·Ïq§;Mþ«¾ñ룦žUÍJÃõf{öu×;
MQ`ÂA¤VDÃ+3¯Z‘æ³E�	¬éûBŠBê#·K:ðêB‚þIÓ
…ëè�J°¼è¹‘X%]$ŠÔÀ…
"K¨´FC†ªÃ꺕¥©öé®jÜÞÛð?“œü:o{I¶Ù–À¼×ßãØüÍÏ:uç).ž¥*ûdK#‹Œc(©€pÃyG
ìèK®Žês‡!o–­¶©RnÇZSܧzF³JÌS}ß*bgÓ�EŸ‹�²ƒâ.¤nÓß÷À1Imô·-¿ëy‰AÚÁj² Š¢¨.xÑÒu#R4ÓLXcøˆ—'ë_
P�¡êfÆÛ'ø®Q5KhµâQUÿLŒ9¸gìµÝã‡83µ ,”UDíÑ:b2(¤ƒï‘âè!å…ØÙ.°IÌ#Q¼Þ¾±	|ÛÌÁ壙ËM̺	h)‹s‰×ç1*�\³£øˆf"nèÞdÈjBÂÑjî	6úHaÄ[Õ¥k@¦xï`{
‹wÃRá(wAtŒ4E £Xï¥5Pèµs«­b�UÕG§Ññ7|ñ@[RÁ:ðG
«êi}À&ˆ�Ò;Qš¥`•ôÕ-¸
#ÊL0äx¹CêÙÔ¾÷ʦ	Å8qW£-Ï{õJ¸-aÀÇ㎌©÷"ÖÏIvÚý©ußù\“ì&š.ØQJ*%€¨
oì(JRÍø,ñDßÖCõìNoš/£”bëTŠ 3°
¦“öÍë³ôuÿwš.“B	Á´;»§WùkD½ nG¦h‚Rˆ’p<ä˜6}úíþ‘ç ˆr �:¢¡Ýí^´ô¢E
°[Îb¤DŠ¢ÿo�úüÍh‰ãG¡Övwæw~^ÔžOŽüù¾Fç‡šr1N6pk·®õÛÆîãÄ«’þ¸åµÃ&~Ë;t=öR— ª;Þz›§äÄÇ*µšŽÞs'gÜqü#\QÏX¹WË×WŸow½À>H
&'
©@Ð×YVŸºqGÁÓ:qÉ……’Ê‹ZA¸c\,��DJØ…­dýÐx­]šŽ%oª»­¨è·œÅLE²wÐûg¤€‘TIj×/©`ã3/lzÐýŸ·H�ú¸xó‘¯r•*¨™*å
mG¹µ¬4cJðµfߟ×6Ê:Ö˜ŒÌP§–#háL€À�j×B ºéN·Kîï4ŸÞ@þfòÄsæà÷%]ù¢^jI…ÆA~G«…-@•¾¼¬§<³‰œ®híªÍÖy+µO8Þu­~DW³wß|gŠ3Ý	Bæã�çRçS?ð¿pJœ?‡'·6J¿ÜÌ£ûr�+º»,…iº)òËYÙ=q¥JÔªŒinÕ£….ôI»¸åƒÉ±) B}ñ¤×9¯Z”Jšc–Š… Îª¢¥1§ðjbÝM,ÙçcYU’ªn÷ÚÿµaA„Ѳ°gåqÙ•›+.§<šäXikihàÕÍ¿

!…UL¾–xl¬ŽÒVTÚ¸Ûe€$õe^žèÉÂóKÀ{§”+¼‚UÄ74íZrþ>‘®5ùƒü…ˆAú‰jù8œo�]n»($"I$·«AQLמx!NCl@ãTA(g¸Šzˆ‡¤zæ^æ!ä!c±
u6½ô�ù%N0(iTFO+Š«üé¦!Š¦Ï©‹8p6÷ô~¯(Õåž¡U¦²ÇÞœ¼.uζQMès$«Iȇ§Óýê2€o™˜�h⎽g_*}MôÝRÂO]ÚQ›ðÔqù+Üv^Ç(ö‘sú^i ªU\=³�™ûßÏË÷Κ;}4lðÝBh"Ì—�[D‹2îÖ÷z~«^óêï7†wæ
ðIþ}9R>ŽRL$ñŽ	�_ñÝÛü>’Š’óªž*DUçðSïôåžbŒ¡6=×ÛÊÄþŸB @8wç€bŠµ‡•RxCì%‚ÓYÃ-x›|tSi“j£ìíÔÖðÚ§_ƒÎï¡ò'ôÏ9]¬T½4“~z|ÏÆ�™dçL��j˜O·¿ô�ºzsr‹	rù©û…W9Dk 2*g…VñçeÓ(AqRNï
S¢_‰¢Õ™%îÄ‚M,<–[L´»¢`tR"¥¡Jjûn™[ÿ«ý&]:T®a…D
m$âFÛÇÝ
Iå^kØ[&즓a`õ¾Ëú}·ïP“~Ù‰
¾Óåõ¹±ë�VoÔ¨¾rBýŠsÖ‚PAîý5ýþïl¸±ÿ&
˜j	êð!ÞNì)P|Û�'•*î�’ú“Õ>R‹^cìÑ“¥œ¼Î7>VóåmFeCT¿%”¤Ã­šWÅvLu&ËÁ4ž§KR'à 'Èxå^&k}°&øbdJ�son›þB¨ŸŠ‰¶Öj<…eøXxîÌ‚'áCG½lº—‚²ñH}ì€Ë•C`~^‡ð2eÙg6ó9ëûÙ|ß]<éݵãöåùmåN³Ÿ‡o×Õ†Ä!Ÿ?
4z´½4§üsMG86-6¤®®x^°õŒÂåØ\„µ‚[|µ8õ7Ûé*.ôì•rѬ 6¬æÖîÜ÷Nd$ÒyÉ.t"k›ÒÐ!ŠÂçh ¥½ûèû?ó•NðWÃþ”ÑúS^'Ñ0}kÕ÷ÚÝ[¡¸U”!~ÿŽI’€¿Hry`‚©ÙÓ4)óÿ†wïº{=Ú�æÏW¹{å„‹E$ˆsæÀž@²”Ü1“¯í¡óÔ¨cGE}p®-ÓøøÊfIZ¾¬)±^LC<í)>èc£T1óÁ ­
Ó\
ð¥e™Gbk«dW<á9¢î¤z[ÂÐ[à�õ¯ª¿�{AŽj)Û‚¾¾º¸×ã|¦´ÜHûàæàþðKÂQ]þãÍòs÷•Ôc#üã?ßÍDm	×›—ÿ£W–�D„R�›b3!ªÒp‚¨ËtfOÁèBI“mÇw…äÄë€jœ9ü.ˆo{+Öõûk¿¿6¹úáNlùÁ,Ì!�ƒOŽN·ŽÛ9‹ŸÒ˜8”H$DI±D˜9 ôÿ‡ÞÃùÚ3^�õ~°´B"'°AJ_Ï,´V@T?™Ø}eYF�§m‰­oƒ áïQBŠ·ôL|tŒxþ_×ëÙÅžwöaøþ{ÆUes³.Å Y:áÜ«Äît¥åCù/Œaé±(¾ÐÚ5°!5æ&�eaÏ®t&ͺJæŠIÍ+r}1êÓ)¬ž|í)sû(/ŠkYWk"„Iüyíf]'9Õ:
Êælþç;úÈ
T»ÅY¢d^=D%—¶„¢Ê—ó!ZºßPËçÚM•VµmƒIXüj10T‚zg}ЈþOòê÷âOibÍß?§›RFí×,2˜¥›Î4
qE�C•%	á†HH¼iu0á¶x¼b$%$Èf„‡h€÷ûRíìÿ[Í/è£ìŸjÏÐgöÁ5<#ä8þë
QI3Ý~)»5ê_HŸ©O¥¬´•Ë_˜·jGÓ	ÉhP©y¨k¨éóYU¤ò­�;6â‰ëí%#Ht=ç
EþXŸ™Å³0^áXªL¢tùùwù`ÅÙÝÊÖÙ¾Ç-n®·Ä†ßƒœ3ÛóC/(Tþ¿õ{�ˆ‹ýÂT!@!05€Ñ
ÇÓPH�õ¨
êc�à{z,ïÆÎØøìêrtÖ-V»¡Á/leÛe”/›*l³×-jý”…�º»3W³"TâÒqFhERêq;�å!ÑUiÛfß•?ó��tò÷™,žêPòã¯èY_b¥ÛOLÙBŠ¨ooJÏR“ùÀ(vhwÚNµ­�ÂîÛ<” ñZô–dç˜á'ÂÕ’ßo
%ð¯E|°¢‡¶9O™àN–.Y\Þ½µÐJD®ì•pÒ(E.ÓïùGиÓn˜`á¢��
äGRB�ÁÁ=¾¬é©�TìVÖö˜·‡D(„L3NQ½/§-1ƈ×R8£|E¤…2j?‹Î�p³],à&E�¯SF.²‡b»%Á^ˆ÷=ÊFÛ)ŒÎøÍãµBÍL…)é¥_õ±^1ÍÌW±j˜0ª}Ê-4s	RÉ
ÐDáîv„Yq¬÷R’AAÎS©I²ìGiêÆ
rQvª##6�{.‘(È\b‡ûíßBÕ*¬°P~?ðÁ¤ýV™E‹&­²ŸÎ"ˆÄTš=¨ŒŽ"Ú~j—ç›…ªJ¥óŒ¢?÷WJd°U¡(Ñ÷Ô€}þM�¸Á™6µ¶ÇIUz¥/�Uã®7¶P¾‡„~ÜJ4<«uû)9ñåtÛs7\Sþ‹ÓÉÒZªéNTþ¼5RN{ÏÅõÑïÑÏöµÝz)¦<ÛjLXùÏ"¡¼‚33jÊË$O¢²ÃvãKšÉ§_ß·¡kSmo¼]Ûe¨-ŠPÌQf»ã¡Šõ¯£žªÉé¦ÅÙ\,Œh¿wŽ³‰i®–QȲ%B�Ts¨…>¡ÕÂ=ÕÏž*ªŸxÈ0©Ðû[H¾Ìµ¸AíÑ‹ý G¼0¤™8ÃM-ìº�em]uGyïG�Q ž�Ê[X·ák½;ƒx‚Š
R–¬E¬U4k÷õã ÆM‹±ø'ÓÇç¿Å«+ÇwKJJNôaƒÞ~ˆxe5¿
fd"ª×îs;)VxåàæÁH)rN®9dO‹S
hMøTñ#}Ue
´<4Æ^³s}!^”¤õg]·Û©~X\|ëK—3fRgÔÿšä³*ûß«L
ÖtKFˆg†Wº´}M]åß|%Á¯’”9nHlETQb‡†�;ÒFqèÛ·lµzÕÏ_¡êí¡]t-á‚Ž@ly8;í®Áɲ÷C>_Œ;Òÿª8€]³Ã&I A”´þ¤Ð•¯¡Ü_l½V’�ÊÉ3YcEUIðU>§Ép›�Ñm±®/¿ÑXásA´7¢T”.C]©JÙa“À(D³ËK……z�f¿³D¨Š+êE~ÖkÅÃìí÷JÞR�H÷eiš.!H•Dª­çxÅ+רô|º:ðóùöÎ¥èÜùó%¤Q
sÁ2xç
t-̶(mµ¢ºJ8JWÎ]¤^(_…«G7¡%».’ûXáp8)fY>øÙ^a8½{œ+=ñ
ú*4À��1K )ÅþH‹õ×¢î/UKbxÿÇNç²´ �Êu?KÜë`H73"—œÆå7¨‡
D¸Fº|öXè™)ä
3®†Â�ð`à\L¹ŽH¨ˆ™,‘YTÖAŠ`"Œ¨3!R£
ž8 $„=ki1ur×lËîRt+Çáæ“ó{w°Z¥}žõØaýªBûrI!yoí"éà@F“1D�úK$rLê)hW
ތӸÎ!LÇÎ1z‘‘E¹§¶%±£U÷ÿ(pÍç	¶œ'SŠ«?-­2>ÔŸK?{´‰žT<½[?ãÅo~{ݺ²ì�;Ç´B{·z�«ó⨞B¸Ma’H¤ä[GŒ±ÊeÑ*]#ífÀ­“qØ9
_-mºhÔñéÉ�yS\Xûº¸ao5tÐŒTòYTZ6,³Ðwé‚ãUž[5Ð×Ëbß
"÷^S…ÄÞ†ýjS,žýv8o®§À«íR6âéj–ùj6UY ¼¸•VÎ^k†,˜Wt+‘^…�tJ땼å”Îð�w f©��}J~Ž°·i†zk£TÊì «N&ú¯ãÔ½Î˧u,/Þ2ÅHPR©5º.ƒËP¶0ËéŠ05¦±¢ñÈyd;­ü÷ü­Ã»6Jƒš´ô¾�¾ë4ü@¡QQiJqe—-m�&°P»‡NÜ£˜®n©�^ËåR­H!û“~Ï1­QTPSÉ÷Ä?5ý#üm2÷‰‹ö·^Žxï¥ê6VC¦#" ‚ñÜÁo§ž^¶i¾y¬Ÿ›ÃÕ_$yíl„ŒyŠÇ\œse…F4]ÌÊÅ£«�J@æüÏæ}çýgÓÉ}ƒ¥øU•õ�ŠH„q3Æzwõ@ôÎŽ›ÉY“!DÏ�•Z‡U¶jƳKâú/–ˆë=´ºÎ[ä¨ê­·´Ž4JµÚ›ŒíRÒ…?A¬¢)±†eËE;ŸefOÏgQö«üm‹eq†íƒé«�
ç
©MºWP¡27tz儨‹õ³K5×gi¨¢ÈÕ®|…÷ß¿Gcû»o¦”�Í;®Ö‚ŸÚúIè�rõ¤<*Ô²§Á»â=ËJÇO–t3xC�ÙŸ1/ãÌ×R}”¦½ÈéÏDé2I:ufK%žÜü˜+,7ÍT0I?Ðõ�ì£ÐýµÆó/ݱ©35¯¶û»)“,¿„¼ëz•”X›È~ õ[C”B挈å\’EÜÇôÄÙƒy`mÜÚ«úÓ‰"-o1D×|??Ø6ƒLÖ‹âܵ~vÆ?M{ý³¢þo…©g¢>Á¨¾Á{Ñôt¢rˆÀ¦ˆ:ødùW6ï¨V,‡b8Yå! šî²ŠÙgh£(e½Ånôpuû[ŒY]TZÓ±u¢zÅôlÀú
ÿc³÷wzQÞþyã…ß&o»÷•¼$…mþZÖøU‡J˜Nµ«i×Â3L~Ȧ"EEHÈÃ+á�u[“B’À²íNyZò7ÊŠróiœKñ	ˆ3f@FíEx¿ð䔬ŒêQ–cã
LŠÈÂÓ=.ÊAE?LSô2 �yÝ-ÿ�h” �0Q)`¾tJ¦a%…–1&£±î‡Lb‘àßÁÆÓi 9æIÆ5ÎùyÖDVQÝco]^Ê�4oêYÑŸ<.©t%TkÞJÆ•]]5Ïwˆ9«*!Ψ
¢
ŠŠ�¤{,_l	´*~S÷uóÛëòüž®Ç±Š<µÓ³¡¬¨bj”Â1¤ÝñÅƾ÷“�N¥‡ôz¢u¢åy­2ôàt©�+êŒÅýýÕª×~ѬÙöbO¯¾-„JŸdM³¶Úd%*«•»1æNå&OqE|‹9––Zvné§íT·�¢ÝÚ˜OvGíZRÝòâ6•
BìŠ|Ñ^5ù¯<'¶ÞÏèñú�òùK³Ž›îm*˜Êgv¡§c7Ð}Ù ÌÛ`Í¡@FN™‰ò^—}ó»O‰ß·ÝøãêϲȪض•ôÐX[2êŠÓ]”Cê£É)yQ£GT%%úÞ�QÈT|&ŠV”åó_IJÊÙiÔ·=Ê*—)¥ZUßÂ8W÷Ù]ex²,ÈÒ¦ÖŠ<¼èˆ-$²V8TvÍÍiŸ5‚
.µ@BK{¼	ÊLH…œô‘·¸XÃÔOeqß29Ú¤aœÑ3Tµu|˜`PUMÌ'íÒ.zæ×¢5ûÛѪ&äpŽŠžÙ(��«
Ù.ˆ«W/áÆqËÛ¯Fn[{×!J$íŽP�”7¦�Üq-Y.X½÷ƒ•bÛ°o‚³¹q-/Vž�‚ú–škh,S<Ç']ìõ<òœ@ì`xtNÿDz’woo×mÓ?��>ÕúhªÃúÑ*¶'|_I¿á¸çSޥŭBÛ«ncÚ€)ü�ÇÊV,todŒëjUµ¹âIÒ.vý±“òªŠ$Q”Þ+lZ€ò„|XS¾×®»¨"æ,2;[)ŒÅ‘|žúš *£zØ•–\«‰m]`›JLéÞÔL�¬õØØå
a‰žŸ^‘±­–ØÆe©dò/OÂõ-„hwûòŠÇ’'Æ|b•=¯úëµ’ ñ�;,Zù~È›ë…45nZN7?=ôÊu¤™†U²þýšpŽ¯¥/º ¾lúÄÁ
PÌ!Ï)>D�¨ŒTÓ!)@T)ƒ·ëSö9ñŸª:Ĩ™÷‘öx¼	’âVò;6U �Yï1¹ê…ÿ»¿Çõ$UÁw«¢*ªÅP”&3E`*¢<ùæ3ÙZÛŽ¾¼LÔÔ²áJQKEÁB]zÕÔËÝÜûùÍÕg¢}TW|c�;ª0vùV­¥_†Ï»¢ý¥½Tõ^CT¡öÎèL\U_¾‘¤q:„>ïœü
ô£ôúw㊇M¶@%Oõ"2E*ñTOZÏîn
O³›Í—TzKª×׎M�HÇ<äªi¨˜A†Fa‘«ª™$èS�”�è—MBײ«�\yê˜j°<ýqÊ`!Î?Zu…�6þ×·ŸŸ‹¼¡z]Jô¯l úQ,@ºŒô…¿CÒ8ÅÎÑe®eºž�kål¯¬ßér6~˜¥Â¨*+W HJ¦‘P+º‹®¦ä.ÆQ§C¡*v2Bõö—¿ìõö'öp)
®4ÿ´C:—ù´®ZJ“¨Oò?]>$½ »²8@LL¤EåC5"sÇr]ä7‘‰u9{�OowÈõù·ðÇa~8Ú÷å.j±6¹d!ÁHv1Šº…j
cĺtBÚ†ê Éê.tu@­5)Ò:×x†=USH�Š€¢¢*€©ä“ꨑüXÖô¸ÕÓpBàúaqgî®2íz¼pëªÒ+o�ç÷käu¢Š›fÉ•ÂêâM_AV®›3	ÊzèxæƒjW׉ªØ­eŽÅ "‡Ý²ÇšêR‹kL”EUï+1ý&wæˆ*íñþD*.¬Ðbe/ \cŽÇÏ>û@å
ßÖؔ.a¨@µ@‚£¢0ŒŠDQUO3mÙa”ŽåÁ+
ƒªA‰tÙ`†­‚æ×f®t^L/®ÍUêv,X‚¯Ÿ‘o2†ºå‰ú?«ïf²G¢£�í-¦ÕdÅYIB}žÀ±]@MÑ¿LMQÙœâ 5b•²ùrª3ñ±M)OwtU£d®2¢Nº§áœè¸]-3Ídª]˽b»•UUUUU@?cý?p€ªªªªÛöÞ«÷Þë,¿-áuÕ\]–®ë¶ïsœáÎsœ9Îs‡s‡8s€pó€88sœç9Îsœçs‡sœç9Îs�Îç9Î
Îs€pà
Îs‡8s€sŸàþùôW�Àç>«‡ÕÀ€ü·í?ˆà
Z×z¾_ÄÖµ­kZÖµ¯–¹­kZÖµ­kZÖµ®ñotWÜY÷ÿkïŸXò^}MÜ‚ÄQTÇ]
?/F~©Q;H½716†“¶T%½Ú
r‘‚ó+~¥©!Ù;4Î)y&—Í�zYâÉZ×›ú»¶Z9{S1òÝÑ›ŸËèèþ$±³T‹ÝLkŸC”y½¦>iƒ	¶éý«
l0i‚³‰]#L€Ê‘Xz¨$ú(:(e»N½Dó‡Ó}”æ5Ø5ÉCÊ
Ú •ª!·_b%pÔHë$ˆtÄ;z‹rÊÀ5Þ²Î!âõL�6víÖÂHª¨Ì“3Ö]�ɶ‚U·÷jh+s4ð³7r^þ2%7x©@Å7¢|m�;3©(½oë®*¢î¶ˆ*ɬk9­1è,>Ô¤µýŒÅ*SB®äƒUi7‡ÇS‰G�tÒd®õ­Ã(Qëí¨(—ô~ÈA…:Ù�jSG
2ìáD—UXãN‹YÊ�I|õÇËžq°ñô¶×¾ÊÝö̦>-y(=#­p9‘!:ùEô6s§ËÍï”t¶ÍÉØWŸ—ÏõÔQªKËPYõË*6Ÿq9¤Ó̬ÆÓ•(F¥hRŽPšJ*O¡Hˆ†+FÊì,šµsèÂ’¥ô·G9g–&%}M°¥�èéjìQ�†Íº¥¿I]°ÖèŸQ¢²&4€›}F�»ã²äõ“Ðéšþ°ö¿Š©2ÛŒz�L—Å1ÈÇ ­A
ðH
)Ûš! 'àýîm붗U«ÎI|¼+q³Êÿú',�g	|¸ŸÒöÚ\%Œóž…ð©¹i4Òµô͵›(^©Ðëm'X]êó“%Åþè}žÛRƒáºç;KO€âLâjw@ÆM„¥-ŒW? c²#Vj=Qè�é“%øÄ^5…ëE� žS ,çý>§�„ã“í¶íµ…¥�]þƒóÍ±Ž&ïÇ?¸ë{Ñi±V¤‰õŠ4=oV-­	êúÀâÉTU°M§/Ú±ðg²‡Ò¼åÏê”<úG<ÿmubP³zÒºY´×½³T„ÄKÂR	çãéñ_bÕöºÞ�侌õ›â.„˜}u� W�€øS¦ü¬ôV›TAÔP²Ö¯»ŒëNw°£­ùÈz÷í=½µ}¼«L¯êåà‘Ë}/‰=kÖˆwøBsiýW4x£4ÿp}nå³H=›Gt4iãð¨®gÎßHëëq6\Kh‰úâˆ÷ûµâ�yãö§ÌøÈÈfß.•KÉÛÀú¤|øýTÌ©fÍKAØ/]u2EÊÊÍ’BOe¯ÁtÝ]WE.¥‚é0Ž(NÌ-yE:鎌.
Ôù-9Lö �#zŸ£­v»]!Óz-7?:Ÿ>Ìirœs»KZ0æyëD„ßS­¼ÛÅL)p‘é¦ÅÁ	í-`˜æ¢ÒBD¯]®Jc®"ÂK’)Œ“š{¶˜¨—,Xr«¼ –Š§Nݶá	3/j€‰ùQ‰*�_Ï$x]õü~¹Ð”›ƒr{ùò}`šXöè¾Üq?×{Z�íÛÂ˶pìEy8›GàSöCçôuNT5#©àçpB£C,ÏMIumì ë­à2�Q“�ÌU	¡ŽZk)S!g‹³3ßGJ@·îA`„ ©‚v¶a@QQî�¡u&‡fw4ç+(&ˆž…u	(Œú&TJ¬O~`IÍ*xqÞa Sö½®5ˆE”Zg87œé�„Üâ<ÝuÌû�úÂuõÉ�:í3“OGtú°­\QÔãÇ怟Ä®!†ÃKûÑ3}Eô‡+…é9œ¾ì¦ þ#!òw|Àw¦|󈛭ÆM÷|i™¥™¼€ì1œýgðè{Cæ#zŽ&£Ù)y§sÖ̧qÕTvïÆó{¤†¨¡JæVìÛ²¦Ú&âÚVP,:w
,ØÂÁ;!»u¸[o«>î‹%ã4¼Ï�£…­Oå§ú“žz~¿|“¯�ö×týLÊ87ñƒ'X¥ZßÁɼûþ‚fê5—��U•5t”Ír£Ø-¶åuE†68õ�KjZ¡5õ%D»¦˜Ð©,}>ì–ñjœôä50ñiÎ:ãJĦ/"kR¸^ÍÕ‘'ÃèôŽ|}²4ç¨oäü£V•bË¿/OÕ�xP¶ÙͧkÝ|
–q…ãÁp åã¢ù˜aþ>ÿƒžÝ²Wš™|É_µÕþ›ÇÊK—%�Ö¿G¸­ZqúJ8DËiÌ‘ë?+JÃÏ%Ê+ºþîô›XÎÿOõÍüŸ’Ÿ+ÞçŸ;á‰óCêæäá>…øÿ?�´¸éã=ö#ÛŽf²Éà†RôO™ßË™!&=˺WÁ¬¯B\ã[kžÍU×”Ä=Ÿõ‰ÿ@~ú<}÷þówÜXyªÑ°óþFˆR 6µÖ>9#ª;óÀœË{¨)£®q�–®>ž{z-›8¾¯žü;=a·Õ¦5ág“sÝ–±(½r“`µ+Òɯ=ì|…†ò\0É2²kè.ª•„r}Wû’ðÛ¼—¦ÍNì(þ	¯Z~û®œtKwb[=–´>+ TU%8‚J¤ÇìmP‚™±=òôdMg<¡•¤4õr®‚’Ú“u3»ÖÙ­×ý_ã¤dÕq†�Š�‚Jι_÷5k»:=Ú{º9‹vÅ2?ÉPuUT[.!©Œim›º,†Ý•棚R#Ö±¾VC¥Ö§>J{*Jk¶ÛÌ(‰V-ÛHÎóiÍDcJ¨(Á™q*·¾¥¼ï¾”-’“K)lµÁ¯M—㎨t×xêc[$�|¿v'ë7ߟÒ�—èÄü!rÑôøí®2Õ¦Žh_X×~pªFäÙû™µà�%¸ìEFBÛZ©v«–.ü¦Òñ¬Õ%N}/•2Ó;!äªX1‘„ë¼ßúÉ\¶Wu¹•‰eô@ƒÌ� CÒ¸liSÕ×SúŠÑJ:b9º
Y_—›ÓËde²E”«Í†?Ó3ãÆüa}&üÞûÎæ:³‡Ñ›”’I$·�¤ÈÒB<¾[…rTé¤ü<]˜C¬6*¤Æ×±SFHJî/4l×�vp(¹VÚv¥LΓæh/^<ÒMÒo¶is¹�ùI±ù¦�å>r£Y$9�ò]+B�‹˜Tv£T‹m^p0¤¿a2œLujŽÜ>únÎiU©ÅË�”¯"·iÈ#íO_„éãA­B
 ¢'Ϧ¿Û+§Œapõh­·ÇïØ•�ÛXh7²àïip1"ÊxвÜ=öFû"kÊXáwG
¥\\(Q2ʧ�N;³ªF…�Ó�0¦�?ÜiÓ”ì
62 Õ—W7¹ÉÞÔB!€ÕºT»ÿQ|‡D#UÞŒ¬Àê�6…·n5ݪr´+l.
'DÑ+cÆS3Êo+zk §_uE[Zõ¤E¿Åu”I꺚e©ï.á(ê’ÉTddhÔ–$è}ÐCáŠÿlLn±öWtWË^Ãg'å7®Æ]!!U" �fmŒnò/†@r¥¦›†H"™†õÆ×I¡cÆ~SôdYZÑ«ÏïÝPÖ,ÙèxI²8V8¤ÖüÌ+t±7)öΊfE*²W�R‰å¡)¤¢nâ™Ç™²„ä½yisˆv³Õ–­…5¨‚+�x°÷³MZÃGìd’‹Iâå`ïW5U(‰Û€ôÄ`¤©Â«
Y
ë߉±ABåGOV¿éдú±�FVë1bøÛº²M.É�VDŽ:_�k�¹mŠá*ï²Õ�Z¿‹>ŶŽša�/j¡¬Î²×µ›©¥%÷BÀ¦Õ�ÚIÑT†lóé¸K*®!"ÜŠ¶ÄðUTŽM-bÑص·[D�©|°ä
ü̼èNµ&Y¤w¹i&”½XtÙ“]*è„7x­²¥oܽuóöq(çdõ—wÕ“†òÆ	­K@ÍÂ�šÂjöYŒQÇ(,

r‘Xc
f½Û±°|ºñ…¤Ð\@ˆoÐb±43–ÒjPúkµ‹^ÅEõU)Ês85�Í”éEø£Emó7_NÿËhä3Ÿ‡RËôñÒîv™ïðoTâÅvýñGo‡õÔ1C)@³ãÜ'Ê›ÕÛáz_Š�Ýi…3êàÒq‹ñÎ:Ô¤]]ÑK…‹
rƒ²ó½X™äù+J8^SºO*±�pn›ñuœUJ·¥´ô] ΩÂò(6drÒ1¡d)~�Z…@سŸOá�‚q+½zÕb'Ç5%•“ÿš–…G¹½­xДÕæ5Cu$×Wº’TÈ<%eßS	tä´¯³�ÏúÏÕúù÷GræŒ6HƒèŠ.¨ÛVê9�FAš¼AEQXvرn’–_,¢-Øô¼Wêç §D�ëu.ü|%Âd#ÉG¨»”¼á`Qz‘fÙ²;àQvÑ*ÖEE{<·À.T¹l,VfCÒÌÌ4PŸÏèï9_¶}Ò$7k¨l#Ÿg”dµÛ¬WÛ÷;bÞœ÷#¦Óž\t½8øA~æN“HÿY¥±ã©ý\ô®“•¤$¯cÚûcó¾gzè+.D0D[™®µ‹C¿Št•£Þ*¯¬l,`¥~š	�G–“`{z+貄L¦î¢Õ$ÌøÇ9÷ÊùRœy¹h�ÚŸ�Ž¢$8ʪ9ãäÊbÜ™DéÝ’±ßæô}\'©5ßàÀë,š¬)¢”¬â'^™Æ%okÒä+ßù­‚ª¢UílU•”fVOª£LŠë/¹sŒ!Z»#³BˆÇ»û:[…20l$3uä�òÕã
$=¢”ð «Þ±IW‰]×#ì¢Ç ¦FʈÍy‡ŽøÜ­}­�r£1{o…#ÏE•PljPÕï¢ù·5Ì»©©aVýO\èvv(9/ W÷#ù}?	Ö›²rDZnÚµçEcÒ‰œ7‰ET3ø �øãQÆTƒ³8㧹RÕO8¢¶ñ¨°AÏI/V¬?]€ê":°¨%Œª€*WcEP,­µPÞ´5z¦iȱtZÚ«nzù>|ì#ðGWÅÒ" çÌ£æi“ÂðzžÌæ«:y³ŒSy«ôrÂ!Pb#`Šp=
ÏËï¦(œëy,aüŸ¶Lo¡ŸÏØ{À¨ó«™=oÖÏI{üVè¾(Õ:Ëw<¦?ÈC3Mï3¨2«n—Ÿ­RS@`§½ÚmÊÃSÞÒœ;q6QÙEWs¬®lÕo_%Û—n[SI*½_¦Ø'ÜèÄÏÊ«±�uŠOŸêòŸ§Ý¤6ZóœÓ¦i�ÖÎâ«SÐèâ—ŇŒœFð%=q^u
9)Q§o1?v6Â]JŠ¢8awwfîý<Ú>Òë×ï×óéÇž&u��,G|螺©$’]¨óGè_½x
o¹íK =—+_Â]|ceÕâG‰’,Ý=Ú:1£û¡vVI~ŸÂËKÓ«-5}ß_ŽhyZ ‰¡@@åòÏ¡ÙÔÇô¾è?CW÷àh2!ËOo¦˜øŠ3u.[eŠ‘h·]Óqcdá—	�Ð*$$¬¿,È-Uµˆo	Ã>„¨ŽµPFMa2¨i—™ðr‚°`pCø2©~hÀ‡‘AÉ2ȲÉØ
úÓ¦úCë¸(ÏÞÆݧÁ‡T¹„âIC½åï«ÃÏg9_1Y&c°¤å	a"+(’ã“7•Â©]œ�¿¬VÅ»¿
{_nцϦÖ5nsžÙÖ‹ØùÅÂ6‡·CãQÙâŠÃßž¡–?:lpõØsŠÊ5öwïÓ˜©í:0•z´ë:ìW¨s�òeûéÃò_,op81Ú3LDçœã´Cã±|ÜFºÖמ»OFˆó×n¸ë 
®3QkÝÇ…Û4sÚù‡ä“Ÿ
¬«¨Q䇵Òχ®ºöç;¹——™Ìo©F…6ÿ[ß8Ì�0jüzq]ïÄøáì¸"§¿­œùÉŽ¦¹ßzï:+·—Û¿'ŽÅ·¹Û�Z—Ÿ/ëÖóÄfûïSf·RÙ×ù�V{z;Ä{MÄq�¹�cm)6žªµÓü7èÙwíŽdßdzµLÅb§.ŸÚ»°s“¼ôzûµÆñŒô—nùµ˜]:Ò˜ñ¾8ƒ]󽘼¤ëyi`È
k˜¥œ§ÝÇ�]YÇ}’®ï|Ûq~Q=ºqxøøÏÚÔC³>ñ=„@¼..¢—¿@ÿŠÞçÌHó/¹ ªKyU|Ûn›m²šM¶SÇÕ!è­0IÚÓ¾å™�!“~6›áÁWª~…ËçM›Ô]v³Ý
Mx;ò/tO¹tÁÎ<û-Ýõ¼ì­ƒ=#Ÿ¨Í,5xˆÔyDgÏtæ)è¾¢&Ùá,öm}9&Ú_çëGšöÖSEµemö4¾3Ñ`¬BÉ*ó¸ÉcyG½^{®½¯%UíÛðbPV§ní$Q£ž{½õÄYáh�phQ¢õ)¤jô°ZñŒ?
™â*Xß`ý*ÿ£+éS]ø@† ²ë7é×ôk
BÓ¦Npíéþ/Œ;Üù¾ó¨‰ƒ{¤)¯âï²NÄ©çö}¿z4)¡*Œ!]¶�ªòŸÒo
ºôvUÕFë´•Ò¬—oØÞk¤F©:Mf;?r�±‘•Ãr’ï¸äXðû‰erïr@:R¼¬Kþ*³v½Ú3úe­#5±DõÞë”qÿ�­©Æ5Çx­%È™Zã—-/~ŧŠ>ÁÁ_›ÃúÖi落·wÉ™“.rÓJ¹Þš†ƒFWg7/åŸtä–4rpøÅsKW÷w‚»û‘¸#3Û÷ur
PÏ‘ÇD¤[Âtæ£ãõßJÙ”žï'¦x/-åFx»ãªe—ÂÃÍ{¨ÀM&Šw%JvˆÔÄN£¬WÄŽf´Á˜¬R}OšöIJ—…ÿ‘Ýãæ¹®;ã}<Á´¿$üD·ûyþ~túcν¹8Á*Ê5zœ‚¥l\¯/c;q^�ÏuA�‘åLqdŒ¢ïú]
_«£|EÒS•Ój‘:é¡ ”¨êºÙÊ•ô3øFJ{`š©à±×²ÙÀÝ754Ô%ÕmñDB=jXÕÕ±ãLa¨¢ï7×!š �š–z²Ë+ê]ODö7�òßCù|ç¦z)KxÇ£/³še<²ï¬óg­H-¥4òÆèü’hÅÁÐÃR¬e`¨¢ÅÒô†±|´LUC"c`"
D0p>”ï×Îèùû¿F"E1{¬íÍÓ˜Þl6¤
@Ã’˜že2´¡Ëý]}¡ʳµg—
<ýäú%]×~pÞÎVŸUŒ¡	‡÷ঃ͂àm8ÃiÚ>pºk–°Éi c…5ëƒAk²ø›!•¶`a$âã¬b²v
‚“b�—18IXçˆúøP>,UŠv6®=ô¯|ÑJ•‘
x&„ñÜ0¨¶ÊÓ2ÒÕƒ®zwD¦)
¼(ŠÞ0‡–ë‡E‡×[´cU:ÞÇîtb ‚MŸÍ¦Z`5yk·¹d�±�lÁQ*IËš ^vÀªCo@×½K)O&‚‘¡‘–é×ã.7÷í¦Ëãæªî™pQ–)€­@÷áÎa7\âf%09´W¢’dÔßÅ®«†;j7–LYBÕq¦NKU´˜Âõºö,Ÿ¥e�Q’+¤,Ježj(Xù§Òì‚\Ê¥r‚ºÁ�ÍcnØ­ÊnQŽ#g™D¢A{šÐ(Ôµ]L+cÚ±ÑÉp*”#çb/¼“[Ikà}Mp/ïfU¦NfS¡º�?
Ô¢ ¾º{%a2ŠÂÝaÙšÛUCC‰’³os¢¬¸®‘ûÕ"¨N¥¨»mKë²ds·*¥¦*Ê<Õ§ eu8ˆ°‚‚oÊã�Â}!wGú|*é˜B¡3	%äâÝY
b!4 ?ß]½mOáä;°âƒ¯}O��2±Ðÿq®˜uœ- ï¡	ó4%¾‰QË•ëJ—�µ:†¼ù*šòÞò
!T€Ü­ФûÞÈñŒæšëñ<ôåwïûbþÎp²«µç^g4Tâj‡ià‰ÌDʼn>7šý»¥£ÞÛYõZ‚Ò
/´Žu˜lö\kµÎ]d¹Y]þ‡¥C®G_»;pï^hÆIBèßê÷I\x½fxß1që#Â6×P©D‘OÙE®«Ý`ÔZ¨Å[™(=žŒW3ÑZ™uÁðƒÆ¶h®:4	;©
‹?±F'ÈæÞY¤QW^úH¤èt·×|_�•>¾t®¢ó^öƵÐõý!…Ž~O
ÍïúŸ‘üew^Õj¯qÎ%�
Ä«¿ÅµÎš)J3¨b;'æ*Š¹ºOUÆ=$ÿmLŠ¨YOË�kÁ.™¡)ÇÇ{á ne�%ðU²dœ@á*AíŒ!v™å ­ÔSž½”AË];íçž
T1i›Ñ"ÄV`—Áæ³F›ô22˜4#NÍÄGüЂˆZºé×HžÐÁ¼1Ù‹¤¹*ÕbÊm;ó¬¯2ù›¡bT¥üaE%š·=}õ“³'í�Ëj¯ßJ«]6\J&ã×(c7Ô„Å�OKmx‹%n땵XúÚ±¬¿dËÔ°{ŠïƒÎ(KÇÕûOÇå#›
ËJHa’¥qíçó‹Ÿô}!þ^ûÀ+LÀ[†còÙ�ž9w¬×±ˆS5ÇûXúÁ0±Ÿ·EÊ{Ó…âáïíwvï悽E9§–”Iú4ÚTeðŸœÂ—Z›ªYó÷hÚ½IÀÕfÃPÅI‘
dÉRL QKDÍ'ÔøÈ¡?:“Sý¿ð„¥zäüœ³
ú]íí–û"¤…6“PZfÆ 1d™a5Á£F Ñª2jý®ãRLE%bÊhÔloòÕ¹QdŸ¥úžù_”¨Øш6‹I’ÆÑm¿Ykš(°Q±cr¹QVacm”V6cXÆ)]Ûq(Òj�ØfÅøµÍ[›UÌj‹L[d÷qm¡3z0v�M(u¶OŠ
¯£·ÛÔÿ­ŽLsijòy¸ûüz�äð„¨Š2TÎCOZN»WÆѬÉ-&‹$i"@STU4!×)¾ÄGgCGW§p5Å÷Òà2›ê¹ŠóÞé7šóNCCѺ§Lór͹q×üçÞ@�ò	¤–‘;Ûîòw÷éOèxý”'ùþO…møË�¼aöÒ‚ˆŸ¶†»Ãó¦±â
©ífh˜O÷=Ò:HT÷ʱ/-ÎW«"kVûôåfÛå|•ù3
,/8dR›TR+~Ãñ'£Óõjç‚Dÿ6ù(ËñDŠ‚}Þ’c¡ö"xôå»ûº»•?
Ít§[~+§õM£˜S&ò�§óOoù¿‘œª1üø¿”	³øI‰Ÿôõ£ê·R'T_ðþ}þÝ÷¶9é?¦¢†
þóÃýGí=Z?Ú{ðþÛ‡lÿT|ŸÃmÅÚ?‰uZXö†
ƒ×ÿ@Ùtœ´hü>®¾ÞFâ²’$K$=p™4
RP£ób
J�¯·ÂÑü.ïèÀ~¨
ý×€l¸B;�XŸ÷ý’o”ëDOŒ~ÍÝ›�X¬°óó ~}:þUúž¤•GùÿÈÙ¤×5Ú�„”’Å=jÊ‚"‘OÝZò—N“gåiábÛ(�ÝRÙ$±ÿu}\(£…Ô¥<=½ùmõ¿ó^‰3"Ô«‡g
³$ºíêPTP|òB
à ´%=Qïú‹öÁû}“ã¿ŒªôËÇ.K*2s5OJŒ ¼èÉ6!D6tWSRÃä¥(t4çc†¸q$–¡þ°û\Ò2c¿CD)Tè‹Q+œÆ¤¢óó0T¥~ÕE|~L°óúœÔé(HTJ)S±u¤"v©g�†ÝCø·ü”I$„wˆÆ…Kÿ2è¬b-2œoC9 ŸED3Q>ÞŠÚŠ(ÝÉFQpUmKÂt>^†¿
Xä ¶	öú|«æòIt~Žý¸	0^/ñfH@ñŽƒ¬Uñ6Ú6é�ä´òC”Ò$þ+Î}xé¾¾áâ_î×oö,ÿ®¦ÿûqNØwtÉ8�¿ˆ¿éús:е§ŠvÔ›¯èÞ7Ž3­š?ÙËå5:té
ôºrµ@záè€âÔ,óÑ] Òjvfúµsë6Š›¼¬%
PPð›J‡¼âÕ­ž]†�jº¹úü_ã—ëØÝ>¿ÙÑû¾Î(óoYS�‡Ù&ñ‰5JUÐÌWÙM‘F—à¯wð&“í«ÝGÕ”UHÜ]÷æ4OâÍ¡ºÊ‡Ÿ(ÒÍ| Ô:üe9Éjº}]Í*Ù´µ”´ke~÷e£ª4ÅZ>þlôÇMÐ×W›™ÐÚ)t”(óé´OÁS—ª*Þ¥˜ò;y,ëîðüŸÏ'z%˜#óè™I8ë
_Æù[¼jTä¸ÿ÷k�ͦÖ.?¡ó•¬á°üDbž¶AÑ™+œT^ ç_ùÿnb©v¨æ÷{ÕW«î¯ü½ßòª±Tɯ{ò�ÝsÄX5ˆ:èŸñ¥%¯z÷(Äs/·ÿ-äªýÐfu™3¨�*\aÅ.ô|~‡mçP´ë=@ï&åòý‘*]œt:EpðØâË—ÔAJ/ž'²É±‡Üvíƒby뇨»¯Ò&8ì—EÒH‘èA]Y[ës—ocž¥' f	£”
»`¦
ÕlòÂu7¾aZgö’DÔyZ�ŠÁC	¥ÀÙOÒÜí"?¹Ê¦ÝÚ¨UHý“ööùs£~ø™ž3*r¸"¥ú?;¶�‘Xg,ñ×)ÿTæ/ø*<çö~Ì-`‹×þ¾>ö ¤4!˜¬ßꬕ҆°SQ%·•v[ú(³kWµÖÞª4òÝh³›)*dEɇ”0Ëh%Bò3<ÕÛf°J_Ðv”¥$³>›km»¤°ƒRév¡¬Ó¥ý¶Ô¯gÕò•1Ó�L‹˜q�•L0I
]?¯
ôdQ¶,Í%mô\«”Íd%ÐÖæ#ÿ…¡þßö`Èû–-¨Å¿ý5o>ejäÆ6¢Ö“_{k”DkWÕ®U$”%¤ò®Tåv×ÚQtȲ¾æå
“ y¿/7´Ú�Ñù?Ç_T}uJˆLñ3uî°[~³÷e³í±÷É„E LAMá”`Ÿû�j`°à~¸cúñNÙ;­*KVŒ Ë[ýª+…ª´-@¢²6Õ×E¹Ê¬îܦ6ìÙ1»“¥»–Öª.Ú뺦ԥ¶j©©&S´é3I£Vd’¹mÒ�«RV�kšfÆÕÅ4sk3n5*:î“š®Åš«¥«­5�+¹i·5¢Í3bé[K·J$	¶¬ÝÚæm›eÝ«š�(�ŒÃfBP$b³U͹®k])2¥”å¹ÎQi"’†¦,•¹W-Öå–Û´…I²’´cqÛr̦ÐÄД—õi]d×ke_ÉVFX¦Í&
5KB4(&ßÝç�/´…
¥W·tPÄì>Þµ
_ÿ-&¨$ˆƒÿú/¯eÆ$ˆ@éáUUU€"ê-¶ø[h<ìƒýånð²ø5«Èþú%þá+Ë
Î�'‡·&þGêdø¼C}–±'íˆOÂ!Ò%ôÁ™g›”dÊŒv÷Mµ5‡v·hŇ•�wb,œð¼ MØ1Ð84Q$;,/&PìS$9¸lé\˜¤—±ÕT‚0ôHvúò°ÊJz¼Ó­m£úutÚÉ�SZU)iB”À‰@�H @Á$š6ÖýfÒ‘R_Êr(’IRÕ"<É"Z|†ùþŸ§H‡”Ò
…�§"2ˆ‚–ˆûÂ2a„÷@äÀR4Ò½ZÃÿ¤e!¢²Û%ˆSi¥˜ŸwáÞ–È¢1¨¶c5ôt¯�ÛR÷msÙ¡T?´!dH ŠHj`Q%!ôÖ¶¶VÚâx%؉\0À*Còj` Ä›º ‹À€ˆXu&TÀ2•ëuë_“[—þÅ—Å  �×°dA¼éõø~ïîþ�ß�ßwøýÊ‚	—»CŽÞyŸ6‘®‡FøA)€{ËØ$¬±*&ǵ¿Wl*!ïæUþ¯èXüài¤þ´„R{Eüà@OwQR¯`oy7¢Oþ-äþÉ:‡¶¶ÑÃ÷²·�ý�á³3~�Rý	ž`�üÅ:Ó訮0ˆÃ3['¨¸?hs˜ëЯFÏY9CÕ4~£¡ÈÙ?Êö«›ÍøÝ���M‘ëy�­ó’?‹é™?‰@:¤¾[ïè–ñ(�Xó=¿)ÿÏùÒ*Šs+(Š!æŠ)R–"‰adŠY*Q²ýgÝ·È?ƒmeþY›æ;eÀµK.…úòçÏôî~­±¦Dâç"P..4JR!Ô%+C¡ÊþˆJJ?¨3õh=.Û)dfó]ß{ÖàäeLPÙu5/$J2´,=Á	Ðë†zå8m²ó˜Éù€êtž�݇S´:ýòáê˜ËZˆ2|킧†Å>á3�(Ö¬—öcG¾§£½þ¨ó��Î
 ü_öü8d˜êæW÷³ýnåh¬0´°ÎŒ…�¤×¯ü .jçß»NçA¯²¦(tF`¯û>LXâøgYÆÌÛ�[&RÇŽ~¦	É=ô¡7e_ƒs×…°©U’ÔûETAJ´}Ÿ/{®td�‡˜
ÒÞ͘fÇü2eH.8îܲM&M<¥è|;1L%ýÈãE¯b¡ø¡·Âd‘±«ä67+G¸ƒ‹·nãHuøN¶kƒ€îg–å`äÄÄÁ³m9ÿ1£¦–1â]7yíÜãÚø$“ë˜ÿ2Ï㦪¥§•( ª¢uŠ!Xyº|Pª»ÅM°B¶Lu°Xmf|(t!/‹¡z…‘ŽOðdÌúoÀJ9?S%OüÈá V6¨ƒå1%Z4eAOy ì<Þ½9u|ÆÍL´�ï?êùwŸ ­~†ÜþôÇ}zƒÔþa2a&ŠRÚãàvÌ5øþ]¿$ž¦J¦R÷ffê`üé-êéCÑÐN»ú°CŒK"„§L‘+®äCc5'ñçq1SEáq`öí¼P$j/ˉ³íkg¡þË�¶·OŠRþͯàü½£)oØÔQ¹k¢9poÚ÷[Ì+A©’E}õù™ûÓôñ¯öÚâ±ÆÎSö¤•ï~š4Eû˜u©û•8CÿÚ/�Η×wvö¾C
É;Qi5%RYfJ6Æ£÷-]¯2bÉŠ±&Å”Ô‰í»—ÓôìiÁ5€~ˆùm²p?K‡Q
>Œe—Wþåû”#«—€„C¸i1é_íøÿRO™XkÎrä<^ò8×*ªÇ_³Ôœƒ !òú¦zÖCŸUuZÆ»~l�ôߺ~/#àyN? §óÖ9ã1ßÞ½ëY—^ëD¯ªÈÿ f
Gè=Z5†…å‹ý‚ÛÆû´Ü´tüépe“ë•ùDú?å»oV?U~ ’TŸõÿøü¾,T'‹uŠŠ©¸qÀß‹ÿõÔFåM” Ê*©£ÑŸvBxŒ/ËüïÉ¡wƒ©ùGÄð0{·àÍÓb¶{…#?¿< åC¤=†@�ø¸˜†ðø£(ñ
w¼µê™àM‚{º0är¶ËŒ+­P>ŒÆ}Z«8�óìgíúv¶Œ÷HO‘ø�‘çëóÕáϤU5Ú7Röý‚Žæÿ©¢~>—C¦¾ñOÍXˆ¢ýé¡nÓ«b�ËglæûÁiòž¦t R+ŠF×D3Ľ~cxâŸhC±*+c¡6/ĤÙZR*ªªªªÍ¡ñ@®P�vï¥ G<&´�ƒʇ1ä²U!­±U9—¶¸:¬�p«–{·ýôÛ&î¢\|
JdÈ…àìf†‘4�'"‘¦||Aäo‘í_ŠCæ
•
 §¤~ÉÓäæ¹¢ÈÇQ‰0}!r‡|/ïí2ˆ:$�aèH1û.yŸ»—Òè9ò­™™ÑYRjƒ)‚ú×ÚÐ,á :QcžûËHž,�oMÊÉs+
W�iÜ@L(:Ëë)Þ[öÝ”"ù•þ%véú}(õÀ?sõ'=ó‘±/MÐ;§ðè|vçì^¡<=:ð¬ ÕJyâ½0®½Û=i×'Og.‡3¿¥âÉÕ3|Óîß ü§Bécç4M.FwTa4¥ˆvÀòö³5µC´�c†jjµ\Š¡BÎð@âÏúBñQ<›h$h£|Ó˜u®C,2'BGìdÉ%öãG�W+8ZÄšª©™J¢²íKy­)éÍ–óe^»åËÅ|sn¡ÏFø?él?5“û»PÂ>·,óióÀµ¡›(*ë¬ÇøëûÊ®_)±‘3BŽ¤fS�@1ëMŽ`
§Ä{Û˜m±‡šC”xJ|÷ñå�‰/>¤öþ¨²–©h½„
¦ÐuT6—õ:WYSˆMHPm¤¹°�ªÃçs¥_Ul%óûäú†€lžå�Qä¢"cô/„j%ˆßl;â¥SïÿËÁ³ã<ÈæZ6W4ƒs>G¨—cÐcè;ß0AL3E3ê>“t7ù9û7®þÕž‡ee^Íåb@{RÏ-�Ìú8Žf¿ý=TA%åÁUÐSãb^6(ÐÚâû/Z]QÁCÀs4nÖ#1CÓEVB¨@,œp£C"{ÕJÒdÉzÅQ¨•_8š…/8•v¤âª2˜JÇ~ÔIÚÂIË2Pë=ÄÞx ÚšÕ1+CÉóùßÑÖP”Š*w.¯¨¯oë'.,2„úFPÞÈ0àÖíDâ‰õ@4*"(I$1ÿ/§'	-H@ëtOAwÔæã÷

*$¬T@í«fê“ô;šµ¶o¬_úÆAôŸ¹¾ƒÏÑ7ç,«ËãŒXø¶`×…2¢¤ÿç¦Ò:ªh¹’õNívwQæ’¢Þ¥ô6à™uSkb®Œ *¯Ò�™u±FPéZÚ‡EUTý{F
TäVDeÑ“8õ{ú•b†R¨Ñ¶`Nì¤r"û‹¨c)¾úR4‡Ú)GÊv"F�²—Ý$ tÆÜ+$6¶­ŸE÷uÆÞ®™¥sr*”¦tÛcRÏM,ýýßn—…–Å[Qä,Õy ¹UŸí’u.**®­µ°¨¼~ƒëï+Víg¼Ù;î´�1áé4ý?qw¦‘ù„ôÉÛ%ÒI;äó_¿štòæô
Ý°†NäãÀ$ïzÜzãÉ’ùBMõGôrZÊ]¥ù>~À±º}C=W#òó:'ži÷ß|?³§³éØ|F<¼çQªª ¿	‰©]@EQTC!n;rå
-^p•ó…|r+?F¹©oN;®�Ü-¿—£ëìŒß)·u‰dï׫Ñì¾–Sòýíi=�NÕÞê¸�hepµKAãÑJí‹‘M6f¬ÕB
¦#;±ëÈæ0"þ¶ûIüÎÅ%D¨ÜŠÇŽÈìeªbšÙ+fõQ²/ª¶¤š¬×
¡å¹FÞŠ�‚bi¾<ÕÒ&+65ƙێY3/:A'òv%$ßJaÄßZø‹û=7lˆ–qe^¤ïFA:#�fC	ŸRi<Þ!ná~¬¨àõ‡¯¡üMÞ=áõžƒòßo¾mÃÙyÙWÖ^“5’h+Ôf/}ø½øŸ¦ËÛù±ìÛm+õÓÙýü_�Ô�îk·(Xó×k;q«¨yÅE”Ë#,gc3Ãïö6Ž;ò¾ð}l{ëß;÷Ù¤òvó=í^ocHðG;ìe�"ë^–^çâünÉù#u¥5…Ë;cÕÓ³G(}߃¯°Ü;;:šÝ™Ú6j;1ÕJ�3¥e
h¡Ã„ é"È�YJ	%åvƒMı
œä$'ܨ—.A~î>m‰óTö¥Cú}Ô¥XGYe–X'»uaõ³Öc2—YT
Š”&ïoý©¬ÕMÔWV{˜‘8šJj’c�„íO5waæ÷sÙý}y[³È÷Á¬¢IìÇëÞº´÷þú­êÑüx5éÆ'©ÿ½}4ÿÊ‹£^:՗븆ŽkýÙZ![ÝEöm“þÿ�ÝÐå­[l_KëæÓ8jš·;ë¦2~3§qg¡�ߨ¥‘¤¸-ØT>.YãE‹¸ùLÙàåAfBw\¿—Ñ.ƒ09Žÿºº}|û•{jõ‡w“ æ§_”‡Q½·­°�Œ”úAð΋µo˜kC?ú�¶‚-æ¯ÆFJ¢Ÿïè�?&UåSdc£ŸD‹	#'#ÑŒ›F²ŽjÓŒq¦]§ßw¥³ÖiçtÇ:�™LJ láb€³×éKL×^üJž0a*œÍ}ÁóÓCx?Gü(šOìtjù÷†ŸdJøÕÎq%ÀÕg¦ª»ü8w…\Bä,éÝW^+:£±%
sÎ/Dv¾àáë>lã‚õQµæ+ØÛ·× €Ý‘£Í𹡯#ÓuÍQZÂk:‡FéÉŠ.£þ�¨Óå�‡Ä³êЊ…˜Ð‡w“³¿=*¾&]g’‡.£ŸË^>4:7{¦v—gSÜWÍâvM,
[7ûœž?W»È¾ßñ˾íöò–cù¸÷Ëï‡Y›J�/¯�‘*üŸOA×4óYìñzJ˼RÛ©:öÀ.ìáíæÂ^Yq‹šö|mxvÛ½�\3ÅæÁÞ
AÂi¯×Ñ¢ÀT^˜½e5#ÞîPžæ}¥ýê˜.Pù¶éôÿ¼Ëõ{sÁòøxl›"ð÷ŒCçW"\˜÷ÅîÏw¯Ì�Þ¾߆}4~?‘güGwËÁ�H*{!¤u).rÿã虇JÚ·'§ócïFø‡Ñ>ÀïÓU4ì;O‹0‘ñíR˜ØGŸOņòEa_‹M%ö!0Øz7~?¿EŸ?f¼Ù�ÝöäVG¡>0m�ezSsÞö8¢Ð;/©ek49ËÙA¢Ž
á02ì8Ë×ÑŸ×ã"¾”ô
©õt!Žïg¨¦1ïr[ê×~ÿ*'“¦ÎQè�˜�‰›5~¨wðK„UßÖ2W�Øh½%\tT<’ÔáÏùQ¾&ÚÖŸÏí¹1t‡#ߺߡä÷[×Yögúï¬EèkB\�Jº?	¢ø7i¯Š³;:zk�§sbi¥ª.8#nm¬-î„7p¶ÖBJ jÙÍIÑð“äØ*t¿{ÚˆBGj²ˆCnk\½aÝ
æƘ)ÛöùàZjÛXþÇqÌÁ+P=ž¹ ôÒ«,u8tQ9ÐVš&ÚEDJi*íè"j³N‹ë3Âá¡oÏ�©Â#
sDŠšY…œh�~zo;þ^ˆÃu/§Ü,0mž©¥Ô´T•Éx°\ñ*ô7“O×ѥƾT_^_�º¢­�…zl%fP„°¼ÑJ&4³Ñ	WÖ±ªœEÏe”|/ùCMÍvúÛc×(íj=k‹øøvôËÂ_‚øïÕã‚»UVFˆùœÓ�L¼O¢G’é—PÄN°�ÏH—¶²Ë‡|O‡‡騷Jª¢2Ô°”8hâñÙÞŒdÄiÝǺtÕ¾|”WŠ‚ñøúJ#M �Ñ*²	Æ>U=þZ» ÒÐ]TZ&Í9˜0T‚ÅHÑ_º$º%+5R�?Zó9¶€îÝF‚rP{1ˆ•©Ÿ+®‹RcN%…<³�××_KªÉC·nýM§åÝt©þÔ”šM“¯G¤ý
³.LgõíõŸm£ÛNœwU~Ü)$jçåMª¶›^ö;utsK¯OŠ.¥¦³æ‘~ä¾RØH 1zÎÞÆt¯º2¢<´p«‚ðåìÑU+CeÝÃZDe³Lž[ŠÝsBj	Ü´ïŸQ22•D‹«*e¾+‡æ×èÒƒÜIžIŒ"û$�Ä3ÂûŽCtWæñÐo×ë×�ÂÞË&áךü[žStÖãÁ„øJP­hÿÍOd09mǶ¨Û^t˜BËçd8GV^ó×Êp—/zlðOaè
2æ®Àð¥£KXe±Îe:1ÄÖmc
'¦ÄÒ
܇�B7.¦“§2˜×B¾½Wס¤± žŠüDÚê·ã®‰p$Ú}-RÞ³\ü½bª±ÖÃ0ÅâÚãP
\	'Êè"{`œ\kn‡µPÐPQ_;R*+#-?}hix«¡¬`�­~É>±¶}Ð;3¹üÕå«Ì²¶ï^èãtåóh-·¯ûü®¢°rßF§?ç¼RÙFº½§®>o¸nƒô?Ž�éhÆŸæ¦äéóêÄO«~ª:�„!³�#««×L8÷úü*½&š¼´~EçWijGY×ÝÏv�ê{ÔSA>iûuS¯ñM°>\iü*:Öë¯yã‘%Î#¬ Eô
Ñtùi¿ìh{(ú¼7ä}6~=�@g�ªÙŠ½Ñç.„üq»\Æ÷tÚòò½.—Ñ>žÌ>Ï<øB«{wÂ=›!Î`-]^ÓCÑu ¼Ûõ”Õ/ÃÚ̺{xi9öó†Üª»—’"ù!ÓWOÎ�m³*Œ
º|G¹ìÔjÚ]®Ûøjs‰_¦ë]Ë[²~E½XãEÇžý•o¶šû»yr´ê¨JŠ…3t;žÅ�“ÌÔ¬në˜XQ‘l{ásHO¨«Éîi'²±”^Û|Òý>óŽ!}kÓøž3óž‹4":í~í¥9ôÛïå’Q~k ³}Úºö@#I
Íã[‚ýó{ü·LÇáÀña�Ö¥Š‰Ûk �Îþ(xã
:æ:é¨ÒÐP>ùùqñeßå�«]Úz(ð¿/OÁþ:/é´>¾ч¤Ÿœ¦”çƒÏaBÄóú~ô;&îŒ�ÌÞ�;CØÉæñ7ñˆ&­Ûÿ>o—±N~ÎœáíáìP¥ºïï^éÌZ“Ö±÷ì%ã÷…·ÝBŠ‚&ƒøA‰JL·šƒ¡cÓí`]»n0ŽS7(IJä犪µ©ÞG´?Síl;ô‡‡c°)Bm5,ü1?6ƒñ¿�~q1ã‡Óð�e2tëˆ.8òäøôËcÕò¶Æ1^(9ý–tóåx)µGÓD@¹ñœWwÄ£kï…(h¦t¤è|¯a/
£ž”«x¥s®vß+I]æÝ¢¼"ÁZû”¸Šá«rjùՙϨ8zÖûâ¥J^$ªo@›ü'>Á™?’N˜÷15š%ᦊá)ŒÂUzª­çE§Ýv¾�žRUU×uâ�
%<ÿ³Pšw”×cl�'ñ×#*	oŸ› ªšpR¥JcWÙ)϶ºü÷Xª«Дw	u vó‰Ðn¥™0Sˆ¦ò‘)ˆyà%³˜ G*SÊÁ(OL~Y“õžMìNÖ涮5uÙÇ9ÓZµô»ÑÍíúÃÑ÷‰o-žžŽïÖª/©ffüOš³»¸ê°we}k¿X‡N¿s¾ÿŒ-XR˜æn÷êo}ŠÌ*²uüçSUÇÛ¶cði-c~¤‚Vë——^]þžÓñŸ‡˜á·DKìæG�¹y*Ä[aÙ�¸g²g³*Ž·=4Üþþfé3¨¿êóç/J\ùßÝ2äßZÀ§½ô
¼š¤®ô–ûéCÿZåN#O¦»X°ÔyJÍ3Fž¾P†ÚlTOº8õ5;þ™Q!×"q¿�.óþ<ôe}¡Õ²ãÇ¢tašŸU~ˆYFür†éy}yÞsY¶Þ˜Fì5¢çR&1ßÛA£nŽKw讣ËÔ¯zºóÂð±ˆEC'ÍÉA¡ØÂê×ϺºQw¦W?}XÖÅWQXØF9d¦§!ÀïuŠ±¢õ±üº´Y²š‹èõ
×xÚ¥á™.Kƒú¥EM»Í`¼ÕR�ÛÔõwC„¼ºa[ÜÇ)Uk}Ý”VµF‚õøÑÙ,9ª Ý Õá“G_”í–+½0gL.òóÛ¶„JŠéC´Sâ±Tî\ãtZˆÔ›š;DÈÙn‘ÑYš¥9—}}¬ÁÂö‹Pµ_5_VygQ.+
ñÞ�ÑÙ;7�¿¹ÍsË	Á[c¯~$µï'Jð}%TÙ·§y"ÝØN¯7†woÇFTq׺‰;¦Æ�µŸ2›™„ߣOÊüB²›zãÅvmmDo›5GL}±ÎI°žeEÉn¾yyð3Ú'/�kXjñaDw[M¼ÒùϧKz5È j·:¤ò(<Í»O^ÒŽëlúƒÏ ë³5|
MUI$ð¢
Jíd­£Zyç-Wäôù4GÆJõíáj^¨H;VÜt£¥”6
œ/Ç­²‹•HmÎLW­nóÜ«Te,U,¹©W	”(®n	EmÑÃ$Ûm~O
:úoÄXi×Ñê׿Osf³æPß’^ºõN0,ø¾hù„š—™øân>±ViÑÙ»¦¾uÕÁwSN
7:5¥5Ïn£¦ªö”o²ÞÏÑã†Ê—)×êÆérJ3¢¡ü{�ÎVÉêWa³X@®Èê#ÝE“†êSÎ…„…ç9õBõédžíh§–)ÏÉsŽãS%6E}{NÜÑ©Îýxcm´¿âµÏm4uö™"C²Œ‡è±*$†d
ÙÇTäÄä�EvÍ9ŠG’Ð’t§Ç;Þ´QB‰%âÊÂAWÓC¦í&ÝáFײó]Û¾‹,°Ö[_ .%H¤|®›mÍå©B¯mºáe»^Å¢«
™zÉ{nd$/‹³£·W?ªãŠÓ‘G69ÃQ:Þêj“
¬T9jÞ�èRµ
þ&Âı
1OÈ+MAïPzÓ‘ö–lpl|_O¾N³¡Øí&ŽÆl
â$a›\mÈÛº3fmšü9Õ/­m»©/|¢¢Ç—�îž4µ-uJKzªq2õfpäC&½
®ðÆ.šUÛØlhž‚��Øóº
@V®–/2xŠÐd
\ª+®Ë	�¾ÈÀX¨)d§«Â‚0ÑV?}ýý˜íïïçÂ:°²lüF)èÍÐ˱Î&5ךøÎÈý÷¦£ÚzUø¢!‰¾L½S�åt¤ñÔ·ž8UÐÉ?jÇòÝ·Ž±©jèÁb u*2ÁAÝ�
‘QdÓŽÈq-™®±%Á

UyE/µ¢h¸š‹–¶�éN£nèí;'Í”ÝV†ë£,»»²ªs[¡ Ç‹šT°Sß^§øüá=TÆ~‘h7Ñ¡we_=âÀ®X.ž:\%î-¯Â:¬íß
vRôªã¡úaÁ´VDÒ´¶AiÙ¶=|ýÅÑ£†ÈX©ÆVÇ¢bQ*mêá*«×âî�õ·+ÆáÙ
°1î׫êæ˪ûôè¯ÍíYöN„~„Lêè©çzvÎuœÖÓÎÖ~LÁ>8ûü±ã—�ò£wè8`l»³»;wÕ
™	B¶*ëdX2„¯Õº,U¯d;×ÓÏ¿ZØ[ÅnäïÄ홄üïol*ÃG× U»Ù¡ªÂ®Îëä”Κ6}Æ91ñvÇ”!Ô4ß©÷ílµSöc–ßP0{,^òRù¤�”¥-Í“˜Õ¥Ýç ð›',GeC(±mqé…�RÆýT5!ºý&Š$Qs|ø±SÆÛ¨]¸Vøéל*Xxg=”ÜØb–Ëã['9²Ð]¾KFŸe³ÀïK�š‚Кü(t±¾˜Gʲཨ¹�áOyÓMüt,tk®ó»ÃÅ”—ܵ='DýœÓ/Ûªƒë;1ög›Ô¸÷î±_Žò—G¶O�öQ�7_w	[#ŸJ
¢—�²}\œ?bG‡-¿_'Û!§n³Nn“IA"F…ª„’+šeÒí>�C+,šìDœø÷ÚäE¾«žµ_)P÷Š°Õ¦©‹$öl’µ¼Š§3h×Ýl'V>Žùîj´Ø[£/gL½yèÏk[¦ôu	
QÙFQÃj‘U!
;úÕ¼åaæAqIõ“_¹ª+¨ôePyáþø퇛ké�µç—Ò©*á&V×â¾{çä�ºÛî¿G*sÏž;íÏ–Êt¬–î‡òB+ë‘®ªh7-4O‰Âw³
éS:¼y$–;šlr¯’}×íqdM×J½Q,äï=+-eÝ�Õã´ŽÙ›l[+é‹WY©Q…ðúlê�8qºîcV&�)R°Ê‘)?‘‚]{ôéS¤‰ÔHo/6�y¦œêx×üGºâÈZ�Ÿq¥ZD¥ ED¥¤‰A¡QïL÷@f•L$Ã
ú TÁòÂH”‡€Ù*3÷°¬ËB¬¶âPÎɲ @í¨ÿQ§ê>ý'ãýï7u­ÍÃm?—°D§õ?±2 uß­M¬?ÞƒúåÁ!&wiÉÇ�†{	ëô»z¿oÕ­-:ž½嚨À!ÖoPjÈ_êÑï’Ð&ÇéPÉmO•GÑGK©ðûÀÉñ·UÔˆè_ŸaÔDÛQÎáìõrPEÚïä #�£ï1=O­âáDH#hD)xÑß㑺y¿ÈÔ(Íñ?Ùšˆþÿ{ÉIGú9«éÙ	ʧ¿æÃåÌÅ¥?#’&tÄuSH#êÜ­S­_¸ÕµûÃQ¿�È*)?
FFB”Õ
yÏG›˜Ÿú¥$ÿ$�Rî°ï% Õˆ“PÌ©2ýðy‡vd}Ä8�3T‚ ‚""1ý¿¯ìþÁ÷§F<Ý“Ãà.½ÇÄsùþÖ®1ð¦9vÒ¬âUÝ[ܪ*õPþìŒ]™³÷šõÃW¤Ú ON¼üš#‚µ,ï륅¼Ý/Û^Â)šQŽõÐScùÉ€Øú¦{/ž�~óª¢ëlPÄ«  F–iøBkÎYk¦²ç®š¼l”®ŽˆñºOÏñ©µ†¢Õ^t’¢²ºœdWlÔæýçU‰%믉ãTï	v
±±pá&·âhÉã�
 m˜ÀÖ¦�QVõçå–Ûç'k(9JG¶á8®\]Rä:Ë“»�ü¹C3—]='YY«Ž	¤Æ®æêÄSÂ4yr8Š¯ß©*N�ÖœÆN•¥ü8”]³°2¥0ü9åE¸H¥E\¨ ‰ó�.IZ-4ã®ÂÈnÕ@`ULLܤ5Ï}óÚ²ðÝ…pµb¡u¨Å‹ß*/!Ä€V¬µY~ª;ËgB•i—®(Ž´+
ƒ¦Å{èå~HcQf¬ªKM^B‡Ô·Ö	7^õSã~ÈCFŠèŠâWâ§
©óK¢«Š¡
r†	¨Pá}k]¦¡J¼rtÞ°ZZê›-ž_åùõxÿ›•Š­�ý6-­zˆØ_ê
 E“ë)*//-6JŒÏ¤ÈÌ×{5–AÖØ×½ï/Œ§)ÎP²¦†”!Ld«NüCÔ‰£}ÙñY0£Xˆ ¾žŸ®>ÄpWÍfEõeŠy_ñÿŒ“40ë­/²·A=ø£ZÀõvf0ælá2PDZ¶®Ðfxz= TקM�Ö²“Ök	­–ÌÐÈbfcæ³ùÝŠ§–aœûTrüDÛþžç%!Nçø(Õs;ÉY4Ûâœ
XP{x6K¹M.Àªyù/U0¹f)«EÅôEÖ\¨ÕÊŒ¬î^m1DÃ.õ�kønÇqÒ“!!Ö†Ævû&cʺÓý?Æ¿õHgéÜmÄ"t:^'<ú¨O�SQäð³·š¾»ûµe¿ÉuüZc-õ�.•¡øùa59Š"‹Ì¬m«¾ú|û㶛ýŸé·pou䡪ÚkðštÐöHÇ/Ò¨ß}´Õ~8½é«KÓIÚ±=êý¥˜¢ª¦ô4'ž¡†¾HT©€ê�ÓSJõ$�A›!j¢vikb—©B"Ü©@¡ñ@·ìKÏR¨i
ùõ&J”�WǪ̃/ÖÈ{AY»¤(ªªm¨[Ú‹$»ØŒ�Iü¼ãúŸ$³¦\~‰eƽg_6bó±	,Þ&”…«pŠÓø”<_¦YÉ؈©*_C�Õ+PìË_ú"'vãPfM‘䢊‚"òÚÜÙ†G6«ÍÙö¯3ØRS«=y…ÓùsôÉãðëí…´Ö‹vsJ·I$Ò´åæóh×®ë…U®öŠ§LG4l�%2×<+ÂiO-o¾žj/é°pWZêº<þ…~ý±'A‡ìl4µ¤ÙÑÓ¢ô-;�¬rè�rÃÎWÁF¢–„—·¥z›D)(Zq@€(”´©”«æ¢î:¢¿5;òšx÷t5-Á›ù•·gÙ¥{=^©Àsëä�-5xE줜<‹
30Ч›”Œ¸ü§>G�r€o ªþ:yFØÒ�¡�%žÏ¨îåÉ›Ÿ2Z�+læÑ5„V•eujZëÔ¬·
ÊêË.Ü·K:ÈVÕ²9.õeYZïI^:!YE¯ÇáøÚüZ‹_<ø¢üÑJï¯â‹ðj+õÛëÇYò„¡q%­yBN�	zþ.ëÊ„$éâëò½YeÒÎ�¿`<���y¼|üY–GŽÞ6Ee˜aê𺬋´ÍZ½^}‘Yeëð÷^ÓÉ™UOÕú©Mö6—[`ëz:<Ë+˜Œd<72lOF•]ÖF>kªœÎ{ XÔØwË¢¯>òõàí§�¯†›²ÇÄPÚ¥5;¿
×�¼eæç“Zçù>3ús„JÊÌ©Œvâ^eW?�Žl"wÑë³í½¤ØäÏ*bÎJ/3©œÚp'ŽK‹³O,¡yÕðNÚ_¹î©è•øiÁímyYI]2s‡áðbñ£<½xO„ú¨XxÂÌ#¤óv%ΰk7çJº¸Ê×óþ�ÁÛ«Wî×=ί—Ö®—g;^³X˺lùÒŒß]~xœer¥Þ3;éÞ±)F—VZº™‚ÍÚÀylÁ1½vÑ:o£bùº³uÉ�
9_FšWUc[+m%i\çÁž¸ÌišEUÙ[V‰Ì}]†ƒ<—®1Ç)|ù�>Lv™Rë€së)þÏ1Ç£ìÒÅO^þ†0ã¦Å‚±…«…;B¿ñ@Š®Âwœ‘WØé”3€XPBjÕÄù‰>’s0ricí’2ʻՠ3!•Äñ&³Œœ*~òøÏýÛ]óÅë>íí–ûê"ó|ŠÙ—OX�O)D|ž¸×;}o<¬¬ýø¯‘œÇYÖ!∈­ôFÛJjÈÀhÆ%lù퇳À0©Ì*ár‰A¢ü!à·[ɬ™Ðñů˶5ºüTÿ¸[åqö»æ_²¾‹á×æÇm}ÑñËœ;çÖ±ñG9““µ¢J£ŠýS|aÏs7¯7£Ç;­sËã3Ž£”üv½f=ºÌšŠÎµ‹ºŒzÆï/u:û¹xÙ¢¼˜Ç‡ÏݺÞ�êH9‰²{ø¢3ŸNú¬­Û÷Â1Že†¬ôÍ?OSÒ«.�
²º,�ÙÇk´=qÛc=ë¥iº94­l´¬Ý‘Õ1ÓD˜„TÊúÚ;Z­¤AXs/ǽtß)PA‰÷uSÍ?ܵV�\ZÖ½¿¥éâÅ}¥Ï—·9¯ÍÚª*„ûœÎûž	û.#òóÝùý]„yËUU�£UîÝæü^*ú7Õªö!÷{ƒïü�ù_Ëï{ëÀ!ú>»íÜ{¸_ƒƒï}Ÿ¦ø³€'èßGæõßs±ÝÐôpäqsô>ÿ¢ú÷k^ý&Ëå­~¦¹ù½¹âµù?Qèg?+Ÿ¢º~w>ç9гZ­Ü=ýMø'oÐùÅUZ­~—è~§ò=>\ç�~^ûß*¯—Û^žíÑUUT~w~‡~/ý'Þ=íß^àãï.ºÊ«ñ~NUUú“Üæ+ó|=<Ö�^¾ÿ|}\;òçÚãä󸂪«+RÌ´/•kÈ–¿{mûχ�­U;Ù~ÆßÔCFµ²ÅÜ�¶;¹NèJzyêû¦,|±õ~«²ê¹ùGÓ÷hÓúK‚“ê×è ‡‹€ŸoA#è$�!³—––o0ŠÀ§‰ÙòŽ)·hvÒz8Ø„<}>®lYíè�ì«/Ò@CJl3O@‡¤(@HPä(^¨·G©’ËÆ:~pú¼]©ø§Ú|ôê·¶ÓÙè™oÙÝå÷ñëUggww˜Yâà‹…n�ò17þ<ºº4�ÖŸ~ü˜SÑü¸¯øT*—�ßæQrnHÛ”ÁòYî‚øÝ7%+f,8Žþ8yãÇ&äîÌÎîîú�¾˜ÖVÿb¢ƒ•t�7c^üÎU2íѤ~ð_™®g(/§x:תµ}<˜"Öè¤Ið„­Ëj¹Ú·ðggwwgg’šøqúQBY…šEÓ/3æ§r ¼âªYŒ6ƺ‘¶~Ý©qz�}
@17Ù)×6q»]RU„�=‹sBÍ~ß„•âæªq*%Ë›c4^wá
|t”4zå¢ÎíÆl°&ÆžÐϧ›VŠ;5{35àe@ÓÅ|fãàc‰],qæÙüX÷ö·K»3;»»ÁNŽz8/çRhìïX§8±8†ºÔ‡\K·._­ø_¸ÙYÎVBø#�…DüºTŒDã¤(ïáW.¿×qA*ëÙµâ™õ�
†>ünÊÍ—§Ô¶/~Þ@ûŒ˜×Ë•„5ª.|rBÐÑ»Dz×vém,Ó…û1DÁ1dTEC6FÔQ@h¦˜Æz¡	ë°wB~RkZ�;þ’>û&_K½üp×â4>W
@«[“UU5Ã#e¯”ÆŸlø§Ÿé÷þ#ìSºw=ß‹öÖýàÜ[kpê¶êãa¥¸­\a)Œ­ñß^ïxÓx}ÇÕ×q¯¡£Á™5*;‘;ˆTn†»ì00+£RIüzlšUddï9/âÓÂb>ÎsîÇ<úëB6΂UrÈŽÒR…ësƒ2ãjâ6ª‰˜ÌƒÜmh«Ó‡Š%9õb†ÓôÚ1ÿʨԫM'tMÂGÝfšô¥×†¸G¥�×eÂèj1"Dö/éÞÂA«™¡ÕFDÅM-Áåº|xÎ^““?TìÈ ¯Z뻤"…jªðTòhË9Nƒ5sﺢKFÍ›j1¶Þ¸5¦Zñ{¢�5ICžu
»ÛRÊuTž?
Bèói¬ ‡@ÐÛá§BaŠ®²%2–Vœ¬N"œ‚…»éù3Îòòˆ"%êb&.MŠY¨9$Hoo*ÅIVÀ‚hHÂÏ%ùªZ†âk*£%{# ;ÍxU)tSLm²u…L®Ê`�”ç;¤WZR�啶::©"ˆ‘/G|,ÙQ¡ãb¢N…!G&
Im
c6†)A•ÚíGÂt^-úc–B ÈßV‹ïÚ¨H¾
à¢EÅí1§2é¾^•-7u„ÝH±ÊcÍh]�Ž`¢FœÒœò±D¾’5_ö±lš…çðx_Œˆ%Ešö‘‚Q·ð˜^Òl
F‹j›´ ±+T(š�N�‰ªëâ#†nÓƒ,ÖnÁjÕ1½4«,-§•å�}År¾êÒ­%|żò¦„'r�W=Ÿu4pžº#˵©ásέ�Ÿ-”¹®™ïVX2ˆn3wQmÿ7B[/¸„ìçèH‘l©´^B­!hTöµU’›¤qKD¢Ô%Ìo¥XòP�ÚÒˆIÅì�+å“EY^e<š¸l:�Ó5[j^ô󳎛ңÊOfï<½�ÏPœ÷«\·
Š"÷ƒ.…^´b:èß?×'Õ¦®zqÆïÉm„{ììz.œ�ʘ%¨ÁR‚{�úðßãjÛ+ëDý ˆ|ù€NÍžïa9³íŽ™K^Í�Õ�>šŒÓÙ�o¸TA%MTu�uZ)dbmŒ”ɼ¨Rˆ¦¦*™,K]wnrTÙ㇨UR¯~«'DÔjûb)ȬM¿ïB�ï•põ˜©Zw‡©Í;=M9òAŠkÆDêõ[º›ZÆ(z•X0ð§+ÊÍ‘t–!;c0Ð"“ç5o�)˜ÊZ}joÑ7«vÃTfßWZS¬UQ9œâr÷¬MÛáõ—Íç©·u&ËÒ…zŒf*5x‰e¨3Þ³‰ÅeáÝË(•¦0ÜïYÅÔlÚ}Õè‡ÿÇ“§½ñÍ.j8|dròå>‹¨œÁÌJÒ|"¿†*$¨Â¡P�3d|>*žµ¸-ž#ëDZrñ«L•b%:Æ]ñ©ÅBÊ#OiÌÆ5@°ôžÝõˆa€˜`pÂlSÎpjVæf
ní+ʦ¨2C£4kYÄÃÒ—ÕÍ+Q¬­g
n4Æ`Î8Êi|겧¨¹ÊW’reâõŒiëYÖUªŒ,æÛšÒŠ–”øz|«XÑ«Œá°P­óißµJ°I�N'KIîg8ÎbØX‡0³xÆu¬fKÖKÕáóŒk¢É«œcE“XÓÅbtY�¾]õ½>1¼âÚë/¼=ÕáCªƇªœù‹”Vmµ“äÈÚÄ“3/‰Æ¬J¡ž^nuzÖ¦´ðQ˜|â#3YÈñµ«CëPŸN÷›Fpò¡\DµÚ‹�eã­-aê&]ÌRzY$ì“ùM(JPSʦÍź͸&Ei^²¸îeLcé�p-Ȫ”ƸB
‹Ü¯kÓëÁ>Þ8&uš×Ú—�'ab.Ó<;þ¿µÖÿ(C�H�Uÿ\¥8‡B2TóþÌ"-¡†³6»ÐÝ�ؘt¹*¼ÝÇÿsÝøOQÎAïˆ}ò�ñþfHBdb&~Î?Œßü{Œ�‹w›ý$çüñŸìp	»Ð€a�$‰ä,¯‚&&Òå�<ÿq‚ŸQ o
qèÅÞǹþ\·ûEP_”“ûúûèìútîÔ�ð©L“Rä:ð�…8�|¹ôÒ«´�~¼¶À�ôîE å2Î¥øÀÒd›éVÁ�Í~Ï*ùÌý�8‡>ñ¢1!WB²¯Åm¿Šÿš#Lßà�ìA¶cÆ==–ÿvn¼);æ‰jJ§"ûyq�i9(•ËˆxŸÐÔm]yNŽÅJ«Ê¨Ä8q/y’‚ЇRkm™?Ågþ$dÛV?W9#mË
I;{)áߤ^Ú'²y#Îvt±àýn·÷*™;v®éθ™­áfѤŽ‘놶¼°ýM’õaà‘;ܸ¿N8m:Ç ®¬“ÎÎÀ0óíPÁQQW~'Þm�†µ¡•l<'KšîòŽÍý;“0äë<€ÚRç1�˜&Yd)xïDí…5"£*£•ÂÄ�»�+$öP´Å¶7ðîgx¯¼|ÎÊ�›¯eéÄxVô5ŽWª2¨:<ÈXmÂcÐÒfI’!e–³µyC&x¯ ñòÛ~IäÙÉÝšHiOÆW9òÒ›=È>Á×yçÜ9;ðNSfN½ÒÑúüvìóïþ­™FSøë"yp;*w>�ë{—'ÎK½d%pí´xG�ÏŠÛ7C¡ž…y©áv�ê:ñ@rµØë!"2áÇ{·î1†a35°FÊ,&`§NßE�	”§wI*øùû3/ï�ÂO5à šÄù©š;Ñå=’§‰ÉcÛu³îd=³šÛ>æµC(µ-éSÅí÷a}�wq;È([IZ…aRT–¦m¬!Ç{üÌfeõ'`¾~ÊLŠ.³¼þŽþ½Õ9Lz½ìÊ«3¡çV´nuVÀÊI‰ò^ûrù² %ñè)ï�
âƒÑŒµ€îÜ6z<‰!´�¤Æú˜‡¯OG·@ñ4Ø:äò	2$ó�v«Y;Ç[²N"ë³%gƒ‘[µ[•'³O+<ݺÎb¥XZ)P§/ÂÁ(/€ÅãÔ*‘´L
yÑPÜsîñVD¶Þž^"¾t'=ÇïoÏz'®�,r‰ÿUµŽ´é öž¥ññzHö¶±Ý>€j{I³z‰áÔNÄö8ðrË%°«R42ÑI0†ä)¸¡ê“ÃƈÝìõp½ÃÕÞ›y¼"s8�«ßxœ']Pî‘„ô78ˆîjPÁ9Ìç‘´c³úE7¬¾š›�ùû¦;)˜‹a€ñr(o!Ž½°h¶LŽÍ»•¤¨rqà›ä|9KN8í³Þöé9Éß;�èõS؆ºÎÒ/Q™¼TÁÑ¿»]“´´± «!_»Nho³a¥›•¦2ÜúCwŠ:ê•�!x:D‰B‹‡³ô!ãï!ù�ú<`VRô
óí®p^¿¿@§ÔBó¨ŸÛ&0�*Ÿª‡bè…'Ðy°ýV¿Ìÿq­îàd°‘?< aX
¿^B9ªÜ�ù •‰Ø–Ž*ŸïÕûtu‡/·Ë‹…h#þ͘é!³¡#ãD,ó·Ù¯Íòa|ÎíZt?×ìý‡*�«ï¢®�úÅZ½Ë�£ËåM*y¡PŸÏ᜶ԇ‰ÿÑÄD‡¨@9º‚4Êöù"ž²€%#×ôyuD߆Z5{¯5ÑÄXÓ­¼<ÎÁû7Çêã 9óñ(×Ãó´7€CЈ)wÔ‚7x€ôõ8Ÿù”ªZZàù:Jì©Ýdü½¹îù`W€áâp^9°°	Ë—4lìºÐìä+ZßÌ")/Úä®òç—Ž<`Ûó·fve±gª½eRgÀ¡mY[6ÍJRçuÝ'º�	¢vÞ'ŠO¸Ë¯b_°N yýy¥ŒàðþõÕj,ÜÌULºT¿Üq1Gß5Þî×âl”k£ªëç¨[`«ùN�UBÛ¨UÝ©�•°©àµ`#ü½'ž™û÷×Ⱦ+¿Ÿñj|sž9‹¹¨Ü¼]m×»ŠŒ^•½KÖÐçmçBVëšÙ×æŽ0l»ë¢«5ág‹úúqŒÜÿ[ý÷E.=æ{Wuý+7ó"¹âOÙ“ÛìÁÄ¿Ão<íNf­èËñ	þ¿Ç3:hC|‘öOóÅŸ9ö‘È_Nz	
ÙÞqáNÉúèI«ö6ƒÌÊÔ<|ùqÖ‡û?-A<»«•
%Ï|N¢ïSGõ7ûn™�rî‚hÄ6O|xÌÈñ'óìÜÍõ\…›ïUÕwŠÖÅÑú˃÷.ôUDá�[£3:Ð8Q
u4£ÌD/øDÅ;˜$x~·¾·øÖE!|öJ·[ãx77�~μÂN9âBÒH°ë³Ÿ<„&öñ­3®r¡!#sR\Q	“	4Fäi§jš�‰˜š?n,I�òS"Þo2j]©¦Ü˜–Ò0™ÌÌÄ‘
 €L[°‡A�MÖ3€­RRŠybI™˜„kÂLÃ3	0†f`fHTÕÿD=ï¼s‹&&šCohBJi(¿å3	òùÂSS¤qÆ110éßQ‘­ŒÕݺÄ:‡zaÜ_e™ŠQ|óšÛmçKn_ôd5Ým­o¶ßxOõÏÅûÃòü߸
�Ùƒ“ȆšbgsÀ‹8¾Ñ÷&ñ­7‚ÍûøiÂäœàî²Göv=‘[)¼&ãûž¼ü¿ïë^‡‚Ì'{@eA<^[-Q®Îa�‘ÐjÈýH!îä¬ÛêïÿÝÜ2€ð'’w�®×ôÆ>õí
0•ÉBþïuZòm'Ó£®$u`ËÞDÖ1¢‰B2åøQ,àAjm‘Áâ¯V{áºPs£Mò†Û´=~,š›«ªýe[p¶Çæb›ûö瞺® ¦¸˜ "ê—'³¬JÐB™
L=¾`[i6�8g:Þ½2í´dÃ^ã¶+íy+
<7Y‘´‹ß«}�¡MYÖ;˜KT¿›Ÿ›ODÖ;2ÇŽc¤ÒMôÙNp¡LôÖ;še¥sƒ¦œóÓ-0/�O=9iÉ­Ò« DKðÔ艞�5<²²¨P¥š«Ì¥šéƒ¦4j–¨Χž¬µe®Ûõ¶Ö¯v¤DÑ«LÍe)Ûd(R½uŽærк é~�:å®ó©ç¯-yk¶ým„õ½�ªëµBôJd–Í/„ëS[� Fƒª*ש’ÇeE³S¡¦¨�‚²t¼/~Ž½qÇ»yœÇÎaÏ{ºž'³B•`½ìܱYfçžüsž8¾‹SÃ÷,ãÇÇšô=�G²÷ô|='kb¿fÆÙNI¢­�º6cU­}yÂŒÞWW+q‚ç£;^x¾8�,û)káPú7×íñéüÚìÏGÐ}
èå�ÆdŸ„Z¤…LGqÄÐÆÏ\éÌ£õÆ8öŸ–Žn/³Û½­]6·É}¸Dwû«yèâN»qf|=»¬éætØŽv$�<÷¸jZ‹µ»ñ¾»qÒŸñ̼0—ãv¢Õ÷ŸYÀÝÍÞ)BÕ¾c{Ï�{Aí;F«âà#»¥¥:”06ö¾™ëõöücÁèzh}ƒâ`}R¥)J”# Ód®ý6m}èšÓz	µ(LÙ®̓JˆÀ&•Áq¾ô«�`È>€
"àCrdª"ľÚÅAÀ¦ôC¤À	�š,"m’hÖÅèiNZ9çMK¡°q]ŒU÷½6DÝK³êœâ¼'Lå¤Â-µ �•Ï¢‹6i¢C}�Uñ¾"Ù©ÝדSn» ¼iªìôǢΈS+4á©Ç4�’,rBâ¼|Â	š"($B„¿? ô—&ÛîÅS·�tRÐeUV»¬¥¤ê
…€*&ÍSzŽeDPï½6
ÀÄc¾òÝ0DŒˆ›•D™„Ì×"H¨ìô|9ýXnìùGÓ2ÉL3†gÅØ—ÇÔn!²“Zw8†€±€´Á(â"k6¡�7gª’ÜP*MWêDÌECH¡B!@Ø(JH	FFïo³µz	¸œaßÍý)÷"‹ÿÏü¿wÿ_Íÿ÷àýÙ‚
á ‚d �8?õ“üöÇÿ·üqOý¡ûó`¹c÷öûàÚæõþÿ®§
?ü¿õνW¿}è¿þ6°o2Øäye/7>z~t¦‚Ÿââ"•?òfMJP¤¶1¢í�q|˜®ÛñçÕ<íG5ºÇ³fÍÛå†æ6*áý�¢¥]ˆˆ[�ôÑÊ?|'„¿óógýð y‚ø)ášS*ÂDɦ¦Ã0Àƒò
û`ˆ>SÅûæj
 yc?îÐ.�
ŠLT?XF—��¶ýl
D
`X€ˆÄ0
ýkåß>•_Õú}>î¯	[FýÉáLRVq•Õðì;�÷%Ö¢�x³­`ÿã|w|?ýL7eD•é—T�Ä+èØ°þG¥2(„&­Ì&d§f¤Ò¡dÃœÓÒ"QÙÑHy{LÈ-í)–1êæµz¹ÏþÎTFeQ“8fL%î�ë:h‡3®¥Xu–Ì:J…ÄP*zë
ƤJi%;Ï~•&.dRyñ`÷Ìf
M¶†d÷2ïú÷¢ñWÃ&rJ5X[L’z98œN“¤óôÞúºÜÎÐðÁJíB”­¤YîBŠ‡ÆJÉOî¼Å…²Å
'ØæÍ¡ã3A%gºÒ¥L¡G¨KR€ˆP´
@ÐQK8ã«Ú¿‘Ý)¡Òë:ÅH¥d¡áýc7Tþ#î<ÀþîíÎWçsð·þÃþëü¸w(t
™÷ëAö}çs©“ZÖ§V>µ©“ÉKr›ÿœÇÂ;víÇNø\sÚ¨µ­ß9x~M)å1¯Ë+v
¡LT+ÃKê}Ð~ªôfVìç:ܾ¨©Æ5¬âªñ9‡³9ÔNµ�N¡ìÖµ57¶–£³³ÙÌ6Žú˜xŒ#ÞWB—×c<Î÷Çofüj‡+=ÜŽñýÖ‚{W‚€ ‚aÏí{Æÿѱ^µ�ÜßÕL©ªZ��¥5ŸÔÆ·Nb
�u6ª»~gÅî¬âʸîŽ=2�–ÁˆÒ[Ï9l³¢Î{Ì
q@E.Q�ý8óTÀÞÈg÷ŽÔ~Ï_\õK�ì4&VÓ‹'ñmâ
’ã¼(‡WˆySÊËÀJ›a¯ø¨
¦šâ8×·ù,:ŽÇpå"ö¡)é©„Ö!Ü÷~“®Å ½´dž²#¸ÖWu?DšUBò‚SCHãñär%ªZÇë幩0ω–ÎæäŸ3ü”áÿnóÕ=ŸþOA.f\öÿkÁÕƒ¡))&Ô�Kùþuf)ÙwÀò—”›ÀJV§høä8�ƒ�cœuëbü ËÂ^*åD‹K�&@ÈoQaNÝ’ð.~TfFçìŸã'Tá+á÷ñbU3…MI¾ÿ9ã@å±^ ˜30!	„
DC×»0ÖÄòüS q‡üI§H|³AŸú©åÄè)N‚ÊΟ„÷ƒÎæÃÖÊëÃ|C(š@È	òÖ‡¦Ï¶=Y³¼ °jÜйZƒ	%’Š˜pˆÝJ„m¾#Ъt6¬füñÍd•õ;ñI`Oóí7Öùøó‰Œ^›~B _™Ý	$´'Ü´ék?UK[rs�…±es©’`xe6E"D„–|D$Xã‰PÂnbµ·–oE,y!Ù�&æ`ïf9‹@F×W戜o"”®ËqQmÅñÛÝ'¢tŨ”J2a,¢j}uªÉŠÞöM™S&D¯“ÍâÞ®ØÞ±‹¬¨µ.±§�<ék¨É¤2¼áç�m¼r9“�`Ëú”ïaÈLwú÷û
•{¼
úŒB	­¿3M4;Å[30Å%#üÎÓcÿŽrh�Ab•êù³ çyõƒFܽò€;@S[aƒ&#d²MZ¢5ŠÆ�Qéå�±­¬ñ,�ˆ_ð%Þçr¬‹¬%ܲðšH\ }8CIkáótÖéÃlÀ&t335ó‹!3RÔ»;Öbµ‰ÄW”–þ»L²ª¶…¥´�<ù毩��:Äñª
ü¾Ÿæ¿Gé™Ye®îXÉ
UD…fä?퀖S5¶[ç4E¶9q—­P]#ÊÃs‹"+Åèˆn>�õ’8
ˆ<†”‡m‚´†SH2Ml,€‘�€ÈÞ¨Št„Ðo*(8záôÏHwÝRŠya4¦Áö!9©ÚaæÈuã¬CÞ�´†Òç.[z”}"FüCöï
¶(ZÇ•5_P´7ñ—täÌ”aúäœç¸:2œ˜ÅbÚŽþÿMsg7¥ºˆyVý$$ŸÂŸÑ•Ú÷b†GÙþÏ÷};vAÙ!ÊîµY·~)¼†¼0ý‰Åg”»¤>H–`n¬8�˜Õ	>Ùè§PŸs=œ$ñãoüšÉíÑ	@èD%®–mïSíÅ´¦=“&A¿fÇ)í! s¿Dú¤ð‡~óÓl_³fí¼th¯¦~ÒîÂŒ%?|?nÄå§)˜Oþ‡úK$Î?é,’t�+Ê 5“#v0ÿ]›Xÿ]ºÕ$¤
�ŒtFt“h)Pf" êœz‰q¡ÿ•‘G
D~j—ª;Å
+FT¢,©ÖŸ)Ĩ¿êñÇTçvÿiC¶L¼,/å,£…®óNÅ؃|Ϲê—xÔÒriLöšùýŸŸdÞ�×r檚·ÚpBúé¯úžÈ^´)ö/Òp"ͳÎ? ˜ÒÉUûôêϺxê¥üuëj|q�ÿ*gæ¥ü¾[/µz%’„6«n]»àlMÄÃ�WúÓ¨ú¤™ý·Þ "S³¯öaíµ:mcø!_×Ô&mþß‹F—°�xÞì7%µ™a&T»>­€}#ñ‚
7’
èh
îˆ;".ȧÒÊ…GATòå·ã�	ÿB'ôù
AWKœPµ21QWAµ+¸Œ¨ªÔxùºù—SìYôXŒE`3s¤8s:Yî¼”ˆÔÎ(é•¿pżåÖ§ü!Mºfh�8„–²œ!0‘{Xî‘nªÌ¨ Zç�_Ý+ö~”ÓõÈ/û�Cí9ŸºÏ}d:¹ü‘æ”ÛˆüÃLAPú•^‚<Ê~åŠ�S§C#®µ×Z2z%Í×S38a†�)œìç9Î÷š´ïÃA‚Nù¦Îu¬_® u;‘oÏ:Åk(ËçESD×ð¯kíìåçžã‘8{ƒ^l¶÷á)§�‚‹•
ˆ†©ÙÑh‰$4¦¢@J úØCÓd¾hÊŠ®ÍýO£»¦ú-öó»z0]fVCõ¦™ôÓõn#Ÿ“~æ-Öæówü/±»ž–DDD0
AJIxIšÀivš°�·¥GÁ4 "yŃó›BwõS�œí—®´Ô{,öP×7d1@wë>œw˜U	G¿ž±HíwPø}â1I®Èdü¸¡?
<}N\Ö$ë’¢R§Ä¼åâ§2í.é’:±�˜=qßà7}{“r¾k-$Æ|Þ—�,ý®ØüzLX¨}0R�?7_—Ou?ªóÞÏlë?^§
¤²…ê/ÄRš{ÇS„és2‘ÔÂPL#$ô
“EÌ1è�Ïðf¿zÅ}
’?öAU®8Çd?r¦¡ÍÂÉ®K�{€»¦´t¯hÔ†+@žk=|ÿ*-¹€Iÿ‹ƒâx8"�¬±Hc%£>Ÿ†úQg>ßwÆñåz<Å}7�
hü⦱¨}Ne¦¢aî–D<}/
C¼ej{T¨·1Ä(œ}QîÏîùÌÚUF{
ˆ"&AÀD½PM¨{�ËTãƒùˆƒ•Ð.Üé׎´Iˆ0ÂtL
“e�£^È
³lc)zF£šíËâïß¼³Ä#0ò“¡Ùr¡[îšZæ¦R¹ZßÇá“ܛ­óƒÑ¿¿±pHl×�Gc}Ö˜ôê!¥›ÉÝNû•dû±‹«O²+˜—Üu^ÞÓÇ›Ök=ªŒTc™Üò Þ0?#Ý–væ]ðx`ÓžOÉ,ÃìozH/‘mjí1Áâ_oEŠœë
ë9Õ‰RGŒfk^q'z›:åì¤,EúsŽ½|$ÍêPmýŒ€²Ó¬PùŠ«*,ÈÛ¾o>¿eå¾³¹ÿƺü/áæÖÔmün¡rpV*	›^ÔëÂé¦}ÍÝXiWQU,dUGF*ñ˜frõ{:z*†ôÑÿïKÉ©­ÙVXEüåá?Ïæüü4oÛ�Õ¹™ô2g׆£&õª™ÉÉŠÎìœ)ØÀ…’¡ž‚UŽEY6B¤A-ñTSu|8|bI*JÁT±€nÆ/$ˆ…Àꀠ* ÉüF?�’«ºXF��š¼	S
‰ú•¡

ŠQñÿ* H_t±
w‰ÝC¤4Ï.Φ³^®ØÃýÓ_k “dðvƒ”†!SÌ]

�¼´3“n¿›ÚþZhÄÕI
‹Ç©‘ö;æ¿›½b+í½,uê°O÷+�A\;ŠÐ8„’Pî™éœ„ç´‚8©ÉTé‡$ýW!VðKzEÖÈ0Ÿc
Eq¡–Šªv1ýÝC@4]£hÞµÀEÅ?ÓŸñlsFvÖÍšÀSDYäÌÎðÉðsáš/6r³�>LiëX·ÄTgô¬^ŸQÆã[Á›ÂœbWÊ3¥yÄ6JÌFGr#|ŸOQÖNùùÖ5_0Þü›ì�?ÙÚq ?©ÒO5F”}ÞÄ„I‰¦0f—Ç‹jßÑsÂ*ª‰!*~‚Lÿ/ÉÞu½{ܳot¤²–³wÀ"™ªŠ
Aø@µ)Q·‚­
÷)ÊÖC½Z�Æå|Šp„C2ª m��W‹¿ _göbg.—×»žpòõ2?~Ø•K€z¸üØd–é°
¸¼àEiO±Y@ÚÂÉ´Dðãú ÝïéßašŠ'F]“µÊ\dA%)ÀðfëhÇÇsIc…‘õF2”wÃ$Pÿ§CíkÀú9…œw;ºšïÆtžèyÚ˜úfîí뀦Š:^uѱõ>í¶{W�8ÓfVÙF۸ͭLiDʾš¾»[iç@ŸÍɪOjÐ{¯i(ƒŠ¬òœQ.‹V¢YŒ;ÿ¦Y›Pâ@.Õë*0æHjf¥ÀIý˜üÒs{®ü¿ç$°ëÕúʱ8ûÝ8(šÁ/T7¨”SþˆÉ±]¨Áb*5àé%×Ù.ÈÙ]_ün÷õÎ…)UW~Ú;íîïðÂ4¼m¦u˜©jt´U_Ò¬¢Ž×K’‘ï,D¼ë#ül¶øl†„Ù1:ªHE–2=?uQDR•;uÓ	£ Fž ’PÚE~»hƒVþË�ÔMÌÙ"wü�ô{ö¬ðûŽ4<àÞeð±%ÞäÅBQujeñfN+3Sp¡ÒŠ|bª­;Uc2µ¬ÁâA†Ïö`Å>ýY
õ‡ß÷¤àã¸:tàî$!�&“?‚ó×ÒÇëÿ#þ¼¶Õ/QìÊ`m
œUÄ}ªëq
1ÆR>â D¥:õ:ýŒÂ2¨Ê,òÓÓ™i�®Á`·Æñ"òy�+•íWVo%¤L�DýS 	ìÃ:V¼Öÿ¯hnÑpé`R‰žŒ‡¯K2á"„I_
¾ØΘ¹¡`FlN‡ÇU²­nýà²ëÓ�…”΀SÊ×å÷º	ÀR›ð­WW=FÃõíД´
þ¯
/t;IßæØÒ
ø”&ãé˜T6(jédë\äÂ7-Tq^fœÐ×_¢&ͳ*²$îóqŠ=ý
2˜îbpbž_,’+¬“ á$C°Cõ(œ%…{ŒpÖ™. :Oz¤Ìºã q´lÛ@ˆò¼-tœŽì„UìXÔÙy(»¦Ä—>ªiYZfh“$“ÐÉbÂüî1£«Õ®Æ§­´­ÚØRIr0ƒ± *…¶–QM•G.Lˆ��ILØ¿,s²Y<²›Ñ�L©•RW¨¦i•�f3”n	·:¿ºøVŽÎYpäw\¥#3ʨJ‰�—~S@…îQ²ßÙa+5iÕF›†žýt]VÌÒ{¨Æõ­j²š ƒæe§t@DñNÚk[,o…±Ú°wµU ŒÞQrz�­Î]³¬ç8]µç5­þ(@0¬m�Ãáç3Ý£dO)9",òÖ´]]ý{án§„-AýZÄÚ|´`´÷m¶"
Ùþ^ÜwÝçÎE+SN->¶�„ÎJáô-øªÂJ}XP<¼wÛÝÓR?΢—Ñ»Xþn‘ºï´ÉUu1DþsiØÜÙÀ-¬“*/Øt4qOîë´#A‰Ÿ¨ÀWª
ýé÷ôfwºúh¡;{¸½çXšÄÝ7öVá$��¡.ä¡Ù!;ý¬ª]¶í¥dIK:}2¬ŸÂ`”—ÝzœÕä�§dHL‰-M­BEϨ5 X¦)ü8ÞEÙ^üÎÔ®oÄÊŒy-רD÷9’w³xâÎÚ�òÓËÎ÷®2õµ*©ó«F`„í3W¬áªãO
'6"5..Óuƒ:yºÞ4’à3ÒHç‡O—ÁÝÄú	$t‹RAhA-°|Ÿt«k¤Îçò´C�Iò~Oïã­ðÍzÌÙβþêþ{ŠÁ{.ÐÞ(�tÞüû]%ð¯~´Jñ§1DÅ©AêPñÂP)2Ùe«9³äøxS–åí+î³Ç•xòÒ¬]:Ë×_nP´lXe8>¡”ÔW“šéÆd1ÁÕaw9×é­|sÌcCô(;{þ£&)ñ>YÕIÆŸGˆí9�ãÏÓsÍqéž%£×RO'iÑÑï¸õñ®~5ë¸òêvV½C¾ï“»‹¿·j®øËÃöOν'¯_N*óÇ7Û²ãÂÚEÖYT×liÉðš­÷�
øgš6»(º×¾ë[)>K+°ÃcÍim�nËzÑ»ûV7à7¨O}MÇGéíÏÎæÌ·R0¸£„ðh¦X½o€€F44ì²ò¦VÊË	ŽÖ:h¡v[nuFÚxâÐËviªøìÑ�°#”sÒËš"±ŒôâÔ©ÎÎm‘ÒáDíÛBZ‰nAçmõÅWVO€µ¢	•O¢«žuÜ®T«œòX,œ®ýµÔ²¯F �²�+\X¶E�B4&„¯ciÔÅùêš�súS
Ñ–‰* 	
ˆßlJÜZ¢A®¡ÖŒðx^ˆŒqCDj–š3H!¦’VÍß;šKs¬l B>­/ŠXâqðõíãÉx@À	p’f
ŠcìŽç”§j³
Â4�Úýÿë‚	ŒpïÈ>žÝýD=F*´¯EDU(ÝŠ&ý_»áÏ]¿P~)å@�ˆW·f¸j†Îhì¯fuÕe'
¹¥~>:eLºi®ª£F3Ùw’q�œÝMÞ׿N7º¿9ëÎó þ¦ÿ ÇpõÿÙúËÓÿ
aÕ¨k•—g‚�Ó=YÑî™|5J�k�vìÝD,­š_mTËo\Ój÷Sªì†T]Au	MÇs´îwPUUŠô›ÝlÚŠg…‘†¯ÿÄZb¶áùÅ3çO69×ó²Ñ¯Ñ>3q
Àf`ãµz
¸ÇŒhýóœzc}ˆ•ûŒX°‡&]„$ȵô{î-ú™i
¿§¶¾^>Ž~^ìÕæ±£ƒ¤é�2BcÞ�	+~ÇÍÉçÌy½—)ÝÿNÙàVeá�$!$�„Ñ+3³Ý_$ÛWçxªZöØñ•VÐWÉÔÔ½k�bs“zÌÄN£ÅƯSz«l>'ñgW¼Þªæôï1wUS»ÄZ*ÜM>ZÝ×m³8ˆHøç¢6C‰2ÁãQì$" ÙëXS«ÓzÓA"-mp¢i4gl4¤£!ó]®¦¦Â‹)]Õiï‚!•Í«<Ïø‰l¨ÚiFÎ¥XÐtT�•ô† dMJøétᦟEò¿d-¬Æù6Š÷8P–ª2ž—}e“Ïu¬%9ß*�ÊàÐ¥L�Y;cÑõœTUoLj¼ù"¹ì¥Û•[¾zø
‹ïÛÜÆq¹çXîöfŽóã}»Þð¾Dõ»^#ÍôÖ‘â^†lø4*\î†ÂIO¼O *ÈŠñ¦ëh¦åŸ#
Â3áÅ”T>=}¢¦b£ÁåÒ 1Ù¦:j3ŒÀ�9Ûù³¾ó÷»ˆtE! ‡NWÆOoŽ=Ä<»Æ{æªý3ðÄÖ&ôÍý(´Ð›iÜl’lúfaOà|¯ÈœF]Ûð&>=Wm~wÑ•ñÇZ<¿{'Ö)æ…R:ytŠª½‰®"9™Z3‰Èbq7R©+5£Zƒ«y‰sIëZ…5œÊRSxS†æ�¤ `>]@@<�çÑ>ð�Ãt�î;¹Š€ ¡y½
Ã7%««MÜð:–Œí¥úËŸšuï¡ßÝãW‹<<Úú7ªóÎ9Þ»quGsÃ��nüñÅOhV>;zádòpšŠíù>œW±©]¥£5Ò·ÃMD!ýÜžŸw—¯RçγUWZÀÅ{ù’#ç9ãŽÞ‡^Ƚ;oYê£1Çxôô…ZTçgÌœÏâ-.:Ï8®€4Hük•£¢DU|õšˆ¨*‰§‚}h(¼¼LÉ!0DM
„y6Åj…Ø`ÛÚ¶}p®y©ÌœßIó­*[K»lm±¶Æv[m¶þ³Û]vGÇ„Fœâý*룜[FàžPO¯xˆú¨M¶B¤0U6½˜±Ðó¾1™ўVè°(�CÅkn•¢¬Í’œºY²^©a<æ¹—>yBêس)�	W”¼ n®s­¯þ‰åbO÷>…!’Ø–×pòíÇO/.c¯o;æsµpï]â<ù¨óš/�‹äPqYÎy¼ÉëÇä®ë6M]è·fÖpšÑSUMÎò‰)O^ú'r œ¬ÆËiÏîí¬÷½g�öl/OÌ
éæ÷Ê\ÙKN?­§§&aŠdÌÃ~-î]úO~oÆ-xöyÞzÕ0v Q4áyögWÛg6K³._"mlædE²Ôwî÷ãó~)c›„2øýÞªîÁãPtœµ�­ôéÝE-Ê�´\ÜgD홹¤³YÎm5±gDwðl£ 7'K`Í‘•–#”i½ˆ/‡?¿L¨•yÓ’×ê�1%~8i{h¥©”+–z­�¹¼»fØá$—J"¢¨RУ¼…jD C¤¨v–>æ=_9�\»uRÒd;@äÐ4Rä¡„ÐŽ@xíååÈNDZe7Fíëò3¶ä^©;‹·0‚ÿ¦róúw¿wMboAi¹ýn	ZÂ⟤É#½™ìfnÄÖÌ3[ëãX»ó9)Ë±ë
—ŠUð㧹Ÿi.+,9w¢u\™ÓÝ^IÎn O„NT¾"1o&µ‹Ö•V´kO‰zÄDaÍj+0ùqõ—ƒ¥X5RµZl€È‹c_M
ˆ„A|�7g›Ym×ñwj¡mlÒÀ9O…xYn–Ë5ݫ㎳ã§3ßk¿�À«§ôãÌU„x›Z9žï9:ÍMö$žÊàuÝ>÷Û·žʺú;q�´ýÏ{y™[~#²ñºÓ·ŒyëÒKï»í>“W®ŽÛÞ·
Ìkxœsº©Îx;zïƳÞ3~{û÷0ŽéüÄùáäóˆF+~tyñsQP.5ÛjJÇ7œ�½ç—Ç>ßíäÈÆwÚ-͇¶œÑ†;�Ý�ìÎwé¹lŠÊë>>Ú9ïØó–"˜LáÜfy.ò~FlÚ^þ7Ûã­OÃZ“שÏ|KùÚUw~1Ôócß9Ž{v—Š#C"Z½x§E£4ÛF-U§œæƒµ®ËâTÄ[4ÆqŸ®ºý5Þ¸õ¬^ý¹Î7ïôÏ/®=óšú?ï¹÷ÒåRÌÐòûu½>-ç5æ¯'*×”Õ¶µ7?€ò�žô%Ѓj>�㈷�–“{ÿ½ÍÒ
&�7(g‡Ûå1ŽïÝÂÓ{Páhh]48Ò‘1Ï„Gö`ÌžØ;ˆ¨X]„¹w± ½”o’’g>“ÒjéÿÎq>ù9‹œ|gW5ôcîÈ´
¥õ\O¾»Hùvs’ß	Š*jMýO´ßZoíÍxºîÂþ)wÐ×綞2ó½·{J-ñ(Ÿ;‹α�,Séô˜™¹©¿�÷kï�^æç0ۆёjã§Q¹ÜãX•‡½aQ¿Æ%Ç.Ó9Ò¹yÄÌfxÆ*w¬Jõ;V`hÜaŒ fÓ#ß,³`[~~-ø%£O"å?êò-cµøºÓùFSÏŠ™›Î\¼.úÅó+0/7žŒJ�ÑÄÇBLÝãŽGwí'�D=å†Ö8èF!OÛ�OgÚߧú?\vÈ"^RXn·L§	,ë¶á{Ês…te<°ºº¤�eteí–ó>ÒuÃyŽ;ñ±ÖÔuÒŠx‡Z\óýyÌù—óÇ
Ùóv…�øÏÛE>ß�Í_¦³ÆOŸ:Å(çœo«Û™ë­ÉÛ¶/ùXw#šªâ±ÙãÏ™£±Þ½Ê-“Õ7‚Ó•¨`?µ—+V×VÊGG‹Ui£6À[ô9²�<†`iÊ?^Xc¡òi9Jªˆ

Š£ßl%X§­Å7žèóWsÖö÷ðŸ|›óÂç„xÞgÝíöß�'îíé	c½ž±Uïë¬ëµß>^¾œvÇIÎ_§öÙ(ÛÇaZö©mõákìy%tv«vèfq&þÝͺ�—ž‹ðŒK�nÊ:²¨�ÞËh¤ßÃ-ЪS\x
(wÞSM‘ݦ0‹ìybõ;ÙLi§e4Ê2iÆÅYÝt¶"\	×YF�ÐËsáÂŒN¥¤¹ˆ[}­yg~˜Quz.¢U86›¨¦œ1ÿ{a*ê³áÕ¯Hÿœ™w°ˆ†€¯OfºÞ�'YgQ´á׌¨(O(TYò¶+
Í2:fd™­ž_œkc6%±˜çþïŸÈq‘þ¿ºÃ†PBÓƒíÙ"¤U“"íÛ~Ý£Tá¨�(”Z1[2ÃÕ¸¯8í,<
ÞLIèkrFŸEâ$c	ÕÖ`îðeaab³’3~÷̘ªqój³§Î+ä·Î+3¢Ñ‹1ôLeox‰‡Ô3½Õvα�gtúÎ'™Ò²uœþ¼ÕáTêxÕÝNž³§}¾ó¼*Õ—òê~@`\˜p¹¨ÑZB¹JN=€�@¼ÒÒyY][ìßâD!�8Ù̸gp%ýðË8W*+’ãS“UÉ¢-´¾˜*Þ5.óuþ+¾ºÂ˜ìú¤Ãt(n¢—�nlË„¡™»ã¾|#³ðóO¾kÖØc¾9ï.e„Ì+…ÕÅõ±Ó31ž°ÌÝÿƒ4gÝÄ|ï®xãQ9=;Öé’¯Ê\c¥vT_
öXòÅk¶ÈÔÕ×
îÂ’Ø[Të†V[M¹ñ~Ÿ}é=ß9ÚƸ©×nËÝ+ŽHfï&‡Ä?ÐÖØâerºÙ?Œ£{_ÉÀ«
«\3ÅÅ„ÚÜQH‚8ΘéYWMðšÆùJƒS»jáLïM2ÇÅ˧|åkF:%6Åèäæ
‘ZÐÎÕ(F‹^Å«ås±L#9–¶�•�¸ðãGNÛT†Òc™r±ïÔ‡åØåZÂÍCPD
pQÌE.§¿¹•2®�ä¯2sžV]D%DÞ�š©[&ú)®5g©iÎq':e¦ûh–7ê9•bßô§ÚXÓf_îøýÿŽ{™*°~Á}àÓ{Nø}þد}¼Ÿý¿†>è^§ÛýïÙøî¾xÇ�ÕÇÇ8I¨FOÑ´„/ÿ¼�ÔŸüÕEíƒIBh¨‘fÖÞë¢Bé#!õ©û0a#ݪy½/\£F“cϧ˜tím¥¨îYöœýˆ4Øë#ºjÞ#F<%åõP‡
û©Z¡ÑÔakãÉQã½VUþºÎnTÝ
¼úȶ“øÑzéê˜%‡]?À
´?à=°?Â(-£/Nƒü¨;…H¯oUTý)%2•Áù¬þFì,X:P -)7H¾1[²Íj¦ãíß·Çœ‚”åò¤Jˆ¤ìø»"ÃÜΚæœèˆˆ(( ã
Úû_¿¡‚ƒÞ¬'QÛKòÚXá¼7ŽW¥è‰.Ò0‹×£ý•�ö`´�Žå…´‚•Ð</Ï”ìÞ!W‘*¸+WMj©]¬À©§HÂ!K0ÌP‘*PI¨�F— ¦¡ý‚nº÷
*¬n¸áAÒa˜Ôþ[<£~\ÈÃ:1âž/³0À¶ÐÂ�4kˆôù0À±V˜»è»ãTÃf…0¦’¥�•ÅŠ#75¤,òÆZ²õÊîÒ¶ëûzŽ_ÝèÿoêßùóüÇÿsWü}9§_?ñ=ý}|ÜÈ€* 6d_aû„÷´‘DˆÙ$þoÛ§÷îý·¦o¹
Ùq8ƒn­Ý\8æ@߉™‰³}“G'i” \È„™a0ÅêF†ÃÐÍ�
P-,œ!í„0×›†fi±3C€KKfeL=hGŽ˜ tÛ	eÅèâ�›óÜœ¹7‰[dá6!°Û|âÂ:A
N™8Ã?<ÿb§ý/ê|ßkÚ4�þ_¿ºÖßÏšôþÖùúŠ¥ª>O,dnfõKŸê‡<©¦dV¶3­q{ØO™p›/úËm/«ì (ÕDó¯Éÿúç_]®‡²
j¢ªŠ%¤Cªù’Y}º·ð³}%z±"}qüÔ‘u,Á®ýÅûå²´šD{!×Èù»¿ì^&�ªžÄ;izWG�ß*-6Á~©y*ÀZ-PÀž"¡l¤(IGµ¾—ð(Bfyý›"ý:ÛTMF½ûó.+ßK­‹d5mî‰JZƵIÕfµH!ô[6
‡ØÆÍ÷8szØíÚÜ$×+ªp*"çf‡~zj¤ŒIjqëêÒñÁ¨À£¾<±ŒU
eæq·÷9z¢ðn?´b*GeÏÝr®[à•¨�‹Å
•Go¹¯Å[p§r ®
­{ùqqt4mhÏö9Ü¢R§êP1Têêaþ
΢vŠC;ñ‚|rËyçÑáÿH Y±“Ò¨”*`€ ¨AÝe,úÿmg¥h?ê©æãHþµ=Š‰²€bj$•TÍ` wŠ:ª€3¶Ï	þ¯uPICµv`ס²Ø\ñð†ç½UI�uB*tÔÁ¡b¾Ü<ÙCU�OK|TqtþÁ½Ë=ŒIw.AnÀ>Ž`â®_qó“�j¥²7©ïBªóyétõ»	5.Q·Þà`¡Fź›}þÛ;uë¥e¤ô®Th«<R5w^ûWÍEª”è¹Ñ
ÅÜ©’†
öícVŒ­ä¸-<.©Û%O¦ñ}0è ÛQ+�Ó§÷e©(ž©¤
òdܵ¤˜÷swÆRå5/¿&NKÃ>—íRÅ9”6`rX÷m‚™ÎÅÚÈÀ2¢pR©Cš	ðQ=7›pÇä—ùàçB�PwߌéߧiöO>ìJù1•dÙŠ.I­�éXak�K­P„hеÅ	w02‹s4ùÞJ�£÷ÛØáX3Pêì=ÒšFºíL¨xÉnsVj/WQ\,"Àêt
kˆ0ð³Âëëg×O±´÷éÉf¼
ÃUåíÈqw8Œ§¡†°ß›Žri¨:ä‹ÀO‹'t™Pè>¢}{2£Ý}סcÛߟjº—Åé�¢Ïàrv
†“Æ¢"
1çÑÿôòÙötÉ>î27¦+—Ã?�Çz¶3•ÅšcÁÁ²-]e¥tP$à¨%Js(êd‚œõ±ÑfNtøil=”Z/Í�c—%ÑãâÅÎýß5ñÈ
3ƒ¦Â–	2wÏ¢XH+5L¾lB–Šb¢v-<Ì™('¾_GN؉	ú¢'ÆÕa–w;/R‡rèÚÄÙ§^§µjˆ0‘Q4ìa	)¡PÅPçT=¿q'T|òuE{l¾(>¿~?›–Âû~ãº;¦:ÏÝϵx^\p=ï0é~'6PâZáÞƒá1Ù'ÇßàÕ~t„™&;v‹ŸÐ¸�óɺ2�üÜú²‰·á½Q‡du(]òNFÖùÛ³ý9úˆ<Ý~}y‡±‹ùý¸EñG…·óxü¸Ü�Êüêð,ºÈoGÑS—N9mîdÑÑbeJAPåß…·4­R»XUeÎ|ÕÁ/H	=|Æ-Î,ă2T´.K­:Q’Õ4*m^…6ì¤y.h¼è¯!ÞÕI*%j@{£u>¦ƒ±»¶²•M÷Á*ÔÅâÒ+gu$	>>Š‡:”	C½ÂÚ>N0ï¦ücK5nÄ¢É%ÁSÂŒ!(›ö74C¢r§VmíòÊ(¦?FJKïåezh,!î¾D~ZÙlö�—?gL
è¡ù÷µÊ‡–©¿îþ÷/g–R±yÕ>ܘԩb¢y×Þ¥ÊmTIßs§w‹|øxúóøÌÎGÍF¬â<Ù 5IúÏJ—"P1†SçDg•Æ…ÁG_Š¸zgušý5Sç§^žg(¥m—NP†×îiaOlô¡–ºVp)¥�Y¶UdSV훣ìËÒÿ?MúcŠº¢ªxyÊõÑž¢zÐÑdb¤z,X´—ÍZA*�‹«}7‹;5q£•wBØm�²“ºá¸2êÑWln#Ûcæ©ZÌÓÒùYgŠ]],™üY5õ|b׌TU=ÿU<¼Ì4©y…\:\Õ`ÿ‘¿GºvöO+¬æ_L}4¡G¥ºJ*ÃIiVø1£w)ˆ1ɬ…Ñ)¢ þ?ô¶~=ûR‹ÙÕÃä¿z£Äº’œñ(œê‰Z‡:¢gJøeÃwDéïa1QU(‹JžôÄ­£ïFT¥Ú(*{”%1„bí¡æ^+ZLì:^tåò¢%\Øܦ
‡³cÛD
T4-–Â짩KµË‰¶$$5h}ü;~j~…NKÇUþ˜&‚æµ>õ³žY.'ŠžmÚi#UÒÐj¥w:h«d ⺹øB¹V“­DU2ðbv]:Ìy«{Ù¯W_I
¼—Q"
%bêÕ|ä¶$Uѧ�¤ßžp¢E°ÖÏ�-!•A—gç{ð²»n|î…_xžL“D©SM¹Ö’´åulŠû—^üªÕ¢·(RÞÖµ߯�ýß;�лÎÕvès­SÓÐÃ.�[ý”´Š;
Ù��—ìäƒãëw.“kQõ£Þ<„=>.æÓðX/ÓY‡¶f•ÅP­ì”нä–;BÞ¿\k”ÕΙ÷Q”¬Z4Xc¦D•–ž§r©7»cWœ¸Á#HµtÁœÂª³�ÙùÇÂî_Óêýö¾|Í ÏìEÙ)w:ÊBQb•€ëÏK&-ç�\ÞælþïKÜgd¡�,‘URµOÚXG]õy�±eH¨Yäm‹ä^æç�C¬L´t�×m|µ«ò÷ƃ¶8X™â¯³èÁÞy[랢‘Á'	°ÈÙPgc`à²hQ¦P¦©ké„Q”Ú¥jž!Nœ´¿	w*Ñjk¡qÂ
±b¨º"nÖΆ…©RßGcýÛ臨‘¥‹=K¢;TD½SÓâãÊ„Š†¶¯µ½ü¶½Êoç÷¿‰hÅ¥ÏÙi…å:¨#c±S\8¬ä±uZoÑ8¯c4ÙÇgå@몦|Íé�ïrSק�ŽeuM¤þÌ&„
[ØŠ‹n¬;¨—‰G1hx0’WŽÞ¹[$Tå’÷ém10Û
”ЦºðÎÛë¼m¯žOQP{åøîîÓlƒÂw@¹ÞCŠ÷@NIw\Qòõa_‚÷k-ô@‡‚ˆkž½oÂCÚMõ{_½Qö&%YrÌ­þÈ9ÄÂGù:¨�;éÚÄê›Ü›ÙKºGº?šÔ¨Z»¬8ÚÐ2�0ŠºbÄ!ƒ]m
|Ô“.•Z©Ñg.‚æ¬Â(tˆ©Ï¥~s÷ÄKÔ±<ÎvŒÉúÝÍl~ø{Ý=ì!õ7‡~vt»ôT‘O»á�*åà”%o!Q)ïdô¿Þ
U“ŸOtÄ’…ö²u­5Üê©õ"Š—|Ÿ¦m«
'œ¥]dë‡>Ö9ÐTN¦)]jª¥ÌV)‚ÌT±J4‚©èmÓ©Úeà¨ELkéÁWLä¨ ºƒE—çìVêíq$¨™©Gßàü;›¥Pä±Á�dôGC^;ìŠÄñJ˜g��NùQ£Dàò:!_³uf¦ºÚÚ*â¡R‹ça5ˆMÏ]M£6-(š¨ÑF2
Ó"î¨V‚¨ŠŠ(�Þ¼ˆ’÷|½û0@pnºé¾=Ùãu—w…ž¿å›©ÇŠ”ù G~£ìkš<$+3*ÚÏÖ¶VÔ-G‰Àš¦ÝíËk'72ùì�~�nJö£cÕÁMϹø,ýmR–žSL@£ƒt¨ËirŸsÑ=®-ò¢¸2$v³³F%îY)Ö¥ªõÔÅð©
ÔO"ž5Ú¡J©°÷né‘_C%êP±Ñîì†|ìõµþö‡-¾Nÿ4�Ý6è²8VùßLƒÜïÁk ­ õ/¾4÷‡ŠÔ«hXΆáD,(L{yWæ=¤êö0žSÉii±/ºf¼VXj§dê_&kï¦tµ@«bùbÝì•LÌ÷Ï�HÅŠˆ�
‚[ø5HÛ~ä¥yîp”;¹]F&ÊÔ­J]n°¯µ/éC�
PÔà‚£R`V_\ ®¤�¶K*/�úzÌ�‘_Ñ�¨!¦íUó"
Úˆ…ºÃÅHDÿá@X¨‚¸ÉþBQ¢“Ë"ÕîYÕÖÙÖwQÓaþ
ò§ýóP¬‘T±©�R˜“RRÙcM5,Â�Ïq­~Ö@/Ùv�1CŠþùÿËéÕˆ?ÝÃ÷K$’M¶ýÞÎ?yçó]ü=‘£ÔÞHõÄS�„K#ëSÆ~wþþìÚ¿/Ú’Tõ°´»¾*ZKΊŠ¨±—mÞ›Õ¨^B·ïr„Þ±ÆÿW³_Ë4ˆzeTP"ëâ̓àvðhQ3J.¡Œ¬®ê¡ê´ìŸe_œ¶û~i¨Ô”p4cöþßµWõ‚×ûS¾?„!ôAPKÕ	ÿJ"tÝø{˜~²
*ÄÖ×úS›
�ÛeCçÌðæ{æ	š9FC@A/¯î÷ú¾Ï?g�ÐBèa‘‰	’VXQOņ<&Ýß»O�ÆòjS¤µaiù©úºÉ­>›X�‡öÔ„�?ý‰üÿØwrDvÿ´Æ¾O£
¢/‹ÛLÔüTn*£Gš2%Ž¢ëºÅÿ\dÄÿùõu]–›Ÿ>�¼ÿöT„D@O÷@D@L“Ùg¤’Šiö#þ£$6©ÿ­aŽº—Ǹ‰¡t@. yO0½êÃ1áéoóŒNÖA�Pƒ?¡ã‹ý@K‘‰ÙÿÃíýö½Íëù,hÕ˜ÔN|õ5ü1µ�+yUnOá™·>4s±É¼?d˜×óaÍŠˆþ‡0G6.³6‚žì9ø"@û’aˆ rů„–aMqC#òÿ¯÷©
??ÁÄ0D¥¢
Þ«/®ÁÂóe#…)îTúÁÀ˜éf–óò1­]5Y6–Ê*°þ†„;½w‹bY°zBoÇøžæõ>ÄŒ%e…çä'ñFP‘•âîÑ
î½÷
NÄ�p×£ÃOrƒ¸`wå×òh:ÑŽ÷¸ßÿkâ�¾à°íL±«jÔyÏ°›<$ÄÆdc#¹Eb±]ZÆ ³¥<9E°öXsV	ÿ)ê6q´YBaRÇÖ’%ÚRQ†)“
R)c-çý©¯%|öx¶#ÁŸá’\Àò‚ø4RJR�R¦Xaµ[&�zu±8>’wÂGµj$r?ï#ü×GG‡t¹•�øu“}µƒPöwO[ó	Žw¥µmõ¹Nýª«ÙϵlÊd>h¸Õ‰‹Ý™
��t9lwI¢¹¼ÌŽ…;&Æ
†Š`èl`?ˆä§´ì¯
ÃâòøYñrí‰H”‘X ƒ�b`AP¬iðÙG}ƒ7wxvø-ŽqˆaÑÌ·Q)cÚS„››!96l9
9N¢Rr¥ˆá‰ˆámÎqÈë&Æ$Ë$†ØÔƒ>n/Ôû•³yvšVŽ\ßÞ:d)bI¨˜÷÷];„׊6Ø£	H<£úVGgD7Q(¤Ÿ(™bkfŽšîduB£Úmêw"É'(‘9f¦Ç2gv,¡»@ö+±…¸ÖB>wµœÅuñ“KBÅ‘gUL¶Ã“”‘DîC±ÊôI£x¦›%“冂”njO[ÊI°»š#F¦÷E6„z‡´ªœä&É=¤»^î¬Ò
±ä›Ý!_	-Ç%…÷ÀsýX9·4Op�wm�fHLÐʸHx9
GkZ	 p% 5 ¬š0ÊC1^“ÜaƒÔžöÿ.ˆã[–=îÃ7#LO‘îÙË2Y°es1$ÁE‘¦)¨I”ƒŒUÆ·p䛇ê¼×ðs˜u£ÿˆ7~—ïý%8†Óû@ä™øRúï�çÖÜcÅðÏí[äÿÓ}Tÿ¾^®<ƒJ–Ø 16£‰ÑÒ¨þ¡X^Ej*ÖŒ9ðx@«ú€Ü¼p>Övf ¿Šªªø½^Yú{þ”çê™—ZMI¬ÿúa½Ø! ?Q3ú¥œiZKQ`X7 cU–ÒÛú¬¡Ãù¨n¥+
[e0Ô§\°ivþ
F{$òŽZ„ª}ÛäçûÊCÚN½ü@l~«9WÍ´<¿ƒdôXî”»æE¨§Ù'(ýíÛ”Ûú><Ï�ZˆëˆG•‘6G–Ð[Éð<Ž6‘ch¥iN„cqï
Á6†ŠZ´ÇÈ;†™‘·r#ßZ|aέàtj·L*'`‹Qíù$–¦‰=Ÿ¥‘ÈKC‘p±š‡a´‰ëH²%)K?v¨1ìR%ì×ÁpØvƒIû•õ9Zÿo.Pàž�«–ótÝÞϱß[IH=ÅDýí¬¹ÃÙ|eƒ­‘6“{1O	ø&
4džC×ÜŽù,lt£ÚØ¢~†ð©Ì©:XŒ(Í1	òb¿Hè:.Ž$.BéqOùé?tQ?íþZ}¥Øj­™ß[ñÖ±UÃ/sî˜ÉÕ�ýÚÏíY,I¶øù~#¡ôî¢ÿßúMÝ{}æó£úÏÏTIÖ¯ùÜû­?ÈÌôó
pÁQˆ€´É¥�ë9¹R®^×
“ÕèM> Œ'åSÊOþ‹5ñ�ëñP!B¢%˜”!2äð¹‚T£üv—2íºÀä.m¾.ËœZ\-¦ëìé²Ä@+š…¡b Ë½ÞN€•ÂåB¾3˜šxN1‡‚üaq…`Á mòÔy¯(ðÁN’6ƒŸ—
æNó«—¼û$ER¡‡zÿÍ~.™–¥…N-Ÿ&èÅbƒp©I…îRmÎ+'›]œ“LÆTŦC}cV„p”ó, ÿ^½ók8ùðFDYÖÄfîé‹èEüO{ÜÏŒëÐrj@giYSò5A
úYQá{ºAøùzSÇÆÏž-ί¡Ù3ŒÌ�ÚËnc-¥�Š?‰#G¾pPà]úwõõ
º½DD0²2A8ÂOPu£
ʃŒ0¨2°A–ˆ£,Žg?ù¾ÿ“À�°ã;<ý�ü—g¹vQ�Ç;Îç•T©¸”NTŽØ*I‚Ôž‹µä{	¦ÆB^Ó#’ó—¨ò�¥SõH
�¯¥WµÀv=r5�§Ï)ÿ+ô[jÈü•錣ðÙ�g)øÙÚ¿ðÈâßΙ	ß6'P|]ü6µ#Õ…'##ýpvvÝy
9f,µc›Pú$ž~ÃA¬U8†ÐÒ‡¼úRuªÊ³ÁQm*3#c±¡i†
 4o.ùh&ò•$=˜Kçqêpå'`},‰ºGîXú!د’�m߇uÕ@¤÷BQR'õGÆÿ¢ÍŸ\‚c®ç¾æ»;Áf‡Íµ�ŠãËåÞw;=¾žï+Í·*¢¡ª-pwf“h«14ÄúS’H•/îCSX=G²Á ±Tˆ˜᩶C[ïNâͼÐ@Ûý`b|……a‚I¶ê‡>ìÙ:Í¢|˜’{ÄŸ¹æäÂÏ‘gh$ÂÈŽµg9Ià†»Èßq…†ÕþY-¡ËL‚‡€‚V,0Ö¶ JÂÛT´÷�d%%«2'@FA–,*£A3=ã"!ÛÕ=u­{˶cºçh–Æw`v¦LaR•©uô+‹CëS©Yݪ"]ýéínB™²Òfæl±Æ	Òʼnòõ­¨J�žjÕE'N��.'‹tƒH”r¥X™îs2ŒT¤ÄÁI¾ËÒb!èÿëEceó¡hÕ~f`Ð!ºd0àÆ‘=~Së�”Ñê.z™ŸÊ­žÖbiœ"L:ÏtaÍlvÑó;°àøaôœá‡3©£¦Ç€Ý׬ÃærN,êaÞstvUaÜéÛG2ÆhÅÁ“
Ÿ;cGpÛÿÑããß}Š]â[„‘XÄV
X‰Â\ž{LpôüĶ¤D±Š‚‰1ŒMV1

hMåŒ31rÃÜôj½‹ÍfÍ${XÇH¼„Ã83'¢®
ˆv9PÁ
X”J…”¥*×oW•#&ÄÁ‘�‘%‡#àS8œ¸ÛVµ®~-Ѻël«ûØ[œŸ‘.ï´—Ö¡q눊V’7Û
i'œäžmqÌS±QÅ`£
òŸÀ—þì¤Í/3õ»ÅLÌÊ—Ë{ÎÐèð‹¹Æåð‚yJ^ÊVÃ	2ª„¡¬??jªª½Ø¶ÛBƒèÖÐ]4q´ÇªI>ÈÉôÅ¿##Öy
ócj.Æá°š)O!Á&llŠh¦�|Lয়ÕÀ×Yj�Å8Š«o%‘Â4È­S!Ž
ÜÌ”õ$`$ÀcÑÙ»WmvÇAׇ8
"OP¡ðNÚ6¶ÛCÌI?·2ï=iççèÌ�èý~ã_)Iºßóf¥T¨üÎeø‰û¯ñþ‡·ïßžå�—YWë)(�ÿZC±ÑýpŸ¿Ôbûoó¯ÃÌ™}tÚ
 ísZ/á'�÷AÌf<Šyƒ‚ŠõŸ«Áuãòn'#‰âín…c±�ƒv«:¼º� £Œ�z;Ú^ÆÍ›ü»ÞŸ:ˆiËŠ1;›Å+‚_	íñÃêŸZ„i÷D&‡7¬\[¨w”n÷z‡g—áN”dÕ“NÓz®7hŸàÀAþ{ý„33Èß³þ'ño2o?skfPBÄ.Ñ®ATŠ†-ÿ/Âí¡�ò“�zg¡£Ë\còû|Ž§Ô˜C‰˜t·æKÈίökBŽë7jïbO"{^Ï¡CáØ‚šýƒ ™_ÏñÀ L 2®Õ*É^—ÿûAòO$£Åß#ÀŸ¼Uôÿa�{
Ñþ½®íÍ[9�gYˆ"mµÉa<ê?Ä•}ß=ýdk[>ä4à›"s†è|vCR6:õåMð±Ñ(i·.²=�j²t±CJ|Äã¯2s«¬j’,éÚÀþ½Œ:khݱíÝ?ó¦ÓÀ¬Îè…Äò‡^—.°Î¡9
6/T9wop“¿rØœ#üH0Šu˜	)8säÉ°£û}Šæ‚Qs�˜ó�@T7å8§0•¦)QEKO
ÄÚ!¢¢FÉ?¯ÃòI$=¸àþp“àrÂõ
ôâ¯fbPš
!'_¦À”´¨_Ƀ£�‹¢�¢ØÙ3éÛÇA´yX¿Ë§&{bhîˆîÄêç‘*åÖC$ѱ�ßÝý›ñ†É$‡vol™'z
“¢ä!æ?ø&•.Õ6Ÿ¶l"K“çõ¬‚î
ç€èùøI7àðÆ1†6ÄFÏ°ˆ!‡úf?¤”‘Nð¼�dŸø6žs?}þÃö»ðG,2s(Ji(
p¯Þ½F…rCut§B OÃ?ÊäUµXÁÈ:ÈMÎÂÿhß'	ùH ™0Ðù£äõ�`!ÖßÊàÁe)„>àã€fˆND’œŸDíSGï%¬…¢9€�¸K¿í4‘?ÐÿOõbsýó~¿þeþa
^í䘕gù~ÄÒhÛAbE2"�Õú>Ø¿(}ÿ�Ð~+õèBSø£&ˆ”jJ*©aK8f+õÔa¶.1ɯշœ8RrÞCïóˆÉá©›”ÔÝ��3B´]˜…)d`y†4ÞˆÒeB B‘îþ:!õþ¯¯ÓÙ>^×k";R+A(&ÐPò
{é¨àVèÞYlÙZ±‰ƒˆ (Y!®¸­Ï	äþë	ó(Æ…¥j6”b4­´¢"ÄO�‰/¼õ>ž³¹ÈÁ¢Ng¤ŠƒB�pë$)RGÇHoÄ°¾9ûÜ䃹º#å=ƒ�±ë¡Çó0×üY‹/�+ú$ž¬=!ç	ýœÓä˜b¥�:N»!#rWMÚl–ÚÈþ% bÁžÈÃ
Tñ*.‡‡â�VÒœÙÖÿ@Ã@ä&øLG%娙ÔÜ©Î¥Uq¼sj:F‡>#h³–&!±\‰yÊNRí#ÃÇñâd^¼“œ€wÚü?‡OÅQþÔˆù4Ö‹_Þ3ŸçÙÒÍÒÃÊLC—$r…:°R®˜}»
²¦¥wœðm9ºÏ&¾»“ró‘ÜQ£”›,4%è“Ú#
9u–~	©ðVU5û—Sz»L«÷cÝgÙ
t7-L',{ÁÔ�mî± ² “˜/z=¡(QsR˜Ã"Å,Jd”°Îbw/3~ÐÿyIߪ+C„>7oèÿ‚èÿ!ûš'†>ôÄSÅÒù£<Î?Â6u›ÈvŒÙå¯4ÃùƒôúÈ)‰ þ©Od†~¸×ñ°‘Ü“d#3Û­!ùÎ_ŒÙyòÏ„¦ºðë�¥ãk§Ï†A¯ÍÇ=—%ä^À¾Ö
PûáÛ\bJ?0vÓÙ÷wˆ\“Pß#Öù‚ƒ†Úõ•B,%ð €—Ø£gv¤�çY�ʲžêÔK�öd˜0ÛGˆm°£a,±#ȧ„š8þ™?dY'áù´åÛ½É:Èž<7“û“ˆXœ¡&ò7r¼òDwG"€(€Œ
\€È‰lJvg¾Ïý™ó°­JÅ“z&BfÔ®3cZE¬åØŸŒmSjê]˜ƒ–ö¶×5)܉è<¼öÙÐ3§79}I	JE#¼Ã¥‰¤¤°%R6ÒL5DäQ0§m/%³ݤ ™˜¡Œ!Ü=ZY‰ŸÐ$-˜›x
’;ùŸå;uݽ:I&dš‰'•DÅeD*¿€â=¼ÛyI޲ضBŠ†ÐˆÔK"od‰#äNµ}ù�‹VǯäOÞtuG}-Fä�0ßRI
ª-�îø�B�.ûã”H×¢+�±c�bK	<âŒMƒ×žµóWmcEnm‘Š§éô�Þ9!‰êN"tK!çâßVÆIÞaûùBdzÊá7šô6’hæI’½Ë$öXyë�ãa}.KÓÕž­š­ö@„Ê%È™H_xI(€÷��“÷š
ÐPr29
dmÓžV×.®kªCò¥ç!^âƒëw*­ðÑaŠV!RÛqÚ–ÅT³¿–‘…ä0Æ'qñ•Ø8†é!F�y¡Ý>C"Š;°s
-“аÒF�n½ý=|j51„©ƒî NnÛ{ÐÇ(¥<ÇhÓÓj6Mµ-ȵºY©)K”¢”JE*QJ©+MlÖ•5¢(³1F¢ƒz×ëëSVûëì,"/7°�¬ü#‡&ÂÁa• "@�ýwx$>wÌqûùO‡³ÝIùx5ñ�ãKGAò±×taïó^Øh5.ˆp ;‚T>�	¤Š¢ÁA?/ŒIÑìÀ÷zìPˆ[s(Òì|ŒN�ío¯vì‰n\æ\p�Å�÷q‡åoJ^\~;WfÑV©š_a¶Æù„þŸÍ‚û0ÍdƒeMk¶¬dO|õš0áqîBG:#å(÷Á(ÆñXœáç/®V–Mïð¡½MåD•ßDb?†VV†¤)'ÇÙeŠµ{ÈÑÞ%ÞSE�Œ˜á‚4)ŸdŸg¡„nI±,œ›¾ûéuãqaŒ§ëŠhwæ×Í>—•ú±—¾Í««?Ãd¬©‡yàú�È›V$cÁöDL½�`±á:•Ü}`|žëž!²¼v€ùƒ³pndU˜EKÌñÒäêÈÉäv�€rGEÓY|øgcqHÞ0<ÑÇ;ÙS,MG‰re6HtÈ:¢y‹]MˆAèÍia¶0ÿwÀùìÿ˜¯ö¦þ“aE§9GËõ_>‡è„Ð�™˜a'Â’"$‹ˆ?�”í^³?yú»+aÌÅ31=¿»m¶$`ÅbRÁÁ;ì ö�Ÿ×oøo�¹²M Å’
ÔN¢*ÿVe1Ð^Øý‹ý®vð¥Ý†§4Ø*÷øvƒ—HßýGúŽÏ¿}ÊG"�þÈy‘UUQUAøüs@‰Ùõ�­Îý°|àA,„)#ñ¿˜üƒ“ôþ"…¤Ñ'o³ôâuŸ®î%L„çuëð~ ÿ‡Sv†Ûì1·3•ú†Uü\ƒ:ëü4htr	9`6oý~ã~wžrÆfeÅ•É‘âÞ=áúÍÐÓygXˆÈX9„“ig¿d“üÅ	˜®·ÌÙx„f»%(Î Î�ï:lZ0éèqxPèšÉ‰yÎhå
 ²sÇYƒ’ÓðÐ*Á¾	€A#1D±rª‡48®æ¶Í&Se‘òŠûù=%„XZ	õÁ€ÇøÜàÒätê9ƒCJ4ÔCT¥+Õ"ê]v�ç 8ä�|ŸÜ¡ ëƒ�†+゘[vŽ´Hˆ8¡¾öfÑ�·ÁâbVºä¶fcr	w
•ÒS€§qÃísÓj´tÖ›fc¥dX'-fæ\ƒI±q “èJ?(s’P´'ˆ�™Ã‡53¯k2Ãh¥žÀ—¹ÙÛ/v,RÝpdYôxà
ãÐêL–z—mã	‘ˆð‰SÃHâÑGÓ�%I9>êŽÈœR,;Ë)�a£C
ŠFš)±JTšH£ºD¦ÔÕY„bí˜*‹å°Ô*+RÛEÍ�™!!ò€O>ðÕ:¤Ü“S,´Ô¨˜X�$"ªB–œ
Àç¡vD?¨ëÉëW�brûÝ3 ´Ï§ãG1¤mSÚ§A3Žpõú½SÍddmE±þF2*ÂÙÑD¢N•4°Œ�6ëëj±MÃ"›RÉ”T-Ø­LœèQ¶Ò�Úaf��¶ÎÓš­µ$6‹?i¦ù'¨²49��ï0RPë¶Ín‘12LMkcG¡Œ�¥GSc
ØÈËm[%9©ÉÓ”Ô‰àS±I…�?ÎkbS–ÓÑc4|SÏ´Ô““ÓÄ�‘6I¨‹‘†T˜z@ær�§I3”‰7¾’d¶MøbGVÒyÇ*9� åîäݱÈÊ£©´wÇNø³5“!´IgÆBa™¬\	!_&èÀ„™.�6Û�Ád˜]uçÃâÒnq-–¯HÀì�ŒáŒÐ4ØC6Œ0�Š¤Ä†„{ßCøKSDéu}Ó³´c?�OÒ~
Gúsa`£?~ƶòì=Ü+ù›.¦­|&É
´š9��”4|Ï›jH±"ÃÈúxIë>£a¡^ðOÅz'@
¥qU 
‡�C$£¬­JÖd«ÎtJýœ›9Îq1¯¨0ÛB2Ÿdè¼Nñ
ÝF"éï‰æ?”ÂQI£câî‘°”�‰×Ö˜'Š§¶#ãCë�A’Ž oŒˆ„ÅôÿAˆQK3©5ªª¬Ë2×½bBLSÔ€w„÷më^ý*.A©G*Ž§
q‡úý­õãUèêbyiO´P$ÿ�œÏ!7ŽÔ2j#ˆë;hÛÆýq?�—|kª½Çc<æŠdO‰d͹#sFlS¼r=
abɱ=ZÛ¬{ÿú„û•¤ƒæ€øÂ}Ïü˜Ûû·Ðåˆ~Oú?ôÚ«÷Ú·‡ª~÷ü€Å�ÈP;*°þ÷÷%¥C}¼ƒê1û#…‚oØBõÉòSö‚”ÑÐ�Ë—R·;þŽ~Ÿ?d–BÁR…™ã¡ÖIŽ“´8ñ••+‚�Þ’pÖ¨OÒˆýW‰æ1C†5UÈÀü±ÙÖYµÀL÷[–6¨s÷–Cà��㬛ßß!ü°óÖ¡|Wâí�÷5:eNzRÈØ8†"<æòM±·g521ÂÞï_¢"@…N~Ó›Kö;Åi@Í€b°› ´3–R‘Â�›šæáE’nrnü7 áÉ2G;lBÓ
Úpõ‘JY¹»gòäNGN9$NQºJ²,«N4žQBg]¢€frÌœáà0‚N8 +Àâ “$&£i$Š	[“hÑb˜¦�e6*’ZÉxÇå	ÛÞfµ8º› ù
Wonh¹Twä¡N”–ÅsX²”¤¥!ÓY!55ðŸkû‹_;y´¼IÈè<ˆýY±vT‹Ó) ¨b*&B-%R”Йô‡CÐJX!Á1SE4s7äO±Ý¦–nPó„+ž\zå2®Ò~Ú:’€)Yè€5ðH!ØLbIð�ÝËy¨ÚM9
¤�ÔèL6:¬ä¦H”U%’E#dÆ)Ìùr£fÉåt9›š²ÝÒg½„“À©A
Á(�yøÁ‡‰)tqd’GŒè&ñߪð²Ñ9
R‘†þ
JÓÕ�7È«o¦6zÀÇÛI7;ÇZh—»—è¸1ãºrÖOËæñM¨¢DÜæ¡~
¾ih §Lß;†tèmfèÜæÖÖ+ß…[=|Î�毊ţ,b¥¾rÇ3|?Ï>çy;üL‰a.Ióèב&lYÐô60P5£�«!å
	0wVù_+íù˜Æ1ŒbŒcÆ1ŒcÆ1ŒcÆ1ŒcÆ1ŒcÆ1ŒcÆ1ŒcÆ1ŒcÆ1ŒcÆ1ŒcÆ1ŒcÆ1ŒcÅÆ1ŒcÆ1ŒcÆ1ŒcÆ1ŒcÆ1ŒcÆ1ŒcÆ1ŒcÆ1Œc¢ŒcÆ1ƒ1ŒcÆ1ŒgãÛ˜Æ1ŒcÆ1ŒcÆ1€Æ4cÆ1ŒhÆ1ŒcÆ1ŒcÆ1ŒcÆ1ŒcÆ,cÆ1ŒcÆ1ŒcÆ)ÝsÆ1ŒcÆ1ŒcÆ1ŒcÆ1ŒcÆ1Œ`шÆ1Œcc££Æ1Œc¢1Œ`ÑŒcÆ1ŒcÆ1ŒcÆ1ŒcÆ1ŒcÆ1ŒcÆ1ŒcÆ1ŒcÆ1ŒcÆ1ŒcŒcÆ1ŒcÆ1ŒcÆ1ŒcÆ1£Æ1ŒcÆ1ŒcÆ1Œc Ñz¾–úõw_½	47<èjTb±.²»ñ�	¤äëÙSÆçoùv~ŠCk*Ä‘µž”eRÇ*?ndíºLþÆóãZMÒå'ܱ�,D—ú&,TsFx¼êG¬ÛCq£ÌJX�ܦ°Ñ,ŒF‹"Ã2: Å$y| ƒd”ØCÎÒî¨}ÛÁUrÊ¢ºEU&Us¦
˜Ì57á ÛlÌ[h�ªaT¬öÄüÞíi•üe³$Nm!üçò	*N¼ØB¡ÁZ)÷mÕæèz+Á ÔgöQ"a¤u̇v¿�Æ•ßù ¹îØý•Ä_ØÏ9¹¾…ÉÙ­‡è?8¤@ûöC¬ûÛ·Xrn‘/pÑ"Ù!UT„H¤CÌ/ô ¢!(šBJ
Iˆ!-ŽFJÈ�¢#dßLI6ž}»/2<�T�Øœ9†ó¾cí§ƒ�IÈY åI¼Ü¤9'jïr«Qj㟅ü$�ßÈyûü±Ñº½Wnöƒ×±:#ss¬v6ѵyÉ
fI%ÖwMvÖ�Öh
¶@z"šXÓÞ�"qÌdõÄòç%"L¤b–=Y=‹	Õ;ÓȸØÑÌhrRóI$…“À)t`y¿GÑâ›±ÉA:Ž¥aÄ%‘5G3DuX4¢ÉE§´¶Ûn�
DŒT˜QJ4kF�IHa%$RT"»¹ç¢õ�ÍG¢ö^§"O×RbTñQW§©Á„x;“¯,Îg8ÍÎvØ•aìÿ�Z’…§Ö§h«Š
ý§ñ�UXƒ*Úõ"‰îN…Œ`Ø�ñG$NCŸ>`ó̈‚"™•�«A0IM>ÕÓ@è4˜ª¡‰B�kWÒöEa§ÍàŽÙÆqu¤¦	™9½iÞ%
ºyæ��ÄîÂ�<$TÚs,¥:Ýt`8z£ë�žK:…dG¹‰4IÄdìT�9‰ËøúÎÄŽrž²¢4„šAòˆu;�Âý‘ñzíÖ]Ädá,D¨µ
|P¢‡}TQPiSRéƒ9
Q礎àÂ×Jm8DÁŽó$âCyìG­ê7gÌúÕ\>#w"¦ž¹†�˜m4]Eœêêå´ÑÌуDÌ�ÞnàÔll74xw4,Ë'Ý{vt88î³ Ø z´�àð#ï‡Oá?ãù
/l¾o´±—e�2‘òž´�Û
ECÁóih-:˜Õ±DÜ22£»_H‡bm•C“Š±�Ò8ô¹Þ;ÑC¸ÕMÅ'h?+~£ò³�/»‡@Ü×…#
úÅð­àˆ†C�9’e›{èkk?aøؽŽ¨¹ˆ…ÂœÃ4uÃPvå<5ãôdÌcýãyAûÜä~yÕŽùÑ9Èî=ͤ
¨š&Oå]f÷àõÇ–B&ÃS0J+árd¡à¨×?ÓýZØ8	*Nœ|þ×Á×ݪˆRJt£k{Ü~Õýøv›iÿ$c#ý—ËP¥;Bt�WkŠusB…8�/2^SÕ±ÓÿuüöiØ�þþô}F
Nß.o)í-Ï5W+E<ž0Gøv°SGàïð7åQræ.L¯Õô®~¼Ú=íî›ßûM÷¥úSáÆ©×ê
¦ŒÃ¦WÛÈCëùÔ™Ê&°Ñ¤4¤æ›n“ð'Úð&ÌQ¸ì9S)T¢•%3…£ÉkAÙîð3þP‹ô*p&å|pˆ‚†–YŠ Õ"süý…¶Ê="’ºôŸä¯¢£�ëbG?Î,E¹$õ�Ië�þXîî¸=£�“­œ»r>¯O¿w§b³¥K$�æÏyhüÊcG‘d;Þ
’܂ƕמá4×ø¸4š#ŽpžG`÷TMiÈL(²òUû1‘lñü¹44s#œ9”k»ÉÄvFˆãCj'7Í‘µ@hŠAzBŽœš�à;¦Œ\Œå„׆Ñ<
¼¡Ði-µÄ�¼Æ¶«vsxE–&äãŒezÛÉ'¤ê'#gf‘Ôá&·$C0½
ž$p;NÒ”<°Î¹òÍ,d<qZ©gccd-€WHcS†É‘³ÁØ#”u”Û¡©’fÏ,`¶t6ßâ“[d±,
Ó‡`«×þ_íÌçÍ™ŠlaΞû!©ª&¼mÌ&«ƒ½$ïNù0¥ŠZ‹Gí#ÛQ\0ÿãIἜƒ<£`�²|
^Þ-Hàò$7å4œ
’gCˆm	
çâ­©óÈ<Žø�ŠŒ;Èó hœŠ
)D®Ò9sw&�ø½®ÎQŽ’ÈыІ!³”£,Š@¨…IÛ®LÎË©¦Äß�Ðñï‰åã™a¼r9¡'"Á,0‘õ‡*…ö êwŽÕ4î£Åäx‰ßÈ�Bé5tÌ’È$Ý6È$aïybŠ�B�$‚¨o~Y©}Îì9ªÅ$tš®�uÏ{2«mâs±ym~O#qÄîY×]ºIiŠ–iGŽF)bc RÆ/dI´åÑf¢Ì	ÆÍ„t‰¤INàç£~FÚë©5«q'5}¾Ì€Eóª¿F×[«Ô«í†IE*­±MëS“X¾&
kq­KiÁ§66‘,�¡š‹DܱVîÑ¢)¾—ã:’hq!íÙ([Ñ™¨VW´¬]¤¥ÞN�[3“J+|ã�ÜRñQ×ò"7³I*Ÿ’$È|\xÑÅ=Š!EA€ýZž{r’Çhýlî¿š?½’¼¦GK�~ƒm“õ	'„bÉÖžªüÛ&HN]úþËÂOTñöAˆ¨%j?m(šþ*ÖÐ&šbeÛ#3kßí¿ÝòA¡7ÕAñPòë9ˆ¤Ru÷4Të©ŒÔ8˜ZËÒ½*†‚åèë"vûgq«•¾Ö’p¨„»~#úm3ŽÄsœNùÔJîyù5–1)É–í]ó7û
+·u
�>aÁ3Ñ€CJ¡3_¾€ •±!Ù¼·©šb�ü(áá@ï܈¨—<¹Èøê–ÿ;rÌÇzÒg]„ JVøãg$}G×ì¶WÛ”ü1ÆšÍÕw/øÑ«tõ=ç^\ÎfX­:š„•HG*áçòÙê4ºÁ �ÖH�õ%‚&`»PfTC8Š À›SI•·—"ˆ›µë�OF©„UuJqB1A½\µ·/.ÂŽGo¨8³F‚)((i¦ бȀ"èšöy“Q>˜œÍÏbC´¦Ú"G³R±$î¨�î6‚"Á_¸c
��Ö�Ð0³ �;úÅô'5[Ýò€œÑë‘wκ)t9CÂIœù#tM:–#Ñ&�üÐMÝÎ)¤‡ÛEˆ-…dU•eƒn‡NªòkFÃZYX&m’yfe¢ ��9‹Î œÅïƒÅ'¡m"žq-¡w¾‘1IÕ²7»ï*Õ,Øj+j™ÇëŒ8'hâèÒye¡ÅHjIúJ2SÜd�í•9Às
ŠìËVdÖe�
d$÷xœü`^Ú%Þðõ�“áó“aªã«ì�î9Ïl‰wìwõ;¡:¥#b•Àt;¡¡£YlµUÝSš¦³DŠ;-�‘Ž‡ Õ5Mˆà¡�*àTDQu!²õ’œvvaO³ÞI-Äë;pv“¼„);·Æñm¥ÞÚ,pyZž!:ƒˆtó„Þ/€²JJ<}Î~G0OÅûoþ„ÆHû¨üV7¾úeàÃx«HÔË>?ËÏm›3JÔGqøŸæ‰„Ú{Ö^’$±¥ö{òaåÌsiöãuDúÏxkT1¥šû·û¶x.¯°¾~Y´³6ûòq�"púù4dX>UA´ÈœåC-wW6Ò§y©ðÑß¼ÚA�d“N‰<+ÏïÄÙÒ99ÁÄ7½Ü<,úV¶Î¦$É$úé64�ME,I»’I6Ò•4‹Â©Ì€ÖQó£nÎÃìK}ëzÄ›Êõø¾•v“fëÆÄ{
HÉO}WúÙîBSžØz ]HªFX
ÙbP¢
eŠ¨?µvéÝDHÓT_:L¿ñ@³( û;k“¤aSçÐg‘6#þG
ÄžÉRkÇ”x±˜z©½8Õ[vûѶ=ñ‘²^6Ž†‘è9³2eg|:RYëð4ˆ¡wàõšŠœêpTâÃÆ|îÕ¥‰,÷µŸ<ÿ+È{-ôÂ7�uŠ´¦«iãGŽ¤œ©9e³Q@¼;öç	5†a…){­kdþéyXt¯JlzxdØÙî�#ÈݶºLa�÷iè±Òº¬w0t†Ñ÷ôþI[lã ÛƒÑÀœ¸qÔ&¢¿U‘wù�}éG gÏ8ø¿1¤¡Ý:ø÷ûSz–ÚµsyŸ[:´“Óé‰ÜÚ8%Iï�ö³Ù_©Wûr-ÛËÇ0ЈÕ}²bPƒŽ /‚yËÜÜ\Áضw‡DZy-éPÞ:‡„øx{'É•ªÑY²f¹dr±ès»Áj[wöC‘§NI99�‡{Ù³ru±Ä
çø¤–ɤ‘ t:¡àNi†K%62^&¶Z�H~bí×d^¯=\þznâs1{»_Gwaª_·°ð€ñƒóÂ9-®Fa¬3«g
Øw]oØøúBሴÐo«‚5§»Cˆ‡§rç
™Å¾id|Lâ¡[9…TÍpÒÄJ¬;ESµÆ81(‘R3œà—§"ñ$b„=áxÍä�RÊp8ì!iŽ1êÌÊ$Žžì\îî›fjµ:‡YcbªD¥†å<‹ÅÖ.dïÙãYº'}l|ºäv£‘AàŠad2K	…ƒØ˜)�0!A	�Ì™•‡;$è°®~ÚøÜÉ„í6Nm5í÷2Mä9‰ÞG©„�yÉ)FS)zö6è�4ŽÔ4°d“Ï+²DÓuQñ€fàFP8‡C
â�A€ê�ö0M«ˆ"Ô¨Ú
T5(à–`J˜Ñ)E`aIؤfÅU¥  ‚�mZ©*¼´†¢5Öž@²ÙZzÈh¨¤Â3Q$R“ÅÖ7NIÈøÇ'F„ÚCÄrxY„ï|M¶Q7a$vó¦ÝÏn1I�’Q0 ¾ÀD1h–=ÚxÇø¤Ý"xÏN©¨_ØÐrKÔ¢b<¶ØÐ;býØP¯4S‘Êh€`°§’š%Åœ"ž'zE¤áIŠPÞ²ÈD6�Ý�&Óh�Õ°zé&öJâHæS t‰�5ÝÈ“€é( :ênž«…ÂÈÑGG¢Â[jÙÀžØuêqSVdafV
•hàšodbÛV#s¸^E's¿þµÃU­ËëˆÑ¢šP»žŽÿ¼Š|Õ6Æø§B�N§9¢›èÙ±‡#¹4•Æ[jÆæç^¶MŽä„àÜï']ì[-—aÄQE<¢¨®¦à�„
Ð2I�Þlh›C»s›[60�vo¿]C¹Á¾û²²™Ys3IØva¤ŠRœŒ0“:�ÒIæo6‘Á¿A‘º,àÈT&I&NáLÁ™ØXPl0œŽCb�Ž¤ÈÛß
×–ÃnFÒ
`FÇ
8XÚéÂAvÝ™`†� já…ðv4Ø”‘$’œ¤¤í&ŽU60ØÜÎ…Œ9òÞÛmå»xGcNepndùz?$‰õã$‰?<ˆÿ¡$Ð=÷æ.#뜘™½Ø/PH|Ðê®» Š)â$ò“§ˆ,UR¦ÈÙ­…I"“	!?´Ûöñ�_ã÷ÿ	ZäÎÒü¡²þ'ðÔç˜^³¨:Â몈9'ÉÙ¯à2øK¸Hu
â.
ì?'gvÿ˜Ûjª’IVÓ0ß½†jüfþñJKíK³‘÷ý~ÕXP¥ÿfoî�U,5½;ýêµ7øx¦ãWs¸©Æ2CYø_'ãŽ1û“ê"Û…3péSñOÂ'�æê%'¦Šjœ^�þEÄû¤€	~ÜNåB—ô!KÐr¥’Fz?°�N¯öR{?Yü�ŸÝµÖ£Þöœû ú¼|sshßeÇîú³§Qûç	$ó`É~P•7?[äˆù”¤…G¡Ê]Šýéš`^®Î^N	žÒ~Yñ—í�áÌÂ=ßê`ëDCi92F#œaõh:¢—	:ÅØU÷˜	®ëòáÄM,r9mai&'Cq†…)JX7‘�ß´,‡9zµ"Š„µ$¶-l4(X˜.Õ¼‘e‚R’Âuÿ§‘ÀºDÌ%†`4ö¿�èÿ™¿hs0~§:=ÁCðÛRÿmÞtåèž³Þü`žXZŽ7>z——CÇùäïDñ3ŽX%°’‰Iì>bu›ýÚ“¯Ç$ôu9Y&â›M„ÈÉ#¬'‰¡´°Â%ðOfoðOâº6–8ù‘ý{vIÎÛ+„¸aã#3OŠ±<çú±³l<õxù‚v˜ƒhCh'w~ßÅJQa2-åÏò½,|ñ‘¿tòwÔ?/®�fµžmöÍo窦צ_;ìv°
·êeB?æ}lsêÛ3ç,é}„‘™Žìg�Yf0È:ÈC±
“}œÌï2aõFW3ÖY äLH·Cé„â²NÌâ�Ý¿6AÞ­4Z\”³²oÇ^79dH¶1ø#MDyº´.è|Àb« Ðît9Êku�ž½*ÕI8ýü{V‡ûœ£ªõO/&R•J!OôÙ	ŸªÐ8<# i†%„•œ'Gé8VJ�¬!„ú ’9`å%$D¦ˆ8%ˆzº«
ë
ê÷O�°-¤E¾+Íéܯ�iÙÝ×WGžÎ€níÄÛ³àþ˜PF“ªvÓÄ?ÈÜèI‡X
+Ná%‡‰bÐÍAþ¼]¦-¸Õ¸'ú¼ØNè‘'¨ær�x:
‡nPû’�vDæÜ“i$T�Oª:&ç27760§‘›�Ó¡¹Ád95
Êa‡‰…)©J9œ�”Ø£
i9I0uƒFÀûzañ‚t×�¤îî“î30·4Ã[Ëì|'ä£æh
A1@¯Ö@†—ç"Á´Îdgov?×®�H6Ÿ¡õÿKæø7¿à7íF÷‡ïÿÕÒNb¯÷¦Hy«òV‰ñ$ÈrÿçÌtÛ…‡FüŒÿÜð’7ê ¤0ãŒÎ¾)~>it >§äó)ߺy0T-¸/÷0M¿“iÑÿ,æ´³Ö:®edˆ˜íýÞ;P«!
DK3½�6iÚe…9WZÕ°¬IAXÅv(Y†ò‚Ahf	’6ÆÝK·ùÐß­¬¤-Õ«Fˆh™E‘€c£CÃFšZ„Uп�õ¦”›-¡V+,q{«¡è©ï·E—Æaóµé¨’¬Í1Ô´…^W'ðïÎâu5ƒ¸VÕ~p"‡²ûãá¯~ÛEF±WV«‚R·
“úªilpÇq®|Û¾÷Ø)»3±Ór†ÚžcD/¹X”Øïî/_.ä¤ö|þ¥êUîã“âÍíŽËGzG•‹8t�E,€O$!‡J³+_I…ƒ)gÀqºK‹ßð–a:N3_/À;#Œw¦¿\3c¬²HL
u:;+UÏ7BHÚíU k¨èj�/¥uïLûoÒˆT¹[÷›€_·õ¨èðCø
-VõtRbQµýœ¿Óg`�¨|×X?gðŸ7¤®(DØ$2!¡¿éû]
›=Î?S‹¿–OȲ¤Ÿ˜?<Þ1‡:Ã÷¬«v5ê4ªäJŠ(™6G©ùKõ“Ó~ï¼°5Ù�¨îÜÈ„”rÂUÊI%5,Zcº/+»RÒß$ –»ƒ‡xe€ßDr‡;1ƒþ›‡	Ë™Õx󿟸Ðó˜ñ¨Guðfl»ÿ|e¥{—Ó³Ò~Wíàž§G»ÄlΞ
5oÒ¸¹XK�•Ö>’11�Š»[r¾–¾Új`“Ò*1t³uþ)ÙùÔÞ<Ñ鲘
ÃLR$EV
ÄÊm~ê]Ó§¹ ¤Î•KW5U×õt‰ý²De“ï¨ræy¼~œ]D¯ƒ>ÕM†ú×òû~$hä>Ã�R|¯%À‹ü0ÞB¿;u0ôNC††ôï¯ë’”“¼Ãû"Šo)¸ÛýÕQh0?É
¹ìÓfÁ?ÔrnXÝ{„Gþ²¤ìö„öõ\ÕéÈ®S—ý–ªëblìš4ž¨èy2ll£w•·|;û‹ÈÆU³‘Öp9G½F£ƒ
Œ:ÞçÇ¢LXßG¦Çïú׉’DØæâ–—�´ÐugÙÛ�äA'¯o*ý4’IdåK7¿ßá†Èr‚ªN� íñ>]”κ*à\Oi�@rÚÕ_Ëê|3¤M,�H✎ŠDñ(ŽI}’îà¢ÎâB]™Ûý‡¼(ǵ„rÏ@	QÒ¥D
ôÙDKܬfÀÄа*v;H{Ù�·:ÞÙ„ïêd9I`?Þ-x´Î",•+áö«5ÀŽÎÊФ!¬š8"Gq˜BÂéé[W¸¤ÙIJ½ØoèÃ:;sµq=·Êç†//UÍZÚß„Ø×pØÌáÝýÿÄmÑ5¬>ýÐñòÏ¿‹ó×%årñ±®8ÂÛgy£žyõøßÓÜïO4SÞY4ržæáé&Ħn#8q$¨Vž}I~Àßa�?_1½Û^ö *„°Á¯TøM”±EH^ج_ŒÍ‡Y�¼Õ–¼žÈ‡¹
<Ü�Qëü³ФUÔV8d
»^%ÎŒ;Ð
ªOIá7ì²ê0{ÝÒªÒ©ÈŸYÅðÌ--Yf�¦ZWL[�õHpx‡Ø㩼aø;zü ú%;çW¹`…I�… ‰¶WŒ§ E®.AQ
·‘E.
E
Þ=ÈDDT²ÄDÃ3|0Ñ´ÜM–Þù$âN¦	ºŽ(cåÀÄ$„Ô$�R¤Ñ
Ry®½WLS�æ†`4hŸD¢"Q@ªšGqÚƒ×�î70ê•=G‹#›9n¸\·ÏG£ؚîÐìXiUz'tú¤äíÝáyõ·Ô¥*�t):Ò
4PN«ÖµÛ�
¯°m”V…‡>J«OóÑÃóñé2ߪHR1ê@XpÌcÔÉgçL0Ô†H90<�ëAä&Š&¡93gNäoW„­¨µÁÆÎG­0¦¶4‘Ò'W=Úàñ979ÈÚI±†ÜÃà£c…{°Øó©•=Þ
ßæhêScï’Î�æüÝÂMN‹ÐÆ‘«|ÊõžEXTà^õŒ0ƒÐ).F¦Ë3aîÇD›÷¯e¶‡€¥Ö·éüo¿•½„5ÖÞÌp)ìzôÉÞ¡AÜ"�o
ËlA†fj9̯O)Þ^^d‰™’ÀòÁ¤f:"ØŸ�´CÌI¹…œ«~€òøg˜¨wïÀ×%fˆQ¸-`"BBäƒQªb³ÃQ£PÄ@¡…„„-‚‰˜x�@Î6zû™›ï@ÇŽvèJU%ó$íd�ã}î[çµì.6%Áˆh´•Ž(N¶ƒï»J³œ‰à*©{��CÉ­.ŠS
SÞTѸ�$!l*ÖSx7îëQÅ;§«Îs[æ2ïnfß6äæ	™YXQ•œNhÔé�Üw@ƒs©ÐS
žÅeµm�‡U¶Õ‡8žÛͶ–­¡¸¨( ‡hÁÞ°ž*B”é!d’k´5%U"D%˜yÄHPɬÖô‘X( ˆÃ•,€3æåÀ¬3š)¸›ÒÚ€­ÃÒOm·rëI¹ÔØÔ®§g´®Ï€P@v ng¸’KaÎè�¾‚²~Ž”ÌK ˆ‰—™™Ÿ
Ü/ÂHI’é� èqÊŸ‡Úoã|š¹’³Éì:�Çq³ÈmâH¥b‚žqA�ž›´À¡1ÓšßVá+ÜQ]œ¹­kq¶½�OÀ¯·óÚgƒË³éò�#µw…¢0
tÍEPTZ’Ë!`1=B¸f/öS™Õ3´œ1Ì®fókàÜ©¡ÔñŠr6<˜>|xM¹ñ—3P<žãªMSGq󹞃&=läèìÂ2mºwqÞM4AööiSžƒ Ã
D…‘¶ü‚@n"à(—Ú7#3»»3T•¦ñ°3`+"È•aŠ¹±V!H3ªÇÄØðs«m—œblR}~ü'œžƒÔå˺9£¹ÚÛjÖ5ÄØëÃ…‹UÊÌ"ëfvV[Aø”Ü°ŒP`Ã5ŒÌûý{Îç|ø{äõ=Dl)ÁDí=ÞQaRœ<䣦¤7‘Ë=ç3Û=§’i³çHtîœwr@á
Hòää/-›í%±Vt='yÍñéWÚžó±Ìõ(È'5XÜX 
"†[¢+&þ$ûAzSVð˜r_†v�vqõ´Øõ’}pšõBÏt=£—²C€yˆ¡çÝБW!οÔ-­¿/OÕ}ý)ÓÞÇ^¿4—hC§_Rœ�àa°(î\é¥
€çä` “@Û4+´Œ·—šî"\ªµ£*­:p-;™ÝTD Á4T=šˆm$уùŽqÊoq«õ˜Dýw32èFOý	 
PT	8ñn¢¡¿óîH¼Íç�ƒÓÿ\7—}°b‹Sþ¹x2ùEÑRínÎÙt®¹Òe*kP\Æ„ëa
m€…HŒƒGýù“5Oaˆ?ô_³û(‹Ì~•ò ýçþ¯3¹ÿygÓ¼9ü?‰°~_Ö»û´ˆÿK9¤î“�Bbêv˜ÿ+¤…Ášîßâášh†3D¸ŠÍ[Ôƒ"9ûPF$SM$ôü„.¬HE¥ëä¼`ì¡â†ï†Üã¿+Ãê_òOÔ&!©`DjöV'dd€ûi±BݯR""ë³û®ï›î¿1^/ÔI
(‰Щ`HJ¿^ýËšB
ŒÒ"©a9º˜< ô§z>´à<þ³ÄÿOo¯<]è3Ýø,¨d¶ßm½öΟÑ{E!«&-³
áKjÌÞ
øë^
Ôèˆy¼‡ÆœÍ	ÈåBð|.Ïel+¼¤±A 4)­itˆÞ��Ž>¥îy²>^$=…$žªÛØÉ5'‡w‡¤×­MWÄW3v)¾íîÏÏDBM9–×°z$$“O®zÔ»xUúy
äuaW¨uÇi�ª¢U+bãA Û¦ëg¯rÂhC]‰¤€†hˆ™ª@³|´©îz=Ýœ6,>ÏŸ§�MÃÃ'0¸qè~ÊœÐ0úÉõ{¼$“yòP´¢¦ET)GûyÔRè�µ–”€ŒTZi̺Wã¨+=IMõ*$u.ßH0#Ë”{?_4’d‘§û>ÝŒFYÉùûÏ:=Ñã %£ÑŒ±¡)(Šv5 =	/–ŠjiH̓!Ñ…PÞ�œND~0-A½¦÷‡xí‘ãDvµ"$«m¡>YJAj`Š!¡p¨@^OzÇ®<ŽOz¹>¯†Y^(uYnÚÙꬱK@”EHÙå­%ó¡ò[‡F–ä |]ž’ƒI³—CÎ/7g·’óè%&jŠlæsL£TÌżÒG?ZÕÛ”õšŽò–,ëº:^~««ˆœzä?¹Êyš,Êc×�›=YŸŸyÛsI;¤òIÆy‘_Åhñ|h¼_X±à=ç·Úw§p‡$èõ„™•½¹ãi=Í#dzuøLîœtS´±k´ö:;•Ö
¦vŽ¿oAÜ%(ô�zï‡ÅJPw¢ÞE‚Š܆¼uµº´Þè=Ú¡)èQW@oC!*Ë–ÖÞLµK�Ll.*ªŒW´ñÍ®õ:Ô>gœë±h'ÐÁæ°Ž¶ä†Z"” ø@œDÎ"-†b èEŒ>^ú�5	˜åüç�Ààâ„{üȦÛÛ�üpiŒ™:f>Œ3¾3ÊOÜîÃ!4ž‹
ØrŠy½SÃN5494Ò·ÃæHÓÏ£t¯¼¡êvï…_{½¹£!ϾLÛÊ|silîùÖµïiìO¼C¯À=&ËÈÄz¼OV�&	ñü“Mf‡tqˆ}Š‡ÂdM̊ƤD¼u+
Iëú¾¯~:'Z›«6%�Ь ð@
4æ>-67.k7iZ­!ŠÏRxZ{ýWì´´ˆ#ñe¼Ëîü0'Ó)ó,oÈ¡…NÎäžS¼;º»êÛËáÎnw‚«°jØ©¡Qò‰µ’ü9ùöäìlÆzÛO¯«ŸFUJ2‘žžTNÙo¢4OU
ªª¢”d	Ì$36Y�B‹îdÙI’H^Ç¿	œÀ‰ÂJŽp§G;ñ|$Àˆ ‹Ì(š›bs…váŽy¥AˆÄ†¥E
D+X$/[®c*u/Ì?aØIð÷aÓ‘Cü4H„X#zÞÙ¾Í�^íÓ�Ìã§5¦FU£¥æ8ˆ*d$ðqY~a1>(G«1èƃ®\ã-Níâ|£	[»‡Ö>IQWÊ^ç‘é:û•÷wUUUT¤WI:É<ê<§¤zøg}=ˆŽÉƒtß¼Ìì2ë®\0ÃÖ¡ô‹ ×e]^w¼'Ð_*–ae‡f³4]»mZ;÷žgÁí@ðUofÇ£yú=y‚)ڛ帢¡
‘‘óêF‰FÓ¼)çÇ==nåè‡âøp®†Œ¸ì-yq�‰C†Òb¤«iQseƒÇ”æ´Oçùã'wÊõ1ØÅÞ“Û'IÉ^á�òê3Ì!Ïj	\/^ònLþõv!w¤EÄ7“d¸L€®¨®ÃJZì¥åÐ8C$Mç|×·´o§rÛÈÜô]Þúø“fŸê<Â위í;ó2»
v2|nÇܸžcÑ°h¼©V]ô©µ©Y+hЃxOC�Ÿ‡¦“}jÊ_Þœ÷Ãs·ÐsaÐ§]ªÖÉ4šÃs»â%´�BªŒÍ‚xüKßMê)•˜	¡nƒ$¬ÃG—J==¨œ¤�ÙÄ>Û
¥,ͨˆ¹¹0dDJéÐd”5Sã^%JNÑvÔ&¢Ä7r,€¨�Zd ˆŠš&r�¢bZ&i¨`]7DÁ

´…S>ß“Þk¡Çm]¤ zW´ð™#ª9³Ç‘âçŸ:¸¾Ìó7­êÓU'g4Ó�A%=.®Œ"¢ˆàª‚™°s¡wYY¬c	Š"¨º„ö„¼»�o5å·Ž:>"MC9Ë›è=�™9†Æì==�#˜`á|}çpûѻᇛ„í	W²L%2ÚF@«¯ÞƒJÃR²XèÁd=!l¹ÚsIR²¥I‰O›ô{|í¡m¶¶¶ÕUEkíÖ:Ÿoìj[êI·Õyß·Ì�ÏN…UzóºHòêúö:£*2Û™�ö§{9<�Ò.;¦jß‹Öï:º%“ƒ‡¹4¹Œ@J©3/dŠe’FY2 ´eIÚ<“ªd>.±àøQí^^¡“.Ü ¬œsÓU4ževvCºʨ>aî
’݆ëÛ~†ö™&@ç� È’ϱAÇ.ì õÓY¦{té@�XÃê/9¦¥:øÐÊ"3ēƤûO!Š¤pߢizÞÀì=ÓµOsìÅG¶üšäpTŽ•„ìD5£—›•WVD+HÄVRë¬HˆC+³½™›Ÿ=&VúÐß‚–€¤ î2(Eê’9CœÂy¢UI0ò‡$0“âxâ¤)¡£¨:C–t¥
3`½Þ
z
xsì6‚ÅîFýÑ›“ßÛ€€½-ü3Â|)6|à>Hムù_iv%#è~iI
t%Ÿ\IÄ’€'Âó9i3KP”~8—ã­6R€n
4
®�
NêB׊#±ÞLÏÍÞ¾±íäëÌG¾óX½‰Ù×bû||Éì�²_qÀwN·æè-ùnÝþÜ†¤!¡ÁöËAiX»Ëè:ËŒGÉ
ºœŠ¨ˆÃ¶ºÎl…éN8Q¯p¯ÄîÇ�¾ï›Õ½Ù뎮•ÌÅ—¥’ÏiÌ̸~GÕQU¾Ì
l]¿Ô?XóôÈûiÆ!,)€ˆª±íZúQ‰+¤žg‹’5£ž Áp‡!¢bÃkD�ÊLËÜ},::7@’D@D„,,,EßÀU­rZÙYÙšÚ̃T,ÎÁ™©ÖwDzs•J¬“©IÛˆëc½‘¼÷9H´ûÇ/võc+Ù#ÝîŽe•QÐħoŸœD”vñâ›Dž�)âÔË
y+ó¦Óâ¹>ªaVY…e–SÜŽæÓÅ=½<²¬Ì¢ä°ß¶îšDð7™=Óä/w‹”ä/›Í¯o„ÛÇ¡DaÉ]¥ÎkáõmíG—'oOdÞz¹al¥RÚ¡Yr`UÐ
ɱ¼ÀJ­¿º®xžœÊÐN,?ewöWúúÕtÏöE›®kÓúq‚÷GD^ñZsƵ\›©Z™Ýdb
M@: ÷¼‹P>K‹èS�š;]�_ÅL„ü½ðWÔK<Š³âÆð*Tê‰	÷mRé$Ri&ñ ƒ	€Ü¥”6¤‹
P«<Û<ûgœÇè´<ð•½È-7¨Ê‰dÕÜÒeÅUdxHT¨ø)fl¶íœJí9=dÉÊç1	Ö¬i\°2yàþ¦ŸÇë߈zCä!å)߬66êhª"!£^½ÍŽÍÛ¢±®‰Fºh¦©¬4ZâlW¹ù�O"@.Ðù,"=<ÁëGð~n¡îCîT'A	Û“Âg&E\äȹɓ9™º™#$d,Q…eˆT‡BŽHќ͜Øgº7¢jžì£¿nÊ« Š£º5¬3èàÍ<ï:-�
Âà
[,^wPèCh&‹žÚ_
ê²taŽ5SŠK³+8ÞÛ~—�™=U8ð„}p'Ÿ6Íi}Ïõh$ª,Xç²=Û&‰›FÓ%Ò¦ÁrùÃgj„­y¥Äußáê¸óyx½‡)K-˜	¶T�C‹Eº?Ùh$ûõv€�ÅŠ:záÓwªd÷»$Ä=Š:,|ï&)»<';¥V{³õ¡¼qò#ÂÌO˜–ÂD�ATD;êÀÂH‚_x|¿‡0Û¡ôÉþÉ{î�Waô{ñGï¨<ÑKVÂÛ-©–ÿ7ϻɋ„PrÃø¾¯Ê>w¼>¢Ùý~;Bëm¶,-J¾°67ß	¹yé—Âa¾
a1±Œ3T(™•Ì3“¥ˆ‚ª†©ý Ôm¬ðñ~7õC¿'R'öÀ&TZsü Râ%Šu
éâ�'3ë¸ù³i£`ó¦2ÂìVù¸”¿÷ë‡P«ýŒDE×!’²JiL‘­ùí„4ùDï	¨	Ù܈êÑ”¿‰¬OÙûzõòoaçŒïá]û?ô­­–¼Ž0’”ªi5’oê0vujLu	t<|ÚðàNZ%ô/_Üþ„ ê,öØ~·±ç>üu¨pI=ŠÅâ)Î&{¶”!HD?7î²`»Ëíßd„	p1Ía%)IhÏö‡ÃÖ¬OúvԌ֧Ϋ+aõdzûÈ^
òpÓQ(rL1Ñ03!°¤Œb�u×!BÄñ³¢™N‰¢}kþ:ÖMyäʯ§×³êò.ó—ýÒ*Ò7Ø;`ä¹@ïtð
Ñjýž/°™Öÿ%s²<«Ìï�Ñ!öwFÆþrGo_ouÿ^®Š½¢
CëÝ1]€Âú´Ž kÉ{ö6»Wì’¶Xm%¢ìí�OÅ·¿Óù?î?'ïéª­�þÿ0ˆ]‰«&DE΂"
%v$=È¥ åe0$D„Ç_2a�EF0Bz	\H�Vf‰L\öÊ˘Q2Ò
HÛî[Ï°C]ŸÐp(/ògžÏ«÷fVb¦¬þø¬B6
Ž³¿ùmLjKhìåg]¡Û©+ZëóXR+ú³+d3Àå~£ùúJ<“˜H:ÈYži|†™ôæ˜9˜b¦!¥UÃÈzÞ”#tçܦ]µÑ%K¦B sŒÖʤ)|(œCÀûMdRC¥  ’,8ž0øÈ™ÑzuÓp3žuñÏp3”u3/F‘¥T	Þ5d=v*æ]8á¤y&ê)Ä…ÂΰsUc[€a§7|ÄqTQD3NyÓE*´‘<3Å!äß”ôÑ„µ	kdéä©}ÚÒ«Ç¿ëéù‡ÚïT¢uøJb‡Õj¬Dåñ‚–æ8W=Îí¹É½švÒœêbP0š‚ÌCóÀ\¢ˆÞZ^c¨°d¶jûŠi][“QuÝ;¿sáÙ±�S/´—Ù¶+óÙ<Àï3ÛÕ¶ºó^¨
lUŒfm�¦tqoËÌ_”$Ni~à?8bwJo	ý
èyv�Ù#éN»hCVxrÌÙ™ëý·˜>j‰-„œ$íëîw=J‚„!ïeJþá×¾Ñ?œêí_XeòeU ¡Î!©¦??—÷ãïØë£ì§-ï¾wvß_~ï˜|Y?ØÑR2!h êJH†ý&MÏe\åÝvä—igmÒ$Ž¹5󮄳f®¦wy·¢QjÝ\¦RJf¤´M
Få»Nn›ntîå¥I¦iV¦Ûtº*É+00IŒÒ¬J´ˆnvGQú�ÝÚ*ª‰�b}Ñ®>SáÖÈ÷ó’nøW‡#)óÖÃ&òâƪ­
:€²v9¤†¶Ôê&ƒÄ­!Nõ•“¢æBèîÒEP„þ.BΪZ�JNÚhz[B� uáꢺ
¹"ðI»ø	æ]eÏ
èÌé|AÓ~¾þŠ’†`	?w›
SDzóÔƒ©)
LƒÑ%Ð�Ù5	]%Ô¦¡8�ñR§“¼{$Ü'ˆ­¤42{Ä^õÇ›þ�ÌMl¤Bm&“jƯÀtñ¯�Ò¾~aø7çPÅ
€Œ‡ÓÔzm•œÚŸ}hÏìeÒ$ž×“«åæ�ÉËluœ£@¸÷ýÞÌͽ¸®´ËÐæc´lá¹厉í)eUV¤fBË‘Ã\ ;4kžÅ%*m‰î€*~“^è÷C®ê°„™!&mc/ǦÞr}¦\x@BòG{+”§„_>}d[fO¾¬	:û�÷(!Ýâz=pûá�SPª›×åæDøö-ðŽFXr`8ŠB†$SŒÌÔ²HVa%åâf°„ÓL›@¶†	:I Ó$0GèP5‚å+ßìäz%û•Ný�AâŸ}î/4¡4°ÃI>òQüß…¬cÒH5%loM
0 VIÒɵ"©Ž’2
Ô'"}mI¨F×jªCz†¶bÚ¨‰ÂËz9Äe—mL]–¾^[y]‰ºË ¯ª®¥5+zmõjæ¦`«^œ‚Ÿs2iÑ
!Im2‰†�{ló½+%M8$ÉþOð}3¤èŠ}ÒJ×Ãi‹ß¢Ð•[Ûn»8ëâîþŸ¯�†?ýXñëë‘øÕÊJ=½‡kÌê"Søa’ø'äo»å%B�-Cëï
¾ý缘>ê�ãÏhGØ?aŸ¾÷§dϹl‡?¡¾Ýš„ÓêK?‡+%t9Ȥê“q¯r1A/\ ä”
9�)�iþ�0J×æ%·³:¸N㉙?*)Jg8ìOû2w5ðpôLH†ûD:´¸Ä“.1gë·J•RÐé˪!UÿÀ¡%U«m®XÚÅ­öÀé[~†{YQôÇ$ÛÀó÷*×v‚P�!*&M™… iŒ’5tÚ…Å(s±Àô¶ šÁ¤L,Lš÷u”xY– &yù.¶>§à˜ã…u{.°-ú¢(Ò‹&Öoã;-C,‹Í̃ýF~C«›°è�™–ªÉj†CÂ3ÈqTÔ¡Hž'òw*ë³�Ë£^ÖÉQN¸\éBȲx)îý={¼Œ�ü‘é#ñO§nÞås
�Œf­>\&Mgó�&êËh%úì"ðIìÎ&BœaC@$¿‘¿SÒT¾qWH³"_WFñ´EER[ë\ú1>K±´4™GTQXòÁ>oöŸBD Ñ3L¨¦j*ÔlM*(ÐÊ´,Jб
A‘;É©5’ÙµY©­” ,Ä´‰D(C€8Š¯£"Ÿfe¥¬³äº…2žàê�)öþÕù™ØÑ(¤)dÜýø¼¼éeÎ
ì¡‹1C¥,Û8bxꪢ�@qÛ"ûLF
	.­8©H²1 ıˆÄ³z›RÁIƒïú�ìÝŽÜ”g‰!^’[dýN<6[Aäiß4…fSð’DÔGQpóœ�ÿƒõ¡þŸêþî®ßô<8úyrþ¯íý·ôÃø¼ÚývÂÚéðªu]WvÞÆÇÂÎÍBTny
A0”ôLDJè�³EDNÞø˜�ú¼ÂvÁ/G™ôòÍDzyfˆvy©32ôÐÇÙW,é™—‡x¨qìóÙÓ2ûYùЊ@kqOåˆkFÁ¾Ê?\;“ð<–œ:;›’¢)\Íôw¿³ÙmQþD¾0pòç®5žr5¶-&©Ð®5¡Ú΂,O[Aqø2 œÝWBKŒG_.Qªq•TNJÔ†úÆƒñS`óòËñâs¼öe=&zã¶È]gAV$•˜a!C©]‘H(da	÷¤Ž&.�'P¡f’ ^cÔç{íEŠxjPgœê%ÝW¯á
â¢
suž½`uÂ#ujçÈ‚C®˜„N"¨¤8@T9˜¯0+ÞÕCŸЇ(ꅹ㛟³zõ®;q©¾3€4ó_UÆ:.O{Ö³�¶þ<�Ç6qZÏh¬¿®>GÏéeóD!�ƒ|g„¤t€eJQIœHu‚‰«Ÿ§¥ðãÎïo­­€=È‚¦EáJb…c]mÕÊ]�"ÑpÔ¨&h ‚"XÄ]„D‚¹,2°‰Ÿ­ÑÞJ&¡úFuÍ}“õ�g›\“š¡Ï	^üL	­O$1M#¼c°?�Œ rïíô'ï~äôo‡ófR„|�øhÇï¿S?¤ÀBŽHÝôvˆ�:_2_0CLz‚ùÓ¬;HB„ÖÅýíD¢ªˆ©4xŽ¯¿Pè#ª}¨¾üM h.ÛÝãïñ�³NãR¢”VzUTÔ"¦ÄÆÇå?ä8*Çå?æ{°ÿ˜Ö üy�Ê7±lØ”�j2}¨²r.åRŠ6Ñe›eJJÒA$Jr¿IÐÇ}ð)›æ‘ˤ¥ëñ�m"xõ�3Flþ ´Ÿ?+íHÅÓÇ#ÄÛGù’¾ ¸$Ã9ed�l…8·â&F™ÇdK–ŒFÆ�LüS&Âg©,ò$L“þ¹©zDea*¯kªD”7´R�	œCéšÈ$0QH@FT‰&¤#eŽª‡
« àÞî9Ÿ«ñzÇñûD!:ÚuÃø$¥ÏJÌó_L:»·á·¯óùrCËuëŠi~¯6Ö•údÞN��SO²¢"ˆ´ŸlŽ�Hõ»":,ý‰ù &«ôz8|,Ñ…5•ƒŽ €°hÜ.÷÷9꘎8òTrY²«Í7°uš?˜.zêüÂô`ù›�_?ɯs™LÆõ™[É�ð¨Aú Сçš
ø÷ÿM	®œn»@{åäkc³þ™mèW”�mû1=ƤŠ �^èúUWçõ'åê
Ð}ýøÁÒ¤…2Că|Χ·cFÅBÐfÉÄz'`8¯e&£Öé’j­‰=vogO[M.¦Oøü9iõûò~u	N¤kþöL5/ó¦ƒåAµ6f"e™I1„¬–¶Ubp¸ÀØ)*-¶T–Öœ°xÅ¥$’ºþô¬3í1K‘ÃŽ1+v¡‰a{ÃÐÃ0ÙpÑ£âpKK
7÷ñ‰,&dŒ‡sÚfÃîçÈØ9rá‡&×ieS}ØIwØâoýÑÇÞ¤rJÒ£Ÿ1¤n„å¿:G6É@ÍÓ“nM|vùûºóøDó¶)1C"‰dc­¢¥PðCc‘pæ þÈ!Ø~²ªz?Þâ¯ÝREû„I}=©ÚÕhOl²R%OÅ
‡âŸõ^ÏÔ*PûÏ‘ïÿ’–ÒÚ[Ëmp<¨ŒAú‰�Aà*»¯jQ¯öyŸTǸg_]è9?õfüØåyý»÷¤Þ
ûº•ü.M÷7S1M?ÑŒp(…³Œè|r”g§)\ȯ\“°ì‚N1ÚpêšAñM‰ŒPȵ–­6RK8aŠäU6“p²vWÙL�¼Ï9´{êCøX“ƒé¿E=	¬Ñ£Q ä»È�Å31E?ºCfdüÓFž÷-�íC
�¨5†Oã)¼ ©§ñ¸.ÒlÚåħõˆŸž~ˆÛˆlª¥­á†šfz`A-L]™•02CDl•Ï®ûXÚÃec]�šjÿÜOe¥ö§öÃÏæÍýjfÁõ¡ëxÙìáG˜iÄŠ6ük$ƒ«\sÉ7Š¥XW�‰¢õÌ‘hg›¼ú�=Væ8Ì÷r®= ñÄêâ24N9«¶�>Ïû%wKiX(EX‹G¯K #€î’‡VBÄøÉáò|ƒöŠ#ûZ²ŸÉ‚¦"Dd`³ÏIBª Š(/ž¾ko}®CÑÅÝs®_(	_¤ö(Šz0eú»ËsR<ÓF	´¥Å¸ Ú­ú°Y‹BŠZ¥ã„˜Ér]²œ¼Å@R]Vœ°—
VæÆ
AfAÆ5e!œÌu,ŽÖ2²¬¨ƒqðú?Ëôõß�mBÈP”Æ4€%ʺ£H‡¡¦>}ί_Åygf¦¼£ß$î°GG—&Ð&Ýözº˜�¾NŸ–?k•¶ÏÏG¦ýOeˆ+S[n¥µb¬(úæ@
�FR
3VŒ2«òjí¨Šˆªƒo
wc£Lã£ë«Pë’qÞš�ä–>�Ö;Ôn*x>dúÀôû§Öè@ê1‚A„'#fáNk8ð߃a­YuäaÌpv[ÞÓÝ	†V†XÇâÛx�Æ‹^-±væÍ$# £Ð6M�´&­æ¢mÄ
oØ9ò·)âüÿ^دõÙ?v²^
ÏÊÑ컹L“YÌ?ßPÉï…ì{a§‰=ŽÙÛQÐõ†DT÷Yg¾Ö±í±�¶)“²D›å‘ï¶9±û'‡XäÙgæÅþõÿ–¦Üþ–yÖ̽øåúxÇÓpè-Ì Æ2*’*€ B$	’VKXg01’º›F™&LGçåm¶r"d.°&ës‡E‘*tÂŒPÖƒ¿Óî¤œYÖ-Ð’ °íG€ðO6PŒŒYÓQê-›(Z2%z»IPiKË fÈ6Šz“ú5ÓtÈØÓ9äŽ|o7TÅñ•°¶Ïô	7�Ãë'Î$TÒDÖZªÆ÷»m´m¬Å&0„êžGÈLI_…ú!t¿4h·wÞ¢`¨Šá>$øóG¦1€™æ[+þ¼z¶~Pá>‡ÐŸQÍ>ð?D'ô͉Œ˜Y–0–8† Že‡cw]¥¬ÍK-jY¤ªÎ˜HŸ|œ‰Éa¤ë�õ#œèÚ§‹¾ËqÊ»äÓ=0ÁØõá¢Ri#Õ°ˆý(:(±v‡6Äër&ˆÊƆHd‰Ìªò;þ1Âøî	�@Pãéd�Á¦†‡¤ƒ0lÕ�‹š3i4¥w,Hîç–C¹·�¶Eó'¢cmëÉÌþç>­p
_ßy£TþÎÝZ7§g[íœÌÊu¦Y–2ÄÙâÜ‹»�E�EL„rÆ:ô×Z^æÖ£â–" ½úžþŽž¨“³Çœn¨©ÄØß
û>”Ê%}F%´:¶pMãbÚTRøÒ‰L 0%<€Î:0š ¹Æ/�ŠÐâÈ„d%¥yFàÇ@�C¿#½88’ žx˜ô
b4¬zùŸmƒò
ìõîQI@DQÈ÷ª‡ÌÛâú®¼VÌË%daI-
É*Tmšä†X[$±Э:h™¤¶¥²
Ú`Á�–‹šÛJºêI¤´WuZÝÍ]Km2Ú+IbÛÖjôÂh(pÀr""'$”M]6Ó¶º‚ºYñÃ(L–£ee5š”ÙµY‘R™h¶,ô]Æé«%æ	b³5�F!t¸¾èz*Ÿša{šºz«æoêßHÛßddzêG¶™£¦Ä.½Ð~
2~	Ö±åë3åA“¼gÄ)‰Ïʸ‡–íJ‹eîφO>&|

Þ—šÑ3ïTr¤¡ÌÞèMˆÎšÔ¦‹¹Ô6 ›F®ª¨9’8%�ÚÌ¡jÑÀ½Y•ž@4ñæäb�a„�G™c#ÛƒŠEõ›k�«œ&“nX´`äП�÷r=÷o79NŽüvC�]\O£®�É ¡Y` �Æ{½Îß‹1á¢[•› LjöÀP9l9-߬7
—Þ Ÿ)ÌåÔv„·SNJ[ø/[å‡v“Tø¹ávéJº#ŒÈÊ…Æg(±j$20jdDFHÚÈNI×aÒp5.Q§¾õO�z¿ç#%Õ¥Ý.Ú6l’–­×]š”³FDh¦K"i®Ú´Ö!CB@”™Š&!€#åÒÜñBÑã„uÚ=¯þ;š=ŠÌbbÿ_ŒÎëÒH�<Ø(G·Û.DZ|ã;3´»;’Ýœ%„x�ùα"ú‡Ý2¥’kÎ@mME2ÒûcÖOŸ;4ƒ™™˜fTÛWø´›Yí²é-UUUè-_w\œçVÛUV–Ûhnî1Møêázyeÿ
¬¹B Va˜ü¿“Çw	R$³HKéõZ}_VúŽûÍMïØžöO$}Ÿ¹˜[/ИUbø¥ßi¨fº¥°D³8�1Ó³±';há¹o‰öœ‰»±ñ‡éMºV–ÈWêÎÐ�éùd’¨AîDkÔŒ)L5î004}G/K˜bÑ
Ùk)e%-(DÁƒ1±æsäÎ[é4j*	ð!{ª(6·¯TU<•}€{sÔý…9�Ê|Ô=lí%Áv˜kíÐ>ÍÓ[l¸LZ­íJöÿD븰O:åV(Ĉ5¼‹1g»OѬ״®|ë§mH{„$öÁD#‹YÚéÚÎ#jniÆ�J#o§Êx¹û“À@üp<G9œêîØÓcÎLmÑ·
8Ý©eU[
 ªEÈMØÝwmŽ˜øgÏ
ÃôVÞñQE5ŸDæôàhÂ)èFQ3F&Z0ñ‚×NçÆ™€�Ñ—î2цš	Dí$x	˜våÇØÀá¤íûjˆqÁ†?\éèiÇ5Á°ª
³¡ðǼ°(ØÈ$ Yêû+[X�v_ñÇ.q½8Ì‹rå8¶¸£u•V
ÆêO4Ë>
ü^s¡÷UÝ™èÓ†4Õ˜k
J{ÞIÙØwö›¹Å’|5´tîÎ-)î &;Ÿe™‚Ý©b
©OdŽ ibKhÛ[h°p�¡V�f@
 W HÛ
\e‰JDh,’ŒUcV-Mh‡v9|{j¥K¬ÍXZgøœ
ògNø#�Xȸ¡øIëS@ÚýÁa`m•å\�ÐÂM¦õ.¨Š¢¡8Α¹E
§Ho ”‹,�¨S™Ñ9¸žG$ÉÜ›âÞ=
å³ÒO.~G+Ìz—ˆÔ¼ÌÄ�š×^Æ¢Š4
‡m$|>˜Ò%™‰EàHa!ràë‡6:öP×øþ.ÏÏé±+0ñQÙ–3ÎOVï30Ñg¦›]¼6w²\+¤UiL¬c‹6/Ûßw{áº$>ôÞø©ÙÙÔ�„äÔÙ�n¯ÕÆ�Å x.GÄ€œÜG´©"¢BX•ª!€G±}!BP|]ÑxŠˆU÷üþíÒ+
Ô¥Y›ýá
PµhŒ†¦#
ÈÎÈë!H
)ef�ßÛö×öûï>ÿ¿‚ηƉú»<¹ÿ.\z5çñ9v`¡å)�”­–EZYKñl�Xþ]Ñ¿Çp¨z²mïåç™Ñ¢”ürðà|I	'#îÉNl�Zþ—ˆ	Ùéâá
Êį“«;2E Q¯èïiNb�ðdòœógw‹�˜¼a|\Ì�)
Î0áËxë|Ó˜DçP�Ç�€’Q�c"C!éÑ™ÑÕÝlJù{ª¨w9}¥�1*‡È㘪�Ÿë+ÓÕâºíuðÜhQ [¤J8	“˜—f)¤QH±ñ÷^C"!~—pӻΡ8ó·ð™veÀãfþ¸tÚ¦,†©r I8óá�³4Ä:·	©¤è”Ë{nøÒ¢.>,”å
`¿ú{½ÄÉÅ<ƒrÁv.rÜ&T­D°ÖiÒ	vôÝDðØRp©¶Ä‘
ÓÛÈLC‚§y‹yÄ(¢5@­1Hd•ˆ¦Ë3Yš¨”ÅÀJb%ÜI[µCИ kd0ÓlÉR>kjT¦§
ˆh¶gCKN	3C01�RP朸¦! hÅäD‡XZa܆¦‡uòŽ¾�¦gv÷N´Ãw9È•)G…§Úd²aza�Ýq¦íS¡PãØcnhtk	ÎYxa g·ƒžYШdG©
��¯^qßOp•ò©w4QµòÀÀ‡SC‡mÚ‹ž†”ôI+	8•%KŠÄôðã0Ä¡aÊEæ^TÜ:áNôŒ²¯M^påäë£Å×YÑk	'G]¼S¶*uÎWFz9å«Ïnœ¶ïr!Ã̾iBòVa­æ<½p(Ø–uw"£â•õn^WÒ^j12Xö&Æ´¼³ºë£:åœ9箦z¸hΙGZò–^ªuŽ3S·³ÇxâuÕ§|ݨî6žœ7
O	‡	µS”»­Øéá½x)¢wo{`Km§[<§6Ƕ§]^Üq‘o˽puÃξKÞzÖt&Ö¼´§MëYœËD¢Ëj*EW¤É—æ^ò‹:J’V#@R&Ó’òŒŽPê
ç`ˆ.™…ëO	1ló±¼%w‚¶Ð"
£‚ˆ*°ã·†Þ·"…ÖmaÚ¶^Wà°òííþc›¿ûaéêæuš^íd§d„Á¹Á±ÛéÃGN˜Öû8ys^’®ÇNÑ^i¥ÿïkæíÓ»ÃLg¦EUpÕýpzi…ëU®ð’?*yªÎº1”%-àRÆ<óÏ7y„”	àÀ˜$äâ!;¢èWg\Z¶Žãµr«lÀ61Æ£Kœ>]?içµu/¦ >
è#íÑõàº�TÞhWÇ�ˆ"¯W¿ÕÕïêàå™9‰œÆ,�µ‰pylÈ‚݉D»±	¾·§Ë!Ä'jÃð T¶�yïD†žœá2aɥᶤ˜ÖÄ›0Bc"¶kü7�Å•Ü(�€”Ð�ýx�Ãg…YBÄ”á¼uÛì7Ön®OÌÑÆ×”“xf#â
™)šb»

ÑPäpó“ÑÙêùy<ÄN¤?Zrú·3­ç©iJ>“cJlI!³ÖÂu u	ô¤ð‘ÊÝךzv
“óÀ4ŠRqÑýQ›¯šŽˆõn§a§±zàå&+œ#ŸÛ?—«Ïq·>³IÚÖÒÞÊ솵&çNc÷õœŽN°›¹¤š†ÔÔ‡\k¬�Yú''n’ä„& Rè‚R�NÎåñ”uXbýŒˆt<~�Ù“/B„¾0_6æl]q¿–çCï\ÍñõY²
‚p™Ý+Õ
’ݸþ~®ínýL‡µìœºïÌË”:?pã_àv	0'ÖðÉ¡ NŠx;Åä%àœ®�Èa“ï-pB]Ú}(ssŒPšÅ,Œ ŸGÐàßÁboý¨6�þ¼ñ¨¨®]0ûÀ˜ý·¨
å	c¤e™†V~„ä÷ÙO¦g3†ç?š<ü©L%
‚z,„C|×­ëmªÝG¦S:¶9záfc®ÞÀöýwO-ýµ0bb¤‰\
îöS 
?£¢mà
¿[–¬@A”E „(V`�nÇöÏ|©ˆP›Ø#‚¢f'þÞ1µ�«¦Å’ÜÖ¹a+õ[˜µ|«b
BÄ‚ÌÂI	*
±UK¡ü>~_“�¨rTyŒ€ôýÞÆö{„tšeøI¿/‹\‘IևݗóâÛm†÷hc¡kS}Ÿ«T‡·øÐ[�»Æ°O1?oÓ®ï�êÓÃ,FÐßgç@QWõ_®™‰’køÏÁöÿ/~
�
«L᜘ýÚâMRH$°�¤ÒNÉjÉi‰©,ʼnY
‡~#«»µ÷
ëÏPR|ÍCN¿†´ôÇ¿2{ì6ú&g´‚¼å�ŽsèÄË'öZ;ÖÔ‘ôËêð…#néá㜛¬øþmu+Ëw¥9VËXÌUuìšizOc%lÄ÷?§æò-•–Ý„sZ*(;ÕÏ£K®í&Qµ_á�µ
ª['Îg²§×Që¡>	};ðAçä |Oy.]üºcqRò š^hˆfœK
“WL†'Ò%¤Jôx¡ø‡Èèòe¼ë† yìjc
 ž•A…tDUU@-ôÒ
æé
Ë…“ÇE˜M0�ˆc{ì�/P°ÑÝš
NŠÜ9‚.rIH;÷5͘âÓ²P¡2Mp±©£ŠžYy’ùÇ™‰\òG8`™&bˆ‚"F®àªIÑ/œ—œ
2LËa“Õ9
9�tä´¶ús‹>[q¥vìãœí ùÚLöI5EZ«Ó§~þ©z<'»ŠîIJa7t7ØŒKvaÜ„éÐZÔZÔ|Np~¿ú†#ùz�x'�Üômrå/
hÑÞ™”©õ�’t5È|½?…!öý?Ù¼«Ès•wç¹ØRD.R8*mÙüØmF­Ûå8yüý'ŸËŸ—Íë:
)j²¢§‘p‘M�ãòÚòßÈ–ýÿãÉ:]I&&XŸqÍõßDv
°�êÁ4=˜ª‰ÿÃþkÿý”Q”E«Hƒsž«‘Ú㛄¬kû%Êëº-ss5„¥éWnÆDžz3çV‚€JöÁBƒh¶Ó¨QQPšD§^ÞsæÝâ˜(«Dθ…Õ«ßãTD�ñÌÜ5;§Dýï65¦d�ÜsÇ<�†p8a³·†Ú½‚~«'Õj¨ó>ý§Ö!0wa3$Å{çDïnÓéÑü:n^»¤Ø¤#‘aº,¨�$L2Ó	y…Ì–B`daÔæ¥"]¹¾#£™/™´ÐAÇ®(¥Ù`“ËgÂ�Þƒ·ÍæJ“Ù]ÃH›¡J‘
Æ…òdù>CNƒ;»¬Ö×9v€çÓìø¸>yù”ì;ÕzÏVMר„/Tëþãúÿò8}*|¹êð¯ÖÃ@DQRMRŒê_Ñ_–ýLãØ�,ý¨sè¥aêÀKHÁ'õößOÞ'iY'=:ôþ¹¹Œ	øäÉií‡!åe¿ÛƒãË2yðýýúýQOÂ1¼¦˜Ü�uâ9ºµ>%c,1}þñ‰ÅB0	‹Nøb–Ħ«},vý¾¿&�ÛÏLJ*>ÍÖ{7Œù7®—Nš>ô=z'NÍ'£ºz
BÝ÷#m_1Þv›nuÆ|#4Îæ!Z\¹<ùãY+ÙïRv·Ú'Äp+w6˜‹wí‘ŽØ!±Ø¾wÖéŽc@î9긕šÌ;â+/=IçEJ¥ù,Ü”ôz&9A:NÄ&gBMÎb„Î�eÜ~ÐÌcnÚãOÂ|�Ç6PŠÆeÕ<ûq\N�6Ö&)BµH)véë{b‹B
¦êZЭó“hŽ¹°gÛšá–Í9ù]JÌRc€®æX+hÄàêBºÜWC+{ïìõ�øï<§	pv܆“sÛAå1ƶFà‡Djýd$‰�0ê�Ÿ5�#4nîãIvw«<ìÉ:MKa2y½%#Ãà„#
íÈ/WF.¢ÞÞ³JçÏZ’î
ÓBêY{%BŽ*1‹]Ýß.ðáÛX"0æÔ\hžžâ(­çh3ªFž\Œè�Ì‘œjÌÍ5L™)�-J0è–Þ.õÞ0—ãf)›|±‰·Œùtº=p(ÇŽíÍã]‚["AÙÑ£µ£·[1gcÁK`âƒO¾{–ÌÕ˘ŽÊ˜-Òklöé§XŽ»<Ìë#¡¤»�cw¡,C	&I™3ÌdÊÑÔôgHr1Ç}˜–"䓱¤Ï}Æ⛎ºí·yX*¼½
æ(fHf0ÌxÚ<ˆ *»N3ž%éûaבÃ\¿wÁŒ–_\Ly0ºÍÅ:ï¨GâãÐœÔ<è£aÑä²Ç-#U²&
´¦„xºÓ�-à«$�Ç0&6Ä×D›€k
6ðæ ráÂ
»Ì†ðxfÑ£lÔ=²ä‡Áé£jÃ6àœ4™\¶yva¤Ì\ÖÃÌë§�°9œ`o»¥õ$A·ÎÜœ[��†1$ì°€mb:²ÓošÐ8X$ëœdÜ‚¥çXŽ/Zw°ÕsÍ
¤Ö1®B±O§¶º®eÐ̘„ê·Á;˘ÝÛã¾z—à~)£«lµb0pÐí�•
ÎAär¢.È–I¦%áKµ0ÝÈu¤â;ÖI´9TDè¤Ô˜¨€]ØàrC ÉÙ‰8c¸YÂÁ™¤ q€H� «¶j8ÍÕ
`è›Ã8©·œë2¥Âx”GetùÑq¿ÚúF:JâÈúÔCÙåî;ÞKµQÓþîì™’t0ì ((3³‚+†ŠÛVÚo&Ý}ÿÁ~ë! cF|ú�2›ò_Aû‰àqC¥
rÛfHbp<Õ–+u‚
dDEeºÀݵSïݪ�ñ0»ºéÄAVq¥ãÝè�œÔ¢JŠ(…5
OE
o3ɲÃ,e(Ò9a^ì®3Å.Q0¾W�/kF0~ˆ6q£Ä’u•¸PW7Ù¸ãI<º6­%&ñÒ*˜5#™|AñAhZÐï"3ôëX£-O�Ž9¸&~œ|K’ëPnÞ%¦eÅL
Wpž^ÑèôMJæ³¢šoÅŠÁ|Töˆy|ò3רݾViœ„9›Çbq—ÎG�ˆî”«—¾i°Úu9£HÈ—#½¨D
ÝV¦GM
¢(êeÖh‰n0Ùŧ–f3¶kÀaˆ	`¸d&h³›ˆtêmÙòÙ>ï¼c³PpÀGinø	 Nf=¤-°G~Ø'"{ÃÒGB˜‚6Msw¢ºîa¶ƒ›»†Û`šÂª¹‰’LHç8")·)aa;Lªc—Ƭ$÷PQæu
>�Î/§�êÀöGdèèÁ
ÖØ�v,<´£ˆð'lm:	ÆGFFÕØ-éßÎpë´2µ9\Þ·qÎUÚ§VæPÀA	!�½
Ëc€20i¥„‘9ffû ÑC53DTbq'‚·;›¦¤Ó�]Ž•¨¯`<øMyvèæõp't”A£�|«¿n”ïçk0ŒJUxÅÆ8›6ï¯㬛ÄòM¦5äè3³±©:8<Ói¯)¹Ü�Ö
xøõ�UQåÐ[ŽÎÕß%î�DY�†÷0Ò§�öbr]ž
îrÝìKESZ•ùº\@Ö)w6pè„^°š�UB	Rßý¶B[`h~V´E`W2bÈ%‘)�0èØ¨QÌ•™€‹Íþë]x�˲º/�u¡A©
’™i—XÊ1²`€d8¥=.ªH0‡…�<�ˆ�íû±}pÂ�õ�˜ðB‡#?ì9E+#-fÁße\sÅñ�Vì†Â�Ñ¥CxGÉÿ̨põëñ½ÞO†«|(«Y	Ù±„Þpú¶�´!½EQ@ͼáÛ÷p�¿5Ë¡¦Á‡ìñÛmÁ·œtþ>ÇOp÷Jy¸ù¦FXI¨@™i>¤9·‹ ÿŸ˜—ÿŸÇõÀ}H�}X"üèõ’±�íyqöu£» Þ�ñg¼_H‰¡>îÕÑðùæzÿò´hŒ§Ÿ¸q¹uÕŠØVBf¡IÂØõÉm²�󧾶°ï4BPP(TI/ŠMS«Hë	VÉúí Nw<›ž´×+(¨¶‚9>1)'CãÄÏÕžÂþ=¥]㺕Θ+8Ÿ³x®/\}ëŒ×è8Åër÷‚Q|«Š«n�ÕÌ6è=¨¼¹Äc‡“Ý)	G$qüÜ(ã0qSó2Oom;ßF¶Älу:›=iÁ±Ìä’ç'lµ¬æ5¥ù4õ&Îú
¡º÷(Ëø�÷)nø<Ø.˜-a³3&yy#YÖ\ Ð°|z×
[/Ófùf´9ÎzcwÚ‡ë×¢nn©ÓòíbwaÐ�­†7S�qhxùì÷A¸«´£–.jâ—8~* �p(q¬()aJ4¡òþéðI8}á#¡äLkás \yÈeQ磙�pä"TR
µ‰-1c0Â&?ë{îôkš&ÝØfh	dM?¼š·Ì3øG;äÑä'šÈü·�
’<9Ž_~ÊÐxÉæÎf§ÃÖÛŒW3IÂÁ.ñëÂÏw3g¬›®!Ó¤›©˜2þÕÍ0œq
Ö%?Y¨©‚�gmœF'™¤ý.öÎÝi{°4u¶ÖÝ.õ}C*B¹|ÈÛºí#ë[®{à2ÚxôQË7LÃu6Î&|<ž
©]ȘÝ72@¯ÛöØ
Ñ豫ªÚO»ìýkO‰§ôÌà”Z#×u’Ezx•ôzÝÝÛª·Ìƒz0Ý~;>H_G�еX8;:qšw
ò�NôÃhc¾ë,Z™Ðc!¶ëgŒNÓ¦æ£w)8q^Ÿ«¹$õˆ/Vêl1QøÔ¢J?òx;àz‘NÏ“Äj”^c
H8.&1PŠÊöù¿V�ôw{|ƒò|[Cº+âiYm£"	ü	>”’†Æoú-üÝSPM—»‡G�õÁÝòáŽALW'Óí?lc&�@z óH"{ºo¯eßݯ`õ~Ž	­Ú ÷ÞsñYjC9vy}›]èŸ?-”²
¤TöF‰<¾ƨ°Ô¨žÙ³Ã´OáÝ2i%G:Iº“ï4b‰ðþ~±4å@êg‡�D‰ÈÐó;„•ù‡wå¤ý5Çó<-³üF)÷¼ÿè©·ëÜÉJ¥cR©[›fÓ?ÊÖåR©[E“ôÛþ‰(í:ÿ�úQ÷­€ïGÍù¾«Ð[úWðŸaÍK[Çx>ØGÜhùСðëCgà}óòN,vÀá.YXáșA±&A‹%S#JB'(5Ôiñ
2 O/”ìHu‚ Ì(ˆS—�”¡
�œ?	Ì
ŠÉÁ»“ðù�&F¾–_�äx�ªvXBuwIírgÄû.ÒH,¨ßÅdT±z$ú“øʪ¿™£òÔqúþjku´ýuë~‡‘,ùy|'ª¬f¹”¼Ï’t‘¼€éª!®ãêÌ÷Ucô–¼¬ó?ËýÚ¢¡ù™1Î\ØdcïÀœ½4þ+biV±jÚÁ¤[j„YiËAµá¿
eKR”‹KH©
J¬J4)�¡“BÐ
D´r�¢L�Oþ¿çô5󧞿xœ“Ÿ·�pü§‰èRñàæEXm¿Y•’ÂÚœé.šò…b¬zñóžC�
C͘u¦“hfp€ƒ{"Õ J†2æDáb|ÎI1°l0ćgÝ£éRåË2"È Zúã®9ƒ×òÿ;¤ÞFeNB}p�Ü‹õ�ªÂÊžz²>Q*‡œ|Ò ¸É$8€‹"[¨JQh÷Œˆ$‘
¯&ûN‹&€OårE’{¼$'Ra4ä�©MU(kסw9¸gSˆ¯Rè'[› óãxgQ,J5/v¡pd£“·£�nâgz4¢r”5»¦æ&PȲÄãÛ:g:°7ìñÉRåët¤Ö‹áfˆrÈE:äiQ©Gœr�Ôl@S–H=Y×hå”.ä
Ì´…˜©¡HGOG@¯^z÷
ûü{ Äd(¢,©^
7È=Œ�×&i¿¯$xg-×Ëô4)dÇdXþ×½û*áëŽw7“«oæ]#þÎ�ß‹Ýøxåy˜zlŠˆ�ˆ÷YÒ˜8f}îš„°}Ci†€@ó÷ÈÁٯÜÂv{og»ãÕõª¢t9G†øs"»wÒ»¢ÜŒÿî$¶-"f�/?TÖÉÐf:õž~?íB,‰ ˆ_x|>f™Ie‚
i)SQ´´,ÒYš²›ÑS5ˆ›JE&¥Ũ‚˜¶LÂ}¿o÷¿ðéýLþYÌæxü!½«ò‚yÊ%(�»Óæ—øCÒo—šÑâ(ûZÈœ•þ‹½~ï
JBtõ3£¥hb„ì[åK‹š£‰+]Ñóxmkäæw�a£/éêÉz@YbÑXvÞ—Ó—ÄÇ°2©ß—Ó›œHƒß8Z/$%6–J’M’
Tª‡wPvfÖ„ðôéÄvÆð¸c͆I8Œ‰�EFߥÒÞ’M¹¯“T6lÛ|µË».×9]BfˆŒ]+¡$Vî¸Èƒ%4ÓM	
%a˜”
‘SMS_~€ÚÇ»Œ›„mÑðë;Â
ÐòdN\Yc½ÐÙü�øP›ÖzØ-D™ó4oHÎNãh‰’%¾¿»Úoì>Þ,Õf‡Óaå$îɳ¤Ÿsõûï««t;ªH´CàL1úƒ&�ݧt½lÙ®…“0pAúþhÔ.ѽ“½L)?=£J¨mmJ%€¥a!{C¶3YãéëצÙ7î&ûI—¨ \•àøî-$ZdŠÔåŠUÄaz°%˜
y%<ˆveø´õMG?�Ê—9˜&s(‘ÎWËeB”¶ì‡un:lÄ:¼4”ègóPç=»“µ‚ÈâîÎ;2ŸŒ8i¦Á±	ÒAœƒc±Ks–a¬þ~qX®ƒàxÃ5æÝå–BªÙ	‘�YíTsÃï—ô™Ó¼â2ÑÀOxºzƒ—w\C™{…œ1yrÄJI5¦”.îÏU¸<ˆf;-ö1<µ,Å«œ¦‚@cÇ9³œÒ•±´O¥¡ÎKîîQè}·¢K
Pæi‹§¡ÝÞ›i4oÇÀ„+ÄE8`§èf´Dˆ‚[‘ð»LNµ6=EX8:ß~‰HüéµØÂæƒöp5§äªË–&
㪅ˆtø$Îê “K?‡ZÍm�¹H��leÃÙÎñÒdç<õ=Õ&`ñz’én�ܧg§J Ž¦rôpŸÐÉ7ÏRébX�C8©ÊbŠ3‡ :è±Ö4&ÆJGm¶±±¬3Œ]Kò[—iÆó̓/ÑîÐN°‰K·šìV.ZEy¡Õ&Í�õ_m÷~”0!+÷ášNÉsjPðjª�5	“2fë4�iã`fçŠuú³>¾”‡˜�Àlæ7±éÏq÷éìñÿ6I¤’
åçßÀ�Ú^ìÿ†Â;(»wŒHõOc¡)­_[“’3Õ-‰ði:5)í•
ÀƤµÈŽéÊë6±ì8ÑqJ³(&³Ový,Žêr$ôi4„¸
÷ByH@¿'Áƒ ’)DŸÜOl“äàÿ�å…°g„òaË÷þKþ¯{áò~�~ÿ†k«°Š¨ªŠfÃQÄ&çá5úMÅX¥‚XW΂%hTž’¡Þ–<õ¢Äa ÜKº:·ßFÆ9÷Û«`ü¤¦m¿ó|›¾áïf3rØš©j^~¦r>ññ§úktxNï`þWú9ó?-yf~ªY…h•/�s¨ŠÀ?_1„Q¬²ð²fþÝ‹v
‡¦
ü# Ò�C!Jí£gòýŽûÀv–ûaJÔQTC�Œ'a­œÍˆàíçÔ'
ç�¤(F‰�(UB*˜”‡$åøó)ŽS‚–mWªÚI†¾kFîw%Vösù>)ÞxGï‚_KR`aSxaÆ…gêü׬vK­rH¨PÒš4¯å½ÓË­Wz·ÇX¶Æ;ôÎ¥õí̉˜ÈèæÃÑL¡ÙØuqW*­¨v†™r“Që0˜…¿~ž/ž´kø÷�a'awÎ+Åúñ*3Þ;Ïš’9}ÎU,¦®í«zœŒZŠQ™Ô¢mý#Pòæf‚K;ÃR–˜q;KQ&7Wsq,öópL.w>3lwZ·a€Êff`­iãÃ`”qW:©õz¬\#Ú=Äß­®#•O-2Þ®¯}FÓ†ýtÞi
H‘ôHz‡åa	ù-$«Çyä=Ü“7�ÌÄfÁ¦4aÔ�F“8Ùn’ÂÕþ?ôêÿ%žýofñךˆ÷¬Þ^‰vã瞇9ß­¸( óAÈ­Gئg„8DÌZÆ4åÁâœÖœõáy“�sU'J�D�<]}}::üÝ×5çx®§.>T“rBa
’¡Òfàö¹PX0_/HpPQD©Û4.6cåÈ`*¼)`uYKQp±ž®óÊtëÉ'•UUC‰)™€I°ò³ÂQèÖ—oCÚžà�Ûá†tì lç%…y*iæjÃ8†˜”´Aµ�™‘Œ°�ÙË4äŽ!ba°NÆ˲’l@åû<<æ	ÍÊ›ß$ÅQ¯aù>ý‰)$èE^‡QRL,2a°‰Õ_Òã'Ñ×=_3ÙÊLçÐÔ‘á`õwv…}6«�M«,É£*2 z÷ù‰ßsÐKŒ�(^Š2ŠEl©Uº¶¶¿blV‰±$àv�ÖE²ðàø�<–mòžmw¯oYå×é;¡G`�zÊ„ÆH¶D)aVhY|Â�l�hØ�:°{ͺ½áÔ:ä…J
æ0sù¿†~ŸÉäqØoO½MXÁ2cVØyOÓ™Ž=®^qo¼JEYlA¥F¨" `Ø…FIeId'ØëJDüŒÂJ„DP•*§­‰‹,6ÃØëý’Océ“©Ä~Ī%?Íù™` ›—z¢EäK±àwB~Ír×ЈðKé�=Ÿ‡è4}|`Π�´3Àpí#Ê¢#¥ï„éÈ=F¿PF×ówcϨêçBûLp¨h+(³
¿‚WyĹÖws –Td+÷ƒ‰„$Ã�€ÐiätºˆN¤aê€ÙH„¦-f3­O×'6ÕÚ’k‘ç³éHHj ¥OÝU!J‡Ø§Åï÷ü'úÿÎþÿ”¹zaý™Š©H
t üä/ßJ› Œ¡þLߪk„¯®ßÕe?ð¹oý‘ý²øJž•²ŠìÅÄúdO;ûìÚ�3×£ÜÛ§§æÑög#žÑd¬‰C÷I©M&Ä q
¡¼(j(@(UU•dÞ){§LÏ\¤‘#")5ãp$
à)ùJ~]Ö…/üoX¡†:ð'¨ÉÞ´ª¹%4+”†a“]KI™¢Ë»ˆwhºnÚŠBº¨tÈ{»±¼¸ðÀ¬>KyÄÁ(!)ˆaºf1ÒÆà¡:©�: „D9ø“d%²¬Õ2BB`ʘtI ÞÁÇH‚ÛB˜E )Îzî9N!Ñ“Á39¾P5­¢‚|îl`H¤VˆŽïÓ×�'€ïw_PãŽã‰Ì…æÞj]¯-·“ݧÝ_ù$\‘ÈïM%lŽ@ëc·`ø�ƒUÜGëTxcJÄ�Æ[,ÖCÎÒÅ„¬KEd§Áú—uÜàšsm¢=™8�ºÄX "ÕL’@”en¬¸Y¯Œwó?GNh€š'U×@b¬
ñÊÍ^¢_ËÞˆa+�¨2»815²ùXŠ‘+®Œ:×¢;uÏ?*""
¼tíìJ8D’Þå™ññòýÜqíXMÔ¿Öõ5£oà³$ÚdɆ=Å3@° ÂÇÿs‘úðëâ·Im£
)�ùü?Åäwƒö_ݱìGÒ²Uֈ𧫪Q!-Ûˆœu†�Ó¥P*¶¾J`¼¤7¡.MÛ](È•[ô;±3sUȉ4k)9A³& ¤P1FépV@úùÕ /Rún'K'ÛŠ†]¨€ˆQ1@´AÊ×v
°åOÒcŠDKkÓõìê—«®]yÏéó�å‡q°ãLà M#
ËnL/DND²Fã£h~_þ¾|9óN©óÔ“Ì�‰¢ŠE;…CåCÌyŸYó¿á Ô@ÏÐNfpûÿXiê
îWÑ"OÏô~Gáf¬å!ݯ²ÞÞ8“$³¢t4)A¡„ø ¢ >Ît!‚X!ÿUXõe—ò¤½Ü÷sG\è
/3Ë<ñ¦zÏ_nŒ{[©ÿZo§À|NqUeª“–
ùQ×…>�×�ñpH/÷‡V!×·Fã)…Ûo«ÃÙzøà༌„ñÇUÑ�0žÄx<1•}ò‡0Ã$4êUÛ]‡VúÌm¯ƒ—]¸�P^îýi<$„H>´Œ	ÞG¼•=6Ò{$åÊùþïŒSGtœ%’8pJòB¶`©™]ß%e•¢–Å®î‰6LäGð�üžlMºÐûQßnñ èÇnÆIR‡3]oûþ4Ÿøï½_Ñrµ¾í¶[õ£¼÷ëPÝå�§uþ~Êסú½‡(óÃv)b5%³DYªÊ[T©ieI
™�%’ÒШ1TM-£i²›Z›LÍ,¥#,!
AÓj&µ%k&M%©¦ÕbÅB–£Ë”è¢i±=6’6ƒsé�…ï•.ó)4»Ø¨
äÊ‹’P��‰´‚yHÖÆ·ç­aÐÝ„$=B7Ï~[Ö|\œT̳µ¾x
žH†p¹<þ?¯cþ	èeçàaã�ÍáS?.$ÞÏ{Ž†ï‚¿ë¼DñI_1jÔ`ÊF§Qüü¼ºÍÝÅœ\Hf’p v%jŽãz-•;´¯Z{òÄÛÛ±ldŒB§\ªwTÆåì^ŠJtGà€Lquc›	âù±ÈD;ïñ‡¥ ‰ö%­ûJ:”O_mˆz3ÂdöÁ)íMÃŒgó¯Ø[l¶Ô÷*ù´ä��Á¥–¤1ÆP`Å`:Š·ÑEUV(ª5kK¥`ståmh t“µ¯-·ã²«ÄªM-eHš		—„=ˆƒ	í€úT6è°,PædŸ»Å]@hT	JÛ2\YB@3#:þŸûf•<…DéžxùcñÚ�s
¾h?å¾Æi°>&=*üb5ò– ÊXåd<ëʾq«":SIÐ*,�ö:Þ�c·çkCV4׆²o*^áû©h,À!4%'Éý
²€ò��Kø�ŒüGÊ~²=‡3ÚOhúàï½Ñ˜é#Û<ñ„ÎnLUª¬çq½ÿD6!¶ØîÝ|²:?ÓÄymŒ±C>¶í’w;E[IŸ"zÔ4€Ð‡Å(ЪҴ
DŠMdÙ4E_‚®–+EŠˆªòÖåFÔjå®m–±K,mصºkw»[•‚ÛF‹Q%­%�[&�V)ˆj¤µI±lZ•ˆ4ˆœøÞ6ÔmµE�WéÕ„ëF§ì�ðO£9óÉù¡�æR‰•’¨"–
Í“GjÌ¡çØ
óñgý˜eEMIG78W$„�9×æsÌî!°*y¥Z¹ d0q`Fø‹LÒس
Á£©]I�¤è«se–ÃsI¿j[m¿»¯ÇçÙøßùº§j>©å{Èê¾öD2¾zþÝmî®õky­¿[kt8}¬ë[¸[ý²c®Kè`+£{òÙ[hþæA	$<=)R‚à	 ”KTÓ��Î)Ž©:­(\ÄJno x—¦Áµ®úËàY?yTû2aT±Ì­i‹g]ÉÐQ¨Ÿ)ƒ,øàûîÚÝÈcÏ�2b
ì^4ziÐSÙ:'v}	;�gO
¶Û_P=䥟Gmðlú¿
{}ò¸NÉ©{ôäêÜ?/ƯR¦˜ˆ‚£¦9˜XãT�Ç"S|âûö(
%¤„¥¥,R1šT’ZBÀ‘!
”¥¤d*¤Nƒß
#�Ë”9/üïG€z@Ðb -kÄû ÒN× À8Hån
¡ŒPTqÊ©wLÖó<‚XW�¡4)¥:YÕ\ÍÔÛco‡do_0)'Ö£DçlËo2zÝ�vTॗ—¸
ž©6GqSü‰LEÃKÇŠœÌG…ôÔ”�©6‘·¡ë�‹)ì“	±ü›œä~"ŠD¡’
XXÄÐóµ”$Ój*'Ø¥ÇZ~Š=­Ž»ZŸ“oH¨‰ö`Ö×ìõÍ[[’?†Üi�šÍ�bcä»]¥ay\.˜cŒ0é'ŒýïWæ’Þ;ãä#žÇÖó”Î
ÙÖ¾£Þ(Ÿý
Dÿ$z}yO)},’füÿÕƒ?ÕôöÇÝŒ$êSèí˜ì#³Ä#ÔŸÅcý?ô=ö©l’ª¶‡››êwþŒÿsYù™Y‰å&G]Æ�|Ï\�D�²Ïèô›ØÿÕö{Ýþ—¬øƒ¯ðÊðM�™u&‰Û»›Þá½ÇºP¿*ùӞʄ…J©ÊT��©U9J�:*§)P’…H•$¸è”òüœÑÔ×ôsž^s›�9ÍÇœæ㈧ÎG^VT‚…Ú¬‹yâM9§òĨÙÉ!øç;ožÂpìŠ'ÂÕüöŸs¿JL¹Ýc>kÜ•ä'Î÷vÿ¹U|Qÿ~ï­é'Yç#Ëî^Ï·‘ò|[å­Ã aèô¼sŒ‡”õ"õ@u¶ivêýºb
Ö ˆö2š«m	Âô˜(ÈâY
 2XJ!	PŒ˜¤Œ
i

ÆaS¦ýf¹áÑz‰¡Îôaź’°ÿ\,èá²|‡´æ‰´r²>‡Öyòo%
l´t³9Ë1-å˜
ˆé›m°äKÃï4¡6A�a£·¦¸íñpw©õ=
ƒ‘³øñ–£«<€7QxU]Ñå—×ÆÛ—Nù¶‘O�‘5Æ„ãch3x×N74¤€”(†ã½vžqAf>Þ°íQT^H¯ÞÉÿŽ¨ âiKDT5¦‘ÙCÙQ–'‡©ëóûo²Ý\ùê×µ^Ü]õªc›cš�¾
ÚA÷âÐÿ‰ÈX¦éëIõÿÕgðR<„šxOñsþÙ*û="wD>·•=¥£Ó>úoOCÿ")R¢Q÷ò�ÃüŸ3ü),U¯7Z<�3öNA£‹ÏíZCÕ�0ç¤9ðÆ¥û&`oIl=EÓZ�2Wer^·¤¢”Y/?Ü0ÿíÛyû1Ÿö8âKÞ=‡O�²á%-oüSáôœ	Û…!Öï)ÿÅ…
MUPUE{};5!©\2ø�1‹Þ¦ƒqa4
|vï°¿éÖ�wÑb‰˜˜˜ÁÞcÊ-ã:b'ÊŽbXæ4˜í1ö¢ƒà¥ žŠP�ýaè>R}Qô›âí'댾[lÀ
¡?á?ñ�“›ˆ~¸G9³Ê†yMh嬊";,ž�N$F
C¨¨V…Öi¸v5
Ęá’j`ŒÇ
–éƒåÖû'Ñœ![a€Òælû±<Ѧù£„“ã5.¦f�««ó‰(ï“&XJóË„)Ù†j9À‡)|jß ¡rë“z·ž�<ûvc–33Gåyö�J¶=N§DÀ'aÙ‡@ÄÝH"(%¨È}àÇgÚÐ<þ·r¥F¦©QY•©æœ_N‡«Î&B9•ñi'SEI)`wÅs’㺽¶]w.øžÚ~¾qô³Fñ#Á“hGÕñé?qøôªµgȃa9wrÂÏ1袼Žáåïû¥*-'Ô?T��ª‹Ý’SâˆY:WhÏßyKæ-v�Á­´àÕ$T„Ѷ¦)F‚Û`Šª!"Q4úxs}Ǥ ×š¶ÁËc¡•È=ì9ø)I˜¶Äc^Å@F<N•½¦¤4 
±*Šœ·ÅMÌ-ÌÖ™ÄB¾­°ÐB쯼Š¦INteEd×ÕÅ`«:s~Ò;Oé®ùê{Í[ê+SæxHÔà±P~šü»í×fU¶NUßf•Qù)Ê»Üünû™ŒiàúÔ‰Æ_–·ÚKÝw噯ǎª“"J`HãßîÚìÿ_k_!_à§É?…É^Ó«Ѹ¡‡yOÂcñ 
-û8Ìá`E¬)µb*}ÞëøušðVbm4Ì	Qû'߯�4|ZÀИ§	�H¨²‹f#_�twDÖ/wƒîŠ+1‚ˆ!	f „)Ày¯‚ø£ü�PïÕÁ�5†Æ�‘ 4¤ÁÔöüD˜&påØðõøe�ÝÄ�r‘9ÙIùø?§JºÉùzòo¶YÖ˜”+F¢V#mž:³ö#ÝœL3®S«l{‚œ©ŠTìPFy|Œê�ÞðnX�Ï+gã”ÜÆZªÐ´^Kõ¾WIõë„„€¾YWÒžºéÝ‚eݺ%$�'®†Fzýc.S¤�`_7(¬û¡Ê|J_tC×Ý(¶îp’2RJ<ý‘÷–ßVýkTêr.Rÿ�ñwºØñy!œáÞ
¤ >¸6vœ_ãJP‰i$±$$Âúƒþl—™OÖùŒð1B”߆d|YÆgÕBÖ�=Q<ßÓ»­™ƒ`ÂúKéM®‰�)¢o¹…bs¾�¡Ï¨i|†¯L �ua|1aÚd‘d¥)Õñ.ÀfS»dÄ‹JMwmŸwmsú#*ŠäaÒ§K=Qˆ¼�8ªÈöJJúiL’ËiX2RÃÃ4Ý	1žzSA„ÛÅà°žÞ™œ75#
X¨b6õdõØh£JÉ`Ï°é¨Ì.¬
ŽÎî2Ý ÷p©ÇÏEœfm�Ÿš»^÷gN”h1LDËbýGª*æÚ嶳FÉY&ŸNé$aŒ[BS3$‘)LDd}:ºlk!²…X²yºl˜Ãidi)’Å™]NêíÔ®WF¥½¹jæëu¦©f›4m±lÚe&–U2Z<Û�¥¶¦Õ°Ì:»ªÂĔĦ›KI)«6ØÔX�…!
£c#0Ä6)KIFM$kEŸ_uÔŸ„úaVË#²lù*–)Þ×Ðú2f0ôü}UäŒr#í÷eø¬LL14'·O×~")"‰§Â9û'¤QÓÉÛ¨{¶¿o`s›7µ™Š²=Œù™'ð²
¢v„v{Ò
ýÜÍè½]Û¤yOt9î~G§ò°‹î�ùHH áUEBK·|z¼¿C�êÄÔàNuK)mcêqi‹‘?'Ò§�¢ýS™åÎÒþÊö9q‹ì=8ó¶¿oWàŽKï¤~Fê†?Ãë7Í•,œaðƒZ)oßúvGA²P8dã"æ#‡ÂCRÏÉØ>è=ñÞ	ï9!QŸn8DÊÓ)ñÃèµ$’é5L‹liš›D­ŠXlY’š²›Y³)…­o×î­5)5$Ú¤%�™LY™¦Óem0Õz\‰%÷rôì~²Óå9/Æ� × "ìÏOýªªªª«m¢s‡uFÁð}j˜úô8“é•Û\“ï=óE»fff-UWï-ö�—ž)m6ØÌk¹Ûf›f2ݲnŽ‘+ÇwìÐ;ùâGGŽi©
Êêì{ƒ¿;]èÄÀØÑ¡‰QUŠÑãeU�QS²¬%oÆ¡

þó
bÆâT÷þ\GNÈxßõÕ�(�5
`F½DhWô�m°×‹Ÿ÷ÞÂÞSfxJ”C
,ûÌUQ
MŠª!¨Õ¿‹æú„~ºsc,õR"¾oG¤ÇôÛrüñÝó>)�—ߧGgaÖ‘D‡Ã×¹‡�žò÷mÍh?¼mýÚ‹vÒJHQd‚Í`%]~CÏ$ØúWd^Ý;y�»'9O_»Èö‡iô�Gé.¡qÊyºuZ¡øêsŽ´e1þxûÍV3ŸC„íVrò¦“Žš¼3–
rgøƒ1·­þ.§îÝå)Ëø.0ÀîÑŸ³œOJto-LtTC}�$)ôûdÀá´Æ“‰1I˜äÄ¡˜4N_say*7 dÚÛS½EU©=æ¢*1SŒæiE�Ôä…àâRÑÁo*å¡9ÅÞ,K´Ù¢l“çʪl  ¾µî�)Âb<¬ŸØ©Ó§V‰ùÏtÈmaßSÖ£µÂO逥!^Ñ7T#t‘pJ lsÜl=hD÷>îv
d8™¸¾+ÓÊ~®ß7€]mÑ9sãe‚œÖe’ºL±BM¸;_'¯¸êç¼EJÔEM 0œå+Ió(lwGn8üÀ™2JK€3*€ÚˆA„YS¥Tä�ÔÀDÀ©èÕÇ6"~ä?ðèhv'?Tœ7]¬$‘f 5¯ðàwyV[åA*²Ä‚<€ßo»}¦³mÝ;uÑ–e®Á¢‰/¬úWê,ü/Ÿ„�KSsR®–øå÷'º[bH” ˜�)u"d8Í¥ÆaÊ‘j‘
D¤ 3mb¢Ö®6ÿ©O•¾LÈLÁl¹°ØŸ&o%«\Lcˆ‘Ôžß3e?0¯õõ{ßшd¸=‹7P°Ð–-¿_~|Î#͉ڸª´Áû~|ëÃØDz�O~ðâ
¾!ÝeFp¥’û>¥^AÈ|œ‡_·5
¸>r.1¥Næ>Ó�ñ/C·Wd™ðëÚ#ÀÖ’‡ûiÛ5W‰
â.ûF›ÅóÞòC°¨�¢ƒÇæ+˸�˜cËÀšÄçW;\9VF/ÕnFØùØË9¯Ð•:(�Õ¢f<¸AÎàùÔÝHbuû{Ï\�ŠŸ&ï�ªÆGß(ž®æiîºj/O\ñÉŽ¸‰zzÇdù{Ä-‚J> wm¼)â¯B$b¿Fñ(jN†‡x¤6^QL‘³¹»b‡[¸w™4(S�Ç|žI9K¹p¦ü&F`ƬV#¦Ø&™‡!ë©Ïæ'[Ì�lukj Œ¬Š~Þ‹ŽN®ä³‡·=9+ÊÑ`Bö#f5•º›1QDºÛ&
•\YqVÊs—qLá[K›º�`¼±%æ*cÔëpæÄÆ”}\éD½²4¶É–ê²bñ®¢†¦A^±™¬**,2jP¥pñÀè«’Ž|u¦yfRÀ•�·’“ŦÝs“»u32ub Xóg£«1ÔæÓÍ@û?Ϧ{êíLÿˆðSÒm�™!C[„¼ÇŽd“ÝÓ<³SdÓåÇ°î40F»ö”†ørwÌJd…ø\•õNGÞ'fÁå:d3ËÛµÇØ~0èölMIÏQðâaú
µÆ)ðY$‡©3¤œßšff`3yJ±Ä؈N°D—ƒ¡(‰‰Ñ]ÒŒ˜Ãw(Àò©Â¸^fÁò~”f¡]I@bå$�’IÙ›ªRR)JÂnáÈ°ÈÚ
Ï9œÎ¥Ü7�ëé~lí—M‘˜Èì@o§kßö€¼
¤q´dQxœFâgùëþš8€|ÿiÌNw<î�
]K¾®Ü¿fÉøBROê!D¢‘!£ÿ¾z§ãØps&$åtXßM›}¯ÀÓ‹%_«a¶¾¦æ%9C%'+Bs%v€¸Ò¸F•·¶”†IŽG Ž6z'
²
²]—e
•ÞiŽHãõ�z¿Ú$%àuxu§ì˜�ÉMVSQ¦ÒkFÔÊF’•4f«)‹hÖÍ1Q	2DÐ‚@ÔIôurøk¸ë;B“Àzrwîÿ®¡|¹)ù	}]^B)åó*Ú@ãÔ”@ž—¨nSsA$¢v(‚-è7—$=°£×¯Êu‡4ˆ‘›£è(—[ŠpÙUBÒ`À#ÂVÒ–Øf5SéN.ìï›&ÅÚY½ÔÝõ¥¥’N^ïÈR\¬m¤eí6p¡/xëµ)9,	NHr8ùŠ¨¢Ûg’¯°ó—
ÑwàOÇÊÏuìœÆ8Z×0¨Œ	kBzˆ¹`d%3´­¶@dP5I`ðVº�c•AŸëO„“Ñ�Ýho×ÎröYu²&ëNp9ÑG¾œsQjw)±:Ç`fçW‡ 'É
Û	ÎéÉPñ‰ÀHêsRsƒ‰Å)Q*N·¯G!ʉCŒXÚ�Hy@^ZNYáÇ;YÑŠC¨rªP˜á²MóÚ\�Êž7Ö©¢õši†Þ4Ò€‰¥¤•6™ÉP!³®«VñWÜímÍ¢*«½Ð£¢!Úü*H=†•5ðøfõÏwÂv60†01`êêI;0”ˆ—,(®Ç
3(¦Âö�°ï£CTÃÀ
©´Ÿ“ý:ûcåOQ|Ð)k3³éžÉ³"hT7�…ú=ZùIb*e»ƒÆ|pñ5‚f�I•Ó»I¶ÖQà–]QͶDFÃΕÓÿ?gÐßÞÜÔš>o¶dŸðÿ5Ï.fR»jL¯Ú³gtÝ%ö ¯Ë?¹ÃÇô¯ÁÜÚ¤ZÝ`ò’NìY™(¢)æL°ÿæü!{câh’Î�Á•ÙkýFöAä/YúÁF†
Rˆª=�‚=_¶(�
°*…D;‚H¼ô?'<ý“ÂÝ3ÎŒø.CÑ4™·8ëÞ#ìAÅ9îëS‚ð¥Wpè8ÿ>OÉ—m¯ÔNŽ…’$‘
öÈðK¦Ÿ·95p—öLgŸ—'»l#(¹rˆÿÚ·[
=Çä4;›s]E¡u$4Ä`“ÉÊpÕôL¹ˆÜÚcìw°:Nhw%4éÆúrç\цž�ù¿Û"Öx?Óf€ò7Ðûmó/È.Ç/D#V}ä¼	�¯Üÿ[þžäÚ”úö úõ¥fؤ˜I™_ ¤ÕMH~483Ë=†?ÉÖGi¯×²aÌ°ïÃŽû;lŸÅeêó¸°Å~Gç>ÄþjS”É{¼‹Î·IŒ%Nƒ›¦…§éïÁ2=Ìë“àŒ4Z¢kQé”ZZ�@
:Ù¨ΧÁ~LÒan?³çâFéõ¹÷–R¥üìÉb¦RƒX{—wëèbe
µˆ:ØÂüÀßÓÍ ×}½“Q*Ÿå9¥ùDöÉYÛ›3Ïø¥-…ðZR{ �Ql¼ÉÙÅI
«%‚(dFQë9'£]�çL?b?qЬídQÞ0òçà�à™�/¹õr5ôiÀÒî¹µïóϦøFTZÂñÇHm¡ÍwØ��ƒëçUð�xIÝÉIL&bM0³!³&îÔwZh5ÿ"Ö¤
‘…ý(hAüò)÷$,l1‹$‰JBmÏGZùL‘â÷'ˆ
†ÿ/'?&d°L9ÏŸm~Hkϧáj:ø—gZó~äƒü…ò�ß+š6²7Üj¦ â�«å$Ê祀½üa0ÍJÃø>¨
 Šœ‡1·äábÈ¡ŠS”Àºòr	>ÂS?ÁC�OÑŒ¢H‚
ŠeÓzd¿‡»âÝ™¦¹r¾wRg`¹È#‚­¤
²õd³”e
Qcú<n
]2‡v¶u1Ñä=‚Þï'ô}ØMáèð'ßÓe¹äª~õÅ\)hKÿ5ÃbV€‡Bÿxözåý_—m»<~Ó]‡\hí“RG߯E²JŒ,Å(V£#€ˆ¬NP>ÓÁL"G©fϦ;Xû,úÍ}Ø‹¸ëüO‰ùÒzˆ`ܨø|Œ©ÌÓáÖìº�@Ü°oD˜É “ý?˜åü“×ùwuh³ºq‰ñ{¼#fÀÚϱÙñUõ¾£ø#Ï'ÇÉ
Â"`¿G8qúù2ÍoZÉAEY q•EÍŸÃ;ÁÓ Uæèm¦$xÚ–S”¢#j$ƒÀ[s~ï5v¾çjøí‚(›;I*%•
AV:—bž³eN#`¯t)ñ‡öy"G.�Ÿ#î²Ò9ÍøÇ :�ȺB„º³Üz^^ý3Ý®9oÅ||Ñ�\Çö³“‚ÒÚ[èã»Æ‚_N±�aEÔ�„ó-tñC8î8â¿ÍüXXU³â$J%”2áIKˆÛâ¥TÕ¹Òk‡½’¤‡Ë–ˆ0žÐèP9�ÇYÊågW÷ø„íßÆ͆ˆ1˜ý‘ª*½8n¯»�éŽ~¿iN¿
4Nÿ»Ã‹m2	=!YÈÌÎÍn.)V*)èr†¬
F�ÿS!×=;/k:Û6]ÏluÖY:§Khq‘mã\Ç�è|¡@J¡884†.0šY‡N˜_ƒ,ûtIV©�xħI§ÖÚf=eÛù°'¥8Ãb>¥Õö“²ãP&I©ÌHã•.mª¨ŽHw€fÁ׸èéÑå3ˆÝ¾†M$ÅaLÇ…‡Ò=ú\Ÿ®æSê*Ó”ÑWlÅOþOÀrj˳m¨fž¤ÔÞY:Áɹ¡ÙÚ
“”anþ û•¥Ùß–Ãþ)°ø'€hê÷)9#L‘ÀÍ-{ÈÚm"ɾÈýý<•�›ÏÊ×´ùaó#Ë«#ÛÜËÑ!AGÅÏqn|ÙØÄßè`¢>üDQùâšF�ó�dë?×ÞÄS9T;
:Zd-ÐâkGEMá…;Fü´�húÀ!…ïi†ÊñŽ îÄ	ëBPjžaèèNäòÝg¿å@þo"�Ãï¼·–o¾�µ¢*#¶Å9¬?qû'@V‹jN/g¯ÊŸ!Ù;½åçÐz5–Å~“}º äªà&›|Ö‡ übî“ÅмâvÅ*ÅE%‰ê©�*ì“밇Бýa

w=‚õ.€8Ñâ¥üž1°ûáÞsErŽ¤ñœDû¤Ä……{�:\ÆÖœ“Ôm°¤k©@wCû|��Œô›ñì¼l<2"	& Ÿá˜CÙ‚’̲PÆfoaK
år]¯¥ípuuxÒPÌa}M$bg‹R•E8؇1%i¹ÚŠ¥‚1>vÛâ«ÃQ-™‹E´Z¨­‹Z>*ÕԪśjP‘aeÒªJ¹ŠŽ ;
°ìSL`0ÈH›�9á¹öuTˆNõWCQE$·¤^¬@!…H±þ5ôàydÄ;M¡%£Sô"ìOtÐx�8ô”!ûŒC ª>i;•Òb�+ÁŠí
Ѩ|ï5.îTB^ÿJû§¹,Äx �üùF
„ÌQ
J¥ö¿/F=Ó‘ÚR¶HZæo­×hÞ0šÙ<ý’`}rŒÞ'ÍÉ¥6�Õõ<>ÔòéÎóO ÓvYzCÉr#†Õn.¯H£
|
[sÉ”ÞÈAañ”Ñz<þ+‘ÁñuiΧ§5À9ýx¯¥{@ü zж¥d'­_/^VUâãyî_N�0¾^;m´õ¶òoÝr#ÜJS“vŒçŸm¶ÞWXO¥HÁ‰5Ÿ±”[n·ñœ�ý$¡Ž]æ-yÙÉ÷ö>½²_¥Ã©Óñ´Qù_wþtòøÍ
»÷Ý>*²˜À�é8XsÒµ’·[µg¦£e �¢ tÎG6—0dû|kûv�…�õîÊ É᛾0TÖ$v£F×0Ýú¹ì“u—0Î9°l¿C½Šs*ÒS0n~Y²mÎÇ®QÛ·“ž_þ¦}iIÖ�b-²N´÷ŠÙ¶LfO®¶¯}+ëO®§¨|¾ÏS�ܤ�ùïî7‰nËíÐ8›Ç\~f!åº�³þ©2ÔŸ7<Û0^:°ó1å­Î{ÊÁš¼
`ÆÏ­ÜÆ^a‰ªu¤Ë»×�£íé"9�›ï‡!\ñ±©4Å�&4Ú›fCR©…Oè
ò!ÕŒÔôAŠ¢È¢
&°÷Ü·Û§%z£¨ß7ˆËR颂š�æI‰�&FDž¤Á¨MLµPÐ�}[/8_ã*fÊ(ì8âa·o¹
댑fê.wWaØîê}{‡þžá;/úmËWÛÙ�î°/ü»nR�‡0ÅéÈÎc]&™n!ðb¢„Œ}¢u)ÕŸs’~‡¡ƒÎ´ÏBÒTÜç'�úýš¶ã0Û\vàêmqü”®é2ô,ËÚ$“aÆ´Ù[:4µnVœqÚGÌ»fmL´£}“èþHã,Íä¸>Ñ‘´?ƒµÚ\5�(7:¦$ÐüâzœŒ¢oÄ(Xj³Œõ ¹)Ë™•¾ÒPÚM	ä/¿ºGÍÊp†åL“±V-ŠÐ+É€ùPu­
.*=B{Þ·p2Û±!¥»sÀ4uè9Ë¥†FýáÖ>z)ó’?B§"Ó*VÎöl†dvuQÔQ%³š,¯d˜d)g/Äe&³‚É4°]¦�3fÚD�écÐm$ŸV»¯O‡ÅQöÒs¦ÃCβ
«D–æýÞÿiø±rc$q) N	\Sé¢!X(¦ªUD+i+FÅ5H¥©PX¬ƒ6”ÖL¥aMcFÖ6šem¦5J´S#DÍ=ÆØ(Ò4„6ê–¨#m‹QbÅRVFQ¡bP(‚BhU(F„}Ø`‰B�I"CD0E¥H”käÅ0ŠVþ:¯�^ÃT…[4µ-JÆmé¨ZVŠ€–…Àd6Ö5¨m*ŠZFðÿÑOÌ�\äý.¯ÌnõÅs÷�‡.¶Ä–uù¼ƒÇå¾ëËVþ±~!åCÂNÉ�´"#PêSU1 &ðrV“°ÄÓd�(z
¡1†‘‰ÌÆ@Œ�är£žæ •„¢F!Ò0ß”m>‡’•é$®“’‚Ñj$è°ÇKRMcŒ%:z¶{€J •{Eú¹
úé×¹¦†}�ŸHèá¦å*9˜bÀȽg °Ò‚
z��LD–Rf’dÖÅ¿‹�³QRW×¹#÷X?;éü­'âY9?_¿³è_Ñ Oæ?dÓš>ó5~œ9Z¶ôoÆÕ>ìÆK­Hˆ–KBÊ�a�ÍøÁLdp-(f�ãÝzkËBdÉ×XÄ’ON@»2xߨÐ÷!îO’ÙçàY%8ZòŒ‚ÏWý©¯¶)œ	é×$˜ä”>üPx;¡¯+ªãl±dìœaÅ-wpÁ½;|³•6‡º7àðÜ:‹ÂCªR…2ví1ü—Y:í3Ânè:P¹¹ƒ…×gM)“/nè̸Rh·ÀvõɈg·&‘…I€„v%ØÑÓ„&6îË"[}O8q�²Å4ÚÀ¨J*¢òrt·ûÛg9lË2ìÂ3“–BÑäF!ïÆ;ÈÚY
ÙتqŒÓ6o«&
Þ2³#¡„¢Éo-„	—“…¶LçýbffBbÐÉ‚I-sÜ Ë,jFΞ:Ì‚b�âªê·‘Ô”<å‰;
ž’rØÍãšqÍî66®1¤À鈜^
vÐáj4;@'NÚ æÁÃjô9\Ä+=È	™êÈq‰¨5«w¦`ƒ‰H=$}&¡„Æ‘"åöCZcV¤zÊ|8xÖ
ÓŒm”Û;]»¿Óa2%"�Äcí?W0ò€ª�'¿ßWxl:dýIš›��åfôÙ:n3ö_-L6TD9jø+·ZߌiÕ²
›zP¶–Ùm–Ñ¿Q¸:8$µBaºoiõp¦!º›ú=;›í§Q�wܨۮiǯ´è§(,×{PšIךé7/Ù?_áù¯“êŒÆMÎH{™!’—«$®äÚ=³h�õ‹³|îx8Cm“‡$d™8lá„åy3ZÓ‹"‘‘ìIp†ùC}Dÿ…’ÄTDá’=’ü¼½ùe™fXgÞ~"
"îŸÏ£Ì_’1؇ð�NDÒè
‘�ŸF.C*Àî’›¡Ü€î£V¬‹)ÖL˜UÚóã·ÅÉ>ïµøBCzD-‰òœ=r}I¡½Žßw¬¢û+-î~]ôIæevKVÎ~=Õ&·µ—QK\\Ì­Xf©€YÆAÐŒm…äx-YUiÏ3Úû�¯Åô^F=Ün²«bPu¢hí¼1DQ/ð?‚ˆhB`¥%yˆ)Ø=G©“izÈå?ÔΡíC¼��,(	
`zÞžÑ�ã"xÕf“ÇEÜK˜ƒU#"ŸpR-EK"•)
TYNçG	óöt™<ëe’U¬‰Ù°1Ô<"8·^ÚÃ$…6��E¤µþû•hªÅe'³¯¢ýûõ7<¾Í·…_0ƺtÄØ€6%h¡&Gi
@ñ»¾•v•V‚f»A¦1ÝÃÇiÂÊ Å)£èÀÌ3R¤¤d”]'	,²bN&0M±Àa;á%Ój
"²õ×|?Os“„UA*a‚X“s¦�DÄ2ü˜�¾œÜ—B„Ñ
(­ðmSƒE,2ÅçÝbR¾—Õ-pH”st�â‰Bu^Ž“ñFÍJ@T‹ÈXÈ’aŒÆRc³ÉÔLÂT”%#âr�”ƒï,
“‚–±
,RE…’$¨ ˆ…)=bƒ žb94!‚d‰�,Œ„ÊÀFÁ†Huj=�¢K±Ñ+ç+üp²«×Z_ŦØž«•y®À,�ü7À{¿rŽ› ·Ä‹Q±&<¯þ2l}Òo;l�Õ¯_ghè}:P> �_TŠC
Á+
+CM²Qb;AôP{ªI¨c%ã“ôTîœ$¥bt.õÂvƒ’tC¨…>È@2ª$#–ÁîAµ’‘åU­ÃˆUMAÙ¡f"ˆQ �Z)~``rY¨Ÿ“´§æjYò÷S
¯2Òâ#ˆ}29ßA¯¯c[x¨Oo ø‰OFàœ¢™–P“ã%qåÈoz‡ˆA˜ù³2¬•«u™\˜Ž™bôâSÄJvàäŸK#ãgʤÙv^ýCm�÷ì’aóáÁŸ¤*GäœGúÿƒ]�Zzú¶ð6S`b˜†yËå?¯�í:–j4¯Û'äcJÕ®öˆ¢hC¡Âòa¶Ah•[Ðç‰b˜Hi/MÐv’*#càÒî‘~˜òý	º{}Þo6í1èÛ=‚˜$¥`(ÿ!Ž|¾t
©f–ˆ~K¨L_Ÿ=¹À3þÿن˵–ÌD8'?væS.h¥’D·©gWºî3ö Ày:ê›e[ÎÛE‰$¯KW{.‹i$¢’$
›¦K 6!µñ!Äf§®)êÈÁ�§DŠÌì©­ô¡„�²X±C!Qê¤gÖ%îÒVYË�딊(éã€ÉÕ•àθi8ñ{
,œ�•é3š‚½£@ï2È�Y±;êÎ2°89uMnzŠê0¬ °@XDþ†‡¹�z°:eóKÁ”
‡ô¥ø½'Oüü�D6y£WÅTÜÉC–<�³)µ7Á¨hÂìX˜¡fHuÏjLN»[-Ò+-ŠTáØ™´ý_zN!·òÚPŠIQ=ÞJ~Ò6‚rì­~¤•F

¯øõ÷Œ¯)aÑw(nDÖ»df€ÙÀ!€—’ÊÖÇáGN[&µîîÄÚ~¨õû'‚’zÈv“÷9Áyi
}ŠGæøÁÜ!/2§ê;ŽnÙ•ES߬{=]òžØ ¥F�Zˆ?M	çYcù¨ž+G’Êî÷–ÚR–e)’ ©‡¯grY:Œ$5AT¿§àº¶æÒoå¹¹§hC7ßmŽ}
Î6ä™,¾=ßx•¾ayB÷ëaøNAÚò“}ƒyÏ9ßF{ðÞ:	æè¯?Ä
‹ÔgLÆС“@´ŽjÔŠD£¨CÜki!=Ò;Èá
†ðm
£§@2¥v"e8 þ#î:J¼ù½€\ÒšLÆ&�M;c‘lÅŒR­–E;ä“XåVÇjÙœIçýûxpõòåÿà
ÿRQ¡!„bž~²ê“
(…Ä»ëWìÞ~ĺìä™ÁÙÓhÚ D¶QVµ-±F´�`�^é1 L!^¼s¬ö�³«ÑL¿bëv&‰Ý·7,Õ›Ï6—ºwyW5¤­èW7RSA„E2j»mv¨íD@BÅÐ{nð=D’ATU–©�Ê|Ò$>…
¶½Ÿ#ž‰ö]‹oTCç—ôÞ
ãô°é,d¼êJžÄM¦¤5d,˶g
q­Íûó\Õ"Só,Ìfc×5ŠRÃ$6�è'ðèLjû’9<§ùª­m‰œþ‰N†¥…¾‰;ðZV6Ã
žnÞ”çÓóBMQÄìÞ:ÙÅ“\�Ó[÷ý¯P>=ž™%\ÆX@К5ˆr1LÑé|ÓÂÔD˾�‚Æzá?³
sbɉˆ,Šp2Æ‚wÀrRoy	ö¿^×ÈõwyØÜèv°j"
^4c(Aó¾“_tÂœª!‹’Ÿwœáçà/_1ô¿ÎßnnìîûÀÿ›ŒQ^|¸6>o>ÚÛæ2·:ñTTWV‹Æ
Ãî¢R-ÛZ"]MühàƒH/t¾lö>¢R7ÎÛçŽeíyö½Áuðà´ltÄÒNöl"VCµ‚›Ò²ëª™Æ´®M˜Y-.PÀHØpˆíë€^Ž³�ã3äð.ÄTÝØÕLήGR;B¹–QÄ?©ÄÃ5›sÜÛN¯7Ȥ¡Ð›T¦
‰Ô¸ªi&„Ì{9—qkÄØóFj&NÎ9	Ùº»±»Mµ143{#ÿ¥GÁzÔ�:I‘×+‚>™­¼s‹v
k¦²NUi¼Pè\�»é+(3˜��½ü-ç×\Ð	
LÄ1ïæ¨+{Ží’»Í8o^òžŠo:�Æ
�6*‡ªðá�‚Áá#rQ)Õ;:yiM|Î
Ñcú©¤ø’¨îÒã.faÔ{5µhÔåi˜�’T)Lâ´è–º
–´^k™d*d;²B
ر÷¼íùóé!w˜
ãþµOÑ°±7�7QQEEL•C‚1MŸ¿~ƒÆ¹°|M—ãµ�áÓñjl˜§RŠdAIÁ°K,ÎAÞ÷úãÐ~l	jtô=G›Ÿ"ßr72ìÇUmµÝøÀ3¦”}âœO:‡}|9‡ð;d¿>i«T£Sêo}h¬±œ10¬÷cg#Dû›²÷1Û<›ãÿ™ý³ìE{_í[H�“Ðd—”:&¼ë—„H‚ …žÌí�¥Œz°;Ù ìG8ˆ%ô™ÂÅ¥0í¬\$ó3)¡Þ•"Ér5å04HÃ)`ÓÀiØKzÆúÃÌ)ïŸì—ÍêûGÙÙî^=±ñIÞÝúÌÔd‘´&¶Äžó's‰R4®N4ìÆ‘SŸŸž!­ïi2Ó”ú¨“ËZUˆ¢�˜
ÒJ‡~”§R×u«èŠ�DlŠþF¾DnöG�]ÛrϵgⲪ|
¡Üõ~YYFZYie¹mÍ2'¨Œd°U¼$|º9Ñ»hKל[�öÄÇ$2ÇK‡H7MÑð,ò¯€´ï!O;Þ'F�Æ =Q2Tœì{wË3AÏãX̦àP¯=¢¦Ü»œ“î›Fò9"ˆËé‡GÕ9m8ÝCPšò[»42ˆú…ÞqËiœ
–AW¥Û·™·lGäOô*QUƒ”ŽÒ¹ô˜ö3¦>–zÝ``ö·ûÓÌxxqÊØ~t£õÜk%&Öë(×6‹aÕnµÔ-�±l3"RU…bª¡+ŸÅ=Z4ü4Z�¶AhÏêDÝå¹>�¹„,õr?Æda*S’âÊL¬aˆ­õzyvœ‹Üļ¹�Ú¼}ϵŽøàwÎV~-Ž
kênº0á:ƒšŸw,È'”õª‰"fU¥
(¢¾ÜDÒâRè6>$Ò":o”ÿæpÂK
ÿ>0kT”¶#/µÞÝì¡IùÉ.�™­Ý�0>zÆ!ɦ—…„ó.Ð_ÐóöOtí¿Øsœ¢oè“åÎéÂO3‘À9#£GßÛ‡¸-Að…W­âqù>ÀÅÝ%î||ŽË3Ÿ`xJ'„.Ût_&å
‹J·ŽÊ”,4Ÿ–$ä©1™IªDFð:�L³D5á{…ÎÂòd¨ñƒèA
tª	&o<ÙÝ^Ù'àªSÝQ§\YI1¶«m+B–"‰]7�øUb­HûÿЂ×&˜Òmšb
¿ÄzžÍÆOx™ÔULUE#3ó÷qÓæ>f·L|¸‡âÍ£’•UÑDÉŒ‰‹0Å�¹råÄšçbm=qæhÑKò½±‰=W%¢Ä,·‡ºrϧòz§µ,™q?@×µ
äâ¶Â/므?óÿ×=àmœë¤”Ñ]Ô¶K~•±ø,sÍôÍsÎ%ÞG$ø%�Ûó®÷¿½Ûƒ´êÅ(2ÐàXdüQŽ7�²ýØú¬Û1-+gòuæ×k‘Ëöcêç¾½ê–N”|zõŸ$úü~�Y%‰“椈“ý‘ðRÒ‚`J)‘Ðì01æQˆAÇ¢•Œ´|µÑ£\0ˆr‚ø•H@L|°ÿ@�ë|�ÔÅJP¶-üò3ßíb}I‰�Ó
RBòJ:¯¶÷Q8©ueã‚ŸS@Hö+¢öåG©D<Þ6
AQÊnçÎÔªÌÄ;WE*êÄø·ÉÛ“Ž=Çãî·ÍÇc‡š÷Ñ<²òùdYñ,‹	Û'buaXv”F¡á*G	R1|¡ã£í>¥?%Æ„dÖé<×Áß\¤è6õÒ~€x4O³NÁ›l;”b,»}	´káó…>Üï&�4Ÿ±pzpg’„ôÔaïûó¥¹<‰¼Y^Ï©ˆ¿¥~÷™íÃïô}UÆm¿½9¥£{Í$–HQÐ÷û}ûFÏ}7|³ÏDU‰´ýÀoœtÊ,ùû¬/(WEp£#MVN°hn4а‰ÕÓ¾ºvþVgAäêNŠnŸŸ¤TYµ¹²mÕmäx!ë9EA�1^1TŠB{‰ïTÇ—æ[=iñõþ!Ј|²iDƒ¦	†Ã‚C™àþ?›�ƒOjɾëº�"<†c|\¼%b¥9tÛƒ�0n8Ï>x¯i¼öÄøª~¸�ê÷H?ƒ¢D>�+ö^!¹¸ý?‚zx=O¦*Ö6¹›mcëŸn*ÝœXÅ÷Þí±7óšÓ¢OµÔÃøsàÃÖNÇ1îÿ½"'‚ Áט
KБM�_Ê�EÏ5á'¦t•	A„çéöš&ªX,9Pa“ç8P¡PÕ·hÛ‘ j%�êZ¾ó¬Ù3á�ªvk!˜f–�‰%�@šÀ
�—A+R›¯ó/Ãöžè÷ý'N$;—öa«sP]ˆ�ÉoRyå‚Z™ì6qaG–& 2¡x�Ÿ"Æ‹d­+èÛ÷ýÛîî;SÈ3“‘Leú%ÁÁŸÏ-}\ú°Â(ª¨øº=
v6ô~Y“I‰Ì?>y/÷Ã�LØ
®ìóÞˆ>ÈÂiÞÁÕYh›:íÙé¡ù~kÛÔýF&XQK$úìêN_)pkøyõ²'"ÆRL¥“ A±q§o%@F,0+ ƒ	P85zv¡»¹ãb(Ú-‹~
„\a"M­…Y¼.ІƒF+�»!mh„JÈÛlP6"•
¡L�JalmŽA�¡HI`<–BÂMËIx	D:°/ˆHZ½Â,e«á†{|áÁæÁŒò½sE6¿¤åÑ)éâvpž½-'\�NS’zá¹iM¯e°`ÀCY‡@‚T{J‹HÁá@³Jás°;#f
–Ųh®�•’½Û¥™
£5î«©÷7/�»ºè$¢B"xëA�EœîÃßâ�t¶¾ÙÉÉ@OÌÀR•‘hc	r[`„áJ�·«E¡hŒU¶‹Zñ�+ÓTa­ŒÍÕæ3ÇŽhÉu)ââšNñdè´©UƒÌjc£AvØ·		Ô:IÕê¹¾uØ4ÊMB]tî¯EÒêV‰)š•šG”%D¨Ã¶°UåD;� Ž°[D|Û×ËrÒLÄ+çU¼Õ§®ÂLE¤èîh•ówK•òö«Ê e30‚Ç€FQ9aJ±ƒ„…0ÚYm°²ÂÉnJ’§}ðê±`¥j0cËÛ
­b5£m’ËdC·vp™™’Ä•Aµ’òЊnºäyµ¹	‘©,c»…¤« 
FÄsfC‰0u†Ý¨î®,J®Ú|›Vôž6¨:±b¡ØœL
¬ã¸c…¿¤” <æ�:{Ô«äÔ4aÑ
´Œ‰®^вzXPXyö7~zU�Ê.œɑÍ	Œ”å`Â2àÚS4â6öÝü]IÁàp*¨œ
¾zÒo
1z�ï#—y~,@{å;"�ÞºNÁ™ŽÜáñáóâñ‰;x�ÞùõÃîÏðN�'L�uk¥O¡}xeŠ“*ü·ÉÊðH¤ú	’&¢û8i:|-„ZSÕ–}ó†r_•2,·ÖåmëoÂׄÁŠ�²9¬&¥‰ÑÌjÂÍ$T¤¨x•ŒrdÙ^í‘�â'ñåŸ.柣tkRÇ9b~ˆïöè5£¥¶^|v¸Dyô½½ðn‘v4šf2Éê\ÏFÉ:»�Ø–2°÷ð•@“à¶é±Ù­ùÀIS$»(ôcŽí«d6ˆ�L¹!n8i™^!
Å3ðüo÷CKLD±¨ŸCˆóGvÞ£ðÇÝä6x#ÊÂ*T-*ÙQwc0ÛžúÛm$ãRHïä;„ùAÕÚ+êü˜×ï÷ðV·®!|†¶=6±«cQ¤-W‘ÉמªVù¦¯Š‰¤×q±‡?FÄ–	ñÝeôæÈ×ÏúôVÛÌùybþe <ìA+�«Šj�(o.êÉž»êo…¥‰¶f
¿`¾òÔ%&+õ¹­ºbpZ’©ª%�«0ir[<æx,ÕúyƒI'CíÁÏîéuëf$N	�»ºC˜¯¬]KQö3¤@£ìžÿCôÈØ¿
’|	ì~SO�«æóày“a=1‘¨hFÒ?"¿ç<ý}Ÿ‡úɌ϶ÚFZRÄ©yYÈLÌ«,µ&"
GÍÚ>U
Ë`ífò>Šdyƒ"¥ž-i!£àöâ>FçË*q°dj]¹¡‡ä4û³mB<Ùíµ¾:“§Ê¹v"€ôÞýf¤÷æçš�`Ø;Ç;êí�.¢NÓQ‡ÉòÖÇœ¬Lç|Æ=*fj¥¬�*Jzæ¢FXô»j|˜;šL‚ªJ».©@ð•�Äù'ûÀã“ï!ˆNýö�£“+®„”*ëYpÄ+ø;‘†§×¤ûM-ÓhålrNœóAÑëV8æ9T-�˶µiü~oîÑï^(JÄ`JÁe¤£…æ!RA²ÿZSp²RL„2�H"I‘¤9Æä‚P™^È:Xã•š‰èÒ“†	Ôö:'PÿÛ�,\BS$¥¤ÛþÎÍ;Ì¡â%×"¨Yë¥�»«„ÚwbMõId–¸?,3Í4Ê°¢ás
õÚ¨KM�‰’
Y–ëø»}/©	÷HùINÞOÛ7âüõ$Ù5˜‘P@ÁP.ã: u$Ó¤0’Çä�ëM6
�~gI$“G%I…Ž¨ä�Ô•´ëÓ%ÇLÕÓmA¨êÍœÃdÙ3öž)I¤ØÜwë4	‰!&P˜cÓ¶+1WTBLÒ'ADq±Œ$ð´‚~€A-Òª‡Æn‘¿r	€ôt¢}iúýò”¢Ð„Œ	$!H¡ÁØ�£Ì?<®¤A<Âþ	$Ð@ö~x|�MBÔIM
J…(Ä¥
Ð(	Ý·’�Aãç9æªR"–£Q2òõÍímé
�u\óV×û`ÈN»ÍïÁ=ðŠîöb®uviÍvuèîK"j±x“œD’#Ïhup)†Di&—õ» é”tÜÂ
ƒ‘’)ˆþ7KÍ¼Ê ’�Ã0Œ£)34¥
¥C¼¡ƒ	ʧ¦²Ua4Œü»D6ÞÜH�ÜœoË^
÷SMK`ûsñí¶öÐhy%q†Éèò] TˆiÙX^SLDmÉ"r–G¤D��ƒS¾>GŸŠ/­™§þƒüoðbd¿
ÉëÙ´­o7Ð÷ùï-ŒÏéþ>…väÀp‡l	é…&*	ÉCàúçxþs4Ÿ‘eJòÎ×wÒ§:Å6óϸܽÕXP«„”™˜)¼	–¡Ô�þžôÂ%PàÙù‰@úvQù1=lּݦSq¦€  "¦Þ‚
5F‹3F¨Ö“3Í ¦„ (`‘H—l64x!�[{¶(+¬é,è°Îrk*/6¤¹_&ÜÛ—NIîë–à™Š¬± Œ¶{cg†ßuF¢Š•ÍÉ¢t›BCgÝë±ç˜º|›äÇ|Žú�Ô)Ó´ìŽ\D¤Hô°u&LCEµdEBdØ¢ÊF´J0¥°†å¤×:î]›”EE+š…[NÓMZ
EzJ	Çüº±&”bõƦ“+:ªé›&©U6bÓ]“_…|˜ÕÚYÌa˜¥9Œ
M-¸VLŽ°.MX¶bÈWO�‡ïC‰zLÎ÷­;öC©×á“kcÁEë—�½B¯õT’¤�SÍHÉ¡Óm²ÆrFÒP#»
˜�¾ï”.ã·aÁãÝ`òR·ò†÷ž? V,KM¥!6f–:�i�™0æa¹¹ƒ~;œ^LBÖ@Köô\‚œE‡X1©®^¸4®ˆrÒ’(ŠeL²YRHbÄd+F“ÌÖ¥áÿ–ÓçõïËùöò
¤¢š¢øÉoX9ñ�ÏÈÖë¦p“:‹:µôw¢�‰ËÌLº…Ò“#“C»¸•w-Z¹ï.êx·–|œºðíØG–ù¢“öŽïÏæû«Òqà�k7JžÚíyÑ}¯�å+#	UPíkˆeÜñÐR�ü€±¯Ói4%“Gùõìò“¦yó›²ÚHîÑ6²F#]õ¬;Ù·Tǃ¯UÙøæ?Ö;s
ÖÜ”Ü3¢›Š÷œÄ<}ùzô^à3Š%qéÆ�fq™'´jCᎱ/‘Ân#+0,?ityüNÄs?ñçUÆ
¾®u:K^ßVv·°r}+…ϧ�zdÓÜÏgÊ’»#
çÍ—íÇC4ÇLÞÀüˆÃ=
‡Hvn»DXs¬ åâ”)+½U·ð˜ŠÛ+\;VÕècvüüÁz�‚rêJònÉòÿe™1ØHL{ª†oÙ
-~ñœ´Èmw^þÔg!Þ!>9³@³3S°aõƤNŤ˜h)Ÿ)sÞ;II�5�˜Ò6qQÚ÷¾NâË1�á{Š:a¿×G^l¬Hk“Ì{‹ßKÅîåÇÖ±øÓ/®ºÏgäbI×
ðLË¿»9XnGbuiµ
7>wzJØ=ªIBåu.xT2d¡Ý«Ö~²ñ/Ïlë~Šlô?É£]Wˆø•¤U¹¤÷ÃÖ}±MîÎNÕ²V½Â•¬QsóÎ>?çêÏuks*#½kvaqÉ0{ø�ϞĘÇÿn
é;¼­Ëö±S:ðÞÑ…èÄâ4xOôDxî·[ç:ÐþÀVê`øDáª;¾¢¡èsW^«6S‰¸7î™-¢*ÀeRê£L<Ç¢•äÖ§YŒæ!‰#´žúq¹2]›ž{4)
úÓ
|/kž¸~þÇmA
éŸbºëM|3É\LBl
Tõî?H¤ÌɵŒå-ÄÐâps—Ö‡öÇ[â�¡oØ€ö¼nÊnªçi½"ùr|?dR�ôv³�Õ9Ï\eÒ›>…I—Ì3Øíé0 Díâž¹Ôy<÷ ~NÛä®îTûí†ñ/�úáí�­_Rá’wš‘¯v’]k¼� r�¤‚ùÁpæ¹p|Ñ�AÍ_½sâí:χaõíÌH/{Òîûíj²ŠG"	¾ d@?Lo2Úa¾Í®Zĵ—ó߬{.4ãÃ÷ª:^jrbÓ…�L{ú½\íC~ÿoq´0áúX�/Pi±±ÃNQgV®t"”‚˜DŠ`‚:pzh¾èl=œÊû=v—£Æ�å¥W|o‡²–C’È0H�×·Ã’™„¾#â/û—xz~J°ôS§aã9�ò˜„²`·N®¬çL÷‹”ÝÐòcE�É›n6£Â¦ÀÁ‹õ\]9¼
FJ
JìÊšRƒ"ÂìKº:9J¹K/(…P+¼Üì±^YïÒ2k–?N&Ò›g³Y5GžºÍ÷ò‘~Ñ%DœD´-:53Ïä8éêS¿Ž;È×I®†9€÷ý~.C.ä`�zFUí	øxÃ;š‰�,·+#ée¡†ˆ~]ÂušLzýFÕÐ:9t¾ÆüPwäòlL²!#¿ÝWÏîµë×"�;
»¡˜„,´0òØ7¶Úó°y§MÀÆ¡¤vŸ4ˆr‚“r=0Íz*ûgŒ9 ö/döÇø;Û4ŠuÂŒ9,‡ïáî8奾z[i¹\uﱉc®`§·ëOÖäcÖ{Ã1hŠXèŒò°Ç%�É�„eB\Ä`Aðƒ`‘Ø•<€a4H»9Šž|TC%L`$àßJ½9óéØsçv6
â_¨ó¹ú(4†D©�™!ñ�òš4\K[–�,:q+ERºëObôrï;¯7�õýÞžëì­“ü6k»
‘˜Â^Ò/‚q;Ê„(™—‘Åns‰ÆÞ¾ƒèžÝ‚‹
CÞÑŸ?[5™Tµ|ñúd:
µåÝ•u\›3O_¯TU+郡¯.ÀîJª´¡æ@bŽÖ½75$[ŽmÔ¤Aø~¿Ûm¶Ûm–ªª#`Û'þð~WÐõ÷;Òx~d­5è†+Ϫ8‡Qô”/39¶J9«£š7GZT.0X,J]�Öš´ì©Øñv¼Án}’ú2½éˆG1QÄž4‚eámfܦb=£éÒV(”ô<´GÑ�©[¹·JFD‚€Ùi’Mu‡¶sã%>°xϧ;õ%ªqêEN»»ãÚ�¤ëlŒès	†ŒŠI)+áÌJHiB"IeIœMa©!ÜMdˆÄòsôò�¡`€”R1¸ò{]@]>ý}óã¡ÚlÀíL�8
3¦pÃ&%†#é£Ö¹v>cªÝ¼ö>gì³üU´wž³9>XÔÓàG¥ƒ
&¼‰;9NîkèÞsM!|¶Ôˆæs3[ÉÓV7~Ƥ÷ØÝ(ù¼ßeݳ2¼åèBʽò!‚¤=¬uÈ"öl	ƒÈnKêqTÚ^ð|¨-*g#:÷¸÷²sSÀ:	Ê
	‚  ¦YId�Š¦z@€øo€Èw›Õ²ÅJ¥T’”g�Ƽóß&‘‹��Æp(4$Í#ò¯_çOI#ý;ðë+Ö•UÌA@‡Þ
|mh%6f3W-&ªêQ/ ;1‘3n‘Jqf	B*
’(©dQvß�Ðg>Ýmº­�S¿_­¯I3žËñ’Çòm¿z:O„Ä}»0xyÁý4Ôl·›Âýß!8÷Tr"Q�7’aó¨?üÜÍÙ’%Q !
X R!O8"`âPJ²D‰ 2«’�ëõ‚�ø
Ò
!ß

â
o€hjHõOâàqá$�Ê_Ëͽ¶ÂrXŒ¦¥*·¨–)©½.¹à�ç~q
÷Úu[ã¹S�ðb”pˆ	‰i	¡	â›”V#.ÌgY>Nv_ÉÇ©GÍé…y�7º½ðí�8u9�-Ëeg_žD¾:4Í9Bš£,�$¼N“¶¹€U
“I;†,ˆ‚5RP;æØð0K(Bœ¤gI×$ådYÑLJGPð1¤¬�Ñ„á¤Äm_0ö¬z—Þ³æ©>S´øa�£å飷ƒ
íyQ'læÁ	Jwy�N$ù ¥8J¬‰À3-p¬f´-¶�¨¤®f±âO¸�ýþ†ú
ª:�’ùWêÔ%¨€Nƒ
|D�‰C*SŠD¥KKV!^ƒi·Ëèã‚;ïÕf¤ö}O‡·fí1×Ócñ½rñÊ9OÏqü·N,_A™c+”¬Lš×‘˶z‰+ÈŽ×âÏ$2Œ!ð•Ñ…0i@Ø÷]Wy†Ï/ç—#¼vê<1°Pî“ÜG\«·ÈfTA=ÃÛCƒ%ká>œÅbzHb\A“2»£±³±¶iá
&ÕlÕÇäÔ¨ў;fÒv"  SlCx*“ª 6X¥ÜA¡9,GÒîÄ�(9	n©ÚXtÂL`pñS2L$ÐDy	Ž
‹˜<†6ƒsg’Åf“&%’Û0`»¹gºÎ³lóêÎ]{nöŽºDŸ/4¦¤Oë�Gl«�
ûŦƒâ\DžvT‹ÞÓ•íÀ+âË‹e'É’Äf9²•mÅ”‹[PHd�}ö¼ô‡êŒ0Šp»Ã¼¥µ3_LÛâ_'£“Ç�Q‘ê4yX1J72Çæjq´ðÖ¬ü3O
½<ûƒ�ó;¸hàÌÓó`öKŒðz’H7)hAÀ›Mð¿�Üañü~§…S�’ú8ó+ä'xú…GþØò•u	´)
$ûÿ;öþS&%,¸(»-*Ä*E€$FGÛô
õ†—Ó½Ço·Kð��³2¬rÏŒú0ú»$ïG^æd5ëÉñš¥÷ñæÜ
má‹&îàìñUDUgíŽ=B+ç´ƒ_`øe‘Ã_ú?_b”¸Dtl¸úÅ]´£®¥A90. 2Cݱ�kßg*>ÁbzýÝѬ“VŸ\Ÿ})Yfp‚sµ>¡;¯@Ÿ7q­TÓá’�Dþ6TcÐW‚_3ô ¾¬Œ{3	0bˆ`‘6¾Êí…Ah²–,ö¾x½’ôFw¶»W6Í-{jÙÎ;Z꺻kw¹DK©uX¶ìoÉLÚs^dÖò>©¿íý¼í#îøLHè Švüµ€†jõ·‚Œ¸ÿ­Êt6×ãUÒmG“¼‘‰Ë—ðääpß|hòüîVRÙ‰’S¦ÅɤžY½ÒSht™ÜÈ®’G¬6t�W›·:ûqâï3Öå×|ð‹ °ø‰™ª«ûž2"6Ûg¼�Z/”³÷`çå10ªjh�ÜOqçot9}J}‚üéDéªT$é‹äCó_;„`r
špI[Ú%
•òf¦(3ÙÓ°|#´³ÊõB&Ã
©¿ÁÜžÔžIºíæäN;òÛG‰m0+­ì§Ëw�¹ýX�fV|þ§O=wÝä¢}^nJ�t±!ÛZÓÛÜi¢¾¾ÂÒl)Šà–ÜAÒ羃ICÌÚ³Û»éÿ7½OŠq&7L|Öx©û•åSß\¾‘Ü®ÿA2gÇsñ5,©ÎK¹æ¾=–Otxé¬aŽÖ3)n,{0·å?f>Î3–bx«¾`ÒEuo¸ô
ÚTÔ&&XšÀ—}�›$ì›*âRÀ`i4%öŸì¦ë§&• âL‚~|@ÉM~Ì~ÊÚµ¬ÛÇû¶Ï|�ü¯„€¯99˜÷�¯æ±ŸáèöndÈ·áI¦o´Œý?]û´Ú¢Š¿‚" t¿MŽzrÊ¢ç@Í^¨¡íx·¾Íóh*5ùmŠûŸh?4£D@ABHÐPû¥úµˆÚÃ!u˜¹Y�“¹´B[S»¥¢™iú;W]£ƒ¨@’Ê~¬QÂ)!úðp€:·0ÌÃ!¥
JB’¢J²2©1jÄŒº‹ðý‹×ìž·º=ó—žGò�IêN¼KB€xë÷™­¥.Ã’;¡Ù
ÚFíj~Pé{Ýò�gžIh¬èÞ‡\yÕ�¥|îœ5î‘N[·
MN\…©�‰�
Pâiºj
v˜»’¡œ¤Hö:D•™åJš† ¶ažJ£œ8tñÿMœë‡E�1ÄÂ#FHx»£s× z
SâÀUJØ�:õÚr–qÒsœåøî!�ÇxN{ŸiŸpîhbFdL3Ì“2F~ËgªgaŒìá:Å}Sç*–tÝ4XRŸ‹Xh²89� ÆFïB@]îÝÝÕçrcÌ­–Ø£i)`ZQµUÆÛm¶«Ë“Û»¥ÔN¬k»¹´Æ%¡Y¦¸J,$’hP ÖÖ¹ÐÊ¡ÑÜ:îçÕ›}÷ªë¸ÅÓD†ZÆÈÜ!Ùä˜wË/nâœ0Ht<ûoüÞÔN=°´ýJ-òŠ{òèàÈJohZf�fK‡”t8;€Ñ’õ'3æ6Ø뜄*†}Üy+É—O6ÑÙ¶uÝLjž¢�	z�
àd4
ñn¤ÿ;S}_³öOË\è}lp„Æ”H™¥mëòüþ¹å8áÁ_J�¡§!{ ä+žD‚}Òo=L÷¸!•äy±Þ©õw´,�ô¯\m�')!HÚìåÉ¡ÒÄïá)´ñ¥„XÏŸjŒ«hÖRë–LN»î‡Ó›èn…L²˜bÙ¶�ÁiR‚ÖËž!Î6ÄA¢R!lide«²!mJgA4±’2~XZ0žäçW‚h‰<Ù�4Á%cFXŒ„ Z–Ïfòž:ã5ïX¬bh=`ǯ,ÍKHËæÌ
2Û
&´/)7W„Þ¼Ó^L…»#[¨i”°¤¬…€ž‰LpÓÐÀ%‘æñœÁ´c¨S¢Ì�Ë}v=NV4zÀ˜©°Da,²'.ÑDJ#k·úC¾§]^œd‚ºÐñË�m¤K9K¨°+*E–ŠU#hRѨ6T‰Ôp‚F&røÁ…VÁ‰e‘¼— úõ¯‚à)¹Üú~(p¥$ØãÀs�Od9êšíÎÜÖµ¯!µ›œ8¿¢žPYèÄ_¡ù 	˜m*s‚å™4šíLü=†’"~+ÝÝê˜*Ð-½+¦ãCòØ©=™V
ïB
˜fIËJ„ÝRT>�¾°’¨(ÜÙ‰Ï?â #úÎ<|Œñ}xëå"wIã‡Ç#&dcx„õ‰V‘ñ‡�–É
Ñê»Å^>ãäm®p;I÷2u‹øz“GÞSâÎOÒ[Ó­å›FBì¢1¤d!Óè›À5%Zê]ʺb†¥zÁ—sbèHN»åðÑ�ù±zñ9)½ÆzÛÈ¥Uq¸©USûæ± D
†0ãeL0“�J¡	¡�6Æù’e›z?Ì=T>tú¯ò„1œ8®švæÉ~£&�¸Ë­3¼<»"£¨‘[¦àx$i_°A&kLÌY0òH'ÊeY!¢v¡%ÛÏLñgx…RL ¤-�dÁï¾ÇŽqýëï-"d8Rë�»j0A“ú*9¢<á·sN(r1ˆh-]îjwÈÌÀ‰ÞT™b�r^N,–jðØ1‰¢Œt™¡êz0ÔÒvYÂaûj{Jz�Î0{�½x5{L‘´ûð2	ˆÂò5¦)ºIS;•Œk"ô?<ž}8Äl=÷Z	YWojêq¨fµTìF&Ý�.Ú¥,¦¹'¾aš{_jp­-d¨œ±s2‰y�Ìâ¬aDÁd’��ÇÌÅk†î7cC1�‰´@f¥¢>.·Za˜N0غ2Í>uPeˆ0•ež¸¬3<»
âÛ­dYÎ
†‘f)“Døq×ô3M”8(¬Ë8%8:�§(^ët03—nŸŽÔ6űC8ûÉI°²Ì±„‹ÉKß:Ãi8¨wÖm
0ý|ø$œ¬ÄìÌHÚ™Ol,Ì�ÃDÀ¹Ä΢°xºMž�;§—bÓÀíNö#LÕ­Ö–[Flgº‡©jÂRjL,vYÛg}]õÓ~éªIªª¥‚X(W.îzŽ» Ü�\�špéU7Ë$hÍ¡Ø»„îîü)¡6�kqÚ îæHB7(ó.-x-Ù;ómfM=_GŠjqÎV™€ìÀvWÓº Y¨nu[çáó]ºÆÒÙvS�ÅÀfG"qêh5ÉÛîx8Ó�6œé»ŠfÁàâd”Ç 2à™GFÇÙ‡–¡­íØ`r(ÌÉ àAUÙŸŒŠÙ(#NІw#©……á%Eu̵�û¼gÆ‚C�ˆèq&
MÖmë,¬ËîXÒ/Ó‡B«kåFøÌšLÝ°
84ÌaÇ%˜à’póñïÇ{á C;#åõy¯2Ù‡Xk´¹jP¸†Ñ©%ÛØâF-01O\K3Á“Õ–
Œ0k›g¶ðCÍš#Ñ5ÆN´wŽ
ˆð½½2ïŽ)­F‡ujÔaåÑl%�ÀìØ"ø¹dõAéߟAIÞ_ÊkˆK·~J@B–c)˜µÐ‚—LÀë´Ð
’­»N1“R³Œå„ÃÓO|ÎU‚g[˜5¯oPD³™£ÞI�Äg
`#ióŒ!¯¤É$ÌóϱS1�Þ#[îéT¾ß¹³l"ÇBI$9´6~Pô9ábyVÌY« ’Úà›S^
’;a,]º„«˜“ͱƒÄmCA LsGTlQÙÎ!ï$d`Hqôj­À?kÁGdZß[&™ÛŒÙ�àaÇNí‡�@Òù*m03qœCeIÖhir#á�¸¶yƒ,#›ìòI¬¹©À�ئ}‹¶5³F›•·„`íÄó€!asZLdD=ÄTÙ–qȲ{&PÓ�êZÙ�¼¦í…½Kc‹4õ@Æ©›Píºb ÜÅš�Èt&a�.½&×gβ–K¦iwÓ9N;uxïÀÇ+»ë-t9Íñ]õĵ.C£3„”ò·S‹¹hlˤ`”:´@î<:û“ðš^.u—¹›Í¦[Ï0í„=ÌLºL‹âiž"-Z]³SE†5GL^ÍÆ	ˆÖÕ–bqчVéÄڜۆE#„Ü@íHÖHn7ŒP@ªª0Âβ£;Ù˜2m%ri2¹	88…�]Õ0ö0E�Ù�±ˆa¬�[eLU¡Ûž7d9—ôM´Ê¿ž6ƒÊu¢ûÉ0ùAÜMÒ¤¤àÅ–ªÁ›Y/J’b›df0\E.©ûÏ8Ö�3i™›6wë0Íš²Â¤+±ˆï=&hs\½bßoÖ]·†jC�J/ É§d²?U›_÷	Ksí9!Ž‰)víc&ºòLNY d–pk›€0+y	ÝÓ¸v-Î5–bÆYÐÃ_$BÅ'[Öï'cÆC
0Ì=~=Äóã%³8µi	 ,,Éb£
€%†”&×mmƒp¸†>—Ò½�/:—n¤”¡±Í4éÁÏyãë�€m¦7—Æ\þgã9Äu3/“0¤9§>PÚ!¤ñšóÝé™›7—G3uBšá±q-ا/ÎõÚu×\Ñ øM¶ª™Náèìe2“0ì”Pœ�½~NNŽAB®K†Þ50ÙÚÜxáòqÅÆç®îPCʤ	³
”’–tí�øÇ
$Ü)#䀈fÎÖ;vIâ„#á*ݳòçŽüõß×éIãƒô.¸ÑñÅ7¥‚ñqßQ
¸3²àh)§ÏÜ4^°=ÌN4CßwÅa¢û�ÄNx™8L–ƒJF­Cº}ˈk`§†+„%ÂÇ<ù<»	0áí4âÝO#‘¶™˜bÒ$�ÎÐwv	ÜC‡Srt°;\²vȽØéµ4Í…Ù̘Š¨Š”¥ÙñÄ*æl˜ŠPó¾i8ð÷9Œ™àô3x”Ž”gŽ^&“ÅSĵ'Š§‹¡+Q7oE¨»¸Šz‚Cã¨9Ubžøyc¨ñt‡8È—$;£‡dÖ”UPÖðÛ‰&ú;67¶ËØJ0!Âq˜0òLƒ£ô‡°�¾é3ñHÅÂHŽ~�ÎK“Çf$É›Lœú~¯ÊM¢h#Ñ™Óp‡!Çu¤ê*Ýá”4Bàë#»M…\ÊN×cbpcKvöùŠd…ªhZS^i£9"—~3x)åâ.·åø“üq“LÂLÍ"Ó½¿zÕ¸¹íÐJmøp"
˜šŒu“!?÷ž1×’;‘c˜WIÄœœ8ˆtA zL{{Ñá˜e°ïÏdA©XcÞûu/7pÒhÅ!'ÌÌàA ª¾|Ðî¶Z–$dBÀ`’”2ÏY0âÌì'™±0âĜӳ�4B›;¦´â
ƒS`Ù³¯	“tÞ
GMäqÅL²SžýÑUv”L]›ì‘¤ßŸ4×±“ÜeBj"aºfÙ’Ib¶1:”uÂ’ˆälkM̓êSšðšC°N¤'Fâ±iÃG`‘¥²6Ä�þèwˆ##@úl+têÔÛt‹˜ÞNÅc18=G3¶æÀô!ÛÍy�xfÅUTD­§ Ã�vÀ(R…"!Jˆä
;õ–;3~XüšÃC@ë[¯ÉЛþ(×WkØphûºÎ•+ìdÜ—’|¸¿ >øO7`yì¸$ј©¯p\J…ë;¦f2FÖ¼'áÞOÇõíuX3ê3uû­ò6O6ú
þ¿¿6Þë®Q‚$ðw�’�ó7£ ü=—£´<”êzØ”’i	$X`•ª@ióÀª>~Ý£A;`.£¹f±M6h¤B[MeªÈá6Ÿ2&þ¸²àüÔݵÜÈ®PuWV€öA@'™$²Ò„0oO^=]œS)¡� têW¤µ/RÆö=ôCa�6Ãþ§yä°Ð†�ÏÍ#âøø¼=!öÍ.ü!Ò]@Þ“Õ»¿™:�_§;üçWwó_oW£�‰Ñö>§óÛECÝ`N S6ÛH',×hë,$ã$"ÄC•$·ËJ3~´³%ä±Å–ÓSœÐU¬îsšm©dâq�
9VO9zaQŽ¶êF¼pÜC•q“ªQ
Ž˜†x“”£
¥2½uîZô0�ãµ­¶Ki$PPѱ{)”n»�¾6·•yi,î�mHªŠ@£¯èzá`³«Àv¬’œJÊ�†û¶ÙdÙCg
ÔHƒ”0„fe–2Ñ<� zf)³ÊªW†y¯¦Oxÿ–7N„½Ï¥�Ôaæ’—„1Ì�–.Mƒ¡yxnpgØ߬:…�Ä’°ÓŠ�Â/�Ú³ih¼Úm,è:Ztš›*0‡©”*€&éãu«ºqÝgHœað~C*Ÿ_¤ðG’œˆ6€áå.pl-)Iñ‰@˜å�=º! îé•)¦»#Ã3ô<úzß\|7
ÉMÙ3å6ÎLNòlxIãvo�–ά\¡Ä$“¡þ‡?Îb¢�æ .e‡Ô7É€ð;œV� |gðˆDˆ[ø�È"1š’@ÝC›úù:Çl ;Éç
V“#ÀsØâXs;ï)Yâ”·Æ^ƒWÍ¥ÌÉ4"F©)È‚RpÆ Š�Š—!ÙSõõ$餜AzY�ND@bÀóÕ…:Ì�:­=9´€vLzöv/!%BÂ`©êPêM &×ãø’@;<ZWdˆ.œ*ð�fÞ*˜ÚFÝ€’°ã�8Ç,v“#¶ûú¥Üed(Ég’pXñ¶ÀɆ¡!=Þ¿Oàú@¿]”Y6lEÂû£ÙÇÊiß”ùùîFKÀwÁÜøÜýjàî½E²O‹2!e€ô‘.=oÌæ+„^ì3‘‚PÐå€î¯5’¨ÕM±TÖf©jX1ÎK!ÀÏû�l(ŠÄm¿¥3RÔ(2‡ÿ[)-JR(žP
T6â1z&…t´JELÔ–R’¦Ù¢HÒÅC$ÉM6±h2Ti�b.CDÄA
Ã.J�b‡à†ÜLE2QóJ+J»B¡‘¬ÉK"–I�€ÕMT5`ÊE!HH.¡rDh•ZP‰@ä"P-"ž‚ÈJQ”
’‚PB¡@ôCŸ]×Õš Š/ÂÿÖ°ԣ:¸êÅ•…·¦Ú~QÎÉ99?�ZmI×߈æ:üÓ•“¦o™ù®�9ØRÁh�ÃötŽ�æ¾!á;/–˜«,áA/š¼óæÞÊÛG"v£²ëæDzʖ)Ú2™2lòlÔ˜‹òó_šQØÖ8†qÝÕ†ÓÊ3¡±øûŽèºfµÂqÒ¹ô.®d11»íèüóxž`Nôy&¼½&'9{sG/Ç0̵°!¡ÁI"i)&ÐƒàŒ¡šéâÛ9‹É%åOî%Ÿ—y¾¥D_
ï%W‚©O±RB åÓ~ºš§ja�‡gôû¨·–šxG©Æ4�w?tað�ƒpΈ^Ô}ª‡·Û¯u—š©þrBº›§rïêÅb]2gq1iM”&LS$š #Át¢ÞÃΓ®¢IH¥X2Rk{Š`›t·c²†*°`¼Né,
³`ºµUŠ†¶Û]®aK!tÆXˆJßFCD¥�1¨Ä+Ùy¡èóÅÛ¡¼êôqëSj£=ËFMi:Æ
èh¬¦4	²$ÉqE nùÎ3ˆ<[�dBT9äæ¤�Ćƒ-´¶Ì‰¶×	„sw›€à#Ìܹn´9®uÂ<’©ej%”1`a?¼¶4¼ÏÎ�8Nj!Ä”
HpC2ɈɈm§ROYÒ<ü\ç=­©ß$ôQ¬ð:»â¾<ð}ž¯¥:ù�¯¸Ú£ã._Ñ™–2›W·ñG$á}¯Š»ÔÄåa
Š~éU‘�1ƒŒS9.™�LtS'Gò'h‹$ÄqÙ‡d:,‚>é&F–A”A/)*õãƒeiØ *©/›Œ®yŠ;Q(PÒmuΉuE"º�<¨!5 8¦ÐœJ�¡ JâSiÔ¦ÀÙjPÓ(*Ð
© Å´_ƒn>>-îº×M^S“©‰}Ÿ—îæå埣—ÕÇýŠpöùv˜:x¹[ûzÑTÔ	y@�B	ä‡güq~�>ˆ‰ÇÀ±ïI×PæGôO^8û¦rR‡ÏѸ±ôeÌ’¢¶Dv»%šmM$2(—Ìwi3H3 ÈÐTi:m6Q¥rŽóãÛÛÚ–ÝŠ‡R‡±_‘«ÉÇ­076O¤/SÙê¨;0ôæÓ§aÉZ*„ÆZråàÎ
læ¨m(1‘Y¨IKa	A. d˜—L�ý(øm¹ªRˆ‘Š@ï´/éµóTuøIìSEš‰�••É"ƒ(‚§Ã2X[q>˜ŽGaú‹#ÃĽ=�Ùöí¡CÙ)ˆrŸ~Q‘UtB;ÝÖÖÃ�*b� æFØÎ!±�[
}$…TšÑi~¬`¶™%¾ÿ˜Ä’YÖbDs‰R^QÛ ?7ØÈÞrb‰ÊE
�NîÏ»Ã;˜Üžj
{�EˆVY+aoT•tˆÄ…±	*Ê©T1�¯íÆ[¿Ñöyi´ÁQ>É‹T$$\<(ú­áÁ
²åPìéÖP‰™‡éĘÅîìA›!‚r2Wi¥4n´+D*œ~) Á—§–\à+N�&%2Lªe	(Hk’¦…Á©Ä¤:L„™!Ùçyfež>Wˆñt<¤}xO2f¹øFgHÒÿ5B4ე­)¤Ç0;ÓdMà¥be$g_šw¬eêTüÐÔ}-yɺÈø¤2@‘N¾:|Þm”ôŠyŠbˆó8‘=M.IÁ­Ðñ±T¾¬’ÔR…	i,ˆEFC
=ÑA"Ê`’ss¦‘ë*‡ç’#¯SC™,Bø,�ö2;'Ç1l‘…ú[Á
¾IØÝ77Zv$r@óVë·´#Ï�>ÏÅ›ÿñ¹ñ‡Rž4?5æ½`‘:Ƭ®}4®BŒ:„OÌ„•`
4b´(@ú¾À<ËÔâ°É"âN•‰û€;<åéÛ™ÈÍ�2Iýß÷Rv/™m
z\-
!�LG³7Ìl·áðòÏgg©Ë¸|hÕ*ŠÞO·&¾´òÓ§²!îr{s[iôõ�·vT
ÿŸñN“¤þYÍâ�ÕîÃË;êÔÖ>Úkçí1=ñ76¡§¶ÛVÕè�çU:ždá%…4ŒG’ôh€]¥ Œ�Ã1)Ùƒb¥Ú�«K-FÔFÓ‰ggãðÏ7ƒùØíÈv›®JêíÞþ¸ùñ¢Oáî¨�"QwÇ.vÜ%°Câ³­x{™ó{@ÿ ~·^w£Ù­(S©£,Œ‹97üÛ›ÉàŸ¾í"i^Ì"-IÔP÷–½èÔy¿_mx¾
È�%"$-R‘NàZÐâžõ´9 Ž´bº<”8¥ªbB)¦—Ì`â¿'pÑò�¯ž½Sl‹f,ÐÒf¦¦´Ñ¹Wé>’|›$¬ÂÌزL‚;ŸÁ‰²?Wx?fͽáã‡Gj :k×ÿ Ìå%ô«þäX¬kIT¥T›UŠZYPîXô’P¡H²¥"R!zÌ´Ôj¤ÚŠÛD’jÉJ2ÈÖhqòPꀾÜ„˜(½œ�µWc�ýƒÛz?CíÖHÿø9	Ž�7šÂ¸dÕü¿¬�htˆQBCêa¥CM)Ÿ©†
ˆ‰
IŠ"kñÔ"8‡çý'èú=UôQñDý�°;wrdOe²©—f–‡c�(é4ªüR1 ¿Iâe“÷ÓŽ™þ‰£V¬Çê‚Hrãö|HvžAªÄ¿î•ªÂ¹ía‹÷ä™)`í2“
¥%Ÿf#TE¨ÐÕKV¬‘Ôõ‘(…±¤�üAøãÀ‚e	�Àû{úpÿÃç�÷GuÃ�ö©=œ–Yø3%JÑü˜å¸ÙÜg^ä´Æ2)' 7C÷ƒÀ/è›™Ù[ž£s­²Õ@| ÏEÊ8·ÄŸÉž¶ç™L(ß„ÂÉ3Ù‰�ƒó
‹Ü¿-�$N,ïvÍ®yò†–lÄ�,�UŸó!Hd”%¡J ÚYV±†1dʲÿ]hºOÍÞÏõäÆü#Œ§¦Ê(¡ZÍÂâ¡YaR¤)–¬‰KH$äÓƒÜ"w›šJÎö¿'á(øþ‚½g?›™÷˜m£"¾Œ9cí:á d­¡I�1UZ˜K%8yº{€ø?µ“E#†:õØÂ@Ì7‚rú^h[Û>öXÉÔ…å~Žb=ü};¯¸ïÄáNI
ABP…(&ŃI²Y5%¢-oÇçÝzWøs
{�üì| ;9”4¡ö
*™%ýˆ
'Q:/2Q407€«ÚÞ¸©µÏ)u÷aÔ³Ò_)¢[Íÿ¢c³YúQÙ�Õ¹ÙVk£«‚øžV$GÁï? ÚQ¢2d2�¨	áâÉü�Ž`h¡=ÅHTî?^ò¸œ€TàTÿÁþ„"D�L~o—ïåóðt¾ò)¶=ÙÐS\Y5 pïçg�[ã¢x1m%¢d‰×Àè�ÓFùÏûÃgø´Í†dÅ“Üy2—¢=ŽšX‚)INxâé6aÈdÒ	E<ªAÎÂ9Û
ˆEÇI¢ºÌý]ìE°³œ�¦‰—Ü»¾�­¿¾ÿJÛ6Ï,ÇÄü}0r1FfFú«¿zíÒ¥$ããCÈœùÒWD~ïÉOFuÃ¥
Ë£­:P/½Î¯6.Þ�{¤‹ÕÔCöIÈ^
:ª“&}\úkÃÑjn£žrã
Æßw
àæ_Ó Ê߇oôÑæ‹™�ìñ~U>6ˆýÂnr€=?*|‡·ãý'éVhŠ’
´¯¡ÏZYÿü4È¿ÔëÙî«ÚÒĬA‡|!‚1’Ó-‘ÇZB#$5KJ@©H€V¥µXÒŽºB‡(âùÕÍyµf)I�²Z-d­ü;5WKa	$’BVø&(ýGØð«¼õÛY¬‘9HkQ�¹€yäw=Ë$©|OšðO¿\•§§Téæ0uB?f'´Ã>‘ìÊÔTžŒ~¥:ˆGÊDQpI•�e>”þ_‡ßÜyT™ ?”Ep/q³°zK4JdÄDñnrÓbb	<`ïQ3DvæA£
=ø†òm&Ò%4Ò<¹`dˆjÛÝÔm¦Õ2ÖSi-„DÁ¤Zt£
jªŠ]Hÿ–ÓkiWŽg¶þ—÷èÌ/=ÏÃw<¸õçå¤ù0¨­–{Ïz+‘e>_6”()åÏ\]¬*I`nœ4I¨É1ƒ*‘©.)«Ý5¢•4‘Š7¼	Ýõ}Û.~ìr^ˆ<¾¯!ÿY.UëN¬ãƒœôr nYîqo<Æ‚³´³¤�ÍñÀG$
"ݬ†>zËw=Ä oÛ1)úG*FyO{u9ܧ8%ç9ó°¼Ò™%(°2/=ºBOW’¨ˆ(h™$”þ'\Ñ’)(÷Ó×­\trÑÍ	D”d~žÎ¿Ù!‰~¿ÙϹç÷"ìC¬Òâ½�•:ýã“�5
@!Ý7¸´D¾1Ò? xçxvãå,7Šà‡wÌíè=µˆÐ†tWÈ-,–нP±1X¢ §ð§]4èjÍҕηuÔ­“.çr‚…oXvaÅm-,–¡XYÆüNi¶ÂøÖ
&E°	ù-Ô•’0¨Š�µü‡_>òåõ±hX¶×Üìºjåšî¨ŸÅFR”µR(é´)j²ø ù…üÞz�8ýü§ŒåªÍ½7Ûþ¼X|éEžÊ�RÒ«ðo›s`ÂDYaiÃÁ<¼…Ó·dvºïär7^^s¼ínÊñX~f_Ñ;8pчˆÎ!{¯×¤¹¦ÈHÍ+›ˆßJu4w\-²K§×uÛ‰1(ÈŒnØd§;ä?S§RÆŠÚþS®)9/?.„:DØ™ŸéR·�Ñô-mRé­üò¶JWØ×½âÝQÂ`¢úþ
$‚å‹d¥TÇ	z“wÍ:MiLvǯcÝmÇ]�
]>6smU³ðü™µCSá'æ#îü_+ ÉDb}|�_’æòãG%cÝà{ÅçÒxœ,‡T"Ò¿/ndž(:ÏOŒŸ:©(á�^èû$šœÞc¿|*ûý²qÔаÁ§ðµ  ³åùÖ€JÐPø(éƒÅcDTã6±q
ç�£ñ�yY'ÈGÍÕ”G¨óhSQê…|¾Ý�DÑ´�‹¥>F0ëåxnHÂÌyƒöàÓ1‹7jYÚ´·îLŒ®œ|¿ÔlxÙ\H¢É/‡ˆLëÚ{qä›ÈüñÇyæoû
½B¢iþ.¡ûÔB^?纸~¦
p­Ö¥åd5,‚ÖK=Úh±ºEÎ<ÁDÌà"xÚOLÙIZ4ø4ÓZ1qÇÙ‘ê™ )ÌYi¨­›Éh�°L¤Ì&XÍuJ0R,›x?ÛQþ¡Ìˆ)r³©†ÔŸ¾¦);áÔé;÷–‘3"Dý�Ÿ�Â,½fò³‡¹
‡%)x_öŒR }mºÑnD1ÁV>
™(º¬‘s˜ã‰‘ƒà�Z&³Oæ¦{5OÂ^ÄÀ‰µa)C4Ř¡¦Pã‚i?¶¡pí¶�P×¥ÓbHð+±êKFÛ]À»Û`�°!Š£~KîùÛm¶Ö¶ÛÈp'lPý|yáðÖâçk�¬¬LÂÂÛn´Òjåelƒ�²:ºÿ¿RNB�Q-%ÂÅ+"Ø•
J%A€H�IX!TY
E�R¨YK0±IE"¤QXˆˆä”‰QA@‚øB!ïD67@¦hJSÍGQv|0ð"£ªãFÚñòß~¤Å	RI9œØuR›"Ô©b¡êÏU¼³Èó&øõ••ÝaiT5”ÈkŽe°SéPJ¡ AC²î©&`G„b›<Ó{SËï¿®ìÈDFÁ#-ƒùn”r¨wmË�ïòΤŽÉæé$ÚJ
î
±‰¹XG`FdJ_÷Od‡á·¨ý6®OPJ›ˆ	mµ0´À�h†qX„)@¬,ffLLX%öÚH�£i´Û`,H¢‚ª
¤´ˆÃ)«Î®úŒ¿î~<~^?áðmÞÏü'úþÏÑø±lˆru‹HüFǵø¾¦ƒ¤¹ØBLÌ®¿¹þ¥úgÿ}Ëi3:Ú÷ý9Èáýi¢å·˜ý¢|;j*¿õÆc9ÁÿkºÉ…Îñò»D¢væVöª
BXž`|SÁ	,¬DL«Ï8ÍámÈ‹ÿ³‰®Ä`æwÿ�8Â1¨ÄÂ%(ÅRJiê–•t�o·Y®ªV¯k:ÙI^ô’ÿrºÍV%R#r•ïßÄÝ×Ç—.nk°-/ÿßçØÙïÓ¾¨éwu†vC„fë$¤l"ÄõÊmÛi**_Dåå&58ÇÙ]³WŠúa’~ng½:FUA“‹â7KŒ Êh„þpå’ó3ï1…
òï…|^yøÑW
aø@ô§9~·‹§.íàù¹H§¸ŠvOõjn�Ðõâúí]KCºòûQæšz§äüÏk­ÅBôðþîÏBz¤úü¼ªê9ßµ˜­ëI÷i/==óç»xøýÁ›ðÿ¦Ë¡s­ñïDUo¡7D«‡:¯5.tª”ìü‘B÷7Š™BQ5?ŽO¥}“õß»7_‰M*×Ö‰ø¯ÃOJ¸’-Ϻu—¸Õý}µw�Äi#1ˆŒ`í£	 ‡‚B¥�Šïxª_¯/O5”¦W
Ô+pð¢æ9M9>Ùç‹´#Òò¾¸Ö\P‡Õ|â'æ‹øS=)ÃúÓOy�¹Z)æ#=؈wKIà*G½}_?Ûùò gñ±5¬~_Ú?Eš²[?ó(ÄrF&¦s4ßwÝë¾ë<8Œ1	ÌDyØÿæ(+$Êk'££ìÀ@ïÿ¿ÿýÿ¯ÿÿÿÿÿÿÿÿÿÿÿàÀ�BB�
AyƒÏSv@(
èÐØîyÊ9÷‡J( ù:vÀ 5vÓÐ^µ|wÜóÎ×5X…°(Ø�

}A]*Ù®š­�rŸ|×Óëw»zZc�ºš_w}ç]Ó¢"Ožu÷tÖÍ‘)@nîU»O>Øúëﯱ«o­íèëݽØ€%E
I Ä(ô
˽{ë«©f!}c¦ìÎîrß;¼—·CîÏ'o6î·§VôòçÎq7·y­â®mJõáëæÆ•¯¸Úç³O`ªï¾Ú�\
o—¼ì—w¶÷™»I^�ÜuvÚÙŸBzgkïºû
îÙHòûæŠÞ
Rû5z÷°ð{}}ÝEaÜï{Óëp€
 z/;±ç·OtÝ϶O€}õ¾çpï}{Íñ÷˜{{t̓³¢½˜Ìíšïnõ¦‹[š’IÞùï¥+ë븟o½‚‡Zï{Þ=ïs³RªžŸs¸¬Ù¡§Ï»½ç}ÈT”*Ž™
›D»”­òÀ]>€úhJ´(
H5‰ô5*’HoaîcÓZª»{ßAÞŸ{Ûå+Ï¡RDÐØo‚ß_lS}îdè*½4®Ú…>˜I
^û”WF‚”�/·q‚�_A®óhtÐ7pÐ`Q@(TM›mT@o¾ïT”±Âݽ{€w³ÔööëR>6w�! Ö»´ïvU±KxgqeçŽëîu½�WUx·×ENÞï¸û>öÏnç=öôí®Ûï·w¹«›ÛzÞî�³±‚û¯}ñôÙ÷XÙ€P>€ÑÐ
GÐè:

@*”
@×Ày  
ŽŠ]I(ª[žcÏ5àWÞàiÕ
è
ë­((
`è´=®ŸR›eâܵ_O-;ÓºϽ÷›ì:âûè‡Ä¾™J®—Þô>ßtú
Û}4”³£>�vJÚßx*‹ÖR…E+ï|¶ÛϹÝ꾫ä¯6�îÈûêùëï|åç¡õ¡Ü}÷§ÇÈî³´nÝ»¸2Y56ï}=çªÐúÊy¹tȉ»�{h@¼ŒöÇcÙ‚€“söDÙ÷=Õ¸ ºÏ {€'¸\ÐÐt*®ÖÅ1ÛŽö=
d{4=�¥N}÷˜•ã¶´h¾úvã £Ò¨
°¼‰Ïgö{Æ¥46±T÷»”Ö§o½×
÷ÞçaIÖóÇ®{Lt /‚ûk…ëh}±}·gM»9õô¦ûç#îö÷›Ìs¶êíïqƾötí¤7Úæ“f•W½À§‹Í7on8¤{¬î�{Â{r¶v{œÍ!wrvÒÝëÇ]=_Cï¹»ï¼\ú[<šJkâvÇ_lçØïwÃ^;Ûè>·½Ç¦úÝïU	ÆÙ¦ó>†ŽžÙЛmõÀµ†Ùgõ�³°�]Š<öòj »vÍö}ö}ÝÜøÆÝÇ;z=:£»wkÝwGZè'Λž™õ¢öøí³®çÕ½sÛÛÄ빘Þó¼SZ:ûnîù}Û¸ù\}<×=vÞû³»5�·vhÓïuÎ÷¹ï<ã×Úù»ßV{˜õZª¾Ýy¥¨•ÞÏ%=V.ëo]ã6f|ç>ËÖ›³…±”Ò+-[ºÎºtE6Lìó½Ãv{¾î}{[;��vtºô÷¶�´EžÜõÏ/u›»í÷�bmÓ�>ÜŸ}¾}T&�»g[¶Üê¸í²í¸ÖÞ÷½÷Ÿ8ÓçÑëÙí×{Ú°Þvq™÷Ýï�e»B”Q}uÛžpzû¾÷Þû‹ç†û¹—¶³�ÕdVí§ëGßyËgÔ«}޻Ϲî˶ùn}ǵîÝÅð5*u®lõ»¼®í¼èè
ÑGlkÑ¡*(>ìŸ0Ï�»
]³â•w[﫾ÀÓÒûËP
õÙ”ßÉŽ»9zuÓ+»ê篸EêÙ{8—Ì˶<^Àò/u=ßw½î
ž÷:Ž†çœê«ªäíuãêwu`Ú¸&rnÎÀF¶[UníÎß^®	žíMÌ.ú3ÊÀÑžX5ÛtÍeÍ •¬G4;³ˆ»˜[í’ù¾Þõî¹o¾õ=^²=çžg«^W@i¦WNµÖ±m-¹ŸÇÉc|ø 'ÞÖûN�]§RÌ�Œ¹A}{—£
Õß{× ¬×;½{ÛžÜÏ7K9»îç¶;Ý==i¥BçÛ–»9ÑôõJ§N�§ÞÉ­÷uÓkpììÒøûìtAî{î=IâIÓ®œÎê
�_e%W�y=åNE:CÄæ‡dëme™·.Îèv½Û€Ë‘ÖóSÊÜ…ÖšPT®eg¶õžÆ¡º»e½ïl¯uíg^ìëÚ*¡%÷·lö»íç÷Zs6뮋·ÝÍ
ªªvÛ«v[:ݽtïn옩NÍ­
®L¹†õ÷¾ïºˆ{Þu=2•ô\9w¶Ë«¨eÒãiºÝ;�Íß}÷sŠ7&ÕvÜkÞg»¯¯xgÞÒ÷²êÞ»‰»·Zßo[ØMåçž–ñXk¤¹ÝÜ]lݧl7Þ쎀U
Ù¹é»Ý{Ùá×i\2¤«’®‘­w{ÞŽ{›s›˜Ñ×;‡'m.×LN5îg)@²ÏG{åhm½¬i�i£Ó@#ÄQ69¾Þíà^>zÍÍÎ=g_};®òøϯž667×O·–§“ßo—Ã5îöm¹mW½ë»Cé’;î¶kí’™Xä‘ŽÝŠîmóAŽ{îðP*€¡ÑåÕP¥Ö4WrZ€*ûo[©ž¹Èf½z4Ç;‹g>÷*¶@Ø3w"žãÞñ•¹¦-÷[Àïg­Õî«p:]­†qè8%ÏbÝ–Ý;;ŽCZÙ–½{¦-²�n¶‰P\¦7tìv»{^¬ºš*î4í©»�÷Tã�ûï^¸Jí�ö÷päÜK€·nêÙÛußw¼%4�
†€#IˆOSC$õ1=�€ÐJhB šhFML¢›ODž"z4§êDý4ŒÑýSÔb2
‰�	ˆ„š4Ð
¡)äÚ˜i
yOFMOCSõ2m&šdÓC@hBQ$A4h©ù42i¢i‰O$ö™Sõ1(ü¦�TýQ´ÃTô™zˆ�…$ € 
	“@4@È55=SõSö§¨Õ?cs%ð8<¤!�’I%ÏŸwoŽ÷uÁßÒ¼ç„)ÿKK1³Ë_Çþ�8üý'Óê«-}µãŽší–Ý
–ZðgV2#úΓ´Pª˜psv׃ø烵ã\E=_‹žØþZ?šÿÌÂI˜L+ð÷ýƒùön¼’ y¯àÀÆ!ôø—èÑ»ºÑ#
öfª4�™E)ЬNˆrfªÕ©
LÁ¯5­°×»å‡ìß
‰i&fIž²¯ÜÑý;G�†îhO^ç¿9ACÈÒ8·Î°ËŒ‡dØÉñŒyl62ûȯHš´I§¤�¸´‡†ÍþhÑHx¹uJU
D	æ0HÙØÒ¦¸l§(ˆ˜¢ŠŠ¢­1+C«‘Ulm�Ήìbb"ž÷‡`®nQ˜8`åÍeÎJ§cIÊÉŽ'ð˜ÍÊ1¢ j‰––Û0ÒJÑ
åæ„N¤¦˜Š
¡ˆ4èmðÚ”96RSlräRÌ1,
@I5E1{I£§Ãónðär‚ Ù1b­›M±äê%&§»·"cZÇ(ºG (¥„ay¶lCfzÆ�hƒáåéá¹ALm‚64SsÐV €ÄksœZJ©ådq

2È!Ü�%Æç±Ó‰LD\ݸr1f.›Y55E%²1°­ÐjI[$lª[P41ŽÜr‚«d4Ñ«œw7Ã:83ˆÉ±Dé›g/u[L…RLn+C@É¥e)d#�nµ¥¹´W5!€‰£“šv
[–6Òr&ÜáNOÅZÆÉŠá8Æ2Å2étÓAQ
Q¤ÄETBÌ$IRÌ%1$E´Eë
Ÿ–;ÍAÐDÕƒ`ÅÇ
¢‚j伓ù:è
f†$Šº80#	$I®ë™+š(‹FŶ1±šÆùãn!ˆZŽ:2Jã]0â(¢„å2ò
*žMYÛ'ø¡áT•G~×–¢.˦‚–›†áþùÜp3Þ‰àD4¦7xyÃwyè±ÎÛ$´{$IpíÞÕ˜Šó”Ûs»‰U�Îb˜(ªYój¤©"žcPÖgEw$±Ãh™d–”ùûð®Ý<‡ý™"g¦3HL„Q)E4’ÅÃËE\ŬWR©‹ˆ¶Øä$c$`¡`ZY[lØÛ]¹76Ô=¶¹Ë`ÐaØ(áZ
H䩘 ’© pÀh&IšÁ´³0ÑQ-�·6‹š&æÇ`;]N'#n»<ƒ˜È-’*cY¤X‚ç4q‡¤*ÁSs‰g’K‘(O1Æbh79À‰h¶Ø
¦ŠÛK-rëDZÉ‹“ŠJ	†€ÆwsœxW àPhÁ¹4srµÇ›•ALÆ,è0IÌ:X�Îm�r.äöVÇY1–²P#�´Û”v"²ÁÈyà©Á&jJÚÎ…$µZb	ÖÎG"ÔLîgÞëìù¹%4sÏs†¼ÞmÎ3FÑgYµIK¢!bŠªZ‚‚".:ˆú\¹1ï9[‡8BÌséJD’O�Ïáåç¡ :;»%Ý-¬Zƒv(A»(TœáˆH*0’+m7aÍŽpM¢"J­:³\$˜å’‚#ŽpŒó™¸[SÍkN³ÑXöû
¤Þw¦O8PRëÖàS0{’†‘;
÷cCJò/|ƒÞC²p� ;&$£õ÷�Þ4Æ6*Â5%dÏÎ<<ïZÚý9º
pw]˜tß“ÈÃ'
µ‡-D´EÃ;ázæhØÔ–0”pjNŒ¨@ò<{Ž]ž9�¡ ò´TIͨŽÆi%¦(¦‚£–hf`<fNw£lLL¤HF2u¢)%)‚&˜¢ï‡ä%tD%#BK•X|èÑŽ�ßûÿëÿwãÿÓùy}çW¬õ|îfÒñÔ?T|:.	nØb-—ÄS~œºiN[
‰ Ô‘Î~nìÀE¬Qh··ás„éX‚.I¡Ö Úâd
ˆn9ä©  Š’.Xª¦ ‚&‚.ÍI5öÆ™ªdŠæwpÄnY¢$ l6ˆ4‚”d”fúô8ýÜs‘¾>¾?Nÿ?¡4Ð1	êv2X7ÓI)¦#ÓúP6Ôƒð~ß×”Uš2Sæq4ha	2U_íú¾¬
Î-NžÚáÕֺZ¹€8�×(@#ç8¾„j
`¤ñÿÓŽ7™Ñþèö9�ݳB2iƒÞLpŸéÕ¾MïT×þsáÕGD@Ä E>2÷Æ9ù÷c#dmþçEðº³>²¦†Ó‘¹ú~gõÀ‰±ýî-ñ¾¼ÆNzàg_&–ÛŸMJ€ã2* +ÊÄâÀ#»·ñèÖæôjŠ’q›aEÙ÷oe5ÓŠØ«
·l/w2äÓ
s£ïþ/µ.¸ãƒE•)hF&O�9-g�ËL¹¾Ï,�“!!câ¨j5Ù9ï•y¡|+mŽ1¶~HJF0ÈEH8ç—ðûµ­8âŒqn")e�ŒŸÂ_^G#“N¶Š&Ëé»Á¸ˆA±�ôXXÛoÆA�ÇzWóêzÞ'F
¦óï�íh4íWœ#ej6äkïpð‘dbp"²0ccLwÃP1™Ê§2‚¦7�çL#×­R†‹K›Stc	éˆÝ1*ÛjFÜ„‰26ú-øuóüüòù5’�Ÿž}™Þ‚‡Mõmm–NV)ÄÛkŒÐßi/hùýœyxë[
¸´È«'–â©ç¦cHaHe!A³IwÞBä��’ÒˆMí|ü¼6×Îr�µŠ°‰ô¶ŒmÅßêÂùMY	�'-¨ùlpÕ Æûxj “ø¤ô}/çY.n÷õ·sD€�ü=ŽE7Ì�Ä/¡ïÏ\�)d⦭wCºLþë Ä“T›‚…ƒ¾×«¾‚a¦?úáJÏ:35»PMšÆ~ã¤Ùÿtå-Ðv{÷E¸á¶qWý@‚0Š@?Ñù±Ëc�ÍvÀ‰	ëñ÷r⟢Ÿyyú3–»=gvT”>UUUUTUDRSKEQUUUUETE%4°±­ÿ«œç-Ë3TrÿzåÌÄYI*0Á‘ÊØ1±�¶Kk¹U-ƒTÆó2e¸¨Ûkv B´ÓTˆÉkN‚ð¿$²Ey;3›æOTä‚J4¦È‘M»M�j·a\L%ô@©^�Â;Só�ˆû`SÔ0.¿£Ø2ÿïÙÅýÒ9tÃôØÖ¹R¬€4ÛÏù½ž�p;ý}DtÉÀ>\ÔR„KQD1‘”GZƒç
âRSk�´$’Ä4±Cÿ5
ÉÊ‘w*™DÍ® )¤b£cÍ5Sta1L´�vÜEä[˽Áæ}ˆÍ¨îÛ$�èöðhÁ¢0nƚʿŸÀèv”¢KI� Ã

	b.dQ
ÁŸËðå'êý™“…M¦#㎈taÓG¿ŽFÿÁ¹G��‚w4P¯1`¤¨ª%„R�{₯–ĺ4ð¨"Š*KûÒè»=#sœU:¨ÿ€æ<{ÿßÃwhªÆ]‚ Oó|ð¨ÿ×”|¼v
¨«áŽ5TESQ{ãLMI?èŽã÷iÏ_¡!€ˆ‚hb –¨¦‚Š Š(ª+Ûjªªªª¨÷¬ejš ˜

e9)ªªªª‰ÆË4ÒRU4QE5á´wàb˜Š €Šƒ�ã“N¹Ìœ˜ú°éWŠA6ÄmAGәЃª»ÃHœåv
Fk<¾Ô€¨/}d÷øtö뤉¼ÛE3s‰Îew8ñ¤¶ÁJU¢Ç 42l´¤ÇŠI˜õò¬œ
ójH /¿¡†a ‚&– ¨"Hˆ!ƒÐcD¬KHR•7[/Î&o…®ícH€�¦'i,€I�’5£aÖ´ïŽ^\ØöÕ\£˜X¤…‚˜$‚¨¢I!¨ &¢’‚bš4Ž¤˜ké´ÌÄI	AêÅ@J×øcÙáãsTh¶ ˆ¤Ñ¨„ªLÞ@`JŽXù
BE-1ñ—I óaá¹jn1ÂDòѬÁA%2ÑÁ8jŠ ‚íÆ]
¤ †ƒI�;ë"ã®	 Š€&d�vÁÚd†bÌV“9›ÍÍÎs“Á£ˆLB”‘4TPTD“2ÓÊry™¼…£
ã!ûùcÚptàÚŠ ë�~<Úævª¬j·,p�ŽsTU;b]±2O-A0“IàX£)3l ˆÕRpáAqΞLO-iÁbÁDÅÊؤ �†žÔEÍ;XŬTs8«sœv3MDÌ•DM	ˆˆLÑLÊSõdrÇ:f8jˆ‚†ÈÑ<
’q¦ÆÆÚj"%‚&¥*)
d'¸ånqÜ#œæu
Er4‘·6®p(ÎZH9 ×.AÍ£¸rN8˜:b+·
Q6,X¦¢‚ØÓöìc—qA¡Š(„–i
ªkcW6Bˆ XäPs&ç9Ã…32V³³ˆ’æ®Aʘ٪Ûˆ"Ö˜†˜‘ˆ!–ª©IM°C4R•3­Us&&! �ˆ‰
ªx’̤PS´´HC!QTWš%ˆ¡ ¡¦ó!’ˆ¦"’ˆš£†-ˆ’¢Ñ‹aMiJ¸gslQÉNDÔD
H%–¢ÜyØæÚ9!5¹“sœT
!¶ˆÌ`æäœm¹Ï‡3OÑ0ê·r�·6^E&‘á ÔFå­¹s•ŒÁ#Ãh( š˜…&æ4CMDÉP“P¥”!*‘,1ýÖΆ°g¥Fþ‹—61Dº×f(ó;†JÐí:.=çžÚ"4bˆÔÔQTE§Ä4À ) &ÆG5&!±– ªªáÄð6MÄ:"H¨¾ü¦¢bgè‚<äN1Ö–¹#GÙÉ7µ
;»ÊÙ˜¨ƒ²æJžï«
™…ˆHŠ›0lEôN/ûTØƆÐÒåÃp+

o†A4CDòñæé(¶"aP°ÑAÆh‚&î¼#ˆDÀM,A
ØÄÄæ6
¬F‡Š"a(
¶“Jß+-<Ù‰‚`›ðÎ.E
–ˆˆìòd�ˆ™9ÁÓÔœ„Ä}ç’I¿™Ç²AAx@9¦h$(jÞÁÂ7öàÇLÀA‰B„ZJ†…–Ò±¸Çb-�$çÖ¢BZȾ@^­„æìDŸåá�@ÈMUTw¹ÎgZ	¾;×Ǽ	b	aZ"(I")¨’…¸¸´¤²È2HœHZ"®=‹á�V#£y
ɉ;b(?Fwå¼…éÝáĶO4»lÓ@QhPy R…ïL
H¼¨B‚e1§!Èâ�¤ì£ƒ¶Ð”S!fHìM¶(»I¹´TÉI)2k‘„´6ÉþÃc‘£Y”ˆM§¼Ç'lAŒ"5¡&†4éª*`˜	�(bSDHiû]5O6ÎÁhs2㱿ƒ}^º'¦¦FŠZˆ¡*%¥€ƒºBqKê…gƒ¨‹N浚÷ææ�H9T…�°`ØÄb
ŒÑ�±\ÂC�-U²oïÝ»k¤K§I£^­QQ$”On§6`Òg…‚B“ŒiÌ i•…)’‰(Id"yÍ°ZÙälš	‘ÕÌ	É9D¥&ps±Ëœ%ÕÊç4Òð†¨NÍ�‹GqÌÇDAQ”Hq¾°µQÇ6Ä|átEÍ“ã:		¢Ÿ¾;sÛ|{Ÿy£âTSF.qt
¬L4ù;„8c–ÔQjÈÅmU4V´èÒf¢ŽåÅT
seÀDÃ@Rð³ci�e´c�Â�ç„-":›ìDbJ(‡ÍŽÀgçÞMæësUj+ȱÌc„<¨3s¹9ŒPDΨÌÉÁ§@Z)?db8 ߟ!ôáïæèjŠäbÚhº	“mm„yX“‘ANØä±¹‚á�¢ äîJ%"
*H(Rƒ¡ä”¨é%Ã*<à.�P¹[†_#Ôöh ;(ð�Dp5dXr¦¨€ÉX1#š`ž2åælê"j"
Šª.P™Øärá­ŠH„’&HdŽFû¾Ÿüm«³×ÿ°‰÷~²Î^_ãJÿœ\ü?‡xsžèóm"âµ<"‚†²:£Œ¾ùIR~•ŠF"Ï痤ꖗιŽ�•H²3ÅOË?-3ë&^‰„ºÕÇVŸû
²*µéf¬¤J(ë„`Î�P¨Åüõ:Ë9“Œ[©µ•
Gù|£Áâ·�׺8ñPRÍ|‰éVNÑ4ó•èTHìæ²O|-Ç]½¿º¸ôÇ¿~;A=üÃFgÄkÞýkîE¯gæ6µ.vwiÑÌLÖ*ÝúˆÝº‚0¢-â&›´TN^&P”|^q›’H‹„âg0>°ŸÑRU�Æa5A—SLÐMëìß«k+]Öý�þHÈ_/57øKO~:¶2ñ”ÿ×M¶o䚸ˆ¬‘e¢iÑÞõN%µ_1<�ÚÎN³LMg'&�
B-rÆ÷Ž#|¼Æ?(Îîöj£j2f4ùYqtúéÿò£-‡Ë¡ºâ¾Moã«×.^]±#SƒSUCRhR”•âp�ÛÒÙ\®KFÄâu2È&šiòrERd’Y§2‡“–Tæ£ø †yª”بìɃӆ¸ËxÕåµ&­°l]kµÞ.óPTìþ¦=énâÑöEÑïÔP”:VZmûç#$%òõ•˜Œ5@½gíöy­òüÈ?quTpõª](D"QI�3(0T‰|�ûø´~)Î5¨ÿ‡¾šivºÿMäÃÎÇÚÜ’>Ny8ûüµ~fkÃún÷'χ‰I¦½/1Hxx=¸�TÒVÍ£7j1â
|}ݳç.Ûçë†>:‚Né¯Û0TþéG'6ק•Û#×Ý_8;S«Òx‡„%yÜúpåÚñðü;®qñé?>ÒDz§áØ“¹ÆPûòë¿ŒÌ[…-µžè`éØÑùUŒ"¯5-ŠIÄ¢†wŠøU-Þg×GìS´É4Á—Ç òeo“sxÛ?»ÓÒªöqÅûŒ‘(qç¼wQGG·ŒV®îû�~
'„|{¹§F›1ð”äö<•ÐÐÿ”��Ç[£�ö=ê6óEQ8äqL ªJahÆ«pø]<ç“ü¿>oö³‡gKº¾Æ�vfÈή”ÜS‰
¬„³?Ö�×ÔGwSªÜ7ÿŸÛú,Ÿ¹ñvL_Ñp´b�8Îéþ=Ì5î‚›“®é^¹_tÝù�³ý˜\©$üÿ†â’^5&¦‘ÆR.:~¹@PâúÓIFå?áT$¸¹/½ÞGò¶(�¾/–2‰C`Æ÷yκšnAÆOàÈWò¼q¥â÷ï÷ÆÞž‘Q¦WÝáE[�#ÙåªÞÙØ�yî?¹Üòƪ@1À–Œ ˆf³öù¼©7oç¶ô”=†�ð�nݨªt¬ÜêöJõ÷ÔÆöä„Rk'p4!ƒû}vO|IIì#̨(4•ý½ä&¶ååô{\#½³»Oc³�'ëyóF§ø£kœ#ăuôÕ�[ý’x~®J­éƒã|�‰]Væv#ˆð¤ªš¯‹9ç¾éóá>7ʵÊáî…Þ¯r$ß³¨wzÔ×£æ®½Ò º’¾ØDŽo3r5üûi\ä©žs_ÙãÞic/‘ò:þŸ»JŒ‹l]H|¾ð‹{SQE
RÂêBmf¡»ìLÞ{u•÷@Ò¿‡\ÐÿxÍ}3Þ¥‰ïrZžSq¸Nöþ=8ØÜÆ/©É Ö™�N—¶qîµÍpN�!ŽÁjG½Á?™½m­[bª®\¸^O¡XÞÙR
Ct"-ÿRF¸µœVÁü,Â~ùü‚�•‘ܲT3ÔîØJE‹šØ$ÐL�“¤-¨hÇÊ�Œ&õ_zžuŸnL`’§Ë¿˜$ºy2òÂïV^ØÇ/.–5êú]qÝ(|‘§Ûk’I2Ôã8k
ýr%ú~=r2FÖŽÇåŒ@£%Zõ6÷«hÊ~êÛ£�ïßâ.÷4ç]jÓÊ1ƒ¸Àɦ¯ŸùÔ×Üêp=»¹Qî×F&2I	�’>þƒì>¥ƒÑ¢'³ÏÑ|<&roüNñì°ÏA�ÂseŸkÛ3#$|XäÅ1²‰
Lû«‡ä-3~´.Hf‰zˆl®×¬®u.`2ËïŘáYp5Õô“}#Fü£…Š7ôB2ws;‹Ç:ô2ÙõøneßV𸣿/-ÃŽ¡£[ÿOƒ%fÛ"à¨8—X¬ïïÖX”A¢IDtÔ›M¾³rªÆ1�fQTó�i¤Ði1¦Æþˆ�ËÈç”#Cñî+)ŽÓüͯnÆoRe�Ýð™„Ó¯ ¹;? ^/Á Ôd
1/C–kžtí„¡©
�§žÛÅň
J~|úÄùPÁÆcæyû4>oK»©©pÐýÙÄ�¡²Ñäîá£@„÷5èý¥x®#CH¬lƒl<ƸÌ(3’7·l˜H’!|6×4î5tøý2Ô-8õL»�$�Û•ï¦$ÓãqpNÜ1KÌ.VH(‡2ý€è?«v$}=o/­`O!&y8ƒHg·ÔóTÁî�EšL&öó…dô—>«'ËúÕS!nO4Õ›„íP¢š>hŸÿªÑ«§­àªò«|"o�ÐñeqI–BÇÄ ‡'Û
�
.eöeòЕ`Æž¡Ñ–’8"5n’k¶ÁÏÔÀ|�Ä>˜N
þÇ-¤õb÷”Ð#_Ù°òKûøÐ$É™‚÷Zàx.'�cªßÒòÒ¯5d�o†º5‹]¦Co¶»~;%·€š¦�Á”¯G-Úk¡N¹9HCÃ4Ðõ?_ÑÎ0Þ¬ý˜q%'J	ÀXÖýŠDž]6ró§eÁ.|KÁ›¤$ÉÇ÷|Q0.{Ç“Í6<”Í9vcÀ!¸F“ÕᑦƒÎaîÁ·âp=‚Šõ™æa Á–wƒ-	­ßïþ¶-¾[|è‘+d¯ê]dsìfè¶LhHwvQýCn��*7ÅØ4Î\ÃQ©»L:h¸{GÅæ’ÇN8\5“Rh�¬ $ ´çwCØØeÅN;²IõSBÒ&e<ó¨¥ å}¤±q¤Åö|¤’B´YCŽv•šj“ì–:M~·]CÉ?;¹–�¥-qÅ›ý¸2þÈuk
ð¼¡ß¿
`øb7s;õÉ­J�šqéà‡cg�‰9&LúøºŒ;ÔçŠ+J.-‡ªÒ8II\­eŒ‹x6æ#òÓ„ç|u’æÙ„€sN]}õ–h¾“Ÿ³0˜u©ÃF�¡tèp”–9ܬchbM-‘òÙá™�ž!Æ
EËÓü†^é9qœ80ddÂqÌ«VªÊÔŽüj墣EN\´Ä»†„°‡Ã¨P&Þ§:ËìÑtà�UÆø�¨_|¹ý�±úã¦Ø¢[æÎG9i){a&•¦¦ë=”LקÃFäVùš”5]¶ÒbfƒW(‚3û�ðôzPt_�Qm½M7Äy®
ˆª$P©F¨;49JCÑnø5zµ·1H’a#ôLç$Ùà ,¤÷˜�øóѳ¡w©Ø''a¼uA&ýTõúÍå�þulòüØ‹šßÜðXŽÙ{ª…õíªï-Ó"&ÐÉo/£Ñ»Óê‡ßáäì>c'n£ÙÃ%®CpdîK®ï~³G±ÇGöÄ?T*±~Hw"òV¿é½Ú†™DÅ&ªºãÏ ÷dã§ø¶œîë-Ÿ>÷‹Bv�•»:­1135Sóq«6U’õN¬Ú9²„kž7aƪ•ÎºmcšuƒC\ÁÙ/Ïõ<
‘¨8NÓ¿¿©ú¥ëcEœ»�&MØ@BtÇeê™!©©8óƒÎk)"æt¿
Å4·vJ¢\Á¦-N’‰Ú}S±Yur§‰&!Gr¯¹Ä]à8#Kl!ÓnÝ»*Ô™R�±“«0Ƭ뮛⛗/ÛËI·qG¾ùûyÊ+×®ÑÈÄTlæØÀN|²k¨V	'ä�wWLÂEîÔçŒïëØÐ%Ê•…Ï7²YøŽ�ññÀ֪DzΟx¦ÙijÈw¹ë™ÜÒÖ¹`Frñ©#�ÝêP9
lîeÁ¶Ì›cJ(`‚£†°UTm¯�¶è^úd›é›ÀkBœeÀ¶’Up¯ÐzÔ=Npû!Ã1?ô‰8÷k-UURì—ì>•FIãÇÔ’Ðüî§ Àf)=I¥=¶j‡ÚCÀb€®ÆbØÁ>G—Ìq
ÒAî½Ýº›ÈÐòV!ƒ/~E1m]¨ RÊž·ú!éš‹vti5/ÉÌÂCÓõ—ùQUWMIá9Ò¹sJK;¦XÜ1ÿ¡¨Åw7(bxi¾ùuõ9°`܉E•ñN°5ú^1²ƒ¦þìÑfÆöãiÙÅ°‡ÞÂXta¯W]µ›FŽ“WVèiÃ/4Ó@Ö‚¦b ‘Øýòé’ÖwéT~ÛoÖ€È"“²Yˆ�ÇøŸê®ÑÓÏB”…1˜¦km¡†-8Ø̱câR¶ÛÛÖÌw% ¤3¼ŒÁ߶gÃ÷ëz´ŸI?Ïþ~g¡Þ‚ÑÜwƒ‹ï%PÕNÆ 
Ì Nß)Æ2“JœS¥ÓG‘Vt5æ?�ë ö£Dï›3ö¹­Õ´Ì¹.Zê�¤Tþz’¢�vSUb‡•,Å lfn®å–\ù“}‘
vWç
œêXr‰c@È q·é�B+9ɼ„»`ÊÐŒ+±ÚÐ�Ì$ÆoÞ5êz»cv¯²D”2LêûuÚ¸Eˈtãš0BNCaà—˜ —XB„„•öí†$–M7 0S¶¨Z2f©VÓª›fdLíƒ5@D¡'e:sEËçÉ^À³`ۮƥ²:ôÍ“œX`44uq�Dæôg,¸jÄ×MP©94è÷Ì/ÔÔ2;;rÚ‰W—ø¼YÅ´X$:ní y]szµv#´Îu&Ï¡¨nù|‹hcµ³¡&cêé:®üX5.™28z|¾9‡ðÖï)ÉÌ%¥"àc6K8ãˆ6*%ÚŸwc¦zÍ[»Úܸʡ1á½ÝZé�å`Oë¾qI„¦˜��›åfÎéÂu$*Ñ@èmÄQ¹§=f’)0½ÚÇeomOöQyX&ÈüæVBNˆ‰×k{y¢ÊampM´16»8ú°ƒ8ö”¡ùGÙôë']²ZäpiŒÔQUŒ\…©I¢Bºž3M"›¥9f�\HÞšAcBƒEð¸3›³œãŠ8Úlç+a¼#ÓR3’’¹Ó�šÁ«`˜ÛƒÀ�4âJbÁA˜,ìi£é¢åŽL2·[„�áòµìddMc™LQ6·áëvÐëßì=sÏ6µ’ú4‚Á±ÁŠl¬½VÔÔ9²´
(œƒ Ü�ÃL‚ÌÆ®XftsFñïPca#—Ží•ÔC™”­ðqÆŒ57FÛÔížÚ0ûè�W´„‰^š”ñé˜1´oN€Ò‘@Ù…17ÕÍî­*"±yLzc^žü1ît»!?c£(ÛLÆ‚_
ì4˜`ë6ý SL$ˆ‰trŠ‘çä•OÎÌi9êD¢›öì(ç\¡ôå¶?Ÿé³êILBæZ°©0T»#–l4Á�61”Ô]¼�eX¸NGfðƒ­Å£^«šéÆÎâÜ2™QÀøoq²3Ò™Œ|8Ü²ØF¸K_+O%9sRœjÜ6\²`@­ä
0áØ/Ãõz=ï-kQm�kcÞ=›²â Â8g39„fðU¥ ÍmË©©J†Û6Ù$xµ–œBFOSæË"CwŽ3z}¤}ÞÙ£;[l�E[m¶ÙÐhÆKcl骼:ê¦Úm=ëZyce´xËc²�F6AÚ5
ƒm1ŸNü14Æhv¨Ù‚UŽ `PPË@RÒHP‘
$ÄÍT÷‰’ì˜ ¢©¤<»=,;¤f„þŒM»;;x«ñÕ6>v÷¬ÔþÊTtxl#'”¯†£7¢Úõ)XŸêžy¾èåñ½ öŠÏ#¼t™¢NžÏK™ÄDbãáú¯]ÉïÍÈJQM!ŽXØÓÙÚ/SÄhŒ�'¨G§ÇÔiµ~¯a{^¯èNŽ8ØB�Óב°°nÎ(žäð×ucÆŽ0�VzͯÔÒúäOËìÅ$}]àDŸb4Ò}É»º?Í«=ðzËÇÃ'Ë|
I’ä mjH€Ôš
"i(‰ì�T…>l |§EDSä
Ö+ž±ä<‰‚‚�¤ iìš?b�oªÁ�G}däètèÐQE>ØÐìàŠ‹Ÿ
ÄŠ#ÆGÇ�\ÏZêÖdl`lɃm´K•!æR°1G
ξ]å8CÓáŽÄAò1»e¸¯é|ÝnÑ™¥I›^Œn´þ˜û!lkø[[Ü£G*(Ñ&^5‚°ÅQLÈGgrkœlòæq”Ù1´Nuê6ÖÎ4þw›–�&¡ÓÙß›»˜Ö;°r}X4òç¸ÄQU$a«}8*ÑYµe’1úb+J‘„�Þ¤-`ò{<Ž±Gw.a
hì•£¤c6XÝãˆ9:9Ü¢í�bÄàb)á?Y±{îÑMÈÝËÃëúÖi&æóáù&ÅLADß±ÿr‹^¥	¸ê¼_ÇìÁõÆÖ4

öÂhäj*j2R›o¶~è8ÌuÎK@RQªh–	¨ª©>è1DÉ
;F�6äb‰*«�nm
TRL®�	@PW�r.t=�¤çp;Y¥ç§<"�µ
ûÎ`y:½Y¥ ‚/hÐòmŠ€™+œÜ—Iš`_hÄ$E/"€ÒP”y#¡#Gê½wO�kócï²w†©­ã¦8¤Ï\Às/›å¡í‡”&õPTõ‡S©/žãÌÁUGÃR‡Õ‚¡Þ·
†Ò‰ª×FcHlÁ­_9$ü{0êÔ|p÷ß&œG‘?*–ˆeê˜rþq¿ÙŠ3¾\
:çPxÜ-Ž°}¿—¸þ\žù/ÇÑÉÑM0“Om>;ßÿv’%YNéÑëD§ÐU{æ.ëàü‘á,èÉ8ìzo­Öä4�ú±�00!:nK3zÑÞätï�ôº¶´Bw{\t3¦„ÇtJmGñ:ïƒí¦u™Ö£ÛöTÏÂý䪥¡JÅö(w§	%7ä©MêËJW_ñ¥¸GjþvÝýÿ£æ£ùpð�ŠÖøän¿v¯‹Ã¤z¾�÷ÅV}R©˜L©~ßþ	‡º¾Üf1Ç'6ª8½êÊ7Û'û¼N?S+ýUa_¥`…„àe3-Ñ"ïO¬A…q×Y|óˆeÑŒÛÈÙ;¶â
ð“J·õö§7Ž0?Ïûübmô‘¶ÿäÿ¦aÏ‹ï�M¯%äýÏ‘(ùÉáOzûÔù\D(ÔÜqyij‚GùS¤Ä¤à$F¯í(Mëë¤$èèMW™JJ~Œ9부§Ôð`ÔéÊ{1Ù;ÓT‚¶©6½Q�NÒîrw×÷UA*žäñæY#Ëťܳe%Ïmýú1¯§
�ògßÒÖg’wR3Ñ�4ðuÁÇì´âG¨òç}×ùàpÊͱƸm ­²Ãß?¯ðÏå6}Œf€ßçxˆ>dÜVÿr§KùÄÂL¥
¿gá
—ÂÝÕ—:N7í«êJ³õXsJµb"
ÓqA?ýrþ†ÿY¤ÑW«ÎœÛE‚†+ÕRËéú*•ÌÈICÚì5kúï�³.LÉ1T)ð—„a­ò²-aø Ü4}lö½™#¯cÂC=n
é˜ëzÛÒ„¹bR”†¶Ð¶°c\h>èJÃoZÃõÜãrêLi6’pü»‡ÖÿÑ'èÂÂb‹¬8™#¡=îÃg79q}ŠÏ"Ì?íÒ±u÷UOÝ á¶-+e¦·$Š{š<*Ï„‡•:+ƒ¨*AÙ×$¿gA÷YûªÖ®_åOo�ËÝžußœàž‰ÓkºÇãƒ\3±Ýn”ÎyâÜ?™7ìwÎ?|àŒ)Ùèè5ÿòü]¯ÙYÂ×tÅ»6¼¾ÌÜÕþvm¥p0ÎŒc(7B…qÉ¡¢j—6f�ªñʯÆêl¡2BäQ’E_roC³9š>ÿ9°ÄÔ$?½;äëØ�:¹í¶lhb¸…ð2ûŽãÞhyyÛ!Ыé2Œ5�]
€ÉÎ¥=Пbïÿ*˜3Lç?ê_ÔN[OuFH
¨ü¯V/úe	±V…ö[4%ìàõ̧r�’fΙ®3X,y S±ªgÜJ?!‡óµî÷‘sÒÙIF›$�:NòSˆz綋‘ZNÑÜg%°• 0ápRvuàð7Ý7¨â¡i5†oY.‚6w+·‡%šiëxk„á"’Û¿úoê%ÉT\…UJ‡×7¶Ùße'
 øÎSÿ\K¯°·úÿ„ã-ƒ¿§^ð[Wp¬Œc&0aÞM”I¸†½ùÓÛ7ÄÑ"ƒ\«P=Á©E
Ö@||CIfKX�¦Á~~Ï»¾=\šq
Ò¯¸v�ùiÈXÁI§3ýÜ'‡{{~ÉþÄê²fÖ￦Ò-¯ßŒ´ÿ8nRk½çd¨¼"W¼…ÑÙ?š7hÕúj��ÃS÷ùK:^}S™é«'o­Bç4«ÿ<Šï¿Ë3TMógW§“ÃÀô"Hmç“#>†é%`ƒáåv‚pOcŽ®{¡ý3‡í‹mîrðA“çcíCÁðû?(x}®wâ9¦1„4y+¿'Þ†ö¦c‘ÌsSiË(ˆQÜí
ììòG„¯s9<°äŒ+ºªü–“W?6j²‡
ñ²ÛˆucvSŸK¦zÀÙª§`ÿß…4Df}wÂ
Pá(NAÈjçûªùYº|63ù¢ÿëÇYÈ�k^/a‰Û�õæœúå|‡òΡø&Ú)Ì��€7ÿ.Æ¥/÷ÛÏ×|ð>0QO껋¶É8¡'…˜ÁšÄts»b0vx/Á
ëL‘ø§‚q�Èí¯li±äÂAµZðþYý�cüÿ—OÅrêm屿˜V*™L>¸s×Z·íü?‡ã6,£¦I$�è­Ê·v¯+r=Jmô0^çÃ*šŸÇÛ¼ýŸÎö>ß?ծ׌˜‚ÑHL�~›
M/É䡱éíauþ–òÝÄìU·Gßg4Ùæ¡Ñ–ª®ûèÉÇ*Ãï};%{Gà-ÿ‹þK½»^•ÏƒëÖ½7�Ý_Ž7üÇ{�È_ÉN ’H‡”?·€6ƒí�“Û>‹pØŒ©f�LŽ#­é`H[$Ù#HªÞ0Õ·쫯ð°Éroõeñ‘€‰m8~®ò[<œß”õÎäbqzÚì}Q6¾Í¿Oøylª»p{·ÍEN¼¬a3󞣓OáêkŽ¡Çø£ªr><úõdx1ßß+W5qœº—˜aßï®+ç¨Ë€´õ>E(É6¨Z¾Œ^
IŒÑ‚¶R©GæLÁ«:½½ñ<•t"ÛdþguÉáÿ‹³¯ÃÕ—D¯šê¼Æ7úª–ºCRþviÊ»xÿQ=üù®\ë¾0Ì¿Eït" 
/úPb{×�9Æ!3+OáQm1Îü•3u8HC�P„ç÷õùf÷Äqðâd‘ˆm´ºÕ�‘
~]SÇ\³¿´ÑÎ¥mštb‰£ˆ9Qø´ºÇ0\…ÓDW.à¤
;áËJI«gcëøTàwá—%ñLı›–t¬	¬èH¼æû®kPÓ,U×—€u7œbΘ·«cHɯwÔÂ2ôÙŽ}Ó,LM<ùxá)ªEùKÔ‡VE‡©â(EÇ]ÐS;Ÿ(¹ôb®¡éÔC¾ÐR[ág�ê�Î
ã#ˆÈ*Œ ëDtêxhþº˜3nöÍÛÏÎî™ßZ¾¨Î�~³ò)û\ß…X&5®ÄÍû“¢˜Pˆ	]OñJrÐaU´!ü¼
ÿ4`¦Ð•e‘
º
æðÁõhý�$pÌi�$vjÒ
!mA×ù彊SM|cA  ü!á´%Ä´´%?»`¤®c1U_î·«5 Ì©7áÿ÷ƒ¼Ê¼,¯ô‘Âî{:*�}NиWzÖÕæ0ÜÈ¿÷ÃØ�‚ÕìÂo2ÏÆèáËŒWH!T`&ŽS¼öë/^<‚%‰F�±îž6À·½¦WuKTvå™1›"Š§¯Ù›Ž³îƒþx7òÿ6ƒÀ
* ˆ�2å�&ØïåÇ�¥3ÒÖ.ƒƒ@®¾
èö~ï®Åe‹’´u“¹¤Û~Úªœ±˜TpHv‹ýý‰£øç]Úªª¯_½ÎöÔ‘>¾7Tˆ„Šù~Òª‚I˯û´ïÛZšþ“Ôfaö¶&PFÄÏYíûc�‹Æ<Ìà�2¯1>Øí¡õé¾ü
5QQz?V�>G¢j‚�7†­lXê�èõaö÷ÓÍç<¢¥²‹Ø4³#�²Ó?Ç\n,iŒß:ñ@_2á…P»©íFwÉ„šƸLù«¾Ý'Ldšœ–ê#èZnuæÎ\Ѩ\Ö$²N’>û²ýÓS‰F{3F¨³–,DH'Ñ­–ˆïß“¦ÀŠŠ©õ�ˆç1ÂS^ݪªªªï)σ·*�ñÇôðÃëjµˆÛ^m³X’GO/åŽôÐQ$ÑG\Wßu¶~7+žÀd1˜bˆ�’ùü:�ÒHƒê˪‘‚ñÇ„­“ª‰;0Âïþþ§¨]þÍkÝÍ×è¦Z_¾)$b�íOÖr‡+³z—"¢�¨¸$ðbª‚ŒQìãŒãÏtºìÁy�ówoxò4„BQ
%‡c;Y•dI„\œ¥뜣Ê8„(!
¤Í6Ç`Höö—ÈJ�Åxž')Ê�ä²å91-ÛaÖ]@U.³(üð†ñ@ü£‹~1ë¾ã�ò_'AI@DUÍí>QÙ/j@âDµˆ£P””Hó„ð��ø)ˆhöUËâ%'‡ÓÝ]0TÖ9‡^ûcÙ.ó¿<Éh )Ÿù°Èªç5±RbøÔ7#m¾ÍFõßOòkØu7íZ÷ßI‰=ô?�ƾFׇôÅÇÆzdCfC½Šäv
s33ù�=BhÜQƒà⑆˜»j˜3�d¸¦nc?fBŒQÿÅÞÀV¯$¼õžqœÊîY;ä™ÐK,$YQ´Úéú­W)©2lËÇ:Þ‘/ñÿåó,ñKÐé3žó@�$ˆÿ”çwÈy>�AæD"L%$"ÛEÁ$‡ë§\sÄ·Öw£FýƒyàðCC’wlXjqî ïÁËëD+®V¯iò±ŠÕuZ-nkÞM ÜצðœBFAƒýN«õ5NcæW\í—$GKŽ•³5lc&êð½•ÓÝöicÄ rs€I+2ÅY�ÊÜb­/OÓãéÆqÊÎùâ3êíè è\vÖNxï	.“õ9†µñ¢ÒøèÓ
qNp㘲n-a·V4iªJ¨îÇ�½[¶³A#{‘²Õ+£lcctY�_áRÚLe˜åPL(¥´ì™kDfpㆺfb1¢­7�Ù‹Æ€r,g_ʶèݶ"¢ª‡ÇPâcÓÃêoŸª<‡~²ï&³˜[VôÆÛ~ý‚ã4F~ñ¹õ¸ä'Ï5¬{ã=·/k�£¢£ÀÎò'¼£ÝJ‰ˆ¥u/ª÷—[V]¾&a	
]íÝR”„™&NîB’µ8G²±Ù˜ÆgtQšƒíù»k”n#ŒûÝ:pM¦C¨©’˜F±j�EÓ¸
±‚�
ˆlï/ÀàQ»�yÜŠÛ›G	5æ{j^²°üãèøÔ¶#nnEË7ι�ž·†½[ŸÍ_6šèÑÿ)A*•wÜÒÁÆ_½Àù/®8Aºž£fåÜ"j$”êŒ —�ÛÉyfûŠˆœŒ¯U_q¹ÿ2|:þýA–EQUUUUET1´6›I‰?‹™—-ª0Á�’^ñ#Xßå¢Ñ¬§Û>ÍâÛYôÚ˜…Š £îþ±mÁµ;®Ôé($�%±Ÿ\; È£¸ésesZ§C¨#ô²íõî|œåïäÃ�ÂFÓÀè KæðÑ›™©ŸD9Å›?£‹ã½üyŸZåfsNý=¢–kŒS¯§îÆÿêw¯Ûûâ{®ÿá準~ÉðƒÕÙÙIYøWï…KRukÁB“§~o-ꉧ¶uFEx¶=3™_PÿóOnÅT{¨áƒ¿Ë
ÅyÑ�W­•Ù”µ'èN$T¤õ
ä—ʲ$í”F ˜XÆïuy½~‚éÝcç|£©sH}$øÑÝ4ýŠÌ½0Ÿ•Wµý<ïÔó åÙ~^Ï”ë)ËH‰,ù§·	a:?—?>š�*s¢O5r�W=Ÿº§œ~˜tû�ÉÊŽ�éšÖwŒ_·+ûb¢‘éÿõRå„N|�<˜2M	RŠÎ÷„\ž3‚jÖ-
�F$“)ꓧѯ­õGI¥X�•CÎVè?ÕÈôYòc›á¾eê/½íÍó“M[™é!$�¼}|~”úˆ�Ó†¢µ*1iˆ47@R*€÷ ÿt^0ïaå}¤Â�‘˜=Iý¿opI;¹à(Òý²"œï¾W‰?£îÛýÿÇá¯rÀ>JsCŒ^d¾ÁæaÚ-b¦^R+©F�NðŽÎQG–[eÑ �QçYÇ|aÝ®[AåD$RáP£Õ’ïñÂGÒá‹Ò]çç‘ü$Gz� <°x‡P4†Ð9H›H�³ÏJsöóÒÿ½€
¥pt€ÞD5#®¸\ñ
Jˆ4 Rš!<ï¢ï²@>Øâ
WyR =òkÕ±‡fþþ¡ñ`¨€üÐ�@׬ä‹óÿ:âVþ5õg/iiˆ€Læd1YöD”ß•õpr?Öu•²k
N(vmX‘l¼$5ˆ”ÒCŽ<ð FÀ¯Œ«hí†p9àBLϱÊ@û¸D”{NÈo¯lhÈ-àüÁ¹9·y®º6¶ã3f,Ž—–ëáüiUNy�èRPúµH?˧+Këc6×»&l3q'î{ïÙ°éÿ^®ŸÔ¸³Š-AÎ&D<™uóU9ÐË„
âô¨òTò%ùsðklª­î¤QÉo5Ÿ²m„ŽÛŽš.Bç·^^=¤q¥¢\”å—!²ú²­wUöúÏ_Ž¿¶w�FÄεçêZ§3
÷xsG|yxn±nRTÃIåvPk“õ„2ŒYý®3î‘1Eϯ&­ÎïºCº|e?ezü°½aq_ÆpøûÔ±M!ËÛHXGœ‡ª@÷ÆÄòŠCïÒŠ‚v¸Ö_¡HÂ4ŠÀŽ4ì�¿Cõ½MCêA…ýœT›
$?y²5¨¤‰Èº×	«Z–Ÿßá¶Â‚ïE@y’t´12Mþí¯œ‡Ûn�ûz/ÝÔí@�£`†C!}=ý™j�@�®6û¿Óüa/õíƒýî'ÖÈPo/0}?1à{Ñø8ý¿
Yêϼ‡¿[ö¾×Úöøß÷Cg›"yxÑpm³ç¥h2%fØ)ÄzŠp‡5"w§ð÷ªG–ó�à<]®®¨ˆõ‹¡g¨RŸ;#cmq
ºØÒ>æìG‡RoíÑu
’(BÁýä&Í©4�­1@ªCš¨ó߇A‰¼$À	-];0þ.¿6êÜC–�Âì ~^zi»‡óú·\\¾ˆÎËNNCùììþ½ß�Éáû)â#;v÷.CÍöO˜ß]ò¨˜,Õ÷J_ñþÞs´„`{ãœã÷U^Õ››rÀ5Y‚ñoË3+í€äGYoôÿO!.¾nÝãŸõñýœ::ôöϯÙ^ãýJ�4Zãm!’B"-±k¤¯Û$Àblhƒ&ØᇓœTéoiõ•ÞÞ��¹Ó8iW¤ACE‚˜"ªoø3軘Æw"‚	¹ñsëƒ8%~øü»~gúÿï¶ÏŸÔºûa	@5q?Ðêîë~’ÙùÓugp&mÝ[ÿNBaÒ™¹þt«séÈ›
ŠAª
1Ÿ˜È@k楆³ˆ‰à/†á�ÊÐKh°åŽph„'Ê•¯Aöføõ×ô¦t‰‚Áp �üg¿ß{}Üý°<™²•–„È^Ù8M™ihvÃ
Hm…üП·íúþÏ3O³§öåõÛšfÁKÍæ;2ç¦'íîñ–g?T3@À&ì« iäjGÃÛèþ¶Ün4øøoôHÓØW
~ÃÝ¥3/^|5M5‰ÿnóú>ü?,
’!U%*P”€#t.²¾ÏåeÛi‘EËÂñ0!0„Ì“HìþÑËJ|K›,û6õ*}?™àYÕ³æ(ßšjç¿{ŸVMÝfÉ5ÄßGæûÑÚþéøü½Üþxo¨•¾¯§ã:ȶ2á¯: ìÜå
ÀÝÌßmKkì6¥6ÏáOôë¡ ùý¨iá/æ/à×_ÙxðpOç˶q{'rÝýf	¨‰ì1¡¨|ÇT�gá©Œ‹,<€þÏS
º¤ÉÙåôñÐR?�£€Ä½å�Qûy‚¡P?}—ú}œ,ÄåT¤ëê·ۓ­Ó´Ùž2èÑxþyáê�h&š¯Ärf¯Óû}ŸÃœõÃé_³òJ}ûC”
ª¤%ë-þLSÈIÓÒªÏÆ?éÓ{ü?ÃÝÙþ™F^R0I¡ðNÍv©‘Òä%ë—wO—¯Þ3ƒSµ„?íþÝÌ�ºå4}wŒúýXcàéEׂ,¾òÂàx)ù. æ}wêæ™úá˯Uùþ}k÷[á<(÷a˜ÖÀw‡tB&)œN?ò–H†MFK^9Zk¦b!þöÂM–híäC8B™w‰Fƒ|Q¸±Ólqêõ׊KÛª—vU¢�­F0¬süLš�ÌXšð/¸-´¤‰!àÅãQi�FCâ¹ýz3øÍ–~�®2/£ò<ô�˜…à5F‚£ØzåLÇ;ÇU¼)lGZ©Ö›tÜ¥a
]ûwDªÇ
ªwÁÅŒZ¢íG'H<ápXþÞ½›­=ëmã!1V�z`†GÌñbY/ ‡Pîÿ!ÒuÌn}hjA­žNŽÔm“mVU*Õ ê	£Ò'ƒ~I½~C•sH©òƒÆöo¤ìæµµ�ÝÉý$ù»@À‹FØÕ
xt{fÔ§ëÝ_× KuǾ¬?-ï
EUÊœ(„ˆ4Þl«NUüg7SX\j™­ì~Ó#¹ZÌänhfêèáµ,h5‘^Þ¹-ª¼ÿ~¦ÃÚáç*Š}8Ö†éW:‹ìý ”ÞòýœÒa{'9+a°™‘ÒHþ¼Lð™¨HCzÀ×ìb›áë5–çÜkÊÿö\£�›	Oâ¸øœc·m`š0o§Ñÿídhª!°D|´ÆŸ¸]’©|Þ>¼|	Ný>{À×PÚëË*tÛÔ œv(Mbœ#œ•
?-v
 öÛ½P×úKK·o�×ÞYêÊÊ1mC9®Hñ3ßüZVa1µ��¶çôµB~Ñ8C}ñ…¢'ÍP R¯¨1_«ùÿ«ùÿ¦*lß-üNÄZÒ4øý%\¼w ä}ûoF
cò
‡*kø¼ÎŠQé7=?x¿„Õá.Ã÷ýåSòΨÅÞŠesÝ/àéB¯ŽúG—èßóz~oCwÝ
ˆ‘�!�§qÍ]Ue¹Ò¬ÍëuÓ]#\'ìþêû0oüü•h0>¾âHç‡�´ûânm<¦Îb÷Òõ
šŸy…tÿçHyc�jÖŒï¸Ç¨àdW)Zõ|‰5\VÕ[%M?âÊÚª¢ºùµr5“sžCº(ŒGÔUm–D\œ˜o,ÉË}ž“­×få¤÷C©ÿ–÷xG•Ê¦ÆaŒQg}N´éï-®=h¦+ÓNd½H9iú¡.ûêÂ8ý.X¤Æçc¬Å±I5J,´æ„IHH©¶f‡>÷ëÉŸB3Þ:/ë˜|ÄpôÝî€ÓÐãý�œ;Éì	’c=œÒ'gFéoóúß$ú}1Îôäõ€Ù0Ø9Rn'.£ê€–‚nDÄòâ?N«8)¹îç4'?ÝÄJ`m rϺ!˜Õ±]G†ïÁ²‡y/EŒnçøü-Œ~S
„1úŸïz²>s’$J²­ˆèvù¿­t'™6!õ<åq|MõÌü£Üœ�°FŠhnDÕ
1‹·zbbŠ«ðp8Öä§Z?ú>Ô/ïß^|
=ÇÑøu××óGT»Õú°$¸Ežº¦kŽñ£’¢@º?¤ /ê¸Amtufµ;:k=÷ÔÖk•e ßÆß©#ùÏ%¿‡u¶Y+�õýE„ß’Uoa´ìÞ[.]ÙsÛ.\^:®ºãü÷ìÆãvî¼¾'½5ÇÍe~^aàfìKõ-å#X�}‘üO¸|‚†òÐbh!h’
†—ý–I!ˆì`æÁ@ãû×þŸ!M3!
RÓíîlÀÿV\‘
mb662%|	>øJ)Cânx¢E¼ˆ*?#ým\;úOÌ}ú.È£ûÙ¤^q¨ß¢�ìý¹ühÅ�ÞRi‰ÝE0‰
úh²Ê¨¢§8-wöX3‡÷Qªð¿–£×m
üÑá£�aWOØd"š”¥Fˆ�©Î|ÎvÇûw'öcs$ùCY´–nŸ®')#î%ûü¸(6aHÕèâÙÖÌÑN“XøÈFC™[;Vñ­©?_íÁhš‘“ØC:Ìnz[õvài6ö–G—‡Ïë=Óú¶ìzlñ8)Öpþ[-ä
Q)¦Ù×b‚†p

'“vµw… ¿ !¤â”?¢tQq,Ó9l¤ØaÃúùè Ÿ÷è»ÆÌ8)	„gL
íÇOå}Û—³O§¦Ö©¶Ûû~�Wœ½<n6Yc0mì=€è$mÒ²º©ˆð:LIøÓCÙVÃû¡ýnÔà¿(a®_
bß	�"l*·š^9·<*U-OµG+žl9V…BB	b˜Ø·ÞÕ9¬‰¹Êo`éŠ0éO J8Û»ÃôØúpý³Þû©Ü�ÀŠmqš5Õmå979¥aïËVk÷ºŽâìðû»6ä¡Pᬣ£êó=õÎ
¦/r=»»ÇÆÎ6¨H.±ÛP˜>ôŬé!_c›¯nƲn”{öóÛWÕ–›¿—4/c•0Pí¬%º]’fè|Tž?EW�ãñÕc뻧¤™'«�i‡×5aÀ²-yg?œ5‰“¹ÂŸ`;.W_¶РìË{3±e űHe¸Ïq>N�´ŒêÆÁÙ�µ3~"Ú°@Õ­Ÿ6mQ¹|Xík%™ªTÞýóœý
/JùÙœ¥ÐrŠo+-t(J„*a9Ø9_0ñ±;vîk¢1Q BˆŒ}¸¿¿Ë²§^u"täölûú8îÁ h�|(Þ”ÈAÔ!~Îüh=ŒåÔ’ëc„q&Bq b<Žà­bz˜!˧Íjk4õN„¾QàDâ3OÍŽn‰³ÂGòœ�Pï$kl?™ Ÿ<ê4lœ!ÝÇ@½Ë1×Õa¶bÛˆÌ0n|03†)=pö•@oãá�ËeÒõ�€�Zže»q£I0~½èãËò{÷ã½)w©]cˆoƒ�ªí5†¿á
;¨Åÿ$×oÙÛœreô°\%@¢-	S7’ÎÎ{ùPÚ0ì1œ¬Î6žáÆí*¤7£&E±¥	Ñųs
®iÒ²öÒmoPá™LHg¼ÆRƒ"H&dƒ_LÛñŒ�c÷•T â!ÙZ½+R�Ò»X…šýÿgÃèìÈ:@h¹7_Þ}ÐÛ„í€ýF�ãì*±¼^ÿÃáîýä_¨ÓöþϺ_¤½¿éÝï{vjß7D‡ï_?‘y~èì殺ã­‡ø J —¤v
þx£m¤6úäÁRCº/å#»ü�ý:ñ#WH&ª:{MÀp¿*
1ìá&+’Öj,•'†¶%Á˜¦¬Cø}ŸÇ?ŸÄ¿üOFŸ—5râ³R=˜ÛQãl7'utÌ<�kí±(ퟪ]ÛXÚi»ŒI¦¨¤ï2ó1A(A?UÈ9K24‘Æ)Qܦ	Ÿv‘¢¦¶R§áñÍ|øg̽;˜»=�‘¹fo•¿É` ¯ìú…>é
ñ>—d8ª}“Ùìò*4Ž÷ä�m4Û)Â)ý´F;ÙŽÒ²ÒVŠ'ü‰+A´
l ßçÀôk´-ï“ež¶bXÐNò)‘Fýà_ä.Íc­1°æƒÍÉ.cß9«º>Ö˜Ñdâqì-빤7‚ÄBDÑÂÀÅͤºØ0o&‘±Œi1�¨˜GiA�H8]~Ì\}WcJ¤¥7åé�áQbbÑ…3Ï¢‚G
¨9Ѧ0‹aêÕ^Åxƒ
®ÖÚ}„w2´ðº;¯ï™ÛpÁÃŒ©$Ö9·Ñý%þŠ
ÕÇ×okÙÍü{um´é¿¸:·e	Õgôý9ùθA[—
å…›'_óÕ�%S\G“
kÌÿ.5úª¹¿nãªèPÓ†ZáC÷Ùþp?Ý·™³úW~§}ó|r侟„4äUjž…¶énèÊ©ý›mæá7õ¹J¯MB^9ç�+
^ì꽌£\ÿÇ]‹åÜß\}�g³Û´yi7$vË1ký2ª‡^…VÙÂÚ}Gäâ¾’í�qÛÃÓuUÔüŸ‡E§›¤Ý…§¤¹­èª¿kœ¡
nÉZð#®„5Û%•*ÓIy,ç™l_ú̾YdK/ò[û¥	:ßQñ?ˆŽ7ªè­í‹ßëèÓLvõr[r·KÀ%»Ãc�èé}^n;´+y׬•“—GfÊñ³_&ªÛ,ðò,çúÝzþUj™a›¾ç…zö%~ùÕ�!yo/«dìWª¼-¾«¥]eÞý¶�Hù&¨Ÿ§N&º®nØà›²oet.wmÖ?“ƒòüÒ³R‘ï„À¤/$=¬£rB4ÏÆ©ÌÕo£V0›.¥’8>ùÚ‰+”i8ùoä郞¥³†ËîÛ{œÚðºÒA«\Ö£ŽÅVØY<º/”1û{¿ŠÞf9iøF¯½Þª:x^²£¿Õ �Ía0kàú…b—lúpY©ÛÁû,ª){ÕÜöíÂOÉZº4—ecz!­ô«’Í¥&ÁqqãG„*û,¥âÌÏÒ®©X’íT4ØJëÄÉ"I’åé‡&ìfa–ûy¥]Fåþ}—æõœ|,ƒhd@‘?ãbÔž0…Òðº)"ï°×ëPnÛº<0½Õö¹vKo
'šŠ�JÈqÎ6+ª„4£ÃÑî.¶T+«ž%š_×
Õ'{ó?G’EÜÏrìúÖÛ£¾ŠVÏRïÆM’­U8Úäê¤i©ËqÇýšZÁgŽpì¯î‹}Â
^$Ë>=p`ÑTÉlî‡ê¡†0²ç½w¦Ü&—c˜or¡6¼ºíÖzÑIž±g>„ý6ì!P7BéÎ_¹Éì}5yü±WVÍR($†¶~Y¿“Ù,nS‡ŸÇ€kSi¼'"®·š©ëçøåTÜ[£^	;Z�„ÈzíÒ�mT±êÛÐ]^¯
‹cá§g¿…�â<¾†¦-Ó¦—	‘±
²?-vî+û#Tî߉;µf÷´ý}�Þ†4ý?ÔýŠüw3a“ü¹ò�îýnç¿ñE鶥äsêAõ*¹Š�/ì!«Oâ½RŠçªž³çh þ|D3gô¯½~r4‚„Ëàû+ëÅ4£áŸak‡þ·¶‹ó>¸+8ÜÉð¶
Q®õ0õ»}:£(ÀE*Ùo�	úl •ö·ŒSIDœÇ©6ÉN1‚/Ýßm»©nÛÖ>¼ð®É×Qç=Yä«—«×v1ÆåöÃurgý¹•/š¦ªÇ']°‡Ù×ã·9„+…�dcUÒ'’Ê5eC»–<�õÆ¢ÿqåTc•Ç-Ï}´Ï:û-~zï®=ÚRy½©åV]¸üÔÍ•,Æ@OoQ^ØO
UgÕJRw^Qï}²ÿçUYH{ë·m'7Cç�ÿ¬}D`¬°5«Yã.¼Å¾nm”¥nåK$¹®±éR®êàçwÓ×á×NΪþ@:Ní/¨Ä†­Wj†ÜÓÕŸ§÷>µÌvÆ1£¿g=¦úÞÿ›»‘¹OK¸>¥Ðx�2	zñ‡Ã2Ì�ï°6×ÒÏ
T¢æø›|“Eû6
RñOo�w� W¼²
up!hVŠ¤È7ðB-kÒ†\q¬bÄsL½þ¼9ÚŽSEãà‡™l<6æbµDCoɈ;óEN[ ‰L§šÕ�r5Ì5
5’pPè@­JÞ¸;™€c>g5É�Y¥( Û4¾ðÞÑ´
†žxJw‰‡†H«û©°L“�ƒ¬¶ <°HÀÉl²Àñºøšèªlã1Æø£¹É�—¦p*Nx�Ú	)‘4'†ÍveJBqÛŽ6'B;“&ÛRïÓ?Øè×™>‰±Ñº¾lÎöÖi{ñé€çÑÃbwävÿ>3óˆ�)‰ì¨nhäƒÔl3o]„‰å7a«ß[L„éÐãŽã®îËÓ\sä¯@5ì‹CÒ˜%:¾jä¯& AÕìQk�ž¾ÌpíîØ-Ð¥‘(ö
ä#!°œ½Üyp%èx}_6ü%ïàYCEó0_êF
Ù)ölð3~zVÅE8¾ŸOÕúL]ú>«?¨þëmðËòÇž¥w£ÙðüÇç3ázå9
êE¸¸I4ÿAÿz£vióU¶n_ePOϨ‹Á­þ"zéǼXº>¡«ºSccmµg"h!$™�ü°†låþ{3²ÃùÉm“0R³}Sþ�‘…¾’Ìúô�¸ã­¼ÖnÈ ZWG«†èÇi¡S7ç�¶0Zö…ñyV¼û×·jÅã)Àä?MÔu5ÇËd{°μÓ?Ñ_wòþSôŸ�ôÿµOÇ"§Æ¥© c^ÇÙÛrü¤0Œ¥ºÅ˜òd̦KŒ–ä"•èrG¨³#™_|ï{\“Ž$0TœŠJ®É¼™.ð›IN�ß®T6`N
øÏŒ<ŸÐ3ýÆ«U•Þ^ó9Þ¬pm¿ó½^lc3W|uçŧ‹OŠ¤prÒ¹&N³[çAÒΛ†Bµ8Š&Ž)(Üa
Lª5’tÛéLzp¬ŽÎtÆFå”åÆ��€–U&H‚¦ Â|¬ÌçI$LR0¸„³)�K˵ÆMnëpÕ›£šÊ;2òÖÚz5[fä`Ø7[ÝÉ’sÒÜ„ƒ”�'©‘•#Uºý;ÖÎtB„»{÷ôõt¢¥"ŒYϲú¢FûNt’Hfbµd”®÷v/7a[*‹Òò(S	ЄQ:-µµûcËMq‡k~E{x›ËHnú
{¬ÓgL=­%tö±œ®òÕf¹µ:(MAÓ¯M]û­&	0Ñí$x‰Ñò¡dù:‡Íl#ЃÓöç]Æ£¸Ç«•Wá*»ò¼ß—·¹êçÎý\Œj¯SÉ�‹C‘² Ω@)xš÷Ñ‚¦Ž™Ý²+É�®Û¬$æ˲éϵ€µlÆÝmtt(b6ŠûãYÕ>®ZcmUØp³æ²™*åÛƒý‡O¬õ5ú¹–ÈUüÆWñþ0
¤Ö®@Õ!
KIæ5tD,J
ÿ¬Š"YñÉï{_‘Œiôsá¯Çè<‹Ï
ÓÈÀ/ö7°vû¾¯ÛYFøßëç0½›—Öç?’@H@šë:¿K°cD44ML¿ÃÁ(HÀ]Æ`&¨‚hb&%4˜H Z;ÍÁÛ±÷4�ƒuMm[¢ñôcã�tûû°ÿÄb§Pt;ˆ;?ÍŠèHööÏö'ù}ò‚ÐËÝC˜�ýzϱۯÙÿè}•ò7{¹0$‚"	"p´ø¯Óþ'PßÍXšýƒ²¨ø]�Ì]ûOÓóûa6Å )Ñ
&ã̓{a2hT~ÿê˯º�ÌHA¶J,8Àÿ5ÛÙ3Ø}Vž‹̹ÿ]Þ\Ù·–Œ=	�¼Z:Ö*_	Œã+£�„pjµN™hÎ�4ðç�á¼’"á+.§~Úé�/"{%a©!!3üÞ}Šî~Sõž4é^i?–²â¶òº$ÌÞ„LÐö:ÂN�™~ƒ Náx¹Š1A‰Í£þ‚nña·ÖÞ`Õ¾âk_Ÿ~„pšˆ;¬cM¶A„$�­jœJæY—8g8Ï´†bîv¬ƒ‚fuZ+$bf:`ÑC£«‡òÍŽEcnl'ê�IýùˆB|puDD—
G�èîÔkø>ŸÅ;|ÿÈ^'ãôf�mbÏ8ŸYâÓ�ÆÞV*þ~ãýöð™:j!?|Ïexžqàøà‰H,…42�Ã)@L/ÊC•DR4!ô�#E
DHódZ"ØÌ)	IB‘HÒ	BTP”³O9š	2``♥ÏIlîniM~'I¶êÀ­ÉJÉîøue¼ìA¿Õ³þ(/ó4¦OªŽ¢(Ò‡|Þm(a!ÃóYIŸæƒ¥GMü„x�阇h+g‹ƒëùyäÝzÙþ9:B0›¸‚%|¥M3ßçQ…ßãþÈaTĹ9½{MÀ؈óÄýš«tbío9ÑTŠ¬ä,Ê÷àBúÞR•RÞÔSLÖÈ̪Rš�*!¶3rµ\$b„ƒ$$rDÇ÷Òý~œùýaÝo[¿~ÿ
þ”%€J*ƒð Ö "m�9ÎU{5ñ.ÒÃׇöøY˜µaQ.òïf
Ó02Mÿµ
��‰;
èyŸÓÉZG](b-èÃÑKk´L%%Çß7yꥬzÒW…g¢|•TKêÞ
þÖY-fÛ®ŒÊÀŘb߈f!ï`}m¶^M*füDÒ¯ÍÐrZI�X‡¶8g'>W¾¯páÅkÑéfËwz¸¿bF,ˆ“ÝàU¡=”•ÃÐ
Èð„®¾
ËýÒ
þ#~Ìý9˜Ž•³ ¶Ñ]—\´M‹LväAŸ^úàþy:�!(ž•0b“¼î,ÕÏÉý_£ØúŒ{ßÂÒ&7èÁŸ.ßL@³I…ä�ù¶ª^[(ö³unÜG)y”(`U¢L„˜FŒïk¾*²sxúàþ§úM“‡¿é'¿Õ	UP§\sRÌÕæR6�™¤ÈN“°y©Æ“ŸÃÅÏ'žùýÜ/áQ‹L;¾†+9ó°{œ\PǾ*A‰F¾.LÓ3=	™#/wS±ÿ•ò…a1“kðçžÒeùéke*÷¼•¸N’G÷·Œeë´µ .©4üSVîV.x7Žºî·?1PÖŽöÅ°ÂOç�	·º¸šïF•ˆæ1’[ì{ùaИÐïû4B«%<	°XïrÇ_먉5ä¬ÖnØ)cƒàdÀ�Z°¤xM4yW�6¿“Šê]§wÃB1Šû¹‚8Ê9dƒÖ�yœ÷Ý³øFWùvƒfš¡½ý"ýi±.3¢M£Éàö®”ë
߶¥“˜#Š’¤X÷‚9áMOHZø+>2™‹¸‰Îo}¤"òz2Šw)²p�QÏCP‹«øNë{Å“Õpk¾ÆHƒ(‰àý>Xqöê©ðvß�ÐH©®Î�{Hœˆ„RJ(þ¾¿òíÔlë
B\jj¼àÜÇ»§°ÿ“Â\á?)Í«þ}ºë¡¯¤ý¶ú¼ºÌ½ÞÝtøìÉ®Ãù�å}S7·¸�~ý¾ÞŸ==nÿ—º�ÒVæ÷–ú`ñ‡ͻgy&õ”Üx|^w£½¯
CûOÆçÀÕ,át´àæpkµ¥k£áèùs�¿w‹¯8i½;›X®…Ö3Iâæ�×çQ ÐÐ(éûø›rqž�à´ôëU¢òl}
#³fð°Òk&ClëäÓe_î_üù3JäÍþÏà=89 @Dvà ²oÚAØÕ¬—.ón®ì·üžS℘•¯yVÇÝgó‡lë=DÍÐãŒe0Ǹ¾¬&ù†Ýß06ÿCãñpqå°ÜPT –ªåOõ$Ìܺ›QW^M‰HâûW[Mtv„ŠY«&Ô|+¥�Ìô-BBL��¡&*osƇ!Ìô–Üo‹Ie×Ñúñ~·=?Ûß>ÙâöÙôó³0ÁŒ¦0¼·~¾—�4ÒXŽä #ÒqØÃ"˜É÷W(î˜g=Ž0(ÓzwŽuÂ÷Y_F¼™”ºØ3[»¦`Wµ9$Ó
é–$“6�:È]ÁWÌjÌ�m† «7Z6¦(j¦wÁFjèÖl×fëò‰y^þ{1‚¿’Š®X`>¨ØÔlãša"ÄÅ�¥;+Ðà#š2ò<9|¿;ý&j«‰=VÞ§µÜ�Ä1ß‹U»&¦µ(ádïRx‡àsyK
¼¿ÜcF¨íí/XóÉZM{ïÅ賤êEÚrx¨¶;bZ�´sTí¤7 ö§c÷yìo¤ü]õˆ_S³nióŒK9?8Ÿ¯½Þû.¶O¥Óœxí:^¨ÂÚ¿³ˆ’‡õB‰¾ŽiLå>9¨À½Úå†nb™Ýî±â«Ò-Ëgô‘°ÍLáÝ(k(×Àth¹Éº2”bj””+Ä¿Â걦×uÜî·‰#vîuQ9øå¯ûÝHëÃ|.®ýƒªë„ÔKï×*ðÄ«–RFv=ù6¼m¾·�B†xÀĬµ¥g,j�Â"t@‡¨;¡�(\$!=Ïa冪½\µ�	`‹›2
̨ãÒ+äY¯ ¶|÷WÁ«À¡jK=ÞÇ$~õkÔôýê_çǦ
,Ó«ÊÇÛùx œ±a”YŽºª4Ž6Àh‰»q	ß(˜¨ç�Üê¹³%�mµè� Ee ÑP ×AðsåÆ{&ã¶äQŒsï6å'~XúL¥‰‚Æà-jkå(tÉ�A^î6U®0Wê-–¹MÛ#e¤Ã^Ò«ðÆè]¤³ˆ‰¥~š…;oºÍW›êº/�—é[ÞhUNû8=ÎfÔ2w8¶E2D;!‰k®Eås&òþ	å]P1놼\QžTq¼.g85ÒÁ<o|ZoÎzÐ}
I>~jR´r=kæ»I£S¿Ñ‚ž•€¿/3³Ë*šÍP¥<ž˜zèxaå�„PkÚ7e ˆof|¹C,‹8@Ãpp€…ÜŒýú\k�[˜Z‰–ÙÒ¥ý�¡,t$ÄŸ&†Àøõ¯^1§-B¯H#Ü~~/hƒ–mà#Z~~GÀ‹¿�ûÅ`Z΢ßã¬XÜ¡œ÷[á=µ¼dHßX\ÏTÒ—Ntr°ò�¦ü5Ã]¾qª‡Wcn’“:Üéµ£ ö¤4`ù34¬ÜÛƒh¢<ö»ʺlSºÝ×ë$m×iz®�ŒY·‹Œ¹¯møeC†íÇ+™`>“x!ÒEùVE›ðR`G®óÇ»õo>;™jn�ûC»až|±p»d¶µLHl5´
Ì‚!†ƒC,'eà@®7�²>œ³,yv¯ƒ�¶÷mÀ;WXæ8�½êô—©ßÁ¥ÆÏŸbkߌžO©èÒE0ߟƒá
Õæ
¸!dW
f&ú•A{FÝ6Á#x«U¦Iø,Ô
�.
kjÕ»E›ß‘•5�ÈÕA$]¦¡«Þn§°w¯ÂLx4—"…ª>åLxLÇ”¦NQ6?�L¥êu¢Ú/é|eù&÷îyÛ‰ŽœcM�±_S¥>49
«›{U¯#k²·a	AÜ¥µ¾ºš…*iA¡A
�Œ_¸|¬dsH¤v^Ápªœ�´E²gc‚¦/þs3ŽnøRWô5í"`¿GOM»À4†Ñqxƒl¬"ØÉæJßs“eGø¦þ­ý†»ÓåL•Ý_fä☘±eü
a£b ª’ÖÖvç‹Íï]Œˆô�NÖŒFéÀœ8PØå´µÙv.Œd„Ë­sUCnštÙrB¨Vо*éõF4'U2V”ž¤ë=«èŒtæ³õËœðb‰Ù$„$ÈT0Þ(WÙ,
Ùìc¯\††guÖÙZ´°ª­f”"q¡bJ73I«�^0ã‹xëÒ»0EY›%e‚j�¥	°“¤aÎ
5glÊyû}2O×]ÕFêf\ÇõæêÖ*š¯Ú-lp‰­—ùós8XíåAæôÿ�ª`ÔŒ!Ø~ö}w÷LÄë-ŠnA;¿šƒ³ÓGA3½ìÍ÷_¦›.™oÝÔ¾ï¸}Þ~¤f¾eH½U(Æ!“5‰|üð�<â¡â±sIB1/f2í¨ÓêÊÍ”T\N-bï3«‰t…‹‰Š)TáR+V:Í49‹Æ¥äÃÓ¨«OO‡u*õ$iÄá.“ÂÆuvÆqP“%œiò橲˜ÒcHr®0¥$aòó4©i!N¨{0ã3µ‡†BÆ^¡æ_K5}>µh+ Ó&–N#é&·¼Þ†±äÊßIÉB#&j…¬k9©Æªpbˆ|*Ì*,}JÖ-RxÂÆ´ck¹4BDAx}ÿ!ýö=>€õŸØL{¾ ‡Þ¸|¾²ïåÖM¿rdšÛëæ%ü.£¯V]¹Vج5<¦|Û¥Qþ‰ƒö#4y—|\"œ˜œF¾®¨–ß(L£µàîÀ–ø¹ô�ö[y˜ÿzøŽî?ùp6X}�bŽ3虳ù̇2ehBé®$"72€„#åî餇úÕ­¢Bfº@öˆ¾vBþÃNQþ/Âò½Õ˜³<f*M?ñè5å퇯£§Q
-e‹õ‹ÔÎdiâem^ouù6Îo®ŸoXCÑ{U0^1�o¢pE_öoE
D_©‰jÖ4œD,—ý“þ{TQF‡=Ç!´›>é:Bò‡‘ÄAØB®‰Ê
2,ìé�²z['dåõWøX1!—�šzG
i‚ÄÁ¦5aøhç岜µÃ>Ï�Ö]µ�̈(Ïñ³£EÏi¹§¥Pýp„û!؇¿gŠã¹ƒ=^žNÜ?*ÞÄóðg±{]�÷fö>¢¿³~þvó"LÆ@’7�zùn†0fþ.3¶Ç5 æQb¿“û”EjÇÈqó
•Ð0'IdSÞ|X©!£wöƒw.akwq/ÂÊ&o½`&c­3w‰ƒ¿_Êè6¾¢雸eðv“@¬ÌÓW©µÓqõCaÈæúŠ—;‘i¤“&º‡U~È.Ö21áçÐð	Ó‚tútÜ0ÏÈÊÍxA·¦ûïÄÐYjÛ®íd%hüÌWax‘sgí,@—"tègG¨Dk@
yç7po"1o8ò¾ý\D|c]ŽgrKÚc`Ž$Y™¿µ¿*1Wšr­×ø}”’_«��°¸°è稘™ŽÄÃr¡ ›ámÐÿÓzxÌ"óÍû¼=„H4ÄoþÎj‰Ü›ØsÔ‹"ÌŠJ%úõ�ï�YË6×$�x㚃^ã�›@ï�¿èüÑ—ç?%=qüz‰dÆŒdÌ`ìÂܼ«¶Ë~îÞ·y.åg�A¿m£ˆB/ö$(Ϥc1ŒRªEŒQÄ’$Š	¢?¸Ï ‚€‚"¶Ho=Ì€¢¢Kl6Ýžœ×BŽpg-ù
ëbq‡€Á®•kT^U5Å/J·ß§�Ûêo}”ü9;ç('KöJ‹�câýß
ò¢„	û‹]Æ,§W=©å$ø°VÆñø‰‚&W.œ×Ó¥²l¡êœ-–µÎŠ«$u¤>„´y…sfÙù1aÀ}`‰B%÷
xŸq„¤LSÒ©âP\Jæ0îs?ðwyg„ýrkc0Î9Õ³¡ï¼a^rõ—Ÿós¿µØôMDCŒ"›zö¾cqö”ÇxþÿÅ̸Gö0q�ëͽöñmlF• H‚æöÄ Š×DY$„‘I$’7$ŠE	$Ö©qô¹ÈDíGÄ�ÈH÷·"Õ‰@aóZ¨

ƒŒL¹s_F»¾¿«ë‡îz߮ӯХÝ.ŽÂ²UL»¡…—'—ƒ†NéèhÏͪñŒôÛšÏ;Óá÷ú~³ªA�G·nÛ5Ä$Ô¶.L¥®_É[»˜ÁÁÄš×�_‡ñ’áö1­«†
ñAmzB¯®Bw-™  @Ÿøz‰À¸ÝÜ>ÞÎœ—ûWúìys[‹°Ô«À²ÆõHQ¹ôý¾ÉêÊ�>Ù‰û¥™Šü·É¿3F¬LBuyQLŽÎØŸyË8]óÖÌ
[	÷oñäû�Ùd¹SQzµþ-�Å6
 y#4tjµLÔhó:<èÄ›sÂÔMUm	u(j7†Æ­Åfz]~Ë (î´ª6qvk
?ã
¯´IF—ñ}\Ð|8þ½WÛO¾ôó+|Òh�à®E…î�S{zHt*"G‰|9ý]�äX;ƒ~–•Á\"¹ððé!;M–9 Ç„¼ÞÈTåZ¦wö=µBƒwô­àÛ@¤m
�Ðï,Í×âr:¶AÂÌ=�Ðx]Іäöôôl�«(¬„Lo.
GèÎ;ºi^úˆ ” ¤h(&±¨2frû\fÎ'uÙë•Š""î—ä4YÁA¥°Qøµ°¹|ðÎG‰~r}
Áüç_Â_ åð¶{Å=…Üí!Û©¥�OD`’B!„ H­Ö[KH–㩘nëá‡/}+û¥‚9“Er©ð äÄ /#Is}ß|MSä׫-äG«ÌéqyG)rJ^']þÑM~ceÄ¥mæ½ô\ScÛzhõI»»»»ÿRÈ
Pß¹ÂÅÎw³ÃZö§N¦ ïÊÿI	š&½0„[^¨ï÷MôŒª�•×%Ù8I2êA°v
•�Ðo›‰(}o'"à È?‚œ
&­

¤È`$GkÚ%áXÙ�E»ý(mñ%¯Ë�Fc8þ
O?�j탼Ö�o< ¹ôï»Íå¶1¯oU‘�úiÔlvaJúŽãÐaâ¼#‚ôL‘âÈ;h#(S³¡�úÄ5bBé¦m´"LO1ÍAý\Æþ^p*;ûüâAü7‘È|*µ�±Û7‘ٶ˺ˆ…F4ŠšJÿ+š‘ Ô·æygÌx>Ë?Óî"šÓà�©\~œ-�	zÙH’*мîo‹CÊÈ»„
áT­::ˆ�=äã’©Û˜ú)ßìªz³—~]?h舣ٖcåÈÇ\ÖªŠ9fçÁâ»@ož±}lǃdµË¬æsȹݤ˜µ|!�Ô)u…ˆ‚fa?EsÏ•óÇ”®¬RÙ8rs|¡oð.0¨9É´üÔ‹Ðè‚Š25�A­púª PK<5@�ÎåIƒÊæB?Àb»€kFIUô>?Žy#±Ý'¦p‘êþ3s
{3C_‡œ¨þ$òÊd?¯l)ûÞ¯¬Š­Ãl�¥l!Îó^Úëé6ø™ŠyÀ¤ŽÃ�ª±¿Ç,U°{Ò„Âa«î­ýY„5Côo[|[Ã
X�ê¾I(»¤’IÂI$‘¹îþè|„k]þ!¥ $mñ$’I$’I$�€@*w<ýñŒM¯ñô9¡™”æ’	°h{ëÔO5I©±î9 ﹆M¸A’سÌýÖò;ô?ür:*œ~¦—9/ʺf8dOÉ5Ðx³VaôZE‚"~’…¶ùã3
‚}ƒ7Î>Ø}s.½ìÙÒ?öán¶5µa³á�~Îì{ÍwÎÛz}ïáa.—´u×4u™jæêLK:Ž"™bòz~{�r±«\~‚+Ëñ
¡iòöÜþ†Ž9Þ6vá]Õ@ñÆ7Ôu¾xÆ�‰UþÏ�XO6\ößïË”3.4%¸%�°*²°øéâÛ
ÈO�øù“†#>ýzñxrHZu¯N�¦ý#Æ2Գ܃ÁÁíéËyÏ4�r½jsÅVm^80–'Óµw­ãÓßmó7œšïò5’è|“2uÙ/ºcL³ŸFG‡sN;ÚfY–O'K$ä¤Ûᚌ©JB>tðú­¬³¸ÒEKÅá{º"Óâ\âÚ°Õ�Šêb½Ïlc+˜GÞ>W9,æ`âïøÁ]êa¾Pê³ÛTäQŸaòú4¾—Re’¡]ºmll+D–È>�·BíôÒë»4måìwU¡äð9cÍäê}¿�¾ûÃVï…�»k»Çm—Jq‰Ê¢ GÑô®îR…'Ø#e[çR©rî›3`ÁVRxO�yì”ÈÚÔ”ΉÐÉwøÊÂÅ�®£U~��-¨{¬zuË“9Sâb}÷
_‡Ù2’Sf}ýúÁoij3œž½­fßEd,+tpTáþÇ;0=¥’®pBƒíŽü+�y�ò¹*Žs¸¡çój+1{ªMO|à�ñè£ßÇ
ʤª%‰s
(»3YôÙ	EÑŽýÆç+¨óZÅÖ*êÆÚëtöÅÇ»—öÌ®ª(=©yq:'.­M§ŠôØÞœÜ"¦�©(…¨Õ9Y#…ÿ+çª5Ü㨢÷} ’�Ðÿ]$uþ,G{ù¹�zqQå¸UÝlmžË(Üõê1L¿WmªØº\ 	®"ŽÝÊØX¤†?‘þ�þ	€�žO•Öl¦'l|3ï«~ûüì�‘屧�S3Yœ|rI‹‚?ÆHýëCwô|¼–œS&èo¼å˜ø2æþu£FM>bQÆ¿à¶å¼qöÞom›â¿©ýV§
Úy®'YìT„rƒñÃi(iɨΕçt¸Óª7V,ž»	
¸¡Ì馌õRmÞž‚>iLÅ㸂BH7ýïÃíyy¬öD®6DÏž·!7gôê2�Í>Å]
­Õ|'!0†tP”ùvúã2<;c\ÛK`Üš_,‚ï1Ù‚Ø›K’•×Nº½]Õ§Ý6×�¥g»¦ÍVfr;³Gò©µ³LUi!Bãóß[`ÕIª#ß\ÄŒ¸»5Q§a’0og³øvGÁt*òm!Ýž1DZîŸ0”!$&¥+Ѫ÷ÞËIEÜ}V:ιÖÑ–ýðà‘Û%©ââ�Go#‰±�÷“‚„'þï›~&\¯Ã	—)‡öpŠ?d(¯Tí-"c^/?wÓ×ZÆ%7×C§�¿Ê�£ð5H S¡àÛ1×°Õ8B–ŸÊxc²£ylø	œ]³çÂ:Fº¯¯ljƒî¯|G‰ô‚áläEò¾¸¹v&ô‘"ØùÃsµ ®z :4/ÅìN‰ÕÍ0²2A0ö¨&ýŸò&ÔL²k ÔÅoˆ@¯S4áF±áL„ÌÖº;õUMÇëEVx,=º$–#nèöÕVA›ôùÊ]a—‹W|í…¶ù|`½Õ9%-}=8™Ð�\¹àæ5E¡Äl„ì~V\ÂÌ»(T•øXUTîÔFñÒf÷Âúà%11æ]öNpWŒQ` ŠþøŽGóÌÎÁ¡ßÂlX§ß«gå>nw:ÕD€t�,øU\GÖÒräÄV¿ÕöBŒÙåÅåÞ|V>¼ö©§ŒaÓ5\È2êö~•òÚÄ͕دÚ%aç¼£!'W×ÞOn›ë[«t¤÷&o:f­ºób
1ú–YREåYö¶öö6(9~„^É™®ùþ·9ðgÓÕ͸äåÄ×åΙ9‹6úÿ×÷}6ÝËñ½ò·V†èÿb§!PfCK2M¯�ÛÌæ×3cÍÉu¿î�O]cáÛ8ùuí9Ÿ„-ËÆ0:É�-_
6�k âdgÕQ²T›bX
)ÙMòkiTý;½ßžÍ0ºÆ…œ˜Û„åXÏ„ga�B£½^»Îì�øTÚ˜²#Ù8šg2s^%*€öÿ_臧|R{&fµZH¶·‡Ç%[÷;'þäøW¹Mõጰ¬Àv¾NH³W,2¸£Ää¸WÆqë¶â3cvˆÔrÉ r�»þ|²{cûÉ߯£öG"‡ãNÔpäqœ,Q£Ë¥Ûè[j}˜#ÍÓÃ#uê§Öú±³„�½›“[”x‹ïŠXd\èt˞̋R-1¹dɘiê‡L;ϼòæçU*{‹–À¿9åOñàžE�X-Õ—°t8ص�”µÍMÔ7“ºÆçOœ
ï8OÓ(Lý~Ÿ§OoÆÃjEòg¿­ÔÓNo<&ðÔ1!7|>jJA±w¾ÈÄnæIkÁ£Œe¶.º°©W»Um•õbÁt,:-§>Pªò¸�ð“@8ã„šbUfcOîXs=ˆULÎÏ÷Ÿ9Õ“Qæ}ds�–Û¥¨…cê•OeZPåØZG'“jAGl^ôÒ§B½cV|þüPƒ™	dÑQMÃçšed1Û
¼«Gݳ?–Ê—,ÁÔ8I൹Qƒ©ËaúçžUÍëu¼¥å¶ˆÂÝ-ºXJ0¦
5bëؤIÊmþ�*ªoŽ3²Ïö{1„¬ìrš¸LÚ¹1¥ü'vç´zÞ5­þ²Æf«Y\"J0~KŠs¦Ëš¬ª–².$=¥´ŸJÍWmõ3C¡^Væ8uò@ïýäŽÑD¾‰ÑGßÅÃ¥ÛÆÚH­&ºÆäý³ú´üå·ª'7_ÜGõKËL_õÿš>éµ·äÌ«ç.–Q{r0¦ëVë¬Ev\­´RmAq8)>øµ+•µ~ˆú`Æ#rGøxmœèOÔH.™‚ÜjÕsM\µÅÃZüu³�¯*ÃPßÏ\ivƼˆöx†E¼=•M�c桼“HR¥ô.æõ=$ªž™Ž8dQ_ÍUDÞr	FÓ}
y¶66åçvÊÏÃê´;H²j[ݼ„ûM­ÌÉ>µ¡×äÏé�Ÿ£ûRƒÛC­Zõ4;°åþHïRNœ¾SªXú­˜ùù›egð!“íЈÖÏc>gfÞ´ôÙL¤îªT…CSs9™Î†„
ÙÇa•›?¬áÙˆt1RS‹F[ã׃µ·ÕÉßÀ1&Ä^«Íá™ Š=¡±¤;¿Ã6‘'<Ú‚Rvù‹Éd~8Â2_Í0PßQŇDê?�ÝÔªöÂpiŤÍïV|kzkôG·(¾Çü¸tHŸ*7—Ýìÿ/ó…sjê®úÄ{`<È»À÷ôÕ
¥+)eæàå²�û(É¥]9zé�qu�šÚ‘´Œ©Æ`øÜû•°‘ 	'Mc]õ][‹¥˜ûÏ9 Vzú!H0ü=øÚÌB‡ëø>ÃJºŽXÛÉ/Ë7²ÜÎ6Ù(
‘æE*5\añ³ÓIó‰åy·¢=¥Üíía0™‹0ãÐÄ/v$¦Ô
5³y�`‡C8ˆ™À¯NŒáÀ™	ÍžŽû:¹5‡*úˆ£¨ê©æq!Q�µ:»;*‘M¹ç¥‰Áç$êź„ë‹¼›Ùšäy>°’ÏÃNÍ®örgëuNß52S¸Âú°Š©ä=ìNlà;3®	Œþoçí‰IJR‘!5áÂo¹�9éÑÕ,áB]RœcÛ¿ú°‹ê¿Â{;¼ùŽ;m™»«VdõaMӞǼmUê*,._¸øhÔB-Çv½XÄ6¶,ŒA8ŽßÌí‡z‘P‡¥Jþ.Ò>8–†qJ(àvö:è?›6Å/)KÒð2·ŽŠR·„¹"ryy}:ï'~:³‰WÇ“X¸RµÚ ´ñylh³Ü®ZáYVôMà«Çã–è[>ç9ò•o.N¸~‰¿
¡_£f¼ˆˆ³?LX�úÇ;WUÓ…tß
Õ>l7@ÎW(‚=tˆŽC”¸ý|é.HÁñ·5F:AÈ/eäó¦ólþ'n£ŽW¬:öÖÚ�¹h%1å¯o�l×ÚJV¨FÅñ+m—ý�{u4ÒŠ¸Á|#ÐÛíS|F£×uâð=5§¯×,?$ßlÈ�:½l**ç‹Ai‡°ž­)ê’"Œ ;30<Í|Ç40ñãw	ßÚ’ZŒpõ£]}E‚|N):JùÞ6vOÜB¸2W@ƒˆIPèqr±Æ_¨L¯éÊ1*ì•—âEœMÈ£çüê¥z©oìQDGÛÛ”�Çí¸¥'³ˆUݲ^I?îù¶ìÒæÏ;õ<ú®”bûTG–J–NÙ^^kóöëº6òüû~ï:Ñ÷Sƒk¹É0ç­3J1+ü:w–1&H¯|öm+¢„ˆc½à&dˆ7�Á½˜"45ä`shFu×3ŸÁÂ8³ÑçøÑ¢¾Ê�¬¶EÔGj;×{⦭uÜpºD¡Íä5·Qt¦$’Ñ^Ž\ˆ-_‹Ë$¬ÅU3
wŒòø­~Wz«öõ¿ØÍZ§yä|KäTùÖ"—X•.ÿsתÓÐÝ„hïùlèÕ\HA¬Ÿ(„ñ€°ÆÛï=ýØF˜lûÿ26¹T0fåõ¶êpjÅöO®Šç±‡µ•zËo´·xemôŸ¯ç“››£^;m(p´0O|ºQž5<¬V~òh]ÓHäI#QuðÖüëçánò&6'4j¬Ã™c¬eÑvC¢Ã3zÏ;±Wˆä�æðZ[k4Áh"2þ§å7æ/!çƒçmú—ã—®lo¬ >OÙÀ?Ó8i>Ê4Ññûpk®WŸe
{Ïär|!|¾C‘þº«ƒˆLu1¦¬\Ü%çûCþv·Á�eE3»¹øû—L.0¢×?—¦°i Ÿ„å¼à_nÊìÚ„Œ^Á៉98´öŒŽ×_êìþŒé¼ÆÄ‘ã¶ËóLìÍ–çA¢h¨íhl‰j�?hµ]~t•í3Ëßó|uȸEK,ƒKSÛ«Y^‹„ñŒœó$æüQ™÷?¸¯Ýøü«›æIŽ£çÇŒÞ3ñ|•zý'®™«ÎOJŠòÇÍóƒütí3ì,rLÆÏ�|j⺂d΃U˜"_ãÛþzý{o÷rþ1|LÎÿ\V`ÏõÀ�øzVP„úÔ£lº5¹+°ãâY>DR×kvØv‡{!D,/Â4ŠÏF'Û_uožOî\hû_Ž¾±E£ÚäÁKí}@µu=¼ŸfÞÐ÷Ö6SÖá•–p$ê ¢Î”•h[{ãqB«sçÓmŸ¥t!Xì鎔½tWËTïõÇôúµF£ÑF’2»@1˜©²Ñ½C^½–N5N¸CŸžØÙ
þ4-AG™ׅ梩|ø¾ÚßtÀ¾Ÿ»uWl}ÉH ÷]ëóžë|?x,P•ïŠ!@Íhª9Ÿì$Iµêyâž	Ø·“c±|j|¶�ÆtάA’f¶Œ•öçJ³¢uŸ!êŽû=¯œ8“3 ˆI8„fm‚=½=g쾌Î÷Øê¿�âƒ>°l~n•q¹ìWo2¶ø’eØ5Qþ_Ñàù_;–ìŠöÜdTaœë"®iÅ­Âs‹ˆ2`Meèú®{£Uµß8â1uµêdÌâX“°wÞßÌú£B
Ô"`žßØÒÈún/ðjôÿObÒÂ7è¯É“Ñ
Oâqê‡ÍžÒóÅ3ŽÒuþ
±«4,«ÕHþÇVilÑŠºÉ$¬�kwkŽÆ»­ŒÄWaúFø̯b•ý\÷’³ª·¢B»½ó-dæþ2¨Áã+‰ÌÑ[,«,|ªáv¦õÛ|‘Z¦îMEƒÍõwªµ«ãL¶½äõQÈÞ�©�Æ�¤Û
óÐMÐii÷_\;±ä¯À÷&!rÒ˜àÝÈÔhÑ„a\yæ€mÚ:Ö>ŽÊ×õýûðdû¯¤*UjÚ‡2LQøq+Èn»‡j�]�ø´³•ú#•Jo,6;¤½	Ãy·ND§‚d/\;Ô—C8o1¢¶HJ­[ÌC£‹P}r‘esz‘:Üz¶B…¹uÿ Í|"ŽZFåHrs>ý­¯;ŠõciV%œ6+Ùxû6¨'R'ÙD=¿I£‹¯;(ÊRR‘�Í Êfƒ^ÏãáÖ|Rï§)Mu«Vx>†pkDÊ�Ío½ÞĤ«ü[!äy8r‚+ŒcG~c7äí ˆ!	 	•Åô1ƹÕ3 ±X’?G—ä˜Ôœ¿½{æR«akkzØ°®Ò1V™$!
ŽÍ˱‡œÄ	’�b¦o\«Vìàj!ûdzË?BM8~óDü`ùõ]S³nø>Õ
,T�Rzg20¿­Ä}X·”Â")ÞÖZa0+ïgg%ˆ#C"Vš•‡Àéö}ÀÌ\™s85¬µaê!ÐhØ3ìÒ§Âj5úáh4Ø Gv
7ÙdeSuáÙäQ¦ºÙÉ5%QøĹE¥çu ãì6ØC³Œ™
BÅL6.!Ü‚5T|,ª3AÊåT×ú�ç9r䦬.L-I†¹Lú5H¾ê�Ü’JU\ÕÝÛ]”ô½"áû
ë›BZ 5žùQ·ü[¹…{b_ÜÎß”e솾ø^nŸ4&ß(ëF¡³Žàõ…“¡i[¡(em¤”/™±âl�Vˆ�ɾqÔÚTÖK
û*Ëú~ÚÃØ�ˆfl¬:[¤o˜ÙÝŒ¦GÁ'øeÎý÷ÞtÜ8¨Ìµ«]BÞ¹•Ò6Cz8Ù­ê£ÉÌP8çƒjZÝΩ©õEÔïo/æz¥³-ÕÖ±Ÿ.Ù)‹×oÏ2Z§ٿ߶èmì¯>Í£ë1׎7˜+D=eÛÝÏ6ëµ*¤•­÷ê»êî¥uš;Šmæ…œ×1­«øúïÜS¬æaqÞ<þ	Î÷¯ºŸ¹%ÂÓ2wOú	ˆI´·Ó]ÎXŒÆxõk¡XaŒeuÔ0UP#ìhÅ%é‹¡ v¿l„
4¡šó.¢óýy.¼ôª
6ýì„ñŽC^:{È�´i³6ÒêLø½]u6i_ô¸íŸƒþ™6?³·ë'›6GCÈ\À‹éb}«[žùYáeé$a
;
Ÿ>î¸.oå®ÍXg^=Ü*ÔC6
F_Ì-;B>x¨^j^Ø¿�ÞÄ¥†Æ�ëY›p+pô¦X(8ˆë_�Ë}“ˆû¡š×`Ïu,…�>,T@ØËÔf`‡û¶?Ý4ïmíÉM÷\^"{º<±§g³NŠ3Hœ«­ð ƒ}™´
}B�_�,�¹0c
�ç1«´sSŽFß~�²çßK¢W-ðvJÍ}åW,o+éævðû͵Ÿi˜y)’´R»šÔ$Ô®KT”jRœkìpœvጂ�QEQEDEé=¹Þ÷kNø*¢ÄhÃ
Õ�T¹Êfš£4à-º�›·m7""þ^aFÆÚ#0Øm4Fé9mž�˜l]iGF
¾‰-ö�\k4€ÁÇF–‚#)ý:év0W#
˜Nc9/ÑÜB”�m�ëìã¼~¯µ½}TÝ´ˆ¡F²Î#Ê¿'zè‹ÎS=ØêFv3˜'ï‰ñ«²cô#�Æ1ªDiûy¿0¿°y�àM~¼+6\·íÃu¹WÒYº6_–3’kc³c[
ÝÙÙ¥sÀHH†^ÛCÍæ²ûäRÍEÖ464Ú‡ÎgTlÉâLy
ÿ�{5éâqÓ}� dB#�«�‰!i>ÉF•ö8º=ÿ
yÂêtá!È1âh Ä¹\ÐÓë¢9Æé™�ü-õïZµñsîŠÖ�" TÙC•8�ÍŸÖì}™àZ7æà`B”£JR%
¶MØìÌ“=Zÿ·ÃÝ�a¸­F“~Òì²X�yQ
"$Œõ¦Ç)ß%>ƒ3´(”¢%(rµ¾²êŠôå	Ö\éÓ~ÝaÁøû>!Þgì}¬�WÄØæ¡G=0®‡ôÀ5ˆvŸ7»Úö7ŸaÍ}öÌ“!Ä“4]Ìû³²Šr¦••Úã•n¯o?‡™`w×`³/løa8¤^äO�¿ÇÄx/¥•ðã
¥¯ñªAAÞW¦¶$p�å �¦˜ûŸ1ÿ&¤›rðîp(ìÖø³ŸQôYªÝ—RÅE¿ô²Z;ØGÕè�‡ž»xî0·"ªÊ~÷cE»`)ž¬ÿÚHž¦�ÖZ4Ò›þµC˜ÆÃò×É~½r÷Û^=WÂ
yû7B4C؇�-Çôbv»uJªä{\£­Í/y²qÝ]ÑåvøòlÆÅÃ(ZJÖ”ݵWÊl‡ì&ûPãQ¸nØ?d'í9et¡ƒ?|·WÄ¥‡(›\åP‰l‹õ'�¿]v(g
g0.�31Ý3.þxë98JV¦Tóá@èýHfìŽÒ:Çh|Ê2’D™Í†T Ô‹¶;E˜£
ìy>’5–’€h­¯²F6ÈȉUÇ/
µFx®ôxëŽ}‰'eQVp/LÍaÀ²2„Xî½…çÊ*&í¥¥J¨Ä¹XîãîjrÞj\­çmÚK#î`:fmX§3#ƣƣjâ»&åA|î¸&tsž•¯ç>;^ãr&˜ˆp
–0j–zᙤö\Å¢_¼ø)„O¹‹Ö‚ÐQdã…I˜�Ãã÷0è�—†ëÕƒá*U~A`Fü�ö_ïñ›ú,“0Âý?éüû‘�úíV­ (ãøZø·£ÞÁ¯ù9æ£îéé‡�7F®}Zš}ÂòŸw�Q:ûêˆÃ0‰Ò¨µ7a¤|_Ƭ>�ËæûMÙyB6~o›dÌ�Ïbt&HI B`S˜£šÉç¡eΛCZ¾lö~žüÛ”Ò­—ÑfÞâ›
˃»Ïa·œÔÉj˦·.¹õ�øË~%u“Y*Ìí
«qfb5žÂ­¹@ÃåWtcº§Æ0�¸¸ä�©=È“Öí2_>¾&z¦Äp¾Ñ}ksÞ=‰ @ª§Ãy¶±;ûÁŽÝ=pûí£žû2ºSbæa©ÐÍ_³JÑ$BZ,jíB¨‡B&7IY#p�óE2ëG>>Òqöýšë¿­cÈ&ăÆITWhðhïSÈ0&
ßu÷–Æ×V£÷<À”g¤G²²TÌñ`ˆEU¿8°»E(µP×Ï«„ñ¦¡C¾
l�
¨h¢Ûér¦½°Ö䲄b[+ê×CR-­ê«“µ$’Id²V(§I$¶ÿD’Jªªªª¯Âªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªªª«¾¯/V«ZÖ«ZÖµ­kZÖµ­kZ­kZÕjµªª­j«ZªªªÕUUUUUUW¯»ž[Ý.VÕÇJªªÖªÞÊ«ŠßzªÑÏ\ꪪ:Y[sº]+~z5UtØåS½[t·ªªªªª¹Üªªª«~UUUUUUUUUUZÕÅÎ5UUW*¹[[Uájýë·ª¹YUo{­­ª¬ˆªª«O»>1Â"ªª®Õ£åó¨ùÕUUUªÕjªªªªªªªªˆªªµ¦fb"*’I$’I¥Zç›6ûzC[:/“Åg#ZUÎÊF~¾ƒhµÃÒWzp‡¯´ŠQxÄ”0±“ä| W59r,Ô±BI—]û}¶Û[‚�9l”ßðóÚŒïŽ&Êõ`úѼ&(Öù'ý>Œ×l_y�pTKbot-Ïdj0„"h�yïZç�ò–ýr†xVx×£½—
R
ê[¤‚él³­\õêàåê±j¹Ã‘Yæ†ÕPVÏ>[‰›¼’FáÐ!àç@Wá	%ì	ìç"Áä
MJph	2HG(¹‹„Ђÿ
˾ͦëÊ6“§‰xÉGÎDs—“Wgáà°cháç´ty¼5õÐǃý°kÚŽµkÝ*ê¾­Õù‘TGy4…÷ÃÞñ‘«'³+×"ZZZƒá9‚Wƒ:fw©`e|×T›’ýB
Ydè¥a–/(3I6²þ|mF=tÙdo¹¨�t>²Þ¡×.þwÐÛE{_y¡$¨š¤`‡›‹| Ø#šþÚd¹É•Z×%û
®ßWTÓ>3›ñeÎ…@^É�ýÖ—O´^¾Ùš[s-bh„{wd>%§ïÙ†¿‚Œ+Ã�Ÿõ?ú­¹YsœÝT®ÝC�X·üyQ¥eñ½]^Š1ÕH‘F__ÅðdÅÚûu®Ù4aSÒrO¦TæDŽ3n	È·8½?ÚQ²»|½~¿éKuÙe6|µG‡)l*¢$AW¿~¶–¸ï­e­TTçTjì%~V„Ž#¸î8™ØÝb|?%fyõü6¥øÕ#öN¹¸>7Åö²w¸êy7?Âo2¼zál¬»mXU¦«m™;#òÆU§Œú
zãN¼8x™CÔ§nŽü¾±SñO_ZØEÕDDA$ÆBXŠb¡l¶[Š0åÞ½A®Ù(
Êš8+þQ+Ý|Ë¥eJ¹“F2Ãòú·yú¥Å™6ôd[xB
& LE‘{5><¹¹ÅTò_dkÜõêõ.æ•°éeÈ•Oªÿ1œykÂìc.�3«£„¬LŽ‹v÷O2\ä¡äþ·ïÖV¾Óª�úÉßë­ü®
hwwwGÏæ9š}–L41[sˆO9Bl™ ¾ÓpNe×(:-@[m.¿š;$•s¨/^i˜Ûæ/ð/¹A±+g¬M™-×W]ß±ok8Wø�Â>I±ë¿U›·‹�´t·+ÌbÞwL“!0’Ku+„ºï„ž_
õï;OáJð7Ú4™jä‰
~�
nÇê&þt8	ª©yïÊL³ˆ]8'*ñ»…FÛyynxKo*é¤hoFHx"	‘™Çtß„¡«¦§!”­�¥‘?‚ì_½ýj;ÿo3¢·ƒG˜P‰k(vV›»SMa)«*$�ü¬„‘Ê
Û+ûxn²ô¡S:7:"JTûO;5Å4w÷–ãðJ“�²Š_ÛY¦gZÒO)X¼÷NÝ(â©Ýg>²2ãV~£çbm
Û‘œÃKîf›vU
탃A®íœ9äé‹XÛYKž;¾m—HÔ6¸C'Ë"…Ðê•lŠåÂsŽ@“ÌS@C4T´â¤D2_¿¯eB33}.Îî¦'ítŒ¬ètYÛN†(»>É@ý>NÇí¹ÂUúy<�kä‘«Y%5Í%í
°Û:¹x±ÉÄ�X¹ŠÚϵë\ôk^õ¶oŽØâtªÁ™ê¬`3ÑÙÛ˜I+Fó7q¥•*¦Ÿvu뺓“uvÅ%„+²•.½¶aWÎ=uï¨÷ö¼ML³+Âȶ˜fG¼ölU¹:R“´ê˜hù^ë+%PÙ`L_LÍÄ¿Aƒ
S̹ÉÂQ¶Ûcçí›ý}¹�Ö�¯
Yp†réÃJE¦³lÈÜ·„B@ø³têÕQþÊË9ìè»ø£Ó0·eçlsYï´z»šÚÔ>볂+½ä8ßÙŠ(ýòç Ù�æŸ^5§>Ê»ìÝIa[euÀF6_HwÝgS×ù^Ø[u'�ؼÁF‹£+©QC™¨�$çœV´-àP;Ñ?·ø›}xoÎé <žþ*¹ìçRÿ0ÉÁ›æÐ=?°Šm33‡ã~¸øüÄ¿y»"+Œb„…Ï1tEwÿ¶|ë9cùú�wµ©R�žªzŒ_¥_®û“Òo*ÿ•0Ô63Ù*·çƒÛ)îœÝÞsœç5&‘©Ð…ùyRòáTºìž}þõN=ºj…Énç”#É=Ã$$É„,Ô”oN¤ÉãÄåfWf÷¡‰c‰U+ð×%ª/aßmEO°,M?ì{ýwaÙô5ÛVp™ƒê½ÎØ—m¥p¶ÈB£•iär
õ¼z—ò²r	èùqÓ<4z¹*°ŠårµÝUY�`ãÏd`…o7¶Hm®Û¾j{ž~®Ò"W	ýwƒÉà\è[9º÷l9ì¤GìˆQ4Ãý¹;”"éõÚÙ¹ïëúøu¡ž¬µ!tÏiGng6H‹ºËgU¾zŒ+NŒSωòú3™Çœ—_/‹æO`aí„� F$Rþãoºú�Ú#=wöoÐVtÒØ9�_—|M›d³Çĺ_wÒ°!uÐŽÿu5£Ÿ† ¦,nãá3³mwBíÛ5âãõ5¦I˜IŽÂHn5ÙD…¦ú<÷wÝ+ð-Œ-RÀ„�*·òÊÈ"Ø7³^a©_¢'Ž�„8Y¢B‚M­'wO•5J‹
^áüà(Ê>Ål¹&r‡\d­ÎÆ(Š;í¤!¤áöͦº2“ŒõGçZéNTàÌÚ�àÌÓ-EÎú«(­0iw�+Ûdªr9Dœ6×PjøKW'e|ØÕWˆÆýì6f
ÓT†œsª.m•0¸6×dô¼Æå‰mQJnÆÉ⊣Øí	)<»¥áÍ	5°”X/��ȃ
Vdk�
–»ctjò_Çs™ë;¼ôc‰Í'ÅhÅ”Ü.Ûç­ëÖ‹®æº6Æ×[]ÂÊd¼…7nɃó`¦<ÞúX^#ÆPxCŒµrKYQÄ÷½Bˆ˜Ø�‹¢A·�‹—";/�^‰Èô_
¯¦ü‡µ\jië÷Ó¢'“åVQÑá­o¸VÅçQT*è¯W±Ü»
j
Unâ$šÛJ(ÀR5~{=ÔÆíöá#½…D,é�dS$cÖÞFÎ~\U¶nÕzLDscÝûéVS¹š”»AîÚjï
íºÇîyïÍõñ¬ö|ì™E
Yäú-íÚ¥g3½é|�"B‰÷8º%N®ø½džtÁ	ìj º\v­T¤å}¤Êã�2ÂWÿ­loÌé•#X„cÄ·)Z¬ìp4©þº·[)͵Zç�*qÒ‚¤Çjá8H³}Ó¨fõ4úͼÂÆwY~Ÿ……ˆÃ/
·~�ÖÊ[sbÒ虧fHd¡@Ùâ¹Íõ³ó£w§Á�xÏÓ‰ú	³ÎŒŠpr¿xÝã
52� X¶Aûsy¹†šj>'yŽH§(¬bÞ&æ»ïªºjJ˜Y
d¦¶‰Î10±»‰/r�!ÏRõòë¡Gt­BB$•ug­K“úW"Í—ÝîÓ“÷vBªJ±þóìļ(pxoÅíj³ŠÛØê8:Ravܪžý4^Ó6Æ[¡”jÎaÍ}°iqÞ>eÓƒì9RŒX³éWybP²‹#P¦f(zné�c&pã•ï]#öëzz§[6òI‰#/ˆÀ
;y`s™wgY”ì®Ó)X(ÏŸ?7èθKe	lêÒSáH\YWr°�øÏ×\M™�ÁOGÑ31A0}‰ŠÕªÌÑpxÔFÑÇrUU;oõý=Åmð“Yƒin™OåͺÊõ[.z½¢>¢Ro”ɘ]¦²ü0�ÞsTÛ¶ŸWϳ³ž[ Ujø+»…ðŒºÓ³ú,*f%ɳæ!ÎbQã.è6Q3áBµéi\r¥�7@ñ2”)�„|~ËkLéÏäw ˜ˆµµ�¿½wsÝ<ÿv㹶þèÒ>ÃWWœõNjùŸwÊL‹•8²•wr´·ì�,ßëÂhíQð¤í”üv‡ÁÞ	_»'r±xáZ}©ð}o1θm†¯øäcK©Âçm±†áŠ�32qÒ‚k¤Ba„NcqßVYÅŸŠëŸÝÚ§�iöÎ-ù8¼�ZíËDz8¿Yéùʈ:é*Ö­õ’ÔÈŠLl[Óž�*íÛ1Oå{Þü®OBü’ñÂh;yèséŽ51µ^cuÝ>£"%ùuÎOb«Dògv“�áÜâÊ„ûáv^¾»ô�÷íÍ�¸¶ï™ê×›NwÄê;|1ÄxCæÔjVÞ …ÃÁºÇ“¶Iwgɨö‰ï¯˜žx㋉M¾«+p¼ëÎLãÁèu%Wž«Šê\8‰ÆY‹Ë,ï£FöFN'Wç.¤Ž|dÜ»µ>ý(¬Tûy…BõÝâ‡}—‹^ž›l

¹&þ+Â6Ù`B¿å.ƺN$4"ë^†Ø_µkÒÒ¢†6ßKþ”•ûzõyÖRëu¯ÃßÖ³Õï®~ ª
¿q4´Î8o{OöDuìæIõíƬ®
 C›Sꮟ(ã§þÜ¿ÙQÇÞ?-‡õçÊÿW[âM�Œñ‹*_ß•òm¯g¹Ý1˪.=±�dç3Œë?E®ï×®º.¶·í�÷¦]xÛT3­ñ—6:«°á7j³�™æñ£QìîÇ,팿_Æ
‰1É´°DýÒÑ;–ÕªYt ÷W‡<ÎïÃÉß`ÓdXðjq°5Ì\oqg]«z¹YÛ1Áëò7Çùt•ÎÎT_mÝ‘ÌÊ©áÂÓJ¹ƒððúeþ=F‘3·eÃrå©4|´Î¤9}—S]@„ÁEb¼·ð}÷J/Û(©ºú(œ¬p÷ÇxÏ�²Ã�
Lê÷N&9üwÛÔS0„WÍò"Ñäœ'oÎß4c‘¤*UI¾ç�Õv§ GÕïÑw"ùgíþ††ã3¡é:—Ó±?¯i+Îh=X)�šoÇöð\çÑ÷Ü�qfjŒñ
g*}d{ЩC͘áøÎ#&›RðÑ5áÞOÅçõ¹Ž³Ÿ}ìü1Ãæ2ð=gùW¯o�ŽÖXÜ�ôJzOڨĔmzAòR�g"ð�C$}¯~U0}´ŸÒ›•Ï¾àQ¯\™«~»Lù׬îT3ŸjàÃÙ¶!eÚßÇ.°½²øC¢NtN'wö³7jÆ°Ø^³ý†º‹Mb|g»Bª9qÝÌ¢Fé�D}é³úž4šj,7ÚG[lüó%ŽìÌÛ(×eÕ_BaÙ1¿e!Õ²ÐFé€è{àèM^Hlð”%§W�$êøê9«uVŽ<©”¤ð²‘VNAZ\ç±ÿ��õçZ¯îëÒ¸µºŽâ³j(yÅ	]„†êõ¨ûø¹?žžK¤4O…!éýM|B‚ñç{¢ö•÷fµøm¡ç¸Ó³ð¾³m²¸Ã{3©bx§<¢·p®'ïßSùÑ"5¹>¸oA�Ë�¤´™–ñðì!±S¢¢­“eÉRù(~9_�l·ÇY�}TË)m²¦j1TC1N9áO£¾ëÞèÚeÿdy�›—'ž…
tÿ
Ì¿Ù¦|üÏÅß…cët9žÏ
‰(àúeºí­
X¡uT‚šRWq´®ò¢$ê°ÿ=³Ä¹ê{uïjÄC‰T`á(&«ž¥GÃß
+çå»ãN½™ÆÃ1 áÞåzÍfoüû¯Cð®ŸÅ¯N�i'­H3÷ó©Øf£ 8†Nîð€Ò™e›À.ë¥BÎØ}V�gYœ;cÏU�׊|Ì£²
š>‘ß­käl\µ&;çÒÚ‘ôɸÊø߇?C½q¤
¾T�@Ëá,Én);l…×æîWi^(OZ?P�ë%ÆΚ!Œã£¾M9“#“�«[Ï¿tL5ƒ°Ä7mNÍ×…M?s`oK|sž=?G¦k7KÞ^˜3�hÓæ´Ç|&c¤s­¯bzn<×%ó’Ó¦õ1LGz?»<ëˆÇ~ª�¦‰5þÞç>ïý©«íæ6&fë>bEïDw£$g»„:ªž¼66-ŠCj‹YU])¡ÞqéÝ(1XÔ9r–W@Žjò�µÞŒ!*—Eó1ÖÓX*Žšò·t˜´j¶Gš.œw„VÅÉ•¹Gºé@IpO†º‹íìÔÝ?ve;Üö‰oLŒ9ÇÏ^9w¾¢Ô•ªZN»{Éñüù6ï³	ݼuÃöócÈft¦fÞ{6D6ÒÇ é0&²
ŒKŸLˆp,'e*Lf8ÅŒi5tM¶R
£M0†nåY3ù?V.,¯£ôÒ<©—)yКõlJ c÷�
.èø¹Ê5Ä
ó?·t.*ÂÚLk8.x#ç¹”Ã&�€ý°c‘�Pÿ>ÙD»Ci+¤øò>ëá«cdÕù4³æOÓ»“ð`(­&Ý]¦qyU»ª�nwûJÛ䧃¹‘ÜÛ›ç[frNñ-À¸ É>ºÎæm²3h¿±Ì'nTèǮǓÝÆp—W62%]~j¯8PŠtœåü÷>3>‡(Lûï
¨yªÎ¶³›Bøzw*MU[Ù8À«Jð†jDç
õƘEäê/öÖK7é8Ôô„êÓ�
\i®ç|š²Êí-´ªõ_ÝÕÖ
¦ï„ ×Ú毷™–¹±4.”;�/Ò:ÒÏUt#QÌIF]óÎ-D h¶ãÃ4r¢ÉRÓÊÚ2‚2M9jx6i’#´p°£…sòƒ¡ª×+³©¾
cÄƱºl©øTŠ$õP}\µïžêóŒT€ûB-xå®ùlr¨:úþz³xŒyÞ"øt;þ*Eé-»åOw»Æý>`Å|a±øåçcÔ§Ö.%�Ñꥥ»y•ëLÞ8ÄI0µÔt®ùˆËÊ'‰ØÝ=¶0N»¯=©©v<ÿD7·§¥W{mÆÇRb« o i0Ã$ÁÄó€ ¥(J@rUý¿×ú?·`âÐàlz¿¬Ê
¡”PòÎ.B@ÓZ¸‡ø@™)T”2ðäœrÏ]ç¸2"i¡>û~{�?/A­�õcóÙ�[Eߟ¬;!9¡¦J”…ND”§Îß´ýdñOPˆü߬å";2?Xïä§ñý¼ë÷ÕR?ÑíkD&A@!ÔŒ1±�SñÖ~΢6s}·“øýÞ¸ŒÏsz�#ª!$åò�ðå=hõyϪøù
3ßûàJ¢q©”G�‘i3DT´éG)';ˆs¨Øì8�›ZÅô]|âÿ�X7B/jŒY”{º>7^³0 �áå~TÍ‚cïÁÚ¦šo샷ËQ:3gÒ@Þp6�Ðùœfåäàlo•¹õÜDÈm´)óCÂÓ´…ýŸåý;#>³õ÷x5¸™`Úÿ‰Ûîmy׸•gw.oê?dE?–	?Žki÷™jB
·ïþ·&Å0è²ìúàôý4ÎkKd±QE=Á¯€Kùf¸X’áî§ìûfC	˜_àƒññ<–¸oþ§úBP óé Þ>ö‘ÀõDŸ’®Ê﮶oL@Œß'<ßCÌïC—s¿ÉÅ;�…EAÿ'Ù€sÛ!$*®sû¢€õL1;…YAˆõÇ|�‡/Äû¼»ùûùöv‚}˜�µ	%
*ДãPÍHSJRB´´),LCAACJ¡’LÖaÁ‹-q£ûfKõýï”kMÍúb®�w7'Çõ‡ýŠ‰º7ü¾hö¥úz®X~lÚ쨻Ø:ƒ�ú·!ˆ34¸}Úvm�Öòôâu®YÓ,on¾þƒ
„οgîE«.ÉPÿtù7ïá¾ggŒŒ«ðþùø±âŒJ¿¹û�ϨîúGwrüÿ�G–ï?AðHû^^S¶&P‚¬?‘ËÍÉþ~Ÿƒ^Èjöã Iaû¿àþ/^{Ž0ã$d"–‰?É\:sOýÖ¹¿Ë!£”w V”’�ýQ'¸hëáù¾"Ïä)ñ¸WÆ~ÛG­3sàÿó´g Èþ^‡ñßêòDfåR?Oº&nÄÀÞ(cÊœûeOæ„3Ó‡ÂWk£ö˜¯ôB?Ü|p+LxPssZä üŸ=“€Õ¬¸¼S¾ß‡§ÕÊÚÎ9ê‰ì†Ð$�®²ä:Ä*ŸÇ¹Ö­’êjß±ö2ÄdA%Š9)0nè�­V¢}/òø[sCÛ΃²í‡hU"~?�Âðr½þñÔßÉá;ZÛØÁÁ(rI!=²�›ãó}½%ŒÃm[	¶w¼múõ§Ö~c[ks^^;·i·îýé¸y�¿î+ÙÃp˜æZ½¦³ùÃéîú5ž_Æûõ�<è�_„Ïñ†fͨëLlþ¯¡Ø €d8îv&›·Â.o4l(æÄ͵ þ¯ê«Lü�râ"ƒœž2àâYÌÖ2ÈÚÂÂ¥Ö6?Y²k=ü‘rÒ_G0YÊ�¢¾�ò»ûL¯—óÒ'æ
(}‡ðø×Óý=Ç�ú
ÅNlÏâ&§ Õù]ñ®~kßïà9zB¡
!1ÿÃötšGðd4׋ÿk6�_wìõŸæò}2ýòíèøxòô_ŸÒ™½[
ØʶL-à{
¨O뽦³€ÆßjbM’_ç–“U@öCH„É,�sˆ ¢­.ŸßÙH`¿î`þ<#±È5í:ÿ�s€hb<ØªZÐ{ÉÉ9²z�Wyþ§ˆö
Sרx†#’r31DJJÒü	1b0säŸmí	"’&B
²D–3ûvüÛ�dæÁAÂPµ4=seèAß(�5³¡¥b�ÙŒzçܳ{Ø{aV�M¶—BºÐÐ7ÎÅ-
E1Ø\LIA@ûlÑOl3	D·‡§>ßÆãÄ#ÀÂ:´¸"£ŒkÔ˜ÃXEÀš+»4h9Jvà…)Aþt ð…
JÒ˜S3M­8Hàoö?ÛïÃÁô âˆe¨¨cþÆÑÓaG•cjª­µUcjªÆÙÚª¶ÕZÄâØpŸ¡‘MQS+¤>È5Ȇ¢b
Š#F%ì &ˆH�î3Û@БA"Ð4QˆÒ…".Ö"IHA4E6ÈceÕHnaÊ.ˆ"ÄÖcet¢òy²8HDÔºŒ
§&˜5`%‡H´iyL‚S€A„¹ÄIJ‚ÁW4…"F($h¥X„	Š�¢P€˜¤*ˆª‘¢€ "J‰h˜LlÄD¬A­Ñ4“D%+HS‘PI”•¶i 
Z„„ƒØüHd)ÄQ
C!¿
!ÿílOÕÒŽ
ÃBƒ�~ÿùc‹˜òûÃÑó cCì“b÷K�)DƒBLÊÓéÿ9‡¦2
ùÃ&"“#¦9Bè=ÚçÑwž<öøA×^³êbÕ‡t4-gfô¾b4?—ga¬kh}ø³©!û¿¿: è>?ûöq‘ÊY¹í…¶Ë_u¢"ÙŠ0¨È­kßaFÝÿåîý¿Xr³RŸÛÈâ¯Q’	
-þûl!Ï
f€ÁÁþ£©ƒ{ô³…&LQpÎøÇü²š9ÒÜ�]w `¸3€ÛeÿÀp1DiŠX>úQ…kµØb‰‘Ít‚¡óe=²½ÜÀäOE¿žÛaÈ�"‚fgüñúåÑÀºç ÅcʇèŸpã߀áÂÖ�¢(R$v“»KÏ×±’o=g	ävÙÊ	’—ÂËã`b>âL$ÃhLA亲ﰩ 8¹hT9hž
À±#a(à
ÄzžG�±E¿æ¸	Õ
5Eëc�
1UóÁ¶
ÿ�‰QˆH†%¡RUf�H•B ©‚V
Oç„
Ê•@i$EPKH
0Ê¿–¥¶�¾AÈd“Z
§C@”çx«ýøò^Âhy)“��(vS“µæ¸&*hì�?«î17ól_¿+é>çÛüÞÓé*ŽýEi?-©‰ÈJG„{K ˆ (<1îµqd
D!ÌG-OÝ!É
ÀÑ
A@HEÂQQù2ØÒp¬ i
;¨¨‰"öÎ%`ÇŒi@ÑR	ÄQ!@Greˆ»�D|,z©1	KA|α
´ž¸c¦@R))Ó¥ª×MsÖl@í‹IÈ‘ 3Ëû¾¿êÑ_ïÿ*A=߉ùýû¿÷Ÿõ};�ïLA37¯Ãù/²lWàs£z`q2L!hÝ‘Ó| }µïø‘nÿÈNc‹!yiwO\ýjúŽo<Ÿ»'¢y\j
®Ê�hÿOgŸž?%ú½�4²Ï¤¶Uõ}-åLÄ.£±z`ªþ¯ãèþÿôöŸ‡¿Uþ!´?w¿ÉÛÛåäÛáùwô]͇¯×êûµ4Ås÷&
ZàBH3³’”ˆ	®õ°š2¿ä„¹ƒúäú@ínÂ'àãbƒ�þ'ô9¦¤ÇãA�ÙÜ™£ò]Þÿš
$Ž‹C†·ç3ņ?^Öm>®@o
	òzJa·†Ö¹àɽñGo×áóÿY¸w\’øv÷ë``‚¾Œ”U0Ç[0ûn>g]A¶‚JbªH‰€©H$bƘÌD4•
Orä¸ep•ÂE0KÍCaØZœ$bXEc	GÉjXþ£”¢áý ’¶rem¤šZÿ6ë—g\Ê�’®ŠœwÏõ!Œ¦rSòùÌW´—ˆ£°À&(F'´Ì!#ƒl^ï2øÓÓêº4Ä`§kºC6
¤®Ô!Ž.5#(À“tÝ
F
àÏßúO`Ú´/3a¢ŒPågÀê?éö�ðð4½n: û
õ÷1‡3¯0±Ý'Ë›ˆÁi¯²¢.çÌ�T	—D4ŪûŽàÄB»,œ4Å}VÚr?¡1¹¾?`_ñ0ßNL$†A𣅘YŠ“�ÐF�ýýšñÛ]ýõ»èW<ç”�Šˆîr9™áfFÎf6Gâ#°.ã&Þùî`óιÙØ–‰á«.Øc,Ç€îbEëÅ°‰ÃvII£sc
®`Êý(ˆWÀe˜”#Ùt-G§O©4²ðêÌ›öž�óÄoA
&ÿ/Ù�Åþ™õÊ~ró¿ÉœõüÜñþj*ªªRí¢z…ùïÉÇ÷Ÿpÿ>!¡M—jØá‹¿ÅÇb˜a–‘hjB·H„¥˜=e©¨ç9úòo¦Ó}ÒdŒv!›p'‘†�°M$1$Ýêèă+œ´à‡c6DhùwšªqÞ!Z,_*(Ä<›ðm¬Ìù4Œâr¼`šd³3ˆÏ�¶¸ZïÇÂ>õIÀJÀ¸ñŒlä{ÿ�°5ŽE)KŸêw…¯àO*[”T}øsU°_oM˜1ÀàDÎ5:=oHŽ˜ÂȯEŲ0÷·|²¨1ÈERÉ6
ÑXVÔLÏÕ�S¦Òd¤'ÜÙ!lš…ZÜO· äÄÝ	¿.Ǹ|ÀP;NÉvƒ¡1„ôÁúŸÅõØpîÐó—â8ŒwÏ¨T’œàðfæC7BÄo^,LÍõ»/ŒvŸ£A1òœ'�q'ñòÈ_»0I«„°vba¨/åêÇØíÅ&š
¡
ϳr&#Û?¦-q£¸¤)§»ÛËn/-µ­£!ûÑVãóÜ3F©+ën®¸@£ÔÀ�×ò�“˜ûâQ ƒï€%™ȈD ƒežDy’Ó~4Ñ~¿OÀÁ”àvC�l/ßñö²7°è�£{ãr~tíõhà$H¥�Ú®æóH)ð‚çQ2I@j
Œ³0¡À¨B†" ¤%„C§åÅhkûJ‹ˆ“„† K;lçžÙpp™[>˜4s£ˆ˜u€×nxë^Ã@Öˆ�ÄÀó|ù™ùÎ$ZR²ÖÔâ<_ÃFþÕ4ä3|ô!$Õ·ý:‡(ÝÛŸŸÖ=aÅ¡Ÿú
è-¬«€Á=tòü6 NÓÞÞÖ„1³´S	ÓÉ{[ã›\„îÎï2MOžÄÇÍøÚbéGùƒ>劉n4Cè•àmXw8DœL¢Ö_æ{Ⱦò�ÞXÄ=SÁ3­i¼ž°Et©C(Ýdð?/:�ß>×Øm„zšœhÉtgj·ub>Aî(²z
Ã<âNµÁçÚiõv˜´QD1GSî;�’ÜN¼î�øüæ‚h
R‘™˦§ièH¡iÀ„ÔT¥{&=„&9û¬ÙÉ�ûQ­cLÔ¾ï�‡|9“vzæII;áß9ýäÛÁ­Òâ�Ȥ;3(ר(O1”“ºxï\/DÒö�7éÃ)²J"üÇ&I%)¦}ƒ‡. 5ÃÝD@!.pC™�1h­5»)å;ÙÂS˜î8î8±
"�šð+ci¾'"¹–¤Ô1Þç-™ÈÇ‚k`ðM˜Ñ‘�Ë€qî¶Ùæ1È0g—u­¤
:û‚Ñö„öÈš–2¡ÅЊ2fÍÓQ¸‡ †µ4õ¾”\¸¨ð¶ò²Ýíz¡Ý9ÇÓž%ôFÑ´û�ó©ÃßÏst–£Ãƒ>pâú.ϳ"G¤a±„P°µÃbd�8Ÿ].­ØBdó—5Û&Z
0æÐxüºÒцcfØ�Ñ[¢’âTB‡Âø˜{›;^¸-z3é/IšHš ‚‚ †Šˆ/kâ³�¦£Ñ`Ùž¯-µ'cý?ÝÉg³5WÒwHû¯|‡*}p,½Âg±ã˜ë(Ú¹$׸ØNk|
Ä×Ð ·×Òª‘z¨ìè#ó—Ï
¶6ÆÑ}Vª†8[°€ÌÊI C*PLo®#àÆÛô~‘åT[ú	Ñ΃�±âZ{»ÌCBëqHƒ
¬éÿ݇¼æv+ëp؉æ×äv²>?>|.¾(yŸ€ÈÃ×Q¾<Ä;íÚsÅW骤Ä�	’8Ú$Mˆh§Lw±êíµ(Œ·¸PLzÑ¿‘ˇëö·pÀ�(˜ü§ ýï¿ÇûÌØ-›V6£ØÛ2‰R�KÐŽXl~CÈ7aÇcOœÜ½,HBtâÎmAvÃÆ�G¡')€ÕY
ŠGüÿãö÷dïÒl¾«Îb/ÖjšFW½-·ãð+pœEc
¹Øl2Ô,†øwøšsç玀_¼~…‡ˆ]Zg1µ s¦’hÀhÓˆíU*àú"dÔu¨P‘ŠkGyÁÓ*v´j–Æ#P.ÏNÈai²õÙáÄžoïCæ~²&ƒÎ¨Z¦, ýéð<ûðÛ›i·²¾ïAÜXpbH'=é]¢Ÿ!òùs}&ôoß�_w:I"tß\M™	—Ræ×bíz/ªølÅÆσQèÓ�ñ-¿›]U%7t!ÝÝÝÄ™�Ð�ŠÝC;–éÃR¢²…µã,Ô†zÊU¦œº°DS¼wst2Á“ÑÓßky+;3¹áÂ�:çT¦E°y‡]_-L8îsy6ð¹&I«ÊF¿÷ü94ÐÏó‘ÅËïóoj™–‚Gíùîƒ,¦Z:YZíµâúv~%�”ãŠ_4_H媃�˜Ë>Ò¨³$

¢9†*'ÏÚ¨­q›]¦ÈL“†#ô
.¿$ïù­cõNuäOLz,’86:Úº4SEбºÖ4ø,tÄSäœsК±%-a¶XÞ@nÌv%¼Óƒ¾49ä
ÿtßÚPµ*¨ÍCb1b=–Ç]Ú}µ·K±¥¼Ö²'AÉw"FÀR(A�Öšw	¿3oªdÃÓ¹DhB¡:rý‡v
ýÉ‘c…
®9l°“(3G®?wù­)úäÞ]Î�ZØãÙ¤¦¶z‘i³[*Êk‘È*j^tŘ­WhD
µ`9¤è"Ä®8Ã7¼1´º¤¨F)¤¤Áw†æ䙶c[“±­“XÕ±¾Ï±ML>
´¾2)ŸÀ'§`ë·%Ï“Ï·ÃÕÞmw-
Ñ’'
‡©zz>øý÷œ÷Œm6Þ‰ÞW°¥
Š>7o¿HGïþ†³lÐiÕInó•!„
ͽÄLMø¥3쀪µ8Üè
Â^ÌC=ņ°0QA¬�é!é|ú–½HL°µ„nM¿¨ë$ac³ñaÛÛ�òqÄÒo`˜™¾ø.»…¦·Ó¡8Y“Q“TÖYyÅ7I®LöSBcnCf¦?&P^¦±
Ûôà±�y¯`6XÈtÁ­LyƒB(Dìyüäù°�½›bÈ+èÎÕyøV´x7k	½�›ÅÞXøkÃJ8šxG›M®¡Âž’êºBˆ‚{	Ïû¢4±Z†pgÜXܺõ×׿yëOz5”$ëÝg¦&&j‹<Ó¿ËŒ(ª¢Ví£!QâBLsFjž‘nsi€Þ¨�…ÉRþÅ{b(›w3E44cNY5KV˜j-fò•³‹Np…†î§Koì¶í+æú¬h•´¦8Ã#-r	�P#}§³šòSå3ôF¦ÇUó8ªƒ�<…Azße¿U
6ÿÖ©%á�B|¨BHJN€kE@
†…ÑŽñg}[¾•§C\þxoY>gøpÀD§Ï›ôº
5ã”íëÈëÁ¸@Q23
re‰™b~çÄâl¸�–&ecPi;
–*Ó6;ZÑ^œoVù©6âI!:¶ÇOµê¨—°G¿rGqÝÌ™¦…¥–l‰ó{_²Ô‘E|·ó`;(מ¶`øHxq'pš´6ùù1J$ÍX”U
ÎîÒ¿FÖýuƒA�b_|€îÁ ‚M…ýÐHë£ÓZ#»™î_X–Lš–÷MgM9œCÜI%ŸÏo�p,µà’½á	²èçYÆ?ªXg¡}U.׶µI
Bê‡ÖŸ�¹O„É@C…ýX_$"ДàÅ’
w@S(Z÷
HBB;ýþ%²S£´;Zà øô�œwþ>éÆ°ä�¼ÒÇëpSÝó%z5¬Ã©Ô(ß®½
‰öXÌ3¿añÌós¦B×·ÜÖ!êâQDšµ,9šR1íàŽoEtÁT_tž{{»…éç7qoG*h"ú¬§Ký˜gr”»~$�—ßyßB]™ɦ†›T|ÚBL}›‚6w3|¾P‡@�É?Ÿèׇ&VäºßéÚ‚ß/—�L;+uõhŸìvvíÛQþYr¯gyDmt‹ü|û÷sS…ÕÅÜåç­ÿHoì—ÓSôU]»%ÝNig侑9]Jªçy7dJks>ròíp¾–ÚôF�g]¼M˜éôøöáS1–¤¸	ã¼ÆweK¹¨R
iÏŒ¬¿åd‰l�!HU
¬…MwQÃÉ—óÿƒê›øñׯsp*œÒªã?E…#©Ïþ™E²©ä�¡ÏPo·tÎsîïèÕç2óaÑ..as}šwm§;k;,¯mÏpNχª\¼õÐê¶/(ñÞ÷²bê·��\6Õdªðì´0éiØ`Vˆ@æÁòËŽ²ºê³ÐuY.%•òv›gNQ@^“ƒukˆScÐÕ««yD¶Ó&òÐÙû,®òXòÄò�ç#™àc�ÒÁê”
Fꯌj]}ï=åp³ðÃœé¼×y�µç`ÒSGºNÖjiéSê†�‚›¢4…!³…Ó“ôy+¥J(˜½/\	(1/V^rè+|v[ds»Á†<6~ß'7žÞšË«Ò
+ÆéóçŸYCÌ ¦Ý]\ô!’	œµxÆkÊ©ÃËÉ—¾º½m”Ùø&•nròáá9ïv­»wY¤¤¯\~¾®ž«ÏEMÎtÕê®ù¡kË/�1Ó$µUǚƻq�gî—rj»�Ì�Ò�aqÅë¤Þ‹ŽóWGkôz÷¾�¼Ñ#?Þûx¿Àù£ö•_ÿKØ®½9¡òú;kéí™ÿZì÷;nU-Ÿö9姟fÛ-諸Á.ÄÝñ'êž®¯g¹ë›¹¨U£‘þxgnç‘¢†¹‹„B	¨š>º`ýòK»°ûˆ’€ÿíµÜyÌgvaéƒÿ—úU·TªÂþgßEðí}Ë¿qñ¬íú~ø׺~ýš¿/woÂþ¯?û{ww>ÿÇÏëŸ$e8iÇjl×@qøyw©¶OÃi:’_g>?'ÉL±:¤:Ç­C7,ŸÉO¾¹n}›D¤ˆZYŸn<Õ}ÿ¦êÍÛ,\íø{n¿àq§1“å°ËÍ^ù…›fÑIûa\X;?¹*¹é>8娲cP“òiªà¨–¥cýÉhÂËyªÁ[vp2kŒ.Û?¥_bŸnrG[O29þžüž0G�á³Ö"ï2\÷ó1ë׉i?í'ìóÈáåÙœÜ/³·¢ëù¹ý×õö?/ÊMꇣ©/å~]ç›O,|%ùÓ�?Lêðò”Õ—àöj¯ß>'­3•ÕëòÑ”
‘G»²D<„ʹ#D2òlðB<›ÿIzþeî÷pdŽˆeÕ#Ô£¶E#ð~® âÕ¿F«ëðÙV'Gd]fÅCžöõ}åmž;ë»ü¹U¯ä¡ó{
…óå«£iÂ~+ ùé| CSC»‰	�Ö3´¾Ut_Ĭã·Åt‡ãºyØ�
yýYÏû‰ìè4ÍKr\}ñ�^ê¿	sO=µ{"H\Ç.ÆÕ¤3ù†énŸ
¾+
ý›áH¸euÿƒR™üÚjÙ¼ñÚÚëÏ^èê–çåÙÏCiókÇF‚æ<‘„b%˜œ»ŸÙÆ¡­n¡ÚÓàã%Yqçk:FTËÏ·êùßò“\dro°ˆèRìù·Åßvy8½r>>¾Ïôw›ÙÍvîFoÀ¿ÃyZ|ôžþ½‡}‘ž9ð¨´Ö¾áH1-a³»Ëñˆ×N¨Êε«ÔLÔ—¯Š÷®

Ï«òíe(Ö9ZdÚ^ÙÕ¨¨«ðÕ‹g‡)»WÔó>á¾<7ÝùþDtözmMq½™™0&33°&f
›»NÏÃ�¿ÇOñý«»½ÝB¸Aîàq-÷%w×Õ_NÁò‡šçª_ˆN,Ä m°L?´Œ”°§[[ýD^}g?}q;§òcôi÷e£ÝDúñÛá=±®_ŽŒB„¾ïŸ9}æš/£‹×\%û,‹ø×âþ,¾²ObMIâ>ºú&>ä|YŒ=/v“H	K‘úŠ;Ñ9¦l½2FXêÍ £>pÆba’GÓJqú|_Kw¾ì3˜å#‡v¯EÇ¿ìo±µÜ¯e¶DM£çHGÎg`w9
Åû©…K|>Âþ¸ôq§Éƒ&ä>}]X”	Vƒ]>SºFæZ¨3OÇ_º²ÊùÚ¦xN˜¸P‡9ø¿Û`w¦m§Eðoi7ñ6ž61è$Y¿	E»ý�ŤC„
ÑåDêIª'G‡ÑN,‹¦ds»DdÝÛ¶Uä$GC_:ÛÀLònJäíA
½[ª²þŸgª�§%wmòÕý9g
lÅ.$ˆ=a™
o6ýAtX¨�>úë:û7ÃgŽ�r“°ð7¨¦ë¿R×þ–ë—�ºYÜ;Íe A¥ÉÞCx�’ãT¹*øTUÙB‚°“�º®ù
Ô
}6y‚Ç‘/؆—¿óüù9v÷ó9%Ú£'%»8:µA%RÔeT\¶¨~®è¢ÝKú§&‡�&9öóÙ®V×oâƒÏ8b~/ª/ÏÓìãòÅzË—;®k�…U°ø©N|5·íåõT¨Œ!Pt({¶U–|òŸ
•—#0ÏêVú~‰à{ñ8î”+õ Â&ØÇüèöLã¹õ­"Sí7mT÷gwØ·1 �âGrxI&5t©üh€ƒŸôñ¿£—é­3m
ΣSœÉ>�Ü\ÖJ3ËزUs̾
þ=v]k!Ãç3¤|ºõÕì¼øŠºr§îòzb`a[i”¹ÚaÝî{ä寯–ª§ÂQ䟋õ)wÙwͯçìh‰pÚÙ¦låÕéß¡e:{)Vë}�ÜTùòñµ&ªs¨lYü*›ô �9éÊÎØΧT­W)µJ4Ó^ëªz
ÍÊíÙ·“NŽèØ-UdÍq™¦¥>ÍÇdëº0
´½ŒíZ’×øR‹Ýß³ªR¯}QTä JÎþB8	‹+Œ�Ç7Ýv¨kïê¥eë:{O~¸žÂnW[>´XÂò(ÎýškžuÈ�R­ã.Iñ~
N¨ð¯\o“¡7¿Kj®´þ¼y)É÷ì½*ÇggBK9!;ÞéÎXo…�×ÖyZ"8¸nZPt’Is®ëo¢MTÊÕ¼-n$k8¿�9.ö._Ïž^?»�Ítùµú.„v£tåî­;áCÔ äô¿u�)ÊÂh~óôßr¹a4š˜-” Ò™<ÛÕ`üJIª[n=ºFÞJ¯VúKc…•ö�«®Pݸ•;çZ>/VÇí<Óèü¡.žË�-Ú½Ê0wó÷Ŷü×Ü›pØ×¢ºÃOboÜ‚ëô÷ròzÍlÜ=¹·»ºìEw:[ìoEgïd0‘RO¹�ŽÞ”ûÓùWÇÞŸÅñ‡f‡ä�AŒ¾_"s
=Þ‰6¹19á“‘‹ÕÁ›—¥þó¦vlû­ŽTnoNœ›·ã\¬·Õ8q§ËéxZMµC�R»õ®\”¡óß~ÉšóóuÇOS—ìÇlp–âO‚Øã>¤Ú"®§aÿñÇgÏð®¿/˜óúýYe”<¦ù¾þ’
©o‡�ûŸùTÛHag“±5Œbjj`_+Hé”?g¨I�Åßö߉£LþßÇ]"k“/c»L¶Är/TsËm	]YÎuæó°$Y†a–»»9£¯åb™u{7¾Z©^¾˜½Û§n1‘–Ya[Ú³Û¡7upX¿·÷e[v.'’¸†vŽÑÏ&4#¨ì
«ßeÚ‹­[ÁaDêqɺ"ÁaCY.Vnq—7&ÊeaK[lMe˜ÁI˜pŠáTvN¥’éþ¼~Íý§##�×Ï/OgvfФ{ä•¥9„ÅT
@ͽ	�dâ>B…UC?V¨oß�lSçL«Ú^ÇaÌ„E&»ì£QY&�BÒDˆ›Xk»]�Á&�™°¶B¯¾øm¯«ÛÕ?¸þF+ìþ!ƒ“lóù� �÷ønË[oF>"9¾7´NNS‚”Wvb¾Ž~b>ü¾>hx7ª^“nYù9½µñäúÈœ¤j…Ùa…äK×lJŒj~
Õï×äóù¼ÅÌz™rí	ôW—óÝkÊï.¹ÏNØ._G%œ“�/áçä¥K¡ñ�×d!„¨äi¼ü—›µn�Ê\cožÝžL"t6Ý*Ûc–à×øY
uí©\]<ÂæªÒº°ÖS¡<Ý2âŒÎUz6}—Â$ïWù_~ßË´Æ�ò¥ÜЦFÍíå-þFÞƒb{ëÊ쟑çªÓ—-PTîô•'W×ô\c+U:5E=ÓØÆþjtdl¡Âç¾Vù—#Ëm¼®eÄì§Âû$ôº_ªÌ¥'ßh”bžFqw¯«–»%éœ+/��Ò’Âô<´:²³.ëy•˜ðî»çéÂ̵Þ/OE0À]ÁiB%qÇIµE”
ʼnÁ£»fÏaÂúq2Üû>¼©Óøê•ïii
æ–Ò”¾d6lz¦¾8ê“ãÝYˆwi	wÍŽ~ßOã:©ÓÓöF/îŽý]:ßïï‡�ÖÚ
¹g¢Q·Á_Eò‡‡‘ú{«ì/ñ»²þÎÚ¬Ž9r¹7ñÂUƪ1�öÕ•0®¹{2é�”®¹ÍÄšÏFà²û|mù9¯æÜÜúìòt÷uìíúº¢÷ØÌé9É	xÀ‰uzùèkù^q:ÜÉߡNlÜ©ºIPç]΂Œ
®G)N­½u_×Éð¨œõ59¸òHð�PçÇß«SN‡‡ŒyCT¸w÷áÒ«ñ�Z�‡°,°ÝÍ>_G~Þ½˜5VŒÙËHêL’’v#ÝõôŽ”œ¸k#²Øy¾õ®™7í¾D3»,#ï¡8×Ù7«›f¸iVÜ©=%Õt/¨œ0Õ݉U);K
ú±ºügg%Fj,y¡çËÈrý5i�«`Ò%¥Ï–+UYÕdQË‘ï®úÞ¿\!,ìMlmê¥EXr}•c,-¡Ú¡gŸ¶y¼F*Á½EDä²ÍkØz„Um›ÒµDµ¯Lç¤CŠBZ8ê
F¿×5U¬ÛØC–:árÉz·U‹¨<¤£Z)
r»C%±%„hÞ«}-«G×mÅåsr9Øz¹&„›ñßlA/χg»Š%¼·�

àá§\5Ëf»'¥›-¦Miï·–6÷Ù�L-Þ[	jî¹»mËV#j³³×é‘Û‹ð}@�˜@L‰ˆ,8z	!þâÄвÇqõ+.’B!GñWG”ÄÔàE5h	 탷œ‚�•kkz7Õ”xS†î²ýøÇ_/1ÞaT§~–›¦ï¯ÕvøXZÏMÊR-E˜ÐƒM{ߪMÆ÷—¿ãuóÏJ4%]w™]ï�"±®1�oç'¤"Ón¤g[™#4'ka8tœ,#>˜³L»^ûl-&ŠÙ­qí‹ÔUl)Ž¸óNMœ×e¬ÔZN\Å]£•0y¿©éÑ„Öðå;DW£¹”�½š�O6b¹H%ÍÇŽ]Æ.Wf
ün‘ i@¤‹×­–#©úÍá῱;»¼þ0ºÞÁÏÙw$Ko©slõå
43NeÉ�#´Z#N8>ÛpÙ=�{Ö
<)úlp$Éíúi©=t›eG|ì"_·�³Ž{ñ�×d¥�«¸zeá3é§~o=‡Ã‰íÜo÷qŸ
omaNnN3¢¬�t8j”¸^q€kMRu|ü�qÌÌÖauVýVó]˳+,áS=¶—¼ růD‘æ™
.æ.7V÷Ôï]{<ÇCT†}1¯/ž8>]Ò0ÅèëŒ)(í¹>…Çwªp¶‡\�BF™dŒÖv¸ˆ«a´¨Ò'ãe0¹j�ož:\SM‘¨¡Cn‰¢F\•ß–­fºñ—vêŽl3ós•,Îèr¸ç$¸gT­Yjœ5ïï—ÛvþMœoÄÙÏŸ4mѸÂóU‡–êÓØå´ÜNݼùR%ÿ?¶™ÊÁ_}{+•Qôò«UœvTðÃâöÛÏGãNhué[MûVW„8…
irýé¾ÎEq«¢Ê»2ŒãªŸe–jœ¨5>¨rùÏ	ÿ;ávý§
—@ëÆYÐùì}üg
V4Y(i
"Û“läy2Œa
*�%žl:úc>Wצ\mºG“´—fZu窙îÊë-Ô‹e²gw?¶^™âj§¿Ö³�Bß¿nþKr;Ÿ?”’gÛQ>½û| ˜:äºôÉÆi4I8™‘ðéÊTù9v·Þ×ÞÎ…šŠ¾�ؽÅUæ£þ
Û5n…{¸	?oli¿Š3ÍÇéÞö†áø†kóëêÎG9!Å{�‘c>è�Õ³,í•Åu·>D#]�ªÇaúVwn†4
Ù˹ŠeÊkÕÝ\³›Vû7býÔ%œŠ]›TQ8§åˆ©B
ø|ä’Ií¨‡V‘ð�
7“z�«)P¡SÑH*†+VÍ÷![Œt…’ö½[¶¿�]†¸’.!éãW6ãxû1¶ÑöÏ.³æÛ½¡-làñ8®zâ–@õ=;;—-bf3
2‹@[“[õ¼±N’Gk½KEÂmš#Ì™­€ã@;<ü"
 á=ØÓ§(XþK†Ò{ykr¨ŽÅ}VfŠpñë0�h´Ë€*Âü5·Fò{;"ù‡cuî]ÅØ¢f€¸Ãe
k®@žÂ[¤è©
t�(ðËDSJ™KªÄ7ãPí¬}vádøø5¡-�.§áL±œ2.W×çÆZùtž¼5ÆëåËÐ\¸J»¹.á¾ý-\Îö0ƶ5xq!*Vnê@¬ïqó;\žü–Z_™”Þý±¤ïÅ/ùS¯ežw˜tɧl«`=WÂÝ'tMú©Kxo§1%‚ÏÝý#/v�«½ì»R¯NŽ‡æôÒ¸…iº\Õή¹ù ÕGIi¶KU°ÝÕo*£%8r?,³�©°¨KWÞç~úJ¿¿”ò,+	þ×aîá_fïz4ãF„Ë‚“½ˆI]¯(X6ŠjÞn^ôní[—E{¹JkÇÓ}‡ZžÆz°ŒíÝÙÒFàŽülû¯ -è9ÛÃ?6•òg–‹ÜŒí�Ùrä¶w®Þ1Ñ{«Ýªº°¥ÏÑÇË^!]möíßÃ#›.ÊöÙ›_Ë·(Ú˪«H˘¶<÷øÊ+RuQ>†ß–s¤Ÿ£*ïO{ì”L=vÙW#ë«“
ºæÖl²þIιUÝètÞo<·ôY³ï}üjáNÁõqÏV¬kû‹y)†ÂÚ–ý=Z×�ê†:ñæº�‰ÂXGÛáN\«„­ëΚٮÇÅêÊèBlGW\'�|9âqï÷_Ñ_a“£¿Á)wã‹kZìv;ÔÊ¥‡#@Ž¼‹eÉ¿/V¨xK[X
Õ«gÖ·YéºJó“v[ueMq#ŸLö´ôù�¯’cúöe++<íÝ£sz§’MÑ´Sè5p<¡Š4àˆ
>?N
Za	»„$œâñ,B„ÎY_ɾ
"H'ÃãÛ‡ÃÀÅ-{!Hû¥%çE4{ùñç™ÏÖ³4Wø 
!„™&ŠX˜F�& fBe¦€Šˆ‚‚a t˜ˆ
†b‚¦V †(¢B`ŠŠˆ¢`(¢š(`ªbbeJˆV¨ª	ˆ(*š°ç
EIIMMU å¹"$¢I©‹ã”ÑB�AGñf-´Òµ@Dýcû˜5  8`qD(¢	B#û3ˆÛxJš OVÁ±TAI”�4DÖqdQ£+IE4¨I11!J‘ZCLCK0E˜9ŠŠ`"D¡)hIˆÆm.ÍUÈMÒI$J�ÉRkJìhŠ"a¢j ¸‚�¢ø¡Ô	M-0Qq›¡“Z3SD””ÒRQ@AE$THhSL¸œÎŒ5M
LM1PLè4ÒhÌ$C44QJÐ$H´!AL„TQP�@ÄÌDµE¤LT�{›
çÆ”"¤£ý~n@I01ë%â·#„ˆy²‘ûà7–iÆÃ{àÌÀÅ-)Br(4…	H�DPVÎ"�Ñ¢" ¤‰&D €ˆ¦‰¥§Rù©
j¿g-¶bR%’RKR|s]C£¤jCúËŸ¢0E´ÔÄ‘STË„tƒ *øíM$Q
5:ô†CAAG¿ÀçŽÆª™ ‚ó;•!1M3	HQ##g‘Èf)‰žc‘>ÖP‚‘˜ª�ž5RÒK¥Xª�h¤˜NÈr’¢™ˆ^¼µ¦"š™¦4f(‚ªª	)Š (H`ˆš(*¡†X"CÍ‚”¨¨"H$h÷€Ä
 
1SLÑ!TE2L�9rB¨(��y'“*]œ•6°Um¢£�áä9¥
ŠŠT¨‚†„ˆ‚{°Qù³ˆŠ¢î5C5;ADrLDÁ³¨«x±¼%*¿f
&ˆhêŸúHæ)‚HõŠˆŸí*âØÃÛyÈ
H‰”!JRŠøž™ÐÏ«0WaãÌpSrxÁY¾‹ÃpG„7„¥GÓ�û"×óØt‡)d]
°è´Qã›üQÿš
ÿξZ9øâ'þœÎ?F#ÿ”wCç!A½¨ÿüöÍ+Ù&ðJž«¬ã#©xŽ|±;!Õº�ªG O”¯ç€®H/Ò@þLüÐöÚrŠ¡¬ËÞJvÊ=�R R?íÃdeç�JŽ˜®ä›Ïæÿ_ß þ»ë„î�å4+@P´(÷mŠ½;|5¹>PŠÿáÿÕˆ“Öÿ�Ãó9`”/¢@=2‹_ìø¾¸ôå\¢)~]å
è£1 " �"!û¡D;$ð“ü²SJ{,¸‡§Ú‘O¬ýä�êÔÂOçÉøAÖ3í(?Ù)ü%í=¸šÂ
OÖÂÿÙ:µ˜v¤Ú2‰oË�øº(÷HÀJy+Ÿ$Ô¡0ºû¬N’lHC¨Z2EâÑÂ%9	ÉäW¼�{Œ@/JCÚL½�Ž™1²f8, ä s©
OoÕôòâäp&AÞp�æ…çç=j
Úä@PBJt—CÛ	2p=¤¨Q§|,Ò)Ø4?Þý�"uŸð`ÄÉd?˜�BÕu�0ë�9@œÈÅÆyk„ꇷ©+�øÀë�„TUCI&”s
U!ø†$¥ù’¨;àL~Ùñ„×Mg®ÊÄùߌ­ þÝ4ßj	kä¶òGIÐ@€åÐ%/çÙ§d³›à%6zÒ`QF[e)EøM±Æ,±ÀÕµèV¨ÍY#VÍ�3¤pÌÂáî-àRw ·Ë T0É�¤êdK¹‘MžÂ�úY4ìg#¨sLcJ±¡æ�¡ÂeWvœkæŽÃPdÐþ*w„ ?�»ãì)¬ÖJS®3µÃOE™ÓÄ¡’j™J%�uí,ÃüSc�qöwº‹ÜMÇ•žÉN4¶�‘¸×Äøó<1ÇͲÒf%•EHi§¦‘Ú$®ä·Ó´Âaé¯Ñ– ô¿�{âqÇQâ6ùÏaÞÍ?Q½­¬ß³0)éÖ/ôÏJ÷&¢ì)åŽë{ü¸©Ë¶Âü'uÔäWw1cÍ'xŽa´àÉIˆÖ4F×·’VÔ6Fw�`Õ�šb5ͥљþLC1¯1�e"6Leä�:×)Iy—ùBÿLn™k
ß»Çi—¢­ê<œßÝáw«hˆ¶N
#™ºL"Æ‹Ñž¼‘2
BC³S¡ðNaDë˜QôÑáª�
Ȥc†p„œt+yÄÚ
ò¯w7'}Ãcè«ÐrèÜç£ýLµù9j ›À‹r–Wag™•´.ÊÂ
vò´ë°å¥Yõ™jLz{«õß
…;õ!b€õ“êh�g�ðëÏ=Ü}Q‚-YJpzr©I1Õ¬%Ð튮˙R¶²îÒó¶÷R¾‘wÝo	Ê››i¸®1Ò5ÉUPLº#T@y÷Vmó^»Ã~ØÞã“×
ò{BDkÂýŽÛýëñϾ?¥ø!DLšŒå:ˆÆ áRèÀÐs¥;¨–‡ø‡÷ª}%ìÄõþL÷âZ×»¨�+)û•±­óBpÈðV+„Ú6Ù3K.]tŽRE3®1ð"R›…*³4”èz:æDÎI¸U‘Œ*´þL2—óÒO¿S]’NfŸš‡Wû±*7÷¬s�ù<íäÌòÕaÁEõÆQòÃ]“.ùEÓÕÿ(Öâ^$Bµì+àiüAx sÒ´ã°´·—Úzkիѵ¹Ø´¨á³ÛåßQżü=‘ò0ˆ9Æ˸)¡×æ)ë=Í«˜§›hå:: ãò¨j‡]æ´Ã‹S‘«Q°‘12Ç*åM1C˜ôMþeC]\Åà)8«ÝËþø„ïùsX}vrëéEgq6"…»�·�”*Êc¸Ð¹-
�íátu©õääNƒ=mûÔM
؉_˜�g™¨n#½�Ü.ejó›N›T�üè7@QÙçÓ¶qÄÛ\綒`ÆMm}M7—
û®œ«Ïç2Á;'ºç°e:Á¥Ví®¿˜7–T•ÛÜZ57x‡ÞœcÊu£·0Ëžê0F±¬³õ#£;lÂ:hð×-ü8]ê¿òË¡%ݼ Sëê~Zº?åHY×Ûße|þ!;µnÜÍvçrzFè¤Ù¨°bG©µ™ø"1õCÈ>vª32Â;åÍ¿JƶÃäÍs3·�Ò¨ HL[
Mî48Ì7‰Ô9+=lþÃÍ#¨ªâ1ÃÏë×icr$Š¬;z¼ÅðoOª7GA´6ü=y¶Íù£ä˜Æ¸± “	�ˆ°îÀ˜&æ[ŽG:¡|buÕÄ·¸:,;™¾�!ïºíÑ»ª|/PX<öЄºá+^YGÐô9G¾Sñ¨–èßϪU[ƘBbvÎ/eœ1Ë…¿ò–´$T�¹Po†Dv¿˜UÉe“xŠÊóÝw.ã-�ØQ$3dÌmkòÞ‘Œ�”7Äõ(œÆ®wkµÙuÖz4´Ð1àóýŸ½l‰¦l$q·"Ö
¨™Mùœ>}Z°·¢6¿zñæÆ«)ɺǭ1Ž_íÕ�› 1k29+	Zrs@ùZ‰}DvÜY¦uÂ1Us ˆyW×
Hâò1{`r2"ÜxôŒ8lm
¶Ï
ü Õ›—$ê°l¢ÉÁÒ	=	;‚t·c¬ýô¬tÆäŒø¾ìz3JÎZÁK
¦æ,\A3qÙ³„ØHÛj6n¬�o_Eé‰Z�š•Ѽ=3¾�™%Ssùr„ÛNdl¦`D¯í�oGjðI›2ÃxÁ�ÃcUíYƒôHiâ³ßr9æTÓŠ)UÀåMfŠî‘³+¸DîòÀÈݦZå^>ÏsåØkÕÊGºìÞãD§5�ù£j&Ú1a­£¼ÌÇéÏÕ×Ï[o¸ï×vß«�ªû‘«™žƒ®—!ƒ•œÇTº‘Ýñaóÿ=šùeë`†7Ù!y«hB”€ÐLã-’¶ÔPиª
3ƒ[ÿ–qŠøjä­ŒËÜŠ¢ÿ'Ú‚CjBIÈ3*ôà^¥/»¾Ò…ÔüJYagÞU^�¡3‡©¦þ–äê½á-۰冚K„9¾âû‹î,»–«žË
LÂ0ºÁä]Dÿ2O£O^Ž	Î<œLu³Ô8@ ûJ­ÐÇÙP.ß]ov¢B§fâMÉýn�Ë(|³¿Câd=üúñ™¾óóy6RVTqŒ9ŽèSaà“7¦—ßœ*ç-èRr‹i¦²½°ëÓáy„,&›U¥½ö;‚€2S±©ÎÇ÷UÊW®©Ä&o*+ýò5ðÎ7ü
[µøCfYg³Ÿdé‘C§kt›9¬è—4‹îŸÑ”9±ÃÀ®¼¤6þ#Q&¦z˜â-:«ÝI4	¡u‹5±Õæ{8Wš}2‚UåžãDèÅŒ]U×%CQ±]sþenÑçÈیצ<ZÝU#f­jä.y>¶"H,À-2�äB•=µZ=‘wí‡Í‹Ó¬Zñ¨ÂCÞ_Ý®·ºˆ-qÒ<‚îµù&9Xîã»$#‚¾#µ†0]ß3ÅLLèuÅS>7œ¤¬7åÚcg¢¾X˜5Vßkéq{3³)ó4�#³�s8Õ±CŽ¾±¨P¿¨d#•„™3ôI$…¨Ä׆Ø6vµ˜•q!ë�I×¼ÊXm×[D¾\íçSä9ÕÂxÁÍÌ82”˜åkrí"kÙ…Ó”c¤–Ä•ŒH‹)4aTwÜã×—¶ÖÊF1fn8§+ë|q¶¢ü+µ%¶X
„[×QÃ)âVX˜n6—šæߜ¶ה°þäíäóOY.BöÐàsý'í7VZ™¬›{˜/•·0@ôjܹe°f7BPz9—S>å¹–ã*ñ~îy·–žÒ¦IïZcž´¥J'Ðjylnt�Ù¢UQ‘ë=‰1}N„ú¦=í¶q;²l£a£¯e:A\+MØy·ž¸lyʪDæŒäÎoùTæ©UÁ²³M�ÊU¨·ê2óùü´k#.iœD‰mš\q•|ÒTŠ¨*Å9cB—F­m¢8JŠåÖüȬ»{ñ[!^RPÜ÷`ˆo™IŠïzŽ}—ð�…ð-+s¦”Ê&óÂ
í´ðð*¥èËޮl¶‚™Q¨o‰êúûEÖ¸Ñw—=Cªã€š7æ÷éøž$’°¿ŸèrƒYÕ¿„2nz�f,2|¶`lŒzœ¿Ga×…|wßtkxýP²¬aÃT0"ó}\!ô¬²ÄäzÑd÷
é3ÖŸ¬„äÕµŽÜy%Õ+®•tüCvâý’�¯ñsÚHóÂh¨‡·QÿªÃ-wç«™gë\¾^ ÔX!£Ðpò|ˆ|ÿ—›³v´÷•øE_´Gá
}[×Ùñ}>ß·u|þ´£©2|œÛÙÂf�xqˆ^�Ø|<5„´�Ö­sF]þ(zý¿ÿ,ý¯ßåÌs%Ö"±rú2bó1ˆÄÞq…¨‰Ífeeâ�9«ÕCùÝ›JònÜ.8«ÜE¾+ù¶÷”’ÍÊç\n¢Ãsù²o{3¥µÛ˜äã%éføÝ;Ï8ª¢ä
¼Óyñ«Dâ5Ïhëš~¸ÕCçU¡ßbÆ&uœ´û÷Éþ%e¸ÚxÛ�ÇõV�x³P‘â8ë„¢ž1â–®9‰ªÚkœê[jùÌt�é×ùÃQÒwp•µÌ�Ìc—´70¹š‹P±m!Qç³ÅuÙpý.ÒiÉG$G.îaÔY�`Õ½ë$j11œÖ ÔaîÞ$ÊË
=+Æ!¾É7„ó‹à—½Ëaµœñ—•F”“”ï½b6Q$Èìâmê.[(zÆODÜã6ñz™Æ{Å]gU…˜ÎµZ¹KiëQ²ùy˜|[¨UïˆÆV¥«U¨|¬>`D�eW:'W­I…O¨wÖcœÂÉZ,—»Â½cTð«:¬âÌéÞbšÞ3­<¼9*ïÄÚ¸ø.æ­¥BËçUÄÏÍ™P¯	cUÍh¤ª3’%ñSˆº¥$Ví”&ꓳ
ì’7†×žúâ2DXÞ‡ŒÌp'§0Á9~ˆ? |«¯Ôú^ø¦;ÎÊTÙˆE®Íú7UI„ßN££ïÿ¿äžGq(öy7ÕH�Ìǵƒ‰�ñðçñoW±˜�è«à�1VÏmž¼}§OÑ¥œÏàgã�¼ÖýÚ™»e÷k¼¾�Ò¸-åðl`J§XÒ
WŃÓøi“/ôlPmN k#>2姷‰z‡Îëe|·þÍxÊò͘ÆPª�t*J¨!¤3dJ˜–ë>«×§¦àºò�9á.¯Äú.°œÖ u®ÀKÃ%Q³aÖ+pìãÿ·n­x ¶±}̈þͼÖVÑUUUUTQLD„PIQ
Q~Sîüþþ˜×Å?ΞÉ2@	 GÿÊ?³œUd€þHi ‚(ˆ¨¢?Õ°ÚŠí³^oÞøooF-`Ë ZÊQ¡vÃG�!øO{�vLHj!+ÚSAÕbèÆ9N¢©óԀĄqñŸ!ì?éßÃù_²¾‹þûý0~‰9.Ìäéî"�8¶Ë·èà®ÿŠ»�Dÿ_Š€È*$+ÍO«�Z~~^gÁ?ǃe8á7<¹ÜÅÌ‘£aû"I�
™ˆÊæ³ñ	ýÐ"¬q•Vzˆ�Ý€
/îŒ(Éþ˜*6¤ŠÖ´œIl?!µ
&‘»xÖT€Á£R—ü—�=�ökì1ìÏñà¢NÖ éË™ÑL�Ý4œ�hÀë ±0¤(#Ê“E64³<(*°"
È+¬Ä°Zu&	f´P/!ÄEÙø}

?"¢êpO$9!AÍ	ÓýE
WÙŠTÌácØð2Ž8,x�aU:àÉ	¾M‹µÌÞ$‚bÑ4×u2Ö汄ùbšÀ$1AHo)`�Ð^q÷EP'¬´Cú¿Ioq
Ì,Í�Ùóf
‘¹ó|Dþ:}ÉįÍúg$2YJ�÷@ÈHþ�?tCÞdÉjo>½¾]ùÇ�%=Û	#BÖš-¡»ò@�ìÛ2A°Úx7aJ¢"ð@Ö󓓦ÅNæ)ˆcù?kΰëÝÉz}üoP|·{·¨N$c
Ø0¢Ç³«Î†�YÁXŠsýBiëÛžÓ³“¸-å+D(…	"¯pöäû£Þl@½²aRAej–„¡Mb3Cw
Á€g)ˆW§ê0òì'aá(¦CÆÏ2Òa
Òœ…(DµŠG!ÑÁv«¢ÁdPE‘<-£ÝÀ£uDB§5·º¯´çµå“64Øɼ.LL6˜ÁÀ€B-1Bð�Üt$1ûiƒZ+#w6_aÕ1´M{Ÿ.�:V*2) Q4ÑY5ÝN{kÙ9ðÊ!Ü;§\ÐÐ+xSzÄ9 3�¥¥:;TìæLx‰ï'ž�àýþ
zÙëj±­�iZ6òئ
u8¸Ûì{Ãß™ÊÃ/00󎄹T°HUÙ{nÃa¤‰
‰nÂ7ó4ó68ÉÁ°Ðz ·N&B>Àt $1«¬Oàöš†à®ôH³ˆRx`Ø`o`9ßv£É˜r”Ñ/"ƒuÓ·Ãò,–éa$"¡‡5â3Í
¿lT†›„d�¢ÁK#„l†
®,œõ‘Íú
ä0ÌÔÀ$™#Ý0!Mf}êv¼#ÂjMØËå§jjHHÀ€p]Ìõáƺ>�U4u®u‚Û¨¤[欅
L@/,2ÔÐ$$RÑrc\ci±`#t†)[`å{‚f;“ x~Ï€ð€ˆ4œ—E!¢L“Õh“ ¯„"Ó³ˆï;pÆzäØfs�š(¸9àôéŒ1
ÒàH÷½ú¤ M*ž¤!‰FµXâr8†¯ï�'8�°N ]1r>ì–ððë¹×=z35âxç•â)F«¹ì67©�PØÔšò™Ãr5Qxî9`�Zõ=6ÁÉÓê’‘/Uo³}ó’g+¹ÚI#Âƨq´ë¬š�$!›¼ŽåÆ:ž’Þ>O�k§`l;øpΣÈC�"=™\ƒqf’—”A*u£ƒ¾*�
¨7X£;ƒ—:8Hˆ1ƒkÂe:5dÈlìl‡MN¦ð	E�5àí°vžŸg£I¨)®tÂt{w·;»¦Š+¼í‡nÓHfÇ�Ì8š—ÙàRO‡q1%‘'d m¾vv(
9Øð;ó† nˆÀ`½º3T†ñ÷ t'¦%–¦Ð¬mweŠ˜Í¬!2MatqÂ%ö7Î~×}Uzÿ~Ùˆ H`A˜@&�û f%»ö`»?l¿¦Žsÿ¹®¿Öü½P„ÛwgqUdÃ"£=‘ç_¾l3	…§‡1Õí÷ýÔ.2¬Áý×e9?áñõ„›ÐZÞ›y¼ß¥›ÏbI;ËÆ	�õȇ€OÉ©ôé;}‡õïþ›š¶µJ»™…ó¾ÿ‘w;a‰­éÎ0Ù¶D=ªË‘!/ÏÙ¶2¾‘06Ë&D³ánÖËÿRÐ7F¦n^Ž~‡†þž,5P}7k¸²Ä›í?§¿1¼ü�½…ŒUÂW} üÆíC{зÕÍ«T^—gÛæ纲æ¼å™¬äOÝàut�¬³‡>F‹˜c0î»ÓªàŸ³m“çõõö†||îø$3ìÎÇØ$àUI€Àû~÷wñC˜näº4Ãñ¥0Ñ@YÌ@fTOÛÒÇ¢êIuDÝ—G×YÚ�Q:ö_X†N'W¡£ÝánýÚµ6ß8‹„Õêáu
2ù¶Àfùv͹o•ûe³yBf?³NLÌz
¹f*®«»þ‚ü݃;�®§Ë97¢Ÿv-¯KÓ…=EÌ)ÛëæIBn“½¼cî÷…!ÌuÌÿ¬FWù“å:¨5Â%¡õÅDBÅúߘîØ}ïíãÕÎþ¹…«ò¦iüaCëE$˜þŸ_Õ�5ïë=¸ëœo�”Õ‰æÎóÛ=ü¶`ªÇ™èØJï7	&m$µs½zÏNg!tH°è±¡åï9ɱ+\ß]H•7P¤cýX?sÀ¢ýúƒ‚b).ó¿—DcòÛâl⌧!òŒ¤£…Q®›Ðvî7 Çü"SÓ…VŒDäí’Ï/NgÉ™6ýùžÆ+ó¯†jÌí�åúÃçNØû¬Ô_úXØ�É=>ëšÆðïT™SŒ]ú6¸ÎMë1éÓ"X=y}OHÏB·öEÑµBìÒàK^Ú뾸~­ÅI
åþ›'Jž�Vß²7À�¤çº
>Ê;ªuT³”æÑÖ¹¢ì’ü›º´¤Ø¿Îm|î¢àô�WÃsÎõ›Ë­@ll®›HVg‹–$š�h謺æ¿Âq’�°‰«9Çhº+¡çÆ©»ä¬×G´ÎU2ÁV¼p*†5G(],ax�}uëÛ·Ê»Þ#�xª:Ú<§ÿ¶w³Ù„Ò&zÇë8vºše—eE‹`#Õœ-¶“ݾøÓ�áË«s=z|_(ÿ[61óòøÇ]Oðmþdm«çOøb}êŸÒ^ª1˜GY¸›áR„üªµëè|ª«0âø(T?ÛU4¥žÊj攩dÚº9í2viC¿„?Žg|OÞ~‚Wæ�&“žµ@Åbç<I›õ=èðN„Œÿiý
5b¨Å5¨vMû;l“H@6ÎÍ+{¾~Ë	t^çãnyçØb²?|í‚ÙíÅo�ŠÂŸèŸÓöø©þ½=eñŸÄ_å³øÝOá¸ä({Ý6¶«È�Y…@m†²üÓü[aÃ?³:N˜æºdÍVC1¡LA˜Š2ú‡s2= tŒ±m†Þ¸tÖf^$×KÍqPëÌœ6;4ø7x̼RâUí‚\ca‚ÿ�oŒÎ2k>Â^c£œ1º|2UÚoÞ£þÿîÖ@ˆodDcë€ä`–ÓlyÝs•èâòËJSÈT‡9ªçÕ¹+¦¤qU	3ºQ§š`Ј¤Yb´°ðTèBˆ“:bOB¹ðN'V6?ús?è;ŽŽŽ^¡Ô½Ø¡BÞÂ_¢}�üiL(ÃMŒ¤¶F:àXy¤IS¹kÕ	1ZcTO;Ÿ*äÉ‘é«/T[ãìTŒª	¤\ÔæCÍoo+žÉ¾ß4nòƒ`Àº¿0ÁN—ÁOØŸ‡i¦d|`ñóÉó“J­¿\æ�C	½†__¶;V3Õª§²?t?ek,üÓ�ÖswyçŽ7l_—KyóíŽQR©ç¦–Æ­4ÓIé¥Í¤_M-ÈÏ=#°×`h­G-¾ŒdÚ!&¡Ss·/+µá…ºâU.WÕÊîn5!qÆîmÛ*æÂÔ`òƒ:ƒÉp±ê«š¨Ûw77	ç®æáæÒÜŒóæŽÉós\Ø«ðãÂü¹¶Ñ:†ŒvÆoÕa6CU®ÜÒæ\Ú¡HFªÈ?O&P
•Jr|1çª7iÏÏÆ{5\Übüú­ÈÏ>xËž»õÏ5¼øóì±:‡>‡ÛW¿U„9,†«\9ùåιªO3m»×EyL”±æ³=ÔnOZÒÖï5ÁÍq<®ëÓ€å5#á(S*—äÃü>î¶zg¹It¦b›´žñù8ŽÊWË«ßÓuçו<
‘ó°ìçAÝ�5lpw
CoábC	
!R!)¦šF h>G�Õ áŒDaÓ$ÂpqºöàÅòcÜXr7fj  _c1XÔbl9§òã¡Eh÷+Pc”‡¡È†nÆå�Ø3Ùå„Zª$j©¨DÁÎ0Ô5T±ºîçì”Ýäï•vp—b«º•wråNÍÝÊîOg^Þ»ãÍ_m}uc†Ña†G0¼0«ª±C,k}s{aZ\a¯ŒC�”²‚Œ!Fâ«7¼jãÆÜ`?T¯²Ê\xñªÕ¶=õmçZ^ž8ð�÷Îv	š_1ï´êQ¥šä_7”%¦lŒÂ•8ÔVF
,#<¹I

Ø!ùŠlüiÔ‡©¨w/0<Ì�ÉÜ÷äFE�xïáXûûz‡'˸
ªHUEDE{�ê
�ý�<õ‡]aÚ4�P$¼Á>SpN=­…�F?I¡Qù†‘À–››oñNêðÜš:Ôª†US
7u<ŒŸí)ìÛàrNNTÆÞ¶8_Ÿ8.µ:è,ÕYGЮ¶îûÿF|Lë¼]OV·z­QLç}p8iû™ºãšAë˜d9˜BSM4Œ@¯úB³AŒ„Ç*Ú˜�ýPlAÛ©˜)äw•|ú¡©4º9ŸP»|�·þ0fÓŽCˆ†*nà‹1ÖxTMç™ýä¡MÑìgÞMQHl÷õ¬CKc0{$µù«j¹ØcY‰kwà�êØû0# PG–{\p˜ã±_‡aañþ%ƒåç½Àô§G˜xA-AËð=ç¿Bë€~¿¥‰ ªŠ**‚¢†Sas±ËÑ€ÕßÃ$žËÅâ?/¹áËòŸƒ E늟ù×ÿ\÷ÿ¯óéß9oþß›óeH‚#"
í”EÿÊSÿ)P>˜E]èéü¿û¿üöqÇùö»ëBÍhKÚ�·+}ôÜÅMàƒþ^ä
µ1¹öípóÿñ�éöû5k«?ÜìÄ8qŸ-üØ_uÚïÞÞ|„OýR<¦˜|D†ebDI†òz8½…þ¿Ï_£ù)¿ü.·û«…õŸ�ß²¶„yNÿÄ=_y?ë¡Ñ’'é0?ç‘(®`¤6„Ožšex‘º@+…°mЄÚÕTUQUUUUUUHU†½pÇ©5&±ÿ’^¢jO÷Iï=é�h-�xàHÑÞ˜'¦‘ŽKítƒIÀv{Q݆@Ðvþå®ßÈHxœK¹7+’…j bëP›¦	4Ó�)
®^`=KÙ4»Ð_ccœ?öJj'öv*û÷o{!ÒSq¾�bzˆïb£zƒ2–#ÄOuh¥h< �Tyó!íÍê1ÛDEUÿ²C“È-á�ÜoþŒ¿6—‘Ÿ ÔɈ:Jvý1
±¡=ÀìþáªpXÄY€aõ'dlJuÿiˆëk8‡0âóƒæS"$_ÕgX£Tú ÇŽÝûøŸ/ZÍLS¯�&šZûÇŒóp+G¼i|“HÝÔqáÚ«B²FÜ�ccÂÀ¬ˆu…]¹7rv¤" /7'“äyPÊ„¾ ÷ŽÏ¯TÉ�69ŒIŒß*Öˆ4ÛÍ£}^d„M†õ“ÚCŸé<1Ê�ù ™?”¾[{Æ& ©døJi47LòÍŠ�&!½±A��,O¼ˆ*›j�Pò�Ž7s¶¢½ã…èi©
·:UÜÂ=dQ¥ÿC6Ãc�$¡Ò1=´ÒQl/X-ƒfáiJuµÔ£ÉЭ„:8ÙËm»x©]hÛ/YZf<⊴0²
ä–FÊÒGf£Hlý?nð?ëÑÒØ|Ô8“8ĈÁ‚,L2D$pdûð‚*"c#†ÈwÿãF�Ð~Ít\s_!³ˆ
¤3Ïl”ÜÏ9K™˜AIsŒ}³¹ˆîï8òìêŠ+�”«É›ÌY$1Ç}®�ä‹Ö½5oþ†ÿDÁðZ‚£h£ý½`–vÁ‡é|à¿÷[r$Dû¿§ÌÓ§²?èÿ*Q5ÿI€sýßÓQýiúÏùáÊ•¼�ØÁÿì`Í!LÉ5àoÏó=¿Îâ¢F£þ&UÏ–Ö¼q1Ëœ#ÑD^0Džjéþû?ç0*®›5ZÇ¡˜›&!B„!0?!®ãOý§W�ý´ü �ï
QÞ³™þc@ˆI%؃j~؆•af4@è¥ÍU#¨=¬öЧ”[«xB„DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD^eð-þ‚ÍýÙ™E¿2"Í

Z5ZÌbˆù2	jᵃgúÃq#Jˆˆˆˆˆˆˆˆˆˆˆˆˆˆˆˆˆˆˆˆ³¹˜1Öpuc„Bq
9€r„Ây&vL¶ÀBÍ×à#y¨ ˆˆˆˆáˆˆˆˆŒ].Ýä½Áü9!›<,,ËžpûUò,@@B@@AAA(A$A)AÁ$�I�I˜N¯ä
RõbA)ET@=ç¸

­€—äʪ’ª«KÚs`ñó'°ÐîÑžÂ(
†ã;Ã�h�ŸŽX<ÁàdñÀnÇöƯ`ÑS¼X¼ÙïôŒc¾ÁøŽ7ózîÞ6ÚË1¢7–Ú§“ŽO±r$ŸnnÄDDz""""""#ž‹pˆˆˆ�ˆÂ"""äa‡�È}"H
a_f®¾¿Fâ¡ñŠ¨)g¤î3jƉ$•Œh[Ń�

¸+çûÃêù‡æº°èÈ=¥nr¼;ÁÀ.úŒõ€ìAd,Û™Z
TO<•‰$‘@Ó=y9&^]½'´ó<+”–H‹·úƒûà‚‘¡"WѸöA×X=ðyÝ1±=„¤0wÈÅ$¥E¯üysš¦3¦$Âé„q‰aËïhõt!ú~˜XzgzqÆHYâéUzïÑΚcçÀªš”#_™†Þ|ƒÉÙ#<­½…ÛRØvu1=û(¡ØŠ²Ö§-q×
âg$´ñvái¦ÁŸðF¥ñCÝ‹äG»b!óvUiB˪i÷	ÀÖÉ­£“W�…Œ\Ä‚í9ÇÙ“´à|b¯üú°"”ØåÞ;ëà»~—~¤tUD~FYãœêUÑ¡~b"è…Ïs:ÍùœÅêÕæ^ô¸©`4ÜU”’;	I"&Üúþ×J¤™°‡K+QG™ÚšnH®qË04!SK×óÛ�ØX±Pý&œ-F+Î
*äö×o:ÄÆ9ãE§8]‚aŠ-�ÄUJP�ÓRÑD�ÐaMTTT„LL4(Ñ!£r1P0QDDE'+
"*ýœ÷Ü2’7×bšâG ®	*ÕÒôp‹¶l¦éA
AДR=šãz†ö%w©4±ŽÖrÁ_ä`v?ñf²Y0ݠΠépÞù¦³8HìæWÅX‘2üÿè×�c®ÿåŸáÿù'÷ˆÿÓþßýK÷÷ÿÝÿ§Ësú—ÿkÓAµmØä
¬LÈLÂ!¦…ÿ¨�eHÄD5íA@�ñé½?ǜnj@L{7Ó9šÀM.íDàƒíÍâ*éç®o1PCÞCC­Ða	”ŸP�Zrúâ÷ÜŽGÈž²sÜ�}YúrïgI0ûäO¹T�Òoƒ`™4­ºÕ¸«˜Ä"ÞÃ
�Êyãþfa€ v;¯Q®‰¹Žôg¸ÌÍÊURþ2N=ÿ™wLHÛÆ
ù.$ǘ³µ
`fÌÃ3ç“cv–½—½Í³šÆB>àmIŠibZ�kxëVi	$&L	€`ž£Ó¯AŽt3R0›Bk9r9Çÿ@_û/»CªãÒHâaš=3àšäpv¨ñ1²Æ$†L{Dðæ<)gLúò¸LÄô²b›£“`a·NAÛnñ
©B´"R–°ãÑ'|᳑Lyf±Ãlã+wÜnýQ͉Äùauó‘[Œ0“ *¶à%‚h¬L>Ç[€òWl«~ç�äY­'óÆI‰€`ñÉ»Úð°(qPÛ’sB8ãdNQ�y¼#¬ƒ1SŸ=óÏ-µÄ‰·ÑQÁàÿÌ�mv:c{áü¼aÏOœ°üŒÇdm†1Ö“¼Oò„çZíÓ—ß]gM¹Q�V&5ªµ�%Dƒ(¥ßüZè->òë$X�åáƒÎn˜ä×(Jˆx'%†‚ši_ÝÙšàÆ3Q¡€4)AèðÀÔ©±×>aNHƒ¥kÚEì‚RdÌf~üyÝY˯,éÏc0ÿؼ§D1Aþ -à6½*~Ô£SÊpÝoôsÙƒ¾SØ^ËTZå­#©¥ùãü÷XjIx×íÉÞ¡Yt¬ôÙ.ì7ú?èÿ£Üó¢rÉÓgF&oaÄ�@€ånA¥ÌHœqQCþó'Ÿõ”ëÛTÎø»‹¢ƒ&úp�R퓇%m¦ž lK¶E­Š"�Xm›º¡âÐcš5üXò§)C§H^-W{µ”±V—d’w¾jÿ­‡-�Q�0é™&-׳a³ÉÒ¹ý_é‡ëÛ½åÊò•òJ';I7êüó‹y'íªpx•=QIçäÓÞ¥	WkŽ€¹
vÃ6iöôÈž�^?\%¯è!T1ƒþÝ¿™ü�ài�õIg¶óÃ2|1ˆï>3šô‰gß绘¨`RŒ mÒê¾ú;ÃÜ÷ÈÐRzÛ¦úêvã´Næõ89‹ëFŠ/€»\ÄiúEôšâr¹ÛEf¸ÁŽîÅvƒ±ÓÞP¸ˆâœIÂÓü-ßæ||ÃÿC3¨¼H=lGÉ’L¶8Ö�Îl—m_Z Aî‡æò|RPŠ	ÿ9YæØtCV"%ËôtpggèÌú=·©‹r—¯`ÊØ5ôþxq?ʪª”¤�uú‘茉
FßÒIF••ë°Òb±*�gÃøå£1Föˆô±ºªüHnœÏ¡žH“&I¦š¯ŸPhI¾­»öá»ÎI¼ùRkàWË\¥]iiEïÇ8;£ZSÊ. ip<#´f«9ÙƹçyæÙ,áëU¶˜‡&³ÕRÌà½jµ’œð½sž'ZëÉUÝŒ­v¥ú\N•^ïÀÔçÙ¨Q8Úæ
Ê }ÈwR;µŒ7Ô©GªGöÒcg’ @Q>ÿèD�Íy>ȈüçÛ÷C‹&&ÌvƒÖªO±¬Ú]OôÈóèù?w莡*Íô<6…ñü?ŒïïÍ(€l	˜¢î{tês:wm±7¢A¨~œ>û]Š­moë}±�añq™xçßj{àÃÌÇ
OÃ×MÆü)„o—,oLÁ÷tóÓ¿¾o�ßb?÷	P·[[ˆÌÝJŠö*gÞŸ~ʨC
ã nžj¥ùoýþn®ö�e–tÖòä
®Î��)м9<ñ\Î%/ìO•„£+ªÞ0e_—s/+3­ëÀ�§ÞŠô=š®Kçöw]0X†nÝGºìÛ.	C¦oùÆmmݺ}ל¾(O§•ænZ9N.S‰/.æë�<~>Ç~zÏ«N áàchgU{ë|Œ„ÌxѨHîãù#«éóã Râ‡Úöí‰Ð�e,ëU\ó•ÖÂœpyNº5emwzÄ$>>Š´f
†a!êÛFÊþ/�7n}žŒ.k4rŠBWßÝ'-ñꥹôc¯iöÃœ»›Oyr"“ÿ�½V='Ó¾ºpé0�ÃõÏHê&ö°�;o‘žZk±ãyVµI+_CNòišª¬ÓÒÍ‘„$aÚtÿWýê
xO�dàÔ¾8䀅àT“æ)=ÿ>35]5]žýÑVèlÙ”÷›{¬{v]fü¦[¹H°åƯJº¬¡*¸�ºÑƒ±C˜?Å�ˆfD|˜vnXÆ!~xB+@Ý�Ÿ[áÂgÓoé:^Ñ —Ì훪�>\Z@Ðý™¢á”É”rŒ5JÛŠõãË(Qíf·Œ«3/vãYŽœt$¡�½£<ú{tpÍ~¨ì@î0�n:Û�Ä0üQqʬÉD´&õþ¸+‘™›Í�zóÛÈÛºÑ
à&"=B ÄRºo=~<ö¹ú©Y¯ž7á®C37-H&rCŒqp˜›\ˆ&‰uQ¦fÇ”¾?ᇈ×ñq¦™ýZ‚€èÍ´�‘Àó²«pÁËÌžF—š * Š
igÌòáøÿfäœÚ@�é0øñþ|Àüo°Ñê¾!(s°§)<›( ušÐj+iþì•’ÀS䂇ÎxKa±@–™úF†´>„‡Ìû�j
Yë”nx‘és€Ñ“Æ
R�\2BJøÀóMÖÿ	a$™�¼öÜÍ+][Ú¥?õŽ^ìUT*N/¢Ê1Gé,“̤?'R#OOXÌðT�@xÆW4x£´Ãéo¨\çù;�áUu¹…Ê.„˜ö&té쟇‰xôiˆôr/G £�²2H†
©“P‡‘0Ê£”=Ý»:ƒîýµ3?°f‹	ŽW÷Þ@mèrŽVôe7²>ÇÅ›•géü¾xòÛ8tÞE‡�§-9TŽD;péÏì4üΊ|µì‚ÉîÌOV³Ríð7ÔF99Af¶£T;·(ºÎŽÂP¸Ð7ƒéDóf»‹nê�¨ÕžÞ$‹ù
sD¸ƒ·ÓIJÓ÷#aÉmþXBW)V–êÃUaFv`ªT£Â×ì�ÔÎL>Xmg5Sʧãñ‰ÜoK+
up2(3UW—fàGò|J*­{嶴p›’˶®åî]àÙÓ5“�Ç晆Î>Ï3‡î_ÛÁ½?ÃÐ7€M ø�yü##y´*>LsKÒˆ®Ôÿ‘lç?kÏ}&š_!ÉŸ¹ìª�Ÿ•O²Ì¿ãUoûÉTÓ¬iùB·¸ ©àk̵áݺÁîwËŸyý�`|é €Å¼\!�¿.Ø݈Ë"Nïá’L½�*œ ’0tÿx…ét¦‹Ä�ÕIÍZé‹[êhÚ+-kNèئ7(KÌ (dD“Ê-/ÕGx¾§âb±ÖX'1¸ÇN˜7Yž7XÍLº¸­KÖmóꎰEJ‡´¬ãK\Ùï¥<ºíõc³´y�™�`™‹a—Üp�ö“Ú¶é§
ŸóÏ}£å¡;³°"®1ðËŒ4e³Öµ®|üú~ýÙ�tÀ#G5-ÆüueÄ®¼†®éÛl,+ïw¥õ:ªBØÙWrl)#^
†¯ð
¿¢fx9¡QÆIdI‚¤tŒ€%,«†—ë8¬Íè`µÊÓKvm™;ÂU(Áî†0i¨ÍF›Ïm�f6AÍy
æíf4/»"»“ÂóÑü½…ñ`køñŸŒÌz×Ã=[£ºëßô­/¦pç¶Ò„Öà^ˆç¤rÆUÇı­QSÎ~HؘÈìÚ05=r¶éNäò…	1¾ƒýöaI:+:¥¨Íp
&
¢‹�âf&J¤0wànzöôн�ìƒB4
HÀïo‚ÈäÏâòz}aÎÒ5^`(I²½TgŸâŽÅ½O]okn`¸Ô`Íq¨ÊSRîštbfræGª–Ö¦4�åâÕ£8ñÌSa»C58�U¼³lWjƒøtàú¸ëì*È*ñÖ|9ñ:cî·§<ç‘÷+0»ÌóéJ>þ/®5ß·ÞqÉ‹Žxá`×°pø¼¡qÍêqUg?ÑÆuíÑ|È®o±¬W1Çf8Ö0Ý9ºß¦¨Á¬ŠuSÖ„õ­DºÔºÏ3Î0ÀØc+…“ªÐ–7¨ZÞ[Q�%ƒwtEÒo«8óÚíœ×Óµ
ïÓ0»‚s§žéar•¼ž³ºÆò”Â]ëžas«ÐÔÌNu*‚%Š4ú¾ìp×|k�«^3£6p*V?Üßþ6§[ÓáSß˦aºF|	x¡ÕþyDNñFz�á„+e.ÌãnÌÚ›´ÝŠ$=û*\ÅöO_¼¶©Ö´,b³zÅ^q0«ãQI^çu½JÜ“…­gñ­NtøÆUÝ©ËÇVæ1Iƃ扡ðßy9Œæ†ê¦Ïu·o·'¼g.ˆrëÌ¿Œ#žÚ«éz^ëþUC
×}w;&YRÄVı�½½÷+,úKï]¸ó1\xçð`o.ü›ގĆ“5¼�ž99‹í} fž'\ÎŧÔ^õ½ÒY¿Fôì{k�.Î�öƒÍvsãÀÑu¿¡ùÓ¿qùKz¬Xîxz‘¯6¬³cºfÛÑ9•¥—F±ÿyüHµg?&t‰êþ6Ôæ¡!ªiŸÂgg;q&Ë^Y6KŸ9d>¼I£
èþ1ƒݱŸÌ JþŸgH—j}±‚¿mXz[ŒŽ&Ÿ6}�c�jâ‹Œ6örC)ÙùQüSZÓaŠ“qˆâȉœƒ3’T”¦	ðJLB¬%#
‡ÄËV/lyUXeYmd"j#5ÊÐŽïfت’î~#Qµ’N$fl"»±¶;å˨±1*ÂýÇÓ~^ÚøümùõUí÷c\ZIù7dUù‡�›QûKmÛtoó@õkžøùxg„gÊ#Aý�Æ–86jìå¶c6BdÇœ�7%Å@¼¯.ö#îúüž}‡Ù—“º¢:üI{;ê†ß>çÕm*Œ~5
·ÿ/óôp[ŽYÇ	5œ ɹaV‘ÿeƒ¯ª¸ðÿ—úÿãèüiBôËëùÕÿÉöÿÃÝî
mÒÛuÌiCgqå	07ì}â¯êPø
°CêüÑ”´þpÒ?ÑŒh9P
0·�
Ð!‹9¦Óÿœù»?‡Íu›æo/ïÀ—<îý¼`ÀÒ£ûÜ)™xË…?•.ÞÖ™†ñcg¦T䙦öÌ'Q\mÆvE¾h|¥ÏªªÃpñ�ÌÓiÓi­€ÙšÑ-uGF2˜_J Ï–ØJ9ÛiežÊ»)…\÷ÏYî
ÒØTXõ†‚äåè–’o¹Qubæ9rnŽØËG‹+_4A¦}½«xxRmŽ?[îF´×Êm$Ê'…~¨uO¢úºü—L1ßa{-™Ôh�'„{„7)µ)r�i.á䬲B™�ýbýôÙ_³
‹2׳e“"VcÊ"åò~YãkZÖoàä3•Þ®‰Ö™8qEÆ<†¹xLÂØ”fäFÞïÀªÎ8Ò%ŽÅ„SZ+"aû]¿U59��ÿ“Ÿþ§$‰ ¾¨ÁžçìQ0ÝÍ‚èŸÈ‡aé}ý5ÈÕ9
ôw¢¤ÆíNÄ´vgIùêÔ‹çʧٌ´õ;ykg5'ž
ñ]ˆ6øÙû¤:ÓV�Û£ o¹SlIÆ{Ÿ•)ƒzcU 2LIwïBn†ŸDÅ»c²¸ã¹ç'/”²\’6&4ñp‚húã^Qäò^ÖnãN
77¯äðsVUAƒz8Ud܇ã¶B]æÄc̸¢:J
QŽe°Þ/§0ªƒØüª¶éy
¯(ÃËŸtXºœê>VÝvq¯¹6ë3ú¡Øú�kƒ·†îÈS'«Êð®ê»3ù#£§�®5xçN©M%vFêP²†>Ã(ÎIì²úcÉ=•u®+M[±ºYCÌ(emOQT_•Õ�	ù"JŸ=²éS;µæ½ÛK®¨µAà#é°swŒ OGÜéÖ™·]Ò¥™¹ÐÌp¡-uËlØæ#G”J&µ`bé	$»ß2’qéQSêŸ?[nxOg?l/F‰¬A½d_tf_ŒT\‡fÕ[¶»\îägÜx>v†ŽBÄ[ðC·ÍÌ�?«	ã'㤳äkvÅ€±S�µDK@E×<ü_eo»^¡úØDW'!7½Û©uèã^‚mý\±ýwÃ.§Ã[ž+®ox8åIŽdaÒýßážÎb:n9Ï«^¸¹Ÿ­£Eâ�CæŠ{Éë«�ør¼ÀòyaXôÙŽòs‹…É�4Yl|áEX½´p…´Pþ=Vv×Bá¶9Ë«3ææÓéóTܸ¾ìpôÙÛ¶Œzuñ…«Íoö„‘zóÕ¸�od¡Z8rW	¦`éU +KìÝ|)&Jô
ÙíŸØíDÅÛÜÄkÌ eîç A	ÑŒ Õª]¬BHµP!£‹ž
»[å)<8Ðh2€!'ã~8N0u‰Ê'dqFõÃìN¢ *Lso—¨€!KÃϪ,Ú¶ç¥ò­CV

¾ž×µ1’0G_�f¸”M»Òûóv‘15‰µÆ9há%ÌŒµ¹ƒ#ŠðE9ÃËM†09u8E7ÇLzãrÚšz#;ÉO™ôÕ]R¡«e\
AäÕB¶*Èí3TârÞ»cù&fñð&ã­<;ëϤÜ�ñqE±÷ÃÈšFΘc•·c	w=ðl#ÜDÅv9\¤ÿ8µéû+H˜`i(†œìõD×�hŒ½	åg¥Kjà#‚9ØÅ6äØÄÖä£91ðšyÍÏžv‘„ìâ+YtçúOëUžöWÇ@o¿ÑtÂËàw}ÁߟO¶z�ÀcævŒ@ìÌÉtYÛÚL¢ôO»›¯	cSÎŽÆH‡Ô8Ó,Úxç$%㉄ò‚+t]t*-<Û¸A@ã:Uq¯äô]ý`ÓoŠ�úkÛÛ…Ú#Ë™à_Œãž$W‰„t‰X›r;ïŠ"ŒÓPC¡šÖMʹô�UçãÕÜÒ¯±Ê¼7<¾”Ö›d;àê/Á2N˜½7�¢þx´Éj/Ic;S6ä5«Zš±yp¶uý0`‘ÊàJ{ûu´Úû+ÝE?5R1D9ô¥ç¢*ö¦Öìú`%Ï›µi›—ðÂ÷
©´¸}Ók`¾ÖäÏ1ìÍ©
6ë>Ve¤ÇØæh*ÊâÑühóƒ¢ÎûM·kåö1|§¯Ï¢Ýb]õi¿dºH5‚P&ºÓ‰àõy´]
aHNÕÔWÍæGýˆŒ'ÂÎ_øK£‰·q	’OïÌѤ\4ÎÓþÉO—T¦DyÁÛ·'†3è�üýïu'
o”žEJF§l§ÃÉ)ÖÍÛ�{	Á¬1ÆlAÙÎ=6¨öVr›'Q•Ýð¢!®P±Üøœ®5|è…†JYo¬—D4&‡Ú‹
ŽÓÁØîñ³ª-jfE6U®I$z͆ÑÖ²&2}ˆó)¦9>wç^­üðz8säœú–¾=Qõ!µ%;?´[o¡æ‰/½6õT|�íÊ­9}>j1ÐŽrŸdó*>Ó¸À8ã5ñÄ8ûq
H|ˆ; éÆé~‘~^¦Mþð›!¬óu
L£ü_Ú3kø<’S›Ïe'¬{3 Ý¥ªûÚèLyµ¾²Ì¾sT'òûcrú¤ûõôù¬ñ&È©¹™´ˆ$Ã$Ã,ÎÛR–—n'‡¦+²8 Îv�Ö¯ÊØZ¼EDÓc“^”3è‰Ê rÌú6åºëD4lÿÑf*MblY\&…¼•Æõ�!TAeèÇƹ†ÎºñÉä"Åðw×у‰Ò²1ÆAYÀj¸ð…òŒ"˜Ãxç"öj�²–Þ¾s29‹[»=ì÷-Ò”K™»–£RŽÅ±B^uº6ñ~Ú£—z×€šiõògÉ5},¹äµ<è°û\nUäÝT,å®j5å’–fh¢
>îH’^2vó£EäæÊÑœÄw, ;tÞæôsʵÛú¯?¿Ó:ŸÙåü®±íÇj4+téILJ*ßõÅ�ë©ØŠ+ïqá~1 däSB·kPÿmç&Ýv>¼d\‘Ê� ZÝŸ�ÂzsM%³Êóõk‚ƒº} wØÒ•’ïéG´8{gôôvßì`ÇZõ~¥ª
‡_\Su?lZ8M?*®z¡tõ^îW¾•Ð©.‚þîYÂçtjZÒdjK¸zÕ¯~:¥ìRA¢	#zkÃN¤+¯ãosÑZ;m¾-‚‹s¦I’d¦�2³ÊTO’–òc¥õ×±%)LzE0ÎvïŠNo…QöVˆa>ÍRÊúåTÙ6Ó¥¶Ï’=Pb¸Ú‘8>®xÇY½ÝcFԇ˜&‹Ïvó@^rê‹öd;Jo’=ß4¦mȵr;úí侓ÝÐíUZmŽ½~H7·=\‡I•ê\Ü+‘½“vr?VüV�…ÉóCl\‹Q|"t-É«‰œwèÛ˜ò\kð»[\0áŠ
Q†|2÷9û
£‡�¡=}xÈhiÍt§¯CÜx×­€æÉ‘ª*ŽF�¥‚^êZŠ_+úqRr¥ ’fª|‘�ÑFûüZÕ„ÚtyGÑΪ)‘n”;ë…‹´M=Ê�š{J~‰³duT:Lˆ/þcB-„±y¥‡l¦G¥Ì”ýŽÃQm,…v•æÁÃ<›v´#×¾ŽEÒÏòÉ
0v¢?¶hù >c�÷}

íº##i€áð¹%³gtªÎ
v×nSm÷ÖsyPê1¿ª³$Ì\ƒV÷(¶ÊÉůõ_~éäWk³£œG©üÙ¦LëG„nWã8Xñ�yü6·1tåMöe¼Çåº?<;âwyôþ@ð‹p]ˆ'|툷)_lSÓòkzNP¹
DáŠ|ü–Ís»D
›T ÙþÊu¼ø&Å™Ê&Œ�øªŒutÄ¢ŠÈUnâ=ç
œI¦�†ÁyBœFˆ¾¯Ë@˜<çûPÛöwé÷ûÀ¯4!4`�r…ñƒa�zFèÛ2+C—²–ÎsZ—bœ˜v€ÛlN*0îî‰rÿ+¯IŸNu0wñg†%òkíkÒÎœž]•ðÏNõ÷ÌßÆëÑa¬ô[[7ÒSž­hÞÉ¢OÐÅTÇ#"r/8’ûŸÌÃÅžÈÂJUþל»™«tMPL¿ÒÈvùåÙµF’•>²©â¸suNGjm€¡Ëò9#«U44pÖÅêÃLF3ŸvS¦º59„g–;u¬E*¤@LG,'T{=»ß;u@ÕFõRÇKe9Ý4½�º+O“2âçÛMàÌû#=¯Õ›¯ôuÞîN_íDQjäåváZž®]tÍYG`2O›´ÓT™íœ7�œ³yCàýܱWÜaÛTeÛ7°ÔSçëp™½‚è˜ÆÔE¤¦¹Õh¢`¹àå]¯ »µR�¾éÅý•ukúÅþÏ.
ÇÏßl0°ô9_�|È(äáÁ^G’¹S3®²½µµœñ™Ã'bNåö¼VêyaåLy64½=÷WeD&á�KÁjvKw6ÃmŠ^‡¹ªÛ¡ëXwJø9Õ¯¶ǪÒôÀ΃ž‡u-‘|p‡ÁXÙŽ;½FdlÅæObxÌ´�2ÏÛÏ^Z}êºÁ!kŒ
K^�õÙ
¥¾Æ­Ð!ŠoK»]Ö±!2÷j­|Ô“©Ñ’”7léß	˜æþ5°:ÑÅ|«Ùœy®Eè(–sŒ�Ò”üÓï'÷NéÕ’}—òWmŒ÷ørÖÄWZfªÕx
½5hm¬šÕ;��}Ð7r=È{Üç“Ÿ(ØoE%ƒe?OÞ£]5÷&Í¡w9Üÿ-�ÈL(ˆåå‹΀µÜ½÷U+륿žÓâÙñÕÈ=ìV×ÐÕlj›ÃÛ—D‹Ñ6³7ÍÛ„9o\ðì3”*EvñÊö“U®ß”A¥àÿþÊ	‚¯o3‘4ô·HÜ�–§o<›þ9L±¿F´Ï¯wœê|†bÏs75±ÞìÄÀ7—Jðäå²I6hªžTä!œAùÛ\XzŒk˜c÷A&g®8Q°^V�qqä�dz—>fÙ;::¾u¡èÞtzº‹¦Z>	›‘_ð{Ô›v1ø"?òî<ÝÃE5‹DMfDñ¾gÛi‡ûÙL0””PE4R’Q54KJ¤S$2y�½2/Õkâb÷È ‹Ë¸d�j××þ‚"rb©¤cûÝæh{$éD¹(
‘w‡ú $‰yéÀøáýSê÷z0wûúu”I¿ša ÿØ‹Å@íÿ’RCQ4?ì¡5ˆÔsÿfF™”¤ÿY¹‚ÐÐÃ.‡gÂÃÁŒBÛ
ó�nðïwÁ‰*‰Íc‘Ê 8‚iŠFl9Ä:!= Yµæ…’‡²Gx9]‘H†™Ö;”ÿ¿ÿ.~S%‰ò½¡CÙ¨NV=²nFDù‡yª$:Ù”ÆÈŸÅ"$8çÛ§âìݶ˜!õ'((ŽÛœäZ#–­%�NÜ9JmÎPD–³Ì3M
T¹6ÁÒÔ"'§¾ÒÊ…	gÂE>¤¸`=±Ï|t#˜‹8“RâŒbé9ÜÏ>?=çC­
i
Dä”æN6á�BâÓ£sQf%Rºrí¥MÀ�A‘„œÜ'³wÕ¢8LzÆôj;‚19ç
íÄ„,¤0•r`°&-Š™Ã4�Õò6ÜäW”‘¼¸74ACAQ8S‹@á!è\&͈¬{daå¾L8ÚDOG*by¦‚œ1Œeöêr’€šdf‚Z¨˜ª(hš¦Iˆ
)q �@ïç¿1r|šŠ’©Ÿ4ð”/<ÇHïH渱çgpœlHäGQ@H2›â?
J{úÝFá!AåÑØxÁØ<î tiÏe¹»pî>ë$ìƒ�ÉO¢ìˆy¼´��ÁáÇ!ì’†€Ûq ðîh_oXC•
…(ô‘¶SDrá/'�ŸÛ°! ,hh Gà@h}@˜@Ç¿žÐ|aL°�ô„Éïè}·yÜPÜبì\�ˆ)P‰ê…7¾GCÚ½¹ÎBN'1±Ünh§©>•5Mͦ¨*šºg�»5Cìw¯¨ëT­WÿçÞx©*A­±Pb2Ä`±Ö”±Ø6&‹&!'fÀI�»º{púú:N¿¼‡aøÿ�–[ªŠëífw]ß]vJ„ö~GêÞPý�û¯fQmy÷š¤?À´…>£ï™iæ,ÙaùgöœÜßÃðË3÷d>ÂrE�ýÿêœûl:yîÖ^l>�¸¯¿ÎÆmEö±óêúéßøjﾪŒ±«Lƒi¨CÎrǸ(º¹‚ºò¹òxzÃ|a=¹ôßnú»C?†såéQWÕTuó>)òó6Lðó1ó‘†)ꥢoã~…ųÞ8<oeƒ……«iÖs�I’ï×å.¶\ã´]öÁ榼Q-âßM~&y¾ºy­n–3ê—HTgyëc¬ÚÜfcÙ¶(¹î§D*2{ jmX'7Ðbš„þD.‚’%„ušÖr@ˆ|´¯À!¦-ò8}hñWÔ�Ð�bRˆ¢˜‰«ä‰öÎã`’=cER­1Q±`ÎØ`}‘ϳ¯wvS‡täwô§£ô›9:À~ž�àJ‹ÎxnDUåÓ]0ƒÛý2WÈb`è!ý+9ì…‚Š
éìÔùeWcWT<Ó³:¼;¼�M*üñNàIjÆ>…Ͼ§|Zk;3�d‹kÒß¡Kþñœ&™;pÂÒ%I™›AÓÒ»m‰ÎÃGð0§ݲ¯ªÙˆS]þ’5fåKÐÿÈf`£¿�*ûUÏ‘îJÆÞÁ=‡§ÿºÀ2åN/u)oãì({ºgéNÆ(^¤øØqÃÎgVjXÏ»Šš¦cÃþ¾ïñÿ_¸õ¢^x‹åФ�ù4[È@?‰bÿX?>:C¨lÐp~�lj®±«Ÿ]4í
Ì4ç[5´Mç!¼Þ"aºWhoÇ×ñÿ?íç_õ¤à[¿öÃN
”üý­Ðq
"••I…éõQ(ÿhcÜï<¿­bxÂB°ø®½Þƒdð�9#ÿq²y�eC1ÐWÔѱúzœŠh¢¢*^ÿú�æl?ýê‰2±ûz=¿ø3qä:'B�Ë
ëI�ÜÉ X6ÅÖÁÚyu:�ræ›’Ð2HP¬) 9Qîáùwx�¢xŸZ_»h9³Õ†š”�ö8ÕÆ ŠH=�ùx&¤`…æu0÷�;·U é"UÞ�/ÅÃ=³<[½ž	±Ä&¦/¸MGPQÔ!Î%§xiàãII±²�×ðŒ¬
щZb™X“8ML–$À)‘tâ!e™<òz{i¹wM˺w§ptâVç¡PY¹6&ÉÖeÁ¡
Œuò)¢$Ð#Ô÷Pó7îm
7GqSpu9Š˜Üßk¸`ØÐM€„}I+Õn~�Ñ•Ž$Ä‘Ú+=»Âá‡Û|U6ûéùÑbD™B)d‘‚0½ü
wr/_ƒj6;…†ãܺ–P'p�Ùµ¶N¾j&©G.Î"ŽØžj•Q8P ±<’©C¢h™¸²ÞÞ‰@Ï>ö­B¼÷=BdÀC%QS^gqÔ	<æˆZ3�%( 4°×
�StïQc
¬:öºH‰†$
€�p= �ÒxsDÿ’ÀÕ6…QÔ@˜v«(GV²è.Ya(ïèý¿ÝBŸ´¼¬ä¤ûþz“|ÎÓ[ÓKëq‹S
æd39åáäÙÄ>»#2©Ge&ØPót=°ŒcÎéIý
Q>d{�w¼<æù*ªªªÄ,�gdЈ¦<'_(øì{ {‚?C„þ@?ñ�ìnL–GÈEé€� ¢ŸÜ?ZZ¨’0p}K+÷½Ðäcî©x(Ù ø„(¸�™
táC!¯‘
Ý©yDÉåå…C�Œ+moUâˆW1óýÚòC”ÿiþ¹¡�ÜD�oÙ¶FÛï´º¥+
¿h$bhOª²Bò�e¯­Ið¬0ÿÄûí~eUÚ‚„˜øà¡h4Bo„ÿïÀžOÊùãß^ïO¬¨«©"1B7M´l�nãC6Ò2`'×ÜÇ·(QÕoϱ€ÃúR[ä@m6ÑìT¼™‹ædckí°Ì’@EHpv½ŽÝ²Ä¡*$xqòΡjš†¦­)â)aS�zyzÐÔ,NNWxTP× =ͪM‘Ù2EÞS�²ödåÎ�¸³—]zDêZ‰2|@QýÆùDìN@ÁZRöcÏËS."è¢R�¤)a©y¥F
ƒ§C·ôC¥Æ&»£Àq‡‚‡×Iã]Ñ.Õ%g&)˜48¢¬`äk€!.HIA#!8�z§pzûû>�zo$LcÞÕá|ÚlÉeM|4¨ÉŠŒñwzÜõøVâhJRÍE+îp|þçÁ–$‰²
 È�dŒCzÅóg·�‡_�Î/ÅÅZO­Ç
àbå!ˆÄl³Xµo¯œKFJª"´f¢8»2IgKË”jªš£‘1E¶ˆ61hÌDLŸš¥iZJZJi¤íʦ

Ÿòð½¤qìBø	ë
‰ÕˆÜg$”%|—×ÿ¦PÿÁ•Ê�8¤({É65]ÓP*
�»9n8ЃBH¨%¯?qEdAñ׳‰€ò7 �(ë�tâÒoƨA¡]€Ãc@’B(	ª!c„ëŠx§->ï{˹~èoÕÐT{ÑåG {˜¾]Ô�ÕÑE2u
@²M"	â
,(›8.ûpœEõ�„¡¶�·"¢ˆŠ®ïñÍúˆÏyýhþÝëöæg)êäþøˆ‡¬a~]íØ�(ž¯I	 ûÓ6åT93`ÙðyÕ¡µô@÷6Ñày8þØ;‘¿¨$ë:‘ñòö{¾,{°}iiP`O	DJ3ïª
ø˜§ZÂ!¶ÀŒ	Ö+Û1Vvî官k·¬”žö(1Ÿž$¢ÎX¡}ïÕ¢¢áꜥ2TE	.ΨÙÁDitR[ësŒü“²6ù	éQÚò	ÿšÚ[î$â55Ä|†q”’dÈeÁµè$77
1¶ÑOãrXÆŽèšš“iÿ½Ãcj®•)ŒDBɇÈÒüÐf(Oëƒö—Kì‡Ô×�í¨¯{ê£ÃöxõrLƒ¨í‡h—4¹9¿e ¾hɯ9¥yêãlK•ØYÀïzñS*_HÖZ“eO/“±|Ù²„sž)„Œk}ûtGk´Ùƒ5®6fŒóLÐD1„lœêB©©€�ÕÉ”ÛX"ü•Ürä¾*ŠK†.¡‚Pè8Ƈ€¥‚šJ¸f<&™BY(‡3ÓÃPÌC…»�–Øa»ßõq/#ä,àÎ׎Þm¨av4¥¬54k²éÒâ¢g
€@œK‘e�zב–fÐŽ:ôèø#b‰€-³LÎôÜ‘x)¬Î"›9+уïZ9ÿ!ÃAA¼‰ÆF�Ó¸ºZò¶d3y×�†¢Ó)8ÂgÏk[-ýÄÅ[D<Çù¢ˆNDâð[Ð.5³zuɦñ1	D%xY×u}¨ö)Q . lŸk(ÒjPH{�ã`à€	
÷‰€ÊeöD�(;Žhš£xám†ëØxU�진¶é[‰q5Û¡åäsáE.ßR�°ÅT”!ÂqEup�1IfnI¶G5ßm¬*wR&’ˆ†HÔ=®)œ%VÌ›’ÄÈVƒ©y50ÐN.áW7W†ËA°� 7ÆÌl©½Ñl.À–æ1;.½‹à²GX{¹©ÈòÙN©BÀúR� X��`�®¨‹ÙèèßYè<z쪡FYwÔ {‘L*v,
ž'p›*Ø¡�rÅHP"ÔvCj5]ÂŒÈMèí^è•j¢§:H)„Ò•(E3E”ÓRDvPŒbŽ0ôü™—¦öyå`ïád–CéÚHPNK°Šf=êœúx¨Rhèvë؉ÅOò>­ª�ŽŽ	Àìz"[Ù‚¨±ó)£µ¦áö¬JD’Q(Æ<È>þîï„`Ç|Ù€ËÏÍ?�<�<óüAΙö²;%íPÀ¡¡k¡ˆI‡Üo©f€Ow$´Öø Š
ž/Ðu|ÈQööâ�ñOÿ£`Æ×éè÷¡ÚSpL^¦�ú@¬Ì°0 	�Ý$!)‡¨nÆÓPî<_˜:›´�i0Ì/=	HàKêJÉYóv’ÔŸ¿2âÆ°£Tn”°!Š£ Ò�›ó5(M¹ªô
¼ècp·
cùC	€0á	ÑôÀàS3¶@þrÄ'4§5gP`‚‘1ö3¤B%°½{üƒé£ÇŽ²½�ФÚûw0Ðȑךâ@0s€B$Žœ0#É32Ç)ƒe)h(
Á÷^ª×WkQÚÞ¤4Tˆ;! W÷>MýÑÉwèå¡pF$ÇtÙ	0MÉ’4Ì°3¸›kÓN°¤‰CuáòäÕrÍ�BŸ¤B‡ÄhÆ=·^#åFÝWž�ld7!*Tµ¦o-ôfªÖPÜŠôÃLŽƒúöôG†5XÓ7Túò@"ìî°ˆóî
¯ŽRkE dl66py«ýÇãÃÊ)	ý?~ãƒÇ±=P’Ò%/ì‘úàÔ¸{pÓ4}p9�‚)‰ŠJ!‚–Áš
A‰�\@ßàÐJÆzš>‘hƒÚœ­„0œ"…
‹N¾”Gð>•£ÆRæ
özMi`$‚	€™¨‚WÚbZ^Èðô/„V¾°¶¨­ŠA¥¸CÍ{ÞŒ‰�ÍŸ˜ßÈñZöûb=°– F|±u~¿òƒÒô{)™p
BIíÁFðÔ4¨¶.¯@íø59§0†œ}h|þ|…=aéöéæïCwÀoé*ÃÂmÈÎ�{PÍ!à/hˆh¢1ä°;‰Â2*'£¼2ZÓ·•k�žºNA	úC“$!Äz#ŸQffÈ«C$¬¬‘D¤éN¤‡¬¦Ýí”;Ùûvø&Œá‘çõkGªÈ‡¼pÖäU\aÔ•ƒŸ¯òæf(a’I$$’@„ ‚"­T’Hƒ`Û`Ûn‡ûÞ+�çŸÛ}ù!,>Žiº„*EŠ>‘šŒcøãùãƒü8ª†66hÊKñ `xYOÐœ^CÜ™#”ûà–¬AF¢´‰Go<6‚sŠÒ¼¹áÅ D"2aÀR>èm¡ôz½Öe™™›²€rp…)ï:Ÿ4…„	€ 	ì4;§5”ÀZ•
Z!@Ÿ•îˆ%ÄöÙe„‹4„Cè‚"†(�üÐRÕxÆE#ðŠ�¶uð/YˆÜ€iR§ßòT	ïã�|ÙÈ‚÷5·((x“<1þÜ|á,Šƒ+ç²IeÆs�}ÿ…¸½úU¡Ä~q=5B}³`v H78ïé„“TiH$cìùWå OkTŸUs3ô<¨÷‡ÅH!±”D7¥:œø¥ŽŠ›´š0vd�ïISéŽîìµ�fã¸Ô±Bênªä‡E²	qà•¢Eÿ?çP\üpûáJOçüXÛbþÕ�?Íl‡÷Ú?¤‡”óˤZ©Â(~£ò{)=g–}$Hùž
êö&á·/|‡Õâ¿ãÇö=¯lü~›ð‡ü³‘ã«xÒÁȲûIÒÆ`|ë��›øGyk–žŠ8(^ 7Ò}É�&ÃÊ•-ÄMØ÷ÜUITÆLåèã*z²�Æ„&J­k0Ù^ãµÐ;M
5SQЊŒñF
­
Rˆ5L
å¾ÍMÓÌ9$ߌ	ò#º}XÇ~ˆØ›[AAM£{0#„àKÛ…9hÆL1�3Ñü)C¬{‚{ŒR,†¿¢s:Ï*	WÑ‘—eÊÁ¯¿ý»½z¿ðohœ[þ¼ßFOR³©€cE}�dBˆ¹n9Kãx<š]ha6cÐŽl.6Y
ÙÀ&!¾K?£÷«b
jÿÓ7i´ã/'’….èa=û�2\Û#v6Ôk™ú¸<·0ú,HÝÁ¨hJvh0žjÁÉä ðºÄ²ÊTѬrâãÿóWt~/v,þ#øD«B‡¼åƒµÐR4”õ%ÁH¤˜)¡š˜i\8”I	ADO6j! ˜))h*š"¦ƒ´<3ê'é?Xr>”t§sÜ	Âœ–)€çÔ0íã‚‚‚ªP¯qø•V�_µ‘†á«Ø<¾ŒRv.Ÿ¡óKOƒlÕƒ¨7AÁ‘"f@°<�´µ“©¿`uü„QDE<­¨	�‘ÿ5þã¤
BmÆ
¯[óùA£3	òúð´ø‘(ë‘W]�kjP¬6ýžñ5$W$]rS±Œžv'š�°ÑR¸Ï_46 R”VÀ<õÓ•W1Àk•NX�¨YlyòJW_^4˜ï¡8 °Q=§hv›¦Ñê1pf£ï¼â:ŽCúˆka$�
B¡$‚¥ ÕÅ?!Íyš|)e"  Ž0Ó#E$ÈYÚEºz6ðëüîHCÒn‰á$D”ID
,l2ñ×óRoª¬L\õ:kÒ3Í|:Y;ù”[7ù�ÏŽ
€0€Ú
l„	6¶ñ‡m4Oÿ
¡LBT"<¸–…yFâ%(à‚VMŠµ6ŸXb
Å×�÷Çúê>Ƭl¦¨�‘û}wn	3Ú“�„ÒÄb-f3Ü`>bLpƒÊ!ƒÅëèˆeOA–ÓFS$‚«‚™N£ÿ›?iø¿„(
(‚'ß<RT”AÔg:Ne�ÿ¯ªÝsÃ=œáùùô66ŠZ)"«çúú�±ßžÉ"|XCë"ƒPá+Žù‘ð6bJv
áñ,²¯”í±h(±è‘æNcú
R
ëqZ4Gt¨øÇ;”?"1w�†E"ù!fî�
ø4]HcZbGPe�dRÝ_, ëü¥|ŒÛ:ÈDãûk
ÎXø-Õai=P³Àjz‘¦M]Ctˆ2)�M¯áþG³Ò_x„0?¿&ÝzXÁïÕB‰ÝRp£08Œ`$s4;¾�-;«Ø¡æŽöOœW�œaíj‡ßßI@Š(©""¨Hª
¼9ªT²^è4,ÊDU4ròóR…°Ÿ©¬ð=ïÞzO‚|ÏC®=p‰¤—Ár”	Ñá¡Ï’òVâ8Ùó8éšù=<§7ÚlˆÍÔAžÂ,v5É$;zÐ%³XÑ#\Q–zÀ­ˆ´µ�–$
‡©<ÌMl$á°c¤ìWöªÆ	ñã]ÑAÿ»?ÿ-¸Qu&ôx˜ý ͲVþ¤F³ëqƒÒšzdf	�Ž—>ÉWºGÁá³åÍÎ
*öE¯søT`΂i
¤�EhPQœj$úójÉóªÊ 4pÛ®Õ5 ÷h‰�|Ë’¿ñ�°>;šè}š‚héÌq% ¤ŠnÞb
�X"1ˆÀjïZĪ"xN§æÎÛGFø(Ùç/hÙl0aX»3ˆš5±›'‘ÁÜh_—-óø4bj2d a�“2™õ¢›ã)Ø:.
=P9–bþž‡G–£‰hsQé¥=Tv‰˜m‘‰X
C4ÒqJCÃÕ¦´Åóž/Éï…à8•(Ù†€=CÄÁÓHPÒy(Êô$T=Ï5÷)Êá0öc0ÑÜ~OgÃa<àsDÇ#"Iìfì»±ù³¸õ „	$ôÙ@¢¶¢=€À*`‘PÏ+y2(Ï0SfTÐXmï0ôw¨’”Ÿxr ÚàÙì´àX=*WPEBNCÝÉ´G(eØÂPÞ½¯Rž#ò@ÌE½¥hñ»`¥ˆEÉÙÎÒÁ3Ý
	Ù\w6/ä!@ÕÍÊ$‡PïPãëDþßaªùI�EýÑ�О܂³ÚT?¿¨é�H¥óüÏüSü²Mx
å×­Ù›‡/lD˜7sRz¨
†›C€F¶KºUs†P[êl,P"rrE›PÖ?ÉÑ
˜üèÍ
‚—*�›âÛT#«Ó‚'(…&òg•!úŽ\ìô{CŒŽ ðZTŠ�'MÊå4\º @ìxî<¡U’%ŽºRµ¨!ƒBrP´Â/ÑðX?"'
8+ÊáØÛ¬ý`Pb�†³¢¶l™ÄMN1Ñí”bECLTƒ�ð§_*¨®æDpy<Ü"
º
-ê!JH ›x¹L;§%ï°zž'Ï)Œ$4vÎN~O»Ú3_ßœÜÜÔ}I¸ú—0²8ˆHG$¤"‘O!h>ƒû‰ê°^õ¸´Ð€”ÀuzŽ#Â]Š:	¿Å>B13ɨižîZ²&ÎËéÀ`J"d†>FÄÉ0GÃX91
�-ßÇ¿�a:Dç5Ex…
A¼£Á°w‡
†±íÁÈÈ`rœì-4Z›�]ðÜÛ8Œ‰¦[¨²ý¥c½Ðä×S’uærþ¼v·‡»ºÕ´|)5‚ƒè·Ô·ÖðÎ'Qˆäé?-J#º*
jÌÆ5¦‚±:?ÝÌÿÌxyßež®¼öòN¾•‰¯ky¥b{——úUJKFoÞ}Rÿ-åŽsÄ&ÉX§o¸¶à�¹R!>oꊑ38lAIeÚÜ­{rpÂ3S³:^ZûvŽlÚAEÐìG•B¹sÒó¨t!Ó�Ä€1XˆÓ!U,#ECSA"DÌ‹$@U
M<'h'M.»gZŽÚŽ³ã¬†p΄‰vB?|˜ÐÍØÇc€À& ±dò†`c�jï�öaðáŒjEOÊj­ºñ´¤qÞ�µÜL�&¼GLĈX˜	�'ÆáÓ
„/·öä=G�ïìÎçQV'£i¡}ÐÐÈþëhR	�Ôõ‡Ú6q<Œ^D<©\.@ô'“Iœ–R¡3¡™Ð2HAYc>\?±‰ÿ{IúÊ)$h¢š%O"¬%°÷¾�Ã6H×Eñ¶Ír�Ç’"xiMTšöÏ(¨Ú°:{.õçœY«
˜Èbý€K!÷1N–­"Ä;$‡&¶Ù¯êCmã`–NªROd=°ëæ
=]²_’Œ	¸”4Ï3o§+lÊnàt?º
¼²T‰ÄŠÙcM5�Äç88Š…ˆ˜’ñ–©¢©(¢úSƒ ‘*h¢A†<Lª=˜×q
W¹ÃK4ÿª€«¥O…Ïy1„�Îy·oPÖÃô
*<ÏzúÍTÐvº«ãÓZ¤(r£à6�(¢¢;€R0ž‹À¯ˆÅkBâwC–„HoQS�Ž|ÓÒSÇ:¦G¯fÞ(kwØ¡˜M´£S½¾J¼Å(œuS&0�ÓVkÎ`:¢:ƹI3“hÂ#@@Ñ8]øY	E�¶ãaŇÞÔ)¬"e6BŽ4Å2M÷mÂZjàBŒì:Êa‚PaRg͈Êw™Ö!AOAA ˆ«²�(ÍR©È�ѼÓ%¨JÕ5„pàÐÿzÿÁ_ÚÃûMNáþD•>b÷Fí’_£~æ}¿@Â~l2iâü<»‰ ý‰Ðy*3Ü0À5´@�ÀÁ<ëò¼8èXppR‡@’@’3‚>³Ê�~²Óè_nö8^`b�ó³þ©c¤7Ü›b,SŽÄäPªƒUÜ8˜w‹Ë�-þž€vc˜N¢ÿÙüÎA:
9™v‹�î Î@	A˜ZFtbdomÃÙ]ƒœ�9!ÁTp“ƒO;ÖCB4�Ìm�5Û•80J¶Û·J©Æ‰½´ƒo«äH¼”i^+V&º£Ä�
h@<@0

Ç©t)DXiŽnº˜ájÞ·G�çtê<¶üÅ
u# ,³ wi?9ªú*¸{Ó+PìƱN¥Â7S½"À†mhâüR™Ã’oòA‹EfÁ|È¥°pnr�¨ú	)–]
(C§Ø>ÃëÄ¢wYö.�xè"ö_I	GÚcÄöôkÎ	2’�šVÚ€F…HQaÚQÜ	Õîë­pŽ=B i×9
HŽE¦–2—
KM¤pÄ
hTä^æTvßxa·ŒM½Nüú‚Ž�ª€ha8íU
ª¤£9ä�εÈädBÍ�d‹D¤¹ FrÀ–ª¡ž»öQz…@MQH1dÚ‰3Œ¸“·;ÑåÈ°0ìXĦT,tð}d}q{�@ßž%Õ„)
ĺôHÕö`´�¸·Œ/O[m1"Ø¥

Q7’ŒÀÂ"Ç	
L¨xÞr.ØtÁ#*j�C±0h`KW*žÀ}7wîÌc÷_±mIò„þÃúBþjæ‹ùc€™ä NÄr£ñ¡2Íô€Lv`;Ø?6¯oÆ}ß!òþ/ë/Æ/£å¸«ãDcêÃéȺˆ› y¹ÃáWç­4¬&tÅ8?�~§
çn9øõÏ É.ž"Ô ßNçé8àz‚¡µö1•1³�/Ï"’yêêÅÖsÊãyÇ®ü
²Rc»=·•Žt(Ðäq€ïsõ϶È&.u�㵑¨ÔÁ^ð¼©3gvU„Ëâ1¸%kô½¤0™�öú×íÊ~;^°výQ¨Å‹ ñ¥¼b`„þÉÓ‘%õôV9*©<»K8DÒ	³ãç¡pvGsABà«dè–z§-M/°"Ñ#Î(y›he/Ð�£A¾ Ǥhߌ±ÆÕ%B2§`Ò1ÌÔ&œŠ:;i«yáê'‚4 2)µQÎÆ
¬r{h³çûuÇ¢Šd£z#.z+¼L{�É$ßTb;(­ ��;	¸’À‰iH0è½Ý�°DÐ2Üg�MG @Çî	‘­I|µ§/¢/ßþE}Ï*`ê#Ö* w£Ά^½�á�>ï,—Œ©^Úd9ü‡p&çM¼Ìžð0nàsJS0¢¦AÀ	wÂo~x›èÆ,Ë}PjÝúb/–ž~‰Ñ×̈ö”z=}¯ƒì:§it´|°X€rJâeB³'×Ï¿‰8¦½PÔ'jT?íÝH)±¦ðdÇc‚]ý÷|àây`ï;_Tƒ­ž”@°jñÔ#ãÞ˜9eZìÐ5õ±8&àó�#Z
(dþèãCníCUÌâÒ’ÏM�ϨюŠ-l#¦îBŽ81ˆÚÜºo`¼'yØÀs¶<+WÄfvÍ`	‹¤�%=6Þþ0áÿ¸çŸa¬_YÀñÅ‘e´´!©V«‹€É‘<€
Ž]ܨ»Ê?n-Æ©��,ä>Fz÷(ä~±—	† 2HÔOÚl>¬#è†ëüFŒ‡óÆß«Fƒ?
ª,“€~ŸÒà¦åùqnÓx"ïd�¹Œ[Q]gä QRö¡±Ë=š»F΢¤�ïùtÆ�!DRÒ‚–�¾äõÂ�V
½�vÔ´#Ä×fÝÓ4E%È9TOá9¨¬Æa™Õô"	#$LÓ0R‰dÖ–,c1t9“LnH¤	K+-å9#ãÕáåÜÙFæ6‰[Öã(2rnÐŒÛM] +ÕÀ;
¤°XV£drZd)4¯¸ØM›Ôè�ЇƒuzÚf–3’óq¥¡
ªpØï ëlÒnätáksùe§Û± ƒ¾ó–´váØáDqñ.ðÃÍuAÔÕ†s'™|x‡ÊlSÒ
SŽzç
6®GЗ85™RteÖdÞb¬ˆÍ…åÇÛÄ×rè5Þ£#‘0Pa"Z úS¯LëÓ@,ÃÀ1BkHj4PŽ+ØØ€ë

e±bC…xzbÙ؇€^
�ðƒS÷SPw8g;jZžr;¼iÙ˜¡9Ua4˜ä…õpýZÆÙc¨œÒ1ŒtƒºÍ5fe$ÞØ4pkà@ùU<þÖÏ%BÌ9(W<
ɽÙe�{ú´ß%Èê$À	„¸,À‹“ᵑ kCJÂ'Ï Ô�¸1A
�ÄGpó,:qzw†æšwzd¬7ŠháH–ŒçÖÆÞl9~‚x'"­» EæzApŠ0àá<`¿Â
¿ØW¢1Ø%4�xwšèš‡`tÒœ½ÛöÔŒÛÜûMþêÿ¸Ã‘N¼Ïh”¾Z�O�Ô ÄJ×r¥6�ûðÓ«ÝÅT×'¢Ü!Èü�Ò÷0cB˜¢Òj*�ˆöèyôª‰Å;ñ¥Ù@èÛäG`�”04t ‰ÐˆÑEM‡]lÀ(OœÝ-Ô:äëÀ sEÑ>×d[0|©ùÈBL–x²åÕUIÇ"1S`0®1ò'c®ë2¦	ÇGƒ>À9<ϧJ`�“g€ûàžÂÈl
‰¢	�²†÷A"¸ƒüÀa8£!(ñ 0©H˜db¤¤zÕµ�'lŸ3Óº:Ïx°ÃÖ>Åäy£ý“í…�&p�Ä5Šó�µ;LQ~‹�µË€?P$AÏæÄMÄ@ùƒh!®ÔÌÐ?`ã]f¸O{€yl´éf¾N~
20““›/!ÂñÉp¢'•#nÃ×”t²
	$ÕÈ/¦êþ+6ûÎÊ@;ø>†;‰˜Ôd´`1GX&¼‘n‚…CF¡1˜XêLóÐö#¾¿ßú¡J~’z'»¯P!?
Âûg»>„�è=Ýè¢X¢m}(°ßMQ×dÔÁbè'
v-A&ûÊxùQG€ÀŒ_M
Óª¦Ån/°	P6¡P�ø‰øÇæ„üÁ1hÀ†c.‹k¾#¢,îm¹I Cþâ2Ûmã_à9{Î7ùcûî#cºÆ8SUcZ*Æ­°²S-²ˆ„×w|z\ôòò[’õ}*qì™D	œÆ�Ü9
9Ý¡ /úoá�SÁC8U,$Q*yî'§ÿŒî?où#Ø�ážÓõQ=tàŽ�ØD0Ds
Q$’bG‘u.¯Ãjà&–»	æçbɪéËXG?ÝÏC¼œEYS—I«64¯0O™xRuÙêe”
¢ê¿bÅtÙɈ�Õ}œQß`!À(D{Ž<¶ä{bDàH2ªüHØsú¼bðjnHL
Üwy숯ö³ÿ’oÎ>–ÿ�§ÕWðþ¾!÷„Ø“Në(X�5)
U!ûiQÿZ‚?ý[~l\ÌÛÂvnîYØ@ßò�wØò„;³Ù×Ã;wNœx:Á?ôÀÐs&á¹6�‹<;;qw	¤ÜÉ€þˆñC»c‡��Ê0ŠI¬ý¬ÿefÙéüuyð£åÆì.÷|ŽÒÉ“JvFÒó^ÊöhK\®KˆÙí-öñöAèn¸¸à-|»d“ÜùlÅ°{Í¡)ÕoÜË„G•€�­i쨲&ŽY©‰Í#â¥Q-õâ=d¢ñ©áÃ?Àà‡t4³t´�
Þu ³HÛ‘ì�hŠB¤…½/=µ„0,ódI„0‹[ÄÚ{vÌ?à§PáâdÓÀÙNÃzAÒ‡&¶Ú�08aÊDzÆD0*>PÖu�‡ÿà@˜‘"n>µ›ÉEŽH´þÖFY*óî<Ý
ÿ»sýŽ´lsýzË�˜E�¹lÿ¹ÍG/m¸û›Ýó´ÿ+H×ÿÆù*×ýíB>Å›Üß·Ûè�Þ§P5_¥•{Ú3ýâ�ÿP~SûYÀ’Xrƒ
hòÿ}Ǹü?›çú¡ö|ßóÃ~ãèÿ4üò燳žœÈUek,iu΄%£´™ű»|ZØÀ¥åµÛŠ&{]˜šf­3(&ÿ/¡Ê	™¨‰}oVÃHwmz|�àg½w‘�[T5SãeMôY¿øײ…kúÑ;@¸aöÂ1dÀn©Ô¸‡=¯NŽ®Ÿ²–‡
¹,­m™ÿe&}Ï$9™¿÷Âj•ª—El_•�¾,ûñ{¯êƒ×w�q
̾�ÂC N$ÈsûM}Ü…îMrp™{\*מ&wÛ�iAQÍ6HÃŽ4Q*G2#Ä}7Äò?”Þvåý1 ʽñSoü¢&É }éïI�–âximÂt,(;LœCý˲iaXÕ-å›m$àëÁè)Qà~…õf¨št֚ƛ+Q¨dÌ5£•?ù$+3õ\Ü]oºÚÛËêÿ¯›ü|ÿ׫Ͽ—„Z~QÎ7Û�I&=PpìWôÁå9щñø˜Û£…Gž­¸9R«ƒ¸ÿó,Öí?=ßÕª'ZS‡­Æ‘sMŸÍÂñMó8ñya�z”šR!áêþ8Ÿ*þ+À¥ó�g<)LPå›IÁC`kT¤‚Û
v,ºfÿõ8l!/ü/GÐW\ (b°€ÏBg#\
£A«SäÛ¶‡£(B‡×ä1Y¯œx1‘É¿óBŸ:Ÿ3
ùž»™³Ý’ΰŒìO‰>Ï7ÆŸÕ6Õm–XÁ‡®É^%1)QĈŠ?šqƒZ¬I€»”,Ç›«úÊSwœçՌƚ˜Zª«—–Ùý‘u*6lÝnD¸	…¶àWÎeÛÇ-*…aÔ€ÙÆw–A¬H£fðͧÑ'ñ��(ˆ¬Ý~Â�ûž5<ÝâÜ6H&)d4
\„‰IIhhÂ�³C#ÐÅ$çüàÉ0™	&‹¨L:\`b”zî×#·YóZ¾qø^O�ÆÍ»^ê~&ÿ$ï¬ÅÝ}Éåyû>ºhŸ
Ö"*YâcôÉ–)}óÈù�CN®ÿî8(ažÑ?ηÞèö ¿ñ+
36I†cü=ëÃ`²ßX¾Iª?Φˆ�62Ú<½Q*ÿàp
’·À8ñPœ—æ;üx<E„òkÉ�zwI9w¨côPžx„B
QN
�H!ŽÜïiIÝgb5”ÜmT	Ë·c\R‡! ÔìÇ™¦¡ƒ 4gw¡ï‚öãD!ô"~Ä&MfÑ&B¶jã´fkrb¶UÇŠx„H™•Q1ßÇ*Ùð€æ§.þXÓ‰;”Màr€q~2ÇhÐoÖ“HŽ^ƒo´‡ºÞÙŠ}JI.àνÆÑmûd=q}"b=DÔ´xËÌâ
pá²d+¸L¾'0MmM„WsúC17^iÕDÐ{^Ð>¾k_“×Ümß²c"¦°™™CîtÝå„#É,4º5÷ôß“‘A±N…l´ˆ}6p±Sàl’„³Rvd,£Z”ž™�žSˆêŠOQA±Àñk±UãCXÜcN6ÜêêtÂìBÁŒžâ7 ²0ädã»ÖPälKhe
uÕÀQ©è•%æ¦äHWEÿ?GŸrïà/@zÌÁC’>�û„è©à
·—bùëÙÚ‚ùwÄEDQI%HT6Æ[âY "¦ˆ«|°~°ï<Üp¶0+olqÌ rçayVÖØ`ìA0TÇ“Þ;;•
ÔìÌÍ‘‘càëê'ª'T\>�g�e½£Ø°B±'»6Üz‰…ñLNݺú÷,àætƒ›Ðr‰iøÕ46øï±Çp·îÝz‰Až=
˜8ÈvRH>Æ$Ë6†@K¾«}Ǥòëíõ™9¿±‚2ˆÆµ�>4ùe:vùlJf]ÒzwZŒ- GaáVj$îP‹Øïîl“ÁÞÀwÙiä�»QÑh¬’O/Rty‡–©©„œ£<ÈT(Š6°,癵väóL\’%T…#3¿³ÍMÏ_F;9tAŸÂ¿†KŽM:
ÇçÃR4c2ökÙXÁˆXÁ#úN�j¦Ùd+RH‘/Ò¤È-=Šä<ß'3û¡=-%C@Û#f†È¨ÅðÍvŠ¤0u dœ^€QdRÈŠ†h“¶£N’ä{€Ž¥ìØfÍ—©ˆíQíTãÉì@äyÙ•æ�õíJ"8rL`wŒ{öˆ±Ë"çÄÔ'ª“™�˜nY›;'€•°IcN;áÞtN(p‚F,æ¨FÞ¤m¹¸^£—âøGع!Óéñ*ÁûMèàáÚ:1}g˜ó|Î9(%sÓË@yèç›Ál‚'—¸1ºNÒ*�EMSž�æÏd<5é¾Ó‰¸øºr
S^¦ÃðŸ=Á
âPüS2ÊöÈÙÿe$Ć6^܃e’KfÊ›n±”&˜F¾ª«óÁR«A6‘`žÆšb@佤“±á`r³cµB, „`úè6ó‚ÓßFk#O§>­\{ï-³Ð–C£ë�¥Œ1M®		$Ì5ÙIGÈ�$À^ºbÔ‰€}=+ ±¶jóúýýv=*©ÉQ�ôéДç9ʈˆQ˜PÙìÀBÐØñ£ÕÈÀe
Ð÷‰Ü�‚ï¡)• x<íJ4IØrw™Ï@âexÇr:Px‡ ·=H©´ììm7
Ø
ï\9HPv“ä6Ðp
1õi0-ž:ãMqŒç=ÅfåjÖd×°Åí �QˆÍqpkb);ºWkgJ¤Àò*#Iž)ÅNbxŽÑ™׺G0Çvêù·¾”DF¸nCŽî”y¨’¥yq�º
Ž‚��ǘSy˜aa	²14Ñ{9í¬æÎ x쩱ÈÚ£
•¬<šñG´õòÂÙimprÛ-µOPqäöqwöoæ�²ôæ�¯
åçúóòо5UE!	&d¡¼3xT³%ÜÝÝòù·#=GÇÕø<ù òêõÕSX˜˜–!‰T„U!u#Ü»ymœ»šÃf1
°¶ÂPô£;Ià,TGwšC@ÄšmÙ�!ÁÒ…Ôâx¦Èx„;ëe<>èu{Â’áõ=OÞ‚ñPæõÊçCPîè�± ‰t>¸g��¡‹]ž'¨ÐØׂšÐx¾i”›ë¤ïd	J&E=ûå£PÑJoÒÛ7Ä•ÎIêÈvÇjÝ`Òsí¼ýÇ>M¨›‘(¤$ŽȈüÃ�÷ùú¼Öpžß:Å#‹ã°u‚l‡,Á°oz
ñŠB¢»ýLx‡CoSwôäñëày‰Á>¤ð^˜àŸÈ:œúk¯ž:y>’¼óݶºí°�zø§:hJä€�…@ácV×iÞO§!çír¸A;”Hé½hÄ‚ü7!²lM�\¼Äƒß¡“øÿÑÝÙ'¿tóè=–bC Gd)Ѷ3%Q D’Е
¿ó!þîûiðþ¼ÑþÀÁ(ô®ßéü6vسrPýÐ#Œ³Ëf"(ˆ_ô¤QaøGOmN¤\ÀA ÄRyÛ(éACƒX¤8ÌaÌ@´Ïû¬ýíäŒýŒàÞ?íª·ðÔWM¨¯9LÂ>Ø¢êƒä£ÅÉœÄ0KC8OÔ\f ŠŠÈ0®Ó®ÛlLUÇÞ(¯òþDæþCïC�âêû0àþÀ’A†É$#®»‚V1¤?�üBgýŠ”Ñâp†êKþ˜m0rÅÂ?ÁC7½„Œ7öÿ\Â4†M†{�ŸÌ‘�Ûh4@p
�þ€�Pà‡õ”qIÏýaŒmê+à>>	ÔóU(½HjæJ¸oíôV�’ìÌ¢i*ª&³ªxuNÂp.]€MµaH6@üæä5E5”4ÿ†‘6š&õg€¡©¢*J**TðO×´P{�Uíh@|È~ÿP˜†IÂsÍ’Š¡/B{R»ü“AÎMÐò(žÎ�Ll:.ï:‰†oKÜ^eTEDDTEN8<	G‘:¤d©]@ߎM„½ˆÆ“O±:7ÞvI"pY<­¸�#õˆkÇCÏ.üPèÅ!g#³Ø:¼É¹¨vMá!|4èÿ¨í߈œCÒò<Ä"×ò%@‡EöBSUSÔçàøúÃc‡È`‚ õ¯�^×=Á1jÎ`p;“uë®ü!)ÁÆ\ÁDÁŠK-Æhè_]LJh(�z‡2‹7„„šsCêÞSݶ´€eq>ØU}ê²8v‡4CÃ’�ש‘N2H¤‹·l_•ühpi#Í¥á^~Î:Ô-%®6㎃P«„½€¸moOc£+©ÇZaÎö¹G™Â€¡Ü	ºV�󟳒v§*¡ª©*‚’˜Bß"àzžŒÐhzùòãR´’=ñ°mPÆÕ/ªkÞv7åÎW‘l/2¶Ñ�гYy(�¼Ók×ÆXîä‡�—xUtàqxõDÉÐàöÂÓáP JÃw÷ñ¡f~’:•Qêv1�±Éˆ8
Œ Y¬ib—:»¶& c$´ìÐÆ(«‘cH4�WvÉÎ ¡ë¶åÎÍ·Êó50J8Ø8Iõ¦é0è«	5¹µ Ù†£Å¢Æž”Šé½Iq`‹ÍÉd"šI�ܽÖjªÒfxbÜxN—˜�K6eaD1mœ4AHØ7"ˆÐC¤{¢€XL`0ÖÅ–({³A³yrÇI¬är#n�¼rçÓŠ^\&:“ÉâB›Ã�Ð:Á
{x
ÙzĤ˜Mj�÷â¢""#Nš‚¨ˆ†1»[ˆ#$öÜ2]S*¸HÎtèøΚébÓLr6o	‹1´¼’ô<ÔÜŒ‡ŸV‰eHËmá|l<ßa,‰|My:h¬n6âØK±Á)ålñ`=§¸`¬¡š@LˆŒÔÞhô»†[-Í4Ôhx¤!ÝŽÆpñJÜå�¹üñò$’.8ÆcÓóáá¼8¦¢Øþ\>Es`£ÀbtžÍ{³¸jÜ®
Èi‘§]ç8ó¶*8�ÍØ
x½Å'šÎÈ}éºóC¾oÇÔwó~î‰Ì Ng³�Ž�rvíÊG¦¼—‡T`C¼ƒ°^Ð=äϼû¼¹y)°Pòu4]y™i;³”šPaª
úRã±'UKËÖ‚g­%IHI3$„(¨ª‚«1‚­ïáÓ‚|>>æÞÝ�jíTQV:�(ªª8ó„&Q6ð}û	Á£W†ªg%íõœý?š�Áä©ÉBûʇ%zE}þ\U:YPGð¤ÀǶØûº´Þ€XÖ^œtðH’B˜Rèᘳ¦A¤$J
ᎵY±šÐãξߙÃqì¯	XÜ
?>MNªB`v2‰8�s˜{£J.í¨<ÖLZÚ•±\b_
¸mâã�x›Ü"н:*<ˆÚÓ¿¼Îcç´k<&¢¢fÕ†ý¨�³^¶þÞÞ[óõ•E$“éåáá¹R¡Âh@ˆÓ÷]”á0X÷ÑHa‰Á¥Šø{W/V·Öcn;pñ8ÝýÛÏ6¬Ã‡uT¦°³�ËiDÕ_:‰ä,8ï<Æ5<	§�ƒ
\
ƒKÃd+)QÌ@ãe=ãhx…Â- pHvn�ÉpßÃÐìÔtšúN“ж†!ÜÇQƒÎÄà–½	„Üåy4´4± L,¯ZJÄèФ)éS°ò—<aùåîHÌZU™:‡@ˆ¨u°ÜbÈÄÉçËø”0@Ô**¤	º`8
wjq«âD
Iq$™Ö@
t9��ºy	Úp�qÕ�Ú›ô
Ã�®Âeçà—�8t(N„¶™Ð7jg¬jH‘dh‹ue®¦Cu
Ï4Öši°Ž)» ešö-×5Ð2fQ/F‰%£x^á=Iâc�&¯1¸=
�T·”aS!1BK¨FÂ)\EVj»ÜU´†QD‰€›=ïYÇ
xëY±áÉÍÒ» ÀH¼âRN„Zød{“_>vÒg‹@Ä)O�%ÐxMÅœ!3†‡�eœÌqu=m‘õ`Á¾ò{È3„:mîœd"Äs]î0ßÜÜŒ‚ârÄbFØ
0Ü�Éä®ðõÄtœ'¤;@Z‰% laJZA¥b
(èÀLÍ�.�Cx-áM6ñüþ{Ô=_fÿ` ÷/|pÀGÓŽð:ÀQ~á	šÐ•l8Ö™
!…aÐæë‰F#ˆ1¢(¢ìüÉ“ñ=‰ã…Ùr%Û2ýF
tÕ	CzÈ;ÈЃ }B�(ž<¾.•&` �”„&© �€„ìuÔ5®»ºR$f©¤©HñõIʸ@SÑ­awº!KÃÃ'§Ç#Ì4Ðõ�!Àlw+À1dâÔdžF—p8½ºÂCq`]b‘!IKzÎiÜȇ©Põš;G¢RŽá¹$9âô‰Ð
¾4
Œ>��[
2ß�·rîlÍíâ˜i%K`žŸb½‘pÞoq¶ÌÅãCih,çqƒ$&µšÛÙ³\ÌÅ=M&4ÐÆÛM‡Ç[¦ñÌ…é øíÜë�Ô)*Pü2HHÖ]=hmŒmåM#G�Õxe'fé­bÒÖܦ昨ޭTlyÜÇÄ屦EG|8nø{ñXTúO€eµ«g[>aî:Ô~^õ
>Ô¢”�Kñ³Å²Ô½`¡ ƒˆÏº—L
IƒÉìòv¨Œ¦€åG
lQªåžì¶n˜x0$ uÅ�}+d¼qG—yÀ«CŸxr¥5NC•)O(FIbht�“—‰;œùŒzgÛ’¦}VkьZÁUP$$BŒö/œ7ìÕ–~Ú¤Šèky.Ò�>ÆÁ) Ffø†£ä
*™*ôu=a±z;Ž¾¸ƒÉ6àö*ñøqßa‚84Jò|
–Í
ØEñ4™ê)d”•P…N[@vÀăÉMtÙœÁ¤ÐIÈÀ0«‰½ÜÄгµÛhwXè	ƒ˜:wVSÊ3(¥@Æçgg¬§º;÷æùsœçBOTÇ•3C‰ )y)¹p³…Ää�X(i2˜êÀÏY(	äJ'#oOµÀf

åÌÓ+¨†¦`¨Ô €à†'1¼Í«ê7CÖåu|t<ÖD
ÞiÜ‹Þ$šœˆ_7ÕhEðí–J…±,… `
 –½1åHµ�QáP÷šX4R5ë<Ÿy>ºßPf^U-ɧ“´h»=J‡gN
¥ÇŒ$Ln$^»¤‚Nðä\*˜QPÃI°ûÇr‚£ê¢—XZZÈžŒ`Ä44ßf�K¸4qÃС)½Ós¨^ñš�è{Ýlí…ã¿pö'ÄRwz‚1¦"½y‡yç/S~ÅžÎÊ8÷;!DIïd	ªh `9ú€O�ÜŠNõeVFEQE¯©¢‘�€Ã’PÄçè%J»3D�D†¥º®½W¿Ç�îÙmõ¦
ZêøýÔ;ºA*°cq²;3Ó¹½Q¥Qyb½¢ö¹Û
†l—y<.‚`ÏPu_6…¢Ó]ä�UWy㉳‘ª*	Ü›�G‘+­6HF®89$’–1AŸÊi>¡FÁ^ጞu)
ñ짣¢ê;œÇ.Þ8âªbtZŽÈݧ´€s]+R!é{ûg�NçPÃÅÒ#½MÆ0@4ìêwÑÈõ¹èdäX*|\¼'º#
©ï]=ç¬Ø¢"«Añ½]ÆÚ£`ï3p;´EWÚÃ’U‘ÄÁRx(@²¦=E>Ñ6ó:¨À�߈�Øê]Å �¶˜%s×êÇ´=LÖ‰¾Àe¼·–Û8Žã´bb6ÄI£[àŸ½Òª‚�ƒíõšañíïøyÜDAVÙ‘1m‚aŽ`ÍOÓìÞü1÷ƒ¶T¢‚š{N°íÓ	FçC'{;Õæ=¨qDzû³ wÝ_Œ(’ˆ«^3²‹Ç^è÷ÃéÝÝàôû.ƒ;.UÍIC¸„’&:9îãÏwpÁm‡ ¨/1!˜0MbXR%
Àtˆ	·½Ä|¤˜8`HF”æ·ÉÄ€ñؤÑ>­�¸0ò;å%
M{ƒØáñòÛÑ
*š(ÕV�òøüO¼ã	án³ös¬Ý|Òb�„¼
Vâ·>Ñï•-ŒÔäÑ¡ði@I,î!©�4ѬVÄbpµx®3JÙ°Dv'¶†Fv½1�^p0œi53NuÌ Ý[Øp�ó=½Ç	‹æ¸ ÄÉm%L5æz¨íEMñ rxùõ‡`PÞL½�2GLŽW†¨qnyaSº{´‰$�ºœxUhš<õ<ËLK!!5¹kp4ìzÏÌ6Å÷‰ß°
ê™hdˆ“0HˆDˆAx(r(#âž"eÙÞ{}(Þ§L$ e~Bґ͘-€A†Ã°ÎP‰: ÛÛ×bêxö‹�Ÿ›äÓÄ1
5åá}çêAòL'2CÉ9”.€¤þÎFœú:N�
b
/³£y¾(/P¶ë*¤3³÷;¦Z€$e0b¥7/»>‡«±’½TjZ2êæ/OÖx><‡Ž'$Õ=ºß
gyx¦Ôƒ:Ö¯‡Iì
Œ2¤7
æ‘|�Û-Äk~½Ú£ÖÔûò2
Ú7dcƒ¥�ÛmsÎç§ä"Ò ØßÔ/3±�ì‘·$$’Eyäxƒ*Aé4oÐ!í
aÕ
Uéâ›Êo%Îçh†‰JÃ|»¨k*î!›�ÓŽ†0c¨V�ÒíCšÑÍcá
ôÅèÝ*sƒlQ)�ŸQÎ=ªŽ�%VQ AŠtñ}&ƒi�É=^IØkÅ6{Äë’s=Ș‘0ŽÁÐí1%<þßZ©^%œ]O@|Èð:©è•ÔÆ8äì³M�7[of[2Úµ£^—0„ùƒd„ØJ7X9»È
H²"cÆï3´v`Ói”Œs2cmóõ#„5B×¢œö^ÐäB
ÓÕ;§"¨œT8«êAêæV§–\iæÇÚdŒ03ÇÚ`>
Û¢ÞGÅ¡ìóRÌ0!w…�þútƒ³Ñµ¹Ù÷¨‚Gh�=Ì*çþÚþŸf¦¦Ð6ë^؆I¶5<—Ñ'Oƒ¾Ì,l„š/ÂSDBA{ì_•£ôc

C	1¿uÈЛ$ÀT��DBR%ªÄ,”P?"3¼'a”I­D—òã÷ùÓ†ÐbÖAÚF†Qž>0|”xQmJèkßW´=	–,èQ$Èò©O|ãÏòŽëR(6õsfv*½³�©`“ZPÞ3ám;òprpÎüs,“™Gû§äðè}�ý|/½ðA¿Fx®½J@êEVâ>1탨øx?.ñzüM¢ÅãxU‡l‚Ðä	úãý(’ƒÁÝ àØ4
ÿ­=EíI×—ËÏ«óäžÔ,0ºŸ”°Ãú¤‰Jþ(¤±X`�AI$g:«í~›œË·Ùüé&(Kz„
:6»V¤k›¢Ì�œZæ΃SŒ}9ˆŠ@`E©‚‘f8�Q'ˆõê pzÕüÑÚ©ÈyDÁî\0}Ÿ_£H?p¾á'Û:(¥ˆ?6Ö¹ÌUÁÙ
ã£hf&�E˜ä& ÅWÔ¿¢¼pÖ‰ë�L´c’GùIÅÿD’ó;4‚ž�I0LH�Ã#
†½àüÇ3ßÖZôä=A(ÞX¶ð掮�Hmš%h£Ðyfã¹™D §%81üòR´	@’D¨–<�0%€q‰Éîáº×SÞüÞ2�¸0ꧢ5Ä{®/ì埮ΚN™Ô6Ò@?Ë%>Ò[ûI‰ åÌ.„ÉÃìð=›‰GÕÀ¥§Aø¯áíPþˆ`ü²þNr¤’ŸÞƵE±Cú
Î�rP>�p ‚@ò@«`
h^ÿ¼dxQeHÀ!#×éì}Ûz?ÆlõÉ¥$=Q˜":Eý�î¤ë¯ðQ@h;ßµÍ/Š´÷€ú"¥ sÿµ)ÈÃ9LÞS´RŒK©ñ*þlç·«Xyix4�©#l&æûÙª9Ç2æÝ"C†Dcý_ÌâxRü—ÛQðG´Ud@.-BV‰¾ù {Ä-8ž“¤€
F©ßj-$,ßÃ#óHúX@y#ópÑ+íRÀ9Àz‹ó@i€Œƒñ}2C]ùr)(G"u£òúL0î>½…’€˜+† üÜ×Ù"^	%!Æ
!4�RÛó! ŽN`pqN®XpdpäHŒ”k¥4E7™W&y ÿ7o=žgþe)9nF}¿ãoct+ˆPRD„hć• bÐßq}_ØØ6ÅäðÈîPý\9SÙð¸øk€©HÄNû¥ðy�>9äÁÐÞáÙò5²i�
È#Ÿ«ÁQç´àN\
jªá})Ø7&JÕ!¸¸U.ÖÅ÷-;œÃ»õ=}úü6�ëÏÜ2(¶ÀXÁ±ã�'OL9ë³f3‚k:d–šs&yË\P�”;”â4�®JXrÚê
òŒ=›E*Ä3Q¯„íÄÒC
‡
d†´ûÜŽm%y'	<îBS„­À¨€½É�ÆÉÚ„9:6^®<=Æ‚4ÒhšZ%�ì»-þ:~’©8;hê9 ¤!ëëù×¼=¯«þÙ¯Ç飙#ø¼À6ò½Ó&ìDP­È¶Îèë’éùÿtlðâIÛì“„|%ѯêá‚G›ËŸ’ÕUTAëv8^lLE¤AôŸ1†ˆ£Œsˆ2x#îBê—`¦BMn&ƒø£EØÁ¶ÆÚ"š’bVS˜£”Ä
CHÒPé� yk+Buôéå£pˆ‚€i
üù¶Ù3ÂjÓd	¨Yd5¯W²™!™ÌÊEñ)š�c…(Úr½"üÙVÓÀ¥i@ð;H[é:©ý±²@ýRy²½^›‡!õ!ñ�
‰h7C€LO7Ð(Qò—cHeÉæãí¾ð?fÆ6¤‚‰(Š)1!ˆ¶¿×Í\Á‚vÚ‡.IÄ6©$•¡¡ ¤QbP"4œ"E„`ä’Œ4%!D•wÎ41TH„z¢,_ìú9+ÄxM|Óö›ÿg¯“µ
Nì
#þéÑ
ZGõEdØåsÓ“í�¡9Ř
(õ‚,ÓÑ¿T€vŠ).�œâ_ñ_i¥ˆì)BD�m‰Ç¯Hn2~C1‘bgá°§âè%%AKBÓÕrYÚ\‰?$’‰úàNÊT‹ÒR”)CäB?~mªy›yv…6µ+Á*|¿v
ñ _^ s¹ÀóCʦ$ a8Ðà@ŽúÀ`õ{D¥÷l!z"8Hý8.ï¦bƒòò5ð6àªfX¢”ˆ’T–Bå P@¼«Âp}A”_·‡a‡E2úiP`{ p=\‚Ÿhl¥ƒ¬EDè„‚‘;ˆvÅ^ÍÀ¾|¨ÄÄà©7!àNÛ¨4EB1…Xþ¯gú
I탇ŽÌåH‡ˆƒDBöá®&)$$�XƒPPD�LLL;í…zB�ÂC'� @ÑÃm…N�>×”Cñ°•Dö9„ûˆïSeLÚ¡ÜMµÒPYˆÈ$€&4ÍEsNA¤_mÝ‚y'¯ÁsÞ^Â
ØXµš†dÉJÉ2�€q4�;5eÚÄ¿šF,•µ+žÿd7^Úz>xFbJÔö©€O¬9‰NáÓý}Ž7þ  ØvþØ)Þ{'¥Á bxÐôÌ# öÄ�“�¼"”.g+åØ9ÞqR'Kˆ9N£É3Ç(Oʾ|j8øÛœˆ?†‘°GG�ˆ|S+ùa÷c‹’éù®ÿ\‡Ä=¤©Ç·ò‡/øTÑF•ƒð� ¥ï¼;^õúŸ>ý~£“³à�ôIJ¿L«�„¤óõ¨ûßË8 ??ñš
h3È9{ev<áÈCÚEÝш�–˜iû2 c°¿4âé#n#åÝù†½p“�$lxåûXƒzò÷Á�üŸ=ËTÒ2b­­¦uŠ˜ )����?òÈ=ŽxG‡;"4–A@×NfÆÊfÜýŠ!iûç	¤@į¢_äÝ9”~�æ'Z"ÈÁ½c§0Ik`Ît9ÄÎ=g7$:ž	ˆPâA�¡Ó	öÂjv…j¯YÆh*ŠUçÌyG`p
$¨P‚GÜüE~äÎÐ}¸JÃÌ£Ó�÷01•0s¦ú‰áP}1…Äo:�¡¥Sîêëé$6¨õÈ«oäù÷ö<Œ�˜þ(³q5ãÄ.Œ�†¨à?s8ÓX½¦"ë*`Ç"ŸDyb
	Šm˜&ˆOhÄg2TL1í�VÎXð„Bo‹8áCŠ®˜A€cE6yˆ»M¬Ù³k5ăÓRC@"ˆb£ˆçÌó°Ñ$
 +ülÀ‡`WÍŒ…1†ë‚†°TÔ•~NêKT�$"Åsøîrà
U’�l(ÉIE¦ƒÑAç»!V 
òj‡»FW9’i�x
SBgM›‘‡láeVK0”Q3%—ûšM—	Á‰t²‹ŠÍi¯,Øy¢œvLfŒ?=oÜ\NŽ!ÒiÍôà@BN¡Æéµ/^nÑP¨€ 8—/]Z¤Âi¤Y�¬b@Ø›tPØ‘VPè¦Û—S馃
t›A½7£y©9qMð˜!@R÷C¬Dªaþ"Á3–m‘´ôé'õ’…8$ìyŽ27ü„++öJ0yäó!ê_Á<ß?ž(ûàv@,
ù“?‹ðý³¸3œ”�e¡1BTbq#DÃ0Að28ŒÀâ? Ïùþ�3ï>l€Ï÷~&ü@ïû”CîDìlóáÿ¿‘õ™¡ÒPCÝÖsïÇФNÔ¸OòŸiÐÍO;Î÷ ~ÎÁ	»	úd_ÃOÕ×ë4îœuΦÀ§y§·;d§Æ¹›t)
¿0YÙS2å\ì~a.h‚À­<`àNÌdSB<„}È'÷‰€{ŒJÓ\õ¦7�-”¬%yï¦3�4jbc{ÊÐèÛ¡ƒùâ%(T~Ä8N·J�Ù�`O$µþªœ\ÏèþwSúaøÎ?Ûàç¼ÁŸ¤¾m¦Ý¸4ÃÑa"úµ‡ææ÷àrqÉÜ·ÁJÛ̽X™¥×ñ\-ªºôç1NGó¹÷3«+�C£
Ø�d½UÿY|ˆ÷ìµ¢áÞé—0qö�­t¨R`Â~ùK'k?n,̱þßÜP6ååÃÊ6+Ñœ4iïŽÒ„VÄö<„äPUO¨£Î\Ï­ë‰G|؃|üÜ(‰ÑªJ}£óÀ¨šAØX:Ý	XÙÍ¥£Z_}àì9:pæ	
Õ‚J)»ƒKñ@”8#/˜\ˆèÔ’V]šhZWB#h_•‰f1hŒ6"ÐŽIÂ{ijx˜Á�‚AöÕ¬Ì
Jn8C³ �ð÷ˆzÐ{6ýšþ~€€�Y3NKãÍü˜ø:ÿ]l9R,’ùQíŽ$nAÇ­Ç©òó;_ì¡­èú�Æ‚ v¯W¡óWçCâêam€[ƒ•2@òw²z»¦È³áŠps#t}O^ôFa%Æ=˜)b=JcI÷dÔØ~Š€B(¯„¡—ÐÙö›çÏX3²/è`þ#ÀÁzƒxÃh'‰¹@Ì@Þ4@}L„£õ´è[»ž½ŽÌvOúGRÊýoÊPþî-wòzÃÂ"g0ê…îòWב_…¾ÃgÇè|>át9Á‘"õ“@iA7é0šiCøaÐ!A²UGdQõቓÜ;„§7a_žE54¦'Ì #肪j)a¦i]»d ø€kHcóÒA¸ûfz”�x<ŽƒLa‘x�®Žq"}Nì·h`w¤ki¥id&
(š>¹�ÍÏ £&Є„BjÊM¤œ“³|à'æúh�0£‚O$Ê+Î+ÅRM'ݪR=?W#¿'hÄÙ/¾¾~XmÁ<"ÞeÚž�¤€uù�8=Þù$û3QNA„É„`ÅT¶ "a­´P[
*œŽpÀe=„ú‡(ù
ÍÑ eßCÖÛÐßeP±xÂS
ÊÙœSmý:6"'Rg'¥¼Èfpà‡F{Ýö>/–ô´äº&!Ì®ƒÄ�Ú!Èñ!	&‡þWd�˜
Qÿ$Ã9Ù‘ÇbEŸ‚h\%D:_‡¹9!JŽêIØB&�	“êéˆÄõTn¢P‹2
뺘-A|ѲwõϪ
-m¶Ûo’é� ñÐÖ¨lä“gÔé#‰@¿¹Ê@n¯ÿ
¼S¬•„!�ýš
÷Ø™K»Ó�ÿú}>üDZ Š˜ÂÈß}ñz`3öOÎÛ¹'Hëž9kÄ|pÄ×ÕÎ }ÓËA‹!ÐKˆäZ”S–lJU}!ót ÆOnhÔ«tö®`.ÉòG~Ù7¸’ÎàÀø¯.£¯$â!°
¦�„4×ÍÎÁ›uV‹•Qai·�ëL•¼?.qWR	½®º…¨Ð¢ha~¢xÌ�ËÉs¼úô¿3’ þgPE1Á¿4Ã?";¸¦€€u˜›ƒþï´œíÐÙ!™�¨ãjµ:PñSaeZi§<¬pá"Hæý¸S߃}ŠbV	^…tYˆ¡ÿ„€ €Iš!à~¢x*�DàfX!Ôø¯Ä&£TšÅC蔪‰1¸€+ª¬N@¤!é‡#ÕÏMƒãBqÿ¼q~¡[ëª0%#'Ð8
„il¬îøµXü”úõŒÐfÂY-ÌKclš«ïP*>¤0@Ú'G€ãÄy¸ðæÏÄ7LEðU‘nR÷Ç`‚)”@F-£Ò'é§�T/"ì
WôCïÚ2ç|mžÅ°ÍˆÖ†-•ÓÐ�==Ô9�“¶Ž¸ÄgyXþ­«®4,å
¸Ð~ªçdM©à­¡ë�Â"€o°0Ì#BcÕr;œ9Ì´‚Û°1ã} ç´ÇmN0b¯ºÚkÿ?Â%ÓMpZ@Lˆ;!@dmbºc¬u/’˜‘O¦2ã¾”Ë]UØ4
Ø¢n”&VÌÅU%5ØÄÎ5ï.ºÔ^Uõ‘�4*Í×4q¬“Ж0\
„ù׳sÆ¥õ…"<¡“¿ÆaïVïqƒ:¦›‹lT=�¨9WÔC(x%"}TPXA
„„C…
–(QÈïÔ<70…BH†ï{Ægí¹îC㈆¥Ñ"!ô=·¿€,*¿ÖvýMfǤö-A
㧿.
2D¡E>”~qPSÜ`ŸÕèù�÷ŠÑô~´Þ 9Yø‹]C«÷?gôE.3Q%`T‡uƒ.‹Á�>GÄä|óíØ(FùÊ÷ë©ëHçS…î�Ôk30ÌÃ
e†�¯§Ýs�ns•nÛ»bé®h˜Ú.�Ç�éŒm…T„­Œ²VÏ&7k�"ÊVF†Ÿ\Æ!ÁÒ°w�!å¶æ‘Ævp1ŽÚàb3Þgs�Êá±s–Ü58`ÃdÁ|zðõ›Ü?�üûÓ°¡¸¥ÔQ9¬åÄÄPE]NºâaR$‚%£¬œT^tiÑT„„&ÔöQû»Î>iÜü…z˸Û~ÃäƒçåèõÆÉÌÜ0Ôƒë‡RÉP·m'”=zºq66Ú¨Oº#x�êv5§¡–7ÃF0¬•@ìò6*Ðt€#¦e½põr`?dDki†™¸’3Ð	›Cõ#ò‡
)	Šs1;K}c%bÒBXé\=sÑÚNòÌCÄHYôè/‘¨3g¯—W>0oaüÙÀ®€ZCSå>ü4ï' ŠSÿ�¸Lèòpg17•-YÀ¤*$ôå²òy¶kˆu©ôÃ!ü–i¢~:Ť�)™SWÄŒ‘ÌpµD´m‡¡[÷ZÉAáøç‹I´=�ÝíÅ’ÛmÊ<÷ârB•f /k§{ÉÎ¥cL2L!Ñ‹M%FcK�‹1LHj>³/nðB¯|ƒ÷¶¨"�Â6­VEL¼Í‰åÈÎÈ£`*X/°ßïbãò‰Ìø ¶�à=ä„E( Úë‰å«3»÷¦sv–»Á"¶4B”ŸW¿µ.¸Å¢
Ú:Ÿ$ßÂíEne0y”Á$‰û�|
ü*ˆ ÛÁ8O9=ÐsC…WKæ�èIT¸CÛ`‡üW
j‡ß
‡`#ò!«hpØûÏ°ù©¯¨–D6D
‚òüÓæmWHCÉb¹Ne%¼£„¢ZýA0FDH:˜±Ä0›âf¢ª�Ý
xý¥¤–Àϼð‰:íÓ³ WH)IêõëéòÛAAIÅc�È|´ží!´´Ûá‘H9“¢Úoq'ƒ®éêtš8‘‡§%™§TLŸb©pRÍ÷Ôì>QUFŘ»¡hìx/¨àý¨Bk„	‰;ˆ�–Þ®vö“0"ˆ,ƒ~Mc<‡‚‘¶$«4÷¡)ê šDÆbÇÞÉ~É[¯Eæá~–½³#Ï/[ˆï¡P¿§?}“o�¦
¦1¤ÖÄc;<É$.�¦¨#_Í�ÚÑÁH„ Lÿ–-kWK’Ú©0àÈm0bÀbØ~È ÖÐÍh`
Q£®®£‰x%imFÍ,⫈@O/Œñ'&¯œ¡­FÆÂ�.¬¢ó„ݘÎRh‚«¥Lé¡`-�èÎÅNè›v9#UÉÓù!Ørå¢o\ˆa«^D/ùê¦}†¢ùÁB±\ÄH¼à=	¡ÕÞ€Ê�¡Ðd�e™8ÆAõüèÿp©ñWJœãºfbN7
Пòs1GÃðÜã…�#ÊÊ•D9‹ì§1¾QýšFšX6c\µ›á…ÓŒ;ÒLèp˜Ýך�»è{�Ô ö.	^å‰DÉ œP×HZ?9îJh‚xþ€È{&³†1ø|/³ƒïüÃPùZ‡k1‘¤V`ý¾‰w÷>¬ç➥z¡†ò~1�
䀴€s”=iGÚ7AÃÑ`¿|ÎPˆ;|hh Ï_ã«è|ÔMþ§Ó§Ÿ=³ê‹�oí€~¨:zO}òvªrW�Ýì@w`ùÍ´FÀd)ˆ/»†/ÄöáãƒaÎBp!A(H4yhhDŸF

*²T S	-+H€w˜bXƒ£àÆ“ñô
õÏ­Ïl(½ж#*VÓ’äP>‘ï!„î,„-x“µ`Z@sÕ õôíL�Lhœm㉴èERás
»ˆqÁ¹ÆÓZ ¯ZIÚw—Pè&� ]l´bB�Œ(b�N“šOL÷λiÖŠÍIM/ ö“ÛêÌFÙ"æ'f¡ž\æ  ‰éƒETGÆãGc�e¦‹¬å‹°i:q.(’b¦�Ð:�´OqÙß™Å3¦jL½]n¸‹qFF1�w1˜5FN¿÷趌FƬ‰2ZRñ¹�g‘áŠIü
ïÕ‡;ƒÖŠ òÚøå%¤c5x`i©”R‘G•
0f‡DÁªJ™[ɧ7öd3o;ÞJP¹#>ÈrWP©ð-\0Œ¨cÛAÿL!Ó§JP11§‚@™Ì癥£H<+8�Yø†÷¶Ý5`škl)‹3"‘lcNò.�K*ö³
‹‡¦ÀUÝ%1ðçL�*iˆÖf£Ä…6ɾiá¶Úãe¢mæÎó	l2_,|d=v_-w`öºM	ÔÖ3V#2ƒB²nÖîà4ZÀeÓ»0+!ÈhhD*˜ŽÂƒåתw•<¸‰ˆ^£¯¨9„Pnê¸^“ †ŒfÐD-ZãHFâÆ3‚-SLàa¦ÌQ5»ooË›•†�õ”h¬#_À¡x×
Öv^K;±ÒOnîð9!s#e·„ÌŒˆve8¡öô1427s4©‘̵iôqè8{.1»mq„iÆÛN”â© h×ï6®‡¨´ÒÊÍÌŇÝæ�Âã',DÛ!ˆ�´U¯n²iØ‹Ÿ54•Ä‘TÖø\îõyAÜP�¤ª"#YC{àÈf8@�%9|	 @˜3ªœ—îè�‘ïÇ�E
v�o�±Ìd9€Ôµ"ÝÔ‘
¡•Ã$µ<%/�°äa¯‚LÓÒ4Ž°3¸‹R½™€ïG—•Ìz�”FCfeÎ.ʬija4a›fçÃÜÑBUDD,«'œF²Ñ.€ØÎ
w‰“%âd¤
²£›2ÉNì5½“`cPZGg!ª ŒaÂäo�çŠb¢ºÖ Ë#dŠÛ%/Œ€X$Ø”b\¼h4Ãðž7/‘°‡Ìy“B�É:lŒ»aGcÆâ‡<	kš²µÁJéê)?›	±¤6‘…‘UØà>vl¾WŒØéª�ßY1�G2gm},>c�Åg·ÙÜAñ{åéŒì%0ÁvV£Ñ<…vÓ:eV»uWn¸=$cOfü<á
I³Å‰¬ÇZÛ6>�ƒ‹5‹nx©íWýbxS"¢MpÒé
Øt7_Âo„tG!ï´£†šš§ÚÑw;ÓT§x‰—ôÊyÇdP”´rÕÙt¥¡7,S�Z¸×>@Éñ0Ì„˜k†à³a:±šY R
”�]v�;\�À¡'wƒ(@BãÑçöΈ£µŒ
¨œ¯ýÆ0¸4
Upp¢Ø”ÝŽœ„ä¥�ç6XѸÌh˜5ÐSa;%MºKM52Êu;$Â”‚–¡7.á\Ö»^ÅÄþSL:„!(;)Ï}Ç&Š_ÄJ´‡æÞrϤaFìÄ Ž(‘
 h¢V†(¸L‡_qü»úó‰ÌÜüydàÃŘDZ‚�@~Ê�9LA³ZKŒ„~(ôG°¾áxÎGä02“Â�Íf±®Ïjé
 dEƒJÅ*4Š"Ö$ ¡„¦}ºK£ï“4ö)
�¦×ôÈ,íŽ@s`6]iÈš¢"61:£Þù‡HxͱƒÂXÿ/¶ÏñìàÈ�¾ëÏNc§Ýõä‰Ñ ¢žã„ÄÅ¡µ)ïA:üÝN�
—T÷S†Âì-¿-=;ãîö†;Ò»x'`jº¯•ý)5HSu1C*ª·‡žâ‚/ëm@sm
1,Xä£@›’£
HÉ
ðRNÂÑê£)%yçm:
B´2íl‚BP‰Jã>r€dd
J”
âP�DÌ@FGèæ“D|oËÓ;TѤΰs
 ººK¬Àª6ÃÚÚöFm>ícÄ>ŽÏ_¥|ç&­‚ÛFY>BZ2§{sX:SÁC—§ƒæ&‚ˆhT†T)J‘¡i¡¢‚Š¢dB’¨B ¤‘aRF£‡%åºz/2{�wºBùðCùõ�ü’q~ŠÀÿ¥¥ehV$šˆX•¦%T&Šh˜–	‚B�š¢
V†ë?áýz™}‘S³Ã IpVÊô°uæû;›×î�1øktÓ>p‡9h½	Ú.×bôÃÕyàýz÷ö›ÉM°-ó¥â0�ŠíA©Ç:J†…¸‡ÓÀtÀ?�"vw&FÌå3yN:¼pi3–è>ÉEï~gùCؽM LZ�øîòpb&ŠZT¢Š>ôwœpå
@zÐÐA10
ÒÃU5S%”D0Á3QRQTÅ$«LÄ’ÉAEUTÄ%)$K4\´TI
0ÌE+74AÀƒ—£f†¨ZEç9m”ôÃt;•e�ÃI619€éÑì:Dq’5™‚éÉ	›Lü?U¼mTÈÈnr;…z±¼öû^(Mùü;€?XG•@SU{ñE?YA0&+ý/_qqé7wJéEô$÷æÒögœeÌ‹
Ž
½þßÙ¬ÏMì“[ü�ÚÂ'¶CN6`˳¿Öb£²{‚Ÿ[¤=gnéÃlPR’¡ëêÍ
Á�4ÒŒótBÅ´8Ô¤Ä}Dâ!²?»?Q¿÷pjh>‘{fbY³ ‡-�øüTÃÈý�»®¥òêWÆ®]:Þ&¡>ZìA5…¦F
Aaך9püP¢
©è¯!“�#²¨!Óo÷ÿÐ	K@�ÿÇ¥¢�ˆ)¨Ì¢2ho�6ÿE”@‘º.}ú—؈‹ð?G†÷¢r?-
|Ã>IÆŒ¦¬ü2W'M´–÷‚Æ’£Q6šê·x¸�9	Ø%Sx'‹Éj€æñdO¼yÕÓ§³/-¨3ðøì´Ä–Ð"mŠ=‡ÐœÌ
)&ÆL̤gàÌÐ$Œ41Hýb㟙!YFGy èx&üydì¦n2÷'­B9F�5X
V‚¦ßñrß’pÄERUZzãA„ƒî�ùÉCõ@lË�G39_¿X·`&ò–Qˆƒ`ì8�Në$Yã-±Ä`!“»×ƒØpM>¯2×a5OÒMƒ´ŽÂ•S�ÆíjI_�-ÁL(ùâ-/É'wIÑÞÊ8�@ïWåu	~7¶@ü`ÑS€¯§€>PœùâÐ0zÌÙíˆbªä~0R¢¾Ø'A<Š
8�ìƒÙ�^G�ñ>:P¨ýF±Rp<[]TC̃Oð]„}»
×—|å?Œ¨Òà'bánø®Ëoú×<ÚbD&ÌÇ:hÜZ¡÷¯4xå€pé$¹Sá!ˆ
¥"w.K�Šû¯žÈ°b§ˆ((š0D¡F*¦ã%$XF‚"" ¡€±0÷@g¿Õ�È5‡X†¦Ð`¯aÝ8m¦O”
QÇ‘º
æè_CÆ7„œÅŽ\`{™7‘d•_“0>ä;³ŽV9'ø�t{FýÓf6ZÒ3n]Ž›~Éw¥ØÓkô׳W™ŒuòË�à^ìEâ´¢‘
Žð®Ès|ýñ°à‹ÖzŸ ÜôÅ%K	RÄÃzÏKæ}›žC°’IG3dªö
Ø÷‰{d4wT©³£
±Ò8ÿ(UÓ¡‘À´v“¾5�LBb
ŒÓ+DÜ*L­oy˜ø"+r[;gI§„d ÌbMkªÎžôTéÉ@
¤ÅHÑßCw˜çíÃFÎÇ®ÐrO«Ò©´”0PPý$ÐR“@!|›9ñ€ Ò­"Q~MÁb5
¸™">�Ž^è`,¬ˆU·†Ì
dï§,|rѨj&Åð´s©æ½“ v*vLéõ|_Ãæ[ø
/÷>3ãõÀ1£‘à)«óè…B²Ù1ŽÅón.猌;º†«ún»UíEožáûYÂc)€¤Ã2@ÁX9E£Œ}ÒÒŽeqYœ&h„Àj&x;¡sÚ�»k—êänØŽ4©˜éc@¸¸‘n’åÇa�p­›»gWÖÃJÔ1ØؤìÚD#»#›ê6�;p™�¸‹%Í nU ¤ØFášsŠ²nVÿ
ãUÙùßK©£´ï¶Œ,nnYºÚ
È8Ò:18dhƒ»NŠ3—¿[¦Ê5L‘Òf1}ûKˆBc&Þ\:Îܹ[\pÝm['Bê³±�0˜53n·NIŽDPx¼#Æ\’Ds°:[»Û“—<lË®ÓÙFeÃNÄäyZå固`Î]rá­f;Ç©8:i
¢�%㋧ Ù^BÊÓØîCìÙèF8—gÏR‰Ê§:÷ª
Ö©-q·‡iÁÞ_—ªÛHòûïü¤L#¶Z|"wºœÉ"ß]B;g<Æö¹›`êÊ–Å;ª«ÇYºNúD¥½Ñ*zgWšÑ³Ù;w‡ZáöH>zaâz™7.ØKWÐ?lgOÅÍit_OÙîIl�’AÝÙŽîYÉ‘¬cLŒ0È0ÓÉ®ÁÜ�£q(Ô®0âñ-ÎDÖeùE»±Ò‡vjÉDá�ÅÃÄë^dÖSë½ÃêõÞ‡ÕÓ
ü´àðˆÙllÄJ@–­Ú�ͪärŽ›–˜gËÚÒ:š¢ôˆeH*¡1Ñèt,åÆ´NcXØïTÆDwØ�éÉí=`·®Lq,[Ùš¥F@ŽÜ‘¨Îfgú³fc+9Ên˜–ƃ¸ÆŠÎ�Ö#³±7
­€J4Ó
nî	¹WÊ­êhV]
�éSp˺la¬ÑpE	ÄqNÌ,ßPBt0£; ¾Ô’Ü4ŽYÐC4ö	5¦ywD²Axu{yoÞ†s(‚	 ì”6æâ†O¸ð‰]bÇ"Žåâžëd¦Ž:¦�"QË™­Y�„!¥Ù`I$0GQ:�÷4lÜ3‡º€Œ�SN€N“¶À$^J»RƒËe8ž,ÇœñŽQ	Q1+E
HâCo|‡Ë¡ß‰Àž¤•	EUUUTTõd\dŠ"(Ü>=O
ȽͪªªZª Õ€ì¦0­À�7­º
mØiÖ&ÑéEt�Ð2ˆ0δŀ
”
¹^WLm¦ÀeÁA!QA2M2ÆFË×–b$#Š(ØëJšÎS¨�fæsÝ+‚Ä	[!Ð[›ˆa×—2MlÍ3ÔÃzØù1leëÃ��8ºMVL9;®>.²õ
õÐFñ
„
ãec|k�7™Â5šâë¿ûÓ7®¸x9ëÑã•�²êèSâCÃA«çXª â8!õZS¬,ùç|”çf¤½7ŽÎØá×dì@ádsÛ]^_ g£Ãu>{ÍlÍ÷Ò”UÂïßSgd˜éq›m.ÁÛžL³>}»Ìpizgׇ“§¶;Ûë
Ä»’ù:Fk}à
Åq=õ(ìsQŽ_¸‡
n%Ì3‰»¿ˆc}Ʋ*wšÖÛHÂäÇJ¯n1åðÎo,dîýL¿3Âðƒ®<®ˆå§¥A–S·@¼spxåûS2‘´ÑΪˆDK«WØOã9ðq­˜v<óu"$ŠAÌqsÒ&Ù‹�H\ïq9wã�и�IwJs¥Ì½ã´%ß.Ny4„“
ß/‘è:›gƒ¼rD?L´î’%Üq#1	Êt&~pÁ{)F·ÉéàI�i�"”˜c¯jÚÙZ†f×NçHìÊãZº{n[A8¬x<�¥�µ#Ž}‘�n#Œ§�„j–¬á©ƒØän»(ïžï»¬N8–5¬	ºB~H27G¬½–æœÇ=°þ¯2g$Èðé;]HvsØUsx|œi‚1Ó�Šî»ÇŸŽyÙÂãXÂfðdñ�Ñɸ†nï²6ÍÙ7—BMÙÝ‘ç­2nqŸ2¤Ca‡n“ÑÜÌžŒ¯f”5¹£±&"ª¼¬a²ÌÛh€Ìñ—�Êl&cæ¾
ÄÖAûQ˜’]áÆÀý‹Ï82f’ÓÇ~ñ&v
väV:;_0PG—ah<¢…ÛÇ}ó$ÆÍZ`�0sÝÆצ1¯|ßLâóž:~ËS�Îžv”ÂÓv<�YíÊÆ~ùñëÅÁi×}é[Ù]K�¢Ëw}ôäŒ)CbKEþf#\Àßã*è1H@ýz˜9f¤¶Þ](B"M4φ5MÐËäL¥æ Ë¼ ƒ×A;‘ãáq“Þ’Ö\"çàÎ<8¦Ú[` ).§-�oXåÞ(šö¬ãœd†ã›¹Qi›*Öo«¾Ræ™tý®Tjwœ6ù�œ=]5
×4©:Bé2zfimõÌÑ])ªx»\ L˜ÚHM¹‡A˜‹¢“&ClRãŽÌ¹NnVpÜÛ�Ø)\á å÷ƒ*¤vK1pÉ¥8r3uò5Ü«E³iÊÕw`´Ë—.x\7bj”H”ôî²8[¥¸¼¢²JØJÀ{Ý©Å›ˆÁ°ƒI´2¨ƒ®O(
8A5®eºktBM¹
”[ŒÌ|Õ8¢jôw'ÊiëóFRÀ�IÖ_ìÃÀ´EbBGs¨c‚Iç_�UØXÎ]ÄLÖ[#¥
¢ï"xÕ
D•s½ò#ðWyž«^:-X–HŠSÇ�áÞx†5£$m›±†x%Ó
¡
¤ÁÜXz­&^�ïȆÛN¹²ðw=Ë;‰¬�>^†÷Ö=g›67¤BŒfïW>wjùxx÷gCKå)7²h}½±l¦|(õ®ÞºßUÄzã~ŒvìqÓ_Â)Ž8l±>GñÞôÁ›”ÔZÆN©žeg‘†—:¦Šœøyê¡Ø`lî=�c§lkV<·c¼Ño�0ê–‹¹4A¤¸Œ.Gßß�f¸Š‹¹ÌKK—/—ã©1�òAdy³™CIÂ"}“€O§X3ÁÒ°ÆÎØ'™…¡²î`èÃiØj`LÃnq’[!ÜpgLƒAÒBnÎ`�”$I8 §XIV1skpc1Hœ(Ÿ\W­BdBËM©>d�›yÁ
USZ3‚4Eƪ"ŠŠ™ª¦‹ëâWè†4Àï�o—»
^�cþó}ÙN	`‡ŒúÖùàöyÿ˜§58pí§æøþî�êL�è|t‰õÈò] Žá؈ÄfB�"N!T{á^!P?Ó+óøG//ÈZå‚LmC‰Ó‚h¹é×ÈPÄ&žœ{hçJvHèƒ ÔœȤ`Ç�ƒè›á9Z×wõ~““„¡ÌB
9„ *E”¿ÔƒöètŸŒ"�\…u5ñO+°{„²;òTy�‚TA€ø
´4Nnö!ª9::
(ÀàJž­`ˆ=‹Ôþ	q€@¢P'0g (N²¨™½b¦â04>Ãü"þþqø�½ìš‡½ù–L6ðÖ“Ø	™¼6Ö’ðw@î
¾¥€[�`x„”'aÂ
… OʇP:¾	ýkg°)¢¢ÞÀîaA¹›,7û²r@èu-Œûlë
_!(;M�Ùg(x/¥L‚¹ˆÈÅy!Ì{ºÑQúj­¬$LfáÃþæþÙð(ň4Ñ€¦SKATV
”òºF�슘‚�Ì�0f¤˜«þ±xG´Xô�p)å¦f¢
%o}NifÈÑØ>0r
ih
Ó#‘Tk2'ø‡û÷ž›ñgÕg¯/aù³WŒûLÒ©¤{Xß·é¶c+TiŽŒ�AÑ—òŽ4F&ùe¨ÓȆ5i¼ØÓe@ÀŨˆÀ£F3S�`-L�4]&~dß„L„t`‘¡ÓU“'Ñbvú'vçº*©’('4Üù¢üóŒ�†
ªF!N�ü†¹þö_é¨B•uÒVª…iÀ>ÒNbÿ"~rt>°Œ)·RŸÊ:�0:D*úmÀ/";ÁÆY@
˜£ÞÁ+7"•u©và%£C,
Â3Ú²›ß07Ÿêã\”¶i{òràdœ×¼x`ÐÃNa9AuÓN�6°t®%ÏjSM°Z5Mƒš{¹X,’2J©ÈJUS&˜’­2jÀ1 \;ÎÐMsÍ\ñ0 NA …Aá
•
NÐ<(˜"^�~§î=¸3]#¶��’KP’‰£BüÃÐ'õØ4ïéÅ#¡ìàÓʼªáˆ¯¤äGFÚÔ8g,FŠe¤7ÓÕÁ?zZi~£Ñ‚ädrO,.ëáÇÛ¹¼M)ª\’XÆÞÇË
ô(ûaÁØÉ™…|"WØZ»Ø
ŠCû`UÛf
*%X‘$„7äL)ä›Ïý¥HRÐ?
©á
60záÛ2ÑHïšá]˜ñÃÿ%€HB €`t~Àøÿ4”‰A@, ÀŠcPæÿ7µü¾
¿çîNI�7âSí�¨Ûú
|¢
ì(Ö!ä™ÉD8‰Éõó
ïº?ic�ÓÀÌ)òWc[gvS›f;+óã
bb:CM\QÑEŘ{Ò7PCäNçÛCš]7vn0zZ‰0ÄqXÄFtxPÞŽ6|h!(Wö³‰X€ý‡ÙâíçÏÑ
ÉÚ^Ë“ÉO×'Ÿ#b¾k$Æ‹*G_†M~^‡RûÕI:4ìÀ‚}Þå×2-Ý…‰d4‚´iR¨H"�å8š…¦ ðq€	†‘$S°ˆ|¡Ô Ì(:‘É…‚%RýzÒ®ì	ÎC%5¦âH(¾ø�Ⱦê�ILˆrP猰a &…¤|}‰çè=ˆ0Ô5Ã)Š®Íï·^ù÷Giãé…¤—Wf$t8g:{yO¬3
$+ž×�·Á“$À��®ÍÓL4¿AGÌd‹´œ	–�
[Û·|/~@ü#²p(9SèÄ(œ
�OΊ'¥]lÀ݃±ÀMÓ½vîœÔäu4” $„ óá‚x²÷l:÷¡�Kž¹ø/Tˆ)„ªí9 TÒª±ñráDT€Ä+Ø0¿³®~Ÿ�Ó†Êû…òw?)Bk“±×mQ®UÅ
mJ„,¤t{I°Ôpqž0ºÙ�z¶ÝsÞM¼åÔb3ˆ¹å=Î]åù‹ÕÇ|I™éªÌ¢TŽdÊ
TÁY˜måî�>5‚gD35£¦ÁŒKg™ììÌõ¼£p®²£!7X¸á6F9Ã=bM˜wLV¢‰}J!wNmwGYÅ’›yçep×ÞÓ½ßQ…G~bó’�wÕ•kI ËxäÀÄ»—„G#ÙâÝ®×™áœ]%ò¥4åžû¢§‘o¾Ì®(g`R]µÌâPº#H¤Ü±w§ÍÁ{£¾i’¼3…Þšƒ÷·l‡{ÛуI£PwCfÓ!pâïßQ–âÌCQåCœö¡á½×¢ŒIŒ渽{ŒGXg…¤g— T Ñlo¹Û
oØ¿@&Á@âmÅ2e»ž5+Œáu×põM“‡zÌP:€ÅWtxlP_lGtó\ÀëtÈNÀ1ºmeð‘Hq&Â`år&ÜÛr"ÕqÎ6EP´A"óØ(߉!©“‡ƒ#uç¿kÇ7È5 ÒAc©A©ao>;Xáà<Ò°aÒv]êõ%9zÚœ‘
Œ\å¦T›Bd4�\& ÌE&2Vƒc¾Sx껎šbÈlCÒ)8„)[P áZH¼¯Š5Dû1Ci£“·¬̙ŢÈëÑ#×bйÐ\Ã@ÁŒæô¤œê#‡-%ÇYˆ
¸÷2ó@øC‚sÁ¡QE2›‚t1y\ƒ®æ®|6—S¼
¿^fŒÈx»¾�F>éìê¶öéšÌ¼Ó-“g‰M¯5è^}¹]!Š%Sè3P®pšQÇÄÊ
"hDsÂÆÄâ`aJ òZFЫÆ,Xðv,2-PÔÁ¢�L=X:!�‹>^Ðê Ä»¹Šn/¿Ö6�àv(‘Má�#]ïŒmÜ~)K׉SU@<¼yà1ˆÊøÒHæÉÛ"`àôõMšîGî ÛÁ@ý°£C]ÀâN°¼'
ykЖE	®ª–¯Ýa÷Á¯è V�|yõÅ@w�6ÿ°ˆI)eˆ”üÏ°;÷ ¡$ûÀ}•‚ ?˜ý_G°‚}>逘aúÏÓXÁN9&¤	š`þ{!(:šP=Hè=˜:DKÆq{\#ùáq#¸ËÎÜ8„HBúV4&zÍòpò¸
jp>Ãôâd
U!Ä
â;~ü£’ìç@¢“üañ£³\
	øZ~å?e~h'³Õv¬‚Pó%-±ýÒ�ã_Ÿå­×ËÜ‚}ã_²ôzO¨Üû·Ç}ìtÂ�Ã댌dƒ'ÓŸ³YÓO|è€4ÆÒ
c!óD»»nà}-  X„?24. +b�ûI€€
h"På)•EL°%ðËvhý{]GÌê nŠ~¨�ÙxOªÒ§‡Æær:ák¯lüz?²f{®bÈç�ã…ÜÅã…�â,‡íšô64–A†‘ w—”Fž¸í�Æ1Þu�ç—àðPáeoy˜Is~:ñβ'rø– è·•³ã}yÜk™ÉNk$õM½zºœi™TâÈÈZ‚"ƒ9S/Þóœ$8s) ˆ!5ôÁÚcµÅécײ1æ2±OSá°S¼zºÇ®žV&íç4Üȹ•}îtí¡D'ϯyé«Ð�ÅÒ�^ì8Œtg¼X¹ÀVA±ÖñÛ%˜ËeqŽLq½°Ýy¢Ù2û;î
ËîAÞ<™õ‰®0—xã|�üJ7}æHGàsžI›qô9ç÷ë6›>�Ù%Û˜‡§°c)„5	$ì>j3fSÌ®QÇÉ
4×$ËA¦>KX7p6,ô—Âœ�]“8€û¹]ÙÃ6Ö0�Þ»ÇÇkœïpÍœäó®úâµ½˜'E*Ñr®�HœÑüzÕJ<øPî±	$0�PËÝ�Í£'Kh×cš½¾'ºõeÑPø�ìI��h´ª•¸F@‘¶"Žf‡PBƒQ;x…:âŸYà£�Æ�zeú‰\ÂbGðM”<•|cÂ>¤ëD©R
o@(䋵+Õ)¯‡œ%
j �€¥ ûÇ7د¯§8¦cÔº*"‚ª_1ˆEÄþ¨ 6§#qÐ4pa-4LAîÓ¹\r*3«^ Ä›xŒ¥!>±WÜá¬�'OÏTë›#S„Цì†
5™�;83"Gœ
Àöå·
8÷Ø"uNÃS†
Ù¡Û›¹&çñJ[ˆ®ï‚!‹;.ì‚îí
þù27Px¥Nã¨%!éëú,l„‘fD€Ù�|är*)^AÞäªc—˜íËT%HD­s:¢ “Â9±ŽÚOë&ürvOnâ}ìd�»Íö]nFq´TO¢÷ïxöÐöÇK;ZÎ~cÆäyyyRt±Ëlúç^9c ÑS2¶Õ6=ï‡MÛá°D{m¢€yÙôÇc´Z]ðÉÿpt*" ˜ÆÊEMLg&eÛ:ÑäùSŽÀv
�ÊbMŸ(îts`1p©4\:dá»! 
I%i;%yå�¼:pU:B!Ä7J<¸È¬ÈŠXj·	!$&€3EB…„
È20áÄ
Ìw­l"’HŠ„�£jŽsà�iŒ½=è¼�‰‹ƒ)‰-“’dEç.òH`2¡Hæ†T±D:BI‚2(ñ
$Se2(pN!¸H`
Š ÁQ2T˜WN*p8‡b¨qŒ™G8‹òPPñ
m÷HŠ"o@†‡Z^^ààF_¸€Ñ
®7?¨  Acíï·È‚,3¼X#Ö)}>Téýžè>”$dÃßUÈB«Ú@ øƒÀ<·t6T §jÈq;È÷°ÒÁSE54„ߘ4spï#=µú9¼`›¤Ûv–fˆ¦’"š$*‚&��}^½
ÄÓU£Kð'@¦Sõˆ"R‚ST
TJ¯!;8݈!ƒèAC¨¼'r¿I‡H@u	@%÷Â)îôlã¹çg*	�
ÚlmMNƒŒ{�ßã($$:qÅö=ž�ñä[ƒýð]Èß%ˆªoJÑ"GJjAú {f•O9AÈMÒG³=é 'àF
ZÆ:˜½$:€÷úð¯t¸� R”däž2z’!2%2Q©€÷˜n20Šít X
8�r}ˆ@ôyÒäH¾0<"yDÒƒúåX~05Éh	çJ¦KšõCà4ÆÿXÿ‰IÝÅéˆù\�†¦a0É›¼ïlØr”i�ä2ËŸ6ÖŽÌ~²àªS0ôi(™~n:£†ÛI¼XWØiá“•Só«¿·oŽðöï>3tL	tB_d�¿ÍÓüÜnê;ý}�EÀŸ=E
!9$(ˆ˜¦¢©��CJADÔQ@D15@@˳»^&ˆ>Ü:•9ƒ% ĤVv&&Ñ{~ÄCí°€OñJ?HšÂàˆb
íù~�¸ì„>`~aðŠ‡áWRÿ
þ�ïÄÔ?ßâ…4D'Ô
»$
JLuCò@þ©�¤O°œ©:˜ùš`Á´$rr2§
õžœ>aÏ{XmÄà�\Pðkf"ŒÔäÃp•‘}ãFèÓóÚšÖÿ&a‹C'&#‘ð5üƒ"6ÜâJdˆÿ�å�ɾiÿHYiÛiv0£:,GN!ð\ÿp±÷¶ÍškL±·“ƒ+Pü;g%éZL§'ˆ×
Œz츛}]q
jÊ/‰HÔ˜Më¡x"÷ëÖ�Ÿ’}fÐOw‰ŽËs�Ã[BÌ<,‚ýw㬕;„£Â<¹kZÖ¶ÕËZ/fØ�°¿Îq™ƒÙ?dÕ@G}‰)Ê"‚…ì: |Ã
í󀺗ôVÇ€^h£C+Âmt#â„®uCʶ$¯\òßDÒ$‹7åOÙ[ƺ’Îó©ƒßØ 7)PÑyQ—­¤Ÿì®îâ¡Õ†·”^’@ò.™çC\Lš8H½ÑWá?ŠH¥]yv¹2[k¯Éû�:lu=y÷�5Ó˜áa.E§„.ëÓ3àà%—mƒqI^1Æ ®ÎG=0fŸÛUoÕe:8«ˆÔÆŒmޘωÇÔ6’ÓÑIªÈKI5ƒ&ï®I;Žd¤/��æ9¤™®íM}y9eB{8Û&ìpD®ë�F~9QÍÍÂ$¡¢ƒ•ò4op99{(ÚW6¶ð
¬è¢žµ‡²;#b !‚"(1²„	&#J`4†±1fì†tfr�iÆ
’•)J!©4ä8HT „’€$a$�  R„BB$Å
P$À‚d2P‘(R1DLeEÉ*8€C11hRÄàñ“»H(·bÜu+ôpü%}òž¨”h
áQ>©yI#·Í‡ý�ù’	‚(ûbȼ�ª‹¥(¢¯ 7%Φø1B=@:ú3Iét‚À˜>püýÜ�#{ÆXƒÖž%7Ze˜"Í1jù„0$öÑPtNºü7ßE4 Ma
ț̇.w«ï=…€\.ãi0Bœ`&hKáq(¦Fh€£R†Eš
×|šMÀƒC`,N½íqŠ¬
;*¢Mü¹9 äP|àžÈ'ÆC]kR«fˆQd[ø–Øb}Äá;¼=äÃô�2Õ»Ða
‚!µ)DDMˆÔ½Ý´ðèNãôä£]¨øè
(ìªâ¡ÃM`Œ8åå@ä$ „|'vÍQSÏð/cD}?™&BžF†ç2}&c“Z­? ?ŽB(•¹ìì½çNŒ`BE†a,„¦ù}Ù øîÞ¤5|I²8ÎaøB�êaD_ÑWÇ4Sk’Þ³(}€|qO|®ÈI±¹‚?Éá÷„è(ñ®„CÙž›
 …ÉÞWÝ'»ßöK¾øG%0áŽeç¶ov1êL@$ =§l	 ¡*1›€@©‹Ç�k2Õ_Vš4†”¹zàt7+RÆ¢ŽÌEÄ@4‚­(ûB¦—Ô­£éòCÔ!Øâ
ÉPÞA6“h)S‰8òÀå"0AÅH�¼¥Chu©]¤å!Ñ¢	pȶ·Ja„"üã×1ó s+™"Þ¨1ˆ 0(ÛÏvŽ†¢ÐÙ9‘ƒáÎíVôÇQ晼ŒMò<É2`Í’s¦�‘7XÜÜÞ'h´0¢hÖ“Õ¬m0m Ãyp‹pÔŽþ
¢†8QÇ„¼!Èt1žÇ9�•=‹æTUêO\!
8œìðéîaÎB£'8x¢8;·Öð[柳ڠÚ)gCc›‚Kt^ž 4Ð
¸LÅ�_@BuؤÁ)Hdé†�Ц Ã…;€À˜(òÖÐâ:€l:\§epºŠl<€í�(7Sö:0C|4«
6�åE#çñ
í±œ4ë p€äÜ	$o¦C@d€š`Ò–ÉAU¶ ‘(Ò‹c0ès‘F0F”)HDµB† HÄ?¯aá²…HLIl@iÊNHB”‘6r°LXƒÁü´æ±–°Éxa‚³Þ'%‚lFÏ
 å‘N¨0?øf=D®¿'@ðöfDÌhøÕ%>aŠÁÐáק{§3(ú4™-Dƒ^%‚†tÓCcGšišÂ«A¼VØTØBwì8ƒÀõb}y4Bq1‡0ŸN¤ªxMpj?@ú äá™õ§øLyv4i¡ìú˜hôØ(ô8OS’öê�ßBüAôÇŠ”<¤Ä†!„Öb¨Ð.+Ç:éË‘Ë‘SNµ
¥RG¥žºÛ:×\�†À@«Œ
zØû�Ïð£ÿƒ¦�QW ¬aÕ¡JB�ƒJ�H;‡‰ø)Ô¶ܤ.àtú%ô¾ÈH SÇ»C’“JHP¢~È1”?ÒZšK(0Ñ‘áêO$Ñæ%ý>ŽRËõópÔùÅ7Œþp”=H¶VD`™J=ÇÂûpP?^\Ù”]±8/¬zªØÖ¶ÉëçÁ3¯ä£ºïyuÉÉ„ŒC
ŸÜ2ÅzPÞÕó%[A÷

ÇÌŸ/ZÌÖ€P_HÚáÀLGðdш.¨÷‡h€X!¤8ºŒ„ŽI9!^	Ç’´¨JõtC"Aø…idD
�!m£¨!¢û¬qÝû€~QœÁ@Ÿ7"í«¡Á·?0èÍÑ°µ5Ä ÁŒI´jŠ0J“ðýØ]q^ÇŽ\X Æ$�ǃAó1‘5³AЖëmŒÄrPhÌXž
£N0qj„,?C¨Â|˜Tn=<¶)ÓJP™Æ¦µðƒ•£Ps8×û¸i™£—y„¾°ç˧�†´aØÍ@Z8Æè lGHÒè0öuSrÍp‹&³´`0A8ŽÍô“°±ÎÏ-Í™Šy¸\Øåb‘®hÄ’
’”y^Š˜"†51úæÄ*Ðʃ’±r± Â[.X`Ÿ¡þccæ`íp"˜ÚÞì]á?G¯�:Zˆ¼ÑŠÁng®äs¼c©‘ÔÒ�ÏðÊíµŸF ¯FˆU²ßщKCÁšXN¦òÍ F .¸š`—@T!‰Ã€ÇÝôlò¯2,å‹+þéS�À˜ýѼz²K
KÂC±!I
â–J:Aá!hB`üœ£�pCµC@
`œ¬eˆ¢§Õ¯×‡%Õz9ƒ°¡ÙÌÎ?å<8€ïÓ4TATUgÓ€ÕSU„þÐ’ýðyš
Ûc…e±ÈH
	ÜUæ`„©¶Xt“mý‘õŒ¥7²1”‹Wî1älÖ‘J_ËEvjÌϽ–”E
i„ÖÇC¦Ô1kßÇ®HÄh¿ÄyÞÌM%1jæõȶ�-D\
°´
C¸i‘q›½Eƒ.—…M¡†‡–¶hâQ­1�¹x5�¢ZÏßÆgwdàøC9SÈvrOŠüdc>¦!³ÃéŠÝ\hÌ€G/©R‡Mb”Yùè39Î&¡Žxù>¯`úT"#ç>áàù»ÐÌîXþxJ
S§—Á£hØ›Â@ aðV¢¶Üq·A5A€78V
{ßéØlÖA-”ü¹@CØ–öÀ{¼<$xG*¼qÃjª¶MžåËÈ8^ÝSž»¨’6�==ÌÅÙô4woÌ´5ǧgã°ùqmh B**5U Q”•bċ΂RvwP¢ÞÍkZZÒÓXdqÒÁ¦©F ¦Ã
1TÐ1€µ
¡­—²ÑˆDú£:�”Ž¡$ãÄ�üzh–+	H´'SA2YA[[–cl¶+Ú³êÀîˆ#€û=H?ƒésåÎ>Ðä¤ÖX™IQk�l[A¤ÄŸ²]ÀþF"[c½B–%ªhf¨¤&ˆ¢Šb¡¤"&ª¨™"¢¢$� ‘„a‰ˆ&†�¦‰…:§`ŸGÎpCwy-7i?hÙªrº/ØŠX˜„ÅR¦o{ãgé T£vw"«û `äb�è?"'‡�¥Eù)³ãÛŠ|öPTPñ T:¢`+’)ʤa,Ê;Xx˜iŒ&\½ûƒ#‚ÍÒî% Ët¦CÙu‡òèC…T÷˜Ž¯r+Ço
È<ˆÔjfŒ„9�¡á–ß7ÕybtÔgÚŽÜ6ØÑbO\�‰&2HHL®ò»¯Éœå´Ï×ØÀ#,M0dÂLÂA`îã³¥FÐ;´ñŪb¦å˜åv�ê_’ݲAÏö¸^e½�Ð$ĸbD÷f¡ßrû°Û
,¤�ã^í5ÚÃ
¬Ø9/kÂ.Dýp9Xˆ\»�Ÿ«!&ô0¶¾©ÎŽ–y�"¨ÅÎj’(Lð÷"ñßò†Wø xEÂ!¢ôé=dÒúßC˜7»èD
�2?•±›39Í0ÇÁ‹BI+Ó1¯LÓFÑ–o¹Òrí*Ï
¾pÚº]Ã"çoÔ
Ð0ªŒÁ­$?ƒÁ0ÚÎ6³É|¿Éþ´õûõ|쪜à)í‘CÆÕöˆzºT…‡bþ?ót³È!©Úª‚B‚Œïh‡éL˜�Pvb­‡Ò”8PåŠR„BŽ@ï(dQíú$rïõOƒxM‰r±
þ/˜¦ÎA݈'I’8앬5‰xC¡
¥)Iª:i$US%D¥®ôOIh‚ï€Æ[r >[=ÇݾեyDÚè%(2
^lL@7ýŒ½˜zúf0ô|,¤7ª˜f”]é‚�W_œîyA×UÙל^Ì/,("1�!Jy£ÄìÛx'°×G¤fADe1YØ…UÑFæþ
á
}õç
¨œ�Ž"™¬D¡-:ÖˆWýJ=dRGì¤êB¯·nÓÈÃv-Ф@̨‘0ÀÖŸh[Œáé:Ýõ­aŒ:^¥à11Ÿq¶Údu2{<+=ÈXꇦ<Ô<Ï/ÒDÌHÀ²J�'4ºgF�±NR¡¨Zh×™ƒQ#Q)UaÈòÛ˜¿èÀߺyõÙúv£xMI�‡�žÐÞæ
»yÐ<õéðóf—¬Äã‚Ñ(Šp2`9ž£ZÓ5©™¿6(ש£t,8Ûà‘O¤ôÅÂg¥@òñ8¨àjô‡Ò+�;mOHÂá;§t_”q@”ZpP‚WR't	DÚN]àÓ�k
31bf-TÕµÍåêv#ÉWÔ¦  ¾‡³LA$ÚÝ©
²Ó÷ñ8º«æq7ç;?Ôð�˜£³¦©óv	WDæSÇ÷~ú8Q5üõr&Þöðþyoé\OqcgrÅVoQf�çIkQtØâpˆ!3$Àì?âƒÔåCÙ0˜—ª=µ0f 0·¿ª_v„´¸#øÌ{ú3A�Ú
ã—"ÊR–¤â¶M±¬Ý#|9BÇ9ÒÓ"j?œÏ€î%T(A?öö{·Ö³0(‹ø½Ø\@aN4 R'ùeõ*r?Dhæ³ý]�RÓyƒAà\Ðó3kiçm9ûIä�ÑÄjQàƒÚ|'lê#BLx.N“Û�ãÇ‘�pcaƒ
aaÆ%ÿ™¤o_#Œ¤#ïy/&OyÒ
'„³ØÄ©¦’•qÐù.!?ÃØS’Õ¢ŒM:PöŽ@R½šõ/ ð$1}\|ž1'Z’¨SN€Òr=Θ9;ÍÈz8.½‰WÂTò3.’’`
ª{n`Mçy_jˆýs?¶@
–E=ÑÅÙÙ›kZóN³qÏ`>WR§J‹!ÒThA|€cÔ}_È(ílD$\ùpà‡ÊV ì«ÎáèPR
Ö˜¼á£Z´#$®pMK[lá›å“�4
ÉÐãgÑÜçG	`Š˜*¢¥<#û��Jê¬]ßp‡�@
A±:`âC/.MU¼ô�Ì7åµ.ûbÔAõÀr|'³¢¹
íë¾sK¢9ÛÝIeù…ñ¬ÌÌs33.ëV�äLÎœå•kòlP›
 ýƒ’ƒ‡á�ò^+ôÊÏPƒ^Ì1É@¨EgŽãaõø‚‹ý`ŒŸBýq1�¦ÛD¼ 2(AÇÆ`£Pg‡nÑžÏ
"‡Ââ>·@
ˆ­Ž�t{žï3õ|O+<¤ŠFÎÒ5Ä[ó¹uÇÛ¥9\�Ì!ˆÈk
Ä!¹ö†Ðv'êЈÿ{8Ä$•þ,ow ÉþWÙ¥E+KB…KÐC~{P~›úÏ"ŸL}áõ‡Û¸‡A¾bññ“¸,¨I~A‡æ`×›û=*�"Ã=9)ä9A!JÓ㛘£ô[ÚxŸÊžŽ^ʇÕ¥#ßÆh(j%$9"ú„0½a)
WÐhè÷²µ£æG³c3SÕ}ãàÍ:¥ñ(r 1ýÑ"kuV
�RR ZæF4”‘DÖµAóÀî[„§?oŠZ¤Oí‡%7…ˆF@$À�w¯ê“àfÓ‹Ã%Ž»ÿžo¨Í%ÇìÕ;¢QER–BƒþÁ¹F›bof¡‘7(cç,Éî®
ClžJ)R×,zOø¶e©Ý"þët{¸ªd¥u<# 542Uïöš§P˜ó�
2QSÚ{ ÈœBÏÁD÷ȸ„´-(
R1ê
:KÚpC$žƒý}ºÂ5F…´vÀb¦…!!t¼~k³ç2J�¤êþf#mU+üêÂd2—èÑÁHÌj¼a<8I‰(TÙ>È>£éÉÌPù¶}��Ðp�Š^C@n&BdÒJ
‡ïlö%
WêcÈCDƒ

}0Ã"�87tIë5G/¯ñº<Ñç	ëÖÁ©LyݶÛ}Ò91êwŸwKÕ�¼õÅÕìaž��­Ü]ŒNÅZbÑ&gá�éÇñH¤½ö‰´ØÁ±÷ÎöÃSXú3[1—ˆÒ8—ñ3+r$sq ¶�àÚ�nô/1>0õ’;,ícS™†Y1.®‡¿—ö›)ñ&2pêf.©�(æ[ß·»dMªs•Œˆ@Š¥&í*R¡á
iã&ûªg§¤rG”»>š[}SØI<�áèPž9‹×E¦0qœ³ªj„dÂLJÉNáŒ+¾-¿™1…¬÷Ù¹8þQ„wÌ_ž§©w;¾)ÕºWÞ1G‰¶!o2vMN£ïZè›æF«(Ú8‡I–V×}ôWYuµ<Œ2”SðeUóºìQ	¯¶÷7»vÒÅ>_
(àxcx†Ü»šŒb
˜z.×$Z~°û¶	ß“xŶ¼Nïw®ÊyÞ{÷¹jmAûý&š|–²b¹ï
\Ì"ú5Uj]A’Ú–¦©ì|Äú^n.6,Y/ì~ÞgBñœ�oÖ÷’hÅw#ñ1§1R'ŽW}'‡tŪç/1Âï=^3VI(¾ìb
r]›.¦?É£«ÝÄóoékºçWÓÉ®¥BNuà–f¾É Y”»{qY¦¶Ë´‘5žõ¾;•ÚkÊ�úžÕ9w¡™.OQÖ\*3-\ÙS 6†0°s´R¸â¶D¨»ˆþxhj+/
@k;’õ]ã{I÷2vËci¥Ç&pp=fÚ[²¾hdC$Î66Úà’xƒ+%P·cTÐ1ìi
­³:%ú™­&–ºNZvÓ$@á¬D·sÓóšÑO¡¸ÏDòøüˆœê²1… ‰
�'ê/’þ…d_d	Ž*”mŽC±D¯3äÒX%H]L1Â;Áö©ÞtÇí6á’
� ü1=Œ<ØIŒ¡J•Þ³‹ôK@¡<$“�Ž
Y
"`H‰…ò4DÐE¶˜ º��4æ VBN…T–b¬»Ÿ•�iiÁ‰ÒW’ºPy
0xÀ/³bƒœ9Ê’¿0w	Å¡=$c †WöÆ�S:&	œ.-0~ªÍãU ûˆ¨ÐÓBå?ë{uêAÒø(Ÿ—¢˜åªÆ‰½½�•AEšâ’?~—Ï�|·ù·bÈ
¤î‚„Ÿ¼€CüP4д¥RT¬¬“Éttþ“¢ó'GšyaÀe þ(ÏÔTjx�èôbZˆª�~ë~0ˆ2lôâ3Üî0ë-Öãm�Æ_Ÿv¸HÓä€m¶Ûmª
gB¦¨C'ºôfc@q™˜Y…ÀœÓo³JàâèäéAç¼.“å>£éÝÌãXÖo�²ª¢‚©î„Õ±XôƒDT4€eØhÀ ‚áˆkÆGW¶"ª*¢ªª¢²2»¿n[ a爵Ûi` ÕUTdt»u•Í�å§í`ÇLÛ‘�‰"_6»ùoSË¿sf«D@˜Àéß”Áƒ8aO—èEÙ‡4:t˧ÇT@ðØ“`7DºbÞ^HаPJ$RkP„‘ 5Nâx¸ìkÜ`#ŠxðŸaQÜÐV†£Æ/ÜÆB ,D<ªCû±#ƒ9H|¼qöØQ²Rä8„€‰Çy,×…xD;æÀª	ö—[¸M¤{-BGÞ+?[ãÚ¦\ € ©KÝ¿Õ}F€ÌÐP1ÿè›B§,4JÓéàʾ)’Ò2«Xgßðàóaò®žÞR»ch#@C¼à+cd¾ýÆèðS¡vÅ>­ëtærüÉÛÕ.
Ôî´ÛÚåðÔ`D#¹ƒ*iÅ8\‹ñ>´0¦2'×
Q†<‡ééÕô´ö2‘>Û0ð°O¦„öNœ„L€G²ežÂ¯!‘1•â£Çëª0ýv´¨
ñ�7µmG‰ç9°%h2¯¢V¨Ìa§±ÉÚßjú=šâ†ž…Û&¦kšòí ÑïÎÒP²w1s¼i¶ñuÀ±ZP'Ù
r[]Í[ÛÇ„$Ø¡þ? ÷¦Î0IDE

EDUµí{\�hðŒg5DUUUUTEUDUUUÁù¶-„üzþÝrõŸS£[Žd¤îÐ¥í"?(
¤)
ÏʺéŸöPVrô40Ht1BL!q
Bçˆbq q”öóAä€yñ±¾Åürq;=@ò⤸`:€‰	ÏÏåÈo×�S2Ÿ–Çúg
f´‹×˜ÍÃæéøz¬µúà:õ¡V$BŸÎî¼h…Á$PÓî‡
\GÜD“Äöðð öuîz�ü$AUH¯c£Ñùù<ŒL)‡ø­ñ:_˜Žì𧽄’„b()ˆ
Š*ZIfBBXª ˆi"Y¯¼Ú¡€�¢*P¿Ž@tLMS0ŃDÅ2,’RA*Ì”‘DL4J‘M2Ÿvø&¥ªªV"~ë�§™çvBõƒêÃ5#Œ²Rÿéªgs"iè6ûºæXõìÔUfkã©;öp5øÈ|£„ô©½Ÿª#JÏiþ
ØŒàŸõ?(YQ æ˜$Á÷øè`�üêá센 xã!lŸáüvôûÝëý3ð½Â¼0|ìø^Ö&¹g±�­õý˜pÁÞ%@ŒV™Û÷(I@n0-C9üó™³è;›­:hòð ÂbÖ�øÇ·—µ
Íqj;§9wkõܧ¡–¡I嘚Y2n!-”HkmÈó›¹�ÁÍÃÆw1Ïs™Y„ƈ¿wˆA�Ì$´Ž3MÆpäH8æÄ
™™ð£@„q0±(8Ù)"v‘ðA‡TH!¹‡œæÝ‚>všÛ¼A¶8K{ë€|�H'[m»BßÐxlˆøÑ�òþ�Æ8P!>¥Cß8ûØ�`ý¾éT¯Š±J÷W°øµ¼Ù 5âe¯ž`Rpâ~ØPš÷‚̽ƒü ”‹ûˆOç!;†€ìJBRBBT%$dB•Yš@a%(ÃòAº<AðËÞ*íÎãöˆ#Сí÷ë™�# 
ˆ"ž(fCdzdc™˜
B
lÈUÀNV“pš
»1Їy æ§¬ƒJ��ë»,Œ”q�‚ÄÁ_¦\Âsßp¤š”ð�Ú“Äz‚y
 øN…P8)¬R	w X—�1©¯´Ð�_¢˜Dñ.­Æ²be7�<8	’"~ùLIF$4;Ûvz…DH<€G²DrEÐ#HL¹=EkÂ<îíÝÄ$ND%ûËêÖsi4{sØòŸW³Íd‚Z,c—ÐÁ+ðq+‘Ð(DmmÆH…ú&y?ÔÐp–¡yn85_â>¯¤ð»tù‰¦ˆˆùÏd{œÃÒ�üþ½{ñJ‘n•63k |šþ•†˜¸�Y`ño;Ý�‰£‡/¤'„w
h¬�¢Û¼5mÇJ¢CŸCÝÓ4‰¶ W�c›2š{zØÚ3‹¶hÚ5£UU¥ÂD
@·Kd“�
c) šMŒÛÑUá„8WA¦°Ý^Ãi°m�g�£ˆ…2Ò±h"V€¹œJ‰|°ùÍGM‹¿g»©ø�éTƒØ7Nƒ,�Ñ9u&[P`ÍÚ!º|Òüe
_Eæ©0œW€ƒÂ"£BÙæC}KAa4ЪõÄÆòhlÐPýϱ0#Þ�ßdXÎM¬1Ç]nàÐt±�bEÞ!/bŠã0�°dý8
õÊ(u"íí…Ú¢€Lÿ'¦òHÈD¢‘Ü@öb¯Ö;yÍN¾kxÞ,gÙŽÑ<Æ ÓnÇ
?W^+ߨýG¨êϸþ6
¨=P‡�õHYÏHmcÑHÕ‘ñ>@b=¨R@�Aà,JôØj ót	®
ÔëôÒdŠb·)êh4‘„J=œ¸8΄]?J‡ýäÖ&z&âë´qG烸ï"ˆl7{ì­˜Z�¶Û:ÆΉ‘}sÛݤ^Øã}¦'�÷:ûB~!hì1$ØƇ-¦ô²·Ž»†  ás£¸ð±ˆs0òMõ˜/�fÆ(g])ƒX£c//¡(Î5ÖX»êòwÌ�4ý|áË¥ÞŠhÔAg`xÁ´b20F´ôÿ›‡;¶5`1ròÐðÆヮØq;{?h˜ôFèÂEGb¥E_s“±£Ûg›Ã„I"1·
Ûr`ÏCô}žg 9ôŽÍd"”3	$É÷µFc]zý2‡Êc/éðñ¤ÙÆþ¶«G‹oÜýïêe¯þÊ
¤™wäúwÊÎ
ALA%X>¨b`ÿyñµçŒ�0{SbÌ eêa€0¡!¤Ø*ˆ”:p;¿#d98W"¡G á0\1m†‚Ô°£FÖm	X´¨-hA°&Ž[¼[—O§Ùy“†Òñzž‰ —‘ŽFÐzOã“Àëþâ^ôΧ€(Ÿ¶A¤dT|Œ�ìèjpWƒ xß#«Ž¶ª¡óÈxÙ|ãa7â0³í/Õ„�ì.ÈlHcÁ�¸ã>OØ Ñ°�*c³ýÇöð¶hñåè`¡ŠcÚzôh‰ªNÕ|>°>¿1CÒ$X‰¹›æ&aø–»åv
øOsIToÀÐѪ0º)³Ì~ì)Ú�@ƒÂË^¨r¥|ù઄ÍÝÌ
�\†‘¼3î{éõõ
õ@Ê•LQ’ÃÎgÎí$7 ép�"í´ë¶ÈK�s¿N˜(#z'�aAñ–ÕG0R‘a$" I@�H‡p�…ðxÓƒVÁ>A�ºåFå#ãÍ%ÃꊇÀ“²¡ç•®ãM
s::—{«
•¡e8±¤…”ÃLÓz˜faŒI³L�’}“yºrñ`Ç3*¬‰¦B°�p ä Cãu€ Ç€JXßó�cÆ#†QðÐÈ"®6É:]Ý6CŒáÌ�¡ñ&í¶-ÚèÛá¡k†du£@6¶HU™š5r#K
kK™­"Z5 x²Ì%)zaÇ,ƒïŽqWHƲ‘I,EPPÑÓ8™’‚‚ç™·dK‘ÒáÙ^s‚ó ¡Œ†C
ÐñãÎ@v^•RwäB¾tì)G‡T¦ÜÇ3TºÐ&­S
Rù"W‹…I#©¹°a”kPHÒ*A`Ê&„,XZ÷~yð|úÀ_èH v'¾
€a‘?æóyö�P4Bòp!‚ðÖ—��U=$õ΃FeK±­äÚ-Ør”åËØ�Ì5¹„îBL|׸å‹ô³ä•n¤Bÿ«ÕV=ýzp¤”‡ñ}iä=Üì¶ç^ñòI—ĵM—çë�ÇV÷›Ìöö}¬»ßÚsGþa4ñÆ&È?4Žmðn$¶$)•WíÍÞ¿Tib~M™éW U:™tÚÌ+]/éÉ#Ùßê綛t÷\ïœVy³‰å	ÝÛÓUÏ®9åîxÅ- @†HD>Tú&z‹‰îº"ñº¤q(TEÄvåâ9¼ÜnˆHA!Ô>À_FŒhøÇåæZéá™ù‡f•=sášÍ!ýð\ÔZ�"Áö½ž®4–åS´*~¿¡]û	»9žerg‚™ I.è˜ñ\(–—¤•Ì
m׈ �Ýp¼½ëf�Í3;jé,O‡�¥b7»o÷\Õà¼ûi4XØL2¾­¨¬!	*‚Û
/…ë
H£¢�<Ÿ_¡Zÿ»Ns½ü©Õ”Üxv‰BýðâfÐþNòR?‘ÝÔÛÊi}Ú»÷ÀamƱ©”ÙEtöÆÍçfýEõšñ
ýÌlM¨9Øs‰¤ÑËÑØn¸™Ò™2ÒŽ9$`Ýëšn�i²>¨>Ž€½kìŸ[‘�]¨‰°Q=T£M°ÔÅ•m¨øxëcxÜ-xÆð¬f†]jƒ�iÁq¡r,¢³�tåôg”šŒéׄ]“½
†H¨˜øàp
L²‘0Bè4A	!ÀÅþ ?Œ¥Ø3luÌû*–Ö�E†@!2dÞ�¹@带j|áû
ïOäß�Ãò‡¶ßX#çÅ
;’Ohù½Å*ˆE)SS‰¸?¡£Úšï:L0ÐW?-$ò‚©85Ž F^�Ý{Î[A•ê¦8�¯„=þÞxÆ|ä}
úÅ«–ÂÆG�æù¼†ŸžÛZ�6õleΛwzNÁˉ: þ–§oºES
³‚¦êÁ§|rÜ´š<uâõ¼m¥çÇš�óµÀp'ªÚº‹Åé­¼#ò’�SøÂT_­%Eþ>¢ÄA*㈹	€’
	€ �.Dµ– – †	X((("
	‚‚‚V




	F!
�Åô‡¬}L Îz¡õ
ãÊy`e„AâF‚ã4‹k`¶Ä6Ø*ÅOæ6(ð#h")uüÛ<2yb&ÂœÌÌ9÷xn;Bzð2ª'¤#QUJ¦ßiï—÷þÀáCAÀTˆvÞRöŸxÙmh1rg#x¸`uÚ¢x˜Wœ¼Tõ~_qÁî�v%RÐzÝA´l}!Q“¸ÅLÞ£E%¿É„âEP—NÙªC\ôlÙÇdåä	©£Í¦¢ˆŠ¢h”æåp8pÕÌà	H §’¹ógÞAyƒ¶±‘	¶vØ“S
P]wœï4½æySË„%üŽD¦Öýg‡Wœ
TtÔF0Æ«â0fP4Ö8Í�ñßKîƒ�I ]sìqv1è7¬(b	Ôpør!ƒ Ä*‘�@Æ6`íþ4�{r¡¶zñCׯPú@Q¼%Š�‘�†¡Šª¡åoä<ã¯S‚í¨ó7çéjú¹-o³Íê{¹qéØ	Üw9 éd{ºfµªéµ–DB!G�R" Í::ÅHüŽŸXÖåœ ^óÒ�d_¦bU©ÓGŽ„ÒUÔÓ©ˆ‰ r—ÆE(0\€
.ÇNö�’’Ÿ\TxŽƒóï_ÊÃ7àÍVOW–¿Vœ+8¬»ÚÍ3‘óSÖèšÄ˜]ú¡X=ojYp®	@©œ*Xit鑃ŸíÕË“ Dð4¤Ëµ!¡¢ŽbeÀFÇÁ´ïYZÉ ™J
—i!*�ètÏÈu€`Ÿuˆh¿‡Û‡Ãb�qNö¥nG»º[Ã?W2ª°Öɧî�à`šGæ”÷?5>Ïß
{O™àÌ9æê2µ  Tê�%„cîçÙŠP¬ñ-¨âŸ#þ0Ô-ÿ£—aë¼!-‰ôÏ¥ò£'*G$¯Çç{5KLÅZæˆi¢-òý0­
¾�žŠ")¿nã	åÌz\uØüZÚ¢¬;?Hó�Z#"©¢ú
cEîw¢°Ÿ d_£Gêá�¢b´G/
kRÛñûÑßÏ*4™=ôHsŸÌC¬~O›ª‡ó�>Ž´G¥ÓRªÖÏHú½!á¯�„^�Á±?J…$„°nâs:Ž«ßË‚ 4âdß5šúìæD,xñÅaÃ’aâC™	
3sCqˆ†<á˜dŽ�v(éY]´�.ár£dma›¦U`è"§Lð Cë¦Ï�µ:Bª%¡¶{˜3@vt47aƒúK¡~[t“§€g´!ê‡L>ù“ü2»›¦/
ì
âÚ÷™l³ŸÏgÔC19]t
•#ÖFp¢<ôG’pÆH�”
0�Ž‡¸zãNAƒ÷6Å‚E €ô±"?œì=Ÿ¤h¢‚’ ¤‰
R–*��SÎ>Ä9žgáÝ÷$òëúÊsÇòŒK¡Mâ¨p4/_
†‡ÕE¤›.Ž7„´�‰0ÁH‰bˆJ#íX|ç9‚(8ã{óG3¢ŠŠdÁQ’5áÀã³[K"p‰’1ÔG6;!˳!É10”%¼ái"ÄÒP¢Ð	R‰ÈLÔ5
IPþ;Þi8BŠ-PâX’2 šÙ�¬q‚à;‚$@ˆüŒŸ>;¡õ+�ïå±9ÜB–�OcÜCRS"R`‚PÅ¢
[”Ù£Ú–²€29É£Z™L®IE,ÌÅшŠ‘ˆC§ø þBB!£…Ul‡ÏD÷]#¢m‰¿ï÷ât!M·õž)}£Œ=쌃*”$F?¿OI–éÔ
´Q+Ä©ËZ´ûÝýЀï

H	x"|o–‡¦ç>QIG9*«B�špç?˜(/Xxã¹ÈÅ
Ø£b¢*IŠN¼cˆÏC€)À°„¿4�ô�k‘ψe4Ô`Âb6ŒÙN(×áÚ#Þ±`ÛfÈÞ*œÑäO4}ð¿�ZJ&°ão´0�5ÀÞ™éökîRwA
ÑéK}“2ï_WiÚøPÁß!Œ¼>Lú"yÁ{¢v‘ý“�êU¤¾’û?Ý—L•3MÐ��áA
jI!çQ>�qV�ämÙ)$’Â)&„,�{˜ÚÓƒ�B¶ÃxOT†B�ìãZ0›n)T8v®Lg0PJf-g†FÓrA�¼±¹™a,…�¡KTÙTc�>V·„Çde	¬ƒ–û7’L¨µU©·JÜ®´›K�ÆÜËK+¬‚õ¾�baXYìíÑ3û›Ô ù›Žßéšó
±ñÈ™Ž�à}s¢‚?>}Sðã5…ŽLÉL×Ïý+@4†·»F
€D-n„×G.ýW+BÌŠYÜ�=ƒC!ˆ2wüSNÿ™=ë>ôv1’�	ÏšYó™aî1‘Tóöju¨d6;ÇQz�”ˆrˆR½O’CîÿGqÍ^Óìƒ]Ø+è±eÚ

Žô©¾|,·à}üìó˜¿VÆU(oÐð½vòìuÐG7aMm…똚1¦„�²ˆZs�Vúa�±q]OïÓ5‹‘‚öyýtå¹�ˆ÷IK@‡Ñ¯øI�xÈ)],¡ÑG8ÓA‘Í�…¸Œ>?c@•Ú§î7ù©:à®\ù¸wÃïÐy#}0y‡áZ`ü„Ô•”YÙT1€p±$~Û–ØwrК˜ˆ¼%Lš< Ö}!ò®ÜÆrÃN°™(ÛÏl-É^ adB‚éÜp0ìå4'òËaÒsí4ñÐröÙ­!õ½U"Añôðq è¤È‘O¯™X)ÔÛD±4‰”FèN^Æ@Êôñdô½ýÞÜH¾17íöó'ûp0ª#ÂØI¼)Û�Úô*¬ØDåÔ!�ÏÃsnêI÷ ät‚~Aù@ 'ö¤Y\coé:û8áù"{ÍS	¸ß`Á}KZ”{�ü‰GXF‡ÊM—J¯4ßæýg�ñLâîI‡þ¿w1ôãóe§QˆÙQ’/Õ�~;lGpp…ÌQ�–@ð¹q©õI“Zò
`±®±Žxä[3ëz4°+b
\_Bæ”ÙºÍĈ”#5œ ЇHtœƒÆžG8AÔóÍäh¤ÿÏ>GnO‘ßlù<�¤(=®I' 77 Ö!(æ‚™k=÷ÑŠ'a˜TIäÌÄ„`•YÚÈÂu
¦±ì6 À‹¿ïÍl™ß˜žéyÆÕo[ºóã­{_Õ×µ#0|°Ûr(mÙ[™·‡©Éð„Ò„´ú3¸\“B|%;ÜcÜLäñ‚Ô5h+eA˜º
ôf›)ÊP„šä†6i8$k�‚Æ2Ä$c×<ô‡q>Ž—ãiáûÜó“t¦¹!®„øXÆFY1 C<þ1ý¢‘„pãJù®EiƒnU\2²°ŠÈF¢M«Hw¼i´3ßLSÂÒ_T|eÝÏ�C­:Ë3Xt:.R›[Åï�ËE)µª.¤ë|³Ù’"¤;ºpOhùÿ|¯NNiÕ�†�¶Ê©mC#ò}ØrÍ7–éꈰêXkPw×*£ðÆ+jŽt)Yúã]°ìá­»4(v�ý‡(âJvéÍ!êÛá¢jóxp§¶"«Ñµmè湌mØ}ºUPDD[uß½¸!€¤,:/Ê�Mƒe
šZŒò|ãf{¢Kb¬àT”ëÂÇòc¿îÓ;'}ÿ_:Sûù4Qcv`ÆiÆ[Ž�ŒëQÍ¢„IÍH`PÂq2*‚P:;]åÉin*°…sãcø £ÿ´:2bêF9<õŸ˜« ¢¹äh4º2]Xê”l˜&(Å«qï’©ù^çÖQ�ÉòÇ	dhüXØÞ³ìEV0bæ֘ɄÇ×õ š4V
yH£ð²ZБIÈ‚
tèrÒ²†f
,CpmÆ-1e˜=q…æC‹Š³2"Œ'ƒ_ºÔt-‰-{#‰(Eƪڔí´b
ÄÌR2  •d�·
iÚ0Ø%˜ ––m‹I¬¨‡a”tqq
Ô}­PÍ$!÷Óο혦ÿQ½®:†©wUÇ™IaÎ
2	ž…¦Hc�ÃÀÆXf31·ÛH8‘
°§ÛhêkCÍÒ¨üÕR
½Æ-|þP<ý/§›åôr)sÉÛ‰@òÿКb¶Æs¤Í*„l縴o*ã†÷5w˜‘ƒ×ù
šf0 fƒP³g!^¼-«54xFü‚Ã8�� 
bA€6–þ•ÂûÈD @gG0D$$•@$ÈA‡„€�¡ÏÐî
ýõ¬U˜A§Oó~<
¯&N¨/ºiANñ	L|ÁA
+
*E;	­ƒ2²&Ò	’‹ C¾0Nœ§Ì}q�c
FxT¤‘ÕsD."h0Îjj¢j†}gÎo´QÚq§”/°l=8dçQ´”�ADÄä	Ñ ØHŠQUIPÌ…RÀÍ!A@)Ñø`eA
Q/,p§c*L@PÄ5EDED�Ó4IDÀÑUQ0	WrIR”Pÿ>^ŽAçðÒĨ>wãçWÁ!P1P†úÁ$[jµp¾?«<àW=•æýNÀ”;Ñ(
H;Y‘©™I&˜jhˆ$’	 
Y	&¢„$ªi�	’(;µÊ+¯Üa�ÿÅáW­ŽóŒ"0D^��$$™—Œ÷˜ýp<«Ns$JJ°
þÐtúÂ@ "B
LPô�ò>Ïaب·*8¤6ÙŠ™Ø¼îM'˜µ\ˆ9
PrN-�#J"{ )ª~o–¯ˆ \?TÈßñêÑž1v®Òv ¿É…«kóJj{ Pý0¤hèÀ0Bpl<©lE=
€*6Ý„e%ϲ”²§!å!eƒ«O �+¸·ù®’á„G"jy²�.íZl�)�þÀCÌŒ“-?—C½ÖþB¤{�2óøôwÐâ@ƒ/�3
Ø0QÐê눬±žF›+”²I-¦†ˆtð|Sམa‡Ñ¥EûÈÖûæ»ù¤hT)Qð…K �Jhb‘(ˆX€ˆa„¤¡
XˆJh)e* ”¡`¢h‚„(b†‚„ˆ

¡T˜H�™¦–�‚B�†$)U)"8ª»ø¹f7ì½N¸åÚX¨�éºÉØàˆÁ‚‹œ£
y"eÕå¿!ˆX}—ÆÈqƨ@+¥\CC,x1šLlg¸Øðü‡Áû ÞAÐyñˆ—X´¡š”Ø0”ˆiB`”ô~&Á�
¢’
‘ Øê]ñ"²
@˜RQ¡å€GÆÞÌè÷J<£Ò'd4Ë#÷²£ºQ„\dô€zàæt¼JŸ»ëÀDî˜_qz¤‡åQƒïì˜@þ—ÝôøöA 8‡Û¤p0X:£€`¢†àvu¦¾Ãü!^4un¼JšçT}²ST
(&åÄ÷
–¡øÜo²�b0ýBü¨:‡wÕº
¿éµM²*cë™#é”yM	¨©€&jh�ˆ^D¡¯J„\=€iR#ˆ\ûyaÁ°å4Béï?‰°Câ'GâìþΤŠd) }$`O9Ónh-[ˆ�¿À~‚¾1â#ô49ôöðë)nY€�ö9SV`égÒ=„O·Ô¥)='v4#õ°Hàk9Ó!ÍÎ ¡NÏc‘ªæ«U‚�rOR¹c¼Ç"	4U
¥ODwŸ%OAÒìuC’*šNDhË€¼)>ŒˆˆX¸ËC«Ó¯®¾Z¥úd�ØO«$$¼ÍÅæ@xñ»
² ¨1ŒvËé´S÷¨PÏ‘»k÷œˆ€GM‚¬=ÑK 1†1µ4Ðç—�à�wòtC3Ãp4m¥×�7Hí­“Bha˜dŽKÆk!ý…ƒ�ðc£‹x©,0“ƒ¹ä`@¢$‰/,l–Èm�hZ �€‰t¡D¡¥
‰¼Ë™bDhäšJR’�
‰Ä
™CÈœW {„ñ�ïÂcEIIà$q
¶}¥s1¥ÕDùhòM­hÀQÕ
XÄiæ0ö´V8M\2!âF–#f6cÆ`h÷½v:cÛ»“$jÈjÇ[c‚•0ˆ�„1@d‘�d¶X@$˜Â8X1[�¥æXxQÎn.
Ùw/m
•¡q-jMˆÆnE9gÞî,™¡×³AÅY3¸çzÙ·‡ƒ¶”¬Œ…•ŒqÒQÜÁg
Q£™%Ì€RÆaXâp_nñ:]DŠ³•è—À§íóa'†xÍ/�‚tÅLÀAÓCBžŠ„
SÆO2¡¡ ¨%) *Š¢ J‹î†èqw p¥¢xá<�T$0Ch�?RúÃÔh¾Ç½lL%lKCA|oiG3»©>áõ¨–E`
äi_(¢ˆ¶D‘U}dâ‹ÕŠˆjæÇØ]¸QMµŒÊ™ 4ßHý‰ ØVíÖŒ!ââ2'ã
â|«eZÔAÚxY©�¦žŸ±±´Âuf<¤f½
nš|ŸÇiÃøž5M,ò¤ÇØöDB“fãù2,gåу^”�)½H¬ô÷Ÿl¾Ù÷ï }ŠŸGõ÷ʨ	Œ | B‘§ò욈F¿	 =B?:‡p(Ø€Œå‰Kó�ø¼¾f>Ñs�Åt™2£o
[ß¡¡"¦ :ðâ•A•>´uœ� (V ­ÜXà=á³°”�7 Ê
tƒj£ÆÃÄ
¤s
ÿ^4²´ú„]Î�Nèwalæ@Ìv$@宦øŠI®µˆœCY¡BiOv3£èÅGŠ©òÔcÉÙΓ)¦åÔg~šPÔjüò†”ée50wÈoŽÃ(>KÖh‰÷ºx`ƒ¸õ|L
Po>éåßÎð�½óI"‰&ÆÿÎÏÆû41†šCñNÇdH~¾ä惚v1Í:Ë„«¶ºµ¶�ÆMH“‹U&R1ãE
³{}†!Ë­DO?FqÄaÊÕ껡ß±œ)ÓŠm’ŧáH—Y8`´Á¶ƃyB³C	¡î6Nî•(ä}`¾­ª=±“s	KÂ-’T£T«MÀ™âi̘dòÆ.±Ƹ)'v-`ÈjjÓ}4¨»ÚØè&1¡z4mÝç£t¥7'(Ÿ“Zq1nÐA¸9iŠNA¡û!Fõ1Ššys0¬ÈA¦6T¨,iFcì÷Ý嵈ÂjÁƒmÇ
d”Íðè²|‘¡$C
#
§%C3)(lB”4£ˆÄÊÈ
b¬¡Ï�µSNñã¡L9ó0ÎËmqwœ‡’œ¬*ÓNÀýA�á_ÜÀ“¤ö”ˆ©ì…d4´®Âf™é§�
˜Ú$C0ÉBgO|†)˜—ÝÞŸ7Ï

@°‘MSAAEABD&>J´Q5ò£	àǧîÑQ;›$á†é:siüCZüŸÂQ>xÑ DÆú!µØð?|²8­gJéRÂ?Ùúèµbd�½|Õ•cHt8çAتuŸD@öú(lö{ÕÓØ)Õõ('Þºü¯|v§lœÚò×"pŠk§É§J£`�¤„JÓ¡OÙ
¥;‡=‘�h8ØÕ`£Ðh„b+  û§žÅÝ¿ý¼kx,€TGÎ:³�¤MQh	ÌÄAÞ9§º”TSÚ®ò
4M
P©BÑÙ�"õÛ'x4äÑJÅI0RÐPÅÚj+È9 D!üÖš–Ç¿ô`âH(Gq¢�Š	¦X$‡±dËDõÉ >·Æ퀰Ç#3>“dˆN]pÂ;¢j"p“iñ ëmFýæžÐ|¬‹ˆ¦’9¨`pH®AÄ £”ƒ…%0;I¼šx0z¤ñÈG€|G¹
…\¼u4
‚CgŠ±8;¸‡<Èt4
|Íc¿ADPfHE�Dhî0ú|w0ãïïòFf
D3CUII"aZIÝwêè:óŒE<#E	ÈØ#AH,LA,0ˆ*=ò(u�$
H ^Árò<6p §ÐõB„å ½v#]#*žç ÄTÄ„C@`kHv�m+)Qæ¥é6C¹¨{%H‡ß(ß„k(
ù~›‰Ù�5�Š³ëêi¹ªoýZ
ðôžÝc~‰§êv眓+ƒø¹õ«º=v†®˜E†BGhm¼v ¬È!J¡¦·@�1	^FG"BÆ	¥qeÊ
�ÀЉP$ö˜¸¯æþÒÊê&À»Ä!,bPù|\£Q†>äÙÁĽÇùŠ÷éY�¼ç»Ÿëzö?
wõéß0Ƕ‚‰!Š
;M
Yáæ >ðEüâžjmåànQê1cJU4Éÿ}sâÓ×fñ6Šû죄,Mm‚�ÄC ‚ÍÑdˆÚv¦-{�“²ÒTKäÐ
¦”ü»-*{Ù°è}@pŽDElÉP4>CÈ$ö2ô–¹{ÊoXÑ!F1¯…æ1Ã�[ÄŽI¢Y"*‰ûî–‰æ®cÿ27¨~~þ4ô‚$2ãÓ:�Û
ZöBL·Îë
Â""Dª�Û5aÆb)%™TRÉ9Û×s(ZDm©'$RÓÕ°iáX†žp1êÅSc鉧!ºøžºxacÆ� îïPÏ,©õ‡Â	ÈÜO=Ð0‡ç¼·UŠ;,n†.-j§	–¼s,¬VHÆéH]YDÔlªŸÉ˜Õ�4é,Š–©¡F 
‹+ID£ÇåQÑ™OŠ|÷„OgѶÁýfq¥=°ö;%^B@ä¡ÏtJ}ïÐwˆïA(_¬ð§iOúM|T'â`8@0M$HA.bÌQDü¶þ©ÂƒÙ
ˆ°”­âæҫć­óÁv/Âi„„¤ˆ€b’�¦¨"¤‰$–ØOö‡érEà�¶xaŒ¦�9×ÌP0‹õ}>ýÓôÚ+cdåÎBìºqAý�yÄ¢j…ÑM·N3
žîz©r©Tè ÕKˆ >%UþÓN^è ê:©Íbòóƒ�ªr|LaÑHœ^ÁæËH¦QÄ•Mö#Z€´SŒÀm"°^IÈžÒ'CJj”¸Yœó‡æ0‘HpÚ*"âüC’DØ>ý³€¶•
@ïÃÌ´m¤ÚŒ8WÏóAóA¸½BŠ>
�H¨Ä¯hžÃc·ÀØõŸñ©ˆ‰S›ì?€éÙ°Îee†&}h|ß³sÛÅÁ´I4ã6J¿Zdˆ79]hþiÑ@<“AòeHÉdTd%Þ	&N!Ñ`éûáúId`‚‚†(¢”  •i¥ (�–XbiÒg—±Nr#¥
RÈz Q\rŠ~�ÚØæC‘Ùtm~>/ô/<]¤K�Š+Y‡1ÌlOäÞµÜóUü…û�þCSÄeCÛÇÊËút�¿˜‡Û´Ï¥´aÌ]?å�×ÕCûò½ª»(”Ì É)?<"pÌ«íÅÈx°®Ó!ùü#ÐcçÉAˆ›OÄüo/7ÜäE%2@žÑµ~T�õs;e}CvXkñŽæÎ=u{5­Km±Ÿ“òZÐÆhly}Éeˆ 2AYj
ëÎ=ºh¢(d“µ¿x8˜:Àwe
>ïéÂb÷`}ƒÉä‡l14~ÌÖ²L¡$ý~ú6>.¾;
õg2	qô8ŸŸ€‡¹}b�÷9ðt½‹¦¤‚ìe,ÜáZ�í*G•Ï4¥
”“Ç;?FÄ:PgýápÍ°9km˳Ôñêƒö�W‡3¿×�GƉ۵TyA6…àœ�°ÁãÍå�W}^X-
äô9”uåÿ~�ÚæÁVÍ|ÀÂį­‚úêj³ØPú>˜f1–
~«®
!Nt«ŠŒ|º¬°�–g²ó×qL¸nØÒ°ž}ç5—±šºì4FÆ'–LΚüÉÑ$ÏnÚÉlÉ3ê
&á¯Ð8èÉäM·F
¤ÏmƲ£)š|zàÙüÜAÅq‚ÓE½!8æe
J„»B’ÒÀV�r(ë;áJYy+kÌbMÏÇ8-žlž+
Ó-ÉM™1þÜé….°š²ø3Òld§†gš¥ÿ?™S"2q1ÓÄk»Ž)#¦Ž°?L(Ëòª®Áôí?
�’ƒÌ�&]ý¼§œ‰§=wûÌ^Ò$Š°xfc}ÏÁSšµ¡Í‡
æàÛ
U(ªò6¨‹¡–n ÚLGHi	T³ZÁ$Ì#÷R_/¿Ít×Hq”rÙ*pþ*\O›I½˜�3 Rx=eˆï4ÏÊ5La3Šx¾Ýu5´šú=õ⽆ðæWcFø]†ç‚Lzëh¹aÊq×G²£9A2Áwl7µ:° Í\M»@ÃO$°K™;Ú¬ír.”Bgn8rœ \‘òáÄË„ì‹3Øufú.ÖMå˳=9er Œ™ÑaPoFø–Êo¢àÑm•¢0™rFB–A‹Ó–]TeÁÝÒ cYD¼ªe:w‘´#[HZ6&L´zy†NjisŽàœ�“è"ÛR3>Í»4&g}‹2ŽÅr¶¸”*<"Ý›ÀÓ8;˜õåOŸ¶‡³³Í‚a†‡ !ãŽàN…ìkùƒDRJ¾e�©°î¢Z»QSR@¥!ip¡”ˆÒ/yñvÑ·FáÛ§lM®|swC¿� VÊQ¨ŠH	Î,ÎÅm	Ò"¹c±SaÛcµ,KëØ
3Ãe7aÁ6rÍMŠ"`xiÙJ;Ä0.´TÐ(°Ôå¸Pº)<3î…ôçÈdãË”º]ø
G©”wcq×
Oqpží¯Œb±‡`y‘Ý£lÆØF4Ì[j3O§w{vU­ÒææìZÙ²ææì[Þ¬2;©VÇÝ�O
QRÒ(Œ=S»–˜‘ˆN¶õ›Ù0šyñ-v	Ëï–Ã+�h��e	X0s‰´ë3á,…«]¬,ðÆÂ0eªƒ„H“v3
†›V3èƒ!JKT8
õdƒµ:nýÜ„ãOåÙšÅ<ÆptÇOÛY�àŠÆÑã�F:0Í9"Û�Üg–¾[VNΨbEzø‡[Ô;à|�€a…ÿ“Ȧ‡|Çæùä;ɽ˜iZj|¯gµHLÚͯ]lÚÂöùvØÜd&kV‘812<�…$|�Ð"˜ž[ðÅU4U
›Ä6¿Üè‰ëÑìM'xè7
ÍÓIWA8ñóòäpÝÀ6Ý‚øÉÀtÀeƒ-°k¤p}‚r961Mx!±[0d�ô5C:†�À!ªqÜÊ3›¥É†øMÈP.¨GL!9)îÓUq®Ê¢)€a6
€Q"ŒWƒ†/59禡vÉËðÙO7æŠJnç1]´}ПŽ>ˆ‘eˆ”ûB1=	Ì“F¾|‘¤“¨ÿ®Á˜"(ä[œŽ}×)ÕꞺâg¾#»Z
LÅ‹ƒDË¥0šˆ9ÿ~ã¶×ºOyº¦$cúvÄ :Nó‡žCÿ!˜œ€£û�yñI1ö·ß�ûg„Éræmj47øE‘SÒ7Ü%}1ÄpîN¡÷g�DÈÚ}B¨Âo‰A%aÁ~þ¬HçõÛaíTO+ŸËˆ{¨(+!>2‘�{_Û?
J„÷ôw97y9�€`çÕ�À>h¢’‡möõÞ¼üâ`IÙ%”5õÅú Ä œ@xÝz7…ê}áFû¼Ñ<Œo€DENË{õ$˜#EUJMêT2”û�ÐòŸÙ(€;€#ÈÍ4}db)'eA–rw�µ>v÷yÝ—ƒÔuÛ:žÑ8ÜùhLO™Jˆá¤ƒ\	¼�'àhý…×SEÿ¿°Äœ„ÉOm£y‹‚!40|¶5¢
Ázdrjd¡û=¨§¿ä ‡¾ù) /SÖ�ô߇�„À×Їɿ”l÷®8ëJ•´t‹ÝmâaŸS¨ÚÂ�Ÿ­D÷ñ­¼`ujGÂ&!C’Þzðºœá°vHÀEM·rkÓbýGMÍJbA(î4R˜H¸9*§ÔsÛfÝX˜BH×ßXðÉÑç2ˆö]uß!]æÆj&Nÿ‚ö´8Rò6’"¨ˆG‚*ýW¸äý
¥xñóü”fàù¥ ­Ûä=ß	ª/ãð¯·i¤6Á?Ÿc™3WþöÌ@Ñ
Ûå(û0'J‚a¢‡+I‡!!	·hÀç$ÜçòPx
À=lÍÈr¨¦|¥Øƒäx¥´äÏŠI–IGJ)4b<{þUµvUZ9„ xÃàÀÊÖÅUE0$8yûZT,µ—\�é;®ÚŒP¿~SpìžÏ\õ`Ø%°/<EF²,,¬2Ͻ–CÆÊ¢Ón7míU6eÒ;ø`'ÚGÚÜÌyù¢@& „¤À2*áÈpt�Ûó„+ø	.žNšA4yŒúó) ¯hvrÑÇRúãçíð̨i`„=üF3óê"aKšNÑ8¼"ü–o¸àŽŒý"–�¼,]RÁŒÏijVA*&aíÑRó Ãð.%=C�Ï4ô>—g'é�ÄÍ?
Ë]¨S §Ãð>™’jR<@ÔSx„‚'ú�õ•è6
7J Ñe/x•³¹£0ˆ‚ñÚIÅ¡�—ôRl¦ÓMâQÔ^gé‡Ç�VM4�“ýÙþNÿŽÃW¶ä0JHry<’{YÉÿ½iÅMvlI90j¸ˆ—$Gc1w<*ƒiÂêAÞïr&|ó%¨oY}|²y
Ø*„ªXƒ¬‡o—Dõú×ö°y8F�@4†ÁæÃb?¼;±à₆ù†3/9ü:öL3æýèéøŽóØóûhãgÈÀ¨§3
†ä@‡Úa“Ñú×ó‡”þ4<×#û­§AåÓg1ó×4“DRÿ9 Nx#°Gþ]ÖÐpߢ¡²
a	ˆ`�MÙaâ8-(^}…Ž§Ò0xU!²©žÙ0‰Öó
VõæsZ`{€
�ªP‹È„¼8Aàß `RT$[{\Ûœ©±Çè§TâÁJ£È†ê0DÌRך»`Ñ›'çµO׈h½±)dh&ed¥?h:
vŠ?Ê DX¬ACˆr‡¾‘Oª¼Š˜Ïîï<<ÉšÞˈj#ÛÙRz<,«CÂÀÈ
¯Õ
„s"ù& HA„_šrè“ê¤î'@Ä€ÕPÙë?ŽŸaù˜'“6¼^h©«0É�‡Ù¹¶¾ÚhNÄ)TÆ’R´È‚‹…`�,c"œ,a¡”cýîX…$!�Ú<`H¡UÇê’«É5ØSüÍ~oZ{da™…%"sÜ0Å^µ^w­œá™åE�ùàÖIŠ¬_ýRÎ<…J�è]“/ÄÀÏâh]È�4Ðs×ÚÒ40†Muƒ$n[ai5(Ä£‰
ƒ§Ñºüyìhx×÷”×p§ÏÞ¤0†¹u°(ôò8±Ó0EJö:Có1ÃÇó?iùEUF`;sæÈsII²t�$d@ýe¯NÏÓò#²vC…ÚtQ$•DQÇ;ëÎï€ìs¼ƒaS„�€OŽöbÚü`gÍ­lzv�Çxµy»0
7PŒ@ˆzªú6Rq€ 4®¡2˜Š¡nröÆìGvšO'JÑH”Ò·
�´eÀ:GÀ�ï:÷@ÇQ(UĨÃ$“
(“À�=dæÅœ„âFñFÆÓ&KI3c!œ*¶=�˜l¢,™£˜¢Xe‘–£YªìÆ,M8hr1¹ís&öÑ”ÆqÓâh8¥*CÅr-kÎ’eo‰fîÏo–�°@ÍÉ­°ãé>
Füt	Qß7d(™H††nZòH4A4ûÀbII*³Ü$6Ñ,Xpà+“Π"©£ù¡äsï7Û%a·˜’‹-�±ÖŒ•QÈ¡1‰ª4cˆpçj¦Y
bgN†å© á±Z¶GG774r\«¼Äp0j&ptŒæ‹„¼¨F€ìº7wÛv×’$¼ ïAy·lÐ\€ï9ƒ‘MóÇ|Çž`NáÄlf]Ž4<6ÐaßyÎ'“(�u9ÎfÆÒQ
\ɹ&vL­¡åÅ"412%¹†ø5›�"B84›eµ
är<Ç	ðmà¦ÒDsàB1Ø©Ž˜í-n67§ÆƦî±ååØ"¯h¼ÅÌrˆåŠ<Æ
-�±¢b
7w!®mÝÆŠ(”£ÈD”y–H‚�»œiM13CLIdDÉS‰ÑåÈÕ/<ÊЊ®Œå`¹�R„1
y"<Ú
±M5°b(/Uò>öBÈr«5Ö×üá´$'”Äxû¯+
,J„n!qåQ†YZ¨,¦7×ZQU‰ª–®øÓSPq³ÏF]r}'é¤õ¼àû?\ù$ÒjOàü²Ç¢‚š˜£P¤pÒN»YBDa›Nìa“œ¼‚@Mê²Xµ�›Ì‡8ÛƒÎâånTf9fauƒ™¢Õ uÛhr�Äl¢šQ0°ˆR̯³–$ª¹ØDN‘ˆw”âF“`LR.VL僬åq¾Ïy—ÏÓc‹ÌÁ–À ×à¡8†ØæUFˆ7džá£31\³c‰�u…mg+¦n™$]L*TÕ¨±4Ê‚‘"v|Á2úr‰unl)ñ!¥AusªÚä$4$ŠP·A´SÇέ»õwÍfÀä>/W¨k²\gãdüîÁÉ¥ñž}$î÷þמGHtÞeÈG€@Rà9
Žc@/Œ
Ymkº‚!¬	`w
›=¦˜P¡DN×"cndi5HŠíÅFø±V
øM«d8e#Éw¬Ö".ø‡95#wÕWn5wÖ¥`úÓzRÕÅ-1­²öD@.xâ£{É+Ûƒ‹A«‡Ÿ"ÑŒ^=¨ÉÐWÄ4yŠÛ±¢^ƒOg+Qb#RÚ¡¿÷�oþv~³{;ßë:§çÅÈÇ�{"xP/8KÍLСÓ—"õ˜{ˆ”:x8|Û‹ÓÀB„Âx	À—³fsðŽ`Ǥ0c†u‹)fè¸ç2
S¨1ßô‡xIaœL±˜C/RL¢{Âpž!;¹%)HxdnÃ*�:“ë³À`'E4+×
‚“å „ªþ÷Ï*!ÁMBŠÜQ°ów8ÿ}2Kçü]¢}Á€>¢“ˆ}¬Z�'Å“ ¶ðØ–ÏÅùªª+@övZ¶Îðôÿƒ"ŒJ!ñõ=_kîv±ð ‡‚äž{‰[â]IÇ	¶êÕw aʹÆ8>5�„V¬SR†Hðxƒ˜x~K©¸C
|Cæw?)q>x(�Š$`‰±çjõ:þê�±±‚@MéDæ!µôÊ´‰2�‡ö`ú¤6�˜@rú$¦‘†©ˆ½
S$Ù¢Å
E0ì’Ð6àÑ°{褪)3‡iÙœˆ†ˆb}£S†âyüÇîÊ:&iÉÐà#êyý…%f?NT=>ö˜†
î¿s˜Ú‹n\5¶™£†àó~že �&|U£Êæ;¥Öˆ³ÏçÝ‹»»—3¶ÜÞM½PÞé�¡’
˜Ç·�ºh+Ó܈kf©�qŠ4iØjÜhÙSFŒw<¹µ´ltîé�yRwŽõq.ÎòÓ/u]#œ*i£É”Â+Fh¤Ej„‰½•ƒÐ±©»”$"g‰¢˜Ch®Ž2¨5™5Àäc�C·‡V!ªbªdm´à
"þ!=33W1pjMó>zG$eXZAC¨¼eNù{¦“.É
‘ë¬Ó1mƒ!/Ú×ø3À�.ŒcºNpNqo\\T?Æn� <ì[³Îc9‡ï¢dô
 c÷3– {Á€Æ�q;Á±öñèÒƒù	)
4Á¦Aàñ|9�àÄ>tªó‘ùýd²%
¶ DK§³Eíe�öÇ‹Ÿ»D3QŠ–²±tZûù¢ö�æ€Aù	O„›Ž@)b6p€’ˆrC!"N±\P	V
 €¼<¸g%¢½VZ	àআ<˜\?ÐOQg¯Û!Gë
¤u/ãýŠVÓÀqǺƬŸN.Â-×ñæAd‘ŠFÙ�˜
~`&‹­â§iÙ²KíŠ1!íÓ¼—€~©±�ø€
t‚�îý;»:›¬ñ’à]nð"•t§)H$(ÈA¦2_Áøp9wçb'ËTb°wš©ØèóU_+QUUTUG;äö
›]7¯†Á}‚aö’µ™
Ð6%oS'’/Õ¤ Äi‹ÃÃ<¯6rt‘ÇñHM!vÖø™d½wÓ	´×˜Q©Š¥&[¡~5Ht(;íVC¸ e&””£™¦ptý2|«êÀ>¨>B>ƒMìF0%—Ubñ0þÇò?'ÎÑû=kèk�7•-~ÝøÍfn­=|G¥$GnVt@­O CÇÌ;¬¹Û¿!‚¹
´ÚtÍ<â"±.”m–„ÀgQ�	e(¹~`??ÈAÍ÷Çq5yf4÷ááÐ'Ù»ø·
ý� Øｂ’ �Y™0?G׆¡*ÆxïÛ¾çç
×nV¦�f ÚÀľה’&@ià+¦$FŒX™ª	™§{¥–=!jìß¼Ð�66ùÇ^à·bZ$¤€Ñ8?oÛXš‚T5ƒ�¿
ˆœ¤÷Òh~1­7	Ý̽³Ê$�Þ_®há6BsIAóo&µN™4zÀÌr¿�ä��<Ô4ãóî—  ÒÝ¢Ê)¤Âü |YWéwôðÌTÍÀà}¡xûœðƒåö$÷Ù�!CLPI0Hh~¸xõ>q|wÃöÿ·®::¸NUT)G¸÷Ò8ᆌÄþ�³n�JÖPÄÑÐm¹Z‘7è
,#KÝJŠnE!ëi2FÏ¥¥)¡g�µlQ aëH-ÌŸ>KÖ>ÂzNGºè‡˜låv
#˜ÐHÿ,<›Šfû$rqLZ6“B&�}²ÁÈG—~ã 9¶—Éy8.Ç’„’ï<ïP0lš)<¹71lé“ù2ÑAˆÉB�Åß�'Ûè&v�þ›P»Ûñ†­AÊù¡29Ê
¼ˆ1„6$�£Ú8�è@öOhC@œ‡h@윀 å‚LC
rþ*h?Žª8m&Õ4±UƒÔªˆsÛOöôÏþ0q×91§­Š†hœ qÈóïk³Éć\.+cþn�ì>3놃W&ô:%½zñ°‹6~�úDûD
@ý ‡èRHép
ŒÁ®©f‰
"%û±ñ•:�+ü²Ñö�BÒÔ5ê†ÎPAú,j<Ž/ñ+­ ýŸ™wtd ÉŠÈÉD(ý$å8ý�üG©»¨Ð¯Gúâ¢ÏÏ$â¦BÙš´Â‰°8b‘lšM…n
‚‘!©D†¸|„L±W?zÿ”PX�0F€a¹Žo$DÃпÎ0­“(PªŸW«Ì¨iˆb¦R†{l
IˆC”?ÿ£A´$ÈPN#p
Þð�Øá
¹˜ªý?ç·ã9~}rCxD†ü‰Jœ“¤­\k �l;ÇÞòH„@¡PhY¨ ¥
`€�!@�‰H€ZhXX
RP%’(
((@ÀU8`^zì;ј¥8e¢NÄS‚1OÃÓü1Bñ§Ù8:€î€0%ø[·NÑÀøˆåíÜAyòAí“2Uú¤S%”N?>eR>�ž='úÐèríAÿµ¼=«JRÒ½¿GÒF2L¤)„}*{ÄÉôžìèä
è$=’�
#KŒ#c5ãƒcXìYWC³¤q@Ç/› ½‚»VR£˜sø¼
—×0õ+¡LH€H&¡Î›þ//·Ü.då)xD9
X¢�Ùñ” ºS¿³AB	Þ¤9/,4Ã+}þmÞA% NVBTDÌHD°°@¾20ÊRG2×´ž;vX‡°{ÀùvM	¼Â”!Ò4�÷#*B@z˜M‚E@Ù$1±¤~ÉZ ß}ðøy�� 
BZõÌÈr¦„I!;Þ åOA"¼¶ÖC@
	qŽIÁ) ÑZÔA­�¨�P”›Z#Eƒ3BÑ@.�£Óˆh¤LC@?¤™�Û› ‹Y4Cƒ a€?ÞWœâá„Æ�­KÁIð
Áúì5Ø(ÅÐà+íÅ{¦Ìšr9¶Œ4»qæö|¿„‹
dYi—ȃè8ó`œ¬(ô(U CÒלW.$õY焨@6*¬ç=€hØ
i4ol÷
ó,ƒ0•M<´ÌÑÈAM·÷IN7v–î9ÈΛ›h1Ž䎹%Œ‚$n4çê¦òѹ$O!ë ô­áÎÁZ4ºŽ÷M£„@6ƒ*Œ@”ª(R©B)H†�UtãVj*¢Ø+…-"¥SꦆÅUø©jTϧÈa"°:öθºB?†ÿe!zîºD¢çÝXõæ0º­uº	Á
�ÛÀ¿²xñ=oöâKï—wŽ‡tÁÄÖê09×.[oñèšëÂ…/¤ùü¢}G¯7/$òEfwµižŒ1•‹õ‹µ?®f‡gMw1PÒɨOœ±ÏšãÄ—Ve�!ƒË�#¸Œ�TùØ®±A±ÏJé&k+€ÏºñÂsët]m
	eå&d0Ù\•–¿Våî‹^®çh¯Úž#Å’Ï^@í]
v6ñ€/”ì2SRJBqã—j¬ZËâ·v˜–×$@°‡G	é6
BéØéiØî‰=„“tq,קÒJÂÂùr;r½ØA„Û[_iùiìâ‡G^ÝDˆ]�1ÒèÙäxnúÜoˆù~sÂü3q…ç¬G±r¼>(æž‚"½ˆôi©å'n�‰
õÔ¶ãÎl¡D žX·xÇujwš�;¶Œ<Ô¾~}쪬ž
£ðTIHåKI"^'ãßq’ÜÙþÈ‹vÖzÏlsÖ’wCƒË%!Ý
4ûõÊp4c{`cFðí¤q‡`È™„AÇžü·\»!mßÓa
¶®Iƹ
v^À¢ýZêƒÞä‹àÓ¨%pŠMÛ.h
-Osö&’¨[ì©’…IÈ“±‡¥Îö&£ØÁŠîÄj)ŽÚ{=\nw42*¹N0ò?¯¤Ñ3<áø
:DF€ÄåKoÆdQÿ[­V=7%Öó<»yÓ‰x]Õ¼•
ÉÅõ2°é©¹€«œåMùë=:hÈ‹^’;4ß>Y˜=—lϪóßtÝ„3
c�;™5b ”RaÔ˜äïºëWÙIËÌ|ø|¯)‹ž©åÏhIŽ§~ó¤dSÇÙ­Ó3¹w'‡4ýÚft=»„	œA)æ›îÍú
fg¾£›ß)ò-ׂ;þ[÷ëÒ÷ÊžQÄD`—§•�ûEi‘f!Îâ¨õæqTäbFJ§åFêvKt¹\uäç¨ö=yõÓáßÕg]½ä‰=³µŽõõƒjŽªÔÄíìWÝ©~œzçõ³„`Ç‚õ¾ýzgE.?âÛN+ŸRuí|ýëì:7¨¿rìm'n^×ÀÝà–„?ß3†ø!¼“×ñ®xŽÂnðGeœ»^/~Ϧזµšííï
¾R×9"»ûü)™�¥øñßO8ﳸF-ÿw\
©Û°h1%ÒÔµA:Ñ•,ò³H¦ð5Ndôœ0O4eˆ`2¦†uŸ°Õäm7ÈrÅdÍå›Ð“.º9ojc{Û#x5uQ¦¬=5Añ,Æ-¡šI.
ï‘؆4Øщ­3”C·ÇrjÌvø{ü,ò_�?f	JHLýh³¶õd#z6òa0â(¨€¸ÚÄ”ç‹:`º6Øk˜ç¡ü­\`ÒÚ³Äßv°ÈâÈÖO²š|ªÃ
C¯E·�i(¿ðßÇ4nõíÆøuÉÊ–sצ
ŽxÎx1ß ô;¸áˆá
ªŸÛ}ìÀ*÷Ú¥ª‡;½˜ÙFBbÖUíkÿäEV.hƒQ€ð
Ò”)à!åP"|�ã¥D›?�åSI›(Áß
@cµZ1öà
�Õ¦¤m«ŒÑÈš@�s*&!í'mq„ò€Œu‡9éM©5‚I¬à,Õ5Ùˆõ(ÑÃ”ðá"æ¾
“ðs}›G’´@”³ºõ¶+æåîOªñŸ¾1‘#ðä—½GÌI%ëЇkÞàxŽbCrþÇ5�ÀçHUH¾(Éëp¥©nð®Ý›”æ/+&¨¦Êl�Tã6¦Òèªl%‚°ºš£z$Ê£	óeCH(LRkrÇ0(YQ×g*áxZåΩpŒ§èN|yæp£˜a¾Ãaæ¼pcÅA´:<ˆ°lù‹R08Àä}t"ÇVîÖÌ„ÓévÁ–q¬Ï#?Šš¦ð†„M".ŽaúµìTÝ{Dð;�‰°hÐØ%¾wáƇ	°”Ržr@àã�ÑÏñ§6{,ÈHt7¿µ5og=‹4°¨��Íò´äldd
 hdçà>ap�‹v¤ïÁؾÜS¼‰ÙнÔG$äA¿§YÐ�Ä`ßËÈþ¸?DAö~hѨ"ð�Äú3³}’'=@÷A$4ü…Çöåä�Áø«ˆˆŠ `H´4*ÕY`:.4ñŒf£3¹ài
áG ¬¢$�d@ gi¤è¤iòuEBlæJyb<„êuyu§Q�ùú¶Ýj�ü°™Ø8Õq‘‘§Ü»D
ÛÝÀ{ö±T�yõ?®9pèzSÅOóè4û¢Àݹ“‰AĸÀù�Õ‚#Äì¤õòUEóH xŸW¾¥|åTÈÉ@ÉÈÜØÀ
[?¶ó_ê§Ìâgí¯D`yÄÊ�ÂñOHL@¾H>Be‡
$F›ˆÊI6=£�iiÙ­7“,þ‚4ijg‹ƒfØ%� +µñ™
¾u2f\ÊQ¼rI"%Y§"P’¡SÌKME"©eU
¡&‡8!ÛPØ™Îõqâ5™.E€�oZm�	31ËÑáЯJúÆDç®aº‹{AßYñhb.F§l’{÷¸º�“³–�ÑâWê¯ìª«=úØîÛgNÙÛ;UÛwkžÁõšSêÁ$sãB	n°Œ8ÅÈòÉÜØMÎHs“,ÌPÃBTDôB ùÝÄ,ž[K¢šò4ò«RðLÐï":D‘¤ß»œU½ÈÐ’‡ÄC}ÞÛ°íC§Ö{äÍ�;L”yÍälfÜ�4ö¦ônzM1Rmˆð1D1|}¦q€¥8OrI "ë–{?âÉ­Òm;H›‰â…É¿`èC0}}/þ¼Áèé@r×�4À„^Hñ;Ar! p:,䘷N�>A‘=æRû6G'Úm†4’´#�õ¸‡I!NÄ'¤4…Žžþä¿ šLu}\‘ÓDBDcÚtQÂÇø0y/�÷¡LzÁß"„t9Þ�qóíMCÅ…k©
>~ÿ°F–ÌaZ„7Ä7XG …­cF*
ã1YÔ2¨è¢RŒJÑ„

6°Œ0AêùT̓¸ý©/b02+NÛ6þ \}½Êa“ûŽž:9‚0ByôÉí4‹CŸ�ªF€z�bbуcIŽ	E
0EÈû<Ø8‰É¤Ò?»n@
?”;
Ž… `!¿…Há´¦g8hø%Õ„*=PIŠ^i
A4ˆÆ¸Ì"-BªûÉSPv]*ÈþÙÔknPp@FÄÆ�)éIAÃE„gÈŒ,øk°.¤æÎ]§oO^È›[�'߲ߚ2”„Û:C˜5}F߸6“[-’6ôˆXÂ&Öie…’<_á |óè÷üÝ6õ€¯Æ?O¯>‚‡H�y™Ía(`F>QŽo4õàÐêioÀ×Ûå!¶�„ÜÒ`
È|„÷ㄆáAád‰£HD
AµÃ	iCÉì
X¤®a#‘�0#0˜dY%>ˆB®a{¿0l&ú®‹±¬$øP~ŸtÙ°4ƒ’/!ŸÜÒ�˜ì8}
mÜg1åàü"(—ðS¬T˵6º³¢¨q+I?˸LQ
/âxø„�¤I:”°ü¾õ79ü°‚0öj§S™•¨%¦¥‘Ȉh¨%.F­ràÉ¡ÌUs æâ°L`i*ÄQ¤üàw6íÔÑKq²˜uåŽþ³ðíªª¤:ôb&��²ùRQï[¢4BA°%0‚fÂÄ_Yð3ê>¹×ëÙy;µìÀ1€6ÀÓê×n3“¸-P†PôI€Öb(à¹æ*�
ÙõQc
=V$|ŒCOaݽ“0ç+P>A{ÑÚ(DÏvÂ�9çHΗw�!E'\¢DռŎ±d(N¤hi¼º±¼$M9ÝïÂŒdçD8
:Á§Ö#BA±ê¥CPÓJ=â"¼~mýPõ”‡"W•÷Ä0­±Ò~¤C_nÃÌ”Z@ŵ+smƒJH¢¹LM{*†;j?1ÝõèɲG¿(•k‰OüøKõÆ÷î9W¹“ERùP„ÄLÇ�f)&i‰˜¢™�c4Fc`q‚	¶CLˆÂR£C§Rx}ÇÖýä\`Ñ�‡6'ï­°WD�^ò›}¬[ó̧B«Ë0ý�	‚#C
ðâ–'Ÿ?U £nÙ}píõùêuáØ?†Û΢uoIEÒbÕ7«~=á®ZÔE]Ä:}˜R0q/ð¹ê¥:xx›ŒÇ,®
ÍèÄìUªPéܸƒ6
‰ò8ÚM_—>çq7yéÝ;¸1Ĩ‚	ZŒRqD—4�¦mêÛvÜñ£jX¦—µ¶B²>÷ÎÔ"¨SC] M¬tŒ‡=G¤«I™ÔfX÷ Åa#’5Uœ—Ã¥C Î
~q䧮
ÛLK‚	$U
w	Ë㣽ãȸ’BÔzu+~P±iß$§f"$åˆ(–¨iŠŠoUì'Cý±DTá¼såeϨøûO¥ÊçÕG¬†Ü
»Q�‘ï{÷œ¡ñT¢ˆÕP4ŵC)÷4v‰r1óפ¿´Á¸@kDó9ZB¢Ó¤SõÊkQ4àìÐô ˆ0zT29ù 	Ýò”óü”/X©QSü9¡v¦tΙµÀ$Ì›ÈÇs¾AÉX¤s	�*(üϨŒV¦gI�a0®Y
š¢ñ�?}#)ð8	Ä?&ák<, ’8+!zãâÈ´E2C™xB$\=¦ï‰ãæáÎûqÊ—/ñLèQr
~À…eÌø°{ó`ÐcÀåÑ9¨vŸ{¤ÕUUUUUUZ
q_k,´�,¡>ÎÔ�°àNv&pß°<�1–‚fDãp $’ZqÑìåÈñ¶7yãˆy}úŽè‘ÛO‘ôöý@ïrmr{
€& ?lè(�(
�¶W¸¿$.ˆH=‹D°.Êâ¯	CHŸ„9ˆªCÝZ#ŽÃ±„*!�ˆ`
7˜ìñïdãeìW«møô¸¿?@G
F½n
±÷KgÂÃA�²O;²T‘W†MDiÏèÙ€¾wžSg4ÒÔ6W,ØdÊP…²Ã�·xÜ°�
¦�wähã6�Ì!œ,bH+do�æì¢è{…šClwrÔõwrYMŠÜÖ©-�›(³SV´BR“
i¹ºöéStR¢eâj`?ÚSà†tÅ( XF°Íq»¶¬ºI(Ä�ê$5Iut&ØÌ$Ø„AŒ  8Ók¡mâ¤<醈¼ƒHÄ tz¼ðÇ©|¶\y�ëÌ·
ë˜.”¬§„Ó‰ïU9HPFÁ-D „4PQŠ¨
¦±ìˆ‚ÐãZ"‰˜°ªÁš¢DÓía–<@¡_$ÙoR«ÂxwØÆ%„¤„‚4¾¹t)AŸŸ£Ï*£©i–¯ì
sA„»�ÞWYæŸÈã ¨ˆ¾[�=•ÅföÌ-~ôiilg×|„Ãd£sZyìLòࢤ@ÿO¢â
®A¥Ñ
¦âœD š~ŸêÕïk(�R=
þé h0Sî>Ї88¸
xTÖûé ß$
ØVú�šÖ]¡Œ ÚÀ¸
4-“Ám²Fñ�2ËYK§ձSn¾ÀÍnÓÊ[aø0˜hñÈër"OÅã}­ƒÕ vÑA y81¥›nXœÛ˜Á¼2Ø’€‚ÙB$J;ËÉÒs*hZ.ÆF†–€¤�à8Õ�”)G¸ÂB�Ý
�Ð~Íyíh,=Ö=°fCç©<¼ÔÅÎïo±sÜ @¤÷vÂ__oã1a¸ªcÓFðù(
õlðóÅ bR*B(’†D‚bZI�(…‰†!%a�‘N²âàž½)¢˜©Içö{¥Úóôa�ú>"‚kôX>‡0ôÄt!ËHKæE÷éÏß#È¢«Ç¦0a >ÈåÐ1únàoaò½j©*!@‚{?ƒîè7¶‹^ûn8ºáfßÐÑóSDÑšLº…_Ðm®
‰;è•"9ûçŒB^ï‰ëý>”àÎ'´P<;q¡*z´,¸B£Øääö]·}˜8;?Qèãuh¨›²ó’	P•ÇøÝ%pû‡@Ó�“¬&pBàÇ®ü áý|íÐÁ±ªª«•Ukr:8kTcœ4|íÐÑ°oˆyºÁ”t7-q'§•få³!ä!,s¾¥ƒùh¥±Z8ž›mÆÝG¬ãíÖlÒ¬~|Á]MH¹¤Åò£pÇ ¥®F;xð¸¦M4D4Ò+�ç.¼8�³ÜI@)!`ˆv¡D†ä Z�	k²Ô¨H"‘[jJŽŽa2;d6É�€3°˜Ùs²Øs²Ùpl¦6Ll¹ÙldÎÈcaÎÈcdÆÈbD¢�$ˆ…µ0tb´5‰aíËÒAäHot²KiR¤®„uK-®)X21ÖAK|Ž²æ'¡Ãô¦ëÄF‹tÈæBë‹-3²‹AÛ$Šæ$Ç5 Ù×Z(`ÍQÚ:ʈ*`ª‰‡sœ>g¼ê](cÛ9:JC܈ç�ŠÇÎ8yyD÷âAÕ ŒoCÚ£]\#-œ¹q„
@t•vÖ: 11˜@Œdd9…JŽNbti0Ì»c3
Æøj6“	äç‹÷'œ�ͺ@ÈA$³–î&$˜…£T¡N6Á.1�Ïz!Ä?f6£í[‰ÀÐ,yéEGá’„Ê1}ò´¡�å~Y}„>RŸ•ƒ×ø±ëP>h	÷±ùÀ‡š'áø¼@í—À‹OO ÝÔ9�æ†ø•ï‘Fa†
$Ó�Þé�ƒÆ·�WÙ�}úSqa
$É=¸?/£g}°�ùŸôÙ	ý nwƒâ)Ãû™îõÃÒú§øA®ai
¦ØÉD¬×6Â`›¿—¡øA@D@DŸ�ÓèÆ°c‚(š4cc>‡Sbª€š=×Ó¾£päA¶“ „?ï}‚ð8`ÚXÔgç~Ô©eJµ$ö»„Äf­¿©6*RÖ¿¢LeiCÿt4~2øÌmJ-ä~.‡´¼a™éq]	(Ðè�<ƒË5™ç
ÕŒmÛ,Ñ
Lwb&CBÑÒ„4†l¦)‘¶×Cq£KQ‘‰Q‡ÍÇöq—Úü·ÍùÙÁŽPº£‘Å)1”¢�	-Xññ¾;ˆc›vnüe—Ú˜´!€Ô}Jª.5µùЖ
�ZhÅÐ1š¥ej™T7>1mk˜RÙV@8¬M™y!¿š¬MON=Ɇ0ÛÅ/Þ5,®=%„ÇÛÊÛòã\i Í–+,•¹etu´J<Ã.DCSL²®)«ƒ´�3:ãkg
Pá€À¸¸Aò@y0B%œ½BæÊäŒíÈS�H­‘®rg"Ø*ÚR–ïILLB‘0e
ZBC�]G=#¯BôŒÃhò@_/4C“…ÔUXB½,å³Ðp¦ó/Yˆa6¬2c=ž7‰Zò^š}´Ýµ6zèåF½a›]kd˜—[Ìû^	»‹@è)Êg˜x'–É¡Ö…$ûW„dÅw6߀Ӫ8gf°çtÝ#[MˆÉ§£�J°éðv*ZÒ«SØqôËJÄC‚@“Ö’*]ØIÍÛa
¦Å¬ºL�rC…ÎpÙ«½¶—T“Õa±%!0˜ÌŠäÉwU9³1ëÅäÑœBn¤âù§ 1‹(c’'“˜jf`ªh1�'#(¦à^ˆBßÊá˜mÚ]rsJÊç.ôær­÷¢KÔ6�BìˆÆñ�–¶Ü¼ï…î^B˜¥Ã
ôäbx
àŒ“¢².5y¶³X¥~J{@/8oU‡+a™µ¶sºæÜ€�ñÛãÕUÂì>��6‘i‰ÝÒu1‘Uõ©q� !_š†ÅNµ
|2|Îzij±ÜZ ø§f¸HÄcä`fs8~ÙJŇÊO•Ps
,ý	å€bS$Æài@FG SÛòã‰ZG$3Ž“:’²VÛxàÆ'JqñF¹0›ö@Ô÷–6atSwOÚa%lÉÈÔbH†äXR!ØbQC�×[]µI	�½›˜2š9gÂè6ŠÚdŽm˾Ðú�¾:�¸¨Þ!Š¹–AMà,rغ@ÒaÅÈü?X}”W,bÉÍ:Æà“�
˪žDˆúÓ¯< 8']ªtí£$Ž;q¾­ŽLžx}˜1~*3ˆ}©2Ž[/;¤9µvõÃ6÷O+,á�¤ÆGe”ní†E¡°¥ér¹}Ñ*Å{Ív!!"7‡"÷M�Ü4ÆBðw~Æ-BF9˜ý:™BèðÛŽªeÁc	 ¡! pÔ	3h'."#¡Dö'
HT™¤kƘ;\[Ȉ¼À{‚>„NJZDCŒ)¡1.€
"ºV…™Aò��Éo"Hì>4n¸×Êe Çzƒ`r!�0w$šm;R>Ó±¾­‘ó"’¨[´˜ÈJàï‹,ÒðÑ´T[dŠ ¡0	$†˜VC2‡
¥Äæ¡®÷wz›Þw5p<6Ÿ˜µ´$’–³/TæÝߘ®5c[ãpÖ.a×	.¹zix uÄ™	&„7�‰1\Ú:¹,Û|¾2ÅZK²â醈\Rp–Áêí+.ÎåX`aka]DH2P牵FÄòëºq„r‚„ºf%´r<¦®s–…'
*Ò©ât]tãC(�\Û8Ĉûéw·qÎ�!91Ô”âH3¸®HòhJX6ˆ}ËÌž¤=rúcX¾ü“�á2Ëå£×YX�ÛôÔ"nǧŽÁ:èªaÑ¥7&ºÙ¸,ËOdò2ë¥ë¥‹Áݸ,JÒ`¼fÃ�»ÍV90ÝH^Y†ƒlojh	‹Z}­0>åó“h0RòPÑSÏOA�™7e·“˜
³œ„š7ç4#]—P5ò!ø©Õ—n¸¸|åš››5‡ +eN“’<,©9—¿K�wëxžÛåĮٙŽ˜kÕÆÌÀö”0©Øà˘	N.È̳·‘3³2­u½Åä80Çt�i 5D1¬3ëTõ›é®*®3¨‘àåÉ——ExG	å"\Äb¥8œ‡q
Ô‘QyÁŠéDsÑß+ʉï�¨pÁP—.‡)ûv�VròÌÓ;#BZ˜-46Ü–«»4Á‚pݸWÆÎM\;¢•ðgšÞÍ9rІS@³L3!‰Æ	+3B›i–µº›…›˜¤BEÒ©	¶²Š-”[à ò*A¼½°ÕU
0Ì�·¼-(Ë×£/Ô;Cž1Æç.g†gÌX…=¸[£;~G@œËŽXd¸	µr†b²Íˆn&UÂÙÁÑá¦ú¬[^þˆòÀç;Øï¶ùL ¨
Ÿ¡YCRí§…¡{¥~œ0É
Ïc×¹¶?{ÚCÛWÂÉÌa$‡Î`«àQhi¶lx§M1œ1Üâ*ÓöNÈ
<Œæ'Oˆ9žäV$Õ”á.wÏ]ZÁ¨gYn�3ÜÜ»›zÕ`Q-|;«“4—J(Â>Þ5��f=&Öu‡chÛåé
¬EÍj5wÖ˜jRÓ5ꔩÂÐ?£·‹}­²5ÚâŠj�ã|.=¦G##A<8¨}³Xp1ƼcZôo�Ë�
\L�ù—Ò—"G™rg¼U9TL;i\*RÅ�`µ†¢¹ÚÆ P4$š-mt1ó¡ÐìãtÙÄA8ÁDç8
ÁÀL
ƒ�wβ…DÈG@ ²˜C0(2¢Pój1Ž”ÕÞ8G$
ãø�:™Èö:¯º…vhHŠ½xј°I,ì…q4Ðßwc	¸–fPG3
Ѥ&y1?Þ³’yéÐâ¨*p¥r<à=¯»«Óe°?²25’ÔÚËKß1�2ÍA­ÃNÓŠk¹¤òG¶ˆÔtÉlÞ–q¬Øe½·¢½õ·Ž½uÓTÒID“æƒ
i*ehÒnPÃBR—¤3Rqö¢�ù�ľ3P˜MáÌÞ9Õ4˜ÄÓçY¶Èƒz+:`Ô’ŠXwe?ÊH�JHv{´w˜jH¹Yx¹ÛµË—Ýwé—ly6†ûÙdy[æ{zÍÐ;‡u«êMžK-dè‘&ᒗ̨½1ƒO LcÚ:j£–jp:ÇÎÌFÂÆ9"<ç¸Ðô+łꇺX†”‹ªf(UqkKí^
Ò76;ŽaLÑ7!JÁ–)”.¡R’wØ€Ø�õ"´ç¨ø°\ä›4¡‘¨@
�(v%R�Wm¡êd 5Y׋N«G›‘„[�j¦ÃJ€x)ˆEW\Àø­Ò€ú¥L'0ÜÛ€”Èz¶†ëÌØËi' Š�+BU(†»½
ÐÍUÙÃ:Ú=0SrD¨]mƒyèO—H>YLÀ{2
a>y
<ÈÏ™ÛiŒšÅ¹	‰HåšæƵÈð—²z�_ší2/Èè‚‚Ú!àŠÃ€Gâ‚ìÀ6À&–ÑÛ{E†Šl&� Í*Œ ` N¡DQQEE-Q
‚Ç@‹ÀšÐ¸G	Â.Ái�	HÆŽÎŽÑFÓXBK
ªì0@Ù�ªífÔƒ«ШhõzÀä¯#�;Àã1PºÊ4´LkAÔ[A‹«*z6ÙÀCÔ
•¡PÐIÁï1öö{UÓó	À¯)§¹î®Á
øÜW´Q�£é%¡0„(V ¡‰d˜­�Ä+¡�òÈ‚ähèšù„yCvÆ}Äø�£Q	4~œÂF¿TùI)w~|Ùs"³ö¼´ÄLy�MZA¤<Œ
ÃhÐòàG*õr{z—Âé~Å!1*”‡´NÈ÷Û†0ºJD3Ãk‘ÉB:sXŸW's%&—^MjçÌÆ
†š"e$+JÞ(”Ù^™šccl‡©Ô%<ó4�Rh}sS逇¨îFpá'0hplr9ÍT¦-A•i˜
<žòv�–Y41A\/-C—0â¡Îp"Ó¶hkB„»ãà“øøH¹Ã)ð{!ɽ]æ:)Âç�ÎÏ‘HÓâa@tƒM¤Æ	 ™Ì¦×:¸d&ä�ÚHF�‚ØÐÛL¬ôœ�T	AHhB"”~AÌðŠbL¨6q�J—Öžˆ
àý`ˆÊCHKâx’Š{úÎ!š:FèÍŒº&2CÀ©ÎÝñ¸ÑÖùóŽÍ„¥1Blg›÷Ü ¥�
Ù9)zÇ×Æ°¾ºEð
Ü83šƒâ‘ÒñJ$ÀqÄ1´=‘>4�èøÒŒŒs”Íå#rªhr:¯w¢	Â*¯PÇ…ª.�à
Ÿöüþd’C`:l†ê{<Ò2¼,{*ûsY(Ékåâ
E>>Ýk¿ƒŠ(j •nÄœ•ß�¬¡ŒMDc1ѶÚ$¡£°ö‡@w9³Ê*ªˆ¢Hˆˆ&gì�¾ïl⢨i¥ŒØ\X%>:ýIh?†C"„wB(�°þiOÀ„Ý &J©�(¹#�”¢ßO�yEôÛçµöêŽè©¹�A%Ž�&L)‘†?èÁÚž2!—H}’{
O’"(Òp×
–’Â:6ODª©:·;à¡ÞAû ÔŠ•õ>‡‡ra>9!h05óøo€Å¤¹øJ#òzãçØžÄ{U}$}ÇëR‰øE(€p€éÍ
̛b
ß’žHÄ!
î&€¼�æ­ÙoÂNùäÈJ¨¾~yLEÎ~¢ˆÃRHQ‹C
Q›ø"8L‹0Lé1ƒö˜Áû7—nŽ…
¨YÀ�§§ª5ïkÐ0=,(ã’|Ì�R_ŠÍà–KÙ;¶Ñ!Ê¢‚†#òÚ!Np¡»†—D@°»?ÅfGŠ
G}�†šu
Ö¸Á‰T 5ÉÁ2~˜p¢2ÅÙ@Ð&&Ÿã„Èw!N°¤¡]èI@Žb}ìîMŒ#‘ÒÖ
Føgw¨”ö®RMÌcQÝ»²äm�›� � ©– 	EÒ±RƒŸ
ÌhU"
 �U} ìšm=@xŠž(¯0à$HùOˆön{Iµ§_•£o8õ#øº=ü†5;ÅÝäŠfuÔ””#H÷*� �À¶–)cH1B8ÃåäðÞ?'Ðû£%‰ÆƒBxœ€‰Š;M0XÁÛq—qrxÃèúi;‰Û«óq|îIëßê²	ЭÔ(¡¤’xO®!+ìùÕPË)Ø
‰�WØV"
	�P]J
»ñtEæt>+é¢0HHö¤`OÌ�‡m§“äR‡hÂ
I�tÄÍ`HCÆɌӕ°ivÔkFÎ%LÉ$
u&é|ãq8àŠ’‘R”©
_Ü�©ì
D™
Ãgáù};î_}CS:Ö95tÉ=Rˆ�ðŽbT8|ïÍŽ$_®Hüañò{�‰öùöø
4(g¡‡É[åé"­4þ>Þé‘ìÌq<øô¶�fÍ�Ù‡ï#W•YY³M1£p‚ 21ƒ:ÖûïY´àŒãæ"{‰X ª;…TJB Ì�ûÌþ©‰ŠI€ÁI‚,B~øù„÷{K_…–IÝflJ0IJ	ЯTã/Æú£Õù
ÎHD'»´¦€™™çÇ_gß�ßxv zOL¥~(Ë32ç15¢1—æÖ.±O^�(Qq8�íÁÀ—‚
 uŠ¼<'Œ<³ÎÝw¬
,éaßê(ÑÚÏùíÃÖņ&¥OÛ"eOkØæ=¥åÓº/Lšp´
À`˜˜ËñîŠéÈáä&‡˜êc¬‹!Ê	Ñ�×%ÄâÁ/äÅÈÁ>b)íP/ÌóòìÏŸô¡átaç0xv�xi â
¨*ÿP�X›°0óAîäX‘ÇÝñ€ÿR%?<¡�HOD×JTˆ½<€D„_¨w+#êP}×Íû,öäY d
äD
lÊY@²
é‰pC1WAtñ:v¡Å;é}:ÖI
ÿÊ
s~59JK§ÖÀO–`p¨Ÿå4˜¿n»XÃ[`
¥³éŸ·_]ß4}¾¥ÿèSê°–(ŒÓŸ‹)ýVkÙOýRv!"Qó ÿèt€iýr!2�¯ÐbJMüøò‡^ÏãßõŸH�Õ¨EF@·QCôýh~owßìþ«Ÿ‹æ_%Œ>®?l’I$’mCZúd×¼m¶ÄÑô	
È6þ^q[qß6z+6ªh#Q�PÉ%^"b5MÅ%�Àºâißçá@Ý]¦K˜ll 'ûäR‘R¹ +í„	%ŠY@ˆD¥T:, r	 $ þð—Ôƒç}0òû‚ôCüøž8“T°+Õ ² ö=yðãíCîR«cãÛçôIJT—’WQÉ+`!À‚{¥b_÷f
1UþçÂ7ÜMÝà…ð`¸YaÚ.:4âP¡ôù-?1Ÿ>²™ƒIà§Äó �¢$š€„VóL'ÎymЫÃö|ÞÞ¶4‘²dÉ‚
(i†
!Näƒ&•”JˆHA‚ЈøˆÆøgÍà¯ß²žOáW–ã°—3Ÿ±ôÃò$"M	Ÿn|Ñâ;À>çO–Ñâûe(ðE8Eƒû@2"z˜`w>rÍßá]>5-?š>È׸yY.®aý–ÑàÄ�?²_HH&Iôp¼å0ì�çRJ8lÏÖa“DÒ¤ŒC�éÏ@âp‡3j}–©GH¿äs7¦‰ERÔN1�Zú	E¿"O·êâ¾]5a�W0ÇíœAOAØbùÀjJ¨þ¨Ñê?¨öÁÙ‚ƒ¹ÁDÅÌï-Kì@sÛ¼^„%BceÅïÃ'&DûT”õbdÄv!lÞ߯=ËóçѵÐú¶ž£8 ö¡r3
¯gó¸´ÂqÍ=rÝvoõ™	23ø˜‹å£¯ð� Ï/\¢Q–†´fH„h¬¯~÷­-®ˆ!@(¢à>f	”¦Ž}ô‡p¢|ÕÏuAA;Ãü£¦õý ~©*”½ŸÃ°dx¾/ÁSùù|”O.ÔB—˸î€üpüˆ‘K`a€èü^´¢D!ùg碽¤¯
.òý¨›Ö›vBÇ»,?cÖˆ=©›{ƾLœz�Ù_oOÀ‚‡I½…­Âûó
t/9>÷C40þðÕÌ‹rïK3²õ42î±2Ý!V‡ë~ª41’kàŠýOÙ
ë
¾‹3;e0&b"FF ¨¤´
ŠŒ0hF�Àû»µ•@ç8à
²‡ü‚Èñ„HÜ•6Ù™ŠWàÊ1wÌ£ó7ÚêM3¾ý¹¡“0"fR×ò#C
ô#àQë};Kt°Ípàï4!QÊA@!ƒÚDúŽeg¨û=•HSDPçë
X€û2–‡¶¾.Â)�P`C¨G¨Á{¥>Õ�Ȉíú¯#º^¤a$Ù8Åè�uÇO±DcŒl"ãªnm0u�Ž†æ«ºÈ¡ì„2óáËHr†ÏÕ’\G`íû“á”î÷œSïiÿTDª¡ºhˆbªJbb{±0x}gb×;n_FåÎëÉ;x î&ˆ�õw¦BŽqCç:ôlq®`$ �M³êsi“Â)$ØJqÑ<>_vN¡2ú pа¤ûž±¶>�Çßæq7{ðwcà¾Â
¥  j�¤ˆd™nýz=Vã	¿Äú�|M�Wìý„ûeýQË•M)Æ ¨ýs¿î ïŸÅÐä
Úùíµ¬(&Ké@À “_Ñd&b<»yžñcGîÜäBÕç,n[%´$(ùÇ=ºUͱ8}pàs¸áÂ’ˆ�D $)‚BŠ$—¶bŠJPibD¥JU)B¢@pC‚(€!‚R8{75qvH¬„Š0CØp.TW¬y!Åùp©´O¦q‡‘{î€4žÆ³ܘÂ4 €C
B¢…ý?£N~2NPª£ôA?aõ€'[ûȬjC�à;óÜ_ê »04 ïûa®Jaâd˜Ò:"„~È@?G±(|%B€t‹H¹ ×%[AOW„UD‰¤? ?Õq~È/ã€õ€
RLsS¬žìŠZ÷• Ùâ2µGŽ0ʼxˆ"ibÃ4Šæ:)‚%¯^ð0nW[¤öšJ,F4V~FQ¦ÃÁéµÎ°~ÙÏœM®)e­jÀƒptÞà ´ÕªÑIŠe:©ÇèyÍcB"a•˜(]‡�UB“ôó£A ~]B�„!É¡þâ"gg]u)0ÝïKƒ;ÍÀöÉ›²­‘Ç"¬X¤�tqÝ÷vi÷ô® +?×%[‘þ¾�=žçÈ"€b š0œ™#5¯¯'íƒ�Ù9ƒ—ëî`+Èïm»Ÿ ã=‚ÙŒw�9›mw8etÑy˜pnk_Çž)±˜€ÂRJ2˜Ò¸Z—
D?ŒyÃ[oYç!4�Š¬X0ã B°µ_©óë7›#ºvV�KÔøï'ç(?�ùŽ¢žè;öw±ïªX@¢}WŽNpWÀĜƒ+c•È’¹Yh”lik&‡êкø¤ü}€/`ÇTA8"lQjl:ˆxHF$~Py‘®p·†
6ˆ4Ä�À=DF‹hàáNB�K
ÚìvE´à8{ûü£K´§ŽZóÍÏêÆ(Š‘
³#ÝíöZeî�!²*9g1,BV0ÝTJ§#Þjdû°²úÆÑ
ÒÚÕŽ½Ôs�`£�ó©æa¹Þo姰÷â1D@QOœ>ÈÚhžU*»!¿?ççÈ&j1
|¡Ó«¶œ�Y ËP�éÁÉØ$M‚

*ª¨ªÐ6
ÍmóŒPš1±î€“aú¹ì¿)£f��Þ:wà>­�BYBŒ~ëÒ@s„PÀDÅTL$D¤ÈEDÀC-s
¾a•ì?öפ“¤X}³1$Oé|N§T¯[ÌQ]ƒApGÁ%áÿqØzÈ9S(EÞèBÕC~ÒRú_/~[>I&O<øbaðg9´µ?V¨‘Z7ñañf,@ÛbK´=yˆ› úì%¡ýÞ䨽Ϣ@(CÙv©P½§A÷ÈþÚ”O–<9�®•òÏôA¢Ä½`‘¸øÓÒlžÙT}pþÞÀMàÐ8�Ö”¹ÐŠ†0>†Ë˜ÝÇ°äx:çÍì÷ý•°H¢æ`©‘EåƒÊp‘ú 
@©è)Iõc‰!ñŠC1¤Éè�ÀL•Ì${ÓéÈÇ=AQWx,�öû;P·×È3
îÒúD_šè)Û 4´(sÁsm{@vp2–�²)زDÐÿ'°"5ë¿ñÿdNsˆ¢‚j»$2)"³É"L½]œ|ÓÙƒÔÚ2›Ç3è,
îÇ`W1P>ñ%RÀhOgeȣѕ"0
¾"¼ŸnÀÚ07tÉ&Ñ_ýOyB¿Ö�ýšè| >„
íxüRzK`Eû
ìÃüL…ÊÒ.þ‰)þðòÔ²MKgöìeù0ð/"z]gŠÖjÑ'/oþ]•§½¾L	½©È!7;R–ß@Mˆ�‰(\-òÆŽ™ª”§|N˜€g
x°g1°Âïûº»A¶áç‹0E$Še.ò"Ô'&Óºx•�¸¡›Òí¥°×üÊ]|fÁ6»³kì[<Ëþ a¼}˜'�¸ìÜ
(dÅ€ŸtHÐÌCöA*1ˆ„¥ŽEÎ	ÌêG2’|éµ—5"€Âòëã2pÐ;ÿ]aÙ
¢lE¨À!Èåa¾*Lc‹Ê5Wz�ýê
RÃìW‘â’§¢*’v¸ŠJ$¨@N˪}–}X¬¡Õq­õm4�¨�aõüò¦G]U×4qŒã•0U"Ü£C3ìBcùÖ#9Y·8›¬FßPkbH=Á#§÷bÓƈø�:t—D¹•~hA°		8D
:Õc�Þ~÷ŸS×5ÂÊZ�CíÒ6U0¡¦!x°ÓhA„ä9‚{ 
£q~ã;°Sh"Ž10ªA,é}F ¶ƒ·Ë
³Mï°EÝ,èT$„3Ì?\”N¥Îš|<º®ó ‘Ý6ãè�–Bµ=¢K~oTÚP)à‚Ð?@íS‹ÁD'Ãâñ©±CjÃfBØ,t™šPj)
¢Hž©ëeÊwgç9hL,!­ÅŒSEÄfŽœœ‰­åÓ_ØûÐ
ND‡_WU�Ó³Efm7þýá�žÎÒlQÈ´Û¹YÖ#¦å"&¬Žìe0é`¹¡oŽ8Ȧ™c“m
8/&Ì@ÃQ
M=ÿ…9õÖº¦ó­V™Ì%þëNáw–
l®�&¼»¦VTº–åeaQ²
ÐÉÙàA9ÞòtÓÊbÈj†JÛÖÂʲB5m½0ƒô³¼j‰Rqô"Ó²]¡ÓxP;̼4E”÷li
ÃAÛš
y�Ox%D}§$8%
h”!
1«61*¸é£¶ŠÊ©Då&³$	ê2q,Ã|iØ�p_y¾ vXAMKH·/^°Ý,‘öSABo1ÈP)].„’|a]ÝØG—²š!)S¿<‡�Å
>yƒ�À�ú¥OŒ|½yÏ6=öP‰îΔd¡$#AËm
¤Ï
W¢%Á«í¸º˜ký[±m3k‹JŒm��ƒ¹òæ÷|ú·“âHžÄ)�Û“ÉÞˆŽ*p„öÞ/44Ä0Bµí&%å˜TQDR�jsãÐ?ôrê{sƒÏ˜\&0´êždS‘Í@ÕÇBdX2-Q•«jˆ!£UY¶÷îlÔ˜T@š‰cêGõ©°ÛÁ,
áè 6G«ø]¦³—*ìÂ^ú›¸D2ö j pÿ+@?iŠ&º�GÓ
{•ýä%EHR…
H… ÄE"Iª»öÁÞ½î™Ñ8ËtÂ:˜ u„ÄÿÕ° {e‚TÙðD6�"}„¼¹ÓAPNáåþ­ƒØIèOÙ¾$ßû=™àXŠ ÃA¡*}çd²Q€N\Ûñâ‘1K�½Ð‰‘øKþbv‘2È‘uÐjJ&«û|ás4´š:DUJò@ºV…i(¥©`)hRƒHXR*¤ Béªj…M	F‚–&ˆ•
	¥’PК“NŠb¨–�¨Ë­ 44
J
Ä?õ²ÅÊ
KE$I\Fñ¢6¨I^΄©h‰X¦d—°æ™#A¤)"I$ ÛQrʵH�SÍ	C2MKH¤HŒAHÂBÑÈÒTA4QÁ4§dä"÷ºšHÆÍ)0ßóó�ð�y´€Ð4<ÄÚ9GôA¾½Š\ICE
I Z GÃáŽw`6¥4ætTWOôä×îÁþî'Q<ãÀ>?�åÃÓÿ�Éf V¢‘HH�e*!bSº9šËÆC
 ’A ¡ª@�¥%ZOŸøšûÿ¤åÿ?ª»ùúJªh4ýŸ¨ûÂþ†æÿ1—Áˆ$2¬Ký±é”"Zhá.@$h0
ñ¤«ãñÏùlh¬l˜�
ÔoÕY‰{ÝB@§sû/# ƒºE
ƒë<Š:SÁäê“!âW�¯k—
EDE_
�Ñk�güzrÙç�„ë§å,ë/P�Š
óÂü N„¢i1ÜÛP~Ï«ÑÂ
¶ã‹‰Õ•�Ï$Ìi£?Èî¾ÐføÄvý‰„ÈÝ�^óé�×$|ºŽµ:Qëb«ù†€Øy'e¯ßž× óóÞ8³kŽ(º�þiOU©LÈEJB½•v~�F‡¹þfïåc‡YJ†Ì¿ÿÐrPÿÿ1AY&SY†Ç‘ àOÿÿÿÿÿþÿÿÿÿÿÿÿÿÿÿÿÿ 
 
@|8‚¸à˜cx»Þ£ÂGZ·¾ñÐ{�¦û×}MµP¥P�QZ$J}vֺ໤s³T
"‚¢”RŠ(ôiA­ ûÝ„�´Ÿs�a¥õ„öº·ß[°»ã[{>·¯
ö>}ó•ÝöÙ¼O›JY˜ÇwÙðúï�¯}Ž»·n}h(}Y÷p
»Ž>Ãw·PSw¦‚áêï�mKã¾ïO½Îôq@*ÏYÅ^›îöï»ëE>«·R®Ò-÷²§fîÇß|@ϽœùQÙÎz.ß)hõ¾Ç®ŽŽîï¥ëÓî7_^o)èÓkÞpØÝo˜îy€x{£»;š(ŸOBógnî÷u|Í›íðo­÷¾ö åòË>²n½½ŸN'¾Ï6Ë¡Õ�Ýݺ١„5µ¶ÔîÎÓ"ª¤|ûÞ¥¶:`{§Ü>�®ãæs·}÷»|n×ÝísÚkÙ¾ûÞõ­Þß=-oßPûd¥*[³¡u©%(%�Ýô�ï®_lžº£\‡Mu ëE¶Ÿ{¸×¾<ûÂÙG¾Ñ|ø9sw_wÝ¥½ß}S³ÜÏ_GÀGÝ÷°íuÚÛÕ4-Û—n•À_F�@±¬½hÙŠ¶ëËÕÎî‰Özm÷Ï}ÙÜ
½ïW@õßJª ¨'s²rúñ¾®ñB]žûƒï¾óæÊÍö˜9ÛÝÕuë;�·· d-‚»;q�Ü
=Bduï¹÷ÛŽï{{Òîª|±À£Ýªº«×w¬¹³7Ý®§s®gN﹕¾�½äûîÍïôЂ^f°
¡­2§ÈhìІ‡Éß|„‡jÙî�T£Ï}Ü÷Öå|úQ5ÝÆíÓ…û{“`WL±[j:rtw|›¤î.·ÎÈ¡*ûÈöíá¸íïy|
R!#=÷™<Ðôû€ò‚ãwÞݾX`ïU(>šûß2îØ<ß<Îùö›ívÍîû¯4wƒ;ç·°úÕE	QÛM{âƒè
û¾ûu.ÛÊ]ª>Úlûw'™òé·\zî÷m´ÛsLØUﻶåíqå¯W{Q×µíå=
{³­š/¬;Öøúí˜öÞmRÕwyͧv‚ßst1|ŸxÕW¶¯°éuÜÊ*|¼»îåw|xï}÷¾û}½Ýå•zn¾žyYõn8ÂU=¾—kí�”�&°ßmvû†ûi!ö÷x|MJõE»Ü¼¦J•6ó¥í¹»o¾ú›Dóg³UωÎèO­{Û¯_o{=:wI/»�{;XèŒÛ$™™zßY‰[¶‡uv÷Û«}Ï–T/yܹïs®hz3ïqvîy=öÎFøu¯½ÓÞÖñ{×�à½ÞéÝlo{Ó{ß{©;é»ÓWÜn®»uîyÖG½½{gÛy»ãÐöw7½ì•½h]sν÷sï/®ç›owº²õÝï=çu÷z>Ûë滼ºõ{x«-¦«½çª±7w�’�ëïœó¾îßg])e†]±\Ø–†ks1}Ýw™ƒ»nw=Þ«¼v¯A»2^³ÄžžÎëØ53Q]x;Vªš
mt\tꢦ²­§¼ì½yãs­ßx÷µ
¨¯“¯³—o=ºsרûÝ_}àíîurbÕñîÏyõ¨ô¾Û Î»¾½ØUÄÏN«¬ G;k€*ì4Ñ ¡OC·¸§`{^ïvÞ÷9›ÛhwÀ
OVëÖ�K,³­]o{zöònÛÇw !àuë¦íÒõÌ,+–°Þeo;Üö{ÏE­Ö\Ö-{Û¼e›¸ =œô½f_}îõmJ¾½ï4nÏv¦Ìu‚÷“ºìa鵫dÛciÎ%"ôî#­EåáÆK°vç4eŠ/sתžÛ}±_;;*îë·½ëÕ†Ù[l­÷võÝ{"î{ï}à^óíæî­Ü
£»hÓ7»Ñ×”ï
è=ïuW!ÔÌ/®Ÿ}¾ÍèÝ[&	[fdšÛ7`î¹›lîíØ3»{³Ƕyª¼÷ËA�ß>ëš¾Û€¢ž'tÀm·YosÕ�·Î¬žÓè/]Õ“xÉr(®Ê:3wW8··�æ“Ö
4íµ»rÇ»—r÷N÷c^˜=°ÕJzׯk=xvÑØY)»�ÍÐ
 nÙ�º�ÍÒͻ׸€W¥c¾}|j¼û}‡mlbÉ“¶{;ÊX—¸hJîÕ÷µ'ž{yÕï€{{’ZÖX=µ7v•¶ó±»{¼ô{ÛvY™Ûï»ÃÝ·ßwW½Óu´ì½»ž¬ÕÛ¶;wÞHªÍ¤½ç=zö�ZéÜå
q:Vz÷¯#w};Þ"æ´1Ö4 ÖÅ­…:¯­S¨´÷Ÿo¸>ß]ê½(t»hÛ®u‘m]÷¹ßw]/½êï;iõ†Øæ­]v¶ÝŽk×yPz»nÝÝÝÒ³·y£›MâÞs×�öø>¥ñ½÷=ïž ñÏNv­osmŠ;®›k{nîÝÞwÜCÓB”>_cojÐÛÛtë{»Û(R«³ÌÛ¸YéÇT;½OM¹§ww0ÖÖ'L{Üí�µ»ØóDœßyÏi{1õ™±[6ÖçzçT–ûÙëÀŠ'Ë-7
5Ùq[m›wc­iÛ—A˜­ÀÎWm�Æ4ªúÝ ½Ë»rØ5KgZhç_j†½$k׎¸û�À_6]»°æÒ„¡
	 ÐA Fš˜	¦¤
ªŸ�ML4f¨@
PS@‚B@4&¦Ó!0MTü§¨ýI�=G©êi¡ di"#Si©±MOÐL#Òž�Sòž¦™LÚ‘µ2“z£ÒdÑêPÄÐh!)Ó@™i L	‘©è50)§¢OG¤hõO(=G”òCÔÐd"!LÈ&54Ó£%5?LÓQ“& =ê)í�ÞˆÔôÓPõC ‰!
@SSA¢4ÐÓMDòž†#MUOýSÙ44
$§úž“d*~§¤˜Å�µ44ÈhdÔ?ÿ~Ûþ×û¹ï1×Vé	%(¿ôB°ÿnA
�ü"·û?í,²»Þã5?ÏÕýçó¬Pu¹Ê4üâF
i&ˆGŠ|¡CèDŒ?$u<®_θ̈es
hèè^ÞA¦Ÿù°®9�Äë,Ò€U�žË„•":ŠÃRQQDCDD“Q¤&H!$¿Å+ü_âÿñýï1Iå¿ÇTõŒbqPõw*j©JX¨œ\´oÐ
‹L2fv`fËÍòa™¹ûB”íͺéôŽUÖ:µôðøTð¢ÕN&#¢JKåãTö]0ÌÖºŸÏÎ|Æ
×G…'a‘¢I3©ˆÆ(ð¼1ÁÐlDgi±‘Óå;$`‘Í€²–ÿo8EaÄÏõóœ)$$"‹ÒWA
$Å@É„A�˜–X*ˆa�šE%(–¨¢©�‰™$¦‚i’‰eHj(XŽÈÀÉR¤BÌM5ÞÌQ4PU
+8�L0PDÅDÂÄ0IPÌHL¡HLD,J1%SR’0PÉ3S)AA
¤AÓ<�¡Aà$„¥¢!@™V�` (* ”®€³
\(JT(ðBjY†¤’–(â³Vbp7øXHŒ�‘"Ê…ÊJÉR¡@ÑHÌ

BÀËD)´!,I‰$¬•À$UA%<0@I	Å#‰XH$‰"P†D©$)¦!H@ %¦
¤ –!)‰D0"°F04(ðB§	ö-(Áx“,R4‘H�OY‰ng§ŽXd^/œE:aP"A"„PèXÄP÷ <%‰P¦T:XñR)Ü
h*ˆàÄ(w4s…¡f-Î<Œ‘ÿwíÿ†”Ö"\Doþ¾¤ÍáÌ@�V憂�
˜4(i 4²# CBƒIé
*ÐÛ@5@™Ø• 4 RŠ@É”¿ �ðZ\�ÚÚYZ@J˜lâªANâ�ýÚuhaAi³ÿazÁ0@,�D./)Tt£TÐ'‚XšJÒl­ExËóZÿÕ�ûm
`Oa[Bõ/‡¯¼óé«2µ¶?{ý.·ðp³àúâÅY_ÓÇO÷¹pzÁgG sZÁ'Ìg'û¿Ýþ?á.¯ç?íæ'Ô÷(œèž”EDô"åin�Ö	Ò	ßdIºÿ´ì-ï|ÚÌŠÑûQ  ?6뉫`Ó¶%ÎË~c/áº�:¦Wuÿqà:À­.e;•CKȲ”þFH…X,	Òc	\q‚�+Ò„Ä�#Ü9(ù%;zÔ•JèĽ$4B&Øtle¡6ɱ‚ØH‚ 
.’Ø„4…:ÒŒ�4´5�£l|Àr:žÛ¨:¢‰�(ÌØÊŸ¬öÂQ¦‚$q.þÖzô&¤¢‚)“³§To.;Ž’mF‘9h£’–´ýÖaˆ À¢^DDÅBL�ÑTÀcŠá:’ŠB…¨Š"H”‚a1ò1#s&$&IBe€¢ab]ÌrÑ‚`‘‚5Ž°§Èö=�ØÕá;"˜˜$™jZ� )•ši)É@þßia¿Y#èK|ç£ýXÎXjAÖ*ªÀ?îu·ÙÁÝ+ÑOøŸç
¢¥(¢¢‚ê`±ì
Š(¿£ßðÅÓéF�0ë÷ïßóp§„>©`?µø>þ}âàf3?{JùÄã¦[laSAQc‹†Z
#çúˆ‘“PœL’­¸(g—<þ¾ww—Ê„ÈyR’¡·
SS¯ßÐÞ¹€,åÑéÕD0T#J4mŸµ}PÄxÑ`Ã*ª Ê¢Œµ5ëz+þ¿ønõµ±?ÑÓ±J:™ºŠ+æ
ÿÛ–�ÉíÒüª±G†(ã<£DñÁJý#$FŸRÒû3ñ¯¹~°ÊŒ‘¿ðù?øïP,fBœ…:¬Ý�?ò­ÿ$Û‡ÆEɹ?[>ä=¯—Êáï ªÀPEˆÈ€²Ð¡PëRÓ3UWLÆ“wŽé¶�T‡Ø�ÞuÀÔCòË™`")™
iŠ‰è%ÄDOyßÊ{ôoÔÑ­�è�Ëp4ŒYÚF͈o)©Ü±Ì%ĉŠX`–(¬OÓÌ0þŠTì´ŠÀ$H”’Lѵš¦J"Íᛥ~kÛ‘Š?›†hœ²àKwãi"j–�;”Ùi‡32‡œ¢¢Ä7âá–¨‰Ã0\
¤¥:€ ÓÃ(i>¨Nˆ‰á?ÏrñºÎOItQDE	ÈÛ¾Úo·iË:Û¡¼ÕÈ
X¢˜Å‘„Á(Š¦B†%÷Þ8áŠ*„�‰Z”†FH•Kaâ‚8L±™u	.¢4ä¢C¤ž§SÃ"‰°›-‡!˜˜…¿ÇŽiX ’9&F g«BB‰2
!SF#QD^£9ˆ-ëw”á)ÆŠFj"Ðh­†•Öd ÿžE5=DX–š‚!!�¥hÖŸ8ËJHUlbH�ˆ”ŽYŠŠ.M´;�¦ã‡ü‘[ƒE%-4”©@CU‰>™rPr"©5 ¤)Ä`ÉZƒé6	°9©tçeÔQZ‰
!DÁDTQD^ÛQ¢ŒL´¬K	Hs<„Ð}˜µÌš
j„įêá�×kõ~\<_þ¿ú?¯´;¯~ýï¯%Ðu!ˆh~xà(„ö@è8]=ÅÂwJÈz§:X�¢Ïòu§
·ŸµºcÜÀü	ŠŒF=%
;Œ(Gþörl8‹Iƒúu˜âËâpDÇ$ýûÙnâí¾œ(U9(¤@hñDŠsŒ†RѾøÈZ
?…�p­ýëÖš8�þÖ\¤PîÕˆŠüW¯aÈ,Ÿ••Ç¿íÞH¬@Mïƒ5ãÛpï÷ÿoü]÷äµ3{âúÑb¥ª{‹'¢NmëÖcNéU?ZRu”Š=0½x¡Ûº…>nD~îåG÷®$&Ý•³" 5C¢¶ò¢X±3©”ñïÐ:¢ÃDYÕ”:µ>VQ3XßÒ¯ñ¦…>êlYà”a�$H°@KèJ»4©L<ÄLÈœ·¾?ÉUçZA�À¥döj#-§Ö‚æ|2‰íõ^mIœs··´_¯¡€€t?«�ý£´­©ˆ)Ú5¬7ß$’Wz××ßùëôÍçÊ}½Óø;ðpjJ�ÑöéÒÿ�~Ä:8D9û’
ùRcŸ'õ�ÿs®¾_aߧ5�ËÏ÷Ø™’Ÿßµ"ÈL		ÐuÙ£�{>Lÿ6ÒqÞ!¶Â™“÷¶Y—7pº·"‰
¼É.îï7tÒæ¶Û»›¾2í¼0ÅÃËnL†f™m¹s-�z=ùPqt2¦…ª¶Ú¸
hÕ´·rìªÒË·Ë™W1rå�H\[™‹–àd̶ÛW.;¼<;DDuŽÞ›ƒ­ÁþT‡cæ©Yðr/áFøxy¸Y´á$@> €°Š�ÿYHŸ®_FbßÃä·Ù!/ùPˆ8ž¤¿ËåÁ@ÂW•µÃC†o‰û6û)ŽS–¼ãqÖ…�¡À¾¨ù>QÑ�§Ý'6bGHBªôžžOÈx1ÓLÑQMÐÑP^rá(H
 h$6ÑM?âÆ¡…"y9"	O&¤`,/ŸvÍ”Qs9ž‰S–þ|1�Ác"ÔžiMCb�³#|ñ‰Lñ#E08;³Ü	Nh"˜:±ìT&bŒôð™DÀ,$P²
pèÜnÌ	Šbbˆ&H�Še.~¾è&Ë'gA|!¢-sšŽòp0žŸÁƒ÷ÿƒh¢3ªýéÄþÖÓÖ‚ÁED=(¡+mPÉ~9bG
¬Œ3ˆ:5�2h1Q¾_ÉÑÙd§ê>Y4õÖ*qäËO(i®ôa4-I?à“è#®‡$5D’Åãfšˆ"Š*ˆªªªª±{²ó”дçjªªª¢¥-�&À"ˆ‡lèäòКRŸÉ:�m’J*¨‰N‰uZ\Áéüã iîñÖJŠ&¤¼ãu�D«ü©8æô‡0°‹[?“lMK
Ós#iHaðøP6&¡»€y=ö:혅úne”TB ª
Ÿ~44„Ï´©”!‰‰´jæªušsADD4@D»DbîËɤÐ%KC㛃ì¨vÍÚµ%c‰ÇÁ8)EC
ÜNÐYë&{ëˆD%A®ñ¤§æö=¸k¸ìh$&šJ'’êTè„C’¡ŠRo7©Äˆs0D‰Ù
[I@¡I0UŒ¹j±ŠŠ¤X„ckaDTU:LQI�yÍJò("y:‚”h'l‚AF
–§¢1P@U…f°ÐHc
X5p
Û
»•V"±ª˜Â¢[,Dª&(�DšI­¡;œ%!RAQ#JQœÂf*vÌA
Ë£›k”‘UUUUURw£¼8œm,QJ0ÈGM°â^¶9œE'"‡AOͲ0QE0²ÅPu£:�A­°jÌfTa™pzi&6

#[TÑ‚‚ªª˜.¹„ã2D­&6ëg›F©ÄMCÕ‚($ÄÌ()ŒªˆŠªª«"1i(ˆ¢b Û
³ñn%
ú>;�àÑ	$Â�è)CTÚ7˜q˜4œ•êy%#¬ÁÔŽ�æÚ”R¥@¬˜¹`,	\f*•êÌrs1F›e® ÅOº%	5Ò«J’€L¤…òóǾ¥� Yúl¬DðYS�¡NfWµÜܹìîSð#„…,Ë2PFJªX�
¹±£¾»£¢ŒAµíÄx�~˜<‹/ËÆìª)&:´
ˆ‚á逇–ʼn"ñ9	 /uY�…�ú3–*¨%‚
ï&$v3ôÆ¢
$øý>ÉãßžéCÄ!Ñ“G$‚ f
ª$ƒ{Jhäé¨èˆ­š’‡l
'´}2tUÔH‰£°9 %o”á¡|$±}ï_QÞg,L(X/I(‚Z0š$†9º¹³¤k�i*‡ïŒDKñ‘Ë_7{‡D…â$áh‹ò)UU$CázÂÁ‚2Ü°ÁPÍR}pzÆVˆŠXˆ)(
Ö¢àl°¤Â±Àa‘¥Šƒæ‡’wNmU8ÆŠJ'©Ç^íÜ/QDR÷Œ@R�Å$÷¤d„
¦]H®÷aW=IKÔq¡Xbf&KầŠeK0ø´ŠP±G'»prSK2CO$(MŠ$JC¶Â¼O	ã@šÙ3±)L’¤=|»íxà ‘vj’F~¯û?oWï¯ü¾Ëbøµ‹TíÅŠ½ò:ãDc=ØÔC|Ÿ†83S+E,Ñ5ÒÒÚ*VqŠ¦f
tš‚ªªJ¥¤*ªšª‚„R|´)®ø´Ë(ÛR׎ù ‰ «±Æ?¿5I÷O_Ü‘ÑU%é—»”A'""`YaiáÃ
W
@m"Áˆ*¤‚©Ò”,J	B”É"D”$°&´!NÆ.G!9&'KªªÄºÐÑED111ELDQE@µH•@DèFÎ�¤õ×4P�é*T¢O-†ÏI]‡#ªI$‡hv�§u}>í ‰ ‚`‚`*>hÅÊŸ>?ˆÁƒ"Š‰ˆÌ¶#’˜‘4‡p!EA‹C;6Ø'@ò£u…DÝ
Hé ‡s
Ê—s
ÍÔzq®$HÄ‹ˆR"¢®ù¸–8\>MdV"06Ñ‘E]µ—œ1Á†¡€˜eˆ‰ –!‚°Ué*Hý�Js”&>¦O–q1~ï72u !:eÔzC¡ëbêH`�M%(Ò)õ'?w•ùór–Å=5Ë•Áôo�ÐÙÐS7y›…[Eæ2¾‡eÃù_g¸ÿ¬_búü!
Ô3ç—ð±«:pg«º™è*|,¤Ëãõüc§½Ÿw/´lKÅ‹3†eøPÐSt^Eì£þ—~i\õ|ø¹fšûóî@иîÅ~ãŸü ÂXb'Ž•sÒî/µûö~õùWoº½qÃ&¿¥Þ1r(^TìF.îžœ„:I ‹ÓKŠP:nW>¾Óð§n4Ÿá2îÐòisÏÙ¹±¥h�öÌ'‰˜rK9~§à�|=ùÐ�õU5
œ¥UuÎ{•k†ñÃçµ�ßÅßn¸V•Sr_sØÕ„¢ðÎE
ÉF¢€Šÿfü÷C2Ï4–
‹@�Ò¤$îìì‡ÅËŸ®öªz’67îOîãIê~¯é®³Ùÿ•¸rk0Ð)yqÏã\T¢š?ªHL��~=Dðï”?m½V·üGñM îú©Ô8˜Hc‡oâŒKžŽùF•(å iCô�V;HU¶p#ÈH£¸Ü(‹ôŽœÿj ¤™ÜþsÉO{Aj«ö@ù¨1.|ß™&%7§gáêvZ±ÿÀ|NÑ´’µú³e~µE]š¯3�ë6–Ú1ÒPEÊ—.JXº66…X´T\h|î·ìšÃS]iÝV:\ÚZ^¥@ßì}Ìv»ÚA…ªC½Å…¥¿g袅TÚHxµ=oXS$ôxàM
Qmii:f„gºªBõz‘$þæÔi0™$|J°‰:v‘3j¡ŸjKèÿ!~µãµ1ë!µFÝSð‡MŠzCMéÎ.ÉV—ÍBF�á| þ!
ç×é7â¡‘ô‰LêYÄQcµŒ­+5Õ¦J‰z�K2*¡ëçýÑñ§E!;8:Ñ¿asiÃÑcLP”˜Õ	éP_¡Îèê¦öß¾þ?Þþ×õz> ù¾.B§¦úxæ¿&E‡Ç©CÁÆ€‰åKªHŠZ¡.\Ä;…<6³vy²aÆ´æ qSxV@ª©‹/kÇ
Lfü 6ù‚õd‰².Ûó@çþ¿•¼HÍ€¶ÇKûC‡*¡7	¬.hxDÌ`à†mÎ'í¬0æˆÀ±B´ó¢�þ[9s¾Ü5
ˆã7Òå&q¡å�¢1ÒÁ('âcTT–ðbeÈéG	_î2:ì9|-mrã:(wÖˆˆÌ¤¹í¤˜‘šÞì°ôKA<ˆ)Ç›�4;>h%mTÐìG{n#·k¬yS>ï’Ç$�iàzÏ1cdÿ:šªðQí¡Î>3©UÇÀÐkMI¡T0¼�Zù
ô‰@v
_ã×o1åJ\ÀwšÀÓB礋9+­›JmKû p¸QU„‚ÌÑ�KyÈ.zî´ßfq­+w¦0.
Š!ÉÛ-ÅwÑAî älÜM�ÌÊ2¨Pef;Ì·Îo84c�…T%R9°<‹Î{rà©YÓŸ�ÑÈf˜0EA‚c…UˆRÑüª_˜ù̹(5Ð+0â�ÜöMíÄ‚˜#Bu	¢…_ÓóýÎðb†Ž»P©KŠþ¿Uéè껫îÜG8™kÍr!P¢?øäeíßn9³pÅ
*ª%èQ"wl&6�Íl°Ú³™2µÓlò0·â›’�Eï¥G°”¢'V6…µŽ;Õ²M)7¦´k¾´Ô˜,
pë,‚ºÂ 
{æÜh¼h
DuÍ%ñ“Ïø|GðQ”UŒØÆúî/–“BæU'ª¤�¥&†3Š²4wÞ¶á˜V«cë’—C%%T]b5$壻ln£½IõO’�Óù(ʧ:¥J!ù½L€’ÉX†ŠªxyÄþÿXÞu-8çâUaÞ¢5~gIj¡=^÷Þ©¸îSB(—ˆ»?Ýñ§�8ÇÇj>o•ïLús
+:V*’¤ Hf‹lÅý¿/-OÁ�Ýñ-*zp¤Ò‰�;A4Ó)S|-âá\	1	úr¼úXHÖ!ÒC§„\>+²a!¬(N3ÄJôÃe”‘q\ü3y²ÚF|TÈ݃Ð.SrB2â|E'Mü Š•Y…p´'-ò‹i¨ó2`Àv.j¡³Ä>ÑôaU�R¥0/Ÿ""qÜø)‰DT¶XÚP00Á†uiÃTäþÍ�ÙÃçQš¤˜g­D†Š•§dT`Q»�°À’µðAÈš«:“0³R:dœMÎc¾»º},qš“eÒåi€‚š4˜d˜™9ƒ¸êéŸÆ�wPE
å½.zdîòb貤O'bQ£gž”«Põþ�Ãjë,›wáç
)Çe$=·ŽÑk²‡i
l¡QjÂ�ZbÜW'›‡

�]j©»7t¥Àê˜x““¬\$ïŠrJVTØ[‘T“˜ÒÊjv•whÜ̯¯�Ýâx¸àŸ³Ÿã'«Yr�׆îÂœIn†oõ¿ŸCO[;,!¢LÛÛ�ë†{Œ=fv>½PÌK�ÓâÌDÜ|õ»h¥™j>Dí52¬�Æ	ýnÜ„J!W‰ò
-íNé^$Ñ#µ8p>V•&ûFv
ÀˆÎéí=0ô\´Bõe<Q̉i9Í:D¢¼÷úxšŒÑU›Ö	°ÐI±#º,Œ�E´橶˜-
À `e„`;Š@ê80rËâž¹S�jÐœ°Ç¯®85CÈõÏÍ¢ïú¸W	R‹#
mÿQìz»}6nf÷fƒª16Ï<9Æ…fÛ*ݦbNí‘3ª§ü2ò$ÃdVCÊB
Ñ9ÓI©lCÛíë©%X[³¼;¤'M(¥žÆ•‰HˆŽê!ŒÁ‚Ù6_.2ô9¬¤:T‰Jhq
#?DšáHP±)H»'Ÿ‰ò4M0ŽØR‘‰(^¯�3é4D$eÒmÉ×Z¶÷g‘>“ìýŸ?7ïpÒvÔEX¤UO—Ñößgëñ§ÈúwNÑï5/«×ݤ¬äIÖi�¼ð™áÍ*1VÈ
ô]$2êt/CʲÈ'(›A¢2Ip!Eø�Û3/¡ÚyIé	B‚;œ{•ux:ÞÖx©dŸb£ÑKZòŒŠˆ²¢©Ó´æÛZ¼TÅkfP‹=íÙì‚ÆÌŒv�FD¡mqAL¢¾¹8wƒeÚдQ½ÔS©ðéÆéf=�cŠD
Tñ§öÀ‰T­TS•TîC—“‘Zýë‚[(!>ÀWãî¹×Ô˜±âû�ñÃê¨ý°£UUЖà©$T$¢Í‘/T".é UÍOd£ÏS¾Á¡ßÛU»¥�o¶�\8Ç,Œ`–c$fÖãzD]ÅPoû_fý$”(†‰Oœ‘s¤}§”´‘Á8DÈÒ¼erÑîïÛ-rø0¢Å%ÊÈàÂbU=‡ѹa¡4éÌ<œÏÆÑG6ä.mþôE”¿LÑ®?TÍlÄÌ;4¡Ð‘2š]øª%æÝò®Š™s�¾ë¯FOF<­wÝBª’TJ[êÓå¦%ÒÉêÃ
ÒË¿ç܃~²˜"‹ëJ+
¨¸06NìõàuƒJQµ+z….
EðQ¥1ùIà@TÑØÐ$BØÇ@	$Œíõ‘-âáCÄŽÈ-j¤Žøœ
ˆqGCB÷»õ[ÝõÿlŸ_«ñÏ/§xî$8Ðv19ÕìØ’,ƒ!`t ·‚bV�ê,hh¶«%pí˜MKåÉ?ÙÑ×ÁTŸEx‡ ‚ÿ}'ƒ‡_Íí÷ŽçeªX>›èÿFßé„’	üD1oÚ^ÞïNî ì8—iŠ¤î'6ƒ]#¡cöîíÉwWu6�B Ô*T*±0¤áCvW)jXÈdg_âÛ¦²|	f t˜"j¤¨˜&šhÛ]Nd<ÁÕ‘ˆˆ�QAQ…%]ðc†f\êp¤à£D”EL`tMŬ¨|2ã
ƒh”X¶Ã¶3¿Kº»1ò»ž˜MÙŒKé±óÉHå3lmß{žl0Áe0K5‚ˆ²P¹`z¢î;žŽeOrœc§6«IÁ#;-æãÝ�'J›Òé†
ツ\ÏqM|�Ç
ÐèÒ`M‰‡¸t$Ë !Ïg	ÓõCËf�£«kçá’õª²�9Rï_YÈÁ‚ëÒÙ´��Måñéð÷ð¾tL==ÇïGÀ˜"h™ß)�[,î-33º}wŽÉÆõîÌ•å:ÃH7Æ�‹Õ™²ðÚ^å3.åâm馕Ûj¡g)a…‘;-€ôSŒF§8nHí’¹:sf™�¦™¹n†d£a­50VR…á\F‹”§a]Զʘ”HœW\Þkµtµˆ‚ªŽáÇVÚ¼+R·§$gÓ”/Ñk�X6ž×<]ÌjF̆SÎTEUX³Å–18‚zà�:œeEŠVPÇÐpYÚS߸jšPå ×·K
 ‘=,¤Hˆš9{äáÔ.‹¨€¤"
Yh
ZI
 $ššª§Æ3A$zÚª¢ƒÆÜ´1ѶI&&"™�ÛSTÒDHUC©BŠYDTbÅC
´®1Ã+Ù‚ì�¬?^/ R]Y7žcï>âöׯù¥[º™ŸÜ·¦å�“�sÈ9)™Ð„Òœß5«¨1�ÌÌÿk÷BEG-õ`ÑôCC :�
‹	%Ï
Ždq¤iá#Â¥¤
2òe˜†3ï0Ä‚‚ «
TT›RÂ�ÁÜCÓ¿¤ÁãÔmŒ²~_`Ó¦¸J߸Ñ&ë3Æ«äKhjA¶bj'¸>x-�ÃëÔ6CI=Ò{­
4ªOQ"QIA¢!
-
iCJPÒ#IC2%RÁ15C›ÆËc
CQ
í'.DŠ²N0LJ¨W‹
q�YŒŒv ‘ú°þ˜ˆN�ÑÑ>òD/¥}è>Ä54ªÞmUÙ{à#ˆ© ÄCéj ¡Ð$­úˆŸhp9ÈæŸIª“KT¥(Ò´%zɯ[[Îá@žP¢�J†"ŸÁà„Çt82�Xª1!ª˜ ’‘ÄQ¢(†Ñ†H;
¦ZH¦ÙÇùrL Õyöðz/×f (ˆiói¤"�›Ý*h
@¯›¦J¨êM„{F™%÷M u³À¦�äšZ*#¹1ù2h¾ë	Of\P‹Qí:êÔÀ^v–”ÐçÅ0ÓLušôØwƒw¦’ªŸ©¤"
ù†@Ü°Æ@FÐÓ]÷†5£
LM…û4)”âÓ2¸ƒà¡¬ÉJ,D‰Jb—F¯Á„3øÌîã®a™Y×˹TFvÔ÷0R¤ìµF,C�-…Eb±`ª
1†3=wK”ÈHÌåä}]º–ægY¯e>k¬tæ^%â×tß�òW<¥ÿŸîNJ3;#x�ñ¥ù§_~Í5‹·n™ÄãK"}_^lÌÇM ·¦Ìœ2ï\y“k	_}J	tœlç¹ÑN8�9³$@¥ºÄéé©-<ˆ""…/TÊi’Œ)W[rÄÉœ44Ét5ÂUE0Ic0†”ΙÁãܸĭ³>gq•þ»éE®È†—>¥LFr«©øp=iñÝÓµ¯ù¼Óï³ðˆÎâ1é{¼Ewí|XçæàëÝÅ"Ѽ̫Wx 2›®ÒbroFøsêô¦�Cgoþm×UpÖu›àôGE¤˜$"N²ã¢?wê,MÒÉ°V(��EK6Od=ñN徜“|¨1ö|û]Ú³×l¬�UÔICüTUñJ�5Pü©Vk=ÏŽI¹xwѹ¢ã1‚�<Ä…*Øä
Ÿp¡D #
ÀUR±8É’eĹH]†^sÛlœ’›fEmp.*8¹³ˆñƒ@•H4¥ ^±êGƒ¯SŒÏ±Ë³£Âxvf´…¿æÏRüAÿHC\¨”Zëi÷Q>ÌI&™2®ÚÐz8fí>×�ëNΩ®)*=ÕÆ
éJÆmÅ.¢(Zb�81
Sèò¶m”î±ô�øÁbhÊnû`c–ŸÅhï�¿*ýiu0“}8rªT¦Ë“M’œI¥VDx+Ú•Iýž67ò7íÄÙ–€Bd²ž�ýéå”ÔÌÌ~œ51àÜÌÌ©¾îu¯:ÃSÝB¨™rÂqHî¿‹”¥X’l"{Ç0®,š?b½§8\{ÑÁy¹™CM¼uÕCœÜ,GŠ_97%ðÃúéÎW¦…dD•ûí„!|Ì‚ìd9è�Œc‡}Æy
 é
†ø }sê8
¬d’EßIJ ›RÔa	$d
ÿ†Î±qâN%Šá»�n|-¢¹!"i%yµÓõ²�âÆŒÙòœ
Î蕺“]­¼x+žØªEe!HŠõcã;¼¹>Óe	4-ÙWËÇYGJͲz˜]5Vz='�Úäñnµ…;¥FÐ? Ub”&LH„§Ûˆ¦d\çäŠaB`šœ-Û›‘Æ­6¦î;‘
ØP%J‹q¿ÐQ®zœ43˜˜u?¹±HaeÉ”'C´âk4nmSº`§«xñ- ݆wAÏ;@mƒ** Ëæ÷Ç�ËV	‚|ªTŸzÆ7]mÓ{…xÅp¥îŽïAIÛù7*TªÓÒÃË‚¯‹.¢ýIÞØ#vÓõrL�(o�ñ�¢=´Q@™‘„˜àªBa¼zõæœ{_¾Â)«ækÊÌK#ñª,¢QXhæDß宆î‰Î–¦ù3¶%…m„¡‚Ø7m|5’‡FN›¿ÇÐsE¯Ü,›ç[BBþn`kdˆ¡´™Ã!¢þ‰$dcÒÅŽ•5Ýš°ùa°{Çbï`â’�¯Ê ÊŽ�ÁA¼Ö’:íÜPr<úÈ’t2ªÜž½ƒ"ìdoÖw©âÒŽöÏÐ@IÛÛâ"KÅx‘%û×e©@!ˆ:¾!îR�B í
™y.8z<Ž„¨¦Ã'TÅIZ¢«–,60áͦ5TÉŽ@ºù27=¬•7%*¥u,¹ú 2“PìRƒo´ÇQ”
Êë£ÁˆÉö1§JTò>“¼ÙºH­¼ëÙs?Dx3î+¦ ‡Cö¨€Øîg/þ�cíND€ä—öož
Ì3WN˜³Ôüv7‘w3’‚æKÖ½­é]ñLA�R„{Äy
#	
_!ß[6’¸æ»58£ÜW0ª²-¦Ã$+-"„ T±	ƒ¤åž:ù;|4ižeÒ8{œâÅL~ò;MùÔ7ê(ƒßì:çÞÌZ®tÇuý>þi¯RH�Ë
%„ï¶Ü# øYzGúÀºØÎ6>ÎèGì¨Ëúsç=*àÏBó•’ú¤x®Ž£òÄFºÄ5‘øüóõõ×~´TJþ¯AÉï†%ÏOé¦LîѳØzAdSÒ°n#Іˆæ›5 8“î•’Ÿ0Å—ê>Ÿ› þ“ÒJb
Ý	«×i s.q	${µÓ‡!êòô§–GßÜ�ÛŒïÚh4{»_|ÑÔèƒð±ü§ÃóGŽ×>ñ›·R?Á…–m}Þæ<ùïã¾ü÷éÓï;Ôõ<ñÅÜm¤[F¿Üò¤ÀÓW(D–¥4*%v'é(2½’–óU�dbÖ¯WHΪ%UɃ˜œ¯=`¸w5^®ìUuÇÒºY«@ÿ¾ž—_+s¢½rXÒ²˜|r©Ä”/Œ®8¿‘P„M��ü‹¥çÝðŒP½1ª­YZû{;ñØ`ëçQO|±ø×Ó?åú6Q
_jÈTUّ󎈫ÕJõþÙû<'oô–%Ÿ÷ÝÅvp…üƒ�þâ¦1T?ÀÍ“ø™á9×¥Î�L1Y§,+3C1—ïÿ
LöÅCßlÐMÏû¦9(ÿYCkê†]×)vL™ý‡ôSx¿o3JP.îºx¤8>?ÓþYF$IýzuioªAªŠÜ 9'{ç[ž=à¢	æHní¾oo=tSÜ@kúJÞù!æéÕ/¿í,Üø¸cw§ðü¿[¼´­¥õþòÝÖ}»Du?Ö8¯é¿Ó?:ÛyUEfQdóÅÃ�óî¢Ä!=…4ë*t²}RÛþ͵·£Ù|ò¾ÚÏ<
Ðb§È\#:t=
Yò»Ú¤ìBö)Æ!¶•QV¤œ¥|ÎÛ’’`é—„/ÒN=¤¯Ýô÷ÅO·‘±Ÿ¸•&4ÝØeu&„†�ä'~�Þ†¡ ·8¤í˜úó,p�1\7—øú­‡E¢ˆ¸nMͧ¶a˜"Èœ�t˜Æ’ˆ$"š7Úü„qÔ@bV?Í“Û‰Š¤î‘áñ7.¤¥Z¤ö�2Qª#]LDóKÜ�æîôýùPð¾,…PAR‘4¥-ú¶aè‘^Hy…ÅQ
zd\L)‰OÌ/òAïó^ÿ?|_“숀ïàbHŒ‹?Åü\xÑ4A15"E|ÙëŸÛºRY >¬ÜB¤.‘©çñ wÇ4�O§ðÕ›ãÙßMH¡»ú�+Ú[›o•ôþ_͹ü߃Èy˜vŒx²K¢I|Å™,)#5J%,%#¿p0®ÕIQÌw§x�DÖ¿ƒóŠsY·†{ùlðï£a5Ûq$dBl]Å~ù÷Á>úzÈCÉ’§ŠUü¥¨¡ëëI¿JÃþÍzÈr&6>€¡Ïçæšî®IÛʯ·ìpÔM;f*‚•ÓsšÃÚbÃ8¤ØÊ	*¨”“xõÃîÝCq—Ôìè
Ñ«àú@¸Ï:¯-IF¦S¹.G9÷ìäðÉ6zkžl”À¨ÐBã'?¤²Ì‡5”Åü°âA"**Y'à?“÷¾Ž è�%=2áIqT��œoècƒËT%¨Š^[m+w³RU	É÷F”ä¬Jts<$£PÛC÷Ù¬ãXÃݹ“P¢¨".ÆR(ŠÑŽºñÒ—Kª…�øÓó¡ë°°ù!PPò) a”¢aTn}S\TÊSÕ'u.	µmp•ñá@ñ�ÝR>dBA)ûÄ 
ÔÒO¿¯ÊÓŒì!©?4QC1†Ð5½mTõÀü¿~A‘·œâ H„ã@º¢…+°
þˆúûÀ”=w‚š V‚”)_Ë>#�4äÁˆO0â"Pó¨ •X€b!%
Âé“:àíÆT´AßÚ _íéãml]eñfÊ|GäëËpøÊžBŸ7ð=;ÿ\–ÍÿáF°Þz©$’m’ô(NGx: ^’‘Â]!F…eZ_ºìÊÍøïuíæ?£03ÆV¾­2òìÎ
e–´ŒL*ĸЬËeg7saY´æsëýÏ�„De¾RûÃ\{�r›ûqp:tÖ’«‰~Ô] Ó3P¬_^VóÞáN™ˆ±JšÔì§Ä³aL—ÛÎM³)&ú×8á#ÝþÙ£••./Ho†°G­ÍŸj†¡	Ö`ÒRÊÒ©„V*GŒvºøâk$$‘kZöóñãÀq±#Z{?ƒëþ_â2ÛM6i¦–ÜÌÌÌÎôø0ääáóBýãûPrÛ)Ф
*d”–@Á˜@㻃»‰Aq
ñ¯íõs·g®²f-ž›é©©6«yj¤7ûÿËH%Éã™D´P#	D<Ó}â¯XuÝTI>XþŸ—$òá}X¬÷Z}òÎ!#—g1Šyý�GÎ^Ýň&]}IíÙÐC¹bÒÂå<¸!þ�}žþO¥qÎï~Xsðæ‹ž�F\ozþ=ŸUpfwÛø=«o	/ŃÏtâPUš‰1rïugŽWbÍ‘N.Ðæ†Ü2¯Ò§¹YU«h,dÐl¡Q±¶‹`Ò%ª*6•FÕ¬~Âb(å?›nÅE(—Ãb8Q¡Sô dÈ”
Àj
5¦åÂ…-QT•%‚±÷¤þˆäõDÓ³ƒA°Gy3\<í*¨Ó«44S¢´†‚Æ&J|ÆæÖq¶ÊlìQLËÔj¹6Úë±’’6똤¸aó¹‹-m�[
™„ºJ”„ Ñ´ÑbøHåAʌʟG$nõ^YóöÃâƒMRV'ø}Õ$�&,ì¡)�ÀèèVàŸg‡CÎÍão1DŸT¤öƒ¡¿¨�-g+§ÛMßÖdâèÝôé^¿…k�MfâêwÀ¤Äöê}ÒðÞu/“æR
/Hˆ\g‡ôMšÌBÞžÉû ™_¢9ç¶Øó'&<¿¡êÐ!YZ‘xþ•ô¯Espv©êãÏð~îïów»ël~u¥Ù
$¸SJæ¦jõAEöR—ˆ“ä1v«›³Ü}ÔOÀ ÖÇ9öÖüq0Gò@£K¡(M*šF�´­	DE`DVQäÐ7Á}3×f,AÌOÇŠ·ÒT
qü¾ý^\)ø¾�¤hP;‘õöÂýÌ<�ïp§>º
„Ñ÷Öb·;)€o?wÄ_ÞNzÍGÆ¿êѤ_YS�
_ùÆŠ;ƒ¾^I¡øJø•NH‰Icb(F€>�ÜGâ?Hó¡Pø)²^>'ëþ;½¿)g°�Ã7ó®Èa¡‘ISæv¨î:¹ëíGÎ8¯5a¯ðÌEÉ@S;¶éi‡U‹Ëwø�:“Sì½K®_“óx즢{ ãbåO†„ç±3YœU§ö›Œ;ùx»Ÿ�XÖ¡r੘¹†örñ€BÏ=Ò¬
Žs3ø¾ÍB”ZCé{j… “¹3¾uì}¹{g%DÞðoÈ6ëîÈv’‘!õIíSúº§¾TDº*6ˆH�cÑœ'X=/eQApiP$naav؂اxÊŠœT¿“2ÔLÉ·üQóðèb ?w¡Cç‡Ä¼ºÆÑ2œÑ	j9‘-Ä•	D©dø¿wÅøþù:y~ê?�„Žø”p:ùç,†^˜¶cÌ^[ç6S&G¾´ÍLõü¸áÏÄ�)J„±¢§!Yì“
L…¾GÏÚ~ç:0R¥eœ­1:a¦‡µ™
â‹a@Ö;mŽ�bÌHj”ÌÛcÀh\ }‰`Å ±TrÚLÀ:&Q™X	Øœ´Á‰È‰iÆœ)Y¥ºÔè°å:'ŒD©Â(u¢bˆN$èt(t``ÍYÊÝm@öAõ=\&»„~{BôO¾
<š}üxœ,Y¥¶ ØÞ:èz9Ì=„�Öv�‚Bˆ´ dÃØOOÁŽ—²X­ˆÂ?
\tÎtýë¡(Ño8^`� ˆŠ¢Œ‰þ﮶4šWÉöcª¾!÷c²OQÔxEoR§Y‘<	œ§ˆ�Œ¥ª4·zhùLØ{ØL=�Þ~½Î6r‚Q0'fp‡tÿ<4e™YУ•4IU‚qï;Â"¦§ñ|Çož€§ÇN �ÛtŸw“}ßTåɼúŽ)DAH‚u´>Þ¨u=(©ÂÆ©eÿ'/
£©Z?|ƒŸÏ•ÝÝßµ7�_yHø3üw§}Q_H~‹¹¾º@§`Ì}³ žg0uõçAÆÙùÇpNIˆãÇvY$îâb¹²‘jëÇèzÄC1ˆ™‚X$ªKÏÓãÒ‹„Ât@ÿzSz¡ÄOÈÑD¯C�¬„+¨/Ž
ʹ€ÃÆz`UÈIöÊfS„i(ªâb?^ÃÔ¥Pû`¿n©CRt�P™�LDC÷3r@ÅÐЪYHCó~ùË—\þ=S¯Î „øƒ·@¿‡oÀºƒ]·(ÁÒ³Ü}W	‘Šƒï“LQD_A‡QUÞ~²Y2çâý¿«ž¿Æsò9t. D§èôròùö‡M6¨š¢R¨&(`’aª¦H	€¤ Å\Îz®óÊs d7:fX�Xsèõ“UTbŠ¼ŇϪxé‹8ýÛX@ø£ÏB��Ũƒ,4†Ix”
û:ÿòoêÕõ¸¾Ø
p$[ŠHzÎóBÓ„Aåz»AË‚ã,PHI�%"xÄ7¬>Ý¿ í&·Üà—‹,�¨67.žúC^'s0ª°ú·}¿í×gáêâïvãZšöïÝ1#ÜÃ�¡þÐ8Çðm0:˜Q^îÜÆl°²
w8dûØpt2ÀÑöJl¬Œ,e¼éÓievÎœ“¦
Ò´%F’!â³B+§æ<Çðý{kè899}Dºp˜Ž„àÐD"±b1$'Û`| ø:vRGýXÚ‰}íŒü+çÖ—‚� B
ÆŸÓ'àÞÊ„ÖŒ%ð oQ	²ŒXJ'ÙôWlR‚`�ëÇc‰½êÖÅÈm†„ªú…‚#•ã2ÛÚÜÎ÷îÒI:”8|E=^}L9dò�S|�hã#»ºŽ¸ž‘r›)3Íêv¸”
Œª¢²íW"ªN–±öK`¡UJ$i–hjGÙ&¬`Vé„‚#
b¸	Â7þ@yÑÃœACCKºÝÌèÎA)Ê|ɵfë×øS¼áþ{ƒ¦Q°‡¤6ÿžôÆÄ2³ýÇRhi¢Mž<±Oâñ%{J/…FR�ÂO°tÔ¦¨™KŽ?êíó¼
-�¥O™„'™Š¨ÆHÈF2„’GC;¨4v>3áÞîÐ:žŠþ®fÁ£l�eºÏI´÷Gœˆ*¨‹þ<)ŠÄð:T‹X‰Ä-é˜g=ˆäáÉ�Î0ì`nœ†39ûÞ2N)á
x1T­ß[:‹ô¹�[¢Ã-U[†dZ•PQõ™ö�ïK�'À³í¦¸8R[>Ú¨Mmu¥ÉmDÚ'ãÎåº3GM,Ï°éCDšh6üÙ“˜NMx9îNˆŒÂ*©’¢ïaÅgÅuÕ“�(g­ž‘£¥{8Á><õgQà#DNŠJäÁEX¢¨ª¢¬ÖUwB§w]©Ï¯,ªt]O“ŸTÈ)D ï;;»“Š-ªOô&‘Y˜˜éÚ4ÜÖJ¦pÄ«ÐøÓ¯¿¾Ì¹÷úpnÝ	—qÕ5)’:Âò‡«iˆ‘ã
J¹z°}Û)æædÀÿs§JHN†Ãdœˆ^§îå‹KäÕr$CÁ×ü<áé±Ö?¹œY21È!Ù¿_0ÄÛŸtwÝç³úÍ¿SÆǘJ×·hvê´©0Õ}±ezŠ
*€©~µébWÁCŠòŠŒ§¾,ˆ¯ÆœŠO›.í¥â„�ÝÁðrVI
8W�¿ì-ïäˆ{ÏO­"<ÿ`ˆÓ üŠÜ„ŽAC#OwœWËfÍ;¿‡HHø·ÜìåÐ~~Îl}“=GÖÝÒD»~+½¯¦JjLw›³[dOaÈnh0ÝÇétô´:;ÄâÇ}íáÑ®‡�ö9²~ÖbiÁ ¡wbLs#Àýì£Cóo)	ÇV:æúl»lMȳÑØ?4eE�÷u>˜kQ*å�™m$°¡+°[aî³°p¢¾LF�‚ï¾M³w•ª¼Î÷!§9¬¤î¥ÚÏ&1]*óÉ×ªUs/?V§¥V)W«’ˆÕ®A’ŽŸ(gc쾆ô38îÒ`¿o}ž¨÷i†ÉüêOjýü~h)$&ùÜÍ

%R2M*¥0ö^;>¯Àûyùö+r¬¦]ÝdÒºJ(SÅqKÃùÞ{Eéð?"Ì:°Ýæ?ŸãüyÓÍ÷y•½“¥ÏpñÁÚ R
5£–c>oSùÂÂdkH×Z´°OIûµ¶´é£“Ø»„øu-ô½a$9Ug¤àj‹çíüGÂ}°ü‡4MJŽxA7²è=pça.ß—[":Ä	¿WºéÎ…ÕþøŠ�€·|C³«Ùº0Èd<˜1êmd8³�â0Pg¬°¥´áÅ�Ë(=�.Z/·
™M¯RdÀÔ½q[S"Ö_F!ˆ'
ê’nÈ𺚾*�u•äVT=˜µO0P`Ÿ®½²±qC‡OÎëlL>aó‰’ÎÛ½–?¿|£J¾$ž¹—‹	q¼ô@Î0™#ܘ×.Þ`yØhêÎ
Ãc`Æ�¸�¥¨Ó³^‰ÈêWñ8-xÊ€±ÛëëËÌôêýö´âFäâh‰¢„$Ïå`�£‘Äá"4¡¢¡ÅDœ(Qß‘¾/!zÚse·y5{4x½|ôuØÙã_¯Å/Ai«÷Ue�>¿õ/Î:�ãNšõyѪ½X�{4¾�ã$°öOæ_4ù�Ûk´¬øÕ”æÍœœ>JQþ†©PƒãR‹Æ4È.ªÅmé§A�ÆË¿²é;w(�æÔ»›—H˜UŠ¨/¿ðs…üë[—ô7j.teVE�’@–ÄßWí„T9LÎSðy)S
RaÒäc!R.ÏîXÏ"÷¹C™1À¥8?‘9š–�XÕW d¥Å§kúêé?ÉiñÞzš;Î9©pz’hˆ¨‚ˆ¢ühÈ)—@BH>�¼Ç¦VXx`p@ã h?³ê8pR‰fh—¼)€—–.áôÊñú¿o%€ì HÀàÁB]'®rhu@3p†<-y|Yû¯HÉé…@ç[‹I ÿWîÿUŸÂŒ6ÜZä·ô“?\\ò4ÞD뜡DØ	–Y;¢%A	
õâ~À¬O|kóVéߊ_9(Ÿ€ž<-°ð)¨È d‚
¶ADÄõ‰ýAö~§³ÑÂ|_¤þûë«/UPÅSI�‹±Dëåþ$Ãô“¨ ƒ†"h2cÆñÇóAÙ/Ùð�"XÊèGb$!P½R¸ÊY¯øw_?×ÞrÇÅÅÝ»î×·Ø›Fé	ž6Ÿ ËAÖE—@èb FÙŒ»Ž¶’	Ž½slÀ¶ûšY	T…Ù7qŽ¾ò�päFöx�;Á÷)Þn�s©ñ�ð²QÞ(vŒÑT
ñcçc—¿–ûÔ£^ï[�®ÀÀÈ>…5
ÓµÑ×ÌÙ:Œtázz€|Mê«ç5“ÖV_ÞœoÕ†ÜBƒã6’4šIŽ::4\ü×Y¦
ª…
W�².£^4P üŽ^’€”KqT =#Vß*c4_ç„q繋%§^ü-™«úEÓb¢ŠÚ¥-O6<Ðnb¶ãx_#7n]©×�¶ú5êGéEl_.C„zßDªïb
«õ¨Hz¯ë£Á™Ÿ¬Æ|Õ¡‚Ø¡b‚™#­AéÖ)l(›Ãø©²æÝ”’µCJ‡:§¶´3ÐЦÚXÉj\TC%¸P¢¼+ï`¸©éªw;©ï†ø§a>Ÿ£ÓØOi¶ç_Ä;•“¶t€ÑÇdz·Rm´ 8Áœ>;¢ežŸ](3äagø
Ð`tß
Ò
Fo‹¸ès/•ŠÕæ|âSìëuCÕ|5H§ÇÄq)êXMûèþȸˆa€h9tL¯×+ëÞ��ëó8åGÒyɵœGrš1u­ó¿}ÙÅS§ÜÐïb¼et®%É‚ËÖŸvR…êù) îéÕzd~Ä,3GÂY:PxD8<¹ÂHcZ*=Ý÷6»¤ɸôÛä‡ÅîÚ̇¯�!›îò—<Œ�Wª
ké4ºs/ÒÞ˜ÔUÝ3¿0›‚=~Ê­i2/€‘*}5<‰‚èÞ“ÒmÐ"h'ŽË@“Ÿ»ÑõèI·°£ÛãOƒ¾ö׳ÛòÏ
Üô7'�%†ïœWUI'
‘3TON ³æþï‹íýºh"=¢ÃÖcq†Ž×#35{#�ï×ï>�³ó}¿|�Ê'ÓOáS)½Úº>qïýóMi~O“ʈuCÓŠSú!DIþ9�ü`‚â(åð7?T.8t á
Sb
§´)C§a)ÉúIN¤÷0
þgÖtÝû«?Ohéø÷ÁœÏzŽh3,Gªª2½V
D•[m·ÏÝéæâ(sc1!!!ÒT!'É뇔÷»ÿnë;Ä„	!ƒˆÃŠ†,0—Ý‘çü&0AJt°3O¯ä�‘×EADR÷¦]zKÔD!¡äœš‚ïóðü�
ÚNÙÚ´Ã
¥q"L¤¬¹AL`QZ“Ô~z^6|d“”¡>O'›'m~XQ}cüzw”F�?×¹´¾)¢8;h«SDü^5Ì�“¢ÆnQ*…œhìƒ9.3²£ žMÓ
á-		2£Ô0~­q‚c¤sâX…ÙIˆÂ3q`è½�gBÅ
´n>8"'ZfG
AN²Ö±a:•!ðˆ¢Cêå1Š>ãÖ7ˆ�TëݒϹû�ßàå8gþ)ƒóþ�ý7ž0§�ˆa�Ä {¼¼œÏ®Ïq3“mº�Ĺ�Š6¸sWt¦4ÓDw�Ÿ‹aÐ(Ö.…-¤ƒAž…ZZØØ€…¥˜a‡bzøþå1€¶t\q
ö†žWŽÿ¸Ò¯éº-D
<`NÙ°ÍB$çФÎôÚYq8|]N™rô%lS°Š)6MÇaÉ'pgiX! ²ˆEJ><èƒD?OãÅF»ýk/×cèwøå®OH�½G}dkxõR†’«•W±ÿ¨Òá#¼W-Éwé¡kƒkaߢMJœÛ¥}ùZ½¨x¾©:›3Zà:�&úk‹&·NKjS[¦\Ê*¯–ÿ.;ÓóÝÏç:úív·ƒœsy‘‹%‹ËÂüÌ�™È¡çÄâ£OâôÛ)üJ÷mV¡ì2Ïœàáä î{ŽGDh33š!@÷‰'ÞSI‡>2eººFºÌEs†›$ªÛ‹â÷1ð
ývýØƵ³-˜QV
­5q�rO2KPe+I
¼²Ä9%g½¾—Û–�7Û•t¹Î¸Q~
ZÝb·‡½7:öŒËøÃH¾¯Œû«Íó¶±ÄÐÔÛ‚©ÂK¥d<ËsåE¸4¿N•–×V]KN	r-ªýXÚçe'ÓôuIèÒ~±2ÀP×uYÓÈ9[Ž€zì©N²ZZ/&P`Jè>ŽN;
&™‚±B:Ñì)û [¼6çÜI	"“%	xôï¿Í%ˆ�Os�«æoÜ~i4&¦µqôÎç¢%,BX9´l–{­H•2r:¤o¥v/癯¤Á�)xõG¿ü:bk·Z[³ëþ!øˆƒ–E¡„X£õD³dC£÷Qøþ[ø‘Å/e_®öS6 ¢,u©9y�ꯎˆUÉÙÇu�ß•UÁQ²œñî3Jý�}^üØ„j{EªÎ¾³àìÜ¡Ä�ßöwÌ?—Qù'þ5õsöeŪEð?6è%_²ÄdRBVü¬ó¶rA¢V¤ÕV‹=Ó²ÔHò5/ç�ßTl†þÛ¾ü
ò¿yÂcX¨8ξ«*N¥õÖuwÓãÓÖ>…i¸�y±ÅõV{%Kô`„®ÛñHEUC,$•[6ñàõ†…¥ÆÓ¢È*�Ú+—u4ž¿ŽÒK¥ù>c¢¯©‡nù>WÅrf»——S¯«–IJy–ïùÛ‡[=tS½2ì�^šSŠ¢¨«Ì|§ÏÇœ…_U·qûŠ¹T°¡J6‰=Él_x­½PÒ
ˆ¹õ›m‚WÆÑÄêx
uu»ÍšÔžå½¸á ¡ ¡!
cØËðAë� B¹ÌÕ¦Å
A	8v$8±¦B{µ5Ô3‚æ�4Eãs)ÅÅ%‚Ž§¨Gûøj0X”ß¡’Ž
Ã*†ˆE
‹QÐÐ}º­©x€šQ¸Šxòuã¡û5¤ÞS·o¨ŽçwŽiF“¼ñ&‰ƒÔÔ HšZìûäÉhsïUÔ>Ãr`�Ò@;M�BC¬äov˜¿ÖëíVUÉÓºÖQ­JQ*YðøÍJ¸Öüæ@î¯T*MÈ›ß!½0˜IîßAßÑË`ÙL�±ÞcºI!$˜7QPׇ`Ó)Úׇ¯Ê��G¢ìÀê,¸="ö„TàŒ‡ \.$‡�}ŀІΔÚ^šë:Œ†�'¡C¢™M›³šžÖö'¨éåƒ%ûª“Š_ÝéG�Á8ù�¢¢ü•q¥4Æ.HÅUŠÜ‚Lì:"ú¸ãûÇÜ¡™÷�Í„!PŠ(jnf[—üÃqâÿzôðzzCZ–›zºs–¤
r•.·3W˜kdâCœ74ÔàÝ´æÓ-Ì£´Í2nÖÛs*ó6îîñ5Z®s&¶æo+G¸fæÜMn˜nWqÞfòˆ”•IL;ùPÅŸðÿvb>ÍA¤eefÝaÏM¼@bióh¶q4TMiþ8ê$%	ž„é3C\¸eRÎ¥R©^hyêœÌÉŒñi‰�`juy�áðÈtÆÊ˪d„'UÎ�}�Ôyyß[G´<öbcÇnŸm'j’,z=œUSiHT^�Ï�ð€GGŸÔR	$`€£ÏS�‰´Ó!m!GmÔ0†èß�¯°ÂŒ§D†ûgDà2"N01øŽâŽItÆð]œ��zèsŒ»}Cip§ŒCe½Ò³	•©˜HœuØÞþ�™ðÆÎü»íÙ€RPo%o“™2¢‚¡}Žáå,|Ýó–Éì&«’šã–’VÅE{åséçs¡ÐÕç>šM‘NËÇí¾Ê8¹ þóIeèHÞÜ+µçà{ŸMÊÈÃ-éØYƒåÎJ�µwb"U¬tÌM“”—(‘UÅ�æÕ³¢"ª*–{>ÊÍÜ™pš“ØCW}áÜQ£•ªtô}¿S>²U;ÛÒ;Ĩ’h¸é^9x›þŒü¨ú¼þŸ™=Y@JõO°$„�+Ïœ€™Š«_1åómôã#s/só±×³#Ç.Œ (%’ö(í�Ì8é�§.j•%ÏõŠ½ëàäQT?jB$÷àÑûX2°ÄªU4Äs:H‚)Xd=á�	&Tè8¾çè=FÈQÇœ8Ö
w&eÔùŒ‘‹4tŽæÓ}<Ú\ºðM	ѳD³R�-}v~ôgš´¡öºÝŠØÈk³¼DzNSzÄD3?—Û�ÈkOQ§ès–žÒÑÆ„úÅÅJƒUg6ÿÖ½
Fjy©üÆöõÖ×�{ÞO]%|-ãøø
÷øÌBb$ñ‡àýÚøhd®‚Â~Ú¹{˜Œ•(ê
é2÷½}~ɧXma½Ë{ÅôDZ*>WÇÁ˜¥´¸ó)qåÕË7…Gm’ýpëG¢?å„5Â+êÐᨌ+$	 þ­2Ðgìhëívíæv˜/ÓVžð
¯­ìF$t$JhB�4/?šÄÂõQu"i„¢Û@q˜”HÁŸkÄ.[Z|�¦öa„BH† ˆŠ	€j“n¯ßý¹Óáí/ï@û3Gº±g\Oâ#é÷´çAüQïaâÚ õÿRòLyôë¥ôÉhyþ�>.³Ñ�H¥+DL@3H”LÌÔAE!SP¬³4¥*E{­54LZÔÓÁ$’�ÐD! 4“	$!$H$H¯– $`4écî?T5èÍúl¬N[ÔüCòÏßé«'\øˆÔ	,žÏki»Óv•‚Š(‚¡ÑæÃèüa ÅÂ43!z?&*sî>+
×gåúŸÎ›»èÏq}ôH}+´PUþD#Šh/|ÄÜršM)âã‡-Å%ì›\px4Ö>Dž¡¼œCœs¯6í–A‹FÑ�±QŒ'âØ|�=Ô3Ä�÷wºë�`²|Iõgùs„’Ò¡A’êFöÉ  ")üi”[¶Â)�å’ì�à)�@P_‡ŽSˆ#옕°k,ÇoÒQù¸¸Epï =âúˆQ«óýú´T” -ŠÀ%ó¹
�¤-ÖúQ»œi°}~Ž­RBáDë�DüD
5ƒ{|Ã"‘¡ü>¿VQDᥠ#�j0Ô®0Ô¹d°j
"•â`‡GEˆà§I¨êc
ÿ¯ù´&ˆ‰EDQnIx/÷�kAMr@NR�wEAàçX×Ó*•„ëuE"E&8êU"ýgfÕ:‘º]NîjÞ"ZØD-b“ø`9Ÿi�Âé¤ï*wž&‘oåš¿
}
ñ˜@בÀÓèp0¹°ZL>Á@ž”µ»áÅ!Ü”)«CQv;‹“Ú.2ÄýJySEüµUS5 ç(äå3Ìšd[}�Ž7Bûlž¨a™®Ù­þúvduÇ|wÇåAö¢‰¸Ñ£bS„»³sù:ã\ZÏÕ0aPmƪÝ,•?£bÆ¥SÕø†69ù¶lݨKäqµð!:�ÅWpYGªs¡cCaïxþ]wÀ¤Æ¡�æaÆïíðU8�À÷yáû‡Mn‘Ô'ž^jåœò'x/¿´³Y·v`£óÇí‹3øÄRO'˱êr落꣎íÅ/ªÅâž«1úo(‡nÇ}óñèÈpµ®S6†—)
¿‡öè|Wú›ã]•9È,ш^_uiJ•Ó‘
ª�Íò‹ùøt|gŸ=§WäVHúþqˆ‰ùTjô$æOÏñpU�ô;—®ÿ˜°ê—�¡QìºéúüŽS^V¸þu1é;7ý7ž„�±6öÚŸ Ñ0§y�7ŸÆ�OòöxOÀóVl-‚îO �aàÎídmé¿ñïrï”SîÝkd;ì4Ö�f�RJeqž§½@ƒ„U
T©O•G%Tñåxã/‘˜™QÿJ‚ÀÖ_[ÑÜR8;K¯úö×ñ�‚lÐ')¸&Ìɬh ßLÍØ,6¯xj×3»ý{è¼QIt;»¨ü’½;¹x»ÄôÉÙwsÄ&�Ø>kQÖˆ‘Çr�8hg BA}>Õ:¡Â…MT2ú´Ð®bâœa­Úo¥ÂÚ3˜,©ób¤©½MÒŽÓx‚ùY®Á¸âuqÇ£¼´EòŠÄ=�É°Öòhî;ÓŒñ6Ó›½ž!Ès#OöÑCA¶ÐBd„…^œé¦š±Oȯñý~ͼïîßcz’OªŽv$®Ö­¹¢š³Ü�
EÄ(TyÔ0ƒ\l	&xjhšàظ=ƒ‡YÌ�øBT6·Œ
åÇ›l¶Óré{#í9ë¼è1®ÃGÔs7K2tU…V'`÷\I9:öÇFLQ|Ý{õ
,4ƒ@r±Ê#Ž%'VX¦yŒ³E·Qii°ŽWÞn
ÜE
*ª(Lºú0öælÌrÏãLÈZ1H<Ü�z-—4”Ú÷U¬˜IQe(Ac~¹¥z-£Á馒k^K…Ú]¢lX¹
¤ÈÊÊÃ#"
ŒÊ3#!rߥÕ],’Ì(Ø�¤ß”®×f»¸Î­µ›Jð3'Oö²‹ªZ#7ÁÓ69‡
Ë\AË�îÎH-–§+áºVQßSŠr¢]å7­Ý
JMÇu>‡—¾çÅœ85XAâ´‚�å/"³ÅúX;k.–`ƒ±Û4]pÝ?tÕ…Ãê
ÆŠÇgÊŤ!=G|bŠ¯E˜”•>λyÅ·
�Õ*œ
¢ÛýdfŽ,@ìÆí—ÝWn;‘:=¾¬Ì‘E³M3Nr='H㥧Üâ<å“KäÖ+´N÷.ÝOuSÙl¥)8›Ô Èir¤çÐ:Nan‡	^_qE+Oy9Ÿlqj—X>ÞY52ô›²¿–«S,;Ç
[(î,EËäêé—SFädì±û!xù;`ÎÊkv{ÈzËjhq€ÑõìíM資Ž�ÔÑÕ1æ‘ò�“‘ŸÏÈr®²+ö2Íк²t–tdøíȘò7‹Z´oÛ&uëTB
øc[þ‡¯Pï9Ô‚ ãÄÏR¤~„/GòÈ+¼(z·Ôf\ò{|Œ8£J­
z=Í]êíWD!t-€H™§KQ	
ßø��¼†5œÍrU‰áL›É$Ru\öÑÏ‘Ž‘B>öøC×Ô=÷ì1pÛ“$Ü„çxØaÆú,˜Âä¡u­k©H­y›LÑ~iŽC�q‡ÁEtço™;¾Á® ksHg—ÑÃ%ÒµÅÀ=.$íf‰H& NxÞkéш`h Œ´ŠdâÍä
bb©Nm„5-M¤˜¢ŒÆ3¸WZ%xbÄ,t[)a¹<§:gI<¡­”™âð|²¢Fû¡h/…M sØNœ­–‘ƒASªª’Ef¤ÔƒÇ‹h³u8k•tíÙd3JÊÓ»5ê­Ò5�›êÙfÊÑ4Í6Ä$P�ÏZ)è›ÂgL{xrév3ë¼Kõ/óhUfFß’ÑMð`àxäÜ·.X¢ˆyŠ:È249‘ÉøYÃw@ϳ¯|AwŒ‰ø¯Æz€ôv|É“¬CN!´g2}:%ƒÉ£w¦ÈŒrìvÀvAÎpú«Ž4¨y`i2Ó*…-HÝb/¡[v¸—Ã)Q]jÀN@"¡;o5¸¥&.@¦°‘¼¢‡8dIe’YgÔD¥.pß\�ßì>^‡<øôÎØûŸ¦õDŽ$,œQv稃—émÖà�I’àqÒâH@Þ±×é<¡vôÚ„éç̧++=Ì«¼¶„ªØG#Þ*é7ß¼�Itæ8ÒFxŸåÉ«BS
�8ª¬—Jóm�Ma�é&–rSü>d}WÔ|ü»!Ÿìs˱úµã!LwzüƒìzÓÉdšÚbyÞ{<ãÏžiiÙÂOX|ÇÛàÁ~ßèú®Ÿz9#Ü*Q4�ä>ž¶ùøš{›xfdc–±”¿…Í
cè.>¬î•Tàä†Sœ„dKn	ò™"¨È=AÇG¬	•˜ª šzˆ,†ÆÇ_+
³‘……]w96«ÌÁ–pÆ7ΪŠ+ÚµRVîΑåXd„ße²“îVÆ»WL0ˆªªj¤a
XjIoR ô¥åPK%L4�P¤+#_6ÓD]•i†�”¬»¾UwXʶ¤DÁi–­:5fS~6íg‹j~ÓÎ%¯9ÉÆ9Ä*WÀ›-Óx<£ÙŽH�EFÒ)À;ºúl„z‡Ë®²9’/o?…y:øœûÑ�! ¥!ì°B´�JÀ¨èJÊ`Zœ&–ýõKmÔ•�g2§'UÖ+.GR �‚tsRƒï"ºK¢+Že®LŒçÞ!¬h<ñ" ’AvzË·àìãZØ÷´!ðÿ4ýó�>á¸h¼�¡ì¯'[ýt»EgòúÈ*«÷`Û·FáN’XÏcƒø|žo¤ÃŽëòfUîˆþaåþg‰w/OOï*ßþÕjõPbî4g&^¤‡‰*ç7ƒã:fK
fµ7uJß(eoªÆe´² Ë´¶0b'k0ãBPãâSJk79|ip2œÎÙçÀÙ5‹áɇP XÎKiF­òïk
f^l´ò££
³j'U9ÄkÎ	‡Ãæjðž«	b°&»�d}hûÊ‘Õ
:~TFòQ>_œý[ßØî#´èDœÌÈÌÁ
|Ï<•ŸÅ�¬P­â1Äôy,Ϥ‚$T1¹Ï>¡B
;“{K·í‰(T®T ¢²: :§Ä@üü>Ê+IVI7üßëÝ(‡ù¯€ÊŽ�ª@僙Ä�c–üL“ß”BjGcÆ‹D¬ç¢^ïMÔž ݀ȥçÙ!Â!)
bU;„V‘G!´)H(54ˆÿg`è�£x}ùeçcŒú~È	$Λ-1
‘ ½j
¢‹ëîa’‹Ê/xþ:ÙÅ*Ç(/Z“U9E©j@Ð*laí­àP•§–б*�ôyÆì2eQWéžÃö¨Èˆ¢úÓ¥»&¬³¿ëݱ˸UN"#^úNVx©¨-aåE¦­x9|(´tHuÆ}>!ì>‹èQ†ŒXÞÆ*2ó^ôS¯lŸG aèÒùƒÑQÀAEL'È©J>zbY´¡¡¦¬
ùƒ¢WŠ6È&ò´H •EµIòÕ*)7‡ió1våP÷Wò4)Èÿ%à(b$—çú¾¾‡‚‹ùC^�ŒD ü¡kÜ=›Û¶P4	QFs�ƒâ}êÏÎN¤¿V¸¿¦›ª×_È­/ä4PFù…ì–¨¢$þ³óyš‹–Þ¿{Ñ.ZŽ°32nUO�+à-±U¢ëÆmà´>W7[
†Ìˆ{ÊÞTŽTÔ†$E�b¹6rLV�ñÈ#íK‹´žOD€‚‘W$8ª„•²hÃ9$¼t«òOÁ£n` ÀÉÚÛÔ–ÛO
ij¤ˆîC·M±y 8Yq‡qŒeû	õS$fFgÆõ~}âš»J±ºÇG‰U4Ó^}¹�¦$ „!“Ó…l�8},7m‹CbÐÄ‹¼×ð“
`\¶)ÛN¸ºÅç¥cÅ™²f¤U⌈)-ÌšrøeKQj†† þy1ù?¯+ëú{8¬ýã(Ãû‘Œ�í3
DÇÔ)/�„!Ÿf�à˜‘eç�ÿÑø—ûÞæþy;|7Þu‡\ZÈïýÞAç"¤@ðÀ�Gvæ^ýüâ"-– jS²uŽ¢¼¨px
Pˆ„:‹†¼uÈ�ž
£ïü”
>
ì†Òo­Ý/r9`HE-jDØêÖÆÐŒ!B†>PwÙÆîµÈ uPÁ/{^µ_Î�ÈƱáø„ù»�a'ù!Å°ÞL•$Áôw«�õÆJ/Ê\¬û®ÓÄcçƒWÑzMýÿ{ŽÙ3æ>rþìÅ$“¡ÌüƒUæÛ²�¸ŽAþ1ÏèAô	Ÿ¹µ)Ô‡[‡døbôJ>0nqN×èrÁîM=P¹¥	ÀÃÂI$!¯æ/ÜiÙÞkðÒ¤&tÍ2Tà0@uœ
ë¬
A‘d	ú™!©;Èb̦lTRÁ¯v¢Lj‚"""05 A»{þ¯&[PI¸5��%ãž™²»)F+x?ßReö:yRÐ�UM	PŠ@"%—`Þf|Éð5ÝñLi*-¾º"–¨2*Šªt¨…V�)ù9çu²¼óâ›e…];Ý%-˜:9Åb¢b§´*`Ó@2ð==Ç'ô}K�„þõ~å8¸taÀâw÷çC£ŒKLÚ�ñäýëÓæÔNéå÷Æ×ä'ÅÍix�~ãìë�d�»p‡¬ïŠ=á#
yêô6ÏS¼êþŸ™z'CõÏ¿$nÊ¡’ëÞCæ)ÅÝßc\<½Õª¯ZÏ­»%-inˆ�/
‘숃¢Ècƒ'—iÁÐݦ gæ¡1#ˆDØØîï'×BßÊ>+¹™ác“Ý3…ètR(ØÊÈŒ‰œ
‘X¨2(�yŸæyà¤c÷_}<ýÀ^mên$˜
Hš�:b¯wò¹é²‡9ÎÒ”wÔhLÂÁExÎF0$?¯ØܸPÔ×Û^X�‘‡Ôz\;T1Y¢¥�ù}ÿÅ’jiiÃÛM‚ªàßMß»3æäP~Ò�‰L
¤2C6„5mÏß¹kþ÷=²g™µRg °<…C2'J	i[$Àê¿ç÷"CV”?×òµ�ª­ýþ³ˆ�݇f´šv'Œ4‡�Ð>@„‚	H�)Aj¨X	ÃØI�
xùé’G(QÁÿìi0Å�„ôLkcHÐ[V;Qð�ž!Ç*¨zM¹NÁU#¢ª¬-r!M�e ƒâ6IEO
žê=^£ù-×·øÖžÞBûÖü8ÐIOFÆ�ÊmÆbØ}Á±1†\z§0(Oè-aÜ´¼½,h€˜�XAE/`3Ô÷”öœ¸X»FC¦
9‡–yt¶uÅ3Ñ\håMãüÛêv(@û((‰,c÷DÎô¯ëÀßð9L;ï¬îd
b¢ÓÖ«¥è”"ˆôU¯>[õÕJ*:ëJhÙø<Ûûç6.i o�œÈQÇ\Âéà[–äºóæH›ìÃuQ¨ÁòoÎ]â›oaÿ6‡Ò‰à|—ãò‚jkÈ^ôùüSx¨ò‡³¾ÈP?/b�¡oä y‚ cìòÛ8zŠ¢aŸ	•˜úŠëêéy½p¯U6Hè
rmŒ.ÄØt§/›y÷páÏK2³7µ"%Ÿ’qˆüµúÏŸ;%‹(¢Š¢0£lmT[mmµV­¶Ê‘#®Æ#ómmÖØèûNºüˆíU]í¶Ûm¶Ûm9ʯ€}¿ž†¨÷}â¿f}Fj<Wm*	ê+Ûì Gƒ·T^g3¬j‘„ê±b¢Ò¤çPåsSB"€¨)/ECT4C¥'Ðcû§T——|?Í›æÃ#ù…
v}ÿ*�÷²½êå—£B(ú‹é }5¹¹™–„T4Mk)ΫžêîOt­Îiã–dßħÅßdŸ¨£˜÷»½9ÁOdzÜ?z8ýš [1©æšS364¡øMÄ�Ô+òåÑ�Ä®î<ìÓäF#ôbk
(ï˜æaûxB˜\â:ÂœuÆHÆ9äÅ�úyÖ¢%ÍQ“ö2Dd½RûV·ëp¶ÿE¿„ž}Fz>SîàùÛ^Õpñhmj’ý‹ŠÅJ•–Æô2QÙtŸ-U.»Þ
2É€ÜN´‰œÕ›öN¿¥Ž>Ó´Í{ã”蟾äí¯²e¡úPp2ä½a0ÞS4÷èÍÂpÞŽs¥ í™‰E¯]EQî‰ú”é’ÙΙb«CŒ›7q·4¾ñâçUÏ#•µ=ˆµõŽ)®.X”[\yÙ!«ë�Z?Cêq‡'yU}·\W]Î*:ø¤ s‘Dœ¹1­дÿkÇÞ1ù¢Yz'Âo²‰‘
+×í{°yªæx¹{Qœ+°>ÞñSGÉt´¬¹¡¢ÃÖ^&[êHâ�–]Èͦ½¸Çê=ã¾Û�×ZL÷"Û8QLi«–#¡/Qª7¡áòÝ­õÖ~'Ïãø¡yÚ´ýëßTtÚÓ�ìÊZWdžG'–Z; !8SkÁÏWo¯S¯0`SŽíŸÊœ£zmˆPò�©:ÐþŸ»8DKO�à_ðvdÉøÚZó;yç2sS[ïv4|U¥�(rÁž²jk[öâYa˜Çô~RçÆóÖM¼|‹y!òF½Øß
³Çªà/Õlº€¾\î¿;~ö¦ðÇÉv“>g2AiÁÉILÒÙì„‹ñÈ)”dªeLªæzEy÷vfX|râ‡l£=R¸Ø‰òf½ós
’1žîvo†:cÕ·ƒÏõB>¿IÔO³V+,òÑ"šzêªK4•q°Jïö°´S�ð¹âFÖ‹ˆ9ô^‘´XIE³f<`eÔt¡WȘ#`9Vƒ8nQPB�pvYLæÔý—kݲ¬b”­Õ¯)7ã;�äŽé�™ò:«
†F×=n9e
EBú
Ý­3É5)£¶žÕ=|$BLÈFÃ30e“Y‚aÁéÄã�GuÑ]¨’3(~~¿Åýu×{æx9õ; ¯¿¥?’Î%IE'Ý¥Ì
´ˆØQ¶iÌøVSAùo¤*“e—�
,ö;/ƒ7ø’?gþ&Ÿ'°]ÃbPBb,ûaA"G#…ÎíæßueE{ì¢_˜é°w>ÏÀø¡ÑïG7—ÍW²@Œ‹ÒÅZaQ®Ns—ÂK	›$H~ø
Å
�>Qù?v-ÄIùÁP³òÖHTQ÷¸w8ƒƒ�PU;µ7v«ôá–G1ô‡œÝ6
øxüÑh+ð¯“
¦>š#×@z©Çù„…E¼J-FµÄyÜh
”€�[‹´Ä7IæÊbŽ´£9%" xUì;âò»‹,!ÀÎHòpúÒnÈÔ�ű)c(¨o%X¢*Lb8Wã¼Êà+M
�–ÄtÅCk
¸�ÎwX?&H}:Da’û)pè~‰'1©üNº÷ÛϾ<*‡S%ö»‚R%Ýñn¶;
Ê‚˜î�Ô¨rõ1ä¼yFnã|¬(5qwAAbM(^_;T"\¢D³ž„dP¹»\OaÕ2pº‚ª¯J’ôÙ£'%(s*	±RÖQlF"˜Û´“Ì3%‰¨ê[Êݱ'ÌyÆ�Ÿƒ¨~Oùô>Å^™XùàÔœXJÅ
�K1x:W¹]«ŽέL5””	É.ÒIéé}´š‡q4~C�?Ê+ñÎTt®;JNa{<7oÏ´ÖJøvpãþ@Þ„þ")Jw^¿Lt´Šgd„sÆiuf$*ß2ël‡wÈ¿J:Á
‚)[
Ç@›ƒAA¶z¹JÒŤËÌš9
Ê¢Ã-27é¡0øsÓ!@¹€
_æ
†êSP19AÉ6Hk	c§ψ¹]ÀÀò(SÝX%
BĦ®,…Ðg¯$¬Wîú�0ùvÔêáÞT-I
y«±:
ÿ�ËIþ4Ë1ü
Ú_hë›wR˜�Nd8›‰¾™iFœÓUêÑG²ÇJ>Có™3Ö{í–À Ãm…•7¢JÔ¬¤SÊPBÑ••/S̬«¿m¿)袵­w¹'ã\”§ÉFzô‹àèyhÔ‰¹h™�~nJy—iê»Põ.È÷‹l‡–X©­%üeä¾5¥4­¸`×q·¤ðEŠ>¶!:>z&øÿs²î‹¦—ÇÏp¹{¾qvRr&˜VåÖ<‘R—íÓ{£U鼨–ç
…ßø+ÑÞÛOyÇxr-öH‹)˜q0y!DCLï/Ht°™ü RhË5uÍ…Â�ƒ²áÆ£àÆtÅ-|Ë2üG¢a9»ï[JËùGÆÎôø¾ª4DÖô˜ûtiX-ÚôÔœƒV¦6îqÒ¬¢³¡ù-33)e)B±R&$
ÄH*(ª¨®�žó9ÒFšr‹Ï\ zzvQˆ¶ê‘GêÝV®ºŠéºz4Ѭ¿Ø‰¤£À³I§GKÈ* }oÛu©MÐU²¦Õ[”Xr•Ž'Ð×bß�¾š	‹?2O³nÏ>á Ò%™é§óKòW‡ƒï§Ùv;*–†3p4C@ä8=rHÉ‹
º4øן!%�šª¡#èÞO†76ãÁÍ2¸æ_ÔÅÕM)±ëMoåÜ|ý;íîêýnyÝRsó%"��¬è¹æ7Òh6Q�	M+дöJVZVÈÖ:
í‘^˜#AoäáÖ[°ÐDBÅ	*tŠi®®âOGj²"šƒêä÷У'ºƒÜþS4H¸%ÒˆÊ(±¼ÞCî(¢ê0`·Qã™éHÁ7Î9ùybo?#”ÂÂru ùÖœ�_>ØÐcá^¹…wPɘ¿…Ÿ9ž=�µOð�§€‘€@dÉ$‘Óbú'£‹Üp‡§·c5;>¨ŒˆlC�Aᢚù,‰‘™n*CFVíÊôŒ­Éˆ­j¼œËVms¨¶Æµ$ÅÉJáj¨äJQïÎèʺzàL’
ÐüÂkG¶Ý’¬8O±^¼ÿHAç-<ì‚0FgךF*°/§øS$0öÚ³woÅ´ÓŸ8‡ÌB÷À‘
 »A=_·«•y>0ߨÛÆ{xë	ÁîçžÃ™r"^@Éâ—
˜¨@PPÇšÌòW&iNZV`.�,š‹ˆY �ÖXsp¸ÇMzÉ_z©g[·h#š"-Nm9áW¥$Qh³Œ´ÊU$´*jÛSéJEð=#‡ö¶Ñ^\b®R*¨ÁÌĘd®/qXE“]ÞlM½�,ý£N’ž)ܶËlùI˜a¸dÈOK:7ˆ‡*á—E¡e�–µPEîÌÝÍlûÛA׶Æx ÚiA8ˆ Q#PB¯´5‚„"È+×C·´ï½±ÓMÞRI§l?TBAô5´f-Â¥*=sÔ0Mâõ‰ý> j]¤¯@„,…NäðI>GÊì6K¶#SxÁˆðÄCMG‘%S:ˆ;·‡‰F…r@²Öù82МɄåŽã·!“¦øGê:[ôãøÎz(ù w¼jH1‹kµ„+Ž�E>Rc	¹=ø=×ÚƒÔôÊ+ÄÝ¿Ž¾!o2aåNèät÷¦vÔ3Žl�úßAÀ�΂˜Hq
?V¡½l#®:gø¸úƒ•a„«=¸KÚµtåXh^Upï#åÕâ2¶4Ûʈ]bÕ\MÚ¹äÉs˜ŽJ&5± yÊ¡jN™sj:÷…ì˜êz;ˆÈˆ�Ï[þâÈáõ7¦Æ‚SΫ«7S»}Jžš¢Ú9S”ÜíÂœAÜç*©r‘æ¼tHC®wÜioä1õgÕg¿O>Ü=P(†ãù)t:â\@TÁqÒäº'z½hE^¾ïVÂÄ"…šõV÷ÀQ<ûZnÁ�ßœèøw[¥ß.z²»±µCŒ¹^Ú©Í*Bæ½(l/µÀ0¬MJàõ4©ˆhTF従Ó'mþ>ú”„I ˜Á²ÿoTnë1+°ØTça@ÿ˜¢|¯„ðu	MlMѪØÇHâƒKÒô�#·ÌB�VåX
¥Ëú-�ó>H–´®®Q¥\äObst¦žz´W•U^Í]ÈOe>wIÞW=`Oæk	xum
o§���º5#ªgþ�¾ˆGŒtE;IAòX‘&d÷
FøœsæU8yÍ.ÕÖ?‹ÓÛo#·ÔÚêHÝ…|^ÔÆnfܨ›É1Kß-ø9cN}u©{¸wÙaÈé©]XîÍ›âÁÏÓÄŸ²©kÁ` À» ÞÕ"FÊñÅô›ÚšáÅ»l>
›ü‡°þ²QŒ§wˆ xúäêqXÇöDlÝL©¡™%ì]XÀµ6z‰�€�¥™nÚ<{È(µ´Jpsè4:Àz�,Αêµí(4O–£¯:Ó¦âÕ©êljÖy‘’,‹˜éx2¢Hkr£~C8ÆÚÇÖYSžoj]=3ðî߃­ÅÆÛQÈn�t²‡›ÑÊi28ã‘¢iž�sãáÕÔ:o¯Âÿ”ûqcp
—!Ë  ÷ñr:«ÑÍ’£�oéÓ¬ùRÃ`¥šœ•
íH˜A÷ñíà¶,¶¬Ç•Ð»ôèB tæ()yIŒ[«{‘Ë~-±Ìd-R7µÕáo¥îsÐ9×3;½]쿇5%v)ŠŽµã#<ì†�RÝÎë�„4ôÛ—ä~#ä,¾$m
ãEözúž¾·`'QŒ
—$$Ò~Èw-Ï5ÌÍvÈù‰SóÿwÛÏ„¤c*Ÿ[ý� è%Ò=Ëìô0B†CýŸ8“#üï‰B@6“ðgpÕ
QŸÕɘB_%ꎔXMŸ‡¥7£r«ª[
ˆEñt_!ø§­Á<)iT‡šióª½ã·°vôv¹]°’¬‡Šµ1Ã1µ¨~íºÿ@\Ì:úV"§Þ­àßd€��†ttäP1õqqÕ¹	ÝyÚg(­ÁŠ&*‚]¤òPˆ¦€±4‡Yší˜7x¾v¾k0AMÄFN1DËÖÏjàG�¿¯F^G#v€˜�˜6Øi¦’—ø<îÓ®È!¸÷$ד¨ w,{Bè?
'‚Ìxë>OX	GyÔŒá@ì‚ûyiûÏì‹öÔÏk™ì Œ2B±„dÆ!®êˆÚH÷»9ïæ:7ûþÿ—ÔÿFT}?f~o‰†(1ŒIЮÒFfD·¸§çˆ §ø³z³�S»DMv�+úS4éì¬g›¾8}:Q"Bf›RÃÖz&c’g‡·V—=GQ¦d}ïAS.ôŸ¾€� *‚�ð�åU¡
Opý¼Ôþ�A[³Þ3”AîMŽDz¤ÃDM!p2@ô)®Ïxô¥
Q(�ì‡TüúRÒPò8þ† �FÌF¤­èïþƒÐFpl×�Ói¯„:ò¸ÂŸZú¦àêGðmJÜ÷žixJ�b×”ßPëõ¡ �…ƒ¡õé$p „Õª¥)ä�èÏžœêMQ˜ª]ÝØBãÜ& úŠ/¾ ^\ß1«^ú‡çbc‘˜ìG¸Ÿª?¨ $nꫧ•©ˆ¢0qô8U¬ò~Å)�»/ßPŒ~}NuÕàUªU8ø:Šý‹Öä’MÖ¶)óûxLѶ?¿€ØYP¢8›t4Ì4(M™�2èÓg¨€’y¥xQÂ
Še�¤:üå›õxÐn	Ù�r%ÃpP{uﱆ΄£ä‘ž
–9-$4‹ET.>ciPÿ؉óŸÏ¶‡|‘(ÉӖLJ%´?<=‘{O0mî8l®êh�+¯Îš=ÏTÐ.…裈{‰ç ‰<ߣ�sbew� ²ø�l„©£ ¦¾H½Äzz³pP-�¾…�µyþ‹³*@
™@{�¡ªld

¶J	€6Hµ17«òÂ|”�Ɇ“ÖéS¸Ã:„‡ï$ê~«Ce…-¾pÌ°Ì…=ãrK
ë6m˜x3IZEôeÅ)$
šg$(pÜŒ
”åÅÔÀü¹4Ùñf	Ùaz%$€Ušš$«iIÃ:ŸÅÃ÷Báèi¤—þ5F-8ÈZòš@¹¢Ðð XÁÐâ¼[ÁNA±�i)`˜søsÍLn¡yûÞ�0HÐR=›h×�á³w3ã…Tó©Ð‚BÃ"eA:)�QʪV%*�jÂËJô¼Œ¨æCœÔ·Ð…gÉ�º‹k“P)LU	 ~s;ôá‘+5)'€vbH@:ROO
ª
i¤ú'4Ʋ¿tê´B$‚8èóyö5œ³ß§ºñ_-<[ıäôùG¤…PÃËî‡Ïõ>çRµ£è"DÙ®šN,ò@�võ8=ò¹Œì©˜Ø
ÄØ‚ Ž“B:q
¤JÆ�]„{¶†»-ðð¡hòÖèdV£Nz‹X±,'>
„CI;$
8ßIó�½OzSëd˜… Q¥¡)CÍÈ>¸=¥åõjCt³“USn¶7iüç…¡D$„*BÂÖ›Íè<Ø£ÏãÞÙÃ�SP²[îê2/Û�n
"ƒHšLsf–N8ÑHL¢++((
�¯*´)]¯V�ï3ãQÍO®3ä�ò¹^˜‡*/÷×ø#ù“R%2[�w3åp=Ñ.gÐ|úð墊{=ÎHæÛÑ"œÍËà=$‚!Y7*°ßÜüMï‡÷apD*QììO²Ì½~�K�™ßt™ß—ß!ñ÷¿u>Õj¤}�é[~§Îö²1¶¢3œ~ßõ³î”¾ßÛî¦w~¬r¯ÎÈçùÛHë�Wå÷½Ÿ·[¡·
43›
WÖdý—VFW0èEÖEÞ›Z¶ïé¿YŸÆ½Ve
öG;.šÙ-úceËS·ëºË®ØìÁú–&j™ÁZ¸ðWmµ�KU�­®\"ÏY¹ÖUÃç+N{[n÷íß~×A΃•ð„ù(«—-Ç,
#ÉL5Y5sµérÒÕðªxª®}œ9\ýµJ•ÝV·n²[5ì¢5m²›vÏ�/2×.0½¤õC[¡ÄÑ-WãÌ×e*+ÚMØ(å«GíÕ+ö×-_
ì5q(ž«°¹h’;«åËžíüœgÈë…æÚÜi¦÷ùkuÕ=ïuö=íe�{CK›’›[FÊ·Z+ïªûù­šF¶êÍÛ%‹ÚFíÏæÔé>-S•ÒÝŒxßllÿ¢Ñ…ÉòÕœÖÞ}Áûë|ͺ¬òÎÑ…<†§GK¨ÒúkVÊqœ*®[y(£UTc~îZ£Tò{‘÷>22Ô­dïÝ”²§fš\aòäßWBËU5S˯%ßU¯UOÑ=9qµï�{ °~uºÚ×k£û-ªÛð�¥®çÈ«e{uÙ�r¯EÙ®å«mef¬ѲÜñŒKTÆûÝ“±I["ª§+Ut­4?ŽZbXµººáImìF®¡G©�ûµjßÉ–wæiµÙ6rs®Ó¢OÇNúëà»9äë°£h}ov/Šã	î¹rŸ9§ƒlg,«²Útçv»õu�yxùröÛì™ù¼ÜzQè±…GsäôOðO\§—EObÜ,‘š‚4{}Ĥ{½~ÒÔöÁ�[â¨N�°æí>b·ëâÙÉýHÚæ|]U,¦fð�'Â$.'sþ’¦ÏrƪáMªLÿÚº§0‘ž&q¬FÄH¼³6ð̧¬g¿øèÈ»œFõ±ï±½ðÓÎ߶¼Ã«–ºÉþ_X·+2T£•'ôå“M„X"°È‘ÁƒóRǹ,dhÛ~߇¿×Éf#´·žÝH¡AÎÂ(þ~é8æ&
#LÁ‘Ç$iˆ(N$DM:æÌÑ?Ò”èD>Òš,áN0AE"0D)
FD¨ÖU÷D´Ù²í™‘Ñ9ø°ñô»p¤ŽvK
iþŽo“yß$ârç¿uéÉÇ^ô¢l{ÂF~èc…`‡kº¤ÁÞxúc¾Ï)„©ñÄàGôEv�áÄŒ›„Û�ª»�¾§Ñò®ÿZ¢„†XÐr¿ŠêK´'eÃÿ¶xl7Äùr0Ù9¦]þÅÙÌ�üæmÂ…^†36#÷eÈmÃÒI !²Zkר¢•-),:…r§gè j ðd	\öp!ÆdW„Ù#S~¿/ສ‹¬jÛ_‡ÑéúÎÿ'×W3cNR¬q‚­@ñB„¦šWCWÝŬ~ø¹t‚&²óŸž�"Ä+æ2U—Sµ£]ÐéÒó°ÂÖ�ç)N”Ö•¹LP_…Xx.gQ$uDCqB84€¡¡aгÚà x\qåáBÖpþ‚Ê„—#ògÂè´½t+"2$ž„æ7Q¬�=Ô„
PÚáìãÚQK¿ÑHå6Ÿ¯·A9Y4ÜüØbÐ-»„8!0ECÐçî0ý¤qé üùÑíƒRQ:ì­ÖMZ™=Bk�—TúhTÚui™Û"]ˆËüÁЫMJm©=ñž9vò¤„®‚éN
HÉ�º'úºþ­XdÐwñÙÂÅ?Og«�ÇÏ£
¥ÜÒrhÔ(ѽëü;¢îƒoj8h­NR,1_?ÎÓ˜ª¶’”vhø”!–M
ÅÙÒ¸‡ŸÌ}Ïw¼Iœ…-·Mó�¼Ë–Ø?ðŽ<ûÆ}:ýpÁ¥:ÓöHìÛGµ¡ÂIî¤+›\ÏÅôýfÞƒº·z÷wÈ$’Iz'I#äuòè[2çÒ‚�¨\W¾­+ƒÉáZJñÔ|Oœãr=ï€Pð"yI
 
(@ t(â±™‘†RíW@�등TŽM§&5Cé:>œ\›c
U�…WÃCmâ–�†ÿã´¿›Ÿc-—ºæ=G¥ÿ€¥jPx´­QÊ‘V,Ö4R”rÉÑ–ŠØ¿iŸ+®Ë´YÀ­^5�f§lù<Ú6·¿|„X‰
!SöwäçêÖÿÑölû]ý™öÇ–C¥±ßÖª3I>–%R²á$|Ÿ£Òù=W�)Ð¥wi´]r´:Va?¸ß¤‡›¾\±Àû<
&0Ð0I‹d�É4�n*ôW¡ü’ô}E¹Q® D­d,6\žê#i¯9³ÞxÃT¥4Ð*­ûÌܾ‚är*9YÓTeí	¥0E
PÒ|
¸Ç’TŽ.«ùñücœ2Rmm<�"�\³›SEQÈ¢ýzwû÷xrJ¹D7îPÃÛÜ(–Dð0#Ä©ò	‹zHI‘:¾*m„¤‘a­n6ß!'©Å«Â‹Í„NgêsÝÇmKË)P�7ÞPxçŽW-™mŠ(œv�¤`8w9ÁòŒªx)@½»èªÈìëï£ØgŒ·Q¢·ré8À�ªo–‹š´…ý×”äýÐi`®؇]v¹ÂnùˆŸx“-&îÈXX¨ˆ2³ eZm
3´,¬š¤­ì™Ò8U|´Òž†!\�óypµòYy“™ÆÕŠ�]bª~÷ã•V-ËZ™¼k
Ò›ÄLí¬Í31—Cû
&åh(_
¬G†¨“Óçlzãßæ\5r%‘J^2wóî¹>¼×§�ˆ/VdÌåDBt8è].
¯¾ZÉ‹Ø+¤9�Ý5MjµÎky¦ž
ª…ÖŽ4VàÀ¥´GX§âtpgD{ˆ€Hœë«·è{gLÂ×ýPÐÝæîXÝ

õqÀ™ÎîN1�¡^V0‘(‘DÙdÏN¥Ú‚jíüdú(§¯gÓú¥V4Ó-ßgéâTéÉH_g>ŽxÙ"ÞKàšA±ÛÞBt.¿%�΃³?DhQôv†~<#cø3
QQ‡ý«{™�ƒ~µlðÝF;ÎtÜœ!¸€"ŽƒÏ›«ª9-ð�ë5Ò€¹ð)‰']±‡'Ñãu£á[cçè¿À¿AñìiòV+WÙK‘òƒ*‹
O¢Ñ?Ï;ñNri§*x5L8sœª`
rï-o¤É :%:ÖßèÆñ^¥)S'
PX|y(ܛǩ¿¬}üšQÆ
ÇEP}T¸r¼êú$ ÆO%M´p2só®5Tdüì™@E Ö‚'«Ìᘜû×�¢z8­ ´Ñç~¬‘è9Q¬ŠØÊ÷¦’Ì-Ònö@¸TCo˜M‰7§æQ”¬×Ž¤õýR-ô:sP&,g»Fè¥Lݾ©—[\Xc Ôh I6ͨ*J
.u¶/s/\'½¨úä¬j1Ʊ¿ù}1]ãMFß’¡ÖÔ™ƒAOŒõ°jõãè<&`+”0è(rŸ¥º\AEUËê–pN…NW”whHKR®l¡|­ÅV(¸­uX>Û,DCçP}"* K’SÚP/ïê¦ôÎb* ½0èóüÁ‡ìD`ý¼ç÷SôSºûíS^ˆ¯ ïmÇôm§‡º�'‘æ6÷̼Œ|ff~|IË�t3ñÓÊðª$‘G/H–A;;FO¥FE4â²oíÑšŽ½8™
òW/šôvëB=ûíG^6d~�:¯� �MEUU(žê¢]Õíós ›Þu~õ‚ «£WÐþL¢^2ª&‚
KôçÑ•²Bœàž²oõg§·¡z!×ï/Ð.wÌ&9
PayhÛ¯!4P#tŽƒ•AŽ°¦àãÈ|Û°çÙ¯Oû3{\"ú5ˆí9’Î	×€ˆ?'¸Ù6yã^:ʵŽS,$>°j¸?FdU¦âÅa–5Ëv9ðÍŠŽÅ8"kÌùåÜZroñ´tÍÐNI醘§
Ÿ¿×ÙmÁÉqÆ_ZNØá�¢'‹Ë›ºŒ1~NÚÛË[à`( pÄ_L$ðý½Ioä.+ø•9ˆdª´~�¦†.ÃS–Ú ƒ¨�ÁQvÅÉñ³%kSN­j°U]ÍÛpÈÃ�¿^Ǿq�e‡}}žÙ&S¥Æà_�üÿÙ6&œs)§- êhÝzÖ¬ú5«Ñ u*‡N
VÚI%JÄyÚ”¤’Ø̪K‹‰]·£Øw!X²¼Þ œ‰¿Ev
Ú
cB´Äpô‘Sn_ŸÍišRe}¥vÒDÀðŒs•~˜õk²0íOçè–>$1Û×5³×íPî 4}Ý{þì¥�ÏTÕÃï�%¾ÍߢØI1a t1Ä/ê]mENÖ¶·¦6�iF©F/tÕ9LÍ)d"�\è<ÙbD@ª$Tº–ÁM##=•UÈãÓǘ™QúÚÃgªûUýŸaŸ�4˜�2*² $"ò¤®Ò¥W~:O›¾l�¿jA<“9¨�8†_ù?/IØIØÌË’(’;'¡µ×+>ωÁvd¦Fa™™$8†Œ€›¹^°¢q“$:VV`mÅǤÀã"@ÿSúF¯âS…�QwŽìä„0TzØ'ùI5³1Þ;‘®µ<î­êiIê‰ÝÙ¡I¶Âž±ëÑúeHdÖ¨FÆA•#‘+½ŒøQ Ž8ŽŒ\pD¯Ý§÷I†Ñ†
#ÅpdQÑêZîÇCÉ–ƒ!1�4T�òéiÏD§­„ô¹#ã'ˆ*(âáÈ"…ž§–Š‹Š(œ.(t¯�¦EQªS¶z	Êùá+5YKN
T¥u5UBg£¦ÆŸz¡‚¨¢Œ­h¬AÅ’l‡Ž¯Ù[û�C/Ä«<=1ú^'�-Âfûô9óîú8üw�™g4®
@äºMJôÄ
^Fº˜	âs+ÒÃ#ëÙ LèJHŽëh0ñ˜ám*[JÉ	m4Bc1ž¡òsëËÀ‘1)s“l¬ç§ÌpU*Ä6ª,KPrjkƒ™í¥æÂHE0"¤=Õ¿§MÝ
¡­Gr”ˆÓUsi6ìürÞ'X5Òo¦êœËeŸwAꪉÄ7�¶†Í/÷RnÒݧnÑÔ$)OQ•�™Ðd(+ž^âõ]8[òÏMLòÜuv_Ÿ)Ëú¹€R´†fü?ÂhÝ×îÁ&Ðs”_KUÉ£/˜À°y°hÍdÃ(õIŠÍ4É�è4a,›
Ìö‘Ò´R種6ª1MDôrߤÇn»XsŠ(Ánš³�ˆ¨ÿ;	iጕi<—�d¦þ›Í^‚”A*.ø/b5#ÑßTd„Ì
¢ÒMŠýwkk)¶?jQïTè¤* B°jJ§úü�ÑSP½”ŠŽêœ²=âð5gpdoþ¶:‹¤O£¥S="”�LE`áè5sú`�Þ3/R�NêÃJ¥U)(¤r£�VVqxå¦�f÷p7Fõ5OÂ9LÍçê-[„yãÝsȪWbê„´E@Cò
‡fÍa]HåïߣÈqÿÇ¥£ñ?9Ï]ÜOòYùøxæ¿[™«Iä¹Qú!ÞB¤“»±ˆs…vr½3mqhf@’¾wwLÑܸÙFÓcÑÏ7*UûYpaCäAôýxœÏ¼h­Þ¯Ò‡Ì»7¦­9jwqCiFž›ço’Y/™²è«×Ø9¶É† ~4k–­8ñÓ|ãÓŒÜzÙÜã³sEÄ3CŠ ^¹¨�Ü’‰ŒcÑWŠ¯§}OYçBþ÷�#úv[rúŽ´m6œ‰+&™tQ““±Ì�ä,žwž[ŒÊêKgg9XœOXÊç•�j}w+'�Kõ$ ¬Uë'ТqµX²ÝžñÞœ];7\4óÇE™ñÖ˜]¦’K$¿»'ºtq’¸ã˜ƒx+*±F/Ðëu»Ãø'ßÏÝóÖu#íŽËPþ–ù[;j:Ïn	뮇ç-ë-�xÈ\M'ÂçÖMÁˆÄÖ½;JN,ûø7$­c9ߟ_º óîòdÒüžîÂãÊÆ|d¾üôzÎsÆâ|i˜´í¬ÂÔl׶ ã®‹o~øSß—ñ5(ã8ê³Î#Å�Óy¼dò\æ½Çæù#<7�^Œ±�Æ;ñ‰ãJõŒf2�1g<”
ii2ã•ÚB.W ÍrÍèÙ-»	:»R5-åÿǾÑVHïcžWmbÀWB’ܬGûqLŠ•¾jÝ}Mt�j†ËsM§dÊ
PKÑ“[&H¼´ŒD×½qRÍŽ£¤<.¼wÖ¨­e…¾ß£Žt|_É’VÅ<ŒUVÍËÌœÚr"ŠLšÎ}ÅÃôz'>HjÒ¨þ•dË/’¦i4MX ‰ÜZÖ¢:öÔ·yš5+RÌŽŒÕ‹fYC‡3
Äi‘¬n?ªáRÖ˜Gq®YȱÜûJcº	,ñ.ÎòãúZ€±YfãÌ:Dö׃
”z`†‹Ë3cý:øofÂ^#Ž`“
Œ¹îM:‚d±À³tãNr¨z±@�šÒ8€ñH‹¤æb•ý¹Pz‰V—`vÇwÒhµ3§5./�Lì›Ê¦'_(à—.ÌQ+RÚšÑrÌÒÂ4´¿§Ðl»Á*1‘Vw3˜±çCï#,6À²ü!J|Éj´ÖeÈR)¶Ö»-2°X_*Š¢ (
€†ƒ¹ù&bϸ]ÌÒMôÇ`^D{„> �1¸–Xiݨbaå›3æ{†ä†¦ „WäáÎÚ¡ÆX/ÏàPÌp"iÂÇÁÁü’Èœ¡B¿+Aw�¸NÍ}¼Ž5Y$ÛÌr,fôyo,öœœ¨`¹jçqÏW·Ã†Ûû§iA¼Ï+$ò‘r¨@˜4±Ç–ÿV9Ï5^J'È‹mmú)ÁÂóZELóã]¾#^*RÌ€•Iý~Wä’)Ç hk‚§_Õe$�…FXß�x)°�ªÌØ…ä†Æ㈪LQ%íDJ�ÜÆüë:ƒ’|�–›áš
49Ä"!lœ–d攬	5†ì`ViI{ÕŠÊ
ŽÈèÔt½ºþKƒ} âÕ™_|zhšÔK»HDÁ«p?¼´¥"P8zvmÈWb#y!l°ÑT_Ž“‰ÆšKf«Cû¤iR·ÆbŽ6�Çû¡áú~UUUUUU_Õöƒûýïùó÷\?Y­|± YÄ~2aÈW–¦(²�o#u_0; ={ÌC%<óñ—.>+sçã;Q¿‰,!a}¼nq­y`­ç棿ӽLÅn“ùô³­òoí»Ù§_t‰äð³§,�
ú(ôï§Ã‰ÐÆé”	„:¹/W[Nï	À©pÁ/$!לΒLºd
$G´Si¤?^âÑèz|*¨˜ª˜ˆ?Iª±ˆÄAˆª™ãôû}ûŸíìöH27|If‰Ý3“
ã–Š‡!õ:EãQJ"Ô�Aôaƒï¯ksBrû»Ï8ïœýØ'3£îvœOuÌ~Z×EßD-ñ®y®¼nèM¡É5»Ã˜µtç®
Û£lÕfz‹=EŸÉÄ�kÌÆ[ùÿoMžR´ºw¼uö9]cñ‚ÉžÅϯV%ªB�ÕZ3†Ñ||gBñŽÅûóÔW‘ÈA4Ôbm¼“P/åa¾"ÙY �èîVÁ<}\
SIœ÷Æ�2—%»¦l{ž©è-ã§6(«û³÷”IÄ´ä;¾þ<ûpD¨F-b)ÍñÍ¿>·ò>×BÑÚv™ŸÐLˆØ4ÚMQÏ‚$­¶Á#¡¶üstضì‹,!ã6žhÛ‰)Y  ò³Fˆþ‡"T¯0(Þ�U=yf‰"ëăâpÓýrþrDS¤?sÜÏó‡R`X‘ú—A³óÚ©
ûo<84ý¹íBþ�ô~—úãbŸ9[0¡¬Ôo´}«¯°mjr ˆ*¬TQ
QPí«C>BnÒzUÊJya¥ÒØTŇ-ü»û³Û·”Ûq‹œeòÐÈ‘Ÿ%¡! BéZ‡îª@ÎOY'©Nß„&¸Ô€à…(>C+É9.ÞÜuT<‡AEW™Kyҽàq."®ðvpÅ%b	§	ªj`ª€tš^JèZ€(‚ ¢$hJ
$î!9
1”>TCRgŠH1HŽT? \ØÆKýNITPBHÂzŸV†„Ä™˜Ö8„\ã§\æ>ŽJ("2A¨Ü#
VÖ”ˆü�Çg@ìHw„ŽÒhWl2g13$.>=]v�Œ‚aI5ª›˜o’åd`í;ÉöO0¿ÎXò>¾ÜÕô6ÑÐÌ÷´Àj8ö*
éñÁÔC·ï§¼ÔðÿXqúRKµ÷°ŸÕöúþÆûåøI>À²Çu/=
x¤TË­Ït½‡(?ª¾0ó´Àj�‰�§õlzgêÖ¿1;ñú­wÏå1Ashwp­Ó04Áøíàû=ÖT¦—Çî(ð�U¬«Cª@«Vn
<ß)MGøq¨,þóöuÞ�…”¤ð/‹¿7Þ½‰ÖxoÄý‡æ÷ä”X�¯ÕøÇ
Ȏ
™‘!P�ã¯æü°±ŸK&œx
! iÌ¡Ÿ$(ŽÁ³ž÷Š£ãzN/#súÀüÉú

S­Cœc»»¸6“vá? ~j!!o²¸~Á’ ®ö�Î0ûàÿ?ñÜi�ÁEÓO!�ÛɯL¡Q @ÿ‚Ũ?àê^èBj§­dt1 Sõ‰Ä%ìÙ
ODÿsâ}~Àª<üÖ}oÓt¤cH õCë�½É5ÜVcnáH�fr¯êýŠ¾_3á—ü0²¶ìƒÜªå�§ç—1É…(Eˆ-í]Y-qM=ªt}O§“éøË8r?àÅB}"ЧAA•*v›±äôˆç;ÞôÿfzO�ÿ‡þ�øŽü„TüèÈŒp/zj—ÛGW›ËœI‘È/õ÷YÌ´/e¦Ÿ“½®~þ þ¯_³Æaã»ìàÝ>Ú
!ˆT˜iRâøU˜Dý7$„M58„ø'ôãô_ÙáåÏ3Ní/æŽÓëõÛÕGåû)ð7'#ôÜM¢ãA¢
çHŠª3�AÚ(‡íB”=¹±0Íãâ!Ž_Îb9Ai’?¿ó?Á“÷À›ÛHhúÔC–çy8IîçµXj¡ògøàÁ1$÷lpC$«—�þ»fuÍøÇ�Qµ¢`‘7!íù~?/é
˜t—Õì¡îŸOŽ€¹Ž×�)ï"5äŒ�7õ×ÅÛFøìMƒôŒ|wÝ·¢±ëë.gݹÿ-þ_ññ<¼òæú7õ="P÷D¢={›³¢>¾WxcB¢?ó/ªÕ‡WZŸr§ð¸x³{h=ƒ?t«øõ®Ù‹*t±¾ÈÙdŸ,¥;5»~.ÚyVw–^óc8Û"œÛŽ;æ&	)Ö„É+¥d�ˆaæÝIœ´—*ª ö�0lWyÈé�,Ÿà»µ˜»
o�…òeÛ:#û
9âdzâœæШ‡8g)=y“fÃÓýÞÛãüøüqòþߧÊv/¨'R1�÷ʶ¤Z	ÛÌ}{	Ó5A ѹ-&Q#þ£!~Ò<Œœ‚
J@šˆƒûðiûì“Q�ªaˆh_6�‚3:Ï,›‘`;(njY£€„ð�þ9Kc(5öfÁrù,qÀ©·êolQcÖP6¡Z£³¬Î‹DRþ¬€ÿ’PãŒ@P‚€"(ˆ 4¨i¨¢õÚ©(& b¯Cj
¡jX(`ÎBÓheª#¸[ŒÄ ÁAyÊš	ºøóG/õgLÃóË—áŒDƒÿV
$‘^í–˜"’H(†$÷õíÃÇ`¨Ä!OöéÒümH"Z
¨’iEìÑþ`ÝF«`Åܯ©§–»<³åiRT$ïb¦d
©_áÙ쓨ûr�°§$¥^ƪª¢¢˜Š*ªªª$š*¦©œÅ­¤9�Âã:MTmJ’ºH1¨+UUUUSUQ*ªª«UZ;“è>“ü‡ýcC®â½A^Œ:�N¤¨svd
; •,Ç“Áä//IÚW’Uõ‚•ä- tÙÞù'ý|ñÜ'‡Šà*J‚˜‚Z „hhOH44”€D=.p³<ŒÊ^¥´RQ"¡
	[í
Š”¦î‡��ƃ!`ƘÂ`ΘÒBUC´ˆf# †‰4†7Ë‚rDä…
RŒIJ„E(”Q•ELÍ”‹BûBhhˆ˜A¡"V!i”h¦%+Œ-£hÇþ#Ÿò~z«UGÝäè=@ùåU8ÅΘ)Ýa'kù¿"I'ví¾×�)?è�èü~\ý´Þ¨d¢€(b
‰ˆ@‰!´ßýðd
<˜¯cøλ/²ƒØ jø
?Wð?_:ë
á æßGç`­Oyû·½»ÌªWHȉh¨>_ÓF"�ôÀæ]?
á¢çŸ¨ÈÆ "O¨g)CÀ(µt)®Ho¶àH‡øà$ˆï‡ôx�ÛÕ³˜BºHe©ø?“Š{L^ø;ƒÇ\á0Ñ¡úå‚
Œ4š‹üç4O%‰LâR	n±�‰;¨t†€õD~=rVĈ†XŒ°?ÉÒ
ŒÎA¤Á
e
ÍùÒzb[J
A‹>i�Š(ºâ÷aE5ˆÞ(‰†éN颜÷
–¤W�ä}嫤âb¨‚öÀ¿ìQ�‚"Eˆ(YH"i$•š‘Z"W÷ˆ•,Q#´‰ÄÏï*~Ÿ‘• ”ˆ£M#£~ÿ8¨LB$�
É¡CéH„ˆ"¥ î'Æó¯Süô�Gì0ŒH¦
Ð(�’ÄøCÀ?÷K+ÿ�
©FæŒ�Œ$TÐà³P¤##	`Âù0¦c±ÄBA�ñ?µâJÅ4"D1)#.Ÿ_—Oô—*ÊQu#†BìÀîYX‚b<‰'D$`ËÂp^ åA}2`d„‰=	Ó0AUÄ�iÐAù	S5 {™"!`šJ %®®îH$ÈÀ_ºI�ÓÁ™"'ïý\N_ëú~ôÿçWXô©™ßÛÞz�Õû'yî7Ðý0Ru‰)÷ìTËBÜ??Ñú§ì¡�A{œ³ûƒïýËêö}6|
íž�[†êô°  éAƒü½<ŽûÖ¸je_lÖ1=²/›þµ„÷ºÅw#h¢§õ@eLç^¯óÊ·êPÅx©JË¢jßò‹�P¡A(PO%5øCóÏÏÿ?ö�ž_ÓùôÔwüÝÞÌ{?á×ÓÝþ¹Ìß~£!Kû5íÌ	4ÿT*Ÿ\?hCøÈüé“ëä@Gìè$þlŸ¤þš;ç¢	¡ý•kQ$Èù6Mä(8ïÁYû=ú™1�¯Èÿç·\ÿ8i¢•¨/üì4D¥I)@˜p…x²+I0ÄÿßM}ŒE�û¿ñÿK¿«�Î=ùñ¹ÂMJÁbQ::)sy@�Óœ”Cû5ìƺ@‡Õc¶É›¼Ñe†½½»Ðý[ÃØt
ê`]Æ™C)ÜÚzAaUOv¶  
'�™ž¢—þÁÈð¸*†¶
g–Á£“œCq??®@“Œwèð‹�ˆ˜‰Œ?¦;³YŒØ
QµÓ�S€ÔŽ©ÎÛSí7¯çŸ¢?®>×o¤?¨qx˜zâóVh^ˆ„	u>`üö‘¬*$IRA='úk�œØàØä
Ÿ£5…ñö©úd‚L%Œ6Âs='pI¯nès7rG@Ïtw~LCt‘ÁÐÍ,{$¶:ðî™;º9àx%Ä�$éÔÉ ³æ&Ʀ+¶Ý™# T¬?e™›uãˆ�w‰s˜ƒM¼¦,…È‚—„šB„O‡íµú„ÝÕ©Áú§pA÷ýï•ÚúÃñòQ�›Icàþób¶ˆ�çàVè‡ìÔUUV.½¾À~ïôäçáWñü
I8±óók�xs.ÍFq‡ô�«
$a+°¡ñD4‹ðXò7ùìšmRjfAèˆ�?ɹŸ¯ÖûLF†‚@€Ð}Çú¢§Hß¡ÔH‚—5Ÿê±µyw?ktO'"(©‘›º't´Ì÷o©š÷|\Q‡ÿ!¨á©Ø�lÜÏ^8ãt_ãém½ß´]5#“Õ×ô¼"ß"‰[ZüÝè©áѯ>EÚæ`æUåîÜ9Öô<{
“p€Â‰âÊ@ü³¬ûâYíØÌW™�=³JÌ_–'÷ÿyCv•×PPF$�}¥[õ'Y×åÕ2O÷‡âsê®T#Ö!xÇûIç!¼Ÿ.D¢ñ?7QîWB?ê?Þkìr‡™•[‹Xè[ü"÷ˆE¸2ùϲ‹ ²2:LJ”Y¯ödÖ8üEJ_{m?EÐ}Ò¾/À·=*±omöµ7Ÿ?®�õ$ýZŸwÙ'¿õQi!	&Ÿ«/²Ãéü¦:›å$@”£ù�ìýƒ}
½K�ap›
*Ã*¤J‘$DÎ
Ÿt|Áp®:è„"µ7l}ÔºJÀDHH£ †ŠzK57Òn•6_±àX ÛX0ê�õEuqû¡€ü¿ÝfŸ(””Nñó2�Áê+$):õôøFŸg_Zÿ’¯›~Ãn“}ib(/°±^)ÛÍè‘óÁ‘
Ÿ_R ›9ôšsTA~E_‚žº�µ×ç
©ä9AÀâµz
*6Ùo'_£¯®ø!¡ÅAÇå$&d#oÖ#jyAÌI5”¡ØòEª@L{š}ç• iÝÎÅÄ]¡ëíóMÞ×)ßÝßßfæP¬"Ï�)ñk ÷šE8“¡y ©åÑj%ˆwFD_$¥"ÍBD�ÚÈLj1úŸ ?ªî='žŽ°Ð¢�h's•xCôYAݯޖNƘ£q CÌCÄ»ûì®ÀA˔ҳ£uï;¯pE*1Ròép”. ñä�Î?†€ûEQ~dòr”p?]©
“é4Fh»N¡@ÜÈ‚¢!�nÕºc·)¬m>5‰°«I		%Ÿ”Ýõv뻼ðØñƒÛÞºÏTt�àŸ�YGìûäñÐ.zOU–/¶ziªµIKi̯<ÌdšpÏÓ‹Ñî^µM’EšZ3If.¡
éÕñtSfš%ó¡ˆa®5íï]æZC�Ҹƃî€r!ôÀù¤�ü{éS=¯}©'_�³´¨@±„=V(=èúb'¸>
IŽ•î†¡Æ„QDЊ™ÚJ·¡¯‡Û˧cìöªL9鉩9b¥™�p	==ÄÂJ5£çN5‰XœÚQÈnL&Gð«Öß»]S¶yßWªI$’I$’óàÎóÀ˜Cí›!xˆA„7s~œrïÝ�ošuL|qH󿶧n
Ákðcë‡QE�Zj�þqû¯ÒÎýÿ<®S×êë�UÔ«e줹Y¬÷D
ïr•h÷Çm\QG\tª"µÉà.Æ=E¾Œwœ=·±	¿¸-ÚÈÂE�à(„¯n½¬Ÿ!ÿR˜òK:¿?
¿¯\ùTÇ´mÉÏ°§Ì:@yëF|gÉ`þÃݓφA?ä…åL�:šäDT©jÍ
¾Îµž±GÀ�Õ6„§†1÷‹\p¬Xɺ¨“ËÂˉáJYä4p·Í›ªÒðc~ý¼s´

�9“øY*–2¬2b°y=ÌŠA<ð|
 ÌŒ<+â!ÔXCã©ÄOÎt^„!	&þó›\¼’÷½\Ô.@ôIS„懑ú÷L¦Ñ‡†HmA‡L4”Ì6l€x‚Ȇ×!r*‚º'ǹ¿ä´Ü[S8×
|ht�¨óÐSî&FJ£™šÄùájuÀã
1@}DaûçÖ{�â&OI«}\
ÝÀˆv­à°âüÅòaŒheÁRh¼Üà¦äZ�”&lø‘úeµ¦HåS�°È¹ŽñU©ª†=‡9ø+Š~Å‚ü®?«dþ¼2Ûmµ©m·ôCø
çɳ˜íòx´• šö/zrncÃ�ÜØø+:®Fø,UUpQàùj½.>¾5òb¾ÄiÝŽH`Ô€ˆPH87.oÀè4ׇ)ïöò{xÀŠ‰‘˜ƒË,LË2ÄúãœCˆ1²âtfX™–'ÜÁf1t—#Œ<ÒÎ�FfP}CØ+3(q{†n¢ò‹iÁ\�Eê=  ¢“©Û^ðÂc#ÖD„�iG3ãÖÛ6ÒýÓÂcöQÄ7‘„I5NÜ`€QÁÝçáÝe|§kɤ—6¡åU©®¤Ò¹áH�…p‹Š(*ðPGƒ�w
¥

â`ƒ 5íJ¢}ÃÍe”¬	áqëv;Ñ
kMô�¿£‘/»ut&ÃÑyñå†�ß&cƒ ã|h
ìŠF7ìüð_PGÉö¡køªCyëViê—Þ	PÉga‘µhχþÍ;f‰˜`°……
IÎ._šö†ï�‘“Õ‡i©öên7Jòð=Þâøœõ
ê }‰؆Mx—9å[§Á}ð}F¡=ï±Ó2L˜¡8œ2�†7±Ÿ&æü4:ìç9��0b",M&.X`Žd>q}ÃÐý*Ü“æróÂ’}7ëLAiå&Ž`d¢m@h<ƒ/ûv"Ü«½Þ7¯üºÙºCj”|ë¥)ˆy�¦Š”ùu=\Úvá¿ûa÷7Óˆbÿm+ü>ï&
=í=|”uz¦‹ñåª<«Í©å­Â¯Wïth‹³_;vùwß+á3P½M®Ò¨zii(Ê�“e«åÑþ¶ÿʪ*è®ìŒ».²�.íÔä®iÿ“äüIZ³¦oßñE=õxju8km/^˜b°ÚCäÍZØ:>ÒØ>rÏé¥5Äv-ö ™‘U3nQÚçÐá—oú�„!à{D«²¾îXÆŠþNßaÎÞ£Õz�e#JÃVWËž8ÇÏSž-P;|Ä£óéì“+ÓW$ÒŨ…/ÀÆÍQ9a¨ô>Ò¾\k©^o 'ó0Pl`M
	íSJ~ïÇ“žH¥âÙGiñÀÆúq£ò‹†ï‹oݼ'ìÍX¤U
,Èv7'AŸß—ÿËNeäQ3æ¸îM×sžÞ™šÒçüë¨9�¤šWã˱`«5TUœ›§ñè3cfªZwM¼Nã'Vÿò+n‚"F=—h§ªóKÎ�†¬õ6†^|æj(®5pç¡!§L|Ãóû£$»wg¢S‚!o0ÌìEisí]NÎ
®ô¢ñhäj¡ò-:ÆSb‡ª~òó¯–«eMƒ·Ø=O#Ū9)âçèYÕ"ÁSH®ìó>
0Дc¸ÒˆMº]OÉI$Z�ïSÏ	¸Á‚±_ËvÒ¾iÈ£ƒLèéÑý²œ£ŒÛfÎûa
¨P×�‘ÇÌIgÖ÷¿Ç„z¹ÎƒºÜïæÓËŒšSö«xøÜoqæt�|z*•??Ъä�Q�¹<° Pa&;ý˜+Ó»®*óltëXEè‹ðôûãðìó¯Çè÷|"øŠ ¤ç_ó×�Ía”gß¡ùç'v¯bürëuµÿ±ÖjwÛxúw¯3�oÏSÅ_+¢=¼”=Sµþ+%>´“,‹‰Hp­ÕtFS[ù;û£oŠ·4Ÿu´ÓàÜu@­þzº0,q}ÍǬåþ$·wè�[>åØÖ�°Kµ¤¿ãü/bz•"ÏeÿÍjßÕ)µÆ_/0§LÖƒ[¯‡ÝHùØ?“éý?ÛlB�¹rîÜp_V=ýy7%}ýÝ‘½ð‹ªóÚ¥ÍÇ��_ã9ªLUÙ@¬{›ê€òÚ[ië>Ì
ìØ+£IR¥5ÀÙQM-Õ.™eóý,�=:)]-T½]w™ÙeЕÄÇ‚ÜU’øÀž*Ã*ÖZsÐTû	h*O^$‘žcŽYûï!;gì†ý·é
¤×$2nI\¼¡Wø �Vmí1 y¥Ë�Å6t{WŠ•™ó
߃»7“ÍÀHj¨—k
JXW ˆìc[•q
†¶xBòBŸ†‡ªcÜsÔáëZV­*%­/Ëlë-¦bÑÁÁÆ«:H¢Á±/¯�>•HI¯ùú4v6w�ÿ“^î±ëÛ£±Þœ³h¨F¤É0Î?„xwèãÙhô×3�;Œ':éßnÌ¢’"Œ>
ˆê(4º•5³%ZG¹[i¤-=˜hË•¾>²·š³3-F•œž÷í¯ê¯ñûo9¯…ú¯Ôþ»5NýñŽáaý—ÑáfÅKxÄí®,ä9k�gápAP9ÐR8Š©÷uX}>J÷�*w{pLtZ�Í®Á¶;tŽDÛ]ÁÍûPiÓ¶Èu.á_×7� q¼†BûHvú…JVÀü
Äø&D­õøüSð1DRµ8Û„ÜtÁ�³Î{Ùôþ×Xx'Ϊ|Í¢×^áÞ„%Á#Ã6£¯ƒê‚Ùíü”³a¸Eë;~üaê>>ÞmÊwAä÷kWÊÞ˜A ƒJç™#Ø‹ÆÍŸ*õBÁ|X+Ñ®ñˆ„˜Š^ù{|¿Ÿ£Ó¬÷"sü¹ç]—9SÙßHï¯ÖgîðlG;ü7ÇG%ó<\!f>J6“ãä�”QUïA¥Sq‹§Î¬½4i(4 •"‡eŒj*ðÂ’šÕeßíû,”üþÿÔo'éq3ëòŒâ{\]õ¤�ãï¯èd›œ�qA1ĹEÃú|–8¼Þ;?“¡…¿e/4/¿áëvjv*UªŒl¾o?%‡…Ž{É ½€LÜchÞü1gF�[QõªT‚’Ñ9æ(B|QР4Ošuy/'}‹åíRÅBåL‰0¡N�z -,ôÂwl+##cƒƒíüàß±ø�`¶l¡¿žá)þ¯o©³¯ëÌï…ÛxðÈpèñù&\ýߨ
7ᮟa‹�vy¹ ž�’@Ø–#�×·›•û^ÀÊõùY˜–�P‡¡ÿ3™MÕ#1@…¨Ø Z¥÷Gå}e-«Ô÷[Øs¨ç¡Û8Æb>P7ÛÀ‰ecƒ,kß#~�S^hÚ¾mNô[rsob�r†˜]ê°¹˜î^Ýp
Ôèˆb÷VWœzå‚LP¥ƒÄriv_—Eé~mÙ@ËÍ^«Gª§›<ÍNŒFˆ_î_cª�C’U£@­¡W1tÈ&ß-#“"ºjí�Ò-¾«x?rê8Ös¦yN2Œ9Ü{/9N’MSÎPQ²ßmNÄX¿ ÍïV�•„ _m«¢Oû9 èÄ“öA…¾9¾2¥Ð_Evð†^––±Ké¶(¾Û@+TPZ•(ˆ§«´•ºPû§¬ëÕåþÏ#ˆ¡á°³§fý-¤»ÑÓ	HÔj³¸×O�½Ž
¡gR®ôùvˆ}�ù•ÀŸ>?Ry7£Â SÄÑas»öÙÔÎ>ßU¹ó$x§ÔŠ"Š¢«j(+7‡~G'ÅÊÞGÒ‡f� Ãbc!”*Ú¡“Ï'¢&ñ�»…'õ,
hV;èΊ3‘½öxTíYüÞzù_lf;™çž0�Š«Ñ¹å©€&šw"@§•+s9|Z·©E*O‘ sÆ6È™f�4o�@9¦‰ï··‚eW¾çSÁ‘
Ç7>71øðàlRBr§¸OiÇUÁØl×cÞ*X@jyòq{ÛŽ–=FŽÉö5ëø¯'ÑOmR³òil£ªž]ÉÑÓÕ`¤×-Ì�QÛ�WõͲÇÁ8IVªú•7(½­HÝ^œmvˆåõõÐz¯®âîr­—I›¤Tþœq ôÙ¥õÙVe¨ŠÅiiÄËá©L•Q|+wUy8u—C#£�N¯“¨‘eO-ƒA…='^|´ËÒ\Ü‚–L­\å¼Ø[xRPQåØK
ê)Nªðή·ÂÛf´ïåäwµL
e4Ð]4ì:¼?~?<_OJ¬õz/¯�=·£,
áfîðØí_-çkÌ8þš˜2!„eÕ‰�©ü˜AÒ«—œ—иJW‚”q>_ŠøY
^WqÅIWE%J¬@í	v)AÐâAÁtãØÔÞLãçEçß¾°ìÌnK¢wâ{“>Â×æóCFmܱôßÑ âÆðìTóÛOÙ‡llwï·?7I´ÔíØ%µlú:ÑFöxvñ²ÂÉÞé:ÏBkOS3ƒk;s9ïrÖ;HÞ›�›ö!XNajùºáŽ½úï{‘s?-u×Ka²zªè
ÕIÛYB=%0(++2°œJwo
õòÄíÛÅÙ�§°�x„ B<ì¹5Ý6F“•k³+?B–dè©�ÓŠ”V=ÒoøWA="rf¤ä	´ý‹¿Tò/B—=7ÀI*0ý)wHIp–¤s0Ç_{67øs|zj><Öù9:Ö¹"¥EÁ[| ‘Ú%…ꆱ|Õwœ¶Cï<�GÄ7tK~½%\›°î²*d¢ ¨®
#’HŽðà`»ða8¡
ûÈze0c ñ!Ò=9XŸD'�	¦™�XG¥ÜÜü}Ý0äâÑVrIet¿'·´Œ9ö�¸CO¡’¤„^%¶2<ÞrŸf®ZoðöpGúqGÒÈKÍÔë9S¹Ã"Ì=¬ÿOffÇCÉÕaþ¨•Â¼ºß·ÖB,2ànX*&<'º¸¼ÂO£OKúW�jÓLµ¯Åž½O—*âSAtñbPgY‹«û¿OùçB¾úß¿ìâšsüù'ÆßË{ÞþŠ¢¼k­HRç2и¾}”?w<>V»Ïca
µù÷Pn«œ~åŸÁeèy}ôu@ŒqÎeÌñM8ÓºA–‡;B™.CïosŠ¸ADc?œª[““N�E#^š¨qÔÏ&ÂÉÃuÍigZTú?‚ÑÝꄢǜµýJ‹�køJ}WInK�oWÁÏñ×çõ½íÜü;±3оµ0µKj��ïðÍ(Ÿ‡¡Ãê<á¸(,Úã�¬Ë^nÕ~·$I�“·kí*ž‡˜ë^�>z…T~…Ô¦’ò�T=ï~–|ò÷Rg†;>ü¨²«~½÷úq©ô¿Eí„
¾X°y«ÄGÌõš°VYª´ÕËc:�òªq›ªjS„{¾OuI+}MŠKR kz�Ydè>ëe„ïµ£ÇNò;§…™èéõáuLhÛÓ(BW{Ê_Þù¹äÞª™É!œåÇVþ¯ß:«Æu†ä¬ü×`«Bç0P^HV•Š[º}°¿³©
u
®ñ¤ìa‚
/Q„žŽg/Sµ=S®Ðvû•w°´è®äRùß“´^õ’I-áfn1q=W¾‹ª‹É
‰¥muã#sus×ß>ƒ“O,{NÝÅw±À¬`-j䀠'Ü.û�Ÿ�fɧkT2nçsféùy<‚Wi�hä<uÂû³ÊÉ{!‡'l
f1²2Ž¬÷iÆ#í•&ñÉ:â
_Ããã¯GKÂ{nVÔ8}¼®bÕ*.	Ág^bªeêÚ+‰T¶V«bت[`«;I°à@�ñKk‚ÁTéÓÖoןr³37®ÙÖPä«“OC\ý¯åL^G%4*ᘚµfw8‚,rÕV—‚A|W‚èp”SE£“ÓÓÈU¦åΘ_q�3�ßQºuJ›ªÀ±ïÚe³
#ÊĹ_Sˆ¬Þû0rìdk5íÌϲ4ê»ÞÓŠÙÈh½LTÕu¦vpsE&ã·CÓçÓ‚¤I²d–§¥já‹Ž;Y¥cª›m¬¢úò¬ÔTrŠ)‡/¶Ž[ívòœÃœ9ˆ&ˆ’ÎEtÊŽˆ}n"¼ŒSÒÔ«»�‡…·F\ÜF¶“¬°èÔ_2pÛ“¨­\-ëåAÂî:5aH,�¿¦‚µ	ï‘Ga-d‚çÐ=úF t�há[­X6ø«Ž¾VZ¼|™1äã+>/wg¯LsSÕ…xÕéìê}ça‰™ÊYÌz‹–6j)ëPársÇØÿ%î¿ÂU/.#^2ÝCÒ˜/}Ý•¿%§¾›q�¦ ó¹ÎèÔ^ïf¢Ûª
¢yÔÓmNÇ@Ã,ãàÝô¼Ò¥ͽ¸K†Â7s-$š›wfEv`­A›”äŒÖ
"ç\Q}R¨žþñÕ_æªT^ÕO†ø9ñëP_tTuNåÂáäG:õŠ�y½ “”¥Ù=_A\ÕîÀ Ì3Ù~2~<üté‡%%€®dDFM9 ¢BBÂ6JÇX?9wxcf«'A¯®ºøYç¡Ô݆çÃÑní-0pTÅŒxèo¶UÒ³l7ñÕfù:‡*=•²WiUUêsé3…Š*Çö·DÚü"þ¾\ºæ‡	GÖ]M®^•ˆAñ羪å–Ú~³ÞŒþët’ø¸e	ó)¼’»Ù®ê›½¶wI�ÉÐï+ˆ[o6®ŽÝv²�‘�4òßEôu Ï�4Âh&‡õUmΦ½ºªë�=Ët-[âZŠFŽ‡ ók¯TI(âÅó¸¾üçˆþŸF\íòïý;2Äü(é_\z­O›4)t{!Ïví/¾Ï%Òd9�eQ\á•EÄjé”ÇëŽdÚý1
&ÿ/ù´ëϽ—�^	§Vv&©£gm±*¶÷”¹é˜¯Q‘Uúg˦‘Ó˜°ç¤R
‰ÖœŸf짖ŒÊÕ5z…‚UK¾ÝÝu�”NšæH�@e‰çp8D˜…Ë-…Qd(ÿaõØ?$PÔ&³Ÿw§+ÍRÛWç·žk=ÐÚ[Šü~¿_s߃øÏߣ"‘db’„*$‘’
¤ƒM?úðà Zª�(˜š*ª!(¢bb�šC“©&˜ªhhf†¤Í!¨ ú£<Âi¨'šÏdŠ�V†’‘8ÃȘMÍSþöÂÅP‡ù˜ÐM$)"…,T‚ÄÌ¢PAIR‘
D1R3DÑJ‘1,¤DM!Ä©Q-1!
ÌL±4ÕE"M EE-C@U)Q!QÉtD4¬ÊÄ4±$IIAD@4•M(Z24‡q‚h’jd–
FI  ˆJ–š)Š¡¦�‰¥(a’‚�¥¡˜¦(š&"‰©"i¨”
	&š�$�ˆj†¨â´Ì…!'Ç&¨i”+«²”ÇóÂbªƒÒ4D¯¶t—¶ÉúÀõáȦ¥=?—& ~~®HPBÇïRÅ#÷ÃPÄUUAUAéÝ€Ò±(ÏÜgQâ^ƒ�ƒÛa$�‚ª‰‚¤†ZH†X"2D,Aü†@¤=Â¥
Àl�À~
,„Œ:uv†LU>ïóÒ—å?è5:¯êgû‰ +ë�¿þ’¤&)_++íþÂ…Û< |Pø@|Ê|~sƒ÷Hƒ÷’�ÂB„TÿÈc…4‚䊗
€ß篤ƒ‚'Í÷¿'ß÷dú÷WÞÚGIH“/îr(úüåä‡Ý†(z”½Ñß}ðäNqTäS[ ¸
ör(èf$
S”@ê‰ûâH28USD@ùÿ'Ûø­Ý¤ÍÆGì>x$�=gÏé=�/¶ÄòP<À¨žÛ½u¢•«Üå�IE"
s›œ'샶S[d×çgI\”¦�ã! ‰:IwA”‰R�ÿ.9*$p’ RMþØðqCÄp{Cþ7‚¼";ÂÄCÈˇíI‘`Ý0,Á	-TV†¤äç˜Ä˜U0�Ž`y Ö!hµÑçdª„BR$HÀðÂ=ȇ'¢1´pÁÁ%=%ÔÉÜ �S¸ ¯ö›œ4^6¢¶Û=ÊòJO8,AhƒL3w
,?Ûàbdˆz€
d˜H9)±`(õnÍÁƒ˜t•KªF‘òeàH™xZ6gø÷D§ôœ2É«aÒA@%Ê°’Þ¸¡çô8s
ùÈpD@IKÙ	‚Á•Cê—„óÌey.8cÐ�W¢F€|%Üq†
>™^ŽŒŸÎ**Ì¥
„�ÐP�JŠ¡Q ”!#ýß‹—þGþ­4EႪ?õÄA]¢ ‡‘¢©ÆÔ +Æ*&
ëYUIYD?’’-õ'µ¢¹DF
âÅjf-öPY-€÷Ò&#«þO_éÀ‚ª}¾±Óå‹Ž/òýïË4Ýa (Ê}_Õ�Ÿ»3ðÕ²¥á>h%àæ!¥é„
Úi–à|'ê"ÿyþãóÐ?�ƒ¯}+›~îw?Ë…8.ÔŽã�w
#È;lùO³äÆ¡Z®?®.Uüðh\«¥\‹–ˆª=᧺„€vqGðäw⾬>nÛú›�þkôãuòÄÍÑ-“sRROOÔã�Dõ‹é�ð?ì3„
H
#¿ø¿ãÊÇ“¿û^Ψ‹ë‹×è  
®dÿ
w97~ãÑéã®ÜøŠùÁ œ¹Iþ[ƒC@CÇúÏÈ#ˆÄc	€8§éŠ*|ù[Z¿#!8êØKWÆBf-�º»à„xŸt
þ:�( A$RE±ñ 5<Ïqõïº)ÿ4æ‘AMàEG]iSþ—ߣ`ŠŸF”'©Õ¥È|¿¶?Yèq�
›§¤«o|¯›çáïHKŠ‰¼ÈZ	º´	áá{~h¾	¯lUT7‘Q
Åh!ÚAÎ5 ˆ ÿÈøŽ<×z«ÇéZ§0Ë~˜q�G9ßíöîM%)ª4­ªX8£¼,Ÿ;½�…ä(R½¶Íe??ô½ÐQšmIûvþ†(ü¿]Iˆö¾GÇRèÛKØ5ú|à·V„d�$
c©ÅÑŽ{P±)�½‡¸¬"#ò†£R±]u_¬afUP&bŠ€p¶ ì†x´*àNÌH·â'Ñ;ŠŠ$,)¢=Næ$XШPq$Ÿ-DÁ9s¡] 1ÇSÚ%‚
\ܼ[{î&PìqZH”®’`TÑ¡ð"kà1+4ÐÍ4�û�lî4Ê
>GQx÷7—14nÅÊKw99,=¤Ã…’NŽ^|3ƒ=‰=éÑ�½¤Ö8üoŒqß'Žúàºnyÿ§Ø•Øtx¤ çRC)÷Ò÷px7¼ègŸË\7¡Ôõ;s鈀‹�¼Äžvå[+¬ýþùÉë„$<¡ßüÇQÒI£
$KG=;¸zfÛ|
0B`†•à¢?tNnd*'¬Ü£Óê ÂÈBLuÉ…Ñk¿·CФxÖÕZ$iÞ•Wº¡
E -xc€‰ã¦²‡­ëeW!æ*Aâf„Ií:*]³¢€Ôz
qPc•kÆU™eÚíB…̃!PýIèçù|2ü©ù‡�Ç�4éæ<à@ EmèîÔüÚ5¿:N즗fç'ÈóH¨jMî!Q|¹)"™H¨ BJ%êƒ[ýÇÎG7–’.w)+HIuÒ”
C‹”­¿w.ã%³¡{7„;í꼎
Á¯ÀÓoC�¨ØjlQE@xM-}qyU¡žƒ÷”,“m3‚«æTtc×a×ÃäléDÓ1ÇŠ%Ð.żwn§�FlÔób§q7(8£Àæx½�ÞÞ�d’KBPصì^†g³5å0¨S5#rÄ+èx—a¨®‚Û)&‰Çº„I"V‰ÿ]JQ@g†‚xÅb�}U8}·83]µ„Å>]݃=�LÜwq5Ìq´©næUqÛ§v
@9=7~R)òNïsm8ÇwXK@ÊÅà?ÑVo®g7ã«ìßÀáÂmX/†u]ñë¨èM$8q|†7°J`±Awcù‡ÿ%2P5=¦MÑ|Aï>CãÿaÑ*úTsq4|\µì¼8Ù,iê¯{�I€Ó·¡bB
#·*F¡$�UJ,àYô³NØD‹ÏV‚Ôóx_åüÛ
’pëúƒÊBtÂq‡�ê&B‰Ô§¡0=J8UçÊ“ÕñC�ªu®âˆ¢ZZJ’÷vv×tuÌÑAm°„ëušy«A+°-Mn!¥Kí¤¥S
‘<Âe„ß\Ñ:�X­á‘ýÃWH¬{ëí¢šôTJ�hœþ�ÝZ}öÙ10,ÊÏBû .Â%¸g›t¿*ZºXõÌäqe˜pUë+§¹]xDÔw		ªŠ'¤1«‡Nq›7Á×PŠŽT„Gß)h`åZKÝeØÓ#r6ínKvgv¿¬,-
ÖàåÁÀÈZOÆ�XQk…õnGóß´·B
£± 8�öCEÎí{õm©XÎþ‡g³JƱu£a
Ú‘¢)É{§~hå5AÊ}I^É�Eà
4‚â7™HχÆrÌ«˜h>Ša„áÍ·�¤¡ÔÂ÷ML0I†Ì]�!�ÕšÛ`fÛ/aÑŽ{þ¿³¼KVñ$˜}œp—¿úZ”\54A:jxa$/4(:­GÕg…i\šÀ“ýèŒÁ†rba90þ]ÝZi#áóŽL¡Õ!°ªu¨º®"‘)@“Ӵ˱løAm°¸' Ì9¯à)ii'E2÷Ø	€ÕhÕB6Â…ɇ(¨÷™9xL�)š
H‘óå¸ç…An¸ª¨�cञ<Šh¨
âÓ<ÜÌÜu9‡é z*WKàùYiÝ}IÑòeqÊ`X¨ªšÓM.ß²¶“37.zòEÍÒ¢[>{´µ × Tw*
c°Âe\¯º=¸gšá	‡He×µúõ-¶Óveé©vÏ3ž¨(>µ3/�êö,	·ë—ͯx�ò±:Kу$§ÃH=õ’˜âC†4§ù½+^Е5RhˆÌ¦f“wFìlgÄN°˜U ÐVƒv*™'+žÍd‡IÓez=ŸÚ{ˆBÏWxmgË
¶=õ·FÊWýÕ&ü‹¾ÂÛgéöf	—–AøªÐ…ø·žÈHz|jÆö‘!Bò U)åˆ,W”u(_Ù=‚ÜÞ!˜ÌT:+�>MñWø 9™ÇÑÓ%—ÉÈÿ_	�ÆÊ>�{ˆB@ƒ2ÀðIð`d½ŸCÔϤ¬y§¡	¦6”èDçál°5”¿¢ìz%bx»&ªB»ŒÄÛ.åÀÔ¸^vœÇ ”#îä�¹{òmo/!K—qY„æljv|¼73³³¨óxâüI!Ro½Ü)Ƈ1´v›<ÔTb5¾yé_¦QuÌÑ®V¢·=ìªoXu†ÂKÒE3uy£Šö!¸£ZUX”äE‘‡FF憷›Qô9„cŠØ]È�°åÎÒ"rªL-Ȩ#mP±5�A!Šr){šj_G:ÎĶvk©´e�¶`ÜŠºGwzi5*ÐÅ€a£B]£@ñ„Mò¶ÖHÊ%Ƴ·a3ª€l˜iœÛwË1·ÎWÐ;â`Ž%CC—zR¤’Iœ‰gñüîäÇMžºká!�ÚiVTSâxxîê_=çûÓý^iØ�¤oí:6š­
>�ö÷¥•@?�åýÛ�üO4÷júëú‘þ½BŒF"ß"ÕB•GÐ~§>šÞß:¼¯Wæ4Có«ÎÝ˾*0öÝmÌ‹ªW½›¶­á7IŠP3kŒk…·ƒœÌ0�óÎpçóžÃ•¯vé'Ý›ìD6‘Êç»ë—#Ž`n§gTøŒSŠž’Yˆ0ö˜ÖÞÑß–;‰íoÙçžk&¤˜Šy|Ür•>ueN´‹½Miµ1|b�µdÝäÒ|¨…‰}9YÖžL”>sŒ™¥ª{·Æ1˜Åµ;Ýáì—Ìj‡Í`“fÙ†'¨Òb+wKu’uQxÌ­çfo9læõW—Óã+9UXºÂ™|bµx«ª*Õk0ª¦s3xαšÖ±�T@žß÷…¬™Ãê3¬Ö­êí<ê1w˜˜ÍÅ@eŠ‹²¯8U„9’ëKÊÕ
ã°ãp±ZgÎç{•áÍuj�_Ú�Hh+õ‡Ýb:E¬‚©‚‘Ìa”ý	òçø¿çVtó~߇Ç9³þ¨GáýÈjšBª‰'øPÂa¦§$ÖÚ/CÖÐ!é=zýá~øcâdù[ÀSʧ‹*Ã=¥£I˜a’ÂÎïÊ*A@<“Å(�˜~úêßI’y'_áÈŽ¦�ÕÓt²ˆœ
ñ$	Dß]€®ò*nÒHÅ}…¢Á3�\š»Aë±4P皢F�âì�À$ØBÑI$
Ñ(…r7€Á!ó§@ûP³Ù
ytF+"s—ZŠ¼Ñx†MK@Ä:
Ðhƒ¹*�¾¨�Æ•ÂÞê*F)±½0íÀ”êÒŠH2Q›Ã(íÍþ}�ɇ�r,îN§waMJ&ä:$#ƒ¡¹z˜€S�¤�dÉI†¢VÐ襬;´7”PÑ�P„��C&…÷ØÓ`I¤oíâHCšh®H„÷û·€�ò×
á˜IÙ*©*&¥þr÷ì8šš'yhåáɨ’PÔšwêw;úqÝX¨È¤‹DÝϦåÊÉ2ˆs8àH€qæ—°n„² �5­ŽUNÐ
{ˆ«	Ñ؆ÖÃa�¶kq3g5XîÐchÎcV²ˆmê|¦½3>óãä¡h"€(&(˜("!

 d†Á#e‚š‡Õ¨ÙÄ|ìMKïYw;xÜèÎŒibˆ$sï¦láî p¡+‘O%™2Q½¹Ê0PÑ‘ˆ
§£‡^â“Þ†'ÄéÙô£h¿9‡ßši¦�¤¤JBŠ¢°�%Tì;Çd¨²{ÍãÀð:È
‚Ï¡ s	<ƒ3w!’
­âé¦#¦“KnaCPè´u‘¤52wi¬ÕT-l×*¤Iï=Šщw4¹Ú.ŽˆAÕ¤)Œ`ùmóN°Øƒ°Þp6È‘7®S@Þ×XùbQJŠt:è0rñ8×]•W�:äÞó(•$`Rjpc�)ñ*qÀõø|Áì„ÓÉù|ðÐTE%ÙÜ´…BèS›ÇMbdf½Èc¢b1>Ï'ÜDÂú‡1Ç+0¾„ßz�ûÆãÖc@Ü@rE`0æ4Ü‚N)†
i4gFáÐw^3¨H!6„è •3ql@ŠwÐõŠhNò·PÈ`.ù=˜�¯�ª*#ZhúÔ0ú0Lüe«ÉïÚ¢§`÷“À¦ó¾S‰‰ÀÈ[\oŽÆÁ`Æᙨ½„«X~?’>Ž¸]{(‚* !ÏI‹¿æÊè�V#ñª'ø-›Û«
Óº›d/FKü•=¢ô*7Û‹D
6GŽ¾ÇU/ª¥3«ŽÉâp¨‘åpäð©¨C¡DκT�
«ÅÁdCÍj¢¹æŸ5>ZX¬Tbܽö@Êï° MËÄí¿¾	Ñ´
³ÜPœŠˆl]W¦fNÞ5QåaÝTÍWm{�*Xz�ÑOG#5â¢'�B0N<$„·Ô½³¬<Áç­M…ÌÁ,l@nÝÞ&€Ô:’ÛnªèëyÊ;FÙHé\T½*égJ¾Ý»kÌ”ð®bP;µ2,�rõJ•!
´ÌDQ¤~í»µ�b”CNEp§#çKnǺ%‡¥›¿WV•™Ê«AcœÂs	ÚèE“™7¼¹GÀå¥ø@QâDZA²£Ó�‡èÿLpÆÿ'¿¦$?uÖø4_hÐýF¿0mƒ@eýHk®»q¶p}Z7—ÔÌÈä(‹?#÷ç:1«i¯CÕÓEþG?¸°}nãŽ÷¬….
`â?˜àsý§®®uÇoÒ<.¹¿ß¿Œ—)v·Éé]ªs¨‡Bˆš‘ÃM²ú݃[Ivf0{æçSêñhè‘Q€5Ó))=ØKWl9ð2²™Â©@í]pôÙ%‘Œ§ousÚÓ>†˜õºÕÑãsLy:\ÜŽž›XªÁ™f�ÑfÕçt|ÕRþF­/ÉjäÌuˆ¡7Ÿ§kãðAðϲ©ß1ÚHÙ{l?¿åêã&ÉÔæ'Äq]ã"uþWë6?Õ¿ÝuñÓsZÅÖ¾�!Ü,�YO–·ªg¼Å{º냭áúñÔâ¹â2©8Áð£-CŠÈÏ�áAºê®�¾äéùÝÏ}¨óÄ|ËÖx�Ç(>¨>�Úœ[“‰7’7‘kkäqëáé™’ÁD•ÉI­ï-û>Âð‚xÌuÒ½7‹.'î?Œ‡ý-ô0|°R0z‡�)‚*~‹üo³qÌÐ�³ñ8ÖB=Ö�‹ fh¯å°â01è=2T?G§í‚E—ûcáŠ?E*ÿ›™²Õ H
‘0’… Q’•Vj$£6ù•˜¥ñ4ÌÀ±U�Ê�È`BiÙÙÊÙ³j²^¦Aq(zœÐjY¹Ø¶Ìîºl}Ši
M7KMÆâPˆ›j,ÎêuˆÃ
±ŸFÛ°`ÀøCáîY@Ì´¬d~ðz!9±º’'
ˆ AU‘P¨â/ƒ$R°ñL4¨t±¡C‡‘Ùÿótû8	Ùè{³Ûí›Ë[µÎð€-¡|ý�‡9äŠõˆšËÏ;µ÷(ú¢§\N¤‡7¤íÈ OÓõ‹ƒÄ!aö�@•�8Yf'Çòþƒ—í®LÍülšØµùE\̵{¾7m”�t¥?s]]]ÆškËTq6ß\oç—DšÎ˜ÄŠÂÜÝEˆÐ¼ƒ­Qù‘3l1»¿oŽU¯æÓiU˜;d™(¦ª¡e:˜b²Á™Í›õ_¯¿^+VÍŽ }#,�tXúª#FÅž½–ÒÌÙéÕ«;©/{hÁˆãR¹™qË7i%'j\':56wê²½sÙ^.°¶›‹ô^Å«+Á梧b_†Å�Sfm—lÙ³;®‰±í³#ªµs2ã«C´’“´®3�;õY^¹ì¯X[MÅŠô‘®‰OÂVÍ6Ò]	Þ¤ÄÈ¥*ÚG¡È'½Gúýf�ÆÔGw#�êJË,Ïöw¡00X))ð�Ú{—å1]‚ö„Wa~`TЄ ¬ h"" L~r‡×Ú	§ÒœÐ|8»JH¥B¥¬`>ƒÀ†àÔï¿IôÂC~tS‰I*Ÿ$	Gy‘<æä(ô»
ªBsŒ›)…¯wb¥Ëî¬KÖã"¢)Y¼ "aýtôw9®�ÓOŠºÖ£Kü(¯’•š¶–k|ÆR„)áã2žú©…:.¬½Ñ|Z.®ãCáBÆØ8rè¶Þ÷í¶X­ËL›NtY¡ÃØ”:
9ïÑ¡m̧Mšq ±æ×Y]VŒè°ÒØÁ�º¹C
]–ŠVjس_¡³%(C<¬Ñ�%té±­�”¾qž‘¿JÛY›S^•q§K«œ4Òëï©f­{5ù¶’R„4åfœé+§M�llMO^Z«|éW­B¹Å.�\ºç!ìÅc¡]y¨›áLضjÊçÃS-Y”î™^Y—Ë?ÍçåfeÍ£�qíYËÌC¹Ü�£éó¬é¦}@µñFËš“Ö¨ðfôWÕŽ‘ÞÀdS•¦ÑÛ,¦†"̉lQä-ÞŽ­c‹�š‚͇²=´M²Ýøï}ºÙ‹©·.¤ÐôA‡Y»>�Š†Ësi?nµœ•&®*ê!	Cü�Ò†ËCv,SàÈú®1Áõ¡¹MÆš¥û,Ðìö|a¦øjÍS7W‘‘ê�ÄJt_±£%_
xq·ï	 *ðí�PÐð#Ük×ê¤Ñ“¡B®ñg-˜a¸¡Ñ|Kn©A±)½Vb”‹`é_/tL¡ï# øÛÔ‹�9Þø‰Äàƒ 0ˆõl�í"'*(ÞyÜ–|Ý•$’1�3ý_Æ @ë…0�ç¼Ü*8BÉÜ‹¿¡¨~o�õð�Ó¡#Ý“Ð?8Í�ì1°q‡-¤$Ù;Cù5;B;)ï"R|
£Öp(<ç.!‡PrD(ýQ±«oàx'ã'âèD]GßÈ„¦�æ)E0›w¢e©Ÿ«.x›øm˾N£½¡¯Ÿ`ÎR¨smïaîïN_gu÷ÛãæúW¼Áb;%¢˜äûà·Î(Ä©ÓT’⊳óᎿAÙ¡=1’£ñ÷¼u¸BÝSLþÌéÛ×®½�á|3Õ&sŸâB¼_ácdò‚•#±QIÓ©·ÆÈ]Ih«Ë†‡nƶªiÊšß«¯ÍÉ"j�§œw1hÜIÅN|´ß‡æÀlµPíP=`ˆ‡ê"!X� hˆˆH	Š÷||FwQòv§Oë‹Ì>¢�§Íñô
ÛÔ…©’"h‚X_±¬o•p¶]®yºw:�Jj‡Yd�ÜöžÁOq¾»Ó¼ëüA‡ñ¹0ð‹¹Y¿CÅ_IÒh@"x�AÄ> ûJ+‚6iïø�Â?;�‹”Ur—¡©
UžñUULˆ› 08ŠR:²á®tGäø‘ A(ɢь<†D¸t‚ØÜ-ŽŽxì'ÅÒzŠwwñ-ï2‡a„„d“r¾6‡j\„N¥ù�Br HI	O2qÒ‡†Û�Ù0h˜¡ÑO+ÓÏ®Ç?Ë~´Š‡®q ¢kì!J ˜ £Û	2DPv=¢&�TDD7	¶×@Ø@„�l¦>.XÏòÊÑ8ëà'ê3ç3­þßæ¦ýp?”
üÆÁÑÄŸÛÿ/úp 9ÒmcCýŸë·õÉ$„óóÒô˱„„$àQ›àp;:z¼gORéihÛ%g™ç?ÕÅNØj¨O}0ÿÿÀFq€/L©/œÃñ±l�$(J˜Mldˆ;-Žßò¥�ÿ¹ç;B/I/ínß4)èTYÙ~×þÙŇáu§[ÍÑ°:0¬Ÿíæd”IÕëÒë´í–0àÍ30Ì:´p��shËÌ(z	%q"0£$HQéÙ‡“RA£ì¢ì²—Ï.B¢s‚¬“4a¨`‹y¶@T`ËtöiáÒrÆÎÓ“/Æ^lÀѧ’â™ÎSÔž‘— šÅ.Ù‰áÞåRkËd<æâÍi’�—]NgXQOûË](u�™]îl6ÿ±©—p?•5r "ŸI÷úFõvú‹Ç÷ý‡³äZOûiª<çÎ7±4=ièE$¼Çö}ßÅö~Ù*iÄùyO,ñ¯.N,”6�x¶¼µ^è^Òõ{¡»©ýÁúGð7ggq3VÖíìÛûêàb.*„½]ÅÐÄ/ªº=èQ?Oø³³õCõÈc_6%VŠ(¢ŠíláoìO�Ä4‡ûÕ}éöÌ
‰¬ȸs=Ð-[6^f
¥ÛGù‹Ðd2Ú|PvêvŒöp7ÐDDDD{ýq¸7.W1s3w;�Ô³r_Ïö€xw7†NHBF2F2F0œ5º+Öq0>³AŸ~óþC2I’Iûa@É×Ü"">÷êÅÌ(ˆˆˆýï¼=5W6Ž·DDF†hˆˆˆˆˆˆˆˆˆüôzÎø¹…±ìpEc0J":÷‹˜½bæN(܃�f×0¢"# 4Nð>^âÉ×eºá�›ÞŠPƒàH�I˜ú‘8A A	
`Á– ˜	 $H$‚H$‚	$‚‚HI($€Ä"`’B	 ’	`‰‚R€¥ä€�Â�Ôa©s��Ä!?«Àô2s
‘Xøˆs€Ð <ךØ3Ö!¡�ƒÁ5ˆ>Gx•é;ŽÒÁ¡!Á}g‰Ÿp½>/¢$ˆ¡h¼<|ÒŸ˜é%—Åb‰MÑ,÷T’I*È“{½òÕÞÊ«Ýª½ðјEë†ËÖ
Ø<΄FÅ#Fæ��š""43DDDDDDDGš=g|\΃ôÝâ�ˆèàŠÆ"`”DxøÅÌ(ˆˆˆˆˆˆˆð"8÷Òæ±+»us)»qs
&�‘2"">""=‡�¸""=ø¹\ÍIó@ûO¬Q@YP|°5VÃ�‡5%[!ª¶ÑJFΊR6`À@LpU0"@ „AëÆûçîàªnÜ$QAHdjÄš?Z!c�K¸Æ/&(.	ˆÊ(�*Ï,„H†IFýç/¦Ì{ˆ¶)Ì_í¥<ßÛË«3`ç»z+fCª0$ž‡¯Ÿ°ì€tÔ7†Ü	¦‰"aþ½Tèà7¹8ׇy�/ÊõQ`ÜC[ ó
ÃtlWØ(ý`'ËÎWÍìjÝ^ùÎÏ$¨€„+ö¢«�Æ•‹ºíÄÕÎÀ⎶¾/ÛúUÀH¹9å_“£û#ÈÌCÖ@Aß+ž.غãYòÝNÒiMâG7•‰ù�a9ï¾N6Ë3Ýß
!¸¡0¶ö¼á1ù„rŠ¯œ6%ÜC¿ÇRÝK·ý3H|“tð"”A6‡ �pVà þ£üÈù¿wgùlSð�¼ÍXóâëí�J‹‡|ƯÆ­âcôûÁºpÀ
gýfØ9q;šCw’jã·zï¬ÍÚ'ó£2ìÅ ‡è1Æ/ÿ;T˜²G]2\­?!p¸ó°Š	�(äV&>3Î�ðH5D
U4-AP„�1ERUzé«!EQEUL5Í-
CT
DHTED…
EQÕA	æ2²ø”¼a˜+	á€;¸»'Ò¹y>
£yºË6äÙŒÌ
&š;ÈÕ¿ÂrC-5šH¸ãuÀùÔq €)Ç?dÔ�TÕW«˜ýÀü­ª‰»·ÇëÿŸ×½ß›õÜÿñÏý‡ýòÿ?Ûý¿�k|ý?õ=þùoktSþ�V¶¸Çñú$ÆŒuÿãüÿËú?ü~^ž .�3‘‚ ª‰_ ìÜZÒ¡ÿ˜I”A?7óÇg‚¨¦Š‚_ã]üaÖÁõVÓB|ü>›8ºßÉJÙC�6
tAÿÕ ðãQЉ¬ÿùšh&„&èÝQÿõ�夽¦l"öÇc´¤Q?û­k‡¿ýø3ùPô,"i©÷ðÒ�Òm‹²FðC¢+‹ÿLÇ=Oë@„îß<«'fq¹©ªÑDe´Pøåò " 䟷üîÈ°´êäµL2Åô’„]¶±ûëÛ†{ëéŠÓ!ýîfëqï1	šp)!!
Ô� ð­�­y®˜+PáãFܪ¤!@ÒiunK˜Åñ|9Âó‹�*kžJ¸9qƒæ:tLëuÕÊ”ãD+ÿÁaÌØؾ¯¹ç%Qv›=ÄŠõsÍÎ
;3ç.\³3X0.
6:Zô>Šms^„óÓèªÿP\æjüd×#m¥.ÜJDÀE"
ÊŽhé¼Ã¸Ó�"·Î»yñ«º.øq;­åA	°�»cg>ffë³÷›oþ½…ð6ŒÈrÁ¿H�éé�†(V+•qÆ8·0wÅù2Ü>ø–Ó“¥X2 ¼ú
¢ëvæš±°8«áã´é©äë¦ÿvß\Bÿ&¡j¶æ
`„7in	(ö°uBIS0uÄO?¨Ú•Õý&ÒU-ßFâ…ød }NÍÀžò<ã(!ñAæQ‹ZçE
R©Ô*ò#Ђ�DdQƒ$„CÛ	_»G‘Ëc�tÊ;kË`=F(´O‰á9Ïõ“š~(
�d
ìC!E#ÂùC©mÿ³
Gÿëë/\_·Åë{`j}CuñÑ÷�ÿ‚hŒ>n�I7ÊaòÒÚKt·t->ƒ•
¡¯:_LLãc1¼ú+H§ãÚUCïÝH\*�ßNøÜãÛý¶�ɤèÊxagãûnfY‰îQ¬#÷¬êÓ‰×TŠ’1êZÀª®…Èþ	K�»äbÞÍî"Š
 a¬ÐìÈŒ»[u),çaTÖæ7ª#®d
‚�*LÌ_ÍØ9�ÀÙs•g°­JB5­-g5ð:aÆ5Iœ)OEÐ/(rÉüC’ò œXƒUËŸæ# zèœë9
š“¢¤ÞÀ-*@@Dé¬}#Jª©þk�rù·7ûÍ£$6Ò³r_A9ÿ«	}ÐÚ¦/¢7|èLd€ˆ‡)¡q_ý>žÿ�þï¢d‘
6Œ2
c•µÛ¯ùvÿ¡œ>Å­;¨jŒä”ôÔ¦«¤«ñüÆÙJÈ|on«®²%1j,s™�z„ÞúÎUjú[æA;:"I>Eu;U/Eðþ'7˜NHƒ¾ÆA4(ÇnÈ£Ès¬ÔÎK°RÖßðø'¬Ó‡»^¥˜¹¿ÃâßËO{·9«�ÕËùèŸtí§ExgŠó8uTQ¥Cxä”�Ž
{9€õ0ƒØò¹6ã¼8ЛúS?ýÜ÷9}:l€KV8ÖÅäö÷v~YÝ-è‰òñ5äSi› BŠJŽB\öEª5Jæ@ ˆÿÉòXBÊÓ�Ä�6  ¨&	¼s.¢²¤…Q¹´uÐ’äÜŒSŒoáz#ÿüµD°ÑAçÙ	®¥eR¸Ì|!=S–Üʦ´PÔMT�ŒtãÍS¯Ë±é¾nëöjwòqD­¢ßŒ*O�}øZkÀvåŪ¦š5¾z Ãv\)•4Aù�lÙŸ
+*郥=öMÎuàE»–”CBñÝ®ïºÃY¹•Cóî÷¬oÕZ¼7©¦t‘
¾Ï’À?äˆ:¦�ÚD.5Õù.ÜJ¤8@5
]«¤�£RD…�üeúénœfÿM.’ª­¦¿  DE!¥ç%“ðíÊþÎ*ª*"¢_Â�¿Þq€Ÿ /f„3{Ô/]ùX �UتÿõÜ~åùéí?ÕMÞ¯LãûZ�Ùi*¦¤êÙ)#ãh—úkyB#()å“ö\*š-*¼�„Ïe�eé:¬LH ìJ\P*¹`æ£	·›}ÏŠÚ‹ƒ ‚Ùu¼2	e9Õ—U™O¾!õaýÞšì¶UêM‘G_cñÂK þÞiÚýH›Ë-…,"Z¨¥6ÿÉ?O•tåQJŸî:ÊvÍŸ_àäAäjT<öMd.‘Bº-;øY!#$:áãD6CIÜ	ßùñ¥ÿ- hOœ‡D|ÆXŒ
Œg„5n—tx@ß�ðhpÉþû1Ä|_9h(ôJ�Ôò>6“ÐœW¾ßQ–Š_&-×öGgZÓª�OÛàíÆõKzzDPPbí°æÉŸÎeÓÑÕ¶ÐÜÏ|>
~[?PÈ „:¾_˜þŽÿ‡Ré½x½
~��U«×EÒø?‘àªþÕø”gTöWí=�èÆcµA’ƒU	
†ø¢\>nâ¢Ò0ƒé+rª_³÷SÛm½'Î7éZkEPai×'A~â}¿/ÍÝS*³MÖêËÇ
\£ô¦*ƒ�£”~£¸æ;<±,ˆ<žÖá¾>Ž5i'ÏnÚ˜òs·›!˜–!‹Æ'Ž‚Ž89 
¤$Y³·ëû¸ãÙ¦³çû:úk=[½Ùú¿áÏÏ”ï •ù:!û�`Æ®«Ö°>¿’�õÃìgòZcý”…Wª¬ _YJ¨ŠÂ"(|]±µî»«+·tB"²{&'“„šó?ÂûÝY–ûø”ý¾~0z-7ßè©ÔòãåÛ¡aZsoJ2 œ"Qz|ü²çwÓK¸ú»·ú¦~Ž)þ ƒâͽéZxCøg3èqØeû{rqåd9ë¡)÷.¾~ëUˆ©&qá˜c?9¯Úm,½½$*37Èx]Ž(e¥qn��¹Ó‡ÆSïœ:ºJÝÊòÞJ?@
ì+")ï}±¤[òd©Nœ7»ÃãëDò—i >ÞZÝEÚÜ»=¶á�+žªÚ¼!Š2¿j¬|Wªfâ½Õ²³œo�&[ϸT­�1Ô_oÿ¾¼1ÿ>iuÛk,2AÖZÄ$û« .r­-‘�ï*”;(Ã!	ÄN‰Ð¡Ö¨8‚Û£D¤ÙæT(žv;EWýhü¶ý.Ês½ûG>¦ÕY(<Ü÷màE7 *!øò×C›7í-¼ƒÞºÖ˜EËx·1`LOàŸ¯9FU"i²ÇDQ—¦‚S‰†¢Ážâ5W!íªšb˜„ž.é%¢e=.µÅ«hûãìÈq†%(â³ü r.%bö?î¬wv9áÝ»™A±Ú+OQpÀ™U'zŒ	0fYC
` ’_¢ŽDöñûþS�ž~;'í{¼÷dÍáÀ�áôÐà1Ìí.ãKÍú;MkM*äUEDÁAUV¥)6T6"«ðÇ÷8Ç—Ð×ÄÒ;¢UÕÆû‹Ùë«O)$!;�E‹Të�ÑDpÑD³k ñô9„Y_LªÍâ-R–WU¦A
ïmÿ�ú1\d¨¾ªä•aÝ!7þ`�9i³J&c…@:P@6àãn1)A
tÌ¡œWo"Ù4Õð²+¶1¢+<7þ&ÿ7w$;^6ÞguëŠaúíÞ67~�¯Š<ïù6qáß·}O?’-L¥]†‰ëýý½¹o"ï°ñgJz™ÓJ+'¥øô	Ö&:®H2NŠjgÏ(½_ñ6X©š6K•ÓrUV""m²úIddÔ½2Ç+'(«0+°ÑM’WÜ|~ùJBT\È2=9
̤[løþ5NpwÉñ¼øP‰é¥„r1BÓ—ÈÑ"C涵( ЛÐF_�tzdž•J·0îàD�Òˆz¨‡Ö‰æ‘ïC‡‚­g!Y.{“´°ÉƒJ
åHA**ŽõÑMß×Ø!úÉ:
¡ *Ãõÿ$@"Hÿ¨´5ݯOKɳwº_§?Sý½þª�n&š^Ž’ZÅ«íYŠ‚`ôò«9Ô
*ˆ±ìˆ‚©è¬Ö�°<\$M*ò–C
]vçu “ÒÕ^jmüßÙe'=Oðgð{{|åñ=ý•lº�š}�?©¤Œ‘WOƒ‡ª©A±Ëö�UMžÎ/mùeáôÒƒ…%X(åôo~Ûå‚%P>Ž—JVÑ©r¥–˜ÁñtÆm Š|½[�™ÊÂXûÏrbX´„~s¸Û:€3"•¹�Šœ20‚8ÜÓì O‹¬¤u.~`�[‘-\åõ
xŸ!F!×ä÷T7ÅA~��ÝF¸ê²+2½^KÞ³9¦ãÙŒ÷p™è9	
 "%­çàì>-XK"¥T“²t÷»¾*ãár	\Sýè?‡ÑëG�ûÿ3É"4yÀ± 9S“,WaYjÔ¢Y°†V©	Â;>¯¿Ñý8_�$Ã
M¿`…J?íY/_b,=¸¡µ9üž’ß8ú@OúH
´Ag ç~ŸÅ¿ã±?”¯ÐF¡Ýb8�®
P-7ÜÛQQjW)D ëáÇ£³8hRs–O&ÈA–€5?U€Ç=¨œØ˜ò ˆŒËùkÛ˜)JšË†ÖVW^Ã¥kÑ#®‹Ê‹š¡ê²DjŽf¢Ê’°&ëïuJHÆû‰A)º«AC¾uÚ˜5
˜ŸŸ‹;.ÍsW¯œ7…Vmì)KÔµb…‹4-²~	(NåyLj+—èy}XÆš âkb›KG“Úû>Ï0—†ìëC7~xA5²E-ú]q“èGpδü¨~Rê	�¢üÕËønÙÃ$À²ê´{­Jm¦o½š· ±pä&÷jü¡£ÍéiPkSï:ò)í‘€u'y†ÍÚ„ŠÂã
)9°ŸoGñ"K…­™åƒ'½Nÿ·}agœ’'Þþ‹Ãè^~úMñ*îþ¨;�§ù»¨_!Õ“D¨ aÞÏl2OP£
÷F˜ÿbümeûü({ÆZ±ZàýTz*yBÍëï¢ßåï9[òÏ
X{¯<ý«ïÑ¥-«›·4ËtÆí¯¿kÃ�Í�Õªª„[ú?À0qÝI»¾¯œFvN@Ep‹°‡ÍòÊ��<ó8(ãU:ëk[¯ïGR¤þ…ÿQ3ë’ ”„"åÏš¥l/xC8Ä�ëÉ-‘Ô8	c.}´Î ºÐb�¨ÒžJ„}HÁ´'jay”�“-ˤE~ªghÂôÊsù/ù~¾8=ûÜkãPqK[1ˆÌ£{ÜÎ1	–ë/zâñïl³F_:øIÓPè\
B¦r¨Q
"èÖÃ1à@Ææ…
A��5,Lwú‚c‰-ÊW�Ö/X2*þ'ÄõáökýµÕôPíI^t5™W�2µÆ§¦\¯ÇáAe:m~‚eë¯üÚêʨXµÚ¬ê¥¡ñºŽöHRÃZc]q³&½c«]CDµµ„Ç|%MøÝ:çSV•‘ʇ_!·Ý1œ$â¬~¯”�:
¿ÒÍÖú;ö8
¾Úv:ø<ã*v¼Åõ;ZÎMMbhb‘Rµ#SZ³DóÁô&9”jïëUÅH±-ß®°ÁƼò­�£1Ç—ïD\ÃõÔ›ëãëâ¶Î»9–fÞã·ZÄ×cÅD©Éo~'�›>¸n|±í»øìï=…ËŽ/VwgFý]†fÕ§}O~¥öÄtNx3¥Tþ›=#ª~{gRÔ›�÷·î2¿
=‡ÇDd¶3˜dedzÒ„Å»¸aTQH@D`¨qxõPG�¾­ž›½iö+Í8úªÓÈÔéŽxúòë¡ÿ'�«>á|>NïŸà¿Õý½Sðy	
ú=À!éD{ºu¿ o_¢~ml¹ÒQSÖ)ʪy«Y¨‘UË2F„6šÐƒPæiòóJg_æ
³Î]1YXÖ~™¾ß„Ch¡ÚGNÒÛ™n•Cµßð‚DvFzD°ÿå¼f=zf}g†gþ1Kíßì;øÖÖûžeT(‡ÝuzF#Ö*–â2½Æ˜ˆÆÎΫM2v	d	§÷Tv�ûêqÞ’;y«³ÁÁW‡Í
6TZ™@ßÏfõÖMÔb>ùážVPÕµWd‰O†k¹X@‘$	
ár¸ã`Ï<Î8­ê›¸–”Ž¹ï×èíÆ$褛ґKdŽþ÷AèÙ\%B#7·œBm|ë^ÒÖ9¯Rxf3³boáÁÏ]7]±ÑêUV˯fÑ®׿Y;øòvàlž~IÄô¹N�—02žë\@¸‰Ï°|j (A×w'�Q]µe¢ ú²ž^}ì?)—Nxæhs° ë.€á0²*…}™´W»«d0BH»ÃJEzn¬�{´7À;áð‡eâë�!)ëÛÏ‘ý8�óå†fŽ¼óC"%éj‘…–E#E´×•?›¶S*¯_qKí¾ã
Ì¥rTª�˜œ¶àP-:ç[;YQùÐDE[_+-9o~xÚy>îjV:ìÁ±cŒKƒýa“
j‡óèן…óÞK:<0|È1Ù	$’BDˆ†îGi¹þ$Vü7n×…r¾<3¡ÂñƒÏ§Óu+‹‚“�¨„ˬ
�í«Jñ™#ø¼e…ûëºYOmøssMu°¢ÑÜwl»\»Ÿ†X! 
‚ì×4@3óohhTÍùÖíÉ8ªÀQ”¨ÆgsW­¥]P•p‡ÆÈ…´pó°’~5BúÚ´w03'
aÙÈ)~ÉË�íÄc9!.À«>3#]‚_X"²Cé\Q‹n™Ð$@‡vtèæý„bÎ~-ò5Úa÷@0¸Guô™á°ÿ:"LuUÃÖ@`*âîþ�A
fUAtaŒƒz1R�B ðþÃùÖ2º‡ìñ×v
TÔ(ær—_ØHß!bŽØ�­n&ðSÖsHL‘
”ÕV§ÿ÷ÿvîL>ø ˆš¿òÿßœ÷ê´ÿøÿáGÿ<*á§á¨³¢º\¼gÄâC¶1¥·ï»{ù £ÐDG+Ú�~›_�É�d45Õ|µ3Þ9ĽS0†ÚäIù#ªÅkV�d1aJ‡ø
N›ÕbêL{ô{¦,¶vG¥z�d8*-0K±
ž^Ìn<„0×ÀZ£Q²ëí(žƒËÔÐècujPóöìŠoExyÿËT@ÞŠîãž&q¸5§6zÒYf�dbȘâ÷y ‚CZì)8a™Ÿ¯§ŽßßvuGÃ\ôç^zÛNJNâòåNzì£;9ú"""ZW¿ÙøÑ5mBÙS¬1žž…)¢—]‹W:Ãå?²gÅ„à�Wï<ItÝ&k}}<DI¿1¿¾ ¨±€ñtÁϱÇvþ³ Mb$ámÁ¿æ: q‰h1.?Þ¼p|ÏQø%Ç€Ru¢»Ñ]ˆ®€Ò^ÎÏ?^í»ô“·ç÷O7ðÐýÄ<˜ãs~ïh½qS†ŒÐ ü3H3  Hiº �¶Ùc¿ÔýyZÚÉÇÖ†é
»öaÝ-WôE6ëתÓV³îüœO‘¾å(ã3⛇}%	8£ˆ"*Ÿ?wk4 s%Î+«LÔ¾è¢'€]w†SS&cHX8·
Ñ_�
\±›;•�4 )öW¦ÙJ¹ßDkY@u	"Hë¶!’1:-몶/¥ãç6 ã·ûF0Ât
y¸'Ê�9òG½,Z]�LuŽùÍ)ÉÖGŠw88"{xeãÖ½iûV¼Lî¹ç¹f•`×ã]¿_ïÔßÏ¿]ˆê5¸éÑAÏŽ?J¥^�Cû{ýL=Leýe¦‚"v:BËEDlX.û;}jÙ�újéqj-¥Ð4g\Àµz-,”ÈrHtÿ‰Mc…~¢Øé¬'Îz¡P,ŽwNÖ©¿ñ)ÖÛþ|çËþÝŽw1nÞGˆñÞˆ¨‚s¦
uöWüSG�uî¶ó"0å{œ£ÿ%Bt¢R£^Ì©!°äDÒÒ¡'ía¿[uVã
B8”�”»³$ô˜æxùsÄA8ýg“ˆw?›ªÜÓsQ]cÿ”•Œ‡÷2!N7KWëPVt˜•ütºûÃzMÉ“³ÌìþN
éT
ÃaôC‚ôs¾¦%8¢åIÓÌ/î÷Æ)í9QP÷%ÜÞ1(ùDÖ!Uâ:•5�Ñç†æòoCS_¸r,Hg%‰°꿸×ä+d2z_¯½a.oÇ?§Ò
Æ—š€wÑeÎù‘:+Yjí}ºf¦Ý„teqI¯Sê4ú„
Ì£1ãU•ÎýµG‚ÆF3¿ÈÍKláŠòlkÅA;ßN^pü§¾8ÎÃCaz‰Jˆ¢‡±tMhgCû½úŠ–®Çѳ¤?±â=Ùg¦‡7˜—˜þ�ìt܈"&½¶™á@Mí2ûÏXZÒ›åÏé½D³~XÛ¢¥¨Vn:u´Ý¨½ï�n’ͧF�‹d̨é|	6ìÿû‡üA·÷¯'Hó7�Ô”Gy÷÷Eâë€ÓÖœ|"?aYé_‚»ÉYPT탭Gˆ‹5Mœ¶WÃ']ý{†r/'›'²‹.¢ðCö ˆ�1°
{¯ÜT-9KÐ�—¹œ7$¦Ba³žf¨>½åÔãë§÷-Á‹å&JW(„q,;p¥¸R}ŸN{_YçsÚ’ÇçùPSõ8éꟋ‚õ"¼‘q/•8šÌßFs(²P8˜y¬͹¡Ï¸¾ëóÈqUóã€Ïb§ÁÜã»b2oŽ+ªœy«F6:9ãÄ؃®is=&îû3}â7Àþg¾ã�s;ïéù�Ú:xÕôþäÄ‚cÔ�)Ρ¸Ä²ïA¡ø
³Ïç×+{Ñ×�ú&{¡ØõöÑ©uã�2mo½ø£¸œü`ß™ÐR«•ÿMišV®—aV¯Õuž#V_�]§;4¿„𬢽÷Ä@aÃbÕ¡/Ç­wªÚÕç1ÂΧÏ7ÐE(y¦#ꦂ¾níxkb[o¤GÖ½lçÑGw}î2lô0cÍšzçb6‘;O øŽðB†•†¦ÔëuŒé,,-Ž¥9ÅÒõÝÎ~aáýo¯ïAHÅTÝsºA<ä¢Kûÿëê»–Åçù6º›’ÁwVãñ>óóôi›„êSS’øz~/WÈésscÕRSù¹P~à×’‚õãæ•Jµÿ›JVÛD¨”¥)JRùð¢ÆË-?–m<ªÌ¨Ì�Uå—ü¸=}nú=ÄkCNêªÝ»véJR”¥/ÎSøšYPøZ5u•¼°—þ‘…Rá|°Ã*£‡‹çK–”<ñbŧOzj¥—w^S}®çU€ÊÕâ‡J;
JOJC~e¯É¦FƒT;(k럌=ºxPõ	x17ïvêl.úuö¬¨ÔÝëºÜ"ó°ÖòmzU[•H"Ö½6²ó_áûþ›åM\Ž(Pr¦ªl˜C(‘1ät|ìISZ•©
)
~h÷a{“å÷Åôª�ç_*pÓ'uO‰—3¡°Ñ^üXÆ.­äõó8ª™ë|”±‡X0¤R—DU¬½öùÌD„bú»ðêÊÙ¸{ËYÂîfM
}L�<›BŠ´ªx¹žÝ®Z—]Ÿc¦¹í'¯›ëßO÷ñÿÄS#ÙYðË‘òÛîc_Bï»Ö+ù4úeœ¾ŠG&¹ÂÇÝÉ›öûNû+£–/ãciX�{­ÂtèövooÊ{è¾laëkW|®·d>&Å�;¡hÚÕÐz=z¯hÝü>Ø—v‰¤~ðU5d‘û“ñéÁùg9ûï?²œÇO®·{ve§-í”~ú÷Ï|a>"fâéªD#×¢ýe˜ÁdïfjÕµc õ8ÿî!`ðR\ؽŸur!R4õ¥nUƒD]»à™ÕUÈÓ–3¢¸eËÚü7ô²hîž}ÝÓ	dþüénȦª•a'‚%+\5U½Ã¸Òþç9Ðz¿šLŽUãGJp–Z!¹Ì
¥¢‚ˆq‰{'b‘P�ÅçÊä`µáԤߡͭRÂ’Ç?[%Ê%–¶j.IWmÔóÂ{ö²g]­ÒåØu±Õš3ŠîŸ’0@Zµ‚¨±™µkÊÇ¡5zÍvÂÈY!P+ß&�ÔaÃO6BÈp’l%úª½T¹ ¢Š!5´ÚZäÒ¶
®x0ûd§�ù
úˆJ·6†½¨çÂxi*‰Iu4#öc›¿÷HÃè;
(‰ç1�Æ‘Ò³Æc¥„KÇ垇C»¥þèj‚èrTä9 ,ÍƱIëkš�ïêGAERŠ½õ±Z’à¯^©^æÛU“�Ærq£S"2¢VŠ&" #E=ç;[Ðs]Ðo<êmܪicè¾�ê”–E–½ÒŠ»—V·¤‚Å&»ãȺaTžê§xÍ.`òsœ"SNB¡H=“Ü-Fú9QU÷²70�osòTyÎW!÷T&.éR
+°4›Ç)ÊpcB£Åb ݆ò�eý•Zó±ß‰9G1©{»ç ÜRn…�€•æÜk÷/!ILãÆË9—ᾪºsë�®¢Ó-ŠŒ¨R§*çØ0–™w÷ìR«P轃eëk€p\]ÈãB�š3TñT4÷R˜â�„9‘Mo’Áh^ß_Øa9DÕOp¨š¶¥­¹Ó9
ò¬JT¡Åê´‚
Tàò*%ëbß
ê¿+ÔîZv<¥`½s
@Hûd<Å@ë]Žì|×DÂwÑK;¢¨uÀ}ð +:•ÛÈäU±P†Æõ£Ðç4œt:ynzÐñi3T…úxŽ½Q9+unž5Ÿ¶Äl"sùŸ8ªy¸š«§ÕPN-4HÚAÂ=qfE¹_D‘ßvs~Mc4íƒÊ ïw£,¸æÈÎ
â`íš:ã�Ä�¬­¿+ÒX­À+ˆFlH4¹ýß*›Lz­ï}’s&
¾©ž¾øOsSe.æôôo!(à¯Æ
£†ŠÕé«Û
(†š£»œÅn	Å‚‡mHµ‚‹F.¹NÕC*ÙJz-º	†e¸]
¶R8-2lÏ]Ïp¼>†Ù=.>än¥7pX¸3ÉX±@ríe-"ÿ©_4`Oª5áÀ²�ˆ±@g2¯¥§®†â‚¢Š€j]2c�AZrñÆr÷
T³>&‰Žß�›"I¡*
UY_�ËÓÓªuSÓÖø·_&°xúi5ΞæŽ<6<ÿÚ6—`�h§®³´y†¯*kÇÊ'I‹V§’óê-RMTó¾�®˜ØÉCtC$ñ8ºF�vúóbh{}-?Œ’8iëõh´²!Ò
}A!•-:
Dt¯âµª¯�A”™Lb�ôï€v3–¨sué×ã¥ý4!ñ
rmDТÑSŒ&9E"¢XR•«‡¨„”²®¾zܼ ru¹¹ÈÀiqN4X÷*glbzµz4xW*‰O)`AΑʇ_³›oŽe¨¨žNhÍÖήų
Ž,±md¢˜Ûi||Z*L²>±èÜ5½ö'@Ž=ÚXV˜YUCR8­)¦×z¤�Ž™äà¬]—±™õ4‡•ê뇗=0}†Ðêlsm[àšHuÜ“ÃO™Ý]7øñóå°¸y9å͹­oÌó5µ²9÷öV—Å�Ïù.ý§øX’1E�£Žµ»Óhns—ðv~O™QYàô+”$ªž>Ät'вŽ89(äŠ"Búºüþùêñ%ç½ûÌBáB?¹“|¢>rí^h²ƒÄ´út/ÑÄ›V�Èç¨rr­×S2ºíÊࡆ×Xnƒ<Ì•6ì¡"¨¶í)4S•wÊ*‡+D‡ieMR‘n*hÆq°R*ª’rÀ­f×^[­}îêSôFAק£‡a÷ñ¡ãñ�ÜApÅCÏÒµÉè_g qº(¨ð+¨~‘Hcñ#4GÐòŠ}È'DŽ¢	 WÀ€^§´y3<Šì$´ EA”/*ÉyÕ9—àåç“�¤ØE×-”ÉÐV!Úä;ŠÈö&ŤrÅØ?‚º]:bXA:C
�­ÌvǃC˜eMÍ
J·6\_	ZãÌ\ïG—u¨,æ3µØ¬l ÓµF‚”¯*†ˆ2ÓÚ3ªZÖS	»™RÍ,нœ›«dŸ+Nrq
Zȳ3ãŠÉÆØLƒ“v	t÷?/ª¹Wéª1…60(½ë_[O×{•ÌsPœsíóe2fä¤çÑ›Š²r§†:/Ê><#è�”Yo&$/tjwœ�(¶¿¯—©W¤(‡¥Q5óRíH ª¡?˜ÙÞÔúà>ÕÛ£ú!ŽÚsÙ±¸lðí
¸†=â³E¥oËKjR»`«A±KvLæ,¤‹ÅˆÃ’ñ�Ф~NëÌÝ«ˆù£Q¨ÉÕ.7±ÖMM4ò8==sG×Ý­ªå&Zý—¼KÚW>6µñmÎ|^9Ù»=”j4
sз�)郓X¦…é«EêgÕ2[tDæ[•
9‡ â‚Á‹W…=v@fäQÉmH£ z]Ý[ãË@¨\¢l]ÌÚ×!qçdO8»cu›£—º×ž]Õ%Àô{.(ᤒ:¡¹)ëØðÔ²bC´³pmT¦¦r&•¤¡°“
µ5¸\mzÏ7gÅú­›¼Ë�±Ty[,YÝŽé6tƺÆ깄 _
Um�É$bžSYÞÓÒKZ%÷Iêà,D‚Ãóü<é÷òb¹ßŒ†�ë+&ˆtÐ&tT»~´ÞiŒˆ†cÂðôy{ïâÍÆËÖãLv©BpÉÕ­vP(åsu¼"‚ˆ¨ˆ|­T_ëÛó¡ð¼()KÓ:(›òæúþ]=D
®bìÒrº
š¸­$LwÙBº—¾I:Bsð‹âd^Õ%j5Û7ºŠ;7“R•
Y‰-4_}ö$¥+ WJÑ‚a•ÊTʬ>/¥ªK_Lþ%ïè{•K¦I 3ûâ`挊&õØöQ¤ß	Dp¦[qw±ó÷IÈâQ¿
ï'ªLÅ
b¡M"åªPÓž¦wõí]ôÆK”Ú;:á²#…·®¢Bl²«´«œ<{¯$UCi7Ú!Ì{gO%N›Í8þˆíýÝ·õ?f·J�È��˜æ¿z0µ~�Û§cbf¸shùú7ŒJNF¾˜öLHÜ:*àŽÒöC÷Â�Ë"f�HˆÁ<1Ó[SôáûhÕµ.>mA
¼ïáF‹�¼ÁÊ~½þ…Æ=p{”T’WûšÈ+zî|®ÎÉJWÎs¾ub´c^6d·Ó†SŠ½psgŽÇYŒ|œÜлìQêÖ1^ýnGŽÖäxØÆjiñG+Žõ	Ûò9ê]¾vDššœÀ)£#ŽgãKô©ßw�¢ÎK$€r(¢…Þ¨X¸rxïôÜ–¢jÈÂ|Êh/ßæ˜Ó³ÊBV=�m,ëoqÙD&?Ê♯§ê=Ow$ŸTÖÅ…U'çR#ôù”“þáùRx<\¥¿\©<÷v¸úàkGÖžßrO€œÊ�*š•4®ŒÚŠž{LõFù33&œêÑ",±å›“~t&0r„ý¥ü÷ð§«>±:Q×Åü™èuðÊÁ#K”c<ìÅwLL¿Ø{Bxƒ„Î2_8Ô2/Ú
"öCD¢+@Dä7¾u4Å·€ép²äÍj—:¤TFzïÄÉÑÊcÊgÁúDšÌFТŒ;
mV…,w¯ÔXá4��
&»þKÜ0äª�S�jøÄ›¥ëÍzÑ·6oÊ–¯’†ä ©
¶�ÚºîØâEZ—C6ƒ˜uD™lŦ¼‹zäwN‚nuZŠ£_S*ú$ÙÁ肋ˆÏrmVQ]'IN…g™=”ç»pV…äÿ.5)ÇZE\ZA…b•
].u6Ë=¹8Š÷5N¿_×Ó\.]^Ž¥Yö.¹÷ýüüpÁjîä¢Ûü÷È�Ôœ#{qáC‘;ÕU#à­7Øá·opËTßo4cs‡Ã‘ñéÊwÁ;:˜*ˆˆõNIÜे9Vµ4å^�1ì$@ΈÞ@6¯ÆôiDæNGÂb
„æ|$h/»d()ÇSÒ%b1e‰÷RF¦4úßõ7�ëxk*É!ø¥om¿ãöû¿}‰!$$†LÜ›ÇÑçkË
ˆ*ó2YÉš¿§W4©{6Ê�U7Æ¢•—.ö(+Šr	­N5v.»	%	û²2¡>4R£‚i¿J „
Ca鿃Ý$zû°Û¸�ºøˆ)ãƈfƒÓAÂyüûpÑóèÇ+˜ù³6ªº)^A”mžÆ Ä'npø¬1I¦»pTƒT5P½ì_ÑDM…IÈ*V«N.$[Ôˆ®ŒúÜs)·½)µWðu²h´ƒêu—¼eºPÿèÇw²'Fíˆ!yaƒùâjŠpø¼uûLc©Ö´×ánOI:ÖÙüÝ€9DÌåPÓ䶕ðÆ?Bˆ‰V×Pi×ý2d&™
å¸@òB ¦)
HfHŠ( ˜š�9±*È04‹
(Iìã&ˆm	ŒVEýçÆZ¿³áú×Çj€nŠ£ö{Æ}”=po
ñ÷RÈHI$²QóöÛë"!¯JL?¬ˆ
ä€RR¥4‘J :Dã$N¤ñ	ôIÂ?ù#jÊûB§îàÇ4“	ÿ
?æÿ³¸@¤�$ú�XäBÿ°ÿ§ÓµàZ"  %I}܃ŠTØÌèÎʆ`2Ä`¤¥µ?¨­+Œ÷TÊ,bKXPŒ1fZ
|NyBÁ)©ó°tˆO]b:T¡rkÿ˜é‚˜/§})†&41^1„±TiÀá2QA"Ÿ�©Nå€õ°Tr0d…ðF%˜W¸æë/]rè/�8êKe|؈ØÁRi³€Ð±44\É¥1
¢’š9	¨X¹�4DGB¾a$«B@¨r
¤ÎH3ˆ\H4S£DDú{a8u£ÿrÃ
|žm=2”Ã/ª\š§ý«„;Dç»c ®¢˜ú^a%HôSͨ�[ëÖfK†n0S)ÁÓ!¤‚q8VmÔô�ÇŸñdÈò#AkT¨U)=ѪÁ=ÿ×Ðñì"Ñ%}'brN®�ª’R•"úå `«	뜂h!"” ¨g‚Ùíx{ÄëÔ„°áÓ)´ˆ�i.¹6ïk2†æ'|z©• (B)€ Š‘Š©J¦*h`Œ¦!1ÚBx§Ý”ÍÌé(�b³RíC¹²v�‰³µgD@“N­o×Àç„,E1ÿeä`…¬å>‚<öÃ�¢@âqÔ`yN^ŽÁ¶z©4˜ªa{5œ0ú�Üû¹¼BÄ¥×iCÔîôtLèY“’ôˆªˆ¼ÆFIÑ6‚`X…;…¡1"âD‡åýÌ?5ñI÷JÕ ž#@>aã>[dš†ò’‰–´öëBûé>þPAŸ6Áæ�³@zÇPâPq�7®L,Ä0|3™
)‘e…"ù	fîI‡ �@�„д�RJ'=±xE¹€Û-€Nȉx˜ŒÓL„µ—ÂR,ÃŽ`(°úöÏ	].N	™_®Áé7·=SÁwP‡ž²|¤zèÈ�ʼ”|ºÄ{Ü+épz]Ü�4RÞg¨Keä�î€êO2©ÙÚÌ���x@ßáå'LD�íNÕXvw™ ôÔÐ,©2TH¢àÆ.�à‘¹¹Þb

V�¬UŠ±¶±Tb¸Y�˜¨ô¤èg
7… øƒ¢<ç{Üå’~È=a¦’oÕ¶4Ù
k»ü­—ø]«{làÙÃ{•þÆz�Å¡¾çB–Õ“ËnäŒËö?eÚÚ-QäÔö–%«v¼ÂLp¥GdzÝïn_lñ*]×»EÏ5Ö¥Z2á+sàê—m¨ê¯œ7ß¾ê/©òŒjŠÖœ¥«nÜ®ªϺ½VY³ï„Å¡Fêfä~øSd\ÆQ‚Á `±²$w®[tp§y¡íufª§¦G
·º6ëÛ{ï¢[o å×~R¢ƒ§3¯Óù¾¿@8?p|^óú@Ǽôž’i–�
Zú[?
“£«tÔU|(íí�Sçé²»j&\ö¦Çt]{3ß;žþŽù³WK4�Ýrja¢¢•gõ9MÞ©£ºnÂÇ6níîÖë,¿;£Dûٲ٫
/¦:éÓ›y››²6Ã*ÉeSÒˆbÔ„Ô=ÇäyùÖd+>×ÌæY»Zàã™ÍY…:W0„×c휋Tü³®+}�þoÜy߶×·ê+§c]�ù€öÄ÷ý”~)öÝ_]ÕB|!¶ß7–Ü`tÎ
Ô4Á¼ÕÂe~¾¢ÀÉ&Û
¨ÿaÄãÅ�@8•Ãh2‘TPLûǘ?Qq‘lýºN@`² i”˜Z$1©¯#u®šaƒ¦ÝK2áfôÌr!$Š	xªoÿ9$·árcAü«ö›šTAä@WR !úH
ú_É„&è–;¦¢Iý¤Ïç£^gç±Ù_À6¹™þ²wGûÈÿLÄÄ3‘súÂ0�]ÅúÉý©ÂqÿBWù÷ÿÍú¶þÝ7K0>{Éû¯Òq;Ãû• ë ¢lmcûÿÎÄeDOûÈ(‘Õþ‰O•ü·È_ÔøžË!䘧Æz¥8YéØñJð÷�ylXcŒ€MÅÿlOÙý	Ÿëé”ï9�©VEáëù½Ã{ÃØ­ò�WÊå€q ‰€P#ä�îQ^õ_¢ƒä­Õ>nHªþ”oÏøý�ýQ"«3ª¤Ó†yþLT{Ɉh[vmA†tÍÇåí §òû’H+Åif¢«œ£R}dÙ£¿dñ©üŽàæýçûT0A‹Šš
Çé¯Ò�aè�Ñ¡À·…ÀÏm¹dC–�TvDu ÚxE–qfàz’@�y_ èƒ»ï×	a
%B�×ÿÓÎ3„!ûç—‡²èãVØÚ?¦qyyâ¯WKçR1
�@ˆà‡PD<ö-îÒúx¾=ÿÝ=Q¢éw�x<Ã�®ø‡Nš¨V„¦
n‹wh5盋y6Móªeõ‡ý=>¦·£žÞ$Î]Š\PÈ4FNm£­6ˆÃ¨¨5õÐ\|à˜î2Á0ž"Y7pß¾»�zt†‚g»B¤*úVmŠÈŽØ×\nß¾“ÖÅneQiáÁr[vÂ…(k0Â?Ǟϛ
ˆè@æ«ÌNEn,Q‚ïZ«3¤|¹ðm¹®!!"3ôp	 Efd‘3 L`ßb=n—áÛ¬¾]nð_GWAì9Ùš
à=ÙQuT!™¢íKwXxù×ù T¨*ŒùÈõÅ7ŠÑ—}F(­
!3v7¥ã:›¬îˆr°3Ù»°Þ‹º
íE
„"Æ
e”ªp®‚qY^¢ñwƒÀ;¹ÊŒd7¨áÊ„Ô…5”(à$Žì@EÇ 1É1`&"»GÊqÅ�r€q87h2¸,˜]àëåãAB°'<€ÖµFP×í“®v8Ó‘Õ¯)Ñ^‰B§5y"ˆ�T =°}<ƒ6†·mË3p#
ðʳ
Ï�ØH`Yµêñק1v;h“ÈGXÈ…Å5¦-’AÓ�/NÚë—~:^ëVÈ�¤ˆb*TYˆUA‘¶•Q;븀å
ÌëÂïeÕ�V:*K6A94
ÞN
ë¹v¹SåáFXªmÇaÜžTÊX{Ú@„T6€¥»Ëþ‹å,ÑG•
›»n¡É{›n�ÑÝH•ÂhïóÓÑä‘QÝq(Îâ‹lk`[¥l†ì¹4s
Ö’Ë`*!Q\ÚÖ.E´pGŸ_]ÃÓJu+¦ï•Î8‘Êõç=Y(º‹(çô^Të²â/{3	Q�”ú|dΑ¯²Jôæöèÿç…øÈ}¢~� 7I4™k�@ÄWyòô»k"Å‚Œ)Ã÷Ä˳™aµú¨—ÕÚÖo—dú#òT`Q.²¦ÛO0dÍ`—©^:Ni�½ñarí¼¥Çe}à±Ö#þ¬”¨öp)	X!µ¬�ß7Ëá=ó?Oow$܈p!KŠáâ4èq«üô+ºi&ÅG©fìá2Gqt}Oáõ}Ÿf€Ÿš(Àœ œS·†æS	B	‘NDOañý®žø9ʛŕ\ÜÚИ(k�¸6ÆB®ªñ8Ñ¿poŠêÜVˆÔ
{-cÇÖ[J²¡j†Ø~n�êí
?T�"€ái³Éá[ð�«þ=Fí„ �„€A–‰³h½ð¦øU¬Ät;¡¦Th�P$C¹z|ÁAø Hñ‡æð’H‘!
üÂþ$>ÅÐô™Ì"ÿ}ÇñŸäýr!©gB8dÏ8¼fªª©‰¸—wIÇw!`S8ÌUèç-kGë{Á?VÔ§d>áTEʨÿ$£ÅlVlîåøù2d\=ÈQE4Ï{øÁй¿F¢XªJ?s‰çú~r�gÀ•)ñø™é¡Ðñ\Â'|b	Ñó|Îí|\*»¹¬>
ïð¡Ã)#Ÿ'‘ÔpO9 DÃ
ÉdèC¥Ñ_¯0Ȉµ!Ù½¿>êû$$6ã3³õÛvˆ{U#ˆ¸ë)H6¿ÇZNš¥]1Îú®!e ˆ™O:ítf]ßV>ì˳‡<Ítû%t,SöD]u£aßD¡Z¥ã)N-º°á&E„;jŒN]J\Fÿ¯Îj~þ
ߧN*Ž˜]½ïxK;ç,éƒ�Q(	Ò…
²ç3zéh§ZáAÈEît²AÖÁLz²2G^D¸‘4_î)a¨6Ò÷<”¹ÝÝ=öŸþÄbdòü°o-2@ä’B!„cER®7òø‹S؃°|øƒÄ“´cÈ™Ï&e4(èB!h8Ë2�Ëé,añ»ÂCÓtN6ÅÀÉŸNõnxgÉ‘á	{sÊ„Á_]Âx‰IAÆŠ	 ‰-œ„íG.ð0a� Æ$Zo"p�»À¤c¬"{|qñö‚e]#¾yÍsvWúý`iØsˆ
D·®IÛ¡òÖ†µuT†Ô�€­±æÔ&NÛ
{J2CéýÂÀ{ÿ«Þß_éµUUDUUUUÞ/ºÈ~R
�¯&) "£FŠ`©¥)J€¥(¨((©�šh
*‰¶ÆÊibi(HÁš¢*ˆLF’*ßC¸Q;	µ¿b££Fc*°€‚¶ÌÌ’~“s
°…†•Š
R1v;gï®`ˆÖÚ+kZ*¹˜e¥´«B…„¶5ULUFŽ€5̹†c(dÈÊfRËŽäXî˜"
"`••w0°±b""ËuÄf1k´² Ú:Vb0ÉVÊ„­•,Ð¥°ba”´Ìh¢¨£Z(–ª!w™VP¬YMU15mµ
JC
Œ1[b ¨¢šB
ú 3@EEDÑEw±ÖF¨ª­ŒèÕUUà’†•ˆ*ª	‹TQUZJª¢­±SFÆ¢ª‚¢ªŠ¢ *""*E¤fPˆ„ª+Ó…9±ITD
J(Rƒ2ÒZÍPƒ@JÕ›†½¹c#¶
‚R‚HŠ˜Š¨ˆ‚(ªJJ*‚‘„Š¢¤(Dˆ()™˜©h ¡¢œlkÐT>¨§áæ�pˆ1ý�‘\Ï,WËáAÅÿ[ÁÞ7ñ/sïPþ¹@Sò1dÄJ{3ä…
u�Â9ƒ /”¬†~~§ñ^û³þJ ±�-7~T£íC¨a�Ϥƒœ„Î>Ì%ñ$ON—WÛY¹4ߥ>'`A#xëm—ÝÇP=f~X‹çÜu1“šXBÜ�¦
¤� Uol¡ˆ@évr]4}×^Î$J¯�;˜Jtëã¦�r³Ã‘¨ê\·˜lù¡Ô^Šè»£E†ms_Šó½ñÑ�¶æµÉ´Ð?qFýwæ¡—°~ÿ·ïE°ùXOl©”öÚèƒ?¯õ?åþ�øôN ¢TJŒÔÝú
è?¸U£ŒxÀ‘ør(mCPBñ*t‡—§›ÓÒ¬tZD%0tÌ`€q÷ý5÷¯¸·V!ÄèI”ý&&µ¡Ï¹ëüµ~_ÕZ¼ÿ¡¾èŒþGëuÆ·seá«ÐŸ¹ë8Ô?\Ì*œd(´l¤F¡ß£P
ö¼7\=¡pÉRC¨&eb9ŸLϨ'ÂC“gÉ�ö5‡›c Ð„ƒdPhJ `?Qc�¶Ðr÷û=^þÿw¹ß»Æ;ã´ç:K:ÑÆøäêG?%Õ€B q4¿(s5£H||8Zë˜vkðlNvué|J@(ŸÕ
}Œ!Eý¨§ŽåB@”W=:92ó%ÅóþëΦ^¦GÛ¼¡43¸„Šî
}Ê@å0ù
¢|›¬|�ÉL|ä©ø"¨¤
¢/Ó{þ_`
Ðhõ¦÷€›Ò±ç[DÒÆ^ˆèA!úß
,FŸ˜Þs¹œmgR/!œÔ,@=( {‡f:±¯«cëÁ8òÙ@	=mØ`$!0”ö@ø�´�BO¯•.D:†ÎÐ#3&±Z·«@4`ùÁ
ï/t,á'=téÏC§µtªÔs‰@•# ÈE;ìîeÕ)D	ñWP|l]ƒA8ØQÀˆkNM
‡V£¦-´‘#½�.Ù9Òh“H¸Í™Ã(cÆBÃÝJhZIò½§
ôXy÷%¦H&ÀNàñý¡ÎIJì?$~ÏÅþ~šàAK
ºHxÂ�jÈ"I(ÊI0'�þçþޤꤿíÛ¡ÇÁ/ó/©9Øþ½KÞù�‰ÿ2�
¢?ã?‚�àöyŸ¢¾»´òù",BQõ·ë“êº4}x6˜(�ƲC}Κ¡©Ÿ_剦L°ë˜Œ¿Mý0ÃIŠ‚ŽÃÔl꧲:h‘x3ŽÛ·ã:áÁ¿:,8µ¼€èK.Î4ÌÌ¿0œœ”0ߢ†|™Üa°IfÃY×~¸ãÇ}wZ]»¿;º6Wjãõó<ó�#1¾îþ3žUeùJËk¬�%ùìZI­p,"D\!Ó3úˆŠá�‹i‚ù=5ß×[�ÕC;&fŽ x4hå¦òÜÄší[�>ô àØçjo�r)M(m´³’òÍ3r¥/ülÎS!!Bf-8iç�Ø~'^Zë«�îêÕruôZ¸„ŠE��÷îÇV™´»2ñã¡Çw<¦ƒû$5�›rÌ°‘©�ɨBbY¡œÑ1îi¯6ý–2¢÷>.+šžß±ëF:Ük®o¿¹ÂŒÇÆê5Žõ*oÖ8ÌTP'‹L%)…
0¦ˆÀ;úyqû5:CgQê«®^6ãx^‘C�Ap˜üØú¼»ð/‡ggsZ§5/ŃÒA,ž¯ÔTÙŒ2ˆ9„¦*ø›»éÏŸA3ÈzÆ(Ä%0î�ãÅøk+âcœ½ÚúÖYí›ð‰çÜ™¾yž]Ï;€ÒkÃöJ
©!	È°¶°æéØ\\s"@ (ÇR2 ¦à6ÊG{Àâx"åæ6�£Ç~]1FÂG~^nÅ®jŒÄA¤MyMyŽ¾B	¨K 8m/)m0çNÂñ1ÛZ¡w†iëÈwäÓÒl›ÍÛpwz0xª/ 4¯=¨¶CŸ@
U4‡ zs£LsŽ·?
fpš•žœ©V nÝ,Y	"Fm°ïgŸìï<1\�Ÿôï0f1\›€5[Þƒ‡,ˆ&UÊ)ªƒ”ІúìóE¯")þV
äD�$® >u=s‚wºwww>ÐÑôW„Tî8÷Š6­yt/“SNÕð2Vªú•":°!Â
ÀQ9ùÊ\Õ,ÅÔbn¡,*Ò¬\§…ž5§<â4·$p‡ÛZ›gk™ÖƒÛ[êe{•yõ‡Rèçz€pͨØá¾<2mC�$E¨Ä!zÞÔN®äC>Ú<|ùŸê ”ÈÇå� µŒ¡Ó`ç„®�ß@îïíw”RHÍM2©g ¦	øÝ0µlßRõ#-\×®Xbì¨H…‰öàteé¿gÆÎŇ‹W �½|ásÉ­6>÷rÝïNØX 4kÐõ
 pöfIJ7ìÝjQ1%¯ò¡¸,2K9‡
?|I¢¯l=¬‘	3ÑÐýñ€m‚qëõuË¡"4Ò @ILII#°¥ƒòÁÃÌó¿™Ê€<õDA‡ÚäN›`cØ¿`¦g.V©�ò[¨^Iô1!܈	0:3Œá Âä2"–•#�„\n¸r^,
Y0%„Ë°¬™�”Àc�ãÅÂz8h(jžQE4N®â‹lº‰z9{ ™ G�Ê.¢k½Äô¡³úQŒ�Óþãªh‰§³ê>cÂû¤u�Á’†kÜrìEˆ�¯0"�“0XäØÑCßv&÷h©¼(Á²�Öç]I &<æÁ[¯c dÉ&¥UU"ž°º8)zjj
‘à&æyï&©Ãâlýk(mÂÙÙw¤Ó­q塳ZM%íª�Àž�dåÌ�Ó;6œpÂ&ŒAdá´$×A¨˜ä[€8¡�·^	­äwJàmIº¯Œíó|?ˆvÒ0$¿DSO·ì-ÛÑDõœß€\ìöüÿ«xøÄðï8¹õ+ržg–�¢³–„ Æºz8ßq±/^å
—Í°IßÔ¡Ðä@eD]!sM£Ègì;|+@†Ÿ'b^ä¢(ŸÛ·jZ‰Ø¸3ö ©­M®¬z�ym
¯ä¥nct)yŠ
7yÄ ì•R˜"ýW_€•ÜWd¨é“@M/ôøµ*©€þZ¥vÃ(;“�]í°þs.?ÂZ%‘!ÌC)õÄÄd“¯dXÌŽ‰åîDBr ™`:
ºÃh?Z';_øÏhX(©d£ÇÕ„KTg�)Œ"½-ÞÞÀkz]0K”F›Jï¾	œQÖ;ÅOE¸Õ‚éR^(z —€#̸Ý*,œÒ`¨�T
3SªÛ›³|�ÏNšoÇ9ÝŒûûrG´€)f aˆ�`"B©�YãÏV|Pü`ŒKšb™¡Ø	C²kÔ$ &(Ä„£@Ú¯(¡¼]QzöPz�!�Ó"aOÀG	Ù!ƒÈý,ÁGîD˜
ªG@„TÒÎ�%Å�\Å¡Š	˜` üÙ¥>¦ÉE#ü]Å÷¤ŠA=�sFOÌþ€£¯À‡w+�\B’ŠJ=Ð! –y£vñ
sóx-Lµ$þˆŽ'Œp�®Í”Ÿq¡–Àò€ú½Å.Ѷ¨gRF†i(vÑKxŽFÜÈà™ÕHë_o̦XËõ,é§ØÇÛøY†‘ü>�%мU’z˜V�¿º“ËÐÓÚØ¿%Éí"!&àQèlˆê¡ì(	P3üúƒõÀ¯ÿM»ÃÑÓƒaM@!häÊ#Ë£Ù¶�šyÍ�� ÀDGˆR
¤r\Xˆ„ áÇ¢nFIfè`'¥÷9”E”;ÍæW
q8•áZH0�¦
…Ö‚ÏÔ�
á'¸;†dJ£ô_x=e(�N¤샒§B ¥Cè úQN˜Vš‡ÖC¶X %æÒN¼úk+`=:hAñ(râ$‚q”x@~ä
·‚(\ؤR´iä¨ 'Ýñ?s!’xG—g3²’[T .„|ªŒѶ¿?Ó˜ÃYùd'ÈŒ¥Sœ‡Ñ2¦�è6£Ì{
î ‚£ó?	>U;òÞ™j=Bw1±Ç�ž”dClm�	å¡š)ª¢…>”»(ª$©—Ýø_õ`ÿÊÒž4�Ïâ\=wï²1‡22H }‘G¯X@�ls$zåŒ!b¹ýš`‚(H pòt¼F�-ØIz
`,øcó@4$9½§@ÿŸqŒ”	²(…¬Sè‹ b‡.x3XÊ£Dªèõý8(ºC´=+ÒJƒù¶g�“”“§	3>Ì�$¡(àJD(C°h;úBßlB£¤ýÃø„£í?¯]áçéÄS¸Y§36Xøß®·=ý�î{Ê'ÆŽ·>å¶L³°u¬"ßx†
8;CÍ€NŒdˆˆö¿Ìôu#Ò:.¸¦[¼Sùº»®I»…îíËIaÉU¦òãR$ B
p»bó\&³%þfŠUõšœØ¦¿dH³T€ÍõD´³âþUVLë;
 C{âQÆ"�ÍõÁÝ$î ØKí·Í—:E˜xêȸ!L-¸IFhÄAŒIÁ%	ÜDë±3¿;8Š8£­»ÎÇÊ®8oHA	¹³»�Û—z¸št5áÚý$Œ‘œnlAÚä#~”J^°N&„TšêÝ%µQãàJD|tuÂ!mjgPQ¢ /›yƒžî!�ä\˜Ç`;€5]ÊoDÐ,v�度Ž0÷¿ÉŽ½áÌꦢTbŒZu£ 2öý,¥Ð‡–ý|ž`ÿHyUr“É¢ È�"„(È4�Gw{g.ÿW†N¼lOj4^Ô¤)Ú®¡¶&Š�XzŽ�æW÷± zi@ä� :£|ˆ"{b6óèyHxC’ŸßýÑþóyñœI5¯'%ÈÀwÐ�2A'»½Â¼ƒ•†L"zß­v,PïÆ:IæÁõo=�è_„!D�6N„‡»§¸·ãé8…–¦†Ö:pëä"àÐT&‡2„R„$j4fùj\ãýñîÈÌ_nÅ›¤/E�À‘ÞËJ*AC2Õ`|¨˜O#Në Ù„ lKŒœú¨¤_
¿®V=’§óÀ¸©Pj&£™à±²Í,ÝŽ¯£ÀàüÞ„2Wú	ÈÅBŒ‚æƒ]œãÍÎöììãeT»*’I$”	>æ@‚÷~úö
²†6Ûm�¶Ø)BJ@¥°¦LÉ…¶Ø…¶…¶ý+òA	Ôì(@I‹ÃÎÙ¡ˆÆlE�¤ÞÙFL¢žþ°C¾Ù“é–—%ù¢Š

qh1,´?Q‡$–'
«’œ XD«(Ä?®'Í
žEãô¦Tžõ0�þ_¢
,
ÈJA"X!h‰V–$iF†� ˆU$
’Ši¢šh¦•¤YD‘NÍ­´DÊ%&0Ћ¤W{þ<éâBF—§“õÈz4p;»ýªUUW�5€Ló—ºëß”}A^è:ºØ�

éï€zðdÍ5žÀéÔ^òI7ëÑ�ükA?A1y²Vf ª )Õ¨s‘
‘hŒÇó3��Ý'Ÿxf§Xo…ï@„@„@OÕôyO‹Ç/¸=ã",CT‹ó„
x³b2
¾
X½Ô'ËòŸ
{·çZåù‚)?å¹]؃cʇðdˆ´/�'Õ>sóÅ�$ g9ÐXÇ	H‘ò3œîqSL´·aƒsLm0ªÊí4ÈsžeΡúÅä™òöèáÌ_'˜hÔÉÉo1àðeî
ã*ú%±²¼Y©Ÿym}Þ´Íô;fÖü
ȉúv7ÿÜóuþ{Šš¢h¢97#`Iϯ鿧f‰Pì
·m™[ê	‚‡?W
¯OaîýûÓ¥R×¢2ŒÞè2©2™#—!3àšÁ“ž®Ó›¸óþÊUý4*Ò>°c©ìP»«QíúžDÄPÐ8H�FUL_)H@š²²ß^túaÞÚ.ª’X©øbÚIDd@ Ž¨P‰¼Ê±@nþíôš©3ÂBdHº†+í<Ãb¢D
ç�ì <�$æ€""1!ñ‘Ò �ȼ4'÷Ðg_“ì£�Lr¯W³xƒ×­�ÚBmŸVþ‡Xv	±$VA‰?µ+†�)™b$ˆ
I‰�“4¥ìƒÐÀõDAXöš·üIkôóýFÝ�¹óñ7ýý	9.çjU‰ªw@ݺn¼0Äݾá›O8|ðßuðO5%�8ËV�Ø-|É)™Cwœ°ÞI�€.�¦!@.…)l”wLœÌ¾~så¯^gê¾–œØ@ˆEI;jˆyŽe„†
˜BÇpF¡Â¢œT¯7fw ½D~m·š ‡tQ;3R‰EB“Fš"üYóë)æ†
äYzÄç>Ž¿á˜!O¬ù—nUªÝ·D).G¸ŸéÚöËÙï«�
‹µ¯æñC)Ü*AîØg”î0k‘ ’æôN€Ê{Äð—{Œ0'–C#’©HÑ7¢uä»A‘P`1.­Ôº´$+uÃ(+ÓJuгȿC¸Ì&}—çßþ)ùxi W¤h�HAz»àHI#-aøò9—
&CóO}"­þJ}œ&æwÍåQ$„„î¯o(W~
é©ÈEÖ4Êjˆ`²�Öä8V—•o-nž[f@A`“P&E2ÁÒê’(˜
מ]úRha¯JvÃ�Ä�ÕŒÍ$ÆLÔQ$l+Åèüaˆ‰þ0â¼e$‘`¾¯«ÔüMd;`�€@‘Y
:ÜæLã02Rä!ŽÝ(—Ø�víÔ*@i¤N~Hv�úÁ‡è8‘'ý·VÕýn8GüJÎ ‹Ÿ¼_Ñü1(”~Z,±0OÐ�jÐô¸Ò™pŸXÑBGþŸ�D$! ;RtF/6ÉGQr3̇?©?5ŽÿƒÍ°1%üÕ_?«îÌÛø+Jt¢ÒÝR�Á©ü–½ÛgÝöüi;¾\üÖZ×ùYÓz{cô–£yÉv"¡ä’7ãÑ~§*0«Ó¨œ­^{7Å™37+üƒµ#½ö™n=hO¢ÈÀÞB¡ëÞ‡©¶MéoÇÀüGÂb:úíÀ¢Ï`}ƒ¨~Ž?‰çùþÌþ"(ó8ª¹KíѸ>w´å�tpg¢nå�DÒ~Mš�ða Á
Ä‘ûE³ü¡7¼R�Aý€?á <™ÆÊ¡ºŸÑÀÞ?;ÏKŠÏ4ó”{~ôö–ùBÍO¾œ·	&ÚS;íÐÄ8Öÿfç‹V×i`yàT¿ëÿ¾,TCy­ÍûÀ•¾ÿr9L
ôj2í)V	fÌ!½À`ÂE�¢¢I $\þBíìÔ”ù´}¶qcï¬ä
1”ì„žÐDþ5‹O³òñ’Šˆº4)û÷»VÖ¥Á*¿)`CïäúÂy
Œ
Œ‘÷À£6§pAD¹„Ér¹ªäáÔœ‚ .­õ¤Ô"ÒZ`Ç9AÙ•€œ5ÒëR•K±Ð€f€.vJd�	X!/O	#Üt±¸•—k³ìˆzbA!”Càö!¸O*÷24)›R&¶ÚÔžI†‡0-)E	é'¤u=ÀP@PÐù�^04.€WUñTy·2¤3D<æ,„pðB÷	jÐR±¯Ãp
̘Ð7.€xÿ“ûßÔa.Úæ]jÌ`Û)ÿ| vhó"›À�„Pû
ŒCah\Dæ"Y‚º×U4C
‚EÐÑ0A4äŠzä2pçáƒæ¾Qú!ÑNÅXDÙ‰öµÊ†à˜à©ÝÚ)€¦”_C
°yh��K!E4×K(è8Xhò÷ÈWŠ~6>pWÀn“ æ<Ƙ—,¢P&RÁY?Ìÿ°­Ë‚sŸL¨ˆO¤¨©"¿à¾–ÿ4GúáTùñ–”âðQjƒ9QãíýÙ:(ç@{*DªñLЩò{U4LfÑs£ujôÉa›¢:e	uãœ$ŒÆ|®ˆáKÀ¬^iæ#ü¬OŠ�(B ÏU 3êñ<øl‹˜�ö
÷¢}â@H+
‚Þ‹»vœ˜ÐåG(ªU½ZQW¨A_.h¾'òvÔ!‹�}mµ’°ÝñaN7�¾dw;gòW(s6ùºÔ5‹ì6ok�ÏæþÂTµÞ1ͨ…tª³
!
ÚšQ8i�"··ðüúùaS£¢‚©ƒ!‚*1¡ wG.šÙP~†¢·¶äÞ²?põøiþ‡ÉWw1DѨ.O‰!õ¤xèÓñt;zí‡i@Eª^JtLJe’�ID¢_?^¤…»ÜŸ¶¦ù8ôx„GB=d†N´S‚Ãy ÌRpñDÒ¨ñãYéX„ºAM &yÒŒ8;MÁÒ!Ý�Îî+¨Š
‚fŠDácC³L
#´Û@ÁBÖ7||=û�·}ö:C3׿†<èx»ùLa `GTî64Ðö{.Å?ƨÌ#LžD"y \N—ìó›@ñìó^uÖŽ
Š’B0LLV,Mm]˜oªŠGf€=©Ž(Œœ8ySuñCX¢@ˆê/›(›ÍBô¿DgÓ­‚Љ‚BMHUoÙ=DMzžÞ9ãÈÛBBäåˆ`¤R¸±8ºÝ}eu§“£¿ÁxsL
k�OLTwMä6ŒÂïCŠD¬=Šrq '+O ý=Šû}‘X"4‰Áäya@´C_¨Ð8È¡¯ÒGžCt%PËF‰gœÜè\HÌ03ë×+ŸpèÔqtagXPD„ÈÔ*‰G¡.‘´!YéÛöEj;ÉpN‘7æ×[óÕÞ>`ò>?ŸéÖѹ‘eÒ^ü¼µ3!"™…—$ûj–‰Opà gß�ªs¨ªv±[|i̽ı»Ž|»˜Nj.‚ödd$V²@Z�°á$;™Ýšùw&Î#×·‚
’"¡bRš¨#`],3AP.؉ÄŠª(>ÂEäN)ÐL	�qÍñѾ™åÎZ#)>έáRfï	#{ÕÇ*#�™Û3ÀFéÝüû}[®íê†bÌ{=ýK""ëǮ첃‡k‡½¥”ÆQPÇPþ³è’Gœ½Vtb»:ZÁèšÂ
‡êñ*t¼�»T,Û�²”ÿ/Ä'\:*}Þ HŠóÈV´»A;o"	¢“Ù¥ŽÂy]—bœÙí �?ÖøCp�‰,tã`oy3cܦâ*÷êa		4œkP\›mÞá\ì£Ø]¹}ÛË�\"À�¶á¿Âuâí(¦$(£*o7lºr“¡Ò®<á�ýuK¨zF÷.Ll’¾*I%¶vB!àa@+²c�.$íZ*96Ö55Ôï¹ðíéï÷S¦ÐÙA•·
wÎ`iÙ¯=”ŠWœ¯Ú°M#¡,dSógÉ'W÷“þVŸø�0œyj"#X­-F×ù‚d?Ö<¤†¡ì0íÀ_‰çg©'¾,„žTBO´Éþè”›6xêsq´‘’ùxždï2Ý']Ãâü°É£	#ì‰óZJ!„BdF|tzȈéŸ'÷y�n}ÛÒà[x•XK—E$è7{Ê
MåiHçDKÆ,E"®nñ<‰å�݉óšy'º)B@ˈ#X£uŸ·Í–Ìz
%DOwœ¡ý“¬>“(¶cH˜pD£!Ž½L€^JB°]„‰¥é‚
½…;ˆQ�*hñÅàLv¿‹³‘|œè#2Å0C EŽÁhÂ.�’`HSž‰ªwì�Ú†ÀÁF·Íï*“òyô40t4=ýþžŸ¢óœc¯¹G±]ßt‚=Ñ)F@Ãܳ¬|ËäÑ&‹M£>ýC)åPé$VDÜ—«JþPèIwE€ã5ëÑ'í)©õwþ›.‹åŠÌS«z‡_
õ$2ƒŸpuƻµ¶˜„nŠÐ£Øluü#j‡˜�ž'kº€ÞŽÝÏN8Mäd9'-ýŒf÷�`PhaÞQøÈŸï«e†=t¨tÐ^Ù+	݉Äâ)vüÈVfè£"�- ¸Ò¦±K¨Ç«_·f÷
5±Eû°€4¡kâÈ· ÓÅ€Q ji/ÛX1$“ªõÇ©{›¦_l¨Å+�b£i�
	®í/CifµŠë/]�”À\‹`�SK^&ˆ€1”qzw{†`„î3áàÃqAã⼺¨ìyi”(A<-ì‡––#ø‘è9ÐóJ
çæÍ rLDbf³HAjH4??ãú‡ðö[Ä/Ø·ˆ/aå »h¶@Êh€ž�Áâ]@Þ�‚^|ƒ£ÕÜ9ÖB�™ì€ääÙ4q‘ÄT«¶’!!.
xÄÿAx¾›ÕÔ
RéKZÇíÿ—Å©ˆ²• ¨’׬Môèt{y€">¹Ñ 2PÉ<æÄ
A(+‰”-
ãuÿeÏo£nAØ�T}
�}öv!Ǽ$@øþ¹‹¡Lµ'&H�ÉD‰ÇjÐÙRÈ�ä‘¢x†
»N2`Ù^‰8âÈ�ùï)ÁCш~¶a=C÷TúRª+oæ ûˆHÉU.t}ä[Dúç„Ð÷ŸÔD¼K¬’T?è�$¼Ž'žXGÃý'Èàš¢‚›ä¥æŸ.W9—–#û¥Ëæs'3ÀG¹PùCxüP`†}#ô Ênø0ikÙì€�$q=ódú0帜W߃>Ú:‰Ã~Ö=&ÞÚ*ÏÞ']ñÇíÆTêxûø_u½víáp’í¬Ú�üïO3\½×·ià3ãÝMó%öƒ�¿f¢éwîÕÄ;6Ó’Ê£°{Hwk£Ó±g>®ËŒ´t&呱ۂùÖÙ´†Ì%éÞãý‹¯ôòñæ�Ž��„å6;áÇ�íî'A©¬X𩽶g‘÷àËL&ô€�[Gº¦š�¥OßÖ
ƒ‡uo…Ñ#¾ §˜u‹4ô�vA¿{Ê_èEÜ¿f
Ö«·°ä'r¡¿Á¥íÔÇY´„$¸ÊŠt5ò6„bg,&ø�–•"m¢X"ˆšØÇç�ÈÛ÷‚ÈípÖéäu¥1k **ÔÈ	üëò†Yz<® ,¹�¬Cy®Šïä=…�zª˜%Ä�h�ŒÒ8í
F¢™²­ýä1ÂC­µk�%ŸèÜLÄXGW
jéˆæõ	Îáø_¦ü+Úksfà4
î0€±€Z1Ô�úcîÓÕŒ™P`P
¬Š€øþU8À¹Ó^—zòüå}ªß¨âx†êwMÖSÂ
ÛÏSÝåî‘ì¿wõH²}d{œÊàþxõ–ôTåbº¾ƒ­v¢«$§Py—²I¦ÅùîB—™�j“¶ˆ	AD¡¤ÊRØ]ŸÅ�È®0Ês°¨Dᎈf2xIœ()F	8ª©É;_S]

QzÅE(¢‹Ejª¨ÓTÕáÑ"É
¡ƒˆ¼+ÑÑP,'sAõÏ—²ƒÏ6ó!º˜U<Íê\Ī†—¥YeCD¼X-b¸‘,±™šË•ðǧ@jˆóƲÃ_†î®pGljxðS.nF:—£
œ4¥©z¡YÁ‹c(OQ ÷ðövÐè{z5L�R
'Q MsêVÐöA~ÞkÍî:Wk¥âu¡`|úP6É„PžšÌnD¡´;M«PÁ¹„ÂÖ€4¸Æ£«¢Œå:È/zoÝcËqEU"ª¹o„HøÿŸ!dyÊÐ�W*Ä|„éδŒYÇ<ÌqÀê
�WâíY»û‰²a pÅ
bš`R·
ÚŠ[;ŠÔdV.¬fê
Ã5Å#ØijjL:¨ÜÛ¹.véur¬ß]8oØE='b¼,‚R4´Œ£•ÜÁ¸‘E9æK–
PþHˆR<ù�CÈ�J:ìoÁ|…;ùòÆ–Ë3„pL„+Ë�Ã#«K{$vMˆå'dUW
—uœ²™’
QÌb¸=ÆÝ}¢OO¤¡Oå—ña"¸"½ûgóŸÑh‘’-àŸyzŠ¹X%bíÂÜŽ4<›r!#À¿šþ¡Y=¹…CÞ…*Hªu?Ó
x²$µˆ)seþ’PQL%
(n‘3»ÝIÀ5 F'÷ÚÒ0WSú�æ?™�X=ƒÛPž>ª=ƒâÔ>ˆ¾ÖßE
z~+. =¡†ô³be„;ò4$žj]¶9s†J¡Ù(f~SH[Þš™a˜nÖq¼lE¾žÜë³®¥JˆÅn‘rbtj)t$¿[ëW÷ΧªbÒUUŽµÆwˆTò&Ý"Œ�ð¶»Ü�8›^ ‰Ë{i�:3và3ɆL/YC¦lëú{cF‚R¡(ÕÚ‘Û'Õ—L˜ëF
o%
g$ìÐÏKaCäª÷e¨íŒ\Ì>Ú]ɇÇbPŒCÚXì`§8CØæq’ WÃÚg7н0„ç šŒ#	�©÷÷ã²³ÈWU?�`V<äþ”[k¸ë	s°ågÃzhí§¤,Ž+p”Â^ä¦v‰ö!ÒÊXÃÒ‹
ÊÃ:Â]7œ0š'\¡Á€ã2®äÙë«F×�ÁÖ¿o…z`n‹ÛSQ$yµH’¥
�Öa0€p­»HpÀ4†�ô�Œí8:s!ߨÌßÑÄ-_#ˆš…�E'kÛ™bºéÇ(éj(¨ £ã5ƒ €§¸g¨{ï“Ü(•º:EŒ
º]^ å{
d$ÜtÓCpkYt]Ù Ó½k�BðñçBó(„d›Äq�ÁFÚ`CbìÐSÄ’g!ݾø¼Mà'Rf–䪴!gdH¨ï’uð­ƒ
pÛ{ÓQtSR5NœñB#(ëŽxWpwõ
Â1l†ýÃ{†ŠK;NDñlM‚Vc	’I:€w-Ð
2ƒI‡~

”††·]ŃeYÅq•Ë¢©ÄSW„ؾýn���Ç)&h©¼á|Ží7©¹Šþ@í÷Jû/žx„_À�ãä‘þo×HŠÈKü°ƒþŸõa ôHË>™\²„Oä`ãJPäwŸp~‘±úðFñ–C	’Œ)E:ãæ¢w|oÐEöæ�Íòh|žÿ.ŽÝᩧÈ��<[þ"©±ÊQžðqÕOàHJ÷ña²(‰[nŒìáÑ0Ç�éEŸ&§[ñ ð)6¤€þH×�Kü˜,àWìãGž›–�øB|fYj’		ëáô£âýÃÁ	ˆˆŸ¬-”nt´
ÝõíQÄ|_&+ð�P$_˜�p¿…#UMz‰¼Z¹µ_\î¯RúTS¾
	Ó¿Aúâ"Ý>SpA ƒb“ÅH0·j¸ÆáÄ?|
ëÄà‡›öäNKÇY=!<;bBï7
ЙõllîÆåá6ÓÎ�~äÕ\½m
 j˜´Žth÷¯§¿yrzsEˆÀÓví<«½IWå~ìý¶ú¡˜Š‚¡ËŠR´0=aœñ€PpÓ#úôrÕ ñí'/p{°Ó¡ p1»É@”€ýì}ÖE|ý
EIIF±Ý¨8P!Û°‹Jv§ž H
ð ¦+íôû½ÇéªÉœãj³ù“qµ®Ñ¯¿B<þëw[ÎD¾�ÇШ< D|±S¿;Îãpe4¥E赓MHŸŸhJ+i>]á¢á0›¢€oÜ{jÅMÛl
z›ŠWim’¨&
0Ç×zœ“!ÞÐ}89ô˘²
ßuY¤êÞ@¢Eåh
e�"&„°“/ú?b?„ý¨Xhv¬SéŸJeŽH
‰"0: îÏî$!VL
 `\úš`WåÕ=“–ÔM‹ôq�$¢]…¨ÍðòˆÒ“4î^Úç½£°M7›Ô8†š5Ëqê0¡l`Îq2zQýý]I¿¿³–=©î~Öº-Ä°.Oxk×Yk%ˆƒ˜’=×úþÍ}þ°€Ðþ2{2ª9íº-JýN*ëÙ¯ÓR!@‡Õ’c­>ß0,jçðܯ,éû«[è‹Nn†b^ŽDU>‡SÕ
›¶PõÁ*rêÐ|´#ù1@í ‡iÖ9ÖŠ·”pŠ]0Öf*ë@>À�†Þé!0«_D@½Qâ¢!¢Ëeô0à²ÄÈ̸›õzÐ`ÆõÁh¬6Ûþ³‡þù¦ÆÅ<©ä5Ç�ïymì3™2{–l8ϸůù|,l,‡ïØ‘"eË&þÃ�³«ðtQˆÿ±ãþÝ|­áÝÇC!›»ª(KSPxFI-v­KÎpô›�OѧAfÛ&&W¬ÍÄÈ>*ŸÕ\ôÀˆ˜M
™… ‡!vÂ;
ƒÙšG¡4BvÏ&WoK�}]�±�“…¶CZ+…ð"•�Ê)ƒÎrÓî÷úó»±õfh€™ªÀDø8ñÕH2Xa6-•cýe} !gè?y]šÿ§«PØÒ°9zoQßðýHïˆþÉ
áÉ™P„53 ÒE£}‰åépâg„æäÉ~Ê^àœûf:·²EFýk| úrî-rÕ�]tÚ®Þ8ɳ¤ëÃüd¹¾Šy9ç¯aYyødÃÙk$ÜŽŒY”ûçõÚÍ�Á�Ú°s	D¢œqÝÛÅg/‹dƒ&~ŸªCxpȬ~†~kµ±b®(‘
3Å@¤ÿ± Â`Âà¾Ë_Û‹l%ÿ¨“¼:Mèù7®I°3Ç>5ü.€ôPßäößÈn®ÆçÔ}Â7»õÁ…êÔÂó|]G<‹ÀH¢èU¨F?Yâ~’gp¥±¿õxrŒ#;»Ë�âW4[EƒHLC7_HãÓ˜»!$!;?E¾*Q)£×û>_õ@óSÛ…nßì<•Ð~¿ÃŒó.O…R�M*ªª¢ŠâOcضùžÅöR¹‡Î_ä7üOÊÄZs8fGd-È­ÈpØ>žVU-¡B‡-uiyk!ÓýóvÍÔP)á«�4ô"é§Ä+X§@¶—Ž�Ô[©ïsWs£Vã5lš$4h{äÔpÝ
qè)ææ®—ìs*ä¢)y5�Qùf^ñìŒËÅëT5]!ƒ"å9ð†DBa!!ðŠKlßfSÆŃfÊwóAÓŽ‚(’8ÒÂçù7T’K"}Œw…ä²iHP:Xˆ!?„²�ñÁzh«„h"þÕª)†
˜¨S>}>ÚþÙïû0û>[àñø>Š¿LyzŸOLìjEUYMš-¾pâÌ£-¶jF”a
œAî¿ôv¢yþ¯Ÿþ#_"¡“`\½@NÒn’ßFOÙÚ}{5ðÈTÉn¤H‘?¬ùåóéð,2ÛÑÏ»ü#"¾¼i’.Œ‚“Ù¼pîº.sßB­^j„À;ÿ£ …ÊÿŸ÷Cþ?³±ëúÊCÒgç|cýÀ,ˆqî<šÝÑ‚û>+p<I$„�“aþôö”Ÿ“Þÿ
þŸcŒ×ßø— v®ç²	Òÿ KtYŽxýhéE’Ÿ÷yæ}vÃÃIþc®Z†(E˜V&V]�V¤PeaXW¯/á¤È $U$¬µfôµ!˜gG÷ø×fÏ×ü¨J=&º§Z„]ýík+pÉ{nôéúDtÒƒ8ÿg¤7G}¡A¯òàµwLM\Á§ÖF1i	a%ñ
�"<–QuŸËb¼¥>*(ïÔwxjNý«)Ð꣄鳌p„A��ïæ½ÕÙî¶mþYS¿~ýN&wç‚òáÀít6ÌØ–öVaMýxÓª
߼ǽÐ0Æ,`·­ú&üäÜbNÙÆ(jÒ÷Mj:èNŠ3†K]xY�Žž`1Ìwó³y$™æ©P€@ÂÅ«î?*ÑÔ1xt+½ó"oàhç*;›¿£³€rdë°I¨Z¾@Á`qµ`±¢/f�!†
¤ïr’xfýòÒضâ/a3
¥{vÝ8ÞJ¿4Ö#ÏnèF<6�Ø㊎ò¥”\ŒÇ,nî‘bhAgC‰8y¡Ê™"Yßb5»]¸§Uí	8O’A wr
�—¥––�ׯ8á¨nRif‘Ø…ü
dž7ž†ûmƒ¬T­â—ôÊãôú°®ì
¨\Î;
îÑ4Æ7ÌmøM D†’dû=Øpò@(�›&ÌX
ßC� ¢"¨G'o	Ëa#Çͯ‡¢V¾2Iw»³´ô0èF!Ë–®žúpÅOúÃ>‹Óø9½rŠ¨Ýa×—¢F)¼¥¥éÜ=0�‡‰5ƒ¤Ð;E/ÎäºñT—�*ivY¾ã5q3×£“ªÅ3F
ôÑrIQU|úpÞu鯉UIZ[Ï·ˆ.Ê�¡N–‰�Îî[I
‡¡©"Q$œ¨*-ë7N΀q�Ñðü2xTâiZ&U ¢eóãÇ
Ʊ!dUìÛýÁ¥Ã3EjMÈi8‰Ñ$£v¦v!¬‹(¡‹*à&6VŒ¦šQ�K²ä@ÕJÑ2|ûŽÞÈ`B#¨qù¶^>ФÍ@ýÍrcâyø˜éáAç´òÞƒ$8Ý&NΙݓ¬œ©¡KB"’D&†	ÍC\ÈÍ©ƒà_�*ipYH€´ˆLK��qûÝž�q…ÍÑ•ŠP6*Š›¡y¿�k±íí¶³†¥(é×
,=<—íÎܲÖþû-ôÃ2€ÈpEQdž£:g©´ý–¥‡+
¹(•´™ç-1âºÔöCB–¬ÙŒŪ1MQ·£YÝá;ÃÓ†”—òÐ/¨XPAÝ~S:™ðð5ƈ`…ž]Šô
qÖs5餄Œ‡$ÉM–††Ã&9èǃ�¶5­Ä%‡~^o<ìú‘ƒ.‡7zãázžxŸ¥ur“»¤ø‘tñËuë9Yy¤©¥C‘»IË�ÊuC£ÆJ‘–;(°zú¼‡3G’PÀ�ù³êç¢3½òôºwX€HÐplE‘nVæ»—_Xä¥P*¸pŠBÑuóh_.áݸì=ÚR"‡¬3®àprK8oŒäb0‰ðA%Ê@�� ñ{»ž{¹6!ÞÒB%B¸æ€n@hä
ÛÒÌwœwéÕ˜�[�¸é¬C6د–æ]:‚i‚¦ª¨š¼Þj‹ÆM=pýA‡£Ä¤!pȉc2È-²ªp‹„uIIÈd'íÑZ
ˆQOCL!G b¸$ZtM\�¥ÎðR/�"€˜7‡
(¾£Š{B?+ßxB¸õ"ª¤Q"
çæÙVŠ¡»¶›¤Ù_<5`‚f˜E
À‹ž(m
AMFªf"Oë¤Mžzk{�\ózœxíBžw²	Ö‰Y&]"–ê«÷Õo;æž’çjj¡pŽ…ø»±8\6õ¸c=Ø9ú�¸!ÁAâ÷‹cœ±IÕ
â€<š ò5Õ§Ÿ0l&Nxâ3C`ôÅ\�$»ÙÐØÆI<5rwjÚ÷8�Þ&30½aÖ)Î ?ÏÓ=¡Å]�Ûeo�::whvRÇÄY~‘N�—«;¨>žº'Ö?\6µµíÜ{óì¶>=?ˆuE3%4S
CM$E$@T±S!CE"}�•òKõß<Š`÷Žï­º¢M…ÌNGùûKz7YÛ
¿‰P0bT%UUvyÙMéJ¹,7¨HÌУ	*9ºÛ%#<­ü�5®}ŸÎ+Á¥j&zá�¢ˆñ%¯CÐ{F( X<^¦šp5”
.ÛEî5›PÐÁ¦u‡Šìžp8ƒç�œ>IWÏu­Ô’—¯«u!*Ž¾Bhü†Öšñh1‰`@
aèXwõõóɧP7
E%y_]ºòdõu]»hí%Í Ž�#"›U$#! 
wö_WW¹ªçÊö»Ô@¨(b)(–”®þÇRAACTÒÓ2@UQ@3
B‘Q3DÁTÐ1œŠ)
(ŠšisD¢UDMTÅ	‘�„�I컧-:â§(
ÆΧ!þ•Ì1¨=ü¼àî;˜+È›!6ÙÉñ#å·téãán¸_@Nš•�ºú¯Æ»,<ÝR¯8ç:XቀUš(Ç‚‡c*²$-u抮ÔýZhDJ1r3¨†ÁO2#ÙÆ«;«¯"ú¸(fþdú,«kåF@A÷]=b­xm†RÓ‰NŠY
Š‰,áwÝ®‡¥T3”Dpªµ³óçƒOg-Îœr,¦œRC-Un«Ä’'¬‘;?Eáä‚F’AÁ! ‚™½Ý lÛe£”Ý¢žDÓ›"_`xRU¸Ë>2�$›�v£¡ßf2̲$�’B]Âw4i'c‹–•MRM˜¥h%ŠˆU:]‚¾m·dz�º“qP®—à<LöSoàpp½¬]¾Êí¸Kb©8¸Ó«‹fŠððhÜwÅòšaö°[¤ÖÇ�|~scÈF0��Ž6ÛlØàð¾™­
™.ez1̲”Nh^Gh¥ñ'}ˆ9QÉP´¸+äÝÔu瑿ɸÌd"ƒÇ�@	
$ZªfxzŒ=èóãÊ÷§Z¢pâçj6Æ>ççð#ÛÖ¢íÂ!Á30LÆ"0"©*h7)×»�–^îZUS'KË}Xæ³–ë³³zF—¤šÇ·J¯Ï¿+;q“&q1…úìóÂëdgÌÝ“:öÌ/EìO	�š;ÍN/	ž]�“‰š7ÙÚÀv(»î1~ÚR!�Èm‚û÷ð½ûû¯€M‚"{Ørà q†mœ¢gmµ£»�@¹²Ë7z·=zÞ#è:Áßïá°BÖ„œ¤�ãå9z´N³O.¹{»3Ð|;´á¢ŠÊÝhL綧4SDÑÐ*pÚ‚jSÞð:nœ·ÝçpÀäBc€B
*B`.ç°çVÈî€�}[¶!&„¨44³ïÝà#Ñ«
ì&ŒxØøëÒ}rqÁ¤:©vî²dµFD/(˜dSz+X¸DÈ�î}[7SíªgÕ›ü¼G³òwæ_§§îͶωóÑX®8‡%Èe¿jÂ>ßOX¯�ç�›a¿ÛmÚï;acŽ3ÔrpžPn'PrM\”½Òém<
ס¶šó1jõ@@$MÏ«ÁO×Ó„ÅWÄa�ïWŸ7ׇàú¾púúê€Lh¬žB¥÷<÷·—žÈm¥såZìÕ¶÷3RRôµâdPɼVš1ºµê+~
-‰Š—¼Œòy€ÈÑ×d÷\v»g„<úÂILª8r챂`¥}í
ƒÇ¿v0¨rÞQ½ú΀…ü
¡�ÁûéMúÀönƒòÅ?ÛOá�ÿ4Œ1MÂ’¬J†¥S0·ý9Tþtýä!:©Xô()(VK¦pz冗,W•EÂÕOø¢ ¨åvOõ²dA„IH7Ðôßý­tÒè}Èý‡õ$?Kù¡†ŸÐÿaE$�?!÷Yû¬�#̱Ø*�øU=I‡pp )ÅÍß�ý&‰qþiÍÛXÆŠrMÃýÂÿ„Ö`àœö�bìª÷
oÈpB»­ÔéŽbƒô!ë¿øÂ=ÕÚE45µ]iCo {½�„ŠŒìíª*†UQK¶“šR{	„€|wN˜t‚È!¡M*¸�
¥Ûvý~
èüßWC AòHv-áòÏ1;œàh&t~À2ÉEP—`K‹	 ïä]þ ûP€…"îÆol’q¹È9AQŽ¢j	7À‡G„
Œ˜Cáãa  ž}ø[¢F·¯£ü¾	ØCåþÿ/¢K~è'¿âæ.RŽÎÌ)ØÙ0nÙkQ?�ËØð±¤óщä{¹Š¡Ê
…FF-A0 wÂØpÇ9ƒ²SO[HŽ%‘Dô(å2nC€I!Ä:Ã!ADP¡hPɳ¨ú|g¿ÕùZã,Ì.9j­µÀe˜!³qØà˜à-µÉ4òOvˆ&ä±ÀßTàì*ßÒÐÉtÈ£"i°�)Ò+C©üd#$mr�ŽÞ;ŠJ¥òpz4ÂÜœéÕ	×"M©£	$™Ã«¼ëό؛Ñvsnõ)hkŲ^×-R&Œ<8™
]ý'×Í4*bì›f¢eÜA߀Þ
…
¦¨­±Þ°$ÀG¬$#*vôx !¡ dºü^BŽ†÷Í};�3�Ï—B‡€úAï]¬ß»©'A{ÕÏ_ŠC陯&#´k}Iõ”Ú˜èå-càÑTU×ãÇÔ|á±$›þ.í€×~áïÄñ8
=U#%YˉÇmHÿ U.�æ-0âú†±€Œ¢	|Ì‘A7‚‰pAsà¼.Î
*5$´èM±îoÅß6ç$•üwòë{>߇EL1¯$Ù ãJ	Wæ‹‚)RJNù%–rå�ÆÒuž,˜mô¯¥¥8•Ä—qðP ):‡f£Q©dx¦Qû= B¿1×´›¡ê(Z^1àEë9A™±ÍŽ_6°³*‰9-7Üš	 YMUw8ÉET™ÑØ]æÄxq¢ä줛éÀnMÔ�ñç%zw€ñùT•
êU_#i
¢N
_‹û»kØx?I‘ún r]lF�¤%æ{3e,LB¸!åy—åâÐñàhZí‹" Q€Ò˜“$óI&
+
B†'ÑøŒHž‰X,~B*¢^›•DÏ ü„±|Âq܃„ð£ÚîXQØCNV¢ápp5S†Æ¢Áƒ„{Ç�P¶Úh;Œp7Ÿ¥m‰I‚Ö#—…*¦J¶BOI�
ô¢˜tS2BÏH:Tû—	šqÓÛJfKd.0[
a{¯|=—ñm™æé$–¹ƒÉ®29,g(MîRÓ»âÛ\yX`sE°ntthHØ+OèÌÌ“ Ϊ+Näð·Î¢2Î#N�vâ¥ß\!$Û3+\ï3ô`’€v(‘T™31Ø�ˆC0
BÆ–æd»ææ/’Ö|xÉB™&K…“S¶â0pîzÍ»w
ç,ñê¯'Ž¸�_¾6ÎÚ¹8+®N\Mñöú„êï8z•¢cb±o&0Ž$
öøa|Ïu
¦•1*L!ɪ»š.ÕüÍÕLÕEBª¡T“XãÄݨ¢ªÆD38ÆChÉ:Þ[�ß»sØ¥sî9€\^‡ºS¿�áÆŸ½”ñÅp’Gˆ4ËhVÅ„Ž”Ä€åmÃ$”dÌ(?|–
.º	âؤc EˆÅ!	ªh!` fA™ –Ow�ãÀbjšJ‘€�+Ø€
‚5ÚHÇ¡‘æ0'‘ê8i˜»×˜ôç	
âŽX„ƒ"1òþH×DöüS ‡ùc£ªˆ"èy+Î)(NLøpÔĬSÀÆ˜Vã’“7ˆ‹‚kpÎd¢f9Æ雦šä¿Ü:B†q1¦;yâ\âr!B¶åÙ1NûD•0]Ë—ªÌfæjJ.fLG¤¯-1~ %,h*KˆïÎî8ê‘*>ä¢	D´2·Òž{¥æ¿±›e”Ç&eZË™qL@Ã0i´Üf$©¬ÓÁN„¢C#Á h“2ƒëéi™—&;Øœs—ɵ¥6‡¤;ñF2J)¦$�ø2q7�”–õδ׋¼�.šO!`~vPš¦‚~!á Bd¤æoÝg�`H™í)F’88ã¤à‰_k	5›†!ý|Þ4Âfgóè}‘º�±�x39�„…$1¸�­ÌDµ=^˜ÑÑz•Ó�0Ïjh Ñ¨PÓ×UR¥Jh‰ØͼƒçLŽ6O�ô¸/»‘8É$’E‘TÀ0T?¤("
¨¥!”ô¨UˆÂÌñ¯pE󚦞¸�# |Ø|Yö_€°S+K˜}ÔºhšfÑìñžør
b˜"Œ)‡a°R�¯Ah¢‚}ᦉÈ|×DEäŠPu­iÐCŽƒæn«Èb0
•ìïê<Ñ·Q¨½½ò$IÆÞ�¨.ˆv† e8¹2'q¹SÐ=3(ž¥Y@ÜÉŠ}?gBŸw�í�ƒº‚Rƒn'
%�´ãÞX{{¡0˜ñ,’I$æ<<Âä0„�}ÚâÔä®1Sô3
w‡Ui;'ÁD¸èC�›ÍðñðòÜ·K©KÜt.«®�íC	äc ßšv4Ïc¦a,ÚBBD,Èxò*xƒÂ
ªªýg×q=>€ë×_IOO ±&á—
0ifL ™®a˜ÀÈTÐBÀ{Ï«éÁt}Ãò€ˆhl
ÔRU|ÁÁõ"‡ä¸5�Ó¯ÐI.q#²(i¨x!оN£¬àI~6ËšHnÈlÃO UUˆÁbÁc™
„ìÚ’©‹äÆeñôœ÷c$”87Èð„!7³&h‡t°ãçâ@ì G¡UÌ;pb—ˆqHiÌ(åËôr÷ŠAèÐõ‚âÜ*SŽÐ¥#‡%;1øÃéÇÞvbÝULžþ
·�¡O<ÃŒe
*ãP%KPhë;
¾0|ÏÔ§‘`„ `�;<`ø$ÝEÉG09™œ5DáC›(À� ë‰ÕF)±¸4xr«7y¼ÕVÁìP¾$2�kì¼_˜êªª˜Uc!Q
TRÆDžO‰‡Ççñøh„D{ö‰‹l2CÁ’‚'Ä|ÄŠ'E¨@3±¡×
&8+�cà¿4ëØly �y¦MºBÄ�„€sãÁ4�]¡—¬ú»»»ÁãÑED¤’|�¥«ºª¬ŠŒ
4DDR–‰J&›S×y�Ìê�
ˆ!	,K
Dˆ>
aPSá
÷‹–„hÄO$4v!±� {VKÞ°ã)ð5«b[x6­³’tìÓzmª0d÷ÉM!FD	(MFI>åÃÎ{¹(êsTQzåò'Y,òÉx£.™6j4šÌà„ìø1vJ��å¶Ædcœ$�€h°G
š‚„�VB=
s7#ÅæIº˜Ü=S�fd†}M-àPã8KþnñÏÉN¶iŠ#ŠàÏž,!ÜG“ Ùu¡Ig–
D„Â�G°N”C"öãC’xÆJS•YÅp…'"ýÕ]x~AZÛæC®2
̃ÚGƒ!¡çyr`Ðìãk•SHÐg”$?p�ÖV�ଠ�˜;1t�6uúô/gR(ÈjF-0 ÄÙîv4“ÆCÅñº'‚‘
i±š4–…–®$€%&–(ãÍnаÈJYÔØCR	¶|ÐHDÑxNTF4í
8°L"$q¦þŠ¡´¥àŒI, ‰–0äâƒ|^§Õã&w0¤@E1ˆ{f§©—Òwý†Ñ?•„s-ðˆ‹
ó	ÜN‡wÎ
ØÁXÚ·±ÕLH*�ï÷8xšÁ€xˆp…ЦŽÿž3.¡±Œd!Æ)!!!–$$éÀwN$ÇÆbÂVÃÌp”™,¾¡$X‘ß¼=˜4ÑP#³#/ë1AmQŠÍ‹’Õ5*=Ñ0pŒ9MÔWéÙà€s£ml§ßرŠfF
4�[BšÈd!›C‰¯™ã¼Ø2†ƒza×&avbµÉl%$ñx�¡öü•‘`v@Š¤Q ŒSå+ÜN&Â�ùöäb_¹XQD£V‡Cr	¡*kMU5ÑÑöŸ&˜ºäöeXE4xCFôë8©Øó2=§%UUUJª¯(7yt�F·.£äÞw
Ø,ŒßäN|rË’I8!ÀæPѼŽ5ñY·ÄBœœ‚Ó†ÒX�âî%C¼?¾Ç1ÜB¿}×ÏX‘“ÑM!ÜU?Ã¥bàQ?K
 Æ}Y¢ÃîÔ͵„ˆk¢ òÈjë1=P©âG‰cB¯,Iñd©°�öGÂ@ä
Oé—3éuóYƒ­˜!Yh=!Ĩ¦XŒBtzaøHis F@ž¬YpƒŒ0uØ~övÃ÷±|H�Ø!M*C¿
½È5ECÄžÓOÙ!È~xDÁˆøÃÇb*�#Ah°Bo õ…ÒëÙt6‚9Ï�RCìºtŠ”�ƒ	uSjïð�?’®û(+Õv¢¿B+á¿MÇø ø@²)qàúø=¡‘C„A5ÞÄ3»ä�Î%Ë
F+lû@º@Æ }ƒÜ±Çœ
ìEmñ:ùÿ�ùO~ODCБ…H~fb""BØü5Bš{ð×F‡„}ëæ	Æ,””	†?x NÈd õ€NÇBF4=ÈÐÓV•OìO)ï{Ÿ¨öCâØ=~	}û>Å!ÿúQÔ¹�Uãp?°ÏM,GF–5Ã.��Á÷§ê;h$CÚ¥Hü�ä†Ä_oGê]|äååŠ!aÆ1ñ6ºäpqƒÏö`è¦zû>MŽ>a7x‰¾òÑ<´à%‰Ä"úA¡Õ,XèÐqÚ0B¢žDô@ k@1�]‘p¡¡ºª¡À8ÍËîíœÁØ[œ˜&9é X¢/³µëHI‰ð	5I?µÄà<—A×á“�ÆÔŸDƒÂ˜Æ–A	A‰%Æ@à Â4Q EG�Eվ߰‡ØÁ9‰0kÞBÉï¢íCÀB^é̲ÿ™tX
 >µÑb~±ƒ»õ
9XÈæò=Ø7˜4™©Ïæ>«1úrmŠíOŽ#B-™b)GÄCûw‰Šƒå/$ã!.ŒEV<¼g§Fô‹Q>££3=°Ï@Y­½a*‚G¬âˆ*/µ1˜‡3ÝsNŽú~ù9�NÙ… tWö†"j¿g°ô!Д%…RØÃ�Îù$	úQ(¯ƒò’»¸©!šc?ag�'
óÅÀ�ä]å_mžÜ
÷�!À:s"šÄÞŸVÉð€Ê)H£ Ö	Ìô&wàI#¬~‡êñÇ«`ËKÙÛ"‹"´Þ`†.åJ
‚†	ê²À5€§àìèë½âþiîètw7M¿M*`S£�U8åI•-0É
â|ÿÃÒ4 õ�á˜Ù¬r’²’k¥-Šœ9�àúõ6ýŒ�’D$Q,eB2êìí}?±×yaÝÀ1ªÊÖx4¥2BD�쪨ªt 0Ó?—I’£Z�qVòI›¢< ÃKC'ÈÌÍV!±ª,³ù­žt`š{c%ìÈâÈ©�-Î3pO8“RšX¦Û_W†BõeÃÒ«[¦M5Јç4¤ð1²V
¨*#‡d,-9²aÂÄΡIz..ŸáiÔÊvGÕ("�A	�¢ÿGÐ~ÓÐzÒÃóÿ·åÞ€oŠ2V’»Œƒ_Œ=kÚç¿ZIv«(”.¢�õhAÐ
Pa­¶~øÖºŸºìùõ<å<ìPv;®~Þ?æ™M�)ù¶¡²R
‘Y	>(Ôß™×|ù¿1 ¦ÐD¨…@w;Syé€<`oÉZÁþØ¡¼àLu@š�÷ᛊT!‚ðÕÖ·Ö$E÷ˆß©§ß€;â¤7
4=d�„i)ÓÌjŸÍ@�D£Ò
°LÈÓ,4,GÀè>µ!þù,J&
Ö`’`
Ê°�'Åþ®�Ã×"è�àa&½]Då›H‡i¬MVý™8T"”æCªmg7p0ü	"’è„Ã
Ór`¾Ð�'^<;0hôÙO$Á<8@ÐÍA†�ñ–†²f�¢
hÂÈ!¶œ>³¸Ãçèû£Ïg‰CËéôš‚–„=|ÍÛ¶ö�·¬ÅßiI@@""á”h:�9À:?c¬w
ˆîÓǦ&ƒ¤ôÝ¢—D}àx!ÁÉ7ˆQî¿�q-ªŽâmHš½Q¹ñ(?ÚÌLÓU5qd†C ÉB '±þWãê~#ø“pldJh¿”|ñ!�ðÔ«æ°	o=ÁC²SŽº¨‰(¢çŸ£Öj&
}¦@ìÓzò˜,�Š°„càÁ<ñr¬
¸½ †b€X€ÉhìAå±:czd°	ˆ•á„)ZBXDª”B<ä¸y
ßA�L$Ô,‘½#€pí~÷Ýû<`½G
�z˜w#á¶ýéªf�ù2ÄÎÚTGÕ©Ã’+B½R�鱗 +e‡œ‚¬!
3 ¶ÎIų�ÒGFQ�.àdÚoÑI	˜½	ßgÁ"wîB„¤}F@_ÇALGÍ
ć³úg@åٲХ¿Þ�>¢߇֟{�œF·®?‹ŽCæ
õùÃ|£(69Žáq(C$AïÝñGh?)
—‰à U’R)F„ï†"dÙâ` ="~8>b9E7õcGÛì(“ÿVh)êWdIó
h!°r¢ç	ßLz dUöEV¢–¿`þFƒíéÚSâv£”=o‘ÌXD�EIöxÄ}æ†@ä!ç`!ô§Ò™=àÌ%	±1…*Ä1	K*EAÞ÷€ŒrJP`	<2vÏ€:r
Ô
5 ¤
ñ÷Øçã Ÿ6K™QmRP€SHrˆ>\K¶H=¤($ 	5‚,X�ŒiÒ¤?Ú‘—…3Y.2£	òXÏ¿Òùô9•G@Tòăòl‘Ã’˜8{m'RÆ&(’5Œõ�Br7æ? ŠctFœvˆþÌ€•~Ñ�h T8ÉÉ_¨P¶
šˆ±³ƒµSÎ0Mð@¢‰ +VüÈ}ȵÉ;¨<}£²\}Qõ#1Omˆñì‚ØÝr}ô{ÛÑ—ÿg2hÙŠ‹Ì7 CÆ /¸ðúy»ƒ'H;‚¥3�lDz&$¢ü»2Ä]Þ9eÀø³)bë™iËb ¨1ŒHÄD\ ¡!0²wª^H#äæ9{D:à±S�Æ ô"àA?E_Í
Rˆ ¬"ˆóðiT48+äÁH&%’¡tæ‰4º@"`ƒ1@&�( 4
‘ ”CP!!@!¥Wëö_}ã.‘F©—²�1-T¸€d—ØHCC⶘P¦ÝQVz–¿ÊÁ ðì#Á�¥a×Ì4®“'l”™X"x8;Î¤Â2ÈRD‘4I4!‡Bu“9)ÃÚká�ub\5¬˜	ˆÂT3¡€ñÐt"/
ÆD*³d=‘tNË!ü„èmȉ•ˆð·Q/l'ŠiQåÂM�X'Û[c͇Bj\(¦tõŽn&›‚ß.a¡o”ÜÒÞ aLÚÔ2|$ç7»:páÒ	ÕáÓ@Y¥0É»Q¨‰
\fé.ëB6�~òËÆ*Ó«Ôa9»Î¸æ/Ÿ¡ÿ)[‰ï>l1
=„(Lúz\à{Ôè([á×»ª tPBzS
¹ñW`ÅÛ†óˆ‚zÌŸ”÷VŠêÔwxÙïå\SŸ•€~Ò>£Ú‹>
'ô˜Ëí½VÉÀ;	F!�¡AžÚŒ`ý¾“Æîë&L�OˆÇ&¤p¾ =Dƒ	è!(h’�Œªh*šÔl4ûÏ�‘_L¿¬Q'Bd '¼i‘¥ñ†
�wãÆÊ<%|é·"kwÐ@
OR€™Ö·î(Äs•i±:?cúä�W—ëy�„øëøÁ`¤€x0õ4üºi“©íØ6ìqç¿BŽûÎÀXп$�‘†âI?C_åM�ƒöÛ´‰*²´/öÙô˜¡ÁíÉ0ÔRgvhÀ}×á�DÃdãàÅ�A�)'ÏÑ�o9ÇŒ§„œd3lD"„ÌÓ‰�P,p‚Þ²<š,½‰Ðã}ÒÃ
¢#'²cÔ92	„‰¥ hA²osÊìâByU|™ÔŒ“®¢¿àjr­#þ®©ýÓ€’Šø~sú_'ök]œô¶û”âhBÚÂùZ@Àñ!²r§) ¤MôXæÀD$G†²¸¢–�Ò”¸ŠzO‹xX&MBP¤XÄZ^¾/@>´ó`16Zð…
éÆ#¼Ô ü2Ü‘’g‡Îpvà “È‚Kýij·­òõFŠ-ƒ¼ƒ8æÈortü?o@þÙ ;F0¿S‰Ù&…C N¿Ì‹ãWØ}³@¡æCAE4A+,iÍBº‘BƒDV ?lU"�_‰Zð÷+ù£"(éß8£u�üm¼)ò
ÍÍ‹˜l±×y:1;bsÂbÚ°§ ã&~ö`ù,Ð!㬨…Éè¨
Â%CþE÷Oößø’€ÿí¸ºTÆëNàJ}Õ}ðùÃè e@}ÐÌ
{ÞË3_V¶´«C§´6ü—hÀë8å~o¢Ä”aã	”‹‰’ÍÓ¤t‹Ù$C&‰¢9@ 2ìJ¤5ÚÉ€¬\K…¶9i‡Á3GI–™0h¿£pX˜Ÿ.Ë„æS¤Cå}xâfI'Ë´öÑgÍ‹`@xÄZ÷ý6)Ûs™Gä€À”PÕ$šOIý}aü&=
eÊþ2�ü9spc2˜åH,‡P™Cî8
ð›feŸV†ÜO¿´ßB¶&“2éãªæŽô}Ú%H¤>ÿww†
H`�‡ٜ‰[Lì}F´M±Y_ÊÏ
æòNÿ£„Ë ó®uF=™×ˆMá¹ùÝ»žëgÃœ¢!7u¢�ž†š%Ì4ð«0tߎV¤Ô‹Rái±¢¨n`™äs°4‚G],JÉ{Zn‚*˜¹ÔÖÓ]J=õ¥†" çªµÉ‹v"¢èpͦºh˜û>M5£j
‚Â6„
Y@¥°9o1ò]Ù&¹:C='›S¨ŽÓqË~âæ\~–­¬¹*ü·Ýì;H}k~áÝ]•×h²q
(°›×(¯@q¸ä=]}Ž°©]
1
;’é�‰¯Xn±/(‘¢”Æn\Sê½Z¦¨RX[¯1(Ú0aú`x~£hy)Ïbäî�ÿeW²÷@F¥çñz;·»ØÜ”üîòþü)/–‰KŒ•
Æ‹hs²úÇa›êÿ`�¾€Eú^£ç—ïÁxqñÀµÙèœ:�¡<öPsÍA0˜±;´À}°«Ô	KMQKJyš6âw;ûƒ¼ë=ô=Y¡y]8•‰UAøûg;ç[®ñnÄ©ÐH˜èÂ`‹Vç’L ”¡}Ó{ƒ²˜\y�–`vëB7º²J‰;MŠ
Æȉ(‘$IBøÐT—ï`qà$ù ºn/¸*e �ÍPR~¼€žd�þD.Â'€ˆ‰žºK`yȽBDü<Þ‡~|øSƒ™q$3L^>Ág߯U!ÇÍv2&†óæ„ŒˆE J‡öä`|û>î½ímXq6ß
¸"0úR¡¡M%¢V`�J]¥Rm’•²1Øe¹ àX)�Š2[‰BŠÑ-dqJ†b`š…¦a4›"Ó.L0Ê\¦8Œ¶k\c(›„-@¤ÉeL1³¶I“-%¡«eaÉê3“
Wð•kª‚á±€`Ìù~xç˜Ì‘ØÎ4ùæ¼�’¤Šè
Ii·¢ G¬ÇkíA8ðãgtr0ŸGa‘[³’¤
ì»&8N¨tœäD¡B=eèVƒ©X1‚ìÉ›Ž„×|,÷“§ƒ3lż7CƒšK8À‚š»2ÉŽö'­¢äëJ:D§²&¸ˆŠUTPJHH�-‡æ0¦Pâ™Ê~);\"É;&%’0ã&Y}KŽ‘ñ_)ºc”¦à–‰bPÈH}Ø#.cñ]ƈÚÅ	"00‘Ô8‚h$þwøŒñ†€ì†�Ái¤(Äš1ÖÇœ¯R3 9ÑÖ4‡Lõ
ù{$êU§FV"me´.¨öy‡…4‰qs/NÅ°¯Àêbħ¢SŒ±h¬
ôH}�ò|? çæ „‘
b˜�O®½Øß4�˜C!]ˆë
;6%JŠ5ÆàÈ?líñŸu¯(ž0<£t+J�”"Ú!™3tXH5é
>(¥Ç

˜í$v–l…CÇæ{�”œªNÁ<‚‹�0T#	Üõ
¸Üõ÷ê‚qjŸ Âl_A„Hl'ˆ[cÊtªÔ`u˃ÂB0$ÍM•ð+¶qª€RB	¶p—h¥¡¿TÕºÊKÉ°.�•`‰hÚU¥#‚ŠM/‘ãɱœœKÆÒpÚÓ[ÄP­EiP–ZᘮiЫ¤Ó@bÄ0lkIP¢"i
¡Ê!0ì9Zˆ©GlA	HQ
±
$+LlĠ"I%	6
-P¦�Ò”D@AT° 4
BI0HPÂ0°ÒB0$0±0ÜÀî!YxðUâŠr%9”À‡#kTAlmŒ,lceul­4l‰'þíó¦Å„‹}5ŸB—˜ÚÛ¬‡øÊϪŠ�LI?Núˆð²þìn‹ûLú ¢?ƒ¦�Ž�Mþ[
Ÿ!Ø94E7Æ©PÈ›�n!Ã!“¥gä2~¢û
àŸ>h3�sñ³äTº œ‡7�GS¹J‰„Ia‚¡c�"ÑÀCÓòáTÏJRßP{©(ë
®(ô•åâ=Œ#Ãj€#	§ï„ËÑÖ="ÜÊSD0Qˆ‡¬Ãl»&B@´aÈxÇA ~#Sót@8;ßÏÇÛ[¿n€ØÄ-0ÆQÕGÍqp�@L{«YüßjAQ:´/8 ~?ȼšh‰¨¨¦/‚ía¡ØmÔÍ©Ù)�]wØȧ˜ˆ½ È\rL_û:êLB$ 
8J¦= bL<Ÿ«•J>1‹í‡Óƒz.[EêØü…Š£xS™q²E�±æ,{¥N‹óGDqýãs³SxߣLa'ÿ/÷ÿáÂu8´øVžžØpéÌ®…núâQpØam^�Œå(ÄL…±2[ G£i°Ê„Âpöë’Gºgm.£:4ͽåÔ£ÑÐw�áo\‚v„IÙÝÚ,Á;žç4a©šTH�†!a1u…f›,
HãFB£:çRŒ�wšÒBxÀKo�Á¾à]!rõFt�‡‡¬D³öDpC€k@XðiŒ7GÛô
YSÌð¾ÂC¤Í0Àn,>Ù8DŸ†o¼HlSË#V\Áˆ $@œ²’P‡p½0Ó枈ZÍ	8Q$é;½Â:G¯ð-~ô´Îvqd±¢#`× }Qó|7«à7°�‹¿0‚@N2—ZE÷-ÐwÒ nZ9úCÖ?€y^¥‰“—�Ñç‡9R¦Â¼<ÝçYaÒzίû¾§¨�”
é ­ä.Ë·¹CPæZb
)C¨À€|î21 "-"#,�dÄR 
ˆD,, „Aõ½†Æ˜”OlÇôŽ8ÝX¨Z)ˆ6–¢a"	c)˜_Æn1bŸô-—è–…:€ÐËD»0–h&OrˆfHH.¦(á�S»Í
SÌ·,Y&‰‘Ü¡¾“lÛÿŸ‘€H|PƦD�˜öƒÍ¡K¬¿	M€�Ýç�9ʧ„Ü&¡ nŠTäâ›XÆ”ˆbCõÓRy=%ü“ë înrv	9�èž-IÖÄ…uœ¥$Ïj*'Ô…p(
ÈÅXÆ%DÅáùnƒ°Áø’è¹n|VM çäyjä`M H>ѯ_íö÷猄æ�QyiÌ#fÚ}LJ©„]Ð캺DY”Œ{ÁGÌIö{aˆ€R`ªC”G–H|è¡dúÓ•C/Ò˜ŽÛy“0`…ÄÞdÄ”�¬šSwL•h–×û|Õ?ŠË·^j)d±Ÿ ?¨ÁÍs«2?Òe3>u#òç‡qyÆËŠžžáˆô—ü	Zࢹ4lY
–
QY…lðY$Ä)XH….´ã׶DèÙ�1œD6“’"ÔNæ%ÀŦ˜8äød&;aa¦	0iƒ)íÍç)
ÛbÒ¨úy¿š$"Û+-‡¼sK	
˜¡Ôqž8^
Št�/Z;¦tÓœ§tÒLF:%a–Ž�¤9 ”Nû.]")”RaQèLP4)ªl3‘(Ì$t÷àfŽ€†8õCÆÜ«\™0ÄF[%È–ØØiCxY0Î>ÙÄHÁa•µ5ÿˆ2‚Â!Ó 
"^�%¥é´Ì<=1ËK,qµ18RM³$�LÜ™.js¬Ñ­n£ÕgKæuÄv³,e—YEC«gtá–#ãÇ8È—¾f^7ºîk¬®[ªªlmi"
6w0ÛvL¼y¾2BnYƪ	iR-1’–�/Vg)ã¬&BT™JÓ£†Ê`¦4¦R!&e’1$i(¤›Ž0‡{PMu
dÙN“$8—6ðxúti�f!Š‹Cˆ
Wþ‘Á—Úqœ%Оa˜%qLQÖ#†±šÚl-¤-¬&­Ú˜±X[%
…‰ÉþG	�ZÎŒ2aa‰V/JG>DÎÀ(iò¾˜jYD#UU¡‘䤬×J9.¬µbO�0Cus©2•A#í"§jiAX60ÅÕÕ¼HF’ì©xÛ4d½›j†³cam8#CÀÈŠÅ`,€H!¬@Æ`i¡X
qs†À‹C9)úg”YœK]1TïóÙLÍ#CIP8¸Ë`¦¤2±‹|90Jú‰&6àÄÛ[òn4rï›qŠ`f†7¦ VËJFbcŠ÷lxQ¢©çœœ	2H ±P„îïC
ª©‘Þ†‚!X$íõ©çuUɨ‡È888 xT(pȈ{"”\Z	·T>X¯M‹Œi}¤“”fJ*T%1¤ËÙÊP‡TØÌÔJuÙJôÌ0ÖÓm‚b½æ'Ïs%ÎSsfCÆ]­thÐ)�Ì;ðˆôr”7 ±b¨ÓµjèÎHð‚¬$XPtL19
4¦ï´;Àt&	J:lééˆ*¢C¹Ä0G᫨òÈCÉ.Ðñ8¡ßÃ{•@€è)š„n'{XZ‹0“ï:>Àº#¼GLy±&„>nò\¨„ŽŠfŒ‹•Ô,©ê¡ƒv©JÑ!8y{Š—σpC´ÀYs‘�…
 ÓC7èœ:“�Ñ€,éÑ�
㣲¾SÖ*«D¢ÆP�–
–9͈tn
¥ß1ŽˆyG19 �A‘КB%ç´,)EPbxg<0	Tˆ�Ú0¿��Ížx�	(”
í'ž|áÛEŽîʤÿ²œÀê�é"„ßz!»zŒ†ƒ|HJXzŠo'©a2^´ì8)€jBŒXóŸ|:õzcKC¼Ñ떨薎¸d„é0œÈ ×¼oå³¹$€k½ƒ¢à‡ äRÒI"0,:>Òß…¥MäŽc	UUm´Ðnî֛ǿý†J¸²ŒˆRá©šù¯8«ù;3 ¡ÞIŸØ$*ƒDÀ°4ÜG±7‰‚*‹�oGw…'wìBm‘wlŸ�“Î4ä0áìD€SË…S‚
@�þÇ€8Ó]#Á
‡É(eˆ$sí8‡ÝA�æòï'¯¹
�ÈÂBBŒ"B@�Ü¢ ý‡´º¥„øÃÔ­ÏÒÄx‚ .
¶ «Ü(¯ñûYÎsÌ€�#¨qP@ÛomUU”çèrÞÓ„F•¤&B¥˜Š Š˜„Š’‚, ü0R€Okòö>>í7¿’i˜™SŸ»«åøNúèêM/qo@8rPÕ
@QE3'$6`(
¤÷oÓõp1û&o
øÃCèûï#�cÍê Ùºœ�e0ÞYŽz²7ãÛÔ<‡¨_
öZª©ªª¤`üÀ} A€üf"=êb=õ–QAÄrãp´qk��[H–Tà
GCÖ5 ‡çÀõš)ÑÀˆðÏîÃùŸùÝSöÍP™>
ˆ?Aî
o¶®áX§°dA"«r˜€¿ë€‰ãb@ÑõrýAíÜlxÎ?�m¶àþ–
qRÜ¥¨²X”�ï—(Å	ÌÌ!â|ƒ|Îþ~'ÙŠz0/ÑcsÌœ[,øVà€vÁ}`�	¢†RÕ»
ACÕòØmĤ¢¾Òx6u$;ÿå½ÀÃÐG†ÄÔí²4B !ˆ†ô
DéÇÔÇú"ߌ[T“@4í²AšÄb6F«a4”©@—¢G8"
YI’Â`d±@Ū‚¬‘–5Š�ãƒ!¡9"BT
	ƒ
J
ûN¡ä|‰Ê
C.ç“dé×g8èš‘ià¿*œÊº„€íL59øÍÛ³6¡€gzųU(`�¨@a­%ÃD˜•A”ó¡hïìý>�@c»Cá�s=ßšs¹óf=A�û¥,âŒM�çÒÅêå¤(É“Q‘·áËQü²ó¹¨[qkã
*½&�¯m’ÈPÜxû>6Ž=Çr»yÏ!ŠH¦R'ˆÔ7h‰¾º×ÎN c±A,b ²Î�Þ¸!û¥Cíø�ÉË�nœÏAÄî‚
)­?¬^Ô:]�ÝöR?ïWOÍ·¬Ê‹¢ìvRl.lÅx§ö”_|Ô	÷Bˆ96ÈÝÕkÇ�ºÅ
ì[_~n‹¸Ï´áV¢àµù¿6îñÓ[pªÍô):WõkCr‡HZ˃!:œFVô:6î�!u�à³¾²ÆxsX™Œs1DŽ43X2nèÖ8¹ÝYÕŽÜ.y’Ó(
7ƒ˜m0¼1Á¶Ø¼p8­áʸË,ÝÉ6.n2E
­gWVÇžNF㮑s±¢'<ÚÒ®zð†H»Bάa,‘$ù
C‡-wGo#¼‡R05ç¾Îz–cÞØ€rß)¨*¤8ðIôÍô ¯bfÞZqäqÊbÓÑ}Zá í˜d Ky(9�ÁHQ‹x<7 XpVŒU6Ìî"ù9ÖÎ�u“Ó=¹9ß:kÓ„M@cOM	C×ëh¨�ZQ¶é¿a‡•*\aÆoàñ²§‹M#ô¢3ßUÑžl�çpØZSbrÀ«pÎC¦ó(ä7p(ä`ÕlÐ
„®†ÂÆò"ï[’Ú8�éaݱ¹3…ÑM�JLÕ4œ"ëšKˆí àíÆ‘¨t¤ç¾WV:B2ç¬ÉxBìÝû%Ç©Èî—FFfVúÆö&g…‹õ†]ƒˆ<5›*ì�ntrñ®FÄ°²Ôt	‚(€M<77†„ÃÓ†%®–,�L�C¬ôâY£Í€LÞ¨£[êo(´DCõnÆ�å;W8(†Õ¨|�
¹#±$ ay'
™c€LH™�Œq†Ž…ƒyfcB>ˆ#X<ÈÐÙÇ#’(ÁFÒìI‘�Ôì¶ÀŠi ‘àª,íC‘¦
f
#æuLÁ5Ã6MRL›¶•E“zr8!Ó…XÕ
v𡱡ª!jPhH€a%Ó(pŠP©¤P[£ß�È<¿ž‘åøøTõ`„¢ŠªªŠªª*
xÝŒ‚(_‚@h^¨Pjh#kd)FfÀH«G]áeM‚ÊÍà/zÚ	kÕCˆíEKø�‰"X˜‚%H¨#
B
Ί¸taµš††ì�ƒ©�Û#…!Ä:¶ì)8:¦`	Ç®�²‡å¦ ™œx±-WG&kOC·SÉouö�"ïÓ±T»BϽúïÉ�ôoŒoƒ´w%Ì9øSRþ[1Ü:áÀ¸;�r($]²uçÃ�µÉ߆g;ß<‡r|g~/³4>f'K™ï™«ƒÅ9!|t8ŠrT»û®ˆg<™ìmß4pk¡�rgÔ€ô—	/‘Nš²Eœv"OWv2´wv;²{.ÊÛÛ%`�	·¿H9wd†™ãRÁ²:³\†ô{è³C0Î/;¢HCÉP§=¥ÆC½�“a
7£ß¾]‘µßì˜H@ñÖHÇ
]Š	Á#³6; sHƒßNÚåGÂn…=üön%¢²›f6ˆ×¯¬��!Á·loÁeÜÞY3UKË,ê9è
¥|Žúí©VÈ¥Ù%�Ô媙ùï00AVÌr kÑ&:0×2„Ù0fe—do+t.Ęm-·.W|I¤¡38ØlÙ£336Ó3ê`¹eª,ô¦•lƒÛ;®_Åáõ
Bb|÷¤ÓYva	�ÁÚY¨5:½24
ÅæFìÛ%z‡Nã4>‹Ìc�PÆ`è”&ìØdBIïcµ#lÎÍ룀…‚Ìäàñ\¶Û~™¶átaË„θ aÂ.
Ðåf]ˆ
q›�4ØÒ0é‚MŠ,:+¿XÆ7/ÂØBš1®+$€TfÆ
&[D¦	Z\‘ˆØ´ìfËps†82Íé®NH­™£�´6c¢]Ÿz
;C‘×3Œj`ù.Ñu‚dÄÀ:—NiDpÇ#/8%À1å©®	µ4hâÔ„UiT;‡ˆp±T.
4ÈLO(»¦–á+ÔE�hÑ
ÆeeUny8/±†Å=ÛÑ&Îù ÉÛ«Þ,â0š†xlxœ˜|&ÌEÌÎÍÜwf×p=¼×šØù2Ù}c³yL_m·™t„Ü»` ~÷b$•CØ½ПŸ.{™1¼ã�±„€±’…Ya¾tÎZb™agh†|\Ià¨C´·3â‚’L»§oGçÀè%�ë\ÊÍqŠ¶œCtfá*&äU›rÜåôÎ:ɨ{É	‹i�`wG�šQiw€wˆ�äÛMI…F÷#lA®GcìFG5eè§d9Ë#®š.쬈VjÈ¡Aæ‹áÙ“)c…™uÚ!0	•À܇IV¶Á}i67.g2}cÃ7¡pÇÎë,Þï\vòyƒÉ±ê3rÖ#€ÕE‹·j§nfÂë|`’vízj$—,âHðîS„¨3âq2y�4¼°ø²‹†F™Is�aø¾XèœJ0žÝ'Ë(@ì2	ìØveÅíø‡íf¤à†`¦�¤h¬Ûå6š{IÀzð†í(ª²‚Oh†X¬B؆£	K¢STVP_w§¶>>;¹ªê$ŠÄð,Cƒ� Æ\ÑæS¦Ã¸DqžŒãQ']EGá�ûàÅÇe[—C»<3­½öï­,+ˆ‡yŒfhf&*–='¶¦‰Ot#th!*}�v×€0tØ�ʪ7±ÕâÑÝï	ÓóÐ'©�I¢fb*)¦jb)ßá7±ök"ÓèDC¸„ïˆx‚Ç‚4xx.¶çhP¦Ðh ·/R›ÁÚkd¼:t5CºÎ±èMêo’o.´ˆ¼à†fl³16ó
ׇ@³´½Ibè
¥
 ŸíEqîïÑ5'Yüf5EÍxh“¼ zÑ_62Ÿg-\»Ÿ¼Âõ·Á“Cß-³r	óúlfôf†
M8ÚL×ôLµBŒœfâ¹Xö|q>'|'²qÜTíGÉàˆwÍqØœ$Ë£MÁÔ3C‚!÷‰„‰¡ÜÊhT#ˆÔégÁ‘3	tìJ�ÞñóñÖ�¦uðävJÐ3¦Ê¸ˆ
>7ç¶Îû9„pc®÷²c–›‹aHpäøf+»’ŽÍGbfËêe7u›5dÇNszï¬7&rà¦ÔSA|¥OÉõK$C>£siòä;ÕsO ëªKrP`¬ˆÚ0!Ÿ©L3ìÍ·U&‘ß»Ť“;4¾È4àkfÁ�· WvMDçf½lé‘Õ]°šŸÁÐÍ‚•Ù7ßBá
�(¶‹E݇
”†›Ô0aLBõW	©^»PBç DµYMK"~ƒÏ"åšØ
ÀÓ±¦My£Éƒ…£6,oÔM‹bL›Çr2ù,Q<žï
ç·F1€µJP<Šcz¡Ö÷§u̲RÉ�‘‰pžðõ<»Ð"8(¨šÈÅURlNÜG|S`sÁfÅ…�å”À¥Ââs	!G€¶<
7_æ†ÏÝÔBHú@ôÇ$¬ž�<—'¼¶S¤Fq0"ú¨(ØÑ€®(!Üì˜À6PhðnŽ|‘ì‰CÞ:§+ŒdÆMÇ549¡2ƒ¨©ÉæPú·<Ý€׎Ë"CÌ°Ýf+J´´À¥ˆŸîRÖ?ÔX%fF:r¢d‚0DPDÔ
e5ÂÌ�á’ˆsNixÉ)
БY! çTÈ
ÿ¥D ”<ù÷Ž fAµ7û¬TIÝNóZYÞ�ÿkF˜¡ÐÈç€R�~w–«
j&Hݲßíÿb�”ê÷xH$˜Æ�.ғî‰b QrÁõƒÿD=�KßùcŸHÁ$D^п7Éó`çúµÚ¾�,ƒf5¤°ÄÆìzöEƒ‚!Ç5ú üáö€r²qƒ~_óÇ·ò{ù  ð
'Z˜7€‘‘EÞ§6¡2D!*Ã3ÍÛ˜+¸âkJþ3Š¾GŸtÉB½š.�	4˜P(:’cfWDã®n2Höt°³.^€ÙÇPGY
<%Ü°…wØwN<ÏhÚyRσ4äh&¸Ubé—E2œA±�Ji…èä|ÆÙÄÊ‘ô¤GŽn~?�è¯w-9RämGÛb"ØÛš8Ý(_¡–®Ì³�¤ì-Æm¯îï-	rÝD³`_’�’�µ—ie(iäqÇ7&hˆÝ–™'jp¾¢¿G€½vtGc¦nŒð¿A—í…PÒÜœ;¾zìK•ŒšêŽ—�DΊ[—6h‰2ºiF©añgÃ1ú,é•n™¥rõ¾èŒòæ8éÔ?vCæÜ2È�eÍÁ—fV^	¬®,
HÀä³aÂ)²Ì30×êN0^õ–§5Ô³0>“˜IÅì˜<®â+\sÐQ5\¢L;Wc.ǵr‹daõ†aŸ=ÖÔÒó�g™;†ŽÚ Š6˜Ä¶ØoP–ÌP²ëÎ;McQYT£½è 7aõ‰o×áØÊ2ÈAÜOîsŽí¿eŽˆ–j­ï¾ÜJ)W�z)gÅcÖ½èf`Þè¤lÜeဨ›ù@ÜÝ\
ÕÜ+±6P“
;±Â±<f‡alñ‰íNÖ\ó òJåÍIÐ¥ù|û¾qoâ:¦åsÎ
ó2™Ù\€9~9ù.ÕÂ7Y-Ì´‰ßÌ	áCS!ÏJ;ç?g
å¶i´ŽÙGh¸l;*ÐMSb^ÞŒ!Ø¡ÍÿyãÃè;
éj‰÷�¿þ·qÝÅO•è늽Š�ÕÖ™÷F‘nýR¢@ENÌP“Ð|“B´áãaXp†"—�Tóâ*©õÔ´­e°g¤>Ñ©<­
'ú÷2Mæ¾ÃÉÙ²
ŽáX€%IX¿éEg
ûpJ.`„ðc*z$�çw�Ȫ©¬2+Óç•"vã¨Êè0MÅ X@RÖ�(€zú]°t;,7Œð‹H2
@<äW{€H'( >¡oHÞ"ˆæ¸*�'3Óùÿ«õö	à‘ô;Ž#Áƒí…×Ö­5=þ€C©M5ÙNèT^žQp/
šÑè�úR$’l†dJiñ"~²ÁÃ=WÌ`"C©éœØÎæTÐ{„„?|ð)b>:¢w‡Š°^²1‚¹kÎÀúT¢%%‰AAÁòÁM¸�¼åíK†ÔáÇVÂ�©G›¶ó ƒë£Œ:aÀˆ9‚ï^‰˜@8þ™Öd?ˆ‡ñ¿áhýp>øgÀ¿×Ìðª)X0lÐÈUm˜Œ¥&“„ù¦£Êy1äçü‡üÏ_ï^°‚zz´òú¼4eª¦Ïa“FF ¿ÍïâwP”	Ó!õ¤ÿH´ì´Íã¯Öxf—àcL·AðQ‡”=ÄKº­�ã§IѸIŽ!Kû«ã¢×”6p==š i�}õ’àI1CGï>Ý€MÌÕCÛ	$‹ÕO›õ”}ÿêr½³Œfñ¢¯ÇiApŠ¤àBhßÂsˆ®�(h(BH@iþCúÏ}¢R=ñ¨á�‘u¡P–,ùSQTÂÄì:µ9¸s"[#}�)Œç”|b‡†!„=ä�¥ä”£À€±8ÀßhJH&ø�à©üųÅO‹îœw¸íÂ
ï®åðúç²Ý”ÃÖÆ•�
L4m¼%¥â?{ÖP8€bø
Åì¨FŠl^O兩f½Ž� �ÎS³µW®#"`ÚSóm¹úÏë„®Öë#ÿÿ/øýÚ$†Jª+äw£Ù8üý¤QÒ›_쨡	ëleÃë�ż0"ú�MJÜú<íZ܆€\Í7Á¨!…)‘U±¡LŒThÆ€ãA€¬>Wc`Á £Yi‚Cùx�íàÝ
>WT�ù�þéú˜:¨ÉúÙí‚¥ 
Ò4"’#€,KF÷KBÐäE�t'»nèc‡uY0Ѻiµb`�øÐÉùèwy÷åß
Ëç%ð}‡æ2h™)77Ai`BÈS887*G¹¢yb›¶À÷ürÍÁö
¢°˜‡6ÄŠh·QH¤†Aà™¬‰ç$Öº£¨ÞÌEv~ÿ'“Ãö<9-Ëh´‰žâvf—âêÎÔÊ]†°íka0^-¢hg€á!
ÃËìMa*Í.˜ÒSâ£W&‰æ,aË2Íwš³£âtùêy߸ܯeiVfókž"òÃxiïV>ÞŒ¬ûÃØË'›qÙ	óQÒw{‡[‘„!J̘«”øe÷½*î^ð.ÒNÌ2gÆÎÓKIñ@킘M`QÊ�H± \â0¸Þ@�4 qö*X˜ˆ¼œ @@W„É>¤€©Ûâ,§bm™Òxˆd!жšrD
Œ°8ìγpo×»41¥³ÀÈtB	„‰Y–`	!N¾gžILŽÆµÍåuÜøÝOWæ[Wz¾’‰°ð –q×e”ê`+®Ô"&‘�™«ùîyÀúˆ 3@+påEf¦	v˜‰—L“Å©¬Ù+8³‘Èò†¦
0€"@	¿]k¬ÂƒŒ LŒAàÀR×€Ø[,D²†b”+eÓ|7¿C,r$
”Àˆd_˜ð@ñ…
úψDc”°@Q¬ôõõÐâH�ÈùýáôåOà� M	 bJ@8MP¿_]†Du ö3G c°V\@ÞãcTà(�•h&Úäí)qDý»ŸMÌ;¹ …
@	ˆŠ¦ y‘Ü^KhDôˆøøxy§°÷J�!iôb ^T“¢ˆ�ßßúQ䈈ˆˆˆñÜd È,£ÀîkE>ãë°}0bû©z¸ŸÂp0ÞÔù}ˆWCsB•ÁMØÅàóÃ2„o&Kp°„"‰˜!ãþ[ͺ�b¦˜‚‘)Uµ€Ÿ¾ 4DDˆàŽÄôŽØâC"ÂkNA> 6LzâGE3í3¾À³ÝI@Áõ3]Ù?Þ9.qøtü
²›9;51§wuÞ4PfÄ噸>Þíàs]—Cóg‘¥“Zé�!¡T�	œ:‡Ý+	rž-
Lb)â
5I@TM prSLLÄ,b2!Ç°çÏ\ãšb·[QÚÓâ
òüsÛ苾Ü5ÉÅQÿ	\ÄtÕ6ýo·ç_ÑÖìõcƒÅ÷æ
“9ÇoBh;?¥s–£Ê¾½�+ݤ#¾:çQ4ðš�2?>vn¤f´ä$˜éåèîÝðy®»lá×pt÷V�K�~³ã¸xÐ{AÑ&·²dó°sb\M~ë+äÛŒ¼eªR€¤Rb\·!DËb‡Å—RÛm
‰}n c=7öŽ·Õbî'¹;h01±Øq“&cŒ™Ög=ÚÖñÁ+Eà£Ùõð!sç8Ö*?LF&�"˜)}Å¡A Ã[>XJÅp†&f]œ|9� ²\‡ÅÕv’ý›V%+f™>~œœÏG<õÖXž–F6%ÐÍö¾/q9[È[¶0#2~ã’…”;
* ùýHOPÊ�eÀwdv8ׇS{"`”ŸM,òfÈ–K,@»LFXêØsåBœGJiº/–¶šY¤äQ9·Ødç]k‘µ”‘�	b%	ˆ ùÜ<[²†û¼›ýbg^‡P—î:ÿ<±êÇLŠI#@H“ÊŽqUEH.Dì§dÈ=Šl:›“gX >h
:PРP½Ð¥�€^HH¨–Àã2
B#c˜-p;20,üà¦~0q„!)
�0"“¤Fµ’T9œpÖYT	Z…ÂZI"‚)™ŠJ”–X”†@¶0ÀÎ,ãj*X��ûzyvG+úÄJe—–MïN0Ú ±ð—àèa{¥2$Á©YAÆJ,î	fYB•7Å,jhiNТLJ…î–Y÷ø
€ª2*@DѳÑÁ—<=im”¥„¶È0Ü£P¶Š>¹†y”–žÑÀàÂÂKI´ÐRv˜1
6R¦/S2¡Î&Á(´
P`”hc˜C¤a,.*™¥4ÃRB	…D‘&’XI×LQÑ'R,B›£�Jréë&ÙB¢@èUID¬•páÃ󛮎Ž0%Z[j2¿}ÑÁˆH ¹”S"tT§…ˆ�(Šj))°a JŠ@€ˆzèÞÞÉé|
šEÀƒ„À°‚áI*+R@J½ˆÊ#†$�” ÊÔB !`
I1`†"G€s"4%Eóu¡gîõ @mtcÅÙƒr5D0Æ‘‘
Ð>=ͪ†ÿHù£OœåîúæÒ¾ËPòGć›ˆõðO«¾ÑÀ }"žÁê'aϺ\T”m«T,îÁKS<[”5Ÿ¬œÍ˜1
;ØM=÷×YŠ"©*"@†„d‹²\7À¶$ó0Cb eUˆ€Œ`€0CT
€òÇ hŸ”U?ÌžŸx‡Ý
‰_ÌCˆ‹JRªA@JˆT(>žÀìÜ`¶‚‰`x‘M«}_Cur°¨zW«ÌôÙ{¨ñUE„
(úé.ŠAÊõ$]ðAÀ>óŠ…¢1ÙÂÁeGá>b¾Ù
•ibAxJÁAAPDD)1$M4Ó0ÄA ¼úÃœ¨TÁdˆPŒP2,âùûiÐÖ‡B$ý‘(¼_ž±Tª“àA6ÐÜno{¡Qýy¢¬ÅÑùôhÀ]\I±ú0À–_úí×í›YrGýÙ•µßù´ôÿö¤gI°Y ý!žÃÏKm^h�ª¼€Œ~DÏ”M^mùïþoàëÓ|
µ!³òÁá‘©¢BôªB7b‚P$³¯�ª®ÿ¹Óø_áŒH7æŇ)‰´1h7ŸÏëìNå© !!Uþtû|\L}l	G¡i‡á—>÷_’@¾“ĵ�D‡ü}˜@´:¹€§Ô¡ñÿ{zÚûê�Dù¢•T¶R|¡îñê8~$¤“!
þ9ðB
,	B�Ü"ã÷à?ã?¼²¨i
¡¯Õ–Ô`Åìì¯ñ4À *Z
´	PÆiA8ÀC„S@W0Ñ•F«pÝa¬L„\’‹7ÆêŸp¦u¸fRV6Ôâ\YC¿GÄ’CF@‘LÁ¡Ùœ
´1eLšEÒ&Ý=Hõ0w.£F�îIÉ�i££ºLHq
£cÐØ*Œ0ÊHáÉI则u”òÜ(†$4£Ã†¨º¸d
à2ât…9…¢$j�i)(mVI�
µa7Œƒ¢.�LÏ*‚˜˜Î1P±cvJ¿2r
dGA
�Ù
‘ÆqeÄÊ‘Ö1aH1C0§
Àìpƒ¶CAÂ	&[À¨ÿ“Ÿ¶Î²Ãøi–p½¬¾h•ß‡GYz²ušXL•i’Žƒh°ü[Ÿ³ÎmŸ,Æ
—ÊÆçB¨TK)fZ0ØÛt�»ÛĹŒe]¶	7nÇfÊÝÚ�%ýIèÇ wzêѱ¼n¶•Ù)!žÊ1}Z‰[„¨++JjÂÉ“�¦äó	‡P�îì”.Âm¶�ÁÞŒ°(h²®˜nb÷Ø`:(Aµ(än‚‹ü@}à§Ú¿´KHĬ2ji*<ù”ý3+=ìâ:��Óú:*7"áîë A:ð ¶9+‚íÚ“³%
]
T@C,ƒ¡†~XZ_«‚QXCÐPP )N˸á{YQîQÀ]qW¢‚(^¡:)K�0¾ÿiþÛ˜;öf·]Û„T¦¿Oõø’88b#
”r‹¿I
dê9¢÷‘f]Êa
	K…l}…çÿxÑj[v®gL[·ïz>ù.^ÑÄ7Ò_,]^иdÑŸC™©qúÃ6 äR›Ä5ØÞ\�³¨:ÕÁ–¥#
;||3Òž`õŒEƒ~ïË,²ÐHB)åIH¥‡Ê@ÿ¸Ïœ‚C!áfTòžUè�¬¢™ZJ$X
ä"A!�ð��ÉG£«oœ¤2±aIÊiB!ð�c
‡d°6
¢<¹† ë…ŠCFÄ.ä»	�—1Y±Jd•@r‡Âú3@q
¨1ÃÍ¥Ãr!ÑETý\�ë4WR¤�(“¨RÄBXõs9èœð:Cxú)<„z,2£¦�‡LÛ«h¤“th˜´‰õ¢Ùô&ªv÷/ܹº§6UÇ+Á…_¾ÝM
ÎRzÒ… ZLme´ ¡%‹Væ!’ú¤Ñn�›1t½Œ°8=ƒÓ)2$ùDHõ[Z
£Ê�/]ñç‡Rh1çñsï.fa	NƒùÅÉN§ŸåÐOÀ:!ÄüJœ—~ ›©héÖ·n¡Úqë54í�’”Ì*X¼¸eJÛ³–X í„GÍÂ@¨vÎÅ8’Ê;DqÄ0«½ê•'ÝÐJUù·
|P:YIx(°qƒpBØÑ_×`m•DèD~"!qUôÁ¹’z\H‚šoeÛí4Äœþ8]"k“">ù,?TŸQMd÷¨@	¹R8
©ß$0‹t$RDÀFྯ>Á—Ôì7ä–ØÝ´×l',`
XÆK̲¶–a9N˜s2a¡$ô:±�DÔì<ËNFÏ¢PtiÄă$‰:ô^óÑÏñåE²{ëxF˜�Œ¬Õ2�ƒ	™#ëëéÒ£�¸n‰õ
Ä;˜óä…u²"YТˆØJBÂÎK—4‡&@ö|iàvü˜1<›½ÀÐÀ¤û/yÓ‹2
í&+Qc'dþÉ<ÁÞº
E@²?œˆPüò/pЪyYHô¢¹`	˜˜$„ŠŠ`{zðä�B
ϘÞô'"êI‚Ê�Wú¤	§B=¤

VÌþºX]hCežÈ’¤ªª’‘GŒhê)�¶‡ÒnØ5àò²sãBo;øêÍâûAØ@ ("’<‡á´
!\	¶I…a´‰€`¤™~ƒ­Èý¶OšðC¦ZKÀD6“5ÎpÀà8¶wh†{(¢ZwNcõÄ2
ߨ·
¡§ôU/ËûfŠfM†l†"%€„5Ýaý®öí‘_\`ùH~�>’ž:‚¤�„°Ùåmæ¨h�55ƒ �¢…*�¾­DüÃÒ<èdz}!'Ï8$˜�—Å·¬4´<®’i€ˆ‰P>ŸpPmã‚}ôƒÄØ» N@ÈÁÕ
Ôh¸B$4CêNE>¤¦F%-D DkÒ‡ÌbÙOm'n‚œ >ÍÏ
"ä(	ˆJZ&‰ká�%2LR
G!J­
(âq·9�c�ÙÉÈAÀÀɸe‰R8gœWtSÔ$?2+”ÇFŒüyéô;ç
áLÇ	"žlnb2)"±âø(�á´¬HEÍ@uÃæd „”± Ù¤	`�9En!g*ôñ%ªUÈÇYƒÖ^L¢@íoF"¥[ß�Ó”æÉX̧0ϸÈïk‚{O«û
w�	óèqdÏ´n�úŒwu4Ðâo66O ëOfÚÚÉ.kÉs@t‡Éí^�ˆ"–’’�ónØ<G.„`˜ÞX"B¾p²Á0EÚÌ(˜Xõd
ðÜ‹Œè®ˆ2
€¢AÁËÁÈ!n…¢”¦ÊU*~’ˆhu!ÄÉf
ñ¬]…Yß®à5U¢NÝ^øBAóàÃû’¹!q4ÀЈÔF4”
iÓä^ä'X_]´íä5@°‚dÀv&¡Û$Œ!ILDÆú í9ï*”ü53T¾$�Ý� ’ôD„$©H:SN§"Ù($ �L
ŸkQ0"¬]�!–#‚ú¨j`5Õr¦A‰Å¦É$77¾ë½ÉUŸùþ¼±¡ÛÇ#Ú@ú’…VÕ~¼cì£8ª†#š§U´ŠÌÌ<覆BÍhŠ"(Áa0½¶$�Y®—­›†ƒƒ$Pþ	òeˆ	ǃŒLÇs¢C™;>7YM„¢f�é�ß=pƒ»¾¯KÿQÞ»îOù`ÍÈêÉ{Û1zà0ȪÅRûP1‘jEÁ·þÆÆÚ°ETYârÓf–,…	!D,çk¤VÔtXC¸@¨†”¢ª8å”\–*P)B†`ÆÛÆ£¶ÉdÔØÔܘlYÁD·ˆàëÀ³'8žäŒF`˜•az
&N`kIsl˜5ÞàD'8Ù¬– }ž™
6L™˜Ïz´ÝG,10ìÈ|À€g—ðÐ|pXpD>@’3½“/Y3–XËJÄ
¹‡Ê­@ÞÀy1»É”ÂÒh:n©”)Á¥dnpµ1f8R�›«%”PÉu! 6Ï(uPMIðS†èƒ¥X}ÊÁ9T¬‚tJ$Y„!"¼¶7´h¸â)‰ˆ"�pd,,€H‘"ê´óüšÑiÐíÚü7å«Â	µÂøãJ°ùËJ謦‘Wê½Å.í6Ês¢•ÓuD¡ì—t8ý‡ix�y†s"=W²fŸgÎH´e½ÚKÖŒd-´�¬Sl­¢Íâ+*£~xÀö2ž�—*æ ŒbµkB»ƒâÖ’npX¶ilº
B
N� 2½œÀÝJ¨I	ÚÀc£CÀƒz,½áNÎ(á8I:,€pÄÈÊÇib`ŠÂ&"Ù90H¤ØS¿üÔÞB,!ƒ°´Â,‡ñËJ;´•
0ÜDlÃ5!Ía¨Eóžªïž‚YcW&>Ën!ѽeˆõð
�-ƒ ,DˆŠ¢Å‹�…ÀAAED,…¥'c˜iöĸÑm“'7†ƒ�.!ÿ/&«–‹e–ª©BÒ––3wM-¶–Ý[E«¶¤µ§¹ßWkãðãÕJQšÅ�óèÕÕ5FCÇ—ã{Ù¿ìùz¡u4R!ДË¿ŽÇX\š%
'áÁ¹�ÕmÈ‘±&)fì†\.~[¼cMþŒÔ1LŒŒc)¿&1¶;6ä8ߨsǧ8ž™ÁC?X}÷bFˆŸÇb
ÁŠ„þôtQvÛÏ%Ý–_'áç‘X0¶¡~à<|× ´Š=dÕzño¶dôçÅ¥îBSëœêúƒéú¡J£FƒI	"®•‰‚”‰B�:ˆt³¦••hihiP¡`˜’� ZB’„¥¡BÉ¢"uBÒ
M4“
"14Ó@´”
@›0šT‰­iB ‰ÐÀR07÷‘3Àí›è·ì
p'OÕƒˆD$
åpš%�Ê%¦T2ú¼däf
‡QìhA)MPQUAMD*”Á#úIˆ©
‰Vaø?Þ
úu:‡r
î”É¡ôÍ-‰]ÔÈa2§`Oû‹ÐŠ|_ßÆÛ/;0ýÐq(˜B•‚â
ù`bˆ˜*"›˜ß’>`YÈ¢]'h_A….`ªdÁ¦mƒ‚9˜ŸÔ€‡é2ª!Ý@dÈ„‚l!{'ýnÒA÷‰°! yOPž èu’éD‡Qè9*™xïTÕ%Ѫ°OÌÌW�ô	8DÎlhƃM‹Llc%‚‹F`‚—PF’lpý‘é%ùê‚ã2£Å‰%
!„´Å0SDIMCTK,)
CA0Ì2ÃA4KÓÃß·ó¢|Ëö¢¹B‰&~=;¥�¤£`' ¸Aj&+ÌuqUÕá8Ë0ø‚
#��†MO^£Ëñ÷‡Q—ÕñÀCTÊQ÷§a»òK}©þÊlf•KhŽ©ÐW u¾F@ÖK=h=âmš!£WÙ
’i^$‚úû°nƒõÎC`š‹»“x¸G¹~àBTàSÄ2ÂÌUÁçx@õvñ8
oÂ^“è!	á™T˜`à÷ÿÔ§TÃäÊt÷•Ñ�Š¾_:?±Ûì½×©ó„*ð»²À‡Ú“ÞîK !…?«û2ù|	» €¤Á‡#„&@ƒê?EZgŸ(¼#>ÿÙ–�üäçåh¨{;|@Ø{{�” o®®EÊw•Dw3F&턪ÁÚáWÞe7lCRC›Éõ�¡‡ô�QüaÐÇiÆé±o‘(Œ q¿n?ÁÇ\Âi4‡¬‰WITÝ£K�)ûASUJûÊ£øR$'õÀ�?úM?¦�g—¨j÷°ñíÅt¢	ý
¡ñùDA÷ÿfI I�Š$)*"A@„ƒ(²»_uzº?<2»Í.Ä
¢€A°ôä>ö}×wÐ=¥ä·M2S‡~…”Øçp½UA*iºÛ�‘a±¡³ëÄ0'Au²Cˆö8-$áYîWù2—´hYxDVWÝ.b&ê ßlͪÁùÍ0¤ÀÈžéañ뇡¡^ÇkäöDQ8Npñp$O_Zaj…è²¾Daò$È~xPø
†CQíë7‹¼iö\ùn%ÐÅÀ+mNOI°£ÝÆAÒ
ºð�ħµ}‰Æ høÅ6Ææ–Gc?¤øt½8Š	><–ßÇÏEˆP¼–§ƒfÓ"%E{´†4SþßÈžü§O±”’¥"#×E $$
ÿMbêõçßG𕂈¿f4#E
Ô#þ‚M<´ ÓãÆz€€�€a£”JZu˜ñó‚%£ø$
u!¿‡®ó3�ÏÕHW¤F[mëý¹p`ˆ)Y®rÈQ¿ÔP¹akJjø0Âÿ>«æ^¯î,
I¢”Ò�Ê:D"@+¡‰9sG$¤˜èjg.Fcp–R�ÄŠH¦0*u‰¥h
ˆh»yÈT>o”í9šÔÜà (h$”÷ä集ÅCªú\|P”M9”ñi}Jr¬�wï3N�¼ÊPÈtR‚HT�P1„®ˆ3(6Å“åRIŒË@•¦…›1D%ëÁ�*T7D¢.�YÖ
õƒ×Ö²�Œ‡¾Þh*VŒ�ØÁåTUI_vi~ˆÈm`§}›°R	W¶ä÷4�>¡)ú~nEÞ›1„EV@PQd¸æ¥J¢¨à�ACõ––Š¬ŸxþÁïoœœŠŠ(PJäv£ûÅ}Cê„ "³\a€¢a->̦2›@ÄÃA•l ³Ò¬b7п,`ílQUlêDBÎBqœ®ªŠH#tÑ¥at>X�‰˜TÐ)‚ý~8rƒ¨€HÒÙ¼ðüT˜t�Ø_¢ª)@ÒXƒø‰YÍp¥ûîœàì*¨¤î8„4v�
‚%u�pi™<§¼ÐïSÖqø<¾¨	AúÇNE
ˆX*wTï|� UÿÑ…r*_Ú…Î�2qŽ
I̦ð˜ûøIÈ@ zL™WÓ5(®ø4Hù†�×ãÇr‘Øv‡s2Gñÿ«§[µ-ý„š_*gû	bÓñc�Ã(ÒþXàBRÅ)%Öl‰Ê}¯Æ“ˆâIç0%H%Äå
!{QQ"Ñ””;âŒd²,Xk‘ÖE¢ËÒÝ%‡eîo1Ô-úáÃDs䇈Ù0Aàþ´0IÝà0¢Ç!¥Ø=á#•–ð	Ë�rQE°ë|à„
ŒÑò™šÌF d�•—Å"Ê'(íKìwb)�=;ŒŽ‡80OÂ'`rö=ƒ/ƒÔÊ<6ÂÆU:Ãq¦†.]꣪–†‚ Hq¾Ö/ö	C„3С’! $X‰]jà‰áA×ê÷�>ï~ÆT3÷JaX" ˆ(•J”Š!ûå5l‹Ã™¨SkB�|©Iqòa
×Rƒ K¹TGo9ÌéÈñ�™;zj'i̧€R„bˆØh¾�ºaÞA£&–7å>ºªŒ�a,|Û*!‚(`_œ'ËêþéÇÞܵÞ”«$ÄL1NxŠRL“L¬q˜ìëf=
L¼ÊÚ$;á†L3(Z=ã>|ͺ_d9)KN0¦
"\Ñ!
ÌNÎ`ÖÔ¾ƒ|Ä’ls64…8Ö!³"ð£°dhɤ$-(	°
¶HH+69N3)d®í´ò&»IÈA0#xd�Iäº@²…èÙÇ€Vȉ:ËP¨õ’ºã_ÄÂa+
t`!A…(¦'gIÑÖ4”Tþ’èSµè� ¤a»�e;õ¶ºqxçݹþˆ³=ë‹‚’P|š
ñ^_šhÙ÷RÓb6A”ÀÔ¤—‘"¨IL»Çå0ýŽ$¶°æ?{› I–߇æ$—)(?kKoìþkñ&vSÒÖðJÈ™ ‘`Bå·­Ë‚b
?túlT�#v5¦)æüxDEñdñ8y—6F¸)ÎÍ‘àHN‹7©L[;;¤�^‡õ'§y<Ø6ûqwBžÓÆRq“no9f®umÊu�å´®s¹6i}úæ«BòOkïG|8Bç˜UD/.òpƒÄV
3Ï~ç�·|=uÆï€áþƸKbTzQUG,6st¨’#"Ø„2cOŒ™©ÐaB–GS8þXö}S¸o“ÂC$õe&œ‹I‚ˆ°¡ˆìÁ‚#Ú:”âACÔãÐ" ‡Gñ5üaòfb=ùJ…ëH•Ü"áóÂ	ô¸ø|Dàž¦§Ð|Ç}P	 �M ÊŠ
YAñ{
Òåj}�ØùÇ6Ŭ‘©	I=´Ø-šùHu—IC[âXa؈ÔP	h
ù¹”$€;Þ��ÐþÒ�vTÂE0ó˜øÄÃæ’À˜Sc àíÙ2anqùƒF_£î¢‡SÓÒ…’b ’v~
Ù(Q(‰<Ÿ¸e'ÖRY²™4 �R
Ð>€hEŽ¯ë,­KQ)¹Ý—¡ùXć�SÎ
蟂ò¼i¶Ä½a9²}_µyÇo"c)óQõøæéâ	�I…×îÕJþxR‚V@’{zÊr„~çëãÁ&ƒÁŒ½•·÷g\—ýûæ*)ä‡ ê|ê{N	”íŸ0ïb¹ývkdÁeÑÓb)÷Ài÷ïÜ硫‹œHËë!¼Ê=Ü5€;Óúz5Â’žíd�4¦pi áxá„ÐëÏ×e0@é‚XÁ`x>Ú}¦fKA(“ÎYž¶õI†×¶å�E縠yt¢Ú ™B�Iž¬“³¶…d×F¹K,˜À(¬°T¿“®r€š�袃ÌiJí&«$É
Žb“ßÝÀø÷4°S0@4gÇÐ�‘ìÀwÙÊ°¶¨XbT‚B¥b•ŠRàq@†BÉÛQ(å‚Ä>éfÅè52¨Ú(+aš‰çE='¤ùä„Q(Tùý7òïe“áø)†b!=©¤‰@ßòEùŸJ ø×@Œ²ÒS4MU3P¤KJL(ACR#B
,�H_@˜1 PÒÒ`�J³kg”(¥Z˜ ‚ H‚f`–Z"ˆVDi’(OÎBë&—h  1"i(Løøþ?ŃQ?ö®«¯ÌvWNØ‘¾¼~ v�‡T/Óì�\09ßÃ?ãÅ22;¡ ë6ÉNLÑ%&òÐÔõ±xhj7·!o¬�Š(¢w¼6Cɇa¶ÞV—€ê²]n�nGuÐRNªÑX3¶6ª²mU�ZÕc¨Û{½þ
5ìËA øNHÓŽZƦÒ=	424©¼ö^YF:²o¬&Glþ¥ŠWÚ5ô»�“úKÏ~$Û`¢¥Å¢C�òŒ&ÒŽä\v¹
K•ÁÝL^7“–É…ƒÃCbPШЃ×=
½·øØUl‡íÎÛ Q"Ä%£HR‡ €cä¢Ê |"; jM†I:‡‘t‘$+¡×”À3ÝsiS$¯AÈwg†tUt¼
LÞÌ Ñé$*t´ƒÀœ¾IX‰ßHÐ�`ñÑû{ˆ‡GÒÇK>‚gB[ƒ6»=±ûò$}F6`y?¥º4uÐnØ=9NkÑz-Q*X³Sa¶-8gà<¯ /ŽüeÌü>V<Âvؘ¡ûΣÀtö	’×
j\²R@óæè'ªœÕËbD´Êž4A0!úĠ ý'‡Á™ß�@ÍdÔ�-Û~½½91"“ˆ\·Ž\án¶°šûœ>!�"À¬Ÿœì1¡!lŸ ôÙ0„к±Aâé•â6eª;‚ùÏÞÅ‹J ‡�ªš�öXâ¢Åm…„�ÐÂd
ÌHe†ƒa_cä†
ÆCÈe\d0?(RŒ±Ü?¯� ê2‘>veá`ž?/	êNŽJ&@#Ê '©UáÄ2¦2à(OËÔ=åùZÒ*´�ZÉU!”ÍÝP%h²¯¡êÒÁEÉÔ©uió?O9’ÂV‡Å# ÕÏ ^TEÏ:ýüÒè�pÒltë¥7�H¤ˆÂ…-0b3°DF– LФ`ÐÃBá1.6·Xt’x$œù6(Ȳ¾‰Æ`’ˆŠEDWk+‚RËUUUUjªª©˜Šªˆ·_3ÔXÀ~«&AüWü8Û¸š 2Q"¯\úpÖ�tCl‡Æ^ÞSP(B„A!DE@ûˆ8tÈcì"#$t™	;¬�“@R¦B;%,†áD§ž”Àu*f†W°ÂÁÐä¥?¸z"L‡Üh ^ä¢@@âéJö�bä”IDŽ`ûýÖòÜfÔllyŽ=þÎ3ì’Š±ŒϪJ“^`n—0^d)
?F"B ŸS†8«CëJ"'à_´Ž¼C�­Ž"’,"'>/ãJ¤X¢J¦ ˆ~­˜ ¥&¦
‰ ` }ù2@Ô”PPTŒKTA(±	
02HC$œ†˜0‚’HÁû«C8MÉû~[¼Ä…;ŸäûDýx‰Þ)1@Ö¨ˆ’¥^tâz‘ò�fýç$'«b„-
�Ät!¹®M&÷¿Þr󺡯^ÀìWÊPpAüähµE?Þ9«Ý�¼
gܪ
ÚuÇç7†ß¯€jX€JȶzNjvÝ™`•“Ý?F¹ÅB„«kåÒÌHàt�!;jeÜü‰ðdI†¤&“Ð7«u S@Dü­UrC€“B˜ºHÝmÊy^bf ¦]“Bvs@ÆÑ$í¶¹ÀøÅ}½Ç‰£ã:Œr¢Èœ
6ähîìÔb´9’!¨E*b	KEÓ )&$ ù½ÞúÄHari*$ˆÔ^Fî%‡aÈN¹ Dá„Öçz©ú`(ÑþX+
ªÀqˆO'ÛOœ~³êübL
#FÊ"P¢“kÁ*8ƒ†)hÈ{t„:�ÊÆY’* ŒA)ôwëÓÑÔAÙņ†‚ �Š&h“BˆÈÈ?kžC×Ä}›yAuH{IlLƒGÜô\9 YKO…”ì/|º’«ãKûä$·Ì(
~},áœí^›s©àGð�atIJì°"HY¿íÑäŸæ¶Í•ù0ñe‰h¾;®d¾÷åó¢o\€~¸}bÁNAÓ¬=fâ%`¡ð"«÷¦õ‡IÁ:r0”Œ0È‚ŒéÉý½¥{#¶)ªT°�ã'~Ýà_äòÉqe�ÐÖ\­¥Lñ¹ø(]˜¤‰¤ ‰J}Ú4.iÈ…•:¨åa¸
õÃÊE
‹Â?ëäI‚‰"•‚PäÀ)ÝÉ�¦¤¬˜‚ãq¤&»Û¼ó	)?U˜àFæQX±JYPðAˆâÂ&.ó‡ Åš’t)Þ`ÿ	÷nt€ÚLˆŒbx.1LJÈ"èZ`•R�Ä!»À}ÏòÂ)èxo,
CæE×Íww
Bð;ºjK8ÀуˆëymBY�e ~.í
’T‘I‰—Ï2à…�øŒèËÐ’(*€ÄV<²–XcºÀv‰‰™´8T†ÏiŒ,³õpÆÜã
ÿar©y˜2§™áÜu“0ãÆ‹„c¬)µ#˺P/ü7×�#Ø!c!†ûQ{’K…l<îP�GA» õV@L@ô�`ˆ!JxÿuÄPs`ùÉÁì?èjˆ|„(?P Ü„) âC$ªAÇ’¤˜G)"þ‡(ô’8’h ŠC	+Ù"aù~g ÷`\áÛOZê
PÄG°=)§\&ÔDF,P	á#�=|™2”ñ@‡Ä›µQ]�˜6ªÖÁAeDüñ…YöGã_Ýÿ�úØkÖIõÈrƒÅ@9DE5Ä2uBš‹ãj†ê¶qb”Òü�%§ãP£BÙ�11gëŸæüþ´DAšÑŒz¦d”BØqÎyÒq4†2YsIÃ\¨z*@¤îEëA¦»â!#3L‚•0y}è»v9×wj
~3ÒCàùÊvà2F›•%Ô’$í?LßO4R @krWƒð,*ü4%PàqW
Œ‡‰ŸIÛ€8„‚Ç¢ˆuQÅe…
uQo›òì—Òtš=
œBe¡%#¶­‘6>並Ê5õS¸‘Õô<O·¹bKãŸWF¬y¸Ž¢LA%-“ôu�âD�Ù·eàë¡ì?wÁ¸ûô*i”Ô™´Én6ÝÑN…is&Fýc
÷Y†Hªynë�°‘`˜…2Œ£eXTLܘuC™a¨q4I¨€Éa=Ù%z×›flÃ%¬PÆtâ@B”F
ˆœqAp‘*p7AÊÅH»��¨�C—�ã¸KOæë‰�áð$8sœÓÄŒ`Nœ;73É63
¶/	‘왞\äèË@{„XH‡tðŒË¹È12
»;!¦ÌKEE’3¸q,´%Äþºéõ–RDÉ„éÔøazˆÚdž]Ҭƺ�æ`*/,ιè=s
ñí–z¸³Þ«{øhïc•vÓׯžŸ¬ú·V
,ú0ÀŸO‘™2Clò‚†*Ya¼³%¤•˜˜lÖHQkAÉ
„ò�z¤£ÙüãD'_“?Ëu	è>„þ8Š&¥š(b�Eü'°g·¼ï™	 n›J6C™ñ=¶H‘²ý�°‘ÈQòÓaÇÈL¥dîáªX—üš—Ž§_�å›yˆš(ßYža64ð¥)ðfø†ˆxñ{)Õ©J£ÈzŒ¸wôž”Bz“å§T¨v¾qïç÷ád-MÐô@ž
Ýžœ	ŒdŸÓ€(ˆ(bÊ�ƒ°xÄ:݇S 5©ÀÕ0@�£ßG_QJ-U%‰¸I0ÂÄHÃ`EÌŒ°D„OÊæšD"dE2Ù›CA†PɃ¥šgÐôã×0ÜÝDq?eêu‰�àw‡jU‹8ËBÙå3
5»EÈPYs\™LárP+5ˆé�b`áÃ([bvÉ»¼¹�IšË‘aeeœ"”3
”áÍ7Dd³)ž'H`¢\±ÞçXG:H5ÖâÛœ¨Á'wH½t#‰GÊ/“Éœªæô¼be�’DLRĈ^LF�LW lƒ*t¾ÁñüÿX_«Ì€QôZ�£ç'GD_"}Còù—iêt‡	Ì:ÓæCS0€)G©?$pþ ï3}ê…nQÌT,ȉc0�/ϧÍîßëίG¡Â´ÜV(ý‡ÍAlÑcà_ÄþwÔœuÅT+fÎñÏØŠU·†oo­zqÍ~W4z s
Pá"U"•W^7QUp·ET6Š±¢!Md/q«¥ßz˜%¹»0.X!�Sk†_ÕvgÑDQƒËT…5šï'e¨¦D­2B³@¹M$™x<õïÓÍ,?}�K×ÛÄÐÔݾÝÀdW⦧»¯�
–ÒÚÂõ™JU@�¥4)-õñà¶)¨Â/įIïÕ3ê�¬š„pÜ£ãS?(r=ŽÈ؈d�$©D3ÂK¦‚	?]Jçž²çÈZºq[³C�ú^¼fˆ>	�¤drZ/ܽ+aÝ„‘#É°‘g»Žk„«“FmFùÁ6úø‹x©k
ÏHÈJE
�xòÔ®(T{ÉÓdöMjˆÊ8Qˆ3”spÈ9ˆZõŠEMPaLñ¯•®ß"…±ð�KáJMw³s�úßò@V!ÞäG0îðìQ	†‡š,�Î @úüÕ°6—¡*d	„&ÿŒÓL#˜ d‹dRÎ{
 v'½;déÖ²¸’PøŸœù|ß0¨¼~·›ŸêšÍ´‰¹�ÁU�A‘"_quˆÎ˜ª‰`
Luʵúf xÖ¸¸¸´’D”ä�rÜãìÓyþÇÇ$àOã!ËøA {ši
¸/§°]ÿ¿yCêBš´i°íA¼ä,ÂÀÇz«H~C ‡ö0„¯&Á9óÉÔà4O4éåK.QÀT›7øJ1öÂLØ
JU)ñƒ@æø}ÞUÝ»PÜI¬Ýdé&úµ§EB_Ùjìß{·ëcö–>(‹'rŠ g!äù¾o*}±¹¤ÅÒ÷Ë�^݈Å�àPüÄ„H XNÈ€ŠP{Ö‘;ƒïA$VS(¢""†”Cb""""„ (ˆˆˆ¢ˆ‹+0PI
,0C0JA AAAAA0PA
0PQA@PPPL¬AAA0@Á$ˆÁŠþØãüKÄN!B
„g€ä"Ù)�Ðbùù¢è³tÇ!ýÚˆ—©u$;çÆeKàø×F¿‡ö¡O:ˆªªx‡ßã,=^«ýÃ/±ü�y"í
tX¸1uºÝnºå[øzÈ1>�ˆš!>–B}¿²ïºìÏ1¹#l+–µ¨¢¨I*DA‘FcbŠAJ…_×pC
•'æŽÌÈЕ‚	‰>eš¨0 Ê„ˆ‹£Rtd$ÄdŽ1Å?IU%*[´%£6ìðŠcHÒ‘
1õžc÷áè9¤©'BÒŠOÄö¿z’ÔBà#ø^÷$}•êi[XgÄ„a"åEmã$tœLåÐÔ.ÜíA»�¼ç¨,”N�”H+CþnÅ
åá„<S¿€?'Õc“E„b·;]Ò
÷Óþ¹ý´Tª6ú¨$�꽞N
b?»<�¡àAÂoqàW©ò�¥Ë{éN‹ÿ“qAÃê£ÌgëL§aù‡ñ3T´ÌTHM}‚¥J¬·»Æˆ�³"ˆÏo—»&“‘\¢¬~ÚZBxÃë¡Z_LQ©`ÀF°”Èh†¥4ê �ƒùS(xáÈfWïÊf $=G'I0Ì¡
ÃC03œŽ6±ný“שëQESDAÁõ[Üžð·hvD
(¢Š4:òÏx�O�4þÀ[0ýÕÖNâ]ß"IéK�@;Ÿ¡O¥#ìw‹©¸ÑkGràÖ�hôL¸5£Z5¢tE;çÂH<’>ÃN,Û	œY´1šÚÁÜ©EOÀJ˜Üz“üqªOu¦O-¦¿mÍä22I˜:2É`d8-ãb	€ê0h7ÚÃÂXöÁ!DA×¼îÝìe-Ÿç]€m•À2&RåÂ…Šxa×71?	‚R–	õ}‡ƒÓ´8
‘$@DµR‰“@¾ø×Èsž‰DovàX…C‚ÄÞ\,JªK§U'b`†ÑŸ·³ö…á9VB+¡!,¸ñ¿3	Ý­P®~[	1ßë±ç1˜P4Ô¨	äw‹""vfeÜbT”¬Û¿¥éWÃT~k^ºqåûry˜¿æè×�¿�¼\²޺؂}Àwã?l?b„¨ƒ €¡""u¿¤Qê,
=Ãð}å	€ë6µ>¬Và­ÐÍ]¸`@”¥¨8`Ì,<_Ÿp6ÁÙfrÜ¡ˆc
D²ÚX‚XСF°®Ræa}ù&A�X"°ƒ£`î0Dʸ

�)ÉF„
I`$h*"¡X%^ð`ªB!š*Ncþ¹‡(�>¸0²¡äùá{OÕ&BM S!pǸÂwDÀu'Á¨wòC{Jðck
ròc×®ŽÝàì{^–
XË´Ì]I
žÅHÄc¤á!KÏB§çëº�ÄÏ
àó<ñŒª¨HFuÈPP{zëF´iýD/ H…Wƒ`\%>aº8\Ò0SR”~§ëWì$DîbR!ð;Éî¢ï½¸®`0¤ Dµ0s;Ž•2K§·'l(>2›‡-;¼¨‹o¬âû&vBÙ¬§3I{oAÜ…wNŸ^ÁÈ4`l™¶BF˜œ#"ã($ ÂõÜ©à^ºQ‚D§Å.iÛÓÆ,†ð�§êC%{€÷„b¿1jniÏ=n
Ü\¿×iᨄ!%¿µ¤C	
:È´FÀçmË€zÎ{<Ü“¸&½Ï¡ó¤bäéÞäîE;t)Y‡¤„"#¼ô�à惔Ò;1ZÖ`SÑ`sMKùó4O;‹ýÄÞSþOwmºã.®p⛯¬Î´¾�ù:&M
@ñz
rØ})
Q;`! �TÊ©Ú�E!QE™R—2€ŠP=�€¢ür‹'¥
‡è�¤ò?ro-™VlØ™Ð[@Íô¦R‚¨YÓÛÙDwZ�½Â«ç¾6}ÖyÙ„Ôä\9L‚À‘´$ÉØT‡@/‡W¨”�ñŽà‡µè옺ÚYÔ²€ÉC!È�mZk²EpÄ@£Û·T¹uÔ‰üä×.$€H0
†Vô+×
,`ÐÎr!CàÏ–PF¡(ÀL‡N%7´Q¤¸\¹(¹~x±bçpB„!ü`€9G|@àÂ
ˆXž£÷Úå=ð3ù\5ýô¢añÉ�Ý+¸`ÞôïLÃ0ÈG¡4Šòs†$Nr–”?¢4Á40³	—À†@1$…ƒ>ƒ�‰£ù í?*	õ?n�í>^ROóg84â@ˆ5îš
‚“ãq¢Y2o&eµçõÎ'^äm±.˜ý£—>Žè=	êñ.—8¼('ÂUÙ
ƒÖO}›BÝd†ˆ{
Óù>X‚<À´éxDRyÌ*‚‚•`ù°þQý^o_!P’yÖDGƲJ©^˜}s&!�X4ȹ€6›ÌÂÃm-¬»nÛù­‹´ªeKNfÌ?)ªn›)(¥„Áœ6Q"íí~Ÿ]ÙÍŸÂ	ñ6|²ØJ@è0À탴Äþ"Éä`bAÓ³ÁLMXBªNÒž:ä‡@’sb{�ðÝÃ¥,õÃ=Qt£¬‹Ùyžú¨Ähz ÷CØY3¦ÙD6n©P|2@BºqaÉ@	YNÌ¡:-A>1•(ëwÙП"
ñѺ	$±ýy›…:§&†›&D á
mšMˆ	 é1)
À
HæƒÌÌã5Ê¡3˜Ã¬�B
qJÔv†nPÍÃ:B�q5�!m8[)BãšÙv2úsˆ(8Æû©L$È‘H&â]™
{¡-­aŠµÏt1îTê8çS2Ê8[˜nXØS)†ÿc™»˜gM@ÁÔ¦&NˆÙ»Ç†ÎC.'lØtƒ8p(x2ê—NP±%ìy�†è˜e
Ä`m
JZyC)c‚d12[0#2AúÓ‘7B+‘ŽK”m·– ãˆae°£&¡t‹	ƒ1†rÍ.‡(nÖ‰¶Í»š÷0²Ðê
:Óm XZI)—3B•€áòÃ\]¼Ú`\5ÜÖbe………=hqÖJ#ü­¨‹‡¹Ü2Czu�[©Ï¹ìsD{§X–A“™\ßQÔ6£Í’!5-M€Í´{ÛÂ\Hä ÿ¹t=¶�&R£©
 âŠðJ¡†;�òÁÜ¿¼v5�ºîrGB×Â%X3\ŠZc„#‡@}×{Ñpj’D“Ï5·
.&²Jx:¢gYÓÎÞ™¿Eã }p�ótz8*èbY(ºx#:ÎT$Õí¥bdÓ�¬ØÕpài!°�-¢‰¥)Þ˜ÁDf!”®éHb€xɦIá1’kMº“ø,g;·ª4.e™&¤ˆÅ
“I‰J±>òBÀE@Cw1�¤¾µñØiŒYhS›‚dêO¯3Iîûtp3Y±[^üÌ6ÀÁÄLD(±¨w[ÂòÒ§|ÏÏ"{Oü÷Ö7ŒøŸÅ‘E4QE'tlYê9÷9² 4°‡ø¨-6¶ü‰»ÊP⌎µÙôS^	K)òBWãè91q“¾­²äÜ‘å88'%–!̸ÍJGèKÆžúbcP'dFv\ÏÇž6ÊP�‘(4RUSç3ó–2ñ0œÑŒ<€8fd^@÷%¨A¯Ðé	š–Y0.BÑ`q!)ˆ`lŒª)¨s0–ŽA(\™� `²ƒL£€êzÍÆ(dNà»þÑÿb>ò#�C~þ@ð_<¾Æ
©%�H–9PB±f÷õãè |´‡e ÕŠ=…‡Ö†žlTHìì‡óÀêM‚å	O•†µ±�Ò`ÌðƒÓ®±{Ú'Fa•é“ –¬¨c)âàwuUN¥ñ	Ÿ¡‡Iè&�HY‰Iì@ÎéèÑ“�Ï\<œÜDž‡“˜OxT1�ãD[@ï%å¿ôjŦËòp†ŸÇ÷uÖO@s¢gàR»aK˜CI7éAž-Âà�Ö˜óxw°ó—#²ûù”ŠHŠ½‘üð URÔj6÷n8‡¦/méx†ãÖBP’™jÕ07”·¬4k
•¨TP¨	³1ʉsô!†ªX”@®åxrq) 7'|Õ½ý ˆæ&›#­ƒ
f®,M1…WJnlHº…IŸ
̵e�+ÌØ»I.à‰cÁ Û'íðÄ›†5V‚ôedhfCY¨hÈT�øYŒSnIH�–º
6ÂO{#¾²�Ð05%AÒÐAu"1Lܹ6Ø@A¹HBK³˜âF
,*ÂÌ@¼00ÂŽlÙ&ÂÖc2ŠVÁ„†–›w[2¸hä5°T6ûOD7IªxB Ä�æ8ðO»
wр¬á?`äR‹žÓ®‡<8qEÉxèA>

Œ@…3Ê 0¢ô	B"�Ñ
Vë' á%²¤@rÑ@¡ø>¯\ 
‡X*êŽÍ"fè0´ Åpá˜,’ª0\/óŽŠ	öà€ŠSÄ€Qä¨%"„Á1S
 4 ÐBPEDL”©TÔKB@T’±JÒŒº Ƽ
šíŠbÊ…¥ÝœQQã*�Î898e.ÍÆ€h1
!Y9à˜[Å#ç	ª'´Õ)
øA‡@àð‡ïíÂ]	"ÑC‰Ø'?W­^Þ2ƒ ­O¸Øû�Àø€Or`H¢)B�0A	ëÓ
Á`¼öu¸M„ô(öÒLÌPÕ’›–Êy‘þÜSpôØy¸…"ˆÚA„Q@„†Ê…ÌID€Ù=·¤E fbó܇qñ!¡bðÁaˆ˜™˜šž�8=êÖq$„OÀoÁýé�Èi Z}Æצ\á­!
J¹q
$D	?8�Õô�¿·ŸçFÒ7è
ÁM
^ÙK“Aš5tÑ
‡æài—ËQÅ„2°`'¼2$
“�Ãú„1 áB`¶Æ«½B ¯RÕ>ÔZåè•›œ”ó87A
@ÅQ?)c·mØ?´ÿZ±ä�¸)²!ò)"!ëˆ�7hœyšÔ�µs„
Ò¤-×ÙNÕÙ²l�”œ1¨Qÿ]*¹è£}èk8K°ë9ó@‰”Ï…6
�ÁJi�»ÑSI
PL‹ ÈÈÄ¢~ñ’á+


!BTQ)IJÉu€0B+-E(„D!,‚ÍEÀ¥@ÐŒIHKD44�RR¬@"‘¨+F
ÂýKvf
&Î"F-Ñ há ‡B*Ñôú>7•8Œ‰P³ÆBY-L�ÈHaï£$M鹜ݕE,«Õ>>Ð'ÝVUÒÄÊ|N„ø§¯‹1â"Œ‚Ò}ðº(�MЮp»ùCDÝ‚ù è–"`¤bA)Ä‚rTã´1'? püŠ@<•(BVQ耈}B=ƒÃ‚$Icƒ?‡‘¢\p(ˆŽà'@{è
T
€		þ8�	$h *+"6= sú¾£WEDÏ,¡€BZ…Z…
ˆ×jí;¨âß�eF±’Dó‘‘�†1<7âù¤:ôS`Õ“æCu»Ò«¼yJbÔ»øã?Õ›27¥kÁ•~Ø4Që%=$K‡;‘"ì¨TäÒ±ƒ(oÍãHz¸¥A“R¥íÑ
7n³Þ'㢽ÿ?ãþûñ>êù|�\Ä:Å¡ý°úÏPyì±SÏ‘æ0` ¥"¡£„ª¨â~æß>"?,Ÿiþ¾€w§]�ñ!$�HrOXÊ$I(	ù¡œ	ýñô¯Ìnâ €œ@"zS/ÑÌBWaKQ_ËLÌPÔp¡1P©SQdrÃtC¸»™›¬«Ô�KÔ"ey
�ïúàPêÌJá7ŸyÐTE((u|}½£×ë «ÓUÚF˜FOÛ(ïõCzò'µZ‚�¨öSB±gÇâ@>£Pe •éÛaE'ëë�y2ª(ÕƒŽ#‚†áA(‰Cå´dvÊ Åp7JeJQ$”‘
CKæ1Õ’	:€ÑD©J†—�Þ�ê†�V% ‚a	ž@˜„†™†”4=Jè`Àç»�M(Æ' D¡€u	ªD)b”)FÜ>Ì!Æ.–‡¹Ðp#][¸Èõj""jóhŠ:aÇE�¦P¥mÜ.ZŒÒ–3	‘Ý®<)¶#XÆÀ˜ÉŠ•†9F4dÀ zˆ�(�DçI!¬DA2ëø¼taê3JeY!XâŽAt Ä˜ò<8R>Åž¢.‰îåÄ;)êh¥ˆXˆŠà B!ÐIÔ2ÐŒ=’£)à%:ûB
KwŽÅN©!Ò‚±¡
AÄ@‡[Ö¤¢©{Ë„Á'º«
Ø©j´¨Ÿþp4‡úDøBM(ö
ˆýÏÄSéøŽWå(üóˆùå3D	¦‚Ôì�‰Úʹúˆ dœ‡æ‡È›ëÍÝj]E
àŠ¹¾ºqù?¿,ú±"§-õ½¢�éö”^;Ù?‰ Œ‰
¯œ Õ„ÁI°î?Úæì�™°;{Ôÿ„¸|ˆ6by‚( @úʤÊ4?ŸôŸsì@�í†ÀÇåÎh†°ÄF¸}‘5ÚÅÄPÞ°DŸ‡Fž0Å4™™	’1AÖÉ ãÞØ$КL‘S‡kK�µ,2]D
&±vÓˆZ–ŒâÀ~h	âkB!0	
—³¦ðá§Þª?Ì8y’êbÐ-¤Lœ0L•¾:[”¥t‹¸*ñðç̬LuÌpЩ£Kï—ù¤ˆb B�$›×»ú	äõö=·€C�
ÕÙÚäɈJD\Ñ £#VåíL®¸‹†‡ósWhŸéˆTP?̇ÛÅê	?â!‰qDÉņ€ì
à|¸§ýøEûUþù%U!T%%)MU!IMü¹"¢Š()j�Í¿¼q>÷ùœv¾DO`àcÜÂ~у,„BP+1J²B’´‹ô²ƒôôAàÑ>�ú€è^á
±P¢¡úáÄ
"Ë@I
‡éöxú8¿@z+g7œšRXþ^nñQ/0*I$,~[\È®3‘3Œf‹‚`ƒ•lËPTTÄabäòvÑ'‘À2©0Ñ@-Œc'¸%
4QBˆÅDf9ŒÂ˜ ¢`Ë"¬±¬¬
\ÿÂÅT8à"� "‰‹
‹§Ëã@l�4Gh Ã]ûýwê&°BH„Põ;¹žÄ�ª)Òϲ�t¹D´¢hú
ËQgÔ2ÿìóg�?ó—‡ç|<7ýû©õÅT}⦉–,þ,Y7Ë§rLĦñÔÜe”$¾c´hIJ—à2£Ý¶²Ì’%4RŠ¦XU�“¢X¦[Õj¤/%êÝ·otrÛº4”÷7[Ê=3E6LdxкN’-¶eQi\¬õ‡]H§èßÍ~â)ó*o>h¶Û�Ÿ°SCÆncîÀ¾êh‡÷³»˜tZîé�TÙX\É�ø̆–Ì£êhròáá,“	È5â}ÃhN Á õDÄB�‘ù1WOïÀÿs’&ŒU�ÝÌÀ
ˆ–A%I@ˆ[ƒÃ€”"4?¬n¶a ©�RŸý¶v–ž�÷}àY³ƒ”J8ØÜÅÉiTËj‰Å,å0-’C®
ÿIÜöxt4x΋-õË°6![úC"éàR‡õ¤ƒâGÐdêŽúcë` q’,($€ ¡~Îf£#Dd@¿È^!€uK
ì(QÑ3¢XªFݪRþاˆ›™Êw éWJœ‰È†	!)ãpÈ´Á$ÃCOºC烑TUâÒÐI@Äp�
PD#û[LK°ÿ8¡„"ZPð‡øBäNƒŠ{B½Â†[Ö9Wê("�Ð+?�^1BC‰Eñˆ.(…ÃQ»�‡øJMß�K„FDTg›âl—owmÛêˆVj@*Mq&!Ÿ”جRâ	MÄB¹áé
¼Aˆƒ`0KQâv‚ДŠP¢
-ÂA;H�A&ò�¢
ïú\¹ïæóÑ‘Š÷Ëæ”*Š@‰)¤DY€ø‡¹}P ‰Tûz-U@á‰ø
”°kEˆˆT7(vV
~½p,ô× ~sÞBÓîÄuW¼!’§û©A¨¢yæ!Ë!f0•%RR�‘tíèM$ œàTS°<ýB‚«õÇÙ¾í¨ÿ�©
Ï	‹§ž­í÷ëçÀ`O[¦ÛžRÒlgS}im›2A„_ÍÖ¸Úµ…‚ÈÝNb9+!ÙDME
Mcóu±žÅu\
…Ÿga°8Ø"��‰H:ž&~Gw�ϳï­Ç]F¨¾MçQCŠæië¤ýFêGó~�­²¸ànÎ!S¤é³rÁƒâûá—-@�“_Yz…EŒ5$øb|kêòÜiràØYAé<¼ 0Š„Px|öuÔ–7ì%
Þ£ût
¶`ÀüìäÂj܉‰�AõEÓÚC-Q!C1ó
'ü“ÈH†ŠF
‘ôÆoˆXd�×ìn2‰ʧl1âJztË�>àžÙA*	b}ïÁ׋@tÈSôþ/@õñð“Ì	È
ß(è ikJR–Pcx[OW«…ꘙÃC°^†„«�!
¸®™oùLoˆð¾ÎÚÄöñ�öĨ Îp¤ðÔ
蜃Ý>ñᬛ¨˜¨·ØV>ð”HL§1i™páÝr‚l¢ÖJÖHf‡d<
†m
4F42wù@'‚z‡MxžßP:‘d’I@1�ì‹&³ò~É(ý·š×Õ9+â!Ü€Ôóu­*=sÜ|eƒ(D{tü¿Íö�ûIûIE!ù¡")tÄSGööY…(ØÍŒ{ãpÈ‹Ô¨²aH�!ˆ@ˆH•™B�(
.Ð8œè‚h{`θ±� �‚
H™Dð�3�Øý¬=!~㌉Øà0AŒ" !;;žºèr�Øéë$'Üg]ÎãIk"Ä0°„)
äÜÎ\‰î!Θ(À`šžß¢•öI^~ƒª^ða#	
�»ñÏá^ÍVs]Câ@ùÄç1ªœŸÈì Pâ¨å„̉SnuɃ1À¸ˆ¨Ù
Êû©®xHbaDHR‘†„³B€ÒþôCÔ…Ò!
>—*ë‘©$�mχ‡Þ÷ ?íòÉ
((ÆÍ2©øBàˆCð…€õ÷sPïUD‚¨ußâ6gîüÁþò"0‰b	žB|û¿â'¸x8RûTeF†
@¬>^i‡UQ
ûÒïÔšÛ¾À¯Ù0{¯ÂÅA>‹*o.Ëb˜¡) –Ý&ß�¨%” b€)	‚Z*¶©¨”®áòäkwE4�g•PÏQ(Àd'$y�Só|ÐïâW£B'lô›¾Î'ê"ù/#º“¿Žgö$m®Þ¨9¹Aà9ŒI0D™ý‰)ÊdŠ	„aõþ¹.]'eõK8»FÜF²šîC°�Ÿ“÷žÛù¾Ùטd¯ÔŽúàH€§„NÝ(/L*+›£
ˆy2UÊRn Ó îAéô)Ý}0œ *噥P.PN³d@Ú)«¨à2Š0s>ñ5Poâè·
c«2‘ð†&Ä0Ü(&¢R�’·hZýÄbcP”Ž�À„‰	º©hY<Ä{ƒóx༆Ä5)àÁ­ô
ÉäÀý!býb½ZžôOŽ‡ð‡£ê%˜¸LZ-@õÅ�y^�mêÐÉP¨|_éoö
æp6¶$B‚ ÖvĽzÞì:Eð²óÇ·ßUUU4Ì/èPdMË�Á½'áa®ÙD°~`nX¶‘„!�°b>†sYf£Õ5Åy‰”I{#Ö	×.
‰ãa,5P�$¶Ó $ÚL͙ƸÎpͤǩšaõÚÛ¿“¦4ƒÄi÷›C1H6\zÌÊ”ulñŸ±´&RdžTv#pªP—v}øåíhų“�ÎÌtrìcòÙjÀ8‡¹¹ÿµ-ýln`2ã˜g¡Ó˜w]š¨81WM”Ý7°Æ倪gùodváW^„ ÏžÆ؆Nù&
³í8Sœžð¡‘Ur§Œ�¶ÈHbE;£ˆë¯ðQvˆA�
!�®ÕÔ²ÐÛj¦B‚$…Nò„
„Ã&XW/Ö­†‹#k”R>4Àe°âL‘”ÎŽ„Ò`A—l¾„AšVÁw“!TV0‚æY�(Ê#	�€i´КœñwŠÆ­³)L%Â∩tÊ\Ș¤ÖØ{c¾LFàtU]:˜dËŒm¶�&|ÛßnÌØÄ5aÙª+Â	áA Ó½™\Qßo
¹|7KápŽøø)ÐRtGŒqæIÏ®u®ã€P"ÀèJ§&)Å4ihÐe¬PÖ$ß[+ØúlÁØá�h*Ge±‘ƒgràÌDhb%0VgŠÁáÃÓ8� {ÞS^÷—�¯|epc=Í71'\Y4öʇh™«;0ØÆ0èÄ?q˜Æ‰QÒš"I–™–—Ë[Ç
 Í!EiéÉzÎ\V<Ò—(„�½l	A9�=I	ldd(*/ ’a	’ÍøÀrºF) Œƒ ©n%
È©�_Àì!A”w»!*½GWHïìÈç}1€¶J(�K̤�Ðìå
†`�Úw5ç%1fJ[‰L,ˆi¡ÃlcyIQMëmÃÝU2ì&A 9"9pæ•Â)™™”"xFn²Z�»9@ø;87Ù
¡ßÄŸ!ð½Ù#Ôu±çÎwœW•Þ¤æõ)†ŠC8€0 ŸW"–‚¨ $	+#ç
ìâp;ðU,:ûw	a�²Ð¦Ú�&²wšc€qË�͸2¬‰€ÂªJŒ¦
ÛÑC�¼
ÕjQõ¡‚º‚´!߶ä5SxsS`µ²(¡¼9îM¡ aÙÁ‚Û&Ð�-†\N
E(Ä6Wcuª*
‘%Ñqt 09†*AùL{
ñ¢Iø§©((˪à¹�ê0¸lšÃùS�‰¡ôÇ´V ’ÁZFD‰ó÷]õ“ø.çúp&N˜{4|B‰Q1‹!DXÊ4ÏÏ’c‘Cöïaøà;3$2vÞxS/d˜L²?ÈJ�†ÉûÁÐÑ6ÈÐkÊñ=!¿÷õý¡ÁV{
°OôCÞ�„§#á�?7'àï'B‰c¿j<Å|,�,õ4°>ã’hÏ£ísylG”ÌÂÚô¢y£²D� A`ÁƒûJðÄ<7ÞýᣞÚ˜v ɹ�Þ52½Ë\#¹ G°¼Ox$Q@Ê�(~ãÙƒÓiÖ™vS÷:ÜòuŒÈ¿}r1“‚5A¬>hÛ~‰�“äW×s]Ð�êä0ü{?ü|sUGµw$ý!Kíÿ@�|ížÒ2H~ÜŽðI!¢	Iže-T2"Å0Õ�”>lˆMýÁ�Bý´B’,ÃôGELÃëæÐîtNÀÕDÁAºaÇ™Ð"ÖÉDF[®LópòBq]±?u’+² ì;èsÒdnÔ…Â:uRTT0º>p –@4@½¢Í¬s
&d'¬ŠéÜÀ'û?3–õÀR0ŒÔ®L¯8¯´pÄ 45ƒš`IDYÀ£‡‹Ä„(Û¡¯«çÐw]wDÐvU]Dz怙ʺhp$ uG�î>’ßT¢<*IK}ô
¤D÷@©=?/qÖ™ìOQ³—.Âá#¡8Åþ4#ýÁd°Ò"ha6·ÒFÉ„&ÃKP5Æ�:Â4pž\^..l	¾ˆ3ið¡5¹â�*â÷�
Q”`Cú¬E
,7[Ú·„¹…¹=yHÇÀŸÈ_ˆß“S
s¨ BI~%	žFõz(Lcü±;ã˜l-ŠÙa€Œµ�ËÏ{J¬ñqýøö‡¸5í4"VfÉÚSO
(…•A§Xb8ÄŽr\.½}}u+È›�p|õ‚t¤D÷Ù¼yä¢AZQAÒ-?ÆLxŸ9 g?t	ÂT”U5ƒ©=“Æm/ŸãB»^�ßà�Qs�'éceCBVŒú™ˆ¦Ÿ*@‚ýð4Òõý�í½d—žáž
”¨›ƒÇü¼ÀaOŒ²B+îy“„	ʤ@=|™\¨ÕÑø»½Êêr�9
T­„B€ ¨àR\ð8Ør(ZÑ…U
í¨Uåëø‡³IÑ«bu�
PO�$ÏyÜqt=Pò�Aò„ÿýÿ·v«OU
vUÂÿ�¿Ž4KAÝ¡„Ì°6MHS±!Çïµ
H Ï±³IÄ%QJ»¸/ÄäÔTs˜8„ƒ,ñ( 8oÛÏðã1W
Êl°"’!SÝÍqw1}Ç¢{ØOr�ó³�™ñDÄxÄù?3Œ#,!0u„³†~‡
`ÌȨ²Û;#±EF#±éÓì[ºÉ
¸G'Ên-Š<Ÿ'(»mÿ�Ø@¤ ÷\1“Ê@D…O†èþLò׶ó'�‚(D)#év(ÊÜ i\s,§þo
•Nd¯õÙÿúŽ| íÈŸ¬•kÖG�-°‡áàe$€á•ò}„À„’�å3¬TÃãEr¿FÛ^/jÀUK€+pT÷
_Ü›Æ?¡*¡->ßCÊÄc8?‡£z~0VZ¸‘½×/ÎZTþ”ÐÜ¡» üV_™–ÉEbñv{…¹ž3Oé
åào(
¨¯áúóf
8Ù8’˜6–¥ 
£ùý0áð=Þ	ñ‚ B0)@2Œ§¨Q‒°8"`•��=|?TgÜd¹b¬ÕÑ{âf#úÈçû¶?j H°’AUìð†|9¾âOP1	ó1!Å.#Ö€†ì¿uøÙ¨7|¬„5÷"#ƒ¹¡;á'¬oO¬9à¨Õ‚ð8l`¨–¢ ¡ÛNžFzud–4ŸÉ¿ÑÍ0J§KqÀ‚Ì…ªaûéÇ^ü˜½·ì†RHȃ"B2*,±
ÐôBÈ_XE¶Ž¤¥¨ˆ$a€ÊJ¼!ÐÀäâ:�\„¨K(œR€�ˆzáÂÉM(\0F¡”ßy£“ â¿P¥´>"tó�NˆbŠ„6•mJ2ò⋦�8g@s£¬ÊÒ–L“—Beø'—O�U€öF
AC7Ï?BÕZÆPâÓ¸•'{ãÌPu�ÁJS(L:>Ñ�&hÄDtãPw»àåè“
ÍŠŽC;LÓ&Œܲ3AÌôeS
Àãj–…äUŒÄmˆ§¦1°ë„›0äêØ“”Ô!ÌfÄa.tÔEXb¥ÆpCFmBo.(á)AbPP"‚3�s§"I:€ƒÇZŽ=fƒe]hCœÓÃ0íÀLæ#(ZL”®^íÁk½ÙÖ–%m.3(7r1•˜PµYjPv™n2dÜ1NèhàR”U"†L¡2à¶jJ *„M±
2€q6" ä,ár9)É%$'iÑŠ%""¿³xÿaþOðNòûz”ð�ïý‡&IpEö½JB`Ö´Å�p{å‰Ëwh\™ødªÊgû xÒò•Ïºh‡â¢FÀ#5é I¥$Zb v#†_N‡áêzù7^ô=[ëßSä¨�¡`,ˆ(ëÙ΃‘A5$‡ƒ‚	쎮A˜ÑGfˆw¡h"a‚/—Pª†­>˜”^ÎŒ„ɸW¢ä-±;9€‰Ì+Ì0Îep’:b$�ŠL,'Ä€òóIɈhIªîŠÞK$׳þõ”3¡C À‡NÕí�”�7Óô©Œ‚/K×€a$|~Ÿt/go¯Ÿ‘*Æ&,Ì3>¤t?²\
ã”Ã1Æ÷†zµ6yø€,€iùäý/iý¾ßÁD„,•r¡Í�_@K‘øƒú!!DˆMg2£Ë‰‰`
ضmÈ¿¶îpË&ÌÍÛc®Fd·˜[ex@ãL"ˆ¦4™0ÝÌàã�¤«Å·àšæ2›—Y¹J.$QHû�à8TW2	êaTª®²ü�BDüì~…f6H<�è…/‘Þk½+ß{É#ïqÒÕŠ~RW™?„#Ïìü¸É3þá´Àõ{k1¼0KBˆÂ˜¼­­”»0Ô™46
™ô»…´¶%:H3*&0Í‚˜Æ3/Zºº™G7¡§°Èši‰,m�¦|kA7heŠz„Ôez©õ0èœ"Œ`ã˜DŽÕJí¥Úü¬Sc‚CDagT,7Ïïž™…W¨)ïz;ch¦•ec”ÆU-�æ_J‰OQ>:h‰âi„Ïéù\;l\¡î+œ] !ÅÐíP²‚}ðÐi™ˆ–"Iùí¡¾HZ¿æ%°®«¯Aú<
o‡ßǘ“AUT�Q†%Óã‹* ,ù%P‰�Â|g•íúZb¢
jCî�>¸H†â
”<"X¶R>É"§½‡àüDõø\>@ö±± ‘ýPòn)›áa☴m"ü!d‡¢‡èÂ�_U*'†CÖ]æM4ždÒ•¨î.pòv1ßE2H‘Þ_.âàçŸOC™”ñ眥¡ñ!Yö0ë3³AœY	°f
ˆÏönä.“óÀ�NäCI@âÒ=Bna‰3P.±Çœ¡Â|R‡‹tä¢c@tãN*Z0Ybb>´
˜¢ª„iΤwØ�ê’…žÀ~:z€Jô‹"„V @tlµR ‹! ¢'Ǩ£ƒ
ƒ:7KÒØùPáñ$j*p%X‡ÆÚ¼jó>¯•iê8€nˆUŸ[ÇÓýÔ#¡_y×êò&¢‚(€†/ŽMDzÜá•j/�‰ø^~’)‰aeE‚ó®�úFù¼Ž w=¨}p]Ìw\)>ЂN�17òLBà�‚ˆ—N’ê‡!9zO
õôïNwa
?Ú0×QëE6  eQ=�1ùûŒ± dzÿ A u=1J�2¡BQ¢Pp�^D(ö° {Ó±LÂ)™Ò°ˆø…bQ�‘hMT	 /`YMÁ·
¬�†±À,DÄl	ŽFx|¬JP„’¼2f’"û-†z\0
0j(„YRÁ@Ä*”Ø0$g|~YLøÙA‡)—
C
™…BJå ðR@úSJöÙ’iX§Œƒ‚LŒ\3vR·ŸÕ\‰°@$Hð‹ÛDÅ!úB>,_’“ÝE÷%ËZȱ©,ôÝ:H Æz”ÍâÄ�	@{ƒ²Žw``a:Î¥&L‰ÀD»à`zrR»Éï ¨‚‚ ˆß<|bíP>' ‡ 'Ï+Ê	˜ªd(<€îÐL$Ž±
$´´´‚@È�á�Ê!\jD^ß=80^'ÙÓÐ#½7Çů›Ú/0>xqK!ð'…‡iew´”MuhðS¼NV¦ónÈÕèø†õv`C£#G¤ƒÉ]<÷~sƒÚvI)ÂÈ�€ff[îhÁÒÑluF1×…
�IÖ=POwvW7]6-+È“èŸDÆiÇ]Û‰2Kºd¥ØW©væ?¾oòEL…²ãQÈEm»öÄֺ܄�¼?S9„†oºëúÞ�£„SqåÅõ]GäìFJÕ⎸«ä+(t"˜aÔäH‘+ Ÿï8ÑŒ$&³¬ª;5eŠçG+†ñ
=¹¤d=o
,LkoQ‡]ˆÖù*Œ�ë+BÕ¦I{¾€ÃvÇ~²Î˜¼®08%x28`ó§i÷Nò¿Uz¨K�;$8™Ù>#Öº½!F(Ä•É£±#YUaÜב†ƒ¿t5„ÔG#õ2GúH$‚�ÙXhæ�¯O€?ÞÌã£NP¤–ˆ4‡$f÷õŽü—‰ñ~C¾í,ðб¦_lõ\ú{…ÁàŸFLX)ÖÜ#ÝrplvÎíS 4rNÎÓ'Çd;ªÕNÖúÙ3Y6o„}D½ÎŽÇ¹å©367ƒ~~t.#®D£IGxÖø…f€@æŠ;bZÆç…IÚ
Ú8ÕÉh`á/iF
80à@ܼεCá$<Ý­ÀñÖ°m�¸H“`bh÷züò%9jbI­­³MúŽÇCBõš}R”×®Á¥GüT	�b J2Ž#ڙ͗
ÅÄáàCÂOLæ-qõ߸‚z_6‡ÎÑ=G•òÑÒfq\³�" ^ƒ²à’ÇèÇÜylU˸¼�áÉ8ƒN}î<ãœÆ/^Š`T¡‰xœŸ-+¡Œ}_‰òeðxº6!02gGL\ðó�{oœ{ºŽëHäÀ¦NÍÅÆ�üŽýò_EwaÝ€lc¦Åp-nã„hpRÜ�Ž¸ê§eŒü¡Ì7�këæ²ò ð»Ã§9ÿÂ~bŒO±$l¿YÔ„×|äÄq’±)…AÚ©.%à>þ8ß*ª)µ¶¨—�Ü=Ýj$�²z#’^ôϧï¦pÔøs¨ÒìØ—%,áÙ GL©š�DQ¢W
�ÞC¥q<ÔfB÷æÎEdKìªQ±1¿�;õÆ6%®LUnk”�ø.T;:0Ë]`3šÆØó9RØM[€ó¦§Ýl­ÅPr	דŽ0i2ž£žrñ'a?O&;.UûÒX»»e÷:+{ÝúÓ:7ÙÂ!Ù�‚<LïVë¼Ù¼w~‚�Ø7‘¯X¾/
«q„dåÈ)ŒŽÄa­òïÙþºs3�V�% ŸyxðCÙ©’¡Åæ"hɸg›exï§¡à—›ÇÏ6@/6åEc´L™¼\BD¥Û¼7�q�aÌÖLÏŠì£Ë§6Pt<‹i¸@ì¬G{#ªÃv“8	àwÐ8‰rÔøZ)w†4jvlc`ˆôèÜc+`g}6VÄj1$ˆé©�„éá �ê�ª`OŒ�Fé&Èt½ùãŒGÅ	ÙÖwIKŒ4¡ðÝÄ9¹:©täQn
çVutKfýöå¶è¸„/c	Ñ­kFÌ`ìvÖ€Ãv÷qìS�I©;G¼VL®ï¸C”Œ{¢š´a2M™BlÂõ.d%®¬�î¢"‰^à8»k:
Í`¨æŽ*Îy²ªÙ%,	ê—[oÏðä=þùoVºå�¥ ð�ÔöF“ß¡W85ÙŒb“Œk–Š&H¨œµÂÜ’Pu“{}VåËW$3ÃB…ß±R¥<Ü
ºâ“îp‚¸z�$tiÊǧ™…ßhY¢íŽ	ßÆ~8Êz#à›±Èí"\;t„¸èÎú=B�¯Ã:`צ»ù¶üàÈÆÀÙÍx*›le²é·m»·÷Þ›åõXoßTB½IØíœW§FX€˜½
ÑÊ‘Ù?A39HÂw"1záº3˜Š2&:h€òƒÇŒÞAšýæ*Xzf�¿¸$Ãkå1‘xL²µ¡ Ž´«A7hª`˜""®s'_6ÈÖÐHþ åmtɸÉÚ3~=GÙÃ}€8vÓ£Úwó±äÉT-~Nšø¥ÝMn÷‚ôÔ¨ýf�‹mW8eåHp>·ÐÄêP•1€"@ò×rý\ößÖWM:C�Á+¬íÛZœ£·è¸)r5êòuK¿C¶VIæ
,v©~׸gYcòåå)\qe
b?ñ&œ-èE¿„èŠó»ÏEêUTBUQTÑÞ?[ã¿/“»¸™”Ç2˜†ã™¡�Á€½„왽ÔPB±Bœ¬¡¨NÔDnHÅÁ†â&�B(r<"5W&Ç
¿«ºãÂÈI° }%XS€(n@ÕÉ©€á¡‚áØÊ>})óyÙèEh\�FÿMêXeÒ°šwD½y.Íš%MÁÁIVa¦ª�@åÈ+BÒwúÂvú2y¥‘Ø£�E�8H´â÷<†f�ÜW…Œíqm­<e…Je�ý‹bj¥(Dp6îiAèÉ\ݯ6ˆEy3ÆÉŸ-l¯™òók¯ª({{·šV(bê“!T@Ê�ÔÉ¡%
PkVÒHq£³á¡G¯%ç±nLpDEiÃôdÆnƒïÐâ+=~Y±½¾éÒ»«×hôªLh²MK˜W[ã;šsU4‡Zô•9ÍÉo	Ö2
ñí“wi¼±¡ò�É=¡VHéJ×f­Ip™¾øÏw}= }Àh
AÐê0z=b½Ñ$KU"0Œ
"…Ü÷ÃÅ{‘r&i©N
QpB!!ÉD¥C±<@œ”+ø÷ƒÁâù&˨jc:â9\VŽêÑ®q.$Ò™Wm{LQ¬:ìy1ìaà2ÂiÎi¯…B΋bŸ;´³ˆCy:< 'IrÒF6»EàCÅà!‡ç{xpÖÍbH¸;ÛD"FN
âAJ&)¿¿/Õ?“_=U[ïçg[mÂdÆffL¶ZäÛ\å®òuë² àsƒýpô²C¾ô&¤{mLˆ¿{j†$®ˆÐ|û9rSšìúÏ/Håë·s”T!DKÑ&�5¤‰ô=dúÄŸŒù3_ø…}Q0ão¤¸X{åMÔŸzbt(2Œ6Ÿã¸Èa=/W«7¦n°ì!–S$<Ï…ß_T\ÈOÞ
–úìYZæ7•ÅðÝÄ;.H!dòq¿gé”(‰¹[¹b/°€ãf2>BH–%#$�
ÑçO›Âš€ˆÝtˆÛÞ´
-IJ¹ÂqRŒñÈ–E:ú@À0¬'¹©![¶MÆcÄgΆÖI5íØdÔMõ/RÇç™+ÏŽ<ë
œc
Ju/3b©=Æ°%�êS®©¡	˜˜êtM£)ØIÎd¢ スÃ%Ã.sê¨tñRÃ	�dz^`0ñC‹Î:@‘˜4p[�Å%ê#…;ôœç~u\|:Àჶáœ88Í‚3	ß¿.T^ä‚H$B
±G$
ÚD-*
o‰ Á:7"ÈrpAhÊ‘ü Hà€îjJA2@”­Âs©¶
¨Vs†�¼—ieG‹¡Z)±T{‘Ž»Øˆ¸w)àÀ	ô@1¾fIPùchZù�¡�ØÃ
ˆó<—≃nì¼’=3ᄆ_–ÉH_4e>�…‚æt„¥PNªaÆ“ã:'{¶°$$$SS€j|2:='ù¾…ñ·H#Q%éHÍJ¢Ð­´p˜`²)FVVÉ,”£2Á˜&!â1°ˆÝ-±ŠãÔ›âCq®†¨¦²AâP"!ŠÓ¶-^sJ(4v éëãjÀðH#È"•4TŠjÄn6ë‡`¸2>á…he¸,0¨Š|B´xÁàA`d
1~™ÙÉTtìq(>2-ÂáÌÀ_¿&AÜô8

‹ù}ûhž’ÄŸt ý¸J¹“\šXäŒJ•Òk_„=œ
ïCHžt±Sú½•UU@ú�ë
�8ŠBI$pB¯¬WÙ�9
CMYµ�j¸
„¨¡`Œj�ŒÁÉ
Æ�ÖWYsóX2-a¤=È›KWÈíËÁÒý	»iØ~×ñL·ÚìÅÀ×Ë;¸Ò4Ñ`â,›Cx)&s/uÄ0lF­3
ô`#/Å@ÆÚD
´Ä=2ancÈ�¹õ³RÌ>,‚àÈ¢]ÎË|v{CËÀqâY´i�Y~g:õ=�™;wIcXc×™áÙv¨æž»é¾¯K­N›Ý†ãsئдrD!˜ˆÇçç8r¿7X†
Ä8�Íæ.¶3d=KNÚlý´ÌÔÊ߇f×y©,ÌyÒò–SFüÛxi‘†`~Sô‚šÜ‘	´ƒM±æ�eE:~“³©Sž†Oy™Š@
w}TªZXB7.Úcß÷üT˜ƒQ0Ò;ÙÖ²Ô(Q(Fv%	…‘@02ÈŸ§
èzIQ!_¤Éª*—ª„&"f= ÌPLi34ÄÌQLƃ1¤ÐDRš(¢Š"#3Üb1{¶äÜÂÁ—tÁÌÄEY@²/x{_Š|KÎQ‘3CÒmV‚¥
ŸLnðNÛÜL¡�iŠ1ÁÈ\†‘úc„ðã#üri–{ˆ:ï�öíç‹>3‚(!š,ø;3ºNG‹ÇŠK	fjwȘ˜&j8
C”Ø=]±ž"K/ÓpÓ�¤ºõ‚3í0á)¾‡yÎs0_e�™�“C@(À7
`JÜÉ€Ád& 6
…'ÒÙ‚ß‘ûä Â0!$£
��ðõRÑñòOÊxö�õ>¯â7lÐ’¼9ÎaÏæz2$�€梎¢ïÄ£ [·¡A(§´αÀuŸ/2Ðy@èõï–Â%„	¶ÂêEé\}ÕS°>*xÇÞXqoE[È^‰¬9{àLÁ?!›±Z˜ £Ä}ÏfÌa.ºÜ%‘§ˆÝWfMÖtb@ŠŽRànÂ=‡Å²D¨‡ÇT?’þ`wEì8¥w¨\ãÉï…!ù7Éæó/Ñá¨ùÏ…}•]a a£PVB_¹ýÄ~v&âÏÑ'Š(ÇÚpûBH…âzš†‚;Ð!$CQd=	¯^¿qM{ÙS²B&ø�h<¦R
�ˆ�¬
hÓ›æ+A0:
RåS«‹ÉªÔuÉ+dfy',k“Ù•LG½!²›
Dƒ¿.-›“˜+G¦öQXiYü!Áù¿Ÿ²Hf  i…¡)c%~ádF•ú�>x	Ñ# »»‹KA�>ß™ X&…Œ"F%’½-Ó´ƒ�#$…ì}³l0CöN›“’1i7š¥1‚}EèÚu”¬+9–
K¹ûèÝ/F—L½%Á
tƒÜe‚b'0ÐDŵUvÍRð@F˜"…W‚Y‡‚f
ŠjES’@‡©§¦‘a˜iLàêÅO%Ô•g	$:¥'Vs5Ðèå=±¬Ì—²í†äš”%Ã*®Z%fJG-XŠIYm.á´ÞùGdlA‡¿ç�‘f6ë«ÖW·‡Æ@Y	²ÒÊ–æµÜÃaeò”Fg0@š×aÆTÚK€B'<•LÊBSI)$Õ	„‰Aº.�é
j©¦X
²§O‚ÀšÇñ29h¢WøJ_ <ôÆäTϘMÀj%ñ‹ÅôiºŠ]}Gae(ÁÚP9‡¯9Y¾$[„Š%èV¤³þ¸ha´9�¬¢ÒÐ�}Vu¨#¡f…äµp�¯}9>@ä–·®¥˜S
€†èL;J!aƒÞÊ®4ú‡†È)¬6ô9gêB“ß�0;{ND„„2�x¤30\YAÑñ ßóPkïO–ÒæÓœ.·—¸÷×¼÷ì˜ãŸ¼Ü?•€LP©Pä”
Hu+ ¥Tˆ�
4â‰Ú—@ r@ÐQ´œ€ÑB•uBõ.•
PªDN­½«Ñó˜Q¸8ude¥
hW�t°ù]�~Ÿ{WÊz±SOèA~ï'#Ê!¨ª
%d¦
€&%@�I Tˆ‚ÄÉß@¼_L�¸$XbÀ\û­s}éw‡aº‚a[-d`AFr¾÷§\=-ßdñ�Ƕ-­‡
C脨Ån†ùÄÅåÉFµõ¢¸Ña ÇÀ›„‹GV”!S—Mæ
Ù¤²Ã?É­Ö\‡ç
Œ{(c‰¯=môÿ=�!ÞúJ¿„ôÙßmB3�yW�.T+®]O¨¯¼@%²$wjа$rRžì0Ì&—
"…¨¸Zf˜áÌ›$YØ-ˆ“™ƒ­ŽF$ˆ"XKgÕ,žâ‹ÿOþ,%‡Xbß[Ú| k5ÕÎÔ_
’„²,ò€¡¬ª‘MŸöó
½¡Õ鎮޲™4SPQÒR $–XæD2–Ð¥ )˜�Ža%€™LÀ
m(æ
–�s¹’`ZB�¶ffI)1¦Pr;d6É�€3°˜Ùs²Øs²Øs²Ùpl¦6Ll¹ÙldÎÈcaÎÈcdÆÈRÙ,´-°¦fBˆd²eÔ†ôž½kÉÉcÕT40Âa”Ç}iL¥m›-Â[.Lˉ˜JfE0p
a…2EE¨ÈDÄTLn[,G(×°àsŒCQNY¤[
Œc)xŒw!’ê3c8	Ô;8IºÞœOPûüîSÓ‡½ë\Í
ªÄ‚ljo¦ÍžF+lµl¶S³2a™0-¡mP¶Ue–­–Ù¦f”´Ì33&bÛl¶Ël¶ËVËjŒlh•6LíYØW›uÒô¢(a¢¬Æ¶05
˜m®aA¥–™’�™×œ�3'KnÓ
β�Æ’„0OÒ~Cæ‰èdU=Þæ`ªJeBŠ1ƒ¹:·Ý3×ÿ~�óÐþCæ,>¥Ø‰¨‹sé+|S´»RKÈ{
j><8:_Þ}æ?ø/ŸòíKUÕL¤4”hQËw¯r=¥”8¹ö…­!ë :&I€ fPïdåP¼8ž:i|=ëQïú.7¾©Tªc7¼=$ÓkÓ¹zúø‘¿æ‚㢉våfo•…þuo%ÃásÔ÷tsH$`qÅ	ÍÅÞìõC²ÉéÝàß�8:‹""lì|³máäúö'f×x©"r£›Õ¶L1ž|jì0ÖXóžJnšhLÛ�“.v
).™³Ài¯ âZ$”V@òñ#³‡\Í,
!­ñ¬»“C¥´5"*(Â(�ÛFñªÁ¶–I«C…MlfÞÛX„–48`õ—¶�3Æšì“0>6Á¼u(½ 4lÃVY�Íêr \Ħˆ=ç¯=o¿@S"L‘2Á4Ì
/±jŒúX ƒÔ"ñÃŽmu-Ï,Õ�¶Ö§
€HM7"Ô6ÉfÊÛN
ŒºÇ/x¢)L	 
ÖÀ$âBˆq�4& D4hUЈ0ƒÃ¬™–€rÂ/€ë—J„È&7�ÝÍÌ¢/K;cªÑ"ÌTàp®
(&ðÁÕµ¶9%±ˆbˆæà7ktâCŽË’˵MÖÔvÜ!3o‰›MZgtL—n(Û½»èr
ˆ�hÊ,7°ÑÅ+�ÍZTÌ›qnýàé°·–|¤ÔÄÙ81Í32Þß:_2c|Ãlî
³�Z‚ãê�l‰"“zb]×dá�Æ;õÉ»DÖ‘”'á)ÑB9ÅÛÍ<ND¿—¡H¥jbwUôΓ2!Æ�Ä•[c7­ìºñB—tÙÙpÓš�
ª%EÐÒ^™à|‹gK·fí&šÆs9nŸÀ!&b¶á§rX<ÛÁžîÔuQÙ3d„Ôn¨²Äˆ`ëq†ÏǾ{-0ÝÄÌÊÆå´=]Ò98è]ÑaÆ3±|Σ»d]ûN$®8nÃ0×¾S�¸‚v2½zrÅÙíàÀÌ„„Ì2RŽ<×!¡l²‹Ñ.»q--2’ @Š°HÆ�v%™ÝÅâX
¶ã�Æj²+…C¢Àê�œl¦�ÈìÌ„%ÚN=Ò
|ÙÝñ†].ˆ†h¨†\2�4(ŽmÅÏfŸ(ϯPNãÈî Däk[«q½÷f÷ÂFÖh´{»XO	°(„Ø”QK€ƒ¦o%XisEGH+Y×…Q\èh*ì—"6Y‚@ ¶	Ke;dñ»iå�Y­³€
-Ìé´"Ó¡K’Ju6f¡ŽAöŒ/lñ«ß„½3ÎÌÏYÚ\n5¤w1ÆÛ&Y¶†[‰¨{õ�C*ƒ/Ãe�izÂÇuQ˜�j8ÍåH]PCû8�97Ä2ðŒFCЕ÷7/`4GÖ8ûËCYeè) SÚ†¨+ ç­<îeö�Š�`¶-ˆddI”d,�†�R0J@2y,^D»PwXLºf'–XÏzé§[¤ËE‡N&�²J%Ò×JD¼ÐÕ½%
�Æ
¯2ÒÒhcXk,«B†faB
rØæÛ×]æC�uVfUZ`Z`îßrÐ$²(DC^lƒœ„e¸0ÿJüìg1¤X̞єÐZ¨O†pUñâk­Ohä“X6%/"a˜Òë§#)}nwìÁ£›m›=”Ó•ÂcË@†l¡”Êqò¥¢ÂÝ9L*q4³„Ä—9Ý0PêêJ¾b˜žßX:FGÔjXjLêME›¸Ë²xÔºÀÙÑp&»-È
w—„T0:I¢ªJrÊmpØžÝg'}—mÖ&$7s8#ÁPWg	táèz„A&…4 uÄ:¶:o]rMá¹
:,—L2ÛÆh0ÆŒ_A+‰eËA‹=wCd4s½Ây3ÌNÀ­ªTeŒ²LnZêNÄ4’>Ì^i¢¤»�Ϲ�˜+CÓŒ†#RYzÁäg RÔPì:t?“‹êFP½B<3QµÁ˜9ÀÌÀër›s¦™ÁƒHŽR…	0zòh±5™b„uçÓ�å3º
­›$qÃ!eŒ™	é�¹G²f
/Ð cŽmÌ®œŒÐó0„7v¶kà¯'bG1Å„o‹p�œ	ÖâÒ _œãß„ÇŠ!G	!©�§ ˜Ã±2ÚdŒª¤dH²¥Ã’Âá€2‡fF¢Y‚›è\fíO¢å½4Í¿Äæ&œlÝÔÂ#¶Åæ²J®\�©ùec€~Ùôèz¸èÆÒuÌóR£F'•8½ÛHâºÁ†áµ‚�		�­ÎÁŽ“
íõ/êj̳œã�8'í†f�xÛÉ>¶£%ÌàˎXôá &(C\Þq/Rä(…çT·ÙEdìÕ]Lh�LÒ"`Ð*�»KA@/	¤A´BiKúÞrM
:·€É$Ž˜6@²¨t¾•©�«"d
Z0Иzˆ…Ú®{·³‘±Hòç|v£yÎú&ÛK”À`ãcF„Hâaâ.éeîòò=� !›Žå'údäUž�X¼E`r­m4­á\:©>YŒ1¥L
aJaÎî<Ò¥ÉàÏq�e�œn½J³m™L‰&ÁªÍâòD‘P¡Áãäš�ÎZUX³³p>½—ÀtjÌO"YS[2CRx…*á“�ħ‰´ ÉŒ´à‘ê„Ô6GX¼q3mV	!|9ªøÒáK¿N”ª3f…_59(ʇ´5K³%ÊxE(X˜iNÉ'˜â«š:‘η¥ÛL$ì�Ú–sì».êFÀïRôþâoDHI7a®b׈SºX�¸?«"�îƒJ4¯_‰½*—®·/Aí!ÈHƒän¸>ƒ‘
.ØP£\Zeì»34)pâ�Õè£H‡PÈ…ì$ª¤©ÿÇUUUUTEUTUÈ{Ò9/"ªªªª¢TPTF N¡ò�d(á>f“$7Ç8¤TUçˆI$’ÒHHC#*0¬)$„“M�Ø)S‚à„0Ü(…‚q7-„7ª´�UUEËñë
t	‚7«]�"e6¡Þ8T fó!¸¶‰}‚VöE
�EØuÜ4#¾;7#fýŠK]‚ôL.Ú¸C»FÇÌè0Š`,(hòÃqT„@2 `0¡¼ƒƒ�”ÙGSSdA I$”EUDUE^ãռޤ⠭”;Ò+Üò…@Â…$*3CŒŽMÎÜn ;¢&È*"EPÕ¥ÐCŠìw›áB’ã1{u^ÏGÐö0û’Þ¦3îñ¶8è±`ƒ-°ò<2›œm–]–6ITS¥Þ:	·V€.É©xÝ2™
°�™È7ƒ
¥
]T¥’0+MAz…oBBZ[¨‘uÜ„Q
Ôˆ^PŒI„
ݤ
&ÖG^­#–‘¸
wép ¹�„iwu;!fECƒ‚ÁÙƒ&4ļ:›ÃÓ
{€qÔ”ÇBZÝ
"“¹	„D�dJUÔÆ„ËZ¨ŠŠfª¬'•™	|ÀwY PèÀȉ«¼
”;¤J\�¢&º¥ D┆Dà�¡Á�HB9P XAwUÒ’
l÷ bE  �	ˆ  @á(FYXC&&U˜@"C¡…¬,¢ñp°|Çi
@¤_ ¡‡�z(ðÍ@àNSŒ¼)R;J‹TTÚ´´tH¨}�öpÞ‘4ß	"’o†ª‡/ÑÚT;Nà<OÕ¯ðc‡áJ
’õŠ¡3g”„Áãu:)ÒE@à!B<) ñ×_»«¯y†1*h0’ÊR�0È?0@+üY°;påزB}¯aA„L4¸&ωE00ƒéX>v!¨| ‘Ê 20$D)Z?Ô|ï: Qˆ$ ‰(!J¢ˆ’!ªTª(ˆf!„	D¥·À��÷EZaJ`¢Eœ9N]w˹婭ÃI.	à÷š%p€žP×&gý>AG¬@‚‡ã 
}%iPˆ
8Ñ<„
"ƒP*ä€ð,u>�ásîúì[îÈ5‹èWÐ
mã8è´WÇFRU_�<2XfÆAÁ	©Û!í†ù¥D½¡P}-ÿsÁøy2$…BÕ©Bm³áK…?´Cq�×PDë€PEéñ|ô�Õ±~ÚŒ-\„á­v€GÖzÓ×$$"Š21ñCÕ)¡ôŒP¬€x¨zPý�3¥
ÆçÌG"õŒ‚ØÏÄJ4xëò/:?tòn±‘F1�ÄRŠÊö0®ÒÔ60¹âæ$zI�Nì�´
ß]1s§Ê�݇'‹ŽåÏ;Õ/X; îì„N!
ãÓ“Ù-ŒÒDÒ4)*E´�YÄ&‰š@©Ùa‹…*ÅEPmnAK˜,€I	
‰BD3 à˜àÀò™Ë#"ä`øp|sæB ˜d‚Rc&]snÉ!È“ðiiØ”‘)ßš*¨Ç}U”¬ÿƒ"æ9—ȤÉ
æ
fƒ¦ÙÌÃ×Mwœ™`/AO«"#º©A€iPŠkÛŽ°7«æ‡,�wn7!CôÉÇ‚|e$a†gt0ì-;ü’�fíÅe&wTñ‚œ©%9‚É”	ÝõŽœÂîƒpL§wŸ&z<¸J€¤Š¦ºÛ¤�°@\	ZXØ P�ȱ,Š�ÂJ
R¤GÅS;¢&0�	ƒ)×Ð4"¼¢@Š�wЕ"‰:£
ì.A'ƒ°¾ŽåvàZÉ'^~E DE1 C
ð1¿D2PJ6ç�vp'Äqð^…Sñ´{^æâQ“.>5±>X?0Äòó�Xç#›ÈÆåT×™ÀxR+׸ñ+A³–Åo0cé¯IesÞÄ�$	V"8Ž‘HE±
ý7ª<�03Ê(€é˜H„‡t<ƒÝ7FƒË¹’$HcôA½„V–=Q}!^HJÒ§¤V…¢ï7[›ö;Ý#ÕšŒ,Ñܼ�v^ñãæ&.Q-*ÙQy
C 2�ù²›

aˆ—z@Þ«¬H&¥Î³…:Ã1€¸ë8ƒÒ ŸÄ•Að9Þæ0„�Œ’ŠŠ©	J¢Š¨Š"(Š¨¢*‚*ªªªªª*ªª¨‹¡NH€�JÙ 	úåPq
 üpPJ€_”g»ì9¯1𯖨ºC=í‹v¡!Žqº>ŒÚ¿"PÈTÌ(ÖªX®Ê.Zäl%Ũ€õÁG$PÑW©˜'–I�JG¬Ž†XqˆP”|E½‰â@² _6‘4ª�^OÆyí òzÁ ¹!°Âèsl¤ÙNÓ
7õÇàr8‡ŠÆ/	 
"ü(óõååbSZžú‰FÐ{H8]Í2š•})QD“Ùèﻶ°±ûa¬ ‚?XDSŒ?d¾';)•ü·0¿&à.Ø.ej4J
%´¤ìþèaû1Õ¡)
!PdâÀîR»@ðõ@:÷#p��ç¹|èúcÛè„‹§&œNÄË´í£k�Ó5Fš@É{8¹¶“`ÖÅ£QR¸ïÔ÷N!<“v-¶± ÔV6°Ô1àÆ€±
#ÛÍ´)—Ëii””¤æÙœFcÍLr\âÜCÒÂW	) ä0
T¢-0„²ì˜àÕ�³®Ì%R;©Ý\æp¤‹!pƒr¤L“ÓpÙ&ƒ$
e
ivˆ”ªÆ5‡2œ»1¹g&Z©vzàrÛ\˜Û˜Ãè¿”‚‘i”xÔ0¼K,-Ø“_]©VaA[r‡7âç=V…g´X«"©s8
oîð-1qÄ!„(((ò9qS|�F!ú€
ÓȧŽùÄ”z¯À'Ä-­´Ð[M¶ÞP¶Ì>*#šî›ýÃ@Ãc=IxÐ8±	Ó}7/°¤,6�„[] RENb�(’iÐ~»œ€•‰d &‚€S˜pßtæÂ2hÓù-
ÆAˆbU–R%4iR‚!¤7<Ùd9
/™Ð/ÈŸãÿf•èO¿˜÷0D±!‰ŸoÐoÚ7äu6¹†Á*1õ„Ø~³—¢–|„CûÏ�îÔ
C(|
ß>^H·­$ägÀ׉ìÁ˜š ˜‘}@r‡Â›¶šZB?aOÏà‚‚‚# P™è,±Š‡ƒßÕÝV³ú,q$�±�œe…´dõ	×…û	Ç~^?5ÉÐï$Lål‚4æ-áa	 c„]ANˆS”‘1e’’*B߶Sí@}Ä¥4 |d‚Eˆ¤
t°0Bý^©7eÔŠ?�©­†¾óóž%íù}E>½+;×À²{B6#§ ÷½M ¶�Q	 H²E
dà|”¢‘óøÿŸ÷º¹Ì6*›!Œ.KDªÂ”´¶¾çˆ9BíH€ú•b=þÕ)¶Í„Fè=:âIATÈ(Cù@ýR%ÁX84©d0ˆ.¥!0EP9
Jxãû¾Ï”"@¡á‘:_cñðÙ¢'4©2ƒAb– �ÐK„Åyì#'ŠM!úa]Ô™ÓC?Öæì6o:À5Ë,
ÃEêE⤚Ìf…äš!¹ÒÒþÛa¥ìÚø{ï‹Œ2ܘ
‡·æÜêòC«tµMg5¿ÖåÆrv^å2™ÊYÎÊL6ï½ÑÞÉw&Ë»º#�
H{È3”c0°Ç¤Í)»4Û¾S‡DYÁH¦Ã©{Û&ØêŒ*&Hü°™É{6Sb³©[Vå”ÒöQ0Å
¼åê3—PÀŒ“öY o+Nó˜öŽ�Ýñz0(hÁ*&ƒ@Ÿ‚Í “`°*áÀy+…ø‚Äì.C±¤Név…ÐRnƒHâjÒÈ{Ä
UqÛô÷„úQž‡D/Îú‚Aïø3 ?ÏûÈD�ÑlìÜ6!
8Eª9)Ô£}	ì¯Êt9b¦ôAP QˆG>ãÕ�J#>+¦ˆF‘ÐC
xõãA¤/‚åПË6‰·ÑÀÄs¤
xÇ`*n
;çe¾éhd�ŸRÏŒ¸nÎ%ÌkR,RAî�©hš@siðí¬äJD$1é�î¸ûŒ‹'¢kUíA…ìù��¬
!"r]µ3‹·ßW#³×x]?
}^:ššúË�ó¦>¢o��ž"�3¡�ízÿ>Ûm¶ÛtîÉ‚>‚	Ðçß$$ç!;!IôÝ$Æ‹@pB1`¸€¡J¢
�é ÷nGÞC] ²`3@’uüjˆ~rTCñ“S2ÂÌ¡Œ2,@ˆ&¬
¢Ÿi(b{âp=Uþï¬åÀ‡|b0K7Æš¢ÆÇØ°¹+Ï�%ƒÄ£^ºƒBª#òøzOSóOÎTPÒÿ­Ç¶:z$ÿÉR—ñÃÅ�[46¡J×ÚQKÄ]_:Ùÿ¸ôö¡<§¹É÷†Oœú,<4=ª(D�Ehh‘?ðl”ƒBI"D�ˆ›¿êùMÕm§0ÞQ`oܧ.HÁ52…!4’„ÞIB¿ºàvoE¢a˜0	´81ì…H_Ú3Ä	Xh!	‰èˆa¥¤f)‰JzEù„÷‚ÜBÃM>x�ù{e%=ŽóA¤úB:
`m
ºRGÂOiPîÕìKôÁQ‹€N�DÈ«Î
¿¨2 ÈXÿ¾ƒ‘óù;Â`>/žBQº‹þ:÷ýP]Ç4ëuR@®žï?©_-:u$MÈ&󉀸ÅzYasô¦Jžg€<>18
ÆvëXŠñ ‡(-U´ÁOË„2EÉp±ÂFŠ¶ƒ1×C"HC–IɪrPtýο¸8ÈŠƒÎG«gú>!€0Ÿ`ÂÁ
Ц3€‡YF¦Ñ§UˆÊm8Wü.@Ì3
O@eôÃüWs‡ˆ‰)€ÐDÆ”M°ð¾3	±ŒFM)ŽE
ÍL5=R‹"y)I“–‡üýÖtÍJYiÈ êZå°Ì!÷‰ª'¼@HöwêX~?ˆü/ÜAéÛ Gß
n'º6p¢ä€@–nH<ûì*©å\þˆB¥ThªLíôe/UôVù®ØpÁ`_²zn·Îˆšª
íàóÁû�Ú€¡ù~0Ô{
éþŠŸþùÿÂñÿº#ÿ¾ÿîú”î�Š?ITjÀ,
JWÞ¢}àžT²!¨»õ™`‚X쌭RtH$æ8ЫŖ-Ä>Oà<Ÿ÷ÿâh¢/ëOÀuÿ(#ä ûþï׸1ºDîª;ók°µ\ºç9I!õ˜ÏÓôŸ×ôÿwÛ¡(ˆ¤¤‰JX©Œdþéû�éü}W×ú-ã÷qüÔPð1DOºbæAîÉÐÃêa3º’14‹3v?ƘņŒ\ÁMD†Ù¢ª‚ÀaH@ôÿ[­†ŒNpï
ó‘,a	HÂàqÞœ=`n?Qú“ía„ÆÿwF6ŒllèMŒä¤)f¿)ÿ�ã߀úôù½éAT�Õ�eŽϸ¹Ñ‡b(T´Ö\(¨üÉŽZ4°V Ù“FÓ)ú ÄK¥t…ÐB�A2-QIÍ„™  ¤z´4Ò”±(QH$É$‘
ñcßÃ<�Ü	È%é4tIôOˆ@íVEN‚5Œ¸ -ìˆB}rË|ËýÂùœ.¤žêPߺõI™$Q‘M`†¸ð7
@y÷|öüa¬`‹ÈÅõÄa„°…/xÂõ*rD8JrNñÀ*5²€hz‘ˆ‡UB—¾’NJhA=ª´¦Åˆ‘O	銜`
¬TÕÔ¥>!t¬ f(äÉ—FÛ!-í{
ûÊ»ÁÈÄm÷ÄúëúÛ¨)ÿÐ,ÙOô‹"Q}”;î€ãJ?ù‹ýL{>º¨: ûg�ìà}¡_´ŽF›EBçT:bŒqfK„ÈAügÑ$B"\wP4ÍzÚ+Ïót⨽ryæIhÓøÙ$¬0(Phf
@
")Ž“ÊÐÿ$DЂŸ_)E…D=ÇYH‡–:
%0Q�Ï“ÛçôúŠQ2,¾Pz
h8¸D¤€
ä #¤:ÕGþ˜²§@×Xj�ï’|¤2RIõaŽ,˜SdCÿaOlŽÌü„
èUÀ¯\)÷Ø¡í;Ë´ 
H…Y-¢Ði
�@qÞ�`ñ=)DJ˜õº‹š³óÕ“þ #VDίƒì�AóÝ<8
 Ó÷ ­ÖÙÁ臲:Š€r!Q>U Œ�¬¤žô=\8úÉýiî+Û†
è´v:ÊÂP"Ï`êB�ù¬Ï�æ8~™ä)ˆ`ºÐ™È›#¹""ªqDÈÙÏ«µù¯Ù`±Ôfé·O‹ò~šfcÕAZ×Àɱ2°,³kˆ(ifΫ[n ‡pÜézÑBdÄ0ãýØ™I)B�ìr²*+…Ž@¡<šûÐç?#äLí“
Â9!ÊÇH(éÏ(ñ!U#C›hAÜA/˜›fk?´”T\²p°1’Èð£J5ľw¤Æ, 楈ÚoZ–;?¿8i2Roá9ULä%¦“ûÕQé~
SwAÀý¬”#0<4ãY±�S0$$µvñY5.°­s¦Iœà„ÍpU1™‘¡àí]haŸ›<À.8nJ¶·]…Yÿl³ÜkœeÄ8l¤�!ä†gºª2`
P�çQijfŒª~ï.wL+Smòu“71|;•Ù‹3X´ÎNÅâH§-
JC°‡Jb$Ü⇳NÌóâˆpyt9åÇYÍ8~JnVÐ\&{¡g~¡˜uQÔK™DhCªEžù»¶‰2$âoÆé”EC´8“$"œ’X–†2ÿõ\ñ´{ýõ‹·çM’níÌ
`k=½(ª®QÔË&Ó2BdÈB*F—Pø8)�cŠqŠW*ЙÁ­âÆ‹Á¤ã�›ÒFž¦‹U##º6›þ´Ûmáó‚œ\KóñLXPç•Bp$ù�L¡ãìÉêJÄ1O‹¾à5
:ŸæŒTö~14Í,<;J¸Áˆzô?®Ê«¼/€–Åv2–—=*që½,]ÙäÛG\™.
€—!÷îåà)�òÝ!ó”µ1E|ÆÜž@LDd•žiÙ$a¢€ÅÖ
MÌ
Ü
Ô”‹Ö8Š!¨uOù¢!Ë‚ƒ“ÀW©Â8?âW8>0-*~a“,BPÄ30ÀDЕA-)­
Ä‹H‹Bž¿R^`pÜ'9Û’qÞÐ?ÒÝO%»·0ŠF d‡±Ñ;×ôŠñš=q8”Ts‰Á t
püÇXW߇Å*YîäU´øÏ)C¨WêAܦB/Ëè;J�	
?Ý—ã*ä€bY¦ãþ%ÿÿЇùÇ‚	&_0‰çÓ¼’�
)’…h2N�B�hи’ŠDtƒ¡"Z4Ž� t‰4€˜Ù£¡ÿ¡–$y
¼ÆD}”;Ø€*B¡ÌÀ:"(M°\œ
�JCL@CHÉ% …
(DªÄ$HR‡'MÄ	D5#))ÕÑÇ—QfÀÁ
THÆõö::­Yùƒ’[ÇŽº{}¥y–!7$Z!_Ü?ô§î¤’Àê¢ßa =У»Þ’¡8F}fÀúÔÁš€‘´ø |S'½Šg÷vLÎnÍÂï•
�ûÒ jSGÿéÿ…¯ûOöxk‰Ø¼N£˜örÖB°g/ôÓPp_²;^d¢›fiHù`S
ÔŽÃ
â‚Œ_Ã"bi	Iâ´¤‘F~_æo÷éüG.Žßì¿ø{reTŸ«þñ
·ëÿ©ÿÅÿ^–û�ÿ³èúw¾>ªÏ$	Ò)ä¸H#¡9óï
??i§ 4JÙ3œ02?úÛX�ûHC^ì•‚F
¥j™^¤>pÛPÖM[»wPÐz\�ç‘©WÚq*D¬H(P£ ’@!@ˆi‡@‰öòÑ??“ÀÙ£	¡F†°S
JÂDñ5‘M‚zÊÕÞ@„L��úCpa»2!-_ý–øb€˜1Æ6ˆXŠ}eR‡Ã	¢K�ÅJ/ý_àòôg&§uHme
ã¶a”z�*ÌË“�9¦(ƒßÞdTï™
JÎ(SÆ<‰üôùýåôŸŸnaù¾“òΠ×m«~ñ‡D¤‘9¾yþc(.TPr-“@Љ�ù~Ì€~ðCÙŽþÜøï"QØ€ÿùŠ
É2šÊ�ÞB ‹ëÿÿÿÿÿûÿÿÿÿÿÿÿÿÿÿÿø�4 ,RÄ�D�@0"ÃÉ÷×Ú=¶|À+ÐQsNœ;št
A@
@)JRƒÈj¨Ù�h
¥÷Þñõ¾{ï¸=Ò�¶
$ª€(E(m0�ç ¢z{ço´^½^|'º8D®Û³ºHU;¨ùÞU@

K`Þ±}€}äž<}z}èïa÷jC@³ÓO îÀ9MR�îöÄUQ¯JqÌÛ§Ûu寭¨Vã»×ªž=UöÇÞͶÝ{íÒKZ ǾÚúí{ƒæ:ûÁu�·ÊN¾ûôß=ç�Þûï»ÝóîÂW§yáÄ$|û¾Þs½îíZš}UçÔ-öûÚÇo|ô 3|ûïwo]Áó¯8ûî¶uˆÖç{èû¶,`КLŸcE( vÕ¢ØRŽÃ,ÌT„èûÕ�]¾º"+ÝíçšË*Þn�4)½ë�»—Û¼ú»ïz¾ Š 	¬Ø£­7½Î«­‡ íŒ–Õ�0´Ó@öШëA£ ¢¨:ú{­êÙ©²™7Ç­ÏDBÛ@ÎÇ^‡¾à½_b@zá+NwÛuUTÙb�M1
¾Í Ñ¶�)Ðhu“{9]�];溠‹f’’Ÿ{p*‹RU+ÝçÐ+^ÃÒ½=¯®ÓÓè·�­›#e€©¹ßv^¯Ÿu½ËÇßO½²lí¯´™
ñ½ð[o|öó/}}ÏTve-¶Õîβ�Ô£[‘�°RªPÐÑAô€  
EQœ>}€hh;½ÜP¬÷Þîùõ€£Ð€ß;’�£Ð °ëJŸ@ã¾>Ͻ½:=ëôãwwÝï^ß{½îú^û›ÞîúÍë©ßö‘UP 5¯·Þ^ë¡­öÅÀ•v³M¾œçkà(9Ï}yö|·»6û‹¬O ®×Ž<ïž¾||=òÞ‰%÷zœ<9vøò^˜Gvóßg^o­>Íí½ÞûÏ#å¥dg¾ÞðiÈt;0£ZÔÍi…µg\êÓK[R(͆†*Ðh
’d”�"€ ª(t
ÐÕU@^š
Œ±©ÝÞÞœUH{fH|úhìÍb�²‹nð k4¾Á¾Ç“êù´wÛ§E-ËgWÞëÜÞÎ÷Äó×­ó»¡ÁÒ�vÃé•Î³ÞÙÎû¹Ã^ëQ¦‡YÜ�Þø�<ú¾í÷‡Ó‘÷Ù÷v½ïlôê½W³Üï[ï±Ò}‡×½Læ×gO^+�p\Ú>¾‡Ms
{cï
¹CïÓ^û�§}÷»:
ç{ïﺛeÕ©ººË®v5¦/½îô	ÆèÐꪵô=[Çßo»Þ½ïorEÛC›P_`r)’T/|8÷wuôú:û_ow”;_Zç¾ÕÖ}{ž—Ë}owÞ=>¾ö£’{í®%@ßcÑè¯{ë�ï·S²º3žÛ|"û¼ó zNƾñç·­+OwwÑžÚzﾺï¹{ÜûÍE+}Η½ev=Ý{Úï³éëêl�Ô¼�^õ®�¶m}wo¼¦Ç×Þ÷=½Ùì{y_]Û�óËyëáæ}-†÷ßmÏ/mØû]Íîñ÷Ûçw.¼ƒîîkï½^�]¤>öãÚû¼ëÏ›wªâT醶îç­ëí÷žkïaÛxí\·suW,¡özó&Û=«¯žt½ïzî=•îûíöö=÷»ßlÓ){rïx½®F±öôƒÙÄû{¶à[Û¸ô¤æâîÎ*îõ;-^}>ûßxì�}eÖñÞ÷4{

  éë{žh=Ûßyõ_á¡ìûÂ÷5ÛsíÝ‹°„QÞîæôQ§@÷{Ç]艧Yk¾Þy½÷›ÏŠ­¶[%Xô=€
@½Jt :»¬:²X
sÛ'§§^ÝÆöÙ^ÉNë\vñ õyïGu¦#�¸úæ=ÛïX׫ïº*rR±·>ú÷Øo¯·Ý­oU¶ß:}uÛß7fã‰T®ž€ª"Ý›ÛÜ·«M}ï§O³îÎ5¨èë¢æÞ±é4ÜÎìÛ;y]§yê˜õ8c. šhwöÀ]šõ.µÝܽã6Š¤Ø-é¹WÏpïnáR.š× û3ÞÖï¡÷>û{;ª÷Àï§ÛæØŠº«eR•£Š*7Ö:Ð+m-¼Jw_sÞÕxÌÚ–Z¹@©Øàæe»nás½<œ9sºž]ÖºqkFnúûïß|Û׌z&FPM·KvœßôôXÒi>îû¾¯9O>ûã¾ûq�¡Ÿ^»Ý÷œ»n܈»J°è¨•ÏmN»Üu=FRë¯Mke<ííx+» t,îUen©Ý;W%§NÜõuW»¶÷{0k'‹­ØwenC»ŠÓ[»¡U¶…o{Ýï½ï|ºé» u–¹ÖÌ[YjûçŸ}¹Ü6^×½kmæµìRí—»Ë�>öøއʱeôˬúmdŽ¥墀*€³-�2¸ö}»¶3ÀGa+uÝË»wÝ«Þàˆ[@v¶5g ÕÕn%wxú¡ Óè�–ºö
 �}Û�öëN_ZÇo{xrÙϯ+¥o³m”ûÇw®™uÍó}ßN
_ZùÌòÑ[îïšCÞï\ç§Må�Ð;aÖì5Y�ÚÔÐ[Ûy=C@íG°rènçGJÃÛ}ï»Ï°W¨%T§¦ó/bß}ãß;ïv}çpï]ﻢû@Ä`·ŠÛo^¶ñÓ¾ïx^¬Qhw;ÛÝmy½·Þ{ïq-õ¬YÌÕÛ\îØf«×Gª{mzî&õ×µñ÷Þ¯Ž½íÞÝhwÝëÙò‡GsæÈÞÇQ"‡@¡®c­jØEÕÛ„¦� 
 
Èh
24 ¦šŒQ§¡'ê›G¢š4dhÈz Jh� C@FF€&Mô©ìˆõM
é2M1=F�2
†€h¢DBh›E<Èdšž&˜©ú§´OROTýM5< õ<¡§¨Ð4¤D$ÈÉ4Á1M¦‚©þ455qŒ1UD5KUTQA0B¤ŒAT’EHSDCF1ùO‹tK%PmÌðtÊ·\šLŒ„  ¥/(0†¯ëýÌÔÁJEÐÉ1SI%1M%4D“LSM-RPI5,Äu°`¢ š¥¦`	jZZ
I b(ÉÃ,²H€(XUH¡)-
4h ÑQHªd„QE“‹!H4KDS>Ü(ÁQTTD
¢ˆÍ «TÁHQ
521UDEDDTUZ5ŠTEDE34Õ,ME�PÌAf#�„ Â@”8?>j:ß9Å[?o«æ¿
°:ÁTQø§$íÃŽ¸Ãþx~¼,€¡üÛúm²Ê¬²+J[R–RDYE%jª6œø¨ž“þØüœäÃÚ™38Ð!eJŠ**%‹0ý]vý¢ä4= Ç¡ŒþŸ³Ѭr@ý	ؤ&"†H*ý]±8ÄB9
$‰0’(a#`0˜Bà2	ÐL  a&	(C#…1E%A `’“õ`ÐÄ’¹S2�+m“þÖ¨róUD’b(&°“#°™¨ÂV\{ï8/
�¬PmD¥hÿºÙR£Kü@ÌkJ«b´am¿È5b¬<QEcÆŸ¹joŽÜ"(&j&-µÊbÌUm‘Ƈã´U¶ÈÁêÒÔjÕ†/é1Å4«ÁZcs^¹\Ò‚%×[UÉm¨¡ÿ
ÄÅ–Ñh°-±QjÑ£yJ™¢ŸÐÐÜÅr1EZ‡3B±sV3ÿ%’±ŒÂJ ‘µÑb>F‹¼£ª¢e¢ü8›‡Dã”aev$(0f`”-K/â\©ç)¡øµÌ°B°mkZ0¢‹DH…`Zh¨8ÊȘ>o¯5ùŒzèýzýñ½›ù÷þoæ»>ª•ùdôÿ£stC�h›yM ƒ‰¯±€qƒ´Çþð‡â‡ÇýŸ&¼ræ8ùnÝ1eÊŠªŠªª
ݼw�v�7ñ\ùóæÍÖ2,fúsœœÛ*0ÝÛŒæ¥Ù­¬"nf¬ˆ×:;2Æõ\ök9A„ßÔÌ™²Œ‚|F`0E
Rvcæ€í ,Ðà&IÍû\ˆ äüþô@©\Œ&²»@AMDܸŸ>²€”h—î+œà]¡ÓNóF¾Ïú˜jB•$†"("B
R¨%€`Ba¨�™üS‰LÏ@ë‰×|ÀZÀHX*™Zaîý§ä0ûIŒ?)üù|Oaðó8’”L�s„”/v`	Ä„ÃH
RR:1{É©&Bª”b¢"
€ÒCA”(
QUPIUQQE	LFYã€g!‰UJHD“$ILKLB3±`ŠŒ Ö¢1yf`Û©-YHPMAET,A`I„)IET¡¨0ʦQPFÇ”-K-­)A�8M„–Xë8S…E›Šhj�qˆ€¢(ª
ˆª(‰()©Š�Šj€šJ)j¨"*£ãN©Š ¨¢)Š&
bBŠ
Š"‚
`©H*Jd‰ŠtÎ0E$ÏÐÙ
SA
CQ,D0Ì0DÒÔI0] ÂV%¤)J‰˜ú2˜—¸dX¼‡¯@éT¨Š¤¥	#S�@D$V£JX$‚³%’ŠY¨ ÌÊ	ŠhÔ
”
ufL1$­sÌ<`*[J}æÂ,|¡X°¨dÌ„ŠZf'´˜RV¡À‚ (©„©JY&ƒ›"H’&B
)–‚�YKD‹
÷áÁ™Ü‚)HZÒ$3ˆL@”‘4UEDI3!

;œ ã06fÌ14ÔT”±2KfLÊM–@E0$ÂÌ]¥0(f±¢ŠT(¶•PR Š "6ÑQP"**ÖY7dÐÌÄMBÔLÕA�DI
2L”A
Öª‚ Ä(�hÐø¡("±5,A@X$@´
Æ")RTÕI3, qTZÖ%
h"1UAEX*‚5
ˆ2ÒÐÄä–8„ÑPSK4@ƒ&m¹2,QˆŠ6ІB’ˆ"i–a˜¦0ÁˆiFbb‚ib¢cvD¥ETLM0Z—#ÊÆ"$5Ê
,�$�…D1SQ
$Aµü³&:‘•PPR¡EPR“ÂÂPU
EIB.@¦@‡�M"¹ä†fQARÊ„Bj2ˆ„ÉP‹
�P£©CŠº˜UA,MBo30Ï+&b)`‚	X©
¥*XbJV‚I(‡Q‹âCŒJ@T”	DÔÐÑExa1L$4E$=,$¢¢ˆ"  š	!£‹ÅÒQaU@RÙ³fˆ"cx˜+d
3,A
jÂY"‚ªý¸àPHI1U@EDDÎûßk³~‰¢©ª¢!
 ª¢†�šH™hJ¨¤‚""¦*)j¦œ�r‚h�¢"U‡Éà4QE­ÓÔ%-“4o	œe#	2cc†G÷FÊÐï¥˜"P¡–’�J)¡ªB9Ë”ÓQTPIDDy…-¤LQRdT3A!A$I?HG¦³œÊJb*
(¤È¤Âª¢¢B$ª¢‚ I(…¨�ˆIV�¤©ƒTÉ®ƒR)¤š(JŠB¦‡0SJ•"J
JHªš'Pb£)4µ™�6ñ¤Â+U*e‘	’dË#”´”1C•
±DRÓmÌ]&H1‹EÅ#®E�¢(EŒPEŸ•*e‘ *Kx“ºC#B@**¤ëP*e¼rë$¶ÁëIX‚H¨È¨„–WR„ f’®Bä;ƒ ¤ª
J–¢©Š( ½Ñ“‘1UUUëÌ/Zæ
P”Ì…QO9LUHd	�B£zaYY’¡2
Y}P⹬-!ŒhWïµ'D¨Œ‰($
Bd -–äJZØ0Ñ,”„ÀP-ÓTÕ	4°Ñ$Ë0HDÐÄI,DI1M$5@ECBÁU04
U$ED,A2±UUP± ”L‘3%D¤LD^ô&K§až�m �a”O�lÚIcBÄH H¥*‹ŒÂ¡
”‹J Â’3¬ÃQ$™á%M4•JL*B,ÍHt“F ì0èm¶™#ú ñ~=ï÷"
ľ—ñE~w_Ò¾²R¥Úî´öÂH¿)¼{“worŸîçë„Jò­ùé‰÷Ä&MîL
NS³€èyîò|êST9vv{ýÞ{eÚ¶žÀÎZC	¡¤eò×CUnùÕRò+=áUþäñQm³‚¼‘�Øub°;ï·&ŠN‡Væ£Æ+BÇRŠKúÿþW?è£z½ªõz°$ËÄ~Ë'DL3¡éÞDÒÏ0¾Ôo/Ä­$$½z¢Ïú£þâœ'çóÿÈ„ƒöô¨±êüîG©•¡¬#ÿs=h“‘X„µ…ÅH�²ÐGò¹
ã³”ëÙ~÷#=Ô®)ÇQ>8F`á5¥?Gž¦6 åcmòòÿéÛì)Cø ­ähZî$“¸| @�ì�
$µ“€`}®ìM>‡hPÛÍÔä¢ç';øSñ¤-—ÖÞ’¾ÿýö4pbî!�O›
›$I3Ãÿ&êvX¡'NÂìÿß?×…ë‹AD á4¨ÆÝT¡Z;¦„ÂSö§ôÆ?2yÌ,Ý!#¾÷ü›ß¶pûVžö ˆÇòDUW™ÌR�Ó"Éõ~H¬¯ô¼º"U®î¤{™`¢Pf?j«=¯‚Ûî•MMÈu±­Y¨*—üì×o,¼Å»ðù~ÿ?›
SŸ[®â"¡Ò&o×6Ì´Naú^±¶	ÝbúxtÎ$ùÿ„cêÖäõž(Q»»�¿M?
kêu‹¿cß÷ùE›*Æ>·']GÄJ(ßsSUœ'2dÑ2eÓ~L0@Q¿F�lÏ£^î‡ïëã×ÇîË;:nÅÚŽaR[î|ŠÁ&ü‹$Îðñ@ÿý#ÿm(¸Oi½à’£€Âúï‰/ü¾W©+=~¿5UÒ꽕ý°‹ûÑTDX¥;qñž‘ˆ‚š
¨ƒÌ€Î†á�¨�‡ó‚	JQpþÆ]˜ãDHÐ�9$¦Èa1¼¿TýD옦(¦HH“´†RrDH¹…
™PRÄC@¦Ëtc‘$aƒIþbÓæô/Eìè§ñþ÷òkâþü›ÏÚ’…‰&/Csþ?_Iíè»ñŸÅùl-éa–ÛÂ_ñt†‚ñü�X„U2››ÃPDUËÎWRG«à-Öc–7àk|¬DËû¿×Yöíû°wÿÙ§‰ý÷îõháÇŸÚÙ²~R:®ÕàÑQ3AæIûònC²ÓËÑø[WL‡ä…Ä%þ{*�æ#V0:ÛÓl7ýOξU¢'Ê~÷/ˆ£áw§¼‡£´²žŸOˆ]aG+ÐÜeHHŠS§IØ¥ÂN@î–&KESÊ£üŽv)Ù‡Ed“�R_|
*�9‘I	8âD»­×ÿÌœ1{JS´¶•
)hDbA<`D@Ι¥\µ`¡éEÒ^U£ûC¯pÅbž_¹4ÃXÓÞÁ­µ2æ¿Ÿâ'¢ùOm5 ³b›Ý1­B«(½O|0ƒ¤ÔOã!lv}¶öwÔ,3£(xBŽ“~˜2žTr?eÆÒ0"kµ
Á„B$¸AØ<
5Þçi!†ûD2›‚;9œòSb x?zñAàFK«èsÄ’õ¾¤„	0jå7C’K¥úÐΆ쉨€‘3¡¬Q8é‚fµ]J"$À9Œ: )“-Æ&Etâ©$š¡ùi‰Ÿ³cv•ÁöYÁsˆuÜŸôñwk{"^TÔMÝ�œ?üJÍfÜrŦD¦^'“$[+HI3	1Ò‚ŠÖÞö
¹Ãs‡[Á1pæâCûdÄà²L4Z#Á3‰‰¥c�’
¹WZܲ.×,¹m—yu¦ÕX“¨ïhHçPP9¡Xé|8D ‚InÐTml:•1L$£g�  î,l;Z
Èw‡š^I6G	›Vÿ
ø>c³!	”în€Ô¤ºöЙ�‹AÞ‡ÉÉg·íS©¡ÝååbJ;kí¶ù��™ØòûŸû©8Ê‹ }i`û¾Ø|wä+>–ƒ <1Õrè;õÛ¡©†Ò1Ðœ#0@œbž>ez[|o††[¼#çÎ6RX†>þ”G鵉ãŒMGóz�HɃ{½V³½ÿË”.Äðz‘	<|Õ<¹ìíãWo®ª*å×쳞s®‹ÏÓ(š¼Ò
U/$ \\ã+÷òyiJGk¹˜íãë¨þèÔX¢-õm'ó}Ûº¯[Äë ¤ž2;/»óÕô,~(Œ›–Ît¥!4-‡#hý>½ç>KŒxžžP+˃ޱH¯”éË®PìUgÅ7gŸ_�BÓÔ³Ú	ˆ‚%å4!I˜»v¾h|AHš2[PX�îì§î˜—`ÒJAŒD̬»cÑï¦áìiß®>]é¿ÛD=pS§q:�ü´*ANó¸°�‡³‡Ï
ž/ƒç7[P̺šXhh=M†ö{^SrÝV–Þ&ˆ@l¢Ü¨j/òjšU»£”¡ÈÆCprv¾o5x1ëôKÆ‚¬ßc	%iË1ÃË˲¬ƒ—ržsa½•|@DzÞ�Ë£½={[áÓ§_W} ‡lú:[Z5«  VOBQ/
MJ%§
>>Îœ÷ï7b$Ö¢žrÃ1†Ì4eæRx¥ØÈ›Beù«ándÞß–Ýè%"��œâSP¹!àYˆùÅ>Y=zðîNZ|;›rÙxÇa}k¾/Ì=ÿ.„;é,£úÓköa•R.`Æ¥E¨X�*OœPýÔ¼hò¯ҜÇ5x­7…f€©R¢õƒP¸TÆhxë[ãÈ<ÄFg7”盄ù39H±³(Ž¢GÈá¡"foAZ�M™5×{áØã­ºÇýyæyƒêG,Çb,YA‡"˜3—š‡ØEE�×H4àòõ'ýÖÝYñB69o’ÔøsÂ$ÏF<Ö·£�W•“…ÑüÜbÑxÕZ­F)áNÿž}Ý2æ¼ë Ú-ý�á$ç�‰¬.&Ù‡�lûÚçÀFb!!ˆHàú~~4lj&
" Ë( ô‚»¡ !Æ)kÜrJø†�¥ˆ‹W5}àX{¼(ƒCû‚&eQhu šÃÐó
$	“[ŽGäü1�®ˆ)x®NÇÛiI9ÝKåõçã1}Iâ‹ëÒÃ2fd‘	“¸âgêc¬±C—wp¨«x¯
+áOÀøÙ΃¨[­C$K¶§Ö#Æ)²†.ÅCÀƒ'¾`Ò-[½¦t�–b£–%lú¦"¶Æ×ÕõËß�Ž>±}äŽQQ�=ÓÛPÚœ=K×A¨é­ÇÕãåøÕÉñ‹çSœf/zy9{Ó™£®¿±·igÏÎñ;îù¹�G³Àcâ2ï.pYÄ
ŒRs&BôÌj‡‰Àb�^%ˆ	i�ç9×Eå`ò‡BÚbÓ{Çztד»<-<Ù‚ÅŸ×àPèœt÷K¸GðJŸf‰ÈÿUž˜~4ÜKL$*)Ày”ªb(9!3$;™™iépïbRýQB9$swq{¾�†œuùéÝÝÛƒ’´±v.æºwjcfðã/�æï^kR:^^L¯bÃ
;‰ÞNð¯,½¥hœ}¾r¿~úíÂòŸs'Õ#oÕú2xtøÑAn¡²Z|s‡Ä¾A‰[凂nï’Ù§=¶uwÞ¤i”Ï3¸ØMÒ&®¬hÙÝŸM,ç“ê±@èw2›xyÓÏ/$íru0±¢LJ—d1h0;8BŒCCZK÷[í–ófÔóæïUo)¾Ëo	Q…ð§¥ûY~xá¨
>‚„ÂB§­VžGîV¤–„èŒÖI¦[v‚äÚ�¥"qì€ôƒ‰Ë8lN:sÇm036Ï›4Q•
êÃÕ¦íO;Šc›Çç§&îˆZ›Ï}9IÊqO”à�øóxI»xª-
UE,,´;åœäø¶z·¿7žI÷³0Ï™IO|2ydS¬oÊ“ÐYÞcËI†q;yÙ7‘¨v·ÒË1R>*ˆ�Ws‚œl²¼>aè$�„„x}•nÙ¥›˜«:¶Ñ�rs5É{Õ:¸gRMnJ!2APoÎ0ØÙò¶ç=“å“äísÇzsZ_,ÄÅ%aå}wN
qöël´³Îo×~¤7Ïž¹¹íé쫶|9dAÇlßyî‰Òñ¶RÑûÊšÚä´eá[¾ÅÛ…C‰¿"¨}°üb’‰¹t,÷›¸~‹¬ßoyÇÈ

ås•6C²"ªÅå –’¹’¢‚É’³èÊ	XUƒZ
¥H#©’µP-J
lYørŽ§mŸfVH§ˆLüu.G÷ÿ«zóáÇœh¾šžÙÖ(øZ"ˆæÁÔ¯½fAWˆd^Òæ9i"Ïq̯Ó»N¨ÉR_Ëi­VÅž˜RuÂzOéø²@R�e¾|O�¸êÔs›2{¶¤$$.£Åi�¼ÖÂ¥å}ª°MÜ�O9Ô³†¨å¾Ã…©sד,ê‘žŠÓlŸ Öë¡×ÂW	é™-Ó?Û²D�Êf«èÁiˆVó&Šoá7ƒQôi>5A:æB‡9F
у8@õrãï�øY"é;t®|fcÂÃøÝdie·wÂÙz©®}|6¥ýy{‹]l½݃«°+þøKªß‡ŸS²iËc¬u±DÓ·ÜíñCÇ\a‹ƒØ™Ù&FÉ]NÍÔ—QÂÛ:¸Nò§nz=¬«òÀ«–YÀ²·²Œþ²Ý¥¥:V;è‰êü¸¾u„¡²væ£Øªóž…ëÕÆ
Ì7ÍÓþLû-å ·]¤‚&�¨ª@¯†Ø÷»X˜…®$ësZŠ©yuvú1tCÃBW—á®ÎC»¹Ð;7!0Ew¬ÜôÖxuÛ+Jþi]·]®]>=ÆðÜÜ5Ï‚J�[dSQ¤†; 0¥&P€!tyÆ�›4"¨T#�÷ëßÖõ<çßz©õmø¾ÙŸ†¢û²Åœ|`¦´——&5•8˜[n«­ß42zaË�™kÁ;¿®ß7†žÓÖJb‡¤d)ýiQgŸJe”»PRYdÌö§@ÙM>Ž)_¢�)1ëd‚LÝ‘IˆqÆGÄ�aÔêIò=r#òªÏMÔʃ_ñ²zpÎßmn5l= ¿³û·÷ý>Tê*lr&ºC!eEtš–%Cû¿“Õ2}Ýù5(ßÜR ze‘Ûýç²o¯K%¿EÈí]K~¾pïnÿÙ¥ÕdOå°ûùPéðì¤3?F³�~î}uü{"ùbÁ�å·þ]ÐÇ+F×›7[škD«ñ¿¹Ïño0_ܻϻNª§DêMhœ;îäm÷oO+vë<é[ywÐïdÏ(ùáÏ­º"�[RÒ§„jý*ïéÌGÓ(/fès\Ì5¨-¹Û”>qÚ‹Åà9Ú,}YóuýiÑ2,.²š…g&ß«ñ9É:&J]¡Q;ßÓﳧ�…ü÷!êÏXɆû3á�ªu`‚ƒ#(t”¸è½‰°¦“/§ÇŸŸFyçAÇ¿IÛ :T¦¬©ó�Ô¶Œ‰/!÷'´ø7ÀùŒýHTãçéLëaù¶Èñ\ŠJ•ïÜá8±¨V[OjEj¢¨Á'‰—ò?“¶p´ðÅ™êÕ‘øsdïîë¾€b¸~ŽOIˆÕž{s¾xïpnÚu
¶ª�¡Ý˜§dǽf]3mÝñ�j·˜h‡*bmLmwq1T¼xy浦^™™‡Ù+º%?̇^]ª] ¤Î˜}Í¢\ï4‘HŠ¹QP«¿»JÏ9SwT7¡Ì�'¾¡¢šÓa¾9O‹ÍT~?Ó?õIþÑúNOÕßÜÞ½‰ñó›Z1Ë~ÖY¥N Ð.å*‰ø!S‡p³òîƒ þŒp^õ�‘v…XfV ƒ`*VŒûÚrsŽr·Ý�Å0Á¼J#tY=498©�^øn33'ááç³�ùÐù~½l=²ÎR/fz‰=ò›jëó®FTWݪ#ãDaÞñѳçdê?�oÈ-:œ×ßhü‡ §9E�µVé´"ú¤ñÓ´Îr¼ú
—�S­äÛ
•dTö|mÖŸ
�S%}¦£Ëùw·ãë}ú²zýþacðªÏºÍšwÙw8UJre¶Óƒ(ý=ÜÇ°[·Dáç;ÞpeFtºø‡;�Ø8%]e×Í9ŽAbL(¢‡–^¼)§xSŒÛR1b}yxðšPîʯ™Š[j	~íwÓëáÔœU•@ÈOm‰7ßfLÁIFÒ…e‡ÅÌmê;œ¡yÅ…C0¨Ú½Ë©YyJ0Y-Jˆ34ÍguâMÞäE5•DQÜ„W5Id´Ù”îrw
 ²jZŠ4¼.
œ¥Âg9ˆ‚Ñ+�˜m[�Uh˜qɘ‰¬T)ò›YÑ©‘fkêB²¤Âwcêó㘾^Qv©
b**öš.ð’HP从„Î9”ow®CÖ‡Þšy@©ijÚ£Dµ“»šô¥Ú´û|ïCé°T7ˆ•ç'ÙÓIÄêùo¯Xñ‚Ès„9¹ˆ\¼ó¼cé¥{ãq|Pj5ª'ù}Ò­´-½e«xÁ5ÖÌ”µfxóYÌdž;2ÎpE‡Ù†þ¯,è¼ñ�XªK¸`TÈ(RÈR˜êdH�KýåȪBÓ+ÌïlÌÎô-O3Vá§ô{0ãŒÏ'!ÔMIM1>ˆntÎ#‡xû(ùNb³áW×äçm‹èõC†»�2»×:žŽµÅò­Ÿ�µD}XS‰å6«±®ÚÅ-ž8Öçœ9Š[}yÞ™ðéA*¤:”ÁpÇ9&ƧÖµFÛ+[}'#ÆJ%­¼
—gQe§Éè·¢wÔwÙ›Nq²ˆµßÌßÈÖ
?w†Ô}b‚Û±èB·â鎥'mŒEå¿7åÑ«™!@£ÃÏê‹G·X2&9HI72?fåçï¾�ž_Æ—ß4£z%šPü(QDT;`U^Ò¨ª'ë§1C‰VÓ"¤ËÞƒv‰}–½Ø
ÌÄDO\�ƒEQ`
ŒÍ+‰F‰'RÅ»MšŒ¶†µ3a¾¸ùær\1½'äÉ BGD-*5¼øü=ß)òk²ú¿kú^D̤û"~g@u�Db°QUŒ©X.ÝÄŸ—õzéÃÕüuøy2¨²šÑg«*˜xéJ4
ˆRL
ŠZ%
ˆ-¥B©m–”fD×Â`rÇš_ÂäÏ¥´\âßMÇó];‚R¯åÒ¾,”«èIg‹Jùéx4¢ðz'
Åx‹Z­
bhÌ™!±a[y¬àÊ0�–ÝÎJrñ…Զכ[s µlR¢Š
”ɳŠh©¹B¹†ÛUJV%¡kx~JJò)Ï£YwÎRiÛpí#^/SF`V&«†¨gˆÁšiu%˜¥-c4ƒ©ÈÉ
!˜g–À8È�ET"¢Œ•†ˆ¦@w6VBµDmf` )Æ`¨æT©HU‚%KÂé©Y)[3*[AdS©*u%`u:”fUX”mw˜x%©*D´£mkQQ×ÂC¢¡7(,RV1ŠJ+Ñ9üú!Ÿy›Z0¬RùVˆTP¹"–UÙ°ºÄΉ+áÏ�JǯSéÜü¯Ù	—*ï”î&òë.]nK—iUUŒ+)|À:œgâèõ%[+2MlFwl‹(µNcgó3¼àÿ§ñÞ£Ö°WPE‹håµTT­ŒWÝߥ�Q…ôf÷”f“ß�[Þ!¥ï²ÉÅGKuå˜@ÖÕ;¸rò©2dFq“�Éšh†aÏ*q©ËADaP£*ZZ‚õ•øït¯2Ú‚Ö ¦¶M™©/ÅèÃœ¥Mš3™Q" ’¾}òRÿæRsêù”MÛ®��5hb
&àÿ½Eº”¡7B7Ü>�‚qÓ$èº @5­I’(ŠPqæ×´±Tˆ™©Xµ/‹BÅó†Ñhñ¨¦mµÌæµ
4²ŒI’-TLƒ•U$
Ú
*òÝjž2¦JÀR¡QuÎ�Q`Œ{kSôw~+ýž½~¾w¼Àëu	ÖÐášÍÄW¤9Ö`¬½�ŽgOPâz‹’evÔĹràX™E%èI•¸êqiO¼�ØÅÈ“æxˆ=é½j»¤l�®èÑÉ´0u®5{š÷imehü)ñ¢£öÎ*àã$�›bo•·þyÌü�ð©&ºJpz‹ƒjMpÒÍ©Âí±bº>H`t>!_†;.Z¼ß<¥`TÀ’HDÑ^f,úZ×Ë|æΫ|vmAwÒåTHÂÌîÐw×cÀÿ‡±Œª@ðØ|PmëI‡UNÇãÛ?O1ùyOË@¨Ú°Qã“U
	¬ÏÅ&¦çþ
qF÷¦šb¹�»š¥÷k3PªªÃ®a�ññŽG‡é†h>ì²H"øãHµ×ìœd8�4îC>›{ÀʺÏHÕÅÇk{À|çUIÀç.áü¼Üê8>É�XsöSÇ%:ï,ÁÿŸŒDÖ~Ï¡Í<¶+Þ?ïô?_Ÿ)�ôξÏsg¶~ë7�ŠÃïdN%V
ÄX(,¶¡3
˜eͺÞ÷ûvfñ¸?ÈǵŸ›¬Ù½Qû�``ªÑ@k9�Þó`š}ú™žÿµÃDÝ.ô£…�¨ènv¯î¨±µ»ô[F+�dR…*{�“T»m5‡\�AÖònQÝNe”Æ
·�U¢ÖhpžGgön`·ö¸É7hÀÙU¡áZYfÐ IÍ[Ï佑þ¥1öˆ÷œ¾Öơ èx'å †?BjV/Cõmõêüh—¹<¼\a4âðCáBñ'�¾©òhuSÚ¤‹;u¥¤ Í@ÅÖnåø]³_‘᪅Qáú?�åæ%òÝ!UR„aòMí¶wÙI¨?4å?ôĺûrÿ	Æ6[éŒ5ïëMÃÁrâz!‡àùq4Â<8Ì”0¾ip)Z€<
o£ Í'ß<Û‰Aú‡’m|ä€Ý©nþÏ+†ÜYjˆÞsÈ!–1¼À	ˆæ ölQ]¼Îd,¶~‰ì�ÆåZ©r~µ$­ÑÏûчݫs&[>|D:ξzGý©ˆ&m©›™…5ŠÌ‹ºH]ƒºšñò¿½F_òxázñ+èd†kµÛÅ‚\Ðv"É#0A¨?zSÒ›H2P‰ç:ÛÇoÞñ2ºý.ʧ¥ü§ãû¸ÝgåÈ}Õp‰L»ðÃíùðüÜ%­R÷`3ð�$íÿj�綠Pf)ÍÏ( KR¡´�[1­Æ˜Ã¶ëá:¶WòÑfš|Ø\DEC‚@?<™¶2›÷´jCªn·Ïöüxnß©ÆHý4ôÁ¸¦%5ó(f¢†�èþ¸3AqGû—ÜåúCò*–¤Vu¯Ûþ\g”…KýE„ºýmÆÐ ¬eäx$€kNƒÚýV]ñùaSvјƒ4£å�uµéÙ]etcïë·ëõã;nÁ÷çÅù#®ÕãjÆWfŒâq#G²å†ìþÿ-±š0ž6`e·xÌ�—îªÿ»¬yëxÉ“c0ز–ŽJñÎ>3 ;‰>v{	Ej~Pþ™Ñæÿ#Urðþ¿;M.JrO¹>ÿWã)®/¹mMþ$_zÏsÅ
›‘V)?•ïQØ�ëÏôøpŠ‡å·>pö†$¾Oaé°ñ�(©>2¥	ÍÝKÕ"2úÐÉ’d$éÄ$nSjÅQxZ,Éüõ>>9ô?B²çø‹0ö>2ù>k—¶Zõ–¿ÏÌß�}© Bô¼5q0—lY ›³Pæ®Õ
a‚Ëâýÿ7É1¬£¦I$Vˆ!Ü«Ÿ­v7[Ô¦Ù~ö%ùä{ô± ]¯õ«¬ýŸ‹ëϯºã3øNGíPŸör¨¥�?2‰ù®ü/zZ�ãꪖF
‚ü®º¬nj9‚MU–Vu
WJª]ÞÈÔCùSÉõG9wþ¾�vÓºÜa’Ý£,ÈmZ¡“9ƒR�á�!†1þVCÙJíªNqrJ…�‘Ÿ=<`ü‰í?á×®'_çß,†Òýö|¹žï¿®kñ ö³
‹ÌE3Âí5ÌÇžßt kWWtâê)J!/PÎòñŸ±ý)h}wŠBS~i…~ûݹ•ïó×yÑÔŽ|�â0ö·¥áZÔïÃÆ=šÊÊ_à\©N¦ôÇÍßyø*,d’zÇЛü¦0¶ÇÕ:¥·­ÏE;û§áó¹Êc^›è☥Øç;Ýù/•5H,£´/E�k»r=øÂ$öï(yFl¨œ %iÛä‡3r˜_ˆéÃà ¢¾ò;Ã~B@¨õÆCÎsnõt0€/ËRT%ùŒå‘ìùü¿7¯|O@é¯Ã±;lÍÕTVŒ¬×Û™¹Þ^¬ïÔ£Óƒ˜}ê$vKÒOSeÄœÃÉߟVÀ:M™•8BnSʦQÙÒBtž0vu‹¸­Ùù0û&V‰½Öj�H+O讕nð…ñ˜�ÐãËD?m©¨iXRq?Öá�ÒW†¸Á\'Ú–Í‘Q7#vüÑ9Ã¥[Z­‡Ø¦ÁÏËÚÍó|«z>
Ò…¼)™)þ~výƒO¼²ˆ$÷zÜ?fû¸}º�NKM£:»©63H--Ý?Gµ‚Ç
J”Š%ATª*?@åòO>Þƒ¿b˜\÷K´Î­ŒVýQÙ1Þp�¡‡HI“§ZÑIðÅ	ZÏ×ñz0çvð°_ï¤Mà`ãò�?0�Pòå*„{ø4îÏL:ëŽÄŽ±‘Tr£¬õ$Þ—ëé­÷â…á•6MTM$±Ædõ”Ê„.w¥5á&@�Ûëp$š)"("ˆ<>“aöñ`c°cðÆ0ûô²BUJ!àyOI2{Ù½îÛÇ«Ë|gN�ŒþŽ�ÁÃæç…–#Š`ô&nˆ$aœZMæ!õÀbD©SV¶è�Ö‡K©v&o_²!D7±s!»�Á§:@c½0!¶*ƒz¤Ú
á=ß]&§u.ûÕÀÞ
˜2J;æÇ>Ù÷QÆ'”¡Ìt”Ü­ÐѾ;?ô|9TòoÚù©ª§ïz£\Þª:;ôÄ�¤ç×Ï(þ¿Éc0ÜP
ÇüÛ¿×ÄqAø~ú>#ŒbA@Î& œP‚x(£ìé‹È�ÕãyJ¨8+ú»’ì4PQQ«W²|/JOËùþ£»–ûïu««1¡å?yQH§kj¤D{h±R)!n_ñ“ýÌ~!èû /è°«T>qíõågˆªkOµÃßá¹
ªA2»mÉ¿·Ûö}–®Í—*Ó=Êñ!%ù·þÜÛ¸ªi7ÆfÄÀVfUR«ñý­Î5`¥¶dÎd¬¶”HPbiÖ;¸$¬þ7|󮎯ÆÖÉ6“>Žèä‹
3ÙÖX(¤& ‹¨ª®vJ¦9—œù¶ÁÜÙXÿbÕ.¥§&¢:o7no{Ð÷·¯Çƃèß'»ÏƒÛÞ¼û¬Æ×M–ø$Ú¶šìpGúì
ÈJj©Á
6˺rÂÑ<{6¾^¾><—ç×C¶蕤�Œo9åˆH]²föóÙò)~wìL³:
!dhÄaø&Vý®e½çàœQ¢Ï,S	ãÉu¼L�|³ø7ü·ˆ%T‚‹å2¦d“Ù©D·ŸŸw‡MÄÈ×¼›Sl¦4­ q
e¸9‘XvX†IÃD<ëƒÀÒ
ÌÄ÷$2NIrª·U“VÉUÚÁMT¡ï×=óª3ÂØ«*õÌd °`‡$C¸¢ÉϹ¿²ýþ¯ìúù{v‡ £æ‡+XÕušŸú$üvïGq©EÌJNâI�ÐΗõ(Þv¾ß7{[jÅ–M\ÙìñO°þ‹

JóJ(…`E%¥”jµ•XQ�Gp
«ˆš]0�=esX*S@‘œY:�¥ëÌRûeâ\�Hjý’êðñ	ENç‡à<¾Ó®`{=¦dâ,{¡†(»Xü\‹  q‚ÈÛ€Üß5ýîXÿŠÖ
tüÐþDYĈžš€•~)fŸå:¸„7Ì{¡CˆäjýðiNÑRI(S¨&
gàìÓ4Œö|})ú„>9ý‹ªšAáТŠ¯³8tŽ>û·LYª¢ª¢ªª”¯··[#eìé>yßÖàl‡AÒ³>ÿ‹/¿ïï›É¼ïÅMU7ü!T+›ÕGÁƒMÚ·lr)ˆ—@Ë«!ÝÛ×·ïþ.Ñ6ˆé¢V§Šf‚‚>Ï2ŒjuØ!Ò¢“S‹ä‡™\âIuÜC»ü
�–nËU·×øµõçÊ1ˆ˜BÝ~oçñàã—0ëwS‹†(-õ§,qÍJnðE,p;Wèâã.-?ÉüÞeú?DPeé¯âÑ€Äð0ÁŒ?lˆ@!€?b€Ã!Øí®¿UÞS›'IÜ0ˆ‰?„Á-Œ³
)Eß�°ØbGQÁƪ:˜`Ô"*q™Äș՗~m¬ÎN¹G§ÝÏò¢];iøüÔ¹KÄï|¬�—�ü3Òa­	lÙtf¸ÕûØêÊ::I-|¹á&¦í›uÜðú®Aí¯ƒÚò¹E£JÞ	#„I$�"‰!«ßòWÛøqöJ?‡˜äB¤Ô¸éßq?S!—B­´»¡ìS¥/s]«	9ôêô²`vL�΂I)ÿbÓX…—úÛŒhR´++*À”)a¶¶…`HS&‹³@â!¨%Ÿ§HÙ=¡ÓL$Ÿ�ÃöÊv[Ž— iQ¡>‹#n=¥(i÷fãH&§‚çŒ))⃽ù/l´›í­)›‰yìÏD§‰'”Žèètä‘2
Àl€À”å;—è‰ ¡ì_�_øgºÉü^ØZœßªõþ6o
’lú±ª!»æbïN»âMb4¿”½3ëÆxã�æ±A#s»õn×—t£B£üé±BM:‹ö¡·‚-ÿlŸùŸÏ:ÏE›¸¢ùõþxx=CçÅ�EáÕiÜN›¥ËªÖ/"ÖaÆ>Œó0Ô~�U¬Mg»ó‹˜,ýr{DI”KHš ðx»*£6­8öó€r%)!îÚäœ'Ã"Ðøi4¢Á¨ìZá)§kʃéͯçóÁzÎé]viwd¼¬Í¢Û»¾—fj¾0ÖE$íõï&¢äÄÉr(Ü'YsNÏÑÉÄâ=1[§y­Üƒ¸âgpŠIN`;¼‘$LjC:ê8pqß�óq»²óóõìÖ®géú<ÝÞͯmP¯æ!ÆˉAc‚PU '¾üzÿ¥ýéäæ~?&Žíe{÷—±n1þ£‰ÇŽÈBß–¿Qƒ
ó�ìÅ®Ÿô	˜ïC7@&a�ևšéÕ«Ó»tc·Ãvï“æù¾mì7ÜUñìÚ	»<±ïÙÝçðîñy¯¸òéàCO7]]¼ùÚ
"ß³àW¶£·¯¯®º|~Â÷Êw—þžÌЀ~B`	ýÑ}Ãí®ë9ZÜ¥Õ½ú“T¼~qÆý�[öƒA¾6ø|°>éÊ•&KpkE˜?£Ü}¼õ¸Craûs~g†Ïž›°�SﯗE;a×<ùy¿ã÷³èŸ¥áRŠ¼=�¼¹Wóü=]EkígîMÕQ‘‹3Ž¢B!Î'
ÔQž©fI�¸ûüØÄC1Ü~²�¢zæÚP	s§–qÇD"î!˜Ò	¨!švže-*¯á-l Gíz³ÑõtÛ[
{‡ƒãµp

Ó§Ï)ùíÉÒ?añ‘;'Ú˜òÂ[xìú;köZtkhª}×à_ä^E
5¡�›Qýñ‡Ê:B%²1’‹üß7ÏöýXi9J_\å(º…µâ{ßZóªtðN}®9Þÿ:‚ZOdâxOòF$–¹zý/òdì�‡‚ùÑ$1¯á®
›šà?ÊÃy™}±üQäý?Ýãóy猣v�“9	ÇúäÙ�Nè¼(PŠŒYˆŒ×Ùq¥»¼7¿å®È9ãÅýwŸW•±¿ä2g'ýÚo§ÛòB½ŒìÕ1†DÚÿ~Ü)+gN8˜Bþ×/y¹aýÎßÜ¿ìÜÖªÓÙÏë!�Û'Q1Ôü:ÚYR¦“üé±��é88½Çô	ÿ·Ÿ^=©Ûž¸uÉ0ˆk†ÿa_k6 t³�`‘<áäpî9ç’¶G‡‰04Úšh…•_a8G͚ǀPß½=’ 3ç°„p…PÞ¾SRßבàâþ?Åöû*öÔ1
Ú#yð#aÕ�uL[ŒZ݉æèÉîéš©»ÎàõÆãž0ÝÛ'
HH¹Ýˆ(>9ª¡Yþ¦ço�49þ>¨ÛÔª¡³Wñýî÷GËô‡ß*é9|§|¯/üª„IM\zà)@PÆÒ´ú?@èsœ*¨�íÙÁÄë<–´j¬æ05¿é=›­²?fo†¿Ûíø½Þù•Ùq{^.\Ùtº@��(8:@éØLÌŽt8„„˜¦Œß˦�øý0¨QoOûâŸõ;z[ûØû	gª2ê;ïºã8µnŸYó¬5—üvµçêX¡CÁ+rcîamd„*�q",Õã~1Yߘ»/ª©à_ôr§·U+~ôxù
ôM˜®ø>cƵj“¦<‚E�ÈÐHþ˜âGJorƒ|Ãà-»„Ék¤²1¡XoÒxÙ83½ýð¨Õd+¨O#ûñ�=˜snÆÿÁVYî:×+wºf1æ`êN#­™QŽîÇÈ-g]:Eç3ÙjxiæPNþE	¬SIª‡@€ë¾�²ÌÚçŠ8Eÿß¡;åì‡ò'þ)x*>ÏÂüí„Ø=…ói±Ëo.f²Bìí¶‰ö]OŸ¦ñ\6]òñUNND’óó€€]Ç¿Zm§jt"ÄÀøªŽsúu/çYK¥½ZA9d°"Cþ¿ÒÙjùUÑýgìþµWì®›BnöëLa–’e{ÀŒçÙ¡=K°¬¨¢ÿT›p_©7o^jݺ6ÄễD(Êm„¡œl“•QÑaø×Ïåfûj:Ë⬌p°]æâ~?_ÏÑßõÎîªØßÆg9ÎsŸÓÜ™–hÎ1wmcr;¢²�¦ _šXß¿?”Ò¦ñïFàf]°ÎÁË»k˜-Äho#lj	žƒ�ÿ}Ceu«_úó‚\ó¾¾Ìì-•>3i[ø>‚*«´“Rës¼çd&í£Wçú,¥ÌEŽ^;k³Ÿ,ñRæÎÏzv¿;,Ú¥4Û±ç—ÓŸåŽFt°ùñ���9Ä¿kÂäÍgücB2ƒõ44ÛÒcù5VÚÊ«ƒÛ™ª•’œ	yé™——®²æ¯IYðæŸ#Ä™¬NΚ§#Ïè«:쪇OgqR™ªe½Ñ†?±¹k¥Í>FÓ¹ÕÂ1n‡ÙéoП°´[·%‚•uµ	õÐHZ?ä?¿ÊÅxá÷h þ}Cï¸r ÃŒ´ ‚uW 8Í3¤! h’i6FI
’˜©!GêyqÔñ!æútÐуAo$ÿŸ8ZO¯è®GÈt¾œÍ¡§—™/U™ú”D&±Šœ¿­Æ“X¼‹rìX¡½ÝG—*‡ýœ�„ß*+B«ê;A€7ñÀu!JÈI?›£Ÿg«h¤í¦¸o…¿¶šfgmÙ4ÅØSî¥?çyþ´5äò!ð!Ö¾J¡JYG_?<þ´7Åûœ¹´}S�ÒììN²Öma‘1DÏèy`ÔÕ3Ñ¢Ó£¤)nÌÁÏ‘Tqü:0ŸPßC=³O?Eƒ BB2Š Š š
¶ˆ»Fæ];>ñü{�Ãû»uòuþ_SÄ”ªGü³“AEµ#'¨Ï³Óþ8Æe
hPÛæíú¬{ÈßE”qï‚ØV˜òõ9>ùÁ¦‹ÜvµV‰7k‘Öá†K¹W”µÆzq1÷(~ÏØèÛÓé?j:uvüæx°�¤{e½7ØqtwKŸ‘oÛƒá
°x–z<¼¥¦u	å4¯§FÓ�ù7¼´1œ�]ï'|xÄ<µ>ô
¡Ö;&È6‚IŒÆ©ØÎ/‰ƒë#†üûÖ4­5JõCiÒkÂ�û²*rÀÏ7‹)#f¢ú2êìxªšŸÐUˆj M‘$!1¸o@g¹±°C&YÒ)‚ÔÚk6À.[¤m»8`l�s–!¨5œµ¢#W£¦$QíU 6#^�85bܽ$MzíA6TüîÄ·|0¼‘d�l@Z†€˜kIØ’hÛºò\¡«É#ˆî±í}(Cl ÈšÁ8ì¿×H7õ¸ìl£8ÍM_$	Éte¢#’Qøí²Ì|¨l�3 Ú˜<Â�~óøuq›kƒ…�ÜϹ0[ösôD;è;�[·@’³1�šÑ
ÓyŽìƒTЃû¢m‡ÂÄ;$ccæ�#ÙaîùŒu¿ð1žÒŸ}•söŠ&bf­0k>}s5 ØÁì4kÎle`< RL{¬œ©±�Íç½.Ê�f_ØwS}“½þî”Eòô¸céð±ÜL�ÒÌDÞߧ‰¶ ;†ê¨ë9˜ëOŽŽ@Ö
!Ç ™‚)˜ oË�TêtÈùxž;+ŽiOôZ�ÊŸõ¥ã©†®ÏÛ©=RýzÇ1ëU$0�U!ÙY…Dþ¸Íã�A!@WÕß{võ²CÒYYÇݸG¥¢|%aZ¾Z>ZŠõèñ�Ä{z¬SZN�Ó¯‰ÔÁÚ ¥FA
SøFu’pbˆ"©êÐ!å<7øÞœKã0xRýK€a¬ÕDD‰ûþ±þ¯-û™Ò9Yš»F˜ç
¨§*¥²ªÑVoƒÃðCÎEÅŒ!挸Ôcwf«÷»ŽÙGn]³ƒÄß
0UÑB§�ß<½
gïÖ6±žu¿ôq»žPF[ªcf‚{“-"NÖsO—-¬H˜:qÄ
™*?©•Í€Tø„Œ°ü¶…j
PtÎt…†PBÅ]_�ÄÖÅ÷97œ/!!}Óe§M1í+'$(•ôôü	$’ âáâ8Ú¡“sv›ÀÅ„7]{m��nw3¦BHt6Tw~ì�àLïBc\ù«È—�„ì>´í�	ÇÆÖj
hÏLi"§æ(¡ºžŸGoœïMþ'ù�ÑÃ�Y-•^_,ýϪ|†t1ÃSò–BñÌ(ÏÅU‡Ž¸ØÂ/÷¡Ç°#4‚Ÿ"Eú÷ê#x‚—ÖAXËáTuÿ‘чÙ>ž’ßÆýæ2ìý¶iýÛVã¯ò×@�Ëj§Ù&ÊrÃíw?ÛtcOš7·Ø²ÔÑ\jÿ&¿GÇÚdý. ~gS0¿�ïôÑÜ/^^b»iRÙ�¹öåñ¬)7ÉÝf,Ýü'HUŽÈ’ä[•æòu×SçÂã•*ç·° öº•¹W‰.•™\~‹,;¨e„HeV–F'¸‡*ŠÎ1¼Ó»'|?G­”f��›‡ÇNê6¨Bçè¿Ôˆ²®„x\:æâê½_‡|:j¢¥�ãÎÎÕ2¹©)ª(•G²­•l¾¸UÍq-·oV×(`ÑžOŒú-”3x-#
äó)ôÙÑ»,¶«ªX×û©+0éŽR9‰Øu-ðçÛÇïÊ…ª ï²È³Üöb<ØÂ2\Ta-uƸO�<Õ9«À”¬˜�ëê¬øúŸ+r¶>´÷|°Ò�Z­nã>DóBPÝuÝn¨»!I]׶Vqê�eÅ…lôê¶�ÜL$¤®¾ÒË®­BRÔ=o³ª™Ä²k8BNŸKÄ¿1¯_ŽŽ[_ŒÖ&$¾AÖŽ&��Ù„¥¨çrÞ©Wå­e­Þáõï¿â¯“jø<º[àO¯•oÎs¯užôÕ*]{kú®�BIü9¡Ó“¹Ò!áJ+0wŒ%	JCùçM{i³¢ý[»a=“*†záó7Í_r¬‰,ÖG̲U~_¶Y…¾L¥Jù·=vd�›î”ܘÁis³
³^PªŽf«_‚;SxÐÜ–Š~ž·=ôvm‹þïüÿóŒsÿ] p[¿æåÚâû»7LgœEæ·<½uð2²
`y>O)�uúor¾wËËé舖UZt¬ã<#8ËÝèª?šœ·ïxúð©ñþ«"“äABY�;ýî`üïâÛcw&údw;v¦õ-Åñb@Œj„¤Ã;Q^G¼î‰}¢©5Ë�
MxA’	£ÁÏvX7g8"•Ù��8š+	ðó=S®Kj0Eööžëem!\q«j!JÃl#çõŒë(?t=íú§³Ñýš¿`Þ“Ÿ¡î¹ê¶©žâÏnJpÁô9!Gvsfn¨ÔOïOy[åå5§™¨1Ü?-
ÂêG-Jwä55No!°ShËf+ ./ÎáäˆùX<çþ.Ú…ÐfYárêä%P”Œ0´%L°1MUŸIeF”i*R‚a„B@¼7
†À€Ê`}¿W
ÐòAU”µHDc	AMÏð!…Ô™ wiOv‰iÉ)PïR½$`a©ªH9œˆªbZ(Y�š1Nãk¶4FíÞ)·I¡ÛMܮԚ†Â%œ�ÇŽ«©�¨R1^S=z†IÿNضÐXÍpšý°á”H”j¹m¹ØpTs€0t±Ô±„LCÈóÇP[	œÃÉ,Ó+—ô{Õ¿.䣆ÆXßÌ ÁÐÄàÀÙŠ%ípàp]ôè6•?ͶGm€Œd°$$IéÇ†¿2µƒ½”Íμº©¼{Ó¡æ3µjwRøÁáÛ˯$^öœ!ç!FÊôq°¦^òï»ÑM‘9�³Ñ�ÕÜ�KAÙÏj#ñ¿b©<‚h6·˜©ÉÑ%™™
Õý\¼Ž“T§!;4½NlºmÕXß‚…õßw9ú\"j%
A÷dž­ù;*þ�d¦#í
4Ûo¼y�<šJÕ¬‘½¡YìŒ{>î‹ý�Y;�p¹®›«Ú†¡Á…
Ú8…r;gJtéiF?ÓæççsüÈ~¾Û}=Üø¾–BCâß�è[ lÉÞr÷£³[^›s—�
ç�yÞww¬tçxn•åÓ©w7¾$£Vó3xfðÊ�£¯k}ÊC%S¼�“û¶§mýÄü7™¶AAHäôÈá7ÈÛn¿¶mYË’›eÚœ™xP·G*pî¶Ý=£Ê}ªÔ4‰ƒ0øOv@r€”–Y:,O5îl{6;¸õñœ»àQ¬‘Ñúβæé*f+ºÌ—•*T•Äj?s^G`±µ˜j®j¶
ìÃLJM�¹ÎZÌ‹Nô”l0/»¥ý^Ž6T_åY›:ã‚Ó––TkyÃî…	Þ§ã
zKô&T™=ÞO÷^9¬òx¼œ$}Š
û—LüNÔ!ñ-]ø[WyJ7'aœB‡(ÇZÅî¶_D¡}û«�Œð'�Tí8øå"¥Ï×I4­°™�,£m5ñ̽»>ó¦�ªÚó<ÆOûCêü€¦Ëô‡Þ{Š<&·¢{äõʧ^Óº¤JŠ�¢ˆ�Š$‚í˜SKã™Â}0ž
å4EéLÌÚÐ3RÂËÖõ¨³6ó7^zaÆ4æÄ|ÄëDJP1T3þbA4Q¤Õ	B~|Öµ:bH\@cуR^k®Å¥þŒT ÃëO†•fŠÍŒ¤Û˜¾9Yö†v Éµ1¬Í‡ü{6íkŽÒ¦a‚ãňkÙƒ×é·Æœã¶ïÄæâçÖŠºR›»ËP‚”Gû~6��‹kïmD¹™ZÂI½Ÿ‘›à#ç0ŸŸÑŽªSh':j}ÿs°ýIèe§a†%�¬¢þm�¾—³öÝ5¨žŠÃ©ÔËý—1×x‘ñrcO‘{M’s,,£ù½ÜÄaçƒá§úAˆë1fî7ÿoÜ0A�$¥Ý:û�\Ý^nxU*ˆ¾®”d‚Q–¾È‡¡ƒ4ÉTîN2öWxØß%õUFSFÏ
4ü¶mòû$yì»ÕUeR*ìÀ¸˜×YA‰Ö>m„�©m"¨ÀÆ׺žµ¦”£"”´¨UJ[
ØŠ°jƒ*¥´h$±Rh,ÚæFÀÌ÷çþ8eÍqÎ q@õçkp2@þ xÀŸ:‹\Ê‘�]™êÓ.‰£�N›¾aƒÀ ìÃ3ŸÆ‹3«é0cî}¾Ï©vïÛ×ñ:Máb„0%Qè„Ñ.ˆ
ÉBŒ`Â×:* 22T)hÈG!ˆŠ¢‚"*‡*ÌQ ¡  30‚hƒ2Ë0™¦–”ÉH!,,fœÉÝÏ¥»°Ý+ýCNY~pÖ�$[
�
~—œ…
¦%Ñc™Ú’Ì×É¢8ÞRY«æ�ÝQS^Ú+žYî³F~JI;äfª¯ä¸«C6Sb›¬Ñb>{Î)«1¢…¢è]é¡d`9Á뾨WÔûU†¦¶á™”p/,r,ÂàMãAlèÄ©$,gËìüþ¿·¡öí“ÃÏw^ÿ‹îÐ�åß¡¢oŒþ˜P-?4ý’ëŸÝýZÎiöüYý&úßÓǦÛ+‹ãÆu?^©ç‰Cµ¦Ïɦ/ã 4ºMÕU£èªaÙvkàU(²|ŸQøÏ;8Á‰¦¨+I«V³ðœ3ú
Ðìàl§Óì?܉.�Œñ¿Ú?5uFðYÞ^¦K*cüëSðöé×Ñ®î×�eç!3� üÔlXb>Ôlê³ÍÛ¼³ìãò8îóaÛæ)
ª J›Q`µ'ëB¡š‡™¼9Ž!U‚ŠÛË@ÌÐfŒº¨�,ª ?¦›kcÈÄ�5bCù�>¿¾Ÿ=WÒªë´á_š“3N,Êwg(ø=ŠLÇûZ¨N³ËkèIøñVI‚:èA†f+±È�Ž—ÚÌÚº_¤^�”ÕõÒ?r*Ü+!f¥L`>¯ïxu³vf@ÐEŸ7s9QÅ%»ÉäñEȨ͌¼i@%Ì&9ôT^8s0Xæä˜b£
lP¤%{îö¥ôToIê(Á”5`ÓôcKvøhjNòÈ�ìèæO2Öxî'Ðcì1ºü˜aª{ó‹);y³•.ûæÜ<5Ì°«º¼Çl6<{lû½=†öÊãòÖEfÀ€`±ÝšagÍxÒ¡í*OYqæâtc`
eÖ¥®Óæ&òT'/ð¿t/öü•ìll 2L©†»ûüë·”±©ÕØö"i¤æ3�ºQd¨nçhEšF;¯¤‰« jD¬ôž¿«]Ï©~,ÇID?k~¥ð9ÜäÞ†`„œf‡ÀN›Ç2ÓwŸ?ÑõfiùÏ7Ž¼Ï‡¿-¢=,6¢oœ¡ù}‡n÷ð\žò4+ö¯ÎN¢£7ñT6¯Ôx8×óŠ=Mb–Ú2ôíÖr•Rl0m%tfXÖòÔýÞzR‡cõ73Ëâ�öà;©EiÊ¢äõw‘ ­{ÊÇõ¾—û'q4åÂ`驱áƒ;ï®!­¿aÁÜò		õÝ#QÖOeH[“3Ú:°„áõ÷�0LåãÛmR)Ð8k« ÃI‡Î*¸Éí„wq�²u¹ÁÇ
U+á¶S?Ñ›–ÁZ8#à)Ú�Bm”
âÿ3ñôÇ!/(ŠÁ0¬>ï“*øà¡�ZôÔsÎxßNft—næ]ᜄ+¦‰.a¦®#–îTå}>�Ê!^¤à˜Ǹ5‡`'$“j
¢á8o{68G~’ž‰fa¼é×Lèl½»Eµ¼Qå@üwl¿:h¡Ïs÷8U]÷Õ…f-�côl�£çõõlƲ9ŒCVS÷çÊY½ü
™¬¹ÃSm,¨Uݨ׌C‹SeÌ
ò¬zÓŒtÜrhÛ¤9سqe‡’æ6qx¾ouhƒƒ\BEÆr5§�™ÎÃ˃�K4+0SM3Rwƒ�Ÿ_ƒn
k]ª�ÐsÐVûdù.±?f¬ [uä)s9�×ØóØÛ8Á‰Yò§ÖÍežo•†Ö'¾‰ŒÀAŒo=ùê¼bó;L·
£AsôãJêÞtªh]‰ÇhïÙËèí×m»ý,ÌJ¿@X\û|qÿnD%†ÂªFüƒ±˜Ò“Ý„÷Ô·*¨¨E­ƒIž¸ª#Õ\V×MšgPî	Ôús³2Ò©ÛG�5-ââÉ:Dz}ùÎ2eWj«û'sÛ|;­5wË„‰¶¨Î{gxbOÜ„ÈÅ„„&Lðx–wzë'žÃ›

ìaÉì��Wr„—LìΛå÷yÄ‘çó¼ÆŽ�[X–Þ˜�š¤ç7�ßÕ7Ä�BÎÒâo?€GÏ!‹éÒ6¿Ÿœ!kº..fsx³ø0ÜîëÙ3ŽÿÇK£`j{
f‚½´HÃyá•°ØbŠ÷ÐEBºÃ÷=d’oë�Ci¿\BÞéïWU^Ugi�TÊv#fÈ–NcÌ&ižd„ÍBCí¯,ì©š*Ñèѯ\zz¨ØN.
	#mÒ˜’Ðgu\Ý¡°4.f¢HYG�t�_~’A'5—‡K§làÒÁ²ÀÔõÉØ�‡mn1«=W¥®zÜ·h¬¶%.¥£¬4Ú”H­ŠšK^§³YK£=!xé$Ð'¸7a#�«
Ìk]¸v� gD§,iè÷©KÙ¥r¼ÎÌÚ_2Ð|Œ†8'ÎRKG·¯WDÑš¤Ò6ȸ(]<–¢mÊfòç�ì1ZÊp�›>ºeƒ˜%‡¶ß‹;w8Θ¬³‡ÄïèB“‚(a†Uv©¹A”Ô"°ƒ4T_3M8™çl´˜7¿W‡«5úM»ø«Ë–©ÄHâ9®IS¬&½ÄÍ5ˆŒ,Ô ©˜®Täc}#!¢Â*d=LÆ3f��¶$SZ’N×Bâ–Ãv§)Éð–³Bª³.¤T¹[‹4y+‚�N6`[AØ/µqÒ«LMÕÙ\£'½±Ò°ãOA×TðÙ
"�v{°Yˇœ¸å2&‰âs–N`Ü©ºøƒçÊô—‘�rS:W}Ä�ÎʧŠ1ª§º³I«ª­[ºÛrç‡2hÌɆ\ÑÉbƒz¡hœ@õ@Ê;ÜÖ[ÈÝ	[C3!‡aVñÉá¡=½Ó¯›É™÷ýÿ“#Öù6qns›)6·kŸy’ˆBuõâÜÅw›â‘4‘BØuïÿ#Â#o«dS›ŽÝe—ëm¶cs,D÷0<ª¾W.Ï×SŒƒ
'¥<-3???Z0Ķçŵ
�­—\áfyØvïkùU_øoˆVÅçÚê1ò!$Ëg
vxœC84GŽŒ�É8!WB"åå¯vÛ*e˜¡=›dQ‹‘Ll�°šÈyE‚7Sw____^–ìe¨0L	36�¨B
7U­SSE#Å—R6ØÝÌUUH©ŸÅ[WD',ÊäúD§Ê\6>�žGŶgÓ½„eºd´áöÇ~°/º’XÛbó|óRæçW"•äø�Ô7‰V}“*¼†o�š‘àgc)³lD±áÝØÄñ�ƒâØjªº† ÛL˜�$iÆ,/è8gLÙ�92Øx
òó“ÏGÀ�@îòŸ)cF{h=W%q¼ƒQj¡*sÙ‚®sEŒÐ%_2™¬£XU$·iŒÔÞÄQMJBv­6홅²—¦øI¼î¨”!Øý=fL�5d!I&té¯{Ϫ«ð蘆DÇÇÇO‹m×A æjˆ¦)Ã]üÀØ/‡bcî0Ïv•W6ñ’‹[sß³ÊVä‹™ØòÚò•MÙ!(i”«:êzÚišÑ`þxÙe«44á¿å®¬hkÆÓ‘æ5Ñê­Eèc	kËkxl8ô‚*uT$�>çÍñÖfË�©Ä�báÞÒU€±˜kƒ*Ø¿�¬ÁöôjíÍñÎýîÚ-½»¢n}¿FúŸù(íÎV:v§ŸÃ&2l«*�Ú�˜k¤W9ª8ã†J¶‰Õ_]xsp²£zfèù�rÈHôb�DOk¿a¥u�¾ÎgÏ�U�ÏO½�ˆ®rƒ5ƒô£¦,ÆÔ1DâL,©Üp¶ïãÏ�]í$‡8²/Ïdø}üß—òùÁÓezv‹Ç×ëiTÃ[̧ý
Ü?BbòŸVìe—kR^_/0³«�!fóSùÌI£/«ÌÊVmTq´2˜u›1˜EMb1vF0ùÑ¥V>8>eã8»Ô'wÆ�\ºÆmß6¡ñ‡ÀðúÂÌåS°`÷ücÀƒ6z¾”s‘>?9ÿ	­ƒ“÷_ôßéVùRÓ»Çæc[S¯ê>Õ‘÷-Û÷C¾â„!²ƒ½¢ÉwwòþUî=§`øD~ŽÊöÁðíá°¥TÆHß*9”ÿŒXn”QX¡�Óìץ߿mP/¬6jû·ú2 kÏ"«²Go>
ï{Õµýí÷"ñbƒÑv‡½€ø0J‰¬cp™1váD>ŽL¬×ª-xô}ÕC“$’L¦†˜†”»zÿ?¿¼÷*}©$7ýŒOs€‚öfdå°rRddÛ`‚�H
AÓXD4B4µ
ž÷Ù|›¹S<Ò«û¸si¬…ðÕR`ìL�Ôio$O�,D¢™¾dêB±sÂÒ†!ÿ/•†€I€MÖq}W2·ñŽ¿_]ûƒþ:lp CŒ„ªa
<öÐå“}ÿ~J®oñ¸Qßï—D[¿û“®¦ypë® Ì=T4y¨ñ€×Ïߣ’1'û/¨Ï²£Ù†냮õU°Ìªš�™çŸòÂœ/’ø#Ù§þm¹¨Üš_C€=¬‡ššk£k±Å¯<µ•Þ9Š;SÄ{=þ�×ÏËÿRÖýî×7%ÎÔ­kZÕÓ§N�:úJ£¡…Hœ&æ©x~»É"=U‘+ņrS#1¿·ŽÓþ¬Ÿê‹C;O’§Â¯UA“5¯lumRy—RÓþÇØÀKÊ!7I*b9n`}ö6Üè6ysH4i¨÷U˜ÌCŽÝ¡„|og@�¹5õTv?ŠAÞ%1›*á³cÝÞíëÿGh^ìßê^¤žî�H~^4(™îí°Ï²� Ø‘]‘T1=}¹¯­ödså›5›ç�o˦ޣÎÀC"›Á�ªÎ|Onãª>|Q¡Óèÿ’H«ãÌí ³÷þˆ
óõ‰!iƒ›ìÞ~ZQ,›2‘}_4L�“ýcž!&
ÄþwkxÒ°Ÿ_GÕ/ˆ¿7·Éó‚bÂÂrRAS?%‰QMLQIDš1ûù�¶É×Ù™öcë»?Wmuðµü×ê,.ê¬/ÙNy¬Ä“£¥b|Dâ·²ÒPàÞ/ŸŸ··¬Ž*¯&šª()b×ç`ÉÎÉ晽TÕg™k@Ýćö¿Æµ31Ê]é�ì7ØÌÏð2pìúŸÒ#`uüëX¹‘|̽¹d‚M™0µ�+·Íú°µ‹ñÁF¸GŒdõÕpL³¶ÏoîŠìjL›Œ2©
$‹×Ýï©»„Í�ï·Ä¾ëï�{3UòO÷n�;jKæÄEÓQM×¹©²H�dm]õ€ò-4d³7‡x÷ª¢¨ª½¸çÛ‡7Ë}|çìŸ#Ö`OéVNŒ´¨ËKie¥´²Ò�ý©÷t姰á›Ñ¥ó0C©ÉÁ€ ÂC^Ç»—>
’!UDTÄ/	É’
‚‚=##R54DL�1UþS>f�b…ÜÞŽûü…XúHr°ÍRŽ×&Pv'rgb" ˜h b*Á6iñvý+Ó	¶ÊvA»*ýð1/à.žLðxýOyƒÔ°0ü’ˆ_ñÕ2mü·Ópi³±WñKâ¾–fÛ\q“^‰£ëo½2½ºg+üLx¬‰¯\‡ñÁöJm»)w…™#õ]T¿7è?7Dâž0<€j@Õ†|Ðlͨ“293ǧû35tÖuäÿ šI&“‰¦[•ŸH<ÑòÅâºm
„„-k¬ÏÇø¤Çî·>¿»¦hûÝ
ÅÝ;zyµ¦š”‹*º¯�‹¦â»Îßš¾w&u
¢Io�§1Þ&ì‹	ÙºÞúãYËè0®t&Bd„¥rOLvƒˆYÝöcÌ™}³y¯¾ŒéNóէ뱶\ý
´ÙŒc‹Ç�EÎîîæ®ßo’åW\|=ô¤,d„™KW­>_Z„ŽkúBº�¦CíqèD�	5I&‹¤üPIÝDbÂL&Ý—^�ò3"bç~ÝX{Ó4Ó:~È}ù‰×ˆêUAÒ·1Ú(<Û’c 7�ŒƒZQòÁ•òy¦³<¯M>¤%GáÎ�Ìi¿~WÐúÑ^Çû}‘.·lóÌCîïú~�ßËq
ÆñÔYoîãÞîëê<|Úï`—¥Ñ
x¸à˜BTQïvŸÛ[L6�³?eú¥ðn
‡Üùôì—d_+…�dزˆ-¥çíÚ�Ia8ãmRFï7:~…ÃÃ\éi•>±üט±´©'‘�,^%
õg`õ¨(	¡äÿÒæ"ÿ(Bö
è5ÈÜ‹1ßÖ7—ÓÄ-êV½p†ìCT2íìíÇN'Ÿ‰ØÁy³Í
=¿,i¦Ö�Òª=H¶3 æ%^�ˆXwÓäêäᩦ~N‘ÑÝ‹|ÈŠÖŽô^ˆ&&îÂCS
�O%I³‚N±?‰„£'\k‹CîÝÑÚxø`VÉ‹c˜ß¶›&Íÿ+³²/ybé„7ð�îSñ¨Mé8ë¡�¦uê{Õ³ð† i…�¾mã{´FE[_ŧóÔ&¶~.­•4­y™€›co#ÚPù|øQ5×mz*_ûLßw.Óí%ÄLz´-²ÒÛG¥‡û8ð
XId¦@«¬‡™KA@r™&n6DXSk˜…n9ýåtD‰ÅÂŽÑ”9ÅQvÚÚ"ª¢*¿ü·ì^!Ò_³C÷]Þd5£‹%ÇxKŽW§·=O¶#1ˆw¨ù³þáˆt6ÖÉ,Ø{z°F·tŸN³�
`u/»�o5’‘ß ûŸ§ËËt*åؘ¶dž_Øî<°…F¬?šÑ$6p…Ox#å{iŸß‚�GÅ<³>ó˜ƒ["œ6¤t$ÂÎö|÷Øjè
δ(7b]ßu]’¤òú,°z5^ËÈãM€koÓ­`∌€|¼õîl«îÕUQUjá½àO-¼w×]À{¸×)""†¦†&&/4OùCý¾£¬�¯˜Ñ‡Ëöyw3=Ò#¢Rqü#s
ÙÄ•e°ðËP¢;0ƒò†#�Ÿþ×M–ÉÂ,Š¦&?‡CSó÷ƒêÇÓëw¦-GËÇùá77M
ºàÕD0H©7¶xÇ>ˆŸðÖ¶ëíí�Äs©^üßÇjƒu€YrcéâKGµ‰3…çÎõ{9m‘ÜÎðwF‰úÎ^÷¬Æíµè̼£šwÄbT=٨ė¬pù#:¼¼ºx†ÆÈ ëMˆbGù½R�ªøN*¯>
 $ßØ9M;¾Ðs[¸.ûÓq!‚
ã_Þ‰­ªzˆ­]´k¿‚H�öÓù¼ªæ6™ZÞ›Fw›ÃsƒYÍFÏ’èW.ËÆër¾Bï;‹ ·¾ßvÐÙâ›!T_•z£à}RýyWL§k!jŸ*“»ÂÛ…nÙj‹F8¨©È‚Yë˜Ç™?:›æ9áñcÿ´{y¡‡@™0Ÿ_þG›#óÕ[öš f^Œ'×Q9ìªr–p×w<_š…”R]Iàö–$<ú£(R–Ýbw5·ÏõBèÚVY²éŽ‘îá-k½‚T ùW9Žm4zNíV¥(Š‚ —e�ºáÆé‹Ùñ—Ÿ×«t(;º+…Dîq]†C<paèS…�md^Á!ß©ÑJ¸CR,÷½PÛå�,Às-e;‰7{ßÓTbÜOê£?5\ÖÞeëë|—§ÔjW¡³œàímy¶éHYˆÛ\íoò©<¶‚ø3	ïÏ•ÔínÜoŠh&,ê¢6�_~~‘~ßãÔÇùáyþv0O½}
åÇJÖg掞hýÉÊ>ÜLöUÍß­�æ^ÍÍ�}2Ðø`çix	¿�P~ºhMà˜h™iëéÇèÈùàðjxØßãïÛy¹¦ŠÒ㇉÷:ýï+ÏË?/4ÕÅ(õNyxƒW²>Å´V/¢¿‚ÂkR·F5Ðsd�[:ìµ.õ‚‚�¶Ü�ÙÕ:³U]ýUÕlv[+¥ŸõGZ¬žQŽÙ›qµ€”Ý�°C1{”[];ÄIÂÀédªÎ£l×)ªF¬œî…<ç“ÇuÖ‡
°‚Ð0Du{iâvã®z)%®°þä Mç)KZ¤6nêçÿ¢ák‰^CöoŒ]72‡T #G?|	Šµ‘Ìî™72P[Hgû¬6|%H·eg‘YdïÇÆÇ‘„ k*™¼ð"D¬íVl·ž}Éî	ÓR#ô«[Ic
‡”èóó=.ŽfÆÖÝ–UUC»a
GŦù}‘§^£ÍVŠ«]$‘™r÷xDŸv¯siº\`Hùd}Pæê|—Ê·Ùo7¦PæšIRz­Áì>ÐQy»ã
‘"èï°MÃDë_~ØôýŸ›šu§:#ú×RnÇîp®•‹òù°úÊ¥	ß¹+œûÛáAD7ŠÎlyjˆŸªÃWe&NΡýÚNƒ˜ï¥Òntû+'…™ün0¥lš•µD|µÌHËÖìÕFš¢f™K¿*îŸnØ}©�kˆê]l|;ÖÝÔ<,NØÍ=”³9‘׫³Å<+\¸Ú­AÜ­öÕxÀâ÷ã;>¯<ãF81h¹4EbB”µFc¤ž™ÙJÕÉi>+¾Ü9�%~üW6eP˃ÂV9óÆd$’$¡²®CÁä°†—TCUT«³S·’Z§t‡®Ç½ÿ¾,H ©7‹õ¹ÊYâÛ�êïƒé,‹Ä.W«î~‘#é[‰HX«gli–ˆ*$"_wFd ¤j0Þñ.…—áÐR³ê—Ùêù‹å¶Ý÷P�Ôm$vš34™¦"ɶEèÙ¿]بaÈé—“¢-)µ­8ÂÙ	);i滦nÄERh!./%àçRƒ	5£ªìÏŠ*Ÿœ�[§éüý‰ƒÍr•ìvÞ^nw44ïØÐÁA>ÀùÈß´Íž\¸ÀQ%›¹{ºÛ\RøåV§ñm'ÓP@S�òàTˆ.Téû;¡Ïðy£û"àâ*:¹r„H`ÐÆׄ�Ý°r=U"ÇNÉ	�„ 20‰[U‘é¾ÕÏ®óú÷Ô_P>–Vð7ñ‡} Qa;+…Æt*æÕ
Í“‹^lM�u[ñä;}˜šƒ¾DèRÈ
s´ çRÎíƤˢì
¿¦›ºH’¯å«ŠÕRy£ýð?�M/K¡ÄÉA½©¡ò¿Püz«îó7
ئ–ø"%¯ØX9_T”2¯ŽX3úÈÀ¨—U^¦¾Ìmï‹¥i3è7êÊ!w‚üSwkˆóœ�97méùñ8D?ÝšôIâp㎥qÛ!òüß�ínÖm_tqkÛøðeŸ—‡~Ê/5“3%ݯ2*£Ãqwšd�9k¸’HU¤Á�4£nøç3^~¬f>knûÍ.ÿ€s®ìa’È"I檌˜¦¾ií¹Ïµw+3GÒ¡žÝè*0§+÷E+¤Ÿ¸»eï)Ī¨›sTÈø#ê—5ÎDðÈ>+²nE`X¡áCöšs‹@óé¬-“~­!3àgkcÖ/TTDâ*(ÙmbQQ�”%bXá~ysF!¢¬›g‰ÓÓû™ÅìûþŒ8]œ.íÄõʹ>ØŸŸ—=G¯ÉÙjL4åZFPEªõN(“§ë¦Ö>¿/i½@¼�ô ëÒo�@*Κ¦è‡­­Ÿ¶’'šµX‚ÅïQæ«f5ÈP*«[’eíâÄOK"ØöÄ0ÇW‘,AFç¥xl3&Yý�ÒÛ�K'Œ«ìŠ²Q¶ƒâs)•ÂÊ”bí¤EEÚ”±)|‚O¨`83IÂa L\›»701­g+øRrZ?jÑÿz¤(]²-ûjqJºÇó<{”òH¸}ÏrÔw#ÍUQÓdµœÜÅíÿîÕ]W»Y~Xm±!Øgy‰Mǃ{èã,‰j6Ý«¾–û¥-ZtjhÈÚ5ŽFÊOÇı£Fg|GŠÎXâçyÍ;¸NÛ3bæ°È�t_¢ØB6³¼“ÁgpãÚJ[#Y¡°9åñW¯i³f³[®a†Ë¥œÿÏeÎuW †»cpN¦ü†Èdþ´¨,�P2¢_õŸ¬å*#
ÃæA4�`™Á0†¨Õu÷;·<àAw³�¢æZHå«ãtœýÜYve¼£"HÉFój‰?}®s©&�ŠXtóD´$Ò;-³ñþXù3)g}#×æô)|¡[±9*ÈÕ˜–	á_Kàxš¾û·x‰³vÜÉ?§ÛÏcÛÌž4ùõ
É6ŠQ¾À\f“Ýë'ݱx¦J/Z¹RV7�ˆh@œp¯lt°¹Þp<¶Þ
ÚÅIR1~Kžþâߥ¦ÐÔö$|Zý•óÜØ@nBÓmS“¢O(Çl>˜m*&eȨê(â7û˜ñš“÷ÙgYÌê~íq»áY;”¾YD\°‡Ž=„QQ[ÍÖæfí·MG¾Láš0.—BVÚÞ´æ±®BÕÏÓÆóø>¹·§>Q7`_ÑœlIvÑ}¾ó½<ÊH$FíÅ#ã¦]ïÝ<š²ÙÕiRä=ƒˆÍ3�«-zÿ,Nšñ+‰L
¾Ç´Îʪ°Ë
ÕBF˜�ݵ¼l&
â@xÓ–}IˆÕÓ#^qŽC„+³ÿå‹oìzùù*FHÿ’_—oèŒB^Íè©”eMý|µ¥û#ã�£y°^os§u¬æ½’ØÇ4\P¾ò’¡ÆÝ/ÂBÆ¡Ôý�ÓJ¦øüÌúŸê¡{e]‰UÛ7fžÙ°
Cןu'7"·( ¬›¸Âìa5uB;ÇÔÄæΈL:ö8!½ß³öÿ“†I*ª‰MBr%­‘ú2ê–q¡.©MãÝ¿·Ô}¹�%ãá¾wú½Á¾9ÉeÒÖ…¨S's»“¦Kab�FÈC$²�™ßóq9ûþŽóC
°¥¡¢B¨RŠ¥Vì&/#ï¿Å®tÔPƒ<äüÊB"{)b”d’u™Š¬Îš”}ÓEe1€I¹sJ�aŠ‚4Ì�LƒE�Ð9¬bi%ˆ4B
×ùõÿHŸêu/\ª&ZœÞ?§O»j}‘�>ÛiÆoñ	Š„ÛˆÞa‹q'¸ãguÉ2(qÐvï
Û§tR
;= àêªÇ’E„-^èȈÞäý$_ž#
¶!ÌØÆ
#� »…~Ÿ³®â¹Óú:è‹WoŠ›+)ŽP(²K'ñ~ŸÑv•­
vÖ‰‰ÚJ��M*wg¦£—“36ºž©-³x—¡è:LÛüoëÝÆSeqÒòØj1a¤Ë¹‡BnѤ_GHõNñ‹ê5VN8ðw3êòªuÙ3"%ª£ZJÚvÌ"š¸³ÀF|�¯…š–È=*‡Y]ÂçEJ•C6�Ê­­§ÓÑÇ|È�\dð*ÈßdößE=…͹°ÎÊ¥bóÃ;T…•-â¯�“Y‹�ŠD¶jßT8¡6ï¿wTSÉ„�ó<ˆo~˜i}Å<ç÷Ì%Ã\᮶Ú"•JܬS#¨/±êúõÓé�Y°°·	61¨øz]˜îC¿“Î*‚Ôù)ÁÎÒÇ`ú.|•ö)í~B`Å
ö&ÁTßàí˜ ˆAZCeàÖ	ŸÕT
Jäl»#f¹ªi�ü9í…xUõz£\Vq>XÝëûßo”ÎGC­þ¬kÇÝï,Fì¡\‘eÞ¥}mYÅ[0G–Õµ‰Ún|ü‘ç}]Ô*´J¹ÿ8¨'òQÛPX7ÍÛ™	M¿äÈý¹Y¾=zÌÔàöç/QÕµ�ÿ7ÕÃNÙßìŽB+ih÷ùz´kž±µœDÌXøÝW›äòå}Ý©¿’MG;ÎÏ…ô¹3àg\ßÏùyÚŸOÇ£>ÌbE*�J,1E|[\ƒ·´„{n¾uâã>�ôeöÂ4{�ÆåüÛl}ÛÉ÷7¿¢ÌÉÉ~pdÜ�•£t^oe^³5×ñr†wÃ:
XkÝF$
w¢U‰Lj5‚
cû½õK皸ºŒúñõÒm+é‹ŽØàã’
¦Òœ£$¡õ�wî	úÔ¹ùó.¥.xéP•UˆLüÞbôÊv­VÖ�mMÖ3owg¶ýÕµž&ß	Dún<ðTËEJ
;bnW•Jð„Aùíw°�_Å™ºŸmk1å�ãr úƒõžÿMu
»Êº$ÌÇ
(HÓÅ;M4¥Žû3Qw÷ªPŽû‹eù}%1Evá¢ç®kQS„¼Ï”¼ÒzÐè¿^]�IⱆM·¡Ó§*SJg	õNaú`[®…¤bzõÃËHPŽâ)ì…¤¬M|”xÊ?;Žô|S0øÑ‚í!Œ{ø{|±¨;j®p6>:M°ó™6£òš­¹é{ù°äŒÿŧ¦t×DÐ0v÷Ÿ•'+òpªÆ:Pâ
ÏûK”iƒ¶Ó�r[³qž¯wEp#%NÀ�tœS^ž×ìŽø\ÖÔ«^®Z%Ó9XŽD4Êò}ë6
ü#­ÕÑaÑâž¼ëOŒ"ù¬#œïÇ‚ªÌ…'7M©ø?Ïõx?ÛÛŒq²Þ$zvÿZê<ü¶™£9™¯Zø‡{ö™çÙ0¡WÌxfù³ÏŸA�žÇ~KÌ×1:xƒÙ†ÄóGùãá¯2½>‘Î4:ïS,¸i‡hóäãðcxÕ£Š¢¤b‰v=µ
v^ìZ¯½ê>—´ï[6|¾lO‘>Ü6÷||.¸CTV»<k:Ì*'Í°xø;A•.òÇ]jMÖžrÀ6¿´¢Ñónð°üˆÒ}è™w£é>ÉÍYÿFanãüû\¾kõ;ñC£àLæ )�?Ñ$MÜâ^I¹Z}¥¾’\úÌn±ÖœP>øê^:Ün›ê³FvýîÄ-V>úÏ”ÞÝ™[f6͘Haz«`Òê«»å4áf©ëZ†:÷~‹øØW]‰°C¥¤ ’.”'³Ó	œJKôþ¸vú.ª·ÝbÆ
W-õOi\×*¡gžß%R ½H¯r!y+êºøÞÿš¯6ã])lùí….Ñ‚4–²13FBA1T›¦oËŽ%ÍÐí�Çv»ŠÀíQÊx'þÈ<å¾·žÈûûÒÝ0pãÈ’fq&5ê.%,”(4MÎÎx™ï,¤
Ä]ØpBŠ¼º¢˜^ä‚'ôYÍÍOP®Ü¥P�&¶ç‘Ú6»$–X}�=leÝ«ª\ÁcÜi¿óêé&_—.Òã…±xVy¦\ûŽyÀþç ‡Ä7ë�øÞó¼å¨Ó»þu{"G„섶ÇvSŒûÆ\±»ÓªÉÞØ¿Ò #3¶ÍyÉ‘Ý|´N2í%'eÁÕevÕNr‡?J¯g²;¥üyÆ-EÖ›•vÞY•PFyR|'°ÕBš±®ˆDA14Yå›ÛÓø̬ð�drVªü¤ˆB§h	hœM=�D“}ñŽ3 Æ�±lWŽm¤ö&¨ØãÑÈ�pNö!KxÓ�)/`e(šwÎÉ)JÍ+‘:Sö±ÑêçÜ4*ªèNþoÐê6OÂPfwÚÞ»‡:O‰9÷�ÇYY�·¸çßÇ�ØDT/'m¿"ï-r8Ô΂ÅbHûµ<¿B`_:rÿ•|“´ªØZøçäqæiÜ\f¢"ß‹ìòLݸƒ�)@±S7®VÏ:"ÚÞS¿dHÿSÕJ¸²¢±ìí�6ËJvXwýçágŽ÷ðEG_4cÀ›ÛŽ¸ìð [0å“t$_7¯û›!�ç·äŸ|²2Šœ‹²$9žj¡àõût|}p“œÆ5!ê�üÓ¸]]Ùt lj麄€˜8{=¤ëèá� Å9Ïš?Û"‰R‘);ÇŒ»qù _RÎë±òÜ
­$ÃMÝ€>Í®ŒñϽŹxþ£:ÃE8Ü~­g'ôÏ»ÏʶyÙ.ØM«Ò«cS³ÐâŒÉwå;ÄÿJ¡ õm»eyÜ÷QòøáÓ;x©ŒcÖºZºÞ&4¦xÛ•84ˆ&ñ‰tïôãíðÏ›_ãµÿ)÷ByÊEÜ{]ÎýÇŸg„ö?>/¾Ú+(UÂ-ÞJGqã{Ê/'顉3%G£â‡.8½"è¹g#S _X›ä)ôBîÊèW6wð²3ê/Š²£èNXé/iþ¢'zµÄ}~.¯ûGÌ'äËä´®BÓÍ æ‰+$	fÖYltT©®ÑÙA-²#G‘þž=´Ü†÷–pÎFD9ó._¶6UFQ`%>p¬åúàŒað»;€„ãÛ³φ O’¯¥ÕŸwä¯î˜W4ICŸÏmã'ÑxDìôÒZc
¿>gª‘
1™¯ét47ž]jP©î
®QåTˆžKr„‘é=�X(Ž9¸yN½\•Òí¯To½œžÓ~»Ý54§šìE‡"Ìê|Z˜ÄOKˆ@5/½{òÐXíGI—¢)È^ ±%›ÖÉ5G¼þvøÏ|‡;hß…Ûíb8Dƒž²]¢#ëÊC3z6"/3ÜÑìazíôC¤¥s쬳IÛ¾õ6©ÁÓ{�	ÁÜt>Ôgóçy¯ãJ�¿k°WH8ጭËZ„;a¨œ‹þoêóò��ÃÊ*±ZÐùÛÂ;ŸóìyÊpƒ_Ò"Vu>ÓQ5<€&œ`ÌØ!qcÀæD$CX\ÿ]&l 5ŸËlõˆQ=ö˜r@¨¬‘DDÿŠ—ÍŒž™><‡ÔÜV¸ü§!Ñ5NÌC¢‰Ãb$Ë£uB�
0ása¸Ã…|àÂÉÒ�Ò(ˆêa“¶–LÀ–"cݱÇ-‡Ç”ûw&˜5–]½��D¥à‡£lÈT'ç�éæ�¿'ç
l<9FãUÓ�§?+™ØÎ`�C؋̽HÃ
C˜LÒ×'+j»2Ì¢{f÷TÿðìØc‰é�Ì!�Ší´H�‘øƒ…aé÷·÷äô€ËCHU;Càš10P´{<ûvhY^·>õ\&Θå=ûœÉË rû%ôþÙqåªhZAjªªè<+ƒ6.ñ5;¢OgÉ+Ô¦é7:€—D¥Çt$­ŸlêPDD¯vålxö+Ñ
¦w¹’éë¯_9êºÒë`áb*1=\Ý\3`a…Ù.…‰sZÏÐm[VQþ:;òÒ5
Î ëm_Æ`j¢ †Ú#+1«uþ¯Ëá#úüÏÙø×ä?�çæ"9
Ä´D‘}N8ß)ö�ý'ô>2
ÿ—òŸÀ‰Y‰÷À•žOÚi‰ þ&²¶Ø�÷ŽL‰è<åä("Óiüv³5B³ú‰áqÌdh^r,7dL̨̼EåEFòeÆÌJàŒÄXHÖsÀ‰æA¹G‘£øŒƒ�9I49%›…ø<žŠmù¾Ìï{àáõ>ƒvz[8Ñ™‰‡csSÐlhM?ÒÃYÿa2…Eg°‘C‘C‹Ž#i�ÍáÏň$’D`ãÌ©ƒ“·©°PÐÀÚGÚd@àl5—C”48ªŠŽ;°äk8Ÿ �Ä´À~åÆ„fâÑÍå„H‘ o."@‰ââDG&h8^†°å�Às—0š-ºe‚,£Læ:
ˆšÍG1aÒ`�6ÈÄùª*®Òå«6ÚCtdº-)²¥²îËï*¿·3²©›MQ·5xLG9Ä¡Q2$ËK8hDÔcR—\ÆÒ£#Mœ&zÖM_kô,j
©¶µÍByljÏ�‘çÌ´ÜjnÓöÜq-$uŠŠaâ¼_¯âþÿ«×뮦ôˆõ¿×ñ¼‘ð5k³4dïu�iÄþ;!T·|±ƒ_W׬ïÍèPÙA}ÁÛæû=“±l| –;ÂãæD¶Æ$n¹âÑ­à¶GäÚ~ƒ(7äÖíö¢Â×~wë"ë«wÝ«9_a®®s\ùðzWØœµ:­Ãwa\Q\Ñ®Lÿs"S²HæbJâ맕q¬ðþi»ï¢ÎP³£=›¨unêØww|ÇíJø8òÉgn¾Vf‘�	šõ½¹•:xr§yxwÚ¦«ÏéÌI­»T-ß|w†Êßå}ª›Þu﹓1ò@Ö&˜„Øg…²¿uøÿ}*&``{Þæ :@öÈ<œ2% �Ž.™œöem*6QV¬¢¬«*vÿno�˜ñÝ¥ïéŠ`n�™ìöÀÅPÑmaÐîÐá£Cû=ªƧJÓV28¾W`ö/?|á©C«
zp{«úIfIŠÖ.Bc¯�;kxlüßË¿^³OÝQqÞÕµIÄ	˜Ykr´DÛiô]kZ‡©BDY•}ßÒâ	ø%6ñª·j¸+ç]ׄ¸“œƒˆ:Ç°N…³u­m®@*=öS×Ó
O¿Óm§?6™WÅɶ·.ÎÅ+èí8wë¨ÖÓ—@ç¾C²—Õ�2‘…‡‰F×VB‚У;Ø¡å"=,ßokÉ*&‡Tûù¤n¨ž€Wã´±7t¯j Å™vçï¶Ú¢k¡ƒÿF;¡2nÖ¦Ø#viÓ¾ÆÄ[*·©I“Xôªþ¨é_]wʵb²§´v⨋lŸ?RÁ:b¶ar™¨Š©šˆ¨‹�—®ª==•$’IS5U3QU*¨ „wö…At-UUZ
UZªªªªªªªªªªªª«m}'‚§±0åsŸî¿/U_†ª½�_O^+Ƶ­Vµ­kZ­kZÖµ­jªªªª«Zýï�µ^·çúÑUUUUUUUUUUUUUUUUUUUUUUUUUUUUZªªªª¾÷¼|ŽAå3îìÑå¿G�U)SOQ7PS˜ûÑe‚¥�~Š@ç~gƹl‘aNè÷ˆ´ašÎ$’]éþª´1”Œ÷Íaôj-™ã«]•îºi-ˆ@þ�[k•§ˆkûbtp»E1þÂÈ!pïßË:j©õ䈠äï~Œ5´J7¿dú:#Óm:tÜÀ|VÅ7Ž±øâ;­ìð‚]QóÎ
tì#)V÷]jÍy�RÏ¢¬¯¡æÃJäAm¯`µ*Údz“ÚͤÛš¸PUTáÒ©ãUAYãZþ³˜/Щ�à“ˆ¨[½‘öŽ·u¡ñB¾Ë´÷s@ìå&òLö>jí�3Zúce{ÃÅÅcÖ&^’ÌÂœ©ŸÂœäœŸD&¬ÖJºEžüdl;)>bí›oÇÛÇçò\Ùö>Ókl¤QOå¥QŸ¨,þÒ³W³^ˆŽªa-riålˆ¡��1éï§
ØÃàö¢/ºÍ<&7Ðܤh�&î&€™CœxA*ºÙp5-íyVd<á·•Ë`Rh¥»34Çì•Býõç"Ü9œÊHDµ"<âüœ43@¿{ºoUŽ—׉›y/ëù}ÿw¯‡>œèî%a"(ƒØZï†ÒTù8m~¿¥ßª&p„,«; Q/bÑÄ$„…Êo­“(xTï;ËNn¡4“§Qè‚y’±Mì5	˜µ’=¿žwÄKÜ܃¤™-'ø'Þà=òÆ‘ÖBº˜U.!rˆï¬Ž(¯Ë+„Q�®Àß³•÷Ϊ¢{ô„+ƒ–Ý´»·]¬Ô+`�ÞtDPÛ½Ÿ~_µ©pÌs]I•P…5<‚
J¤Lµ[ÞBã…@ÁÐè;ðªÀ‹ˆóÖ…ýæ;Fˆ®.’¸HªZ»	�¬a%ÈÐɱÝÇ—µË¼bZuu…~vŠ„.{ï¿Êrd
{Ö‘Ò!3‰ÐÆ6vn‘Û�?ä>hZO¶Më
Áô�|Ü°Ûæ:.
~$B²lF¹R…ØHQ–¶˜’GqåÒ=e�´‚� È0¬DøK»%¿nþ‹ð?‚ð¾7[ÍOhPÙQö9ç5D¯»1”Ï쵚­Ü~UéÓ"_oߣœ—æÝõ²Û­cKÅ;g'¸G×;C7,°x\ƒ8lr•i¿½÷e8Ûš‡‰ð¶÷žØŽ2A¯Ø<ÒQîò"«ø¡E#2l
n>µøäôTØ|v[QíTOqðãÒ'ù1bÒ]8�GXæ³&¦H�&b,Ú>ëÍËeâMž(v—qÓá".ž| �¼&a�x–•Vñè÷™ÛšÑ(z§Iþ.µ™l¾æ{Lu´Tó&5Çòêlô¥:H®{!I¼â4ånè6¢qâõó]^tž~ òñ‰êOWI™n‡v¢Oi—Ê^˜ß.òHBt‡Èä¢M§r“u^tÕÊçðд{Ü~× Ç�$Ã
ŽÜëøaÍò_&nCuU�©ib#elU;¯±•u½„$“iÕ+BžÉ¦rOÇ%qªj¡÷É(½—Ïv6®œ�
ã!oÎüI3H�JuÏ­Úi�J�›•°`ôª5Á÷xë’“¡™Íþ[î	:o×ל+ÊÀ~ß–5kz_d=úÀûߣìÌÓé³sì)�y�[¬yŸÆýu^Zq›Œ7©(‹2±ç–ÆŸZÍcôó´ï¸m·_mस¹ øCÁ5«ô¼TDí½ßÂ;ÿ†Œ‚Îvÿ�“ÝFr~NŽaŒ
x`W\uÚE
ÎŽ}6u1rc‰”n®¥ù
„iaÕ�ÌжŠkå'uFë¥Õ'$Ø)ôÊÉ 	JòN–ð.}±¹°„š?oèý¿)Ä�ê–áÚbkÍå–NÁ:„«�]öÂ#œ]Ô4¤.CuÄ»±”£Ï:¤ërq¹Š'=œI|Ò|Ý´ñå�OÜzÛôQ#CU–_#ûë÷RÛã]�%n¼´…q®ßSÉêÆoMzj·åñê·®qÑÏ÷ƒ0ÿffIB ’$%€iJiØkèLJw
]ãm‹Ëe^ÚÎ0¥fæ�Úi—_ÊÏfò-}÷VÔôšŒQòþz¶Ÿ�Ÿ8Š•Y]ÜK
Uˆð¯2yEÓv$zö!¾ø1£2A—sè¶9ò>—y”Ì—ê2b¹Ÿ![ÆÍæ–4l"‰ (ôºÔü»ujöÕV~}·XÙC^!Ç\77c˜Ë­ÖÌkccTþCß?¬–á:¡gÜ RüßH"—5t¢Ô‰q~’·L“!0’KVÌxYE¡gu¸ŠÙ½}þ¹ìÀàšžê¬#¨Ir!pÆhHŠmT–¬êD$òß ={ea…3¤æ÷ÔjÝ+ªÉà\‡?4d˜I“4[´þghk�>ÑÒCŽØQ‡5p“ôiìÔ~)Y¨¨p܉›mE·h�Í A,F¬€�kn¯Q>,)ÍK¼
%v¡Ï&8þ†Ž…‘ßvìh–­Õ�I†º½C¡âCpÄéÈÆ5—Õm”'[SaˆTºSD'M*5‹Õ;a�:žï	‰³-lžT'eÃéy?;$	¿µáô9ñk«V=ÎÕMëWî
VÆâ	Ј'&ſtd]ó`
ž½ƒO£æb$¼4(¿óAïæ5;b%áB6Œ¸ú�&½P¨ôyü÷tÓ�hupP¤Û{µ†æº½u6%=:êõå鄘.W§¨ÐCˆ*L8gÁóâù´Ð��ÎÆpFunß”ƒ6´Å¾&þ/­^5¿¢üûã]`hïF6¢g‡Ý¯ßß®9? .¤\VÆ‘z4k5‹Œ�‘±‚;fjk°¡âˆ¬PˆôÝ•yšï[hX%¼
Í*•„`’lXÅØ­ð_Ô_Œö¢Ÿ»‚¹_áæ¾G˜÷YØ£·sHœÝ›a°$}G•ŠÎ‘lµÍcô¶¡D†®Z»±ˆ„¾(ûºlæÒoc‰‡›3-L�ja6z¹É[Ñu–ÆÄ&0—kéè‰S¢��R%©^Í	Þ´.ˆãáuÏÙ9vøãñ!úåÛDÃ$„:íŽßååêïã×»³=Ú­ó'¦etC¯hë{ŽÔW)9^Òdãì‹HµÑÏh ×ÀÛŠÙ|~W¶_÷gã½]·;¹ó"„…8éAR
©ÄúêŽz S-§AVï"…R*ñ—F'ç½ñèò_u¦Kçðõ$Ø›6iYã±À9¡D»�<öÏ ÐÊù!á �×GGmUÉd@d(2RÉ)øØ5Omg”~Â�É
»Ã�Ä“Ý
Á';}pœáJÀ(Í­6»ª\êRÚŒE
Ÿvå)Yêå®–ÃÇ�¿vx”�ߢÈÎýúöØ×XÙ˜T±Ì¿LÎzô¾Qê¼¼Sòê=Õί?.	ñ›ßn¢® Á½Wú–íñiÔV:tӖͶ‡!Te¥¼“HÚ‡/¦U*ãÊTÇ
WZSd„×ÜÌ{õÔ°©z"l™\&%Ø°'®ËÖºÝcKZPÛ!˜?j–qû͘8$YqÄ~¿ä²d¤èkqÁA²ëW“}
ÃÜ”1ì6l¸¬$ÛÀ³å¼gp|NãÎFÉ„}¾ëêiä}Ïo94k‚aÆDDm†5–—Z³�a™S$ §µÍÏŽ¡šêÚZUJ0“}WUdó)=¬0¾�dŸ³ÇÕcy«ª…hð‘âHŽÇŠñÒ˜*›?JæG—ÒŸŸÓ1&yÝøºû³Òß'‹c5Òá~´èF¾Ëí]_¦Óä!z½Ïž¦'㪇ð¹ï­¶gÆÝÉ%zoµ_>=MÓa4˜%ñ®Zò5ÝáÀS+`¸ã·nÅï½õüÁѵh…m³ã7Û½½O}Çﳺۃ'ÚªvëÒ%"‹sËz…¿—5ÔF°»óчêq„'ó«áêþDmÜä§jnbàriŸiú‘hγî�yE¾Û»im$“™ìø.¶}°Þ}yø×<ñLsµn©.±3ž.6~£ïÄôq±­ÍçK³Ð¹¾y\¢¸Ž+×OW>}sÖØŒáqÄq¶;÷žßÔG}ßcƒ‚I©ÛŽi»4qÝ-Xîo^/ϬTª]›Á‹‹»‰lGgÕû9ɹãs+{æc£“º¡-ük¬æümÆÝ´íÁYáJ5þ:ÅïÎìk-UääùêJáìLî?ÙO;Ö*¶wyÎ"Yüü7�]#6áØ“Îàç~tóÔF£OÏ:�?I^ñ­ŽŽäyÿnð{óÖÓªòŽ)g¬¯UQZöj¡ó×b¼ ¿L¨ï”`ïf*hƒ²rß+ÅXô´Õûr�näQïÎÙçToy�ÝnJÞБ%Öô÷¯LIþ|Zç[yÕH§r¹‡×ì¾Z.ù6v‰Îîú¿ÃÚ¯Ë&Ðh<_–æï‰ò=2í«ò¬åkUÛq[çŽ7É�;3ì�mOeâëରºÍ…1…—Ò©)´,M^Õ•–`÷ËwŠ0ÑóµFÇ+Ê�ÓET4þVÚ§21õúò´Û—9×^|=Haž¦ì"ÎÅ&A5I“
œ­;¶Õ(¤#¹O+Òì“Ñ[
Õ¶éHN‹o“qŒþ7vøHÖeÑÐñEÙWw¯‡®ùVßÜ[‚õÄ#)lbFôL™&ƒ��Ò’Ó�çÂSZí7ño®TFÕîƒÊ¦ü‰×tÏ+F⶙7M•]æ…ï
„ Ú\ÿ4
[Ï¥|q0q¨�7Å…TGËÖgèü&u‘éx~7­zª˜Xnó†Wä·_ŽÞžÖ2ô¦4+ øWtXŽ;àÒÓ‘«n•þÞ_9|ʼn_Ýï¯*
Ëh9(ÿy5©�º®uú¦ßeûœÄâ8n%ôëhJ>Ñ)9rÓN¶�ÅÐøÛ¾x+¡“|õ§Óf«×½ü81æÞ]Ç5�=ÎrG
šŸ�™Qß+2¡ñf³6”ÔUUQ³bëÄq‰„Þ›@ºsBm¢UbÜ{P@«‰µ<ñø²#ëüD0h‘ÒØG¹~tVÓˆ„5daoPµ2wB`øð)%/5¥·
²†²¢D'8±’l]Øã£ö wµuÚöWeRw¶¹GÿŒ‘�uÚÿ5O·rƒZÔñé«šâ®eðY[‘
䚦ËåAB~Ùm=šÓ³yêä¦wû¼ö“w‡Dz[´~ÜF¤w´�„FôiôÂÆ#ÿ& ?ŽÒô€ÀþlFû/ää9Ô¶F	n³º#Ö„ðúà…=Z߇Z!à(7»31Ï¿> «ªº´ýÔÔ×W+0O>ã	F¬ï‘™y|ŠÑœlbîÎ%<gƧ÷Y^1¼ªÉv_Ÿ®ÙÄù„gâ5ìqȧÁGü
Æø‘’ç�Þ�ª›�9Äcn¾îX¶^”j�¬Fä�2¹ËÙJ>³‹„Òñ¤OoSv‰:¡¨�±2Þ3.èÜ7iC¨#GÆ„¹ü°9ýçì‘ë»ÿMnÑåã?k|²j¥�¸(»�
\"…lH6ªë•T©Bo-e£wâ5Ǿ¸
Ý–3Zù\`UÞØ÷‰ÈqBϲ~¢Þ‡;Ú“Ÿ/Œ3—ÍgŠ—ùí6Kü¦�•ž=�-ŒÙ›��ÄÌbYe$ölSÅçn6è[ Ú€j&ÁäZ³i"—JÉnûˆÞ™[kÃÃU@�n—F�‰À1QéSŸçÙø¡Xƒ‘Ua`!¡rŠÃ2[R”#P$;¤8à߀†a’9•ZK†–Éká.ù$ª´ðjb«Ùt\n×"KÝ7Fßúòí³ÝkZØËps{ä­3>6ÝA¹ž»-yx¯ÝµKçy1#ðv©ã
"_§sÁ­–5o¾/oÀ¶À‹DEïu¢ÈV¶Ú¯C²ìžîõ4Uc9±yó¨4iø̲Ú~kç8.ã.??dÑÃç®b´n}¸¢¨ú¯a

"ç	znb–Lx‡œðßNø‰½:p“#᳉í�ˆÛÃG«&g. %Ö¬ ¿z!uŒQ³Gl¨\Ù~êœy¿¤õ­é*|¤¾µ›óÃëÖ¾5¿¾Ï›tfâEd!-rûÔµÆxÆ´ÕGH‡½�ú—Œ%°¨X”aóל«´8&‹Ò4	ì–Œïñt]Ž/*C^¸A_ ˆ¡ÀKÏN$-BKîéß_VÍ]²vÒXZX¤�òBS«V™÷ѧV+dÞÉÖ2®6�áºf:¦êþ˜ÕUŒ|ß)¹z÷R“†Z¡fBTºcGJ@œa]Z½!òcu8éeé‹×ë„05ŠðB¹öXæ‰àÿÂwÎ?Bü8aot±Díð'‚DòJ
ºŠ[bì��zãJ”³†§ãe'Lë•ñ³A^³ÇÎÍ$¹ÖÜ›s_6±±ƒ°`žœáq_µˆ„õgS"U‰ã<¼dsS »Q;Ôu~�7“é¨ÿ‹;t˜c?‹‹V1:Š¡ä1ЙO“ƒäúÁý…+�Fú´á‹´“_o!Ëq¥#>µ®W�
ˆ‰8�îÇ¢!ñwBªQü¤çõèuõcÑB›”Õßüq(‘m%Ì»f Ðê}~ÓtôtÿCè}½ÒçCñO7«(7AFÓ½4@0N×€�‘�`E:¨`�éKé*'ùv2y_^¸ªÁPûÁ�Æla'ï0/ͧëO�O�L!½Y
2<�iwÇ×
hH9�]9;î
þSqÑŸïo6 cmUð„†" p�Õ\Š|*ªŒdùh`OÉhŸ»s03Û”:ﱪõ�ÉÙÄÃåoBD¡ÐA 4Ç8|y‡X‰�#•TLʇáû�&Eò'ç�3Ⱥ�I î'¢uÆþ<†ø3žnÂ0!àôÖ“«ICŠ$I%È£Þuxs¿[EOUeF}JKOÁ~T€íe»ƒ¡›»›½›º±Çt�·Üÿ$GHõÕ¸ß|Ôüâ':÷k§\Ýæ~ÄL�kè¾	Ù¹8G�ÇɱþÃòš‚hb˜Iþ¯îô7³(¿Ótiø71÷uU×ÕC×Úì:ïÆ©³cî‘�¢†üÙS„¸ªóƲ/åš´üIH@É~æ„{S.ýŸeìòán¬9²Àd‘¨HA�Øfc”‘0ÒP·ñ`I§†)rÀ¤ƒ$U'
"L …I*¡YXD¬@ÄÒ…4ÐÐÆ9C°W·/NØ÷"G›žm§zØG9ΪAE
ݬ´I	ùñIl??í$s©
êúß“z–h‚Ì®¨ºÃß›•{‘ù7ý—Õñg³°Û¾‡wd>Íúë‹
ýÉŸÆü…2LßoÉZË“7O5"æË}ÜÄGoÖ�ƒ5Óo@¼ßÕ³Ÿ|1ûáöVÃÍ€ûz­ÃœŸ¢fÑ	5ÞwdÈÇÀÓÆžñ?w¢]üÙ¿Ïõ껪ã-æF,}œE¨¦†1ÇÅ|"ô¤H�;ÿÒÆÄcç¨z!@|ˆô¸œ¾ÁöÓXþ3ª%ž´ÇQçêü™sáo¿VÏ-¼�êØwå¶føPÂãûu==§œÎ&¿¨²òïùŽNnAûˆÿ.h/Ï<-ã”�è:¼Ã]_ó‘zLœÀÔè&�5œY‚
â„“	“b �9o‡,0õoæ«Jë�Çæ�9ΧÏ]û|]VP9ì­¤&½ÈÐÕ	ƒ4Íâž¿ÎE{?²¼bù@*~ ¡
ýP.¿ª¯Åý¿¼öˆE�ÁÁ0ß�0Û„ÿgÕõú¿|]‰Ê»zn€{}M4{ ¥I—÷B$Šë;ûK¡ aL#o„ÃY	\x`‡*üþóêÈ£J�œ!mvøP¥˜ð’fŸiJ¸'ÚDå¾<)Lè˜õ6xd÷ÁÖBªK¿ý¢û‡$ü†K�},ÌÒA!LD¡@”ÀÊ´�’&
O÷’aˆ™öø:^‡Á{µ.Ìž˜L�Ô~¿Õ„æSÔqöèhÌ“Ã0ÔA%,>¥•”v¤T@µõñ¹:À¤±Á�‘Ä™Vì‘
^6`§kr	™™.B¹ä4
·ç#|
lW˺Pãƒ9‚ä«l(ÈŒáœ]¥IX)?àCºK'Fë!�
L#E1$’ÿ‹ŽAB…L³@íßÛÇñ;5·ýóa³ûvVÛnyoÍnåÞoÎͼÿº|_Ôƒ'þ•Å1 œ!S"�)Aˆ’((‚‚�„B ¤
¥„P¡¥P™ !ÿ�±if¶AÖ
< 0ŒÅ¶XÄÆ/¼0'øŽ0¾5Vœ‘*€(ã%0¸…‘*Ëd¢R¥*0®¤6FAH

-–­¤…*@¢$DMŽef&X˜J38ÈQ)i"Bˆ�h‚F—uUd€X`‚™4a˜SA2D€q
�™�%#f@‰’J‹¸*†‚h))
ÜѨWD©DC@3„ÂUH
eb5�!D‘CjÛ1-²Ûim–Ø¥B,%
I
D˜Y.R”-…ƒ
Ñ"�Patl+ –�RÑ¥ر´+´3¶±ÿ×?pyh>üÐài PÂ^4:J©#
ÔÌÃf"—¡�„9�¡´–¹õÒÙí¤<¢Y4‚o”ƒí0vaŠòD�£¤ÈÁí�
Ãå!Hÿ¸u˜ø Ú<Èl‚l²@ïè€É>ıúðíþ§é6zO/S 7ØI‘IɃÙ?ó¾ÇÒ4	ÉzŽÂOÛdh7T&|8˜œGíΊ–‘>[U; ‡Ô‹>eŒ°ú8ó³qª4dÔDK`Ä�D$²›dx�n ‚$àÃ1ÀÁû±ñ´ç±E®
F¬C†˜ÀöÀÒ¥˜ô©0„„Ñæ@UPÄá„6£FDU
Da´¹±[B¸óœ†€Ê‘¨¤Cµ�2°ó˜ü­>NIå(³ž
�–€ûÒˆ•ÙÏj(tÍ·¯�ôá«Ÿº¡›ãý°cëðù®û¾»­ðScë>³ÈN†CzÿËš¥øŸ|"Ð'
Ÿ‘Ϲ7?7£‡ìæ„#>R¹é®K飜åóa‘
¢¿â�MÙå?Ãè=^é³ýÜ„bbýùBøë€ÕV½#Z‰šû�ëðûŒéŠY‰ïº#¸ª´@$óÛ…�ÏǧòË‘›=;Oð?™øÑ­ƒ7ô?KæÉ‚I2Haþ\*$’€!e†¢»¤2e„ˆ€ª
JC%Å‚©ò"—�"¡¡i(b™j
" ( �qÈÁýà€×»ÓŒ`š…@kYÔ¢fWbŸýȇ^aE=�¢yÚ~ë·¥Èj›ç”‰Ã›ò󾎇nȦAW÷Uˆ² þ’•ÈfÛüù†økõhù9ûöú÷Tk[Í	þ'ûu{^›E·øŽ8ÐôK6å{ƒ¸ê4J¢U*F‚bEpü9”7g¤«€Ù­�õ•$Æ›ü£ài
øä(i¡i¼¾ÑØà¾{ÓQVŸë!šg§pŠ�RwIžÀ„ǼEÅWTñ…Îoïífû¶k¢óÉÒCáü¹“G�§q®°ãâiåÃ6M­½XI?…ô©6-Ò!&4�1h+Þþ…L6PÃw œeE­°g3HCPAü$\†ùP~íœ,ÎŽÎJrCºãÅöNSÊOìýà@ÔÛ·ëcóWÕâfÌqµÝØ“Þö6»ÂîçÆŸÊÓtT�! ^Uáñ*prU"¬g´f	¶õ=ƒþ«=Xl“á%<¡ðÌ+û'’u¸{uöU˜½rzt3ÿe�y�W@ÈÙPèìí8~Ô”ÿõ&"E�ŽcâÞ!�00Ð7Ÿ¶Ê
ˆ†OΪ¦÷�Œ„XúÒÒÇŸë¾€?�ŒNž�‘
fJä¡~¼Î‡¨MêRmóíÀçc¦ÿA«4d
ËŠÙ¢‡fDz[PØ{¦¨(_5¸òÂ.ô>AÒÉ(0ˆh09ÿ:æ‡éŠÄÂñ3¹1]˜†‘™
ÍŒ,fS¤îí’—×aËÑIO„ =>ìB†…³!Æ ©C%ëW]t;îó:ÍhyÃ5D›é§1íGúx}P
±÷`ã7H:
óøŽ¢œ;™ˆËS™–£•"@‚,‡"Ÿ-Ä–Ü4IÔz09C'»yî
‡8S¸`Ùã<ç�ÉP_ŽôF|2o|íålÐnŠ�ÓãØle–£Lj@€ÃDI7*ô•rZÑ­–µo�l\±”+b|`ÙpC‰1quÀ£³n³ 
Ž™R ‰&oôÏVg24l¿Ñ5L„p-"ÑL¹6‰ÚÆÆ� ‰~ÝZÜ`|œ2øL´€|Â9ÿ.ƺ–çÚVû¤A²×YÏ}M@Ø3ÁøÆI�0��ÎrñœÕIŠg!!·¿ê›3nÕâÅêydj²OŒÊŠÌ»Îê´½5Ðx&NÈt!'a�5’�)àfÛf¥2¡A?OÛe�r2IïùC˜~)EüÖÆ]SA³ÂÊ—ž§Fu—[ ÚAšõïŸêª§ò0¯<Ëi]O$;#ô“ºŠ	 ÛYêçÂrþ¯µóÄ£dëÏ©Ït┊IÉÆ—W¥â¢$š‚Z@ø�Üf¶0`èN	®Í݇³Ó¸IϪ¿êìba-?}>ÄÿOСÌHPÝ9™µ‹“ò¾	TLÊ‹öÍìÉ*„ˆcdAŠÞa“
G”Å‘p)•˃é>)í5)MKìJ©‰O‡1Ê%Dº—v,Š%ÇöÔ)¸|¡#ÿ9ô”8PìdÈ9™(“aÏk¸¾õjqO'TÜrX!S!ÜpvÊ
•¥PâÔü÷unâ&i=�½lH$…'B"ÁÞŒðjŠr.
Ÿ”HLˆÈ	Ä
%¤ÞîÑÏ”d—>”eÙ£é�¥	š1hÙRb¿Äz¬à5’Öi¼…gj\fŒÏœþúrf„æ=ƒ�Ö� LŒÅ‘8¹2H|ð¬×r³g
ŽÎB'¼ù$$!ÈT@)_�‡;ÙÓ‡"ž Tý¬“RÃ0¬

ù?—»I³¦¼<¾“Çž”…ᩉ©"j ‚˜
‚* ùŸZ΃‹g'éA‚€!Erîpãº&è+B/qG‘;(
´¶–¢ª¤J6‡È�ñÎ* ÁöÉ3‹È	AöÆð¯ÃÒ<|H¢¾Š3A««dQ™Ö-noXù…÷î ÄŽŸñÎ1
gƒØDÈÅÝzgÆ…?Kæ%EŒƒë³fϛѩú‡|6‰¦[—ÄíN•Å-·§œ¯@Oh&á¹´ã`X*
�Ÿ‘«ŽYÛ{2æñaÙ‘ëLä.À¡žZh?@Mr;gÙ¾”Åù$ÊoøäîÚ§s†ôÓ2D,ó±É"#k:Û2ÍÙ8€,LÌ��$0Eù³ðËë�Õè=_ 
§h"˜¥›¡t¢Ó¬ç?‘ ;�"œ¡1ü�S0T	Q¯(ñ%àÄFB@›yø•‚‹¥º	Äh΄ÚJõúí3³ÛVušý»­v†°zDìáOÚ(-i�›"kašLH]!ìÙèµ(�ԜҋºîïwvHµZÑTÚB£~WM�ïÏË‹<|«iáÒ´†{8—
(³-èC=Ä­ðÃ.¬ÄðÜ×̲dôt÷ý’
,oUñ´.	p.ÛîË1Ò;Ab¼­Q�zåÏ5–ŽÁÛG´QynnRŒËA#ïÄI„Íî­Ô}®êýˆØóNRáï'”{þŠ*@Óü¬O
ïï¥NS–q²byJºt»~¯Ùg€wªx_¯rŒtâ|çÞÜ# „ÕÁwÃËmÞ0ô¢²Ø¸µs‹üëÇ�r®§©jË&¤èŠyž?HìÍÁ4DÛw×Ueô/2‘�”²¤HÏÿEj|q;9�«tKuLDhtù¦jºpDu&Çû5cq!#¨dê!Èã̆bÍ[¢%I‡KÔìÑ×è~h/`ýFòô›Ev׿?6Á“�ÄÖqÀºÔ‰\L´U V‘†îÅcì=“„ß‹–
|Ú}	̤ïgëˆm€¸vd$™—È!dÿôÂ’¡G;©|Çô—äš‘ûÙGtlŒí<¸ø¹Gȃôð5УOOl8ñWPª^¼D©îìI@$ú²~KšÕ4Vhñd�vöw?|W‰‡jŽÛHÍ
ºÙ2.n\<M¶J‡{ªüÀB)0#ž°?‘&O‘®;€æx\Ñ&FþáÀ\%¬íJƶ:eÏ/›[zmˆù5šœ ª7”Ó¿�¢ö‘àd§òv×v<
jX˜þZ¨ñMþ·æÙ)'>ÒºÍcB5R:K3}N+)cdFb³TÈgtç­lèv;ÍF膃´Å߇®Íu�ZؼZ’3$Ò/­QPD©‘å©‘ÇqÁÜvj_t7æf
÷×ó	×¹Ç\ûm�µ�ù°;n-M­=	Ÿ<³
�Ó¡ÑßÑõ6Ià{ènvÿ=ë%º±òxy[ZCgòQ«ä×XÞtz%
„ÄÃ?¹œyœ™T"xvÊ�t’Ødf.ö:2r\Ù¨qGÃT§¡2ï=ÑìÔóm×Ý&Å!˜�ñçyçUEÕªàü+èN;œeÑZíF�þ³ÞQKëk†>Ÿ@_
7[‚ÈÒÿî:þÙ´�ÉPr7*¸òVb4áÑZøö‹u1dÜK½º1qyB©„ë&Ž®gKfp¹ÑRb&†»¿¢é5u²¼qœîWù~¸1ÏUu»¼³‹Û~°Åg
¸$Z9]LÎÆ@u!öhã7“csˆ±è�ö›Ts”�‡ˆš°Cf¦�†NN惷1"D=
„4ªÇäSù ^S¯�’���›-HLh?7Š‹ÅÒé:eù.å“Qùf¦aíázÆ pÊv,úÖf×àU’[B`q‡Â>Ë4×Èÿ«8±ÿuˆŒM]1ÉWË›Mü”áˆo6Æš_‰’;59qõ[O Ã‡ª`Åeåýþ÷¼Tx÷®�4ˆ”;ÈŽT<�¶h#
�GY�ˆùh…œ6׈t
W@ٽɦÌ{ÿ€ßs~ÕÒ}.XÚ& ýÑͶ}w‘ê5¥Ã&0ÚN5à2”ø0˜‹ŸbJ
)�ìOÕ÷’CV¸Ã³æÐòÇ|ŸÌ¾u
�AÝA|714é»e�ò&·$éδðˆ•o�Ë€{å?óGÉ‹8}geNs‘°¶P:l®%SÕBÇÀí;l—£åÓ¨¾çÝøk¯m
�kFìØyæ¹¾OüÝ2�–X;¹šÖ5dÜ9¾5W4Ít4"sÌ™�	ž°÷ãŠóÕK‹ß‹yýð†Š¤XBY	¹a{ÖuÿJWoWöÀòGg¨Ïæ=4¹¿ÝVºµB}â8xuÕB­¯ã³+~�šçƒtgê…È®nÜÙO|â‹qª±j°ó’xfðStÑx
´´Ó¨“ÈÏkš�HB–ÈÈp´»ÍŠûq�ÇkN0<ØdŽ´.�G7úv`ÔÕ2Ÿ•«IÛ¿j«ðktôÆôÛ|ïæSF;°“¦ÙN·—WÓ¤í©äZç²ß]¥µÊ²{X}Û&Nöe…ÕJjåC²úü”Ô¦Û¸ÖÔŠY$·$·¤«³(a”µryø¤^~%=Þ=D¾D^89 ‹û¥«þ`Óa	ŒÎØ´vWY½»ªù+–?7£TZF™]¯ÃÉâú¼Q,Ê}=‘Þbý2�_Köøû}štíkÒlàóåàÐ2Z¶g�\Žèp_¦/ta]Ž)3bšºÂ[§ÄבåøaÑÏL=_i2ý|ԼÐò¥Öý»þžgË;«ûû9Àãdþã.ï·Ó|;±”eJHŸ…t´‹¼î/îfUKn·ÿ5#)Nnþ/cÞ×0‡÷%DyÎ&ùò窎þ
x••y G²Û¥#Ó²ßBÃ�/Œ0¯×ÝVJ¤Bo,G_¾ì5^þp]ëµ3ú½Vãâö�ö×å]O—3µTsb<‚h;©\Káã¥<*ƒ3¥>>Ql_!zzJ\c¾¸×V®°¬é{ˆX{~‹/.'©‰Oº¨iVqíÌ�exµüUâž‚dtåGõ«ápš>Òâ8D>ÓÑ'Žÿ¢'¤D9Þ1'펼3ƒLû“éªÊ}ÙëºT¾ÅÉj¨ËÅ5JTŽä®—›µÅû#¿èÇQãU©|0ŸsUUÓÊ=�é¹G­9�-.xlžìCVÎø~ºÎÙï°N¸˜FtšŒ6S‹Pw,·ŠñÇ(&Òø6ù<Û†JñÆ×&Èrù­-¢=¾ÇŠ¨ù0Mqr±!éëð;9ëf‹«mÂÓ`¹dR”xY4sVnq×BÉцh÷qf“®QÄ7„A2;kÇ_ÒåG¹ÏfžrwãÀŸ<ï®Úë“é­ò¥–iYî…ûÚ+uPÎÚT‰@±çæ7{½—R³ÕÑø®ÈøËò‘ïA�mk}{m�Ê®û¨
}z`q¹’7ö@ë]yHœs~n¢†G’nÔ”,<3‚»
?àköÆŸ]Õo–¢¤ÂÌI			�š¹49�¨:NY{ž¾[£¢^“Yò@êM!"‘ë=PbMñZÚ†�G0eC‰1.:¼•nO,åß(r,Ãx×ÎûHxê�m�†3vÜÛÑÞJªäÓ=CÕ”¡¬*ˆ8åM˜ò 9ýY�o=ã=ŸG~®¶èÕx8oÉÃêrt&eT~|œnþ2÷’è3Ðø¹)—üÚô®¾û=Íç^š–Ó]qò�¤CY槓î‘X`ÎzÏ\MþžþËJˆžÍãò^o ôyEÝ•‡ÍoÕA«Ìûù¼o£Åk½—¼§ó¿xt.77�˜4ffŒÙÑ"¾î~3Ÿ®Æícf}0¶ÚÍÂð?~4'�ÝÉ_—´lbÌÍ6ÌL“³!Úpfƒ:]±”bùmî6oÃ#3hüpÕ×HrvWgdýõ¡m$™ªÚƺ3*ר¬íå8q�+,7³ Èw,o1ÆbdWß%ðLÐ_ˆø@�|G²Ø¨�žv—pËŸXPöWœ—¡]„ús [”+uŽ-B÷b‡Z	ís`W³Wᬺ»Ú,Wc´Â1“Ô|u}ug²�ó‹Ýt�¹Ôk¡{öÊlâ+ÕÙðòÌ
ÐeÃPˆ‘mØnƒ>[LEÆÝCG-nÕ²ÝÃv)¸ì†ÝE¢-mf²ý½!0¨y'àҭWIÌ~I<«¯å÷È)Àã«³@˜äº8
³å³
´yt}•1åÊßuGÌ—�âhcºÜØ»~Ûåå^ÌON:¡Ãm6Dº<=:Kźڤù–•	ÉN‘›j*�ºé³8ó@Ôoz>3×#çÊ5ãF‘'!sž<+½kT”QpÜ?
?ÂÛ!R}«ŒG¯â#†/}=å°RP|¤gTé4­�¤lóWs©1ŽÁ"äüª®ŽPîI1õÜ7H“;½ÏÆ9yÞþ®ú™)6r¿{ã|èÇÙÉ·Ñ¡ûv�œ³…fótK¥�ËïY«t™¤
í€|
ÙR–ž,‹©Wj\Ûº:Ÿ)ÕJ¬¿a^sÕrà';ýg"}/âäöÕl.‰
ÚK±gÞnàT||ÈZuK’ôfq››úr8Íú}µ&³‡OáÛr¯äË:aÍG½c~ÃV…†õ–’í#
xÅüdÜém»k§4wöeUé¤\¯¡7¾6Õâ–ÔMF¢ÎºŸ(ËÙ·�µóÇÍkˆ�k˜¹ýµû	�-µnεU%×(ËËU6¨L)ÍÝ‘©¦!Kªc¤’Hžþ¬&“SÚ/�Çz›ÒdóÃSyìʤ=õW™{2]õkôžùmχäß-RÊ3¼üqwùqÕô~^`·¾ûð{GÕWa×æMö ÷æÃ7Gu°¨6@‡Ð5Ƀ[ ú3�‘ÚI'‚;Úë Tk¸»ý¾Nô(rkÝ¿MÎáÑ«/›c”š"klÇó¬æÎܧ³&øajAatNÝï*U„±Æ‘÷E¼Â&ZöT«,µ.é»AΟÝïò𲫛!b‡
CáÚ÷T=ÐÏÌpÕ2zvœ)ꯪEUä aåßåZ’B&BLHx¼MªË†Ïîùâ’z÷t•…ÇyñjÿU½:ϳÖ#?77šzÞ9îfÕÜK|,ôwcÉÿS¨óc¥1ôlÓÓlft³¼èó`Xy¶cO
´Î•ÐŠô¦�™?ļ¦ÌµÇl» [‚ÔýQŸ¢Úã–¹öÆgnÆyH”©òÐÛotšW®ÆÓM53ûÒúÃi4åê»CvéN­p²¹Täl*½}Ç4¦’ræn/Òb|�ãi¾¹lÕ泓§òyšúœb)¦›$Ä“p@|ð{ÝÞ¤eÐä9Ú¶Ý_oÊ	¶[IÛâ6o†j•æqTÕí’yÙ*‚
Øýo…-ÊW’¡ÆôÞ‚oŠ3‡g²wÙý|¼cÝÚu½Í’@ïžžû¨"KŸßsåñï­VøHáldGî¯+MuçG÷éÝ}|çÆÝf¯ÓÀEî|kc!CÑ,Ù›µl˜ü=Ög-í5#ò–gp}Lè‘eõ!"-CÂæ‘ÓmæþÊØΡƒÌÚgæõ%ÕVžq­Ö ZÑù©i�¯Ka:Î}m1r•‡�»sˆÌ(µ¤Úˆ�SZú²cüíë©H–ØlÝßðp=ÜÔêCnø¸�(3©Ù†=Œ'»œ¦lYÍ·››-¾æ“wwýuøæºþRÞÎÕ>§üª”?³Ñ¼îòy|¼§_,î¯e”%}Šo­^Ы|¡¾É½"ˆÝbw+—áe%PO‡f…F|ÒP2e“ƒFÜ°†>~^KŸ¢ZõtC,ag>Æ�:cš³Ó
îsoLMÖa¯ŒqÀ®—þ\q6ßœj†˜`BÑYL¶e†o	½‹
dVùÂʨÚê®|î×Â\K:•U—›jpàOCvL矹×¹LfÍo«ƒñ{õÝ­ÏuûVí!ebM%W-7sYj7ÕÏexÄ^Øã·^‹!WèÕcUQ�?EMüpm1œÏËIo�‡R}—{@á=x'Õ3/œôŒ!Uñ¥½°¦×¦çlÑ×7k#ºø)J¸Àµ@/ú»J2ö=T˜¨V(;Gy{Çä˜ø5(‰WÍÊ�vw,n‰ÒÛŸ¶¨ÕJøBç”�µ|%„X¨ÆÆç鞘m¬ÔXŠÜìØdÝf+i¦væGpˆ
±M:Phjk7Ë#ï|óª»á¥"W<ãÏ+ÅÔÅQWŠé–FÎð{¡SvíÏÖcFô´³€w/¢ -ªÏ9øûiú�¿•F~¯>ŽÛp¨–@„~ògGºøk¦yq²R‹%Ý|1¯š¦­½:RÜ°)èç¾KYŸaÂŒþCs3$`É£a²"E’ìÅ≠qÙšý�œ½ªÂ{êÝ£R‡GŒï|¯®Ît3n‰D±m¾º»2�{R�׋{Õ<\,§vºÕœÄŠe+c''Lz®³Z²Û¬kÎ3'¥-ŒÌùÑL±µ Ÿ¬«·_Y#?%%³eG—ëúnDšýö¦{óüÄãŠ~ÏW9Å“,Y«"9b'jB·ê¨*ò¯vÝçè×°Žš²) Ã°æcŽÅεqϧríõzlï�›®WŒm†Èã®�³{Žÿ$	¨ˆ)4û×%]j8í
Ê¢ËÌN7Ë˾Eô‡<ß$ÜþýY±³;vLà öy¦·ætr²0“•¦®èCQ0NsϺüª¯ƒ©|�v¿U9tÈÇ.HòH®ÍRZçQo%÷«¬Â¦À“Ž¾ë¸Skv÷ÙLîlâÜ^¸=-ߥRÎx*Õc.»I�ê×iÔØ�^1·òSŸ:𨷛§•êìê×`¡ÓãôVÛ6.®Áå{eÜ�‹ÈÊ6o%Úé)ˆ-MDêœi#6»<ðßè·ÑÐVaÙ—<щ±DŽÝ=u”éCg›
&Ón'‡¥%n3ÊÉ>…�×âyO=�\�÷ëy•ðÞ>¯¡õ%ÄÎÙj!ÆW-kÍ÷kõr0.cJ¹Z>UÆ–ûCñ±o”BA¨�¾ÿ—®’Æï×¾½“;N¿uü(¸Y¾óôjž—×VƒÅRð²­•L}‚�²ü÷íŸ1ä41�1i¯
9¶Ûòó3ÆÖp|ËPJàzOwmõfÌdc€ºv»aŒæéÒHJ‹5œÌή’»`B	í8”ê ÄÐÐµV‘Ñƥͳ°m˜½æe—DœäÂçb¤•{¹‘IU�òfËIÃ’y…™¸,1ëÕè�!¿|«Œý=wöì~5¯…xÇdyë3+Üî{^¶¨5ñÛo^1ݪó<¼¿§Ôr»·–jzêë`é¤úzêß’+œny)û¸ü‚™ÏkéLÊ=ø||Ü…Õ/îN¹Sç¼ûÖÎ{6ð„³hÆÌÍGÌxΓaÕž¿vÖgk}–Ÿ³x~Uiξ
³_uí™åoÄßØçËçzwü7IsÎÈcÅ.˜ÇŸé»³u†Uiï–~ýܬÕ�·ƒÝ^ÝðƒbU8£i窲ÍÇ‚ì¾íäw…gÄpú°#³>m6wjÙ³V›w.g7Ê^K¼˜Íã¤{7Ùú|!_†½M\ÌgÄ~ˆ•ì¨~xüP·Ë=))Yž¾Î=r6™a�˜P¥µAÓè“Œ�œ½F £J‹I>º¸å/F2Jå·Qw}Ï*Ît¼ßÑRËßô!Ó�¸Ô²NPÇ�¢ž|R†`ĨЃ9[µl‚jDêñÝWÏñp�2ád<§ÝH®ª°âW?-Zê“óÕ«K*9áãXShGð“	�òL2Ò•DÕD4D4�LN³�ª¨J"¡ Š•*Rb¥J†‰	˜`ªZI‚Ë
Š€bb€jA¤! Ä%³(€
p0˜öM&B­5ú3¥€‘bRh„
DGþUH�˜‚Ym‚ªˆ† ˆ!’ Š‚Ç1Ȫ‚` ³È¥�B€ˆÌÁ&¥‰b
“$&
b**&¢¢ªhL 2Ë\\’˜J‚’*jBeˆ¢J¤¦ŠˆbhJj0,¤˜ ¢ªˆ"˜*(j`Šš˜‰`“Œª"*‚j"¦$‰‰	˜¨¢„ˆ†i2š
hH"¨¨ŠÂÄÂ$b‰bHb” Ë&�³
�¤¦H¹Ì�‚"f*%!ˆ¨‚T‚h¤˜)¢i€Jbb)„)"j"©* ˆ&Iˆ Š*’d¢’‰Šˆ¨
D©¤c�ú¶âh˜‰¡†
˜œ�Å"*b � —‰0))i)j¦
R"	  ¢P%*¨ &öJ(nUÉ3@ÑTÐAP4DÈÆ~†
ÁˆXµþí*¢‰@H¶NTA
31@MHH[C ™Ëj”d‰"$)„�‰£RdÙ�ˆuì°BP‰¡í²b€ãŠ
�($.“ƒ-JDC¬1‘ ÌRPëa£
‚ü¨¿ÔX(¨2$$
'iU>ŽLÁ�PŠ=§%˜Z$"�¥J&ª€¢dˆ(™�,À…)‰‚¡ˆ‡ÇY„€(©¾c“*ªfD’IÄè9êž×»o7ºæTŠb Hj‚ )ƒX„CŸ�°�5Šð(%ºRXxtÌÂVMÈXž!Ü
ðÑU@ýqãòe±ôùâ¯BþGê”ý2£’‰ºôÀ'ªGi�†Ù2øà„àD‰Ù ™”‚�Èw(ä¹>è÷Oû wO®ïB¡þ9úå?×	¯óçý2?í”Sþ´üpÏ´ÀéD?ðÃþÙ	Jd‚®û1ü>ƒ?KŸ“ŸÆ+»êøŠ³ìÞ‚$ßä´Ö�\Æì«n�ùáÁÈqY­IûP
›	Á4H(Ÿî%ÂR �eJhäe8š�w!� ߧ2�4Ë’
Ó1¡5¥FY-,RL…@†jB(²	l¨ Pè…CA!øý_”½Q´›‘•Èé¬p�;À´	õ'ûQQ\ÌDÉ)@&Q!@J¤
p%Da
#01ßd
7ìÒ¢À+
ÿZ˜a‹@|á2
(	"` B^˜¹Q*(
Þ}O[4äbD*)û|ßÏê"€Ÿ~på[�Aý¢‹‚ü�ÿ¾�³õÒ50b0pæVfà\ƉŒA�‡§Ç‰¸Nõ|N[ì÷ý‘
‘	Y}.¢[³ì¿µ
Ø�÷ã|¿*}‘CÇ~�;ÜOMg£€õðÅ<²æŽ[ô:{<Š‡wp
bªÎfÕîå�Uý‰˜gÅÚgáCöçÕøP?9±Ê0À™€� 80YíѤ ¨n•ô†† *BCþìà L¤1)4
BT=y¹Á<$TÆR³0b
C Fä•
ØO| ¼‰Qü\;Ow#¬C30~¿oîæm<»›�Wb]¯áÃÕÝmúîþ�óHä+¹œhcñ?Yå<å/oÛü’Ì,2ìI•Ù¢!È®ïàôÌÒ]±ýñ„�=A`S„0í¶ÊÞúÉ—Ì™} üa6¹ÊèØÙQ]0§ë`þ‰ùùŸL©Ý‰rbã9áe1(ÅC͈læ­$u‡•ð+Ya½B�!3w¼Ù¬™•þÞÊK F4hG�XÒºBù1á$Y89ž˜Ûªcpe�¥2ä]�d‹10W׸4‹0²ÆF	“õ[ÄNÓ^xcã³^4η³`³ïrQ»u�&U<«ºmV}‡—ºì½Õþý¶.x€‡7o;.ktd�fªÈžB5–ÝRÏ,²t«eR‡zæÆeõš;B½V´î´ºe‚›Y-P¯²ë+«3ª³d¼W¶tûÁ†·y—…XãÈÖBscŸQîàեƞò£vX®n$‘fíu?ÃìE¤ÈŒ0‚83Uà'éî!
;‹Áû
‹Ë/Àèx©ˆEyß=Ûô¬¯¢Ñ`a¶t:|ÊÒE†âÊj\ù"ƒ¦š*s„á5¡Ú\‰g·s̉èôzmn
h£ÌLJÀœ:šÜV‹‰9žpí:¼ŒLCfPÒ•Ù¸×m7#Ÿp·:è;Hê*¨“q›×>—ƒN�
3Àñ�j–Î{J][Ò‹ÌÝüÛ‚]�LÚ"*Åùé¤q72ßÑÕ£ÏUÝ…×Zsn(͘Æ-gËØeþ¿ÝÔ•lk'(ƒÎ eẫTøöLÂYZà8Ø*ê�ÃpÌlª(FŠÄßb‰ÖÌ8†:9®Í·­öv÷Ѻ£M/“�æBfk¨ÄÔÄÛ3ÓYM�Ì\•�ËÈÞ^ñ°
Ìààíì•–ÝFlLC9–¼
c®
Ø2Ûeƒ
Êœìãh†Ä;8áv䃿©�ë¨@›Y4ÆÍe•ÿ/Zܸ¾¸!3¼A8„#dpÅÙÇL�Us¿“ä{Ÿ,{r~J/7HÃG­‚ºÎáºvÒË7À'jïä=BÛO¯ºÝ]š¨vÆM’ëCù<°+çÊq³TØŸ�ž{RfØ$Û�!ÝbY^ÎÿtI·-u:1ð[€sº£ßæxU“$ʱ¨K¹ç—šÄ’€Î„éoÿ¬¶sõ´Îžw4·G0ЖøjÏ°Ü4çêÎ
œ”æ˜z=“�+e:5}E‡¦×ZÞê6©Bït£7;`4H%sá9ÀÀN½7¾:¿Â'¥ÞR²àøÇü¬=:«àÀó¿�‹9þ=ÍžAÔ\ÜŠ‡DúI¦D	R­ŠÔXŒwç�EàaØ¿N˜í;û߸õs§‹ÝòuöÅD*/ÏóEæd#B¤-óbœºk-拸’®ÊÄs /ßy] ûLeäöN¶«ÞnÝg&$k³R1ï8‘�kKg6®mÿ31æçø»a>Hø®ßÐA%ÛÓ.šO¬;ÈOqÔI½]›÷p+ìê…zJ|Ùa]xt\æîŠõãÓ°®Ó^«#_©·_^Êî´:%©üQùeH¹~ÜáßÚýÜ1Æ&we?¹•ÿ�W?7}Ú»x··�ö"'Äz4ôq”âëüw›I1d·)’)òD‰‡7Bª@Ï£‰Ø7x~¡ÍuyŽ[XIH		7ÏèýpY‘))è¢RPÅ…Q(R`¥`¥>”ü8�Ò˜JJb‰CAe  ²ˆP}*sÓèóÊ+¼òlÏ´•ßÔ†§ƒÔº”0,ôî›avÝ»uUVî'5ÙTu¡ÐIî«�‹
ËfLЦ(ã+T�¥�v9îlÚæä®Âl<{ösHè­9³ÊØòVä¯ñJ¬±vaý.Ì1œ\[e�ÑŒc�Éf&%çÇ—¶M/b{^Û|Fü?5ö=+cô{¸� ÖÞœÓËu«ÕÓ0”¤–ïïW'�Äù¼žïaàm=‡?‹¾âèíb~ááªtôXiÌ6ma	eaÎX÷23ÁÍ—b71L5ì1:0…Ì24LJõ÷u«à9Õö?À*«œdÖ°î0éÚÕW9UÛVCÓ–LTj̇¥Â³âô
ÒT?‰^í½ˆ’Ÿ5¼¹¹JþÎìnË­Ì0„˜‡ÇO˜^�tèÏÂ`ï`°¶1ˆžt¢”¥Y%�+jF’ò¹Te[gvs9ÂþyŠ-‚f¨:4µUfב�d‘ˆ žsSñNà‰	%­û}ýhºTÍ–Ž|Äólã˜åqq.Û•8ó�Êñ±¶™>¿…-֞ϊó_‡ºL)tùU°¸–ÏÙÓ¹)Œ·m"lßÓn=kq·¦<üćkLÉä䈼vÀ¤N¼y¹—o¢)‡
ãˆõ{†‰©(-‚Ù d,?ÖkÇ×æÞhð{ Ë`]©(+2ì~´S1„á›Ç‡HsÄ^6ѯ‹'HL$ö9bÐGén0Ç2l8x(YPçªw¶%¸Â£
¼œÖ\`F³£›2ÚÛÕæ݈&ˆ±Ò‘*	ã[¤W«¨2ÙÔlb€bGg�ÑÄ̹¸;øs®ÎíÄËsÜâˆèp“tü£Çï†QI&c‚hHª
%}à›q‹ižŒ7\Y³D°½|_uÔÆ%à�¦¸�>76×ÎÖÀ¾Wb­,vŽÌ·–7`WðôÝíìá°®�Kv0j1η‡$£“	Š’êíaû§Yƒ3Ót\Pãäšôç×kÄÇÁ1#êA!Ú�’rÊ¿%_ã¶ë±7¶jý¢ÙoFsk6êxUìo¤dM²ÀÁ\ÐñXЋ›€>Œâ°Ì³¨…ï ÖWâ%…$ÄØ_2)w°¡N„M‰—¬
Ò<Ó&riT"!†Ôkåo^É—ÞÕÁ�,•Oç2�ˆë¶K&NVÞ+¬|;¸Zwn
A“—Þnq(³††nDoŒy!œ9m˜�ªº˜Ðc"4ž¢¶ºQ©úœÐ¼¬ñôú	W»vsñh™¶êåž‘zYäﲿ›ŽH׳—svsœJµê;®Ø&’.Ak´�Ù䃡YÖ,ÔØ' Ãõ5¬G“>Q'ÑQYA]¯ŠÉV5¼‡âîÆß®¬–9ØØg~È…Ðèxt¯]Œtc}‹
Ê4’Ë‚m%A�™ºé¶Tm\í�J86­íÍcÎýéGLŒ.Ì’)(´³{!E”¦ÁÛXí&¬Ò+–^�¯©È¦¸“ñU¾ý¥Ñ–"ƒ¤Œkçè‰kP%è|‡Ú×G¯Šíg³}hF¶*ÂÛ(wö¤�®l
iUߎ•·›e8håIámšsÚ�®×õÄ�ĤZC¿4Lç©Ìê‰`‹×¥I4@$³ív
…{D–ÈÙÌfe ¿sZË¿BD„7Éïîô¾0ï�Mg-\áß0¼éÑ!	 îèm«n³”œ—ß…U,gaS?ºDJñ²¾±¢acóÍUdzê-¹˜ËsÔVw4©OñïçÙ¾‡^©ÌF²Þ5$lˆý�Ù;9»
Oœ˜åŽçf.¨bÓ=iwC`&œãf¬CÏ~©Ú78Fg·qeÍ3ä÷UÌÙcHνÚMSvùFŠ^§ªq!à(ÎÅ’Œ³;Ë"Æ/ÛÈÃß7]´OMdÓ=æHÀºÒDC6r^k;ôï!ÎÝ@ãT k8{ŠHçöJ-GÖ/YWî}nìÉ0ƒ¨òw&¤�Œ×
}Úbr{apXmí�W¹Œ°t¶#`ƒÁOBÔý·­Í‡ˆþØôDsórÿÞºÄϺ~^ÌÒëVôÕ”Nto‹´
7Sey
ùסenyåwº¹™Ú…XY(3&ŸQ‚a£¯z-½ŒÐ.:%ßÎ'+ß
Ï3ä&Á½Ô
ǤbreÃ!l}ÐøÖ
=raÍ ‡¹�EÈZg‰a(cfÍîÍLicF½�"º“Éh§+9t=õD�üŽ¨l×ñšjá‚ŠÅ	ZíRª}ÕG¦o­Ìs‘7¥¹÷ÕC¾îçfr¨™$ȼ°âùŸ?gÔs›
„Lð!ce�œÔ·žrñ~Ÿ±úh~è%ýg õ›w
‡™Aþ%$Övð0&/ÞÍ“òIm/÷þÏÝŠø¦+\ÿK“œ8�Ó,èŒcW�ÇÒÕ³PcŒQ”M;ᙘæ—‘†}z.€1ù{Èß{Þ�¿Jpü¯ý†½+ÿPÓèîµD�
:¢v{%Ì!ü‰ááø`TÀ ˆ~“å‰ÿ5/ùÛl?ëm5²ÄKBˆ–µ‡-¿:;ù?²‚J\'Ò›T|<ÕC›�L " »ð	Ãów†ACïC
¾Û"H°Œ,@(‰%·ëç[–š@HàæìÒíp0…ÿÚeäNß7�Å·˜ðØÍ”Ÿ!ù�=ÀbîCÑa]´=ù®ER}6=°É�ðâz`s›C[	w†�é!Ȉ©Ùì=�è¨xd&ú¼ÈtC¢s2ÏÔA†_d-6Фª"vXT $JDζÝSüÿ¨î½6¤¿™ac½-<¤FKÎO–HGà0ûß•ë0È­ŸÑkírñê¿þž_XÖ �™&‰ûE&Né;£@2©óÃHÒß„GˆÄ÷ëÀÞ‰ûJ?º'LJà:h.§2½xBCäGM´\šHMËéü1îjŠØ�Îì;I‰œË©ŠºÆ3fuÉd�§��åt@BÎ
»��ù$
Sä“
’zJÕ-	HJÑ,B)�󋈀Q m,…!]Ÿ)‹¨p›‡D fÌC†Ž1iÌQ¡ÉMB”"ZÄc‘Ѹ¶x–'¦9TåV­<—¡Üj‹ŽjÖºÔñC® ƒÉ
å˺Œ�ÚÀÕ ‡ ¢œžáÒrnXXfx�¨õœ
÷3‘ŸˆŸ'ï¿’ÛmJÛm·‡ ì*Ƈ°à-z˜(`h£Ûz–�à´¤�ˆÀ‚*(ÜK@DBaŽ4‹6º;³!éC “uH9ß
z{\ô¢�®Àk7CrÍ¡„T��Ù
Èç·$—EÖS`{‡!
4	 ;«éKI�ª	÷VÛeJÈX–víaùÇ9
B³jÜ
+C¸4Æ0�è2XHÄÉ�œ€2H„2V¦EOTÕvèM²Ò´4tzÍFi¨9Í4¦ÞD
ô«Þ…0|NN:Œ‹VAæØ¢ÝÆé¸üQÈ ºÑ³×ä(jøÁ…Ô‚Ró
cp’Äð!¸Çð‘wî/aÓ¢A[0Â
ªJ”¤¾YF2¶ãa�‚Ç\‰èô”ø¨‡qq­­l¥ hZ��D$dçЭhîf,´%>FuåzcFà""Ü ‡Š@Kz·"c£ '•÷�äËÐÚ‹«ÚL®%ä�ó^ñP’#BkkiÕx£€í�±ã×÷bótb]Ô�%'‡‰wRð®d�Ñò2£(î
°èvúë7ðïêênq•É輟½w’/kÒS¯D†B@Â¥f,1¥FÔµžûZb41a2\š}
)õ á:
6‰×¡ LçoQÈÃCaÖT'�œ#½;%Q™fwC·”¤o™…èõITP¾ \öÑ›öcs۶ͳFT‰—\Ç›¤ï
„ʤً
~N>f×GƒÃ…�(¼!Ã%0èá)¸xI:ˆ<�ˆt^ç°d!57æIs*|M�V_‘i¨x²%ŠaÚЬš’³V-E´„”	b"Bg¶²ÚB’Uf¤Æ"¤‚ç
Ç·)jøúy&¼ß«Fê¿Àó6
‚¶rb,ÃU¯áỚÓiPå:âzØL|M¬×°> f*ÕÿGM¾¬nüÂ6/%…
Ïc“735�Œ¯¶„4'(À‹8ò¬–1X„dͤÀé2¥5
ñ¾`Ÿkã™…²ÍkÖ^�0º¨ËÉ(s<>÷iÑé•pŒ¬±ï�üÛ¿Œ¥dóÈлW…RSšÎf–Ÿj8íþZö®´ïíó˜þîÿñ¸ïzõFÕ¬˜ÃÝy¹=’΄r­ä¬¶7GžOâç¦åu�‰ßmyvÕ­¦Zf¯e;ÕÇÇ*,FÛy_‘/âê+ôuGú[t³Ù[g„®üe»ø	%ÁõÇ^ñÍeö†�²D4"®¸q
SØ›Ñm³ú=±†$ÜTŸ*ÇøØ1Ì<šÄÍRL–J`+ßSG³±uØ|ÃÚ||³pª?’fIŒ‚6½¡Ð‘ƒHwÚïšó³È0i§úS4]o×Mcñf=Öø‚ÇƲ1TgOÄG¹�ßæÌoŠR;”Ÿ4F÷ÍÃF–1Qòߟ&+³´žlº€1yÁ’Öñžºáñ>õnc×Uýëžî\ìÕØ£êyBiÌÝ/á	Î$ú3ˆJÉÌì~u
ïñB5œÚnÙu•Ta¦7Š®nÊ«)T¥#šÒ•P™MOkªër«|šŠ^vYÆû¸Ì½X­¶U¼C,馓“xPÄf%º¥Œöð*Ïz2¶‘/¾[iÊwé»�Õy>U—ûpŠÞ§"®8VJš¦.nªË³UÍsÒ�×Æ­9eŒéý.ÈÃ9½ð	DÍð+¤m²4ál!^P¿ª¸JÕçÑõÛª–œìîƧrž]#0é²qÛÑ8ßc�!E*ÍbÒ,s'ÞÕ~	“W&5�Ìñá‹Æ�jcÞÄÄ쌄‹Ë…X�˜]ÆÛjèãjìàðÂoÃ3RŠ'æ<ö’¥é½ÎýA.z>w²	ÿw?&Ž>~Ü|'�ÝZ઄‹IÜSír땃p!
ôqcû»ùà1ô¢¤|G¾oäŸkÝÁMàcC:þ\ðq™üµ¸ÏV£—»þ—aŒ>‰ÅËã.÷sš¼;»£*¢ñšB}ûõ=BxñžõŠ?éîöÞ„‚…fî(H€÷kŠ,T8iB¡z TTTÒËÿ˜×BŒ0:G¤¦äàl‡º|�¤<„°/œLHo8{jsa©�ÿóƒ›[™; à) xs?h{`Dq$"‡ˆwBú`ûžŠXú;˜ÝTˆþݤ.ó»z¼Ö<H+F„ÂÒ.FΉ&?&a怜Zƒ×¿è®�öú:yù+ö
¢}šòäÆHÆ•®8ëI'ÎÓw	C†­öŽ�úŸ"ün7âñÕŽ<½éT«ƒ–;$$À“ˆéÆvfsBlT‰ÍF›q‘´¶56Í·šöÉöí½O<ïňÀ0Æ0C:™!"+4ÂÒU
´ºóM.Ñô/²†˜kÙ�=µl†l⥶’ƒ™�õÝ¢¼Å­·Œ«“k`ö!	’+Èö.Ûo¬†B­»ušl»kæ_e
¸an
‚gT*ÂÜ!n
«Êßëîl8àœ!Ê=°ëTBc\Þ•Å O®É£#mÆdVÃpzÆOMßW£Ÿ¢©jN
h�W«À`‹7aãgGI!5x�ª·É8æ+ª~LF)ÌãÛ‰�mÛm÷®»F´ú—æ{Xð‚]ùë¨ÖüsÔlsÇPêóÞ£yë©í×74©¶‘Ì$»(„;ÎûÆ6ߎѱێÐêóÞºƒŸÃ¿ÕÞˆ~îu¼hï¶z‰ÇZ�³”iÑ°’•uÖâmnC|—ŠÆ%SÒñ¾fK{Ú|CéwNøˆž¾Ojƒs±æçX«o’=��Œ·¹·œØØ���øÙŽr1�/Ãlñ6>4¥–ë¿(Y†›ž:=Òz¨u1edé�•ÆàØÄy»=�gAâ�“.ýmÕYõ̦Àe‡qb€}�£˜Ñ‹2‹Ù…ºŠÍd÷ÊL9IüV•žÛ€Ë�<>Oa•×¡m‡Ç8ê
“EžÁüõÛ®2(~úÞîÂÝŒiª¼_ð§|ùa³äxñ�Ot«‰: vó%7ƒÅ_ƒà =§qtIìô�ÿß$8>ñ™vÌ^¬HG
vw„Xiv•�æƒa!¤âv9�5—æ¶çpÛø/×f©i&jƒžáç&YÙê0SÉñçD4‰‘Øœy?èi90ã䔎‰¶ØDî%õIG%‰œGÅâ˜ò0n'7΃h�™Ñ›1ÉŒ¯Ú±šÄÆ:g„Þ�EGMF6Ý{Á�)Ù TÚlrÓ0]wlÆíƒ0HxQAR¥kŠÑD,Þ¡ÇßX`R0'+ZÖ†à;@_ùNqôö—«sƒAôþ'€ÓkFÇ}ʨ„ÒûJ$ÙÐh潡

ó¾eáa¢Økå�p´N‡08¿ŽÔèê/?ìû½8S ð=hæä!!–¨!˜ì��ÖÅpcbb&!y_…·¼ùàc‹ˆ‰æhBõ*CâI“6Ä
Á1$õ˜G²dô~É+E P(ƒþiûR
úaä€A?k«ž„Wªå»Hé0+�NHÅÏ6ô.LËÅö|çí3€=Ç`—ñWè¾j™	½Ø~ÎÅÚá™$ßÙý<’f$†jPiUÉZ
‚K>}j
D–TA=5.¦b9´¡¡ƒbê•Ž²múíB,‡CŸÕŠi+(0§«EYra§ý°dë¯p�ÿ^
‘‚âZ£ËdF·šJk*æÙ"/#++<µ#¬'5<Ŭ†NŒë?¤í�NªxYS4žyL¤I;ÐŪdò2C$Ç–g¶‚ˆ‡SÆñ/;¼0S‡h,”­™’òqXú°¿ðÛAˆU`×ÖHSã“(?:õ8ÃÕ ¾™;�]ÎXŒ<½Ö3àz¬Ìç
ËU�ŒÿŽR�BŒ'1z™ºñ(MXȉ%
X,(È1¢@Dø]Jô,Úfp!GÇJ1�àä‘RÅ!e%¶Û1{qÁ‰öá"‡	æ:[�Ë$at¶of�Œ¶
¯ùY“Õ
ä”V½/ÊQHžÙ
•�²ÀëÇXŒeúÓÕ銌õÂÇØ
m)jyeÅ�Sß¼hyÝÎIƒZ%¶ñ!Xp·þã
õŒ)F�‰õMë7þ4Ïû¢`atªªªªªª""ªbª"ªªÞ	­U´im
è?Š�6¿±`L!¥Õê;æüèü‹�,>߯òÌ6ª}UÂZÊ»l‰p‹Z#C½|llà›3ž´/´ùþ'	~Íÿäü¡´ÞH‡ º*‹‹eë/øx/+èw3¶'d�~÷v¤TÈÐÓ3%&jjªÚqä&„vÆ»BH@éðÂlëÇ�=UOÚ†žÍ:Æ«bY¢Á"ª*Á‡ß˳¦ÞŠq`‚"±ˆì?t*¡B¡Îˆª‚3Uu?í.ë÷—žñ{2œ¨;)]Èçcþ—øôØ
T®atuO©ï8åøDrZæ4ó%�áÀO{§›Îä
ÞÐÏÕ°züËi»Î˜ÖŠkã,°—.>&ÂvXmÜ^žAОKÖt³´3hMÑà=0Àäèd=+Ä?¦ÃDzF2LÄDDDDDDDDDDB""""""#Z""""""""""""""""""""""""""""">�,\
¥4rÓ3°è^„D]7—ÂËÃ-›HˆŠ9õ—ä9>Yëu#\rD\lÍÅ毽ÞÚCT€ÿ(t°ˆ@}å ¼ƒ(À€ŠÑ¬AþŽA`\ÇVÐ7‰¢OMæq�Å®ô@õJ�P4¦‚P6' F&»Ç~ßô܃Tcjj‚#lÃì¸ä™ä
:fàŒµ8d‚7
-{ðKp'{ܦ[çT¢¢é
0€tòø�pô†Ý¯w ˆˆˆˆˆˆˆˆ³åê6óft€ÁSpÞtþƒŒÊ
‰—ãÐjO�÷ÏŠÓ˜h�\Ü�PR-|Xv™CM¨T¦†‡Ø@
6
{â‡$žÈ/pï^ï] ¯¨U3ô‡#üáø
¿”@ü³îž]¾7”ž2	ºwƒŒÌ07á7Õýf††Þ"™söœÁð�Šˆ‚Üöhæhœ%/–RIàä!h¥óâ	^�GµøÇç€ï×Åã‘Ú­ÁÝÃ�{�&®§í„T˜ÿ8Zª¾”5¦MˆÿñÿgûùŸë?é®4Ìê<¾ ÖÌQs¦Uàçø¤˜éœvP¼\GGaü†f
‡F±kŽ®Ã·‡çg]‹F³ö8E
—Óýmmö¦j›âÝÍΗ‘†hú#@¿‹†8 ŽÛ·F4ñÇ¡Í–놾îŸ7L£s±yQ1�!0„7NrCA’	$;ˆî!Ïs$–ŠŠÀþñ:bfÇÈ�Ƙ4}íspüZêÄ@u�ÕYý±ò’DÀ3ÀÚx›�‹´“ívLÈî`ʦ%:a¾Gé]}S“º1p{*y‡8:å9D@
pß å\\Á£ c
ñ%�¤s›Ï�î„‘~h>»QÒ£w…É;›ÂÁwd‡Æ¤œó“©‡yM
 >]Z?¬Øe6ì¬Jü5ÞÞ×L�V�­0P
Æ€Œ!�Lö{ð£~Û\n'éý-Ffįäwi�"BfmhŽ¬f`‰³Ïã·ž^n‡ÕTéÐl«›’Á› 
i$gSø7T�ï¹òç0Q$ÇÙfႳQ»%É»ô¡ûp
YY5ÝG„™å¿˜�Îr!¶¸TAáÖU�,ÍÇòówø¨6›´”Í×Ç
dbÄTTAœö†ŒËÜNÄ¥4ÁCU5È&^OO¿øÿÊYäÿÝÿ×ÿL|<ß憻};T~¬?«¢ÙkÆ¿øÎîKß•,,÷=Ô÷ÿ¬þÏüµ¿þgüÿí?È¡ÿ_üšî¯ös7ÛÎuhß—ÄÍäí_óú	
X㨇·íŸvûg]„„H|Ü-QÿΈD€ŒQZÎœfžËßTOÍÆù~ù"$$8бA£mëANõú¿§&(A"¥]Ú -‚ë„ZC0½4ËQ«KQhÉDÞb*=8û�C¸…µqssÛ SßÓo$åp7c~I6"=H)·žð‚¾¬ ëèc´ÛˆPGSYr˜„‚œ·íD	3¥�ìë¬û´Î;ŽGj‹ÄNº%@œ5ì³¢®Ö0ÛK‰)˜&÷c�µ":`6ÄYÏP ÁÊ©‰ÚŠ@àQ�P›'Ž"±vÓì�/GÈÂá"tþÍp'!:R¼Iä@D.4ÿ�#«ÉÙÖÂãmÛ~Æm­†“ÀÄd$�ƒ|à.0U¿6çi‚ØÁºvÐàÆí­ôM0€d„ H “x½yotò¾£b)£Ä²�®›×‹Æ	Ð)Lå'[�Çãˆu‚d²Ÿ÷åGZÄ?Ï#ÇN¾[NeJW¡ôßt¦¦�vG÷8àÅœs39r¬áú#-O<Ý¡
oûàêu;œnš¡Nò©�“	Îì
È=Ì©²Aá8ˆQ5°Ôz÷qþÓgéäRŸæ‘q¯žÜCsüEï0w7ý}�§ýÊ!’© …Pÿgø¿[Ú‹Þ2d;òÛn
8‡ÚoªCÿŠwr€Ü
¥þF”,T>"z¯í1hÑûÊq3ŒKýì¬à þˆ5?4Ìfõ/B�§XÌá1ñ@l�ïCg?Íl˜Òoù¶¿Ÿœñll˜¼L›úDâ:åÙµý®Ô�*à}'!ö_Õ3P™¶?Àì1•>\AÃ÷ŠGy¨�³}­F�AÈñ¿à¨YósèA(ì€7ãxñÚ¡�çŸ/²9íŠázíÅxÛë”®8ä‘ÚÄé{ÒçáÀËp±#�a
Nä0•‰w˜úy“+�t€¼¸ÑFÒ0@†d#íôÝ·œ‰°…ˆ€×vˆÈå	ïJh—sœ]ÁüdABD7:ºRùþ‰?— ‘ÓÓíþÉÃÇã4ø|æcÛsôÅ:ž½/ȉ蘒²S-àZóê�âžØUšª‡ù#榌ԳµWï?N~Ïiíi¬¿•ð¦ØNÞtCªGÐ¶2äô“ÍgxÄݾW[‚†0 D›S”_œñþèO•ÄaX8'±M;;ÝÿH†uÁ4åìœáè˯ë}O"šš©çã-Ø1
‘D	0Øj6ùâÍ‘uÅ·�083ú’.ñÀ�…¿Jž/Ü¿¹ªC‹_k:9¢ÖË´(çäVÓ¥7w3ÿª 9v^­Š#І�ñ¥)h¸ñœHη>ñ4âáØzœtÇr>NNÅÊò¹Æ7ƒïrh¼%¤"…
�™òv¹9“ûŠ‚¢×èݦïd‰·2"š¤0‰á@Ph•­Ù=Ö
IÒ¿çÉ€8Iè«$=Ô5šúûŽ^óf%[oAé
©¬)ú l$òƒÓl€ÅÙÿÉ-©8jhƒ>í<ãÐÊá
*äƒ"ÆœòköÊÁõ 1šlg*,*±
›}l;
†3®�Ð]
]ÁÎœiUb>�“å˜éç…MµmC(Ãúû»ŒŽ�áÇ ~
Ÿ@¢ÆN3hTÍ›{nè;h�Ïé–•KFð°:
ØÙËÎBj4~U^6rMaÈðæâcãÖ8îÌ‘©²±¾Sú‡Ì¡F?çúåWÌ-ß÷O*ü¨?’�ÎãúÝÎý÷|l~ŽþH ›ûP3:#B«�ˆÿ_#•É
‘•×ZðÚÀÌm”gБOþ
p€I’'Ú‡>Z·ÚÈÙÙ¶¸ôÛ-Ð0‘sv��œ.QÌ€ýåUØ"z˜­›ã?ñýnzý?g§—§DcŽë/±¸Îuòý6Ü‚sq:ݱ„Ûe»î8UnAy“¯]•òçH„9ãêR¨0f/�ŽL‡»‚J«Ê83ɨçª|ç÷™ô–Ïë.ßíããݦiDÌ*gçóËÓåûVÍ	Vzk�„!óÌáÕ™É.~zøǧ9Ý3[y“[T¡$2}™FÏ
aû”Êù¹XU÷íŒEº²xÇÿŽ-“xÈäÀÌjªÃafÕ¿_ƒðœÔ'ÀØÌíåfÛ‰°¿êÔü<ßûõïEõÙò!ìwç9²`�PÕѲ2Ù
¶�)²:°¤5K¬QC
€¥ƒÄ™Ðußo}gè˜DÿïÿaL£KÒî%žÚˆCdé˜Ù£¸¨G¤Û+ýþw9[>ÿ'²Å7ü`„™—ýÜì� ‘û?̦ *µÊ)SAÞC<{üg“ó{¿~^ǨÃÿÓ—IßU°=Ãõ%צuÒm\ ?æN£Jά£��
’
ßGIòü\±·C	˜hÜ1Ä€ÃK…’"õ÷“õÆ
;*[
r'G·üB”Ì/¼| É�†Å0€C\‚?)�¦gÐN’ù9¬Õ<øªþ«qW â�ÎNyádÓ÷lvÈp×;;‘™x°Kúà´N¥‹’*°»-IÅf›=p~°gœ\a¯åTŽ.L°³ýÑØDƯb¹;åÑ'ü!>b�þ¤H‚'ñMb–�fKhÃ*œV†)£
PEHO©!ûÖ¦ü�”‰›žÏõäßU_S�ˆDòÎ3_Š¶–ôsXx&ʧîâaØXc7˜h�ëýç8ùZD~_¿Œþ8{ç›�0(T¹|ÑÙ�24.êcãÀnñ�„Ã<²)QÒgÏUi†=ƒDþÊË•¦ÑÌz™HsŠÌ½å}§ÏÏÙXÀé†3²tœêª ‚^©za+ ðJ—�ÈÉÁ™³§£Òû6\h†Ø'^zŠ‡ÖIˆ¸ÀÀ„‚$�[~ÎÚîdß©7]…mÚ†ý˜~܉ú~l¤ùK‡ÛçT«ù~òÕ¶Ö‰­ûÆ}FD
3Nìµôg�õ,TÛwæ‡+tÞXc1£FHdq¥¥|×[•¬Ý}«æLĉ¸‚‡ÇqN™ÿòø}øþ­M	{tB˜‹Þ$„´î¥m,V•*)î*ÏI€Œþs¿°ÓOÿm+Ñ?û9ÿÇí¥ßSµµ£ÿ�@8r³§Jºlg5Pç>÷òÒ–6Ä08<¸e	gÛɘ`ÄØàÌ0;j·áÿ›þpöY¸ÿþË’
(Oÿ”´”<}‰µ�µ&fcQŽ4P­APo¾eçƒw�<ÁìÝöÑ>ì7"g·ÉËx9}ÌÇöcï†Ð·wÚ
	™�?Âv< uúLÂ.Zç½ýä@š`é3%ŠWš¶� »›ušY{Áë�Jø€TåæÓ˼´÷oÄ—{¦àrëÍšs)óžôÌÒ›°ÊÍ÷=Í–=aHãýœ	÷á„ùˆ¸W^Ëê—p{5hn×°	<Ÿv­tÏav³Õ*æÙÞ`­=Ü+ÓË{}o‡N\: ¦Or
l^•Ã—TV}+3¦¶sX˜0•3„á$úARRh‹³¸‰ù›2òF!S}ņä°sSé£ér6iS‘aÒ=Y8©Ï	ú	¢]“¦Åî£Æ+µ‡jîp˜2+ÌÕ¼Ä�ÓfàRCØü%°w¢$
É:.ñÄŘ&ãú‚؇Ú
¬Ú"eE±q2ì?0KïîŠõØø8懩´nl} Úßæ¿õy.VÜ(BC´zÏ?K:¯×ù2¾Îë/ת㷴ëÇP~fõðÕ.qssµÉÍœq6œâùãµï)Š‹H×ÿ‹�ÂuIìþ…+Ëä»BøËÙ
ùwörå{_g�àY‡$›eúö™<§jù
eÉÑl­+·£T´™Y��¥·hc�ï%ñ
q#ñ¯/&K7¨^2ÖßËVÙÛµ)NÉKÐ6:ÉÅÃ:í�¶°3Å¿Ö|¤OÒ[;Ë¥´Á�ü§~;­��m¥é,kòïN·Ùß#ç¾e£“eÌ#�Ì36F]z‘x€ýL{àiáû¸›öð=ŸÚùuy@!"õŸ%÷GÞX}p
ûT}><ûNìç·O�Zº°Xc½%PcöªaÜX| FŸû¿1û£?¶_.}Ôí“Ÿ°û™±Geöx�ß¼i>Í;0ŧ�ld¯Þ*�:ÑÂÂÒ±1#å/¨Æ,h‚Ö"ÌîíÝ�!ûHú1;ŠÚ%ÿ	ü²7_Y“‚0¡¥‚FÈ$2$89x3Š&úùo^5}×¾x]gSÇ.éð¦s��wdÈ`cë¦!–Õü»µ-ìwŒ“-`{ϨwòT~Är‘¡Øž¼–da6ëéЩVVX:ažÅ}¦ÎK
¼Á¶ÿüs?†CŸ_¼òß»Vkh|¥©�˜Ð	êäTÒ<�€=cÎÍÖF5ZÇEÔú®¢$÷ñ¾ý
šƒg�Yqxí�ífJÎP|#„ê2§Bž#Èÿ`‚ä3ZÕ)5d?/©��˜û�‚sF¥�˜Tmwv,!2g”ÒCxßÝéÊŒ9AMƒÎwALiÁÂÜáäÚÕ[Ðù~V3`B#eØÝY¼mhW†ãm°©†¬åFÓs–ž|ñ@Á±]ÁGõ §í»
OÉ6\M�„T_Î|'ö”2.â8WUE¥
˜frЩ1¥÷|×fcô03Öµ
î^Þ_¾&¢e~ÛÅ‹ú!°}ïì¤q§‰ª|ñŒI‘&¿v϶\{óÖ`û»ñB£1øÕZ%¡Ü
�Ù
6&S4:{¹VÀi
·Àz	CZòGç2;6Q©8^Ûiƒõ>GêÖä6`Tan´pŠ�ùýúßRÙuì’Ê6 ù%�
ýa
>[ñVšÒƒ4f>©=ÆÑÛ”
�P�ðx•F#·@Ù„$Ç÷;ºß†^’øœ¦I2¡A‚"i3f~©Ú"¼¨ú�¹~Úÿ,Û?./fT#õídŽÀÌvŽ®.Np üˆðÀÌVô©Àõ‘)\!c¥t7_\ELffáÝ‹¶¥æü}ÜÃǯš?YùiN
B?=¹ð߯?ßrŸQ “fÛ�·g´¸ÛnÚ¡ÃÑkçöwg|êm‰&è)Þa(,$HÈgj‚&T¾t P‘_a•£Ǫo¥†fzY®—^�ˆGL(0ÌAJ�u`u¦³n¶�…Ò°ù…k›»µø�Ä®qáÙ¸oÑ:[ ?�q‡t@˜2g TL#)�1£ï94w+ö˜>ž“ùóöðAN()Þ‚�çÞiË¢~nÜc\�MJBÒrÕJ{ªòW["ì=òÝJ–êŽ`¢ØRpƒY1Ë&0Ž¯·4@ßMèÁ"=$É\­§/jûU¢0È
À@£ä‚ÞÉdVû�'²cnœ¯l¬—ŠŒã¾s‚ò0Ú`_.Í <
Äú<Èů:±h�HöO	„Ç÷€àã1Ì�Θ- ©jwõ»Ýì$ñÓY›0R²?`ò�A"„¶)m}èòï+%~ÚVBçtêH„wQ	¤ã4x64¯g
Œæ­¨œ³ÞPË;�òØg”�˜wÞ?@¡Kšh�s;õá�˜Ô‹ðÄ_b%oìkX²æÖ«ê¦ÚO«ºüíjÑÃkï”­#
&gwv¡Ýb*kH‚!óŠË÷ðXŽ‹}…Ýõ_c½?öÂ�/ÃÙ|mòÙ|pÅé…È„·2*ŸÆÚã—‡[Ûåj�ôá;bf645éÀ8à§ìŠ«éhø`x�]ˆ;ÄYé$0‡ÝT¸Î8ã¦<â¹ ki±þ„lE¢2	ó„»ú¶—êÖ°«³iÆ/®XN‹¹å!®=ï�”UØ:'! 3ô“øÏÛ‰9S�äY£/Ãþiâ«@ÀìÒÿùò1÷I²˜Ý'›·?Ô}Ý¿ÏXØ‘vÛk‰^‹Ï›¬üÝ_2œê„µ!¦ N˜IÈÂf>º�9_Dõ•‹$rK£Ì¤‚úñgÀˆˆÂ
 .›�Ÿ\ióµÏÂ+uyŠæëè|.ƒdã‘À30?ÆÇ�`&aÐ²ë+¶ïýq:Z¿þÃFŒn¿¼Ô;jŽ©†O°–7f-Bêß̳M^’`¤›M?Øi¤J_DÀ‰ÚÊŠâ†7Õâ"0ÌnÞf1X(tsV‚œN6o]Àuìë`ý)§¨›Ä“Y{Ž3Ï|\•DÛ"óÌh–~ŸÛû?W§æGúMω~ÐSáe,�éøê­�9p‹†ƒ|‡ìƒ&©ês$BS›3¼�Ú’o´³ÌЭÇ×·š~ƒæ6jkòQ’¦ÖƒÝÁê&«�DŠJsöþÉçm¥™®Wq-÷ñóY‰¦SÅBmçó¤¢äžnå5i®ÅßÛÐl騤»¹Ìúú#'GK¸Iáx±Fz~¨³
/÷™Ã£_ñþftñó®Ã¯0¢G`Õ�’&w„qv|ÖéÐñ‘I¢Ð…‰lwð»£,VGVÂGUû?=7ÞSI7è@iX¶G±*¶µm­Ú°½{mZ&ûûªA6†Í()6B¿¡ÉklÅé²JNÌq@6\ÑŸåþÈò¯ª÷?’7qãLv“mˆŸv¡ë;IÑ´9ÖªšRk‘*HÔ¡N3ÌVË«Ë•´f%›`j³,!u�âÆP´¸|k‘•µ�>{ßeF(œe�ˆÿÖ·l›jÔWÏ¿ãÂ�?û[wÄ-m§˜ì„<(ƒqÜl’%T—=¡¯?ÙBýkš¶ø¼Û|ÑbúÍ«(E˜è�Ò6Î2v‰¿=µY79µTZ[¥eUuÍÉFëH"ÁèJLÕlVâM¶ß=œ%
ݼryÅ'6û7@¸àÙ�K< Ä0ÐHa´ÿÚ HMJÚdz,M éêr`m„×,¢5ÖÐË*Å÷Ð1&Vò7`A6Óщ»uÖÚY¥Rù·¾ËdÕ¾‚³ð“1β\ÖÀX$9YUhÇmìXM€½ÏFàdåÒ¯ÔäZõýpAÁÚêÑgüê5XÅHg`ö
§°Eôú~6­BPOOëaûe¦jÔÑrò,Ίo½M›K|:ò7–
·ÎRA×�ô9ÕØý›O8Σ[ZÎ%œgŽ‹£¨HôGæºz‘ð�Üö³‰Éã΄ì:l†"§f)Õ-Ôkz°ªàq­õμ$ÇÓD·'i–…&F-ÉÆë
ÛÊ@
ö¬é©“o«
%pDA1l1ƒhgMŠã�S£[<ã+xž¶ôcç>?z>‘
ýGÛñõ´cçoÕkoú:2æåwš÷wy=¿ì—–ñüœo%4:ËA`ÆMžII{G¥¬¯àð¾Xú±ám¨×…’ÿgED2#¶?_³zeüÇ�ÓŠ6�œÜÚ2pc9«¼Sf½
ÕkXü}T£¾M÷üµìUŽ/Rg~1™¯àÙöƾø«dg‡ÕWV´«æ“Tm­ÞêU‚œÑ�åfá×½ÁÕþÁ½ŽõF
½7‰A›ºç¶¼–UV¿¡ù øìãÿ»+°Íg¹å²-×ëk>D—šjïü—,½ÁˆÙ5úÊ:U£w�$ö^ʉ܌‰îñЦ~uNò½_)%{÷x¶@¦Or �†Wü�:I b?!…ãŽî	&û`àXŒ±ƒÔJ_O¢­r^E¶\ò³¥�"í^ç-7R—Tá÷@p‰½ÃÏ{�•¾Ha™ˆ«™ØššÔ˜Õ£±!EÞ�#R=KTת΢ÙÞŠÒD�è"U¹Š† ‰
’âP�!!Æw48yq¯|ô‹Æ(öLL¥éQ+Ç—hBÆ\Ÿ'SŽ–"г'uw?'q?škǵøRxî1ˆ@ùÛœR§0·QHE¹ž�¦õ¼jy×݉ôSÊñôHê8[b{D;é¾v9’‚
*ߌÉh ÅE1Ò›	O¾Í[Rªv¨ìªQ™‹ï‹eväu+PZ½×M�º¤m)d¤šûý<øÌ5Ü
ÄàI5HKÃW·l¤V0»fkˆõÁ$¸ßÂpbeÿu4.ÛÍQŠ9ý.×q¾Ø�Mâ>ÑüäœË¯�ÍÖþòB	ŒØ õŠ¯4=yæ쓉-K±4vtEŠÐÛÑH?\%Á1^’íÚRu??gÅék=fÉÙJ9ÛŸèü7¬>“ˆgQ»›û“ðîØ8vÊ”$ë÷£
†ls­ç•øU£ëÚ ²ÇkW	¿–Áe/‹)G3eѶYz,�Cn¨
m€áµ¦¢/W‰íÙ°‰Rì`lhwE¼«zuó#~9ÂK­H›¦èÞ0kv‹¾áßDÑ^$|\ÅyÃzlÃ-’EeöX_¿N’·wR„­ïõW,qvÞªV¹ÑæÎ’NúsÁÙ5�(ïôÂåšþ²…P‹35¥£†Í!âÓ§\:Éöó<£­@<èã©Ð”“Ž&ó@‚:Ñl‡(:‰§ŒÝ˜v9’ƒ§o9/žw¬ó›6í[¡Ö†ìMý‹=µØzäkÏ¿¦8»ór†Ò%“ÚRž>APš¼C7]Ð Š¸;tˆtÃT˜`š5¤î˜Ž¤#§ÅÃ>U“Lº¡ÇPõÀæ¾CX€%“Øa	ª‡÷¦Š=‹­·íø÷åý<óŸ:‡]÷!7…wš'tÅaŒºM
X+’‰Ô@ç/ŒD]©çI@;9ú0’—
j+ÿ—Ž”n‘pA’b’1óÄêÛ
Ì™-¢8dœŠȈ fˆ‚ÔÛ‘o2Õš(i®~Ÿ=^êVˆƒ[°áÕÖ[N£Âç5¾±Å®$g'-V(`ð�ä7úèR$Ûkµ	6ûZP0wjê �aÕeôòø
�nâT{^2·Áê—ó\Üì’;GŽ_ò sËQí�su±ó‰Ï]:FDê6å¤g?)T¸­Ó¾»óã{”ªÇ¨PÎ$
 }'z}!ã%NºIÉQò}h¯‰e6ºú¡Ú��Yܸ+ÕHÓǨ�tlx|¡o Ò9ï�‚"‰ Ñ)»oÙÖA‰Þç%ÅY”õê¾”i*7[Î7™4ņ§6½;ç<-‰oÄðD7N¨æ{^u›THÈí«	u@ÆSljQ’qc³(dœzà™	½ðÝGŒŸ±"×¾írf™…�ѵ­d8YÌWCÒ‚©
tº‚ÊŒ0Ï[”ÙäòGùûóáÍ7~šffô¡š®†.ãiàç[70ªäøpG=â9oW.˜d"�0Ò³âÏßöÂ.ùúïöË×á³Ãz´çQ♆¶2Ûí$Èäð&h!ù�?ŸÇj\y«sn ÷ÚÌHL»,?Œã|§BÎø1e¸Îpí“Ò0ƒ±¾¦íÖåy'w«Ëì‘íSMÓZ,ƒb.å×wÅy¿\Nµ[ÄT¢ˆ4S‚˜ìÐ�j¿¥Þ®àüÃ{Ö]nt)ˆkÞi;ÆùuTòõ½J¼Þi«•…ˆŒׄW[”r—)(–w[!¡G[ÐóIÙ©‹Ë¯~¤±Ý•VkåhLϱ™Æ×�PÑï÷Ô÷Ì,Â^/®¨eBŠ9 h�r
²‡>	@(ˆOÓzK¹âR¹:?4bŸ²él¹Ù­©óDÑðd›Ž÷ÜåU6 ªE�d™¼¨9Ð5È=ýÎÛT{GjÄ2LkBí×i¦|‡JñLt$b…Óä‘//ÕA®ÎNXN›ŸVÉŸûjl¹F¢Ê.é	v`û#T•]�l·ÕmV5~{ÈÛJN¼þHÊQÃc¨'²ë$cfE~{á
íPÀ§ÉuieuÞO\¦ÊTK9?JÆÜ¡,�lÒ¨ÙÛFÃÝcâÂœ&S"§+yý¶úæ2$“7Œ—#ÌW·.zöñ©&}|¾[늶íÆë™FºÔ]õT;^æÉü•ëkËgûl“8žFíˆëÜúO^Úª/å­œgCd-¶ÎDMYᕒ京Œâv&DoAZ¾�¼ Ó/…ñ`tÅþ_•Ô•³¯z‘ög|iñÌŠfµ0õ¸LK')”¨S¯ÑåÒG¦š½ûˆ‹­vb@n%n
Ü«OBrm…ɪ×Äô0” kbkeŒâÁp¾»ÝåæKƒæ˜:§Íùév`»f�øàã+©–8˾µ_Ïǯ—»mßB¼vü0ÇEØŠšCýE6ÖÛÆ–Ùpö}p•X/=]_;û=<Õutt(åTÍšš1÷X<ìñÙ�™RáLNDñëŒ-¦Ò:«kú.¯8Ð�«šuFzŸy	>¨OMØÕéÕ´07Ë¥éËò—ûs›=Ñﯟ9ùVÛn#ìçq{ç8©œ}Pò»«òsàCUÛË,–cJ�5uåY?”¶[ЬIGl!¶ŸŸ¨“ëž—š–½Üö|Û¯bÌ–‰tgŸª¢xXI$›S�Š)4›„¥Öõ½æó‘*Ë.ŽK¦ó*hg|2OTÈë/’9m«á�±�e6Ùëýº8hééûñ2º»áU7½S…/ƒÔõìÎpú žHôøÏ4#¶šGß,`äîº[©+÷û#lªBóQ"ÄB vn {çúéü]jxTI!òŒY(y�Ó|îmPX:ÑÎÜ£"6¡Ìç>�yëZ^ïŒ1Ty"
xn§ÁvfCò¡ÏwßóåÝgY ƒ•Qó´³´ììJÇøÁ7éîÿª±ì—ÌÇVtÒîb;EêH=½¹Ü8ôÀñÃ<8~!‰û~÷áqÒwöGi53W¡Ês�â齪ÎÒçSÏG‰gÙðŸ.c›¯Á3|ÜjuïꤕÔgZ=9—‹˜÷¥ùÕ&•…µ˜ŽùNS¥§yÉîy�fý¤;!&6w=V3Q÷£}/Rå»&$«,K×b& Š“KÛlÓE4àí«¥Ï
ÊTøHŒ—Nç7BßÛ!;á¬N†Óè‡q‚ªm ¥×Hf›|©DÏÏd)&{•¨½1æQú3�:Óð²o»c”V/›` .GR3A}!©HN¼Ì7ÅHèo•6Ûç‰
Q¼îP©ÈMïÎÍrE?(ó–;KÀ�7½o±Ù`¸Â(¥ƒ¶Õé@Z«DúòÅɦ\]‚ÄÍk¾KÓG8ðróvp,¦ÿb!E�å¾2—'º·’
|vÙªFˆë£é@ùá’*|a°„àÚCökÔ@¥¸ÝŠ‚
÷BNºg\1]ËÓ£�H�¤ECjqâñ›óMÛ³½É£%z!áƒb µMF·&\ìÔXÉÒ69¾#ƒ»!°„£¹åQ[u>1å–èS
7º{¥Ÿ9J6]N:ÓU1Zâû"Ó�(@ò!æò>JðŒ¼•J&¤Ý¶{¸uï»nq7Û2Ê9$Ür8Y7)ìÇÅ*¦i‹¸¼w:±è—¤R‡ŽDßMvÚFõZ<ÖPîŽ(0UìÀôG¬ÎÚe^­c™wÕríÃuµ{4„1¬ž/)AýöF\�µ¢¹áŒ!õÛY:ò³¾¬é”ëQ»MZá_«×T
“uÀΛ˺èÖíغKÅ7²·gL­ƒ¿ÏT=ëjÔši¼UÝÝn­(_çá®'Šc¶÷èC‰®ÙÌðr�DDMŒZD5¬”ÐÊ2ÃÇ_œóƲŽ/õþÝF
ö…ypæåñ„ˆï_f)v…ð­GšÍjR¼™ÛHÍn­õ«õ'îLê¥�n~|º0 UØúô&î©6ÊoçX¢­¯ÓS�ÉŠ´s×›ªœ2CTƒÔ�Ñèœ $À�“$a¹õã�Ñ/DýzãÅ?®èuÆpì+{W_š›üFò…ƒ>H†²¨_o›×lécÙ—Žýº^™ñ¾o¥Î
	…iƒÊb'SÅhò…çpåb¾}ŽØ&-ÉáÔû•UÖÙG}NX�BûæðgFÊ»ÓaëÏ$Aæ‚�cb«©-°ƒgPƒaô>¾Ýþm²1íLÛîbâc2‡(C|m2[·(3RÇÙŽë“ñÉ#Í:³†Ðλ¥Ë$„žž„Å`8͈ZC¼ˆÙ·WŸf9mÃZ\—g…
§iáf‘)D�&GGe㤇R¤0�¼;b9=×µû”ÌôUã”yhYçácu…UJ8ۓ┵NY½šFý(mŠ,ñûli/nzoù¸YuâÛd ª·|I!Hwûü0Qb(C

š±JçvqÇa·"É=(Pƒ­ÃÛžá(*æ6¿—‰dã3õà´Å˜£¥ýW‡ÏøŠ+Ýì*
bÄj54+`ÔèÈ�p CiC�¬¬¸&ð:yèéßIò„O²ÐKîßäÆ ›J~kµ4�¦Ní)I>J_ ‹Òp½ºvtúwÙ:KÙ&¡>µ¦O]¶ç˜ùÛy–HL&™y_Ò˜¤4’ázqáØíóâºm—q;![^ÑÔšW'™ZB¹Ýn37²ÑÃʘS¸Á0‡Õˆ†@zs‚ævз°¯î‘�XÿdmMó>ʶÄGºœ…ä}ÆäžÄq	Ú2I[/IµâÜÑøÛ·§žù›Tb`÷oŒzoï·¥ŽÏmk;ñZ×�¹¶Ê—dâíÔî��s©uó[*¶kÖR[-–IÌ$þõÙG¼Lçc”FŠ4¶ZäÌè–vé.K86Ï•8
ý(3þ
å?‘ó=ãd>—Tò×2è-3nb
¯�oìU{†Õ3µOî³l§£öR“§îW+jßöTj‡®Û;ÄÚ›ô^¾üg�ߨÊ9œ¢?í>ìmÚ~õ›áfR¿”a‚f-eÜrút‹UòÊŽYù³¼7•!ÞÈ7óž7Ür2<´ ýHS5ÞðÖ¸Ln˜¤ÿÙ‰Á¦‚mÿÒþê;@øà8	m‡�~îp§íÎMmßï_[�ºÌk#çó0V§AYvÁ¼Ky†_&X×ôÚûsäþÓ
g²ÔÍZɆ<xú,¡Í¾<
¼7Óv߸´8“{`ï“™+ÑIÒÈßf«Hï×KÍU˜p§øëÃ㮫
ªªÝ‹of¢	ç~sŒø n¤7:fŠiw6mâ¦óÜ�P$šˆ«;Lÿ�8éMÊ»î:ØODY†6Sì-c1_�Ë`ÓãÙËݪ–{šÃê<ƒÏg[û˜&"i;f„0š’„’ˆ¥ªB¢J~	?Ri€“0H2ŇòdD Ì»‡d™ÝŠÜ‰:
Îä%þŽÀ
׿¯v2
c¸ƒÊZPäã‹×£ðÁ³`d"?õ?ïšPv\Ä„?$‹Ñ(
—MT2A{…À¡5RL1þöOùþö*Ù�ÿTd‰Ä‡�ù ?íÿFoYŸ{ónN0�)Ϩ r_ç™?óçMfãv¦]ÚMi~‹i
°±¿ØbbÒÌä!Sÿ0A%†SL®‰8Œ‡K-ûl׳ÿÆ�jx”ädO~òŽ‘Û¶>èì@l‡€�!x%ZU²:š
Ù
îâ8€ ùå%<è|E@å³ß¦k‹”°ˆ²Õm.¤Êlbå»”ÖÉnÅV�N€ÿñ¯ˆéX\“j b¤Eˆ¥6–Ø}T³[,-Ðc·ÄJgý:?KÞXxØ{AC’d‘
!|ËWbO;`H¡¢Q6�É6)®N`<å"�RYÛ{êè¢MÃÎQïo,”{‚#€Èˆ)&ChFA"C…†×RîO¼á™øpb¢ª
Y4%ƒ®�˜ôÀl�Þ‰´2.à÷€I×8Ö»Í8&à3ËTygP‘
ÂÃ0IY2T9D;¦gvÊ#%ã¬&ä@ÝFfË5
v!C ÆÉW}1i�ÌH�|;hr
ïس¡h€æëL脵¹Œ«&
i›G鎛}”û�Rã8£‚�DT¡NøDãr3§:F(Â#ÂSP8@‘
\ �ÔÍ4†…ÓgÓþŸ§è÷>ùý'ñ•gÉ‚ÇSW\æS櫸?îxxœq¦”/ü…aêx†Hù°ÆÉ–z·iZûK™õzÿ9Ø8í4æ}—_ØWíÛiâo”�PS$;ì�J”šLÁ$0!{þNc¤þĺ:z‡!)}±ìˆ9ÐyzÌaOèÜ>j~
f\G®!—¥êžQG�ûl´ÿáÝöªøkç®_ñ@i
ü‘
Ø‚Îçãí¢ôÿ»ùœæ´ËœëûãíáÌZs‹r
šŽÂ¿FõŸÞ�.Âd�yâÈÈd™#Bâ„*+/2æñú`—O
ÛXq7çë1<Éí oþ£ù
Šn+<Û�í/²£ßûRªææn‡"Öš6¶¾âÖ£~æ“V)*®N~Ó#í$"šÍƳÏ]šµuê×½õ©×e¸è¯¡„¶Ë~™eeðº6Òª»œ¡®VãV—¾è@¡�‡*.37TàdÛ-/àl…t5ݬì²éçEàÕ6-nMfñ,ÔP��a«2óù}È?—µØþB"Ì{=	ý~õ §�Á	‚£&ð7D>½i£õ8ælŠP0&=@9—žOõ…æR]Cž›?±8H…¤¤‰¦!ñœ‰Q‚X�Bq
“¸†g@èœjRëCû/ñ×roëßñöo^pyàÆÂDX$j?�þM?Í’)ú)7±ÝŸ§jpýs§y@ª
`"¨"‡íéFŸ^/íüÚu@}¾m?ßþX‡Zÿ~Jo+£„Y(w¿Eoº¼ UU¥ŸòØÉ0
PŽ°N16"Æú¨žÏ£õíÌü&�x}toÿÒ
‹ˆ-*õ¢+ñè)ÿá; @â�£ÀV£ƒ#öƒ
5DíüÄ}çÒnóëç�/‘Ûã-Í07£)B󕢌™>¢‡1ýGÚQF=ú\b1Ú~®‡ÓýÀhåÚ¨éÐNW†%Àïs÷tÐOäz…(píÁIÿ;G3‘ÈÔñ Úμh‡ýOõò]N<ÍŽF¤þXÃRŠ2HÀ¦Då óäX�(;ƒøÆQùÐЂÔA[í`€j°°:žr�¡M•ÍІ/ôzH· ˜3
kz˜èsõ	†A
-›]ÞÛò
¾â’7-¶Ú6ÛmÇÓ×±‚l~ñ…½�­^"£¼;™]Æ]£KjC
­I€jÒ$ýt<èD
<ãÌ€`Ã<¸‰ýDÊ�e¡p6 © ÁÀ�ŒíÔ:Á	KŠ|f|aH
¿ƒžçŽ+í=ÞÎ2Ö0”ÔQWQÕ!~²8/9 vÒRâ@
B<ócˆapR+HÁáÀÓÃTêA>Ó�ùQ6	ÅðÉ°Ýø›L†œ©äD¶;;
Øò!ÃÄ£΄oþìP"‰W	
$GŸ05¤÷‰Ä ‰àÜóÃ9Ã
ƒµ*[—¡ÍØÀ(C=[!!aÇc	‡–$«&øÌÁ^e"tâˆq yˆ�#ï||�	!&;Z;Å&ß·¯�cœš£¢ŽiÉÌ9óã˜ÿYƒº¹
¢È[ýÆàà58T*�f¦@ÀµåÝßÇÀÿÓö‚Cʸšê®°˜Ñ
¤Ï�„À*oØw w¾‚y„÷ažÐõЙ�‘ÐE´/Ô(fNó!®À£U‰‘™1�݃Šu=#ŸM+d'1–uÈ�0²BhÐh4CG3¼ô¡(.»
N0ãÚ� ‚pq„Ýv™AxœH†ˆ|1­¥SßÈ)L¸¯À1±òŒªƒM•4PÓêyGl{<Ìx£@o”ȧ@ðŠæ¢‰Ü£QTñâE¬]ŒX9‡:$
zè€QÀ¢œh¡bŽÆ2xà»C
`p'^ž†ÄéâC è°î
ÇbS¹mˬlMj‚¸-à@íý$Ò'h’0ÝAGÞÈyðwà>ú+ �¶;'f�áGAÿ?oJŠˆŠ«»©V„ê û÷3x¿gIõ$_Q1¿ƒÑû¾±ƒw+ùîëo9‡ƒ�äºB’<ç°¶!&j®v-©û>@¨ù-ØFÚyÍGÇç~fHlî`cÞ“	™Ùˆãò;¬2MÇ.gZ›gBà§çý½þ5×'¹N¦v??ç\ª˜ˆ˜Š ©Y¡?_'bU&pè³s3\`¥#ÉñÿY(Oû]F?ø|¤ÿû¥ã�Kü;êàbÀOAÍ„F
ˆ‡ÖI™‚]!0AEñ€y)€ÓÉÐö¸&Ñ‹�éš8x†¾Qy‡ÌVL]ÎAœ¹ VcÙD*Ý&¡h7©Kqµí<HlHòXŸÅŒIÀBº�øŒœ¬ìŒ:Ëy‡ �Ô†ø
Ãhš0[°¿Æ�’‡™
8ŽÄ0f!»„X{Øù²€¢ŸÂßd
1åõ.¾Ÿ©Ú?„ÙFP”§üù�¯Ü�“íÎI†›5Ž&†z¿ä÷ÿµ?'9v}›©m)i(,)S%.4ڬ̪¦C˜§7>ëWÉ÷¨4ž=òO[ŽëàðQ{N;¢%RÚf#+Íx<6Aï&pn†Z`S©Å2Z”Cõ�Xy^ªôê.Ç© @°ÀNÉOн[å
@j½j
1x>Çÿ/¯Ië4F®xÉÇR¢b3üèŽD5f¤¦û=„E˜™
¦ª!TÂl"GóÛÃûÁ	)?Lñh(u— Žz2É5˜Á£ˆ"pp«‹¥ãò}ãø²hþ7·\[ÿ_3óÿ‡Cèîü!Ñïú.2Äy×ICs¿¶Ib$Ò0º‘,$ãwZ3¶­ñ&¢DÈų0H�Ó&å#�9F"?¼9ä£T#n67&òÙÆß’‹>ýã~TÔÉ©÷M¾ËÄîWéff	±;Ì”®<Îe�›vlU5ÐÉêÝÖÇõÈöäjnF¶
åMSM äy¯,E­‹ƒ”m&ñ %¨�ˆªk÷�wN�$Gù†¼¼�À-¨“”US'6ƒ™ÌhØnOçW½ýlÑ£�åÓC4Ë*	ǘù‹ùÿoçD
U¨1%‘B¡REÒR”g­6*
 ,cA±ð”0¤¨%B•(‘"’”DŤF%“P¨(ÛJሌþ×ÐJ`Œr˜@y	"$hˆb˜’d„b	5iKiX–ÔJ1;lm®eÙD¢RT5¦- [KDJã­Ó‚CE,±0ÌÊÁ32°@A!0Òæ’.“0MIA„)@&)&M2Q@a!Ò褒T’
†Yb"¥Q" "ˆua1L„J ‹a•J‡¯™m‚Ó
Cô!EiO2
eÁ)ªjFI‹‘Ôä궡aÜ
¯J*ªµ°¼ÌCw"¾sÎ’õ#눯¤è”~˜P'°¾ Z„0¢€|ïßú¢[T„è0sÀ%u³¦J™€X†UzƒˆYÑ‹€çîèÌ €Np£)H«g3×êwð_²ÛüÓRI$Ø7{ÒÎÐð˜\�$KsfúÓö‡Ø~S‰”ü„0ß�=EíMš÷ì¿ ™ ³ƒ„AŠ'r¨D¾&˜
¿Öè0¶ˆDUöà
�žOF(Ð~P6¤>65<’âÔ‚Â}ðÓ5`BöDô\äD¤|(¥b…>ûjCþ3êÿ1³üÓ¸æ”wÁÑ¥æG€E1wuT—R†€¾Ìã©¡è55Çn?¬áA¡â{ÿd8h—T%„vñ?v„0•6ìõ�Ù^&ßÅØ�ˆv5
¦¦…áñ¬=}›àŽIé8yÏh¬x	¢ð¢…ë£Í鮂D	žFõNèîOןc¦uúÜÞ"› RM»Šsâ*l
Û`wp7(<C£ÞÁ‡eÐMM·
AÂ	ŽZ¶È3s”Âh!bæPÔÓ@56ÜËš0^ŒØ=jM[ÐÓCÅ«b½Ó¶	ã%ÞÔ¶
&tq‰8qÐ`-1ÊQ.Â݇L¤5
3§ý³í?+(>Oy÷"6;@¦¿ þÀ6¹ìþ¨ärß‹øyh=`õ€Qȃ	¥Ñ™DúJ«¬¨"�Ô“>§>D`»2LÏÞÁ˜‰z©Ó¹`8?zŠw:ò‚¼’
s×
4þä&ÇKXo^!$
}Oó%VQbûµ:€–ËJr…Xb”2<úÄ�‰þëKæŽ1�gw×ÅHò
ÅåÕ×øºíU1¾56ƒ­�¢“ìá@ò¼?§"y¤½Ç2b7æé<üóˆ	¹ûº>GP; ?wWlâ ò¤f©(ŸÉJNèuç?F´õöÚ!̦îgI¡4„¾»?ûõ_‹1„uüµÌU!A�õ?êuœö ýdm"Ý>›0‘»¶!šÍ‚^1˜.2˜pi<‡3<0ÍëäDŒȽ=7²�vÀsâ)¨Cp‡ÜÃ2†å
�&ã$“gµd,2·»8nÆÒd­'Ó¶y~yp°äŽ¬Ç——ndF,äŽGqùoÒþIF>èÁ¶¤)ÌvùÑô|8ßu6tùeû™�+K¾HerÐê²CÆ$€¦0î3è‰lÏ„í
O"C¼½‹Îü^
8Æ*+,ÅÝ*v­öqµöJP©©0™¸Þì‚áE]dU	h¦fˆ«Ž1[6ûBçÃþ<[yÁ<˜=I}ŽÈÛ±/xŸ�’È(×9ÌßvÖe”–‡÷¦+RƒaÓ’ò‚ÁPŸg‘äzí6ç×}òñá¼àL�å<<Þd‚x”±YbŽb
M@C°��L‡u*.—b¢óÙúÈÖ°¼N£ñ²1lÈ” ¨ý§À0…Ã}E˜ÇGp{Kr“¯¦ÄΣñÍ5Í@A÷XJU),LyR~ÀÀ=D‹¦„‰f�LWÓí®ÎM!séßå,ÎMjJƒ(½B“e§¡×ž‚I£¦“© Ú‘4”LENóáæ{ÚŸ¡}z2(Œô2±5©ˆ{G(vN¼ÊÀ •SqÐÈ4˜À…„RtÇ«BŸê¼ŠhC!ív
2W ïCóÐRQØè§Å“µCQ�BóNBFT«¢„ÃÌË=ñ¤9»�Æa‚à?‘ÛPplFf	›5°_h\o0(0@©]…ž!¸+ØóâyŒô(
�ÄØIšA¥yÀ�´HhwÇ_ÊÅ
KaÁ
ìÒœN>v�RØÍž:#þÅØóò#J¿³£ÄààïªÔ‡&Ä@ÈkŒ¯ ]”îw(n"=ë·3&\þ¤íÔìÏìÌêmÄÕ¡Oâ�³§S!µaæ)öUN�=<üÎgòu74Þ�€v*ÉÜ,8üGÉ„†üM0"ôéAòHŠ1U€r)�¡´)ÓK�17¦¦ðtR>—sr
VÁ2C"?*Œæêp;ȪûÌÏÿTRÐ¥¸�5²1>&Þ•ë4$oTAÂ0©ç%¹væK´Ð1m$* GÀ÷z^4
&èÉ8{¤…“ 
 üy¸ÕOé¯Z|¾¤9¾pGÍN&F§“Ú#M¤˜Blo˜‰"ÕfPù¹¹9=:rˆz¿Iˆä {
ëÎƉȂU	^´Ú…
ræ¬}éaž`D•7Ë£"nÄë	ùØ,ƒ	‰�a,uè!µöÆi 
;G©²qîù‚K
ó¤ÙÜ<¹Øñ!È£N£hSQž°4Á¦…ŒJ¤T²RA(RQ(ˆRÉBÊDüž*ìmÚN"=;vÊ�f
@Ô4�#ÞP!”8R¦¢ñNºXv…àÿÐV(C«â
a{°ª†… ±ár0ÆÈ!ŃIÿ Š^w4fè>³G׃°÷”¾AèÄ*“Få�íLA:]K)×.èõ-ÈlÃ;$ŒHç	-8ûAô
vˆ‡0ÍYÐO)#"2Ì™†Áò¹C&ΈùÌtMÎ%šˆó8Úă[7"
á›’4fLüÄæÁ©²Sq­B¯ �Átp
Ð1BwH {Ö€b"!Hè
Ï�bÉç7Ü.ÓW)�‚ŒÛ[l†ZØÁ'`ÈHp#6G<³5¦†õ‚{½>ðXn4>§Úû�¤©Ža““¨8B
À!59<€â3‹À3¿2R;”xs5d³%§2°®`,[=�ùÃó‰aý$H~úÆ%û”vE.úçôù{Â~3ø£NŸrþqÀÙûÅ­1ãNÓâ÷¾à³-1û‘ê	R@¼Gî�®Êžpæ+¿ÏãØXö°C7œ|oK}¾®b(É›¡¼G´ì
‰¡£€á6œ˜Ýîã ?|Ÿ$GõÂ}‡ö“ 3
û¢_Þcé4|}’ŽÓ롤ßËþ¨’B½šyÆv¡rOÚì»+˜Äž©Ü}¡ðnÀŸLøýy$Õëçа¦š˜êNe§’!ÔRA?ªB¨e€}BU
|·Ôó‚QH¯qú%‡ÓñÂbqbY~ÕU³öFàT„—@<ϸ)à1@„³ÇŽÛ‚Qùm:§È3E–Ø£]M^Q;Lô%ƒåï�à=(�uUUC&�Œ”
Pÿ|[wJÞl“ö†aƒ(š%5)ÐæXÃO΢w€aZ„"cy6L{±ìð‡dç@
ÅÈ�oé�×>Æ›ëb‰ãÖ‡„ÎÜùööƒUPþˆom,`*{�°þ3°Ü¢¡í#„xÿ!8
½ì0TRóy‘5Ò‚`sÏÄ1£ö
¥›‰fÅ8�
˜È‰òÁf9è1¡¨¢F
‹ßæ~è©3ù›ý¼~b"¯×ÈWI5~M:wF´rZ?³ø¢¢Z˦™ˆ³·ñ›
�ûPH;¤$'%Ü4Õ<6ñ³_ªCbPJ1®¡„ÛäHŸ¸–CI‰ýi¼£ŠÂOДg›¾…W€¶¢k‚s $-T¥ 
;�é¢T©VŽx´êÄ»R€ßâØ;žQ×EMD%,UZ^E†Ó�~7¸1OƒùÿI‡»á<}ß\-@ÚÈÒb`D°ƒ øJý�ì‚Ãbõ ?f}a㇤—P¯"&ùeð�)M܄框®½Á9›àŒ
Ð\~s�D!E‘]ìÒ%ø¡E
‚yÇì&áùôRÕ6xÄå¥A²ŸN…=	À“IΔG°�- "ûVä`6iúE£C
p®ˆ|è#°—ÕBîé�I‘DÀ�L#|iÙ(†‹¬$’#Ô�è»TyCH)˜
¬vljl¶¢‘El„7À¥8	@à…^ıLS	>.gØ~jöqáP}éý g Þ(RP°Ò©õƒ€ÓCÖuy�~æ5ãĤ6
Q•"ÁÞü‚ôýaàp&6‰ÝÖ`nv‚²&0€�˜ÄsÄô!C9ë:”§�‹¯Ú=¬98C¤å=Åw‰|¢lq"îVˆ¶
 ÁÚ ×}÷0Fã§!
ˆêíA¨’Ì{Š„³�;(@·†…›ñ„Jl�ó›»í±H''úŒ¼¾Ú¡X;`Ã,Ó“ûI¬Ñ›�›'-)©Â'”Cã0`9˜;I²h)cdXS�hD�ÞfúByÊyM“ŒêDh¥Rô ¸›
ÄåÐê	£«±N¦9Ñeè¸>k
8 ª†öET%óyŠî>Ƨ̈%Ó´`,‚†ÑÈ@øÎ	I¸y€ªŸ›•	Ž×¥ˆáï
"úã#"ö®Z:3·ºŸžŠoV?_Y4€î`Ky:¹Å�œ×Å€øÊHB"=‚ùÉåO1Ïؤ\½Pµ(0FB¨Ê]J²°†�ÕQ6ò¸ø92k¾Hs‰ä‡ñ‘ìó+Ø ð`h&Îr–.�·³“H8qLS¹ŽzÉv€ƒløþLâ8X'ÉP£çWR‡fõ“´O		‡€@t @Á
¯Õ%êŒUR’	óÄ1”Šªx–ZYEd3hàîF
TŸÐ`†5O3„‡€±TÁ¿û
Í]Ü`x÷¦Oq¦óD20è‚„‚§À}J…œ!?LRæ„CÙ!bSÂ>Ú¬<°ÃDRñÆMW3ô#ÕÒ’¿-³„!ËÒƒêhŒOlkÎB•=†�•˜�º€4
Ä
xnRvqœàL¦%	;_O÷zð€¥$‚©è!­rÈ(±÷wˆÀØ(¿}d;Ès†HäLIÓ©Â=§aiÀ§�²§ÍnÒM»ÊÉbêõ4ãºxkÁpt;è}C1(±ô¤�ô Á8`œP¢�eE­%…X=D?hBÈÐ
±GêÇüKæ»1˜)ɉŠ�áó¸q§}X
Úœ'”¼å.uP |’4'å€wAï©ÚI¨þ®B‹ñèщßâÐ
:�©Hf�8Ó8	²ÒÊ|þÂ?Í7f$†ii	Š¿çŒ¨h¨Š"	 "Š4XGîFØrÊŠ‚EЭcÆPFPLÕ3.Ä#
Šj’€ˆ¥¦*šw˜Ux"²Q£ö£þ`Ñ'Çý¦�y•{pMJâb¡Ü8""ÚŽ€?kÀ»QÿmDE
©qD?€Íÿι	»ñ©¸‰ý1þ“ Œ³*šÊG¬O|~B
ÄÿǪك7›rÊýëàÙÛwÔĪ"JaEf:â‡üXáOبùù{ă»fÐ}Ö8`€ìçB=]ÇÓ´?šI�¨‰(I
þnE¢W`¬ª;žÅåm§ëQUˆQ@Du£Š1
¦Iýñ���LJ,™ ¢2ZRM.,�O¨rAÁר†½GtÀt8.Š@B!€
€p„ZAHh�}ÕÔ½W%…©ÜÔ
Ô2R	­p‡�é86šÕÆ'èoA%¶á°qOþÍÛtÆ;,¼½4 (YL@õÿ%žpSÔTb-kß¿Ýcs¾öJëŒãwôéÛ3)³êfÞ·¼?Öì#±Üé£ùH'úŒRÒö­ðÁ,“
¡„Òœ›xO„'FA�N�FÒ�-$÷¨e$ib]j†A#“IÄ˜‰Ä�ô& û%:3Ri¼g€Ý(ƒ6±ÁY`ìSÞ|a#�ú‹Ìô§š*‰+€©Rµ©`0YP•„+F!hA´‚ˆ#Z“TÌQ„	I’ef
8¤FPæNY˜]X¸]¾{]{Óô/ÝgÓ1?A ÿ%kå¸#,,rDP·B´ž_âlJªhý ~îžÃÏTæ
è¢!?‡¿(�-§ö}Zqxy�”çû8¼ò™Ý]ÎNró»ŠÞÍfˆºøŸµ=^_ì“ü8M’‰ô{èÝ]tqt�t8vEt«ÖUUMÂÑ*�œ¦dHã´�õ„˜ Þ„]3Á*µl—J¸É>ßð?·äŽã‘ò`„;8(Ȥ%A*%E©\lãX1‹~­µØ 	¿ä§Ždë;b÷(2d«9âýUúÖÂ4|—CRU�R4†BgôþEÞÄ Þ
((¤õBYî5£ì’�:s¬­`U¡+ hh£k'‰ë
ž;?âªüÂ9á'ܧ.§æàlw—‹Œ‚þŸÊZ|䈅æ~|Pï!¼”Ù
?·õUXÝ4U7?÷g
ì>S÷|E@âDÍy�+ãÞ÷¸&|
,'[F0¼œ„±Ÿ½cöŒ?&3‚�™)¢R²†`¹N�™0IøË='2‰ö4(E!
hñç�OQ=Zw…øeâ^Ä9s"X§õ=ÿ1~ñ`~<š vœ±H°‰a=4z/˜Vè	ûÓä!÷³ü&³º®däÿ|º‰¤¦™€ÛÝ~1Ñßã@؆ƒÔx§‰çžZ- |’Ð>Z¢ Š(©""¨Hª
q NÓ
dIæ_߃! _¸ÿ%ü³þÞ¬Çv÷½Y�`ýéÉý·öA¦|>�þÞŒ"’@Š†ÙÛÚ¡rI}
˜ûc^~ßMçÏ—ný¶_8 q
"pgpò^ÿi§žd§¾~ÐO�†¦Æ—(Ó΢Øÿzp)%¢(®L0ï¨ÏqDÈ)‰e!ç¯O†ÌMFÊ¢++4q–¸e	A»`.º´€EÌ@¢�k
Æs¨|À1”E¨±>:‚€?GÍ:PŽó¬õ‘âšÂ�A®&<›G\P&
#0ÐÄkPä aÉ·@îU
DÌŠ0P¤TÂDf6!³N�ÓB A=öN3“´Mý°¶´2jÊÇB…Ç™¡ûwCé6Ñ>£V·MØ!ÛE D†H”Ãî‹ôYe݆ânÁèk,f
UQN©‘ÎHš6¢üÂÚ$‚·#'Ѐˆf«²uG°I©‘@€E(üµpnð˜(€¨ÃCUs@²�•¦5AAB&¼!„¨ÙBZêdüM�5E×輸›©*Œ](nÓC÷]ˆ‘È…rsèðáCôØ]^
m`ÒÅþU	CŒÈa¤}�/´ü{
·YV8c´E®ý5÷�ù1‡ùAøÍW(çï�|L­3RŠ&—IúÊN
Á‚`›r"Ì0[…‘H9	+šPù
Œ-‚6EÔ€^
Â�âµìL;  ë2(k®lGi#:
üh,wîKƒü±úçOôWîúéC;J&5ÁpÜC0"AÖ(�å^
œÃäê‚xàíöp(à… øÆH�Â'Æhª§ØP*æ&A,@°O®€p	Fç%³æÈ8¢×—
ÒUhn��ÔSEwÐ$"D�?Ú?ºè¢àF´Û
¸ZÎ?OòŸ´Ú<¨9¢s‚*�¦‘½4ÿ§®Ã÷̈Ô²DËáŽ
ùSÌ÷¦(ì�µÙÃTºuÛ#N¹Å(Q¶(ˆ((ªh&kb}@'‡£ïzƒÓ÷‹Ñ‹ÅâPàùóH8aƒêű…˜
ÙÐÔÇâh{4)Òž¡á8"c0Q!ËÁ9NA¬ŽÄØ îšÖ„jŠMb‡SÞÖ|@Ÿˆ+©ê
å �Uw#FGT
�Ô¡
+œA�
pl8n¸Ê‡ëû@Tª¤‘2óp
	pÅèá±ÂjŸÊ1wâ �ŸTQ!È=!ðµ´º$A;4 êO
YY>è~&ÿ�v‘êœÇªG‰A!஄Œnw‡#°D÷Í�Iß@S™‚Ú�®L#‰Á|ˆ†��ÆÁÄš»4å<ˆZ†`à@mïkŒ�¯aeUS¹D!"/&Æ£æñØU8œÆƒtçhKbO¬²)�Çg¼^HEàh;†ÔìÇh<‡U‘zSߪ
!»È<ù4ÿ)={ÄeØJ{ëéÐ䨛ed‹@ºê!aàxxQ¸�6 k NÞ÷}½JO!€S Öd.ˆÀ)€{â�'T5C§çÓrÄ
^!!“ṙ«ß
ÓÇ0A^–�E`}„/ì€J:Zrcgm2¾(d`B@�
µÓ¯gs,ÔKA6áì6èÚj0®í6�E½Ð�‡@æx‰ÈO

È4ÂÏõÑäÊ;Pò

H[‚Üfˆ2j(úŸÌþ
~‰áë×ðC«(øƒéúýÿ·ÅT~R
¦õü“iTÕ7Mý5zÛüçÎ~A“ÊvbížßóUP±(”
_ÜMàÎjñþŽr“ÙkÔBw„GCºÊ”1òÞÃvð¢åH&`ˆ>Ð|ÞA襺5±GB’Û
Dæh
‰³ü@``cÇ~™Œ�&‚i‰„F0`I;»ºhûSzÿ?ãþ?�ëÿ+›ñbñ�î2ˆ™©‰"š;žü0È°ÒZ ¯$ÿMøM¦(Ä�˜Õ]
tK
ì5	ýº�é…çXÀ^=”’}Ïù¶nCÕêô¯‹¹zž‘„ÛÅærD„ÏÀ‘<
Éž©”$I‘2B}Ó§O‚s€ûãõb 5(ã™å÷Ø'÷-ξP}Å÷¦íÙµ(×+x�QJ´Š3Yž¹,åš;t�ú [”pÖˆêï1›ìÇÚ>¿ÐQaåáX€váÿœ t—ùÈr48(`‹Q« S(€‰Äðªo%œ�
�M7ÄÑЙ0Ad(D0CˆKúÓëÒàŸÇïié4X®9QE�¨ÀŒŒl±²ó:·à-Ýmµ:©úýk¬¦ˆ>z>2Ŧ&šT² ½âÀ€‚VÅ"'�o”½?o²Ñ>N"óG³A
	%J1Ö`
€A‰L#A€† EX�p s6»ÇÙÜ
hr|’
$Ng|’̨t:`àQPCÛ¡³îAƒÀÕ:ó±�#eøsJCÃg‡$Ý·©ú\§’:ë9‡¦x3Ðü¨²�™8E�¬²Ó`øþv-800åv$¨ e�:¿7¢„Ó!ÐHvÝ–'‡‰e0WS›ƒÎnÔad{¯‡eaÚg7=aÌçÏö�]Æ‚îiKfWxœk<ŽH;óŠ†Bn‹�
3xŒJ8år†àwƒ”‰°h®ŽÁ‹"cŠ`,H˜2¨ckT3.š„KÞ‡yÚËû_š€Ãê‡ÚgýK?ÄÚa¡ˆÛ5i6sÆHýߢª“öŽÿíÍŽ•¼¸8‡Û‘ç÷\çûÕ1‡ÞSú@ÏÈHu]Qâçú\ì.Y�W2	ñŸ|ø·w!î–js0ûQ¯„—iÁS q@»T�âÀp¡CE™FôHªa'Ü
ìú°ÞSÅ�Jüœ§�'Ö(H0ûd%|°ïBYSç¬}9§RjD7üù0OøW]øÐñíÎuwèT$IŠ5#X»Ö¨„\g¨r0–=†…ŸY€àBÌm—­PÂ'ÄÅô
€á´.‡éÿ¤
°Ñ”ªa½-ëïÂPè
ä–NÒÁ•(h3‰Æf7Þ[‹

ÂÈŠ‰h-â‰Ò�Âa 9!.¦\0µ/δ÷›�£Xš8Ðl]Ajô�âÇlê(!÷¦4ÓÅâñ6qù�èqeéÖ9×<³n�¦�ß™Úêþ8Œ�B
dX	Ûè4�ÃÌNÐð„
'!Ђ)¦�£¹…|5Aî׭БÄ$³Þæúª¡cÅGáG
S=~¬uXÂ!Ê	Ç¡â¡æ‡�ö	¢÷±5P{*,´i¬!~à…SAºíʯÕO2¯C)�Ò‡°Ô(@ÃÕ}­¶›�²‹êÅòÒHaBÕ´X9™G 6qzˆI
¤�Å’&;Œ4miCdé�{ASC$€öt3ë"âbÎ&hì!˱E2 6�…ZA^©
°�}ØfÄF„ÈälàÍ®©)”]®d!H½‡e=ƒêé�è¡BjRY“1K!Ìg´´ÛÄ£0Ø€êÀÇÇ™ÔC�øm0²¼
ã沌íׂ~w¢2<ó"Œh�>EÄJyJb_€wMèààಀ§O3€,b:ˆdiî#…¢¬ÛŒÜ›^	á†
8RY‚šƒ¡5
ÍÔãmFH³|
Í\Ø†²^K
Þ_;Ü-_Д‡Ò%vªýHDûö
t¤‡¶�$ƒ‹)ÌbƒåÔ[�~yAÃT>ðæÉ–˜6û; L‰ppòžjI¡?Y&Ø;’Ic°ã4·îæ[KyŽ]>8ryËlTûÁ9(÷–<ˆ0•óýÄý8Å�¢ ç[<�Êú¥2�n#²œ~pP
¥Ä=ÅýEÍÖîýð51²n
ç9—Ù\J†í±¶p.žá¢›&Ðx$r?‘'s¹¹ �ÌtÜC"ŽÇ'$”ÖÎyÞ	MÆÞÅÏ>À%‰ºHI¡¬tº¬u1ŠI
ë¢Zhí�ˆD,Ü®C@»
0"­”pǘu´ÝÎ
ðšXdHÔÈ'°XÑÌ•Ý*h…Ñ:ó`È0p`8�YXž»4q˜�`ƒ<$J“•Ôp:u8+Ý=|Œ6íËZÑ'§Ù�ý<9“¡ÍŽ¦½+RnxŽ)qGna“R
;5£¸cÞHý�$C¡æga½Âˆñ"›7iMúÐåè,ätQk¦Ø[6<ø€„^?Šq<`(°¿ý#L>ZÈ]=‰†ïƒÚó3·Íóõ0=�aHßG�S¼yª°¬½cÝ…æ-	Fð´l!†�¦)`¼É@ÑBbDa1ß\M‘Éàm�¤Óc\•l§_l”N¤AÁ1Q[ˆ@ .¡�Üá9€ˆ92`mgé‚A
ûô¨¡Ôœ#€‡QBg@͇ë–Ç&dXlWO9UpY�´üJ¤†A½BŽ5£o
†Ž±4ÓÍ�áÿ
!à Q¾A¤;‰Nx¶Á¶î~¨lAˆNß:“\",H ”Î"Ê 	Ø‚.š¬…“-TÿÉ�ôm\ǼÁü�x-&é0"Ö‚cŒN¬B%Äó9…ìp@5Øb«`9†//J¶Ü!‚©©4¦|Ù1‰£€
�U�ÓÄÉyG
Ð<Ï!È=H"F°a·B@é_E?‡Ã—±k‰,ÛÝëÁ†¤úŽb&Em]qDG	ßw’'@�ðXì�r:ìtÑ$T¢&ä]v
зC`u]Jqóá�±š
Cƒ(¥|�"T,aÔÀ…½Üäè
üÌLIº/÷eOßïj5AAQ¨B¨ôK	5
©	Ф=�ƒ¼è<4ä	G�†�Ó|,ž"†˜A[`—¬`IuØGqO”dÐåày—¨8G€/ÞR�¼@Ïae‡˜Ô€„@î?¯ó‡ÚOÈ~â ù°©#M9�hþ$'²ß÷ù?t61„àîl=ð<ÕùÀîz?Ö?wúª¨ªÛÂÉûPK±	ŸÛþ÷Õù…9Cá•)Ú:‡qá¡Î‰Í̳‹
z›‰xŽdæn=?ßhv�e;R™û¤/ä`ò¹©Ü	í ¥Ù™êþBÇWÃØÇ·@?žÄ{˜wcØ&a9�ŸÉmÝJ§v#Ô&á97á…„8ÈÈM‡ÁRŒÀï•‚‹”=0„Ÿ§Qcø¦NÅ%e¨yH	–"†`ž™ ¶5‚Ý4hÜ‚hcs;48‚Ê<„?yü°;?I‘êv u^}MhZR
-ze2Ð)²‰Vj€·ïˆY¹ÿ‘êrÏÃw�êS‰ØÙ‡°Ñ%G‘‰¶÷µá,Kƒ¹aC!©ÕسÀ͘
ÛÃhqS9zšž;,²ªêè±T´K¢
ÙÈQr
°î÷¹Á“x	‚ÍMNNGn
¤Ù´
 <ͼÌ11ÀÉÂ
"jLïÂhVc�¹L‡7àVKtwÚŒÍñQ†‘£BÞFp¼Ž`�óD@î:
�ûˆq„8SSÅ æY­š-3ÜdÔ µœ_tâF¬ø[œ‹‚ø³*¢²�“0¢:bí	ÑSG_yÖ$…
ž=¡¦Ì2v6Þ¨y‰‘•Ljè Å£oê4Ƀ*â8Q�å¥p‰˜V@h=%#n€’ñ«d&I Üv‹Ñ#"Ó‘,ÎÆØI�A¶yS…)©Mì-�\eldÀ†m‹²ƒú*ÒG# 5g¶Þ¹¡Œh/8½†cPÖŽïÃp·Š+g=’m°nØlk[è¼Cs`nƒdÐa„Ö·/� Ñwm
GÃö϶�”FŠ¬r÷ΪCQÅ%:'à?žwm
ÔìÚx$!ú©…%/ëã
4¦¦²³º?Ôȉ¼Sñ2d?Ø8A¤:àN"Q
èpguR¼5†Ôì�ú~lñ@êi¥\�2 F��¨¸²ËÇ€�Ÿ¤ß}ÀÞÙ˜*sµ²øä) äˆo0üŒðQ‡F'9€F£JX.&Ç–�§ä
ÀšÀ-	øÏ̾ywQLC!V¸ç9BLSQ›ê�Ôrëõútx‘ö䉹
ÁöO§BÇÌCËËà
›éˆ•„bDCé>½Ï•üÄý!„?!ëØè?9ÑBÈ
£òXÅ°8.â&#"€H‚qúõ>ÜåêA@œ‡¸þì}³Ë>Щ¼ñ~ØBÒ‘(4‹B R´+‚ç4w¨w�j)	B£;ŠC†ÿé-{“´äRó:“…4¡É	>ˆ¤=ZÀ)Àéøƒü›ùvl!Õ¡4ÝÕ5{4‡¸ �d>ýü*Ù�#‘«n‡?«p¯P¯«Áq
*H&ÉÀÖp;@þ¤-’h�(ây¤3CQ9¯0ˆÃRŽ¦�AÙu‚þÆ{þ
q0|hE1$´mù€7êd.–f'Ì’Å¥�7ðË üŒÁaÑ
4š‚hº?ˆ6²þ8µ6Crí=¦¢-2’ç)iOX�$N;¸o¡Ú<(�
@xòÃ*Šˆ
	ïo˜iª1"~ÃÔyuËê!¬GƒTâÄMC(ñ1½æ†2Žð5õ´ {ä->OÚsƒ`P”FB•,TlÐRv8lº(¤‰èwÝ¡=Iö„=J(±
%Uß;2�¥ûŸh½¿#Ìý§—�¬â/¥61��>Jë|øSÝoîŸ3LÙÅØ¢xØš	zÓ¬±#Ô�‰öNÓ×èèX‡ŽR”f‡Û�¤åï6
Añ2œè8œx–Ôh˜2ÄÕNúL
¢™É³»ÅxâŠ9©Ö4Ë6/ãÁ¤~?ˆ2—çèû�[è
W"\}ÿÀÖX*�ÆèN‰ùã	7úœ
’fUQkÑ ò<’˜	€B^á˜I®}éõ "Ûä“Œ™ÑÜ?¡ß%�n/óŸ„ÿ!±@çDk;#n2‡/¦LAa	�3‡ìÜVX}¢-:Ï!iñ³P¹˜º0;0uëööÎ;ïϳAR…„BPÀe‰÷â’!$@ç  S©”74|ç8I±�LE}:l÷
é
°Ì01qI8¿˜üØ&�QßÖ<·ãתŠI"+±UGdWýŒ¹EÆÅàUÖÃfÄLÈöc‘°šNMö˜lˆj¥Ðäõ£aÀ´àöà°
nM
’ª�pû9×';”ýUEWÙÄ•�ׇ®‡Ÿ:^¶?â’fØ	ÌUBjŸzs@´Äç
a=c.]×I´¼5¶ýn:²Þmå�ùŽ¥„‘ŠÔðÀé!H†¨>H
J(hi˜ƒþ?˜EÉ‹‚Ñhb"N0i(+
” —Ù(l³1;¬HÉ
�!¬0È!žeÉhܿ脳UO] pI=¡ÞØ´
Ô’ÚCƒX.J§D‚#™2›¥�øè5ÛÙˆr6’	’&ˆ"ˆ‰¦
Eˆj`""H…¡˜b²„	‚oAåœÅòÁ\/Àa„;Ï/@h^q´˜ûáB€06ÂrE}ÆÈ¢s?Q—ÎNqGbŠ Œ‹©@\8Ycc‚Š+Ö‹×®æëõ@£A
a1arÌ-�‰ÿ�€b³ ¨g�W§ç7`~òƒJ/«v7!èzpyŸ'¤`
ëŸìîMM�8l‹Ä�ò¿­/ú¿ ý%¿›Ýíükèø:íˆ;µéØI™¾û,ýÜÔšú![\Fª¡E{*÷�d™§qÜßoÒM3¯õœÿF¶ã‡Ï!§VØܵ…wÏõdý 1&
64š
n8†c–\ónów[«¿ðq\Cðìm¶øåSEV²Y¢'‹zãGû•ThÔÏwo\¼¦Àÿ,:PUL¥‘4}��Àl
¼›@+û�•ELyò²*©<ÇjÖ½ìßlcé‘?ɘ�R(ƒÌÛ´De¿u¿y!³!F‡ëtœªQ!zFŒÛåBAÒæ%•”Ì…'„
ÔŽH‰,àÃæ ¦’«™&�ô”C
@`I¡‹ˆ$/Á¥¦†ŸW�zk(¢yñƒ/'¼¬[ANªRWg
6ÞNÌM‡C–ãy"MnÜ¡þâ¯þ·ôÊ|¯ÚÅûYŸ’ka$JÓø³ …>ì
�A;dþ©
þ‰¢+T âGóìèû¥'F�ûÃâ?š?¶æ…L^‹:ïq7ÝàðÄ‘á1ÿuŸØÓñú¨u¦º¹ÒU{'IÂ0”ng÷ç95çÑ6ËJ•E(q‹qoâÞÃóLÄŸ=A’ÉüLÓ�š¬xéB’zt´ÛôW
«8óë�x¤ªw\&…�xèl®#RlãªÄ:d'ãïŒÐ*?iíp‚
–áÂH†ÆvB°Ä‘	9;"^žnÚÔbíD„ÆjÈYP	�ÙËãýݳ¯÷ÓöÕ]^Z¿¾¿Ýüÿ~š¯Êü,È®(�wáu•k«®;uxz\îîò¯[DîV?ùË�æÀêø5²Î¾ev¸N²BN	ÒÑ—Š†~’D_‹@Ûo–¨¡i Þ»�Ę’÷J#ÍØv	„Âc?&ØâB~^±Ÿ.ŸÝ—‚©ÕÚs½›-�wͦ—º¨J­.ŒS]dy«9-lBÚ«K�ëõ~9ì~ÚëºêuUUWÓ}¯sºÖ–«ÌâN'„B>ãsÍF—ÏÓøìÇs¨"ní’Qm½¬¼î~T€oGľ
«æý�0%
¯á$Â{_?Óúô�ÖÈ/÷’�þ´B¾óî«	9ÿçþïa÷��‰Œ‹¾�b}H@²$†úš¾óatÐ>r
±£ùCýGâq
6{ƒPì7,›³´�å´ø‰ô:‚ºMž?Íø
§Î÷û
ªª‹ˆ�Hl5¸_¨Úáúø„�cƒãÊ(¯#qÌ6œ‡~Ó5ÈÈ™!pÄ�JB€bEü¥�9¥¬ÂßZЧæŠ.ñ³¿™“
ĆÇ"�Ì,I
#Z@’pF�«&c	’°Â,ÐÖ�£¡ÄüpõÙMNÎ,ç „ÒA›ƒŽë,ÃϿ؃մ	“³×´»I‰Æ·{�¶&ÂÃf©0µÜpGp6Öû�K{»î0$�‡´³©¾‚½Äàyš½‹qÒ! Í	„@Ô社%oGªãFx-²<ÄÁ[z LË‘½�	;{ùz6'$O9°vÿ¬‘„ó¨‡_C»M†bÊÌÃ� q5€f8åB&m0ldIJ"¬ˆlM‘dM’¡þ̓3T54¨ÏÎçcPìnï;†Ž�ªq0�#u¹0ÑäJJPD6ŽDì‚õ7÷•Tñ±05°1NÛ‰¤»¦î
€÷µ�Æ°5¥wÖ_C*Þq0ÿ³p\U¬L
¬FÑÚ#·È<Žc`²�|—I(È:!g}ÁgI€üãù£OgÜ~‚Á´KijжµTUIIUA*QXy¯‚r<à€òyí‚Ë’ìô¾`¾G3È®›È>KÄb‹ãÉ…ÜÎâ� ÁwêŒäºùxðð®ÒýbªÛºs×ÀņZ
ƒEÒ5±�SkA MQ©Ê5ö¦6&˜P&cÎ+ýp„!´`‹¬2ùñ¬,ô.Ãá’#ØyO
FrrÝ.äÈU`颎
ü¬´;¨†_>sA"+(îìmoŽRDØ+bØ›W’«€m=„ dìtó¾ÄJïr¥®ÍN‡=V3ŠT“uX#“S‘çð’Çd¾ý‡µï=@ùÜöhfHæ8‰ôã}È›Š‰©r¢¯}÷î¶]ôs˜Ë
ñHCW3ŒF‹
m³á<|""ˆ¢(¤’ ªŠŠˆ´ž¢ Z’ŽgooÄY´ìN’Oaøx¾|-.VÛm¶Û[[m¶ýÿyìúf#ÞA‚yƒÝvúßQÚT‘l{N“÷ý
[
<·$$Q:YÐñ:W¨éá¸ãóNd^M€¸ä‰ÑÛž¢Vë1B|#>Nº6¹3=Û«Çä®8Ýž2œÈoÄ"Õ1Ì͹Žh®ÂÒ€ãdPrR,é:ÂëªBÛkÆ’DÙ§<ìd�%'j†‚‡4C	×̪‘ ˆDztä^‡¨›I¶4hL6­±
èfjB}ºoŒ„ˆF2òÝ­jÒ²¥U´ª,RÕ¸Ya™E�™ƒÖqÐ�¦=¬õ=ʾ¹iAÅÉκß�rÆsžó£{”|!¨…ÃbŒ!äB0‡ŸÄz§mÁæ!æCš= y ”!˜è¶ƒË±'M‚²ÈaÍÑH˜r‘W[%ǧ£Ž®…Ú«zYλ4¶6ÝtíÜ0ÆÁœ×±|8µ—Ö„n$Z´qÒ@·"§yá �¦
‚ŽHzC•!.O?&Á}zƒ6˜„Ü©±5^I¬bt:5çÚêÚ_©¥ŠœÂsÕ<(â8+úŽ}þ§�††‡ÆQOPró	§5:šP!âC�å’Œ‘PAÄ70øC�wí³ÈÊ£O:úýÍ5tÙª.ÍܤtAÎ;aÄÙÀÔŠO1`>Ó	ë gwkçêöp„’3SŒ�ô¸ª	1¥ðÞ4©ÐìꆆàúOg0ïDc%ÍØ8DQ¡›}	6Ään´C ‡N0ãÍÏÉí^Bh†JNz;ÏHú–’dD1éæΙ4Tƒ®æùn†öëm»feš1#N…̾°aîð1AÓ×�½ÜçÁvÌœ5	ƒ@&¶ömd„`á{9¼¨˜ÐffP„xTgX۰ʶ0=å%Yi¶ý†ŠRrH 6=Á±Ø_§Ìœ¼ˆÜ=7(Jë$µÁ�ÆFZõžZ‹›œéCŒÅq0*âAÃ7”2i4%ÊcÈxCpÛ¸:
$š† Ø>Y/,=†uᆃ¯CÜ Á²ËˆzÝ�waµŽGîDDBòìÚ$uŒot¹uï6b·¾Ct=òÀä|×;ÁˆV!… A<€DÃ@lœ€Àà×
�Р>�N;�Ö€Ö—cW–CP=°N4*¬
)×WË w)ÊBîÜ9 <�÷€{¥iGQØvð��›:š†(¿.ã4nsæÀN!¡ŒÜæu½ˆ_˜´0œÒ\ô%2¤ÉM6rÃŽH
1·¤¢LJ:Beöï
­ý0�“«†!8ºžqwÇqx�ÎÂøôì ÌÄI½�Y¾�EA¶aß�VÎt«kõ±S`»XÛÍXk	GžI/dÐÅžG&áM�3ƒ2é°q‘ù9‰’½"h)î
2¯�ÀœûzÊ¢«È˜¯SsSÎdNéÀ;Ÿlýçäëßî÷™âPlp6$ÛÖ”öÎÓÄí#ât(k,„F'’ª÷ß“µñÐ\�Ê H„ÌT	“,ÀÑ.$L à¨6‡¹'|q$’JxwqÝÝå²nyžðÁc†Y¹fc[F½Fì#�ÒfƲ†²²èŒ1‘[nžïd¯kÆ·±SãoàÃ
;ÄãÄGsNþ’94Wª1
Øô‘¥¡° �žÃ‹6%ÍÃVÅ`hg´¸ rB9Ì}f
Ï#Õ²87
|ýÇ# ˜®ò=v
çr�‘Ç¥s™¦ò·ò�Êl;Éfãe„2dKL4=2²‚ò0­ s~__¥ôTŸ°‹¸x;ð`uê<�RŽoD
F/g‘£ÁLhr1̇<»ž·.q6S;òõx•¬_>ýÎ>Õ@èù³º¶ÞØPÒIDEØ–p}ã‚B«6ïv
š>3ÐýÚ¨½;
e@*¡
[´ˆDÉ€l £š½½œ lôkÑÏÆ6%TpœÃ<\L ÐP™œcK¹ÜðlM@ÆIiã¡ŒHI5%4ƒHÕz¶=b
ûàºÙ¾a­êÞûx%jƒKhÒ=êâðø™{åòPY%:–¢2¦wh¤©Þ%‰$·nK!ÒLåíYª«I™á‹|Š&â`g�ðs!ˆ$ôžØRZ ÆÙaЧªN}’€XL`0ÖÅ–({³B±¶\±Òdø0"t�>3«IÐa
Øv”ÈtÖ˜)¸
ÀÛ)Ð6óµM±)�îNÓͼTE“‘PUv[¥ ‡sè>º´åÞcšn§¾‡I¾\øïƳ¬FÕ
/ɤʹmZ5†Ìšm$®'¯[S/nrÒ6צ¡äÓå>½¸Ý¾™Â�ìŠCžå@ry¯è‚àm	µ‹A�’Pø˜Ð`ΆqÙŽËŸïx ‰‰èQ_᲋UOtðöž}Ó Fì|ÔÅèsQL’E·(}OSîÇKÓHU=ŸÑIÔ]h)NP(ÊálR³–ËŠ¡—
’,
aW›i¸Ò³ŒÏæ`}#5ž€¤ê6ÓÀÀRqiJŽÓÕ³¨@ÙXCAåA\©6ÌšáTð‡÷NÃÍ7Σ{Ì{9sÑAÌ$ª·%VBÑ-ÑAW‹çå¡F„Â,01BØT’¡�°½Þ:†‚³ã×_¥ï£œð¨Šˆ¢²*"ŠŠ¾À¡U¤JT«d1ŠIÏ~¸z®·òp^·ª“¶ªŠ+@p}ÃÁEVHY—Ò0„ÔCÄרsë«êïì¿IjÎÄ(w2àa+ºg³G…žfÂCjÛL5&mùÛéèÙ�¶ÞÇXJÆÙ‰ësSª€áÌXœâ0ÄÔºÉÄñ+åµCµ°£vÒmfâIù½zW‡¯]ûÏ<§ÀrC¶1‰&˜¼yM›•Ïí³ãߟšY=,I!&	·ÜG1žœ�É»ju§Ø1éðïÉâb;S%Lü•MÎåDÌͼUDʘJI‡‰•13U$DA‰™’ffO®à@…À€‰�hÕ‰Õ×а¼:pêØnpÊÚ…Pv ÛÑ�ô_aÀ,·>$U°7½ŽJ-lµÄéMQY‰em|;ûøÑøÎy架
Ü¿ß%8Of£ã
^xÆ/È®ÑïXÕXilµÙȱ.n

ˆ3¸Ùƒ3‰Ywg
Ìy¨I.tš†”4ÊƸ3œxæMm²__$zxyŠyõ˜hëšssË»rFÁ¢ç�#­µÃå%;œ‰°M*8qÖÔöÌqŠïu
÷»£•VΕtCKÅŠ›¡bôÆhf¶é!cC(Âû†¶à/¸}*�Fã
Øã¶Ëƒ…³ªªÆQá�|j�FÍ·:Ók`mA s¡®x¦Ddöeƒoôí2Çi†Ì~žÞ'FtüÑ»½µ775ÛDžºPö�’d%@Xfdž>pÅЕ†‰Ùa„U.@YD’Ð6)KH´¬NJ9
@0Ifù-îÇvžtž<Æ
¼¿¢vI¯¦ÕÄøŸ§	¾SÒ;@Ðr:Óºªêl¹žã’t]V.»›>{.»C³�ªJÀãŸd†«Ëˆ@¢ÒKHU­‡hRrˆ`L¢üO*€È…Áˆ{Ò7ƒ_SQ†–ÖE¹›„!2!r©õž©ËÂI„λ„Ì ÷6‡o³¸óVÛ£0Ä; yŠSTPä&)ŸUD©›"°ë·*æpæè#v4CÖËx‹F#&™nCìŒÖ!!"°ã,Ä»Æ
7^D·G/ïi”¼2tÊHr)Þ]ÒSœû:íIp$„%¢Nv�ÜÓ	~Ö_�¾”b"§ºs§çŸˆF pùOZ¶ÊÚú}Á~µy'šüé˜H¤+ñ³Ê@ÁéØÕLæ‘%;9{‚Ðô†µÜó. D÷‡òY˜bxU&€è2ÃÃ47¸÷á}ž£Û«;CЩx³ n««Ì„‰´X‘º±]p€ã¹;íTû%Cb±WTc‹Œ/Å/laÞ
‰Z�]ìÊÝ©óðù¯.ë¸0Ë&³ZvÄ`'Ðá¨�*%Áj)tI1j;½/Xu‘Ú,óíbNCc4$·|úÈÊeÝâf"&aæ`=zI$’J•‹qæ€ÚòmbcMfh’ڒʤ"
»—ÒpØø"íÁñÏ_4ÝERQtGÈKèaj
æÛ†$lBY
†³Õçïûrö;În²ðI¢—T“¸Û¸5ª&.ïÌdVñ¢GÀzq˃€§ ò;õ�R‚£áE8[r_�1-™*$“[‚ѽ:_l0LQté$ÈHf¦á‰>G÷ðùfd皪¡ÝÊ¢ì.¬õpì0ø+Ô»NGi@p<	!$ì�×®àWºèV>ýEEÝã¬]Mn±O¨Ôùˆ˜|™ÝØUZ=€:’}ˆðóŠOX
Ú†©¬N¡sÕCD¨¯xDàEßͦƒß8yq;Ã
cv“�l¹'ï5<“ÁÊz(ç®Ù»Áˆdc›Ñ€ò3„A´#›~Ç¥üÁÙ÷�÷feÕ£m¶ãT”Oƒ-Ö whö ¼$ªb
N†ãжûö�è€eçihz¥
:,tö&½ÔZ,,&‚t?7‚ôïÇ!%`@4·Tžn;®B)Ì.ì³&c! TÉÀclP8!Ð^ÖÞϧNEi¯…GFAã>)–YùáÏO¼ÆAà¢"I[ö	%±víã4Öã¶" ;òÁË!°˜€Ä
ˆ`@Ç{¡æö;†˜—C“Á	®€u½®v˜LfVDIZÚzN¸NUUUâ콘áå�¿ÅÌ¢±+ñNó«·lsѤôƒY˜.$€„ ”âP'4v-´KF»¦ÎIæ�“áÄG–ÍåéìÆé¢wàN�Ó^ó0Æg`o^�×#›=ž-¹ã´y§*©ƒñø�Ÿ€ÔÒ~x¨L•8Z83ŠóÝÎ^¡Þs‡5Êçôšö÷=óAz|z‹jm·µ¬"µ
ÐBÛÁ$×›ÓIhó‹ÐæQ©Ê$›ëŠåA%S9âÛ<©|7‘jljÔŽ@œËC ,@;™‚DBI^Õ	zx&Ä{DæÀ£��¶œ”7ò×Çhm‚‹*¨*Ú*è£ ÚOg‡´Pgêù!L°hXU	"ΠvŽ¢ô‡-¨–w¶YDT
b20B„‚vH	
�ˬH`M»Z	 ¦:ᆻå,<‚M_3–‹�—±ŠMJˆuB‹°ÞœÅ6z—y!±
-(„5å\£}vñËæ¯#YÄëOP)¬Íž´zµbz— <�ðø§077žê©%UUUMN' 9…¨n+Þ¾¡×"oê{„;'«Ÿ%�¾hnÛÉÇ(Ì×xö<…è�™È0>~«/ÏçS1©‹ˆ«ï:÷¼ÆÛ
¡hÓ�鼿œŠIÊ~÷«RÔcaæ:ö˜dZ:õAÇ'9bvÑ6)SÑ„0~ŽÔÜ#u ó�àÑçö¯mJ•+ÓUؼöô)ì6`B,ê�ãðÑ;ü'¹ãðZ0T¬¨•¢=>À1ô¼åd†*³!„+Òòêj”D§ˆH	1S!7Y£„9öµ×.�øþ¨"óaþÏò8hàtE;�ûÒªjÿV!„±PùÌ@äˆú˜Œ£?&­|r;켊i†ÈؤĠE�KøÜÊ:!ˆDG%Š+Ñ$ á…�±=ZH"”‰R�Âã"É”LE…¼MæRLJÓË›j+$Î0pNv`+ËáÖC²Ÿã™3$Ø:šØ;o\ kÂŽQÄO²
n©ÌD˜z˜p„5õÄql~™q+ 	naO4ôu)Õ°ÜÔt‡øº-?Ëü>ãò|È)ùPR€4v(<.…óDðžž�Å’e!Y!€ü
ÓñH{Â`O¡ÆQyŠÒ£AIm†òâP%át@°M@‰¦‡ù*e:l� ì&¥;$“‰å@:-r™hbàÏÃåŸå
ÕÚCî"´lõ»«ð	dÊ«.N¨töئº«‡;¾d˜yw#‹‡ˆ‘É™<-¡X°hSá:Qb#Š­OÐY€í?² vDøE²ƒäøï˼1?ª<÷%"b;°jÇ,Ç,‰`ìXtëg³ÉO¥…:ÕT OÄϼ¿¢ dB$”a‰¦I BD­ïAB
´W'ˆL¤°©·ôÜêPâ#“4Žc9smw³g§'øÇ+ÏÒòé5ÂœNb¦”"vá2d�„uæyý?å—þ^gÆ7O Kä}UÙÛÂ^�…Mš*Àáùeib�dS&`Õ�Á�,Ã$±iDUA‚c†¢ä–„Â1f%üy‰É¼(0 (QY­N²C‰Xâ³õ¤ pÂfÅ
€à”@@Ýöàwžô nT@ýŽ<ñ0AmHìØàNÜt~&]ÈŒ}l3RÑcùËÇjm,´ÂãÊb÷Þ³ÇÜç¹;�};±Ëqøÿ7³a²aŸZ‰Í
¡É-±3uO 8@3dð,¡ÉÂb””?	wP]À«£µÁpåµõÁ¼^ AÂÁ!�ñ¯š�±D*�)]�å£ITPTUmNãBÿ„K_.*¡ð4`qýž°zþ¥þòB$)ŠX˜(ˆ•ŠZ@@CË`ú¤}(uPAzŠ¯nv>³YàXa0¤¡µ&#%²Hɧò`E)fI°—<�ÕúIÎr‘‚ys‰<¢%s3
ÄÊ$È!m°åˆŽ„’�Ûcc¼Ü”U6Ó
É’îLI„µTÓ
�å-BÙvÄš óõ@¡ v„,@’ƒ	6ZÙ"Ðl&×B¶·lÖ>@9
À4	<ƒ„}a‰)aX_õlìBQ‘@
÷ÿ.gõ[÷Ove:î|ò@x<Œö(œ˜°þô’
…!i+E´ (ÖQ�€Ë
"Š-l°(Ú×&&2[Ë&d(‚0Œ’RB12"*J(¨ƒ
r!
¢Š ª20…"¢ˆI	FX‰cÂ0©30�(HªA‚	J¾Œxþsnâ¾�\”ÿWÙ°ÐAPPó<ö!ÊÊ=#˜b(‚ÆD>³÷¿ê	ÓǪšîPJ!¨EíªLŠ\(0º–|=Òl}p~Xý—ñí¬i<³-HbtL<”yGH2˜=¿_máïoÙúÏôâHL²%j1"ª²©`[U¥`€ƒ}ï„$O0cÉì;FÂœíâRõAH˜"–^í™[Ò’"j*b¦©dôvú8ø¿—ÆW¢R�lm«�fTãTT˜…$6HœÙ`„

_
K`C
R®p~ã§ë9I^TE(u‹Àê‘È«íûFb½ûƤ/§­0DvìÉ‚úÏrï*&z?LÍ›ÓUWÀ8µ˜c‡PóÅ0a"ù‡—«ç”ày‚¾£0=A¯³FÁ/}€ÂOàG~Û3úÙy
ÒŸkQŠŒQX,Eƒý¡Ú²ÿgì!ã„[3Æé¦c¡ö|Fä·Ó¦HxE.2d!…ÀÈzú8ÁßÒ'—@Š?혆KUFC2œt�‡mÊõ�쀰Ù‘ˆJ=ѸpWÀ÷ã×÷‡Ã�~Êø€¨NòìðDË„�þÄmþfC&H#J�#ƒ‘JŸ*N>Å®
®>@FBO,Ëæ ¿•’JxÃðÅÂf(Lˆ
RB†¢)iJJ(hTˆ‚„)¥))P(ZB€($…
ð4‘C(á!0“uH?Ëöù+¿ëu[0oð’î­<© î!Û$
@�æ}냜ÊÈÆ_–@È&©uæX‚•(t×�	ZÈ_±ŒÉ «"vòJ^‰Çâ­øN²uŒI;Fʃð6¡Ñ Q)¤þ”PEC}'Ä4°e¢ý2Ñä*ù@9R¹'¶
Jì�ú Ý(xÈq*wî."˜ûuA-é•ú燼’ $Y]"ö�ËÈu?=Ÿ¤�nºô
š‰¤ˆ&F%dS"dKùµƒñöšy�5ôRz „€òóøú“Àäz�¯„C�‚“×
+�Ï&
ôƒ¤òì‰ØÉòÌ" ¢)³õOo©Úm(ˆ¢N!$
ˆŒ”g¦L"™-¤ Ð‰Ñ Óý[û�·ŽPôDŽ�ä)Í648‰�¨°
}	•Ý5Ý" •TÒpbDP;2À*	ÈÁÏqh× Ffã%\ýžáOIÃ/ÝЄUW_ñU(L¤(ZSë•ÂV!(h€"
yëýáé'X¶M!¡ÁŒÒiTÂõ²šI4ha)–ö”¡žMÖ#(ÊZ2ü4”2,m‚(!iIþ„¦°‹!Z‘‘ˆöíHU÷¦SJ”+!Á��f)D¤"@,0ºâDÇMÏ;¶nD¾((™zõù>sðù/Ù!:t¨"©b¨�R$‹òî迦{1ð?€	YHF@		¥öæmí¤°µ˜¢¡&Z
’j¨ jB†XÉQðC¤|ÏÂq¿°ƒ	’šÅ‚²H\¾D|_ìWÐ7�Øl9„::ëÆ@ÌabK‰!î…ƒF3@@j÷A¹EÆh4¡$¶öµ;-0C˜ë-·þÓèõ¯®¾ª*iTfîä‰sPŸ³ìñ~	ñüç¯æÀù‹“12ª Ìûö~kAB*…*[B–&ÛU}l0œe¡±H·éà±Z¤…$tTìöbÈKP·ðÓëvÃpû�çãLJ‘«¹üÆ¢áFIœÜu¤"Ô“†¥.´Ú™¸¥Š'¾^Ÿ½¯“‚z%
�lä–ÆV2hY]	a
X@VOÚAjX!"£@prÚvÙû'
8êUQ².˜�¹õ¡H‚€¨¬.‚ª•pIXHFhù‘ò;ï yx½ˆø‡ë)¤‚˜$Š‚I¡Ôýœ÷ŠÆžžÆ�Ï×0WÄÞNmø�hâLTý>ÎN°E¨1Ž%6þ|¢c0}ä¢QJPô÷¾â^Ä�ð·¢r�^ÓŽ,K01KAßLgÙàà‰¡~ˆÂ …ñ‡¦.™ŒÄuŒ¦Tù8À;/ZŒÖŠt¾Ù25¿RMë"©8‡Ë±Éº9^
;ÌK˜üâ'Ñ¥R3 Ò…
÷�È’šP ”(F X‘	„„}žc­	T“QHJ«(R†À�•ñÄ÷ØM"ž™òœêu£1o¦Ô¾º|^}Ì."�*?4+Iê�CS‰ë�Å»6l9âx€t?’¼+±…œ¸æ˜˜í3ÀäÃý£C¦UO†Ä¡›!YjjÕÈè°x‡Áͯ|/”CÐYÓ€X Y`	A…k�IP󆆄ô­gM�"vé�Îôg1\@„}\ÝEp À±æB’îiL‰	ÎUYÎ\Å–¤‡A8ð/8:qåiäœ)›óhA•££
ÑÌ("§.£Ž#’£M±‡Øfu‡Ð³@
MqE@½C€A€ª'pØŸ·æ	<|Ä*„„„1i°møª]Ø�¢¢lÙªšû[NØd�ÀVú]{Ë}|5òzËQàÍ|#g¦LÔ)PàÑnk8¶k:Ѭl?Gå!Êù%Ú,B&N/C™{ñ†Ì|_|Œ>³%Ç �É^ëòB'°çÆ?¾{T}{yû_jáøà֌՚
Iú^ºÄÁÔÂvN+Ê®»à˜f嬘ŽLSlP±þ°1æ<оg×{O@¡Ï¨zÌ?'¨&xKé~Jˆ(ê€31Ç1_¦Ò}DEêfÊkÀÿ¬ó³î%fîÙÇ�¨Ø½½¾÷šì`¾
t•<÷�`gwzfÄÒRaÂyÍ5*X[™RµŒ÷j~¦ÄNCbýÀ%͹™œË¼ÞÐ@“cw³åû›¸'—CùãøÈé+„*Ð)Há'RkåB\pM~Á!'êð–å�=¢|¤SU÷ÄE¡ukäðø:	ÿ¼>)2~Û»óZÛÅRù†I.µ£ðDŽ~sü¥ÍÒDY)¡“(	xLžõOVœ¦À}¼Æ\È÷�ª {ƒ
y“¿­»IþzWïVht|?¼\ÃnSØGB�™csø7ÛDqÇãÚ;µ�Þ"ã4¨
©@4Ð4Ê£€5DCÁDËIU@Ê¡UUMLÃCQUA3å˜E4°*C!%TÑ£DÂQPQDEAPÁU	DÓL
0DKBIhèÒí‘(„ ?y9ÁºŒšÊ‚€ÂS	"S•”ÇB-±?ÚlsöÂŽ�2”OYn/ì�ê�!L�³´óâ¾¹&Ī~¢ wÂÈ&(ö0PîÉ_àg~¶u4'FŸ‡Zî@îÖX·|i.	EJ"Ri@Äíy�¶·‡^4JæK¹iPC¡O·¤�ƒ°¢Š zCQ5ƒUÁpO¬³çDZ(ÒòСGr,ëí(rpöt JD/”ЈÁ<²ü,¢ò„ʳÁóy¥C9œm¶úç¥'¤À§�¡NÕÚyöy®•Á?d'õ}Ãæv˜/¥;ºèðöN¼
á^¯žÃimß™m±"J–Ï‚=€|àÙ‚7�ƒq‘Pÿ/~Ñá>HU�}§­í¾Ëia‘ðù*ל~ÞÔòú�W0Ì
_Ilù¨*T>^ÊÍ1®qÀÁÙÃô@亼C×¥ÂÂfHUO4,ý†=RÌ }:‰w	¿
†S¼†·†ûE“ÏfûüöŠí¾É—�¿`Ä«“ã�à‰ª~CøÉŒ9ô=çr´»\l0|Ö3Šf¡ÒN\°Ô¥�F³|b=¿æÃ’>kàOœ�»y_=ðßñÈz¡öûqõCôÑÜrdžp>â9“Ô'°?¯h†¡‚€¶öi:“îm@~eÖÈ
å�#p†T*ø@Ù­ö™š,pp3”ûþónLê{¾sKàºj@G¾ºÝ,‹1Aù•÷ý~¼„WÒ?†¨t°}>ƒ÷£q{±L ýœ8V¦¤AMá¹zé‚OÝûÿÊß“C@¿[è·‰Užî¸Èó–KèwE3‚çX^Å>ïü¤ã´¼Ã“g‡j§i~ýâZºùÄcM¢ÀÁ¥Üß7�¢“_lBù©ÙeÜ`w
´9ô¯>6¨pàÛêDTt€ØƒŠ‡>EÙ7ˆŠqÒ�ÑÎ�¿ÏH¢rå[À®áYÙJöng.ækŠY‰„T°õÖr[FÊD	Aƒc
IÝÅÅñüOÏa�Êí¾-'›0KH¶€¼ÐŒbS –lmy í‹�;¬tÂu™**åCe÷·P'$tºcNHPIûØÏ»Ü+$—Çà02@`±„®`
fí� ²ôrr\)¡©ŽuÄÒlíÃV»°àà|gDKß5héz«ÊÄ›ÞFG¸³}ÔðÖuŠ"wnc/?w/0šÁS»�\¸6<&;6ÔÂyPn€Y>()$Æœ—J À·õÑ€t‚bÐ2دNÝ¡Õu((?¾dæW/àyÑ�%½þíßHlé“Vô*¨˜'¡<ܻ)óyËf
ÙÈE8Ð	�ªScŽ‰bˆ¡<örëtý
Ó±ôl蜰äm��Ÿq:®¨zNÎÝÁÙhK,ÐRà6¸†A8µ5JQ-ƒCѽ�É°jjŽ­
m4г˜a2o�\!8Œ�‘2”a:tŠ`s‘±|B­qFèùÄÅÌ	øÉäý¿£Êáðžl—xDýPß)	'&Ù~bsf-å T‰"`ÃI“A—¡ý­v©·0f	;Þ’”Ò
$Wû‚·s
‰_$�PxØ‘)%ø/
ÿ_ß_ùaAa–"PRa`@�fAƒ0#‹#)ìƒR† i‰Lˆ:b¸>ç$CâcE
B>$
D±,@DºSjöởõ~¯v¶ûÊŒñ¤¢’˜_º£Z©BР¦°H¨•*”b@™¦Éi"œx‹^yÞN¤éÁŸA_ðN"î^¦þÞ+ñ0ýDU
ô,
åDEæ!C*b JùBûp6¦c�d°ŸÕ§¡ÞT8q=O¼¹·Î=±Í\,ã`«Ë’ÄÔ B‘�)à‚Q•°.rbÐLc(¹32lXYE]¨²›TšdÒLÊŠÈ/
ÊÀy9S5F%…JB¡¦i	I˜(…TbdÄÔEQ�©&bƒ¤4²(‘ˆ]8¬Wg+æ2õDJ8ñÙ}
FzA‚XF)*D‰‡ õ•È'L„^µ!sø½ƒn&cÑÐœeßë'Û	I K %|Iν\Ÿr)ÊNt©ãÃ
ò­^Yùc»9‰Ø¦¼x½§BIn@h€ &@’@„„$HT©ab¢’ÂAó-뽨¶I·“‡ÞLÏfgÓ8E]S‰˜&@ó	?ŽŽÖŘ%5.oS¤i~XÀ6`äó$¤I[vM¼ÀÁ!ɉ“iøõ¡<*Ú,�áù„îð‘QØ#Ù¹ Ån ‘,DF)‡º	2)­ìÃá~h7³f‘Ü9)H%4%%�¶7#	¼O'ÓcÀ·1@�øä0äòæÏJXBQëk—
S¹){äá€ë;XTZ�ëcwÜxÌr+ˆç�‘ÝÛC´
Áù‰WÚ4´»ƒ6ýî�vW$\žù5½Ú#ÿE—ò6,¶ô¢Åúå‰/ѧÒœ—RÌ!š|Y]FQ[cQ¡mjV+ýµêd¬(Îgu
jòòÁ \6E9&AÀ¢ÎÓßÄå±ß*z#Â54|`�í�I*: "`/[E7MOãh>7ƒäúÍ=ÎŒ1C—ƒYËât|¼ 2ˆ "2°Â	
iE¤„0‹0TÂ. ¥`(²V
ÆØ¿‚Ì
X[ V
Tâ@­f�*þÙlY†‰%B°A´¶c)™„™	fŒ@™Y(R³$…B«
E­E(Ô©Pª™SoÈÔ…?ðÂjD(B… 
t¤±$°°H
d à@�@¬&)�„!†!&)Ž`L M’@&&b’Ž
HÐPH¦ñ¨1ˆŒÌTœ†…´ôÖ&šˆŒO¯ZQP�(W¤®íM“ƒf
êTç[Ò†åW
(diº¶’v,‰!¹&ø¸Û‘Ö™‹F±ô&ΚUp;Š0ÃÒQ÷»@æ¹ñÊÑ$p¢ ñGp 
ôHwrݵÞp'õlH€0z”²
\cSå"Q€³ÊQ†G!�¹ÄÛno¨ã�}ƒX‹0Âpc��çdE˜cbM‰X°Ð£"ÒýgCA˜ÊÒA	¿lÅ pÌD:Ž"^¦QñuxöÕnðMAa´ßPQôYK¼hÄ1%¦—IëVPuýw¢8>Ø{}ŒÕ7¡�ŪÈȇDIó!‹#%€8
‡RTõ7ëiìþú†BqŠ«ièxæ$IJ|â}ø·Ð“áªä<‚¾Øs“~?ñœ0wì%i¡£Ãï$éôþèÐÈr)ZÆR§öÊs|%ý	
C¯‰žžrÛLÏÎŒ‡«Q/PCƒ�&i=jB
@™ü£ÿì‡O¡h|ùÌíÉÁù¦í-çÝ>‘XÈ„ŸäÔûKå‚<›Ñ”œY3(2Ñä´Lj“ËÄ”B¥*åÂ÷ÞHiEXºy’�mÁ¡i÷ù¾â^‘*WÂ’¤Ô£äøŠ'íÉ¥á
æ3CS�Õ�±¥ZÓ­\ֽ̯`´úh¹­ã!,$éüå@ãæbÀv¤™Ç㚪¨Šªªª«~ÜÕUUWÄ}1ILü=ÎIM‡¹& n£=¥˜÷’5&õP«ì¯Ù!+«pÊ#
b?|38r¤ôlpí'3¿Í²uu@Ò3¾š#qª
\ë=jôNÏÙ�>BÅ8CxZ�æ€âBGxA®å}j-}ˆ�Úù|A�º“:£Ú+=4Hæ�!tlˆ—#Õ iÌ~o«ŸWV$ÆÆW¤ð ¦™
¨„¡
”•‘÷@º	¨``Y8€”‚L(Ò�PC(BÓ"4…$²
4Š4 Ò¢Ã#HŠRD	L@`f`B“
$
”©PT�	qÍUhWP($@‘0A@P›åSnõ´®Ô��6Žëº(³)þØRÅšÙ¾¬&5–4@).j49³Xž~îDÌýÐ+FÃȈ‡=¢„Öv}p§Àà±AL‚îšTó€âUÈZ|WCb<É2	J+oÖ‘nlbÏ›ãçè�5öúÞ§>s0;scâ@ˤ‘kãЀ9„“hÊ�MÁàm=
+°Òo¨Ïe®L ¹°¥ç3ïâáQ›ˆ„/'œ>OáŠYÆ�:raD°é†øÿ†’ÿh’œ²­‰t¡Žp¦Šðÿ{Ó—³lû6‰Ì&©iš‡	¡D²%5Q÷ ”¦Y—
”sN	¶6uh8DÛ8
"ÈÂ#uv
Z4F{J¢_æ{€¶œûX§ÈAËothÞ˜µÔʘÄAE
0@‡C9Œ#Q–�´<8V˨ÜÈàækBdniÛB¤ÐŒv7É~ûÉÓ2¨dãÖøç[9iös3¼C¨"¬`êN ÐT‡BÚ[‘Î-™,!š0Dš<ܸmî%‡i77CÚÚÑni C‚d1ú�<Õ1>ιwÇ	‹fqÌÁ¾7§d�rqyŽÄËžcåPê6“çÜæ8@Š/<;O¨àþ"g(–}Ál0'É /º< ªyï78áJŽØÏ…•¯Ùã<^²øax&Ÿt
©³—5>ZÎØ
2kƒ!å³ÀóÞ:ùÓ2oE%öv‡ìJ³¼8yH²ó°é‹ÚC´Â3Ý(u:“ÒA8VC½Òq†HUHsS�÷ÃÒrùzrœyIGõÐâ½B}Ú�½·²RN¦T÷OXLÈ(Àj8$BºeBdúk(I�Y*Þß
DwqñYÈ $¤4ž»º�
õ>§$ä<‚"ûJ†¥Á©�‹�'|܆N�öâžt¦àVÆŠY!Ï<š¡Ñ'�¼<ä…)JÃV|=9„EohRÇÒ^m3I0Ø2°YºÄÓ‰0 �r† ‡N¿OxçÙÛêÛî“‘é©\ߘ
ïˆ&
3N,œµáMÞî‘8!^‡n°,_ú¸ç[å̯‡/Û¾÷y<.ÅÉ0ŸV&,2sSŒÜ§i@áÀ´¥N{úøw§�FØ{MÁ°“ØŸNØJ„âdhÉdz¾x›r+xaŒ#aXª£R‡Í[8œdÃŽpÆ)hY�(§Ìeu–=$@‚¢„3MY·yr¥†´¨Ã‘¹rE½v8g„ð͆eÅňý9÷žÞ}P>aÛŽ£\v4U§†ç’ŽE/=yžm$%TDBʲyHÇd´‰¬‘%™@2QŒÂŒ
ÃgÆr´ v5LÑÍi�rŽ­¦†›®ìØ1„d»Èh”Äš"úÙ1‘¸"Æ8wÂp•×h X¨¸hBL)^™é
2nñÍ3¸6q”h“Ïò˜ñà`™ß½¡­œ‘#ÜÎxA²,ÙE缜&„Óˆ¢$…L zÑB7©gxlŠAÝÕ2Ó2#ݧì97â
—eo…i�¼=f†Öõd¡N–‘‹*×4ªmÍË/
	ÇfI�3¡ªœ²¢Lrwp‘Ù8±&$ßAÂB1¸‡X}¡®<1TÒÜìܶµ¾eá°î8'Ê“ˆ‡ ()�c“
à7
(KChí/BŽø;$"Z¼”Ĩ©êž·w'ÒÏ~ñ‚N¡'}x²¥´´ë
ØŠvFbœvÃ|±Ü·cŸ.Î:¸½¤° ÐAØ	@X4lŠQH:
éÖ	sDFLôh~mlvǬ‰„mŠ@vº/s
øÅ�~ÃÊz´}Ñ–Óè�=:4Ÿž†€¿w{’p§ئ¥î¹¶×ÀÑ¡`‚zx”ïÞ¦è0™Ä4"aévò�IØqÙ|8­[Ò·Äüy †—–W”±ò�ïןºÏ:JÛSHÀ=î)7—©§N´çÂkØ£,™ƒˆ# ¤H]¥²ÛFÑD�Ç	L0¾lŠ&›xä´áY‰‹bc¬Y&€{�pGpyC
6:\S†ÁLCãG
ÀÀäç8	™Q;¡®€tXQC‡ß…Ýh¡ ±T„ê@•pgµøã§hýK¤v{�bEàwrvƒPîùI­ç=¨ˆv‰Àá¿‚|Ís ©ðäðSˆwe9‘S?ýSìA9‰§Auâƒ
–Ž:f‡˜4­\ûCèô©ùâzHeÜdÂÑS’Ò®`¸þ¦2ª®öEdx' ¨‹ö:8�S†J*QH&ô9ÊäÕQ�x
qQÉQ ˆ�
a@¨ÚÇP¨VM$Òl)E©"EéŸ
2È„@Ô q€Ç¿R;˜„B´


`*„:ŒÜK[
Ô�A÷Ò%
’Í;»Îg`E žû²dÅÞjðU¤©¨õñÅäõ$	„Xp0g¨``X%(˜
¡�ªR`–¦`ŠHª¶†	‡7�Y9=ú�
�£�(ùÈŽ&):„Oý%Sø�
ã4 Mª˜ŒáT@ \­8£„"¸PT„”Ĥ‘BP¤½©tS´P.=¡Њžª«cOôêü›·§ä_\ýpR>�s2é“°»·�´qî–²Ù
òÀ¯1Óøíù69¼÷j$�à
+„E!ã€àв§î„æj¿¨‹L‡¼Óòdmx7bÒ€H„öðpdAE
J”ÑG­ãN¼E4¼‚d4�LLED4°ÃAMTËJ%L0LÔT”DU1I*ÅS1$²PQDU1	@Éͬ‚
ˆ`%#ŒE
IŽ¨†6¬‚Š[Š¤)lŠ0šæhR”bXŠˆS@šC‡Ô,â2
ÂÁ1QdqŒXŒ"
šq
K’Àæ.‘($*&’&–&•™ŠH‰ˆ€„N‰	Ä:Khš‡ëÌjDgè¡XÅ‘\™ã' u`L&…±ŽfPzÂ0N¡*ö’ Ö#é™—F˜•¥‰¡JZ*"Šb[¶�:Ç}²†·ˆ”´1
åTY)„<s¸G*ÏiQÖmllÄ—0ÅÉ<Èã ÷>î,2˜`1jRÆ”Oã141P©rj#*W·&4yºS¤|Š9#êªdu:šøΡË
Gb…‰„4:RR�'¢	^Úáój7Gk³¶‡¤yù/¿;ϾtÁ(úÞÌpHÃ’[®eŒ$Ÿ•=â)~`‚>JËKJœ¥@â@±ŒU‚¿ÌÕl†RZ3YV0gzKm²	õ36ƒízaëR�ãÑ$Aʯ½ Û˜'\(Þ‹œÔÒNKÂ2^A,çM0Ša+\b¨Å‚Ç–ª+ÅÛoVeŽ¢BÈQDD;kÜ.ÇÒ)Ó|Ò�ÇqÛœµåÙ»q«^Ýøe‚€ªdáïÑëÊÞÔ÷ìõ„“‚�ìÒ‘‡®ô�‚î|ÿ¥àƒ†K/ç¸pÀ¸µ°ÞH:”áÇ–Lño6Ôo“#Š2J­“D#Hä#pL}3ëÛ!ªè„!T•W—†ý]hPÜ}
ñ`˜@ç�¦¯qCÜjR˜ zƒé"ЖI=lç
g�Û¡iëÚš
€r±„~�äÜÐГ27,§hÿ)%JbwÌÁñ%	#ç­{Ðx9=Y
°çÎìj~¼#9j¸N@˜p1Å\W¿†4„Æ
$rAò�@LCæ7„D$q‡ˆv§‡q)m°y£“È£‚/`vžý‡xR휦[Üæ¡MGÂsC݉q–ƒù>ê}ÑšNñ8�Å`½Ñâ;ü/ÝÐéoq´�û/†ýôü§,Oæˆ ˆ±PA`Ø@>?7²w‡D䙜
I€�¾“äPÇ¿Aî�²&õùù¨Ù�¥6GO
ÏŒ 3äÇà¢V 7)ù“Át\ì�ôñ‹$ $
š8·÷�6 hõÌ`½ÄDëÙám
€ì ÉKÚÄ�ç&f&JÐÒÐr ݱ7)cB
sÃà
ã19ËÅ ¹™0Ö14§'iáü9ŠðÇÏ’w§ðà6
k3Î�¹þ]¥Þ]ÞC��g¨ã7•ÜXaÌyî÷Qîw{‰|²9©SnŒp0Ù~`«fÃÀZy’uÉàc�‰Á:™…òšDÌóÎs�@„Ef¡Ý˜æc’dèŒñärͧ۵\@BD"V}’vOZA>î|ÍÎÝ£À;H�¿§ÄG †qšQ(ñD:À8U2QÅ}ïÈžÿM(°?R°sÒ¶¾ßŠ÷€’Êÿ«ˆ"r[Pñâ~ºJÄØiõÂ:vqì öÈÝbÎpTtkVL=&D"÷«‰%v¼g*i˜²fftÓ&µùó
ŽÏ¶7w6]Ÿ£ˆ#°†a§Ý…"8ÛŒ»*c|×8TÁì½ï�wÌ
ß/àâcÞÁ�xËŠ,F"º­¨±ŽÉƒbHÓ§8CÔ8ÃQ/´0ZáàÉ«cHåm&àÁ®
a�,mû<±®8$F¹6dÃ�Û
NÌGFô.¡
©‡:eâA%S˜ºÃ·�˜ؔ 6ù܆d&k�Ø~8¼Ç€ïƒ74Óß¹SOÆ
òà—XÌU�*�‹ê¤tÛåo[_X0‹¾­´Ì—aÙÇîä ì‰b]½�N�ÀLi·,Tkž¦t꨼u(äÆ‘�2ÆÂŽÉY"µK®k&ÚüsÁ8#Œ™âŠvâ´‘‡¢
¶“FD²4;ò-Õ¥O�çÎIJ7¡ñŒ-·áñÚ+swXã1ÜLcymÖˆâÁÅ;ÃáÚ·˜hÚâ'™“�SM6ÃgQ‰´Bj)Ƹ-MT“jôÌ%Þ±ÌN¹80ÀHm2-›9Ìaï os:�¾S6âŸY\Cï�‚1{3e¼±†oÞT:Àxg}àY½Z+bŠ«ËÃÊÙá‹ÞN$Ù/²€ë‹³ˆëcUãs53¡@ûöÉ8ÐpÅ4ŶÙ+nâ
ò“pÍ‹`ê$å
ʈg§póGšžôF;ÓwÕòKbnŒåß#ˆLÙÛ3§áöXË‘¡´&
ƒ´C„ÝÈß»»˜Rñ.T^é¡£»°46÷tl×»ö¾k[é‡c®”°Àc|è€Ó’ì0’ÃKE
ÂglÐ…	!‹ž®Ü§ÎpI;s[9Îöa–‹��‰a0�Çg‚õ².XÚÂÂã¬kdª}^¹(5Ô‰!¾Ót°Ý ª5:°®º]†È+¶¶@\Cvy}µ»Õœ áeK”àr[‚HKC¼ðìm5yCÒ—`b-4T*
Ò ThÉB%(˜ãB�®ƒZr¤Ç[Ñ‹ÂèyD¡�pQQãæ=6Ð(c@’§�×5‘€$ÀÅBRåÜÄ×o¦”v‡[ÔR”ÄS°åÃc,	–hi`6‘®tµ©ÓŽù©
$‹!è8¢rhÒ“žu½`:…*æé3¤k»‚D¨]¸rÎãœòáÊkÜÚ²ûp	.’¡ÜòW#ÑN;BYYçSÛAØI0±Ó&)H�Ø~·iÓÓ0„„,ÜBH§â‡Q	Òt-"]ð>ÌvÂòÍcA»ìØf0†Û’àµF¶8nܲJª¦á“›;mžbÌmùäô65¿Y:LVÒð!&T8�f™n7ÃÅÀꛉÕc9†îÓ{nìT5¼%N¬‰ôc¨²zù°ÏXSš•”À ýþýwvLô[Žâѹ±,Ô‰Cs¤Ìû¦c|‹ÅAëm4T¼>þY»Î}Fäùìb‚DgTne‰ÁSQ‚˜#¨ïÏ%ìÙvs~x�<´ª(< ¿>äIÖÐI:)…ßÇ°¬l_Y+o.3埓Â2c·»–/TÛL�½o[LT&݆ۜöòÎ;pf�OAž— fnv^'fœvx)ÇCñc
Îø3Å‘ŸgU"8yò¨Â\DÝí1ÆK8“x|äî@éŽ;ŽÁ¨}èmd™¹G/Ä9>ã4a™<‡Öb_¥
ɶ'Ò;pOtÍ7³ºÙN,`ÄC4S}æí쇌;þO<Ͷ+wÑggkñ¼K�tœa…Êuev‰õ�c›•8ÅRÚÇíYîæ÷·~áƒcµÎþMäÁ–˜¼SSÃèvÛ'¥T4‰ðìa�ÐíÊå ^q’„’0ÏinÙEÉ×q6v™Í¯Ên›n f†G!7G:ï­û¶]«!ºµÙÜ4™øÐcŠf5netVŒ*èCyj�V)ûÖ%”õË&ê»y;Èø6àƒ-²a&!&Hg$]rù@DDcXÎbk¡	%…4ôÍŠ2¦¤ŸV¤IQ>çiõ¥ã÷"ÌÈ_]Õo}J<‡åèßÃÆ9\ê§j©%
§Ä—\D_GN‚¬jðìMóaº]Å}ü}’¯s¬­ç8櫬·OŽ»3<í¸a›‘gz{)&~ï•'ì-ŽSœÌ£Â8ß�³F„¸Þ'¿WLÛY×Ò–#g§ä€Æ¢[jbB7¯ͺn°ÎÏÈâÍìA¾Ù|-Ý–Í�Á
|;’-2mÓ_/£œ‘„c4Å©ìj8fgÏPÍ ›ÖvŒA†¸Oß5
²Ð™Œ÷ñžýŒ¶8Èåœ9>e¨"‚Ö	nT‚ÕŽ‚ž®57i�ÖM-]$�«�¹)«GŠ;bíúò`Ë}«§ÙŸ83,gR³’ÂZdÑU
ày.aë8¾á©—$˜é”Ž%uvœ•�a�öŒvÜñ2¸d™€å7ÚFï”gQ
¥f¼»ï¾þkcáab¦ùFÉαg4Á3qáA1œY‡|3Ùçy9ÎRèÖ·à{ʵ?Ñ«K=ü®Ø\(F7{Åxigm�ý¶ŒS¢‡‡¸³š&}óÑlL'}Q:4QççP®ÝoFðGYÛkÝð—›J„VÌ�)ÎøÏ‚5
äå9Í*˜y©Â�Qç´Öqnñf³r;–«ŒMç=‘Í^È8åø5,ãÈÆy<¹ÑˆðÜ–ÙLÙr��ÞÀGÌOo'ÞÝ™RµW´òæo°?nJF	‡L’g dÌ�ü¹®Ä¿n²Ùâ‹íNÌÍ®NG¼åwÚz�“tŸžH4)¢Uâ!=pƒf—«R<9�†âåj&$Ýnç“¿wÖÌs×;É×qûß~'¶ÄSb‡È_¯42$JÒ�ÏM�[ˆ«�:á¼*ž‡  ”oË7nY¹òSÖ¶{|åöOÞøÎ/U˜‡×Iu#'8íÓ´tëéÏ©õËQQ3¾×.Û3ÖS51£²)û%'(ò’N”�Ùn䃛�ï±(„�ô4qˆ�°ÖŽìÂcvÖÛ!ŠÑ-³†Ç‹gn„‹½�1ºuA.‰o\�":Ä\ÓA͹'@ÚB}$}!Ÿ„!ÓpÁ‡mè8°66y;K2ÍI2	�Í(0Îå¢Ò¤È $ôl[q,¶EF&‹
8¥‘å[…¯	|Þ\9âæ58$;‰Áu-M"
Åm-±907M@`[q°s§cfæÞ	Ú,rËLà�0’^–nÇ9=6̺hš¡@À¥½öZ哬WsrBC-nÛ7íwÃ	²ðì;i&½©5œÖÇ\m.®`9 ÕӔ扈—¢w™Qg-yJ¹íRõ5e$ÊÇ;™9ƨt-Xæų¶Úe¥6-ñ‹3Œ»“SK´bÒ$åJ2ùÛ=c&1˜tñn�âœæšrM¸Êê¯	¶°TÕ�Úa	™BIŠM%¢šÙÒlIª„€ì#Äa°Âd�‘@aÍÞ[[èÀóW=m<Ü6 }æ‡I‚Ûm@C  w‰7ÕЛFL™[20ÉíÈŒ<�Š¹Ö±Ü”ssC¹2C¦·«”s‹…J R•­Z˜YÊŸˆ¥™D'Æ^“J0‡DD<
o¾d|q�|ºx€wC¨$'´àÖOO`Ô¤S$l1Àc$¦Õ�`v·´ƒpÚ1Ààó&"GXñ‘ÅöTæ!2I&Qa×N…G$·Ù	óâ2û’•îè¼ÎüêùÕ˜á\A¼�¡V–À¤Xƒfê ]ÕT:¤µHT�ÄL9‚–ŠT]

Ñ `[€hØñ+C5q\¸,Ž’Á8§,z×m·¬šëmó¶Ä>ñ¤¦xê,­Áňƒ1­¶©ÇJ7|fä}ž#QÛfòÏšT¼EõŠÉ
G\ìûq¶Þ�ºÝ²—QÆúÛ„¾ùUaë/ÓùEà
³q0ñáÈÍ']ÏjÖš�S4[E‚¯à|‡¡“S
A��
ò}Z‰ÚñÍø›zŠøw?1ØÖKÑ¥VÍYÐ"��°íw¡Æ攎ˆg(“@¡ FW[U*Â�Å&á€ÿw�»ÀâϨJúhì,=}¯ô2ä8ht!àœÀC2ÖæÚ+ióC“¾XJŸ¡
®�óûR®vjID�(×rÐÚäXzh.÷“¼fð÷W9l¤0¿vÇéªE0<êHÝÝÕu™øœÝÎc[ÍVï¿·9»Z#Ý<¦e@ÉòÙÊ4àúÑW–´ÍŽԑ¤>õÎSln#JV:ÚÇn\?Pâ db¹…VûCGÖ5ÖM½õ´%j+œîóxx=n0®³!¼ÄtƒA'+|)Ð9Bd¹}8ûd¾6ˆ†SN±¢d£SrŸhîqS.�üDÎUQ}êkYÂ�õ¿×*8~8NFw„ÚËÞ°o‹2.µ¢`xb¸9Õm¬m¶ãT#£�Q“yù·ÆÈ7qò� ½†zä;˜Ç0 @à²la†a[´ðN´Ç€%)ÁÐ8@à8JŠHŠ9pêo0Á"•@8”)h¯D
›÷¡Zp9áî
Äy]c¤ày߬ä%;@슡;
¸æ^¦éOæ™ÝÃÀè§qqîaE°²�ø/�r€žz:lQÑÀ>@@wžPêHù©˜‘5a²ÀÂ@ÜbžaÄwe°¡‚âÈ�"‘ä:¹^
‚rs—Õñ
¢~�û?ÚÚí¶v^tžÃð„.�7ˆEL§"ƒ!�ö˲K»· è�æ‚’-�‚õ¤¿lbV�«È–g³ÂǬÝyjÍ<¶@�›-æÍÐô5(
Ãh¦áž,)ê,Ðx
PÀ„2�"RÕ‰Á¾%ŽX+Ãg0"£ot…ès•SuDØtÄ8Cq(å
ÔÞ”¸N$M—HdFöF•MÖµ¼³J¤…åp…:'^�½02<‘K½ŠcG—žÏcFF
Ðtkv°ä7œ³1;!ÇqÁ$îèæ˜:§‹Œ½tæ¸]-Y6:ì½TÔØ\�202r!¡°ñÈ�Ôcm84Lq±8ŽÄÂ[À™YNÉ•ƒ1Ø�ÐŒ½1ÂÐò;
h`PeIiH…)M ¡‘j<Û.Lm¢+aƒW4o
´âYPèÉŽbǨuDÛ;Ë=?¼®ð$¿ˆÏÕå÷È;(qälWBÓiX,2–Ê£‰J6JŽIjU3#@d¦€‘œ#˜)–pØ$@Rð¦
	Ê!Œ¢j"�‰PÈ
y™ý

,
%
2

ƒÆZ’NaKxáU ÓÆ*�Y7JÒBo‘Gj=Í€,�‘6wMD{d3Y„«Ø‡wwõ„wõ»A¶ap²ˆ;N�ð
¾ËÏý�3‰£ tÉàžfx‰ã=Ó•
`›ÜÀ°NL¦/Áí¿›Jžã¹?5åðûõd¯‹ã¡r/ëÛóšàÆh/J爦"�*Š!þÝ;7‚ª"μ÷¾Á¶°Áêãiª‘ª¤×Ý÷¿)zÚ5
�YîC@õ�ù�Êýu}PÐÿRÆ:LgËØ€|)"Ÿ@¢
ÎÈDžš¯Z|„÷˜Ì�£Åø?!T^É2™‡Á�Χ's’I�}Q¢'xç´è˜²\†‘Üá.[…Õ²PÆrOÓÞ!çœ0�KÃœ„ç”Z±*ÓþêS6¹…ÄuÄXE¡g¢#3C°51ŽÛÚüTAKïT‘ú½•š§"êlÝëcsAýàŠüηø&
í9‚7|…L~¨àƒ_}ÀgP@`VÆÔ1£aÛy~ÎOÜ
GÏ“µ^ÇÙ4–ŸXO�Gx#¤œ˜gÁäw™ç1#L®`šò†“oœC`áhò­nÀÆoJѬ�ð0µ:Ë°DþÃvq‡—v®JÕöF%¡ÏS5ÌúUÖë�ÃA”6’4ü¤ðlj³¶\¾Óq„Ð(Ëǃ/GI°ž•œr¡ëd†ÉãZ–ÑßÄ˦%÷,ÖqÇj^®eN)�§Ð®Ñ0nwÕÀqãtÙgÕpMÔCFþ½úÀ›³‹ÕîCx9M2ÇŽØÐë®!8ΛËV£±ÇnäÏ�ÇèOSÎÃwË–«±
8L·¸Eö-×SÝlµ("³Ê+m€è[Ó¥/Ž'ÂîìØáÓ»u§
HR‰w´ŽA‰ˆ)Ÿx˜òåùZ¬s`?ñ1¾×Þ‚	[b5¸Ÿ|›™hây�8kH`LJÙ1Û¬dÊ)åC]µäÔdf‰ûnÞˆÞÛ
{Ä¢b4C³Ž\oµ×j¿Uì*	ÄêþR‰ênÈüP;Ðü¨¿oaØ)°–Sî£ixH¥)E]íQh�&‹§‘q³˜ó|®ÝöÞª7òâZ–ɶçPôï«ñ#wm"^nVe#W<ÁÛ€~¾iÕÛ¸Æ#kœ¥ÞaÙDºC�éoÙ4Ì¥táLJhDN˜NÜe†ŠÌÂc%£&`²ó'¼§½½Xqâ�ª’¢*b9å„ÍU1Ul[Ây;C7>J¯*’Ä昡}ÎÉoI”ex®èUUb¿"PU[j¨Š*+²HÈKmÇZû‚õ¿y¢â¤ñt2è~vÑ<0¢GÜl7
Øé;Å>“s±O
wø`³óÛ@D¹(‘2²1�•¢€_Ö�ÄQå!…ð�ê�’59&z;�bHœ•>0!MZ”õúCsÀ8ç;ˆ—Ù™�QÙ|{�š�|¿ê[û± ªLÚ›º(ùsN¸è€� ?ЂŸ v@„NÁƒ5¤¬ucþ®¡ãÉî…܈ô%T�ôõÑûÆŒœ‚ƒ38ëó
Ø ¨÷2'³03³ÌS¤"T0ùÌ5ÝÄ‘*%‘
¡§‚½Ø‚G 6»Þ?hÔšê4‰ñx‡/‡ˆ”Q5`x6ÑÚpO‚õ�ÜâòŽž!ó…hÌJW'¬ð1«õçn‚ˆËlX‚2�J2À¡Bćm!Û9šu€S#$ûççÍ–M‹@yDp1NÏp�b!`k)aeBæ¯ÅP‡ÄMÜyÉ51U$ˆAQE*R“A%!E#
”L�D±!Éó°è›Wéö&kµñ¿Fã‚ Û›KŽ”Í7—^|aQ˜F
LÒI)”´Ë
aˆd¦	¿=R	B
³s’ãSICTD	

«%oìÊ1Šˆ$‰*•þW÷k� (T‘Œô=ì�žˆ'oußÑŠ»¼`p'¯ø‹H¿–S-Ƭ}ƒMJ"N ˆQ¶C’HkVÙ)ŒâIR¢mLMØ.r›?¡ù£•ò!ÂD9ú`ú èGXÆ™†”‰XÎ‡ò�
ŸHH´/�òÁA1‡1÷GÙ#%„’wìz˜›œ¥¥Ÿzº˜„µÚwD	ß5Y¦Â‹t3A2	’&2ÌD1löô¦("5DAŒ0¤— @›MO»¡¦?=ñù'‡›Û7‰÷èQOVùQ1x™»D	&@“C¾X*ꊻJ	Dɽâ]3p&ÍÛÑdu”0H$€jšŒ1P˜*!i"ÜÀ%*º"�K̃©QÖMvë›#Û=âzBL�
ÁABwX& cØ%$x@eP:„ J*�oPÍRÉÔm7KÓ"‚(L1$R…àOŸíMDÎZ ?)ÏÖ¡û¥L¢$	%:
ÿBKÔú~‰ihQág³þ�äÄjÀ`�Ÿw§âÐÆ
¸	·¹þÍhüÞ߈Ùù>Tø¢�Êuü¿.¦†Júb’%ÀŒ.}†�ÉIÄoox71è ½îpÙ}Ök09£Çº°j”†”VÃ(%¹a4H�xãw
&žÜ`î+r
CÈŒASSDM`H'iC™È× ¶ŽÏ»½{.Ô�ljÄ…Ч{˜ÎYH`H¥4Áçš>�¿ƒnB!	(Öâ¢fÈÆ&Túà0˜"‹I”-0J„
Ã$B¹|Ä‚d"¢��GR9

ˆPD4!ÍJ?Ÿx¨P¦¤UØ’�ŠÂ&ˆD5)óÚR	-þÂЩ@ÒƘI
Ÿ¡LB¢=�½QyáAa~^¤ëUÁÑ}±Z�©úÐéÏ‘ËQ�æѽ�m¸yÿž�-\ˆú¬@ÉB¥ˆ~F:¨šI_r‡`S‚þݶ¼LöaA2-!”PJÏ¡t$MHH	²e”Åx“0ÒfímÎrG�ÑÒo¤”¥@êŒb¢“¬w°¹#�+9Ípñ'�u>N5K||\Ö>𵆛]DtN¸›a²‹yÍ�5
8P·ËôéÚT2FD3�nN8ßéÌÆͦ„o,ͱ*KÕª%'C±MÑ“$$Î".`i#hèá„iñ†¶YA°
g,UnÛ@æ!/僜L×Qe®´^üCdÞ� Ã-ÔôÜÄ©9®%£|ê[,GZ€ÀW«yBªu;ã~ØÕá4u§ç‹ß„¹ß�]@¢8n8$jÛŒ,lmÔMB8CKVÐ=©]‘‰áÁgèc‘ƒBfÇ.ÒvBÝ l@Ÿ1;îíÑC¨Ôq#·)ÌͶb(ÂÚRâ�—1Q”$=ï!ûSX‰÷§Çœè{Öô
?Z!$õ|Ó²†ØŽÔ±( tÚ¸<Þ¤#³‡VX²¹˜�bfcÉÖØm²�Ô	PwF;™8ï¥Hn!±B$B5+
 eG8Ä‚”ð²ŒBp¤`gæw-ÂÄ„TµEÁ/aÈ(‡NœŽÏ˜^ˆœCäÓ’d†I˜Hë9(¼1,Ý.t3£u¾Ï¶ÎÐÎQ*šn€HvS;õA‡Ì
 b�0kCêPùws•ÚInmûJç;ÌumÚ'‰€áðäÄÖ1L$�$›Nƒ`Ô0ª]kX•]°ü�O8|>õž­ƒ©·ÎnÏÓÔ8’›½»·ãÓTß_·ôÏ„�P!
EL¹4pNyÈp£€„„Q¤¡Lp†:>iàrèÒ‡+¼„ætžÛ®©©¨lÞ�³(pûŠ\ˆ°@§"#kC°©ëô°OhÍ
,‡ù�÷Ö0c²I©a&Ýl„¡ØD*@/™ð¶~éNôWŒiÑûdŸ—°ívÈ'zÏ·lXý³²%}!W~#.ýX¹9|·Qþ{¯ƒáârH/4�þ(�ˆ$ ¡™NƒGëùG¹Â‰‚ÁÖ)ú„ "m¡
9ñÐë\¿†™š‚Ïë™Ê¼¿ìšŒl¹Ý÷õ‹¢A²‹?&òn‰û1¢k˜—í/t-Ün%e×dä9m]·�ï�~7�ú~êʨZ%¾éÒdÅöÜ}걩–%Ã>H˜]LÏô5OdÌD¨bm�˜¢ˆ!#ßLÇ
t0ü0;3:Š=
¼eäÍòD×–;¹q~Yœm¶ÙFUÆv�)—ñ.™#ïÂ#2oÊ:Ós±¨ÝÃ"hû¹<ö`Äg3ËǨu¹J™kGQ]¿Û‡^|µË\wŠ2WdÙ9C•Œvìó5Çi"ñÞ’çÙk„ݨ§‡],R}Ž9ÅÑAJ¦oØ.ÜmißÈ×(s´Éà�àN
]Ó˜O³¾BŸ˜+ùþMÆyi3×>¥.ÅS
B*Œ469Æ(ˆtaØ´ÐÉåÆ&œ§z˜Y¨†Øq™ÄnI,66�–æA¦´ÑŠ	DðÓdd_ÉUYs.
Üv8˜SIi!5É3åyòâ®sJŒ;gz¿èƳ3nçO+¨·<4µœ€ŠNÃßNj7é×›„éX¸ón“@î]É0$”ù+.ÌziÛ
íç2öñ:ò~4»¤2t=„�Ÿ5R¢‡>…„P†l…¡ð3ÏPòOrïìóžjOÛ²S

9&L	îÞocæÌ‚«,B)f=ÆdÆTŸ„øÝ»k`†ó™Ï˯PWYwR§0²=àW¨B	¼ÂxÏ:~“¯­E8 Ðu¸‡zlqÀÐb›Tû¤Å´6¦Ûhÿ"©€–„ ‚çÚ«ã"f:Œ3[-¾ îu·f?wN·¨lDJ4Áb\‚≨4P¾ãDé¥NàbÖúâ-«ï�sÁÜç–F(J’J
�  ªFÑ}÷¼(‚_&9 óæQÓkd4¨C¤Ø„#Ëm°
F\d¬þüÉÀY‰?³™Ó·Û¾ï)LžÙg®mëPÒÍhgÛñÓéN—Ó³nV8XSdW?ËX¡´�“®.*ÄÀKK
�±55Ï}ëx”•ˆ•¢A{¶‚‘:ȲÃv�\+¢d‚{£˜`�AΤ±©uµÄ¬–(Ÿ*êR0R	¢‚EЃ®8†&(aéh
ÁR–TÄ…ICF#‚Å	Q#0\BX²ª"NŠ
ß}穾š	"‰!†ü¯Â/âNæÖ=îÞÀ
=·w[ˆ‡Cîå?±>á”ò~˜ÉýÊï:Àìâ°Îá
MÝ$ÉÕpÁ=· l>úPC-L÷Åv‡¾èƒi³Þ¢€®}‹§Ÿ×*p2U’¨‰A_XöÖߌ—À°�)PLQAñ”& Dªy ö´M	Ó– †iöˆ¨rÞjúÈÒK¢C	BŠœÇ	(Z ?4†¥hR!D)F„D‰•0-ÐÒR¥EB R	J¥ T 4´ÒÒ(Ð¥!BHLˆ4ÕP¨˜MR¨8À�‹™¨L*ĉc¡Š
!†ˆr$pÄÆ
_˜^€{¾ðŠª¤ £’Ä‚!¬Åh0î{€ø{p5òÏ{TxA—×ݱ’njt¤€š–”–ˆXHš(’e¤jŠ
"†%Š˜¢	(haDÚJïÃÙŽyàh‘92H[î…6$ K
±˜EŸ[°Â4^3:úyÐRPñ„´¬Ì ¢;q
$M¢�šÂ	@iSD#C@£ƒëBˆŸ(%U¯�¸¡µ¦°LÒ>”où—»“ÄC¹çM±ÿt§ôày°ÌÍ�yÇtH ·ŠfbcO¿:«ñ2šõ‘!ñ‘��Ù
à„
€?›t*„ŠÈ£{­t›Ãª¶ýuQÍv*£’¥ØÑÇé
õúþ¬ ¦š�~�$¬�”O»“çù˜ú@úKÐ`{ •(¾ì
û™ˆmƒ20U¡Tþ™ˆ ,*Ç5S8ÿ?õi�íÓ�t¯û¢�¼EÏ€ûŒÓô�áõcFAH�S]BøC©C€‰žd¢@éØ�¢«oà}|õpVäèTÆŠ¡JÁ~Ä’˜Á-ÚG
$mB¥¡HYHˆØ‰�¬ñÌ
lF	‚ !È’‰�BÔŒ¶¹—Œœ´�Áð…C4;lÂkëÇ�çáC3£Aˆ
ÌkE€(ªGÊZ²Û-H•¹µ£ZŠ"ÁdZáŠT*
­¥Kb‰,A"™a�¡´FÙ�‰·{·¼f¢R7Rõœâ€óÉïéw³É!'°ÉRVpW"šQH„H�ˆõ¢hÅSQ’˜ÈÄæ$�¥2HÁmÑ Ö8€b2d% rh÷²È"1;O+ì9Ì6çˆr"†µ@:�ÂÉ@?!H_,ù°?	¡¡8ŒÛ™#[\óðѵ8}Gù~ù!}àïPúc¦	$„·Ó‰¦<#AÜ
䤬wŠDÝéŸ�«Æº ¦þ5ØXq¨B¨ô‹¶ÕTà$s³¡*‡ÎÁ¨3�þºÿ€ãÛ(x|å&”¼‘™xž×“`…Îq8�1¨¤S¡»5"�®
TP;øâ¿\(~XèDFï¦P³9ˆ,þ>)â
ƪ²(C§µ7;Ç�	gËÇQðœòĨžÉ¢s¬Y€2kHTªÐ@T�D®˜ïHv÷φp¢¨šà{6hÃ]4;RHÔ°îäå`Ab6œîp…ƒ)Eup vš;™AG@¦×Ð: i¨j†¡ÝòðwVE¡”%À”¤©€`‘‚DfR`€¥PP/[ ÑL•L‘T‘%Q@T’C3!ƒ.ÿ¬Šøýµ=�æ{‹ï†äÝç°<ƒIåÉT“Fþ°ùϘ†(Ø…‡ø\j‚ìÂ%†žá1½ -JÖ�Fœ =ÐÚœÅä³ß„9“öJóÃ�¿”ÌÝnR!))’§”Õ#J´Pê].ìeÖ~5î‹„…T0ì!†Bl0Ƥ4ÁÞS‡{4²Øi0Ü4ë4Õb³&†,Q}WÖì9H)Ñ:æµ­km\í?ÁÍîI?Ês™†3øX7!ÅäØ›#*ÌÂœÌÄÏ?-‚ñ(zCÅ=D¤%¢a|ˆ¨(^@?¸=xqqœƒy—ì«r!Ä)ÓZTÞ+nÙbR–!”Ÿ#´F,ôž»{Þ'¬À8ÊÑàn6tp6Øa/'‰æº|A‘ÕQ‚[„Áõt6s½­:qÔžœszt24„†õ'„¾5è5�ìÁÎç.Ò^ò¯—Åü4PIžf‹^„ÁHl]½¦Ñé¸àw†UuéN¢B#ÆLˆ#�~1hVÔFV´-Ÿù¤Á¬±£%D:V÷<:œ<éJXÝmÖŸ›zM0—&ÉÃ^’÷§mIN…1C=ˆ$o?ä!àÚúHd  &p¦&YI	I5HœÆÐ ‚z»ºÅUâoY‰
H%Œ“0	¦-8d²³%f&RI*¸FI2¡*H2ÁH‚H¸&
 R"Û7åJo€yZf
j˜	ÿb>k¡ÌÇfY´~ì�HÅkÐéÑŒ	°ŒX	N¹}Y üAÿHŸéÑl�ÿkôt}pWñ¢“×*zh¢x2ˆbŒ³È�Ì
"œâ¡ï‰òÇ�:¾ºvN¨ˆŽÝ¾·ŽZÀÜɆ
¨
&è[CÍ—ÔK¹rŠOöÃò‡%¦sÓŒ
Àâ<²éÁ½œ:–2›˜�÷psÖßñ!bžc�J7²îCÊQêð`‚C;냹x‘Ù P$Hè`æC 
F/.‰°À†J:œ’ 8¨PÀ”!4BR† rW±#Ï=? ¸®ç:ŽÛDì¡PÀDYìø§ëÁó|‹Ç·ˆøpàEà°´9æaó¸q°Ã‡¥¡•Ç-œírp˜t”8ø•­5ñ•àð4„ÓÍ>yx"3õôÂw§Bè)¢ ! +”T¨¦‰„�
+SC‚Cïv磼]æÚ—âÓնͯԳ�¼ò‡’LŒ'ý" $ œÝM“­Â°¥›8‰,c‡
&Ë€±
G4
8…í�GáÑÃÙÜݹó:ñkºq£¯ͱGÛóN塪)œ•È(!Z"ƒ3(J!”J§$Âò�JhŠ¢Ì‘2Aˆ…Cì”�JZJPX€µš•%Ô©J˜AˆÀ†ab	�Ò/Ö˜}VöFjÑUB·Î

Û�E�.¶8Š& �Ņ繑õK�þ¢Pû"IS‰Z‡83¤J’/�ÌÉt]ÝÕKÊ¢ùÃmÀ΀¿¡œÇ�;+Å÷ECŒ‡âhG!„bõ@âð‰$Å;E;äad¥TýRPH¨° 
i, Å4A³/è¼O•äH5×K�€v :é¤ôKÆ=�y·¸[´7 ==Ž(D¢Ôæg¸ÀLö`XBŽôÕˆ$]HLSJ¤E
"륅)SD¨àÚRE
�

b¹.טœ“ ¹ßP Ѩ=�:k©rŽˆPz¢SëŸj.Îçh‰OŠXˆü0
hÕ…¸©a1d
`Ÿ¸7O¯a0ÒN./ãÑ­'5GË™¼=
Þu(xaüE%¢˜¶¼’IS'ÅÓ'´Ã5 ¥Q¶Ê9ù^K Äå˜Ö”È\w�:c^- …jT£A»5²£g-´­m×fVÛ›Z�7å°xrëÊÆpŒ1'œí˜Ý0;p:ßê;ôzlù9Ù°Út�ŠÂ(ܺC )Ìótů=5f³š\sºp#BZ­ÆR„2Ã¥tG…CB¢î:¼ð¹¶m%�Q†�û0]£
•9CÙËIy�i­Ÿ	þ—ÆC©ÈôúXTõ$a``âF‘Áœ#Q‰ d
ñEôbéÞ)�x¤Ô<¯…4,ðŒ‘�%%¤qÒ;ÙýìÌQE!´OÃœ
p?†üD!Óx‡ùQ†…kRBŸ	Š˜£ÕIÍd{:¾‹ýwëøÚ¯†dÚ)ùâמÔðè'b¤ÐTÒ t5ý=9dä<û‰AqNð)ª
'ÝuC?	Û‡–…0žÓäÃò‡x(i_L;ÏXþä4-“HU44QM(f`R„JL4Pc¿±”@
Z,k[‚Œ™»
�F¾ÛXÀ„í%(˜
…–ôÌ€B±4%ÑCHá
�)@ŽJd&N@d‰�$IJÒ	„EДä#’D‘a)’©f"äc #@”"P¥ ´¦9ƒ’‘d´PBa
E4¥ĘH«J¡’¸@ä.Bd²ªB°C$"J�pÜNÖ>b"$ÎÀÑØF
*ʬcOö
·û`E¯ã®Aïe¡ˆ)‚ †h”¥‘H ‘šYJ©BD`‘a‘„%I!R(PñQ&*™× Ë ¼Aa:ÆÀO†"ª$ýbòŠ®°¨	ZÅJ*¢ ÖŸgdq1\
(B
Äž‚tðÒÅ#°:ÖV¶
únãtZq«¬.â=Çɤ¢'Œ‰Ä
i
TL÷
€•´Š„6Q5G›ÝõáçÁçxé7ÁíÌCY¥�Ñ	AKhõýrƒÌ3ÂÐ(p°§ò„ÚVµ\•�8gGXOÍ}¼‡'Äy4}XÁ¸X`>¨æ:"!2e^ÊbÕUm
ŸÌç=C®Ho9T`“¶¥geˆñžN[ûù%æq2ºcŒù´}¶y:`)f&¦(a1tää†÷и¿BP<ݦ'žï{;ÙÖpåk�F3Hð8u&Œ@�§�g†úNœ€ŒñŒr�”�¡$ä�ý{2M
Ä�¤Zˆ© ™, ­­Ë1‹¶b�>� h‰CÖzH_F�@óõ'ñhI1
KYU€+h~çhWœ0Ô$„„’RDI!DÑ3U5T$Ô$´DU4Q@U-ËAE	,=pL*…¡`¢h)¢j*™š¦(‘7¯ÙëíÔ7×ÈûÃìÈѦ·ÌÔ×àN‰¬�`à†
¦”Ú{R’pRAƒñ_)/BïÛ2jÅÊÐÝ<¢$œ2Âl{ÍÎ_w±?&åƒÈyÀ•AJÐc—®Û�`dœÃ`ž½nh„¥„ö m�ªmaw„ø�Ü"=r‰%,üÏPt>ˆœm—ì°ø¶zhŸB’”)¥‚‰’	() * Š‰„ˆ†%Z�
‚¡h˜‰)*©
bFª"*™(*J*¢$�¢˜
d’d¤™HJIdeBVVdIV’%
•‚™JF‚"•( ˆ†R)¤iXRHde$R‚‘$…¤a·¢oÓiäysî÷dŠŸì‡ôý>¬þð£»�›!P„Eã`
-	FÒøO¨ø¶ŽÎàõò3àÛõþÌ?íøqüT5k§Cñ7=Œ†VŒ~-zqØÑÑ�ÒŠ0s™7Û»Q® sƒÁ°‡×V0vÆ4ѵ˜À‹IÉräâˆs€;|;qº�äàšÊ,AÀ2Œõ|>'ÌŸ&Ãð¤åúIÿI—
8ÙA9Pœ‰6²Ò[J}¢xFb	õw~?PŠùÏ�ˆr"plÒFè"`;<Á“€€‰ñΈX4aÜ-
Ø¥G@oN˜:߀ҤJ
ºÐ2ï‰ÌïÛÜéêÞl4á•4^¯”Ó¨¬#/Íèt>¯T„ÄÑ�cQ㙩 ÆŠQ¤b%E#/ð0ªL怴u¢­]„IA
­Ñ\È=ŠÃNņ´©ê?Ä3aA2QQúÊšÕ+íÈ\&QP
æ‚èTTÞÅ@)�¼àJ.€¸
'd@ØK&¶€bAM,Œ’Ó8Ø°{µ‡T;*"¸š#VMn¸@_.{á	È,Œ	™	�Dÿ®@�j&Ø”p*‘µá?0Úo:yœÃÐpï©Šˆ& 	!5·~pó?OßäØý$¤%-
Á+ìÔ©‰h蟳³:xùÍ6À9E’ÉcýR�‹(ÖÕ
'§Y&v»¦iX÷Zn({ºëd„¬­$@ÑÓ
kã•=›0ØWWl£lçÇE‹prž$¯_°|ÃPc¼¦ÉA:‹F›\°Ù±·íÙ¿ž÷Çç¿f�â’
	 ˆcøÍ ~JÛMf !ªÔ'øÐ„È Â5²ÓäÁDÊ�rH„¤
zHî
HŸÂOá:‚Þ+ЄÔò	Ü�AHpBõ…ˆª-`™»!wûðÎâ(w
jˆ 
DH½#¬‘æBmC"ÈžYFŽ¶‘“ku
 ÒêÂ(¤Ý–§œ¤3ÂœÄÈ’,	ÇÁ„£†,Eˆ‹;J2f ¦î9Á"’¹¼Ö±ŒòU:¨xž%SlÒ‹ád*P1ä�&ë³kÃ�‹÷ˆ
B¨@¤R†�7
d'‹®s
É2ˆÆÀ  ‚�Ãç:Ö#@ñH™&M0KTÁU)¢0(“Ê8! •ÝX<@¼HS
Ã’»±ç“T¡¨ÿ,sHæΈÔk¿òûpÚèꨶã°×¶¨±R!¹æ3š%@¼5U.«N ±ðý
î>/ßûY€é›ü(:?Nàtâ£× nŽÄìs.H&H-P¬,ÊÁDŸ 6‚ïºf�ö~ˆ5iœ?�Œ¦Fç�V³¹‚#}bQû
R£Ä\å:x؉ö_7†´Ÿì7@ì{÷\ó@¾¼Â¢ùlˆN¬†Å	C™ôcïD ’EÙ Ìû!Ô®¡1€ˆA0j2–š@4$šÒ@¬…d*ƒVË*²4Åia˜k~rSˆDAHœRš§ÁA•ªb‚(¢e˜™††”�‘DåJA$Xœ*laÈJ!
IVÞhÃït„<“ª~i@Ü!3HЇK5�ûÎÝmx;À5d“
iŒ�à
müªÏb¢ØÀsž“Ê;ï'	/þ{eeY^8·<鬖”©Z[”Lm‹KÏ¿º=?�þêÉîv3¸ž,@!JLü`1³…5¬T((´ª™˜µå
P�Á}¨iȃÐì=š‘=äD‘2š”iï P|qø!<¥vØ2þMµy›÷Ý}‹QÏa•k2_‡è¿'§æú}V�n?TÒÐÐÐü0^²¨]LH~yL€ SªW>zP¨?ǾqGB‚¨Ävá«îâ…jÖº»Bx“Š5,OLÏ–€YhPJ,ÉÁû�AüÊ{I³¼—?Sc5"t†>ªgÂ
åϯ7Vq
q¹�‡}‡7Dï²zóÑã§øÝ}d1M¹k¶7s7†rNáŒl8ÅÎ1w9Œcg¸Æ6q‹œbåÆ6·ìcè,bäŬµ˜ÉÉC"#>M˜‰�
>6h Áœ4^ù±¯“qÄ"»/(ó4U¦qù
É€áôDú`Ur(œP8ûSÝ	#ÊÏÊ€?çL•��@ˆ@ ¤þNóЃ‘BÍd Jžþу´Âˆ×¶2I*ÃÏ�„ÎËÊ�zSœ
ñÔ'Ò•3÷‹G…å®1�uÏG4�o™ÈsçÀÒ*©å˜¡å‹KHÉID	¬)pÐK›°$]ª�Ž„ã᳨ó¨ï€o`ÎJ¸iv§Û:~Bd¶'zD{¢~¤*™Høýœì’ PÁ`ëÛ½dÞózFÔ¬"„ŸsM4ë"HœÄÒlæÁÔ$"jò+½]IEêó(éê`*ÙVãÙmVØIá
çÝtmŒà€”ËÖb)+»›,	\lö›ËŒÄ
 ©^‹Ôâs!©ñ|XY<ñ:®¢'û·ÔS¯Èï®ýÌbLÞ$ï¨í¡�·­²îqDÐÜsšÅ�pâë|T¦mˆçm÷Û�Ü„ØÈüñÉ¥,Hí”>ÙÎÔÊ©.xÕ›÷ÇJn¸~-ƒ³Îq�¢8xµn…º5Ö‡ƒ`AÎæ!ÇÌ2glTÊÚ0+µv·Ì<ç‘úêŽ�³\œQÛ¦6êgmœW&¹çi¼Aº:w;/¹S²Ò9ìU
µµ�ìÎañ©Ï!옳$~¶ÁÌÔs#Âw(®âhÞ�SéoM…ÄTŠ›®V�¸éß|Îîì½·dŽÏ²”‡!»LÌç‚ üɨÚZ†‡´N¥b–g…ã.¥bï·j0Û#(Û¦HXž¸Ç\j-1¨ÓJn䘀È®noÝšnO´LÌ%ŒÒFæLKOE%µG—èå  ‰îu÷	ò�Ÿ›Öm=
^×
2"�±$@‚ ßè‰FÂѤW¤O~+‚˜a6—mÉŠ¦6 vàW�a°üÏÅCf’¡DL� zû¸ñ!ïÃ*©j„Ë h¾\–”XTÂ`HDD˜,¤@¤LÌ)ª¥q`1RBpD¥"…qH5ƒ„½Ž¤©H0¾‡Ëâ?:ÕÛÞ0C.1d0+@~_É–ÔFRjReƒJýR`E {`r"÷,
òÈP (:#=JIšuàRÈQPÌ1!ÁDDÊS‘PAF6…kJƒÈQ” J„¸Kˆ%84ÆD`Ɖ¯¹9ÏîŌҤë¿Î:ÆÉב!‹s€¢ê£L€ÒÒK(A†m&´—H],E¥s*£2°_€Þ	¡(Nƒ)MSE�€/ï�&4L8\Z`úk7�TÕ¤ È’9@Í c�ÓB⟓¦Ý¤%ãÚ|šŒ¸§yÞHÓàØ@Ž‰í3ì„Ù–]³[KGÀ�¥OÕ4¥)R
G­kgþÆ(‡tLvÂC
pJÃò[¼€ªŠˆª�ÕÕ“Ì ¦œk%�™ƒª+„Á‰"žmõ
œ°¸Ê¬VKõN$±ìö˜
�Ã�¢1ŠÁñ,ñUU žŠ’0g¬àq˜RRAD"àSZ	B|z¥Þñ\؈ž+gûwí‚ñ‚®3\:N†$¦ÃäêgsmáÆ8ØÄJãÒÉeB¢$ç¹,¹JÆ>ÔÈ3UUQUURŠA19ÌRR¡(IÐŒX™CYUUa81‘ 'ÊÔÌ2Äž¬¢ú«âT”iDñSIö톷UePM3O3…)F±ò1‹aÈ…AÐüaNá6¦““N#y¢Œ«EÌ1‘1ET’D°
ÀA ú	4a°sdÓ(‹8‡ g”˜‰zë‡À�@)ÍøPzçÄ:¶r˜!ဘ§"0æõ¢2¶Š
“½Ž‰Yú¾¦–A(U�MÉ­ñÿòM…†
NY©ZO<}»ÅúYnÊ ”ð_qÃAHÕ<7R]ûšˆz¤”ˆ$¨�p@`N1 SH“DU$#0R
P-B&+4}Žˆ	—ʆHR9+T­E-Ê“d`/Ù&DȃB­%"ñy©Ñ½»„y¯ÊÕ¡ú�IŽUá1#
¼BÓ6'‰á|¤Ê«¼°:dñv« ÚLòÒiu³§íh'u�•ý 1`g“0½ïq;ýu1¥vÐ(Dô	¯|‘&á/À<®ñøè
’¦!¦Iüðd,™2p0”)”"h¢HZ*• ‰”i%…$ˆ"Q@Ö�½ïúlCq¾
˜‘i"P‰X‚‘‘`€’68ƒíÍ0 Ÿ¢‡ –i÷»Ei>Ô¢Tï¿1õ}†
D¤oÞÀ�(C% ±<^‚õ(b¢”Ǫ‘w¨Z’ˆ  ¨B÷t(™ˆªh‚¡(’"‚(�¢‰–†¡h ˆ�šB&b–”¦ª¢ˆ$’%ˆ%Hš¨E„†"¥	T!
€ª(`�Y&h(j˜„¢©"Dª)™–fbŠ¡†
‚‰€ ha‚&F
H|s7Yååbu)CAa™}6:2Ã	Ú‹ñkÉ
°ϧˆ|B&/¬v>ÂY$iØ=4úr4á°3C³ËÈ:ÁÛŸÕŽIÎf&0T´,+?F
i!SŒ¢T�
¢Šæ™éᥳN¢'—yÛ¼C[âò(o–ÓF[V¤±‡€:ëŽü­)9gÐ{54Å¥|„nzÅX)Èó‘$ œ¨|M
þÀ“6Ø|„%ÌE§”Ò‹˜ˆ�T»ÇnNk‚	ÙÞ»O’3À”,"k3µ(óÍ13FM
y·ËÚX’û}ÿ
ôÒ„oúL¨¶—.qË5QTE/U§l‡(œœ#©ÝÎÿ©Í½F »ƒŠB’	*�¤‚H V� ‰�"†š[L6éBXÇW
zë—FdeÂ%–`·€8P~àÔt]udAæv±tP?£@Í„@Á,QHLP“SKM4”I‰&TETU”…)AILHT@4L‘ÕÄÌTMSBÒ±1ß(Ç&$
<à ?Àë$Cî¯Ùäáa~Ÿè¥LÄPõkcᜈf(ˆsÒ´‰¼•@FTOå%»ï\ÂrÝá¸ó-¢ˆTŠR¨	� Ú¿lºàOLNcW…°ú>gAÑ:ÙÝÞz ñôÖ{ÝÛÇÂC5¦	ÈØ…¨òÞ\°õÆàžÄ2IQ$@¥,
üŒN”Ç¿ù[W_×ß;Ó¾hgв*1<´¶ö…DA[a!D9“Y’eâ£)(yÌH¦ƒCÇ"â÷ýTñ:ø4±ê€$Ê Ñ]�¯/9žs�we7%£ÍpƒäeˆÊ[4¶k%ˆoE7<ÞX<^
Â	*F³ƒDO:2=”ÐnÓeQiË4ÕA=áC§Ñ*±<)Rx•ëY7¶ø…„PÇ�š80wŽ™8L’ÞTÁ•šÒ Ê”J…/Yü¿øÆ&êârB
„¦d‹Ã’ÕDRÑÖΛuÆðrLxèsµ¤æ}?žúHcEjQ!©HÕ ƒÆÃ#ȤR„ˆVI´ùÇuÃH�é,Ñ
ÅD‚‚$@¥½ab!à%-„îõ}`–3žýØÎzáÞ^ZqP¡lñº\6н²ÅË)J%*ÍN9Š½e^=1E¡e£Xæž7–;špáÛŒÑW�Ýåäeò5
"Á3Òd8búå�†/–ñ/9zN]K�Ò“»×xã£ç�2/ž	®žGvÁ12oX½ƒH‹}WQñ*(ë^XP>”ES¸0vÿm’~n{ʼnùøhÌÒü—0Éœº•OO9¨Ç3Uæ'œ¦AôòzËp/§tABL¨¦ñ6=/\<.ÿ/ý~ï$rÈÈœ†™8”õ°'ÇÉó«¨@Z9t®üBi6)6&eECn³0RƒBÛJÉeGbÂÃþA1�0€@’Ø»qK.€7€ŠhH«"Ë(ÜGj@Ó�É>>Y>#€ÂŒs�)èsŠž.àH$ÛKI3@4{³î§Xà	ßwSzë¼7Vd×MeVóJeýöAÄ]pzBuºG
$r:›Æ„åô˜DkÃ#!ç›GËñ®jc¬¢²@ô%´D¬Q"2ýnr˜¥1d>ñ¡Á1 M,�&B�d‘imBNa�0µ�ÚA�"S%Àˆqe$èhÖÑO C¼‚Ÿ½
Oî“m!ãì†'OúþPªI‚Pîó놔ÉUÚ¿T•ëz“h”Ä´”A§a=Aö}˜£©TY÷;RA ¯Þ’¦¢Â5BÊ ;wùÊÊ�Ô
D59[(L`�uˆ2áù9‰“j¶§‰¨ˆö'=\«‘±’Š°vk4]žQ¡
ŽÓRÜjvo‰*6ׇ)õÄ/yØ`Bd i ÐfE!ø#n¹Ü×ÛkÃû8ß=ñc¹2³�PiKœåky¸œü¼8s‡ù®tâi4D|ù¹�GcDú/$ÏÃ
Áñ™9”Fž©?:táõ=¹ôoÓe’fq\«>ÑÚ0°pì²P{”TÝÒn”ÎŒáõk›gœW9‡kÇ“…>5M«×ê€Ð’#îý¥LTøýÕ&Þó0‘î¤I´JEõ V>+´5Ž"vFïDÄ+
"wþN�ð¢§G¦Š¶™Gè	i’‚‘Š€B•˜¥JPp®‡÷=^y°TÊŒÀŸÓ{ s³~0H
êþJ¸<Ò*øÌ�'Ó1ä"ùÐ?!:§H)eŸº¢‰èˆ8CЧŸ°±‚næÈÂQZnY…{)O?{
ŸŸ[&:g(¥ÁâÄO†ºÛÅ½å¡ "
˜åÞ݉f/f›�|@Ãï–
G}:d„7 “Œs‚¯¸„bW-ß:iaëß"ûÇhq¹q¹'-?MΖöa�’±XÅ,ßt¦ÜÛ;U/†æý¡Ëô¼óÅdúyÀÁ;%ï0Àj/•É²¦ƒŠ	ÑíQö’š °\¦R¡€ˆ„’�ö’˜,	 Á
†Ð0ù‚½Â'xkà—ª)§±&{ÂЉb9­û4:†5-€eê÷:u¬äéfBõóK•OÕm*¹ºZooP�:�µ†Xþý`O�¶\AÐ!•“(à¤:ªtýo7iy#™ù-+êí!
t„ Ì£(?ÀÃùâ©Q`ßù[H•ù0SÇ2 «^`¿ÃIâDzŠ"
Pib…å8†b(¬D;BQr�xsšÊÍ ¦´×ln‰"ÀâNF.”³ˆµèဠëN4´©,dœ"0lÐ4S)´„°’€)2T†sa%q7¤´¥Ž"‡4ÁJS2‰U]%uRÊÚBX 1Èj¥§˜<Ïô«Óž™"‘ »û~ðŸ0t>?—Æ/B'Ù)èõ�ýÒ§ÄfÛùº ¾¼09’†¾Tüfè
_ÚÍMÛôô/«ô›ú¼’
¤ƒÄ	ÿ�#ä?q3RÐÒJŒ©B‘JÍ	éMTÁDcûô¼A^*òZ¶ÕW;„©”B,ãú5²•BÔµU£~(^Qœ!J¢°2S¸q'³CNIà…L!R Tâ ‰3AêÚºZJrâd&´"0 ’h	&`‚”$Y�	i
&haŒ+,”%,j”úÌ”‘0[ÉbÕvUaL
hj~$ü»Ãá“ǶŸ=¸UÙ�Y
‚R‰†�+Êp�°°šˆF€6õÔ°yžK òêü	¯”ÖL’ÀÏбÐ!{@W:ǘr’qÌ=s¦…âÊ'!;Àwt™»ëBr$‰`Šû/hùÂlª‡ù44Œ$·çû�Š<ƒœ×
‚–Õ¸€þˆ+põ÷ù¡¨j,<õ„5z@¿10†…ÀÀ‡FÉõ^’±°wgR8¢›•Ò4P|úºAUY0†°±¤ôzæ~ïUþFa.D�ÆNù!¸}k¸Q
ùH¸@.aŠø0x í
;�š€=¨©ûö"
¡®üR		{ÀÓñÔEhMÊxú�/š,?gý Ÿ·ÛC&À�¬¸nI“á:D/ºi³oÎf©ä©¨YpED©aÑ"oÜ©mˆhÄéÛËX/õd%G#å6SmuC"$‘VÏ2XÄ;圶!@vú&;Ä¥çz[·¯G<á3æ|w¿È+àìÎì‚B̨YáeG»K²Œgiýh}݇ï	±ë–v>.Èø‘Ÿ6}èoR§iU‚R–"¢CWè}¸œ³œÄy±5ç<0TÅài!ùõ|ßJðg˜,�Xz’þršjˆ°h_†a;yáÉJ^îœ)×ý¯
o¯œÌ’˜Ù/(Qâaà�‡é"�S€ÍA·p®Ù6èªZÌø̨†™Í‰Q& 
ˆ¥‘�°îú	úì•gºœÓÀß·¥ÆN’bì©Q¾¦m‚xˆDW/0ÇD�Ép4‚�XÚ…(²beáƒcª€lè«·b¥à]ÍŸRNÕ;b„>
–v�ÈáŽ%” Y$TNÿ
ŸÒ
«ü¶žˆÁW¸†ÑRV›£›‚«N§	ãÙ
ahÖ1Qä6&Q‰&Ä2E¡ó=”&ó€ÈÒCXH|8e,I™ðÅð¡l-¡`_Cà"<¦wCZä±)(¾\? Ÿ2

ò`¦ŠH´}VœŸž× 1j Æ]¡;ñþÜ£Á3DÊáŸw¿]ôº
=¾ð¯ÑR«ø‰‘>#'�`ì\bC˜ýƒïŸÎ7~>l%Àª¨©É¿²c®0Úø¸ôŒõ¯%‚BHÝAX<í`.¤„N­Fdb(	‰&„~Ä9Îâ9‚‡‘)9hÁ
ù\��kßß
,ÚL­´܈ؓýÍ
�+0njñ&âBÂ锜~Ae?Ë:“'$§æ^gdà‹v¸õF!>%Ææ
BÜã円h Ûi’ܬ1ܵÝšzÃ%;lM¾Z“
'»®9u¾ÐÛ‚?øÈv_TÒµ¢…iF’„
zaï4&Ï,ùˆæ΢|x¢Ÿp'tEÉ«†lk¤§yÞrWxœÞ ˜(øµ üDCJI$0@D!•93("¢uC…X$m±•0†Ñ¢:íKm¶¶ˆ—”Á‡'®rM
Rd
@¨%i$ib‚Šr*d´†åp£0À$ˆhfZiHI‰š $vË�-H”	B$Ã
HÒ¤€Ç.Á¡µ à1|œóf˜° r	˜Ç³‹VÙ3XÓÏ£—(.9¸ÐAÄdéÏ�(‰ÙËáÓ*<	=ð1?zc±=:\H	5 F¨|Ø@oä$|§¦Çv=%m)¨âÆ‚HCe‚=X£Ð¨Š’b“D^ü`Q7­Øì"|¨<ÀÒí¿”6¦à
¹�òðǬ3óÒ,*"ðç„á4Ç	ˆ(.Щx	䦈Ø{i@¡(%& ó_ló ‰ÔPâ{O ÔÝGŠ
$#ìç¾GBœ°8›wá0Í Pg‰Á#æ6n&ÅSPq¦ÌEò„Ÿ?¬gøß®ð5¾;ö»ú¹;¼²Ž�TeÁt’AçÁ™’ÕåW[‹mº–[zBp?~¤YÖˆôèr–¡ÈþŽäŽ8P+1THö“ƒÃ9…Øš"{¤²KÎNóÖ)ʱjQàÚ-ç5.´Ö˜1¨š)¥FÐÿFËÂñÖ³±ÉFíû^/-¼ÐÚiK1ã¦[œÈ²zéÞ
Þlkœ–{û¯Ý÷}À¦©EŸ´YUDÛ©’Ô(Ä&Hp¡¡Ø;Îz•¡®Vænœ@q:÷nÄ0:·�ÅgYc#y�ÍÍ<M ¨åÜ'uè@L‚½ÕØã�]ÂGL�…ñFÖ^ ¡òy<’¦þ¼,!ü<ïÃ`xyRÀ¯VI!$P䟖:FYÀ>ºµ‘ƒ²ßÀYÙÛ	Rq¼ÞE$Ë24”ŒRPU%F{:C­CB'Å€oÅÐd¡oaÃÕ)‘)Ë·
¤fDf´ùÎnk´9=�éÛÉÝ)Ìj"�A¸g;ºp¶ ‹:w†(]9!Ë8†�8n	ÌM=!1&�A)
œ©mé6g²ûw_'?_
êÚ–QòøKÃŒã/À�Ù5MqÎ@
ò¢n…äç‘®9Ëy`Pæør´½ zæئ--(¨ÏB¹:ʼótbÍšÊжݶ–�B²‰æ¡¸ƒŒ9+å�}óÂvô:ú[Aç{Ñ;Ï‚×l—±7I,âXÚòk"‹"LJúÓˆã›v°EÌw	eoDx#£¨kH†áD?"—t*5Ùã¶3>—å…¼1d-�Æ
­KhYƒ(«eQ´3‚ß“Æ{�¤H€8ÊJbØ
PËåàDãb)\¡Öˆ™µ-OÇ_Ø^§Œâ_æÙÑG¶ú£?ù•@L'f¦Ø’=´;<]°ø{S¬0ê•ò‚Œ{‹‰åöõ!�:úœb‘Ò‡‚rVQõÎs�vÆk`ÄõÜaYÕóI>nÈþ¯gƒ‰=/}Ë¥�%¤YPç‡áÝ:�e)¸máÓkB|!úÆp÷å›5ŒÚ1
¶´<�¸8ÜxSÑÎ{¡¾¼¡:°TJF’bA’…i
¥¤„…GBêOŽ@×C�
Ú`‚ڵõf¥­¶ÒÚì]VÂK3Dº"ƒã„Çéú86î3ÙžºÇ}óŠR}4/¥î‘`nÒp~¯{IS‰Þý�:%œ°�çƒL¼·…½gà!ãÆÚvôpdÎÓ2œí7iÎr@@�‰{84F͇Óôb6›>8‚^†T·žv$|
R
öœ é±°î’ˆ$9æ7ÖD*|’xùL+!•
"”£�ðÇã³9ë£ßè`òƒ¬(„ß‘Àon
“‰Ce
áDZªªj·yvÒ€ã­S©­n­·tÕRääæsêC—4Ø…¤}Æt¹2ÉÚ÷Í]~èL'„ão!ð‘)C¦¹¢h€r'9]Ç›
�jö+b´êQR0S
MhP	�±1(#=he`–)j¸J(€ZACãr°éT�ò­lØ´ þàPD‹ú`=$<óÊVËhQV½�­qSí
=©xöл_Þwšvœ­çäÇ¡dòmaœhØE~î1¬eó8K2#l_Ïìt�š®÷ÓâÕ–áÁ‰®©JUÚ˜lnó|R˜ñ.å�{ö¾°ò>ŒÁ¥gµ¦V|éìÞK‹ƒÛÐLr_”¢iàHš�qFöê�˜ta�¤£BRE„6v�uíÐãÈRóîåãe}[Û<$O(Ç÷N¡Cˆ*þL¢_qÊÇð€p~·Ún�hl†ñ(>4…FFkG}ÑPz@¯».9Øô@™Þ|\xù‘³ô“…A›h©sÔh¼T}Ž!〳p‡Ò€v�¼d{%Œc„Ðõ#–`I²p¾ž1j}”ÂDßDàÚÆ6·>­ð‚¨y£€¹É$
¡L1!ôR@õ$X[xûÛ
ɃBš!£3&T,ªéõÆ“ø˜ó:àÈ•Îmh¦‰R†!
Ƀ')d(0â
Q5Ó•ªŠȇF`N¤¨Š«Y`›°”üð¨£~�XuªçÖoÇ9ûf’Û[>×’ä&L{~Ãðå0ÌlÐÎ¥™‘ä9
DÍP„ŒNd@­\­!�Km¸i�,4䇄SfJ©õš�¡RxÚ»qb4Æué@4š6cä0„°‘SLRQM	0ÒBˆÉ
ós6³P)PÐv_T§Â}1]�¢á[(§ûU(ô¤Å¨ÔÁTIÃJ°Sƒ"&øƒòxëf³
ÇZ"T•%u©YÈHhb¡™	2Ì1†	’[ ÈÉÆ’ŠR%™B$•U
'ɨaA	i]t-XÚÆ8´V•‚7ëÐý!ó¤2zpXŒ$¡©=2O²aÍ$:2"d4ä!À|'´:6`/$4²”¬	°ub‡Ÿþþ–¼à™n€÷@x(‡N‘ö¯IÒê·�ÕPÏN
¡­|�Ì7`ûü
rÀ�åä€Æv_õ^;!ßVj2ŽÅÈBª½×Qý¯Ú|Ž&ÍëJP�°ù ¯Ó�CRr=Y>bø?E’C3¸;B?Û@€Ÿ76©h´X&d¥e]ÔS38,=~Wªᤶ �WRƒZš\úx÷äìbiÀc ˜¢Á£Ä'
üK…ÒëMF5Î^Ü�Ü3ô|øAÂ;'‰štž†N! ä[eeeðî4Ùš–†»IÚ}¼½Ñ�V*¡È÷†|+ô±-2¤ªË0
�ÐD3-PĨ”¥JHR	GŒQ"D‚– ˆŠX’…
(ˆB‘hB X‘¥JIa–�%"‚™i(¥Q¤~Q̆° ü‚?mÚ.˨J‡£‘¹pêˆ"|Y6%Ÿˆ#´ZËSdøòðò¢x¨d8ÉÄ9Rìž°&‚¾@ÎÝ·N'Æ�TøM@DRÌ”'œÿv•ùSåæuv´£5Ô8”8Á�$mOÞoþŒY–Œæ2OÄV)Äy±=mùô?B+pñ)�™2dH RxDêM¬ÿ?ÉO×jðõ#«ÑCô½êÃé!ºº•�"Ôû*¥KN%œ:ÝÝÐvÛm¶–ßRi�ÄáJôûSDå•øôÑ_é°9 z—·Rœ`26øY9kXêÔ<ü_Ãç~XO;CÕæJ|â'Άù0%ùŠ&+®%Q‘º°6jÒVˆád!¸– x�
ï
‡“˜!“‹Ø4
(CY–E'§—‹ÙæC´ØÊÑ·=O‘x“ΚÑH–Š—8‡S³¢çNuºI$6Ù5UB@1*Ò

ôùD”±
l£
Â~2²�%´KdŒ¢9jÏó–]	‹JB’’’Œ3�J
ãöÆs¯)Në T�«(lí¤NâÊ<å"@SQ£!Èh%…(f@¡r€ "S#
†”(U+V-HIH	¸1�)[xŽf
ä¹"¸ÈÒ)aˆá¡’	½	�¢“
fÊ’Š…k$ãX(ê‚!$
a*ZVÖœ4�¦Å±£ÉRa!+%`°K
ýÇX8‡grwIc†˜6¡NmËÔ,/2-GO&ÜI“NÍ°öœÝKiÎq5�èg¾nóÍŠ´‰:Iâ÷°ñ�…N
�KØÉ瞣!Öuž^Ù€Ô¶ô `Œ�h’¬’²’m‰uͦÐ.J(ÃÊ<’ÎNKá/"yaÔyÍ,»ŽéÑoe;t;ÊOð󽊥çW…®y0l8.M‹±ÉfaFFP`’—T‚*¥¦„¤R{ ©€e€P¸4'f�Éà»BªHuÄ£ý7YŽeYKÛ3¨<‰m–”ˆ tTÁ"­(eF’Dz!Êrû¹áÑ…„ÆG*ëô�î�"!º“ž¦ÁÄ¡K¬l©T«B¢áUˆQã%!˜O�®cU
¨…Ø4¯ñ@Hfye'TAÂ.°m!ÖÚ;Ñlih%a‰”$Œªv؉Ӏp;Ýúu»Ù¥™‘de@yQÅ[œ¢1»”Ɉ©Tˆ��thU'*áa‘Â0“-'CÜ ÁÉØšbî8H†Ð”O¨„6’hO+HpN´!tŒ�@�È„$ÉCQLQ*
/Šâ¢Ã.’�&AÞU0M,$j M’šPÉPƒ‡NqŠUC2¼6Æ@Üb90¡I��ε‰†‡+‚‚D˜äñ€"MFU0ABÿ$ÿÔ–ã �x†Ì	=Éò?(}˜Ñ}ã%)ÒyüÆím hªËï9Dª’ Üä~ø0†RS…ÌQÓÖ!ú)ª*BŠj$|ñ÷ŽDºœ°à¡�­igö cRÄYkÐiç*ˆ…µç­þ’žþî¾w¯°o0a
Ö•Š_÷&Ú
®ç#¤(¦Ò`ø«‡©ò™¡Û?ŒÂö“² ?i��ᬙÉtôëF¼#5l÷¸Þ׿sÈÑÝ[XÁ%Q$ÕZE¶ž£„3mU…ƒ(,™Êr‡möÉCÈ­)gôÎßjq4ÈRA}x*ü’*Ä��¥u àL„( ¢*!€‚"D 
P
ª
JAˆ ‰€™4¢6ˆûÐ>þžð‹åúþ~¦Rv@�µ)ªb	! ˜ã¸
ÅdHP¡d	Wìî	èšI¸˜ˆ�Å”œ°\¾²DêA
ŒÂH’‘ˆ"AÁOæ-EÉ-°,Q"RÅ@C4’ÃT”æ`R`2áK)E˜A(aa#˜â”,É5%
RHÅ@TÓÌ ”IE
DMÅ
�MQ4¤Ha+„Y
ˆÉC	IDÁ�Š ™1-BJHRÆ`AQЭ´„RÐeˆ	ŠÒ³@!�)*KIˆ‰cbæ³ížÅ“)Ú0ývþÇ ¡ÒP®¾?pÁ2q€’OõʈèÙ2ŠP.—3Â[ÖPy‘.žAƒŽôF¾]~Hûô(ØÒ¬!P»ç´}óßÀj@ÞÊ,³ÒOeI¦ëÑ­_š‘~Â!‰Æ^k¦ÿ™øÄù<-P¤ªÚP„@c‡<ò—¸ŠÞ
ùwws?æý�'Þ§óÙèï%Jžk8E5›fÖ¤É))))))))))))7
9�¨ÿYÿeè@Ðï€ï‘}Ò�Òù“Llÿ' ýÈ‹äÀôhÒqâù‚A"T‰F8n·!x…ïµâ'ú-åK¦ƒÝ‘)[æz£÷IÔD@[
‘Møs/>݇l(i!þE�€¤ÄÆÛÈMlƒ
`†¤ÐÃ�ÞqOTÐÕ'ÈYyŠ!ùô=±/kŠ´Q5ÚÑ„èŒÏ¸ÃÖhù¢¦y6“†)1 uµûá´
/ÃôX^©ÂƒÕÙÒñ<íüzóÓÞ½ºÒy")0ú)O¼‡ä#=Çß)>3ÒgõR'«Õ÷‘Œ Â!.Ä*Ü"ß ì:~* ù:«óÀ”¦J"4‰¸&
‘y#©Bå´7ü½² Š¡¨®¸d}Al‘üäôQò@Øža*Ò‡ŒdL)3*³U*µÑ?O³
h€¥(	‚‚¡"B"†*†ã1–
3,U"ëðÀe
$‹µ×2¨b J@‡¼8DËI0Ož¡)+åÌŠsH'Ïss ùÀQ;¤àm‚xLÈ`‹€‚¥Ñiiªk@g™ü‘G.Àâiõnë˜Þ�FŠ2‚$ª?¦C(“¡)f4Q¼×³�¦Æ¶´%…öÖv+×ÏH�O·À:Ï@i
¡*‡ˆùBñ—¢Z!—ß`(ù=_{Š 6là/
Ä”€C>P®ƒ°�T;U
Ò¯ìò Â$©G²R_º^ýAü�Ê`/:ª ©«ùW톒5'ÝO€Ÿ.ô%ô|ÆF†/vk
_\jE>QOR?®ò•™)€’É0
 nל`ö˜0T
ô^œ;¡*RQ–I½<¾
αø¶ÒEF÷ÀÌïÈw'iQåE – •2ñF1S1A3iì©’ȉ#çûþ³YêÙÄxr<—ˆ*ž�ÑO³—Uì“h�.æ)íýH# è’<@�ÅÑÆÞ Ü_!§©6Q
?]*á Ë¿ëC[ŒÞk^tjßûäY	üx}d/]6<ßàI�9oIǘÆBf….ùØCL'¡êðh‚!!RU±·¸(®o…ß1ÝóáùøÈâ2FV\SÛ΀ñõتvYD¶çXxˆ¨u…ë€-$¬‹&˜ºEœÖ"zJ’')ÅBéT=2`Åây‹á(ƒQ|µ�õbó…'¨ÔÚÈÉZ�­I?N.çMðÎÄȱ%¤©*v’ŸD„XT'{LÐøÙD˜‚¹ŒMˆBG¼Üá’Õ8³øúæ¨fäJ+‚–Â05LRENÞ€hÙòŸÐQVØ	‚ €  ÁŒ2½n�9Â%}GZÁ'ÙãµàðDã8˜âÓ¯	J�ÞVqˆ¥G´=¦l_1ÓµiaáB—èM@ª'TH(n�~(½ªˆŸÇúcŸj÷ÄÄLö`ó÷/ÂNOÍæøx›’OÕ~èÙ
.àÀÆҌųC†AdbÂÁ`XÜ¿ŽÞñ_WLæGÇà!ñÄ¡Ì
JPPУA$‹Hí‰=Ä*a%4eäÿÙ¥¤¢€¢“d˜•Q0s‹‹¤ßž�²ŸÐBð“ãø‹Óë5½æbfFHDI;`,0Lœ:o¤Ý½ö�¾Þz”QDIz$Z!¿óñC
ñùýÜ)òOÉØpi�ÖŠ˜€™øVÙ¸&ç\ˆ2ò„›…¨MK0‰-
ÉÆpIB'K„*	À2>Q„`Ä̇‰SRƒˆXÚÿ?߯Ùî?Ç�ßÅ«£HG¸ÁÅ<¼$;n€d&0•Å釗U<Õ”;ÏD&ݯŒn~EîÐ/iþ��i‰‰�úÕÛ�IÏʉœÆÑ?úHý¬±!K*ÈiF¥¡X5dýãÓ(>#Š1Â$ 1|LQ/0çÜHGfÂpŠšX
Q¡Q	m­jJT@"+"”)(ÁT`)-�£(KÞ-”¶æHEðP9¤nô=)˜€Š€$¤û[¾0>¼‚þ
¾ý§âM=Ûh£ì˜{õ�AäG~�·iÓ¯Á®ŸFtþ£)N$b߃!RŸCû3K9ü”þó€ºõ2²õ…:ÁîeN���L
zÕvÙ¿)ó_¡•æÄO³1B!HM‡¶aa=ñš:aßA¹Žì
Óìâ$'ò¢_áágzÔ¦ÕXPz˜ÜþZsY(ò͹ÊÅΰŽƒ3a„ÒÁ\Ñl¾sçÁ:C¸`÷Ýä”´„
	"m1NA+´Š{”öl;[õ2G9ŽœÈ1F�µu÷|ÏÝ
èNÔ”C	Èè]Rp	£c
1€ŸŸg¦Gi6�%ñ®PÌ”AŠ”‡>{ÄxÁ°wl%þk0õ±QYák%��È ÉúÛƒT$	IGÑäçb]«wü˜�ôùûyèÁÆN¤÷JhjUæ÷Ï|œH"_WЕD¹ðÁu©yñÞHöŸºŸyË©’µƒƒjedɆRJ‰\Èñ:ÖæÕû6טÙÙGj"@ó“�¶»Ic)¡ªAEˆÆ36ÄÂg3æý'×îþ?9Ó¿æ³þhÊjÂ`î!� áôBL�à¬A
‡¡:0ü¨àÉ(©¡ÕD §0mw$=õ¦ÏL‰qØN0t…î@ 0R#À“ˆ‚"avpõ‰ù¹{ÉÄ‹Jñ#�™¹˜9ÐÚá³yÛfÒ2Í„	Àë±�î—ÝÜ”ÁØ“(J ²o:a0no;ÈIÍÛ~�¦hTÐœ¥È€Èc=pq@€¦u£tÕC)i"SÀ8ñÇùXêšôJh`1•1‚2ðM8lkT£z˜’Ò.ÂØS auÑj&Î6“¯›´ô^Éù|ʱc´öŸbò>ÞÁLB ½–nîÚ¢2Âr»¹�9cF“hb/¨†"½R’ŒÕ®­!DŒÙ³‚³0ÿË,FPä
fOvÞc&JCëA„¤,BÕ«
‡!‹åywQYë aÈÅzIÌfrðFÊ=?	aýÅUÈÛ>Ъ²´Èü¥…!‡GÙÁ‰B‚‚|SŸòØÓ¨j6ƒÛ¯QòaÙËßbd�CÏÖbÚiæÔ•)BT++FJäŠjCZĉ¡!
€	+g7 æœU^
G�0:(wb$H0 ˆ\…Á,Ñ°áèNs¼±cí7òÚ9ÌKÇé0ê�
AêÒˆx%$’9èaÒ>©÷Á2z‹òhð—²QjõE:[FM¬¡ï®gп¡j*„Ê3%ˆßˆŠ0ŽðêG“¥>à€èÿ^¦Ì
¶2ä!<8£ ùÂd!bƒt©Рþ€°*ø¼„ÁÃÊ­EIËû¾RD ±F€Ü/­9nsÌC�ò˜*dÒbPУHB`BU	
ÊDSP4ÂK«дŒBR4
A¡AfQ*_y21r

¥PïìÔ‡Öb*ª
 �JçZ.lAS�Øv·GÞÓÉRÐMDWå0'	g�ö'lYy{ý[TvïRyâ�‡£„ef/ôònY¨î�D"„S‰!�"t”°{�L\” b|çÃÑèËÞb»†>}Žþ˜<ήZÚrtƒ’�¾¡èøf"	Z†1ôxl{Ÿ€rÕ�˜yÚî½Ï}RP•#r	Ó´†¾b-hüÁ­½Ä�ÆcëÇ�2‹€]Äi­Ó¡øŠt;¸Ù*+Õ-Š%´Xµ"+ Â,á»Ç³§�‡p‡+Af f¨A·î4=�"¼ÀÈô>s´¢ÌCK
Ð8û‚sXE’жªåö,à�ÁÁ–O;×#/Ðî&àIÐlvþRÐ�K&¿öïçê<Óº|P|`X]�
€,!¹Mûç'°Àå!“\§Ú�]º‹k‘§º.º3¾>�I­UÚ#Ûs”dß—Z̃ýV$BЄŽÖA5ø¤‘®±ãcHÔ†H‘S71¡aVÀ`N4ÊÆÀSòüœJ½Àñð,ƒ†cÂ[3	<¢²J³Ù†Øâ;´O<ð
X¾,̱� LÞç„ûÇé.K»$E¦tÄOˆJ¼“˜¶!²-;ÊÈD9¤�õF"QJ~“R"ð•:7—šwN’ûÖb!içÍ,ð£T–CÌÀO­,OôR`Oýc¨>›4ùðÂ2>I†f¥
A{î"5�Õà=õ9”ü‰Ì-À¹Iê„”¹éð2iÂò-ó™r]cAÂz ©9#2)Ñrˆ3îgœú´DÔ¥‘±zËYðúú
 º'ù�!MEUEú�adýM³÷t¬*~—ø-ÝpêUTA	˜Û9°ã6ácéu³
�|¶Èy]ºéϦùJ9�({AB0d
d:Œn¾6´Ñ4AŒC¡�È‘6�&£‚Œ¢Ã!¢CúQ ]îP¥Ù†s�ÊoÅÃi¹’ žÀ`sGà³hB½ƒÓÑKÂT¥dè‘ Ûi- 
z.ЋaÓ‰g…è
”-á�å 0q€’�6àI¡¥ª–‚[5uP™�lœÕ´±°ŒÉŠ’òƒ!>(Õti8�Dî88á0-“�H)…E!
(F!(R�ìMP*!™µŠÆ)ö°jf�3¦JÄ¥ãÁÏ0–inŠËMœæRT[«q ŠmÅ$3ÁJ´àã”8#7´+ĢƲŸT4RÇÆPæóZnNH°[MKò™“‡ªÞYXr2=%)�Ä!ICJTdu+-«,„ÉJ†9áÙ'¶²I™39¯Ð
Üe¸ŸX\=Ý»Ì{åðh ½@ÛˆeÆŒ`pÖ®PB–²B*Q –¢֌�c+b£â£®¼Ò-(¡¢’
³ 
¤˜Ù�¡RÚJÑéÞûœúÙ8“¤ý†ÿVyñÙ˽£Â5
žpd]|b×IJpŒ
ð?ÀðèP
@웓¬—½Ñœä1èO$Å‚:”â!8�Â{<#`}bγv’òÁÔ”8Õr-¾]÷Üz½Åò¡†…*>rôœ2XzIskÀg²ÉäIÞs�·/XJŽ”‚¸XqY:Qµ9
SšÔ?"WDZ8Ù¼‘ÝVx¨'^*î&´S7¶/U™æ¼N¼GËâðhüa=”ü‘>BwÁq³%a„¢B”Æ4A.d-¥5`û²ð8×Ä{ï�à#nÄäWËXñ%!ÍÏ'N�ÉI°IK$iå)’LôÊNyÒ÷—° Û/'Œ†Ø³âs“Hsz¬±OH^:#VR57¢àI¼7
Tò5Ñ`§SMVð
ÜØì‚šŠ+h22ÆDQQð'ep$Â�[EIPô€fɘ;d8îsþ÷‡_i*T¾\„ëUó7ÐÞ›±˜PPâ·¼œày]º9-g¨¬èY�Ü¿œÉ!­ÐóCB-löCxýMb+´@UÌRæœÅ
8@ù“¶-ÇÊtC©é<Óºd}Xž‡†À“ÜB]9éÊÜÄÈšPLÝÖœ�HŒ/}ó‡
ùs:í+-âsÖ2í‹ 7ÇžvŽôÙNr§�„ÓmF€ !IH©Ôx[ù
ÃÊ
AÊýD"h:Q—�RÞX9Ú`¼Ä(”´ù}žŽIMê€v¢n‹ÅSŽ˜�æ	á#bOy(¥OŽêy LLÞ0	Ùø	J…()
�‰X”Jƒ¸ �¢�}š	#Má(蕉q�~X””}OQ¿áºè“aÒ¨(ÀO/ir6žø%GŸˆš¬ã‚2-àéE#Š	�Ÿ{(ën3ŠZjmA„]Ô¡tÀ�ÚJš“Ž'.ÿd¼ÕÞsšœX¹µ¦x:òš!Ê’êTÔ/.MèµÛ)a ½l]¹Ò)så7:2ëÑ'9Cƒ“ŽhZ”œãH`圔Ç7LnÛlZ(ç&âk¯Fój‡dÝËŒ]VLƒ1­iIZ0”dY
IY1´±n/yÌyý­<ïRžsnT$‡ê«ôé
‚Bš¦$ÐBA	ŒÀ'7Õ/äð‹ƒPdò„øgÞ
‰ÓYè}†JH= �Pñ•‡ç8n“ô =Iq1FuUäŸV‰5é
	
€ˆñ /ìz[$9Ü(¦ãÇ	Ê
1¶ÂÃÔ~
HžÉô Ž�ÑÖqÒWÓ}’¶SáO™_€ÄÙ�þé€I•f(ÆÁHŠêIž�É�%‡ÓñÕE1‘,R 8/G™À=¼§Èpã_fïY¼;ØÁ$&lÛøYéô})QPR‰fFQ¹çˆŽˆ4O~œ5"’YKIÀ¥LTTÂÑ,ÔÒa"Y‰¢5
¹yÁ`CÄ4ô:9Üf$»bþ®"º¿Çpˆ~í,A"‡%x…˜"Ö>;h7|©¨ž º÷Ç!d"Œ>á&†ÿ±h¿V£îT50¤X'ÙÛUAâ¼
Ô!÷€m�äq�Jaq—8ÊùÃò°$Óð,Éé×…‡$#ûãå�
ñ;oX®Ž$¶ÿ’“Ñ>¬§ÙÞú£®dÅ®FLú«8Æ–æg˜öRôoÐh…öhÐ
+—±>9z‘BŠ
¶ä³I°!’#1‘432D†2Sˆ%Äù€Ûë?‘¨CJR@z½«�Ýq9/wa)^Ó(}[vQ­:=ÎãO›„ؘÀÖ–Ë@†”Ò!Óz76Ü�õÀðïÀÍeË›�×Hx)…UtÃ�ôLr�]£ÏŽv>‚À¢ÈPF v|VŠ$!`_²3ÚOËãñ�00¤äLyªz;ºŸèLîî¨þ�E.0çÍtÕ ^*.cX1
D-P@eÏõ5X
'¯B
ðB±‡Óxœ0ƒ‘r”,Ä?²ˆ¡ØE‰2L%JPÐA¨)
IJº”ù§ra%(š€8ÿÝÃûd^’ó}z2“¤‹Ö=rn¢µd�Hþ]b­!®™A¢SR´ˆ¤(Ä�
NBpJB”L‰ÌC@°Å|ƒOyã€`A¡	"�°	ÅJ
ö½$<¶k�f‰Û
®
¼Ô?'�h¾'ОÀ_ÀH»üJúöÏùv&ó%ä ¨ša˜�È{èqR~PL0$U|ÓèÚ‚l<¥웓ó˽ªš¾âS#,0­‰‚†sü•KÄ�å@Ú!µêž¤>ÌLA\T2ýÒ_èH¿qJûNvw§
iÚ^‡$DÑHç|°ì�hRå\Å$`;šxy÷¼¼mNˆÿ�Oø!&Ji¥¦ˆ•ªP 	D¥"bQ©™¦¦¦%ˆT¢& ”ñHȈ*	KS©E|d !ëè~4Oá 4ϧšð‚
((  "‰de¦¡‚!„”(i’BÒr	¤@®¦ªc^¨Ïãþÿ‰öžÎNOË€u‘ÐBHRˆR"2�‰H@?:v³�N9V�#0
ƒ �ëÀ$5$HA"¬€RH³£(¬°˜’�ƒ›U]ÈÒ"v¥ƒœ„Æ”¨A„2\„÷Ó(<‚0•"On½H�™ŽŽÁ­Š7=C”Ch!÷(qŠJPˆ‘€ÈLÀ?^‰0WÖ¯ 1 Tç²Ûð!Èÿ�?áAL$ôN35?v\„>P%>xÕðQó»m©Þ{¡{„) ö*¯­ó}ÇïýYŠ�@>—‚
étÕIΨ]B@nã¸;Ÿå±‰ZW’{!9œŽ¡ür
ÌwOÅ-ûj‰ö1<Œ4WB
 WÖ”ˆ”‰¢2ZG%÷Äv+†„Ó ŠJ¡€’ `’ „AI0'¯R‘]d•åàƒq–Щ‹æ�ÀÉÿy³”8ãU™Hë0Ì•Vg•7+B–Áhhh(ˆ’3(bÓbLDf`’D�
4¬1¬3ŒÌ�(j¿Í£|t ü›e‘0„”fGR"ÈU€˜"û‰H‘c
ÂáZ>¼žàóƒK“–²ä�é/ <☋3	‰‰]Käê€sj$Ü!ôë«'°0qÇËG&UAAœ‰D�4°‹¹T5YéÝ‚žü!íCÔI^Ó!àÅðÕà*vxÊTH†z/Gb>
'Nf.¬j>„	jǵh¸,ÀnkÀ ˆ±Ü0Âò̦’b•ƒe„¨P-œš¥´m—
J˜Ç÷5"׎Å[«¨«iœ‹J[@2\Bý‹ÄÄxŠTÖ˜²ª²Úf¥H%� "`!‘`%UÔá‚ÔJ-
L  f
�¶µkk°¸˜Å…	H­ !ŒÆŒ% 	]¤>
)â
Ø[†@зÝb'„øÁt¢æ`3“�ÓçGû“×–q~Ê•‰ª~"ˆýèïnyD3`[+5�å—�RyŠ�Ñš@7Öž‹rú�}¼Úë…	}¼â2·GÏ*)
Pª¶i�9–I
0Ðr)â™~©Ê:@Íc†ßÚú‹¯­ªÛÚ1äâ{RF˜ÞÆœ�cŽúG3§FÑfgƒ|J¤þ6pÞ¦š¥t·\ÕÍ® àR�`aÓé…<é÷iUu^B)(ÕN¿SÞ„wMÂÒ¡Û
¡Ò¬¿ÏÞ¹–ÍÏð¤ÏÌá½½$“ÿ†eªs~T^§S·¹ÌÖÓ|�ˆÙeøEN—Ä¿X�V˜åƒ;BT_ªïR{Œ3¢èìœd±Ò0T‡Lp—r%f:qµ‡ÞPxJŒrÅàé>#•¹c@Œ…ɤnmÝ/B•�&h;겨Ø	“ŽVøm‰Ü]1œÕN'{z
î]৔D½óäG¿œjŸxó…ÄÆ&m÷Ö!	$$TÂ	�¡Ý‘èÚ¼<�†
;Q‹t&Ëå7í]P;;±B2‰žHg¾ícKqœ¼n¥�JÜL!U£}'†Bh@oéó†þýYæiµÆ¨Ú}„æ!ÓN°Lð̱=½Aza{tÑRzJ«+ÍhnÀgs!8ï.@öþÙ$Fé¨d“	!ݺc2Ò‰Âqý“Lºk¢Cï-½´��ö%1ù,i~N_„ã9È}ð†~ƒê^Ðíò(òÛåí·ÃªÃWc¼Vã)G]Cßh™¥þ2`!¸�öDÂ3©–ës”·³’2 K“	#eÙ*š¯7O~nÀ(¨kTˆFâ`ÁÙô¦òA'ñ›Èn¦ûCBñ—;¢C¬48Ÿ»³w2ª©t�jj@•aຊ�8Õ¸“un.ɧwtÉ„Ä¥‘Çåä9ßži�z…ÊÇ&ä\vP¥mÇœ^±±m]„Kmí.cË�£ŽsóNÜc­ݧQÛh ·¿˜ÉyœHüD.ò(ÐðåC,7¤.k[Àå
Í”4ì&M¥”ÃÃGq›µ/bjh˜”�¸0X¦�à™…WVUà�BB|Ô¬y¼V lKŽûÃlC—(êêÖ/w
k#v@Jšv\÷vnS
è�ˆVœvÿW’µ6‡Ûs$KàŒD¦cÊŸ"qüùv	ЭöÎt[}yTãéÈcÙÀçuíG˜,|TŽš[®'$& …O³9Ø«©A‘S´Rб¡b=û˨À�„ }¹t™šA$UÉI²%–�Høæg'0˜ñŒ³4¾�¨|vê9¸dþGœBÙ6VÁ…UïEíû+½îl²e®·ò‡Æ&*ÒÊqχÀ…uÌbÈëqÂv¬œ×Úz †ñ xr¡pÞNÒOº™ëµ|Tü¾»f+nÔ`H’�û¬W¯Zš3Öuªs3Ûµ¥`Sï—ã»ì�ÛÞöÆvDÔ‰n·eWÀÙJ¶R•Æê 
kL!®]ì[¼·ù-’�îÏ’Þ¶·”l½ñ’}/Ćˌ-‹Ln÷MìÇ‘Ægc×rFÏÓ2�óæxžøXÜœ.{íßÏÛrÜR�[Ä1 ~¡¥‚ö€Xo¸þ^ïƒÚž°IÃ7[m·Äê30Ì„òÅ—ÄÎÞW<íŽRtzoho-™Ì›{Â�ð‘˜k ¶%œÚ0cÒÚ.XMäKÂC¦Ù;˜b"‡#ó#“ňM™#ë¡j˜ÃâI:Ðí69HçDR'Ø�-ÓZJ©áã?à*e¤ß0§~ðÂpê}™ßsq½Ñð·¶Né:Rð_öo6e;²µ‰wLN$tC}yÏÂü¢¿ƒéÞWR±4¡¥A~Q•ÌÙF];öYl9Iê-Š™ÔÒ•-NÅfý\–….ï†Ë½‰#:¨8fH,ÉSóÓœïxø·é”{”±òÏûí(ú²ëàUÀ)?‹Ì³\&4:7«‡Fåz®w5ðhû)Ÿ[1YPw{Nž;Ì%ß^LÜ'•éòôHŸÉâ®AÏlwi2tˆ<�BM¶Ü,¶y]–Iæ(†~?J‘lO2vL7ÍÑë¾%ŠZ¼?íB¶�€Ú†îî››iod9a½6¤ïÄA¦uÂk'Bwg5až/è­¡cFÒ!�F'ÅtfÖýlQ‡Ö�¡ÃG8ÙS!ácÌ@ʇ
0,“† $ 6ûxjLb€>«ØXÅ­1U>ÌqiµÉ¡t5gû½ï2'2½ußµÛÍ^ùçõN&�/#¹„Ó’`Æ`î¨áÝ•»Öï.Ù-”Ûl‚„~Äæ2^c(tçÂæ<Äý&,Ϻëºî®Ë«»»«À�?>ÐÑȦãµú»rÀ¨eUC̃Ìѱvw¹ˆ”4‰�	:Ö†èÙQ5ÓÓÐe2CäʤŒ„‡�,&Rž©@t‚vlìhk«¦$gÄ,6ÀŠ¬â�t63±°`Ò‚„WÓùÒ@=‡€`Æì…Âæ°±m8‚q4¼j�$l’5‘~V\ÛÀÃl¦‹‰IÜŒ6îÁ ÌkWÖ�ˆP‰~󪽼yÛ]›&Ù"ÁÏ¡3W­&„äŽÀŠw~krGØÏ	Ï¡ýë@á¬{ }#^>\sÚAL½ƒþð{T!Â&S°ÜY$’d
 Êd[5JP(óX&TmpN/@^ãîÈnšy
cÅ8!ê†�¥B’„Ý´p{”à‰ÑíPÕ΃NÊQ˜†Ÿ j«�çǾ{×gŽ>E*yÎl(©®ÃüiÝ`Ær"°	Œ0yƒ�z£ØMÀìf‰Óƒ€UQè`‚·È�©tà&ÀêxC™$œFÖQ¤ôè%
+¢dêäLD0 jú%`0Ê(5p4ä|
åÙHj°˜¨€Oa‚x"tÁØœPÇP!#ê�v�ü
	Œý·¶¿Iïoâ'ñz…”4?BƒJ?—`«§öTÜ#DÖ)l€²
ÄCÞ•p19	�ëtG
Pœ{Ã8#­!ƈô�
Ä�Gx=ñL³H`e.… ƒ�$>¢'’jP±‡R–žÊy•Xn?\
u:1`€§kå(˜Ã	„GL(R4ƒ>äçú^òúé;Âòÿ‚Õñga,ºÞ?¿Àùç0*ÃúdÈósá=¦Õ‰CûÔÛî\}¡Õ……Gr+ï€Âíj´ö”ýâpnôçMÏ#ÒÕÅ„Û�¼wëŸc3z
ŠlÕ�N%Ôoþ,æ!Æ>çÆý‘¥„JDOkÂ�¸ŠÏ�q-]™ú(­
¼‚ÿ͘£MÚðx½‡8™’`XÀaé<¤¸ã‹ÁЂÈIÔhc ž“¼{Ó<4øÎsQäed=§»oKëÜ„ž$
2Åg<»ÛETä4är"X+4;¹jÅ`ïƒRÆ$u*H3»ÃÀ!­Eª�`q©Fsœ§O; ohzÒ¢PÚÚ	|"Á£%�b"—!pÙE´ð–fð¾y^“‡…|ÛÐ1©¤âY»,˵fØAÁY'�Ó×C�";LÁaÁqN.R
Â=ŸDÃt}T3Åä€Q§‚ÀòÞSIM¡Øtf!˜G<�°jQ\ÚRªªYÔÛ¤à.3ì6Ÿ�ƒ.8ÁÇ,»GºƒÑ>ô-®ñéO}6l;McŽeLaÕ<ÂH‡€)Œ‘óhiê*ª»å•­šù-ü'ÑÆ““²"	Ð�
� ¤L’
U¨–ÔÅ®#õ-™UƒüPÇâ>o§Ê°}P�,’IÂa!UJdž=¤b’g~
d¡•ÁŽ'AøŸ´?a@M
ý	ú>OFEUˆ`k(<3Õ‚6U/ÓÀmHh}À@”!´$uÇÄÕöô¨sD”;ÎðS²D=O;§RÏ™‚æÌÍZÐŽîg&™ &hRdï4ú\6C�zåo•/eĹ	Wê=Zq�ÅQ‚B@ú3“çÏU„>ZµU-Ièn›¶å*L¶—*“äÆž@›6îšYáF
—Äæv�LÉ?¸&žsÍÊ1|ÅÚß]ÂÍÓ½§Ï(s¦u°iÑϦ¢œ£êžiüŒ7/4°k�i²ÉÐú
tÿä3ä’Î=ìsŸÃÿu°ƒô‘@K|ŸYn( ÷] \ZœÕßæ×€`�ŸóÖr›õ·K´�Û	*÷ã‘Ì	úÆ|`¸WßÅ(ŒDÈ$¾F°Ç‚ò0–¯²™c$aŠtþ½‘T
̹8õzñTK¿¯…‡§�Sg`¹$7Ù�‰ í¥I¼)
Vš•„TÈÔ5žo›‡PŠ¨h\ôÇÝä¿ ‡ ò8•G.®Ñ2ÈQvàå29!“T�QsBÔt�îE$‡¦;sB“‡ÕB’ožE�î—pÓ¯eýRd
ÕD»–+1$ªüð@¥�6Õ6Ô²Ì3èîéogøLJ QïóÑQŽKmý…ç{b‚˜µUUDU¤ÖÓàíýæ„'ç.�Ð6jªªª:{5§³ñØÀƒ 3›³C|ãB„è2:‡¹$3$"‰…®ÁBc†‡S¦fj¡Î˜Ez ÌãÆÜU`ÃØ>˜q�·vָЂ�×WV‹Ü.²}ËD©öK
cÖ !Þ‡uéù4£YL†T¡•˜	0`#˜”‰

	$ÔF�ÒçŒDM˜�‚d„�rºÒ‚ô?Èã±úæ“êú–ùN¼ÖkA–öq
²ÌÅï&J^ÞŽô5©bÓ÷cL;ëI¹<é!=zžŠ!Çœ’1xøt™„!Iãâ/žtO^O-9�9Ãc­Ácœc²hãp»S…Hw»Ã»gÍ°ÀÜ<|-ºHVóáÚåqRO<²O
 23‚&Cä—\ÂL�æzΉBÆH÷È…Þ0`”¥-/±:GIÆAt=òN§Œ/½‰â
ú’åEF&€bB5,48á�Y:têuØí±[7ªA,À¶!@‡Ê	‚ŒÅÁ BÊAÌTЄ L��L”ÆÀÒ<ˆŒTsBŠùnwCb+Á´À: §é@Ú05n˜
«QhUÇĉŽò¬, (î›{ ¸Qó#zctIšÙBÎunC^4ÔöÆ,1lY“äü—IJC*'Ëð䦚ˆ®•µ¥8ï4°1
äÉH‡¿!ïQ{yG—Ë#ì$
ˆ0ª*hbg)¥2Wæœ�@Ô9*™AT¥TPU"P!CJú±Èª)¢ª™¡™vIaÉJyßgâOÑ,zº<,R­) ëä–¦Ž¼Dö«ÛèïÞùÔÖ“oYÄüBEILA*%‰+
m	H•Àm‹¢h ‰ªÓ³Åà�ÎϹ¤PKç(|Z ¼¦]÷ô`áÑkÌ‹âÍ:ùHïUmÙ†+’‰
¾2Ð1öã‰é³¸ˆKà‡Ž½zzRˆÌ̺s—–
R�ÂZhJmΘ†vù„[7Ü‚šùÐ
ÝÜùBHë¹ŸiÀ+¹aóÇØÆ°Â#eæyÂlÑÑ~ëÂ÷Õ9ØÎbaQ,ýúV»Àב‚OÔŠK"AÂ…-‡ˆ²]Š,J=·d¼-±#æ·8C,bÌ]	HJ<%;NDYÅC»`ˆ´q)M"kyN�4	Ã*¨TÃ&dhÍ	e³Àí¨±ä2<úë¤*2•´	üÎÒI 2ÞHa’g	¬ÌZžB°Û蕽²t	KB˜¡brÇzÑ£"–”&Ì¢ˆÄÏ—Bå½›Ðî
ï�	35¡Ô`fC§Q‹
*žÉxI¢ªX™„(mbÜéIµôfmÈp‰$FÒ”Oóbï¥,
Äl¡>Œ†'‰ÀÃ+="4ÂT_”u^ì[ÍÎ^&ÜÛ[!�Xýùû�?]Ð
'84†õ=R­ ð}+îŠmI…‡ÕÀÂxŸX|,í(>±‡¶h}…üâù‹î÷VŽ8«døƒÑ‡S 29l2,£îÃB‡«Äèê	œÃc1~ŒÅ¡ÆÖ$}À
‡3J}x;N?$îÞv¿T‹œhP˯‰P“ôg
ô	™©˜p
Wèmý‘©ÆMMVꆽ‘ñ!'Ö‘?91ûÃöF{¿¸ñ¼,Dá« w¶Û¢Éƶ^måíCQ|ƒþ³Àí8ïOž ‘TAKRúLN@>«Û·
ìs5…ôÃè~Q>OÇópÐ-òd¾±ÀÏi'´“ò̃gê XÚ™Cmü>¢ç{¬ï�m´j†�o†·�ëhÒ•oÉÁ;Ö%2Q–v­ˆiít•õÉBÑ̼õð¢‚v¶ów‡'êÚtÔ9©ÖDî ¤Ú~׬L»bDÉBwyIÝÝ%*Þ*gã'}ìfî0*³;ÔÛœgžqÕ+ B'lUK.–�¾8›†J#0Ib\ÓÊdšÓY#œ@T2j½°KEÁ£$[[*(H/´à‰CD™ €e
cˆ¹ƒ‹ˆBX¶ñÕ�ÐF¬…)¤#
X–’R0ô¹
,³„fF�&P�‡V[͇Â�À5±äêìIJŠ �áKq;êÚg¦’!rÎu³f!p›coâ`+eÃ!ò£…rmªYò
³?EízPÌk}(!ç�èSÉQäð–.)ÔÁåND½ÖO•»´
ÀaS‡z72ÃSnŠÓÜdPo³`Í°'" a'¸ªnÏÌp!&uLeŸx·œoÍ’ø+L¡;iï&Á‚KÈ;¥vªÚ‚ˆEu8¹4é)™”Õ¡\’^뻋ɱ,o�|;<Òt9-0ÉÛ³–k�µÓ˜Ê ±ó1,L½Z	•,:†»Æ$¢�™É`<ÈÃEÆn¥ò‹·¬¾%“±wZ‰y‘sê£fX|°~ÓR›š-m×PÆíRÏŒœÉå}g;[£SçÓ£dÕŒ9RðÒ†ÐÌ[Z"ƒQKrŠfÐøÖ·¸ÙûŠÌXDùž›ëÒµ�ð¡F¢}7ªoàêSÆkÎËË
4ÐgrN†ð7!�”ÚKŽÏÉÎÇ�8;‘0
³r9!¹.@aÜc¤ÀÁ„¦i#fçSß8¡çºnèL˜¡76ã&h�8LÆåìÐW
�íâ’@ŠNÈq€%(ãEQFÄdæ7x³ÒáTÎÉéÛŽ�éyÝc¥
ƒyứ”@›u–X¬>H$LÏݹh3xlUáìŽåÓ¡,¥J‹Â÷Õ¼ðÌÑ«瘺ǷÓ|}¨ååó1¤†~'Æ
dŽcË°a$51‘�ŒK™§BE§—Ì\²¡©Zd§Oˆ3ŒL➢Æ\ÆPì`j‚š� ã°»˜Ú5:ˆå<'‘&‹â²@»(Nm-\;dɸ‡CÙ-‹‹JÉ*;é�q¿#ž@Š¬‰DŽÖÑ�&óšm`¦"4wœaò[V,«‰ÌD—ÞLŽ<"i—§Š§J¸†FÎEn†s“"gd2œÉØ}T�i¶LÓo‘Ÿw¼ï�öÒÑó&ìü,¨|3¾F–ÓÚ!ÞMï
È$‚ÂÈT³¢ahççéßBÔ¹1ebpaqµAã[ÖՑ†Ä/”i0"!Ã]Œ’L.ç
vªÌØáÆÕo3ÌÚÒ”(DFú[)q­ßÁ³ <
a�$‘/[H=1¿~°v5aPzpCZ¬ZWÏ`ÒH…c2ÔßlréÆD,cÆö±’	g©‹‚cßÂQѺ
¥#�¨’©±8©íÙ‰«Ô�aÞù×ç¡o›{t=ñ€žýyÐ4ía"Ù¡V™Œ6ª²XaŸ—h*¶ÎKÍiC泬ږÔ/.J”š–ðæï�‚83ÀÄ5åÂíÃŒ¦LëfñÚµä;Y¯Mg
”Å!|éÝM��Ùö¼1W²
Ú¨�±™FFÏNƲ<Á�Ùåm±ì,�rm˜mNž¹j£ÎP#Xâ؆JsN@gÈÛâÆì¸ûPÐ(y$XÅùP¢8N&¶¨QivpäÓ3Ø1œÐ0Jk2ô¡œŽ•Kjiã�> “QV(·ÚéY
DZà™Q•£áµçËÞÔb%"QÚ¶ªKOj™–Iwé6S`0xÔD¹¬ÅÎȦ7Hy¢k—Ô.øbTì>ØÚ2ø+MQÔ˜Y]°\uFaš�‘¡:00ÓnwDÙ¡0l�líLb–a™bjX¸
s»VË7¬,Í&ÝÖýdÉ`\ íÇ*:ËÕf*Œ×J1‰iì*
Ãå÷!Ÿ· ¦p¡t
‰ÀTå.Ž�¾¶¨é@…
D ©
-5a	Ž ÂJ`@†ˆëÞ;ôÚ`·!¨i cÄæ>žÝc­"Mµ¼×.»¦øîG|.56ß±¬ÕÑ$·rìîÊô:àv8’)Ó�ŒvzOa8@éK°Þ;y–š¤Æ»²´„&7gŽŸÉjæ ü;8ád#R9Š¦i…¦8§aVÛ`ÖÈ]CãÀì^ne—ƒxâ¸3XpÀx È�±=]P>ht@�/¢
uLу
Š7!k
H}Ójyy0¦“4îE	Þvä–Ónp{šÝÛxHs³ôCLË¢€`ÝLL�C¡ÉâOÙÔž½z}Z®+¹M–vñ:ìF­R¦æ k
M]XÆÕv�2BBËRæïÖª%àÁ††
ß°÷¾¦û£GWL‚ÙÄ2^w(à@($L8ÂÆŠU!Ùb€a9¨¿’ñ�ÙK˜QËÆÈ—¨¥Dww—|]J)Pøˆ»õ¼�¬E9*öÙõ» z
’RîT3HÇR×'£í$úIè'|]|ã›v²Üã\ïŽ\Àeú¦‡—¡�N3ŸM!C‡…-l—Ï’h`ÎcYCÉÙ÷>ƒC‘�¤;1@êÐmÞ_Û„: ïB­jØô±$`@9t)Ñ;Õ¦˜ô»nÍŽ3"µC¤
8g6ã
pT[4aÍ™›ù%Ö09ý9íºß+(dnì;C²Þ¶DQjdcW0#Ë›æv'/�L�»�”³§TÌéšÐBÝBJPlq5°hNqÃìKX@âÙ™æH�8¬XŸaÍìã‰c|Ü…	¹&xêmZãqë|CY†-Ð�3$.^P€ÎËŠ²•ÚW©¦��žŽÛ|^Ùáñ2µ3;k3‹»tÿçz“ܸYjE>ùÚmëSÌÍ2ÁÂ
‰Ü^Ë}ˆdŽ·Ú$nû?%´4ªï™«mƒ!9vy#G—s“{ø¿DÚ="Fǃ†�~vàxbªB¥FÐÃí<	(aÒ�@Ô:`ñ‚!È>+b!ÎËÉ 2“±|R
ÇlÙ ‘ئ¹ÇÜ2]j› )PD¤J
ˆ¡9
“ëÊmÚ&Óoqt¡…:G‰Š)"Dh@—OlÙ<;4£AØø¦×bÊEE�@IT2(
F,Dì“&�†BÍñ=šŽü‚ø{âRfrìa€ßA­óPP8áÃ*:Õd
£!Z¶a Íø#@JP4 %ÕÐM˜viíÜ€ngHDRj
�å®Áè_x u)m¢šI(J(È„P¦ÆÕÔ—JZ¦°
 vo¢† €@ÁEÕ™àˆÐÙ�„J4x.*–…Ž£ƒ‘TZ•°mPÇzˆÄÌ'ÏB€(l YÊÓv6ê4r(ºÒ%r 
“aà68­Ž«a‡cœ:&qÃ¾Ý !�ÀÑ’si;xŠŠá1KThèèÙN@°#k„4Cr<â‡')I‡/*,�2¨ÄL©˜‰ÈDP“{ LÌD4H!CH)¶TÐ�¬2’¢JuT3JàÀGLIX•Û ñòsXa�8}®�Š8º!Á
‚„†¿XÐW¤*ƒCCKICD'ß/Ÿáqy‘ÙùÈÀgàƒÔŽ³Ú�ûz 4ÒN;]¦‡Œ…iÃ0~ôˆ¢¥K>"ÙÅ=”½YD?¦È¦\s/½»FrK[KÐ`Mjî^¥¾¡’Ñ÷f9�B=ʾë€sC
ö—·2Pù h‡£Í~£L&к$P„¶�£ßôg¦½Ó†²d¼K+Óãõ §«!ùú ¿É$T"b–"†˜‚ŠA öñÚw³…^af€�‚¨Š(d”J"ˆ¢)JˆbXŠ”
Y€¥Ss
I=Ÿ
":&Aˆf7Ž�ÂTŽX‰Ç¦
CÁ˜TFfJ/¤ðòÞ»Mÿ”ç@€D• ¨ˆA`€ìƒ'»…Æ4bŸO‡3þã,XÉY
ÖV _6ÐAEW’í3`ÒRYˆŽ%IT‚ÜÑ¥;ª‘¢ÆòÖ9�+Á«fkE­×i
Dc:áȉFÍ	
´Z�i9’Ûq»ÂrP¹º3ª'N”¥)
á+4¢TzíHëA8Àãµ2#Ns‡@gƒ�&ঌVÈÇÂqÀd¸S$ÑhÌI¡¦1[J*Á`-€S9¨,�ŠÝ–Ó%°ÅÈâ-Ñ"Zkwbn¶EÉ`Á�ì• ¡!€á"l@—Lá&
38FBbJ4Œe‰m¶ÐSøûºqX±n„1bH”µ„ YºIàp§R@§�Ãïq»w–Äh°Ê‰hQX-?‘9SݽN3yxðT�É%nŒŸ	yaø¨�`Vlò”á:§šR w±�ë¼ó0Ux&å¼*Ÿ	¯}¨õ­KÊtœdC’)1k	B¤$Ö™�®®gT5*”4¨P¾óD=ÀøRòG&�ZÖsœ¢8O«‘$D
/©„1
¤~Ò©‡SŽ·Q©øˆLÁ1õ1{w
ÉÉyI­9úJpéϱ¸aàyL“’rà ²BéëÖ†¢Ôt‚
Ç:êâ‹î˜
¡™»<�{
 âìá€ÃÓ˜0Ú E$÷$œñ¥P-´<ú}Í #~v+KV£!)È‚P+’•³”¶‡1TM�à„FBdü6Fä4@«!É;™öÞÂ
WiÜ»�YÅ8"/#˜‹ÏEbd^r&A2†—t—‰“ø@lRyH]¬^\œkÏ#oO‘�{Èg†r‡%ŒÈoáþ]N¨5§b“©w}…DPü‡Ã
ã|±Ä†È×)‡$€¤Pâ°EçÆÁ´$8$ÚÈ-é2&§�€”! 42+KÁ êH– ÉÍb~¸t Œˆü$q⌅ä„é+¨Ø`D¢Š**EF‘BA9(_’™]´~W|Þ€7þ·ý_òÿ–u#Çk‰É^’ Àˆè
�6¡hÛˆ8¼£È0	“àüAEýè}
&^#À²k7¡F¾gè3C¢-"|ãµý^ØQ®Ì]WÂ/Í«P×	ߥ�¯š›†šI;UNÀ
NÐ[K
µ¤¡){ϧ¹FФ°wéj
y=9üTYdˆ?5œ„WŸÃ°Ç †°�Èž„vGg¼*Ž$B,à~?¸X	îÿápáù�N@à„6×DÆÔB�»kEÓi¡™
2V^]¬°R�2]måç%,€jBÂ÷"¼×åßD‘qûuÁ’	7¯0mè±ñ„Ž7bâ�„Õ‚)bœfÌÓÎ'‰ÏD4
DHÅ$b¶ŽäÀ­šcžJ@>
oêî›
ˆƒÔàt¨vz�ŒL¢
P…%(H´HP³%4”Ä´%R�ADÝvä¿'åÐzÑí�ˆ
HyZS"d¡@Qú’
#C6}�ºyc=w¬¯ñº÷­õ­u¬ìi'žÇ¾Ž½<¹*žïëÓ˜â`S�ÆXw·ÎgwˆiO	l>hNò¥àƒ«?>Ò ©kÍŽ9³šqð·z†t(ÌiÑnÍŠû,œðå)s"Ë™"ŒZ®$¨”ÑM´6*¬.I☆bœ…Ÿ Òƒ†1}7ƒTðòáWÄçŪwTõw—�Y(Wd8ªæ¤É	èm˜Œ²p²÷T4œÛc5ÙhÉ8šØ\$bÌk1ñ
á’ig’rxÝ-ÑÃ
dÇ… þˆ@Ãœ°‘I&¸(Ù(‰Ö:À"A4>T? >Só¾~UUUáÝC×Ú¯›	0Äw\3^`ª[ò
킉À]` Å)ABTô
:ʨҸöê >(£¼Ñ9÷WËØÐWö)Å̽ñ0R¨ 2CœÁß·j…½òb¾^E4ÌÎÁír¬t…±ø}CòÐ_zatdU
%¢Ëö®?=A9”AéÜs’ÀjDjQ
ʬJ“Á°Ô°K›b5.Šzžü?’ýñ==¥¤ú‰ëâŸrÂœ:¾Ôf@B=(Ð﨔Fr,r”?øéÐN1}ýBãê
G#EÏ‡Ér‚6X„§¥Ù´Æþ]æ£ñr,ÑBLÆÿ#°-(ȤÑùd‡~óÐNyÈ&b“
ò}4T>¹SôⲧNDXƒ¹Ž›B*x�†ÐãK¾‹F?«…ÖDDD)2ÆŠ(‘mj²ŸºÊÐFÁ?©†™k!R"–PŸÒÀGÖ—
Å”k-…iEP°))m²æz‚�¨È%ò˜ÒDN¤4d¶ÈUD`ƒ…(¥=aJK&	i8×.Ó@ÔàÐzü–Õœ8øùE`_<à?AtñCÐÁ3P÷×héÅO°öÏŸÖ	öˆ¹+($N©¸qóßÍÀ™‰XuõΉ´w'�ãøÐE!°ª¢rbˆ}G-ß8¢¡å9>Q߆,V×	]c•ç`ͬ;{¥xà
Èî\”!æ3bdF\È!ÐåSˆ½*’¦“tCfdH|G	”A¼ªÚ„õ“+
q“& ñˆªh©)h`bHh*Hˆ*‰b ˆŠ‘¦jR	
ª
�!‰
{„§y†¢BO#`bëÖ`t×|:Ŭ¼bP’AÜ�y{™T‚°@ô�Q{NU¼U}`>Ï þÜq¯ > êƒVBäbQ–[DÖ•à!ÂB†?a˜àA‡·j
dlg�Âô Bb9â$$,©+QŒŸ®sQÏßœöæK~è¥lÁüÓS”¬¡RÛtr­*útSÌ4
@´ÐIP¤	KHD°LÀ”	!‚aN×’$Ã~hÈÜÊCq`}!í!Ov‡õ @!¬cÝ£à›ö@pøD9L&éN	¡Â�0=6ÒQ0AP„Q%|H‹üá´D3z¸ÐŒ:涖Þòÿ
.«ñüêhè‚TAm§ˆZS¦}Èž^ZÀ9’W­4F�¦´3�¸L~ÙKàÔ…8¤�fH%É?càÄ™ÿ=*QÛ �ô˜MèðÏÙƒf&,Œ|Ü:]DF1"‚ÄJÀ,?Ãd¤Bd,ðnaD‹?Ä��óªNÛB ЩâPOð”QÚŒØS´‘¢BæÍÚŒSšŠ¨
÷ÿƒ&‹E5ègšÍ–{5jªp\íô‘ŒbìOçÑFQ»Î÷õõð¹ÿ�ÛøÚƒ# ­K�^N 'ð+/&�ƒ�:PQ—¼ID; ¹É
€‹-‡Al$¾ÞyC‰peä—²À—Ø¡õÊ�	'@$]�‚l‚(˳ILj7þÿþ_ÿŸåܤ—cüÿ5íÿÅæ$u?ô\mŸÿ?£ZöÈ¿îÿñÿ÷ýû¿ÿ_ï·ÑÖ¯¶<~/[�§ä
$ç±D»ý4aü
i{F MbÓöÙ4QT_ª2\*)( ª;Ò{HýYúcçƒbGן�Ç?¼,þ‡Ó­9ÈeUÖ
Y¤ó=ÉÒX$dòcqŸü1B$±;@ÜËáþIýaþoòÄ
AfGöTeY™QVbeð_´‚˜îÇ�GQ÷´hÑ9.´°²4¶Äj,¿ðME˜iÚJb‹ü‰âpå+·0TEp!d°Ûb”²¨æ]$$€?ø†6x`í<�›¼Qä°À„§’zú_¤“õmsóÔ›É2ý™`oášš‘¤j�¶	$ ú£é‡r %¦äE0‘)U9 Hüáü÷׺¿A÷ÂRü^±EDUPSDERÉhªª¢*ªªªªªª­QETUU^€0ƒoäJó•ªJP2
ä|ñS~mÄ`RZ@M"x°è€M`ø‡®©"j®:C©Îi\-­Ä/%Fàt…á‡ÛŠùå�èV
eTHšóæ*Ý�Ï>�·j(„á]EB(ÆI>dæ9J…(î�rÊD�?@�à$`ÿCŸi¡”·T�EèÕ8Š~�S´îM’¡ Ëi`³$¹?‰þØð[Óå(Î%3Ô.”5i*})raA©oš—B¡Œb&�Í0:¶A
ƒiëï.œ%VŒ·Ï|ƒÑ
xb ¦¨jÉ4j!ÌÇ,s,>¦A
nCc ë×ÞüŹÙ!L­j‡i•zE
Ò±ÅóÀ˜?+†Éú;)ëñ<^% !  SÛhc±¿§#+dàŸÐà—xz4M.-©Ä¿??,üOÌp>Áÿ!ñ
t~g5ƒU.©ÿ*ŽÍQÚS…�O1�±Ó
=a²Ê¾Úœäï NgpüÑK0'1Èe|†•Ïž´L€Pj
êÆÛ�ÒðàHÒ¦¥Öšk°¹
ÚÀIÂ�¥k	
P4lŽô&J>´?«ÜctÉ¡¤>bC¢p
T
ó´ßÀâ(eGd‚ ±�åòÛÁRQ:þbQEÚH2A׊ª"¨‰ŠV¨ª"`Š$ª‚ƒŸ�‡àN^b‘J€
!AJ¯}½ {½©T”�ÏËøþ“f&ÑÛý_OyõÀ
š;[zæƒÃx)
ÓÚìņ¿Šßm„êtÊ ñÎïç8›—´´9%$4û™Öý¬Î�ÆÚ‡mMr©©E6í¨à©½N6×)¤bH°�
ɆJ¸FDx¡ÑPáÒÆí-ÒÖ´ší-†’àá.ú2Äâ1…¯ãïq}§Î
‰ðTŸ\r:x›móœ>$‰ÞŠÊÑ$’ÿ¾w³…þa´Û:RÜNêd'—‡$*þŒfŸ6sÚ|>”ƒØù`òV1A9¬T_|ÞŠX)çžs€ ©ÉN¸vÑWnMÍHòa$`2?ÙpÖr³éPaŠj±Ñ.Œ>EŠ±—ÁIÒߊ*n!ЫÈO›l<‚”Ž¶–à›ÒÞ	Ì…áy­’—²¨`R‡iÔS*çÛ{"Óï7¿mœ-4œeKÄ ?}”0ÙàWa)¿Bc~"IªÚ²'J]ÝÄ»¢àp’]‹K’¢°™›"‡v¼.iÌ>Ò
”À`ìãcZŠtï?´ÄñCpÖâgBd¥œ†B	"dCR¡a’5c‚Q!ÂÃÞ©8�`€ŒâqŽ4òòp¯w¤è$
 ˆ}(y‚²IXðbˆyœu­µ
E/ÜDS€@›#Œ!’
âQD©ÎÊ€ÔyõÁ]©䛄 ÆÔèèùw…„ŸÍ$€à»Á>7#Tå¶áûï­Íþ6­-U’0Ńó$¼ãósëÙÐ<,Nñ³™™$뙳;ÄAI1¾ù¾˜©¹
pkÅŽxÂærîâx…܆⢈¢"”黚
Ê)†ž•Ø†…ó0î dA§�¹x$(ê
ÈЊ«ÅÀÙ<Á¨¨ƒÅ{/N
à…Ò;íØmðûQà~§àØ‘!IXAóHèœAXø~ì>ß»(ä(F€ÿ!Èhè„JYaSÌ›¡�
âid#I~Øv·û¹vS6òÃ#’¿v%j¢UNvsã½gœ*‡�TSøy�÷oPÀ"œÁ
:/Yš±7ÒØýz‰V9z¢gʈ¢‰ó/‡3hˆ¦²9$8ß;8J
¡Ú
9
.8ÝàCU4ÆøÔ0 ˆ&L!„bJ0è Œ©V–iKÞý7G–Éí�c©<Æ4(Í�4§(ˆÍhßf­O|G	^X€à–—Ydš3*�£R¢Š8�¬�dà¥N	ß‹Ä2
bEö”S©b&
itEz6¢TøNpS¸.£
òÂKKP>Íd*d°‡©19Nb,t ¡(t`º¹Æ‰�ñ¹¥¤>]ß�ÞJ±±¥hZü[ÃçœõΘţ	Œi¼¥àÁk
–aDJÊ6ÑNx{2r–[âx¾{¦ÍZí"…Qn&<à\ü&d3GÍó�Š0Æ»2P¡ðÌ0s—K@¬"��÷}3¿©ÂÔŒÌr&:6Î%5Ðã›ør5´‘ž>½…0\óRU²ÇU=?Ò‰ñëÔÒpz
%›ÛAfb-c9,V-)AB—*]‚ΊP8†Bʤ4‚‡,‹ĤKÖ\Ž„éŽòj4—IâÊÐT,²‚Â…‡G¶™€Æ
¯8Ãõ|¦,÷T¡ÖܵvQ.íÉížãd—ëÖ¾õt=ÎÊ¡"�"ÎÁ~̃€ƒÐñPóOŽDiïõx¨~âII
R¦¨h	ˆH�‚…–	IŠ˜˜$ (’‰� õ¡
Ç@@7ƒÜ€¶=ÆA@ÞCi‚!ª3@¾QW¥;q@X„^ÚŸ�r(B�4”Ò„]`'I€C±ù€X¥*$i…€`€–ˆ(dŠ"D”Š–…&$ˆ¦ˆI!ž\b˜¡º¶¿O�zÖÿãì”-òã>‘Âx‚Ä¢"%	@€žúpK_-õAÑõùÏ_—æCݲG„:ùáùá"Ãû\Mˆ7
¨É¨¥J2rR—ê‘2‡$ú‰P…€n (ZC%LŠQ”Â2RšC	RŒ€¡2‘\–€¥L…Æ¡…((¡Ê…( rP)(ÂóÂ.£M4†¢ É/¤Öh€Ó*þp3œ…2(	R "!)*&7Q
J$E�"R	£1JMCM
	ÔDKQ,E%4•B”­U	¸ÀZÂlÃH*¨™
Zˆ	aÌJ죨¿—OÅ
ý& 
/þDBaZT¤>çöët?ž?înA1‚‚"™”�&QbQ¥©¤–Q¢Iˆ¢ÜbâOâ?·@xÊ({ò>©ªs1;¿hö˜%
º—ßÍl7+ãGŽÝ�nÌQ”!8@D'ôà‹¨¥ZP`‘ P pBƒƒJõ¨DÐJŠòB<Ô@™¶;p˜D;:ÂáB­��+�*’¿f.:�´|†ä$©YMf$ÏRrBâ¾ß¾’™¡×³þc‡o�ælÄÂµפ䤺f‘rñnÆ¡Þ?ú vškíH#WìûÿîÕÈ cœ÷7òþ¸.¯ÍÿNªªUW/o i‰ÊÁá?Œ|E–¡"Ò(R¡ª$LûBÍ!f‡í	 J =€§ÿ9”Oÿæ(+$Êk(aÌõ V×ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿâbIñJ(‘^»P¤%�)v#ôûk³ãÎcÞŒ”�D=»�Ôëê{ÃËÔ…ËíµÊ'¶¯£éÅônó]î›@ªz�Ъ¤€(sÊݯ�ÎÕˆð�®€]±æÛ»U¦Š×¦=°˜ç[B…}tw_yß;´ûÐÌVP:Ñð>ÇÝ÷ûyï;¹½vßw•÷¯¾ÎUתûÇ}·Ï»G]ë½½ÚîáwÚkï¼Ýïo=ûìùIîñ»{ÒóžØ‹Û7>õ¾ÝäÞûînžû}óÊû;´Œ-˜)¾â‡Ñ«m:{\]¾ú÷mìOE´�™ÞÀmîûÞ{·×y;ì3Û­ç­·¾çpû ÒO®½Åk_.Õ¹×8
.ßl9¤ûº"çÜz“Ï�]±ê{Àè¢ÛÞ÷½££¾½¦p=7Û¡N|o[�æž÷D½Ûí{€>E>Ž¾Ö£O›ND‹e
ìx¥Û“ ö¹Ý[ï¾óÉȶw¾ùô¥ÜÓ�¾îPkÙ>ûr”ú
÷Îtú/°lØ£v[/®€ÞèU
­oYè*/9�¢]ñ>î�l^ë»0>€Â u‘Ðæû»îêß`w°>º»iiÜÝÝÓëÛ£Þ/`øë¹Î¾ëu÷»¡ÍÝö¾ÛÛnæóÙm‰•m#(èÅ4¦|ÎånZ (:»€´:ú}ß*¾w{}óu=b`û¸KëWµŸx 
ÓCï`¼À}ÅÐ
é¾ðw¾kݧ{lá”ÚÆ>¶gN¢Tª}»ŸT=˜¯A_n�­³¾_{=í>µ�·¸úìûw¦Þ¼zû1WËKÕ¶Õóê™õw�Ýï¼û�;¶ëìz÷‰ë+½÷uëíó·9ï½îwon%Ü|ûÓÍCÁ/ƒuã_Eßk¦{²H_{S¾>o¯|‹¹à{ï^Þ÷»\úÕ©óÝw¹õ݆½9¡ôû=¾o_|:tæÔûì|û×ß|nsr—Ø[=4}ôÛ>•Ÿ{”Ofí×}¶Þ1Xû»êŠßg}g¯£oTÖ—±\ûÞûìøÞ€wÝç½¼ç1�M·lž€÷·ºÏ6�¶Ž¾óë¡ô|î
õß>ÑOZ½º½æá§^μfûl7ÚN]ØóÓhF·75h
³å±6Í@+Þæ¸Ù@}¼-{¾Ï{­ÕöëãÝ“*­zûÚ>¾ï¹Ûrr>œï�[Þºõß3®gßw{«ëÔ­íßwǧZopÀ�3+¶øï}â¥ÞSß=“îçÓç×Ë­©Õ¾ì÷ß}!Äú[4^îèÓw}½é÷ßw¯¨G¼m¶{ßz³Z}îãÕ6žÖóÕ›Ý
ﮀû{«>Ûg6ï¯sß^ÙvJ;ïº^O·>ñõä—Økæ6ꛧºúÏz�lËF=hùó�½aët²¬M“î–e›­Öíe¬Ö�­íßvï[»Ù�ÕëSï;¾ûŽú|b½wwUu÷\Õ^}—ÞõÖÆ}£m5bU«lG7Ý�ÞÆ}·³o¾²¾€n5eO­éÑÖ4z½ÞÕ»ÃëËéÙ×Ï·^Û¼zëí§ÕÝß]8–Œ¹dJ/XH]Ý×Aó»ïupÞõž-õÞÊô÷w¾¯»°õ¦}�¦ë_^øÁ6oZ¹7F¼ûæÝïmîu³ë'G¥õ¢ª{Ù«ß.;ÛŸ7v;¦ÛJíÄí<«Ýê;aïJ»o­&±óæ€ÓÕɵ™÷c³5ël{š÷Û¶·×^—7Ë/hî¶ðX÷Ø;¡ç°úÔ˜æyV»ÞÞôíäW’ºï]�vžÞû;ßåzš>}½}|ú׺ÑfÓ�Àîv빜.§³9ìÝ	ìt绹N;Šº¾öݜؽ¬îù— ûÝ.V¾ë¶úÊt.{½íóï:yµçÏnØ¥Ï{ÚÎP÷3m­w}G½Ô—s
:KÕÕÞîíâîç]Örv³U6ºÎ²íÇ|¹½N’•D>öï_|ïžúë¼\Ÿvûï–÷ΤÏ�Ew±¹«3m­�\Îïzæ`ž´é×nçW�ÞË©¡ ·wZVàO¯ ‚ƒÕ÷pWÕö=Ÿkyßv¾Ú&×Ù­ÉÌ>ïpÞÛƒAÝ«]ÔP«²ÖÕ¾æí¸œã½îí±•½Ý^÷rox@×yê¦÷pûï@9G¾YêTÍ»°´Û.´…í {í¼öºjÙ_nwC¯N^žÈÖ1]‡]ÝZ§»Ç„ð¡Þï$yí²ï¸ïy�]fÝs)
ÈØÔ…¯eéïnÞ½hÆŠ½öz«éé桳XÊÚ-µ{eßnøçÏnÝëímâôH¨Þ›–Æ›E¼­¶unî²EŸ_}_>íÞÏ
Ì™Þ÷v wbÜìá¯6nç=ìêuéÝ+ÎõÝ÷½õéö{uéåžûî|úê»:¶Ku¹»ª«]&\m÷R¯sÞ÷s¶]Þïm÷n˜½»²Ã×W½€ÝκÜ[ZFÅê€)¦([Ó
¼ÝÛ2TwYp³5(ÄtÑvÆÛ]|]—»½nÞ÷=Õ¬³V¹ÝHå¶[×Þà=èìå±Ýßvo¾÷¾3§wu™¨Ø^Ý·yÝ®øž÷	n÷}w½Ïž6¥¯]\¶¤ÚÛ}{ÏJíµugvÙ¶¶‡lêŽö»
íǶ6_wU×ÙmñAâ[f�Uµ¢¸æZÕ݆åjš¡fM®µôÞ	
æêãëÑîo¥zfž|Ç£éôiö5Íè-{}}ö‡Í‘gÛQ7�7l³íç–Çsvwš½él>ûïJó»ëÂñp>÷=¼Z�]¨«Œ]¯·_útÓ�(}ì
ê{€ZÔ=^ƒ!éîÝ÷Þ=õõ¸óe­&±{Ýw½âr¹S›·g+¹½îyW®Õ�»­&Ö¬�¼zÝç»…m·k4èš›UeX>ž¶}óxÆ°˜�¼œ­Üvä[»´Ø‡l´»·sîw·­½îß}ååö>瀹Aßoo 'fãï>Ís±€KÝÍ=ºá¯ß-}{p”  
€!‘¡
&‚SôOD2hA�@hÂS@‚�hÑ0A�TýQìôSõ6©ú	¡G¨hh€

4	�‚ÐC 4¦É‚di=L)í&§•O¦ðÒ`ŒTÌÚ¤ý)›Õ1#ѨÑú�õj�¡¨$ÒHB€ h4Ó@˜˜˜Œ™2#SÕ=4Ôö©µO4§¨Újz˜ƒMõ$D @#@š!¤&ÈЙTÿ#ÔõOÔ*誊§úŸ©ê4b4©ùIê~¨=2 zž¡ È"H�! Ð A2
 �2i©èLLCU?©©êy©?D�¤44h
ßýè]’údW-°„þ£üŸ§y±Vki)þ-·ÒÒÑø5
ÿc*87´Lp1eÿSø0Wg
Jù‰$	†f;lÓp„Cì'ý_ÓØ#´ÊãÑöüQ&>²hý?î[¸ãD×ø”6ï‰i�;žùHþÀæ%ºKòíÔóO×µ
Ë­îyNsþ=çNLæ:ÑQ9‹é
?JB‘„RÅ’�H(â0Q¨ŒE}Ò@b**í¨¢Šª„$Píž_£aQB²ãˆ\DTÄDPÝ÷Õ$ ¢˜Cã‚ÿÑŽý­ƒF2Iú’~üÿK1q³ü§é2Z¨¬Þ0‚²äl¢ÄÌX{ZÕ)ýdŒ6c�”DiŒIR~±8¶,!²@Ö–¤ˆ¢ˆ‡#	±ÙB’2Š€H±§ìü3ö}Ÿ%þ¹ùyX¨xˆ†²-Ò‹¹ÄÛªwðøùxÆ&É—r&�b¦ˆ|[•sw(˜l\Dân*\R­año¹‹+žÓ¾ºfoqÃ4àƒßPv‚; "²H‘UÝ
²ŽµP­7¡ó%æí)ß
–•8DÅ¥³:;!»ÆtÚŽœYf�­ÓßPlyp˜[/nÍ3a¢™
C|•æS}eLÖ1Yš)aæ«�Z«YUšÅâÌCª¸zœÌ¥h‹w¡ÛCŒ­Ùœ@bð°êÉxJ1+8Œa(—Á/uQWrñˆ«XŽÅÓ«‡œ=â*V†µ4Ø0ª¼`¢JY]ï«Ã�׸²$HF ›´CÉe`È$$DdR0F@@ ÁE1B%µ	 ��Hzc5HdRFe„IP¨ $¥ób–@‚²2)x Íl$1€$$R÷¡A€¤‚Œ‚e¤	bAa%ATX ‰"Å Œ‘H ABT	H Œˆ�"‡Z©pFîê€Bˆ„ˆDI¡UtÖð±
JÝ„É�ˆÁL‚F4Â]R¨L�ëI)Œ‚‹3s¡“bEP‹TQ5H©p4ˆH'„"
BmhRÙY",
T	1€KJ*$˜@Ý,!•‚@�A5
š´YŒ@‘b+ QQ #"H(4Å@*…#¨‚ ‚–
 ÈÀ�b])¥Ö*im&¤ ÐêDlÔ#H‚D05�bV’€, ¥EDM ‹´Lm4Zè6II-�›ÆP&BP¤Q* +ˆé•@JE°�úâ¥â…(‰¬j(ä"0E‘"‚H¡€W`ÿ)å©_¬¼Ñ`�AZ�Kápc%A�ŒÈ®P�BµO¡¬v¤¾æÅ@Õ†„ºK3ÌÉr†ô†	•GÕÿƒ¦mI sÔ‹²QÛèlÛµ*bRY` e´€ÑÑR¯tWº5Þ90ùIûÊ|ÿÐ}²g`~wÿ=Xpp�ÍÀò-9±

6ªë‚‘¨#_-
pà
RPÄ‚—„­µm°ó58`B¡¡•&˜Uä$°¬Š¤Œt‘£YYd…Q¬µ²Jд¦gžæÞ?ΓIŸcqSËÙšÞ� Œ_oŸ¯±è{¯<—–f.ÖîËšÃBŽ(†UÁ†G¶†	m´v£ŽR–U£PAÍ7hfF…e¤I¡��FZå$Š	š#‰I%Ɔ0P]0µFVEf<ñÄÿ�ÁÓ_kÑüìÒI ärðûÜåýþØó¾cú¬‡û²3lÿ߀rˆKUye¤)�hº-±8c^cc–Úß¾ïòáòìO—��ÔñÍ™ósâ�ÑIå{om9Ÿ(33/•ž+ÿ½!VÐ-{ès&Ær�)ƒhj¥Ô4Zƒ�ò8W¸�1†ÌAÐ'›ÈõU”ójoöK´eäÿüÝNÁ?åÿ[IâýŸñåþõ±J»˜“z)‡üÑ„úGQMSЪ»MÞ£þ^­¬Oþ¿/§ÐÞ:(ùþ„sêƒWâŠc†7µ­zÕ—ì£On^ªÞÂ!¹=ß�ÿ°š@\"B?Ä‘I"�R(@R "H²E$“L“–6S
b`¤R’¤>úIR”$¬$©
À‘|]ÕUW¬éÕüþ-ºnyÓÒ:þwÜPƒQä1BçÚtiJ¦PÌj‚0£SìÁ¡Îð ÐÆQAªÓTAP¡¤¤F–´>ìŒ"%^e•T
5ŽJzù~SH+ÀËpÁBÈÒ`Ò`ÃM"ÄXŠDÄÚ,ˆ&4RÁÕ!SR«b5™aì>öÛb¸«À�
•IZnEJa±
ªÈ«¦\J´‰ÁYFkXˆ€±*P»f4Ãe_ûVÌçJeb”c Ì¥z›5Œ¸°YQˆA
 ±‚nߺê)‘*ÄEi¶z0([‚œàV·ìë‡L„MÕÅs0Xˆå ‹
Ë
V1c(¦Ö‹
`aKmd�-"Ê’³L,Ca´Æ)lEHu¹�[BÕó Y¶®^Ë“¹1€’0
´rb&fX£!d²f8Y9´ØJ5RÈ™2H œPÍ,H0€Æh;®š‘I
YMiÃ)vBm”‚‚Åüì¬Ó ÒÞâì¯á¤~H—|ÄLÃñÇ$þ8Ž"Œ²—ø‚-‡Ñ7xbïœÿ°s¸Òo“�X=Ì
‘ìß9Áf‡àe|.³é§¥×ë»)îXL w](Aêý�Ü)œàÃXHïJ‰!s¦¥æ€x ®r¹rP&q’c‚„0‰JY;“š`›	A؉äq˜uôSÖnòÅÙ"ìj!ª(
l™É
.©u!³6ТÊXT†š¢û7‘Ãè)qE´r.ØP
¦Q¬,K
…lBm‘ØÜd¦[‰†ˆ£"RäÈ%¢W1BàYGƒ‘Æ*	™”ˆbuÇb‘¼Ã0}�Òåëëçš_à€†ÀcU¦Dp:|¶s  &^†Dì†HÊP‡Þ÷î�–9Ei
JÊ}øéU
mB ’@ˆ2A�
dˆP£¥–JR«$
2"@†ô*,
ŠK#RÕc´€˜Ö×0ŠJÔJÈ“®ÊãD¥�¹:¨æ[ƒŽ²*5GlyæTÚ†RÈw`P3C‹$Œ¤"„DŽH²VÜ0Dp¢[Xˆ¶ŒJBߪÇ
¶[~ªS(»N}õŽÌ‚ËøCaÔ¨\¾ýé‚Ü8ò”¶1Á²F�<¥*at̘
WIE49öþXà
Oä˜4|æI"
O¡ÖË>š]Ï·¼RA’D¢Q)LäêTz¼A:b3ò˜gëwÐa„^KŽD_åó<$Ô2qîW¨zjp•*da±W/¿ñg³}²°Dôúo-=ó·4°á.ÖºpãFTV* "�TEDDt{ëÊÂ
IÈJD]ìS)
ÈÜ‹òüY¢aÊÂ1Éê†ãW(µ‰X R…ÑI4˜
25P.°¡áM|S¿�ë˜3HÁ6´×µûŸvb[1íäûyé×:ÄΞˆQ ¬5eq¯¾Îv6Þ3o½Æc
¡� } 7ÏèÚœÚfˆ6i¢X˜Õx7Å¡~ãۜǡ½[ë&—�S…jµÊ㎵u®�þO.µf];`K)$mÂ�›n™¢å˜’�Hb~Zû^ªù Ï—ë¿Ämìôs…¦a¶£¼kä4öÉèR±Pe<4KŸåv†œÕÓÿ;Ø„éÇþå½E“*žo']œÐOžRZŸîÛ«U“•1”`ñËæ§vëh[#âf‰À“§“¬Ê¹8¡‹�ÛÃÌ!vyöØoDÃÿ…­JT4*#•Ñû·YP}Ñ—ª�·“ÒGÐ~í?i7Ý=¼ÎOå`ª+óµïíñ9·×û?ðÿ7?ïéDÏë¨?·A*©Â¿k6X›ßAmÇy"rµ:¬‚hjÝñåm³ë‹£U°hc4<ÕÌÚpÑùÒaÖÔ%¦µ0<˹‰v5†~57?ÓÚ¡rîé'ÒNÛÃéÜ,CÚDC.Önõ0¥5k;™Fô½6æjéÊ6Òªª×&Ʋ:º‘ËdŸ+´rX\y-?…z·ðkóåýö–|‹ïöÃô�þÄ~6q
VÅ´ZQ$@AcÛ/gí„@ É†9•b%ôÒ*ÁT#$¬Š"
ˆ,ˆ¢DV¢dc"‘±…¥`"(#"*«X0Š)(Uý°KI`Ìtª’¦À—`Û	4e+YU
,‹ˆª�Ó+r$˜à‹æÕ„(Uˆ°L2J-(ZY(­CV˜ÁEeHˆíP4IM[ª®ÃcŒ2Î߈I¥ÍÎOi ÃTÙ‘}ó‘ù>z«Ïá›+üÍÞlX@�e„ª¢A‚Š±bªµ"1D$
* ìû¿|LºŽd$9þ³?j°Cj%c6…EX ¢Š,R(¢‹­MƒZ,ÈW/«–ÑNx½ÃÇïöûèÊ«’Äo¨Q>�DaHZ"
�‰,¸ðÖN6*H(¤×�C‚
¤Œƒ	ÈÁTFÄ’CHƒó¦ÃrpOéK•‚2«Ä´D–ß3Ro}]°5 Ý„Pü0Åm¥i@N6‘xÔ›$²"R¤A“a6)f�1F*‹h Ñ?n=¨x^xź‹„©_ËŽ€ÍH¹Íõo¥L|OÒÕv&,7@§ŠÐêДDPXÆ
HˆXI@€ˆˆVÊ¢qs
at’Œ~£^&L4XîLx¢lmŒS%¥e`ÓbVÊ2I`%w÷n²›fÈh-2–*¦‰‚#&HUK�„ÂX‚ #T*)Ž"Ä£¾°>³d/)¡›‘)�`ûe‡ûãAçbš©SQ�8`Œ›[&Âæ`"šMXP®9m@ʦ<„Àm¶î""1dUˆ
³�©Q`£P@Ba­V¶�Í6LbZU›U%Y[2% S�fˆeŠ(ñ†ͬ.ãŒÔ&.ÚeZ­dÁÙZª¶6Ð|_Ûh›¾è›œdÁˆ`2°uae)-%MŒe3é¢a*Hz‹µSa…
­f³ÔÔÐÈ54…L8�Lm¨¢0c&­ÄK\q”KŒb6’Ø% ’�›Rf6¶SÖ’ª"ÑÛ(™XÁ‚0FmDB‹m1ˆ+˜ë*&š”a
Ë-¡—5M«4à"ƒKiuQ0aVáXÂ䘆"V-ƒ3!Ь¢c*²ã%…¤` µ%mjE†M6ÎÍh¼Ih¸dSí<¢ŒgQªØÙÃKu“QħÛj¬AƒˆÄH,ˆDÓH*"–•TVÙ3›y;ÜZÕ¬â,~ÆATõ
³žZ#"„V„‹AF¯{ó!-ñ²LÁ9áÃg?à—,ÍA ÄŠª"¹9‰‚E2O¶…dDAWxÎ@2(¤Ð"KP�º]hÓ4 X
O}Ä•	\–T¶×Cb]ÒŒ'#f˜‚[‚—Šûmè.†mh=QæTŽ¯£|çLü󳡣ÒHs��”…›U™>�ŠÝvï6Ckb�ÝÙ³=»îfôæÇItÊÛ—†fiø=lfe¤cUãø,¦Cm§&A‚ v0*°ê-´àMÎÊmt`u$ÝÄÂÙ�Õ1Q„$$�£) ó˜beÔPBCÂr0î6Ńƒd±Ãّ͘3Z£^y· ÊK7+”D¤˜´ƒ)še`x�NƤ½)º,çµÙ*VEqqµ‡Kµ¨±•Y7IW[á
0]+!QµO°Ý‘bë&m®rµÈ’~íãBM­9ˆ0�}‚»²Š:{¸q8Ç2ÌÿSzÆT.ÐÜÍÍFC y7$ž¡	ù>òz¯ÜÒ�*à=RwÅñÉÓûÛå6¬]âö¼£MÍåýÛ_„)G"±‘‹W,Û×÷?‹™´ÓHîž‚C"ò�y¥îq”öÍ×râ¢
+	
b}T’Ç«Ÿ]g^fmM%ÆÏo†O§�ùœl€¢¯õÒ®!vy¹Îë"Š}Œ0A2ìîíµ¶º[^2††HLM$k:^gtèãÓG»â«×öqóø¾Ì¿¶º�Íðvöç–ã[Jª«"ȲdYdI„™Êƒ»ÄeènçÔˆGŸåûoš¬ÃE)O�Ä/^¦¿{í1Ö°Üê9Þ®œlEX±`«Ž2LVE’,‘UV°…dXE�)ÞwüÙ¶ÓJªWqU* ª×äß\9üÇNšÅ‚¯K^(T†!
ÏæaX8em¡Ç�4Ád,ƒÓßjø~öü»ª¶¿iø¹WÔìN¶`i�$œ*×â¾]ûÕÕ‹,È{¾Í£„ßË›ôçèb5‘”—ûßk®Hï†^Íh{šñþ¯íøþoÉþ/î}[íä8¹ê%ß²`ï.�$„/!a²Šåæ:âJ�íâéÙ/çÕLßY5MðkñM9~�‡Ë¼÷àà¡X å>øàòV;RÔYþOÓ%bó.‘ûÒê˜0&3ý|Gv´Ã¾û·×´»ôÙ�dÌœC¤“sÄ*àŽÈ²™gdÔð~Òìÿ¡þvõ½®NГ$“.þ (Rô:w{M²L–1ìÃ)£-Öž?¹†0“
–m”Ø™[®̹§5c(QSRûk¿žpÛÞ%Î+ëÃdc9½l§›TŇ
þ*Bå—•$�	2‚”Êö¨fJ{_é×âöÊ£;žSˤÙ$}]°],9¾5Ž¨âf�ë8ea¦;ÉJè0뢅EWó9Ô6úÜ;}Ut›brz
±
U'S*Š‰Zw�C‹ßq¬ªáׂ´­J¾i[^aŠnmçÍõ6�fŒ¥�‰�£Êxû
´ÖókF~þGg=ðÝ**W�Š½‹4Û¯ONÏ{l¯Æ÷8Än`ÛRÏ;cÍšj¸ä»ëBž¾6›­vÊ;hÍiÁU‘FU�»O�hh|6fóx£JÚØ«—ì¾wÂs4p÷‰°)D4åaNN²¾»^½ð]­ºçù“¡ŠЪ!.×fìÌ’±¶ÐØc´(Ù–¬cÏ?Ÿ+êÍÍi¹V”féãóùðÝÑ|N-œ²fÒ%•ÖLarˆcXcJšb x3HLØChÁ´E]©àÉ0tÁx˳*E;2w7$dÔ;v݆{ñ¦Ó]ŽÛ#×Ñ82qºÉ‚�7 cÄy4‡ì¶vOûÔ“�>—½UEu‚ËŸ:o�$Uòñ?è×�:ˆWžZ'�£ùÍtO=•GÁ•“‡L.šÌfÀÄ
�ß·g¾#‚¿úÂ�˜ŸOÏBjÎÖkÑëf|*]&™Ù–$>¦ lì¦QTY*Q€‰×™“vcˆ(%Ñk#ö,hß;lcÚ*º0Ï{¯,œ™�W³•N\Ýî­jX¤ÿ£‡"ªP§ÉŽT±2A.ö­î»Ñ6uZàR×||‚r_M]Tå
+¨M冊zXÅcÝ×øÏÞ¿?�Nbï®]
�Š ÕECˆX/ÊgÔêwÛT—”ÛuÅ»{RÆe^¶£šœ¼b}tÂ.C#:ÂkÍPªU2‡r6·=êa“Üæù?Ì\–ªÕgmQ*ÜÒ½Tóñ÷<º%Ê*ب*«
tÕžmµ­å±ÊOàÊ:MaYê‘{2'Iñqh1§³Z,##É,nOMÆ\žÓïéµmo
úxf,ÓÓ ë�|B�‡]àéܳBŠâæs÷]ûm�ˆµEN²—T=ršàä¾]5Šµu¿7žê-7ß(2ùe,#�˧Eli]
�š-ðå8
÷.½*ÎhjU|]6‹Æ}*zy!ÓଦEa҇ƫïESÞ”ý>‚¿|”�Gï@’wôªM‘¡2Mµ´Ä^2–¼=~ûš)ÑHT;m‘ÐÒ¡£™ã†j¥Ø_ÅóSÌ.ÞgPläà)’ˆ¥i/ã2
"œGú�ð�Ùút­ä;¶­ØCìRŠ›o¥Æ¬h%ˆÇ	�^¿Õ½µ6•¼8Ÿ×Ø|Sånq±#íÎGîÚ	Óª´Ü°zìõ_¬Hª"¿g×òOŸñëÝEº­c mp®¸£±�ή¿W÷£é­	mö@u/aÐ5Jb'ŽÉ°·_kŒ Óä©Zž1A¿βܺZtßKô·GÍq\½tš$\—ä;³¢Q€Ëá꜋4¥ì®_
�ÇÍϺÊVÊ«BµÌ£ÕHåÙ(Ǯ˟�•çöóÍú¹HwmpWCM]ewÙ�_~Ò¯*+¦¸½kª ô]À£a•TVùí§½}ÛÍ”½Ñï†\õ]‘ô^‰Zv-ŵfȆp÷³öoÏžçÌ´Ÿ$\ñ–.ƒ·<Ž­•ñþÿƒ$-[bJn=÷Ek {¥oýô^ŠiÝOƒÆâ?è澎+oƒêaË×zü—]·d=ó.éíLO‘¢‡Ž†bQ…¥1i©Jé†3­Î’¯´W!(7¥¤¤³\X´1óDßæù7g­Sª{7{¬˜Ã¥—‡ôÿ&�·p#2§nè'_¹A’†A•áÖ¨;/Æ„¹céõ¹
Ø-^ÿû¾þWÎJËçÌÏßÅ�ÿ!Èo¥y*XüÐЧ߃½TÚGoì�ÆKÞÊ¿£ÜÍ& Z1Mî°UM'°¢§¾{Ê°ª‡¢‘)§Ôï€îœžÈ]Nu9}¾!/�‘D¢#uXqø^_KF¡†ÑUƒùó0a_šCöêdçÀ¸ŠÓˆ¨—lä•þ�üý8öç¤Ô0Á4´¨¬CZóÎÓÝÒÙ%wÓ¯‡:*rÖ!2Íƨ&²¨ç÷ÞÍÉ ©ÛR*‚˜ðk«¯íÔ†‰ØÄtÏ­ž éM£»M½½y
Œ›é6q¹èX7ÓúË¢“Cl<ÃÝ·Î;†ŠLaì]:G×æóYˆ�GS¦žÁ<ã›2’«ý3FÇðîp“;j|¡›ŸÚIÌ¿æÄ,nšW0?ìrÝîº[²xõk{ÀÌÈhamŠwC†µöC­‹ƒ;rr‘}ýùéÞu¹N>Cêå:àÏGsœÜÍš§_µÑ'÷†Ø˜•ü¶—rI	7cÅMϽù¶ë”äöÙXò>¯á\Q'¾àÂýj"Ô6\m ´—´Ê(Á¨ãºÇ1n�{½á·MHöáî%Ùû§b%Ã-J?d:ø^RÊHv!Ÿöʪ¦:w<<Ç
û›p‰)÷ÁOýu×.™�·>Yü‚£\ëp‹˜ò	ðei]ªÃµRÜñÎ&‰ÇÑ=æÞOAt¤p®ÉAmû½o91¶Fã8¹ÈMzì÷G•ãG8vÓ¯/GÝ}ªu$
§«ìb‘]ý[3ÿãqô§��k5þ‹É÷±Îƒ#
ˆ¶s8ð¬J§:ü_¡ÞL�Ü9wýNz¸ÝË�ÕqQòþ~Aâe§ìŸ³ÍcˆQY˜Ò{/2IÏÊÇ9éÖãÞº¡Xâ™~â±ÿòI”�D'£ïΓEP¢©ÝUÃB‡G¿çþyG5©ë,�7í¿íFµQýˆÀ·åCJ…°Û§Š¡¼Iï‡A¼M�:.\»Eë‰í�æ„ë2u¡ýh�?ry^´Ë�Ý/Äk]�Í*	ýçQd'õ}ú¯¼vÿo·ñŽ¢š¦ÜJ†üMŒ&9�îîe_¢¹Ô>·ú`g«WaÇÅÊW^ô‡¯[õø¸e~ 9>ð$	HmšÀð<æ@hH\ÿª@�
ûÀ 27ñ_é.
ìy@ô�=*ˆb(!Ê'ë7”L |ªg¯#€�üêdUòÖƒ&÷\Ý».Éõ>^Ö~Y~»þ©œ´�¶W³<.	ôøv1’c…z·Ñé½ìöDŽMþ¾§U†jħ�MŒ1û–
ƒ—싇¾k'²*¡×E_BŒög2™}.c�÷uOT“'b;Bï|èaÙ +ï›þõƒ{o—ƒ:så£ÆE°Ãx�Žo§™X¸©)Qؘø?{+v·©>6¨Š/èçåETàáÜoQ…æ’%ìFwŶA66
—öï“'+FŽP©lùÍþíô
¢Ø¥ÞÄ-G…ï8Öôp­U[Õén�zýF¯Ù³Q53e‹f˜t$cé’.üJÖÆ£·µ
õ8(DÜÉ™wtAÌü^Ñ¡4òø4œnÞ(ãþ󇾬7uÁù¨ulP½â�Å“q?s	Z¢R»¨C¢Î¯
³ý¹±)¢/ÿ‹yü¢•
~ª›°æ©Ï)¹CâÍ°
R°¬¶ü±QDü
`¨ÌB�©¨Š¨*ˆŠ
H("0›	XV@D%Ž0®R€ŒUTb‡Ña™UPQ@U‹Rˆ»‚+0\@*/á`àk?¥…Hf&H¦ô²"åÆrÕüt¬1*A�3•†2PUŒ€°HŠ¢Š²F#$dQ`°E‰ø¿ÓI$Ä9 ò.Eˆ d´H«³,Oô–šE
2[b;¤£ÅDFbVVÑb)‚‚ª§ªål´§>«¦*‚¨p2ŠD›"5k@RÇÆÔÂÈÅ`(ÄX¯¢Š"H½¿�êý•Pêê(ø¾‚ƒ¸B(ûcZ<žOl”§:”︼+âs¥Â@´û:€Û÷p?¿‘“jŠ¬¾)r¸ÙÞÅo¶4¼gÅÿ„3Æ{[oŸ …R⥽ïýY)†PðWxšÓ125u×c¦ê÷½Îs£û÷4‚ñš+Í¢
Ž·ÆqKG‘CÀ/êˆPÒeýÓôM³ˆ+¸Ùʺ´è‡¸¨ù©¡ñôñ‰Çnfff}­fe¶Ûm¿‹·�¶—ͼ’Iüï¡é|ÞÀ™ì÷–ø‡r‹âââ�ñ½J….㯱8¹Ï“^Vκ.ÚÌê
ˆ5¹ã•b¯±žè±
ã(¦mû¾úó~˜Ò•"Ô.‡q¨¢ªç^?Ÿ¥³*#ót2z,hf’§EA}µ0Ó8q¤Ø´ÈÍ3‹o\š„Zgï½:ñO†œK
n¢'ñ×ÍÊåUà‚rºAë Õâ�sϱY�bÞ\Üáç1~¯ÏçOæ{{¼yˋ╨}wŒ6�nõðÝôRÉBoTGh™YUø“„ ¸r-ÌFYAé\Pàç¼²ýLêÜÁLC»{ßëÁ(_N¨p‰�¾¹Ð`gXºÆG!2w膓PdÍuY«Z¼Ýˆ+«6
3‡ ­†1/ƒ”ÍØýéG–|ô²Ç³ËmfˆÖö²‹Ÿ)	†µ ‘7 †ûìf0
ìשRá½¹í±
œÔ7IÂÐŒ(Oˆîmè#RUX±8IºÖ–ž<ê¶EhìѤ›ƒ7�Me¸È‡äNÉʨß#¦Ãw"Õ£5kÚò5MÁ@è!Ö†NI	äó_ØûNl?×W±®õog¿福‹|6JC´qˆžƒ
�Ê$ÀB$H‰êe
æQG±%Œ£?PÚ1åcµ¹@ ¡&ùáAño±¡ðæ@­q$G„‚¿9ÔXÁ�Èèy
|ÁÔsä"‚Ág£(y,Y˜~£
Àä`Br"Y¹£Ù‹G»Ÿä»7"!r87È9´ËÒwäIh…
À 0
ƒ
Pµ'r"f%YÔbX1p`CÄÇ@fC ”…}Û+ŒŽg‘h!˜aTBWÄvhFíi‡Îc@ðs=(Š´Uêr8¯K©õ1›ñÎ�—ŠèÁÚ¤4 ‚à€‚-ë°nÜ;)
¿ßSÔG•˜‚ŒG1}qÄëG_»G(›oëêéœÂé	 ëî� {z9Ãô›3ƒ;«ÈMñk3Ýè×7+›¤
¶ý™Ô¹ÅŒ'áž“^�d·£694|•;¹I-W«q¾ÿqËhDI ¼j1béWE�ù/MQ†Õ´ˆõøâ¿'šd�çÓ[ßJ±Õ{0®ÅìììéÕûÿ'Wqƈ u0Xì¨y-ÒJ“â®ÍIïµ4Ëg¼3sã!Ežy¸Q/6 $ÈŠ*t%gúdMa¬wC¡êü»3¯õþ1×öCù®»õ„_Éçñ
z~`»'ÔÔZZ
v\M>â
¸¤`Ú“9ë?Gà©®sQ}R@»OÛ-ïgߧolëŒFDØeg+üz|š²:5ú®š™•g0‡«Ñ÷Çeí›ÇÊ­ûssEdº<­rèΦe�™Q`Ä\Û67ÍefÄ1‘†ÿͼ¥÷�{L÷»nûþƒ¥ôÄET7°ËÞº3¨f¥£júí~JäU0ùì}ßêo¨Oú–�Œ�™ä}£6Ñ>ÕŠ±82#^åwñüq–‰˜ôÁ´iõÖ‰æR*€¾÷÷aàIN¨öóØÜ@æ3‡=,I³rZ^¤±ûhQËFºÕÔOoÅ=ƒóû}oáý~Íþ�Sø<¥
h¨¢¾‡Ìªü>îÉòüT|Ø=pºà7~¾¯Áäû<)¿u|×¹=ÆÅ’;[àšˆc"�ðj׎(ÄéLˆ‘EŒËéð‡©®ÞÍú‡Bþ³Õ�øÍÔ/C‘“‰Î
كעtò¤4ô´“Å+!º""-œ˜Tü?”ìókøØÏÀãcò³£:9;¿1äÛÑ3ƒIa[8ܤrfX¬ì>}ê£Ù4øb§×»+
ãÆ”´2†-$Û‡uýÎP0,G\9wo½ËÃñÕuO�ø�:íƒLÔ½
?;EPší
ØJS™�”U]í¿²ú_òù;|�
O6çÅ�g£]ˆOCÜÌE!—®‹I
f¦µñ:‹g¾s¶–…{žÈj¸}îÒòxU:™ó3ãù?£v'
Àë÷�Xw™DÙR
(ª
°2(*1”‰Tõ_DøÃcs'}9$¯žÐ|!ïm�&zº¼®)ÙÁÁpHøš
"«‚ÎMì!ð°92jz¿ßÙø�ãïôqãšw>¦ªË‰B7(ßîùpÿH¡	Pó•u*¿ø[yiâÍwUbq߃«–Vã¿Ž'謉‘†
� �ADqµž8FQ4‘o‹ÆD½åÏ ÖG]e†™\1ôvÝcÓDýÏÅŠãÓ’
Ølᜪ�ô¸ñïJÆ«¦|0úzkïöÑõv
ijAûÐvõØG…¸¨XŠ #¥ÞöQQy ‰ÜÍ/¿Ôú=OÛLȪ|®¨åáOöJLÖx;~oŹç9�˜$ÿåz:h¬:ÐìqÙ‰uÓmfþÇËãTÇe¿Á|1FnzîóSÔ:´ÏšÂwËÒx~÷µaU(Ž<Ê Ù-éPÛTœ}Ÿ½˜á�*_dbƒk"QçÕ^³FAkäûå
[;-PÆ?o/ƒ³ù?5Gï>åÇ0Ý6dÚãií¶°U¨E÷	vpæaý¼ºÃ—3‚ž$þ�3ž"O¨¢�6ÇQ¤c	^ªõÌ==¶C1Cò�¿vž‰Ìû>fÿ_—ä
é¬TdŽônûó$àD “÷€1¤Ú'Œó¶\Õ1FoéçÃ:”

Š-Å¢ŠB\ԯț•¯ �z›ºU@ÙzžGô¸¤Î vm‹/…0”ÑKÖð†%»
Ê*0¤_¡±¢^’¢¦®Æq¬³‰ñ£0àÇ(OPä1¨13¡ânÈ\M©0ò.)èF(ÉÞª‰wåÙ£—:tå^®6$
 8>ðø�!21‰” åª´’'öà‘	¹("Nšõ3Ø~ͽ6‚ì€#Þ�bs%50ëµzr›	ÁÅ›»¥ŸUó�Fu„ô2©½ŽÇ�1}!º�à†´ól-¡Âa,àìgÀmG*oè~#5–]¹	UMqz™¤æÇn¯UN…�D“¼g>7=R†2åI]3bÈ€#YF<û©ÚœÑâ•Y£VðÇkJ¿åÈvúöž8rO–âØÉðëA¡$Ø#ÔGgSæý�PZ~›ípì6P¿/·Ñ!ÿ»æqÓûëÏzð½s<Á¼ë3Àxß•šªìš˜Œ+0„ð�ÀÃÞfùQSÈ@m›0‚ÚMòÞ&=g<ãXŸ¡¿–klM¶1ƒЙuB8ONÇ�Gˆ:`GM‹6„¾Ä`%$I3¥zýåƒ$þïëË,é3VˆàØê䦆ñj-
-¶’U;]w3”ÝÔÔ|neó¯4¤*D8h}åì«hÔ$‡•Ì›*>½Æ�×—Ô:‚;Š¿IÍK5áŸ2¿¡1ל$$‰v-Éê½—7ßßøÍù ÑÙ“;ÖˆŠÉ®Ãk£4ïöߟÀø
[O²x�=h\y½ÃÌko§ æró}�³*xyŽGl,C½UUU&ŽÏ�7?�ÕÑïÒƒmR_�‹qÜ
öI$À!l³?ïèŠzi!ί5ÒÏxÖ2‹¯;¢@QEN@—9‘ yO…h‰Š7äˆ@JŒÚȪÊ|¾Í:ðø——�œõÚ§µ®´¨¤ä�ðP‚¡Œ‡˜ƒÖë&&Z£¾û—.è^ÖǸ ‰øÍ]äÜA¦¸ì÷ZÃÓ§a„)Hr!Ü{)ƒì—ç³â	ÊV°EZ°#ä×%’,Èe«?æñ"ªšZ�Ð.þèƒH]ˆ�£ÉhûÙJ�›�ÿ…ûà†¼ó/j´
"É!c‘[ƒC¬2Ü¡Ú¡}¿uö�x¤Ñ£÷À«îÛšîÞ°éáݼ¹h×ðÀ)’wÁø«ùå�§ä"AΉ¥œo‹J�+º�”àr4Ú»sƒÿ£!>I¹¼;[œýOR°ÚÓ¡JC QÌz#†D9sÙ^‚'•ÄÁ‘2…ƒÕã†BhÿJrÒXËÇŸŸµ„Š’_§£ƒ„–¿JŸõRÕÆ"¨¢Ž?©÷ýÐwi£×"ú†àSPûDÏmlV}w׿>Ï×£fôV¸c>N¡‡ò:ù/,§pãîùèlª¯êeAÛܦgáê9çn<,rÌ~¾
™CÝ)”>�û¼ôÓW“Ênƒ*®F·
mtÉ£W"­Ù=˜‘¡†vÉR¿´H/¢,¼ñwžö¡k„�¯ÁÞ¹º#ø>_Õ@*µñDD*ænõUUõ+vZ•¾gpUQUØ­¢MÔ
×A¿§ÊÙ>.½ÀºIl¯˜@Ï_Hœô §©-ÂÛzÏ©<õm¿ÍèȾ½‡&›Ö‹Û§Jnß”¸ig-5.øÈ_�.é»6º¬ßwåèQh×}$|þ¯9Èþd‰¾ÔMïˆLb9xŸÁ©¡6ú×lc‡!M4„&Õï4_r¨ñ5|~6D¢Œ%º„Laxµ›
»`‡‹ÈSÆuˆÀ¢ˆn%æ
¹,8¡¹ÊÈ÷]µž=QwgCI3µ¦åã�4‡Ñ¸b$pý£œ0|«v8²eÇV~Ð=8ÿ�%

±
�c©¹EX\Xj'Fÿ_›å1##§ep®±
ŸSÁ°TxÆ»JR°õ¸åÏ,èfáÐðz¾¢ÞaœÉû>#ödÓeJ^u›¨Z¾ê5¢—W
™ÓÎ�Š/g>ãRÞ
á3ë­ k1!ýÁ|ÂK©Ì™ø÷Ç´Ïùø¤¡:	ÇHHŸ]ú9wûiP„!
t‰¾Xõ	ä õB·ýýy6,OìÑò$>¥ô¢$PQJ�îd˜’û%IO­¢T)ƒ|2n¿ˆi“åP|çôóu‘jÄI$ª3†Š$Ãõ7E1³ä““™® ~SëòœôWûEêWíôõäsŒ	‘¾�&�Þ'ù|¿„ŠXWì¾XAu„:„ß:áê9îíýMšé¯Ç]3HþŠ©B ΉÅ1êŽO£Aè±7¬›¨æ‡¢®'“…éõ=ÔM{3ëÔWÕ!ؽXÛ�Tp¯¥|Pý\7ÁzPË:³6�KDz‡ÌBßØÚ×ûG³�Få›Õ{’G/ZŠhö;h°¨Qý)÷{ß¿.Ù€°gLÉô¦ÿ¯c7PXÃŽía�8qmCÇ2ri2]l·¬Ÿê‡BЇç§9§çÏ›OÇÖ2p‹µc~ŸG>Z6±;$›ýo–×c’Í8ÛnÚµu?�Œúÿ>�i‡×ßób( Ã‚jãáh`WÝÖ—vnä~òç¿ôx{ŸÚ�:ÁD_æƒû8”Ù¢‡’;öžÜcJÒÈhá|¾…ic%€P
ÁˆPÇ�‡Äáýfò�û'�YX*‘B¥E!Øu×ØçW|E±O|à½ô´x/3·•ôóÚ®ºr“rÊzã'ÛN4¾¦qJµ*•»õ“=*‡ŽÞøþ«!ŠÏûcS¶W½PÁRË=n·™„ ×Úê³ku‡¡^§zÅÍîQ•ËÐêBÀ{52õ;\o\ÏORœjp­ïJæÉ¡Hp_B•¸)>7Aå.J=o·LŒU¤2¯ê³WðZ\ú0ƒðwé§NéºS¡U¤}{cû_×¼.ø]§Ö�¢8©›t�b/˜í¯•\ãƼë)[—Ú¢¬äÐejÅ(Sj…ßòÍÞ•It̾5lÙ…æ ï™Sõ†eQUPSÈïrÿÏ”t_ol±ôcCz³js}Чúy¸df´‡×=�N¯†‹&®¦óÞ¬/Ä€¶©�_•²Ù>Þ˜8¯(T¥?³«ž«ÞçÕgÉWÃíø¹ªÂ™¹ÿ^Çy$Iß¼E3úÔµZÈ´1¹ÐSÙÓçsÿF<‹j¯Ùq¾yè×VÏ]t“R%´��at�žvInô—ð»3§ËÕ�aó-ëãZëQŸ*P`=â¬�Ì“È�¹ýƒX›%?Eä(ád'¹Ãª±»1Ÿ¯T(^…TQ&KáKÃz¤)äéq¸Q_Ü#(
WìyÔ牊™ý–ȉK<Å;4ç:gúôÄ
³¯»öËbÆç~]ˆüɺAø‹´e#<õZ³-öü=Ìu¸@óã@yuÒ²)ßÕŽ—FÑ�ˆ-«¢Üð¸j•ƒ_ÐË´D¦rCI¥b£(�³däÀ1ÕUª¬®×¡©\¥
€íáãâr÷Ž†Ï
öò§twEèïôÛ		Q¨ËïÁÀ�ƒ˜ë=¹Ùá]9|°6€ 
å`D¦ñiI>}èž~}ZõY
%g6ÀX“Њ¾ôÇHi�³�¹`¸�^\®É¤•�¢j‹Œ›“Ë�ÚìyS†y™îì¢ÕçñôŽýضõŸÒÎOž›çc>y{·××´Ù\¿�ÎœmÁÙ¿.ÝwÀþÕùJÚ!öHÂR!$ÓYl•D£)Z	 T¶$,¥‘PJ–
,UD…5Q‰$" €‡
)$+!=¬¢Œ?� 
ü_áN­ïè3§ä¿¨úZPpðÿF…ÂET�¤‚r‚ÉP°å`�v(½ž_=c+#I=”,˜|Ýgglþdl*ªþ‡éøû;“Ð!Ô÷ÑÌäÝCÁ€ ¹À½€>Ø9ÄEú† Œ÷XYl…H'ÔÒH°ˆ’DWÓ~#ÒmÃ4¨6݃àÂtw>õ9Ÿ&™›Rò�8;Ù·�¤~౼ݰŠçôêäûŠ3~¾4€ ¡äH[`†t¤ídÔ`¢ŒV"ˆ$|³ägvHHh<üª
››q—Œ°ÑD0=)!¬ ‡(¥w?‚NO&\/¢2¨¤Ž}ý[$‹ugÒïùêX�jWó÷PòÝköÔ—'0W$ä@æ�A–hˆP†‹�o2v–Äú5vérÂñ6•®›D´1uÑ�o‡õåÿ�µÒÇúËS­£Hk¹[FDºÃÇë)6˜Qú�·6:ˆÎB|ºßÏ5M¸ä"}qÝËz†/Å„£Õ6}L`°‚ww—St
’üIç<4„9µQBA@P ÎöK\A¨üÅ[óÊOÏÒ} bè•?1»‰nläE
ˆzà½Ýˆ3�_m&ß«úm
Ü
¹™”Y®;!”<œßÈy)®4ë7úÛG˜�™ 9’nª/syEQæ
îî_î&ª…ìÑÙM Xàp£–I$JB©AŸè'vN„Æ›mÒhQõÝp¦
ê!ºTÑéã°¨»�ìûçÙü¶š%”¤Á"¢Š�‡ËÕþý±œÅ
QS~ïª!ª¢NôÉéÐV½7µÉlñVQ2ÿ3	î#�"®!C�?­ÚËuƒìý‹×ýýŸ€ò_Û··õœ—ð`ØÀ½“ BGÅCߧ·cD`ÂEŒ;Ï“–‹úHBÈ
€14ì£0JX0ˆ‚T)êXƒ¤a¢,wË’h"‚‘([¼‘Zh£4ÊLd7”¡ñX@QfÃD‰£X,€²�IF#™a0¡Y›0(�Œ„Z"fC+UÒB:™�Tlaq¤‹íÄ‚ŒÓXÒâb` ©„Zƒ¤¸*S&&R€Ä•t¢v³J�à�šÂ^±Ff•ŽZ)‹­%5à‹™#˜íEˆŽ4¥vŠàl‹
‚È°(Kðútl‹­¢Þ¼‡ë¡?{Ÿ¢Ã¯é,Ù°}B	JTͼ@TE
×£sžïE&K5U犣={�9‘ØØòõÔˆdò“Ë8BÛª2—ëáZ~é.¢¿`‹÷¶!籡póè6G]€ä!Rwá``Á‘š,ù_áÜ“`" O�ªÆ”È~
þ]«	ç’­¼êZšlô5—òÑP€o5éüsù2àX;Í)E«º­Sݽ¿´S3cˆ Ép€Äu‡	Ž2$�D ¡QdÑ…DÆÁdDE
>PÞâH„:J 1°«
Æ ˆê•¶6S‹iRA’Õ ¬0­X‚"
6Æ–Õ%VªïØdÄDŒdNz¦ml¢PÄ$¬@°Q1RKAÙÐmfÁcþËPB"�b4"DBŒ=äÝÀç)þH%izg6 kgÿ°x&1
h¤{˜¯o¦Ò!ͳ™˜œò½¿ì×·¸.˜X0=e¹ZÝ8±�M"¨"˜"ÊT?›
«È¶š‚°ó°T=opçÓ¶A'Ûï\d¡==?,�8AM‘ÂÈc  0@÷‚HB�ä�S) h�À¬@ä‰ãÆ-T	ù)�Üþ‹ø ΟÞ{—Yý»¯œ…í`u.C�×R¸Ùé‘›¦„)x5
9=hc"2ùµOˆhšü燓›øz¾Ï|ZT£î�Ä@ŒR
ÕH\¹ä�¨ÿ‚óéðû03€*ÿ¼§wìuÖ£ÕÖbéízåwiÖÒÇw¤$Â$Ù©Ñ!òg·bj0CfJ†“µœ�ø“o®ÂVBÕ¤^’id‘¢»^¼s¦HðÎþw*ær(¤:§‹T»O‚×
FÄ�´Ë‰ #F�	ƒ0�˜!ïÒŒX±‰ïÊL*XuZDŒˆ1

A€ƒ^Ü…4–`‘B™a‚
#œíŠ)‹‚�0Û²}~{Ô}þ€a¹é¸yüïgáÅ€`dCŽ‘#UʨÜý–�vþÈ�û »¤�Œú¼~v
×j�–/	˜F ªZVGèJw@PËûyGy|Á¬u?íeTUòz‹ñûÉä“Û{þ[+»â ý…*Å÷î8ƒ(µ˜Ì$_„ôšÀÍ
Çó°.69€š4�>è…	†ŠÁPâ�ü Žjn‘y–únÓñ?’v¤URY¼ÁÚÉq4ô5b~Q÷ÈB_6Tî(
áTèMlIYàP#JŸ‡Àu÷þ´§í2L�ÝôD?Í9ø«[üÞ¯£h†Jªô�í w�cÔ–µrï.jø—p»4ÌBµ\
lüoæ_ĸ%T°PÇÑô¯q¹X€îõ6à¤>Æ�‚ûÓF
�;2¿@5Ê
‚$ЦÔúÂûaíÎä8›×¿¥Ë¾Óp6Ì«8NãLyÕ.Ô©²ÂvÛwAŒÜs§˜Ñ­�ŒË.4µ�nð`8?„I¸ff2 _Ô»£Gà
T¿@±bˆ#]£C`”–Â秂�õh™­~Ï,@ò»xõé¿äÿ
ìÑMÚ‰ò<¬Šƒr‰öŒÐ1Bc(œJy>œàÒÒöÔ’ø^E$REøBÝ»�RöH; Ø#kdtîüqè_vÓ´95"®RI$€"GNJÆ
ë�ÛFÕœt6I‚„D!
B­ëà²À„æCpÏU•d#ØPÞo§ë)‚lZ‰·‰1‹CBàÊ
eˆÊ…À¢=RÙF¼�M
ð(ä6Xo„Êh¹XZ1
ÐÒ¦eË,±l¶ä2š
6šÃ1l®[n	ˆ$¢Q¶	v.`Ú5
Q¢ʈX“�Âhj-hsÉC@ų+Ld�ìJrg´¢ç¨`kïf^ÞØSàÛØtÚýrK�I6@¸u„,Pr…¡B¢c¢í‚Tû‹/úšz+—®çÅœùT�àÚ	—ˆH�2™â‡,û•é'£hu…ÅÞéIÃq³¬ˆWv®N
ièiÏYx|Q秊ÖG¦üH7ÖÉŽéÇÁ²bÿÁŠjcó¬uûÑÆÌ.UÔ·;£Mn0£,A…Í�À&¢Š:í³?¼êòÒ�OløüÇi¡:{,ñ†O�òÁ¥•ˆ´-Ï$·å‚µV/NÔû÷<}=GÇDòÞð“Šð›È³²o¤óõLUUUS–Å#NP
tç�\@¬$ݶhü”Òš„
ù¿uÛ�ñpsÞ~¥ptT2<' ºûÜ”&©Q:b�©`�
¥$�îG$ôP‘‹ä£DÛ­À=Å„÷§”Ä"�"¨bň±€þp‡ÛþirÓ·Ç¢ÁĹ_‹Í$¨r˜ÎÊX3H€«öÐ¥d´
 $„Š/WâOhÎ…×Õ¿u}(÷ÓšÕÇÓ~³_ì~Dã‡I.qóNÓ_DûøÊDDÁð?柿q¯¸ît‘²Gk„\{9âwE··Öù,^¢�G{ëJc“5£Ù“CïÿSDµ±AÊçÞYO{Êì}'šÃ~{h‡éE+7\·È¡˜ù2Êêk öó0V:ïkUP+0DLEÀjøf/yÖøCž¸…'ÄlÐB¡²„¿¸ N�&Ç_éæzòSéÜÜÊ-Îú³FUl
 †î�zS±Ù±u‰¾ÌõYàÙ>½£¹êžÏ“–nC‡ƒ£†”1C¸:£)êìsݾ£ì9m!7ýÚo¤OP%�%ïM`•¡»m¿ôgËë£p˜
(¿aúOÆjºgdëäV83<þ[3aƒÛÇül^/&šåˆï6�¶Î#á…Å0†u@£³ªC1&¡"sSJ×øß�Á|ÂÆJ}g²™~,
�á…9cèê"¬÷UÉ"HÂYŒ-ƒé?¯
f'¹Nã(ˆÄ>ο€Dö`	h¨ôÁ�Ùá¨Â'ÄiHiW}`£Û\+t�Fh:ŒÜý˜Ú‡ÌÉâšô˜ºæʾFý?4°jó¼Ü{øûùدx¯•~[þ¯©ÿF},SÓãÉýÌ‘6v“CSŽy”ŠðfŸ�‡Ôߦþ¿ŽTkWÚwão”�/ªŠé4‹b–*fôép•(*þt�û{“
<ÝŸàu÷Œzª¯.xS¾
£@Àk3HŽè\Ô,0Öî)¨ŽäNÂ,TJe'!Éíâ/t˜œ¥÷‘SCY¯ëûàt?ŽóÂûþG•Ýùñâ)˜ÈL$$&PèãÖ4ùæ̧÷?Î<t’IˆYB‘d`‚)ƒ#ûãÏæíÀO4;?}'UÇ·-x�€¯õÀ0°á ÂÄz5;‚+3¤>ÝÔ_!ýæ¸ùiÃÓø¹{Úí?¼iÏ¥EñÃqY|Ã`É2Å«ñþƒÝòm‡1²å$©$ H䂧Åì(zdåû>>àȆíñþ`úQøqyõêEŸz}‹„†ÁD6U¬çr¨·ò»k›Dé6§æ÷ù·3Ü]Ìþ©¼ö.uã’0ቒ�”`ò…¡èÇC=!mõÒß]z<Æsï´) ÀÔ½Cžá±vÁ“•r€î™"»	ÅÅQ:•Ï\Ô9Ïs•\ƒ¦ÂfsÂ`¯F:Å
Ž£ÅÛ…Û-¦d|wéý@åUV_–áßc›Xœ‚Ò˜_Ù$pšÁ·@b÷äk
Ç<ºôÉÏ:+æ<¨ËpÈ4¾²í*éhr
¼ß‚}9GH)a|WßáΉR“JU*D06Gä1ô\"3î:–zëJÙO¼rM;ט)·ìn¤pÀF‘Óî»V®Ü�”è·y‰y¶êèél&mŒVÑUàô»@ÕÌb�V®•€ÌAÝT i<=³=S=\m}[7z÷aÐdŽÙÃBϨ((]F%
(R„aÊe8Aï£Ínœô@vøVüÌmó¼£O›*±g\uÀòñ)g&Ž©"`ý·5?wۥȢ›5	âPΨUâB•)l|x Dïi¥Aá\®8iðÃRL ã>àh m€`ŽJé‹�^AŠr²!¼äFöÄ 8`Pâ![�ÁHU­Èq(2ŽS5ì•	1€¸¹€z õM$ÏÂIñù¡Ü1«ÅÒ›”ÜOI΃l/‡Ùq¼93ÐO„‰ž]Y]¦”6-×:ðí1|N¡FžÇ¯•¿¯ Ç…rØWÙÓUwö¿Î²�‡‰L•VCi;'fûˆ×pv—Ë7Õÿ:±L²Dˆ÷3>Hû.àtÃ`Á´z5µç¢'ìNôYÆ”¾3z»HzåPT½J9Ùw¬Â“Æ3¡›NŸµé8Ñ®ŒB!ðTÚ¨$åW9Jt6˃D+¡(�†ÅÖ?_ÝIùÉ+PÅj+ñÁ€ë"»(z
ŠNœv1ù¬ô6h'ÖXr#‚sÄÖ.¤Ä_×Ŧî~ŒÜ³ÔmT
ëXÑ”Ê'ÅÀM™ÜR‡˜úbA:5=
f�¦-/Ï>N‹[软ÍÃSðkZÎDdoߥc, z;¹.jw¶Ó2çÉ€ÀsM¤í s„´‚�l£¦dõg :Wœ­¿ãmö”zUçxãh=[‚*¢ÝQÕèøsàŠzªöIþ燪>„?
o÷ÈúÖ…£ìö¯”|î.Ž;u]�|¾Ú”eòö{=û2úgÀãTØV¬vñc&Ï­……„DGÄé´={@(,å(�yR}¼P²�C

D�¢–
‰D
%"ÆbSÈ"¼ïR;ÍJ^¹ôófß|ý—Âçâ)u8¿›Ì�í^çÈ`Ò*½œÏµ£ùžª?¨‡‚¡Ë%ûˆèj^ŸÔ
ð¥¬á^ï‘ýâ~;VMºëM…>|¾0ÊÄ�‡µ†UqI3†‡~ʯ8¸É[Ó,êkiù./3x+r¢ë£âë–õÀH^+—ӇƪëœÚ7QÏY’Ñúúáš
¦ë÷³@®ºHÑà�µ~û]\?Fáyßgžˆmä2—ø]GñsûT)
°ZîeS£-7Bå¿[¼R²[¡}
B¯õÿ|ãüýô}Užš(ûÎÄ?mS
5Ù\^ûÜ‹ã¬5A`B,��kÿ$NÝT^¬ŒË=´S7j||+BjüÝäû ƒ÷WVpûü^¾ûþ)‰þ—˜ž—„Ï^p}�xûDûhèV�¨)¯»‡ÃqhlYèTx¹sfÔÕ÷ôðãÏeÓ?ÂÚ澌ò~Öâ^þçëÖ3UéÂáÑ“äW쀱xnòñCEóSRúìk1²WÑ7×òé—ôSÛI,újîƒg­ÜÖŒ¤hå:fůÍ1¸liŸ]2VY¨‹é>½L;ønêêóù)7�˜íØãC¸ýÑkëæN_Š8QlÒ¼V¹)·Ä¸(è9[2‘ÁV×)¡¢c&焪æ6:JTš•ðYö3¸Íâî{yíw4et#÷ÁÙM§}#B
Ùàø«óá%¡�9tHtòó/ò/½ã™¥¸ýò5ùwi½sYa}7¶+ùò~K%(ʼn¨<ÞÁµÌPÞ�Ùìt¡6ß—/’	ãë±»ÿL¬}‹Š³;:kñ-ê°êË•OËS½rk8n°µôߣ¿Yð_›·Ž�>Å0)€n> û…"^wšA®Y
9§×1‚ðÙxôÀð9@zríHÎZ=Ú`~Q^؃û¯A6�T;™2~½äF@Fm¨ê=à�aEÈ=ÉrÅâÅw?ð€}éUóè(œs.d ùo›’ßnsÑ8ß¹D�?Nz³Ë†)©@ØÊôõð;]ÝÇó=eÚæVÞåoÁU³xô3›ä0Ž·Ó¯ ñô%Œ‘O´ZwÇsE4–&t?xfÙW¾Ãa“$¢¤ÄYÅı}¨ö~îðõÖÒÏ¢Sè®Ü«$|K¾³œÆ>!ËyŸvÈbá8…ob`ä=NM:Î*6PÆ„3rg´,¦ê±G£ÑÍeÁ5kÆ¡R�’ìÔ%«ïQ2Äù):ñ…Þ(!;}¶qKÃv¿<­Ì_슩º=—ù�Øw¯UbrŠ¨¸,Q¯^‚…Þ°T¹%Èf±!Ón¦ïgw©ïB$d#Ûc3hØì~ŸÎdj&®’‘†eV™ššú¤d_¢2€méÀpÓÒŽ¬Z�{dì3~[9âœgå×Òª*‘5–túI¨Vó§yN�vìÙá
;m8Û¿w×þ
Ì
('ˆPdOqþÔI(èÉíI"‚’§Ì x�?r{ìçŒ2£‡Ä#43�%Ækxö™5Hä´‰¹2ÝeÁEfSc
î؈ˆÆ'›*ã8¥Ë›¨YD²BÕ9™aÒŠr
RÒb!Dj›E3‹Æ¹cÉ
±íÄEm“"s%K²)Ã|¼Ë˜™ÓËj±N‚áõ7MYpBRîÙÌ4éëëˆI�$€I5œív°±ƒ–Í©Xn”VºLQóç£N„*hÞ
7½éö_„×»¯7½ñ{9®ãº.²ýñÚžêi‚‰ã¹ÉWÑ]×ÁÓd¥Îr*(^5£ÁåËhoþ	Ïàäö#àÿTû*VUk,—&£ìçÄ»õòýJ´ÐþF,Ô¢%À»zøgòŒ%
Ay]U��Ú¡Znk–\P—C˜ŠA‡
)¤Sò‹‡ƒ&A$@;MDÄQD寎ڼº±ò=¯ÝCh¤óKºžÉÆ•UV§ŠëÓ?|ƒ@XˆÕÁæÐúGn0d;MÆãOP?µ!êË×
Ä�*Ž_¯àýæÕ4·õ[&/¡ÿ�nRÁDw!n­ñï=�¨ã�E[EFoa“ÿPÕÀÚ"ì§èè�ÝÛ›M£Ðé;�p€…O�¥•*ûøM=š°’O/Ñýÿ¶ó•7`A´¸CX2Â	ñD^øƒ�{»>ä{ÅÇ_½eÖ{¹³|uÐ&¥B³xç'«‹ïçÌ!Çø‰O¥.f˜U¼ßü€�ch²$†É ÔHÇ'Ùý7ùÑ
”‰ÑÝÜͪËÇ{�f¿wuÅ“Êÿì•HO'Ø(¶¨¬!å!³h“SwC‘Š%M÷ê-RØ;Üͽ΅&<îÒ[AºﳯûúäÞº–äëZ-"£·’r­bb¦Í¨ì³Ò'>•˜X�Vm}¾e9ã/ZwÜʦÔ4%üDËj½‡‘Ïèéêò¬l�óuðÕNÌ7*ŽëÍ(ïî éà‘çÃø˜’ðÑZ(ª(Pp±6W
¾Àû¦¼ÇŒÛ›Ö½^oè‡üÖææñå.žã‘¹Oϧk±*4˜(‰­	3¬÷38þq›êdpOõåL(.¹Ž¼î‘"®ÊŠx´Á6Ö
°\›bL”`Û„WðG�/×KŒ C%µ–ŸM¶hˆQžßË­Þ�¤‡åæ@ZvôÚ6ùÙ…Q$¹ �Ü7èUÌfX—%b
2!.¶q
—7zˆð8Ìç?Òvzg)|MÉ!ÕèSà«_uCç¬Ã�gª¬¼QCz
ßëRk
ÓŸ†æ?Ÿóhîøœî)îô}7yéÉm”%D_çP1ùµæœÿ�×�¤ïY½•oâ8ÖâænN•FA¶ª&Y²D÷²{΃˜Èo½ˆÛAôÍ«	¤’ !…¢-E—¶Ð„³¹…a'ØÁ`‰	z2 ¬$gÁ”Zjhý‡Pž_pyO”SåçüdG‡ÏÇQìQIŠ´&†¡Ãð$”AÓÑŸ7ߧŸ,Çòu—á8›«ÅÞ„D�$ì€RI#X 2(Á’F±H0„�R 1R
‡�	T3ðûŸ\ýyâKýE‡Õ�š8ó§¶Á
Ê"H‘
Ĉiø0/Iaý5A¤]Èëêƒh£ZgÇWÅû%�„„�ù¯ñéto{
{,½¿A�ŸÙÐû¼Ï½ö}þ9ÙacPkj�‹ò_äø±k;Zß0“/²ôŠ3Ë´ÆÆ3ÌÇ5¹Š¶Ã"×JÕx›ç²=ƒæÕѲ¦ï	
�k
†™©GÊÒ©¡£Ë¹ÒZM¦‚ˆÅö¦‡Y¤æ`rÊ‚›…¡U*l•£÷s
õ{»Gß=¹
$æ
ìkŽ�ŸSªCMˆ	à”PÞ(~…©Cþ&‘°W¨�ªõ˜
cO)^W~{ÑH
¬ÕžÑf#ŠÜ’ÙÇd[ŸäÊ5¯6
wŽ
Å£0ù²hò6ÐrÛ»¼¤aŒŽ1ÒÇH5;‹xÄ8*>)ˆ¨ìgÒs ŸÌa�`hŠã6‚T
ŠWâko`"T#D$.:P›�e1:ºÑõ5‘ï	cmØn›æ�nUX–*!çŽáPÆÛ,²¼ÊÖÌ™Tvážc�•ü…2û×w©I®)F=¼ïÇ&`™PPÿ¦æ5L\½–•^æ¨qWŽš¬A}Ž¾”©s{‹Qž=_6W¶
Ëͼ4å™H”u�U½Þ›Èy<*æëjÖçê°|æd(Ô'1²\Ç5÷eÉâ\A
w˜ŽbÔä÷YÑaÐú¼ýÿÑòãüáú¿(ø £ŒFŒ°ðž§¼®tíÄ>7ßA>"†„rÇÝÌ1Õ
ëMÅpHŽRàŒXÏ/ÜÃ}n¡fÅ�ßTH¨I™DSžÚEÉòüþ2wt|�ñý
$�h¿7}žæ4D‰[•2ûEHÔ.�KIEŒi)˜øŒ4$ðõæ€ZDÉÛ>—¸ýGMþ“tu~ü<ý“iãòw *bE`À`ÁŠ"6É’%Ud‚ÄFjïŸ]”»›™Ój,‹#ï÷Òß8Ð5¼fzt®">¸
^ÇÛÆÍ9–(SWÏ{tpâúÓùO‘O>*§SsZ1"’zM"9Ñ"¼Œ,T<+qj	‘iJ`^,Pµ€ôѱ±*¬›ó2>ÙèDäëšS’n‘uLyo“�NHЃŽÁRv(7fH_̽¼ž¼Ò•×xDbˆ][®;ï¤]*0˜�1
`"
™y‹%°ûß* 1^_½Oùê)!à%ŸiõÑà¶=Ñ히�ð$íýTŒ3qªgGÇjA1C�E,„ˆWííÀKÙ†G,Ì@:ƒH„“%ÇEî¯ù1Ÿ¯œ<¸ô:Ê$¢o²XBÓ�ép©h÷R¶9—­æ²‡nhÿC…XÑÊ8‘r½RŽjy�Ã%ì%j”+ÊÚÆd«�ûãlþÝ81aH`8€Šb``;vQ¶Ÿ®ü/|¥0r1ƒP)B,)ùæ�¬¶^O­S�Ió_‡�‹ê)y
�óó¼€”oF?`r*i³°¯sÝìà`ká£@E�[°ªªaàÖéÛ’³¡•åJ9•l³•8¤‘§ÂVJhJ¨{â"Ø2N	ž!Cò¤ç¿NA�×^‹Ô‰ðÇÎ\OÉÈÛ"
ýî°þA9$àä-Ôú
-xÄò@t‡AÂìs>~9öžo|ÅÄYد1�–{aG©¬ä@w
„Mqë7…1Ä|ã9�A'¥fy&TzÌÅ´*ƒ"*ën“PŠ*ízØ;Qt¾}/vc|<ljáµç‡Žº—Ž?
kø“§ºSfÜ6>¥™©+™«U÷ÝÈ_n¨êÁ¼¿7Èû)˜;ŠŽø£RéGA
Îç6¢cÈäçij µ™3¦
ÿ)Ò¬Vø“œ-‹˜„ ªúOòÀå:
‡QÕ¢s|r!Zâ+¬W!ÜÔ÷žé(‚ „È¥Ø&ørCï]Éßò}×pý)æÉ*Üþ'?>•lüØ6©Ie'FÛuÈ_óBÉ•~/	*œ²d_¯™å¼œ-˜‘scÐ4ã›CƒŒÙt±öLž:=<”S&,²¸B¾¹ž>ŠŒÌ"tÄæÍÕÌÝ®u«Q¿Y£0„É>ëÑ÷�†ª©Xå.TíEÉɉ8È›\Š:Ç®FÁ#™k¨Ò‰‹TpUTQE‹ÉïË~׺0hc®¼¡¥hdD€àÆ æ`†¼€¤<g cÎ@�‰D�@ò$ŠLÆd-CâlÏ™ALû�ìÄÆ¥mf�#¤ê+GUØÝCR’¿É&Àà:f
Ðé$-Ç
o,ÊVªäµRFÚd£†Dh[+afj̸4h±D
¡’s6°õ%ÒÆ%°8w›»fÞ.âY”¥.>;袊(¢‹ÒNµ ¢Š(¢ºôX1x†ã0¢—�Ä
¨vx”haš�”1G‘
¤@H#%°7!  RÌÄŸÇó:	‘ëyQû~ÁÅ5ë —oñ?wäÞÉà{y=î©êg%ü¨ë#QRSqÅrs±YxÃÊ/š_�:‡	ïÃœ’¬Â²m{éƒèÎ$9½çC±P¸Òª©Ñ×µŠQקå™íV:õóýqaEžw
°Ï$P±õ3ÏHþº4[•=UˆN£¸L/CªW&î;«CDº—c®Ÿ¸ˆoÏŸ,×Ä»f|
KÚ
ŽF±;U"ôG¥ÎaÆá&"†ƒÖ=ëÓ±F1Cz<²ëW>²»#ÜÕvp	(ohÐz|‘ºâʳÜ°K@¹-ùè1ZŒÊì��C5Åà’ º>�V{^I(²Grà	\^k¨»~ÇY˜EpÑIâMÔÍüZ\%0CÂڮȓ�Īó[œçxµ[d˜¤‹ˆ�È/�§=ñóÈ*‚0~.úJGYiÛ:õpcšŒ¼^/Š:ÖD¥)KÅâÙEQEV„ªY“œç:ªª¢“mW«Våf^(¶/ÝãÝËÖ¤vꢓæIï”Ä~cÅ@°ä‰½N£ŠPŒkä±—–YbE%Å2G	Y€Åkâ¸.‡MgÞÍ
¬6Gª¬|F••X¨zx³ËY•N ˆú|n¯ˆ\õ×\WU¸/*òŶPO¸XŒ<
®Ä—"u¶8ŸC“Ž1×fzTññÃvœž•Ü“öÖ˜"éáí¦GšocŠò‡÷ûOûoÀžV%‡{àö‚�~¡ÎH,…RúðÑÂœZéæÙ,Ö¬LènìLÒâ=çë<¸“cëË<~±�#çg½�൪?5ASŒ5"a+
tH˜ÿ“Ìúâ6r<é„ZõDó˜q½ôU˜ÝÀ‰®b‰óUÇÇqWnN¿z pœ6öð~Õa~¢
|$ÃT\Ô«/†	QM©Lo†¹ºÇÈë¸QbrääÎßW)Ì…JµÒ8È´¸¯g¥Ý Äm#
ÌÏR­0ŽNüݦA->q§œºW¤p2I™CØðJ�ÃEmMLh®ÞR’$É!‘£—HX%ÛÓïüÆ1Áü‘b*%0#8§Ýâgø%úã³£:úÜv³Åõ�žgž¾f¦G¶·Ͷ5÷œ~.9Mñ¹Àé—-d· ÓŠ5‰0¢žÓ£H¤2¡­ZÖ%Û*QH0ÉŠY@ÚÓ•#¼âÌäªZFPúxÃÄ&bcD0j³’rïlÂ
±A—´µ‰¼NpŒÁiÇ"l¨M“3rV›‘Ö¢”N²@!J«Uq%ÍCg7ŒNn‘�>­Ø¼ÝÕZ�\¼è†yO9/ÆjõXÖMbõ¢JM�[å\ÆQ˜E'%A9zÊe4wLI§åýë·ý7ì}U
ùãcÊš�ŸTQyéû¼ƒ•<ÑV¿‹ŽBÙX×Úʈ
ÓÌq:~u±SàÞÁÔgñ'('¸Ì»ô�æì‹þ!]@c`i:?˜~«ˆ,á…9ž8š~ÊŠ(—@Þ@³w‰ØBhQÏ®ÆþÜŒýÖIé’?×#»>þ×±V)ÜZ]‘™?œuÔô‰µ©i¯X‘NCO¨¬0/1NâçžảìáÒmûW>åÎá6­ºR¯\mÍ)ŽCt¡Kþ—¼‰(�Pò>c,ÅÐ$€”•X
�X¡£»ø …Q¼xƒ€¿}:ÕUUTUK2ª«�ŽNSžš±–xül�›Ûœ>»£\æÆ“¼ü¯œR9œÛzqë;*´Upð:ÀzwÖÇ1ÈY
¨A ¢xUˆ’0Þs�ÞtIˆyUH¶ÚÕj`‘u õ
˜yÆ ýâçÉÐôš"g=s8ûG)oÛ†.á4bA¡�Nól°6\tÌÃö>/q$hö†±ëyõã9”ØQ½Ø:ëØÞäÖó£B|öx9&Q g&YÃÐ;i$à‚
ªZe„hôûvˆøÑç<´»Ê(‡ÇJ,ZôNkïF�—R˜ýáô(‰oYOI¤öÓõÝÆv÷)óÃÖtüK¸ù! Cá¡hyQ¼úÆ üS:m&Ö�ïE‚Š(²}Scù~ÔŸÆšAERÀ$ÈV"y�c€‘MdQ;4;žz|ÚæëNϮLJíí!õ÷òLûÑ|CÌÛ»èÓ’Ú„¼.ùÞIÔÏFh�Ys…ÐÆùïä[xJNZ«¡Ùáå
DD"¡h”HØËÛ›�¹ìèE:”Äë))&z
íðb�:r	;Ñ 90‹�S…Cc©¯5•_n[ÞûÎ8îðCóg»ÊQ¸–	
ÕD¸ÚJÍŽ±E¸0¹`W¾ÿr–A¢œÌ\\˜ÀK~+ø¯ï¯[ªf±¨-iMñ«iÊA
P €Š
Bf×ä8\NÛ§#Øë/5øm[U•U/æþ)!›ö?6þKØzŽ:öD(
¦hƒ
9\R ¨d~sÄ8�¯~ËíVr3ËKWÄí¿@œx!ô•µÃNKëÆ1B¢EôYyžèÈ	±¤Zˆ�,üaÕ�¾üÎÏ
TÚ
�¾@Ø@9Nsé¿·W�Ú}ù%Ö¼\”76=ÓN­_'H�¬€)ë"
ÞˆIôèRZþäÝŒ9ÖíY¼¡^*CÝÄèË»�ç°MŠH]úFËsj2”~¢Ûo±éÅ2¯%OÎÚÇâiæ´³ÙG®†ª,zÔèU‚d……]´{<­ôìcÒˆ¥(áV–÷ý Rž¬:HŸáësµš>íùû <
¥ümñàc¯¬ärI"3u›|§°úŽ�
TÝûkæEe¬
ÔKAÕ;ˆËí<•óy¾<¾ªþ²ÙX‡bv02m‚¢fñž´‡]&Gµí¯8çÍö¯+i&�*&Á¨4FA‰�~gIrëîd�Œ ±‹Ž\¨9cA\�hú3)U”2€°�FErƒåëTFS‘rTÂÕ
¢sL¦si§MÃ,äò|²òqG‘Rá}U
ªªªªç.…G'úKÀ³ói÷kÓWðCgQøŸË›{Ÿ=ä?_¤õ¤?©ø•TU­EUäÈ\©",€ú;ýcƒñ{;¯Îy»‰×»ÁCͳ¡W‰_1(Œ;=ûoúïª_�°l;üÅÌŠ9ÜHÚ}Ôyº•×nÏ�N
*b3(ª2"²Š»†ø•UPñù;òb}°û@~`>1´ù}æ¹í€q»3¦ À’JWÍv÷omtôÐtøááø€àûÈ¢ŠŸ¶øš=þ]äîë3‰ëP¾Q’<8+.GªGxªªªª¯C¢½ã‹}i 'à ¹x¬)Qßù~­ÿ–ëXÛ|·ØZó€íΞ};ŽŒ¿¡øûmÍ»ka~]fIÅÝügF¦ç9\3/iÂx•b-µ¶\I=
‰ÏÜ9Õ:Aµ¹†n_›ÎQšvöPx‡˜è~ObÖ"üwW☌ƒ3
l@N·Ï{P«jñ-ÙZ؈÷y<Î÷‹,Xñ¨Rý')¿«yñwk*œmQÊ>WÃQOŨy˜j ª™*F�V6Š_]^ñÚÅðª½ÜóU4ýüg!oÕßêä©u±Ž>±
wBç%‚–mò¥o«Ó]G²:o:ÿ±Ìûlóe䣅\HµëÏà‰¤#%BŠí-xJ“ó5…ÎG›ª3¡çŠs‡J©šqÖåÉ
MåçÌ°óŸ0ÆqE L| 0,íf¥’¦uM‚g>²¶CJ�5@™JPA‹ÎP¦¢iÕz+¬­:„ÐÆÕÕ´ÊÙçÛàÁž@TíÉÈá"üÎ{ÆK<.q¥¯ÒiH‘ÇŒ×ü�QE´
ÙšYÒõvÑr¡S*ÔÕL°íŸH÷�U|ƒ�sÅVCt\8z’OC'‘h�Ü·´¼`Q
êw€{Àp
 eá'D{QUUUUUТ^¨Ÿ€;ùrTQEûã;>¾›r(~—|fJü>Ü=¨ywPètW‘ü\Ý>yhó¢ƒÏ-ê•éóسh]�ŒÖ™ø¸	ñ™¤6¹q%à“:µ�“@ºl€šÙ¿Œkjo²­CcB
Zå
QªŒ‘(R‹XâÊB ‰ƒ„$”eüØf´�ožçäÈ6»ò�/àùgRZ„cÁ“‰|%²rn
g›¡®Xvæë�ËJùþﯵçùþ�Î`ÆŒ1�úpz·Ñò@‡ÐOâe˜œPb¬¿èàk˜„‰:C÷_¾û<Õôÿ7õA)(›Ê�’«Óˆ ©$QÇR{q3I|soÝÎHÁ,¦Ö•íÎ
s
 =H€�©FË^ô4Pp++ÛžêÖáê(é¶''³•ÛtTÒÿ……v�óQ[ëb ÷22 V£^v¯(Ã9õ¶
*V=å)P
‰¤äÜq~'æ© .òúZþ„…'
uŠ( 
º
k?«7˜'à°œýâáäç5î=ëógÀõô¡ðʺïF"¿AÎñ{DL ô4q"–Ø¡÷)æT¥ß¯ÓEÆÑt¿UŸOKžÃÜC"ävÖºcÏÖ«?‘íû—KäuŒÏü-1ªÐõJÔÒª8”èP€>åS@õÏÁL®Ä8s'Ï™ÖM,Nw°ˆCLràüéBn600å®$QÊ÷°bˆãÔ êoó.ˆ„EEK
Àå£H@-å‚™±+p”™QÃooºª±®¥(Bíp Óu3k'PŲrA…­b³¿ƒ’ýÛÓ1¤Ð(
háÿ�<öüÇÔÛ¸ùº<–îQ3îÓ&yû¯µ
¢rÇDù�ÇÇÆå¢!�ƒí”¨RYáU‹> 7ØŒö‰"¿†ñÏ�Æ©ðÀ' �ñ�”Ø ý$FT„w£ÎS!YF	2L$––lñóNŠ`0ÑR¹'´o ÷
PG#n|I$’)$‡)¨ÓÀ„µì(£Ü@p
ÆÖ�:	½:!©A¨ª–……‰�€(ÁÁAÂCÍd΢Al$fE? ’BEd<9ËÏ´$L°¨KP*<€¢¡AAæA@æÏòC
@H†“�‘œ)@ÑC¨}!À(l1
„ØS´…’ÂΠ��;aõY`ˆªŠÅs3Óy‘°È(†&%.ÔaÕ°Ä‚ì
FŒFYr
 àˆàØï8E>°0
 z�†â…J€ÑÔ)‚Øä¨ì2
C à²�‹¨“cQï ð8�Îo †ÃF oL”Â�˳¼â¡°¸t!B�@9ì.j8˜›‹Ò&	aF°�8óÞ9!Ø224`ÉÑÑA!€üC0p&¡ï1ÓåL ä6ŸÔ‡{õYÚ˜!€Ü9pP¡B9��î!DŠB}CtF
.$”‰©rŽr㮸Õ�–Ö�µ‰ÃñõÍeçy{ÅÒRÅ2g,£{¥@É>¾…‡Âµ$KŸØ}GèEÞŒ0©t™aŸOëQ�o…®}èäj8k¡ÊQ²²ñiXÊR[r!Ð>²aÄà‰çtàØÙpÍ–âËæ¬ÇPcf¾
²-†œÌù@g¨¤Ø©ØAÙ~ùý”d²‰Ÿü2ÊÐí¾—ŽÁ•ÿ½ù8‚#¬×ï| ×Ñ#åú`ï ¬˜PQ…Ð{”¦t—†^ÇòI°'OÐ[QûÎÎ[U%BÇ2°ä\炼˜è70]ðQD°TI†K&üÚ›Y•Uí\[;ÇLýÁÈ(á�%z²ÕuËšØE–î—Ž}ÎÔº¸Èze)Æ¢¸#¦ÊËÅ>žò
}7ô?µ´'ù_Woš¯ßI/»¿Õ¾sk–„¨3ÁÖM5·
a¿š.:\oY解ŠXÕ¨ÌA
 NŽ>'ýŽçH+¢˜ÐncŽ¸¤	~Þ½ÑB²½ƒÿk!K!íA
Ê×ñø§MèXÄò¿¯Š˜�¢áÊÔÞ4�b	J(V
*hd˜ç%¼�…žÉIYÇ"Ë»?LK6o
WéК„°i{ÆTz¨É HI—aDÇÊØNOã¦Ø”Õ°í'¿`H·;}�wÑ£°4Þ>é÷Ä!Çž:IEJ¬#L
”G‚ñ?syùf>G‡m÷õ«¼;»4KL
	ø9¥ŸZ1?á-@œ'÷�G	�
i®²@ â¥k
)nª¥	²ž·s.­(“—3aówÎOàSrà®U“êœJ0v%A´UöΕ³ŸDé~¶<ž"ƒ“”óÁ3§ÿ<âÔ]ùÑÀ­ÈÎFåÈÀþ=~)?)üŽdƒÀꊔ¯®Ýƒ@³C9ÀLZžÝæ`¤KŒ›«…
)HL~ðdxÃ&ôZÚy¬Ãi!¢5t沫–-‡ë\3!cŽÞ¯5adì
H+_ÌëeÙ¥—@Ê1Kx>ikÓ.Ö†gÝ&¦hÈzìBˆ4ãEKfi
 „�G{»‘3§œ˜‰ªxÂ$£>fÃQê`Ûþ�ìñ£†•‡q1#‰"¾Hv#£®J0�žÊw>K›‰‡ZÝ–aç�˜û¨í<»¾ªyõÍñoe*¦0YS³ê6òù¼‡CyÛñôÑÈèn_'õ#æ}_³õfÜ�tUUUUÖ<ÞשUæ‰Ç5UUUUU\ÝUݯ[Uªý·È늯
Õ¥âÕUUUy1aÇîîê÷ù#Í�{ªãA™Õõ”þßË‹Q`
.ŽiüŒŠxL›T=FT9Hþ°s¾ÇCŽ
@)«Õݹä è¸ÓÒçó-Ù7cÙ·Ÿz`Ÿ¶%®Ðþ%s8Æê~ÛX§ÑF´¹)Äèe4ý7<;T»<¾KÞáRóxmþLËBÝ*-nÏg6¾4ãóÕT{ºÚ‘4P1æG‚*ŠzSÒ]«_éÌc,>a³m¶è¼MŠô©­G‰ü¦H�aΉ¸>nAiqeþ·~w¸›Ú¬Vmz6t×—xýÓ=†Éç)ècé ”"Ž¡� ÷�)„’Ë�îBüÀkêÏƺíg)¾’ûŽ9ûì
CW–FKÐQ
ç ?¸——Pú	›Sø0Ï�øs^_{6|£>ì,`DÍ°iŸRtÁH–›¼®¶¼¾Úq—ÛoŸàéÛËå:S M�G­?$v²~b—£Ôê©Ì~°ä£tÚÙ?�Ôw=yüЀvl„‰rl:0i?Ь«Gvw­�NšóÃæŸ-Ã#ßJ°}%Ù{ñPUÌaUâgWãÌÝæ÷kËêNÖXvÌð*eZˆÂ‰‰�N�‚!²ôäš<æ:>ÌÑÁÊ÷ü­>¡&C9o¹_©HÂz;Ë!
"0h¯1…÷o'o½Æ|_(vgÚ$•håvXõO	¨ôÏ'ì+Ûâ§ð
ÔîKâÈÀÏMyþ ÅüD3[êP°V¢À$ƒà!ØÙ²º!†‰%A;µ«9ÙwQlÕ`�2AQàÀhÁ¢
!�(Ú½&ɱ®Ãê²pú3ðÛSÊ5æ.Ó…°t&—jÚ⊸hPpØéÓ
Ã×É̹\AÑK¶,sb™*(®ãôè˜B‹�¦§|·æXþ$9î–SYW®ÊÒ¾­4=U'æ®…=¼†‚®úJwzWÍñѤôZÝ{µ�M¶ÎiǶ„%
E7’:.müÂçH(�ÅePò5…Ôk¢­^Ê„¬£cÜüVaLŒŸÅ{1C1ȼ¸£Á_
AaÕ
zp4z';ÔÍ>µ;$€•LÌ^ôFÍ+#׸›‚¾ŸnÈ«d¤@ÅÉ%A¼oÿ'_›ÝMtA}Ó’E
õ¡ýrÀÞ—ï_	ãЕ.ê6VÁKŸ”"w5ÖñèÛ�E›0¡�n4„o‡’’�¹’G™Á8	Ì:hÚv}Ž-(`kˆ”	ƒÿqC”§û´K,+þ‚�n\-Èíß]=}UØ#ÒÂÖ<‚N3|4ŸPÊ^yÚ›>!O×ÛÅÈ/¼ã½Å5 "bçu˜[§O4NK	´´V&g7œZà»QOOz-¾ÇLQe3`Yo
9Dåôçt¼k�‰‡§ÀXAúñk¯D7ùðý:ÂÁ!‰§†FØ\†eúÙÞÊT‚ã½øm²»ŽZ¢…ÁzÈ®ÅìÌäB
‡Ìîb)HhõàW$.9Ç…J‚âCÔ9*2®|ù—j¿ƒräå5„Έ…8õóªÑgNzH‘aŽ¦ÚA Š¨¥Í…Y@yK&úë…†JÖa&¬ü"Óbš+5—±«�´LÂiKrœ­R;~„#\Ü�]„]©Iú†Bòí$è*¯?}P‚NA•(Q A(Ä2ô)¿ç»_KC¾%,Á:þ}®•ªóž�:-…ÁÀªpºÊ#zë9Ž¡â'EL 0�^ñ?wÓÌ*žÿU3ÅèãTGho3ËãôqðîÊ;(39íÇžtü'â) ÈÝT�“RÞnZ/Óh‡GåýP™‰QâÊNUIÜô5®(ó7qŒœ�@‰§»»û0Œ“ê¾oÊ‹è^œ»“ZI-ƒ¿!SÊmóÂ6áà´…¤FÕ}Nê¶rÍƶj^ªؼ€QQ3*×:I!fæa;ƒæÝ„à‡„
A°ßËã^'±‘ïÏls\ÎF<$é2á_¥©Û¹ÒÏ¥¸z &˜W±ðt.†�¤˜¡ß.Õµ„ƒ+>9»ž½6`x1È) u¶‡oO)Ý<†Ðò{ÑûÚ@�\5ôÿ„žò�Òz:¡c}‚¹É_¥sì{Å‹PÂëÞŃȘ1¿J—Šq™®‘ ±ÛãÀîqÐy™+�áÁæsWB‡Šp¹žÝ©(ܶ¬ó�ÓoµÔ˜~|7í�¹ç}¯£çì÷Ò«ïÛœ›–øeETUÅ]ïj t¬MÆ9Ü´Ù�ÛÌ
žúQ-pó£YL}ÈÎÛnnJü‰A®kÎîÄóAvp!N�v†£p§ã˜¨yÐXyv
z½ÇÍõ24üòÖ�’B�½ÙT¶Ù­^¯˜8pP¦0ü”ø¦òúüôbI!MEo¤;°î¦IŒ”d¶¨ž‹¯I¡Ùÿ?gßërxï©.æÀ{ß#«ž‚é^¡¤1‚H��ҀبòÉB‰^Zë ‹Í©Ú!‹&äF*£®ÄðÔÄ’ìW€£½pÃâ!˜±…TDfføŽ£RV¦¢·¶j„€¼ò�^+f{Í5×ïø«Œ7Ñ{õÛŒ´H�ˆÖëU(ÓG)a)@++•.
…™JâÕ4b‡^šZ³Ö‚?9D!º5Úñ/6m¥…v"¸“Ÿç‚9Ï¡îs›¦7ùÝ¢%,Ã-*�äxãŒyÿHd«ñ·â~Ûœßôu“œÚ´/Ë}<°u¥nu-ñ£Ÿ:>_+rG¶¾Ú†öÙ³3¥ç½
J‚!î!ºŠM¯bb°°¡)‰0Ì#ž¡q[Ò$/ZGr\Ú¾¶ŠZÇ\Ü®-åsâoÉŸ´fr8릎[fyT§¡dÇSœõÚ´”¾ýDϧÖ<d$zrØÜö÷•§3…�›Ý3>”ŸÛ´9ôš�{Ðbwü3…½Ö¹ž².JwàgµªJÉ|!ñ{\áa9ÂŒÔCmŒª98èo²ÌIsÁ,RP°Ošêüt #§B¢AˇH0}k—Õe_eUE#Íß$ªtÀe<¶—ëHŠƒ-sª“Y�@OR¿A½ :ùN@°1=ÜJ½G�¬ß°ìÛnÿ�ãõïÇLÎ×JÆ1Šªªªªªªªª¹»çg¢<*=­Uqªª­UxU~‡|䪪ªªªªªªªª«šWwvµUZÕVªª¼žnΗ‰
ªªªªªªªªªªªª²
«áç÷3Kïóóø'TF“_1›:UK¨	;MLóë`­jB¶W1	p~ð„&»š�ìKì&_ûþ�Æ,¤ðñÔ{(ø|Ãæ`bÀ!x’L�›¨%(¼p:ÈCZSél�d4Z¥-�P+ÛnâzM½A)ŸöG©6Ãh
í$þ»ë<9É=Ä�Ï™®„ª…Ò(1Ö:ˆ‘ÖQêç޾ɭ�™í–âö§ºûÌï�HAöµæ^IqižX6òG£ms½)™¿b %W¾V¾¦áî+¸1Ízªªªªªªªªªªªªªû=Çó¾×‡Òý/æW_¥áÅUzšÕk_7šxxz=ÐwŒŒã`à‚°™HpŽML;5¤*әج—‡Y	C”òAÁ±¤^CéÐ8U‹Üç3[EékNvÉýÔC\å¾/Úíc‘Kî#kìÆâŠ>CÐ(Í›Ü4JFƒ0©-ð2útÛÚɵWu?S;8äg£NöÆȺ˜yñú¢r%å¥{Û½ ±GUÒâôÓ°Ò\AÆ'†‰¾56—³(€Ÿº“³�õùœUæ@û¹Î)UÛ¦h	jG¬TSDŽžÍ7g¤øPg±Î±DD€õ(Õ�›¦„‚xX¦ "4 ÍF¡’_v;8ÎZ@ëO¤_L8mMþš^0‘-T-ô,C‹×á´boÑA!”&?³÷Ï?‘¶¾C9Ë�šl‘ñVû>å†�¼¼ºû5b|éÎÖyj)�¦³–ŠA‘$!ý§…0ŸËùpÀDï…æ$ÈÀAAdPŠ>Œ–¶#GÜär<¸ó“d掜–¯¤¨çÔBZ&ŽÅå}t^J” =åO»ž˜[ï\7OÕWfŸUµÉ‰¡$–2Tà‰Ýf(0„ÕŠÁéx�î6©BÅ"×…ÞžcøìV�üªÄ’N�â˜Cr�û}å@ó«‘è& ¼A
‡™·O¤?o0é	XMÏ8ÀQÈeö1_Î=ÊŠ�=ÂZ:zÕ³J·ÅþÃë´K±ÂTiÌõgë„ÉÄp_J=†øàÞx2’<æA¹b÷¢¢°åêÙðôrÏÏ{	¶ËêDÜò¡>˜M`—“™„bRQÊ@Q@¹(?�`iQi·yiªØÑ�[¢PáÑ“o‰ž¯£*Î)ÁâzzÝÃIwN¢•C²Š”_"H¶ª\®ÂÉ–I.%>Ù:žà
2A
Ñ„/zïôØú©ºOFÖë©�-_ŒDpµymèêSmÏ¥ŠŸ·TÝó™ôUAéž“;Íêÿ¬Zè⥎=JÚOL<®·æº×?œìß›ŸjXH‡†#Qa	ö)ð¤b£7
€sa�CJž�‹¦¡2d,êÀl$f¹„À™DX¨4V®½bᓃ`L¼ø׳¢DÍ"«÷{9"Ýâ)ŒÚà‡ÓM–‰ºf0k%Ú¥ƒ§9�‰
Pˆ±y–¤’,j’*GÂba±däå($S2Fbµ×Ž’G)ê)]·ø½_
1¿¦ƒÈt–Yö[Rñ¦ÌîkʸS ¦Ê¸ Ô,&o£(¿½úcüÚ†ÞL<–Ò½Ëâsj®•GêbKð‹JYmnØ2Á5ø™ôù·ã½ôWJU�Ekò>O$ÝåçôW!²%#
[�Wu‹ûbþ&c�9ÐV¡ØÞî^þœ/3©;…ýÒ€U˜ª·õxmjŒ-Ý
Té:GÔ‰ósg«
©¯æ¡Ðx¥#Œ ‰û”.}>JùÞÞ꘎\cJ
O7>T?+��s “¾Ž{Ñþ´Ù°x)`d0K
±˜v?¾ßÄ>.‡½!üTz
¸3‰B¢¢¤ª#ûÈvÊý�½Ç¤_¥ƒ4“ë�äYó³šq>ò•Š‹E?ÏÎóWÏæû Þš½Xþk”r½±S5› Cļ–g’püùÅóð3€áQàg`*æ]æcÔi¶
˜”]œÄ¶‚²ñã�fO¹¬„n‹Ë�Ëö­V»ŒuTÿU¥Sè•Í5ŸõÛY�ìAŠþq|˜†ZkÑs5±\÷N¥µ�yZpá"ns
gjqÚÃb9ÀáÅžjÎ8ÄY’…)Ω68ÊX·0(·r1Ag÷½_¼Ü\›UG¦„¨zØ*�^¶YD„//3ËSÚôà›a2òÃ�aW«UÍgšª¹
àT’'Z`Êp:{+¯YZ'
s@ÚGK°ÊB§2hDž£ûm½§�o±²`ÉCöPY•ô$�“ÇU7®Å³yˆíª_¼·Uƒ:Æ\�y±“3ß–:ÖTJÛëF:tì”ib•gnë4×ý]
µf»ƒ1H¦Ä·bÁµ~»
¡•I¯ˆ‹]šàZ·ñm˜o[(}‡%»\ý7éÌS¼­í5±eMFžB¬ö_Én×ÜV1zÜó|[6ófOl	0Í…Pã²{ÈŽJ ²QÚ4ÙDzÍY¸`ªúƒeéXëF¼Ñº’�1©)Ó·;ê‘Uuð¾âÍ/³¬ Ú.?bì‚–‘ßkWº
‘+öšMÉhì÷mSŠ�UñÖi¹' ˆ·”¢�0Bä*Ú´ µ@Ðü¶‹fU˜”Ô×&”aIÕ©t¶“bÕsd^·eËRB-y¯g¶MzüÀôŒP—Y½”XKK<GÓóme’˜fþž™œa°¥`sÚ=µýùE‘ÇO€yÝÙÄ÷!®9Ôrzˆi@UçCÕÏv ÎÔ\¶ÔÊž22ôe+voúó؃û¯ûh
Êз?:\˜yØí:óî|çŠ÷ŸÙ•õ×çp}þy,ÇUŒl·å–ÿ¢éNÛ¥›aÈ/ÜvoZVãš,Õÿ7M³üö¼ˆ¨±S:ѱ…ÎÉŠþ_k_þUÐ_M’ÔÛ‘Çä~§tÄÐS$gü¹Ü×ë¡Z‚BÅ•…V·ÐpŠ(óþþ%|”þ
a±¶ ïáþkªâ}JÀ‚%GW¿‰‚•¥k"™Ã$ýá¦6¨DR…ù}<¥ftÚÌÇï’<ùècŽ¸/:¥+&’ì?hxaBÄâdýNžK©y�Ÿó•PÓó#}Š•‰ÄÞcäŽàe6ôUºc˃M#³çþ5MÑÈ;OR,›Ò‰ð(‘BPeXä§(‹âè""#�cËU7µ.º·?»œðùE°G	ÍS€°ð.Ž>õ°±9‘Ù¶CwÓ[�ùÕb½×±¿}¯e_ÊÕQUž®þúûsëÖæÃû™t‡K+aÛUsYJŠÛ;¨„êê¨ûiIF‡s'gc$«ÑMÑ4ÝRTzƒ*'8{4˜'{óFí¹Ê.ÓüKÛaO‚L9­{»]W3ß
ò^®‹:ÞB¶È_`‚U¸°0;Ø7"‡p8*	‚` ö½Ð_.þ4·¸)ÎnÜ„í$ä77,(¶ŒKÎeJ6´xÃêí©1ØQ•šÇ_äccÛ’4®~…Ði‚o0"?yTöD3Eãéʲš5°Å…ÊQ³aXl3#ïL>™@„¿ KùèË^4ÔPÜE¢xIF£8n7k3u—lþ)èWaõN.zœ”5¥|p~ÄÀû‰9æÒX®™Pv«HÚ=äùx묤¦K�PÑdµ"ÎOr‹5"�°Ü­ždmsð� 0›aº@5ŒjŽ:k¶�TJ¯¢‹zqhS€�Έƒ‹r=G“¼Ë~�Ýv¶¦hCW£KÛ�®kéÁ[ó.ˆ‹•LòmÚ5oÛ>_W÷÷rïRV|¼ü^C‚(±à^ðQ¥ßÆ$ø«:yÆ6—A"þÊ‘ú±ÉTÕÈ;ˆKhCß´Ý/ÍËï¦á&éÂóýÙŽ$0›
X‹«`fûuüwKÐÁwû	ï5òäw*‘�/oYá4ùjm‹Fx9â¾Ò𹘘£%Ÿ,-D¯h£RÆb�eÐc¶“Ð?8~Š”ª $ˆ‡çøé?ŒÑ
‘Üu~š`T›®±@H°Hv›Lú¦€’$Ó£™ú*ûuóQ»~Ã^{ÆÙ‡(Wè­ñâƒÁŒ
µ %5™X¯dÅ*	
ÁŸñ$ÈVS8Àô'�9ÒÇ„4"�¢ËºV²-ÅÉHæ¢.8èðÕ�FeÏÕ™Õ‚|L†wå/�AÉgdŒ”¾Ìdiˆ÷ûdþò-VZ†ñ²ÅåDêTÖ[aZ‘ä ˜õ)qI„LÕòˆ·�só¼‰+ÃœàRÌûÿOæÊߢúü–û!tÞ'šÁ0®K÷5.���)9ŠdeÑœ^¸t9êõUQ
jʈ*ö6¨*-GSÚVÕWÙý-_‹�Õî�J9fS
5"È2dËQ\»
"‘B¥Gª�:Ž£¨ÞﲆHr<‰þgtd_°úÌž‰—žR�æa½³&åƒ:¦ö‹˜´KþųðæòaËfHœô(„DF‚µûz2ñK…<û<)±öÙ¢Nu玱K¹ºKvGƒ1(_e0ÅxÏÜYFž»E>EEEIü\ŽTE¶ÄÖ�vИœÅöôÛ.®cCôe½9i€±XÐ÷ sìEöœï´(1U#+„Sæòî¾�Ñ=YÕ;‡+ôDpcM¾ªxçäé�™��“jÒŠYÆ'$­›•¼þÙÖ€×í—a—ZLLw*@¤ùtkgq3gÍh]–!P¤þdÍ°²Nz×?K_Æܧ¸6»£×˜AzX«ÑŸAŽûbtf«2åCä^
¤ÕYU5=˜›=:OmcÞª·«*ªÖRÛz©³Ño&æ¡Šj<)²ÝöA¨_†˜¶ñvöñßÄÍR&N\6¬Z¦e&ÙÇ£Ýúüç3°ðöu{¿jøÍûŸ€Ñm*>{bªé S/”¾Üçªlñ¤‘¸3‰Iè Vß÷Æ0†�$2ŠG
˹„–y4¢;ÈC¨ÛRÆþ²bÚQ•_k�›?ŽŸeÍÞÞ,hÎ÷gË7E©_ó¨qÙÜ’º£(ׯdýØ[!#‹ÞQLž_~’ÅòÏ�Ë05ª—ÛŸú4Çv©žŸ©êc©¦ï[±èþOuŠJ«6rž»9ÒÁUQ†Rz8uVV/žöt³\SÔù*ôæö@"Õr¯MG”*D¨¬~Î.¬ºº#.2òŸnE„¯÷¨
×–c
ëT’BÎTrkXÜŽÒš•fb:qsèÇÎXÊI!1k°ÏùNGšˆDK‡þP\�69ïhh~¹t,•\à†J¥¢Š"ãÆF„zÒ¯Y¢PKæˆöZ+ë¹·[oÅ®£.‚ÒÙ³_q?u{4ujÞ™QØÙçÐå§:
y}qX�r"sê])Å/ø­Ãfæ{A…Ò‚5c>]–&ýPmäO�//�#ŸÔøÄ©)ã …)ìs•JKçå¡Óõ«ûk2ŠªSµ‚u*la´“RH¥¥!^+]!2xuõBºˆÂ„|˜Ù\y;¬®âœ,@ô6^0%.-8lêñÏl“3ÖuØœ$æ뉟FÚ=•SÔ©­C¥HçH÷ %nŽuS^l9lÕ¼ ×<�jF,e�—uÌ}¯^¦’¯‡€á¢l•wÇ2s¿)ÔŸ›WÑ•Í7Ÿ?ÇÇúÐÓ¢êg®VI˜_¶>3"ÆbZlø·
a·6Ä{é߶�K»5u%{kuì¶èTŽR¶gË%L´âPp¢ƒ0áAt¡ó
Še­’ ”ÌžXæÈÎÅncù3‰QL� W
‹CŠ2<ËÏúƒL:µ“GŠ€‰f.*“‹¹™�*§
û`g�s4‰˜t¥hˆ€·&˜ñ—‹Ì‰ÐIôvk“�;Á
"ÖQ$bžfIAáʇa LAo`É´Ê,çãÏ«ëÔj×"ãšÌÈÆfž™êykï»Ñš>¬°T©ø6%åp
w¹èôù5”º5yÃ1 vV[ä|‹GÓöÓ¯lHéRÅ	¨0;ºÁ§U²S9¤ê1+´Ìº
’N#[ê*M8¢]xŠy$[(9¶š¾N—ñž7È_ªWVÍÉù"I6tÙ\Î=3	#ºuÎÎ{Œû
†ˆ«UõÔs8ªþv¸Ox)Yœ?0rOÍç°°õnê³Òtú»ŽÓN“
WÔƒV
ÚKrC×ÛÙìk]fM”"�Š"S½þ^Ôb{dø‘½aƒ"i "ÁPöœMê%“;ܪÊ
K‹+•ºÍ-�ùI5)8šgn‹:É}åm]íYâ}zjtY„�ìuÄÀãö³è�Ù2]×C~i1üRÔvÞN}’,å´Ñ�è› UÄ
ï¶v2ÅÀi3|±É†ÃªO]¯
m^AêQ ”ÖCöÆü¤ºåÀ†ðÖyˆuPgðºìA
Ú ™¾C&Ž¤:ƒ�Ê`îw0J¹þ½>'"ë%ªI)¸<§yŸN+ö\ÎXø
Ç'+}	ï®)äjg§‰ôY9ƒ9›™ìÞÚ“�ÔÃ^hßikŒïßäv‹­f î:tãè÷æ8íÓHo5¸©ñÎ*C+S0¢c²ˆÂ©ù\c[u¿‚Ž¸…"€îäÑþ¨ñ'¯—c‡|C/’�O1
º‹™oCCµ'Øhùá,Fn},ê
–€¦ª`€—Êi_™ìã|¬ ú�H¡zCrÑg¿†À©&tÛ/+S4ÀßåŸ?€:õ%µ²$…€&À)l ÷¥´_¥˜×]ö<œéáŠ\l‰m5Ñ õ+òJl¥€Ô¹¡ªR‚æûY¼–“VcIëƒî…Yäúê -LŒý¥åVñã'Fs]Žº4Äin.„·—j�é¨êÒÀ�2±”1Ó8×Íõ	r}ÉC¦ýsÜê%0Wt’I1rç½h”‹Æ×~†yMåŒv’ا¨uå
uö]sÔø8ì!�vˆ0™Ù7	ÅH¿àò_?»ÞÿQƒ~Ü“°§Ý€½ºœ�¡kq:Õ¬°�—’`"üd8U7ÍszØz²¹ÝÄ×õVü
Àet!
Š4’±;dŠ®§»	µ.ƒ£Øãq}(Ó\H͆ïÉíéÉl=ZïL‹Ã´J¡Ûõ¬#øÏ΀ѺڒœS‰5Š'û³¦NÖ2p
†~ ßÄúò–4ßrôà—ßÕî4)Õ£,\&STÙùàÑ¢ºTvÛ1GÚ4NhŠ«Ìª»™‘ïèÛ"˜°fçsŸ©™ÌƸb³ &$3™Œ)/+•È	N‡A;=´ÖÚ½·÷½©ð¾z2'’Ñðé’û¯ÆǺÇtµô·N¤GoËK³ý{)HkäC8V·‰!.Ò)º$Dlç9wµ3·þ.-µzÁF„gM›M³Ç—¯Ô<åïzw¶
Vñ%^nc²Ø¬24>Ó®, ™úÖ…ÓtUÂÀÀ£éÃx‡��›¨HôR:ì#õ¢%C<Š€ˆ¶ŠõvÖ™ØvKTÄ6©€”^ª•$¸»xßÏÑLfm[›èÄh?†ùÚ&kC”sS¿Íßäã±-âx
N›[+¦PP=ù÷`2"£L/ðaÂèrSv‚*¢5’” «I¬¥‰&"d°
Dˆ¶*šÿl?ïC”éÒÞÖ'j(ª*Š¢Š*,TUUU8mUéy¤§:G*L裪§›çòn)¡ÊåJZfˆÖ“Ëž£ß™b|O$£ta²Cä±·}ñ|´ösgà5DT°?(9šƒÀùÊVŽÒŒHѹÁÔ}Â>Š‡9µ=Mô¬Æ.â¼&øÁEþ\~/£ëçƒëE®¾¿^Æ/œv‡¯ËD²ÀxW‰~Qå=Þ”Æ/"\W7)°b/ð³’šZ’HÏî¦ù²¨¬™E®®F|†DKQ^×±±p‰qY2šs9'k^©L_T­:QAES
ÙÅS~•zgÛdtÍœ§åéݘy¥4EDA-ËÔµ?ó-„.�E®j™ÊNŸ~µ6
,À3¥
·À„0H°ž—±™Q'à$TçÚÙz
QxÔŽšoË–]0‹´�n7”ñ &pTŸètÕôÖ­%É×ù­ôO™AÚf�l¾c6´Äçnræ"f�¬™î
*„¥›¾Žé0Ÿd_Éd(€¼Ü=!o„²9í‘—# 	…oLKgä$×ñÁ+xRK_u
O9 E
‘ž*Jï#ˆÛô¿£Ú½vâC®Ó¸Â
 ØäA…cÎØ÷�yâ7C€•Nrĉ&2pÃ�ïôßÕß‹{›¤´8í[»�n†q8â‚Q7ÛѤˆS"Ùî|P6éÎæWZ£	b›‰BÏ×wêã–¾§ú>¹÷�B>†ÀŠ«ªV²‚HeD‘P©jžìÔS8fkÔxV$ñþm—¦£î†ºäùÝ4Ð	Ñ+.‘I”¢¦±*	ÝÀ!!ÊCX…ìÀn)dF ˆ0²…
’É,3{Œª¨V%Õ¡1ós4Oß8›n…Ø4
wd50$-@}¶-žÌ æ�¹Uæ|ë÷—üò½“OϦŠ¥|ëÈ–¡Ú‘}ÃÌ}c“Û7È?ƨzH‡Ö´“¶ý�î¯êgò|šaþ¬~±Ä°�s 30ˆÈôÞ’o¯ø×úJj„g‡â1ȲA�Ôà`s0¨šv°hÒ¡n¾#Ÿ4dø�aàœàÓª¤pžO{�]
ð!H –¨yî^y:Q@`jH/½k£ÓŠ¶†01ƒ±‡—ÝöuiçžÎ³ƒîüt7š©‰ÚÞ±Œu1ƒØdÊa,ÝÂ?¡HÊ/¤F°	4i¿2!‰þ§'ÂÁQÖªÜ^WÎ|ç¼X§à1ã"¿¯êp<àu‡æ<ðÕ
›#>d·1þDLýr
Ïk—~Ãoðæúî0£ž£Ûç_fÒÈdÒˆÂ{�Ô…¢�ãÔü',ÈÏèê5ÔyyÛÖ ¨‹Ê@«
D¬$‹) "Â{*Q”ñGÅð…/Ð#
¿Þ¿³ÎÌ©åíìo÷ºêœ}�#cáÔ&
ü”¢vúO'{µ…Ŭ=™•úK?IŸ7Þj—

ß+òqèTr›”Ôþ§rS/½äé7g¢Ì—PŸ†WD°°Q„PR"mN/z3Ðo]éÖ&šˆ‹óÿ|rÎGŽVw‹Ó¡Ùÿ_j?‘z¦hYO¢•¸r¿„.ž÷òR®�B©¬«Œán"¸+uw&rÝŽÒ˜'‚-M�“xñ„ < Á'Í>’I+¿*ßaÇLÈô«ùTay|ªtW�HŽ3‚nS'æ4Hî4ŠcÏÃÑ«^­“eœÙáî+íê¾ìpw�ÜŽñ¸ùxƒâŸ>ßÌÒ!xà‡nª9à¼F°€ûTèë`>ÚP"œûØ>^A‹Vø:OIs•í°;“úûg™+>p¹ãUÒEVŠûÝ"¿ïšãÇþ¬ÚÅx©S]J¾
¯3–1‹Óú*]gÉe7ˆ�Ýœ–´#2}Ÿ®²B.*νNj­ãÈüü~” 44‰ eAÏ
=�"ßüz©Ä•TÞXªusiHÇô¥ÇOŸ0u‚+ô~òÌ÷Ù{º¼EF‰?¤Š‚
€‚Q"RF0Œ‚H0Eæa/ÄJP¡@VDQDóùÂð¬mÆЇ˜“ï";H„`:
Áú�¢Ÿ�ùû>Vú÷Ãá͹5è#ã{ï>ó�|§~½¿Ú<Ï�)}	&$Ÿ*tI—æÌÊ/°!óÜòÕ
–ÕzÝþ¹N|K³ëÂ@Ÿ"à¡ø‹rŸÌ…(ýÖº¿k�ÇÅ{×%z¥fîsŘÃUÔ;5/½¢£þØ+´®:ØPÌ|
ã�ï™$BÒ7ñ0ËbÑ\�ú¶Çü«ÎB˜â¯ˆÝµa¥ÕÆëŸö=ëúžCqKÏôüþ»².ÌÔü6Ø’¤<¢…b�~Ïœ®JŠ¬3�Ò§ÉGTšõâX¢©O2
¿åÃw¯ª9Ö	+ÎÞdË‚ˆ|E–r0wø�ŸvhÖÈ¿Oˆ�%ÜNe=*MN‡²v(Ÿ5ì\¨ŸUØXšcý�̉­Hu�ùA z+�é¸s¿ó‡÷67BbE’,m…gëô|½WÁõ9<
¨ÚxO9qé6ÑÅæÓç3ŸàR…:Æ`3“¼REBDd0ç‹m"L�òªAÀ4ÌÔ‡H¦Ž4mÛ7ÈzÄpبªQ>²I‚¥qYEp¥‰‹Ÿ³&„Ò¦°?\Ãí0Àlªª¶e/ûˆd §µmuCeEUS¬e¶È¨ÅDLné
Ӵ
*(²QªË±hâ±Tö˜P\V¬�bh‰Ê�Œ=GguŸÞ_Ì0��Ù3
¨ "�†×0;,útaÊÁB4f“
ìÑdƒ&ßÌItÍMì*¤ŸU£¤’‡€—,þÔ¹l²‘(–Ô“‡!�H¶ÉvÌ¢YuhFÖ!¾‚¬þ3Ž(Heà‡§wýÄ¡Oü$²  rf~³Lâ+@0‰(Ü ‘P4Þ) ÔŸÄf#‚®Íµ¶QÁI	n„ÑÛ|táò$ÚI

N6Íåš0UUDDcjRUOËÍþ«ݯû 'ˆ,8M2µÿͦ55È’Öès„ð"$ÂD¼«Í€4`ûŸMíÓа{DÙD­K¼(®!Hm”0
WºˆÍé �¼(`Š±�kƒ
 $]³N�
°-±‘m4€h-ÂÙL™›w PÓªº– 7|ÿܪ«QÜRˆõüÔ‡ªaýçïÅyõ¬©0cßCìy6®Ù‹„”X €4¾KDÅZ\ʨˆŒÈ²,	Q¢¨
IŽHÖŠCöKb¬šHR!"¤HI1skdAŠ(Ž‰,%mq\ˆ*IlŠT(ãaR8j×1–)7`X‹šn)F-)12ZK

…DÀª"e-’ˆZÈ¢I
U°DŠ²T²*JA�*qV‡¬êf	
C}‚
¤õk„"€Âê­‘ŒaRPY‚C&YPR@á€6�õ§(r/òm8rY9RP¤VX•©aL,N¿Iù¶Ñ»º™l¬©V(3™L J
Á´ŠÁH]ÃLÊ£D¡€
Z8pNåub Òz	WþŒŒÒƒˆ�HÆ)‡DÌŠAii*K-…¥•$Œ‰mKjÈKoÁ0¤2Ad©FA´)hV
þY””dQ‚$PùPÞ•„E#dX¤´iF#""¤š¶Å´AhV�¨0Í[ XT„ ZP1ÿ Àö-ÿ\å¯à¦ë€¿YøŽÿVß�äX?jóÙPX³º@ßfNA>ÏoEh0Œ�€2xÁs02t‹[þ­F׶e)̉ÂHÉÊ@~3(#EH(hh‚Pi6”$Éi¼1-$fjê­ð‘ŽPÍ&•Å¢Q€ƒm-*X\R.!U&¡ÒXŸ)¬yk<Émƒ¤1¢=¹öjÅr:£Œ�"%
9²uàg
FLœXrf•æ›d»3©Ütd(]«jÉb¢HÀA÷¨ÛBBZĹø¢ â�1Dq†/
`ódåòä2‡aïbÊùN~‰`4‚Òw~fÜ›­¼¦o¼ßu5„«i™†ºCUlpêDk´m9X@×€ÈÐÁ’4
Kª	•ƒB‚Ý}Z&w2Fv†–\×�¯
lû†zÞÑЫfKù¨XáJ!÷ê2Q!áO†÷‰OÐ>á…£œùfc;ŸÕzR8
ª*ü�Ü­]´ªÚu¡;À±éXCV€¸´O5íx¦ýO˜Žÿ§úeƒóA5¹Œ0¹¼òŸ`yx†:GÛim§
îº?Yîøà@SêÁ4Å@\¿Œ¤=Jkõá±Ûâ§#`„©P;»A`}SPöŸ‰«$öÚ�ñ¡)EˆÁÄ–�ÿ|øóB1X{¬�ý�½ýûØûÊ�ÂÑ� ¶‚3 »:ƒ&àÏ÷À°ìì—HTÙ‚,A�ëÓÃa0
’–ŠÇëœÞð„N³¤€ÈHMãã9~¸�¨¦gêDPˆ	àžD—+DêlóZ2"$ïI�€PŸ‚ Æ,ÆŒPQz,€(Š¢¤cX*,Y‰>\Æg³ö~ýhdPbH‚Œddg&‡Qnf8ÒT(|Ãï}ÁA37Byz”üe{ýuø@˜Iõ¢V¨—_x[<Â}éÕÈO:‰1ÐÇJUê"öF)=`hWáõzMýgd‡oŸÏG¡—éçùüZ¨�ZêÑÿ¡úÍqb¬¸5®ÜþŽ†<7µ0*®óI:m0˜(Ø'äúÞ
®Ûn÷ãðÄИ ùÀüÄ-5B}t?7e;cò(‹îß
T@F/"ÄE'Ü�¦O·OzáÉ�	AóÇÔn†6zˆ~¨6PŽD!¬<ý~ß@À¯
>•î>zÿqí£j¡þþTËP[¿kÉ�ôCB�ô=‡(E„õ	{=\~Fæ%ï‚oQHH�€1˜¢È#"þj5ª2�(Ÿ¤bþ�²­8Ú~‹Ø)�‘'íƒÝ“(YPÝØgê�ܹ¶�ìä‚ê�±g`OF?â/0WKCPãîÎf�s[w¬¯8RáßF�²§PÉß›ê·ùOÏi-þ'Ç]“2XTH
©ñó1€šzF0 2
DUN¢3TLkCü-ùeÍzÛf²9 ¦=†+9K,¸î(ú
9Ä�l†ž‚Ÿb#�
Êl…²LÛø“íIOå»ï÷ö•µØýÚù¦ټYñ¾T>§ùF%ÁxÉÜ*�^Pt”€ó0P	ÔP,˜e`dä94‡¦3T/ü©AÆ¥-Cû+ß
Óƒø¨2�âßs	ý•‚â*
Ðiâÿ2Ñ üÚߪîxÛ¤@樢¤p�UÒHÜU’ªsŠ%‡Àü¾ØyúÆà¨UeEë` H
YÙŸ¿YD
V¾Cí)•'øËOJû‹ë霩WÛ¶ñÑQh
¸Ü�2#	é	Ë_Kœ”e7>[¶ÐPˆ‡ê\-J!¿Æ¥r#SýÚ“F]úÓ¼‡}úUHöøÆ*íyù¬b¢
È
þ_X˜ÁóüUÝÇö‡í7ŒK/"„õ–ú;�ͧ?eàäHQøÒx¼Ré;(j÷€¨MM¢èbÔKQ/ÇgÕ€…ØrÑX¡¹ƒ
M2`èw•mÁÜÞ½X?å5NÐ×¼­žÝÃCBûÌ€Oƒy•óÓ›V0ë¤Ç*4K•A—Fµí'’ÄÑW”N[Ãipè�ÂaÕAê5mˆTë¤QÝç­ûhéÆå†ÙBnJó¤ ª£°7E :nPží÷Çi}âИ”Pñä¬Vè#Ò9
ŒeÝW5õæmyA"„X JÀ $�ÞbooîË0oÑyÄÁYËR“¯ù¬;Xr‰O¹Ó#CcÜ@£¤ßOLNV¸X¢à‰Dˆ@È‘@¿hÐnPú£·|HÂnkË5Y ˆ…
Qç’ýBRAIBIºL  €Tõ ÄQ�kqöÔªŽ]%žÀ.(M/ðý3C#xb'ûd‚bŠr”É?´‘ç�éÿŽŠ‹%ïQ¤ƒ8 QFG_^Ø“"(ÖžNtä_xò”BJÉÌ©¸³óã Þ¥"DÔU¢>Î_/›'«J
_#t=çà<¾ÁÄBÇ„Þ
¸
 .£?n–Ù*8�^¢"
¸0ŠoVƒR`	ã|z绬¾c¬+
`z>5’aõAþÞŸoêþlõ1ÿDYTUqd°õ$öEsRŒ>Þ‚².I1Öëõëû˜Ü©qô�‘
?
E
î.Sè°³zòf8(Âù‡'XQ``”Š¨æ4#k²;—Û|ƒ\	p(
Ã�äàl€À�¼� ÉBñƒ¨1¬~ãr©]kD6›ƒ�¡u‚Ô7pÀq¾FÑ6hœ@ÈhȦƒ!úÈ-Åã�ˆÁ2ƒ·Ëa5þªÄÊ
68\¬ÅœbñµJŸÓ´I¦@áCã‹ì¯ñÒùDÕø¨36者ý‡Ý¨ŸQÄñ’l(©�û›œO�íd%ǬÕðǦúŒ%%Tê‚uñæUŸßò 8º�PW؇Ân>[àÉ1øéø`øDNÝíHÈêJ+Ébz·fYd<ÌQÖmé/Ū|Ì*CMã�ªu(EADÆC ßÒàp(=v!`ÂgÈ4ï짎‰:¬†È'O¨§‡Y“ d)ì
Qáu†»»eÎˆCÐÂí`‚ˆ%GîèôL((‰’
™àèø‰ÈÌã§Ôi®·ƒlYæc?1Úl0_<–z Ô CZZ„<ÔnìÓyÑU™W˜î?xySkìàðÕË@Þé—}I•¯Èç^5Þ)|˜Š"q‰ª¯—8M		fü¬¡‘äÂ>�Ü°Ï b¾<ÅPZZƺQ™VtÙäÊãÐ(›Ã䬡IR@(gSz(M�\¥l�žGMWÐ6AÛã!Ð5îíß<–šæ Œ�ÉN-"‡ÛŽ¯ÞyÎAÁÀâM^¾À½¹Û:ú\!!!#ñÎ>a$:wâùO–~
ÐÝ�ï‹y„Ý)ð¶1ìŸ7g/[~c¾a·®ÏáaH‡p(u;ºvù‹Þ­dò>Mkdâ¡!"Ã�Uݧ‚­³	*‚¢SÖÔ"š†0Îß•
%I
XE‡­nê[©�”9ÎD9ö{÷Åùù
®ºÙ„$»F;KU-^éæž)¶™
ðú™áÓ°�Ú^è°ág`à&$z)j¥Š�W½|P_/Qï9¼œÖ‰9•Nt!ñÿÓG‹ØòˆHQÝ®»â	¾1ÿ7×õò*¹óÁÞŸùú?Ý?£ÕG“M—˜±u)Ö i%Öäë—úòÁ~FÏ<²û%��`rü–´ëöÍo7šÿá}!è:ŽÒ'Õ	
îŠúbþ~ݧ:•*
éR{JRǃÖïÙ¿Æ©yi�̾uÌúÜTRjÿ50ÚÞ5“÷(�+×¢ÎáöQí¢¿_¡ö”V»{>;îã‚Ý\ý+ÙˆÓïKÚY�õ�×ES¶Ö«>-þ‹æµÎ‡¹[Íär·�óY­«žÑÙu¯^:½äѬÒ4¿r±ËÔƸø蜖–ù8Ö¯—Ï/¶~ŸVXœVR]Ÿô‰*;2ð®œñ ¸ï³º<Õ[Ñߨ®}}‹ÖßìÒOù”͇ÒkçÒ~à]©O)âl &')Æ9¨•*x-–ÃON»V:6RQXA¹nïòì0GD$H!xaÛûŽâÖíÄíþKW-A>›¥­KþRÇ_gRŸ/?#ÑkX?ü±¯É¹Þf–¿†?*óñ£ç1ã>ci:ã%.HZÙ³³;zW«¶fh'ɺ¸tk[z7¸ãE—oCò€rêñ,šd\w¾’×›Y–H·VN”~M±�Ux:’f7ï±²ZsWØðç<"¹s�	™“\öV¶ñ‡
YãuÉaÆ)QÆ@PP²$þf½IÓìãZÄ‘HzJÁÅ”"XpÍG 9¼B)¹3ð]ëuE+JÇrÄ©bÊg%Ñ3Š_9ÇøK•Ì�/RÒu«aJgJ4Ó­ÃþÖ¯U09p¢( Ì”i±Pî[ö�	§?ûh϶ãÁV̯‘1Ãac™Žu¯I‡¬ ù¦òè$Ń•oy’’x‰¦tå;ŽÑ妮wuiêÁN„Žs“DLNF9Lå‡Aó�àTv› -Ûê´êòGĹfþ'+‘Ôéa°ÝRJ•+�J®»'gÛ„ž\’%)ž
šV$ËFzÐò
çÓòâÆÒžGi3(ɤ\­ôÒÉßwÁÀ�I‘qP¼†±æ#æÕ
ù�—rxTOJ†•½B	VðÇÍ�je2;0ýË‹ù-	ýï4™ŸÁAà%ªÚ1ãE嵆%Y#Àx|ÿDšŽL¼¹�û²å¯fúWÑîVÝ¡€©Q5ºnÔÿ<|Í&lú–MíÞ/¡"¾i4ÔægAαO,K•œžº™	°ûšø>~hÞK¾ß[È,!D‘]§¡Þž÷{áÛæuÛ|“;Ž]Ž€^ÃíܦMÖuµ+:+«!Ö/3Q7Ëúø7èÕZ¶ob¡¤_q}þëz³Lg×õTp̽:Ué›ÛÝ¡ûÅW†{XU©Hø¯Nµ>æ‹„g/}ìô^þ]OåìŠI^ÄÜ‘4­aů)j>ÛN}]èÔÏ´n¼’…�0ª0]DCgC>R©’EÄÑA_<Û4`¹µ5Fñ}—‰ÏŽÓ Ö(žõÍãûsHKÏH7*¢¨¢©ö5”‘a~IQö4ŸÛ÷’TK¶<¨8ø�ãÞrñqÉ(,1/RõJ‰(ÉÇ›Ñ÷öòRzüÚOYÔu"'·àÀ„Hy×Á³ìÊÂw™R>	›9çá
çÄo“ÍáG>äô§PzÔx«)A㽬7ÈñÓ{缟: �­ÄBï Ûˆ�b»ÄŒ*4ñ
i¦ßš.äÍ°<ýüQÎãß™5|ƒr’Jsh
žˆ…*�9†Îjc¼õiÁiZj.l™šmóU>¤§#VÄÐ]ÏH¥Q=›×êÓ'ùQ:¹cƘ&�/K/Y™þž^ÂvÐXŸ>‚ÿ=¹ãþ^íö~q<sx½^GB¡>ð5½„ Óm£˜¤%Àq¯-µrÑÖ t¤UUCHΡ-c´ÌzÎêPC¤T
kʉÔ*Œ³@§Þ1¸{äËè¼õ	àÓÑŠKÅÄ÷²U	³�¯‡ÝT´½·PP9;yå`U
]%ò’îá3ñ'ŸÃƬ¿ æBûq�²‚�K›©Ç­Q$¦Í45ÌÍçxä˜þª\Hœ…#2dNèã#ÂøUL6)^?{µ­Þº�BÀð0uÑO…\=PΙé²î·D½ÇHé¯&±üÇ‚Ô¦r8�"*!ns¡\WhY«?†z¾;yíçñõž”¿œÀ2'ÉâzÚHÀ‘ÀrbC¢G4Q	/rÍÚµðßN®¡P©yö6¬,òWé
›]CÜ¡pòϾ1Ö©†sâíÞ,¾z1.سPá¡ß›9—�Ê�?3ú×D$J~¸Áy#á¯+_ŒõIµLë§[!Êɺ¦ç©™U;¹>þZ>Zªækzû WfœZOó>ŠFg.4sz¾"•©É”fB	dw³»¡ÍM;®ÎÂÈx|Í_õN™rDcPÚ2óf2t©²oÎPÐì}5S†l0;�
æÕÓÛåê|í—†ÿfΕ¤¾uÔú}!‹Î³›Vª®o$�“3�íÜjO›@£¢WCEb9H�«7РàI¾³”=~M¶i7ŸGÒW#Ýå<�‡OÏ£™C_'%öÀú¹Þ}"ŒµñùøŸé·Z¤ç¬Eü—•Æ‡h_¯
û5t'Gq¥oCEf!‡�ˆ()ÉòTðYž]xa;ªKö:“=[ÌäÎ+¼¢gš�™ýû)€sË«v§
OvÜñy`�'Q“QœŸeæúré]‚Iÿt§)ÄÑA_¯‘*ÊÔUF3Âå— ¼èåå.ZyìQH‚‡OaÜXO’"NÞZ×7EžC´£M¤ÊÀFÒqØëLÐ^Aò]_në
Æ
�Ý~“.䇧A×Lç›O›(ßRW¿DTÖ�	âsønå¹7-̬ÉólîNr°~-ùÀ°DôaÎÒgYi¡U±º"\ýó�Óñnœ+Û†E¤Útž.4âÃi³¤£¹NC#ArP˜5�ö3l5ì<ÃWÊu=L¸ýåzÕ;gÿ§L·¢;Q}#´³Ÿüµô�úp“8§%R3Úæa6RCgWµº)2ê‘Ä9�XæEUPò®O2'¿-²#Üú±	ŸÔP´HD9Œ*&+!BCƒ°,6lPèF8Ÿ"ê̇#+wZ;F“Цîû—«“6î¦ì‡ ´Á»ENdìJQéBv¤WÚçk¿™çå5®IQ®zºY¢î‡TjêÇ/ÝLcC•sÐçé¼nþ@í¤—Jdò¶áø’c¯K®¢¿f©Ã+t�å�ç½ìíMt³¼‘!ÃkŸãßÁ¶ÞѤΈâ}}¥±l9{ßéÎþXòì4û9~¤…ŸZ¤îZ.Qê¶é¨laš5)Øëªx(ز�úØZK,‹©½Ý›Fë·ß™ûi·MøY}.iäëUSõ»pìBg¢UÊ´†˜J0�7EVn£æjdíVÐòmoN£)õÃñ�‰©¨�siqx³8¦±j$Il¬ä®8ONËêØ9o"³Àá:,‚W˜öÍôÛ½ÖÊ�‚ùÚÛ*˪7Ø«‰vïD;,"Ø·%Ú³À>{¯žæ(9Š¶C+%�©†Žº)Ý
y%7Ý[ŠŠh¥Ÿ—¶h�vòuäbã—DýËz“k—Ö�‹Õ$h£bŽ¶ˆ.‰é­a)ž5Ëed]¢ª%êŽÝTÍB¬Ø"ö(]ïÙ̹݂ܶTkÝ[é5JÁiÆ#´+»4YPú(•ÓšúcÒÚÕÄbÔW–ªJ5öUv踪“;:›#ÏmÞk_u4²}ÊP?ùSl†fn7¡´®¿äù#°4O\a]NžÎÏ0ª*;¨§ätQ¾Ñ÷Î+6ÅöMi”4aòhôÎ
-�¶¢-Ï1÷n²ú3è“´Ñxîð8¹0Vm.-.¦¶Ø»ÛV™zMöú,³oûŒ÷›nb€ñeö­×“ê5àOdFH:¬ÎtÛ�¶¶·Ó+]Ï&¢cÅ6¼æÇMJø–[iŒ8 F¤ÐéIªÂë3fÓoq(?#ØòˆRDê€$chÁ�„KA-#W$Ürôz(
0å�TÔFã¹6ÓÙÍ­Ý[4Ôè�4CSœÓ:E)½V£ÀkEºDÖlË–kãÜ:	è@luúªªªªªªªªª«UUUU‡XP°UUUUP }aBÁ"¼¤BJªOð6à0+óhù˜Ò)Š¿Ü¤Õ…ûÅäm‰ö'Lê…ôc3uhH-âÝ܇ÀXGv8.wÏnGŸvŠL…8âîB¡3uðä•�­žµ£™_Wk²zT`ôÙ
­“³«µ?ª9–ù·
ÚTUVw»Qž€«@ú¬‘ÇaÕN:2iÏÌî^<3dZìEUW£éFÀüÑ
Gn^®ß|�Ù´`Ü*W^yðI9ù³C^v¯¢Í÷Kž‚¾ìÜL¿ ã¢0¶‡8«]Gôws]Vê·MüzwÇt=qË×Ù¿Á¦²Ž€à'ˆZüUeGƒ?C®Ñ½/v¬#¦˜ïéJ(—T±reíÌÕÖCò˜wap2Lscòš꘦rr¢4[IÔ±XýMhµNÜ*„gL%¼Âù¢„,
¢„R4Š„ç:ŸÅR\êl�Í™ÝNÈV#

@Q
CŽŠÊŒ¢g:m×/t¥h=Û:2ùèYÈ;2¨7­hÚöa‡‡W.Ú‡UaÐÅÆæÔrªO^zK�u¹¨Ô±{DÏ7<Ö—ÓDÕmÍ-¶×b�/#>é2ëIbÏËÛ¬±¿˜âCaÌŒí,_a1ÀËÜPKä6!Þâ‡(ð d<ññI P^Gn¼�‡I?£F=VKÔ\-ûºUÐIoëÍÇJ]¾‡R΋U•Nò®…ÛƒX®[ÔáL%É8¦ÙsŽjû8«ßO–¯5ûNfs*�Ôûh~Wc¾û¶â4lr´ðoy–Ô98;§_¯¿|*Ø^£šžHØVÇïüÕ\ìmôz9�]}Šåž“ÜÁïZ…UÙÚÈÄ$¬Le4}‘qu5Õ
mø»UOw¯F¸y÷]²iN�úÌð‚[.g@Ò¨×c)°B÷—3Ö]d%æ¥tÅWÈ„|®WXüý½Óª×ùSgµ¯*+ð܃˘Äqbß¡ÛÇ÷o®ÛŒÐ÷^h¨ôßNë¶4*>ÜÄOç(ÙPùâ¥øz¬£ˆ‘&faŒÎñ½î¥º	2I#rMjÜ¡Úþ·>žÓ}ξ®Â|œuŽ}Ñ4Š%Fùòf-¼©YFXêžèÓÝu-±PêxÂ'Øä]Ñ	ðïù°Ð^!�pýè{=rd<¿!#×0Ãv¾3ÅIC!ÏÛXXÈ&†zÉV1‹!ßâC¿Ùùû~?ɇþêì4ô|~Í¥‡‘_ò#‚ž§^ŸÝžfCq
„Yþ¯øì˜È¡
U`1 1Eb#E�?à�¢*CîOÊõ�¶‘HŸáe‹P"DcXÉe�YÖ3ßpLÆ)²Ê„/:@RIÖ’AIH�Y"Â(
’°ÿPRª²~Ÿá—:xÈY‚¢
L²*Ĉ"£'c`ˆœ�•@d
•…TÄø°¦¨±ƒBU1""¤X(
,‘`ˆ²0€¨2 Á
EÀb¬

€Ác,€Æ±` ’*D`¤�R(‰K0”XAAd�H)Õ¡l
H6Ê2,ƲئöY4RŠb¨ˆ£b™eŒ ‘‹#‰HªE‚Å‘F3']ƒØ´B‰T¥J"“ÃXl!%	Þ}ÂÃcE€ÊjP›ŠrK`Š0Sêóæx-‚#Ã!XwÝ„ßžû"Ńëø+&C�˜ 1_ÚKAQ€ ÆED;YA�fÓà¶d,dõYüâa'ê�íç† �[Ï¢sd0À¬ÒU>í
2{»¨(œŽ³&¬IÌÐPX( ‡Â…×_
±6XŠ‹A<Àײ•g4±™avB©Á
3²˜gö
Âò~Ú©|Íýc¼TH'“á3¦õ/™SZ.ˆª½L¨pNi“Ej©¡¨Ñ?`°fÇA`Ž>Ô?Å<€g㊄‘XÿbycCÉgÉ�ãŸCÃõ$
ãÈ<‹<«9ò�7¥3S2PdÈŸg㋶º:Ö‚æù§NÕ\µEUUK12*§ä’õVK”ìà†À‰Cd>ß‚ã…¨DMÕ8a‰ùÂÃ
g&‚¤
SDEöv¤py¹Új”ÌBYC@ë.‰äLüƒPDLóÏqv@‘: ëŒ†yJd#…=ö€bQéRl Eú Üô	CHÔ�.€�j�lû�À©ðG¶
ЩAó§X™y	™@LqÌàP(aäGpZDGÚÍ®1“{�;Æ^*«�™Í8>32–NѦ¼N°ͬ˜‚BþKYŽÈg5m™ð7�ëã1ˆ^(=àw”è‰"B"©¼ §Ëp@JôÕ7ê {ÄÄí²®!œ_D '8iN¨ˆ¿Í
ú䈺
�
Œ`É"&"’! ž˜â ÜE?º>¹†pÆ;pÖ(¨ r@‡±çÎ�;ØT“±
“VÎHCf"Á‚H�#©ÃÌP5ˆÈ$€)"
œDt‰"¦q:�øW—Yòú��îùŠõ¦—á?¤Ôcö&Ê@lh�äš-ºmg«…(»uX,CV:‘�#ˆyÈk;ŠÞP@´ÁIkA¥ü7ä^)òVd„4…¾sÏ!ó!I퉷ã>°/¢ø
Ï
ì
†;.2x!¦„„˜�ÆIRNŸWؽzÚ(!Ä|¡Q±
A€\h}d¶E�Ò{‘üéÖò`n’n„b‡e¬\!¹Ò�d€p“€OöòŒ ¤ù�Ó2Z¬+$ã,Éñ@G4ÉÁµ°M¨3ƒ9d£$P©hþîAþ'gÄ(¨/º‚ÀPR¡ïˆ€
ØKH
"
Å

ƒ
ˆ¤öÅ(ˆ¤‰ÆºP
Š0E€ôDÒ,UQR„öý'èuLDˆ}ëü_‡äúßà€Ü,c�ÐsE,E6yØf>úSýQ¼@l?
~mɇÅ?Ñ$¾ÿÉs�
u½'R*ði*$€óbîŠé¾h~Y´ÚäÅNº
®,ÎœðÆ×\,Š
Ð)´``@‡Û0BŒ
ÉìþóÔ]†žÁoYê󆣩ßeˆ‹ª€Ðð쟮+þ«¢™>:
j¤ìþÙ&¹L�|QB ‹‚H¢H H¨Á
¼€„EB"1U#"ˆ1ˆ(1
 aÿ8`Ê‹üÐv€ûŒŠÀ"1‘€°A„�þhBÆ

ùˆ P,EdWÃÑ(PLb⬌‚âþ°~ß³ófµ_Ÿø~"Î0Ã8?ñ¾oä%2K¨uŸò«Ì
Ñô¨ž*XÔï[ü&¿/âž1Œ~F¹]A/AÛ'=õ겡HÅ›'>uÆ56æ¾=6ÿ�{‡th“�qĨ}Ìò_Ü/êʲP�ÌkÁ€WªHˆº¶£pØõ"ª½®oÙXõ%­�GTÏ“ýÈöäsŽˆhyzš÷¿_ó‚7R£Œÿ¾E¡=#˜PÏBýìëêÝM:{wöeÙ·&s:2Œ©ªš­¾ÛŸÉðŒ«²ÞüõÛ»ÃÅâñ¾7Çný»ç¿LεÊ~¾…_G‰�Íƶ´»b5ÏÚúËð�Yß	C¥×|FW7‚
ß¼ŸDEYë§wwt�ŽdÆ)ð_9¨>Y�$÷#ë,~S­,-¢Q+K	²§PFTêáèzÜÇõU­½Ï+h…¸k69‹wT¸Ø~a 4²²²¶µ�®üáp¸\yr¹\®|úØü®wθ\.-öhòçªð¡¹Ž;?.AÌò¹ðýëÆú}xåo=FãžÐu§8œÃ½TÕTzKÛ¸—í,Ïtýøí:É¢œYSœéçÆf5©‡N)­Ñ9ÍÆ%ö”Ô)}à|'QÆ£…¤Òµ¡ö•b>¶>¨Þ£kI¥kF:—l‘ÿÃùÌ÷|™�»éQB•ùªÄÑuÏQÊùŵ4¸”¦ç(å|&þõ+5íséPPï?nÅ\™h_¨ÐÄŽýÍu}»ýO´î+ëïÅãèö·“SÆzM¯ÌÌÏ{Ýô@¤”ÉùWwâú¨{7Ÿš¨¥?Ü‚ç%|Np¿¼Ð4¦¤²F«Š(¤Eæðqñ6
��_=ìswQ¨¾øuŠS^Œܳb1çf‹ƒ·�YnoîT椤«b
Ó,ÓÆãÏIÆ®KùC®³Šc8»DijRŠ§µWÅ°ÕK,¶¯&rAú¨Ë”Ìjc˜
¤b
[Ñsg‚¶ºqèhåŸvèŠ
Šªä	­^½üÿàöm<möq' R¼dˆ›M˜€AtññÃg´Þ8‹•Vã9¡›7…�ÍL““™£Ëš)YßQ6ž(”¼™Ð1ÊzÁOja~sÖQ¯ŸÔS#a×;îØR3K¿ØØâÐâ¢S¹	ômÖçuzÑ(w¤íö°tU‡v�açaå}kAUU|cYj0ï`ð‘�¦ecÕ@„é{I5“ Ë„‰/èËæ§iàtI*£Ê
Hó(
* •(ÕSËš¿œ5g�­ü�Ñ-ü|åˆ}ç»qÁÝ»¾5GáËžMß_vÄR4Éê×-,÷°¾îâ§W<Ñ}|îýڊäԾŸ“`>ò‚‡Ö
�ùÈx{õl$�ǤGê׳ª>Sá;¥™bjöG
ÚL·•‡�89ÎfM*ç1Ä;
±2.…íé²Â·‡Þfã3–Y«5Í’ÃÉi°”é§zU@°îp |·Ï4á²û3¾·*i”H\y½ºab­%6?
~ùpX
¦Ý¥EÆ ^W[K�²1ˆÝšN“£Ø_Cì–{Y,¿ZûPE©ÓZ­DF9|u¸îNvÕçu˜c%Cb¢ð7f0ìRË_g#:l¬ÉÞ•\èëɧ¨–#Š„¢#¸ð¼×—f>¤]0y¢¡’gyÚÂlDE&»øµø´µv]»E×ÝØ×?À»]ƒ7f.rá†B먻i•¹cEY“_}–UT*ºª/ªR�U)NŠªªÚªºªi¶ê뤠¢ÛŸ\çmÕ×M6Ý_mWUUõ]·>ë颼)Ãm®ºiº¬*«­œë®ëg:뺫jªê­®ºiºÉΊk®s}×Âõ4Eéo'…EEâ‘uÙUmwemù]9ã•uÎy\Õ×UµUuS¦Û«U®FÝMUS|i¹Lv9ʃµ”G›4£-'DLÄßíANCüñÍ–é¼®�r~sEïh”L3œ§/Kêðè燌ßѤ÷§bEÕÂC°PY$M2xL`‚H  Š#¼©Xÿ»¤ÁŒPPq@ô¼Œ¤{MÆxoæ©Âª×cÆ?9Ym›¶R!mù¾�
à
œ}”¯,8pâuBW²óé<½ÚøÅæÓQÃaÍ/‰š*¾Fâ�
=„ÓΠ‡i/"–	¿
"ˆTM?m9åÔ"N€;€Òb_>×m
2`‚¡
NãDˆn²È.yXž&7r¦
%ÊF®N~nŽ^xð•Gù	ñ 0¦Ãâ
¡Æ85œiþh"š8¡G�¨9WËÝB'¿¸Ä1éëç=÷¸rœ›7@yÞB?XT^mŒ}dùå¬6ªŒyúc¿PÙÊg«¡º:‡uë,13¢Rj’“î³�ˆÚx#ǹù
fö*¥4|4¥¶Ò–Ý­ZÖµ¬^0“”8/»èŽŸiO6OwXïÌ}ǽzÇè„„Ú�>^ =ÞmÓ?[io#ko¢øt‡‰î(ùÖ6áI€÷²œ`Y‚z{x‘¹°»wIJR”¶tiáEH´ÓM4„!M4ÓFäJõ"XjDz"ˆ8i^V›®ºëª®R”¥)ÝuÔf
Ѫªªªð¡Ü¥)JVYe”[xX…£
e{^4ÀTé5Íç™â�Hºlvƒ†!I®!æÃÃëæ9ƒ0Om~¸YwÙ,ÃqÙ�˜¥Ö}"¨7S¼½ÝÁè)¨Ý%Jo\ãî퇸Í!ð@¬ªø㮣þÌÞATU¡>ö_UzÃË„9~xø)!v=´de…¼ë¬ý5…>ŸV�ÍÕžÓ— ÆÈD‘
æQZÞ6ŸŸy‰/.ê
:.
¶m(¶�Xv!‘’$�ÓN9Àð{Xá§ÁFxc!)}pèpXR
Z@4ƒ˜-
	!¯»�ƒÉ6¹|±gøj�PO}0«�pV\ƒîÄg$ž"b½\÷”‰ÍVÊ)—¬¨¯ž½^¹Ò	¦h³GÅŽAÛðÏŠœ+Ì<Ì*Š)ÚÃ@Ÿ#uª
ƒ¼`�¨PÚë”}WÐÆEEuë.ù•ðA¹\•‡	ºTl©×q!TõÄ–.·_¬ƒ¥\7?
M¨	(ÌKG"l;@¬f2É�ôQU¶£‰˜ûs€B$ÁiF¢·²½
¤eH@*/ºq2ð5w¤hGç/Uk�ƒQi›:r
†á‰úvxÅUT4¿jÏÉO�W«Æm›®;´îeÇ­Ö܃Ï
þ�Ðv­“~µ…íl‹kW¯1ZÎá
þ9§:þJ”KŒP‘|ŽŽ}±¡
MT¹(á‘É�.è±4RÇ2•ý†cзÎzÉo›¹<…Ô‡ˆã„\ò#™9£¢ö|	ä©AãáŠèDI  ¦áÐq¨TAãÚM½ü0-íÖÙQƒ×Š¤³–¼øæõZú)§Þoîɧ^ÍJÔòéŽ;EfZÌ3ÊÞý)Ë¢•s÷D·^”½Å±Ë¡;nâUU×_äPS\-±/}c„ÊvòÀ% �íXé[dUíêcÃÂGŒ8ë*	È*äÃÆd=º¨)CÔÂzØD™�ñj"]kVçgòxM/“"ñª”¾€R
@²aF‚„Å•ìHƒ
vƒ{Û=&¼O!ÙÍíûÖŠk§£Nµ¦êh@NG#dCS~šô­ÔúdPS
z4ÇÓ޽ׯ¹Î¢!PẋhµWƒpÛ´ˆ¡Ü(§—CŠ±˜ðrmFåµê8›ÅÐä¼â�TnJ+BÚWTžˆf
5n…8�Ôð�âãKîàj.3pÀ¨ÄZ(,ñåY$0M³Æ8Ô\0€—Î<*ê‹i¥ ö^¨Ã¥Ó ” '#ý—ÝB‘EyÓ¾ÑjìM0§E|¾šPÿHZ Õ¨†	Èj.3ç×»ý%gŒBtfšòÌ@3±dª@ï.DÑ.N÷«1»}ì¯t¥(¾ÁÏ—Û,•²1ùB^u:ÕjÌ5cUP”ÃÆ3dkFJ¹Œ¬˜Hª½Uájqe>s0VµU§Œcêo9Ö'9¸ºY»l^s¢‰ŸGÜæ§QVù‚ï[KA—§Ãļ¬eõ”kRño˜¨½~Ý>ëY|î°ãÖñXÌË�™–1ŒnÏ9gi
†[�Àµ2äo:©¨²°öFŸU4”Lâ­ôˆX“YÖ¯)‰†y©Œ¼ç5\§-·Ð°‡Ò4�´ò¡3�0ø¨)ñ•+5Œ^áQXÓçΤX£8É‹#wž_®dÖ&¡ÉW‡Î ¼V‹w’g8�f­�|LFµœ¾ŸV×Yª#3ŠÅeË39ÄA‚«3œ­ƒPõy¬­h{0îšL¾nÙãõq¬½]ÓÇp=©z§JíÇB¸. ¼`Ò{Þm8£jéD6�óv¯:Bª|Vb³8�Vaêu‰OtæmeÈ}bãQ¬6-T'Äf±‡¬iCM­-M’g5WW*Ü™ObÍ‹
8gršpI¥‡�Vê`¤«"ÆZ�ÜÃÞë9Ù¨ÌÌ«yqNo3©‹›·µ0ùÎ!ðê®ó˜{Èø’ÝKâß:Õ«ÒË—„°óÍ©‰}c8ÎsF¤zÍLÜÛ(š*îTY�N¥=Žbµ’të)þ 0d'‡OZª®;A}!ç‰Qhçx•¸~õÅ^}3�1àÄ´TŸîÔu‘‘ÆO9XÝU8òzÐÏ�ØšþH{ÊãµÏUg«šI_ƒii†H÷ßÂd”òªò§/ÑêG&�‘™ìFO¸à¥³æÒÊt,ÈÎS´öO¸|=Ë–›çí�˜± 	ñï°éÚw?µþtQ}ôéÜ¥Iˆ´ƒ#$	!„E2‰D‰Á"A¡‚Œ"‹h‘ˆ0D(‘P„‚H‘abE€0þÊü –ˆÛŠŠFø§’ž1™â?š¨O
®è«p*ÂPj¡üó··ó]&’¹ìì8rüúóÓgˈíŽ
°‰DˆB)¤$"+rš	9ªŸŸû¿äÿ¯þÏ¿?wú¿Û³?øäò÷ü–@M¦ù›Í/›fã­^s’bTïzøþú(™r‘ï˜Ê¹Î†¹Yñe�ú´CM`ÄwÀÚCÓ8ØIÏ}P˜*Ö0ìI�F·ŽøãXáu½&ýã—s¸ˆE˜
TKØšfd„«SÌÚ…™Ô]oŽ3µÆt›¢1w2›ltå²i¼2Ž�ÃsROTài7I˜¼¸Ý&�§oM¹ÃÜBK»öÞ¬¶m5?J)Fb=Vpý¶¬³1h€zUs 	ÿLˆ‰$û‡Õ9\è:GðÅ+þþø"¢ÂJ„"‹ }ŒGN;-'öÕƒýàoŸˆ}¤ÿhÃãÂðƒ7Cþq:‰¡¾ùgŸîêuãG㼸Ý334”|§â=÷w
šiƒÖ
’`ÆRËIaCdº-J	°à«˜=¶�?HyQê #á^òh>@ö{ÃÝüƼöK43ùÖƒ~§P.êŽ2
G�S"†

sj]’Œ
I”°Èê^š&M$‚еÒó” ‰d3ƒ8QÉ	�iÐ 
`Á$ÄÏd=g§Ñëàºé�û‹¥Eälô*œ†6wÐ-’õËŽFHÝCùÀ(Îô)Ñ Ž*„z3*…5"Ð7µùœùhg%ê4…DÑÏj£qp½å‘6Á2ý}Ü“.€óô
!ê9Ÿ2ªözx¯Úº§š¨šRîî;¤ã²OUUSUDʱÆ(¡0m´,»]µ³šÖ³5`®Š(Ö¶6•	„%ƒ£«ŸcÀ/ÓuÛìõê;—jqðžG‘µÁòŽÙ' d°«i³
– C�
–Àg+
Š)jv5u8‡Öƒ®Ì
ÌLe‚GÐÞ �g(à2°&ðØGLêïNÐ,:FšÒ)å‡Pˆ¦ï%b›ÙØÃ)‚„9f€Ý9�¿�8aÈ
\DÀ­¢}Ê)HD‘
Ê΢’ôý0´`±AX0@
Ü?­Díë§äÀûä
g¤õRÓ´L®ˆÞÎCØùaúø‡•9“ˆ±ËK„$ṎÞZ?ñH�@M òÄ9DuèfÓ“FZŠQ¥L7X‹¯Í1qäÞ`Se8Å®Ç&BCLÉ Ÿø}½'‘�BúÇ�yà_—¿ÄÌL�&‚j;Í«ÂŽ0¼¸OÖëRïð�F0õ{ýe–Ï» U(¤¡«Ååu!?jU.o±Y¼èÓ®£Ú_^šlQšŽxi€]XV†%µ¦õ~Y!R¤Q’9%»ÁÜø%~FDJÞmàP
�Ø‚Š(¢Š(¢À•$-ÀædP¡ÈG’‡ÐDd��ÁTéê[RMÇT5›èd2ö+»Nø2©j¨ô@.ùì×zfdX0ææ0øÀ�"<2%†(ô,Ê|»µ…Ô=yv~?O0¶}�$#BH„<Å
Hƒ³Q®&Øö	ëÞRC©	›ª Ú!°¼àÁuz^‹a�|³0-E F*¦¢:FÇV°ÐÔxë‚èš³\(iÌeÅnWoÐ�Š¨(T�y`á>M…WêÕ(Ï‘Þ´îee	ˆ&ÁQ5;ÊåU7˜s6£y­Óšeâq¦‰Çv~oШ¦™ˆ  P"¼ú…ˆ¨ÜRu¬íb8=©™¥	™A1wžb„:î¼¥Ìá!¿òB!€™ÃB¢¢±€hŽ›
éd–X1R×�.@$S	# Aìÿò�“ÃÈ0Ææ
Ü©¡öœR�ò-L1�0ñE50�Pà”*Q—ëL'fó¨¥LR;ñ«e8i›–¹zÿÆ	¥
�
2nƒ99—KšŠgÜ&ó>}Åà± ÷bç|]n¯\?’S1AöÃ6ç�7#T9ðÆ[ü3
ü³Íx§V­{4:’â×Ë`´æXU}´a
†¨�!ý?1¯ØÅ­áxŒR’TIHƒ³Q‡­AE¾hÂꚸ´5ÞóQ2›srÞÖŽì®kþŽÍMë}i­‰:�èû-»'¬W9'&¡Ÿ¢-¥¥íJ�‡z·«ˆt,7JžJÈ.3H9yJŸ
banq¾5¿Úºï¹¾Ñ(åÁe�ÜX�ºd¡ù¿Q†¸Âˆ=ð¤d†²—¨¸«ˆy±gUMìáöü½3t<ÕJÝðïAÕËâ;únkÓ„¨Aw¶�o~8ë#½Rä«°ßà¾Úsvõ¨ãÜ„g6ƒ2f¦ê)ŒæÆg�no,ÊàQM®EÞ¶ôe5)<þ'ŸŒ®ŸÈi¾Ü]ª	ãÓØ¿gú#þ
�C/w‰5
ƒª¨¬8Pã¶Hnv¸
?å�ôÚ$ͳæ©Â{ôÓ)Q‚´¦�‰S™YâØ?Äî¶g<³‚„¸‘<a)T$Þ0DûŠÐ 1€fdá?ŒN¯O+r·xüu>N:¯§¢•ÿ��à±f[¸¯Cr§§¸ŒéȈ§ä00ƒ[[?J6}?aÔ}¯¬§¤ùP�‰ØÜý%4¡F@
�
¢¿Ò~óHg�f‚„
MkÖ�-fLî44šc:k¼Mã©k½�f«6;Ö•
Ci¡7†w™6°  ©
Á@]`TÎiU5ƒPÑP‘På.h7Óä8È3ˆB³å)UA$AÙ€e°(ƒ àTƒFÀ—®q±£c,P’bg%Žo9)ß:a™¬LÌ07ZK-2"kŒÒSj*4Ú@R	‘€‚©ˆ4™ÿ!€È.F¡÷	V›·r/
€G�À6 d0@ƒƒŸ*y�üߗǾL
¦fUn²'i×øaÓÅ´¡ÇÍC§¼Ÿb¨)»š´#¹>ÿõ`ŽTQRš:Ï{æºC÷€x½¨‰�
s;“SyP—¼ëÎ:œ[Å}ŸŽTi(
Ï~}AœN=�ñí]ð¥u^-ã핳¥k[k|,©§t骷C*Õ3è	m•­’Üb³=Cõ�OõÏÅÊ;È9“û—Çaõ‚zôU¯á ž~y늶í\§ó'‘�£(ßmÓ8Pæ’˜Í÷c�µ>¨½Ki.íM(âÒà—�h¨º�#8ü]žSo0w�¢	CØu˜�`„‹@Œ[ñ|^‚øßIXSNóxÖlË��{ú°KÓHôs› „ÑÿnËÞs§-è’œ"SÌ4XȵMCŸŠhDÉÀê¯èy€LŠrÞ…
H©Òœ
) ‘·y\¯6ýq’BMf|‰Dè¼ÜÈp0¤ß+‡»G•¦vØÖ‚�Œ7,fï?Âã¨àÐãᯗvr®ûŠà·,÷ ö‘)³äŽö>Iíóå;ßvÉÁìà€Z,é0“*šæÚÂÓ±wbeѧ]?QwÏ[ŒT8žÕS†mž¨º2‡€i¸Œ¦D“ò”ôÄqÃc�h
.q�2ð,¥Ë–{7?|ùã{óóßFPU¨[#aq–¤¾§Œ•Ù›iY@òÂÂ|yßßDφÊÕwr.ÔOÔIÉ`tBÑÉÑA}’Šk9m„™_°Œ—ÆÝ¥ñ*#w4ï­•l>g«+ŸR™Å–ÍE-eÑ%|Dz­
Ž7ãéÔêP¾èYFç!<ضâÌ2§+«¨½ªa׺ñ–¸“(”oY÷,[ùÌÓ…ÆÙŒpí	(ÝzÖÉ:ãK¯Ž°l¡w˜
òü­©ônÑD÷€ï±ém×Mÿî»àák\ù¹šÊÈ…ž×®(õ€iÝx„Hçh!|——\DS qiÏß5}<æx�zf°Õtôxžs5tQR殪¥6¥ÒthJŸ#FmQ�¿’ŽJò' Tq¡Ÿ•lÐ’Z *€ª°-çÊ~
%ªþ|!cÚýé@EQPè'@ôˆšª’ît£pc”h[AbÖ µ64W¯¨áÖ½>Osî¦+Óì^õÝíÝb˜Žî*z
EHhA~»Y¦8ìNØá�ʉI¯¤Öc™õ‰àp<à0UU,œôkª6Ö·Æ;:÷g§Ï¢¶Yl¢œf­®»ó¾6ÅvŽ¦îŠ/Ä{;ùºúavÆ).ã�((*;òî`s˜Pdßtál,V¦Ѫ
£IKî-=Q|^‘ô�
æãéʉïövcŒSN²¾S0¸ù0È¥eÀâ
(Ïå0g‘è4(ˆFc1jëÝ—zéæ0Î�ŽBuä�ï¦TÄÕš<™£ñ•[è†[Ä.{²mäp9µ!
œ/eeì:¨�`¤ J(¤ ž£cŽAp�b#˜LÐ FläÏ�ô–ÁTPX¥>ô�Ö«‰~€Þu�ÀòÎç\ãÁ
ó�Î?>Ï”�¢ªª¥ QÚä¶Ú³ÈQyLFAL5G£×L—UfS.€“ZúÊZ+V«HnØ“Ò=.‡s�–Î}D”€3j‡ÃìÃÓŸfžaÖÚù~\Ímá2õókÕ¹tpô�Ë+„MÞ“Tl TAþˆ3þ„
(�93šH(o~!¦tT$$¥„b æ” V
DˆH`,‘‘ø Œ"‹P'¼Qg¯¾É¨(ŒEXDd	P‘dGäééÐËõâ(!�D^˜*‘
,Š¦ÞCáaüwÝ͸³¬=º™P¥" o<	2g`(>[×l#ò¡ã½2SxQg»ÚÏjÎê‘žø¥ŸÕø¿®ÿ\’?îŽ3¤w&ýì9­ðÃ_ï?Ó°¾ÛГUŸÝ�ÇΕói7½_1†²62ÍøÖbtŽ0oyÕ»A·Ìñ�4ÅV¯î\ïg^žËNÌÁ·ÖCN€ÀQk£w»ºÆÝ-é)�»Â¢ƒÙ‹PÊnµŸãã‹’3WfÖÆå7ÃfŒkrè•Ú<5A(À‡…¥)¦M¢däÉ°ÃK½Ó‹eƒ›Ѐ©ü;S«Ž;‚AN{ÞæÛ40t"œ’›—T\ÙÁ´ºÍ:B„c
_Œ—"Ó…`Æ™zUMÙúîµÏr©EwþÓ¦œŽIYÕ™‘Ô·‡*²”y Û9xoC?PÞ
ïÛÈÅ�VdÉJá`Ú¨mÎÌ´¹J*mšãÈã�S”‚©œZŒЭúÓL­�†bÄÆâi
0ÆŽ!ϪÿÛñ¦ãÆÕñ…@�/þü,š\ÀÙ+þã¿ËÍ<ùlÌ�PÂþ7Àÿ\ȘîWmcâ(~Æ'¼ÛZÍ¢¢Ê$€YH
SÊŠEUJ0žÃ(ÊDÖŠ&çmoÌb	¦*i!CƒÀ” �}T(˜Q�(i”�H…(Ó'®ä`À›h6L)(ŠRÑÜ{a
TŠ�Pt�2´ �,A–µPF5M‘¤
€ T
…:�±’À²@p¥²¼¸,F3ÿ4صÐHÓ ØS,	hÀch•“Ë,rØ0MERTÈ�6�ƒ‘°ƒ0ÀÌŒCN9[ŸÍ?†mªh„Ù]üÉB§»Z1ÒˆpãYU?Ù�ø¡3f«‰#½ØCtº†·V¬‘»�ï >äáð0
Ûn~ÏÏû?éç7fì�È’W=ú`sþÂaŸŽ�8Äe
Ê7àï‡úsÿó’ø¢	ÐúÅzÙŠ«F¿�Ó‹:Ö"“˜·¥ýdëp°™Oßþ(¤VÕ²šœçGƒßÕŠ!âc¸¾£ZŒ«§Æ³¬kX…­>µ­c]|­€eŠ¡`•™«ÐÓd6s¥ø_&„U†sç{<­'Ûê®ç+ZÞëUý8®¸ã‰Ò×nµ\jOè÷*Šç8e¤=m{ÊÉ

)|�÷Žiÿ�ù²«’RZ¸Å°@Ãþ/ø‘þà:š�¯PŸÔ
jeV}\»ÙäÍxôÁj�&ˆˆÿØúÄGc^Á͈�#–¿¼DDh4F�Î
½ÈB]ÝM§ÎÚTUˆ·œÀ@'è|
¹‡ä§oWˆö7©ãFÿ y��Œ~£à³ü÷Ég@aÓýžE7gU‚àoRX[üß\”Q3Lyoí~"tjºÉΦŸSwBm!æÐØ,´(åõyƒõ(GÛ
Ø€ÒƒD(N§à䧻 `@€�Ã×h-��@(â€(Ä(”®33*Š·³l
ƒ=•îiìðkת§5ZÖ—5QµùQ%^y‰æùçû'™Œ%áqâõÞÂrÙ%—À¼Už&ªeLݼ$’^�gøÀxbÃÞ[
úÀ­Ú÷xï‡a‰B�†Í[þLŸ¼¸<÷îKî>~@fmù§7îkýñáµ4ªZP†*ü> ›ˆŸV7dÌ~G
EQquZ³‡V¥QEd:©Qé¡UÕØDDh{ŸPïG
öc(é6ÇË‘Úì±Ûƒ£ä’Ð™ß à‡¼Ä>Pj�Û¼ó—€uÁìú:hº›‹™¥XøŽÃÛ%´×,:£Ôw­k‡îëOŸÇ(Iá8„.Lðb×­2?C@w¾‘^—èc‘V�O|vЮ®È90Á·”F­HÚµV–­FÕ¥
«| gkö°é$ëîîî”Ú!‚BûF~8"êº9*³
F.²×¾Ú·  >Pjé´VйŠ8'yX<ÿ“ýÇGÆk.Nùà(‰£ghn{¸…ñV�Ó`ÄHIÐaOF==D¢¶!	Æ‹éê8äQóàQ;ŸÙ¸säxìÌ¿©(m1p†Ut®IžHE‘ˆ%JZÇ-�Ž!Ë"\Ú*Üv0	ÖD;�9Ö¬UãÉÑo¢ˆ�ÞÑ´Í�)ÒäÖổ!�ÿF-mÜNòáðQôRÒ0H´Õ(—¾Æ!9
wšœÅpCÃÅm(ŠÚU´«iVÒ­¥[J¶•m*ÚQó
l³×n÷34sxñìïa¿m0�¯¿ëÜñ{ÿQ^"ÔËÅUÕÚ‘íÍ-*9ë;H]éJ	"2X=„vÚ°3 ˆˆ²\[,¦Ðƒß­aa¾ÓxXÙsMm(8‡JFQÉM¼ûä’uöÛp®ŒñòÛÔŽÝŽ ˜ò콨b&ó'=Ôf—;(CR�‡GÀŠÂH„7­¬>üT¾Ò(e¦ˆ =5ÂœµªµâJÐ
ÄZCƒ˜"	)R²T	ŸiÇ¿¶¢3QnE6pD*åä¼á°4`\‹<¸zO)à²Ôè8™J2ήÞÈt
AÇ
â�A�YujÁn¦àØÙ>Âü“ˆpBBÈ�°š�yùðèÄp·³¥ËŸ1IÈî�%Œ‹ßÈ#Œ{•ìe<
QNÑb�†SÜʉ`‹Ã€»–­I�¹®�ohr5`uP`xn·¹ò‡˜íγ¸ÐzÓ¾ ˆˆˆˆˆˆˆB„!V~e£'†î0뽎WÄô
û�E‹¿Ê¦+pM™$��Æä$’hMÂA7†˜À+fÛ€$vCÐú¢º�MþÎ8½‡>s¡/"@H ’°xZöö\5+õ„ú¸›™ò“0üìXŸ~]{}An€´¢ ÉÄìÐbZ�D+�SONòg” {Š©ðôQÝéô|þû|+2ˆe”»®3­ë3�
¥K×I®fUDWVy*‰òü~ùîÏáÿ]E¼]{-´ÿemuH¶Ræýóˆ�¤¯'!º_!"ˆ6Dôë¨ó�-B;."Ö1Ï39ˆ–m[¤z+Ï^ìï[7.p¾�-L(…�È×/î¸Mì,ªEVÚJ½DQ8�0tŽÛÑ�xiÃOÉ2¤�Aä½µcLYƒ¿•‚»P/S¡A舟«!Zƒ¹ŽFØ�Æžææ8pôle7/'Ìc�9DÓáÇ¿'f¹Þíy7Ø
£m!�‹ˆWqåNçòlyééë­[½\¾8ŸòâExü#Šé~µ–ð›Þ‡Lwó)D¤îøäv‚¾7’QI‘3ü“Y×Ïßíòïë“3§|½†‹¢7ÅE×+Yé@‡dA”j'V•Éƒi¦ßK˜s;ÄQ•ê”몌ú„EfØô¨©F
Å×@.Eú$ÿX=™ùuþ~z럠¶D„bÓ’»{Á.Ï6¬;àÛY_ñöÜf®8µIˆ(¡ßý´<ËÁv�5äû¤»n›?)÷ÛÈz›4u¯b¯ÌjwÏkÚ&j|.í”iƒ$• |¢�
Ø5ƒØ-T^É›Ë,HL§ó¯ñˆYªVRŽ>ÐÕ•:³l
¨¡-[qâk^Z]¦ÍyjntHΔœ¨a£k÷wŒL3$5¢þïb¢DP-T+¥+prhaka…]ÝÎÝ›»%]rýïL}21ŒcAuùa{µŠæ™kZµØ¦CN=J!¦Óð¬@¾çÌ	Út8Jé/Ë1Ǧ.ºý‡€[w}âM'‡%SÄÈI4b*‹w"Ü™reîS:e²TjK§6
¥²u
mbP5Ï[§.T^+Š´ÚúÆóiÒdïpð
B
™›ZYÂÓŸÞì~èˆü–·i1ÉÉGC¡çà7ªË0•JÝ\:Š|GmtÑ)´nØí²[m¶N�¥H_®Ÿ> —‹o`ûÝ�_Šr?Š:\tý¶g$ìlEÈGËénOyb¾æÇÍk =æ²N’‚K<<–Åbð"ŠˆIDúO×øôþßïÿ¥¼g¦œÿñ»üûèy=(¿îoòPÿgý}ÿðÿ›ÿ‡üŸêú0»×㧣}ùÏûßçÿ¡ÿø®�ûw?‹þÀZùù*§þo×þÌ>?ô}Üuø¶åþÿéÈ]Ù;×5}}‡ý´Ý¯öéÿÁv¨.Šíãì?ÓÐîû.Z¼;?—ýÿ�ý?ö—·Óÿw9Ô¥ê¦aSþÆCØÒ;[*Š`xúE3�ʾ�2þKÁ•U
Û�ü^ÿ‚‡Ì®}eB-gÑûNþÛüj¼’¼Î%Ž‘¸p�â !Ö!ahQIütèF�pmÃ)gö,̵ç_ØYû’]Ao
A!Š0/mÆ0�”>A@"¨1""¸Á§‡oòguãN7&rUd¸oUÜ,T‚ÂDH) Et-¦E
ýŠ€‰$õ?òŸ�% 3§QH5Ã\¡<’N$ÍSmrýœË ƒ èÿ—ÿƒ
‡gu®ÉpìÕ	.˜p?‰{…à ýú¨S'9
,‡X¸ˆ1T+=4WDÔWEÛ(lê"ë
ŒÕ	€ï·R1POþ�´Àhe%Ûp�AaCw1C¿J4€«¿/î8|s|6Q!´--ÄÆ¡´…K�q²Â$º¡‚ƒc�5ïzÙñ9OÏÉðað‰k¡s,r;Y5x€v¡ƒ3>âŠÄ=%kÓ¨ÅPvg&³fÍ7õlmKÿ(ŠLuæ>ÝË˜eÀwÖβûé†ìœ·;d)Jš_úA˜²H’H1·&X‰xlÙ[p°sDÃÏ[Üý¼`B˜jqP†Èƒüè>˜t“ŽNª…Ù$'@¨[º¨Ç=Ú:£zÔc	äVrAN¨ CeH2ÛËŠ‹ ˜›í}ù©Pd¦³·gå÷{�ºN�pÀäÙ)@Ð×,–	Zf:Gë†pL	™¡‹�§Ò
©¯áŽ–Xj�xíšÃ>GmkZ±>š_|†«¹ÂADx©ëa8”ZìJÞÊŸb£mðøžÇf™þ×O,µTUËW-¶ÛvÖb�ÕÅ-­mfUUBÙ døë—˜„ñÇ)hü~_›g6Ë~,)u’Å+Ð`oo;�ßœŸ`öZa³õšBBBÎÅŒQHxbäꎚÍ>
Å3×.¤v•ÊG4’,Û§JÔ%æò�‰Uñ§ªïÄ
·áà”اc‹ÇNV)I¶âãLm¦–‹}ñºzFÌU©z�K<<^Vœ7g.Ž×©>ó¿0ŠDBNuáWÈÑ» %GÞ.Á!íЯÇGëÊœÀô›ô±UÂÖ¥ÙŽƒÈàZàBzƒ�#÷±ÐUi¤cêUºàêÛPýÝØ$a$Šˆ=PSñÀwôjîèó?ã®3d�嘙ËÂ5Õc ƒþuà0€8
^<8Úñ÷tìHêህÚ>s(@=´pG-o ã*OhP×wWeðzÓÙÂr…ìP§¬0NKç‚
’<+HBé±­O©ìYRR2gSZ µcùQüSô?į̈«æCþ‹¿)ÉÁö
+ãÑ&¾b
þ,µ´™÷OO¿·-'² É¿¯Œì‚ó±%Öˆ¨™ÂX@|ã·ç‘?bÀ“Ü«»˜ÝÎõãJÛ£îôHûÅpq:¾ñI˜%š�ÎA~.ØV×G¹$�5M
õðÐÄGÛÑ
!<ËÖü¸‚Õ�(è ‡Ð*Š&�;Š{êÖ«ZhÅ»¡OYTµ¡œNà
¡B'èî§ 7¶Œ
Úï¯~Y‡9‡UÑ\Ð@š
q¸QÉò«Ü"ÿ9ÿo®G€ŽÐl×æéç}¿�áÐ@�
³™%£®o�ª¿Y²s„RµÒúµOä|Uyv{]±™“‘æJS¤´{Ò@�Æ€¾Öìàþ¡Q
EÕ]¼¡¨â€Ñjz1ŸG7{èéG‘Ð
i Ü3¡óõØ︒§¶“tG/jðXc©Î¥G?§V‚]¹„$)Ñ_éV³Søª¯2Oîªýz]ÈÌr´åATðŒh‹Ã™ÚΡ†ü	a“~ÿ^owõ
 ûˆs/yà{¿°&l¹x%%öçmÛùµHà�¥×çÒ ¢ˆ‡­ç-l’Õ¢ÆVÕ¨…½Ó	ðd5lH¸o�Â~Ž”€ZŽúmƒžÒ§n¯/¢™>(…"Z†â_Ó>s€rþ_2¨5³S²¼4×á�Ï9ù20Æýèu(Dzc{ó.÷	Jü\¿DÛþo¯Sؘ30 ��»•K®È	r�ðØÆè`/“N÷,Id""XûÊWÃÄm{Õ}ÉïìñÝÄøY¥zøø¡EÒ­©—tz›+Zª­@3¨X¨zçÁ‡8[Û”EMݧVÎ�:g€�ç—
¢eÀQ
Dz“NTÀ-œh­FI""çÿ
N‡:
fú‘Öa¬XUM�U6i»Hïc©ð¾Fz„T-S�š	Í/2“Ôȯrë}º„kæ�¾âb2W«˜ýÝ1Ðß·”íI�7ßkkÙÏ$›�Ï6¬€Ž�cBÅNï1LzäT”‚„…8¦¡”MÙ\÷3¦”%+z†ŠË^{ïâoçðxå‰ËH9ô&u;œ+9OXúSrŠ½’:¹÷·îúìrŽÿcF°7ïÙ[	t³×sS)´F\†„ÀÃ3ÚòÃö¹$¼kÅ/×iáæþƒ?§[8Tb0ØL9ô¹âÉý�Ôþ±÷//E†ÉL¤ÄL¡*~våF¦‘2’i=ñ`�ù¶¦–MV¤þäþ²×ýýÇ_h°ýñ‚;OîÞ¸Þ‚ª¯%¶Ûs3-VjÊ«ê{œªÌÌÌ¥ÈÞu¹�´bT"Iû><ÓÛ£Ñ/6[|µ“�" 8µp
¨ã0�â
(ú˜JGPR€„|QÔŸø~òèq™[†~˜Õƒ"Ŧ¸…K5öŪ®4.3Ymá¢_,q‰3ZPæušáä­¹—Ã]^5WÔ§¢¡—º÷ìå	²8(`LCpº$(ý¬¥™:€Cþµ¤¹
~aï>ת/“Ðy;|9®–fef8»q|‚åÞJNÊb´@ó`×RÑA¾ÐÁ"ªÙP�à öüDé’8GÒTÈ̆¢{<ÁnB—d”u°”9¥9)€0$¨QžDê—È)ô¶TáÇ»KЛÃ_²U¹]OÅR_›
Ò4àª
·(^äüëwŸž×Ý:·‹wfüËi�ˆÊ"X¸~Y§‡Ò¶ª©¤¶Óëwÿ¿þv1ÅŽ'Oãò¨Œ¿lN�ùWP’{{r�ô}iGÖG¼À36¤Ptw4”uB�?ÉJ4L0LE8Æ0˜‹"…a+ÿY&(T3c€&ô’Š†¡Þ‹•‡ JOsi
~Æ_Ŷê À`ÂCïòÂÃïŠúuyÉX}òÖ½rXOî-¯×=|β¯ÓoõíMƒ’GIJ¨ïöW]0�‹I÷ø\~FñŸ
#ìh槊ïqÖä
‹ÔvôENe§U’*f-lñmµÙæ0©
<}N«¢®¢ÆELûwy¡¿qWtvc@ҳϪNG©úkàï&@�J»Ý‹Yõ«�íÔ¨nJ÷Tظn]­aFÄ(£¹êë­ò7+SÄÒAW-¯ªö‚ÌQy
4Iãï/Í/ˆq›xøÅXâ“9ùÏz`"§õÞô%‰¹g‡øNãÚ²{ýBå>³qûÈÚ�F…b„Àš‚¦7ááóSÑ5æ�ÏÃÍï$»¾tucö*p–a^”™
¤P§ª¨'ëÊçG§Z
9ü\\B¬!x™Y^¨.Ä-6æ¤âÿOu2\„}ªfnâs‡k‡
Ù-Ý焲àù]ûïðú{AõrìUC‘Ç}U-­Šf6oÄÖënïØ°‡¼T)Ø¡ÕuвŠ™µ— í{Ÿ¥KðlP`Ô¥ŠT-ƒTz½ì“fuÛÃ=›®¹IËçèâê:ÎC—ͽ5Ç° ¦E¿NÀß|)/UW¹ºìÙª²ŸÝ�ÕWH•¢byó¹Ô¨"(Èã ØýO©G½ËšðX>V îh_™òäÓ¿–sÔ¯9›MÏBÍ@'ðÀ/R¡CÎàsÚè0¬Ù¨‘(”GåþÏ=ºðÿ^}òñÎ~Nùþ¤&œ„”½ŽX©WCIZè´Õ4-þH1ö~ÈMG"þ&Nñ©L½¡"i4Nòí„!b*Eµ*9˜ý¿»ä+Á.&~‰
ãØjP‚B!¯i`
 À~åF–€mˆÈ3Xº‹ùÿ÷}ïG¸×AjwÙÍ1Oi
¨p¡Æ°Qâ��B±'¡­ï»�}ìçÈ$ÄßÈ($%�Å"3ŒZËÔàÃ	„ ‚ƒ^–ÃÖpªº>u>ŠêA?ñ¼‹œ:µK–UMÝ~›ß+è©ð„Þú+GrÊ+>äÇ÷&Žñ È…~&‡öÐ	cê"Eøtü¼JŽ¤ýG¨7ãÊ.3òsÒkÛÓl2²¥
á”ÝTÌ[“õÕD[ÿ_ÕŒ~,y?$üZôÝ¥fžôRŽ'´’±Ý
òQÿ<ª"Š¡Ô¿¾2ùZ£™~‘ʉóÓ&T|dyÈ‘¬©£Iä^)ùfœ2+ôZº�o_SÉ*
#â�ïk¿yÎBÅÄìšcÌk
EAî<2NYŸ·Jê™áç%¡ø+…pEZSs	ÈOS�„Y ÊE'©ÆäÙ²Häçç¦r¦–“’t
2|Úã«_³9\†".QJŠò“®pNm¤�On¾þéÊ¿N\ñ„t¢Fëq;³EƒŒr·õRÈy®ú©Ï—ZˆË�å©ÓÅiByεˆÕ¾"§&n	59…›}f(œf¨u“XÊ°cý1àFÌé4Ù�³�s"˜•Œäµø–|†pw@TŸÎ~Õ½íùoé3ûWfýÜ©O¿ª_G™ø@çßq÷@Dd¾™•ù®p¢ GîÝDœÚõ9ÆÖdKÛ,óñSz&«AË).M‡Çÿ7ÿ¦þóý²ò*m:±D—ÏÞbr9oëëѨÞêt†>ÿOmÂØÕIPIÑ04Ñ) €ð¸T8¨'W’|¿Õº½DKnðש«3¼ÁÕ\|¬#üjG0²–º:%Ò¨_Vt½4Æ(RÎMjWh¬…°ŒkaʈN˜¹Ê�Á+<‰ Æ7×¢ÿì‚Gñ„WC£ëO/›ñ‹ä>n4�ó§1ŽóÎ<¹~ÏoÙùm—ü»|Üv¯ŽêMvþ¼週 ôŒX2”Cüç¸ý>ä7ÜHt
†¬Q@xŸ¬Ú
Ø¢Ü5ªà˜üɬõ0T�ÿB°¢Š¡¤ú%l‹;í^¾ç²²î÷!±¾öŸ·Ãw
<;îzøÄÕóàBIðì“û*Ö?.êxfbK©òÃðQßH†z¥6Ujaغ”DÄÎGO]¥ƒ1åá_l(BL‡wJc/Ú=߀ÅseåU`»ÙzP×ÌèçÈã·~ýX͈œ�;ñÃÚxÓç®õƒÏž·›Ö]Ô¢ì7!ç—ÃõÚxôNèßnhåŠÞùò~æ8ÇË…|ܦÂ1¿OºîØõÜÇ�ö+]¢ví>wãUÉÑYdtÃþ
³?—ZŽˆªÆøBêûóÒâÊÎm8ä6íÛ ?‘uÙ˜Ïrµ±+ÍÈj;‹¼DüO@ZäË×äêfLfÔRy‹¢b³=Ùì[³mÄC&UV¥<(\)R¡©,ºñbt‡t:µ<(¸Ÿ9~LK{ÆDa)”x*¬•å~s3!ªŠ� “×ÍÞm�ðú¼æ¶ýðý¾kðÿ”>k»Â=^~EÅ
}é+Œ©AÇAà”´v�È/ùˆœà¸G©ð6®°Óÿ[±:�Ò‰N£7ëÓÖ~ý¹3æ.\z™—ÍôO[îúµò<ýOÖÜãåÒ:3†ÚÓ9�ÚÞÄ¥C¯Ÿ:úgë¹î›Pˆˆ	æ²ï¡l¾IIME´wÑ€Æ:ˆñé”�ýîÙ™™­°h{ßx5&QU=½õî×Çú¥%®Üþ4Ý+‘*ôiU=œ‘K7tY?CåE‡gZý*?V
n½î~ëLgg¼„–<©¯É·ŸkÝÏ>—´™%Œ¥F²–”Dþ³§¬Ã"ª¹6'jc7Àë’
¿IVýŸ?y­”Ez
ݸeÏ®äÊ*ªöfTUrC‹WI«ÉÇÝt3èò±§Éå�È…�1¥~þ/(â¦õóþÇg‡ò©Ÿ3øŸôQÞô¥d»‰}=\¿Æ;¤±	ø·½êuÍÜcõÎß”Ì6@°Ž0;5[–Í4WâoÄ#Ø°<@Ж—5*Àf×�¨O·fû-±Ê—j
Ž œAÍ$GÆ”Âi`*A´¤
vñß±Ð/½[Æ5ŠfTLË	ÒÂt+¡Ò¤ú¬Îæfm.uÑó 05_MeÐaÆm¸qKã•Õf4Ñ(?C�ÈÒ¬UQ5¼Ûšü%ûÝòÝGÑ�mjz…R'¡EéÏ»gRoª>
Å${¾âIÿƒô8@=ä<=ºP̉ÁÚK7o;NC33b4cUÚ¤°s‰ŽŒ¤‰/�iN�«^TÔ¥;“	µ›fV”òG¦÷¹zªÊcà¯V¤ß]'Ë�Øé¾Ã4d‹]!�b"6‚öáÕ«3¦úïί�9Ïi„?zDSô0 Dr %2¦ª2l–Eúðê—§Náá¦&4º«ï†k®âÙŽQ¦Ûj®×Z>Çhv©	e¤_:ŬÀó\èE”ÎéT#î~?ƒ÷«é¼]“â<©ª€{ÿÐZ'�6V)n©ãQ†‚^>ûîÈ|±},óf«
"Mš•²5­”	kðØÖaŒYÔ-«PìŸs˜$¤ZÛ†2…¶QPˆY†­®Ð&<ƒƒave³.t‚µZTÜËÁ$%
[T±øûÞö6""ju
 ']j
M—ñØú-«Küºì”(ìu5_ÚMóæ«èO‘†¶ûç¹fYõÔg�;ª˜Ò-ƒÎeÛð. 72¯´“IXP÷+½æô&®bu×D€y’JI	C’¤URw¡ð^³Äc»G¸í�J zÕ
W$Q:ø|ü°ÇtC£Aac{öî¯ÉWšÆˆÁ &ø(
Š¦Úk©µÞUS0`æ#%..>Ý=žÍ3d·}²Äóbš©êâ®Vû&°ÜÍTwø,œkéQ1KÍlþ§@
U25\ªžèA‘%é2ÏZ �§]z::œù,!d"ÌÌcÃÝ=\«Åº1Œ%
Ô3÷õŸ¦
þC>­ØFœ"ê|_É\ãeÑC%#çädå«ž�p§§Y~•r‹MÎgs06KXeôMÈ#UÈnÖY²*iaÏ•M¢QάN~‚¸ÀõQOÖñ©¹œ¨V)‘óbã—ðCÑHõºžšÆhA’NxsækøÚK‹Gs%�ìÏ+bLTŠ«0ª2ªª’åMP¿—¶;°£øÝ&û
ð#ùü|˜/-g~_·…ÏÙ£®Óyu>vV-cÊ–2ŒkÓÍëiõ—™¦µ
¢TÉqUyÂ|Fðù§þ¸c°ŽPÍú VuI¡dé……¶³1J…™&Iè5¾å7I˜6ê�®Ž�”¹OWz\Žš‚„FBÇ3)µäpð©g±F)œiº·mÿ¬Om†ÿZh0¯<£³PäXº�Š'Ú§’¡Y¢°µJ�O�x2ƒTâ‘h0�:NUÇnyši¯¡J
ÙývFˆ�ˆ§¨ö[®åkRûáÁ€d¸Jór³d·£Ó}G—UUî>SÄ2=蟼¹Z¡ÖÝ}žˆítfZ1ã«fã>ªíŠ" "Ôû4¹‹­®îJÎãЛƒæ›æаùšà½½˜Æ¥žu˜¥b—‘f^SÁª!8hZ]6¥+W_ߪo#œ·¤U�@'܈[Kº=8Vd^-g¢sÉØ+·Õ›ät+²×(õ¶Ô)½j®šu�l¦U|¡·¯d„fˆ™g=-�ÖgsßÇsŽº/¼,ˆX¥YA¿ÒS
‚'#¹C·ij ï¾™¼Àã–+¯Ã* ð™9s¥ïë륇¡­äâðNuSÛ;T™I:’Úáqõó×LáPyáP
¸*ƒ´Ô{ pM|úo÷õq¾ÎÙkQœÆÔVÏš�òæRyó:…°ßjú]å«èab` 7'7Ûg‚sK¯¥²1®qµ¼ý(®}‰#FýJãv!²Â‡Ÿ·ÃÓMûñåkI<AÃÇ£5–7ðËN'‘ê„Ÿ-*y;2j%
a™µÇ–QñFmü½»·_=ÁŠŸŠm¬ =aôJeQ3¬“Ò¯»@²F(9ã‘yYœ3Ü=Úl5o¹û¶ÐÃY¶Ž*iƒ­—}7N÷S%{Éz…WÅÄ´ß‹# œfºt†™y½}wÂr#Ä5
‹]üh}]}¨ž(¢È¼ %EdWN¾&x4Ý°O=‰Ä‘ð7¿¤ÑiEUZu½xÐ+¾Çbv…	¾
X—wÑÒÖϲ�°È¾ÛõܸÊk«„!1&Ç…“—	à|GF^¢Sr “ Ï¥wå&¾v3l#ͺ:s÷{jXÚmŠ±fDTU[u.÷=8rUk)º›ñæ®.
©,΂×ÃÒíÎ}­?ï‰éóxÂÏ®cK¨18l
­£ÔiÕ‰R÷óŒëF�jžÖ›l3PSXªÐ¦âr’ø<>hr
&¼&8	ya4Í‚%µ“ª×y¨hK0$‚0B*Š°F ÓMOžøš©«aÂéÚ²ðä’¸Û`ΣÈpõ@"@"ƒ%{×—q;Š®_£
¾—¡ÿðªìçãÃ�ž-‰jJ@ˆ‚8}$e›SËšÌr8vÎ.p­iú¨ÑjXØ/%™ÜƸ""c¢)doÆ»9J¨ùx”•”PVñûÉ*Ñ)6ù>XPÞåв|
"übSF|ÙKR–Æu]Šâ|9C�ùĶ»-bdþòߢy–�Œ™RfÜðÛÄÒ;/!�|oõ;ê7�çv¶ŸZ¨µûFõ¬¸;çŠ'{9Î÷�4ٞƻFœK_IP*ܪ+
ʬÌçqŒ‡Qƒ�ê«ž=(<¬ª³S{Ž˜_Ïž#˜nHrÝ8Dle^Ä°þ9äÄS‰c²ByCÒx“R‚¯÷¨“G2*¡�PØ.(x¸Dz,Ÿ�g&ÆæÙoaCsKrp±•™Îþ*GNUO¦Ö�¯DDÌžDr" %tSK§—T¸´B²–Ê̯5Û²±ÝÃÑky‹ÝÝ~QT}_ªß«=V*¶xç|,׳Åhˆ€•ã†Ï\\(� m�+U¥+p›2º6tº„uØV6Œsa4­aµ†é®¥ÄYÍð!bÖˆˆ	è±eÔÁý	ùuþSœ¯/¦ä0îߧRiEžþŒ¹ÉïX~rZ=UúŒëØÁ6!Ïr1“öÕ/â³É"#?c)à}gd ©ÈÞtÇQèÈüä3‰Š'Ï_%‡Ê T@$]�Ü!¨„‹eRê‘ÌÁ§Í㜂´¼ç¯£@ïñ{pnöÞUAáË·r¨7|g¨¼ø•Aß»ÇÂ^ý5áæÓštдQ­06WM£:úª×}µÁÒž-2	Œ–ÁÐ7{EÑ>Ô ½Smþ°ü7Sâóm‹pÄpW��ùù«ž’ýXåîÎtƒR@™º¾¿[=A⢪ªýge¯*¾\ÑÓtûyívnÛ :[N€“u'hñS“Š.E+¹Ìû%‚"Ê4ó6óEQuš�F/w�ïª3«•£)j™†šN~T>…I!fÄœÌ>?À–ßIp£„¤+ð*#ŽÔœ+ÆâHž6—ÞE«¿';/ì²€Mi¬ÝO€F¶Gò›ÎÞð
hWê±W
娖ßrÁpº¬lüÔÆj*ªd´q£ÈÐÎýŽ7m(ÓV&¾FeU®­lÿ;+Ñ$
!‰­^JÝð²Ü ÜªæÀ�‡øÛ Í$TIçsüë»%¶d¥Ÿs镧´IPˆˆ	œŽ€�“ølÆëq¨ÙF¨{eŒÎõ§Ô$%ŸQ�Έˆ	žóÈ\¦Å5
qf§ÚëËiD°sf¥™Ñj‰=fÓâ©é0eQÛO̪ůÐ9­[•×™®ê»$D@LÌTÈ £Z⪬ɊpôŽ�%J±¶¡YïÇæ
…EFr$-ê a&»·¼÷¼¾ß¯‡ôáCAŒ€Â¨=}7®i<«nËbá­ÒT¡ä÷#)|«JjUÚi¬²ê݀є–´ý1âÀnÏ÷öîí×[�^œ�ckêíǦ
'wwæ=|úp앆fpG²RÄ
,ŽIì3÷4—Ä¿Ô~éDq[ÎàP~
îŒþ3�Ìä™Â%¶–Òyz]!i÷s™Ç­sÛ>VôíDDeÂO„`šW[ù`ÛÛ_$êÖ·FºË™ÖÍh(‹uMþîë!ç‹ØþÂÿÝTွ»éûºŽý»'Mþ{ÞNzùu›sM3Ìû¤d2Ò­Yš-ƒ(‚†>Ëø&´ïC¡’„ð÷nsç²F`¯§]qÇ$ÿž%Tªº6xÕî‹Q�¹÷JBL¨X'ªî(qe;o£pÀZkLÖ1�˜v–®–ƒ™û®GOTôÔîñÍˤ¸Œ‘YÉñª¹‚ŸšŠ7zÃÒz—•2–V&ŸóMJ}ñš®	f`ÐÃ&ІAƒ6Èt/-Iš˜Ð;ë…{¯–oÏ„n!€==ò¼°¢’÷Y«E_áÏnWUÀìRåÍ•ôëÏ_Vþè3ñÎæÌñ�H¹ø;c¬D?Ë'°…Ö�¬Öz1Yg'Î�\ÕÖ§Õ+mƒ­jýe¹K+¶Tš²`s-ôãAA6¦„CºDÑ­×sèT¼è.±U÷¹§dùÃuKªÚ¾Ì¬ú“ÄÝ·Ï'¢";aÁN,à÷æ\P
ÙNËäªY««¬‡‡M±C~AZ¨ÔµŠ˜@ƒ°ÀÃq¶‚þ”1a„½àë½U ƒœWÕZ:Ñzæ^Hoœz³c"~âRÍتŸùØù{¼x¼;Hwùîy­j„’1ÅG¦Y¬3	yižÙh®ÀI{C±™&tS	4ûÑ™—3@5ßT!›“J•¾D.©ÕòGl{]…q¢Væ•WT_õßÑctš¨@ôè­™›ø¹ÒOm{¿ÌïÜû=*u~_òÔöÛ˜Íoª?‹¹‰jžCüßø¬Ì†u¡Ë‹¼.±˜urƒtë@äáécäUPs¡¯·c'bî?"f�ÚÍÆã”´ë;IŽ9�Cц<ÃsõΙÝGå÷0ŸÈðØ|Ÿ¹v5âqL¤¨¨A4(scÏâY~íz8µtEþ�O;vò«™™ë~/M}}ÐJr?¦…ýÏý#Öv¦¿°n¦ÿbª:+â§cÞ=عòÙø*ú	ŸebUqõŽ’Êÿ̯7ÕvÙ²Œ
¸?—¼1ÃW¯áiü¾l¿;$y€G#¬§Åžè¥GÖPbgç:a
ûƨžjfAE¯ÌVÎÔ~æ÷þ®fF«œ_ÉÉF‚‘hÆtð¨wx¹é"›XY‡Ûœªf’úT¬Í¼zÊe
TÁñ·æ!ýègÄE$ŠŒ*7ú’înŽ6›ðÈâj®žšvDL¾ÿ¶8n2Ò8�Äo‚I#Ö9´9GöƒM‘ÄuòPQC±�·säÌ|™ª"ZÊTj-uä)Dúo§.ÂLŽü€Ž9s4lˆŽ\ª®
n
ó–«ý”£)Ë›xà?Ùå0
jèè?€qIõföôP3 O]€jÏÊÚ²
y¤ƒîÚ}6 J�i€Ž›§Ž3yË¥Ð{ˆqÕ¢º•Öè)“ãÖ�Åô{Ãò™§×4ÒØ'éaœõÇM®›5bŸ¡*–¤�â3pi\d™™ŒÑ¬>–M|MiêñV7¡G
s‹¦1çPE>/e ÁÃ
5cFtî­|é­ŒSÔb§EAˆ+ub™¶ÛÌ4VœŠfBÌP±w-q�yS—…1YÒ´]A¬§�ëMjöMF5ºËCmî²ÃD1A!¢mß02dÍšŒÎx|gÞäS0$d…¦gã£Þ§	˜xÕ[Š3£œ4`ZU�å†0fT)Ø(z‹&´D,M¨ƒÒ3’	£Šõu½å±�c>…ŽÃc#Á†ƒ$³3Ém”]­S*àÎtîçèù¾ËåyS¯fˆ8�
=ž>0x"Ø„°¤bRRÀŸæ‡²(9jCöê~�ßÐÇ�½›æc§®d
¸J<¿CsÿuG¨¨QÇÔ/‚CÑH<ð…c—î?Ðu�óÞˆ=}¥ÁÊ•Qüª;ÜÂPüÆ]t«UË«îðÕoÀ¾Õ,<ŸGÉØöûH]ÐèéQUPAE2lÜßá9
z'Ú¥ón®;\›£9T†„*/Ž6AêØøòµW·qS9YÜ6:s+Í‘-žžÝW	ºã˜†Ï܉äÉ;žä‡wNx¢ëuõÇ~šórö�5k¹Uì;£y}•ÔMkžòÔ%ίxݱféV¹RÙ¯îû™Å/­)©Ñ´Ò†§ôûOUÀüséš–¤Ø1€©õ/ø~Iµ^º4¹(]Pa2Zül‰–î+S¥|:Ç
Ž? ÜØ™¸v@ªCk“ĺy:•ü²qÒ2EÝ(EÑ‚SB¨… Ïð †Õ:w6íuy�@�5WÜ¥�òÞèêÊõ‘La»�.\#}’­Çƒ½÷ÎËGÁ¡B
xè4¿E
?17IR~™º™#ERNH9;úÙÊ?cÙ�:ZÓͦŽÊl•¤†õe7DÍ_k¨Wb±rñª”ºu7W›Î£ðfdäzuRõ¦Õ
úì�ç8oòÿ=ÓéçõNmN·?SëÃùêY(E‚2‡_BóUn£ö!¡°ì¹9eíí¢Ã³U: °çÓYSòò/Óæ¼;‚TV'ůaßÕ¾üLÇ%<.}¯ËæÜà;ª›•(Ô“×çêºZ‡6vϳk0bôº›bl»Öµ•mÎÏ‹>‘¦ V³‡#Žå3¬³²qú³%pžsÂÕQÔšãT=b¡VõÈÝdT’Ú¨Z¨P¨ý4Ž÷lÝcÒMB¹?r�øy2Áåêúiè}¾!¬^:šØÁs³qóùðÂxÙ6¨˜ i\]r•¢úhgÊzvòñv:Iƒø¼öw?ñqGÐÐaÍ µ‹]Ô¹qŠ³‹ŒY´,*Òâ{‚’ëÏàl¸ ¢·È󿞪ßkÚµ2["Ýë+*ºPB…‚ô2ÙŠô)¦ñò߉¦ÄhœQˆÎÔ?Þ�¸ÛÓ Tª»3ðv,·VÚÆE
©,Ïy0yYµQãÅš²±B›èŠ§´ìë³Ã<„ëÌ>IÑ6ëÇöí¢ðè’2BÞõ죶&ÆuÏ(¾c·æìºç¼©^zÎ/ç‡ä·ÉŸŠö£ñ׶sÒÏ͈R}»
žêOdíê£Oˆ= Ý42®gÆoîÍØ3�Š
ƒ!c;¸"FÏ~±fS´-¡Š
œ)}ä÷�5ÎæDøðiõîÐîxQ4ZÕ˜9À«7õf{÷;zïsm è5ƒâ|Â
,ÁÀA%”;|WÅ
ä‰N�ÊØáCÂ$3BÈTC½DùT° ´=ó€yNóƒIðƒ:ÄDDDDDDDDDDDDDDDDDDì�A
0(`ˆˆˆˆˆˆˆˆˆˆÀØ

€`#€!@�„‰ÀJK!`ûióðß•!X‰Ï¤ÔC‚F¤r¯±î
+`(ŽñL‚
˜ÚŽ»aêîkrM„sÆ5)숞\|‚Ì„-S:çÇ]þê#¨WœsžY›eƒ»u”œeˆ(
…Š„û4þ» E‡o¼gjvë7ˆ¿šâßÍ�Ÿ-ò¸�+ìoªßJW žLò�´ñ*Ä:c0IÙãt.°6z
5C9”3å.\;6¥)æ³Î÷Z{ÈoÉ<Ž{KTÆ;ò¸nü®ýÍEdX,õ¡ÚÄyè¿¿uæÓê;ÞÍG‰Õ¯Lõ@’†•Z¨Ãß Õ\h]üÚ#tlNÓSIí‚iãê‹D–ŠNÉ÷@Þ1ÖEŸ–—ØaÈz
tóP:–ÅP³!Ìävi’{Ô~
p—ÞL�ë¢ês16¹9…ˆÌà×��8p‡Î(óa"“ßš«¾­Ð¤ÇïÖ;”d“oÙ¤,ºçQã±õ
V•ƒìòxÞ´’Õ¯NPã@3ºê‘‹˜A+ñ<Í
Ôq÷´GµýþCŽ08aäëÐb§ù†Qm£7£Ë^é4D—¯`UTÏ”p€‘ø¤ê;=wƒÇnãy’!PN¸
ëAq=�àc%c‹ù\Ãâytsów&š¹ƒHù—>Q5¤³­ÕÑ(ÛƒïÒ›€�c%4«MmÁŠƒkõ…Î=h	•Èúþp)¸@ØpShI€&l]ÎQ ®WŒÔB@\íÕZ'áPtÛ¿³r«ð[·`QòýŠ‹‚’S_̆F_‡GŒ32|¹|ÕôZݪx‹åâÌYZä÷Š!ˆƒ"¤…$øv�ÀÁCÍ‘9GX,'†øŠ‚¸ÐX²Dc#$>Àåþ[h†ËÊʈ‰‰h6––ˆ(Ò¶
"U¨£X–‚YKé‘(}³ÞÈBóŒîðC•dŒI¤'%aÍXCP>ÄÆÈp�bN9Ò%°j?é'¨–”ÀÐ,Q]„ÓIú“¹;utà’q½“n-B„º°ä�;�œ0’ c
&´�L’ì¨Êº»
æ8Q%ä�BŽ"ZQb “MŒ•.P”	‚ìÜ)$Р —€@REC("H�ñ?Ä÷…¦¨²)¤AA)Œ�(B.ÄNä4‡1ØÖ²ÊYm®Öâ, ¢	¸5ÈÊÅTDQƒ
G,Ð5
„OU[…}¥DLØÀÀ
Ä´APÊ ³¾I2Ђ€„
‘9óÀ1“€v„QH‘Yd÷W~Õ&C†‹qZçÁ6.%X†TÍm…`ž4:Š…Nmm˜�÷Î0Bܬ`ÞT�Ì}"´P3€`Æsé˦CKQÓ|ˆ0lfã0j¥–cI„04Ž"a‹FlQä؉�Äĉ:⚆¹TK�e¬b“R	•­†0Б2ÔÑ‹¬(I­2l@×VGZ1�šÛ”UýMF¤�Ô‰P‘?ô?¦�ÌwBˆøøѲ›,F¢„æ‰F°, ¢"µ´,PØ­rsÈNÃT"™«ÔŽò9€˜".ѽa	0,Œ
!Ã(`#”¼o”‘C£RB¡º‘˜0Y »ôå§A(ˆÎ‰,Z°»rÀÁNVpqÏ!5U^Q„†˜"&¯@8dHn8nlak*,‚%	laH­9OIMœ©¬ u«$m$']–°N)*"FJÉqÁR4¥	`ȉ'2Dª	(Ü.PÐo�ð‚b	Ê"â¬Ä9	!X‰'€ZH*‰P`ôŸØè4£~¹ºy„û�Ê+ùþ�Ogo+5дÆ&�æüä8þùüæa½±冗–ÎA÷ŽF¶i"
Š2|†Ü·óïнέQL]¾ŸGGCGpe?W,L�WWaÇ!£¥m¬b¡ñ»sбPÊŒkqBùÐ[îNvŒ‹ÊìËë‹™Í`)–&tz'N ƒûº3~É<9�V¸…¢hÆ@Î4N^c“�rnž²žÍÿ�Zwbçmõ§È¨W†ãÞ(§«—?5nê“”oo
NÁA¶¦¯ågçC¹*¤úsMÙ›úá¡ÄöpÕïñËÊ”’K,BŸÍ<Ì”4§ïy¯š\uì<8–•Ö++*-4=U~v½$ck�ë´ÂpµS0‰ð‡í‚ªvüg¾`‰„”QªºA Qõõÿ?c“•s
@[JžD"ˆS˜�áý|�ù~Øíàûç2·T`#>*sPQAìÛó<5ÎߨÔ>0ÿ@2 ‚‚Õ8oKÜ~=ÎΦÉ!Ëò²M%j©Ãòá¡Õ¯ñ!ÅÂèš-YámpÙ†çZF%‘O?ôïð¸óí/éòË´øŠ§’ŸñpW¾R)õ·àyjdñc:R»Ì.gÒõv+yUR§ôÉŒ¬õÐ[š‰Ob9#_™�çy â¢Îxsó)ç„'$¯O Á}?zB‚‚?ÛêL­ê“yP²¯ó#M 5mθù;Qý屉LO?ÃPDL‰â
�JĆU›¹9Ùz+ì{ŸÏu7'ÃÁ¦Š¿Àè¡V©s¥¥4(õ'gÈP”Ó\¿¬:Ê£)3:OZÉdO¯¶�íJ­ñÿ!LTi–«Jw•º²e~wÉf8£:åef¸ì(8!$Áð‰­Ô‘ &rõ i ׆l2˜ç–•™ŠQ¢–×[¡i~
|êºÌuG­h_ìÚò|LKJ�¡]�©*8œãHŃ�D¤Ù]XL¤Äk—mH¦Ì
#‘¬©ZÖ²œš_ÛrzÑzêN¯ÿ8ÎAd@êø|þ”Cë˜ÞŠµ¢,=ÿrƒè/áz@²#ú~xZ}ô»lÁÜJ ˆ,‰>ýGÞ¢DoÆÿžñ!9A‰ØR@¢Áêq
͇!÷Î�öa¹úË€4ð?fƒõÖ"Ò€fDUFWÉ•€HBHà�Cl&Dløí»-å¸Ë*¿LX‰¡É
ád +Š2dªßëì� ç`_ôþì/ˆX~ƒüÅ#HxÆÊ9‡ºvØÕ댞`ãÊXêPÕ’Œ7ªHÃdD,)JPD,†2•#M¡
4
õØ/¯ï·÷	è.ØÛ“.¿‰‡Ø;9°ú»÷YQ@Ƥ‚;ˆ¨†!nDDðYúzÿâv_Ê‚|³¿ä¦A5¶Œ	‰K,È'ñÿKK]ê]ÙB‘¿oâÿôó
(’ ù˜-DT“ù1	xþ€Š®Aï±
ó¥4(á]ÏÐ{†âI!ú@E`‰ä?Ñï<ßîþÃB¨Ôlh$„øÏŠþ³ø0¡Ó¼~JxQ¡é½ë:Ho
ÔGP*z¦¼ªÖ}%ÀßÀ×íÕ¤�ƒ®áð¸NèH¿ÛÃ7H«WX´)æ#¥tsž×¦og§÷úºÝõ7æVæwãé(÷@ü>Ï®nÐ0€ŽÈ§ô=(?yÍžüîbî
þð³V˜–Vã‹Ãǧ86ŒGôw!°ÙˆE)«Ã+{.jžœI__¡¬£4
3fv;"0«-Ýj
ÌôCøÈ5¢sŽB¾ÌX»VÂðþþ�EA „Ñ��:°PþK$Ô™iùÐlZ¦ÑÍ6�ók~86ât¹;}û:Ï÷ÙUUUõ~ïšÞIÚ
ÚY¯ðº
ïD –
l[HÖ)Ó¢ªªªªª÷öþ‚uú—!þã¦ð‡˜aÒES
­\,ÑʸE%ã"
N n wÛ‘JwÛ
äCO%ÍZ©óÿº¬ñÃpúºÛÓÔNÀû¼¿«Í?lÎí­Uv[Qh­VÚÒ£UQJÑ?ììÒYä=z¡Ѷð¼öf³ŒÊøÈ0!xûà‡ô�þ›ªªJŒì#ÝÆèèÆ'ÄŸsá«| oªP7‡{
î’X@Œ=—Øv¥Ãq�3Ú!©ÙWv
Cdo ´»˜\𢕟†ýŧÇÀöÒŽ7œà…'3ÛäàP´ñ(
pêþãƒPb‰OTœN»Mú[#f‹€0Yd)ŽÐ°`Ø&Ê<Ž
	ÿi
Mƒaö	¤2`tŽ�Ü$]›:žŸVŠ?·¾‘�”3Î't”ö–÷I�°É–:Z`ÕÀØ.Ê©TÖ¦9-(¬1^¢”ë5Ø#ž€4¼Å”µpƒÌ5
pùCÒiÁ7¼Õxùݦ­Ç$ÓyÁ
é¬Ðf$*
È40NÀ9(–ÿQN° ˆ¦ƒi‚ÈvÀì«NŒyM*0�,F¡HbqqkPhBGã—í´�ؘ’ˆµ—r¹èÛãÈ{ ±êAæðÔï3b`$Pâs\àõÇ9æ8
b
!jImª$xLÒDûaÆ@ZVXɤÐÒbCp­²™ÁŠ°ÔR€päjØ žƒ¯pŽæE „戊"à½ùÂlæÑÖ’åB XpqÁ;dN“Wd:¯Ÿ%FC–gô!Šðð.h%ÅwnaFè–27ç †÷´X/&©Ð¼Nâ§�_PÁï
ÀˆÂ€d…±Ù|Ó½Bˆ2¥Án#È€¡+SÕ­˜ZådæA–“à*C2@	¤¨˜’¸"ˆÕ#PôáÂò—EÌTŒL™ÞArpÁ\(˜P
n �½XA
ß
]�/ˆB"ÔRª
�à Ð ÔŽìÍÒü tP{ŒŽÞ…ÏGtvì(H<Ñ
 î/›@ä–`qÈâó„Z=iÄÑ�'Ð(l>Cˆ ¦åí9qñuÏ+Ää*ÅPÞ­/“úQ˜g�ÌrÎσ®Ä“ÃJî&4”žl§Š	:$0â�×,ˆæzàQH±‘M¦ÅîE i€ºaéàÚÔð°oÃdbc�Œ HmÁw®²HBbêÔˆÎ<@øÃ¥,9—T×/¦âX…µÛ@�ÄzN�	©QÉΆt(£¼BØuùJ‚ÏHˆ‘È0ABY$Q$D‹"BH°$9Ú� ãC°Kœ`«„6“´�f«¸Ï°æŽv¢

áÐf_)f°´Ö‚+‚<4í˜PÉѾî,0–ÆsE°ä8Ûà›†	mâ�ˆÇ Ô!‚ÂúZ@݃*˜i
RÕx@ÕÉ´4Ý·¦ÅnšB²ÆCp�"%´Õ��ýÔš~¹Ü£A‘RÇú¬'ÀGÊ�?´ 9ŒS(j�ƒ@òI£G^@§ÛKÿ²
²I|¼M~>Þ'œÝ¬î[…)¡G…*0F3ï©J$0§”\pßQ7ñ‡)’A/]
y.¡Ã¾D2'…EISÄ™º.°ën ÃjúüÃÒP3E„(‚”c(UãCIaUD	é÷��¸ë
"¢*0ÙL´™°Y‚AS7è6S™D<`°F
" ˆ*ˆD’áÒð0X¡Àð¢ErENß?œþ<ä˜ÉjNÒš`™çãUXn!ƨ7‡8$ˆjù_¾ôQ7›ñ½L™íŒ ࣈ�(”ž
­¼D„
@É ¬ˆØÀ™¤Cˆ—¢O�Se
�  o¼E¥Ò¢t"1›©äÑ�rcPÜãOW®øÒNÒ¶�n•²ÙÄÈ—J;ˆ¦â^Ä�®€è Á&ù@’€?_Åk�Ðì”1°ƒ[Œ`�C–�¼†`¶äs–¡aejDZ"�f?Qr5} Б>“uÉp̼ÌѪÂMø2b‰œülÛü—²`Áç0:�0Îà5à¦ò
NÔm(T§‘pŸEQ�®æ–9¥Å!Eùà×84¾ñ¡�r	Í-C%.	#Ã߬SdŒ<âJLBé;­´™à´„hHC[OA½¡z>]'I	vƒ¹’S�(Óë‘t¤ÆÐã7†A1ŒšCÖ“J¯W½0Ñ
‰3ñ�@Û0;¡Ü/Ï¿X0“×êU`ÁMoð�?r;‚y¿w—òîª?jÒŠÏ”e2,æf�é¾pšBhêìØ4�*ÿ!DNI|à[úH}ß
M…â¡"‚ûâå?D�ò1kÏ�
&^^߲Dz!¬®��‘ÿ5Â=¸�æVß7»ð³Òss�¾â5x{Ù±g
iew«ü~ˆÅc¬ñÒ©xÕ�ˆE(Ÿ]œ\õX'LPøÐ8q�~�¨ò¬¾»Ö…¡|þzLOsì[¬†’ò è"¢*€¡†£ç´úeaÕz×3â]!�3òw¶Å‘¦Z�3# �ÉU–0èºF†·€r„/C#ÐcÄÂtHÊBq›fý0´Ó–:�8 éÖêl*€žñ¥Yb®§°“Ar‹­n͘þ^ˆ'á\ÎCÑ\_âmàœˆ&þÄÄÐÌ®„R€SËY¼0{Š¬2FÚb=Ák¾ƒŸ‰d4]]�GŸ‹@u‰E.¹²Jœõl¡“)2O’�
³=.•tΞӨģ¡†ýMÂ5¯åO1`ÄÈDQ��1Ðá³À;Ø8{0jnaðü@ŠCë}„+�쨀ƒÇ÷Îa¹�Û5àÄjðÿdÓÚ¦‡äï”p&¡Ä5çØ_Hàp¢~hPˆ7Ø?ƒ úŠÍL,.~ôe¥[á0hQõR™¬pf
H¢+JÂä#3´IëcÏë�D‹¹ì÷ë�#«¼ŽJB¿\¬	À÷Iñq»�æú\4ÐC�Ã8È(nU€þK0DhÔ‡"�Ø”TPa?W
ƒí—tOÌ™xÝáx?¶ý°î^€=§MFñ
ÝÊ—PïÅ�V+ð°_¨yˆW¥4'‚Ã�gÉ"uÞ-dß°MÁJJd!€Ó!hÀF…EÒá“$ƒ�°–d � §i|a… PcCPBhèï…Ñr"‡tÛ¥v¨Þ´€pˆA‚$"À‹Í׺H<ÑXĈ‘ïï7Þ!–4ÂË�óÃL%0¦1KÙ©mZ!YÙç@/,¹!Â4œ ~`¡
` ™�H Ì�ÌìòGiÈ 
ï"›ˆì‚ùù™°„ë"4
à‘8�¬7X°@앶;ÔÚ�ˆx7RðÙ:[7	¹Â2Cã{eí;àn26ìÜ`�°‡š/¦&öyÞ’”xgì3»þ¤X`ÅY’
AŒXª,R²l†d”aPP ¢*Ú"ÑPY¶�– ŠâR"
6–RÑj,ª‚¤Š‘d‚Á‘"
ˆ¬R( Å# "¬cŠ€±V0‘‘]ZµP(’ Å¬J
XVÅ‚ ʼn"(¢
,€±DjT²`°£
H €ˆÄTQ€Å´b,�,
A¬±�*Ú´(ýÒ”ˆ"°0¥Q!IlbÆFE’F0ŠXVFŒA‘ƒÈ#XŒD ƃFËmFÈ0j�X6ƒàÙm	‚È•–‚Å‚’[(ƒBˆ1€Ä#‚ "¨¨Š,Ù(ŒdHɉV%hXØŒ±Œ*Ð�Z2-(‚‰" ,X€ˆ °‚Ä%#
0RR­bÁ ˆˆ ¤UHŒ‘¨XK),B¤±Œ‘E"Äbˆ¢¤E1ˆ¬TbZ²Q
ƒIF(XÑDlŒ
(°A‰A ( ƒFÁT&H`
Ñ`>à–'e?ÌÚK ÀÝ™FµfPë*™+·yd*Тât˜g«˜pP£xfPj…Ø°`QÎŒ�A棭%Ÿ
¤+'e
E  !H¤QEŠ ÅQEAŠA‚’1dQ‡fƒ³èü'ù0y¥èÞ]tøÛ¹}9Л{Û†µÀ•xµVÚ³/‘ÒõâXµEdl¥–c<Þ‘G¨T7f&²×
Ûò·7qЉ¬dgÔPø'Næ称ÔÛAâ'ï’b@ã*eŸžó™Ïo€98%ñ£`y�íaÀZÒ
Ðušµ(ûpáÉ=¡ò�©¿yÓ‘\¢µŸ>+‚iB|FA·ž4í
Ôä�½
˜+Ò©ÙÈ
”Ô&‹HYéšÏ6°¤¨}ÄÊA�¼]¯	°R È6
úô^/UÌ‹gD4èd dò2†P)z÷!MN'øI\
Æû_Hé5�´s½œh!0©�`´.@˜ƒÐ8oCm™„i�u·8¡dê?Œ6šì èÁÑØ؃Ϧ;�èÄ›f8jŽÇAd ´a2æ)CJ‰IAHXn
�
‰猛DÑÌÅRÌ89Îj�9™8`©»ýöð§1%…aÂ\†™
ˆà²€Ü`0Â̆íµ:Okçüà–�¹gížó¨Jú!¶ŸšXfA"}¨»‡þªñMÍ.³úÁ?k‘üh_û'¹�é%@üÄnçÚ/æ‚ê4€1¯ÇmChè"<¿Öá¬HcCÿN
÷´ûÅ.C»®þ³�^
Çó#_GèX¡ð iŸ2ßEó_‚G…ß@|Ù³.�I	³>¿žo‘É-†�e3Üc2#.‘	À#óÌ)‰‡XÒœq·›Kz�‰!õ©cÏ!飻Ë)etÄ {+L6Ãu¦-ŒãXË
kq³%Á”ƒdj1¦jÄ%ùÑ e–Iá°è¼†29�¦ž“1Á¥¦A�x#>šm¤qe]—›3xš’|}pù†
ô”¡Ùº]Ã
8Àã@ ,Á@I"àtAÁ³:õý]N†¹?f�áBñ~ˆIì¿)pò$ý¦Þ¶Yûy9<ÎNu¦éð9̶vîO³Fk¬c[‹žÍÃeƒöšºÈ?—~Z40t|NªíȈ¢ª¢*ª+UUUTQEUD`Š#FŠ¨½Vªªªªªª¯šÕUUUURBHINâc®@L%Œ],·&'¾Ýð»
Y.¯n@ü0„:9`–DŒùMxKœD­f1¿ˆÓŒ2➀ jTá8§Ë×6\çDH‹Ÿ3!ÄC:žà 	`m»–r3D²1áï]RBJXæ4~ø%™˜ì�Р¼J¯Õî™Â„„21­ˆE¸Ì¡q`(¤ŒÎ¼Á)#¹BÀ;Ó¿ˆÔÒ½,œËú)eƒÖqxú1Æž¦öFHÛ˜zaºSY:'šø¶]ÝËÓŽe�”Ä"x~EÊáÖ`KÉ$–8í ª<Ýwó]C"!æAà \|N»æ5^]¦N…8™$«6lí
ÛPC`Y Öµ?tDyWÏ¹c«B5­ZØ}Á÷½!©L„éT�œ].Õ
8Å	O1ǸWŸ<ŒV3¾«Ò±n€GÅX	˜ sñÁíò
Ò1S 
U¸ü¥#è&Dtf§t3׽؛(ðâœ
äF4è½ÀmsI¸¡0�ÐGS!p`l2…†�·3$N³ºqÈ5@ß¿¤Ç¶h¼«zqî#Q,hñ¥l¨F î²
'a�ñUÕ "…s{“pD�) _~‡’çSoàÙëßÆ'£–r]QDÊó⊰8S†D¸^©¸!°†ó
ΨCq‹&¨ìÌrìY~Ìó¢Bƒm@9x@sØYÄ×ßF„Rä]fÐlM’E^ƒ PØ 0$NX›Ì¹{@Ï>
t~Æ€ð[m´ÀhÊA§¤ç¬)-iÄmó&.4HKa…¬®I¼±Øf‰ç�âLƒ!ÊgÍMRŠT7	AZ�qÅlC˜†h§ 6›)l˜8$q$AЀA@ÔgMÃáMF�ª™JXÌØ;ÝãÌ0¤~¿÷›v•R�°¦
¬Ç{Åœzž�2¿²näXéI°8baÍ=ðMC¨ÖÌ™3|á±°¼Ú¹(Ð
e¡¨€
@�¡òly²ñtÌTF3í„sûÀòäˆåá—%úÞÒwwNI$�ÎùÙ­ÏŸdö³ƒ›9slµ–Ɉˆ¨��lb¢«ÈØI½wµ¥_ z6|RIÈqrQÖ£°…‰r!3€Á‚C<z�BœŽæ÷TS�Y5¢ûaòØG|:§H³�‚ñœ°0àpÈ%£è$ÀÂÆPC1žÔ*ÏY"´ždJîä¥H.ª‚vèv±ƒ›‡__fø�@ NJ#Âl÷‘ÞìZ§CFS‘` Ê&
%äE:’†›½F€fDÝûËuGDw�Ö°‰¾Vã �@ÒAÞ/�ÈB˜$\	
Þ;£­Å.\»eMæ=¡óQŒÀëæS$9œz!ÌC`k0‘O~ážÚé!š_@,¡ˆcÈ{¢³Æ§EŠµ@< jš@×è¥FÒLHc"'Þ@ćPÍ|T¶–ÒÚ[Kh[B­¥U´¶–ÒÛVÒKiø\c”¶–Ù±…ŽYAm-¡mim-¼¢‚j~.¹Ø‰ïwÏ&€uHL™pB	–@bÈ 0
�eJI)F°BJ�Œ�è&Â<ƒ“y©ÝÖa1"C¥0Þ蹘>`4L€ ‘T<7/‘á¨n A;½m�fû¹_-žjõƒûœ¯ùÏAv�œD»)Á@!yïÀÈõo««pïW!ƒ²¡ì}²äõžBÇ„DA¶Ìá
aóB§'Þ[6 4VQîACr¥Ê
œƒÕÉb[�IwlDb&Ó‘Í-a¸´Ãcœ¡Š±
Œ

,CB´lÙ‡0Ý™ƒe§Û™a€sèpÈá"è›Ýˆq^mB’æ”		˜±È+mNËt2*&Bç
o	oSSq£r/+’. ß;OiêNc§K5ºR+§ rÊœ	š”ÊÚù
G0e›“œ`®å3,�rÉÂÍ]JËÙðdîÆït^	fm”N™š�Ç(iXÏcÊ[!|±²Oò²
§Æ ~±\Aegtñ‹ÿ§Ç�z�‡böx««ËÆ$OXÀ	C™óäƒ$ž0³..œÈ t�¬¼,x­PóYmã.­§óÕCèýæ]_ãÛ£‡›ÓÆ~(äV…¼|ÑñFn¡F¥D»K0–¢hÉà«é:Ii$‚¦Ì/V‹pO»ßH¢7³˜D|}DvEñ߉ѺG.ØA„Rß°¨O1k×éjïÎ0<Âa
	F&Ó++¤‰Òq Ë|1D¼1­ƒå�hôD˜wD�Â¨Û½eÃ_'CN%´66mGÍ•ËÓçބ’
{"䮜‰¦Mî÷µ@;A„ A Y“Ÿ®“0°zÌ„UßsÕ
¤Æêì´ˆH£ÆP—¬¸ërh èžÇh éèÁ/êi·N¡tó ©„6,
‘}æY½£¥¥?Þ%0$;CŠö�ýÊ0ºÖY仂"v�²T$¢Š„¥pJò°Xæ/O$õff¡í/czõ264�­7†‡¨ÂIÔL‘,@Çe(tP 1XÐ!g¨`ï:4WH6ÇÓá�1ÓMbà¨N,‡J‰*µš”Z�B ‡i¾Ì˜h:¡á
àΑщ’8\,·9x)"#�P‘%SÕm˜é0tøL(mU!*‰¬A^u�z›‘uPê¾£PlL@5Eh»
ÞV­ÁÙ`çhšžÀAÜDÝ)a×nãµáj,”)£hàƒb87í¼Æ@šè.l(Á2°�j4¢Š¨* ¢ûíãÁ5füo0§øH‡|åv~¦Ù2A'º�1Q¸"ŒžuÜ“!I_˜¡ô™l_3=>ƒîT;Üf4ɸ¸�Ãê7Ì~×+¼Ni‰Ö’ypy¹É‘ñBNR#™]Ó(è†C¨Ï“Hˆ"[bj�L „»6)û¼Ö
d¨
Añ¿¡³[È£Q37
ªäê6¢Š(¢Š(£€
Ú2¢Š(ÍÈTÒ>ËKóæ
(œúømiI­­ër«Â‰ìpÔA÷´8<�ò!þšQ)J"R”E¢}p9òÙ$ó{‡k觱4`U@	¼è¿Eðì”o~VkP CãÊIö½�6Pì f
�†žÉÐÁSpk8›=í‰Íûà`
-t�k7œ!CHA‘aHb@¨((Ejw`âF„&=±ÞG6‚DЀ›g ÐU�k†ku
Ù}Ë—I±<ë¨(†ò)þ1G@&˜vÐ
¤RåÈdP( ´@N°>º
ÿcF�tÞ¡kK™¨o<úîDÈ	F@F�K¿„ât‰øOwò§ëaådú¼”ð:Ê)™†ûNò«5¨Ú10CLôŒc
yu…UÃ
ÄÕa$Š¬UW%•‚F" ¢ˆ‚+bȪAÈR0ˆ*ªªªªÂ*Â
°UUUUUUV!xž�ÞPdɼ-²BI4éäEH_ŒÖÀø'ågåù%e¾¸¼ã[Îcˆ�I>ƒ9CR=†U-iß…ÐQ¤H¬X6B%¿'§PÀy¼ ¦ âd€q|�õ–ÌÀ}ûA’L
4 É€²‡/8{v:Û·ëë\”‹´MàD(&”hñ`i ,ˆ¥EÑÔTŠŒ`AÌ$ª$E 10Ãd
h2E
FaFÀ€êP¦…Ö�]"&Áµ�`lP‰ë †(ê4†ñ †!€Ø}­îÆKu`	ˆ+‹h1€A
yEN&”ªj±rEw¬a`�
"4®Ô‰¤QÔš�7âµ›$$*" `"}( sŸîò™ôwñîó…2Ó¥Ö„C'˜ÑÌ
ƒðæÚ 0ò›Ê‰Ö�{Aƒ¤\'<ψ•+¼Í�ÿ-ž�PyHÜØ�@`0“ÎôÒåSÞ°@ˆ
Q°€Â@¬–-¥ ]Š
=
¼ …‘XwpG?�c=„‚ÀÒœ)Èç陸
9„€Œ·CAh÷T»OT;ý^ª[z†üÑÔqú@¿�Äá¾dQ„$SórÊp@p
 o#àšBG@Jƒ)@8+ȼ
šZhHl(†c)°p*	…q¦ðx+,ƒs@=ú#‰ƒKU|Ð
4Ӽ@
#J‰ç“´°
å: ÓÇÎR¦‡ÊÉéé©°Ta7Ó4�Q	Œ&!Ý&ŠbAŽ�ànX‘
™æ…ÓMb‚O”?ytCôÏLø¼¢o!Øœ`¾ÚñÝA‡´†Kshi°@¼oL{, ì´½y—)Î
€÷(í@j¥¢Ž&ÀÄàÀ‰Ò¹¨‰�}nÀtG�{Îë7�mT�Ö=áf0=é^[p¼1`9"%
Þ	N¢A	]KЈrr-ܶ/!tDæ
œªaläĘ0ð8ÚõÅ7Ñ=Mì
û+¨2‚Œ	²Xa�¢¨¡$Úá#z²NL²+% R,`°@ˆÆB
Ä©"‘"¦e;@0‚ü�”4w·°â†dlÆA¼Ê–Œ,,"$ç×£õù
">IÓ8GrÇ®”:äãçxlê[m7åñ¬›Š¬„ÇZ$r‚•h
Ä×hŽÞ&è" .%Ó²ÀžnVoÚqïru™S­d�9ÂQ…E3.uU0G`À�\Ò¡� uwüù[ÙÍøpL)"¨bƒ€Ì®L€´	ñ‚(L�m
¶‚;Pf
–Ý9ˆÉ‰–þÉ¥	îôè{²x°êéÜtî'™hyI¾�"¬UU4UŠ+ݨ@@;ŽÛ‚w4ʼnµÂ"ªŒ{ˆ9#CÓÙ†™€rÄy€Zy#´°W�Qâ+�+— 6p€�­;¬PÏ*uˆ`¥¤#UBÂJyluË–A b<¬~ã£h#^
´��MlZ3MdÙJˆ,’	Щ˕ÐËêd¦Cò“œ—ôhY*—~Nmm2Be¶†÷)�ûjÑË:+Šs9™¦�£#5XÓ ”D‰¡´úM	„,s!tˆšÁÚq8h}¦†À÷ò¾6vø¢ž‹õ€6ÑË•ÂYÚj4P€ìöIQE?Äb§�ÁHØ£d4S'™8šÈLÕƒ¿ë-Tˆ4sÁèëÄò¤Mf5¯Sm¨ö¾ãUí~û_òtȲ,�YBcUJ¨ª*ª[-ßÓéÒtœ*kýtû±,yUeOÔñ.�ñÙø›qÁ8¼} µ!ÌR¹!D°ð&
&KôÁ½FƒQOS �P¹×QÎ\@qÇÒdlV`?æ»ò¢?PnÇ7¾gtÖ¦±hÁAû�µ²PÞmÎ}	¡D)‰ aSäÉzÚƒ3%j2–uð
ÓW`ñ„
BH;@b4Š
ÅKìb!^ãƒÜèAÓÉ÷ü>4xK¼54­/+´ñ �xØ	 Aó¡E2€±q=À(óI¢D’‰¢8N@"˜‘.󣑀{ÎüŒ†�Z9í®˜ÆT¨#L`rrX‘+Ÿ–
(y¬)˜h·‰.ÍfŽëš»uéÔ‘ùøfⶻÕL…Ý€¯L:€àqv¦
˜Öò:%ÄÆtáæá· 6?a¿2î[å¿´ÒJH>i!Ö'r¢Š¢Ååñ‚!(rÐ n;lù÷9
hÐû‚	sÑìÊa˜ ÑðŽ¡­kò
ñå’7.yv‡“X“Avö”:Ê‚ÝŒ’f*Šu–rŠrž­ì‘Y&ÜLBìÐěΰݎÛu?
¤X+
k;·Û³ññ£±Dn�£{P`q$þRY,‰ÓØC°'Œv2'’=ù¢ œL¶
Á‰›E%GÅpˆv˜Ôd{“ó”p
Î]ä
´ð±¬ÓfƒT0½Â²Š€_MÚ0kR’
mÄ×Á’À�Š;¹H•¿¬/ø}�ÆáH$!%0
¡A„A¢%
	!ÐPF
IûxúÈ“爆!×ÍN
¬æTè,X‰˜èdF��èC£Ä¹qHXŽg`×ö-"‰Õ½µ XPÑ~¢‚ ,©!‚ï(_¹è&FDyOsŸGxt_.‰Žß\²êK€Rp,5¤�D¡¿? 6L`ºZ�	Ð4Þb,ÐÑ
 æ¨F†–h¹2-AºÂšd É
)¡¢½T›µízº»0”Z·ù)Û˜ÜB´@F„Üáê|@¨ÊZYDôqL§x<O09DØ]›lt)@\æ0oC4=°å“ð3iÉë59¡dӻώѓJ,p †ü˪೉`ÐÈ„/\Iº@!¶¦T0€AÀÿ�Ò„,ç{·‚ü„
Êt­S–ù{˜‰�”É:åU>áj¬Ù
zZ�9ÎŽÂŒßÎäÂX•1)‰'Ú>0¥ ŒÏD¤<Ð:Ì„0a’ÁÂÀšF…˜ô?iþ_!ȤûžÀcÎÄ�õU*@'ëZ1@_…ýÅ}óì ~bHi
ˆHA‘7žî<“xÒ}ßÝÿM«üéÖHýŽ±›€›˜òâT.
(ö!âÉdgŸÈN~!ßÊÏçÓïX$!I9¾®ªTæV *5/*a¬‘áL^r…­y>Â3¨ðRN‘
è*u©‘hó-¶�ï&v²&Y{C¦X]èä¡úcó\Ñ�°ƒÄ:Mh²q1’H(
óc¡ÇñRu¹0(ßHQŒ�ÜOï¹óha´¼,ßP“r=Yg�L¬þâ¬Þ—àZæ˜h~TEdj„¥�@„ëbcÈR€ý{=­kZÖµ­kZÖµ­kZÖÜ}pÞäI+=§ƒÛEu
H�ØÈÖ+K°t
!‹5™!Ä6ÉAHþ–jì'ª'ÉÂ6؈vÃ	¬Ñ÷Ûy3¾‡ó燎Ž`ägÇårH—„°“ �"¤P$UV?Ía+!¤ùÏœñÃdë‚‚vÐñ3º*„F}ÐÉ_1ÞÄ©eqHø‰&ñ
§ÇÅÂ\öCÐw.³Bù
¬ÁK»ÉALÚ¸bô0ÐùœËì¯IjH!�Kâ6qoŽ­9K&@ÝÛk±¢¢˜î6]±$ܶ:![²BÛ0Xõ(ŽÌ@
!„T6 
H‘D"ƒbËAPBiHQ^xÀƒþÚ¡ö°€�@R‡ä?©òn~¥ÿ�ô­ÀŸËû ?ͦM%ºTò”RM¡îýÃð˜ùJ„_ºDùεõÇûˆ§éZú'ì�Îg¦”ö}~ÿ±p*[ð4Ëhö2dµ1›)é(ƒÒÁ°µ§Ÿ­™YÍ]”× 1æa@Ûß©º~®¤Ù$¤A¦„
ÄCTƒëºÌwë/}a‹¶¾`2à²)+‘ºíÄu
t
á\Êà•�×q¿ï"/
�ó‚}.™�˜ì5FdÈd5:Àç:2Eë�ãSJغˆŒ vÝ�*JuBÑ?ÑB•( ÁÉ �‚F;�]Ÿ^‰yÅÝ�cmÔ~#‘º'ÌÒ`9ò€ˆLeB½Ð+%6ÆÄ™B“
²F!€ã	PÖJK’¨˜XöÙ†ä`A6X(,HX#:
­ˆ„ÚÜfˆ¦dÇ
Œ\hàMÄc€Œ$ŠÆPQIÔà`¸
`nÀDA)”'A}n%Î`­
aÌ£&ŠX`$LÎ"~ïí¦€œÐã!ibZ‚C  ‹Tn€r­Ó�T¹^à„U¤CX¡
j¥AÂ5Iȱ¥VØ„‚]Ôœ�攈\]âDˆ@M"p"ˆ"BáB•R•eê¢Nƒ�Þ.ñH‚è0äBüð2
Æumøðv›R�Ý
X
® ó¤qoaÁÛò0§f~3gBÙ¥HRw.Üã¹æD
ya<'+ɨrð7aG‚�‚DÆ€f¼½88�’BB–ÒÚ^AQ�åÔwÒM�€ˆG¬#abEAŸ4r´
�7‚¶ÀMˆä@Úd'ˆl‰T�Ä�m”Æ40�’¬bL‘pM•-£’Nä n"<`‚Ÿ+$ ÂUI0ÿˆˆNÐAý¹:§é˜B_ú­»çÄ�¦ô: ….®Î£BÏA¼=*	Ô�� p‚™ˆ¥÷Ò»²h¸‚à‚Ä£U”šaZÃ’P¤–Û�¸X1ó.h�Ž%¦Fí,bl8Ñ\çF–;+z©I
‡ÈN©j}cBGÜJ€{u@ü¨>±>„ˆÅb
¯ jÞxðüÿ“Ùu±	Ž¿ÁO±
€d�Ë14Å$¨xvšä8z
1‰ÞƒB´>Oó¤ê„~»ü‰ó�Ç,Íï
Ô3—1P.o� b%™ËmA•&�j¡Š´G**«§
/:—¨°C–'1FÀÜâØ;ƒ
€p4kž‡ØÌÌÖ9
p!! ±(äìn5ÈQÐ'9-œÍCô°Ì]vl±Nö‹,@�%€sPjR]9de			uu9
m�ž”*ÄWq‘8Cšš B¡`&LìÊUü¬|^Ç=–¤
ÈeÜr ².î£�l#«š,‚Q†âïcµCF�MÚ
:ˆ Î`=Å3û
PûˆûÎÓ2lR²·yG
¼¡²�Å8p¥¤tt«¬†È¡Ðlj�˜¸r‰¼øNo8vôÕP¦ÚŠ¢®��ãˆÙv§¦m2UcCL›�Ï4lµÕbÜx Ä�½ÆŒ<#)�ë
aÆ‹7.½ˆx‚M{DaÅu�2�±0åGC.Ž�ÍÄ˜*p/l*oÔ?Ú�SÂ�º•?L_d蔯O_�üº¼ývöæ|Wv.û8ëú„…ç-7>WŒ9ˆÁ?"­qIŒ	µWÖû>žZ­ÃE55w§‘¤úaœà×Á¿ÐÒ7ž²e–v›‹>éÌ/.4˜î#º:äÄêNÂúûLf‘ÂX4Bhu}°{
>
»Û�9=NíÉî–9HI¹9äƒüô�ÅEQ`øà—±/æFn@y…å`ÙŠD>_u©qð@Ê5Âr…v̉ºªH¾à4Ñ€gÞ°ù„íL°¼D/;µ�Ñ°ú"2–Ûb1DŒP¥¡×¦2HÑ�LÐç@IL˜ç!íÀc
:h�hžÄ—�Ÿœãñw7�ÄeÓ×nFý÷t¢¨ùîS{…D2ˆ$q>=¶v±È+‰Ã«ã!¸½ñCfŠÙI´¦+H‘"à®|fð¡L€�Ìø ½o jöd=QÝ
GBÓm²§TE[W«.¦„cP¿‘	é"½D7®«�~+˜Nim¸
Û‡0>V€‡Ô…C±!}M�Ò�ІÜÞs`A(çbÐ#žÂ…óšñãwá¡~:‚ÝÁÈ‘W¼Só]7È)QQ‚½£V(ó+� #ÌE„uó"½�Àã•vƒ¡Âµ²øת"¡ƒPV‡Ò¯�Ø°nÂD)A
€õuùàγ—Ÿƒê¢îOŽ•TE7sê))ÕdaÐ÷X±ÖO0­î°ØC׬íÎãB3G;Òü e7ðv&¢5C€ØÁ@Ô
w®"ò»Ô™°Üä%'™‰¿¦ß9FB|úÿhOHYx ÏÔ?:B'º„ÿŠÊì+Ù"⫃F×ùI“ùz*p|;h3�kH}a‰Ýû$£J¦§6†#jñ/q"ŒS:sdnr[AkwûU–ØÎ~Æs2îs#þðÊ|ñ¥äûn«6Î-§g~ø/V¹a€ÐãeÀ€?u ÜL~­\궟X3‘Ô³ ·f‘Ñ×|9oµÊ$�Sy\cåxëóâ»D�‘⹃|%
Ì�«»97¬rQdHhb"DÓXïðb;,åÄÍ߸ÑÃ0y*1xw¼¿)@D
¬Ï~.u44°ÂËÙÊÌŒ¶«5ŠïKl¶˜½\µÉ5—°h•ƒ–ÝÖÖæãIULÈøΛ°ËŠ±ÝÄ\댄(”©QS¤7k
>¨uÿº�¨&±20^ÚP60öA!$ªÂ–$—C@5AO`r²é�®à¿9ÔŒõ×H0IbE¤#½ŠjA5"H¨žd°Fn}q“yøš"3Ò(%
F	¤J¾�BPÕ‚`f´-Ø¡cj»Ôh×3Xp)z©`GùU
lR¡ß
û(zD�XAï
<æø›Ð1ÚB…BàÜBf„K¬ŽŠ°
		D±w� ªª0Xˆ'¹LÇþäR“‚$�“DL’!ÔM†£Xlß’ eÂÈ�y«@0ˆ„wÄÀCü' êåÔ9
C0©Ø&8Œ!xv °-¸Eš5„j	c¸ÐàCÔjq¸±Ã‹´ë¸®uÂoÉD"�ÖÔ”>«7�‰Çz1,™
“$�Z-h7É$„`löŠ ‚æy�&J@ÉÁÀ39g)OŽ
KhïàßÊzÆ"3ùÌ“ßY”=1òÀ:/ŒÂ:Êí‡fB͹ÍLš„Ü
ÒSiË$		E„W¬ˆ-ðç
'K@Ž#°ˆl¤Þ<¡Ï|ÀO}• “JY�h2‘q�F(a"À#ÖÀ8J;m®­™…)J�FÄôĨúT‹*�/¯éɼ7Šdlþͪ"·"6 Ûa:mA¦{Ð<�ÛŽ’îkB	
��"T"1€Å’‹ A	!ë	ŸjÈ€mP'n˜÷Ä-]Æ®NÀ£ÊùdzV¡g
~ÜV|ê®às$<[°º’‚$µ8‡`ä3çï¢÷h=$Ø4h+”¿4¹á§“ÍŒ5uN²è\3AÁ_Ò¬ᆮ¨æÙØ׿“5¢ýÍÈà�xXÇ"Ä™f¥Ô±`­€ñÑ)¶Ìr.ŒTÌæÇFŽ·ltAÇ*Ÿ(£s0åCx¡ü^G'¨>vOç6ŸŸ-~éÇjŸ©?mªÖAÞI9?µY¤Sc”CôÀ“àª"0Ož—TÔ}±dJ8ùä¥
ƒð‡o–£Ñíôûxwû¡#ôjöû:rS®dLs8—c•�Îg4,»M$.ylwïý�þÇDTª«{ðy‚$Q+âV°¬k C“	
w­èøîf}ʧ‘é±Sìg‘•“'Ó×Áȳ·C�¼wf™,€?¼ 6XgÁBzèÛçG¨~dÍm×­ð°ß?µ«šƒÅG“º|§'Ø$ªôG‚OC“<ÁgMè9-·H¨Ð4/[.ºÄ¸…
R;
Ò¸doˆ�˼yýƒA��À�‚”̇ŽÌr‚±®Ö©6µâæ]ù¨Ò„”k­ðÌè3¡¾Éê&ynFn,Ò«¬ç/{f¶6
Z%š™3tjoâÔˆ;
7¢¹K¼ßR‚¡9�Å ×€ªÏÜLý
p† mK·R	Ž;Hs—Ifø|½
<Óz½V”J>Ì
`}aïódn’J›¯—ÐÒM ½·Ùu�.»xÈ|ÖÝù0íÉNDFî©
Š±l*rºkPŒ-"›IžÂÎ4¶YË#E…ôŒŽ6†çQ|[fé	{ˆAËïëFÀddE8 _ˆ¿X:›Äš�áÐAö¨xI$’2EˆÄûÿš)IˆÁ€è7’ñ0GoøG/ºˆ¬2Qˆå
N²L[ãb‹i¦¹–±äô˜‡mùžÂ	JY&€HlóŒã´éX󅵩AâBÁä%!å1ã/š¶ÁíÁ h}|•‘'o8^
$úõ	ç;{"ƒØt�ÿPBà@éºi@}à4-ô(«g	3Àê¶æ–,‡á7ü?×€`œcúlÁ¨
àM
ô`ä3âÉNz'�n˜9¤¤¨	¤	¸…*n,4�ÙðSP
ÜÓüÝ4^1èÀPšŽ±Øfr"*†Š¯*ð–íWÅÈÇÔY´ìT„‚DR�¡Ó͸ùp8: mväy�^»Ð˜'Ä!˜–{Ër nÉ1”ˆÏñüÝØâœËV¦’oâÑ\@ËXBD‘9.V«"B+Pìí
S¸
ÚÝ	µ,:ÈDFE¹ÙØpz|ä&�Â/¡KÞaEÒM>ûˆlð€µ<^`|
ÙC—œdž=…)bŠ4m+õssNñ$�ˆ%$# ïÃ�ºfy8'˜ÛÜF5ùåªRÛEQQ‚0ÂØŒ2Æ
H‰Úª…Ð<Ð\�Jn&û�Þ>˜d d‡$cr(hBP„Õ«)Šï)
òÅ’‹#^TÆ,‚tŠrµ*v‚Dè:x
vá®øøH±�"@îŠr`r¯ 04Ãnó`va		7
¢—
JÒš
_Uò–ï„’¹guJ¸é‰LèÆH€H®ì1á—ƒØEĆƒ~\¡˜À a­²ÒX\¸r¤Šfb88��Øô[Ú[Ëw[L�œ»Ž¾4DŒ"T q³·0Ì�¡…}éÛd´ŒXB‹�y˜x£ådqaÈ—ÜU²«º(ŽaéÈ+MëGq‹:óÁ„7¹	Q#¨aw~!“½7	Ç1ànNºV7`÷8Ü›‰8–Ç€î7M51›ð„#»
åƤØÈjƒ±úu~�‹YedcaÓz釠Š6rÝÙ¤6wnû+àlÙ¡Šs&�Ð�\ŽwyÊbÒ¶‹F�+ej[=\é¹mŒ`¹cd3uÛfFÞdbÇ4O M J %%� X�T„
v±²” hÈ’ŒÑaãó$EëB';=–¼?²ÀžxÙTÿ>®ÉA?Ë^R!Q¸ŸÇØqµ>Ü_·³ð~	GêÇôäŽ80?tÖ)±UBݶÍOò¤»iåÂ�·e#;ø ^¡¹[@þ¢Tt_?üæÝMÒäCÙAÕRGÛé#ûÄ*wM�“´
ãকÈ�¾ˆ<-*Ø}½¿Ÿöú›nÁó|¯·îüôt_¶ÇìÓÍþ—uÉe5¬¥?ËGìiÀJÝÜvý<þ€rÐPí0ƱÁ¬l|œÌô£€2<aÏÙÃ4…@o
Ú_\c-œ¼HÀØ¿ÞìgöËäˆfõ¹Ý‚ÀÁØ
Wh:\
PhÚ SMe£ë**·é€V*<óÔ>e·#�¶±÷#Ä1ŸÝ¨`ðÉ_‰ðÕŸ™pv_­ò$ñßÚs]‹ŽèZZ“YÑyŽº2‡r¡J´X(ž=‘½ßÇÊoÊKÁÑò#%FË­;a1ÂôHÂz;ù�Œ
vÄ
 m²ev«Ý×Îú2�ÒkH¦øò$Ms²ãMŽK\–‹!›·øø-¦—
ñã
=ðuoå—ƒ	£¥¢–‚JÏÓ@´c'iv7gqï2ÉÛ>¬ø¤Q×$خï×+n¢¶ pæ´‘IØ …P+ …¼€+Žù.Šx�ñö‡:»pX[—$7L*Ñ™d®F
kÆcÒR#ÕQÄ�¶Û!éC=ã)DÑ*–Ü¿+YŽ`A’å0…ƒ\,Þ#ÄL[K›b®ÜPG‰Ùs³EtÎœ5i¼ê„þÿóòÀ: ðu�wÀÜóèî8Q˜ ˆȜÓ#!¡UhH’Dj
�]eŠ~Swü<À²˜F*ÊV.G�¾B³Ñ3`NåÜQ.ó¸‚x‡�ŽtL†N�5Ÿ×üÿ·@4Š£¼7ÁP�ˆÕ f/.ǘ(’€)Z
‡0ë…8	a�‚1¤Dâ¤5ÇŸ³´{”2nLÕÑH"pzíøÏÈê佤HŸh zl-!(T�ü Âuô `ë
Ðæ‘àëø—n€…e ®¦ì„p%"@êÞßY`¸cµ­F VãÊä&‚¤$ˆTÃ,Ál¼ÇqP
môÚÅæbòÄ¢à%‚
I©vk1âA¡¨�4•"ÒQa*Åc“E5:HIœ!@tƒbj @Ǭ¹Ø\á©wj¤.t¸[fÉ$„�“zìKì‹må$µ"ŽÀÌ×Â;€|Þ}™´Ñæ�+3ýnó@×óD;ÀË® ã
žÍa™‰¹x¢‘2t˜Œ�b_�	R‘7åñËiñDÊé٪ݞ=ÕUtuœ¯cB!UŽë‚ý±oJj%ˆ–TCˆ@€Dѳ¾#¶÷žhl€&„»Û;¡{ìʤßËÖ9´â¸ì‹¼Óf‰7ÍCúÛ’žN½�·Â/"
ÓÄÈ·- UoàÂ[§©dŽ	�@³Ž-½ddyžxì3]\ÎPGXMœÀ2]`dJHj(Ú°™í¼È÷Ïlm	)	çÞpL ‰Shx4ï0ÀA!¸hÞ”+$Ë:M5120Àõ�h;òÖ‡ju½i±»ÛF�¶¾#K0±Ö~F%Œcò†ýZ(¸
„ß[Í»©(7äàØ#A
MXÒ‡G> ÎŒ­95Nƒzd¶ïÉ�r�8äbG,̱ÁBè“X\ìC{ç�mM�¦›Ó7V¡Ž.*8¼CŽFeñôÅ8&Œò®„àiè€s'A|o)Z<À0¦îsRôωÆ,†ÈFâAˆß&©!ÞC€s³›;Á˜Y“hUÇ‚Xõºr
Ôaà཮ti±]a.:€Œ =r•ÓS0H� L($;æÆÇFº,ä÷ò4Å àhèhi5jÉÄB�7€`˜«¼w¦ç4¾dB`É®Žß �òCìˆýÄ@mñ€Ô¢žøeJú yJˆý1>9y ¢b"ÿ
"ªš'™Ð£òs�-cø�éý¤£ˆe7Ùù/ú‚£:ßµO�ðš+¸ {@ o?	gÀõzß4üW* B_Ôæˆx P,‰¯æ1ÔŸœ†,ï½_!:þO Nò(r²´Š{¨Vª€+™5
™™}4à¼yî6" d

h‰±ûÆTÜ€%›u%‡#úü¢¬÷œ�t‚:�¹Cè$.ƒá9pˆQÉ
±ÜZ:Á"¤H
ž†�
¦óy!�¾ãX-lS¹€Èȯ˜ÿµ`5'€p§½)ú�]¥ø€eÂ¥èàkI3Þ!¬�À€R)) !ˆÐaŠB
Ø‚=:
H\væN&	”?Uœ�N}{`¥îˆp¡àšt®ÇBc”r;/TpA 0'j}ß!ƒ &µ¸É5W	»!i¹0
uÑÁJz§ë8 WQqNæxVŠ#cÛ‘`“Sº•®€ð¢[¿œì6§÷	=€Ñk=ndŠ%Y]€t¼�¸^%¨kî€oêÒ‘	m¡#¦q!l„:·l´,*l´
 ³
€— ‘݃ H1Š˜B¢«K
Ä‚ÔH��çt"2}Þ¿O¤þ
¬™Î0f«7�hÿÁ£4ÒËø®÷ëïõ÷~Îë¸k¨å(²e0�ŽáˆïEÐì`󛡬uÔ7ÅгºBD„@IÖL(b#bDJô–Bp]
ÊEDøãÊuOùaÊëw€@X´ÿ)Š�:Â>€¼ÀB¡9
ýÚËôKô…pg 3œ'K=Ä.Åz`u›:î�Ç�
¬bÅŽó’hØ(Ç‚à1œ,;x,É6H�� ÔHi-ªÂ™ˆP VA‘,HÒKªú�ÿ/õn‰R¿½	ÎvW|G�® A·~äêǧ”9Ç"K[_ìÞÜ|ˆýèlsM;à—ó0í,Ø
hŒ’
ý=W%ƒÅê_œ¬"6ôœ,ëü|tQæL&°Jö€>Žã6…]…r+nrxÎuÓ Æ
ŽLÄ/´,[Ó÷GðCßÊ„}!¢¿´e°3<ºGì¦û÷^ïJøl¥Á&Òò’¾¢ÝRL´ÕJ¨ñY)QQ•奞ôH0gÉÿòyø¨iAÖø8’°…A›
îÉ–®ª?�÷½û
.\ÎS3�™¸Ñ1F$Áz$¤†Æ`$›40�5­JF4•qóssdN:-±Gð´-GZA�™¦P¾
âQ�œ’ÃÜ)�«¾Y3¤ªXA�Ä Æý›Ðš·ë>ÿ_èš­Bk¸è9C¤ðœgÞo*¨?ç°¸gÍ)ž4Cí?À¥Ø�x(ðQ8µC¡CïÿR…”8ªyöîGå�&!mßìÿ˜8s~R�Å8�zy™
Ê�i´�­÷ÑüJžŸ’Wç˜sÿ¨d^/#L}Ÿõ)U?õ:<íU@×,Žè9%ö:0iú©ûÿ§÷¿øf?ÝN½ÿLÞ§Öä¥hŽŽGGêè|óéÖÞ1ET1f6õ·?ÆA–Óüû¿cꈳY•XÞ
�‚BŠ«ÿC
R�Z–S×:Dú|ó?Ü+ãfõG¤†õ]}se§�Ÿ²1í­b
±O½YQ—£õ3)Eg1÷#ˆy?Š”û‹„Ë`Ý߸w=CÈN’ÏY¸Œ!Þ<;§-öÐÒâgþ£­š…<å§óÿ«�uó½3£¨@UáDUyXOÓ›:RŠúõÿ†9UJH¨a*ûÅgÖ‘[–«…^_õ¦¿'¥ýg£æà†\|ôýì›^›²°2™I,õév4!É'k½‚qY"†`2†ä`Â�d@¢¶Î½þMÌ„2çVžz™ifÚÅJþ{ð¸¤ûHl.AHÈÈr\"R^âÇœ¾ÛïTÔÄ o¨³½z»«ª»¥m0SÌÃ&b±ð·úùpN¹/éAÃÉM{3»›‰
ɵ›;î*sp)�jð}s·>nHæÄî7!�M
5´Û$$�ÁO+£ÆžlŸŽ
’Ièò†‰íÙŽÍM°¿|o.öO’InIö—Y¼ºm…íä»ZÜèz¦ëÉ$—ÜnM{:�ì×Ì|æ̤’Ki©…8†.8É$žÇiЬÙµ°}ÇVî:�d!ÓÓ~	‚{6¯ô
¸)”^Ì*0BzØ×�É&žõÈÔ
™ˆ‘¼¹+?nŽ¯Oƒ›-÷aEQEQEP÷¾vß
rŠËƒ‹®í8Œæsp†â[HÕ
D`…[b5k…%ÕF€¡œJæUJÄ80~YIJúðbÍþEð)�Š
h‡x¢h/ÎTásx’&ëœï™è*¡Ô …NfQÿA}S\y“QbçI`àÍÒ,ß•vVA4(¡Ë‰W0·GXLñ³a¤¸jÓàŸöèAðÄÀ!‡4Ïë¼/£!8¶ºÇœu¥h—�G{F#G@¹BB1½$RDàflâ
‚„Q
œIépbÐ5o·nóiAºí%Ö1&Y1ƒ§l&
Ÿ
èŒb …²)ëLˆ˜R¡¡ù=SË9!Òâ.}%ÈA6˜òîê:}׳½×¡‚u�¸QÞ!åÑ
A@´&
Áàh†Åy•ÚÊÑš)‰ÁDÛéý{lØÙ
å�
eîK^˜^Ôz	£±Ì,6™
DÄ3p&„0)C1Âq©*Ã\�QQQç°ß7mó#AŒI–±)>A¾�>½”X�ÃœvŽzˆµÅÛƒ 8rq8›AÖ.Íý†[q©~þ¹œpS°;kry°u�Ë¢îõ |Q_�ä
Ðñ¨y§…“âUUF(#ÄŸ)ðv¯§g¹�=njYF.+¸Ó΢§»V¸ß.oê#UDâí±ŽA†B�˪ǖƌ¡ƒc§ À?#FHž£â'pÙçìÜWŸ°^ àaˆ�ßÓ¦þ)ˆY)…‹žc�ézœ@èX8,Ês‰P½$µ zÞ#yÿ,z÷äæ­A7oIê¯ÈN1À|�±˜RhzN\:·ÍÕ9„ïÚN:‚ÖáhÈB˜m°ÊœÖü±¸i½Æë6.jv"=]ïè&f‚Ð&üf†Ú�ò*ŠRs@Æ’Ò6
·°ÅD M0龕-c[Ìó›ÄÌMIpÔos:À¹Þ
Ã~§
itÖA¨2ÆŒ^[éÚñ[œg™Üx;TÄCŽú¡è 2=s`†cK­­­óÎCä0ÑY¢¢qQÓÕlnM²ZŽÏΞYåfB)-UT™ÏztŠˆD……ìƒL@ÈpòÃ9К¼]bšží†-ÃáŽqó�i‘Gƒƒdx”Vâôêsœåpáœç:&åSCßÔR�ÎnЫ}! 7uR[dJ l$'ÁÚv
¨¨Ì*kÐrÞ¶Çlì© '	N
a @#ЃƱTå6@û|6Š‡t@F;CyqqXýê,�´‰úæ©*À€$v¬$ÖqfLºÌtM­´zŽ±¸›H¿W¶èx°ï�r-Ê•¥)HâèŸÆEúšjÂŽ4ç28Òˆ’bÐ�½Üš…zn½ç{–Ëß«†aƒ&Û¹LC´ØyÃ
‚Æ„£¨ß®äÖGJ2z»�Ça–ÓD5G®ÃM„íH™ì) ãÊ�§-hO@y:8²‡XaŒ›ë‡>†CK	‘ÄàaÇŽóÍ£ª<Ô¡É�v\‹‘­Îܶ"P�,9"„îÎ0êuC®ØÄ™&¯ÆNµ(M¸ž 9s€j†Šxbq�ƒÎåf†÷¨Ûtä�Q^˜Y6�ç¬Ù\t®¨ÞkŒ›Åÿ0ù×úÏX4-‘F†
þˆ¢d÷Ëþ0¢‚d0
Aý'
-/î„!ú
¡¡@äI†æBK$60ƒóTaÀÜ ’…
DBlnY!°‚ h.X¬ Q
Wa„!
ÈhÁ�ôúTÍrX¨1Pa€Àfô€ŒBƒKSqÞ|�ç;}w×çCÑGœîñ«žâ›b\©•]õ^.¤O€Ñ�H‘$Á=‚:PxøèúÃÏÄKùyšìfV6ÒbCÊ4@� ÅöœŒLKÉï±Hî"}q„"HĤ©%±œÑIîÀ“Т<78GRCÞð÷6‚—œh”/Õó5ûƒ_]ŠXfC˜
ö›ÌhfâkØœB‚0!ááö)£Î“~øg„ðÇm�)/FÇ—9ämˆ��nc^ÿ-C–^#ëCy³Â‚¶Ö5	U墣®+I¶–(SE(LÍ"d(©‰z"wJÂi*s²ªª®Ùj#˜ ®·ëâ'Qztpû—d£¬q׉’CQ2Mpñ±±ƒ#ÌÌynx|Hx’áÕ}ý¡YiÓæ(„Fkô•+®Ê‰&§´ÔrvšòN°„6æEš´
Iæ:ÝiÛ2ð‡àgÈÅ2åz‚°Ç±RòÇ*æSjbDÔzáͱ¿^‡p’�êé3zS¦Ci¦HVCÁÔ.¬hìT!R�
3�E!»2q¡&JÛ$Ìi)I¼JLK³	ÑØàCúò{¡¾x�柎ÄÆ%`=ì�2LÓšzµA6¢aHS&
©ö›�g200À‘R0žHi5Y°ñŠ¡!@æ6ç¡EPá4%Ï1ÃÚÐ'œrE¦¨åÁ
aÊv$è°º㱈NÙ	÷�H:,à¶=�“6z'�`¶W;ˆª¶
•à\	ˆN€ÒÀP�¥ó¤óŽ)©^ƒu›í
¨ÝŠé™¬óBs
^]$Éã	‹Y 4Z™ÊéªòË2"mI#•0&[#vºÒIg’XŒŒBƒ,’ÐÒBö5×Ac€�ÎdˆBSv
pÐ…ˆ`'G†³tÈÈ®Ñp�KF¡u†à/ÑEUfu ”œ/zõ­§#˜ž Õi Eàz`\C�p
ØÚ;³ß¯,Sw_ܳÓY"óµ&	Ò6€Åzm7LÞ `óÅ„f–Ï�s+¼Û|VÅiÇ“$Ç«7ƒ0㔇ú÷•­caUdàCzÛcZ±]8dkÊ`( õv!/¬=íèǶ‹€nÙ¯fË…¡QÈê1²íçHp ˜/â¤ëé‡X´U—·AÙÛEM(�§�…Ån0�«&" âNy˜Þ)œRd©j*ÎœAˆÝk¹ÛAÇÄÝÑé
Õ_¸ÉAÒô5²èÛáÛZQ¨Ì5ª‰&\;
lâU×a4C@–Šãh]•F±VKˆ¢U"a`‘f·=`â½Xâp†”¥Ì
ã!¸zNã´{6èœ'Ø"‚2n3¨
p˜X°SÊq×Ýê¦Àò�9úÎ@Œ&/)"j§(˜§Rñ@©»@:¹P
O¤¦%ÑŒ¡CÛÄ“¼¾÷_•FBñˆ�1ŽQ†D.Ð2
#¼BKѳP«6C�•¼Àr<ÖxìÃYÐ|Bëfó'Ÿ;L�€£Ñ|O3Чӥó

Šhyš8“S‡RŽš„Ôp1z
¦)™‚E;	3v>ŸB´»X¼_I.vT²ŠÑ�
³Í f"ÒªÕUO�KSi5r<©Ú¢¾
øžÃO&}¼ž8êN­žs~fy¼Å71Ls»¼èc¼U+À
�Ãpo šz�Ì(vŽ% Î—´3ødúq¿¨ÈbÇ	“%KøÜ°gN6“U1@ÃÐ,gMõå;ØŽ|ý'ì„„„†“žç‘‹-ˆö+¡:-~]¥gX¯[®³<ËdS�6NÚêË5uÎ/[1bU¿ð}¯+¡™¸Êú(‡Øº*ª_…6	~”áN¹Ó¯×›?.éUN¿îÙŽxTÚn²¬Ü'¶švGFÍðÇk§N×Bú6¯(é¯NWɶékd.]+©¡û[-º]ZÝVš.£žª0¦8ãV®,´êº‰Rýã†Ý–ëÿpÌi#7Ñ|¬.ÌÆ0ηÄeHdèd1µJU§Ä-ïš•9Ÿ–ki¶ÕÔ)•ð�2*rÙVXÐëÞõÛ
eBëç�kï³^³å
±Vu­Uå>#S£žaê{÷ô÷yçËféÎsÙŠÇâl;�÷¨d¡À
@¢¡¡áàÇÒ#pXt˜gB'yÍ^ÅI'P)Q‚ÎgçKI  Æå¦CܦȸzAÅÔªàò¼ iÀªÖþ"*š'Î}"´Y5¶dN�ª�̳/ÀO•^âdàeÐÝ}ÈtvëÏ�Вш±((…ÇçNó‡ó�G ù÷ª–ÖiAZ[¿¿Än‡4°„!i”
ÌÊŒI@î
�ç/R:~Cç
"©ññ=ƒæœAé8ž|É*‚G“=ßEráâu~Np¼ˆ(¨@;‚ðŠfQQYÌèælôÆ6ÞGÔÇ/ù7’#ä<ß	Úr
O8ìly´ð„À™�VËœ:M¼Ãø "
xzétáOŒ­‰‚WÚm-ɾë’A–xÃØ�æùʲIîJóì%�å–vPÑ)¨Z¦·¬Þ	ë8q
…{Ÿ	·¦ôI!r*™(ßào2~ †¼³ÇŒ!°f�dÙÆ0ê%xú˜à
ßàx®­YÊÕ@
Òæ°ŒÖd h�)HqÅM@k€"ifZáÇ”Šæ Å4D„F
¶–Ö"$*C~'y„sµG@b`¨y�H&³�xøo:Mà�#Ê2$^Õ„26¡µwGÓ
�ŒÜBXl‚z¬|¸ÃQÜ�ÀÏÄsnô“r¢ËT{‡}ÌBVžÌÇÔo&…‹Ž\JØ»Bß‚¾mòMø]Ë��à¾Pë�îtÅvág·È�Ã*ë½'àXE†_ÒunR�´4d<¡$�L�ÌèDh{žÓ!Ò�tNÙ	$ÎÖ=
.\PÂvvG¢|ЛÕ3ú—÷ß­uíÜ^çѤ’Ñf]°dÕSàn¨–Àyç`�àÞ…p`#Ìè»ÿÈ�M¦¤›ý)é„›Lr“¬¨Œ€Âî¡Ú*ú‘vy¡#Öæv�!gÔu¥—ΩLBõõE°Â2£#
†t2%…:€îÞðÑxƒèŸ0BSWÂÕe(F5~bÐ1š88V†øC‘kƒ½ZJAÄíÒ¸únžXã[o­õ)Ùíë“Fû~GÎèò˜éC 0Š°Ü»ÈYŽÎg¸˜qðØĘ̂3p©à)¤,âEPS`â›Ïëì;Ék¿!˜™ˆF�€ í‡]êšÅ€tYo—ÌÏMëø,æÜ/DNøm»ÔXãSs�O¨¹‡‘”·M­kAìÞ
EÃw‹jw‰ç>ï´FÚ>™:I†GX€ÃÆõ‰¯‚¼:â'6Mæ£ϱ	§[#Cª'j¨ŠüV¢«€<Ü„y�\hQz
6iâX3Ù¹-¤{ý7ÜnÞ“”˜/ï;GìXßRӌӖ³—¶W
¶ÃPòëñ4ÄÙ�Õ!35ÂJ$õ¬t¡íÔ52”RÈ+ÖN$I Xßz9C÷‡Ëà&¡¿º@Q²Å±Ëjƒ¢ÏQÊÐdsÒ&}{‹ú”±xÊC`\ˆ÷óÅh+d³Éè뱪�LÄ,WÊ\¥Ðž£:Öyí¡HZ>1kÕÄâ‚j(j*Ši&%ŒœNUzƒáí\-B³ÐÆöõ"Ò\˜^ƒ«9¯¥É2ôN0ÇâÚ•ð¿ÁIïy÷dR˜“í£ãö™çËrQ÷+8:Q6˜ã–;&¹æۧŸÉÍÞ\á�Mï@¤ö.³Š­9ÉÊ>¤ÔÀKÃ<ç�ß-•Ûi} ÷ú¯X么a=òÔè´?\)Û;§lð’Ç$û!qÍ)ý
óÙĨj7¸nPT“Î2DtÂLÉ—ÖMS,Ñ�„ĩϯÀ’@쇳8ÌÝŽîû°è|± I¶ >f@c¸Ûdt¸¡È€�±ëoqy—êvÓ}<×�܆gYØ)€‡8% u�ØŒ�È„´…Ú†°Ðæ¢ÄY€¢ˆ«
š˜(ÐÔ…gPÉež{G³ç=¡Ö ¡,;Ó bÀd
_¯–ˆUh;1HŽõjë¨ZwÑ)O^:¯Ñ»6ç]©c§«'1ˆ:÷?{¯'£k²â¢³ë•º,íö–•6Œúóì$¼%"ÈéÑ£Ÿd¦«Z�•ŽÀТ±œµê¸>œûnÅö«6IZÙVµÀjÍÊMYsNé¤YGJFòm~8l„S”UC*óŠª¬‚³BÖ
²Më߀Å$©Jpy,y‰>*вº<âçËko±eÙ»>æ�_/m;6éÙ§v²Š(Ón
6H'€&bD18¦:Eȃ x�ïÄ?Qcèiˆ¡þÃ]ŽŠ%"y¢5ï>ÏOÈí·G¨˜!põÀ=]ÖÒGu{Ê;$…�ö¿Ä¥Á~£ø>­ÛÛóÊ©¹‡aÐÛi;4yµßÍæ�¾^¶É™
‚À¡�˜fZ[™šºjfk1TE{àDžéegyé>‰˜!܈üF³^ä½z'ߥrÆ­OžÖ¶†Ú-Ì64‘ÐåóiÊ,a¨à;
÷�«áŒŽ¨L€`qP¿Û׉‘Xœ#!¼Ü§\„$'O�xtns¹.õ!k�}‡@/hs@ê‚|FÓ; ‡ÃÈËi¨=]°“qçB¡È°ƒx08Д$@`!0Nžô.£ ri7­ƒåÓzz[Ÿ
¢!m€&»‹‰å$1èK¹KMFt¬Ï„b9¥ PU¨æØTZ%Ã0X— €–Ľ1)˜«/ÕÂx;­kÜo.¡­kÌÛ[z=ÁÏ<¤…ŽKx
ÍDb¾²Y<�ç ê]áplfï�
>ðï5ö½,§GŸ}_Õ$:]iÔ³C5 1ithÔ½©UÄ€uŽ;I•B¨�\H-KÙ¯6!Ôµ¬;ÄÉCX
¨§P¡íÓU”ƒÁ;Ÿ.}~k«º¯ÀîôvMJò?Yèz¿2cmÀ©G›wÚýoŒ‰Ä T�ë¸	ÀSê;Æ{Çiã¡ñóóâ­@Ö�Pt4ø§�æ
1˺JÓoÈ
F´¿¤‚qôø{$d”f)Ã�0NO•´;$œzÜÌhærS¼ì ð
jÒX‚�ÝJDŠ0À¡DªÅ>£_FƒÑ¼w”	ÑfŸ[žq4ÄD�èÌ+ ©Ô)¢â“¸…O
&¸‰ˆS„�c‰ã$œ<ò/g^^EUºÌ:K{¨˜x=$�î¤Ô>$.'P�ìCãNè
ð”q.g´­…{O^00|ºç¯Ø’"	)	GP== yÎÎoIc®Q½ÝÝ’3éÏigVƒ�Ø7È÷Ûîæ,�: - ö„!˜^ÁÀ}¯pª›‹kúÏÒvô¨ž«{eQURuÕJ©ñ¡pS$+Ê€ý	ÓJ³+’=#VzFH\
L|
©G6}yû1õuŽKBE»\r CXDB²‰**†AÀ¯�à)Å$8˦”¢�e'¸èB¾‚Ó^Ý9ëÐ÷Áä�’qu'8�©G2R†'ˆk=¯bG{®î'H^BÁÙé„™Üç�솘è/‰£Fè›j‰LžŽöŒJÃ'.�UŸSa²9;_Ô$xl@�ž{c6É�>{>Ëã|@ à93ïré(AÍŒ`€N³×Ó¨²ÎÚÝqnÆZ¤l¹u-i{—«óå2r
1EôÊ#9�!fÓ¸EG�îGp¯êbŠ/€øÎAÀv
c›³kw‘ÏÓŸ¦ª¡U*¦?W+lyÓªÓW|ásÂæ‘2ªK0	„U5Åæo)ÈóŽGÙ´
Eœ>@†A€@s
(!
É9„_ó”•;’ãIÉ1rböÜä¤Té?âÄÂr�ÄL]P	ÚnGp^C8ÂÀÏ^ê•Jﻆ=;>z9ÏK'd¸ç	Ð>_}¶�!éÜxa((}G4Àúj¡öïÇ8C‡Ñzõ¦ljF³

¿÷ý¡ì~ym¿>ýÚ0C €%íñ$dmštP#E“Üñøo
‚(94á‘ö˜–�²Ió‘Õ–Ý}bf,)j(.,p"Ê!£·NtÓ™@2„ B"›Þœ¾£³³ã=³FhöÖ{Í›lÌJüƒCãÊ#"y
(Ìï_«`ñ"ŒˆŠt;ï4ùŒIøSó‡Ï‰ÜI		
’ú¥“_5] }†Æ¼@8ÞÓÊÍ•UUW–|ç�ô*n�™a9°D‡W#ª–ÛRµú§—±	*WÊšMD_cäï,òxOxÀ©ƒ�D­
4Ї. Ü´ó-õ¢·Ä�Ûy7ïb»;mŒ–4—*¤õÓ٦Ξo[÷Öªª«evXëx�˪ts¹/²~ápç³~­›;F†ŒE‚Nü8Üši={ý¸ÙˆOÄê|“”Z‡¿¾×•ç±÷d§góÉÇ	¥ví“n<ùÏÐÛînýèB`ÉHœNŸXjÖí:ŽY·WkPš’퀸–ä€yälH¹tú=xšt=C
Ût§»ë?_šwùl]°k,A»ši˜Dþcß„S}c}‰IFD›ÞΰvŽž'úWò„v�ÊX<ø
=¿-¹ÅsÔìÐÄ–þê"ÿŸÌ
Äé¡41
Q
¶r 4„û…Aö6ah�4¹´
½Üž¤Ïà:HŠ¤”¤U¾”‘ÈÅu÷þ_w7xéÆdÙ&ã'åÉÓDtˆÄ!t–wÃœH0¢tonE"¤äP9Dff*ôºêš ,zH•¸ŠÛT¤7üY~[A ˆf¬Ü,Ä0ÄœÒN5@Qdc$uj@‹@‡|ôM#³@QxCcw¯äΆÅäx­;ÁƒÔUCÑBaÇ
Ì…T%ÒŒÀ¢
=ZPŠ,QXv=2ï£è;�>oOš~o?ƒž­ÚKCBèDÞˆ2€‚ÇÓ瑊į€1r�•ý%É5ê··YD²YG{qOÙÇ-Á€j‡!QMã�:ž>»9�„Î^
þF~ú[�S©jWO#•ŽX€�"F†zÃ$¹ˆ}ªÖ¼ôGUk�»¯;kLÌÀ×é™›Øæxë×®'MûêÜpUNÇW+ÊÆçYáábžr¤$� 
ˆxA:‹(ÍûNÏ�¹ùv—
L8( —B�Ô=Ãé”]ÆÇ6Y8e»yp¸Î�
Ž`�æ#ˆƒ6”¼3E¢Š.mAƒÀâæÞr(µT­»or¤ˆgD
±¶Gff3Š
ÀÄÊHLkb³æ½}y4_oôyý@ ¦
6ANþˆˆ	¶
R êÏ}&î4Ì "©òßYÓÓOÝã„Í6Kh%ˆ{ô°Xúï~l8Rñ=™£�J¡.\È¥³ÚäÖ°CFÅ]ža±j‰Ø•rF'ZdÈ‹Gß851Y'Am!ƒbJ ±AUXª(Q‹+ݘaJgÁ
éæ
	ÞeùŽQItq‡Ö]ØIÑŠ3è ?S½~ú=Û•¬ý;ù‡Íè´ícÛ	ö‡ácóTŒäZû²
aZ#l(VHYHÙƒÛÛ(CRƒp£Ò‡R¡êD*4ú4ƒaÞ9êër„ˆvEjGûáADlBE.1%4Ró'Wù`ÈŒŠ„ˆÝL¢n3¡ÅÖÚ
LŽ‘Ë�°»ñFè¿Ÿ ÖŸ»«î¯´¹ûv´§žm{Cî�s×-œOïíIˆ¤›ìÚ¢²"¦HzÙ§ÎØ�ª
/¥Ó­¨ßJí�Ø-á�DBÑ„óD*}<óÛ-_Md8ó"‰�”óÃœd0?Õѽ£/=4† �†EÔ¨—Èæ\»TiðÒÓá~Û
Er…qBœès¸€Ì_[Q£”ÑM®?lÜ464šdv
LRb’V�!6Ó	k ìÎ/§Õ¿›tTVLAaAåGyÎ?,ĉì‰íðx…²§Y€@�’H¾ÎCùTÆEð]9ÒÑ8]ç0ÃüÝÇ]‹�„!˜¸YåBóž³_»ÑÄc�î¯TNàBó€j ÀØ%€àLü¿¥\)�T.?e#Ql%Ømðû¡¾-E$©{~œu¬XX!Ïjb}
xÊ;�,
Ü5h…Õ‚È*F"Àc Ì@#ÇŒc½Qƒa�c¢’*˜ÈK¸Zè‰	Aañ€€
Niøöá¼ýès…Œ€ßÃÓún}ÀŒ¤ë¶ ˆÃò¤>óˆÂA-#„P`ã‰yä ¢¶é/\.K„"Â�K
D
´„8š Ã[–¸ÈÐgC³A¯›ý?ŠIASS£Ñ÷Í—s �ËåȽ(u'¡F">a&’	C„P¨Š@›Q`JÈwž_w�|¦Y€-êƉþ‰9^š‚D€”Ùz8 &‚bk$£äâhér¼øÛ9w*‹e&•ms*+f®ùGY†VV¸>ýòTˆckPƒc°awîÑÑæÒ4mRåÑæ�òÑ�Ý�•�’2CO„³6Ò1%¡«qR݈›´Ú;Û
!��$< Xu�gÕ�€Ð:˜ÉÏx0VI$‹ƒŽ^"p|nÆ›pB†+yA±)â@Æ@J¤wrÀä1ý°,@QBAÑXžøNXx¢	¨¿Õˆ.kd$MÛ6&£Y¹.Æ.ÔCü	@i‰”ROD?·C½€^Â"TDŽþ:Ìšó2Žà%aAV5+*l8ñNA·À&A„Ød”B«BÚ7Kü”EþVL‘
�³ª®DX…Ԕȫ·žÚ¨žÇÅcG°(�¯ÝC"�|ºõù
äFcC%¢DDXá¾xoÈO„ê²~‘¶£øÍÌ@�?–4ôQ!ö0ν¬2e8öG²î÷¨ò�nê]E� =0H‘E‘P�)€ñ^]ž¥·
¦5Ð/…ðÁ¢eÁe`€câ€$(,àÒ %@ôA³òÖïd�ÄH‘;T¸’
È!»(-¶ôÒÀ�Á$�†ÕÅ
Aˆ…#
�EçîÂ…àß¼
çO>À6ñô×#x|Ätzñ³sÕvaäÈ|Šæá7å9³�–„
I�w"…Ú• 
i³[@_)W�c#稠ù©ë"n8†¶<°Ü(	\9„,m¶/·•pßÖ Åy‰‚…:ûNBÁfïñ§ñ”5–
_°T‚ÀÄ…d?
C$VÙ+)qe@ç�A“Þ`j
IŒD܉b2ÀAˆuBt0)þyv>VH€r>Œ!þ¸>q¸!Þ�Åï>“=ZºT ¢D‚A(€?Œ�Ù°Eb�|vGWe/U=§^”Bº·Åm/¿¨Òº>ÃeÓ$frçô¦ëXÁÜsÂÚŒqDpOHùoÖâ†È„‚¬‚ðfCSÎàý¤¦aʼ>*‡�,ïd´Ò(ªPì)Kˆ=t´‘â³$ Â7f�©D
²
ÐöJ9:mÕOÉî÷÷kþªþk9�™¢h¶Á9áôÄÎ~ðŸª}¤r5:¨S¹O€òUçy$*�í»Þ·»`y¨p’IÀ�Ó"ìÉ1JZŠÛ!Gâ»'3R6@�¸Ö:ïXÀ'íýÉÀ°KÛûQ
Ë`‚/Ü„@u$		v„ÍÖ#÷Ã)Ñ„Ç
!´è§|�=)ñ
Ђ¤€âçä�åÛ¨žCð’þÐ>Ïm'º¨(…ñ3Õ—1vÏò`Ù0AÄ) °µ�·¾ÃÖ™D=ƒkP$‡¡Ö¤šp…°Ý1H[†­Sd }.‚
¡u€ bx0Y
ÂP:@`®Æ¡çâTÔ÷¶Ïöj²Û?�Í>‡�ó7ú)¸Zïº64´&@êCü„a@U$TÁöó¥µ
†èP\!/ñðȲ‚t¢eñÐÌ©¥èZ&ƒ¦
ÊjWÿy&¦óL„œpï±f$¥¸‡¾ÅŠ'Ìÿî{gœ{ÁD>
îì8
 ¬Œ$A`Àƒ9Ngl^Ü›Ræ,	¹©GóGòãø¦ÂQÙ‚#giëk¼äØo!à!ä�>Ž_Á’Ö•Úµ’¥‹kXP¡
„’‰dµ	F1X„@�$ZH¢Ôƒ4¤óàOE Ð‹qB‰,‚¤Øuïkå‚ø¤H)h’䔡‘t) Pmà¦Ô…Vœ{ÌÒà6×~ÃhBŸ�É�R²ÄÐÉP÷!–¡Iæ-Q.6L�Kˆ.“mÆ‘MÄ!I©7Ðxöwný•x±=\ONýÃäØ’,ÆB0ûê™h3sdŠÈ$Y¡¤FŒÄ‹ÌÓNµtÅ+ "H²%%BiªA”Þn‡‘]U.@`�€¡°NñÔ£0"ÃÄd¨°cŠ$FAE$•’uÁ£ü‹–�z²£Û
8Š¨hÇýÿ™üÝ¿f¡çÜô s=!"¥x‡ÕÓ	ò´‚¢‡ m3�Û§æasï	ª]‹«y¶ÑE‘FyXÎ@7‡ò�Ê'ê¥úÞ7��y†zÁèlÛCw®C%ôUXEÂgDÉ©w!…!iË.¡kzl�“X‰ìJVFœ0Õ(`"21"$QI…ÄÂ
RÀ?œMóÇ–¹4U i«¥”ý
)÷t™
ÅMûšT6¹v	hœ¡æß˸ã6x?k!ñ )Ï@n-A@Cÿ³Çï/Hæ
÷E$|Ú
â_rƒÝi`h8ܼ݀7‰	P¢4@d),é€É�¨yÔ)
j_,q·z
ï¼hCœO�Œ‰á¿1†`n‘!³PÀÓB‚Y>czº1/7Nˆp9ŒØ\Q™”|5Œ³IV!
 àçj­IJ¶	òh	Nš
 �,bZ†` 
½�w•
…¼6æµ6SíFžSD½x‘ݦ7Ve…®D

âï„`°:¨�îÃ?Û>ƒ5
ˆ$QÐæx<¢Ïî´ùÖ6ÿÕD›:ŸnÌè¡¿
![»{á”ظ«s�X’ µ»šùöÜ@áÇÞÍÀ™véÓqBÍ]ÉHTK;ø$S¬Eéø9€ïÒ‰Ò\Õé‰Òw€í1SÍ°¤À„€y�NÓŸ�¯T	X€�_×czR•»èñN”E{Ay§D!�üçÁAþàíî×›8Ð>”È>;‰H½­PHOE.8ÈdX@õµ€öÍêjU†ƒ >Cª�:k½ÊfÀ±óÞ�_Å$HIïöüg¥ÇâŽ>ë1›ÉÄh�¸Öê@dQ.¨4Ô^Ћ†,®>#£é6]!oBbf^º&%Yòˆ0Þ­¶2	Œˆ[
(Q ÷®Ø@þÁ2$D*:ø«öw‚«[ÈCa°ÚØâ,(v$Ävu&È}ÿÉè@„A)šGÑþ¢ÓU­Ô:么ub^´Ãú²
(Swa¼;éK•”‚:£š¼Éàz
ÖØ7p†Þ#z@ÂëÌ9�à×2Œf¶Äµ_�ù6¡@'lDi(Ð|„ÆS€Š¨8-?k¬ûéˆ-ø6êü7ÿ¡»¬çÒ'”<þ<¿!�'AÞ‡FÆè¤GÐ@© ó Ë{k™zýSæc?‡ÁSÃõ¸Ð=ŸÈtˆøÍÿ>¶¢z	¦FZ`vaíÛ>}>˜
vµ6Å•ù.(Ñ‘ç‰$+ŽØ-î‚õ
x”Þ´fòyqèâå%Ûäéòø
½»Äý?;Á	(€"O;vå[’Xùžš‡2"#¼–çåͪâ"Iï¿ÃÄŸü—k-/A’9ãÊ$a ‡ôÀT¨-EQP4rÛ]{áÃ-šñ¬ð&6€¾ª`ˆ˜¿ 9�5ù"µä
*_ËÌYÔ{6j@6�dù�¯€	
$\¹ÍÍ–«u�':ÒP\
9ÃÄD„öIö”VŒ¬ùÂÉÁü%>o}æ«àO¼"‡ã6çAû7ï+ÐÙr7Üe:Q ⺩dDQžÑ±_úlÌ(")ðMÍ=Lÿfô‹<)Åw
c_
ñ1ì£k*Þ7.5)Xp)ž?Ív$Ûhñ!d5® z¾g‘ÃÌlT	À ‘„Is,!Aayi¸ÑÜg·â"⤄æ !üs¿ ÏÆ'Ñ4Sr…†JƱ	ÂI<
;C~þ뺺–[÷•Çpt„í#â @‹•œøæÃÚ†ÑW抛�àA2€EŠAhRÀ1’HT„„Al€Èà0´­ «‡Cï�Þô²ÜŠ¶}’ãÖõ¥SiâˆöÃ"õ¯Øù�‰2ýäÒ‰F©h
8
¡ë¸öv�7¥P�³ê-�àÙÒ@5ñ¡;„E˸ƒE¬œý@o0±�§¾‡ç5üöV¹x„žœ•Ó‘ [Ï6Œ_ÕÓÕ©Á‹¹H7%l"’%Ô£ã¾ä9†‡Åèc)t™ã®Íhð )dÛÓ@Úèùh'�z…ñ½�ÓÖÔ!<°cëiýXýffµ"l÷WÌÛ¶š(
õü_îtŸ0h÷€�÷„-K±ã]1ÈT<†zÒs�bt†ͽÑÇ-Ä€HÛðؤG`»+Óé6 86PF�€}Á CëÝîSÒ|ýP€D)\P@ΧImhû˜�ÏdÄ1#tp-E¡h"AÞdy�öž
Ÿ£â
üßWŽÕσ¿rl| ²……}IF¢¦d"n
ºew„Ú
Û
ª .à³òkd¸BÊ·HSC��Ê#"¸jj@38B ´qÂNcßÞ¨Øù^aýpóHíá=m‘D•‹¥(¥
:eyð”×,$bÞ•úžŸES¨ïBà¬L§KÂP„Û’¥.c×c/4ÑËè
…üÀpÜ·`X
¦LÑUÌúŒ­Ç·ÐoD{¨t{Ï´“`SZö¼
œf{{SR4^›õí@êê	�"ŸÆÞ®»lˆ\AC¤ÉX„q¦ØØ£Bá“íGÓ‰†F�3ñ©ÑL�˜&Z¢OƒÌÖç9È`&¾QPJa Oó>nGöô2FÒ¥©¯�´	
"º¯¸ÑXóתá3ùû‰AÑLA)œ@Hak›‰BBš$‡^©ÐòïǸ58‘ïSíÑ¿W-|»8í«ØC0Ã">]=¥0ó1ËC}!?�ò€‹C80ç™]/=Òs1’ÇyFz“ÏËGËI$þž{O2Šàu4½è§Ï|¾¿¯ƒý�"d�˜BeÕònö]ª½öórKëÕçDµD§Ÿ
蘛øÇ¡˜“ÈÇ
ÕWœcW3BÜ»Ñ!×' ÷äãá9"Šz’¢ˆŠ"AgI$ê�ðWŒR“aAdݺ“‹xÊ@
𻩖
ØAò³æ+°˜+ÙBLž)š`Qï;§püvÅåzoæâ⪫2ÛòÄ£÷-›;ÕŽÌYAÚŸË—rÒÃ
f¦Á
x@MMTè}’B€À¦u·MŠ°°ÜŽÔ3ª¬€Û…mˆƒ%ËBG‚ˆ�HååÝæGpúÛ£_6nRŽf·¦<ÝÈ…˜Ë+7Aó¢qË|
èå½ô'v»nð°D?’ˆˆ
b¤óËMó§Õ‘Ü#šo»NÇY;iIPµé°ÍHZÛ){›X]èá·ûÅ`D9¶r@4?“wYÙ!ìæk¹ƒØ`LÏpZƒiŽŽ@LÊ·‡.ûpGøæéeøeLoRÍÇð	Èì6ºÞf‚9kãà¤iA%%s‹€Dõ„ÛÂô�`‰]Ì­Î@ð(צֵÀÀY>��‡)	Ðδ"›ò7WdãlŠõºÀɺ
Ï
Øir²0sׂSw
¡à%ƒ‹
ƒ‘=š»}rÙ!:“ëØu’I‘×í2óóÁclŠDð†¢|¼u~{öuõ@'™bDEˆ�QÁ‡tE€7–‘„DD‘ ÀÞCÙ��HHÈRzÐèÏmôÑ�¨OÕ­À¦·ÓtÒ	?!® ¤Vbv×íÓìźzfßÈS‰!÷�Éû·m
ñT¦cAüQ(YADEDh…X‰Â„!-ó{aáÞ‚0[ÚçŸÄ&ŠÕ_å}#þ!�Ì`eÓ´q“²­)£�“�šÔEÈ	ì6š°û�hFÌ~ß«èøú=ÿ:óãéùƒx‹ëì"! Ƈ";â'LSš8…y}ùîÐþ1Ã(ˆ•î¬�
íŸyÑpg@Áj8ÒŸ�Ú�éÙà3èóU[3që&‚+¶¹Dz™”s‹ˆ�m1’°‚@
!
±(ª–Ôüð¢ÁfV�XVÞIlÊcF%̘‹µ¦a‰˜È5¡²P-(‘T” Åcd$Dªr	Eõ}UhkZ	U:ÚqÆŠÅm6[ßÙ£3U% ¦—\ù®%ŒÆ1„Ë0p7¾Ž v:«Ç�I  ‡i¡E€/ò
I�ª¨Ì ¥ˆÛL^Dõót%�ªô�qÈ÷jHmãøxìÿ¹J�»û¸)óm;ˆt3䈌“õ!†~ð†šø\CÅ”¢šÂé!>úÕ©o$*c<œèåÒÀòÏ“¸çà�åGh½¨buå­1Z“]­>¤j¾¸gÂÿ¦ä„€xÏ‹­û‡Ï	ƒ×Ýz>Ý™I;’ƒ1ððÌå¾Ó‰ýmçñ¡�/ Q9‘h°P"̶£9\Å„·ä…èÁa7×â½¢Ò#¨D
tK[f\V†P1iD")ëüæ„DXHya@)>
�Α
!ð&†NR†À Š,`—,%ÊXˆÃÅ…Sñ¦2ä({£
Ì€ì‡âàÓ†—%DDQí–FBkk48$Œt2cL1D\`tÜ"¨ñ’Â@£9
H”dK‹0Ã�
�D‘Vo8{I‚Aü€xCkˆA´0ª
¨ï‹rëÙCµϨ �4ª8–¢ÿ”Ç�ü Y!r}åV­sè•b”Eáj	`sR�×íôlxÌÊÌüxEö‡”0ž±<�ЇpPp‡pügýŸó8²í¢©¢©¶¡ññÑC¤°¡úC¬„	ÌCêOôEGäoùn‚{¢k6"
iÂ*‚R‰–"1ÌZj˜¡Ë?!)ÌES”*TIEl°Ä–UËb¡–”0DC3È,@ÁmBÈ-¬$H�[B±i©"À0´TŒ¬�
RId„í,©”•€«dÃE#Œ¦ZNÔ\&¡×ö¡Èù=Š±}G(wM‚|_§¼'vÁëV²×»9˜é®�*�PQ÷ÙP�§C0>F§aÙ> €O9t [f(k·f‡°õÖÜ)˜9!€js`R#D™ùèÐû–ýTÖ*±ˆt�oœ)@úX
�›Pbï÷œú8çt›xš3ZØ—&5|›f~è˜øËWÐ}'i†½d½”|º¸{Št0ÁŽt%±î¬&%ÞÈ%€Êð<ã |$0a“A]#ìbÙ[xÈ{ýœÚ&$Yõ,ˆõ�rŸ
ë! �D΂Ix?3! lŠŸ»CœZ”ðy�ÀÇïø{[¸ì
`3Â0ˆ÷š˜B„!’Lj�ÁžwëÓÔ˜*)
¦‘:oùàdR`ÔJ<�+´NGñ>²Qß{íK)×움@fþš_I¥ÎuU¡ÈOuýgœÍ�®S²’ß'~ÞT„TB)Ù
§Ž¬ØOÚ©ˆví¾9aŒ9ZÃ
‹†qGSZ[†IiÔ�pòµûÅ(ˆêØå¡Ü?â##ºƒïó“âŠ}x�ÁŒi92ŸE†7m!a¹|†¼B~™· ¡Þ@PùX"	H‚D ‘ˆ$A"	AaòœF>2
Hq
”ò‹€ŒŠ$`„’ȈtP¨{6¹ë-œ´=-‘†ØYÒZOÈv}¼ôXZx]™†
�¡ƒ)û'Ž“â”Bh:Ÿ˜³	ƒƒ&CíOlaÀ¡±
aM±`Ò£7'V“4p›M„$I:"ˆ!6“q¢_�ÉÚ$óVlÏ45-/ñrNe¨$�aJ> €Ò4F€wR
}󉑀Ù= zŸ„žs¿Á;2ùêitqOVAø¾Ï{\®9È�`ÇÒ—¾ÊÊÊ‘ƒlª$¥
¤¹a‘F(Ãéýç½[À]Í·.’œ$½dCzƒš„‡OѸd/¦B)›;†g.[AÁH¤‚È
")"hhyð*26y�¸7óOK²”©Æ¢'| ]#'/šþ8Ä"Š¨MƒpÀ/ ½"a�ØB^žx ‘ˆÈ�bGt�:ù…‚x—\�z´\Ò QÙ,–Ce{P6BL𚇿iPèDùâP|qZv‘3æ¾j‘l�y…1™°JE6LpN˯h›Opß­þƒp˜‚§E\[à&wÇ2²½DÔ9šÉq{€ˆ�Q0
"‰vÅN¾g»Öc´
(O£„�z(‘(R~Ñ-(Aˆ£
Š*ȲAH²A„@¦)QM"
J)F†¡)�ƒB*�Ò„¦†€)`˜Ô¥��b×(«–" R/}&Î&ÆBÇDÃ)ŠÅkL´â¶P�)™ TY$Ëp[@¬¤Ði’¤6ñRL©	Ä|¸4ð7´(oa	ÑY?æ䦹„;~üãù�ŽAo`²(7àA¤‰A=%†Uб
{zäö
J”u©Õêõ†Ð>XD¤;|Ÿ?דҚÕ›k» MñùÚפ2¡MêÊ�85Ó?‹uäØ>3庻$l†ž¾nrIxˆ%/_9Òc‘A×e¤H�r4jNm…Š¢º¦j¡ý0Ì+°ÿ·.Š\
eß	ØÜ…SÐzÏ
„‰$ 0FUP¾?—ÍáD¢p±>žšá>xÃvÀÜEÙ˜�í<Ÿîú¶ààüG"ùjsÌAÕ.Yω\Ù5昖þOí¾6	Œ9¤pd˜°²@PÆÓ¨d‹soaB©I“%0lõì\÷½4†ùz«Mø±¢]TÀxš%~†…a5Î|�TPÀA„@Ú’PT}¹¨D³"â8�Ô‘JÂižÄ<
Ìè°É‘ìe>gùŽÒÁÕGƒzx—~“³t·Á¾´V·È�>±ª „$å™)‹gªHgÌva¹5!Cðﰔɣ–ùýñî
¶Â‚ËVäØç’æ,
,D[eA[aÙ�ZÍ9c¹Q3XfŒÍmû·Í¼ÆåMdfZWwcJV$´”ŽãZ°Lñ1	k60†:àj#C
!ÀdßF9q“"+I´·¥i#1xú9+3r€CýÈ	 bM`ÊŠ,N¶XÉ	5ªˆŒ�°Ó¥
,
k[0ñ3]5E`-ˆJS¸Å˜Ç&',½”ÖK&1f°(›9»‹¦SaZ6nCLÔ„—[¥f�¦ÐŒ(Ä7`%ªG¢
4	æ¥éÆØÌ�3bjj†³Z8P¤$
€Õ�±#�"ºËfµRwKLÓÇãešbŠ¬µÞjZR�Œ½­Àܦ`”`]ér×L1�¤
uËwPÅbMíA6-! ¼ŒJë0¶24Ñu‰c}£ß2£œ‡“XŒ8Øm”ŽJ¤!ÅÍ0Ç£%#€4Þ¬UX$A£fFƒ0Ðáƒ"Zq’Ò€«	¡è½§¦kYA	ån�Œ{’iÃ@ѽiúšHöŠAÉ@Œ%C•fĉBp…F£U÷ÎÔ^²Š9ÍS™â¬äaºÌBÖ–BàPÀØf¾›�åÑ°'M­(×&–º¡Œ�¾ëE$g€nwo±œ0Åša”âå“EhÖPñcÂXñíD¼ñkáÌP\盼HQ¢!²»ìUÛfÄ¢BÅ@€s‰lM�tÞÞ” 
t(ÂÂóñ÷ïrÊ75
„QÕYbÂKþætÅhMSù;øèýÞ¯Ó’Ÿ¯§–°¶Õ4JÚ±dq
²{Œ‚eò%*@$�8r’xŠ©tnGøà™øÄp°‡¨HÛIY›79ÕÜG,s‰Eìf$ŒO¦™GB€™ÒÏ
B9¶ Î<
‚–´`nÀŠ°7BÜÀÒ$©X�,iŒÝë³4¨ašF`c!‚’4G£®J‹NÎ,K¦�Tæ…Ý*´@@C¬˜
žQÖå¸dM`äV€Rxv±TF0A ``À‚”hƒ�p‹`eAc©�‚”±7*U�ýT»T³âjÑ­Øoß\"÷Pê£]R+‹÷m…eŠàç>»-¾5¾‹µÐ¡m4FÌ+Âwí©çSf%VN;ç”Þ¸g«å+±¬®/%m5Ú—i-º¢¼3�=ƒÇ–Z‡jçÀE³=ØßæÍ»«P¨øÝ1ÀZvÉ~>\0æ je;QÎîåÝ“›iñzÜ^RLÍûÒg!–ŽAŠ7í�Ù@,Ð&
6L s§€TeÉÈÿˆ}¢:j!Ç�Ø£#0|ßVOa£Äâî•ÛÙT"m9µÞ2i¢S•ÄÑx¸¢?D¨	:qÉôl¸ÓP²R-'³7K‘�ÖÔ¤‰F¬×\
0aCÏs¹è¾„QäR�*�à*-ýõÍaºØ:Eè– Í„'3º*ˆ‰ 4h�3l‡‡_*Œ:ÃnDykg‘„VipXÊ%G>Ž¬” ÎØv£™•5D'¹»öŸO§‚ÝÒ�÷@ÐÁOŸJo #÷‘	¹Š~Pë´Ô´ €ôSû�'$n@¢!")éôRVv•ÄýCz((„�,`CÎMŽ†Ÿ…UUUUUUUUUUUUU§Æ¶ú=dzÌv¹��£ËÒ\¾°ï[˜Ròa~>2f ”#`‚üqz¹¤ª«?E½×Ä*	¤‘»ƒŽÄUXCRŸ ¨2ª‡¨:€Å\„ñ1âÃË–;óh¨óS¾Ðz *)µLÞ`KBNòª3º�‹3÷àú«¤VE	|�¸�¨Ù„	Š¤Fˆ�pk”ø¿cIð?h0—k) *œÑà,´‘$Zê¸&¦ŒÉŠ#ñ	ÂM1E6#
ÒU)&2ÄdñÌø4¬
&ãM$7Ê":µ¨,¸DŠ$£¢nšáNêù/H&Б$4u8¡yŒ†DFÂR®kägW뇈L	ÜÅaø¥¬Ò9-Aþ;L��wÚä+ÌL…Åð=+àc‰×tŒŒ–ªÈQÕá%ƒ¶�'œ
©#ÉD"*1c ªÁ€’Ha!b,E A „‰•) ªDùÃ*ùËqMîㇺ€›þ;†!
�­Þª¥,�6"~DšÖ]Ì4ñqcSz`æˆï�ÞÉ¢,;*ï°2!ˆ²VIiUZœ¢¥
ŠF"4AR†)�¤�T6k$ð@?p‘$  ;	‚l(S¯hPÒ¼]ÓóÏ×ñãÖ¦Éií—ÐL�ê3"Á€CéLβ۷qÇÁB’OÃzOphòÒ“qU\Ÿ!ox#Èõz}»�IÌU祤²ìˉ³)‰CP�Jmf-jŠË¬(.�ÔRïBô’!‡
r(¡C©¡°ä¹
©J’/iÎúŒ„NŠi°“ÞAM°(�ží�°aA¸H¦ÄB)“%!¼!@ýfBò\h"˜Òmõ]ÙˆPTh1>sM …8%?€óðyº)?ªyÉO
uô:"…hcayÿb³vM.Âkw0…2É£„jmdšÂ,C�ÅË.žž™³"cUØ]Œ©½¨è»5˜ˆ¯<¨«Ç*:å8²Mñ®ä—l„¬Ý‡K'w:àßu6."wRÞ®½C5¡£é�Ò%`ÿFC§!=aƒV°ÃƒX¥üžè�êÂ`Fùø¦	0 Æ”?‡Ùž£J¾	µ]¹4fb¢"ÐÇH9µ"´¸õõöƒ�#d H0T >Hhá&;zžš†8BôDÛE«žbRcÖ•ˆ;ëzdÜû"a.kÍg�é� uºñÒB‹lLN™¡ƒ,µLâ‡çƒè´
  F$øD,H,m‡„>y´ÓÌ)î	Ú>ù­ƒ°i`nùƒ.µ@ G…Qyú×í4ºŒ=ðB²Ëý/ÁÛø"ÇÝ/¿Ãh‚vøDîâ—Ì!â‚žUóÜGÆö°ÏÝCPéè“ñépwvªzH€àò±çïä_‡w—ïî?ä
 U(gª
9þ@èNÞÉ$�:€Ÿ•‚ÅM	ýâ÷òæþ¤Ý'ù$$?ñÕ\aÂn⸋ìרNh©=^ÚÊǸžÛ”ÜÁ_bœ¼>�ÌulÛVõ0àŒ*ºL·=ß°k\¦]Ë	"Ê—$tù¾ _ŒI$)'èìì#"ügµ‚C89–„ÙàýÄßÀ‡êl8–·Í¹Ç6ÜŒ�n`QÔö|4ƒ¨x�BÆê…aXG××”‘·ø’ˆÞìbhèKäð»X´-APbCiAzÐýÿÇF„É5îºCVdE}ßfµGj!"P¸ Ó.�ÒñG¹‰�ZÎj³ÊYJÃÓ.Jù×bP™åe#3ïŽÈùx�� WtßKRÔÞ¸¯ÿ×b]~�.uœÓç�Ü_ªƒþ`
’RP?×�Y¹pOÐowŽwüÛ¦âçç~ͧ§Õä~0ÂøR<‚,ÚQiú,ï'õÐ@Á©G\�°iûVÒCM.#CìP‡»´ôˆ{Çâ2�Ü@éßS³¢é«¶#L7„óúm
Øøƒ¨ŠPOós¨(údžLOQ›`@¸tàžæhqâüðœÇ¼z×ÙšÂ�hg® 2/Z$ˆ8 qpÃÏ‘L0†Fµêih
Èäµ·ŽýE$„`�ÒB£øe–v°°P‹Á�Ì6@<Ø*ˆ4äò�˜peZ›\A
1Åãôõ]–t«£€¼	ÐuõžÂo
MÅA‰›Êc•D…œ¬Y”bš°s×tOa
BÌA(Õwàí
�áïØ(�!*4š“PL‚s
G4é©44G3qýÑ	T!06
R
·ð)LÀò¬G¢GFÈ�Iì1T!VeŸ¯R†…´QehŠ)Çr­ÚT¹0�#�~r&�!?~ú=tö9ÙzÓÈ,…xßq³¼@܇H}füGA¦27Bˆ.hdBúµýb‡¹@½xRÂø†D{ùqñ‹íƒæÕ⟟×éòÿ,«¬óT„# Ž>V¶³ÕT¹µõã¤A´C4—É}l¸ we9mÜÁHC“9Rc‚dÚýýhB,yfžÑ
"0é³Õj\?;¦c¬°;
F-AŽ§/QÄ×;s:Äe8Iä<¿©Ç¢—m¨¨b�¾0Q’€¦ÞȃÚÊ�I'hcoWK‡á̺“;†PTÎT¬Tî‰.½ã·ûÃílè@äu\”²�´ãÎd«á&œI·5)dæ‹€
„´Aˆ: ÚÈ9蜮¶ÍNZØ—4�¸€@
:
½ÀiõgCŒà�‡à•Ù7BU¨-·ÇŠoZÞÙQ
ÛC!¥°-±Q@	¾lvŠ ©-f·K½�\Ð�“6L�o—ÇÈ{ 5µ—¥Ý‹‘3t
ǹî
 cf¹e¼Å@Ë^OãNuƒÉt4™3	±AVŽ5¡ÆåÉŇÉí†CKSs
$9Ö³2êŸIº4hy¾x#”>`�´t9È–�Ë�™¶ÐÝsDOH±--_œ»ðf_IÏMâV°g¤�·;·óç‚w¼pû×ðºžÇH» “u@âd3îÀp”IP)´UŒÑ9zæ2Äk€Ê-“‚C„>�ìÄôú²?;�óC í\ö뛤Éy"ñhoay.éŽ/È™6ɉ§îüŒÁ
u¨¤Ã!çO´dmdƒÌêšÌ;vò ¢X™íålÀÀÝ&`ä(ûðh¶fŽŽ¤ìurÞC4À²;0m„žåÃŒeܾÍÖȳBΟ’‘äV{òýuÉѶ+�ú“ŽMcCÝàŸ,‘ž8KYlBË
²h˜æœfÃc®e¶²ë'œõ¾®Õ룙4U*ìØgÔäò«LÝtZ�æÒìÖ:m�ƒ‚ú¤boxl`€Á‚ŠKó¼½Ù”ÈC„EˆoaÙ‹‹£�Y¡B­ÑÝ¢ª»uD	„·¦–¨Ž>m0#"9ÛFCš;àÜ/JcÉL@�àeÃc4Š¢¨2@Ãe"0ºN0y°†Û×LsTm&¬R•”JÎLÚbÁaɶªR�H•t£#B„Ò
ŒB1,šÙÝyå§PEf·`·PÀ¨–¹ÉI!ˆ,C8PFÐp\عvC:À6ÕI¸ÁÉF‚CDaÒY‚Áá�C€J$a&ŒR!À	¶º7Ôn¸›f^ç—$¼ã©ÑyŠí–žœP{�“kjST™�7Ź–9"lf	-•Žø`híˇ‰9`n4óÈiœQ,
ßž3|ƒÿ2h捻ÀÈ›9µÎå=)â`² ¶²ZÆÇGn,1x½L¡‰²<³84†ƒýÔry—;AÊf¡1ž­¼¹®Pto’5Þ¼œ<&òbøÓCÓ‡¯<-%ÉÙ»“ÁDÕ»›çÇxLR5„SCºˆç$±=v¦£9óÛÛéƲqÚX9ÛÊái,ã~g„ÚÌ
·fÏwÐÙ§Ná|ìy¡02ìHfò>rÇ)¸n…ƒ$a³gŸw=vƹq´™†J­Ï	Ž¸2,x¦¼A€@ͦsˆZLm3hï–4üsdp'@.1Ÿ?ã*q˜‰ØÀÊb`é6h•bCÏNCÇ|Ók¶ñž¯c
Õ”xLxb† ñ°ÄsO½Tиø/·0†Á†„W�ºvhÛpaºÆkyPO*[˜Q­°üXb<Lh~-4ÂÚõáa%{˜@uEÔM\ƒò‰ä‹¨f'ª	€Ý>eÔÔsµ­Nß}a£\¢
n˜aê.Æq™ `ݼ,ùã
†fœtkulxÄ%èÄå°�Á\‹�µ¦†e²’tf
¡¨ò¸@›„tiû"€â
I¢.�\lÁÐÝÙ26ˆ�a Ó[Œ±çž×év7eÙÃL
²WNЙØÞÉ[Žþ^;E�}ݶhn)Ö`àŒ¦)ø(•<‘»“$ž)ÿ;qåÏ;æŒ"mÆqïPïZ%y
4¹ëfŸ?t„;ÄÏ”6Ið7I¥vÃ÷LaˆqÑÀ²)GB¦kk‚Q+Â/Äbè¤d\d—ÃÈ2Â(ò<+°àé1½š‹;Ó2kØdÞšhì>ñZ³6î�¡†Å=Ì47tÔ½í¨€òôyC7‡—`¥Þ]¨~ª$ç‡ê;í‚@Ò�yh �ŽX)��û?š’Û;�³©ò^¢Å¿™Ó’k¡àT3B…³¡Qõ0滑Í3.œñƒ“€nL�¿h6ŽÜˆIE—™Üm ÐÀ#^!í•1¾sÄ©N駳W0í-¾�ˆœ¡xéÅY;¼FL°6+J²û£…¹Ägôv‡Ãa1*¬¤ulû4y!OS¦Á–àØá«í�÷:M´[òzÒ}tPÃCõ̱Ç#æöbçÊo„Â1ÆègR;pÀ2¯,®}Nýü“kÃfì)ØÔ�C7dĪ¡Õ„ È-šXNó—,4mCv„(¡ y¡�Éò�ÂUd–�»øøQÜëAØòC$
ëä$‰n8¿BtãâÐ�
IGžò<�£	÷Náôx"4††*Ø3�4Ì
„aÜfïÐ�™©Óµz¹ª9¬ƒ=§ÄäDe¦¬“7“7¤ø‚¯ªëMÇcf‡?ÐÍÈÈèd‹|ž­Ÿý‡œC¼Ø;ÓƒbÛXÆ"±�ËpyùÁžôv‡!yÏ”ù°P&�I4á9™0éM™ `2Cq‘@:�‘XÀÜ`hnŒštœMCj1´I«±B¸áWBœ»7clšVCs�¢As²³¢ÃaŸ¦ÒÅÛhêñÊÃíÎMÛ"IãÑ'·ymœÜÀü
²¹ÀgMß@Ù��Ž3ˆÂ78Œ…˜!¢é¬¹ÉǺñ§Ctg|;Œ@÷Ñ£“Ykn#Y‡èm6ðÚ0^#Yn Û×~5«8Sƒ2îˆæ59¹8Þ¯±ˆ2P2;F„¨‚DG¤¢ç­0À¡ÔêôiXÔ4Yb'0äA£8i¥y(À¡A"@}@
…"…	;’¯Ç÷aü/Ág]è¡]8â^¼0èn�/gþFº4¡ÑÃ@�ûàJë€ìT‰ÒØŸîû´}¹ÿuØþ™ÿÒã;å˜gæHh‡OSÖ%/2-µ%£3´°gz/•ÈuÐd&»$h¢Ò­É5͈㑸¢ç’,N0``ÉÅ06ñ¼ëUÄ‘µÅjŠë­'¶n³®6ÀÖ‰,~¦‘®˜Õ±õ^û<¬áÁÈf<ãÚxæ�àx/&m9ÈÎm¤™!hfͳ
ù :D£,€F÷Ici¿«ÈÖx5™Â^T�ÒeÈy±Æ
fW~ÜlÆÍ5äåû/¢{
Æœ.ºo}	ðc>(wÇnõŒ£Œà‘bÔ.ïÀÕÔÉtùQ´nM½}ΣƒoÛ%óÖxcñiv¶g„ø|Ä;�Ðñ‚U/2Fo£µˆ�¶—ØùÍk
ä-Ü�˜ZÙiw†©¬èù±ÁÊHÈG‘DÛ¡™®ú
l` ( ¢ƒÉ	Á5¶ÉçߌšÖÃa³
26Í ÀÇ¿³3^ÎÁ„ET”€^¢�H'›‡#`ß
À„Fâ*bÜá°#G§
PÀ«VþåPs\ÞIòùüøyý:έ‹Ã†œ©o¨q³™éê2¾Ø £Ó»#,úÌš­Ÿw^;“¨D·5Pkíã{õ©íª÷üy<*5ßo¾«më´f¡}gåDD›£eóÕÙ§-X&w%#?¤Ê„¢á�*îf5æGá0âëŒ÷Íó0Ú¹‚%6Ô÷P˜Ä“@7ÒÓX>òvèà�‘£o¬"Œ
Õ=�úÉ
rûÓàû;ËíQˆD@!H	d¦
�ð³ƒ×&‡Í	¯[|‚Ml–QJGqaÌ)GÛ!à$�("cfËI]É«¥Äs,fÎi¿Ž5»y©„Š¯
ÁÈ$#d,

D!Mï$!Ú_Oi­“¸ÞÉ%�‡6
”ÙÀÏË$`�m.ÝÃb$ „!¿�͈êoÒ&´	£nämÞ:�G#4_
Læ@CBaœAùp,ož;fàãÉ’dÛ6w õkŽÌ˜6Þ“o]	hW7ÛŽÑÁ½,›ò>§áG“×üÙÏO^Ï	…#ï[íÏénx[Õg”Œ-nbQ�…‡99:†©ë!ƒ# uêÞDGœÆQ,vÁTì]÷6DE½w«5¨ÆýÍ;ŒQBL‚
0±ap{PO	Ý„*µ£`w!»‚" ‡wx'U
Aî9bZ…b»2
û�„AƒcžšG`cÒâ†ãJ“œùÄØu.9�ä› ñ0Þ<å8Cpp,ÞJA‚¬±BA0­�{@™)¢™PŒàŽÌ
ç½­÷Û˜—u�2€n0þ›o³�D–€à¨Š’2A-=ª¦IœYd\ŒÙéU½øq�.INÐqÚ“$N1£òiTAxDŒ
1—C @HÛéc!¤�‰õEõaÀÖEäxÿÆÇø�þÁ—ô·ë‡ñã29hü™’JÒ¾íÖt`æüô–«
GûG[DúNB#åQ>�EñÅìåŠ?ÒSøiïCÁ™ÐNï2Ü.]¶´<Èžë|L ²‡¼„´¯Ô9St”w
ÊdÀ˜M2|UÜÛÚ k$

¬KMÑÚÅA+¸¶r$fxCØlE>8}f¬º]]¸å–�‹È¼¸éÚcÈ…Oâ¿mTºò-Á£�šyÀÑ_¾)´I“ø¤Ã�`§ôõ×?Á6%
œ~á�ç"0â6àü(ܳX|yÓ(Éuîe�ÖY"˜—Â
k+W@“XÀÈ`Ëx:£HåbÜ›dB;Lb"õ�VD¾(Xfé/žÌskTo6zrV|·ctÍçØç¶á—gSöYê‹[Šfy’ݘ£´˜¼o¬‘Í´×�0v:�x“Ÿ.k¡eÄ&)<¡c= ¨`9|ypÄx,§qÞP�¼¤rtä.já6î
e´s¸åÝiMÜ´xLÛÅBwqÝðQYj£–[15·gCyx–gJrÑdGvfÃeno
±¤OÌQ²Å*^±@¾p?º/îÇÓ¬!,€“BG‘è+s·R@$P3#õ•Š“p@@í=J¥Šb• S	@ƒ�PŒëˆŸt*#©bôìó³¢ýP	¥àP€9�q'ʇÇá¼ä�À	0žš*	еäÒ$‰ XCpªH”á>ÕPgÌO„#
È$ŠH0 �`¤`"¡ÇÊŒ4Z$‰öêð~Œ˜o„uÅPFD$D$„l‰ÐÐAa¢IËy`Ž�ÄCxô8—¾¸@‚H2*÷«
lüTQ-EÛz
‹¢X’I‘„¡
V ˆs�¡pî)}ø®$G	
ªÒ}F�³ùïò„dËãF‘Î7#«°9" è]ùbS °O7dš'�¬³ç n3MúSF@Q‡=
˜8ÄTà@mi†õ.{"zÆI÷‘d
Ÿ'‘¬è r9(ü„�Ø?wESõàо3ÞU‚¤ò{¨Œ!
#ÿ.ÁÐO¾j$,ÂÈ„t¨F™¢ƒ‚P³R­þÙºX_ïg¸ˆ€pÉJpätþÊ圞q9ï
΂!¡4[Š�å+^:©¥fµ³‚¥Ä¨*Œ+6z£\�xú»,î:`I=ã_,i‰çI}í¿�Š4ƳŸŸu¨sÑN!žÃ‡JDÈ8!ˆÉÍÔAŒ;d “H":òÙü¿p6Pã¸n”Óçßú7åaÐ|E€¦õŠ�5:ìãðqÛ$ÎL�x™/º#Ä"’�"kª(Å�†{!$‡(�Q ¡1ÌN#Ýclc‘4Q?òMøŠ†RD^°zxý-»ÉSß~8—8`®ùLY‰|¦N&¿ƒ84‚vÕ"b)PZŒJ¤C™õz×pè�—B±$d~Â"SPôK¬J2º×1¨Ó²³@„ãZÔ3%’fý¦åÝ�" ,äPKY!ÐdÁÁ£¦+ sãäë@ÝÁ8I9èL;mÞ[Œ€²¢2~&9›°À
€¡ÂkP¼9_»ŽWï9VÝáò÷�ïx“ys“˜×æôuð�(Oîý±Ö†ùH˜G÷”ö,>ÜžËÈFTšä0Ò¾ žWøU„=PAÃ
­É>(wCcÞÜ-fa¡³„[Å!9ÂÐ�ä„|UýL¶ê@+Ó?É_¯—a��³ã…?$´8ˆ�2„¢bž‚ò4S¶Iq×’ȽÄ<ÆC�I¾^GSÖ^ú×ÜQŽW—ºDCèŠTC¶ŒßL'iKGùN¸ô�«�ÍÔ®¨¡"$�"a
àD�û‘Q(‚±!ŠXE*.
töaö‰�B‡
CîTWDŒ„d|Cá’ôd\¬~õ
ǽh¢qˆ+ žS&Cä=?´/žöÁœc7Ð,Ë:e¦ÁŸ…8ï4ƒ‘J&~mãÁ‹f—ñ4rÒ3F1‹™˜"¦„Q
ò�Q:v¯™óÀ®ãvZÖPoÃ^ÉBâ�ÎD
€°d"Ô@©üíz";Üz#kLþÏOÛpªx»÷Pɾ$ª<âa†¥IDRe}G÷W‰XN5ÌÚÆ]å[¥—P8X…I4|†`ý¿^ÂìŠm0ÚpD""A$EDSˆ˜¨]æG³æÖ¨c€K=ýŠ;¢U‚A�=D£Zþ©xWòEÙ�g]
eØ2ªo9"	‘óg²&ݽº":ï0‰ÂerèÐ{~© <\
y(ÿ¼ŠgìýC! Ay$U5ÅÒçœ{uù<îH¦	‹C
dM�Ï£ÝÐ$NÜ@¦�Íé�èí;Ì…È:~xÔo
ƒñªæÝpUX™YÈ3`Ò90Îú1qàP¦èÁÅ4<£&$Èâ$Íòµ>Ôd—Î5™Âtœ$ŠŒÑ‚é#œ;U!�©ž³»´°†§	qÍRyDšª–)£ „l3,¥ïu‰àMûÇ<ó¸ìo‡C>�ž™Î¡¢¥®™„²Ž	Ø´µÃî
Î/!‡[,¨ZRYU�&cS(wSˆÀ)Ò
TM&ø¸åÇM3‘†´r«/".¶0Í?œ¶fâ™nà°2ld&BØ9q ,²:˜¦etå[¥²]‘; –�Bkò’2H„Yd™ŒÊˆ“&a	(vv!:cf(¡Ìå
ÕG03‹4RÄÐ.!àv¨Ë¦if;a
Ö—c#¬â‚v©$èã‡c®rã$Ô.9Ö©º	ƒn³&ˆ×(‰Ñ®DÝnMR�œÍ9ºTàkdÆÿÚ
I€f‚Ÿ`Û´¶YÍX9™™ÍØwecÈ@ÙâœÄADBÉ�Ë›pÒ鞎V	)0/~Ðw�ŠEQa6Ÿ›¸ñ�ÅðW�"Û%x‰¸Ñ
T1üðA$7ÄŸ»J�SQbC/oæ´|™îÚIÅ:Íeù�jÀ¾
>,dE‚dD �`g÷ÀóqâoÒQÆ�-r	Ê ¥ûIî²o,ƒ¥„Qó!
Sý�@B(H„„€Hª~ÎÕCˆ¯¸ÿ»Cºwž4Cz©G¥óûÏE

ðúpHºÿ°•E™WØpÏ,ü,‡Ù6dúÔ×ⱬúž•6äþ¯¨lCf…
  †×¡U:'Aàóú«¶8\Hã$2#éy¨¸XDõM'‹ÞPVëÞyö�§X
oT‡mšuà¹AOŽ(H¢Æ„Šº“ŽÅH¶B«;È×ò=›ûò(l&¡¼ÜP�€aê2}è¬ód4mãÍ<'ü%1È�³AQU(aðyb2î.ë ÜV7„+Ϥ`
&‰³{ÅÌÊxû‘¹W{ñ‰sDå$áÙ¸Â2 ÊL‚:!ÐXp³6q›ï“g>®j;ÄBàé
ÛËïn¹yçÇg6mláˆZàa©ÇŸ6(03
Ó�%X<ü®ìa°NjZ’iåüu]iüì›ÏM˜´æ#x)	ÍR÷)`nOÀ²xÄú8©‘ÑÇVÙœ0ør�ÂŒô
ØFà—ýíy²S„€¤kSƒvÐïlzG#4í(á—,l,1^¤Éë—À8tk5€ïdZôö�dZÉ-Bw�™;	Žh³hIÂBF,b¦Àäy`'±zàY¼ú‰ÌcS¯¯ÍÒ:öHU'QHK�!mv&Ž'×0á¼ Œ¶Œ
í²e¨§]š(5¢�2
ïê
Mƒc¿ä_@s‡ðÃñý—ög!»€‹ÊÚU_¾Å�
a$V|Çaà
 �×BHÀŒ
‘1„’D‘"0W†å§¸³ý£™¢û"¥êÍ<�ˆÄ!®G@”o‡ñÖþ+:Ó´A´ÅaòŽaDT”¤…$ƒuôŸFý58Òš�rP„CßP-�^i)N0¢ôM.X¶°Öò!8X„a&̈g¯Úˆ ~’…:Â>®ç¼¸	wé_“Ö@û`¾°gɈ7Àöþé>¸»ÕŠžè TH0H²1�„P‚‚ƒFN‘ïI
¬‘�iDÿ‚ÃF_ñi`/ù0�ëd�1D‚)Z"œ•Aý<-K@ˆl0.šJµ[ð‹«>ÞÉFÉ`½Õ1žCï$‰Øi&r¦Ää¬h ¥D¢@±’,*0B…I
‘„-Š« 7¢*ÞòR#×Ù²&õʼ‚IÅ›�	�»öð5 ÄX²&l!v÷Ì”×p›ÝÒ`�YR2Þ…2AÊÉvÉ­BÅ“Q,ª( ÆÂb®I%JX@`DAR¬�
D’TPsªã»¬¨é	/žªsœÚ ÛÉßW¥`fälR¦P)CjÁc:rò	šPµÆ÷‹0`sƒžL�'øÛ¼5€ð2Ò¥l@�vVÄU¤�ãÌÃ\q·:o»!r·+¶ÆBDÊÆ�²Ì´Mµ¥-…H³… …–E¾|÷ЉÁN•ŒQ¯I„P`Œæ
✇ûŒ
à�œk}I¤
`‘&Ålmr	‰FêÀÀˆ Æ ŠE$Ì!,`f¨;´%ÜVd%ôâ3µ5Œ‘†"œ»jÄm(–‰¦sîñê»û;èÙŒÀ;Ð-xgz¢°¢¨¿Ç¶Pß»…Zèáý¬PPQd‘uå3Ò
çˆjR,aEYî¢	¶aÅb0çFŠÇT.ò,jw¥
�a¨ÔÛh1†;÷ÓݧÆ#È_Ü$¿¨5ôA©A/maã÷jl{¯™e
»­²ãçið °‡ÕìÔAêò‚42aHÐÀ® õù{=xà›¿‡Úü}ó$G°ÃYæêùy•éß÷�ör:
ï¦ö‹>²òtý¦Q„¥^ÞmµôzÔ›n8‹áˆ1¨´?~X½(þ[øÛç÷
ôUõ§	gÍóf¥Zô¯Œ4')¸JHuCë"B¬Œ+Ía©¶
]ß:»(	Kºé?À•%SpÈ@­{óÈËŒ�Cï$`C:0¡¦6ˆˆ—ì�ñ!òóãäãdÛÔ‡gC×™†f@dyeÏzzv�ÓX
À ¿Ù®CòcƦ ùÓgL8Л�S8�³`¯%
ÑÜ�göt‘d$S°Q1Ï8ï"ÃÂ}á„GÊ�d%¦w¸¿Îíãhˆ F€
é
‘
é¤ÛA/
Ÿˆä*b(;‘É>i`cX#$¨”ƒpFˆ ØÀãJŠ¶AÇç³’‰Ÿ®²Ák7ÔcWú­,tËD>STPDÄ9ûÙ’3p~”‚v—Ã�Hšˆ:Gxdу X±P�.ë6Ü&a‰/Ì‘¾Ï
Ê=¤Š9€õ¦vm«ÄEUí£\›FÁÈ5Cû¢íh)	ö~µÃâò�	.Ú�QqYì
ö� .:æ	\ƒx@ƒgèhô
‡­$Àk·ž™�ˆ¤‰­d†°Š$ö½pÔÔ0ºê¦aó ­å¤ÌJ•¤„Œ—“ûeþ†ámåB%B®RÙò×þ0à‡Ó�vŶ”
_ú‚­ò@Ë}�~ËJ!"ôQöX‰@ã•£�Iö
ÅÉó@Ð*=,ñþÛjž‹Ï‘aáë„ ÈlC”Q#$Œ`ŸEÎ>aýH¾”W£´•­FA„dFãñÀlõÑègôÕ‚QN!ètž~D²¼XT(€Ò”Ux,¬\-¢G
'½KÿÔÆ›¹—H"%¤9‰	ÔÉÄûL�+ô@�Õ©mtñ	dìï>T‡èÎÓž�>:½Ž‡„ø_Æ
‡³˜�%'$ÛæÄ�²Ã4ŠöˆãU�5æÀü�åeÎ&�"@â”gcàxÖn=#ì@2Þ'ÃÁ{Æd¯¨Ã¸¸èXªüÜÃLi77 §z)ÊØ~H¦ŽöJ!¡b¤²!@t	ĄÄ�¼øŽ©¦ Oi!IQ`<¤ú�#` (iºÀNâ�x£7OÃo·Ýså¿Á~¯YZ>-·ÃÓÞ“�Fö „Œ…ȧÒ{ç´x–Äã…Î=°ôøêAî8O[­wÜwúÍâÔ>~³®‰Ä?ÁÝòÄ:ŸLI·d
°„	 F	¢‡ü�N}7;w2„!ؾßl›a7f )Ñã¼EáÐ|òº/mµ¦~vDIT8°,ü÷FQŸƒ«’}iêt�Žƒ×} �yõ ¤ŽœèvÀ�RŸL�}=ï²Ó|BÄ#©2À*jE¦EhÕÌTÙàžÌ7ô#>
¥F”kjàˆ3§
­™¬xÉ;AæòÞ¨ðRcH"¥£5&Žj

äPND 4Á"È+"Œ‹
	‰:„‰qdx°A¢"cJ,bŽHÔ;1€iQ@Àd…,%�¨¢�"©%@
f$‚H"qˆº†ëÂÍËÈóÊ´»h“‰°ÉtAy&U™–¯]¬Üvm™�ÁÅŸãHnŠ\¡Ê|ÉHåé0ܬ6„X!B]�09EZ n´0›ô
ØK3IqÇa‹äK a3§Ù¬¢ù�.$4
¨B ±Š’#…àÂT‘æl,f0ŽtãPÔÈÃv­ù4ÖvæìÛNﻼ,r‹D#È&©À¤ÎZ*†D(FÈpä¨GA3V›ÆŒa
„Ha©!�J,4¡ÎA %dÆ‹¢™!
,õÑ_GväðûœáÜ;ÐõÁÄàMI¹ÅºdzMC|ÁÊA`v£ë±îÎ2ì~¨Ž7Ðjê
1
\Ûf!LI$H
fZO)â,~¦—sp{<žŸõ°‡•EdAH¡<€† d6Ã+H¡¤•�Â	‚²0�…‘Œ#i@ÈPŒÃa©û~úx†Ã³aAØ2)
ß	;4l>O³Ä6<«÷¾¯¡¶Š_»·¼u—®–*"GÌy½^�f…Ö¸`!JÀŠ
†l"ÉêJ²x´åKEHÀP´dM¢[#$�``‰®ö7‚¹ßMx]¬‚a„6ÛèÜÀò©Åˆù‰›ÐŒ¬ŠÒ@…¶?¦t°7âwH>â„
 MÀ8wsà
ôœïx1àP5!!>U‚‚ð6Ì�T�]„§ã Ä6G0�ð‘ÀŠ˜@6¢a¹Ä¥,y ´Ê
pbô…4ÿo�!Òe¨“¯˜íÞñ'ˆ;ìˆ€(½HAý$DˆäÁq 
/ýÖ by—Ö¡l`‰�¤ï`|¿é
èþ|4œƒyÐÍÞæûÿg…_×–¤‰Q°úõ7Ù¦­¶Ìª´Y†#|!g· X�z}CÇÿe=—ˆÂ{
¯ÚÀ­¦jgN”º}luÆ9Åihir¿T¿ÒÕ¶í»jáõŒ'¤
iâ@ç ²3ƒ`N
ºZÅ_�?7o£ÿ"îy›Ì¾€È"‚SW}õ?ßíÝœpW[5Ç[éCíÈ7¼†?Å´†–ì•lѦdƒÛUÃ
½”š
¿¹öâWßQ‚¢+ñaÓÉð3Ìm´a±„ò$.¡@N°­üÃîóWiÇ-#
+ÁDe^
4ææ™Íp�îPñ:ŒÃݺ¨9Üzty›qo�;cÇ×m¬vZUãÜh䑈íúîÏ;(4º9µl»>¶/ª	/h’ÛA(¬CLR¸YŒ
HLK$„‚{A–I%º4‰ ~öˆ’ b-REvögà¹?í·á† SÆ)ö›¼Ám»�ÜXzrE�‚!ˆfƒ÷/’jöè!ŸÚ?†Hc"1g]äHh$
Vƒm=!¶®©³ tñ²B,Y"ë˱·çÖÀý:¼
(Ï2E ÈÞ 3fa¦ÖÒ‰CT¬?Ðc9Yù|ü¶ÛjÀa½°M/02
rÖT0!€¬˜¥¸#`Y˜@¥é†	–ŽP«• ˆ°P©ŽÀ�2€L”eÂ*Bˆ£… „6Já]}j V,NÔ©F–
Z`e
a$K¶œ†G
DU-j‰Ý¬!?×üŸ¼ÂMö9�òþT¹çL¨ÈÇEŠ¶ÂPhP/ñQ‘´#Ô(9ŒÙ5…BXÝ]"™G­`:ÃØ$Æ$�FlT©£ó0ŠœÊÌ…¥$,ˆdBd–¤%s °4Zó¸4@Ñå>''‰ÀnÏ~Ï6^AŠÏln7’‚
“v­®J(Hl”ë7„XzG=
lÑH
,
µiĹ@0.Ò„ XÅ(ƒ¸´uD<èÐ…®ã„Í�.fÚ
ÒÒ!×#`ðñ†r˜AXŒ9q $R(Â"§nh5¡�Á0!¦ºhDŠªê~“A"¤Ìüe:àúÝB!ªÚ�ƒôÅ:É°öD$YÎOõ2Œ’DM0*)D"€ŽÈ©×9NWÖ?Ô´äp¢2‡@à~r€à¡Ã䳉â¹&Ó8„†ùP* ª) ¢‚ª (¡ ,
AB
� ŒRH°‚©„	 (¤#¤ˆˆˆ¢„‹$$PRH°
© , °
ˆØ‘�öû˜•�è}š.'¹Ðš5¢ ù·Â4 U:‡=Þê¢SmNã®OTEV!Q$í	!"	ÞE4÷~:Žêɪ'”]H¡ƒ8'†É‚»àBÝ T´£µ[±è»!ü’sÿáÖm÷¾wpìÁ ‚U½�-˜&ˆ‰†$S.f8À"B `Ò‰ù €9@¬!!æL–µç±ŒcÉ$ƒhñ9oP›ÃMzýû´v
`¥„½ž£€\F„íÙ΢vGw)L	&Ê¡ºj
ÜŸÐô$A1Õ!² 0å@æzö7ŠÆE“@ÈžVD$D"¬Pb)	ˆÆ*
#
!#$dˆ«#bŒbD$Hˆèpàe¸;…;šxÄ‹ÑaS tÁ,Q€p�Ñ&ôœƒÐ¯œ2˜ÐÕ†ûDw#ßh½ä:Ï4
NèrY"zRsÁBZOž>qhäT@N"(M…T$÷Kûþƒ¨ð8þþ®•íBµäyÁƒô Œƒæ R$‚qk½ Cè‚<Ÿ0ÐœÍáó_¹Ø×
I�ÄS[ "àY�DHÇWb8·¬)au;îôùx Ï8‚µ?Ü~—ûˆ؉ûè?ƒh‡Düp>ë}1�hÀ4ʇ2|ãüS
Z½*yÃû!}´ÂG©ª1qëF
b‚Šˆ 1{üCÃÈ2Ó¡é‚÷x€‘táÜÖÎÇ# (ãʆ+o‘Kn)Ëø;Yi¬I%wEÞelÀAn4†¢�=ör¬Ë½>‹ÇL˜£
E
œ>Aâà"§û""BgÙço¬èu/ €T”o®á2™¯«¯
6¥Ið!N\lŒu2#�6”TŽÞ^]%ª
¥d$Iu§Î3¨1	°ehQT<%/ÜÂë\ĹÓá(NæC±
Æx°óA*¾±ª`yØ=©ìÙó¼Ñù{s±°çpz¼å7£Úyõ
“Ì6 PK(X�bIb–› i·~½¿4�¯Á�¢¡#�&ù#7ÒØhƒ¢±ƒdC&Û“¸0NÂ&#ù駃ðz}=dHùN8‰ÏÑIçqOA¼öq?;ÓªðåžDª0{˜	•¤ØB€„…€ÂADðÖ‡ïˆI�P"§†ò @˜ mZ†(È(EF©SÜ0Q00Ð�ÞÜ#ŽŽ„õZ.A€ƒýˆ1V*£¹
…2É~Ê	ß~›®îÛÔÇDe‘B©%x‚A„¹j(€	:q`¸ ˆÎAï×uAq7Äņ×bgp/¡Wˆp

gy¦@€B;“
¹+k¢¯²ÐqnÑ
 I­¡B;�e¤
ÄEéÜCB*¥
"„@ˆ9Š²+l�¨+À ƒhrºÝ¬P÷ÿ€J‘¡FwÔt½Y�Êü7›E+óZTUBAP6\GǨc„D$„ƒ£y‚	`Ö¡W¤"$>îcrκM�;"…vÄìÆ�Ñ…Feùfª™Hª=­6I3�†„“HBi†'wņƂz†:0Y*`“

CãDŒ"hQ0]Ø�yÐß·'ùŒ¬NÎ+ð)Œ[ZHñ¯C2èr;žÊê²UQR{{¬_‡¶:õÄœB•õuuz²j
VHÒ˜«Ü½g%M„:r?½ŠÄ…Núè2É.x§ish?,_ÌÌ$Ÿ\*Êuw	sn‚q�L*�Èð°1-øH¾­ašfuç1º„B$„¸UƒYKëÂå”| Z
‡ƒ­J“T2þŸö©‰´fì‰ÁÅ;i7’�9˜X‚nnIPjÌ5hX×2Ul™64‹.Œ43Rà 0Íõ½tJØ.ïL墬Ñ
Ù)¹xÊ8Ñ)ÅÄOí@q`¬—·Š´¢Ó3@€‡3.„‰‡G+³1TVm)Xlam(J`ÃÚ	ŠfÅwðÒ~C]]tÐ�“tM÷Õ'šd"˜‡PÌÿ�;òK6
A´Y'9BBr�…à×i€ÎÝhDïvLß2,f	PåGÆ'’ChÖ"öE‚ڨȰ€Äˆ¤"‰»ÔqKÁÜ%ˆ§çýÿCòŠžRg…z%¨G
u|#R&gÈrv­z}i#ÀáêºÄvë6%•	*¡-!
Š€û �€AI%Ò*�X¬@Š@"Š� 
�ÀB—Ø¿Úo#‘ˆ@×Õ�¨¡!ó Ý5Ì0-*ò@;¦Ô H¤P €’	}Ô`¢ŒHw�(;€¢
½·B�â=
Ò‰ü£I´8(oçe†Õû›ûê„d4(i&Ð_¿KJZ¤<þáë"ŠñD{Q’ C h40…aA!
D$Y-#"@Ó(’H%Ê
*
‰	¢0¸jH(d(,EÀ…(B(E"VF0ŒDK ª6ÄiÄËB#¤FAûñ„Á#ÿÒ^ï2Ê=ÀþvtI¤úiˆfÓÊx”:»‚�Á
	Š(@F"�:S\% ö}Þª/Ñ}ý'ꨟò•ñm1ub}®-/“Â%�Åêð<ÔDXÆ
ʦ‰€À˜c€”0ý¾ÔøÎqhž'7@�@uT(€$ˆŒ€&Ä4ÿ_éÜœõp1õ{iº	—R)ƵsÓ¾/çýøn|·GÚšÌ<^iíˆþzÕ$è!+L¿ÔûFi‘x‡Ì0,YÁCÛ2iÝf/O>‡¿ àƒŒÖ!שN ™v)A™zVá
i1ç¡j
ŒC=ô›¤ÄŠ©Ñ=C�:“†NˆcþH?š&¨î‰™Vu¡>í´mrpeò-Ó¢fmÉN9f'�áCåC™5TF!Œ Á°\€š`–q…4œ·Òs>j6nŽ‚À9ÓPm:ùÒØ"èÄ×SP@Y`M„‰„VÐ
ìgÔI÷ëé'[©D¨Ø¶E!¼Iññ0~(v�¡RÎû“9zTC‰�Wy°^àJ‚¸b¢²)# É9_ŒtOì`$�dPEXFV�	¬(a1uÈž<…nUeôŹ°e˜ÅCµªçEW�ÀÛ<÷Ž¦ÿQC%îCWtH°>%}Ô„’H"I
SH–†„P ©€È0"�¶!kl1”„Y$%dÆ"°{é
 "Dd'Ò’‚JÔD+Í¡=žy¾¡ƒ” †!F#OzAMZ†
/—oÚü‘u/ú¼±)‹Š„áîD{ƒ•ì½åßmà÷b�¶`ÀP[›!šå¹mŵŒ6ILÌwÑ÷ûN£hò£Ò
x^áL×ßùˆbxοÜãÆLl•Ë4àp@7âÔ·_凔4�÷µÚí¹Y'’%sŒƒj*÷öÖóÛ"6_JÚ¨Ž¼zòo­š2\oÈU¾ìô0Ö»ᆎ…xìqšc™½[c“P>õ‘G+­·-©.»Wf‹åúˆY/\õ§›f:åìËð�÷­œH˼�¡-÷œ´Ñ·p‡íß\×éëŽzߌE’Tñσ'E¨é”HR3ˆoN$ºÌp!’„e׌`ˆâ.‡-õ‰N#MHh¤®�X[°yí²Ø�c§Àܦȱ³Z¨.X¥5äî6>6ÕÎó¡;ãM^xDú-K	Û�ZÿQ\Å+²dOY
j‰ñXQ>qž¿Å¡‰ ðH�-A)á€}püûNçÙ�d'’ŠI
êà¿ÑBHLìU[ê÷È$öa>ÿ3Ö;�Ü“±çæÌCûa¤Gr÷îú}<Gˆ„Æ0oŸN‘ÚLïñ¿RÙò›è:56Û$[è¹KïWîÚFÏ/èòäá>Ž”Aú¢Qî3bÄ#š‚úʨsEÌð

©•&4\_(`Ÿeã
1?ókB!7Çz^Vê€þ0é¤d@ØbåÃ&^©¯åßxlþÇv6ÚLÒ
Ť9êéõSq›SÜÌH)²J�æη}^/,_À;&é‰Ê06CCEŠ0(Ñ–8ò0©9R˜…(Ô³�¤¥iÊ:žd4À¡-’kªÉ¸ ³JCŽ}ùá¨ÀígÞžn½Ýœ�pÛM¦gÃ�”
ÂÀ´ÏŒÌ	¶Ès¿Ã6t†ÌHŸ©å€pR†»:Ä£&8�½Ù‹Q×Æ/¾/5L†wtâF¡2<Äÿ…ì¢Ú\:¯1æ«@iÁ‚fºZ!„†‘iò;Ÿ{Ù¶Yg¤í[©†"�0Á?ƒø¡�.涄X¡Ñè C]¢,òU"­ x
¦LŽá4N @Q>áÅ�}'ù$7
+Ô‹›øˆªÛ>Û€ ¤Ed
ÁŒ$D‰$P	Qd
A4Îí¤£êÆAIÖÿ{Á$¼N©Ç¬¬>Ý»ïCÝJŠ$xñ§œ‹&ÌØ1âšÎv!Xy9˜¹®­ŠüTuAÀ¤UUB
:h–éˆ`•Üsv¿’+´†CêºRÓ¨¦ƒöiø´Wàt,Y"¤�‰¦ŠÀA@EF1
I#"0Xþ	�ª’IŒ2VX¢0H�¬`	*)”c0-"° ¬ˆƒ"¬#ƒ Â0"‚€+$Œ"c!$0‹ Á€©´T¨¤€Œ€F+l‚Œ!P9
ÒrÛìèÏ!ÜÈ¥«BHÿnîØ‘‰ÔîHÈ¡ÃzX˜Éç/¿µ´±øÍ÷Œ\ÜÃ
/uÃRG¯&iYX@ÁGÒ"’´ÒÎÌìQ-g¼?�lŒxê3õÒu‰«x˜;Ãy¸ÔCcŠ戅
è‹ù}'ÂAŸÉ°Ú]ýC‘×è‡oÑì²ÐÔòÿ«H~^mï |;ÓÁÝù\"Ž®à¢…¿FbȲ¢ÞÿèÿÙá·ÏÄ9aI½øN¹ýíܴͤLAdEƒ5ü†€¼J$€à'9,CÑÔ#Ö‚vFA¤_H‘˜„À|½:¤©P#",HF³å†ƒBXID	ˆ-§’‚ˆ(Àˆ0’D‚€DH($HÀ‘d 1F,"‘¸¢‚�#a!Â"bÈ‚…)BvµŠDH¨‚v‚‹
LCøB…ܬ¡`â{Ì.Ù¢zºÍ§­$‰Æ
9Øælì`XÉF>×Ê04£'°Ç¯

”EXeGP„�TêMIÄ¡Éz	s0qvÄ‘2I�¦Y}:#Ó‡ÔÓ!ŽÀ÷v&¬aà‡Ø7¡�À”½›ƒéUCÔ]“Nÿ
ö"Ù`BW>ôûÇbùNû£=(X=�†jOr¨½¦÷˶Øè–ºn„)@ÄwaÄ›óWaÒÙh7°îÁ
XwÈ=4Øjaç–üH»lµ±
šk$‹\�MLÃ'éÛ	»¦JŠ(›ò-˜bs\‡a8ÑÕõbB¸É¼QnÄ�ª àé6Ì±\›‚Í׺
ÕIbh†6§1�¦¶
°wÆ”„a† RPÖþ}ä2ä8€
Ñš%“°[à(@w)P"‰�Aèc2þò¨ÆÃk%b2#„ŒXH¤‹­Ã©LdF“"Â"Š‘ÉD…$X¤‰	D$UH»²åYmª, ±äí>gOiÌzÂ@ö?lå`ï†@®ºL?x„‡`{Š>0x¨{~��¹ûáH�¡ö%ÊÕ©@¨lz„ý
ç(Ï×—.Š5çÞXBûH
@ýéD„Ö;4›ÈÐÄ{�ž	v¦U»
HB�‚K
e*µ æ
Øèv曘*ä P4œåÝÿƒ:)’2 ™î/·‚›ÿÖy7¨¡|—äæPÉÂDö¢@`Û,±�"vš‡;�ÔöÍÏ
ÔS '>”@Sñ™üp�‘üFêpˆ„‡åfW)À~JW™éÁÁ±Ûë–/>ý,ÚÒ¿>6;ø#’¤ýæ62‚ŽÙé>^�Þ�¿ã”)û˜¢/è>’°öò=<'^ÌûZ*žð&ÅKJ,b|Wðw&D}&#æÄAìSÒ—Ð3­Çƒþ–>²¤
Ô©Œ_kNûÔ}RwyX„¹¥„úT>>竸÷w/±îñHf©ö^ùœÅ™Š`-°yË
À=©°è:DÀëôÞÍ!ÀfÆÀ¸:�´)T(ùD 3Ó‡ã·ÂÃ&LÁpý¥³Y´Xì䃾Ìts/Å÷ðÀ;Ÿ<‚NDHŠíje¯rêºä’²Ó¬o¥—GGY�Mài¥É#+KTb0~º’šÁ:õÛ@&ƒZjŽ!ìÂS’–Õ:妖M°
2Ð-h]�׆^Ìšâ+¸
t7¡‰ˆ5,�†¡1ѤBŒ’&@²b\’‹
)�’ë
Œ¢‚rn	ldµ,-*È—ÄŽdBNVš´
6Ú²Xà(”¡Q"ˆ–¶'˜eˆŒRÚ R1–ʈÚ3F±¹FlØê“&¹�œ0YJ–,b©³vwDÔ	'@éJé*CÞ"„pQ%™ƒc–¯Ä)B5ƒS%
˜	NF”ÞF'.›XD4QB,’ 0êI$
F!£~Nƒt£„¥À¨ƒDwPy5àê²n`Iåß\A^0°Ã¦€Ó» Zÿ£»<9$�"	¦þÊ&iÂo¢XÁØ–·îbµV:E‡ò±õÛa7ÛǸ¸œbƒ1cC`oLÇs$’GZðÈ’:)$™²ŽA&ärHÔТƒ2|7XPNHN¸`,6Øé.}Ÿ•Çw3Œpçsb54Sbá™4•ã‰)#ßD=½ÛŸ+EŒÐ‡Â0íÌÃÚ�¶>ÐÁµîTɘu(‡
i×—ÑåÞh"îhi¼èzKÇ}Übϸ^êòd.+§EEn‚2[J09Œ
ÄQSk¬)58›
¥1AÈ‘7$
Ã�4è¡)D°Ôx‡:MÝ­æ“\�¨ÿ3ð‹RµÎLž.ÀñšƒùT
B0?/·ˆ~4ü�dFAP�“�G�ÄøÚO<ù%I÷;ƒ�{‚#¼1ž�0ïêqL�à6�ƒÉ�
�dkE²£D’o’eÞOjO­è†GêÆfüHWa~8P“%‚ÓÓ”W3ÇJ�Ì䆚ÙÜ[EØ�Ì™!™ÀS$Éí,†^wkÆ°:Š¦ôä>
†èþŽzÚÉ‘¾Ç<ØR‰q#bH8œr;Ø–èDDê"¶\+4&ƒal*n–m£ì?=Œ,ˆ¬§ÁtUÞ`[@¡H¢F… ˜0JcŽ	,($ò®¢
pªÐÖ€ (d‡Ã
7œGqcqç/®ŸãA¨v¬ÜX�È!@�ŸJê‹qa8]7j‚ÄLC$éÜ"\	3
-†eÚÖ¬¤È:J(†©Àɉæl	l 0x·B(PQ¢EšêãHƒu‹Q†H&î]—!H£ÄË+½5“ŒÀHw	v
 €[QXIw}ã*˜ãØ‘
Š¹ŽÀâšÌKqm )i	²FˆPaPbÑIŒ¨zEMᙘ’5(J�€p]"¯8‰›d\à,(€@`R(dlB‹[(Ït�,0¡hBa¤lÀ,0°E8±:I¢
f�I4‚
%ÀÀ-JG7T—Äð:ÍæÆ´?ÚfH£¸¦”d‘���Bj móJDÍH‹Û	í u›•ÉPÝ6�uOLOßÒ{`‘Š·vðð%`chœSÔçÓaýÔ>•=:°÷%”»7J
tãò&¿®»†ªHSqIÏÑŒ¼ååã2Oé¢Íñ‘B߉ðA�
ôÜÂm»RHDì:|ïµ%ÈÚ³sÐ>`dWÍ&�ÅÜö&Ê*E)è�šDƒÇANãŸÙÔFŸj3NÑ‹†„®c‰ÞæóøóªÛÛ@Ó|9æè”C{Ï]¾@AdA$¹’i1ša{öߥà'ìì¾ê<2!²ªnË;yô3NåíµzìHDw´Xmˆø)¥ô‚\'…þš*›Ðfôبœý?QŒY>M¦£¨ÍY[-¨D3* ÝD›ôPß
BZ–ÚÌAÆ�ä¶ÂAH7$XoúŸ¯În´ÕŠ5QÄ‚†&u+}DN;ëÕª²Wp™¥Ñ3Ñ
´Ddø¢ϒ•P4
(^!£~¢úУÁœõÍ‡âfH5èäzÃðý&PVÎ
(r69‡°�ôB0‘ø0¶Ãi�H‡³FL«a€”‚µ–0¤¦Ô°,$|!qµ!›Ä‚…<¨àžÚJÒ±ÿ¡E~é
Y�Ø298(/Yo‰ÐÑr°¨x «årñtößðdDñ¨?Dº#ÄÄí°ø i\×™õI	€ApwÈ@2œ¯Ä�¯R›oø�Áȶáþù`/\Ú÷ÊòvºyS›z!Ïfò7#AQ`oIº�J1�œQ®Fû|ÙªÐÒ†
ŶçÄʃƒbˆ›0ø‡Ðô|k­6×ï�S@Tó÷PñƒŸt附ÁPÚG㤇IšQÄu Õ¬A\ï
T`óœ–ÈÅ°Ð#ê"ˆ#^Òv÷”D:}g·”èHÞ
D kX~··ö6¤
ö&+IËìõ›!~§wëí€[JŸ%
ø¼X¬¡Ç]¦™b†ò
bS?U?cÄŒª©˜(¤U]Õ
R�ìZ¥€E	?RÍa…JÅŠÜ@±¾ò’¢º9I¡lÜTNÊtP³ò*h 1E‘B)"ª@`F!*
PŠ—8.Fã]r4Ѓ„013Ï"²–ðú>8øî|‡kÆk Ɇú)ƒ³†¿~gF)Ã}pP[ÔÞ	hŠEùâP±#Ò{ {³1@û"—2vÐJCDvI„-„’HÂ"a&ã—C„´*
K£UfYe£ý’ ƒ[
V†]¥hfKf%nãD±¨³Bvk*j¨¢b* RF:Z
‰
1|µ#4šIPè£-˜±õÃL˜²ˆˆQˆ¬PîØôS6Œ‘`<¸0Áœ`
°Œd5‰"‡‰,!»
ˆ$ Ø/Ž‰ûh¾Tdº�Èê°é �€’O¨È(>ËCÉó9'ÒƒA6÷°¾tûá >d?ÖB§| 
Wq„P¡k�K(Ý¿¦¡dboÙ>Fq˜bXM! �õ‰%$A„§q y‚ˆŸ€	£¦@½äA"%N¢­‡´ƒ¡�†¦Åµ„\ª
Ú@¿¨Ø$äÊW0ό䉳öœc™b¸Ðô	]HÈÆ~×Ö!áb¤FcìÊø…!x$>1•AbHb
Ó)Í_›úÿ½;{Š<‡å ×Ô±>ÒŠë1†Ãß:‘Ã×ø(B~d	óŠ@£;Ñï �Ú!@1Æ)S!
O½ñ[qdCä
¿öbk¥ºµoƒ¥>"ØSˆAÐÉH½
é‚šä’d¨#ÙûÃGZË7SQÀ‚õô€Î¨ð>
›@æÌ›%Ñ„é Gá=qŒÒ‹
ùsÊ
¶k|-*"€Í_ÂçàÕüØF7s4+B
Œ´÷°• î'+‰°‹³(†qÇm$kLbv‚’m‘Úß°(©™÷·¦°6ø0ßP´ª‘G‘M¹²† ƒ7pL#\“PÄ8"¥%#×,©l„Ͷ£IXíµgŒ˜pA™2ªªªy°Ú0)zH ~˜*ÜÈ>ªSK§ŽUË
ODtÝ}Sn0ÓNîáĆNÍ4ÐÀú
šÞfVT¢ˆF^õv33QAèÌf³…�w½"Œ_¾1 ¸ÚS[¬ýM$赿+ÙRÉhû»	äkkáÛÊ°Ž„顳&�1ŽtF/u¹¹•]÷ mšä˜oIŒm¹8¦XôŸƒy­”á˜sÒ¼C„�²ïßΘŒ‚l@îˆ~èµe¸“%M‡	þ;á4Øa;`ò Æ	E˜RØ“f¦�¸;ƒ£Jßñ¤#•ÁÇ6Ó`ã vvÏ6Åh‘0îp{h˜D§
µôsJVMö.èL!œ“�Lºh³dB…ÓA0E,@³màg âevÉf;´-Ù!��
a S’¨1Ü%š"&d¶wQl²sd˹èÊ1ÂÄÒÜbz•<8‰DДŠˆ¥Ú¨+" Èd,H‘£
–A�D `0$
¦aØJ7¡A÷þ°ù¤“´ü½UUÜ–a˜ŽGnÅŽ!úÆiR!M2Ž&ÝeâPi�Ðÿ’vÊ‚øCZ|ª‚=§;„
>p³‚£øÌû68tê|‡=’QŒ	†½ØѨ~}÷'?4>Ž€ËaÈIE~5![Z]žõ'f§>.+ÎÃYå1¥Ž`
ÜÒØqtÕ\5«ïÙ†b~­�*=Nûréþþ>Ì>gM:‹”„a”Î8çÖð¤ëÒ±gßý¶ìƒÀ•Þß?œØ¹–c®n$„’=†	Û~@u(èòUMÃÑûi~Å	ãÂw}‡æªà{“ˆ�3䟂�YEíg¥žWL!žtþŸ~ÍÞóm:Ó79E£Ãí¹f<ôP¡¼î�!
=hX ¬‰"‡QŠOè=¿18>Sm—A±5#¸(W‘ôœ
±6WŽù.r„ùŒDþYLCºÿ¯¤®º¾oØ�£¢/~Ð3ËmE7À7¶N6‚}$÷¹_dÎ÷ô¦¢�Ôh	@w!}Ôxî…ªH#Bå’ˆƒmÈaI‚,™\Àk�H"I‰"ÁI%c92w»DÐVƒ2H”H�iXG‡á˜ÈJ!
Aä@è

@¾¯=(ØË—L< òªBÔÞc·I%IçOàqx-øŒMÒ�®•ÉK7ÂP²VSÆh)ˆX§èï
òôÜ!
øçd€d�戚)`Z‘	¸rŠoñhp9C¿„„çGÍCù¥Š#à
Ë…
Õ»L¯Öp2?YšÃmO˜é÷d:&>„
¹}ýü'ɼOãùæßݺ\‹„t‰�V„RXÓOn
P=­%¬&wnþ‡Äºø<–L9`„�+>Úfbm¡È±ß
µ†ªÏAî#1E%‡=m0[Í!YL˜’Ý)Ï�\.&РÞCé'0>À0B�ëÀjªªªªªªªªªªªªªªªªªªªªªªªØƒ	ä}†ºÈI“ÂÇúÓ¥ÀþÛùû¶@†®C’0
€´1Èû8
úÞ<>ý„	ç€PÍC˜ÔÂ#mtÔÑBU�ßeÂ’üñã	P\E]u¥5XfŠS�À×C6ƒH`¡3 .`{"¦�ßÝX:ñQMT(6s¡BTUþ)”`‹!f&b�­WE
6jd"|´Ð¯Á¼ßÅ<‹þÓë$ê¸|1Ã<íD|FP2oÐР/2¥j?œ€ëoAÐD8A°@¸Ñë%‘É̹™„O™�x½£—ãû"ΕÙçž‘ïg�‡�±·)ž4U€ù¡âvør0�6ܽî, À0¼Êq­ü[µ¨|Žº
‡Úw‘ûç]†ÜF
ÕbÐÀÕwX&`ø¥ô}I¯Ú'"@;*vNù.êßÄ&ÏPû¬€´§,f¡ˆ&Ÿá0@P‘,´}Y�6—˱£a±b`ô8–Ã4h`Ñ  ÒDak2X˜gùZÁì}7[T=yÅ  ‘G}ìH�£Tj.ia�†hÞ‹Æ1†8,ÇFLŒ¹ºîIYŸ1Z"H�ŒDÂÑÚ†
¤$Gt9À¦ã
\ÖnY*Ň�ƒ`q†…cQ	4•ÐA+@ãd
’ô¿éIk(€ˆ†¸¬b˜0Ì— Ftí.Ànî;²5c’à­È$:#«@ Û¦‹gÌÔ†…´ŒˆÐ´"†Å+QJ;¤�š`;0‰1óÞfÄlØÒUÄÒ†å¹hŽãDÉY
62™5«MêÒØ�D4蘵¢p)^‘¹˜ÉsŠ,Þ:�
ýZÍ„·62‰)ƒØP”2Œi£yšÄ	°†��f^F-]ÁiœšÖÒ+ 9f†Ø�Ø-Ky£cdéD;"zp#JM:hÕÐc®Ð��2“ZÕÔLaB+lÖ™Xeˆ7±¨\CâVã Sƒ3PFïi(6è’P­[l&2×0¬r±„„´¤d±µ5¨<‰§©†Í²B4!9\Ûp͸k´ªb²pkUFhÜzÍžÕ`Ä
Æ�ëŠq¿HÞ-n`ppM†�`iÕ²Å-œibÇâSFÔ¸¡&6¬HYAœ€–q\,0P]RbZkññ·‹aœV†Ù<Õ+b°²Q�¦7%C,Uª¨|X[
Ó@É°vôP¸@™"22`$”B‚hHë0
‚ž�f!À2;m†ljÏE.öÝĶœ¼“hô‡,Ú Ñ8”d
žF@ðÍ(Âç0˜={Pt¿Ê6$AYX
7	,è0sf�©´Je-êÊé,¤Œ	sY�C&²>~ÀÌlk<…iÀÊ„=\Y!Ð7
ƒ$L&íDQ	.Y0b”}ã•�RŸ¼„ÃjᑈTÐ))!`ÆT·ÛúŒ$
~ˆÄPì9ØE®u�"&Æ`a@¡�Ö‚)¤†Km	ÀMDºŠRÀ�¸
½³V´	“J«i?üb�Íf	#DaFÉçÒ) Ø4Gž†ŸÒ§š–™…&ªÒê^
‹eì^!6lQ¡}g6®¦C´ƒ[¨¬|
;˜% ÀÊ�®�!tcQ$$vÉ\M°¡ÊÄ»ÈÖ´m¸«!švl4v�·6�4M28T4Œ�KD„))£Ñ È$ƃˆ3ù­‘Š#9C
	 ²S&¸â¬NFP(X‘hÁ""D“’HØÜ.Ç%qº_gÀž!àPº�ÂÏüa­ðÉL¯(òiCAÝ¡á€Mt+,é*¦¸Cz3Ô ó�›H$XH>’ÄPŠ4ÒBô�¥"u;ÁÚžƒ|	–ª¦6^
"@…!P0Ds@?(Q![´P¿è=>÷?ð£
·ó¨{âÛy%Ó¼üïPž§ÐϪ߸ª'Às
�€¡é®}ÁDè2z°»º‰±±Àò,lÐ?WÔ»;–àDž®æFBŠZ•$ 2Ò‘c+ }RBOµ˜ Š©Ùž·H³ƒ�eÌ*‰V%†£�É¥kaŒ›
H¢»¢i7»Qo_d[02ÒV N#A @"žM"„´Õ£„M&K�¦Lp)8Cd0@(º¤+ƒ
2ŒPaY*f†RÁ*H@üÅú5fd؆%H¦@T11	R3N°MZ,Òˆ”¨ÓLxñ¶21S3ˆ²'ŒÂ ¦
"ËÌ1+ølI4„'´š‘›Dt{€�
¬" D£™B¦¢‘ŒPCa™ˆ# Ã@6,&…A²-�‹Oq`�BPÉ
„$± ¤«:#�4r\ˆ›Ôd²2tßæ—Ï nvŒTÐ"ªƒ´Þ˪v-$¡HØ2ÄÄ1!�…!Ì‚kAX1�›$»f…ø2�ÔTQ¯Ù-€D]½â30`¢$€E Hˆ
A ,€(Gýv¬Q(" #
I" ¼‹DF"ÈEF@Iâ…ÙmF
I
õ�Á¡!˜2, Â
mOžËí}Ò1ŒY±M@‘BHB˜4(ÁáS%¨' €$
óçòl
½`)"n, nHYeW‰~”¼&;*¡¶	"/Ô{·DÙ»Ž«P&61ŒE…Ÿ7ŽVÚcFf5s �€ ‘R'ð°Ü}˜|P5?šHê{JCDîýßÏhn"š§EŸE¥©€€rï‹ú?<¬G ! èCë"hTïöÒ!ÍPxC²�ªŠÁ!yðS$ˆRn•VA# �Bp�!PF)
$U‹ÈÅA#	"F",‚ (°,c‘°ˆÁ`‚±‘Œˆ‘d"ÄH£
‰  FB ±‘ ¢
J•�rÀD‰0ˆ—KtQ~X[=±µ ¥©Pv»‰©N>Ökä=Áý¿:†Npò=réZ 0Ékìº%�(ÈÚ£ßIR²)¨ÆJ’0a
@“D‚¢0Œ$€È78hdt
Êä‚àŠ%$ªh(PˆRšØ`–ßÈÔ À9
ƒÌ†H(낆¸‡´×¦Q Š�aÞê
î`B I 8TÊû
†nS
°n²{“¦™>å*%å(CúáôÇì€„FDzGçƒl‚dqñÚÏÉß¿ä
?˜¿Yuð;×~@oÖ'¨ rò¹	Ù
^ð)�RWÊ~NÒü�q’„'�ëQâBÉÔâ%±Åu˜šDvECÙ?I

�Ê©*¶ ¿�¥¢Ñćº ÜòO7¤9à}1`@„ГS((!`gïŽ— Gî6¢¡ºüQ‘@–Q}ð!ÛP›§Ów]¡„::xŠ@÷/ŸÌ.­H³L’†* nÂ�˶!È0CñïÀ`I²A@QcMœ

EÒ™%ˆ‚H"åËóÀÀ¦¨€Ðj;
^¨�.Ç
C(@,Ø[͘G0D„	ò£ŠÁP…VZ„`” ÀrhpÙ4CB¬Æ+Ó
FBЩª°Œ“Z¤Ó¢�±‘BRÐd(R
É$E"€D–À†2IRÈ…#Œª*%EF˦]*4À㸀B7qJÌ„Šµ@TÁ¡qi "®6ÙB“3cŒ
Œ
fȦÚÊ3+rVK ¡Q§âµ±¸ž²Ö’‚bˆÇn2Š¡@lf[-ª@âI&o0ÛkID¹a׶Æ	DØMéŠFH1 Æà\ªh"A00�bYb¾Ó8‰b1Ø9H+ A2ÍÉe©ƒ-‘Ée
+HˆB
"	
@"Å�F$4 HZ"hØ- KEƒœ‚‰Ù£î¡®RÃï@|¢&eÁÌÆÈ	dT.AÒ
)ÊàË2êHd!°øF¦‚�"€
*£(¶
ô|ó”ÑQSEŸÇÙàö
�L•�¯!¿M
gìý“‘ÚUH'"x”zƒÜ`çìI·å°:@ýu÷š� !ÐŒ$ –ëï^£´lkî‰�B£g<…�jáOy€T HÂàh(q>‰¹LGö`ѵw@„DEBÌÔD±ù“DݧÎOpwú ]àä`ˆÀ/!ŠÎú¼Š×Ùøk|#*>6©šH¤2‘„P^¡˜ˆ¶×.LŒ¥.òóšÐÙÄ]IKŒ)s)†
é
ÙDŽå̈́e¬`vp5{($(K ÐD*v„Øn__Æìe#(¯ôáicĆî¯ãçÉlkcšQÇø’Ñ
7ßÒ!Ïâ¨Å×3@†Ø5�È.0w�KâÞØÁ�Ó•ûˆ¡ƒ¡2éØ‹pHn#]´Ô“Sì�ƒîpË;p˜6K´®Sª#u%’ظ»'›öS®X‚S¼¬#ºk"¡„wBAÕðfÔ‡RqÅ )Íg!èÀ8‹
Mð\ÐM©Ct‚a£Q�¤*�OóÆ@��ŒE$dIÊk¾Áù_}'¸ÑCì–›IÕ(„ VI$¬)jŒId¡êª9,E:B2
 ˆˆ b�iLªu¦¸IÌD��
¢BP@‘‘Q Q¸¹ë
7ý85’+¢¤ö¬pĸy쫤-Gˆ£×`6Ì[Ü“Äò™þñPÇ$ÑL°¢£"hBÖdp¶ ŠUFÃ"ÀŒd$V«\D 6+=ÄC"„U&KVA°�³bL1aˆN5j*±|í«Ñ*ÅÃ$PB|+~Fl8|�¼GpzDa „Pè,SN[RäÐ
G1¡‰ÃQ.ú£^»Gâ)¡ý÷îØ ·�zzÀp}—3t´aöþ#z?¿M_¾R]¤Ò1U"Ãìþ3iŒC_–±§”§“#€ÜÜbžJ§eP�
bb"’$y¡ñCÒZKJ0B‘ë
+ç)¤,´.í¹§�¾°Z¡þï‹ô€òÀDƒZÏ÷ýtœê"( €Í»ÄDîX RMƒú á>A'�!2)å-ƒ"
C	AùÝ
8peÂ�Gj¡“l#)RIr®Z¸(p!hj=¡@/A #å<™9(ÜÛÎ8âMÑ“á\¸ó�²!
ƒ†ûsÜýjš
6êgl˜0U€G$üµ�7ΆDÔt6B¬ES¦à‡�Í^$t?Û
8”†ä
âwÌÃ|�îÛÜÉ+­–"�Á$‘ŸVR`b(LI
‰&
m˜‘$b…”˜"†w dƒ©Iê¦D#¾¬UÍÙ¸h	¡�Ê:ibID$Š²"H	¡†1A"ˆ@U�DŠH(@,
›
/
t>Ó+U$ûh—¬¡Aˆ;؆ÇMaˆ'çBŒ"�D|B€Œ"$,DBlÀ+
E‚Â*È¡ܲ,‰ô�¡÷Fª�ŒQƪ?uš`
¼  ðQb
ÃbñL¢˜œ*©!¬Ê“8¦² mûi.0'4ÇÌäæóæh‡È*
œ³Aî‹€ìå	d„<ÃA±{*Æ™à°+M�GÔ»0ÁÀ}ë
É I`ÄõoÐú»ÄRÀÂ!
 A��U‘H@*'Ó„P<ÑF3
ˆHƒ!³Øsó%D
%>퇿ckÄ
€�Ž+b¥DJ…@lANh¨�aò‰Þ6âK¤¨s†
(6¤XÁŒU‘ P`L>ÏxPY·Ä
~ÃâÔ<§šÐ¯�PÝ2ª�†�à8ª›t[É$	É3é¥J XÉñ[;Y+5VÅI0`‚F2ÁŒd@QD# lÌY'T‡Íåë7¤ ub�åuìD5A³zðïhŽŸ/ëðÅ”–-Tš‡ë8P—H—úÚ<½q°zPÃh&³÷ôñÇ1’ŽÑä|ïiÀPšØÐî¤ßÛ-4è0
eÏþNl¸Á'^ØbÈÈdU{ `r9*§¥„D‘`šm6œ3eèÜÊ÷È®X´Œ‹ò#y¹âæ,Kwd¤²`‹�¶b8àLQDBÈÜ%yGCîÌé¶Âà+tfleÖåÜv” ÆB˜›C䎰ÁFC®aqT¢
¢‡�`hNÍ¥Ü4àk!Ø�ˆRš‚lÂ�
]/H3;”ÂnGÅY¢#ÎÑ­¡Í®
æC˜$¨$;Ú@†FцZAh¤#H˜@äˆ"ÜhŠBi•&™<ì†@ˆˆ.ÒÖ@GMÖüÃŽäe
	nQ´Ñ0ã�¦QŽš„~²8ÜXµ[XRmh^!ÐI�‚p4ÍØÐ;ÍÅa#ƒ,Q…!p‘
ÔÆàOÈ4Þ¦7]h'@*Œ‹�RFÈsz„ÐIàJ„¢Š;ŽÈšíëI(‡x�‚ØÈÆ@Àù°Ó
JQdx0ظ!Rºàˆ1'‘Y‘"8'’´ø
k‚¥ÉÕÔ@À2åþ)ùQdRhŽ:ÍêËl]Ê!ˆ0: «ö@|-]½ÇL8‘øŠ®Ž£]NªHˆ–Ê�÷€JÀ¨NÞô0�êí@?ˆ„¢((Œ)îP1MÑP¨6ÐCê‹PÌè"ò>¸ˆÁ"Éï5€‚��HªÐO©èWªJ‘AH+'.ï&¦£`0zpcƒcÔbbÕ@°Êµ«€§¤òG€	X&ˆÜ23hÅê€{c"!DI’‹óÙ
”Zh;8�â•RV),h Ê–ØŸ)€Ð³å�7ºIÈè(CÎ"‘*AT€¡cH•TY%gÀÓ³pa:ˆV
s’0„! ƒ"mªƒ
g‰¼Dk¢(S1“mld …ƒ7@/7Rî/3¾(°5
 2ÄÕðßP
VB4,wЇI¥ §
¡VŽÛL”íüŸË –¡‰tÔÁã#ŽµA9�PÕÚ¨
]¶V 1ƲE‚Èol‹Oõˆòh>Ã1(‰�Äã-ä�ÄøÈ|b;®	ØE=d D(%0@îŽFÃOHƒGÏ©‹„LSRrÞmÄÆ/@(2ôþC´~/dÈva•d˜F=a§�Â䯷xkF²}c1p	†Ã´ˆ…بŒ1›£"±ÂÇ0ÏÇ>A�Cî?iJ¡D3@^)]úƒýÃ*‘`ž6�JÈÏlò˜›™B•4Ô¨$
Ý[ ˜¯íP Ì,{þâŸPÎ*w™ñ6ñ!©Ÿe?wl Y+D$µCåÃ3ûðÖç}Máîƒ6ÄÈz³†å”HeTåjÙ„®�£µ4>‡m¿½×ƒCÏ`»=.b]¦_ k4Ñì]VX¦ãɧƒŽ†a{Ï~M1Õ† Ä�0�®·4ÌkÑú´mÞ[�£—KWá¸5Ë9ßp`�Ó{Þ6rÝÜG}uÓ
{CNjÕÚÌ6ÁW¬~uŒÉŒhU’.o™ï2<Ýxévé+ºØuÕ“2Å<ì9«¦âý³rnsûyúy{ÿÞ,CZমNœ·ŠÅ‹Œr°r—Op‘íTGaz¤ŒW¼åîZ7ðV˜æ«1QCº¦‚ \�õE’ÏïàÈæ)ï¿ñmßö±šg
>“
LyR)£í~ÇRðç"nºÑâmÍ…•É¢ì|¸ò;Œä‚ÛêÆBŠ¼4ù¿ùÛ8F[ë:ÜQUÍh¡z¶¥b#¹œ¢¦Šœi¥ ¹ÀP
@ˆ&�LäêàdÈH<
ŸX¢#BJŒæÂjÄÙI¿ 
&ݯ-îyY+Å$(ƒzÙ	Ü™ìö�{¨O”(mÅm4Ž®f³
žÐ…÷­åmTÓ�ÙKÖ¾¢\ƒ¥sdoå›Ï…éñªAË•C·4§5³‘«Ôûzo*(g4
$ÑÐ6‹X	9,eC”óð¶·Ôìe˜@ú__Çë×rßãòÝ¥Œ_Êi$’kLš¹)Ïæn†²À›¢‰`ù€=Ó†;	¤pBL[?kîtZY;^Ÿ]à®û6AÀg¿ó÷ys•œÂxêÐ,ê0%'“XdaÐÖRd$t">`… yCÀ@“Û´QûT/Õé”m±¯“oVôÀÐ';
¨ˆÌ¢¡œ3%ÃòN‰	þxš)|yY2¤îàuÏ
Œíë£É¸yJ0î
m
¡ùcC°`Ê¡‘0övn‡Ž‹DòÂ’,�ˆu|¹Rao<…!Ú%ª± Œ‚§ÈS<ÍБ	¸›¸Â?½þh
€RF9~J´-¯Oã/S�©
öØ
M‡ w�xP4[Còƒþ#ëÕudhª#â!„!=£°à=G>ƒ%ÂP
$úOz»øI‘
õž¯“ ¨ÐÑ‹Db›Ø(§,˜fcË]¦ŽäêvΚÒ!ÿeäÚ"|E„EV… ,”Ai8+×}˜SccY{äÖŒR…¹h»Â˜¬W-.¬(ߣ’K
¯€<æz€§âéêé
5l]…¢ÔˆHGÚk�AùWÀ<ôsÉ.rµß!Gh:D’{Ðùæþ>³`�2í­¶˜6Ü·ÍÚ÷0��H
’0OàFÞ)
¢I¼’q7;8“tñBµZ„
@4¥š Òö?3¡²öôT† ÉÚé g݇6@9’ó]ñ±–Í!Š e1ºfÀК�H~‹‹‰·K(‡Ë¹SP}ÿ9¼ì>Å´|ûƒÚvú`v¢èNžSØ(PôÐA.TÆŠ}ôÒÓEŸ,c(´Ä9öú§g¿&ÉÛâ¾)Ãè<^³B”SÏfùÐ(U(Ø€ðö€Ê�!–•�1RT`$Èš9ü°w9Ã<~13,cÖàØòü5Û	ÓMàn#�€ä¯O� 2˜�
‡´, F
aKKkïöS¿éóÝ])_ÈÁdzüþÛZ‹š¼‰	0üµë$ûÐsÅ|I•#˜QHOÕ6ÿYMžÒ¶‚BaCóŒ$"�ˆÁ«¤¨~Øc¾€²Ó@‹ã‰A
	F{ÿf�hwc`°¶[Z-†úh†£@C�Oß1‚¾l¸0•ñ�:�ÐqùSuŠEŸ,)!}ïy÷®�#Â÷ZB*
ˆõ*™óÀ!HW‘Ý)
š�~É3€;»¼´û'GžÒ7Ö–ýÏ\üä.Q
¢‡³Y¡{së7ç–›ãHh>i¥=॥æ!86„�<¤�…;EEÍ_5¦!4Í�ù.†i$¨,4k

ÈZ½'Èv4€bòM€X˜ž]ßWS«‰zH‹³•É.Qâu,y�ïØ–»cx‘B�¸ba¦Fµ	�	}"=oµWB! Å@î 
Â߇ý�æœ}eÃõ�K,Èo,¤€vI6?"m |yI·ë	QçÕé#ê¼4 Pgò͓‰Inö$w¨‡Al»1UIЀÐE@ìÁÓ
@š#¢¢# ºåÂ9gIõíÈ[v€Çð»•A¬•ªˆsöNÌ) –YôÒvÚ0¡ÏÃðý¹åÃ%MƒpèøÆ0À̦Ÿ˜ Y£E ÄŒS”¸ÁŠ�h0¢ÈYµá s4#Â0ç·ð$m]ÅGASh�ù¿€8Ü¡üFµ‡ˆ:PÅ#ŒX|Ƴx0`‡
ÅÐ$ܬ1ˆÁDAƒ ,ˆÈÁˆ$DYA.µñž'q$¢ˆ(xˆ@±v09óïY
9·”¶$H@GzX«J°‡XÍŠ.”ÄJ	£ë,0KIjжƒ}ù·žR¬¤3¿Øˆ±kQƒj�UÂfL.BÖ,ú2dÆCsí{sLQQÁSº9Çœ
¯ŸŒLñó¹l?šŽ¡*4�žƒÏR´´47âP!!îÒïšFðƒ¢&‡EÙ¬>Ï1ó ÏrFHFB*¡¼äx˜q£þÕÀîÒBBU20F'²ÉY[¤¢:©ÖÌ�ºæ¤ÙÃV%Œ%b„O¼Í0Áƒ ÎFª¬v[AA"$B|L ‘$‚"#!ˆ"’ ÁÛÍÍù§fýøÌy|™T7°„€°Cä,6ó€eT7y÷œb6\¾»­ZÓ’P}xV
>ÓÏ$�>¾íL÷S%D£…²ª=`4TŒ1žã1×p³tÕÚÝÚa"Ʊã÷ luIß 6ôÁ¶‡¶D¶Z×:ËÁ‡½i^Æý$”H6A´¥	)2"
&Ä*ï@2”i¤Tˆ”`¢&eÄ@PD�h¥‘e´�’‘„+(À£!DÉ&04l¦¬ÖjOhS[	ë¦ûQÌÈ,8ÅFJE�®Æ–Õy˜nÆÃ
ˆÐO°I¦AÉy’o²�”*N‡ KAŠ|:ÎÏ5´Òƒ»˜b»ÆŒ" Æ¡Š`¡�áϨ!ö¨¡d @8”A5Ùibå#ɨ
>è�–HQˆÓ
kYA•3(ˆT
Î)f°÷WáÉ ¡êÓ¶
€ÙÍÚÆ6…„PÕÑp
,‘PŒý[UI/ÏU‡Æf&… Oë?âl9Â@žF6@­"¦*ÁV�š(Á™«ŽÑÀ÷½ønÅIÀ­BЕ�¥³„Þñòrߎ,*N:ðÔÕ P2@¢
a1Jˆª �*R¢Ic
!Ë,€è—T¶8Ñ ¤Ý€†"]k¯ÎÐ4„"A#D±;ùQçz=™û€Á‡ãWØ#ü•õŽñOZ,‚AV)`5UCj*ˆJ
6ž¿`V)ˆÐQ©3?º"��ëŠH)ù˜apZaͼ 9Ô3^Ô‡ã„
#°ÝÒàS	„ÊÈ@û´QýÒpV€Ïê�ƒË‘½µSpoƒµRWK„lÁ8ž`MÑ$`9ú•PP��¨$r•€rQð_ÓâT„Сh‚w�*\!�-?0¿Å’@9@¢ )¿î ²¤Kß2MÀ/d&éÛJŠÔYAdaQâk©¬@I„
Ú1¸—�ùRËÄ>vê!ü35ý
TÁ"ëTžÓüß"r)«ªëT0¢OHX]¨°‚ÓT1 ÂB,Í&@.ŒÃݯ2Þ‡CH+�ÜB‚àŽJ€©(ù3ŒDˆöû‡nÎFD;a@¤P¡T„P@A‚2$I$QŒŒ"‚‘R €Á
HÀX�IvÛch•Yÿ!Òƒ³h¢CŠ­yÄb-¯}©|H±!oðüd} ØAF2‘‚ó`Ø^¿.�‘F()í²Äc
£!(�…ƒ!<�TFDæ›Ô‰¾æŒ$ìöÁB@xÀB¢�Ê"›’Ê�`€A ‹
¿F»ØˆòòDí_V[ÉêUùÒHµÜ=jIøœ	ÝM*€ùZQ—>¯‹Â%°ÿ?—ëõe©žoÈËj$÷à†ç± = #à‹P	ˆü”‡pŒÎ´/¢#e2DIuÙ= ñÔš‚Ð$`Š7¡D?š®0NPÄìZ’~¥Ø­Òfˆ%•}æg‘¬ê X¢Çh>P[Ÿ‹ÙtOh>ˆç #À€®f!˜E A`DH�HíûµIü�º)�Ñi¡2Ä!ºŒ ¡’("I8ÈS¤’HŠè,(:¶Œ´¢Á€¢®8î…GVc+Œ�&Œ“ KP¨ˆ,€E�$�ø‰¸$gÅ3	¡EÜ%»ˆP¡¬�©©0ÈŒ"B¨)T!Xî“Ϫh1*…4;ÝC‘ùòÍÒ5A±�—)ŠÂ°Dq’Œ…
“,Dm]`™P-¡VcrÖH0aãJ	)!(V‚,R"°šjıgB"!R�H"	 ˆ¥e±l„!0Ã3A‘HÒC	0É@CäaéÕ
@MY,Am�DX€„8 R’b’! «Ù"lXÆ	e¬€[,5é?ÇÐôõn5	Œ$ŠÜë܉ÒrµC‹LMÑ\(2Xe9Ô$*PPŒ0\à‰Œm�"#�Ìæ[ERå½òÛPÀÄÚy…ýðCX(!ÀÌø^@˜X{àH
­CËvãPh�³Pó(¿Uª§g^� Á‚,Œž#vø@ÎŒBz©ëO„>8â®Æ¼
Ù>Sù2ê)Œ¡KP3
�C\‚%ä6ÂJ1iÇ�òv@^»À2L"‰¦[L^ö.‘bQbÔÄG3¹2Z‚2À”ˆYZ…fÌ2ÀQ…`J8\W°%²ÀÙ)
'Ñ7
“ £O7a²ŒÐ÷øW§×ê¡5Å	:úè›	È[8š[QZ}¶JŽ”&ÏÌ|ÉÐ˺½½Öf·oïÔÇgé�ÛZÜG
ÿG”Û»¡v}dníܾêêWR´?ï�¨Á†s·‡Ë0™Ã4fY»y§ñ¾ó.ËåJŠõFÎ>²aa“>òeæ“ȥ̌M_“KmËrz|v1ÊïçƒÌ~šȆPšÉ7¡ŠMšµñK†çnú`;o¥¶zkŽ{ì“)ק^*Ç}šy·öXT
Œ@¥Ç†H’zŠKø&øç–˜…þ"QîˆâªýŒhÂ/.øZͧ`ñ‹<ƶ.“³ŒŽ‡
Þ|OàU,b1c'Yy<ÝüÛvmÇ]~‰®Ó„:(LÏ*¡ÒÔŸmãNr§[�R‘Ó�ýZê’ðk(vw°ª
”½•¥†hæÀxß¼»˜[�$àþm7£vïŒ
ì<ï°Žñ‘èI22ìâÙ”IâôÜÙa �ÉœjôÀžË�PÉ9!ÝH…ó$Ã[Bí>z{pì]1穆Çk'ŠDlF›h;‹Œk	Ãr&4Î!hg?rˆàD†ÞÙé”ênÀ‚°ïôGWòÏ41ŸcvcãõŽýjœ4Þ#NÜÌÛ/k÷1ÏI~yiAÕ}â^�ÛTr—¥èYjÁÈ¢¢(¢ú%hº€YòÜî�7KšŸ¡<›qÁ|H#Ýë$·+¥HnÊT3Ǧ@Ó¶Á—®³
�Ät{ý˜×O/rdÃÒR»[ìÚ¹ç|$�LJ‚y‰M% º©
Òj'r¡œÁ/v\Mm5[eu¾�(åÖ8
¦…Àñ4i~«ð ºòÚ	›iÅ%,
‘T	
 gÑšÑ툲/ÆÌŒXDœ‰±nÞo‹ä‚	c³è‹Žú,ÈÛ(Ç„
ÜÕî©@xð.	†²�ò”“a>>#êä@–£Ï¥Ý5êÜôoú‹
!Øh)€�Öä€PöÒ¦Z
ÊdAau FˆŽ¼rß{÷ôï
>'D ~Ž{´jzš ‰_3PåD…Wó<¨ÎGw—Ã�´ì(¸Q�¤œ²?,‡!‹°ïeò'4ìUý1F…K•.ê"öäêUEÛ¿˜hòÕ]¬Ÿ
Ž`¢ªñ$»˘$úC¡˜
G«}<±«2’í	o†–b¦¡êR¯f5dէǣ1Ç0qèø÷ˆR‘Η£äLJà8ƒ%ªµ´¼’ÃÜu¬Ü,ífbAÜuöŠ…£¡ÚN\«­¡xÛî‹⇠—€�3T²)^€aá�ÎZƒa$$¶0(ÛŽ>ACòp�ia à@]¢[‡=ä”0&Þ;¢Ñ­mµ­@Ðj.x…ƒmqAË5nŽÙ fu’„“BƒS%�Ê®Ãw†É5K!$†0SXØ [ÀÝ¡¬L�H3
�F^Q¾«	Î9JþßÃjDPL$”p‰'F`ÝؿꈈûOC“‚Mz33l8,«Ëz%ö¥ÝÍ
$XÐ=�ß`çå€áè|FÊ^�½fºh8{Œ0Ž
Ëóå8íÍÀ¸\�›zÉc«)àÒ¢C¹1Qbû*‡½Ñå ä4ÚÏ BLüI’#Ž±lr¾ýFGzcŠl†Ø#ýZ"#SÅ]lƒ¿gûÍóôOÁ„3P58Ðbht«k$¾L�¡	×ÁôŒ$�AÏGÅãꃪÚQ>G	‹¿L=Up,è|«ŸV4QU`¯«Òp9s&mQIC>g¯2dÞšBvNÃá½Q	?¯¿àNìu>`ÙÑ{Ü<$¶[–
±þs°˜ä8	Ÿz êp@"<\/¯ma×ÀævËÀÖ¡š½‰u.8":†ÐÀ¡M3 ‘Ñ6xÀÖf4ë(ëVžL@Ð
”h„&°ØžA䳌&9P‡q›vlƒ_~Ç[�®9V>F5è

lhèà0`dƒ,ØÀ3´ù+‘dÂ["RÞ† àÃXÔ	$’LnC#jÛ–ol`vfZ0æ›i¼³Ÿ™(¾!ÛaÌ@9Aß]lÄ„{¡ÍIú-¹s‰ó1D}Àp€d«ü¦"%Žá6çOÿ~CCg,@ï¡!ÍÁ*‚}:û£Ò,AúYO¸?Rn�¡þ˜Àï>(C=Û%
~ùrYEJÀd¾7ÅÚ/Öxa]›‰¡m?¦Ö�è $D‚?ÅdKs&À×Zå’#VŒ‰: ÌÖá¯ÐBŸ7ÙŸYª{iKæv‡‚ÛrªáóŸí!Õ¬¯K•¨éCX \O„ d&$I³€íWŠ½PGXr)2:õé°Õµ
=ªê‰® ÄÈóÂÊHˆ¼`
qLa)âH
JŠØŒH�ô‘ÂRTLa¡|1.t,d0¥Ga 7>]îÐÒp@8D%´Á³ZÉpfôÄB˜MǶ⾂½‰»ÙYÆ¢F¡”BÖRàÆ“7ªøsc5n´±è¨`M8	V›@Ù™+4Ð….X:ìå6”m˜„!ÓfͶåÕZ5n‡PÖhÀ$@²`Á¢24€!¡BC€uégJkH¹" t=&^¾Š´)~?Øâ8Oæëîq.Óêa]�
±ª‰x¾ó?ÇÂÔ�£Ý¦ÛI·>\x¬)#+4ÆÙÄ�£ÊùëOá
aI:0Ú™&ƒ|Û4ˆF¢& ,2ÜMŠe8„".B"zÕ
W¦
\h·½pØ6!{	6lì >œäóO,½J-ò–G×h p„9½aŒÌ�ÍSÛŒ(n2|{šŽÅ«'¿Jíe-4UM­>ÿÕPv¤¯@z¤ÐàÅ-¹5÷l̼Ô"TcÆ€Á
Òaµ=`Ú{Û3`†ÅøV˜�§E|Zm·FtÕøá³Fٹ˹EQé=ž\÷S`¬§{0èmÛEùlé#2ÉIY‰*ÿ�±ûDÀcR‡•Sº–Uw€u^ÆL�ðÓþ´ÛP�/Ž�Q’&Ñ€xž
à�C�Ùë»›ÝâqÀD<ÜþBs" vO´JéIóJ"x	XŽ¼E•¥f3±ÀV#†áL•žåøØŽhç6†‰WẢ� Py	AÑJk‘CÛ�ÂòG(®ð"Ð.aAF3Ó­ßÉÔ¦5žË
¶Ù~fÖ–}
ïWú$²$‚l<â�“u„
 Qg§@OKè¡
NHgBc
“ïÓé#—):’‡–Bt±Ã܇·U›/‡¤õ„Gy鉰Õø{Ñ/ÀIêE£ºînG•òÑŽ|Áà�AÄX6$!AAb–mçóaØHÑØî£bH%¢žãµ|Hýd	(éZ‘¨¿›@39~·«�·!�vJ¥

ˆ­À¨Üª
  T HJÌ-n¾›'jˆÅ€-ƒbsaôèÏ8/…EÂÐ5 tH?8o‡&ªÀ‡&W`ŽÓ‹º’ 8•‡ú¸h:Í€©¦/.�OS16"‡Æè4 CùÆ-ÁõU•I¤ò€u[_¢m²"ÜÉðF>t¢ŒžW¾CÎsö¸$AYP€ )" (ˆŒ
EˆÂ*È’1H�´"ŒdE�{yÄïè9�¡²&˜FÙ…‡†&5L»Ucä5‚f¡�!É�Z¨Ú�i´¸é‰@¨8	  (öy½ð«VÀ£ŽFiÓ~!O"?ª-vѱ]ÊòozzŠ{²Ñ®Š¼õ½VøHØ�ëfÝ J…H<Õõµªš„«â<%”6.gÌY€Às.ò‡¼ È	ð
“:â¯o^‡Îù*Àï2joÑÂ!"‘ÔÅÙqê
²é�=ÐÓOi;™³",�HKkhL{|ç
ù¥%bÅ�´ù°;È3­‡»µQW¹ƒúTLÊYᆥY¬¼.ENî!	n`±Ilà-îÃ%—ºm­Ù‘>¯&V¡é<„ñ¼�Ik®RIø¾�]=oÕ¿‰ðº&¥Zl¥¸È’Haå‰ÿ:ð·Çöö²CØ!Å÷ZÆ„±
:B\Ž…&Äñ)®š™Õª�℞܎ˆ�ÝÆ.q„M¤ü{i¿Î×>	Üõ8¼oÐ#ØÈ@!®AŽ£«©*Åšf`Qé+Á�÷ž‹â¡Zß›ßëî@3ð)SÍtwÃÞ$
„C!¦
"P!6dBŒÝ“O±á†àŒÐ…	$©3Ž`;äØ(ÄDAEŠ²21‡ï‰@ø7“QáYÉI äÉFb•Œ¤Á¤_µ£�¼†ŸÝÁ®@%±`jºìCG•2"5×Å8U#F‰åº(`øë¥�f§dl�ê‘M�Ðh+B†´j1G°´!%§¶d	A†ÅÖ™ªÙê�w	‚�%ºÙï…
ö�4o¨®o»xÆf…Z1„7†GK¾ ´Ò7fRˆ{£XI­ÞÙ�C„?fÁËvИ¢äS"U�'¤;QDAQËÇç̹¦¬—Uõ Ž (!Aª‹ÆÂ`Êd´SE^p1`ºëyó”¨@Ó˜;6Äë^,‹Ý¾òá�£%ÚiFAA@Š�xî&v=»8ošÅÅ�N¨`Ë¢ðU2牡YI!GUÂÐm)Ðbù÷ª¥ M¢¦
?Á¾­š‰-4-ã*•v¥ÍùM³8¨»0Îf.†e
*€#á.n.¾S�“y…�Ntíh4zýBTž¸hÆ”G‚Üüµ{˜PZ0,s%’q
ëkfŠ€b
ÖÝ b€ÐBH‡XA€È'´qq2CpI~Ÿº1yH3F*H¸)+áJC©è°£›oqEš
H.ì˜å­’ÄŸ…$£e
A%‰k@Pàe”ÚÜÀ‚ÈX8–#ݳ3
õt–±²Æ©h¥µHÀP„‚#½@OÍ$6úÁ€ýÄOàbÀ©·÷MÈ÷¢„—Ý|‹ °°ÒÀXS&³!áßC
!�^�˜¹rži[fÅÓÏñ§œÔR
²/"ƒ @¦Í�ë{„õjîÏ=•óœq"%�Íñ‘÷ž¬i*  !$!Šý]&Ýõ}˜€`–¶í›é}ð.z¸XûS>ÎéCºñªI!
C`�6ûM|¸ãÞ3Do–7Ÿ&}B{C�ò~$…7/`.3èeC
YƒæÌ8‰ÍŠÚ¥’Æ$HZ2I…U
“k"‰�\A7‚¬l…aX)22…6óP7ÖLf!ƒ˜y´C2JA¶¡ZPÒˆ$-‚)ÊÌ0*‹–\FÎÄlJñÕü¾¦šÃ×°\ä‚ÊHÀ=š{õêc†"gSãŸwJN™ú=
½I£™í ¸{¡îUj
Ô"‰?óјò› ¤AX�:‡ãÁ³í		40“Õ!‡l§ˆy
¼x¥­:Óæ ðÀM]2V™#õgçÏ �;—×­{Rmî̃ÚCyžâAÐ"@"!÷QDúŸ®ÛIÒ8wÉ"íN’-Óvò€Ü“žFXÌ ù *ÈãÜXƒ±ð0*B½ƒÆèX;ˆvÇgƒ_„ÎÎL|5ÿ¹cÆBágÖÐÜ,äx_xØ»p7üLµ>׶‡ò.âñ-GÒÉ�Twe
Û{vÉ”�hÖþK4I—ñÔ†/^?
Þ^q(6	<òÑ5pó�ÎLS ¿ò‚SV•žl8ø¶a†¸móï·ªaÇwg:×!@O1Àe«’¿1hŠ”id9ØAÕ¿Ž’æ¿…ß 3Amu-ίºOTbˆ
Ìæ©Ü-è¤Jâœ8˜!¶;å	˜d&FŠÓÔa ôË3‚L1ù†4$�ÊBø½HRcµrC
‘LÛ·e/³yÃn©h5«m	Ê
IŽŠôÐòp!4„ÉÓ1mÈá�›Ãy¼É'cz
Œ’ûàŒSwcœ¹ÙÂTÖVxH%tB²
ÒQ•†0ŸFë#ñ‡ójËm ÁEµKµ�\‰Mä™éÏW}¶UP©vAÒ%¨™È03=ïpŒð'
ln;sœ·t+$
ŽÔ<#´iéTµˆÎpÐï3~½J.ä±m˜´®Y9î0|Î<òÝë¶Ï—ifŠß0$Ń…Ò –;EòÛWf®50Ô´¨CðyLå;8‘@zðqá©­ð:M0¼w®SSÆ®ýäÞF¢Ã)Ð$Mp¸À`§6©ÆøF–4%Žíg¯+‘ž€­&	x85$Ph’ƒ˼k„Ø„>�‡@mÊÛ‡D;pdÀ¸c�½àÙÏ1qE¬YÂó•Ê7z‡‡Â*£{Ñ|o{Éjo8¢÷l^ÑÔ\KÖŒ+íñù"MK«E‹pE°™´Â£h¼Af'6ãS)¶`mÅö'‰ÁæCp0ààUÙ0
‚EH:
·š–jr�ÅCEúµ¤˜U&e6_—èƽёÉÉ–«›ÚÁ#¹I™™¢kØ°æZê3O‹}‚	¡Ä²€¤ÇfLm!Bil‘ž(ècI’>Ò¹&SHv|¼RÊMÅìA•.í†�l†#šï2×tyã·ýy)–ðÝGç7á3% sloB°ìf…€’'jc²À©3FG< h‹†±sþ…Ø V=u'²šFä4›ê—.k|�‰l6Š"/y›<¡JmÓ’ƒ–וtš-ëÑ.9É{ÀuÀf�B/Nd\òÎQ-žÄ×µ­@hi£@ØÐ1A“Zv4:,CCYé0ǧ9£4w£	�	fHâb„Ä€¤O5
FXËtIÞÉŽrç\¸YLP#±,Y¼s,1”¬tƒt“F›`¤XØvË­ÈÏÁ†ëT31l˜5·o‰%nÝÃ%#¬v3Í¥šÄš—C:„ÛÔŽâB+´;3¦bnò=áÂ!ÁÕ‰ùEvMmj2K’'Î¥†x¬¬~®‰ÀɘÈ؆†Ê<´YcÔQªÞ$"¼j#ÓȃF ‡]O&œaÓS!$uÓywà�;K
Ìêi†­NBŽlæ5ˆV¢±:‡MmVtZ¦:*KÓÈÃN-Äîb.MkP•œ…Heë»gÆUpcœ™§A–‘ã<©»UhÝ”œ®äÛSd
DfÔ›D‡Ëßw‘±†vf�¨‡±Ÿ·†6Ô¸"Lå®Ú4-GÜwìl
¥	"AUX6'H…ª
2DÈi¥ËzAÒQRÍøfØs;¹‚
¬S’
è*¾·Á¢`qÜ0`žNÛh`ƒ¹‡9@áÀÎVä‰ÛuÌ„0ÜðÃAœræø(¥ŠŒÈÜ#B-�wã*‰€ìͦ;ƒ,à]1ÔuýÐ"ì7fáÙ-×k2 DÂ&E¡�E!“EHÄwo®ºÙÇ##î“RÅ!
 #F”dæÃ4aNÙioù.ç ÅÊNO/zÓN*j:t"Ëz5DAÆòÓªnWÇ…E‹dïö
ñ|Ù+Ÿ'^8&ñtËŒÃ.èÃD‚zxGce"ôÎ}–Á—:�©g–iå»Ï#fκ³®¸9 `p©Lääåç’@Dc³'zÑm
rx‹Ó—È2´›Ôëƒ-´À¡Æs<�¦Ô±Cø€Ód
!±ª›è A”UNúòÕwþ}àžU±OƒÝÑb;Õ÷‘:;ÙË
å1çî•,æ×]d#º µ¾íwÕŒì�'±KdIÍ›4€²)¬TÚjó AR ¬ ÎG.2¦²³Œ–°«8@âé°Æ	0€L#Zb£(r®*"ÆóJMCs‚M£cK8½6[,ã|ËØFŠˆ†Ð¦>;ÃTåÂÔ‚&G	@ø 
€à1�ÓSA«š“ËRØÆtm¨Ý�a
E
1«:&yÏ8Æ$Ÿ®_,µFY*9P.Ýë½1%ÊÂÒ¤=¾Îš»ÄáŠbsX%¼kÃLÍWÖ¡^&µ×—žmæi¤‡VbBžë³x•ˆF@Pá/ÇZ#¶¦ÎÇz(š½RYÊàÝ1†Ra68œ–wêÌ‹�Ñɦ4Hnºp&5×qŠ|Øà†í€ëx¢Û,9×TÚߜԶŽu£9,hìß«M-NØ!|Ôežˆ�cŽXÇ=Û�ñ�Àl·T›3—LˆrÛ¢T‰»|1ö��Q§
d
0¶E'#Ô‚�§rň,‘ÅXNÔÂZŸ‘“&Iѳ}p„Oç3˱_'ê�MǹÝI•¯\ø…+—%g|“Ýï"¨/�¥ÄÏt$´âào¨@k¶`ØÐ|(t³Î¥º*™!©: wˆuEKÙìEU1ÉÎ�†/¸Ó�‘퀸:ÀÁo2;-Ã…%™,@"*9·î³L®¥Œ]v¥säã—*J8­ëˆ
,a›i�Œ@ಡØ2Q‘Èc"x
EÙŸ£92Ã6ˆËs¸†aûn	Û¶Ÿ1náÉôÆ<áê%2вÊrÓÞ'GFØù²ÐÑ“¼þ÷.C 9Á‡…AdP‡\ËûˆFvÀ鶑Sy¡õC‚ÆHXáhPÏuqªœ\¢ss÷÷P�²–�çªÔÇÁç:­i‚+!�óÂ�f‚Q±áH3eÛ!¾“a£Œ»e±6Æíz‰a¡	k3–„¦H‡¹´¸g'äkƒrF´,+�q¼mCˆf‘Ð&ò;ÄÑ
r‹:Þ²¾ˆR#>Vçâ
£ówПºR34‡�·ßXÕ=“ŸLÑ IâP�a@B Èvˆ‰D!±�鈠ttRD Ç�`\²ã\º¦­Ï&ˆzO@ùšˆÁŒƒbEªa@Q^nFàr‡É(¦’þ¸ªåCÈMAË!4(?°ÈÝ
2 [ÔúŸaõ™ñ�ÇÊ%:
!OÀ 0™ì
ÕÛè8�§!Nï}†ÀaZÂT �½PQ¦½P,+bµN4Àê
†³çL!Œg¼ã!À„ä€Àà€‚Ë‚ÁâÃaÀšä�€žž‚aŠjTÝ‚�ÞM&vÕ`=DÂ-‚(
�‘Ap€.Ñ
4È©ß
A*ßÁÞâ7l$D/U†<–Ai
¨¢",E
÷ Ž w0š%ѯN&l¢ˆËK¡º(,0˜¡æ"Ú
½HáÀ
ë žÉ“=5ýaÉ.tF¾¾ÄÁ}žº¤ßQHTu¨Î§XF Ðe$@3«B`GDL€|æÆûššŠmîæÜ,H=I±Õ¥�¹«lNPÀõ¯÷þÊSãLÍGQ�È@Ä��ƒ4{Ô§ÄÊe±‚*ŠÎ•) PŒ�÷VXÔEâjé$òü«r0Ï+=\|‰ž¨£>ª
`u��©Šsôüôgb»¥[¾µÛV´�]bäÁYд拌E-®Yƒ;–j‹Öçvé¿}Q9BòÑTH@ ÁvbJÅ Œ£Ì�*SHàKÛ¤A–á„´IZ±˜\1Ka«
MÁ̬˜B Q€F€s@¨!DÒEqÊ�lf
¥†°Â*df 9aR2H´Š,ˆ”ƒ[IŠPì(`Ì¢²¹€bTe€3 Ä©£}³iJˆj3q»P(s6æÞ$‘$04ˆ‚ˆ ‚ ‘ �4¹8n*Zp‰`D¡À‚Q#ý
AHD|Ü~·C’¦Œ.´(k¯5FƒÇÜ$zÔ>ñ~§îߎÕ÷ü2pÀqb·C™½ä—"ð:C¡:Ž�¥¨
ÂÍ_V¥4'’aŽÒ«+~Úb~½a¼1I¸l3\ü�k$Í|¸UÈÒsyÅ,X~ÁW›4B¾[*‡Úà
Šd”§¿Ñо§Æ0Ð;QÑ,@î"g”Ø°ä‡(âi* „Šµ
ˆÉ	H‚DdȆ�H�€µ(‚±"�ª©vŠâ €Â(bÄBù�ȃw"@&8b`t

2Ťs]´}Í"�*n:…:þ=]Á2C0@Ñ
DW¨¥±“õó€Å°÷§¶(I Ÿ`t0Û×– ù?šŒÄ¥ŒÔðz"0d@ciE
`)J²Ä}‰˜Œ÷R•‘n)’-MûÎâx€·�`2l„ì0òˆ‚|ƉÞ%Q9�OÔ\dŽþÄBD/°zN8刉†îX„X’
B	92IbÁE$b¨ÅP„QY/p„öƒŽ„Nß9‰£Ø�O=èÙÆ:v(°{’š^Îâìd<([šêshbÀpÀl§pãà„U-$SÔXNDNlMÖ`xqÍÀ
À‚îC¤·€Âº ÄçHȂꀻb+ÕÝ­¬g‰Kd:┉UÓA˜šèuP`¨„ž[P`¸‚ ‘‚ÈÂ]ºEŽÓÃÆ`ÃÓ%™Óƒ[oB1ˆKâ°¥8=™ó€0S³\±V41¶™Õ£"ͬcËÿ-1²2=	­ñ¿­šÉh,Áˆ0JâEpÅEN˜4´ƒÊÈŠ‰§K´E5
Àå Õ,¶,Ì	œ@Šfd
«Òj
v˜%°1¼
(ƒV¬¯ óÅ�eˆêllëøªª"¢19uˆõû½:¤a·Wóù»ðæl8pS`†
¯ÅXQjD @µ
õ)VÅá!�Ò
ƒýz·ž²ƒêpS¸U”�ÄvF…ùjÌe>]inÇOÎãëlésº÷Ê!UB¯·¾¡$ˆT=Õ8ž)ø{8ˆ@ŒHƒXrØ®ñ,v@Ø’� ÇÑ×A�Ôd0»ÄñˆÐuˆ’•/U8�(^Äé,’ZèøÃŒIAdDÑøjÚ
è¹-
"Hù 2îf$6iÝ�‹iF¡³µH�p>Y‚õ´ÈBR¹¢á&£)¤ˆƒ(61˜”�„BüŽŸVgËC¬}¹a!ç¢_E’‘A1²@„Šp¢Ë…bbé'ÄL*ct\BÚÜ`yv´Sì¤d§_ä`ŠL ú
°KräowÒsVˆ6šM®ãD=ÿËñÙ¢îR´mJ
K" H(ÒõúÍŸëk	
Tíˆ
WÑAFú€M–Ï‘ã$
ÐÓå°ÛÜ]¾”ãi³üuT$¿ôhÃ$#5C
JFHõ¦P QýlÙM6~)éb‘-Ë„	Xsƒøÿ"žžˆô`	i x¢DïCþ«SÈÃ̘É ;AÞ²#X¢ÅÁ=º²à
Ç{u>r;á,t½HÄd¹é?�ÕSKpÏ#ò´z
»Å[p‰Äµ è
mž€]An¨\=á^`>�¢�$_Wý]åµ¾p°Y=ðû‰˜€?ê"'b¡ÄŠH() ¾ÄÓl!ܪ ])V¡ž¥M‚‚GÏžÆJƒR ¿'û¿A¡j
E4±…'8ÐÝ…\ˆˆ°p¦ab11�âà�
„°=H&@Сãû`ˆH,�,€°Þ#1XcH(,‚‚’(¤Œ ‚t‘Ъ›�å�þ’ªŠ¢-Eú#”<é0ÛÄû}�O%ÒD’AŒa‚1ˆÄ€v‡œÚ<ß“8¾±Cp#àéæ|_/gýò!J
X¨Yè9ÉÐðÉõ,�$xÌ�V|è‡TUp n*0j4	E!¿dã‡÷Æ–¶-¹,³l&¿t„žƒyA
I
*#$ê’ ,‹TH~� P‘�Oûº+ D‹!‰j0O”ºDòpCA
�Ìâ+I‰qJIô
‚Æ"bãÄ<·Eat0€È1‰Ñ�§H<¸ž’éø¾m‡Ùäy
[Aö¸4hV§`;7…¢ž“™cþ%‚‚à†À6&ÖSßr!"¡>¹èõ¦
Ú >„¤�
=Gʈ.q( Gó/¾‚À ïÐ(â :È!
+˜ºÉzøÉçz)ýx‰0[èÔ›�uˆ�Äb�€dÒ†Ô9‘Sâû:}°[�âc¬
9.‚åדöÊX^çÇ÷×à'šÐʤ+^Û‘F~»A \XK¥OíeM_÷JMFšPÀ@70åJU�ŠŽÓöa
@?,¦ù±%¤
«™J¡0Ç;Ïé‚Û_ðÓaɈ¥lCnµˆfaˆL«ŒS:µS!ܘm( ¨rzÌu“º
SB°�©™”\Í"xC˜¢çVuB“¤ÁlK÷PO5£‡ØoødûžÜ>ÉÁˆýÃ.¨pÌ“¸Ü+"Š:¦Ïæ5EÅkŒÒÈ9ÕåÌb
$ÕäÅÝÈí(M#ÒÊ–|hivJ¬ÈšÄµv"àj¨"6°sÒjTv ðþ V7PSù�ÔZÙíBÄÎìF@EXŠ¤d"È# sõÿÉÿ‰_kOóÿòÏÔÿßgî}¿í£ýÿ¥þ™Õ³�ø/èf&ÀþOÿ^€ÿÿHþÔø,b?É;(½ÏäóÅ·ý§�ï½ßÿ˜Oùÿ·ÿ«üWìñÚéÿøpoù§üoÿ»÷_Ñú'ýÏ÷å�óøŸWùõû×ýþ×Ï3ÿOëOGÿÙþ�Oøÿ埽×þV*Åú¿ÿ¯òÿúÿâÑpã¯üWÿ�ùSØù!�bÀ'÷…–HF‘ýlV•.ý~YÔ¡¥ˆ…)
JƒDR£ÿ"f4”²VˆR¥-ŒXVYbÿòþÍ6ÿ«öh¨	ú˜‡,ŠÁˆH
;ý‚é_¤ííæi«ý,¨7"?¤þa†>ƒÚÿž‘‹éâSBqƒÙñÄ}¼"9åÏ6îíØßóQúeÀ‚R.T�F»QÌ'Q=t¯V�¦Ì³2«î_û¿¥ÒÊ6ãïÞsp(2f‹=ðFè7æ3÷Ú¸³AùC¢ýRHFEç0-\Jò™±A_
PQ`E@À´ð|‚,ó‚@XZ¯fHÀ“´°H󇟦¿ä6¯Óhux�àY!*ü(þø
’õ=kÒ!ÈGíCP!þ$}gÇÿ…A?éŠ+Ë'ëŸônáÉGC˜ B•jÁô¤ûÎçídêÝKFcôŒ„šÐhʃKt7-€16eL’Ø%¥j!óKL¨TF"¬¢)=Ñ�,@YY!�
6Uö–©`‡nàuþ*

‰¶*5ˆ†?ýÑ¢&ðëõnG%ïuR¦¬ôIŠ‘!À’ HÈdýô t}è¦�
¢‡lAK’
pQP Á»(O:n‚!ýÿî%­
Eä·Å°Qª„¥°¤^ù=³
J§±ÒºÄÄgv•@epƒÞUС9
A¬?턆C}'ª\UBp&`ˆÁà”‰G"h2
¨DQ0J�¢H"½C5
©¸}I"?üš&Ñ#"‘DdVrP‰Ôr¨ZB
ÌP×�w]Ú%j
óVyñ¡Demc|Ô(aI®/Y¬3åÓd/Q‰i’…ÁŽ.Ì.…®Ú=æôà4ÚØð3�HÕBùx�˜Í¥Œ´u…Õ8Ä9�iËήÓ",PwIwE4`¸…$>PÅòÂå‚&DJ>ž"'H:ºÜSå�°õŸõÚ†ûîÔ��ÄgQ:ç{hQl‰™C#
"Z‚ ¿í·3ZQ¦J–`�’¥Dd•)!£&H3ÚB†8
ihJc)-Q¢ zÁ;Q5e†U$ȹ�W‰2adaG1F…"0à§ÿZ
80i¹f”d>YHNt…9Ù(Õ²³©±Dd0œˆáàÈsˆ¦ÀÒÕ¡Š8†hQœ×´ÌîŒ]§q©ºOigJü�¯1±�SS€Ž2'½qIë´ŠhG¿áïð5ÈaöУ'ªÉ¬ŒxALÿ¢áñÔ"Å‚Ærkã³n�´Í£ÄŠY
@‰m’«0ÔLÇŽ
þzEÌa#I.ÿ¦{žMµßÕõé�ç#U‹œs¦?èˆhûÇ00 Gh]щ”Ya
('®aT€g~òóÌz=4¾�sš·¡í´Ëi ŽìR?4ôöuòð;Døˆ§dJ�!S®Ê�Æ€˜^ÿéQù6¨€u‡¬Ú_°‡/%~ˆOA* ‚	!äùW@u ¢Àƒ4!Büj‹
ð `°
‡ð桸Èc!FQ*˜› Q�þÅ(!{(öö^ªƒŽfM8ñ¦v½l;B%ÀÊ(µ
�P¥‘:È
Àýlî%¥¥�ΓHi€,žoLXyš~îSÔiOö4-H¦8˜QåÿzaŒÿ²¶Þ©¨‰¯|€¼ý(õÄbÄ•›ó€g”Um€è=ÜÄO!µˆÞ¡éîÿÁ©úŵx"ªŒn<@É܃òi|b¢p\k8€¾£â}woˆè
™Þý�¸‡±Ëù2—ØW$§T4"*Ó<ŸvçæÿÞÿ¯ý¯\ØܵG©žaÇ�
l	�ú,ƒÝ›O	 »
úýÙ�‰ŸÑ{\¢ƒÆ5* ¾òÊcÌöU;;$’?Wå|ôº(,i$2+¹ClÛÜ;ïð¨ Hò‰ô•Làf{.-}�câûûÙÿªHÿôcÝŸÙ—|ù2B!!4 #9Ë)28ìi²â4ûÞtaRño®F.ïóZ–ö@Pæò8äKe[ïÝK–Ó”Š=nƒ\�á·5îJ„ZËÒÛÍ)ŸûZ½§£¿³>gpH ,"�˜£Â¾Rij+9¥#˜¢I\
èÿò¯»Ò¿ÛñÊ9KŠdiªÁNoÜ™ú?\}kØ1F#	 Nvsœçzó¢vfgÉ©Y=ÃÔxöwa@‰e+zÖÛ_vpq³M9âê¦q� 
p(JtÌ ›pàk¸s�ÝìÜÃ_ñƒÄª2%XÖ­'I8Èså×^|.Ó±‘œ¨�	�
ÝÛ†M5xCi×N÷r�¤Zu»V�®Åíjcy#G)ÖZl'ÞK9))o+$˜ÀDrõـߓ^94i�²ÖLš¤é²…èÈÄ-ŽÙAüRc™+fÈž\Ö2f³� ´eg‡….Pë´Èâq»Þ&m¸ìE!�´…\°Á¶pD¸Ã5Y—�+q’@ ”í�a°#»5`›‚!�œ×NAË…U¸iîšÓ58$Œ!Ê`ðv`e̺Jœ%G3©Ë—¢‡m[­.J] R5Þe:á…@¬ëH'Ó8¤É±óR�«±MyÐE�Æ¢X¦+2õ³]%˜¦Aí.^f§®ï9ZfM¡ÇNqû`ç1ÙÙ´=7ó±Íy×¹�s!L$É NàNÙÖÄÒŽ	ù¢’dBcˆäÛ´Ü•¹ÓÃ
 B Àd<&wNA¸»¸!Ì\k«!*Èš‹
+¿I6Ð|çP��?�×X
Q´–é±L N]¯ONwôÙžKÚd•Ÿ]jgjI´Î‰{VíæDLaÚŒ‡]êoïC*ì¶kCF†æm‘4@€iÞX0ahaؤ@ÔrCZw×~R¡Ôm[~�ÊÔEË,M+e`â$V Pµõ;{ƒþ€�oÁÓ¬
ÇFºyà‹ÆçúBHBq"8‰ÅëêBèãsQa°1,oUù#ù`Š~n]ʇâ"
2 ‚+ýñS@’(ûrRä
…7@
H±€V°‡ÀˆH€Åa@¸0“Êx,íJtëÿæÏîUG—µ�_ÁÇŽEœFkÇkþMiAK”f¯<”‘Ä7¢b}p	³V¡­ŒÄSO^eŽÈô�
d	FD�AdÖQ{Ãdhœw‡2ÜJ:r8ÿáD 8õº“÷u~$‰ [@”£dQ*Q€" ,
ƒh[dØÒÄ"„DEQDE
,€²B,¤"ÈÁV9WbË%…!a�Òž9dÿ,ý™�MÙ€‚Ä8h`~S(´D 4Fh…HdÔ€…$É,-€æ\‘dƒC*ʪQ‘dV$ŠÎi,�T‚&Â1Š',Ê&#Qq’Xét‘cýD`¨ŸÓ'U�Î@Aa¸2%x°F>áJQNg|¨ã­Ëi°óÐn8!±M�:BʉK%‚KbƒIDQ4~	$ÿ8µ£ñçLXÓ?…¢Ä6‘ÃÑç¹>nýb„uO;J�è€>»…‚Ð0EX(À…züàQéxPA€ˆ¹£ Æ,aeŒb0`P`Œ�H�"(“ÞIA[…È’©‹�ô´"B “ÖÖÁ<زŒ$2"*$b2	?°ìí	ž}ÿÒ(Ÿ˜üåÑà*  %@ð*˜ú¾`ñÄë$gjÚ@§ê@ÌxäÛR�à	a}ÑdEiã3=°üÚñ…”$‹PÒ¦�„UÀb,E‘VAT”bJ(¢ŸhYn±t
¥‘-´ÿÝu>–k÷$¢~vñó}ˆu÷ÒÁÌ’0%	J˜„DˆÆËoR™NºAÑ
@˜‡-͘Œ ÁˆºˆPB–• iF!}
@—Aƒ'=ò�PØd-’5Mf�v[šÑP´Ìp%H0>cí,#bììÿÞÃãåÃms!*:PìF��3ÊIŸ>¾M-&ØSàoÎLòÑœÊsˆ­{“¿Da¦¸§�çÇ5¼‘ŽÉO×*ALÌÜwø¾áü'íáùÉìö{ÁWþx�èaq°è	ï�®€¶co8©qø¼ÕÚňHlßÝ÷E8åB!0—å{6æè�ÉlûSRÏUñÁyÆþ~I�ŸžØøJ$I Nßd`\
�¥‰¨²Ð8CçŠ&ÖA]_ù‘Q¯´y#ê5”&N~‚Çð:Ô{XXÛöuÊ›6Í� ¯P9Üå!á._ÆITUSêiÌŸ ˆùn	Ù
 iæ‰%U~nÛ[’	Èó\T^Ÿ{‹¾šÍàÁzkrŽ�ILCQÈôꙕɱYÝ1æZñR~·¤È6Ï%le$LÔ3z”lBˆ˜¾Íûâ9óD?D»ÈX‹ýø”

!šŠžø ÿæ(+$Êk!³¤á$¯Ÿÿÿÿÿýÿÿÿÿÿÿÿÿÿÿÿÿè”�Á›
À¤4ÃYï8z>àûg]õð$€½[¯x<‘}î¾(uŽŸm¾÷]nóz©òw¾ š×ÑÛßy³½çѧÓ{îï­HSìÀ9ïÕñ¹eön}óçß}%Šó¸÷Úƒ@o�®úó�öîz5æ¾û{·Þ¹»ÛÞú–î{‹ã>Þ÷ßjöÎíœ}zûÞˉ}}Y`})Ü›Êõ�ôëÞ÷{[|¨»±Þµ»{+�7�éÎ=ï½õÐЧß}îïŸ=ï·ÊáRzO»ß|5CÈ4S­iñïœèÊN«Ðséo®–¯|»î
{{ͳv
ƒ¶ûwhhk
§Ò�m·Z]7Zº5ó{4õÓ¬¾¾'»»Åïn‚-ösØ›[YÃã·
Ö‰åëçÛOwy³ékéꃞÌ×ßxtW®�ì¾ÃÑ\ùš=·Ðè
ä}÷u_è91Ë4âúǤ (_nìÝb5v¸6ÁªVû;¾à§}…v||ÝõôèF�]0Q!GÐËÖ‘ÝõlöYƒ}½ôψ=>�yè>Êè
•÷»ß`
êÇ“|‹ÏkÞvÜê÷½xûŸw®š÷j=>Øûz¸°czúï°îÊ4t
§Téë× 4
ÝÊìÊ>=wšëî»Pé·1ww*Q÷1Û*ƒ
JؾÃè
í€�ß8Þ|�N�€¡ôŠ=лi@7}áÛÇYtÑD>õ*Ø=©};zÌûnø»ÎûïW®ï¾ó}÷jw§\>y÷>îöùÞû:ùk©¯»¹¾ùß^]ê€"r®�·×·Û�]kZRz`dózôº³V}ï¾ß=»>Þ‚…Pª¾Î�ô-däb>¨û½à *¥WÚµ‘R
¡†çÞóÖªãíÐ/·wÐ-ïxT R¯f€hÖµ>Ø@)@ óïÞÎv¾ÔçY@“»ï
Üïc“O»Î’ƒ|¯B�ï²æo‚²‹Ÿ^ôûî{Õ_{�/[mݺuÕwn…Úss¶µ}󎽧Þö¶ç/¯]ùÝu«ÚªÒûÞõßU�ö=ÚÌz÷µ^¸ò×›çÞ�“ÛÝ»»y÷ûlÚ|îtÉw¾û½ÜøCº·Jé6µóÝó¾õa¾ìùÚ×s
›ãq­|û«¹Ï³qžÕÕº�»íï}íÆÞæñÙÚÍØËéžoyç·Ýòößmóîèõ¾išï=b½Ï3O¹ž½F»¹¹vÚÛ{·Â÷Ìêìö嫲¤úcïº÷˜û>û¸ÚÖ®»»3]ó´ì§-.¾f”eEìè;eÛxª¾î½ísîî»®ûs·žêgŸvôu¼õ]Ýï±Öy›1Ûwžàûæد@=ú®ô£ë}žç×}í^¾]xßwƼûï_}íßn¹w®îÚ¾öûÝõç{Þ´¼Kï¾íl×[ï½w”;ÓÐõvÕÕž¼/O^ñóÏ®ùwÝ ½:^ö§{¬s:vìÖ‹Þ¼Ÿg|�6í¯¯g{}}·»TmïqÐ|Y÷»Þwqs׌Ûßs¼ÍÞϽnôùÒ½vÇÞ×¾v²
ÓK¾÷»[<÷ºõqç·½ïq w^o}¨§Ë­
Ù�õç­ðeöÝ×½¾û3Áv íß<ÐD],»sßsvnï�÷Û}öz
ŵÅiÙ>ƒß{ïú
}­
«ï¾ûÝžã­ÂûÛï¯o»½>Žûî÷žC¾:ötz­—|ÍïkÞÞMö}÷Óƒí«®ÝÏ|â…Õë쵶©q£ÓÞû|rC¡UÉC{[z: ï–ª}ìçÕ»«½¬Å|ë·…½Á¦¢î,w½ç«·½=ηlº¾Î9=kMÝkm
 Ð=�o}nò|õ1½twÎ}ç��ÝÀ Ž-Û;îáêöÏ_(ú÷¹îùƒ:
:ÆږΆuï÷«zݽ Zn»V®íPÄPÜ÷ÇÝï²®»�|çÛàr­ö‘y}÷
&óç»o{¯mzœÖÇP³vÝó�vøç@[i»ç©ã]ë}Ù·ÞìñPçݸ
±ÖÞæÛÝ€§f½ì}”úëæÙ÷½Ô­²½nŒë)V¶…+CïaóÜãk"ûµ;מùݼèôß}qqÛw½½W¶ÍM²ÎDïs•>ÙJ(^B°ú×35¤hÜíç6äW¹¯fªöûŒèŽø9el¯_víôîšZ}_3èúç{´×ÛßVù¼yȨ^ïs{My¼‡=ížÔÐ/¶WjÍì燽ÙzÛ7Þ¼}çwÛë
CZ
»¸ªvÝ{g{u¶ÜïŠÌ§<ó�Q=Ìܧ´vnÖîu’FúDzÔm‹·xÏvÔæ×hí»VÄ´kféÏw{=ÏqîÛÞÞ¯;¬.iu¥v°îÑ–¹÷žx²×ÛçÊT÷Ù>pú¶ÈWzÇ®ŸXï¾ØI@
L€
bLš§ˆ˜&F*=”óQåA¡å6§¤y@4Ð	MB	 Ò§ìŠe?HýR{jM'êe
=F� @€
 H$D€LDÂbd!¦Ð"Ÿ¦?MTüš“ôÕ=ªmÔÓÒ{I�Põ=M¨Æ 
£O(!HˆA	�
&!6�OÆS2jz˜ÓU?DõGµM4ö©ä††Aú¦€hD‘„ÈÐ&�&š2SÉ´ªˆÓOÚöŠOÊŸµ$y0!hhi 4"DB
SК2a©‰3@j14£ôhTü4©þ•ê§ê5=@z‡©êz€ùAÙ1£ü1�¶[ýyL›ü™¯ëßçÿwŸöúÿI‡C
Øe¿åΙŽÿ¼$Em†
¸ÔklŽaæGDA¨£$ÈŒŸãk!ï5"_Ä ÿ$¡(Èk¡˜UëPL•Ã" ¢**¨"ª$MJ˜‰¨)ÕŠPi*„ü‰ZaÔÌ’FA‚|"
½ƒK&ðb%ÎpÉME!›J1Æmj4:¢&
}Ÿ»Œþ_åÏnb×åNéí«ñ8–ª‚‰Ár<½âæqWI¡êIS‡¢n!Ëw¨©‚mã8|ÿo]ºd™�/**@´¢.å?ç(
¢.ïJ†J—~ÎiG{•#ˆP:E+;¶Z zœ�™—Cæ=aÒ*Põj¤—›¸¼IîÞjpêç«“	Ö$œjywƳ6D¨Ñ/:y%'Ö¦ocu(
#E!(è}•f1-B” ôa­$Ÿâ°MK’d$o0e'
(©I&²ÈI	–½9�€æ	­a!¬–R 
(HÙ�ƒD¤Ã¹Ài( ‚*™–h ’„1ÌZ
@¨!b™ ¨
%1�¡¦&Èq“$¡Èô 4¢	‹@C"db“ØéE&
Jı.‰GM"²ˆh )ˆ‘)ˆIRH"R©’‘ˆ‘T"FM (¼ðbmÔÓX‚í•É-&!˜Vf š`ZZ‹p��
ª Ž hH“3FXÒhHWp.•BQt$CD$.@)’�	¥Ñ! 7 À;°³F‡
(’"ÉB)¸0L�¥ánC÷MüѨÌÇ4h)Õ’ä¸Àh—üqF@�ðT
â@;˜ÈâÐFi�&ˆÔFA…’ºÖ"á†6x�óm$MËp˜•†Éà—{ÜB4D:&qÙ#:ŠJì)]àÇØê
(±ü¶ñ$€ªÖ@b‡þ‹b¿·ñþ×ù³i¯é‡Ó݉ýDªê
4‘‡«u*¾ÈAŒ�G­!žÃÈÞ\lëñ>‹ÓûÒï(Ýcp’ ’…Cþ£ûžñ3Ó¿Ê€ü-¢5þ_åƒ
ðt¤�\l†×í|>£¯®k©«|ðuÆìŸíw0À`@=Kýš Î1é!¯ÅŒfHeþoó–9i׆óVÝ
Ý)Qþ+ðJÞßPÞØ9ê·êåÇåó_Ÿø1ÿ|îÝ»|NÉÄ£¤! BH1A»[�eþ®XóuÅÞ]ŸÖª)!ì®™<ªŒlq°œ,²VΪŒådUK5ZŽ*õqÆÎpïO­­Æ+9
¹œ1S§7�>ðV¸UU–ÍÞ½Ôå]œ•ew.¢z4éïjéåg¶˜+ ð¥á»o%Ôœµ[
·iÕs¹cq£Ÿ�.è×…•4«y>‹vÿ£§UfË U¢ùÑ=46¼4Û²TÓº¨×Ì#Ÿ5ð…4q{jÂ�[áχ%ÕÆ1—ùí[þNóýPj>O¯Ê"L|C¦dÅ|oò0lÉ«ÂðˆÛbó¥üÌü¬þ†t�>ô-PÄM
	-¬óOÀ$ÌÊXˆ–ˆ*ª	¢Z%ˆ*"™�ªHé+‹4
pã�Ñ0E4M DA%³$„$ÀFÌÈñŒ�†
¢‚$ˆ1œ$ ¡JU‰›¤e4'+„îp¨
ˆ¡‚)JC3€ÑÂAÆ°–ŠvVôf’CS„Òjh©X"i)�)0:`膄Ô`M¼Í
2š ͸ªMTÒ*‚cŽs¬¦‡6šD–T™SK­é²y!…EU1I€ŸÍr!ð¡Ye„‚8É�ÕÞ|ûàü{<^)4-À¹xƒ©]2­U>¦‹ Ñ)–NËHÞCÑ-$/·‰óß«ì¿{YöË	ß�b (›Â0ïŸa§?íœ~:ùsN¾'¯¦ço~žZcÛú
Rˆ"=ä@�$X…0$¡\µ¢”A`D9“µ‚9`¶t¦’Z	©Ì]@hÂÄrÃ3!ÐÐFŠ3LºšÌ0Á()Ñf`h‚´J†D	ˆå…ò³PE@1€ÿÂ@Vðqð“ÍžnÑm¯ó›¿ýþ,\jÂPü~Qa‘¨HjŽZÆH¯Õõ8Ï÷>ƒög:k³åÛoõO032¼s%ˆ5™3*ŽïO~ÕöøáÍ
SQ5Qø¤<³Ê¢ù�ƃ
t&46ðA‹ a™ˆNäA"’I!ø
au©Q�¼Ž5¥WûYåRÎÐ׌>v}mtK¨ÇºË}^øþ{EÃÄŸa†í!».èk°Þ"¤d–LõüTÉwÏû:g¯Ûø>ÌåC®W~ˆí½ÇÖÎ4!
l}±vcc#µ)¹Î™¹7ìŒGùoÛv3Eƒ1Š¶�`ÓÝ-¿04�Œb+â˜Ê	…¡ýÎþÿÒ}àB
üŸG»é“Ãä§ä¹ÓJ™ç¨Õ,걸ͬâõ.õŒc¥«ÙQœaÖ3º¢Ö´øw{�Mk[uKœÝdO–�E¾«{‡‰——Ó[Ä\F±«»¹ûÿ‡íþŸ·ñѽï|qnþ#>®ºêñs3×]u½ç5]»vîOÙ=¹Êº¤›K„ØÖ³.¼p¡Èf=SmQpð¥úóh¬E©<0b´y×�%,ýOJGí=Ô·)žÑ1(Åc9xuÞø²mT5+»ªˆRö,n§çµ#½¿ï…,ÏÓ±ãÚTBLÇš9×”š?{ϵ³jxO:åB=èðWˆc£nF¼÷ˆôôŸ]h0©c�DwïʱK‰†â_Ó(u®Wf0»+évFÙÖz«zÇD^ª/Lem9’c4z°¹wAÏmCqý#lê¶"±‡)¶¨—²t�Ë-u†Æ¶ˆ ÛsêbïÐâ÷ã2®aû87~þÐÇ­ó*ý½
~3‡ÅÎ"aðFË噬s½ã¿¿wÝ|ìöGáOë¸röÐûaéšO&çd(䬃6†çaØè`Öïµ—•®ø_£ºA[WÞá&žŸfHØöBl¼1ã²n‹àé3'c+Ÿ:!tE±‚Æ[5¹ËÀqH©ÑS;ñB
^·,ž×tJmoÕä‰S%®0€Ö¹ü ¤ÅV>ËÜÓàtVå×”qÖâ¡ü òù¿Ø�rf´�Û|Oø!ý|ºŒtï—Xx“‘‚�¢nI‰¶l¬mM69÷}»MÖsa~Òì™|gÎ\rDVÏ~q³å9!öØŸeðGɦ=ÔÿÄÿnvIdG#vd¬¼w rcc1ÞvC4Rk•¸¾ý/±’Ï:ñ#–8òú3*v¢�ôɲ�ëöu0Á
�Ëê [÷aï™CéŸQ"i6ÍÐð­˜,REôÀ7Ú~FI,¥™(*‘£æ£_Ò ®�’¿:"~O–Ó;Æ ±ÑÊ6½»à¶4cÆ1Œ9Úc�9ÎI fót™¼
†&سf$Åv~É:Žk‚a¼n×€‘bþ¹C€ƒØÖN¸A1�PÑ«Œå.°1&Š‰1ĤG�ä
w´É¸*ª ÿÆ�‡C×F7'CB:¨V�¢ —F´¿JT<ÇÓĆÅ	(¨¢ãŽ!:ôà|ÙÇN=ÓÁÍED©½paˆ@Ä;8‰(Í‘G5¶g¼êtã‚MS”§H´\"È&GtlÖÄ*„Š":ÄoÆ|N�Sw³(Ü\ón1‰ÜF;ãc¨X%¢Š"R ¢qÆ–Š(äsy¤„]y§$)JºË‚1—¨fUdÐREI$AŽ˜ÑD�KÕ4F=0Í8”•A[ÌJ($¢@†wM¸È‰"f·	Œ†¬(&&˜ª‚‚�Ù­¸l—¢D]yiÂN’4F€æ�”ÔÁ
$FAa¡¥á`Jé»Îùros1qÌœs›áªhÞ`‰«)Î\OFÍë(ïŒΆ jheò¸ð Ëœq*:r¢U¾:¹[ii°vpÖ„ßH4ÃÆê«¡†¨sÌL‘)Q°ÎpË¢”Ú”)%Ò¥…ÃŽuÁÐa�…%
(ðupuàímm3c¸¨ÖŒƒl@ôX$ŽËé™'bém�ÄÄ3�FGCƘ¨zo¿;øÜÁÉ&°0ÖõV&JxâjTh©Bå‘w„	"�N®$¹ÜTLdÂ�B<·H¢	(@�Œ…5.×HdµÜhÖˆ ¨!�´S½5NŒ45$€J)�)B‰z1ÑÁQ%†Ê2Xx‘Š`
ÛCfµ¨–’IÞG“„•D’$P„ŒJçKßÿ[ŸôF.¹™é´3î+~ÕŒ~?åÿ�ÅïY8Ù®(ŠwÿWüèærû�¸ü:�õÓ�Óã8ÞŽh³%r�c¢¸KCÖ›
áÂüChR«·{Åz‹1w%!pmy½¸|ͳÈkŶ‚ÙÑ�9An1¾…j+aTR*Ä_;zÎqi†á"ü.}õC��ŜïÝah¡ƒž~~±õýò Ž£ì;7´YÙß›óÎ?T»N4öÞ^ø"JÏö�3ýÍêßÈn‰´Qa£¼€à0±ü£3Àâ‘Ú‹"šÐ^¸zwúmá¥	zà×YDŸv:¢È`ÒÙIAÍòk´e0›ÌŽ¨rê¶ò´‘
t&ÚDSs7’t§YV¦pô¶ÀÜzÔ7bmjs”iªŸ-@L÷—2/ºä#ð0q€1¶áF‘º¤»;0iºƒ‚]Ï„ñÅ¥¸.–°Äx¸’5÷b"Èj4›šÕÛ0°ƒ48ôHV+Êé¢~�Ó1Ûá`Z+#
hËH1+0uç
RBÓ8	SO&5¥0ÄÌXfrÆÜ2£›ÈðX§ˆ’Š†êSxr¦¸D»vÒXZ,µ„ØHei¢ÌÓµ._S§E¤UËD`T;]J }Ù-As'<3`ìmA�dEu“êb�°}±Q;à� ()K 8NUEÔbñËõÿAa«Ë°¿d¨û¡AGqÊd†TóÄæ7oë”›ž€“3 ÒìÏúð«öÉä�ï5¶*�¦†6Ó0÷›øÓYVÛOùYìw“ßxlïðØ¢¯†1ÉÅN úóà8aÓ?Ÿv�éÄIJÊ”£<ËÂJ¦¼:ntJè¡üÑÍÜf?Á`ž®™ÝO6g¥ÔIP/‘¨•�¹1’ÕNž.PkN6!¶×§×NŸ¿ÿ­Ï§}tGfÙ>Û×ÆAQã™EÑñÜ|påZ]É!mgˆÈÒpªóYPjA�ŒCq‰A ï#á宕¸äÛ„é‡!³‰ãnQA	3×õšS86éŽc¤n6,ì±bþŒÆ5bupiÕ¢ŠÑe7Ýt»þ>påνrç5
³`ú£%ÖY„ÄDŒ9º-ùüe2BHI¥_´—¦üR|ü|W^ÒwÏx·J©ËÂ׌äú=S½Ù¨L¦Ë¦¶``ûGc’W„UÄáè²�â®Id‘‡¿ÏÍ›ÉÖÿ¹Ø%Á¡o¦S¶8Úm�´Æí…MŽ›æÜñ™QŸrLæ—Ûòu+F4Ea?dÃ2Fš‰3(fzØe­ÖÉÖñÊ«3ÈÄŒ(‹Xq;Þ]ÖŒdÑ›ä ÊhÔú¼
íðâl<óÚÉiºÆJS@´)04�	@P4Pèc!h25?Ͻ›ÂŠˆ¢Š¢;±Èžü
F¡­c“}€F%TÇvQ�Ñ4ÍŒ‡e”U@S,ñ&ID±C@U…TÃx{t²Êš–	"˜ºbcAQÍ5-&¯vt4SDD»Š>	ï�㇞Wy.‘öò¿—û]f¦õÅ�ÇÔ~cš87 $67øðÅh"�Žñ×Ó õ~ow�ŽïšS¤{Áö1í6à0|6A3SLÏý�àDö,¾d ¶éì�·Ë«møßôB·eGÂ=‘4ЀsѦ¿=i†ÓÑ‚šÄÂe÷@ýá¤uŸ–’Kq»äÑ8ÊéTpœ ñû E“ ›ÿçd,Gá°ú\ôáãëãÏ+²ÿW¡�í^j<^d“²uøWuòR…øý>©R+üoä¹û4f¹§§Bû7½èi­FSAþ7c:sü7?jÚ
#-œgkvO‘¸ÔZ±ü&mTÁ^ÖÉÇiqzZ‚läªÁí�ƒ-±¡³r–5Œt¹\5ÔÄÅôkyô¿!¬Ö�ÚÊPé“ã1¾ÑîË°–÷¥®9º7_W-Ï\2É´3Ýœ/áV83)ºJ…t¼j;µ­=Úm�¯³Ïùöãý}h
Ê2	Qcq(þîE·Ññɱ²Â;õ9ë�{ÖëÏŸr³ìÜ06	¸àÜù9
_FÖ,Ô‘Œ†-Çbäu?Çç~¦~$|ü­£Ɔ6—'„{"HΦ‘íè¿ã„fñ±à_yoªTµ
AÎ:ƒ‰À¹áÁv2~üa¦m¤pà�EK§˜œÉ3PŠy8Õ6¥×ðü=Í|ßñuºfÏË™þ¯�<ͱ<:S,þf?}$‘¬dV÷pcEÂvJœ
µ—Su%û²•:\ eu4œeÿdÑ
8�pמR¯>±×ÅVZ. KK ÌÍ…l3oFŸØК~·…dmå[žÙPÇ0eJ´p½±§¬ÑèR>ùkXÐ;”Ÿ	ÝJ’GH9F³÷úÐÐÕír3`96xaùÓ—(ï_·dLÚ�”sê<-Z§eŒQ
ÆÅŒ?\!öüfûNžJùtÅÙè³6K•½v'y�G¯ß®¿U\qa™�ñcÍ#“±°°™/»ßÙªJeÄÅ•LeÝ&=òáä¥6•jw¾$2JÉ2
NT§Óï›8þ;£öùº¡ÉƸ(pÿÒo#�R¯‰†§ÚÝ´=¿ü£S¿�k“[
ÖåíˆJ)�Ó{‡9à8Lw<Ć2áu%·ä¨‰Ø}¥�ùàþ®`2çócJ�ë0œHuôWOLŒkSÁŒ¸�Ñ�Â7k—óŽŸ­ëf*nO9n†×ÆçO>®%¶ˆ.åôÖÊ9iöñÔ£PM‚¯¢ûà`8Á�D	SwQ*ks ¤ž±†·Ÿog¯ÕmÈÛR3L�9[öœöÿÍçf½OLYGêËž+´|Ðn'?9<3´õ•ô�ôóãÉ	Q^M4”j5ì»uÊ—!ø :{1ý^dðŠO/v‹�Çý›éÄ4³0Ãrá}›hä¢ág<%'«5¸\Ññ*,¡ Î�°É½=1ùòþYc t±û¹W’œ�þ6¦{)¯À½ËÔ¶˜ÃË”gx­Œí-P˜ï6æéØ‘Ó³úŒ› £Â8¤fa‚7±½¤¹�c²Þ’g4åKâÇù{‰ÂB(HI#‚cÖ^¾ocÂ	P%�'Z"hñÈ�å?Çb–™ª«`ÏTC[©�u„5Š­ä³ÆWŠ�ç�™Ê߯§¯Œcž˜ø¨€7¾a
ŠÐ¨®Â;(X0C�ëg¨™|;šVjz
Ù˜î%Di`€{ÌGº¦j¤¦»)—Ck)¦mË•5{Ü—>«¾øy>;³¾«V~Dƒ×Óõ~§W¡#T´4”PPQAITÄ�PPÐQTÐP$dF/O¹‡€uòöklû¹åUå´+o•Ó6Ï·tXê<ö’¥=iW™^›»€QNSÇìü¾¼Q�¬xt‚Dy8$ò›³ãç5@âN;ŽmjÛy´ÄZɘK3Ü1N¿!åÏtvò›?{Hè
}#`{ÉbzçéýoÓ~¦9­úŠ¿-ÐxÏÜvYŠ’'öêõ¦ÆŸ‘úì‘�2!â±áâ•9ù;A‚òi•1Ÿ ‘ìrÇ"îÊ43ª§Ó=Æ÷£g´ãÕýx`jÖy�Ï椱8œ£±qè2*fÞq±ù‰Y@Ò¼ü¿
Û³Ét½”çê£|›…\`|¦uý[ÿcg	I_Ñ·²ï߉û¡®“HhÅþôÛù.öÇäÁ·F£Ñ²êêZÊ¢ K™D€(
*…âMÊY:/•‰*k—êøMJ5@�Üîyÿ^ÿ<ŠluE‚>Å(ëi´'ù´š…O~gwô¯ço¡©iÒæÆ/aI„7£—¶G‹7Ô.=ð iß&Óhm$<;½5ÑÏ:‹îOkÝfŠÔ'wLæÆ?Uð›ÅˆR¥	ÂVl®ÕÁS|újÞÚi¾וù`wnŒ<XBCÈý�O_‘ÔÞ4§¦oЈv_f”hŒ†Hiì¶+ù_ê@æóaâ&¥ïB²&Ì2ŸÎ4”Yn©ç¿B<äò›óÔ¼ûç»ÓJ{ýO_/êîã?dâʦǵ=Œ¿cVÆ>ºz[ÖÀ;aº"‹¾âèÛ‚ž6Äçg{íáe3ßpôs}r›&•V›w²S-fá8èE3jšè"u�f™£AÏ­WÉQEå…Þèó¦MröTyZkHækßdæ¿áñ9Tnç‹·ìiÁÙæS�)Øi1
‘”ÛQ¢'=›ª1³¯LC«•îü#b8ž™Ïë :b„�¾=6 ßåu	‘JUñ?é�ñ z–\…ô,¿`†×‘4¾úËŸ#æ!:ýŠsUTwë´·*o1¨…¢‡Ø!)¥‡Hí`"ÁmilX�°…‹IdA(F JÄÀYkœI„§þ?¹ùÀ&ÞR÷ôGòü<¡ôz½,öÓ B²§½ã;ˆÒ­æyÛ~>‡óW´cø;ÿ¼ˆ)™’ºzÇ(ŸÉ¦Õ5™ÄoÁóÎY[!3s«œ:™+[è`›)@:àqÂ:íNøciì÷Uæ06�ha…¨¨IÃvr³îþì´ëÏLÈ5Êúå‚ȲÏO6læxS¼Ë*(ªÈ‘u¼æˆP¢…(Z*†:í³‹´ŒJ`d˜^ä÷‹ÖtR¼/ëÞZZò_”Ž
\b46†×èwy_j½œRj‘§¸{�!äªO÷G˜]`ZÃ×Mã…–¼�½ðêk6‰Æ„
Â
’#‡^8ðÃ.šC8¼g^¾“•;Üq¾^Ü2˜Ë¹œj
Q
µ‹ÃŠgK[Í>æë|pà×Åâ3�ÕÓføãTp‰ÓÖå;)˜!E’ô°ìƒëÞð`_lŸòþµÁ
ø1ß	3$ZV÷—Æ?|§9Cz;ƒy/ã剛Ç^xôÄÆö
½¸øÖ4UªÎÉ}nÙ�Ý€8C	3Äë[¸áGÇyÞîñ�³1ÂI˜ø?Æ6„€HHeíŠíoE¯+Ço³—æ\¶áÑÇ´óå|ËéþÔx½æNLÝׄ~#ï§d’+üŠÊ£ï"ôú|þ-ü°��,Ý«mYòå�_ëëý¹?—ö®â§?–˜þèÕcÂ2c>Í[Ö:øVìº÷¬]Ùå¯ác¡Ì$?#ÊuFFÚ¨­¤âùS¦†˜ã"�m-Ÿ`­Âø'Ñ}6ê�éŒXÁŸô»‚´@h
˜
уRˆ.FXÁË,(£±*L%“”[ñ ºRô:îéÉ€Ä8@aðþ<çê¢ðç’ \•ARheì34AŒ]n›‡3e”"™0‘B?(ßÚÒ‡4ßè矲$´§›"õQõißÛnx6™ÀÜÅL¶9¼]KR;—GVTÛ´½Üñ…ìr‚žÄïN¦½tCGsM1é¶<6„ßkEÛÇÜbCŽŠ3�š-û¢Dfèö UWG¦cð{Ó"?S6#˜œŠô³{•òLÙ
.Û
2Å&%ÉÍù¤i%ÊlŠÓe2õbs y£Š-O$jóôÂrê{ne7Íð›PÉFçÔ¤@‡¦8-αì-dü®Œ†±°&óÆ�÷ð	¤GŽ*¥²Š¾Ûõ²Lý«×ýIדB=uFWõCöjЮڲ,çÇ
SÍôgÁÚÍ­º]Ù'>¯S’/…üÇâGÇZôàæ)�p&5Š©.XŠu"êBáä9‹O5ši›¿ù®hPk?§ÒÕ5E ñxAé{òxEš¥жWC뼬c^ÚØÉıôqú>7ÀŽQJf†÷	�Óµíx™È¦*Sº¥û¦'ÆHðnã>
‡¨&ãø•Uýºä:_�Jô%®o,ʈò'<Ž½Oóú¹´N¦òÉyØ™‡»À—m˜ °`J!Ø%øϽéœØ_tlH˜–Aò>·qj¨"8a¢’û°â5˜½‹Çð_mòfH"Ÿ“œÛú?&^uSÖ|¹U,ëÁé<§/×/{Ï‹VÓožŠã	0ÌÌÌε	àâò[à 7Ž¦«³O›»¾�Í÷¿²«ü£‘5Ÿ‘a Ÿæ…yûè‰œ†Á8Ì�Lv±ï<dèd3¾6cÝðR›J.‰?pÍ®»KüTg�~@ç2„žèµu÷4ݱîžÃô%‰}PP¿3l"t’˜aÌ_e5ítLc)«“U×'¿Ôrb­}òcuä>àغSê§ìy@4÷°ÃÎÑ9k]”áÔ¦�E�<ïõê‰W
ÙÉÕÞ)ÇÆ“2¥ŸhÛé„Lû?%Ž�æY̦8â:Y™EQ““U›1Gö‹×:°@úH…0ºD>_ž_–*�ÇÊT?¶š·}®žÄôH@ë�ÏŠÔ=
LÅðrša³’„ÅB[	íP–AÉBÔ5Øþ%
”$PÔ(;„�’
‰�=vò�_ÄàØ÷².lY{úß7Ëä$�Z{JI—!Áq—´´4¯KA„ºÆÍ“bê…IÚ~$µ`D3�4ä7õ$Ì�|Aë)7°íí£„§…LõÀwŸ;òwóüûËï�\y_/ÅæÎrÚCií÷âXØ
'ß:ÓbA�7DÐ4­
½ƒ¸[ŽÛ9Þö/›Íþ1ç"_¼R.¢Ù2=\ƒTìøýÜ17C¦w!Áƒl`)m¯Ãdð\®è§ŒùûÚwE ÿcSBf½C[ÀŸ†™[,‰ÝÌÁSó?Ö×µ
|Ý	égäöÅöo§Bî¦Ý·EöE±
ë�(ÞÅLC{„Œ‹j-ótöÙ—n¾ÙO(w¾ø¼ÚÊöM½:XjåÀ—‹ºoSTM&I_ôÁ]™Ô³ý=°Ûò8ôXè7ãÊxöœÃéØoz­ß£!$ ”“êsÙGªHr£ÐßãúþY÷u¯ÄwùŸ=&2ú/Öë_�©õ‘{w«'ÏUh¬�“µþ�ÍêöøxMÞ#=ýw×­Ùyóâ1ÍæºÏî§ôÔ@áÇ8…ã÷Þh»gïP¾¾÷Ÿ?�_*íÉèº:[Q‡3Ÿœö}>ñte|·‘ÑÒüóœ×§ßÃ{KÀåä…^Ÿ£¥uŒ—#‡à–c%?”‚?©q6ÇwËG+¢è¸?4ìö¯�z/Ž+�nÎ$Ÿ.ÒÝ´­ªøùòïÃZz3¦3€ôªZXµºÖ׆ÕgŸO“ßßקñR£NšÑîIñ¡‹Øy½”¥ÛÇ„6‹Rù.þ&~›.ඔQ!,‹^W0eÅ—ö.�Å‘!t¸8ˆ´¿ÃÈ0AùëyïÓóv™=rCÄjÈ2Øåã>›&ìÌÁ—ÝOŸæonIuÓ|ŽùK—û¥åææÛøttü'¹,j¥Ë©ÞðbÛz}o
x²ÅÃ'ÚSÉòEân ÷W®0œ«tGm«?ÅÀt{Lû�2Δˬ¤\cb‡t�fÓX°È=À¨K¸æ´m�wÅgÏ™>+áûú¹žñ'yGlÒöSZmvàˆ©ÙP€vÑŽHq%3øñµñ�¾:ax‡íƒD}´¨
¦ø�£AdÏÝ$ PÙ1í'”!S&Šuº`èêeùØpÆwßÞç“€ìã�;5†C0°–¸~O¿ï€Ìü6~?âxBSlh:õ¶¾kÐCÖ7jå„@:‚ó¨�ÙyV
;½~žïá02¡&vA¢Š„7…``!ƒtæfˆÆBÀ¢­\‡ÖÒÁè&ôÆ-�!ÆÛ��Y?§¶Ž7­§%ÜëU‰Z̆�8c„ej ÓD!6�Ç®3R!nŽj8ÀÈÔ‰‰j±¦”ÕÇÒoE®8Ñ…l0˜%F2rR
hQÉXšP#CLŽŒ+$1ÀbIŒ£tl	æëÂÒÇ·²�·Â�œ°¾:?Ž ›àØJ¤<Ñ�Û "%h=…Z‹Xa“(›•WAª(ÖY\ió,`âØèmh±³X8f5A`B°e-M²"(˜"Ž’¤£œa	
2
¸‡6¡!}F"�±µdyâúFfNi¨Š4™" œƒ�ÚADÄàÅvˆ÷‘lsÕ
pøX‰,±µ%ei@DIX0ÝíL‡QensPŒØv'BAÍÇ8gæoM+åññQµùH$‡&&è%<¼|/ŽÐ]W^M[91$¨ý|Qˆ_uDù.ËÎCLÆàÂwPyæ�Ú`êE+ÚYª¡€cfŒpÕ«íªC¿ÇÛœ/Éƃú·Ë[
®°«
Ÿ’èÑÙS-æSê–@¸•˜ÐuD1.cæ†dîÀ>Ü�°’JŸ�ª€¶HÁò(úm)"Î�3ÖQ¸¹æ	_Md>>¿Ï*
½ò¹%Md¨²GK¤pð–[«�ï¾}À­ÄŠÝ‡ àèºGU>Û—‰º|þhòØ’‡­ìzuEE­`f`A³Û�q“ç‹ŸHY¶Ì®*Ï–L½y�|ýyѺ+'
áÙgIÖñµ`P0ÌŠ@¡ÐÐʪ=æZQ(
]"ûõ ½„AÉbcÓŠ¤f
 Æ%Z�-€6“{¶‚_¥šé
iˆ=É©y(`V˜í¬ˆaIÍ!†)àDƒ£ àz½qÕ×Ô9æJš$ÜQL‡±cp,ûLm•é{j¤‘äðÊô�÷ªƒêÚìH}ç‘ú0æN‡�®ƒïEÐÑÍ�«<¡Iª‹fK++##I²2&þµ’m`’Êôè´‰‘Œƒ›¡Xët?U6Û5üßdÖ¨ýþÿ&â~Ï«o0vbcû"'·óEùgWuìäcM¡ž¹+�ÇßY&JÃ÷ÿ,Zù	¿ÁCc?[Ô'Ï#mÃ_ïá"L‹5Ž’L�oéAÎtü½ŸÎ3ùÇøKëóó—øÏ/ŸÉ•|¯2(özºµÁ~ÆÛåWõôt(…½·X ™†L˜ˆÏ€A.yÚ?£ê÷OõKg®Ú�¸ø*T)ÿGù0xã§LÑp‰Ž-l³‰ÊÈUÓBfÚ‰TÞ€¬!¾m4em
�­ô¨eGÓËãã¢ÞÇZ•ò…iïò—a�ú�‰“RA$ß1*\N(Á²Ñá(¹j1�-(9xÄ�oɆr� T~Û’s1&U~»Nfge,QvzfcsKôBÕ*M½Äx#ÖCi­<ÔV•QŽ±¤*˜Êw˜—ÁŸ Þ…ÐÛr�LPŠÚ·‰`/Ô
ŒKD85†1!
Že ¨Á=)a�’êÖé™ZRÜ`D”Dw÷£úö¨<&ˆAŒÙÀl ªóæ5‘$ÃóÛ~2bÐZÞÓx3ÆAwŒÔM½Å|C,c&Æ[NI!›Eš”³EŒ˜Œ.
ˉ'I‚lM1«^;	]r‘
È¢†&(„шg¢ÀÁ»CG‰&µm6Ýr
Í-CmN*„¡]>èɡ龚֢+
é]Á[ˆØëQF!CäyÏBΦÌfó†«lF&ÓFŽfd-ÅUw	ÛmÔw´†iÍ¡<|’$Óc&8š˜`Ðf8ɉ¨œù*‰ª’‘„xR¢­+Fy§É¢Zày�FôkMÇïãZ
&,ÊJ0Î4q¼Ñ€�(Ä-0¤�²u„=¿d\2~Û9l]˜F6(B6ôG~Ö}¸4B+a“·( žX±1w¨Û0„G”¼Cf™ Á
20)€†R`Ð!dP1†‹0çÔßáù¿ .OÓæ8š1Íôð:¢u”èSæ&‘‹úO²…Ô�¤7ÌëñÞ£öbQ¢à´]õËÿ²ç±sb`Ïé	c(°aÀíýÌI£8ñ3ËÕˆ}ÖöýëT&UÛÇË·�Éü�ÅPÌ<‹ì.„ÌÓ‡GS[›£ç\¸¹K%;
9¡¶A�:°ZhZÁ¬îúãÁ×H¹¦—+Pí EÇU­�ß«™:<4{xÉß›À¯×Ñ®Q£ÑíÀQÓ•_x>ÐPN[�|'îe4¤Åäñè`ž»$P™åràKØFeé”F¸h$¹':ì#AÝj:Aìó&Éhå›âøwCß댥Æü>&ŒZ_ºJSzªŒ(œdS)Aù+[À›´Ç•$„%Mðqý	Š=¼ËŠ
�I¦‰âÊMü±½ÄDUDÔE[Ü=øWõ„í Â…è#¤©œ¥†{éÝéÁÚ�€˜Cè)âx5ªÊ±‰Iø
Ý$�é,¡‰’@¥cÉî~k?>nŠ>’+òŠ€‚z@€ƒ±P�¡ŸO¥ñ²ÚÀ/ø^ãnõ¢“æ¯g£HT¼lKà¨oB˜ç'º
õP8/䇳L}¾?'–¨Ñ ¡Û=6D‹¾µ{š³j>c±ÎÌ…G.dÚ™Ø1üŒ�Änÿi”$Fu~o„÷G¾žúy5÷cš‚Ñ'ÑELƒ½œX¨[Ÿe‡À;èȉAÁÁ¿¾�u"ž¥ ¬O¿Ž…«ìب¸ùô}{Ö§ñŠ¸;½pîâó>cÞÜB$‘àzL¼Å¥;ò
ùð÷á!¢êâ{*k…ô£îÉöÀìäL~!B¡YX±ÝÐGø¶ÞAÃL¸ôa2¦?½è¯cQ7�|©¶ob#‹1p~�d‹¢ÌÈ’L…ßBtÏØȆîA*è8~#×8í’zZ›^æ´Bû(
ïÖ�‚بé-
ô{÷Âó6"a°3
@¤hlƒ¨ó“�B¡@Z„ÆB-ù½Ÿx(ût_¹¥F·˜AÔíQé²%_f›Ê�e¤Ãæ�EŒ9^=™�hå?,é4;Ø8ÅšA2ÕóUâðîÿäÿ!õ$D>–QÄ–R¦4AÑ­’¼A¬ ë±Ë`„zëA¿ÁÂÂFJÿV�2ËÆ4!?�4›$?9Dj@¦—Ê=bb:„ΆõïWÝõšÒ|ÿòtu
þ˜ˆ>$âA&Àv°°�.P?å�XELøÝzˆîÇK„3ì‚÷t÷®94;§ٳKêþ÷!Ù�ú;û[IƒòÃù¦äýÿ[ÿÖA,&ç¶úòþxlc]áÛƒªnEäC<›¨ëfjW°V—`ÌÉA„�oð„çèšä‰\$ô@”œúé¤Â°ÉÍZó!ˆÄƨi°Ê •ÇÛÍ0’þ{,\å†
E
ë¸;{†&iÓؾ†EMÌÀ&6œø­

n°ê>b= |ú‹ÙðýßÁΔ¸ òi¬ÿpbFÖž"Ž'ßÏÛèÕsì-§VZåAe}MMA&0õs¡=ü•¨åk΢›-eÚ4!ÒHCõœ«ÝÐ)Ñ�(ûźeA�dX0
€jÖ¿7åGšË!³Âï¶Ì2öRD›"´Â#Óð‚BÚ¹ðÑÏ™b¢ªüU䘒tÂͳ֞Ü_ÑòGI»x Å\.S9ЈÉ)�Ng¾˜QJ¼¡Q¤�D@ÜA/s{‹õÏÔkíÚP®×ó2‚“#A>Ü^à:ws—e:Á5ˆrí‘ç:jUÒªçkÃì'q7Í~¾÷‘€ÖNE
jo@Ñ,ö€�Ô+!ñÈ„›jú�'ˆ—+dÞˆŸð‘1´eí¬q0
¸ë('dÅã!§ôAr;:Ýp{L3x4€Ã[A;.ñ€
<û¸ãÕ2æ7ùK˾ˆãz›¥U×ÊNÒíw‡ƒ¨–”y„ü?§m´êÚVké\ˆÆ/É
ˆEÂéMäea›ƒ-×ß�8‹¯^¶aÎi`1ZhèµvD¨™ÀëÜëjäÍû™x[�¤œ”Ëœ©2 ãÐS
üσèÔð7kŽÊ"GÈÅ´ms.òî |Y¸.n¼^m{9)bQ¡ÂÖLKB“Ha½:Jî-l™ˆ›M^eexL•±Ø¼´Ä�"ï
>ÓúÄÇî�ð´;aå8O=î¼å…Õwµ"€îŽ™î·ÆL‰±d\Ð w×ÑZ�ˆaÎðt
�Ž’ÌaÅ›…[•eWÅåm—¾Ÿ»ìÖßÎÍ3æV5_]û�yåÍ#´Än‹>ú‚º7kh
Aõ^Vy·.¸ÀgÖr.öƒ%监Ìí"ÄÁžDì,Vp5¿�}¿M}úVß›D&¾�Š'm�Z\S¢ÆìnÉ"=wY¡Ü±^Ùï2ÌvvÉÙ#™=ÿœáþ|||t~Pí9·ŸÍìS¤!A@xÆÛÂSRïºÅ¡"Ô9íÞ…ïŒûa2¢¹ƒÊµ1ý8f°r¨·7ÄÆÔ59�*¨8OØQ£;ÿ	”Ñ&ø¼�aelü üœB=+õ5Ôú•.Œ|dŠË”Ï\‰='§ä ©‰Ì‡¥›ÉÈaÓX»–ÄÛˆñŸ,Ë-Ýá·—Ã
ᨺšý#»äÍ¢Š	ç¯Íoð÷XL©ËX½GÖЦ×(vœÿM?/óå¼U¸RWfPÕù7P·IDão\q]­óù¿Û|ñùb-G=ý¥ëÓïç	ˆ¥àG�¿Å#HcM€Æ‡'w­õq	C¥Ê£êzþô¸ô΢i̯lÇ’W’óñƒ¿´þF½dŽE‡Knõ5�5 x3^§åóäèÎ]òè@wÔÔ¿Xn–;¹™wa»ù»0DUˆdpkÍðû\ñ«ËÛêÃÝ׆Œä¸Ó-ÄDDAŽ/Ûí~]o‡ƒˆsŽ8àæ8�ó¾BȈŒiêže’ÌDDDXuEø°+Ï0õE2/$ðûNCL$<K’�5šÊØ¥|u¹C‘B­c×?Å©ûœÇoÏÞr»Zgp8�qWWC‰ÒO.”C®qùŒzfq×Ûö^:-'eóÓv$×@…ªèrÇkQcøè®Åí¿žÓ¶êB�/©2
L‘›!@¸ÔÂ%_èþ?.¯¾ƒØƶ*äœ>]Tw�}5Eàœç\¯0;¡¬dõ`൧¯<(�Îò 8BBŠ	PN¬Û´E¨ âįÙm¯�ÔN% Gqö9 �0E:!õÑ%ÛVVO~EËâšBy¬I+lp?’'0í×Aç(Kä›��ÕŒOY„,¦üPt#R†D3I
¥ëKðç²üxÅ°4(Èù
“
,Ô9	7úû»-° §¸’ÏÒAèW¥)¶àTÊ€×#D'‰ˆÀc†ÓóÓ¬Üe4Y$ã6¥Éõ<Ê>aM°AàLzÁ^žŠ¡
:öà�F§Ù×¾}Â(؈!—ÞïÇ])LYÔ3ðÒnš�3aÀŸðƒÕœdyƒÜy\aØvoáñ䏎þ7=1#Ó�¶×|ÿà $¨ÂH~’¯é2ýʇ#7ºä�^‘ºý¨Ê¶ç-Ñ'r¡7€wA÷Bš�óÿ9©GOÞ!€f(pÙ#�aè04‹ùfSdÿ`삆¿Ó¬:1tq—ˆ·¸ØÙšqGÒÁ½³Xn­Své“œÍh‡?ͼÙÃ#ƒ9)A�fí|M¦YªV›èãÞËk¦àÙƒå×ÓJdxÊqÒR°­>8¼nKe¯lÆjDÎ5c¼Å2CžhºgKÑÖ™’–ÆÓbÞEÎFrã×¹i.3xDÓ+†äf¤$îÌõAàžnóNy§^ÍËÑ>vÜrL¤u¹-ïÑb˜XBù@‡
 ¿pöŸ´×³n·ô¬ÿ1×_Ò-TÒG3ʬ‹/x0èÐæF«—¡qѯÁ3-ã*4ZóÉ`L/¸žgÇeäC
�s½šòÞ®ö|Ö
iûå�ZsÇõ¤›ZBZµåtz§éãCc?l Wg™•ÿ*d†ìŸð
q93ò
æë� ˆÉ�;�èvp¥õº˜˜Ëáÿ6¯{ªº™ÌµÄgV%a{�éÒ·˜@
a Râ*h€PTdVß4;;¾t°yçŽ7Ãêë6/ñ>ˆ/O£/yû_5�_»yL[áþ”lEë¿–ˆø½xruåoì—
ôF{·ê:L´Ètwnå;‹ç@.gGl��ÏѪ*ÐÉ.÷‰ÖÕmKaF¶¸½7Å{5UUUUUUUWNÏ𾇞ܯÛÛü_Ò~?@¨Ã»[®^÷ÃOQè¢0	hñWœ�y­I†Î¿›Ý¤ì‘ÍŸÇñlþßç2�Öê¯ëhŒþ5üñ&¶…,ñsãƒ�é¡ïŠs×oÏfRšºÌÖ¨É�	Óé”ha™Ù=ÎôŽ6	¯_dÁ-Ñç>}Lõé“á£ù;hþé­q(ˆäàÁE”{É:ÁƒQTÙX�ñ�bɇ› Ë�ëQ—‹§ÎcP£X�¿§Ykƒ´ðnü�‡tì
@:¦
÷u
4Ë"ÊD~gx‚añ±ÞT{;>4uÀ·ÝÓå9/ýLÍ1†hûýTþÁï úÛ8_9ë÷¥på÷„ÓMI#Â
ˆ¡ñÃù5½q1"A80PáQ»
*˜’`*Ÿw»û
+¹†AW›òóÁ�(w�ݽ§Œ¼‹s2 &^&#@2�~–0d@‘ÃK™Ã.‚|­¶6×çy·¸öõ€{�.$…L•T�ÌÕ)A˜d¢fcIäƒ>ô˜§¹ôå`zFj~¾k¡àIxF<õÄ`dÞŸ¶Pýnœƒ¤¿o×ÈÃLJÉŒŸê¦ràiƒ‚©X“*)¥<¸ÀÙhã�†¤SLnÀ h¦šÂx&�qƒÄ¦¦ÌS"ƒrœBˆ7®ý›@¡*„¤zÿÒiN;aý‡šŸï?ño'/ÆAàÐxÎwŸèÎ88SÏn…ŽqÉ@+{	ÌÀŸí4&ähTùeÉ•¥BšZiVšE¦�¦•?œ”ä€
M)ÎŒô°8@ÁA\2ž�Nz¿Žÿò1±ŸDsˆz³Þ¸ê–_··œ««aì
ê�è³EâA“～.ÌɆaÙÚûÃê‚"ÀavEc¶¯¯1¼st‰�¸#Yô¶µý5šƒÛÿ$ˆlx·KlƒÞÇ'§Yêõ·¾]Ü”š´è¸)±{-ÞÆ”m®äÞË9í(wj²ÎÔª®ŠE£\_}{úM¶b¦ÝÛ’"ƒ~yÂmmøw†‰Äb¾x(oðéìÿO´ú{û˜¾KuöÖnõ«6e\q´C2Õ@µ
Š¢šºþ:y±S§q;0ÀÁ�èŽk¿míÑPÔßmRSÆÉźû=QÄ"OIå•ß>¯�/‘¬Öà Ê6Uˆa$-/ÒŸ«p	˜8È~Ê“ôjeýÿØQ…ݬ‘¸?‡ÅèÒQh4«U('3$^ÂT$8ß—äÝ1íû·ßîv«ÚuŒ'YŒ&3<oæñ¿�žE>�³ÖêI8È$˹»kª·"%³ŸTÐ,»a9GÕj	–Y(Û±—
Øï6úЋnÖ†:Á@a™šûìÛ¯TÍùQ6`¥úX…F¯Üæ¢<ŠëÉáãméG•	‹º¬ñ7_-yö½Š§¬“ÃIÏoÓô}þÝqüú x·	L
(bÎnBàþµŠh¢»ðöÎL´ÔdGmoñ1mß]i	ü>ˆU¬‰½¾�wAÉ柷e{\Û¡õÊJ¡óR¥¼ÎtSxdÆÙ(+Gŧù¢)
ÃEf–%ŠÓ‡
(3c{ævqñ¿�§£¤Õ¦³nYàݘDø“Leªt°×‡Ç”`Ô{
c³7Á“ŽŸÂ$R´‹°SÎÓÔh¤©•D1g1ž"þÉ#ÆEùÈÄêõx¿ÇúúXíjjVTÎ`õ€a[
OâÇÅõÀ‡ ùÏçè(_¡OëN±tˆž¨Ý¥=±å#¿°°ù4 ¨HÍ!OÏæÖ§CK/o²~‹3bdfÀ|éþ! eÜ{sK¦�M­lª‰z7ù»Š;•ë_ÛA矿ÊŒˆ]�#mfzûÀô`ù
Nß™÷f¤É’”œÚ`@¦k‘€ïì*¤”ØóPRÁ/Ë\Lx³l-!‹Éïkcv•ü$È�ã¢
¨Ú@Íá}fÈÑí¤
M„êqcÍ0!1ƒY
]ó¨Ü1­­À€êg¼>Ðêî�ø‡ÚpH$€¨ >0ˆL(
ÂÌA�¼íágáþ´sîDô7¦ø1ȃS
Ê
HòJÃì,*ãÊC´�>°9øÄÖQæ
uyÓ@r½0ÄÈÅw’Š(¹ríÛ”ÓL9G	Ň’=Ÿ/ÝOaiުŻqŠ²è’³n •M`ØÆ«¨2Œ°©›ï×ó]Åc5’¶»*g¤¿7”î«y0Q
2?’ýx?U´F!¾S9¤¸Äù�y°r±èä’QÉF[,ó¹¦Úµ{øg°Þ­¨ˆhÑ­
¼�¦‰²Ñ‘
4”LÖS°‰´®Úê^jêÙ·U•C³u--V;¡vŸqY]ð?.ôÕ¤Bw„óßãôƳŸoÂ}Ò0aÁ‡qÀbƒ´<�Ä v�D,QC@œ$­7š
ÆãyÊq&rŒPÇ1‰£F�4hècæ9 Ñ£F�œŸ0èè(8€�w98‡ˆÁ‹Ùc±òcs]Xm`£ mF£Q¨Ôj4Ê‚‚‚‚ƒY¬¬¤¤¤¤¤¤°6lÈdÉ“&M›:8’D@â6<àv…Ãøç=˜-èn/vÖ§ÅâeÁ€S\m]3Ÿ`dcâIvîËnÙÄãó¤—Ë]{Îýfüæ²Ý•ue]°;µ��rÅ eaïQP/º sÐGe�¦\À��“é¼ýü¾™Æ¸,}u˜nÓLˆÿryùñî6Ì¡Ã0wG›)ck4aœFC2~­kŒŽÉ±SÑ¥û'(•S¢7�!¨œÉDz¦^ÀÇã¼¥4ÊG¤>`vs"h¸LÇYa#)–‘UÈ™‘{35E\ÛT‚¦�b€¡}&q)!œŸÃñ�…u>;ecÈñ‰)Aa|þ\úN†\¡¯\¿#‘¶.<…ôsfY$_b8‘�"pÕ2ÍÀ£|(°M˜qZmóz(¤FÉg@OÀÌz³re¾03ö.¼%¡.XA˜ÐWI3\ûIÂ×z2_†ã4Î"ùðú%ñäáŽ{ø¼A®¤&GÌ„¸�G.±ðæ¦E
ÌÿÔj™(òoÒ¡²/XfÕ(™imñ•FS¦à×›J4½ 7.q dÌ¢`:6=ý#²À6`<Éc-¶(-É@(úüìéýu6võ~¼$Zu0ß)ÐC—Poµàõ5§'M>Qèb(DªhA†’DCeÇ;
ÊQ7VpÂkÓiYà‡)n»Ÿ‡¦•öåµ'jC�¾h9~­¶@}²ÇY¡£ƒje³FÜ©(™¯ ' º»Çòù½5ÄF¦1™šj~ú‹8€c?
`žúØ4ƒ�®€÷-0|ñ+4ÕœˆNºWpâTòáÕËê°íŒ\L¢nSë³

(tЙÖ™vXÔeš_7§œÙnæ�’x�Ò2ìR¸^\teV©,=K˜·"Q…H	O\Õ¬!ÃMé‡9Å7Á98Š2jÊõšw”r>¿IzЛ€ü£ˆ¤24-ßÝ(Wî¦3çx1¶¦jOÑýBÚjyÌý™™šŸ³/‡çS%4ëÄ°>Ú~S{ènÅŸQÙM.ú4{À°þê´Hoi‹9€ÇÜkCí«÷ÃoÄ5^“[¤XÀ«chÓ§¨
�“]�½›˜“~gcAAÐÿCþx…pFhÃNÎ¥ýsÜ¡ÕŒN¸n·�Öhëñä·ßÂ.Š;&Ðú!e‰Ä¹yZþÝ’»?³¤õé…ÝŽV©$’F©ô°|Â.8®ÿCM�K™ž–uó 8½©rS‹ÓÕí`q‰ó”º²ûAÓ$(_ñh'‘*R2d�˜A7Cך¸>çÜ™Ôvù_]¾Z?Ö¡ü¨˜×}

o•‘å-áÉ.¯ã¢®‘�_—C}rÝ#.^úôÊË‚t7t¼o0¥�³ÄÝõ=~›J€¸¢0¼½Ö[lüßoÙí1	é_ªöôªºv™Þ=±xõ|¦øKŸbƧÇDÂ…†×�Oá·Õê)_�B4ypÙ}ÜÁÑûÈ–DPùè)sÊmsh,Fð†èd!1<AâÝUKš@ðçx)4Ü|�ù{a7ðåë6AÖ2Bï£HCû-wwwxM»£7??·Y3p××=ñJ‡dVAQÖ
q3vêã·^ÁuNôÈ
ê—ißdÚD¥¨³�¯˜
{í¯JdÉ‘¡‡¨€ó±Oëˆ/ѾšN4m·}°¹`9 pþ,‚šN¯Ó?y$Ï–:¹aoy[h„aÞAE§—ÉÜB8îprn–ߦ
£æ�Œ
xÌMUPµòÈü°(tùýŸ…~N©òB{Í)Ù˜Zψ®
	¤LÃTݾXÄ­(=[ögu §ª%ôû¯Ë§ˆ²ì°ÝP%T)hZ�t¨HÆé–ú¦î€+
UNŽ·p´7h�±¡;àÙÙi¤¾/6* Ö½®–}ŠÓ Š Œþª¾‹VtX&¡¿K�ìÕò²f/‹²›7}5ú9Þ”¤W„|ÇÍ|£÷EÃ]WpÙ~EyüÍ~sT¬"ìÍxì®ßˆ(‡{-=ê
6õ­HûÀÅ_¹ÿÿR;�ÕkŒWÕr6iD¾OÖ}dÍdwQϳŠR òH»°èK
¨'HŽôÉ$�b¨WmÔ“oFeÞ�Lo°6p×ëkåÍ:an¨0!+B•¥‚[Ëô¸ï�ªf&=
¸>_ãêá>=S±h 	Mj†ˆ*ìƒÙøhĈÏqô7ðã@†Öµ|þ"„ $0U½„âø~+'»æí±è3ìFŸaá6.õîø6ÊÐRSŽUüçøŽ†Ï)ZJê@d!Q~?„>(EH¯³Ü|­U~¯Š/IÐÊÏ–›¼v¦‡5mB:ÒtåWæˉæ‡T#	;zÏYíï–¦@jùÄõê¿°1µ±
#®Á}TP�xbUÅ>ñA~¿£G2àHO%'é_zôpøAÉã6!÷ ‡´–Ç´2Pbcub~¿Ò|„ø±¬d�ݹmašæÚÀN-ñó;Aþ˜�ã÷sÑÑ>è/d¿Ï×ó7“Îz'y–¿‘ôjkõ<·!‹/q6¦$ÞiÜn:«¸Eg9¶iø
îè¡vL›{{;m�ʺp!’žÕì_äþMŒ›Š(�}ÿ†ý"‡qôÏÅTHYù*ë¦ç¹’¨V�¦>û<¡õ­}_5À.ezàÉ Ï¾BJc«è<K™=]5óçâÊ误/JÞ)+µ¸ÌÖ¯#&þDt°ˆóŒ�E×>®er¯ÉÎãç‡PCDYðìAŸí¥{aÒ_µ¯ÖÅußí–
	öùáûâ„‹C�$7òëN´k­ðx¹UVõÏÄ5³ôÌÞLaÇ梧‹4É•"‘í’
	…•Pbfß·ô”üÒÏäºÎk¿?Õ>L<‡;‹ŽŒÄº™)2Õš*¦G°fíÐ
Ï*—“i!Çï—W½ÏFûБݿË
!&
žiʪªªª¾;*ª*ª¥=½«êµšZ½øÒt6g}``‘°vf.O¸‹d@dˉ	×hœÃ_ÕcTF´’O`½X¬s€#žøûb!¨‡²« ~¸‡žx¹ƒ·ŠédØùý–_]
BD*`'ÖL”"�h€\ùsÛÆæø¿)gFú(v!P—u¹_Œ¢¾Ã
úX�Ñ×ø-Í˽ºøÃjd*”"^0yPËüËë^»q"¡ðzLKvL=7ñÈð9X‹ýý'è;ÊM€Ã¤ p€Æ¤ ¹RÄHMü=ž®éý3ïŠa¼±‚øꜵÊüüiq1²÷�1q1y¸„!~Euc“h¼ÿ^퉀Ÿaæð›¯<úzï—~²Ü<¸nùS
îevfÉN£C¬}Ùò9/:é�/åQ«I™ø HTJùåX“«Cô–¦:87û/ð~¼×0ŠHÁÎô3\†;Òe‰>äÚ@ÊÍþúÒÒ¢Õ� ©áÌÏŽ¬ÆN2IX||yê‘0ÏQÛI¬¿ç YtM­ôz~«öõVÐá¯UðD<Ã
!ŽîÌWéËOå4Ž�ÉBT´3øO%õ~jì¼ÀµŽ}¢vdĆ˜3�I�½¹ÃËùì×~˜‘ÖΨ!žä·}¬$dÜžîï:Ïyè@Olᄼ¿ß×ßñ€þtoû‘…ÿAôêÍR†sh›©ÖÖ%�Š*C�Ë®èˆ#/ÑŽƒÇS®kã�PWC6[¹?N9&Sy*H!B*¯˜“ÁG?5RŽ�/‡f�‰2©�–ö"7�ò@ßGÆ+p$SÛ4�ÿºi‰ú<ïšWƒ¾EPé‹FÉRX�ÃÇŽˆÍÿmÿ'æb?voHÆÇÊGÇø~5‡“†	û6f–!–hyXM(¤®Á¸bzDQ�FuÏOÙ°CT“‹,w¨0xÙ©è—À¿”Æ2m:9w‡>i¼~ÃàC#õ,

?“»¼{ºwÄ•l«Á™ÀÃ(5ZáÉs“ÐU¦
Ó©Ž€ÓZžsUœsä&®E”³r#xï- PüŠÑ>Ý‚	È'ìmûü:íð!œz0¹øMtاc9!c„­Þ1R}#×cÜ](?mTßÚ'Ôz|«è7¸.çc÷!àïJ”jCSbË,¢Äù„$òT†¡:&5¬‰þ_«X›[ÆSûÆNíÂU—wOúoŸwÂPwDο12»�ì!¹û¾ÿå
È}ÏÉZšÝÿ_sf2RРRÀ
ê­ÔšŠæðõvh®†œËãáÝ GkL£KW¢¶¾†Ve*üÍÕGœÃŠ^Sµx�ËÜÃÕÞ+ˆkß{½¦`œAiÝž‰âªoN`PTº¾Ô}‚>Ö÷þþ
[Ø5ÑIT\0ÿ-|p¯BéèDFa†étyÏ4®Ž’¿³‰¸Õ�ϳŽ¸y´£bãéHµkªˆãmïSÕ«H”$öNÖ{úò-ø3FÒöÁ‹j躱cëG+‰Ì5SYOÜå0£Þ;„X:@R0+j†¼.ÃR¢»ý™é]†u÷}°®¼¾joÔÔZ7(P9u¸EQ“øù	eÆØ*1)-•/t.ƒÖÏ&|�‰é‰Iò“4�ÇKo—œ£rOÙ–5Bˆ¼'{!­o„ŸÒ0Ã
T–ÐÃòYÊùBJll×J”5ÂÌé¦lG²p…“tƒ‹X2²÷ÃàTv}›þøøïèñêËwmzeÛ¥,ÒÅ’û1XêÔàìË…Ý×ëøü.mž•ô—;ùßøˆr�u‹†l§±�ŪV¨
>»«é”Zd @sÔÓiý=ÐûZª•~¬N•ÖA7Ï.wöãkí5óÜ¡á�(m¾˜2¸œp¶7Ò€ÓÓ…tÊë®(*ÂóÅîü¯¶Û¡Ùòv�çkjaü*ævÑ	B(àÅÇ.º8Tç±ßn{ãaa¾Ã×ñ•�Goøo¿Åçä``}…�v�rGBØ‹8úùèñê|6™bã¿DÜ_6©y¹#5n�)!ª¿L°9Á)„pwwQ^ˆQA»Å~±ö}Ó;ȘÌ=û§.F	ü‡½ý1ØÇ&­'åA4’`JÅ; FM¾Ñ}G”¤ßª©œ•Cš@ר¡�álâdä=,B4£E—š‹‰(Já0Úc›Âµáe;UÔ“Ú¯�ü�¤•È6ŠÎÅ£3káz¯yKQY¹‘"’º¾IŠÎ*(û<¾êmÊ„scpf²g|ŽNÑY¾ˆN}ï�A¯€üØß³k¡ã<{A!û+öÔ\(æIùŒQ• i”Zjß«û3Ðq§vp^…&–å4[yA(}*F,ržÕ2©M+ff—>œtÞSwDÃe»éŒ·õY©™Ž¹ý;ðºÆSȦCoe±™�Žœ¹lŸc	À£TbŸh¾¡�²¸‹
o¡ØrÝrs–SŸÖÅþÜýZ…xaÛ¬ˆm/]þŸõ¼ÚÃ[àý­ÍåôÓŽ8µ�˜r댌²I«ŒQ�&<�·,JKSVUc̨D¸;»§·tÑsürøw\¹"+¼y¡Îô¿jjñc¿ñ|>ï~eÓ¡åî=}åtDöNFM{Ý5¸øýj½Û¥gmZù^Æ^ÄÛcói–p‘ddd‘áÿˆ%Z9¡’«]·ÂqûŒu
8GTh)�aZiI£@rßy‚(>¦==.‡dëÓ®šÉ‡ØÂ<öê]_
/lssE&}*Ñ³ïƒ0zÚu$áN½ŽŸIInÖ‰'�ßÑI¹öûç+mzÏq¡LGŒÂuRÃ1Œ-Ïo¡z)ùTÔcOgŸA¦~V�ú©²�6m¥Ì×YI¶’ûc)9‘ÐÀ‹m§2Ê×"õD¥¾½¥WSf½·È5	­÷$T²V4`œò5u9vº™o`S#ƒžFÝXWÑhYuß-‚°ÉÚ“®›Ãíø—ÒïçwTNI~Pã
0öÔ>’[ÃÒ{=_OÓE£Ã,Ê*Ó½}£¬n’Lf“7
±èÒKm
*OäÎÙ�*©;ˆF�þ+4KE¶‚”Ký)	Y"ÓW�Ä-2týøÕ3¶{~Üþ.6mÞÔB®ûê5k¢�¦f4wŽ)—,‡ÜÊeà"‘áÃH(¤:¥çÒ�¿q¶|
Ý!ÕÄï ¡aøßÈ`qÏ�‚ìR(ABF¯®8µ(÷Ñ[�ÕŒZÁ?„×—›mùE¯ãm�¡²“·'ePPØúÈøIÆÊYWæ¦!qöPG›óièÈ»E´É¢Ž|‰Öú ÖÃ43 ŠiPÚëœç=qTãl0¢-{4óôÆ>ï]V�o]ÁŠ`z�ç…>oÑÁV$òª’–güå—Òi¡-zê–�Õ\Z%¸òeL
’°ú»ó뙎k‚wC(ø=÷ùxÎÓµy½ÑÐz"?ÐaæZä0J“áâÚ`M‰€ËEvÐtÄ40
™„Þ©7ÃóbákÍPZŶÙ�‹‹+ÙØfH eºë?«q(´,õ›‡v™§(Œ;¸òÌäïÕó7Éœ.­ó«’ÎßÒ9ås“¹¾+�öïïúƒƒq´BhçºßÜ~îý¡%Ø‹Ž>xGÂ=#­X!7í �¶ã³7ŠýßhîG/QA\1<þ.¥6ßaÏ¢åt4ê¯�ÔòÕt¼Ø_éŒiÂ}9Û}5¹`âçÊ9Xôi KØG ös3»”2l/y\“oA]:šA#™>5Ÿã’†wÈɨ{7C«Ä·$˜8Ôþ�h¶–ãÁØå£QʤŅ(%OÊrÝVç+f÷8ð´øMÚ:9Ï”§éúq?ªYf3…¤X¾WO©š€'FªEƒuf˜e2gŠàêCv{oóòO‡Të’9秳¡žÓ£ÞvYTX$ƒ	
™`áÁv¸›õ¿Þ,|5W“®ž�:êx
¦@©ô]•¦ì ¼E„=(›Ø£¡T8¦È&]a(x{Ææ"HCËéÑ@þ¯ÛHÎîêa¯±�QÇg³ŸSG¨§‘|×Ô¼²18K(¨=°Kã»G>iGKPåp+8TãL�AÅ"2”Š£ì˜­¾vvЊ2‰˜ÖFîôY)ÜÕ¡ld“â¸yÜZ‰gmmNM8Qñ­.ÂCÏŒ^ÒE¬ôžŒtö�@¨cŽ­Äó;~D6¾ÒºwTW(áµ;ˆ Õj¾O¦åÞ,Ës~¶þx‚h:3ÇÞöS("Ku’’¼Z�Ì�SUg£4‚›R/r¢�¦ü›[É °Û‚AfÚÿ4Ò
-ôW�’hPVQ“šMÞ´„JºŠ¸,¾‹¥òš!«mI›.Êh1òúV«ˆÃæð+÷�[M¨ó
$´äîÊá�l;p3YZ´jv§eÁ€sºû 6ž«�aª”p©7\ÌtÓ0Ôh2É’d­'D–¬+£µjW|ÛÇbNÌÒ)–>¶:o5Õ“uË_Û#•p�0ìÌÃ:]”7gÉyt³0Ã
‰Âb6�™2
6hךègdÔÇŒh�±©­ÍÝQ1¯l	²74ƒ¡‹É¬H‹³×ù	©þ–`‰d-�UN™¬Ü3kÜlG.ãæãÖ�ïj[ݽŘOæãò‡izé8KzûYÌkHõNî±èYš˜o`­¯ä ûùÆý5îÅÝÝØf70Ê0XÕ¦�ÌÒ	i¢1H&0í#|[éßbŠµS¢Çµ³9ñ­’2x–ÙƒÞ×Ý&P“µ-gçª&»ºÌ£U—¾ˆ¨4D\Žç×RÔÈ›-|†5øQe;c¯çÖTb}¶rrÝwžÌ˜Æ.îÕçQYþŽP1_ÝÆ•|4Û}-´�R±ü”΂±Âe�'ŠDš®J;ÄútÅAƒ)ðÑ#+H"¡�¾Â½‚€VÚGÝÎMtüOйrvAì½Ð(òxç¨pŒ�Ó¡¦¥‹^¾iÞš©0ðÌîÖH�µ?97ÆàʉdjÉJCô²áLȉ¬á,ÓÉÍ×*o˜êg%’…Z¼µ*ŽòUäÒ’íh(¨·3W£
$íÈ {ü…^VÛo"‹@f_¡Œ>3å]æˆa°Úg†]C*ç�‹Þx�HÑ@ïå
fËÕæø[DLðƒ…þï5ÿ/óÙòÑuk±¹m}f4Äv•à0VÉéù«ÛàlÈ…'å£^ùŽ‹*Ɉ�N]ؾ�véÈT¾þ�¸�‹îj:Õ™èê‘ÚŸšÕ‘–¶žˆ�E'Ïß¹é?Avýqä¡ÅA’€±ÆÁ¨(µû¶ªwÐbú*S×ï•Ñê£IÈXÃ6u¯ÛÄVÕ?‘ïüç‘ò#Ï&3‡géMqûYƒw‰¥€4DÙbï?¶›8S†ñë£E÷ÂQ¨’ÑÌÅÒßå1-L½>_iŸkøëY%´�ÄAoRAã€ü=•±3y_Er¤°µkd5©^]èáÍä1µ+ExgKTEUUUUUTUDUQQ53SUTÅUDDUW§Ï\ïuôÙB¥DY3UUUUUUUUTUUUUTEUDU•Vfez|àð3ÇÉ]þ€¦Š#„QK™ò0Quv0èÞµäU?�Ò•ƒBÙ:iñÖI°âŽvÔÀ+¦¤“ê zc!ÎàÔÈ.S§ŸNZÙ{‘Æ£r ¥)Ñ×ÈD‘ +¼üÇ…ú!»k@*·Zóä_wÔ´†ÌBÍTØݱ³ª=S¼&l¹(o›ŽÉê.?;3=øéÔg­VmÐhÉèH
E¤˜Èl¡°äôbÖSßsÏó¾Š=-Úñ:~(%ðP+LclÞ@mCFÈÃDb€=Tjœ§Dª¡4Æ='@t~mEó¶ÇùŸf¬ùmûO§Þ9Ôü>®×íü­]x=û}äïÓÞÛ(_jt’I$’%z;Ât�ÞŸ~Dd÷öÏY‹eÍ@ücÑçxû©Ýúê_rÕÕcŒdÜ|i¯ß}DcTa°mtS|ìf„*7xHa€
›@Ú½±T¤>=Áq¹"²ÛMºA²îPÇ×[®”‰ð�­·àã+•KÜæ^õ¡šaÄ~¾[{K�uÛy¼âu0’’HGÝI©¼Ç_Ô&^Ø…G檒M¢~ÒÆE|¦AæY	˜�(ˆ@ç1)‚B©B#Øa]OÎú5¾OuÉ
YcîËÙ<Æ5Ú.ò”6ëÐñÛ¦:B¨*5RíþbÑ®èCôÛ®&ÏEÕ6!aª21¯W“ªØÇIJP5ÑDSkt`ÌÓìrʨê±Å#ãìjcèÌKê®Þ?ÂððöùÝ'�ϧegšæI«ûh¢ä÷;½•Ó!Ù¼aFì*UI
cêO
ØdE2Ú÷ìÒWSyD#BŒˆiN3¶ïΡ¨jòj¹xì±p¯
ô*'¼<ÆÿÃt³‡ƒ~fûÒ±sËO+%ãóV%Š÷öŽöklóêîiÞ*‹M¡‚&S¿¬MצZŸ+œà÷Z@çw…ü\Æ0ØGä€OÔs¤í9[ÜN¯2üNså´ð&CU­ÏaÂ׿¡êh–_5‰ÖÓsïü=Ÿ·t§C¿0=qˆA™�£CIy;³òæ¥)3<èÏ´ YIp⺇8^ýÃ…ln$ç¥FXw°ÍM=÷¼lO„±€‚Ù§Œ(«ÕLub50»M¯iOç ¿%¦iäñ¾ú*ª›Õ³~zI­»	h‡%œÆsì"zŠ’6”IâŒ:¢>¹V1A-yÚ9¡Ît÷¹Jêb:�BbýÌæ]Þ6Ã�«÷¶¯•`‘RÞø¦H¹YŠ•…éCfì·g'¸a®1µku	†r@äL:%‰sb°câïñÎy­[ef­gä>
¾Wvˈ¼emvĉD^Ö†ÇâÛ‰�	Ôeò¡Špù/høqfƒ³4[¢3re¤ÙËd9vüû¶*&:¡¾JNI?ÝÒ™!šŒµCÂvÂ…øG‚h«¹Š¨‰“jÚzá�t\f¤Pרì×'¦Q’†‚KZÒ)Fnú×>:*¯õã—U’ÂÁ�áEÒÊöž¨ç¶šh�oš_x™. søw9ñžàqT9GGö=U|¿˜|CžòlÛ(Ѽb?à´¿ru'™}kп�z‡xÅø¯zb!üCä¼Ö—!ºÙz—E¥þåí*Øò_‚ã¡s¹í_Þ´=ë޻׸ϨãX†Å‹àq\˘ê½÷ú¶ôû<=}ËñÇæ÷RŽpŽxäÕ7ø¥Ù*gá%
_tóàeW@w•�+.£kû¨£Êhsœñ§ï	cÀv0G=	i\bf_œ
Áä9X;؇Š‚º…Š³íJãx¸M2l¶˜É «/ßž:äÃ1…ëìMŠŸ)Þ~бhÏ+"Ba›;•ž¸-«5>÷ºš>:}|
�V˜Û·²säÓQs`Ëu—µÑ�àETÔÇÀ¢™TÇ@,ozƒ¯¬,2G,aƒ�Zî™t;	BHžŽ²–1	¿Wn·®_]8õoá×AÀ¹š
«C
ø™X£¬ÎÍž/sdÎØxVÌÌÍ}‚ój±²‰‘ÏD\ñ@�D¬´‹ŒH È¦4:‘FŸfY˜~:�ä¦è3߶m N†Œ"ÉDÚúÕiNè,	7�ÐPp£¶Öi?[q¦hÐA}ŒuÞ+sm_4
•430^˜ó�5-„e¾>[t–ÛeÜ{åTÎSɉæSÓ¼ó”1™‚±IiD>†�
5-KGM4ú·i™g)/¸ëÏ®a°,¡›ð`‘351DÆÎGɳõÂÊèîÓ„¡Ë|DÄYŽÓ²±‰’3׶�@ѳ§—áÌx-3Ê/§z`Gï9Ì¥ÆoìcA6Þ²m	�¬­a™¶Ý¹Vù<µ¼öv}vÆ,ͪRff¦ý·rã“1²^ÍŽ0[†º»~l¹å�Û¼õ>ç||!2T®ï“j;ŸÀñkš�åj['§.»{=ÿ¸>÷È?-øÏ’ž¨#pÕP9¡¼mHPØ
¬¨ýÔNžP	YØÀGÙß°zyïëð�¿èíÙåFídág95ï{3k¡Äã¯T8΋@dN‰ÝñÆi�YßEñ/•‹ÊØfPÇ9[@3y³mÚ³¬œ=»=¤ÍkU±eChack¾±«×£‹ÆcÚÕi#o¾OW±»LöòøóП£ògÙnB½Éàô¹‘˜zqJ½å<ùÁ€‰ùüþ¯"Ý|á�3Ö!š„ÅD=»òœþ9®k�€¿’òV†¥GÌMÂҟÄè­™ŠÚUm(ýT„²9:MlS¦†„¨1�œÕnqÄÊÌtN¶ýU öáS©©4©&Šˆ.¨z(u6g ±b!*
ü색PQæŸ'di7ÆOés3HˆpŒ˜2ƒ,Û8¦´–~ã)IS*t­áCœÄÓ0S‘ÇTQ+ó¬öæ¢Î6ˆ{o®&eù3–(.鿦üá#\#„ä}w_�¸n¡dos‡‹Z{Õ4ÅÖP¶äRt`VÉ$Ój˜ûbÙ—©ŒbçSCÐYÔÜ(ùyž�TÝÍŽ=ƒLM¡ �(J!Š}‡S¶›óám£¥¨�½´Ú·S”©“©R–pO¢:W¤Õ2Ø–š•]ÕIíÀŸ#=Û±ÉwÆN|gòq�æÅB‰U&¾­ïN¹y¨:JÂÁyzŽzþ9pѳ"ìEa­‚$TŸÑ˜sÆà܆6Ó¶E®0×B0ŽC˜1žF«ªéOµ˜·c–Ω9S»Â‰B3‰hÇ:m�Ñ>=~Ù+ðÆÿ:‹/É¢÷7‹üz³½£6ffô¸`»
ð‡¦lnÅ`Q訹‚@¬JóÕÑ"©Xø%Æǃ!(ø}Àþÿžµå˜m›ì”œ´qIA龦Y†`z·*`úö³Øw×Ù
-û*�;ÀÒúwfïPÜ rGÐŽ±aUºj�ÛZÜÕ\æªÔÖ$½ÄÈ#aDH3“¾$´lÇÖÄ:yñ�
-׊¢z÷ѳ²Åv‘Ùúm	$H(†ý2JßÕ#adúË’äÑ®Q¶‚±®Î{<~²‚ˆÓ¥ü\´¶‰Û®’¾z˶=Ä}D18ºªí�ô0‹,
c T„rÅ©'»ÊûX.ðç�o»;	ú©-æ’–óG6ì¿‘çªGŸŽ÷•äÑC
KÁ‹ò�¡¡µ9Ú
¢dtHÜv]ðƒ/ò½t8ó=ô½ø)uâðr/†áÆ(MëÃú}zëØ•&OØÊû¼ú“¢Ð‰cWU�ž7Vå=e¹Z×*oª�G¿�ó-ÙA5iåÃ&Oñ©âlÖcÆ�DõJŒÖ¯²TœžL„߬uªÏ²†“¹†òlr «“úaªdd¸2¸ÖæĨd¯�{Söm³h.Miq³£:Làtà”!YÁÐM÷Æ4Ý8DÄ�îdÙ²4JJŒ=1…OZ÷ÈÊ¿‘òòþ œëÑ=F«³cF˜º¨� �„”¼%:Ö*x—vÑ•twÈ}¡ò0Èo#cÚÅ“;Ña€
�Õ�ÕØtοʎXm•Õ…Eñ‡Š1'g0YŽ‚9£Þ{‡ wL¦Ç?¯¬�q£[h¦
`Ü—ƒ
,
:Ø¢ðcpsmÃ0!€üè÷K®c2IrÀ¿Ð¶ÊÍ8V:“G·}˜{®–yÖgCâî1óÐûßÕæ9-§AHöC\úq¸LƒíœDÓ]Òð>$ô�žâ›—9#ùâŸäŒƒ'"†%~y™{ýáéß¡-&Þk½˜\ÍfÛ9%syt’"xqí�?}µþ_&ÖçÆ–Õ¦}TF<ùüÏDJÊS×MdGwá¿é‡»™hŽ™!	”À}Ú+G8çê§þò–￲a~PÝM”:§gœÔ±YÍ€—±kH¿b�0DqûÄ»tÛ§V3›
dƒË5ƒòšÙÀDr‘“-vÛ‰úÛ98ƒ˜Ô¥€"cõ2ÄÖ¶Sµqâ:ÛjJªhůŽ
¥ñ&ctÍãªdÉÙbØ6³LgYFNgs
‹o…¬²/›J1.Ç=Zå	ÜQÆ–
ì,,LËHÑA¶Ú~{lm‚‘Y{–•XËð|ï>™Î;m,·Ï}ìMi	�uËѺòlp›ªÛ’PN¼©`¢ÂƒGÝlc…Ô´E{WGîãñ]b_BFÃ¥ ¥{
Ë­åª×224jãKžIYˆ‰°ŸiùÖ|†Íü3z½y-€K·ÞNÛõàæÖ¹œ¶­L„°XÈžnÈûJÚ5>�McÇâ³,—‘¡†éº)$Wºèw_Ñ¥Ì[âØ3ÆC.´Æë
ïÌÖµèrÛ9 ©­¯¦ãå$Þ)LkÔ¾�
W!®ºl†Á˜`áƼØ:ø¢˜>¾¾^°æ5Wü	­±À›�}xÖÿÑÏ�¯+xôj¤Á±ÅWn�Æ­
o§#×Õ ²-wdGdÊaULÚè
!¸°¢nÕAâ¬9Ú¦=ð{Óè¹ÑUëÛsn´=xÄ“Pá}á�r DåŽò˜Ó|}Ž´Â°’A0>÷é®á˜Ì­@$4:]Ù�™š*˜\³È=HÞOG BÚXZ\ú^²Úyó{3(¾ÉT(¾± 葵ö;lâkV|_ÉÔÞz«ÕóUX|ÍÜ6Øc7cËŸA
�EòRÛ×ßߦÃLú{û×…×ð™kt’9;™ôýã¿Èù™ÓÛN|ùÂe'`RdÃg¢Té]#C’nl·«iÑë©k�ž·Û¢Ý5vÀˆ
…dÓ ¯$0ë,<�ñÁîe[0ëiHÞ}éÂa+’;šyÕŽCŽ†i	
AA!Ì
R
”Ä}¤ˆîó¹qÙnÎ;38(k�tÈ£dªÑ3ÖW\,åÒ´hH£]ø6+Â8‘ç,)¦!µyºÕU­m]˜˜‰ͬuza_¬�*nÛ¥¨ß“Ÿϫø¢^×£Ó?’Œ´sNØáÚ¤p—¨^ÎØýsï•Þô}3óð¿ÌÃ`�µkT•€EÙ´B²më-n–sÕî]:˜©«ÀhÜc„wå«
ƒ»¼iص\Ì¥qˆ:Š½ä߯ud…&‹r®�ÁâÝü4nf݉žô‹mKY°3äá òdæ�3¥ö“Âq¡†×£ˆ•ýYHbôØS
ìc–�ÇO;Ý•-Òçñ"ä“
=�ZZÌC³¬†ð'ú<°8m}§Iò˜ªC	Š4–u½xêÈgv‰Ä¡X:™q„;„zLXS”®1òvÇ~3¼¿ñe›^p¼œ5S^Äqò>·K:ƒGÉ!i
ÄÄ݆&>�Ÿ°éî—½àŸ|ݪªªªªªªª�ÿ㻎ºÔÞ¼Êó™…k3Ï™¯Ã§UUUFÁí×)^?¶¡Û�âàê{mòGóÃoÙåâ‚wäó—ê =!óšx½dC×ûJHMiNYg2ü¿Ùn3]M«ÕYã[ɤÌô1ë‹š2t€ïì–P,š¿Ñ…B�lŸâ2§/s:Äþœµpåeû¾òíºn�d™óš.³›‰H6�l/âèÍêN×–»pd‚r4•>HµF&cYÖέº¸ü–Ã7?—ÑÀ�WËwMÖð¬b+q
B•1ßÈÍÇ¢V;àÇ)\þØöÜçÑÜòwVÖø¹×Ÿ®¸^ÚŽXã“Õ/jòkÝ‚s>’ù)6‚âú>3eæGꉆ„.ºˆÑ\(|zë»5லW9Ñ8&½ N6Õ±¼3Ó¾×¹ý`µI�x‰ï‰[.Ê.ÐjûGn8�QØÇ7½¹®x/k‡¦™È“_ʘßüO3ן's¿T1ÛìøˆÅb{›¹Ï¢¬sÛÏÓ�Qãwla§~VKw«<¡ø+¸Ù|×o8ÆYöœ¥tÞ\§K2ñ㬛zßS¨¶`åN"*7I‰¡\N.ê¯á®gºTqU‘ÛSj˜ªy |ãËÇh2zoËÍÛcÀ¼‡sºôÇŽü[¼òVÝuÛD™Ëí/<ÝwXòïŽ1Æ0Ü»ðÙWl4!w0$Ú =ì�jd`ƒ±û6ߦlõÁñ�åóå$§²—Ì»OÓÚÛ0{åkãï×í°¢>ª6�£‘ © Ú�R<ŒEK_|vpD¾uC™€Ún%lg°³@‹«ê}Uh‡zÝš]uUµÙX,Êɘˆ`<Æ
ÜÞ;Y‘–îií¸òßb9ׯÉÝ0Ʀ±ì9Õåž• �bbC««wÛ%´ëŸ!|C“n59÷4çG(å0q@ÏÝn²Zñ„tÜJŸ/¶qìUÁ#7SlU–e4PÔÆêeá¬Õ]Hùƒ"…à÷l_R§ãúK•íƒSW±®öÔ4) ÑÏ+OlÁ5q¥4A³ákßß©ÔÁ™Š¯¿oƒ|õP¥CÄ:Sß9Bµ <‘xté¢RK¾�q$Škwñ¹ž÷÷üý‹Çà¾	
Î6CCúK0D’îY?7¥]zß
Wþ¦?~p{ÓÐRv¢JÇêÉÓJËHøû¼§Ý÷ñ¼'Ú“ðs¡w:èÕaŸ(‡u[–|à‰ü9GŒW÷\ü±˜¬/œ{§Ë«×æõíä^[%ù®¡¹A>}ùµ›(5%’VH»Yg¢¬*¤•t£úq°Æ¬gÑã c	Ð5íN�êÍâ@f–¸<ßXC¦"ͽ RÆÒ ¿’4Æ::d©siV©¨jYã-(+%¸É¶—Ð#eÊ5C	SŒg[qÁqÆù³Pʙ۲ÛäBlKìh¼V5ò¯ZU²TV[êŸl ÷K3ofg�Ò’I%€ãÀ�QÅÏÜož¸s9�Ÿ0þÁÙ‡/œED�ÅËÍ%WXÜÛeŸê•){R	´®14§<+X_	Îtûº‘Øë�o/Ñl,
"]S¡Ó¯ãª%œ	ût1Ž}/NÆ&vwF�‹^"¢ž^ÁSŽáϦ£ŒKqQà{Fµ¶?·Õqm3gÁöÞ�(1ž~ÉÖ80¿¢'²Ý¸ÿÚø÷"P v `vëzŒ:§é¦•Ä[«XŠ ‘È#%;¯¤ŠòÁF¸»·v?‰Ñë”ûK+=€ï!é„»“ƒnÎe”z]˜(-‡)·ž2�s-:†Û	
pCõi«–Uèed[UÐ/†Ç¿!bÖ=yK<#`ÕØq‹@:f”à˜ˆ…¿žoÊqê6/x�„bÏÕ&vÖ*Êå¦6Ä9y²íøº^
­©lÝ3Q°Hƒ0ãù­Ð�\žnÍÒH
ŸÉ=Cvš³õF{JÈsب‡(1�bfÓM™Ð°Žgq÷›Ì`Ïîm¯�«I.·ü.¯
‚½Ý”uOÏ?™¥Ü;µ¼Œ†ÙjMì/Ê¢)E’R¸Ur@U8ŽÂ�Š‹ƒTV««¡à7<¶­|�2(§9UhyKwQÕ“ñ^eNeo|Ñ�ë‹œçx‹m
žâ¦=iîGŒœÆ›G{ò¢îò»»ø:ÜÎgCÅ8~j!•9Qy[¢6¯!0Ë–3a‹Ê¡(š–>¨L§ºÕÔþÖĆù;µ¨©±ÔÑj¯=½V»hŽuh›dé%*i ßIÓ”'�VÃ9qwpWc[uróm©M¡©Oüi¿yœ³Q!3“7ôó(œùÒ½*)iã[߇(
bÑ‚¨®\±±\‰ÙÓÌa†š%�æF5îP§éòì×\ÇѦ˜çŽy,$ íßÃuh¸=|’õ䧳ë³/³ž¸ë}òìÒÍê}âˆkó‹×Ùº£°W„è{zxç8cSʯ—	€®ƒÓ‚Y�æ²`
$�KòD_»™Û¿í$ÝI@"È%¡VAR@Ê›Â=¶¤åÎœ­¡´Ò¾‹;´Í{�¢QJHH »0awBC˜&”'Hb¡Ý6H�·¢„Ì�÷dkbêX�k<Á|
ÏR™ l¿`cD2ŸzóOÇ?Äãè`ˆ(iù˾ùnÕýñ\__£WúÞæû žcÊ€ì	ÃÀ¦é÷¥Ø!ÝŸ–)5׿°’N)ÕêÔ{Ÿ35_ÛÖî�hÃÍ_qùÏϤ‰üÈíñrƒógG–�¯{¯%Û
!ŽÓµ×
”&â„€±Ñä5a†ñÈbû0Æ5™0Á‰&*qàÚŒ�ˆð0"@D4³b·ÿ>EAü Ânùùz:7ÑKi}‡ël�\C-ÕðñÎÑ'GÂmÃS	€w‘¨! ²$Žï¯õtÇñ}?Wjº@ãêý?ñ—ñ%Çâò0Ú¯Äð5ŽoL‚#bÅ
¸ÈŸT'ó¿ùtü•X„2AÐìÚ°\Zö1nj6EvíŠÿ‡‘/R^$·ýíÍñ·Æø‘8œMýf�kD8LÔmYršÂQò±õ?aŒ‹f×*>ÇŸ>Ôä’ÇFÈ?Áó˜;³}äJÿw*M¶ÏËɹ�Àä„÷:.ßy^ˆôŒêNhØê-'}Ž8îi„ç××üõŸXÌ���ÎçÞɘ…%_ÉÊÎدЖ¢Ù½¿W
æp¸-jø 9Yû4ì,çZ8ÓùWuʾž­|Õ²î¡Õý¥(ÀŠis«;Ÿ/.!i¬¦ª--š¸©ÎËnWFê§
.u<ÿ?º¹�¥ƒ”^ÒBpŸ.™&Èšè\yðÀpÏ™g\1¥BúCÅǧŠÔø©±ÿˆ�<@yþ�*
“U@4å`Š¶­Ü
a“pŠœóäàµFóëLDDD±CÞ†šó^™Õ98
®A°h¤(©l³ÞÒÓ��±0i²¡q‰%¡$óáÉöeÑÌ#DFú¿Ó„Âÿi!Ê'¨Jx€R)‹S	¥#þN`jÀEÇ7îóûý=\Þ¯Öûµ[Œ™¹}ŠØô‹¦Sd0t*èðrDœpÑø‘—Œ	P4øpüMØ�¥~ý9ßpÍ©zLj:þ©†CÆ]ã‡ìâ©9_Ÿ�퉵â~­ßcÖö²ës¯;2!�—„ËëûÀ&Bñí?†ÎÛÏà—-4ÇÍóÃ-Z[ŒvSÏòÏ[r9è_{5nãO…-¡óüÙJÚ>',n•öQ"1Ðõ4™§3óW]öQÓÕäòE¥Ž„¾�?âÖ— Nb¡k§`eý›é„D7c‰ùØîj4mÇœÆM“\ËíûÝÙØò�ßË>³wn²fAÕ¾&Æì7.Œ²½ÝŒql›#ÏE[o�ŒÛ2­ð4x›ÃT{Ú¢„vBž¿–7GÞ.)ì±u‘ž-„K¦ý7ß�~"‰;¬Ó²b¨c¢œZãE×YB¶ e'ÏAö~Ì4zJ2k<^Ì\ǯòê,ã óüúØÒáL�-ÏÑõpãÄó€æè¶
)`~P�‚cžé�l¸�˜dpwÃÄÐìÜ°æXr‡È…ÁÄé0�pð0Xt2GÐ ,$0€áÊ-I¯$š„A¸7$ÆåÿE¡ñ““Á»XhˆßøBdoj¡69†)DŒÙ†"5ÄolÖb¸fdlcý4ŸÇ¨hc-èðÑ Úa
Àµÿ”¬2:ºƒû³ŠMœ†�K‚db¨ÑDkú�˜o#d`oÔE¬ ÃdDš]ˆ�hÐMT舘ˆÑ†ª
ŒÇ› ��XȾSâÆŽS™—‘H™+í[þdºÐC&˜NKØüH*‹
e*4šv!
€
hkHÈcÆ%,Z;0,Ô(yÀ4Í!›(3ô‹±xƒ˜i"D„‹Úé+4‘ûΖ4‰ƒ(PZ~l
Þ™6fSD°¸íQ»fdµÔ¨Öàc
,ÕÖMHj�A¤„Ǥ×bæ°ÐáFÊÊÈÄFWeÌgEƒ¿›Î?üÿ”•ÄM’Œ:¼
mR…3¦…Ÿ¼B„[Ø¡
‚¸ÿ;Ã?ïYÏrÂå}›©¥î!NX‘5
‰˜9¬!	–‘¥�FHÎ"
�ÈÚ!Nùà4à™„MEÕÌâä[W«×ïþ¬×o�UÞ°QLÙe˜æb0"•Ä9
:̈Q Þ´"Ä+£
0ÑÄÈš`ÌX1ÕfeT“UUUUUUUŠk
ZÐeŽPʹ«I@:ÂKD:#Ff18¢êQIX˜8Õ¬>œtÔ!¦0!„*rÒ0Œl¦›#$‰ÄÒLb°ò´nä
"
nNÊD¬°Œ›C!Èa2È�†2�(&?ÅhÊIƒ2„BÐkXæ8Ší,,Ã%÷C!XÕÿ<‘ë�À`e;a‡FÈÈpÿA‰„“˜Õð&ø ÆSñ
¦´°Â}DaQ×�€yÏii”üø¦¢-—G½Ù”h[‚iO†_H{#ü¿îzѬÃ!$„ûrñ4ì!"ÏølJ`óUû{ùâ&büt/_Š#³ø	 ÇñBŸYm€Ã�‘•@ut«CåŠ	)òÄO#ücȳ|v‘•‘¢•I@ìuïÌlcüüÐ� ((�…X(&?ˆÁÃå#
¸?ÞéÃf?-hxî“0°dBïGá(°6¹H5	T¡GU%¢§ûaóaµá¼E×ÙwŒ~`ÄýreÛÇA bbR Ögóø˜jJÙ8±!@QfNa\”²Bs�f`·Ó4·OÉôÿ1æó�›_‡óÂ8µ*e'ßßørSùêzÓ2f¥ûêý߯ãF^SðøA?ïôUò7ÍæËüÏPqè01Ňò~/Ì ù=Û¿ºx@?è¾poåÍÛÙþ.ºi~ž¼�sh«yîGÿ%Go&•ü/ùï^@`8·^9å˜0ót7Íìäý”ðÕýÿ�N­/VÏíù+òqáûøn'Ÿ¬ÏW’¹ÿ}?º¯îª¶«þR›¥ÍÊeúû-2V[ÙVxaÃý?ÑÇÇ/ïèêÿÄUã
î
�ÒÀ‘àÉ}ÃŒéÆÃ3$Ì0Ë«wX3çš=_è<ëÙ#öˆ>ºiïB;Èæ|Þ8òG,'?×í¿Ó³’GOa—¡�ÍáD~Ï Ê0ΉÀ§ÕÖ9dG9,÷@�ÅîrËËÐIÉei¡ZÉZÈ
x¡uø²,ö:[>±ñdI2ϲUÈì_ió�eWÞB$ì!‚K#F½÷ý¢{¦Ý‹–ïx54ÔÒÕH.®i9­	ƽ:UljCHf�µ,FZÚGñÌEd"z©d OLM]F™±õ–=’å4…"»áè�^™´™DÊþóÀxw¿Nwýß¡_«×QGHƒçNÇÙÏžþA‚È’	±9Ãúâ ä’éÛ;"â
’ÿ؇ᦖSó>ÓéŒã<�Ç°è5HàÖç$ÌE3rI“qê(8^ŸÃÑUU<žh$~a@�è9È	ÅؘÔÐ2½Ö9,^y;÷å 9!PÒÀ©›=vv,‘NÁ°÷kFLòƨ¯¨ý´¦D©‹ØýË•3®´Æl¸gª
—ùÃM+³
m‚GåX,è 
¹üƒ¬‹ÜCQ§V
|žJÃv…ÅN¿£ŽÁ†^«ç‹,JÈ2(ªkÂ/ë<ËãÜ&åºÁ¬Ýµ‡·LsÁë�ÜgJw¡ÄPà¬VìJcw°8Çî¹ù¸4ÈtA6#å`'ÖvfàF’R‹`ò‚Žx’
ñò¤[�JœÉòƒ™À®övÕO6qÓDZcê+ë½,Aå@(2%‰2TY$/kvù€…°Nþ‡C)”Y
€v-º@‘–G§”A®E߆FªO•"Ž„Èð@›ì4±:�Û¿Ž&']÷K_Š&È�
�×�x¥ˆoLG`ƒb�~¾«a‹o6ƒ%ûÅB4Qg ^ԌԢ��G‰�ÞÀí_âÿïê4~ÿ½»{µÙV²ºÚ‰ÂTí¡x¼x¡r®
´P880-ÄG<�Z=àï>£’ì\[MœLá`®Q˜xãïôf‡t5Okg�•Á²BPY\<ÇÝ—aÙG�Gŵ	pCq“ó¿xDÜœBx�N—H¸l�©.�¡”ƒ‰ÅB;%q" RåS�„°íF
|ÆÝP¨á´g\Ò9Lgixœ×�dÌ�Éäh�ÁÖ7
ƒ+@œàYs (â…žP9/¼Ð@øù”«…\ª7ÌÆRŒÔXm�»ån; _Z˜Ó8W¬Ú­7ÀÄ€ìÁ!°IO±/û?«·ñ!»)‚EIF}y4¸ñ4å—ÚQ: í9à†LÝŒƒY>
_ê{%à„QV”…+Žä¿àÄñ6#�ú­r7"`q\ÎÛ§6lǪÁÕX�¶1f\¼Æ’ãEPyêÕ"Š�¡È——É.†ÕÀ¢ˆ¦þÀ÷Ù½(Û&¾ŠwIÕpåyÓ�ê`««÷ñ/ö`ÑåHtEü¥Šò…s¤è#æ�2A‘©ê�“Çž/ž'D"1®ã[o΃Ïôçü×0ö;f_TXý}x	Æ “×Õ1(#è€H0h
5�l_ö¶wkRá«d8tCàøÏ0¸”À©˜g×V¯ÕÆóSsÕ˜Ãbï’ZxÃ~ý2Â&>¨¡K×½”¤ñ==ž2[ãèé¬Ë´túè÷úÏ}UŒ™ÒÄâÂ6{JQä6Ø™ÌÜÎäX"ÌØ�ö¹A¦�^=0
r¾ÙïøG	ÑGèÇIîÃ�½¦ý!óðªÉûÍ8ïa@x†2–ƒÙñ‘ŒN`ëa¿¶Çä[Çp£û+÷³YçÛúòMûZ‰F¶†v`3zKÅ:A|�G¾ø‡;iæuÞQÞþ_­›vd¡(Yä€<©ª+Ûô}ØD6þR/¾Û¸Ó
––“6>, ÉN»èÿL1:½'¡¹=áŒáð‡÷�b·ôcMXÚÄućc½Oo³„ÎZ¯!ß¹b‘üѳÑ_öù-Š
O¢Ó´¯g_ùüSæTlÛÓ¤ö~óÖ•ó麺û¼8’º¹�c	ðó>m›Xw™J)¦�6÷ùÞ`mo>ì05Ó©&Õ†µ�ª/81É'�)>&Ç*Hi»Á¬
L,)–ÙI»¶Ú|tN'gŠÌ+w­yªª©9n�$4ôÓ�©Õq+°²<ôNîøGka|u›Šô+%gνìØQÏÚþ6îÑq;Ц¨s
7ã�Ä)ó_“`ý§aÝu+¢Ã¯ŸÃ_ó¿/>î-,=ì^@g™òºµ©aÆèsº8�¨÷võk;¸ù;Ù§Ò—¿ã<Òƒ·²›%ñø_ã©éªªhªšª*Ì\YÙ²†€ÍÎaÍc�OÛ³ ’›}aý Áç’ö/(ú<á×ôý‡Y˜ÃŠ£òeØ_8)9²’ÂVÄ<¾?iaäo*E!š��ψH.Oƒð>ÿh(I—&âÇô’1£E»o…^1ß^K6G�¥¨àyöÕ&êÃSó×ui¡®‰ZÍM¹�[Ü5ãÌyê› †üD„y¬¥ýÊqæ¢golû¶9íã꧴èÄ�Ñ&Û³¢%UîGħg~œ‰‡TŸ“WÃZ|Ò°[)ÊÄO6'Ǯƽ/¦ª®N"<ƒ—[£óÂÁ˜5»‡(œy™Î;£‚¨ÓNa*Ãß2s€ÉÛOWžëŸTdXw(*Ê2Œ›”=6‘L�‘ÈŒ?q.Î5@ºÞ]jD�¶ÝLJ^ÏMœ�û|�8lÃË­ÿ³«®žu4~ÎG…Ÿd>Ž¶�]4O_§Ýq‡§Z#æ¼:è�½q‰3-V>U@+$Vš|•í…×æ3µB[…Š~fN-Òºþ`­}·}�Ï¿|¯$ò5ÿ5¼s×òM4ž}¶Éí6³	iày˜
ÒÄNPó1ÌT¸©Þ»a�l‘é,FÉÊ
)#ÒÌjcw½º#y%×µUwÉÉÉwlTr¬þB0Ë\¢³ÁYïhÒIɘ`ÿòÏGÈæ{÷(s.eqø9d¸þÌLI>)¡ A>(F³¼:4rëf—aÂf€û~>ÇŽ¾0¤Y·o¤?AìÙÙ_TvTQFÍ‘öA:¬Ÿ_�iDïc)IŽâDÊўߎÚU:”y! O©ùnW¶Å‚u=<~nXj¿X	=qBDüb~z€(êJ;>�oÖzÈ®¤É“LZæÎÃoZŸëw…$?èîÊýMðjŸÔ]WO/¤è7µÓ¯ê÷>ˆAÝÙ¬Qf
¬Û ¾’iÑG÷ÐùÏg·»£À÷2ñ°4c?m�§>Z9™¯Õ�þô¼|ŸëÝáäð^•$Û-í1­w5Í'W>]=N©ª7ÑNß5À®/¿ÅhËW›Ýg·›�z(:�2ddRi7OÕžÿ/ ”¬ÑÀ«x:¯mô�Åf½]˜ƒû%Æs¹Žá˜ä"Ä	ã�âÀ0„Švó4ñs?Dé©Õfã™ÑŠñŠ¢£Ôø–uvÄáb®ƒî*–‰åzôVlÖÞîó¯ï;q]cSï+³Î#qªjÝ+�9壷VøN‡åMɯŸIèû4¿;n—ŸQGWš•5ãtKK‹ŠÍø˜�OÒߘªÔÚ„+øƒg$×%‡‘Œc\>‡#åÆ&ÂD† “»æ¼¾}Ý¿YÍI²×=ÝÂ@"DGÚðO¹�S0}ˆH³Ú_ùè;mð�ÇË
â‘BÙ�ÊEé(ŽÖ{'£o]¤k:�Åt`MóªF‚î½6Un’>MaTÑÜxÜe3l: —zè©…~Ëp(U´¼õâ˜1”Ó`òE”¹SI†eÙâ:˺×|#e(JPò½Š#çôuZbfžý׃2²]W´áOÊŽŸ?¯“ù{º>da.í:¤ý<Ç5ø²·¿§Â®¥Ý[œwtÆ=¼ôô´Ž¦¡?5+yŒ<^Ñ¢Ë6E0³]nA­š¶>aB¥úÌÈóGO2Z(¸øï‰è¯—€ùðÑm,hîqøHd¥©üœŒÎü¹ŒýçÏÏF§w{X¹’[]Ï�œ|õòé{ÝõˆýÝâ·ùÙý¼j¤°åé­„)`?oÊ‘üõ\,Ä`DØo‹¬€{ùèÑR1™«YÑu9îÂ
]â„	óKÞRñ“ p÷hºü^VŸÌdVàÓg?GWàïR¡ßñ?ÙÇ°e®Ý~»B*ìŒ#/Úßçà�ñ{S÷‹˜u_ƒz!ñ<¼
õðõÑ1ijÔ™¤)	¸ü.Ï(׳ݵÞPd@�k—áŒ3a"i™†i[�é"Î$&‹Ü^"{�Ï‹ÝÂ%
óÀíùÆ�#-ÜðöåÓœé„ù¦�=ÖËíæÂs™£×]vžçCb
ùCú{>¦<´�âì¨åŸÑÄ&IÙœLNC8ìCÍ=˜Ró†•×ï�N†Ó›«ÑŽË9išžÉ„thÊYzã};K�s
‡2å{;Î‡‹¦D3•·ÝŇ;0õtÌåÐ~}t(^^qœ·ôåUat¹õñßF‰í«¯WL
Û—žž�#ä6fPsc¢K§–æ‰TÉ•�¼ Ökã‡
ˆÞÔ[cÀ÷Åb5QË8A©F‹_MQð”z§f5èÀ�ЖœªÇrå`ªŽ�\ÖtòÒÔØý²¦Ãº5éÊ�FgS–gŒºõUd(¦˜Q¿.G”÷SQÐÃa8çâÆîÁ­™SÕTqåÕM]ã¿#ëÉZÔµg,5Ñuqó_­�NkͳªìÚÌ›©eË,h§‚˜t‘\­¼Çc
·¯*ž¶Ñ/�ô»Õøê6u�c2A9ûÈå4Öæ�rqÚ¹ÓÍÿroh]SµTÂ3è‰u¯­n§|%Y½Ó¦fL2aNJºŠÍØEnuq³L¤Nš¯_�<•êÊ27˜Ê®ÔSºοMR€oÛº°Úß'¦ë˜�¤Æ®1yqm3AS_co¶¯,ÈYŽü]d¼°�µÏñòCw»Ǧ±›íƒæ%&‡<ŽUÓ*Ö«dÃ%[+«Ñ™iÃ\nÄ„›ZLn•�ÛÕÈ^\*WUP˜Ž÷:«r<å+Ïbu ²3ÌUr(¤F$œJ( <ë]�.øï˜î¢õ
þ‡�9Oeîgp±"Ïk_ÎÈl_c~ƒÁìÅç²ü?>ñYÈ@�Ï FÍ‘.û-àÞ;íÝv?
½töjÇ—5bùÚí%ËT°†�)„wÉŠË“0Vã$ñÜ,0TU™_²wy'TŒÂ„q½×=ž|ßãM²˜ô¸éÞµéäGäúý[¸UI¦U˜_.fHîÀ�ÕÉìï‚&O¾n¸Æš¹tÃ{?D¬}¹�GíìxÏ.ÉÂQBù–1¢¤”Ô·•=}­u>ÊÓ}¼ºù{�,Yß¿=Ny8¼<ªû&ø³Ão5a”Ã^Ÿ)¥¼pÚ«ööµ+Ú ®µÒGé×ê´6
F–„<þ¥â½w3&kÍ—ðÉy,WJy]l(&åÔ†¶éžÂƒ[mÝGVFL“hèUå¶À¸#¹wyµ¯ŠUÚ~ŽtËmâç& š%
_ZKô1øËãì5—i½AŒJµÐ�
ΣF‰|kaU&è/XQ‡â§/’GÛ5¾ÝɃÓ÷v"‰Ýs¤Á2®@ZO¸¬Œò|÷j¯tû¾.œ˜îPDI ì�OÀÿ¨º½DU9b2H>­º‰Þw1õ¼�Mu]¡Ê;Ýèþ÷ r…ÛåÞ_ü7sä:3"ZLŽË›¦ñqnÒ`øsƒóyKÚŸ¤æbvLkâ“Ì`¥â�:àé–ƒKë‰Á�ëŸH¡öû ýóóô_!hCô¹ôš…±È�;+×Êä2¾{›çW:‘!±B¼ðªòi:àä…¥?
=¾^ þ²„‚!$…"¢û³…„òOÝÑÆDWp�ÄDä” þ8@ë*�ЮTî(b„¥H
h¥‚iP^„Ò(‡í‘RýÒz½yýQ¿÷çõ„¿Ù	ģ㠽‰HßjÂ�_+4sžz£;ÎÐ"Ñ´rN)»(ùœåƇâ|ÔAÿ
ÊK¥Ñb
Ü_€Ã
HÌ��þ¬ø@“p§²5�×ÃüöWë˜
�Wߪb—!y«"$±¢BeMT ÞÌCDºðà )iZhr0„)KA­jM…tŒŠ-àlÌ	Ñ.QQBztaè><2âÛ!É i@„Å ´‚éÿ™­ÉÓÛwô==¢€+qQ!•P	öb‰"JŸËŽ"ɱCâÃòb‚
A òÂ�÷­ˆrILOÖ¡ñÄOÙîü6”Q'Â#ù¾Þ¸ÆÞã’ÕÅgëö(a‚p Í>ÒÔ¿T•Èy±sSEÓÝ9@¬Ø.†Ú〛¼çr12Hmùˆáp¸ŒO·À—j¥U@.ˆ=½	õr>XŠÈ(¸$1ßB£Ñ)‚»*Þ•d§jnÎO¾U·  ´#3!¡
À€Íù¾VlÛÕë„>ïÙßðª°ð„€é¼6èH¡) —àY>¨ƒB1O×éO˜BÌÄ°>¾Î¾éÛ9ÞÖêøõ×_^‰¯%$aõNÿíÚÜ?§®¥ïçÛúÞqËçpE¿ò;² È
�gð{gùèýNQø~Rv„[÷5ý�+G³¸lx3ø@q“êîˆDFMÜîyظƒ';‘4Ѧø5�g9O_I_ã�OŒøWYÛªª¡ ²hŽ(ß\ï’wÖµÉÛø;Õäí¼YŽ ßlòk¿]ηÜÜÔIθÑÛŠí®Ýþc
ú*?<~…-¡¨F]{ƒúPVÓ
"#ãëH’éW…ªŸåî6ýßÃ§i<ùOÚ7uE]¿™ù0K Ó.³âñÁ"Wë CÉ|VJèÈ›²ºYÄ„9¨ffþ[+Ù;®iº¿%Õ\QG5It0Ã%‚;÷ï=æS­öäÕ•ƒÃ¦<³éèù6í¬¹ë#ý'xûýùöõF=Ôvmì�wuS¢²Ž6w¼i·�›¨¯.•FœÍzµoǸ4ΪA¸<|CyŽðc¾�N\–Öx¡0`°â$È‹Ó(ƒÃÓ㼯.ÙÔ~®ri&ÇbSxw�¤íΰ)	6¤�²ƒô�
ãIœ©ßâ�²—"]aÜbQÉÑôqÕǧ\¡tå¦7…ÌHÝóÏôXøŽÜ‡÷õ”†£XN©æ!»±9
k…Ëãe©E&!oT|¥Ž™}V;
^aqi¯Å2#!†Aî�Q-&'5ߺ
EÕû(.þËPLÎS…žJŠ&z óZ38áäȄ̤Zgt¶r`Pa‘ÞÜù&1ÄëK•úÈ÷nƒñ3žÌ&��JÒBJB#¦BAöÛ¸±¸�âéN…5ó”tYˆ¨wÛë‡Ø{=nbª^µÁi¡7©7¬m©�	¬M‚nÆé¥4ì׶œTíM‚c©MblXs¬l °R�Ø&ö2°ãÒß�73s8³‹,çÈ®,ÞΡäõ97è–�zk•Ët³MrjÆ.MškÓ]>õ([líMrk�àô;ÛhÍσn8³¯“]DâÎLâΉƒ83‘83Bog&t3¡èkfm8“0Üî-зm›pgre3¡œÊß8½
pf„äÃ{8³{0gogA.ÌIvt3fË6jÎãÅ®LäÎ'G¥œÙÉšœZèÎSs8°äNLëg7—–u³‹¹®3&rg@MäÑÙ®†t3‘8³ƒ93ƒ™GdÍó“Á­ÄÞÍìß83FhÎ$Ù›Ù¼�èf®®Íº	½¦º&öfMÌâÎàÍ
íogo˜3¡›ÙÐM]]í°&ǃnÙ›C‹73pg³7ÍÌâÌÙÐMÌ7t<[pgrâÖ�?£²¦þƒ�3+S¦“Gª$t„yïBÙ‰±Q#§aæôÀKq±I&a*
DÝaíRÄ ÛM[={vê>\¿¡=.üœŸR+NéÀ¹;¼Í%¡iò]ÏBæ¹™�„ŒpôÓåó[©
G¢ÚuuÌ7hÓéГ²ëNÃ3z0¶‡ÒYÝ–/ÉäµÌ!°_éGjq“úõ¦
…à+Ôvµcü¸páŠÐ‹¹�»óôoÜæïh¶'xO�<û=<ÍaC¹ò鮼Î�wð‰U[ú3ê–«dËÍ4…©úÖýõòž¬»Ó"�ÂPXPryB=¹è5tœæÁ»<½“ ¬=óÌŽAŒý0Í»|:‘ðé¼Â ÇÕîߧq‰À¬+HhžÂ"]dÎ0,^õš§ÒŸJR@(=ÇhzÃìh{C¸80ê)
B�¤)
B�ð0o
‚£Qà%€X�`X^Ô©
B�¤)
B�¸.‚ ¨À1.Àp‰PÆ#˜”
ñ,˜]û–ý½Ë”FúÛ�9®‚`à Lt0/ƒÐ2)ô!ÝÔˆ¡L‰Ì2ñáÞ™5ìÃûÉúy'›ð¢=Ý“ÓŠúzÚ^¢£óN–”I¾¸™4�õnôµ¡¨
B$	ßëk×¹õú÷[<âX~6@ˆæ/F™lùþ§ïýª‚íS�dHŠÈªƒŸž�†|ïZ¿E«Å#êÄLq
 °�Æj—4ó†ô[®¸}|æ,ïËÆVaõÀ·¼pÙ¬ /FÃyÌ�E"®0r¦m#ñцlU|q¹õñåÃüíã÷/�·ÀÜýk‹àç¶�M%%'�ΰ<ü=ÛÿwÉåÓöðò|§ÕↈËã(¶-ýjÏÕñ·rmT1ðÛ:Xfmºû+ݦŖ…LM„>mN®(¶éXÈí÷[�+*Z/�j¯šéUÙÄÀZ­½ËZ9¥–.yKT\¿Ê{ÝFËRær¦j´W‘žšg·4‚:ËI®fHµvÅZ«N]£|"Ù¶.õ짟Ùîd#Æâéë)ÐfÍCz>¤ÈO’VŠJÏíæÆ›9匌F*nyµo蛜ÌcÀÙS>š
!8L}tèDmÚÙâ�'Ùu!¾ÜVV�™ª×Ȧ¡€r€m}zîwþ’4j¤×žÃÅ«(
\œõm’ÆŠÅ d¸aÂ	>z¬Þ¶˜Ú9jóÒ‘Ö°Û¸•¾Hlt]§�fi~Ûˆ%²uizåϤ1ȳ–;m¥†aõ=°+¶¦Ù€PÂf/úÇWZ?¦Tjj¡›7Çͦ4_Û­öhÊ‹±ÊøÖ.y¨ª‡7ÓM›Ÿ„ÉÇR
Ç·u·žÔ>óôZa²xÙÑ€�;$D4%p燖sÊ�©‘Qjý4V¶(”ϪQ"LÖiÎé·a_Ö7wÍÙÛÝ[=|ÌñíÃa9$±LòLŽ&ºö)ÛÍ)E0ß^Ü-¨Øåg‹
NñRÚˆHŒ‹žê0¶-›K’åm…œNqŠ	˜¹¨Èz3:c„)%c‘ΓSÊ}×=3ϸÑSKÛqöÛ‹ï{�€!ž“0zt#Ô	$Ê–ï®íÀŒ7ë×�²4þœ~”}¨nù|wíŸÝ7y~ÏŸÑè‡~LJ×õ¿ž˜¿–ªj•NÐ(xTF¢™SVs¡\;àÒ2×¢õ0ùŒFoVV§SyÆoXÅ™©|Àµ¬Ö#WŒgTFTf§8{–ÅƵŒg+Tðót`ÍR…¬ë-sœÞ¯¯Ä¸"ô¸'Z'ku&%ìÅ,6.*%ò#¢+ÊËžœ &–u<&Ù¾�ú‚Œ—/S‰²±zZ™Æb1vÉN‰4N²Y3�JEdŠÆ1Ò¬ç6†yqÉ5‹ºSrªìË­c2
ðbLçJ³næuN`§Ô»ê±ªÄÁ¾_3%\ã8ÑX»ÌÞIÛ1
îrb	½g.L˜Å½¥‡#t¬XÓ»³½áß1™Z$ÍN1—l<Þ•ç9¼ÂÖ ÎL´¶q£Y"³«Õk(¤µ�MKè­(š•F"Ù]Ýd�F³‚³+J”kXÖTDk”¦ËÔ¥W1%ãSÎ*‡•Ñ›¹Õâ¤|£S¦Ýð;”ëÍÜÆ“é<=Ò?Ë|N/7W8ªµ&µ�<(¼¢íþ¾M•�®8¨àá¢ñÄaê”>2ó�"’ŠGƒE¬‰§�ÌÃTëGg>ÿÜÁ÷•j±nö�\cìänBÌ}Qdñ“=Ìp»”Ã	©UÎ^ðHò÷A™á,ZÖ«¥Â–�¹¯c$ˆ$…“#}¨1BWP~i2ò—ýÉ?çÙˆ‡þdRÿAõP‡[Á\!
’�¨D0A$R2žÜ
Åïe	וLåáƒ@d¡þ™ë¨Z+TBÐû	°E„J(À¡àûE3Ù¡æ0fM°Á¦ÒŒY�ûÌèq.²ýó fá¶bfkiÐ?‡:9c-¶ô´b¼w]Æ„�6/Çóë#þ¿óWü
&CYP"¶5"”%ý]�·ª|Ow§éþ> ÙEk ��ݘT
	2EéåðñM€÷çÂ?‡Ï~šúβ§×¯¯hˆb}qø³‚
ƒG3I¨ · 0npSÉd²É2ÑBSÚÂh˜±‘yLZL:H„gùN¥Øù¡ïa;*t
-Q£òV¦½¶DÀ$€ž
a5ø~�(‡!�:c“´ëçÕ™ÌÃ!GI¥�±¸¸áò"¿q–0–Ô(Ò²»r.!kšÔ°5�Jinãk®áŽ±l@Sö‘@çýfì·�±í
M¦1§#hîk@\·àÜD1g8¬gˆT0èÔ…’Á«ö+g˜DšGÐ(ÇöEóÿ¦…

&qæ¦ÿç’’ÀH1Cü„¨z¨¤�Á }
*ü#�~`E=« (L*” Ä+èëïÿI­fd„óZÖž‹3Lð[¤ËÞÄ̹n�ÁWJo!È­o¦Ûõp,ﶡ™}l‡¾ 4?)–q6CŽwDÆ*¨ ±µ‘.ÖÓlLR.¶s(Wk5MGKmVXÖÅáxE±TsTà!ñ¶kÖÉlª’‡ªøP~õ 
ç»ÑJz†u„Èz^‘yˆ ·ê,‰1€µƒ‘‘н~iGµëÌ°²U¤Âðé÷‘ð1šö]'åéîfwwpä4C¨ä?
Æ;ˆ�:HÐRd|ÏÉÁfL‡êk¯í/
‘u›—›‘0î?È:=�.îä?„ü<ÏûA2]a¬‚Pª¤©¾½BŸâ]Iy¡Â‚�ì6ù¹× !joÑ5 =çQ6°~6Ú…Erêçƃ¡w11•Ø„@<^Ž_åyÙPlUõørOYÖd|©=0X¤5ûyZ�J
¤ã~/w½Œ!4� ŸèÄ]Ûâ"äÇš‚¢XPܬqÛ|e·§”3ë:š…Eèʃ`¸–|÷
Ÿ$=¶¢±’	©´Þ²*-R°LwÑ”n@A�Aå)˜vyº*h=|ö¿´�Ûø
€`ºôåä37s³A€’z8B4  {Û�&µ~øåêÉðàQ
²N~�|Z²fÕ
l—LçJìźRéÝmB:
È70µLb…µ�¶
£å	ëŸ#!j#Ãbs®ºJÁ‘Ä[ú‚ÍV°u5ç£?¼à©\ˆ­´–²ÿÐôÀ¤´9Œ£ÕŠ©·ûOÉšÿª+G‡¼>;Ž‡`tÌÀàéÐÈ™¥ÛâãäÝ€‘Ö˜GEé“ÐÍU9UèØj+ôž
øoÅXý4Ó–QQõë¹¾HÈl
áÊ:K�^Í¢¡’FþwžB¬Œ&ÕÀð¬ð6H·\&²ÆxÚ=TÝNöxª9:ëÕ×eWo+ËCYù³ªß|�ªœžKâ¥_">&„GvƒÿgYñ¢ŒËî�­µ™›*¾¶‹L¨v³�NÜg^d)2âÑ6Çcj檜6rÝße¿gX�­À²ß5rh27ÐÍWâ¤êñáM
ƒO²/Gé„ý�äï‰îH,/ÜYu}œ6Wk~ŽÊ+ÛÞ]]µœ#®NÞÈ!'äwÜß{ãŽ%ñô«74s‡Å}±„nÓ3�¯LÁ9‰ÑE3‹�KwED¹ª†§W©!8â¥Ïx¬«®53×sðì)zL\JÈiÕ‚Ù;5ýÊG¦A6º-ýÒXÐwé¹oà·JÌ(úlï�»[’ß3@�F÷|D@d™„À·I¸Á#a­l„¥¯=Yi~Æh?;;;<^Û‰žn¢©ª,¨YLr
CMžeD×_ûB@_$]0?Upf
½(ih:Ž½N�ëîxž¿Ø¾¥ÉmÚ5©r¿Wþ=Ÿä?p×£ôî˜|ÃÀ];\
~ã0Ò6ð‘×’�1¸?'>mÿ¼¡"æ
À`dÀÀ½QF†á!òKIðv�„Nã¢e
qIº¯äú¿8~0u®ðÌ* 0¢`�Â
¦9?]þüù™§ý§ÆÉÌ|†ù9Ç%·P\Ê—ý³t)·ÒFŒÌ)SŠ£Bu«OŠŠÔ`´šY5•«}<ŽÎe/άX0n)àiÉF‚BnÐ�hÿ
bÆ^¨%@á�âl ІgbÒÐäApÿÌ�ï,öfö7�DæA
ñ
—Ýkñô¥üCòíŸ
@Þ™OóDñŸ®˜OÈBZaÔóõ!YŽ�8@wTÅGª&>È>¥w§Òíß9ÔWSVµ’¥þXû¡öϲۭÙÖÍ37�8–ÈUn—®
ñ^Õ‡ÖJÌo«æñ®wqŽ5Å�7[”cºvJÖùïq¶KôdŸîûæð°^u
yŽóÕx׌ƒàóòòÎO4éÜÆ¡už¨®úë:ÂyOÀ‘Þ;–—œc�~\¬¬'÷V¢µšüœT[.¸ÝoŸuIêwÚ5âöD»cÒ˜%J_öë5
2PïÞ6F˜ùõlÿ±ƒŸf)'þçø#YÑ…è9˜Î"£&�.í*f@›6n-ânÕ†Ò±`$áIDpCŒSêH¼ÀÖ;˜º
Bhæ¢pƒ0X®"34f¥xXçõhìLS¯qÈx^Û;P‚* 'Käj>ç¥ò]%÷cÎÇ£î[/z¼äˆBÐämi#×Ù`ç¿Y¬_¤ŠbNëÑjAà¸N/¶„±¬z§(¹oW†ðkA# °FwvÆòWl¿£¯f›fÕ�ÍLßFÝ]¯	“¾Ýõ’¾-J¯(K¶ÿcF1žuS^Tæw�Uö¨b¤“.4F!P
ªÈGŠâ¸ÆE€wEŽ€Îq$éÓs3|&˜í€qmmuI5lž1ÊX
€Üÿ$‰Ž’`B™ÇÐiªËPD0wÊS“F5tßkR3¶A±»!N�f&A’uÿ§Z‰:æ44uœ¹¨	ÀÉrÞ³A|>ßg¿°ñ4}ÿ\‰Ô C}ydŽèNòj ;ûu€i ÒÀ"@ÀˆmAˆ‘(c£&/,òÜ`ce´{$
OöíH(Øä"A#‹
¤¦1Z¶”,ÐHbÔ)½mC:èíâ©tÔh~­l
$
A‘ aºÁ²+JâAm”VAH$t©ǺJ„¿Á
ïañ:94±ö·½¦Kãò°ÜÑ¢LÁר¥Ë“ìP…{|‡í]Ÿƒî„ô’ˆBXP0ó¨Ò?šÕ‡Î@²=Âû†Å`h´¥ŸÊ¿‹g„8qåWÏ•wëUï뻘•*ƒKÖ™Ý@e@�Šßà9ê,Ff“]øP‰1xtþÃý)³Eg33*ˆ…íÓ¤‚5$P)„sx`º~R¨"H1’"ýð䞀ۥÛqà @+Âq[“ˆ?œÑý
Þ\u/ 0ôpƒÌ€æÞŽ�³»âèÿ >»¨¡Ó4|—9ˆŠ«ßúë4^€xñÖËaã+ÌP�ÝãQ‘ÈÛm­îárnÇl$’
È;(š—Ux~ž¾é’qڜɑä$…nèõìjMìybýáMá;É€t©+ØÓRÕ‚9ê›ê!qÞ½±ŽmÁíåtäì@¼t.%–ûBL�  è{p‰Š•°îÒ¾Ä	݈
œ;¤our ExôÈà~´K-¾zC:ÉÃèÝÆE=€Ôhѵv;ŒÅ¨‘EæJ»nßÍèÐz�û=¾U™dm¥Œºô²]•¡x
‘w<ƒÓ'03|1RÑ�Åþ×4@Ñb¥ÅC.Ob†ç�#4â
ǺêˆA!	†Ž5àrœüAô¯Lƒýn;·FÆ�“A·U! Î7e›pL ðëBÝú‰{R@¹ƒ�iÄêŒz?)3’”å	JÃ9ÈÒVšZŠ ~ÿóë©¡ßSßôÇ}ð°Ìþ­«ÐÂr‹ÊâÞÑeÂè–Æ5c•ºŒñF-ŠÂ#Âm÷yÃƤ›O*R�lÝ'5™i&GõÿÀ“”3+Æùì%TgÛ*tµí†[iuM¼ª”ÙuYÕÖmêâ=7ò½¡
´Ûf`d2)ò´ Q¦�?•ˆ½ŠŠãQ…ø@y9êwþ -�’ÓŽÚ1háa7¡Ðöuã´˜a³§dàá¤7C¨4�^‡í,7J}Gn$}%êlhv^ƒL—‚�¡×cÇüSÃ\O‡ùÐýQ‰Ý`õÀûò§÷@ãÓƒ“8…#q%0ÍxÈÄN$”»Oe˜û(¯,�MV‘Ä xPT�s =—Ýâ™<Út;q·ŸfëcŠMàÂU/2¡VY£Ö¯Vd°9UÄ»–�ì:úÀ
wÊÁvHÃ@�P‡aÌÇõ€ß×þ2õ�7JNïâ—¦1âñƒR¢œ|gòÓœg…G¶t*-îqXÎ5/Iê�Ù¶`B÷`}ÐÙ—0ïãw»‰Ž0g�NÁ´Ísëëh
ùZÀ4±¥…”Åݺ‹|�«Èm6�d4‚†b†±µPŠ wv<`ц�¼ÂÕ—ž¯ê׌ʹbZ»Íéüøæ01b…n•TÂI¯1	’(*m®ÊHk*É#1ÜeÇ#3*f(ˆÉl,°mÉ$‰GŒ�µÝS¾�êèy»
Ê?lÙ‡Œñ¯|“ðàcÝÜÄð#HvËš?pͶ`
�óÛ7EQœ–ð�ëvÁŒØ,¹ £ž¾%
MS¡fÈбÿwùŸóÏþÎoOý_í¾±ýíþ4~ÛÝDÿÛû9¿NµŸ.�û¾ï‡ûàÿý›oÿÍþúJÿôkÿÍý-(;[Íÿg|µ·ôøl�–‡çm½8ÿFï÷ïèî—EÖÛç9Ïú¸ýò³ø­ëþÏøÿÅuuõ®¬îô·ôz�iòÁCéaˆwû¦ï?˜¡„“0.„Ìç9¯àœÖù®ð—”(‰2E˜ØFmé—€:P P
Ƨ¬Ñ­/rD�í8‡""åÔļí�ÂaÄ	+
øÌ�æD]"ìØ'gù¢;åËýܲX‹æ×eãH—µ@M0‘8#oЖ¥"!
JÔ‚…ÀÒ�G?ØäÌ?Œ|êB
"²­¹Èó€â6÷ÀÜ	¹À›ìÌzF¯…¥—PCZÌýbúÀ6n"¼6r3„¨Å£ù>$¨eõˆ�X ˆéwDëû°”†Q
^€wqëÕ›(ß¼8÷@ÎüáìOÄDwo0€ÛeÆcºËªƒ
æz“æ32®ƒaÚf|
Ked¶¸…‹MD¤î”Ž\.HtƒA|CJŸÐå!PuAïõóAuºõG•Ì£Ö
Êùrâ¼zƒš‚D"@ò7èòx³I�¼PÈL%
2¼ºDðè�˜<÷ÑÖÃÐ =Á§Ï“�m¡9Ew÷´òßÑaЀ)"0[+Æß®,fl$“ÛB<Â$¢Hw³{ÂÈÂ%™°˜gHÃPk
ð‚VUF¿tÈ2Uè†h�P
kôk�=Äh—´� d!¯JÅ1§¤W¹7W…ÍÀ€$@54X_p/�n ¨+©ØXË@r$’$±Æ…±Sx‚$Mᙸ1�Ø[c”¥4?NpÒäÂc†à¾ñ*(ÖAÃ0ÜË•lœ	¼¼:*w057ë”ÖDè¡vµ~؃¸jð
ÿÎaì<p¾ƒŸ"Â=¾^4ÛÂÈòÂÏŒ0Gs¦’:†¥¹n´Ž¡L˜„+�Õ3!ãša¯ ¬"¥zA�ZWMáw„Ä\†°¢WS
al¢°y%
!¦dmÓ
ì¥õ
–�õËÖ.¬r1>‡|38؇*œ“)H=
vº¤É,blŸÛ8¿ëµŸÏ
qÁ‡Ä˜^�
4K@‘-ET‚ˆLRQG�n¾Y˜ù÷Ýæœ7aNžZªæÑw&ÜMcPa{7ݬý@¦Âäãˆ.
IÜŸó‚B*þIDÊ_˜vpv(Ó-€Á@µ³¥U�l
C`ZîPØl0oÉvÓA€€Ø,†ÂÃ-ËO!ï
·
 |Xè;!à4†
›ìÀ°'H^)Âð¼0¸.iœê|pTqbĆ>íìÿ— k_z(Ó_Ù’ÿb"X›Ciosö¼’¡,•“	&‚kV‘Ó33%ù&HŠ6Ú¬PÃN)‰ÿÕÒìªŠ4ÓÙ¦u bÉšÍ
¬\rJ¤’?íÉ„t²˜9²*‚‚‚‚yÌ‚©h*ÌÈ(('3/¯ŒÑ
¼Î듉3x™Lf'ÙØÿ’:pJyã;aœfuÁ0™ÌÈ()((-…RD¬Èh?¶rJ

µ™HUÝÁ 5ï2[œ2KY’ÒLU%˜œp`ngy�PPDÀ‘QUQGõµeEc+nrñáÞ[4핶›­·b#[oosY¦Þœm·
Âf”e�>"#Á±¶Á’Fôvƒ`
¦÷	¹s Š³0ò3 h/Š žØ�‚MkÉ «3Ì€¦‚’ÌL‚3”)ihÌL‚s&„)
J›#((*ÌC"�ŒÃ3ÉD¦3ÌÎø5"RF°LÌW%j�,Ì3ÈâS¶ºÇ3É#0ÌÄp˜‚
Ï[(Òc À0ñ�:]¸påfã(·%h¼”äÏŽPÔFsþ½ÏiÉ¿ª
¢tœ´Jûëëåå]ºåûV>éÿ'lÚÄ÷ð¦b‡íž?…ƒ&T	Egÿ+f0ïÓ¿Ä·ƒM“5?ôÞ§–º]]³œ$çUþªâA‰m2Ñ+¬‚†y_CgŠ©ˆ�{öV±“¿,t#ëš÷Ïó6Oô—�|¯Ðÿ�j:|õæ¬e²�~Â3Ì…¼«àL£‰ºiV2$™ûŸBH4ÞðùÌ!B„!x"’B©ƒ&TbÚÃDšÔ]¯áÉMJ!çK®ÉÌ�ÎÎFØòŸãXÿø³þ”V.€Ü÷eÃ:ƒ‰ãƒãÓ8¡¨¯ös¯°QE÷ÁÑÇÅÓ{’4Üi�$>ä€�•0þÿ��Ï¿…Ý;ˆ'zÄ|}<G"­{—½Xv.¥yçXdµ/2È©	Öx0 ö
�@ jÜ{	ïƒïŽ�¼6" ÕVxð½†s#\Ç‚’ú	Æ1
Mx1K'ÉÛN±¼ô[6F«fõ;Þd©T¢¬½œéj!êÚâQÌ¥ÂBAPô
IDðK{[8õz{i/ž¶ü“I`öÀ!Ùµ3'�#—IÝŽ»P£‡¾¿Ï>�J—wëAuUT
3#¿_/S,!\ñïÇ¿{I™vy¼lk‡ýgþ=o{¡äEš¯‘•º:1Ú„•AõE
TÐh,![ZÞ!à›V€$NkJëëÀN nh¿ÕöukÑÉ“æ 
mž6”PuØëèsá5ÉhúXvI�ÀTTÙ
¢xd&C΄"š‚a”?ÜS6%ôª¨ŸÀ‹Â-_¨´—ý¶Ÿéî­áAA‡ëå�	ÔN‰3ÐÚ×8Në增	 ü®þfRç9{x—uêžo´ªï¯XÊ@�Qõµ3[¥LƒˆBAï
–[q�y8¸¹X!¦P4˘Zf8”|@.�Œùq·Ä÷;À噵wÉße¡F'N—Ü= v�0%:Bæ(Ù•“-ß2[g8×å#<WÄ3GÙªçïrûÁ¦ôí«ç7�^Ü™˜œÌÝÊO†	2Yke®A·M¶"^¶c‹"_óqº$ÚxË FŽÂï âš'œ¥>‚§çñ«3ÍàxºoÑ¿Lutêæ§{
MœÙKš¶ÂyJ.
IEÿ<#ØQw%Ðçiß_=yþŽ·ßZÖÈ.Ô]OµyMàEÓɆø+&¢µ%T­„ #ww�˜áÌ!Yd;’äéç�ÐÉMžœ9Pj®!–F
zŽ½kCÄã0%¹Á*ÑÖSY«ªŸ*VëÏÕæžÉ¸,£¸>qP„éÚlð'D…
ƒ
S¸|�‚@™íΆMÛÿBúFˆlcÞPæ-~å�·q¯J.�†´1ó)ê3Ï=ý¾_“á3­Qãç×`ùo·é‰Î˜ÌÌñîºUwRês3Šñu©´»j>SŒxg¹±Øbj°¤&þƒÙìýn9ì´¬Âø—uÁ�±·àñãÞs±BûeÈ_?�vǘÑ6ãç?”ñxÖgÛ=ØwÃç4�i˜ÓEkâ½ù¯¦µ7”£}šnÈŒ½ÉNÈI¡��¼7WK3æØïÎ4 “ãÿ¯„ø¼é¤�+ϸú|öÐ5ŽÖWõ$ƒN|‚QyEUBË%&9õšJÔ«{oJ™Ò·”pQˆÂ@tÝ¡²�öŽ�kƒ»Ö42vóT€Á$çŸÖmPB–ì‡ëfîi%ª�´šuO¬î¦‰vûB»|S*T\y)”æLàF0�”2�UE‘2> ñD”åCQxEiÇ1™#“›§Àôý[�ÑÊÏ/Ì|Oƒƒ�ðãrêùHa“éA±¬”0e	ccd"ÉC
ˆÀÜ‹AK¬<åÀ/Hi
�ŽÀìH8†°n~™±ûØÝÐÉg
=
ÁN]4rç›t§Áºam3ÒNÉôõè•ð)úòÍÇC¿`z­”2:™m„´#€¥
ý,ùFŽ<–›•šž ô
^8ƒN:÷_naÈÈb8¤ZE™£Ó\ƒ-t£çTE`–„ÍFvògTóL¸ÑƒÏBT�i>ðz‚Aô†b¢7 “!™\
}Ô‡TRÓ†·Bœoj1ïÔÜ
†ŽiQÃ˜ƒ!gñ­�äÂ*%¥�ßV‰ÆˆR’Iji $Š+˜&�Ýe
:jLÄ`
~�ðbð…Wè);tO·EþµY²í�=2¬;òêúô!ßT!õzNÆÌbú‚ˆÏ9ŒCÛ¼¡ÝÀ÷7a½o
ïÄ4ºZJ
 7Ð7…Á Æä0ÐsŽØ ÀzNBÏ©¸ hÒ*Á¬Õap=‡@Ab
Æ™9lèÐõ¦ºÔAt4ZÇùWûŠc˜DólµhØZóœ#š.Ñ‹zúÿ
vª½?»mMNÝ×1Ç÷b—Ë4ˆ^e3KE-û,o?†ŸŽ
ÕCZ—(©)Áâfú—íLΆïéWLj¿õTùc—‚T\Iuë7²k¥Óîõú¹éÛÕ"‹YRšZ’5¶xÂ
0ïø½j¦ÐýJÄ|]Á“ål
9ŒQ8Á¡F¨F™×{3+jÕpèéÿŠæ%K+µ%nìiãy�ÇÉÃîy=*=ò³H8P15`
½ŽPêV/¼–8˜š¨ª[`ô
Çweq_ð˜D?€O±�2ÂÂÂQ8ãˆB(ô¦€ï¼rS�‡âîÓ×ÃÖ‰Ò:’VTŽ@ä˜@00ææ®—í�s}ïœ(ÀîYÅmÐß›±†ÑxD¹S]ô;’�ßÚ"w1D¸zj¤­�=¿ŽmÍÊŽ»Sj¼Eô˜)~Èt0_….Nr¯ÈvɇPýúòÛN˜Û¶Ó‰äá�Ëã”c­/н
Îei̬¡t*—‰iX›VÊ“¬âù€±ƒ†ÅÁ2§I3­º¯·]¸Q5TNh�‰Fq#ê±f¯y|]EMUn³Œ=ÖTCfI¢ágŠ½iM‘m¡3	¥}�ýa‘læç!mÔëh_>3L2€K,{¥E.i«÷ÿ–ªÕùŽª1¿3ÑŒO¨9O“1ã¥÷¶Ì綻*­ø)wNŸÆº|—V?!¾yµCÞ§ÒËÿÓñ_Rv÷Ñz��±è‰Y°,Fìð3	1ˆ¡‡tB¼~ºv‚†$÷à¢þ·H†gpúC9„Ò/8|»
ð
Æ$’JÁÇ�A›pk¿úrÿdô%ôJŸ£ƒ¤’Ky÷qô—A�õ»×Ž—ÐM¾NÌo < y‚
s7Š›Z­aôVámÎW· ÎPdô®åZÓG^›#¨ÊjÎu4„!ßké#5Å Dx³té„e'z(C[;Q®zoa�­w±ìcâ!®ÖЦ!~L5ÁøSXËŸîûXfö¿áC7êËíÕj2ÑwàÓ)fÇE'WËÒÀuñ� P%óËwW5”<;…¾N‹P‰†=/†ÀÌ~@·P¾*ñ4¾óxÀˆûù�g.ï=t$	�$Ìß«#QYXdÆLhm”8úÔ$Û
JšLËLÌóWÜOCU²¨ö»`B{Ýíi&}/-¸wªã_ÊA©›J툒§Ò�÷펞þ
Õx›˜²§á�ãÈšT²µ%µo(Žë‡Žk:¶´I(0mU9µ­)ö¯šJ™[¬Äº35ù“|ÙoÒkýº?‹û}l­º^ÜÕxÓ±Ð@7ƒ=E{9 1ÈÃr»jäÒƒ†…ëóíéæ­ÐxžÁé$}öøòJP|«µd™™‘€;n)k½ƒ¤5…4à
n·<Œ¡šû.ª¶O±†•x…!Ô´ªLm¹�¯#NCPu
iéæ�8Ú‹j³ùéx=rçd€ZÞ·¤3ÛsÞÅv}!ˆ`æ�'ŒT^@¬7yLñ‘žúYØ¡©ml5¡¿A²$çßmÒý¾TWn�	c³åoë'�cì•=…!ð¼¢xèɉñ†’œ\ÒÄð¯T¬4T®Tz¯£Iêzï´©×Cl=¸Îл
%d#Ïc"î@Ò¦ØÒú.‡$oAŠ¤‘µ«¬À£í˜"pøsx
w@ïÙ­†:ÌõÚ½±7t[ºÀÈ“#*0S!êu†RCóŒãõýi�IÛ¸gÿD€!7¤,+ýrö¿=}:ª×ªÍ:xîÃ^ΚDd˜C/÷“´Ê´ƒ�ØÑ;™�ƒ/rDßO"l”ü°*!	…rôë[TBIn
ÃxP„¢À¬,		ŒØR²…¾Ú
 ¨u+ nàÄ&­Èp1¼à7Æ›…
€À=~
ß½1È~�Os‰õnO\’„’0ä©dI¨ðýßã]G¡ßígæ!V§Ù!b¯êú¯áoðÉáïRÄpûæKœAÂúˆâ9묜Ö:>rñœ~|�yƒ
T3¸“j71û—ÞWÂE4þJ‘#ɼRDyâcÛÓ±àʲŠ/q”³åÞbR¢‚EÓÙ–)‡.kX�÷ü‹ks:y?’÷®ZˆÖuŠžM©AT8ðˆ <‚àœ/ÏO(S�ZÂÊ“B2”€ÏB¢V²¶='Ý¡³¤Ü¼ÌTÛb€€`C	0Ý°°³»§ä÷´dÓdrÇÓörgfJûõZBŽœ~ºnmü©~¨Åf¾ó"
™?±5€ÞD�ýƒé�×\Íp(Ö壤mwÍÖ b„„ͱ”�h´,Ö"?i*C¼(ð…E<žNna{
<¹xÕêÕÑ=¶Nsw#L6Ê$	Ê-
³›N‚š(4„\òN«ºBsD©»îÖjé]Yòº;Èû!õÏâœà?Î鞘¼:íýµ·É敌ݶÂôXVÒa›Î¥Ç>,}:h�7h.b×ɦӜÈ‹šë¹2sÎÆÖT–[ª(lK®­R1¢
×ÉcåMÔ‡c‰ ÔT¿”FݔГ¨J××¾¤1ø¿ŸÐ†ÚùȦGø‚dd8ŸŒæͳ8XƒÌ#Bmgõy�÷„‚
×Ý�bÿ#A]Ýð„ü�é¸J°eæuB<¡H–'�‹
ž eËÒÉŸ¡ù›¡Gœ¦ÎÔ¡š@TÙ8qµŽÎ¨FŠ=Ô=þÀw½ª¢üÐf¯WQS\ÏÝcèÐ=´µÃÕO|¬µ8Õ=4ÕÔþ£=^3ŒÀŽÜh7 µÙo¿Ÿ›4ËcÕјëË»ÁÞ›‘,ÕVûNaß¾<ƒ€Ï–c·tvAmÇåÈàZß&ñÈwã²ãoî
ApS¿°9´$ôÉN›BÌäL¦Àp˜g,ØT Vwß}„VLݾì"lÀ×
2gxÝqk¼žØ4%h_È…¸†HÍ–ˆ½;�KrÆÇ l-¢p"3^õs}úžf©pB`Kƒ‰J›mǯ~1ߎ]´;BšjNYfîJbѦÓzƒxÆ.„%2XTÍ­ê°óEy:ËV';¸ÄÒxÔÙÛ®3”JÉ%Åf6¶±.•‹
ê‡e.˜ÿÁ™™Ìç~$=૲ҷ{Þ@ƒØlqI‡®ºß£ªÉ\=¥´”éí]ì³mq”SjÕ[5µäñÒÞ©Ïê©$¬5yz7FQ`pòá„5aÊ
ß±Â0ˆÐF	k×g* –®T­–¾U·>€“‡@j)²Î@½Žfk‡dðÉ=û+×BMpY[(k"ÎôuFʪ¶3êM[¢6ƒ!H4ah[,µæŠŠ‚W,;ÆèýæXÑlzYÛC4œª˜B³êø™¡¤3À3ÊY“e­«Ò¯È¼¥œÂ´Y¬ÜF†Oç¬Æ?Mžæx~ó$ã>Ñà,ßUÏw	Í_�«ËóBÆ•8æíV¢Õ“äÜ°Ï;'_Ÿ—•2™[hkbïÔÁÏ^Eæ�§òév=ðÿ‰ß}ÇŪ;÷g¥…“�tj peÅ3R[Ìb_n1e´CN.ìÖ©Lè;kÃóG¸="ÊçØ8c­
Àmƒ|ö6½x®Ø¯}øl￈6û²ü0þèôÖ³i»M°|7u™"4íƒÁõêÃNLa¦-(Ѧ¨Ò””,U�ª‚OX5ÙW£³4˜cáz~ƒ×ÞšV¾%MCÖ¨º ¨-¾�pDö±¢ÂÝ:=©Àµ*Š‡hƒGÔß»€q~™°»ÉùøoýÛÖb9�Àá!1•%ª·|±$�Ï«ååá·/o×�ÛwLB©R�ÝÙ™™™ÃûóÓ­‹F�ãã$„Õíùä¥]�‚ˆœ¾ðP�k@k
A
‚A0¼”Á¤/
T	ƒìœ`?‹é°Ô‹�Ð`0½yn»Ø2pa¢©ÖéƒÅÉ�Â9«�«Eô#RýŸ ŸÏŸ³	üÐ3mÞîjª°”SÜ\Ñ÷©ò¾3¨l¯j Ê˜|¡{ÿj/é:‡ßOݺ¬s…4?âS§5nÝãÚgRøºŸ/ÑWGd¿ÀÍïCNŸ¾:ïÄ@åDFG8™É‡Ì0®44OáÉØž0ÇoÇÊD¦û¬¬ÍŸey]IZ¡lwL0|
�„Ã0Ã]&#/�lg&ËßA©»ŠÚa·ÞˆÃË¡^£Aи+õaÒ¶-*ójë\ÀI¦õ@{¨Ã(É øæiâúŠ¬PF.ªo0جÂW
Ÿ‰T³_Øã
b·œaqP}@Sq7Íý¼¢VÍƪ“6xUС:£[J�-¯G¯À솧 �”墦`ÓO�Š1™fty™´.vÍ,�[€â*³jk!ED³a ÂTË�*†TlJhÃÕ_˜ ý#SXÚƒF–	(d=áîéÀú”¸ÏLµûü«Ä¬Ýݳ¿]¯;¥|é(h$
‚~r¹G’˜Ǿôôäíf9RÕ+ßÛ¹]›¾ûyGÂ}&UJ2éÐu+à*ñçèÜp÷�$f¹¯ Üù¯_*M¹Ÿ)v’\yÓ?ºõ„d4ãƒÒ5|šÈÂ;
Ièh²åÌ"¶ãäNLA�h‚?ã¬>³
öI‹àÑcj#ŠÆ–�nÕ�¡Lu­{]H·exB§�$cLšÐÂØÝ~1¡éoLt¸&£$ñ[B‘ñí¯±‘Ä€Œ±’+W,†k h5ʬŠÅ7.
ªmFGÒQ‘@óáHJMÚ†Š$Ês†…’â—4%8:Š2lÈ=uèM>lA°T˜*CÚQ¥ž<‰jì//Ë‚.Ðûd[¹ ÷1Ë&§V›t…‚ó>S™+^QJ*·öP¢2«…æE�:	rW}³³�&qÇ-üŸzÁ[of„Á�

}apZEáˆ2L€]C9V…€ö*‚ùÁuË0k‚š‘š¯¢ð�\´QhP„ÝX�
‚@á
‘$b˜Ÿ
àñ>ûòzyy‘§Ábí3YÇÔ«
ÇÒ¼Œîä@~Ìa£íLØCMæ.Qç¾9çw¼}Éô°ñŒnøSÞÈËŽÞiô⨌c÷ªÌ×Ð2›ú‡ôõ�b;gIgB*"
9ã1:màûÊ
2zƒŒá®3ÊÞÄÐY‘oÃ}k~­nm‘Ï=t;<á£ÊADDDFûûšs4F»HšW¤ù@d
ëÏÁÿ†úaïY¡ÆŸMçÔ{.Æ¢šA2I­N>�›‚çS)\U%굡WЭ6-‹z´J¨ó]aA�”8èÇZ‘5„ótñ“ªW*pµ’3›¨¼R·W)ìΨµCC(dÌ,¥dæ¨=ëòæ½öQC3Õwm/oG*Ö«¼œ´ù´
'Ÿÿœø±òkÏ}Í)Žíõ:É•N
*~LoC o@ºšw_–¨^ãвl™å�ÔúOH„,](‘lôd9úôrÌ.ƒcp�™è꫘ËrvfXÔ5rÁ¡ÿ”Aç~ê%—yâc‰ÔèÇ×LÀŒ6LáÜÏÖamï‹:Z
Út+Ê5èl+Pká‡ý8a„ë¢Æ¨°,²5rÐÁ  ·u×d-ºä�&¹¾/Ÿ–¿Ë§ÂzCAãÕW­á:½ïõm?=4µ‡G‘¶â‹åtžÖ¬ƒµÌÛ<¶øçÉ�Ž+ÚÄzaOohA¨:¢’Zˆ‰ÏzLA²gTs¥·úió<�¦üÄTaùz®­/êÌÄlÂújܯ�ãñ÷ø�&¨S›6½‰dBþ–øü™?ªÐ°‰â¾ºOž!b"¾ý½YŸI‹^ß=îKþ_>ø‹sŽ¿‡‰çàÀóže ;ÆkªQΞ
¾/1
«z†ú>ñ¸c¾T¨Ëäâе�jGÌe]k8øC
ï5ü(��ݪ€RôyNŽÆå.vw(*´>m›ò.íY‘<ÿûd\¾êžˆº0�Ì4›¢‹Â›’—­ßv\Ð×\\Š³}”ë#®±ü~¨e…tNKåK�ó¼2r¹Ë¹•’†ÿþ*	„´X�
§,Ä‹zC<ÞP)TÈkðJ!5©€»õüÐìH¾‹…„Q¬Î¶1³s§J®êj ý
ÍZçÍR6UJËÂ
xöãf8«õÎò‡¦éþ‚:	Û��Q§�Å�uÔã(€D3HØf×;=Ðë­ÄHj–«p}Ÿ÷
‚�3‰Æzuâ^
À19ÌmN¿º)`Rƒ‚@A !B�6A Œñ§(!ɧ9<õ† ¨¥ºèV^36*`Á"ÚjH†Ð´¨*Úa®:B?Ž5Þã*tWl™Û_>°ÃvuW¤4kÇUѦ%غٚ%&„�¿y.æ†ýNþAô�>,‹YA€M}ú¥ÉEÛê¯z7g³úžæ‡À’^sHD_Ñ‚Fn<#$&ü_G ñE‡7@ï
Üžå5
!hE
J˜iˆlʼn¨fÖÀ|`{kßAÞ ;6
O`„*@Hê3äç4&®ámuå)µ3áñöHŒ­{#l�Þ?�M'G»ÝÕM%ÿC‰¿Å�“­o‰¹¢4'òñŠÆŽßyš|lÏiü©$ÈCîÙx¨QDu½œ™Èrúµbzò€t�€l]ZæÅd$&xôHQ¢'ÆjØÐ$‡`:h8[ÈcË(Ƶ¡RqTX´-K»ty·ÔÝIÁŸwÚÓg}Þˆ™Ò•ä\ià{š‡‚7Õ¼%ÒFqT¨·±J·œT¬¾­>1œ��- ²cU8*ŠüLÊýöÂ2á–ü\ó?ò°|tÚ20ÍAìàêz·Ÿu�Ex•3�Òzö´¶„Û¹.kÚ¯Œ0Òø1÷šŒÜшxµò‰ò­øê
#j[`hqµÛE!°j
Àj£N"°´“-Õ̧:qˆÛ­`Uu!�׆JÌlêOFq1¨¦4àÒÛ¨5á@h	ažÝkæp‡ä”Âý!®œm
Áž
¢Ýšñ€¨¤5a~Fj¢�Ôí¤[q	Ï
© 8>»w
„…€_S56jÈ%˜RaI¢ð”â*ÇJÐ
g‘,Ã>ÀÙ®h‘Ö ± ʪÃuJ¦QŽÚÚ&Ô€
}².¢ôí®ÃaÇu>±Ðei'`D¢æ)30ñeƒ{)ÏÕv»ì»mü9ñ
 6B:Ãf
ð¨
¡h‚J Ù¢WAŠ˜RåBе\„ù†CÐ0×
€«
5î35!PrâÈêñÿœþíÇŠI†•–«·Á
 `êe6’fJrx0Bü¿ô³�´©ò³Ùõ·ŸøŸöÑfñsx‰<ÝÆÒ~»aE:{6K�»ºèëúœÚîQˆd¿ŸÃ±E
`N�:B–†»Šõ¯‡;š	U‹–üïeæ�Ï«]•kéZS7¯‹µå�ÇaGTRtN+yÍ	JÖ´�hÄ0ðª[h¦	æ_–ÕB
õÖ)‡¦“ÿŽž„#w>UH~“cÉ2ç˜Äu¼!üÕý??®dÙ+謪'¯Å®„¨ªÒ¡Fb�PG5Uzõ—k‡®5ù$ÏäÑ¥Dªœa2qz%ªsj	ZjÅŽ�IôÖçYR£Hº�Yc–Yš}÷—íw~Ï�=½DkZ¬ïyÎ1r”F÷œÎºo?ÅúŸ—rYôÑ,Ù2cZàÇæ¢Ðq†©•øB³Ú·#±+ú‰Ô8ÁË).vî¿MûzùiÍ⧽5òÐ(æQ Tcµdœ*_óæäZ‚³eMt§®”HÎ'ÛÿцÅrJÔSö
çB<:û¸‹AÒxЪ臇7L,…“$/ˈýŸn1oD[´~ws-‹‹j•ŒPìƳC&bã$±¼V	Ÿažï{ŒX§f3–Ä’
‚†¸`Pc
Y§uQ2ëÆŸNøŒJxítc•ã	dœN	\_
Y|RDà¬;äÆ&c6B‹`¸�F™šL[ÜÒ«¼Ö«Ã!XØôiƆ{˜Œ˜Æj
<¾në0E[fâVH‚\uj¡£.cU§�`ÐÈ�\FE–S©vZ50íEoX£9˜uœÎ/{Ös§Áę˶`Þ·µg3üJž
â'UÔ0GÓ!„	Ä>šø](þ•ü›M¤Æ8$JÐ@F=¶/ôa’P§¿ýŸBþO•ë¾_]i¬ÉðÂbeü¦—t@‰ø `êWåü¿2Ff¯€o×¾„=>_mˆˆ�-Ž
©Ð‰ßzØKìü{ c(–:û\¬½€ù*ª›_ö°—'aŸ–gÎk›ßñ†�‘å
Ë)Šò“):FŠ¢nãµ»ÜGvàÍjNƒ>}>e"�"Ë,�ÆÁƒ<ÁÅ!ÄRÑ‚D.—ÅFÞly¿C£Ë¹û=yíýÓ�${:n\ÑåÀñ‡ýÇ~Ú½-‚¯2c#¹Û¿ô
Š¼¿?Å]ýMíl¼L\ÕÎqó1;y}Åã×?,6°8ÁÁbï{ý˜.Úñ°Sc’1�_®
vÀ<ÜŸ!tŽ¡AAAÁAAAAA`ÀÂ`‚`‚ ‚ ‚LÁ†–B ‚ ‚ ‚ ‚ ‚	¡°Ðh‚CŒØA 
A°ê~úAg|#�b=¼‹ôèd[¹Î�ü0¨^>À�ÕíRHÉ´’4HØGËV²¹àÄT@+[ÈÛê‚GKqÕ‘Ì[}%¡®ñ:æír‹<¤pª«¡Se ‡qÑÈ#èWÔ9x¦;¯Ä´�)aÌ289@d B1²‹¸`|¥NÍ”ñ7øŽo‘xÎÍ¢‚¶�­qyÇêá!øiSckƒÃk®=Ö8MÓ2V›W±ª‹‡ç¹:C��Í£„œãó8Rù€‹ê™Âó„¶w’Ðo†Ó¢tk诶A;]¯Ú®Q
l�g¦PùU%êmÍœ_F‡‡H)¹ô²I™6/TÞöB¢XÃôŒszÝßV¸ß(LzÜ5ºoÎ61ƒ@uzpùd`K\/)4ç„þLœÐm´±0EXÊRO¦À±›Ê÷óÆÿ[JŽËò«�Š#C6\{-éŠ�N9I«P$�-wÇšòvÒüV»ö„dù|µ¿òÖ�(áÛž.[í¤¦1;þ¥˜ÀÝãaè»é,xv—,óŽP)$êì¡–Ò÷¹	2o/Gê]LˆXNrî¯�Rɱza¾¼öMåø\�?Kfã÷SÇër/‘š™õ:/¿Ýw}ªÝÒÞ·ä·2NÐgÁæÕ6qÉŒ	Ëâ
.<¢O”N2½Ø�cR]»j[†Ca0pñI×<÷Ø(Žÿ)%~<äòä~“	1ùA4ž¤cq'kh£§®WŒS)¾H‚Rh'ª{©çºœ.VŹ©^F=·ƒÁƒu8tÃ/å×ø«íµîÌvtµñá`µSâëûáÊMö_êÿpŒBÀÕüI¯2Þ£CoêY-ñðÕÀQIÙ�G"ÚB\¢¸ÚGa{hIåÑaF%ݹË>bvYÕšfAé)ÊÊhÒï‘km‰HË:NÆôŒ*RƒU%mÅ´už…nXÎ|ôÀI"
J`ÜÈ¡†@©Œc&©éf3Ñð滫Àt²ù
N€;N×U>têóqpön¤’„Å$°>Å…ƒ@B=Ÿ9ôž³Ú/ù¡¥+õ½þ4Ügõ¼»-8Ãýï8îæK8"˜"($˜ÓgÏÎ
ññí>vóùÿÝ›Dª("¤	0I’))¢•ˆ˜€"$<ñèøCX\,þ­ðz�²ÄOÄéîT 'Ä8ß-'—zÆ
ýG8
`Bìâ'ël ‡˜0ƒcŒ©ý^æ
)@�%4M˜‘4²åë¼8¸J†ƒ€$wJÒ�9
�K±&CSCE CX@·ö~ßÃýúiÏU¨’ìæŸÏ?ìÊ4>$fÉ 0ôkOõAÁ6°
ñ`N­°i’†$‰÷ 7¡Øètt¬w¿ñŘÑO@ÀÀ`«X–8SI‘”Á5LhpÂu†´_CŸD‡Þ•æˆTé)0ÿÕ}=£Ä85Ý“�o
á§`²+°èÿК%ãpH¤
Qm!õ<ä�ÀÏ!¬â#‹¦hÔHÁƒEiÔ«¨Ò``
ã<‡S̱ÜBдDRŒ²Q:Aðµ
9O),6¨°X°(ëH:UáqŒ©0©Kºû¥,ÖÐrÛA�[`î^4´A@B©š¥¢¸¥ª°ÒEK@N¼ó›ÃrEÈCûd5(ú¥N%Sˆ |`2ô91ââÈTà©Ü€l�Ù
¢"›{J�”æEÉl¢‰€³œÌGË1xXAÈPÙ(d„Ej(Ø‚7‡
w~£ñ�ÿµýu"þDûŒ�Iùƒ#퉗ò:³´0]Š5^Ký‹eB($¡	$ä·ˆ;À݆¶«¦}CN–³õWú©(öÓFEtZã„A€ÀFä1ãb>2²g&5éýJ§$^%´ûLË::Ù°§—�¥hOÏw›'WN6ú«EÜÑ2ÏñÛ¸RÙÈ¡"06´Oµ
÷"[½Xìûͺ–áȶ‹úrÒm�™�Ô¶æ5x…q‰QÞÃ� ›ytàâIùrdÿX£ö�€	W]
R>iŠ�0	ìqi§âÝl�Ÿ-V4Ûm\‹&MMrLžÒHF@��&çÌû˜Æ0Ä#×Ô_<æë9˜|°Nš¿s�þšô*ŸÏÖñb˜—]¡Öún?[3SAnQ<«©/Ø¿R÷/èü
øV:=è4;ƒí_Ø;.aóšyÎ{Åܺ.Åx.ˆŸçZþÁèºe½}Qv]“)a1X½šþ5¥ºê»-
½yšØJô¦—¹+RýIK
1‡hÑÐçI;’æà/‡Z[ùZ(pbŸ‡¤Ôß!ý¿æ#¡ÄqÄ‚�

æIL±ÐÍ÷£&%©ë¾T2’é0÷‹ÂñAÇfß„ÎQGíe埫iøL“ôaÁí?„ábÑHÄ3Hèõk„÷ÌqÝj™í9ÛØo6Ý…Á2XI‘Ö6ÚäÇ8üÆoóÅ€%•K�	ˆ6<Ö?é ,<%ó…ÌïéÕƒªwó`O°Ï×�ÀŠÄ�Bœ�� nHAŒ‚(©N°©�2‡@[i/‰~„à’ýYÒaåÔ(_$ÈÙxðW0keø‘f#ïêµ9o!Í,"+Ì€ëˆw€;A—ñŒ|p|þÿoBVŸwõÁ–Éä~çòƒ $HÕ(�ÌJª_âþ¯“½PãAˆ ø¾jþ÷×؇iØ&…ØIvµtTµ}>[àdêò`ðt ‰"ˆ°Æˆ�…©eÿ…«üœõgôèȃÎõ¸óT׎“Zª¤¢½¿ø?1þÜËæσDýÖþˆþfø!pu´©‹Lgøù…A5Ê.–¿:¥)Æ
C·ô¬¡NÏÈÙ(FåÆÝÉÃ/ð*W!+„±þ,}1­ê¡5ñù�."É)]Þ!׸
žéê;¼oQDB\8t?ž<å7шi09=§7ó™×@tè¾�BÕuþêxG¨ØqânÄ0; yf”Þd
Â@ddOØ;¢çcõeåϹþºýòIZ¬ÈŠ¬*ʳ21Ȳª"ˆÉD?·ûÎðà•ZšÃöz8Tƒ'h’,aZs�÷�úTÜX½¶9-.VXVˆ˜�+ÏdÀõà¡•ãôÉ5°¼ â\¤
VE‹—š5áIé´ä{hl+¯§poDu…Âo[iª€wô2EI€À�›Óç-Ç,J—?·«[œXdžŽÝ8�k¼q$Ô_(ŒÄM’IJ�žÛ�æé�zVà3›Ë©Ì€Æ¯ÖúÀqï}‡<5Pòbž]`Ð]:—‚ó2†ˆÙ›>„ÖzFó¦Aª@*…&œWP©Ég€ê(®Á6 ÷Ä´4е�+|3ÙgÇ+Éï/Sˆ¼¦Ò’ãÆø¹¦Öà =/¶hjTÄ8^m%8:S™uŃˆÿ„2òÓª?×H|K‘:p²€ØN„yG0Jw“SÕT@{`�ä˜ÐRÕ	–±ðA5�¶ÓŸÛ¤íLƒ×
(ª%R…Eä%	À‡J„OÌϸ\pUÎ f°‚h_P߬~¢¤Ÿ’­Ù‚§A;p,unræSÂQšh�=€Ð�æCt@Ê—Ý)ÉŒ[쓬QÒþ\€ÁïÞÏHQìÙ?åXpýî6àQV›šK²RÄ`1ôóq6ÃÒÿ(Y
µA‡ ‘� oGµFÖ¬0†B¬ë¾*ô\P[ƒ�¡2ªL�Z9$ÄY5b¾;0ù\ø¤HîŠÂ'‡/Œ2að¢£�œÐザ�Æ[ºÔ”�©‚კ™®¥ÜgÌðxqpV•œ“
ý“U2Bž!X;Gꞈ]
H @kˆ?ayî^3� ôçp'š*©ª}á8Ü,2L	i �÷oJV.eÒaÊN»Þ8ŒSÏRtª}�œhï“4.«*�&(fL˜Ï¶ƒÔœO›èË¿«Î	±ï@C~…žÁÜt%T*H‡žñ±At4Xš&^^“³3W(-34@¸ÄÅM68�n2Í‹ôyö®ÚÈ@$Øê$$.á1˜ÉîVçd¶ƒÆüF³"ŒøEÕ/P¹¹­õ�‰U17-F“`ͱȱqíÔ
šR�”@ip:K�˜ù—bƒ­›VkfF2EÊÛa,K@©Bôê¼î‹¡R�õÏU4à ·¸èUKþ³ë>²˜Á—öŽÅyáJ1è
{Ï#œÓê¥KÝ’Óú‚'å�¯J?K?àF.yv60!Ò7ÒÈý¯]z {®Ï’Ê7u1ïA•ÙN²}×7öÿß3_Ãú»Íþ®ÑÒô['€h�
”cbi¡’¯’Y­¦øn“ÐÍNÒŠÆ'ú	ÈuÒQ›\v`Häp¡ÉBçÙª¨vs§ˆ½n¥“Ç
,²Íh–¡Ž�Çæ¾ìšÆ`~OË�úN%4QByÎ,;ª0±6èqwNÅæ®{¹"ÖFñÖ3§¶–�ãPƒð¨ô�!„B!„!«Î
„7Ÿá;—ÐbÁ1±Vê¼X¼˜¢”µÖ¤ŠþcE¥‚Áƒ•äRÔ-ìÓæ;ßê€uÄÂãKDa'‰Z)‰kvã´W„	BÖë´KâpxõÍÁÀè§ñzï«.SÞºªªªªš«kæð^�x'¸âL:*tt›;ˆ‰Õ¸stвCaóã`ä!ŠHúeT…„ª}2?à¹Dg¯+VÅ9ùTbk±6Þ/:š‡SaÚ…Wˆ8`DAu8üÄššÃ®.‘õÉ#Öš­—E†«ÇW1÷åöÜèÀÌû¼IP}äɌފSCOqŠ¦2=Ûj�Õ¡eœÅØ-dQ&‘¾�tC¡Û“¨Ž CÔžì¥RµNúªhýp¦ähª�w8��Ø;�lqãÃÌ…Pe1!3×™&+!fŠ¼¼jI<À&É |Œ•¥fá‰SK̳8p&r.Ýô`S”³b}rhŠÔ"/|qÖ�VøX`dlo!¼¸'°7ñ=Ðúu¦ñ´{ñ¸ÿid®ÀŸ£ý„püI±üdœÊÄ�ì‚/BGÍ1'ŸÏ9XSÌHv$!ßü¿£ÁÔÉ-­ÂmË*±>2ÔüÑ
¡D!\hçŒNZ皣(„ýÃï÷G~¾.l0§7™íœ¤Ðc*Î+*„Y€4•C@&ý^jf6£¦E÷O;$ÒŽc¬]XÅKˆÊ)”	“RƒÇZVÃÄ…ãf|óù8ÿExô
3srõç5ã
!Bƶ“gTÈá8£!ÈÜh¨Ai~gÍŠæ½ë¹ivÊ9C=¨;åð¼4Ûïcó\/€«ô;`Ø^Ž`6ßž·yÃ,B®%Þ¨†n<7Š¾Ã1>ZTï ÍÒ:|xе$â°ò.§÷yÙ§0Šq]6µ/…žè»Þœ§L,Fª‡IȹdÑuXdBŠë4X¾‘Ô^Ö
r�h
àÄL®eàÑ�ùŽ
‡ˆ}'i H-dåu·\ø~•�qt¾:ŠÛDåG›ÄÅÀaüõG[TƒÍ31†‘ñDyM"gÙºç>+|ÌŨo“]x.ج aBZ‡w^6]—UÏ]û	F{ŒÊ,éÚ\©I6"oD9ðïèÞu
©À6!Qêe¼¢°

Š©�Ðr‹B‘†Ëéñ6|LŸÓ5•’h¾|Òuuµ®CC›G�t7|i½«
ù/ºÑÐfnÔ2ðÈI$‘?-ö"åu ¨¦Ð;:ù”¨ºES[ÒÓ”ˆ{ë§=:ðï¥'Ûzê ªª²Âç8©¢B�xço„)Æ�q¥À7zKa2C6$cÌÌÓÈ1ð�ˆä	r ¹ò|ÐæZ	G_A†×H¶|m¼ˆîj‘6‚…Ô°¸†i~*çžî…
J¦-'}wxµÓ*è;CczšÇKQH$7£’ÔZÌ!ü •B�A¿�W¼Çc�~Ê•\L”̃Š�?„“ŽºußáÈ…ä¨í3i‚+n^þ(k©êB¢†zhd`èÁ‹7TxQý>[ËÏÕ@#ÜtàgÚ/NW³½u)Ü1rZæ°x˜ñ®™Üä>–/FÐ*K�Ì´‰×q°±l¸d½'bõ\Ú(Mh‚ÜWó†u.àê1
[q�RG@àUAT4^ð=
“IÂÔ¥‚T8-¶:Ú^7¥‚Á`AéÕz2'°~‚Ø‘Ïb ]ºÌMÖŽIæÕ	°œyƒL.¼
$Ôð/�dB»·|4dbl”>-»œ¶ä ;v¡w]îWZu^[!2.äMWSQ0ïfC²	™�*ÂeØÓsÔh¶¶~ÏÖ7\žg‘CD£°`}¶nmÂ)›å™K50PÖ®Ùȹ<ýTØÔ…åya]ÛŒ®ov鳘9
xÖ/é¥ÌsÈá­¯5þ¢Ë°kY^œ6À±)8`Ê;Pçâ,žq)	÷"/z+%?š�
Ô"i$r'P�~c]Oá„éoRO¤²_Á?9ì�ÄÊ#ï�ËU2yU¶¥O˜oñzjúßúOãgÛ‰ë>Ÿ‹VÞ-¿�“3$—ø³1¹&sõ mé�ü¸”u3ÏbŒ
hÈ’^Â+±•‘é«£«+%ØÐLò¶ûgú§L*g,ª!\„¸… YA-– A4¦—eâ|&½¬éVÉ ësÓsžæVÌÐ-WW”PV[°ªiùŒ��–Ên&QÎ
Ý·Ñ1Šò!�@WØ!p©OCº-RªW>Ü�û©�½¡Õ«;(»-]…â,,ûîÕ�Ùô–®LPùý3Ú\;¢`øà<´ÑN¤*¥QØx”\ÎE:ÐbIz-‘.縡
Šc }œ0QÂO!6`r�¤�q=&PÕ‚õ?DX¿F4*€äóÓ&w‹hÕš°R[¸ÛBõÈØu!Ê Aˆ!oŠ7ÇA!ЭÇâRì&–wU;TÞi¡"²{¶':j,‹ê˜º•Jõ®=
<ÑqÞG)hØfêÓHFNUr”›A.HÈ£Z„)E,"øN—DߦÅh&u4ßïà­ A~�€ä˜ÏzæíŒ)€ùÌâš�SæšhjSnâìÛ±ßÉ¿Ïû=ràô½2ðOÂVP¨¨¨„½›9ÆT7LÇ6;2{ÞÇ­+d°DøH£Ys?‘	H�·lt¾û¤QOœæRÃ1•ä™ƒµ3™É -ˆUž›âRæLaºðÅ>©§a±ß	ZBÁÄ¢šŠKÎÂ!`yîÞDÞ…QÓDº­Ý„e…"1 (Á‰딈†Ž�o¿Eu–Ž a6ÐÀáq0U€Ä㎯1ï@
Cꢔ
Tµç…Ì„ Š�‚sŠâ†¾¸—Û,–÷½"Â!a=—Ànz¾>ì®ATÓM(&T#绢è{‚9ç•3¢ü
X Â	k¹o•¸
Ô¤7éˆ�§ST†«@œì*A”T$uüƒ
D ÈU·rÙGŠ nZyX;!–'K¨’h9Ce^ÙãÎ<ê5­�ø¬ÌS
Ê•r.¡#»Ô¦1 È�~Kg�fsÁcKÄ@Ü–áh¦‚4ÚÙkiþ3úµÕ›œ.Z07¡Î¢N)A—@b׉Î-dÜ™w�dÄG@úŒ±Ý¡V’hó–¥+©nÀ„¸er(Àµ”i}G�ÜweàE”’—ýÛH‰~Ü> è¹ª 'cÈC¬d òPìLö-ÂmäoË[bÔöÂØòwŽw.îÙ€gì¢æ÷<‚fÝÚg'G’IÒ•å,ߺ&9´Àî©€ˆÁ2f ÑÏÕ·Æk`èH(6¥Ät°@és`�çNŽ#L;cÑ’ÔØSCçZSŸ+ÄMÙ
¶¬¨Äéˆ&׉ðP@I )N"<
åbRö–?˜:S8Å¥! —¯
0 b€Ib!><Äñ<ïIÜ =\¿�º¯f^UTù·ÏÊЋÚ�T]TºèoëŠ*å—¦×+&ŒnaÐÜ•”t9
ÁÔjUiôŸòìâ¹34è¤hßnõä˜GRù(äÌ,C·²9š’Ì:b….—šgàqT<‚Î.rz"
cy¨@é5TÝÅ-n—q¸@Ïu.«B€›Õ ³
Hr¢•·ë`'Vþ’aâB„%çعU=ni^Í@L‘Aìx–]-'~€„’ŒÒî¹SÄz¾ÈQýò'ÉUû Ä¡ú´ëï`}ùþ2øþõŸ°üþÀÄAÑßOËëAÿ£
lÿ7òÐåÁúOÍýÁñ(…Žé?P^娨Š¾Gðz~�Læ�E	ü×ûo þ£äÈ0Wä0ï�&Šx„P˜AAõÿ	òß]kó’ã‘ŸôK+J½ð~ÄÕû[›B)˜+Ò‘2q]#zÇ‚:ÚÁ¢`F„±Ø«	š t$
LØ‘A{„:RýßD¼Ó>�J­+¯7 IP¶ãWµéß;�*.ðÉÞoI€}p7eÃuÔš1#ò¬Ka#�r ¤˜ À3AâÞÁ°FŽ‹ÐAÉà»È<~†NÝø¹ïr¹ûðùÓ›¤$˜I+gêÇùýœô˲-÷‚±Îø:™e!{í]ê]@	þè"þ
9s 6í>ÈBœ.Ëtoù>J­…pù¬z?ϼ]ó¡AŠkjN¾²¡Bÿ·çîþÇÆý_ß
iýßòÑî¦5èó[…¶[d©£
‹+¶EÔÐ÷Óf"¶™âñã¶øãÇmvÇŽØë^7×}ãòüqÖ÷ί›¬sÛ·»wëXÎãž{ñ�öœsÖxë·:×=õ×n3ßž{ë}¯ý¿nûâ»qÔTu8{ß]øíÆ·¾yßnùçŸí|v×nyí×¾Ü_~7ÛŽ9Æ5®ÜuÖû�µ9ï½ñ×~;öç¿/Ï7zíšÞûvï×iÇ~sÏ7röÑCÖ@�Í¢Z
R@~ü«•ó
0Ò{‘—¹-&uÄ9‚Rp&D(ç;ÈèB]ÏP€š
ÑDÔÐ"t~¿NÁF.ƒˆ>r;.ÀÛçøªã))ƒµ÷e–™|ù
0Wýe¥6ËF›0J€B+ó"X´ë�‹(ÂüúvÚ`­*¨)kN„ºHdˆ
Ð:—Ás i‰JhŒY©^	}lä=gçÄ"t½;÷ˆÕÑ4_…¤¹[±0M]È‘AÆ®µ%Ò(pò°!¹;—–”Äõ�†>Læ¨à‘åP‹€H*£+�àA‰ÐŸjøŽ>اtž³ŒcÞáh@×ö*aH ÈùÄ×�H0Æ:²	µW%z®&]ÙXˆ„9„ªìLW«„Ò¨¢Œaå¢^nè¨páâ«Éøsá�BÒƒ�¹pâH4UFA!T4
i„§•M9ÀFôb­
Ô*‚áu
Çfi;e�E%Å
&è'ä6ôsî/9b½”zªv5
³ |ì2†fEF1BE�ã£Ô#‡¨\|÷˜éSÛLH&Øôs† w Ï �X~Ä#ã©ãïþ®3
ªªjï
Ž«ÑK�7!‰‡«ÐÜaˆL2
Q$p¤LHÊ&;„={¥Øƒëü³¾¢ªª«®Xa2Œz:bÀ°A§‚Ž®€%ƒ­]4Ï4à¯rÄ¢ø�þÊÁµ©ªÿ{Ê×F_Àä=›—rž"zEÉ€{àâjNA Ø9L,¦ÃR	ŽÅS¹þƒð³Fƒäœ?Ž˜ä̉}`0³çØ�â\,=³ö{p?¸·ée?˜ß~øtù4õŽŽO&—öă%A€fîJ;÷zøÆLI’W¿¶o³á	ŒìÄÕ;Wæ—ÎÉhvQJ¬Ä1¾?Hd`Ë%d_
:™Ð^�
g;�v<NËyx²Þ‰$b¿´Á¼[0ë?„ê,à‡Øj*ªª®Síqû%õŸç€aªy¸­¬Xº€tälhÈAÒäˆ
ö”ÑTœ©åà
eq¬Ú'†Ènä~%
>õõ%Ý€6ŒêA Šðç²;åµü¬Ûþ$Y�7”!ÈyÄr±É’q²×~R#³
÷ƒëפ�]õè—휃PI‚?6Á±Ç9ùƒ�yß»;™®²–-Åöt*äáìD¯æößkY"^I4{Î!ì B!A�a@„ B!„BPQEÀí
(7�\¢BrQq,µÁü2Lx©£\òbÄ»ú?MWçÌ*ª¨É:U!/©›Pˤ@°yè:•ØqLÓ±7§^õüAêŠ
pGOŽ«õÚµ
kctJæB€‡b÷Qd`À™£“tËøI žbA¶t�²½CΓÝÂئ A‹¨”ÓI¢ñŒå+­íAƇ•Cª€ô_@‹$O@>¹öúáûLñù@¾ÃûOÄHHFYǵ¥<[
H=€À¥À8Ž±:cßõœœü7È“3Hø\¨`ÔpTŠF±ôP	°ì÷ ÓwkØÎ¥[/Õ@Ä­�xcA`©*‚(JÒg)Üuø¾0Ðù§ðzçâÖµ.hGÜ×õbì¨>À"[7ñ )d]~­�ï„åа¦ƒï1�()“®.ermÐ.@—Тd¶2ðGéÞÈž;ÍA›t»„”PДŒ\ðÁŠ÷=JJvRZ^ˆãá¢#“yÙvù9;£ƒë„ùÀ¡Ž_ÅQbTÀ"	<ˆPîtO›{.á°ð$`º÷!X 8'


Í 7èwWA‘¥Âú瘸¡‚dn^ÎŒd@MðPÚ"ë�/‘L"ôSV©Hf;,
M×&ÖT¢µ@1F 
Áae F‚Šyîßv6°h$‘ÈÇ{µ q(:Å¿Bé®LF."þ¸?ÅØBT|zöœÏ¹±Œþ^\Ä	ßT2P¿*ÃO-0ˆƒˆ†ìNø!Kc|1Z)XriB ]ƒ“ÕÁí7m!¢g±Ç²AØA±&@nGÁIBWú̈1W¢ã
›j›ªŸ"’ª�ŠvýsÂühnµ1­\zv.ùÍŒ>Xê/R�£EHÄ;Žñ”RõÞ+nÄ”äÕ
ïá�ù¶J�Q‰aOæÔIŠƒÁ•ÆÔ= b.3HÂ$õ­#{-
€ÔùÕˆdy«Hö°t€z~ä|²,éÙÎÆ�vfv5ÞdD[ÈǬæ¼׿çzÜeÍ—rÔHDW];‡:¬¸ˆ\o•tA,m¢ 7
“º.«°Zår¹XP;÷-ÖÏù~
©_kºã<à@Ü'Õ@…Ï|ýñÏí•0!õ
g”"žº‹GÀ¾ß°ó,9ŸÜ~�Ôý´ØÞÞ…MçE®E½Óo‘™¨ñF‰Ï¼xv¿W¦êè)º.ŸÃ¶Tx²]¸øT‹Yš¨ŽA™†«âW ¹ˆ&Ìå÷Õx;�ù»à^0™329Ë@®!�ÊÐûrv9¹ß
ǹé:ÄUUI®/´éÖ÷lœÖ=NJmS(i'KFpå:eæˆ,¡£4B€‚{áF‚ð.wñϨ�wZ*é~‹ùŒ
î¼mãë�Ýèvÿl]w~{ªMUɨÂ{oMa‰ÍÇ,¢8�ùȽzúNr-Á³E¢ >ÃÖ_Š¢‹ûÀH½@™5�âÁië[áDÁ9ªÀ9Œ+_0ç<Ä‹²Õ5(š‰À
qcàU">á
ðqHB IÆ�8ÕLh`Ó;'ðÖ`„Œr�bº	Úñ	E¹r“ýJð
áˆ<�}×ÉC§¥�Œ@Á@²?�Ø _EøµÒŸˆà>æçdÒ(‹Øøœ’
¾?I†P¿‹hÊÀ|p|'½éL¾¼ÈšªT3š¡ˆ¢�Ž3Œ3Õï�ô)ê�êêôÂE†”?ˇ#ƹ°Z4yʯÒÓ>9§‹ªñÖÛ”`ÁˆgÅå{î�uÆžœÉNcrÁ‡…FA:ŒK!܉Ès�”Ÿ2çüK3Àˆ`­sRüaÖ˜*(@ð&_oÇÀ(ÔiÎ�ƉµPV
ã˜�$ÜPÚHšm°wlÌžÏDÖA™&üžŒ2ã•Êãâc¹
X›1Ìp®W
 ñdi€&¬RI{8àH;ùoÓ‰éÌ­)ù+RÚøBvÞmmcÌØÔSXêÆ2a�œ b@@ë¿…pG©N"PâA~2[ [0êBBÌŽüüïÙW@Y–*:½+лúùD·t¬äí]ëˆ
r(íˆùZ�!s<Òâ©`ÓJ=”IKˆéoéâ
’
kA·q¤Ô·µÏM%ÉhN¦/8$lôó@�µúA¼q\Vþ”ÅÜ䃒kÛ=sÛš)™)¨ѲÈ,2pðLdßÓÛ_Ë”«X^tX¥‘(ì[´	ãÀG@;v�î_´šì‡0Ò�Q5[3�)¼�$á@…Râ<•SU€1qB0Š%š°´Jm`ÜÐq“yà`Ȼʜ’UUUT‹UUHQUTUUUQUTZë³B†¶�N¸£�r¬˜ Â? ž@uÙ9�ý??°,Ä&ƒLÿ«\IÏ÷âxÀS2�ûúé~¯[ ±”ØæíàÍ™µ…ÏãsÈÞ
ºg¶šƒ·ƒwSå~ªšDo_£5Êmqø#ðRƒ�€C“ÕÐjš½"ü¨5†c]Î/¹? vÍê·>"Ó
ú¨hFXb‹ºhªvÛ‰ÛÅÁõ¤‹À’bXŠ²Úñº,Xõ$á¹/NsfÃ(
el´glIä6¬–²«ÜÛý³faôBæ€Èjy�
Z©Fõ=Î0pV¶æÖDÎÃ×Ï®w·L(É�o’ŠV MŽÙßÉú©˜Ïšàû†·:@$	‹lUnÌ	3vvá|"ÊåÃK¶#©~]Îj`bR–Í:j7zÒˇ¤vÖÒ–-õ­.«šño©@è•ì¬/¡º²ƒ®ªªªªªªªªªªªª.ÞkE5QDEUUU\ØRIw”
îH~¸n-§9ò‹öý_ׇ~N1u÷(ðÄŽ
FÁ;¸³«�2÷3†©iW@)rš�IÃã…*j›·÷� ™N,"Â0ˆòÆÜ ¿^êDÔÌÕhÅt.Ýž‰ßŠ©SÇLA‹:z\Ì÷Øó…bp6³¬VñÈ5[J1%éüiHÑo\©D@:$p€é)�¤;£qêõÁ°€öÀyhÅÑ`v¨b
úÒ	ùÄ‚]wGv�£›«E‹Ï2«ÁcHRñS5중n�Œ·Úk$‘JJZY ñÖ
ƒ©‡¥Pƒ£	-Y´sˆéH‹ ‹Ç§2ètÉ_V’\@ÈÑŸÉ+ƒ—ž2«ü)‘@iˆî­||C»£èØ/W>_×0í󧎗âH w‘j4”4AB˜\‹0²Àñ™=£°­.°c5Jîr4=8É!+fž�9Š»÷
]§®ÛSä7P•‚qò+¦Ù9�ñd@y€E#ºÆH¢dÒÓ¡Ôš9‰vjQ
ØK=ÕDÀ»]á)=ô÷L´¤2C®&XÕCÜiÇ�Z_9
á’Ž„ãõ`„Ü©ýÈoô“Ñd=ÐPÁ·ß]’ðÆŠ±X�t»&Ú|xNÌž&,àì¬C"è‹•ÀÒ0a��›LˆÝ�
=õO»Û�� Ø3¥°Ã	ðI;8du\N+Å@Ǽmt*£©ÐKz.Ë¡iÂÀ`¹V"ít´g

à–Ô��í²‹8Üj±€aÀ|¦hýÿ4Hÿˤȃ¸X÷”=Â":
íÁ6)¸¡"Ɣ찔¶œþ‰ˆ\Ð.·¡£¼O9L¬�ï0&D´”&ƒ
MiÜUän O0	/àÒâ%qÊfÉ`Ü j„ë3MUs2b©‹ž«wê.*
	Ý
«ÅÒ»¨Ÿ/²Ü„©À¬Xžåé„;”RÖz| WküQÑ 6HQ ær0‡!‰ó‚( AýD*
𔤌ý�Ë-þ߯ÚXð¾ésOÖePÝj¹U¨v&“æÓsb,â\‘PíCßX¸3$Paµà¡Ÿà½)`¡8–�¡ 
�ÂÐÙîÀ
ÊÈ0¦2‰SC"â;˦Ó®CÌzà5De¬hœXOÍþ²ù£ö“îŽ� xÐ%i}_Ëi c2Ê<ñèÐNÇ –„¤\®@‡/>·J°M_¥t6…�û	°A¸D8�`~ ?ÁöAÉ’t+÷ÙëñÅÁà+Þl™PÚ6€¼
'öÎÿÕŸ0y�·�<ð’�è{âo2NLàYð‡‡=-NN³ÖL =
bàÉ(Ÿý3Èùf`}¶I$=áœfÄ: 'ä)L@íJAá;óÕtñGS¨MàÎômñ„“â¡çrÂjPU�xÓhÍÝÊMQ.X²oÂÀÔPʼnÉ*ÈRÎ4‡´9ÇŸg¥³^“`[.G^ÖªZ†-À§™Œ†keÐU W
ßWN†™‹¡ßF±EÀóÜ™û:‚M!Mâ� ¡sÄûÜ
fAë»ëðç{OŸ(„``n¤`Üñ�©¡†] FšÍ**Jÿ`"øãQ
ñf€†""ŠJÂñÄ,V2BFN.‡ú°°l´t¬ÆMûË
‚üz¤’’HBv_¼<åq¾çmËÙÎdö”��Œ`j9$È#§ÊFnG>£~ytI…̃¸¡\Áσ҉6©™¼Ã@‘ð€Â¡!BUK!K
‚H˜õ mÞx‰`¸Œ ›.=5UÅÓ .=ÇîuLœÖ•K4žVòY2TPk¨fþ Çžƒ4;U�å©°_v`ufûùZø™momEìU±Q|û’ª–o)H¨´¨š�,*bYGtß²Û©­sÝ¡~^ˆ„Ä
±¬È‚Þ+Naçé‡0j±iE¨©*ZÄ€½Äwà×Úm*À®¢íáÒlºÐ§´Ë3PzùíëƒÖqWŒß�¬wAl-†}„tÆ`â0¯	ë�M7¨a†A3¿XrU6âbƒàŒ šâîÄ%
E#0AÂ8&!œæCh’Œl¶9	Óæ*7G,ýóðÛŽÁ‰èÏ…î_1£ãøª�U•Lú×�ñ�§Ü²"Š­ž
»	!$oVÁž“{-€í÷l
þqª"Ò”ê¸Ê¹b—çÌT€ÌOe&”�UÁ¢*)$%†6].y¾c»Ä^›èÖϨ¤‘32· DNLp7%@ZÔ×yjR+¡Ú÷^ÌgY*‚Q$&‡¨sT4£N7Ž$•éZC¦…‹ÆåدEá:WlNÊ­·z°‡8tÉ$ƒƒE_¨#0
fN–rˆÞ2ÝVž}Pãhú)`¿B‚Pto®É;¼U›ê¹†•—E;¤$$–u›?<ý;òÇÈDDpýCÍ×�óh¨°,ªªª¢*-wÛÛ™�/Bg!½/Ï�䟣U—^#ÅLÉò|§Ï?cÔlƒ³ñ3îûµUUUUUUUUUEû¼yŽP»q©HôêQ	ºÊ>ð–8ù<îf¾àvñ=ÒŽä>}Ï‚a¤†ù@Ñ…Ç€	èXtìV2"–Ƥ+Ÿ•s2C°5•)òé·Ž÷у½vF³‡)ˆÙ-ÉaªgÊ©¶	X•Fg¦@Œ$”À£¦u}uÕK‚3^œý•R MÜ,pBN›ؤó�È6½š›¹

|�¾ópöïíÃËü“Ö”ó°�cŽãdáçÎ0¬„ÏO.Ý·rªøìvgn7šÅƒ1'@òÆ„1�kRÖW³¯¤«véÄ8ÄÕÀ1#HHÄ"P‹ŒÄC†‚|ƒ	n5»0Ìø¤±KH_܃D}B+¾ÂPT†äáq3´·D‚”¨JÂ
K�Ñê
À:½ÖGJªª¯3ØÛƒ»‹{ÀZ“q�¬Âb3À5$lÄ¢2A’*É`A¶ÞZz·5‹R#z‹°—¢úÌ—zÑaz¡Û÷.~
â›=;@ô=çl^K†ˆM¯Ûô	¨\cýø™¦Åà~¢Úe`Wýÿïب†Pþ `ŸÈj(:„'è4ˆºC‰` ƒ@Oüa(ts„á†À‚xç8Š
„&÷ Ò,�€„:¢,0`Ä%Ñ
B€÷ß|}Â+£gwUl'D穱ºèÙ¡eEF

6†þ\ûÀðïO_„(b¬30-œ½pdrÄnpå¡ÕaDùšŽ'D@`pÒ`NÐYÞ^Ópn~‰Óæ§.ÉSfÏ3å„¡²g†>L§àžËÏ.:›‹rucdîù÷d¹E�báe¶æ±YŽª!ž®J%‹ëc	´µdøFû_`±A™a˜0ÊÇÊ×O
Ü¡¸!¸Ã£wy÷—ä±Sθ™œ+¡ªÚ•iR(–·
�©ÕbAœ¹ÜÆE5%
ÌKëöUQjhàó=³»»œóuÌôÄ¢Ó³Îöò3Ú�U	WU$¹P$BQ3ݱ$<üûŽ…�žg-æ�~o7]aŒÕÖ¡™™M/ÏžÞ¸	±�6¾%SŸ6Éž¤úÛÒŠY£ãßž��’ù¾TRñs.¦ Ì
fð*ˆÙ±RWµ¿Ò»ÐÏ£mèQÃt“ÁÎÝ:Éà+´‘
´6Š�	n"xgÐa
RÅ¥¥¥¢0˜†}§jé}–—µl½«²n
=²Ýí{ðVwÃÏ^+¡ÞÂ0�o^K
dÔê8}�þšwuhà
ºÏ¯Ié9:f…îEãÔõøóÏ6è„„´�ibf7”Ý_ϘëCë+D‹íf+ǃÖ5ݵµhøT˜f–l¨Õz×·ÌTTÝMùÁ|Þƒ5³¹yX'¸è2¶¼‚Ž3’ãÇI$’Kô/ò°×ÍYeyòtáÓ²ÇV"çT–'nKÖ1{VÊbnÊ]›íÙ	Yq±6ÛSU Î™öžIov@Ô‹¿ÇãØl­?øØQð0#˜à¯ØU_èH2˜š»#�xs] pðjü|›aÇ	Îݘ/^â
äfv“!ñFg°lk­qó׋tÿ
ÐO�}Š!á+–˜‘K‘bmd¨¹\%•II)Il}Râ1Uëo” ×T
i�½®’i§		!UR«4bê4tC¤}¾ÕݯOW
}¸ï1ÚB4’N¾äƒÌp‚Te‡p¶X¹�Óäpà¹T$›ýˆ‰¢ÅL`šðñÄÎüºêñ+}××1€p32°—"QÕ¹SmNfv_,‹Õ·‘&ºÛK”ò‰n‹×:‚([:ÄÝÐÛAÞtxI$’xy…pÓ”!ª=Ð0p@ÆóªF
!S]1°)&˜ˆœ©·Y óùTÑ@UQTUUUUURUTÕQsÛ§‡œ$Òú`WGˆO@fŽ�“š_³÷íl®X
é´PäÒL8ì4½bù˜Œ`9iÀ¶Ò7œwo~?¡ø>–/Ë`±€s Ò›ÁÁˆ¦–F!HA`“õ™”¤ðÀlÀ?¬?j1°Ì !iôóú@�™æ`ìçégLÄÜ.>ͧìF��ŒNÄ¢à•Ñ :fR
ˆˆŽ‡PÐi"�êóUa£ƒój¨ò#҆™B¯A†@Í­¸"‡¾'h
S�H²aºAÁÙíO]�M(dv鈦 ,!+’H#iV…—vïý†UÐ'8äIƒtC³�¼—1Ü
‹&“Ah»ó�í'÷@:AÁÂDbYˆ‚	ð?ä-&Ò"%B`` ˆ'ý¶�˜šHe‘
 ©—›»4y«
Ñ Ö´&±¢*"BŠ*Lð�ï$?æ
:ƒ#02°éxCÉ
ƒ’ËtÜm
°ìÀ‚fbJ±—ûGãCž¤„€à LlSÜm€¤Þî�É݆á`
²ÖŒ�q%ôn±E`=fëâ:MRõÆÄBõ Ýsú”ýÿqø¯©“ˆæò“ ?HÓýn÷Î,‰På"5@)û?¡pu{ÛûÈÄ‚m›'‚j^ļeà	Wý¨¢¿âº­�ãX+?�@B?ˆ¡ð:œ#<‘¯ÖBw8ðë;úIæ@0000=,ÚƒÖ^(i÷Ò€˜&Fl
ýP"0(–¶EäíÖWRå´vvŠg¼22›||eUõgI5ÔtÓY.í¹k`ñL®„°ÎK¡�xWõÃÁÛºL¼IÚBòñ9é'Of–j#•ásxø6oXÏÐo›»°r˜GÁ3ÇO
¢©›]ÍFÉ
	Jjófsx¨¨foL
ëшŒ.²kŒ¢ô�€E°‡6Eudã¢âÜå® ø„Q·ÝEëä
ðz�Âk­4
ÏVª-lbѤ׶
{š–kG´,9{8Àì4xÁ¥Œ°¦é@Î}ÿ#儦hÕøâ.àó®ñ960B…¹+'Jæqo+†d¸õ³Z¬ÀDQ†¶��¬j
†,�’í		@Ö+§šUeT WVžÉ{LãÀ¾‡
±¸Ød�(`�„–	-t¸8w‰1¹
^0'bãˆÆ¢Žti9\lP{ØàÜ¡J¡ÏŠÃÌ6Ž‡aÔ �àÅ@ÌAô�¦¢|´>Ê‚¤‘EFÄ-¶¥MåK7 9ºê¿¨9‚aÓ
$d$Ƽl“‚„å‘ôõ6Ü:h1U�q™™l&3ëxoZÖ¨ ªc•#B?'¡z’xEä8g�n 
þŠPXÛ¨%ÃB œr³nNì¨IP^aª€(&Fj¢"€DÛúòNä�Ó­O˜zødw!‡°é7–U7
Ø< y�è41ÜâbESÁÁæÓÚ/ED�¹4àu¹�ÁuNBAjÖA`ÅâåŠ@t70RT^ðCìÐØ9DÉ0Á6,F?D€¨`Ôº+löh
6R\2Aây6Ì$Yï;÷ob‡§p
cáÑβQä"2	
\¾�j-´ä@8„bƒà@(á ÍѬܓ7qëzV¬…* ¢Z-	:ie!HHˆMe‰�»øMEa0°Ä.Õ�x¦0 ÀgVŠ†aº.2Sy‚ìn 4CQ¡p–0ŽDdìhû@A@‡ÛÙ¶†a$b)¸šH2(Jœ8ŠÆ≈ÐÐ:) ²Qî:MÔ¡Ç© J'Q<�‡�–°Ü‚Ù³ïÀÀæñÂ
+¤¬6À`�T«¢)¹@æâ�ŒÄÂr-rw4Ru7 ß¡WÙíÛ…”ÔÉéÆů%Ôê(m¢ÙÊØ’HB(§ù£ê¸¿§Ë,ÌdAà@2ML
ûçVƨ$$S¸CÙ7›
›½½ÔS^ø2à'�Ä.—¼”ÑQï¸î3·q¢îàH»uFJÛQc²0�ÈÞ0ïy§0AÄ›ËüÀ›
€ØoAµpiáFnñ�)	mÓ¹qé
¢š7 ÉGZ
y³qíæ%ºGwá´;|½ÌaÊt—ä' *šÍì è-ÌæÉÀ:tDÎY¿5Ș˜0Q/-EðÔ¹±$®)
Ä
î«€ºá|Ñõ±é0(\ƒÕnGdäáñS…*ÌnFŸµºA(á6Cã<â)±›Ïc·%t`Ã0S¸2$`p‰à|¼6û‘¹l Ái¤#L¢Àæ—ÎöñÙáÇ™N²ðæt�eŽf3£�šŠƒë†"Î936�òèÒ™j<ånq±ãÞÌ<À\ÒhÖ÷Öà&.Ñä[pAŠ6	÷ 0…¼¦Íç}ÛÞÝý{�ä°PÄDH+M‘@:ÃÐÃ…w„±I`‰ˆ8¯>¢¼Ä#r‡‡\Êïj
CqJpÔMŽ„¨>$ EÛµ‡8IØõn”D1¸rò±ÛÈöX4æ¡æ""""""">#Ù"ÃÀ§q5lu—àñÊê˜2öG¼4häz[·
M‹à1 É$Šj¡O,ž—•ÁlI*‰†œá³°a†¾VsÃ1Û	ÔIäø„—§Ú%’âl¬9•œ¹¾i`àLæ1Ú-›®½98½'
[€ô"t„T¤b‹Y¸EÈ:A¨¥_h3#“Gg~�h™I´4D:Ȇn#@ø'©w�IÔgÝ6(üDÇ«�ì^�q(I}=¹É±9ö“윢҅tôî�:6Ì›§º’ËE°º’·har¥­¼E8ÝÂêÃ1È"ÁF²6.==½Ô¬™IÅ$„Üé8V	Y>‚…_.$'3Ð%¹eEËŽ/0�ŽQåí¯rˆŽ:¡•u@>h›½‘?Å,ýûíµÐB
Q`Hý*y¾ß»ŸÝþÏ£»§¿Ø«M®ëF6Î_¹¢¾P¨…?S¢#'ƒ0¥Þ™,ã>ª§ÙI ûl÷îÃb*5€gÓ÷|qW¡�ŽÅ>0—¥C÷™Õ™œ2Tß«OyϦ2
zCÿD‹#ù L�ŽÔ`"v®Â
“4rŸšk¾‘ŲŠÉ
GœŽºW×"dn-áÖÓ9æÔé¦ e†&¸y¥ÁÔi´­ qê
V°IÚB<¬™]ÇŸ}ýBäZ¸/Rç^µýªÃ­ZxÕ½‹­b”ÀÙ
ƒ{†oÚá× b—öŒ£.Oì	ÖÂý!,ËÌ&ô!µ06Ýa@P¸«Aõ†€¨6…ê¦F‘
Âà�P˜&Cܼ)åR@T©…A€‘`F!9…Á˜=jÀpzÁï
b¯$ÂT¤ZAÀàó
Ÿ÷kùKö‰2Š´W³õiÇV�µlÞXÇ"4$ˆ¯œsÚ¬'°Ñ~@LœÊ…¤œ	Ð5^ž¥éƒ€pcbK™±M0â
Ò5„BL„pòW¥°5tÑ«jvPï>‰"!߈ûÑM/æòÅ
-{1éÞlp
Fc#�Üa­Å§ƒH;W�…5Šó
ì­Õ®7Gž5¬Þ`”pä&!ÄA ªMè­Xh
= eßý!¨>­r²ò‡´Ü�w³`ï«mÿ$D-늂k ÿy�ù
á°ø“
…sÄ @ã÷æ™
YO`|oºÞÝ�¯\w#zÑ%
¦X˜â”$6†R(+DÃ&„e>ØOôD úzÊ`Ÿ¢”DH¿’›Mß�;ƒÝ
Ì9`ýdXXdÀca
æúötfS'Q³à‡Ú®G8+\NQït†ðÎl|ž‹ò|Ÿ‹áÌaýo¿YƒçÖ^@mÇþ¹Yê.¡ÆÁ
Y!ë‡!hFq;¶¡«<[¶Î¤h@È|!AÄ2ku@$ùC°Ñ®Ïáa/ø>jH‚”ÒDÊ~LQpS5üÑýòÈ‘ø¿o¯Øí¡ZYz[}6…Cͦaf7Ês?œ÷–È/FÇÚla±FlºOö†ùL~Çð&çP;ißô� ›ôΤa‰­UX N0¤"ý¤kày—ÌA ”-M
A
¤J‰÷bDýŸGA=;hª»ÿ¿”ëÂ14€Ìd�WjÓ€Kä„»CäLÐÈ!*÷Û­0²§ëù“Q�1)ŽI6a� Ø
2&ˆH
¯�×ð#�Ô@‘Z”C¿²¤Ê
y¦6ã!VžŒ0Ït­§’ºÁ´´!6‘%'g£m‹`·…JµÆ°£
tH6
ôq�±8DÉÅ¢€)c£š�
íOÊ…HI!Ðýà˜:"È¢™ø�¿ªPHunqx¢•ºAýпÃÈd^§ Pþ€¿ÊÇ›�Å8ÔC‹"4¡Âf,»ba„oW¢ˆýÿ¿ûŸç?´¤MîÙ¾ÙPñøy›¼&0
̲‰„p\†‚‚ ��„aÙ|{6ØÀÓ囼
© >™�Ä ¦ýœi3CAÛ>' Fèõ…ùB1ëw6i‘³±bkí
+Mbc}!â8îYé᳎eÎY4 9Š�WXF¡½f8l…Ë$²ìÑ[ÓÅ5–m .pÔpâ¡ë:³I°˜B`%Š§LÐKï Ö;mˆdlšµ€ØÙBœnA1Ö™”üÂ'Š‚C£oZf="!¸<:pŒ'߉Ó×ÈÎœNd:õK£¥NõÆ×*>ÂÜð¸åK
+Ô2ˆé4éa+
�¦"¯UjXÌå&<ĈB# 2¨‰!3!Ïáü¶ä�É)Ç®üöÐØ0²û®ç×5C¼M»íû!ô›€qö†¯\÷nß2•—n
PÕû8×A>a¤—¤‡ÏŽÅþÓyb×™‰ ¥Imnãó3׳L8—l.&êüO¢(Z¤Z&„JGIûö<¼äÚ}�TÀí!E
`ˆ8‘\;ð\ŠPZ'CˆàDŒÁ°0O§÷ÆTSkÄ”´I@h…
,Ã%¨ÁVd¸¶ˆsH‰Œ2T	UD²´°D¨PE@P
-D$‘Bд’TFF¥Ú‘2
b@…BV	¤d10ïàƒÕ¤Ç|€ÇÌ¥¤SP刅š*tØô`~´ÀÜUöNC:A(nært‹‚´	&‡€ÆkY�S8

õƒi„ivI4ìÔWw•�„'f˜»ÌãNP‘/΄!"bŸ7/¹*«rr>­i"4Sz¬ �l²J'˜€®+ù¤5='@ºÉ’x/xu¥û¦‘CÀ÷ÅN§aÔ]í°ª÷�{}[Ê¡¢½ôw¤E�g@UÎ"òw íd‚ê`ÀFe½¢Æ$!0¡Ô)_Áw-,}P·H¡ò^"”~ éÁŠvB$@1(�žHÔCûgÓ÷ËÂmµH&Gºu¡œCO ƒ°ÆDs‰ÞzŒ|“*n =�Ðü!à (ÉîOavæRwÒ¨´Ü1fb \ÏÅFMãsÓ
AÃð
ëÜ	H«Ó’€Fç¾^›‚I ‚6Ä’P±þ©H<Š1IÚâVq@ìMl�E‰CÀ?n,ÐäI¥*ø4Fƒ¯'êùÆ�1I�E‹.°ÅÐ&Xi}¥¡ÑõA¾…ö„iÉE2Ö
‘#³%�v4Ú²!¨ãª‹‘e*]Ú¡G!ÎDÍ48,¢‡£²NfvK¹Šqf
6C(È~ìM\¡0
Ẋ�†ñP€<Ë@e—ª@ 0ˆTùA‡ßkð

ŵ"ÀdOåâ‰ó¬AƒÄ34©ôù
áøðÐ}2-ÈöÓhÀÀéù*\œ>+:‡2„*ÐW0À !r�­È¥”�ÍËÛû?WÝû9ýëÀ.`ýµJ©þM5@6øÀÖÃT 'Zz	þ.+Æž°ÑØøÀÙÖÅþ’Kï±mók°Q'(â%�»�˜Ô ÛEÛ4˜L¬O/"1¼†é¨V35q-(.¸a¯x~:éÚE¼Þõ
Š‚ÊOÜ¿Bä\W"¸Íq_¹nZ‹u.Æ…:>€ c\D)æújƒRZCób‡Ø9›GÚ„:fT‚Š4"?4û‚°i `†%@÷ðO�(ÂHÔ´ïJ�n
È� Ÿ"@ö¸M`à‚B`¶¯›h:AÀM‡Ô
ÕhD …Àq	Ú¡EɃ°/
°è
€Ê�ƒP0* LÃ@Ì"Mï2Ä	)^´7,@•á€FA€db …‰%xR¡�URXÔR
‚w8y9��ß´ÔÆ­
µÓA‚…JfA´íÃn8ã£^½{vÝ–Í;5
(Ò2q¡ˆuÁ€)<ÊD4Œ !
Z=ý�v†a‡°
CO‹Á¢

ãSpuÁ¾`ž…èÂ}õ1`’©�\+>iÓ}䟥—Ùü`*Ö!À90Ò²
ÊVànPïõwÿŒÏ EÉŠ äC̃Îlà‚˜lè:C÷ä"€FqZC€kŠRZ�œ¼9 ë7
7+áQþŸè¡FAS­÷î
B°Þ@È5†
±‚ÏS�Ànäë‘�H00•;FÉ€Ì`¸†
 4Fà�Uiƒ¥N&1)š!}Tþd–ð¦'yLÉ®üù_ffffff'Ú¿aa%<}û&|æރ̡j‡¤óšêE(ŒƒÔÈÜc"„	1î_„¯ÓþÂ(¥5S(ßBH~²¿ºt²|F©KÐ:‚–
ñêÅGÙçü§§´û^´D©îJ½úS
Hצ¾Ýš6’wÛ΃q!‰1*D'Ù¼šû†î}Ff9î{*ËFlš8CN¡[$ü;ˆ€ÈŠ‡€ÿŸ�	�`ÀåETR‰ø|>ÿ^ˆµ>½@>tø!àÂ(bhY…¡$Èth!bCP!HŽ³
�·ç<9Ú§êP¤ u=,¯D€ƒÍš^ûUÞ«š´ëW½}‹­e¥jæ€Ü•×ìbàDï—;G±˜zå'“Þyú2ÛMæÄÖ>q zMS9"Ò˜
𸡣{ÈD†TO€ÎR×ø@ÇÄ ›„ ¨Q°Da�©&lëЦ…Žd3³\�ò è¹@4niv‘Wl–f¤#œŠp3¦4ö†xÉé+ÖÛqª¶qÀ5&‘iûˆ�áƒ!³ù|
ñ J)#æÛ÷§Jˆ�[n*cùcTÃUïðsAàQñ`zblj
„@dS,Ð¥±0gªìŸÄþ<ý/ãÏÛ?—lž(ª†
s½6a8˜5¤ßã3j
>=gÃç@?¬M"|!ì:Ÿ¾\ï`—sF€G(uÕ0`T~¸Öa"»â×'!sDL0Ò3C|ØJ�I cÌ¥è8p
áÌïsÁw÷²7Žä)|ø=6$(ã)´`ŠÂló•¤4íüSå{;>ÍS|(l>P³ë�bðJ³‚d†«¦¥ê
 ëÊ
¼$úCPA¦|¾Ãâ!l²Y„´½[”00´mMY•fš¨R7™·z1%¦–d36F›(¢"s°~.ÀòJ�3$8!OªÛ>Cð÷ÀŠ�•‡EU"d8DKÁ
>÷2²æ3Ï�˜TäN¬.|R!Û+„EtD6øÜC“Ò0ê Ç·�MMÊ·OWÆ"õt:¥Ó¯] `�a	"L´…CË0Ü£nK¨SVˆÕrdŽ,ÒÑFÍ
ãa鈠~P¢*ÓÛ
ÇÃ
ñ÷øãƒɉ
Οt(Z O·v¶ô"Ü6„|}CAP‹@n�ÒªQŠb¢cF„’&+Ç+¦'˜Rjc	•A*ì 6™"È#	HÁ–�7gÆAhòcã¹Ô:=~põ–ѲO´ƒÖtJs$003	1®‡Ðx†áëR
zÃ]:V8^¦ÂýVÛá�1[1
uŸ0 ýRŠ•F ’$L%›ߣuyýeüMÐ\l>ýΉÇÓ‹ˆR–‡::y’¼§ê†ÞÏ/R!&�qK'.}÷TWŸ?”’?,uI~ãÈþw®TPDµDEUê(rúþ§=]‡2@„Œd’MùæáÁl¬øÒý�åšZ*ªŽoûy`¦t=–i_�lÛGíhƒ0ž×@éîç,Œ
ýL€L"ûó“ç†^@ÛA³Ä†öü.þF;‹8&ƒʽ¶Ó}tRÎÇ*á·¿šnç«Ž}†Aì#íì´‡‡ëd˜f	™’d™&Y€˜	†a^â…h$ê"`�`UDDDDDDDDDD05@ÅW`‰þÊE¤º|’èñˆyªßðÁgf"=ùÁ�³‹©­ÌP2—âý·Àk5£íbêÎAÑææj­«ƒa_Þ6rÜH9NEa÷3� ž„D¤9@
Óú*ÎØÔO^ÿ²þ’
3
}dÖñ…¥œ;¾A�>p†6¸�é �7n;jòÄžä_DZß;æú
ßÔáíºwÁûÛšz‚# iŒ$û{ë”þÙ@^ýpÜ�8ÁC¤ç…îX¡M­YCìüFÓ×îú
®Ã"Û÷÷0qÇ0½2<'	 ÿ1êù¼çà}Ê”oïcÖÿFÁ€ØIK¡µ'CÅŽ8`@MKE	T¨ÀÀ%i²‹Xb

Œ¼0Ó=£JÁ@P$@‰iLs`ÀCol¬Y„–n¤"«
8!kí.HÐ"Éï†xï'QÒš˜f’!…˜é–µ•
4odÍØV–"b&H 's˜¡™c‹.±µ ÉPD;Ì
9.·Žtƒ ó‡xcÁoI©J	™"„˜º454Ô…QïË5æÈgQàÐ!aÈãÝf€h%²³ãçœøÌ…fñ·ÛçìhJC/ýÿ|‘ÚýšãKkÁx�X® gtâ"˜‡á“6\DüR°:Š/r˜éÊ
¥|rTgÌqS!”ìô#F¢÷
€r
#˜óþz™�¯ˆª‹�ØÃ!&a#–¥±É7[’Íò&B²µÂ?–šeÄ‚ëu$^“*”¦C¸Í(?¿uBžcÍlÍ9ˆ»…äÎü'ƒ‚9cêÃôó–„‘oR˜mP+Lp¡
RËQYDt4góæi%±¦›+M´Fƒõq=®ÛLb
K“«K¤IsÀÉËñâÂÍ/ó¯†\¤×|®ÏÝî¿Ãkm»sÏHËÉhf.‡Âš¶@ËL+0q�ß
øG&DҭͶt²v~�[œ»z°ä“1FJ¦MÝïB€÷7*mªÆ‘RŒ
¸êEaP’zB˜Ét-Ûn߉ΊT\Tr:%”Ö¤.".ÄËSe犰Üång(.¶RÃK³p0à×ÌXVÖÛ&Òw7‘Ý>l{Ë©.q’„5'´.؈ˆÑœš‚ýû@5½å\Á�Îõ³Ž©¤Ë‰Hf€¢L)�6¦n,f
 3FÑ’Œ+÷¹cTZ‘Ó°�@1¨¤ÁeÃTÑJ•"‰¢…Ñ–GZ"eÁ=)ÅWv
¡‡WáP÷ÚãÇêrÆÊ–eˆÉ¢ÑMîÒ.%AF‘�¡›hÖ÷(˜0n@†Ô‡2œ"t#6rršFµþ1Ú¤yãÏ([Fs©¬Q‚ØqaÄœ=Å”1œ1Ø/´È
ac[�>Øl«½ÜÕ÷y¼¼Ž™Ôãœë|@"‘�'(QÆXÚôÎÇVv³‹üÏAûkÕ {_´ó³THõÄìaOJÅL¾z.TS¸	áœøz9iŠ
Æ%S…,L’“\ï ÅM}¡`ÐH
S8YpÞš«¨ñ‘ðJó˜í4šÀ²³$æA „Á¿±3…ZHF±±œÒ>ÁqyÂ�Ö¬oœÒ!‰¿x�
$L‹˜0“„Ò.ˆ�I Ù¹yvb.
ú�‚+x5!@6Ц,Ñbˆ`ÀFÐ`˜JJ!PD*
V…€éZ
0ÄJK`p@˜FµÀ�ÁÃ,Ä23
V
¬3
”‚4‚Е�Xf,°¡^Ø �Xð›�X	¦î–¼Ã! šÁØtÞAÀ°Xp�×lÔˆCg4¡š6ˆJtÉ�[ো©ÅAE¬„UvÄ|Ò
ï2cÌY›KÙ`¸
šD}Óè`'õÓ
d¡C~¤’I%ôÅwráËÇ~Þ<ºøå¿n„?^ µ ‹ºBfB}Me/ƒ'I\{]Û’÷4eiÝqBȶ%÷šd41êlE6añŠ€0Á	&h¢A"É&††�-";Ð ›zMضïc¯Ǽ“�Ü&€ÁóeUWxdlÑŠf2PÉuƒ°hl!‡ JýŒr:ÒEÙÈä9"›Ñ4øšbd5‚¨ça“pÔýÆ…0ÔõðS• öôl[Ãîpì!PB°â,Ø-q{�}¾¶K@ïûû~Ïí£CR
žEþçû'¸Ê�ÀÊ!ø8Rà´�¢ÐL�Û‘ú˜D˜5(Q讳?½õ\6Ò’l}g­B)·žuµà
uÙb ûµÈw`{Aꆀ÷ŽÄDDDDDDDDDDDDDDDDDDDDDDDDDAOã]þe”!øœ
×iœB„Tû@úƒå̧<�1C"B¢¥`@RK:”(úÃØ'€^”Ð_(£ô�Ì™„ @zt¼Bô…¡éÆA¼ Ïˆ�Ýùï
ˆš2T_ïÌž!àðÀ*ª¤Ö‹‡gq“&Ðs¢
,
ðd¨3$Øb`°¡A#IH,QLÒDÄ
AI1%°RLAL…40Gò!ù£ÂPHO¤”ÁU)æLjÆÔ{Í ÑcŒQ†.DnCÙÁé—% ¸!XL™&M-Äø®˜
üÀÈÜu›ÃÆŠþÄÔ„QAã"@^ h’ŸõJBët·Ä¬QP0¥$Ç/”³ÅS³Ë {Zj–Åð¹·§£zÇ©^¦†E—y�E·z4f¨YpƒÏ¸2Ómd‰B$‘Ñ 4ü8aQLŒŒDP´Š@PȵaY�HLˆP„G2£Æ;ÚSóÏÊ~~vÜtƒœ?ÜAZù!@QIM`U
 þòp	 �B!ª"(˜ˆ‰ˆ‚ "
""Š Š+ür‘ÓH>L‡ò•%1$4fA˜‚©O'Ó¢óHèéàÝ}Ñx&*dRà�ÈtÔIÞ>ÞóÀ$XDä�
Bµ©�}¼GQ:
�à‰“ÇøîRòª)‚	;áD!ž”y
§-£æ‡”«R™x“†f¬rJ¬”Ê&�¡LsPã
³�j­Aª@‚Œ Ö•1Š"a‚vá†w:«'’ €ÌÌO>’Š‚êêbÔ±èü!¨!¸�Ò	1‘Ó¯vûÅã�—²–€\1àA}hPFÅÕ÷î* Ú@£×æó;þ üá÷õÏvÁ"ðH:¥¸†(Nµ¬]AèŹŽgù¶Î)'³å?G_Ï—
ÂL¤|]Çš>�ˆªŠ*½
_.Wݼû¯ÕWG§=ê€ÿ_âfH¿êÀ—š™t!#‘øþvìh1Ôÿ:³mZÊð ð†æùsL¥7^;_ÂHhýÉ™¶*QôϪü$°‡Å³F·˜(Â04u
¼Kx¡%Ê(öc�èÓ…¸¡ó›Í ÆOâ0ÚuvþÁÖÅA¤.ª¸@8þ
KIÇ,‘ö ¿RmØŸl,Á–‚FOÂ+L“Û˜g,,>Í]“1ÞhÙ²ò †"!"~Í{�t�äþ¿O+¤Ñ/ž
ü�䟺??Üzöoì #0×YhÄaÈÎjªŠªò›EG°í‚Á¡I™¼�õ�Ž5EPdf¡s&ÇYH`©ÿk”4u>?6ÓÔ?
{áýfK
5SA1,L‘-²L$HK1•
�„“�
�•Q߬Ȃp±ô~3é®ó�è8˜Æºlø~ ÄØÚ–}OVgSñMi¬¼ ÔÃ8±Ÿaʼn´ÂÈ?í°¦Ä‘¦ÕÎ)é�äD5
Û…#(¿‚•÷ÇC¼ª]5øëÖ™„ë4ŠU&³ÇW…&«£â6F*ïÌO›¸Á>L2Ì¨OØYœ=õ�©y‹Q›
µŠ¿¼qå.< ¢X2ZD¹[ÙÉý‘«ÎˆŸŸ2û~Ï“æñzSváULÈq\3Œv%h
	
jC�|¢LÊ0û-‹Šò�f¯¦ÛZ¡6ŽºéóI:d]Á(wém¦U�&HÒ˜®7Â]mó•îÓC’e%–¿#ÍçÞÚ[ò¢�Ve�2«íÃ[’·d5ýŒSX®!?LÄx6ÐÌÎÄñJl�ððÌX"i×n±Ù6×|[˜Ùûþµè0phNÝS©¤wö_f+PК˜,ŽSµmF‹t!ô=sù5Ý™@+Ñ4Ï]u‰®Y—¾ŠTå­8éha#šhš†�*D�Ð }KŒPÓ«‘B�4õ%qƒòµ–‘l`J u4ªlÔ/X™¬¥A!…ü/~×ÕÆÔêÜÅÈZ7Ô
Gw{ôЂ8zó“
i µ†3ZOEÛÏáÝ°{H!’‡Z”�
ðkˆÚ(R’ˆÄMTw¨ž2Oî.c<84\�RE0¨U
>z¦)€I<á¶@¼òÛ)•ˆÜtÄ{…�­Ý`ꪤíûÄ
嶭h…O€Tâ;–ìsº•-G:ÎŽ0PT£¬(™))iB©y	Sˆ$\”è˜y•BÞÁ$ Cá_c-d
Àó‡$5rÌÒ2tÏYázô5!¸‚‘[&K+1¢°JC�@¦¾
j´Å5.ë×EøCáBtGQ¼´1CÅÁ&BP{ó3cPèÂS|wêu7˜~Lü±lÌs‡v`|Nµ]ˆî$‚ØcBæÁ ÆÒ‹2ÉQ�“1CK«Â‚’TRI´83bá^˜¸§ãrM¿bGa	³}úôguã|[k´ƒmÄõ®aîK÷Q܆К݇Èm0Ì›•|Ö¥ÎÙ]Ñç=öµ
oº¿+:·e§vâãm2U´A׈:A(²ØD›Õh`vHHã¶`%úI•’!ËŸdμ!Í6Îâ" ƒœDuß8ÖAÛnñ¹…Cì3Ä®ÚðG\ucM”Îß,î%«“H™­!½îˆ/ëiðZÕ‚æ]ËÁ~+i¤Ñ·J4_L˜±JSÖIEãµßÏ°ÑœX†q¶&3™
õÑN,Ò>Ó6�d‘ñ-¾móª– †‹2<ƒуÜt-(bdÍŽ6&séhÉ{ötÈ»E†ë	j#"0ÉÀuœð)XŠ¶­çè¿yGßä�D~”DV(FÄÅÌ:¾ÎýJÎ÷¦Ô§Î6ÆL®¤9'6sÅÖ_¡¢åÞ÷Œ5ø²8ŒB<Ç|ðÌ®8ˆ0sÂŽsD\aø�Ir¸ƒ…­
,†TíS>2r¤—ÄÈüãIy®]˜è•Ki“>¢	xVØCÊßî½r˜0í„ïn™�a%îc#q8Û’YrÐ|Éi¯
—e]ÊL¥uš¾®ÓZ�ã¨Êv0Cb—’0è³ãŽ3Ë{澦âvÔŽZ!ÙpVðX*!:“‡¤-7$L-‹o»–°âAÓÕHP70xÒìQ‚A	…
ÖgXXU9Ö|
)!pSžJA;`�A Ò•æ⪃	+!†
m¤6é¼
2È2ÉúT—nàñè&Âz�ìcÏÏÃC7
4˜fK•œ‡)˜L�¯«pÌ"$£˜i/9¡™¨k)É�`ý¥! ƒg]1¸8W#CßÝ
;rP‘_'?"
ªÓšÇÝ
h/c‡dÆK]røœ’û‘÷±¦Y<>‡#Å	�@�Ú&Ôá®
ÂÈÎeR®«6ðî	ŒP§—¨)Ô#·j™WÍa»ñÓ°³0gY«mV(	�Dch�»ßž·áŠd]Æz¤î;›¼t�¥zÀßwž˜­–VÈ0±>Ö3êî)y6snáW''77>îŽ�ðÎ@~„�ëù%ûOÞÊ0wl>OŽáάž«iÄh‰§¯Õç3“Äbq“9+»PÚœ*ln@ô&A8p46¹\¤XbnLÂÏYÙ„$GãÔbÙ4‰b´š”⦗·ÝøÏ”è²:!9H €‹
Ö§j m¸ÜYÈãÀÍ‘þ­Sçw�n @€„GlžŠFÁHïaEwó�Nð8©¶â<Ÿsm´×z\us+ÄÐyhíC¡”ØÏH�ê|{÷øu9"%
h‚¤èÞqŠvìbgeÂ'9Ëj&¢rFÉ€«	$Š¢8Úd—sŽ;1åÐ t²úI?Að–Š9t󺪪ªªªªªˆªªªÑ©‡Pþ¨8Þ(”öªïˆ€D‘ç@ 91<âÊ´b$¹æ´\vVb@ùìx‚cú†N;õ¯§~ÛŠ"¢7<\g:xÌYÃú	æÐKãÈ_&Jè©’šfXjœŒ$‚h�“	�né
ØÜD?ÒéÒØ7ºIà¹\ðNjžì8»9V†ìWÙÅgÑgù1^]¬c�jl}nЦ8Ó/•úïÄ6[.3‰²:�å«Õ[À^’‡ïqü¾3úz­‚àxÚÀ˜8`øæV#ðÉH%`Ž‰ÖÙm9&áB“i¡M2å-®™/�œ4؈HòE,pï‹f¨ÏŠ&âÄæ^HGg•“o»F= cóI˜ß�âÇÉl%lû®¨~&�¡ä`Ó-’
$zo�RÑÜ#e››v˜¥)šNâbh2C¸:LÓ‹Ã7TòÓÑ&4^œnª“6–SRl×8˜4ÎÒ‹©�3úYŸˆ½Õäßš Æü`ƒ†ªD·
L³3E’ð=UEÔ»_�K2RÖν
òÃ7�0Æ·ã‡/ʶdþvQY‡×¤Éíæ$ ]ÐqO¢j—ìq‚ICX¡§!3J±g¸ý¡ú~aä¡bPdXBØÃ7H½JôN)„S´¨*$”Ûc‹]ˆ:†!mºþwÁf‚Å{�Þòé䩪ÂÎú@=/µuóZºi£B'´BO•BP]Š0 Á,
÷Ør5˜
æY(ñgLR N±Î]‡‰Ñ!-µ€ë‘=ïsåîø }‡ÉPHIZÐÂK0�À2._k¿GZýzÇ"ˆ}cCÑþg—ø0#´u^n£šRÓ!vćjè6[L5‰
`ÐAÄ^S‹çÂÈ�iòo‘Qº[L…Ââ¥Q@ÈQ�8÷ù=;
û'µƒd]°ü¤‡°Ëˆ„¬9«"4Yj­A‰ í!ŽI씘†�äPLÖ"ä|θû)¬¥@Oã8Ò!ýÁt=KÀOžIF¥|£ÏõŸd×aĘ«áêDÜ¢}ê„5S8KTd‰è�ÄAü
~»2:!6—ñUˆxKKq'~ØaÒ7CV*‰l"ˆ°ˆ vm5¯#f„äP‰€ºcJ'iCRwƦÊaÂB#ÈÏL.ØBáAÎû®^j@¨<´O³…&pA¶¥5t¥@SÇ8‚cù™ýR p�HotKñpÝI
�jäŠÛ
)éž7»Ø̼ÚtâM©žÐGnÑÆØÊI†!°FÓ0)K¨i6Ã
¡ýg…*a¼©Nm‡Q&f›ºÆû©›7ofC�Œk Ü1‰®ý¸Þ³onL•ºHßN�‰ó’¡Üfwí®3„nη†TôHF½p…¬bðøy~Îtq!ZMÖšJw&×#Ž‡%&«’"3XY¤.pÃǯ�Õh£
‡ÎsŽ%œ$ˆf¢Øg-%­V[ hÙËØÙ½ÕDQc°{Ë‘jz¦>=‚cèj'aˆ®$Vygw"§5ò?ó{9¬˜ó¯RhZSˆ&ó§lÆjtî>‹±ÑüyÑ,ËGK) �Ÿ<悆'Ã…;ö7CP‚!SÑM+L9y€z’׸DŠvä@ô=OzWÑ	A„d¡¡ŽyIõû\Ì™ÀÞG) uæ’¡7…&¢e2*{ÆÀ
@ê
~1$�PÀ×,VDCÈS¹�éWò:Ooq¯vý�ÄSŠ"¡ðŸFSF%%yÝ¢Òie Y÷€qôû‹âÁÌúﲤ÷a2; 2G>£çÆÖAôXZ¹¥Š!êƒF¦!˜b`Š
QŒ}õ>sF3LÄÒC2“í,<‘0ôH�z=ƒ ûØ–©ÈŸ0Öí={Êø®ùñ9nCq˜Pi¢†�.Üè³ú°ÿ‹7×#³‹½uå8�H˜ánÉûø’\ð†´`àaÛ”Î0r)Éžþ
¾zíeÝÙ¦»ãÜusØ“·"Ý,ÜÉ!—I;Ö
	ز¥bOC'
qÝÓŸF§h»LÁµÄx½•f/Š€ò`bÐÎ!Zˆ\rû툨ò0f—�xì¼±ÒÄr¤Æ»z¾¯ËRç–¬
zif	òiz
ë¬5…¡.tñà��æ¡’á°z(­ò‚Xqó¤u
¼wWÊkË{�Ö'ÏxR·ž§<€®òx|-–ÎÅX´DÃ(Ä•ÅÕ´ë±tx±Éý8ÅfÞØ8BI¼�$+}ý\ÖñPä_1�ñËnŠ7†5AëØÚÑ•iæk¡¼ Ö^yP³ã¹z˜9aÍÓûÍ°BФ”�†d)/Ç\»Kù7¡šC^ºx�¢‰T5kX¼`Ù"n-Øe Â„2DÔK£ZPfÂÉiX "7ʨiÐÀw¹b„!dSä÷E"8„ ˆ9¯qŒ{¾ŠQÎ
P�Y„lA¶$X€[Å
o¬Ù¹Òƒ¦pƒ-\$Ú‘ñ!äzU;eŠ€"&ú
­‘J˜GÝPÑH
$Ä­#$3 8ùGXrý:õëŽd»a’ÒÌÒ¤t0Æ`2’	ž™Èå²–ž¢…
WÀb0P#X"{°ONèùc�Ãv‚900æÂú%3Š³]C”aî>.^\E9ˆ*R
¦X’NæóâÙ6Õ @Ê…*D‰ úA™jŒ"„?9‚÷§X)ˆpà$Šêî#Hvî¨aªˆª*
ª¢b*ûOtS;ø;¼žß§¢:5ˆxØ7ˆ‡¯9µA5Pü&à•¹l“EøäA‚(U8MCšÃ°ÍÈ÷é3Í
a Q®"…þ¸ó�¨��N¾¨@ö°õ"Q>©"P‹—¾Çß:=Š®>¨tóÀqßÔÀw~H>e4¡êù"ˆ•‰ø@Ч€qŠ0€É逴À@ú¶èúõ^Šx!xµðx(úÁÓøì=¶RÛx‚ìŽBTp>H0€=|tkyYf8`á4†ó@|Û:‹´@Ø\LV�ëŒ#ë~cÚ‰hj3k„þx†Ç´ÿ0˜GMbzãÇûw×yàQGboÅ­y+¤,ƒÈ 00`Õú‡ínà0!xã¶:�¥�“ò£ªš;UwiÒVõµÞ·ª‹Q9A»+
"{Á¤îÛÊ�§Í;à�èÜ‚iºÔÒÃõ~Ø\£÷OõöN–sö7MW
!‚ ÀÀœÛç Ñ÷y­ÕNÉHæF�$N/ÉéÃnñâz:
ô¸;ð8b�X&‡R<Ö¥ÈI€!�0'Œ2û´,x£}ÐÂ’d¯ºkø—ï «ˆ0¨v€¡DM�J(Z¬D ¸RˆqøËåÄò‡û[‚¥ã|.>WåÔ…1p¼Ù(’–«T9™Üÿ»Ïæê”�Z²
_(ÉÌ1{ˆÇ«Þ¡hxÄÔ0…´¤®�
‰ˆa„W"ÈVÖ
‘sš-3©2må=`Ø$ž)爋�lÏ":¡$$”±2„¼L@u.¤h&cL;[ß/
Ãê,¸†ê]AÖ$P�Ĉ:¸¡Æ€É•í
�h4ÔÔÎD´B	B…uYˆHª8"ëÔ±¬�ˆ",2™ŒÂŒ0²ÊžHBÍEC¼z¼:§ÿ»·ôz‚_"z¡iÞ4…¶ÂeC¾Cj©@@:�ã^¾¹ ™"j5a|ùß|
¸û‹
‚ŒÌ0³ýŸØ}.¯Û¼ÿzoJ¤½^»Õ=Ë¥u«ËÎõ~Jñ¿«ˆva‘²Hsµ!¾ôD=]ïyêoŒvÑaL'‰ ·>`ââ½1­Ó>�Ž:jïáï>�Ðí9Éþ'yÑQ*Dv†ÉG0ɃÈéÁ¢€¼¬-°²²s΀�“ì…!
¢J¥h"—“ì>“rã,¥AøÀ«X®ö‹°¾ÓÍrBÆ�=ý…îy¸ »‰‹x(]CÒ<Èëí@cZA‘}äž‘P°Â«QdSãU©+¿ß¯<Ì) P°)ÖýUgwΛQ²(Ù`!øEþ“*é#5»€(0ÓÚ�êÁcÅP¬G¿–·ÂoB›áèÄm1MHæÈ‘SMY®¢\a-¿äuH;h’IjY®µ+5F:´ŸqlÖ…¨O¸Çi\ú»d¼ l›ŠH”?„²ÛòƒÎ/8e
µ5ÝN&uO²;Ôs Œ!
˜?d«A®2ÃÃ�=Ö·~
€Ý"B¿’Ãô–Cì1u‡Dx*
®è
Ãm–‰÷l;ÿ.‘Õ«Ýß�¥ò9fEf]”ãÛÒ'pöPH’-�QMMR&ˆt=åB_Š|ïîŸáeü»»SÆsA)¬´q‹Æk“‘¾ùö@’I�†I|Õµ*Cð*\ð"Õ&&:ÈÁ±±›°ë
!ÏD\>“ɲ¥õí!:uþ,Æÿ8
^uí+Â
Þ:§D‰É«/P0?)õƒ^àjŠÑ¤}í&쇧é•ýô¤08å*CAÁÁÛ„Ðpwª¨ÒYTõ‡Ÿãrˆ-zñÍX�TAe™c†
Aa”øB�qˆ�:0ä`{zÐ2
-&
ð´¬a$•SÕ0b.pBü‹=Tz®S¢¿Ž¼²P±ÞêQÞ_´ô{‹ò{)Ôë¡¡î¡¡^G;­®<€"Ø ‹lžqÑATúÇ»Ð`ä4¼�–‰#»ÉÙ
‘…™�1EnP@gÁø”�wöB�–Ê<`3å$
`F”IŠOrÁp
<¼@íY
ˆŸM_º´£”AÞ¦<ñÙµ¶ÁG£9*æœGäBÝã´êoèµÔSÀ“Œq’C´Š	×0hQ/ªôN˜ó8¾ïîýµì»`š5�µ	�(6sÁKÜ(ÊÌ*4)õ+q[¥Â£Š¢úÑ‚²O=…÷Nï=ß^¯|1µõиxÇd=àA,?áK¢%ÀöúH°„ I%››µô@S²Û“Û
æ§
Ä°zeA Ä‚E¨§Lü‘±�2T:ĉÞ`o�1ðÏfFfÛcn’ÕmªÛKj°û…V«V/ŒSÖèFG,ó!¹ÕÇ`ÚûüOïÀb
=þkO
¤=É
(¢ˆ>�&GeAñ¢IäPuÝF8 f76üåflDZË°y!0
æ.p?+0ƒ¬•š:A‘ÿTÎ3!]¬
“„-ÍÒï-°£ÒD„)]¥ˆ2D�.¥(� )@tdW¸“0ÌèâHg|Hh|GñO[èµõH›€2�&�’}„¢v	ŠAÞ�Œ"$ë66"æ%•¨
`ß>e2"Œ7¸“7˜=�Di±À>­ûYÂ98FÚ>êN].!Ð.̵¡;„62J“Öi<`§ãžzR�­�±¥cDC0DQcfKDÁHÒ,HHPBŒõ,˜-›cËë­<vÁ†	l9/ã… Ú,FÍ	¬0©â£ýUƒA»eÄ \�±ŒA£R²
ÍP°
#lLàzÈèœ1
ØD�į¯‘¹ÞƒL•K?N‚¯`d4˜‹ÔšoÚÅ-€\˜["q±p±˜`ðÇßÓ5aЈH:ZSR"›×Ònˆ/�ú~O‹ÀôGîÏäE˜4¢C9ƒgœ¢ëMI$’)„�’)$c¿:¨P�ã
¤Ól·ï]oõ˜Á˜&ÕÔ§-¤Î\L>“Έz …
PÄ¡ïÔ† ÉtGèÌ )˜uàÀä(_‡F„/·â�ÖwŸuCq˜‡��¢Mã<Ö( pá'Ïäk<‚
¦–•ªB…bD0ç�
�a†A$ÈX@@IŒðY¡^ÉØl|·ªà(Y"HÚ’¼èÀÕƒ…´
k݃ˆ‘§K@\uüb`�ŸÓ×ÊšúT6")ø�¬¥É @Î�Ž¢
w§¤|[ñ:aô 
ÏÅð‘…ÙŒ€*bä÷FÒ(!
<=ÔõÁIH�ÁܾS-Š€ˆwq*·(
š&ß
²0yû™øZj˜`ÂAøÃã q8ANJ‡Æ
Bˆ`‘¥‹�úš
Þ‰¹‚'ÀCà·¢™
Ü)ýV`é÷-þ^ቭÕAÊ0|@9ÄCx8O3á@·*�=Óà þšà¦ð²~T…�ð,£Ùéѱ(ó!©ä„„±&„˜›3!‰’3&4.Låd4ã„
£îpÉuä˜n‹$Ã&,Ä!G¸…iv€ûiþä:k¬U5PGp{ÍÁs!¯­Jì'Þoá+N+Ã<°s¶õ¹Ü)ß(ÛÁ«ïz5és*@!KŒ	3v¦ÖO´˜ËyÀ*Â�Z§mžè‚c0!HáÆŠ–®M
–ÖÙQ‘9‘c1õšsK�†œ›[(Öæ@Ù!H–†ä© Ôa€N°ÖãP¡.ñÜØYLµG|×5�ôh*LÈGbPD­åä³JcBH¶!(Vkˆ¢ÈÈ¢†–…Ç âÞàü÷ o(U ôŠ_f›|TÎJ‰F&jÐ0 p°ÏèC³!¯d5°Ë{Ú*„^¦b4‘¨@~•!‘GSE"‚kµ(¦`QE¦QAÑÑÈR¦•*”Òd–LZÛô禔…ÿ˜‘7ºô’€È"‚\ÍlÜoï±G·“I@O|dâ	Ï"p†ÈÝFKDP?Ð*DP>À¸z§?
@þ¹#9"îC…
‘­„Oí‚$•¥i?‚úU5ïp"þ¦Š��øÏØaTÆߎwr<LŒ£%Q:H8Ô‹ZiÓ$ý”XÉÀ²p±_˜8¸’8g5UVùÖª¨Õ¾á.ç¹ðŸÌþhèA�27#·ðáZ~ü÷IVÑàL¨GÔ¾ÙOˆ”(¤@ÂÈrˆ22DÈ (ªP„T¡biWL�"F„"B€Zj‚(‘)H”B…JZR J@¦˜„	H‰JE¤!)R¨¤a(R© ˆpF…ÙÜDþ¼‘ €¤R„ÉŠ…²ëðs´µ%vþ
I(¢ŽÝ)éðw'É15L2L ‘ÊUP	‚ xßúŽ�ÃÉ샻Çïyt{”ø¥�¤_T™–&c�1DA¯´F€úÈ

Þrç8f�PZµ’æ–kó€„àCìS�I‚8™"¡‰bá'¸º�÷QC
½º›. †Œû²dßYÚ(Ìœ3;‘C²©Þ`…$ÐuÃÙ¬O4©MQKD	’Œ‰RLÉR0)DC
AQÓ+
H†U�¸t|½ˆäF"£Ö
snâˆê46ï¼SÛ0DhHÔÄö…CºÕèîV"îB€Á6$gðïPWlw‚.—2a#cCø¸”ïGèÝ•ÈNú@C®0€ˆ’,"YNnϘò§cÌCÉ ÃÌCîÈÿªÛò!Ñu5|Eâ�l߯ô†…äàÔl,ì3‹«Y#íd’¸œ¡S	‚>Œž&¬Dv’|Ža“_¡“èá·òŸ“�Îï·ûý‡ó•ÉÑýÌ�À–H‘½pïj¶ô;À¬ºe?Õ$Wó§êL$N&8ï¿…òŸã(‡äª3À5ZÜ¡µ:ÐÁ£ÆÈ*a¡Hš‚	êF*hh§ŸÕƒmP˜=2©_úHÒYkVÞ%»c0ãª7¯Ô;ˆHÀ¨Q!`@È<ïO|¦Þ˜0æBå)Nþ¸ÀÕØô0Q/øýA{éê:휔‰qµGdY!rÁÄ�âk
 C¦™áØC£€
$HH IˆT0ä:€Oè3a™±Vâ©À Ž�›¡íý!Ç
�#4`ÀmgWˆwÛcüðÑ‹Ä؇hB…fw†Äï8;\R˜‘4ñ†)t€$CŒ2JpœÅÙÎÍ………’ñÁ`d'S©³LE%ˆz¬;1TÖ¶Û†d€á
®r¦,,ˆüÙh”ÉoKE"²lØÍ
94!‡�¬U¥þ¤áA"L>\ÍŒ€ƒB¼Ã©:=ûaù€»55ÈÙ0ù¡Ð–
Ï$S�Ÿ$Þhf=f}Ÿ=òæÆTj©)V"Ÿ°�{ĺ¢ÿŠ'±·κp-«4}ØÂÓ&ÉOm]$Ê`”=ß@z|�CÏ/×ûMY-øG3ïÓ6iL�ê' xÄ�É’¬o‚@‰Æ
äx³0¢!#kú¤.¬þv±*ã6YÆV›GMÐ`š«E2´7I€3òBVÃ	üËXd•BV„V$pÕ)ÌuçÑ ÅI	‡M†h‹KEÃ	F'\A2J˜14‰-IÒKÔ¬’fkA´�np^Hr´áº8Øé¶ÙŒSj0ÖdбD,#Q¹ Îœhtc™@\Zãa¦bg§¬ŒHˆÀƒŒwúáÅ;×�Ÿäßý¦ö¸Ss†³AX	”ÑýT2 rg®k±A­Íì'IN¼óUUUUUUExuzG8u�bl—p„DKM,I©B'ZlÇr�zZGÉižC!p(*ÜCÑÐA¢
�?“¿7´
ØŒúPˆØvˆ³Ãj¨RØ&ëƒåH§·üU9ü‚ldtðBÄ…	F˜¢³	ÂlÙÙÀû;“þˆª!>¨
ˆ¿ó°$Hð¡ø¿�4hŒÿ>k\èSÅOÈBxyˆF	€¡‘V„ðÌd�ÓïÕÐúQ_dˆ†å>(¢Šh¢Š(¢’ðøP5:`gÇ¿¬HÌh6Ì.¬PP‘h¢‘ö5ø1_À'µ’��–FF©Qbe "UŸ¸`ä—¢�"E„µBð£$Œƒ!ž„Ä‹% 	ThSy˜L@l@
’’£”ˆn‚X!@U2P‚ °%È�§ÚáÙý=z:9ùƒÑÌCñW$T(…FA*ª?ÅGŠwV¨d�‘@ !ÔeÓ(Âö}ÇùÍ›ûçg‡ÕÎ…¸>ˆ™�gå¬Ø�Æ*¨µ�DÛñA9û�?yÐtTÓ4þ–Húƒ²Ëd�wY…ŸÊ^‚|Š¨Þ±>õ�n
lLÕ>!Â(>ÉĆúö|R;Oœ	}Dd�)'@Š0øƒÃÀiê¯
ûŸ=/Æ9·ŠyÐ"š
6™„[b˜‡ŠÉ�&¤ÜpC¸R(� ¤˜]ði!oÿN�¦9×G ï7ƹÍá*Ê	¶zÞ¼ZƒIˆž¾»J&,�uÖZLs(Øàé^ã¬Ðu–¥õ1nŒ|z“ï¯?ê…>á^6²¥@‰ˆT/Γ¡ú’L%B ôpé8�òô“ï‘‘˜yAðè7å6c…ü»Í²\"ô:¾ÃÙ=Üå³€ˆ…¢!;“P—ó¡A×JH¡×±†Ç_“KH‰Vå…iG±HÌ°*=¶r"E<˜º†Þl�ˆ¢‹"(�ØÙ#]ÍÕÆ(B‘&©ïôx”Ë™í—m	øIŒ�ªëA¦-tMZɘ�£]

V�…I�é%ÙÁïßø.66Aœm¯õSó gÅý�e@ŽF4¶-££ y�Áò!B€ˆƒÈSÐP�,DÕ_>N«Iú^3%t÷ÞtrïÝ«mY‹5¯»°bÁ? ù6èpt+W,ɱÆ0,bà\CSƒþËË5¦+ys>ÒÓ/ÃvˆU\vÔc8¬µ�÷ZëlÁÏçsF®1Ài°Lhe8éÞh”šf–ÄÍâØU¹÷#9�ô4Ñ“µã‡YÄ-\¼JÛ5ì'ʨ’oŽ_ÀWš'A€W†Îœ
3±¬«k—|ëé,»å3¦Ñ‡¯MrgŒ¬GgÅÏ|öè&WÇSfEj�°)ÒÒ·75.Æì­ÀGEOºã’YhŠŒÁP”¯T÷qD:r€V;ãc×Iͯç'k_T	BV6"c|—L¬@qWÏ4R~ýÐ
4
±@`ÒÑ9:é§#3
¡ˆ�	©ˆ¦ˆ¡�!¡FZ@X{‰Mª�Á½~^ð=ß�Ö%ý™(Ÿ·	dž˜=ñóOË^­ÆCñ穆�÷DhŸ+GˆP@²‘î.i|�Í8¶äðXÇéª\}Óa¯Ý^S9
<7W~€PE�`ÈA�¬¦BaQF«ŽÆ¥¼ípZÞ×	0ç_Êx”A›©Reˆƒéýã*[kIÙ$�4]%�°CCÓˆoý«ù4mšÈ—RàŽ�aÉ
¦iäº1K
PóùayÜ÷÷Mõ
o1‚(ÊMÍš%€˜.Šc
³bñ§“˜F¬ÕÀBŠ80 ­¢Yø¤Ü@øf&èè'î½NŠ¹ƒØ€5–%;å0€(£�q³_År
͸fŽ&+�<\46¸‹rIvŽÀƒD€ÏCƒFfÃá�
ñéÍíØî=£“@˜)Ÿx�
‘F¸C7ŽAj®«æ8ƒfãñF•úé´Ä‡ÙÚD�{keuÛ¾ˆ­	ƒ$¹P�Xh�±ipýwÈßï;Ö™òÅ5t!‰°yïnzû9l*HŒ‡¡dmYõ±ÖÌÜNìfMJdŽ
Þ"¹ÉÈý>9Ï
=_#±Ý;xà-‘¢!ªˆš¦œ	±°ÜcBÚŸQŠ”cDû“§ÿ1MTM[^C,Rs¼n…ïÒ:T¶ÇXmì¤DÞ!R¡!ƒ%†	�‚ySg܃T8q
Z”¶�V±ž:L½Š€•¶‘G÷™V�
5–²ÄÐ6e2Ä!³(A¸S%ǃBå׋	FúÏ�Á¾vdà#õ£-Š
³Ï
›h§ILb¥X:Û`úÄDƳèY"+µ�#ÐØjÔÚÁZ�¬ˆdZ&%¢š$„
 Cƒ\lÒۆɫ�ƒWÏèà68>ä€tH{°’
Ýbò�H#I†Zm€ÑW$ùr¶e»«T7
¡·ÑDÙYŒ&µÓôLÀ×÷ÿ»Þ›ì’MÈyÂ+TýcíO²ïÈW¼“†Ñ!Òu(I
ÖÞ‰ÁÎF‘ÎRщƒÍ(lm�{ŽŠÈsYñmüJðzØtD!]º�³'^€f$u ±mÎ{ãa‘âN�ËÎa©þ¹‚b\�¸Ž€iFŠh´ÅÀ?0@54(

€jx;	“­{�€¶rkiª´z~Ž.2£øÎOzÿ‚'jA€~?4úà›Ñô�UPA*¤è&y·Ÿ¹ßŠp@¨¢ýr!eî”<�›vŒ¶10á
Þ4·Á̾N3Ÿ*Gœ••ãÀÒXwe^O�Qû¡öa‘ä C¦#�ïEp*:<È>C×UBéñ¢äCÚÝ{Š0\ˆ‘"UP3°Ã ¶®9/áä:æ_6/«0_0]„ƒ¶`xaÄ'…^4GÏHd¾�|llw�(”1A1hDX¤0ÁÄq"çölØÜ9›Ú0†Áu¼N�™ýéßÍHagšîªF5Ç‹TpÇxtcÄKÖ݉¬€(1	Šˆ£Æ;1À%\ÁÀ1Á ˆ7«.@þeµ=¤Áß	OàÑø‹¦0óÉêeMZ_Q¿ÉÎŽdZ@¢€ñ»Àky—¼DCª%•Ë@ZßkágÛîz¾ŸäyòþÁ†=¿Ñ^þ÷ƒ Çà6DH�ˆüïÅÕ°šIž¢:§•Š¢ŽëiEZ¹¡µ™ïW@ŒÓr¨2ßšH½Œ®ð^HÂ	,°Ñ-ã	‰UF]ç¥ËAI
Â×êÁ‡×Lñiþ1l0Ù¤T‹!L7Z`¶	!ôOÞîÐÐ÷Ÿƒít’²àÇT5ô¸&9ÙÆõón¦˜ÖžTo÷�2†jyßí¤asZdqõ‡0€æ©$Às2ïk\xÒèù4û ÚhAÏÎb¬@~èpƒYŸaÓfµ.×óàŽÎ5¡ÁyŠ0à�£oÓ¨¸1ÈÈÀ Šx#)à²2Íñ-Š1Ç€×4¸º(Ô
š,rPÖƒD.	­éBR¤Î‰$ÁÄÞ°7nà%"ipÌÁd…¢w-ñ*{{{Çß~¯«a÷#çCõ“ø€œ…ˆOB¤}ù;Ò�C’Ê’åŸn’õc¬™Wò{þüŒŸ'ÅAâ¦Ta0¸Š¡ß

º%`Á¡‡>°Ñ¢ÑÿCchd’6J�¬Áh8Ð'ŸÏwš F–²Ö
 Ò:`
ù	¡$‚æ�ºÖ¦í‚åp‚%ÈÐFZ$…O¥†lcã™øú6€¤áPÁûqèuËâ
³
�ñÑC,”®…;óßUM ‚eìÉæOqƒOw­»Ë»ÙeéÎfÙB/(h©DC'í ô\‹æÃi$Á@~Ïz¡ƒtŸ˜QŸREÐ}àt9|SÇÄÙt·ŠÙ?K88Ë�ñ²%gµãèi-Ù†˜!ª‘âj�U‡½ºXš�ÆSÓ=Ö1ŸxŸs¶q1SÁ£	°>W[ÔˆÙ³§°xW™RB!Œ81Ô«T¨¤HAu6ÔHQ`w�
ºv  Hªeßç(ÀîíLȉ¥Jïð,AC þA;Ù?Û.æOÓŸX*¤3EÍ<Êà—Îq£ˆ#&R°Ô
IféÍXnÜ0ðÀøF%V›–÷Tcåã^xqòË›°âmÔ¾“ŽoïK¼Q9­Ü}4Q§…ÁÜ¡£RÕ׸Mb:Ÿ„Îz·4•<«‰8Ê9=ðvkßBÁ;�
�Î1ŸÉäz@ý:6î’c)¡ÌƒÁìÏY)Sn+k«Êƒ’᪡&⓱œbDú½4ªÃAHB¥’
m0õœpcÑ&ZÐú³¡PMH
§5A�¿>�x=´	ÖÙ	á!DapªóeÒ'Ù²;¥EÒ$#]Z
´%˜[£RUºp¾q
BÓåÊ5›y(dÔ;³°†£ä¼¾ùlGQøEÚd¼H¶ÐG°i„å00»Ám	O�Š˜K;v-Û蜎$²ãh�|è„g$­¥§F ß—)Réjˆ§1;Z€SÛÞý‡pmH=@rt.Hì
·œP´â.‡¬�<¬vš©5…+>¦hÀL�¡!¢‘S…Ûì_Q÷LE×w¬é¸�î>Ÿå£H0Š��™ÿi> %d¤¤II$Ÿ‹A¯£\ž„‰kؼ3=b‡ãgäª0ºŸÈ[%…'?¸—.
憼ŒáÙÇ�ˆÔÜCÁ8 ž�²I÷>̦O郛s�cÜÈ«d§ê�}Ì6}¨—Ï�à¦ô,>��Ø÷Ðôcè¬Ún§4.9?"8>B\ò±Í!�ä{꧚««õ^‚â$ª¥³„!îî>ÏÞhxFiR¥„ï�çïÒë¦
Š@³ôû+vñ…€d‹ö#¯O›JùáB,0VÌ(“ŶBƪÅ]£H£i0Òᤲq(h‚V	@¥B–€¡êoZh¹Š1=T r‚d€"P%a‘!"R	@á:…˜@ü=zòzñ4ÓÌ»©, ”vÎ�"x±
“˜ŒŒ¼å„Ø.cpC¾B¨317ŸÈôCâC1FËé…°šMšðµ¦î£jŒc7‚'XY¸}i0 ñ ä¦J‰°÷LôÙÞ˜–Ý *áx��;Iþ‹BÈB/t0‡t…é}à¡©„PÜRh‰
l�â*¾!õf8ŠhŠl¹ØtÁv
ëR¢57�±šúô)Ö#:¯,FA~Ÿ©ï
3în$4ø?y~ÔÚ[D¢Áz«0¸ž×a_fíÇ�záüPeÿ ¸Æ¾PHyBõ¸=ÇK½Š¹ÿ{ð"+é'´Ü+«¥ç
íŠaFCR�¶Ö™Od$
J£NÅ�ÌZ5¯CY¨Õ�
]±–$ÔÆïM(™’hƒÐÈx5¶ÎM¨øKA©»K¦õÄÅÆ
:Éc‘ìa�ÓçQ+…ЀÂG‚•†f°£C|B]É7£5Ï�­TV¡"ŒŒÞeÜÚ“¹cæTtkNƒÎ€´„h�vÐ ÐƺØc:ì�8"iìŠ7nîòá­ÓdTD¬Ó2ƒNLVŒª4¸Àÿ¶¡¨ä0ž9Î99ÅÔ !G’$L	°AáìÅcöIŽì‰ËAQúÝhǹDéaÊE¤;�÷{³X¶⌑$&Òv8¨1Â$X�Ô¸b?ÃOÙu[Êø–aÐÄ3UËk+H4aî`Ǧ}cÇÊ«²}	÷ÉÄË"Ð�ÿ.f5\I!©®ncÁ,¤�TÛL×6ébF6¨PA‘$<7ÖE=0Ø"
zo:&C.l¨†×¹ºÔÌ…±�{ïR³—‘ñWTXr§LÀŠ=da†)©„;ÌŒC
ç­ùŒå%Ó¤l�Qkž[TÚ\qã‹­²J;\ß^¾âtë$qFlž¤‰„ÜÊàƺ�ÅNˆúBýä=îlä v”OÓè
ö¢ƒMˆùZœxq'…|5½û*™€uM¨ž$lŸ€�y“È-8島 	jäeÁ0k‰„4Ëê
="u’×~€hATcL84Pă�ÐFÄ é­�~’pË/VÌPÛè›fï)4—÷ÊXlKÒ¸ˆ>mC’¡3Ñ$ÉûÉ¢Ø}oHCÚ8±L‹D>¨|´Ó"±Ël¦›X¨™%…­¬hŽLQt™Á‰}3´ß¾¼A¨ååÖs…@̦ÎãÔáÞÝŒŠÉ4 êïšeòJNq|§¨“¡†Ø„	—éLw”–�8øtöTtr¶A>¬jê;5<¼ˆ,‡ÝÙF˜rCIª¯ôÓßÒν>œ.ƒ”�YbÐÈôNW�+'‡šŠèDcHµÍñL%¯Žæu„Ž�?C~Iô¼BWÇ6]'>ë#Ü9Ÿ	:°öA?œF�–Rl<ïeRþÓü�=FJÅuZ=
Íæ¤'	Eš0
d(žû2mÅ0¢uàx(¶…™>y#2,r1³€®‘�Ô–ÿðˆõ€T)óNOª$©MœÑÍ'?FÄ!Bè60aÇ
 e¡E*!A!dP*1ª`Ž¬ii¤†ñ£OMQ©H*H‹5"±
Ù¡ÓTË
k\@qPº7ˆj]XŒ,•¦Ò�CK†U�ËŽ�d.Sò Ø!#v@D®“Fa¤‰d N0ÆàÐk1p 4[/~@p€€b!O¨­"l5JŒœXuEP4’£8Pë%*RÐÉ£p¨\ᙊq8‚ŸiPØ¿^=`�Š›p�Òpv9E	Z$ˆ¢H¥™”H!AR$QJ¢ªd*’„if(‰
‚œPÂZ©iŠ)„e€”�R}N{¨u‡8„Â]b‹aЇH-0:‘q£Q��ü:ï$äÝd,0Pûã|”	5KUJz“åF‚ï(1 ’Hбí’-în×RK?îô¹Ÿý–{œÅó±;H
ö�ÀÈ{q½§Ãu>ü-š­r’
À�¤xlÐÉK÷ÞX~�”ôùŸf œ"ù±R§ :ÈßBO:j
{„úˆÃ‚B$€%P…@dðçÒèÉÜŽ!ã
±„%†d˜ÜJd$J­,2ÉÂ44
22TD"D”¥$ų*PˆTŽbdQ@@K(R‘Pä¤)ó”HnŠ
˜A#¸Q >§³lSˆ˜ž×gZ@ÇOf>VdÒô¥åi€Zk`#0ÈÀ¨u=Ç,¯’ü2ÝÝW§
`%ùȉ@ñ MCÆ»:�H Me
�8@ò¡
,
àÅ!õ ÷ÿˆ\Å;fÏwHå6ìL4è/2Øò8ù�â^]¢©¢�u57Jü"uFLc¥ ( ÿQĬ~È)í/êB ÒGþQÄø)à`'ñSæ  Á„T™zô(]2x¼ øáëT4a$)0´´‚Ä¥³æÁ˜Ý˜Ï¤‡Äjžc«åÌH¤Oá’A)òCª^(@�d!Þ;¤ŽÔ*uk
’
":^HòùȰÆX¤½3�rüX¤8)� lF߇D ÓF�BËŠEÂRº!2dQ~æQ,6pkF=ÙÊíTÚ@‚P¨þ2Ô"’Â&`@`…‘€ï®]vQÓ!
jxq\k
!É–(&D¬°©
‰ˆ¢@š£N�™Ž
MIQ!DPèK" *d¦�(HJ€u†%M%E3f$B”¤ó˜Õ
M1	0‘I"T4³%‡	eLTÃTä»ÖQÆi“M"2$ÄB˜À&¤fH V•	Á$béЉ ¤PIB:¶š0ˆW!0pH@d�ˆ"iSˆ•pág]Špº`cqÉ%DR%‘q€M¤Š,
¸ v‹¼-‚`ì8
ôIØÀq.=/ò�Så1C$~pˆš·U²)r	LJTDA1Ýß8äaQ@DPÍ’ä&H‡w_§½<µëÔ¨/ò‹>X4ëõéóq%Quð�Öʦú^Êa†nÀ
!'Óƒí¥ò6º
 îV~b˜.à t íÙàžD_mÐë€à_D¯~Ï~„%ˆ(”l€\¢ù
œïþHyÝŒàŸŠY€j�`¹DŸõê÷Œe×ß•ª%8=
Q>ãY„z†Ñ“+HWpÇR>T$Š™ôF‰((iþĹBxd!¼…R6mU$ù¢¾9&ÑÁ
uŽÈo‚Ü3/l¯V/>Ø :À
Ð:Ö.öèbjSêÀ†-k‰bš$„ÀÇaŽ¦š‚’bÜȈ΀!¦Ði‡sPG^�0f²#Eå=Z™,*,0º¼èÛHÈÔV&Lš»FZn„«Ol'LCF¢5·Q£š¶Õ¬GCùÜ"8ÞQ¿$ÓBdà¿12 àJ�Þæ Ãü7¦àØΡȆÌXM„’"‡µ43|f×€ñ‚½

’RÆ�aêCfÀ�±Õ§Üþ'Á?Cº”ëøÃR‡{Ò33îˆ)¨
Çš¬wuvG–R”1š}Z9P.¨qÆ�Ñy¹Û°ö¬]32(	²Ùãae�!õ8=ˆš™´4X�@…6™`ÌýaÊÛy¡‘§„H›0XL¢€XL£êÅ…@ A—å¤à@³F€ÐÃ	N‰üÁÞqþÉhBÃ2jd/©
úÙ C€iPLoQ%Íà]î?›ù£îƒ¤Wv-´¨¿Å21c‘`PÛîÔÕOñ½èf§ægñI©G☇KuüÄ@
÷ãiì 3
¨ÌÄQÀ–ÁhQÈ;‹��7m6>çí¾Œq-8†"kB~�ôû9EþÙH€É$H„etA+)ü.H¢Pêb‹pÂŒ`Ü;ÛÔGç}ývö"?Œ@B$+å…ù È=Pªµ{\ˆ€ÒË‘ÚXZ»šŒÂR~žÓ»’áß•T
H¡D5�*ÂA¨*ŠÐfD»àw9ñœ4u4h‰ü@|J*H/˜}…0ÞJ5ô‘äµHGÀ0ù‘¤€�H~O‡Ö¢Í"C+J´D
1×==}…H@�éèX1�½´»b5ìÑ7cî‚ÿ9uìN§0aj0g¸Ó´Á;�$  Bs25C®-¶Aî†åW¾,ˆ�“*q[*ì.Òz�­E94eô¿­�0¦•;­
)2°�ðá @Ð2…¡@I%ɉØêÙzcÂ!5¬2ŠY2F�>¦çFKÑBD- q“M+�"P	’¡Œ‚S„†–
.-œ…õž‚	epQî$O;8€Hœ?=ŽD¯t*“H„BD@�‘‘ô\á”^[püPᯊ>¦¸L¬ŒU©J
[ú.\~颭´±‰LP³»TçˆcÅ
MÀ¡×Pªh%ZbEH•°
ôÐôj%Ì0•hÌÀ†õ`Ó'˜6Ð>h}	#P9¨A@ÄO¼”x!ʉ®W%¶¬u‡d|r�‰A xž8ô‡ˆ'à‰Dì8dÛ©¦![–/]P(_—aîœôæ#’"(È¡iRT
LƒjCÔà `jW#ê(å˜Ñì4A cN·Þb‰“ñ¶'#¼×úš"n66={—3)&KÌ�¼
ù‹lú3kÕùs¸gw(Ç!e�eƒa÷s†/ælF„AdûcûÇŽ‘Za£ˆ¦Í>¼j�_½÷a@t¿	í}@T�û¯ ¸ñðÞ:rÇÒpDl²Ô
úaÅRJ0	¹RúŠÇWMkûv>át”Ôí¬Á>`/”-@yäLšÓcæ
1V¹4<ÕAu…i€wiÞŒh÷€‡¡r�x-ã¹BëÛ�ªˆ„5a¾Œuß
žsL\¸b)ý§Vüh¿sƒ@wq•‚rÕÕ;l-(”¡ÔŽâ81Çj>b“wZL¬¡pÍË=‘MDÚ�%ÑCñÝ9à à>ñâZƒjâÔ'`F“æ5âÇì?*U4EUEU-%
{˜S¬	
f`á@JTÃ&,¥#˜b†ù>{ïI‰Þ!!XÙ(nÒáùQ	À	¦¢
DªT©ª¬6\G0Õ”FBɘõúUN}Ób/àUþPß«××Ì@µÓI
HL+00£¤ýšGĨžÀ9ä§à��¸()î} 4¥$ÃDOº�ŽL<«�¯`œÂD�„'lyÁBºÍ'5•qøå6Uæõ
˜
˦+v8òÊÙd8ÄP�!2(zý&ºÑpõ‡°�v<ò¬(\I	j¢*}ÛÀvŸíßA€¯é@ïT»d]$ú{ÚjQ .¥#îô¨õ�|¬Pa_{8�F`gðb8@‘d.@*ý¾¼]¸€QiÉ “v˜âÈ@¸Md_(
à`¿«óŸ8wvŠ‚	?ITBsaP�îjœ©òHrq,(H2
B>ûõÀµÛ.ŒCdè(ü|A�‰BbaÀN*¡þÐ	°bêE¥Ñò’'ÂXÌD0 Á È´yï`Þ”Ö©-h4h�ˆ6$ý��óC’¥,ÆçŒQkDhÛT„!¿¡÷õº8GŸXÇåãkj*\äV˜Zçß÷ãlÂP!Œ)U%«éj©œ‰¯õÜБïç1ÆɽßNþVpäóFiib(˜’CP”ƒX>¢kæ'0}ÝÈä�¡ÜaEp']h—óA;½?LY$rQRdËɲàÄ'
OÚvƒf
˜ó¤Ä—1såðÖ“’)bð#+Š$<¨w5)Hk 7ÖÀÔ
góÉj,HmK‡ç�ôšŽÄe¨qå™b@iÏZN=¦¸¤
'³"ÆN/£<<O+ûKêu»k¯�]A‘	$õ}½éÀú$
ƈ6ÆOºPï�÷ê%ÛïâØ꯺ †þù…;˜—Ûæð�l´<î0dI2!僠•Ú³¡û¤ïλŽ2Å!Æ3�i�´5Aí²Ä:ðÏî·v%Êñ‰/›)5N	Í"Ë×¹½1N7ÃÂ;.7ÅàzÙÂ*“ì
Lœ‚¨/
ˆ
”–�m':ãx=u 4EL9=gM	fND‹Ê«!³Ë‡�#a35¬÷/c^Ó^ƒ“†áÙϱ
öÁ®û€®:LQ­I¥L0EøZ4Y^1£"
K3=
@,uÚ´ìfŒy²³ˆÉêthäVf˜1¤$²å­«fFÆÑ€šÖ�u*ç †Üâ\–y…üDmS7±ýŸæ¦ä/�e€™‹1„ƒÅ3c©fmwxA4d�í*$œ›‘CºÌ¨Ö3EÞø|!�bvxAKëqÌ7üÙÔ�°ÍL7Ž�"Ä4»ÂGÎQ€ñPoyÉh9$Ù,ßtqK
@ÞLJH•¡M$¨s—šàV�"íëx�å£&fôûîÛÓˆìËB•–àn¶qùa6[šC.r%©›ü17A¦ó'¢hêC°ìýZÈ$*IâÁÁ¨ëdž²ˆªª©õ]ÅÄßaìÀÏ[ÆífߘçÌC7Z�È?}– 5i’`(ýV/껆}AÝí@ÈsÚ’›à{£
ûn%)ª
ASÛK}Áïßé3¹N
|vdåáìÅD¢aJÒÊ¢!F,š¿Qñ…8ÏÝ�âþv´-)7ò”úƒS{zê�ŒÚ½Í¥	nX¸ýJ|
Áþ–"‰ ~S’‚ ‚>¢@!"±ô'Ò>ðAC ÌD(R-(@À…sÈdÊ	A‹(?´5f±Š˜<Æ¢tÀqZ‰>º	}¨hˆá‘(º{ˆ¾ÃÅ~&H›"¹›…<¯ÔAåól[ Úb&…ˆ’{@�ê
\â¸`B„ô›º.yam6l•’ˆ¡ZgTY
¤*9ø¿à¨2^ÇÁØ"™¤ß* �éβ?ÎðÔÔ
6¾kž%à"BÈMÀ²Cn™¡‚Csá �Q,¦cÆR‘n€§ÔRŠXe€°˒ЋG3ás~42<Ä%}¬ÓPb…zµA�� T¤`bEˆ�ÚHŒoÓî|؉ózÎF‰óï9.¦^Â\Ëm„ÇG8’¡P�óú®ÊzCì;Y½ŠÉö�H˜4bRX|…ætøÉë0h™:¬~Œ#xÂX��U™WÞäétåÛð5	í¦H	‘+�­B"& ”�'ô™þ2u„ÈtUzNÒ1Á…´´¯>|=Î	oZ	å½P3èù?‚¨šZ5Ë%¿AðˆˆiÝ!#¹~+}%,HàF“Ìst´?ØŸ‹ü¸|›ú¾õÈG`ŽçñÝ/b×´o	g‘}ŒM-;‘†|ʺ�8M?ÍC&�:\,ã½ø&:ª5.bt¶v»ýŠ>o¨ºk¤‡»¶“;ù$¯@ÙKå
3	ëhöl�`˜ƒ©7Ìõ|Ä´Á–ËN² w�nèŸ>Ý74†PyËò�u‹çÉgÍpäçš.⟈cŠrªøžÆ›
±‘A`‹´iÔ¦�sT+‡
{¸	^¬O£€@ÛTŽýåBÒŠ,—ÊÒ¢âÞ!ã©…•Ž°åê`þŽûÛmò–@ÂA´ñÑ ÐgÇV‚"´Vwê�ù" ÌÈ(AŒ„!CÌy¯Ñè+@Û‚•:Q°�l~�0Ùd8HoL>?&÷}?íö®O¿ß.£(Àª
PDöÙ˜tqgmw’ýº¥¤R[RP‘›:øÊëFÿ€d1ì$"#!0"ó†¢Âø	ö=¸4Eìã4ý0e]zu¦#�"d@æíc+ŒÛéõœ´Xw“¤@rŽ‹wbÆŒ0@˜¹N ·¨ÊÒ4à…,DD4;ÔÌb®
E�c	ZÇ4Å%Q1Á*%!§0”J\e
á¢âbñã|dï †Û	2HL×’¸
I¯�eÌ„‰0@T@d5
^¬b`Š|f–cDì1Ï}€j8�MC$JÕ!T÷°ÁB]@SY'®7„1f)�µ‚d†`G"LD!–ˆ AŽ
Ði"Âr‰ˆhŽsX™!LMǤè•JMA‘–

‘A
ÔV¥r¦V�áæÇØe�I*DÄpXÅDµ¨ûå© ÞdËNƒT¬B4¨ÑHR@´Hh“¹½tt›9´œK3§*Ô5£²ÓTÓ
°l0fa‰™�4ñkF&¦1ZqÆ]0á(D2@�”U5KD�BÒJ…kY‘©
fAHÌAM‘…C�@ÒŒz:öÈ1vãÜšàÈùéK}h#W¡tQU×F‰Ð(‚m»_áyý£AdI	C’rB:æ7¼XÒÙ¬% `�›Á¦£‘¡”5C¬‡œ§À£¼Qý­À¯ª²�!Îa‹•w£î"Ò±ÀlŒÛ,ñ¾�ÊÉKaZ…cØÍYG]˜.	gXZ֤ئ“­µT‰„‚¥ÁVâYN´äÊbð”D�’ñd öžÂ‹) “4‰™‚buâpxÈV„]`ëœP„Ø9�
`poRì�mã8¶ä…RMAEmI"±5ZÔ9¨h5tÙ””“CÓ�6Í� gJ\i2BÀQVæ=
V9­
PöQ´v¤j?¦£ àFI1Y&.AßÐȵŒp2ŒV
“$4ãkÊÖ/1Œñb'&uN¼bk©Ç5‘É�…ăä$€X©˜
R”ÛAK’’€†ˆ_�ÕÊ œA°0lBÅeÝ{‚lÄRJ‘tZ¢A+Ø20�B1Â88™¤¡‚FU¤K�ÌQÜaŒ%ºpÃ!rÌE8‘80SO±#†Ù³€¡"$
Ÿ7Š¹NÊÑ6²×QA; rìIØz� údÂB`bw'�
JP—ªÂÉGÈ�®´
ÿ•ŠQ„BïWü¾€þÄŽíéÛ
	H �G¥çIÊ Mû6½Œ›C20–L4z‚ÓbvJU–¯m�©æH�÷&�u.ÙLHCp’„�´!Û�	ŠPÈÑÂ"@LJw}=N»0@÷;�‚ІH;°2 ™R!	)b¨˜b$`)!™àÀÄЮ1PòŒ¿ü§:„¦xè{øo¬6X,	(]ä�Ï‹f�lÓ¬e”S¾¶
)ó•æá„¡ƒ25xã1´Þº”Yb0Ab·0m
ŒÛ–ã$Ê'YnÐdVí¤°µi¤I­¦å,¯*Xã¾$FE„`ßͼ(%éîëßó1]"Ú¶VØH†Â¡L2À(„RP0hu¬ÑQ
✟Pa‘{’Y’MJÆi{Ï–1àÿ-”æ•�լЌëY §áôÙf̦ÝI_!O‡Èkaª’}jn@S_$‡ç3Ïý‡Æ"…>@þÁf�¦$iJ)ó|ÿÃø˜‘0yT=e¥baùP½,ÑTÉŸÆ	ñ,
:V�®a–U++â’:œŸ8'˜Sç¥P¡F¢å
Çb˶o‚z©òXÆ7…íBd©/e 3éî>¼'”+Ò»Y‹£aqõÃy¢a,!ÄP«ý…[\8¤Gã`/Û4¿Uz?š¹vQg�¾5ÁÀDDMEQ֌ªò3	(‚")")6WlVHõ4Do3¬ÃÌ–ól!¢€‰¡)šŠˆYÐ�Bƒ
 ù>u˜á‚Õ	9É>D, {pÄ<ÄŸ£¦'Ä\€¬("‰‹U‰@ ø·ä/ˆx”k¼Ì=Ét3"[7z=€}…:kæ2MǤÄ!tQ
¶%òî(

ÁH@ò�¬%„57<#,‡Y�o>4™¤ùšD‘ê€)@“Ĺ˜�’˜oÔžËHŸ¤óEÞ~áVÚè<‚-Ct„±ôÕš%#…Ú0"
|z¥C`Àh|› =Ð']ˆåΦ´4½
™AKB$
CIÝÎ&Î\Zh\·f	¿…ýÛÔró1™ˆ’�qf·‡Tèo€#3-а›m*,J:†;lnJÀÆœ-bž1»h1[l:kOB<ŽÛáù7Íþ°xƒ›ÿSlIÈ­ï’IjŽdú™
²|»Ìˆdr?I¶Óõ¨U‘ëƒ]Ôž8§¶ {8ÀPñWdXP¸Š�¤BK(†ÌÅÂË Uˆ_јŠ”E„�}—= `rpïöÜÐàDDÈ¡>h	@lë!+·–쉛»VÓ™#$°À¬€Ñ¥@é§ù_@$ÐQüÈpÄÿ‡ˆu퇑®ÊoÙ�Œ®‘"“ó@{¢¢Å	¨`«¼‡¥Ñ,ÌAOâþ8I*h¥(
‘RIYH�Jܺêxj�_Àòº€¥„Ñ)Hñå>r>ùþlA,èýxãÀÜk³fL<Ê@‰� Xº`�ˆ>QR + ³0I�ç D1"�%C/…
;•}@±„@ƒƒ¥L„H„­4$$„J²’RLL²L(ÈuvhÁp„(S�DÇG¹KSã$÷^�°4øBîT¤Jj $ªB@ÐèÁNÛÄØtý:E7$BÌ,°Dƒ@P‘4´¬ËUë”OŸ«ÛbÁ
B/Ü·± È™?þt€ïHã_¥Ðãáó:@Í>À*¢A	4ñ‘:Âùb˜	ƒ=‚w~µW4í
¸p#–q݇ÚF’ž5Ø&š >DRÆt
h�F$"UXWÅDûF8äMˆ¤pŠ'ÔÊÀ,D@Di%T=ɤÃD.
{b£l;‘BÜ0©Ô›Ž-òHa,Ea4ÍtÒÓ4ÕkK©/9ŽQDQLQQETD¢›OÖæ$ôç8Ã0£n÷´:”2Á=±‡ÁäÄþÚ;ôô5æ“Úž�¤Õ ¥Á1€ÂH̦"Priÿ¦´%!H‘uÿiɹ‚>5�Ô¡±�»0aƒA°í÷=Η‚$HpŠU
>î*§€S{*zÂÁÒB.
È1Wqõ¨Ó@îÞj;õœÅͤ8Åõ¼q�A¸ï’)#?‹Ìišô têˆÂ(hŠw˜ÞÁ¤h!EÊ)X�4�Ø‚
#¶ð*%W
’8Ø8†F!¨è‹£I†´»°”,L
,"¶ÙÑ@h))H2P¨œdIpÅ…À`Â%"Á07Žý+ÁΕ:Ò_–¹…E(ÙDKˆ“§ËTŒ¦JºPÌ}lA·EÛåÊ;áèò"Êìmðº?45ÕÏo'θá<Û×´‰¹¡Ô@Âdu½ó;çõœö²T¼zvKÌËÐxã—kþ†¨ðh„@yjôèȇã9
¡±æÁxE¬�yS$®Ðã:8ÌÙ×=*F(à{+‰ð8úÎâÈZ‘�…4KC½èûr5ЗžI#P$�"ãeÍËa¦´ŒÇ^l«kVÌ
?´×?d	!£xpvæYnH�IŽ#¦ŸÕãðyän÷íÂr•Ù_kšˆ{µb¬¹s’(bRôrôb‰¡Jn,¸¿$ÂãXÒ‰ ™l r„ʦBk”ücŠ³aSòQž“QëšâP*Ç–d‡¡>Z/š%ýW¶hœ™®’¤¦uØ¥‡CI¨ DP¼4õÌúIÊ;Þ}Ý7¡ƒ4o§‘ñ±V6–0r&Ó[0>!øs
'q�R(L,Io3.€Ãv혘Ÿ“NÌ=ÛåJ0»àõ‡»ÄÏŸ1¼`^™¢Iep51äÏ*±ç
i�…ÃŒÃ'ó™}ঌ³7‰4&>¼NÖpÎn�`zÄ9ÇaÔzãg¢*e$Ð�:Õ¦ŠxЀH¡÷_§	÷†íxŠ4­3Z&nR@æ„ÀþoíN1qt%Æf�™$ãµ…óÙÇ‡Ö¨œŽnufU®éãŠÃ�÷)Å5$Ï"¤éÝ�V®³5Ê;®fNøÝQb×ѱ#b™�d|HKtrîŒÈq€¼S¡|ƒ™¦	ÚGm3—)Þe"�†½ž¿9
1Žô¡Ë'_Sá‹tq0Ž}vï¢�†(QJ8b $Ûì6ËÐTk¶¼iO]Pz�ÔÙ,#«™pÁ´ˆ¨ËM%ŠdD˜€™”Ð8Ïì±.ÚGFÌy3\Å®ÍÞËéµ
@fø½{éʽL)še¤$šw£1“Ûg‰Â;[r�"X_Ç=…Ìyòü.DÕV»©ñeA\y³·s¡÷ÃòØþ"|¨Üb52ÝÙ�Ódìá±»t!êGÄ$®]d^­¯ž“
RO|µÖ7Ô8Žæ÷ÆÝ€F’¥˜Ð�Câ†ÁØ>üPÄèÒ›˜—µâžÍž½rì¾"[Ä„&8�O¼qe„µ~œpö=i½_¦UÕ|8å´XDã!çy¸AžPìøÂR-Y‘:mšÃÅè%±lˆ):g!Ʋ­tþ=ý+ôn"ÈÒ;z
ÝÅq¿®MqÙŽâ"ª‚© "(¦"›:ÝŒÈí]nysv$$eÕL¿ô8ë²3[Ü·0îÆ´K ø	±ê›b;n Hô#C¼Èò—™Kêv™ù�Ü+ÛÊÒ}‡0ÈÛ³:’,Ù	z—
‰z��S=ײ¹@͘ƒT´¯>�/»*XˆnxÓ?dÑ_TD_)�$hM'–»–ÿ6CvÎâ!òå(;‚¢—ÎÂEwäÄLLÅ¢ÃÏË‘Èk“B‹Zbïa"]ˆaŒ¿Ó$Hhdô8œ�z΃çúƸÿ܃…Ä4²9þ™b˜4Ð@¼јD
 ¿Î¨$iLcÛø5†ÊgV˜ãˆõûK	ûï“Àw–¸À¤>p’éb‘»¤<öÚïã K˜â?yÈÝ�Ћ8bëý]¢~‘ƒXq´�±çQ¾h—Ä«ƒçŒGÚdôkfRË;³–Ç–\6J!Ê”´dK¥+à%céR'u˜”]HŒì9ÍîHPúÑÜbá}„ÇFùœ?"œ«©‡RJÛîz;Ÿ8gª£ÄtøŽ¨qÅ	AçFQžû�ë3@³IE
Å`M	Ð0ì÷ÃcÀO…,¸±É¡×ȳΛ�¬¶n k„$ábÆ­S 7s0×´5ãA[´Ï‚†ÀÐÑî‡`6
è€\Ôw«„ÉÓZ
à*L‹Üâ[S*ñlz0CÊôy._-òpŠEŒˆ‡îY‘C@æzââ}“b˜©®¨ZnÃV„¬˜L›Š>‚ãÞ}ÎåŸÐJxЄ °×¹ÔœÎ±^à÷DrÀ0:W·Ýð¢NPÐÆã�œ�í¨IËÃNK9žà‘Ra†iÄ‚âF{À¬òšþߤì@r0ZÈ–r
#†Hä:Ì
lAŒ’’�ŽÍ 8ÙŒÈF&Ìš"JÕ±[
ÈT¬eÊ­cç@F™LÆœÊ̘Ø3̹.Þ©²íV›H#Û
li——ȃŒãuÌ`ßIgOo6[¹’ƒˆDÙ
%“idÄb¤‚ô¡¿¥2dzÜGȇéTƒÉ�Iăx# šzØÒr‹Éó}^›¡èW¦hæ9㼌f€‚ĸ集¼�8òÓ°žŒX¦=;äO~ õM¸!¨侸aü°Cœ^hÞ{,;Ol‚�”XDļl{Ic¤}o0#Á…Ò؇±€H�×Tš–-{ƒÑ7h1é1Fƒäj{ìw€tãÏ‚z঻üÛ4hÔ)Í|X*£»ßðù¤Á� Àï!$�'ú>œL/è¶3*LĶºúãæѱ8�;„ÂV±È˜ÄåM;$ÒGÛ¬Áá�xaü~øÀòLÃ�:ìªúg¯]ûÒ;û«›Ã0ñCâ
Úr@ÎÅ+ 
E*`é+WoÅ'…Ì
ÆH) ˜½`H*KÝo&�„+Ò|€Ñ¤h)‚e?¦

2&	ft[x›‚œUÝ‘6à|
0�N(p }Pî6öYÅÏ�µƒ¹9¤Æ±g¤£>×wàžã²sÝi$µÀžD7,j*X†Â§vƒƒÆm¡�¢a¸¤ƒ¾ˆdDõ¤$U†=Mžç¾‹¦’±Æ½Îjn
	<ûY2 ΩIð:!ó�羡M2˜R}NÄ$

,
ÊtñŽ}ÛŸ;ƒ¦h¤Ô
ˆ@"
‘(ÐV“ì®ÂaX€s¢SRj{ã""‚_�êN›ö†àt‡ÍÊÏ!ž®Av(o¢Ø=¥hÕ¦	ù@ò7þ—.�‹È7=Q;™ªÊŽ
ìÙ]¦i÷SžÖ¿—9(ùáÍÖ%ØéS¹$c5:È/Ž`õeêœøKÄC�ç¿2¾þüÞ'f­j«$8�š4ÆMM$ŽŽ�%êJŠõNÛ›eû3KœÓ˜aâl\•‹Oj¸HN�ÌÌrOáÈ&Ø0ðp:�áÆz‚Ûû6tÄ1Àƒƒò*U€ýFÕYòààA�I ýæ}l[ÈØþY ákÚ*ÁF³"èˆðkÒó—1õÆ‚P=ù⛌DâZ_«êfê²�}$ÔªçÞÝõ
šXʈ
ßvÙ>Ô%i‹(h€GiËÈ�†ê´/T ,clc˜ñИV“¾“Õª¡ˆO]ùõ�m[+øWOr8}[ƒR¬j!Ìùàf!ÚÈ¡²)IÝî)s:ÏgI€o‚�¢7ÀØŒw…ÎøP¦êzõ]]XBµÌƒýq°4¢¸5¡óm5®§€bl�{ç½a¢"n²D„DÆ8‰Ì<ŽÊ²syÏçãêúÃcyªKa©ùPóCëD2.p“QD14ÄE
F'XõÝƉý$Ÿ
Ÿ÷éGOœ>ëþ¢BC[ö§´ƒ˜AIO¼NCLj1¦}üÈ)Ô€a@d‘°#»Å8‡	â@§%ÁàY€
P8�šq)!–@O¿Ý°Ún"%`/É.)üð.×"‚N´:JdË( (sŸO¨4„S¼ÀòõÇW䜠&¦g$;ÝÕIUí²�mª£J¦ÁE,p°‘I �?m63@e…nÖ›¢Ñ�‚A áD�

7CpEÅrÊ·4ná
„@ùõÂë×¥3{dÉÔ[…È�‘°Pi‰L†&Éd@“¬lѱ0�ý…XŒ{çQ¯·A…î¿hRS@cÝü%d)³Fâ1"&à=Ï«7¬D€ ¨BXÄ	 P±ÏŽr.(=g' "O©P¼éš°T¦S*>jÒ}ãyµ–€ð¸&ëÎö£‰ítKW„Š¤è�ˆ=i9¥F¤AžBñnÁ–OB
€Ö(HÆæU˜%�~�‘}ìPnÅ&OcÜ[C{ŸeQý…5õR”r&ø)BcDŒ;¨Ïð¼Dê.ÿ‘›×9fÔ¶�d?#z[Î,Q£y
ñ‚àöòðt6ĉðp¤±ØU(2ÊF2…uQ7JØ6úÂ,�>Ü ñ£
ÝJLÊãÉÚm·’Gcj²*}LÀë:h:C""³T|@(X
’bèïG\Hï28Î
fÃʉ‰)œûð¼K'êà}b^§ÑZJ ]Œ†d\Öiþ‡P|�ÜQñ5G„	Ñö}¥ƒVвZ@næ¡yY#Ny	©rfÈ\7Wª“xIº”zA9(UX½!±ŽÒ’÷hº¸ê3–9»	¶•´0`àXf!ŠÕ±ÚÍNבǂdƒ€uŠ0E�iÆšÒ2•�Òä'MtÙà!d.�:LMw¹lîÎHÀx
k”¨™NYj‘wœ9¦:P›É$q0ÁÙÝ„sŸëËèO¶ ¤:¹î嶵ߌ‰„�i6æ<‘´7ôT 4£	š<�¤C‹©®\ÈõиtƒqÑrоky�ÂsgÚ…êÖh$a�l!ÓáÁ‹5ÞÑÆð‰�¥ÌGmaž˜
MnÍù^Άí)8u9D·TòN¬VÍ,ã±:
z$†Ú·ÏφLÁiÑpèàáöDõÇXÕÛs2x‚Fc‡‘-`Ä6µ<»É®Íâ$–ía3‹P8vnaz®x.
¶Û3p·»ÒJ,]3KÈê“3 bh†…jmÚZ‡žª†Ý¸5´ê+/%¥¡2­;äÀ˜±ÙœÄ†,R;IHÞ0w"†‰q	i›®	káÎ�3§Â�T\ÁÌ8†.¹F$w$Û@03v9ïŒCÎÛ¤’0–@¾ëm–ÕcBHè8VpLœ™dʺ)ûöä–å4O
¤ÍÚIe‚§†’K4¶s¹Ú¶q!¡²|Ð š'`ì:Ã×9Ò%;~^«ÒKK>Ú)„4SøÅA{6EaÖàvˆ©êõŸO«:¨B¥L�1ƒŸh€\pm;à
I¶„|ÙÐdPcÆ·è½qž­RIeÚÅÝêìèŽø¸6B¢o6±ÂQÎR:¶ä>¨‚¡öÀP*¹)ÿ¿²@5*‰©È@�]H®B- P³¸¼/ñ赊Ž˜S1ò×sijØ
ŽRr…V„–¡¯ØV„ôŽµ­Y`+ôÁDøHq#¦�ú"¼5Úº…€¢Û=ú}ϪŒM�ÇÚ˜p{§ÒQó€¦(zDß〉’	ìë‰AfQjC!À ¤¥�ž^ÌÛº¿]~b0ˆ»9óƒÏÙÊÞP¨I@�ý�_:aøuËYyùKâ°àI}(E(3QÜîW¡ð©1òÒÜWB
rC'¸å×ßaíM”²{5@Þþtv¬º<¿¿$<Æš
¤­äD~€„HK$ J¤HÏAˆ`€H’4#¢�1ÐX*’…"‰ $SÀÓ�°F ¤zÁ‚£¡3î…`&6°Œi<Î}d ;ù6ÄêiC¼€¾{Òò©"CÊSÈRP„Öìˆùœ„aìÏÌ]íš~›—¹AÞÅ
¶F––©=®Ø7ö¥vHZC—–—4׊äHÜ€]@ûÃa‘tãZe|¼f‹ŒÇ»{À11Œ,2LYµRµÔ44hh&vlç¥&wÎ*íS{
ÒÑôí|ì¬sŠF6,	£#²mLˆáCˆ¹W¦ $=ÕÀØyÀBl£ËÑÚ‡ÆÔ„O-³Î‡éÞ–‘�4T@ÐS	2ìVA`ùOj›­"q‰Ð-OqÕÚ�‰"1 Ñ	I¤#Í›5€Ó°Iôõøc´·¬•"�ë–<Ì?
~ZîÍN™‘6R']/lmcPÏwbûªÖÈÂOu§Iƒ•šTM÷^4—L9G#˶0­·Çïì–‰˜ÈD%x'&k�Äwµ]ô±m|p ›SÒëËX^vÑÈ
§èÄ"€	„àb›B,+¼KcÛ‰TAF[@piÇ­Ä� ™ )+âO‹š¨÷ìÊ7ððC¸øQˆØ4õ§ZyÑùøIr¤BCÄÙE¢�Å{C
-Õ[øBìM´6²ßð ëF&ÑÅBÂwQK�g«“Ôü Å8ö_°.aM‚
&ï¼-MAê>€äöA:Â'‚ŠôÅ$|$ÜP´
:ðØ0`T é:þ'ÉÈ0‹ /xÐrH¢„-
";þçm¥ ë›úçc÷Õ—kÜÛ¼ÚQþc.æâ—† '‰?â†ƽ	á
!J¡BŒÂžà
§‘šqŠ?­ ¦žT�´†Ú(1.©uˆØE.˜‘ÿ½·™P4Ažô|ã
„
ýÀDÔ=t }DRV£âD yÌRçÍþ`þÇr¦^Tœ,{é¯-�”ò"&„‘€%×È�ÐÁÔ	;@P£¨Á4K!ª#õhÖ’¬ê8͆b8I)„<ܯôîìzÔb?À;ZÀ¥iózÇýt¹÷¹Ïd	"'¬=p“ü”.‚—5 £Þ×™>†I¢!ò�‰L/yâ¡JDÉÐmÝ×@HƘ�mÑDœdê®hÍd
C4”ɨpÂƆ’cÄÄH'7�ÈáŽ�â1	[ï/EM•ôˆ‘ÙðîÔWÜOXÀq
ÄÏ w2–0&BOœ6A®Mü`xòAî×Ê[¦R#F’ÓåB
žr(§™

��îqEzµE°„¦àw¨�ú!ö©…*�°¡-'Ì-·HÑÖF…yhz‘MÊc�D‚}
à&ÍŸ‡�«úm[Õ#šÊG‰6Ôt’M/îSè%òM¡ˆˆoTý'¿�~'â2{3+©3ò‡
g
1
¬ÖßäýxtzìqÞw¾¾@Ž`U1Ïâh.:Cîí”!åÑ4Œ‚H*uêl!ù¾×åÿù�üÿéþŸý›mþÏ÷OöÔ„þCÿ/þ¯oþßþéâÝ­ÙÛÿõÑñÿã�þßøaÿýÿçoþ-ÿ¹¿òm-ÿ¹¿þÿáÍïôÁÿïüÿæÿÇŸóÿéÿûú¿w_ø?áþ×ùßügýoûŸäÿEìÿõýùü/ý÷ÿñÿÉå§ùÆŒ
þœÿ½†€J8l! ô‚ÄÁb"V 	X>�ȳ0ÃX§6‚$Ä0l� ß+ 
_öˆáHjY)êÀ¨1
ªþ/á¡×4L!#ñ_?Ý�‹–LS<(Æ<p×û¿»÷�éÀPÓ…þȆ‘¸ÿ~Â¥”éÿÙ‹¨¢‚)B¤VcïGPó¦DB²G|h@ÿqx0R°¶ˆÞ16@¿›;
–Ö°¥ÌÿQýW÷;–Q’® WÿìþoáþI"Œƒe‘bHÕÃþ¢€\ƒY¹Î'º'Qß.Xa	'e*Cü4+©¸ÆÙ¶„e&ÞAææa…`!„1o‚b†”‚#…XÂCˆ†	f †Cç@L^á±V²Õ�h…Eò½
‚Œž}çbœ_÷˜‹ŠmmAU	«¢¿ZÍù	 ù\8�ø|‡˜N�+BÑ
#
àló¨À�òiÖDðÆ9
Äc`=¡O㢤w¥9“ó
w÷"òôQŠ�iËâñ"@øpúhµåǘٕ¿ËíäÓûÍÐ/ùƒµë‚«É?å!òZî+Híã
áÀz¬ö�. ›»•êºÎ¨bÙ{¡`/Ç܉AP:UÕP?ÛO¨íI[x`‚eàd�1ö
m»\ÂÎeÎçÿT!ëš ¢"%°pIJPŒ€ö�¥ë·aðŸt:í‹îZV€ñLÇJ“!j–À@~#ÎŽ×_ãƒc/8fÿX
CV¡p	»=7…$�ÆÆ��ŠB�ª2IòÒ‘�¹Ò
«5†M8‘’áY˜L&e„–`H@�˜-Ù/­ 'e6<ô$
+qÏLgÒ¢€Ä³þ2�…³:¯ÅzªÈóœ€t…@ëׯ`x5Y)+­W)Ž	¡4†}EõØ*'ºöÊ“ý!Ðú.ñÕN¼Nøä
÷Vû.ø, ZJªª;q«�¾Tz ;ÿô·±<$HÀÖrÉA‰	îš›Š>›,Ãp÷Á¹–g•ÃÇ“ËZ#4p÷)¥�‹ˆÙéb&N<£åι¥A"™Î¢˜’¢‰)�F0RÆp>ƒnÑöhИÀm‘Ü'²à\iÿŸÿWŽ@`Å>%b=§Xf'nÎJz¬?ì¨[à’$@îoÖ_BüIê<˜‰OËQÚÞ$¤Ã�hB �ëÜ�
8AE€p<Ÿ˜Í'6ƒL¬Äš°=¯ü÷LÕ°`™8(­°~OJÒˆuE
`ûÈ”w
øçÏñJ•(Îl:%e`’‡u*uiHä€9
Ê“·Ò@i"tÆeùñõœ»gAk 9@=‘*ÔKüë¾`|z§~Õ¢9v
{!²*01tCÞΔÍJG1â?xº)ÍO¶ï·þ³UEDÍ	ö	“z¿^k qC\èJÊghBN°º‰kÙ›tŒ
¤;Ï„”ˆÛ€�€tù�þ‚
³è‹¯Š@‰œ±ð”UQùNÐdNMQfmÙo ò»b›ÞˆžùDN•íK`v¾|ÅŸòbD=d¡'v¾;ø¦ïfÿSýÞ>n"õ3­ÂˆÐ““„ªhÞõt)Ž0Ñ“£»\A@°‹^ûp"¡ùf“#eÃÖOòèqþ°Àoñ<€ßfëTè›,îšêЫ2„aÊò’*ßaùèÈ뵟jšÎãaMn""P¼adsäh›>I�{sÎÿÆ 
i@(D:ά9
B‹ ‹"ˆ§L駻AµŠª.¢�é5C±Ñ`��œ68™=äyÿÀiÿ_µsŒ~üh�â.i¼úׂZÄI8¥q ¥
äƒX�)í€ÔHòF"/
B¿¢ÐEb_�¾¾\9�t ŠrmJØXvÚ¨
¾'éÃÇ^LÕVÃ<»çΟÑ:Tò‘q|þ8
Æ
tA
bfÆ`f—TøH:]	ˆ¡„ 	!K€ÐB<*àEßø_ÿ$ÞŸFlo<ª0P÷r/˜‚ç•kZ^J ¡ÓXd‚
ﮈsÃâA³ê">ÞN¸èl™D“`V»>¨emtÑA`ƒ»Q�™iD(×|ã‹jLÈA'½£hÜUÙų¥.ïÅîæ°BKæªáœPúÁDBnB¶:8Û’ÇòS°·%<j@lGë°;d''`ØðŒYk;ýDC!r’•]H3p×­³Ý°j“=N‹î6†	·F@
™&f·ÜYÕ�€ŒÈ^Dj;�”žÌ1ŒÉM‹ƒÅÓBá3Yˆž8|÷³wÔóÈ™ƒ²hL¯è�Mì„óä.y1rhµgAÕg›¶"ù8ä4˜#¦'#§m@aö€A°Ð`~�àš”ä€‰‚¾eØ
 È5ëOhYÒ`…Qéº�º�Öö£ŒýsÚÓÈ[†ôˆ×bc yýAwª¶È4‚a¢¢”Ô<—„»9Æô‰®$C~-—'PK
t£¹rQ¸t³˜Ñ]OAÑKt)ݪ—$Æ
Ð0a½­=|`íHÔ—Óÿ¦ÐÁ½Æ¤÷s#CáÑ¡$sîr±Žd!LÃ	!Q$ÃKHDEDÁ4J
@Ý*ÿì©ï'¾†THšCÐ)ËÿtÏ‹âö‚/¤þ"
	‘š!h
B$€Oi€�hv�°‰±L,� ¤!-T§Óå$LB}aBDIA:Lbdw4q?2îCØ­]‹‘HqÒðµIÀ�‚aè
^4Š:Ù�Ç�¡öHªK(Ï„€!’‚žr.CщGî…¬SÜJôÔÆ?ú79?Ö|ÿ|ì5äH£ãˆ'Ó?à"€T•0Š)h
I%L‡	Éåš’hBIÓ9B;€2
¨"·‰…/:Cñi:peR5@ĘÁÀÅLëI©?NÝaGî?î~«ÛöþÌ…Ò,Ps¥)ÛÿlgQB4¡ÂF"D�L‘¡ÿ¬
°G~ÈFŠ?Ÿ(9"ä¦%4h&}:ä‚e˜¨]
x”<·3“Š`�ÏL$€”�·Y`ãÞš˜
L¡C
�™

¯?�û_‡S¡ÞUþp
A¤ä`‰öJ
?j*ƒ

S I©Ý94¬0P�‘		HJ„uÅÀó!õ}Aÿ¬ûæ!z?9ñ7çÿØ}mÿ«å ¾z�x§¨�
kâAæþbô‡$ÅÙr¨…¡>BO•…>öcîùÚÇlF„¶€!H „Þ�² �Û½Ÿ£{çfr}9ñ¦Û­‚ÄP�)l	Õ`A¼�Høˆ„’¬’bè²
æäß¿á'7Œ
O”ËZ'÷ãìmÐCpoE$BÃ!ÆÃú¡A×t¡Ù*PF¨``LŒ5é¸>ϨF
€Ç«®Åþ˜¤?-¤8(ÿü]ÉáBA]OµL  cesaLastSid = -1;
+
+    pCesaSAD[sid].valid = 0;
+    return MV_OK;
+}
+
+/*******************************************************************************
+* mvCesaAction - Perform crypto operation
+*
+* DESCRIPTION:
+*       This function set new CESA request FIFO queue for further HW processing.
+*       The function checks request parameters before set new request to the queue.
+*       If one of the CESA channels is ready for processing the request will be
+*       passed to HW. When request processing is finished the CESA interrupt will
+*       be generated by HW. The caller should call mvCesaReadyGet() function to
+*       complete request processing and get result.
+*
+* INPUT:
+*       MV_CESA_COMMAND *pCmd   - pointer to new CESA request.
+*                               It includes pointers to Source and Destination
+*                               buffers, session identifier get from
+*                               mvCesaSessionOpen() function, pointer to caller
+*                               private data and all needed crypto parameters.
+*
+* RETURN:
+*       MV_OK             - request successfully added to request queue
+*                         and will be processed.
+*       MV_NO_MORE        - request successfully added to request queue and will
+*                         be processed, but request queue became Full and next
+*                         request will not be accepted.
+*       MV_NO_RESOURCE    - request queue is FULL and the request can not
+*                         be processed.
+*       MV_OUT_OF_CPU_MEM - memory allocation needed for request processing is
+*                         failed. Request can not be processed.
+*       MV_NOT_ALLOWED    - This mixed request (CRYPTO+MAC) can not be processed
+*                         as one request and should be splitted for two requests:
+*                         CRYPTO_ONLY and MAC_ONLY.
+*       MV_BAD_PARAM      - One of the request parameters is out of valid range.
+*                         The request can not be processed.
+*
+*******************************************************************************/
+MV_STATUS   mvCesaAction (MV_CESA_COMMAND *pCmd)
+{
+    MV_STATUS       status;
+    MV_CESA_REQ*    pReq = pCesaReqEmpty;
+    int             sid = pCmd->sessionId;
+    MV_CESA_SA*     pSA = &pCesaSAD[sid];
+#if (MV_CESA_VERSION >= 3)
+     MV_CESA_REQ*   pFromReq;
+     MV_CESA_REQ*   pToReq;
+#endif
+    cesaStats.reqCount++;
+
+    /* Check that the request queue is not FULL */
+    if(cesaReqResources == 0)
+        return MV_NO_RESOURCE;
+
+    if( (sid >= cesaMaxSA) || (!pSA->valid) )
+    {
+        mvOsPrintf("CESA Action Error: Session sid=%d is INVALID\n", sid);
+        return MV_BAD_PARAM;
+    }
+    pSA->count++;
+
+    if(pSA->ctrMode)
+    {
+        /* AES in CTR mode can't be mixed with Authentication */
+        if( (pSA->config & MV_CESA_OPERATION_MASK) !=
+            (MV_CESA_CRYPTO_ONLY << MV_CESA_OPERATION_OFFSET) )
+        {
+            mvOsPrintf("mvCesaAction : CRYPTO CTR mode can't be mixed with AUTH\n");
+            return MV_NOT_ALLOWED;
+        }
+        /* All other request parameters should not be checked because key stream */
+        /* (not user data) processed by AES HW engine */
+        pReq->pOrgCmd = pCmd;
+        /* Allocate temporary pCmd structure for Key stream */
+        pCmd = mvCesaCtrModeInit();
+        if(pCmd == NULL)
+            return MV_OUT_OF_CPU_MEM;
+
+        /* Prepare Key stream */
+        mvCesaCtrModePrepare(pCmd, pReq->pOrgCmd);
+        pReq->fixOffset = 0;
+    }
+    else
+    {
+        /* Check request parameters and calculae fixOffset */
+        status = mvCesaParamCheck(pSA, pCmd, &pReq->fixOffset);
+        if(status != MV_OK)
+        {
+            return status;
+        }
+    }
+    pReq->pCmd = pCmd;
+
+    /* Check if the packet need fragmentation */
+    if(pCmd->pSrc->mbufSize <= sizeof(cesaSramVirtPtr->buf) )
+    {
+        /* request size is smaller than single buffer size */
+        pReq->fragMode = MV_CESA_FRAG_NONE;
+
+        /* Prepare NOT fragmented packets */
+        status = mvCesaReqProcess(pReq);
+        if(status != MV_OK)
+        {
+            mvOsPrintf("CesaReady: ReqProcess error: pReq=%p, status=0x%x\n",
+                        pReq, status);
+        }
+#if (MV_CESA_VERSION >= 3)
+	pReq->frags.numFrag = 1;
+#endif
+    }
+    else
+    {
+        MV_U8     frag = 0;
+
+        /* request size is larger than buffer size - needs fragmentation */
+
+        /* Check restrictions for processing fragmented packets */
+        status = mvCesaFragParamCheck(pSA, pCmd);
+        if(status != MV_OK)
+            return status;
+
+        pReq->fragMode = MV_CESA_FRAG_FIRST;
+        pReq->frags.nextFrag = 0;
+
+        /* Prepare Process Fragmented packets */
+        while(pReq->fragMode != MV_CESA_FRAG_LAST)
+        {
+            if(frag >= MV_CESA_MAX_REQ_FRAGS)
+            {
+                mvOsPrintf("mvCesaAction Error: Too large request frag=%d\n", frag);
+                return MV_OUT_OF_CPU_MEM;
+            }
+            status = mvCesaFragReqProcess(pReq, frag);
+            if(status == MV_OK) {
+#if (MV_CESA_VERSION >= 3)
+		if(frag) {
+			pReq->dma[frag-1].pDmaLast->phyNextDescPtr = 
+				MV_32BIT_LE(mvCesaVirtToPhys(&pReq->dmaDescBuf, pReq->dma[frag].pDmaFirst));
+			mvOsCacheFlush(NULL, pReq->dma[frag-1].pDmaLast, sizeof(MV_DMA_DESC));
+		}
+#endif
+                frag++;
+        }
+        }
+        pReq->frags.numFrag = frag;
+#if (MV_CESA_VERSION >= 3)
+	if(chainReqNum) {	
+		chainReqNum += pReq->frags.numFrag;
+		if(chainReqNum >= MAX_CESA_CHAIN_LENGTH)
+			chainReqNum = MAX_CESA_CHAIN_LENGTH;
+	}		
+#endif
+    }
+
+    pReq->state = MV_CESA_PENDING;
+
+    pCesaReqEmpty = MV_CESA_REQ_NEXT_PTR(pReq);
+    cesaReqResources -= 1;
+
+/* #ifdef CESA_DEBUG */
+    if( (cesaQueueDepth - cesaReqResources) > cesaStats.maxReqCount)
+        cesaStats.maxReqCount = (cesaQueueDepth - cesaReqResources);
+/* #endif CESA_DEBUG */
+
+    cesaLastSid = sid;
+
+#if (MV_CESA_VERSION >= 3)
+    /* Are we within chain bounderies and follows the first request ? */
+    if((chainReqNum > 0) && (chainReqNum < MAX_CESA_CHAIN_LENGTH)) {
+	if(chainIndex) {
+		pFromReq = MV_CESA_REQ_PREV_PTR(pReq); 
+		pToReq = pReq;
+		pReq->state = MV_CESA_CHAIN;
+		/* assume concatenating is possible */
+		pFromReq->dma[pFromReq->frags.numFrag-1].pDmaLast->phyNextDescPtr = 
+			MV_32BIT_LE(mvCesaVirtToPhys(&pToReq->dmaDescBuf, pToReq->dma[0].pDmaFirst));
+		mvOsCacheFlush(NULL, pFromReq->dma[pFromReq->frags.numFrag-1].pDmaLast, sizeof(MV_DMA_DESC));
+			
+		/* align active & next pointers */
+		if(pNextActiveChain->state != MV_CESA_PENDING)
+			pEndCurrChain = pNextActiveChain = MV_CESA_REQ_NEXT_PTR(pReq);
+	}
+	else { /* we have only one chain, start new one */
+		chainReqNum = 0;
+		chainIndex++;
+		/* align active & next pointers  */
+		if(pNextActiveChain->state != MV_CESA_PENDING)
+			pEndCurrChain = pNextActiveChain = pReq;
+	}
+    }
+    else {
+		/* In case we concatenate full chain */
+		if(chainReqNum == MAX_CESA_CHAIN_LENGTH) {
+			chainIndex++;
+			if(pNextActiveChain->state != MV_CESA_PENDING)
+				pEndCurrChain = pNextActiveChain = pReq;
+			chainReqNum = 0;
+		}
+		
+		pReq = pCesaReqProcess;
+		if(pReq->state == MV_CESA_PENDING) {
+			pNextActiveChain = pReq;
+			pEndCurrChain = MV_CESA_REQ_NEXT_PTR(pReq);
+        		/* Start Process new request */
+ 	      		mvCesaReqProcessStart(pReq);
+    		}
+    }
+
+    chainReqNum++;
+
+    if((chainIndex < MAX_CESA_CHAIN_LENGTH) && (chainReqNum > cesaStats.maxChainUsage))
+	cesaStats.maxChainUsage = chainReqNum;
+
+#else
+
+    /* Check status of CESA channels and process requests if possible */
+    pReq = pCesaReqProcess;
+    if(pReq->state == MV_CESA_PENDING)
+    {
+        /* Start Process new request */
+        mvCesaReqProcessStart(pReq);
+    }
+#endif
+    /* If request queue became FULL - return MV_NO_MORE */
+    if(cesaReqResources == 0)
+        return MV_NO_MORE;
+
+    return MV_OK;
+
+}
+
+/*******************************************************************************
+* mvCesaReadyGet - Get crypto request that processing is finished
+*
+* DESCRIPTION:
+*       This function complete request processing and return ready request to
+*       caller. To don't miss interrupts the caller must call this function
+*       while MV_OK or MV_TERMINATE values returned.
+*
+* INPUT:
+*   MV_U32          chanMap  - map of CESA channels finished thier job
+*                              accordingly with CESA Cause register.
+*   MV_CESA_RESULT* pResult  - pointer to structure contains information
+*                            about ready request. It includes pointer to
+*                            user private structure "pReqPrv", session identifier
+*                            for this request "sessionId" and return code.
+*                            Return code set to MV_FAIL if calculated digest value
+*                            on decode direction is different than digest value
+*                            in the packet.
+*
+* RETURN:
+*       MV_OK           - Success, ready request is returned.
+*       MV_NOT_READY    - Next request is not ready yet. New interrupt will
+*                       be generated for futher request processing.
+*       MV_EMPTY        - There is no more request for processing.
+*       MV_BUSY         - Fragmented request is not ready yet.
+*       MV_TERMINATE    - Call this function once more to complete processing
+*                       of fragmented request.
+*
+*******************************************************************************/
+MV_STATUS mvCesaReadyGet(MV_CESA_RESULT* pResult)
+{
+    MV_STATUS       status, readyStatus = MV_NOT_READY;
+    MV_U32          statusReg;
+    MV_CESA_REQ*    pReq;
+    MV_CESA_SA*     pSA;
+
+#if (MV_CESA_VERSION >= 3)
+    if(isFirstReq == MV_TRUE) {
+	if(chainIndex == 0)
+		chainReqNum = 0;
+	
+	isFirstReq = MV_FALSE;
+
+	if(pNextActiveChain->state == MV_CESA_PENDING) {
+		/* Start request Process */
+		mvCesaReqProcessStart(pNextActiveChain);
+		pEndCurrChain = pNextActiveChain;
+		if(chainIndex > 0)
+			chainIndex--;
+		/* Update pNextActiveChain to next chain head */
+		   while(pNextActiveChain->state == MV_CESA_CHAIN)
+			pNextActiveChain = MV_CESA_REQ_NEXT_PTR(pNextActiveChain);
+    	}    
+    }
+    
+    /* Check if there are more processed requests - can we remove pEndCurrChain ??? */
+    if(pCesaReqProcess == pEndCurrChain) {
+		isFirstReq = MV_TRUE;
+		pEndCurrChain = pNextActiveChain;
+#else
+    if(pCesaReqProcess->state != MV_CESA_PROCESS) {
+#endif
+        return MV_EMPTY;
+    }
+
+#ifdef CESA_DEBUG
+    statusReg = MV_REG_READ(MV_CESA_STATUS_REG);
+    if( statusReg & MV_CESA_STATUS_ACTIVE_MASK )
+    {
+        mvOsPrintf("mvCesaReadyGet: Not Ready, Status = 0x%x\n", statusReg);
+        cesaStats.notReadyCount++;
+        return MV_NOT_READY;
+    }
+#endif /* CESA_DEBUG */
+
+    cesaStats.readyCount++;
+
+    pReq = pCesaReqProcess;
+    pSA = &pCesaSAD[pReq->pCmd->sessionId];
+
+    pResult->retCode = MV_OK;
+    if(pReq->fragMode != MV_CESA_FRAG_NONE)
+    {
+        MV_U8*          pNewDigest;
+      int             frag;
+#if (MV_CESA_VERSION >= 3)
+      pReq->frags.nextFrag = 1;
+      while(pReq->frags.nextFrag <= pReq->frags.numFrag) {
+#endif
+	frag = (pReq->frags.nextFrag - 1);
+
+        /* Restore DMA descriptor list */
+        pReq->dma[frag].pDmaLast->phyNextDescPtr = 
+                MV_32BIT_LE(mvCesaVirtToPhys(&pReq->dmaDescBuf, &pReq->dma[frag].pDmaLast[1]));
+        pReq->dma[frag].pDmaLast = NULL;
+
+        /* Special processing for finished fragmented request */
+        if(pReq->frags.nextFrag >= pReq->frags.numFrag)
+        {
+            mvCesaMbufCacheUnmap(pReq->pCmd->pDst, 0, pReq->pCmd->pDst->mbufSize);
+
+            /* Fragmented packet is ready */
+            if( (pSA->config & MV_CESA_OPERATION_MASK) !=
+                (MV_CESA_CRYPTO_ONLY << MV_CESA_OPERATION_OFFSET) )
+            {
+                int  macDataSize = pReq->pCmd->macLength - pReq->frags.macSize;
+
+                if(macDataSize != 0)
+                {
+                    /* Calculate all other blocks by SW */
+                    mvCesaFragAuthComplete(pReq, pSA, macDataSize);
+                }
+
+                /* Copy new digest from SRAM to the Destination buffer */
+                pNewDigest = cesaSramVirtPtr->buf + pReq->frags.newDigestOffset;
+                status = mvCesaCopyToMbuf(pNewDigest, pReq->pCmd->pDst,
+                                   pReq->pCmd->digestOffset, pSA->digestSize);
+
+                /* For decryption: Compare new digest value with original one */
+                if((pSA->config & MV_CESA_DIRECTION_MASK) ==
+                            (MV_CESA_DIR_DECODE << MV_CESA_DIRECTION_BIT))
+                {
+                    if( memcmp(pNewDigest, pReq->frags.orgDigest, pSA->digestSize) != 0)
+                    {
+/*
+                        mvOsPrintf("Digest error: chan=%d, newDigest=%p, orgDigest=%p, status = 0x%x\n",
+                            chan, pNewDigest, pReq->frags.orgDigest, MV_REG_READ(MV_CESA_STATUS_REG));
+*/
+                        /* Signiture verification is failed */
+                        pResult->retCode = MV_FAIL;
+                    }
+                }
+            }
+            readyStatus = MV_OK;
+        }
+#if (MV_CESA_VERSION >= 3)
+	pReq->frags.nextFrag++;
+      }
+#endif
+    }
+    else
+    {
+        mvCesaMbufCacheUnmap(pReq->pCmd->pDst, 0, pReq->pCmd->pDst->mbufSize);
+
+        /* Restore DMA descriptor list */
+        pReq->dma[0].pDmaLast->phyNextDescPtr = 
+                MV_32BIT_LE(mvCesaVirtToPhys(&pReq->dmaDescBuf, &pReq->dma[0].pDmaLast[1]));
+        pReq->dma[0].pDmaLast = NULL;
+        if( ((pSA->config & MV_CESA_OPERATION_MASK) !=
+                (MV_CESA_CRYPTO_ONLY << MV_CESA_OPERATION_OFFSET) ) &&
+            ((pSA->config & MV_CESA_DIRECTION_MASK) ==
+                        (MV_CESA_DIR_DECODE << MV_CESA_DIRECTION_BIT)) )
+        {
+            /* For AUTH on decode : Check Digest result in Status register */
+            statusReg = MV_REG_READ(MV_CESA_STATUS_REG);
+            if(statusReg & MV_CESA_STATUS_DIGEST_ERR_MASK)
+            {
+/*
+                mvOsPrintf("Digest error: chan=%d, status = 0x%x\n",
+                        chan, statusReg);
+*/
+                /* Signiture verification is failed */
+                pResult->retCode = MV_FAIL;
+            }
+        }
+        readyStatus = MV_OK;
+    }
+
+    if(readyStatus == MV_OK)
+    {
+        /* If Request is ready - Prepare pResult structure */
+        pResult->pReqPrv = pReq->pCmd->pReqPrv;
+        pResult->sessionId = pReq->pCmd->sessionId;
+
+        pReq->state = MV_CESA_IDLE;
+        pCesaReqProcess = MV_CESA_REQ_NEXT_PTR(pReq);
+        cesaReqResources++;
+
+        if(pSA->ctrMode)
+        {
+            /* For AES CTR mode - complete processing and free allocated resources */
+            mvCesaCtrModeComplete(pReq->pOrgCmd, pReq->pCmd);
+            mvCesaCtrModeFinish(pReq->pCmd);
+            pReq->pOrgCmd = NULL;
+        }
+    }
+
+#if (MV_CESA_VERSION < 3)
+    if(pCesaReqProcess->state == MV_CESA_PROCESS)
+    {
+        /* Start request Process */
+        mvCesaReqProcessStart(pCesaReqProcess);
+        if(readyStatus == MV_NOT_READY)
+            readyStatus = MV_BUSY;
+    }
+    else if(pCesaReqProcess != pCesaReqEmpty)
+    {
+        /* Start process new request from the queue */
+        mvCesaReqProcessStart(pCesaReqProcess);
+    }
+#endif 
+    return readyStatus;
+}
+
+/***************** Functions to work with CESA_MBUF structure ******************/
+
+/*******************************************************************************
+* mvCesaMbufOffset - Locate offset in the Mbuf structure
+*
+* DESCRIPTION:
+*       This function locates offset inside Multi-Bufeer structure.
+*       It get fragment number and place in the fragment where the offset
+*       is located.
+*
+*
+* INPUT:
+*   MV_CESA_MBUF* pMbuf  - Pointer to multi-buffer structure
+*   int           offset - Offset from the beginning of the data presented by
+*                        the Mbuf structure.
+*
+* OUTPUT:
+*   int*        pBufOffset  - Offset from the beginning of the fragment where
+*                           the offset is located.
+*
+* RETURN:
+*       int - Number of fragment, where the offset is located\
+*
+*******************************************************************************/
+int     mvCesaMbufOffset(MV_CESA_MBUF* pMbuf, int offset, int* pBufOffset)
+{
+    int frag = 0;
+
+    while(offset > 0)
+    {
+        if(frag >= pMbuf->numFrags)
+        {
+            mvOsPrintf("mvCesaMbufOffset: Error: frag (%d) > numFrags (%d)\n",
+                    frag, pMbuf->numFrags);
+            return MV_INVALID;
+        }
+        if(offset < pMbuf->pFrags[frag].bufSize)
+        {
+            break;
+        }
+        offset -= pMbuf->pFrags[frag].bufSize;
+        frag++;
+    }
+    if(pBufOffset != NULL)
+        *pBufOffset = offset;
+
+    return frag;
+}
+
+/*******************************************************************************
+* mvCesaCopyFromMbuf - Copy data from the Mbuf structure to continuous buffer
+*
+* DESCRIPTION:
+*
+*
+* INPUT:
+*   MV_U8*          pDstBuf  - Pointer to continuous buffer, where data is
+*                              copied to.
+*   MV_CESA_MBUF*   pSrcMbuf - Pointer to multi-buffer structure where data is
+*                              copied from.
+*   int             offset   - Offset in the Mbuf structure where located first
+*                            byte of data should be copied.
+*   int             size     - Size of data should be copied
+*
+* RETURN:
+*       MV_OK           - Success, all data is copied successfully.
+*       MV_OUT_OF_RANGE - Failed, offset is out of Multi-buffer data range.
+*                         No data is copied.
+*       MV_EMPTY        - Multi-buffer structure has not enough data to copy
+*                       Data from the offset to end of Mbuf data is copied.
+*
+*******************************************************************************/
+MV_STATUS   mvCesaCopyFromMbuf(MV_U8* pDstBuf, MV_CESA_MBUF* pSrcMbuf,
+                               int offset, int size)
+{
+    int     frag, fragOffset, bufSize;
+    MV_U8*  pBuf;
+
+    if(size == 0)
+        return MV_OK;
+
+    frag = mvCesaMbufOffset(pSrcMbuf, offset, &fragOffset);
+    if(frag == MV_INVALID)
+    {
+        mvOsPrintf("CESA Mbuf Error: offset (%d) out of range\n", offset);
+        return MV_OUT_OF_RANGE;
+    }
+
+    bufSize = pSrcMbuf->pFrags[frag].bufSize - fragOffset;
+    pBuf = pSrcMbuf->pFrags[frag].bufVirtPtr + fragOffset;
+    while(MV_TRUE)
+    {
+        if(size <= bufSize)
+        {
+            memcpy(pDstBuf, pBuf, size);
+            return MV_OK;
+        }
+        memcpy(pDstBuf, pBuf, bufSize);
+        size -= bufSize;
+        frag++;
+        pDstBuf += bufSize;
+        if(frag >= pSrcMbuf->numFrags)
+            break;
+
+        bufSize = pSrcMbuf->pFrags[frag].bufSize;
+        pBuf = pSrcMbuf->pFrags[frag].bufVirtPtr;
+    }
+    mvOsPrintf("mvCesaCopyFromMbuf: Mbuf is EMPTY - %d bytes isn't copied\n",
+                size);
+    return MV_EMPTY;
+}
+
+/*******************************************************************************
+* mvCesaCopyToMbuf - Copy data from continuous buffer to the Mbuf structure
+*
+* DESCRIPTION:
+*
+*
+* INPUT:
+*   MV_U8*          pSrcBuf  - Pointer to continuous buffer, where data is
+*                              copied from.
+*   MV_CESA_MBUF*   pDstMbuf - Pointer to multi-buffer structure where data is
+*                              copied to.
+*   int             offset   - Offset in the Mbuf structure where located first
+*                            byte of data should be copied.
+*   int             size     - Size of data should be copied
+*
+* RETURN:
+*       MV_OK           - Success, all data is copied successfully.
+*       MV_OUT_OF_RANGE - Failed, offset is out of Multi-buffer data range.
+*                         No data is copied.
+*       MV_FULL         - Multi-buffer structure has not enough place to copy
+*                       all data. Data from the offset to end of Mbuf data
+*                       is copied.
+*
+*******************************************************************************/
+MV_STATUS   mvCesaCopyToMbuf(MV_U8* pSrcBuf, MV_CESA_MBUF* pDstMbuf,
+                               int offset, int size)
+{
+    int     frag, fragOffset, bufSize;
+    MV_U8*  pBuf;
+
+    if(size == 0)
+        return MV_OK;
+
+    frag = mvCesaMbufOffset(pDstMbuf, offset, &fragOffset);
+    if(frag == MV_INVALID)
+    {
+        mvOsPrintf("CESA Mbuf Error: offset (%d) out of range\n", offset);
+        return MV_OUT_OF_RANGE;
+    }
+
+    bufSize = pDstMbuf->pFrags[frag].bufSize - fragOffset;
+    pBuf = pDstMbuf->pFrags[frag].bufVirtPtr + fragOffset;
+    while(MV_TRUE)
+    {
+        if(size <= bufSize)
+        {
+            memcpy(pBuf, pSrcBuf, size);
+            return MV_OK;
+        }
+        memcpy(pBuf, pSrcBuf, bufSize);
+        size -= bufSize;
+        frag++;
+        pSrcBuf += bufSize;
+        if(frag >= pDstMbuf->numFrags)
+            break;
+
+        bufSize = pDstMbuf->pFrags[frag].bufSize;
+        pBuf = pDstMbuf->pFrags[frag].bufVirtPtr;
+    }
+    mvOsPrintf("mvCesaCopyToMbuf: Mbuf is FULL - %d bytes isn't copied\n",
+                size);
+    return MV_FULL;
+}
+
+/*******************************************************************************
+* mvCesaMbufCopy - Copy data from one Mbuf structure to the other Mbuf structure
+*
+* DESCRIPTION:
+*
+*
+* INPUT:
+*
+*   MV_CESA_MBUF*   pDstMbuf - Pointer to multi-buffer structure where data is
+*                              copied to.
+*   int      dstMbufOffset   - Offset in the dstMbuf structure where first byte
+*                            of data should be copied to.
+*   MV_CESA_MBUF*   pSrcMbuf - Pointer to multi-buffer structure where data is
+*                              copied from.
+*   int      srcMbufOffset   - Offset in the srcMbuf structure where first byte
+*                            of data should be copied from.
+*   int             size     - Size of data should be copied
+*
+* RETURN:
+*       MV_OK           - Success, all data is copied successfully.
+*       MV_OUT_OF_RANGE - Failed, srcMbufOffset or dstMbufOffset is out of
+*                       srcMbuf or dstMbuf structure correspondently.
+*                       No data is copied.
+*       MV_BAD_SIZE     - srcMbuf or dstMbuf structure is too small to copy
+*                       all data. Partial data is copied
+*
+*******************************************************************************/
+MV_STATUS   mvCesaMbufCopy(MV_CESA_MBUF* pMbufDst, int dstMbufOffset,
+                           MV_CESA_MBUF* pMbufSrc, int srcMbufOffset, int size)
+{
+    int     srcFrag, dstFrag, srcSize, dstSize, srcOffset, dstOffset;
+    int     copySize;
+    MV_U8   *pSrc, *pDst;
+
+    if(size == 0)
+        return MV_OK;
+
+    srcFrag = mvCesaMbufOffset(pMbufSrc, srcMbufOffset, &srcOffset);
+    if(srcFrag == MV_INVALID)
+    {
+        mvOsPrintf("CESA srcMbuf Error: offset (%d) out of range\n", srcMbufOffset);
+        return MV_OUT_OF_RANGE;
+    }
+    pSrc = pMbufSrc->pFrags[srcFrag].bufVirtPtr + srcOffset;
+    srcSize = pMbufSrc->pFrags[srcFrag].bufSize - srcOffset;
+
+    dstFrag = mvCesaMbufOffset(pMbufDst, dstMbufOffset, &dstOffset);
+    if(dstFrag == MV_INVALID)
+    {
+        mvOsPrintf("CESA dstMbuf Error: offset (%d) out of range\n", dstMbufOffset);
+        return MV_OUT_OF_RANGE;
+    }
+    pDst = pMbufDst->pFrags[dstFrag].bufVirtPtr + dstOffset;
+    dstSize = pMbufDst->pFrags[dstFrag].bufSize - dstOffset;
+
+    while(size > 0)
+    {
+        copySize = MV_MIN(srcSize, dstSize);
+        if(size <= copySize)
+        {
+            memcpy(pDst, pSrc, size);
+            return MV_OK;
+        }
+        memcpy(pDst, pSrc, copySize);
+        size -= copySize;
+        srcSize -= copySize;
+        dstSize -= copySize;
+
+        if(srcSize == 0)
+        {
+            srcFrag++;
+            if(srcFrag >= pMbufSrc->numFrags)
+                break;
+
+            pSrc = pMbufSrc->pFrags[srcFrag].bufVirtPtr;
+            srcSize = pMbufSrc->pFrags[srcFrag].bufSize;
+        }
+
+        if(dstSize == 0)
+        {
+            dstFrag++;
+            if(dstFrag >= pMbufDst->numFrags)
+                break;
+
+            pDst = pMbufDst->pFrags[dstFrag].bufVirtPtr;
+            dstSize = pMbufDst->pFrags[dstFrag].bufSize;
+        }
+    }
+    mvOsPrintf("mvCesaMbufCopy: BAD size - %d bytes isn't copied\n",
+                size);
+
+    return MV_BAD_SIZE;
+}
+
+static MV_STATUS   mvCesaMbufCacheUnmap(MV_CESA_MBUF* pMbuf, int offset, int size)
+{
+    int     frag, fragOffset, bufSize;
+    MV_U8*  pBuf;
+
+    if(size == 0)
+        return MV_OK;
+
+    frag = mvCesaMbufOffset(pMbuf, offset, &fragOffset);
+    if(frag == MV_INVALID)
+    {
+        mvOsPrintf("CESA Mbuf Error: offset (%d) out of range\n", offset);
+        return MV_OUT_OF_RANGE;
+    }
+
+    bufSize = pMbuf->pFrags[frag].bufSize - fragOffset;
+    pBuf = pMbuf->pFrags[frag].bufVirtPtr + fragOffset;
+    while(MV_TRUE)
+    {
+        if(size <= bufSize)
+        {
+            mvOsCacheUnmap(NULL, mvOsIoVirtToPhy(NULL, pBuf), size);
+            return MV_OK;
+        }
+
+        mvOsCacheUnmap(NULL, mvOsIoVirtToPhy(NULL, pBuf), bufSize);
+        size -= bufSize;
+        frag++;
+        if(frag >= pMbuf->numFrags)
+            break;
+
+        bufSize = pMbuf->pFrags[frag].bufSize;
+        pBuf = pMbuf->pFrags[frag].bufVirtPtr;
+    }
+    mvOsPrintf("%s: Mbuf is FULL - %d bytes isn't Unmapped\n",
+                __FUNCTION__, size);
+    return MV_FULL;
+}
+
+
+/*************************************** Local Functions ******************************/
+
+/*******************************************************************************
+* mvCesaFragReqProcess - Process fragmented request
+*
+* DESCRIPTION:
+*       This function processes a fragment of fragmented request (First, Middle or Last)
+*
+*
+* INPUT:
+*       MV_CESA_REQ* pReq   - Pointer to the request in the request queue.
+*
+* RETURN:
+*       MV_OK        - The fragment is successfully passed to HW for processing.
+*       MV_TERMINATE - Means, that HW finished its work on this packet and no more
+*                    interrupts will be generated for this request.
+*                    Function mvCesaReadyGet() must be called to complete request
+*                    processing and get request result.
+*
+*******************************************************************************/
+static MV_STATUS   mvCesaFragReqProcess(MV_CESA_REQ* pReq, MV_U8 frag)
+{
+    int                     i, copySize, cryptoDataSize, macDataSize, sid;
+    int                     cryptoIvOffset, digestOffset;
+    MV_U32                  config;
+    MV_CESA_COMMAND*        pCmd = pReq->pCmd;
+    MV_CESA_SA*             pSA;
+    MV_CESA_MBUF*           pMbuf;
+    MV_DMA_DESC*            pDmaDesc = pReq->dma[frag].pDmaFirst;
+    MV_U8*                  pSramBuf = cesaSramVirtPtr->buf;
+    int                     macTotalLen = 0;
+    int                     fixOffset, cryptoOffset, macOffset;
+
+    cesaStats.fragCount++;
+
+    sid = pReq->pCmd->sessionId;
+
+    pSA = &pCesaSAD[sid];
+
+    cryptoIvOffset = digestOffset = 0;
+    i = macDataSize = 0;
+    cryptoDataSize = 0;
+
+    /* First fragment processing */
+    if(pReq->fragMode == MV_CESA_FRAG_FIRST)
+    {
+        /* pReq->frags monitors processing of fragmented request between fragments */
+        pReq->frags.bufOffset = 0;
+        pReq->frags.cryptoSize = 0;
+        pReq->frags.macSize = 0;
+
+        config = pSA->config | (MV_CESA_FRAG_FIRST << MV_CESA_FRAG_MODE_OFFSET);
+
+        /* fixOffset can be not equal to zero only for FIRST fragment */
+        fixOffset = pReq->fixOffset;
+        /* For FIRST fragment crypto and mac offsets are taken from pCmd */
+        cryptoOffset = pCmd->cryptoOffset;
+        macOffset = pCmd->macOffset;
+
+        copySize = sizeof(cesaSramVirtPtr->buf) - pReq->fixOffset;
+
+        /* Find fragment size: Must meet all requirements for CRYPTO and MAC
+         * cryptoDataSize   - size of data will be encrypted/decrypted in this fragment
+         * macDataSize      - size of data will be signed/verified in this fragment
+         * copySize         - size of data will be copied from srcMbuf to SRAM and
+         *                  back to dstMbuf for this fragment
+         */
+        mvCesaFragSizeFind(pSA, pReq, cryptoOffset, macOffset,
+                        &copySize, &cryptoDataSize, &macDataSize);
+
+        if( (pSA->config & MV_CESA_OPERATION_MASK) !=
+                (MV_CESA_MAC_ONLY << MV_CESA_OPERATION_OFFSET))
+        {
+            /* CryptoIV special processing */
+            if( (pSA->config & MV_CESA_CRYPTO_MODE_MASK) ==
+                (MV_CESA_CRYPTO_CBC << MV_CESA_CRYPTO_MODE_BIT) )
+            {
+                /* In CBC mode for encode direction when IV from user */
+                if( (pCmd->ivFromUser) &&
+                    ((pSA->config & MV_CESA_DIRECTION_MASK) ==
+                        (MV_CESA_DIR_ENCODE << MV_CESA_DIRECTION_BIT)) )
+                {
+
+                    /* For Crypto Encode in CBC mode HW always takes IV from SRAM IVPointer,
+                    * (not from IVBufPointer). So when ivFromUser==1, we should copy IV from user place
+                    * in the buffer to SRAM IVPointer
+                    */
+                    i += mvCesaDmaCopyPrepare(pCmd->pSrc, cesaSramVirtPtr->cryptoIV, &pDmaDesc[i],
+                                    MV_FALSE, pCmd->ivOffset, pSA->cryptoIvSize, pCmd->skipFlush);
+                }
+
+                /* Special processing when IV is not located in the first fragment */
+                if(pCmd->ivOffset > (copySize - pSA->cryptoIvSize))
+                {
+                    /* Prepare dummy place for cryptoIV in SRAM */
+                    cryptoIvOffset = cesaSramVirtPtr->tempCryptoIV - mvCesaSramAddrGet();
+
+                    /* For Decryption: Copy IV value from pCmd->ivOffset to Special SRAM place */
+                    if((pSA->config & MV_CESA_DIRECTION_MASK) ==
+                            (MV_CESA_DIR_DECODE << MV_CESA_DIRECTION_BIT))
+                    {
+                        i += mvCesaDmaCopyPrepare(pCmd->pSrc, cesaSramVirtPtr->tempCryptoIV, &pDmaDesc[i],
+                                    MV_FALSE, pCmd->ivOffset, pSA->cryptoIvSize, pCmd->skipFlush);
+                    }
+                    else
+                    {
+                        /* For Encryption when IV is NOT from User: */
+                        /* Copy IV from SRAM to buffer (pCmd->ivOffset) */
+                        if(pCmd->ivFromUser == 0)
+                        {
+                            /* copy IV value from cryptoIV to Buffer (pCmd->ivOffset) */
+                            i += mvCesaDmaCopyPrepare(pCmd->pSrc, cesaSramVirtPtr->cryptoIV, &pDmaDesc[i],
+                                    MV_TRUE, pCmd->ivOffset, pSA->cryptoIvSize, pCmd->skipFlush);
+                        }
+                    }
+                }
+                else
+                {
+                    cryptoIvOffset = pCmd->ivOffset;
+                }
+            }
+        }
+
+        if( (pSA->config & MV_CESA_OPERATION_MASK) !=
+                (MV_CESA_CRYPTO_ONLY << MV_CESA_OPERATION_OFFSET) )
+        {
+            /* MAC digest special processing on Decode direction */
+            if((pSA->config & MV_CESA_DIRECTION_MASK) ==
+                        (MV_CESA_DIR_DECODE << MV_CESA_DIRECTION_BIT))
+            {
+                /* Save digest from pCmd->digestOffset */
+                mvCesaCopyFromMbuf(pReq->frags.orgDigest,
+                               pCmd->pSrc, pCmd->digestOffset, pSA->digestSize);
+
+                /* If pCmd->digestOffset is not located on the first */
+                if(pCmd->digestOffset > (copySize - pSA->digestSize))
+                {
+                    MV_U8  digestZero[MV_CESA_MAX_DIGEST_SIZE];
+
+                    /* Set zeros to pCmd->digestOffset (DRAM) */
+                    memset(digestZero, 0, MV_CESA_MAX_DIGEST_SIZE);
+                    mvCesaCopyToMbuf(digestZero, pCmd->pSrc, pCmd->digestOffset, pSA->digestSize);
+
+                    /* Prepare dummy place for digest in SRAM */
+                    digestOffset = cesaSramVirtPtr->tempDigest - mvCesaSramAddrGet();
+                }
+                else
+                {
+                    digestOffset = pCmd->digestOffset;
+                }
+            }
+        }
+        /* Update SA in SRAM */
+        if(cesaLastSid != sid)
+        {
+            mvCesaSramSaUpdate(sid, &pDmaDesc[i]);
+            i++;
+        }
+
+        pReq->fragMode = MV_CESA_FRAG_MIDDLE;
+    }
+    else
+    {
+        /* Continue fragment */
+        fixOffset = 0;
+        cryptoOffset = 0;
+        macOffset = 0;
+        if( (pCmd->pSrc->mbufSize - pReq->frags.bufOffset) <= sizeof(cesaSramVirtPtr->buf))
+        {
+            /* Last fragment */
+            config = pSA->config | (MV_CESA_FRAG_LAST << MV_CESA_FRAG_MODE_OFFSET);
+            pReq->fragMode = MV_CESA_FRAG_LAST;
+            copySize = pCmd->pSrc->mbufSize - pReq->frags.bufOffset;
+
+            if( (pSA->config & MV_CESA_OPERATION_MASK) !=
+                (MV_CESA_CRYPTO_ONLY << MV_CESA_OPERATION_OFFSET) )
+            {
+                macDataSize = pCmd->macLength - pReq->frags.macSize;
+
+                /* If pCmd->digestOffset is not located on last fragment */
+                if(pCmd->digestOffset < pReq->frags.bufOffset)
+                {
+                    /* Prepare dummy place for digest in SRAM */
+                    digestOffset = cesaSramVirtPtr->tempDigest - mvCesaSramAddrGet();
+                }
+                else
+                {
+                    digestOffset = pCmd->digestOffset - pReq->frags.bufOffset;
+                }
+                pReq->frags.newDigestOffset = digestOffset;
+                macTotalLen = pCmd->macLength;
+
+                /* HW can't calculate the Digest correctly for fragmented packets
+                 * in the following cases:
+                 *  - MV88F5182                                           ||
+                 *  - MV88F5181L when total macLength more that 16 Kbytes ||
+                 *  - total macLength more that 64 Kbytes
+                 */
+                if( (mvCtrlModelGet() == MV_5182_DEV_ID) ||
+                    ( (mvCtrlModelGet() == MV_5181_DEV_ID) &&
+                      (mvCtrlRevGet() >= MV_5181L_A0_REV)  &&
+                      (pCmd->macLength >= (1 << 14)) ) )
+                {
+                    return MV_TERMINATE;
+                }
+            }
+            if( (pSA->config & MV_CESA_OPERATION_MASK) !=
+                (MV_CESA_MAC_ONLY << MV_CESA_OPERATION_OFFSET) )
+            {
+                cryptoDataSize = pCmd->cryptoLength - pReq->frags.cryptoSize;
+            }
+
+            /* cryptoIvOffset - don't care */
+        }
+        else
+        {
+            /* WA for MV88F5182 SHA1 and MD5 fragmentation mode */
+            if( (mvCtrlModelGet() == MV_5182_DEV_ID) &&
+                (((pSA->config & MV_CESA_MAC_MODE_MASK) ==
+                    (MV_CESA_MAC_MD5 << MV_CESA_MAC_MODE_OFFSET)) ||
+                ((pSA->config & MV_CESA_MAC_MODE_MASK) ==
+                    (MV_CESA_MAC_SHA1 << MV_CESA_MAC_MODE_OFFSET))) )
+            {
+                pReq->frags.newDigestOffset = cesaSramVirtPtr->tempDigest - mvCesaSramAddrGet();
+                pReq->fragMode = MV_CESA_FRAG_LAST;
+
+                return MV_TERMINATE;
+            }
+            /* Middle fragment */
+            config = pSA->config | (MV_CESA_FRAG_MIDDLE << MV_CESA_FRAG_MODE_OFFSET);
+            copySize = sizeof(cesaSramVirtPtr->buf);
+            /* digestOffset and cryptoIvOffset - don't care */
+
+            /* Find fragment size */
+            mvCesaFragSizeFind(pSA, pReq, cryptoOffset, macOffset,
+                            &copySize, &cryptoDataSize, &macDataSize);
+        }
+    }
+    /********* Prepare DMA descriptors to copy from pSrc to SRAM *********/
+    pMbuf = pCmd->pSrc;
+    i += mvCesaDmaCopyPrepare(pMbuf, pSramBuf + fixOffset, &pDmaDesc[i],
+                                MV_FALSE, pReq->frags.bufOffset, copySize, pCmd->skipFlush);
+
+    /* Prepare CESA descriptor to copy from DRAM to SRAM by DMA */
+    mvCesaSramDescrBuild(config, frag, 
+                cryptoOffset + fixOffset, cryptoIvOffset + fixOffset,
+                cryptoDataSize, macOffset + fixOffset,
+                digestOffset + fixOffset, macDataSize, macTotalLen,
+                pReq, &pDmaDesc[i]);
+    i++;
+
+   /* Add special descriptor Ownership for CPU */
+    pDmaDesc[i].byteCnt = 0;
+    pDmaDesc[i].phySrcAdd = 0;
+    pDmaDesc[i].phyDestAdd = 0;
+    i++;
+
+    /********* Prepare DMA descriptors to copy from SRAM to pDst *********/
+    pMbuf = pCmd->pDst;
+    i += mvCesaDmaCopyPrepare(pMbuf, pSramBuf + fixOffset, &pDmaDesc[i],
+                                MV_TRUE, pReq->frags.bufOffset, copySize, pCmd->skipFlush);
+
+    /* Next field of Last DMA descriptor must be NULL */
+    pDmaDesc[i-1].phyNextDescPtr = 0;
+    pReq->dma[frag].pDmaLast = &pDmaDesc[i-1];
+    mvOsCacheFlush(NULL, pReq->dma[frag].pDmaFirst, 
+                    i*sizeof(MV_DMA_DESC));
+
+    /*mvCesaDebugDescriptor(&cesaSramVirtPtr->desc[frag]);*/
+
+    pReq->frags.bufOffset += copySize;
+    pReq->frags.cryptoSize += cryptoDataSize;
+    pReq->frags.macSize += macDataSize;
+
+    return MV_OK;
+}
+
+
+/*******************************************************************************
+* mvCesaReqProcess - Process regular (Non-fragmented) request
+*
+* DESCRIPTION:
+*       This function processes the whole (not fragmented) request
+*
+* INPUT:
+*       MV_CESA_REQ* pReq   - Pointer to the request in the request queue.
+*
+* RETURN:
+*       MV_OK   - The request is successfully passed to HW for processing.
+*       Other   - Failure. The request will not be processed
+*
+*******************************************************************************/
+static MV_STATUS   mvCesaReqProcess(MV_CESA_REQ* pReq)
+{
+    MV_CESA_MBUF    *pMbuf;
+    MV_DMA_DESC     *pDmaDesc;
+    MV_U8           *pSramBuf;
+    int             sid, i, fixOffset;
+    MV_CESA_SA      *pSA;
+    MV_CESA_COMMAND *pCmd = pReq->pCmd;
+
+    cesaStats.procCount++;
+
+    sid = pCmd->sessionId;
+    pSA = &pCesaSAD[sid];
+    pDmaDesc = pReq->dma[0].pDmaFirst;
+    pSramBuf = cesaSramVirtPtr->buf;
+    fixOffset = pReq->fixOffset;
+
+/*
+    mvOsPrintf("mvCesaReqProcess: sid=%d, pSA=%p, pDmaDesc=%p, pSramBuf=%p\n",
+                sid, pSA, pDmaDesc, pSramBuf);
+*/
+    i = 0;
+
+    /* Crypto IV Special processing in CBC mode for Encryption direction */
+    if( ((pSA->config & MV_CESA_OPERATION_MASK) != (MV_CESA_MAC_ONLY << MV_CESA_OPERATION_OFFSET)) &&
+        ((pSA->config & MV_CESA_CRYPTO_MODE_MASK) == (MV_CESA_CRYPTO_CBC << MV_CESA_CRYPTO_MODE_BIT)) &&
+        ((pSA->config & MV_CESA_DIRECTION_MASK) == (MV_CESA_DIR_ENCODE << MV_CESA_DIRECTION_BIT)) &&
+        (pCmd->ivFromUser) )
+    {
+        /* For Crypto Encode in CBC mode HW always takes IV from SRAM IVPointer,
+         * (not from IVBufPointer). So when ivFromUser==1, we should copy IV from user place
+         * in the buffer to SRAM IVPointer
+         */
+        i += mvCesaDmaCopyPrepare(pCmd->pSrc, cesaSramVirtPtr->cryptoIV, &pDmaDesc[i],
+                                    MV_FALSE, pCmd->ivOffset, pSA->cryptoIvSize, pCmd->skipFlush);
+    }
+
+    /* Update SA in SRAM */
+    if(cesaLastSid != sid)
+    {
+        mvCesaSramSaUpdate(sid, &pDmaDesc[i]);
+        i++;
+    }
+
+    /********* Prepare DMA descriptors to copy from pSrc to SRAM *********/
+    pMbuf = pCmd->pSrc;
+    i += mvCesaDmaCopyPrepare(pMbuf, pSramBuf + fixOffset, &pDmaDesc[i],
+                                MV_FALSE, 0, pMbuf->mbufSize, pCmd->skipFlush);
+
+    /* Prepare Security Accelerator descriptor to SRAM words 0 - 7 */
+    mvCesaSramDescrBuild(pSA->config, 0, pCmd->cryptoOffset + fixOffset, 
+                        pCmd->ivOffset + fixOffset, pCmd->cryptoLength,
+                        pCmd->macOffset + fixOffset, pCmd->digestOffset + fixOffset,
+                        pCmd->macLength, pCmd->macLength, pReq, &pDmaDesc[i]);
+    i++;
+
+   /* Add special descriptor Ownership for CPU */
+    pDmaDesc[i].byteCnt = 0;
+    pDmaDesc[i].phySrcAdd = 0;
+    pDmaDesc[i].phyDestAdd = 0;
+    i++;
+
+    /********* Prepare DMA descriptors to copy from SRAM to pDst *********/
+    pMbuf = pCmd->pDst;
+    i += mvCesaDmaCopyPrepare(pMbuf, pSramBuf + fixOffset, &pDmaDesc[i],
+                                MV_TRUE, 0, pMbuf->mbufSize, pCmd->skipFlush);
+
+    /* Next field of Last DMA descriptor must be NULL */
+    pDmaDesc[i-1].phyNextDescPtr = 0;
+    pReq->dma[0].pDmaLast = &pDmaDesc[i-1];
+    mvOsCacheFlush(NULL, pReq->dma[0].pDmaFirst, i*sizeof(MV_DMA_DESC));
+            
+    return MV_OK;
+}
+
+
+/*******************************************************************************
+* mvCesaSramDescrBuild - Set CESA descriptor in SRAM
+*
+* DESCRIPTION:
+*       This function builds CESA descriptor in SRAM from all Command parameters
+*
+*
+* INPUT:
+*       int     chan            - CESA channel uses the descriptor
+*       MV_U32  config          - 32 bits of WORD_0 in CESA descriptor structure
+*       int     cryptoOffset    - Offset from the beginning of SRAM buffer where
+*                               data for encryption/decription is started.
+*       int     ivOffset        - Offset of crypto IV from the SRAM base. Valid only
+*                               for first fragment.
+*       int     cryptoLength    - Size (in bytes) of data for encryption/descryption
+*                               operation on this fragment.
+*       int     macOffset       - Offset from the beginning of SRAM buffer where
+*                               data for Authentication is started
+*       int     digestOffset    - Offset from the beginning of SRAM buffer where
+*                               digest is located. Valid for first and last fragments.
+*       int     macLength       - Size (in bytes) of data for Authentication
+*                               operation on this fragment.
+*       int     macTotalLen     - Toatl size (in bytes) of data for Authentication
+*                               operation on the whole request (packet). Valid for
+*                               last fragment only.
+*
+* RETURN:   None
+*
+*******************************************************************************/
+static void    mvCesaSramDescrBuild(MV_U32 config, int frag, 
+                             int cryptoOffset, int ivOffset, int cryptoLength,
+                             int macOffset, int digestOffset, int macLength,
+                             int macTotalLen, MV_CESA_REQ* pReq, MV_DMA_DESC* pDmaDesc)
+{    
+    MV_CESA_DESC*   pCesaDesc = &pReq->pCesaDesc[frag];
+    MV_CESA_DESC*   pSramDesc = pSramDesc = &cesaSramVirtPtr->desc;
+    MV_U16          sramBufOffset = (MV_U16)((MV_U8*)cesaSramVirtPtr->buf - mvCesaSramAddrGet());
+
+    pCesaDesc->config = MV_32BIT_LE(config);
+
+    if( (config & MV_CESA_OPERATION_MASK) !=
+         (MV_CESA_MAC_ONLY << MV_CESA_OPERATION_OFFSET) )
+    {
+        /* word 1 */
+        pCesaDesc->cryptoSrcOffset = MV_16BIT_LE(sramBufOffset + cryptoOffset);
+        pCesaDesc->cryptoDstOffset = MV_16BIT_LE(sramBufOffset + cryptoOffset);
+        /* word 2 */
+        pCesaDesc->cryptoDataLen = MV_16BIT_LE(cryptoLength);
+        /* word 3 */
+        pCesaDesc->cryptoKeyOffset = MV_16BIT_LE((MV_U16)(cesaSramVirtPtr->sramSA.cryptoKey - 
+                                                            mvCesaSramAddrGet()));
+        /* word 4 */
+        pCesaDesc->cryptoIvOffset  = MV_16BIT_LE((MV_U16)(cesaSramVirtPtr->cryptoIV -
+                                                            mvCesaSramAddrGet()));
+        pCesaDesc->cryptoIvBufOffset = MV_16BIT_LE(sramBufOffset + ivOffset);
+    }
+
+    if( (config & MV_CESA_OPERATION_MASK) !=
+         (MV_CESA_CRYPTO_ONLY << MV_CESA_OPERATION_OFFSET) )
+    {
+        /* word 5 */
+        pCesaDesc->macSrcOffset = MV_16BIT_LE(sramBufOffset + macOffset);
+        pCesaDesc->macTotalLen = MV_16BIT_LE(macTotalLen);
+
+        /* word 6 */
+        pCesaDesc->macDigestOffset = MV_16BIT_LE(sramBufOffset + digestOffset);
+        pCesaDesc->macDataLen = MV_16BIT_LE(macLength);
+
+        /* word 7 */
+        pCesaDesc->macInnerIvOffset = MV_16BIT_LE((MV_U16)(cesaSramVirtPtr->sramSA.macInnerIV - 
+                                 mvCesaSramAddrGet()));
+        pCesaDesc->macOuterIvOffset = MV_16BIT_LE((MV_U16)(cesaSramVirtPtr->sramSA.macOuterIV - 
+                                 mvCesaSramAddrGet()));
+    }
+    /* Prepare DMA descriptor to CESA descriptor from DRAM to SRAM */
+    pDmaDesc->phySrcAdd = MV_32BIT_LE(mvCesaVirtToPhys(&pReq->cesaDescBuf, pCesaDesc));
+    pDmaDesc->phyDestAdd = MV_32BIT_LE(mvCesaSramVirtToPhys(NULL, (MV_U8*)pSramDesc));
+    pDmaDesc->byteCnt = MV_32BIT_LE(sizeof(MV_CESA_DESC) | BIT31);
+                                
+    /* flush Source buffer */
+    mvOsCacheFlush(NULL, pCesaDesc, sizeof(MV_CESA_DESC));
+}
+
+/*******************************************************************************
+* mvCesaSramSaUpdate - Move required SA information to SRAM if needed.
+*
+* DESCRIPTION:
+*   Copy to SRAM values of the required SA.
+*
+*
+* INPUT:
+*       short       sid          - Session ID needs SRAM Cache update
+*       MV_DMA_DESC *pDmaDesc   - Pointer to DMA descriptor used to
+*                                copy SA values from DRAM to SRAM.
+*
+* RETURN:
+*       MV_OK           - Cache entry for this SA copied to SRAM.
+*       MV_NO_CHANGE    - Cache entry for this SA already exist in SRAM
+*
+*******************************************************************************/
+static INLINE void   mvCesaSramSaUpdate(short sid, MV_DMA_DESC *pDmaDesc)
+{
+    MV_CESA_SA      *pSA = &pCesaSAD[sid];
+
+    /* Prepare DMA descriptor to Copy CACHE_SA from SA database in DRAM to SRAM */
+     pDmaDesc->byteCnt = MV_32BIT_LE(sizeof(MV_CESA_SRAM_SA) | BIT31);
+    pDmaDesc->phySrcAdd = MV_32BIT_LE(mvCesaVirtToPhys(&cesaSramSaBuf, pSA->pSramSA));
+     pDmaDesc->phyDestAdd =
+          MV_32BIT_LE(mvCesaSramVirtToPhys(NULL, (MV_U8*)&cesaSramVirtPtr->sramSA));
+
+    /* Source buffer is already flushed during OpenSession*/
+    /*mvOsCacheFlush(NULL, &pSA->sramSA, sizeof(MV_CESA_SRAM_SA));*/
+}
+
+/*******************************************************************************
+* mvCesaDmaCopyPrepare - prepare DMA descriptor list to copy data presented by
+*                       Mbuf structure from DRAM to SRAM
+*
+* DESCRIPTION:
+*
+*
+* INPUT:
+*       MV_CESA_MBUF*   pMbuf       - pointer to Mbuf structure contains request
+*                                   data in DRAM
+*       MV_U8*          pSramBuf    - pointer to buffer in SRAM where data should
+*                                   be copied to.
+*       MV_DMA_DESC*    pDmaDesc   - pointer to first DMA descriptor for this copy.
+*                                   The function set number of DMA descriptors needed
+*                                   to copy the copySize bytes from Mbuf.
+*       MV_BOOL         isToMbuf    - Copy direction.
+*                                   MV_TRUE means copy from SRAM buffer to Mbuf in DRAM.
+*                                   MV_FALSE means copy from Mbuf in DRAM to SRAM buffer.
+*       int             offset      - Offset in the Mbuf structure that copy should be
+*                                   started from.
+*       int             copySize    - Size of data should be copied.
+*
+* RETURN:
+*       int  - number of DMA descriptors used for the copy.
+*
+*******************************************************************************/
+#ifndef MV_NETBSD
+static INLINE int    mvCesaDmaCopyPrepare(MV_CESA_MBUF* pMbuf, MV_U8* pSramBuf, 
+                        MV_DMA_DESC* pDmaDesc, MV_BOOL isToMbuf,
+                        int offset, int copySize, MV_BOOL skipFlush)
+{
+    int     bufOffset, bufSize, size, frag, i;
+    MV_U8*  pBuf;
+
+    i = 0;
+
+    /* Calculate start place for copy: fragment number and offset in the fragment */
+    frag = mvCesaMbufOffset(pMbuf, offset, &bufOffset);
+    bufSize = pMbuf->pFrags[frag].bufSize - bufOffset;
+    pBuf = pMbuf->pFrags[frag].bufVirtPtr + bufOffset;
+
+    /* Size accumulate total copy size */
+    size = 0;
+
+    /* Create DMA lists to copy mBuf from pSrc to SRAM */
+    while(size < copySize)
+    {
+        /* Find copy size for each DMA descriptor */
+        bufSize = MV_MIN(bufSize, (copySize - size));
+        pDmaDesc[i].byteCnt = MV_32BIT_LE(bufSize | BIT31);
+        if(isToMbuf)
+        {
+            pDmaDesc[i].phyDestAdd = MV_32BIT_LE(mvOsIoVirtToPhy(NULL, pBuf));
+            pDmaDesc[i].phySrcAdd  =
+                MV_32BIT_LE(mvCesaSramVirtToPhys(NULL, (pSramBuf + size)));
+            /* invalidate the buffer */
+	    if(skipFlush == MV_FALSE)
+            	mvOsCacheInvalidate(NULL, pBuf, bufSize);
+        }
+        else
+        {
+            pDmaDesc[i].phySrcAdd = MV_32BIT_LE(mvOsIoVirtToPhy(NULL, pBuf));
+            pDmaDesc[i].phyDestAdd =
+                MV_32BIT_LE(mvCesaSramVirtToPhys(NULL, (pSramBuf + size)));
+            /* flush the buffer */
+	    if(skipFlush == MV_FALSE)
+            	mvOsCacheFlush(NULL, pBuf, bufSize);
+        }
+
+        /* Count number of used DMA descriptors */
+        i++;
+        size += bufSize;
+
+        /* go to next fragment in the Mbuf */
+        frag++;
+        pBuf = pMbuf->pFrags[frag].bufVirtPtr;
+        bufSize = pMbuf->pFrags[frag].bufSize;
+    }
+    return i;
+}
+#else /* MV_NETBSD */
+static int    mvCesaDmaCopyPrepare(MV_CESA_MBUF* pMbuf, MV_U8* pSramBuf,
+                        MV_DMA_DESC* pDmaDesc, MV_BOOL isToMbuf,
+                        int offset, int copySize, MV_BOOL skipFlush)
+{
+	int bufOffset, bufSize, thisSize, size, frag, i;
+	MV_ULONG bufPhys, sramPhys;
+    MV_U8*  pBuf;
+
+	/*
+	 * Calculate start place for copy: fragment number and offset in
+	 * the fragment
+	 */
+    frag = mvCesaMbufOffset(pMbuf, offset, &bufOffset);
+
+	/*
+	 * Get SRAM physical address only once. We can update it in-place
+	 * as we build the descriptor chain.
+	 */
+	sramPhys = mvCesaSramVirtToPhys(NULL, pSramBuf);
+
+	/*
+	 * 'size' accumulates total copy size, 'i' counts desccriptors.
+	 */
+	size = i = 0;
+
+	/* Create DMA lists to copy mBuf from pSrc to SRAM */
+	while (size < copySize) {
+		/*
+		 * Calculate # of bytes to copy from the current fragment,
+		 * and the pointer to the start of data
+		 */
+    bufSize = pMbuf->pFrags[frag].bufSize - bufOffset;
+    pBuf = pMbuf->pFrags[frag].bufVirtPtr + bufOffset;
+		bufOffset = 0;	/* First frag may be non-zero */
+		frag++;
+
+		/*
+		 * As long as there is data in the current fragment...
+		 */
+		while (bufSize > 0) {
+			/*
+			 * Ensure we don't cross an MMU page boundary.
+			 * XXX: This is NetBSD-specific, but it is a
+			 * quick and dirty way to fix the problem.
+			 * A true HAL would rely on the OS-specific
+			 * driver to do this...
+			 */
+			thisSize = PAGE_SIZE -
+			    (((MV_ULONG)pBuf) & (PAGE_SIZE - 1));
+			thisSize = MV_MIN(bufSize, thisSize);
+			/*
+			 * Make sure we don't copy more than requested
+			 */
+			if (thisSize > (copySize - size)) {
+				thisSize = copySize - size;
+				bufSize = 0;
+			}
+
+			/*
+			 * Physicall address of this fragment
+			 */
+			bufPhys = MV_32BIT_LE(mvOsIoVirtToPhy(NULL, pBuf));
+
+			/*
+			 * Set up the descriptor
+			 */
+		        pDmaDesc[i].byteCnt = MV_32BIT_LE(thisSize | BIT31);
+		        if(isToMbuf) {
+				pDmaDesc[i].phyDestAdd = bufPhys;
+				pDmaDesc[i].phySrcAdd  = MV_32BIT_LE(sramPhys);
+            /* invalidate the buffer */
+				if(skipFlush == MV_FALSE)
+					mvOsCacheInvalidate(NULL, pBuf, thisSize);
+			} else {
+				pDmaDesc[i].phySrcAdd = bufPhys;
+				pDmaDesc[i].phyDestAdd = MV_32BIT_LE(sramPhys);
+            /* flush the buffer */
+				if(skipFlush == MV_FALSE)
+					mvOsCacheFlush(NULL, pBuf, thisSize);
+			}
+
+			pDmaDesc[i].phyNextDescPtr =
+			    MV_32BIT_LE(mvOsIoVirtToPhy(NULL,(&pDmaDesc[i+1])));
+
+        /* flush the DMA desc */
+        mvOsCacheFlush(NULL, &pDmaDesc[i], sizeof(MV_DMA_DESC));
+
+			/* Update state */
+			bufSize -= thisSize;
+			sramPhys += thisSize;
+			pBuf += thisSize;
+			size += thisSize;
+        i++;
+		}
+	}
+
+    return i;
+}
+#endif /* MV_NETBSD */
+/*******************************************************************************
+* mvCesaHmacIvGet - Calculate Inner and Outter values from HMAC key
+*
+* DESCRIPTION:
+*       This function calculate Inner and Outer values used for HMAC algorithm.
+*       This operation allows improve performance fro the whole HMAC processing.
+*
+* INPUT:
+*       MV_CESA_MAC_MODE    macMode     - Authentication mode: HMAC_MD5 or HMAC_SHA1.
+*       unsigned char       key[]       - Pointer to HMAC key.
+*       int                 keyLength   - Size of HMAC key (maximum 64 bytes)
+*
+* OUTPUT:
+*       unsigned char       innerIV[]   - HASH(key^inner)
+*       unsigned char       outerIV[]   - HASH(key^outter)
+*
+* RETURN:   None
+*
+*******************************************************************************/
+static void    mvCesaHmacIvGet(MV_CESA_MAC_MODE macMode, unsigned char key[], int keyLength,
+                     unsigned char innerIV[], unsigned char outerIV[])
+{
+    unsigned char   inner[MV_CESA_MAX_MAC_KEY_LENGTH];
+    unsigned char   outer[MV_CESA_MAX_MAC_KEY_LENGTH];
+    int             i, digestSize = 0;
+#if defined(MV_CPU_LE) || defined(MV_PPC)
+    MV_U32          swapped32, val32, *pVal32;
+#endif 
+    for(i=0; i<keyLength; i++)
+    {
+        inner[i] = 0x36 ^ key[i];
+        outer[i] = 0x5c ^ key[i];
+    }
+
+    for(i=keyLength; i<MV_CESA_MAX_MAC_KEY_LENGTH; i++)
+    {
+        inner[i] = 0x36;
+        outer[i] = 0x5c;
+    }
+    if(macMode == MV_CESA_MAC_HMAC_MD5)
+    {
+        MV_MD5_CONTEXT  ctx;
+
+        mvMD5Init(&ctx);
+        mvMD5Update(&ctx, inner, MV_CESA_MAX_MAC_KEY_LENGTH);
+
+        memcpy(innerIV, ctx.buf, MV_CESA_MD5_DIGEST_SIZE);
+        memset(&ctx, 0, sizeof(ctx));
+
+        mvMD5Init(&ctx);
+        mvMD5Update(&ctx, outer, MV_CESA_MAX_MAC_KEY_LENGTH);
+        memcpy(outerIV, ctx.buf, MV_CESA_MD5_DIGEST_SIZE);
+        memset(&ctx, 0, sizeof(ctx));
+        digestSize = MV_CESA_MD5_DIGEST_SIZE;
+    }
+    else if(macMode == MV_CESA_MAC_HMAC_SHA1)
+    {
+        MV_SHA1_CTX  ctx;
+
+        mvSHA1Init(&ctx);
+        mvSHA1Update(&ctx, inner, MV_CESA_MAX_MAC_KEY_LENGTH);
+        memcpy(innerIV, ctx.state, MV_CESA_SHA1_DIGEST_SIZE);
+        memset(&ctx, 0, sizeof(ctx));
+
+        mvSHA1Init(&ctx);
+        mvSHA1Update(&ctx, outer, MV_CESA_MAX_MAC_KEY_LENGTH);
+        memcpy(outerIV, ctx.state, MV_CESA_SHA1_DIGEST_SIZE);
+        memset(&ctx, 0, sizeof(ctx));
+        digestSize = MV_CESA_SHA1_DIGEST_SIZE;
+    }
+    else
+    {
+        mvOsPrintf("hmacGetIV: Unexpected macMode %d\n", macMode);
+    }
+#if defined(MV_CPU_LE) || defined(MV_PPC)
+    /* 32 bits Swap of Inner and Outer values */
+    pVal32 = (MV_U32*)innerIV;
+    for(i=0; i<digestSize/4; i++)
+    {
+        val32 = *pVal32;
+        swapped32 = MV_BYTE_SWAP_32BIT(val32);
+        *pVal32 = swapped32;
+        pVal32++;
+    }
+    pVal32 = (MV_U32*)outerIV;
+    for(i=0; i<digestSize/4; i++)
+    {
+        val32 = *pVal32;
+        swapped32 = MV_BYTE_SWAP_32BIT(val32);
+        *pVal32 = swapped32;
+        pVal32++;
+    }
+#endif  /* defined(MV_CPU_LE) || defined(MV_PPC) */
+}
+
+
+/*******************************************************************************
+* mvCesaFragSha1Complete - Complete SHA1 authentication started by HW using SW
+*
+* DESCRIPTION:
+*
+*
+* INPUT:
+*       MV_CESA_MBUF*   pMbuf           - Pointer to Mbuf structure where data
+*                                       for SHA1 is placed.
+*       int             offset          - Offset in the Mbuf structure where
+*                                       unprocessed data for SHA1 is started.
+*       MV_U8*          pOuterIV        - Pointer to OUTER for this session.
+*                                       If pOuterIV==NULL - MAC mode is HASH_SHA1
+*                                       If pOuterIV!=NULL - MAC mode is HMAC_SHA1
+*       int             macLeftSize     - Size of unprocessed data for SHA1.
+*       int             macTotalSize    - Total size of data for SHA1 in the
+*                                       request (processed + unprocessed)
+*
+* OUTPUT:
+*       MV_U8*     pDigest  - Pointer to place where calculated Digest will
+*                           be stored.
+*
+* RETURN:   None
+*
+*******************************************************************************/
+static void    mvCesaFragSha1Complete(MV_CESA_MBUF* pMbuf, int offset,
+                                      MV_U8* pOuterIV, int macLeftSize,
+                                      int macTotalSize, MV_U8* pDigest)
+{
+    MV_SHA1_CTX     ctx;
+    MV_U8           *pData;
+    int             i, frag, fragOffset, size;
+
+    /* Read temporary Digest from HW */
+    for(i=0; i<MV_CESA_SHA1_DIGEST_SIZE/4; i++)
+    {
+        ctx.state[i] = MV_REG_READ(MV_CESA_AUTH_INIT_VAL_DIGEST_REG(i));
+    }
+    /* Initialize MV_SHA1_CTX structure */
+    memset(ctx.buffer, 0, 64);
+    /* Set count[0] in bits. 32 bits is enough for 512 MBytes */
+    /* so count[1] is always 0 */
+    ctx.count[0] = ((macTotalSize - macLeftSize) * 8);
+    ctx.count[1] = 0;
+
+    /* If HMAC - add size of Inner block (64 bytes) ro count[0] */
+    if(pOuterIV != NULL)
+        ctx.count[0] += (64 * 8);
+
+    /* Get place of unprocessed data in the Mbuf structure */
+    frag = mvCesaMbufOffset(pMbuf, offset, &fragOffset);
+    if(frag == MV_INVALID)
+    {
+        mvOsPrintf("CESA Mbuf Error: offset (%d) out of range\n", offset);
+        return;
+    }
+
+    pData = pMbuf->pFrags[frag].bufVirtPtr + fragOffset;
+    size = pMbuf->pFrags[frag].bufSize - fragOffset;
+
+    /* Complete Inner part */
+    while(macLeftSize > 0)
+    {
+        if(macLeftSize <= size)
+        {
+            mvSHA1Update(&ctx, pData, macLeftSize);
+            break;
+        }
+        mvSHA1Update(&ctx, pData, size);
+        macLeftSize -= size;
+        frag++;
+        pData = pMbuf->pFrags[frag].bufVirtPtr;
+        size = pMbuf->pFrags[frag].bufSize;
+    }
+    mvSHA1Final(pDigest, &ctx);
+/*
+    mvOsPrintf("mvCesaFragSha1Complete: pOuterIV=%p, macLeftSize=%d, macTotalSize=%d\n",
+                pOuterIV, macLeftSize, macTotalSize);
+    mvDebugMemDump(pDigest, MV_CESA_SHA1_DIGEST_SIZE, 1);
+*/
+
+    if(pOuterIV != NULL)
+    {
+        /* If HMAC - Complete Outer part */
+        for(i=0; i<MV_CESA_SHA1_DIGEST_SIZE/4; i++)
+        {
+#if defined(MV_CPU_LE) || defined(MV_ARM)
+            ctx.state[i] = MV_BYTE_SWAP_32BIT(((MV_U32*)pOuterIV)[i]);
+#else
+	    ctx.state[i] = ((MV_U32*)pOuterIV)[i];
+#endif
+	}
+        memset(ctx.buffer, 0, 64);
+
+        ctx.count[0] = 64*8;
+        ctx.count[1] = 0;
+        mvSHA1Update(&ctx, pDigest, MV_CESA_SHA1_DIGEST_SIZE);
+        mvSHA1Final(pDigest, &ctx);
+    }
+}
+
+/*******************************************************************************
+* mvCesaFragMd5Complete - Complete MD5 authentication started by HW using SW
+*
+* DESCRIPTION:
+*
+*
+* INPUT:
+*       MV_CESA_MBUF*   pMbuf           - Pointer to Mbuf structure where data
+*                                       for SHA1 is placed.
+*       int             offset          - Offset in the Mbuf structure where
+*                                       unprocessed data for MD5 is started.
+*       MV_U8*          pOuterIV        - Pointer to OUTER for this session.
+*                                       If pOuterIV==NULL - MAC mode is HASH_MD5
+*                                       If pOuterIV!=NULL - MAC mode is HMAC_MD5
+*       int             macLeftSize     - Size of unprocessed data for MD5.
+*       int             macTotalSize    - Total size of data for MD5 in the
+*                                       request (processed + unprocessed)
+*
+* OUTPUT:
+*       MV_U8*     pDigest  - Pointer to place where calculated Digest will
+*                           be stored.
+*
+* RETURN:   None
+*
+*******************************************************************************/
+static void    mvCesaFragMd5Complete(MV_CESA_MBUF* pMbuf, int offset,
+                                     MV_U8* pOuterIV, int macLeftSize,
+                                     int macTotalSize, MV_U8* pDigest)
+{
+    MV_MD5_CONTEXT  ctx;
+    MV_U8           *pData;
+    int             i, frag, fragOffset, size;
+
+    /* Read temporary Digest from HW */
+    for(i=0; i<MV_CESA_MD5_DIGEST_SIZE/4; i++)
+    {
+        ctx.buf[i] = MV_REG_READ(MV_CESA_AUTH_INIT_VAL_DIGEST_REG(i));
+    }
+    memset(ctx.in, 0, 64);
+
+    /* Set count[0] in bits. 32 bits is enough for 512 MBytes */
+    /* so count[1] is always 0 */
+    ctx.bits[0] = ((macTotalSize - macLeftSize) * 8);
+    ctx.bits[1] = 0;
+
+    /* If HMAC - add size of Inner block (64 bytes) ro count[0] */
+    if(pOuterIV != NULL)
+        ctx.bits[0] += (64 * 8);
+
+    frag = mvCesaMbufOffset(pMbuf, offset, &fragOffset);
+    if(frag == MV_INVALID)
+    {
+        mvOsPrintf("CESA Mbuf Error: offset (%d) out of range\n", offset);
+        return;
+    }
+
+    pData = pMbuf->pFrags[frag].bufVirtPtr + fragOffset;
+    size = pMbuf->pFrags[frag].bufSize - fragOffset;
+
+    /* Complete Inner part */
+    while(macLeftSize > 0)
+    {
+        if(macLeftSize <= size)
+        {
+            mvMD5Update(&ctx, pData, macLeftSize);
+            break;
+        }
+        mvMD5Update(&ctx, pData, size);
+        macLeftSize -= size;
+        frag++;
+        pData = pMbuf->pFrags[frag].bufVirtPtr;
+        size = pMbuf->pFrags[frag].bufSize;
+    }
+    mvMD5Final(pDigest, &ctx);
+
+/*
+    mvOsPrintf("mvCesaFragMd5Complete: pOuterIV=%p, macLeftSize=%d, macTotalSize=%d\n",
+                pOuterIV, macLeftSize, macTotalSize);
+    mvDebugMemDump(pDigest, MV_CESA_MD5_DIGEST_SIZE, 1);
+*/
+    if(pOuterIV != NULL)
+    {
+        /* Complete Outer part */
+        for(i=0; i<MV_CESA_MD5_DIGEST_SIZE/4; i++)
+        {
+#if defined(MV_CPU_LE) || defined(MV_ARM)
+            ctx.buf[i] = MV_BYTE_SWAP_32BIT(((MV_U32*)pOuterIV)[i]);
+#else
+	    ctx.buf[i] = ((MV_U32*)pOuterIV)[i];
+#endif
+	}
+        memset(ctx.in, 0, 64);
+
+        ctx.bits[0] = 64*8;
+        ctx.bits[1] = 0;
+        mvMD5Update(&ctx, pDigest, MV_CESA_MD5_DIGEST_SIZE);
+        mvMD5Final(pDigest, &ctx);
+    }
+}
+
+/*******************************************************************************
+* mvCesaFragAuthComplete -
+*
+* DESCRIPTION:
+*
+*
+* INPUT:
+*       MV_CESA_REQ*    pReq,
+*       MV_CESA_SA*     pSA,
+*       int             macDataSize
+*
+* RETURN:
+*       MV_STATUS
+*
+*******************************************************************************/
+static MV_STATUS   mvCesaFragAuthComplete(MV_CESA_REQ* pReq, MV_CESA_SA* pSA,
+                               int macDataSize)
+{
+    MV_CESA_COMMAND*        pCmd = pReq->pCmd;
+    MV_U8*                  pDigest;
+    MV_CESA_MAC_MODE        macMode;
+    MV_U8*                  pOuterIV = NULL;
+
+    /* Copy data from Source fragment to Destination */
+    if(pCmd->pSrc != pCmd->pDst)
+    {
+        mvCesaMbufCopy(pCmd->pDst, pReq->frags.bufOffset,
+                       pCmd->pSrc, pReq->frags.bufOffset, macDataSize);
+    }
+
+/*
+    mvCesaCopyFromMbuf(cesaSramVirtPtr->buf[0], pCmd->pSrc, pReq->frags.bufOffset, macDataSize);
+    mvCesaCopyToMbuf(cesaSramVirtPtr->buf[0], pCmd->pDst, pReq->frags.bufOffset, macDataSize);
+*/
+    pDigest = (mvCesaSramAddrGet() + pReq->frags.newDigestOffset);
+
+    macMode = (pSA->config & MV_CESA_MAC_MODE_MASK) >> MV_CESA_MAC_MODE_OFFSET;
+/*
+    mvOsPrintf("macDataSize=%d, macLength=%d, digestOffset=%d, macMode=%d\n",
+            macDataSize, pCmd->macLength, pCmd->digestOffset, macMode);
+*/
+    switch(macMode)
+    {
+        case MV_CESA_MAC_HMAC_MD5:
+            pOuterIV = pSA->pSramSA->macOuterIV;
+
+        case MV_CESA_MAC_MD5:
+            mvCesaFragMd5Complete(pCmd->pDst, pReq->frags.bufOffset, pOuterIV,
+                               macDataSize, pCmd->macLength, pDigest);
+        break;
+
+        case MV_CESA_MAC_HMAC_SHA1:
+            pOuterIV = pSA->pSramSA->macOuterIV;
+
+        case MV_CESA_MAC_SHA1:
+            mvCesaFragSha1Complete(pCmd->pDst, pReq->frags.bufOffset, pOuterIV,
+                               macDataSize, pCmd->macLength, pDigest);
+        break;
+
+        default:
+            mvOsPrintf("mvCesaFragAuthComplete: Unexpected macMode %d\n", macMode);
+            return MV_BAD_PARAM;
+    }
+    return MV_OK;
+}
+
+/*******************************************************************************
+* mvCesaCtrModeInit -
+*
+* DESCRIPTION:
+*
+*
+* INPUT: NONE
+*
+*
+* RETURN:
+*       MV_CESA_COMMAND*
+*
+*******************************************************************************/
+static MV_CESA_COMMAND*    mvCesaCtrModeInit(void)
+{
+    MV_CESA_MBUF    *pMbuf;
+    MV_U8           *pBuf;
+    MV_CESA_COMMAND *pCmd;
+
+    pBuf = mvOsMalloc(sizeof(MV_CESA_COMMAND) +
+                      sizeof(MV_CESA_MBUF) + sizeof(MV_BUF_INFO) + 100);
+    if(pBuf == NULL)
+    {
+        mvOsPrintf("mvCesaSessionOpen: Can't allocate %u bytes for CTR Mode\n",
+                    sizeof(MV_CESA_COMMAND) + sizeof(MV_CESA_MBUF) + sizeof(MV_BUF_INFO) );
+        return NULL;
+    }
+    pCmd = (MV_CESA_COMMAND*)pBuf;
+    pBuf += sizeof(MV_CESA_COMMAND);
+
+    pMbuf = (MV_CESA_MBUF*)pBuf;
+    pBuf += sizeof(MV_CESA_MBUF);
+
+    pMbuf->pFrags = (MV_BUF_INFO*)pBuf;
+
+    pMbuf->numFrags = 1;
+    pCmd->pSrc = pMbuf;
+    pCmd->pDst = pMbuf;
+/*
+    mvOsPrintf("CtrModeInit: pCmd=%p, pSrc=%p, pDst=%p, pFrags=%p\n",
+                pCmd, pCmd->pSrc, pCmd->pDst,
+                pMbuf->pFrags);
+*/
+    return pCmd;
+}
+
+/*******************************************************************************
+* mvCesaCtrModePrepare -
+*
+* DESCRIPTION:
+*
+*
+* INPUT:
+*       MV_CESA_COMMAND *pCtrModeCmd, MV_CESA_COMMAND *pCmd
+*
+* RETURN:
+*       MV_STATUS
+*
+*******************************************************************************/
+static MV_STATUS    mvCesaCtrModePrepare(MV_CESA_COMMAND *pCtrModeCmd, MV_CESA_COMMAND *pCmd)
+{
+    MV_CESA_MBUF    *pMbuf;
+    MV_U8           *pBuf, *pIV;
+    MV_U32          counter, *pCounter;
+    int             cryptoSize = MV_ALIGN_UP(pCmd->cryptoLength, MV_CESA_AES_BLOCK_SIZE);
+/*
+    mvOsPrintf("CtrModePrepare: pCmd=%p, pCtrSrc=%p, pCtrDst=%p, pOrgCmd=%p, pOrgSrc=%p, pOrgDst=%p\n",
+                pCmd, pCmd->pSrc, pCmd->pDst,
+                pCtrModeCmd, pCtrModeCmd->pSrc, pCtrModeCmd->pDst);
+*/
+    pMbuf = pCtrModeCmd->pSrc;
+
+    /* Allocate buffer for Key stream */
+    pBuf = mvOsIoCachedMalloc(cesaOsHandle,cryptoSize, 
+			      &pMbuf->pFrags[0].bufPhysAddr,
+			      &pMbuf->pFrags[0].memHandle);
+    if(pBuf == NULL)
+    {
+        mvOsPrintf("mvCesaCtrModePrepare: Can't allocate %d bytes\n", cryptoSize);
+        return MV_OUT_OF_CPU_MEM;
+    }
+    memset(pBuf, 0, cryptoSize);
+    mvOsCacheFlush(NULL, pBuf, cryptoSize);
+
+    pMbuf->pFrags[0].bufVirtPtr = pBuf;
+    pMbuf->mbufSize = cryptoSize;
+    pMbuf->pFrags[0].bufSize = cryptoSize;
+
+    pCtrModeCmd->pReqPrv = pCmd->pReqPrv;
+    pCtrModeCmd->sessionId = pCmd->sessionId;
+
+    /* ivFromUser and ivOffset are don't care */
+    pCtrModeCmd->cryptoOffset = 0;
+    pCtrModeCmd->cryptoLength = cryptoSize;
+
+    /* digestOffset, macOffset and macLength are don't care */
+
+    mvCesaCopyFromMbuf(pBuf, pCmd->pSrc, pCmd->ivOffset, MV_CESA_AES_BLOCK_SIZE);
+    pCounter = (MV_U32*)(pBuf + (MV_CESA_AES_BLOCK_SIZE - sizeof(counter)));
+    counter = *pCounter;
+    counter = MV_32BIT_BE(counter);
+    pIV = pBuf;
+    cryptoSize -= MV_CESA_AES_BLOCK_SIZE;
+
+    /* fill key stream */
+    while(cryptoSize > 0)
+    {
+        pBuf += MV_CESA_AES_BLOCK_SIZE;
+        memcpy(pBuf, pIV, MV_CESA_AES_BLOCK_SIZE - sizeof(counter));
+        pCounter = (MV_U32*)(pBuf + (MV_CESA_AES_BLOCK_SIZE - sizeof(counter)));
+        counter++;
+        *pCounter = MV_32BIT_BE(counter);
+        cryptoSize -= MV_CESA_AES_BLOCK_SIZE;
+    }
+
+    return MV_OK;
+}
+
+/*******************************************************************************
+* mvCesaCtrModeComplete -
+*
+* DESCRIPTION:
+*
+*
+* INPUT:
+*       MV_CESA_COMMAND *pOrgCmd, MV_CESA_COMMAND *pCmd
+*
+* RETURN:
+*       MV_STATUS
+*
+*******************************************************************************/
+static MV_STATUS   mvCesaCtrModeComplete(MV_CESA_COMMAND *pOrgCmd, MV_CESA_COMMAND *pCmd)
+{
+    int         srcFrag, dstFrag, srcOffset, dstOffset, keyOffset, srcSize, dstSize;
+    int         cryptoSize = pCmd->cryptoLength;
+    MV_U8       *pSrc, *pDst, *pKey;
+    MV_STATUS   status = MV_OK;
+/*
+    mvOsPrintf("CtrModeComplete: pCmd=%p, pCtrSrc=%p, pCtrDst=%p, pOrgCmd=%p, pOrgSrc=%p, pOrgDst=%p\n",
+                pCmd, pCmd->pSrc, pCmd->pDst,
+                pOrgCmd, pOrgCmd->pSrc, pOrgCmd->pDst);
+*/
+    /* XOR source data with key stream to destination data */
+    pKey = pCmd->pDst->pFrags[0].bufVirtPtr;
+    keyOffset = 0;
+
+    if( (pOrgCmd->pSrc != pOrgCmd->pDst) &&
+        (pOrgCmd->cryptoOffset > 0) )
+    {
+        /* Copy Prefix from source buffer to destination buffer */
+
+        status = mvCesaMbufCopy(pOrgCmd->pDst, 0,
+                                pOrgCmd->pSrc, 0, pOrgCmd->cryptoOffset);
+/*
+        status = mvCesaCopyFromMbuf(tempBuf, pOrgCmd->pSrc,
+                       0, pOrgCmd->cryptoOffset);
+        status = mvCesaCopyToMbuf(tempBuf, pOrgCmd->pDst,
+                       0, pOrgCmd->cryptoOffset);
+*/
+    }
+
+    srcFrag = mvCesaMbufOffset(pOrgCmd->pSrc, pOrgCmd->cryptoOffset, &srcOffset);
+    pSrc = pOrgCmd->pSrc->pFrags[srcFrag].bufVirtPtr;
+    srcSize = pOrgCmd->pSrc->pFrags[srcFrag].bufSize;
+
+    dstFrag = mvCesaMbufOffset(pOrgCmd->pDst, pOrgCmd->cryptoOffset, &dstOffset);
+    pDst = pOrgCmd->pDst->pFrags[dstFrag].bufVirtPtr;
+    dstSize = pOrgCmd->pDst->pFrags[dstFrag].bufSize;
+
+    while(cryptoSize > 0)
+    {
+        pDst[dstOffset] = (pSrc[srcOffset] ^ pKey[keyOffset]);
+
+        cryptoSize--;
+        dstOffset++;
+        srcOffset++;
+        keyOffset++;
+
+        if(srcOffset >= srcSize)
+        {
+            srcFrag++;
+            srcOffset = 0;
+            pSrc = pOrgCmd->pSrc->pFrags[srcFrag].bufVirtPtr;
+            srcSize = pOrgCmd->pSrc->pFrags[srcFrag].bufSize;
+        }
+
+        if(dstOffset >= dstSize)
+        {
+            dstFrag++;
+            dstOffset = 0;
+            pDst = pOrgCmd->pDst->pFrags[dstFrag].bufVirtPtr;
+            dstSize = pOrgCmd->pDst->pFrags[dstFrag].bufSize;
+        }
+    }
+
+    if(pOrgCmd->pSrc != pOrgCmd->pDst)
+    {
+        /* Copy Suffix from source buffer to destination buffer */
+        srcOffset = pOrgCmd->cryptoOffset + pOrgCmd->cryptoLength;
+
+        if( (pOrgCmd->pDst->mbufSize - srcOffset) > 0)
+        {
+            status = mvCesaMbufCopy(pOrgCmd->pDst, srcOffset,
+                                    pOrgCmd->pSrc, srcOffset,
+                                    pOrgCmd->pDst->mbufSize - srcOffset);
+        }
+
+/*
+        status = mvCesaCopyFromMbuf(tempBuf, pOrgCmd->pSrc,
+                                srcOffset, pOrgCmd->pSrc->mbufSize - srcOffset);
+        status = mvCesaCopyToMbuf(tempBuf, pOrgCmd->pDst,
+                       srcOffset, pOrgCmd->pDst->mbufSize - srcOffset);
+*/
+    }
+
+    /* Free buffer used for Key stream */
+    mvOsIoCachedFree(cesaOsHandle,pCmd->pDst->pFrags[0].bufSize,
+		     pCmd->pDst->pFrags[0].bufPhysAddr,
+                     pCmd->pDst->pFrags[0].bufVirtPtr,
+		     pCmd->pDst->pFrags[0].memHandle);
+
+    return MV_OK;
+}
+
+/*******************************************************************************
+* mvCesaCtrModeFinish -
+*
+* DESCRIPTION:
+*
+*
+* INPUT:
+*       MV_CESA_COMMAND* pCmd
+*
+* RETURN:
+*       MV_STATUS
+*
+*******************************************************************************/
+static void    mvCesaCtrModeFinish(MV_CESA_COMMAND* pCmd)
+{
+    mvOsFree(pCmd);
+}
+
+/*******************************************************************************
+* mvCesaParamCheck -
+*
+* DESCRIPTION:
+*
+*
+* INPUT:
+*       MV_CESA_SA* pSA, MV_CESA_COMMAND *pCmd, MV_U8* pFixOffset
+*
+* RETURN:
+*       MV_STATUS
+*
+*******************************************************************************/
+static MV_STATUS   mvCesaParamCheck(MV_CESA_SA* pSA, MV_CESA_COMMAND *pCmd,
+                                    MV_U8* pFixOffset)
+{
+    MV_U8   fixOffset = 0xFF;
+
+    /* Check AUTH operation parameters */
+    if( ((pSA->config & MV_CESA_OPERATION_MASK) !=
+                (MV_CESA_CRYPTO_ONLY << MV_CESA_OPERATION_OFFSET)) )
+    {
+        /* MAC offset should be at least 4 byte aligned */
+        if( MV_IS_NOT_ALIGN(pCmd->macOffset, 4) )
+        {
+            mvOsPrintf("mvCesaAction: macOffset %d must be 4 byte aligned\n",
+                    pCmd->macOffset);
+            return MV_BAD_PARAM;
+        }
+        /* Digest offset must be 4 byte aligned */
+        if( MV_IS_NOT_ALIGN(pCmd->digestOffset, 4) )
+        {
+            mvOsPrintf("mvCesaAction: digestOffset %d must be 4 byte aligned\n",
+                    pCmd->digestOffset);
+            return MV_BAD_PARAM;
+        }
+        /* In addition all offsets should be the same alignment: 8 or 4 */
+        if(fixOffset == 0xFF)
+        {
+            fixOffset = (pCmd->macOffset % 8);
+        }
+        else
+        {
+            if( (pCmd->macOffset % 8) != fixOffset)
+            {
+                mvOsPrintf("mvCesaAction: macOffset %d mod 8 must be equal %d\n",
+                                pCmd->macOffset, fixOffset);
+                return MV_BAD_PARAM;
+            }
+        }
+        if( (pCmd->digestOffset % 8) != fixOffset)
+        {
+            mvOsPrintf("mvCesaAction: digestOffset %d mod 8 must be equal %d\n",
+                                pCmd->digestOffset, fixOffset);
+            return MV_BAD_PARAM;
+        }
+    }
+    /* Check CRYPTO operation parameters */
+    if( ((pSA->config & MV_CESA_OPERATION_MASK) !=
+                (MV_CESA_MAC_ONLY << MV_CESA_OPERATION_OFFSET)) )
+    {
+        /* CryptoOffset should be at least 4 byte aligned */
+        if( MV_IS_NOT_ALIGN(pCmd->cryptoOffset, 4)  )
+        {
+            mvOsPrintf("CesaAction: cryptoOffset=%d must be 4 byte aligned\n",
+                        pCmd->cryptoOffset);
+            return MV_BAD_PARAM;
+        }
+        /* cryptoLength should be the whole number of blocks */
+        if( MV_IS_NOT_ALIGN(pCmd->cryptoLength, pSA->cryptoBlockSize) )
+        {
+            mvOsPrintf("mvCesaAction: cryptoLength=%d must be %d byte aligned\n",
+                        pCmd->cryptoLength, pSA->cryptoBlockSize);
+            return MV_BAD_PARAM;
+        }
+        if(fixOffset == 0xFF)
+        {
+            fixOffset = (pCmd->cryptoOffset % 8);
+        }
+        else
+        {
+            /* In addition all offsets should be the same alignment: 8 or 4 */
+            if( (pCmd->cryptoOffset % 8) != fixOffset)
+            {
+                mvOsPrintf("mvCesaAction: cryptoOffset %d mod 8 must be equal %d \n",
+                                pCmd->cryptoOffset, fixOffset);
+                return MV_BAD_PARAM;
+            }
+        }
+
+        /* check for CBC mode */
+        if(pSA->cryptoIvSize > 0)
+        {
+            /* cryptoIV must not be part of CryptoLength */
+            if( ((pCmd->ivOffset + pSA->cryptoIvSize) > pCmd->cryptoOffset) &&
+                (pCmd->ivOffset < (pCmd->cryptoOffset + pCmd->cryptoLength)) )
+            {
+                mvOsPrintf("mvCesaFragParamCheck: cryptoIvOffset (%d) is part of cryptoLength (%d+%d)\n",
+                        pCmd->ivOffset, pCmd->macOffset, pCmd->macLength);
+                return MV_BAD_PARAM;
+            }
+
+            /* ivOffset must be 4 byte aligned */
+            if( MV_IS_NOT_ALIGN(pCmd->ivOffset, 4) )
+            {
+                mvOsPrintf("CesaAction: ivOffset=%d must be 4 byte aligned\n",
+                            pCmd->ivOffset);
+                return MV_BAD_PARAM;
+            }
+            /* In addition all offsets should be the same alignment: 8 or 4 */
+            if( (pCmd->ivOffset % 8) != fixOffset)
+            {
+                mvOsPrintf("mvCesaAction: ivOffset %d mod 8 must be %d\n",
+                                pCmd->ivOffset, fixOffset);
+                return MV_BAD_PARAM;
+            }
+        }
+    }
+    return MV_OK;
+}
+
+/*******************************************************************************
+* mvCesaFragParamCheck -
+*
+* DESCRIPTION:
+*
+*
+* INPUT:
+*       MV_CESA_SA* pSA, MV_CESA_COMMAND *pCmd
+*
+* RETURN:
+*       MV_STATUS
+*
+*******************************************************************************/
+static MV_STATUS   mvCesaFragParamCheck(MV_CESA_SA* pSA, MV_CESA_COMMAND *pCmd)
+{
+    int     offset;
+
+    if( ((pSA->config & MV_CESA_OPERATION_MASK) !=
+                (MV_CESA_CRYPTO_ONLY << MV_CESA_OPERATION_OFFSET)) )
+    {
+        /* macOffset must be less that SRAM buffer size */
+        if(pCmd->macOffset > (sizeof(cesaSramVirtPtr->buf) - MV_CESA_AUTH_BLOCK_SIZE))
+        {
+            mvOsPrintf("mvCesaFragParamCheck: macOffset is too large (%d)\n",
+                        pCmd->macOffset);
+            return MV_BAD_PARAM;
+        }
+        /* macOffset+macSize must be more than mbufSize - SRAM buffer size */
+        if( ((pCmd->macOffset + pCmd->macLength) > pCmd->pSrc->mbufSize) ||
+            ((pCmd->pSrc->mbufSize - (pCmd->macOffset + pCmd->macLength)) >=
+             sizeof(cesaSramVirtPtr->buf)) )
+        {
+            mvOsPrintf("mvCesaFragParamCheck: macLength is too large (%d), mbufSize=%d\n",
+                        pCmd->macLength, pCmd->pSrc->mbufSize);
+            return MV_BAD_PARAM;
+        }
+    }
+
+    if( ((pSA->config & MV_CESA_OPERATION_MASK) !=
+                (MV_CESA_MAC_ONLY << MV_CESA_OPERATION_OFFSET)) )
+    {
+        /* cryptoOffset must be less that SRAM buffer size */
+        /* 4 for possible fixOffset */
+        if( (pCmd->cryptoOffset + 4) > (sizeof(cesaSramVirtPtr->buf) - pSA->cryptoBlockSize))
+        {
+            mvOsPrintf("mvCesaFragParamCheck: cryptoOffset is too large (%d)\n",
+                        pCmd->cryptoOffset);
+            return MV_BAD_PARAM;
+        }
+
+        /* cryptoOffset+cryptoSize must be more than mbufSize - SRAM buffer size */
+        if( ((pCmd->cryptoOffset + pCmd->cryptoLength) > pCmd->pSrc->mbufSize) ||
+            ((pCmd->pSrc->mbufSize - (pCmd->cryptoOffset + pCmd->cryptoLength)) >=
+             (sizeof(cesaSramVirtPtr->buf) - pSA->cryptoBlockSize)) )
+        {
+            mvOsPrintf("mvCesaFragParamCheck: cryptoLength is too large (%d), mbufSize=%d\n",
+                        pCmd->cryptoLength, pCmd->pSrc->mbufSize);
+            return MV_BAD_PARAM;
+        }
+    }
+
+    /* When MAC_THEN_CRYPTO or CRYPTO_THEN_MAC */
+    if( ((pSA->config & MV_CESA_OPERATION_MASK) ==
+            (MV_CESA_MAC_THEN_CRYPTO << MV_CESA_OPERATION_OFFSET)) ||
+        ((pSA->config & MV_CESA_OPERATION_MASK) ==
+            (MV_CESA_CRYPTO_THEN_MAC << MV_CESA_OPERATION_OFFSET)) )
+    {
+        if( (mvCtrlModelGet() == MV_5182_DEV_ID) ||
+            ( (mvCtrlModelGet() == MV_5181_DEV_ID) &&
+              (mvCtrlRevGet() >= MV_5181L_A0_REV)  &&
+              (pCmd->macLength >= (1 << 14)) ) )
+        {
+            return MV_NOT_ALLOWED;
+        }
+
+        /* abs(cryptoOffset-macOffset) must be aligned cryptoBlockSize */
+        if(pCmd->cryptoOffset > pCmd->macOffset)
+        {
+            offset = pCmd->cryptoOffset - pCmd->macOffset;
+        }
+        else
+        {
+            offset = pCmd->macOffset - pCmd->cryptoOffset;
+        }
+
+        if( MV_IS_NOT_ALIGN(offset,  pSA->cryptoBlockSize) )
+        {
+/*
+            mvOsPrintf("mvCesaFragParamCheck: (cryptoOffset - macOffset) must be %d byte aligned\n",
+                        pSA->cryptoBlockSize);
+*/
+            return MV_NOT_ALLOWED;
+        }
+        /* Digest must not be part of CryptoLength */
+        if( ((pCmd->digestOffset + pSA->digestSize) > pCmd->cryptoOffset) &&
+            (pCmd->digestOffset < (pCmd->cryptoOffset + pCmd->cryptoLength)) )
+        {
+/*
+            mvOsPrintf("mvCesaFragParamCheck: digestOffset (%d) is part of cryptoLength (%d+%d)\n",
+                        pCmd->digestOffset, pCmd->cryptoOffset, pCmd->cryptoLength);
+*/
+            return MV_NOT_ALLOWED;
+        }
+    }
+    return MV_OK;
+}
+
+/*******************************************************************************
+* mvCesaFragSizeFind -
+*
+* DESCRIPTION:
+*
+*
+* INPUT:
+*       MV_CESA_SA* pSA, MV_CESA_COMMAND *pCmd,
+*       int cryptoOffset, int macOffset,
+*
+* OUTPUT:
+*       int* pCopySize, int* pCryptoDataSize, int* pMacDataSize
+*
+* RETURN:
+*       MV_STATUS
+*
+*******************************************************************************/
+static void   mvCesaFragSizeFind(MV_CESA_SA* pSA, MV_CESA_REQ* pReq,
+                                 int cryptoOffset, int macOffset,
+                          int* pCopySize, int* pCryptoDataSize, int* pMacDataSize)
+{
+    MV_CESA_COMMAND *pCmd = pReq->pCmd;
+    int             cryptoDataSize, macDataSize, copySize;
+
+    cryptoDataSize = macDataSize = 0;
+    copySize = *pCopySize;
+
+    if( (pSA->config & MV_CESA_OPERATION_MASK) !=
+                (MV_CESA_MAC_ONLY << MV_CESA_OPERATION_OFFSET) )
+    {
+        cryptoDataSize = MV_MIN( (copySize - cryptoOffset),
+                                 (pCmd->cryptoLength - (pReq->frags.cryptoSize + 1)) );
+
+        /* cryptoSize for each fragment must be the whole number of blocksSize */
+        if( MV_IS_NOT_ALIGN(cryptoDataSize, pSA->cryptoBlockSize) )
+        {
+            cryptoDataSize = MV_ALIGN_DOWN(cryptoDataSize, pSA->cryptoBlockSize);
+            copySize = cryptoOffset + cryptoDataSize;
+        }
+    }
+    if( (pSA->config & MV_CESA_OPERATION_MASK) !=
+             (MV_CESA_CRYPTO_ONLY << MV_CESA_OPERATION_OFFSET) )
+    {
+        macDataSize = MV_MIN( (copySize - macOffset),
+                              (pCmd->macLength - (pReq->frags.macSize + 1)));
+
+        /* macSize for each fragment (except last) must be the whole number of blocksSize */
+        if( MV_IS_NOT_ALIGN(macDataSize, MV_CESA_AUTH_BLOCK_SIZE) )
+        {
+            macDataSize = MV_ALIGN_DOWN(macDataSize, MV_CESA_AUTH_BLOCK_SIZE);
+            copySize = macOffset + macDataSize;
+        }
+        cryptoDataSize = copySize - cryptoOffset;
+    }
+    *pCopySize = copySize;
+
+    if(pCryptoDataSize != NULL)
+        *pCryptoDataSize = cryptoDataSize;
+
+    if(pMacDataSize != NULL)
+        *pMacDataSize = macDataSize;
+}
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/cesa/mvCesa.h b/target/linux/generic/files/crypto/ocf/kirkwood/cesa/mvCesa.h
new file mode 100644
index 0000000..c0abc9b
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/cesa/mvCesa.h
@@ -0,0 +1,412 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or
+modify this File in accordance with the terms and conditions of the General
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is
+available along with the File in the license.txt file or by writing to the Free
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt.
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY
+DISCLAIMED.  The GPL License provides additional details about this warranty
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or
+modify this File under the following licensing terms.
+Redistribution and use in source and binary forms, with or without modification,
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer.
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution.
+
+    *   Neither the name of Marvell nor the names of its contributors may be
+        used to endorse or promote products derived from this software without
+        specific prior written permission.
+
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+/*******************************************************************************
+* mvCesa.h - Header File for Cryptographic Engines and Security Accelerator
+*
+* DESCRIPTION:
+*       This header file contains macros typedefs and function declaration for
+*       the Marvell Cryptographic Engines and Security Accelerator.
+*
+*******************************************************************************/
+
+#ifndef __mvCesa_h__
+#define __mvCesa_h__
+
+#include "mvOs.h"
+#include "mvCommon.h"
+#include "mvDebug.h"
+
+#include "ctrlEnv/mvCtrlEnvSpec.h"
+
+#include "cesa/mvMD5.h"
+#include "cesa/mvSHA1.h"
+
+#include "cesa/mvCesa.h"
+#include "cesa/AES/mvAes.h"
+#include "mvSysHwConfig.h"
+
+#ifdef MV_INCLUDE_IDMA
+#include "idma/mvIdma.h"
+#include "idma/mvIdmaRegs.h"
+#else
+/* Redefine MV_DMA_DESC structure */
+typedef struct _mvDmaDesc
+{
+    MV_U32 	byteCnt;        /* The total number of bytes to transfer        */
+    MV_U32 	phySrcAdd;	    /* The physical source address                  */
+    MV_U32 	phyDestAdd;     /* The physical destination address             */
+    MV_U32	phyNextDescPtr; /* If we are using chain mode DMA transfer,     */
+				            /* then this pointer should point to the        */
+                            /* physical address of the next descriptor,     */
+                            /* otherwise it should be NULL.                 */
+}MV_DMA_DESC;
+#endif /* MV_INCLUDE_IDMA */
+
+#include "cesa/mvCesaRegs.h"
+
+#define MV_CESA_AUTH_BLOCK_SIZE         64 /* bytes */
+
+#define MV_CESA_MD5_DIGEST_SIZE         16 /* bytes */
+#define MV_CESA_SHA1_DIGEST_SIZE        20 /* bytes */
+
+#define MV_CESA_MAX_DIGEST_SIZE         MV_CESA_SHA1_DIGEST_SIZE
+
+#define MV_CESA_DES_KEY_LENGTH          8   /* bytes = 64 bits */
+#define MV_CESA_3DES_KEY_LENGTH         24  /* bytes = 192 bits */
+#define MV_CESA_AES_128_KEY_LENGTH      16  /* bytes = 128 bits */
+#define MV_CESA_AES_192_KEY_LENGTH      24  /* bytes = 192 bits */
+#define MV_CESA_AES_256_KEY_LENGTH      32  /* bytes = 256 bits */
+
+#define MV_CESA_MAX_CRYPTO_KEY_LENGTH   MV_CESA_AES_256_KEY_LENGTH
+
+#define MV_CESA_DES_BLOCK_SIZE          8 /* bytes = 64 bits */
+#define MV_CESA_3DES_BLOCK_SIZE         8 /* bytes = 64 bits */
+
+#define MV_CESA_AES_BLOCK_SIZE          16 /* bytes = 128 bits */
+
+#define MV_CESA_MAX_IV_LENGTH           MV_CESA_AES_BLOCK_SIZE
+
+#define MV_CESA_MAX_MAC_KEY_LENGTH      64 /* bytes */
+
+typedef struct
+{
+	MV_U8               cryptoKey[MV_CESA_MAX_CRYPTO_KEY_LENGTH];
+	MV_U8               macKey[MV_CESA_MAX_MAC_KEY_LENGTH];
+	MV_CESA_OPERATION   operation;
+	MV_CESA_DIRECTION   direction;
+	MV_CESA_CRYPTO_ALG  cryptoAlgorithm;
+	MV_CESA_CRYPTO_MODE cryptoMode;
+   	MV_U8               cryptoKeyLength;
+	MV_CESA_MAC_MODE    macMode;
+	MV_U8               macKeyLength;
+	MV_U8               digestSize;
+
+} MV_CESA_OPEN_SESSION;
+
+typedef struct
+{
+    MV_BUF_INFO *pFrags;
+	MV_U16	    numFrags;
+    MV_U16      mbufSize;
+
+} MV_CESA_MBUF;
+
+typedef struct
+{
+    void* 	pReqPrv; /* instead of reqId */
+    MV_U32 	retCode;
+    MV_16   sessionId;
+
+} MV_CESA_RESULT;
+
+typedef void    (*MV_CESA_CALLBACK) (MV_CESA_RESULT* pResult);
+
+
+typedef struct
+{
+    void*               pReqPrv;    /* instead of reqId */
+    MV_CESA_MBUF*       pSrc;
+    MV_CESA_MBUF*       pDst;
+    MV_CESA_CALLBACK*   pFuncCB;
+    MV_16               sessionId;
+    MV_U16              ivFromUser;
+    MV_U16              ivOffset;
+    MV_U16              cryptoOffset;
+    MV_U16              cryptoLength;
+    MV_U16              digestOffset;
+    MV_U16              macOffset;
+    MV_U16              macLength;
+    MV_BOOL		skipFlush;
+} MV_CESA_COMMAND;
+
+
+
+MV_STATUS   mvCesaHalInit (int numOfSession, int queueDepth, char* pSramBase, MV_U32 cryptEngBase, void *osHandle);
+MV_STATUS   mvCesaFinish (void);
+MV_STATUS   mvCesaSessionOpen(MV_CESA_OPEN_SESSION *pSession, short* pSid);
+MV_STATUS   mvCesaSessionClose(short sid);
+MV_STATUS   mvCesaCryptoIvSet(MV_U8* pIV, int ivSize);
+
+MV_STATUS   mvCesaAction (MV_CESA_COMMAND* pCmd);
+
+MV_U32      mvCesaInProcessGet(void);
+MV_STATUS   mvCesaReadyDispatch(void);
+MV_STATUS   mvCesaReadyGet(MV_CESA_RESULT* pResult);
+MV_BOOL     mvCesaIsReady(void);
+
+int     	mvCesaMbufOffset(MV_CESA_MBUF* pMbuf, int offset, int* pBufOffset);
+MV_STATUS   mvCesaCopyFromMbuf(MV_U8* pDst, MV_CESA_MBUF* pSrcMbuf,
+                               int offset, int size);
+MV_STATUS   mvCesaCopyToMbuf(MV_U8* pSrc, MV_CESA_MBUF* pDstMbuf,
+                               int offset, int size);
+MV_STATUS   mvCesaMbufCopy(MV_CESA_MBUF* pMbufDst, int dstMbufOffset,
+                           MV_CESA_MBUF* pMbufSrc, int srcMbufOffset, int size);
+
+/********** Debug functions ********/
+
+void        mvCesaDebugMbuf(const char* str, MV_CESA_MBUF *pMbuf, int offset, int size);
+void        mvCesaDebugSA(short sid, int mode);
+void        mvCesaDebugStats(void);
+void        mvCesaDebugStatsClear(void);
+void        mvCesaDebugRegs(void);
+void        mvCesaDebugStatus(void);
+void        mvCesaDebugQueue(int mode);
+void        mvCesaDebugSram(int mode);
+void        mvCesaDebugSAD(int mode);
+
+
+/********  CESA Private definitions ********/
+#if (MV_CESA_VERSION >= 2)
+#if (MV_CACHE_COHERENCY  == MV_CACHE_COHER_SW)
+#define MV_CESA_TDMA_CTRL_VALUE       MV_CESA_TDMA_DST_BURST_MASK(MV_CESA_TDMA_BURST_128B) \
+                                    | MV_CESA_TDMA_SRC_BURST_MASK(MV_CESA_TDMA_BURST_128B) \
+                                    | MV_CESA_TDMA_OUTSTAND_READ_EN_MASK                   \
+				    | MV_CESA_TDMA_NO_BYTE_SWAP_MASK			   \
+                                    | MV_CESA_TDMA_ENABLE_MASK
+#else
+#define MV_CESA_TDMA_CTRL_VALUE       MV_CESA_TDMA_DST_BURST_MASK(MV_CESA_TDMA_BURST_32B)  \
+                                    | MV_CESA_TDMA_SRC_BURST_MASK(MV_CESA_TDMA_BURST_128B) \
+                                    /*| MV_CESA_TDMA_OUTSTAND_READ_EN_MASK                   */\
+                                    | MV_CESA_TDMA_ENABLE_MASK
+
+#endif
+#else
+#define MV_CESA_IDMA_CTRL_LOW_VALUE   ICCLR_DST_BURST_LIM_128BYTE   \
+                                    | ICCLR_SRC_BURST_LIM_128BYTE   \
+                                    | ICCLR_INT_MODE_MASK           \
+                                    | ICCLR_BLOCK_MODE              \
+                                    | ICCLR_CHAN_ENABLE             \
+                                    | ICCLR_DESC_MODE_16M
+#endif /* MV_CESA_VERSION >= 2 */
+
+#define MV_CESA_MAX_PKT_SIZE        (64 * 1024)
+#define MV_CESA_MAX_MBUF_FRAGS      20

+
+#define MV_CESA_MAX_REQ_FRAGS       ( (MV_CESA_MAX_PKT_SIZE / MV_CESA_MAX_BUF_SIZE) + 1)
+
+#define MV_CESA_MAX_DMA_DESC    (MV_CESA_MAX_MBUF_FRAGS*2 + 5)
+
+#define MAX_CESA_CHAIN_LENGTH	20
+
+typedef enum
+{
+    MV_CESA_IDLE     = 0,
+    MV_CESA_PENDING,
+    MV_CESA_PROCESS,
+    MV_CESA_READY,
+#if (MV_CESA_VERSION >= 3)
+    MV_CESA_CHAIN,
+#endif
+} MV_CESA_STATE;
+
+
+/* Session database */
+
+/* Map of Key materials of the session in SRAM.
+ * Each field must be 8 byte aligned
+ * Total size: 32 + 24 + 24 = 80 bytes
+ */
+typedef struct
+{
+    MV_U8  cryptoKey[MV_CESA_MAX_CRYPTO_KEY_LENGTH];
+    MV_U8  macInnerIV[MV_CESA_MAX_DIGEST_SIZE];
+    MV_U8  reservedInner[4];
+    MV_U8  macOuterIV[MV_CESA_MAX_DIGEST_SIZE];
+    MV_U8  reservedOuter[4];
+
+} MV_CESA_SRAM_SA;
+
+typedef struct
+{
+    MV_CESA_SRAM_SA*    pSramSA;
+    MV_U32              config;
+    MV_U8               cryptoKeyLength;
+    MV_U8               cryptoIvSize;
+    MV_U8               cryptoBlockSize;
+    MV_U8               digestSize;
+    MV_U8               macKeyLength;
+    MV_U8               valid;
+    MV_U8               ctrMode;
+    MV_U32              count;
+
+} MV_CESA_SA;
+
+/* DMA list management */
+typedef struct
+{
+    MV_DMA_DESC*    pDmaFirst;
+    MV_DMA_DESC*    pDmaLast;
+
+} MV_CESA_DMA;
+
+
+typedef struct
+{
+    MV_U8               numFrag;
+    MV_U8               nextFrag;
+    int                 bufOffset;
+    int                 cryptoSize;
+    int                 macSize;
+    int                 newDigestOffset;
+    MV_U8               orgDigest[MV_CESA_MAX_DIGEST_SIZE];
+
+} MV_CESA_FRAGS;
+
+/* Request queue */
+typedef struct
+{
+    MV_U8               state;
+    MV_U8               fragMode;
+    MV_U8               fixOffset;
+    MV_CESA_COMMAND*    pCmd;
+    MV_CESA_COMMAND*    pOrgCmd;
+    MV_BUF_INFO         dmaDescBuf;
+    MV_CESA_DMA         dma[MV_CESA_MAX_REQ_FRAGS];
+    MV_BUF_INFO         cesaDescBuf;
+    MV_CESA_DESC*       pCesaDesc;
+    MV_CESA_FRAGS       frags;
+
+
+} MV_CESA_REQ;
+
+
+/* SRAM map */
+/* Total SRAM size calculation */
+/*  SRAM size =
+ *              MV_CESA_MAX_BUF_SIZE  +
+ *              sizeof(MV_CESA_DESC)  +
+ *              MV_CESA_MAX_IV_LENGTH +
+ *              MV_CESA_MAX_IV_LENGTH +
+ *              MV_CESA_MAX_DIGEST_SIZE +
+ *              sizeof(MV_CESA_SRAM_SA)
+ *            = 1600 + 32 + 16 + 16 + 24 + 80 + 280 (reserved) = 2048 bytes
+ *            = 3200 + 32 + 16 + 16 + 24 + 80 + 728 (reserved) = 4096 bytes
+ */
+typedef struct
+{
+    MV_U8               buf[MV_CESA_MAX_BUF_SIZE];
+    MV_CESA_DESC        desc;
+    MV_U8               cryptoIV[MV_CESA_MAX_IV_LENGTH];
+    MV_U8               tempCryptoIV[MV_CESA_MAX_IV_LENGTH];
+    MV_U8               tempDigest[MV_CESA_MAX_DIGEST_SIZE+4];
+    MV_CESA_SRAM_SA     sramSA;
+
+} MV_CESA_SRAM_MAP;
+
+
+typedef struct
+{
+    MV_U32  openedCount;
+    MV_U32  closedCount;
+    MV_U32  fragCount;
+    MV_U32  reqCount;
+    MV_U32  maxReqCount;
+    MV_U32  procCount;
+    MV_U32  readyCount;
+    MV_U32  notReadyCount;
+    MV_U32  startCount;
+#if (MV_CESA_VERSION >= 3)
+    MV_U32  maxChainUsage;
+#endif
+
+} MV_CESA_STATS;
+
+
+/* External variables */
+
+extern MV_CESA_STATS    cesaStats;
+extern MV_CESA_FRAGS    cesaFrags;
+
+extern MV_BUF_INFO      cesaSramSaBuf;
+
+extern MV_CESA_SA*       pCesaSAD;
+extern MV_U16            cesaMaxSA;
+
+extern MV_CESA_REQ*      pCesaReqFirst;
+extern MV_CESA_REQ*      pCesaReqLast;
+extern MV_CESA_REQ*      pCesaReqEmpty;
+extern MV_CESA_REQ*      pCesaReqProcess;
+extern int               cesaQueueDepth;
+extern int               cesaReqResources;
+#if (MV_CESA_VERSION>= 3)
+extern MV_U32		cesaChainLength;
+#endif
+
+extern MV_CESA_SRAM_MAP*  cesaSramVirtPtr;
+extern MV_U32           cesaSramPhysAddr;
+

+static INLINE MV_ULONG  mvCesaVirtToPhys(MV_BUF_INFO* pBufInfo, void* pVirt)
+{
+    return (pBufInfo->bufPhysAddr + ((MV_U8*)pVirt - pBufInfo->bufVirtPtr));
+}
+
+/* Additional DEBUG functions */
+void        mvCesaDebugSramSA(MV_CESA_SRAM_SA* pSramSA, int mode);
+void        mvCesaDebugCmd(MV_CESA_COMMAND* pCmd,  int mode);
+void        mvCesaDebugDescriptor(MV_CESA_DESC* pDesc);
+
+
+
+#endif /* __mvCesa_h__ */
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/cesa/mvCesaDebug.c b/target/linux/generic/files/crypto/ocf/kirkwood/cesa/mvCesaDebug.c
new file mode 100644
index 0000000..31b78a8
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/cesa/mvCesaDebug.c
@@ -0,0 +1,484 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or
+modify this File in accordance with the terms and conditions of the General
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is
+available along with the File in the license.txt file or by writing to the Free
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt.
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY
+DISCLAIMED.  The GPL License provides additional details about this warranty
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or
+modify this File under the following licensing terms.
+Redistribution and use in source and binary forms, with or without modification,
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+        this list of conditions and the following disclaimer.
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution.
+
+    *   Neither the name of Marvell nor the names of its contributors may be
+        used to endorse or promote products derived from this software without
+        specific prior written permission.
+
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+#include "mvOs.h"
+#include "mvDebug.h"
+
+#include "cesa/mvMD5.h"
+#include "cesa/mvSHA1.h"
+
+#include "cesa/mvCesa.h"
+#include "cesa/mvCesaRegs.h"
+#include "cesa/AES/mvAes.h"
+
+static const char*   mvCesaDebugStateStr(MV_CESA_STATE state)
+{
+    switch(state)
+    {
+        case MV_CESA_IDLE:
+            return "Idle";
+
+        case MV_CESA_PENDING:
+            return "Pend";
+
+        case MV_CESA_PROCESS:
+            return "Proc";
+
+        case MV_CESA_READY:
+            return "Ready";
+
+        default:
+            break;
+    }
+    return "Unknown";
+}
+
+static const char*   mvCesaDebugOperStr(MV_CESA_OPERATION oper)
+{
+    switch(oper)
+    {
+        case MV_CESA_MAC_ONLY:
+            return "MacOnly";
+
+        case MV_CESA_CRYPTO_ONLY:
+            return "CryptoOnly";
+
+        case MV_CESA_MAC_THEN_CRYPTO:
+            return "MacCrypto";
+
+        case MV_CESA_CRYPTO_THEN_MAC:
+            return "CryptoMac";
+
+        default:
+            break;
+    }
+    return "Null";
+}
+
+static const char* mvCesaDebugCryptoAlgStr(MV_CESA_CRYPTO_ALG cryptoAlg)
+{
+    switch(cryptoAlg)
+    {
+        case MV_CESA_CRYPTO_DES:
+            return "DES";
+
+        case MV_CESA_CRYPTO_3DES:
+            return "3DES";
+
+        case MV_CESA_CRYPTO_AES:
+            return "AES";
+
+        default:
+            break;
+    }
+    return "Null";
+}
+
+static const char* mvCesaDebugMacModeStr(MV_CESA_MAC_MODE macMode)
+{
+    switch(macMode)
+    {
+        case MV_CESA_MAC_MD5:
+            return "MD5";
+
+        case MV_CESA_MAC_SHA1:
+            return "SHA1";
+
+        case MV_CESA_MAC_HMAC_MD5:
+            return "HMAC-MD5";
+
+        case MV_CESA_MAC_HMAC_SHA1:
+            return "HMAC_SHA1";
+
+        default:
+            break;
+    }
+    return "Null";
+}
+
+void    mvCesaDebugCmd(MV_CESA_COMMAND* pCmd,  int mode)
+{
+    mvOsPrintf("pCmd=%p, pReqPrv=%p, pSrc=%p, pDst=%p, pCB=%p, sid=%d\n",
+                pCmd, pCmd->pReqPrv, pCmd->pSrc, pCmd->pDst,
+                pCmd->pFuncCB, pCmd->sessionId);
+    mvOsPrintf("isUser=%d, ivOffs=%d, crOffs=%d, crLen=%d, digest=%d, macOffs=%d, macLen=%d\n",
+                pCmd->ivFromUser, pCmd->ivOffset, pCmd->cryptoOffset, pCmd->cryptoLength,
+                pCmd->digestOffset, pCmd->macOffset, pCmd->macLength);
+}
+
+/* no need to use in tool */
+void     mvCesaDebugMbuf(const char* str, MV_CESA_MBUF *pMbuf, int offset, int size)
+{
+    int frag, len, fragOffset;
+
+    if(str != NULL)
+        mvOsPrintf("%s: pMbuf=%p, numFrags=%d, mbufSize=%d\n",
+                    str, pMbuf, pMbuf->numFrags, pMbuf->mbufSize);
+
+    frag = mvCesaMbufOffset(pMbuf, offset, &fragOffset);
+    if(frag == MV_INVALID)
+    {
+        mvOsPrintf("CESA Mbuf Error: offset (%d) out of range\n", offset);
+        return;
+    }
+
+    for(; frag<pMbuf->numFrags; frag++)
+    {
+        mvOsPrintf("#%2d. bufVirt=%p, bufSize=%d\n",
+                    frag, pMbuf->pFrags[frag].bufVirtPtr,
+                    pMbuf->pFrags[frag].bufSize);
+        if(size > 0)
+        {
+            len = MV_MIN(pMbuf->pFrags[frag].bufSize, size);
+            mvDebugMemDump(pMbuf->pFrags[frag].bufVirtPtr+fragOffset, len, 1);
+            size -= len;
+            fragOffset = 0;
+        }
+    }
+}
+
+void    mvCesaDebugRegs(void)
+{
+    mvOsPrintf("\t CESA Registers:\n");
+
+    mvOsPrintf("MV_CESA_CMD_REG                     : 0x%X = 0x%08x\n",
+                MV_CESA_CMD_REG,
+                MV_REG_READ( MV_CESA_CMD_REG ) );
+
+    mvOsPrintf("MV_CESA_CHAN_DESC_OFFSET_REG        : 0x%X = 0x%08x\n",
+                MV_CESA_CHAN_DESC_OFFSET_REG,
+                MV_REG_READ(MV_CESA_CHAN_DESC_OFFSET_REG) );
+
+    mvOsPrintf("MV_CESA_CFG_REG                     : 0x%X = 0x%08x\n",
+                MV_CESA_CFG_REG,
+                MV_REG_READ( MV_CESA_CFG_REG ) );
+
+    mvOsPrintf("MV_CESA_STATUS_REG                  : 0x%X = 0x%08x\n",
+                MV_CESA_STATUS_REG,
+                MV_REG_READ( MV_CESA_STATUS_REG ) );
+
+    mvOsPrintf("MV_CESA_ISR_CAUSE_REG               : 0x%X = 0x%08x\n",
+                MV_CESA_ISR_CAUSE_REG,
+                MV_REG_READ( MV_CESA_ISR_CAUSE_REG ) );
+
+    mvOsPrintf("MV_CESA_ISR_MASK_REG                : 0x%X = 0x%08x\n",
+                MV_CESA_ISR_MASK_REG,
+                MV_REG_READ( MV_CESA_ISR_MASK_REG ) );
+#if (MV_CESA_VERSION >= 2)
+    mvOsPrintf("MV_CESA_TDMA_CTRL_REG               : 0x%X = 0x%08x\n", 
+                MV_CESA_TDMA_CTRL_REG, 
+                MV_REG_READ( MV_CESA_TDMA_CTRL_REG ) );
+
+    mvOsPrintf("MV_CESA_TDMA_BYTE_COUNT_REG         : 0x%X = 0x%08x\n", 
+                MV_CESA_TDMA_BYTE_COUNT_REG, 
+                MV_REG_READ( MV_CESA_TDMA_BYTE_COUNT_REG ) );
+
+    mvOsPrintf("MV_CESA_TDMA_SRC_ADDR_REG           : 0x%X = 0x%08x\n", 
+                MV_CESA_TDMA_SRC_ADDR_REG, 
+                MV_REG_READ( MV_CESA_TDMA_SRC_ADDR_REG ) );
+
+    mvOsPrintf("MV_CESA_TDMA_DST_ADDR_REG           : 0x%X = 0x%08x\n", 
+                MV_CESA_TDMA_DST_ADDR_REG, 
+                MV_REG_READ( MV_CESA_TDMA_DST_ADDR_REG ) );
+
+    mvOsPrintf("MV_CESA_TDMA_NEXT_DESC_PTR_REG      : 0x%X = 0x%08x\n", 
+                MV_CESA_TDMA_NEXT_DESC_PTR_REG, 
+                MV_REG_READ( MV_CESA_TDMA_NEXT_DESC_PTR_REG ) );
+
+    mvOsPrintf("MV_CESA_TDMA_CURR_DESC_PTR_REG      : 0x%X = 0x%08x\n", 
+                MV_CESA_TDMA_CURR_DESC_PTR_REG, 
+                MV_REG_READ( MV_CESA_TDMA_CURR_DESC_PTR_REG ) );
+
+    mvOsPrintf("MV_CESA_TDMA_ERROR_CAUSE_REG        : 0x%X = 0x%08x\n", 
+                MV_CESA_TDMA_ERROR_CAUSE_REG, 
+                MV_REG_READ( MV_CESA_TDMA_ERROR_CAUSE_REG ) );
+
+    mvOsPrintf("MV_CESA_TDMA_ERROR_MASK_REG         : 0x%X = 0x%08x\n", 
+                MV_CESA_TDMA_ERROR_MASK_REG, 
+                MV_REG_READ( MV_CESA_TDMA_ERROR_CAUSE_REG ) );
+
+#endif
+}
+
+void    mvCesaDebugStatus(void)
+{
+    mvOsPrintf("\n\t CESA Status\n\n");
+
+    mvOsPrintf("pReqQ=%p, qDepth=%d, reqSize=%ld bytes, qRes=%d, ",
+                pCesaReqFirst, cesaQueueDepth, sizeof(MV_CESA_REQ),
+                cesaReqResources);
+#if (MV_CESA_VERSION >= 3)
+    mvOsPrintf("chainLength=%u\n",cesaChainLength);
+#else
+   mvOsPrintf("\n"); 	
+#endif
+
+    mvOsPrintf("pSAD=%p, maxSA=%d, sizeSA=%ld bytes\n",
+                pCesaSAD, cesaMaxSA, sizeof(MV_CESA_SA));
+
+    mvOsPrintf("\n");
+
+    mvCesaDebugRegs();
+    mvCesaDebugStats();
+    mvCesaDebugStatsClear();
+}
+
+void    mvCesaDebugDescriptor(MV_CESA_DESC* pDesc)
+{
+    mvOsPrintf("config=0x%08x, crSrcOffs=0x%04x, crDstOffs=0x%04x\n",
+            pDesc->config, pDesc->cryptoSrcOffset, pDesc->cryptoDstOffset);
+
+    mvOsPrintf("crLen=0x%04x, crKeyOffs=0x%04x, ivOffs=0x%04x, ivBufOffs=0x%04x\n",
+            pDesc->cryptoDataLen, pDesc->cryptoKeyOffset,
+            pDesc->cryptoIvOffset, pDesc->cryptoIvBufOffset);
+
+    mvOsPrintf("macSrc=0x%04x, digest=0x%04x, macLen=0x%04x, inIv=0x%04x, outIv=0x%04x\n",
+            pDesc->macSrcOffset, pDesc->macDigestOffset, pDesc->macDataLen,
+            pDesc->macInnerIvOffset, pDesc->macOuterIvOffset);
+}
+
+void    mvCesaDebugQueue(int mode)
+{
+    mvOsPrintf("\n\t CESA Request Queue:\n\n");
+
+    mvOsPrintf("pFirstReq=%p, pLastReq=%p, qDepth=%d, reqSize=%ld bytes\n",
+                pCesaReqFirst, pCesaReqLast, cesaQueueDepth, sizeof(MV_CESA_REQ));
+
+    mvOsPrintf("pEmpty=%p, pProcess=%p, qResources=%d\n",
+                pCesaReqEmpty, pCesaReqProcess,
+                cesaReqResources);
+
+    if(mode != 0)
+    {
+        int             count = 0;
+        MV_CESA_REQ*    pReq = pCesaReqFirst;
+
+        for(count=0; count<cesaQueueDepth; count++)
+        {
+            /* Print out requsts */
+            mvOsPrintf("%02d. pReq=%p, state=%s, frag=0x%x, pCmd=%p, pDma=%p, pDesc=%p\n",
+                count, pReq, mvCesaDebugStateStr(pReq->state),
+                pReq->fragMode, pReq->pCmd, pReq->dma[0].pDmaFirst, &pReq->pCesaDesc[0]);
+            if(pReq->fragMode != MV_CESA_FRAG_NONE)
+            {
+                int frag;
+
+                mvOsPrintf("pFrags=%p, num=%d, next=%d, bufOffset=%d, cryptoSize=%d, macSize=%d\n",
+                            &pReq->frags, pReq->frags.numFrag, pReq->frags.nextFrag,
+                            pReq->frags.bufOffset, pReq->frags.cryptoSize, pReq->frags.macSize);
+                for(frag=0; frag<pReq->frags.numFrag; frag++)
+                {
+                    mvOsPrintf("#%d: pDmaFirst=%p, pDesc=%p\n", frag,
+                                pReq->dma[frag].pDmaFirst, &pReq->pCesaDesc[frag]);
+                }
+            }
+            if(mode > 1)
+            {
+                /* Print out Command */
+                mvCesaDebugCmd(pReq->pCmd, mode);
+
+                /* Print out Descriptor */
+                mvCesaDebugDescriptor(&pReq->pCesaDesc[0]);
+            }
+            pReq++;
+        }
+    }
+}
+
+
+void    mvCesaDebugSramSA(MV_CESA_SRAM_SA* pSramSA, int mode)
+{
+    if(pSramSA == NULL)
+    {
+        mvOsPrintf("cesaSramSA: Unexpected pSramSA=%p\n", pSramSA);
+        return;
+    }
+    mvOsPrintf("pSramSA=%p, sizeSramSA=%ld bytes\n",
+                pSramSA, sizeof(MV_CESA_SRAM_SA));
+
+    if(mode != 0)
+    {
+        mvOsPrintf("cryptoKey=%p, maxCryptoKey=%d bytes\n",
+                    pSramSA->cryptoKey, MV_CESA_MAX_CRYPTO_KEY_LENGTH);
+        mvDebugMemDump(pSramSA->cryptoKey, MV_CESA_MAX_CRYPTO_KEY_LENGTH, 1);
+
+        mvOsPrintf("macInnerIV=%p, maxInnerIV=%d bytes\n",
+                    pSramSA->macInnerIV, MV_CESA_MAX_DIGEST_SIZE);
+        mvDebugMemDump(pSramSA->macInnerIV, MV_CESA_MAX_DIGEST_SIZE, 1);
+
+        mvOsPrintf("macOuterIV=%p, maxOuterIV=%d bytes\n",
+                    pSramSA->macOuterIV, MV_CESA_MAX_DIGEST_SIZE);
+        mvDebugMemDump(pSramSA->macOuterIV, MV_CESA_MAX_DIGEST_SIZE, 1);
+    }
+}
+
+void    mvCesaDebugSA(short sid, int mode)
+{
+    MV_CESA_OPERATION   oper;
+    MV_CESA_DIRECTION   dir;
+    MV_CESA_CRYPTO_ALG  cryptoAlg;
+    MV_CESA_CRYPTO_MODE cryptoMode;
+    MV_CESA_MAC_MODE    macMode;
+    MV_CESA_SA*         pSA = &pCesaSAD[sid];
+
+    if( (pSA->valid) || ((pSA->count != 0) && (mode > 0)) || (mode >= 2) )
+    {
+        mvOsPrintf("\n\nCESA SA Entry #%d (%p) - %s (count=%d)\n",
+                    sid, pSA,
+                    pSA->valid ? "Valid" : "Invalid", pSA->count);
+
+        oper = (pSA->config & MV_CESA_OPERATION_MASK) >> MV_CESA_OPERATION_OFFSET;
+        dir  = (pSA->config & MV_CESA_DIRECTION_MASK) >> MV_CESA_DIRECTION_BIT;
+        mvOsPrintf("%s - %s ", mvCesaDebugOperStr(oper),
+                    (dir == MV_CESA_DIR_ENCODE) ? "Encode" : "Decode");
+        if(oper != MV_CESA_MAC_ONLY)
+        {
+            cryptoAlg = (pSA->config & MV_CESA_CRYPTO_ALG_MASK) >> MV_CESA_CRYPTO_ALG_OFFSET;
+            cryptoMode = (pSA->config & MV_CESA_CRYPTO_MODE_MASK) >> MV_CESA_CRYPTO_MODE_BIT;
+            mvOsPrintf("- %s - %s ", mvCesaDebugCryptoAlgStr(cryptoAlg),
+                        (cryptoMode == MV_CESA_CRYPTO_ECB) ? "ECB" : "CBC");
+        }
+        if(oper != MV_CESA_CRYPTO_ONLY)
+        {
+            macMode = (pSA->config & MV_CESA_MAC_MODE_MASK) >> MV_CESA_MAC_MODE_OFFSET;
+            mvOsPrintf("- %s ", mvCesaDebugMacModeStr(macMode));
+        }
+        mvOsPrintf("\n");
+
+        if(mode > 0)
+        {
+            mvOsPrintf("config=0x%08x, cryptoKeySize=%d, digestSize=%d\n",
+                        pCesaSAD[sid].config, pCesaSAD[sid].cryptoKeyLength,
+                        pCesaSAD[sid].digestSize);
+
+            mvCesaDebugSramSA(pCesaSAD[sid].pSramSA, mode);
+        }
+    }
+}
+
+
+/**/
+void    mvCesaDebugSram(int mode)
+{
+    mvOsPrintf("\n\t SRAM contents: size=%ld, pVirt=%p\n\n",
+            sizeof(MV_CESA_SRAM_MAP), cesaSramVirtPtr);
+
+    mvOsPrintf("\n\t Sram buffer: size=%d, pVirt=%p\n",
+                    MV_CESA_MAX_BUF_SIZE, cesaSramVirtPtr->buf);
+        if(mode != 0)
+            mvDebugMemDump(cesaSramVirtPtr->buf, 64, 1);
+
+    mvOsPrintf("\n");
+    mvOsPrintf("\n\t Sram descriptor: size=%ld, pVirt=%p\n",
+                    sizeof(MV_CESA_DESC), &cesaSramVirtPtr->desc);
+    if(mode != 0)
+    {
+        mvOsPrintf("\n");
+        mvCesaDebugDescriptor(&cesaSramVirtPtr->desc);
+    }
+    mvOsPrintf("\n\t Sram IV: size=%d, pVirt=%p\n",
+                    MV_CESA_MAX_IV_LENGTH, &cesaSramVirtPtr->cryptoIV);
+    if(mode != 0)
+    {
+        mvOsPrintf("\n");
+        mvDebugMemDump(cesaSramVirtPtr->cryptoIV, MV_CESA_MAX_IV_LENGTH, 1);
+    }
+    mvOsPrintf("\n");
+    mvCesaDebugSramSA(&cesaSramVirtPtr->sramSA, 0);
+}
+
+void    mvCesaDebugSAD(int mode)
+{
+    int sid;
+
+    mvOsPrintf("\n\t Cesa SAD status: pSAD=%p, maxSA=%d\n",
+                pCesaSAD, cesaMaxSA);
+
+    for(sid=0; sid<cesaMaxSA; sid++)
+    {
+        mvCesaDebugSA(sid, mode);
+    }
+}
+
+void    mvCesaDebugStats(void)
+{
+    mvOsPrintf("\n\t Cesa Statistics\n");
+
+    mvOsPrintf("Opened=%u, Closed=%u\n",
+                cesaStats.openedCount, cesaStats.closedCount);
+    mvOsPrintf("Req=%u, maxReq=%u, frags=%u, start=%u\n",
+                cesaStats.reqCount, cesaStats.maxReqCount,
+                cesaStats.fragCount, cesaStats.startCount);
+#if (MV_CESA_VERSION >= 3)
+    mvOsPrintf("maxChainUsage=%u\n",cesaStats.maxChainUsage);
+#endif
+    mvOsPrintf("\n");
+    mvOsPrintf("proc=%u, ready=%u, notReady=%u\n",
+                cesaStats.procCount, cesaStats.readyCount, cesaStats.notReadyCount);
+}
+
+void    mvCesaDebugStatsClear(void)
+{
+    memset(&cesaStats, 0, sizeof(cesaStats));
+}
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/cesa/mvCesaRegs.h b/target/linux/generic/files/crypto/ocf/kirkwood/cesa/mvCesaRegs.h
new file mode 100644
index 0000000..6b7ce12
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/cesa/mvCesaRegs.h
@@ -0,0 +1,357 @@
+/*******************************************************************************

+Copyright (C) Marvell International Ltd. and its affiliates

+

+This software file (the "File") is owned and distributed by Marvell 

+International Ltd. and/or its affiliates ("Marvell") under the following

+alternative licensing terms.  Once you have made an election to distribute the

+File under one of the following license alternatives, please (i) delete this

+introductory statement regarding license alternatives, (ii) delete the two

+license alternatives that you have not elected to use and (iii) preserve the

+Marvell copyright notice above.

+

+********************************************************************************

+Marvell Commercial License Option

+

+If you received this File from Marvell and you have entered into a commercial

+license agreement (a "Commercial License") with Marvell, the File is licensed

+to you under the terms of the applicable Commercial License.

+

+********************************************************************************

+Marvell GPL License Option

+

+If you received this File from Marvell, you may opt to use, redistribute and/or 

+modify this File in accordance with the terms and conditions of the General 

+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 

+available along with the File in the license.txt file or by writing to the Free 

+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 

+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 

+

+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 

+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 

+DISCLAIMED.  The GPL License provides additional details about this warranty 

+disclaimer.

+********************************************************************************

+Marvell BSD License Option

+

+If you received this File from Marvell, you may opt to use, redistribute and/or 

+modify this File under the following licensing terms. 

+Redistribution and use in source and binary forms, with or without modification, 

+are permitted provided that the following conditions are met:

+

+    *   Redistributions of source code must retain the above copyright notice,

+	    this list of conditions and the following disclaimer. 

+

+    *   Redistributions in binary form must reproduce the above copyright

+        notice, this list of conditions and the following disclaimer in the

+        documentation and/or other materials provided with the distribution. 

+

+    *   Neither the name of Marvell nor the names of its contributors may be 

+        used to endorse or promote products derived from this software without 

+        specific prior written permission. 

+    

+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 

+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 

+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 

+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 

+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 

+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 

+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 

+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 

+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 

+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

+

+*******************************************************************************/

+

+#ifndef __mvCesaRegs_h__

+#define __mvCesaRegs_h__

+

+#include "mvTypes.h"

+

+typedef struct

+{

+    /* word 0 */

+    MV_U32  config;

+    /* word 1 */    

+    MV_U16  cryptoSrcOffset;

+    MV_U16  cryptoDstOffset;

+    /* word 2 */    

+    MV_U16  cryptoDataLen;

+    MV_U16  reserved1;

+    /* word 3 */

+    MV_U16  cryptoKeyOffset;

+    MV_U16  reserved2;

+    /* word 4 */

+    MV_U16  cryptoIvOffset;

+    MV_U16  cryptoIvBufOffset;

+    /* word 5 */

+    MV_U16  macSrcOffset;

+    MV_U16  macTotalLen;

+    /* word 6 */

+    MV_U16  macDigestOffset;

+    MV_U16  macDataLen;

+    /* word 7 */

+    MV_U16  macInnerIvOffset;

+    MV_U16  macOuterIvOffset;

+

+} MV_CESA_DESC;

+

+/* operation */

+typedef enum 

+{

+    MV_CESA_MAC_ONLY         = 0,

+    MV_CESA_CRYPTO_ONLY      = 1,

+    MV_CESA_MAC_THEN_CRYPTO  = 2,

+    MV_CESA_CRYPTO_THEN_MAC  = 3,

+    

+    MV_CESA_MAX_OPERATION

+

+} MV_CESA_OPERATION;

+

+#define MV_CESA_OPERATION_OFFSET        0

+#define MV_CESA_OPERATION_MASK          (0x3 << MV_CESA_OPERATION_OFFSET)

+

+/* mac algorithm */

+typedef enum 

+{   

+    MV_CESA_MAC_NULL        = 0,

+    MV_CESA_MAC_MD5         = 4,

+    MV_CESA_MAC_SHA1        = 5,

+    MV_CESA_MAC_HMAC_MD5    = 6,

+    MV_CESA_MAC_HMAC_SHA1   = 7,

+

+} MV_CESA_MAC_MODE;

+

+#define MV_CESA_MAC_MODE_OFFSET         4

+#define MV_CESA_MAC_MODE_MASK           (0x7 << MV_CESA_MAC_MODE_OFFSET)

+

+typedef enum

+{

+    MV_CESA_MAC_DIGEST_FULL = 0,

+    MV_CESA_MAC_DIGEST_96B  = 1,

+

+} MV_CESA_MAC_DIGEST_SIZE;

+

+#define MV_CESA_MAC_DIGEST_SIZE_BIT     7

+#define MV_CESA_MAC_DIGEST_SIZE_MASK    (1 << MV_CESA_MAC_DIGEST_SIZE_BIT)

+

+

+typedef enum 

+{

+    MV_CESA_CRYPTO_NULL = 0,

+    MV_CESA_CRYPTO_DES  = 1,

+    MV_CESA_CRYPTO_3DES = 2,

+    MV_CESA_CRYPTO_AES  = 3,

+

+} MV_CESA_CRYPTO_ALG;

+

+#define MV_CESA_CRYPTO_ALG_OFFSET       8

+#define MV_CESA_CRYPTO_ALG_MASK         (0x3 << MV_CESA_CRYPTO_ALG_OFFSET)

+

+

+/* direction */

+typedef enum 

+{

+    MV_CESA_DIR_ENCODE = 0,

+    MV_CESA_DIR_DECODE = 1,

+

+} MV_CESA_DIRECTION;

+

+#define MV_CESA_DIRECTION_BIT           12

+#define MV_CESA_DIRECTION_MASK          (1 << MV_CESA_DIRECTION_BIT)

+

+/* crypto IV mode */

+typedef enum 

+{

+    MV_CESA_CRYPTO_ECB = 0,

+    MV_CESA_CRYPTO_CBC = 1,

+

+    /* NO HW Support */

+    MV_CESA_CRYPTO_CTR = 10,

+

+} MV_CESA_CRYPTO_MODE;

+

+#define MV_CESA_CRYPTO_MODE_BIT         16

+#define MV_CESA_CRYPTO_MODE_MASK        (1 << MV_CESA_CRYPTO_MODE_BIT)         

+

+/* 3DES mode */

+typedef enum 

+{

+    MV_CESA_CRYPTO_3DES_EEE = 0,

+    MV_CESA_CRYPTO_3DES_EDE = 1,

+

+} MV_CESA_CRYPTO_3DES_MODE;

+

+#define MV_CESA_CRYPTO_3DES_MODE_BIT    20

+#define MV_CESA_CRYPTO_3DES_MODE_MASK   (1 << MV_CESA_CRYPTO_3DES_MODE_BIT)

+

+

+/* AES Key Length */

+typedef enum 

+{

+    MV_CESA_CRYPTO_AES_KEY_128 = 0,

+    MV_CESA_CRYPTO_AES_KEY_192 = 1,

+    MV_CESA_CRYPTO_AES_KEY_256 = 2,

+

+} MV_CESA_CRYPTO_AES_KEY_LEN;

+

+#define MV_CESA_CRYPTO_AES_KEY_LEN_OFFSET   24

+#define MV_CESA_CRYPTO_AES_KEY_LEN_MASK     (0x3 << MV_CESA_CRYPTO_AES_KEY_LEN_OFFSET)

+

+/* Fragmentation mode */

+typedef enum 

+{

+    MV_CESA_FRAG_NONE   = 0,

+    MV_CESA_FRAG_FIRST  = 1,

+    MV_CESA_FRAG_LAST   = 2,

+    MV_CESA_FRAG_MIDDLE = 3,

+

+} MV_CESA_FRAG_MODE;

+

+#define MV_CESA_FRAG_MODE_OFFSET            30

+#define MV_CESA_FRAG_MODE_MASK              (0x3 << MV_CESA_FRAG_MODE_OFFSET)

+/*---------------------------------------------------------------------------*/

+

+/********** Security Accelerator Command Register **************/

+#define MV_CESA_CMD_REG                     (MV_CESA_REG_BASE + 0xE00)

+

+#define MV_CESA_CMD_CHAN_ENABLE_BIT         0  

+#define MV_CESA_CMD_CHAN_ENABLE_MASK        (1 << MV_CESA_CMD_CHAN_ENABLE_BIT)

+

+#define MV_CESA_CMD_CHAN_DISABLE_BIT        2  

+#define MV_CESA_CMD_CHAN_DISABLE_MASK       (1 << MV_CESA_CMD_CHAN_DISABLE_BIT)  

+

+/********** Security Accelerator Descriptor Pointers Register **********/

+#define MV_CESA_CHAN_DESC_OFFSET_REG        (MV_CESA_REG_BASE + 0xE04)

+

+/********** Security Accelerator Configuration Register **********/

+#define MV_CESA_CFG_REG                     (MV_CESA_REG_BASE + 0xE08)

+

+#define MV_CESA_CFG_STOP_DIGEST_ERR_BIT     0

+#define MV_CESA_CFG_STOP_DIGEST_ERR_MASK    (1 << MV_CESA_CFG_STOP_DIGEST_ERR_BIT)

+

+#define MV_CESA_CFG_WAIT_DMA_BIT            7

+#define MV_CESA_CFG_WAIT_DMA_MASK           (1 << MV_CESA_CFG_WAIT_DMA_BIT)

+          

+#define MV_CESA_CFG_ACT_DMA_BIT             9

+#define MV_CESA_CFG_ACT_DMA_MASK            (1 << MV_CESA_CFG_ACT_DMA_BIT)

+

+#define MV_CESA_CFG_CHAIN_MODE_BIT          11

+#define MV_CESA_CFG_CHAIN_MODE_MASK         (1 << MV_CESA_CFG_CHAIN_MODE_BIT)

+

+/********** Security Accelerator Status Register ***********/

+#define MV_CESA_STATUS_REG                  (MV_CESA_REG_BASE + 0xE0C)

+

+#define MV_CESA_STATUS_ACTIVE_BIT           0

+#define MV_CESA_STATUS_ACTIVE_MASK          (1 << MV_CESA_STATUS_ACTIVE_BIT)

+

+#define MV_CESA_STATUS_DIGEST_ERR_BIT       8

+#define MV_CESA_STATUS_DIGEST_ERR_MASK      (1 << MV_CESA_STATUS_DIGEST_ERR_BIT)

+

+

+/* Cryptographic Engines and Security Accelerator Interrupt Cause Register */

+#define MV_CESA_ISR_CAUSE_REG               (MV_CESA_REG_BASE + 0xE20)

+

+/* Cryptographic Engines and Security Accelerator Interrupt Mask Register */

+#define MV_CESA_ISR_MASK_REG                (MV_CESA_REG_BASE + 0xE24)

+

+#define MV_CESA_CAUSE_AUTH_MASK             (1 << 0)

+#define MV_CESA_CAUSE_DES_MASK              (1 << 1)

+#define MV_CESA_CAUSE_AES_ENCR_MASK         (1 << 2)

+#define MV_CESA_CAUSE_AES_DECR_MASK         (1 << 3)

+#define MV_CESA_CAUSE_DES_ALL_MASK          (1 << 4)

+

+#define MV_CESA_CAUSE_ACC_BIT               5

+#define MV_CESA_CAUSE_ACC_MASK              (1 << MV_CESA_CAUSE_ACC_BIT)

+

+#define MV_CESA_CAUSE_ACC_DMA_BIT           7

+#define MV_CESA_CAUSE_ACC_DMA_MASK          (1 << MV_CESA_CAUSE_ACC_DMA_BIT)

+#define MV_CESA_CAUSE_ACC_DMA_ALL_MASK      (3 << MV_CESA_CAUSE_ACC_DMA_BIT)

+

+#define MV_CESA_CAUSE_DMA_COMPL_BIT         9

+#define MV_CESA_CAUSE_DMA_COMPL_MASK        (1 << MV_CESA_CAUSE_DMA_COMPL_BIT)

+

+#define MV_CESA_CAUSE_DMA_OWN_ERR_BIT       10

+#define MV_CESA_CAUSE_DMA_OWN_ERR_MASK      (1 < MV_CESA_CAUSE_DMA_OWN_ERR_BIT)

+

+#define MV_CESA_CAUSE_DMA_CHAIN_PKT_BIT     11

+#define MV_CESA_CAUSE_DMA_CHAIN_PKT_MASK    (1 < MV_CESA_CAUSE_DMA_CHAIN_PKT_BIT)

+

+

+#define MV_CESA_AUTH_DATA_IN_REG            (MV_CESA_REG_BASE + 0xd38)

+#define MV_CESA_AUTH_BIT_COUNT_LOW_REG      (MV_CESA_REG_BASE + 0xd20)

+#define MV_CESA_AUTH_BIT_COUNT_HIGH_REG     (MV_CESA_REG_BASE + 0xd24)

+

+#define MV_CESA_AUTH_INIT_VAL_DIGEST_REG(i) (MV_CESA_REG_BASE + 0xd00 + (i<<2))

+

+#define MV_CESA_AUTH_INIT_VAL_DIGEST_A_REG  (MV_CESA_REG_BASE + 0xd00)

+#define MV_CESA_AUTH_INIT_VAL_DIGEST_B_REG  (MV_CESA_REG_BASE + 0xd04)

+#define MV_CESA_AUTH_INIT_VAL_DIGEST_C_REG  (MV_CESA_REG_BASE + 0xd08)

+#define MV_CESA_AUTH_INIT_VAL_DIGEST_D_REG  (MV_CESA_REG_BASE + 0xd0c)

+#define MV_CESA_AUTH_INIT_VAL_DIGEST_E_REG  (MV_CESA_REG_BASE + 0xd10)

+#define MV_CESA_AUTH_COMMAND_REG            (MV_CESA_REG_BASE + 0xd18)

+

+#define MV_CESA_AUTH_ALGORITHM_BIT          0

+#define MV_CESA_AUTH_ALGORITHM_MD5          (0<<AUTH_ALGORITHM_BIT)

+#define MV_CESA_AUTH_ALGORITHM_SHA1         (1<<AUTH_ALGORITHM_BIT)

+

+#define MV_CESA_AUTH_IV_MODE_BIT            1

+#define MV_CESA_AUTH_IV_MODE_INIT           (0<<AUTH_IV_MODE_BIT)

+#define MV_CESA_AUTH_IV_MODE_CONTINUE       (1<<AUTH_IV_MODE_BIT)

+

+#define MV_CESA_AUTH_DATA_BYTE_SWAP_BIT     2

+#define MV_CESA_AUTH_DATA_BYTE_SWAP_MASK    (1<<AUTH_DATA_BYTE_SWAP_BIT)

+

+

+#define MV_CESA_AUTH_IV_BYTE_SWAP_BIT       4

+#define MV_CESA_AUTH_IV_BYTE_SWAP_MASK      (1<<AUTH_IV_BYTE_SWAP_BIT)

+

+#define MV_CESA_AUTH_TERMINATION_BIT        31

+#define MV_CESA_AUTH_TERMINATION_MASK       (1<<AUTH_TERMINATION_BIT)

+

+

+/*************** TDMA Control Register ************************************************/

+#define MV_CESA_TDMA_CTRL_REG               (MV_CESA_TDMA_REG_BASE + 0x840)

+

+#define MV_CESA_TDMA_BURST_32B              3   

+#define MV_CESA_TDMA_BURST_128B             4   

+

+#define MV_CESA_TDMA_DST_BURST_OFFSET       0

+#define MV_CESA_TDMA_DST_BURST_ALL_MASK     (0x7<<MV_CESA_TDMA_DST_BURST_OFFSET)

+#define MV_CESA_TDMA_DST_BURST_MASK(burst)  ((burst)<<MV_CESA_TDMA_DST_BURST_OFFSET)

+

+#define MV_CESA_TDMA_OUTSTAND_READ_EN_BIT   4

+#define MV_CESA_TDMA_OUTSTAND_READ_EN_MASK  (1<<MV_CESA_TDMA_OUTSTAND_READ_EN_BIT)

+

+#define MV_CESA_TDMA_SRC_BURST_OFFSET       6

+#define MV_CESA_TDMA_SRC_BURST_ALL_MASK     (0x7<<MV_CESA_TDMA_SRC_BURST_OFFSET)

+#define MV_CESA_TDMA_SRC_BURST_MASK(burst)  ((burst)<<MV_CESA_TDMA_SRC_BURST_OFFSET)

+

+#define MV_CESA_TDMA_CHAIN_MODE_BIT         9

+#define MV_CESA_TDMA_NON_CHAIN_MODE_MASK    (1<<MV_CESA_TDMA_CHAIN_MODE_BIT)

+

+#define MV_CESA_TDMA_BYTE_SWAP_BIT	    11

+#define MV_CESA_TDMA_BYTE_SWAP_MASK	    (0 << MV_CESA_TDMA_BYTE_SWAP_BIT)

+#define MV_CESA_TDMA_NO_BYTE_SWAP_MASK	    (1 << MV_CESA_TDMA_BYTE_SWAP_BIT)		    	

+

+#define MV_CESA_TDMA_ENABLE_BIT		    12

+#define MV_CESA_TDMA_ENABLE_MASK            (1<<MV_CESA_TDMA_ENABLE_BIT)

+			    

+#define MV_CESA_TDMA_FETCH_NEXT_DESC_BIT    13	

+#define MV_CESA_TDMA_FETCH_NEXT_DESC_MASK   (1<<MV_CESA_TDMA_FETCH_NEXT_DESC_BIT)	

+

+#define MV_CESA_TDMA_CHAN_ACTIVE_BIT	    14    

+#define MV_CESA_TDMA_CHAN_ACTIVE_MASK       (1<<MV_CESA_TDMA_CHAN_ACTIVE_BIT)

+/*------------------------------------------------------------------------------------*/

+

+#define MV_CESA_TDMA_BYTE_COUNT_REG         (MV_CESA_TDMA_REG_BASE + 0x800)

+#define MV_CESA_TDMA_SRC_ADDR_REG           (MV_CESA_TDMA_REG_BASE + 0x810)

+#define MV_CESA_TDMA_DST_ADDR_REG           (MV_CESA_TDMA_REG_BASE + 0x820)

+#define MV_CESA_TDMA_NEXT_DESC_PTR_REG      (MV_CESA_TDMA_REG_BASE + 0x830)

+#define MV_CESA_TDMA_CURR_DESC_PTR_REG      (MV_CESA_TDMA_REG_BASE + 0x870)

+

+#define MV_CESA_TDMA_ERROR_CAUSE_REG        (MV_CESA_TDMA_REG_BASE + 0x8C0)

+#define MV_CESA_TDMA_ERROR_MASK_REG         (MV_CESA_TDMA_REG_BASE + 0x8C4)

+

+

+#endif /* __mvCesaRegs_h__ */ 

+

diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/cesa/mvCesaTest.c b/target/linux/generic/files/crypto/ocf/kirkwood/cesa/mvCesaTest.c
new file mode 100644
index 0000000..7463293
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/cesa/mvCesaTest.c
@@ -0,0 +1,3096 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or
+modify this File in accordance with the terms and conditions of the General
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is
+available along with the File in the license.txt file or by writing to the Free
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt.
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY
+DISCLAIMED.  The GPL License provides additional details about this warranty
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or
+modify this File under the following licensing terms.
+Redistribution and use in source and binary forms, with or without modification,
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+        this list of conditions and the following disclaimer.
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution.
+
+    *   Neither the name of Marvell nor the names of its contributors may be
+        used to endorse or promote products derived from this software without
+        specific prior written permission.
+
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+#include "mvOs.h"
+
+#if defined(MV_VXWORKS)
+
+#include "sysLib.h"
+#include "logLib.h"
+#include "tickLib.h"
+#include "intLib.h"
+#include "config.h"
+
+
+SEM_ID      cesaSemId = NULL;
+SEM_ID      cesaWaitSemId = NULL;
+
+#define CESA_TEST_LOCK(flags)       flags = intLock()
+#define CESA_TEST_UNLOCK(flags)     intUnlock(flags)
+
+#define CESA_TEST_WAIT_INIT()       cesaWaitSemId = semBCreate(SEM_Q_PRIORITY, SEM_EMPTY)
+#define CESA_TEST_WAKE_UP()         semGive(cesaWaitSemId)
+#define CESA_TEST_WAIT(cond, ms)    semTake(cesaWaitSemId, (sysClkRateGet()*ms)/1000)
+
+#define CESA_TEST_TICK_GET()        tickGet()
+#define CESA_TEST_TICK_TO_MS(tick)  (((tick)*1000)/sysClkRateGet())
+
+#elif defined(MV_LINUX)
+
+#include <linux/wait.h>
+wait_queue_head_t   cesaTest_waitq;
+spinlock_t          cesaLock;
+
+#define CESA_TEST_LOCK(flags)       spin_lock_irqsave( &cesaLock, flags)
+#define CESA_TEST_UNLOCK(flags)     spin_unlock_irqrestore( &cesaLock, flags);
+
+#define CESA_TEST_WAIT_INIT()       init_waitqueue_head(&cesaTest_waitq)
+#define CESA_TEST_WAKE_UP()         wake_up(&cesaTest_waitq)
+#define CESA_TEST_WAIT(cond, ms)    wait_event_timeout(cesaTest_waitq, (cond), msecs_to_jiffies(ms))
+
+#define CESA_TEST_TICK_GET()        jiffies
+#define CESA_TEST_TICK_TO_MS(tick)  jiffies_to_msecs(tick)
+
+#elif defined(MV_NETBSD)
+
+#include <sys/param.h>
+#include <sys/kernel.h>
+static int	cesaLock;
+
+#define	CESA_TEST_LOCK(flags)		flags = splnet()
+#define	CESA_TEST_UNLOCK(flags)		splx(flags)
+
+#define	CESA_TEST_WAIT_INIT()		/* nothing */
+#define	CESA_TEST_WAKE_UP()		wakeup(&cesaLock)
+#define	CESA_TEST_WAIT(cond, ms)	\
+do {					\
+	while (!(cond))			\
+		tsleep(&cesaLock, PWAIT, "cesatest",mstohz(ms)); \
+} while (/*CONSTCOND*/0)
+
+#define	CESA_TEST_TICK_GET()		hardclock_ticks
+#define	CESA_TEST_TICK_TO_MS(tick)	((1000/hz)*(tick))
+
+#define	request_irq(i,h,t,n,a)	\
+	!mv_intr_establish((i),IPL_NET,(int(*)(void *))(h),(a))
+
+#else
+#error "Only Linux, VxWorks, or NetBSD OS are supported"
+#endif
+
+#include "mvDebug.h"
+
+#include "mvSysHwConfig.h"
+#include "boardEnv/mvBoardEnvLib.h"
+#include "ctrlEnv/sys/mvCpuIf.h"
+#include "cntmr/mvCntmr.h"
+#include "cesa/mvCesa.h"
+#include "cesa/mvCesaRegs.h"
+#include "cesa/mvMD5.h"
+#include "cesa/mvSHA1.h"
+
+#if defined(CONFIG_MV646xx)
+#include "marvell_pic.h"
+#endif

+
+#define MV_CESA_USE_TIMER_ID    0
+#define CESA_DEF_BUF_SIZE       1500
+#define CESA_DEF_BUF_NUM        1
+#define CESA_DEF_SESSION_NUM    32
+
+#define CESA_DEF_ITER_NUM       100
+
+#define CESA_DEF_REQ_SIZE       256
+
+
+/* CESA Tests Debug */
+#undef CESA_TEST_DEBUG
+
+#ifdef CESA_TEST_DEBUG
+
+#   define CESA_TEST_DEBUG_PRINT(msg)   mvOsPrintf msg
+#   define CESA_TEST_DEBUG_CODE(code)   code
+
+typedef struct
+{
+    int             type;       /* 0 - isrEmpty, 1 - cesaReadyGet, 2 - cesaAction */
+    MV_U32          timeStamp;
+    MV_U32          cause;
+    MV_U32          realCause;
+    MV_U32          dmaCause;
+    int             resources;
+    MV_CESA_REQ*    pReqReady;
+    MV_CESA_REQ*    pReqEmpty;
+    MV_CESA_REQ*    pReqProcess;
+} MV_CESA_TEST_TRACE;
+
+#define MV_CESA_TEST_TRACE_SIZE      25
+
+static int cesaTestTraceIdx = 0;
+static MV_CESA_TEST_TRACE    cesaTestTrace[MV_CESA_TEST_TRACE_SIZE];
+
+static void cesaTestTraceAdd(int type, MV_U32 cause)
+{
+    cesaTestTrace[cesaTestTraceIdx].type = type;
+    cesaTestTrace[cesaTestTraceIdx].cause = cause;
+    cesaTestTrace[cesaTestTraceIdx].realCause = MV_REG_READ(MV_CESA_ISR_CAUSE_REG);
+    cesaTestTrace[cesaTestTraceIdx].dmaCause = MV_REG_READ(IDMA_CAUSE_REG);
+    cesaTestTrace[cesaTestTraceIdx].resources = cesaReqResources;
+    cesaTestTrace[cesaTestTraceIdx].pReqReady = pCesaReqReady;
+    cesaTestTrace[cesaTestTraceIdx].pReqEmpty = pCesaReqEmpty;
+    cesaTestTrace[cesaTestTraceIdx].pReqProcess = pCesaReqProcess;
+    cesaTestTrace[cesaTestTraceIdx].timeStamp = mvCntmrRead(MV_CESA_USE_TIMER_ID);
+    cesaTestTraceIdx++;
+    if(cesaTestTraceIdx == MV_CESA_TEST_TRACE_SIZE)
+        cesaTestTraceIdx = 0;
+}
+
+#else
+
+#   define CESA_TEST_DEBUG_PRINT(msg)
+#   define CESA_TEST_DEBUG_CODE(code)
+
+#endif /* CESA_TEST_DEBUG */
+
+int                 cesaExpReqId=0;
+int                 cesaCbIter=0;
+
+int                 cesaIdx;
+int                 cesaIteration;
+int                 cesaRateSize;
+int                 cesaReqSize;
+unsigned long       cesaTaskId;
+int                 cesaBufNum;
+int                 cesaBufSize;
+int                 cesaCheckOffset;
+int                 cesaCheckSize;
+int                 cesaCheckMode;
+int                 cesaTestIdx;
+int                 cesaCaseIdx;
+
+
+MV_U32      cesaTestIsrCount = 0;
+MV_U32      cesaTestIsrMissCount = 0;
+
+MV_U32      cesaCryptoError = 0;
+MV_U32      cesaReqIdError  = 0;
+MV_U32      cesaError = 0;
+
+char*       cesaHexBuffer = NULL;
+
+char*       cesaBinBuffer = NULL;
+char*       cesaExpBinBuffer = NULL;
+
+char*       cesaInputHexStr  = NULL;
+char*       cesaOutputHexStr = NULL;
+
+MV_BUF_INFO         cesaReqBufs[CESA_DEF_REQ_SIZE];
+
+MV_CESA_COMMAND*    cesaCmdRing;
+MV_CESA_RESULT      cesaResult;
+
+int                 cesaTestFull = 0;
+
+MV_BOOL             cesaIsReady = MV_FALSE;
+MV_U32              cesaCycles = 0;
+MV_U32              cesaBeginTicks = 0;
+MV_U32              cesaEndTicks = 0;
+MV_U32              cesaRate = 0;
+MV_U32              cesaRateAfterDot = 0;
+
+void 		    *cesaTestOSHandle = NULL;
+
+enum
+{
+    CESA_FAST_CHECK_MODE = 0,
+    CESA_FULL_CHECK_MODE,
+    CESA_NULL_CHECK_MODE,
+    CESA_SHOW_CHECK_MODE,
+    CESA_SW_SHOW_CHECK_MODE,
+    CESA_SW_NULL_CHECK_MODE,
+
+    CESA_MAX_CHECK_MODE
+};
+
+enum
+{
+    DES_TEST_TYPE         = 0,
+    TRIPLE_DES_TEST_TYPE  = 1,
+    AES_TEST_TYPE         = 2,
+    MD5_TEST_TYPE         = 3,
+    SHA_TEST_TYPE         = 4,
+    COMBINED_TEST_TYPE    = 5,
+
+    MAX_TEST_TYPE
+};
+
+/* Tests data base */
+typedef struct
+{
+    short           sid;
+    char            cryptoAlgorithm;    /* DES/3DES/AES */
+    char            cryptoMode;         /* ECB or CBC */
+    char            macAlgorithm;       /* MD5 / SHA1 */
+    char            operation;          /* CRYPTO/HMAC/CRYPTO+HMAC/HMAC+CRYPTO */
+    char            direction;          /* ENCODE(SIGN)/DECODE(VERIFY) */
+    unsigned char*  pCryptoKey;
+    int             cryptoKeySize;
+    unsigned char*  pMacKey;
+    int             macKeySize;
+    const char*     name;
+
+} MV_CESA_TEST_SESSION;
+
+typedef struct
+{
+    MV_CESA_TEST_SESSION*   pSessions;
+    int                     numSessions;
+
+} MV_CESA_TEST_DB_ENTRY;
+
+typedef struct
+{
+    char*           plainHexStr;
+    char*           cipherHexStr;
+    unsigned char*  pCryptoIV;
+    int             cryptoLength;
+    int             macLength;
+    int             digestOffset;
+
+} MV_CESA_TEST_CASE;
+
+typedef struct
+{
+    int     size;
+    const char* outputHexStr;
+
+} MV_CESA_SIZE_TEST;
+
+static unsigned char    cryptoKey1[] = {0x01, 0x23, 0x45, 0x67, 0x89, 0xab, 0xcd, 0xef,
+                                        0x01, 0x23, 0x45, 0x67, 0x89, 0xab, 0xcd, 0xef,
+                                        0x01, 0x23, 0x45, 0x67, 0x89, 0xab, 0xcd, 0xef};
+
+static unsigned char    cryptoKey7[] = {0x01, 0x23, 0x45, 0x67, 0x89, 0xab, 0xcd, 0xef};
+static unsigned char    iv1[]        = {0x12, 0x34, 0x56, 0x78, 0x90, 0xab, 0xcd, 0xef};
+
+
+static unsigned char    cryptoKey2[] = {0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07,
+                                        0x08, 0x09, 0x0A, 0x0B, 0x0C, 0x0D, 0x0E, 0x0F};
+
+static unsigned char    cryptoKey3[] = {0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07,
+                                        0x08, 0x09, 0x0A, 0x0B, 0x0C, 0x0D, 0x0E, 0x0F,
+                                        0x10, 0x11, 0x12, 0x13, 0x14, 0x15, 0x16, 0x17};
+
+static unsigned char    cryptoKey4[] = {0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07,
+                                        0x08, 0x09, 0x0A, 0x0B, 0x0C, 0x0D, 0x0E, 0x0F,
+                                        0x10, 0x11, 0x12, 0x13, 0x14, 0x15, 0x16, 0x17,
+                                        0x18, 0x19, 0x1a, 0x1b, 0x1c, 0x1d, 0x1e, 0x1f};
+
+static unsigned char    cryptoKey5[] = {0x56, 0xe4, 0x7a, 0x38, 0xc5, 0x59, 0x89, 0x74,
+                                        0xbc, 0x46, 0x90, 0x3d, 0xba, 0x29, 0x03, 0x49};
+
+
+static unsigned char    key3des1[]   = {0x01, 0x23, 0x45, 0x67, 0x89, 0xAB, 0xCD, 0xEF,
+                                        0x23, 0x45, 0x67, 0x89, 0xAB, 0xCD, 0xEF, 0x01,
+                                        0x45, 0x67, 0x89, 0xAB, 0xCD, 0xEF, 0x01, 0x23};
+
+/*  Input ASCII string: The quick brown fox jump  */
+static char  plain3des1[]           =   "54686520717566636B2062726F776E20666F78206A756D70";
+static char  cipher3des1[]          =   "A826FD8CE53B855FCCE21C8112256FE668D5C05DD9B6B900";
+
+static unsigned char    key3des2[]  = {0x62, 0x7f, 0x46, 0x0e, 0x08, 0x10, 0x4a, 0x10,
+                                       0x43, 0xcd, 0x26, 0x5d, 0x58, 0x40, 0xea, 0xf1,
+                                       0x31, 0x3e, 0xdf, 0x97, 0xdf, 0x2a, 0x8a, 0x8c};
+
+static unsigned char    iv3des2[]   = {0x8e, 0x29, 0xf7, 0x5e, 0xa7, 0x7e, 0x54, 0x75};
+
+static char  plain3des2[]           = "326a494cd33fe756";
+
+static char  cipher3desCbc2[]       = "8e29f75ea77e5475"
+                                      "b22b8d66de970692";
+
+static unsigned char    key3des3[]  = {0x37, 0xae, 0x5e, 0xbf, 0x46, 0xdf, 0xf2, 0xdc,
+                                       0x07, 0x54, 0xb9, 0x4f, 0x31, 0xcb, 0xb3, 0x85,
+                                       0x5e, 0x7f, 0xd3, 0x6d, 0xc8, 0x70, 0xbf, 0xae};
+
+static unsigned char    iv3des3[]   = {0x3d, 0x1d, 0xe3, 0xcc, 0x13, 0x2e, 0x3b, 0x65};
+
+static char  plain3des3[]           = "84401f78fe6c10876d8ea23094ea5309";
+
+static char  cipher3desCbc3[]       = "3d1de3cc132e3b65"
+                                      "7b1f7c7e3b1c948ebd04a75ffba7d2f5";
+
+static unsigned char    iv5[]        = {0x8c, 0xe8, 0x2e, 0xef, 0xbe, 0xa0, 0xda, 0x3c,
+                                        0x44, 0x69, 0x9e, 0xd7, 0xdb, 0x51, 0xb7, 0xd9};
+
+static unsigned char    aesCtrKey[]  = {0x76, 0x91, 0xBE, 0x03, 0x5E, 0x50, 0x20, 0xA8,
+                                        0xAC, 0x6E, 0x61, 0x85, 0x29, 0xF9, 0xA0, 0xDC};
+
+static unsigned char    mdKey1[]     = {0x0b, 0x0b, 0x0b, 0x0b, 0x0b, 0x0b, 0x0b, 0x0b,
+                                        0x0b, 0x0b, 0x0b, 0x0b, 0x0b, 0x0b, 0x0b, 0x0b};
+
+static unsigned char    mdKey2[]     = {0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa,
+                                        0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa};
+
+static unsigned char    shaKey1[]    = {0x0b, 0x0b, 0x0b, 0x0b, 0x0b, 0x0b, 0x0b, 0x0b,
+                                        0x0b, 0x0b, 0x0b, 0x0b, 0x0b, 0x0b, 0x0b, 0x0b,
+                                        0x0b, 0x0b, 0x0b, 0x0b};
+
+static unsigned char    shaKey2[]    = {0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa,
+                                        0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa,
+                                        0xaa, 0xaa, 0xaa, 0xaa};
+
+static unsigned char    mdKey4[]     = {0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08,
+                                        0x09, 0x0a, 0x0b, 0x0c, 0x0d, 0x0e, 0x0f, 0x10};
+
+static unsigned char    shaKey4[]    = {0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08,
+                                        0x09, 0x0a, 0x0b, 0x0c, 0x0d, 0x0e, 0x0f, 0x10,
+                                        0x11, 0x12, 0x13, 0x14};
+
+
+static MV_CESA_TEST_SESSION   desTestSessions[] =
+{
+/*000*/ {-1, MV_CESA_CRYPTO_DES, MV_CESA_CRYPTO_ECB,
+             MV_CESA_MAC_NULL, MV_CESA_CRYPTO_ONLY,
+             MV_CESA_DIR_ENCODE,
+             cryptoKey7, sizeof(cryptoKey7)/sizeof(cryptoKey7[0]),
+             NULL, 0,
+             "DES ECB encode",
+        },
+/*001*/ {-1, MV_CESA_CRYPTO_DES, MV_CESA_CRYPTO_ECB,
+             MV_CESA_MAC_NULL, MV_CESA_CRYPTO_ONLY,
+             MV_CESA_DIR_DECODE,
+             cryptoKey7, sizeof(cryptoKey7)/sizeof(cryptoKey7[0]),
+             NULL, 0,
+             "DES ECB decode",
+        },
+/*002*/ {-1, MV_CESA_CRYPTO_DES, MV_CESA_CRYPTO_CBC,
+             MV_CESA_MAC_NULL, MV_CESA_CRYPTO_ONLY,
+             MV_CESA_DIR_ENCODE,
+             cryptoKey7, sizeof(cryptoKey7)/sizeof(cryptoKey7[0]),
+             NULL, 0,
+             "DES CBC encode"
+        },
+/*003*/ {-1, MV_CESA_CRYPTO_DES, MV_CESA_CRYPTO_CBC,
+             MV_CESA_MAC_NULL, MV_CESA_CRYPTO_ONLY,
+             MV_CESA_DIR_DECODE,
+             cryptoKey7, sizeof(cryptoKey7)/sizeof(cryptoKey7[0]),
+             NULL, 0,
+             "DES CBC decode"
+        },
+/*004*/ {-1, MV_CESA_CRYPTO_NULL, MV_CESA_CRYPTO_ECB,
+             MV_CESA_MAC_NULL, MV_CESA_CRYPTO_ONLY,
+             MV_CESA_DIR_ENCODE,
+             NULL, 0, NULL, 0,
+              "NULL Crypto Algorithm encode"
+        },
+};
+
+
+static MV_CESA_TEST_SESSION   tripleDesTestSessions[] =
+{
+/*100*/ {-1, MV_CESA_CRYPTO_3DES, MV_CESA_CRYPTO_ECB,
+             MV_CESA_MAC_NULL, MV_CESA_CRYPTO_ONLY,
+             MV_CESA_DIR_ENCODE,
+             cryptoKey1, sizeof(cryptoKey1)/sizeof(cryptoKey1[0]),
+             NULL, 0,
+             "3DES ECB encode",
+        },
+/*101*/ {-1, MV_CESA_CRYPTO_3DES, MV_CESA_CRYPTO_ECB,
+             MV_CESA_MAC_NULL, MV_CESA_CRYPTO_ONLY,
+             MV_CESA_DIR_DECODE,
+             cryptoKey1, sizeof(cryptoKey1)/sizeof(cryptoKey1[0]),
+             NULL, 0,
+             "3DES ECB decode",
+        },
+/*102*/ {-1, MV_CESA_CRYPTO_3DES, MV_CESA_CRYPTO_CBC,
+             MV_CESA_MAC_NULL, MV_CESA_CRYPTO_ONLY,
+             MV_CESA_DIR_ENCODE,
+             cryptoKey1, sizeof(cryptoKey1)/sizeof(cryptoKey1[0]),
+             NULL, 0,
+             "3DES CBC encode"
+        },
+/*103*/ {-1, MV_CESA_CRYPTO_3DES, MV_CESA_CRYPTO_CBC,
+             MV_CESA_MAC_NULL, MV_CESA_CRYPTO_ONLY,
+             MV_CESA_DIR_DECODE,
+             cryptoKey1, sizeof(cryptoKey1)/sizeof(cryptoKey1[0]),
+             NULL, 0,
+             "3DES CBC decode"
+        },
+/*104*/ {-1, MV_CESA_CRYPTO_3DES, MV_CESA_CRYPTO_ECB,
+             MV_CESA_MAC_NULL, MV_CESA_CRYPTO_ONLY,
+             MV_CESA_DIR_ENCODE,
+             key3des1, sizeof(key3des1),
+             NULL, 0,
+             "3DES ECB encode"
+        },
+/*105*/ {-1, MV_CESA_CRYPTO_3DES, MV_CESA_CRYPTO_CBC,
+             MV_CESA_MAC_NULL, MV_CESA_CRYPTO_ONLY,
+             MV_CESA_DIR_ENCODE,
+             key3des2, sizeof(key3des2),
+             NULL, 0,
+             "3DES ECB encode"
+        },
+/*106*/ {-1, MV_CESA_CRYPTO_3DES, MV_CESA_CRYPTO_CBC,
+             MV_CESA_MAC_NULL, MV_CESA_CRYPTO_ONLY,
+             MV_CESA_DIR_ENCODE,
+             key3des3, sizeof(key3des3),
+             NULL, 0,
+             "3DES ECB encode"
+        },
+};
+
+
+static MV_CESA_TEST_SESSION   aesTestSessions[] =
+{
+/*200*/ {-1, MV_CESA_CRYPTO_AES, MV_CESA_CRYPTO_ECB,
+             MV_CESA_MAC_NULL, MV_CESA_CRYPTO_ONLY,
+             MV_CESA_DIR_ENCODE,
+             cryptoKey2, sizeof(cryptoKey2)/sizeof(cryptoKey2[0]),
+             NULL, 0,
+             "AES-128 ECB encode"
+        },
+/*201*/ {-1, MV_CESA_CRYPTO_AES, MV_CESA_CRYPTO_ECB,
+             MV_CESA_MAC_NULL, MV_CESA_CRYPTO_ONLY,
+             MV_CESA_DIR_DECODE,
+             cryptoKey2, sizeof(cryptoKey2)/sizeof(cryptoKey2[0]),
+             NULL, 0,
+             "AES-128 ECB decode"
+        },
+/*202*/ {-1, MV_CESA_CRYPTO_AES, MV_CESA_CRYPTO_CBC,
+             MV_CESA_MAC_NULL, MV_CESA_CRYPTO_ONLY,
+             MV_CESA_DIR_ENCODE,
+             cryptoKey5, sizeof(cryptoKey5)/sizeof(cryptoKey5[0]),
+             NULL, 0,
+             "AES-128 CBC encode"
+        },
+/*203*/ {-1, MV_CESA_CRYPTO_AES, MV_CESA_CRYPTO_CBC,
+             MV_CESA_MAC_NULL, MV_CESA_CRYPTO_ONLY,
+             MV_CESA_DIR_DECODE,
+             cryptoKey5, sizeof(cryptoKey5)/sizeof(cryptoKey5[0]),
+             NULL, 0,
+             "AES-128 CBC decode"
+        },
+/*204*/ {-1, MV_CESA_CRYPTO_AES, MV_CESA_CRYPTO_ECB,
+             MV_CESA_MAC_NULL, MV_CESA_CRYPTO_ONLY,
+             MV_CESA_DIR_ENCODE,
+             cryptoKey3, sizeof(cryptoKey3)/sizeof(cryptoKey3[0]),
+             NULL, 0,
+             "AES-192 ECB encode"
+        },
+/*205*/ {-1, MV_CESA_CRYPTO_AES, MV_CESA_CRYPTO_ECB,
+             MV_CESA_MAC_NULL, MV_CESA_CRYPTO_ONLY,
+             MV_CESA_DIR_DECODE,
+             cryptoKey3, sizeof(cryptoKey3)/sizeof(cryptoKey3[0]),
+             NULL, 0,
+             "AES-192 ECB decode"
+        },
+/*206*/ {-1, MV_CESA_CRYPTO_AES, MV_CESA_CRYPTO_ECB,
+             MV_CESA_MAC_NULL, MV_CESA_CRYPTO_ONLY,
+             MV_CESA_DIR_ENCODE,
+             cryptoKey4, sizeof(cryptoKey4)/sizeof(cryptoKey4[0]),
+             NULL, 0,
+             "AES-256 ECB encode"
+        },
+/*207*/ {-1, MV_CESA_CRYPTO_AES, MV_CESA_CRYPTO_ECB,
+             MV_CESA_MAC_NULL, MV_CESA_CRYPTO_ONLY,
+             MV_CESA_DIR_DECODE,
+             cryptoKey4, sizeof(cryptoKey4)/sizeof(cryptoKey4[0]),
+             NULL, 0,
+             "AES-256 ECB decode"
+        },
+/*208*/ {-1, MV_CESA_CRYPTO_AES, MV_CESA_CRYPTO_CTR,
+             MV_CESA_MAC_NULL, MV_CESA_CRYPTO_ONLY,
+             MV_CESA_DIR_ENCODE,
+             aesCtrKey, sizeof(aesCtrKey)/sizeof(aesCtrKey[0]),
+             NULL, 0,
+             "AES-128 CTR encode"
+        },
+};
+
+
+static MV_CESA_TEST_SESSION   md5TestSessions[] =
+{
+/*300*/ {-1, MV_CESA_CRYPTO_NULL, MV_CESA_CRYPTO_ECB,
+             MV_CESA_MAC_HMAC_MD5, MV_CESA_MAC_ONLY,
+             MV_CESA_DIR_ENCODE,
+             NULL, 0,
+             mdKey1, sizeof(mdKey1),
+             "HMAC-MD5 Generate Signature"
+        },
+/*301*/ {-1, MV_CESA_CRYPTO_NULL, MV_CESA_CRYPTO_ECB,
+             MV_CESA_MAC_HMAC_MD5, MV_CESA_MAC_ONLY,
+             MV_CESA_DIR_DECODE,
+             NULL, 0,
+             mdKey1, sizeof(mdKey1),
+             "HMAC-MD5 Verify Signature"
+        },
+/*302*/ {-1, MV_CESA_CRYPTO_NULL, MV_CESA_CRYPTO_ECB,
+             MV_CESA_MAC_HMAC_MD5, MV_CESA_MAC_ONLY,
+             MV_CESA_DIR_ENCODE,
+             NULL, 0,
+             mdKey2, sizeof(mdKey2),
+             "HMAC-MD5 Generate Signature"
+        },
+/*303*/ {-1, MV_CESA_CRYPTO_NULL, MV_CESA_CRYPTO_ECB,
+             MV_CESA_MAC_HMAC_MD5, MV_CESA_MAC_ONLY,
+             MV_CESA_DIR_DECODE,
+             NULL, 0,
+             mdKey2, sizeof(mdKey2),
+             "HMAC-MD5 Verify Signature"
+        },
+/*304*/ {-1, MV_CESA_CRYPTO_NULL, MV_CESA_CRYPTO_ECB,
+             MV_CESA_MAC_HMAC_MD5, MV_CESA_MAC_ONLY,
+             MV_CESA_DIR_ENCODE,
+             NULL, 0,
+             mdKey4, sizeof(mdKey4),
+             "HMAC-MD5 Generate Signature"
+        },
+/*305*/ {-1, MV_CESA_CRYPTO_NULL, MV_CESA_CRYPTO_ECB,
+             MV_CESA_MAC_MD5, MV_CESA_MAC_ONLY,
+             MV_CESA_DIR_ENCODE,
+             NULL, 0,
+             NULL, 0,
+             "HASH-MD5 Generate Signature"
+        },
+};
+
+
+static MV_CESA_TEST_SESSION   shaTestSessions[] =
+{
+/*400*/ {-1, MV_CESA_CRYPTO_NULL, MV_CESA_CRYPTO_ECB,
+             MV_CESA_MAC_HMAC_SHA1, MV_CESA_MAC_ONLY,
+             MV_CESA_DIR_ENCODE,
+             NULL, 0,
+             shaKey1, sizeof(shaKey1),
+             "HMAC-SHA1 Generate Signature"
+        },
+/*401*/ {-1, MV_CESA_CRYPTO_NULL, MV_CESA_CRYPTO_ECB,
+             MV_CESA_MAC_HMAC_SHA1, MV_CESA_MAC_ONLY,
+             MV_CESA_DIR_DECODE,
+             NULL, 0,
+             shaKey1, sizeof(shaKey1),
+             "HMAC-SHA1 Verify Signature"
+        },
+/*402*/ {-1, MV_CESA_CRYPTO_NULL, MV_CESA_CRYPTO_ECB,
+             MV_CESA_MAC_HMAC_SHA1, MV_CESA_MAC_ONLY,
+             MV_CESA_DIR_ENCODE,
+             NULL, 0,
+             shaKey2, sizeof(shaKey2),
+             "HMAC-SHA1 Generate Signature"
+        },
+/*403*/ {-1, MV_CESA_CRYPTO_NULL, MV_CESA_CRYPTO_ECB,
+             MV_CESA_MAC_HMAC_SHA1, MV_CESA_MAC_ONLY,
+             MV_CESA_DIR_DECODE,
+             NULL, 0,
+             shaKey2, sizeof(shaKey2),
+             "HMAC-SHA1 Verify Signature"
+        },
+/*404*/ {-1, MV_CESA_CRYPTO_NULL, MV_CESA_CRYPTO_ECB,
+             MV_CESA_MAC_HMAC_SHA1, MV_CESA_MAC_ONLY,
+             MV_CESA_DIR_ENCODE,
+             NULL, 0,
+             shaKey4, sizeof(shaKey4),
+             "HMAC-SHA1 Generate Signature"
+        },
+/*405*/ {-1, MV_CESA_CRYPTO_NULL, MV_CESA_CRYPTO_ECB,
+             MV_CESA_MAC_SHA1, MV_CESA_MAC_ONLY,
+             MV_CESA_DIR_ENCODE,
+             NULL, 0,
+             NULL, 0,
+             "HASH-SHA1 Generate Signature"
+        },
+};
+
+static MV_CESA_TEST_SESSION   combinedTestSessions[] =
+{
+/*500*/ {-1, MV_CESA_CRYPTO_DES, MV_CESA_CRYPTO_ECB,
+             MV_CESA_MAC_HMAC_MD5, MV_CESA_CRYPTO_THEN_MAC,
+             MV_CESA_DIR_ENCODE,
+             cryptoKey1, MV_CESA_DES_KEY_LENGTH,
+             mdKey4, sizeof(mdKey4),
+             "DES + MD5 encode"
+        },
+/*501*/ {-1, MV_CESA_CRYPTO_DES, MV_CESA_CRYPTO_ECB,
+             MV_CESA_MAC_HMAC_SHA1, MV_CESA_CRYPTO_THEN_MAC,
+             MV_CESA_DIR_ENCODE,
+             cryptoKey1, MV_CESA_DES_KEY_LENGTH,
+             shaKey4, sizeof(shaKey4),
+             "DES + SHA1 encode"
+        },
+/*502*/ {-1, MV_CESA_CRYPTO_3DES, MV_CESA_CRYPTO_ECB,
+             MV_CESA_MAC_HMAC_MD5, MV_CESA_CRYPTO_THEN_MAC,
+             MV_CESA_DIR_ENCODE,
+             cryptoKey1, sizeof(cryptoKey1)/sizeof(cryptoKey1[0]),
+             mdKey4, sizeof(mdKey4),
+             "3DES + MD5 encode"
+        },
+/*503*/ {-1, MV_CESA_CRYPTO_3DES, MV_CESA_CRYPTO_ECB,
+             MV_CESA_MAC_HMAC_SHA1, MV_CESA_CRYPTO_THEN_MAC,
+             MV_CESA_DIR_ENCODE,
+             cryptoKey1, sizeof(cryptoKey1)/sizeof(cryptoKey1[0]),
+             shaKey4, sizeof(shaKey4),
+             "3DES + SHA1 encode"
+        },
+/*504*/ {-1, MV_CESA_CRYPTO_3DES, MV_CESA_CRYPTO_CBC,
+             MV_CESA_MAC_HMAC_MD5, MV_CESA_CRYPTO_THEN_MAC,
+             MV_CESA_DIR_ENCODE,
+             cryptoKey1, sizeof(cryptoKey1)/sizeof(cryptoKey1[0]),
+             mdKey4, sizeof(mdKey4),
+             "3DES CBC + MD5 encode"
+        },
+/*505*/ {-1, MV_CESA_CRYPTO_3DES, MV_CESA_CRYPTO_CBC,
+             MV_CESA_MAC_HMAC_SHA1, MV_CESA_CRYPTO_THEN_MAC,
+             MV_CESA_DIR_ENCODE,
+             cryptoKey1, sizeof(cryptoKey1)/sizeof(cryptoKey1[0]),
+             shaKey4, sizeof(shaKey4),
+             "3DES CBC + SHA1 encode"
+        },
+/*506*/ {-1, MV_CESA_CRYPTO_AES, MV_CESA_CRYPTO_CBC,
+             MV_CESA_MAC_HMAC_MD5, MV_CESA_CRYPTO_THEN_MAC,
+             MV_CESA_DIR_ENCODE,
+             cryptoKey5, sizeof(cryptoKey5)/sizeof(cryptoKey5[0]),
+             mdKey4, sizeof(mdKey4),
+             "AES-128 CBC + MD5 encode"
+        },
+/*507*/ {-1, MV_CESA_CRYPTO_AES, MV_CESA_CRYPTO_CBC,
+             MV_CESA_MAC_HMAC_SHA1, MV_CESA_CRYPTO_THEN_MAC,
+             MV_CESA_DIR_ENCODE,
+             cryptoKey5, sizeof(cryptoKey5)/sizeof(cryptoKey5[0]),
+             shaKey4, sizeof(shaKey4),
+             "AES-128 CBC + SHA1 encode"
+        },
+/*508*/ {-1, MV_CESA_CRYPTO_3DES, MV_CESA_CRYPTO_ECB,
+             MV_CESA_MAC_HMAC_MD5, MV_CESA_MAC_THEN_CRYPTO,
+             MV_CESA_DIR_DECODE,
+             cryptoKey1, sizeof(cryptoKey1)/sizeof(cryptoKey1[0]),
+             mdKey4, sizeof(mdKey4),
+             "HMAC-MD5 + 3DES decode"
+        },
+};
+
+
+static MV_CESA_TEST_DB_ENTRY cesaTestsDB[MAX_TEST_TYPE+1] =
+{
+    { desTestSessions,       sizeof(desTestSessions)/sizeof(desTestSessions[0]) },
+    { tripleDesTestSessions, sizeof(tripleDesTestSessions)/sizeof(tripleDesTestSessions[0]) },
+    { aesTestSessions,       sizeof(aesTestSessions)/sizeof(aesTestSessions[0]) },
+    { md5TestSessions,       sizeof(md5TestSessions)/sizeof(md5TestSessions[0]) },
+    { shaTestSessions,       sizeof(shaTestSessions)/sizeof(shaTestSessions[0]) },
+    { combinedTestSessions,  sizeof(combinedTestSessions)/sizeof(combinedTestSessions[0]) },
+    { NULL,                  0 }
+};
+
+
+char  cesaNullPlainHexText[]   = "000000000000000000000000000000000000000000000000";
+
+char  cesaPlainAsciiText[]     = "Now is the time for all ";
+char  cesaPlainHexEbc[]        = "4e6f77206973207468652074696d6520666f7220616c6c20";
+char  cesaCipherHexEcb[]       = "3fa40e8a984d48156a271787ab8883f9893d51ec4b563b53";
+char  cesaPlainHexCbc[]        = "1234567890abcdef4e6f77206973207468652074696d6520666f7220616c6c20";
+char  cesaCipherHexCbc[]       = "1234567890abcdefe5c7cdde872bf27c43e934008c389c0f683788499a7c05f6";
+
+char  cesaAesPlainHexEcb[]     = "000102030405060708090a0b0c0d0e0f";
+char  cesaAes128cipherHexEcb[] = "0a940bb5416ef045f1c39458c653ea5a";
+char  cesaAes192cipherHexEcb[] = "0060bffe46834bb8da5cf9a61ff220ae";
+char  cesaAes256cipherHexEcb[] = "5a6e045708fb7196f02e553d02c3a692";
+
+char  cesaAsciiStr1[]          = "Hi There";
+char  cesaDataHexStr1[]        = "4869205468657265";
+char  cesaHmacMd5digestHex1[]  = "9294727a3638bb1c13f48ef8158bfc9d";
+char  cesaHmacSha1digestHex1[] = "b617318655057264e28bc0b6fb378c8ef146be00";
+char  cesaDataAndMd5digest1[]  = "48692054686572659294727a3638bb1c13f48ef8158bfc9d";
+char  cesaDataAndSha1digest1[] = "4869205468657265b617318655057264e28bc0b6fb378c8ef146be00";
+
+char  cesaAesPlainText[]       = "a0a1a2a3a4a5a6a7a8a9aaabacadaeaf"
+                                 "b0b1b2b3b4b5b6b7b8b9babbbcbdbebf"
+                                 "c0c1c2c3c4c5c6c7c8c9cacbcccdcecf"
+                                 "d0d1d2d3d4d5d6d7d8d9dadbdcdddedf";
+
+char  cesaAes128CipherCbc[]    = "c30e32ffedc0774e6aff6af0869f71aa"
+                                 "0f3af07a9a31a9c684db207eb0ef8e4e"
+                                 "35907aa632c3ffdf868bb7b29d3d46ad"
+                                 "83ce9f9a102ee99d49a53e87f4c3da55";
+
+char  cesaAesIvPlainText[]     = "8ce82eefbea0da3c44699ed7db51b7d9"
+                                 "a0a1a2a3a4a5a6a7a8a9aaabacadaeaf"
+                                 "b0b1b2b3b4b5b6b7b8b9babbbcbdbebf"
+                                 "c0c1c2c3c4c5c6c7c8c9cacbcccdcecf"
+                                 "d0d1d2d3d4d5d6d7d8d9dadbdcdddedf";
+
+char  cesaAes128IvCipherCbc[]  = "8ce82eefbea0da3c44699ed7db51b7d9"
+                                 "c30e32ffedc0774e6aff6af0869f71aa"
+                                 "0f3af07a9a31a9c684db207eb0ef8e4e"
+                                 "35907aa632c3ffdf868bb7b29d3d46ad"
+                                 "83ce9f9a102ee99d49a53e87f4c3da55";
+
+char  cesaAesCtrPlain[]        = "00E0017B27777F3F4A1786F000000001"
+                                 "000102030405060708090A0B0C0D0E0F"
+                                 "101112131415161718191A1B1C1D1E1F"
+                                 "20212223";
+
+char  cesaAesCtrCipher[]       = "00E0017B27777F3F4A1786F000000001"
+                                 "C1CF48A89F2FFDD9CF4652E9EFDB72D7"
+                                 "4540A42BDE6D7836D59A5CEAAEF31053"
+                                 "25B2072F";
+
+
+
+/* Input cesaHmacHex3 is '0xdd' repeated 50 times */
+char  cesaHmacMd5digestHex3[]  = "56be34521d144c88dbb8c733f0e8b3f6";
+char  cesaHmacSha1digestHex3[] = "125d7342b9ac11cd91a39af48aa17b4f63f175d3";
+char  cesaDataHexStr3[50*2+1]          = "";
+char  cesaDataAndMd5digest3[sizeof(cesaDataHexStr3)+sizeof(cesaHmacMd5digestHex3)+8*2+1] = "";
+char  cesaDataAndSha1digest3[sizeof(cesaDataHexStr3)+sizeof(cesaHmacSha1digestHex3)+8*2+1] = "";
+
+/* Ascii string is "abc" */
+char hashHexStr3[] = "616263";
+char hashMd5digest3[] = "900150983cd24fb0d6963f7d28e17f72";
+char hashSha1digest3[] = "a9993e364706816aba3e25717850c26c9cd0d89d";
+
+char hashHexStr80[]     = "31323334353637383930"
+                          "31323334353637383930"
+                          "31323334353637383930"
+                          "31323334353637383930"
+                          "31323334353637383930"
+                          "31323334353637383930"
+                          "31323334353637383930"
+                          "31323334353637383930";
+
+char hashMd5digest80[]           = "57edf4a22be3c955ac49da2e2107b67a";
+
+char tripleDesThenMd5digest80[]  = "b7726a03aad490bd6c5a452a89a1b271";
+char tripleDesThenSha1digest80[] = "b2ddeaca91030eab5b95a234ef2c0f6e738ff883";
+
+char cbc3desThenMd5digest80[]    = "6f463057e1a90e0e91ae505b527bcec0";
+char cbc3desThenSha1digest80[]   = "1b002ed050be743aa98860cf35659646bb8efcc0";
+
+char cbcAes128ThenMd5digest80[]  = "6b6e863ac5a71d15e3e9b1c86c9ba05f";
+char cbcAes128ThenSha1digest80[] = "13558472d1fc1c90dffec6e5136c7203452d509b";
+
+
+static MV_CESA_TEST_CASE  cesaTestCases[] =
+{
+ /*     plainHexStr          cipherHexStr               IV    crypto  mac     digest */
+ /*                                                           Length  Length  Offset */
+ /*0*/ { NULL,               NULL,                      NULL,   0,      0,      -1  },
+ /*1*/ { cesaPlainHexEbc,    cesaCipherHexEcb,          NULL,   24,     0,      -1  },
+ /*2*/ { cesaPlainHexCbc,    cesaCipherHexCbc,          NULL,   24,     0,      -1  },
+ /*3*/ { cesaAesPlainHexEcb, cesaAes128cipherHexEcb,    NULL,   16,     0,      -1  },
+ /*4*/ { cesaAesPlainHexEcb, cesaAes192cipherHexEcb,    NULL,   16,     0,      -1  },
+ /*5*/ { cesaAesPlainHexEcb, cesaAes256cipherHexEcb,    NULL,   16,     0,      -1  },
+ /*6*/ { cesaDataHexStr1,    cesaHmacMd5digestHex1,     NULL,   0,      8,      -1  },
+ /*7*/ { NULL,               cesaDataAndMd5digest1,     NULL,   0,      8,      -1  },
+ /*8*/ { cesaDataHexStr3,    cesaHmacMd5digestHex3,     NULL,   0,      50,     -1  },
+ /*9*/ { NULL,               cesaDataAndMd5digest3,     NULL,   0,      50,     -1  },
+/*10*/ { cesaAesPlainText,   cesaAes128IvCipherCbc,     iv5,    64,     0,      -1  },
+/*11*/ { cesaDataHexStr1,    cesaHmacSha1digestHex1,    NULL,   0,      8,      -1  },
+/*12*/ { NULL,               cesaDataAndSha1digest1,    NULL,   0,      8,      -1  },
+/*13*/ { cesaDataHexStr3,    cesaHmacSha1digestHex3,    NULL,   0,      50,     -1  },
+/*14*/ { NULL,               cesaDataAndSha1digest3,    NULL,   0,      50,     -1  },
+/*15*/ { hashHexStr3,        hashMd5digest3,            NULL,   0,      3,      -1  },
+/*16*/ { hashHexStr3,        hashSha1digest3,           NULL,   0,      3,      -1  },
+/*17*/ { hashHexStr80,       tripleDesThenMd5digest80,  NULL,   80,     80,     -1  },
+/*18*/ { hashHexStr80,       tripleDesThenSha1digest80, NULL,   80,     80,     -1  },
+/*19*/ { hashHexStr80,       cbc3desThenMd5digest80,    iv1,    80,     80,     -1  },
+/*20*/ { hashHexStr80,       cbc3desThenSha1digest80,   iv1,    80,     80,     -1  },
+/*21*/ { hashHexStr80,       cbcAes128ThenMd5digest80,  iv5,    80,     80,     -1  },
+/*22*/ { hashHexStr80,       cbcAes128ThenSha1digest80, iv5,    80,     80,     -1  },
+/*23*/ { cesaAesCtrPlain,    cesaAesCtrCipher,          NULL,   36,     0,      -1  },
+/*24*/ { cesaAesIvPlainText, cesaAes128IvCipherCbc,     NULL,   64,     0,      -1  },
+/*25*/ { plain3des1,         cipher3des1,               NULL,   0,      0,      -1  },
+/*26*/ { plain3des2,         cipher3desCbc2,            iv3des2,0,      0,      -1  },
+/*27*/ { plain3des3,         cipher3desCbc3,            iv3des3,0,      0,      -1  },
+};
+
+
+/* Key         = 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa,
+ *               0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa
+ * Input 0xdd repeated "size" times
+ */
+static MV_CESA_SIZE_TEST     mdMultiSizeTest302[] =
+{
+    { 80,   "7a031a640c14a4872814930b1ef3a5b2" },
+    { 512,  "5488e6c5a14dc72a79f28312ca5b939b" },
+    { 1000, "d00814f586a8b78a05724239d2531821" },
+    { 1001, "bf07df7b7f49d3f5b5ecacd4e9e63281" },
+    { 1002, "1ed4a1a802e87817a819d4e37bb4d0f7" },
+    { 1003, "5972ab64a4f265ee371dac2f2f137f90" },
+    { 1004, "71f95e7ec3aa7df2548e90898abdb28e" },
+    { 1005, "e082790b4857fcfc266e92e59e608814" },
+    { 1006, "9500f02fd8ac7fde8b10e4fece9a920d" },
+    { 1336, "e42edcce57d0b75b01aa09d71427948b" },
+    { 1344, "bb5454ada0deb49ba0a97ffd60f57071" },
+    { 1399, "0f44d793e744b24d53f44f295082ee8c" },
+    { 1400, "359de8a03a9b707928c6c60e0e8d79f1" },
+    { 1401, "e913858b484cbe2b384099ea88d8855b" },
+    { 1402, "d9848a164af53620e0540c1d7d87629e" },
+    { 1403, "0c9ee1c2c9ef45e9b625c26cbaf3e822" },
+    { 1404, "12edd4f609416e3c936170360561b064" },
+    { 1405, "7fc912718a05446395345009132bf562" },
+    { 1406, "882f17425e579ff0d85a91a59f308aa0" },
+    { 1407, "005cae408630a2fb5db82ad9db7e59da" },
+    { 1408, "64655f8b404b3fea7a3e3e609bc5088f" },
+    { 1409, "4a145284a7f74e01b6bb1a0ec6a0dd80" },
+    { 2048, "67caf64475650732def374ebb8bde3fd" },
+    { 2049, "6c84f11f472825f7e6cd125c2981884b" },
+    { 2050, "8999586754a73a99efbe4dbad2816d41" },
+    { 2051, "ba6946b610e098d286bc81091659dfff" },
+    { 2052, "d0afa01c92d4d13def2b024f36faed83" },
+    { 3072, "61d8beac61806afa2585d74a9a0e6974" },
+    { 3074, "f6501a28dcc24d1e4770505c51a87ed3" },
+    { 3075, "ea4a6929be67e33e61ff475369248b73" },
+    { 4048, "aa8c4d68f282a07e7385acdfa69f4bed" },
+    { 4052, "afb5ed2c0e1d430ea59e59ed5ed6b18a" },
+    { 4058, "9e8553f9bdd43aebe0bd729f0e600c99" },
+    { 6144, "f628f3e5d183fe5cdd3a5abee39cf872" },
+    { 6150, "89a3efcea9a2f25f919168ad4a1fd292" },
+    { 6400, "cdd176b7fb747873efa4da5e32bdf88f" },
+    { 6528, "b1d707b027354aca152c45ee559ccd3f" },
+    { 8192, "c600ea4429ac47f9941f09182166e51a" },
+    {16384, "16e8754bfbeb4c649218422792267a37" },
+    {18432, "0fd0607521b0aa8b52219cfbe215f63e" },
+    { 0, NULL },
+};
+
+/* Key         = 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08,
+ *               0x09, 0x0a, 0x0b, 0x0c, 0x0d, 0x0e, 0x0f, 0x10
+ * InputHexStr = "31323334353637383930" (ASCII = "1234567890")
+ */
+static MV_CESA_SIZE_TEST     mdMultiSizeTest304[] =
+{
+    { 80,   "a456c4723fee6068530af5a2afa71627" },
+    { 512,  "f85c2a2344f5de68b432208ad13e5794" },
+    { 1000, "35464d6821fd4a293a41eb84e274c8c5" },
+    { 1001, "c08eedbdce60cceb54bc2d732bb32c8b" },
+    { 1002, "5664f71800c011cc311cb6943339c1b8" },
+    { 1003, "779c723b044c585dc7802b13e8501bdc" },
+    { 1004, "55e500766a2c307bc5c5fdd15e4cacd4" },
+    { 1005, "d5f978954f5c38529d1679d2b714f068" },
+    { 1006, "cd3efc827ce628b7281b72172693abf9" },
+    { 1336, "6f04479910785878ae6335b8d1e87edf" },
+    { 1344, "b6d27b50c2bce1ba2a8e1b5cc4324368" },
+    { 1399, "65f70a1d4c86e5eaeb0704c8a7816795" },
+    { 1400, "3394b5adc4cb3ff98843ca260a44a88a" },
+    { 1401, "3a06f3582033a66a4e57e0603ce94e74" },
+    { 1402, "e4d97f5ed51edc48abfa46eeb5c31752" },
+    { 1403, "3d05e40b080ee3bedf293cb87b7140e7" },
+    { 1404, "8cf294fc3cd153ab18dccb2a52cbf244" },
+    { 1405, "d1487bd42f6edd9b4dab316631159221" },
+    { 1406, "0527123b6bf6936cf5d369dc18c6c70f" },
+    { 1407, "3224a06639db70212a0cd1ae1fcc570a" },
+    { 1408, "a9e13335612c0356f5e2c27086e86c43" },
+    { 1409, "a86d1f37d1ed8a3552e9a4f04dceea98" },
+    { 2048, "396905c9b961cd0f6152abfb69c4449c" },
+    { 2049, "49f39bff85d9dcf059fadb89efc4a70f" },
+    { 2050, "3a2b4823bc4d0415656550226a63e34a" },
+    { 2051, "dec60580d406c782540f398ad0bcc7e0" },
+    { 2052, "32f76610a14310309eb748fe025081bf" },
+    { 3072, "45edc1a42bf9d708a621076b63b774da" },
+    { 3074, "9be1b333fe7c0c9f835fb369dc45f778" },
+    { 3075, "8c06fcac7bd0e7b7a17fd6508c09a549" },
+    { 4048, "0ddaef848184bf0ad98507a10f1e90e4" },
+    { 4052, "81976bcaeb274223983996c137875cb8" },
+    { 4058, "0b0a7a1c82bc7cbc64d8b7cd2dc2bb22" },
+    { 6144, "1c24056f52725ede2dff0d7f9fc9855f" },
+    { 6150, "b7f4b65681c4e43ee68ca466ca9ca4ec" },
+    { 6400, "443bbaab9f7331ddd4bf11b659cd43c8" },
+    { 6528, "216f44f23047cfee03a7a64f88f9a995" },
+    { 8192, "ac7a993b2cad54879dba1bde63e39097" },
+    { 8320, "55ed7be9682d6c0025b3221a62088d08" },
+    {16384, "c6c722087653b62007aea668277175e5" },
+    {18432, "f1faca8e907872c809e14ffbd85792d6" },
+    { 0, NULL },
+};
+
+/* HASH-MD5
+ * InputHexStr = "31323334353637383930" (ASCII = "1234567890")
+ *               repeated "size" times
+ */
+static MV_CESA_SIZE_TEST     mdMultiSizeTest305[] =
+{
+    { 80,   "57edf4a22be3c955ac49da2e2107b67a" },
+    { 512,  "c729ae8f0736cc377a9767a660eaa04e" },
+    { 1000, "f1257a8659eb92d36fe14c6bf3852a6a" },
+    { 1001, "f8a46fe8ea04fdc8c7de0e84042d3878" },
+    { 1002, "da188dd67bff87d58aa3c02af2d0cc0f" },
+    { 1003, "961753017feee04c9b93a8e51658a829" },
+    { 1004, "dd68c4338608dcc87807a711636bf2af" },
+    { 1005, "e338d567d3ce66bf69ada29658a8759b" },
+    { 1006, "443c9811e8b92599b0b149e8d7ec700a" },
+    { 1336, "89a98511706008ba4cbd0b4a24fa5646" },
+    { 1344, "335a919805f370b9e402a62c6fe01739" },
+    { 1399, "5d18d0eddcd84212fe28d812b5e80e3b" },
+    { 1400, "6b695c240d2dffd0dffc99459ca76db6" },
+    { 1401, "49590f61298a76719bc93a57a30136f5" },
+    { 1402, "94c2999fa3ef1910a683d69b2b8476f2" },
+    { 1403, "37073a02ab00ecba2645c57c228860db" },
+    { 1404, "1bcd06994fce28b624f0c5fdc2dcdd2b" },
+    { 1405, "11b93671a64c95079e8cf9e7cddc8b3d" },
+    { 1406, "4b6695772a4c66313fa4871017d05f36" },
+    { 1407, "d1539b97fbfda1c075624e958de19c5b" },
+    { 1408, "b801b9b69920907cd018e8063092ede9" },
+    { 1409, "b765f1406cfe78e238273ed01bbcaf7e" },
+    { 2048, "1d7e2c64ac29e2b3fb4c272844ed31f5" },
+    { 2049, "71d38fac49c6b1f4478d8d88447bcdd0" },
+    { 2050, "141c34a5592b1bebfa731e0b23d0cdba" },
+    { 2051, "c5e1853f21c59f5d6039bd13d4b380d8" },
+    { 2052, "dd44a0d128b63d4b5cccd967906472d7" },
+    { 3072, "37d158e33b21390822739d13db7b87fe" },
+    { 3074, "aef3b209d01d39d0597fe03634bbf441" },
+    { 3075, "335ffb428eabf210bada96d74d5a4012" },
+    { 4048, "2434c2b43d798d2819487a886261fc64" },
+    { 4052, "ac2fa84a8a33065b2e92e36432e861f8" },
+    { 4058, "856781f85616c341c3533d090c1e1e84" },
+    { 6144, "e5d134c652c18bf19833e115f7a82e9b" },
+    { 6150, "a09a353be7795fac2401dac5601872e6" },
+    { 6400, "08b9033ac6a1821398f50af75a2dbc83" },
+    { 6528, "3d47aa193a8540c091e7e02f779e6751" },
+    { 8192, "d3164e710c0626f6f395b38f20141cb7" },
+    { 8320, "b727589d9183ff4e8491dd24466974a3" },
+    {16384, "3f54d970793d2274d5b20d10a69938ac" },
+    {18432, "f558511dcf81985b7a1bb57fad970531" },
+    { 0, NULL },
+};
+
+
+/* Key         = 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa,
+ *               0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa
+ *               0xaa, 0xaa, 0xaa, 0xaa
+ * InputHexStr = "31323334353637383930" (ASCII = "1234567890")
+ */
+static MV_CESA_SIZE_TEST     shaMultiSizeTest402[] =
+{
+    { 80,   "e812f370e659705a1649940d1f78cd7af18affd3" },
+    { 512,  "e547f886b2c15d995ed76a8a924cb408c8080f66" },
+    { 1000, "239443194409f1a5342ecde1a092c8f3a3ed790a" },
+    { 1001, "f278ab9a102850a9f48dc4e9e6822afe2d0c52b5" },
+    { 1002, "8bcc667df5ab6ece988b3af361d09747c77f4e72" },
+    { 1003, "0fae6046c7dc1d3e356b25af836f6077a363f338" },
+    { 1004, "0ea48401cc92ae6bc92ae76685269cb0167fbe1a" },
+    { 1005, "ecbcd7c879b295bafcd8766cbeac58cc371e31d1" },
+    { 1006, "eb4a4a3d07d1e9a15e6f1ab8a9c47f243e27324c" },
+    { 1336, "f5950ee1d77c10e9011d2149699c9366fe52529c" },
+    { 1344, "b04263604a63c351b0b3b9cf1785b4bdba6c8838" },
+    { 1399, "8cb1cff61d5b784045974a2fc69386e3b8d24218" },
+    { 1400, "9bb2f3fcbeddb2b90f0be797cd647334a2816d51" },
+    { 1401, "23ae462a7a0cb440f7445791079a5d75a535dd33" },
+    { 1402, "832974b524a4d3f9cc2f45a3cabf5ccef65cd2aa" },
+    { 1403, "d1c683742fe404c3c20d5704a5430e7832a7ec95" },
+    { 1404, "867c79042e64f310628e219d8b85594cd0c7adc3" },
+    { 1405, "c9d81d49d13d94358f56ccfd61af02b36c69f7c3" },
+    { 1406, "0df43daab2786172f9b8d07d61f14a070cf1287a" },
+    { 1407, "0fd8f3ad7f169534b274d4c66bbddd89f759e391" },
+    { 1408, "3987511182b18473a564436003139b808fa46343" },
+    { 1409, "ef667e063c9e9f539a8987a8d0bd3066ee85d901" },
+    { 2048, "921109c99f3fedaca21727156d5f2b4460175327" },
+    { 2049, "47188600dd165eb45f27c27196d3c46f4f042c1b" },
+    { 2050, "8831939904009338de10e7fa670847041387807d" },
+    { 2051, "2f8ebb5db2997d614e767be1050366f3641e7520" },
+    { 2052, "669e51cd730dae158d3bef8adba075bd95a0d011" },
+    { 3072, "cfee66cfd83abc8451af3c96c6b35a41cc6c55f5" },
+    { 3074, "216ea26f02976a261b7d21a4dd3085157bedfabd" },
+    { 3075, "bd612ebba021fd8e012b14c3bd60c8c5161fabc0" },
+    { 4048, "c2564c1fdf2d5e9d7dde7aace2643428e90662e8" },
+    { 4052, "91ce61fe924b445dfe7b5a1dcd10a27caec16df6" },
+    { 4058, "db2a9be5ee8124f091c7ebd699266c5de223c164" },
+    { 6144, "855109903feae2ba3a7a05a326b8a171116eb368" },
+    { 6150, "37520bb3a668294d9c7b073e7e3daf8fee248a78" },
+    { 6400, "60a353c841b6d2b1a05890349dad2fa33c7536b7" },
+    { 6528, "9e53a43a69bb42d7c8522ca8bd632e421d5edb36" },
+    { 8192, "a918cb0da862eaea0a33ee0efea50243e6b4927c" },
+    { 8320, "29a5dcf55d1db29cd113fcf0572ae414f1c71329" },
+    {16384, "6fb27966138e0c8d5a0d65ace817ebd53633cee1" },
+    {18432, "ca09900d891c7c9ae2a559b10f63a217003341c1" },
+    { 0, NULL },
+};
+
+/* Key         = 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08,
+ *               0x09, 0x0a, 0x0b, 0x0c, 0x0d, 0x0e, 0x0f, 0x10
+ *               0x11, 0x12, 0x13, 0x14
+ * InputHexStr = "31323334353637383930" (ASCII = "1234567890")
+ */
+static MV_CESA_SIZE_TEST     shaMultiSizeTest404[] =
+{
+    { 80,   "beaf20a34b06a87558d156c0949bc3957d40222e" },
+    { 512,  "3353955358d886bc2940a3c7f337ff7dafb59c7b" },
+    { 1000, "8737a542c5e9b2b6244b757ebb69d5bd602a829f" },
+    { 1001, "fd9e7582d8a5d3c9fe3b923e4e6a41b07a1eb4d4" },
+    { 1002, "a146d14a6fc3c274ff600568f4d75b977989e00d" },
+    { 1003, "be22601bbc027ddef2dec97d30b3dc424fd803c5" },
+    { 1004, "3e71fe99b2fe2b7bfdf4dbf0c7f3da25d7ea35e7" },
+    { 1005, "2c422735d7295408fddd76f5e8a83a2a8da13df3" },
+    { 1006, "6d875319049314b61855101a647b9ba3313428e6" },
+    { 1336, "c1631ea80bad9dc43a180712461b65a0598c711c" },
+    { 1344, "816069bf91d34581005746e2e0283d0f9c7b7605" },
+    { 1399, "4e139866dc61cfcb8b67ca2ebd637b3a538593af" },
+    { 1400, "ff2a0f8dd2b02c5417910f6f55d33a78e081a723" },
+    { 1401, "ab00c12be62336964cbce31ae97fe2a0002984d5" },
+    { 1402, "61349e7f999f3a1acc56c3e9a5060a9c4a7b05b6" },
+    { 1403, "3edbc0f61e435bc1317fa27d840076093fb79353" },
+    { 1404, "d052c6dfdbe63d45dab23ef9893e2aa4636aca1e" },
+    { 1405, "0cc16b7388d67bf0add15a31e6e6c753cfae4987" },
+    { 1406, "c96ba7eaad74253c38c22101b558d2850b1d1b90" },
+    { 1407, "3445428a40d2c6556e7c55797ad8d323b61a48d9" },
+    { 1408, "8d6444f937a09317c89834187b8ea9b8d3a8c56b" },
+    { 1409, "c700acd3ecd19014ea2bdb4d42510c467e088475" },
+    { 2048, "ee27d2a0cb77470c2f496212dfd68b5bb7b04e4b" },
+    { 2049, "683762d7a02983b26a6d046e6451d9cd82c25932" },
+    { 2050, "0fd20f1d55a9ee18363c2a6fd54aa13aee69992f" },
+    { 2051, "86c267d8cc4bc8d59090e4f8b303da960fd228b7" },
+    { 2052, "452395ae05b3ec503eea34f86fc0832485ad97c1" },
+    { 3072, "75198e3cfd0b9bcff2dabdf8e38e6fdaa33ca49a" },
+    { 3074, "4e24785ef080141ce4aab4675986d9acea624d7c" },
+    { 3075, "3a20c5978dd637ec0e809bf84f0d9ccf30bc65bf" },
+    { 4048, "3c32da256be7a7554922bf5fed51b0d2d09e59ad" },
+    { 4052, "fff898426ea16e54325ae391a32c6c9bce4c23c0" },
+    { 4058, "c800b9e562e1c91e1310116341a3c91d37f848ec" },
+    { 6144, "d91d509d0cc4376c2d05bf9a5097717a373530e6" },
+    { 6150, "d957030e0f13c5df07d9eec298542d8f94a07f12" },
+    { 6400, "bb745313c3d7dc17b3f955e5534ad500a1082613" },
+    { 6528, "77905f80d9ca82080bbb3e5654896dabfcfd1bdb" },
+    { 8192, "5237fd9a81830c974396f99f32047586612ff3c0" },
+    { 8320, "57668e28d5f2dba0839518a11db0f6af3d7e08bf" },
+    {16384, "62e093fde467f0748087beea32e9af97d5c61241" },
+    {18432, "845fb33130c7d6ea554fd5aacb9c50cf7ccb5929" },
+    { 0, NULL },
+};
+
+/* HASH-SHA1
+ * InputHexStr = "31323334353637383930" (ASCII = "1234567890")
+ *               repeated "size" times
+ */
+static MV_CESA_SIZE_TEST     shaMultiSizeTest405[] =
+{
+    { 80,   "50abf5706a150990a08b2c5ea40fa0e585554732" },
+    { 512,  "f14516a08948fa27917a974d219741a697ba0087" },
+    { 1000, "0bd18c378d5788817eb4f1e5dc07d867efa5cbf4" },
+    { 1001, "ca29b85c35db1b8aef83c977893a11159d1b7aa2" },
+    { 1002, "d83bc973eaaedb8a31437994dabbb3304b0be086" },
+    { 1003, "2cf7bbef0acd6c00536b5c58ca470df9a3a90b6c" },
+    { 1004, "e4375d09b1223385a8a393066f8209acfd936a80" },
+    { 1005, "1029b38043e027745d019ce1d2d68e3d8b9d8f99" },
+    { 1006, "deea16dcebbd8ac137e2b984deb639b9fb5e9680" },
+    { 1336, "ea031b065fff63dcfb6a41956e4777520cdbc55d" },
+    { 1344, "b52096c6445e6c0a8355995c70dc36ae186c863c" },
+    { 1399, "cde2f6f8379870db4b32cf17471dc828a8dbff2b" },
+    { 1400, "e53ff664064bc09fe5054c650806bd42d8179518" },
+    { 1401, "d1156db5ddafcace64cdb510ff0d4af9b9a8ad64" },
+    { 1402, "34ede0e9a909dd84a2ae291539105c0507b958e1" },
+    { 1403, "a772ca3536da77e6ad3251e4f9e1234a4d7b87c0" },
+    { 1404, "29740fd2b04e7a8bfd32242db6233156ad699948" },
+    { 1405, "65b17397495b70ce4865dad93bf991b74c97cce1" },
+    { 1406, "a7ee89cd0754061fdb91af7ea6abad2c69d542e3" },
+    { 1407, "3eebf82f7420188e23d328b7ce93580b279a5715" },
+    { 1408, "e08d3363a8b9a490dfb3a4c453452b8f114deeec" },
+    { 1409, "95d74df739181a4ff30b8c39e28793a36598e924" },
+    { 2048, "aa40262509c2abf84aab0197f83187fc90056d91" },
+    { 2049, "7dec28ef105bc313bade8d9a7cdeac58b99de5ea" },
+    { 2050, "d2e30f77ec81197de20f56588a156094ecb88450" },
+    { 2051, "6b22ccc874833e96551a39da0c0edcaa0d969d92" },
+    { 2052, "f843141e57875cd669af58744bc60aa9ea59549c" },
+    { 3072, "09c5fedeaa62c132e673cc3c608a00142273d086" },
+    { 3074, "b09e95eea9c7b1b007a58accec488301901a7f3d" },
+    { 3075, "e6226b77b4ada287a8c9bbcf4ed71eec5ce632dc" },
+    { 4048, "e99394894f855821951ddddf5bfc628547435f5c" },
+    { 4052, "32d2f1af38be9cfba6cd03d55a254d0b3e1eb382" },
+    { 4058, "d906552a4f2aca3a22e1fecccbcd183d7289d0ef" },
+    { 6144, "2e7f62d35a860988e1224dc0543204af19316041" },
+    { 6150, "d6b89698ee133df46fec9d552fadc328aa5a1b51" },
+    { 6400, "dff50e90c46853988fa3a4b4ce5dda6945aae976" },
+    { 6528, "9e63ec0430b96db02d38bc78357a2f63de2ab7f8" },
+    { 8192, "971eb71ed60394d5ab5abb12e88420bdd41b5992" },
+    { 8320, "91606a31b46afeaac965cecf87297e791b211013" },
+    {16384, "547f830a5ec1f5f170ce818f156b1002cabc7569" },
+    {18432, "f16f272787f3b8d539652e4dc315af6ab4fda0ef" },
+    { 0, NULL },
+};
+
+/* CryptoKey   = 0x01234567, 0x89abcdef,
+ *               0x01234567, 0x89abcdef,
+ *               0x01234567, 0x89abcdef;
+ * MacKey      = 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08,
+ *               0x09, 0x0a, 0x0b, 0x0c, 0x0d, 0x0e, 0x0f, 0x10
+ * InputHexStr = "31323334353637383930" (ASCII = "1234567890")
+ * Note: only sizes aligned to 3DES block size (8 bytes) allowed
+ */
+static MV_CESA_SIZE_TEST     tripleDesMdMultiSizeTest502[] =
+{
+    {   64, "9586962a2aaaef28803dec2e17807a7f" },
+    {   80, "b7726a03aad490bd6c5a452a89a1b271" },
+    {  352, "f1ed9563aecc3c0d2766eb2bed3b4e4c" },
+    {  512, "0f9decb11ab40fe86f4d4d9397bc020e" },
+    { 1000, "3ba69deac12cab8ff9dff7dbd9669927" },
+    { 1336, "6cf47bf1e80e03e2c1d0945bc50d37d2" },
+    { 1344, "4be388dab21ceb3fa1b8d302e9b821f7" },
+    { 1400, "a58b79fb21dd9bfc6ec93e3b99fb0ef1" },
+    { 1408, "8bc97379fc2ac3237effcdd4f7a86528" },
+    { 2048, "1339f03ab3076f25a20bc4cba16eb5bf" },
+    { 3072, "731204d2d90c4b36ae41f5e1fb874288" },
+    { 4048, "c028d998cfda5642547b7e1ed5ea16e4" },
+    { 6144, "b1b19cd910cc51bd22992f1e59f1e068" },
+    { 6400, "44e4613496ba622deb0e7cb768135a2f" },
+    { 6528, "3b06b0a86f8db9cd67f9448dfcf10549" },
+    { 8192, "d581780b7163138a0f412be681457d82" },
+    {16384, "03b8ac05527faaf1bed03df149c65ccf" },
+    {18432, "677c8a86a41dab6c5d81b85b8fb10ff6" },
+    { 0, NULL },
+};
+
+
+/* CryptoKey   = 0x01234567, 0x89abcdef,
+ *               0x01234567, 0x89abcdef,
+ *               0x01234567, 0x89abcdef;
+ * MacKey      = 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08,
+ *               0x09, 0x0a, 0x0b, 0x0c, 0x0d, 0x0e, 0x0f, 0x10
+ *               0x11, 0x12, 0x13, 0x14
+ * InputHexStr = "31323334353637383930" (ASCII = "1234567890")
+ * Note: only sizes aligned to 3DES block size (8 bytes) allowed
+ */
+static MV_CESA_SIZE_TEST     tripleDesShaMultiSizeTest503[] =
+{
+    {   64, "44a1e9bcbfc1429630d9ea68b7a48b0427a684f2" },
+    {   80, "b2ddeaca91030eab5b95a234ef2c0f6e738ff883" },
+    {  352, "4b91864c7ff629bdff75d9726421f76705452aaf" },
+    {  512, "6dd37faceeb2aa98ba74f4242ed6734a4d546af5" },
+    { 1000, "463661c30300be512a9df40904f0757cde5f1141" },
+    { 1336, "b931f831d9034fe59c65176400b039fe9c1f44a5" },
+    { 1344, "af8866b1cd4a4887d6185bfe72470ffdfb3648e1" },
+    { 1400, "49c6caf07296d5e31d2504d088bc5b20c3ee7cdb" },
+    { 1408, "fcae8deedbc6ebf0763575dc7e9de075b448a0f4" },
+    { 2048, "edece5012146c1faa0dd10f50b183ba5d2af58ac" },
+    { 3072, "5b83625adb43a488b8d64fecf39bb766818547b7" },
+    { 4048, "d2c533678d26c970293af60f14c8279dc708bfc9" },
+    { 6144, "b8f67af4f991b08b725f969b049ebf813bfacc5c" },
+    { 6400, "d9a6c7f746ac7a60ef2edbed2841cf851c25cfb0" },
+    { 6528, "376792b8c8d18161d15579fb7829e6e3a27e9946" },
+    { 8192, "d890eabdca195b34ef8724b28360cffa92ae5655" },
+    {16384, "a167ee52639ec7bf19aee9c6e8f76667c14134b9" },
+    {18432, "e4396ab56f67296b220985a12078f4a0e365d2cc" },
+    { 0, NULL },
+};
+
+/* CryptoKey   = 0x01234567, 0x89abcdef,
+ *               0x01234567, 0x89abcdef,
+ *               0x01234567, 0x89abcdef
+ * IV          = 0x12345678, 0x90abcdef
+ * MacKey      = 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08,
+ *               0x09, 0x0a, 0x0b, 0x0c, 0x0d, 0x0e, 0x0f, 0x10
+ * InputHexStr = "31323334353637383930" (ASCII = "1234567890")
+ * Note: only sizes aligned to 3DES block size (8 bytes) allowed
+ */
+static MV_CESA_SIZE_TEST     cbc3desMdMultiSizeTest504[] =
+{
+    {   64, "8d10e00802460ede0058c139ba48bd2d" },
+    {   80, "6f463057e1a90e0e91ae505b527bcec0" },
+    {  352, "4938d48bdf86aece2c6851e7c6079788" },
+    {  512, "516705d59f3cf810ebf2a13a23a7d42e" },
+    { 1000, "a5a000ee5c830e67ddc6a2d2e5644b31" },
+    { 1336, "44af60087b74ed07950088efbe3b126a" },
+    { 1344, "1f5b39e0577920af731dabbfcf6dfc2a" },
+    { 1400, "6804ea640e29b9cd39e08bc37dbce734" },
+    { 1408, "4fb436624b02516fc9d1535466574bf9" },
+    { 2048, "c909b0985c423d8d86719f701e9e83db" },
+    { 3072, "cfe0bc34ef97213ee3d3f8b10122db21" },
+    { 4048, "03ea10b5ae4ddeb20aed6af373082ed1" },
+    { 6144, "b9a0ff4f87fc14b3c2dc6f0ed0998fdf" },
+    { 6400, "6995f85d9d4985dd99e974ec7dda9dd6" },
+    { 6528, "bbbb548ce2fa3d58467f6a6a5168a0e6" },
+    { 8192, "afe101fbe745bb449ae4f50d10801456" },
+    {16384, "9741706d0b1c923340c4660ff97cacdf" },
+    {18432, "b0217becb73cb8f61fd79c7ce9d023fb" },
+    { 0, NULL },
+};
+
+
+/* CryptoKey   = 0x01234567, 0x89abcdef,
+ *               0x01234567, 0x89abcdef,
+ *               0x01234567, 0x89abcdef;
+ * IV          = 0x12345678, 0x90abcdef
+ * MacKey      = 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08,
+ *               0x09, 0x0a, 0x0b, 0x0c, 0x0d, 0x0e, 0x0f, 0x10
+ *               0x11, 0x12, 0x13, 0x14
+ * InputHexStr = "31323334353637383930" (ASCII = "1234567890")
+ * Note: only sizes aligned to 3DES block size (8 bytes) allowed
+ */
+static MV_CESA_SIZE_TEST     cbc3desShaMultiSizeTest505[] =
+{
+    {   64, "409187e5bdb0be4a7754ca3747f7433dc4f01b98" },
+    {   80, "1b002ed050be743aa98860cf35659646bb8efcc0" },
+    {  352, "6cbf7ebe50fa4fa6eecc19eca23f9eae553ccfff" },
+    {  512, "cfb5253fb4bf72b743320c30c7e48c54965853b0" },
+    { 1000, "95e04e1ca2937e7c5a9aba9e42d2bcdb8a7af21f" },
+    { 1336, "3b5c1f5eee5837ebf67b83ae01405542d77a6627" },
+    { 1344, "2b3d42ab25615437f98a1ee310b81d07a02badc2" },
+    { 1400, "7f8687df7c1af44e4baf3c934b6cca5ab6bc993e" },
+    { 1408, "473a581c5f04f7527d50793c845471ac87e86430" },
+    { 2048, "e41d20cae7ebe34e6e828ed62b1e5734019037bb" },
+    { 3072, "275664afd7a561d804e6b0d204e53939cde653ae" },
+    { 4048, "0d220cc5b34aeeb46bbbd637dde6290b5a8285a3" },
+    { 6144, "cb393ddcc8b1c206060625b7d822ef9839e67bc5" },
+    { 6400, "dd3317e2a627fc04800f74a4b05bfda00fab0347" },
+    { 6528, "8a74c3b2441ab3f5a7e08895cc432566219a7c41" },
+    { 8192, "b8e6ef3a549ed0e005bd5b8b1a5fe6689e9711a7" },
+    {16384, "55f59404008276cdac0e2ba0d193af2d40eac5ce" },
+    {18432, "86ae6c4fc72369a54cce39938e2d0296cd9c6ec5" },
+    { 0, NULL },
+};
+
+
+/* CryptoKey   = 0x01234567, 0x89abcdef,
+ *               0x01234567, 0x89abcdef,
+ *               0x01234567, 0x89abcdef
+ * IV          = 0x12345678, 0x90abcdef
+ * MacKey      = 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08,
+ *               0x09, 0x0a, 0x0b, 0x0c, 0x0d, 0x0e, 0x0f, 0x10
+ * InputHexStr = "31323334353637383930" (ASCII = "1234567890")
+ * Note: only sizes aligned to AES block size (16 bytes) allowed
+ */
+static MV_CESA_SIZE_TEST     cbcAes128md5multiSizeTest506[] =
+{
+    {   16, "7ca4c2ba866751598720c5c4aa0d6786" },
+    {   64, "7dba7fb988e80da609b1fea7254bced8" },
+    {   80, "6b6e863ac5a71d15e3e9b1c86c9ba05f" },
+    {  352, "a1ceb9c2e3021002400d525187a9f38c" },
+    {  512, "596c055c1c55db748379223164075641" },
+    { 1008, "f920989c02f3b3603f53c99d89492377" },
+    { 1344, "2e496b73759d77ed32ea222dbd2e7b41" },
+    { 1408, "7178c046b3a8d772efdb6a71c4991ea4" },
+    { 2048, "a917f0099c69eb94079a8421714b6aad" },
+    { 3072, "693cd5033d7f5391d3c958519fa9e934" },
+    { 4048, "139dca91bcff65b3c40771749052906b" },
+    { 6144, "428d9cef6df4fb70a6e9b6bbe4819e55" },
+    { 6400, "9c0b909e76daa811e12b1fc17000a0c4" },
+    { 6528, "ad876f6297186a7be1f1b907ed860eda" },
+    { 8192, "479cbbaca37dd3191ea1f3e8134a0ef4" },
+    {16384, "60fda559c74f91df538100c9842f2f15" },
+    {18432, "4a3eb1cba1fa45f3981270953f720c42" },
+    { 0, NULL },
+};
+
+
+/* CryptoKey   = 0x01234567, 0x89abcdef,
+ *               0x01234567, 0x89abcdef,
+ *               0x01234567, 0x89abcdef;
+ * IV          = 0x12345678, 0x90abcdef
+ * MacKey      = 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08,
+ *               0x09, 0x0a, 0x0b, 0x0c, 0x0d, 0x0e, 0x0f, 0x10
+ *               0x11, 0x12, 0x13, 0x14
+ * InputHexStr = "31323334353637383930" (ASCII = "1234567890")
+ * Note: only sizes aligned to AES block size (16 bytes) allowed
+ */
+static MV_CESA_SIZE_TEST     cbcAes128sha1multiSizeTest507[] =
+{
+    {   16, "9aa8dc1c45f0946daf78057fa978759c625c1fee" },
+    {   64, "9f588fc1ede851e5f8b20256abc9979465ae2189" },
+    {   80, "13558472d1fc1c90dffec6e5136c7203452d509b" },
+    {  352, "6b93518e006cfaa1f7adb24615e7291fb0a27e06" },
+    {  512, "096874951a77fbbf333e49d80c096ee2016e09bd" },
+    { 1008, "696fc203c2e4b5ae0ec5d1db3f623c490bc6dbac" },
+    { 1344, "79bf77509935ccd3528caaac6a5eb6481f74029b" },
+    { 1408, "627f9462b95fc188e8cfa7eec15119bdc5d4fcf1" },
+    { 2048, "3d50d0c005feba92fe41502d609fced9c882b4d1" },
+    { 3072, "758807e5b983e3a91c06fb218fe0f73f77111e94" },
+    { 4048, "ca90e85242e33f005da3504416a52098d0d31fb2" },
+    { 6144, "8044c1d4fd06642dfc46990b4f18b61ef1e972cf" },
+    { 6400, "166f1f4ea57409f04feba9fb1e39af0e00bd6f43" },
+    { 6528, "0389016a39485d6e330f8b4215ddf718b404f7e9" },
+    { 8192, "6df7ee2a8b61d6f7f860ce8dbf778f0c2a5b508b" },
+    {16384, "a70a6d8dfa1f91ded621c3dbaed34162bc48783f" },
+    {18432, "8dfad627922ce15df1eed10bdbed49244efa57db" },
+    { 0, NULL },
+};
+
+
+void    cesaTestPrintStatus(void);
+
+
+/*------------------------- LOCAL FUNCTIONs ---------------------------------*/
+MV_STATUS testCmd(int sid, int iter, MV_CESA_COMMAND* pCmd,
+                  MV_CESA_TEST_SESSION* pTestSession, MV_U8* pIV, int ivSize);
+MV_STATUS testClose(int idx);
+MV_STATUS testOpen(int idx);
+void close_session(int sid);
+void cesaTestCheckReady(const MV_CESA_RESULT *r);
+void cesaCheckReady(MV_CESA_RESULT* r);
+void printTestResults(int idx, MV_STATUS status, int checkMode);
+void cesaLastResult(void);
+void cesaTestPrintReq(int req, int offset, int size);
+
+void cesaTestPrintStatus(void);
+void cesaTestPrintSession(int idx);
+void sizeTest(int testIdx, int iter, int checkMode);
+void multiTest(int iter, int reqSize, int checkMode);
+void oneTest(int testIdx, int caseIdx,int iter, int reqSize, int checkMode);
+void multiSizeTest(int idx, int iter, int checkMode, char* inputData);
+void cesaTest(int iter, int reqSize, int checkMode);
+void cesaOneTest(int testIdx, int caseIdx,int iter, int reqSize, int checkMode);
+void combiTest(int iter, int reqSize, int checkMode);
+void shaTest(int iter, int reqSize, int checkMode);
+void mdTest(int iter, int reqSize, int checkMode);
+void aesTest(int iter, int reqSize, int checkMode);
+void tripleDesTest(int iter, int reqSize, int checkMode);
+void desTest(int iter, int reqSize, int checkMode);
+void cesaTestStop(void);
+MV_STATUS testRun(int idx, int caseIdx, int iter,int reqSize, int checkMode);
+void cesaTestStart(int bufNum, int bufSize);
+
+
+static MV_U32      getRate(MV_U32* remainder)
+{
+    MV_U32     kBits, milliSec, rate;
+
+    milliSec = 0;
+    if( (cesaEndTicks - cesaBeginTicks) > 0)
+    {
+        milliSec = CESA_TEST_TICK_TO_MS(cesaEndTicks - cesaBeginTicks);
+    }
+    if(milliSec == 0)
+    {
+        if(remainder != NULL)
+            *remainder = 0;
+        return 0;
+    }
+
+    kBits = (cesaIteration*cesaRateSize*8)/1000;
+    rate = kBits/milliSec;
+    if(remainder != NULL)
+        *remainder = ((kBits % milliSec)*10)/milliSec;
+
+    return rate;
+}
+
+static char*    extractMbuf(MV_CESA_MBUF *pMbuf,
+                            int offset, int size, char* hexStr)
+{
+    mvCesaCopyFromMbuf((MV_U8*)cesaBinBuffer, pMbuf, offset, size);
+    mvBinToHex((const MV_U8*)cesaBinBuffer, hexStr, size);
+
+    return hexStr;
+}
+
+static MV_BOOL  cesaCheckMbuf(MV_CESA_MBUF *pMbuf,
+                          const char* hexString, int offset,
+                          int checkSize)
+{
+    MV_BOOL     isFailed = MV_FALSE;
+    MV_STATUS   status;
+    int         size = strlen(hexString)/2;
+    int         checkedSize = 0;
+/*
+    mvOsPrintf("cesaCheckMbuf: pMbuf=%p, offset=%d, checkSize=%d, mBufSize=%d\n",
+                pMbuf, offset, checkSize, pMbuf->mbufSize);
+*/
+    if(pMbuf->mbufSize < (checkSize + offset))
+    {
+        mvOsPrintf("checkSize (%d) is too large: offset=%d, mbufSize=%d\n",
+                    checkSize, offset, pMbuf->mbufSize);
+        return MV_TRUE;
+    }
+    status = mvCesaCopyFromMbuf((MV_U8*)cesaBinBuffer, pMbuf, offset, checkSize);
+    if(status != MV_OK)
+    {
+        mvOsPrintf("CesaTest: Can't copy %d bytes from Mbuf=%p to checkBuf=%p\n",
+                    checkSize, pMbuf, cesaBinBuffer);
+        return MV_TRUE;
+    }
+/*
+    mvDebugMemDump(cesaBinBuffer, size, 1);
+*/
+    mvHexToBin(hexString, (MV_U8*)cesaExpBinBuffer, size);
+
+    /* Compare buffers */
+    while(checkSize > checkedSize)
+    {
+        size = MV_MIN(size, (checkSize - checkedSize));
+        if(memcmp(cesaExpBinBuffer, &cesaBinBuffer[checkedSize], size) != 0)
+        {
+            mvOsPrintf("CheckMbuf failed: checkSize=%d, size=%d, checkedSize=%d\n",
+                        checkSize, size, checkedSize);
+            mvDebugMemDump(&cesaBinBuffer[checkedSize], size, 1);
+            mvDebugMemDump(cesaExpBinBuffer, size, 1);
+
+            isFailed = MV_TRUE;
+            break;
+        }
+        checkedSize += size;
+    }
+
+    return isFailed;
+}
+
+static MV_STATUS    cesaSetMbuf(MV_CESA_MBUF *pMbuf,
+                        const char* hexString,
+                        int offset, int reqSize)
+{
+    MV_STATUS   status = MV_OK;
+    int         copySize, size = strlen(hexString)/2;
+
+    mvHexToBin(hexString, (MV_U8*)cesaBinBuffer, size);
+
+    copySize = 0;
+    while(reqSize > copySize)
+    {
+        size = MV_MIN(size, (reqSize - copySize));
+
+        status = mvCesaCopyToMbuf((MV_U8*)cesaBinBuffer, pMbuf, offset+copySize, size);
+        if(status != MV_OK)
+        {
+            mvOsPrintf("cesaSetMbuf Error: Copy %d of %d bytes to MBuf\n",
+                        copySize, reqSize);
+            break;
+        }
+        copySize += size;
+    }
+    pMbuf->mbufSize = offset+copySize;
+    return status;
+}
+
+static  MV_CESA_TEST_SESSION* getTestSessionDb(int idx, int* pTestIdx)
+{
+    int                 testIdx, dbIdx = idx/100;
+
+    if(dbIdx > MAX_TEST_TYPE)
+    {
+        mvOsPrintf("Wrong index %d - No such test type\n", idx);
+        return NULL;
+    }
+    testIdx = idx % 100;
+
+    if(testIdx >= cesaTestsDB[dbIdx].numSessions)
+    {
+        mvOsPrintf("Wrong index %d - No such test\n", idx);
+        return NULL;
+    }
+    if(pTestIdx != NULL)
+        *pTestIdx = testIdx;
+
+    return  cesaTestsDB[dbIdx].pSessions;
+}
+
+/* Debug */
+void    cesaTestPrintReq(int req, int offset, int size)
+{
+    MV_CESA_MBUF*   pMbuf;
+
+    mvOsPrintf("cesaTestPrintReq: req=%d, offset=%d, size=%d\n", 
+                req, offset, size);
+    mvDebugMemDump(cesaCmdRing, 128, 4);
+
+    pMbuf = cesaCmdRing[req].pSrc;
+    mvCesaDebugMbuf("src", pMbuf, offset,size);
+    pMbuf = cesaCmdRing[req].pDst;
+    mvCesaDebugMbuf("dst", pMbuf, offset, size);
+
+    cesaTestPrintStatus();
+}
+
+void    cesaLastResult(void)
+{
+        mvOsPrintf("Last Result: ReqId = %d, SessionId = %d, rc = (%d)\n",
+                (MV_U32)cesaResult.pReqPrv, cesaResult.sessionId,
+                cesaResult.retCode);
+}
+
+void    printTestResults(int idx, MV_STATUS status, int checkMode)
+{
+    int                     testIdx;
+    MV_CESA_TEST_SESSION*   pTestSessions = getTestSessionDb(idx, &testIdx);
+
+    if(pTestSessions == NULL)
+        return;
+
+    mvOsPrintf("%-35s %4dx%-4d : ", pTestSessions[testIdx].name,
+            cesaIteration, cesaReqSize);
+    if( (status == MV_OK)      &&
+        (cesaCryptoError == 0) &&
+        (cesaError == 0)       &&
+        (cesaReqIdError == 0) )
+    {
+        mvOsPrintf("Passed, Rate=%3u.%u Mbps (%5u cpp)\n", 
+                     cesaRate, cesaRateAfterDot, cesaEndTicks - cesaBeginTicks);
+    }
+    else
+    {
+        mvOsPrintf("Failed, Status = 0x%x\n", status);
+        if(cesaCryptoError > 0)
+            mvOsPrintf("cryptoError : %d\n", cesaCryptoError);
+        if(cesaReqIdError > 0)
+            mvOsPrintf("reqIdError  : %d\n", cesaReqIdError);
+        if(cesaError > 0)
+            mvOsPrintf("cesaError  : %d\n", cesaError);
+    }
+    if(cesaTestIsrMissCount > 0)
+        mvOsPrintf("cesaIsrMissed  : %d\n", cesaTestIsrMissCount);
+}
+
+void cesaCheckReady(MV_CESA_RESULT* r)
+{
+    int             reqId;
+    MV_CESA_MBUF    *pMbuf;
+    MV_BOOL         isFailed;
+
+    cesaResult  =  *r;
+    reqId = (int)cesaResult.pReqPrv;
+    pMbuf = cesaCmdRing[reqId].pDst;
+
+/*
+    mvOsPrintf("cesaCheckReady: reqId=%d, checkOffset=%d, checkSize=%d\n",
+                    reqId, cesaCheckOffset, cesaCheckSize);
+*/
+    /* Check expected reqId */
+    if(reqId != cesaExpReqId)
+    {
+        cesaReqIdError++;
+/*
+        mvOsPrintf("CESA reqId Error: cbIter=%d (%d), reqId=%d, expReqId=%d\n",
+                    cesaCbIter, cesaIteration, reqId, cesaExpReqId);
+*/
+    }
+    else
+    {
+        if( (cesaCheckMode == CESA_FULL_CHECK_MODE) ||
+            (cesaCheckMode == CESA_FAST_CHECK_MODE) )
+        {
+            if(cesaResult.retCode != MV_OK)
+            {
+                cesaError++;
+
+                mvOsPrintf("CESA Error: cbIter=%d (%d), reqId=%d, rc=%d\n",
+                            cesaCbIter, cesaIteration, reqId, cesaResult.retCode);
+            }
+            else
+            {
+                if( (cesaCheckSize > 0) && (cesaOutputHexStr != NULL) )
+                {
+                    /* Check expected output */
+
+                    isFailed = cesaCheckMbuf(pMbuf, cesaOutputHexStr, cesaCheckOffset, cesaCheckSize);
+                    if(isFailed)
+                    {
+                        mvOsPrintf("CESA Crypto Error: cbIter=%d (%d), reqId=%d\n",
+                                    cesaCbIter, cesaIteration, reqId);
+
+                        CESA_TEST_DEBUG_PRINT(("Error: reqId=%d, reqSize=%d, checkOffset=%d, checkSize=%d\n",
+                                    reqId, cesaReqSize, cesaCheckOffset, cesaCheckSize));
+
+                        CESA_TEST_DEBUG_PRINT(("Output str: %s\n", cesaOutputHexStr));
+
+                        CESA_TEST_DEBUG_CODE( mvCesaDebugMbuf("error", pMbuf, 0, cesaCheckOffset+cesaCheckSize) );
+
+                        cesaCryptoError++;
+                    }
+                }
+            }
+        }
+    }
+    if(cesaCheckMode == CESA_SHOW_CHECK_MODE)
+    {
+        extractMbuf(pMbuf, cesaCheckOffset, cesaCheckSize, cesaHexBuffer);
+        mvOsPrintf("%4d, %s\n", cesaCheckOffset, cesaHexBuffer);
+    }
+
+    cesaCbIter++;
+    if(cesaCbIter >= cesaIteration)
+    {
+        cesaCbIter = 0;
+        cesaExpReqId = 0;
+        cesaIsReady = MV_TRUE;
+
+        cesaEndTicks = CESA_TEST_TICK_GET();
+        cesaRate = getRate(&cesaRateAfterDot);
+    }
+    else
+    {
+        cesaExpReqId = reqId + 1;
+        if(cesaExpReqId == CESA_DEF_REQ_SIZE)
+            cesaExpReqId = 0;
+    }
+}
+
+
+#ifdef MV_NETBSD
+static int cesaTestReadyIsr(void *arg)
+#else
+#ifdef __KERNEL__
+static irqreturn_t cesaTestReadyIsr( int irq , void *dev_id)
+#endif
+#ifdef MV_VXWORKS
+void   cesaTestReadyIsr(void)
+#endif
+#endif
+{
+    MV_U32          cause;
+    MV_STATUS       status;
+    MV_CESA_RESULT  result;
+
+    cesaTestIsrCount++;
+    /* Clear cause register */
+    cause = MV_REG_READ(MV_CESA_ISR_CAUSE_REG);
+    if( (cause & MV_CESA_CAUSE_ACC_DMA_ALL_MASK) == 0)
+    {
+        mvOsPrintf("cesaTestReadyIsr: cause=0x%x\n", cause);
+#ifdef MV_NETBSD
+        return 0;
+#else
+#ifdef __KERNEL__
+        return 1;
+#else
+        return;
+#endif
+#endif
+    }
+
+    MV_REG_WRITE(MV_CESA_ISR_CAUSE_REG, 0);
+
+    while(MV_TRUE)
+    {
+        /* Get Ready requests */
+        status = mvCesaReadyGet(&result);
+        if(status == MV_OK)
+            cesaCheckReady(&result);
+
+        break;
+    }
+    if( (cesaTestFull == 1) && (status != MV_BUSY) )
+    {
+        cesaTestFull = 0;
+        CESA_TEST_WAKE_UP();
+    }
+
+#ifdef __KERNEL__
+    return 1;
+#endif
+}
+
+void
+cesaTestCheckReady(const MV_CESA_RESULT *r)
+{
+	MV_CESA_RESULT result = *r;
+
+	cesaCheckReady(&result);
+
+	if (cesaTestFull == 1) {
+		cesaTestFull = 0;
+		CESA_TEST_WAKE_UP();
+	}
+}
+
+static INLINE int   open_session(MV_CESA_OPEN_SESSION* pOs)
+{
+    MV_U16      sid;
+    MV_STATUS   status;
+
+    status = mvCesaSessionOpen(pOs, (short*)&sid);
+    if(status != MV_OK)
+    {
+        mvOsPrintf("CesaTest: Can't open new session - status = 0x%x\n",
+                    status);
+        return -1;
+    }
+
+    return  (int)sid;
+}
+
+void close_session(int sid)
+{
+    MV_STATUS   status;
+
+    status = mvCesaSessionClose(sid);
+    if(status != MV_OK)
+    {
+        mvOsPrintf("CesaTest: Can't close session %d - status = 0x%x\n",
+                    sid, status);
+    }
+}
+
+MV_STATUS testOpen(int idx)
+{
+    MV_CESA_OPEN_SESSION    os;
+    int                     sid, i, testIdx;
+    MV_CESA_TEST_SESSION*   pTestSession;
+    MV_U16          digestSize = 0;
+
+    pTestSession = getTestSessionDb(idx, &testIdx);
+    if(pTestSession == NULL)
+    {
+        mvOsPrintf("Test %d is not exist\n", idx);
+        return MV_BAD_PARAM;
+    }
+    pTestSession = &pTestSession[testIdx];
+
+    if(pTestSession->sid != -1)
+    {
+        mvOsPrintf("Session for test %d already created: sid=%d\n",
+                    idx, pTestSession->sid);
+        return MV_OK;
+    }
+
+    os.cryptoAlgorithm = pTestSession->cryptoAlgorithm;
+    os.macMode = pTestSession->macAlgorithm;
+    switch(os.macMode)
+    {
+        case MV_CESA_MAC_MD5:
+        case MV_CESA_MAC_HMAC_MD5:
+            digestSize = MV_CESA_MD5_DIGEST_SIZE;
+            break;
+
+        case MV_CESA_MAC_SHA1:
+        case MV_CESA_MAC_HMAC_SHA1:
+            digestSize = MV_CESA_SHA1_DIGEST_SIZE;
+            break;
+
+        case MV_CESA_MAC_NULL:
+            digestSize = 0;
+    }
+    os.cryptoMode = pTestSession->cryptoMode;
+    os.direction = pTestSession->direction;
+    os.operation = pTestSession->operation;
+
+    for(i=0; i<pTestSession->cryptoKeySize; i++)
+        os.cryptoKey[i] = pTestSession->pCryptoKey[i];
+
+    os.cryptoKeyLength = pTestSession->cryptoKeySize;
+
+    for(i=0; i<pTestSession->macKeySize; i++)
+        os.macKey[i] = pTestSession->pMacKey[i];
+
+    os.macKeyLength = pTestSession->macKeySize;
+    os.digestSize = digestSize;
+
+    sid = open_session(&os);
+    if(sid == -1)
+    {
+        mvOsPrintf("Can't open session for test %d: rc=0x%x\n",
+                    idx, cesaResult.retCode);
+        return cesaResult.retCode;
+    }
+    CESA_TEST_DEBUG_PRINT(("Opened session: sid = %d\n", sid));
+    pTestSession->sid = sid;
+    return MV_OK;
+}
+
+MV_STATUS   testClose(int idx)
+{
+    int                     testIdx;
+    MV_CESA_TEST_SESSION*   pTestSession;
+
+    pTestSession = getTestSessionDb(idx, &testIdx);
+    if(pTestSession == NULL)
+    {
+        mvOsPrintf("Test %d is not exist\n", idx);
+        return MV_BAD_PARAM;
+    }
+    pTestSession = &pTestSession[testIdx];
+
+    if(pTestSession->sid == -1)
+    {
+        mvOsPrintf("Test session %d is not opened\n", idx);
+        return MV_NO_SUCH;
+    }
+
+    close_session(pTestSession->sid);
+    pTestSession->sid = -1;
+
+    return MV_OK;
+}
+
+MV_STATUS testCmd(int sid, int iter, MV_CESA_COMMAND* pCmd,
+             MV_CESA_TEST_SESSION* pTestSession, MV_U8* pIV, int ivSize)
+{
+    int                 cmdReqId = 0;
+    int                 i;
+    MV_STATUS           rc = MV_OK;
+    char                ivZeroHex[] = "0000";
+
+    if(iter == 0)
+        iter = CESA_DEF_ITER_NUM;
+
+    if(pCmd == NULL)
+    {
+        mvOsPrintf("testCmd failed: pCmd=NULL\n");
+        return MV_BAD_PARAM;
+    }
+    pCmd->sessionId = sid;
+
+    cesaCryptoError = 0;
+    cesaReqIdError = 0;
+    cesaError = 0;
+    cesaTestIsrMissCount = 0;
+    cesaIsReady = MV_FALSE;
+    cesaIteration = iter;
+
+    if(cesaInputHexStr == NULL)
+        cesaInputHexStr = cesaPlainHexEbc;
+
+    for(i=0; i<CESA_DEF_REQ_SIZE; i++)
+    {
+        pCmd->pSrc = (MV_CESA_MBUF*)(cesaCmdRing[i].pSrc);
+        if(pIV != NULL)
+        {
+            /* If IV from SA - set IV in Source buffer to zeros */
+            cesaSetMbuf(pCmd->pSrc, ivZeroHex, 0, pCmd->cryptoOffset);
+            cesaSetMbuf(pCmd->pSrc, cesaInputHexStr, pCmd->cryptoOffset,
+                        (cesaReqSize - pCmd->cryptoOffset));
+        }
+        else
+        {
+            cesaSetMbuf(pCmd->pSrc, cesaInputHexStr, 0, cesaReqSize);
+        }
+        pCmd->pDst = (MV_CESA_MBUF*)(cesaCmdRing[i].pDst);
+        cesaSetMbuf(pCmd->pDst, cesaNullPlainHexText, 0, cesaReqSize);
+
+        memcpy(&cesaCmdRing[i], pCmd, sizeof(*pCmd));
+    }
+
+    if(cesaCheckMode == CESA_SW_SHOW_CHECK_MODE)
+    {
+        MV_U8   pDigest[MV_CESA_MAX_DIGEST_SIZE];
+
+        if(pTestSession->macAlgorithm == MV_CESA_MAC_MD5)
+        {
+            mvMD5(pCmd->pSrc->pFrags[0].bufVirtPtr, pCmd->macLength, pDigest);
+            mvOsPrintf("SW HASH_MD5: reqSize=%d, macLength=%d\n",
+                        cesaReqSize, pCmd->macLength);
+            mvDebugMemDump(pDigest, MV_CESA_MD5_DIGEST_SIZE, 1);
+            return MV_OK;
+        }
+        if(pTestSession->macAlgorithm == MV_CESA_MAC_SHA1)
+        {
+            mvSHA1(pCmd->pSrc->pFrags[0].bufVirtPtr, pCmd->macLength, pDigest);
+            mvOsPrintf("SW HASH_SHA1: reqSize=%d, macLength=%d\n",
+                        cesaReqSize, pCmd->macLength);
+            mvDebugMemDump(pDigest, MV_CESA_SHA1_DIGEST_SIZE, 1);
+            return MV_OK;
+        }
+    }
+
+    cesaBeginTicks = CESA_TEST_TICK_GET();
+    CESA_TEST_DEBUG_CODE( memset(cesaTestTrace, 0, sizeof(cesaTestTrace));
+                     cesaTestTraceIdx = 0;
+    );
+
+    if(cesaCheckMode == CESA_SW_NULL_CHECK_MODE)
+    {
+        volatile MV_U8   pDigest[MV_CESA_MAX_DIGEST_SIZE];
+
+        for(i=0; i<iter; i++)
+        {
+            if(pTestSession->macAlgorithm == MV_CESA_MAC_MD5)
+            {
+                mvMD5(pCmd->pSrc->pFrags[0].bufVirtPtr, pCmd->macLength, (unsigned char*)pDigest);
+            }
+            if(pTestSession->macAlgorithm == MV_CESA_MAC_SHA1)
+            {
+                mvSHA1(pCmd->pSrc->pFrags[0].bufVirtPtr, pCmd->macLength, (MV_U8 *)pDigest);
+            }
+        }
+        cesaEndTicks = CESA_TEST_TICK_GET();
+        cesaRate = getRate(&cesaRateAfterDot);
+        cesaIsReady = MV_TRUE;
+
+        return MV_OK;
+    }
+
+    /*cesaTestIsrCount = 0;*/
+    /*mvCesaDebugStatsClear();*/
+
+#ifndef MV_NETBSD
+    MV_REG_WRITE(MV_CESA_ISR_CAUSE_REG, 0);
+#endif
+
+    for(i=0; i<iter; i++)
+    {
+        unsigned long flags;
+
+        pCmd = &cesaCmdRing[cmdReqId];
+        pCmd->pReqPrv = (void*)cmdReqId;
+
+        CESA_TEST_LOCK(flags);
+
+        rc = mvCesaAction(pCmd);
+        if(rc == MV_NO_RESOURCE)
+            cesaTestFull = 1;
+
+        CESA_TEST_UNLOCK(flags);
+
+        if(rc == MV_NO_RESOURCE)
+        {
+            CESA_TEST_LOCK(flags);
+            CESA_TEST_WAIT( (cesaTestFull == 0), 100);
+            CESA_TEST_UNLOCK(flags);
+            if(cesaTestFull == 1)
+            {
+                mvOsPrintf("CESA Test timeout: i=%d, iter=%d, cesaTestFull=%d\n",
+                            i, iter, cesaTestFull);
+                cesaTestFull = 0;
+                return MV_TIMEOUT;
+            }
+
+            CESA_TEST_LOCK(flags);
+
+            rc = mvCesaAction(pCmd);
+
+            CESA_TEST_UNLOCK(flags);
+        }
+        if( (rc != MV_OK) && (rc != MV_NO_MORE) )
+        {
+            mvOsPrintf("mvCesaAction failed: rc=%d\n", rc);
+            return rc;
+        }
+
+        cmdReqId++;
+        if(cmdReqId >= CESA_DEF_REQ_SIZE)
+            cmdReqId = 0;
+
+#ifdef MV_LINUX
+        /* Reschedule each 16 requests */
+        if( (i & 0xF) == 0)
+            schedule();
+#endif
+    }
+    return MV_OK;
+}
+
+void    cesaTestStart(int bufNum, int bufSize)
+{
+    int             i, j, idx;
+    MV_CESA_MBUF    *pMbufSrc, *pMbufDst;
+    MV_BUF_INFO     *pFragsSrc, *pFragsDst;
+    char            *pBuf;
+#ifndef MV_NETBSD
+    int             numOfSessions, queueDepth;
+    char            *pSram;
+    MV_STATUS       status;
+    MV_CPU_DEC_WIN  addrDecWin;
+#endif
+
+    cesaCmdRing = mvOsMalloc(sizeof(MV_CESA_COMMAND) * CESA_DEF_REQ_SIZE);
+    if(cesaCmdRing == NULL)
+    {
+        mvOsPrintf("testStart: Can't allocate %ld bytes of memory\n",
+                sizeof(MV_CESA_COMMAND) * CESA_DEF_REQ_SIZE);
+        return;
+    }
+    memset(cesaCmdRing, 0, sizeof(MV_CESA_COMMAND) * CESA_DEF_REQ_SIZE);
+
+    if(bufNum == 0)
+        bufNum = CESA_DEF_BUF_NUM;
+
+    if(bufSize == 0)
+        bufSize = CESA_DEF_BUF_SIZE;
+
+    cesaBufNum = bufNum;
+    cesaBufSize = bufSize;
+    mvOsPrintf("CESA test started: bufNum = %d, bufSize = %d\n",
+                bufNum, bufSize);
+
+    cesaHexBuffer = mvOsMalloc(2*bufNum*bufSize);
+    if(cesaHexBuffer == NULL)
+    {
+        mvOsPrintf("testStart: Can't malloc %d bytes for cesaHexBuffer.\n",
+                    2*bufNum*bufSize);
+        return;
+    }
+    memset(cesaHexBuffer, 0, (2*bufNum*bufSize));
+
+    cesaBinBuffer = mvOsMalloc(bufNum*bufSize);
+    if(cesaBinBuffer == NULL)
+    {
+        mvOsPrintf("testStart: Can't malloc %d bytes for cesaBinBuffer\n",
+                    bufNum*bufSize);
+        return;
+    }
+    memset(cesaBinBuffer, 0, (bufNum*bufSize));
+
+    cesaExpBinBuffer = mvOsMalloc(bufNum*bufSize);
+    if(cesaExpBinBuffer == NULL)
+    {
+        mvOsPrintf("testStart: Can't malloc %d bytes for cesaExpBinBuffer\n",
+                    bufNum*bufSize);
+        return;
+    }
+    memset(cesaExpBinBuffer, 0, (bufNum*bufSize));
+
+    CESA_TEST_WAIT_INIT();
+
+    pMbufSrc = mvOsMalloc(sizeof(MV_CESA_MBUF) * CESA_DEF_REQ_SIZE);
+    pFragsSrc = mvOsMalloc(sizeof(MV_BUF_INFO) * bufNum * CESA_DEF_REQ_SIZE);
+
+    pMbufDst = mvOsMalloc(sizeof(MV_CESA_MBUF) * CESA_DEF_REQ_SIZE);
+    pFragsDst = mvOsMalloc(sizeof(MV_BUF_INFO) * bufNum * CESA_DEF_REQ_SIZE);
+
+    if( (pMbufSrc == NULL) || (pFragsSrc == NULL) ||
+        (pMbufDst == NULL) || (pFragsDst == NULL) )
+    {
+        mvOsPrintf("testStart: Can't malloc Src and Dst pMbuf and pFrags structures.\n");
+        /* !!!! Dima cesaTestCleanup();*/
+        return;
+    }
+
+    memset(pMbufSrc, 0, sizeof(MV_CESA_MBUF) * CESA_DEF_REQ_SIZE);
+    memset(pFragsSrc, 0, sizeof(MV_BUF_INFO) * bufNum * CESA_DEF_REQ_SIZE);
+
+    memset(pMbufDst, 0, sizeof(MV_CESA_MBUF) * CESA_DEF_REQ_SIZE);
+    memset(pFragsDst, 0, sizeof(MV_BUF_INFO) * bufNum * CESA_DEF_REQ_SIZE);
+
+    mvOsPrintf("Cesa Test Start: pMbufSrc=%p, pFragsSrc=%p, pMbufDst=%p, pFragsDst=%p\n",
+                pMbufSrc, pFragsSrc, pMbufDst, pFragsDst);
+
+    idx = 0;
+    for(i=0; i<CESA_DEF_REQ_SIZE; i++)
+    {
+        pBuf = mvOsIoCachedMalloc(cesaTestOSHandle,bufSize * bufNum * 2,
+				  &cesaReqBufs[i].bufPhysAddr,
+				  &cesaReqBufs[i].memHandle);
+		if(pBuf == NULL)
+    	{
+        	mvOsPrintf("testStart: Can't malloc %d bytes for pBuf\n",
+                    bufSize * bufNum * 2);
+        	return;
+    	}
+
+        memset(pBuf, 0, bufSize * bufNum * 2);
+        mvOsCacheFlush(cesaTestOSHandle,pBuf, bufSize * bufNum * 2);
+        if(pBuf == NULL)
+        {
+            mvOsPrintf("cesaTestStart: Can't allocate %d bytes for req_%d buffers\n",
+                        bufSize * bufNum * 2, i);
+            return;
+        }
+
+        cesaReqBufs[i].bufVirtPtr = (MV_U8*)pBuf;
+        cesaReqBufs[i].bufSize =  bufSize * bufNum * 2;
+
+        cesaCmdRing[i].pSrc = &pMbufSrc[i];
+        cesaCmdRing[i].pSrc->pFrags = &pFragsSrc[idx];
+        cesaCmdRing[i].pSrc->numFrags = bufNum;
+        cesaCmdRing[i].pSrc->mbufSize = 0;
+
+        cesaCmdRing[i].pDst = &pMbufDst[i];
+        cesaCmdRing[i].pDst->pFrags = &pFragsDst[idx];
+        cesaCmdRing[i].pDst->numFrags = bufNum;
+        cesaCmdRing[i].pDst->mbufSize = 0;
+
+        for(j=0; j<bufNum; j++)
+        {
+            cesaCmdRing[i].pSrc->pFrags[j].bufVirtPtr = (MV_U8*)pBuf;
+            cesaCmdRing[i].pSrc->pFrags[j].bufSize = bufSize;
+            pBuf += bufSize;
+            cesaCmdRing[i].pDst->pFrags[j].bufVirtPtr = (MV_U8*)pBuf;
+            cesaCmdRing[i].pDst->pFrags[j].bufSize = bufSize;
+            pBuf += bufSize;
+        }
+        idx += bufNum;
+    }
+
+#ifndef MV_NETBSD
+    if (mvCpuIfTargetWinGet(CRYPT_ENG, &addrDecWin) == MV_OK)
+        pSram = (char*)addrDecWin.addrWin.baseLow;
+    else
+    {
+        mvOsPrintf("mvCesaInit: ERR. mvCpuIfTargetWinGet failed\n");
+        return;
+    }
+
+#ifdef MV_CESA_NO_SRAM
+    pSram = mvOsMalloc(4*1024+8);
+    if(pSram == NULL)
+    {
+        mvOsPrintf("CesaTest: can't allocate %d bytes for SRAM simulation\n",
+                4*1024+8);
+        /* !!!! Dima cesaTestCleanup();*/
+        return;
+    }
+    pSram = (MV_U8*)MV_ALIGN_UP((MV_U32)pSram, 8);
+#endif /* MV_CESA_NO_SRAM */
+
+    numOfSessions = CESA_DEF_SESSION_NUM;
+    queueDepth = CESA_DEF_REQ_SIZE - MV_CESA_MAX_CHAN;
+
+    status = mvCesaInit(numOfSessions, queueDepth, pSram, NULL);
+    if(status != MV_OK)
+    {
+        mvOsPrintf("mvCesaInit is Failed: status = 0x%x\n", status);
+        /* !!!! Dima cesaTestCleanup();*/
+        return;
+    }
+#endif /* !MV_NETBSD */
+
+    /* Prepare data for tests */
+    for(i=0; i<50; i++)
+        strcat((char*)cesaDataHexStr3, "dd");
+
+    strcpy((char*)cesaDataAndMd5digest3,  cesaDataHexStr3);
+    strcpy((char*)cesaDataAndSha1digest3, cesaDataHexStr3);
+
+    /* Digest must be 8 byte aligned */
+    for(; i<56; i++)
+    {
+        strcat((char*)cesaDataAndMd5digest3, "00");
+        strcat((char*)cesaDataAndSha1digest3, "00");
+    }
+    strcat((char*)cesaDataAndMd5digest3,  cesaHmacMd5digestHex3);
+    strcat((char*)cesaDataAndSha1digest3, cesaHmacSha1digestHex3);
+
+#ifndef MV_NETBSD
+    MV_REG_WRITE( MV_CESA_ISR_CAUSE_REG, 0);
+    MV_REG_WRITE( MV_CESA_ISR_MASK_REG, MV_CESA_CAUSE_ACC_DMA_MASK);
+#endif
+
+#ifdef MV_VXWORKS
+    {
+        MV_STATUS       status;
+
+        status = intConnect((VOIDFUNCPTR *)INT_LVL_CESA, cesaTestReadyIsr, (int)NULL);
+        if (status != OK)
+        {
+            mvOsPrintf("CESA: Can't connect CESA (%d) interrupt, status=0x%x \n",
+                        INT_LVL_CESA, status);
+            /* !!!! Dima cesaTestCleanup();*/
+            return;
+        }
+        cesaSemId = semMCreate(SEM_Q_PRIORITY | SEM_INVERSION_SAFE | SEM_DELETE_SAFE);
+        if(cesaSemId == NULL)
+        {
+            mvOsPrintf("cesaTestStart: Can't create semaphore\n");
+            return;
+        }
+        intEnable(INT_LVL_CESA);
+    }
+#endif /* MV_VXWORKS */
+
+#if !defined(MV_NETBSD) && defined(__KERNEL__)
+        if( request_irq(CESA_IRQ, cesaTestReadyIsr, (SA_INTERRUPT) , "cesa_test", NULL ) ) 
+        {
+            mvOsPrintf( "cannot assign irq\n" );
+            /* !!!! Dima cesaTestCleanup();*/
+            return;
+        }
+        spin_lock_init( &cesaLock );
+#endif
+}
+
+MV_STATUS   testRun(int idx, int caseIdx, int iter,
+                    int reqSize, int checkMode)
+{
+    int                     testIdx, count, sid, digestSize;
+    int                     blockSize;
+    MV_CESA_TEST_SESSION*   pTestSession;
+    MV_CESA_COMMAND         cmd;
+    MV_STATUS               status;
+
+    memset(&cmd, 0, sizeof(cmd));
+
+    pTestSession = getTestSessionDb(idx, &testIdx);
+    if(pTestSession == NULL)
+    {
+        mvOsPrintf("Test %d is not exist\n", idx);
+        return MV_BAD_PARAM;
+    }
+    pTestSession = &pTestSession[testIdx];
+
+    sid = pTestSession->sid;
+    if(sid == -1)
+    {
+        mvOsPrintf("Test %d is not opened\n", idx);
+        return MV_BAD_STATE;
+    }
+    switch(pTestSession->cryptoAlgorithm)
+    {
+        case MV_CESA_CRYPTO_DES:
+        case MV_CESA_CRYPTO_3DES:
+            blockSize = MV_CESA_DES_BLOCK_SIZE;
+            break;
+
+        case MV_CESA_CRYPTO_AES:
+            blockSize = MV_CESA_AES_BLOCK_SIZE;
+            break;
+
+        case MV_CESA_CRYPTO_NULL:
+            blockSize = 0;
+            break;
+
+        default:
+            mvOsPrintf("cesaTestRun: Bad CryptoAlgorithm=%d\n",
+                pTestSession->cryptoAlgorithm);
+        return MV_BAD_PARAM;
+    }
+    switch(pTestSession->macAlgorithm)
+    {
+        case MV_CESA_MAC_MD5:
+        case MV_CESA_MAC_HMAC_MD5:
+            digestSize = MV_CESA_MD5_DIGEST_SIZE;
+            break;
+
+        case MV_CESA_MAC_SHA1:
+        case MV_CESA_MAC_HMAC_SHA1:
+            digestSize = MV_CESA_SHA1_DIGEST_SIZE;
+            break;
+        default:
+            digestSize = 0;
+    }
+
+    if(iter == 0)
+        iter = CESA_DEF_ITER_NUM;
+
+    if(pTestSession->direction == MV_CESA_DIR_ENCODE)
+    {
+        cesaOutputHexStr = cesaTestCases[caseIdx].cipherHexStr;
+        cesaInputHexStr = cesaTestCases[caseIdx].plainHexStr;
+    }
+    else
+    {
+        cesaOutputHexStr = cesaTestCases[caseIdx].plainHexStr;
+        cesaInputHexStr = cesaTestCases[caseIdx].cipherHexStr;
+    }
+
+    cmd.sessionId = sid;
+    if(checkMode == CESA_FAST_CHECK_MODE)
+    {
+        cmd.cryptoLength = cesaTestCases[caseIdx].cryptoLength;
+        cmd.macLength = cesaTestCases[caseIdx].macLength;
+    }
+    else
+    {
+        cmd.cryptoLength = reqSize;
+        cmd.macLength = reqSize;
+    }
+    cesaRateSize = cmd.cryptoLength;
+    cesaReqSize = cmd.cryptoLength;
+    cmd.cryptoOffset = 0;
+    if(pTestSession->operation != MV_CESA_MAC_ONLY)
+    {
+        if( (pTestSession->cryptoMode == MV_CESA_CRYPTO_CBC) ||
+            (pTestSession->cryptoMode == MV_CESA_CRYPTO_CTR) )
+        {
+            cmd.ivOffset = 0;
+            cmd.cryptoOffset = blockSize;
+            if(cesaTestCases[caseIdx].pCryptoIV == NULL)
+            {
+                cmd.ivFromUser = 1;
+            }
+            else
+            {
+                cmd.ivFromUser = 0;
+                mvCesaCryptoIvSet(cesaTestCases[caseIdx].pCryptoIV, blockSize);
+            }
+            cesaReqSize = cmd.cryptoOffset + cmd.cryptoLength;
+        }
+    }
+
+/*
+    mvOsPrintf("ivFromUser=%d, cryptoLength=%d, cesaReqSize=%d, cryptoOffset=%d\n",
+                cmd.ivFromUser, cmd.cryptoLength, cesaReqSize, cmd.cryptoOffset);
+*/
+    if(pTestSession->operation != MV_CESA_CRYPTO_ONLY)
+    {
+        cmd.macOffset = cmd.cryptoOffset;
+
+        if(cesaTestCases[caseIdx].digestOffset == -1)
+        {
+            cmd.digestOffset = cmd.macOffset + cmd.macLength;
+            cmd.digestOffset = MV_ALIGN_UP(cmd.digestOffset, 8);
+        }
+        else
+        {
+            cmd.digestOffset = cesaTestCases[caseIdx].digestOffset;
+        }
+        if( (cmd.digestOffset + digestSize) > cesaReqSize)
+            cesaReqSize = cmd.digestOffset + digestSize;
+    }
+
+    cesaCheckMode = checkMode;
+
+    if(checkMode == CESA_NULL_CHECK_MODE)
+    {
+        cesaCheckSize = 0;
+        cesaCheckOffset = 0;
+    }
+    else
+    {
+        if(pTestSession->operation == MV_CESA_CRYPTO_ONLY)
+        {
+            cesaCheckOffset = 0;
+            cesaCheckSize = cmd.cryptoLength;
+        }
+        else
+        {
+            cesaCheckSize = digestSize;
+            cesaCheckOffset = cmd.digestOffset;
+        }
+    }
+/*
+    mvOsPrintf("reqSize=%d, checkSize=%d, checkOffset=%d, checkMode=%d\n",
+                cesaReqSize, cesaCheckSize, cesaCheckOffset, cesaCheckMode);
+
+    mvOsPrintf("blockSize=%d, ivOffset=%d, ivFromUser=%d, crOffset=%d, crLength=%d\n",
+                blockSize, cmd.ivOffset, cmd.ivFromUser,
+                cmd.cryptoOffset, cmd.cryptoLength);
+
+    mvOsPrintf("macOffset=%d, digestOffset=%d, macLength=%d\n",
+                cmd.macOffset, cmd.digestOffset, cmd.macLength);
+*/
+    status = testCmd(sid, iter, &cmd, pTestSession,
+                     cesaTestCases[caseIdx].pCryptoIV, blockSize);
+
+    if(status != MV_OK)
+        return status;
+
+    /* Wait when all callbacks is received */
+    count = 0;
+    while(cesaIsReady == MV_FALSE)
+    {
+        mvOsSleep(10);
+        count++;
+        if(count > 100)
+        {
+            mvOsPrintf("testRun: Timeout occured\n");
+            return MV_TIMEOUT;
+        }
+    }
+
+    return MV_OK;
+}
+
+
+void cesaTestStop(void)
+{
+    MV_CESA_MBUF    *pMbufSrc, *pMbufDst;
+    MV_BUF_INFO     *pFragsSrc, *pFragsDst;
+    int             i;
+
+    /* Release all allocated memories */
+    pMbufSrc = (MV_CESA_MBUF*)(cesaCmdRing[0].pSrc);
+    pFragsSrc = cesaCmdRing[0].pSrc->pFrags;
+
+    pMbufDst = (MV_CESA_MBUF*)(cesaCmdRing[0].pDst);
+    pFragsDst = cesaCmdRing[0].pDst->pFrags;
+
+    mvOsFree(pMbufSrc);
+    mvOsFree(pMbufDst);
+    mvOsFree(pFragsSrc);
+    mvOsFree(pFragsDst);
+
+    for(i=0; i<CESA_DEF_REQ_SIZE; i++)
+    {
+        mvOsIoCachedFree(cesaTestOSHandle,cesaReqBufs[i].bufSize,
+			 cesaReqBufs[i].bufPhysAddr,cesaReqBufs[i].bufVirtPtr,
+			 cesaReqBufs[i].memHandle);
+    }
+    cesaDataHexStr3[0] = '\0';
+}
+
+void    desTest(int iter, int reqSize, int checkMode)
+{
+    int         mode, i;
+    MV_STATUS   status;
+
+    mode = checkMode;
+    if(checkMode == CESA_FULL_CHECK_MODE)
+        mode = CESA_FAST_CHECK_MODE;
+    i = iter;
+    if(mode != CESA_NULL_CHECK_MODE)
+        i = 1;
+
+    testOpen(0);
+    testOpen(1);
+    testOpen(2);
+    testOpen(3);
+
+/* DES / ECB mode / Encrypt only */
+    status = testRun(0, 1, iter, reqSize, checkMode);
+    printTestResults(0, status, checkMode);
+
+/* DES / ECB mode / Decrypt only */
+    status = testRun(1, 1, iter, reqSize, checkMode);
+    printTestResults(1, status, checkMode);
+
+/* DES / CBC mode / Encrypt only */
+    status = testRun(2, 2, i, reqSize, mode);
+    printTestResults(2, status, mode);
+
+/* DES / CBC mode / Decrypt only */
+    status = testRun(3, 2, iter, reqSize, mode);
+    printTestResults(3, status, mode);
+
+    testClose(0);
+    testClose(1);
+    testClose(2);
+    testClose(3);
+}
+
+void    tripleDesTest(int iter, int reqSize, int checkMode)
+{
+    int         mode, i;
+    MV_STATUS   status;
+
+    mode = checkMode;
+    if(checkMode == CESA_FULL_CHECK_MODE)
+        mode = CESA_FAST_CHECK_MODE;
+    i = iter;
+    if(mode != CESA_NULL_CHECK_MODE)
+        i = 1;
+
+    testOpen(100);
+    testOpen(101);
+    testOpen(102);
+    testOpen(103);
+
+/* 3DES / ECB mode / Encrypt only */
+    status = testRun(100, 1, iter, reqSize, checkMode);
+    printTestResults(100, status, checkMode);
+
+/* 3DES / ECB mode / Decrypt only */
+    status = testRun(101, 1, iter, reqSize, checkMode);
+    printTestResults(101, status, checkMode);
+
+/* 3DES / CBC mode / Encrypt only */
+    status = testRun(102, 2, i, reqSize, mode);
+    printTestResults(102, status, mode);
+
+/* 3DES / CBC mode / Decrypt only */
+    status = testRun(103, 2, iter, reqSize, mode);
+    printTestResults(103, status, mode);
+
+    testClose(100);
+    testClose(101);
+    testClose(102);
+    testClose(103);
+}
+
+void    aesTest(int iter, int reqSize, int checkMode)
+{
+    MV_STATUS   status;
+    int         mode, i;
+
+    mode = checkMode;
+    if(checkMode == CESA_FULL_CHECK_MODE)
+        mode = CESA_FAST_CHECK_MODE;
+
+    i = iter;
+    if(mode != CESA_NULL_CHECK_MODE)
+        i = 1;
+
+    testOpen(200);
+    testOpen(201);
+    testOpen(202);
+    testOpen(203);
+    testOpen(204);
+    testOpen(205);
+    testOpen(206);
+    testOpen(207);
+    testOpen(208);
+
+/* AES-128 Encode ECB mode */
+    status = testRun(200, 3, iter, reqSize, checkMode);
+    printTestResults(200, status, checkMode);
+
+/* AES-128 Decode ECB mode */
+    status = testRun(201, 3, iter, reqSize, checkMode);
+    printTestResults(201, status, checkMode);
+
+/* AES-128 Encode CBC mode (IV from SA) */
+    status = testRun(202, 10, i, reqSize, mode);
+    printTestResults(202, status, mode);
+
+/* AES-128 Encode CBC mode (IV from User) */
+    status = testRun(202, 24, i, reqSize, mode);
+    printTestResults(202, status, mode);
+
+/* AES-128 Decode CBC mode */
+    status = testRun(203, 24, iter, reqSize, mode);
+    printTestResults(203, status, checkMode);
+
+/* AES-192 Encode ECB mode */
+    status = testRun(204, 4, iter, reqSize, checkMode);
+    printTestResults(204, status, checkMode);
+
+/* AES-192 Decode ECB mode */
+    status = testRun(205, 4, iter, reqSize, checkMode);
+    printTestResults(205, status, checkMode);
+
+/* AES-256 Encode ECB mode */
+    status = testRun(206, 5, iter, reqSize, checkMode);
+    printTestResults(206, status, checkMode);
+
+/* AES-256 Decode ECB mode */
+    status = testRun(207, 5, iter, reqSize, checkMode);
+    printTestResults(207, status, checkMode);
+
+#if defined(MV_LINUX)
+/* AES-128 Encode CTR mode */
+    status = testRun(208, 23, iter, reqSize, mode);
+    printTestResults(208, status, checkMode);
+#endif
+    testClose(200);
+    testClose(201);
+    testClose(202);
+    testClose(203);
+    testClose(204);
+    testClose(205);
+    testClose(206);
+    testClose(207);
+    testClose(208);
+}
+
+
+void    mdTest(int iter, int reqSize, int checkMode)
+{
+    int         mode;
+    MV_STATUS   status;
+
+    if(iter == 0)
+        iter = CESA_DEF_ITER_NUM;
+
+    mode = checkMode;
+    if(checkMode == CESA_FULL_CHECK_MODE)
+        mode = CESA_FAST_CHECK_MODE;
+
+    testOpen(300);
+    testOpen(301);
+    testOpen(302);
+    testOpen(303);
+    testOpen(305);
+
+/* HMAC-MD5 Generate signature test */
+    status = testRun(300, 6, iter, reqSize, mode);
+    printTestResults(300, status, checkMode);
+
+/* HMAC-MD5 Verify Signature test */
+    status = testRun(301, 7, iter, reqSize, mode);
+    printTestResults(301, status, checkMode);
+
+/* HMAC-MD5 Generate signature test */
+    status = testRun(302, 8, iter, reqSize, mode);
+    printTestResults(302, status, checkMode);
+
+/* HMAC-MD5 Verify Signature test */
+    status = testRun(303, 9, iter, reqSize, mode);
+    printTestResults(303, status, checkMode);
+
+/* HASH-MD5 Generate signature test */
+    status = testRun(305, 15, iter, reqSize, mode);
+    printTestResults(305, status, checkMode);
+
+    testClose(300);
+    testClose(301);
+    testClose(302);
+    testClose(303);
+    testClose(305);
+}
+
+void    shaTest(int iter, int reqSize, int checkMode)
+{
+    int         mode;
+    MV_STATUS   status;
+
+    if(iter == 0)
+        iter = CESA_DEF_ITER_NUM;
+
+    mode = checkMode;
+    if(checkMode == CESA_FULL_CHECK_MODE)
+        mode = CESA_FAST_CHECK_MODE;
+
+    testOpen(400);
+    testOpen(401);
+    testOpen(402);
+    testOpen(403);
+    testOpen(405);
+
+/* HMAC-SHA1 Generate signature test */
+    status = testRun(400, 11, iter, reqSize, mode);
+    printTestResults(400, status, checkMode);
+
+/* HMAC-SHA1 Verify Signature test */
+    status = testRun(401, 12, iter, reqSize, mode);
+    printTestResults(401, status, checkMode);
+
+/* HMAC-SHA1 Generate signature test */
+    status = testRun(402, 13, iter, reqSize, mode);
+    printTestResults(402, status, checkMode);
+
+/* HMAC-SHA1 Verify Signature test */
+    status = testRun(403, 14, iter, reqSize, mode);
+    printTestResults(403, status, checkMode);
+
+/* HMAC-SHA1 Generate signature test */
+    status = testRun(405, 16, iter, reqSize, mode);
+    printTestResults(405, status, checkMode);
+
+    testClose(400);
+    testClose(401);
+    testClose(402);
+    testClose(403);
+    testClose(405);
+}
+
+void    combiTest(int iter, int reqSize, int checkMode)
+{
+    MV_STATUS   status;
+    int         mode, i;
+
+    mode = checkMode;
+    if(checkMode == CESA_FULL_CHECK_MODE)
+        mode = CESA_FAST_CHECK_MODE;
+
+    if(iter == 0)
+        iter = CESA_DEF_ITER_NUM;
+
+    i = iter;
+    if(mode != CESA_NULL_CHECK_MODE)
+        i = 1;
+
+    testOpen(500);
+    testOpen(501);
+    testOpen(502);
+    testOpen(503);
+    testOpen(504);
+    testOpen(505);
+    testOpen(506);
+    testOpen(507);
+
+/* DES ECB + MD5 encode test */
+    status = testRun(500, 17, iter, reqSize, mode);
+    printTestResults(500, status, mode);
+
+/* DES ECB + SHA1 encode test */
+    status = testRun(501, 18, iter, reqSize, mode);
+    printTestResults(501, status, mode);
+
+/* 3DES ECB + MD5 encode test */
+    status = testRun(502, 17, iter, reqSize, mode);
+    printTestResults(502, status, mode);
+
+/* 3DES ECB + SHA1 encode test */
+    status = testRun(503, 18, iter, reqSize, mode);
+    printTestResults(503, status, mode);
+
+/* 3DES CBC + MD5 encode test */
+    status = testRun(504, 19, i, reqSize, mode);
+    printTestResults(504, status, mode);
+
+/* 3DES CBC + SHA1 encode test */
+    status = testRun(505, 20, i, reqSize, mode);
+    printTestResults(505, status, mode);
+
+/* AES-128 CBC + MD5 encode test */
+    status = testRun(506, 21, i, reqSize, mode);
+    printTestResults(506, status, mode);
+
+/* AES-128 CBC + SHA1 encode test */
+    status = testRun(507, 22, i, reqSize, mode);
+    printTestResults(507, status, mode);
+
+    testClose(500);
+    testClose(501);
+    testClose(502);
+    testClose(503);
+    testClose(504);
+    testClose(505);
+    testClose(506);
+    testClose(507);
+}
+
+void    cesaOneTest(int testIdx, int caseIdx,
+                    int iter, int reqSize, int checkMode)
+{
+    MV_STATUS   status;
+
+    if(iter == 0)
+        iter = CESA_DEF_ITER_NUM;
+
+    mvOsPrintf("test=%d, case=%d, size=%d, iter=%d\n",
+                testIdx, caseIdx, reqSize, iter);
+
+    status = testOpen(testIdx);
+
+    status = testRun(testIdx, caseIdx, iter, reqSize, checkMode);
+    printTestResults(testIdx, status, checkMode);
+    status = testClose(testIdx);
+
+}
+
+void    cesaTest(int iter, int reqSize, int checkMode)
+{
+    if(iter == 0)
+        iter = CESA_DEF_ITER_NUM;
+
+    mvOsPrintf("%d iteration\n", iter);
+    mvOsPrintf("%d size\n\n", reqSize);
+
+/* DES tests */
+    desTest(iter, reqSize, checkMode);
+
+/* 3DES tests */
+    tripleDesTest(iter, reqSize, checkMode);
+
+/* AES tests */
+    aesTest(iter, reqSize, checkMode);
+
+/* MD5 tests */
+    mdTest(iter, reqSize, checkMode);
+
+/* SHA-1 tests */
+    shaTest(iter, reqSize, checkMode);
+}
+
+void    multiSizeTest(int idx, int iter, int checkMode, char* inputData)
+{
+    MV_STATUS               status;
+    int                     i;
+    MV_CESA_SIZE_TEST*      pMultiTest;
+
+    if( testOpen(idx) != MV_OK)
+        return;
+
+    if(iter == 0)
+        iter = CESA_DEF_ITER_NUM;
+
+    if(checkMode == CESA_SHOW_CHECK_MODE)
+    {
+        iter = 1;
+    }
+    else
+        checkMode = CESA_FULL_CHECK_MODE;
+
+    cesaTestCases[0].plainHexStr = inputData;
+    cesaTestCases[0].pCryptoIV = NULL;
+
+    switch(idx)
+    {
+        case 302:
+            pMultiTest = mdMultiSizeTest302;
+            if(inputData == NULL)
+                cesaTestCases[0].plainHexStr = cesaDataHexStr3;
+            break;
+
+        case 304:
+            pMultiTest = mdMultiSizeTest304;
+            if(inputData == NULL)
+                cesaTestCases[0].plainHexStr = hashHexStr80;
+            break;
+
+        case 305:
+            pMultiTest = mdMultiSizeTest305;
+            if(inputData == NULL)
+                cesaTestCases[0].plainHexStr = hashHexStr80;
+            break;
+
+        case 402:
+            pMultiTest = shaMultiSizeTest402;
+            if(inputData == NULL)
+                cesaTestCases[0].plainHexStr = hashHexStr80;
+            break;
+
+        case 404:
+            pMultiTest = shaMultiSizeTest404;
+            if(inputData == NULL)
+                cesaTestCases[0].plainHexStr = hashHexStr80;
+            break;
+
+        case 405:
+            pMultiTest = shaMultiSizeTest405;
+            if(inputData == NULL)
+                cesaTestCases[0].plainHexStr = hashHexStr80;
+            break;
+
+        case 502:
+            pMultiTest = tripleDesMdMultiSizeTest502;
+            if(inputData == NULL)
+                cesaTestCases[0].plainHexStr = hashHexStr80;
+            break;
+
+        case 503:
+            pMultiTest = tripleDesShaMultiSizeTest503;
+            if(inputData == NULL)
+                cesaTestCases[0].plainHexStr = hashHexStr80;
+            break;
+
+        case 504:
+            iter = 1;
+            pMultiTest = cbc3desMdMultiSizeTest504;
+            cesaTestCases[0].pCryptoIV = iv1;
+            if(inputData == NULL)
+                cesaTestCases[0].plainHexStr = hashHexStr80;
+            break;
+
+        case 505:
+            iter = 1;
+            pMultiTest = cbc3desShaMultiSizeTest505;
+            cesaTestCases[0].pCryptoIV = iv1;
+            if(inputData == NULL)
+                cesaTestCases[0].plainHexStr = hashHexStr80;
+            break;
+
+        case 506:
+            iter = 1;
+            pMultiTest = cbcAes128md5multiSizeTest506;
+            cesaTestCases[0].pCryptoIV = iv5;
+            if(inputData == NULL)
+                cesaTestCases[0].plainHexStr = hashHexStr80;
+            break;
+
+        case 507:
+            iter = 1;
+            pMultiTest = cbcAes128sha1multiSizeTest507;
+            cesaTestCases[0].pCryptoIV = iv5;
+            if(inputData == NULL)
+                cesaTestCases[0].plainHexStr = hashHexStr80;
+            break;
+
+        default:
+            iter = 1;
+            checkMode = CESA_SHOW_CHECK_MODE;
+            pMultiTest = mdMultiSizeTest302;
+            if(inputData == NULL)
+                cesaTestCases[0].plainHexStr = hashHexStr80;
+    }
+    i = 0;
+    while(pMultiTest[i].outputHexStr != NULL)
+    {
+        cesaTestCases[0].cipherHexStr = (char *)pMultiTest[i].outputHexStr;
+        status = testRun(idx, 0, iter, pMultiTest[i].size,
+                         checkMode);
+        if(checkMode != CESA_SHOW_CHECK_MODE)
+        {
+            cesaReqSize = pMultiTest[i].size;
+            printTestResults(idx, status, checkMode);
+        }
+        if(status != MV_OK)
+            break;
+        i++;
+    }
+    testClose(idx);
+/*
+    mvCesaDebugStatus();
+    cesaTestPrintStatus();
+*/
+}
+
+void    open_session_test(int idx, int caseIdx, int iter)
+{
+    int         reqIdError, cryptoError, openErrors, i;
+    int         openErrDisp[100];
+    MV_STATUS   status;
+
+    memset(openErrDisp, 0, sizeof(openErrDisp));
+    openErrors = 0;
+    reqIdError = 0;
+    cryptoError = 0;
+    for(i=0; i<iter; i++)
+    {
+        status = testOpen(idx);
+        if(status != MV_OK)
+        {
+            openErrors++;
+            openErrDisp[status]++;
+        }
+        else
+        {
+            testRun(idx, caseIdx, 1, 0, CESA_FAST_CHECK_MODE);
+            if(cesaCryptoError > 0)
+                cryptoError++;
+            if(cesaReqIdError > 0)
+                reqIdError++;
+
+            testClose(idx);
+        }
+    }
+    if(cryptoError > 0)
+        mvOsPrintf("cryptoError : %d\n", cryptoError);
+    if(reqIdError > 0)
+        mvOsPrintf("reqIdError  : %d\n", reqIdError);
+
+    if(openErrors > 0)
+    {
+        mvOsPrintf("Open Errors = %d\n", openErrors);
+        for(i=0; i<100; i++)
+        {
+            if(openErrDisp[i] != 0)
+                mvOsPrintf("Error %d - occurs %d times\n", i, openErrDisp[i]);
+        }
+    }
+}
+
+
+void    loopback_test(int idx, int iter, int size, char* pPlainData)
+{
+}
+
+
+#if defined(MV_VXWORKS)
+int testMode = 0;
+unsigned __TASKCONV cesaTask(void* args)
+{
+    int reqSize = cesaReqSize;
+
+    if(testMode == 0)
+    {
+        cesaOneTest(cesaTestIdx, cesaCaseIdx, cesaIteration,
+                    reqSize, cesaCheckMode);
+    }
+    else
+    {
+        if(testMode == 1)
+        {
+            cesaTest(cesaIteration, reqSize, cesaCheckMode);
+            combiTest(cesaIteration, reqSize, cesaCheckMode);
+        }
+        else
+        {
+            multiSizeTest(cesaIdx, cesaIteration, cesaCheckMode, NULL);
+        }
+    }
+    return 0;
+}
+
+void oneTest(int testIdx, int caseIdx,
+              int iter, int reqSize, int checkMode)
+{
+    long    rc;
+
+    cesaIteration = iter;
+    cesaReqSize = cesaRateSize = reqSize;
+    cesaCheckMode = checkMode;
+    testMode = 0;
+    cesaTestIdx = testIdx;
+    cesaCaseIdx = caseIdx;
+    rc = mvOsTaskCreate("CESA_T", 100, 4*1024, cesaTask, NULL, &cesaTaskId);
+    if (rc != MV_OK)
+    {
+        mvOsPrintf("hMW: Can't create CESA multiCmd test task, rc = %ld\n", rc);
+    }
+}
+
+void multiTest(int iter, int reqSize, int checkMode)
+{
+    long    rc;
+
+    cesaIteration = iter;
+    cesaCheckMode = checkMode;
+    cesaReqSize = reqSize;
+    testMode = 1;
+    rc = mvOsTaskCreate("CESA_T", 100, 4*1024, cesaTask, NULL, &cesaTaskId);
+    if (rc != MV_OK)
+    {
+        mvOsPrintf("hMW: Can't create CESA multiCmd test task, rc = %ld\n", rc);
+    }
+}
+
+void sizeTest(int testIdx, int iter, int checkMode)
+{
+    long    rc;
+
+    cesaIteration = iter;
+        cesaCheckMode = checkMode;
+        testMode = 2;
+        cesaIdx = testIdx;
+    rc = mvOsTaskCreate("CESA_T", 100, 4*1024, cesaTask, NULL, &cesaTaskId);
+    if (rc != MV_OK)
+    {
+        mvOsPrintf("hMW: Can't create CESA test task, rc = %ld\n", rc);
+    }
+}
+
+#endif /* MV_VXWORKS */
+
+extern void    mvCesaDebugSA(short sid, int mode);
+void    cesaTestPrintSession(int idx)
+{
+    int                     testIdx;
+    MV_CESA_TEST_SESSION*   pTestSession;
+
+    pTestSession = getTestSessionDb(idx, &testIdx);
+    if(pTestSession == NULL)
+    {
+        mvOsPrintf("Test %d is not exist\n", idx);
+        return;
+    }
+    pTestSession = &pTestSession[testIdx];
+
+    if(pTestSession->sid == -1)
+    {
+        mvOsPrintf("Test session %d is not opened\n", idx);
+        return;
+    }
+
+    mvCesaDebugSA(pTestSession->sid, 1);
+}
+
+void    cesaTestPrintStatus(void)
+{
+    mvOsPrintf("\n\t Cesa Test Status\n\n");
+
+    mvOsPrintf("isrCount=%d\n",
+                cesaTestIsrCount);
+
+#ifdef CESA_TEST_DEBUG
+    {
+        int i, j;
+        j = cesaTestTraceIdx;
+        mvOsPrintf("No  Type  Cause   rCause   iCause   Res     Time     pReady    pProc    pEmpty\n");
+        for(i=0; i<MV_CESA_TEST_TRACE_SIZE; i++)
+        {
+            mvOsPrintf("%02d.  %d   0x%04x  0x%04x   0x%04x   0x%02x   0x%02x   %02d   0x%06x  %p  %p  %p\n",
+                j, cesaTestTrace[j].type, cesaTestTrace[j].cause, cesaTestTrace[j].realCause,
+                cesaTestTrace[j].dmaCause, cesaTestTrace[j].resources, cesaTestTrace[j].timeStamp,
+                cesaTestTrace[j].pReqReady, cesaTestTrace[j].pReqProcess, cesaTestTrace[j].pReqEmpty);
+            j++;
+            if(j == MV_CESA_TEST_TRACE_SIZE)
+                j = 0;
+        }
+    }
+#endif /* CESA_TEST_DEBUG */
+}
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/cesa/mvCompVer.txt b/target/linux/generic/files/crypto/ocf/kirkwood/cesa/mvCompVer.txt
new file mode 100644
index 0000000..38a9264
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/cesa/mvCompVer.txt
@@ -0,0 +1,4 @@
+Global HAL Version: FEROCEON_HAL_3_1_7

+Unit HAL Version: 3.1.4

+Description: This component includes an implementation of the unit HAL drivers

+

diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/cesa/mvLru.c b/target/linux/generic/files/crypto/ocf/kirkwood/cesa/mvLru.c
new file mode 100644
index 0000000..9ab29a8
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/cesa/mvLru.c
@@ -0,0 +1,158 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+#include "mvOs.h"
+#include "mvLru.h"
+/* LRU Cache support */
+
+
+/* Init LRU cache database */
+MV_LRU_CACHE*   mvLruCacheInit(int numOfEntries)
+{
+    int             i;
+    MV_LRU_CACHE*   pLruCache;
+
+    pLruCache = mvOsMalloc(sizeof(MV_LRU_CACHE));
+    if(pLruCache == NULL)
+    {
+        return NULL;
+    }
+    memset(pLruCache, 0, sizeof(MV_LRU_CACHE));
+
+    pLruCache->table = mvOsMalloc(numOfEntries*sizeof(MV_LRU_ENTRY));
+    if(pLruCache->table == NULL)
+    {
+        mvOsFree(pLruCache);
+        return NULL;
+    }
+    memset(pLruCache->table, 0, numOfEntries*sizeof(MV_LRU_ENTRY));
+    pLruCache->tableSize = numOfEntries;
+
+    for(i=0; i<numOfEntries; i++)
+    {
+        pLruCache->table[i].next = i+1;
+        pLruCache->table[i].prev = i-1;         
+    }
+    pLruCache->least = 0;
+    pLruCache->most = numOfEntries-1;   
+
+    return pLruCache;
+}
+
+void    mvLruCacheFinish(MV_LRU_CACHE* pLruCache)
+{
+    mvOsFree(pLruCache->table);
+    mvOsFree(pLruCache);
+}
+
+/* Update LRU cache database after using cache Index */
+void    mvLruCacheIdxUpdate(MV_LRU_CACHE* pLruHndl, int cacheIdx)
+{
+    int prev, next;
+
+    if(cacheIdx == pLruHndl->most)
+        return;
+
+    next = pLruHndl->table[cacheIdx].next;
+    if(cacheIdx == pLruHndl->least)
+    {
+        pLruHndl->least = next;
+    }
+    else
+    {
+        prev = pLruHndl->table[cacheIdx].prev;
+
+        pLruHndl->table[next].prev = prev;
+        pLruHndl->table[prev].next = next;
+    }
+
+    pLruHndl->table[pLruHndl->most].next = cacheIdx;
+    pLruHndl->table[cacheIdx].prev = pLruHndl->most;
+    pLruHndl->most = cacheIdx;
+}
+
+/* Delete LRU cache entry */
+void    mvLruCacheIdxDelete(MV_LRU_CACHE* pLruHndl, int cacheIdx)
+{
+    int prev, next;
+
+    if(cacheIdx == pLruHndl->least)
+        return;
+
+    prev = pLruHndl->table[cacheIdx].prev;
+    if(cacheIdx == pLruHndl->most)
+    {
+        pLruHndl->most = prev;
+    }
+    else
+    {
+        next = pLruHndl->table[cacheIdx].next;
+
+        pLruHndl->table[next].prev = prev;
+        pLruHndl->table[prev].next = next;
+    }
+    pLruHndl->table[pLruHndl->least].prev = cacheIdx;
+    pLruHndl->table[cacheIdx].next = pLruHndl->least;
+    pLruHndl->least = cacheIdx;
+}
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/cesa/mvLru.h b/target/linux/generic/files/crypto/ocf/kirkwood/cesa/mvLru.h
new file mode 100644
index 0000000..896e7f8
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/cesa/mvLru.h
@@ -0,0 +1,112 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+/*******************************************************************************
+* mvLru.h - Header File for Least Recently Used Cache algorithm
+*
+* DESCRIPTION:
+*       This header file contains macros typedefs and function declaration for
+*       the Least Recently Used Cache algorithm.
+*
+*******************************************************************************/
+
+#ifndef __mvLru_h__
+#define __mvLru_h__
+
+
+typedef struct
+{
+    int next;
+    int prev;
+} MV_LRU_ENTRY;
+
+typedef struct
+{
+    int             least;
+    int             most;
+    MV_LRU_ENTRY*   table;
+    int             tableSize;
+
+}MV_LRU_CACHE;
+
+
+/* Find Cache index for replacement LRU */
+static INLINE int     mvLruCacheIdxFind(MV_LRU_CACHE* pLruHndl)
+{
+    return pLruHndl->least;
+}
+
+/* Init LRU cache module */
+MV_LRU_CACHE*   mvLruCacheInit(int numOfEntries);
+
+/* Finish LRU cache module */
+void    mvLruCacheFinish(MV_LRU_CACHE* pLruHndl);
+
+/* Update LRU cache database after using cache Index */
+void    mvLruCacheIdxUpdate(MV_LRU_CACHE* pLruHndl, int cacheIdx);
+
+/* Delete LRU cache entry */
+void    mvLruCacheIdxDelete(MV_LRU_CACHE* pLruHndl, int cacheIdx);
+
+
+#endif /* __mvLru_h__ */
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/cesa/mvMD5.c b/target/linux/generic/files/crypto/ocf/kirkwood/cesa/mvMD5.c
new file mode 100644
index 0000000..189f629
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/cesa/mvMD5.c
@@ -0,0 +1,349 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+#include "mvOs.h"
+#include "mvMD5.h"
+
+static void mvMD5Transform(MV_U32 buf[4], MV_U32 const in[MV_MD5_MAC_LEN]);
+ 
+#ifdef  MV_CPU_LE
+#define mvByteReverse(buf, len)   /* Nothing */
+#else
+static void mvByteReverse(unsigned char *buf, unsigned longs);
+
+/*
+ * Note: this code is harmless on little-endian machines.
+ */
+static void mvByteReverse(unsigned char *buf, unsigned longs)
+{
+    MV_U32 t;
+
+    do 
+    {
+        t = (MV_U32) ((unsigned) buf[3] << 8 | buf[2]) << 16 |
+                      ((unsigned) buf[1] << 8 | buf[0]);
+        *(MV_U32 *) buf = t;
+        buf += 4;
+    } while (--longs);
+}
+#endif
+
+/*
+ * Start MD5 accumulation.  Set bit count to 0 and buffer to mysterious
+ * initialization constants.
+ */
+void    mvMD5Init(MV_MD5_CONTEXT *ctx)
+{
+    ctx->buf[0] = 0x67452301;
+    ctx->buf[1] = 0xefcdab89;
+    ctx->buf[2] = 0x98badcfe;
+    ctx->buf[3] = 0x10325476;
+
+    ctx->bits[0] = 0;
+    ctx->bits[1] = 0;
+}
+
+/*
+ * Update context to reflect the concatenation of another buffer full
+ * of bytes.
+ */
+void    mvMD5Update(MV_MD5_CONTEXT *ctx, unsigned char const *buf, unsigned len)
+{
+    MV_U32 t;
+
+    /* Update bitcount */
+
+    t = ctx->bits[0];
+    if ((ctx->bits[0] = t + ((MV_U32) len << 3)) < t)
+        ctx->bits[1]++;         /* Carry from low to high */
+    ctx->bits[1] += len >> 29;
+
+    t = (t >> 3) & 0x3f;        /* Bytes already in shsInfo->data */
+
+    /* Handle any leading odd-sized chunks */
+
+    if (t) 
+    {
+        unsigned char *p = (unsigned char *) ctx->in + t;
+
+        t = 64 - t;
+        if (len < t) 
+        {
+            memcpy(p, buf, len);
+            return;
+        }
+        memcpy(p, buf, t);
+        mvByteReverse(ctx->in, MV_MD5_MAC_LEN);
+        mvMD5Transform(ctx->buf, (MV_U32 *) ctx->in);
+        buf += t;
+        len -= t;
+    }
+    /* Process data in 64-byte chunks */
+
+    while (len >= 64) 
+    {
+        memcpy(ctx->in, buf, 64);
+        mvByteReverse(ctx->in, MV_MD5_MAC_LEN);
+        mvMD5Transform(ctx->buf, (MV_U32 *) ctx->in);
+        buf += 64;
+        len -= 64;
+    }
+
+    /* Handle any remaining bytes of data. */
+
+    memcpy(ctx->in, buf, len);
+}
+
+/*
+ * Final wrapup - pad to 64-byte boundary with the bit pattern
+ * 1 0* (64-bit count of bits processed, MSB-first)
+ */
+void    mvMD5Final(unsigned char digest[MV_MD5_MAC_LEN], MV_MD5_CONTEXT *ctx)
+{
+    unsigned count;
+    unsigned char *p;
+
+    /* Compute number of bytes mod 64 */
+    count = (ctx->bits[0] >> 3) & 0x3F;
+
+    /* Set the first char of padding to 0x80.  This is safe since there is
+       always at least one byte free */
+    p = ctx->in + count;
+    *p++ = 0x80;
+
+    /* Bytes of padding needed to make 64 bytes */
+    count = 64 - 1 - count;
+
+    /* Pad out to 56 mod 64 */
+    if (count < 8) 
+    {
+        /* Two lots of padding:  Pad the first block to 64 bytes */
+        memset(p, 0, count);
+        mvByteReverse(ctx->in, MV_MD5_MAC_LEN);
+        mvMD5Transform(ctx->buf, (MV_U32 *) ctx->in);
+
+        /* Now fill the next block with 56 bytes */
+        memset(ctx->in, 0, 56);
+    } 
+    else 
+    {
+        /* Pad block to 56 bytes */
+        memset(p, 0, count - 8);
+    }
+    mvByteReverse(ctx->in, 14);
+
+    /* Append length in bits and transform */
+    ((MV_U32 *) ctx->in)[14] = ctx->bits[0];
+    ((MV_U32 *) ctx->in)[15] = ctx->bits[1];
+
+    mvMD5Transform(ctx->buf, (MV_U32 *) ctx->in);
+    mvByteReverse((unsigned char *) ctx->buf, 4);
+    memcpy(digest, ctx->buf, MV_MD5_MAC_LEN);
+    memset(ctx, 0, sizeof(ctx));        /* In case it's sensitive */
+}
+
+/* The four core functions - F1 is optimized somewhat */
+
+/* #define F1(x, y, z) (x & y | ~x & z) */
+#define F1(x, y, z) (z ^ (x & (y ^ z)))
+#define F2(x, y, z) F1(z, x, y)
+#define F3(x, y, z) (x ^ y ^ z)
+#define F4(x, y, z) (y ^ (x | ~z))
+
+/* This is the central step in the MD5 algorithm. */
+#define MD5STEP(f, w, x, y, z, data, s) \
+        ( w += f(x, y, z) + data,  w = w<<s | w>>(32-s),  w += x )
+
+/*
+ * The core of the MD5 algorithm, this alters an existing MD5 hash to
+ * reflect the addition of 16 longwords of new data.  MD5Update blocks
+ * the data and converts bytes into longwords for this routine.
+ */
+static void mvMD5Transform(MV_U32 buf[4], MV_U32 const in[MV_MD5_MAC_LEN])
+{
+    register MV_U32 a, b, c, d;
+
+    a = buf[0];
+    b = buf[1];
+    c = buf[2];
+    d = buf[3];
+
+    MD5STEP(F1, a, b, c, d, in[0] + 0xd76aa478, 7);
+    MD5STEP(F1, d, a, b, c, in[1] + 0xe8c7b756, 12);
+    MD5STEP(F1, c, d, a, b, in[2] + 0x242070db, 17);
+    MD5STEP(F1, b, c, d, a, in[3] + 0xc1bdceee, 22);
+    MD5STEP(F1, a, b, c, d, in[4] + 0xf57c0faf, 7);
+    MD5STEP(F1, d, a, b, c, in[5] + 0x4787c62a, 12);
+    MD5STEP(F1, c, d, a, b, in[6] + 0xa8304613, 17);
+    MD5STEP(F1, b, c, d, a, in[7] + 0xfd469501, 22);
+    MD5STEP(F1, a, b, c, d, in[8] + 0x698098d8, 7);
+    MD5STEP(F1, d, a, b, c, in[9] + 0x8b44f7af, 12);
+    MD5STEP(F1, c, d, a, b, in[10] + 0xffff5bb1, 17);
+    MD5STEP(F1, b, c, d, a, in[11] + 0x895cd7be, 22);
+    MD5STEP(F1, a, b, c, d, in[12] + 0x6b901122, 7);
+    MD5STEP(F1, d, a, b, c, in[13] + 0xfd987193, 12);
+    MD5STEP(F1, c, d, a, b, in[14] + 0xa679438e, 17);
+    MD5STEP(F1, b, c, d, a, in[15] + 0x49b40821, 22);
+
+    MD5STEP(F2, a, b, c, d, in[1] + 0xf61e2562, 5);
+    MD5STEP(F2, d, a, b, c, in[6] + 0xc040b340, 9);
+    MD5STEP(F2, c, d, a, b, in[11] + 0x265e5a51, 14);
+    MD5STEP(F2, b, c, d, a, in[0] + 0xe9b6c7aa, 20);
+    MD5STEP(F2, a, b, c, d, in[5] + 0xd62f105d, 5);
+    MD5STEP(F2, d, a, b, c, in[10] + 0x02441453, 9);
+    MD5STEP(F2, c, d, a, b, in[15] + 0xd8a1e681, 14);
+    MD5STEP(F2, b, c, d, a, in[4] + 0xe7d3fbc8, 20);
+    MD5STEP(F2, a, b, c, d, in[9] + 0x21e1cde6, 5);
+    MD5STEP(F2, d, a, b, c, in[14] + 0xc33707d6, 9);
+    MD5STEP(F2, c, d, a, b, in[3] + 0xf4d50d87, 14);
+    MD5STEP(F2, b, c, d, a, in[8] + 0x455a14ed, 20);
+    MD5STEP(F2, a, b, c, d, in[13] + 0xa9e3e905, 5);
+    MD5STEP(F2, d, a, b, c, in[2] + 0xfcefa3f8, 9);
+    MD5STEP(F2, c, d, a, b, in[7] + 0x676f02d9, 14);
+    MD5STEP(F2, b, c, d, a, in[12] + 0x8d2a4c8a, 20);
+
+    MD5STEP(F3, a, b, c, d, in[5] + 0xfffa3942, 4);
+    MD5STEP(F3, d, a, b, c, in[8] + 0x8771f681, 11);
+    MD5STEP(F3, c, d, a, b, in[11] + 0x6d9d6122, 16);
+    MD5STEP(F3, b, c, d, a, in[14] + 0xfde5380c, 23);
+    MD5STEP(F3, a, b, c, d, in[1] + 0xa4beea44, 4);
+    MD5STEP(F3, d, a, b, c, in[4] + 0x4bdecfa9, 11);
+    MD5STEP(F3, c, d, a, b, in[7] + 0xf6bb4b60, 16);
+    MD5STEP(F3, b, c, d, a, in[10] + 0xbebfbc70, 23);
+    MD5STEP(F3, a, b, c, d, in[13] + 0x289b7ec6, 4);
+    MD5STEP(F3, d, a, b, c, in[0] + 0xeaa127fa, 11);
+    MD5STEP(F3, c, d, a, b, in[3] + 0xd4ef3085, 16);
+    MD5STEP(F3, b, c, d, a, in[6] + 0x04881d05, 23);
+    MD5STEP(F3, a, b, c, d, in[9] + 0xd9d4d039, 4);
+    MD5STEP(F3, d, a, b, c, in[12] + 0xe6db99e5, 11);
+    MD5STEP(F3, c, d, a, b, in[15] + 0x1fa27cf8, 16);
+    MD5STEP(F3, b, c, d, a, in[2] + 0xc4ac5665, 23);
+
+    MD5STEP(F4, a, b, c, d, in[0] + 0xf4292244, 6);
+    MD5STEP(F4, d, a, b, c, in[7] + 0x432aff97, 10);
+    MD5STEP(F4, c, d, a, b, in[14] + 0xab9423a7, 15);
+    MD5STEP(F4, b, c, d, a, in[5] + 0xfc93a039, 21);
+    MD5STEP(F4, a, b, c, d, in[12] + 0x655b59c3, 6);
+    MD5STEP(F4, d, a, b, c, in[3] + 0x8f0ccc92, 10);
+    MD5STEP(F4, c, d, a, b, in[10] + 0xffeff47d, 15);
+    MD5STEP(F4, b, c, d, a, in[1] + 0x85845dd1, 21);
+    MD5STEP(F4, a, b, c, d, in[8] + 0x6fa87e4f, 6);
+    MD5STEP(F4, d, a, b, c, in[15] + 0xfe2ce6e0, 10);
+    MD5STEP(F4, c, d, a, b, in[6] + 0xa3014314, 15);
+    MD5STEP(F4, b, c, d, a, in[13] + 0x4e0811a1, 21);
+    MD5STEP(F4, a, b, c, d, in[4] + 0xf7537e82, 6);
+    MD5STEP(F4, d, a, b, c, in[11] + 0xbd3af235, 10);
+    MD5STEP(F4, c, d, a, b, in[2] + 0x2ad7d2bb, 15);
+    MD5STEP(F4, b, c, d, a, in[9] + 0xeb86d391, 21);
+
+    buf[0] += a;
+    buf[1] += b;
+    buf[2] += c;
+    buf[3] += d;
+}
+
+void    mvMD5(unsigned char const *buf, unsigned len, unsigned char* digest)
+{
+    MV_MD5_CONTEXT  ctx;
+
+    mvMD5Init(&ctx);
+    mvMD5Update(&ctx, buf, len);
+    mvMD5Final(digest, &ctx);
+}
+
+
+void    mvHmacMd5(unsigned char const* text, int text_len,
+                  unsigned char const* key, int key_len,
+                  unsigned char* digest)
+{
+    int             i;
+    MV_MD5_CONTEXT  ctx;
+    unsigned char   k_ipad[64+1]; /* inner padding - key XORd with ipad */
+    unsigned char   k_opad[64+1]; /* outer padding - key XORd with opad */
+
+    /* start out by storing key in pads */
+    memset(k_ipad, 0, 64);
+    memcpy(k_ipad, key, key_len);
+    memset(k_opad, 0, 64);
+    memcpy(k_opad, key, key_len);
+
+    /* XOR key with ipad and opad values */
+    for (i=0; i<64; i++) 
+    {
+	    k_ipad[i] ^= 0x36;
+	    k_opad[i] ^= 0x5c;
+    }
+
+    /* perform inner MD5 */
+    mvMD5Init(&ctx);                   /* init ctx for 1st pass */
+    mvMD5Update(&ctx, k_ipad, 64);    /* start with inner pad */
+    mvMD5Update(&ctx, text, text_len); /* then text of datagram */
+    mvMD5Final(digest, &ctx);          /* finish up 1st pass */
+
+    /* perform outer MD5 */
+    mvMD5Init(&ctx);                   /* init ctx for 2nd pass */
+    mvMD5Update(&ctx, k_opad, 64);     /* start with outer pad */
+    mvMD5Update(&ctx, digest, 16);     /* then results of 1st hash */
+    mvMD5Final(digest, &ctx);          /* finish up 2nd pass */
+}
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/cesa/mvMD5.h b/target/linux/generic/files/crypto/ocf/kirkwood/cesa/mvMD5.h
new file mode 100644
index 0000000..d05c6b6
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/cesa/mvMD5.h
@@ -0,0 +1,93 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+#ifndef __mvMD5_h__
+#define __mvMD5_h__
+
+#include "mvMD5.h"
+
+#define MV_MD5_MAC_LEN 16
+ 
+ 
+typedef struct 
+{
+    MV_U32 buf[4];
+    MV_U32 bits[2];
+    MV_U8  in[64];
+
+} MV_MD5_CONTEXT;
+ 
+void mvMD5Init(MV_MD5_CONTEXT *context);
+void mvMD5Update(MV_MD5_CONTEXT *context, unsigned char const *buf,
+                unsigned len);
+void mvMD5Final(unsigned char digest[16], MV_MD5_CONTEXT *context);
+
+void mvMD5(unsigned char const *buf, unsigned len, unsigned char* digest);
+
+void mvHmacMd5(unsigned char const* text, int text_len,
+                  unsigned char const* key, int key_len,
+                  unsigned char* digest);
+  
+
+#endif /* __mvMD5_h__ */
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/cesa/mvSHA1.c b/target/linux/generic/files/crypto/ocf/kirkwood/cesa/mvSHA1.c
new file mode 100644
index 0000000..0e0786b
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/cesa/mvSHA1.c
@@ -0,0 +1,239 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+#include "mvOs.h"
+#include "mvSHA1.h"
+
+#define SHA1HANDSOFF  
+
+typedef union 
+{
+    MV_U8   c[64];
+    MV_U32  l[16];
+
+} CHAR64LONG16;
+
+static void mvSHA1Transform(MV_U32 state[5], const MV_U8 *buffer); 
+
+#define rol(value, bits) (((value) << (bits)) | ((value) >> (32 - (bits))))
+
+ 
+#ifdef MV_CPU_LE
+#define blk0(i) (block->l[i] = (rol(block->l[i], 24) & 0xFF00FF00) | \
+        (rol(block->l[i], 8) & 0x00FF00FF))
+#else
+#define blk0(i) block->l[i]
+#endif
+#define blk(i) (block->l[i & 15] = rol(block->l[(i + 13) & 15] ^ \
+        block->l[(i + 8) & 15] ^ block->l[(i + 2) & 15] ^ block->l[i & 15], 1))
+
+/* (R0+R1), R2, R3, R4 are the different operations used in SHA1 */
+#define R0(v,w,x,y,z,i) \
+        z += ((w & (x ^ y)) ^ y) + blk0(i) + 0x5A827999 + rol(v, 5); \
+        w = rol(w, 30);
+#define R1(v,w,x,y,z,i) \
+        z += ((w & (x ^ y)) ^ y) + blk(i) + 0x5A827999 + rol(v, 5); \
+        w = rol(w, 30);
+#define R2(v,w,x,y,z,i) \
+        z += (w ^ x ^ y) + blk(i) + 0x6ED9EBA1 + rol(v, 5); w = rol(w, 30);
+#define R3(v,w,x,y,z,i) \
+        z += (((w | x) & y) | (w & x)) + blk(i) + 0x8F1BBCDC + rol(v, 5); \
+        w = rol(w, 30);
+#define R4(v,w,x,y,z,i) \
+        z += (w ^ x ^ y) + blk(i) + 0xCA62C1D6 + rol(v, 5); \
+        w=rol(w, 30);
+
+/* Hash a single 512-bit block. This is the core of the algorithm. */
+static void    mvSHA1Transform(MV_U32 state[5], const MV_U8 *buffer)
+{
+    MV_U32          a, b, c, d, e;
+    CHAR64LONG16*   block;
+
+#ifdef SHA1HANDSOFF
+    static MV_U32  workspace[16];
+
+    block = (CHAR64LONG16 *) workspace;
+    memcpy(block, buffer, 64);
+#else
+    block = (CHAR64LONG16 *) buffer;
+#endif
+    /* Copy context->state[] to working vars */
+    a = state[0];
+    b = state[1];
+    c = state[2];
+    d = state[3];
+    e = state[4];
+    /* 4 rounds of 20 operations each. Loop unrolled. */
+    R0(a,b,c,d,e, 0); R0(e,a,b,c,d, 1); R0(d,e,a,b,c, 2); R0(c,d,e,a,b, 3);
+    R0(b,c,d,e,a, 4); R0(a,b,c,d,e, 5); R0(e,a,b,c,d, 6); R0(d,e,a,b,c, 7);
+    R0(c,d,e,a,b, 8); R0(b,c,d,e,a, 9); R0(a,b,c,d,e,10); R0(e,a,b,c,d,11);
+    R0(d,e,a,b,c,12); R0(c,d,e,a,b,13); R0(b,c,d,e,a,14); R0(a,b,c,d,e,15);
+    R1(e,a,b,c,d,16); R1(d,e,a,b,c,17); R1(c,d,e,a,b,18); R1(b,c,d,e,a,19);
+    R2(a,b,c,d,e,20); R2(e,a,b,c,d,21); R2(d,e,a,b,c,22); R2(c,d,e,a,b,23);
+    R2(b,c,d,e,a,24); R2(a,b,c,d,e,25); R2(e,a,b,c,d,26); R2(d,e,a,b,c,27);
+    R2(c,d,e,a,b,28); R2(b,c,d,e,a,29); R2(a,b,c,d,e,30); R2(e,a,b,c,d,31);
+    R2(d,e,a,b,c,32); R2(c,d,e,a,b,33); R2(b,c,d,e,a,34); R2(a,b,c,d,e,35);
+    R2(e,a,b,c,d,36); R2(d,e,a,b,c,37); R2(c,d,e,a,b,38); R2(b,c,d,e,a,39);
+    R3(a,b,c,d,e,40); R3(e,a,b,c,d,41); R3(d,e,a,b,c,42); R3(c,d,e,a,b,43);
+    R3(b,c,d,e,a,44); R3(a,b,c,d,e,45); R3(e,a,b,c,d,46); R3(d,e,a,b,c,47);
+    R3(c,d,e,a,b,48); R3(b,c,d,e,a,49); R3(a,b,c,d,e,50); R3(e,a,b,c,d,51);
+    R3(d,e,a,b,c,52); R3(c,d,e,a,b,53); R3(b,c,d,e,a,54); R3(a,b,c,d,e,55);
+    R3(e,a,b,c,d,56); R3(d,e,a,b,c,57); R3(c,d,e,a,b,58); R3(b,c,d,e,a,59);
+    R4(a,b,c,d,e,60); R4(e,a,b,c,d,61); R4(d,e,a,b,c,62); R4(c,d,e,a,b,63);
+    R4(b,c,d,e,a,64); R4(a,b,c,d,e,65); R4(e,a,b,c,d,66); R4(d,e,a,b,c,67);
+    R4(c,d,e,a,b,68); R4(b,c,d,e,a,69); R4(a,b,c,d,e,70); R4(e,a,b,c,d,71);
+    R4(d,e,a,b,c,72); R4(c,d,e,a,b,73); R4(b,c,d,e,a,74); R4(a,b,c,d,e,75);
+    R4(e,a,b,c,d,76); R4(d,e,a,b,c,77); R4(c,d,e,a,b,78); R4(b,c,d,e,a,79);
+    /* Add the working vars back into context.state[] */
+    state[0] += a;
+    state[1] += b;
+    state[2] += c;
+    state[3] += d;
+    state[4] += e;
+    /* Wipe variables */
+    a = b = c = d = e = 0;
+}
+
+void    mvSHA1Init(MV_SHA1_CTX* context)
+{
+    /* SHA1 initialization constants */
+    context->state[0] = 0x67452301;
+    context->state[1] = 0xEFCDAB89;
+    context->state[2] = 0x98BADCFE;
+    context->state[3] = 0x10325476;
+    context->state[4] = 0xC3D2E1F0;
+    context->count[0] = context->count[1] = 0;
+}
+
+
+/* Run your data through this. */
+void    mvSHA1Update(MV_SHA1_CTX *context, MV_U8 const *data, 
+                     unsigned int len)
+{
+    MV_U32 i, j;
+
+    j = (context->count[0] >> 3) & 63;
+    if ((context->count[0] += len << 3) < (len << 3))
+            context->count[1]++;
+    context->count[1] += (len >> 29);
+    if ((j + len) > 63) 
+    {
+        memcpy(&context->buffer[j], data, (i = 64-j));
+        mvSHA1Transform(context->state, context->buffer);
+        for ( ; i + 63 < len; i += 64) 
+        {
+            mvSHA1Transform(context->state, &data[i]);
+        }
+        j = 0;
+    }
+    else
+    {
+        i = 0;
+    }
+    memcpy(&context->buffer[j], &data[i], len - i);
+}
+
+void    mvSHA1Final(MV_U8* digest, MV_SHA1_CTX* context)
+{
+    MV_U32  i;
+    MV_U8   finalcount[8];
+
+    for (i = 0; i < 8; i++) 
+    {
+        finalcount[i] = (unsigned char)((context->count[(i >= 4 ? 0 : 1)] >>
+                      ((3-(i & 3)) * 8) ) & 255);  /* Endian independent */
+    }
+    mvSHA1Update(context, (const unsigned char *) "\200", 1);
+    while ((context->count[0] & 504) != 448) 
+    {
+        mvSHA1Update(context, (const unsigned char *) "\0", 1);
+    }
+    mvSHA1Update(context, finalcount, 8);  /* Should cause a mvSHA1Transform()
+                                          */
+    for (i = 0; i < 20; i++) 
+    {
+        digest[i] = (unsigned char)
+                    ((context->state[i >> 2] >> ((3 - (i & 3)) * 8)) & 255);
+    }
+    /* Wipe variables */
+    i = 0;
+    memset(context->buffer, 0, 64);
+    memset(context->state, 0, 20);
+    memset(context->count, 0, 8);
+    memset(finalcount, 0, 8);
+
+#ifdef SHA1HANDSOFF  /* make SHA1Transform overwrite it's own static vars */
+    mvSHA1Transform(context->state, context->buffer);
+#endif 
+}
+
+
+void mvSHA1(MV_U8 const *buf, unsigned int len, MV_U8* digest)
+{
+    MV_SHA1_CTX  ctx;
+
+    mvSHA1Init(&ctx);
+    mvSHA1Update(&ctx, buf, len);
+    mvSHA1Final(digest, &ctx);
+}
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/cesa/mvSHA1.h b/target/linux/generic/files/crypto/ocf/kirkwood/cesa/mvSHA1.h
new file mode 100644
index 0000000..17df9fc
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/cesa/mvSHA1.h
@@ -0,0 +1,88 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+#ifndef __mvSHA1_h__
+#define __mvSHA1_h__
+
+#include "mvSHA1.h"
+
+#define MV_SHA1_MAC_LEN 20
+ 
+ 
+typedef struct 
+{
+    MV_U32 state[5];
+    MV_U32 count[2];
+    MV_U8  buffer[64];
+
+} MV_SHA1_CTX; 
+ 
+void mvSHA1Init(MV_SHA1_CTX *context);
+void mvSHA1Update(MV_SHA1_CTX *context, MV_U8 const *buf, unsigned int len);
+void mvSHA1Final(MV_U8* digest, MV_SHA1_CTX *context);
+
+void mvSHA1(MV_U8 const *buf, unsigned int len, MV_U8* digest);
+  
+
+#endif /* __mvSHA1_h__ */
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/cesa_ocf_drv.c b/target/linux/generic/files/crypto/ocf/kirkwood/cesa_ocf_drv.c
new file mode 100644
index 0000000..6fb9e09
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/cesa_ocf_drv.c
@@ -0,0 +1,1302 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or
+modify this File in accordance with the terms and conditions of the General
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is
+available along with the File in the license.txt file or by writing to the Free
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt.
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY
+DISCLAIMED.  The GPL License provides additional details about this warranty
+disclaimer.
+*******************************************************************************/
+
+#include <linux/version.h>
+#if LINUX_VERSION_CODE < KERNEL_VERSION(2,6,38) && !defined(AUTOCONF_INCLUDED)
+#include <linux/config.h>
+#endif
+#include <linux/module.h>
+#include <linux/init.h>
+#include <linux/list.h>
+#include <linux/slab.h>
+#include <linux/sched.h>
+#include <linux/wait.h>
+#include <linux/crypto.h>
+#include <linux/mm.h>
+#include <linux/skbuff.h>
+#include <linux/random.h>
+#include <linux/platform_device.h>
+#include <asm/scatterlist.h>
+#include <linux/spinlock.h>
+#include "ctrlEnv/sys/mvSysCesa.h"
+#include "cesa/mvCesa.h" /* moved here before cryptodev.h due to include dependencies */
+#include <cryptodev.h>
+#include <uio.h>
+#include <plat/mv_cesa.h>
+#include <linux/mbus.h>
+#include "mvDebug.h"
+
+#include "cesa/mvMD5.h"
+#include "cesa/mvSHA1.h"
+
+#include "cesa/mvCesaRegs.h"
+#include "cesa/AES/mvAes.h"
+#include "cesa/mvLru.h"
+
+#undef  RT_DEBUG
+#ifdef RT_DEBUG
+static int debug = 1;
+module_param(debug, int, 1);
+MODULE_PARM_DESC(debug, "Enable debug");
+#undef dprintk
+#define dprintk(a...)	if (debug) { printk(a); } else
+#else
+static int debug = 0;
+#undef dprintk
+#define dprintk(a...)
+#endif
+
+
+/* TDMA Regs */
+#define WINDOW_BASE(i) 0xA00 + (i << 3)
+#define WINDOW_CTRL(i) 0xA04 + (i << 3)
+
+/* interrupt handling */
+#undef CESA_OCF_POLLING
+#undef CESA_OCF_TASKLET
+
+#if defined(CESA_OCF_POLLING) && defined(CESA_OCF_TASKLET)
+#error "don't use both tasklet and polling mode"
+#endif
+
+extern int cesaReqResources;
+/* support for spliting action into 2 actions */
+#define CESA_OCF_SPLIT
+
+/* general defines */
+#define CESA_OCF_MAX_SES 128
+#define CESA_Q_SIZE	 64
+
+#if LINUX_VERSION_CODE >= KERNEL_VERSION(3,2,0)
+#define FRAG_PAGE(f)    (f).p
+#else
+#define FRAG_PAGE(f)    (f)
+#endif
+
+/* data structures */
+struct cesa_ocf_data {
+        int                                      cipher_alg;
+        int                                      auth_alg;
+	int					 encrypt_tn_auth;
+#define  auth_tn_decrypt  encrypt_tn_auth
+	int					 ivlen;
+	int 					 digestlen;
+	short					 sid_encrypt;
+	short					 sid_decrypt;
+	/* fragment workaround sessions */
+	short					 frag_wa_encrypt;
+	short					 frag_wa_decrypt;
+	short					 frag_wa_auth;
+};
+
+/* CESA device data */
+struct cesa_dev {
+	void __iomem *sram;
+	void __iomem *reg;
+        struct mv_cesa_platform_data *plat_data;
+	int irq;
+};
+
+#define DIGEST_BUF_SIZE	32
+struct cesa_ocf_process {
+	MV_CESA_COMMAND 			cesa_cmd;
+	MV_CESA_MBUF 				cesa_mbuf;	
+	MV_BUF_INFO  				cesa_bufs[MV_CESA_MAX_MBUF_FRAGS];
+	char					digest[DIGEST_BUF_SIZE];
+	int					digest_len;
+	struct cryptop 				*crp;
+	int 					need_cb;
+};
+
+/* global variables */
+static int32_t			cesa_ocf_id 		= -1;
+static struct cesa_ocf_data 	*cesa_ocf_sessions[CESA_OCF_MAX_SES];
+static spinlock_t 		cesa_lock;
+static struct cesa_dev cesa_device;
+
+/* static APIs */
+static int 		cesa_ocf_process	(device_t, struct cryptop *, int);
+static int 		cesa_ocf_newsession	(device_t, u_int32_t *, struct cryptoini *);
+static int 		cesa_ocf_freesession	(device_t, u_int64_t);
+static void 		cesa_callback		(unsigned long);
+static irqreturn_t	cesa_interrupt_handler	(int, void *);
+#ifdef CESA_OCF_POLLING
+static void cesa_interrupt_polling(void);
+#endif
+#ifdef CESA_OCF_TASKLET
+static struct tasklet_struct cesa_ocf_tasklet;
+#endif
+
+static struct timeval          tt_start;
+static struct timeval          tt_end;
+
+/*
+ * dummy device structure
+ */
+
+static struct {
+	softc_device_decl	sc_dev;
+} mv_cesa_dev;
+
+static device_method_t mv_cesa_methods = {
+	/* crypto device methods */
+	DEVMETHOD(cryptodev_newsession,	cesa_ocf_newsession),
+	DEVMETHOD(cryptodev_freesession,cesa_ocf_freesession),
+	DEVMETHOD(cryptodev_process,	cesa_ocf_process),
+	DEVMETHOD(cryptodev_kprocess,	NULL),
+};
+
+
+
+/* Add debug Trace */
+#undef CESA_OCF_TRACE_DEBUG
+#ifdef CESA_OCF_TRACE_DEBUG
+
+#define MV_CESA_USE_TIMER_ID    0
+
+typedef struct
+{
+    int             type;       /* 0 - isrEmpty, 1 - cesaReadyGet, 2 - cesaAction */
+    MV_U32          timeStamp;
+    MV_U32          cause;
+    MV_U32          realCause;
+    MV_U32          dmaCause;
+    int             resources;
+    MV_CESA_REQ*    pReqReady;
+    MV_CESA_REQ*    pReqEmpty;
+    MV_CESA_REQ*    pReqProcess;
+} MV_CESA_TEST_TRACE;
+
+#define MV_CESA_TEST_TRACE_SIZE      50
+
+static int cesaTestTraceIdx = 0;
+static MV_CESA_TEST_TRACE    cesaTestTrace[MV_CESA_TEST_TRACE_SIZE];
+
+static void cesaTestTraceAdd(int type)
+{
+    cesaTestTrace[cesaTestTraceIdx].type = type;
+    cesaTestTrace[cesaTestTraceIdx].realCause = MV_REG_READ(MV_CESA_ISR_CAUSE_REG);
+    //cesaTestTrace[cesaTestTraceIdx].idmaCause = MV_REG_READ(IDMA_CAUSE_REG);
+    cesaTestTrace[cesaTestTraceIdx].resources = cesaReqResources;
+    cesaTestTrace[cesaTestTraceIdx].pReqReady = pCesaReqReady;
+    cesaTestTrace[cesaTestTraceIdx].pReqEmpty = pCesaReqEmpty;
+    cesaTestTrace[cesaTestTraceIdx].pReqProcess = pCesaReqProcess;
+    cesaTestTrace[cesaTestTraceIdx].timeStamp = mvCntmrRead(MV_CESA_USE_TIMER_ID);
+    cesaTestTraceIdx++;
+    if(cesaTestTraceIdx == MV_CESA_TEST_TRACE_SIZE)
+        cesaTestTraceIdx = 0;
+}
+
+#else /* CESA_OCF_TRACE_DEBUG */
+
+#define cesaTestTraceAdd(x)
+
+#endif /* CESA_OCF_TRACE_DEBUG */
+
+unsigned int
+get_usec(unsigned int start)
+{
+	if(start) {
+		do_gettimeofday (&tt_start);
+		return 0;
+	}
+	else {
+        	do_gettimeofday (&tt_end);
+        	tt_end.tv_sec -= tt_start.tv_sec;
+        	tt_end.tv_usec -= tt_start.tv_usec;
+        	if (tt_end.tv_usec < 0) {
+                	tt_end.tv_usec += 1000 * 1000;
+                	tt_end.tv_sec -= 1;
+        	}
+	}
+	printk("time taken is  %d\n", (unsigned int)(tt_end.tv_usec + tt_end.tv_sec * 1000000));
+	return (tt_end.tv_usec + tt_end.tv_sec * 1000000);
+}
+
+#ifdef RT_DEBUG
+/* 
+ * check that the crp action match the current session
+ */
+static int 
+ocf_check_action(struct cryptop *crp, struct cesa_ocf_data *cesa_ocf_cur_ses) {
+	int count = 0;
+	int encrypt = 0, decrypt = 0, auth = 0;
+	struct cryptodesc *crd;
+
+        /* Go through crypto descriptors, processing as we go */
+        for (crd = crp->crp_desc; crd; crd = crd->crd_next, count++) {
+		if(count > 2) {
+			printk("%s,%d: session mode is not supported.\n", __FILE__, __LINE__);
+			return 1;
+		}
+		
+		/* Encryption /Decryption */
+		if(crd->crd_alg == cesa_ocf_cur_ses->cipher_alg) {
+			/* check that the action is compatible with session */
+			if(encrypt || decrypt) {
+				printk("%s,%d: session mode is not supported.\n", __FILE__, __LINE__);
+				return 1;
+			}
+
+			if(crd->crd_flags & CRD_F_ENCRYPT) { /* encrypt */
+				if( (count == 2) && (cesa_ocf_cur_ses->encrypt_tn_auth) ) {
+					printk("%s,%d: sequence isn't supported by this session.\n", __FILE__, __LINE__);
+					return 1;
+				}
+				encrypt++;
+			}
+			else { 					/* decrypt */
+				if( (count == 2) && !(cesa_ocf_cur_ses->auth_tn_decrypt) ) {
+					printk("%s,%d: sequence isn't supported by this session.\n", __FILE__, __LINE__);
+					return 1;
+				}
+				decrypt++;
+			}
+
+		}
+		/* Authentication */
+		else if(crd->crd_alg == cesa_ocf_cur_ses->auth_alg) {
+			/* check that the action is compatible with session */
+			if(auth) {
+				printk("%s,%d: session mode is not supported.\n", __FILE__, __LINE__);
+				return 1;
+			}
+			if( (count == 2) && (decrypt) && (cesa_ocf_cur_ses->auth_tn_decrypt)) {
+				printk("%s,%d: sequence isn't supported by this session.\n", __FILE__, __LINE__);
+				return 1;
+			}
+			if( (count == 2) && (encrypt) && !(cesa_ocf_cur_ses->encrypt_tn_auth)) {
+				printk("%s,%d: sequence isn't supported by this session.\n", __FILE__, __LINE__);
+				return 1;
+			}
+			auth++;
+		} 
+		else {
+			printk("%s,%d: Alg isn't supported by this session.\n", __FILE__, __LINE__);
+			return 1;
+		}
+	}
+	return 0;
+
+}
+#endif
+
+/*
+ * Process a request.
+ */
+static int 
+cesa_ocf_process(device_t dev, struct cryptop *crp, int hint)
+{
+	struct cesa_ocf_process *cesa_ocf_cmd = NULL;
+	struct cesa_ocf_process *cesa_ocf_cmd_wa = NULL;
+	MV_CESA_COMMAND	*cesa_cmd;
+	struct cryptodesc *crd;
+	struct cesa_ocf_data *cesa_ocf_cur_ses;
+	int sid = 0, temp_len = 0, i;
+	int encrypt = 0, decrypt = 0, auth = 0;
+	int  status;
+	struct sk_buff *skb = NULL;
+	struct uio *uiop = NULL;
+	unsigned char *ivp;
+	MV_BUF_INFO *p_buf_info;	
+	MV_CESA_MBUF *p_mbuf_info;
+	unsigned long flags;
+
+        dprintk("%s()\n", __FUNCTION__);
+
+	if( cesaReqResources <= 1 ) {
+                dprintk("%s,%d: ERESTART\n", __FILE__, __LINE__);
+                return ERESTART;
+	}
+
+#ifdef RT_DEBUG
+        /* Sanity check */
+        if (crp == NULL) {
+                printk("%s,%d: EINVAL\n", __FILE__, __LINE__);
+                return EINVAL;
+        }
+
+        if (crp->crp_desc == NULL || crp->crp_buf == NULL ) {
+                printk("%s,%d: EINVAL\n", __FILE__, __LINE__);
+                crp->crp_etype = EINVAL;
+                return EINVAL;
+        }
+
+        sid = crp->crp_sid & 0xffffffff;
+        if ((sid >= CESA_OCF_MAX_SES) || (cesa_ocf_sessions[sid] == NULL)) {
+                crp->crp_etype = ENOENT;
+                printk("%s,%d: ENOENT session %d \n", __FILE__, __LINE__, sid);
+                return EINVAL;
+        }
+#endif
+
+	sid = crp->crp_sid & 0xffffffff;
+	crp->crp_etype = 0;
+	cesa_ocf_cur_ses = cesa_ocf_sessions[sid];
+
+#ifdef RT_DEBUG
+	if(ocf_check_action(crp, cesa_ocf_cur_ses)){
+		goto p_error;
+	}
+#endif
+
+	/* malloc a new  cesa process */	
+	cesa_ocf_cmd = kmalloc(sizeof(struct cesa_ocf_process), GFP_ATOMIC);
+	
+        if (cesa_ocf_cmd == NULL) {
+            	printk("%s,%d: ENOBUFS \n", __FILE__, __LINE__);
+            	goto p_error;
+      	}
+	memset(cesa_ocf_cmd, 0, sizeof(struct cesa_ocf_process));
+
+	/* init cesa_process */
+	cesa_ocf_cmd->crp = crp;
+	/* always call callback */
+	cesa_ocf_cmd->need_cb = 1;
+
+	/* init cesa_cmd for usage of the HALs */
+	cesa_cmd = &cesa_ocf_cmd->cesa_cmd;
+	cesa_cmd->pReqPrv = (void *)cesa_ocf_cmd;
+	cesa_cmd->sessionId = cesa_ocf_cur_ses->sid_encrypt; /* defualt use encrypt */
+
+	/* prepare src buffer 	*/
+	/* we send the entire buffer to the HAL, even if only part of it should be encrypt/auth.  */
+	/* if not using seesions for both encrypt and auth, then it will be wiser to to copy only */
+	/* from skip to crd_len. 								  */
+	p_buf_info = cesa_ocf_cmd->cesa_bufs;	
+	p_mbuf_info = &cesa_ocf_cmd->cesa_mbuf;
+
+	p_buf_info += 2; /* save 2 first buffers for IV and digest - 
+			    we won't append them to the end since, they 
+			    might be places in an unaligned addresses. */
+	
+	p_mbuf_info->pFrags = p_buf_info;
+	temp_len = 0;
+
+	/* handle SKB */
+	if (crp->crp_flags & CRYPTO_F_SKBUF) {
+		
+		dprintk("%s,%d: handle SKB.\n", __FILE__, __LINE__);
+		skb = (struct sk_buff *) crp->crp_buf;
+
+                if (skb_shinfo(skb)->nr_frags >= (MV_CESA_MAX_MBUF_FRAGS - 1)) {
+                        printk("%s,%d: %d nr_frags > MV_CESA_MAX_MBUF_FRAGS", __FILE__, __LINE__, skb_shinfo(skb)->nr_frags);
+                        goto p_error;
+                }
+
+		p_mbuf_info->mbufSize = skb->len;
+		temp_len = skb->len;
+        	/* first skb fragment */
+        	p_buf_info->bufSize = skb_headlen(skb);
+        	p_buf_info->bufVirtPtr = skb->data;
+		p_buf_info++;
+
+        	/* now handle all other skb fragments */
+        	for ( i = 0; i < skb_shinfo(skb)->nr_frags; i++ ) {
+            		skb_frag_t *frag = &skb_shinfo(skb)->frags[i];
+            		p_buf_info->bufSize = frag->size;
+            		p_buf_info->bufVirtPtr = page_address(FRAG_PAGE(frag->page)) + frag->page_offset;
+            		p_buf_info++;
+        	}
+        	p_mbuf_info->numFrags = skb_shinfo(skb)->nr_frags + 1;
+	}
+	/* handle UIO */
+	else if(crp->crp_flags & CRYPTO_F_IOV) {
+	
+		dprintk("%s,%d: handle UIO.\n", __FILE__, __LINE__);
+		uiop = (struct uio *) crp->crp_buf;
+
+                if (uiop->uio_iovcnt > (MV_CESA_MAX_MBUF_FRAGS - 1)) {
+                        printk("%s,%d: %d uio_iovcnt > MV_CESA_MAX_MBUF_FRAGS \n", __FILE__, __LINE__, uiop->uio_iovcnt);
+                        goto p_error;
+                }
+
+		p_mbuf_info->mbufSize = crp->crp_ilen;
+		p_mbuf_info->numFrags = uiop->uio_iovcnt;
+		for(i = 0; i < uiop->uio_iovcnt; i++) {
+			p_buf_info->bufVirtPtr = uiop->uio_iov[i].iov_base;
+			p_buf_info->bufSize = uiop->uio_iov[i].iov_len;
+			temp_len += p_buf_info->bufSize;
+			dprintk("%s,%d: buf %x-> addr %x, size %x \n"
+				, __FILE__, __LINE__, i, (unsigned int)p_buf_info->bufVirtPtr, p_buf_info->bufSize);
+			p_buf_info++;			
+		}
+
+	}
+	/* handle CONTIG */
+	else {
+		dprintk("%s,%d: handle CONTIG.\n", __FILE__, __LINE__); 
+		p_mbuf_info->numFrags = 1;
+		p_mbuf_info->mbufSize = crp->crp_ilen;
+		p_buf_info->bufVirtPtr = crp->crp_buf;
+		p_buf_info->bufSize = crp->crp_ilen;
+		temp_len = crp->crp_ilen;
+		p_buf_info++;
+	}
+	
+	/* Support up to 64K why? cause! */
+	if(crp->crp_ilen > 64*1024) {
+		printk("%s,%d: buf too big %x \n", __FILE__, __LINE__, crp->crp_ilen);
+		goto p_error;
+	}
+
+	if( temp_len != crp->crp_ilen ) {
+		printk("%s,%d: warning size don't match.(%x %x) \n", __FILE__, __LINE__, temp_len, crp->crp_ilen);
+	}	
+
+	cesa_cmd->pSrc = p_mbuf_info;
+	cesa_cmd->pDst = p_mbuf_info;
+	
+	/* restore p_buf_info to point to first available buf */
+	p_buf_info = cesa_ocf_cmd->cesa_bufs;	
+	p_buf_info += 1; 
+
+
+        /* Go through crypto descriptors, processing as we go */
+        for (crd = crp->crp_desc; crd; crd = crd->crd_next) {
+		
+		/* Encryption /Decryption */
+		if(crd->crd_alg == cesa_ocf_cur_ses->cipher_alg) {
+
+			dprintk("%s,%d: cipher", __FILE__, __LINE__);
+
+			cesa_cmd->cryptoOffset = crd->crd_skip;
+    	              	cesa_cmd->cryptoLength = crd->crd_len;
+
+			if(crd->crd_flags & CRD_F_ENCRYPT) { /* encrypt */
+				dprintk(" encrypt \n");
+				encrypt++;
+
+				/* handle IV */
+				if (crd->crd_flags & CRD_F_IV_EXPLICIT) {  /* IV from USER */
+					dprintk("%s,%d: IV from USER (offset %x) \n", __FILE__, __LINE__, crd->crd_inject);
+					cesa_cmd->ivFromUser = 1;
+					ivp = crd->crd_iv;
+
+                                	/*
+                                 	 * do we have to copy the IV back to the buffer ?
+                                 	 */
+                                	if ((crd->crd_flags & CRD_F_IV_PRESENT) == 0) {
+						dprintk("%s,%d: copy the IV back to the buffer\n", __FILE__, __LINE__);
+						cesa_cmd->ivOffset = crd->crd_inject;
+						crypto_copyback(crp->crp_flags, crp->crp_buf, crd->crd_inject, cesa_ocf_cur_ses->ivlen, ivp);
+                                	}
+					else {
+						dprintk("%s,%d: don't copy the IV back to the buffer \n", __FILE__, __LINE__);
+						p_mbuf_info->numFrags++;
+						p_mbuf_info->mbufSize += cesa_ocf_cur_ses->ivlen; 
+						p_mbuf_info->pFrags = p_buf_info;
+
+						p_buf_info->bufVirtPtr = ivp;
+						p_buf_info->bufSize = cesa_ocf_cur_ses->ivlen; 
+						p_buf_info--;
+
+						/* offsets */
+						cesa_cmd->ivOffset = 0;
+						cesa_cmd->cryptoOffset += cesa_ocf_cur_ses->ivlen;
+						if(auth) {
+							cesa_cmd->macOffset += cesa_ocf_cur_ses->ivlen;
+							cesa_cmd->digestOffset += cesa_ocf_cur_ses->ivlen; 
+						}	
+					}
+                                }
+				else {					/* random IV */
+					dprintk("%s,%d: random IV \n", __FILE__, __LINE__);
+					cesa_cmd->ivFromUser = 0;
+
+                                	/*
+                                 	 * do we have to copy the IV back to the buffer ?
+                                 	 */
+					/* in this mode the HAL will always copy the IV */
+					/* given by the session to the ivOffset  	*/
+					if ((crd->crd_flags & CRD_F_IV_PRESENT) == 0) {
+						cesa_cmd->ivOffset = crd->crd_inject;
+					} 
+					else {
+						/* if IV isn't copy, then how will the user know which IV did we use??? */
+						printk("%s,%d: EINVAL\n", __FILE__, __LINE__);
+						goto p_error; 
+					}
+				}
+			}
+			else { 					/* decrypt */
+				dprintk(" decrypt \n");
+				decrypt++;
+				cesa_cmd->sessionId = cesa_ocf_cur_ses->sid_decrypt;
+
+				/* handle IV */
+				if (crd->crd_flags & CRD_F_IV_EXPLICIT) {
+					dprintk("%s,%d: IV from USER \n", __FILE__, __LINE__);
+					/* append the IV buf to the mbuf */
+					cesa_cmd->ivFromUser = 1;	
+					p_mbuf_info->numFrags++;
+					p_mbuf_info->mbufSize += cesa_ocf_cur_ses->ivlen; 
+					p_mbuf_info->pFrags = p_buf_info;
+
+					p_buf_info->bufVirtPtr = crd->crd_iv;
+					p_buf_info->bufSize = cesa_ocf_cur_ses->ivlen; 
+					p_buf_info--;
+
+					/* offsets */
+					cesa_cmd->ivOffset = 0;
+					cesa_cmd->cryptoOffset += cesa_ocf_cur_ses->ivlen;
+					if(auth) {
+						cesa_cmd->macOffset += cesa_ocf_cur_ses->ivlen;
+						cesa_cmd->digestOffset += cesa_ocf_cur_ses->ivlen; 
+					}
+                                }
+				else {
+					dprintk("%s,%d: IV inside the buffer \n", __FILE__, __LINE__);
+					cesa_cmd->ivFromUser = 0;
+					cesa_cmd->ivOffset = crd->crd_inject;
+				}
+			}
+
+		}
+		/* Authentication */
+		else if(crd->crd_alg == cesa_ocf_cur_ses->auth_alg) {
+			dprintk("%s,%d:  Authentication \n", __FILE__, __LINE__);
+			auth++;
+			cesa_cmd->macOffset = crd->crd_skip;
+			cesa_cmd->macLength = crd->crd_len;
+
+			/* digest + mac */
+			cesa_cmd->digestOffset = crd->crd_inject;
+		} 
+		else {
+			printk("%s,%d: Alg isn't supported by this session.\n", __FILE__, __LINE__);
+			goto p_error;
+		}
+	}
+
+	dprintk("\n");
+	dprintk("%s,%d: Sending Action: \n", __FILE__, __LINE__);
+	dprintk("%s,%d: IV from user: %d. IV offset %x \n",  __FILE__, __LINE__, cesa_cmd->ivFromUser, cesa_cmd->ivOffset);
+	dprintk("%s,%d: crypt offset %x len %x \n", __FILE__, __LINE__, cesa_cmd->cryptoOffset, cesa_cmd->cryptoLength);
+	dprintk("%s,%d: Auth offset %x len %x \n", __FILE__, __LINE__, cesa_cmd->macOffset, cesa_cmd->macLength);
+	dprintk("%s,%d: set digest in offset %x . \n", __FILE__, __LINE__, cesa_cmd->digestOffset);
+	if(debug) {
+		mvCesaDebugMbuf("SRC BUFFER", cesa_cmd->pSrc, 0, cesa_cmd->pSrc->mbufSize);
+	}
+
+
+	/* send action to HAL */
+	spin_lock_irqsave(&cesa_lock, flags);
+	status = mvCesaAction(cesa_cmd);
+	spin_unlock_irqrestore(&cesa_lock, flags);
+
+	/* action not allowed */
+	if(status == MV_NOT_ALLOWED) {
+#ifdef CESA_OCF_SPLIT
+		/* if both encrypt and auth try to split */
+		if(auth && (encrypt || decrypt)) {
+			MV_CESA_COMMAND	*cesa_cmd_wa;
+
+			/* malloc a new cesa process and init it */	
+			cesa_ocf_cmd_wa = kmalloc(sizeof(struct cesa_ocf_process), GFP_ATOMIC);
+	
+        		if (cesa_ocf_cmd_wa == NULL) {
+            			printk("%s,%d: ENOBUFS \n", __FILE__, __LINE__);
+            			goto p_error;
+      			}
+			memcpy(cesa_ocf_cmd_wa, cesa_ocf_cmd, sizeof(struct cesa_ocf_process));
+			cesa_cmd_wa = &cesa_ocf_cmd_wa->cesa_cmd;
+			cesa_cmd_wa->pReqPrv = (void *)cesa_ocf_cmd_wa;
+			cesa_ocf_cmd_wa->need_cb = 0;
+
+			/* break requests to two operation, first operation completion won't call callback */
+			if((decrypt) && (cesa_ocf_cur_ses->auth_tn_decrypt)) {
+				cesa_cmd_wa->sessionId = cesa_ocf_cur_ses->frag_wa_auth;
+				cesa_cmd->sessionId = cesa_ocf_cur_ses->frag_wa_decrypt;
+			}
+			else if((decrypt) && !(cesa_ocf_cur_ses->auth_tn_decrypt)) {
+				cesa_cmd_wa->sessionId = cesa_ocf_cur_ses->frag_wa_decrypt;
+				cesa_cmd->sessionId = cesa_ocf_cur_ses->frag_wa_auth;
+			}
+			else if((encrypt) && (cesa_ocf_cur_ses->encrypt_tn_auth)) {
+				cesa_cmd_wa->sessionId = cesa_ocf_cur_ses->frag_wa_encrypt;
+				cesa_cmd->sessionId = cesa_ocf_cur_ses->frag_wa_auth;
+			}
+			else if((encrypt) && !(cesa_ocf_cur_ses->encrypt_tn_auth)){
+				cesa_cmd_wa->sessionId = cesa_ocf_cur_ses->frag_wa_auth;
+				cesa_cmd->sessionId = cesa_ocf_cur_ses->frag_wa_encrypt;
+			}
+			else {
+				printk("%s,%d: Unsupporterd fragment wa mode \n", __FILE__, __LINE__);
+            			goto p_error;
+			}
+
+			/* send the 2 actions to the HAL */
+			spin_lock_irqsave(&cesa_lock, flags);
+			status = mvCesaAction(cesa_cmd_wa);
+			spin_unlock_irqrestore(&cesa_lock, flags);
+
+			if((status != MV_NO_MORE) && (status != MV_OK)) {
+				printk("%s,%d: cesa action failed, status = 0x%x\n", __FILE__, __LINE__, status);
+				goto p_error;
+			}
+			spin_lock_irqsave(&cesa_lock, flags);
+			status = mvCesaAction(cesa_cmd);
+			spin_unlock_irqrestore(&cesa_lock, flags);
+
+		}
+		/* action not allowed and can't split */
+		else 
+#endif
+		{
+			goto p_error;
+		}
+	}
+
+	/* Hal Q is full, send again. This should never happen */
+	if(status == MV_NO_RESOURCE) {
+		printk("%s,%d: cesa no more resources \n", __FILE__, __LINE__);
+		if(cesa_ocf_cmd)
+			kfree(cesa_ocf_cmd);
+		if(cesa_ocf_cmd_wa)
+			kfree(cesa_ocf_cmd_wa);
+		return ERESTART;
+	} 
+	else if((status != MV_NO_MORE) && (status != MV_OK)) {
+                printk("%s,%d: cesa action failed, status = 0x%x\n", __FILE__, __LINE__, status);
+		goto p_error;
+        }
+
+
+#ifdef CESA_OCF_POLLING
+	cesa_interrupt_polling();
+#endif
+	cesaTestTraceAdd(5);
+
+	return 0;
+p_error:
+	crp->crp_etype = EINVAL;
+	if(cesa_ocf_cmd)
+		kfree(cesa_ocf_cmd);
+	if(cesa_ocf_cmd_wa)
+		kfree(cesa_ocf_cmd_wa);
+       	return EINVAL;
+}
+
+/*
+ * cesa callback. 
+ */
+static void
+cesa_callback(unsigned long dummy)
+{
+	struct cesa_ocf_process *cesa_ocf_cmd = NULL;
+	struct cryptop 		*crp = NULL;
+	MV_CESA_RESULT  	result[MV_CESA_MAX_CHAN];
+	int 			res_idx = 0,i;
+	MV_STATUS               status;
+
+	dprintk("%s()\n", __FUNCTION__);
+
+#ifdef CESA_OCF_TASKLET
+	disable_irq(cesa_device.irq);
+#endif
+    while(MV_TRUE) {
+	
+		 /* Get Ready requests */
+		spin_lock(&cesa_lock);
+		status = mvCesaReadyGet(&result[res_idx]);
+		spin_unlock(&cesa_lock);
+
+	        cesaTestTraceAdd(2);	
+
+		    if(status != MV_OK) {
+#ifdef CESA_OCF_POLLING
+		        if(status == MV_BUSY) { /* Fragment */
+			        cesa_interrupt_polling();
+			        return;
+		        }
+#endif
+	    	    break;
+    	    }
+	        res_idx++;
+		    break;
+	    }
+	
+	for(i = 0; i < res_idx; i++) {
+
+		if(!result[i].pReqPrv) {
+			printk("%s,%d: warning private is NULL\n", __FILE__, __LINE__);
+			break;
+		}
+
+		cesa_ocf_cmd = result[i].pReqPrv;
+		crp = cesa_ocf_cmd->crp; 
+
+		// ignore HMAC error.
+		//if(result->retCode)
+		//	crp->crp_etype = EIO;	
+	
+#if  defined(CESA_OCF_POLLING) 
+		if(!cesa_ocf_cmd->need_cb){
+			cesa_interrupt_polling();
+		}	
+#endif
+		if(cesa_ocf_cmd->need_cb) {
+			if(debug) {
+				mvCesaDebugMbuf("DST BUFFER", cesa_ocf_cmd->cesa_cmd.pDst, 0, cesa_ocf_cmd->cesa_cmd.pDst->mbufSize);
+			}
+			crypto_done(crp);
+		}
+		kfree(cesa_ocf_cmd);
+    	}
+#ifdef CESA_OCF_TASKLET
+	enable_irq(cesa_device.irq);
+#endif
+
+	cesaTestTraceAdd(3);
+
+	return;
+}
+
+#ifdef CESA_OCF_POLLING
+static void
+cesa_interrupt_polling(void)
+{
+        u32                  	cause;
+
+	dprintk("%s()\n", __FUNCTION__);
+
+  	/* Read cause register */
+	do {
+		cause = MV_REG_READ(MV_CESA_ISR_CAUSE_REG);
+		cause &= MV_CESA_CAUSE_ACC_DMA_ALL_MASK;
+
+	} while (cause == 0);
+		
+	/* clear interrupts */
+    	MV_REG_WRITE(MV_CESA_ISR_CAUSE_REG, 0);
+
+	cesa_callback(0);
+
+	return;
+}
+
+#endif
+
+/*
+ * cesa Interrupt polling routine.
+ */
+static irqreturn_t
+cesa_interrupt_handler(int irq, void *arg)
+{
+        u32                  	cause;
+
+	dprintk("%s()\n", __FUNCTION__);
+
+	cesaTestTraceAdd(0);
+
+  	/* Read cause register */
+	cause = MV_REG_READ(MV_CESA_ISR_CAUSE_REG);
+
+    	if( (cause & MV_CESA_CAUSE_ACC_DMA_ALL_MASK) == 0)
+    	{
+        /* Empty interrupt */
+		dprintk("%s,%d: cesaTestReadyIsr: cause=0x%x\n", __FILE__, __LINE__, cause);
+        	return IRQ_HANDLED;
+    	}
+	
+	/* clear interrupts */
+    	MV_REG_WRITE(MV_CESA_ISR_CAUSE_REG, 0);
+
+	cesaTestTraceAdd(1);
+#ifdef CESA_OCF_TASKLET	
+	tasklet_hi_schedule(&cesa_ocf_tasklet);
+#else
+	cesa_callback(0);
+#endif
+	return IRQ_HANDLED;
+}
+
+/*
+ * Open a session.
+ */
+static int 
+/*cesa_ocf_newsession(void *arg, u_int32_t *sid, struct cryptoini *cri)*/
+cesa_ocf_newsession(device_t dev, u_int32_t *sid, struct cryptoini *cri)
+{
+	u32 status = 0, i;
+	u32 count = 0, auth = 0, encrypt =0;
+	struct cesa_ocf_data *cesa_ocf_cur_ses;
+	MV_CESA_OPEN_SESSION cesa_session;
+	MV_CESA_OPEN_SESSION *cesa_ses = &cesa_session;
+
+
+        dprintk("%s()\n", __FUNCTION__);
+        if (sid == NULL || cri == NULL) {
+                printk("%s,%d: EINVAL\n", __FILE__, __LINE__);
+                return EINVAL;
+        }
+
+	/* leave first empty like in other implementations */
+        for (i = 1; i < CESA_OCF_MAX_SES; i++) {
+       		if (cesa_ocf_sessions[i] == NULL)
+               		break;
+	}
+
+	if(i >= CESA_OCF_MAX_SES) {
+		printk("%s,%d: no more sessions \n", __FILE__, __LINE__);
+                return EINVAL;
+	}
+
+        cesa_ocf_sessions[i] = (struct cesa_ocf_data *) kmalloc(sizeof(struct cesa_ocf_data), GFP_ATOMIC);
+        if (cesa_ocf_sessions[i] == NULL) {
+                cesa_ocf_freesession(NULL, i);
+                printk("%s,%d: ENOBUFS \n", __FILE__, __LINE__);
+                return ENOBUFS;
+        }
+	dprintk("%s,%d: new session %d \n", __FILE__, __LINE__, i);
+	
+        *sid = i;
+        cesa_ocf_cur_ses = cesa_ocf_sessions[i];
+        memset(cesa_ocf_cur_ses, 0, sizeof(struct cesa_ocf_data));
+	cesa_ocf_cur_ses->sid_encrypt = -1;
+	cesa_ocf_cur_ses->sid_decrypt = -1;
+	cesa_ocf_cur_ses->frag_wa_encrypt = -1;
+	cesa_ocf_cur_ses->frag_wa_decrypt = -1;
+	cesa_ocf_cur_ses->frag_wa_auth = -1;
+
+	/* init the session */	
+	memset(cesa_ses, 0, sizeof(MV_CESA_OPEN_SESSION));
+	count = 1;
+        while (cri) {	
+		if(count > 2) {
+        		printk("%s,%d: don't support more then 2 operations\n", __FILE__, __LINE__);
+        		goto error;
+		}
+                switch (cri->cri_alg) {
+		case CRYPTO_AES_CBC:
+			dprintk("%s,%d: (%d) AES CBC \n", __FILE__, __LINE__, count);
+			cesa_ocf_cur_ses->cipher_alg = cri->cri_alg;
+			cesa_ocf_cur_ses->ivlen = MV_CESA_AES_BLOCK_SIZE;
+			cesa_ses->cryptoAlgorithm = MV_CESA_CRYPTO_AES;
+			cesa_ses->cryptoMode = MV_CESA_CRYPTO_CBC;
+			if(cri->cri_klen/8 > MV_CESA_MAX_CRYPTO_KEY_LENGTH) {
+        			printk("%s,%d: CRYPTO key too long.\n", __FILE__, __LINE__);
+        			goto error;
+			}
+			memcpy(cesa_ses->cryptoKey, cri->cri_key, cri->cri_klen/8);
+			dprintk("%s,%d: key length %d \n", __FILE__, __LINE__, cri->cri_klen/8);
+			cesa_ses->cryptoKeyLength = cri->cri_klen/8;
+			encrypt += count;
+			break;
+                case CRYPTO_3DES_CBC:
+			dprintk("%s,%d: (%d) 3DES CBC \n", __FILE__, __LINE__, count);
+			cesa_ocf_cur_ses->cipher_alg = cri->cri_alg;
+			cesa_ocf_cur_ses->ivlen = MV_CESA_3DES_BLOCK_SIZE;
+			cesa_ses->cryptoAlgorithm = MV_CESA_CRYPTO_3DES;
+			cesa_ses->cryptoMode = MV_CESA_CRYPTO_CBC;
+			if(cri->cri_klen/8 > MV_CESA_MAX_CRYPTO_KEY_LENGTH) {
+        			printk("%s,%d: CRYPTO key too long.\n", __FILE__, __LINE__);
+        			goto error;
+			}
+			memcpy(cesa_ses->cryptoKey, cri->cri_key, cri->cri_klen/8);
+			cesa_ses->cryptoKeyLength = cri->cri_klen/8;
+			encrypt += count;
+			break;
+                case CRYPTO_DES_CBC:
+			dprintk("%s,%d: (%d) DES CBC \n", __FILE__, __LINE__, count);
+			cesa_ocf_cur_ses->cipher_alg = cri->cri_alg;
+			cesa_ocf_cur_ses->ivlen = MV_CESA_DES_BLOCK_SIZE;
+			cesa_ses->cryptoAlgorithm = MV_CESA_CRYPTO_DES;
+			cesa_ses->cryptoMode = MV_CESA_CRYPTO_CBC;
+			if(cri->cri_klen/8 > MV_CESA_MAX_CRYPTO_KEY_LENGTH) {
+        			printk("%s,%d: CRYPTO key too long.\n", __FILE__, __LINE__);
+        			goto error;
+			}
+			memcpy(cesa_ses->cryptoKey, cri->cri_key, cri->cri_klen/8);
+			cesa_ses->cryptoKeyLength = cri->cri_klen/8;
+			encrypt += count;
+			break;
+                case CRYPTO_MD5:
+                case CRYPTO_MD5_HMAC:
+			dprintk("%s,%d: (%d) %sMD5 CBC \n", __FILE__, __LINE__, count, (cri->cri_alg != CRYPTO_MD5)? "H-":" ");
+                        cesa_ocf_cur_ses->auth_alg = cri->cri_alg;
+			cesa_ocf_cur_ses->digestlen = (cri->cri_alg == CRYPTO_MD5)? MV_CESA_MD5_DIGEST_SIZE : 12;
+			cesa_ses->macMode = (cri->cri_alg == CRYPTO_MD5)? MV_CESA_MAC_MD5 : MV_CESA_MAC_HMAC_MD5;
+			if(cri->cri_klen/8 > MV_CESA_MAX_CRYPTO_KEY_LENGTH) {
+        			printk("%s,%d: MAC key too long. \n", __FILE__, __LINE__);
+        			goto error;
+			}
+			cesa_ses->macKeyLength = cri->cri_klen/8;
+			memcpy(cesa_ses->macKey, cri->cri_key, cri->cri_klen/8);
+			cesa_ses->digestSize = cesa_ocf_cur_ses->digestlen; 
+			auth += count;
+			break;
+                case CRYPTO_SHA1:
+                case CRYPTO_SHA1_HMAC:
+			dprintk("%s,%d: (%d) %sSHA1 CBC \n", __FILE__, __LINE__, count, (cri->cri_alg != CRYPTO_SHA1)? "H-":" ");
+                        cesa_ocf_cur_ses->auth_alg = cri->cri_alg;
+			cesa_ocf_cur_ses->digestlen = (cri->cri_alg == CRYPTO_SHA1)? MV_CESA_SHA1_DIGEST_SIZE : 12; 
+			cesa_ses->macMode = (cri->cri_alg == CRYPTO_SHA1)? MV_CESA_MAC_SHA1 : MV_CESA_MAC_HMAC_SHA1;
+			if(cri->cri_klen/8 > MV_CESA_MAX_CRYPTO_KEY_LENGTH) {
+        			printk("%s,%d: MAC key too long. \n", __FILE__, __LINE__);
+        			goto error;
+			}
+			cesa_ses->macKeyLength = cri->cri_klen/8;
+			memcpy(cesa_ses->macKey, cri->cri_key, cri->cri_klen/8);
+			cesa_ses->digestSize = cesa_ocf_cur_ses->digestlen;
+			auth += count;
+			break;
+                default:
+                        printk("%s,%d: unknown algo 0x%x\n", __FILE__, __LINE__, cri->cri_alg);
+                        goto error;
+                }
+                cri = cri->cri_next;
+		count++;
+        }
+
+	if((encrypt > 2) || (auth > 2)) {
+		printk("%s,%d: session mode is not supported.\n", __FILE__, __LINE__);
+                goto error;
+	}
+	/* create new sessions in HAL */
+	if(encrypt) {
+		cesa_ses->operation = MV_CESA_CRYPTO_ONLY;
+		/* encrypt session */
+		if(auth == 1) {
+			cesa_ses->operation = MV_CESA_MAC_THEN_CRYPTO;
+		}
+		else if(auth == 2) {
+			cesa_ses->operation = MV_CESA_CRYPTO_THEN_MAC;
+			cesa_ocf_cur_ses->encrypt_tn_auth = 1;
+		}
+		else {
+			cesa_ses->operation = MV_CESA_CRYPTO_ONLY;
+		}
+		cesa_ses->direction = MV_CESA_DIR_ENCODE;
+		status = mvCesaSessionOpen(cesa_ses, &cesa_ocf_cur_ses->sid_encrypt);
+    		if(status != MV_OK) {
+        		printk("%s,%d: Can't open new session - status = 0x%x\n", __FILE__, __LINE__, status);
+        		goto error;
+    		}	
+		/* decrypt session */
+		if( cesa_ses->operation == MV_CESA_MAC_THEN_CRYPTO ) {
+			cesa_ses->operation = MV_CESA_CRYPTO_THEN_MAC;
+		}
+		else if( cesa_ses->operation == MV_CESA_CRYPTO_THEN_MAC ) {
+			cesa_ses->operation = MV_CESA_MAC_THEN_CRYPTO;
+		}
+		cesa_ses->direction = MV_CESA_DIR_DECODE;
+		status = mvCesaSessionOpen(cesa_ses, &cesa_ocf_cur_ses->sid_decrypt);
+		if(status != MV_OK) {
+        		printk("%s,%d: Can't open new session - status = 0x%x\n", __FILE__, __LINE__, status);
+        		goto error;
+    		}
+
+		/* preapre one action sessions for case we will need to split an action */
+#ifdef CESA_OCF_SPLIT
+		if(( cesa_ses->operation == MV_CESA_MAC_THEN_CRYPTO ) || 
+			( cesa_ses->operation == MV_CESA_CRYPTO_THEN_MAC )) {
+			/* open one session for encode and one for decode */
+			cesa_ses->operation = MV_CESA_CRYPTO_ONLY;
+			cesa_ses->direction = MV_CESA_DIR_ENCODE;
+			status = mvCesaSessionOpen(cesa_ses, &cesa_ocf_cur_ses->frag_wa_encrypt);
+    			if(status != MV_OK) {
+        			printk("%s,%d: Can't open new session - status = 0x%x\n", __FILE__, __LINE__, status);
+        			goto error;
+    			}
+
+			cesa_ses->direction = MV_CESA_DIR_DECODE;
+			status = mvCesaSessionOpen(cesa_ses, &cesa_ocf_cur_ses->frag_wa_decrypt);
+    			if(status != MV_OK) {
+        			printk("%s,%d: Can't open new session - status = 0x%x\n", __FILE__, __LINE__, status);
+        			goto error;
+    			}
+			/* open one session for auth */	
+			cesa_ses->operation = MV_CESA_MAC_ONLY;
+			cesa_ses->direction = MV_CESA_DIR_ENCODE;
+			status = mvCesaSessionOpen(cesa_ses, &cesa_ocf_cur_ses->frag_wa_auth);
+			if(status != MV_OK) {
+        			printk("%s,%d: Can't open new session - status = 0x%x\n", __FILE__, __LINE__, status);
+				goto error;
+    			}
+		}
+#endif
+	}
+	else { /* only auth */
+		cesa_ses->operation = MV_CESA_MAC_ONLY;
+		cesa_ses->direction = MV_CESA_DIR_ENCODE;
+        	status = mvCesaSessionOpen(cesa_ses, &cesa_ocf_cur_ses->sid_encrypt);
+		if(status != MV_OK) {
+        		printk("%s,%d: Can't open new session - status = 0x%x\n", __FILE__, __LINE__, status);
+			goto error;
+    		}
+	}
+	
+        return 0;
+error:
+     	cesa_ocf_freesession(NULL, *sid);
+      	return EINVAL;	
+
+}
+
+
+/*
+ * Free a session.
+ */
+static int
+cesa_ocf_freesession(device_t dev, u_int64_t tid)
+{
+        struct cesa_ocf_data *cesa_ocf_cur_ses;
+        u_int32_t sid = CRYPTO_SESID2LID(tid);
+	//unsigned long flags;
+
+        dprintk("%s() %d \n", __FUNCTION__, sid);
+        if ( (sid >= CESA_OCF_MAX_SES) || (cesa_ocf_sessions[sid] == NULL) ) {
+                printk("%s,%d: EINVAL can't free session %d \n", __FILE__, __LINE__, sid);
+                return(EINVAL);
+        }
+
+        /* Silently accept and return */
+        if (sid == 0)
+                return(0);
+
+	/* release session from HAL */
+	cesa_ocf_cur_ses = cesa_ocf_sessions[sid];
+     	if (cesa_ocf_cur_ses->sid_encrypt != -1) {
+		mvCesaSessionClose(cesa_ocf_cur_ses->sid_encrypt);
+	}
+	if (cesa_ocf_cur_ses->sid_decrypt != -1) {
+		mvCesaSessionClose(cesa_ocf_cur_ses->sid_decrypt);
+	}
+     	if (cesa_ocf_cur_ses->frag_wa_encrypt != -1) {
+		mvCesaSessionClose(cesa_ocf_cur_ses->frag_wa_encrypt);
+	}
+	if (cesa_ocf_cur_ses->frag_wa_decrypt != -1) {
+		mvCesaSessionClose(cesa_ocf_cur_ses->frag_wa_decrypt);
+	}
+	if (cesa_ocf_cur_ses->frag_wa_auth != -1) {
+		mvCesaSessionClose(cesa_ocf_cur_ses->frag_wa_auth);
+	}
+
+      	kfree(cesa_ocf_cur_ses);
+	cesa_ocf_sessions[sid] = NULL;
+
+        return 0;
+}
+
+
+/* TDMA Window setup */
+
+static void __init
+setup_tdma_mbus_windows(struct cesa_dev *dev)
+{
+    int i;
+    
+    for (i = 0; i < 4; i++) {
+        writel(0, dev->reg + WINDOW_BASE(i));
+        writel(0, dev->reg + WINDOW_CTRL(i));
+    }
+    
+    for (i = 0; i < dev->plat_data->dram->num_cs; i++) {
+        struct mbus_dram_window *cs = dev->plat_data->dram->cs + i;
+        writel(
+            ((cs->size - 1) & 0xffff0000) |
+            (cs->mbus_attr << 8) |
+            (dev->plat_data->dram->mbus_dram_target_id << 4) | 1,
+            dev->reg + WINDOW_CTRL(i)
+        );
+        writel(cs->base, dev->reg + WINDOW_BASE(i));
+    }
+}
+                                        
+/*
+ * our driver startup and shutdown routines
+ */
+static int
+mv_cesa_ocf_init(struct platform_device *pdev)
+{
+#if defined(CONFIG_MV78200) || defined(CONFIG_MV632X)
+	if (MV_FALSE == mvSocUnitIsMappedToThisCpu(CESA))
+	{
+		dprintk("CESA is not mapped to this CPU\n");
+		return -ENODEV;
+	}		
+#endif
+
+	dprintk("%s\n", __FUNCTION__);
+	memset(&mv_cesa_dev, 0, sizeof(mv_cesa_dev));
+	softc_device_init(&mv_cesa_dev, "MV CESA", 0, mv_cesa_methods);
+	cesa_ocf_id = crypto_get_driverid(softc_get_device(&mv_cesa_dev),CRYPTOCAP_F_HARDWARE);
+
+	if (cesa_ocf_id < 0)
+		panic("MV CESA crypto device cannot initialize!");
+
+	dprintk("%s,%d: cesa ocf device id is %d \n", __FILE__, __LINE__, cesa_ocf_id);
+
+	/* CESA unit is auto power on off */
+#if 0
+	if (MV_FALSE == mvCtrlPwrClckGet(CESA_UNIT_ID,0))
+	{
+		printk("\nWarning CESA %d is Powered Off\n",0);
+		return EINVAL;
+	}
+#endif
+
+	memset(&cesa_device, 0, sizeof(struct cesa_dev));
+	/* Get the IRQ, and crypto memory regions */
+	{
+		struct resource *res;
+		res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "sram");
+		
+		if (!res)
+			return -ENXIO;
+		
+		cesa_device.sram = ioremap(res->start, res->end - res->start + 1);
+		res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "regs");
+		
+		if (!res) {
+		        iounmap(cesa_device.sram);
+			return -ENXIO;
+                }
+                cesa_device.reg = ioremap(res->start, res->end - res->start + 1);
+		cesa_device.irq = platform_get_irq(pdev, 0);
+		cesa_device.plat_data = pdev->dev.platform_data;
+	        setup_tdma_mbus_windows(&cesa_device);	
+		
+	}
+	
+	
+	if( MV_OK != mvCesaInit(CESA_OCF_MAX_SES*5, CESA_Q_SIZE, cesa_device.reg,
+				NULL) ) {
+            	printk("%s,%d: mvCesaInit Failed. \n", __FILE__, __LINE__);
+		return EINVAL;
+	}
+
+	/* clear and unmask Int */
+	MV_REG_WRITE( MV_CESA_ISR_CAUSE_REG, 0);
+#ifndef CESA_OCF_POLLING
+    MV_REG_WRITE( MV_CESA_ISR_MASK_REG, MV_CESA_CAUSE_ACC_DMA_MASK);
+#endif
+#ifdef CESA_OCF_TASKLET
+	tasklet_init(&cesa_ocf_tasklet, cesa_callback, (unsigned int) 0);
+#endif
+	/* register interrupt */
+	if( request_irq( cesa_device.irq, cesa_interrupt_handler,
+                             0, "cesa", &cesa_ocf_id) < 0) {
+            	printk("%s,%d: cannot assign irq %x\n", __FILE__, __LINE__, cesa_device.reg);
+		return EINVAL;
+        }
+
+
+	memset(cesa_ocf_sessions, 0, sizeof(struct cesa_ocf_data *) * CESA_OCF_MAX_SES);
+
+#define	REGISTER(alg) \
+	crypto_register(cesa_ocf_id, alg, 0,0)
+	REGISTER(CRYPTO_AES_CBC);
+	REGISTER(CRYPTO_DES_CBC);
+	REGISTER(CRYPTO_3DES_CBC);
+	REGISTER(CRYPTO_MD5);
+	REGISTER(CRYPTO_MD5_HMAC);
+	REGISTER(CRYPTO_SHA1);
+	REGISTER(CRYPTO_SHA1_HMAC);
+#undef REGISTER
+
+	return 0;
+}
+
+static void
+mv_cesa_ocf_exit(struct platform_device *pdev)
+{
+	dprintk("%s()\n", __FUNCTION__);
+
+	crypto_unregister_all(cesa_ocf_id);
+	cesa_ocf_id = -1;
+	iounmap(cesa_device.reg);
+	iounmap(cesa_device.sram);
+	free_irq(cesa_device.irq, NULL);
+	
+	/* mask and clear Int */
+	MV_REG_WRITE( MV_CESA_ISR_MASK_REG, 0);
+	MV_REG_WRITE( MV_CESA_ISR_CAUSE_REG, 0);
+    	
+
+	if( MV_OK != mvCesaFinish() ) {
+            	printk("%s,%d: mvCesaFinish Failed. \n", __FILE__, __LINE__);
+		return;
+	}
+}
+
+
+void cesa_ocf_debug(void)
+{
+
+#ifdef CESA_OCF_TRACE_DEBUG
+    {
+        int i, j;
+        j = cesaTestTraceIdx;
+        mvOsPrintf("No  Type   rCause   iCause   Proc   Isr   Res     Time     pReady    pProc    pEmpty\n");
+        for(i=0; i<MV_CESA_TEST_TRACE_SIZE; i++)
+        {
+            mvOsPrintf("%02d.  %d   0x%04x   0x%04x   0x%02x   0x%02x   %02d   0x%06x  %p  %p  %p\n",
+                j, cesaTestTrace[j].type, cesaTestTrace[j].realCause,
+                cesaTestTrace[j].idmaCause, 
+                cesaTestTrace[j].resources, cesaTestTrace[j].timeStamp,
+                cesaTestTrace[j].pReqReady, cesaTestTrace[j].pReqProcess, cesaTestTrace[j].pReqEmpty);
+            j++;
+            if(j == MV_CESA_TEST_TRACE_SIZE)
+                j = 0;
+        }
+    }
+#endif
+
+}
+
+static struct platform_driver marvell_cesa = {
+	.probe		= mv_cesa_ocf_init,
+	.remove		= mv_cesa_ocf_exit,
+	.driver		= {
+		.owner	= THIS_MODULE,
+		.name	= "mv_crypto",
+	},
+};
+
+MODULE_ALIAS("platform:mv_crypto");
+
+static int __init mv_cesa_init(void)
+{
+	return platform_driver_register(&marvell_cesa);
+}
+
+module_init(mv_cesa_init);
+
+static void __exit mv_cesa_exit(void)
+{
+	platform_driver_unregister(&marvell_cesa);
+}
+
+module_exit(mv_cesa_exit);
+
+MODULE_LICENSE("GPL");
+MODULE_AUTHOR("Ronen Shitrit");
+MODULE_DESCRIPTION("OCF module for Orion CESA crypto");
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/common/mv802_3.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/common/mv802_3.h
new file mode 100644
index 0000000..3769dde
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/common/mv802_3.h
@@ -0,0 +1,213 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+
+#ifndef __INCmv802_3h
+#define __INCmv802_3h
+
+
+/* includes */
+#include "mvTypes.h"
+
+/* Defines */
+#define MV_MAX_ETH_DATA     1500
+
+/* 802.3 types */
+#define MV_IP_TYPE                  0x0800
+#define MV_IP_ARP_TYPE              0x0806
+#define MV_APPLE_TALK_ARP_TYPE      0x80F3
+#define MV_NOVELL_IPX_TYPE          0x8137
+#define MV_EAPOL_TYPE				0x888e
+
+
+
+/* Encapsulation header for RFC1042 and Ethernet_tunnel */
+
+#define MV_RFC1042_SNAP_HEADER     {0xAA, 0xAA, 0x03, 0x00, 0x00, 0x00}
+
+#define MV_ETH_SNAP_LSB             0xF8
+
+
+#define	MV_MAC_ADDR_SIZE	(6)
+#define MV_MAC_STR_SIZE		(20)
+#define MV_VLAN_HLEN		(4)
+
+/* This macro checks for a multicast mac address    */
+#define MV_IS_MULTICAST_MAC(mac)  (((mac)[0] & 0x1) == 1)
+
+
+/* This macro checks for an broadcast mac address     */
+#define MV_IS_BROADCAST_MAC(mac)            \
+       (((mac)[0] == 0xFF) &&       \
+        ((mac)[1] == 0xFF) &&       \
+        ((mac)[2] == 0xFF) &&       \
+        ((mac)[3] == 0xFF) &&       \
+        ((mac)[4] == 0xFF) &&       \
+        ((mac)[5] == 0xFF))
+
+
+/* Typedefs */
+typedef struct
+{
+    MV_U8     pDA[MV_MAC_ADDR_SIZE];
+    MV_U8     pSA[MV_MAC_ADDR_SIZE];
+    MV_U16    typeOrLen;
+
+} MV_802_3_HEADER;
+
+enum {
+  MV_IP_PROTO_NULL	= 0,    /* Dummy protocol for TCP               */
+  MV_IP_PROTO_ICMP	= 1,    /* Internet Control Message Protocol    */
+  MV_IP_PROTO_IGMP	= 2,    /* Internet Group Management Protocol   */
+  MV_IP_PROTO_IPIP	= 4,    /* IPIP tunnels (older KA9Q tunnels use 94) */
+  MV_IP_PROTO_TCP	= 6,    /* Transmission Control Protocol        */
+  MV_IP_PROTO_EGP	= 8,    /* Exterior Gateway Protocol            */
+  MV_IP_PROTO_PUP	= 12,   /* PUP protocol                         */
+  MV_IP_PROTO_UDP	= 17,   /* User Datagram Protocol               */
+  MV_IP_PROTO_IDP	= 22,   /* XNS IDP protocol                     */
+  MV_IP_PROTO_DCCP	= 33,   /* Datagram Congestion Control Protocol */
+  MV_IP_PROTO_IPV6	= 41,   /* IPv6-in-IPv4 tunnelling              */
+  MV_IP_PROTO_RSVP	= 46,   /* RSVP protocol                        */
+  MV_IP_PROTO_GRE	= 47,   /* Cisco GRE tunnels (rfc 1701,1702)    */
+  MV_IP_PROTO_ESP	= 50,   /* Encapsulation Security Payload protocol */
+  MV_IP_PROTO_AH	= 51,   /* Authentication Header protocol       */
+  MV_IP_PROTO_BEETPH	= 94,   /* IP option pseudo header for BEET     */
+  MV_IP_PROTO_PIM	= 103, 
+  MV_IP_PROTO_COMP	= 108,  /* Compression Header protocol          */
+  MV_IP_PROTO_ZERO_HOP	= 114,  /* Any 0 hop protocol (IANA)            */
+  MV_IP_PROTO_SCTP	= 132,  /* Stream Control Transport Protocol    */
+  MV_IP_PROTO_UDPLITE	= 136,  /* UDP-Lite (RFC 3828)                  */
+
+  MV_IP_PROTO_RAW	= 255,  /* Raw IP packets                       */
+  MV_IP_PROTO_MAX
+};
+
+typedef struct
+{
+    MV_U8   version;
+    MV_U8   tos;
+    MV_U16  totalLength;
+    MV_U16  identifier;
+    MV_U16  fragmentCtrl;
+    MV_U8   ttl;
+    MV_U8   protocol;
+    MV_U16  checksum;
+    MV_U32  srcIP;
+    MV_U32  dstIP;
+
+} MV_IP_HEADER; 
+
+typedef struct
+{       
+    MV_U32 spi;
+    MV_U32 seqNum;
+} MV_ESP_HEADER; 
+
+#define MV_ICMP_ECHOREPLY          0       /* Echo Reply                   */
+#define MV_ICMP_DEST_UNREACH       3       /* Destination Unreachable      */
+#define MV_ICMP_SOURCE_QUENCH      4       /* Source Quench                */
+#define MV_ICMP_REDIRECT           5       /* Redirect (change route)      */
+#define MV_ICMP_ECHO               8       /* Echo Request                 */
+#define MV_ICMP_TIME_EXCEEDED      11      /* Time Exceeded                */
+#define MV_ICMP_PARAMETERPROB      12      /* Parameter Problem            */
+#define MV_ICMP_TIMESTAMP          13      /* Timestamp Request            */
+#define MV_ICMP_TIMESTAMPREPLY     14      /* Timestamp Reply              */
+#define MV_ICMP_INFO_REQUEST       15      /* Information Request          */
+#define MV_ICMP_INFO_REPLY         16      /* Information Reply            */
+#define MV_ICMP_ADDRESS            17      /* Address Mask Request         */
+#define MV_ICMP_ADDRESSREPLY       18      /* Address Mask Reply           */
+
+typedef struct
+{
+    MV_U8   type;
+    MV_U8   code;
+    MV_U16  checksum;
+    MV_U16  id;
+    MV_U16  sequence;
+
+} MV_ICMP_ECHO_HEADER;
+
+typedef struct
+{
+    MV_U16  source;
+    MV_U16  dest;
+    MV_U32  seq;
+    MV_U32  ack_seq;
+    MV_U16  flags;
+    MV_U16  window;
+    MV_U16  chksum;
+    MV_U16  urg_offset;
+
+} MV_TCP_HEADER;
+
+typedef struct
+{
+    MV_U16  source;
+    MV_U16  dest;
+    MV_U16  len;
+    MV_U16  check;
+
+} MV_UDP_HEADER;
+
+#endif /* __INCmv802_3h */
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/common/mvCommon.c b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/common/mvCommon.c
new file mode 100644
index 0000000..dc0e0cf
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/common/mvCommon.c
@@ -0,0 +1,277 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+#include "mvOs.h"
+#include "mv802_3.h"
+#include "mvCommon.h"
+
+
+/*******************************************************************************
+* mvMacStrToHex - Convert MAC format string to hex.
+*
+* DESCRIPTION:
+*		This function convert MAC format string to hex.
+*
+* INPUT:
+*       macStr - MAC address string. Fornat of address string is 
+*                uu:vv:ww:xx:yy:zz, where ":" can be any delimiter.
+*
+* OUTPUT:
+*       macHex - MAC in hex format.
+*
+* RETURN:
+*       None.
+*
+*******************************************************************************/
+MV_STATUS mvMacStrToHex(const char* macStr, MV_U8* macHex)
+{
+    int i;
+    char tmp[3];
+
+    for(i = 0; i < MV_MAC_ADDR_SIZE; i++)
+    {
+        tmp[0] = macStr[(i * 3) + 0];
+        tmp[1] = macStr[(i * 3) + 1];
+        tmp[2] = '\0';
+        macHex[i] = (MV_U8) (strtol(tmp, NULL, 16));
+    }
+    return MV_OK;
+}
+
+/*******************************************************************************
+* mvMacHexToStr - Convert MAC in hex format to string format.
+*
+* DESCRIPTION:
+*		This function convert MAC in hex format to string format.
+*
+* INPUT:
+*       macHex - MAC in hex format.
+*
+* OUTPUT:
+*       macStr - MAC address string. String format is uu:vv:ww:xx:yy:zz.
+*
+* RETURN:
+*       None.
+*
+*******************************************************************************/
+MV_STATUS mvMacHexToStr(MV_U8* macHex, char* macStr)
+{
+	int i;
+
+    for(i = 0; i < MV_MAC_ADDR_SIZE; i++)
+    {
+        mvOsSPrintf(&macStr[i * 3], "%02x:", macHex[i]);
+    }
+    macStr[(i * 3) - 1] = '\0';
+
+    return MV_OK;
+}
+
+/*******************************************************************************
+* mvSizePrint - Print the given size with size unit description.
+*
+* DESCRIPTION:
+*		This function print the given size with size unit description.
+*       FOr example when size paramter is 0x180000, the function prints:
+*       "size 1MB+500KB"
+*
+* INPUT:
+*       size - Size in bytes.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       None.
+*
+*******************************************************************************/
+MV_VOID mvSizePrint(MV_U32 size)
+{
+    mvOsOutput("size ");
+
+    if(size >= _1G)
+    {
+        mvOsOutput("%3dGB ", size / _1G);
+        size %= _1G;
+        if(size)
+            mvOsOutput("+");
+    }
+    if(size >= _1M )
+    {
+        mvOsOutput("%3dMB ", size / _1M);
+        size %= _1M;
+        if(size)
+            mvOsOutput("+");
+    }
+    if(size >= _1K)
+    {
+        mvOsOutput("%3dKB ", size / _1K);
+        size %= _1K;
+        if(size)
+            mvOsOutput("+");
+    }
+    if(size > 0)
+    {
+        mvOsOutput("%3dB ", size);
+    }
+}
+
+/*******************************************************************************
+* mvHexToBin - Convert hex to binary
+*
+* DESCRIPTION:
+*		This function Convert hex to binary.
+*
+* INPUT:
+*       pHexStr - hex buffer pointer.
+*       size    - Size to convert.
+*
+* OUTPUT:
+*       pBin - Binary buffer pointer.
+*
+* RETURN:
+*       None.
+*
+*******************************************************************************/
+MV_VOID mvHexToBin(const char* pHexStr, MV_U8* pBin, int size)
+{
+  	int     j, i;
+    char    tmp[3];
+    MV_U8   byte;
+    
+    for(j=0, i=0; j<size; j++, i+=2)
+    {
+        tmp[0] = pHexStr[i];
+        tmp[1] = pHexStr[i+1];
+        tmp[2] = '\0';
+        byte = (MV_U8) (strtol(tmp, NULL, 16) & 0xFF);
+        pBin[j] =  byte;     
+    }
+}
+
+void     mvAsciiToHex(const char* asciiStr, char* hexStr)
+{
+	int	i=0;
+
+	while(asciiStr[i] != 0)
+	{
+		mvOsSPrintf(&hexStr[i*2], "%02x", asciiStr[i]);
+		i++;
+	}
+	hexStr[i*2] = 0;
+}
+
+
+void    mvBinToHex(const MV_U8* bin, char* hexStr, int size)
+{
+	int i;
+
+    for(i=0; i<size; i++)
+    {
+        mvOsSPrintf(&hexStr[i*2], "%02x", bin[i]);
+    }
+    hexStr[i*2] = '\0';
+}
+
+void    mvBinToAscii(const MV_U8* bin, char* asciiStr, int size)
+{
+	int i;
+ 
+    for(i=0; i<size; i++)
+    {
+        mvOsSPrintf(&asciiStr[i*2], "%c", bin[i]);
+    }
+    asciiStr[i*2] = '\0';
+}
+
+/*******************************************************************************
+* mvLog2 - 
+*
+* DESCRIPTION:
+*	Calculate the Log2 of a given number.
+*
+* INPUT:
+*       num - A number to calculate the Log2 for.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       Log 2 of the input number, or 0xFFFFFFFF if input is 0.
+*
+*******************************************************************************/
+MV_U32 mvLog2(MV_U32	num)
+{
+	MV_U32 result = 0;
+	if(num == 0)
+		return 0xFFFFFFFF;
+	while(num != 1)
+	{
+		num = num >> 1;
+		result++;
+	}
+	return result;
+}
+
+
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/common/mvCommon.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/common/mvCommon.h
new file mode 100644
index 0000000..c8e9ce1
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/common/mvCommon.h
@@ -0,0 +1,308 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+
+
+#ifndef __INCmvCommonh
+#define __INCmvCommonh
+
+#include "mvTypes.h"
+
+/* Swap tool */
+
+/* 16bit nibble swap. For example 0x1234 -> 0x2143                          */
+#define MV_NIBBLE_SWAP_16BIT(X)    (((X&0xf) << 4) |     \
+                                    ((X&0xf0) >> 4) |    \
+                                    ((X&0xf00) << 4) |   \
+                                    ((X&0xf000) >> 4))
+        
+/* 32bit nibble swap. For example 0x12345678 -> 0x21436587                  */
+#define MV_NIBBLE_SWAP_32BIT(X)    (((X&0xf) << 4) |       \
+                                    ((X&0xf0) >> 4) |      \
+                                    ((X&0xf00) << 4) |     \
+                                    ((X&0xf000) >> 4) |    \
+                                    ((X&0xf0000) << 4) |   \
+                                    ((X&0xf00000) >> 4) |  \
+                                    ((X&0xf000000) << 4) | \
+                                    ((X&0xf0000000) >> 4))
+
+/* 16bit byte swap. For example 0x1122 -> 0x2211                            */
+#define MV_BYTE_SWAP_16BIT(X) ((((X)&0xff)<<8) | (((X)&0xff00)>>8))
+
+/* 32bit byte swap. For example 0x11223344 -> 0x44332211                    */
+#define MV_BYTE_SWAP_32BIT(X) ((((X)&0xff)<<24) |                       \
+                               (((X)&0xff00)<<8) |                      \
+                               (((X)&0xff0000)>>8) |                    \
+                               (((X)&0xff000000)>>24))
+
+/* 64bit byte swap. For example 0x11223344.55667788 -> 0x88776655.44332211  */
+#define MV_BYTE_SWAP_64BIT(X) ((l64) ((((X)&0xffULL)<<56) |             \
+                                      (((X)&0xff00ULL)<<40) |           \
+                                      (((X)&0xff0000ULL)<<24) |         \
+                                      (((X)&0xff000000ULL)<<8) |        \
+                                      (((X)&0xff00000000ULL)>>8) |      \
+                                      (((X)&0xff0000000000ULL)>>24) |   \
+                                      (((X)&0xff000000000000ULL)>>40) | \
+                                      (((X)&0xff00000000000000ULL)>>56)))
+
+/* Endianess macros.                                                        */
+#if defined(MV_CPU_LE)
+    #define MV_16BIT_LE(X)  (X) 
+    #define MV_32BIT_LE(X)  (X)
+    #define MV_64BIT_LE(X)  (X)
+    #define MV_16BIT_BE(X)  MV_BYTE_SWAP_16BIT(X)
+    #define MV_32BIT_BE(X)  MV_BYTE_SWAP_32BIT(X)
+    #define MV_64BIT_BE(X)  MV_BYTE_SWAP_64BIT(X)
+#elif defined(MV_CPU_BE)
+    #define MV_16BIT_LE(X)  MV_BYTE_SWAP_16BIT(X) 
+    #define MV_32BIT_LE(X)  MV_BYTE_SWAP_32BIT(X)
+    #define MV_64BIT_LE(X)  MV_BYTE_SWAP_64BIT(X)
+    #define MV_16BIT_BE(X)  (X)
+    #define MV_32BIT_BE(X)  (X)
+    #define MV_64BIT_BE(X)  (X)
+#else
+    #error "CPU endianess isn't defined!\n"
+#endif 
+
+
+/* Bit field definitions */
+#define NO_BIT      0x00000000
+#define BIT0        0x00000001
+#define BIT1        0x00000002
+#define BIT2        0x00000004
+#define BIT3        0x00000008
+#define BIT4        0x00000010
+#define BIT5        0x00000020
+#define BIT6        0x00000040
+#define BIT7        0x00000080
+#define BIT8        0x00000100
+#define BIT9        0x00000200
+#define BIT10       0x00000400
+#define BIT11       0x00000800
+#define BIT12       0x00001000
+#define BIT13       0x00002000
+#define BIT14       0x00004000
+#define BIT15       0x00008000
+#define BIT16       0x00010000
+#define BIT17       0x00020000
+#define BIT18       0x00040000
+#define BIT19       0x00080000
+#define BIT20       0x00100000
+#define BIT21       0x00200000
+#define BIT22       0x00400000
+#define BIT23       0x00800000
+#define BIT24       0x01000000
+#define BIT25       0x02000000
+#define BIT26       0x04000000
+#define BIT27       0x08000000
+#define BIT28       0x10000000
+#define BIT29       0x20000000
+#define BIT30       0x40000000
+#define BIT31       0x80000000
+
+/* Handy sizes */
+#define _1K         0x00000400
+#define _2K         0x00000800
+#define _4K         0x00001000
+#define _8K         0x00002000
+#define _16K        0x00004000
+#define _32K        0x00008000
+#define _64K        0x00010000
+#define _128K       0x00020000
+#define _256K       0x00040000
+#define _512K       0x00080000
+
+#define _1M         0x00100000
+#define _2M         0x00200000
+#define _4M         0x00400000
+#define _8M         0x00800000
+#define _16M        0x01000000
+#define _32M        0x02000000
+#define _64M        0x04000000
+#define _128M       0x08000000
+#define _256M       0x10000000
+#define _512M       0x20000000
+
+#define _1G         0x40000000
+#define _2G         0x80000000
+
+/* Tclock and Sys clock define */
+#define _100MHz     100000000
+#define _125MHz     125000000
+#define _133MHz     133333334
+#define _150MHz     150000000
+#define _160MHz     160000000
+#define _166MHz     166666667
+#define _175MHz     175000000
+#define _178MHz     178000000
+#define _183MHz     183333334
+#define _187MHz     187000000
+#define _192MHz     192000000
+#define _194MHz     194000000
+#define _200MHz     200000000
+#define _233MHz     233333334
+#define _250MHz     250000000
+#define _266MHz     266666667
+#define _300MHz     300000000
+
+/* For better address window table readability */
+#define EN			MV_TRUE
+#define DIS			MV_FALSE
+#define N_A			-1			/* Not applicable */
+
+/* Cache configuration options for memory (DRAM, SRAM, ... ) */
+
+/* Memory uncached, HW or SW cache coherency is not needed */
+#define MV_UNCACHED             0   
+/* Memory cached, HW cache coherency supported in WriteThrough mode */
+#define MV_CACHE_COHER_HW_WT    1
+/* Memory cached, HW cache coherency supported in WriteBack mode */
+#define MV_CACHE_COHER_HW_WB    2
+/* Memory cached, No HW cache coherency, Cache coherency must be in SW */
+#define MV_CACHE_COHER_SW       3
+
+               
+/* Macro for testing aligment. Positive if number is NOT aligned   */
+#define MV_IS_NOT_ALIGN(number, align)      ((number) & ((align) - 1))
+
+/* Macro for alignment up. For example, MV_ALIGN_UP(0x0330, 0x20) = 0x0340   */
+#define MV_ALIGN_UP(number, align)                                          \
+(((number) & ((align) - 1)) ? (((number) + (align)) & ~((align)-1)) : (number))
+
+/* Macro for alignment down. For example, MV_ALIGN_UP(0x0330, 0x20) = 0x0320 */
+#define MV_ALIGN_DOWN(number, align) ((number) & ~((align)-1))
+
+/* This macro returns absolute value                                        */
+#define MV_ABS(number)  (((int)(number) < 0) ? -(int)(number) : (int)(number))
+
+
+/* Bit fields manipulation macros                                           */
+
+/* An integer word which its 'x' bit is set                                 */
+#define MV_BIT_MASK(bitNum)         (1 << (bitNum) )     
+
+/* Checks wheter bit 'x' in integer word is set                             */
+#define MV_BIT_CHECK(word, bitNum)  ( (word) & MV_BIT_MASK(bitNum) )
+
+/* Clear (reset) bit 'x' in integer word (RMW - Read-Modify-Write)          */
+#define MV_BIT_CLEAR(word, bitNum)  ( (word) &= ~(MV_BIT_MASK(bitNum)) )
+
+/* Set bit 'x' in integer word (RMW)                                        */
+#define MV_BIT_SET(word, bitNum)    ( (word) |= MV_BIT_MASK(bitNum) )
+
+/* Invert bit 'x' in integer word (RMW)                                     */
+#define MV_BIT_INV(word, bitNum)    ( (word) ^= MV_BIT_MASK(bitNum) )
+
+/* Get the min between 'a' or 'b'                                           */
+#define MV_MIN(a,b)    (((a) < (b)) ? (a) : (b)) 
+
+/* Get the max between 'a' or 'b'                                           */
+#define MV_MAX(a,b)    (((a) < (b)) ? (b) : (a)) 
+
+/* Temporary */
+#define mvOsDivide(num, div)        \
+({                                  \
+    int i=0, rem=(num);             \
+                                    \
+    while(rem >= (div))             \
+    {                               \
+        rem -= (div);               \
+        i++;                        \
+    }                               \
+    (i);                            \
+})
+
+/* Temporary */
+#define mvOsReminder(num, div)      \
+({                                  \
+    int rem = (num);                \
+                                    \
+    while(rem >= (div))             \
+        rem -= (div);               \
+    (rem);                          \
+})
+
+#define MV_IP_QUAD(ipAddr)    ((ipAddr >> 24) & 0xFF), ((ipAddr >> 16) & 0xFF), \
+                              ((ipAddr >> 8) & 0xFF), ((ipAddr >> 0) & 0xFF)
+
+#define MV_IS_POWER_OF_2(num) ((num != 0) && ((num & (num - 1)) == 0))
+
+#ifndef MV_ASMLANGUAGE
+/* mvCommon API list */
+
+MV_VOID     mvHexToBin(const char* pHexStr, MV_U8* pBin, int size);
+void        mvAsciiToHex(const char* asciiStr, char* hexStr);
+void        mvBinToHex(const MV_U8* bin, char* hexStr, int size);
+void        mvBinToAscii(const MV_U8* bin, char* asciiStr, int size);
+
+MV_STATUS mvMacStrToHex(const char* macStr, MV_U8* macHex);
+MV_STATUS mvMacHexToStr(MV_U8* macHex, char* macStr);
+void        mvSizePrint(MV_U32);
+
+MV_U32 mvLog2(MV_U32 num);
+
+#endif /* MV_ASMLANGUAGE */
+
+
+#endif	/* __INCmvCommonh */
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/common/mvCompVer.txt b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/common/mvCompVer.txt
new file mode 100644
index 0000000..38a9264
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/common/mvCompVer.txt
@@ -0,0 +1,4 @@
+Global HAL Version: FEROCEON_HAL_3_1_7

+Unit HAL Version: 3.1.4

+Description: This component includes an implementation of the unit HAL drivers

+

diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/common/mvDebug.c b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/common/mvDebug.c
new file mode 100644
index 0000000..087f36d
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/common/mvDebug.c
@@ -0,0 +1,326 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+
+
+/* includes */
+#include "mvOs.h"
+#include "mv802_3.h"
+#include "mvCommon.h"
+#include "mvDebug.h"
+
+/* Global variables effect on behave MV_DEBUG_PRINT and MV_DEBUG_CODE macros
+ * mvDebug  - map of bits (one for each module) bit=1 means enable 
+ *          debug code and messages for this module
+ * mvModuleDebug - array of 32 bits varables one for each module
+ */
+MV_U32    mvDebug = 0;
+MV_U32    mvDebugModules[MV_MODULE_MAX];
+ 
+/* Init mvModuleDebug array to default values */
+void    mvDebugInit(void)
+{
+    int     bit;
+
+    mvDebug = 0;
+    for(bit=0; bit<MV_MODULE_MAX; bit++)
+    {
+        mvDebugModules[bit] = MV_DEBUG_FLAG_ERR | MV_DEBUG_FLAG_STATS;
+        mvDebug |= MV_BIT_MASK(bit);
+    }
+}
+ 
+void    mvDebugModuleEnable(MV_MODULE_ID module, MV_BOOL isEnable)
+{    
+    if (isEnable)
+    {
+       MV_BIT_SET(mvDebug, module);               
+    }
+    else
+       MV_BIT_CLEAR(mvDebug, module);                   
+}
+ 
+void    mvDebugModuleSetFlags(MV_MODULE_ID module, MV_U32 flags)
+{ 
+    mvDebugModules[module] |= flags;
+}
+
+void    mvDebugModuleClearFlags(MV_MODULE_ID module, MV_U32 flags)
+{ 
+    mvDebugModules[module] &= ~flags;
+}
+
+/* Dump memory in specific format: 
+ * address: X1X1X1X1 X2X2X2X2 ... X8X8X8X8 
+ */
+void mvDebugMemDump(void* addr, int size, int access)
+{
+    int     i, j;
+    MV_U32  memAddr = (MV_U32)addr;
+
+    if(access == 0)
+        access = 1;
+
+    if( (access != 4) && (access != 2) && (access != 1) )
+    {
+        mvOsPrintf("%d wrong access size. Access must be 1 or 2 or 4\n",
+                    access);
+        return;
+    }
+    memAddr = MV_ALIGN_DOWN( (unsigned int)addr, 4);
+    size = MV_ALIGN_UP(size, 4);
+    addr = (void*)MV_ALIGN_DOWN( (unsigned int)addr, access);
+    while(size > 0)
+    {
+        mvOsPrintf("%08x: ", memAddr);
+        i = 0;
+        /* 32 bytes in the line */
+        while(i < 32)
+        {
+            if(memAddr >= (MV_U32)addr)
+            {
+                switch(access)
+                {
+                    case 1:
+                        if( memAddr == CPU_PHY_MEM(memAddr) )
+                        {
+                            mvOsPrintf("%02x ", MV_MEMIO8_READ(memAddr));
+                        }
+                        else
+                        {
+                            mvOsPrintf("%02x ", *((MV_U8*)memAddr));
+                        }
+                        break;
+
+                    case 2:
+                        if( memAddr == CPU_PHY_MEM(memAddr) )
+                        {
+                            mvOsPrintf("%04x ", MV_MEMIO16_READ(memAddr));
+                        }
+                        else
+                        {
+                            mvOsPrintf("%04x ", *((MV_U16*)memAddr));
+                        }
+                        break;
+
+                    case 4:
+                        if( memAddr == CPU_PHY_MEM(memAddr) )
+                        {
+                            mvOsPrintf("%08x ", MV_MEMIO32_READ(memAddr));
+                        }
+                        else
+                        {
+                            mvOsPrintf("%08x ", *((MV_U32*)memAddr));
+                        }
+                        break;
+                }
+            }
+            else
+            {
+                for(j=0; j<(access*2+1); j++)
+                    mvOsPrintf(" ");
+            }
+            i += access;
+            memAddr += access;
+            size -= access;
+            if(size <= 0)
+                break;
+        }
+        mvOsPrintf("\n");
+    }
+}
+
+void mvDebugPrintBufInfo(BUF_INFO* pBufInfo, int size, int access)
+{
+	if(pBufInfo == NULL)
+	{
+		mvOsPrintf("\n!!! pBufInfo = NULL\n");
+		return;
+	}
+    mvOsPrintf("\n*** pBufInfo=0x%x, cmdSts=0x%08x, pBuf=0x%x, bufSize=%d\n",
+               (unsigned int)pBufInfo, 
+			   (unsigned int)pBufInfo->cmdSts, 
+			   (unsigned int)pBufInfo->pBuff, 
+			   (unsigned int)pBufInfo->bufSize);
+    mvOsPrintf("pData=0x%x, byteCnt=%d, pNext=0x%x, uInfo1=0x%x, uInfo2=0x%x\n",
+               (unsigned int)pBufInfo->pData, 
+			   (unsigned int)pBufInfo->byteCnt, 
+			   (unsigned int)pBufInfo->pNextBufInfo,
+               (unsigned int)pBufInfo->userInfo1, 
+			   (unsigned int)pBufInfo->userInfo2);
+    if(pBufInfo->pData != NULL)
+    {
+        if(size > pBufInfo->byteCnt)
+            size = pBufInfo->byteCnt;
+        mvDebugMemDump(pBufInfo->pData, size, access);
+    }
+}
+
+void mvDebugPrintPktInfo(MV_PKT_INFO* pPktInfo, int size, int access)
+{
+    int frag, len;
+
+	if(pPktInfo == NULL)
+	{
+		mvOsPrintf("\n!!! pPktInfo = NULL\n");
+		return;
+	}
+    mvOsPrintf("\npPkt=%p, stat=0x%08x, numFr=%d, size=%d, pFr=%p, osInfo=0x%lx\n",
+                pPktInfo, pPktInfo->status, pPktInfo->numFrags, pPktInfo->pktSize, 
+                pPktInfo->pFrags, pPktInfo->osInfo);
+    
+    for(frag=0; frag<pPktInfo->numFrags; frag++)
+    {
+        mvOsPrintf("#%2d. bufVirt=%p, bufSize=%d\n", 
+                    frag, pPktInfo->pFrags[frag].bufVirtPtr, 
+                    pPktInfo->pFrags[frag].bufSize);
+        if(size > 0)
+        {
+            len = MV_MIN((int)pPktInfo->pFrags[frag].bufSize, size);
+            mvDebugMemDump(pPktInfo->pFrags[frag].bufVirtPtr, len, access);
+            size -= len;
+        }
+    }
+    
+}
+
+void    mvDebugPrintIpAddr(MV_U32 ipAddr)
+{
+    mvOsPrintf("%d.%d.%d.%d", ((ipAddr >> 24) & 0xFF), ((ipAddr >> 16) & 0xFF),
+                              ((ipAddr >> 8) & 0xFF), ((ipAddr >> 0) & 0xFF));
+}
+
+void    mvDebugPrintMacAddr(const MV_U8* pMacAddr)
+{
+    int     i;
+
+    mvOsPrintf("%02x", (unsigned int)pMacAddr[0]);
+    for(i=1; i<MV_MAC_ADDR_SIZE; i++)
+    {
+        mvOsPrintf(":%02x", pMacAddr[i]);
+    }
+    /* mvOsPrintf("\n");*/
+}
+
+
+/******* There are three functions deals with MV_DEBUG_TIMES structure ********/
+
+/* Reset MV_DEBUG_TIMES entry */
+void mvDebugResetTimeEntry(MV_DEBUG_TIMES* pTimeEntry, int count, char* pName)
+{
+    pTimeEntry->begin = 0;
+    pTimeEntry->count = count;
+    pTimeEntry->end = 0;
+    pTimeEntry->left = pTimeEntry->count;
+    pTimeEntry->total = 0;
+    pTimeEntry->min = 0xFFFFFFFF;
+    pTimeEntry->max = 0x0;
+    strncpy(pTimeEntry->name, pName, sizeof(pTimeEntry->name)-1);
+    pTimeEntry->name[sizeof(pTimeEntry->name)-1] = '\0';
+}
+
+/* Print out MV_DEBUG_TIMES entry */
+void mvDebugPrintTimeEntry(MV_DEBUG_TIMES* pTimeEntry, MV_BOOL isTitle)
+{
+    int     num;
+
+    if(isTitle == MV_TRUE)
+        mvOsPrintf("Event         NumOfEvents       TotalTime         Average       Min       Max\n");
+
+    num = pTimeEntry->count-pTimeEntry->left;
+    if(num > 0)
+    {
+        mvOsPrintf("%-11s     %6u          0x%08lx        %6lu     %6lu    %6lu\n",
+                pTimeEntry->name, num, pTimeEntry->total, pTimeEntry->total/num,
+                pTimeEntry->min, pTimeEntry->max);
+    }   
+}
+
+/* Update MV_DEBUG_TIMES entry */
+void mvDebugUpdateTimeEntry(MV_DEBUG_TIMES* pTimeEntry)
+{
+    MV_U32  delta;
+
+    if(pTimeEntry->left > 0)                                        
+    {                                                                           
+        if(pTimeEntry->end <= pTimeEntry->begin)       
+        {                                                                       
+            delta = pTimeEntry->begin - pTimeEntry->end;
+        }
+        else
+        {
+            delta = ((MV_U32)0x10000 - pTimeEntry->end) + pTimeEntry->begin;
+        }
+        pTimeEntry->total += delta;             
+
+        if(delta < pTimeEntry->min)    
+            pTimeEntry->min = delta;    
+
+        if(delta > pTimeEntry->max)    
+            pTimeEntry->max = delta;      
+
+        pTimeEntry->left--;                                                                                                                 
+    }
+}
+
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/common/mvDebug.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/common/mvDebug.h
new file mode 100644
index 0000000..e4975be
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/common/mvDebug.h
@@ -0,0 +1,178 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+
+
+#ifndef __INCmvDebugh
+#define __INCmvDebugh
+
+/* includes */
+#include "mvTypes.h"
+
+typedef enum 
+{
+    MV_MODULE_INVALID  = -1,
+    MV_MODULE_ETH      = 0,
+    MV_MODULE_IDMA,
+    MV_MODULE_XOR, 
+    MV_MODULE_TWASI,
+    MV_MODULE_MGI,
+    MV_MODULE_USB,
+    MV_MODULE_CESA,
+
+    MV_MODULE_MAX
+}MV_MODULE_ID;
+ 
+/* Define generic flags useful for most of modules */
+#define MV_DEBUG_FLAG_ALL   (0)
+#define MV_DEBUG_FLAG_INIT  (1 << 0)
+#define MV_DEBUG_FLAG_RX    (1 << 1)
+#define MV_DEBUG_FLAG_TX    (1 << 2)
+#define MV_DEBUG_FLAG_ERR   (1 << 3)
+#define MV_DEBUG_FLAG_TRACE (1 << 4)
+#define MV_DEBUG_FLAG_DUMP  (1 << 5)
+#define MV_DEBUG_FLAG_CACHE (1 << 6)
+#define MV_DEBUG_FLAG_IOCTL (1 << 7)
+#define MV_DEBUG_FLAG_STATS (1 << 8)
+
+extern MV_U32  mvDebug; 
+extern MV_U32  mvDebugModules[MV_MODULE_MAX];
+
+#ifdef MV_DEBUG
+# define MV_DEBUG_PRINT(module, flags, msg)     mvOsPrintf msg
+# define MV_DEBUG_CODE(module, flags, code)     code 
+#elif defined(MV_RT_DEBUG)
+# define MV_DEBUG_PRINT(module, flags, msg)                    \
+    if( (mvDebug & (1<<(module))) &&                           \
+        ((mvDebugModules[(module)] & (flags)) == (flags)) )    \
+        mvOsPrintf msg
+# define MV_DEBUG_CODE(module, flags, code)                    \
+    if( (mvDebug & (1<<(module))) &&                           \
+        ((mvDebugModules[(module)] & (flags)) == (flags)) )    \
+        code
+#else
+# define MV_DEBUG_PRINT(module, flags, msg)
+# define MV_DEBUG_CODE(module, flags, code)
+#endif
+
+
+
+/* typedefs */
+
+/*  time measurement structure used to check how much time pass between
+ *  two points
+ */
+typedef struct {
+    char            name[20];   /* name of the entry */
+    unsigned long   begin;      /* time measured on begin point */
+    unsigned long   end;        /* time measured on end point */
+    unsigned long   total;      /* Accumulated time */
+    unsigned long   left;       /* The rest measurement actions */
+    unsigned long   count;      /* Maximum measurement actions */
+    unsigned long   min;        /* Minimum time from begin to end */
+    unsigned long   max;        /* Maximum time from begin to end */
+} MV_DEBUG_TIMES;
+
+
+/* mvDebug.h API list */
+
+/****** Error Recording ******/
+
+/* Dump memory in specific format: 
+ * address: X1X1X1X1 X2X2X2X2 ... X8X8X8X8 
+ */
+void mvDebugMemDump(void* addr, int size, int access);
+
+void mvDebugPrintBufInfo(BUF_INFO* pBufInfo, int size, int access);
+
+void mvDebugPrintPktInfo(MV_PKT_INFO* pPktInfo, int size, int access);
+
+void    mvDebugPrintIpAddr(MV_U32 ipAddr);
+
+void mvDebugPrintMacAddr(const MV_U8* pMacAddr);
+
+/**** There are three functions deals with MV_DEBUG_TIMES structure ****/
+
+/* Reset MV_DEBUG_TIMES entry */
+void mvDebugResetTimeEntry(MV_DEBUG_TIMES* pTimeEntry, int count, char* name);
+
+/* Update MV_DEBUG_TIMES entry */
+void mvDebugUpdateTimeEntry(MV_DEBUG_TIMES* pTimeEntry);
+
+/* Print out MV_DEBUG_TIMES entry */
+void mvDebugPrintTimeEntry(MV_DEBUG_TIMES* pTimeEntry, MV_BOOL isTitle);
+
+
+/******** General ***********/
+
+/* Change value of mvDebugPrint global variable */
+
+void    mvDebugInit(void);
+void    mvDebugModuleEnable(MV_MODULE_ID module, MV_BOOL isEnable);
+void    mvDebugModuleSetFlags(MV_MODULE_ID module, MV_U32 flags);
+void    mvDebugModuleClearFlags(MV_MODULE_ID module, MV_U32 flags);
+
+
+#endif /* __INCmvDebug.h */
+
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/common/mvDeviceId.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/common/mvDeviceId.h
new file mode 100644
index 0000000..4782094
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/common/mvDeviceId.h
@@ -0,0 +1,225 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+        this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+#ifndef __INCmvDeviceIdh
+#define __INCmvDeviceIdh
+
+#ifdef __cplusplus
+extern "C" {
+#endif /* __cplusplus */
+
+/* defines  */
+#define MARVELL_VEN_ID		    0x11ab
+
+/* Disco-3 */
+#define MV64460_DEV_ID          	0x6480
+#define MV64460B_DEV_ID         	0x6485
+#define MV64430_DEV_ID          	0x6420
+
+/* Disco-5 */
+#define MV64560_DEV_ID          	0x6450
+
+/* Disco-6 */
+#define MV64660_DEV_ID          	0x6460
+
+/* Orion */        
+#define MV_1181_DEV_ID          	0x1181
+#define MV_5181_DEV_ID          	0x5181
+#define MV_5281_DEV_ID          	0x5281
+#define MV_5182_DEV_ID          	0x5182
+#define MV_8660_DEV_ID          	0x8660
+#define MV_5180_DEV_ID          	0x5180
+#define MV_5082_DEV_ID          	0x5082
+#define MV_1281_DEV_ID          	0x1281
+#define MV_6082_DEV_ID          	0x6082
+#define MV_6183_DEV_ID          	0x6183
+#define MV_6183L_DEV_ID          	0x6083
+
+#define MV_5281_D0_REV          	0x4
+#define MV_5281_D0_ID           	((MV_5281_DEV_ID << 16) | MV_5281_D0_REV)
+#define MV_5281_D0_NAME         "88F5281 D0"
+
+#define MV_5281_D1_REV          	0x5
+#define MV_5281_D1_ID           	((MV_5281_DEV_ID << 16) | MV_5281_D1_REV)
+#define MV_5281_D1_NAME         "88F5281 D1"
+
+#define MV_5281_D2_REV          	0x6
+#define MV_5281_D2_ID           	((MV_5281_DEV_ID << 16) | MV_5281_D2_REV)
+#define MV_5281_D2_NAME         "88F5281 D2"
+
+
+#define MV_5181L_A0_REV         	0x8 /* need for PCIE Er */
+#define MV_5181_A1_REV          	0x1 /* for USB Er ..*/
+#define MV_5181_B0_REV          	0x2
+#define MV_5181_B1_REV          	0x3
+#define MV_5182_A1_REV          	0x1
+#define MV_5180N_B1_REV         	0x3
+#define MV_5181L_A0_ID          	((MV_5181_DEV_ID << 16) | MV_5181L_A0_REV)
+
+
+
+/* kw */
+#define MV_6281_DEV_ID          	0x6281
+#define MV_6192_DEV_ID          	0x6192
+#define MV_6190_DEV_ID          	0x6190
+#define MV_6180_DEV_ID          	0x6180
+
+#define MV_6281_A0_REV         		0x2
+#define MV_6281_A0_ID          		((MV_6281_DEV_ID << 16) | MV_6281_A0_REV)
+#define MV_6281_A0_NAME         	"88F6281 A0"
+
+#define MV_6192_A0_REV         		0x2
+#define MV_6192_A0_ID          		((MV_6192_DEV_ID << 16) | MV_6192_A0_REV)
+#define MV_6192_A0_NAME         	"88F6192 A0"
+
+#define MV_6190_A0_REV         		0x2
+#define MV_6190_A0_ID          		((MV_6190_DEV_ID << 16) | MV_6190_A0_REV)
+#define MV_6190_A0_NAME         	"88F6190 A0"
+
+#define MV_6180_A0_REV         		0x2
+#define MV_6180_A0_ID          		((MV_6180_DEV_ID << 16) | MV_6180_A0_REV)
+#define MV_6180_A0_NAME         	"88F6180 A0"
+
+#define MV_6281_A1_REV              0x3
+#define MV_6281_A1_ID               ((MV_6281_DEV_ID << 16) | MV_6281_A1_REV)
+#define MV_6281_A1_NAME             "88F6281 A1"
+
+#define MV_6192_A1_REV              0x3
+#define MV_6192_A1_ID               ((MV_6192_DEV_ID << 16) | MV_6192_A1_REV)
+#define MV_6192_A1_NAME             "88F6192 A1"
+
+#define MV_6190_A1_REV              0x3
+#define MV_6190_A1_ID               ((MV_6190_DEV_ID << 16) | MV_6190_A1_REV)
+#define MV_6190_A1_NAME             "88F6190 A1"
+
+#define MV_6180_A1_REV              0x3
+#define MV_6180_A1_ID               ((MV_6180_DEV_ID << 16) | MV_6180_A1_REV)
+#define MV_6180_A1_NAME             "88F6180 A1" 
+
+#define MV_88F6XXX_A0_REV         	0x2
+#define MV_88F6XXX_A1_REV         	0x3
+/* Disco-Duo */
+#define MV_78XX0_ZY_DEV_ID       0x6381
+#define MV_78XX0_ZY_NAME         "MV78X00"
+
+#define MV_78XX0_Z0_REV         0x1
+#define MV_78XX0_Z0_ID          ((MV_78XX0_ZY_DEV_ID << 16) | MV_78XX0_Z0_REV)
+#define MV_78XX0_Z0_NAME        "78X00 Z0"
+
+#define MV_78XX0_Y0_REV         0x2
+#define MV_78XX0_Y0_ID          ((MV_78XX0_ZY_DEV_ID << 16) | MV_78XX0_Y0_REV)
+#define MV_78XX0_Y0_NAME        "78X00 Y0"
+
+#define MV_78XX0_DEV_ID       	0x7800
+#define MV_78XX0_NAME         	"MV78X00"
+
+#define MV_76100_DEV_ID      	0x7610
+#define MV_78200_DEV_ID      	0x7820
+#define MV_78100_DEV_ID      	0x7810
+#define MV_78XX0_A0_REV		0x1
+#define MV_78XX0_A1_REV		0x2
+
+#define MV_76100_NAME		"MV76100"
+#define MV_78100_NAME		"MV78100"
+#define MV_78200_NAME		"MV78200"
+
+#define MV_76100_A0_ID		((MV_76100_DEV_ID << 16) | MV_78XX0_A0_REV)
+#define MV_78100_A0_ID		((MV_78100_DEV_ID << 16) | MV_78XX0_A0_REV)
+#define MV_78200_A0_ID		((MV_78200_DEV_ID << 16) | MV_78XX0_A0_REV)
+
+#define MV_76100_A1_ID		((MV_76100_DEV_ID << 16) | MV_78XX0_A1_REV)
+#define MV_78100_A1_ID		((MV_78100_DEV_ID << 16) | MV_78XX0_A1_REV)
+#define MV_78200_A1_ID		((MV_78200_DEV_ID << 16) | MV_78XX0_A1_REV)
+
+#define MV_76100_A0_NAME	"MV76100 A0"
+#define MV_78100_A0_NAME	"MV78100 A0"
+#define MV_78200_A0_NAME	"MV78200 A0"
+#define MV_78XX0_A0_NAME	"MV78XX0 A0"
+
+#define MV_76100_A1_NAME	"MV76100 A1"
+#define MV_78100_A1_NAME	"MV78100 A1"
+#define MV_78200_A1_NAME	"MV78200 A1"
+#define MV_78XX0_A1_NAME	"MV78XX0 A1"
+
+/*MV88F632X family*/
+#define MV_6321_DEV_ID      	0x6321
+#define MV_6322_DEV_ID      	0x6322
+#define MV_6323_DEV_ID      	0x6323
+
+#define MV_6321_NAME		"88F6321"
+#define MV_6322_NAME		"88F6322"
+#define MV_6323_NAME		"88F6323"
+
+#define MV_632X_A1_REV		0x2
+
+#define MV_6321_A1_ID		((MV_6321_DEV_ID << 16) | MV_632X_A1_REV)
+#define MV_6322_A1_ID		((MV_6322_DEV_ID << 16) | MV_632X_A1_REV)
+#define MV_6323_A1_ID		((MV_6323_DEV_ID << 16) | MV_632X_A1_REV)
+
+#define MV_6321_A1_NAME		"88F6321 A1"
+#define MV_6322_A1_NAME		"88F6322 A1"
+#define MV_6323_A1_NAME		"88F6323 A1"
+
+
+#endif /* __INCmvDeviceIdh */
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/common/mvHalVer.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/common/mvHalVer.h
new file mode 100644
index 0000000..3bfcfe1
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/common/mvHalVer.h
@@ -0,0 +1,73 @@
+/*******************************************************************************

+Copyright (C) Marvell International Ltd. and its affiliates

+

+This software file (the "File") is owned and distributed by Marvell

+International Ltd. and/or its affiliates ("Marvell") under the following

+alternative licensing terms.  Once you have made an election to distribute the

+File under one of the following license alternatives, please (i) delete this

+introductory statement regarding license alternatives, (ii) delete the two

+license alternatives that you have not elected to use and (iii) preserve the

+Marvell copyright notice above.

+

+********************************************************************************

+Marvell Commercial License Option

+

+If you received this File from Marvell and you have entered into a commercial

+license agreement (a "Commercial License") with Marvell, the File is licensed

+to you under the terms of the applicable Commercial License.

+

+********************************************************************************

+Marvell GPL License Option

+

+If you received this File from Marvell, you may opt to use, redistribute and/or

+modify this File in accordance with the terms and conditions of the General

+Public License Version 2, June 1991 (the "GPL License"), a copy of which is

+available along with the File in the license.txt file or by writing to the Free

+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or

+on the worldwide web at http://www.gnu.org/licenses/gpl.txt.

+

+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED

+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY

+DISCLAIMED.  The GPL License provides additional details about this warranty

+disclaimer.

+********************************************************************************

+Marvell BSD License Option

+

+If you received this File from Marvell, you may opt to use, redistribute and/or

+modify this File under the following licensing terms.

+Redistribution and use in source and binary forms, with or without modification,

+are permitted provided that the following conditions are met:

+

+    *   Redistributions of source code must retain the above copyright notice,

+	    this list of conditions and the following disclaimer.

+

+    *   Redistributions in binary form must reproduce the above copyright

+        notice, this list of conditions and the following disclaimer in the

+        documentation and/or other materials provided with the distribution.

+

+    *   Neither the name of Marvell nor the names of its contributors may be

+        used to endorse or promote products derived from this software without

+        specific prior written permission.

+

+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND

+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED

+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE

+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR

+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES

+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;

+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON

+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT

+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS

+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

+

+*******************************************************************************/

+

+

+#ifndef __INCmvHalVerh

+#define __INCmvHalVerh

+

+/* Defines */

+#define MV_HAL_VERSION			"FEROCEON_HAL_3_1_7"

+#define MV_RELEASE_BASELINE		"SoCandControllers_FEROCEON_RELEASE_7_9_2009_KW_4_3_4_DD_2_1_4_6183_1_1_4"

+

+#endif /* __INCmvHalVerh */
\ No newline at end of file
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/common/mvStack.c b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/common/mvStack.c
new file mode 100644
index 0000000..41ca7ce
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/common/mvStack.c
@@ -0,0 +1,100 @@
+/******************************************************************************* 
+*                   Copyright 2003, Marvell Semiconductor Israel LTD.          * 
+* THIS CODE CONTAINS CONFIDENTIAL INFORMATION OF MARVELL.                      * 
+* NO RIGHTS ARE GRANTED HEREIN UNDER ANY PATENT, MASK WORK RIGHT OR COPYRIGHT  * 
+* OF MARVELL OR ANY THIRD PARTY. MARVELL RESERVES THE RIGHT AT ITS SOLE        * 
+* DISCRETION TO REQUEST THAT THIS CODE BE IMMEDIATELY RETURNED TO MARVELL.     * 
+* THIS CODE IS PROVIDED "AS IS". MARVELL MAKES NO WARRANTIES, EXPRESSED,       * 
+* IMPLIED OR OTHERWISE, REGARDING ITS ACCURACY, COMPLETENESS OR PERFORMANCE.   * 
+*                                                                              * 
+* MARVELL COMPRISES MARVELL TECHNOLOGY GROUP LTD. (MTGL) AND ITS SUBSIDIARIES, * 
+* MARVELL INTERNATIONAL LTD. (MIL), MARVELL TECHNOLOGY, INC. (MTI), MARVELL    * 
+* SEMICONDUCTOR, INC. (MSI), MARVELL ASIA PTE LTD. (MAPL), MARVELL JAPAN K.K.  * 
+* (MJKK), MARVELL SEMICONDUCTOR ISRAEL LTD (MSIL).                             * 
+********************************************************************************
+* mvQueue.c
+*
+* FILENAME:    $Workfile: mvStack.c $                     
+* REVISION:    $Revision: 1.1 $                              
+* LAST UPDATE: $Modtime:  $                  
+*                                                          
+* DESCRIPTION:                                             
+*     This file implements simple Stack LIFO functionality.
+*******************************************************************************/
+
+/* includes */
+#include "mvOs.h"
+#include "mvTypes.h"
+#include "mvDebug.h"
+#include "mvStack.h"
+
+/* defines  */
+
+
+/* Public functions */
+
+
+/* Purpose: Create new stack
+ * Inputs:
+ *	- MV_U32	noOfElements	- maximum number of elements in the stack.
+ *                              Each element 4 bytes size
+ * Return: void* - pointer to created stack.
+ */
+void*   mvStackCreate(int numOfElements)
+{
+	MV_STACK*   pStack;
+    MV_U32*     pStackElements;
+
+    pStack = (MV_STACK*)mvOsMalloc(sizeof(MV_STACK));
+    pStackElements = (MV_U32*)mvOsMalloc(numOfElements*sizeof(MV_U32));
+    if( (pStack == NULL) || (pStackElements == NULL) )
+    {
+	    mvOsPrintf("mvStack: Can't create new stack\n");
+        return NULL;
+    }
+    memset(pStackElements, 0, numOfElements*sizeof(MV_U32));
+    pStack->numOfElements = numOfElements;
+    pStack->stackIdx = 0;
+    pStack->stackElements = pStackElements;
+
+	return pStack;
+}
+
+/* Purpose: Delete existing stack
+ * Inputs:
+ *	- void* 	stackHndl 	- Stack handle as returned by "mvStackCreate()" function
+ *
+ * Return: MV_STATUS  	MV_NOT_FOUND - Failure. StackHandle is not valid.
+ *						MV_OK        - Success.
+ */
+MV_STATUS   mvStackDelete(void* stackHndl)
+{
+	MV_STACK*   pStack = (MV_STACK*)stackHndl;
+
+	if( (pStack == NULL) || (pStack->stackElements == NULL) )
+		return MV_NOT_FOUND;
+
+    mvOsFree(pStack->stackElements);
+    mvOsFree(pStack);
+
+    return MV_OK;
+}
+
+
+/* PrintOut status of the stack */
+void    mvStackStatus(void* stackHndl, MV_BOOL isPrintElements)
+{
+	int			i;
+    MV_STACK*   pStack = (MV_STACK*)stackHndl;
+
+    mvOsPrintf("StackHandle=%p, pElements=%p, numElements=%d, stackIdx=%d\n",
+                stackHndl, pStack->stackElements, pStack->numOfElements, 
+                pStack->stackIdx);
+    if(isPrintElements == MV_TRUE)
+    {
+        for(i=0; i<pStack->stackIdx; i++)
+        {
+            mvOsPrintf("%3d. Value=0x%x\n", i, pStack->stackElements[i]);
+        }
+    }
+}
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/common/mvStack.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/common/mvStack.h
new file mode 100644
index 0000000..e247e61
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/common/mvStack.h
@@ -0,0 +1,140 @@
+/******************************************************************************* 
+*                   Copyright 2003, Marvell Semiconductor Israel LTD.          * 
+* THIS CODE CONTAINS CONFIDENTIAL INFORMATION OF MARVELL.                      * 
+* NO RIGHTS ARE GRANTED HEREIN UNDER ANY PATENT, MASK WORK RIGHT OR COPYRIGHT  * 
+* OF MARVELL OR ANY THIRD PARTY. MARVELL RESERVES THE RIGHT AT ITS SOLE        * 
+* DISCRETION TO REQUEST THAT THIS CODE BE IMMEDIATELY RETURNED TO MARVELL.     * 
+* THIS CODE IS PROVIDED "AS IS". MARVELL MAKES NO WARRANTIES, EXPRESSED,       * 
+* IMPLIED OR OTHERWISE, REGARDING ITS ACCURACY, COMPLETENESS OR PERFORMANCE.   * 
+*                                                                              * 
+* MARVELL COMPRISES MARVELL TECHNOLOGY GROUP LTD. (MTGL) AND ITS SUBSIDIARIES, * 
+* MARVELL INTERNATIONAL LTD. (MIL), MARVELL TECHNOLOGY, INC. (MTI), MARVELL    * 
+* SEMICONDUCTOR, INC. (MSI), MARVELL ASIA PTE LTD. (MAPL), MARVELL JAPAN K.K.  * 
+* (MJKK), MARVELL SEMICONDUCTOR ISRAEL LTD (MSIL).                             * 
+********************************************************************************
+* mvStack.h - Header File for :
+*
+* FILENAME:    $Workfile: mvStack.h $
+* REVISION:    $Revision: 1.1 $
+* LAST UPDATE: $Modtime:  $
+*
+* DESCRIPTION:
+*     This file defines simple Stack (LIFO) functionality.
+*
+*******************************************************************************/
+
+#ifndef __mvStack_h__
+#define __mvStack_h__
+
+
+/* includes */
+#include "mvTypes.h"
+
+
+/* defines  */
+
+
+/* typedefs */
+/* Data structure describes general purpose Stack */
+typedef struct 
+{
+    int     stackIdx;
+    int     numOfElements;
+    MV_U32* stackElements;
+} MV_STACK;
+
+static INLINE MV_BOOL mvStackIsFull(void* stackHndl)
+{	
+    MV_STACK*   pStack = (MV_STACK*)stackHndl;
+
+    if(pStack->stackIdx == pStack->numOfElements)
+        return MV_TRUE;
+
+    return MV_FALSE;
+}
+
+static INLINE MV_BOOL mvStackIsEmpty(void* stackHndl)
+{	
+    MV_STACK*   pStack = (MV_STACK*)stackHndl;
+
+    if(pStack->stackIdx == 0)
+        return MV_TRUE;
+
+    return MV_FALSE;
+}
+/* Purpose: Push new element to stack
+ * Inputs:
+ *	- void* 	stackHndl 	- Stack handle as returned by "mvStackCreate()" function.
+ *	- MV_U32	value		- New element.
+ *
+ * Return: MV_STATUS  	MV_FULL - Failure. Stack is full.
+ *						MV_OK   - Success. Element is put to stack.
+ */
+static INLINE void mvStackPush(void* stackHndl, MV_U32 value)
+{	
+    MV_STACK*   pStack = (MV_STACK*)stackHndl;
+
+#ifdef MV_RT_DEBUG
+    if(pStack->stackIdx == pStack->numOfElements)
+    {
+        mvOsPrintf("mvStackPush: Stack is FULL\n");
+        return;
+    }
+#endif /* MV_RT_DEBUG */
+
+    pStack->stackElements[pStack->stackIdx] = value;
+    pStack->stackIdx++;
+}
+
+/* Purpose: Pop element from the top of stack and copy it to "pValue"
+ * Inputs:
+ *	- void* 	stackHndl 	- Stack handle as returned by "mvStackCreate()" function.
+ *	- MV_U32	value		- Element in the top of stack.
+ *
+ * Return: MV_STATUS  	MV_EMPTY - Failure. Stack is empty.
+ *						MV_OK    - Success. Element is removed from the stack and
+ *									copied to pValue argument
+ */
+static INLINE MV_U32   mvStackPop(void* stackHndl)
+{
+    MV_STACK*   pStack = (MV_STACK*)stackHndl;
+
+#ifdef MV_RT_DEBUG
+    if(pStack->stackIdx == 0)
+    {
+        mvOsPrintf("mvStackPop: Stack is EMPTY\n");
+        return 0;
+    }
+#endif /* MV_RT_DEBUG */
+
+    pStack->stackIdx--;
+    return pStack->stackElements[pStack->stackIdx];
+}
+
+static INLINE int       mvStackIndex(void* stackHndl)
+{
+    MV_STACK*   pStack = (MV_STACK*)stackHndl;
+
+    return pStack->stackIdx;
+}
+
+static INLINE int       mvStackFreeElements(void* stackHndl)
+{
+    MV_STACK*   pStack = (MV_STACK*)stackHndl;
+
+    return (pStack->numOfElements - pStack->stackIdx);
+}
+
+/* mvStack.h API list */
+
+/* Create new Stack */
+void*       mvStackCreate(int numOfElements);
+
+/* Delete existing stack */
+MV_STATUS   mvStackDelete(void* stackHndl);
+
+/* Print status of the stack */
+void        mvStackStatus(void* stackHndl, MV_BOOL isPrintElements);
+
+#endif /* __mvStack_h__ */
+
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/common/mvTypes.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/common/mvTypes.h
new file mode 100644
index 0000000..de212a1
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/common/mvTypes.h
@@ -0,0 +1,245 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or
+modify this File in accordance with the terms and conditions of the General
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is
+available along with the File in the license.txt file or by writing to the Free
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt.
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY
+DISCLAIMED.  The GPL License provides additional details about this warranty
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or
+modify this File under the following licensing terms.
+Redistribution and use in source and binary forms, with or without modification,
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer.
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution.
+
+    *   Neither the name of Marvell nor the names of its contributors may be
+        used to endorse or promote products derived from this software without
+        specific prior written permission.
+
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+
+#ifndef __INCmvTypesh
+#define __INCmvTypesh
+
+/* Defines */
+
+/* The following is a list of Marvell status    */
+#define MV_ERROR		    (-1)
+#define MV_OK			    (0x00)  /* Operation succeeded                   */
+#define MV_FAIL			    (0x01)	/* Operation failed                      */
+#define MV_BAD_VALUE        (0x02)  /* Illegal value (general)               */
+#define MV_OUT_OF_RANGE     (0x03)  /* The value is out of range             */
+#define MV_BAD_PARAM        (0x04)  /* Illegal parameter in function called  */
+#define MV_BAD_PTR          (0x05)  /* Illegal pointer value                 */
+#define MV_BAD_SIZE         (0x06)  /* Illegal size                          */
+#define MV_BAD_STATE        (0x07)  /* Illegal state of state machine        */
+#define MV_SET_ERROR        (0x08)  /* Set operation failed                  */
+#define MV_GET_ERROR        (0x09)  /* Get operation failed                  */
+#define MV_CREATE_ERROR     (0x0A)  /* Fail while creating an item           */
+#define MV_NOT_FOUND        (0x0B)  /* Item not found                        */
+#define MV_NO_MORE          (0x0C)  /* No more items found                   */
+#define MV_NO_SUCH          (0x0D)  /* No such item                          */
+#define MV_TIMEOUT          (0x0E)  /* Time Out                              */
+#define MV_NO_CHANGE        (0x0F)  /* Parameter(s) is already in this value */
+#define MV_NOT_SUPPORTED    (0x10)  /* This request is not support           */
+#define MV_NOT_IMPLEMENTED  (0x11)  /* Request supported but not implemented */
+#define MV_NOT_INITIALIZED  (0x12)  /* The item is not initialized           */
+#define MV_NO_RESOURCE      (0x13)  /* Resource not available (memory ...)   */
+#define MV_FULL             (0x14)  /* Item is full (Queue or table etc...)  */
+#define MV_EMPTY            (0x15)  /* Item is empty (Queue or table etc...) */
+#define MV_INIT_ERROR       (0x16)  /* Error occured while INIT process      */
+#define MV_HW_ERROR         (0x17)  /* Hardware error                        */
+#define MV_TX_ERROR         (0x18)  /* Transmit operation not succeeded      */
+#define MV_RX_ERROR         (0x19)  /* Recieve operation not succeeded       */
+#define MV_NOT_READY	    (0x1A)	/* The other side is not ready yet       */
+#define MV_ALREADY_EXIST    (0x1B)  /* Tried to create existing item         */
+#define MV_OUT_OF_CPU_MEM   (0x1C)  /* Cpu memory allocation failed.         */
+#define MV_NOT_STARTED      (0x1D)  /* Not started yet         */
+#define MV_BUSY             (0x1E)  /* Item is busy.                         */
+#define MV_TERMINATE        (0x1F)  /* Item terminates it's work.            */
+#define MV_NOT_ALIGNED      (0x20)  /* Wrong alignment                       */
+#define MV_NOT_ALLOWED      (0x21)  /* Operation NOT allowed                 */
+#define MV_WRITE_PROTECT    (0x22)  /* Write protected                       */
+
+
+#define MV_INVALID  (int)(-1)
+
+#define MV_FALSE	0
+#define MV_TRUE     (!(MV_FALSE))
+
+
+#ifndef NULL
+#define NULL ((void*)0)
+#endif
+
+
+#ifndef MV_ASMLANGUAGE
+/* typedefs */
+
+typedef char  MV_8;
+typedef unsigned char	MV_U8;
+
+typedef int		MV_32;
+typedef unsigned int	MV_U32;
+
+typedef short		MV_16;
+typedef unsigned short	MV_U16;
+
+#ifdef MV_PPC64
+typedef long		MV_64;
+typedef unsigned long	MV_U64;
+#else
+typedef long long		MV_64;
+typedef unsigned long long	MV_U64;
+#endif
+
+typedef long		MV_LONG;	/* 32/64 */
+typedef unsigned long	MV_ULONG;	/* 32/64 */
+
+typedef int     MV_STATUS;
+typedef int     MV_BOOL;
+typedef void    MV_VOID;
+typedef float   MV_FLOAT;
+
+typedef int 	(*MV_FUNCPTR) (void);	  /* ptr to function returning int   */
+typedef void 	(*MV_VOIDFUNCPTR) (void); /* ptr to function returning void  */
+typedef double 	(*MV_DBLFUNCPTR) (void);  /* ptr to function returning double*/
+typedef float 	(*MV_FLTFUNCPTR) (void);  /* ptr to function returning float */
+
+typedef MV_U32 MV_KHZ;
+typedef MV_U32 MV_MHZ;
+typedef MV_U32 MV_HZ;
+
+
+/* This enumerator describes the set of commands that can be applied on   	*/
+/* an engine (e.g. IDMA, XOR). Appling a comman depends on the current   	*/
+/* status (see MV_STATE enumerator)                      					*/
+/* Start can be applied only when status is IDLE                         */
+/* Stop can be applied only when status is IDLE, ACTIVE or PAUSED        */
+/* Pause can be applied only when status is ACTIVE                          */
+/* Restart can be applied only when status is PAUSED                        */
+typedef enum _mvCommand
+{
+    MV_START,              /* Start	*/
+    MV_STOP,               /* Stop     */
+    MV_PAUSE,              /* Pause    */
+    MV_RESTART             /* Restart  */
+} MV_COMMAND;
+
+/* This enumerator describes the set of state conditions.					*/
+/* Moving from one state to other is stricted.   							*/
+typedef enum _mvState
+{
+    MV_IDLE,
+    MV_ACTIVE,
+    MV_PAUSED,
+    MV_UNDEFINED_STATE
+} MV_STATE;
+
+
+/* This structure describes address space window. Window base can be        */
+/* 64 bit, window size up to 4GB                                            */
+typedef struct _mvAddrWin
+{
+    MV_U32      baseLow;    /* 32bit base low       */
+    MV_U32      baseHigh;   /* 32bit base high      */
+    MV_U32      size;       /* 32bit size           */
+}MV_ADDR_WIN;
+
+/* This binary enumerator describes protection attribute status             */
+typedef enum _mvProtRight
+{
+    ALLOWED,        /* Protection attribute allowed                         */
+    FORBIDDEN       /* Protection attribute forbidden                       */
+}MV_PROT_RIGHT;
+
+/* Unified struct for Rx and Tx packet operations. The user is required to 	*/
+/* be familier only with Tx/Rx descriptor command status.               	*/
+typedef struct _bufInfo
+{
+    MV_U32   cmdSts;        /* Tx/Rx command status                                     */
+        MV_U16   byteCnt;       /* Size of valid data in the buffer     */
+    MV_U16   bufSize;       /* Total size of the buffer             */
+    MV_U8    *pBuff;            /* Pointer to Buffer                    */
+    MV_U8    *pData;            /* Pointer to data in the Buffer        */
+    MV_U32   userInfo1;         /* Tx/Rx attached user information 1    */
+    MV_U32   userInfo2;         /* Tx/Rx attached user information 2    */
+    struct _bufInfo *pNextBufInfo;  /* Next buffer in packet            */
+} BUF_INFO;
+
+/* This structure contains information describing one of buffers
+ * (fragments) they are built Ethernet packet.
+ */
+typedef struct
+{
+     MV_U8*	    bufVirtPtr;
+     MV_ULONG	bufPhysAddr;
+     MV_U32   	bufSize;
+     MV_U32     dataSize;
+     MV_U32		memHandle;
+	 MV_32      bufAddrShift;
+} MV_BUF_INFO;
+
+/* This structure contains information describing Ethernet packet.
+ * The packet can be divided for few buffers (fragments)
+ */
+typedef struct
+{
+    MV_ULONG   	osInfo;
+    MV_BUF_INFO *pFrags;
+    MV_U32      status;
+    MV_U16      pktSize;
+    MV_U16      numFrags;
+    MV_U32      ownerId;
+    MV_U32      fragIP;
+} MV_PKT_INFO;
+
+#endif /* MV_ASMLANGUAGE */
+
+#endif /* __INCmvTypesh */
+
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/dbg-trace.c b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/dbg-trace.c
new file mode 100644
index 0000000..644fd02
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/dbg-trace.c
@@ -0,0 +1,110 @@
+#include <linux/kernel.h>
+#include <linux/slab.h>
+#include <linux/time.h>
+#include "dbg-trace.h"
+
+#define TRACE_ARR_LEN   800
+#define STR_LEN         128
+struct trace {
+    struct timeval tv;
+        char str[STR_LEN];
+    unsigned int callback_val1;
+    unsigned int callback_val2;
+        char valid;
+};
+static unsigned int (*trc_callback1) (unsigned char) = NULL;
+static unsigned int (*trc_callback2) (unsigned char) = NULL;
+static unsigned char trc_param1 = 0;
+static unsigned char trc_param2 = 0;
+struct trace *trc_arr;
+static int trc_index;
+static int trc_active = 0;
+
+void TRC_START()
+{
+    trc_active = 1;
+}
+
+void TRC_STOP()
+{
+    trc_active = 0;
+}
+
+void TRC_INIT(void *callback1, void *callback2, unsigned char callback1_param, unsigned char callback2_param)
+{
+    printk("Marvell debug tracing is on\n");
+        trc_arr = (struct trace *)kmalloc(TRACE_ARR_LEN*sizeof(struct trace),GFP_KERNEL);
+    if(trc_arr == NULL)
+    {
+        printk("Can't allocate Debug Trace buffer\n");
+        return;
+    }
+        memset(trc_arr,0,TRACE_ARR_LEN*sizeof(struct trace));
+        trc_index = 0;
+    trc_callback1 = callback1;
+    trc_callback2 = callback2;
+    trc_param1 = callback1_param;
+    trc_param2 = callback2_param;
+}
+void TRC_REC(char *fmt,...)
+{
+    va_list args;
+        struct trace *trc = &trc_arr[trc_index];
+
+    if(trc_active == 0)
+        return;
+
+    do_gettimeofday(&trc->tv);
+    if(trc_callback1)
+        trc->callback_val1 = trc_callback1(trc_param1);
+    if(trc_callback2)
+        trc->callback_val2 = trc_callback2(trc_param2);
+    va_start(args, fmt);
+    vsprintf(trc->str,fmt,args);
+    va_end(args);
+        trc->valid = 1;
+        if((++trc_index) == TRACE_ARR_LEN) {
+                trc_index = 0;
+    }
+}
+void TRC_OUTPUT(void)
+{
+        int i,j;
+        struct trace *p;
+        printk("\n\nTrace %d items\n",TRACE_ARR_LEN);
+        for(i=0,j=trc_index; i<TRACE_ARR_LEN; i++,j++) {
+                if(j == TRACE_ARR_LEN)
+                        j = 0;
+                p = &trc_arr[j];
+                if(p->valid) {
+            unsigned long uoffs;
+            struct trace *plast;
+            if(p == &trc_arr[0])
+                plast = &trc_arr[TRACE_ARR_LEN-1];
+            else
+                plast = p-1;
+            if(p->tv.tv_sec == ((plast)->tv.tv_sec))
+                uoffs = (p->tv.tv_usec - ((plast)->tv.tv_usec));
+            else
+                uoffs = (1000000 - ((plast)->tv.tv_usec)) +
+                    ((p->tv.tv_sec - ((plast)->tv.tv_sec) - 1) * 1000000) + 
+                    p->tv.tv_usec;
+                        printk("%03d: [+%ld usec]", j, (unsigned long)uoffs);
+            if(trc_callback1)
+                printk("[%u]",p->callback_val1);
+            if(trc_callback2)
+                printk("[%u]",p->callback_val2);
+            printk(": %s",p->str);
+        }
+                p->valid = 0;
+        }
+        memset(trc_arr,0,TRACE_ARR_LEN*sizeof(struct trace));
+        trc_index = 0;
+}
+void TRC_RELEASE(void)
+{
+        kfree(trc_arr);
+        trc_index = 0;
+}
+
+
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/dbg-trace.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/dbg-trace.h
new file mode 100644
index 0000000..a5aac26
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/dbg-trace.h
@@ -0,0 +1,24 @@
+
+#ifndef _MV_DBG_TRCE_H_
+#define _MV_DBG_TRCE_H_
+
+#ifdef CONFIG_MV_DBG_TRACE
+void TRC_INIT(void *callback1, void *callback2, 
+    unsigned char callback1_param, unsigned char callback2_param);
+void TRC_REC(char *fmt,...);
+void TRC_OUTPUT(void);
+void TRC_RELEASE(void);
+void TRC_START(void);
+void TRC_STOP(void);
+
+#else
+#define TRC_INIT(x1,x2,x3,x4)
+#define TRC_REC(X...)
+#define TRC_OUTPUT()
+#define TRC_RELEASE()
+#define TRC_START()
+#define TRC_STOP()
+#endif
+
+
+#endif
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/boardEnv/mvBoardEnvLib.c b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/boardEnv/mvBoardEnvLib.c
new file mode 100644
index 0000000..5f62784
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/boardEnv/mvBoardEnvLib.c
@@ -0,0 +1,2513 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or
+modify this File in accordance with the terms and conditions of the General
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is
+available along with the File in the license.txt file or by writing to the Free
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt.
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY
+DISCLAIMED.  The GPL License provides additional details about this warranty
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or
+modify this File under the following licensing terms.
+Redistribution and use in source and binary forms, with or without modification,
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer.
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution.
+
+    *   Neither the name of Marvell nor the names of its contributors may be
+        used to endorse or promote products derived from this software without
+        specific prior written permission.
+
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+#include "boardEnv/mvBoardEnvLib.h"
+#include "ctrlEnv/mvCtrlEnvLib.h"
+#include "ctrlEnv/sys/mvCpuIf.h"
+#include "cpu/mvCpu.h"
+#include "cntmr/mvCntmr.h"
+#include "gpp/mvGpp.h"
+#include "twsi/mvTwsi.h"
+#include "pex/mvPex.h"
+#include "device/mvDevice.h"
+#include "eth/gbe/mvEthRegs.h"
+
+/* defines  */
+/* #define MV_DEBUG */
+#ifdef MV_DEBUG
+	#define DB(x)	x
+#else
+	#define DB(x)
+#endif
+
+extern MV_CPU_ARM_CLK _cpuARMDDRCLK[];
+
+#define CODE_IN_ROM		MV_FALSE
+#define CODE_IN_RAM		MV_TRUE
+
+extern	MV_BOARD_INFO*	boardInfoTbl[];
+#define BOARD_INFO(boardId)	boardInfoTbl[boardId - BOARD_ID_BASE]
+
+/* Locals */
+static MV_DEV_CS_INFO*  boardGetDevEntry(MV_32 devNum, MV_BOARD_DEV_CLASS devClass);
+
+MV_U32 tClkRate   = -1;
+
+
+/*******************************************************************************
+* mvBoardEnvInit - Init board
+*
+* DESCRIPTION:
+*		In this function the board environment take care of device bank
+*		initialization.
+*
+* INPUT:
+*       None.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       None.
+*
+*******************************************************************************/
+MV_VOID mvBoardEnvInit(MV_VOID)
+{
+	MV_U32 boardId= mvBoardIdGet();
+
+	if (!((boardId >= BOARD_ID_BASE)&&(boardId < MV_MAX_BOARD_ID)))
+	{
+		mvOsPrintf("mvBoardEnvInit:Board unknown.\n");
+		return;
+
+	}
+
+	/* Set GPP Out value */
+	MV_REG_WRITE(GPP_DATA_OUT_REG(0), BOARD_INFO(boardId)->gppOutValLow);
+	MV_REG_WRITE(GPP_DATA_OUT_REG(1), BOARD_INFO(boardId)->gppOutValHigh);
+
+	/* set GPP polarity */
+	mvGppPolaritySet(0, 0xFFFFFFFF, BOARD_INFO(boardId)->gppPolarityValLow);
+	mvGppPolaritySet(1, 0xFFFFFFFF, BOARD_INFO(boardId)->gppPolarityValHigh);
+
+    /* Workaround for Erratum FE-MISC-70*/
+    if(mvCtrlRevGet()==MV_88F6XXX_A0_REV)
+    {
+        BOARD_INFO(boardId)->gppOutEnValLow &= 0xfffffffd;
+        BOARD_INFO(boardId)->gppOutEnValLow |= (BOARD_INFO(boardId)->gppOutEnValHigh) & 0x00000002;
+    } /*End of WA*/
+
+	/* Set GPP Out Enable*/
+	mvGppTypeSet(0, 0xFFFFFFFF, BOARD_INFO(boardId)->gppOutEnValLow);
+	mvGppTypeSet(1, 0xFFFFFFFF, BOARD_INFO(boardId)->gppOutEnValHigh);
+
+	/* Nand CE */
+	MV_REG_BIT_SET(NAND_CTRL_REG, NAND_ACTCEBOOT_BIT);
+}
+
+/*******************************************************************************
+* mvBoardModelGet - Get Board model
+*
+* DESCRIPTION:
+*       This function returns 16bit describing board model.
+*       Board model is constructed of one byte major and minor numbers in the
+*       following manner:
+*
+* INPUT:
+*       None.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       String describing board model.
+*
+*******************************************************************************/
+MV_U16 mvBoardModelGet(MV_VOID)
+{
+	return (mvBoardIdGet() >> 16);
+}
+
+/*******************************************************************************
+* mbBoardRevlGet - Get Board revision
+*
+* DESCRIPTION:
+*       This function returns a 32bit describing the board revision.
+*       Board revision is constructed of 4bytes. 2bytes describes major number
+*       and the other 2bytes describes minor munber.
+*       For example for board revision 3.4 the function will return
+*       0x00030004.
+*
+* INPUT:
+*       None.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       String describing board model.
+*
+*******************************************************************************/
+MV_U16 mvBoardRevGet(MV_VOID)
+{
+	return (mvBoardIdGet() & 0xFFFF);
+}
+
+/*******************************************************************************
+* mvBoardNameGet - Get Board name
+*
+* DESCRIPTION:
+*       This function returns a string describing the board model and revision.
+*       String is extracted from board I2C EEPROM.
+*
+* INPUT:
+*       None.
+*
+* OUTPUT:
+*       pNameBuff - Buffer to contain board name string. Minimum size 32 chars.
+*
+* RETURN:
+*
+*       MV_ERROR if informantion can not be read.
+*******************************************************************************/
+MV_STATUS mvBoardNameGet(char *pNameBuff)
+{
+	MV_U32 boardId= mvBoardIdGet();
+
+	if (!((boardId >= BOARD_ID_BASE)&&(boardId < MV_MAX_BOARD_ID)))
+	{
+		mvOsSPrintf (pNameBuff, "Board unknown.\n");
+		return MV_ERROR;
+
+	}
+
+	mvOsSPrintf (pNameBuff, "%s",BOARD_INFO(boardId)->boardName);
+
+	return MV_OK;
+}
+
+/*******************************************************************************
+* mvBoardIsPortInSgmii -
+*
+* DESCRIPTION:
+*       This routine returns MV_TRUE for port number works in SGMII or MV_FALSE
+*	For all other options.
+*
+* INPUT:
+*       ethPortNum - Ethernet port number.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_TRUE - port in SGMII.
+*       MV_FALSE - other.
+*
+*******************************************************************************/
+MV_BOOL mvBoardIsPortInSgmii(MV_U32 ethPortNum)
+{
+    MV_BOOL ethPortSgmiiSupport[BOARD_ETH_PORT_NUM] = MV_ETH_PORT_SGMII;
+
+    if(ethPortNum >= BOARD_ETH_PORT_NUM)
+    {
+	    mvOsPrintf ("Invalid portNo=%d\n", ethPortNum);
+		return MV_FALSE;
+    }
+    return ethPortSgmiiSupport[ethPortNum];
+}
+
+/*******************************************************************************
+* mvBoardIsPortInGmii -
+*
+* DESCRIPTION:
+*       This routine returns MV_TRUE for port number works in GMII or MV_FALSE
+*	For all other options.
+*
+* INPUT:
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_TRUE - port in GMII.
+*       MV_FALSE - other.
+*
+*******************************************************************************/
+MV_BOOL mvBoardIsPortInGmii(MV_VOID)
+{
+	MV_U32 devClassId, devClass = 0;
+	if (mvBoardMppGroupTypeGet(devClass) == MV_BOARD_AUTO)
+	{
+		/* Get MPP module ID */
+		devClassId = mvBoarModuleTypeGet(devClass);
+		if (MV_BOARD_MODULE_GMII_ID == devClassId)
+			return MV_TRUE;
+	}
+	else if (mvBoardMppGroupTypeGet(devClass) == MV_BOARD_GMII)
+		return MV_TRUE;
+
+    return MV_FALSE;
+}
+/*******************************************************************************
+* mvBoardPhyAddrGet - Get the phy address
+*
+* DESCRIPTION:
+*       This routine returns the Phy address of a given ethernet port.
+*
+* INPUT:
+*       ethPortNum - Ethernet port number.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       32bit describing Phy address, -1 if the port number is wrong.
+*
+*******************************************************************************/
+MV_32 mvBoardPhyAddrGet(MV_U32 ethPortNum)
+{
+	MV_U32 boardId= mvBoardIdGet();
+
+	if (!((boardId >= BOARD_ID_BASE)&&(boardId < MV_MAX_BOARD_ID)))
+	{
+		mvOsPrintf("mvBoardPhyAddrGet: Board unknown.\n");
+		return MV_ERROR;
+	}
+
+	return BOARD_INFO(boardId)->pBoardMacInfo[ethPortNum].boardEthSmiAddr;
+}
+
+/*******************************************************************************
+* mvBoardMacSpeedGet - Get the Mac speed
+*
+* DESCRIPTION:
+*       This routine returns the Mac speed if pre define of a given ethernet port.
+*
+* INPUT:
+*       ethPortNum - Ethernet port number.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_BOARD_MAC_SPEED, -1 if the port number is wrong.
+*
+*******************************************************************************/
+MV_BOARD_MAC_SPEED      mvBoardMacSpeedGet(MV_U32 ethPortNum)
+{
+	MV_U32 boardId= mvBoardIdGet();
+
+	if (!((boardId >= BOARD_ID_BASE)&&(boardId < MV_MAX_BOARD_ID)))
+	{
+		mvOsPrintf("mvBoardMacSpeedGet: Board unknown.\n");
+		return MV_ERROR;
+	}
+
+	return BOARD_INFO(boardId)->pBoardMacInfo[ethPortNum].boardMacSpeed;
+}
+
+/*******************************************************************************
+* mvBoardLinkStatusIrqGet - Get the IRQ number for the link status indication
+*
+* DESCRIPTION:
+*       This routine returns the IRQ number for the link status indication.
+*
+* INPUT:
+*       ethPortNum - Ethernet port number.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       the number of the IRQ for the link status indication, -1 if the port 
+*	number is wrong or if not relevant.
+*
+*******************************************************************************/
+MV_32	mvBoardLinkStatusIrqGet(MV_U32 ethPortNum)
+{
+	MV_U32 boardId = mvBoardIdGet();
+
+	if (!((boardId >= BOARD_ID_BASE)&&(boardId < MV_MAX_BOARD_ID)))
+	{
+		mvOsPrintf("mvBoardLinkStatusIrqGet: Board unknown.\n");
+		return MV_ERROR;
+	}
+
+	return BOARD_INFO(boardId)->pSwitchInfo[ethPortNum].linkStatusIrq;
+}
+
+/*******************************************************************************
+* mvBoardSwitchPortGet - Get the mapping between the board connector and the 
+* Ethernet Switch port
+*
+* DESCRIPTION:
+*       This routine returns the matching Switch port.
+*
+* INPUT:
+*       ethPortNum - Ethernet port number.
+*	boardPortNum - logical number of the connector on the board
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       the matching Switch port, -1 if the port number is wrong or if not relevant.
+*
+*******************************************************************************/
+MV_32	mvBoardSwitchPortGet(MV_U32 ethPortNum, MV_U8 boardPortNum)
+{
+	MV_U32 boardId = mvBoardIdGet();
+
+	if (!((boardId >= BOARD_ID_BASE)&&(boardId < MV_MAX_BOARD_ID)))
+	{
+		mvOsPrintf("mvBoardSwitchPortGet: Board unknown.\n");
+		return MV_ERROR;
+	}
+	if (boardPortNum >= BOARD_ETH_SWITCH_PORT_NUM)
+	{
+		mvOsPrintf("mvBoardSwitchPortGet: Illegal board port number.\n");
+		return MV_ERROR;
+	}
+
+	return BOARD_INFO(boardId)->pSwitchInfo[ethPortNum].qdPort[boardPortNum];
+}
+
+/*******************************************************************************
+* mvBoardSwitchCpuPortGet - Get the the Ethernet Switch CPU port
+*
+* DESCRIPTION:
+*       This routine returns the Switch CPU port.
+*
+* INPUT:
+*       ethPortNum - Ethernet port number.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       the Switch CPU port, -1 if the port number is wrong or if not relevant.
+*
+*******************************************************************************/
+MV_32	mvBoardSwitchCpuPortGet(MV_U32 ethPortNum)
+{
+	MV_U32 boardId = mvBoardIdGet();
+
+	if (!((boardId >= BOARD_ID_BASE)&&(boardId < MV_MAX_BOARD_ID)))
+	{
+		mvOsPrintf("mvBoardSwitchCpuPortGet: Board unknown.\n");
+		return MV_ERROR;
+	}
+
+	return BOARD_INFO(boardId)->pSwitchInfo[ethPortNum].qdCpuPort;
+}
+
+/*******************************************************************************
+* mvBoardIsSwitchConnected - Get switch connection status 
+* DESCRIPTION:
+*       This routine returns port's connection status
+*
+* INPUT:
+*       ethPortNum - Ethernet port number.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       1 - if ethPortNum is connected to switch, 0 otherwise
+*
+*******************************************************************************/
+MV_32	mvBoardIsSwitchConnected(MV_U32 ethPortNum)
+{
+	MV_U32 boardId = mvBoardIdGet();
+
+	if (!((boardId >= BOARD_ID_BASE)&&(boardId < MV_MAX_BOARD_ID)))
+	{
+		mvOsPrintf("mvBoardIsSwitchConnected: Board unknown.\n");
+		return MV_ERROR;
+	}
+
+	if(ethPortNum >= BOARD_INFO(boardId)->numBoardMacInfo)
+	{
+		mvOsPrintf("mvBoardIsSwitchConnected: Illegal port number(%u)\n", ethPortNum);
+		return MV_ERROR;
+	}
+	
+	if((MV_32)(BOARD_INFO(boardId)->pSwitchInfo))	
+	return (MV_32)(BOARD_INFO(boardId)->pSwitchInfo[ethPortNum].switchOnPort == ethPortNum);
+	else
+		return 0;
+}
+/*******************************************************************************
+* mvBoardSmiScanModeGet - Get Switch SMI scan mode
+*
+* DESCRIPTION:
+*       This routine returns Switch SMI scan mode.
+*
+* INPUT:
+*       ethPortNum - Ethernet port number.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       1 for SMI_MANUAL_MODE, -1 if the port number is wrong or if not relevant.
+*
+*******************************************************************************/
+MV_32	mvBoardSmiScanModeGet(MV_U32 ethPortNum)
+{
+	MV_U32 boardId = mvBoardIdGet();
+
+	if (!((boardId >= BOARD_ID_BASE)&&(boardId < MV_MAX_BOARD_ID)))
+	{
+		mvOsPrintf("mvBoardSmiScanModeGet: Board unknown.\n");
+		return MV_ERROR;
+	}
+
+	return BOARD_INFO(boardId)->pSwitchInfo[ethPortNum].smiScanMode;
+}
+/*******************************************************************************
+* mvBoardSpecInitGet -
+*
+* DESCRIPTION:
+*
+* INPUT:
+*
+* OUTPUT:
+*       None.
+*
+* RETURN: Return MV_TRUE and parameters in case board need spesific phy init, 
+* 	  otherwise return MV_FALSE. 
+*
+*
+*******************************************************************************/
+
+MV_BOOL mvBoardSpecInitGet(MV_U32* regOff, MV_U32* data)
+{
+	return MV_FALSE;
+}
+
+/*******************************************************************************
+* mvBoardTclkGet - Get the board Tclk (Controller clock)
+*
+* DESCRIPTION:
+*       This routine extract the controller core clock.
+*       This function uses the controller counters to make identification.
+*		Note: In order to avoid interference, make sure task context switch
+*		and interrupts will not occure during this function operation
+*
+* INPUT:
+*       countNum - Counter number.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       32bit clock cycles in Hertz.
+*
+*******************************************************************************/
+MV_U32 mvBoardTclkGet(MV_VOID)
+{
+    if(mvCtrlModelGet()==MV_6281_DEV_ID)
+    {
+#if defined(TCLK_AUTO_DETECT)
+	MV_U32 tmpTClkRate = MV_BOARD_TCLK_166MHZ;
+
+    tmpTClkRate = MV_REG_READ(MPP_SAMPLE_AT_RESET);
+    tmpTClkRate &= MSAR_TCLCK_MASK;
+
+    switch (tmpTClkRate)
+    {
+    case MSAR_TCLCK_166:
+            return MV_BOARD_TCLK_166MHZ;
+            break;
+    case MSAR_TCLCK_200:
+            return MV_BOARD_TCLK_200MHZ;
+            break;
+    }
+#else
+    return MV_BOARD_TCLK_200MHZ;
+#endif
+    }
+
+        return MV_BOARD_TCLK_166MHZ;
+
+}
+/*******************************************************************************
+* mvBoardSysClkGet - Get the board SysClk (CPU bus clock)
+*
+* DESCRIPTION:
+*       This routine extract the CPU bus clock.
+*
+* INPUT:
+*       countNum - Counter number.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       32bit clock cycles in Hertz.
+*
+*******************************************************************************/
+static MV_U32  mvBoard6180SysClkGet(MV_VOID)
+{
+	MV_U32 	sysClkRate=0;
+	MV_CPU_ARM_CLK _cpu6180_ddr_l2_CLK[] = MV_CPU6180_DDR_L2_CLCK_TBL;
+
+	sysClkRate = MV_REG_READ(MPP_SAMPLE_AT_RESET);
+	sysClkRate = sysClkRate & MSAR_CPUCLCK_MASK_6180;
+	sysClkRate = sysClkRate >> MSAR_CPUCLCK_OFFS_6180;
+			
+	sysClkRate = _cpu6180_ddr_l2_CLK[sysClkRate].ddrClk;
+
+	return sysClkRate;
+
+}
+
+MV_U32  mvBoardSysClkGet(MV_VOID)
+{
+#ifdef SYSCLK_AUTO_DETECT
+	MV_U32 sysClkRate, tmp, pClkRate, indexDdrRtio;
+	MV_U32 cpuCLK[] = MV_CPU_CLCK_TBL;
+	MV_U32 ddrRtio[][2] = MV_DDR_CLCK_RTIO_TBL;
+
+	if(mvCtrlModelGet() == MV_6180_DEV_ID)
+		return mvBoard6180SysClkGet();
+
+	tmp = MV_REG_READ(MPP_SAMPLE_AT_RESET);
+	pClkRate = MSAR_CPUCLCK_EXTRACT(tmp);
+	pClkRate = cpuCLK[pClkRate];
+
+	indexDdrRtio = tmp & MSAR_DDRCLCK_RTIO_MASK;
+	indexDdrRtio = indexDdrRtio >> MSAR_DDRCLCK_RTIO_OFFS;
+    if(ddrRtio[indexDdrRtio][0] != 0)
+        sysClkRate = ((pClkRate * ddrRtio[indexDdrRtio][1]) / ddrRtio[indexDdrRtio][0]);
+    else
+        sysClkRate = 0;
+	return sysClkRate;
+#else
+	return MV_BOARD_DEFAULT_SYSCLK;
+#endif
+}
+
+
+/*******************************************************************************
+* mvBoardPexBridgeIntPinGet - Get PEX to PCI bridge interrupt pin number
+*
+* DESCRIPTION:
+*		Multi-ported PCI Express bridges that is implemented on the board
+*		collapse interrupts across multiple conventional PCI/PCI-X buses.
+*		A dual-headed PCI Express bridge would map (or "swizzle") the
+*		interrupts per the following table (in accordance with the respective
+*		logical PCI/PCI-X bridge's Device Number), collapse the INTA#-INTD#
+*		signals from its two logical PCI/PCI-X bridges, collapse the
+*		INTA#-INTD# signals from any internal sources, and convert the
+*		signals to in-band PCI Express messages. 10
+*		This function returns the upstream interrupt as it was converted by
+*		the bridge, according to board configuration and the following table:
+*					  		PCI dev num
+*			Interrupt pin 	7, 	8, 	9
+*		   			A  ->	A	D	C
+*		   			B  -> 	B	A	D
+*		   			C  -> 	C	B	A
+*		  			D  ->	D	C	B
+*
+*
+* INPUT:
+*       devNum - PCI/PCIX device number.
+*       intPin - PCI Int pin
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       Int pin connected to the Interrupt controller
+*
+*******************************************************************************/
+MV_U32 mvBoardPexBridgeIntPinGet(MV_U32 devNum, MV_U32 intPin)
+{
+	MV_U32 realIntPin = ((intPin + (3 - (devNum % 4))) %4 );
+
+	if (realIntPin == 0) return 4;
+		else return realIntPin;
+
+}
+
+/*******************************************************************************
+* mvBoardDebugLedNumGet - Get number of debug Leds
+*
+* DESCRIPTION:
+* INPUT:
+*       boardId
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       None.
+*
+*******************************************************************************/
+MV_U32 mvBoardDebugLedNumGet(MV_U32 boardId)
+{
+	return BOARD_INFO(boardId)->activeLedsNumber;
+}
+
+/*******************************************************************************
+* mvBoardDebugLeg - Set the board debug Leds
+*
+* DESCRIPTION: turn on/off status leds.
+* 	       Note: assume MPP leds are part of group 0 only.
+*
+* INPUT:
+*       hexNum - Number to be displied in hex by Leds.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       None.
+*
+*******************************************************************************/
+MV_VOID mvBoardDebugLed(MV_U32 hexNum)
+{
+    MV_U32 val = 0,totalMask, currentBitMask = 1,i;
+    MV_U32 boardId= mvBoardIdGet();
+
+    if (BOARD_INFO(boardId)->pLedGppPin == NULL)
+	return;
+
+    totalMask = (1 << BOARD_INFO(boardId)->activeLedsNumber) -1;
+    hexNum &= totalMask;
+    totalMask = 0;
+
+    for (i = 0 ; i < BOARD_INFO(boardId)->activeLedsNumber ; i++)
+    {
+	if (hexNum & currentBitMask)
+	{
+	    val |= (1 << BOARD_INFO(boardId)->pLedGppPin[i]);
+	}
+
+	totalMask |= (1 << BOARD_INFO(boardId)->pLedGppPin[i]);
+
+	currentBitMask = (currentBitMask << 1);
+    }
+
+    if (BOARD_INFO(boardId)->ledsPolarity)
+    {
+	mvGppValueSet(0, totalMask, val);
+    }
+    else
+    {
+	mvGppValueSet(0, totalMask, ~val);
+    }
+}
+
+
+/*******************************************************************************
+* mvBoarGpioPinGet - mvBoarGpioPinGet
+*
+* DESCRIPTION:
+*
+* INPUT:
+*		class - MV_BOARD_GPP_CLASS enum.
+*
+* OUTPUT:
+*		None.
+*
+* RETURN:
+*       GPIO pin number. The function return -1 for bad parameters.
+*
+*******************************************************************************/
+MV_32 mvBoarGpioPinNumGet(MV_BOARD_GPP_CLASS class, MV_U32 index)
+{
+	MV_U32 boardId, i;
+	MV_U32 indexFound = 0;
+
+	boardId = mvBoardIdGet();
+
+	if (!((boardId >= BOARD_ID_BASE)&&(boardId < MV_MAX_BOARD_ID)))
+	{
+		mvOsPrintf("mvBoardRTCGpioPinGet:Board unknown.\n");
+		return MV_ERROR;
+
+	}
+
+        for (i = 0; i < BOARD_INFO(boardId)->numBoardGppInfo; i++)
+		if (BOARD_INFO(boardId)->pBoardGppInfo[i].devClass == class) {
+			if (indexFound == index)
+        			return (MV_U32)BOARD_INFO(boardId)->pBoardGppInfo[i].gppPinNum;
+			else
+				indexFound++;
+
+		}
+
+	return MV_ERROR;
+}
+
+
+/*******************************************************************************
+* mvBoardRTCGpioPinGet - mvBoardRTCGpioPinGet
+*
+* DESCRIPTION:
+*
+* INPUT:
+*		None.
+*
+* OUTPUT:
+*		None.
+*
+* RETURN:
+*       GPIO pin number. The function return -1 for bad parameters.
+*
+*******************************************************************************/
+MV_32 mvBoardRTCGpioPinGet(MV_VOID)
+{
+	return mvBoarGpioPinNumGet(BOARD_GPP_RTC, 0);
+}
+
+
+/*******************************************************************************
+* mvBoardReset - mvBoardReset
+*
+* DESCRIPTION:
+*			Reset the board
+* INPUT:
+*		None.
+*
+* OUTPUT:
+*		None.
+*
+* RETURN:
+*       None
+*
+*******************************************************************************/
+MV_VOID	mvBoardReset(MV_VOID)
+{
+	MV_32 resetPin;
+
+	/* Get gpp reset pin if define */
+	resetPin = mvBoardResetGpioPinGet();
+	if (resetPin != MV_ERROR)
+	{
+        	MV_REG_BIT_RESET( GPP_DATA_OUT_REG(0) ,(1 << resetPin));
+		MV_REG_BIT_RESET( GPP_DATA_OUT_EN_REG(0) ,(1 << resetPin));
+
+	}
+	else
+	{
+	    /* No gpp reset pin was found, try to reset ussing
+	    system reset out */
+	    MV_REG_BIT_SET( CPU_RSTOUTN_MASK_REG , BIT2);
+	    MV_REG_BIT_SET( CPU_SYS_SOFT_RST_REG , BIT0);
+	}
+}
+
+/*******************************************************************************
+* mvBoardResetGpioPinGet - mvBoardResetGpioPinGet
+*
+* DESCRIPTION:
+*
+* INPUT:
+*		None.
+*
+* OUTPUT:
+*		None.
+*
+* RETURN:
+*       GPIO pin number. The function return -1 for bad parameters.
+*
+*******************************************************************************/
+MV_32 mvBoardResetGpioPinGet(MV_VOID)
+{
+	return mvBoarGpioPinNumGet(BOARD_GPP_RESET, 0);
+}
+/*******************************************************************************
+* mvBoardSDIOGpioPinGet - mvBoardSDIOGpioPinGet
+*
+* DESCRIPTION:
+*	used for hotswap detection
+* INPUT:
+*		None.
+*
+* OUTPUT:
+*		None.
+*
+* RETURN:
+*       GPIO pin number. The function return -1 for bad parameters.
+*
+*******************************************************************************/
+MV_32  mvBoardSDIOGpioPinGet(MV_VOID)
+{
+	return mvBoarGpioPinNumGet(BOARD_GPP_SDIO_DETECT, 0);
+}
+
+/*******************************************************************************
+* mvBoardUSBVbusGpioPinGet - return Vbus input GPP
+*
+* DESCRIPTION:
+*
+* INPUT:
+*		int  devNo.
+*
+* OUTPUT:
+*		None.
+*
+* RETURN:
+*       GPIO pin number. The function return -1 for bad parameters.
+*
+*******************************************************************************/
+MV_32 mvBoardUSBVbusGpioPinGet(MV_32 devId)
+{
+	return mvBoarGpioPinNumGet(BOARD_GPP_USB_VBUS, devId);
+}
+
+/*******************************************************************************
+* mvBoardUSBVbusEnGpioPinGet - return Vbus Enable output GPP
+*
+* DESCRIPTION:
+*
+* INPUT:
+*		int  devNo.
+*
+* OUTPUT:
+*		None.
+*
+* RETURN:
+*       GPIO pin number. The function return -1 for bad parameters.
+*
+*******************************************************************************/
+MV_32 mvBoardUSBVbusEnGpioPinGet(MV_32 devId)
+{
+	return mvBoarGpioPinNumGet(BOARD_GPP_USB_VBUS_EN, devId);
+}
+
+
+/*******************************************************************************
+* mvBoardGpioIntMaskGet - Get GPIO mask for interrupt pins
+*
+* DESCRIPTION:
+*		This function returns a 32-bit mask of GPP pins that connected to
+*		interrupt generating sources on board.
+*		For example if UART channel A is hardwired to GPP pin 8 and
+*		UART channel B is hardwired to GPP pin 4 the fuinction will return
+*		the value 0x000000110
+*
+* INPUT:
+*		None.
+*
+* OUTPUT:
+*		None.
+*
+* RETURN:
+*		See description. The function return -1 if board is not identified.
+*
+*******************************************************************************/
+MV_32 mvBoardGpioIntMaskLowGet(MV_VOID)
+{
+	MV_U32 boardId;
+
+	boardId = mvBoardIdGet();
+
+	if (!((boardId >= BOARD_ID_BASE)&&(boardId < MV_MAX_BOARD_ID)))
+	{
+		mvOsPrintf("mvBoardGpioIntMaskGet:Board unknown.\n");
+		return MV_ERROR;
+
+	}
+
+	return BOARD_INFO(boardId)->intsGppMaskLow;
+}
+MV_32 mvBoardGpioIntMaskHighGet(MV_VOID)
+{
+	MV_U32 boardId;
+
+	boardId = mvBoardIdGet();
+
+	if (!((boardId >= BOARD_ID_BASE)&&(boardId < MV_MAX_BOARD_ID)))
+	{
+		mvOsPrintf("mvBoardGpioIntMaskGet:Board unknown.\n");
+		return MV_ERROR;
+
+	}
+
+	return BOARD_INFO(boardId)->intsGppMaskHigh;
+}
+
+
+/*******************************************************************************
+* mvBoardMppGet - Get board dependent MPP register value
+*
+* DESCRIPTION:
+*		MPP settings are derived from board design.
+*		MPP group consist of 8 MPPs. An MPP group represent MPP
+*		control register.
+*       This function retrieves board dependend MPP register value.
+*
+* INPUT:
+*       mppGroupNum - MPP group number.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       32bit value describing MPP control register value.
+*
+*******************************************************************************/
+MV_32 mvBoardMppGet(MV_U32 mppGroupNum)
+{
+	MV_U32 boardId;
+
+	boardId = mvBoardIdGet();
+
+	if (!((boardId >= BOARD_ID_BASE)&&(boardId < MV_MAX_BOARD_ID)))
+	{
+		mvOsPrintf("mvBoardMppGet:Board unknown.\n");
+		return MV_ERROR;
+
+	}
+
+	return BOARD_INFO(boardId)->pBoardMppConfigValue[0].mppGroup[mppGroupNum];
+}
+
+
+/*******************************************************************************
+* mvBoardMppGroupId - If MPP group type is AUTO then identify it using twsi
+*
+* DESCRIPTION:
+*
+* INPUT:
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*
+*******************************************************************************/
+MV_VOID mvBoardMppGroupIdUpdate(MV_VOID)
+{
+
+	MV_BOARD_MPP_GROUP_CLASS devClass;
+	MV_BOARD_MODULE_ID_CLASS devClassId;
+	MV_BOARD_MPP_TYPE_CLASS mppGroupType;
+	MV_U32 devId;
+	MV_U32 maxMppGrp = 1;
+	
+	devId = mvCtrlModelGet();
+
+	switch(devId){
+		case MV_6281_DEV_ID:
+			maxMppGrp = MV_6281_MPP_MAX_MODULE;
+			break;
+		case MV_6192_DEV_ID:
+			maxMppGrp = MV_6192_MPP_MAX_MODULE;
+			break;
+        case MV_6190_DEV_ID:
+            maxMppGrp = MV_6190_MPP_MAX_MODULE;
+            break;
+		case MV_6180_DEV_ID:
+			maxMppGrp = MV_6180_MPP_MAX_MODULE;
+			break;		
+	}
+
+	for (devClass = 0; devClass < maxMppGrp; devClass++)
+	{
+		/* If MPP group can be defined by the module connected to it */
+		if (mvBoardMppGroupTypeGet(devClass) == MV_BOARD_AUTO)
+		{
+			/* Get MPP module ID */
+			devClassId = mvBoarModuleTypeGet(devClass);
+			if (MV_ERROR != devClassId)
+			{
+				switch(devClassId)
+				{
+				case MV_BOARD_MODULE_TDM_ID:
+				case MV_BOARD_MODULE_TDM_5CHAN_ID:
+					mppGroupType = MV_BOARD_TDM;
+					break;
+				case MV_BOARD_MODULE_AUDIO_ID:
+					mppGroupType = MV_BOARD_AUDIO;
+					break;
+				case MV_BOARD_MODULE_RGMII_ID:
+					mppGroupType = MV_BOARD_RGMII;
+					break;
+				case MV_BOARD_MODULE_GMII_ID:
+					mppGroupType = MV_BOARD_GMII;
+					break;
+				case MV_BOARD_MODULE_TS_ID:
+					mppGroupType = MV_BOARD_TS;
+					break;
+				case MV_BOARD_MODULE_MII_ID:
+					mppGroupType = MV_BOARD_MII;
+					break;
+				default:
+					mppGroupType = MV_BOARD_OTHER;
+					break;
+				}
+			}
+			else
+				/* The module bay is empty */
+				mppGroupType = MV_BOARD_OTHER;
+			
+			/* Update MPP group type */
+			mvBoardMppGroupTypeSet(devClass, mppGroupType);
+		}
+
+		/* Update MPP output voltage for RGMII 1.8V. Set port to GMII for GMII module */
+		if ((mvBoardMppGroupTypeGet(devClass) == MV_BOARD_RGMII))
+			MV_REG_BIT_SET(MPP_OUTPUT_DRIVE_REG,MPP_1_8_RGMII1_OUTPUT_DRIVE | MPP_1_8_RGMII0_OUTPUT_DRIVE);
+        	else 
+		{
+			if ((mvBoardMppGroupTypeGet(devClass) == MV_BOARD_GMII))
+        		{
+				MV_REG_BIT_RESET(MPP_OUTPUT_DRIVE_REG, BIT7 | BIT15);
+            			MV_REG_BIT_RESET(ETH_PORT_SERIAL_CTRL_1_REG(0),BIT3);
+            			MV_REG_BIT_RESET(ETH_PORT_SERIAL_CTRL_1_REG(1),BIT3);
+        		}
+        		else if ((mvBoardMppGroupTypeGet(devClass) == MV_BOARD_MII))
+        		{
+				/* Assumption that the MDC & MDIO should be 3.3V */
+				MV_REG_BIT_RESET(MPP_OUTPUT_DRIVE_REG, BIT7 | BIT15);
+				/* Assumption that only ETH1 can be MII when using modules on DB */
+            			MV_REG_BIT_RESET(ETH_PORT_SERIAL_CTRL_1_REG(1),BIT3);
+        		}
+		}
+	}
+}
+
+/*******************************************************************************
+* mvBoardMppGroupTypeGet 
+*
+* DESCRIPTION:
+*
+* INPUT:
+*       mppGroupClass - MPP group number 0  for MPP[35:20] or 1 for MPP[49:36].
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*
+*******************************************************************************/
+MV_BOARD_MPP_TYPE_CLASS mvBoardMppGroupTypeGet(MV_BOARD_MPP_GROUP_CLASS mppGroupClass)
+{
+	MV_U32 boardId;
+
+	boardId = mvBoardIdGet();
+
+	if (!((boardId >= BOARD_ID_BASE)&&(boardId < MV_MAX_BOARD_ID)))
+	{
+		mvOsPrintf("mvBoardMppGet:Board unknown.\n");
+		return MV_ERROR;
+
+	}
+	
+	if (mppGroupClass == MV_BOARD_MPP_GROUP_1)
+		return BOARD_INFO(boardId)->pBoardMppTypeValue[0].boardMppGroup1;
+	else
+		return BOARD_INFO(boardId)->pBoardMppTypeValue[0].boardMppGroup2;
+}
+
+/*******************************************************************************
+* mvBoardMppGroupTypeSet 
+*
+* DESCRIPTION:
+*
+* INPUT:
+*       mppGroupClass - MPP group number 0  for MPP[35:20] or 1 for MPP[49:36].
+*       mppGroupType - MPP group type for MPP[35:20] or for MPP[49:36].
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*
+*******************************************************************************/
+MV_VOID mvBoardMppGroupTypeSet(MV_BOARD_MPP_GROUP_CLASS mppGroupClass,
+						MV_BOARD_MPP_TYPE_CLASS mppGroupType)
+{
+	MV_U32 boardId;
+
+	boardId = mvBoardIdGet();
+
+	if (!((boardId >= BOARD_ID_BASE)&&(boardId < MV_MAX_BOARD_ID)))
+	{
+		mvOsPrintf("mvBoardMppGet:Board unknown.\n");
+	}
+
+	if (mppGroupClass == MV_BOARD_MPP_GROUP_1)
+		BOARD_INFO(boardId)->pBoardMppTypeValue[0].boardMppGroup1 = mppGroupType;
+	else
+		BOARD_INFO(boardId)->pBoardMppTypeValue[0].boardMppGroup2 = mppGroupType;
+
+}
+
+/*******************************************************************************
+* mvBoardMppMuxSet - Update MPP mux
+*
+* DESCRIPTION:
+*
+* INPUT:
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*
+*******************************************************************************/
+MV_VOID mvBoardMppMuxSet(MV_VOID)
+{
+
+	MV_BOARD_MPP_GROUP_CLASS devClass;
+	MV_BOARD_MPP_TYPE_CLASS mppGroupType;
+	MV_U32 devId;
+	MV_U8 muxVal = 0xf;
+	MV_U32 maxMppGrp = 1;
+    MV_TWSI_SLAVE twsiSlave;
+	MV_TWSI_ADDR slave;
+	
+	devId = mvCtrlModelGet();
+
+	switch(devId){
+		case MV_6281_DEV_ID:
+			maxMppGrp = MV_6281_MPP_MAX_MODULE;
+			break;
+		case MV_6192_DEV_ID:
+			maxMppGrp = MV_6192_MPP_MAX_MODULE;
+			break;
+        case MV_6190_DEV_ID:
+            maxMppGrp = MV_6190_MPP_MAX_MODULE;
+            break;
+		case MV_6180_DEV_ID:
+			maxMppGrp = MV_6180_MPP_MAX_MODULE;
+			break;		
+	}
+
+	for (devClass = 0; devClass < maxMppGrp; devClass++)
+	{
+		mppGroupType = mvBoardMppGroupTypeGet(devClass);
+
+		switch(mppGroupType)
+		{
+			case MV_BOARD_TDM:
+				muxVal &= ~(devClass ? (0x2 << (devClass * 2)):0x0);
+				break;
+			case MV_BOARD_AUDIO:
+				 muxVal &= ~(devClass ? 0x7 : 0x0); /*old Z0 value 0xd:0x0*/
+				break;
+			case MV_BOARD_TS:
+				 muxVal &= ~(devClass ? (0x2 << (devClass * 2)):0x0);
+				break;
+			default:
+				muxVal |= (devClass ? 0xf : 0);
+				break;
+		}
+	}
+
+	/* TWSI init */    	
+	slave.type = ADDR7_BIT;
+	slave.address = 0;
+	mvTwsiInit(0, TWSI_SPEED, mvBoardTclkGet(), &slave, 0);
+
+	/* Read MPP module ID */
+    	DB(mvOsPrintf("Board: twsi exp set\n"));
+    	twsiSlave.slaveAddr.address = mvBoardTwsiExpAddrGet(MV_BOARD_MUX_I2C_ADDR_ENTRY);
+    	twsiSlave.slaveAddr.type = mvBoardTwsiExpAddrTypeGet(MV_BOARD_MUX_I2C_ADDR_ENTRY);
+    	twsiSlave.validOffset = MV_TRUE;
+	/* Offset is the first command after the address which indicate the register number to be read 
+	   in next operation */
+    	twsiSlave.offset = 2;
+    	twsiSlave.moreThen256 = MV_FALSE;
+
+
+
+    	if( MV_OK != mvTwsiWrite (0, &twsiSlave, &muxVal, 1) )
+    	{
+    		DB(mvOsPrintf("Board: twsi exp out val fail\n"));
+        	return;
+    	}
+    	DB(mvOsPrintf("Board: twsi exp out val succeded\n"));
+    	
+	/* Change twsi exp to output */
+    	twsiSlave.offset = 6;
+	muxVal = 0;
+	if( MV_OK != mvTwsiWrite (0, &twsiSlave, &muxVal, 1) )
+    	{
+    		DB(mvOsPrintf("Board: twsi exp change to out fail\n"));
+        	return;
+    	}
+    	DB(mvOsPrintf("Board: twsi exp change to out succeded\n"));
+	
+}
+
+/*******************************************************************************
+* mvBoardTdmMppSet - set MPPs in TDM module
+*
+* DESCRIPTION:
+*
+* INPUT: type of second telephony device
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*
+*******************************************************************************/
+MV_VOID mvBoardTdmMppSet(MV_32 chType)
+{
+
+	MV_BOARD_MPP_GROUP_CLASS devClass;
+	MV_BOARD_MPP_TYPE_CLASS mppGroupType;
+	MV_U32 devId;
+	MV_U8 muxVal = 1;
+	MV_U8 muxValMask = 1;
+	MV_U8 twsiVal;
+	MV_U32 maxMppGrp = 1;
+    	MV_TWSI_SLAVE twsiSlave;
+	MV_TWSI_ADDR slave;
+	
+	devId = mvCtrlModelGet();
+
+	switch(devId){
+		case MV_6281_DEV_ID:
+			maxMppGrp = MV_6281_MPP_MAX_MODULE;
+			break;
+		case MV_6192_DEV_ID:
+			maxMppGrp = MV_6192_MPP_MAX_MODULE;
+			break;
+        case MV_6190_DEV_ID:
+            maxMppGrp = MV_6190_MPP_MAX_MODULE;
+            break;
+		case MV_6180_DEV_ID:
+			maxMppGrp = MV_6180_MPP_MAX_MODULE;
+			break;		
+	}
+
+	for (devClass = 0; devClass < maxMppGrp; devClass++)
+	{
+		mppGroupType = mvBoardMppGroupTypeGet(devClass);
+		if(mppGroupType == MV_BOARD_TDM)
+			break;
+	}
+
+	if(devClass == maxMppGrp)
+		return;		/* TDM module not found */
+
+	/* TWSI init */    	
+	slave.type = ADDR7_BIT;
+	slave.address = 0;
+	mvTwsiInit(0, TWSI_SPEED, mvBoardTclkGet(), &slave, 0);
+
+	/* Read MPP module ID */
+    	DB(mvOsPrintf("Board: twsi exp set\n"));
+    	twsiSlave.slaveAddr.address = mvBoardTwsiExpAddrGet(devClass);
+    	twsiSlave.slaveAddr.type = ADDR7_BIT;
+    	twsiSlave.validOffset = MV_TRUE;
+	/* Offset is the first command after the address which indicate the register number to be read 
+	   in next operation */
+    	twsiSlave.offset = 3;
+    	twsiSlave.moreThen256 = MV_FALSE;
+
+	if(mvBoardIdGet() == RD_88F6281A_ID)
+	{
+		muxVal = 0xc;
+		muxValMask = 0xf3;
+	}
+
+	mvTwsiRead(0, &twsiSlave, &twsiVal, 1);
+        muxVal = (twsiVal & muxValMask) | muxVal;
+
+    	if( MV_OK != mvTwsiWrite (0, &twsiSlave, &muxVal, 1) )
+    	{
+    		mvOsPrintf("Board: twsi exp out val fail\n");
+        	return;
+    	}
+    	DB(mvOsPrintf("Board: twsi exp out val succeded\n"));
+    	
+	/* Change twsi exp to output */
+    	twsiSlave.offset = 7;
+	muxVal = 0xfe;
+	if(mvBoardIdGet() == RD_88F6281A_ID)
+		muxVal = 0xf3;
+
+	mvTwsiRead(0, &twsiSlave, &twsiVal, 1);
+	muxVal = (twsiVal & muxVal);
+
+	if( MV_OK != mvTwsiWrite (0, &twsiSlave, &muxVal, 1) )
+    	{
+    		mvOsPrintf("Board: twsi exp change to out fail\n");
+        	return;
+    	}
+    	DB(mvOsPrintf("Board: twsi exp change to out succeded\n"));
+	/* reset the line to 0 */
+    	twsiSlave.offset = 3;
+	muxVal = 0;
+	muxValMask = 1;
+
+	if(mvBoardIdGet() == RD_88F6281A_ID) {
+		muxVal = 0x0;
+		muxValMask = 0xf3;
+	}
+
+	mvTwsiRead(0, &twsiSlave, &twsiVal, 1);
+        muxVal = (twsiVal & muxValMask) | muxVal;
+
+    	if( MV_OK != mvTwsiWrite (0, &twsiSlave, &muxVal, 1) )
+    	{
+    		mvOsPrintf("Board: twsi exp out val fail\n");
+        	return;
+    	}
+    	DB(mvOsPrintf("Board: twsi exp out val succeded\n"));
+
+	mvOsDelay(20);
+
+	/* set the line to 1 */
+    	twsiSlave.offset = 3;
+	muxVal = 1;
+	muxValMask = 1;
+
+	if(mvBoardIdGet() == RD_88F6281A_ID)
+	{
+		muxVal = 0xc;
+		muxValMask = 0xf3;
+		if(chType) /* FXS - issue reset properly */
+		{
+			MV_REG_BIT_SET(GPP_DATA_OUT_REG(1), MV_GPP12);
+			mvOsDelay(50);
+			MV_REG_BIT_RESET(GPP_DATA_OUT_REG(1), MV_GPP12);
+		}
+		else /* FXO - issue reset via TDM_CODEC_RST*/
+		{
+		   /* change MPP44 type to TDM_CODEC_RST(0x2) */
+		   MV_REG_WRITE(MPP_CONTROL_REG5, ((MV_REG_READ(MPP_CONTROL_REG5) & 0xFFF0FFFF)  | BIT17));	
+		}	
+	}
+
+	mvTwsiRead(0, &twsiSlave, &twsiVal, 1);
+        muxVal = (twsiVal & muxValMask) | muxVal;
+
+    	if( MV_OK != mvTwsiWrite (0, &twsiSlave, &muxVal, 1) )
+    	{
+    		mvOsPrintf("Board: twsi exp out val fail\n");
+        	return;
+    	}
+
+	/* TBD - 5 channels */
+#if defined(MV_TDM_5CHANNELS)
+	/* change MPP38 type to GPIO(0x0) & polarity for TDM_STROBE */
+	MV_REG_WRITE(MPP_CONTROL_REG4, (MV_REG_READ(MPP_CONTROL_REG4) & 0xF0FFFFFF));
+	mvGppPolaritySet(1, MV_GPP6, 0);
+	
+	twsiSlave.offset = 6;
+	twsiSlave.slaveAddr.address = mvBoardTwsiExpAddrGet(2);
+
+	mvTwsiRead(0, &twsiSlave, &twsiVal, 1);
+	muxVal = (twsiVal & ~BIT2);
+
+	if( MV_OK != mvTwsiWrite (0, &twsiSlave, &muxVal, 1) )
+    	{
+    		mvOsPrintf("Board: twsi exp change to out fail\n");
+        	return;
+    	}
+
+
+	twsiSlave.offset = 2;
+
+	mvTwsiRead(0, &twsiSlave, &twsiVal, 1);
+	muxVal = (twsiVal & ~BIT2);
+
+	if( MV_OK != mvTwsiWrite (0, &twsiSlave, &muxVal, 1) )
+    	{
+    		mvOsPrintf("Board: twsi exp change to out fail\n");
+        	return;
+    	}
+#endif
+    	DB(mvOsPrintf("Board: twsi exp out val succeded\n"));
+
+	
+}
+/*******************************************************************************
+* mvBoardVoiceConnModeGet - return SLIC/DAA connection & interrupt modes  
+*
+* DESCRIPTION:
+*
+* INPUT:
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*
+*******************************************************************************/
+
+MV_VOID mvBoardVoiceConnModeGet(MV_32* connMode, MV_32* irqMode)
+{
+	switch(mvBoardIdGet())
+	{
+		case RD_88F6281A_ID:
+			*connMode = DAISY_CHAIN_MODE;
+			*irqMode = INTERRUPT_TO_TDM;
+			break;
+		case DB_88F6281A_BP_ID:
+			 *connMode = DUAL_CHIP_SELECT_MODE;
+			 *irqMode = INTERRUPT_TO_TDM;
+			break;
+		case RD_88F6192A_ID:
+			*connMode = DUAL_CHIP_SELECT_MODE;
+			*irqMode = INTERRUPT_TO_TDM;
+			break;
+		case DB_88F6192A_BP_ID:
+			 *connMode = DUAL_CHIP_SELECT_MODE;
+			 *irqMode = INTERRUPT_TO_TDM;
+			break;
+		default:
+			*connMode = *irqMode = -1;
+			mvOsPrintf("mvBoardVoiceAssembleModeGet: TDM not supported(boardId=0x%x)\n",mvBoardIdGet());
+	}
+		return;
+	
+}
+
+/*******************************************************************************
+* mvBoardMppModuleTypePrint - print module detect
+*
+* DESCRIPTION:
+*
+* INPUT:
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*
+*******************************************************************************/
+MV_VOID mvBoardMppModuleTypePrint(MV_VOID)
+{
+
+	MV_BOARD_MPP_GROUP_CLASS devClass;
+	MV_BOARD_MPP_TYPE_CLASS mppGroupType;
+	MV_U32 devId;
+	MV_U32 maxMppGrp = 1;
+	
+	devId = mvCtrlModelGet();
+
+	switch(devId){
+		case MV_6281_DEV_ID:
+			maxMppGrp = MV_6281_MPP_MAX_MODULE;
+			break;
+		case MV_6192_DEV_ID:
+			maxMppGrp = MV_6192_MPP_MAX_MODULE;
+			break;
+        case MV_6190_DEV_ID:
+            maxMppGrp = MV_6190_MPP_MAX_MODULE;
+            break;
+		case MV_6180_DEV_ID:
+			maxMppGrp = MV_6180_MPP_MAX_MODULE;
+			break;		
+	}
+
+	for (devClass = 0; devClass < maxMppGrp; devClass++)
+	{
+		mppGroupType = mvBoardMppGroupTypeGet(devClass);
+
+		switch(mppGroupType)
+		{
+			case MV_BOARD_TDM:
+                if(devId != MV_6190_DEV_ID)
+                    mvOsPrintf("Module %d is TDM\n", devClass);
+				break;
+			case MV_BOARD_AUDIO:
+                if(devId != MV_6190_DEV_ID)
+                    mvOsPrintf("Module %d is AUDIO\n", devClass);
+				break;
+            case MV_BOARD_RGMII:
+                if(devId != MV_6190_DEV_ID)
+                    mvOsPrintf("Module %d is RGMII\n", devClass);
+				break;
+			case MV_BOARD_GMII:
+                if(devId != MV_6190_DEV_ID)
+                    mvOsPrintf("Module %d is GMII\n", devClass);
+				break;
+			case MV_BOARD_TS:
+                if(devId != MV_6190_DEV_ID)
+                    mvOsPrintf("Module %d is TS\n", devClass);
+				break;
+			default:
+				break;
+		}
+	}
+}
+
+/* Board devices API managments */
+
+/*******************************************************************************
+* mvBoardGetDeviceNumber - Get number of device of some type on the board
+*
+* DESCRIPTION:
+*
+* INPUT:
+*		devType - The device type ( Flash,RTC , etc .. )
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       If the device is found on the board the then the functions returns the
+*		number of those devices else the function returns 0
+*
+*
+*******************************************************************************/
+MV_32 mvBoardGetDevicesNumber(MV_BOARD_DEV_CLASS devClass)
+{
+	MV_U32	foundIndex=0,devNum;
+	MV_U32 boardId= mvBoardIdGet();
+
+	if (!((boardId >= BOARD_ID_BASE)&&(boardId < MV_MAX_BOARD_ID)))
+	{
+		mvOsPrintf("mvBoardGetDeviceNumber:Board unknown.\n");
+		return 0xFFFFFFFF;
+
+	}
+
+	for (devNum = START_DEV_CS; devNum < BOARD_INFO(boardId)->numBoardDeviceIf; devNum++)
+	{
+		if (BOARD_INFO(boardId)->pDevCsInfo[devNum].devClass == devClass)
+		{
+			foundIndex++;
+		}
+	}
+
+    return foundIndex;
+
+}
+
+/*******************************************************************************
+* mvBoardGetDeviceBaseAddr - Get base address of a device existing on the board
+*
+* DESCRIPTION:
+*
+* INPUT:
+*       devIndex - The device sequential number on the board
+*		devType - The device type ( Flash,RTC , etc .. )
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       If the device is found on the board the then the functions returns the
+*		Base address else the function returns 0xffffffff
+*
+*
+*******************************************************************************/
+MV_32 mvBoardGetDeviceBaseAddr(MV_32 devNum, MV_BOARD_DEV_CLASS devClass)
+{
+	MV_DEV_CS_INFO* devEntry;
+	devEntry = boardGetDevEntry(devNum,devClass);
+	if (devEntry != NULL)
+	{
+		return mvCpuIfTargetWinBaseLowGet(DEV_TO_TARGET(devEntry->deviceCS));
+
+	}
+
+	return 0xFFFFFFFF;
+}
+
+/*******************************************************************************
+* mvBoardGetDeviceBusWidth - Get Bus width of a device existing on the board
+*
+* DESCRIPTION:
+*
+* INPUT:
+*       devIndex - The device sequential number on the board
+*		devType - The device type ( Flash,RTC , etc .. )
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       If the device is found on the board the then the functions returns the
+*		Bus width else the function returns 0xffffffff
+*
+*
+*******************************************************************************/
+MV_32 mvBoardGetDeviceBusWidth(MV_32 devNum, MV_BOARD_DEV_CLASS devClass)
+{
+	MV_DEV_CS_INFO* devEntry;
+
+	devEntry = boardGetDevEntry(devNum,devClass);
+	if (devEntry != NULL)
+	{
+		return 8; 
+	}
+
+	return 0xFFFFFFFF;
+
+}
+
+/*******************************************************************************
+* mvBoardGetDeviceWidth - Get dev width of a device existing on the board
+*
+* DESCRIPTION:
+*
+* INPUT:
+*       devIndex - The device sequential number on the board
+*		devType - The device type ( Flash,RTC , etc .. )
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       If the device is found on the board the then the functions returns the
+*		dev width else the function returns 0xffffffff
+*
+*
+*******************************************************************************/
+MV_32 mvBoardGetDeviceWidth(MV_32 devNum, MV_BOARD_DEV_CLASS devClass)
+{
+	MV_DEV_CS_INFO* devEntry;
+	MV_U32 boardId= mvBoardIdGet();
+
+	if (!((boardId >= BOARD_ID_BASE)&&(boardId < MV_MAX_BOARD_ID)))
+	{
+		mvOsPrintf("Board unknown.\n");
+		return 0xFFFFFFFF;
+	}
+
+	devEntry = boardGetDevEntry(devNum,devClass);
+	if (devEntry != NULL)
+		return devEntry->devWidth;
+
+	return MV_ERROR;
+
+}
+
+/*******************************************************************************
+* mvBoardGetDeviceWinSize - Get the window size of a device existing on the board
+*
+* DESCRIPTION:
+*
+* INPUT:
+*       devIndex - The device sequential number on the board
+*		devType - The device type ( Flash,RTC , etc .. )
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       If the device is found on the board the then the functions returns the
+*		window size else the function returns 0xffffffff
+*
+*
+*******************************************************************************/
+MV_32 mvBoardGetDeviceWinSize(MV_32 devNum, MV_BOARD_DEV_CLASS devClass)
+{
+	MV_DEV_CS_INFO* devEntry;
+	MV_U32 boardId = mvBoardIdGet();
+
+	if (!((boardId >= BOARD_ID_BASE)&&(boardId < MV_MAX_BOARD_ID)))
+	{
+		mvOsPrintf("Board unknown.\n");
+		return 0xFFFFFFFF;
+	}
+
+	devEntry = boardGetDevEntry(devNum,devClass);
+	if (devEntry != NULL)
+	{
+		return mvCpuIfTargetWinSizeGet(DEV_TO_TARGET(devEntry->deviceCS));
+	}
+
+	return 0xFFFFFFFF;
+}
+
+
+/*******************************************************************************
+* boardGetDevEntry - returns the entry pointer of a device on the board
+*
+* DESCRIPTION:
+*
+* INPUT:
+*       devIndex - The device sequential number on the board
+*		devType - The device type ( Flash,RTC , etc .. )
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       If the device is found on the board the then the functions returns the
+*		dev number else the function returns 0x0
+*
+*
+*******************************************************************************/
+static MV_DEV_CS_INFO*  boardGetDevEntry(MV_32 devNum, MV_BOARD_DEV_CLASS devClass)
+{
+	MV_U32	foundIndex=0,devIndex;
+	MV_U32 boardId= mvBoardIdGet();
+
+	if (!((boardId >= BOARD_ID_BASE)&&(boardId < MV_MAX_BOARD_ID)))
+	{
+		mvOsPrintf("boardGetDevEntry: Board unknown.\n");
+		return NULL;
+
+	}
+
+	for (devIndex = START_DEV_CS; devIndex < BOARD_INFO(boardId)->numBoardDeviceIf; devIndex++)
+	{
+		/* TBR */
+		/*if (BOARD_INFO(boardId)->pDevCsInfo[devIndex].deviceCS == MV_BOOTDEVICE_INDEX)
+		     continue;*/
+
+		if (BOARD_INFO(boardId)->pDevCsInfo[devIndex].devClass == devClass)
+		{
+            		if (foundIndex == devNum)
+			{
+				return &(BOARD_INFO(boardId)->pDevCsInfo[devIndex]);
+			}
+			foundIndex++;
+		}
+	}
+
+	/* device not found */
+	return NULL;
+}
+
+/* Get device CS number */
+
+MV_U32 boardGetDevCSNum(MV_32 devNum, MV_BOARD_DEV_CLASS devClass)
+{
+	MV_DEV_CS_INFO* devEntry;
+	MV_U32 boardId= mvBoardIdGet();
+
+	if (!((boardId >= BOARD_ID_BASE)&&(boardId < MV_MAX_BOARD_ID)))
+	{
+		mvOsPrintf("Board unknown.\n");
+		return 0xFFFFFFFF;
+
+	}
+
+
+	devEntry = boardGetDevEntry(devNum,devClass);
+	if (devEntry != NULL)
+		return devEntry->deviceCS;
+
+	return 0xFFFFFFFF;
+
+}
+
+/*******************************************************************************
+* mvBoardRtcTwsiAddrTypeGet -
+*
+* DESCRIPTION:
+*
+* INPUT:
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*
+*
+*******************************************************************************/
+MV_U8 mvBoardRtcTwsiAddrTypeGet()
+{
+	int i;
+	MV_U32 boardId= mvBoardIdGet();
+
+	for (i = 0; i < BOARD_INFO(boardId)->numBoardTwsiDev; i++)
+		if (BOARD_INFO(boardId)->pBoardTwsiDev[i].devClass == BOARD_TWSI_RTC)
+			return BOARD_INFO(boardId)->pBoardTwsiDev[i].twsiDevAddrType;
+	return (MV_ERROR);
+}
+
+/*******************************************************************************
+* mvBoardRtcTwsiAddrGet -
+*
+* DESCRIPTION:
+*
+* INPUT:
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*
+*
+*******************************************************************************/
+MV_U8 mvBoardRtcTwsiAddrGet()
+{
+	int i;
+	MV_U32 boardId= mvBoardIdGet();
+
+	for (i = 0; i < BOARD_INFO(boardId)->numBoardTwsiDev; i++)
+		if (BOARD_INFO(boardId)->pBoardTwsiDev[i].devClass == BOARD_TWSI_RTC)
+			return BOARD_INFO(boardId)->pBoardTwsiDev[i].twsiDevAddr;
+	return (0xFF);
+}
+
+/*******************************************************************************
+* mvBoardA2DTwsiAddrTypeGet -
+*
+* DESCRIPTION:
+*
+* INPUT:
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*
+*
+*******************************************************************************/
+MV_U8 mvBoardA2DTwsiAddrTypeGet()
+{
+	int i;
+	MV_U32 boardId= mvBoardIdGet();
+
+	for (i = 0; i < BOARD_INFO(boardId)->numBoardTwsiDev; i++)
+		if (BOARD_INFO(boardId)->pBoardTwsiDev[i].devClass == BOARD_TWSI_AUDIO_DEC)
+			return BOARD_INFO(boardId)->pBoardTwsiDev[i].twsiDevAddrType;
+	return (MV_ERROR);
+}
+
+/*******************************************************************************
+* mvBoardA2DTwsiAddrGet -
+*
+* DESCRIPTION:
+*
+* INPUT:
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*
+*
+*******************************************************************************/
+MV_U8 mvBoardA2DTwsiAddrGet()
+{
+	int i;
+	MV_U32 boardId= mvBoardIdGet();
+
+	for (i = 0; i < BOARD_INFO(boardId)->numBoardTwsiDev; i++)
+		if (BOARD_INFO(boardId)->pBoardTwsiDev[i].devClass == BOARD_TWSI_AUDIO_DEC)
+			return BOARD_INFO(boardId)->pBoardTwsiDev[i].twsiDevAddr;
+	return (0xFF);
+}
+
+/*******************************************************************************
+* mvBoardTwsiExpAddrTypeGet -
+*
+* DESCRIPTION:
+*
+* INPUT:
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*
+*
+*******************************************************************************/
+MV_U8 mvBoardTwsiExpAddrTypeGet(MV_U32 index)
+{
+	int i;
+	MV_U32 indexFound = 0;
+	MV_U32 boardId= mvBoardIdGet();
+
+	for (i = 0; i < BOARD_INFO(boardId)->numBoardTwsiDev; i++)
+		if (BOARD_INFO(boardId)->pBoardTwsiDev[i].devClass == BOARD_DEV_TWSI_EXP)
+		{
+			if (indexFound == index)
+				return BOARD_INFO(boardId)->pBoardTwsiDev[i].twsiDevAddrType;
+			else
+				indexFound++;
+		}
+
+	return (MV_ERROR);
+}
+
+/*******************************************************************************
+* mvBoardTwsiExpAddrGet -
+*
+* DESCRIPTION:
+*
+* INPUT:
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*
+*
+*******************************************************************************/
+MV_U8 mvBoardTwsiExpAddrGet(MV_U32 index)
+{
+	int i;
+	MV_U32 indexFound = 0;
+	MV_U32 boardId= mvBoardIdGet();
+
+	for (i = 0; i < BOARD_INFO(boardId)->numBoardTwsiDev; i++)
+		if (BOARD_INFO(boardId)->pBoardTwsiDev[i].devClass == BOARD_DEV_TWSI_EXP)
+		{
+			if (indexFound == index)
+				return BOARD_INFO(boardId)->pBoardTwsiDev[i].twsiDevAddr;
+			else
+				indexFound++;
+		}
+
+	return (0xFF);
+}
+
+
+/*******************************************************************************
+* mvBoardTwsiSatRAddrTypeGet -
+*
+* DESCRIPTION:
+*
+* INPUT:
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*
+*
+*******************************************************************************/
+MV_U8 mvBoardTwsiSatRAddrTypeGet(MV_U32 index)
+{
+	int i;
+	MV_U32 indexFound = 0;
+	MV_U32 boardId= mvBoardIdGet();
+
+	for (i = 0; i < BOARD_INFO(boardId)->numBoardTwsiDev; i++)
+		if (BOARD_INFO(boardId)->pBoardTwsiDev[i].devClass == BOARD_DEV_TWSI_SATR)
+		{
+			if (indexFound == index)
+				return BOARD_INFO(boardId)->pBoardTwsiDev[i].twsiDevAddrType;
+			else
+				indexFound++;
+		}
+
+	return (MV_ERROR);
+}
+
+/*******************************************************************************
+* mvBoardTwsiSatRAddrGet -
+*
+* DESCRIPTION:
+*
+* INPUT:
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*
+*
+*******************************************************************************/
+MV_U8 mvBoardTwsiSatRAddrGet(MV_U32 index)
+{
+	int i;
+	MV_U32 indexFound = 0;
+	MV_U32 boardId= mvBoardIdGet();
+
+	for (i = 0; i < BOARD_INFO(boardId)->numBoardTwsiDev; i++)
+		if (BOARD_INFO(boardId)->pBoardTwsiDev[i].devClass == BOARD_DEV_TWSI_SATR)
+		{
+			if (indexFound == index)
+				return BOARD_INFO(boardId)->pBoardTwsiDev[i].twsiDevAddr;
+			else
+				indexFound++;
+		}
+
+	return (0xFF);
+}
+
+/*******************************************************************************
+* mvBoardNandWidthGet -
+*
+* DESCRIPTION: Get the width of the first NAND device in byte.
+*
+* INPUT:
+*
+* OUTPUT:
+*       None.
+*
+* RETURN: 1, 2, 4 or MV_ERROR
+*
+*
+*******************************************************************************/
+/*  */
+MV_32 mvBoardNandWidthGet(void)
+{
+	MV_U32 devNum;
+	MV_U32 devWidth;
+	MV_U32 boardId= mvBoardIdGet();
+
+	for (devNum = START_DEV_CS; devNum < BOARD_INFO(boardId)->numBoardDeviceIf; devNum++)
+	{
+		devWidth = mvBoardGetDeviceWidth(devNum, BOARD_DEV_NAND_FLASH);
+		if (devWidth != MV_ERROR)
+			return (devWidth / 8);
+	}
+		
+	/* NAND wasn't found */
+	return MV_ERROR;
+}
+
+MV_U32 gBoardId = -1;
+
+/*******************************************************************************
+* mvBoardIdGet - Get Board model
+*
+* DESCRIPTION:
+*       This function returns board ID.
+*       Board ID is 32bit word constructed of board model (16bit) and
+*       board revision (16bit) in the following way: 0xMMMMRRRR.
+*
+* INPUT:
+*       None.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       32bit board ID number, '-1' if board is undefined.
+*
+*******************************************************************************/
+MV_U32 mvBoardIdGet(MV_VOID)
+{
+	MV_U32 tmpBoardId = -1;
+
+	if(gBoardId == -1)
+        {
+		#if defined(DB_88F6281A)
+		tmpBoardId = DB_88F6281A_BP_ID;
+		#elif defined(RD_88F6281A)
+		tmpBoardId = RD_88F6281A_ID;
+		#elif defined(DB_88F6192A)
+		tmpBoardId = DB_88F6192A_BP_ID;
+		#elif defined(DB_88F6190A)
+		tmpBoardId = DB_88F6190A_BP_ID;
+		#elif defined(RD_88F6192A)
+		tmpBoardId = RD_88F6192A_ID;
+		#elif defined(RD_88F6190A)
+		tmpBoardId = RD_88F6190A_ID;
+		#elif defined(DB_88F6180A)
+		tmpBoardId = DB_88F6180A_BP_ID;
+		#elif defined(RD_88F6281A_PCAC)
+		tmpBoardId = RD_88F6281A_PCAC_ID;
+		#elif defined(RD_88F6281A_SHEEVA_PLUG)
+		tmpBoardId = SHEEVA_PLUG_ID;
+		#elif defined(DB_CUSTOMER)
+		tmpBoardId = DB_CUSTOMER_ID;
+		#endif
+		gBoardId = tmpBoardId;
+	}
+
+	return gBoardId;
+}
+
+
+/*******************************************************************************
+* mvBoarModuleTypeGet - mvBoarModuleTypeGet
+*
+* DESCRIPTION:
+*
+* INPUT:
+*		group num - MV_BOARD_MPP_GROUP_CLASS enum
+*
+* OUTPUT:
+*		None.
+*
+* RETURN:
+*		module num - MV_BOARD_MODULE_CLASS enum
+*
+*******************************************************************************/
+MV_BOARD_MODULE_ID_CLASS mvBoarModuleTypeGet(MV_BOARD_MPP_GROUP_CLASS devClass)
+{
+    	MV_TWSI_SLAVE twsiSlave;
+	MV_TWSI_ADDR slave;
+    	MV_U8 data;
+
+	/* TWSI init */    	
+	slave.type = ADDR7_BIT;
+	slave.address = 0;
+	mvTwsiInit(0, TWSI_SPEED, mvBoardTclkGet(), &slave, 0);
+
+    	/* Read MPP module ID */
+    	DB(mvOsPrintf("Board: Read MPP module ID\n"));
+    	twsiSlave.slaveAddr.address = mvBoardTwsiExpAddrGet(devClass);
+    	twsiSlave.slaveAddr.type = mvBoardTwsiExpAddrTypeGet(devClass);
+    	twsiSlave.validOffset = MV_TRUE;
+	/* Offset is the first command after the address which indicate the register number to be read 
+	   in next operation */
+    	twsiSlave.offset = 0;
+    	twsiSlave.moreThen256 = MV_FALSE;
+
+
+
+    	if( MV_OK != mvTwsiRead (0, &twsiSlave, &data, 1) )
+    	{
+    		DB(mvOsPrintf("Board: Read MPP module ID fail\n"));
+        	return MV_ERROR;
+    	}
+    	DB(mvOsPrintf("Board: Read MPP module ID succeded\n"));
+	
+	return data;
+}
+
+/*******************************************************************************
+* mvBoarTwsiSatRGet - 
+*
+* DESCRIPTION:
+*
+* INPUT:
+*		device num - one of three devices
+*		reg num - 0 or 1
+*
+* OUTPUT:
+*		None.
+*
+* RETURN:
+*		reg value
+*
+*******************************************************************************/
+MV_U8 mvBoarTwsiSatRGet(MV_U8 devNum, MV_U8 regNum)
+{
+    	MV_TWSI_SLAVE twsiSlave;
+	MV_TWSI_ADDR slave;
+    	MV_U8 data;
+
+	/* TWSI init */    	
+	slave.type = ADDR7_BIT;
+	slave.address = 0;
+	mvTwsiInit(0, TWSI_SPEED, mvBoardTclkGet(), &slave, 0);
+
+    	/* Read MPP module ID */
+    	DB(mvOsPrintf("Board: Read S@R device read\n"));
+    	twsiSlave.slaveAddr.address = mvBoardTwsiSatRAddrGet(devNum);
+    	twsiSlave.slaveAddr.type = mvBoardTwsiSatRAddrTypeGet(devNum);
+    	twsiSlave.validOffset = MV_TRUE;
+	/* Use offset as command */
+    	twsiSlave.offset = regNum;
+    	twsiSlave.moreThen256 = MV_FALSE;
+
+    	if( MV_OK != mvTwsiRead (0, &twsiSlave, &data, 1) )
+    	{
+    		DB(mvOsPrintf("Board: Read S@R fail\n"));
+        	return MV_ERROR;
+    	}
+    	DB(mvOsPrintf("Board: Read S@R succeded\n"));
+	
+	return data;
+}
+
+/*******************************************************************************
+* mvBoarTwsiSatRSet - 
+*
+* DESCRIPTION:
+*
+* INPUT:
+*		devNum - one of three devices
+*		regNum - 0 or 1
+*		regVal - value
+*
+*
+* OUTPUT:
+*		None.
+*
+* RETURN:
+*		reg value
+*
+*******************************************************************************/
+MV_STATUS mvBoarTwsiSatRSet(MV_U8 devNum, MV_U8 regNum, MV_U8 regVal)
+{
+    	MV_TWSI_SLAVE twsiSlave;
+	MV_TWSI_ADDR slave;
+	
+	/* TWSI init */    	
+	slave.type = ADDR7_BIT;
+	slave.address = 0;
+	mvTwsiInit(0, TWSI_SPEED, mvBoardTclkGet(), &slave, 0);
+
+    	/* Read MPP module ID */
+    	twsiSlave.slaveAddr.address = mvBoardTwsiSatRAddrGet(devNum);
+    	twsiSlave.slaveAddr.type = mvBoardTwsiSatRAddrTypeGet(devNum);
+    	twsiSlave.validOffset = MV_TRUE;
+    	DB(mvOsPrintf("Board: Write S@R device addr %x, type %x, data %x\n", twsiSlave.slaveAddr.address,\
+								twsiSlave.slaveAddr.type, regVal));
+	/* Use offset as command */
+    	twsiSlave.offset = regNum;
+    	twsiSlave.moreThen256 = MV_FALSE;
+    	if( MV_OK != mvTwsiWrite (0, &twsiSlave, &regVal, 1) )
+    	{
+    		DB(mvOsPrintf("Board: Write S@R fail\n"));
+        	return MV_ERROR;
+    	}
+    	DB(mvOsPrintf("Board: Write S@R succeded\n"));
+	
+	return MV_OK;
+}
+
+/*******************************************************************************
+* mvBoardSlicGpioPinGet -
+*
+* DESCRIPTION:
+*
+* INPUT:
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*
+*
+*******************************************************************************/
+MV_32 mvBoardSlicGpioPinGet(MV_U32 slicNum)
+{
+	MV_U32 boardId;
+	boardId = mvBoardIdGet();
+
+	switch (boardId)
+	{
+	case DB_88F6281A_BP_ID:
+	case RD_88F6281A_ID:
+	default:
+		return MV_ERROR;
+		break;
+
+	}
+}
+
+/*******************************************************************************
+* mvBoardFanPowerControl - Turn on/off the fan power control on the RD-6281A
+*
+* DESCRIPTION:
+*
+* INPUT:
+*        mode - MV_TRUE = on ; MV_FALSE = off
+*
+* OUTPUT:
+*       MV_STATUS - MV_OK , MV_ERROR.
+*
+* RETURN:
+*
+*******************************************************************************/
+MV_STATUS mvBoardFanPowerControl(MV_BOOL mode)
+{
+
+	MV_U8 val = 1, twsiVal;
+   	MV_TWSI_SLAVE twsiSlave;
+	MV_TWSI_ADDR slave;
+	
+	if(mvBoardIdGet() != RD_88F6281A_ID)
+        return MV_ERROR;
+
+	/* TWSI init */    	
+	slave.type = ADDR7_BIT;
+	slave.address = 0;
+	mvTwsiInit(0, TWSI_SPEED, mvBoardTclkGet(), &slave, 0);
+
+	/* Read MPP module ID */
+    	DB(mvOsPrintf("Board: twsi exp set\n"));
+    	twsiSlave.slaveAddr.address = mvBoardTwsiExpAddrGet(1);
+    	twsiSlave.slaveAddr.type = ADDR7_BIT;
+    	twsiSlave.validOffset = MV_TRUE;
+	/* Offset is the first command after the address which indicate the register number to be read 
+	   in next operation */
+    	twsiSlave.offset = 3;
+    	twsiSlave.moreThen256 = MV_FALSE;
+        if(mode == MV_TRUE)
+            val = 0x1;
+        else
+            val = 0;
+        mvTwsiRead(0, &twsiSlave, &twsiVal, 1);
+        val = (twsiVal & 0xfe) | val;
+
+        if( MV_OK != mvTwsiWrite (0, &twsiSlave, &val, 1) )
+    	{
+    		DB(mvOsPrintf("Board: twsi exp out val fail\n"));
+        	return MV_ERROR;
+    	}
+    	DB(mvOsPrintf("Board: twsi exp out val succeded\n"));
+    	
+	/* Change twsi exp to output */
+    	twsiSlave.offset = 7;
+        mvTwsiRead(0, &twsiSlave, &twsiVal, 1);
+        val = (twsiVal & 0xfe);
+    	if( MV_OK != mvTwsiWrite (0, &twsiSlave, &val, 1) )
+    	{
+    		DB(mvOsPrintf("Board: twsi exp change to out fail\n"));
+        	return MV_ERROR;
+    	}
+    	DB(mvOsPrintf("Board: twsi exp change to out succeded\n"));
+        return MV_OK;
+}
+
+/*******************************************************************************
+* mvBoardHDDPowerControl - Turn on/off the HDD power control on the RD-6281A
+*
+* DESCRIPTION:
+*
+* INPUT:
+*        mode - MV_TRUE = on ; MV_FALSE = off
+*
+* OUTPUT:
+*       MV_STATUS - MV_OK , MV_ERROR.
+*
+* RETURN:
+*
+*******************************************************************************/
+MV_STATUS mvBoardHDDPowerControl(MV_BOOL mode)
+{
+
+	MV_U8 val = 1, twsiVal;
+   	MV_TWSI_SLAVE twsiSlave;
+	MV_TWSI_ADDR slave;
+	
+	if(mvBoardIdGet() != RD_88F6281A_ID)
+        return MV_ERROR;
+
+	/* TWSI init */    	
+	slave.type = ADDR7_BIT;
+	slave.address = 0;
+	mvTwsiInit(0, TWSI_SPEED, mvBoardTclkGet(), &slave, 0);
+
+	/* Read MPP module ID */
+    	DB(mvOsPrintf("Board: twsi exp set\n"));
+    	twsiSlave.slaveAddr.address = mvBoardTwsiExpAddrGet(1);
+    	twsiSlave.slaveAddr.type = ADDR7_BIT;
+    	twsiSlave.validOffset = MV_TRUE;
+	/* Offset is the first command after the address which indicate the register number to be read 
+	   in next operation */
+    	twsiSlave.offset = 3;
+    	twsiSlave.moreThen256 = MV_FALSE;
+        if(mode == MV_TRUE)
+            val = 0x2;
+        else
+            val = 0;
+        mvTwsiRead(0, &twsiSlave, &twsiVal, 1);
+        val = (twsiVal & 0xfd) | val;
+    	if( MV_OK != mvTwsiWrite (0, &twsiSlave, &val, 1) )
+    	{
+    		DB(mvOsPrintf("Board: twsi exp out val fail\n"));
+        	return MV_ERROR;
+    	}
+    	DB(mvOsPrintf("Board: twsi exp out val succeded\n"));
+    	
+	/* Change twsi exp to output */
+    	twsiSlave.offset = 7;
+        mvTwsiRead(0, &twsiSlave, &twsiVal, 1);
+        val = (twsiVal & 0xfd);
+    	if( MV_OK != mvTwsiWrite (0, &twsiSlave, &val, 1) )
+    	{
+    		DB(mvOsPrintf("Board: twsi exp change to out fail\n"));
+        	return MV_ERROR;
+    	}
+    	DB(mvOsPrintf("Board: twsi exp change to out succeded\n"));
+        return MV_OK;
+}
+
+/*******************************************************************************
+* mvBoardSDioWPControl - Turn on/off the SDIO WP on the RD-6281A
+*
+* DESCRIPTION:
+*
+* INPUT:
+*        mode - MV_TRUE = on ; MV_FALSE = off
+*
+* OUTPUT:
+*       MV_STATUS - MV_OK , MV_ERROR.
+*
+* RETURN:
+*
+*******************************************************************************/
+MV_STATUS mvBoardSDioWPControl(MV_BOOL mode)
+{
+
+	MV_U8 val = 1, twsiVal;
+   	MV_TWSI_SLAVE twsiSlave;
+	MV_TWSI_ADDR slave;
+	
+	if(mvBoardIdGet() != RD_88F6281A_ID)
+        return MV_ERROR;
+
+	/* TWSI init */    	
+	slave.type = ADDR7_BIT;
+	slave.address = 0;
+	mvTwsiInit(0, TWSI_SPEED, mvBoardTclkGet(), &slave, 0);
+
+	/* Read MPP module ID */
+    	DB(mvOsPrintf("Board: twsi exp set\n"));
+    	twsiSlave.slaveAddr.address = mvBoardTwsiExpAddrGet(0);
+    	twsiSlave.slaveAddr.type = ADDR7_BIT;
+    	twsiSlave.validOffset = MV_TRUE;
+	/* Offset is the first command after the address which indicate the register number to be read 
+	   in next operation */
+    	twsiSlave.offset = 3;
+    	twsiSlave.moreThen256 = MV_FALSE;
+        if(mode == MV_TRUE)
+            val = 0x10;
+        else
+            val = 0;
+        mvTwsiRead(0, &twsiSlave, &twsiVal, 1);
+        val = (twsiVal & 0xef) | val;
+    	if( MV_OK != mvTwsiWrite (0, &twsiSlave, &val, 1) )
+    	{
+    		DB(mvOsPrintf("Board: twsi exp out val fail\n"));
+        	return MV_ERROR;
+    	}
+    	DB(mvOsPrintf("Board: twsi exp out val succeded\n"));
+    	
+	/* Change twsi exp to output */
+    	twsiSlave.offset = 7;
+        mvTwsiRead(0, &twsiSlave, &twsiVal, 1);
+        val = (twsiVal & 0xef);
+    	if( MV_OK != mvTwsiWrite (0, &twsiSlave, &val, 1) )
+    	{
+    		DB(mvOsPrintf("Board: twsi exp change to out fail\n"));
+        	return MV_ERROR;
+    	}
+    	DB(mvOsPrintf("Board: twsi exp change to out succeded\n"));
+        return MV_OK;
+}
+
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/boardEnv/mvBoardEnvLib.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/boardEnv/mvBoardEnvLib.h
new file mode 100644
index 0000000..dead633
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/boardEnv/mvBoardEnvLib.h
@@ -0,0 +1,376 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or
+modify this File in accordance with the terms and conditions of the General
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is
+available along with the File in the license.txt file or by writing to the Free
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt.
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY
+DISCLAIMED.  The GPL License provides additional details about this warranty
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or
+modify this File under the following licensing terms.
+Redistribution and use in source and binary forms, with or without modification,
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer.
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution.
+
+    *   Neither the name of Marvell nor the names of its contributors may be
+        used to endorse or promote products derived from this software without
+        specific prior written permission.
+
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+#ifndef __INCmvBoardEnvLibh
+#define __INCmvBoardEnvLibh
+
+/* defines */
+/* The below constant macros defines the board I2C EEPROM data offsets */
+
+
+
+#include "ctrlEnv/mvCtrlEnvLib.h"
+#include "mvSysHwConfig.h"
+#include "boardEnv/mvBoardEnvSpec.h"
+
+
+/* DUART stuff for Tclk detection only */
+#define DUART_BAUD_RATE			115200
+#define MAX_CLOCK_MARGINE		5000000	/* Maximum detected clock margine */
+
+/* Voice devices assembly modes */
+#define DAISY_CHAIN_MODE	1
+#define DUAL_CHIP_SELECT_MODE   0
+#define INTERRUPT_TO_MPP        1
+#define INTERRUPT_TO_TDM	0
+
+
+#define BOARD_ETH_PORT_NUM  MV_ETH_MAX_PORTS
+#define BOARD_ETH_SWITCH_PORT_NUM	5
+
+#define	MV_BOARD_MAX_USB_IF		1
+#define MV_BOARD_MAX_MPP		7
+#define MV_BOARD_NAME_LEN  		0x20
+
+typedef struct _boardData
+{
+   MV_U32 magic;
+   MV_U16 boardId;
+   MV_U8 boardVer;
+   MV_U8 boardRev;
+   MV_U32 reserved1;
+   MV_U32 reserved2;
+
+}BOARD_DATA;
+
+typedef enum _devBoardMppGroupClass
+{
+	MV_BOARD_MPP_GROUP_1,
+	MV_BOARD_MPP_GROUP_2,
+	MV_BOARD_MAX_MPP_GROUP
+}MV_BOARD_MPP_GROUP_CLASS;
+
+typedef enum _devBoardMppTypeClass
+{
+	MV_BOARD_AUTO,
+	MV_BOARD_TDM,
+	MV_BOARD_AUDIO,
+	MV_BOARD_RGMII,
+	MV_BOARD_GMII,
+	MV_BOARD_TS,
+	MV_BOARD_MII,
+	MV_BOARD_OTHER
+}MV_BOARD_MPP_TYPE_CLASS;
+
+typedef enum _devBoardModuleIdClass
+{
+	MV_BOARD_MODULE_TDM_ID = 1,
+	MV_BOARD_MODULE_AUDIO_ID,
+	MV_BOARD_MODULE_RGMII_ID,
+	MV_BOARD_MODULE_GMII_ID,
+	MV_BOARD_MODULE_TS_ID,
+	MV_BOARD_MODULE_MII_ID,
+	MV_BOARD_MODULE_TDM_5CHAN_ID,
+	MV_BOARD_MODULE_OTHER_ID
+}MV_BOARD_MODULE_ID_CLASS;
+
+typedef struct _boardMppTypeInfo
+{
+	MV_BOARD_MPP_TYPE_CLASS	boardMppGroup1;
+	MV_BOARD_MPP_TYPE_CLASS	boardMppGroup2;
+
+}MV_BOARD_MPP_TYPE_INFO;
+
+
+typedef enum _devBoardClass
+{
+	BOARD_DEV_NOR_FLASH,
+	BOARD_DEV_NAND_FLASH,
+	BOARD_DEV_SEVEN_SEG,
+	BOARD_DEV_FPGA,
+	BOARD_DEV_SRAM,
+	BOARD_DEV_SPI_FLASH,
+	BOARD_DEV_OTHER,
+}MV_BOARD_DEV_CLASS;
+
+typedef enum _devTwsiBoardClass
+{
+	BOARD_TWSI_RTC,
+	BOARD_DEV_TWSI_EXP,
+	BOARD_DEV_TWSI_SATR,
+	BOARD_TWSI_AUDIO_DEC,
+	BOARD_TWSI_OTHER
+}MV_BOARD_TWSI_CLASS;
+	
+typedef enum _devGppBoardClass
+{
+	BOARD_GPP_RTC,
+	BOARD_GPP_MV_SWITCH,
+	BOARD_GPP_USB_VBUS,
+	BOARD_GPP_USB_VBUS_EN,
+	BOARD_GPP_USB_OC,
+	BOARD_GPP_USB_HOST_DEVICE,
+	BOARD_GPP_REF_CLCK,
+	BOARD_GPP_VOIP_SLIC,
+	BOARD_GPP_LIFELINE,
+	BOARD_GPP_BUTTON,
+	BOARD_GPP_TS_BUTTON_C,
+	BOARD_GPP_TS_BUTTON_U,
+	BOARD_GPP_TS_BUTTON_D,
+	BOARD_GPP_TS_BUTTON_L,
+	BOARD_GPP_TS_BUTTON_R,
+	BOARD_GPP_POWER_BUTTON,
+	BOARD_GPP_RESTOR_BUTTON,
+	BOARD_GPP_WPS_BUTTON,
+	BOARD_GPP_HDD0_POWER,
+	BOARD_GPP_HDD1_POWER,
+	BOARD_GPP_FAN_POWER,
+	BOARD_GPP_RESET,
+	BOARD_GPP_POWER_ON_LED,
+	BOARD_GPP_HDD_POWER,
+    BOARD_GPP_SDIO_POWER,
+    BOARD_GPP_SDIO_DETECT,
+    BOARD_GPP_SDIO_WP,
+	BOARD_GPP_SWITCH_PHY_INT,
+	BOARD_GPP_TSU_DIRCTION,
+	BOARD_GPP_OTHER
+}MV_BOARD_GPP_CLASS;
+
+
+typedef struct _devCsInfo
+{
+    MV_U8		deviceCS;
+    MV_U32		params;
+    MV_U32		devClass;	/* MV_BOARD_DEV_CLASS */
+    MV_U8		devWidth;
+
+}MV_DEV_CS_INFO;
+
+
+#define MV_BOARD_PHY_FORCE_10MB		0x0
+#define MV_BOARD_PHY_FORCE_100MB	0x1
+#define MV_BOARD_PHY_FORCE_1000MB	0x2
+#define MV_BOARD_PHY_SPEED_AUTO		0x3
+
+typedef struct _boardSwitchInfo
+{
+	MV_32	linkStatusIrq;
+	MV_32	qdPort[BOARD_ETH_SWITCH_PORT_NUM];
+	MV_32	qdCpuPort;
+	MV_32	smiScanMode; /* 1 for SMI_MANUAL_MODE, 0 otherwise */
+	MV_32	switchOnPort;
+
+}MV_BOARD_SWITCH_INFO;
+
+typedef struct _boardLedInfo
+{
+	MV_U8	activeLedsNumber;
+	MV_U8	ledsPolarity;	/* '0' or '1' to turn on led */
+	MV_U8*	gppPinNum; 	/* Pointer to GPP values */
+
+}MV_BOARD_LED_INFO;
+
+typedef struct _boardGppInfo
+{
+	MV_BOARD_GPP_CLASS	devClass;
+	MV_U8	gppPinNum;
+
+}MV_BOARD_GPP_INFO;
+
+
+typedef struct _boardTwsiInfo
+{
+	MV_BOARD_TWSI_CLASS	devClass;
+	MV_U8	twsiDevAddr;
+	MV_U8	twsiDevAddrType;
+
+}MV_BOARD_TWSI_INFO;
+
+
+typedef enum _boardMacSpeed
+{
+	BOARD_MAC_SPEED_10M,
+	BOARD_MAC_SPEED_100M,
+	BOARD_MAC_SPEED_1000M,
+	BOARD_MAC_SPEED_AUTO,
+
+}MV_BOARD_MAC_SPEED;
+
+typedef struct _boardMacInfo
+{
+	MV_BOARD_MAC_SPEED	boardMacSpeed;
+	MV_U8	boardEthSmiAddr;
+
+}MV_BOARD_MAC_INFO;
+
+typedef struct _boardMppInfo
+{
+	MV_U32		mppGroup[MV_BOARD_MAX_MPP];
+
+}MV_BOARD_MPP_INFO;
+
+typedef struct _boardInfo
+{
+	char 			   	boardName[MV_BOARD_NAME_LEN];
+	MV_U8				numBoardMppTypeValue;
+	MV_BOARD_MPP_TYPE_INFO*		pBoardMppTypeValue;
+	MV_U8				numBoardMppConfigValue;
+	MV_BOARD_MPP_INFO*		pBoardMppConfigValue;
+    	MV_U32				intsGppMaskLow;
+	MV_U32				intsGppMaskHigh;
+	MV_U8				numBoardDeviceIf;
+    	MV_DEV_CS_INFO*			pDevCsInfo;
+	MV_U8				numBoardTwsiDev;
+	MV_BOARD_TWSI_INFO*		pBoardTwsiDev;
+	MV_U8				numBoardMacInfo;
+	MV_BOARD_MAC_INFO*		pBoardMacInfo;
+	MV_U8				numBoardGppInfo;
+	MV_BOARD_GPP_INFO*		pBoardGppInfo;
+    	MV_U8				activeLedsNumber;
+	MV_U8*				pLedGppPin;
+	MV_U8				ledsPolarity;	/* '0' or '1' to turn on led */
+	/* GPP values */
+	MV_U32				gppOutEnValLow;
+	MV_U32				gppOutEnValHigh;
+	MV_U32				gppOutValLow;
+	MV_U32				gppOutValHigh;
+	MV_U32				gppPolarityValLow;
+	MV_U32				gppPolarityValHigh;
+
+	/* Switch Configuration */
+	MV_BOARD_SWITCH_INFO*		pSwitchInfo;
+}MV_BOARD_INFO;
+
+
+
+MV_VOID 	mvBoardEnvInit(MV_VOID);
+MV_U32      	mvBoardIdGet(MV_VOID);
+MV_U16      	mvBoardModelGet(MV_VOID);
+MV_U16      	mvBoardRevGet(MV_VOID);
+MV_STATUS	mvBoardNameGet(char *pNameBuff);
+MV_32      	mvBoardPhyAddrGet(MV_U32 ethPortNum);
+MV_BOARD_MAC_SPEED      mvBoardMacSpeedGet(MV_U32 ethPortNum);
+MV_32		mvBoardLinkStatusIrqGet(MV_U32 ethPortNum);
+MV_32		mvBoardSwitchPortGet(MV_U32 ethPortNum, MV_U8 boardPortNum);
+MV_32		mvBoardSwitchCpuPortGet(MV_U32 ethPortNum);
+MV_32		mvBoardIsSwitchConnected(MV_U32 ethPortNum);
+MV_32		mvBoardSmiScanModeGet(MV_U32 ethPortNum);
+MV_BOOL     	mvBoardIsPortInSgmii(MV_U32 ethPortNum);
+MV_BOOL 	mvBoardIsPortInGmii(MV_VOID);
+MV_U32 		mvBoardTclkGet(MV_VOID);
+MV_U32      	mvBoardSysClkGet(MV_VOID);
+MV_U32 		mvBoardDebugLedNumGet(MV_U32 boardId);
+MV_VOID     	mvBoardDebugLed(MV_U32 hexNum);
+MV_32      	mvBoardMppGet(MV_U32 mppGroupNum);
+
+MV_U8		mvBoardRtcTwsiAddrTypeGet(MV_VOID);
+MV_U8		mvBoardRtcTwsiAddrGet(MV_VOID);
+
+MV_U8		mvBoardA2DTwsiAddrTypeGet(MV_VOID);
+MV_U8		mvBoardA2DTwsiAddrGet(MV_VOID);
+
+MV_U8 		mvBoardTwsiExpAddrGet(MV_U32 index);
+MV_U8 		mvBoardTwsiSatRAddrTypeGet(MV_U32 index);
+MV_U8 		mvBoardTwsiSatRAddrGet(MV_U32 index);
+MV_U8 		mvBoardTwsiExpAddrTypeGet(MV_U32 index);
+MV_BOARD_MODULE_ID_CLASS 	mvBoarModuleTypeGet(MV_BOARD_MPP_GROUP_CLASS devClass);
+MV_BOARD_MPP_TYPE_CLASS 	mvBoardMppGroupTypeGet(MV_BOARD_MPP_GROUP_CLASS mppGroupClass);
+MV_VOID 	mvBoardMppGroupTypeSet(MV_BOARD_MPP_GROUP_CLASS mppGroupClass,
+						MV_BOARD_MPP_TYPE_CLASS mppGroupType);
+MV_VOID 	mvBoardMppGroupIdUpdate(MV_VOID);
+MV_VOID 	mvBoardMppMuxSet(MV_VOID);
+MV_VOID 	mvBoardTdmMppSet(MV_32 chType);
+MV_VOID 	mvBoardVoiceConnModeGet(MV_32* connMode, MV_32* irqMode);
+
+MV_VOID 	mvBoardMppModuleTypePrint(MV_VOID);
+MV_VOID	    	mvBoardReset(MV_VOID);
+MV_U8 		mvBoarTwsiSatRGet(MV_U8 devNum, MV_U8 regNum);
+MV_STATUS 		mvBoarTwsiSatRSet(MV_U8 devNum, MV_U8 regNum, MV_U8 regVal);
+MV_BOOL 	mvBoardSpecInitGet(MV_U32* regOff, MV_U32* data);
+/* Board devices API managments */
+MV_32  	    mvBoardGetDevicesNumber(MV_BOARD_DEV_CLASS devClass);
+MV_32  	    mvBoardGetDeviceBaseAddr(MV_32 devNum, MV_BOARD_DEV_CLASS devClass);
+MV_32	    mvBoardGetDeviceBusWidth(MV_32 devNum, MV_BOARD_DEV_CLASS devClass);
+MV_32  	    mvBoardGetDeviceWidth(MV_32 devNum, MV_BOARD_DEV_CLASS devClass);
+MV_32  	    mvBoardGetDeviceWinSize(MV_32 devNum, MV_BOARD_DEV_CLASS devClass);
+MV_U32 	    boardGetDevCSNum(MV_32 devNum, MV_BOARD_DEV_CLASS devClass);
+
+/* Gpio Pin Connections API */
+MV_32 	    mvBoardUSBVbusGpioPinGet(int devId);
+MV_32 	    mvBoardUSBVbusEnGpioPinGet(int devId);
+MV_U32      mvBoardPexBridgeIntPinGet(MV_U32 devNum, MV_U32 intPin);
+
+MV_32	    mvBoardResetGpioPinGet(MV_VOID);
+MV_32 	    mvBoardRTCGpioPinGet(MV_VOID);
+MV_32 	    mvBoardGpioIntMaskLowGet(MV_VOID);
+MV_32 	    mvBoardGpioIntMaskHighGet(MV_VOID);
+MV_32 	    mvBoardSlicGpioPinGet(MV_U32 slicNum);
+
+MV_32	    mvBoardSDIOGpioPinGet(MV_VOID);
+MV_STATUS   mvBoardSDioWPControl(MV_BOOL mode);
+MV_32	    mvBoarGpioPinNumGet(MV_BOARD_GPP_CLASS class, MV_U32 index);
+
+MV_32 	    mvBoardNandWidthGet(void);
+MV_STATUS   mvBoardFanPowerControl(MV_BOOL mode);
+MV_STATUS   mvBoardHDDPowerControl(MV_BOOL mode);
+#endif /* __INCmvBoardEnvLibh */
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/boardEnv/mvBoardEnvSpec.c b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/boardEnv/mvBoardEnvSpec.c
new file mode 100644
index 0000000..e256c4f
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/boardEnv/mvBoardEnvSpec.c
@@ -0,0 +1,848 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+#include "mvCommon.h"
+#include "mvBoardEnvLib.h"
+#include "mvBoardEnvSpec.h"
+#include "twsi/mvTwsi.h"
+
+#define DB_88F6281A_BOARD_PCI_IF_NUM            0x0
+#define DB_88F6281A_BOARD_TWSI_DEF_NUM		    0x7
+#define DB_88F6281A_BOARD_MAC_INFO_NUM		    0x2
+#define DB_88F6281A_BOARD_GPP_INFO_NUM		    0x3
+#define DB_88F6281A_BOARD_MPP_CONFIG_NUM		0x1
+#define DB_88F6281A_BOARD_MPP_GROUP_TYPE_NUM	0x1
+#if defined(MV_NAND) && defined(MV_NAND_BOOT)
+    #define DB_88F6281A_BOARD_DEVICE_CONFIG_NUM	    0x1
+#elif defined(MV_NAND) && defined(MV_SPI_BOOT)
+    #define DB_88F6281A_BOARD_DEVICE_CONFIG_NUM	    0x2
+#else
+    #define DB_88F6281A_BOARD_DEVICE_CONFIG_NUM	    0x1
+#endif
+#define DB_88F6281A_BOARD_DEBUG_LED_NUM		    0x0
+
+
+MV_BOARD_TWSI_INFO	db88f6281AInfoBoardTwsiDev[] =
+	/* {{MV_BOARD_DEV_CLASS	devClass, MV_U8	twsiDevAddr, MV_U8 twsiDevAddrType}} */
+	{
+	{BOARD_DEV_TWSI_EXP, 0x20, ADDR7_BIT},
+	{BOARD_DEV_TWSI_EXP, 0x21, ADDR7_BIT},
+	{BOARD_DEV_TWSI_EXP, 0x27, ADDR7_BIT},
+	{BOARD_DEV_TWSI_SATR, 0x4C, ADDR7_BIT},
+	{BOARD_DEV_TWSI_SATR, 0x4D, ADDR7_BIT},
+	{BOARD_DEV_TWSI_SATR, 0x4E, ADDR7_BIT},
+	{BOARD_TWSI_AUDIO_DEC, 0x4A, ADDR7_BIT}
+	};
+
+MV_BOARD_MAC_INFO db88f6281AInfoBoardMacInfo[] = 
+	/* {{MV_BOARD_MAC_SPEED	boardMacSpeed, MV_U8 boardEthSmiAddr}} */
+	{
+	{BOARD_MAC_SPEED_AUTO, 0x8},
+	{BOARD_MAC_SPEED_AUTO, 0x9}
+	}; 
+
+MV_BOARD_MPP_TYPE_INFO db88f6281AInfoBoardMppTypeInfo[] = 
+	/* {{MV_BOARD_MPP_TYPE_CLASS	boardMppGroup1,
+ 		MV_BOARD_MPP_TYPE_CLASS	boardMppGroup2}} */
+	{{MV_BOARD_AUTO, MV_BOARD_AUTO}
+	}; 
+
+MV_BOARD_GPP_INFO db88f6281AInfoBoardGppInfo[] = 
+	/* {{MV_BOARD_GPP_CLASS	devClass, MV_U8	gppPinNum}} */
+	{
+	{BOARD_GPP_TSU_DIRCTION, 33}
+	/*muxed with TDM/Audio module via IOexpender
+	{BOARD_GPP_SDIO_DETECT, 38},
+	{BOARD_GPP_USB_VBUS, 49}*/
+	};
+
+MV_DEV_CS_INFO db88f6281AInfoBoardDeCsInfo[] = 
+		/*{deviceCS, params, devType, devWidth}*/			   
+#if defined(MV_NAND) && defined(MV_NAND_BOOT)
+		 {{0, N_A, BOARD_DEV_NAND_FLASH, 8}};	   /* NAND DEV */         
+#elif defined(MV_NAND) && defined(MV_SPI_BOOT)
+		 {
+         {0, N_A, BOARD_DEV_NAND_FLASH, 8},	   /* NAND DEV */
+         {1, N_A, BOARD_DEV_SPI_FLASH, 8},	   /* SPI DEV */
+         };
+#else
+	 {{1, N_A, BOARD_DEV_SPI_FLASH, 8}};	   /* SPI DEV */         
+#endif
+
+MV_BOARD_MPP_INFO	db88f6281AInfoBoardMppConfigValue[] = 
+	{{{
+	DB_88F6281A_MPP0_7,		
+	DB_88F6281A_MPP8_15,		
+	DB_88F6281A_MPP16_23,		
+	DB_88F6281A_MPP24_31,		
+	DB_88F6281A_MPP32_39,		
+	DB_88F6281A_MPP40_47,		
+	DB_88F6281A_MPP48_55		
+	}}};
+
+
+MV_BOARD_INFO db88f6281AInfo = {
+	"DB-88F6281A-BP",				/* boardName[MAX_BOARD_NAME_LEN] */
+	DB_88F6281A_BOARD_MPP_GROUP_TYPE_NUM,		/* numBoardMppGroupType */
+	db88f6281AInfoBoardMppTypeInfo,
+	DB_88F6281A_BOARD_MPP_CONFIG_NUM,		/* numBoardMppConfig */
+	db88f6281AInfoBoardMppConfigValue,
+	0,						/* intsGppMaskLow */
+	0,						/* intsGppMaskHigh */
+	DB_88F6281A_BOARD_DEVICE_CONFIG_NUM,		/* numBoardDevIf */
+	db88f6281AInfoBoardDeCsInfo,
+	DB_88F6281A_BOARD_TWSI_DEF_NUM,			/* numBoardTwsiDev */
+	db88f6281AInfoBoardTwsiDev,					
+	DB_88F6281A_BOARD_MAC_INFO_NUM,			/* numBoardMacInfo */
+	db88f6281AInfoBoardMacInfo,
+	DB_88F6281A_BOARD_GPP_INFO_NUM,			/* numBoardGppInfo */
+	db88f6281AInfoBoardGppInfo,
+	DB_88F6281A_BOARD_DEBUG_LED_NUM,			/* activeLedsNumber */              
+	NULL,
+	0,						/* ledsPolarity */		
+	DB_88F6281A_OE_LOW,				/* gppOutEnLow */
+	DB_88F6281A_OE_HIGH,				/* gppOutEnHigh */
+	DB_88F6281A_OE_VAL_LOW,				/* gppOutValLow */
+	DB_88F6281A_OE_VAL_HIGH,				/* gppOutValHigh */
+	0,						/* gppPolarityValLow */
+	BIT6, 						/* gppPolarityValHigh */
+	NULL						/* pSwitchInfo */
+};
+
+
+#define RD_88F6281A_BOARD_PCI_IF_NUM		0x0
+#define RD_88F6281A_BOARD_TWSI_DEF_NUM		0x2
+#define RD_88F6281A_BOARD_MAC_INFO_NUM		0x2
+#define RD_88F6281A_BOARD_GPP_INFO_NUM		0x5
+#define RD_88F6281A_BOARD_MPP_GROUP_TYPE_NUM	0x1
+#define RD_88F6281A_BOARD_MPP_CONFIG_NUM		0x1
+#if defined(MV_NAND) && defined(MV_NAND_BOOT)
+    #define RD_88F6281A_BOARD_DEVICE_CONFIG_NUM	    0x1
+#elif defined(MV_NAND) && defined(MV_SPI_BOOT)
+    #define RD_88F6281A_BOARD_DEVICE_CONFIG_NUM	    0x2
+#else
+    #define RD_88F6281A_BOARD_DEVICE_CONFIG_NUM	    0x1
+#endif
+#define RD_88F6281A_BOARD_DEBUG_LED_NUM		0x0
+
+MV_BOARD_MAC_INFO rd88f6281AInfoBoardMacInfo[] = 
+	/* {{MV_BOARD_MAC_SPEED	boardMacSpeed, MV_U8 boardEthSmiAddr}} */
+	{{BOARD_MAC_SPEED_1000M, 0xa},
+    {BOARD_MAC_SPEED_AUTO, 0xb}
+	}; 
+
+MV_BOARD_SWITCH_INFO rd88f6281AInfoBoardSwitchInfo[] = 
+	/* MV_32 linkStatusIrq, {MV_32 qdPort0, MV_32 qdPort1, MV_32 qdPort2, MV_32 qdPort3, MV_32 qdPort4}, 
+		MV_32 qdCpuPort, MV_32 smiScanMode, MV_32 switchOnPort} */
+	{{38, {0, 1, 2, 3, -1}, 5, 2, 0},
+	 {-1, {-1}, -1, -1, -1}};
+
+MV_BOARD_TWSI_INFO	rd88f6281AInfoBoardTwsiDev[] =
+	/* {{MV_BOARD_DEV_CLASS	devClass, MV_U8	twsiDevAddr, MV_U8 twsiDevAddrType}} */
+	{
+	{BOARD_DEV_TWSI_EXP, 0xFF, ADDR7_BIT}, /* dummy entry to align with modules indexes */
+	{BOARD_DEV_TWSI_EXP, 0x27, ADDR7_BIT}
+	};
+
+MV_BOARD_MPP_TYPE_INFO rd88f6281AInfoBoardMppTypeInfo[] = 
+	{{MV_BOARD_RGMII, MV_BOARD_TDM}
+	}; 
+
+MV_DEV_CS_INFO rd88f6281AInfoBoardDeCsInfo[] = 
+		/*{deviceCS, params, devType, devWidth}*/			   
+#if defined(MV_NAND) && defined(MV_NAND_BOOT)
+		 {{0, N_A, BOARD_DEV_NAND_FLASH, 8}};	   /* NAND DEV */
+#elif defined(MV_NAND) && defined(MV_SPI_BOOT)
+		 {
+         {0, N_A, BOARD_DEV_NAND_FLASH, 8},	   /* NAND DEV */
+         {1, N_A, BOARD_DEV_SPI_FLASH, 8},	   /* SPI DEV */
+         };
+#else
+		 {{1, N_A, BOARD_DEV_SPI_FLASH, 8}};	   /* SPI DEV */         
+#endif
+
+MV_BOARD_GPP_INFO rd88f6281AInfoBoardGppInfo[] = 
+	/* {{MV_BOARD_GPP_CLASS	devClass, MV_U8	gppPinNum}} */
+	{{BOARD_GPP_SDIO_DETECT, 28},
+    {BOARD_GPP_USB_OC, 29},
+    {BOARD_GPP_WPS_BUTTON, 35},
+    {BOARD_GPP_MV_SWITCH, 38},
+    {BOARD_GPP_USB_VBUS, 49}
+	};
+
+MV_BOARD_MPP_INFO	rd88f6281AInfoBoardMppConfigValue[] = 
+	{{{
+	RD_88F6281A_MPP0_7,		
+	RD_88F6281A_MPP8_15,		
+	RD_88F6281A_MPP16_23,		
+	RD_88F6281A_MPP24_31,		
+	RD_88F6281A_MPP32_39,		
+	RD_88F6281A_MPP40_47,		
+	RD_88F6281A_MPP48_55		
+	}}};
+
+MV_BOARD_INFO rd88f6281AInfo = {
+	"RD-88F6281A",				/* boardName[MAX_BOARD_NAME_LEN] */
+	RD_88F6281A_BOARD_MPP_GROUP_TYPE_NUM,		/* numBoardMppGroupType */
+	rd88f6281AInfoBoardMppTypeInfo,
+	RD_88F6281A_BOARD_MPP_CONFIG_NUM,		/* numBoardMppConfig */
+	rd88f6281AInfoBoardMppConfigValue,
+	0,						/* intsGppMaskLow */
+	(1 << 3),					/* intsGppMaskHigh */
+	RD_88F6281A_BOARD_DEVICE_CONFIG_NUM,		/* numBoardDevIf */
+	rd88f6281AInfoBoardDeCsInfo,
+	RD_88F6281A_BOARD_TWSI_DEF_NUM,			/* numBoardTwsiDev */
+	rd88f6281AInfoBoardTwsiDev,					
+	RD_88F6281A_BOARD_MAC_INFO_NUM,			/* numBoardMacInfo */
+	rd88f6281AInfoBoardMacInfo,
+	RD_88F6281A_BOARD_GPP_INFO_NUM,			/* numBoardGppInfo */
+	rd88f6281AInfoBoardGppInfo,
+	RD_88F6281A_BOARD_DEBUG_LED_NUM,			/* activeLedsNumber */              
+	NULL,
+	0,										/* ledsPolarity */		
+	RD_88F6281A_OE_LOW,				/* gppOutEnLow */
+	RD_88F6281A_OE_HIGH,				/* gppOutEnHigh */
+	RD_88F6281A_OE_VAL_LOW,				/* gppOutValLow */
+	RD_88F6281A_OE_VAL_HIGH,				/* gppOutValHigh */
+	0,						/* gppPolarityValLow */
+	BIT6, 						/* gppPolarityValHigh */
+	rd88f6281AInfoBoardSwitchInfo			/* pSwitchInfo */
+};
+
+
+#define DB_88F6192A_BOARD_PCI_IF_NUM            0x0
+#define DB_88F6192A_BOARD_TWSI_DEF_NUM		    0x7
+#define DB_88F6192A_BOARD_MAC_INFO_NUM		    0x2
+#define DB_88F6192A_BOARD_GPP_INFO_NUM		    0x3
+#define DB_88F6192A_BOARD_MPP_GROUP_TYPE_NUM	0x1
+#define DB_88F6192A_BOARD_MPP_CONFIG_NUM		0x1
+#if defined(MV_NAND) && defined(MV_NAND_BOOT)
+    #define DB_88F6192A_BOARD_DEVICE_CONFIG_NUM	    0x1
+#elif defined(MV_NAND) && defined(MV_SPI_BOOT)
+    #define DB_88F6192A_BOARD_DEVICE_CONFIG_NUM	    0x2
+#else
+    #define DB_88F6192A_BOARD_DEVICE_CONFIG_NUM	    0x1
+#endif
+#define DB_88F6192A_BOARD_DEBUG_LED_NUM		    0x0
+
+MV_BOARD_TWSI_INFO	db88f6192AInfoBoardTwsiDev[] =
+	/* {{MV_BOARD_DEV_CLASS	devClass, MV_U8	twsiDevAddr, MV_U8 twsiDevAddrType}} */
+	{
+	{BOARD_DEV_TWSI_EXP, 0x20, ADDR7_BIT},
+	{BOARD_DEV_TWSI_EXP, 0x21, ADDR7_BIT},
+	{BOARD_DEV_TWSI_EXP, 0x27, ADDR7_BIT},
+	{BOARD_DEV_TWSI_SATR, 0x4C, ADDR7_BIT},
+	{BOARD_DEV_TWSI_SATR, 0x4D, ADDR7_BIT},
+	{BOARD_DEV_TWSI_SATR, 0x4E, ADDR7_BIT},
+	{BOARD_TWSI_AUDIO_DEC, 0x4A, ADDR7_BIT}
+	};
+
+MV_BOARD_MAC_INFO db88f6192AInfoBoardMacInfo[] = 
+	/* {{MV_BOARD_MAC_SPEED	boardMacSpeed, MV_U8 boardEthSmiAddr}} */
+	{
+	{BOARD_MAC_SPEED_AUTO, 0x8},
+	{BOARD_MAC_SPEED_AUTO, 0x9}
+	}; 
+
+MV_BOARD_MPP_TYPE_INFO db88f6192AInfoBoardMppTypeInfo[] = 
+	/* {{MV_BOARD_MPP_TYPE_CLASS	boardMppGroup1,
+ 		MV_BOARD_MPP_TYPE_CLASS	boardMppGroup2}} */
+	{{MV_BOARD_AUTO, MV_BOARD_OTHER}
+	}; 
+
+MV_DEV_CS_INFO db88f6192AInfoBoardDeCsInfo[] = 
+		/*{deviceCS, params, devType, devWidth}*/			   
+#if defined(MV_NAND) && defined(MV_NAND_BOOT)
+		 {{0, N_A, BOARD_DEV_NAND_FLASH, 8}};	   /* NAND DEV */
+#elif defined(MV_NAND) && defined(MV_SPI_BOOT)
+		 {
+         {0, N_A, BOARD_DEV_NAND_FLASH, 8},	   /* NAND DEV */
+         {1, N_A, BOARD_DEV_SPI_FLASH, 8},	   /* SPI DEV */
+         };
+#else
+		 {{1, N_A, BOARD_DEV_SPI_FLASH, 8}};	   /* SPI DEV */         
+#endif
+
+MV_BOARD_GPP_INFO db88f6192AInfoBoardGppInfo[] = 
+	/* {{MV_BOARD_GPP_CLASS	devClass, MV_U8	gppPinNum}} */
+	{
+    {BOARD_GPP_SDIO_WP, 20},
+	{BOARD_GPP_USB_VBUS, 22},
+	{BOARD_GPP_SDIO_DETECT, 23},
+	};
+
+MV_BOARD_MPP_INFO	db88f6192AInfoBoardMppConfigValue[] = 
+	{{{
+	DB_88F6192A_MPP0_7,		
+	DB_88F6192A_MPP8_15,		
+	DB_88F6192A_MPP16_23,		
+	DB_88F6192A_MPP24_31,		
+	DB_88F6192A_MPP32_35
+	}}};
+
+MV_BOARD_INFO db88f6192AInfo = {
+	"DB-88F6192A-BP",				/* boardName[MAX_BOARD_NAME_LEN] */
+	DB_88F6192A_BOARD_MPP_GROUP_TYPE_NUM,		/* numBoardMppGroupType */
+	db88f6192AInfoBoardMppTypeInfo,
+	DB_88F6192A_BOARD_MPP_CONFIG_NUM,		/* numBoardMppConfig */
+	db88f6192AInfoBoardMppConfigValue,
+	0,						/* intsGppMaskLow */
+	(1 << 3),					/* intsGppMaskHigh */
+	DB_88F6192A_BOARD_DEVICE_CONFIG_NUM,		/* numBoardDevIf */
+	db88f6192AInfoBoardDeCsInfo,
+	DB_88F6192A_BOARD_TWSI_DEF_NUM,			/* numBoardTwsiDev */
+	db88f6192AInfoBoardTwsiDev,					
+	DB_88F6192A_BOARD_MAC_INFO_NUM,			/* numBoardMacInfo */
+	db88f6192AInfoBoardMacInfo,
+	DB_88F6192A_BOARD_GPP_INFO_NUM,			/* numBoardGppInfo */
+	db88f6192AInfoBoardGppInfo,
+	DB_88F6192A_BOARD_DEBUG_LED_NUM,			/* activeLedsNumber */              
+	NULL,
+	0,										/* ledsPolarity */		
+	DB_88F6192A_OE_LOW,				/* gppOutEnLow */
+	DB_88F6192A_OE_HIGH,				/* gppOutEnHigh */
+	DB_88F6192A_OE_VAL_LOW,				/* gppOutValLow */
+	DB_88F6192A_OE_VAL_HIGH,				/* gppOutValHigh */
+	0,						/* gppPolarityValLow */
+	0, 						/* gppPolarityValHigh */
+	NULL						/* pSwitchInfo */
+};
+
+#define DB_88F6190A_BOARD_MAC_INFO_NUM		0x1
+
+MV_BOARD_INFO db88f6190AInfo = {
+	"DB-88F6190A-BP",				/* boardName[MAX_BOARD_NAME_LEN] */
+	DB_88F6192A_BOARD_MPP_GROUP_TYPE_NUM,		/* numBoardMppGroupType */
+	db88f6192AInfoBoardMppTypeInfo,
+	DB_88F6192A_BOARD_MPP_CONFIG_NUM,		/* numBoardMppConfig */
+	db88f6192AInfoBoardMppConfigValue,
+	0,						/* intsGppMaskLow */
+	(1 << 3),					/* intsGppMaskHigh */
+	DB_88F6192A_BOARD_DEVICE_CONFIG_NUM,		/* numBoardDevIf */
+	db88f6192AInfoBoardDeCsInfo,
+	DB_88F6192A_BOARD_TWSI_DEF_NUM,			/* numBoardTwsiDev */
+	db88f6192AInfoBoardTwsiDev,					
+	DB_88F6190A_BOARD_MAC_INFO_NUM,			/* numBoardMacInfo */
+	db88f6192AInfoBoardMacInfo,
+	DB_88F6192A_BOARD_GPP_INFO_NUM,			/* numBoardGppInfo */
+	db88f6192AInfoBoardGppInfo,
+	DB_88F6192A_BOARD_DEBUG_LED_NUM,			/* activeLedsNumber */              
+	NULL,
+	0,										/* ledsPolarity */		
+	DB_88F6192A_OE_LOW,				/* gppOutEnLow */
+	DB_88F6192A_OE_HIGH,				/* gppOutEnHigh */
+	DB_88F6192A_OE_VAL_LOW,				/* gppOutValLow */
+	DB_88F6192A_OE_VAL_HIGH,				/* gppOutValHigh */
+	0,						/* gppPolarityValLow */
+	0, 						/* gppPolarityValHigh */
+	NULL						/* pSwitchInfo */
+};
+
+#define RD_88F6192A_BOARD_PCI_IF_NUM		0x0
+#define RD_88F6192A_BOARD_TWSI_DEF_NUM		0x0
+#define RD_88F6192A_BOARD_MAC_INFO_NUM		0x1
+#define RD_88F6192A_BOARD_GPP_INFO_NUM		0xE
+#define RD_88F6192A_BOARD_MPP_GROUP_TYPE_NUM	0x1
+#define RD_88F6192A_BOARD_MPP_CONFIG_NUM		0x1
+#define RD_88F6192A_BOARD_DEVICE_CONFIG_NUM	0x1
+#define RD_88F6192A_BOARD_DEBUG_LED_NUM		0x3
+
+MV_U8	rd88f6192AInfoBoardDebugLedIf[] =
+	{17, 28, 29};
+
+MV_BOARD_MAC_INFO rd88f6192AInfoBoardMacInfo[] = 
+	/* {{MV_BOARD_MAC_SPEED	boardMacSpeed, MV_U8 boardEthSmiAddr}} */
+	{{BOARD_MAC_SPEED_AUTO, 0x8}
+	}; 
+
+MV_BOARD_MPP_TYPE_INFO rd88f6192AInfoBoardMppTypeInfo[] = 
+	/* {{MV_BOARD_MPP_TYPE_CLASS	boardMppGroup1,
+ 		MV_BOARD_MPP_TYPE_CLASS	boardMppGroup2}} */
+	{{MV_BOARD_OTHER, MV_BOARD_OTHER}
+	}; 
+
+MV_DEV_CS_INFO rd88f6192AInfoBoardDeCsInfo[] = 
+		/*{deviceCS, params, devType, devWidth}*/			   
+		 {{1, N_A, BOARD_DEV_SPI_FLASH, 8}};	   /* SPI DEV */
+
+MV_BOARD_GPP_INFO rd88f6192AInfoBoardGppInfo[] = 
+	/* {{MV_BOARD_GPP_CLASS	devClass, MV_U8	gppPinNum}} */
+	{
+	{BOARD_GPP_USB_VBUS_EN, 10},
+	{BOARD_GPP_USB_HOST_DEVICE, 11},
+	{BOARD_GPP_RESET, 14},
+	{BOARD_GPP_POWER_ON_LED, 15},
+	{BOARD_GPP_HDD_POWER, 16},
+	{BOARD_GPP_WPS_BUTTON, 24},
+	{BOARD_GPP_TS_BUTTON_C, 25},
+	{BOARD_GPP_USB_VBUS, 26},
+	{BOARD_GPP_USB_OC, 27},
+	{BOARD_GPP_TS_BUTTON_U, 30},
+	{BOARD_GPP_TS_BUTTON_R, 31},
+	{BOARD_GPP_TS_BUTTON_L, 32},
+	{BOARD_GPP_TS_BUTTON_D, 34},
+	{BOARD_GPP_FAN_POWER, 35}
+	};
+
+MV_BOARD_MPP_INFO	rd88f6192AInfoBoardMppConfigValue[] = 
+	{{{
+	RD_88F6192A_MPP0_7,		
+	RD_88F6192A_MPP8_15,		
+	RD_88F6192A_MPP16_23,		
+	RD_88F6192A_MPP24_31,		
+	RD_88F6192A_MPP32_35
+	}}};
+
+MV_BOARD_INFO rd88f6192AInfo = {
+	"RD-88F6192A-NAS",				/* boardName[MAX_BOARD_NAME_LEN] */
+	RD_88F6192A_BOARD_MPP_GROUP_TYPE_NUM,		/* numBoardMppGroupType */
+	rd88f6192AInfoBoardMppTypeInfo,
+	RD_88F6192A_BOARD_MPP_CONFIG_NUM,		/* numBoardMppConfig */
+	rd88f6192AInfoBoardMppConfigValue,
+	0,						/* intsGppMaskLow */
+	(1 << 3),					/* intsGppMaskHigh */
+	RD_88F6192A_BOARD_DEVICE_CONFIG_NUM,		/* numBoardDevIf */
+	rd88f6192AInfoBoardDeCsInfo,
+	RD_88F6192A_BOARD_TWSI_DEF_NUM,			/* numBoardTwsiDev */
+	NULL,					
+	RD_88F6192A_BOARD_MAC_INFO_NUM,			/* numBoardMacInfo */
+	rd88f6192AInfoBoardMacInfo,
+	RD_88F6192A_BOARD_GPP_INFO_NUM,			/* numBoardGppInfo */
+	rd88f6192AInfoBoardGppInfo,
+	RD_88F6192A_BOARD_DEBUG_LED_NUM,			/* activeLedsNumber */              
+	rd88f6192AInfoBoardDebugLedIf,
+	0,										/* ledsPolarity */		
+	RD_88F6192A_OE_LOW,				/* gppOutEnLow */
+	RD_88F6192A_OE_HIGH,				/* gppOutEnHigh */
+	RD_88F6192A_OE_VAL_LOW,				/* gppOutValLow */
+	RD_88F6192A_OE_VAL_HIGH,				/* gppOutValHigh */
+	0,						/* gppPolarityValLow */
+	0, 						/* gppPolarityValHigh */
+	NULL						/* pSwitchInfo */
+};
+
+MV_BOARD_INFO rd88f6190AInfo = {
+	"RD-88F6190A-NAS",				/* boardName[MAX_BOARD_NAME_LEN] */
+	RD_88F6192A_BOARD_MPP_GROUP_TYPE_NUM,		/* numBoardMppGroupType */
+	rd88f6192AInfoBoardMppTypeInfo,
+	RD_88F6192A_BOARD_MPP_CONFIG_NUM,		/* numBoardMppConfig */
+	rd88f6192AInfoBoardMppConfigValue,
+	0,						/* intsGppMaskLow */
+	(1 << 3),					/* intsGppMaskHigh */
+	RD_88F6192A_BOARD_DEVICE_CONFIG_NUM,		/* numBoardDevIf */
+	rd88f6192AInfoBoardDeCsInfo,
+	RD_88F6192A_BOARD_TWSI_DEF_NUM,			/* numBoardTwsiDev */
+	NULL,					
+	RD_88F6192A_BOARD_MAC_INFO_NUM,			/* numBoardMacInfo */
+	rd88f6192AInfoBoardMacInfo,
+	RD_88F6192A_BOARD_GPP_INFO_NUM,			/* numBoardGppInfo */
+	rd88f6192AInfoBoardGppInfo,
+	RD_88F6192A_BOARD_DEBUG_LED_NUM,			/* activeLedsNumber */              
+	rd88f6192AInfoBoardDebugLedIf,
+	0,										/* ledsPolarity */		
+	RD_88F6192A_OE_LOW,				/* gppOutEnLow */
+	RD_88F6192A_OE_HIGH,				/* gppOutEnHigh */
+	RD_88F6192A_OE_VAL_LOW,				/* gppOutValLow */
+	RD_88F6192A_OE_VAL_HIGH,				/* gppOutValHigh */
+	0,						/* gppPolarityValLow */
+	0, 						/* gppPolarityValHigh */
+	NULL						/* pSwitchInfo */
+};
+
+#define DB_88F6180A_BOARD_PCI_IF_NUM		0x0
+#define DB_88F6180A_BOARD_TWSI_DEF_NUM		0x5
+#define DB_88F6180A_BOARD_MAC_INFO_NUM		0x1
+#define DB_88F6180A_BOARD_GPP_INFO_NUM		0x0
+#define DB_88F6180A_BOARD_MPP_GROUP_TYPE_NUM	0x2
+#define DB_88F6180A_BOARD_MPP_CONFIG_NUM		0x1
+#define DB_88F6180A_BOARD_DEVICE_CONFIG_NUM	    0x1
+#define DB_88F6180A_BOARD_DEBUG_LED_NUM		0x0
+
+MV_BOARD_TWSI_INFO	db88f6180AInfoBoardTwsiDev[] =
+	/* {{MV_BOARD_DEV_CLASS	devClass, MV_U8	twsiDevAddr, MV_U8 twsiDevAddrType}} */
+	{
+    {BOARD_DEV_TWSI_EXP, 0x20, ADDR7_BIT},
+    {BOARD_DEV_TWSI_EXP, 0x21, ADDR7_BIT},
+    {BOARD_DEV_TWSI_EXP, 0x27, ADDR7_BIT},
+	{BOARD_DEV_TWSI_SATR, 0x4C, ADDR7_BIT},
+	{BOARD_TWSI_AUDIO_DEC, 0x4A, ADDR7_BIT}
+	};
+
+MV_BOARD_MAC_INFO db88f6180AInfoBoardMacInfo[] = 
+	/* {{MV_BOARD_MAC_SPEED	boardMacSpeed, MV_U8 boardEthSmiAddr}} */
+	{{BOARD_MAC_SPEED_AUTO, 0x8}
+	}; 
+
+MV_BOARD_GPP_INFO db88f6180AInfoBoardGppInfo[] = 
+	/* {{MV_BOARD_GPP_CLASS	devClass, MV_U8	gppPinNum}} */
+	{
+	/* Muxed with TDM/Audio module via IOexpender
+	{BOARD_GPP_USB_VBUS, 6} */
+	};
+
+MV_BOARD_MPP_TYPE_INFO db88f6180AInfoBoardMppTypeInfo[] = 
+	/* {{MV_BOARD_MPP_TYPE_CLASS	boardMppGroup1,
+ 		MV_BOARD_MPP_TYPE_CLASS	boardMppGroup2}} */
+	{{MV_BOARD_OTHER, MV_BOARD_AUTO}
+	}; 
+
+MV_DEV_CS_INFO db88f6180AInfoBoardDeCsInfo[] = 
+		/*{deviceCS, params, devType, devWidth}*/			   
+#if defined(MV_NAND_BOOT)
+		 {{0, N_A, BOARD_DEV_NAND_FLASH, 8}};	   /* NAND DEV */         
+#else
+		 {{1, N_A, BOARD_DEV_SPI_FLASH, 8}};	   /* SPI DEV */         
+#endif
+
+MV_BOARD_MPP_INFO	db88f6180AInfoBoardMppConfigValue[] = 
+	{{{
+	DB_88F6180A_MPP0_7,		
+	DB_88F6180A_MPP8_15,
+    DB_88F6180A_MPP16_23,
+    DB_88F6180A_MPP24_31,		
+    DB_88F6180A_MPP32_39,
+    DB_88F6180A_MPP40_44
+	}}};
+
+MV_BOARD_INFO db88f6180AInfo = {
+	"DB-88F6180A-BP",				/* boardName[MAX_BOARD_NAME_LEN] */
+	DB_88F6180A_BOARD_MPP_GROUP_TYPE_NUM,		/* numBoardMppGroupType */
+	db88f6180AInfoBoardMppTypeInfo,
+	DB_88F6180A_BOARD_MPP_CONFIG_NUM,		/* numBoardMppConfig */
+	db88f6180AInfoBoardMppConfigValue,
+	0,						/* intsGppMaskLow */
+	0,					/* intsGppMaskHigh */
+	DB_88F6180A_BOARD_DEVICE_CONFIG_NUM,		/* numBoardDevIf */
+	db88f6180AInfoBoardDeCsInfo,
+	DB_88F6180A_BOARD_TWSI_DEF_NUM,			/* numBoardTwsiDev */
+	db88f6180AInfoBoardTwsiDev,					
+	DB_88F6180A_BOARD_MAC_INFO_NUM,			/* numBoardMacInfo */
+	db88f6180AInfoBoardMacInfo,
+	DB_88F6180A_BOARD_GPP_INFO_NUM,			/* numBoardGppInfo */
+	NULL,
+	DB_88F6180A_BOARD_DEBUG_LED_NUM,			/* activeLedsNumber */              
+	NULL,
+	0,										/* ledsPolarity */		
+	DB_88F6180A_OE_LOW,				/* gppOutEnLow */
+	DB_88F6180A_OE_HIGH,				/* gppOutEnHigh */
+	DB_88F6180A_OE_VAL_LOW,				/* gppOutValLow */
+	DB_88F6180A_OE_VAL_HIGH,				/* gppOutValHigh */
+	0,						/* gppPolarityValLow */
+	0, 						/* gppPolarityValHigh */
+	NULL						/* pSwitchInfo */
+};
+
+
+#define RD_88F6281A_PCAC_BOARD_PCI_IF_NUM		0x0
+#define RD_88F6281A_PCAC_BOARD_TWSI_DEF_NUM		0x1
+#define RD_88F6281A_PCAC_BOARD_MAC_INFO_NUM		0x1
+#define RD_88F6281A_PCAC_BOARD_GPP_INFO_NUM		0x0
+#define RD_88F6281A_PCAC_BOARD_MPP_GROUP_TYPE_NUM	0x1
+#define RD_88F6281A_PCAC_BOARD_MPP_CONFIG_NUM		0x1
+#if defined(MV_NAND) && defined(MV_NAND_BOOT)
+    #define RD_88F6281A_PCAC_BOARD_DEVICE_CONFIG_NUM	    0x1
+#elif defined(MV_NAND) && defined(MV_SPI_BOOT)
+    #define RD_88F6281A_PCAC_BOARD_DEVICE_CONFIG_NUM	    0x2
+#else
+    #define RD_88F6281A_PCAC_BOARD_DEVICE_CONFIG_NUM	    0x1
+#endif
+#define RD_88F6281A_PCAC_BOARD_DEBUG_LED_NUM		0x4
+
+MV_U8	rd88f6281APcacInfoBoardDebugLedIf[] =
+	{38, 39, 40, 41};
+
+MV_BOARD_MAC_INFO rd88f6281APcacInfoBoardMacInfo[] = 
+	/* {{MV_BOARD_MAC_SPEED	boardMacSpeed, MV_U8 boardEthSmiAddr}} */
+	{{BOARD_MAC_SPEED_AUTO, 0x8}
+	}; 
+
+MV_BOARD_TWSI_INFO	rd88f6281APcacInfoBoardTwsiDev[] =
+	/* {{MV_BOARD_DEV_CLASS	devClass, MV_U8	twsiDevAddr, MV_U8 twsiDevAddrType}} */
+	{
+	{BOARD_TWSI_OTHER, 0xa7, ADDR7_BIT}
+	};
+
+MV_BOARD_MPP_TYPE_INFO rd88f6281APcacInfoBoardMppTypeInfo[] = 
+	{{MV_BOARD_OTHER, MV_BOARD_OTHER}
+	}; 
+
+MV_DEV_CS_INFO rd88f6281APcacInfoBoardDeCsInfo[] = 
+		/*{deviceCS, params, devType, devWidth}*/			   
+#if defined(MV_NAND) && defined(MV_NAND_BOOT)
+		 {{0, N_A, BOARD_DEV_NAND_FLASH, 8}};	   /* NAND DEV */
+#elif defined(MV_NAND) && defined(MV_SPI_BOOT)
+		 {
+         {0, N_A, BOARD_DEV_NAND_FLASH, 8},	   /* NAND DEV */
+         {1, N_A, BOARD_DEV_SPI_FLASH, 8},	   /* SPI DEV */
+         };
+#else
+	 {{1, N_A, BOARD_DEV_SPI_FLASH, 8}};	   /* SPI DEV */         
+#endif
+
+MV_BOARD_MPP_INFO	rd88f6281APcacInfoBoardMppConfigValue[] = 
+	{{{
+	RD_88F6281A_PCAC_MPP0_7,		
+	RD_88F6281A_PCAC_MPP8_15,		
+	RD_88F6281A_PCAC_MPP16_23,		
+	RD_88F6281A_PCAC_MPP24_31,		
+	RD_88F6281A_PCAC_MPP32_39,		
+	RD_88F6281A_PCAC_MPP40_47,		
+	RD_88F6281A_PCAC_MPP48_55		
+	}}};
+
+MV_BOARD_INFO rd88f6281APcacInfo = {
+	"RD-88F6281A-PCAC",				/* boardName[MAX_BOARD_NAME_LEN] */
+	RD_88F6281A_PCAC_BOARD_MPP_GROUP_TYPE_NUM,	/* numBoardMppGroupType */
+	rd88f6281APcacInfoBoardMppTypeInfo,
+	RD_88F6281A_PCAC_BOARD_MPP_CONFIG_NUM,		/* numBoardMppConfig */
+	rd88f6281APcacInfoBoardMppConfigValue,
+	0,						/* intsGppMaskLow */
+	(1 << 3),					/* intsGppMaskHigh */
+	RD_88F6281A_PCAC_BOARD_DEVICE_CONFIG_NUM,	/* numBoardDevIf */
+	rd88f6281APcacInfoBoardDeCsInfo,
+	RD_88F6281A_PCAC_BOARD_TWSI_DEF_NUM,		/* numBoardTwsiDev */
+	rd88f6281APcacInfoBoardTwsiDev,					
+	RD_88F6281A_PCAC_BOARD_MAC_INFO_NUM,		/* numBoardMacInfo */
+	rd88f6281APcacInfoBoardMacInfo,
+	RD_88F6281A_PCAC_BOARD_GPP_INFO_NUM,		/* numBoardGppInfo */
+	0,
+	RD_88F6281A_PCAC_BOARD_DEBUG_LED_NUM,		/* activeLedsNumber */              
+	NULL,
+	0,										/* ledsPolarity */		
+	RD_88F6281A_PCAC_OE_LOW,			/* gppOutEnLow */
+	RD_88F6281A_PCAC_OE_HIGH,			/* gppOutEnHigh */
+	RD_88F6281A_PCAC_OE_VAL_LOW,			/* gppOutValLow */
+	RD_88F6281A_PCAC_OE_VAL_HIGH,			/* gppOutValHigh */
+	0,						/* gppPolarityValLow */
+	0, 	 					/* gppPolarityValHigh */
+	NULL						/* pSwitchInfo */
+};
+
+
+/* 6281 Sheeva Plug*/
+
+#define SHEEVA_PLUG_BOARD_PCI_IF_NUM		        0x0
+#define SHEEVA_PLUG_BOARD_TWSI_DEF_NUM		        0x0
+#define SHEEVA_PLUG_BOARD_MAC_INFO_NUM		        0x1
+#define SHEEVA_PLUG_BOARD_GPP_INFO_NUM		        0x0
+#define SHEEVA_PLUG_BOARD_MPP_GROUP_TYPE_NUN        0x1
+#define SHEEVA_PLUG_BOARD_MPP_CONFIG_NUM		    0x1
+#define SHEEVA_PLUG_BOARD_DEVICE_CONFIG_NUM	        0x1
+#define SHEEVA_PLUG_BOARD_DEBUG_LED_NUM		        0x1
+
+MV_U8	sheevaPlugInfoBoardDebugLedIf[] =
+	{49};
+
+MV_BOARD_MAC_INFO sheevaPlugInfoBoardMacInfo[] = 
+    /* {{MV_BOARD_MAC_SPEED	boardMacSpeed,	MV_U8	boardEthSmiAddr}} */
+	{{BOARD_MAC_SPEED_AUTO, 0x0}}; 
+
+MV_BOARD_TWSI_INFO	sheevaPlugInfoBoardTwsiDev[] =
+	/* {{MV_BOARD_DEV_CLASS	devClass, MV_U8	twsiDevAddr, MV_U8 twsiDevAddrType}} */
+	{{BOARD_TWSI_OTHER, 0x0, ADDR7_BIT}};
+
+MV_BOARD_MPP_TYPE_INFO sheevaPlugInfoBoardMppTypeInfo[] = 
+	{{MV_BOARD_OTHER, MV_BOARD_OTHER}
+	}; 
+
+MV_DEV_CS_INFO sheevaPlugInfoBoardDeCsInfo[] = 
+		/*{deviceCS, params, devType, devWidth}*/			   
+		 {{0, N_A, BOARD_DEV_NAND_FLASH, 8}};	   /* NAND DEV */
+
+MV_BOARD_MPP_INFO	sheevaPlugInfoBoardMppConfigValue[] = 
+	{{{
+	RD_SHEEVA_PLUG_MPP0_7,		
+	RD_SHEEVA_PLUG_MPP8_15,		
+	RD_SHEEVA_PLUG_MPP16_23,		
+	RD_SHEEVA_PLUG_MPP24_31,		
+	RD_SHEEVA_PLUG_MPP32_39,		
+	RD_SHEEVA_PLUG_MPP40_47,		
+	RD_SHEEVA_PLUG_MPP48_55		
+	}}};
+
+MV_BOARD_INFO sheevaPlugInfo = {
+	"SHEEVA PLUG",				                /* boardName[MAX_BOARD_NAME_LEN] */
+	SHEEVA_PLUG_BOARD_MPP_GROUP_TYPE_NUN,		/* numBoardMppGroupType */
+	sheevaPlugInfoBoardMppTypeInfo,
+	SHEEVA_PLUG_BOARD_MPP_CONFIG_NUM,		    /* numBoardMppConfig */
+	sheevaPlugInfoBoardMppConfigValue,
+	0,						                    /* intsGppMaskLow */
+	0,					                        /* intsGppMaskHigh */
+	SHEEVA_PLUG_BOARD_DEVICE_CONFIG_NUM,		/* numBoardDevIf */
+	sheevaPlugInfoBoardDeCsInfo,
+	SHEEVA_PLUG_BOARD_TWSI_DEF_NUM,			    /* numBoardTwsiDev */
+	sheevaPlugInfoBoardTwsiDev,					
+	SHEEVA_PLUG_BOARD_MAC_INFO_NUM,			    /* numBoardMacInfo */
+	sheevaPlugInfoBoardMacInfo,
+	SHEEVA_PLUG_BOARD_GPP_INFO_NUM,			    /* numBoardGppInfo */
+	0,
+	SHEEVA_PLUG_BOARD_DEBUG_LED_NUM,			/* activeLedsNumber */              
+	sheevaPlugInfoBoardDebugLedIf,
+	0,										/* ledsPolarity */		
+	RD_SHEEVA_PLUG_OE_LOW,				            /* gppOutEnLow */
+	RD_SHEEVA_PLUG_OE_HIGH,				        /* gppOutEnHigh */
+	RD_SHEEVA_PLUG_OE_VAL_LOW,				        /* gppOutValLow */
+	RD_SHEEVA_PLUG_OE_VAL_HIGH,				    /* gppOutValHigh */
+	0,						                    /* gppPolarityValLow */
+	0, 						                    /* gppPolarityValHigh */
+    NULL										/* pSwitchInfo */
+};
+
+/* Customer specific board place holder*/
+
+#define DB_CUSTOMER_BOARD_PCI_IF_NUM		        0x0
+#define DB_CUSTOMER_BOARD_TWSI_DEF_NUM		        0x0
+#define DB_CUSTOMER_BOARD_MAC_INFO_NUM		        0x0
+#define DB_CUSTOMER_BOARD_GPP_INFO_NUM		        0x0
+#define DB_CUSTOMER_BOARD_MPP_GROUP_TYPE_NUN        0x0
+#define DB_CUSTOMER_BOARD_MPP_CONFIG_NUM		    0x0
+#if defined(MV_NAND) && defined(MV_NAND_BOOT)
+    #define DB_CUSTOMER_BOARD_DEVICE_CONFIG_NUM	    0x0
+#elif defined(MV_NAND) && defined(MV_SPI_BOOT)
+    #define DB_CUSTOMER_BOARD_DEVICE_CONFIG_NUM	    0x0
+#else
+    #define DB_CUSTOMER_BOARD_DEVICE_CONFIG_NUM	    0x0
+#endif
+#define DB_CUSTOMER_BOARD_DEBUG_LED_NUM		0x0
+
+MV_U8	dbCustomerInfoBoardDebugLedIf[] =
+	{0};
+
+MV_BOARD_MAC_INFO dbCustomerInfoBoardMacInfo[] = 
+    /* {{MV_BOARD_MAC_SPEED	boardMacSpeed,	MV_U8	boardEthSmiAddr}} */
+	{{BOARD_MAC_SPEED_AUTO, 0x0}}; 
+
+MV_BOARD_TWSI_INFO	dbCustomerInfoBoardTwsiDev[] =
+	/* {{MV_BOARD_DEV_CLASS	devClass, MV_U8	twsiDevAddr, MV_U8 twsiDevAddrType}} */
+	{{BOARD_TWSI_OTHER, 0x0, ADDR7_BIT}};
+
+MV_BOARD_MPP_TYPE_INFO dbCustomerInfoBoardMppTypeInfo[] = 
+	{{MV_BOARD_OTHER, MV_BOARD_OTHER}
+	}; 
+
+MV_DEV_CS_INFO dbCustomerInfoBoardDeCsInfo[] = 
+		/*{deviceCS, params, devType, devWidth}*/			   
+#if defined(MV_NAND) && defined(MV_NAND_BOOT)
+		 {{0, N_A, BOARD_DEV_NAND_FLASH, 8}};	   /* NAND DEV */
+#elif defined(MV_NAND) && defined(MV_SPI_BOOT)
+		 {
+         {0, N_A, BOARD_DEV_NAND_FLASH, 8},	   /* NAND DEV */
+         {2, N_A, BOARD_DEV_SPI_FLASH, 8},	   /* SPI DEV */
+         };
+#else
+		 {{2, N_A, BOARD_DEV_SPI_FLASH, 8}};	   /* SPI DEV */         
+#endif
+
+MV_BOARD_MPP_INFO	dbCustomerInfoBoardMppConfigValue[] = 
+	{{{
+	DB_CUSTOMER_MPP0_7,		
+	DB_CUSTOMER_MPP8_15,		
+	DB_CUSTOMER_MPP16_23,		
+	DB_CUSTOMER_MPP24_31,		
+	DB_CUSTOMER_MPP32_39,		
+	DB_CUSTOMER_MPP40_47,		
+	DB_CUSTOMER_MPP48_55		
+	}}};
+
+MV_BOARD_INFO dbCustomerInfo = {
+	"DB-CUSTOMER",				                /* boardName[MAX_BOARD_NAME_LEN] */
+	DB_CUSTOMER_BOARD_MPP_GROUP_TYPE_NUN,		/* numBoardMppGroupType */
+	dbCustomerInfoBoardMppTypeInfo,
+	DB_CUSTOMER_BOARD_MPP_CONFIG_NUM,		    /* numBoardMppConfig */
+	dbCustomerInfoBoardMppConfigValue,
+	0,						                    /* intsGppMaskLow */
+	0,					                        /* intsGppMaskHigh */
+	DB_CUSTOMER_BOARD_DEVICE_CONFIG_NUM,		/* numBoardDevIf */
+	dbCustomerInfoBoardDeCsInfo,
+	DB_CUSTOMER_BOARD_TWSI_DEF_NUM,			    /* numBoardTwsiDev */
+	dbCustomerInfoBoardTwsiDev,					
+	DB_CUSTOMER_BOARD_MAC_INFO_NUM,			    /* numBoardMacInfo */
+	dbCustomerInfoBoardMacInfo,
+	DB_CUSTOMER_BOARD_GPP_INFO_NUM,			    /* numBoardGppInfo */
+	0,
+	DB_CUSTOMER_BOARD_DEBUG_LED_NUM,			/* activeLedsNumber */              
+	NULL,
+	0,										/* ledsPolarity */		
+	DB_CUSTOMER_OE_LOW,				            /* gppOutEnLow */
+	DB_CUSTOMER_OE_HIGH,				        /* gppOutEnHigh */
+	DB_CUSTOMER_OE_VAL_LOW,				        /* gppOutValLow */
+	DB_CUSTOMER_OE_VAL_HIGH,				    /* gppOutValHigh */
+	0,						                    /* gppPolarityValLow */
+	0, 						                    /* gppPolarityValHigh */
+    NULL										/* pSwitchInfo */
+};
+
+MV_BOARD_INFO*	boardInfoTbl[] = 	{
+                    &db88f6281AInfo,
+                    &rd88f6281AInfo,
+                    &db88f6192AInfo,
+                    &rd88f6192AInfo,
+                    &db88f6180AInfo,
+                    &db88f6190AInfo,
+                    &rd88f6190AInfo,
+                    &rd88f6281APcacInfo,
+                    &dbCustomerInfo,
+                    &sheevaPlugInfo
+					};
+
+
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/boardEnv/mvBoardEnvSpec.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/boardEnv/mvBoardEnvSpec.h
new file mode 100644
index 0000000..0372eee
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/boardEnv/mvBoardEnvSpec.h
@@ -0,0 +1,262 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or
+modify this File in accordance with the terms and conditions of the General
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is
+available along with the File in the license.txt file or by writing to the Free
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt.
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY
+DISCLAIMED.  The GPL License provides additional details about this warranty
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or
+modify this File under the following licensing terms.
+Redistribution and use in source and binary forms, with or without modification,
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer.
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution.
+
+    *   Neither the name of Marvell nor the names of its contributors may be
+        used to endorse or promote products derived from this software without
+        specific prior written permission.
+
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+
+#ifndef __INCmvBoardEnvSpech
+#define __INCmvBoardEnvSpech
+
+#include "mvSysHwConfig.h"
+
+
+/* For future use */
+#define BD_ID_DATA_START_OFFS		0x0
+#define BD_DETECT_SEQ_OFFS		0x0
+#define BD_SYS_NUM_OFFS			0x4
+#define BD_NAME_OFFS			0x8
+
+/* I2C bus addresses */
+#define MV_BOARD_CTRL_I2C_ADDR			0x0     /* Controller slave addr */
+#define MV_BOARD_CTRL_I2C_ADDR_TYPE 		ADDR7_BIT
+#define MV_BOARD_DIMM0_I2C_ADDR			0x56
+#define MV_BOARD_DIMM0_I2C_ADDR_TYPE 		ADDR7_BIT
+#define MV_BOARD_DIMM1_I2C_ADDR			0x54
+#define MV_BOARD_DIMM1_I2C_ADDR_TYPE 		ADDR7_BIT
+#define MV_BOARD_EEPROM_I2C_ADDR	    	0x51
+#define MV_BOARD_EEPROM_I2C_ADDR_TYPE 		ADDR7_BIT
+#define MV_BOARD_MAIN_EEPROM_I2C_ADDR	   	0x50
+#define MV_BOARD_MAIN_EEPROM_I2C_ADDR_TYPE 	ADDR7_BIT
+#define MV_BOARD_MUX_I2C_ADDR_ENTRY		0x2
+#define MV_BOARD_DIMM_I2C_CHANNEL		0x0
+
+#define BOOT_FLASH_INDEX			0
+#define MAIN_FLASH_INDEX			1
+
+#define BOARD_ETH_START_PORT_NUM	0
+
+/* Supported clocks */
+#define MV_BOARD_TCLK_100MHZ	100000000
+#define MV_BOARD_TCLK_125MHZ	125000000
+#define MV_BOARD_TCLK_133MHZ	133333333
+#define MV_BOARD_TCLK_150MHZ	150000000
+#define MV_BOARD_TCLK_166MHZ	166666667
+#define MV_BOARD_TCLK_200MHZ	200000000
+
+#define MV_BOARD_SYSCLK_100MHZ	100000000
+#define MV_BOARD_SYSCLK_125MHZ	125000000
+#define MV_BOARD_SYSCLK_133MHZ	133333333
+#define MV_BOARD_SYSCLK_150MHZ	150000000
+#define MV_BOARD_SYSCLK_166MHZ	166666667
+#define MV_BOARD_SYSCLK_200MHZ	200000000
+#define MV_BOARD_SYSCLK_233MHZ	233333333
+#define MV_BOARD_SYSCLK_250MHZ	250000000
+#define MV_BOARD_SYSCLK_267MHZ	266666667
+#define MV_BOARD_SYSCLK_300MHZ	300000000
+#define MV_BOARD_SYSCLK_333MHZ	333333334
+#define MV_BOARD_SYSCLK_400MHZ	400000000
+
+#define MV_BOARD_REFCLK_25MHZ	 25000000
+
+/* Board specific */
+/* =============================== */
+
+/* boards ID numbers */
+
+#define BOARD_ID_BASE           		0x0
+
+/* New board ID numbers */
+#define DB_88F6281A_BP_ID			(BOARD_ID_BASE)
+#define DB_88F6281_BP_MLL_ID        1680
+#define RD_88F6281A_ID				(BOARD_ID_BASE+0x1)
+#define RD_88F6281_MLL_ID			1682
+#define DB_88F6192A_BP_ID			(BOARD_ID_BASE+0x2)
+#define RD_88F6192A_ID				(BOARD_ID_BASE+0x3)
+#define RD_88F6192_MLL_ID			1681
+#define DB_88F6180A_BP_ID			(BOARD_ID_BASE+0x4)
+#define DB_88F6190A_BP_ID			(BOARD_ID_BASE+0x5)
+#define RD_88F6190A_ID				(BOARD_ID_BASE+0x6)
+#define RD_88F6281A_PCAC_ID			(BOARD_ID_BASE+0x7)
+#define DB_CUSTOMER_ID			    (BOARD_ID_BASE+0x8)
+#define SHEEVA_PLUG_ID			    (BOARD_ID_BASE+0x9)
+#define MV_MAX_BOARD_ID 			(SHEEVA_PLUG_ID + 1)
+
+/* DB-88F6281A-BP */
+#if defined(MV_NAND)
+    #define DB_88F6281A_MPP0_7                   	0x21111111
+#else
+    #define DB_88F6281A_MPP0_7                   	0x21112220
+#endif
+#define DB_88F6281A_MPP8_15                   	0x11113311
+#define DB_88F6281A_MPP16_23                   	0x00551111
+#define DB_88F6281A_MPP24_31                   	0x00000000
+#define DB_88F6281A_MPP32_39                   	0x00000000
+#define DB_88F6281A_MPP40_47                   	0x00000000
+#define DB_88F6281A_MPP48_55                   	0x00000000
+#define DB_88F6281A_OE_LOW                       0x0
+#if defined(MV_TDM_5CHANNELS)
+	#define DB_88F6281A_OE_HIGH		(BIT6)
+#else
+#define DB_88F6281A_OE_HIGH                      0x0
+#endif
+#define DB_88F6281A_OE_VAL_LOW                   0x0
+#define DB_88F6281A_OE_VAL_HIGH                  0x0
+
+/* RD-88F6281A */
+#if defined(MV_NAND)
+    #define RD_88F6281A_MPP0_7                   	0x21111111
+#else
+    #define RD_88F6281A_MPP0_7                   	0x21112220
+#endif
+#define RD_88F6281A_MPP8_15                   	0x11113311
+#define RD_88F6281A_MPP16_23                   	0x33331111
+#define RD_88F6281A_MPP24_31                   	0x33003333
+#define RD_88F6281A_MPP32_39                   	0x20440533
+#define RD_88F6281A_MPP40_47                   	0x22202222
+#define RD_88F6281A_MPP48_55                   	0x00000002
+#define RD_88F6281A_OE_LOW                      (BIT28 | BIT29)
+#define RD_88F6281A_OE_HIGH                     (BIT3 | BIT6 | BIT17)
+#define RD_88F6281A_OE_VAL_LOW                   0x0
+#define RD_88F6281A_OE_VAL_HIGH                  0x0
+
+/* DB-88F6192A-BP */
+#if defined(MV_NAND)
+    #define DB_88F6192A_MPP0_7                   	0x21111111
+#else
+    #define DB_88F6192A_MPP0_7                   	0x21112220
+#endif
+#define DB_88F6192A_MPP8_15                   	0x11113311
+#define DB_88F6192A_MPP16_23                   	0x00501111
+#define DB_88F6192A_MPP24_31                   	0x00000000
+#define DB_88F6192A_MPP32_35                   	0x00000000
+#define DB_88F6192A_OE_LOW                       (BIT22 | BIT23)
+#define DB_88F6192A_OE_HIGH                      0x0
+#define DB_88F6192A_OE_VAL_LOW                   0x0
+#define DB_88F6192A_OE_VAL_HIGH                  0x0
+
+/* RD-88F6192A */
+#define RD_88F6192A_MPP0_7                   	0x01222222
+#define RD_88F6192A_MPP8_15                   	0x00000011
+#define RD_88F6192A_MPP16_23                   	0x05550000
+#define RD_88F6192A_MPP24_31                   	0x0
+#define RD_88F6192A_MPP32_35                   	0x0
+#define RD_88F6192A_OE_LOW                      (BIT11 | BIT14 | BIT24 | BIT25 | BIT26 | BIT27 | BIT30 | BIT31)
+#define RD_88F6192A_OE_HIGH                     (BIT0 | BIT2)
+#define RD_88F6192A_OE_VAL_LOW                  0x18400
+#define RD_88F6192A_OE_VAL_HIGH                 0x8
+
+/* DB-88F6180A-BP */
+#if defined(MV_NAND)
+    #define DB_88F6180A_MPP0_7                   	0x21111111
+#else
+    #define DB_88F6180A_MPP0_7                   	0x01112222
+#endif
+#define DB_88F6180A_MPP8_15                   	0x11113311
+#define DB_88F6180A_MPP16_23                   	0x00001111
+#define DB_88F6180A_MPP24_31                   	0x0
+#define DB_88F6180A_MPP32_39                   	0x4444c000
+#define DB_88F6180A_MPP40_44                   	0x00044444
+#define DB_88F6180A_OE_LOW                       0x0
+#define DB_88F6180A_OE_HIGH                      0x0
+#define DB_88F6180A_OE_VAL_LOW                   0x0
+#define DB_88F6180A_OE_VAL_HIGH                  0x0
+
+/* RD-88F6281A_PCAC */
+#define RD_88F6281A_PCAC_MPP0_7                	0x21111111
+#define RD_88F6281A_PCAC_MPP8_15               	0x00003311
+#define RD_88F6281A_PCAC_MPP16_23              	0x00001100
+#define RD_88F6281A_PCAC_MPP24_31              	0x00000000
+#define RD_88F6281A_PCAC_MPP32_39              	0x00000000
+#define RD_88F6281A_PCAC_MPP40_47              	0x00000000
+#define RD_88F6281A_PCAC_MPP48_55              	0x00000000
+#define RD_88F6281A_PCAC_OE_LOW                 0x0
+#define RD_88F6281A_PCAC_OE_HIGH                0x0
+#define RD_88F6281A_PCAC_OE_VAL_LOW             0x0
+#define RD_88F6281A_PCAC_OE_VAL_HIGH            0x0
+
+/* SHEEVA PLUG */
+#define RD_SHEEVA_PLUG_MPP0_7                   0x01111111
+#define RD_SHEEVA_PLUG_MPP8_15                  0x11113322
+#define RD_SHEEVA_PLUG_MPP16_23                 0x00001111
+#define RD_SHEEVA_PLUG_MPP24_31                 0x00100000
+#define RD_SHEEVA_PLUG_MPP32_39                 0x00000000
+#define RD_SHEEVA_PLUG_MPP40_47                 0x00000000
+#define RD_SHEEVA_PLUG_MPP48_55                 0x00000000
+#define RD_SHEEVA_PLUG_OE_LOW                   0x0
+#define RD_SHEEVA_PLUG_OE_HIGH                  0x0
+#define RD_SHEEVA_PLUG_OE_VAL_LOW               (BIT29)
+#define RD_SHEEVA_PLUG_OE_VAL_HIGH              ((~(BIT17 | BIT16 | BIT15)) | BIT14) 
+
+/* DB-CUSTOMER */
+#define DB_CUSTOMER_MPP0_7                	    0x21111111
+#define DB_CUSTOMER_MPP8_15               	    0x00003311
+#define DB_CUSTOMER_MPP16_23              	    0x00001100
+#define DB_CUSTOMER_MPP24_31              	    0x00000000
+#define DB_CUSTOMER_MPP32_39              	    0x00000000
+#define DB_CUSTOMER_MPP40_47              	    0x00000000
+#define DB_CUSTOMER_MPP48_55              	    0x00000000
+#define DB_CUSTOMER_OE_LOW                      0x0
+#define DB_CUSTOMER_OE_HIGH                     (~((BIT6) | (BIT7) | (BIT8) | (BIT9)))
+#define DB_CUSTOMER_OE_VAL_LOW                  0x0
+#define DB_CUSTOMER_OE_VAL_HIGH                 0x0
+
+#endif /* __INCmvBoardEnvSpech */
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/cpu/mvCpu.c b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/cpu/mvCpu.c
new file mode 100644
index 0000000..fed0fa1
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/cpu/mvCpu.c
@@ -0,0 +1,320 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+
+#include "cpu/mvCpu.h"
+#include "ctrlEnv/mvCtrlEnvLib.h"
+#include "ctrlEnv/mvCtrlEnvRegs.h"
+#include "ctrlEnv/sys/mvCpuIfRegs.h"
+
+/* defines  */
+#ifdef MV_DEBUG
+	#define DB(x)	x
+#else
+	#define DB(x)
+#endif	
+
+/* locals */
+
+/*******************************************************************************
+* mvCpuPclkGet - Get the CPU pClk (pipe clock)
+*
+* DESCRIPTION:
+*       This routine extract the CPU core clock.
+*
+* INPUT:
+*       None.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       32bit clock cycles in MHertz.
+*
+*******************************************************************************/
+/* 6180 have different clk reset sampling */
+
+static MV_U32 mvCpu6180PclkGet(MV_VOID)
+{
+	MV_U32 	tmpPClkRate=0;
+	MV_CPU_ARM_CLK cpu6180_ddr_l2_CLK[] = MV_CPU6180_DDR_L2_CLCK_TBL;
+
+	tmpPClkRate = MV_REG_READ(MPP_SAMPLE_AT_RESET);
+	tmpPClkRate = tmpPClkRate & MSAR_CPUCLCK_MASK_6180;
+	tmpPClkRate = tmpPClkRate >> MSAR_CPUCLCK_OFFS_6180;
+			
+	tmpPClkRate = cpu6180_ddr_l2_CLK[tmpPClkRate].cpuClk;
+
+	return tmpPClkRate;
+}
+
+
+MV_U32 mvCpuPclkGet(MV_VOID)
+{
+#if defined(PCLCK_AUTO_DETECT)
+	MV_U32 	tmpPClkRate=0;
+	MV_U32 cpuCLK[] = MV_CPU_CLCK_TBL;
+
+	if(mvCtrlModelGet() == MV_6180_DEV_ID)
+		return mvCpu6180PclkGet();
+
+	tmpPClkRate = MV_REG_READ(MPP_SAMPLE_AT_RESET);
+	tmpPClkRate = MSAR_CPUCLCK_EXTRACT(tmpPClkRate);
+	tmpPClkRate = cpuCLK[tmpPClkRate];
+
+	return tmpPClkRate;
+#else
+	return MV_DEFAULT_PCLK
+#endif
+}
+
+/*******************************************************************************
+* mvCpuL2ClkGet - Get the CPU L2 (CPU bus clock)
+*
+* DESCRIPTION:
+*       This routine extract the CPU L2 clock.
+*
+* RETURN:
+*       32bit clock cycles in Hertz.
+*
+*******************************************************************************/
+static MV_U32  mvCpu6180L2ClkGet(MV_VOID)
+{
+	MV_U32 	L2ClkRate=0;
+	MV_CPU_ARM_CLK _cpu6180_ddr_l2_CLK[] = MV_CPU6180_DDR_L2_CLCK_TBL;
+
+	L2ClkRate = MV_REG_READ(MPP_SAMPLE_AT_RESET);
+	L2ClkRate = L2ClkRate & MSAR_CPUCLCK_MASK_6180;
+	L2ClkRate = L2ClkRate >> MSAR_CPUCLCK_OFFS_6180;
+			
+	L2ClkRate = _cpu6180_ddr_l2_CLK[L2ClkRate].l2Clk;
+
+	return L2ClkRate;
+
+}
+
+MV_U32  mvCpuL2ClkGet(MV_VOID)
+{
+#ifdef L2CLK_AUTO_DETECT
+	MV_U32 L2ClkRate, tmp, pClkRate, indexL2Rtio;
+	MV_U32 L2Rtio[][2] = MV_L2_CLCK_RTIO_TBL;
+
+	if(mvCtrlModelGet() == MV_6180_DEV_ID)
+		return mvCpu6180L2ClkGet();
+
+	pClkRate = mvCpuPclkGet();
+
+	tmp = MV_REG_READ(MPP_SAMPLE_AT_RESET);
+	indexL2Rtio = MSAR_L2CLCK_EXTRACT(tmp);
+
+	L2ClkRate = ((pClkRate * L2Rtio[indexL2Rtio][1]) / L2Rtio[indexL2Rtio][0]);
+
+	return L2ClkRate;
+#else
+	return MV_BOARD_DEFAULT_L2CLK;
+#endif
+}
+
+
+/*******************************************************************************
+* mvCpuNameGet - Get CPU name
+*
+* DESCRIPTION:
+*       This function returns a string describing the CPU model and revision.
+*
+* INPUT:
+*       None.
+*
+* OUTPUT:
+*       pNameBuff - Buffer to contain board name string. Minimum size 32 chars.
+*
+* RETURN:
+*       None.
+*******************************************************************************/
+MV_VOID mvCpuNameGet(char *pNameBuff)
+{
+    MV_U32 cpuModel;
+    
+    cpuModel = mvOsCpuPartGet();
+
+    /* The CPU module is indicated in the Processor Version Register (PVR) */
+    switch(cpuModel)
+    {
+        case CPU_PART_MRVL131:
+            mvOsSPrintf(pNameBuff, "%s (Rev %d)", "Marvell Feroceon",mvOsCpuRevGet());
+            break;
+        case CPU_PART_ARM926:
+            mvOsSPrintf(pNameBuff, "%s (Rev %d)", "ARM926",mvOsCpuRevGet());
+            break;
+	case CPU_PART_ARM946:
+		mvOsSPrintf(pNameBuff, "%s (Rev %d)", "ARM946",mvOsCpuRevGet());
+		break;
+        default:
+            mvOsSPrintf(pNameBuff,"??? (0x%04x) (Rev %d)",cpuModel,mvOsCpuRevGet());
+            break;
+    }  /* switch  */
+
+    return;
+}
+
+
+#define MV_PROC_STR_SIZE 50
+
+static void mvCpuIfGetL2EccMode(MV_8 *buf)
+{
+    MV_U32 regVal = MV_REG_READ(CPU_L2_CONFIG_REG);
+    if (regVal & BIT2)
+	mvOsSPrintf(buf, "L2 ECC Enabled");
+    else
+	mvOsSPrintf(buf, "L2 ECC Disabled");
+}
+
+static void mvCpuIfGetL2Mode(MV_8 *buf)
+{
+    MV_U32 regVal = 0;
+    __asm volatile ("mrc	p15, 1, %0, c15, c1, 0" : "=r" (regVal)); /* Read Marvell extra features register */
+    if (regVal & BIT22)
+	mvOsSPrintf(buf, "L2 Enabled");
+    else
+	mvOsSPrintf(buf, "L2 Disabled");
+}
+
+static void mvCpuIfGetL2PrefetchMode(MV_8 *buf)
+{
+    MV_U32 regVal = 0;
+    __asm volatile ("mrc	p15, 1, %0, c15, c1, 0" : "=r" (regVal)); /* Read Marvell extra features register */
+    if (regVal & BIT24)
+	mvOsSPrintf(buf, "L2 Prefetch Disabled");
+    else
+	mvOsSPrintf(buf, "L2 Prefetch Enabled");
+}
+
+static void mvCpuIfGetWriteAllocMode(MV_8 *buf)
+{
+    MV_U32 regVal = 0;
+    __asm volatile ("mrc	p15, 1, %0, c15, c1, 0" : "=r" (regVal)); /* Read Marvell extra features register */
+    if (regVal & BIT28)
+	mvOsSPrintf(buf, "Write Allocate Enabled");
+    else
+	mvOsSPrintf(buf, "Write Allocate Disabled");
+}
+
+static void mvCpuIfGetCpuStreamMode(MV_8 *buf)
+{
+    MV_U32 regVal = 0;
+    __asm volatile ("mrc	p15, 1, %0, c15, c1, 0" : "=r" (regVal)); /* Read Marvell extra features register */
+    if (regVal & BIT29)
+	mvOsSPrintf(buf, "CPU Streaming Enabled");
+    else
+	mvOsSPrintf(buf, "CPU Streaming Disabled");
+}
+
+static void mvCpuIfPrintCpuRegs(void)
+{
+    MV_U32 regVal = 0;
+
+    __asm volatile ("mrc p15, 1, %0, c15, c1, 0" : "=r" (regVal)); /* Read Marvell extra features register */
+    mvOsPrintf("Extra Feature Reg = 0x%x\n",regVal);
+
+   __asm volatile ("mrc	p15, 0, %0, c1, c0, 0" : "=r" (regVal)); /* Read Control register */
+   mvOsPrintf("Control Reg = 0x%x\n",regVal);
+
+   __asm volatile ("mrc	p15, 0, %0, c0, c0, 0" : "=r" (regVal)); /* Read ID Code register */
+    mvOsPrintf("ID Code Reg = 0x%x\n",regVal);
+
+   __asm volatile ("mrc	p15, 0, %0, c0, c0, 1" : "=r" (regVal)); /* Read Cache Type register */
+   mvOsPrintf("Cache Type Reg = 0x%x\n",regVal);
+
+}
+
+MV_U32 mvCpuIfPrintSystemConfig(MV_8 *buffer, MV_U32 index)
+{
+  MV_U32 count = 0;
+  
+  MV_8 L2_ECC_str[MV_PROC_STR_SIZE];
+  MV_8 L2_En_str[MV_PROC_STR_SIZE];
+  MV_8 L2_Prefetch_str[MV_PROC_STR_SIZE];
+  MV_8 Write_Alloc_str[MV_PROC_STR_SIZE];
+  MV_8 Cpu_Stream_str[MV_PROC_STR_SIZE];
+  
+  mvCpuIfGetL2Mode(L2_En_str);
+  mvCpuIfGetL2EccMode(L2_ECC_str); 
+  mvCpuIfGetL2PrefetchMode(L2_Prefetch_str);
+  mvCpuIfGetWriteAllocMode(Write_Alloc_str);
+  mvCpuIfGetCpuStreamMode(Cpu_Stream_str);
+  mvCpuIfPrintCpuRegs();
+  
+  count += mvOsSPrintf(buffer + count + index, "%s\n", L2_En_str);
+  count += mvOsSPrintf(buffer + count + index, "%s\n", L2_ECC_str);
+  count += mvOsSPrintf(buffer + count + index, "%s\n", L2_Prefetch_str);
+  count += mvOsSPrintf(buffer + count + index, "%s\n", Write_Alloc_str);
+  count += mvOsSPrintf(buffer + count + index, "%s\n", Cpu_Stream_str);
+  return count;
+}
+
+MV_U32 whoAmI(MV_VOID)
+{
+	return 0;
+}
+
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/cpu/mvCpu.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/cpu/mvCpu.h
new file mode 100644
index 0000000..7f58b03
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/cpu/mvCpu.h
@@ -0,0 +1,99 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+
+#ifndef __INCmvCpuh
+#define __INCmvCpuh
+
+#include "mvCommon.h"
+#include "mvOs.h"
+#include "ctrlEnv/mvCtrlEnvSpec.h"
+
+/* defines */
+#define CPU_PART_MRVL131      0x131
+#define CPU_PART_ARM926       0x926
+#define CPU_PART_ARM946       0x946
+#define MV_CPU_ARM_CLK_ELM_SIZE	    12
+#define MV_CPU_ARM_CLK_RATIO_OFF    8
+#define MV_CPU_ARM_CLK_DDR_OFF	    4
+
+#ifndef MV_ASMLANGUAGE
+typedef struct _mvCpuArmClk 
+{
+	MV_U32	      cpuClk;	  /* CPU clock in MHz */
+	MV_U32	      ddrClk;	  /* DDR clock in MHz */
+	MV_U32	      l2Clk;	  /* CPU DDR clock ratio */
+
+}MV_CPU_ARM_CLK;
+
+MV_U32    mvCpuPclkGet(MV_VOID);
+MV_VOID   mvCpuNameGet(char *pNameBuff);
+MV_U32  mvCpuL2ClkGet(MV_VOID);
+MV_U32 mvCpuIfPrintSystemConfig(MV_8 *buffer, MV_U32 index);
+MV_U32 whoAmI(MV_VOID);
+
+#endif /* MV_ASMLANGUAGE */
+
+
+#endif /* __INCmvCpuh */
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/mvCtrlEnvAddrDec.c b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/mvCtrlEnvAddrDec.c
new file mode 100644
index 0000000..fbe7c56
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/mvCtrlEnvAddrDec.c
@@ -0,0 +1,296 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+/*******************************************************************************
+* mvCtrlEnvAddrDec.h - Marvell controller address decode library
+*
+* DESCRIPTION:
+*
+* DEPENDENCIES:
+*       None.
+*
+*******************************************************************************/
+
+/* includes */
+#include "ctrlEnv/mvCtrlEnvAddrDec.h"
+#include "ctrlEnv/sys/mvAhbToMbusRegs.h"
+#include "ddr2/mvDramIfRegs.h"
+#include "pex/mvPexRegs.h"
+
+#define MV_DEBUG
+
+/* defines  */
+#ifdef MV_DEBUG
+	#define DB(x)	x
+#else
+	#define DB(x)
+#endif
+	
+/* Default Attributes array */
+MV_TARGET_ATTRIB	mvTargetDefaultsArray[] = TARGETS_DEF_ARRAY;
+extern MV_TARGET 	*sampleAtResetTargetArray;
+/* Dram\AHBToMbus\PEX share regsiter */
+
+#define CTRL_DEC_BASE_OFFS		16
+#define CTRL_DEC_BASE_MASK		(0xffff << CTRL_DEC_BASE_OFFS)
+#define CTRL_DEC_BASE_ALIGNMENT	0x10000
+
+#define CTRL_DEC_SIZE_OFFS		16
+#define CTRL_DEC_SIZE_MASK		(0xffff << CTRL_DEC_SIZE_OFFS)
+#define CTRL_DEC_SIZE_ALIGNMENT	0x10000
+
+#define CTRL_DEC_WIN_EN			BIT0
+
+
+
+/*******************************************************************************
+* mvCtrlAddrDecToReg - Get address decode register format values
+*
+* DESCRIPTION:
+*
+* INPUT:
+*
+* OUTPUT:
+*
+* RETURN:
+*
+*******************************************************************************/
+MV_STATUS mvCtrlAddrDecToReg(MV_ADDR_WIN *pAddrDecWin, MV_DEC_REGS *pAddrDecRegs)
+{
+
+	MV_U32 baseToReg=0 , sizeToReg=0;
+    
+	/* BaseLow[31:16] => base register [31:16]		*/
+	baseToReg = pAddrDecWin->baseLow & CTRL_DEC_BASE_MASK;
+
+	/* Write to address decode Base Address Register                  */
+	pAddrDecRegs->baseReg &= ~CTRL_DEC_BASE_MASK;
+	pAddrDecRegs->baseReg |= baseToReg;
+
+	/* Get size register value according to window size						*/
+	sizeToReg = ctrlSizeToReg(pAddrDecWin->size, CTRL_DEC_SIZE_ALIGNMENT);
+	
+	/* Size parameter validity check.                                   */
+	if (-1 == sizeToReg)
+	{
+		return MV_BAD_PARAM;
+	}
+
+	/* set size */
+	pAddrDecRegs->sizeReg &= ~CTRL_DEC_SIZE_MASK;
+	pAddrDecRegs->sizeReg |= (sizeToReg << CTRL_DEC_SIZE_OFFS);
+	
+
+	return MV_OK;
+
+}
+
+/*******************************************************************************
+* mvCtrlRegToAddrDec - Extract address decode struct from registers.
+*
+* DESCRIPTION:
+*       This function extract address decode struct from address decode 
+*       registers given as parameters.
+*
+* INPUT:
+*       pAddrDecRegs - Address decode register struct.
+*
+* OUTPUT:
+*       pAddrDecWin - Target window data structure.
+*
+* RETURN:
+*		MV_BAD_PARAM if address decode registers data is invalid.
+*
+*******************************************************************************/
+MV_STATUS mvCtrlRegToAddrDec(MV_DEC_REGS *pAddrDecRegs, MV_ADDR_WIN *pAddrDecWin)
+{
+	MV_U32 sizeRegVal;
+	
+	sizeRegVal = (pAddrDecRegs->sizeReg & CTRL_DEC_SIZE_MASK) >> 
+					CTRL_DEC_SIZE_OFFS;
+
+	pAddrDecWin->size = ctrlRegToSize(sizeRegVal, CTRL_DEC_SIZE_ALIGNMENT);
+
+
+	/* Extract base address						*/
+	/* Base register [31:16] ==> baseLow[31:16] 		*/
+	pAddrDecWin->baseLow = pAddrDecRegs->baseReg & CTRL_DEC_BASE_MASK;
+
+	pAddrDecWin->baseHigh =  0;
+
+	return MV_OK;
+    
+}
+
+/*******************************************************************************
+* mvCtrlAttribGet - 
+*
+* DESCRIPTION:
+*
+* INPUT:
+*
+* OUTPUT:
+*
+* RETURN:
+*
+*******************************************************************************/
+
+MV_STATUS mvCtrlAttribGet(MV_TARGET target,
+						  MV_TARGET_ATTRIB *targetAttrib)
+{
+
+	targetAttrib->attrib = mvTargetDefaultsArray[MV_CHANGE_BOOT_CS(target)].attrib;
+	targetAttrib->targetId = mvTargetDefaultsArray[MV_CHANGE_BOOT_CS(target)].targetId;
+
+	return MV_OK;
+
+}
+
+/*******************************************************************************
+* mvCtrlGetAttrib - 
+*
+* DESCRIPTION:
+*
+* INPUT:
+*
+* OUTPUT:
+*
+* RETURN:
+*
+*******************************************************************************/
+MV_TARGET mvCtrlTargetGet(MV_TARGET_ATTRIB *targetAttrib)
+{
+	MV_TARGET target;
+	MV_TARGET x;
+	for (target = SDRAM_CS0; target < MAX_TARGETS ; target ++)
+	{
+		x = MV_CHANGE_BOOT_CS(target);
+		if ((mvTargetDefaultsArray[x].attrib == targetAttrib->attrib) &&
+			(mvTargetDefaultsArray[MV_CHANGE_BOOT_CS(target)].targetId == targetAttrib->targetId))
+		{
+			/* found it */
+			break;
+		}
+	}
+
+	return target;
+}
+

+MV_STATUS mvCtrlAddrDecToParams(MV_DEC_WIN *pAddrDecWin, 

+                                MV_DEC_WIN_PARAMS *pWinParam)

+{

+	MV_U32 baseToReg=0, sizeToReg=0;

+    

+	/* BaseLow[31:16] => base register [31:16]		*/

+	baseToReg = pAddrDecWin->addrWin.baseLow & CTRL_DEC_BASE_MASK;

+

+	/* Write to address decode Base Address Register                  */

+	pWinParam->baseAddr &= ~CTRL_DEC_BASE_MASK;

+	pWinParam->baseAddr |= baseToReg;

+

+	/* Get size register value according to window size						*/

+	sizeToReg = ctrlSizeToReg(pAddrDecWin->addrWin.size, CTRL_DEC_SIZE_ALIGNMENT);

+	

+	/* Size parameter validity check.                                   */

+	if (-1 == sizeToReg)

+	{

+        mvOsPrintf("mvCtrlAddrDecToParams: ERR. ctrlSizeToReg failed.\n");

+		return MV_BAD_PARAM;

+	}

+    pWinParam->size = sizeToReg;

+

+    pWinParam->attrib   = mvTargetDefaultsArray[MV_CHANGE_BOOT_CS(pAddrDecWin->target)].attrib;

+    pWinParam->targetId = mvTargetDefaultsArray[MV_CHANGE_BOOT_CS(pAddrDecWin->target)].targetId;

+

+    return MV_OK;

+}

+

+MV_STATUS mvCtrlParamsToAddrDec(MV_DEC_WIN_PARAMS *pWinParam, 

+                                MV_DEC_WIN *pAddrDecWin)

+{

+    MV_TARGET_ATTRIB    targetAttrib;

+

+    pAddrDecWin->addrWin.baseLow = pWinParam->baseAddr;

+	

+	/* Upper 32bit address base is supported under PCI High Address remap */

+	pAddrDecWin->addrWin.baseHigh = 0;	

+

+	/* Prepare sizeReg to ctrlRegToSize function */

+    pAddrDecWin->addrWin.size = ctrlRegToSize(pWinParam->size, CTRL_DEC_SIZE_ALIGNMENT);

+

+	if (-1 == pAddrDecWin->addrWin.size)

+	{

+		DB(mvOsPrintf("mvCtrlParamsToAddrDec: ERR. ctrlRegToSize failed.\n"));

+		return MV_BAD_PARAM;

+	}

+    targetAttrib.targetId = pWinParam->targetId;

+    targetAttrib.attrib = pWinParam->attrib;

+

+    pAddrDecWin->target = mvCtrlTargetGet(&targetAttrib);

+

+    return MV_OK;

+}

+

+
+

diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/mvCtrlEnvAddrDec.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/mvCtrlEnvAddrDec.h
new file mode 100644
index 0000000..946737f
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/mvCtrlEnvAddrDec.h
@@ -0,0 +1,203 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+
+#ifndef __INCmvCtrlEnvAddrDech
+#define __INCmvCtrlEnvAddrDech
+
+/* includes */
+#include "ctrlEnv/mvCtrlEnvLib.h"
+#include "ctrlEnv/mvCtrlEnvRegs.h"
+
+
+/* defines  */
+/* DUnit attributes */
+#define ATMWCR_WIN_DUNIT_CS0_OFFS			0
+#define ATMWCR_WIN_DUNIT_CS0_MASK			BIT0
+#define ATMWCR_WIN_DUNIT_CS0_REQ			(0 << ATMWCR_WIN_DUNIT_CS0_OFFS)
+
+#define ATMWCR_WIN_DUNIT_CS1_OFFS			1
+#define ATMWCR_WIN_DUNIT_CS1_MASK			BIT1
+#define ATMWCR_WIN_DUNIT_CS1_REQ 			(0 << ATMWCR_WIN_DUNIT_CS1_OFFS)
+
+#define ATMWCR_WIN_DUNIT_CS2_OFFS			2
+#define ATMWCR_WIN_DUNIT_CS2_MASK			BIT2
+#define ATMWCR_WIN_DUNIT_CS2_REQ 			(0 << ATMWCR_WIN_DUNIT_CS2_OFFS)
+
+#define ATMWCR_WIN_DUNIT_CS3_OFFS			3
+#define ATMWCR_WIN_DUNIT_CS3_MASK			BIT3
+#define ATMWCR_WIN_DUNIT_CS3_REQ 			(0 << ATMWCR_WIN_DUNIT_CS3_OFFS)
+
+/* RUnit (Device)  attributes */
+#define ATMWCR_WIN_RUNIT_DEVCS0_OFFS		0
+#define ATMWCR_WIN_RUNIT_DEVCS0_MASK		BIT0
+#define ATMWCR_WIN_RUNIT_DEVCS0_REQ			(0 << ATMWCR_WIN_RUNIT_DEVCS0_OFFS)
+
+#define ATMWCR_WIN_RUNIT_DEVCS1_OFFS		1
+#define ATMWCR_WIN_RUNIT_DEVCS1_MASK		BIT1
+#define ATMWCR_WIN_RUNIT_DEVCS1_REQ 		(0 << ATMWCR_WIN_RUNIT_DEVCS1_OFFS)
+
+#define ATMWCR_WIN_RUNIT_DEVCS2_OFFS		2
+#define ATMWCR_WIN_RUNIT_DEVCS2_MASK		BIT2
+#define ATMWCR_WIN_RUNIT_DEVCS2_REQ 		(0 << ATMWCR_WIN_RUNIT_DEVCS2_OFFS)
+
+#define ATMWCR_WIN_RUNIT_BOOTCS_OFFS		4
+#define ATMWCR_WIN_RUNIT_BOOTCS_MASK		BIT4
+#define ATMWCR_WIN_RUNIT_BOOTCS_REQ 		(0 << ATMWCR_WIN_RUNIT_BOOTCS_OFFS)
+
+/* LMaster (PCI)  attributes */
+#define ATMWCR_WIN_LUNIT_BYTE_SWP_OFFS		0
+#define ATMWCR_WIN_LUNIT_BYTE_SWP_MASK		BIT0
+#define ATMWCR_WIN_LUNIT_BYTE_SWP			(0 << ATMWCR_WIN_LUNIT_BYTE_SWP_OFFS)
+#define ATMWCR_WIN_LUNIT_BYTE_NO_SWP		(1 << ATMWCR_WIN_LUNIT_BYTE_SWP_OFFS)
+
+
+#define ATMWCR_WIN_LUNIT_WORD_SWP_OFFS		1
+#define ATMWCR_WIN_LUNIT_WORD_SWP_MASK		BIT1
+#define ATMWCR_WIN_LUNIT_WORD_SWP			(0 << ATMWCR_WIN_LUNIT_WORD_SWP_OFFS)
+#define ATMWCR_WIN_LUNIT_WORD_NO_SWP		(1 << ATMWCR_WIN_LUNIT_WORD_SWP_OFFS)
+
+#define ATMWCR_WIN_LUNIT_NO_SNOOP			BIT2
+
+#define ATMWCR_WIN_LUNIT_TYPE_OFFS			3
+#define ATMWCR_WIN_LUNIT_TYPE_MASK			BIT3
+#define ATMWCR_WIN_LUNIT_TYPE_IO			(0 << ATMWCR_WIN_LUNIT_TYPE_OFFS)
+#define ATMWCR_WIN_LUNIT_TYPE_MEM			(1 << ATMWCR_WIN_LUNIT_TYPE_OFFS)
+
+#define ATMWCR_WIN_LUNIT_FORCE64_OFFS		4
+#define ATMWCR_WIN_LUNIT_FORCE64_MASK		BIT4
+#define ATMWCR_WIN_LUNIT_FORCE64			(0 << ATMWCR_WIN_LUNIT_FORCE64_OFFS)
+
+#define ATMWCR_WIN_LUNIT_ORDERING_OFFS		6
+#define ATMWCR_WIN_LUNIT_ORDERING_MASK		BIT6
+#define ATMWCR_WIN_LUNIT_ORDERING			(1 << ATMWCR_WIN_LUNIT_FORCE64_OFFS)
+
+/* PEX Attributes */
+#define ATMWCR_WIN_PEX_TYPE_OFFS			3
+#define ATMWCR_WIN_PEX_TYPE_MASK			BIT3
+#define ATMWCR_WIN_PEX_TYPE_IO				(0 << ATMWCR_WIN_PEX_TYPE_OFFS)
+#define ATMWCR_WIN_PEX_TYPE_MEM				(1 << ATMWCR_WIN_PEX_TYPE_OFFS)
+
+/* typedefs */
+
+/* Unsupported attributes for address decode:                               */
+/* 2) PCI0/1_REQ64n control                                                 */
+
+typedef struct _mvDecRegs
+{
+	MV_U32 baseReg;
+    MV_U32 baseRegHigh;
+    MV_U32 sizeReg;
+
+}MV_DEC_REGS;
+
+typedef struct _mvTargetAttrib
+{
+	MV_U8			attrib;			/* chip select attributes */
+	MV_TARGET_ID 		targetId; 		/* Target Id of this MV_TARGET */
+
+}MV_TARGET_ATTRIB;
+

+

+/* This structure describes address decode window                           */

+typedef struct _mvDecWin 

+{

+    MV_TARGET       target;         /* Target for addr decode window        */

+    MV_ADDR_WIN     addrWin;        /* Address window of target             */

+    MV_BOOL     	enable;         /* Window enable/disable                */

+}MV_DEC_WIN;

+

+typedef struct _mvDecWinParams

+{

+    MV_TARGET_ID    targetId;   /* Target ID field */

+    MV_U8           attrib;     /* Attribute field */

+    MV_U32          baseAddr;   /* Base address in register format */

+    MV_U32          size;       /* Size in register format */

+}MV_DEC_WIN_PARAMS;

+
+
+/* mvCtrlEnvAddrDec API list */
+
+MV_STATUS mvCtrlAddrDecToReg(MV_ADDR_WIN *pAddrDecWin,
+							 MV_DEC_REGS *pAddrDecRegs);
+
+MV_STATUS mvCtrlRegToAddrDec(MV_DEC_REGS *pAddrDecRegs,
+							 MV_ADDR_WIN *pAddrDecWin);
+
+MV_STATUS mvCtrlAttribGet(MV_TARGET target,
+						  MV_TARGET_ATTRIB *targetAttrib);
+
+MV_TARGET mvCtrlTargetGet(MV_TARGET_ATTRIB *targetAttrib);
+
+
+MV_STATUS mvCtrlAddrDecToParams(MV_DEC_WIN *pAddrDecWin, 

+                                MV_DEC_WIN_PARAMS *pWinParam);

+
+MV_STATUS mvCtrlParamsToAddrDec(MV_DEC_WIN_PARAMS *pWinParam, 

+                                MV_DEC_WIN *pAddrDecWin);

+
+
+
+
+#endif /* __INCmvCtrlEnvAddrDech */
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/mvCtrlEnvAsm.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/mvCtrlEnvAsm.h
new file mode 100644
index 0000000..6f6367a
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/mvCtrlEnvAsm.h
@@ -0,0 +1,98 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+
+#ifndef __INCmvCtrlEnvAsmh
+#define __INCmvCtrlEnvAsmh
+#include "pex/mvPexRegs.h"
+
+#define CHIP_BOND_REG					0x10034
+#define PCKG_OPT_MASK_AS 		#3
+#define PXCCARI_REVID_MASK_AS           #PXCCARI_REVID_MASK
+
+/* Read device ID into toReg bits 15:0 from 0xd0000000 */
+/* defines  */
+#define MV_DV_CTRL_MODEL_GET_ASM(toReg, tmpReg) \
+        MV_DV_REG_READ_ASM(toReg, tmpReg, CHIP_BOND_REG);\
+        and     toReg, toReg, PCKG_OPT_MASK_AS                 /* Mask for package ID */
+
+/* Read device ID into toReg bits 15:0 from 0xf1000000*/
+#define MV_CTRL_MODEL_GET_ASM(toReg, tmpReg) \
+        MV_REG_READ_ASM(toReg, tmpReg, CHIP_BOND_REG);\
+        and     toReg, toReg, PCKG_OPT_MASK_AS                  /* Mask for package ID */
+
+/* Read Revision into toReg bits 7:0 0xd0000000*/
+#define MV_DV_CTRL_REV_GET_ASM(toReg, tmpReg)	\
+        /* Read device revision */			\
+        MV_DV_REG_READ_ASM(toReg, tmpReg, PEX_CFG_DIRECT_ACCESS(0,PEX_CLASS_CODE_AND_REVISION_ID));\
+        and     toReg, toReg, PXCCARI_REVID_MASK_AS                  /* Mask for calss ID */
+
+/* Read Revision into toReg bits 7:0 0xf1000000*/
+#define MV_CTRL_REV_GET_ASM(toReg, tmpReg)	\
+        /* Read device revision */			\
+        MV_REG_READ_ASM(toReg, tmpReg, PEX_CFG_DIRECT_ACCESS(0,PEX_CLASS_CODE_AND_REVISION_ID));\
+        and     toReg, toReg, PXCCARI_REVID_MASK_AS                  /* Mask for calss ID */
+
+
+#endif /* __INCmvCtrlEnvAsmh */
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/mvCtrlEnvLib.c b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/mvCtrlEnvLib.c
new file mode 100644
index 0000000..adf451d
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/mvCtrlEnvLib.c
@@ -0,0 +1,1825 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+
+/* includes */
+#include "mvCommon.h"
+#include "mvCtrlEnvLib.h"
+#include "ctrlEnv/sys/mvCpuIf.h"
+
+#if defined(MV_INCLUDE_PEX)
+#include "pex/mvPex.h"
+#include "ctrlEnv/sys/mvSysPex.h"
+#endif
+
+#if defined(MV_INCLUDE_GIG_ETH)
+#include "ctrlEnv/sys/mvSysGbe.h"
+#endif
+
+#if defined(MV_INCLUDE_XOR)
+#include "ctrlEnv/sys/mvSysXor.h"
+#endif
+
+#if defined(MV_INCLUDE_SATA)
+#include "ctrlEnv/sys/mvSysSata.h"
+#endif
+
+#if defined(MV_INCLUDE_USB)
+#include "ctrlEnv/sys/mvSysUsb.h"
+#endif
+
+#if defined(MV_INCLUDE_AUDIO)
+#include "ctrlEnv/sys/mvSysAudio.h"
+#endif
+
+#if defined(MV_INCLUDE_CESA)
+#include "ctrlEnv/sys/mvSysCesa.h"
+#endif
+
+#if defined(MV_INCLUDE_TS)
+#include "ctrlEnv/sys/mvSysTs.h"
+#endif
+
+/* defines  */
+#ifdef MV_DEBUG
+	#define DB(x)	x
+#else
+	#define DB(x)
+#endif	
+
+/*******************************************************************************
+* mvCtrlEnvInit - Initialize Marvell controller environment.
+*
+* DESCRIPTION:
+*       This function get environment information and initialize controller
+*       internal/external environment. For example
+*       1) MPP settings according to board MPP macros.
+*		NOTE: It is the user responsibility to shut down all DMA channels
+*		in device and disable controller sub units interrupts during 
+*		boot process.
+*
+* INPUT:
+*       None.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       None.
+*
+*******************************************************************************/
+MV_STATUS mvCtrlEnvInit(MV_VOID)
+{
+    	MV_U32 mppGroup;
+	MV_U32 devId;
+	MV_U32 boardId;
+	MV_U32 i;
+	MV_U32 maxMppGrp = 1;
+	MV_U32 mppVal = 0;
+	MV_U32 bootVal = 0;
+	MV_U32 mppGroupType = 0;
+	MV_U32 mppGroup1[][3] = MPP_GROUP_1_TYPE;
+	MV_U32 mppGroup2[][3] = MPP_GROUP_2_TYPE;
+
+	devId = mvCtrlModelGet();
+	boardId= mvBoardIdGet();
+
+	switch(devId){
+		case MV_6281_DEV_ID:
+			maxMppGrp = MV_6281_MPP_MAX_GROUP;
+			break;
+		case MV_6192_DEV_ID:
+			maxMppGrp = MV_6192_MPP_MAX_GROUP;
+			break;
+        case MV_6190_DEV_ID:
+            maxMppGrp = MV_6190_MPP_MAX_GROUP;
+            break;
+		case MV_6180_DEV_ID:
+			maxMppGrp = MV_6180_MPP_MAX_GROUP;
+			break;		
+	}
+	
+	/* MPP Init */
+	/* We split mpp init to 3 phases:
+	 * 1. We init mpp[19:0] from the board info. mpp[23:20] will be over write 
+	 * in phase 2.
+	 * 2. We detect the mpp group type and according the mpp values [35:20].
+	 * 3. We detect the mpp group type and according the mpp values [49:36].
+	 */
+	/* Mpp phase 1 mpp[19:0] */
+	/* Read MPP group from board level and assign to MPP register */
+	for (mppGroup = 0; mppGroup < 3; mppGroup++)
+	{
+		mppVal = mvBoardMppGet(mppGroup);
+		if (mppGroup == 0)
+		{
+		    bootVal = MV_REG_READ(mvCtrlMppRegGet(mppGroup));
+		    if (mvCtrlIsBootFromSPI())
+		    {
+			mppVal &= ~0xffff;
+			bootVal &= 0xffff;
+			mppVal |= bootVal;
+		    }
+		    else if (mvCtrlIsBootFromSPIUseNAND())
+		    {
+			mppVal &= ~0xf0000000;
+			bootVal &= 0xf0000000;
+			mppVal |= bootVal;
+		    }
+		    else if (mvCtrlIsBootFromNAND())
+		    {
+			mppVal &= ~0xffffff;
+			bootVal &= 0xffffff;
+			mppVal |= bootVal;
+		    }
+		}
+		
+		if (mppGroup == 2)
+		{
+		    bootVal = MV_REG_READ(mvCtrlMppRegGet(mppGroup));
+		    if (mvCtrlIsBootFromNAND())
+		    {
+			mppVal &= ~0xff00;
+			bootVal &= 0xff00;
+			mppVal |= bootVal;
+		    }
+		}
+
+		MV_REG_WRITE(mvCtrlMppRegGet(mppGroup), mppVal);
+	}
+
+	/* Identify MPPs group */
+	mvBoardMppGroupIdUpdate();
+
+	/* Update MPPs mux relevent only on Marvell DB */
+	if ((boardId == DB_88F6281A_BP_ID) ||
+		(boardId == DB_88F6180A_BP_ID))
+		mvBoardMppMuxSet();
+
+	mppGroupType = mvBoardMppGroupTypeGet(MV_BOARD_MPP_GROUP_1);
+
+	/* Mpp phase 2 */
+	/* Read MPP group from board level and assign to MPP register */
+    if (devId != MV_6180_DEV_ID)
+    {
+        i = 0;
+    	for (mppGroup = 2; mppGroup < 5; mppGroup++)
+    	{
+    		if ((mppGroupType == MV_BOARD_OTHER) ||
+    			(boardId == RD_88F6281A_ID) ||
+    			(boardId == RD_88F6192A_ID) ||
+                (boardId == RD_88F6190A_ID) ||
+                (boardId == RD_88F6281A_PCAC_ID) ||
+                (boardId == SHEEVA_PLUG_ID))
+    			mppVal = mvBoardMppGet(mppGroup);
+    		else
+    		{
+    			mppVal = mppGroup1[mppGroupType][i];
+    			i++;
+    		}
+    
+    		/* Group 2 is shared mpp[23:16] */
+    		if (mppGroup == 2)
+    		{
+                bootVal = MV_REG_READ(mvCtrlMppRegGet(mppGroup));
+    			mppVal &= ~0xffff;
+    			bootVal &= 0xffff;
+    			mppVal |= bootVal;
+    		}
+    
+    		MV_REG_WRITE(mvCtrlMppRegGet(mppGroup), mppVal);
+    	}
+    }
+
+	if ((devId == MV_6192_DEV_ID) || (devId == MV_6190_DEV_ID))
+		return MV_OK;
+ 	
+	/* Mpp phase 3 */
+	mppGroupType = mvBoardMppGroupTypeGet(MV_BOARD_MPP_GROUP_2);
+	/* Read MPP group from board level and assign to MPP register */
+	i = 0;
+	for (mppGroup = 4; mppGroup < 7; mppGroup++)
+	{
+		if ((mppGroupType == MV_BOARD_OTHER) ||
+			(boardId == RD_88F6281A_ID) ||
+            (boardId == RD_88F6281A_PCAC_ID) ||
+            (boardId == SHEEVA_PLUG_ID))
+			mppVal = mvBoardMppGet(mppGroup);
+		else
+		{
+			mppVal = mppGroup2[mppGroupType][i];
+			i++;
+		}
+
+		/* Group 4 is shared mpp[35:32] */
+		if (mppGroup == 4)
+		{
+            bootVal = MV_REG_READ(mvCtrlMppRegGet(mppGroup));
+			mppVal &= ~0xffff;
+			bootVal &= 0xffff;
+			mppVal |= bootVal;
+		}
+
+		MV_REG_WRITE(mvCtrlMppRegGet(mppGroup), mppVal);
+	}
+    /* Update SSCG configuration register*/
+    if(mvBoardIdGet() == DB_88F6281A_BP_ID || mvBoardIdGet() == DB_88F6192A_BP_ID ||
+       mvBoardIdGet() == DB_88F6190A_BP_ID || mvBoardIdGet() == DB_88F6180A_BP_ID)
+        MV_REG_WRITE(0x100d8, 0x53);
+
+	return MV_OK;
+}
+
+/*******************************************************************************
+* mvCtrlMppRegGet - return reg address of mpp group
+*
+* DESCRIPTION:
+*
+* INPUT:
+*       mppGroup - MPP group.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_U32 - Register address.
+*
+*******************************************************************************/
+MV_U32 mvCtrlMppRegGet(MV_U32 mppGroup)
+{
+        MV_U32 ret;
+
+        switch(mppGroup){
+                case (0):       ret = MPP_CONTROL_REG0;
+                                break;
+                case (1):       ret = MPP_CONTROL_REG1;
+                                break;
+                case (2):       ret = MPP_CONTROL_REG2;
+                                break;
+                case (3):       ret = MPP_CONTROL_REG3;
+                                break;
+                case (4):       ret = MPP_CONTROL_REG4;
+                                break;
+                case (5):       ret = MPP_CONTROL_REG5;
+                                break;
+                case (6):       ret = MPP_CONTROL_REG6;
+                                break;
+                default:        ret = MPP_CONTROL_REG0;
+                                break;
+        }
+        return ret;
+}
+#if defined(MV_INCLUDE_PEX) 
+/*******************************************************************************
+* mvCtrlPexMaxIfGet - Get Marvell controller number of PEX interfaces.
+*
+* DESCRIPTION:
+*       This function returns Marvell controller number of PEX interfaces.
+*
+* INPUT:
+*       None.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       Marvell controller number of PEX interfaces. If controller 
+*		ID is undefined the function returns '0'.
+*
+*******************************************************************************/
+MV_U32 mvCtrlPexMaxIfGet(MV_VOID)
+{
+
+	return MV_PEX_MAX_IF;
+}
+#endif
+
+#if defined(MV_INCLUDE_GIG_ETH)
+/*******************************************************************************
+* mvCtrlEthMaxPortGet - Get Marvell controller number of etherent ports.
+*
+* DESCRIPTION:
+*       This function returns Marvell controller number of etherent port.
+*
+* INPUT:
+*       None.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       Marvell controller number of etherent port.
+*
+*******************************************************************************/
+MV_U32 mvCtrlEthMaxPortGet(MV_VOID)
+{
+	MV_U32 devId;
+	
+	devId = mvCtrlModelGet();
+
+	switch(devId){
+		case MV_6281_DEV_ID:
+			return MV_6281_ETH_MAX_PORTS;
+			break;
+		case MV_6192_DEV_ID:
+			return MV_6192_ETH_MAX_PORTS;
+			break;
+        case MV_6190_DEV_ID:
+            return MV_6190_ETH_MAX_PORTS;
+            break;
+		case MV_6180_DEV_ID:
+			return MV_6180_ETH_MAX_PORTS;
+			break;		
+	}
+	return 0;
+
+}
+#endif
+
+#if defined(MV_INCLUDE_XOR)
+/*******************************************************************************
+* mvCtrlXorMaxChanGet - Get Marvell controller number of XOR channels.
+*
+* DESCRIPTION:
+*       This function returns Marvell controller number of XOR channels.
+*
+* INPUT:
+*       None.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       Marvell controller number of XOR channels.
+*
+*******************************************************************************/
+MV_U32 mvCtrlXorMaxChanGet(MV_VOID)
+{
+	return MV_XOR_MAX_CHAN; 
+}
+#endif
+
+#if defined(MV_INCLUDE_USB)
+/*******************************************************************************
+* mvCtrlUsbHostMaxGet - Get number of Marvell Usb  controllers
+*
+* DESCRIPTION:
+*
+* INPUT:
+*       None.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       returns number of Marvell USB  controllers.
+*
+*******************************************************************************/
+MV_U32 mvCtrlUsbMaxGet(void)
+{
+	return MV_USB_MAX_PORTS;
+}
+#endif
+
+
+#if defined(MV_INCLUDE_NAND)
+/*******************************************************************************
+* mvCtrlNandSupport - Return if this controller has integrated NAND flash support
+*
+* DESCRIPTION:
+*
+* INPUT:
+*       None.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_TRUE if NAND is supported and MV_FALSE otherwise
+*
+*******************************************************************************/
+MV_U32	  mvCtrlNandSupport(MV_VOID)
+{
+	MV_U32 devId;
+	
+	devId = mvCtrlModelGet();
+
+	switch(devId){
+		case MV_6281_DEV_ID:
+			return MV_6281_NAND;
+			break;
+		case MV_6192_DEV_ID:
+			return MV_6192_NAND;
+			break;
+        case MV_6190_DEV_ID:
+            return MV_6190_NAND;
+            break;
+		case MV_6180_DEV_ID:
+			return MV_6180_NAND;
+			break;		
+	}
+	return 0;
+
+}
+#endif
+
+#if defined(MV_INCLUDE_SDIO)
+/*******************************************************************************
+* mvCtrlSdioSupport - Return if this controller has integrated SDIO flash support
+*
+* DESCRIPTION:
+*
+* INPUT:
+*       None.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_TRUE if SDIO is supported and MV_FALSE otherwise
+*
+*******************************************************************************/
+MV_U32	  mvCtrlSdioSupport(MV_VOID)
+{
+	MV_U32 devId;
+	
+	devId = mvCtrlModelGet();
+
+	switch(devId){
+		case MV_6281_DEV_ID:
+			return MV_6281_SDIO;
+			break;
+		case MV_6192_DEV_ID:
+			return MV_6192_SDIO;
+			break;
+        case MV_6190_DEV_ID:
+            return MV_6190_SDIO;
+            break;
+		case MV_6180_DEV_ID:
+			return MV_6180_SDIO;
+			break;		
+	}
+	return 0;
+
+}
+#endif
+
+#if defined(MV_INCLUDE_TS)
+/*******************************************************************************
+* mvCtrlTsSupport - Return if this controller has integrated TS flash support
+*
+* DESCRIPTION:
+*
+* INPUT:
+*       None.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_TRUE if TS is supported and MV_FALSE otherwise
+*
+*******************************************************************************/
+MV_U32	  mvCtrlTsSupport(MV_VOID)
+{
+	MV_U32 devId;
+	
+	devId = mvCtrlModelGet();
+
+	switch(devId){
+		case MV_6281_DEV_ID:
+			return MV_6281_TS;
+			break;
+		case MV_6192_DEV_ID:
+			return MV_6192_TS;
+			break;
+        case MV_6190_DEV_ID:
+            return MV_6190_TS;
+            break;
+		case MV_6180_DEV_ID:
+			return MV_6180_TS;
+			break;		
+	}
+	return 0;
+}
+#endif
+
+#if defined(MV_INCLUDE_AUDIO)
+/*******************************************************************************
+* mvCtrlAudioSupport - Return if this controller has integrated AUDIO flash support
+*
+* DESCRIPTION:
+*
+* INPUT:
+*       None.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_TRUE if AUDIO is supported and MV_FALSE otherwise
+*
+*******************************************************************************/
+MV_U32	  mvCtrlAudioSupport(MV_VOID)
+{
+	MV_U32 devId;
+	
+	devId = mvCtrlModelGet();
+
+	switch(devId){
+		case MV_6281_DEV_ID:
+			return MV_6281_AUDIO;
+			break;
+		case MV_6192_DEV_ID:
+			return MV_6192_AUDIO;
+			break;
+        case MV_6190_DEV_ID:
+            return MV_6190_AUDIO;
+            break;
+		case MV_6180_DEV_ID:
+			return MV_6180_AUDIO;
+			break;		
+	}
+	return 0;
+
+}
+#endif
+
+#if defined(MV_INCLUDE_TDM)
+/*******************************************************************************
+* mvCtrlTdmSupport - Return if this controller has integrated TDM flash support
+*
+* DESCRIPTION:
+*
+* INPUT:
+*       None.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_TRUE if TDM is supported and MV_FALSE otherwise
+*
+*******************************************************************************/
+MV_U32	  mvCtrlTdmSupport(MV_VOID)
+{
+	MV_U32 devId;
+	
+	devId = mvCtrlModelGet();
+
+	switch(devId){
+		case MV_6281_DEV_ID:
+			return MV_6281_TDM;
+			break;
+		case MV_6192_DEV_ID:
+			return MV_6192_TDM;
+			break;
+        case MV_6190_DEV_ID:
+            return MV_6190_TDM;
+            break;
+		case MV_6180_DEV_ID:
+			return MV_6180_TDM;
+			break;		
+	}
+	return 0;
+
+}
+#endif
+
+/*******************************************************************************
+* mvCtrlModelGet - Get Marvell controller device model (Id)
+*
+* DESCRIPTION:
+*       This function returns 16bit describing the device model (ID) as defined
+*       in PCI Device and Vendor ID configuration register offset 0x0.
+*
+* INPUT:
+*       None.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       16bit desscribing Marvell controller ID 
+*
+*******************************************************************************/
+MV_U16 mvCtrlModelGet(MV_VOID)
+{
+	MV_U32 devId;
+	
+	devId = MV_REG_READ(CHIP_BOND_REG);
+	devId &= PCKG_OPT_MASK;
+
+	switch(devId){
+		case 2:
+			return	MV_6281_DEV_ID;
+			break;
+    case 1:
+            if (((MV_REG_READ(PEX_CFG_DIRECT_ACCESS(0,PEX_DEVICE_AND_VENDOR_ID))& 0xffff0000) >> 16)
+                 == MV_6190_DEV_ID)
+                return	MV_6190_DEV_ID;
+            else
+                return	MV_6192_DEV_ID;
+			break;
+		case 0:
+			return	MV_6180_DEV_ID;
+			break;
+	}
+
+	return 0;
+}
+/*******************************************************************************
+* mvCtrlRevGet - Get Marvell controller device revision number
+*
+* DESCRIPTION:
+*       This function returns 8bit describing the device revision as defined
+*       in PCI Express Class Code and Revision ID Register.
+*
+* INPUT:
+*       None.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       8bit desscribing Marvell controller revision number 
+*
+*******************************************************************************/
+MV_U8 mvCtrlRevGet(MV_VOID)
+{
+	MV_U8 revNum;
+#if defined(MV_INCLUDE_CLK_PWR_CNTRL)
+	/* Check pex power state */
+	MV_U32 pexPower;
+	pexPower = mvCtrlPwrClckGet(PEX_UNIT_ID,0);
+	if (pexPower == MV_FALSE)
+		mvCtrlPwrClckSet(PEX_UNIT_ID, 0, MV_TRUE);
+#endif
+	revNum = (MV_U8)MV_REG_READ(PEX_CFG_DIRECT_ACCESS(0,PCI_CLASS_CODE_AND_REVISION_ID));
+#if defined(MV_INCLUDE_CLK_PWR_CNTRL)
+	/* Return to power off state */
+	if (pexPower == MV_FALSE)
+		mvCtrlPwrClckSet(PEX_UNIT_ID, 0, MV_FALSE);
+#endif
+	return ((revNum & PCCRIR_REVID_MASK) >> PCCRIR_REVID_OFFS);
+}
+
+/*******************************************************************************
+* mvCtrlNameGet - Get Marvell controller name
+*
+* DESCRIPTION:
+*       This function returns a string describing the device model and revision.
+*
+* INPUT:
+*       None.
+*
+* OUTPUT:
+*       pNameBuff - Buffer to contain device name string. Minimum size 30 chars.
+*
+* RETURN:
+*       
+*       MV_ERROR if informantion can not be read.
+*******************************************************************************/
+MV_STATUS mvCtrlNameGet(char *pNameBuff)
+{
+	mvOsSPrintf (pNameBuff, "%s%x Rev %d", SOC_NAME_PREFIX, 
+				mvCtrlModelGet(), mvCtrlRevGet()); 
+	
+	return MV_OK;
+}
+
+/*******************************************************************************
+* mvCtrlModelRevGet - Get Controller Model (Device ID) and Revision
+*
+* DESCRIPTION:
+*       This function returns 32bit value describing both Device ID and Revision
+*       as defined in PCI Express Device and Vendor ID Register and device revision
+*	    as defined in PCI Express Class Code and Revision ID Register.
+     
+*
+* INPUT:
+*       None.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       32bit describing both controller device ID and revision number
+*
+*******************************************************************************/
+MV_U32	mvCtrlModelRevGet(MV_VOID)
+{
+	return ((mvCtrlModelGet() << 16) | mvCtrlRevGet());
+}
+
+/*******************************************************************************
+* mvCtrlModelRevNameGet - Get Marvell controller name
+*
+* DESCRIPTION:
+*       This function returns a string describing the device model and revision.
+*
+* INPUT:
+*       None.
+*
+* OUTPUT:
+*       pNameBuff - Buffer to contain device name string. Minimum size 30 chars.
+*
+* RETURN:
+*       
+*       MV_ERROR if informantion can not be read.
+*******************************************************************************/
+
+MV_STATUS mvCtrlModelRevNameGet(char *pNameBuff)
+{
+
+        switch (mvCtrlModelRevGet())
+        {
+        case MV_6281_A0_ID:
+                mvOsSPrintf (pNameBuff, "%s",MV_6281_A0_NAME); 
+                break;
+        case MV_6192_A0_ID:
+                mvOsSPrintf (pNameBuff, "%s",MV_6192_A0_NAME); 
+                break;
+        case MV_6180_A0_ID:
+                mvOsSPrintf (pNameBuff, "%s",MV_6180_A0_NAME); 
+                break;
+        case MV_6190_A0_ID:
+                mvOsSPrintf (pNameBuff, "%s",MV_6190_A0_NAME); 
+                break;
+        case MV_6281_A1_ID:
+                mvOsSPrintf (pNameBuff, "%s",MV_6281_A1_NAME);
+                break;
+        case MV_6192_A1_ID:
+                mvOsSPrintf (pNameBuff, "%s",MV_6192_A1_NAME);
+                break;
+        case MV_6180_A1_ID:
+                mvOsSPrintf (pNameBuff, "%s",MV_6180_A1_NAME);
+                break;
+        case MV_6190_A1_ID:
+                mvOsSPrintf (pNameBuff, "%s",MV_6190_A1_NAME);
+                break;
+        default:
+                mvCtrlNameGet(pNameBuff);
+                break;
+        }
+
+        return MV_OK;
+}
+
+
+/*******************************************************************************
+* ctrlWinOverlapTest - Test address windows for overlaping.
+*
+* DESCRIPTION:
+*       This function checks the given two address windows for overlaping.
+*
+* INPUT:
+*       pAddrWin1 - Address window 1.
+*       pAddrWin2 - Address window 2.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       
+*       MV_TRUE if address window overlaps, MV_FALSE otherwise.
+*******************************************************************************/
+MV_STATUS ctrlWinOverlapTest(MV_ADDR_WIN *pAddrWin1, MV_ADDR_WIN *pAddrWin2)
+{
+    MV_U32 winBase1, winBase2;
+    MV_U32 winTop1, winTop2;
+    
+	/* check if we have overflow than 4G*/
+	if (((0xffffffff - pAddrWin1->baseLow) < pAddrWin1->size-1)||
+	   ((0xffffffff - pAddrWin2->baseLow) < pAddrWin2->size-1))
+	{
+		return MV_TRUE;
+	}
+
+    winBase1 = pAddrWin1->baseLow;
+    winBase2 = pAddrWin2->baseLow;
+    winTop1  = winBase1 + pAddrWin1->size-1;
+    winTop2  = winBase2 + pAddrWin2->size-1;
+
+    
+    if (((winBase1 <= winTop2 ) && ( winTop2 <= winTop1)) ||
+        ((winBase1 <= winBase2) && (winBase2 <= winTop1)))
+    {
+        return MV_TRUE;
+    }
+    else
+    {
+        return MV_FALSE;
+    }
+}
+
+/*******************************************************************************
+* ctrlWinWithinWinTest - Test address windows for overlaping.
+*
+* DESCRIPTION:
+*       This function checks the given win1 boundries is within
+*		win2 boundries.
+*
+* INPUT:
+*       pAddrWin1 - Address window 1.
+*       pAddrWin2 - Address window 2.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       
+*       MV_TRUE if found win1 inside win2, MV_FALSE otherwise.
+*******************************************************************************/
+MV_STATUS ctrlWinWithinWinTest(MV_ADDR_WIN *pAddrWin1, MV_ADDR_WIN *pAddrWin2)
+{
+    MV_U32 winBase1, winBase2;
+    MV_U32 winTop1, winTop2;
+    
+    winBase1 = pAddrWin1->baseLow;
+    winBase2 = pAddrWin2->baseLow;
+    winTop1  = winBase1 + pAddrWin1->size -1;
+    winTop2  = winBase2 + pAddrWin2->size -1;
+    
+    if (((winBase1 >= winBase2 ) && ( winBase1 <= winTop2)) ||
+        ((winTop1  >= winBase2) && (winTop1 <= winTop2)))
+    {
+        return MV_TRUE;
+    }
+    else
+    {
+        return MV_FALSE;
+    }
+}
+
+static const char* cntrlName[] = TARGETS_NAME_ARRAY;
+
+/*******************************************************************************
+* mvCtrlTargetNameGet - Get Marvell controller target name
+*
+* DESCRIPTION:
+*       This function convert the trget enumeration to string.
+*
+* INPUT:
+*       None.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       Target name (const MV_8 *)
+*******************************************************************************/
+const MV_8* mvCtrlTargetNameGet( MV_TARGET target )
+{
+
+	if (target >= MAX_TARGETS)
+	{
+		return "target unknown";
+	}
+
+	return cntrlName[target];
+}
+
+/*******************************************************************************
+* mvCtrlAddrDecShow - Print the Controller units address decode map.
+*
+* DESCRIPTION:
+*		This function the Controller units address decode map.
+*
+* INPUT:
+*       None.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       None.
+*
+*******************************************************************************/
+MV_VOID mvCtrlAddrDecShow(MV_VOID)
+{
+    mvCpuIfAddDecShow();
+    mvAhbToMbusAddDecShow();
+#if defined(MV_INCLUDE_PEX)
+	mvPexAddrDecShow();
+#endif
+#if defined(MV_INCLUDE_USB)
+    	mvUsbAddrDecShow();
+#endif
+#if defined(MV_INCLUDE_GIG_ETH)
+	mvEthAddrDecShow();
+#endif
+#if defined(MV_INCLUDE_XOR)
+	mvXorAddrDecShow();
+#endif
+#if defined(MV_INCLUDE_SATA)
+    mvSataAddrDecShow();
+#endif
+#if defined(MV_INCLUDE_AUDIO)
+    mvAudioAddrDecShow();
+#endif
+#if defined(MV_INCLUDE_TS)
+    mvTsuAddrDecShow();
+#endif
+}
+
+/*******************************************************************************
+* ctrlSizeToReg - Extract size value for register assignment.
+*
+* DESCRIPTION:		
+*       Address decode size parameter must be programed from LSB to MSB as
+*       sequence of 1's followed by sequence of 0's. The number of 1's 
+*       specifies the size of the window in 64 KB granularity (e.g. a 
+*       value of 0x00ff specifies 256x64k = 16 MB).
+*       This function extract the size value from the size parameter according 
+*		to given aligment paramter. For example for size 0x1000000 (16MB) and 
+*		aligment 0x10000 (64KB) the function will return 0x00FF.
+*
+* INPUT:
+*       size - Size.
+*		alignment - Size alignment.	Note that alignment must be power of 2!
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       32bit describing size register value correspond to size parameter. 
+*		If value is '-1' size parameter or aligment are invalid.
+*******************************************************************************/
+MV_U32	ctrlSizeToReg(MV_U32 size, MV_U32 alignment)
+{
+	MV_U32 retVal;
+
+	/* Check size parameter alignment		*/
+	if ((0 == size) || (MV_IS_NOT_ALIGN(size, alignment)))
+	{
+		DB(mvOsPrintf("ctrlSizeToReg: ERR. Size is zero or not aligned.\n"));
+		return -1;
+	}
+	
+	/* Take out the "alignment" portion out of the size parameter */
+	alignment--;	/* Now the alignmet is a sequance of '1' (e.g. 0xffff) 		*/
+					/* and size is 0x1000000 (16MB) for example	*/
+	while(alignment & 1)	/* Check that alignmet LSB is set	*/
+	{
+		size = (size >> 1); /* If LSB is set, move 'size' one bit to right	*/	
+		alignment = (alignment >> 1);
+	}
+	
+	/* If after the alignment first '0' was met we still have '1' in 		*/
+	/* it then aligment is invalid (not power of 2) 				*/
+	if (alignment)
+	{
+		DB(mvOsPrintf("ctrlSizeToReg: ERR. Alignment parameter 0x%x invalid.\n", 
+			(MV_U32)alignment));
+		return -1;
+	}
+
+	/* Now the size is shifted right according to aligment: 0x0100			*/
+	size--;         /* Now the size is a sequance of '1': 0x00ff 			*/
+    
+	retVal = size ;
+	
+	/* Check that LSB to MSB is sequence of 1's followed by sequence of 0's		*/
+	while(size & 1)	/* Check that LSB is set	*/
+	{
+		size = (size >> 1); /* If LSB is set, move one bit to the right		*/	
+	}
+
+    if (size) /* Sequance of 1's is over. Check that we have no other 1's		*/
+	{
+		DB(mvOsPrintf("ctrlSizeToReg: ERR. Size parameter 0x%x invalid.\n", 
+                                                                        size));
+		return -1;
+	}
+	
+    return retVal;
+	
+}
+
+/*******************************************************************************
+* ctrlRegToSize - Extract size value from register value.
+*
+* DESCRIPTION:		
+*       This function extract a size value from the register size parameter 
+*		according to given aligment paramter. For example for register size 
+*		value 0xff and aligment 0x10000 the function will return 0x01000000.
+*
+* INPUT:
+*       regSize   - Size as in register format.	See ctrlSizeToReg.
+*		alignment - Size alignment.	Note that alignment must be power of 2!
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       32bit describing size. 
+*		If value is '-1' size parameter or aligment are invalid.
+*******************************************************************************/
+MV_U32	ctrlRegToSize(MV_U32 regSize, MV_U32 alignment)
+{
+   	MV_U32 temp;
+
+	/* Check that LSB to MSB is sequence of 1's followed by sequence of 0's		*/ 
+	temp = regSize;		/* Now the size is a sequance of '1': 0x00ff		*/
+	
+	while(temp & 1)	/* Check that LSB is set					*/
+	{
+		temp = (temp >> 1); /* If LSB is set, move one bit to the right		*/	
+	}
+
+    if (temp) /* Sequance of 1's is over. Check that we have no other 1's		*/
+	{
+		DB(mvOsPrintf("ctrlRegToSize: ERR. Size parameter 0x%x invalid.\n", 
+					regSize));
+	   	return -1;
+	}
+	
+
+	/* Check that aligment is a power of two					*/
+	temp = alignment - 1;/* Now the alignmet is a sequance of '1' (0xffff) 		*/
+					
+	while(temp & 1)	/* Check that alignmet LSB is set				*/
+	{
+		temp = (temp >> 1); /* If LSB is set, move 'size' one bit to right	*/	
+	}
+	
+	/* If after the 'temp' first '0' was met we still have '1' in 'temp'		*/
+	/* then 'temp' is invalid (not power of 2) 					*/
+	if (temp)
+	{
+		DB(mvOsPrintf("ctrlSizeToReg: ERR. Alignment parameter 0x%x invalid.\n", 
+					alignment));
+		return -1;
+	}
+
+	regSize++;      /* Now the size is 0x0100					*/
+
+	/* Add in the "alignment" portion to the register size parameter 		*/
+	alignment--;	/* Now the alignmet is a sequance of '1' (e.g. 0xffff) 		*/
+
+	while(alignment & 1)	/* Check that alignmet LSB is set			*/
+	{
+		regSize   = (regSize << 1); /* LSB is set, move 'size' one bit left	*/	
+		alignment = (alignment >> 1);
+	}
+		
+    return regSize;	
+}
+
+
+/*******************************************************************************
+* ctrlSizeRegRoundUp - Round up given size 
+*
+* DESCRIPTION:		
+*       This function round up a given size to a size that fits the 
+*       restrictions of size format given an aligment parameter.
+*		to given aligment paramter. For example for size parameter 0xa1000 and 
+*		aligment 0x1000 the function will return 0xFF000.
+*
+* INPUT:
+*       size - Size.
+*		alignment - Size alignment.	Note that alignment must be power of 2!
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       32bit describing size value correspond to size in register.  
+*******************************************************************************/
+MV_U32	ctrlSizeRegRoundUp(MV_U32 size, MV_U32 alignment)
+{
+	MV_U32 msbBit = 0;
+    MV_U32 retSize;
+	
+    /* Check if size parameter is already comply with restriction		*/
+	if (!(-1 == ctrlSizeToReg(size, alignment)))
+	{
+		return size;
+	}
+    
+    while(size)
+	{
+		size = (size >> 1);
+        msbBit++;
+	}
+
+    retSize = (1 << msbBit);
+    
+    if (retSize < alignment)
+    {
+        return alignment;
+    }
+    else
+    {
+        return retSize;
+    }
+}
+/*******************************************************************************
+* mvCtrlSysRstLengthCounterGet - Return number of milliseconds the reset button 
+* 				 was pressed and clear counter
+*
+* DESCRIPTION:		
+*
+* INPUT:
+*
+* OUTPUT:
+*
+* RETURN: number of milliseconds the reset button was pressed 
+*******************************************************************************/
+MV_U32	mvCtrlSysRstLengthCounterGet(MV_VOID)
+{
+	static volatile MV_U32 Count = 0;
+
+	if(!Count) {
+		Count = (MV_REG_READ(SYSRST_LENGTH_COUNTER_REG) & SLCR_COUNT_MASK);
+		Count = (Count / (MV_BOARD_REFCLK_25MHZ / 1000));
+		/* clear counter for next boot */
+		MV_REG_BIT_SET(SYSRST_LENGTH_COUNTER_REG, SLCR_CLR_MASK);	
+	}
+
+	DB(mvOsPrintf("mvCtrlSysRstLengthCounterGet: Reset button was pressed for %u milliseconds\n", Count));
+
+	return Count;		
+}
+
+MV_BOOL	  mvCtrlIsBootFromSPI(MV_VOID)
+{
+    MV_U32 satr = 0;
+    satr = MV_REG_READ(MPP_SAMPLE_AT_RESET);
+    if(mvCtrlModelGet() == MV_6180_DEV_ID)
+    {
+        if (MSAR_BOOT_MODE_6180(satr) == MSAR_BOOT_SPI_WITH_BOOTROM_6180)
+            return MV_TRUE;
+        else
+            return MV_FALSE;
+    }
+    satr = satr & MSAR_BOOT_MODE_MASK;    
+    if (satr == MSAR_BOOT_SPI_WITH_BOOTROM)
+        return MV_TRUE;
+    else
+        return MV_FALSE;
+}
+
+MV_BOOL	  mvCtrlIsBootFromSPIUseNAND(MV_VOID)
+{
+    MV_U32 satr = 0;
+    if(mvCtrlModelGet() == MV_6180_DEV_ID)
+        return MV_FALSE;
+    satr = MV_REG_READ(MPP_SAMPLE_AT_RESET);
+    satr = satr & MSAR_BOOT_MODE_MASK;
+    
+    if (satr == MSAR_BOOT_SPI_USE_NAND_WITH_BOOTROM)
+        return MV_TRUE;
+    else
+        return MV_FALSE;
+}
+
+MV_BOOL	  mvCtrlIsBootFromNAND(MV_VOID)
+{
+    MV_U32 satr = 0;
+    satr = MV_REG_READ(MPP_SAMPLE_AT_RESET);
+    if(mvCtrlModelGet() == MV_6180_DEV_ID)
+    {
+        if (MSAR_BOOT_MODE_6180(satr) == MSAR_BOOT_NAND_WITH_BOOTROM_6180)
+            return MV_TRUE;
+        else
+            return MV_FALSE;
+    }
+    satr = satr & MSAR_BOOT_MODE_MASK;    
+    if ((satr == MSAR_BOOT_NAND_WITH_BOOTROM))
+        return MV_TRUE;
+    else
+        return MV_FALSE;
+}
+
+#if defined(MV_INCLUDE_CLK_PWR_CNTRL)
+/*******************************************************************************
+* mvCtrlPwrSaveOn - Set Power save mode
+*
+* DESCRIPTION:		
+*
+* INPUT:
+*
+* OUTPUT:
+*
+* RETURN:
+*******************************************************************************/
+MV_VOID   mvCtrlPwrSaveOn(MV_VOID)
+{
+	unsigned long old,temp;
+	/* Disable int */
+	__asm__ __volatile__("mrs %0, cpsr\n"
+			     "orr %1, %0, #0xc0\n"
+			     "msr cpsr_c, %1"
+			     : "=r" (old), "=r" (temp)
+			     :
+			     : "memory");
+
+	/* Set SoC in power save */
+	MV_REG_BIT_SET(POWER_MNG_CTRL_REG, BIT11);
+	/* Wait for int */
+	__asm__ __volatile__("mcr    p15, 0, r0, c7, c0, 4");
+
+	/* Enabled int */
+	__asm__ __volatile__("msr cpsr_c, %0"
+			     :
+			     : "r" (old)
+			     : "memory");
+}
+
+
+
+/*******************************************************************************
+* mvCtrlPwrSaveOff - Go out of power save mode
+*
+* DESCRIPTION:		
+*
+* INPUT:
+*
+* OUTPUT:
+*
+* RETURN:
+*******************************************************************************/
+MV_VOID   mvCtrlPwrSaveOff(MV_VOID)
+{
+	unsigned long old,temp;
+	/* Disable int */
+	__asm__ __volatile__("mrs %0, cpsr\n"
+			     "orr %1, %0, #0xc0\n"
+			     "msr cpsr_c, %1"
+			     : "=r" (old), "=r" (temp)
+			     :
+			     : "memory");
+
+	/* Set SoC in power save */
+	MV_REG_BIT_RESET(POWER_MNG_CTRL_REG, BIT11);
+	/* Wait for int */
+	__asm__ __volatile__("mcr    p15, 0, r0, c7, c0, 4");
+
+	/* Enabled int */
+	__asm__ __volatile__("msr cpsr_c, %0"
+			     :
+			     : "r" (old)
+			     : "memory");
+}
+
+/*******************************************************************************
+* mvCtrlPwrClckSet - Set Power State for specific Unit
+*
+* DESCRIPTION:		
+*
+* INPUT:
+*
+* OUTPUT:
+*
+* RETURN:
+*******************************************************************************/
+MV_VOID   mvCtrlPwrClckSet(MV_UNIT_ID unitId, MV_U32 index, MV_BOOL enable)
+{
+	switch (unitId)
+    {
+#if defined(MV_INCLUDE_PEX)
+	case PEX_UNIT_ID:
+		if (enable == MV_FALSE)
+		{
+			MV_REG_BIT_RESET(POWER_MNG_CTRL_REG, PMC_PEXSTOPCLOCK_MASK);
+		}
+		else
+		{
+			MV_REG_BIT_SET(POWER_MNG_CTRL_REG, PMC_PEXSTOPCLOCK_MASK);
+		}
+		break;
+#endif
+#if defined(MV_INCLUDE_GIG_ETH)
+	case ETH_GIG_UNIT_ID:
+		if (enable == MV_FALSE)
+		{
+			MV_REG_BIT_RESET(POWER_MNG_CTRL_REG, PMC_GESTOPCLOCK_MASK(index));
+		}
+		else
+		{
+			MV_REG_BIT_SET(POWER_MNG_CTRL_REG, PMC_GESTOPCLOCK_MASK(index));
+		}
+		break;
+#endif
+#if defined(MV_INCLUDE_INTEG_SATA)
+	case SATA_UNIT_ID:
+		if (enable == MV_FALSE)
+		{
+			MV_REG_BIT_RESET(POWER_MNG_CTRL_REG, PMC_SATASTOPCLOCK_MASK(index));
+		}
+		else
+		{
+			MV_REG_BIT_SET(POWER_MNG_CTRL_REG, PMC_SATASTOPCLOCK_MASK(index));
+		}
+		break;
+#endif
+#if defined(MV_INCLUDE_CESA)
+	case CESA_UNIT_ID:
+		if (enable == MV_FALSE)
+		{
+			MV_REG_BIT_RESET(POWER_MNG_CTRL_REG, PMC_SESTOPCLOCK_MASK);
+		}
+		else
+		{
+			MV_REG_BIT_SET(POWER_MNG_CTRL_REG, PMC_SESTOPCLOCK_MASK);
+		}
+		break;
+#endif
+#if defined(MV_INCLUDE_USB)
+	case USB_UNIT_ID:
+		if (enable == MV_FALSE)
+		{
+			MV_REG_BIT_RESET(POWER_MNG_CTRL_REG, PMC_USBSTOPCLOCK_MASK);
+		}
+		else
+		{
+			MV_REG_BIT_SET(POWER_MNG_CTRL_REG, PMC_USBSTOPCLOCK_MASK);
+		}
+		break;
+#endif
+#if defined(MV_INCLUDE_AUDIO)
+	case AUDIO_UNIT_ID:
+		if (enable == MV_FALSE)
+		{
+			MV_REG_BIT_RESET(POWER_MNG_CTRL_REG, PMC_AUDIOSTOPCLOCK_MASK);
+		}
+		else
+		{
+			MV_REG_BIT_SET(POWER_MNG_CTRL_REG, PMC_AUDIOSTOPCLOCK_MASK);
+		}
+		break;
+#endif
+#if defined(MV_INCLUDE_TS)
+	case TS_UNIT_ID:
+		if (enable == MV_FALSE)
+		{
+			MV_REG_BIT_RESET(POWER_MNG_CTRL_REG, PMC_TSSTOPCLOCK_MASK);
+		}
+		else
+		{
+			MV_REG_BIT_SET(POWER_MNG_CTRL_REG, PMC_TSSTOPCLOCK_MASK);
+		}
+		break;
+#endif
+#if defined(MV_INCLUDE_SDIO)
+	case SDIO_UNIT_ID:
+		if (enable == MV_FALSE)
+		{
+			MV_REG_BIT_RESET(POWER_MNG_CTRL_REG, PMC_SDIOSTOPCLOCK_MASK);
+		}
+		else
+		{
+			MV_REG_BIT_SET(POWER_MNG_CTRL_REG, PMC_SDIOSTOPCLOCK_MASK);
+		}
+		break;
+#endif
+#if defined(MV_INCLUDE_TDM)
+	case TDM_UNIT_ID:
+		if (enable == MV_FALSE)
+		{
+			MV_REG_BIT_RESET(POWER_MNG_CTRL_REG, PMC_TDMSTOPCLOCK_MASK);
+		}
+		else
+		{
+			MV_REG_BIT_SET(POWER_MNG_CTRL_REG, PMC_TDMSTOPCLOCK_MASK);
+		}
+		break;
+#endif
+
+	default:
+
+		break;
+
+	}
+}
+
+/*******************************************************************************
+* mvCtrlPwrClckGet - Get Power State of specific Unit
+*
+* DESCRIPTION:		
+*
+* INPUT:
+*
+* OUTPUT:
+*
+* RETURN:
+******************************************************************************/
+MV_BOOL		mvCtrlPwrClckGet(MV_UNIT_ID unitId, MV_U32 index)
+{
+	MV_U32 reg = MV_REG_READ(POWER_MNG_CTRL_REG);
+	MV_BOOL state = MV_TRUE;
+
+	switch (unitId)
+    {
+#if defined(MV_INCLUDE_PEX)
+	case PEX_UNIT_ID:
+		if ((reg & PMC_PEXSTOPCLOCK_MASK) == PMC_PEXSTOPCLOCK_STOP)
+		{
+			state = MV_FALSE;
+		}
+		else state = MV_TRUE;
+
+		break;
+#endif
+#if defined(MV_INCLUDE_GIG_ETH)
+	case ETH_GIG_UNIT_ID:
+		if ((reg & PMC_GESTOPCLOCK_MASK(index)) == PMC_GESTOPCLOCK_STOP(index))
+		{
+			state = MV_FALSE;
+		}
+		else state = MV_TRUE;
+		break;
+#endif
+#if defined(MV_INCLUDE_SATA)
+	case SATA_UNIT_ID:
+		if ((reg & PMC_SATASTOPCLOCK_MASK(index)) == PMC_SATASTOPCLOCK_STOP(index))
+		{
+			state = MV_FALSE;
+		}
+		else state = MV_TRUE;
+		break;
+#endif
+#if defined(MV_INCLUDE_CESA)
+	case CESA_UNIT_ID:
+		if ((reg & PMC_SESTOPCLOCK_MASK) == PMC_SESTOPCLOCK_STOP)
+		{
+			state = MV_FALSE;
+		}
+		else state = MV_TRUE;
+		break;
+#endif
+#if defined(MV_INCLUDE_USB)
+	case USB_UNIT_ID:
+		if ((reg & PMC_USBSTOPCLOCK_MASK) == PMC_USBSTOPCLOCK_STOP)
+		{
+			state = MV_FALSE;
+		}
+		else state = MV_TRUE;
+		break;
+#endif
+#if defined(MV_INCLUDE_AUDIO)
+	case AUDIO_UNIT_ID:
+		if ((reg & PMC_AUDIOSTOPCLOCK_MASK) == PMC_AUDIOSTOPCLOCK_STOP)
+		{
+			state = MV_FALSE;
+		}
+		else state = MV_TRUE;
+		break;
+#endif
+#if defined(MV_INCLUDE_TS)
+	case TS_UNIT_ID:
+		if ((reg & PMC_TSSTOPCLOCK_MASK) == PMC_TSSTOPCLOCK_STOP)
+		{
+			state = MV_FALSE;
+		}
+		else state = MV_TRUE;
+		break;
+#endif
+#if defined(MV_INCLUDE_SDIO)
+	case SDIO_UNIT_ID:
+		if ((reg & PMC_SDIOSTOPCLOCK_MASK)== PMC_SDIOSTOPCLOCK_STOP)
+		{
+			state = MV_FALSE;
+		}
+		else state = MV_TRUE;
+		break;
+#endif
+#if defined(MV_INCLUDE_TDM)
+	case TDM_UNIT_ID:
+		if ((reg & PMC_TDMSTOPCLOCK_MASK) == PMC_TDMSTOPCLOCK_STOP)
+		{
+			state = MV_FALSE;
+		}
+		else state = MV_TRUE;
+		break;
+#endif
+
+	default:
+		state = MV_TRUE;
+		break;
+	}
+
+
+	return state;	
+}
+/*******************************************************************************
+* mvCtrlPwrMemSet - Set Power State for memory on specific Unit
+*
+* DESCRIPTION:		
+*
+* INPUT:
+*
+* OUTPUT:
+*
+* RETURN:
+*******************************************************************************/
+MV_VOID   mvCtrlPwrMemSet(MV_UNIT_ID unitId, MV_U32 index, MV_BOOL enable)
+{
+	switch (unitId)
+    {
+#if defined(MV_INCLUDE_PEX)
+	case PEX_UNIT_ID:
+		if (enable == MV_FALSE)
+		{
+			MV_REG_BIT_SET(POWER_MNG_MEM_CTRL_REG, PMC_PEXSTOPMEM_MASK);
+		}
+		else
+		{
+			MV_REG_BIT_RESET(POWER_MNG_MEM_CTRL_REG, PMC_PEXSTOPMEM_MASK);
+		}
+		break;
+#endif
+#if defined(MV_INCLUDE_GIG_ETH)
+	case ETH_GIG_UNIT_ID:
+		if (enable == MV_FALSE)
+		{
+			MV_REG_BIT_SET(POWER_MNG_MEM_CTRL_REG, PMC_GESTOPMEM_MASK(index));
+		}
+		else
+		{
+			MV_REG_BIT_RESET(POWER_MNG_MEM_CTRL_REG, PMC_GESTOPMEM_MASK(index));
+		}
+		break;
+#endif
+#if defined(MV_INCLUDE_INTEG_SATA)
+	case SATA_UNIT_ID:
+		if (enable == MV_FALSE)
+		{
+			MV_REG_BIT_SET(POWER_MNG_MEM_CTRL_REG, PMC_SATASTOPMEM_MASK(index));
+		}
+		else
+		{
+			MV_REG_BIT_RESET(POWER_MNG_MEM_CTRL_REG, PMC_SATASTOPMEM_MASK(index));
+		}
+		break;
+#endif
+#if defined(MV_INCLUDE_CESA)
+	case CESA_UNIT_ID:
+		if (enable == MV_FALSE)
+		{
+			MV_REG_BIT_SET(POWER_MNG_MEM_CTRL_REG, PMC_SESTOPMEM_MASK);
+		}
+		else
+		{
+			MV_REG_BIT_RESET(POWER_MNG_MEM_CTRL_REG, PMC_SESTOPMEM_MASK);
+		}
+		break;
+#endif
+#if defined(MV_INCLUDE_USB)
+	case USB_UNIT_ID:
+		if (enable == MV_FALSE)
+		{
+			MV_REG_BIT_SET(POWER_MNG_MEM_CTRL_REG, PMC_USBSTOPMEM_MASK);
+		}
+		else
+		{
+			MV_REG_BIT_RESET(POWER_MNG_MEM_CTRL_REG, PMC_USBSTOPMEM_MASK);
+		}
+		break;
+#endif
+#if defined(MV_INCLUDE_AUDIO)
+	case AUDIO_UNIT_ID:
+		if (enable == MV_FALSE)
+		{
+			MV_REG_BIT_SET(POWER_MNG_MEM_CTRL_REG, PMC_AUDIOSTOPMEM_MASK);
+		}
+		else
+		{
+			MV_REG_BIT_RESET(POWER_MNG_MEM_CTRL_REG, PMC_AUDIOSTOPMEM_MASK);
+		}
+		break;
+#endif
+#if defined(MV_INCLUDE_XOR)
+	case XOR_UNIT_ID:
+		if (enable == MV_FALSE)
+		{
+			MV_REG_BIT_SET(POWER_MNG_MEM_CTRL_REG, PMC_XORSTOPMEM_MASK(index));
+		}
+		else
+		{
+			MV_REG_BIT_RESET(POWER_MNG_MEM_CTRL_REG, PMC_XORSTOPMEM_MASK(index));
+		}
+		break;
+#endif
+	default:
+
+		break;
+
+	}
+}
+
+/*******************************************************************************
+* mvCtrlPwrMemGet - Get Power State of memory on specific Unit
+*
+* DESCRIPTION:		
+*
+* INPUT:
+*
+* OUTPUT:
+*
+* RETURN:
+******************************************************************************/
+MV_BOOL		mvCtrlPwrMemGet(MV_UNIT_ID unitId, MV_U32 index)
+{
+	MV_U32 reg = MV_REG_READ(POWER_MNG_MEM_CTRL_REG);
+	MV_BOOL state = MV_TRUE;
+
+	switch (unitId)
+    {
+#if defined(MV_INCLUDE_PEX)
+	case PEX_UNIT_ID:
+		if ((reg & PMC_PEXSTOPMEM_MASK) == PMC_PEXSTOPMEM_STOP)
+		{
+			state = MV_FALSE;
+		}
+		else state = MV_TRUE;
+
+		break;
+#endif
+#if defined(MV_INCLUDE_GIG_ETH)
+	case ETH_GIG_UNIT_ID:
+		if ((reg & PMC_GESTOPMEM_MASK(index)) == PMC_GESTOPMEM_STOP(index))
+		{
+			state = MV_FALSE;
+		}
+		else state = MV_TRUE;
+		break;
+#endif
+#if defined(MV_INCLUDE_SATA)
+	case SATA_UNIT_ID:
+		if ((reg & PMC_SATASTOPMEM_MASK(index)) == PMC_SATASTOPMEM_STOP(index))
+		{
+			state = MV_FALSE;
+		}
+		else state = MV_TRUE;
+		break;
+#endif
+#if defined(MV_INCLUDE_CESA)
+	case CESA_UNIT_ID:
+		if ((reg & PMC_SESTOPMEM_MASK) == PMC_SESTOPMEM_STOP)
+		{
+			state = MV_FALSE;
+		}
+		else state = MV_TRUE;
+		break;
+#endif
+#if defined(MV_INCLUDE_USB)
+	case USB_UNIT_ID:
+		if ((reg & PMC_USBSTOPMEM_MASK) == PMC_USBSTOPMEM_STOP)
+		{
+			state = MV_FALSE;
+		}
+		else state = MV_TRUE;
+		break;
+#endif
+#if defined(MV_INCLUDE_AUDIO)
+	case AUDIO_UNIT_ID:
+		if ((reg & PMC_AUDIOSTOPMEM_MASK) == PMC_AUDIOSTOPMEM_STOP)
+		{
+			state = MV_FALSE;
+		}
+		else state = MV_TRUE;
+		break;
+#endif
+#if defined(MV_INCLUDE_XOR)
+	case XOR_UNIT_ID:
+		if ((reg & PMC_XORSTOPMEM_MASK(index)) == PMC_XORSTOPMEM_STOP(index))
+		{
+			state = MV_FALSE;
+		}
+		else state = MV_TRUE;
+		break;
+#endif
+
+	default:
+		state = MV_TRUE;
+		break;
+	}
+
+
+	return state;	
+}
+#else
+MV_VOID   mvCtrlPwrClckSet(MV_UNIT_ID unitId, MV_U32 index, MV_BOOL enable) {return;}
+MV_BOOL	  mvCtrlPwrClckGet(MV_UNIT_ID unitId, MV_U32 index) {return MV_TRUE;}
+#endif /* #if defined(MV_INCLUDE_CLK_PWR_CNTRL) */
+
+
+/*******************************************************************************
+* mvMPPConfigToSPI - Change MPP[3:0] configuration to SPI mode
+*
+* DESCRIPTION:		
+*
+* INPUT:
+*
+* OUTPUT:
+*
+* RETURN:
+******************************************************************************/
+MV_VOID   mvMPPConfigToSPI(MV_VOID)
+{
+	MV_U32 mppVal = 0;
+	MV_U32 bootVal = 0;
+
+    if(!mvCtrlIsBootFromSPIUseNAND())
+        return;
+    mppVal = 0x00002220; /* Set MPP [3:1] to SPI mode */
+    bootVal = MV_REG_READ(mvCtrlMppRegGet(0));
+    bootVal &= 0xffff000f;
+        mppVal |= bootVal;
+    
+    MV_REG_WRITE(mvCtrlMppRegGet(0), mppVal);
+}
+
+
+/*******************************************************************************
+* mvMPPConfigToDefault - Change MPP[7:0] configuration to default configuration
+*
+* DESCRIPTION:		
+*
+* INPUT:
+*
+* OUTPUT:
+*
+* RETURN:
+******************************************************************************/
+MV_VOID   mvMPPConfigToDefault(MV_VOID)
+{
+	MV_U32 mppVal = 0;
+	MV_U32 bootVal = 0;
+
+    if(!mvCtrlIsBootFromSPIUseNAND())
+        return;
+    mppVal = mvBoardMppGet(0);
+    bootVal = MV_REG_READ(mvCtrlMppRegGet(0));
+    mppVal &= ~0xffff000f;
+    bootVal &= 0xffff000f;
+        mppVal |= bootVal;
+    
+    MV_REG_WRITE(mvCtrlMppRegGet(0), mppVal);
+}
+
+
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/mvCtrlEnvLib.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/mvCtrlEnvLib.h
new file mode 100644
index 0000000..6e2e813
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/mvCtrlEnvLib.h
@@ -0,0 +1,185 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+
+#ifndef __INCmvCtrlEnvLibh
+#define __INCmvCtrlEnvLibh
+
+/* includes */
+#include "mvSysHwConfig.h"
+#include "mvCommon.h"
+#include "mvTypes.h"
+#include "mvOs.h"
+#include "boardEnv/mvBoardEnvLib.h"			
+#include "ctrlEnv/mvCtrlEnvSpec.h"
+#include "ctrlEnv/mvCtrlEnvRegs.h"
+#include "ctrlEnv/mvCtrlEnvAddrDec.h"
+
+
+/* typedefs */
+
+/* This enumerator describes the possible HW cache coherency policies the   */
+/* controllers supports.                                                    */
+typedef enum _mvCachePolicy
+{
+    NO_COHERENCY,   /* No HW cache coherency support                        */
+    WT_COHERENCY,   /* HW cache coherency supported in Write Through policy */
+    WB_COHERENCY    /* HW cache coherency supported in Write Back policy    */   
+}MV_CACHE_POLICY;
+
+
+/* The swapping is referred to a 64-bit words (as this is the controller    */
+/* internal data path width). This enumerator describes the possible        */
+/* data swap types. Below is an example of the data 0x0011223344556677      */
+typedef enum _mvSwapType
+{
+    MV_BYTE_SWAP,       /* Byte Swap                77 66 55 44 33 22 11 00 */             
+    MV_NO_SWAP,         /* No swapping              00 11 22 33 44 55 66 77 */
+    MV_BYTE_WORD_SWAP,  /* Both byte and word swap  33 22 11 00 77 66 55 44 */
+    MV_WORD_SWAP,       /* Word swap                44 55 66 77 00 11 22 33 */
+    SWAP_TYPE_MAX	/* Delimiter for this enumerator					*/
+}MV_SWAP_TYPE;
+
+/* This structure describes access rights for Access protection windows     */
+/* that can be found in IDMA, XOR, Ethernet and MPSC units.                 */
+/* Note that the permission enumerator coresponds to its register format.   */
+/* For example, Read only premission is presented as "1" in register field. */
+typedef enum _mvAccessRights
+{
+    	NO_ACCESS_ALLOWED = 0,  /* No access allowed            */
+    	READ_ONLY         = 1,  /* Read only permission         */
+	ACC_RESERVED	  = 2,	/* Reserved access right		*/
+    	FULL_ACCESS       = 3,  /* Read and Write permission    */
+	MAX_ACC_RIGHTS
+}MV_ACCESS_RIGHTS;
+
+
+/* mcspLib.h API list */
+
+MV_STATUS mvCtrlEnvInit(MV_VOID);
+MV_U32    mvCtrlMppRegGet(MV_U32 mppGroup);
+
+#if defined(MV_INCLUDE_PEX)
+MV_U32	  mvCtrlPexMaxIfGet(MV_VOID);
+#else
+#define   mvCtrlPexMaxIfGet()	(0)
+#endif
+
+#define   mvCtrlPciIfMaxIfGet()	(0)
+
+#if defined(MV_INCLUDE_GIG_ETH) 
+MV_U32	  mvCtrlEthMaxPortGet(MV_VOID);
+#endif
+#if defined(MV_INCLUDE_XOR)
+MV_U32 mvCtrlXorMaxChanGet(MV_VOID);
+#endif
+#if defined(MV_INCLUDE_USB)
+MV_U32 	  mvCtrlUsbMaxGet(MV_VOID);
+#endif
+#if defined(MV_INCLUDE_NAND)
+MV_U32	  mvCtrlNandSupport(MV_VOID);
+#endif
+#if defined(MV_INCLUDE_SDIO)
+MV_U32	  mvCtrlSdioSupport(MV_VOID);
+#endif
+#if defined(MV_INCLUDE_TS)
+MV_U32	  mvCtrlTsSupport(MV_VOID);
+#endif
+#if defined(MV_INCLUDE_AUDIO)
+MV_U32	  mvCtrlAudioSupport(MV_VOID);
+#endif
+#if defined(MV_INCLUDE_TDM)
+MV_U32	  mvCtrlTdmSupport(MV_VOID);
+#endif
+
+MV_U16    mvCtrlModelGet(MV_VOID);
+MV_U8     mvCtrlRevGet(MV_VOID);
+MV_STATUS mvCtrlNameGet(char *pNameBuff);
+MV_U32    mvCtrlModelRevGet(MV_VOID);
+MV_STATUS mvCtrlModelRevNameGet(char *pNameBuff);
+MV_VOID   mvCtrlAddrDecShow(MV_VOID);
+const MV_8* mvCtrlTargetNameGet(MV_TARGET target);
+MV_U32	  ctrlSizeToReg(MV_U32 size, MV_U32 alignment);
+MV_U32	  ctrlRegToSize(MV_U32 regSize, MV_U32 alignment);
+MV_U32	  ctrlSizeRegRoundUp(MV_U32 size, MV_U32 alignment);
+MV_U32	  mvCtrlSysRstLengthCounterGet(MV_VOID);
+MV_STATUS ctrlWinOverlapTest(MV_ADDR_WIN *pAddrWin1, MV_ADDR_WIN *pAddrWin2);
+MV_STATUS ctrlWinWithinWinTest(MV_ADDR_WIN *pAddrWin1, MV_ADDR_WIN *pAddrWin2);
+
+MV_VOID   mvCtrlPwrClckSet(MV_UNIT_ID unitId, MV_U32 index, MV_BOOL enable);
+MV_BOOL	  mvCtrlPwrClckGet(MV_UNIT_ID unitId, MV_U32 index);
+MV_VOID   mvCtrlPwrMemSet(MV_UNIT_ID unitId, MV_U32 index, MV_BOOL enable);
+MV_BOOL	  mvCtrlIsBootFromSPI(MV_VOID);
+MV_BOOL	  mvCtrlIsBootFromSPIUseNAND(MV_VOID);
+MV_BOOL	  mvCtrlIsBootFromNAND(MV_VOID);
+#if defined(MV_INCLUDE_CLK_PWR_CNTRL)
+MV_VOID   mvCtrlPwrSaveOn(MV_VOID);
+MV_VOID   mvCtrlPwrSaveOff(MV_VOID);
+#endif
+MV_BOOL	  mvCtrlPwrMemGet(MV_UNIT_ID unitId, MV_U32 index);
+MV_VOID   mvMPPConfigToSPI(MV_VOID);
+MV_VOID   mvMPPConfigToDefault(MV_VOID);
+
+
+#endif /* __INCmvCtrlEnvLibh */
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/mvCtrlEnvRegs.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/mvCtrlEnvRegs.h
new file mode 100644
index 0000000..ae3f141
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/mvCtrlEnvRegs.h
@@ -0,0 +1,419 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+        this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+#ifndef __INCmvCtrlEnvRegsh
+#define __INCmvCtrlEnvRegsh
+
+#ifdef __cplusplus
+extern "C" {
+#endif /* __cplusplus */
+
+/* CV Support */
+#define PEX0_MEM0 	PEX0_MEM
+#define PCI0_MEM0	PEX0_MEM
+
+/* Controller revision info */
+#define PCI_CLASS_CODE_AND_REVISION_ID			    0x008
+#define PCCRIR_REVID_OFFS				    0		/* Revision ID */
+#define PCCRIR_REVID_MASK				    (0xff << PCCRIR_REVID_OFFS)
+
+/* Controler environment registers offsets */
+
+/* Power Managment Control */
+#define POWER_MNG_MEM_CTRL_REG			0x20118
+
+#define PMC_GESTOPMEM_OFFS(port)		((port)? 13 : 0)
+#define PMC_GESTOPMEM_MASK(port)		(1 << PMC_GESTOPMEM_OFFS(port))
+#define PMC_GESTOPMEM_EN(port)			(0 << PMC_GESTOPMEM_OFFS(port))
+#define PMC_GESTOPMEM_STOP(port)		(1 << PMC_GESTOPMEM_OFFS(port))
+
+#define PMC_PEXSTOPMEM_OFFS			1
+#define PMC_PEXSTOPMEM_MASK			(1 << PMC_PEXSTOPMEM_OFFS)
+#define PMC_PEXSTOPMEM_EN			(0 << PMC_PEXSTOPMEM_OFFS)
+#define PMC_PEXSTOPMEM_STOP			(1 << PMC_PEXSTOPMEM_OFFS)
+
+#define PMC_USBSTOPMEM_OFFS			2
+#define PMC_USBSTOPMEM_MASK			(1 << PMC_USBSTOPMEM_OFFS)
+#define PMC_USBSTOPMEM_EN			(0 << PMC_USBSTOPMEM_OFFS)
+#define PMC_USBSTOPMEM_STOP			(1 << PMC_USBSTOPMEM_OFFS)
+
+#define PMC_DUNITSTOPMEM_OFFS			3
+#define PMC_DUNITSTOPMEM_MASK			(1 << PMC_DUNITSTOPMEM_OFFS)
+#define PMC_DUNITSTOPMEM_EN			(0 << PMC_DUNITSTOPMEM_OFFS)
+#define PMC_DUNITSTOPMEM_STOP			(1 << PMC_DUNITSTOPMEM_OFFS)
+
+#define PMC_RUNITSTOPMEM_OFFS			4
+#define PMC_RUNITSTOPMEM_MASK			(1 << PMC_RUNITSTOPMEM_OFFS)
+#define PMC_RUNITSTOPMEM_EN			(0 << PMC_RUNITSTOPMEM_OFFS)
+#define PMC_RUNITSTOPMEM_STOP			(1 << PMC_RUNITSTOPMEM_OFFS)
+
+#define PMC_XORSTOPMEM_OFFS(port)		(5+(port*2))
+#define PMC_XORSTOPMEM_MASK(port)		(1 << PMC_XORSTOPMEM_OFFS(port))
+#define PMC_XORSTOPMEM_EN(port)			(0 << PMC_XORSTOPMEM_OFFS(port))
+#define PMC_XORSTOPMEM_STOP(port)		(1 << PMC_XORSTOPMEM_OFFS(port))
+
+#define PMC_SATASTOPMEM_OFFS(port)		(6+(port*5))
+#define PMC_SATASTOPMEM_MASK(port)		(1 << PMC_SATASTOPMEM_OFFS(port))
+#define PMC_SATASTOPMEM_EN(port)		(0 << PMC_SATASTOPMEM_OFFS(port))
+#define PMC_SATASTOPMEM_STOP(port)		(1 << PMC_SATASTOPMEM_OFFS(port))
+
+#define PMC_SESTOPMEM_OFFS			8
+#define PMC_SESTOPMEM_MASK			(1 << PMC_SESTOPMEM_OFFS)
+#define PMC_SESTOPMEM_EN			(0 << PMC_SESTOPMEM_OFFS)
+#define PMC_SESTOPMEM_STOP			(1 << PMC_SESTOPMEM_OFFS)
+
+#define PMC_AUDIOSTOPMEM_OFFS			9
+#define PMC_AUDIOSTOPMEM_MASK			(1 << PMC_AUDIOSTOPMEM_OFFS)
+#define PMC_AUDIOSTOPMEM_EN			(0 << PMC_AUDIOSTOPMEM_OFFS)
+#define PMC_AUDIOSTOPMEM_STOP			(1 << PMC_AUDIOSTOPMEM_OFFS)
+
+#define POWER_MNG_CTRL_REG			0x2011C
+
+#define PMC_GESTOPCLOCK_OFFS(port)		((port)? 19 : 0)
+#define PMC_GESTOPCLOCK_MASK(port)		(1 << PMC_GESTOPCLOCK_OFFS(port))
+#define PMC_GESTOPCLOCK_EN(port)		(1 << PMC_GESTOPCLOCK_OFFS(port))
+#define PMC_GESTOPCLOCK_STOP(port)		(0 << PMC_GESTOPCLOCK_OFFS(port))
+
+#define PMC_PEXPHYSTOPCLOCK_OFFS		1
+#define PMC_PEXPHYSTOPCLOCK_MASK		(1 << PMC_PEXPHYSTOPCLOCK_OFFS)
+#define PMC_PEXPHYSTOPCLOCK_EN			(1 << PMC_PEXPHYSTOPCLOCK_OFFS)
+#define PMC_PEXPHYSTOPCLOCK_STOP		(0 << PMC_PEXPHYSTOPCLOCK_OFFS)
+
+#define PMC_PEXSTOPCLOCK_OFFS			2
+#define PMC_PEXSTOPCLOCK_MASK			(1 << PMC_PEXSTOPCLOCK_OFFS)
+#define PMC_PEXSTOPCLOCK_EN			(1 << PMC_PEXSTOPCLOCK_OFFS)
+#define PMC_PEXSTOPCLOCK_STOP			(0 << PMC_PEXSTOPCLOCK_OFFS)
+
+#define PMC_USBSTOPCLOCK_OFFS			3
+#define PMC_USBSTOPCLOCK_MASK			(1 << PMC_USBSTOPCLOCK_OFFS)
+#define PMC_USBSTOPCLOCK_EN			(1 << PMC_USBSTOPCLOCK_OFFS)
+#define PMC_USBSTOPCLOCK_STOP			(0 << PMC_USBSTOPCLOCK_OFFS)
+
+#define PMC_SDIOSTOPCLOCK_OFFS			4
+#define PMC_SDIOSTOPCLOCK_MASK			(1 << PMC_SDIOSTOPCLOCK_OFFS)
+#define PMC_SDIOSTOPCLOCK_EN			(1 << PMC_SDIOSTOPCLOCK_OFFS)
+#define PMC_SDIOSTOPCLOCK_STOP			(0 << PMC_SDIOSTOPCLOCK_OFFS)
+
+#define PMC_TSSTOPCLOCK_OFFS			5
+#define PMC_TSSTOPCLOCK_MASK			(1 << PMC_TSSTOPCLOCK_OFFS)
+#define PMC_TSSTOPCLOCK_EN			(1 << PMC_TSSTOPCLOCK_OFFS)
+#define PMC_TSSTOPCLOCK_STOP			(0 << PMC_TSSTOPCLOCK_OFFS)
+
+#define PMC_AUDIOSTOPCLOCK_OFFS			9
+#define PMC_AUDIOSTOPCLOCK_MASK			(1 << PMC_AUDIOSTOPCLOCK_OFFS)
+#define PMC_AUDIOSTOPCLOCK_EN			(1 << PMC_AUDIOSTOPCLOCK_OFFS)
+#define PMC_AUDIOSTOPCLOCK_STOP			(0 << PMC_AUDIOSTOPCLOCK_OFFS)
+
+#define PMC_POWERSAVE_OFFS			11
+#define PMC_POWERSAVE_MASK			(1 << PMC_POWERSAVE_OFFS)
+#define PMC_POWERSAVE_EN			(1 << PMC_POWERSAVE_OFFS)
+#define PMC_POWERSAVE_STOP			(0 << PMC_POWERSAVE_OFFS)
+
+
+
+
+#define PMC_SATASTOPCLOCK_OFFS(port)		(14+(port))
+#define PMC_SATASTOPCLOCK_MASK(port)		(1 << PMC_SATASTOPCLOCK_OFFS(port))
+#define PMC_SATASTOPCLOCK_EN(port)		(1 << PMC_SATASTOPCLOCK_OFFS(port))
+#define PMC_SATASTOPCLOCK_STOP(port)		(0 << PMC_SATASTOPCLOCK_OFFS(port))
+
+#define PMC_SESTOPCLOCK_OFFS			17
+#define PMC_SESTOPCLOCK_MASK			(1 << PMC_SESTOPCLOCK_OFFS)
+#define PMC_SESTOPCLOCK_EN			(1 << PMC_SESTOPCLOCK_OFFS)
+#define PMC_SESTOPCLOCK_STOP			(0 << PMC_SESTOPCLOCK_OFFS)
+
+#define PMC_TDMSTOPCLOCK_OFFS			20
+#define PMC_TDMSTOPCLOCK_MASK			(1 << PMC_TDMSTOPCLOCK_OFFS)
+#define PMC_TDMSTOPCLOCK_EN			(1 << PMC_TDMSTOPCLOCK_OFFS)
+#define PMC_TDMSTOPCLOCK_STOP			(0 << PMC_TDMSTOPCLOCK_OFFS)
+
+
+/* Controler environment registers offsets */
+#define MPP_CONTROL_REG0			0x10000
+#define MPP_CONTROL_REG1			0x10004
+#define MPP_CONTROL_REG2			0x10008
+#define MPP_CONTROL_REG3			0x1000C
+#define MPP_CONTROL_REG4			0x10010
+#define MPP_CONTROL_REG5			0x10014
+#define MPP_CONTROL_REG6			0x10018
+#define MPP_SAMPLE_AT_RESET			0x10030
+#define CHIP_BOND_REG				0x10034
+#define SYSRST_LENGTH_COUNTER_REG		0x10050
+#define SLCR_COUNT_OFFS				0
+#define SLCR_COUNT_MASK				(0x1FFFFFFF << SLCR_COUNT_OFFS)
+#define SLCR_CLR_OFFS				31
+#define SLCR_CLR_MASK				(1 << SLCR_CLR_OFFS)			
+#define PCKG_OPT_MASK				0x3
+#define MPP_OUTPUT_DRIVE_REG			0x100E0
+#define MPP_RGMII0_OUTPUT_DRIVE_OFFS            7
+#define MPP_3_3_RGMII0_OUTPUT_DRIVE		(0x0 << MPP_RGMII0_OUTPUT_DRIVE_OFFS)
+#define MPP_1_8_RGMII0_OUTPUT_DRIVE		(0x1 << MPP_RGMII0_OUTPUT_DRIVE_OFFS)
+#define MPP_RGMII1_OUTPUT_DRIVE_OFFS            15
+#define MPP_3_3_RGMII1_OUTPUT_DRIVE		(0x0 << MPP_RGMII1_OUTPUT_DRIVE_OFFS)
+#define MPP_1_8_RGMII1_OUTPUT_DRIVE		(0x1 << MPP_RGMII1_OUTPUT_DRIVE_OFFS)
+
+#define MSAR_BOOT_MODE_OFFS                     12
+#define MSAR_BOOT_MODE_MASK                     (0x7 << MSAR_BOOT_MODE_OFFS)
+#define MSAR_BOOT_NAND_WITH_BOOTROM		        (0x5 << MSAR_BOOT_MODE_OFFS)
+#define MSAR_BOOT_SPI_WITH_BOOTROM              (0x4 << MSAR_BOOT_MODE_OFFS)
+#define MSAR_BOOT_SPI_USE_NAND_WITH_BOOTROM		(0x2 << MSAR_BOOT_MODE_OFFS)
+
+#define MSAR_BOOT_MODE_6180(X)                  (((X & 0x3000) >> 12) | \
+                                                ((X & 0x2) << 1))
+#define MSAR_BOOT_SPI_WITH_BOOTROM_6180         0x1
+#define MSAR_BOOT_NAND_WITH_BOOTROM_6180        0x5
+
+#define MSAR_TCLCK_OFFS				21
+#define MSAR_TCLCK_MASK				(0x1 << MSAR_TCLCK_OFFS)
+#define MSAR_TCLCK_166				(0x1 << MSAR_TCLCK_OFFS)
+#define MSAR_TCLCK_200				(0x0 << MSAR_TCLCK_OFFS)
+
+
+#define MSAR_CPUCLCK_EXTRACT(X)     (((X & 0x2) >> 1) | ((X & 0x400000) >> 21) | \
+                                    ((X & 0x18) >> 1))
+
+#define MSAR_CPUCLCK_OFFS_6180		2
+#define MSAR_CPUCLCK_MASK_6180		(0x7 << MSAR_CPUCLCK_OFFS_6180)
+
+#define MSAR_DDRCLCK_RTIO_OFFS		5
+#define MSAR_DDRCLCK_RTIO_MASK		(0xF << MSAR_DDRCLCK_RTIO_OFFS)
+
+#define MSAR_L2CLCK_EXTRACT(X)      (((X & 0x600) >> 9) | ((X & 0x80000) >> 17))
+
+#ifndef MV_ASMLANGUAGE
+/* CPU clock for 6281,6192  0->Resereved */
+#define MV_CPU_CLCK_TBL { 	0,		0, 		0, 		0,	\
+			     	600000000, 	0,		800000000,	1000000000,	\
+			     	0,	 	1200000000,	0,		0,		\
+			     	1500000000,	0,		0,		0}
+
+/* DDR clock RATIO for 6281,6192 {0,0}->Reserved */
+#define MV_DDR_CLCK_RTIO_TBL	{\
+	{0, 0}, {0, 0}, {2, 1}, {0, 0}, \
+	{3, 1}, {0, 0}, {4, 1}, {9, 2}, \
+	{5, 1}, {6, 1}, {0, 0}, {0, 0}, \
+	{0, 0}, {0, 0}, {0, 0}, {0, 0} \
+}
+
+/* L2 clock RATIO for 6281,6192 {1,1}->Reserved */
+#define MV_L2_CLCK_RTIO_TBL	{\
+	{0, 0}, {2, 1}, {0, 0}, {3, 1}, \
+	{0, 0}, {0, 0}, {0, 0}, {0, 0} \
+}
+
+/* 6180 have different clk reset sampling 		*/
+/* ARM CPU, DDR, L2 clock for 6180 {0,0,0}->Reserved 	*/
+#define MV_CPU6180_DDR_L2_CLCK_TBL    { \
+	{0,   		0,   		0		},\
+	{0,   		0,   		0		},\
+	{0,   		0,   		0		},\
+	{0,   		0,   		0		},\
+	{0,   		0,   		0		},\
+	{600000000, 	200000000, 	300000000	},\
+	{800000000, 	200000000, 	400000000	},\
+	{0,   		0,   		0		}\
+}
+
+
+
+/* These macros help units to identify a target Mbus Arbiter group */
+#define MV_TARGET_IS_DRAM(target)   \
+                            ((target >= SDRAM_CS0) && (target <= SDRAM_CS3))
+
+#define MV_TARGET_IS_PEX0(target)   \
+                            ((target >= PEX0_MEM) && (target <= PEX0_IO))
+
+#define MV_TARGET_IS_PEX1(target)   0
+
+#define MV_TARGET_IS_PEX(target) (MV_TARGET_IS_PEX0(target) || MV_TARGET_IS_PEX1(target))
+
+#define MV_TARGET_IS_DEVICE(target) \
+                            ((target >= DEVICE_CS0) && (target <= DEVICE_CS3))
+
+#define MV_PCI_DRAM_BAR_TO_DRAM_TARGET(bar)   0
+
+#define	MV_TARGET_IS_AS_BOOT(target) ((target) == (sampleAtResetTargetArray[ \
+                     (mvCtrlModelGet() == MV_6180_DEV_ID)? MSAR_BOOT_MODE_6180 \
+                     (MV_REG_READ(MPP_SAMPLE_AT_RESET)):((MV_REG_READ(MPP_SAMPLE_AT_RESET)\
+						 & MSAR_BOOT_MODE_MASK) >> MSAR_BOOT_MODE_OFFS)]))
+
+
+#define MV_CHANGE_BOOT_CS(target)	(((target) == DEV_BOOCS)?\
+					sampleAtResetTargetArray[(mvCtrlModelGet() == MV_6180_DEV_ID)? \
+                    MSAR_BOOT_MODE_6180(MV_REG_READ(MPP_SAMPLE_AT_RESET)): \
+                    ((MV_REG_READ(MPP_SAMPLE_AT_RESET) & MSAR_BOOT_MODE_MASK)\
+                     >> MSAR_BOOT_MODE_OFFS)]:(target))
+					
+#define TCLK_TO_COUNTER_RATIO   1   /* counters running in Tclk */
+
+#define BOOT_TARGETS_NAME_ARRAY {       \
+    TBL_TERM,         	\
+    TBL_TERM,         	\
+    BOOT_ROM_CS,          	\
+    TBL_TERM,         	\
+    BOOT_ROM_CS,          	\
+    BOOT_ROM_CS,          \
+    TBL_TERM,         	\
+    TBL_TERM           \
+}
+
+#define BOOT_TARGETS_NAME_ARRAY_6180 {       \
+    TBL_TERM,         	\
+    BOOT_ROM_CS,          	\
+    TBL_TERM,           \
+    TBL_TERM,           \
+    TBL_TERM,           \
+    BOOT_ROM_CS,          \
+    TBL_TERM,           \
+    TBL_TERM           \
+}
+
+
+/* For old competability */
+#define DEVICE_CS0		NFLASH_CS  
+#define DEVICE_CS1  		SPI_CS 
+#define DEVICE_CS2  		BOOT_ROM_CS 
+#define DEVICE_CS3  		DEV_BOOCS
+#define MV_BOOTDEVICE_INDEX   	0
+
+#define START_DEV_CS   		DEV_CS0
+#define DEV_TO_TARGET(dev)	((dev) + DEVICE_CS0)
+
+#define PCI_IF0_MEM0		PEX0_MEM
+#define PCI_IF0_IO		PEX0_IO
+
+
+/* This enumerator defines the Marvell controller target ID      */ 
+typedef enum _mvTargetId
+{
+    DRAM_TARGET_ID  = 0 ,    /* Port 0 -> DRAM interface         */
+    DEV_TARGET_ID   = 1,     /* Port 1 -> Nand/SPI 		*/
+    PEX0_TARGET_ID  = 4 ,    /* Port 4 -> PCI Express0 		*/
+    CRYPT_TARGET_ID = 3 ,    /* Port 3 --> Crypto Engine 	*/
+    SAGE_TARGET_ID = 12 ,    /* Port 12 -> SAGE Unit 	*/
+    MAX_TARGETS_ID
+}MV_TARGET_ID;
+
+
+/* This enumerator described the possible Controller paripheral targets.    */
+/* Controller peripherals are designated memory/IO address spaces that the  */
+/* controller can access. They are also refered as "targets"                */
+typedef enum _mvTarget
+{
+    TBL_TERM = -1, 	/* none valid target, used as targets list terminator*/
+    SDRAM_CS0,      	/* SDRAM chip select 0                          */  
+    SDRAM_CS1,      	/* SDRAM chip select 1                          */  
+    SDRAM_CS2,      	/* SDRAM chip select 2                          */  
+    SDRAM_CS3,      	/* SDRAM chip select 3                          */  
+    PEX0_MEM,		/* PCI Express 0 Memory				*/
+    PEX0_IO,		/* PCI Express 0 IO				*/
+    INTER_REGS,     	/* Internal registers                           */  
+    NFLASH_CS,     	/* NFLASH_CS					*/  
+    SPI_CS,     	/* SPI_CS					*/  
+    BOOT_ROM_CS,        /* BOOT_ROM_CS                                  */  
+    DEV_BOOCS,     	/* DEV_BOOCS					*/  
+    CRYPT_ENG,      	/* Crypto Engine				*/  
+#ifdef MV_INCLUDE_SAGE
+    SAGE_UNIT,      	/* SAGE Unit					*/  
+#endif
+    MAX_TARGETS
+
+}MV_TARGET;
+
+#define TARGETS_DEF_ARRAY	{			\
+    {0x0E, DRAM_TARGET_ID }, /* SDRAM_CS0 */		\
+    {0x0D, DRAM_TARGET_ID }, /* SDRAM_CS1 */		\
+    {0x0B, DRAM_TARGET_ID }, /* SDRAM_CS0 */		\
+    {0x07, DRAM_TARGET_ID }, /* SDRAM_CS1 */		\
+    {0xE8, PEX0_TARGET_ID }, /* PEX0_MEM */			\
+    {0xE0, PEX0_TARGET_ID }, /* PEX0_IO */			\
+    {0xFF, 0xFF           }, /* INTER_REGS */		\
+    {0x2F, DEV_TARGET_ID  },  /* NFLASH_CS */		\
+    {0x1E, DEV_TARGET_ID  },  /* SPI_CS */		 	\
+    {0x1D, DEV_TARGET_ID  },  /* BOOT_ROM_CS */     \
+    {0x1E, DEV_TARGET_ID  },  /* DEV_BOOCS */		\
+    {0x01, CRYPT_TARGET_ID}, /* CRYPT_ENG */        \
+    {0x00, SAGE_TARGET_ID }  						\
+}
+
+
+#define TARGETS_NAME_ARRAY	{	\
+    "SDRAM_CS0",    /* SDRAM_CS0 */	\
+    "SDRAM_CS1",    /* SDRAM_CS1 */	\
+    "SDRAM_CS2",    /* SDRAM_CS2 */	\
+    "SDRAM_CS3",    /* SDRAM_CS3 */	\
+    "PEX0_MEM",	    /* PEX0_MEM */	\
+    "PEX0_IO",	    /* PEX0_IO */	\
+    "INTER_REGS",   /* INTER_REGS */	\
+    "NFLASH_CS",    /* NFLASH_CS */	\
+    "SPI_CS",	    /* SPI_CS */	\
+    "BOOT_ROM_CS",  /* BOOT_ROM_CS */ \
+    "DEV_BOOTCS",   /* DEV_BOOCS */	\
+    "CRYPT_ENG",    /* CRYPT_ENG */  \
+    "SAGE_UNIT"	   /* SAGE_UNIT */	\
+}
+#endif /* MV_ASMLANGUAGE */
+
+
+#endif
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/mvCtrlEnvSpec.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/mvCtrlEnvSpec.h
new file mode 100644
index 0000000..e41d80a
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/mvCtrlEnvSpec.h
@@ -0,0 +1,257 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+        this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+#ifndef __INCmvCtrlEnvSpech
+#define __INCmvCtrlEnvSpech
+
+#include "mvDeviceId.h"
+#include "mvSysHwConfig.h"
+
+#ifdef __cplusplus
+extern "C" {
+#endif /* __cplusplus */
+
+#define MV_ARM_SOC
+#define SOC_NAME_PREFIX			"MV88F"
+
+
+/* units base and port numbers */
+#ifdef MV_ASMLANGUAGE
+#define XOR_UNIT_BASE(unit)           	0x60800
+#else
+#define MV_XOR_REG_BASE			0x60000
+#define XOR_UNIT_BASE(unit)           	((unit)? 0x60900:0x60800)
+#endif
+
+#define TDM_REG_BASE			0xD0000
+#define USB_REG_BASE(dev)       	0x50000
+#define AUDIO_REG_BASE  		0xA0000
+#define SATA_REG_BASE           	0x80000
+#define MV_CESA_REG_BASE                0x3D000
+#define MV_CESA_TDMA_REG_BASE		0x30000
+#define MV_SDIO_REG_BASE		0x90000
+#define MV_ETH_REG_BASE(port)      	(((port) == 0) ? 0x72000 : 0x76000)
+#define MV_UART_CHAN_BASE(chanNum)	(0x12000 + (chanNum * 0x100))
+#define DRAM_BASE			0x0
+#define CNTMR_BASE                  	0x20300
+#define TWSI_SLAVE_BASE(chanNum)    	0x11000
+#define PEX_IF_BASE(pexIf)      	0x40000
+#define MPP_REG_BASE			0x10000
+#define TSU_GLOBAL_REG_BASE             0xB4000
+#define MAX_AHB_TO_MBUS_REG_BASE	0x20000
+
+#define INTER_REGS_SIZE	 	 	_1M
+/* This define describes the TWSI interrupt bit and location */
+#define TWSI_CPU_MAIN_INT_CAUSE_REG		0x20200
+#define TWSI0_CPU_MAIN_INT_BIT			(1<<29)
+#define TWSI_SPEED				100000
+
+#define MV_GPP_MAX_GROUP    		2
+#define MV_CNTMR_MAX_COUNTER 		2
+#define MV_UART_MAX_CHAN		2
+#define MV_XOR_MAX_UNIT         	2
+#define MV_XOR_MAX_CHAN         	4 /* total channels for all units together*/
+#define MV_XOR_MAX_CHAN_PER_UNIT       	2 /* channels for units */
+#define MV_SATA_MAX_CHAN	 	2
+
+#define MV_6281_MPP_MAX_MODULE    	2
+#define MV_6192_MPP_MAX_MODULE    	1
+#define MV_6190_MPP_MAX_MODULE    	1
+#define MV_6180_MPP_MAX_MODULE    	2
+#define MV_6281_MPP_MAX_GROUP    	7
+#define MV_6192_MPP_MAX_GROUP    	4
+#define MV_6190_MPP_MAX_GROUP    	4
+#define MV_6180_MPP_MAX_GROUP    	3
+
+#define MV_DRAM_MAX_CS      		4
+
+/* This define describes the maximum number of supported PCI\PCIX Interfaces*/
+#define MV_PCI_MAX_IF		0
+#define MV_PCI_START_IF		0
+
+/* This define describes the maximum number of supported PEX Interfaces 	*/
+#define MV_INCLUDE_PEX0
+#define MV_DISABLE_PEX_DEVICE_BAR 
+#define MV_PEX_MAX_IF		1
+#define MV_PEX_START_IF		MV_PCI_MAX_IF
+
+/* This define describes the maximum number of supported PCI Interfaces 	*/
+#define MV_PCI_IF_MAX_IF   	(MV_PEX_MAX_IF+MV_PCI_MAX_IF)
+
+#define MV_ETH_MAX_PORTS		2
+#define MV_6281_ETH_MAX_PORTS	   	2
+#define MV_6192_ETH_MAX_PORTS	   	2
+#define MV_6190_ETH_MAX_PORTS	   	1
+#define MV_6180_ETH_MAX_PORTS	   	1
+
+#define MV_IDMA_MAX_CHAN    		0
+
+#define MV_USB_MAX_PORTS		1
+
+#define MV_USB_VERSION              1
+
+
+#define MV_6281_NAND			1
+#define MV_6192_NAND			1
+#define MV_6190_NAND			1
+#define MV_6180_NAND			0
+
+#define MV_6281_SDIO			1
+#define MV_6192_SDIO			1
+#define MV_6190_SDIO			1
+#define MV_6180_SDIO			1
+
+#define MV_6281_TS			1
+#define MV_6192_TS			1
+#define MV_6190_TS			0
+#define MV_6180_TS			0
+
+#define MV_6281_AUDIO			1
+#define MV_6192_AUDIO			1
+#define MV_6190_AUDIO			0
+#define MV_6180_AUDIO			1
+
+#define MV_6281_TDM			1
+#define MV_6192_TDM			1
+#define MV_6190_TDM			0
+#define MV_6180_TDM			0
+
+#define MV_DEVICE_MAX_CS      		4
+
+/* Others */
+#define PEX_HOST_BUS_NUM(pciIf)		(pciIf)
+#define PEX_HOST_DEV_NUM(pciIf)		0
+
+#define PCI_IO(pciIf)		(PEX0_IO)
+#define PCI_MEM(pciIf, memNum)  (PEX0_MEM0)
+/* CESA version #2: One channel, 2KB SRAM, TDMA */
+#if defined(MV_CESA_CHAIN_MODE_SUPPORT)
+	#define MV_CESA_VERSION		 	3
+#else
+#define MV_CESA_VERSION		 	2
+#endif
+#define MV_CESA_SRAM_SIZE               2*1024
+/* This define describes the maximum number of supported Ethernet ports 	*/
+#define MV_ETH_VERSION 			4
+#define MV_ETH_MAX_RXQ              	8
+#define MV_ETH_MAX_TXQ              	8
+#define MV_ETH_PORT_SGMII          	{ MV_FALSE, MV_FALSE }
+/* This define describes the the support of USB 	*/
+#define MV_USB_VERSION  		1
+
+#define MV_INCLUDE_SDRAM_CS0
+#define MV_INCLUDE_SDRAM_CS1
+#define MV_INCLUDE_SDRAM_CS2
+#define MV_INCLUDE_SDRAM_CS3
+
+#define MV_INCLUDE_DEVICE_CS0
+#define MV_INCLUDE_DEVICE_CS1
+#define MV_INCLUDE_DEVICE_CS2
+#define MV_INCLUDE_DEVICE_CS3
+
+#define MPP_GROUP_1_TYPE {\
+	{0, 0, 0}, /* Reserved for AUTO */ \
+	{0x22220000, 0x22222222, 0x2222}, /* TDM */ \
+	{0x44440000, 0x00044444, 0x0000}, /* AUDIO */ \
+	{0x33330000, 0x33003333, 0x0033}, /* RGMII */ \
+	{0x33330000, 0x03333333, 0x0033}, /* GMII */ \
+	{0x11110000, 0x11111111, 0x0001}, /* TS */ \
+	{0x33330000, 0x33333333, 0x3333}  /* MII */ \
+}
+
+#define MPP_GROUP_2_TYPE {\
+	{0, 0, 0}, /* Reserved for AUTO */ \
+	{0x22220000, 0x22222222, 0x22}, /* TDM */ \
+	{0x44440000, 0x00044444, 0x0}, /* AUDIO */ \
+	{0, 0, 0}, /* N_A */ \
+	{0, 0, 0}, /* N_A */ \
+	{0x11110000, 0x11111111, 0x01}  /* TS */ \
+}
+
+#ifndef MV_ASMLANGUAGE
+
+/* This enumerator defines the Marvell Units ID      */ 
+typedef enum _mvUnitId
+{
+    DRAM_UNIT_ID,
+    PEX_UNIT_ID,
+    ETH_GIG_UNIT_ID,
+    USB_UNIT_ID,
+    IDMA_UNIT_ID,
+    XOR_UNIT_ID,
+    SATA_UNIT_ID,
+    TDM_UNIT_ID,
+    UART_UNIT_ID,
+    CESA_UNIT_ID,
+    SPI_UNIT_ID,
+    AUDIO_UNIT_ID,
+    SDIO_UNIT_ID,
+    TS_UNIT_ID,
+    MAX_UNITS_ID
+
+}MV_UNIT_ID;
+
+#endif
+
+#endif /* __INCmvCtrlEnvSpech */
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvAhbToMbus.c b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvAhbToMbus.c
new file mode 100644
index 0000000..d21bb07
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvAhbToMbus.c
@@ -0,0 +1,1048 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or
+modify this File in accordance with the terms and conditions of the General
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is
+available along with the File in the license.txt file or by writing to the Free
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt.
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY
+DISCLAIMED.  The GPL License provides additional details about this warranty
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or
+modify this File under the following licensing terms.
+Redistribution and use in source and binary forms, with or without modification,
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer.
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution.
+
+    *   Neither the name of Marvell nor the names of its contributors may be
+        used to endorse or promote products derived from this software without
+        specific prior written permission.
+
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+
+/* includes */
+#include "ctrlEnv/sys/mvAhbToMbus.h"
+#include "ctrlEnv/mvCtrlEnvAddrDec.h"
+
+#undef MV_DEBUG
+/* defines  */
+#ifdef MV_DEBUG
+	#define DB(x)	x
+#else
+	#define DB(x)
+#endif
+
+/* typedefs */
+
+
+/* CPU address remap registers offsets are inconsecutive. This struct 		*/
+/* describes address remap register offsets									*/
+typedef struct _ahbToMbusRemapRegOffs
+{
+    MV_U32 lowRegOffs;		/* Low 32-bit remap register offset			*/
+    MV_U32 highRegOffs;		/* High 32 bit remap register offset		*/
+}AHB_TO_MBUS_REMAP_REG_OFFS;
+
+/* locals   */
+static MV_STATUS ahbToMbusRemapRegOffsGet	(MV_U32 winNum,
+										AHB_TO_MBUS_REMAP_REG_OFFS *pRemapRegs);
+
+/*******************************************************************************
+* mvAhbToMbusInit - Initialize Ahb To Mbus Address Map !
+*
+* DESCRIPTION:
+*
+* INPUT:
+*       None.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_OK laways.
+*
+*******************************************************************************/
+MV_STATUS mvAhbToMbusInit(void)
+{
+	return MV_OK;
+
+}
+
+/*******************************************************************************
+* mvAhbToMbusWinSet - Set CPU-to-peripheral winNum address window
+*
+* DESCRIPTION:
+*       This function sets
+*       address window, also known as address decode window.
+*       A new address decode window is set for specified winNum address window.
+*       If address decode window parameter structure enables the window,
+*       the routine will also enable the winNum window, allowing CPU to access
+*       the winNum window.
+*
+* INPUT:
+*       winNum      - Windows number.
+*       pAddrDecWin - CPU winNum window data structure.
+*
+* OUTPUT:
+*       N/A
+*
+* RETURN:
+*       MV_OK if CPU winNum window was set correctly, MV_ERROR in case of
+*       address window overlapps with other active CPU winNum window or
+*		trying to assign 36bit base address while CPU does not support that.
+*       The function returns MV_NOT_SUPPORTED, if the winNum is unsupported.
+*
+*******************************************************************************/
+MV_STATUS mvAhbToMbusWinSet(MV_U32 winNum, MV_AHB_TO_MBUS_DEC_WIN *pAddrDecWin)
+{
+	MV_TARGET_ATTRIB targetAttribs;
+	MV_DEC_REGS decRegs;
+
+	/* Parameter checking   */
+	if (winNum >= MAX_AHB_TO_MBUS_WINS)
+	{
+		mvOsPrintf("mvAhbToMbusWinSet: ERR. Invalid winNum %d\n", winNum);
+		return MV_NOT_SUPPORTED;
+	}
+
+
+	/* read base register*/
+	if (winNum != MV_AHB_TO_MBUS_INTREG_WIN)
+	{
+		decRegs.baseReg = MV_REG_READ(AHB_TO_MBUS_WIN_BASE_REG(winNum));
+	}
+	else
+	{
+		decRegs.baseReg = MV_REG_READ(AHB_TO_MBUS_WIN_INTEREG_REG);
+	}
+
+	/* check if address is aligned to the size */
+	if(MV_IS_NOT_ALIGN(pAddrDecWin->addrWin.baseLow, pAddrDecWin->addrWin.size))
+	{
+		mvOsPrintf("mvAhbToMbusWinSet:Error setting AHB to MBUS window %d to "\
+				   "target %s.\nAddress 0x%08x is unaligned to size 0x%x.\n",
+				   winNum,
+				   mvCtrlTargetNameGet(pAddrDecWin->target),
+				   pAddrDecWin->addrWin.baseLow,
+				   pAddrDecWin->addrWin.size);
+		return MV_ERROR;
+	}
+
+	/* read control register*/
+	if (winNum != MV_AHB_TO_MBUS_INTREG_WIN)
+	{
+		decRegs.sizeReg = MV_REG_READ(AHB_TO_MBUS_WIN_CTRL_REG(winNum));
+	}
+
+	if (MV_OK != mvCtrlAddrDecToReg(&(pAddrDecWin->addrWin),&decRegs))
+	{
+		mvOsPrintf("mvAhbToMbusWinSet:mvCtrlAddrDecToReg Failed\n");
+		return MV_ERROR;
+	}
+
+	/* enable\Disable */
+	if (MV_TRUE == pAddrDecWin->enable)
+	{
+		decRegs.sizeReg |= ATMWCR_WIN_ENABLE;
+	}
+	else
+	{
+		decRegs.sizeReg &= ~ATMWCR_WIN_ENABLE;
+	}
+
+	mvCtrlAttribGet(pAddrDecWin->target,&targetAttribs);
+
+	/* set attributes */
+	decRegs.sizeReg &= ~ATMWCR_WIN_ATTR_MASK;
+	decRegs.sizeReg |= targetAttribs.attrib << ATMWCR_WIN_ATTR_OFFS;
+	/* set target ID */
+	decRegs.sizeReg &= ~ATMWCR_WIN_TARGET_MASK;
+	decRegs.sizeReg |= targetAttribs.targetId << ATMWCR_WIN_TARGET_OFFS;
+
+#if !defined(MV_RUN_FROM_FLASH)
+    /* To be on the safe side we disable the window before writing the  */
+    /* new values.                                                      */
+	if (winNum != MV_AHB_TO_MBUS_INTREG_WIN)
+	{
+		mvAhbToMbusWinEnable(winNum,MV_FALSE);
+	}
+#endif
+
+	/* 3) Write to address decode Base Address Register                   */
+	if (winNum != MV_AHB_TO_MBUS_INTREG_WIN)
+	{
+		MV_REG_WRITE(AHB_TO_MBUS_WIN_BASE_REG(winNum), decRegs.baseReg);
+	}
+	else
+	{
+		MV_REG_WRITE(AHB_TO_MBUS_WIN_INTEREG_REG, decRegs.baseReg);
+	}
+
+
+	/* Internal register space have no size	*/
+	/* register. Do not perform size register assigment for those targets 	*/
+	if (winNum != MV_AHB_TO_MBUS_INTREG_WIN)
+	{
+		/* Write to address decode Size Register                        	*/
+		MV_REG_WRITE(AHB_TO_MBUS_WIN_CTRL_REG(winNum), decRegs.sizeReg);
+	}
+
+    return MV_OK;
+}
+
+/*******************************************************************************
+* mvAhbToMbusWinGet - Get CPU-to-peripheral winNum address window
+*
+* DESCRIPTION:
+*		Get the CPU peripheral winNum address window.
+*
+* INPUT:
+*       winNum - Peripheral winNum enumerator
+*
+* OUTPUT:
+*       pAddrDecWin - CPU winNum window information data structure.
+*
+* RETURN:
+*       MV_OK if winNum exist, MV_ERROR otherwise.
+*
+*******************************************************************************/
+MV_STATUS mvAhbToMbusWinGet(MV_U32 winNum, MV_AHB_TO_MBUS_DEC_WIN *pAddrDecWin)
+{
+	MV_DEC_REGS decRegs;
+	MV_TARGET_ATTRIB targetAttrib;
+
+
+	/* Parameter checking   */
+	if (winNum >= MAX_AHB_TO_MBUS_WINS)
+	{
+		mvOsPrintf("mvAhbToMbusWinGet: ERR. Invalid winNum %d\n", winNum);
+		return MV_NOT_SUPPORTED;
+	}
+
+
+	/* Internal register space size have no size register*/
+	if (winNum != MV_AHB_TO_MBUS_INTREG_WIN)
+	{
+		decRegs.sizeReg =  MV_REG_READ(AHB_TO_MBUS_WIN_CTRL_REG(winNum));
+	}
+	else
+	{
+		decRegs.sizeReg = 0;
+	}
+
+
+	/* Read base and size	*/
+	if (winNum != MV_AHB_TO_MBUS_INTREG_WIN)
+	{
+		decRegs.baseReg = MV_REG_READ(AHB_TO_MBUS_WIN_BASE_REG(winNum));
+	}
+	else
+	{
+		decRegs.baseReg = MV_REG_READ(AHB_TO_MBUS_WIN_INTEREG_REG);
+	}
+
+
+
+	if (MV_OK != mvCtrlRegToAddrDec(&decRegs,&(pAddrDecWin->addrWin)))
+	{
+		mvOsPrintf("mvAhbToMbusWinGet: mvCtrlRegToAddrDec Failed \n");
+		return MV_ERROR;
+	}
+
+	if (winNum == MV_AHB_TO_MBUS_INTREG_WIN)
+	{
+        pAddrDecWin->addrWin.size = INTER_REGS_SIZE;
+		pAddrDecWin->target = INTER_REGS;
+		pAddrDecWin->enable = MV_TRUE;
+
+		return MV_OK;
+	}
+
+
+	if (decRegs.sizeReg & ATMWCR_WIN_ENABLE)
+	{
+		pAddrDecWin->enable = MV_TRUE;
+	}
+	else
+	{
+		pAddrDecWin->enable = MV_FALSE;
+
+	}
+
+
+
+	if (-1 == pAddrDecWin->addrWin.size)
+	{
+		return MV_ERROR;
+	}
+
+	/* attrib and targetId */
+	targetAttrib.attrib = (decRegs.sizeReg & ATMWCR_WIN_ATTR_MASK) >>
+													ATMWCR_WIN_ATTR_OFFS;
+	targetAttrib.targetId = (decRegs.sizeReg & ATMWCR_WIN_TARGET_MASK) >>
+													ATMWCR_WIN_TARGET_OFFS;
+
+	pAddrDecWin->target = mvCtrlTargetGet(&targetAttrib);
+
+	return MV_OK;
+}
+
+/*******************************************************************************
+* mvAhbToMbusWinTargetGet - Get Window number associated with target
+*
+* DESCRIPTION:
+*
+* INPUT:
+*
+* OUTPUT:
+*
+* RETURN:
+*
+*******************************************************************************/
+MV_U32	  mvAhbToMbusWinTargetGet(MV_TARGET target)
+{
+	MV_AHB_TO_MBUS_DEC_WIN decWin;
+	MV_U32 winNum;
+
+	/* Check parameters */
+	if (target >= MAX_TARGETS)
+	{
+		mvOsPrintf("mvAhbToMbusWinTargetGet: target %d is Illigal\n", target);
+		return 0xffffffff;
+	}
+
+	if (INTER_REGS == target)
+	{
+		return MV_AHB_TO_MBUS_INTREG_WIN;
+	}
+
+	for (winNum = 0; winNum < MAX_AHB_TO_MBUS_WINS ; winNum++)
+	{
+		if (winNum == MV_AHB_TO_MBUS_INTREG_WIN)
+			continue;
+
+		if (mvAhbToMbusWinGet(winNum,&decWin) != MV_OK)
+		{
+			mvOsPrintf("mvAhbToMbusWinTargetGet: mvAhbToMbusWinGet fail\n");
+			return 0xffffffff;
+
+		}
+
+		if (decWin.enable == MV_TRUE)
+		{
+			if (decWin.target == target)
+			{
+				return winNum;
+			}
+
+		}
+
+	}
+
+	return 0xFFFFFFFF;
+
+
+}
+
+/*******************************************************************************
+* mvAhbToMbusWinAvailGet - Get First Available window number.
+*
+* DESCRIPTION:
+*
+* INPUT:
+*
+* OUTPUT:
+*
+* RETURN:
+*
+*******************************************************************************/
+MV_U32    mvAhbToMbusWinAvailGet(MV_VOID)
+{
+        MV_AHB_TO_MBUS_DEC_WIN decWin;
+        MV_U32 winNum;
+
+        for (winNum = 0; winNum < MAX_AHB_TO_MBUS_WINS ; winNum++)
+        {
+                if (winNum == MV_AHB_TO_MBUS_INTREG_WIN)
+                        continue;
+
+                if (mvAhbToMbusWinGet(winNum,&decWin) != MV_OK)
+                {
+                        mvOsPrintf("mvAhbToMbusWinTargetGet: mvAhbToMbusWinGet fail\n");
+                        return 0xffffffff;
+
+                }
+
+                if (decWin.enable == MV_FALSE)
+                {
+			return winNum;
+                }
+
+        }
+
+        return 0xFFFFFFFF;
+}
+
+
+/*******************************************************************************
+* mvAhbToMbusWinEnable - Enable/disable a CPU address decode window
+*
+* DESCRIPTION:
+*       This function enable/disable a CPU address decode window.
+*       if parameter 'enable' == MV_TRUE the routine will enable the
+*       window, thus enabling CPU accesses (before enabling the window it is
+*       tested for overlapping). Otherwise, the window will be disabled.
+*
+* INPUT:
+*       winNum - Peripheral winNum enumerator.
+*       enable - Enable/disable parameter.
+*
+* OUTPUT:
+*       N/A
+*
+* RETURN:
+*       MV_ERROR if protection window number was wrong, or the window
+*       overlapps other winNum window.
+*
+*******************************************************************************/
+MV_STATUS mvAhbToMbusWinEnable(MV_U32 winNum, MV_BOOL enable)
+{
+
+	/* Parameter checking   */
+	if (winNum >= MAX_AHB_TO_MBUS_WINS)
+	{
+		mvOsPrintf("mvAhbToMbusWinEnable: ERR. Invalid winNum %d\n", winNum);
+		return MV_NOT_SUPPORTED;
+	}
+
+	/* Internal registers bar can't be disable or enabled */
+	if (winNum == MV_AHB_TO_MBUS_INTREG_WIN)
+	{
+		return (enable ? MV_OK : MV_ERROR);
+	}
+
+    if (enable == MV_TRUE)
+    {
+		/* enable the window */
+		MV_REG_BIT_SET(AHB_TO_MBUS_WIN_CTRL_REG(winNum), ATMWCR_WIN_ENABLE);
+    }
+    else
+    {   /* Disable address decode winNum window                             */
+		MV_REG_BIT_RESET(AHB_TO_MBUS_WIN_CTRL_REG(winNum), ATMWCR_WIN_ENABLE);
+    }
+
+	return MV_OK;
+}
+
+
+/*******************************************************************************
+* mvAhbToMbusWinRemap - Set CPU remap register for address windows.
+*
+* DESCRIPTION:
+*       After a CPU address hits one of PCI address decode windows there is an
+*       option to remap the address to a different one. For example, CPU
+*       executes a read from PCI winNum window address 0x1200.0000. This
+*       can be modified so the address on the PCI bus would be 0x1400.0000
+*       Using the PCI address remap mechanism.
+*
+* INPUT:
+*       winNum      - Peripheral winNum enumerator. Must be a PCI winNum.
+*       pAddrDecWin - CPU winNum window information data structure.
+*                     Note that caller has to fill in the base field only. The
+*                     size field is ignored.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_ERROR if winNum is not a PCI one, MV_OK otherwise.
+*
+*******************************************************************************/
+MV_U32 mvAhbToMbusWinRemap(MV_U32 winNum, MV_ADDR_WIN *pAddrWin)
+{
+    MV_U32 baseAddr;
+	AHB_TO_MBUS_REMAP_REG_OFFS remapRegOffs;
+
+    MV_U32 effectiveBaseAddress=0,
+		   baseAddrValue=0,windowSizeValue=0;
+
+
+	/* Get registers offsets of given winNum 		*/
+	if (MV_NO_SUCH == ahbToMbusRemapRegOffsGet(winNum, &remapRegOffs))
+	{
+		return 0xffffffff;
+	}
+
+	/* 1) Set address remap low */
+    baseAddr = pAddrWin->baseLow;
+
+    /* Check base address aligment 					*/
+	/*
+	if (MV_IS_NOT_ALIGN(baseAddr, ATMWRLR_REMAP_LOW_ALIGNMENT))
+	{
+        mvOsPrintf("mvAhbToMbusPciRemap: Warning. Target base 0x%x unaligned\n",
+																baseAddr);
+        return MV_ERROR;
+	}
+	*/
+
+	/* BaseLow[31:16] => base register [31:16] 		*/
+	baseAddr = baseAddr & ATMWRLR_REMAP_LOW_MASK;
+
+    MV_REG_WRITE(remapRegOffs.lowRegOffs, baseAddr);
+
+	MV_REG_WRITE(remapRegOffs.highRegOffs, pAddrWin->baseHigh);
+
+
+	baseAddrValue = MV_REG_READ(AHB_TO_MBUS_WIN_BASE_REG(winNum));
+	windowSizeValue = MV_REG_READ(AHB_TO_MBUS_WIN_CTRL_REG(winNum));
+
+	baseAddrValue &= ATMWBR_BASE_MASK;
+	windowSizeValue &=ATMWCR_WIN_SIZE_MASK;
+
+   /* Start calculating the effective Base Address */
+   effectiveBaseAddress = baseAddrValue ;
+
+   /* The effective base address will be combined from the chopped (if any)
+	  remap value (according to the size value and remap mechanism) and the
+	  window's base address */
+   effectiveBaseAddress |= (((windowSizeValue) | 0xffff) & pAddrWin->baseLow);
+   /* If the effectiveBaseAddress exceed the window boundaries return an
+	  invalid value. */
+
+   if (effectiveBaseAddress > (baseAddrValue + (windowSizeValue | 0xffff)))
+   {
+		mvOsPrintf("mvAhbToMbusPciRemap: Error\n");
+		return 0xffffffff;
+   }
+
+	return effectiveBaseAddress;
+
+
+}
+/*******************************************************************************
+* mvAhbToMbusWinTargetSwap - Swap AhbToMbus windows between targets
+*
+* DESCRIPTION:
+*
+* INPUT:
+*       target1      - CPU Interface target 1
+*       target2      - CPU Interface target 2
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_ERROR if targets are illigal, or if one of the targets is not
+*	    associated to a valid window .
+*       MV_OK otherwise.
+*
+*******************************************************************************/
+
+
+MV_STATUS mvAhbToMbusWinTargetSwap(MV_TARGET target1,MV_TARGET target2)
+{
+	MV_U32 winNum1,winNum2;
+	MV_AHB_TO_MBUS_DEC_WIN winDec1,winDec2,winDecTemp;
+	AHB_TO_MBUS_REMAP_REG_OFFS remapRegs1,remapRegs2;
+	MV_U32 remapBaseLow1=0,remapBaseLow2=0;
+	MV_U32 remapBaseHigh1=0,remapBaseHigh2=0;
+
+
+	/* Check parameters */
+	if (target1 >= MAX_TARGETS)
+	{
+		mvOsPrintf("mvAhbToMbusWinTargetSwap: target %d is Illigal\n", target1);
+		return MV_ERROR;
+	}
+
+	if (target2 >= MAX_TARGETS)
+	{
+		mvOsPrintf("mvAhbToMbusWinTargetSwap: target %d is Illigal\n", target1);
+		return MV_ERROR;
+	}
+
+
+    /* get window associated with this target */
+	winNum1 = mvAhbToMbusWinTargetGet(target1);
+
+	if (winNum1 == 0xffffffff)
+	{
+		mvOsPrintf("mvAhbToMbusWinTargetSwap: target %d has illigal win %d\n",
+					target1,winNum1);
+		return MV_ERROR;
+
+	}
+
+    /* get window associated with this target */
+	winNum2 = mvAhbToMbusWinTargetGet(target2);
+
+	if (winNum2 == 0xffffffff)
+	{
+		mvOsPrintf("mvAhbToMbusWinTargetSwap: target %d has illigal win %d\n",
+					target2,winNum2);
+		return MV_ERROR;
+
+	}
+
+	/* now Get original values of both Windows */
+	if (MV_OK != mvAhbToMbusWinGet(winNum1,&winDec1))
+	{
+		mvOsPrintf("mvAhbToMbusWinTargetSwap: mvAhbToMbusWinGet failed win %d\n",
+					winNum1);
+		return MV_ERROR;
+
+	}
+	if (MV_OK != mvAhbToMbusWinGet(winNum2,&winDec2))
+	{
+		mvOsPrintf("mvAhbToMbusWinTargetSwap: mvAhbToMbusWinGet failed win %d\n",
+					winNum2);
+		return MV_ERROR;
+
+	}
+
+
+	/* disable both windows */
+	if (MV_OK != mvAhbToMbusWinEnable(winNum1,MV_FALSE))
+	{
+		mvOsPrintf("mvAhbToMbusWinTargetSwap: failed to enable window %d\n",
+					winNum1);
+		return MV_ERROR;
+
+	}
+	if (MV_OK != mvAhbToMbusWinEnable(winNum2,MV_FALSE))
+	{
+		mvOsPrintf("mvAhbToMbusWinTargetSwap: failed to enable windo %d\n",
+					winNum2);
+		return MV_ERROR;
+
+	}
+
+
+	/* now swap targets */
+
+	/* first save winDec2 values */
+	winDecTemp.addrWin.baseHigh = winDec2.addrWin.baseHigh;
+	winDecTemp.addrWin.baseLow = winDec2.addrWin.baseLow;
+	winDecTemp.addrWin.size = winDec2.addrWin.size;
+	winDecTemp.enable = winDec2.enable;
+	winDecTemp.target = winDec2.target;
+
+	/* winDec2 = winDec1 */
+	winDec2.addrWin.baseHigh = winDec1.addrWin.baseHigh;
+	winDec2.addrWin.baseLow = winDec1.addrWin.baseLow;
+	winDec2.addrWin.size = winDec1.addrWin.size;
+	winDec2.enable = winDec1.enable;
+	winDec2.target = winDec1.target;
+
+
+	/* winDec1 = winDecTemp */
+	winDec1.addrWin.baseHigh = winDecTemp.addrWin.baseHigh;
+	winDec1.addrWin.baseLow = winDecTemp.addrWin.baseLow;
+	winDec1.addrWin.size = winDecTemp.addrWin.size;
+	winDec1.enable = winDecTemp.enable;
+	winDec1.target = winDecTemp.target;
+
+
+	/* now set the new values */
+
+
+    mvAhbToMbusWinSet(winNum1,&winDec1);
+	mvAhbToMbusWinSet(winNum2,&winDec2);
+
+
+
+
+
+	/* now we will treat the remap windows if exist */
+
+
+	/* now check if one or both windows has a remap window
+	as well after the swap ! */
+
+	/* if a window had a remap value differnt than the base value
+	before the swap , then after the swap the remap value will be
+	equal to the base value unless both windows has a remap windows*/
+
+	/* first get old values */
+	if (MV_NO_SUCH != ahbToMbusRemapRegOffsGet(winNum1,&remapRegs1))
+	{
+		remapBaseLow1 = MV_REG_READ(remapRegs1.lowRegOffs);
+	    remapBaseHigh1 = MV_REG_READ(remapRegs1.highRegOffs);
+
+	}
+	if (MV_NO_SUCH != ahbToMbusRemapRegOffsGet(winNum2,&remapRegs2))
+	{
+		remapBaseLow2 = MV_REG_READ(remapRegs2.lowRegOffs);
+	    remapBaseHigh2 = MV_REG_READ(remapRegs2.highRegOffs);
+
+
+	}
+
+	/* now do the swap */
+	if (MV_NO_SUCH != ahbToMbusRemapRegOffsGet(winNum1,&remapRegs1))
+	{
+		if (MV_NO_SUCH != ahbToMbusRemapRegOffsGet(winNum2,&remapRegs2))
+		{
+			/* Two windows has a remap !!! so swap */
+
+			MV_REG_WRITE(remapRegs2.highRegOffs,remapBaseHigh1);
+			MV_REG_WRITE(remapRegs2.lowRegOffs,remapBaseLow1);
+
+			MV_REG_WRITE(remapRegs1.highRegOffs,remapBaseHigh2);
+			MV_REG_WRITE(remapRegs1.lowRegOffs,remapBaseLow2);
+
+
+
+		}
+		else
+		{
+			/* remap == base */
+			MV_REG_WRITE(remapRegs1.highRegOffs,winDec1.addrWin.baseHigh);
+			MV_REG_WRITE(remapRegs1.lowRegOffs,winDec1.addrWin.baseLow);
+
+		}
+
+	}
+	else if (MV_NO_SUCH != ahbToMbusRemapRegOffsGet(winNum2,&remapRegs2))
+	{
+		/* remap == base */
+		MV_REG_WRITE(remapRegs2.highRegOffs,winDec2.addrWin.baseHigh);
+		MV_REG_WRITE(remapRegs2.lowRegOffs,winDec2.addrWin.baseLow);
+
+	}
+
+
+
+	return MV_OK;
+
+
+}
+
+
+
+#if defined(MV_88F1181)
+
+/*******************************************************************************
+* mvAhbToMbusXbarCtrlSet - Set The CPU master Xbar arbitration.
+*
+* DESCRIPTION:
+*       This function sets CPU Mbus Arbiter
+*
+* INPUT:
+*       pPizzaArbArray - A priority Structure describing 16 "pizza slices". At
+*                    each clock cycle, the crossbar arbiter samples all
+*                    requests and gives the bus to the next agent according
+*                    to the "pizza".
+*
+* OUTPUT:
+*       N/A
+*
+* RETURN:
+*       MV_ERROR if paramers to function invalid.
+*
+*******************************************************************************/
+MV_STATUS  mvMbusArbSet(MV_MBUS_ARB_TARGET *pPizzaArbArray)
+{
+	MV_U32 sliceNum;
+	MV_U32 xbarCtrl = 0;
+	MV_MBUS_ARB_TARGET xbarTarget;
+
+	/* 1) Set crossbar control low register */
+	for (sliceNum = 0; sliceNum < MRLR_SLICE_NUM; sliceNum++)
+	{
+		xbarTarget = pPizzaArbArray[sliceNum];
+
+		/* sliceNum parameter check */
+		if (xbarTarget > MAX_MBUS_ARB_TARGETS)
+		{
+			mvOsPrintf("mvAhbToMbusXbarCtrlSet: ERR. Can't set Target %d\n",
+																  xbarTarget);
+			return MV_ERROR;
+		}
+		xbarCtrl |= (xbarTarget << MRLR_LOW_ARB_OFFS(sliceNum));
+	}
+	/* Write to crossbar control low register */
+    MV_REG_WRITE(MBUS_ARBITER_LOW_REG, xbarCtrl);
+
+	xbarCtrl = 0;
+
+	/* 2) Set crossbar control high register */
+	for (sliceNum = MRLR_SLICE_NUM;
+		 sliceNum < MRLR_SLICE_NUM+MRHR_SLICE_NUM;
+		 sliceNum++)
+	{
+
+		xbarTarget = pPizzaArbArray[sliceNum];
+
+		/* sliceNum parameter check */
+		if (xbarTarget > MAX_MBUS_ARB_TARGETS)
+		{
+			mvOsPrintf("mvAhbToMbusXbarCtrlSet: ERR. Can't set Target %d\n",
+																  xbarTarget);
+			return MV_ERROR;
+		}
+		xbarCtrl |= (xbarTarget << MRHR_HIGH_ARB_OFFS(sliceNum));
+	}
+	/* Write to crossbar control high register */
+    MV_REG_WRITE(MBUS_ARBITER_HIGH_REG, xbarCtrl);
+
+	return MV_OK;
+}
+
+/*******************************************************************************
+* mvMbusArbCtrlSet - Set MBus Arbiter control register
+*
+* DESCRIPTION:
+*
+* INPUT:
+*       ctrl  - pointer to MV_MBUS_ARB_CTRL register
+*
+* OUTPUT:
+*       N/A
+*
+* RETURN:
+*       MV_ERROR if paramers to function invalid.
+*
+*******************************************************************************/
+MV_STATUS mvMbusArbCtrlSet(MV_MBUS_ARB_CTRL *ctrl)
+{
+
+	if (ctrl->highPrio == MV_FALSE)
+	{
+		MV_REG_BIT_RESET(MBUS_ARBITER_CTRL_REG, MACR_ARB_ARM_TOP);
+	}
+	else
+	{
+		MV_REG_BIT_SET(MBUS_ARBITER_CTRL_REG, MACR_ARB_ARM_TOP);
+	}
+
+	if (ctrl->fixedRoundRobin == MV_FALSE)
+	{
+		MV_REG_BIT_RESET(MBUS_ARBITER_CTRL_REG, MACR_ARB_TARGET_FIXED);
+	}
+	else
+	{
+		MV_REG_BIT_SET(MBUS_ARBITER_CTRL_REG, MACR_ARB_TARGET_FIXED);
+	}
+
+	if (ctrl->starvEn == MV_FALSE)
+	{
+		MV_REG_BIT_RESET(MBUS_ARBITER_CTRL_REG, MACR_ARB_REQ_CTRL_EN);
+	}
+	else
+	{
+		MV_REG_BIT_SET(MBUS_ARBITER_CTRL_REG, MACR_ARB_REQ_CTRL_EN);
+	}
+
+	return MV_OK;
+}
+
+/*******************************************************************************
+* mvMbusArbCtrlGet - Get MBus Arbiter control register
+*
+* DESCRIPTION:
+*
+* INPUT:
+*       ctrl  - pointer to MV_MBUS_ARB_CTRL register
+*
+* OUTPUT:
+*       ctrl  - pointer to MV_MBUS_ARB_CTRL register
+*
+* RETURN:
+*       MV_ERROR if paramers to function invalid.
+*
+*******************************************************************************/
+MV_STATUS mvMbusArbCtrlGet(MV_MBUS_ARB_CTRL *ctrl)
+{
+
+	MV_U32 ctrlReg = MV_REG_READ(MBUS_ARBITER_CTRL_REG);
+
+	if (ctrlReg & MACR_ARB_ARM_TOP)
+	{
+		ctrl->highPrio = MV_TRUE;
+	}
+	else
+	{
+		ctrl->highPrio = MV_FALSE;
+	}
+
+	if (ctrlReg & MACR_ARB_TARGET_FIXED)
+	{
+		ctrl->fixedRoundRobin = MV_TRUE;
+	}
+	else
+	{
+		ctrl->fixedRoundRobin = MV_FALSE;
+	}
+
+	if (ctrlReg & MACR_ARB_REQ_CTRL_EN)
+	{
+		ctrl->starvEn = MV_TRUE;
+	}
+	else
+	{
+		ctrl->starvEn = MV_FALSE;
+	}
+
+
+	return MV_OK;
+}
+
+#endif  /* #if defined(MV_88F1181) */
+
+
+
+/*******************************************************************************
+* ahbToMbusRemapRegOffsGet - Get CPU address remap register offsets
+*
+* DESCRIPTION:
+* 		CPU to PCI address remap registers offsets are inconsecutive.
+*		This function returns PCI address remap registers offsets.
+*
+* INPUT:
+*       winNum - Address decode window number. See MV_U32 enumerator.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*		MV_ERROR if winNum is not a PCI one.
+*
+*******************************************************************************/
+static MV_STATUS ahbToMbusRemapRegOffsGet(MV_U32 winNum,
+									AHB_TO_MBUS_REMAP_REG_OFFS *pRemapRegs)
+{
+	switch (winNum)
+	{
+		case 0:
+        case 1:
+			pRemapRegs->lowRegOffs  = AHB_TO_MBUS_WIN_REMAP_LOW_REG(winNum);
+			pRemapRegs->highRegOffs = AHB_TO_MBUS_WIN_REMAP_HIGH_REG(winNum);
+			break;
+		case 2:
+		case 3:
+			if((mvCtrlModelGet() == MV_5281_DEV_ID) ||
+				(mvCtrlModelGet() == MV_1281_DEV_ID) ||
+				(mvCtrlModelGet() == MV_6183_DEV_ID) ||
+               (mvCtrlModelGet() == MV_6183L_DEV_ID))
+			{
+				pRemapRegs->lowRegOffs  = AHB_TO_MBUS_WIN_REMAP_LOW_REG(winNum);
+				pRemapRegs->highRegOffs = AHB_TO_MBUS_WIN_REMAP_HIGH_REG(winNum);
+				break;
+			}
+			else
+			{
+				pRemapRegs->lowRegOffs  = 0;
+				pRemapRegs->highRegOffs = 0;
+
+				DB(mvOsPrintf("ahbToMbusRemapRegOffsGet: ERR. Invalid winNum %d\n",
+							winNum));
+				return MV_NO_SUCH;
+			}
+		default:
+		{
+			pRemapRegs->lowRegOffs  = 0;
+			pRemapRegs->highRegOffs = 0;
+
+			DB(mvOsPrintf("ahbToMbusRemapRegOffsGet: ERR. Invalid winNum %d\n",
+						winNum));
+		   	return MV_NO_SUCH;
+		}
+	}
+
+	return MV_OK;
+}
+
+/*******************************************************************************
+* mvAhbToMbusAddDecShow - Print the AHB to MBus bridge address decode map.
+*
+* DESCRIPTION:
+*		This function print the CPU address decode map.
+*
+* INPUT:
+*       None.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       None.
+*
+*******************************************************************************/
+MV_VOID mvAhbToMbusAddDecShow(MV_VOID)
+{
+	MV_AHB_TO_MBUS_DEC_WIN win;
+	MV_U32 winNum;
+	mvOsOutput( "\n" );
+	mvOsOutput( "AHB To MBUS Bridge:\n" );
+	mvOsOutput( "-------------------\n" );
+
+	for( winNum = 0; winNum < MAX_AHB_TO_MBUS_WINS; winNum++ )
+	{
+		memset( &win, 0, sizeof(MV_AHB_TO_MBUS_DEC_WIN) );
+
+		mvOsOutput( "win%d - ", winNum );
+
+		if( mvAhbToMbusWinGet( winNum, &win ) == MV_OK )
+		{
+			if( win.enable )
+			{
+				mvOsOutput( "%s base %08x, ",
+				mvCtrlTargetNameGet(win.target), win.addrWin.baseLow );
+                		mvOsOutput( "...." );
+				mvSizePrint( win.addrWin.size );
+
+				mvOsOutput( "\n" );
+
+            }
+			else
+				mvOsOutput( "disable\n" );
+		}
+	}
+
+}
+
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvAhbToMbus.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvAhbToMbus.h
new file mode 100644
index 0000000..1b352a1
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvAhbToMbus.h
@@ -0,0 +1,130 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+
+#ifndef __INCmvAhbToMbush
+#define __INCmvAhbToMbush
+
+/* includes */
+#include "ctrlEnv/mvCtrlEnvLib.h"
+#include "ctrlEnv/sys/mvAhbToMbusRegs.h"
+#include "ctrlEnv/mvCtrlEnvAddrDec.h"
+
+/* defines  */
+
+#if defined(MV_88F1181)
+/* This enumerator defines the Marvell controller possible MBUS arbiter     */
+/* target ports. It is used to define crossbar priority scheame (pizza)     */ 
+typedef enum _mvMBusArbTargetId
+{
+    DRAM_MBUS_ARB_TARGET = 0,    /* Port 0 -> DRAM interface         */
+    TWSI_MBUS_ARB_TARGET  = 1,     /* Port 1 -> TWSI 		    */
+    ARM_MBUS_ARB_TARGET   = 2,     /* Port 2 -> ARM		    */
+	PEX1_MBUS_ARB_TARGET  = 3,    /* Port 3 -> PCI Express 1		    */
+    PEX0_MBUS_ARB_TARGET  = 4,    /* Port 4 -> PCI Express0 		    */
+	MAX_MBUS_ARB_TARGETS
+}MV_MBUS_ARB_TARGET;
+
+typedef struct _mvMBusArbCtrl
+{
+	MV_BOOL starvEn;
+	MV_BOOL highPrio;
+	MV_BOOL fixedRoundRobin;
+
+}MV_MBUS_ARB_CTRL;
+
+#endif /* #if defined(MV_88F1181) */
+
+typedef struct _mvAhbtoMbusDecWin
+{
+	MV_TARGET	  target;
+	MV_ADDR_WIN   addrWin;    /* An address window*/
+	MV_BOOL       enable;     /* Address decode window is enabled/disabled    */
+
+}MV_AHB_TO_MBUS_DEC_WIN;
+
+/* mvAhbToMbus.h API list */
+
+MV_STATUS mvAhbToMbusInit(MV_VOID);
+MV_STATUS mvAhbToMbusWinSet(MV_U32 winNum, MV_AHB_TO_MBUS_DEC_WIN *pAddrDecWin);
+MV_STATUS mvAhbToMbusWinGet(MV_U32 winNum, MV_AHB_TO_MBUS_DEC_WIN *pAddrDecWin);
+MV_STATUS mvAhbToMbusWinEnable(MV_U32 winNum,MV_BOOL enable);
+MV_U32    mvAhbToMbusWinRemap(MV_U32 winNum, MV_ADDR_WIN *pAddrDecWin);
+MV_U32	  mvAhbToMbusWinTargetGet(MV_TARGET target);
+MV_U32    mvAhbToMbusWinAvailGet(MV_VOID);
+MV_STATUS mvAhbToMbusWinTargetSwap(MV_TARGET target1,MV_TARGET target2);
+
+#if defined(MV_88F1181)
+
+MV_STATUS mvMbusArbSet(MV_MBUS_ARB_TARGET *pPizzaArbArray);
+MV_STATUS mvMbusArbCtrlSet(MV_MBUS_ARB_CTRL *ctrl);
+MV_STATUS mvMbusArbCtrlGet(MV_MBUS_ARB_CTRL *ctrl);
+
+#endif /* #if defined(MV_88F1181) */
+
+
+MV_VOID   mvAhbToMbusAddDecShow(MV_VOID);
+
+
+#endif /* __INCmvAhbToMbush */
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvAhbToMbusRegs.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvAhbToMbusRegs.h
new file mode 100644
index 0000000..97dc631
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvAhbToMbusRegs.h
@@ -0,0 +1,143 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+
+#ifndef __INCmvAhbToMbusRegsh
+#define __INCmvAhbToMbusRegsh
+
+/******************************/
+/* ARM Address Map Registers  */
+/******************************/
+
+#define MAX_AHB_TO_MBUS_WINS	9
+#define MV_AHB_TO_MBUS_INTREG_WIN	8
+
+
+#define AHB_TO_MBUS_WIN_CTRL_REG(winNum)		(0x20000 + (winNum)*0x10)
+#define AHB_TO_MBUS_WIN_BASE_REG(winNum)		(0x20004 + (winNum)*0x10)
+#define AHB_TO_MBUS_WIN_REMAP_LOW_REG(winNum)	(0x20008 + (winNum)*0x10)
+#define AHB_TO_MBUS_WIN_REMAP_HIGH_REG(winNum)	(0x2000C + (winNum)*0x10)
+#define AHB_TO_MBUS_WIN_INTEREG_REG				 0x20080
+
+/* Window Control Register      */
+/* AHB_TO_MBUS_WIN_CTRL_REG (ATMWCR)*/
+#define ATMWCR_WIN_ENABLE					BIT0	/* Window Enable */
+
+#define ATMWCR_WIN_TARGET_OFFS			4 /* The target interface associated 
+											 with this window*/
+#define ATMWCR_WIN_TARGET_MASK			(0xf << ATMWCR_WIN_TARGET_OFFS)
+
+#define ATMWCR_WIN_ATTR_OFFS				8 /* The target interface attributes
+											 Associated with this window */
+#define ATMWCR_WIN_ATTR_MASK				(0xff << ATMWCR_WIN_ATTR_OFFS)
+
+											 
+/*
+Used with the Base register to set the address window size and location
+Must be programed from LSB to MSB as sequence of 1’s followed
+by sequence of 0’s. The number of 1’s specifies the size of the window
+in 64 KB granularity (e.g. a value of 0x00FF specifies 256 = 16 MB).
+
+NOTE: A value of 0x0 specifies 64KB size.
+*/
+#define ATMWCR_WIN_SIZE_OFFS				16 /* Window Size */
+#define ATMWCR_WIN_SIZE_MASK				(0xffff << ATMWCR_WIN_SIZE_OFFS)
+#define ATMWCR_WIN_SIZE_ALIGNMENT			0x10000
+
+/*  Window Base Register     */
+/* AHB_TO_MBUS_WIN_BASE_REG (ATMWBR) */
+
+/*
+Used with the size field to set the address window size and location.
+Corresponds to transaction address[31:16]
+*/
+#define ATMWBR_BASE_OFFS					16 /* Base Address */
+#define ATMWBR_BASE_MASK					(0xffff << 	ATMWBR_BASE_OFFS)
+#define ATMWBR_BASE_ALIGNMENT				0x10000
+
+/*  Window Remap Low Register   */
+/* AHB_TO_MBUS_WIN_REMAP_LOW_REG (ATMWRLR) */
+
+/*
+Used with the size field to specifies address bits[31:0] to be driven to
+the target interface.:
+target_addr[31:16] = (addr[31:16] & size[15:0]) | (remap[31:16] & ~size[15:0])
+*/
+#define ATMWRLR_REMAP_LOW_OFFS			16 /* Remap Address */
+#define ATMWRLR_REMAP_LOW_MASK			(0xffff << ATMWRLR_REMAP_LOW_OFFS)
+#define ATMWRLR_REMAP_LOW_ALIGNMENT		0x10000
+
+/* Window Remap High Register   */
+/* AHB_TO_MBUS_WIN_REMAP_HIGH_REG (ATMWRHR) */
+
+/*
+Specifies address bits[63:32] to be driven to the target interface.
+target_addr[63:32] = (RemapHigh[31:0]
+*/
+#define ATMWRHR_REMAP_HIGH_OFFS			0 /* Remap Address */
+#define ATMWRHR_REMAP_HIGH_MASK			(0xffffffff << ATMWRHR_REMAP_HIGH_OFFS)
+
+
+#endif /* __INCmvAhbToMbusRegsh */
+
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvCpuIf.c b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvCpuIf.c
new file mode 100644
index 0000000..872dc6e
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvCpuIf.c
@@ -0,0 +1,1036 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or
+modify this File in accordance with the terms and conditions of the General
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is
+available along with the File in the license.txt file or by writing to the Free
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt.
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY
+DISCLAIMED.  The GPL License provides additional details about this warranty
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or
+modify this File under the following licensing terms.
+Redistribution and use in source and binary forms, with or without modification,
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer.
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution.
+
+    *   Neither the name of Marvell nor the names of its contributors may be
+        used to endorse or promote products derived from this software without
+        specific prior written permission.
+
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+
+/* includes */
+#include "ctrlEnv/sys/mvCpuIf.h"
+#include "ctrlEnv/sys/mvAhbToMbusRegs.h"
+#include "cpu/mvCpu.h"
+#include "ctrlEnv/mvCtrlEnvLib.h"
+#include "mvSysHwConfig.h"
+#include "mvSysDram.h"
+
+/*#define MV_DEBUG*/
+/* defines  */
+
+#ifdef MV_DEBUG
+	#define DB(x)	x
+#else
+	#define DB(x)
+#endif
+
+/* locals   */
+/* static functions */
+static MV_BOOL cpuTargetWinOverlap(MV_TARGET target, MV_ADDR_WIN *pAddrWin);
+
+MV_TARGET * sampleAtResetTargetArray;
+MV_TARGET sampleAtResetTargetArrayP[] = BOOT_TARGETS_NAME_ARRAY;
+MV_TARGET sampleAtResetTargetArray6180P[] = BOOT_TARGETS_NAME_ARRAY_6180;
+/*******************************************************************************
+* mvCpuIfInit - Initialize Controller CPU interface
+*
+* DESCRIPTION:
+*       This function initialize Controller CPU interface:
+*       1. Set CPU interface configuration registers.
+*       2. Set CPU master Pizza arbiter control according to static
+*          configuration described in configuration file.
+*       3. Opens CPU address decode windows. DRAM windows are assumed to be
+*		   already set (auto detection).
+*
+* INPUT:
+*       None.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       None.
+*
+*******************************************************************************/
+MV_STATUS mvCpuIfInit(MV_CPU_DEC_WIN *cpuAddrWinMap)
+{
+	MV_U32 regVal;
+	MV_TARGET target;
+	MV_ADDR_WIN addrWin;
+
+	if (cpuAddrWinMap == NULL)
+	{
+		DB(mvOsPrintf("mvCpuIfInit:ERR. cpuAddrWinMap == NULL\n"));
+		return MV_ERROR;
+	}
+
+    /*Initialize the boot target array according to device type*/
+    if(mvCtrlModelGet() == MV_6180_DEV_ID)
+        sampleAtResetTargetArray = sampleAtResetTargetArray6180P;
+    else
+        sampleAtResetTargetArray = sampleAtResetTargetArrayP;
+
+	/* Set ARM Configuration register */
+	regVal  = MV_REG_READ(CPU_CONFIG_REG);
+	regVal &= ~CPU_CONFIG_DEFAULT_MASK;
+	regVal |= CPU_CONFIG_DEFAULT;
+	MV_REG_WRITE(CPU_CONFIG_REG,regVal);
+
+	/* First disable all CPU target windows  */
+	for (target = 0; cpuAddrWinMap[target].enable != TBL_TERM; target++)
+    	{
+		if ((MV_TARGET_IS_DRAM(target))||(target == INTER_REGS))
+		{
+			continue;
+		}
+
+#if defined(MV_MEM_OVER_PCI_WA) || defined(MV_UART_OVER_PCI_WA)
+		/* If the target PEX or PCI and memory is over PEX or PCI we don't touch this CPU windows */
+		if (MV_TARGET_IS_PCI(target))
+		{
+			continue;
+		}
+#endif
+
+#if defined(MV_MEM_OVER_PEX_WA) || defined(MV_UART_OVER_PEX_WA)
+		/* If the target PEX or PCI and memory is over PEX or PCI we don't touch this CPU windows */
+		if (MV_TARGET_IS_PEX(target))
+		{
+			continue;
+		}
+#endif
+#if defined(MV_RUN_FROM_FLASH)
+        	/* Don't disable the boot device.                               */
+		if (target == DEV_BOOCS)
+		{
+			continue;
+		}
+#endif /* MV_RUN_FROM_FLASH */
+		mvCpuIfTargetWinEnable(MV_CHANGE_BOOT_CS(target),MV_FALSE);
+	}
+
+#if defined(MV_RUN_FROM_FLASH)
+    	/* Resize the bootcs windows before other windows, because this     */
+    	/* window is enabled and will cause an overlap if not resized.      */
+	target = DEV_BOOCS;
+
+	if (MV_OK != mvCpuIfTargetWinSet(target, &cpuAddrWinMap[target]))
+	{
+		DB(mvOsPrintf("mvCpuIfInit:ERR. mvCpuIfTargetWinSet fail\n"));
+		return MV_ERROR;
+	}
+
+	addrWin.baseLow = cpuAddrWinMap[target].addrWin.baseLow;
+	addrWin.baseHigh = cpuAddrWinMap[target].addrWin.baseHigh;
+	if (0xffffffff == mvAhbToMbusWinRemap(cpuAddrWinMap[target].winNum ,&addrWin))
+	{
+		DB(mvOsPrintf("mvCpuIfInit:WARN. mvAhbToMbusWinRemap can't remap winNum=%d\n",
+					  cpuAddrWinMap[target].winNum));
+	}
+
+#endif /* MV_RUN_FROM_FLASH */
+
+	/* Go through all targets in user table until table terminator			*/
+	for (target = 0; cpuAddrWinMap[target].enable != TBL_TERM; target++)
+    	{
+
+#if defined(MV_RUN_FROM_FLASH)
+	if (target == DEV_BOOCS)
+	{
+		continue;
+	}
+#endif /* MV_RUN_FROM_FLASH */
+
+	/* if DRAM auto sizing is used do not initialized DRAM target windows, 	*/
+	/* assuming this already has been done earlier.							*/
+#ifdef	MV_DRAM_AUTO_SIZE
+		if (MV_TARGET_IS_DRAM(target))
+		{
+			continue;
+		}
+#endif
+
+#if defined(MV_MEM_OVER_PCI_WA) || defined(MV_UART_OVER_PCI_WA)
+		/* If the target PEX or PCI and memory is over PEX or PCI we don't touch this CPU windows */
+		if (MV_TARGET_IS_PCI(target))
+		{
+			continue;
+		}
+#endif
+
+#if defined(MV_MEM_OVER_PEX_WA) || defined(MV_UART_OVER_PEX_WA)
+		/* If the target PEX or PCI and memory is over PEX or PCI we don't touch this CPU windows */
+		if (MV_TARGET_IS_PEX(target))
+		{
+			continue;
+		}
+#endif
+	/* If the target attribute is the same as the boot device attribute */
+	/* then it's stays disable */
+		if (MV_TARGET_IS_AS_BOOT(target))
+		{
+			continue;
+		}
+
+		if((0 == cpuAddrWinMap[target].addrWin.size) ||
+		   (DIS == cpuAddrWinMap[target].enable))
+
+		{
+			if (MV_OK != mvCpuIfTargetWinEnable(target, MV_FALSE))
+			{
+				DB(mvOsPrintf("mvCpuIfInit:ERR. mvCpuIfTargetWinEnable fail\n"));
+				return MV_ERROR;
+			}
+
+		}
+		else
+		{
+			if (MV_OK != mvCpuIfTargetWinSet(target, &cpuAddrWinMap[target]))
+			{
+				DB(mvOsPrintf("mvCpuIfInit:ERR. mvCpuIfTargetWinSet fail\n"));
+				return MV_ERROR;
+			}
+
+			addrWin.baseLow = cpuAddrWinMap[target].addrWin.baseLow;
+			addrWin.baseHigh = cpuAddrWinMap[target].addrWin.baseHigh;
+			if (0xffffffff == mvAhbToMbusWinRemap(cpuAddrWinMap[target].winNum ,&addrWin))
+			{
+				DB(mvOsPrintf("mvCpuIfInit:WARN. mvAhbToMbusWinRemap can't remap winNum=%d\n",
+							  cpuAddrWinMap[target].winNum));
+			}
+
+
+		}
+    }
+
+	return MV_OK;
+
+
+}
+
+
+/*******************************************************************************
+* mvCpuIfTargetWinSet - Set CPU-to-peripheral target address window
+*
+* DESCRIPTION:
+*       This function sets a peripheral target (e.g. SDRAM bank0, PCI0_MEM0)
+*       address window, also known as address decode window.
+*       A new address decode window is set for specified target address window.
+*       If address decode window parameter structure enables the window,
+*       the routine will also enable the target window, allowing CPU to access
+*       the target window.
+*
+* INPUT:
+*       target      - Peripheral target enumerator.
+*       pAddrDecWin - CPU target window data structure.
+*
+* OUTPUT:
+*       N/A
+*
+* RETURN:
+*       MV_OK if CPU target window was set correctly, MV_ERROR in case of
+*       address window overlapps with other active CPU target window or
+*		trying to assign 36bit base address while CPU does not support that.
+*       The function returns MV_NOT_SUPPORTED, if the target is unsupported.
+*
+*******************************************************************************/
+MV_STATUS mvCpuIfTargetWinSet(MV_TARGET target, MV_CPU_DEC_WIN *pAddrDecWin)
+{
+	MV_AHB_TO_MBUS_DEC_WIN decWin;
+	MV_U32 existingWinNum;
+	MV_DRAM_DEC_WIN addrDecWin;
+
+	target = MV_CHANGE_BOOT_CS(target);
+
+	/* Check parameters */
+	if (target >= MAX_TARGETS)
+	{
+		mvOsPrintf("mvCpuIfTargetWinSet: target %d is Illigal\n", target);
+		return MV_ERROR;
+	}
+
+    	/* 2) Check if the requested window overlaps with current windows		*/
+    	if (MV_TRUE == cpuTargetWinOverlap(target, &pAddrDecWin->addrWin))
+	{
+        	mvOsPrintf("mvCpuIfTargetWinSet: ERR. Target %d overlap\n", target);
+		return MV_BAD_PARAM;
+	}
+
+	if (MV_TARGET_IS_DRAM(target))
+	{
+		/* copy relevant data to MV_DRAM_DEC_WIN structure */
+		addrDecWin.addrWin.baseHigh = pAddrDecWin->addrWin.baseHigh;
+		addrDecWin.addrWin.baseLow = pAddrDecWin->addrWin.baseLow;
+		addrDecWin.addrWin.size = pAddrDecWin->addrWin.size;
+		addrDecWin.enable = pAddrDecWin->enable;
+
+
+		if (mvDramIfWinSet(target,&addrDecWin) != MV_OK);
+		{
+			mvOsPrintf("mvCpuIfTargetWinSet: mvDramIfWinSet Failed\n");
+			return MV_ERROR;
+		}
+
+	}
+	else
+	{
+		/* copy relevant data to MV_AHB_TO_MBUS_DEC_WIN structure */
+		decWin.addrWin.baseLow = pAddrDecWin->addrWin.baseLow;
+		decWin.addrWin.baseHigh = pAddrDecWin->addrWin.baseHigh;
+		decWin.addrWin.size = pAddrDecWin->addrWin.size;
+		decWin.enable = pAddrDecWin->enable;
+		decWin.target = target;
+
+		existingWinNum = mvAhbToMbusWinTargetGet(target);
+
+		/* check if there is already another Window configured
+		for this target */
+		if ((existingWinNum < MAX_AHB_TO_MBUS_WINS )&&
+			(existingWinNum != pAddrDecWin->winNum))
+		{
+			/* if we want to enable the new winow number
+			passed by the user , then the old one should
+			be disabled */
+			if (MV_TRUE == pAddrDecWin->enable)
+			{
+				/* be sure it is disabled */
+				mvAhbToMbusWinEnable(existingWinNum , MV_FALSE);
+			}
+		}
+
+        if (mvAhbToMbusWinSet(pAddrDecWin->winNum,&decWin) != MV_OK)
+		{
+			mvOsPrintf("mvCpuIfTargetWinSet: mvAhbToMbusWinSet Failed\n");
+			return MV_ERROR;
+		}
+
+	}
+
+    return MV_OK;
+}
+
+/*******************************************************************************
+* mvCpuIfTargetWinGet - Get CPU-to-peripheral target address window
+*
+* DESCRIPTION:
+*		Get the CPU peripheral target address window.
+*
+* INPUT:
+*       target - Peripheral target enumerator
+*
+* OUTPUT:
+*       pAddrDecWin - CPU target window information data structure.
+*
+* RETURN:
+*       MV_OK if target exist, MV_ERROR otherwise.
+*
+*******************************************************************************/
+MV_STATUS mvCpuIfTargetWinGet(MV_TARGET target, MV_CPU_DEC_WIN *pAddrDecWin)
+{
+
+	MV_U32 winNum=0xffffffff;
+	MV_AHB_TO_MBUS_DEC_WIN decWin;
+	MV_DRAM_DEC_WIN addrDecWin;
+
+	target = MV_CHANGE_BOOT_CS(target);
+
+	/* Check parameters */
+	if (target >= MAX_TARGETS)
+	{
+		mvOsPrintf("mvCpuIfTargetWinGet: target %d is Illigal\n", target);
+		return MV_ERROR;
+	}
+
+	if (MV_TARGET_IS_DRAM(target))
+	{
+		if (mvDramIfWinGet(target,&addrDecWin) != MV_OK)
+		{
+			mvOsPrintf("mvCpuIfTargetWinGet: Failed to get window target %d\n",
+					   target);
+			return MV_ERROR;
+		}
+
+		/* copy relevant data to MV_CPU_DEC_WIN structure */
+		pAddrDecWin->addrWin.baseLow = addrDecWin.addrWin.baseLow;
+		pAddrDecWin->addrWin.baseHigh = addrDecWin.addrWin.baseHigh;
+		pAddrDecWin->addrWin.size = addrDecWin.addrWin.size;
+		pAddrDecWin->enable = addrDecWin.enable;
+		pAddrDecWin->winNum = 0xffffffff;
+
+	}
+	else
+	{
+		/* get the Window number associated with this target */
+
+		winNum = mvAhbToMbusWinTargetGet(target);
+		if (winNum >= MAX_AHB_TO_MBUS_WINS)
+		{
+			return MV_NO_SUCH;
+
+		}
+
+		if (mvAhbToMbusWinGet(winNum , &decWin) != MV_OK)
+		{
+			mvOsPrintf("%s: mvAhbToMbusWinGet Failed at winNum = %d\n",
+					   __FUNCTION__, winNum);
+			return MV_ERROR;
+
+		}
+
+		/* copy relevant data to MV_CPU_DEC_WIN structure */
+		pAddrDecWin->addrWin.baseLow = decWin.addrWin.baseLow;
+		pAddrDecWin->addrWin.baseHigh = decWin.addrWin.baseHigh;
+		pAddrDecWin->addrWin.size = decWin.addrWin.size;
+		pAddrDecWin->enable = decWin.enable;
+		pAddrDecWin->winNum = winNum;
+
+	}
+
+
+
+
+	return MV_OK;
+}
+
+
+/*******************************************************************************
+* mvCpuIfTargetWinEnable - Enable/disable a CPU address decode window
+*
+* DESCRIPTION:
+*       This function enable/disable a CPU address decode window.
+*       if parameter 'enable' == MV_TRUE the routine will enable the
+*       window, thus enabling CPU accesses (before enabling the window it is
+*       tested for overlapping). Otherwise, the window will be disabled.
+*
+* INPUT:
+*       target - Peripheral target enumerator.
+*       enable - Enable/disable parameter.
+*
+* OUTPUT:
+*       N/A
+*
+* RETURN:
+*       MV_ERROR if protection window number was wrong, or the window
+*       overlapps other target window.
+*
+*******************************************************************************/
+MV_STATUS mvCpuIfTargetWinEnable(MV_TARGET target,MV_BOOL enable)
+{
+	MV_U32 winNum, temp;
+	MV_CPU_DEC_WIN addrDecWin;
+
+	target = MV_CHANGE_BOOT_CS(target);
+	
+	/* Check parameters */
+	if (target >= MAX_TARGETS)
+	{
+		mvOsPrintf("mvCpuIfTargetWinEnable: target %d is Illigal\n", target);
+		return MV_ERROR;
+	}
+
+	/* get the window and check if it exist */
+	temp = mvCpuIfTargetWinGet(target, &addrDecWin);
+	if (MV_NO_SUCH == temp)
+	{
+		return (enable? MV_ERROR: MV_OK);
+	}
+	else if( MV_OK != temp)
+	{
+		mvOsPrintf("%s: ERR. Getting target %d failed.\n",__FUNCTION__, target);
+		return MV_ERROR;
+	}
+
+
+	/* check overlap */
+
+	if (MV_TRUE == enable)
+	{
+		if (MV_TRUE == cpuTargetWinOverlap(target, &addrDecWin.addrWin))
+		{
+			DB(mvOsPrintf("%s: ERR. Target %d overlap\n",__FUNCTION__, target));
+			return MV_ERROR;
+		}
+
+	}
+
+
+	if (MV_TARGET_IS_DRAM(target))
+	{
+		if (mvDramIfWinEnable(target , enable) != MV_OK)
+		{
+			mvOsPrintf("mvCpuIfTargetWinGet: mvDramIfWinEnable Failed at \n");
+			return MV_ERROR;
+
+		}
+
+	}
+	else
+	{
+		/* get the Window number associated with this target */
+
+		winNum = mvAhbToMbusWinTargetGet(target);
+
+		if (winNum >= MAX_AHB_TO_MBUS_WINS)
+		{
+			return (enable? MV_ERROR: MV_OK);
+		}
+
+		if (mvAhbToMbusWinEnable(winNum , enable) != MV_OK)
+		{
+			mvOsPrintf("mvCpuIfTargetWinGet: Failed to enable window = %d\n",
+					   winNum);
+			return MV_ERROR;
+
+		}
+
+	}
+
+	return MV_OK;
+}
+
+
+/*******************************************************************************
+* mvCpuIfTargetWinSizeGet - Get CPU target address window size
+*
+* DESCRIPTION:
+*		Get the size of CPU-to-peripheral target window.
+*
+* INPUT:
+*       target - Peripheral target enumerator
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       32bit size. Function also returns '0' if window is closed.
+*		Function returns 0xFFFFFFFF in case of an error.
+*
+*******************************************************************************/
+MV_U32    mvCpuIfTargetWinSizeGet(MV_TARGET target)
+{
+	MV_CPU_DEC_WIN addrDecWin;
+
+	target = MV_CHANGE_BOOT_CS(target);
+
+	/* Check parameters */
+	if (target >= MAX_TARGETS)
+	{
+		mvOsPrintf("mvCpuIfTargetWinSizeGet: target %d is Illigal\n", target);
+		return 0;
+	}
+
+    /* Get the winNum window */
+	if (MV_OK != mvCpuIfTargetWinGet(target, &addrDecWin))
+	{
+		mvOsPrintf("mvCpuIfTargetWinSizeGet:ERR. Getting target %d failed.\n",
+                                                                        target);
+		return 0;
+	}
+
+	/* Check if window is enabled   */
+	if (addrDecWin.enable == MV_TRUE)
+    {
+		return (addrDecWin.addrWin.size);
+    }
+    else
+    {
+        return 0;		/* Window disabled. return 0 */
+    }
+}
+
+/*******************************************************************************
+* mvCpuIfTargetWinBaseLowGet - Get CPU target address window base low
+*
+* DESCRIPTION:
+*       CPU-to-peripheral target address window base is constructed of
+*       two parts: Low and high.
+*		This function gets the CPU peripheral target low base address.
+*
+* INPUT:
+*       target - Peripheral target enumerator
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       32bit low base address.
+*
+*******************************************************************************/
+MV_U32   mvCpuIfTargetWinBaseLowGet(MV_TARGET target)
+{
+	MV_CPU_DEC_WIN addrDecWin;
+
+	target = MV_CHANGE_BOOT_CS(target);
+
+	/* Check parameters */
+	if (target >= MAX_TARGETS)
+	{
+		mvOsPrintf("mvCpuIfTargetWinBaseLowGet: target %d is Illigal\n", target);
+		return 0xffffffff;
+	}
+
+    /* Get the target window */
+	if (MV_OK != mvCpuIfTargetWinGet(target, &addrDecWin))
+	{
+		mvOsPrintf("mvCpuIfTargetWinBaseLowGet:ERR. Getting target %d failed.\n",
+                                                                        target);
+		return 0xffffffff;
+	}
+
+	if (MV_FALSE == addrDecWin.enable)
+	{
+		return 0xffffffff;
+	}
+	return (addrDecWin.addrWin.baseLow);
+}
+
+/*******************************************************************************
+* mvCpuIfTargetWinBaseHighGet - Get CPU target address window base high
+*
+* DESCRIPTION:
+*       CPU-to-peripheral target address window base is constructed of
+*       two parts: Low and high.
+*		This function gets the CPU peripheral target high base address.
+*
+* INPUT:
+*       target - Peripheral target enumerator
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       32bit high base address.
+*
+*******************************************************************************/
+MV_U32    mvCpuIfTargetWinBaseHighGet(MV_TARGET target)
+{
+	MV_CPU_DEC_WIN addrDecWin;
+
+	target = MV_CHANGE_BOOT_CS(target);
+
+	/* Check parameters */
+	if (target >= MAX_TARGETS)
+	{
+		mvOsPrintf("mvCpuIfTargetWinBaseLowGet: target %d is Illigal\n", target);
+		return 0xffffffff;
+	}
+
+    /* Get the target window */
+	if (MV_OK != mvCpuIfTargetWinGet(target, &addrDecWin))
+	{
+		mvOsPrintf("mvCpuIfTargetWinBaseHighGet:ERR. Getting target %d failed.\n",
+                                                                        target);
+		return 0xffffffff;
+	}
+
+	if (MV_FALSE == addrDecWin.enable)
+	{
+		return 0;
+	}
+
+	return (addrDecWin.addrWin.baseHigh);
+}
+
+#if defined(MV_INCLUDE_PEX)
+/*******************************************************************************
+* mvCpuIfPexRemap - Set CPU remap register for address windows.
+*
+* DESCRIPTION:
+*
+* INPUT:
+*       pexTarget   - Peripheral target enumerator. Must be a PEX target.
+*       pAddrDecWin - CPU target window information data structure.
+*                     Note that caller has to fill in the base field only. The
+*                     size field is ignored.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_ERROR if target is not a PEX one, MV_OK otherwise.
+*
+*******************************************************************************/
+MV_U32 mvCpuIfPexRemap(MV_TARGET pexTarget, MV_ADDR_WIN *pAddrDecWin)
+{
+	MV_U32 winNum;
+
+	/* Check parameters */
+
+	if (mvCtrlPexMaxIfGet() > 1)
+	{
+		if ((!MV_TARGET_IS_PEX1(pexTarget))&&(!MV_TARGET_IS_PEX0(pexTarget)))
+		{
+			mvOsPrintf("mvCpuIfPexRemap: target %d is Illigal\n",pexTarget);
+			return 0xffffffff;
+		}
+
+	}
+	else
+	{
+		if (!MV_TARGET_IS_PEX0(pexTarget))
+		{
+			mvOsPrintf("mvCpuIfPexRemap: target %d is Illigal\n",pexTarget);
+			return 0xffffffff;
+		}
+
+	}
+
+	/* get the Window number associated with this target */
+	winNum = mvAhbToMbusWinTargetGet(pexTarget);
+
+	if (winNum >= MAX_AHB_TO_MBUS_WINS)
+	{
+		mvOsPrintf("mvCpuIfPexRemap: mvAhbToMbusWinTargetGet Failed\n");
+		return 0xffffffff;
+
+	}
+
+	return mvAhbToMbusWinRemap(winNum , pAddrDecWin);
+}
+
+#endif
+
+#if defined(MV_INCLUDE_PCI)
+/*******************************************************************************
+* mvCpuIfPciRemap - Set CPU remap register for address windows.
+*
+* DESCRIPTION:
+*
+* INPUT:
+*       pciTarget   - Peripheral target enumerator. Must be a PCI target.
+*       pAddrDecWin - CPU target window information data structure.
+*                     Note that caller has to fill in the base field only. The
+*                     size field is ignored.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_ERROR if target is not a PCI one, MV_OK otherwise.
+*
+*******************************************************************************/
+MV_U32 mvCpuIfPciRemap(MV_TARGET pciTarget, MV_ADDR_WIN *pAddrDecWin)
+{
+	MV_U32 winNum;
+
+	/* Check parameters */
+	if (!MV_TARGET_IS_PCI(pciTarget))
+	{
+		mvOsPrintf("mvCpuIfPciRemap: target %d is Illigal\n",pciTarget);
+		return 0xffffffff;
+	}
+
+	/* get the Window number associated with this target */
+	winNum = mvAhbToMbusWinTargetGet(pciTarget);
+
+	if (winNum >= MAX_AHB_TO_MBUS_WINS)
+	{
+		mvOsPrintf("mvCpuIfPciRemap: mvAhbToMbusWinTargetGet Failed\n");
+		return 0xffffffff;
+
+	}
+
+	return mvAhbToMbusWinRemap(winNum , pAddrDecWin);
+}
+#endif /* MV_INCLUDE_PCI */
+
+
+/*******************************************************************************
+* mvCpuIfPciIfRemap - Set CPU remap register for address windows.
+*
+* DESCRIPTION:
+*
+* INPUT:
+*       pciTarget   - Peripheral target enumerator. Must be a PCI target.
+*       pAddrDecWin - CPU target window information data structure.
+*                     Note that caller has to fill in the base field only. The
+*                     size field is ignored.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_ERROR if target is not a PCI one, MV_OK otherwise.
+*
+*******************************************************************************/
+MV_U32 mvCpuIfPciIfRemap(MV_TARGET pciIfTarget, MV_ADDR_WIN *pAddrDecWin)
+{
+#if defined(MV_INCLUDE_PEX)
+	if (MV_TARGET_IS_PEX(pciIfTarget))
+	{
+		return mvCpuIfPexRemap(pciIfTarget,pAddrDecWin);
+	}
+#endif
+#if defined(MV_INCLUDE_PCI)
+
+	if (MV_TARGET_IS_PCI(pciIfTarget))
+	{
+		return mvCpuIfPciRemap(pciIfTarget,pAddrDecWin);
+	}
+#endif
+	return 0;
+}
+
+
+
+/*******************************************************************************
+* mvCpuIfTargetOfBaseAddressGet - Get the target according to base address
+*
+* DESCRIPTION:
+*
+* INPUT:
+*       baseAddress -  base address to be checked
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       the target number that baseAddress belongs to or MAX_TARGETS is not
+*       found
+*
+*******************************************************************************/
+
+MV_TARGET mvCpuIfTargetOfBaseAddressGet(MV_U32 baseAddress)
+{
+	MV_CPU_DEC_WIN win;
+	MV_U32 target;
+
+	for( target = 0; target < MAX_TARGETS; target++ )
+	{
+		if( mvCpuIfTargetWinGet( target, &win ) == MV_OK )
+		{
+			if( win.enable )
+			{
+				if ((baseAddress >= win.addrWin.baseLow) &&
+					(baseAddress < win.addrWin.baseLow + win.addrWin.size)) break;
+            }
+		}
+		else return MAX_TARGETS;
+
+	}
+
+	return target;
+}
+/*******************************************************************************
+* cpuTargetWinOverlap - Detect CPU address decode windows overlapping
+*
+* DESCRIPTION:
+*       An unpredicted behaviur is expected in case CPU address decode
+*       windows overlapps.
+*       This function detects CPU address decode windows overlapping of a
+*       specified target. The function does not check the target itself for
+*       overlapping. The function also skipps disabled address decode windows.
+*
+* INPUT:
+*       target      - Peripheral target enumerator.
+*       pAddrDecWin - An address decode window struct.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_TRUE if the given address window overlaps current address
+*       decode map, MV_FALSE otherwise.
+*
+*******************************************************************************/
+static MV_BOOL cpuTargetWinOverlap(MV_TARGET target, MV_ADDR_WIN *pAddrWin)
+{
+    MV_U32 			targetNum;
+    MV_CPU_DEC_WIN 	addrDecWin;
+	MV_STATUS		status;
+
+
+	for(targetNum = 0; targetNum < MAX_TARGETS; targetNum++)
+    {
+#if defined(MV_RUN_FROM_FLASH)
+		if(MV_TARGET_IS_AS_BOOT(target))
+		{
+			if (MV_CHANGE_BOOT_CS(targetNum) == target)
+				continue;
+		}
+#endif /* MV_RUN_FROM_FLASH */
+
+		/* don't check our target or illegal targets */
+        if (targetNum == target)
+        {
+            continue;
+        }
+
+		/* Get window parameters 	*/
+		status = mvCpuIfTargetWinGet(targetNum, &addrDecWin);
+        if(MV_NO_SUCH == status)
+        {
+            continue;
+        }
+		if(MV_OK != status)
+		{
+			DB(mvOsPrintf("cpuTargetWinOverlap: ERR. TargetWinGet failed\n"));
+            return MV_TRUE;
+		}
+
+		/* Do not check disabled windows	*/
+		if (MV_FALSE == addrDecWin.enable)
+		{
+			continue;
+		}
+
+        if(MV_TRUE == ctrlWinOverlapTest(pAddrWin, &addrDecWin.addrWin))
+		{
+			DB(mvOsPrintf(
+			"cpuTargetWinOverlap: Required target %d overlap current %d\n",
+								target, targetNum));
+			return MV_TRUE;
+		}
+    }
+
+	return MV_FALSE;
+
+}
+
+/*******************************************************************************
+* mvCpuIfAddDecShow - Print the CPU address decode map.
+*
+* DESCRIPTION:
+*		This function print the CPU address decode map.
+*
+* INPUT:
+*       None.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       None.
+*
+*******************************************************************************/
+MV_VOID mvCpuIfAddDecShow(MV_VOID)
+{
+	MV_CPU_DEC_WIN win;
+	MV_U32 target;
+	mvOsOutput( "\n" );
+	mvOsOutput( "CPU Interface\n" );
+	mvOsOutput( "-------------\n" );
+
+	for( target = 0; target < MAX_TARGETS; target++ )
+	{
+
+		memset( &win, 0, sizeof(MV_CPU_DEC_WIN) );
+
+		mvOsOutput( "%s ",mvCtrlTargetNameGet(target));
+		mvOsOutput( "...." );
+
+		if( mvCpuIfTargetWinGet( target, &win ) == MV_OK )
+		{
+			if( win.enable )
+			{
+				mvOsOutput( "base %08x, ", win.addrWin.baseLow );
+				mvSizePrint( win.addrWin.size );
+				mvOsOutput( "\n" );
+
+            }
+			else
+				mvOsOutput( "disable\n" );
+		}
+		else if( mvCpuIfTargetWinGet( target, &win ) == MV_NO_SUCH )
+		{
+				mvOsOutput( "no such\n" );
+		}
+	}
+}
+
+/*******************************************************************************
+* mvCpuIfEnablePex - Enable PCI Express.
+*
+* DESCRIPTION:
+*		This function Enable PCI Express.
+*
+* INPUT:
+*       pexIf   -  PEX interface number.
+*       pexType -  MV_PEX_ROOT_COMPLEX - root complex device
+*		   MV_PEX_END_POINT - end point device
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       None.
+*
+*******************************************************************************/
+#if defined(MV_INCLUDE_PEX)
+MV_VOID mvCpuIfEnablePex(MV_U32 pexIf, MV_PEX_TYPE pexType)
+{
+	/* Set pex mode incase S@R not exist */
+	if( pexType == MV_PEX_END_POINT)
+	{
+		MV_REG_BIT_RESET(PEX_CTRL_REG(pexIf),PXCR_DEV_TYPE_CTRL_MASK);
+		/* Change pex mode in capability reg */
+		MV_REG_BIT_RESET(PEX_CFG_DIRECT_ACCESS(pexIf,PEX_CAPABILITY_REG), BIT22);
+		MV_REG_BIT_SET(PEX_CFG_DIRECT_ACCESS(pexIf,PEX_CAPABILITY_REG), BIT20);
+
+	}
+	else
+	{	
+		MV_REG_BIT_SET(PEX_CTRL_REG(pexIf),PXCR_DEV_TYPE_CTRL_MASK);
+	}
+
+	/* CPU config register Pex enable */
+	MV_REG_BIT_SET(CPU_CTRL_STAT_REG,CCSR_PCI_ACCESS_MASK);
+}
+#endif
+
+
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvCpuIf.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvCpuIf.h
new file mode 100644
index 0000000..224ed07
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvCpuIf.h
@@ -0,0 +1,120 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+
+#ifndef __INCmvCpuIfh
+#define __INCmvCpuIfh
+
+/* includes */
+#include "ctrlEnv/mvCtrlEnvLib.h"
+#include "ctrlEnv/sys/mvCpuIfRegs.h"
+#include "ctrlEnv/sys/mvAhbToMbus.h"
+#include "ddr2/mvDramIf.h"
+#include "ctrlEnv/sys/mvSysDram.h"
+#if defined(MV_INCLUDE_PEX)
+#include "pex/mvPex.h"
+#endif
+
+/* defines  */
+
+/* typedefs */
+/* This structure describes CPU interface address decode window               */
+typedef struct _mvCpuIfDecWin 
+{
+	MV_ADDR_WIN   addrWin;    /* An address window*/
+	MV_U32		  winNum;	  /* Window Number in the AHB To Mbus bridge */
+	MV_BOOL       enable;     /* Address decode window is enabled/disabled    */
+
+}MV_CPU_DEC_WIN;
+
+
+
+/* mvCpuIfLib.h API list */
+
+/* mvCpuIfLib.h API list */
+
+MV_STATUS mvCpuIfInit(MV_CPU_DEC_WIN *cpuAddrWinMap);
+MV_STATUS mvCpuIfTargetWinSet(MV_TARGET target, MV_CPU_DEC_WIN *pAddrDecWin);
+MV_STATUS mvCpuIfTargetWinGet(MV_TARGET target, MV_CPU_DEC_WIN *pAddrDecWin);
+MV_STATUS mvCpuIfTargetWinEnable(MV_TARGET target,MV_BOOL enable);
+MV_U32    mvCpuIfTargetWinSizeGet(MV_TARGET target);
+MV_U32    mvCpuIfTargetWinBaseLowGet(MV_TARGET target);
+MV_U32    mvCpuIfTargetWinBaseHighGet(MV_TARGET target);
+MV_TARGET mvCpuIfTargetOfBaseAddressGet(MV_U32 baseAddress);
+#if defined(MV_INCLUDE_PEX)
+MV_U32    mvCpuIfPexRemap(MV_TARGET pexTarget, MV_ADDR_WIN *pAddrDecWin);
+MV_VOID   mvCpuIfEnablePex(MV_U32 pexIf, MV_PEX_TYPE pexType);
+#endif
+#if defined(MV_INCLUDE_PCI)
+MV_U32    mvCpuIfPciRemap(MV_TARGET pciTarget, MV_ADDR_WIN *pAddrDecWin);
+#endif                                               
+MV_U32 	  mvCpuIfPciIfRemap(MV_TARGET pciTarget, MV_ADDR_WIN *pAddrDecWin);
+
+MV_VOID   mvCpuIfAddDecShow(MV_VOID);
+
+#if defined(MV88F6281)
+MV_STATUS mvCpuIfBridgeReorderWAInit(void);
+#endif
+
+#endif /* __INCmvCpuIfh */
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvCpuIfInit.S b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvCpuIfInit.S
new file mode 100644
index 0000000..b7efda0
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvCpuIfInit.S
@@ -0,0 +1,163 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or
+modify this File in accordance with the terms and conditions of the General
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is
+available along with the File in the license.txt file or by writing to the Free
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt.
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY
+DISCLAIMED.  The GPL License provides additional details about this warranty
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or
+modify this File under the following licensing terms.
+Redistribution and use in source and binary forms, with or without modification,
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer.
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution.
+
+    *   Neither the name of Marvell nor the names of its contributors may be
+        used to endorse or promote products derived from this software without
+        specific prior written permission.
+
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+#define MV_ASMLANGUAGE
+#include "mvOsAsm.h"
+#include "mvDeviceId.h"
+#include "mvCtrlEnvRegs.h"
+#include "mvCpuIfRegs.h"
+#include "mvCtrlEnvAsm.h"
+
+
+/*******************************************************************************
+* mvCpuIfPreInit - Make early initialization of CPU interface.
+*
+* DESCRIPTION:
+*       The function will initialize the CPU interface parameters that must
+*       be initialize before any BUS activity towards the DDR interface,
+*       which means it must be executed from ROM. Because of that, the function
+*       is implemented in assembly code.
+*       The function configure the following CPU config register parameters:
+*       1) CPU2MbusLTickDrv
+*       2) CPU2MbusLTickSample.
+*       NOTE: This function must be called AFTER the internal register
+*       base is modified to INTER_REGS_BASE.
+*
+* INPUT:
+*       None.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       None.
+*
+*       r11 holds return function address.
+*******************************************************************************/
+#define MV88F6281_PCKG_OPT	2
+#define MV88F6192_PCKG_OPT	1
+#define MV88F6180_PCKG_OPT	0
+
+	.globl _mvCpuIfPreInit
+_mvCpuIfPreInit:
+
+        mov     r11, LR     		/* Save link register */
+
+	/* Read device ID  */
+	MV_CTRL_MODEL_GET_ASM(r4, r5);
+
+        /* goto calcConfigReg if device is 6281 */
+        ldr     r5, =MV88F6281_PCKG_OPT
+        cmp     r4, r5
+        beq     calcConfigReg
+
+        /* goto calcConfigReg if device is 6192/6190 */
+        ldr     r5, =MV88F6192_PCKG_OPT
+        cmp     r4, r5
+        beq     calcConfigReg
+
+        /* Else 6180 */
+        /* Get the "sample on reset" register */
+	MV_REG_READ_ASM (r4, r5, MPP_SAMPLE_AT_RESET)
+        ldr    r5, =MSAR_CPUCLCK_MASK_6180
+        and    r5, r4, r5
+	    mov    r5, r5, lsr #MSAR_CPUCLCK_OFFS_6180
+
+        ldr    r4, =CPU_2_MBUSL_DDR_CLK_1x3
+        cmp    r5, #CPU_2_DDR_CLK_1x3_1
+        beq    setConfigReg
+
+        ldr    r4, =CPU_2_MBUSL_DDR_CLK_1x4
+        cmp    r5, #CPU_2_DDR_CLK_1x4_1
+        beq    setConfigReg
+        b    setConfigReg
+
+calcConfigReg:
+        /* Get the "sample on reset" register */
+	    MV_REG_READ_ASM (r4, r5, MPP_SAMPLE_AT_RESET)
+        ldr    r5, =MSAR_DDRCLCK_RTIO_MASK
+        and    r5, r4, r5
+	    mov    r5, r5, lsr #MSAR_DDRCLCK_RTIO_OFFS
+
+        ldr    r4, =CPU_2_MBUSL_DDR_CLK_1x3
+        cmp    r5, #CPU_2_DDR_CLK_1x3
+        beq    setConfigReg
+
+        ldr    r4, =CPU_2_MBUSL_DDR_CLK_1x4
+        cmp    r5, #CPU_2_DDR_CLK_1x4
+        beq    setConfigReg
+
+        /* Else */
+        ldr    r4, =0
+
+setConfigReg:
+        /* Read CPU Config register */
+        MV_REG_READ_ASM (r7, r5, CPU_CONFIG_REG)
+        ldr    r5, =~(CCR_CPU_2_MBUSL_TICK_DRV_MASK | CCR_CPU_2_MBUSL_TICK_SMPL_MASK)
+        and    r7, r7, r5       /* Clear register fields */
+        orr    r7, r7, r4       /* Set the values according to the findings */
+        MV_REG_WRITE_ASM (r7, r5, CPU_CONFIG_REG)
+
+done:
+        mov     PC, r11         /* r11 is saved link register */
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvCpuIfRegs.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvCpuIfRegs.h
new file mode 100644
index 0000000..8cfeee2
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvCpuIfRegs.h
@@ -0,0 +1,304 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+
+#ifndef __INCmvCpuIfRegsh
+#define __INCmvCpuIfRegsh
+
+/****************************************/
+/* ARM Control and Status Registers Map */
+/****************************************/
+
+#define CPU_CONFIG_REG				0x20100
+#define CPU_CTRL_STAT_REG			0x20104
+#define CPU_RSTOUTN_MASK_REG			0x20108
+#define CPU_SYS_SOFT_RST_REG			0x2010C
+#define CPU_AHB_MBUS_CAUSE_INT_REG		0x20110
+#define CPU_AHB_MBUS_MASK_INT_REG		0x20114
+#define CPU_FTDLL_CONFIG_REG			0x20120
+#define CPU_L2_CONFIG_REG			0x20128
+
+
+
+/* ARM Configuration register */
+/* CPU_CONFIG_REG (CCR) */
+
+
+/* Reset vector location */
+#define CCR_VEC_INIT_LOC_OFFS			1
+#define CCR_VEC_INIT_LOC_MASK			BIT1
+/* reset at 0x00000000 */
+#define CCR_VEC_INIT_LOC_0000			(0 << CCR_VEC_INIT_LOC_OFFS)
+/* reset at 0xFFFF0000 */
+#define CCR_VEC_INIT_LOC_FF00			(1 << CCR_VEC_INIT_LOC_OFFS)
+
+
+#define CCR_AHB_ERROR_PROP_OFFS			2
+#define CCR_AHB_ERROR_PROP_MASK			BIT2
+/* Erros are not propogated to AHB */
+#define CCR_AHB_ERROR_PROP_NO_INDICATE		(0 << CCR_AHB_ERROR_PROP_OFFS)
+/* Erros are propogated to AHB */
+#define CCR_AHB_ERROR_PROP_INDICATE		(1 << CCR_AHB_ERROR_PROP_OFFS)
+
+
+#define CCR_ENDIAN_INIT_OFFS			3
+#define CCR_ENDIAN_INIT_MASK			BIT3
+#define CCR_ENDIAN_INIT_LITTLE			(0 << CCR_ENDIAN_INIT_OFFS)
+#define CCR_ENDIAN_INIT_BIG			(1 << CCR_ENDIAN_INIT_OFFS)
+
+
+#define CCR_INCR_EN_OFFS			4
+#define CCR_INCR_EN_MASK			BIT4
+#define CCR_INCR_EN				BIT4
+
+
+#define CCR_NCB_BLOCKING_OFFS			5			
+#define CCR_NCB_BLOCKING_MASK			(1 << CCR_NCB_BLOCKING_OFFS)
+#define CCR_NCB_BLOCKING_NON			(0 << CCR_NCB_BLOCKING_OFFS)
+#define CCR_NCB_BLOCKING_EN			(1 << CCR_NCB_BLOCKING_OFFS)
+
+#define CCR_CPU_2_MBUSL_TICK_DRV_OFFS		8
+#define CCR_CPU_2_MBUSL_TICK_DRV_MASK		(0xF << CCR_CPU_2_MBUSL_TICK_DRV_OFFS)
+#define CCR_CPU_2_MBUSL_TICK_SMPL_OFFS		12
+#define CCR_CPU_2_MBUSL_TICK_SMPL_MASK		(0xF << CCR_CPU_2_MBUSL_TICK_SMPL_OFFS)
+#define CCR_ICACH_PREF_BUF_ENABLE		BIT16
+#define CCR_DCACH_PREF_BUF_ENABLE		BIT17
+
+/* Ratio options for CPU to DDR for 6281/6192/6190 */
+#define CPU_2_DDR_CLK_1x3	    4
+#define CPU_2_DDR_CLK_1x4	    6
+
+/* Ratio options for CPU to DDR for 6281 only */
+#define CPU_2_DDR_CLK_2x9	    7
+#define CPU_2_DDR_CLK_1x5	    8
+#define CPU_2_DDR_CLK_1x6	    9
+
+/* Ratio options for CPU to DDR for 6180 only */
+#define CPU_2_DDR_CLK_1x3_1	    0x5
+#define CPU_2_DDR_CLK_1x4_1	    0x6
+
+/* Default values for CPU to Mbus-L DDR Interface Tick Driver and 	*/
+/* CPU to Mbus-L Tick Sample fields in CPU config register		*/
+
+#define TICK_DRV_1x1	0
+#define TICK_DRV_1x2	0
+#define TICK_DRV_1x3	1
+#define TICK_DRV_1x4	2
+#define TICK_SMPL_1x1	0
+#define TICK_SMPL_1x2	1
+#define TICK_SMPL_1x3	0
+#define TICK_SMPL_1x4	0
+
+#define CPU_2_MBUSL_DDR_CLK_1x2						\
+		 ((TICK_DRV_1x2  << CCR_CPU_2_MBUSL_TICK_DRV_OFFS) | 	\
+		  (TICK_SMPL_1x2 << CCR_CPU_2_MBUSL_TICK_SMPL_OFFS))
+#define CPU_2_MBUSL_DDR_CLK_1x3						\
+		 ((TICK_DRV_1x3  << CCR_CPU_2_MBUSL_TICK_DRV_OFFS) | 	\
+		  (TICK_SMPL_1x3 << CCR_CPU_2_MBUSL_TICK_SMPL_OFFS))
+#define CPU_2_MBUSL_DDR_CLK_1x4						\
+		 ((TICK_DRV_1x4  << CCR_CPU_2_MBUSL_TICK_DRV_OFFS) | 	\
+		  (TICK_SMPL_1x4 << CCR_CPU_2_MBUSL_TICK_SMPL_OFFS))
+
+/* ARM Control and Status register */
+/* CPU_CTRL_STAT_REG (CCSR) */
+
+
+/*
+This is used to block PCI express\PCI from access Socrates/Feroceon GP
+while ARM boot is still in progress
+*/
+
+#define CCSR_PCI_ACCESS_OFFS			0
+#define CCSR_PCI_ACCESS_MASK			BIT0
+#define CCSR_PCI_ACCESS_ENABLE			(0 << CCSR_PCI_ACCESS_OFFS)
+#define CCSR_PCI_ACCESS_DISBALE			(1 << CCSR_PCI_ACCESS_OFFS)
+
+#define CCSR_ARM_RESET				BIT1
+#define CCSR_SELF_INT				BIT2
+#define CCSR_BIG_ENDIAN				BIT15
+
+
+/* RSTOUTn Mask Register */
+/* CPU_RSTOUTN_MASK_REG (CRMR) */
+
+#define CRMR_PEX_RST_OUT_OFFS			0
+#define CRMR_PEX_RST_OUT_MASK			BIT0
+#define CRMR_PEX_RST_OUT_ENABLE			(1 << CRMR_PEX_RST_OUT_OFFS)
+#define CRMR_PEX_RST_OUT_DISABLE		(0 << CRMR_PEX_RST_OUT_OFFS)
+
+#define CRMR_WD_RST_OUT_OFFS			1
+#define CRMR_WD_RST_OUT_MASK			BIT1
+#define CRMR_WD_RST_OUT_ENABLE			(1 << CRMR_WD_RST_OUT_OFFS)
+#define CRMR_WD_RST_OUT_DISBALE			(0 << CRMR_WD_RST_OUT_OFFS)			
+
+#define CRMR_SOFT_RST_OUT_OFFS			2
+#define CRMR_SOFT_RST_OUT_MASK			BIT2
+#define CRMR_SOFT_RST_OUT_ENABLE		(1 << CRMR_SOFT_RST_OUT_OFFS)
+#define CRMR_SOFT_RST_OUT_DISBALE		(0 << CRMR_SOFT_RST_OUT_OFFS)
+
+/* System Software Reset Register */
+/* CPU_SYS_SOFT_RST_REG (CSSRR) */
+
+#define CSSRR_SYSTEM_SOFT_RST			BIT0
+
+/* AHB to Mbus Bridge Interrupt Cause Register*/
+/* CPU_AHB_MBUS_CAUSE_INT_REG (CAMCIR) */
+
+#define CAMCIR_ARM_SELF_INT			BIT0
+#define CAMCIR_ARM_TIMER0_INT_REQ		BIT1
+#define CAMCIR_ARM_TIMER1_INT_REQ		BIT2
+#define CAMCIR_ARM_WD_TIMER_INT_REQ		BIT3
+
+
+/* AHB to Mbus Bridge Interrupt Mask Register*/
+/* CPU_AHB_MBUS_MASK_INT_REG (CAMMIR) */
+
+#define CAMCIR_ARM_SELF_INT_OFFS		0
+#define CAMCIR_ARM_SELF_INT_MASK		BIT0
+#define CAMCIR_ARM_SELF_INT_EN			(1 << CAMCIR_ARM_SELF_INT_OFFS)
+#define CAMCIR_ARM_SELF_INT_DIS			(0 << CAMCIR_ARM_SELF_INT_OFFS)
+
+
+#define CAMCIR_ARM_TIMER0_INT_REQ_OFFS		1
+#define CAMCIR_ARM_TIMER0_INT_REQ_MASK		BIT1
+#define CAMCIR_ARM_TIMER0_INT_REQ_EN		(1 << CAMCIR_ARM_TIMER0_INT_REQ_OFFS) 
+#define CAMCIR_ARM_TIMER0_INT_REQ_DIS		(0 << CAMCIR_ARM_TIMER0_INT_REQ_OFFS)
+
+#define CAMCIR_ARM_TIMER1_INT_REQ_OFFS		2
+#define CAMCIR_ARM_TIMER1_INT_REQ_MASK		BIT2
+#define CAMCIR_ARM_TIMER1_INT_REQ_EN		(1 << CAMCIR_ARM_TIMER1_INT_REQ_OFFS) 
+#define CAMCIR_ARM_TIMER1_INT_REQ_DIS		(0 << CAMCIR_ARM_TIMER1_INT_REQ_OFFS) 
+
+#define CAMCIR_ARM_WD_TIMER_INT_REQ_OFFS 	3
+#define CAMCIR_ARM_WD_TIMER_INT_REQ_MASK 	BIT3
+#define CAMCIR_ARM_WD_TIMER_INT_REQ_EN	 	(1 << CAMCIR_ARM_WD_TIMER_INT_REQ_OFFS) 
+#define CAMCIR_ARM_WD_TIMER_INT_REQ_DIS	 	(0 << CAMCIR_ARM_WD_TIMER_INT_REQ_OFFS) 
+
+/* CPU FTDLL Config register (CFCR) fields */
+#define CFCR_FTDLL_ICACHE_TAG_OFFS		0
+#define CFCR_FTDLL_ICACHE_TAG_MASK		(0x7F << CFCR_FTDLL_ICACHE_TAG_OFFS)
+#define CFCR_FTDLL_DCACHE_TAG_OFFS		8
+#define CFCR_FTDLL_DCACHE_TAG_MASK		(0x7F << CFCR_FTDLL_DCACHE_TAG_OFFS)
+#define CFCR_FTDLL_OVERWRITE_ENABLE		(1 << 15)
+/* For Orion 2 D2 only */
+#define CFCR_MRVL_CPU_ID_OFFS			16
+#define CFCR_MRVL_CPU_ID_MASK			(0x1 << CFCR_MRVL_CPU_ID_OFFS)
+#define CFCR_ARM_CPU_ID				(0x0 << CFCR_MRVL_CPU_ID_OFFS)
+#define CFCR_MRVL_CPU_ID			(0x1 << CFCR_MRVL_CPU_ID_OFFS)
+#define CFCR_VFP_SUB_ARC_NUM_OFFS		7
+#define CFCR_VFP_SUB_ARC_NUM_MASK		(0x1 << CFCR_VFP_SUB_ARC_NUM_OFFS)
+#define CFCR_VFP_SUB_ARC_NUM_1			(0x0 << CFCR_VFP_SUB_ARC_NUM_OFFS)
+#define CFCR_VFP_SUB_ARC_NUM_2			(0x1 << CFCR_VFP_SUB_ARC_NUM_OFFS)
+
+/* CPU_L2_CONFIG_REG fields */
+#ifdef MV_CPU_LE
+#define CL2CR_L2_ECC_EN_OFFS			2
+#define CL2CR_L2_WT_MODE_OFFS			4
+#else
+#define CL2CR_L2_ECC_EN_OFFS			26
+#define CL2CR_L2_WT_MODE_OFFS			28
+#endif
+
+#define CL2CR_L2_ECC_EN_MASK			(1 << CL2CR_L2_ECC_EN_OFFS)
+#define CL2CR_L2_WT_MODE_MASK			(1 << CL2CR_L2_WT_MODE_OFFS)
+
+/*******************************************/
+/* Main Interrupt Controller Registers Map */
+/*******************************************/
+
+#define CPU_MAIN_INT_CAUSE_REG			0x20200
+#define CPU_MAIN_IRQ_MASK_REG			0x20204
+#define CPU_MAIN_FIQ_MASK_REG			0x20208
+#define CPU_ENPOINT_MASK_REG			0x2020C
+#define CPU_MAIN_INT_CAUSE_HIGH_REG		0x20210
+#define CPU_MAIN_IRQ_MASK_HIGH_REG		0x20214
+#define CPU_MAIN_FIQ_MASK_HIGH_REG		0x20218
+#define CPU_ENPOINT_MASK_HIGH_REG		0x2021C
+
+
+/*******************************************/
+/* ARM Doorbell Registers Map		   */
+/*******************************************/
+
+#define CPU_HOST_TO_ARM_DRBL_REG		0x20400
+#define CPU_HOST_TO_ARM_MASK_REG		0x20404
+#define CPU_ARM_TO_HOST_DRBL_REG		0x20408
+#define CPU_ARM_TO_HOST_MASK_REG		0x2040C
+
+
+
+/* CPU control register map */
+/* Set bits means value is about to change according to new value */
+#define CPU_CONFIG_DEFAULT_MASK         	(CCR_VEC_INIT_LOC_MASK  | CCR_AHB_ERROR_PROP_MASK)      
+
+#define CPU_CONFIG_DEFAULT                      (CCR_VEC_INIT_LOC_FF00)
+                 
+/* CPU Control and status defaults */
+#define CPU_CTRL_STAT_DEFAULT_MASK              (CCSR_PCI_ACCESS_MASK)
+                                                                        
+
+#define CPU_CTRL_STAT_DEFAULT                   (CCSR_PCI_ACCESS_ENABLE)
+
+#endif /* __INCmvCpuIfRegsh */
+
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysAudio.c b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysAudio.c
new file mode 100644
index 0000000..769475f
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysAudio.c
@@ -0,0 +1,324 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+#include "mvSysAudio.h"
+
+/*******************************************************************************
+* mvAudioWinSet - Set AUDIO target address window
+*
+* DESCRIPTION:
+*       This function sets a peripheral target (e.g. SDRAM bank0, PCI_MEM0) 
+*       address window, also known as address decode window. 
+*       After setting this target window, the AUDIO will be able to access the 
+*       target within the address window. 
+*
+* INPUT:
+*       winNum      - AUDIO target address decode window number.
+*       pAddrDecWin - AUDIO target window data structure.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_ERROR if address window overlapps with other address decode windows.
+*       MV_BAD_PARAM if base address is invalid parameter or target is 
+*       unknown.
+*
+*******************************************************************************/
+MV_STATUS mvAudioWinSet(MV_U32 winNum, MV_AUDIO_DEC_WIN *pAddrDecWin)
+{
+    MV_TARGET_ATTRIB    targetAttribs;
+    MV_DEC_REGS         decRegs;
+
+    /* Parameter checking   */
+    if (winNum >= MV_AUDIO_MAX_ADDR_DECODE_WIN)
+    {
+        mvOsPrintf("%s: ERR. Invalid win num %d\n",__FUNCTION__, winNum);
+        return MV_BAD_PARAM;
+    }
+    
+    /* check if address is aligned to the size */
+    if(MV_IS_NOT_ALIGN(pAddrDecWin->addrWin.baseLow, pAddrDecWin->addrWin.size))
+    {
+		mvOsPrintf("mvAudioWinSet:Error setting AUDIO window %d to "\
+			   "target %s.\nAddress 0x%08x is unaligned to size 0x%x.\n",
+			   winNum,
+			   mvCtrlTargetNameGet(pAddrDecWin->target), 
+			   pAddrDecWin->addrWin.baseLow,
+			   pAddrDecWin->addrWin.size);
+		return MV_ERROR;
+    }
+
+    decRegs.baseReg = 0;
+    decRegs.sizeReg = 0;
+
+    if (MV_OK != mvCtrlAddrDecToReg(&(pAddrDecWin->addrWin),&decRegs))
+    {
+        mvOsPrintf("%s: mvCtrlAddrDecToReg Failed\n", __FUNCTION__);
+        return MV_ERROR;
+    }
+
+    mvCtrlAttribGet(pAddrDecWin->target, &targetAttribs);
+                                                                                                                         
+    /* set attributes */
+    decRegs.sizeReg &= ~MV_AUDIO_WIN_ATTR_MASK;
+    decRegs.sizeReg |= (targetAttribs.attrib << MV_AUDIO_WIN_ATTR_OFFSET);
+
+    /* set target ID */
+    decRegs.sizeReg &= ~MV_AUDIO_WIN_TARGET_MASK;
+    decRegs.sizeReg |= (targetAttribs.targetId << MV_AUDIO_WIN_TARGET_OFFSET);
+
+    if (pAddrDecWin->enable == MV_TRUE)
+    {
+        decRegs.sizeReg |= MV_AUDIO_WIN_ENABLE_MASK;
+    }
+    else
+    {
+        decRegs.sizeReg &= ~MV_AUDIO_WIN_ENABLE_MASK;
+    }
+
+    MV_REG_WRITE( MV_AUDIO_WIN_CTRL_REG(winNum), decRegs.sizeReg);
+    MV_REG_WRITE( MV_AUDIO_WIN_BASE_REG(winNum), decRegs.baseReg);
+    
+    return MV_OK;
+}
+
+/*******************************************************************************
+* mvAudioWinGet - Get AUDIO peripheral target address window.
+*
+* DESCRIPTION:
+*       Get AUDIO peripheral target address window.
+*
+* INPUT:
+*       winNum - AUDIO target address decode window number.
+*
+* OUTPUT:
+*       pAddrDecWin - AUDIO target window data structure.
+*
+* RETURN:
+*       MV_ERROR if register parameters are invalid.
+*
+*******************************************************************************/
+MV_STATUS mvAudioWinGet(MV_U32 winNum, MV_AUDIO_DEC_WIN *pAddrDecWin)
+{
+    MV_DEC_REGS         decRegs;
+    MV_TARGET_ATTRIB    targetAttrib;
+                                                                                                                         
+    /* Parameter checking   */
+    if (winNum >= MV_AUDIO_MAX_ADDR_DECODE_WIN)
+    {
+        mvOsPrintf("%s : ERR. Invalid winNum %d\n", 
+                    __FUNCTION__,  winNum);
+        return MV_NOT_SUPPORTED;
+    }
+
+    decRegs.baseReg = MV_REG_READ( MV_AUDIO_WIN_BASE_REG(winNum) );
+    decRegs.sizeReg = MV_REG_READ( MV_AUDIO_WIN_CTRL_REG(winNum) );
+ 
+    if (MV_OK != mvCtrlRegToAddrDec(&decRegs, &pAddrDecWin->addrWin) )
+    {
+        mvOsPrintf("%s: mvCtrlRegToAddrDec Failed\n", __FUNCTION__);
+        return MV_ERROR; 
+    }
+       
+    /* attrib and targetId */
+    targetAttrib.attrib = (decRegs.sizeReg & MV_AUDIO_WIN_ATTR_MASK) >> 
+		MV_AUDIO_WIN_ATTR_OFFSET;
+    targetAttrib.targetId = (decRegs.sizeReg & MV_AUDIO_WIN_TARGET_MASK) >> 
+		MV_AUDIO_WIN_TARGET_OFFSET;
+ 
+    pAddrDecWin->target = mvCtrlTargetGet(&targetAttrib);
+
+    /* Check if window is enabled   */
+    if(decRegs.sizeReg & MV_AUDIO_WIN_ENABLE_MASK) 
+    {
+        pAddrDecWin->enable = MV_TRUE;
+    }
+    else
+    {
+        pAddrDecWin->enable = MV_FALSE;
+    }
+    return MV_OK;
+}
+/*******************************************************************************
+* mvAudioAddrDecShow - Print the AUDIO address decode map.
+*
+* DESCRIPTION:
+*		This function print the AUDIO address decode map.
+*
+* INPUT:
+*       None.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       None.
+*
+*******************************************************************************/
+MV_VOID mvAudioAddrDecShow(MV_VOID)
+{
+
+	MV_AUDIO_DEC_WIN win;
+	int i;
+
+	if (MV_FALSE == mvCtrlPwrClckGet(AUDIO_UNIT_ID, 0)) 
+		return;
+
+
+	mvOsOutput( "\n" );
+	mvOsOutput( "AUDIO:\n" );
+	mvOsOutput( "----\n" );
+
+	for( i = 0; i < MV_AUDIO_MAX_ADDR_DECODE_WIN; i++ )
+	{
+            memset( &win, 0, sizeof(MV_AUDIO_DEC_WIN) );
+
+	    mvOsOutput( "win%d - ", i );
+
+	    if( mvAudioWinGet( i, &win ) == MV_OK )
+	    {
+	        if( win.enable )
+	        {
+                    mvOsOutput( "%s base %08x, ",
+                    mvCtrlTargetNameGet(win.target), win.addrWin.baseLow );
+                    mvOsOutput( "...." );
+
+                    mvSizePrint( win.addrWin.size );
+    
+		    mvOsOutput( "\n" );
+                }
+		else
+		mvOsOutput( "disable\n" );
+	    }
+	}
+}
+
+
+/*******************************************************************************
+* mvAudioWinInit - Initialize the integrated AUDIO target address window.
+*
+* DESCRIPTION:
+*       Initialize the AUDIO peripheral target address window.
+*
+* INPUT:
+*
+*
+* OUTPUT:
+*     
+*
+* RETURN:
+*       MV_ERROR if register parameters are invalid.
+*
+*******************************************************************************/
+MV_STATUS mvAudioInit(MV_VOID)
+{
+    int             winNum;
+    MV_AUDIO_DEC_WIN  audioWin;
+    MV_CPU_DEC_WIN  cpuAddrDecWin;
+    MV_U32          status;
+
+    mvAudioHalInit();
+
+    /* Initiate Audio address decode */
+
+    /* First disable all address decode windows */
+    for(winNum = 0; winNum < MV_AUDIO_MAX_ADDR_DECODE_WIN; winNum++)
+    {
+        MV_U32  regVal = MV_REG_READ(MV_AUDIO_WIN_CTRL_REG(winNum));
+        regVal &= ~MV_AUDIO_WIN_ENABLE_MASK;
+        MV_REG_WRITE(MV_AUDIO_WIN_CTRL_REG(winNum), regVal);
+    }
+
+    for(winNum = 0; winNum < MV_AUDIO_MAX_ADDR_DECODE_WIN; winNum++)
+    {
+
+		/* We will set the Window to DRAM_CS0 in default */
+		/* first get attributes from CPU If */
+		status = mvCpuIfTargetWinGet(SDRAM_CS0,
+									 &cpuAddrDecWin);
+	
+		if (MV_OK != status)
+		{
+				mvOsPrintf("%s: ERR. mvCpuIfTargetWinGet failed\n", __FUNCTION__);
+			return MV_ERROR;
+		}
+	
+		if (cpuAddrDecWin.enable == MV_TRUE)
+		{
+			audioWin.addrWin.baseHigh = cpuAddrDecWin.addrWin.baseHigh;
+			audioWin.addrWin.baseLow  = cpuAddrDecWin.addrWin.baseLow;
+			audioWin.addrWin.size     = cpuAddrDecWin.addrWin.size;
+			audioWin.enable           = MV_TRUE;
+			audioWin.target           = SDRAM_CS0;
+	
+			if(MV_OK != mvAudioWinSet(winNum, &audioWin))
+			{
+				return MV_ERROR;
+			}
+		}
+	}
+
+    return MV_OK;
+}
+
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysAudio.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysAudio.h
new file mode 100644
index 0000000..f59eb9a
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysAudio.h
@@ -0,0 +1,123 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+#ifndef __INCMVSysAudioH
+#define __INCMVSysAudioH
+
+#include "mvCommon.h"
+#include "audio/mvAudio.h"
+#include "ctrlEnv/mvCtrlEnvSpec.h"
+#include "ctrlEnv/sys/mvCpuIf.h"
+
+/***********************************/
+/* Audio Address Decoding registers*/
+/***********************************/
+
+#define MV_AUDIO_MAX_ADDR_DECODE_WIN 		2
+#define MV_AUDIO_RECORD_WIN_NUM			0
+#define MV_AUDIO_PLAYBACK_WIN_NUM		1
+
+#define MV_AUDIO_WIN_CTRL_REG(win)        (AUDIO_REG_BASE + 0xA04 + ((win)<<3))
+#define MV_AUDIO_WIN_BASE_REG(win)        (AUDIO_REG_BASE + 0xA00 + ((win)<<3))
+
+#define MV_AUDIO_RECORD_WIN_CTRL_REG		MV_AUDIO_WIN_CTRL_REG(MV_AUDIO_RECORD_WIN_NUM)
+#define MV_AUDIO_RECORD_WIN_BASE_REG		MV_AUDIO_WIN_BASE_REG(MV_AUDIO_RECORD_WIN_NUM)
+#define MV_AUDIO_PLAYBACK_WIN_CTRL_REG		MV_AUDIO_WIN_CTRL_REG(MV_AUDIO_PLAYBACK_WIN_NUM)
+#define MV_AUDIO_PLAYBACK_WIN_BASE_REG		MV_AUDIO_WIN_BASE_REG(MV_AUDIO_PLAYBACK_WIN_NUM)
+
+
+/* BITs in Windows 0-3 Control and Base Registers */
+#define MV_AUDIO_WIN_ENABLE_BIT               0
+#define MV_AUDIO_WIN_ENABLE_MASK              (1<<MV_AUDIO_WIN_ENABLE_BIT)
+
+#define MV_AUDIO_WIN_TARGET_OFFSET            4
+#define MV_AUDIO_WIN_TARGET_MASK              (0xF<<MV_AUDIO_WIN_TARGET_OFFSET)
+
+#define MV_AUDIO_WIN_ATTR_OFFSET              8
+#define MV_AUDIO_WIN_ATTR_MASK                (0xFF<<MV_AUDIO_WIN_ATTR_OFFSET)
+
+#define MV_AUDIO_WIN_SIZE_OFFSET              16
+#define MV_AUDIO_WIN_SIZE_MASK                (0xFFFF<<MV_AUDIO_WIN_SIZE_OFFSET)
+
+#define MV_AUDIO_WIN_BASE_OFFSET              16
+#define MV_AUDIO_WIN_BASE_MASK                (0xFFFF<<MV_AUDIO_WIN_BASE_OFFSET)
+
+
+typedef struct _mvAudioDecWin
+{
+    MV_TARGET     target;
+    MV_ADDR_WIN   addrWin;    /* An address window*/
+    MV_BOOL       enable;     /* Address decode window is enabled/disabled    */
+ 
+} MV_AUDIO_DEC_WIN;
+
+
+MV_STATUS mvAudioInit(MV_VOID);
+MV_STATUS mvAudioWinGet(MV_U32 winNum, MV_AUDIO_DEC_WIN *pAddrDecWin);
+MV_STATUS mvAudioWinSet(MV_U32 winNum, MV_AUDIO_DEC_WIN *pAddrDecWin);
+MV_STATUS mvAudioWinInit(MV_VOID);
+MV_VOID   mvAudioAddrDecShow(MV_VOID);
+
+
+#endif
+
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysCesa.c b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysCesa.c
new file mode 100644
index 0000000..84d0cd0
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysCesa.c
@@ -0,0 +1,382 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or
+modify this File in accordance with the terms and conditions of the General
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is
+available along with the File in the license.txt file or by writing to the Free
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt.
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY
+DISCLAIMED.  The GPL License provides additional details about this warranty
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or
+modify this File under the following licensing terms.
+Redistribution and use in source and binary forms, with or without modification,
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+        this list of conditions and the following disclaimer.
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution.
+
+    *   Neither the name of Marvell nor the names of its contributors may be
+        used to endorse or promote products derived from this software without
+        specific prior written permission.
+
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+#include "mvSysCesa.h"
+
+#if (MV_CESA_VERSION >= 2)
+MV_TARGET tdmaAddrDecPrioTable[] =
+{
+#if defined(MV_INCLUDE_SDRAM_CS0)
+    SDRAM_CS0,
+#endif
+#if defined(MV_INCLUDE_SDRAM_CS1)
+    SDRAM_CS1,
+#endif
+#if defined(MV_INCLUDE_SDRAM_CS2)
+    SDRAM_CS2,
+#endif
+#if defined(MV_INCLUDE_SDRAM_CS3)
+    SDRAM_CS3,
+#endif
+#if defined(MV_INCLUDE_PEX)
+    PEX0_MEM,
+#endif
+
+    TBL_TERM
+};
+
+/*******************************************************************************
+* mvCesaWinGet - Get TDMA target address window.
+*
+* DESCRIPTION:
+*       Get TDMA target address window.
+*
+* INPUT:
+*       winNum - TDMA target address decode window number.
+*
+* OUTPUT:
+*       pDecWin - TDMA target window data structure.
+*
+* RETURN:
+*       MV_ERROR if register parameters are invalid.
+*
+*******************************************************************************/
+static MV_STATUS mvCesaWinGet(MV_U32 winNum, MV_DEC_WIN *pDecWin)
+{                                                                                                                         
+    MV_DEC_WIN_PARAMS   winParam;
+    MV_U32              sizeReg, baseReg;
+
+    /* Parameter checking   */
+    if (winNum >= MV_CESA_TDMA_ADDR_DEC_WIN)
+    {
+        mvOsPrintf("%s : ERR. Invalid winNum %d\n", 
+                    __FUNCTION__, winNum);
+        return MV_NOT_SUPPORTED;
+    }
+
+    baseReg = MV_REG_READ( MV_CESA_TDMA_BASE_ADDR_REG(winNum) );
+    sizeReg = MV_REG_READ( MV_CESA_TDMA_WIN_CTRL_REG(winNum) );
+ 
+   /* Check if window is enabled   */
+    if(sizeReg & MV_CESA_TDMA_WIN_ENABLE_MASK) 
+    {
+        pDecWin->enable = MV_TRUE;
+
+        /* Extract window parameters from registers */
+        winParam.targetId = (sizeReg & MV_CESA_TDMA_WIN_TARGET_MASK) >> MV_CESA_TDMA_WIN_TARGET_OFFSET; 
+        winParam.attrib   = (sizeReg & MV_CESA_TDMA_WIN_ATTR_MASK) >> MV_CESA_TDMA_WIN_ATTR_OFFSET;
+        winParam.size     = (sizeReg & MV_CESA_TDMA_WIN_SIZE_MASK) >> MV_CESA_TDMA_WIN_SIZE_OFFSET;
+        winParam.baseAddr = (baseReg & MV_CESA_TDMA_WIN_BASE_MASK);
+
+        /* Translate the decode window parameters to address decode struct */
+        if (MV_OK != mvCtrlParamsToAddrDec(&winParam, pDecWin))
+        {
+            mvOsPrintf("Failed to translate register parameters to CESA address" \
+                       " decode window structure\n");
+            return MV_ERROR;        
+        }
+    }
+    else
+    {
+        pDecWin->enable = MV_FALSE;
+    }
+    return MV_OK;
+}
+
+/*******************************************************************************
+* cesaWinOverlapDetect - Detect CESA TDMA address windows overlapping
+*
+* DESCRIPTION:
+*       An unpredicted behaviur is expected in case TDMA address decode 
+*       windows overlapps.
+*       This function detects TDMA address decode windows overlapping of a 
+*       specified window. The function does not check the window itself for 
+*       overlapping. The function also skipps disabled address decode windows.
+*
+* INPUT:
+*       winNum      - address decode window number.
+*       pAddrDecWin - An address decode window struct.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_TRUE     - if the given address window overlap current address
+*                   decode map, 
+*       MV_FALSE    - otherwise, MV_ERROR if reading invalid data 
+*                   from registers.
+*
+*******************************************************************************/
+static MV_STATUS cesaWinOverlapDetect(MV_U32 winNum, MV_ADDR_WIN *pAddrWin)
+{
+    MV_U32          winNumIndex;
+    MV_DEC_WIN      addrDecWin;
+    
+    for(winNumIndex=0; winNumIndex<MV_CESA_TDMA_ADDR_DEC_WIN; winNumIndex++)
+    {
+        /* Do not check window itself       */
+        if (winNumIndex == winNum)
+        {
+            continue;
+        }
+
+        /* Get window parameters    */
+        if (MV_OK != mvCesaWinGet(winNumIndex, &addrDecWin))
+        {
+            mvOsPrintf("%s: ERR. TargetWinGet failed\n", __FUNCTION__);
+            return MV_ERROR;
+        }
+
+        /* Do not check disabled windows    */
+        if(addrDecWin.enable == MV_FALSE)
+        {
+            continue;
+        }
+
+        if (MV_TRUE == ctrlWinOverlapTest(pAddrWin, &(addrDecWin.addrWin)))
+        {
+            return MV_TRUE;
+        }        
+    }
+    return MV_FALSE;
+}
+
+/*******************************************************************************
+* mvCesaTdmaWinSet - Set CESA TDMA target address window
+*
+* DESCRIPTION:
+*       This function sets a peripheral target (e.g. SDRAM bank0, PCI_MEM0) 
+*       address window, also known as address decode window. 
+*       After setting this target window, the CESA TDMA will be able to access the 
+*       target within the address window. 
+*
+* INPUT:
+*       winNum      - CESA TDMA target address decode window number.
+*       pAddrDecWin - CESA TDMA target window data structure.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_ERROR        - if address window overlapps with other address decode windows.
+*       MV_BAD_PARAM    - if base address is invalid parameter or target is 
+*                       unknown.
+*
+*******************************************************************************/
+static MV_STATUS mvCesaTdmaWinSet(MV_U32 winNum, MV_DEC_WIN *pDecWin)
+{
+    MV_DEC_WIN_PARAMS   winParams;
+    MV_U32              sizeReg, baseReg;
+    
+    /* Parameter checking   */
+    if (winNum >= MV_CESA_TDMA_ADDR_DEC_WIN)
+    {
+        mvOsPrintf("mvCesaTdmaWinSet: ERR. Invalid win num %d\n",winNum);
+        return MV_BAD_PARAM;
+    }
+
+    /* Check if the requested window overlapps with current windows     */
+    if (MV_TRUE == cesaWinOverlapDetect(winNum, &pDecWin->addrWin))
+    {
+        mvOsPrintf("%s: ERR. Window %d overlap\n", __FUNCTION__, winNum);
+        return MV_ERROR;
+    }
+
+    /* check if address is aligned to the size */
+    if(MV_IS_NOT_ALIGN(pDecWin->addrWin.baseLow, pDecWin->addrWin.size))
+    {
+        mvOsPrintf("mvCesaTdmaWinSet: Error setting CESA TDMA window %d to "\
+                   "target %s.\nAddress 0x%08x is unaligned to size 0x%x.\n",
+                   winNum,
+                   mvCtrlTargetNameGet(pDecWin->target), 
+                   pDecWin->addrWin.baseLow,
+                   pDecWin->addrWin.size);
+        return MV_ERROR;
+    }
+
+    if(MV_OK != mvCtrlAddrDecToParams(pDecWin, &winParams))
+    {
+        mvOsPrintf("%s: mvCtrlAddrDecToParams Failed\n", __FUNCTION__);
+        return MV_ERROR;
+    }
+
+    /* set Size, Attributes and TargetID */
+    sizeReg = (((winParams.targetId << MV_CESA_TDMA_WIN_TARGET_OFFSET) & MV_CESA_TDMA_WIN_TARGET_MASK) |
+               ((winParams.attrib   << MV_CESA_TDMA_WIN_ATTR_OFFSET)   & MV_CESA_TDMA_WIN_ATTR_MASK)   |
+               ((winParams.size << MV_CESA_TDMA_WIN_SIZE_OFFSET) & MV_CESA_TDMA_WIN_SIZE_MASK));
+
+    if (pDecWin->enable == MV_TRUE)
+    {
+        sizeReg |= MV_CESA_TDMA_WIN_ENABLE_MASK;
+    }
+    else
+    {
+        sizeReg &= ~MV_CESA_TDMA_WIN_ENABLE_MASK;
+    }
+
+    /* Update Base value  */
+    baseReg = (winParams.baseAddr & MV_CESA_TDMA_WIN_BASE_MASK);     
+
+    MV_REG_WRITE( MV_CESA_TDMA_WIN_CTRL_REG(winNum), sizeReg);
+    MV_REG_WRITE( MV_CESA_TDMA_BASE_ADDR_REG(winNum), baseReg);
+        
+    return MV_OK;
+}
+
+
+static MV_STATUS   mvCesaTdmaAddrDecInit (void)
+{
+    MV_U32          winNum;
+    MV_STATUS       status;
+    MV_CPU_DEC_WIN  cpuAddrDecWin;
+    MV_DEC_WIN      cesaWin;
+    MV_U32          winPrioIndex = 0;
+
+    /* First disable all address decode windows */
+    for(winNum=0; winNum<MV_CESA_TDMA_ADDR_DEC_WIN; winNum++)
+    {
+        MV_REG_BIT_RESET(MV_CESA_TDMA_WIN_CTRL_REG(winNum), MV_CESA_TDMA_WIN_ENABLE_MASK);
+    }
+
+    /* Go through all windows in user table until table terminator      */
+    winNum = 0;
+    while( (tdmaAddrDecPrioTable[winPrioIndex] != TBL_TERM) && 
+           (winNum < MV_CESA_TDMA_ADDR_DEC_WIN) )    {
+
+        /* first get attributes from CPU If */
+        status = mvCpuIfTargetWinGet(tdmaAddrDecPrioTable[winPrioIndex], 
+                                     &cpuAddrDecWin);
+        if(MV_NO_SUCH == status){
+	    winPrioIndex++;
+            continue;
+	}
+
+        if (MV_OK != status)
+        {
+            mvOsPrintf("cesaInit: TargetWinGet failed. winNum=%d, winIdx=%d, target=%d, status=0x%x\n",
+                        winNum, winPrioIndex, tdmaAddrDecPrioTable[winPrioIndex], status);
+            return MV_ERROR;
+        }
+        if (cpuAddrDecWin.enable == MV_TRUE)
+        {
+            cesaWin.addrWin.baseHigh = cpuAddrDecWin.addrWin.baseHigh;
+            cesaWin.addrWin.baseLow  = cpuAddrDecWin.addrWin.baseLow;
+            cesaWin.addrWin.size     = cpuAddrDecWin.addrWin.size;
+            cesaWin.enable           = MV_TRUE;
+            cesaWin.target           = tdmaAddrDecPrioTable[winPrioIndex];
+
+#if defined(MV646xx) 
+            /* Get the default attributes for that target window */
+            mvCtrlDefAttribGet(cesaWin.target, &cesaWin.addrWinAttr);
+#endif /* MV646xx */ 
+
+            if(MV_OK != mvCesaTdmaWinSet(winNum, &cesaWin))
+            {
+                mvOsPrintf("mvCesaTdmaWinSet FAILED: winNum=%d\n",
+                           winNum);
+                return MV_ERROR;
+            }
+            winNum++;
+        }
+        winPrioIndex++;
+    }
+    return MV_OK;
+}
+#endif /* MV_CESA_VERSION >= 2 */
+
+
+
+
+MV_STATUS mvCesaInit (int numOfSession, int queueDepth, char* pSramBase, void *osHandle)
+{
+    MV_U32 cesaCryptEngBase;
+    MV_CPU_DEC_WIN addrDecWin;
+
+    if(sizeof(MV_CESA_SRAM_MAP) > MV_CESA_SRAM_SIZE)
+    {
+        mvOsPrintf("mvCesaInit: Wrong SRAM map - %ld > %d\n",
+                sizeof(MV_CESA_SRAM_MAP), MV_CESA_SRAM_SIZE);
+        return MV_FAIL;
+    }
+#if 0
+    if (mvCpuIfTargetWinGet(CRYPT_ENG, &addrDecWin) == MV_OK)
+        cesaCryptEngBase = addrDecWin.addrWin.baseLow;
+    else
+    {
+        mvOsPrintf("mvCesaInit: ERR. mvCpuIfTargetWinGet failed\n");
+        return MV_ERROR;
+    }
+#else
+        cesaCryptEngBase = (MV_U32)pSramBase;
+#endif     
+
+#if 0 /* Already done in the platform init */
+#if (MV_CESA_VERSION >= 2)
+    mvCesaTdmaAddrDecInit();
+#endif /* MV_CESA_VERSION >= 2 */
+#endif
+	return mvCesaHalInit(numOfSession, queueDepth, pSramBase, cesaCryptEngBase, 
+			     osHandle);
+
+}
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysCesa.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysCesa.h
new file mode 100644
index 0000000..73bcdc5
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysCesa.h
@@ -0,0 +1,100 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or
+modify this File in accordance with the terms and conditions of the General
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is
+available along with the File in the license.txt file or by writing to the Free
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt.
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY
+DISCLAIMED.  The GPL License provides additional details about this warranty
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or
+modify this File under the following licensing terms.
+Redistribution and use in source and binary forms, with or without modification,
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer.
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution.
+
+    *   Neither the name of Marvell nor the names of its contributors may be
+        used to endorse or promote products derived from this software without
+        specific prior written permission.
+
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+#ifndef __mvSysCesa_h__
+#define __mvSysCesa_h__
+
+
+#include "mvCommon.h"
+#include "cesa/mvCesa.h"
+#include "ctrlEnv/mvCtrlEnvSpec.h"
+#include "ctrlEnv/sys/mvCpuIf.h"
+
+/***************************** TDMA Registers *************************************/
+
+#define MV_CESA_TDMA_ADDR_DEC_WIN           4
+
+#define MV_CESA_TDMA_BASE_ADDR_REG(win)     (MV_CESA_TDMA_REG_BASE + 0xa00 + (win<<3))
+
+#define MV_CESA_TDMA_WIN_CTRL_REG(win)      (MV_CESA_TDMA_REG_BASE + 0xa04 + (win<<3))
+
+#define MV_CESA_TDMA_WIN_ENABLE_BIT         0
+#define MV_CESA_TDMA_WIN_ENABLE_MASK        (1 << MV_CESA_TDMA_WIN_ENABLE_BIT)
+
+#define MV_CESA_TDMA_WIN_TARGET_OFFSET      4 
+#define MV_CESA_TDMA_WIN_TARGET_MASK        (0xf << MV_CESA_TDMA_WIN_TARGET_OFFSET)
+
+#define MV_CESA_TDMA_WIN_ATTR_OFFSET        8 
+#define MV_CESA_TDMA_WIN_ATTR_MASK          (0xff << MV_CESA_TDMA_WIN_ATTR_OFFSET)
+
+#define MV_CESA_TDMA_WIN_SIZE_OFFSET        16
+#define MV_CESA_TDMA_WIN_SIZE_MASK          (0xFFFF << MV_CESA_TDMA_WIN_SIZE_OFFSET)
+
+#define MV_CESA_TDMA_WIN_BASE_OFFSET        16
+#define MV_CESA_TDMA_WIN_BASE_MASK          (0xFFFF << MV_CESA_TDMA_WIN_BASE_OFFSET)
+
+
+MV_STATUS   mvCesaInit (int numOfSession, int queueDepth, char* pSramBase, void *osHandle);
+
+#endif
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysDram.c b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysDram.c
new file mode 100644
index 0000000..6f76c2c
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysDram.c
@@ -0,0 +1,348 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+
+/* includes */
+
+#include "ddr2/mvDramIf.h"
+#include "ctrlEnv/sys/mvCpuIf.h"
+#include "ctrlEnv/sys/mvSysDram.h"
+
+/* #define MV_DEBUG */
+#ifdef MV_DEBUG
+#define DB(x) x
+#else
+#define DB(x)
+#endif
+
+static MV_BOOL sdramIfWinOverlap(MV_TARGET target, MV_ADDR_WIN *pAddrWin);
+
+/*******************************************************************************
+* mvDramIfWinSet - Set DRAM interface address decode window
+*
+* DESCRIPTION: 
+*       This function sets DRAM interface address decode window.
+*
+* INPUT:
+*	    target      - System target. Use only SDRAM targets.
+*       pAddrDecWin - SDRAM address window structure.
+*
+* OUTPUT:
+*       None
+*
+* RETURN:
+*       MV_BAD_PARAM if parameters are invalid or window is invalid, MV_OK
+*       otherwise.
+*******************************************************************************/
+MV_STATUS mvDramIfWinSet(MV_TARGET target, MV_DRAM_DEC_WIN *pAddrDecWin)
+{
+	MV_U32 baseReg=0,sizeReg=0;
+	MV_U32 baseToReg=0 , sizeToReg=0;
+
+    /* Check parameters */
+	if (!MV_TARGET_IS_DRAM(target))
+	{
+		mvOsPrintf("mvDramIfWinSet: target %d is not SDRAM\n", target);
+		return MV_BAD_PARAM;
+	}
+
+    /* Check if the requested window overlaps with current enabled windows	*/
+    if (MV_TRUE == sdramIfWinOverlap(target, &pAddrDecWin->addrWin))
+	{
+        mvOsPrintf("mvDramIfWinSet: ERR. Target %d overlaps\n", target);
+		return MV_BAD_PARAM;
+	}
+
+	/* check if address is aligned to the size */
+	if(MV_IS_NOT_ALIGN(pAddrDecWin->addrWin.baseLow, pAddrDecWin->addrWin.size))
+	{
+		mvOsPrintf("mvDramIfWinSet:Error setting DRAM interface window %d."\
+				   "\nAddress 0x%08x is unaligned to size 0x%x.\n",
+                   target, 
+				   pAddrDecWin->addrWin.baseLow,
+				   pAddrDecWin->addrWin.size);
+		return MV_ERROR;
+	}
+
+	/* read base register*/
+	baseReg = MV_REG_READ(SDRAM_BASE_ADDR_REG(0,target));
+
+	/* read size register */
+	sizeReg = MV_REG_READ(SDRAM_SIZE_REG(0,target));
+
+	/* BaseLow[31:16] => base register [31:16]		*/
+	baseToReg = pAddrDecWin->addrWin.baseLow & SCBAR_BASE_MASK;
+
+	/* Write to address decode Base Address Register                  */
+	baseReg &= ~SCBAR_BASE_MASK;
+	baseReg |= baseToReg;
+
+	/* Translate the given window size to register format			*/
+	sizeToReg = ctrlSizeToReg(pAddrDecWin->addrWin.size, SCSR_SIZE_ALIGNMENT);
+
+	/* Size parameter validity check.                                   */
+	if (-1 == sizeToReg)
+	{
+		mvOsPrintf("mvCtrlAddrDecToReg: ERR. Win %d size invalid.\n",target);
+		return MV_BAD_PARAM;
+	}
+
+	/* set size */
+	sizeReg &= ~SCSR_SIZE_MASK;
+	/* Size is located at upper 16 bits */
+	sizeReg |= (sizeToReg << SCSR_SIZE_OFFS);
+
+	/* enable/Disable */
+	if (MV_TRUE == pAddrDecWin->enable)
+	{
+		sizeReg |= SCSR_WIN_EN;
+	}
+	else
+	{
+		sizeReg &= ~SCSR_WIN_EN;
+	}
+
+	/* 3) Write to address decode Base Address Register                   */
+	MV_REG_WRITE(SDRAM_BASE_ADDR_REG(0,target), baseReg);
+
+	/* Write to address decode Size Register                        	*/
+	MV_REG_WRITE(SDRAM_SIZE_REG(0,target), sizeReg);
+	
+	return MV_OK;
+}
+/*******************************************************************************
+* mvDramIfWinGet - Get DRAM interface address decode window
+*
+* DESCRIPTION: 
+*       This function gets DRAM interface address decode window.
+*
+* INPUT:
+*	    target - System target. Use only SDRAM targets.
+*
+* OUTPUT:
+*       pAddrDecWin - SDRAM address window structure.
+*
+* RETURN:
+*       MV_BAD_PARAM if parameters are invalid or window is invalid, MV_OK
+*       otherwise.
+*******************************************************************************/
+MV_STATUS mvDramIfWinGet(MV_TARGET target, MV_DRAM_DEC_WIN *pAddrDecWin)
+{
+	MV_U32 baseReg,sizeReg;
+	MV_U32 sizeRegVal;
+	/* Check parameters */
+	if (!MV_TARGET_IS_DRAM(target))
+	{
+		mvOsPrintf("mvDramIfWinGet: target %d is Illigal\n", target);
+		return MV_ERROR;
+	}
+
+	/* Read base and size registers */
+	sizeReg = MV_REG_READ(SDRAM_SIZE_REG(0,target));
+	baseReg = MV_REG_READ(SDRAM_BASE_ADDR_REG(0,target));
+
+	sizeRegVal = (sizeReg & SCSR_SIZE_MASK) >> SCSR_SIZE_OFFS;
+
+	pAddrDecWin->addrWin.size = ctrlRegToSize(sizeRegVal,
+							SCSR_SIZE_ALIGNMENT);
+
+    	/* Check if ctrlRegToSize returned OK */
+	if (-1 == pAddrDecWin->addrWin.size)
+	{
+		mvOsPrintf("mvDramIfWinGet: size of target %d is Illigal\n", target);
+		return MV_ERROR;
+	}
+
+	/* Extract base address						*/
+	/* Base register [31:16] ==> baseLow[31:16] 		*/
+	pAddrDecWin->addrWin.baseLow = baseReg & SCBAR_BASE_MASK;
+
+	pAddrDecWin->addrWin.baseHigh =  0;
+
+
+	if (sizeReg & SCSR_WIN_EN)
+	{
+		pAddrDecWin->enable = MV_TRUE;
+	}
+	else
+	{
+		pAddrDecWin->enable = MV_FALSE;			
+	}
+
+	return MV_OK;
+}
+/*******************************************************************************
+* mvDramIfWinEnable - Enable/Disable SDRAM address decode window
+*
+* DESCRIPTION: 
+*		This function enable/Disable SDRAM address decode window.
+*
+* INPUT:
+*	    target - System target. Use only SDRAM targets.
+*
+* OUTPUT:
+*		None.
+*
+* RETURN:
+*		MV_ERROR in case function parameter are invalid, MV_OK otherewise.
+*
+*******************************************************************************/
+MV_STATUS mvDramIfWinEnable(MV_TARGET target, MV_BOOL enable)
+{
+	MV_DRAM_DEC_WIN 	addrDecWin;
+
+	/* Check parameters */
+	if (!MV_TARGET_IS_DRAM(target))
+	{
+		mvOsPrintf("mvDramIfWinEnable: target %d is Illigal\n", target);
+		return MV_ERROR;
+	}
+
+	if (enable == MV_TRUE) 
+	{   /* First check for overlap with other enabled windows				*/
+		if (MV_OK != mvDramIfWinGet(target, &addrDecWin))
+		{
+			mvOsPrintf("mvDramIfWinEnable:ERR. Getting target %d failed.\n", 
+                                                                        target);
+			return MV_ERROR;
+		}
+		/* Check for overlapping */
+		if (MV_FALSE == sdramIfWinOverlap(target, &(addrDecWin.addrWin)))
+		{
+			/* No Overlap. Enable address decode winNum window              */
+			MV_REG_BIT_SET(SDRAM_SIZE_REG(0,target), SCSR_WIN_EN);
+		}
+		else
+		{   /* Overlap detected	*/
+			mvOsPrintf("mvDramIfWinEnable: ERR. Target %d overlap detect\n",
+                                                                        target);
+			return MV_ERROR;
+		}
+	}
+	else
+	{   /* Disable address decode winNum window                             */
+		MV_REG_BIT_RESET(SDRAM_SIZE_REG(0, target), SCSR_WIN_EN);
+	}
+
+	return MV_OK;
+}
+
+/*******************************************************************************
+* sdramIfWinOverlap - Check if an address window overlap an SDRAM address window
+*
+* DESCRIPTION:
+*		This function scan each SDRAM address decode window to test if it 
+*		overlapps the given address windoow 
+*
+* INPUT:
+*       target      - SDRAM target where the function skips checking.
+*       pAddrDecWin - The tested address window for overlapping with 
+*					  SDRAM windows.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_TRUE if the given address window overlaps any enabled address
+*       decode map, MV_FALSE otherwise.
+*
+*******************************************************************************/
+static MV_BOOL sdramIfWinOverlap(MV_TARGET target, MV_ADDR_WIN *pAddrWin)
+{
+	MV_TARGET	targetNum;
+	MV_DRAM_DEC_WIN 	addrDecWin;
+	
+	for(targetNum = SDRAM_CS0; targetNum < MV_DRAM_MAX_CS ; targetNum++)
+	{
+		/* don't check our winNum or illegal targets */
+		if (targetNum == target)
+		{
+			continue;
+		}
+		
+		/* Get window parameters 	*/
+		if (MV_OK != mvDramIfWinGet(targetNum, &addrDecWin))
+		{
+			mvOsPrintf("sdramIfWinOverlap: ERR. TargetWinGet failed\n");
+			return MV_ERROR;
+		}
+	
+		/* Do not check disabled windows	*/
+		if (MV_FALSE == addrDecWin.enable)
+		{
+			continue;
+		}
+	
+		if(MV_TRUE == ctrlWinOverlapTest(pAddrWin, &addrDecWin.addrWin))
+		{                    
+			mvOsPrintf(
+			"sdramIfWinOverlap: Required target %d overlap winNum %d\n", 
+			target, targetNum);
+			return MV_TRUE;           
+		}
+	}
+	
+	return MV_FALSE;
+}
+
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysDram.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysDram.h
new file mode 100644
index 0000000..7bd9c9d
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysDram.h
@@ -0,0 +1,80 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+
+#ifndef __sysDram
+#define __sysDram
+
+/* This structure describes CPU interface address decode window               */
+typedef struct _mvDramIfDecWin 
+{
+	MV_ADDR_WIN   addrWin;    /* An address window*/
+	MV_BOOL       enable;     /* Address decode window is enabled/disabled    */
+}MV_DRAM_DEC_WIN;
+
+MV_STATUS mvDramIfWinSet(MV_TARGET target, MV_DRAM_DEC_WIN *pAddrDecWin);
+MV_STATUS mvDramIfWinGet(MV_TARGET target, MV_DRAM_DEC_WIN *pAddrDecWin);
+MV_STATUS mvDramIfWinEnable(MV_TARGET target, MV_BOOL enable);
+
+#endif
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysGbe.c b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysGbe.c
new file mode 100644
index 0000000..7f6e4a5
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysGbe.c
@@ -0,0 +1,658 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+
+#include "ctrlEnv/sys/mvSysGbe.h"
+
+
+
+typedef struct _mvEthDecWin
+{
+    MV_TARGET     target;
+    MV_ADDR_WIN   addrWin;  /* An address window*/
+    MV_BOOL       enable;   /* Address decode window is enabled/disabled */
+  
+}MV_ETH_DEC_WIN;
+
+MV_TARGET ethAddrDecPrioTap[] =
+{
+#if defined(MV_INCLUDE_SDRAM_CS0)
+        SDRAM_CS0,
+#endif
+#if defined(MV_INCLUDE_SDRAM_CS1)
+        SDRAM_CS1,
+#endif
+#if defined(MV_INCLUDE_SDRAM_CS2)
+        SDRAM_CS2,
+#endif
+#if defined(MV_INCLUDE_SDRAM_CS3)
+        SDRAM_CS3,
+#endif
+#if defined(MV_INCLUDE_DEVICE_CS0)
+        DEVICE_CS0,
+#endif
+#if defined(MV_INCLUDE_DEVICE_CS1)
+        DEVICE_CS1,
+#endif
+#if defined(MV_INCLUDE_DEVICE_CS2)
+        DEVICE_CS2,
+#endif
+#if defined(MV_INCLUDE_DEVICE_CS3)
+        DEVICE_CS3,
+#endif
+#if defined(MV_INCLUDE_PEX)
+        PEX0_IO,
+#endif
+        TBL_TERM
+};
+
+static MV_STATUS   ethWinOverlapDetect(int port, MV_U32 winNum, MV_ADDR_WIN *pAddrWin);
+static MV_STATUS   mvEthWinSet(int port, MV_U32 winNum, MV_ETH_DEC_WIN *pAddrDecWin);
+static MV_STATUS   mvEthWinGet(int port, MV_U32 winNum, MV_ETH_DEC_WIN *pAddrDecWin);
+
+                                                                                                                             
+/*******************************************************************************
+* mvEthWinInit - Initialize ETH address decode windows 
+*
+* DESCRIPTION:
+*               This function initialize ETH window decode unit. It set the 
+*               default address decode windows of the unit.
+*
+* INPUT:
+*       None.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_ERROR if setting fail.
+*******************************************************************************/
+/* Configure EthDrv memory map registes. */
+MV_STATUS 	mvEthWinInit (int port)
+{
+    MV_U32          winNum, status, winPrioIndex=0, i, regVal=0;
+    MV_ETH_DEC_WIN  ethWin;
+    MV_CPU_DEC_WIN  cpuAddrDecWin;
+    static MV_U32   accessProtReg = 0;
+
+#if (MV_ETH_VERSION <= 1)
+    static MV_BOOL  isFirst = MV_TRUE;
+
+    if(isFirst == MV_FALSE)
+    {
+        MV_REG_WRITE(ETH_ACCESS_PROTECT_REG(port), accessProtReg);
+        return MV_OK;
+    }
+    isFirst = MV_FALSE;
+#endif /* MV_GIGA_ETH_VERSION */
+
+    /* Initiate Ethernet address decode */
+
+    /* First disable all address decode windows */
+    for(winNum=0; winNum<ETH_MAX_DECODE_WIN; winNum++)
+    {
+        regVal |= MV_BIT_MASK(winNum);
+    }
+    MV_REG_WRITE(ETH_BASE_ADDR_ENABLE_REG(port), regVal);
+
+   /* Go through all windows in user table until table terminator      */
+    for (winNum=0; ((ethAddrDecPrioTap[winPrioIndex] != TBL_TERM) && 
+                    (winNum < ETH_MAX_DECODE_WIN)); )
+    {
+        /* first get attributes from CPU If */
+        status = mvCpuIfTargetWinGet(ethAddrDecPrioTap[winPrioIndex], 
+                                     &cpuAddrDecWin);
+
+        if(MV_NO_SUCH == status)
+        {
+            winPrioIndex++;
+            continue;
+        }
+		if (MV_OK != status)
+		{
+			mvOsPrintf("mvEthWinInit: ERR. mvCpuIfTargetWinGet failed\n");
+			return MV_ERROR;
+		}
+
+        if (cpuAddrDecWin.enable == MV_TRUE)
+        {
+            ethWin.addrWin.baseHigh = cpuAddrDecWin.addrWin.baseHigh;
+            ethWin.addrWin.baseLow = cpuAddrDecWin.addrWin.baseLow;
+            ethWin.addrWin.size = cpuAddrDecWin.addrWin.size;
+            ethWin.enable = MV_TRUE;
+            ethWin.target = ethAddrDecPrioTap[winPrioIndex];
+
+            if(MV_OK != mvEthWinSet(port, winNum, &ethWin))
+            {
+                mvOsPrintf("mvEthWinInit: ERR. mvEthWinSet failed winNum=%d\n",
+                           winNum);
+                return MV_ERROR;
+            }
+            winNum++;
+        }
+        winPrioIndex ++;
+    }
+
+    /* set full access to all windows. */
+    for(i=0; i<winNum; i++)
+    {
+        accessProtReg |= (FULL_ACCESS << (i*2));
+    }
+    MV_REG_WRITE(ETH_ACCESS_PROTECT_REG(port), accessProtReg);
+
+    return MV_OK;
+}
+
+/*******************************************************************************
+* mvEthWinSet - Set ETH target address window
+*
+* DESCRIPTION:
+*       This function sets a peripheral target (e.g. SDRAM bank0, PCI_MEM0)
+*       address window, also known as address decode window.
+*       After setting this target window, the ETH will be able to access the
+*       target within the address window.
+*
+* INPUT:
+*       winNum      - ETH to target address decode window number.
+*       pAddrDecWin - ETH target window data structure.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_ERROR if address window overlapps with other address decode windows.
+*       MV_BAD_PARAM if base address is invalid parameter or target is
+*       unknown.
+*
+*******************************************************************************/
+MV_STATUS mvEthWinSet(int port, MV_U32 winNum, MV_ETH_DEC_WIN *pAddrDecWin)
+{
+    MV_TARGET_ATTRIB    targetAttribs;
+    MV_DEC_REGS         decRegs;
+    
+    /* Parameter checking   */
+    if (winNum >= ETH_MAX_DECODE_WIN)
+    {
+        mvOsPrintf("mvEthWinSet: ERR. Invalid win num %d\n",winNum);
+        return MV_BAD_PARAM;
+    }    
+    
+    /* Check if the requested window overlapps with current windows     */
+    if (MV_TRUE == ethWinOverlapDetect(port, winNum, &pAddrDecWin->addrWin))
+    {
+        mvOsPrintf("mvEthWinSet: ERR. Window %d overlap\n", winNum);
+        return MV_ERROR;
+    }
+
+	/* check if address is aligned to the size */
+	if(MV_IS_NOT_ALIGN(pAddrDecWin->addrWin.baseLow, pAddrDecWin->addrWin.size))
+	{
+		mvOsPrintf("mvEthWinSet: Error setting Ethernet window %d to "\
+				   "target %s.\nAddress 0x%08x is unaligned to size 0x%x.\n",
+				   winNum,
+				   mvCtrlTargetNameGet(pAddrDecWin->target), 
+				   pAddrDecWin->addrWin.baseLow,
+				   pAddrDecWin->addrWin.size);
+		return MV_ERROR;
+	}
+
+    
+    decRegs.baseReg = MV_REG_READ(ETH_WIN_BASE_REG(port, winNum));
+    decRegs.sizeReg = MV_REG_READ(ETH_WIN_SIZE_REG(port, winNum));
+    
+    if (MV_OK != mvCtrlAddrDecToReg(&(pAddrDecWin->addrWin),&decRegs))
+    {
+        mvOsPrintf("mvEthWinSet:mvCtrlAddrDecToReg Failed\n");
+        return MV_ERROR;
+    }
+    
+    mvCtrlAttribGet(pAddrDecWin->target,&targetAttribs);
+    
+    /* set attributes */
+    decRegs.baseReg &= ~ETH_WIN_ATTR_MASK;
+    decRegs.baseReg |= targetAttribs.attrib << ETH_WIN_ATTR_OFFS;
+    /* set target ID */
+    decRegs.baseReg &= ~ETH_WIN_TARGET_MASK;
+    decRegs.baseReg |= targetAttribs.targetId << ETH_WIN_TARGET_OFFS;
+    
+    /* for the safe side we disable the window before writing the new
+    values */
+    mvEthWinEnable(port, winNum, MV_FALSE);
+    MV_REG_WRITE(ETH_WIN_BASE_REG(port, winNum), decRegs.baseReg);
+    
+    /* Write to address decode Size Register                            */
+    MV_REG_WRITE(ETH_WIN_SIZE_REG(port, winNum), decRegs.sizeReg);
+    
+    /* Enable address decode target window                              */
+    if (pAddrDecWin->enable == MV_TRUE)
+    {
+            mvEthWinEnable(port, winNum, MV_TRUE);
+    }
+    
+    return MV_OK;
+}
+
+/*******************************************************************************
+* mvETHWinGet - Get dma peripheral target address window.
+*
+* DESCRIPTION:
+*               Get ETH peripheral target address window.
+*
+* INPUT:
+*       winNum - ETH to target address decode window number.
+*
+* OUTPUT:
+*       pAddrDecWin - ETH target window data structure.
+*
+* RETURN:
+*       MV_ERROR if register parameters are invalid.
+*
+*******************************************************************************/
+MV_STATUS mvEthWinGet(int port, MV_U32 winNum, MV_ETH_DEC_WIN *pAddrDecWin)
+{
+    MV_DEC_REGS decRegs;
+    MV_TARGET_ATTRIB targetAttrib;
+    
+    /* Parameter checking   */
+    if (winNum >= ETH_MAX_DECODE_WIN)
+    {
+        mvOsPrintf("mvEthWinGet: ERR. Invalid winNum %d\n", winNum);
+        return MV_NOT_SUPPORTED;
+    }
+    
+    decRegs.baseReg =  MV_REG_READ(ETH_WIN_BASE_REG(port, winNum));
+    decRegs.sizeReg = MV_REG_READ(ETH_WIN_SIZE_REG(port, winNum));
+    
+    if (MV_OK != mvCtrlRegToAddrDec(&decRegs,&(pAddrDecWin->addrWin)))
+    {
+        mvOsPrintf("mvAhbToMbusWinGet: mvCtrlRegToAddrDec Failed \n");
+        return MV_ERROR;
+    }
+    
+    /* attrib and targetId */
+    targetAttrib.attrib = 
+     (decRegs.baseReg & ETH_WIN_ATTR_MASK) >> ETH_WIN_ATTR_OFFS;
+    targetAttrib.targetId = 
+     (decRegs.baseReg & ETH_WIN_TARGET_MASK) >> ETH_WIN_TARGET_OFFS;
+    
+    pAddrDecWin->target = mvCtrlTargetGet(&targetAttrib);
+    
+    /* Check if window is enabled   */
+    if (~(MV_REG_READ(ETH_BASE_ADDR_ENABLE_REG(port))) & (1 << winNum) )
+    {
+        pAddrDecWin->enable = MV_TRUE;
+    }
+    else
+    {
+        pAddrDecWin->enable = MV_FALSE;
+    }
+    
+        return MV_OK;
+}
+
+/*******************************************************************************
+* mvEthWinEnable - Enable/disable a ETH to target address window
+*
+* DESCRIPTION:
+*       This function enable/disable a ETH to target address window.
+*       According to parameter 'enable' the routine will enable the
+*       window, thus enabling ETH accesses (before enabling the window it is
+*       tested for overlapping). Otherwise, the window will be disabled.
+*
+* INPUT:
+*       winNum - ETH to target address decode window number.
+*       enable - Enable/disable parameter.
+*
+* OUTPUT:
+*       N/A
+*
+* RETURN:
+*       MV_ERROR if decode window number was wrong or enabled window overlapps.
+*
+*******************************************************************************/
+MV_STATUS mvEthWinEnable(int port, MV_U32 winNum,MV_BOOL enable)
+{
+    MV_ETH_DEC_WIN addrDecWin;
+
+    /* Parameter checking   */
+    if (winNum >= ETH_MAX_DECODE_WIN)
+    {
+        mvOsPrintf("mvEthTargetWinEnable:ERR. Invalid winNum%d\n",winNum);
+        return MV_ERROR;
+    }
+
+    if (enable == MV_TRUE)
+    {   /* First check for overlap with other enabled windows               */
+        /* Get current window */
+        if (MV_OK != mvEthWinGet(port, winNum, &addrDecWin))
+        {
+            mvOsPrintf("mvEthTargetWinEnable:ERR. targetWinGet fail\n");
+            return MV_ERROR;
+        }
+        /* Check for overlapping */
+        if (MV_FALSE == ethWinOverlapDetect(port, winNum, &(addrDecWin.addrWin)))
+        {
+            /* No Overlap. Enable address decode target window              */
+            MV_REG_BIT_RESET(ETH_BASE_ADDR_ENABLE_REG(port), (1 << winNum));
+        }
+        else
+        {   /* Overlap detected */
+            mvOsPrintf("mvEthTargetWinEnable:ERR. Overlap detected\n");
+            return MV_ERROR;
+        }
+    }
+    else
+    {   /* Disable address decode target window                             */
+        MV_REG_BIT_SET(ETH_BASE_ADDR_ENABLE_REG(port), (1 << winNum));
+    }
+    return MV_OK;
+}
+ 
+/*******************************************************************************
+* mvEthWinTargetGet - Get Window number associated with target
+*
+* DESCRIPTION:
+*
+* INPUT:
+*
+* OUTPUT:
+*
+* RETURN:
+*       window number
+*
+*******************************************************************************/
+MV_U32  mvEthWinTargetGet(int port, MV_TARGET target)
+{
+    MV_ETH_DEC_WIN decWin;
+    MV_U32 winNum;
+
+    /* Check parameters */
+    if (target >= MAX_TARGETS)
+    {
+        mvOsPrintf("mvAhbToMbusWinTargetGet: target %d is Illigal\n", target);
+        return 0xffffffff;
+    }
+
+    for (winNum=0; winNum<ETH_MAX_DECODE_WIN; winNum++)
+    {
+        if (mvEthWinGet(port, winNum,&decWin) != MV_OK)
+        {
+            mvOsPrintf("mvAhbToMbusWinTargetGet: window returned error\n");
+            return 0xffffffff;
+        }
+
+        if (decWin.enable == MV_TRUE)
+        {
+            if (decWin.target == target)
+            {
+                return winNum;
+            }  
+        }
+    }
+    return 0xFFFFFFFF;
+}
+ 
+/*******************************************************************************
+* mvEthProtWinSet - Set access protection of Ethernet to target window.
+*
+* DESCRIPTION:
+*       Each Ethernet port can be configured with access attributes for each 
+*       of the Ethenret to target windows (address decode windows). This
+*       function sets access attributes to a given window for the given channel.
+*
+* INPUTS:
+*       ethPort   - ETH channel number. See MV_ETH_CHANNEL enumerator.
+*       winNum - IETH to target address decode window number.
+*       access - IETH access rights. See MV_ACCESS_RIGHTS enumerator.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_ERROR in case window number is invalid or access right reserved.
+*
+*******************************************************************************/
+MV_STATUS mvEthProtWinSet(MV_U32 portNo, MV_U32 winNum, MV_ACCESS_RIGHTS access)
+{    
+    MV_U32 protReg;
+
+    /* Parameter checking   */
+    if(portNo >= mvCtrlEthMaxPortGet())
+    {
+        mvOsPrintf("mvEthProtWinSet:ERR. Invalid port number %d\n", portNo);
+        return MV_ERROR;
+    }
+    
+    if (winNum >= ETH_MAX_DECODE_WIN)
+    {
+            mvOsPrintf("mvEthProtWinSet:ERR. Invalid winNum%d\n",winNum);
+            return MV_ERROR;
+    }
+
+    if((access == ACC_RESERVED) || (access >= MAX_ACC_RIGHTS))
+    {
+        mvOsPrintf("mvEthProtWinSet:ERR. Inv access param %d\n", access);
+        return MV_ERROR;
+    }
+    /* Read current protection register */
+    protReg = MV_REG_READ(ETH_ACCESS_PROTECT_REG(portNo));
+                          
+    /* Clear protection window field */
+    protReg &= ~(ETH_PROT_WIN_MASK(winNum));
+
+    /* Set new protection field value */
+    protReg |= (access << (ETH_PROT_WIN_OFFS(winNum)));
+    
+    /* Write protection register back   */
+    MV_REG_WRITE(ETH_ACCESS_PROTECT_REG(portNo), protReg);
+
+    return MV_OK;
+}               
+
+/*******************************************************************************
+* ethWinOverlapDetect - Detect ETH address windows overlapping
+*
+* DESCRIPTION:
+*       An unpredicted behaviur is expected in case ETH address decode
+*       windows overlapps.
+*       This function detects ETH address decode windows overlapping of a
+*       specified window. The function does not check the window itself for
+*       overlapping. The function also skipps disabled address decode windows.
+*
+* INPUT:
+*       winNum      - address decode window number.
+*       pAddrDecWin - An address decode window struct.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_TRUE if the given address window overlap current address
+*       decode map, MV_FALSE otherwise, MV_ERROR if reading invalid data
+*       from registers.
+*
+*******************************************************************************/
+static MV_STATUS ethWinOverlapDetect(int port, MV_U32 winNum, MV_ADDR_WIN *pAddrWin)
+{
+    MV_U32              baseAddrEnableReg;
+    MV_U32              winNumIndex;
+    MV_ETH_DEC_WIN      addrDecWin;
+                                                                                                                             
+    /* Read base address enable register. Do not check disabled windows     */
+    baseAddrEnableReg = MV_REG_READ(ETH_BASE_ADDR_ENABLE_REG(port));
+                                                                                                                             
+    for (winNumIndex=0; winNumIndex<ETH_MAX_DECODE_WIN; winNumIndex++)
+    {
+        /* Do not check window itself           */
+        if (winNumIndex == winNum)
+        {
+            continue;
+        }
+    
+        /* Do not check disabled windows        */
+        if (baseAddrEnableReg & (1 << winNumIndex))
+        {
+            continue;
+        }
+    
+        /* Get window parameters        */
+        if (MV_OK != mvEthWinGet(port, winNumIndex, &addrDecWin))
+        {
+            mvOsPrintf("ethWinOverlapDetect: ERR. TargetWinGet failed\n");
+            return MV_ERROR;
+        }
+/*    
+        mvOsPrintf("ethWinOverlapDetect:\n
+            winNumIndex =%d baseHigh =0x%x baseLow=0x%x size=0x%x enable=0x%x\n",
+            winNumIndex,
+            addrDecWin.addrWin.baseHigh,
+            addrDecWin.addrWin.baseLow,
+            addrDecWin.addrWin.size,
+            addrDecWin.enable);
+*/
+        if (MV_TRUE == ctrlWinOverlapTest(pAddrWin, &(addrDecWin.addrWin)))
+        {
+            return MV_TRUE;
+        }
+    }
+    return MV_FALSE;
+}
+
+/*******************************************************************************
+* mvEthAddrDecShow - Print the Etherent address decode map.
+*
+* DESCRIPTION:
+*       This function print the Etherent address decode map.
+*
+* INPUT:
+*       None.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       None.
+*
+*******************************************************************************/
+void    mvEthPortAddrDecShow(int port)
+{
+    MV_ETH_DEC_WIN  win;
+    int             i;
+
+    mvOsOutput( "\n" );
+    mvOsOutput( "ETH %d:\n", port );
+    mvOsOutput( "----\n" );
+
+    for( i = 0; i < ETH_MAX_DECODE_WIN; i++ )
+    {
+        memset( &win, 0, sizeof(ETH_MAX_DECODE_WIN) );
+
+        mvOsOutput( "win%d - ", i );
+
+        if( mvEthWinGet(port, i, &win ) == MV_OK )
+        {
+            if( win.enable )
+            {
+                mvOsOutput( "%s base %08x, ",
+                mvCtrlTargetNameGet(win.target), win.addrWin.baseLow );
+                mvOsOutput( "...." );
+                mvSizePrint( win.addrWin.size );
+
+                mvOsOutput( "\n" );
+            }
+            else
+                mvOsOutput( "disable\n" );
+        }
+    }
+    return;
+}
+
+void    mvEthAddrDecShow(void)
+{
+    int port;
+
+    for(port=0; port<mvCtrlEthMaxPortGet(); port++)
+    {
+	if (MV_FALSE == mvCtrlPwrClckGet(ETH_GIG_UNIT_ID, port)) continue;
+    
+        mvEthPortAddrDecShow(port);
+    }
+}
+
+
+void    mvEthInit(void)
+{
+    MV_U32 port;
+
+    /* Power down all existing ports */
+    for(port=0; port<mvCtrlEthMaxPortGet(); port++)
+    {
+	    if (MV_FALSE == mvCtrlPwrClckGet(ETH_GIG_UNIT_ID, port)) 
+            continue;
+
+        mvEthPortPowerUp(port);
+	    mvEthWinInit(port);
+    }
+    mvEthHalInit();
+}
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysGbe.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysGbe.h
new file mode 100644
index 0000000..615af51
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysGbe.h
@@ -0,0 +1,113 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+        this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+#ifndef __INCmvSysGbeh
+#define __INCmvSysGbeh
+
+#include "mvCommon.h"
+#include "eth/mvEth.h"
+#include "ctrlEnv/mvCtrlEnvSpec.h"
+#include "ctrlEnv/sys/mvCpuIf.h"
+
+#define ETH_WIN_BASE_REG(port, win)         (MV_ETH_REG_BASE(port) + 0x200 + ((win)<<3))
+#define ETH_WIN_SIZE_REG(port, win)         (MV_ETH_REG_BASE(port) + 0x204 + ((win)<<3))
+#define ETH_WIN_REMAP_REG(port, win)        (MV_ETH_REG_BASE(port) + 0x280 + ((win)<<2))
+#define ETH_BASE_ADDR_ENABLE_REG(port)      (MV_ETH_REG_BASE(port) + 0x290)
+#define ETH_ACCESS_PROTECT_REG(port)        (MV_ETH_REG_BASE(port) + 0x294)
+
+/**** Address decode parameters ****/
+
+/* Ethernet Base Address Register bits */
+#define ETH_MAX_DECODE_WIN              6
+#define ETH_MAX_HIGH_ADDR_REMAP_WIN     4
+
+/* Ethernet Port Access Protect (EPAP) register */
+
+/* The target associated with this window*/
+#define ETH_WIN_TARGET_OFFS             0 
+#define ETH_WIN_TARGET_MASK             (0xf << ETH_WIN_TARGET_OFFS)
+/* The target attributes Associated with window */
+#define ETH_WIN_ATTR_OFFS               8 
+#define ETH_WIN_ATTR_MASK               (0xff << ETH_WIN_ATTR_OFFS)
+
+/* Ethernet Port Access Protect Register (EPAPR) */
+#define ETH_PROT_NO_ACCESS              NO_ACCESS_ALLOWED
+#define ETH_PROT_READ_ONLY              READ_ONLY
+#define ETH_PROT_FULL_ACCESS            FULL_ACCESS
+#define ETH_PROT_WIN_OFFS(winNum)       (2 * (winNum))
+#define ETH_PROT_WIN_MASK(winNum)       (0x3 << ETH_PROT_WIN_OFFS(winNum))
+
+MV_STATUS   mvEthWinInit (int port);
+MV_STATUS   mvEthWinEnable(int port, MV_U32 winNum, MV_BOOL enable);
+MV_U32      mvEthWinTargetGet(int port, MV_TARGET target);
+MV_STATUS mvEthProtWinSet(MV_U32 portNo, MV_U32 winNum, MV_ACCESS_RIGHTS
+		access);
+
+void        mvEthPortAddrDecShow(int port);
+
+MV_VOID     mvEthAddrDecShow(MV_VOID);
+
+void        mvEthInit(void);
+
+#endif
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysPex.c b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysPex.c
new file mode 100644
index 0000000..b0cb466
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysPex.c
@@ -0,0 +1,1697 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+#include "ctrlEnv/sys/mvSysPex.h"
+
+/* this structure describes the mapping between a Pex Window and a CPU target*/
+typedef struct _pexWinToTarget
+{
+	MV_TARGET target;
+	MV_BOOL	  enable;
+
+}PEX_WIN_TO_TARGET;
+
+/* this array is a priority array that define How Pex windows should be 
+configured , We have only 6 Pex Windows that can be configured , but we
+have maximum of 9 CPU target windows ! the following array is a priority
+array where the lowest index has the highest priotiy and the highest 
+index has the lowest priority of being cnfigured */
+
+MV_U32	pexDevBarPrioTable[] =
+{
+#if defined(MV_INCLUDE_DEVICE_CS0)
+    DEVICE_CS0,
+#endif
+#if defined(MV_INCLUDE_DEVICE_CS1)
+    DEVICE_CS1,
+#endif
+#if defined(MV_INCLUDE_DEVICE_CS2)
+    DEVICE_CS2,
+#endif                                               
+#if defined(MV_INCLUDE_DEVICE_CS3)
+    DEVICE_CS3,
+#endif
+/*
+#if defined(MV_INCLUDE_DEVICE_CS4)
+    DEVICE_CS4,
+#endif
+*/
+    TBL_TERM
+};
+
+
+/* PEX Wins registers offsets are inconsecutive. This struct describes WIN	*/
+/* register offsets	and its function where its is located.					*/
+/* Also, PEX address remap registers offsets are inconsecutive. This struct	*/
+/* describes address remap register offsets									*/
+typedef struct _pexWinRegInfo
+{
+    MV_U32 baseLowRegOffs;
+	MV_U32 baseHighRegOffs;
+	MV_U32 sizeRegOffs;
+	MV_U32 remapLowRegOffs;
+	MV_U32 remapHighRegOffs;
+
+}PEX_WIN_REG_INFO;
+
+static MV_STATUS pexWinOverlapDetect(MV_U32 pexIf, MV_U32 winNum,
+									 MV_ADDR_WIN *pAddrWin);
+static MV_STATUS pexWinRegInfoGet(MV_U32 pexIf, MV_U32 winNum,
+								  PEX_WIN_REG_INFO *pWinRegInfo);
+
+static MV_STATUS pexBarIsValid(MV_U32 baseLow, MV_U32 size);
+
+static MV_BOOL pexIsWinWithinBar(MV_U32 pexIf,MV_ADDR_WIN *pAddrWin);
+static MV_BOOL pexBarOverlapDetect(MV_U32 pexIf,MV_U32 barNum,
+								   MV_ADDR_WIN *pAddrWin);
+const MV_8* pexBarNameGet( MV_U32 bar );
+
+
+/*******************************************************************************
+* mvPexInit - Initialize PEX interfaces
+*
+* DESCRIPTION:
+*
+* This function is responsible of intialization of the Pex Interface , It 
+* configure the Pex Bars and Windows in the following manner:
+*
+*  Assumptions : 
+*				Bar0 is always internal registers bar
+*			    Bar1 is always the DRAM bar
+*				Bar2 is always the Device bar
+*
+*  1) Sets the Internal registers bar base by obtaining the base from
+*	  the CPU Interface
+*  2) Sets the DRAM bar base and size by getting the base and size from
+*     the CPU Interface when the size is the sum of all enabled DRAM 
+*	  chip selects and the base is the base of CS0 .
+*  3) Sets the Device bar base and size by getting these values from the 
+*     CPU Interface when the base is the base of the lowest base of the
+*     Device chip selects, and the 
+*
+*
+* INPUT:
+*
+*       pexIf   -  PEX interface number.
+*
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_OK if function success otherwise MV_ERROR or MV_BAD_PARAM
+*
+*******************************************************************************/
+MV_STATUS mvPexInit(MV_U32 pexIf, MV_PEX_TYPE pexType)
+{
+	MV_U32 	       		bar;
+	MV_U32		   	winNum;
+	MV_PEX_BAR	  	pexBar;
+	MV_PEX_DEC_WIN 		pexWin;
+	MV_CPU_DEC_WIN 		addrDecWin;
+	MV_TARGET 		target;
+	MV_U32			pexCurrWin=0;
+	MV_U32			status;
+	/* default and exapntion rom 
+	are always configured */
+
+#ifndef MV_DISABLE_PEX_DEVICE_BAR
+	MV_U32		   	winIndex;
+	MV_U32 		    	maxBase=0, sizeOfMaxBase=0;
+	MV_U32			pexStartWindow;
+#endif
+
+	/* Parameter checking   */
+	if(pexIf >= mvCtrlPexMaxIfGet())
+	{
+		mvOsPrintf("mvPexInit: ERR. Invalid PEX interface %d\n", pexIf);
+		return MV_BAD_PARAM;
+	}
+	
+	/* Enabled CPU access to PCI-Express */
+	mvCpuIfEnablePex(pexIf, pexType);
+
+    /* Start with bars */
+	/* First disable all PEX bars*/
+	for (bar = 0; bar < PEX_MAX_BARS; bar++)
+    {
+		if (PEX_INTER_REGS_BAR != bar)
+		{
+			if (MV_OK != mvPexBarEnable(pexIf, bar, MV_FALSE))
+			{
+				mvOsPrintf("mvPexInit:mvPexBarEnable bar =%d failed \n",bar);
+				return MV_ERROR;
+			}
+			
+		}
+
+	}
+
+	/* and disable all PEX target windows  */
+	for (winNum = 0; winNum < PEX_MAX_TARGET_WIN - 2; winNum++)
+    {
+		if (MV_OK != mvPexTargetWinEnable(pexIf, winNum, MV_FALSE))
+		{
+			mvOsPrintf("mvPexInit:mvPexTargetWinEnable winNum =%d failed \n",
+					   winNum);
+			return MV_ERROR;
+
+		}
+	}
+
+	/* Now, go through all bars*/
+
+
+
+/******************************************************************************/
+/*                       Internal registers bar                               */
+/******************************************************************************/
+	bar = PEX_INTER_REGS_BAR;
+
+	/* we only open the bar , no need to open windows for this bar */
+
+	/* first get the CS attribute from the CPU Interface */
+	if (MV_OK !=mvCpuIfTargetWinGet(INTER_REGS,&addrDecWin))
+	{
+		mvOsPrintf("mvPexInit: ERR. mvCpuIfTargetWinGet failed target =%d\n",INTER_REGS);
+		return MV_ERROR;
+	}
+
+	pexBar.addrWin.baseHigh = addrDecWin.addrWin.baseHigh;
+	pexBar.addrWin.baseLow = addrDecWin.addrWin.baseLow;
+	pexBar.addrWin.size = addrDecWin.addrWin.size;
+	pexBar.enable = MV_TRUE;
+
+	if (MV_OK != mvPexBarSet(pexIf, bar, &pexBar))
+	{
+		mvOsPrintf("mvPexInit: ERR. mvPexBarSet %d failed\n", bar);
+		return MV_ERROR;
+	}
+	
+/******************************************************************************/
+/*                                DRAM bar                                    */
+/******************************************************************************/
+
+	bar = PEX_DRAM_BAR;
+
+	pexBar.addrWin.size = 0;
+	
+	for (target = SDRAM_CS0;target < MV_DRAM_MAX_CS; target++ )
+	{
+
+		status = mvCpuIfTargetWinGet(target,&addrDecWin);
+
+		if((MV_NO_SUCH == status)&&(target != SDRAM_CS0))
+		{
+			continue;
+		}
+
+		/* first get attributes from CPU If */
+		if (MV_OK != status)
+		{
+			mvOsPrintf("mvPexInit: ERR. mvCpuIfTargetWinGet failed target =%d\n",target);
+			return MV_ERROR;
+		}
+		if (addrDecWin.enable == MV_TRUE)
+		{				
+			/* the base is the base of DRAM CS0 always */
+			if (SDRAM_CS0 == target )
+			{
+				pexBar.addrWin.baseHigh = addrDecWin.addrWin.baseHigh;
+				pexBar.addrWin.baseLow = addrDecWin.addrWin.baseLow;
+
+			}
+
+			/* increment the bar size to be the sum of the size of all
+			DRAM chips selecs */
+			pexBar.addrWin.size += addrDecWin.addrWin.size;
+
+			/* set a Pex window for this target ! 
+			DRAM CS always will have a Pex Window , and is not a 
+			part of the priority table */
+			pexWin.addrWin.baseHigh = addrDecWin.addrWin.baseHigh;
+			pexWin.addrWin.baseLow = addrDecWin.addrWin.baseLow;
+			pexWin.addrWin.size = addrDecWin.addrWin.size;
+			
+			/* we disable the windows at first because we are not
+			sure that it is witihin bar boundries */
+			pexWin.enable =MV_FALSE;
+			pexWin.target = target;
+			pexWin.targetBar = bar;
+
+			if (MV_OK != mvPexTargetWinSet(pexIf,pexCurrWin++,&pexWin))
+			{
+				mvOsPrintf("mvPexInit: ERR. mvPexTargetWinSet failed\n");
+				return MV_ERROR;
+			}
+		}
+	}
+
+	/* check if the size of the bar is illeggal */
+	if (-1 == ctrlSizeToReg(pexBar.addrWin.size, PXBCR_BAR_SIZE_ALIGNMENT))
+	{
+		/* try to get a good size */
+		pexBar.addrWin.size = ctrlSizeRegRoundUp(pexBar.addrWin.size,
+												 PXBCR_BAR_SIZE_ALIGNMENT);
+	}
+    
+	/* check if the size and base are valid */
+	if (MV_TRUE == pexBarOverlapDetect(pexIf,bar,&pexBar.addrWin))
+	{
+		mvOsPrintf("mvPexInit:Warning :Bar %d size is illigal\n",bar);
+		mvOsPrintf("it will be disabled\n");
+		mvOsPrintf("please check Pex and CPU windows configuration\n");
+	}
+	else
+	{
+		pexBar.enable = MV_TRUE;
+        
+		/* configure the bar */
+		if (MV_OK != mvPexBarSet(pexIf, bar, &pexBar))
+		{
+			mvOsPrintf("mvPexInit: ERR. mvPexBarSet %d failed\n", bar);
+			return MV_ERROR;
+		}
+	
+		/* after the bar was configured then we enable the Pex windows*/
+		for (winNum = 0;winNum < pexCurrWin ;winNum++)
+		{
+			if (MV_OK != mvPexTargetWinEnable(pexIf, winNum, MV_TRUE))
+			{
+				mvOsPrintf("mvPexInit: Can't enable window =%d\n",winNum);
+				return MV_ERROR;
+			}
+	
+		}
+	}
+
+/******************************************************************************/
+/*                              DEVICE bar                                    */
+/******************************************************************************/
+
+/* Open the Device BAR for non linux only */
+#ifndef MV_DISABLE_PEX_DEVICE_BAR 
+
+	/* then device  bar*/
+	bar = PEX_DEVICE_BAR;
+
+	/* save the starting window */
+	pexStartWindow = pexCurrWin;
+	pexBar.addrWin.size = 0;
+	pexBar.addrWin.baseLow = 0xffffffff;
+	pexBar.addrWin.baseHigh = 0;
+	maxBase = 0;
+
+	for (target = DEV_TO_TARGET(START_DEV_CS);target < DEV_TO_TARGET(MV_DEV_MAX_CS); target++ )
+	{
+		status = mvCpuIfTargetWinGet(target,&addrDecWin);
+
+		if (MV_NO_SUCH == status)
+		{
+			continue;
+		}
+
+		if (MV_OK != status)
+		{
+			mvOsPrintf("mvPexInit: ERR. mvCpuIfTargetWinGet failed target =%d\n",target);
+			return MV_ERROR;
+		}
+
+		if (addrDecWin.enable == MV_TRUE)
+		{				
+			/* get the minimum base */
+			if (addrDecWin.addrWin.baseLow < pexBar.addrWin.baseLow)
+			{
+				pexBar.addrWin.baseLow = addrDecWin.addrWin.baseLow;
+			}
+
+			/* get the maximum base */
+			if (addrDecWin.addrWin.baseLow > maxBase)
+			{
+				maxBase = addrDecWin.addrWin.baseLow;
+				sizeOfMaxBase = addrDecWin.addrWin.size;
+			}
+
+			/* search in the priority table for this target */
+			for (winIndex = 0; pexDevBarPrioTable[winIndex] != TBL_TERM;
+				 winIndex++)
+			{
+				if (pexDevBarPrioTable[winIndex] != target)
+				{
+					continue;
+				}
+				else if (pexDevBarPrioTable[winIndex] == target)
+				{
+					/*found it */
+
+					/* if the index of this target in the prio table is valid 
+					then we set the Pex window for this target, a valid index is 
+					an index that is lower than the number of the windows that
+					was not configured yet */
+
+					/* we subtract 2 always because the default and expantion
+					rom windows are always configured */
+					if ( pexCurrWin  < PEX_MAX_TARGET_WIN - 2)
+					{
+						/* set a Pex window for this target !  */
+						pexWin.addrWin.baseHigh = addrDecWin.addrWin.baseHigh;
+						pexWin.addrWin.baseLow = addrDecWin.addrWin.baseLow;
+						pexWin.addrWin.size = addrDecWin.addrWin.size;
+						
+						/* we disable the windows at first because we are not
+						sure that it is witihin bar boundries */
+						pexWin.enable = MV_FALSE;
+						pexWin.target = target;
+						pexWin.targetBar = bar;
+
+						if (MV_OK != mvPexTargetWinSet(pexIf,pexCurrWin++,
+													   &pexWin))
+						{
+							mvOsPrintf("mvPexInit: ERR. Window Set failed\n");
+							return MV_ERROR;
+						}
+					}
+				}
+			}
+		}
+	}
+
+	pexBar.addrWin.size = maxBase - pexBar.addrWin.baseLow + sizeOfMaxBase;
+	pexBar.enable = MV_TRUE;
+
+	/* check if the size of the bar is illegal */
+	if (-1 == ctrlSizeToReg(pexBar.addrWin.size, PXBCR_BAR_SIZE_ALIGNMENT))
+	{
+		/* try to get a good size */
+		pexBar.addrWin.size = ctrlSizeRegRoundUp(pexBar.addrWin.size,
+												 PXBCR_BAR_SIZE_ALIGNMENT);
+	}
+
+	/* check if the size and base are valid */
+	if (MV_TRUE == pexBarOverlapDetect(pexIf,bar,&pexBar.addrWin))
+	{
+		mvOsPrintf("mvPexInit:Warning :Bar %d size is illigal\n",bar);
+		mvOsPrintf("it will be disabled\n");
+		mvOsPrintf("please check Pex and CPU windows configuration\n");
+	}
+	else
+	{
+		if (MV_OK != mvPexBarSet(pexIf, bar, &pexBar))
+		{
+			mvOsPrintf("mvPexInit: ERR. mvPexBarSet %d failed\n", bar);
+			return MV_ERROR;
+		}
+
+		/* now enable the windows */
+		for (winNum = pexStartWindow; winNum < pexCurrWin ; winNum++)
+		{
+			if (MV_OK != mvPexTargetWinEnable(pexIf, winNum, MV_TRUE))
+			{
+				mvOsPrintf("mvPexInit:mvPexTargetWinEnable winNum =%d failed \n",
+						   winNum);
+				return MV_ERROR;
+			}
+		}
+	}
+
+#endif
+
+	return mvPexHalInit(pexIf, pexType);
+
+}
+
+/*******************************************************************************
+* mvPexTargetWinSet - Set PEX to peripheral target address window BAR
+*
+* DESCRIPTION:
+*
+* INPUT:
+*
+* OUTPUT:
+*       N/A
+*
+* RETURN:
+*       MV_OK if PEX BAR target window was set correctly, 
+*		MV_BAD_PARAM on bad params 
+*       MV_ERROR otherwise 
+*       (e.g. address window overlapps with other active PEX target window).
+*
+*******************************************************************************/
+MV_STATUS mvPexTargetWinSet(MV_U32 pexIf, MV_U32 winNum, 
+                            MV_PEX_DEC_WIN *pAddrDecWin)
+{
+
+	MV_DEC_REGS decRegs;
+	PEX_WIN_REG_INFO winRegInfo;
+	MV_TARGET_ATTRIB targetAttribs;
+
+	/* Parameter checking   */
+	if(pexIf >= mvCtrlPexMaxIfGet())
+	{
+		mvOsPrintf("mvPexTargetWinSet: ERR. Invalid PEX interface %d\n", pexIf);
+		return MV_BAD_PARAM;
+	}
+
+	if (winNum >= PEX_MAX_TARGET_WIN)
+	{
+		mvOsPrintf("mvPexTargetWinSet: ERR. Invalid PEX winNum %d\n", winNum);
+		return MV_BAD_PARAM;
+
+	}
+
+	/* get the pex Window registers offsets */
+	pexWinRegInfoGet(pexIf,winNum,&winRegInfo);
+
+
+	if (MV_TRUE == pAddrDecWin->enable)
+	{
+
+		/* 2) Check if the requested window overlaps with current windows  */
+		if (MV_TRUE == pexWinOverlapDetect(pexIf,winNum, &pAddrDecWin->addrWin))
+		{
+			mvOsPrintf("mvPexTargetWinSet: ERR. Target %d overlap\n", winNum);
+			return MV_BAD_PARAM;
+		}
+	
+		/* 2) Check if the requested window overlaps with current windows  */
+		if (MV_FALSE == pexIsWinWithinBar(pexIf,&pAddrDecWin->addrWin))
+		{
+			mvOsPrintf("mvPexTargetWinSet: Win %d should be in bar boundries\n",
+					   winNum);
+			return MV_BAD_PARAM;
+		}
+
+	}
+
+
+
+	/* read base register*/
+	
+	if (winRegInfo.baseLowRegOffs)
+	{
+		decRegs.baseReg = MV_REG_READ(winRegInfo.baseLowRegOffs);
+	}
+	else
+	{
+		decRegs.baseReg = 0;
+	}
+
+	if (winRegInfo.sizeRegOffs)
+	{
+		decRegs.sizeReg = MV_REG_READ(winRegInfo.sizeRegOffs);
+	}
+	else
+	{
+		decRegs.sizeReg =0;
+	}
+	
+	if (MV_OK != mvCtrlAddrDecToReg(&(pAddrDecWin->addrWin),&decRegs))
+	{
+		mvOsPrintf("mvPexTargetWinSet:mvCtrlAddrDecToReg Failed\n");
+		return MV_ERROR;		
+	}
+
+	/* enable\Disable */
+	if (MV_TRUE == pAddrDecWin->enable)
+	{
+		decRegs.sizeReg |= PXWCR_WIN_EN;
+	}
+	else
+	{
+		decRegs.sizeReg &= ~PXWCR_WIN_EN;
+	}
+
+
+	/* clear bit location */
+	decRegs.sizeReg &= ~PXWCR_WIN_BAR_MAP_MASK;
+
+	/* set bar Mapping */
+	if (pAddrDecWin->targetBar == 1)
+	{
+		decRegs.sizeReg |= PXWCR_WIN_BAR_MAP_BAR1;
+	}
+	else if (pAddrDecWin->targetBar == 2)
+	{
+		decRegs.sizeReg |= PXWCR_WIN_BAR_MAP_BAR2;
+	}
+
+	mvCtrlAttribGet(pAddrDecWin->target,&targetAttribs);
+
+	/* set attributes */
+	decRegs.sizeReg &= ~PXWCR_ATTRIB_MASK;
+	decRegs.sizeReg |= targetAttribs.attrib << PXWCR_ATTRIB_OFFS;
+	/* set target ID */
+	decRegs.sizeReg &= ~PXWCR_TARGET_MASK;
+	decRegs.sizeReg |= targetAttribs.targetId << PXWCR_TARGET_OFFS;
+
+
+	/* 3) Write to address decode Base Address Register                   */
+
+	if (winRegInfo.baseLowRegOffs)
+	{
+		MV_REG_WRITE(winRegInfo.baseLowRegOffs, decRegs.baseReg);
+	}
+
+	/* write size reg */
+	if (winRegInfo.sizeRegOffs)
+	{
+		if ((MV_PEX_WIN_DEFAULT == winNum)||
+			(MV_PEX_WIN_EXP_ROM == winNum))
+		{
+			/* clear size because there is no size field*/
+			decRegs.sizeReg &= ~PXWCR_SIZE_MASK;
+
+			/* clear enable because there is no enable field*/
+			decRegs.sizeReg &= ~PXWCR_WIN_EN;
+
+		}
+
+		MV_REG_WRITE(winRegInfo.sizeRegOffs, decRegs.sizeReg);
+	}
+
+
+    return MV_OK;
+
+}
+
+/*******************************************************************************
+* mvPexTargetWinGet - Get PEX to peripheral target address window
+*
+* DESCRIPTION:
+*		Get the PEX to peripheral target address window BAR.
+*
+* INPUT:
+*       pexIf - PEX interface number.
+*       bar   - BAR to be accessed by slave.
+*
+* OUTPUT:
+*       pAddrBarWin - PEX target window information data structure.
+*
+* RETURN:
+*       MV_BAD_PARAM for bad parameters ,MV_ERROR on error ! otherwise MV_OK
+*
+*******************************************************************************/
+MV_STATUS mvPexTargetWinGet(MV_U32 pexIf, MV_U32 winNum, 
+                            MV_PEX_DEC_WIN *pAddrDecWin)
+{
+	MV_TARGET_ATTRIB targetAttrib;
+	MV_DEC_REGS decRegs;
+
+	PEX_WIN_REG_INFO winRegInfo;
+
+	/* Parameter checking   */
+	if(pexIf >= mvCtrlPexMaxIfGet())
+	{
+		mvOsPrintf("mvPexTargetWinGet: ERR. Invalid PEX interface %d\n", pexIf);
+		return MV_BAD_PARAM;
+	}
+
+	if (winNum >= PEX_MAX_TARGET_WIN)
+	{
+		mvOsPrintf("mvPexTargetWinGet: ERR. Invalid PEX winNum %d\n", winNum);
+		return MV_BAD_PARAM;
+
+	}
+
+	/* get the pex Window registers offsets */
+	pexWinRegInfoGet(pexIf,winNum,&winRegInfo);
+
+	/* read base register*/
+	if (winRegInfo.baseLowRegOffs)
+	{
+		decRegs.baseReg = MV_REG_READ(winRegInfo.baseLowRegOffs);
+	}
+	else
+	{
+		decRegs.baseReg = 0;
+	}
+
+	/* read size reg */
+	if (winRegInfo.sizeRegOffs)
+	{
+		decRegs.sizeReg = MV_REG_READ(winRegInfo.sizeRegOffs);
+	}
+	else
+	{
+		decRegs.sizeReg =0;
+	}
+
+	if (MV_OK != mvCtrlRegToAddrDec(&decRegs,&(pAddrDecWin->addrWin)))
+	{
+		mvOsPrintf("mvPexTargetWinGet: mvCtrlRegToAddrDec Failed \n");
+		return MV_ERROR;
+
+	}
+
+	if (decRegs.sizeReg & PXWCR_WIN_EN)
+	{
+		pAddrDecWin->enable = MV_TRUE;
+	}
+	else
+	{
+		pAddrDecWin->enable = MV_FALSE;	  
+
+	}
+
+
+	#if 0
+    if (-1 == pAddrDecWin->addrWin.size)
+	{
+		return MV_ERROR;
+	}
+	#endif
+
+
+	/* get target bar */
+	if ((decRegs.sizeReg & PXWCR_WIN_BAR_MAP_MASK) == PXWCR_WIN_BAR_MAP_BAR1 )
+	{
+		pAddrDecWin->targetBar = 1;
+	} 
+	else if ((decRegs.sizeReg & PXWCR_WIN_BAR_MAP_MASK) == 
+			 PXWCR_WIN_BAR_MAP_BAR2 )
+	{
+		pAddrDecWin->targetBar = 2;
+	}
+
+	/* attrib and targetId */
+	pAddrDecWin->attrib = (decRegs.sizeReg & PXWCR_ATTRIB_MASK) >> 
+													PXWCR_ATTRIB_OFFS;
+	pAddrDecWin->targetId = (decRegs.sizeReg & PXWCR_TARGET_MASK) >> 
+													PXWCR_TARGET_OFFS;
+
+	targetAttrib.attrib = pAddrDecWin->attrib;
+	targetAttrib.targetId = pAddrDecWin->targetId;
+
+	pAddrDecWin->target = mvCtrlTargetGet(&targetAttrib);
+
+	return MV_OK;
+
+}
+
+
+/*******************************************************************************
+* mvPexTargetWinEnable - Enable/disable a PEX BAR window
+*
+* DESCRIPTION:
+*       This function enable/disable a PEX BAR window.
+*       if parameter 'enable' == MV_TRUE the routine will enable the 
+*       window, thus enabling PEX accesses for that BAR (before enabling the 
+*       window it is tested for overlapping). Otherwise, the window will 
+*       be disabled.
+*
+* INPUT:
+*       pexIf  - PEX interface number.
+*       bar    - BAR to be accessed by slave.
+*       enable - Enable/disable parameter.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_BAD_PARAM for bad parameters ,MV_ERROR on error ! otherwise MV_OK
+*
+*******************************************************************************/
+MV_STATUS mvPexTargetWinEnable(MV_U32 pexIf,MV_U32 winNum, MV_BOOL enable)
+{
+	PEX_WIN_REG_INFO winRegInfo;
+	MV_PEX_DEC_WIN addrDecWin;
+
+	/* Parameter checking   */
+	if(pexIf >= mvCtrlPexMaxIfGet())
+	{
+		mvOsPrintf("mvPexTargetWinEnable: ERR. Invalid PEX If %d\n", pexIf);
+		return MV_BAD_PARAM;
+	}
+
+	if (winNum >= PEX_MAX_TARGET_WIN)
+	{
+		mvOsPrintf("mvPexTargetWinEnable ERR. Invalid PEX winNum %d\n", winNum);
+		return MV_BAD_PARAM;
+
+	}
+
+
+	/* get the pex Window registers offsets */
+	pexWinRegInfoGet(pexIf,winNum,&winRegInfo);
+
+
+	/* if the address windows is disabled , we only disable the appropriare
+	pex window and ignore other settings */
+
+	if (MV_FALSE == enable)
+	{
+
+		/* this is not relevant to default and expantion rom
+		windows */
+		if (winRegInfo.sizeRegOffs)
+		{
+			if ((MV_PEX_WIN_DEFAULT != winNum)&&
+				(MV_PEX_WIN_EXP_ROM != winNum))
+			{
+				MV_REG_BIT_RESET(winRegInfo.sizeRegOffs, PXWCR_WIN_EN);
+			}
+		}
+
+	}
+	else
+	{
+		if (MV_OK != mvPexTargetWinGet(pexIf,winNum, &addrDecWin))
+		{
+			mvOsPrintf("mvPexTargetWinEnable: mvPexTargetWinGet Failed\n");
+			return MV_ERROR;
+		}
+
+		/* Check if the requested window overlaps with current windows	*/
+		if (MV_TRUE == pexWinOverlapDetect(pexIf,winNum, &addrDecWin.addrWin))
+		{
+			mvOsPrintf("mvPexTargetWinEnable: ERR. Target %d overlap\n", winNum);
+			return MV_BAD_PARAM;
+		}
+
+		if (MV_FALSE == pexIsWinWithinBar(pexIf,&addrDecWin.addrWin))
+		{
+			mvOsPrintf("mvPexTargetWinEnable: Win %d should be in bar boundries\n",
+					   winNum);
+			return MV_BAD_PARAM;
+		}
+
+
+		/* this is not relevant to default and expantion rom
+		windows */
+		if (winRegInfo.sizeRegOffs)
+		{
+			if ((MV_PEX_WIN_DEFAULT != winNum)&&
+				(MV_PEX_WIN_EXP_ROM != winNum))
+			{
+				MV_REG_BIT_SET(winRegInfo.sizeRegOffs, PXWCR_WIN_EN);
+			}
+		}
+
+
+	}
+
+	return MV_OK;
+
+}
+
+
+
+/*******************************************************************************
+* mvPexTargetWinRemap - Set PEX to target address window remap.
+*
+* DESCRIPTION:
+*       The PEX interface supports remap of the BAR original address window.
+*       For each BAR it is possible to define a remap address. For example
+*       an address 0x12345678 that hits BAR 0x10 (SDRAM CS[0]) will be modified
+*       according to remap register but will also be targeted to the 
+*       SDRAM CS[0].
+*
+* INPUT:
+*       pexIf    - PEX interface number.
+*       bar      - Peripheral target enumerator accessed by slave.
+*       pAddrWin - Address window to be checked.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_BAD_PARAM for bad parameters ,MV_ERROR on error ! otherwise MV_OK
+*
+*******************************************************************************/
+MV_STATUS mvPexTargetWinRemap(MV_U32 pexIf, MV_U32 winNum, 
+                           MV_PEX_REMAP_WIN *pAddrWin)
+{
+
+	PEX_WIN_REG_INFO winRegInfo;
+	
+	/* Parameter checking   */
+	if (pexIf >= mvCtrlPexMaxIfGet())
+	{
+		mvOsPrintf("mvPexTargetWinRemap: ERR. Invalid PEX interface num %d\n", 
+																		pexIf);
+		return MV_BAD_PARAM;
+	}
+	if (MV_PEX_WIN_DEFAULT == winNum)
+	{
+		mvOsPrintf("mvPexTargetWinRemap: ERR. Invalid PEX win num %d\n", 
+																		winNum);
+		return MV_BAD_PARAM;
+
+	}
+
+	if (MV_IS_NOT_ALIGN(pAddrWin->addrWin.baseLow, PXWRR_REMAP_ALIGNMENT))
+	{
+		mvOsPrintf("mvPexTargetWinRemap: Error remap PEX interface %d win %d."\
+				   "\nAddress 0x%08x is unaligned to size 0x%x.\n",
+				   pexIf,
+				   winNum,
+                   pAddrWin->addrWin.baseLow,
+				   pAddrWin->addrWin.size);
+		
+		return MV_ERROR;
+	}
+
+	pexWinRegInfoGet(pexIf, winNum, &winRegInfo);
+
+	/* Set remap low register value */
+	MV_REG_WRITE(winRegInfo.remapLowRegOffs, pAddrWin->addrWin.baseLow);
+	
+	/* Skip base high settings if the BAR has only base low (32-bit)		*/
+	if (0 != winRegInfo.remapHighRegOffs)
+	{
+		MV_REG_WRITE(winRegInfo.remapHighRegOffs, pAddrWin->addrWin.baseHigh);
+	}
+
+
+	if (pAddrWin->enable == MV_TRUE)
+	{
+		MV_REG_BIT_SET(winRegInfo.remapLowRegOffs,PXWRR_REMAP_EN);
+	}
+	else
+	{
+		MV_REG_BIT_RESET(winRegInfo.remapLowRegOffs,PXWRR_REMAP_EN);
+	}
+
+	return MV_OK;
+}
+
+/*******************************************************************************
+* mvPexTargetWinRemapEnable - 
+*
+* DESCRIPTION:
+*
+* INPUT:
+*
+* OUTPUT:
+*
+* RETURN:
+*       MV_BAD_PARAM for bad parameters ,MV_ERROR on error ! otherwise MV_OK
+*
+*******************************************************************************/
+
+MV_STATUS mvPexTargetWinRemapEnable(MV_U32 pexIf, MV_U32 winNum, 
+                           MV_BOOL enable)
+{
+	PEX_WIN_REG_INFO winRegInfo;
+	
+	/* Parameter checking   */
+	if (pexIf >= mvCtrlPexMaxIfGet())
+	{
+		mvOsPrintf("mvPexTargetWinRemap: ERR. Invalid PEX interface num %d\n", 
+																		pexIf);
+		return MV_BAD_PARAM;
+	}
+	if (MV_PEX_WIN_DEFAULT == winNum)
+	{
+		mvOsPrintf("mvPexTargetWinRemap: ERR. Invalid PEX win num %d\n", 
+																		winNum);
+		return MV_BAD_PARAM;
+
+	}
+
+
+	pexWinRegInfoGet(pexIf, winNum, &winRegInfo);
+
+	if (enable == MV_TRUE)
+	{
+		MV_REG_BIT_SET(winRegInfo.remapLowRegOffs,PXWRR_REMAP_EN);
+	}
+	else
+	{
+		MV_REG_BIT_RESET(winRegInfo.remapLowRegOffs,PXWRR_REMAP_EN);
+	}
+
+	return MV_OK;
+
+}
+
+/*******************************************************************************
+*  mvPexBarSet - Set PEX bar address and size 
+*
+* DESCRIPTION:
+*
+* INPUT:
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_BAD_PARAM for bad parameters ,MV_ERROR on error ! otherwise MV_OK
+*
+*******************************************************************************/
+MV_STATUS mvPexBarSet(MV_U32 pexIf,
+						MV_U32 barNum,
+						MV_PEX_BAR *pAddrWin)
+{
+	MV_U32 regBaseLow;
+	MV_U32 regSize,sizeToReg;
+
+
+	/* check parameters */
+	if(pexIf >= mvCtrlPexMaxIfGet())
+	{
+		mvOsPrintf("mvPexBarSet: ERR. Invalid PEX interface %d\n", pexIf);
+		return MV_BAD_PARAM;
+	}
+
+	if(barNum >= PEX_MAX_BARS)
+	{
+		mvOsPrintf("mvPexBarSet: ERR. Invalid bar number %d\n", barNum);
+		return MV_BAD_PARAM;
+	}
+	
+
+	if (pAddrWin->addrWin.size == 0)
+	{
+		mvOsPrintf("mvPexBarSet: Size zero is Illigal\n" );
+		return MV_BAD_PARAM;
+	}
+
+
+	/* Check if the window complies with PEX spec							*/
+	if (MV_TRUE != pexBarIsValid(pAddrWin->addrWin.baseLow,
+								 pAddrWin->addrWin.size))
+	{
+        mvOsPrintf("mvPexBarSet: ERR. Target %d window invalid\n", barNum);
+		return MV_BAD_PARAM;
+	}
+
+    /* 2) Check if the requested bar overlaps with current bars		*/
+    if (MV_TRUE == pexBarOverlapDetect(pexIf,barNum, &pAddrWin->addrWin))
+	{
+        mvOsPrintf("mvPexBarSet: ERR. Target %d overlap\n", barNum);
+		return MV_BAD_PARAM;
+	}
+
+	/* Get size register value according to window size						*/
+	sizeToReg = ctrlSizeToReg(pAddrWin->addrWin.size, PXBCR_BAR_SIZE_ALIGNMENT);
+	
+	/* Read bar size */
+	if (PEX_INTER_REGS_BAR != barNum) /* internal registers have no size */
+	{
+		regSize = MV_REG_READ(PEX_BAR_CTRL_REG(pexIf,barNum));
+
+		/* Size parameter validity check.                                   */
+		if (-1 == sizeToReg)
+		{
+			mvOsPrintf("mvPexBarSet: ERR. Target BAR %d size invalid.\n",barNum);
+			return MV_BAD_PARAM;
+		}
+	
+		regSize &= ~PXBCR_BAR_SIZE_MASK;
+		regSize |= (sizeToReg << PXBCR_BAR_SIZE_OFFS) ;
+	
+		MV_REG_WRITE(PEX_BAR_CTRL_REG(pexIf,barNum),regSize);
+
+	}
+
+	/* set size */
+
+
+
+	/* Read base address low */
+	regBaseLow = MV_REG_READ(PEX_CFG_DIRECT_ACCESS(pexIf,
+												   PEX_MV_BAR_BASE(barNum)));
+
+	/* clear current base */
+	if (PEX_INTER_REGS_BAR == barNum)
+	{
+		regBaseLow &= ~PXBIR_BASE_MASK;
+        regBaseLow |= (pAddrWin->addrWin.baseLow & PXBIR_BASE_MASK);
+	}
+	else
+	{
+		regBaseLow &= ~PXBR_BASE_MASK;
+		regBaseLow |= (pAddrWin->addrWin.baseLow & PXBR_BASE_MASK);
+	}
+
+	/* if we had a previous value that contain the bar type (MeM\IO), we want to
+	restore it */
+	regBaseLow |= PEX_BAR_DEFAULT_ATTRIB;
+
+
+
+	/* write base low */
+    MV_REG_WRITE(PEX_CFG_DIRECT_ACCESS(pexIf,PEX_MV_BAR_BASE(barNum)),
+				regBaseLow);
+
+	if (pAddrWin->addrWin.baseHigh != 0)
+	{
+		/* Read base address high */
+		MV_REG_WRITE(PEX_CFG_DIRECT_ACCESS(pexIf,PEX_MV_BAR_BASE_HIGH(barNum)),
+								 pAddrWin->addrWin.baseHigh);
+
+	}
+
+	/* lastly enable the Bar */
+	if (pAddrWin->enable == MV_TRUE)
+	{
+		if (PEX_INTER_REGS_BAR != barNum) /* internal registers 
+												are enabled always */
+		{
+			MV_REG_BIT_SET(PEX_BAR_CTRL_REG(pexIf,barNum),PXBCR_BAR_EN);
+		}
+	}
+	else if (MV_FALSE == pAddrWin->enable)
+	{
+		if (PEX_INTER_REGS_BAR != barNum) /* internal registers 
+												are enabled always */
+		{
+			MV_REG_BIT_RESET(PEX_BAR_CTRL_REG(pexIf,barNum),PXBCR_BAR_EN);
+		}
+
+	}
+
+
+
+	return MV_OK;
+}
+
+
+/*******************************************************************************
+*  mvPexBarGet - Get PEX bar address and size
+*
+* DESCRIPTION:
+*
+* INPUT:
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_BAD_PARAM for bad parameters ,MV_ERROR on error ! otherwise MV_OK
+*
+*******************************************************************************/
+
+MV_STATUS mvPexBarGet(MV_U32 pexIf,
+								MV_U32 barNum,
+								MV_PEX_BAR *pAddrWin)
+{
+	/* check parameters */
+	if(pexIf >= mvCtrlPexMaxIfGet())
+	{
+		mvOsPrintf("mvPexBarGet: ERR. Invalid PEX interface %d\n", pexIf);
+		return MV_BAD_PARAM;
+	}
+
+	if(barNum >= PEX_MAX_BARS)
+	{
+		mvOsPrintf("mvPexBarGet: ERR. Invalid bar number %d\n", barNum);
+		return MV_BAD_PARAM;
+	}
+
+	/* read base low */
+	pAddrWin->addrWin.baseLow = 
+		MV_REG_READ(PEX_CFG_DIRECT_ACCESS(pexIf,PEX_MV_BAR_BASE(barNum)));
+
+
+	if (PEX_INTER_REGS_BAR == barNum)
+	{
+		pAddrWin->addrWin.baseLow &= PXBIR_BASE_MASK;
+	}
+	else
+	{
+		pAddrWin->addrWin.baseLow &= PXBR_BASE_MASK;
+	}
+
+
+	/* read base high */
+	pAddrWin->addrWin.baseHigh = 
+		MV_REG_READ(PEX_CFG_DIRECT_ACCESS(pexIf,PEX_MV_BAR_BASE_HIGH(barNum)));
+
+
+	/* Read bar size */
+	if (PEX_INTER_REGS_BAR != barNum) /* internal registers have no size */
+	{
+		pAddrWin->addrWin.size = MV_REG_READ(PEX_BAR_CTRL_REG(pexIf,barNum));
+
+		/* check if enable or not */
+		if (pAddrWin->addrWin.size & PXBCR_BAR_EN)
+		{
+			pAddrWin->enable = MV_TRUE;
+		}
+		else
+		{
+			pAddrWin->enable = MV_FALSE;
+		}
+			
+		/* now get the size */
+		pAddrWin->addrWin.size &= PXBCR_BAR_SIZE_MASK;
+		pAddrWin->addrWin.size >>= PXBCR_BAR_SIZE_OFFS;
+
+		pAddrWin->addrWin.size = ctrlRegToSize(pAddrWin->addrWin.size,
+											   PXBCR_BAR_SIZE_ALIGNMENT);
+
+	}
+	else /* PEX_INTER_REGS_BAR */
+	{
+		pAddrWin->addrWin.size = INTER_REGS_SIZE;
+		pAddrWin->enable = MV_TRUE;
+	}
+
+
+	return MV_OK;
+}
+
+/*******************************************************************************
+*  mvPexBarEnable - 
+*
+* DESCRIPTION:
+*
+* INPUT:
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_BAD_PARAM for bad parameters ,MV_ERROR on error ! otherwise MV_OK
+*
+*******************************************************************************/
+
+
+MV_STATUS mvPexBarEnable(MV_U32 pexIf, MV_U32 barNum, MV_BOOL enable)
+{
+
+	MV_PEX_BAR pexBar;
+
+	/* check parameters */
+	if(pexIf >= mvCtrlPexMaxIfGet())
+	{
+		mvOsPrintf("mvPexBarEnable: ERR. Invalid PEX interface %d\n", pexIf);
+		return MV_BAD_PARAM;
+	}
+
+
+	if(barNum >= PEX_MAX_BARS)
+	{
+		mvOsPrintf("mvPexBarEnable: ERR. Invalid bar number %d\n", barNum);
+		return MV_BAD_PARAM;
+	}
+
+    if (PEX_INTER_REGS_BAR == barNum)
+	{
+		if (MV_TRUE == enable)
+		{
+			return MV_OK;
+		}
+		else
+		{
+			return MV_ERROR;
+		}
+	}
+
+
+	if (MV_FALSE == enable)
+	{
+			/* disable bar and quit */
+			MV_REG_BIT_RESET(PEX_BAR_CTRL_REG(pexIf,barNum),PXBCR_BAR_EN);
+			return MV_OK;
+	}
+
+	/* else */
+
+	if (mvPexBarGet(pexIf,barNum,&pexBar) != MV_OK)
+	{
+		mvOsPrintf("mvPexBarEnable: mvPexBarGet Failed\n");
+		return MV_ERROR;
+
+	}
+
+	if (MV_TRUE == pexBar.enable)
+	{
+		/* it is already enabled !!! */
+		return MV_OK;
+	}
+
+	/* else enable the bar*/
+
+	pexBar.enable = MV_TRUE;
+
+	if (mvPexBarSet(pexIf,barNum,&pexBar) != MV_OK)
+	{
+		mvOsPrintf("mvPexBarEnable: mvPexBarSet Failed\n");
+		return MV_ERROR;
+
+	}
+
+	return MV_OK;
+}
+
+
+/*******************************************************************************
+* pexWinOverlapDetect - Detect address windows overlapping
+*
+* DESCRIPTION:
+*       This function detects address window overlapping of a given address 
+*       window in PEX BARs.
+*
+* INPUT:
+*       pAddrWin - Address window to be checked.
+*       bar      - BAR to be accessed by slave.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_TRUE if the given address window overlap current address
+*       decode map, MV_FALSE otherwise.
+*
+*******************************************************************************/
+static MV_BOOL pexWinOverlapDetect(MV_U32 pexIf,
+									 MV_U32 winNum,
+									 MV_ADDR_WIN *pAddrWin)
+{
+    MV_U32 		   win;
+	MV_PEX_DEC_WIN addrDecWin;
+
+	
+	for(win = 0; win < PEX_MAX_TARGET_WIN -2 ; win++)
+    {
+        /* don't check our target or illegal targets */
+        if (winNum == win)
+        {
+            continue;
+        }
+        
+		/* Get window parameters 	*/
+		if (MV_OK != mvPexTargetWinGet(pexIf, win, &addrDecWin))
+		{
+			mvOsPrintf("pexWinOverlapDetect: ERR. TargetWinGet failed win=%x\n",
+					   win);
+            return MV_ERROR;
+		}
+
+		/* Do not check disabled windows	*/
+		if (MV_FALSE == addrDecWin.enable)
+		{
+			continue;
+		}
+
+        
+        if(MV_TRUE == ctrlWinOverlapTest(pAddrWin, &addrDecWin.addrWin))
+		{                    
+			mvOsPrintf("pexWinOverlapDetect: winNum %d overlap current %d\n", 
+															winNum, win);
+			return MV_TRUE;           
+		}
+    }
+    
+	return MV_FALSE;
+}
+
+/*******************************************************************************
+* pexIsWinWithinBar - Detect if address is within PEX bar boundries
+*
+* DESCRIPTION:
+*
+* INPUT:
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_TRUE if the given address window overlap current address
+*       decode map, MV_FALSE otherwise.
+*
+*******************************************************************************/
+static MV_BOOL pexIsWinWithinBar(MV_U32 pexIf,
+								   MV_ADDR_WIN *pAddrWin)
+{
+    MV_U32 		   bar;
+	MV_PEX_BAR addrDecWin;
+
+	for(bar = 0; bar < PEX_MAX_BARS; bar++)
+    {
+        
+		/* Get window parameters 	*/
+		if (MV_OK != mvPexBarGet(pexIf, bar, &addrDecWin))
+		{
+			mvOsPrintf("pexIsWinWithinBar: ERR. mvPexBarGet failed\n");
+            return MV_ERROR;
+		}
+		
+		/* Do not check disabled bars	*/
+		if (MV_FALSE == addrDecWin.enable)
+		{
+			continue;
+		}
+
+        
+        if(MV_TRUE == ctrlWinWithinWinTest(pAddrWin, &addrDecWin.addrWin))
+		{                    
+			return MV_TRUE;
+		}
+    }
+    
+	return MV_FALSE;
+
+}
+
+/*******************************************************************************
+* pexBarOverlapDetect - Detect address windows overlapping
+*
+* DESCRIPTION:
+*       This function detects address window overlapping of a given address 
+*       window in PEX BARs.
+*
+* INPUT:
+*       pAddrWin - Address window to be checked.
+*       bar      - BAR to be accessed by slave.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_TRUE if the given address window overlap current address
+*       decode map, MV_FALSE otherwise.
+*
+*******************************************************************************/
+static MV_BOOL pexBarOverlapDetect(MV_U32 pexIf,
+									 MV_U32 barNum,
+									 MV_ADDR_WIN *pAddrWin)
+{
+    MV_U32 		   bar;
+	MV_PEX_BAR barDecWin;
+
+	
+	for(bar = 0; bar < PEX_MAX_BARS; bar++)
+    {
+        /* don't check our target or illegal targets */
+        if (barNum == bar)
+        {
+            continue;
+        }
+        
+		/* Get window parameters 	*/
+		if (MV_OK != mvPexBarGet(pexIf, bar, &barDecWin))
+		{
+			mvOsPrintf("pexBarOverlapDetect: ERR. TargetWinGet failed\n");
+            return MV_ERROR;
+		}
+
+		/* don'nt check disabled bars */
+        if (barDecWin.enable == MV_FALSE)
+		{
+			continue;
+		}
+
+
+        if(MV_TRUE == ctrlWinOverlapTest(pAddrWin, &barDecWin.addrWin))
+		{                    
+			mvOsPrintf("pexBarOverlapDetect: winNum %d overlap current %d\n", 
+															barNum, bar);
+			return MV_TRUE;           
+		}
+    }
+    
+	return MV_FALSE;
+}
+
+/*******************************************************************************
+* pexBarIsValid - Check if the given address window is valid
+*
+* DESCRIPTION:
+*		PEX spec restrict BAR base to be aligned to BAR size.
+*		This function checks if the given address window is valid.
+*
+* INPUT:
+*       baseLow - 32bit low base address.
+*       size    - Window size.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_TRUE if the address window is valid, MV_FALSE otherwise.
+*
+*******************************************************************************/
+static MV_STATUS pexBarIsValid(MV_U32 baseLow, MV_U32 size)
+{
+
+	/* PCI spec restrict BAR base to be aligned to BAR size					*/
+	if(MV_IS_NOT_ALIGN(baseLow, size))
+	{
+		return MV_ERROR;
+	}
+	else
+	{
+		return MV_TRUE;
+	}
+	
+	return MV_TRUE;
+}
+
+/*******************************************************************************
+* pexBarRegInfoGet - Get BAR register information
+*
+* DESCRIPTION:
+* 		PEX BARs registers offsets are inconsecutive. 
+*		This function gets a PEX BAR register information like register offsets
+*		and function location of the BAR.
+*
+* INPUT:
+*       pexIf - PEX interface number.
+*		bar	  - The PEX BAR in question.	
+*
+* OUTPUT:
+*       pBarRegInfo - BAR register info struct.
+*
+* RETURN:
+*		MV_BAD_PARAM when bad parameters ,MV_ERROR on error ,othewise MV_OK
+*
+*******************************************************************************/
+static MV_STATUS pexWinRegInfoGet(MV_U32 pexIf, 
+								  MV_U32 winNum,
+								  PEX_WIN_REG_INFO *pWinRegInfo)
+{
+
+	if ((winNum >= 0)&&(winNum <=3))
+	{
+		pWinRegInfo->baseLowRegOffs   = PEX_WIN0_3_BASE_REG(pexIf,winNum);
+		pWinRegInfo->baseHighRegOffs  = 0;
+		pWinRegInfo->sizeRegOffs      = PEX_WIN0_3_CTRL_REG(pexIf,winNum);
+		pWinRegInfo->remapLowRegOffs  = PEX_WIN0_3_REMAP_REG(pexIf,winNum);
+		pWinRegInfo->remapHighRegOffs = 0;
+	}
+	else if ((winNum >= 4)&&(winNum <=5))
+	{
+		pWinRegInfo->baseLowRegOffs   = PEX_WIN4_5_BASE_REG(pexIf,winNum);
+		pWinRegInfo->baseHighRegOffs  = 0;
+		pWinRegInfo->sizeRegOffs      = PEX_WIN4_5_CTRL_REG(pexIf,winNum);
+		pWinRegInfo->remapLowRegOffs  = PEX_WIN4_5_REMAP_REG(pexIf,winNum);
+		pWinRegInfo->remapHighRegOffs = PEX_WIN4_5_REMAP_HIGH_REG(pexIf,winNum);
+
+	}
+	else if (MV_PEX_WIN_DEFAULT == winNum)
+	{
+		pWinRegInfo->baseLowRegOffs   = 0;
+		pWinRegInfo->baseHighRegOffs  = 0;
+		pWinRegInfo->sizeRegOffs      = PEX_WIN_DEFAULT_CTRL_REG(pexIf);
+		pWinRegInfo->remapLowRegOffs  = 0;
+		pWinRegInfo->remapHighRegOffs = 0;
+	}
+	else if (MV_PEX_WIN_EXP_ROM == winNum)
+	{
+		pWinRegInfo->baseLowRegOffs   = 0;
+		pWinRegInfo->baseHighRegOffs  = 0;
+		pWinRegInfo->sizeRegOffs      = PEX_WIN_EXP_ROM_CTRL_REG(pexIf);
+		pWinRegInfo->remapLowRegOffs  = PEX_WIN_EXP_ROM_REMAP_REG(pexIf);
+		pWinRegInfo->remapHighRegOffs = 0;
+
+	}
+
+	return MV_OK;
+}
+
+/*******************************************************************************
+* pexBarNameGet - Get the string name of PEX BAR.
+*
+* DESCRIPTION:
+*		This function get the string name of PEX BAR.
+*
+* INPUT:
+*       bar - PEX bar number.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       pointer to the string name of PEX BAR.
+*
+*******************************************************************************/
+const MV_8* pexBarNameGet( MV_U32 bar )
+{
+	switch( bar ) 
+	{
+		case PEX_INTER_REGS_BAR: 
+			return "Internal Regs Bar0....";
+		case PEX_DRAM_BAR: 
+			return "DRAM Bar1.............";
+		case PEX_DEVICE_BAR: 
+			return "Devices Bar2..........";
+		default:
+			 return "Bar unknown";
+	}
+}
+/*******************************************************************************
+* mvPexAddrDecShow - Print the PEX address decode map (BARs and windows).
+*
+* DESCRIPTION:
+*		This function print the PEX address decode map (BARs and windows).
+*
+* INPUT:
+*       None.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       None.
+*
+*******************************************************************************/
+MV_VOID mvPexAddrDecShow(MV_VOID)
+{
+	MV_PEX_BAR pexBar;
+	MV_PEX_DEC_WIN win;
+	MV_U32 pexIf;
+	MV_U32 bar,winNum;
+
+	for( pexIf = 0; pexIf < mvCtrlPexMaxIfGet(); pexIf++ )
+	{
+		if (MV_FALSE == mvCtrlPwrClckGet(PEX_UNIT_ID, pexIf)) continue;
+		mvOsOutput( "\n" );
+		mvOsOutput( "PEX%d:\n", pexIf );
+		mvOsOutput( "-----\n" );
+
+		mvOsOutput( "\nPex Bars \n\n");
+
+		for( bar = 0; bar < PEX_MAX_BARS; bar++ ) 
+		{
+			memset( &pexBar, 0, sizeof(MV_PEX_BAR) );
+
+			mvOsOutput( "%s ", pexBarNameGet(bar) );
+
+			if( mvPexBarGet( pexIf, bar, &pexBar ) == MV_OK )
+			{
+				if( pexBar.enable )
+				{
+                    mvOsOutput( "base %08x, ", pexBar.addrWin.baseLow );
+                    mvSizePrint( pexBar.addrWin.size );
+                    mvOsOutput( "\n" );
+				}
+				else
+					mvOsOutput( "disable\n" );
+			}
+		}
+		mvOsOutput( "\nPex Decode Windows\n\n");
+
+		for( winNum = 0; winNum < PEX_MAX_TARGET_WIN - 2; winNum++)
+		{
+			memset( &win, 0,sizeof(MV_PEX_DEC_WIN) );
+
+			mvOsOutput( "win%d - ", winNum );
+
+			if ( mvPexTargetWinGet(pexIf,winNum,&win) == MV_OK)
+			{
+				if (win.enable)
+				{
+					mvOsOutput( "%s base %08x, ",
+					mvCtrlTargetNameGet(win.target), win.addrWin.baseLow );
+					mvOsOutput( "...." );
+					mvSizePrint( win.addrWin.size );
+
+					mvOsOutput( "\n" );
+				}
+				else
+					mvOsOutput( "disable\n" );
+
+
+			}
+		}
+	
+		memset( &win, 0,sizeof(MV_PEX_DEC_WIN) );
+
+		mvOsOutput( "default win - " );
+
+		if ( mvPexTargetWinGet(pexIf, MV_PEX_WIN_DEFAULT, &win) == MV_OK)
+		{
+			mvOsOutput( "%s ",
+			mvCtrlTargetNameGet(win.target) );
+			mvOsOutput( "\n" );
+		}
+		memset( &win, 0,sizeof(MV_PEX_DEC_WIN) );
+
+		mvOsOutput( "Expansion ROM - " );
+
+		if ( mvPexTargetWinGet(pexIf, MV_PEX_WIN_EXP_ROM, &win) == MV_OK)
+		{
+			mvOsOutput( "%s ",
+			mvCtrlTargetNameGet(win.target) );
+			mvOsOutput( "\n" );
+		}
+
+	}
+}
+
+
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysPex.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysPex.h
new file mode 100644
index 0000000..3505613
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysPex.h
@@ -0,0 +1,348 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+#ifndef __INCSysPEXH
+#define __INCSysPEXH
+
+#include "mvCommon.h"
+#include "ctrlEnv/sys/mvCpuIf.h"
+#include "ctrlEnv/mvCtrlEnvLib.h"
+#include "ctrlEnv/mvCtrlEnvAddrDec.h"
+
+/* 4KB granularity */
+#define MINIMUM_WINDOW_SIZE     0x1000
+#define MINIMUM_BAR_SIZE        0x1000
+#define MINIMUM_BAR_SIZE_MASK	0xFFFFF000
+#define BAR_SIZE_OFFS			12
+#define BAR_SIZE_MASK			(0xFFFFF << BAR_SIZE_OFFS)
+
+
+
+#define MV_PEX_WIN_DEFAULT		6
+#define MV_PEX_WIN_EXP_ROM		7
+#define PEX_MAX_TARGET_WIN		8
+
+
+#define PEX_MAX_BARS			3
+#define PEX_INTER_REGS_BAR		0
+#define PEX_DRAM_BAR			1
+#define PEX_DEVICE_BAR			2
+
+/*************************************/
+/* PCI Express BAR Control Registers */
+/*************************************/
+#define PEX_BAR_CTRL_REG(pexIf,bar)		(0x41804 + (bar-1)*4- (pexIf)*0x10000)
+#define PEX_EXP_ROM_BAR_CTRL_REG(pexIf)	(0x4180C - (pexIf)*0x10000)
+
+
+/* PCI Express BAR Control Register */
+/* PEX_BAR_CTRL_REG (PXBCR) */
+
+#define PXBCR_BAR_EN				BIT0
+#define PXBCR_BAR_SIZE_OFFS			16
+#define PXBCR_BAR_SIZE_MASK			(0xffff << PXBCR_BAR_SIZE_OFFS)
+#define PXBCR_BAR_SIZE_ALIGNMENT	0x10000
+
+
+
+/* PCI Express Expansion ROM BAR Control Register */
+/* PEX_EXP_ROM_BAR_CTRL_REG (PXERBCR) */
+
+#define PXERBCR_EXPROM_EN			BIT0
+#define PXERBCR_EXPROMSZ_OFFS		19
+#define PXERBCR_EXPROMSZ_MASK		(0xf << PXERBCR_EXPROMSZ_OFFS)
+#define PXERBCR_EXPROMSZ_512KB		(0x0 << PXERBCR_EXPROMSZ_OFFS)
+#define PXERBCR_EXPROMSZ_1024KB		(0x1 << PXERBCR_EXPROMSZ_OFFS)
+#define PXERBCR_EXPROMSZ_2048KB		(0x3 << PXERBCR_EXPROMSZ_OFFS)
+#define PXERBCR_EXPROMSZ_4096KB		(0x7 << PXERBCR_EXPROMSZ_OFFS)
+
+/************************************************/
+/* PCI Express Address Window Control Registers */
+/************************************************/
+#define PEX_WIN0_3_CTRL_REG(pexIf,winNum)       \
+                                (0x41820 + (winNum) * 0x10 - (pexIf) * 0x10000)
+#define PEX_WIN0_3_BASE_REG(pexIf,winNum)       \
+                                (0x41824 + (winNum) * 0x10 - (pexIf) * 0x10000)
+#define PEX_WIN0_3_REMAP_REG(pexIf,winNum)      \
+                                (0x4182C + (winNum) * 0x10 - (pexIf) * 0x10000)
+#define PEX_WIN4_5_CTRL_REG(pexIf,winNum)       \
+                            (0x41860 + (winNum - 4) * 0x20 - (pexIf) * 0x10000)
+#define PEX_WIN4_5_BASE_REG(pexIf,winNum)       \
+                            (0x41864 + (winNum - 4) * 0x20 - (pexIf) * 0x10000)
+#define PEX_WIN4_5_REMAP_REG(pexIf,winNum)      \
+                            (0x4186C + (winNum - 4) * 0x20 - (pexIf) * 0x10000)
+#define PEX_WIN4_5_REMAP_HIGH_REG(pexIf,winNum) \
+                            (0x41870 + (winNum - 4) * 0x20 - (pexIf) * 0x10000)
+
+#define PEX_WIN_DEFAULT_CTRL_REG(pexIf)         (0x418B0 - (pexIf) * 0x10000)
+#define PEX_WIN_EXP_ROM_CTRL_REG(pexIf)         (0x418C0 - (pexIf) * 0x10000)
+#define PEX_WIN_EXP_ROM_REMAP_REG(pexIf)        (0x418C4 - (pexIf) * 0x10000)
+
+/* PCI Express Window Control Register */
+/* PEX_WIN_CTRL_REG (PXWCR) */
+
+#define	PXWCR_WIN_EN					BIT0 /* Window Enable.*/
+
+#define	PXWCR_WIN_BAR_MAP_OFFS			1    /* Mapping to BAR.*/
+#define	PXWCR_WIN_BAR_MAP_MASK			BIT1
+#define	PXWCR_WIN_BAR_MAP_BAR1			(0 << PXWCR_WIN_BAR_MAP_OFFS)
+#define	PXWCR_WIN_BAR_MAP_BAR2			(1 << PXWCR_WIN_BAR_MAP_OFFS)
+
+#define	PXWCR_TARGET_OFFS				4  /*Unit ID */
+#define	PXWCR_TARGET_MASK				(0xf << PXWCR_TARGET_OFFS)
+
+#define	PXWCR_ATTRIB_OFFS				8  /* target attributes */
+#define	PXWCR_ATTRIB_MASK				(0xff << PXWCR_ATTRIB_OFFS)
+
+#define	PXWCR_SIZE_OFFS					16 /* size */
+#define	PXWCR_SIZE_MASK					(0xffff << PXWCR_SIZE_OFFS)
+#define	PXWCR_SIZE_ALIGNMENT			0x10000
+
+/* PCI Express Window Base Register */
+/* PEX_WIN_BASE_REG (PXWBR)*/
+
+#define PXWBR_BASE_OFFS					16 /* address[31:16] */
+#define PXWBR_BASE_MASK					(0xffff << PXWBR_BASE_OFFS)
+#define PXWBR_BASE_ALIGNMENT			0x10000
+
+/* PCI Express Window Remap Register */
+/* PEX_WIN_REMAP_REG (PXWRR)*/
+
+#define PXWRR_REMAP_EN					BIT0
+#define PXWRR_REMAP_OFFS				16
+#define PXWRR_REMAP_MASK				(0xffff << PXWRR_REMAP_OFFS)
+#define PXWRR_REMAP_ALIGNMENT			0x10000
+
+/* PCI Express Window Remap (High) Register */
+/* PEX_WIN_REMAP_HIGH_REG (PXWRHR)*/
+
+#define PXWRHR_REMAP_HIGH_OFFS			0
+#define PXWRHR_REMAP_HIGH_MASK			(0xffffffff << PXWRHR_REMAP_HIGH_OFFS)
+
+/* PCI Express Default Window Control Register */
+/* PEX_WIN_DEFAULT_CTRL_REG (PXWDCR) */
+
+#define	PXWDCR_TARGET_OFFS				4  /*Unit ID */
+#define	PXWDCR_TARGET_MASK				(0xf << PXWDCR_TARGET_OFFS)
+#define	PXWDCR_ATTRIB_OFFS				8  /* target attributes */
+#define	PXWDCR_ATTRIB_MASK				(0xff << PXWDCR_ATTRIB_OFFS)
+
+/* PCI Express Expansion ROM Window Control Register */
+/* PEX_WIN_EXP_ROM_CTRL_REG (PXWERCR)*/
+
+#define	PXWERCR_TARGET_OFFS				4  /*Unit ID */
+#define	PXWERCR_TARGET_MASK				(0xf << PXWERCR_TARGET_OFFS)
+#define	PXWERCR_ATTRIB_OFFS				8  /* target attributes */
+#define	PXWERCR_ATTRIB_MASK				(0xff << PXWERCR_ATTRIB_OFFS)
+
+/* PCI Express Expansion ROM Window Remap Register */
+/* PEX_WIN_EXP_ROM_REMAP_REG (PXWERRR)*/
+
+#define PXWERRR_REMAP_EN				BIT0
+#define PXWERRR_REMAP_OFFS				16
+#define PXWERRR_REMAP_MASK				(0xffff << PXWERRR_REMAP_OFFS)
+#define PXWERRR_REMAP_ALIGNMENT			0x10000
+
+
+
+/*PEX_MEMORY_BAR_BASE_ADDR(barNum) (PXMBBA)*/ 
+/* PCI Express BAR0 Internal Register*/
+/*PEX BAR0_INTER_REG (PXBIR)*/
+
+#define PXBIR_IOSPACE			BIT0	/* Memory Space Indicator */
+
+#define PXBIR_TYPE_OFFS			1	   /* BAR Type/Init Val. */ 
+#define PXBIR_TYPE_MASK			(0x3 << PXBIR_TYPE_OFFS)
+#define PXBIR_TYPE_32BIT_ADDR	(0x0 << PXBIR_TYPE_OFFS)
+#define PXBIR_TYPE_64BIT_ADDR	(0x2 << PXBIR_TYPE_OFFS)
+
+#define PXBIR_PREFETCH_EN		BIT3 	/* Prefetch Enable */
+
+#define PXBIR_BASE_OFFS		20		/* Base address. Address bits [31:20] */
+#define PXBIR_BASE_MASK		(0xfff << PXBIR_BASE_OFFS)
+#define PXBIR_BASE_ALIGNMET	(1 << PXBIR_BASE_OFFS)
+
+
+/* PCI Express BAR0 Internal (High) Register*/
+/*PEX BAR0_INTER_REG_HIGH (PXBIRH)*/      
+
+#define PXBIRH_BASE_OFFS			0		/* Base address. Bits [63:32] */
+#define PXBIRH_BASE_MASK			(0xffffffff << PBBHR_BASE_OFFS)
+
+
+#define PEX_BAR_DEFAULT_ATTRIB		0xc /* Memory - Prefetch - 64 bit address */
+#define PEX_BAR0_DEFAULT_ATTRIB	    PEX_BAR_DEFAULT_ATTRIB  
+#define PEX_BAR1_DEFAULT_ATTRIB		PEX_BAR_DEFAULT_ATTRIB
+#define PEX_BAR2_DEFAULT_ATTRIB		PEX_BAR_DEFAULT_ATTRIB
+
+
+/* PCI Express BAR1 Register */
+/*  PCI Express BAR2 Register*/
+/*PEX BAR1_REG (PXBR)*/
+/*PEX BAR2_REG (PXBR)*/
+
+#define PXBR_IOSPACE			BIT0	/* Memory Space Indicator */
+
+#define PXBR_TYPE_OFFS			1	   /* BAR Type/Init Val. */ 
+#define PXBR_TYPE_MASK			(0x3 << PXBR_TYPE_OFFS)
+#define PXBR_TYPE_32BIT_ADDR	(0x0 << PXBR_TYPE_OFFS)
+#define PXBR_TYPE_64BIT_ADDR	(0x2 << PXBR_TYPE_OFFS)
+
+#define PXBR_PREFETCH_EN		BIT3 	/* Prefetch Enable */
+
+#define PXBR_BASE_OFFS		16		/* Base address. Address bits [31:16] */
+#define PXBR_BASE_MASK		(0xffff << PXBR_BASE_OFFS)
+#define PXBR_BASE_ALIGNMET	(1 << PXBR_BASE_OFFS)
+
+
+/* PCI Express BAR1 (High) Register*/
+/* PCI Express BAR2 (High) Register*/
+/*PEX BAR1_REG_HIGH (PXBRH)*/
+/*PEX BAR2_REG_HIGH (PXBRH)*/
+
+#define PXBRH_BASE_OFFS			0		/* Base address. Address bits [63:32] */
+#define PXBRH_BASE_MASK			(0xffffffff << PXBRH_BASE_OFFS)
+
+/* PCI Express Expansion ROM BAR Register*/
+/*PEX_EXPANSION_ROM_BASE_ADDR_REG (PXERBAR)*/
+
+#define PXERBAR_EXPROMEN		BIT0	/* Expansion ROM Enable */
+
+#define PXERBAR_BASE_512K_OFFS		19		/* Expansion ROM Base Address */
+#define PXERBAR_BASE_512K_MASK		(0x1fff << PXERBAR_BASE_512K_OFFS) 	
+
+#define PXERBAR_BASE_1MB_OFFS		20		/* Expansion ROM Base Address */
+#define PXERBAR_BASE_1MB_MASK		(0xfff << PXERBAR_BASE_1MB_OFFS) 	
+
+#define PXERBAR_BASE_2MB_OFFS		21		/* Expansion ROM Base Address */
+#define PXERBAR_BASE_2MB_MASK		(0x7ff << PXERBAR_BASE_2MB_OFFS) 	
+
+#define PXERBAR_BASE_4MB_OFFS		22		/* Expansion ROM Base Address */
+#define PXERBAR_BASE_4MB_MASK		(0x3ff << PXERBAR_BASE_4MB_OFFS) 	
+
+/* PEX Bar attributes */
+typedef struct _mvPexBar
+{
+	MV_ADDR_WIN   addrWin;    /* An address window*/
+	MV_BOOL       enable;     /* Address decode window is enabled/disabled    */
+
+}MV_PEX_BAR;
+
+/* PEX Remap Window attributes */
+typedef struct _mvPexRemapWin
+{
+	MV_ADDR_WIN   addrWin;    /* An address window*/
+	MV_BOOL       enable;     /* Address decode window is enabled/disabled    */
+
+}MV_PEX_REMAP_WIN;
+
+/* PEX Remap Window attributes */
+typedef struct _mvPexDecWin
+{
+	MV_TARGET	  target;
+	MV_ADDR_WIN   addrWin;    /* An address window*/
+	MV_U32		  targetBar;
+	MV_U8			attrib;			/* chip select attributes */
+	MV_TARGET_ID 	targetId; 		/* Target Id of this MV_TARGET */
+	MV_BOOL       enable;     /* Address decode window is enabled/disabled    */
+
+}MV_PEX_DEC_WIN;
+
+/* Global Functions prototypes */
+/* mvPexHalInit - Initialize PEX interfaces*/
+MV_STATUS mvPexInit(MV_U32 pexIf, MV_PEX_TYPE pexType);
+
+
+/* mvPexTargetWinSet - Set PEX to peripheral target address window BAR*/
+MV_STATUS mvPexTargetWinSet(MV_U32 pexIf, MV_U32 winNum, 
+                            MV_PEX_DEC_WIN *pAddrDecWin);
+
+/* mvPexTargetWinGet - Get PEX to peripheral target address window*/
+MV_STATUS mvPexTargetWinGet(MV_U32 pexIf, MV_U32 winNum, 
+                            MV_PEX_DEC_WIN *pAddrDecWin);
+
+/* mvPexTargetWinEnable - Enable/disable a PEX BAR window*/
+MV_STATUS mvPexTargetWinEnable(MV_U32 pexIf,MV_U32 winNum, MV_BOOL enable);
+
+/* mvPexTargetWinRemap - Set PEX to target address window remap.*/
+MV_STATUS mvPexTargetWinRemap(MV_U32 pexIf, MV_U32 winNum, 
+                           MV_PEX_REMAP_WIN *pAddrWin);
+
+/* mvPexTargetWinRemapEnable -enable\disable a PEX Window remap.*/
+MV_STATUS mvPexTargetWinRemapEnable(MV_U32 pexIf, MV_U32 winNum, 
+                           MV_BOOL enable);
+
+/* mvPexBarSet - Set PEX bar address and size */
+MV_STATUS mvPexBarSet(MV_U32 pexIf, MV_U32 barNum, MV_PEX_BAR *addrWin);
+
+/* mvPexBarGet - Get PEX bar address and size */
+MV_STATUS mvPexBarGet(MV_U32 pexIf, MV_U32 barNum, MV_PEX_BAR *addrWin);
+
+/* mvPexBarEnable - enable\disable a PEX bar*/
+MV_STATUS mvPexBarEnable(MV_U32 pexIf, MV_U32 barNum, MV_BOOL enable);
+
+/* mvPexAddrDecShow - Display address decode windows attributes */
+MV_VOID mvPexAddrDecShow(MV_VOID);
+
+#endif
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysSata.c b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysSata.c
new file mode 100644
index 0000000..f100a12
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysSata.c
@@ -0,0 +1,430 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+
+#include "mvTypes.h"
+#include "mvCommon.h"
+#include "mvOs.h"
+#include "ctrlEnv/mvCtrlEnvLib.h"
+#include "cpu/mvCpu.h"
+#include "ctrlEnv/sys/mvCpuIf.h"
+#include "sata/CoreDriver/mvRegs.h"
+#include "ctrlEnv/sys/mvSysSata.h"
+
+MV_TARGET sataAddrDecPrioTab[] =
+{
+#if defined(MV_INCLUDE_SDRAM_CS0)
+    SDRAM_CS0,
+#endif
+#if defined(MV_INCLUDE_SDRAM_CS1)
+    SDRAM_CS1,
+#endif
+#if defined(MV_INCLUDE_SDRAM_CS2)
+    SDRAM_CS2,
+#endif
+#if defined(MV_INCLUDE_SDRAM_CS3)
+    SDRAM_CS3,
+#endif
+#if defined(MV_INCLUDE_PEX)
+	PEX0_MEM,
+#endif
+	TBL_TERM
+};
+
+
+/*******************************************************************************
+* sataWinOverlapDetect - Detect SATA address windows overlapping
+*
+* DESCRIPTION:
+*       An unpredicted behaviur is expected in case SATA address decode 
+*       windows overlapps.
+*       This function detects SATA address decode windows overlapping of a 
+*       specified window. The function does not check the window itself for 
+*       overlapping. The function also skipps disabled address decode windows.
+*
+* INPUT:
+*       winNum      - address decode window number.
+*       pAddrDecWin - An address decode window struct.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_TRUE if the given address window overlap current address
+*       decode map, MV_FALSE otherwise, MV_ERROR if reading invalid data 
+*       from registers.
+*
+*******************************************************************************/
+static MV_STATUS sataWinOverlapDetect(int dev, MV_U32 winNum, 
+				      MV_ADDR_WIN *pAddrWin)
+{
+    MV_U32          winNumIndex;
+    MV_SATA_DEC_WIN  addrDecWin;
+
+    for(winNumIndex=0; winNumIndex<MV_SATA_MAX_ADDR_DECODE_WIN; winNumIndex++)
+    {
+        /* Do not check window itself       */
+        if (winNumIndex == winNum)
+        {
+            continue;
+        }
+
+        /* Get window parameters    */
+        if (MV_OK != mvSataWinGet(dev, winNumIndex, &addrDecWin))
+        {
+            mvOsPrintf("%s: ERR. TargetWinGet failed\n", __FUNCTION__);
+            return MV_ERROR;
+        }
+
+        /* Do not check disabled windows    */
+        if(addrDecWin.enable == MV_FALSE)
+        {
+            continue;
+        }
+
+        if (MV_TRUE == ctrlWinOverlapTest(pAddrWin, &(addrDecWin.addrWin)))
+        {
+            return MV_TRUE;
+        }        
+    }
+    return MV_FALSE;
+}
+
+
+/*******************************************************************************
+* mvSataWinSet - Set SATA target address window
+*
+* DESCRIPTION:
+*       This function sets a peripheral target (e.g. SDRAM bank0, PCI_MEM0) 
+*       address window, also known as address decode window. 
+*       After setting this target window, the SATA will be able to access the 
+*       target within the address window. 
+*
+* INPUT:
+*       winNum      - SATA target address decode window number.
+*       pAddrDecWin - SATA target window data structure.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_ERROR if address window overlapps with other address decode windows.
+*       MV_BAD_PARAM if base address is invalid parameter or target is 
+*       unknown.
+*
+*******************************************************************************/
+MV_STATUS mvSataWinSet(int dev, MV_U32 winNum, MV_SATA_DEC_WIN *pAddrDecWin)
+{
+    MV_TARGET_ATTRIB    targetAttribs;
+    MV_DEC_REGS         decRegs;
+
+    /* Parameter checking   */
+    if (winNum >= MV_SATA_MAX_ADDR_DECODE_WIN)
+    {
+        mvOsPrintf("%s: ERR. Invalid win num %d\n",__FUNCTION__, winNum);
+        return MV_BAD_PARAM;
+    }
+    
+    /* Check if the requested window overlapps with current windows         */
+    if (MV_TRUE == sataWinOverlapDetect(dev, winNum, &pAddrDecWin->addrWin))
+    {
+        mvOsPrintf("%s: ERR. Window %d overlap\n", __FUNCTION__, winNum);
+        return MV_ERROR;
+    }
+
+    /* check if address is aligned to the size */
+    if(MV_IS_NOT_ALIGN(pAddrDecWin->addrWin.baseLow, pAddrDecWin->addrWin.size))
+    {
+	mvOsPrintf("mvSataWinSet:Error setting SATA window %d to "\
+		   "target %s.\nAddress 0x%08x is unaligned to size 0x%x.\n",
+		   winNum,
+		   mvCtrlTargetNameGet(pAddrDecWin->target), 
+		   pAddrDecWin->addrWin.baseLow,
+		   pAddrDecWin->addrWin.size);
+	return MV_ERROR;
+    }
+
+    decRegs.baseReg = 0;
+    decRegs.sizeReg = 0;
+
+    if (MV_OK != mvCtrlAddrDecToReg(&(pAddrDecWin->addrWin),&decRegs))
+    {
+        mvOsPrintf("%s: mvCtrlAddrDecToReg Failed\n", __FUNCTION__);
+        return MV_ERROR;
+    }
+
+    mvCtrlAttribGet(pAddrDecWin->target, &targetAttribs);
+                                                                                                                         
+    /* set attributes */
+    decRegs.sizeReg &= ~MV_SATA_WIN_ATTR_MASK;
+    decRegs.sizeReg |= (targetAttribs.attrib << MV_SATA_WIN_ATTR_OFFSET);
+
+    /* set target ID */
+    decRegs.sizeReg &= ~MV_SATA_WIN_TARGET_MASK;
+    decRegs.sizeReg |= (targetAttribs.targetId << MV_SATA_WIN_TARGET_OFFSET);
+
+    if (pAddrDecWin->enable == MV_TRUE)
+    {
+        decRegs.sizeReg |= MV_SATA_WIN_ENABLE_MASK;
+    }
+    else
+    {
+        decRegs.sizeReg &= ~MV_SATA_WIN_ENABLE_MASK;
+    }
+
+    MV_REG_WRITE( MV_SATA_WIN_CTRL_REG(dev, winNum), decRegs.sizeReg);
+    MV_REG_WRITE( MV_SATA_WIN_BASE_REG(dev, winNum), decRegs.baseReg);
+    
+    return MV_OK;
+}
+
+/*******************************************************************************
+* mvSataWinGet - Get SATA peripheral target address window.
+*
+* DESCRIPTION:
+*       Get SATA peripheral target address window.
+*
+* INPUT:
+*       winNum - SATA target address decode window number.
+*
+* OUTPUT:
+*       pAddrDecWin - SATA target window data structure.
+*
+* RETURN:
+*       MV_ERROR if register parameters are invalid.
+*
+*******************************************************************************/
+MV_STATUS mvSataWinGet(int dev, MV_U32 winNum, MV_SATA_DEC_WIN *pAddrDecWin)
+{
+    MV_DEC_REGS         decRegs;
+    MV_TARGET_ATTRIB    targetAttrib;
+                                                                                                                         
+    /* Parameter checking   */
+    if (winNum >= MV_SATA_MAX_ADDR_DECODE_WIN)
+    {
+        mvOsPrintf("%s (dev=%d): ERR. Invalid winNum %d\n", 
+                    __FUNCTION__, dev, winNum);
+        return MV_NOT_SUPPORTED;
+    }
+
+    decRegs.baseReg = MV_REG_READ( MV_SATA_WIN_BASE_REG(dev, winNum) );
+    decRegs.sizeReg = MV_REG_READ( MV_SATA_WIN_CTRL_REG(dev, winNum) );
+ 
+    if (MV_OK != mvCtrlRegToAddrDec(&decRegs, &pAddrDecWin->addrWin) )
+    {
+        mvOsPrintf("%s: mvCtrlRegToAddrDec Failed\n", __FUNCTION__);
+        return MV_ERROR; 
+    }
+       
+    /* attrib and targetId */
+    targetAttrib.attrib = (decRegs.sizeReg & MV_SATA_WIN_ATTR_MASK) >> 
+		MV_SATA_WIN_ATTR_OFFSET;
+    targetAttrib.targetId = (decRegs.sizeReg & MV_SATA_WIN_TARGET_MASK) >> 
+		MV_SATA_WIN_TARGET_OFFSET;
+ 
+    pAddrDecWin->target = mvCtrlTargetGet(&targetAttrib);
+
+    /* Check if window is enabled   */
+    if(decRegs.sizeReg & MV_SATA_WIN_ENABLE_MASK) 
+    {
+        pAddrDecWin->enable = MV_TRUE;
+    }
+    else
+    {
+        pAddrDecWin->enable = MV_FALSE;
+    }
+    return MV_OK;
+}
+/*******************************************************************************
+* mvSataAddrDecShow - Print the SATA address decode map.
+*
+* DESCRIPTION:
+*		This function print the SATA address decode map.
+*
+* INPUT:
+*       None.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       None.
+*
+*******************************************************************************/
+MV_VOID mvSataAddrDecShow(MV_VOID)
+{
+
+	MV_SATA_DEC_WIN win;
+	int i,j;
+
+
+
+    for( j = 0; j < MV_SATA_MAX_CHAN; j++ )
+    {
+	if (MV_FALSE == mvCtrlPwrClckGet(SATA_UNIT_ID, j)) 
+		return;
+
+	mvOsOutput( "\n" );
+	mvOsOutput( "SATA %d:\n", j );
+	mvOsOutput( "----\n" );
+
+	for( i = 0; i < MV_SATA_MAX_ADDR_DECODE_WIN; i++ )
+	{
+            memset( &win, 0, sizeof(MV_SATA_DEC_WIN) );
+
+	    mvOsOutput( "win%d - ", i );
+
+	    if( mvSataWinGet(j, i, &win ) == MV_OK )
+	    {
+	        if( win.enable )
+	        {
+                    mvOsOutput( "%s base %08x, ",
+                    mvCtrlTargetNameGet(win.target), win.addrWin.baseLow );
+                    mvOsOutput( "...." );
+
+                    mvSizePrint( win.addrWin.size );
+    
+		    mvOsOutput( "\n" );
+                }
+		else
+		mvOsOutput( "disable\n" );
+	    }
+	}
+    }
+}
+
+
+/*******************************************************************************
+* mvSataWinInit - Initialize the integrated SATA target address window.
+*
+* DESCRIPTION:
+*       Initialize the SATA peripheral target address window.
+*
+* INPUT:
+*
+*
+* OUTPUT:
+*     
+*
+* RETURN:
+*       MV_ERROR if register parameters are invalid.
+*
+*******************************************************************************/
+MV_STATUS mvSataWinInit(MV_VOID)
+{
+    int             winNum;
+    MV_SATA_DEC_WIN  sataWin;
+    MV_CPU_DEC_WIN  cpuAddrDecWin;
+    MV_U32          status, winPrioIndex = 0;
+
+    /* Initiate Sata address decode */
+
+    /* First disable all address decode windows */
+    for(winNum = 0; winNum < MV_SATA_MAX_ADDR_DECODE_WIN; winNum++)
+    {
+        MV_U32  regVal = MV_REG_READ(MV_SATA_WIN_CTRL_REG(0, winNum));
+        regVal &= ~MV_SATA_WIN_ENABLE_MASK;
+        MV_REG_WRITE(MV_SATA_WIN_CTRL_REG(0, winNum), regVal);
+    }
+    
+    winNum = 0;
+    while( (sataAddrDecPrioTab[winPrioIndex] != TBL_TERM) &&
+           (winNum < MV_SATA_MAX_ADDR_DECODE_WIN) )
+    {
+        /* first get attributes from CPU If */
+        status = mvCpuIfTargetWinGet(sataAddrDecPrioTab[winPrioIndex],
+                                     &cpuAddrDecWin);
+
+        if(MV_NO_SUCH == status)
+        {
+            winPrioIndex++;
+            continue;
+        }
+	if (MV_OK != status)
+	{
+            mvOsPrintf("%s: ERR. mvCpuIfTargetWinGet failed\n", __FUNCTION__);
+	    return MV_ERROR;
+	}
+
+        if (cpuAddrDecWin.enable == MV_TRUE)
+        {
+            sataWin.addrWin.baseHigh = cpuAddrDecWin.addrWin.baseHigh;
+            sataWin.addrWin.baseLow  = cpuAddrDecWin.addrWin.baseLow;
+            sataWin.addrWin.size     = cpuAddrDecWin.addrWin.size;
+            sataWin.enable           = MV_TRUE;
+            sataWin.target           = sataAddrDecPrioTab[winPrioIndex];
+            
+            if(MV_OK != mvSataWinSet(0/*dev*/, winNum, &sataWin))
+            {
+                return MV_ERROR;
+            }
+            winNum++;
+        }
+        winPrioIndex++;
+    }
+    return MV_OK;
+}
+
+
+
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysSata.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysSata.h
new file mode 100644
index 0000000..325fb8d
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysSata.h
@@ -0,0 +1,128 @@
+

+/*******************************************************************************

+Copyright (C) Marvell International Ltd. and its affiliates

+

+This software file (the "File") is owned and distributed by Marvell 

+International Ltd. and/or its affiliates ("Marvell") under the following

+alternative licensing terms.  Once you have made an election to distribute the

+File under one of the following license alternatives, please (i) delete this

+introductory statement regarding license alternatives, (ii) delete the two

+license alternatives that you have not elected to use and (iii) preserve the

+Marvell copyright notice above.

+

+********************************************************************************

+Marvell Commercial License Option

+

+If you received this File from Marvell and you have entered into a commercial

+license agreement (a "Commercial License") with Marvell, the File is licensed

+to you under the terms of the applicable Commercial License.

+

+********************************************************************************

+Marvell GPL License Option

+

+If you received this File from Marvell, you may opt to use, redistribute and/or 

+modify this File in accordance with the terms and conditions of the General 

+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 

+available along with the File in the license.txt file or by writing to the Free 

+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 

+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 

+

+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 

+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 

+DISCLAIMED.  The GPL License provides additional details about this warranty 

+disclaimer.

+********************************************************************************

+Marvell BSD License Option

+

+If you received this File from Marvell, you may opt to use, redistribute and/or 

+modify this File under the following licensing terms. 

+Redistribution and use in source and binary forms, with or without modification, 

+are permitted provided that the following conditions are met:

+

+    *   Redistributions of source code must retain the above copyright notice,

+	    this list of conditions and the following disclaimer. 

+

+    *   Redistributions in binary form must reproduce the above copyright

+        notice, this list of conditions and the following disclaimer in the

+        documentation and/or other materials provided with the distribution. 

+

+    *   Neither the name of Marvell nor the names of its contributors may be 

+        used to endorse or promote products derived from this software without 

+        specific prior written permission. 

+    

+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 

+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 

+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 

+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 

+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 

+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 

+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 

+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 

+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 

+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

+

+*******************************************************************************/

+#ifndef __INCMVSysSataAddrDech

+#define __INCMVSysSataAddrDech

+

+#include "mvCommon.h"

+#include "ctrlEnv/mvCtrlEnvLib.h"

+#include "ctrlEnv/sys/mvCpuIf.h"

+

+

+#ifdef __cplusplus

+extern "C" {

+#endif

+

+typedef struct _mvSataDecWin

+{

+    MV_TARGET     target;

+    MV_ADDR_WIN   addrWin;    /* An address window*/

+    MV_BOOL       enable;     /* Address decode window is enabled/disabled    */

+ 

+} MV_SATA_DEC_WIN;

+

+

+#define MV_SATA_MAX_ADDR_DECODE_WIN 4

+

+#define MV_SATA_WIN_CTRL_REG(dev, win)        (SATA_REG_BASE + 0x30 + ((win)<<4))

+#define MV_SATA_WIN_BASE_REG(dev, win)        (SATA_REG_BASE + 0x34 + ((win)<<4))

+

+/* BITs in Bridge Interrupt Cause and Mask registers */

+#define MV_SATA_ADDR_DECODE_ERROR_BIT        0

+#define MV_SATA_ADDR_DECODE_ERROR_MASK       (1<<MV_SATA_ADDR_DECODE_ERROR_BIT)

+

+/* BITs in Windows 0-3 Control and Base Registers */

+#define MV_SATA_WIN_ENABLE_BIT               0

+#define MV_SATA_WIN_ENABLE_MASK              (1<<MV_SATA_WIN_ENABLE_BIT)

+

+#define MV_SATA_WIN_TARGET_OFFSET            4

+#define MV_SATA_WIN_TARGET_MASK              (0xF<<MV_SATA_WIN_TARGET_OFFSET)

+

+#define MV_SATA_WIN_ATTR_OFFSET              8

+#define MV_SATA_WIN_ATTR_MASK                (0xFF<<MV_SATA_WIN_ATTR_OFFSET)

+

+#define MV_SATA_WIN_SIZE_OFFSET              16

+#define MV_SATA_WIN_SIZE_MASK                (0xFFFF<<MV_SATA_WIN_SIZE_OFFSET)

+

+#define MV_SATA_WIN_BASE_OFFSET              16

+#define MV_SATA_WIN_BASE_MASK                (0xFFFF<<MV_SATA_WIN_BASE_OFFSET)

+

+MV_STATUS mvSataWinGet(int dev, MV_U32 winNum, MV_SATA_DEC_WIN *pAddrDecWin);

+MV_STATUS mvSataWinSet(int dev, MV_U32 winNum, MV_SATA_DEC_WIN *pAddrDecWin);

+MV_STATUS mvSataWinByTargetGet(MV_TARGET target, MV_SATA_DEC_WIN *pAddrDecWin);

+MV_STATUS mvSataWinInit(MV_VOID);

+MV_VOID   mvSataAddrDecShow(MV_VOID);

+

+

+#ifdef __cplusplus

+}

+#endif

+

+

+#endif

+

+

+

+

+

diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysSdmmc.c b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysSdmmc.c
new file mode 100644
index 0000000..6d2a919
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysSdmmc.c
@@ -0,0 +1,427 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+
+#include "mvTypes.h"
+#include "mvCommon.h"
+#include "mvOs.h"
+#include "ctrlEnv/mvCtrlEnvLib.h"
+#include "cpu/mvCpu.h"
+#include "ctrlEnv/sys/mvCpuIf.h"
+#include "mvRegs.h"
+#include "ctrlEnv/sys/mvSysSdmmc.h"
+
+MV_TARGET sdmmcAddrDecPrioTab[] =
+{
+#if defined(MV_INCLUDE_SDRAM_CS0)
+    SDRAM_CS0,
+#endif
+#if defined(MV_INCLUDE_SDRAM_CS1)
+    SDRAM_CS1,
+#endif
+#if defined(MV_INCLUDE_SDRAM_CS2)
+    SDRAM_CS2,
+#endif
+#if defined(MV_INCLUDE_SDRAM_CS3)
+    SDRAM_CS3,
+#endif
+#if defined(MV_INCLUDE_PEX)
+	PEX0_MEM,
+#endif
+	TBL_TERM
+};
+
+
+/*******************************************************************************
+* sdmmcWinOverlapDetect - Detect SDMMC address windows overlapping
+*
+* DESCRIPTION:
+*       An unpredicted behaviur is expected in case SDMMC address decode 
+*       windows overlapps.
+*       This function detects SDMMC address decode windows overlapping of a 
+*       specified window. The function does not check the window itself for 
+*       overlapping. The function also skipps disabled address decode windows.
+*
+* INPUT:
+*       winNum      - address decode window number.
+*       pAddrDecWin - An address decode window struct.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_TRUE if the given address window overlap current address
+*       decode map, MV_FALSE otherwise, MV_ERROR if reading invalid data 
+*       from registers.
+*
+*******************************************************************************/
+static MV_STATUS sdmmcWinOverlapDetect(int dev, MV_U32 winNum, 
+				      MV_ADDR_WIN *pAddrWin)
+{
+    MV_U32          winNumIndex;
+    MV_SDMMC_DEC_WIN  addrDecWin;
+
+    for(winNumIndex=0; winNumIndex<MV_SDMMC_MAX_ADDR_DECODE_WIN; winNumIndex++)
+    {
+        /* Do not check window itself       */
+        if (winNumIndex == winNum)
+        {
+            continue;
+        }
+
+        /* Get window parameters    */
+        if (MV_OK != mvSdmmcWinGet(dev, winNumIndex, &addrDecWin))
+        {
+            mvOsPrintf("%s: ERR. TargetWinGet failed\n", __FUNCTION__);
+            return MV_ERROR;
+        }
+
+        /* Do not check disabled windows    */
+        if(addrDecWin.enable == MV_FALSE)
+        {
+            continue;
+        }
+
+        if (MV_TRUE == ctrlWinOverlapTest(pAddrWin, &(addrDecWin.addrWin)))
+        {
+            return MV_TRUE;
+        }        
+    }
+    return MV_FALSE;
+}
+
+
+/*******************************************************************************
+* mvSdmmcWinSet - Set SDMMC target address window
+*
+* DESCRIPTION:
+*       This function sets a peripheral target (e.g. SDRAM bank0, PCI_MEM0) 
+*       address window, also known as address decode window. 
+*       After setting this target window, the SDMMC will be able to access the 
+*       target within the address window. 
+*
+* INPUT:
+*       winNum      - SDMMC target address decode window number.
+*       pAddrDecWin - SDMMC target window data structure.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_ERROR if address window overlapps with other address decode windows.
+*       MV_BAD_PARAM if base address is invalid parameter or target is 
+*       unknown.
+*
+*******************************************************************************/
+MV_STATUS mvSdmmcWinSet(int dev, MV_U32 winNum, MV_SDMMC_DEC_WIN *pAddrDecWin)
+{
+    MV_TARGET_ATTRIB    targetAttribs;
+    MV_DEC_REGS         decRegs;
+
+    /* Parameter checking   */
+    if (winNum >= MV_SDMMC_MAX_ADDR_DECODE_WIN)
+    {
+        mvOsPrintf("%s: ERR. Invalid win num %d\n",__FUNCTION__, winNum);
+        return MV_BAD_PARAM;
+    }
+    
+    /* Check if the requested window overlapps with current windows         */
+    if (MV_TRUE == sdmmcWinOverlapDetect(dev, winNum, &pAddrDecWin->addrWin))
+    {
+        mvOsPrintf("%s: ERR. Window %d overlap\n", __FUNCTION__, winNum);
+        return MV_ERROR;
+    }
+
+    /* check if address is aligned to the size */
+    if(MV_IS_NOT_ALIGN(pAddrDecWin->addrWin.baseLow, pAddrDecWin->addrWin.size))
+    {
+	mvOsPrintf("mvSdmmcWinSet:Error setting SDMMC window %d to "\
+		   "target %s.\nAddress 0x%08x is unaligned to size 0x%x.\n",
+		   winNum,
+		   mvCtrlTargetNameGet(pAddrDecWin->target), 
+		   pAddrDecWin->addrWin.baseLow,
+		   pAddrDecWin->addrWin.size);
+	return MV_ERROR;
+    }
+
+    decRegs.baseReg = 0;
+    decRegs.sizeReg = 0;
+
+    if (MV_OK != mvCtrlAddrDecToReg(&(pAddrDecWin->addrWin),&decRegs))
+    {
+        mvOsPrintf("%s: mvCtrlAddrDecToReg Failed\n", __FUNCTION__);
+        return MV_ERROR;
+    }
+
+    mvCtrlAttribGet(pAddrDecWin->target, &targetAttribs);
+                                                                                                                         
+    /* set attributes */
+    decRegs.sizeReg &= ~MV_SDMMC_WIN_ATTR_MASK;
+    decRegs.sizeReg |= (targetAttribs.attrib << MV_SDMMC_WIN_ATTR_OFFSET);
+
+    /* set target ID */
+    decRegs.sizeReg &= ~MV_SDMMC_WIN_TARGET_MASK;
+    decRegs.sizeReg |= (targetAttribs.targetId << MV_SDMMC_WIN_TARGET_OFFSET);
+
+    if (pAddrDecWin->enable == MV_TRUE)
+    {
+        decRegs.sizeReg |= MV_SDMMC_WIN_ENABLE_MASK;
+    }
+    else
+    {
+        decRegs.sizeReg &= ~MV_SDMMC_WIN_ENABLE_MASK;
+    }
+
+    MV_REG_WRITE( MV_SDMMC_WIN_CTRL_REG(dev, winNum), decRegs.sizeReg);
+    MV_REG_WRITE( MV_SDMMC_WIN_BASE_REG(dev, winNum), decRegs.baseReg);
+    
+    return MV_OK;
+}
+
+/*******************************************************************************
+* mvSdmmcWinGet - Get SDMMC peripheral target address window.
+*
+* DESCRIPTION:
+*       Get SDMMC peripheral target address window.
+*
+* INPUT:
+*       winNum - SDMMC target address decode window number.
+*d
+* OUTPUT:
+*       pAddrDecWin - SDMMC target window data structure.
+*
+* RETURN:
+*       MV_ERROR if register parameters are invalid.
+*
+*******************************************************************************/
+MV_STATUS mvSdmmcWinGet(int dev, MV_U32 winNum, MV_SDMMC_DEC_WIN *pAddrDecWin)
+{
+    MV_DEC_REGS         decRegs;
+    MV_TARGET_ATTRIB    targetAttrib;
+                                                                                                                         
+    /* Parameter checking   */
+    if (winNum >= MV_SDMMC_MAX_ADDR_DECODE_WIN)
+    {
+        mvOsPrintf("%s (dev=%d): ERR. Invalid winNum %d\n", 
+                    __FUNCTION__, dev, winNum);
+        return MV_NOT_SUPPORTED;
+    }
+
+    decRegs.baseReg = MV_REG_READ( MV_SDMMC_WIN_BASE_REG(dev, winNum) );
+    decRegs.sizeReg = MV_REG_READ( MV_SDMMC_WIN_CTRL_REG(dev, winNum) );
+ 
+    if (MV_OK != mvCtrlRegToAddrDec(&decRegs, &pAddrDecWin->addrWin) )
+    {
+        mvOsPrintf("%s: mvCtrlRegToAddrDec Failed\n", __FUNCTION__);
+        return MV_ERROR; 
+    }
+       
+    /* attrib and targetId */
+    targetAttrib.attrib = (decRegs.sizeReg & MV_SDMMC_WIN_ATTR_MASK) >> 
+		MV_SDMMC_WIN_ATTR_OFFSET;
+    targetAttrib.targetId = (decRegs.sizeReg & MV_SDMMC_WIN_TARGET_MASK) >> 
+		MV_SDMMC_WIN_TARGET_OFFSET;
+ 
+    pAddrDecWin->target = mvCtrlTargetGet(&targetAttrib);
+
+    /* Check if window is enabled   */
+    if(decRegs.sizeReg & MV_SDMMC_WIN_ENABLE_MASK) 
+    {
+        pAddrDecWin->enable = MV_TRUE;
+    }
+    else
+    {
+        pAddrDecWin->enable = MV_FALSE;
+    }
+    return MV_OK;
+}
+/*******************************************************************************
+* mvSdmmcAddrDecShow - Print the SDMMC address decode map.
+*
+* DESCRIPTION:
+*		This function print the SDMMC address decode map.
+*
+* INPUT:
+*       None.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       None.
+*
+*******************************************************************************/
+MV_VOID mvSdmmcAddrDecShow(MV_VOID)
+{
+
+	MV_SDMMC_DEC_WIN win;
+	int i,j=0;
+
+
+
+	if (MV_FALSE == mvCtrlPwrClckGet(SDIO_UNIT_ID, 0)) 
+		return;
+
+	mvOsOutput( "\n" );
+	mvOsOutput( "SDMMC %d:\n", j );
+	mvOsOutput( "----\n" );
+
+	for( i = 0; i < MV_SDMMC_MAX_ADDR_DECODE_WIN; i++ )
+	{
+            memset( &win, 0, sizeof(MV_SDMMC_DEC_WIN) );
+
+	    mvOsOutput( "win%d - ", i );
+
+	    if( mvSdmmcWinGet(j, i, &win ) == MV_OK )
+	    {
+	        if( win.enable )
+	        {
+                    mvOsOutput( "%s base %08x, ",
+                    mvCtrlTargetNameGet(win.target), win.addrWin.baseLow );
+                    mvOsOutput( "...." );
+
+                    mvSizePrint( win.addrWin.size );
+    
+		    mvOsOutput( "\n" );
+                }
+		else
+		mvOsOutput( "disable\n" );
+	    }
+	}
+}
+
+
+/*******************************************************************************
+* mvSdmmcWinInit - Initialize the integrated SDMMC target address window.
+*
+* DESCRIPTION:
+*       Initialize the SDMMC peripheral target address window.
+*
+* INPUT:
+*
+*
+* OUTPUT:
+*     
+*
+* RETURN:
+*       MV_ERROR if register parameters are invalid.
+*
+*******************************************************************************/
+MV_STATUS mvSdmmcWinInit(MV_VOID)
+{
+    int             winNum;
+    MV_SDMMC_DEC_WIN  sdmmcWin;
+    MV_CPU_DEC_WIN  cpuAddrDecWin;
+    MV_U32          status, winPrioIndex = 0;
+
+    /* Initiate Sdmmc address decode */
+
+    /* First disable all address decode windows */
+    for(winNum = 0; winNum < MV_SDMMC_MAX_ADDR_DECODE_WIN; winNum++)
+    {
+        MV_U32  regVal = MV_REG_READ(MV_SDMMC_WIN_CTRL_REG(0, winNum));
+        regVal &= ~MV_SDMMC_WIN_ENABLE_MASK;
+        MV_REG_WRITE(MV_SDMMC_WIN_CTRL_REG(0, winNum), regVal);
+    }
+    
+    winNum = 0;
+    while( (sdmmcAddrDecPrioTab[winPrioIndex] != TBL_TERM) &&
+           (winNum < MV_SDMMC_MAX_ADDR_DECODE_WIN) )
+    {
+        /* first get attributes from CPU If */
+        status = mvCpuIfTargetWinGet(sdmmcAddrDecPrioTab[winPrioIndex],
+                                     &cpuAddrDecWin);
+
+        if(MV_NO_SUCH == status)
+        {
+            winPrioIndex++;
+            continue;
+        }
+	if (MV_OK != status)
+	{
+            mvOsPrintf("%s: ERR. mvCpuIfTargetWinGet failed\n", __FUNCTION__);
+	    return MV_ERROR;
+	}
+
+        if (cpuAddrDecWin.enable == MV_TRUE)
+        {
+            sdmmcWin.addrWin.baseHigh = cpuAddrDecWin.addrWin.baseHigh;
+            sdmmcWin.addrWin.baseLow  = cpuAddrDecWin.addrWin.baseLow;
+            sdmmcWin.addrWin.size     = cpuAddrDecWin.addrWin.size;
+            sdmmcWin.enable           = MV_TRUE;
+            sdmmcWin.target           = sdmmcAddrDecPrioTab[winPrioIndex];
+            
+            if(MV_OK != mvSdmmcWinSet(0/*dev*/, winNum, &sdmmcWin))
+            {
+                return MV_ERROR;
+            }
+            winNum++;
+        }
+        winPrioIndex++;
+    }
+    return MV_OK;
+}
+
+
+
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysSdmmc.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysSdmmc.h
new file mode 100644
index 0000000..4c50a2b
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysSdmmc.h
@@ -0,0 +1,125 @@
+

+/*******************************************************************************

+Copyright (C) Marvell International Ltd. and its affiliates

+

+This software file (the "File") is owned and distributed by Marvell 

+International Ltd. and/or its affiliates ("Marvell") under the following

+alternative licensing terms.  Once you have made an election to distribute the

+File under one of the following license alternatives, please (i) delete this

+introductory statement regarding license alternatives, (ii) delete the two

+license alternatives that you have not elected to use and (iii) preserve the

+Marvell copyright notice above.

+

+********************************************************************************

+Marvell Commercial License Option

+

+If you received this File from Marvell and you have entered into a commercial

+license agreement (a "Commercial License") with Marvell, the File is licensed

+to you under the terms of the applicable Commercial License.

+

+********************************************************************************

+Marvell GPL License Option

+

+If you received this File from Marvell, you may opt to use, redistribute and/or 

+modify this File in accordance with the terms and conditions of the General 

+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 

+available along with the File in the license.txt file or by writing to the Free 

+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 

+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 

+

+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 

+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 

+DISCLAIMED.  The GPL License provides additional details about this warranty 

+disclaimer.

+********************************************************************************

+Marvell BSD License Option

+

+If you received this File from Marvell, you may opt to use, redistribute and/or 

+modify this File under the following licensing terms. 

+Redistribution and use in source and binary forms, with or without modification, 

+are permitted provided that the following conditions are met:

+

+    *   Redistributions of source code must retain the above copyright notice,

+	    this list of conditions and the following disclaimer. 

+

+    *   Redistributions in binary form must reproduce the above copyright

+        notice, this list of conditions and the following disclaimer in the

+        documentation and/or other materials provided with the distribution. 

+

+    *   Neither the name of Marvell nor the names of its contributors may be 

+        used to endorse or promote products derived from this software without 

+        specific prior written permission. 

+    

+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 

+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 

+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 

+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 

+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 

+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 

+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 

+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 

+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 

+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

+

+*******************************************************************************/

+#ifndef __INCMVSysSdmmcAddrDech

+#define __INCMVSysSdmmcAddrDech

+

+#include "mvCommon.h"

+#include "ctrlEnv/mvCtrlEnvLib.h"

+#include "ctrlEnv/sys/mvCpuIf.h"

+

+

+#ifdef __cplusplus

+extern "C" {

+#endif

+

+typedef struct _mvSdmmcDecWin

+{

+    MV_TARGET     target;

+    MV_ADDR_WIN   addrWin;    /* An address window*/

+    MV_BOOL       enable;     /* Address decode window is enabled/disabled    */

+ 

+} MV_SDMMC_DEC_WIN;

+

+

+#define MV_SDMMC_MAX_ADDR_DECODE_WIN 4

+

+#define MV_SDMMC_WIN_CTRL_REG(dev, win)        (MV_SDIO_REG_BASE + 0x108 + ((win)<<3))

+#define MV_SDMMC_WIN_BASE_REG(dev, win)        (MV_SDIO_REG_BASE + 0x10c + ((win)<<3))

+

+

+/* BITs in Windows 0-3 Control and Base Registers */

+#define MV_SDMMC_WIN_ENABLE_BIT               0

+#define MV_SDMMC_WIN_ENABLE_MASK              (1<<MV_SDMMC_WIN_ENABLE_BIT)

+

+#define MV_SDMMC_WIN_TARGET_OFFSET            4

+#define MV_SDMMC_WIN_TARGET_MASK              (0xF<<MV_SDMMC_WIN_TARGET_OFFSET)

+

+#define MV_SDMMC_WIN_ATTR_OFFSET              8

+#define MV_SDMMC_WIN_ATTR_MASK                (0xFF<<MV_SDMMC_WIN_ATTR_OFFSET)

+

+#define MV_SDMMC_WIN_SIZE_OFFSET              16

+#define MV_SDMMC_WIN_SIZE_MASK                (0xFFFF<<MV_SDMMC_WIN_SIZE_OFFSET)

+

+#define MV_SDMMC_WIN_BASE_OFFSET              16

+#define MV_SDMMC_WIN_BASE_MASK                (0xFFFF<<MV_SDMMC_WIN_BASE_OFFSET)

+

+MV_STATUS mvSdmmcWinGet(int dev, MV_U32 winNum, MV_SDMMC_DEC_WIN *pAddrDecWin);

+MV_STATUS mvSdmmcWinSet(int dev, MV_U32 winNum, MV_SDMMC_DEC_WIN *pAddrDecWin);

+MV_STATUS mvSdmmcWinByTargetGet(MV_TARGET target, MV_SDMMC_DEC_WIN *pAddrDecWin);

+MV_STATUS mvSdmmcWinInit(MV_VOID);

+MV_VOID   mvSdmmcAddrDecShow(MV_VOID);

+

+

+#ifdef __cplusplus

+}

+#endif

+

+

+#endif

+

+

+

+

+

diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysTdm.c b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysTdm.c
new file mode 100644
index 0000000..ecf6944
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysTdm.c
@@ -0,0 +1,462 @@
+/*******************************************************************************

+Copyright (C) Marvell International Ltd. and its affiliates

+

+This software file (the "File") is owned and distributed by Marvell 

+International Ltd. and/or its affiliates ("Marvell") under the following

+alternative licensing terms.  Once you have made an election to distribute the

+File under one of the following license alternatives, please (i) delete this

+introductory statement regarding license alternatives, (ii) delete the two

+license alternatives that you have not elected to use and (iii) preserve the

+Marvell copyright notice above.

+

+********************************************************************************

+Marvell Commercial License Option

+

+If you received this File from Marvell and you have entered into a commercial

+license agreement (a "Commercial License") with Marvell, the File is licensed

+to you under the terms of the applicable Commercial License.

+

+********************************************************************************

+Marvell GPL License Option

+

+If you received this File from Marvell, you may opt to use, redistribute and/or 

+modify this File in accordance with the terms and conditions of the General 

+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 

+available along with the File in the license.txt file or by writing to the Free 

+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 

+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 

+

+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 

+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 

+DISCLAIMED.  The GPL License provides additional details about this warranty 

+disclaimer.

+********************************************************************************

+Marvell BSD License Option

+

+If you received this File from Marvell, you may opt to use, redistribute and/or 

+modify this File under the following licensing terms. 

+Redistribution and use in source and binary forms, with or without modification, 

+are permitted provided that the following conditions are met:

+

+    *   Redistributions of source code must retain the above copyright notice,

+	    this list of conditions and the following disclaimer. 

+

+    *   Redistributions in binary form must reproduce the above copyright

+        notice, this list of conditions and the following disclaimer in the

+        documentation and/or other materials provided with the distribution. 

+

+    *   Neither the name of Marvell nor the names of its contributors may be 

+        used to endorse or promote products derived from this software without 

+        specific prior written permission. 

+    

+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 

+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 

+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 

+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 

+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 

+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 

+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 

+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 

+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 

+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

+

+*******************************************************************************/

+

+#include "mvSysTdm.h"

+

+

+/* defines  */

+#ifdef MV_DEBUG

+	#define DB(x)	x

+#else

+	#define DB(x)

+#endif	

+

+static MV_TARGET tdmAddrDecPrioTap[] =

+{

+        PEX0_MEM,

+        SDRAM_CS0,

+        SDRAM_CS1,

+        SDRAM_CS2,

+        SDRAM_CS3,

+        DEVICE_CS0,

+        DEVICE_CS1,

+        DEVICE_CS2,

+        DEV_BOOCS,

+        PEX0_IO,

+        TBL_TERM

+};


+

+static MV_STATUS tdmWinOverlapDetect(MV_U32 winNum, MV_ADDR_WIN *pAddrWin);

+

+/*******************************************************************************

+* mvTdmWinInit - Initialize TDM address decode windows 

+*

+* DESCRIPTION:

+*               This function initialize TDM window decode unit. It set the 

+*               default address decode

+*               windows of the unit.

+*

+* INPUT:

+*       None.

+*

+* OUTPUT:

+*       None.

+*

+* RETURN:

+*       MV_ERROR if setting fail.

+*******************************************************************************/

+

+MV_STATUS mvTdmWinInit(void)

+{

+	MV_U32 		winNum;

+	MV_U32		winPrioIndex = 0;

+	MV_CPU_DEC_WIN cpuAddrDecWin;

+	MV_TDM_DEC_WIN tdmWin;

+	MV_STATUS status;

+

+	/*Disable all windows*/	

+	for (winNum = 0; winNum < TDM_MBUS_MAX_WIN; winNum++)

+	{

+		mvTdmWinEnable(winNum, MV_FALSE);

+	}

+

+	for (winNum = 0; ((tdmAddrDecPrioTap[winPrioIndex] != TBL_TERM) && 

+					  (winNum < TDM_MBUS_MAX_WIN)); )

+	{	

+		status = mvCpuIfTargetWinGet(tdmAddrDecPrioTap[winPrioIndex], 

+									 &cpuAddrDecWin);

+        if (MV_NO_SUCH == status)

+        {

+            winPrioIndex++;

+            continue;

+        }

+		if (MV_OK != status)

+		{

+			mvOsPrintf("mvTdmInit: ERR. mvCpuIfTargetWinGet failed\n");

+			return MV_ERROR;

+		}

+

+        if (cpuAddrDecWin.enable == MV_TRUE)

+		{

+			tdmWin.addrWin.baseHigh = cpuAddrDecWin.addrWin.baseHigh;

+			tdmWin.addrWin.baseLow = cpuAddrDecWin.addrWin.baseLow;

+			tdmWin.addrWin.size = cpuAddrDecWin.addrWin.size;

+			tdmWin.enable = MV_TRUE;

+		    tdmWin.target = tdmAddrDecPrioTap[winPrioIndex];

+		    if (MV_OK != mvTdmWinSet(winNum, &tdmWin))

+		    {

+			    return MV_ERROR;

+		    }

+		    winNum++;

+		}

+		winPrioIndex++;			

+    }

+	return MV_OK;

+}

+

+/*******************************************************************************

+* mvTdmWinSet - Set TDM target address window

+*

+* DESCRIPTION:

+*       This function sets a peripheral target (e.g. SDRAM bank0, PCI_MEM0)

+*       address window, also known as address decode window.

+*       After setting this target window, the TDM will be able to access the

+*       target within the address window.

+*

+* INPUT:

+*       winNum      - TDM to target address decode window number.

+*       pAddrDecWin - TDM target window data structure.

+*

+* OUTPUT:

+*       None.

+*

+* RETURN:

+*       MV_ERROR if address window overlapps with other address decode windows.

+*       MV_BAD_PARAM if base address is invalid parameter or target is

+*       unknown.

+*

+*******************************************************************************/

+

+MV_STATUS mvTdmWinSet(MV_U32 winNum, MV_TDM_DEC_WIN *pAddrDecWin)

+{

+	MV_TARGET_ATTRIB targetAttribs;

+	MV_DEC_REGS decRegs;

+	MV_U32 ctrlReg = 0;

+

+    /* Parameter checking   */

+    if (winNum >= TDM_MBUS_MAX_WIN)

+    {

+		mvOsPrintf("mvTdmWinSet: ERR. Invalid win num %d\n",winNum);

+        return MV_BAD_PARAM;

+    }

+    

+    /* Check if the requested window overlapps with current windows         */

+    if (MV_TRUE == tdmWinOverlapDetect(winNum, &pAddrDecWin->addrWin))

+   	{

+       	mvOsPrintf("mvTdmWinSet: ERR. Window %d overlap\n", winNum);

+		return MV_ERROR;

+	}

+

+	/* check if address is aligned to the size */

+	if (MV_IS_NOT_ALIGN(pAddrDecWin->addrWin.baseLow, pAddrDecWin->addrWin.size))

+	{

+		mvOsPrintf("mvTdmWinSet: Error setting TDM window %d to "\

+				   "target %s.\nAddress 0x%08x is unaligned to size 0x%x.\n",

+				   winNum,

+				   mvCtrlTargetNameGet(pAddrDecWin->target), 

+				   pAddrDecWin->addrWin.baseLow,

+				   pAddrDecWin->addrWin.size);

+		return MV_ERROR;

+	}

+

+	decRegs.baseReg = MV_REG_READ(TDM_WIN_BASE_REG(winNum));

+	decRegs.sizeReg = (MV_REG_READ(TDM_WIN_CTRL_REG(winNum)) & TDM_WIN_SIZE_MASK) >>  TDM_WIN_SIZE_OFFS;

+

+	if (MV_OK != mvCtrlAddrDecToReg(&(pAddrDecWin->addrWin),&decRegs))

+	{

+			mvOsPrintf("mvTdmWinSet: mvCtrlAddrDecToReg Failed\n");

+			return MV_ERROR;

+	}

+	

+	mvCtrlAttribGet(pAddrDecWin->target, &targetAttribs);

+	

+	/* for the safe side we disable the window before writing the new

+	values */

+	mvTdmWinEnable(winNum, MV_FALSE);

+

+	ctrlReg |= (targetAttribs.attrib << TDM_WIN_ATTRIB_OFFS);

+	ctrlReg |= (targetAttribs.targetId << TDM_WIN_TARGET_OFFS);

+	ctrlReg |= (decRegs.sizeReg & TDM_WIN_SIZE_MASK);

+

+	/* Write to address base and control registers  */

+	MV_REG_WRITE(TDM_WIN_BASE_REG(winNum), decRegs.baseReg);

+	MV_REG_WRITE(TDM_WIN_CTRL_REG(winNum), ctrlReg);  

+	/* Enable address decode target window  */

+	if (pAddrDecWin->enable == MV_TRUE)

+	{

+		mvTdmWinEnable(winNum, MV_TRUE);

+	}    

+	return MV_OK;

+}

+

+/*******************************************************************************

+* mvTdmWinGet - Get peripheral target address window.

+*

+* DESCRIPTION:

+*               Get TDM peripheral target address window.

+*

+* INPUT:

+*       winNum - TDM to target address decode window number.

+*

+* OUTPUT:

+*       pAddrDecWin - TDM target window data structure.

+*

+* RETURN:

+*       MV_ERROR if register parameters are invalid.

+*

+*******************************************************************************/

+

+MV_STATUS mvTdmWinGet(MV_U32 winNum, MV_TDM_DEC_WIN *pAddrDecWin)

+{

+

+	MV_DEC_REGS decRegs;

+	MV_TARGET_ATTRIB targetAttrib;

+

+	/* Parameter checking   */

+	if (winNum >= TDM_MBUS_MAX_WIN)

+	{

+		mvOsPrintf("mvTdmWinGet: ERR. Invalid winNum %d\n", winNum);

+		return MV_NOT_SUPPORTED;

+	}

+	

+	decRegs.baseReg =  MV_REG_READ(TDM_WIN_BASE_REG(winNum));                                                                           

+	decRegs.sizeReg = (MV_REG_READ(TDM_WIN_CTRL_REG(winNum)) & TDM_WIN_SIZE_MASK) >>  TDM_WIN_SIZE_OFFS;

+ 

+	if (MV_OK != mvCtrlRegToAddrDec(&decRegs,&(pAddrDecWin->addrWin)))

+	{

+		mvOsPrintf("mvTdmWinGet: mvCtrlRegToAddrDec Failed \n");

+		return MV_ERROR;

+	}

+	 

+	/* attrib and targetId */

+	targetAttrib.attrib = 

+		(MV_REG_READ(TDM_WIN_CTRL_REG(winNum)) & TDM_WIN_ATTRIB_MASK) >>  TDM_WIN_ATTRIB_OFFS;

+	targetAttrib.targetId = 

+		(MV_REG_READ(TDM_WIN_CTRL_REG(winNum)) & TDM_WIN_TARGET_MASK) >>  TDM_WIN_TARGET_OFFS;

+	 

+	pAddrDecWin->target = mvCtrlTargetGet(&targetAttrib);

+

+	/* Check if window is enabled   */

+	if (MV_REG_READ(TDM_WIN_CTRL_REG(winNum)) & TDM_WIN_ENABLE_MASK)

+	{

+		pAddrDecWin->enable = MV_TRUE;

+	}

+	else

+	{

+		pAddrDecWin->enable = MV_FALSE;

+	}

+	

+	return MV_OK;

+}

+

+/*******************************************************************************

+* mvTdmWinEnable - Enable/disable a TDM to target address window

+*

+* DESCRIPTION:

+*       This function enable/disable a TDM to target address window.

+*       According to parameter 'enable' the routine will enable the

+*       window, thus enabling TDM accesses (before enabling the window it is

+*       tested for overlapping). Otherwise, the window will be disabled.

+*

+* INPUT:

+*       winNum - TDM to target address decode window number.

+*       enable - Enable/disable parameter.

+*

+* OUTPUT:

+*       N/A

+*

+* RETURN:

+*       MV_ERROR if decode window number was wrong or enabled window overlapps.

+*

+*******************************************************************************/

+MV_STATUS mvTdmWinEnable(int winNum, MV_BOOL enable)

+{

+	MV_TDM_DEC_WIN addrDecWin;

+

+	if (MV_TRUE == enable)

+	{

+		if (winNum >= TDM_MBUS_MAX_WIN)

+		{

+			mvOsPrintf("mvTdmWinEnable:ERR. Invalid winNum%d\n",winNum);

+			return MV_ERROR;

+		}	

+		

+		/* First check for overlap with other enabled windows				*/

+		/* Get current window */

+		if (MV_OK != mvTdmWinGet(winNum, &addrDecWin))

+		{

+			mvOsPrintf("mvTdmWinEnable:ERR. targetWinGet fail\n");

+			return MV_ERROR;

+		}

+		/* Check for overlapping */

+		if (MV_FALSE == tdmWinOverlapDetect(winNum, &(addrDecWin.addrWin)))

+		{

+			/* No Overlap. Enable address decode target window */

+			MV_REG_BIT_SET(TDM_WIN_CTRL_REG(winNum), TDM_WIN_ENABLE_MASK);

+		}

+		else

+		{   /* Overlap detected	*/

+			mvOsPrintf("mvTdmWinEnable:ERR. Overlap detected\n");

+			return MV_ERROR;

+		}

+	}

+	else

+	{

+		MV_REG_BIT_RESET(TDM_WIN_CTRL_REG(winNum), TDM_WIN_ENABLE_MASK);	

+	}

+	return MV_OK;

+}

+

+

+/*******************************************************************************

+* tdmWinOverlapDetect - Detect TDM address windows overlapping

+*

+* DESCRIPTION:

+*       An unpredicted behaviour is expected in case TDM address decode 

+*       windows overlapps.

+*       This function detects TDM address decode windows overlapping of a 

+*       specified window. The function does not check the window itself for 

+*       overlapping. The function also skipps disabled address decode windows.

+*

+* INPUT:

+*       winNum      - address decode window number.

+*       pAddrDecWin - An address decode window struct.

+*

+* OUTPUT:

+*       None.

+*

+* RETURN:

+*       MV_TRUE if the given address window overlap current address

+*       decode map, MV_FALSE otherwise, MV_ERROR if reading invalid data 

+*       from registers.

+*

+*******************************************************************************/

+static MV_STATUS tdmWinOverlapDetect(MV_U32 winNum, MV_ADDR_WIN *pAddrWin)

+{

+    MV_U32      	winNumIndex;

+    MV_TDM_DEC_WIN  	addrDecWin;

+

+    for (winNumIndex = 0; winNumIndex < TDM_MBUS_MAX_WIN; winNumIndex++)

+    {

+		/* Do not check window itself		*/

+        if (winNumIndex == winNum)

+		{

+			continue;

+		}

+		/* Do not check disabled windows	*/

+		if (MV_REG_READ(TDM_WIN_CTRL_REG(winNum)) & TDM_WIN_ENABLE_MASK)

+		{

+			/* Get window parameters 	*/

+			if (MV_OK != mvTdmWinGet(winNumIndex, &addrDecWin))

+			{

+				DB(mvOsPrintf("dmaWinOverlapDetect: ERR. TargetWinGet failed\n"));

+            		return MV_ERROR;

+			}

+

+			if (MV_TRUE == ctrlWinOverlapTest(pAddrWin, &(addrDecWin.addrWin)))

+			{

+				return MV_TRUE;

+			}        

+		}

+    }

+	return MV_FALSE;

+}

+

+/*******************************************************************************

+* mvTdmAddrDecShow - Print the TDM address decode map.

+*

+* DESCRIPTION:

+*       This function print the TDM address decode map.

+*

+* INPUT:

+*       None.

+*

+* OUTPUT:

+*       None.

+*

+* RETURN:

+*       None.

+*

+*******************************************************************************/

+MV_VOID mvTdmAddrDecShow(MV_VOID)

+{

+	MV_TDM_DEC_WIN win;

+	int i;

+

+	mvOsOutput( "\n" );

+	mvOsOutput( "TDM:\n" );

+	mvOsOutput( "----\n" );

+

+	for( i = 0; i < TDM_MBUS_MAX_WIN; i++ )

+	{

+		memset( &win, 0, sizeof(MV_TDM_DEC_WIN) );

+

+		mvOsOutput( "win%d - ", i );

+

+		if (mvTdmWinGet(i, &win ) == MV_OK )

+		{

+			if( win.enable )

+			{

+                mvOsOutput( "%s base %08x, ",

+                mvCtrlTargetNameGet(win.target), win.addrWin.baseLow);

+                mvOsOutput( "...." );

+                mvSizePrint( win.addrWin.size );

+				mvOsOutput( "\n" );

+			}

+			else

+				mvOsOutput( "disable\n" );

+		}

+	}

+}

+

diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysTdm.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysTdm.h
new file mode 100644
index 0000000..0d3140f
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysTdm.h
@@ -0,0 +1,106 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+#ifndef __INCmvSysTdmh
+#define __INCmvSysTdmh
+
+#include "ctrlEnv/sys/mvCpuIf.h"
+#include "ctrlEnv/mvCtrlEnvLib.h"
+#include "ctrlEnv/mvCtrlEnvAddrDec.h"
+
+typedef struct _mvTdmDecWin
+{
+        MV_TARGET     target;
+        MV_ADDR_WIN   addrWin; /* An address window*/
+        MV_BOOL       enable;  /* Address decode window is enabled/disabled */ 
+} MV_TDM_DEC_WIN;
+
+MV_STATUS mvTdmWinInit(MV_VOID);
+MV_STATUS mvTdmWinSet(MV_U32 winNum, MV_TDM_DEC_WIN *pAddrDecWin);
+MV_STATUS mvTdmWinGet(MV_U32 winNum, MV_TDM_DEC_WIN *pAddrDecWin);
+MV_STATUS mvTdmWinEnable(int winNum, MV_BOOL enable);
+MV_VOID mvTdmAddrDecShow(MV_VOID);
+
+
+#define TDM_MBUS_MAX_WIN	4
+#define TDM_WIN_CTRL_REG(win)	((TDM_REG_BASE + 0x4030) + (win<<4))
+#define TDM_WIN_BASE_REG(win)	((TDM_REG_BASE +0x4034) + (win<<4))
+
+/* TDM_WIN_CTRL_REG bits */
+#define TDM_WIN_ENABLE_OFFS	0
+#define TDM_WIN_ENABLE_MASK	(1<<TDM_WIN_ENABLE_OFFS)
+#define TDM_WIN_ENABLE		1
+#define TDM_WIN_TARGET_OFFS	4
+#define TDM_WIN_TARGET_MASK	(0xf<<TDM_WIN_TARGET_OFFS)
+#define TDM_WIN_ATTRIB_OFFS	8
+#define TDM_WIN_ATTRIB_MASK	(0xff<<TDM_WIN_ATTRIB_OFFS)
+#define TDM_WIN_SIZE_OFFS	16
+#define TDM_WIN_SIZE_MASK	(0xffff<<TDM_WIN_SIZE_OFFS)
+
+/* TDM_WIN_BASE_REG bits */
+#define TDM_BASE_OFFS		16
+#define TDM_BASE_MASK		(0xffff<<TDM_BASE_OFFS)
+
+#endif /*__INCmvSysTdmh*/
+
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysTs.c b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysTs.c
new file mode 100644
index 0000000..4415c7c
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysTs.c
@@ -0,0 +1,591 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or
+modify this File in accordance with the terms and conditions of the General
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is
+available along with the File in the license.txt file or by writing to the Free
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt.
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY
+DISCLAIMED.  The GPL License provides additional details about this warranty
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or
+modify this File under the following licensing terms.
+Redistribution and use in source and binary forms, with or without modification,
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer.
+
+    *   Redistributions in binary form must reproduce the above copyright
+	notice, this list of conditions and the following disclaimer in the
+	documentation and/or other materials provided with the distribution.
+
+    *   Neither the name of Marvell nor the names of its contributors may be
+	used to endorse or promote products derived from this software without
+	specific prior written permission.
+
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+
+#include "ctrlEnv/sys/mvSysTs.h"
+
+
+typedef struct _mvTsuDecWin
+{
+        MV_TARGET     target;
+        MV_ADDR_WIN   addrWin; /* An address window*/
+        MV_BOOL       enable;  /* Address decode window is enabled/disabled */
+ 
+}MV_TSU_DEC_WIN;
+
+
+MV_TARGET tsuAddrDecPrioTap[] =
+{
+#if defined(MV_INCLUDE_PEX)
+        PEX0_MEM,
+#endif
+#if defined(MV_INCLUDE_PCI)
+        PCI0_MEM,
+#endif
+#if defined(MV_INCLUDE_SDRAM_CS0)
+        SDRAM_CS0,
+#endif
+#if defined(MV_INCLUDE_SDRAM_CS1)
+        SDRAM_CS1,
+#endif
+#if defined(MV_INCLUDE_SDRAM_CS2)
+        SDRAM_CS2,
+#endif
+#if defined(MV_INCLUDE_SDRAM_CS3)
+        SDRAM_CS3,
+#endif
+#if defined(MV_INCLUDE_DEVICE_CS0)
+        DEVICE_CS0,
+#endif
+#if defined(MV_INCLUDE_DEVICE_CS1)
+        DEVICE_CS1,
+#endif
+#if defined(MV_INCLUDE_DEVICE_CS2)
+        DEVICE_CS2,
+#endif
+#if defined(MV_INCLUDE_DEVICE_CS3)
+        DEVICE_CS3,
+#endif
+#if defined(MV_INCLUDE_PEX)
+        PEX0_IO,
+#endif
+#if defined(MV_INCLUDE_PCI)
+        PCI0_IO,
+#endif
+        TBL_TERM
+};
+
+static MV_STATUS tsuWinOverlapDetect(MV_U32 winNum, MV_ADDR_WIN *pAddrWin);
+static MV_STATUS mvTsuWinSet(MV_U32 winNum, MV_TSU_DEC_WIN *pAddrDecWin);
+static MV_STATUS mvTsuWinGet(MV_U32 winNum, MV_TSU_DEC_WIN *pAddrDecWin);
+MV_STATUS mvTsuWinEnable(MV_U32 winNum,MV_BOOL enable);
+
+/*******************************************************************************
+* mvTsuWinInit
+*
+* DESCRIPTION:
+* 	Initialize the TSU unit address decode windows.
+*
+* INPUT:
+*       None.
+* OUTPUT:
+*	None.
+* RETURN:
+*       MV_OK	- on success,
+*
+*******************************************************************************/
+MV_STATUS mvTsuWinInit(void)
+{
+	MV_U32          winNum, status, winPrioIndex=0;
+	MV_TSU_DEC_WIN  tsuWin;
+	MV_CPU_DEC_WIN  cpuAddrDecWin;
+
+	/* First disable all address decode windows */
+	for(winNum = 0; winNum < TSU_MAX_DECODE_WIN; winNum++)
+	{
+		MV_REG_BIT_RESET(MV_TSU_WIN_CTRL_REG(winNum),
+				 TSU_WIN_CTRL_EN_MASK);
+	}
+
+	/* Go through all windows in user table until table terminator      */
+	for(winNum = 0; ((tsuAddrDecPrioTap[winPrioIndex] != TBL_TERM) &&
+			 (winNum < TSU_MAX_DECODE_WIN));)
+	{
+		/* first get attributes from CPU If */
+		status = mvCpuIfTargetWinGet(tsuAddrDecPrioTap[winPrioIndex],
+					     &cpuAddrDecWin);
+
+		if(MV_NO_SUCH == status)
+		{
+			winPrioIndex++;
+			continue;
+		}
+		if(MV_OK != status)
+		{
+			mvOsPrintf("mvTsuWinInit: ERR. mvCpuIfTargetWinGet failed\n");
+			return MV_ERROR;
+		}
+
+		if (cpuAddrDecWin.enable == MV_TRUE)
+		{
+			tsuWin.addrWin.baseHigh = cpuAddrDecWin.addrWin.baseHigh;
+			tsuWin.addrWin.baseLow = cpuAddrDecWin.addrWin.baseLow;
+			tsuWin.addrWin.size = cpuAddrDecWin.addrWin.size;
+			tsuWin.enable = MV_TRUE;
+			tsuWin.target = tsuAddrDecPrioTap[winPrioIndex];
+
+			if(MV_OK != mvTsuWinSet(winNum, &tsuWin))
+			{
+				mvOsPrintf("mvTsuWinInit: ERR. mvTsuWinSet failed winNum=%d\n",
+					   winNum);
+				return MV_ERROR;
+			}
+			winNum++;
+		}
+		winPrioIndex ++;
+	}
+
+	return MV_OK;
+}
+
+
+/*******************************************************************************
+* mvTsuWinSet
+*
+* DESCRIPTION:
+*       This function sets a peripheral target (e.g. SDRAM bank0, PCI_MEM0)
+*       address window, also known as address decode window.
+*       After setting this target window, the TSU will be able to access the
+*       target within the address window.
+*
+* INPUT:
+*       winNum      - TSU to target address decode window number.
+*       pAddrDecWin - TSU target window data structure.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_ERROR	- if address window overlapps with other address decode 
+*			windows.
+*       MV_BAD_PARAM	- if base address is invalid parameter or target is
+*       		unknown.
+*
+*******************************************************************************/
+MV_STATUS mvTsuWinSet(MV_U32 winNum, MV_TSU_DEC_WIN *pAddrDecWin)
+{
+	MV_TARGET_ATTRIB    targetAttribs;
+	MV_DEC_REGS         decRegs;
+
+	/* Parameter checking   */
+	if(winNum >= TSU_MAX_DECODE_WIN)
+	{
+		mvOsPrintf("mvTsuWinSet: ERR. Invalid win num %d\n",winNum);
+		return MV_BAD_PARAM;
+	}    
+
+	/* Check if the requested window overlapps with current windows     */
+	if(MV_TRUE == tsuWinOverlapDetect(winNum, &pAddrDecWin->addrWin))
+	{
+		mvOsPrintf("mvTsuWinSet: ERR. Window %d overlap\n", winNum);
+		return MV_ERROR;
+	}
+
+	/* check if address is aligned to the size */
+	if(MV_IS_NOT_ALIGN(pAddrDecWin->addrWin.baseLow,pAddrDecWin->addrWin.size))
+	{
+		mvOsPrintf("mvTsuWinSet: Error setting TSU window %d to target "
+			   "%s.\nAddress 0x%08x is unaligned to size 0x%x.\n",
+			   winNum, mvCtrlTargetNameGet(pAddrDecWin->target),
+			   pAddrDecWin->addrWin.baseLow,
+			   pAddrDecWin->addrWin.size);
+		return MV_ERROR;
+	}
+
+	decRegs.baseReg = MV_REG_READ(MV_TSU_WIN_BASE_REG(winNum));
+	decRegs.sizeReg = MV_REG_READ(MV_TSU_WIN_CTRL_REG(winNum));
+    
+	if(MV_OK != mvCtrlAddrDecToReg(&(pAddrDecWin->addrWin),&decRegs))
+	{
+		mvOsPrintf("mvTsuWinSet: mvCtrlAddrDecToReg Failed\n");
+		return MV_ERROR;
+	}
+    
+	mvCtrlAttribGet(pAddrDecWin->target,&targetAttribs);
+    
+	/* set attributes */
+	decRegs.sizeReg &= ~TSU_WIN_CTRL_ATTR_MASK;
+	decRegs.sizeReg |= targetAttribs.attrib << TSU_WIN_CTRL_ATTR_OFFS;
+	/* set target ID */
+	decRegs.sizeReg &= ~TSU_WIN_CTRL_TARGET_MASK;
+	decRegs.sizeReg |= targetAttribs.targetId << TSU_WIN_CTRL_TARGET_OFFS;
+
+	/* for the safe side we disable the window before writing the new */
+	/* values */
+	mvTsuWinEnable(winNum, MV_FALSE);
+	MV_REG_WRITE(MV_TSU_WIN_CTRL_REG(winNum),decRegs.sizeReg);
+
+	/* Write to address decode Size Register                            */
+	MV_REG_WRITE(MV_TSU_WIN_BASE_REG(winNum), decRegs.baseReg);
+
+	/* Enable address decode target window                              */
+	if(pAddrDecWin->enable == MV_TRUE)
+	{
+		mvTsuWinEnable(winNum,MV_TRUE);
+	}
+
+	return MV_OK;
+}
+
+
+/*******************************************************************************
+* mvTsuWinGet
+*
+* DESCRIPTION:
+*	Get TSU peripheral target address window.
+*
+* INPUT:
+*	winNum - TSU to target address decode window number.
+*
+* OUTPUT:
+*       pAddrDecWin - TSU target window data structure.
+*
+* RETURN:
+*       MV_ERROR if register parameters are invalid.
+*
+*******************************************************************************/
+MV_STATUS mvTsuWinGet(MV_U32 winNum, MV_TSU_DEC_WIN *pAddrDecWin)
+{
+	MV_DEC_REGS decRegs;
+	MV_TARGET_ATTRIB targetAttrib;
+
+	/* Parameter checking   */
+	if(winNum >= TSU_MAX_DECODE_WIN)
+	{
+		mvOsPrintf("mvTsuWinGet: ERR. Invalid winNum %d\n", winNum);
+		return MV_NOT_SUPPORTED;
+	}
+
+	decRegs.baseReg = MV_REG_READ(MV_TSU_WIN_BASE_REG(winNum));                                                                           
+	decRegs.sizeReg = MV_REG_READ(MV_TSU_WIN_CTRL_REG(winNum));
+ 
+	if(MV_OK != mvCtrlRegToAddrDec(&decRegs,&(pAddrDecWin->addrWin)))
+	{
+		mvOsPrintf("mvTsuWinGet: mvCtrlRegToAddrDec Failed \n");
+		return MV_ERROR;
+	}
+
+	/* attrib and targetId */
+	targetAttrib.attrib = 
+		(decRegs.sizeReg & TSU_WIN_CTRL_ATTR_MASK) >> TSU_WIN_CTRL_ATTR_OFFS;
+	targetAttrib.targetId = 
+		(decRegs.sizeReg & TSU_WIN_CTRL_TARGET_MASK) >> TSU_WIN_CTRL_TARGET_OFFS;
+
+	pAddrDecWin->target = mvCtrlTargetGet(&targetAttrib);
+
+	/* Check if window is enabled   */
+	if((MV_REG_READ(MV_TSU_WIN_CTRL_REG(winNum)) & TSU_WIN_CTRL_EN_MASK))
+	{
+		pAddrDecWin->enable = MV_TRUE;
+	}
+	else
+	{
+		pAddrDecWin->enable = MV_FALSE;
+	}
+	
+	return MV_OK;
+}
+
+
+/*******************************************************************************
+* mvTsuWinEnable
+*
+* DESCRIPTION:
+*       This function enable/disable a TSU to target address window.
+*       According to parameter 'enable' the routine will enable the
+*       window, thus enabling TSU accesses (before enabling the window it is
+*       tested for overlapping). Otherwise, the window will be disabled.
+*
+* INPUT:
+*       winNum - TSU to target address decode window number.
+*       enable - Enable / disable parameter.
+*
+* OUTPUT:
+*       N/A
+*
+* RETURN:
+*       MV_ERROR if decode window number was wrong or enabled window overlapps.
+*
+*******************************************************************************/
+MV_STATUS mvTsuWinEnable(MV_U32 winNum,MV_BOOL enable)
+{
+	MV_TSU_DEC_WIN addrDecWin;
+
+	/* Parameter checking   */
+	if(winNum >= TSU_MAX_DECODE_WIN)
+	{
+		mvOsPrintf("mvTsuWinEnable: ERR. Invalid winNum%d\n",winNum);
+		return MV_ERROR;
+	}
+
+	if(enable == MV_TRUE)
+	{
+		/* First check for overlap with other enabled windows   */
+		/* Get current window.					*/
+		if(MV_OK != mvTsuWinGet(winNum,&addrDecWin))
+		{
+			mvOsPrintf("mvTsuWinEnable: ERR. targetWinGet fail\n");
+			return MV_ERROR;
+		}
+		/* Check for overlapping.	*/
+		if(MV_FALSE == tsuWinOverlapDetect(winNum,&(addrDecWin.addrWin)))
+		{
+			/* No Overlap. Enable address decode target window   */
+			MV_REG_BIT_SET(MV_TSU_WIN_CTRL_REG(winNum),
+				       TSU_WIN_CTRL_EN_MASK);
+		}
+		else
+		{
+			/* Overlap detected */
+			mvOsPrintf("mvTsuWinEnable: ERR. Overlap detected\n");
+			return MV_ERROR;
+		}
+	}
+	else
+	{
+		/* Disable address decode target window */
+		MV_REG_BIT_RESET(MV_TSU_WIN_CTRL_REG(winNum),
+				 TSU_WIN_CTRL_EN_MASK);
+	}
+	return MV_OK;
+}
+
+/*******************************************************************************
+* mvTsuWinTargetGet
+*
+* DESCRIPTION:
+*	Get Window number associated with target
+*
+* INPUT:
+*	target	- Target ID to get the window number for.
+* OUTPUT:
+*
+* RETURN:
+*       window number or 0xFFFFFFFF on error.
+*
+*******************************************************************************/
+MV_U32  mvTsuWinTargetGet(MV_TARGET target)
+{
+	MV_TSU_DEC_WIN decWin;
+	MV_U32 winNum;
+
+	/* Check parameters */
+	if(target >= MAX_TARGETS)
+	{
+		mvOsPrintf("mvTsuWinTargetGet: target %d is Illigal\n", target);
+		return 0xffffffff;
+	}
+
+	for(winNum = 0; winNum < TSU_MAX_DECODE_WIN; winNum++)
+	{
+		if(mvTsuWinGet(winNum,&decWin) != MV_OK)
+		{
+			mvOsPrintf("mvTsuWinGet: window returned error\n");
+			return 0xffffffff;
+		}
+
+		if (decWin.enable == MV_TRUE)
+		{
+			if(decWin.target == target)
+			{
+				return winNum;
+			}
+		}
+	}
+	return 0xFFFFFFFF;
+}
+
+
+/*******************************************************************************
+* tsuWinOverlapDetect
+*
+* DESCRIPTION:
+*	Detect TSU address windows overlapping
+*	An unpredicted behaviur is expected in case TSU address decode
+*	windows overlapps.
+*	This function detects TSU address decode windows overlapping of a
+*	specified window. The function does not check the window itself for
+*	overlapping. The function also skipps disabled address decode windows.
+*
+* INPUT:
+*       winNum      - address decode window number.
+*       pAddrDecWin - An address decode window struct.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_TRUE if the given address window overlap current address
+*       decode map, MV_FALSE otherwise, MV_ERROR if reading invalid data
+*       from registers.
+*
+*******************************************************************************/
+static MV_STATUS tsuWinOverlapDetect(MV_U32 winNum, MV_ADDR_WIN *pAddrWin)
+{
+	MV_U32              ctrlReg;
+	MV_U32              winNumIndex;
+	MV_TSU_DEC_WIN      addrDecWin;
+
+	for(winNumIndex = 0; winNumIndex < TSU_MAX_DECODE_WIN; winNumIndex++)
+	{
+		/* Do not check window itself           */
+		if(winNumIndex == winNum)
+		{
+			continue;
+		}
+
+		/* Do not check disabled windows        */
+		ctrlReg = MV_REG_READ(MV_TSU_WIN_CTRL_REG(winNumIndex));
+		if((ctrlReg & TSU_WIN_CTRL_EN_MASK) == 0)
+		{
+			continue;
+		}
+
+		/* Get window parameters        */
+		if (MV_OK != mvTsuWinGet(winNumIndex, &addrDecWin))
+		{
+			mvOsPrintf("tsuWinOverlapDetect: ERR. mvTsuWinGet failed\n");
+			return MV_ERROR;
+		}
+
+		if (MV_TRUE == ctrlWinOverlapTest(pAddrWin, &(addrDecWin.addrWin)))
+		{
+			return MV_TRUE;
+		}
+	}
+	return MV_FALSE;
+}
+
+
+/*******************************************************************************
+* mvTsuAddrDecShow
+*
+* DESCRIPTION:
+*	Print the TSU address decode map.
+*
+* INPUT:
+*       None.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       None.
+*
+*******************************************************************************/
+void mvTsuAddrDecShow(void)
+{
+	MV_TSU_DEC_WIN  win;
+	int             i;
+
+	if (MV_FALSE == mvCtrlPwrClckGet(TS_UNIT_ID, 0)) 
+		return;
+
+	mvOsOutput( "\n" );
+	mvOsOutput( "TSU:\n");
+	mvOsOutput( "----\n" );
+
+	for(i = 0; i < TSU_MAX_DECODE_WIN; i++)
+	{
+		memset(&win, 0, sizeof(TSU_MAX_DECODE_WIN));
+		mvOsOutput( "win%d - ", i );
+
+		if(mvTsuWinGet(i, &win ) == MV_OK )
+		{
+			if(win.enable == MV_TRUE)
+			{
+				mvOsOutput("%s base %08x, ",
+					   mvCtrlTargetNameGet(win.target),
+					   win.addrWin.baseLow);
+				mvOsOutput( "...." );
+				mvSizePrint(win.addrWin.size );
+				mvOsOutput( "\n" );
+			}
+			else
+			{
+				mvOsOutput( "disable\n" );
+			}
+		}
+	}
+	return;
+}
+
+
+/*******************************************************************************
+* mvTsuInit
+*
+* DESCRIPTION:
+* 	Initialize the TSU unit, and get unit out of reset.
+*
+* INPUT:
+*       coreClock	- The core clock at which the TSU should operate.
+*       mode		- The mode on configure the unit into (serial/parallel).
+* 	memHandle	- Memory handle used for memory allocations.
+* OUTPUT:
+*	None.
+* RETURN:
+*       MV_OK	- on success,
+*
+*******************************************************************************/
+MV_STATUS mvTsuInit(MV_TSU_CORE_CLOCK coreClock, MV_TSU_PORTS_MODE mode,
+	            void *osHandle)
+{
+	MV_STATUS status;
+
+	status = mvTsuWinInit();
+	if(status == MV_OK)
+		status = mvTsuHalInit(coreClock,mode,osHandle);
+
+	return status;
+}
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysTs.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysTs.h
new file mode 100644
index 0000000..4282589
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysTs.h
@@ -0,0 +1,110 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+        this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+#ifndef __INCmvSysTsh
+#define __INCmvSysTsh
+
+#ifdef __cplusplus
+extern "C" {
+#endif /* __cplusplus */
+
+/* includes */
+#include "ts/mvTsu.h"
+#include "ctrlEnv/sys/mvCpuIf.h"
+#include "ctrlEnv/mvCtrlEnvLib.h"
+#include "ctrlEnv/mvCtrlEnvAddrDec.h"
+
+#define TSU_MAX_DECODE_WIN	4
+
+
+/*******************************************/
+/* TSU Windows Registers                   */
+/*******************************************/
+#define MV_TSU_WIN_CTRL_REG(win)	(TSU_GLOBAL_REG_BASE +0x30 + 0x10 * win)
+#define MV_TSU_WIN_BASE_REG(win)	(TSU_GLOBAL_REG_BASE +0x34 + 0x10 * win)
+
+/* TSU windows control register.		*/
+#define TSU_WIN_CTRL_EN_MASK		(0x1 << 0)
+#define TSU_WIN_CTRL_TARGET_OFFS	4
+#define TSU_WIN_CTRL_TARGET_MASK	(0xF << TSU_WIN_CTRL_TARGET_OFFS)
+#define TSU_WIN_CTRL_ATTR_OFFS		8
+#define TSU_WIN_CTRL_ATTR_MASK		(0xFF << TSU_WIN_CTRL_ATTR_OFFS)
+#define TSU_WIN_CTRL_SIZE_OFFS		16
+#define TSU_WIN_CTRL_SIZE_MASK		(0xFFFF << TSU_WIN_CTRL_SIZE_OFFS)
+
+/* TSU windows base register.			*/
+#define TSU_WIN_BASE_OFFS		16
+#define TSU_WIN_BASE_MASK		(0xFFFF << TSU_WIN_BASE_OFFS)
+
+MV_STATUS mvTsuWinInit(void);
+
+void mvTsuAddrDecShow(void);
+MV_STATUS mvTsuInit(MV_TSU_CORE_CLOCK coreClock, MV_TSU_PORTS_MODE mode,
+	            void *osHandle);
+
+#ifdef __cplusplus
+}
+#endif /* __cplusplus */
+
+#endif /* __INCmvTsh */
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysUsb.c b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysUsb.c
new file mode 100644
index 0000000..195b5e1
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysUsb.c
@@ -0,0 +1,497 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or
+modify this File in accordance with the terms and conditions of the General
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is
+available along with the File in the license.txt file or by writing to the Free
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt.
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY
+DISCLAIMED.  The GPL License provides additional details about this warranty
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or
+modify this File under the following licensing terms.
+Redistribution and use in source and binary forms, with or without modification,
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+        this list of conditions and the following disclaimer.
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution.
+
+    *   Neither the name of Marvell nor the names of its contributors may be
+        used to endorse or promote products derived from this software without
+        specific prior written permission.
+
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+#include "ctrlEnv/sys/mvSysUsb.h"
+
+MV_TARGET usbAddrDecPrioTab[] =
+{
+#if defined(MV_INCLUDE_SDRAM_CS0)
+    SDRAM_CS0,
+#endif
+#if defined(MV_INCLUDE_SDRAM_CS1)
+    SDRAM_CS1,
+#endif
+#if defined(MV_INCLUDE_SDRAM_CS2)
+    SDRAM_CS2,
+#endif
+#if defined(MV_INCLUDE_SDRAM_CS3)
+    SDRAM_CS3,
+#endif
+#if defined(MV_INCLUDE_CESA) && defined(USB_UNDERRUN_WA)
+    CRYPT_ENG,
+#endif
+#if defined(MV_INCLUDE_PEX)
+    PEX0_MEM,
+#endif
+    TBL_TERM
+};
+
+
+
+MV_STATUS   mvUsbInit(int dev, MV_BOOL isHost)
+{
+    MV_STATUS       status;
+
+    status = mvUsbWinInit(dev);
+    if(status != MV_OK)
+        return status;
+
+    return mvUsbHalInit(dev, isHost);
+}
+
+
+/*******************************************************************************
+* usbWinOverlapDetect - Detect USB address windows overlapping
+*
+* DESCRIPTION:
+*       An unpredicted behaviur is expected in case USB address decode
+*       windows overlapps.
+*       This function detects USB address decode windows overlapping of a
+*       specified window. The function does not check the window itself for
+*       overlapping. The function also skipps disabled address decode windows.
+*
+* INPUT:
+*       winNum      - address decode window number.
+*       pAddrDecWin - An address decode window struct.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_TRUE if the given address window overlap current address
+*       decode map, MV_FALSE otherwise, MV_ERROR if reading invalid data
+*       from registers.
+*
+*******************************************************************************/
+static MV_STATUS usbWinOverlapDetect(int dev, MV_U32 winNum,
+                                     MV_ADDR_WIN *pAddrWin)
+{
+    MV_U32          winNumIndex;
+    MV_DEC_WIN      addrDecWin;
+
+    for(winNumIndex=0; winNumIndex<MV_USB_MAX_ADDR_DECODE_WIN; winNumIndex++)
+    {
+        /* Do not check window itself       */
+        if (winNumIndex == winNum)
+        {
+            continue;
+        }
+
+        /* Get window parameters    */
+        if (MV_OK != mvUsbWinGet(dev, winNumIndex, &addrDecWin))
+        {
+            mvOsPrintf("%s: ERR. TargetWinGet failed\n", __FUNCTION__);
+            return MV_ERROR;
+        }
+
+        /* Do not check disabled windows    */
+        if(addrDecWin.enable == MV_FALSE)
+        {
+            continue;
+        }
+
+        if (MV_TRUE == ctrlWinOverlapTest(pAddrWin, &(addrDecWin.addrWin)))
+        {
+            return MV_TRUE;
+        }
+    }
+    return MV_FALSE;
+}
+
+/*******************************************************************************
+* mvUsbWinSet - Set USB target address window
+*
+* DESCRIPTION:
+*       This function sets a peripheral target (e.g. SDRAM bank0, PCI_MEM0)
+*       address window, also known as address decode window.
+*       After setting this target window, the USB will be able to access the
+*       target within the address window.
+*
+* INPUT:
+*       winNum      - USB target address decode window number.
+*       pAddrDecWin - USB target window data structure.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_ERROR if address window overlapps with other address decode windows.
+*       MV_BAD_PARAM if base address is invalid parameter or target is
+*       unknown.
+*
+*******************************************************************************/
+MV_STATUS mvUsbWinSet(int dev, MV_U32 winNum, MV_DEC_WIN *pDecWin)
+{
+    MV_DEC_WIN_PARAMS   winParams;
+    MV_U32              sizeReg, baseReg;
+
+    /* Parameter checking   */
+    if (winNum >= MV_USB_MAX_ADDR_DECODE_WIN)
+    {
+        mvOsPrintf("%s: ERR. Invalid win num %d\n",__FUNCTION__, winNum);
+        return MV_BAD_PARAM;
+    }
+
+    /* Check if the requested window overlapps with current windows         */
+    if (MV_TRUE == usbWinOverlapDetect(dev, winNum, &pDecWin->addrWin))
+    {
+        mvOsPrintf("%s: ERR. Window %d overlap\n", __FUNCTION__, winNum);
+        return MV_ERROR;
+    }
+
+    /* check if address is aligned to the size */
+    if(MV_IS_NOT_ALIGN(pDecWin->addrWin.baseLow, pDecWin->addrWin.size))
+    {
+        mvOsPrintf("mvUsbWinSet:Error setting USB window %d to "\
+                   "target %s.\nAddress 0x%08x is unaligned to size 0x%x.\n",
+                   winNum,
+                   mvCtrlTargetNameGet(pDecWin->target),
+                   pDecWin->addrWin.baseLow,
+                   pDecWin->addrWin.size);
+        return MV_ERROR;
+    }
+
+    if(MV_OK != mvCtrlAddrDecToParams(pDecWin, &winParams))
+    {
+        mvOsPrintf("%s: mvCtrlAddrDecToParams Failed\n", __FUNCTION__);
+        return MV_ERROR;
+    }
+
+    /* set Size, Attributes and TargetID */
+    sizeReg = (((winParams.targetId << MV_USB_WIN_TARGET_OFFSET) & MV_USB_WIN_TARGET_MASK) |
+               ((winParams.attrib   << MV_USB_WIN_ATTR_OFFSET)   & MV_USB_WIN_ATTR_MASK)   |
+               ((winParams.size << MV_USB_WIN_SIZE_OFFSET) & MV_USB_WIN_SIZE_MASK));
+
+#if defined(MV645xx) || defined(MV646xx)
+    /* If window is DRAM with HW cache coherency, make sure bit2 is set */
+    sizeReg &= ~MV_USB_WIN_BURST_WR_LIMIT_MASK;
+
+    if((MV_TARGET_IS_DRAM(pDecWin->target)) &&
+       (pDecWin->addrWinAttr.cachePolicy != NO_COHERENCY))
+    {
+        sizeReg |= MV_USB_WIN_BURST_WR_32BIT_LIMIT;
+    }
+    else
+    {
+        sizeReg |= MV_USB_WIN_BURST_WR_NO_LIMIT;
+    }
+#endif /* MV645xx || MV646xx */
+
+    if (pDecWin->enable == MV_TRUE)
+    {
+        sizeReg |= MV_USB_WIN_ENABLE_MASK;
+    }
+    else
+    {
+        sizeReg &= ~MV_USB_WIN_ENABLE_MASK;
+    }
+
+    /* Update Base value  */
+    baseReg = (winParams.baseAddr & MV_USB_WIN_BASE_MASK);
+
+    MV_REG_WRITE( MV_USB_WIN_CTRL_REG(dev, winNum), sizeReg);
+    MV_REG_WRITE( MV_USB_WIN_BASE_REG(dev, winNum), baseReg);
+
+    return MV_OK;
+}
+
+/*******************************************************************************
+* mvUsbWinGet - Get USB peripheral target address window.
+*
+* DESCRIPTION:
+*       Get USB peripheral target address window.
+*
+* INPUT:
+*       winNum - USB target address decode window number.
+*
+* OUTPUT:
+*       pDecWin - USB target window data structure.
+*
+* RETURN:
+*       MV_ERROR if register parameters are invalid.
+*
+*******************************************************************************/
+MV_STATUS mvUsbWinGet(int dev, MV_U32 winNum, MV_DEC_WIN *pDecWin)
+{
+    MV_DEC_WIN_PARAMS   winParam;
+    MV_U32              sizeReg, baseReg;
+
+    /* Parameter checking   */
+    if (winNum >= MV_USB_MAX_ADDR_DECODE_WIN)
+    {
+        mvOsPrintf("%s (dev=%d): ERR. Invalid winNum %d\n",
+                    __FUNCTION__, dev, winNum);
+        return MV_NOT_SUPPORTED;
+    }
+
+    baseReg = MV_REG_READ( MV_USB_WIN_BASE_REG(dev, winNum) );
+    sizeReg = MV_REG_READ( MV_USB_WIN_CTRL_REG(dev, winNum) );
+
+   /* Check if window is enabled   */
+    if(sizeReg & MV_USB_WIN_ENABLE_MASK)
+    {
+        pDecWin->enable = MV_TRUE;
+
+        /* Extract window parameters from registers */
+        winParam.targetId = (sizeReg & MV_USB_WIN_TARGET_MASK) >> MV_USB_WIN_TARGET_OFFSET;
+        winParam.attrib   = (sizeReg & MV_USB_WIN_ATTR_MASK) >> MV_USB_WIN_ATTR_OFFSET;
+        winParam.size     = (sizeReg & MV_USB_WIN_SIZE_MASK) >> MV_USB_WIN_SIZE_OFFSET;
+        winParam.baseAddr = (baseReg & MV_USB_WIN_BASE_MASK);
+
+        /* Translate the decode window parameters to address decode struct */
+        if (MV_OK != mvCtrlParamsToAddrDec(&winParam, pDecWin))
+        {
+            mvOsPrintf("Failed to translate register parameters to USB address" \
+                       " decode window structure\n");
+            return MV_ERROR;
+        }
+    }
+    else
+    {
+        pDecWin->enable = MV_FALSE;
+    }
+    return MV_OK;
+}
+
+/*******************************************************************************
+* mvUsbWinInit -
+*
+* INPUT:
+*
+* OUTPUT:
+*
+* RETURN:
+*       MV_ERROR if register parameters are invalid.
+*
+*******************************************************************************/
+MV_STATUS   mvUsbWinInit(int dev)
+{
+    MV_STATUS       status;
+    MV_DEC_WIN      usbWin;
+    MV_CPU_DEC_WIN  cpuAddrDecWin;
+    int             winNum;
+    MV_U32          winPrioIndex = 0;
+
+    /* First disable all address decode windows */
+    for(winNum = 0; winNum < MV_USB_MAX_ADDR_DECODE_WIN; winNum++)
+    {
+        MV_REG_BIT_RESET(MV_USB_WIN_CTRL_REG(dev, winNum), MV_USB_WIN_ENABLE_MASK);
+    }
+
+    /* Go through all windows in user table until table terminator          */
+    winNum = 0;
+    while( (usbAddrDecPrioTab[winPrioIndex] != TBL_TERM) &&
+           (winNum < MV_USB_MAX_ADDR_DECODE_WIN) )
+    {
+        /* first get attributes from CPU If */
+        status = mvCpuIfTargetWinGet(usbAddrDecPrioTab[winPrioIndex],
+                                     &cpuAddrDecWin);
+
+        if(MV_NO_SUCH == status)
+        {
+            winPrioIndex++;
+            continue;
+        }
+        if (MV_OK != status)
+        {
+            mvOsPrintf("%s: ERR. mvCpuIfTargetWinGet failed\n", __FUNCTION__);
+            return MV_ERROR;
+        }
+
+        if (cpuAddrDecWin.enable == MV_TRUE)
+        {
+            usbWin.addrWin.baseHigh = cpuAddrDecWin.addrWin.baseHigh;
+            usbWin.addrWin.baseLow  = cpuAddrDecWin.addrWin.baseLow;
+            usbWin.addrWin.size     = cpuAddrDecWin.addrWin.size;
+            usbWin.enable           = MV_TRUE;
+            usbWin.target           = usbAddrDecPrioTab[winPrioIndex];
+
+#if defined(MV645xx) || defined(MV646xx)
+            /* Get the default attributes for that target window */
+            mvCtrlDefAttribGet(usbWin.target, &usbWin.addrWinAttr);
+#endif /* MV645xx || MV646xx */
+
+            if(MV_OK != mvUsbWinSet(dev, winNum, &usbWin))
+            {
+                return MV_ERROR;
+            }
+            winNum++;
+        }
+        winPrioIndex++;
+    }
+    return MV_OK;
+}
+
+/*******************************************************************************
+* mvUsbAddrDecShow - Print the USB address decode map.
+*
+* DESCRIPTION:
+*       This function print the USB address decode map.
+*
+* INPUT:
+*       None.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       None.
+*
+*******************************************************************************/
+MV_VOID mvUsbAddrDecShow(MV_VOID)
+{
+    MV_DEC_WIN  addrDecWin;
+    int         i, winNum;
+
+    mvOsOutput( "\n" );
+    mvOsOutput( "USB:\n" );
+    mvOsOutput( "----\n" );
+
+    for(i=0; i<mvCtrlUsbMaxGet(); i++)
+    {
+        mvOsOutput( "Device %d:\n", i);
+
+        for(winNum = 0; winNum < MV_USB_MAX_ADDR_DECODE_WIN; winNum++)
+        {
+            memset(&addrDecWin, 0, sizeof(MV_DEC_WIN) );
+
+            mvOsOutput( "win%d - ", winNum );
+
+            if( mvUsbWinGet(i, winNum, &addrDecWin ) == MV_OK )
+            {
+                if( addrDecWin.enable )
+                {
+                    mvOsOutput( "%s base %08x, ",
+                        mvCtrlTargetNameGet(addrDecWin.target), addrDecWin.addrWin.baseLow );
+
+                    mvSizePrint( addrDecWin.addrWin.size );
+
+#if defined(MV645xx) || defined(MV646xx)
+                    switch( addrDecWin.addrWinAttr.swapType)
+                    {
+                        case MV_BYTE_SWAP:
+                            mvOsOutput( "BYTE_SWAP, " );
+                            break;
+                        case MV_NO_SWAP:
+                            mvOsOutput( "NO_SWAP  , " );
+                            break;
+                        case MV_BYTE_WORD_SWAP:
+                            mvOsOutput( "BYTE_WORD_SWAP, " );
+                            break;
+                        case MV_WORD_SWAP:
+                            mvOsOutput( "WORD_SWAP, " );
+                            break;
+                        default:
+                            mvOsOutput( "SWAP N/A , " );
+                    }
+
+                    switch( addrDecWin.addrWinAttr.cachePolicy )
+                    {
+                        case NO_COHERENCY:
+                            mvOsOutput( "NO_COHERENCY , " );
+                            break;
+                        case WT_COHERENCY:
+                            mvOsOutput( "WT_COHERENCY , " );
+                            break;
+                        case WB_COHERENCY:
+                            mvOsOutput( "WB_COHERENCY , " );
+                            break;
+                        default:
+                            mvOsOutput( "COHERENCY N/A, " );
+                    }
+
+                    switch( addrDecWin.addrWinAttr.pcixNoSnoop )
+                    {
+                        case 0:
+                            mvOsOutput( "PCI-X NS inactive, " );
+                            break;
+                        case 1:
+                            mvOsOutput( "PCI-X NS active  , " );
+                            break;
+                        default:
+                            mvOsOutput( "PCI-X NS N/A     , " );
+                    }
+
+                    switch( addrDecWin.addrWinAttr.p2pReq64 )
+                    {
+                        case 0:
+                            mvOsOutput( "REQ64 force" );
+                            break;
+                        case 1:
+                            mvOsOutput( "REQ64 detect" );
+                            break;
+                        default:
+                            mvOsOutput( "REQ64 N/A" );
+                    }
+#endif /* MV645xx || MV646xx */
+                    mvOsOutput( "\n" );
+                }
+                else
+                    mvOsOutput( "disable\n" );
+            }
+        }
+    }
+}
+
+
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysUsb.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysUsb.h
new file mode 100644
index 0000000..07f98de
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysUsb.h
@@ -0,0 +1,125 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+        this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+#ifndef __INCmvSysUsbh
+#define __INCmvSysUsbh
+
+#ifdef __cplusplus
+extern "C" {
+#endif /* __cplusplus */
+
+/* includes */
+#include "usb/mvUsb.h"
+#include "ctrlEnv/sys/mvCpuIf.h"
+#include "ctrlEnv/mvCtrlEnvLib.h"
+#include "ctrlEnv/mvCtrlEnvAddrDec.h"
+
+#define MV_USB_MAX_ADDR_DECODE_WIN  4
+
+/*******************************************/
+/* USB Bridge Registers                    */
+/*******************************************/
+#define MV_USB_BRIDGE_CTRL_REG(dev)              (USB_REG_BASE(dev) + 0x300)
+
+#define MV_USB_WIN_CTRL_REG(dev, win)        (USB_REG_BASE(dev) + 0x320 + ((win)<<4)) 
+#define MV_USB_WIN_BASE_REG(dev, win)        (USB_REG_BASE(dev) + 0x324 + ((win)<<4))
+
+/* BITs in Windows 0-3 Control and Base Registers */
+#define MV_USB_WIN_ENABLE_BIT               0
+#define MV_USB_WIN_ENABLE_MASK              (1 << MV_USB_WIN_ENABLE_BIT)
+
+#define MV_USB_WIN_BURST_WR_LIMIT_BIT       1
+#define MV_USB_WIN_BURST_WR_LIMIT_MASK      (1 << MV_USB_WIN_BURST_WR_LIMIT_BIT)
+#define MV_USB_WIN_BURST_WR_NO_LIMIT        (0 << MV_USB_WIN_BURST_WR_LIMIT_BIT)
+#define MV_USB_WIN_BURST_WR_32BIT_LIMIT     (1 << MV_USB_WIN_BURST_WR_LIMIT_BIT)
+
+#define MV_USB_WIN_TARGET_OFFSET            4
+#define MV_USB_WIN_TARGET_MASK              (0xF << MV_USB_WIN_TARGET_OFFSET)
+
+#define MV_USB_WIN_ATTR_OFFSET              8
+#define MV_USB_WIN_ATTR_MASK                (0xFF << MV_USB_WIN_ATTR_OFFSET)
+
+#define MV_USB_WIN_SIZE_OFFSET              16
+#define MV_USB_WIN_SIZE_MASK                (0xFFFF << MV_USB_WIN_SIZE_OFFSET)
+
+#define MV_USB_WIN_BASE_OFFSET              16
+#define MV_USB_WIN_BASE_MASK                (0xFFFF << MV_USB_WIN_BASE_OFFSET)
+
+
+#define MV_USB_BRIDGE_IPG_REG(dev)          (USB_REG_BASE(dev) + 0x360)
+
+
+MV_STATUS   mvUsbInit(int dev, MV_BOOL isHost);
+
+MV_STATUS   mvUsbWinInit(int dev);
+MV_STATUS   mvUsbWinSet(int dev, MV_U32 winNum, MV_DEC_WIN *pAddrWin);
+MV_STATUS   mvUsbWinGet(int dev, MV_U32 winNum, MV_DEC_WIN *pAddrWin);
+
+void        mvUsbAddrDecShow(void);
+
+#ifdef __cplusplus
+}
+#endif /* __cplusplus */
+
+#endif /* __INCmvUsbh */
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysXor.c b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysXor.c
new file mode 100644
index 0000000..f9d0ab3
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysXor.c
@@ -0,0 +1,662 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+#include "xor/mvXor.h"
+#include "mvSysXor.h"
+
+/* defines  */
+#ifdef MV_DEBUG
+	#define DB(x)	x
+#else
+	#define DB(x)
+#endif	
+
+
+static MV_STATUS xorWinOverlapDetect(MV_U32 unit,MV_U32 winNum, MV_ADDR_WIN *pAddrWin);
+
+MV_TARGET xorAddrDecPrioTap[] = 
+{
+#if defined(MV_INCLUDE_DEVICE_CS0)
+    DEVICE_CS0,
+#endif
+#if defined(MV_INCLUDE_PEX)
+	PEX0_MEM,
+#endif
+#if defined(MV_INCLUDE_SDRAM_CS0)
+    SDRAM_CS0,
+#endif
+#if defined(MV_INCLUDE_SDRAM_CS1)
+    SDRAM_CS1,
+#endif
+#if defined(MV_INCLUDE_SDRAM_CS2)
+    SDRAM_CS2,
+#endif
+#if defined(MV_INCLUDE_SDRAM_CS3)
+    SDRAM_CS3,
+#endif
+#if defined(MV_INCLUDE_DEVICE_CS1)
+    DEVICE_CS1,
+#endif
+#if defined(MV_INCLUDE_CESA)
+   CRYPT_ENG,
+#endif 
+	TBL_TERM
+};
+static MV_STATUS mvXorInitWinsUnit (MV_U32 unit)
+{
+	MV_U32         winNum;
+	MV_XOR_DEC_WIN addrDecWin;
+	MV_CPU_DEC_WIN cpuAddrDecWin;
+	MV_U32          status;
+	MV_U32			winPrioIndex=0;
+
+	/* Initiate XOR address decode */
+
+	/* First disable all address decode windows */
+	for(winNum = 0; winNum < XOR_MAX_ADDR_DEC_WIN; winNum++)
+	{
+	    mvXorTargetWinEnable(unit,winNum, MV_FALSE);
+	}
+	
+	/* Go through all windows in user table until table terminator			*/
+	for (winNum = 0; ((xorAddrDecPrioTap[winPrioIndex] != TBL_TERM) &&
+					(winNum < XOR_MAX_ADDR_DEC_WIN));)
+	{
+		/* first get attributes from CPU If */
+		status = mvCpuIfTargetWinGet(xorAddrDecPrioTap[winPrioIndex], 
+									 &cpuAddrDecWin);
+
+        if(MV_NO_SUCH == status)
+        {
+            winPrioIndex++;
+            continue;
+        }
+		if (MV_OK != status)
+		{
+            mvOsPrintf("%s: ERR. mvCpuIfTargetWinGet failed\n", __FUNCTION__);
+			return MV_ERROR;
+		}
+
+	
+        if (cpuAddrDecWin.enable == MV_TRUE)
+		{
+
+			addrDecWin.target           = xorAddrDecPrioTap[winPrioIndex];
+			addrDecWin.addrWin.baseLow  = cpuAddrDecWin.addrWin.baseLow; 
+			addrDecWin.addrWin.baseHigh = cpuAddrDecWin.addrWin.baseHigh; 
+			addrDecWin.addrWin.size     = cpuAddrDecWin.addrWin.size;    
+			addrDecWin.enable           = MV_TRUE;
+	
+			if (MV_OK != mvXorTargetWinSet(unit,winNum, &addrDecWin))
+			{
+				DB(mvOsPrintf("mvXorInit: ERR. mvDmaTargetWinSet failed\n"));
+				return MV_ERROR;
+			}
+			winNum++;
+		}
+		winPrioIndex++;	
+        
+	}
+    
+	return MV_OK;
+}
+
+
+/*******************************************************************************
+* mvXorInit - Initialize XOR engine
+*
+* DESCRIPTION:
+*		This function initialize XOR unit. It set the default address decode
+*		windows of the unit.
+*		Note that if the address window is disabled in xorAddrDecMap, the
+*		window parameters will be set but the window will remain disabled.
+*
+* INPUT:
+*       None.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_BAD_PARAM if parameters to function invalid, MV_OK otherwise.
+*******************************************************************************/
+MV_STATUS mvXorInit (MV_VOID)
+{
+	MV_U32         i;
+
+	/* Initiate XOR address decode */
+	for(i = 0; i < MV_XOR_MAX_UNIT; i++)
+	    mvXorInitWinsUnit(i);
+
+	mvXorHalInit(MV_XOR_MAX_CHAN);	
+    
+	return MV_OK;
+}
+
+/*******************************************************************************
+* mvXorTargetWinSet - Set XOR target address window
+*
+* DESCRIPTION:
+*       This function sets a peripheral target (e.g. SDRAM bank0, PCI_MEM0) 
+*       address window. After setting this target window, the XOR will be 
+*       able to access the target within the address window. 
+*
+* INPUT:
+*	    winNum - One of the possible XOR memory decode windows.
+*       target - Peripheral target enumerator.
+*       base   - Window base address.
+*       size   - Window size.
+*       enable - Window enable/disable.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_BAD_PARAM if parameters to function invalid, MV_OK otherwise.
+*
+*******************************************************************************/
+MV_STATUS mvXorTargetWinSet(MV_U32 unit, MV_U32 winNum, MV_XOR_DEC_WIN *pAddrDecWin)
+{
+    MV_DEC_REGS xorDecRegs;
+	MV_TARGET_ATTRIB targetAttribs;
+    MV_U32      chan;
+    
+    /* Parameter checking */
+    if (winNum >= XOR_MAX_ADDR_DEC_WIN)
+    {
+		DB(mvOsPrintf("%s: ERR. Invalid win num %d\n",__FUNCTION__, winNum));
+        return MV_BAD_PARAM;
+    }
+    if (pAddrDecWin == NULL)
+    {
+        DB(mvOsPrintf("%s: ERR. pAddrDecWin is NULL pointer\n", __FUNCTION__ ));
+        return MV_BAD_PTR;
+    }                                         
+    /* Check if the requested window overlaps with current windows */
+    if (MV_TRUE == xorWinOverlapDetect(unit, winNum, &pAddrDecWin->addrWin))
+    {
+	DB(mvOsPrintf("%s: ERR. Window %d overlap\n",__FUNCTION__,winNum));
+	return MV_ERROR;
+    }                              
+
+    xorDecRegs.baseReg = MV_REG_READ(XOR_BASE_ADDR_REG(unit,winNum));
+    xorDecRegs.sizeReg = MV_REG_READ(XOR_SIZE_MASK_REG(unit,winNum));
+
+    /* Get Base Address and size registers values */
+    if(MV_OK != mvCtrlAddrDecToReg(&pAddrDecWin->addrWin, &xorDecRegs))
+    {
+		DB(mvOsPrintf("%s: ERR. Invalid addr dec window\n",__FUNCTION__));
+        return MV_BAD_PARAM;
+	}
+    
+
+	mvCtrlAttribGet(pAddrDecWin->target,&targetAttribs);
+
+	/* set attributes */
+	xorDecRegs.baseReg &= ~XEBARX_ATTR_MASK;
+	xorDecRegs.baseReg |= targetAttribs.attrib << XEBARX_ATTR_OFFS;
+	/* set target ID */
+	xorDecRegs.baseReg &= ~XEBARX_TARGET_MASK;
+	xorDecRegs.baseReg |= targetAttribs.targetId << XEBARX_TARGET_OFFS;
+
+
+    /* Write to address decode Base Address Register */
+	MV_REG_WRITE(XOR_BASE_ADDR_REG(unit,winNum), xorDecRegs.baseReg);
+    
+    /* Write to Size Register */
+	MV_REG_WRITE(XOR_SIZE_MASK_REG(unit,winNum), xorDecRegs.sizeReg);
+    
+    for (chan = 0; chan < MV_XOR_MAX_CHAN_PER_UNIT; chan++)
+    {
+        if (pAddrDecWin->enable)
+        {
+            MV_REG_BIT_SET(XOR_WINDOW_CTRL_REG(unit,chan),
+                           XEXWCR_WIN_EN_MASK(winNum));
+        }
+        else
+        {
+            MV_REG_BIT_RESET(XOR_WINDOW_CTRL_REG(unit,chan),
+                             XEXWCR_WIN_EN_MASK(winNum));
+        }
+    }
+    return MV_OK;
+}
+
+/*******************************************************************************
+* mvXorTargetWinGet - Get xor peripheral target address window.
+*
+* DESCRIPTION:
+*		Get xor peripheral target address window.
+*
+* INPUT:
+*	  winNum - One of the possible XOR memory decode windows.
+*
+* OUTPUT:
+*       base   - Window base address.
+*       size   - Window size.
+*       enable - window enable/disable.
+*
+* RETURN:
+*       MV_BAD_PARAM if parameters to function invalid, MV_OK otherwise.
+*
+*******************************************************************************/
+MV_STATUS mvXorTargetWinGet(MV_U32 unit,MV_U32 winNum, MV_XOR_DEC_WIN *pAddrDecWin)
+{
+    MV_DEC_REGS xorDecRegs;
+	MV_TARGET_ATTRIB targetAttrib;
+    MV_U32      chan=0,chanWinEn;
+    
+    /* Parameter checking */
+    if (winNum >= XOR_MAX_ADDR_DEC_WIN)
+    {
+		DB(mvOsPrintf("%s: ERR. Invalid win num %d\n",__FUNCTION__ , winNum));
+        return MV_ERROR;
+    }
+
+    if (NULL == pAddrDecWin)
+    {
+        DB(mvOsPrintf("%s: ERR. pAddrDecWin is NULL pointer\n", __FUNCTION__ ));
+        return MV_BAD_PTR;
+    }
+
+    chanWinEn = MV_REG_READ(XOR_WINDOW_CTRL_REG(unit,0)) & XEXWCR_WIN_EN_MASK(winNum);
+    
+    for (chan = 0; chan < MV_XOR_MAX_CHAN_PER_UNIT; chan++) /* we should scan here all channels per unit */
+    {
+    	/* Check if enable bit is equal for all channels */
+        if ((MV_REG_READ(XOR_WINDOW_CTRL_REG(unit,chan)) & 
+             XEXWCR_WIN_EN_MASK(winNum)) != chanWinEn)
+        {
+            mvOsPrintf("%s: ERR. Window enable field must be equal in "
+                              "all channels(chan=%d)\n",__FUNCTION__, chan);
+            return MV_ERROR;
+        }
+    }
+
+
+
+	xorDecRegs.baseReg  = MV_REG_READ(XOR_BASE_ADDR_REG(unit,winNum));
+	xorDecRegs.sizeReg  = MV_REG_READ(XOR_SIZE_MASK_REG(unit,winNum));
+
+	if (MV_OK != mvCtrlRegToAddrDec(&xorDecRegs, &pAddrDecWin->addrWin))
+	{
+		mvOsPrintf("%s: ERR. mvCtrlRegToAddrDec failed\n", __FUNCTION__);
+		return MV_ERROR;
+	}
+
+	/* attrib and targetId */
+	targetAttrib.attrib = 
+		(xorDecRegs.baseReg & XEBARX_ATTR_MASK) >> XEBARX_ATTR_OFFS;
+	targetAttrib.targetId = 
+		(xorDecRegs.baseReg & XEBARX_TARGET_MASK) >> XEBARX_TARGET_OFFS;
+
+
+	pAddrDecWin->target = mvCtrlTargetGet(&targetAttrib);
+
+	if(chanWinEn)
+	{
+		pAddrDecWin->enable = MV_TRUE;
+	}
+	else pAddrDecWin->enable = MV_FALSE;
+	
+    return MV_OK;
+}
+
+/*******************************************************************************
+* mvXorTargetWinEnable - Enable/disable a Xor address decode window
+*
+* DESCRIPTION:
+*       This function enable/disable a XOR address decode window.
+*       if parameter 'enable' == MV_TRUE the routine will enable the 
+*       window, thus enabling XOR accesses (before enabling the window it is 
+*       tested for overlapping). Otherwise, the window will be disabled.
+*
+* INPUT:
+*       winNum - Decode window number.
+*       enable - Enable/disable parameter.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_BAD_PARAM if parameters to function invalid, MV_OK otherwise.
+*
+*******************************************************************************/
+MV_STATUS mvXorTargetWinEnable(MV_U32 unit,MV_U32 winNum, MV_BOOL enable)
+{
+	MV_XOR_DEC_WIN  addrDecWin;
+    MV_U32          chan;
+    
+	/* Parameter checking   */               
+    if (winNum >= XOR_MAX_ADDR_DEC_WIN)
+    {
+        DB(mvOsPrintf("%s: ERR. Invalid winNum%d\n", __FUNCTION__, winNum));
+        return MV_ERROR;
+    }
+
+	if (enable == MV_TRUE) 
+	{
+		/* Get current window */
+	    if (MV_OK != mvXorTargetWinGet(unit,winNum, &addrDecWin))
+		{
+			DB(mvOsPrintf("%s: ERR. targetWinGet fail\n", __FUNCTION__));
+			return MV_ERROR;
+		}
+
+		/* Check for overlapping */
+	    if (MV_TRUE == xorWinOverlapDetect(unit,winNum, &(addrDecWin.addrWin)))
+		{
+			/* Overlap detected	*/
+			DB(mvOsPrintf("%s: ERR. Overlap detected\n", __FUNCTION__));
+			return MV_ERROR;
+		}
+
+		/* No Overlap. Enable address decode target window */
+		for (chan = 0; chan < MV_XOR_MAX_CHAN_PER_UNIT; chan++)
+		{
+		    MV_REG_BIT_SET(XOR_WINDOW_CTRL_REG(unit,chan),
+						   XEXWCR_WIN_EN_MASK(winNum));
+		}
+
+	}
+	else
+	{
+		/* Disable address decode target window */
+
+		for (chan = 0; chan < MV_XOR_MAX_CHAN_PER_UNIT; chan++)
+		{
+		    MV_REG_BIT_RESET(XOR_WINDOW_CTRL_REG(unit,chan),
+							 XEXWCR_WIN_EN_MASK(winNum));
+		}
+
+	}
+
+	return MV_OK;                  
+}
+
+/*******************************************************************************
+* mvXorSetProtWinSet - Configure access attributes of a XOR engine
+*                               to one of the XOR memory windows.
+*
+* DESCRIPTION:
+*       Each engine can be configured with access attributes for each of the
+*       memory spaces. This function sets access attributes 
+*       to a given window for the given engine
+*
+* INPUTS:
+*       chan    - One of the possible engines.
+*       winNum  - One of the possible XOR memory spaces.
+*       access  - Protection access rights.
+*       write   - Write rights.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_BAD_PARAM if parameters to function invalid, MV_OK otherwise.
+*
+*******************************************************************************/
+MV_STATUS mvXorProtWinSet (MV_U32 unit,MV_U32 chan, MV_U32 winNum, MV_BOOL access, 
+                           MV_BOOL write)
+{
+    MV_U32 temp;
+    
+    /* Parameter checking   */
+    if (chan >= MV_XOR_MAX_CHAN_PER_UNIT)
+    {
+		DB(mvOsPrintf("%s: ERR. Invalid chan num %d\n", __FUNCTION__ , chan));
+        return MV_BAD_PARAM;
+    }
+    if (winNum >= XOR_MAX_ADDR_DEC_WIN)
+    {
+		DB(mvOsPrintf("%s: ERR. Invalid win num %d\n", __FUNCTION__, winNum));
+        return MV_BAD_PARAM;
+    }
+
+    temp = MV_REG_READ(XOR_WINDOW_CTRL_REG(unit,chan)) & 
+        (~XEXWCR_WIN_ACC_MASK(winNum));
+
+    /* if access is disable */
+    if (!access)
+    {
+        /* disable access */
+        temp |= XEXWCR_WIN_ACC_NO_ACC(winNum);
+    }
+    /* if access is enable */
+    else
+    {
+        /* if write is enable */
+        if (write)
+        {
+            /* enable write */
+            temp |= XEXWCR_WIN_ACC_RW(winNum);
+        }
+        /* if write is disable */
+        else
+        {
+            /* disable write */
+            temp |= XEXWCR_WIN_ACC_RO(winNum);
+        }
+    }
+    MV_REG_WRITE(XOR_WINDOW_CTRL_REG(unit,chan),temp);
+    return MV_OK;
+}
+
+/*******************************************************************************
+* mvXorPciRemap - Set XOR remap register for PCI address windows.
+*
+* DESCRIPTION:
+*       only Windows 0-3 can be remapped.
+*
+* INPUT:
+*       winNum      - window number
+*       pAddrDecWin  - pointer to address space window structure
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_BAD_PARAM if parameters to function invalid, MV_OK otherwise.
+*
+*******************************************************************************/
+MV_STATUS mvXorPciRemap(MV_U32 unit,MV_U32 winNum, MV_U32 addrHigh)
+{
+    /* Parameter checking   */
+    if (winNum >= XOR_MAX_REMAP_WIN)
+    {
+		DB(mvOsPrintf("%s: ERR. Invalid win num %d\n", __FUNCTION__, winNum));
+        return MV_BAD_PARAM;
+    }
+
+    MV_REG_WRITE(XOR_HIGH_ADDR_REMAP_REG(unit,winNum), addrHigh);
+    
+	return MV_OK;
+}
+
+/*******************************************************************************
+* xorWinOverlapDetect - Detect XOR address windows overlaping
+*
+* DESCRIPTION:
+*       An unpredicted behaviour is expected in case XOR address decode 
+*       windows overlaps.
+*       This function detects XOR address decode windows overlaping of a 
+*       specified window. The function does not check the window itself for 
+*       overlaping. The function also skipps disabled address decode windows.
+*
+* INPUT:
+*       winNum      - address decode window number.
+*       pAddrDecWin - An address decode window struct.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_TRUE if the given address window overlap current address
+*       decode map, MV_FALSE otherwise, MV_ERROR if reading invalid data 
+*       from registers.
+*
+*******************************************************************************/
+static MV_STATUS xorWinOverlapDetect(MV_U32 unit,MV_U32 winNum, MV_ADDR_WIN *pAddrWin)
+{
+	MV_U32 	        baseAddrEnableReg;
+	MV_U32          winNumIndex,chan;
+	MV_XOR_DEC_WIN  addrDecWin;
+
+	if (pAddrWin == NULL)
+	{
+		DB(mvOsPrintf("%s: ERR. pAddrWin is NULL pointer\n", __FUNCTION__ ));
+		return MV_BAD_PTR;
+	}
+    
+	for (chan = 0; chan < MV_XOR_MAX_CHAN_PER_UNIT; chan++)
+	{
+		/* Read base address enable register. Do not check disabled windows	*/
+	    baseAddrEnableReg = MV_REG_READ(XOR_WINDOW_CTRL_REG(unit,chan));
+
+		for (winNumIndex = 0; winNumIndex < XOR_MAX_ADDR_DEC_WIN; winNumIndex++)
+		{
+			/* Do not check window itself */
+			if (winNumIndex == winNum)
+			{
+				continue;
+			}
+    
+			/* Do not check disabled windows */
+			if ((baseAddrEnableReg & XEXWCR_WIN_EN_MASK(winNumIndex)) == 0)
+			{
+				continue;
+			}
+    
+			/* Get window parameters */
+			if (MV_OK != mvXorTargetWinGet(unit,winNumIndex, &addrDecWin))
+			{
+				DB(mvOsPrintf("%s: ERR. TargetWinGet failed\n", __FUNCTION__ ));
+				return MV_ERROR;
+			}
+            
+			if (MV_TRUE == ctrlWinOverlapTest(pAddrWin, &(addrDecWin.addrWin)))
+			{
+				return MV_TRUE;
+			}
+		}
+	}
+	
+	return MV_FALSE;
+}
+
+static MV_VOID mvXorAddrDecShowUnit(MV_U32 unit)
+{
+	MV_XOR_DEC_WIN win;
+	int            i;
+
+	mvOsOutput( "\n" );
+	mvOsOutput( "XOR %d:\n", unit );
+	mvOsOutput( "----\n" );
+
+	for( i = 0; i < XOR_MAX_ADDR_DEC_WIN; i++ )
+	{
+		memset( &win, 0, sizeof(MV_XOR_DEC_WIN) );
+
+		mvOsOutput( "win%d - ", i );
+
+		if( mvXorTargetWinGet(unit, i, &win ) == MV_OK )
+		{
+			if( win.enable )
+			{
+				mvOsOutput( "%s base %x, ",
+				mvCtrlTargetNameGet(win.target), win.addrWin.baseLow );
+
+				mvSizePrint( win.addrWin.size );
+				
+                mvOsOutput( "\n" );
+			}
+			else
+				mvOsOutput( "disable\n" );
+		}
+	}
+}
+
+/*******************************************************************************
+* mvXorAddrDecShow - Print the XOR address decode map.
+*
+* DESCRIPTION:
+*		This function print the XOR address decode map.
+*
+* INPUT:
+*       None.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       None.
+*
+*******************************************************************************/
+MV_VOID mvXorAddrDecShow(MV_VOID)
+{
+	int            i;
+
+	for( i = 0; i < MV_XOR_MAX_UNIT; i++ )
+	    mvXorAddrDecShowUnit(i);
+	
+}
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysXor.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysXor.h
new file mode 100644
index 0000000..73b2d9e
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/mvSysXor.h
@@ -0,0 +1,140 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+#ifndef __INCMVSysXorh
+#define __INCMVSysXorh
+
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+#include "ctrlEnv/sys/mvCpuIf.h"
+
+#include "ctrlEnv/mvCtrlEnvLib.h"
+#include "ctrlEnv/mvCtrlEnvAddrDec.h"
+
+#define XOR_MAX_ADDR_DEC_WIN	8	/* Maximum address decode windows		*/
+#define XOR_MAX_REMAP_WIN       4	/* Maximum address arbiter windows		*/
+
+/* XOR Engine Address Decoding Register Map */                  
+#define XOR_WINDOW_CTRL_REG(unit,chan)     (XOR_UNIT_BASE(unit)+(0x240 + ((chan) * 4)))
+#define XOR_BASE_ADDR_REG(unit,winNum)     (XOR_UNIT_BASE(unit)+(0x250 + ((winNum) * 4)))
+#define XOR_SIZE_MASK_REG(unit,winNum)     (XOR_UNIT_BASE(unit)+(0x270 + ((winNum) * 4)))
+#define XOR_HIGH_ADDR_REMAP_REG(unit,winNum) (XOR_UNIT_BASE(unit)+(0x290 + ((winNum) * 4)))
+
+/* XOR Engine [0..1] Window Control Registers (XExWCR) */
+#define XEXWCR_WIN_EN_OFFS(winNum)          (winNum)
+#define XEXWCR_WIN_EN_MASK(winNum)          (1 << (XEXWCR_WIN_EN_OFFS(winNum)))
+#define XEXWCR_WIN_EN_ENABLE(winNum)        (1 << (XEXWCR_WIN_EN_OFFS(winNum)))
+#define XEXWCR_WIN_EN_DISABLE(winNum)       (0 << (XEXWCR_WIN_EN_OFFS(winNum)))
+
+#define XEXWCR_WIN_ACC_OFFS(winNum)         ((2 * winNum) + 16)
+#define XEXWCR_WIN_ACC_MASK(winNum)         (3 << (XEXWCR_WIN_ACC_OFFS(winNum)))
+#define XEXWCR_WIN_ACC_NO_ACC(winNum)       (0 << (XEXWCR_WIN_ACC_OFFS(winNum)))
+#define XEXWCR_WIN_ACC_RO(winNum)           (1 << (XEXWCR_WIN_ACC_OFFS(winNum)))
+#define XEXWCR_WIN_ACC_RW(winNum)           (3 << (XEXWCR_WIN_ACC_OFFS(winNum)))
+
+/* XOR Engine Base Address Registers (XEBARx) */
+#define XEBARX_TARGET_OFFS                  (0)
+#define XEBARX_TARGET_MASK                  (0xF << XEBARX_TARGET_OFFS)
+#define XEBARX_ATTR_OFFS                    (8)
+#define XEBARX_ATTR_MASK                    (0xFF << XEBARX_ATTR_OFFS)
+#define XEBARX_BASE_OFFS                    (16)
+#define XEBARX_BASE_MASK                    (0xFFFF << XEBARX_BASE_OFFS)
+
+/* XOR Engine Size Mask Registers (XESMRx) */
+#define XESMRX_SIZE_MASK_OFFS               (16)
+#define XESMRX_SIZE_MASK_MASK               (0xFFFF << XESMRX_SIZE_MASK_OFFS)
+
+/* XOR Engine High Address Remap Register (XEHARRx1) */
+#define XEHARRX_REMAP_OFFS                  (0)
+#define XEHARRX_REMAP_MASK                  (0xFFFFFFFF << XEHARRX_REMAP_OFFS)
+
+typedef struct _mvXorDecWin
+{
+    MV_TARGET     target;
+    MV_ADDR_WIN   addrWin; /* An address window*/
+    MV_BOOL       enable;  /* Address decode window is enabled/disabled */
+ 
+}MV_XOR_DEC_WIN;
+
+MV_STATUS   mvXorInit (MV_VOID);
+MV_STATUS   mvXorTargetWinSet(MV_U32 unit, MV_U32 winNum,
+			      MV_XOR_DEC_WIN *pAddrDecWin);
+MV_STATUS   mvXorTargetWinGet(MV_U32 unit, MV_U32 winNum,
+			      MV_XOR_DEC_WIN *pAddrDecWin);
+MV_STATUS   mvXorTargetWinEnable(MV_U32 unit, 
+			      MV_U32 winNum, MV_BOOL enable);
+MV_STATUS   mvXorProtWinSet (MV_U32 unit,MV_U32 chan, MV_U32 winNum, MV_BOOL access, 
+                             MV_BOOL write);
+MV_STATUS   mvXorPciRemap(MV_U32 unit, MV_U32 winNum, MV_U32 addrHigh);
+
+MV_VOID     mvXorAddrDecShow(MV_VOID);
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/device/mvDevice.c b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/device/mvDevice.c
new file mode 100644
index 0000000..80325fc
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/device/mvDevice.c
@@ -0,0 +1,75 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+#include "device/mvDevice.h"
+
+/* defines  */       
+#ifdef MV_DEBUG         
+	#define DB(x)	x
+#else                
+	#define DB(x)    
+#endif	             
+
+
+
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/device/mvDevice.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/device/mvDevice.h
new file mode 100644
index 0000000..9350779
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/device/mvDevice.h
@@ -0,0 +1,74 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+#ifndef __INCmvDeviceH
+#define __INCmvDeviceH
+
+#include "mvCommon.h"
+#include "mvOs.h"
+#include "ctrlEnv/mvCtrlEnvSpec.h"
+#include "device/mvDeviceRegs.h"
+
+
+#endif /* #ifndef __INCmvDeviceH */
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/device/mvDeviceRegs.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/device/mvDeviceRegs.h
new file mode 100644
index 0000000..80778ad
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/device/mvDeviceRegs.h
@@ -0,0 +1,101 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+#ifndef __INCmvDeviceRegsH
+#define __INCmvDeviceRegsH
+
+#ifndef MV_ASMLANGUAGE
+#include "ctrlEnv/mvCtrlEnvLib.h"
+/* This enumerator describes the Marvell controller possible devices that   */
+/* can be connected to its device interface.                                */
+typedef enum _mvDevice
+{
+#if defined(MV_INCLUDE_DEVICE_CS0)
+	DEV_CS0 = 0,    /* Device connected to dev CS[0]    */
+#endif
+#if defined(MV_INCLUDE_DEVICE_CS1)
+	DEV_CS1 = 1,        /* Device connected to dev CS[1]    */
+#endif
+#if defined(MV_INCLUDE_DEVICE_CS2)
+	DEV_CS2 = 2,        /* Device connected to dev CS[2]    */
+#endif
+#if defined(MV_INCLUDE_DEVICE_CS3)
+	DEV_CS3 = 3,        /* Device connected to dev CS[2]    */
+#endif
+#if defined(MV_INCLUDE_DEVICE_CS4)
+	DEV_CS4 = 4,        /* Device connected to BOOT dev    */
+#endif
+	MV_DEV_MAX_CS = MV_DEVICE_MAX_CS
+}MV_DEVICE;
+
+ 
+#endif /* MV_ASMLANGUAGE */
+
+
+#define NAND_CTRL_REG		0x10470
+
+#define NAND_ACTCEBOOT_BIT	BIT1
+
+
+#endif /* #ifndef __INCmvDeviceRegsH */
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/mvCompVer.txt b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/mvCompVer.txt
new file mode 100644
index 0000000..4053116
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/mvCompVer.txt
@@ -0,0 +1,4 @@
+Global HAL Version: FEROCEON_HAL_3_1_7

+Unit HAL Version: 3.1.5

+Description: This component includes an implementation of the unit HAL drivers

+

diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/linux_oss/mvOs.c b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/linux_oss/mvOs.c
new file mode 100644
index 0000000..75f7e88
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/linux_oss/mvOs.c
@@ -0,0 +1,211 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+*******************************************************************************/
+/*******************************************************************************
+* mvOsCpuArchLib.c - Marvell CPU architecture library
+*
+* DESCRIPTION:
+*       This library introduce Marvell API for OS dependent CPU architecture 
+*       APIs. This library introduce single CPU architecture services APKI 
+*       cross OS.
+*
+* DEPENDENCIES:
+*       None.
+*
+*******************************************************************************/
+
+/* includes */
+#include <asm/processor.h>
+#include "mvOs.h"
+
+static MV_U32 read_p15_c0 (void);
+
+/* defines  */
+#define ARM_ID_REVISION_OFFS	0
+#define ARM_ID_REVISION_MASK	(0xf << ARM_ID_REVISION_OFFS)
+
+#define ARM_ID_PART_NUM_OFFS	4
+#define ARM_ID_PART_NUM_MASK	(0xfff << ARM_ID_PART_NUM_OFFS)
+
+#define ARM_ID_ARCH_OFFS	16
+#define ARM_ID_ARCH_MASK	(0xf << ARM_ID_ARCH_OFFS)
+
+#define ARM_ID_VAR_OFFS		20
+#define ARM_ID_VAR_MASK		(0xf << ARM_ID_VAR_OFFS)
+
+#define ARM_ID_ASCII_OFFS	24
+#define ARM_ID_ASCII_MASK	(0xff << ARM_ID_ASCII_OFFS)
+
+
+
+void* mvOsIoCachedMalloc( void* osHandle, MV_U32 size, MV_ULONG* pPhyAddr,
+			  MV_U32 *memHandle)
+{
+    void *p = kmalloc( size, GFP_KERNEL );
+    *pPhyAddr = pci_map_single( osHandle, p, 0, PCI_DMA_BIDIRECTIONAL );
+    return p;
+}
+void* mvOsIoUncachedMalloc( void* osHandle, MV_U32 size, MV_ULONG* pPhyAddr,
+			    MV_U32 *memHandle)
+{
+    return pci_alloc_consistent( osHandle, size, (dma_addr_t *)pPhyAddr );
+}
+ 
+void mvOsIoUncachedFree( void* osHandle, MV_U32 size, MV_ULONG phyAddr, void* pVirtAddr,
+			 MV_U32 memHandle)
+{
+    return pci_free_consistent( osHandle, size, pVirtAddr, (dma_addr_t)phyAddr );
+} 
+                                                                                                                                               
+void mvOsIoCachedFree( void* osHandle, MV_U32 size, MV_ULONG phyAddr, void* pVirtAddr,
+		       MV_U32 memHandle )
+{
+    return kfree( pVirtAddr );
+}
+ 
+int mvOsRand(void)
+{
+    int rand;
+    get_random_bytes(&rand, sizeof(rand) );
+    return rand;
+}
+
+/*******************************************************************************
+* mvOsCpuVerGet() - 
+*
+* DESCRIPTION:
+*
+* INPUT:
+*       None.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       32bit CPU Revision
+*
+*******************************************************************************/
+MV_U32 mvOsCpuRevGet( MV_VOID )
+{
+	return ((read_p15_c0() & ARM_ID_REVISION_MASK ) >> ARM_ID_REVISION_OFFS);
+}
+/*******************************************************************************
+* mvOsCpuPartGet() - 
+*
+* DESCRIPTION:
+*
+* INPUT:
+*       None.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       32bit CPU Part number
+*
+*******************************************************************************/
+MV_U32 mvOsCpuPartGet( MV_VOID )
+{
+	return ((read_p15_c0() & ARM_ID_PART_NUM_MASK ) >> ARM_ID_PART_NUM_OFFS);
+}
+/*******************************************************************************
+* mvOsCpuArchGet() - 
+*
+* DESCRIPTION:
+*
+* INPUT:
+*       None.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       32bit CPU Architicture number
+*
+*******************************************************************************/
+MV_U32 mvOsCpuArchGet( MV_VOID )
+{
+    return ((read_p15_c0() & ARM_ID_ARCH_MASK ) >> ARM_ID_ARCH_OFFS);
+}
+/*******************************************************************************
+* mvOsCpuVarGet() - 
+*
+* DESCRIPTION:
+*
+* INPUT:
+*       None.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       32bit CPU Variant number
+*
+*******************************************************************************/
+MV_U32 mvOsCpuVarGet( MV_VOID )
+{
+    return ((read_p15_c0() & ARM_ID_VAR_MASK ) >> ARM_ID_VAR_OFFS);
+}
+/*******************************************************************************
+* mvOsCpuAsciiGet() - 
+*
+* DESCRIPTION:
+*
+* INPUT:
+*       None.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       32bit CPU Variant number
+*
+*******************************************************************************/
+MV_U32 mvOsCpuAsciiGet( MV_VOID )
+{
+    return ((read_p15_c0() & ARM_ID_ASCII_MASK ) >> ARM_ID_ASCII_OFFS);
+}
+
+
+
+/*
+static unsigned long read_p15_c0 (void)
+*/
+/* read co-processor 15, register #0 (ID register) */
+static MV_U32 read_p15_c0 (void)
+{
+	MV_U32 value;
+
+	__asm__ __volatile__(
+		"mrc	p15, 0, %0, c0, c0, 0   @ read control reg\n"
+		: "=r" (value)
+		:
+		: "memory");
+
+	return value;
+}
+
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/linux_oss/mvOs.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/linux_oss/mvOs.h
new file mode 100644
index 0000000..8da562a
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/linux_oss/mvOs.h
@@ -0,0 +1,423 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+*******************************************************************************/
+#ifndef _MV_OS_LNX_H_
+#define _MV_OS_LNX_H_
+                                                                                                                                               
+                                                                                                                                               
+#ifdef __KERNEL__
+/* for kernel space */
+#include <linux/autoconf.h>
+#include <linux/interrupt.h>
+#include <linux/stddef.h>
+#include <linux/kernel.h>
+#include <linux/init.h>
+#include <linux/errno.h>
+#include <linux/reboot.h>
+#include <linux/pci.h>
+#include <linux/kdev_t.h>
+#include <linux/major.h>
+#include <linux/blkdev.h>
+#include <linux/console.h>
+#include <linux/delay.h>
+#include <linux/seq_file.h>
+#include <linux/string.h>
+#include <linux/slab.h>
+#include <linux/kernel.h>
+#include <linux/string.h>
+#include <linux/slab.h>
+#include <linux/mm.h>
+  
+#include <asm/system.h>
+#include <asm/pgtable.h>
+#include <asm/page.h>
+#include <asm/hardirq.h>
+#include <asm/dma.h>
+#include <asm/io.h>
+ 
+#include <linux/random.h>
+
+#include "dbg-trace.h"
+
+extern void mv_early_printk(char *fmt,...);
+
+#define MV_ASM              __asm__ __volatile__  
+#define INLINE              inline
+#define MV_TRC_REC	        TRC_REC
+#define mvOsPrintf          printk
+#define mvOsEarlyPrintf	    mv_early_printk
+#define mvOsOutput          printk
+#define mvOsSPrintf         sprintf
+#define mvOsMalloc(_size_)  kmalloc(_size_,GFP_ATOMIC)
+#define mvOsFree            kfree
+#define mvOsMemcpy          memcpy
+#define mvOsSleep(_mils_)   mdelay(_mils_)
+#define mvOsTaskLock()
+#define mvOsTaskUnlock()
+#define strtol              simple_strtoul
+#define mvOsDelay(x)        mdelay(x)
+#define mvOsUDelay(x)       udelay(x)
+#define mvCopyFromOs        copy_from_user
+#define mvCopyToOs          copy_to_user
+
+ 
+#include "mvTypes.h"
+#include "mvCommon.h"
+  
+#ifdef MV_NDEBUG
+#define mvOsAssert(cond)
+#else
+#define mvOsAssert(cond) { do { if(!(cond)) { BUG(); } }while(0); }
+#endif /* MV_NDEBUG */
+ 
+#else /* __KERNEL__ */
+ 
+/* for user space applications */
+#include <stdlib.h>
+#include <stdio.h>
+#include <assert.h>
+#include <string.h>
+ 
+#define INLINE inline
+#define mvOsPrintf printf
+#define mvOsOutput printf
+#define mvOsMalloc(_size_) malloc(_size_)
+#define mvOsFree free
+#define mvOsAssert(cond) assert(cond)
+ 
+#endif /* __KERNEL__ */                                                                                                                                               
+#define mvOsIoVirtToPhy(pDev, pVirtAddr)                            \
+    pci_map_single( (pDev), (pVirtAddr), 0, PCI_DMA_BIDIRECTIONAL )
+
+#define mvOsCacheClear(pDev, p, size )                              \
+    pci_map_single( (pDev), (p), (size), PCI_DMA_BIDIRECTIONAL)
+ 
+#define mvOsCacheFlush(pDev, p, size )                              \
+    pci_map_single( (pDev), (p), (size), PCI_DMA_TODEVICE)
+ 
+#define mvOsCacheInvalidate(pDev, p, size)                          \
+    pci_map_single( (pDev), (p), (size), PCI_DMA_FROMDEVICE )
+
+#define mvOsCacheUnmap(pDev, phys, size)                          \
+    pci_unmap_single( (pDev), (dma_addr_t)(phys), (size), PCI_DMA_FROMDEVICE )
+
+
+#define CPU_PHY_MEM(x)              (MV_U32)x
+#define CPU_MEMIO_CACHED_ADDR(x)    (void*)x
+#define CPU_MEMIO_UNCACHED_ADDR(x)  (void*)x
+
+
+/* CPU architecture dependent 32, 16, 8 bit read/write IO addresses */
+#define MV_MEMIO32_WRITE(addr, data)    \
+    ((*((volatile unsigned int*)(addr))) = ((unsigned int)(data)))
+
+#define MV_MEMIO32_READ(addr)           \
+    ((*((volatile unsigned int*)(addr))))
+
+#define MV_MEMIO16_WRITE(addr, data)    \
+    ((*((volatile unsigned short*)(addr))) = ((unsigned short)(data)))
+
+#define MV_MEMIO16_READ(addr)           \
+    ((*((volatile unsigned short*)(addr))))
+
+#define MV_MEMIO8_WRITE(addr, data)     \
+    ((*((volatile unsigned char*)(addr))) = ((unsigned char)(data)))
+
+#define MV_MEMIO8_READ(addr)            \
+    ((*((volatile unsigned char*)(addr))))
+
+
+/* No Fast Swap implementation (in assembler) for ARM */
+#define MV_32BIT_LE_FAST(val)            MV_32BIT_LE(val)
+#define MV_16BIT_LE_FAST(val)            MV_16BIT_LE(val)
+#define MV_32BIT_BE_FAST(val)            MV_32BIT_BE(val)
+#define MV_16BIT_BE_FAST(val)            MV_16BIT_BE(val)
+    
+/* 32 and 16 bit read/write in big/little endian mode */
+
+/* 16bit write in little endian mode */
+#define MV_MEMIO_LE16_WRITE(addr, data) \
+        MV_MEMIO16_WRITE(addr, MV_16BIT_LE_FAST(data))
+
+/* 16bit read in little endian mode */
+static __inline MV_U16 MV_MEMIO_LE16_READ(MV_U32 addr)
+{
+    MV_U16 data;
+
+    data= (MV_U16)MV_MEMIO16_READ(addr);
+
+    return (MV_U16)MV_16BIT_LE_FAST(data);
+}
+
+/* 32bit write in little endian mode */
+#define MV_MEMIO_LE32_WRITE(addr, data) \
+        MV_MEMIO32_WRITE(addr, MV_32BIT_LE_FAST(data))
+
+/* 32bit read in little endian mode */
+static __inline MV_U32 MV_MEMIO_LE32_READ(MV_U32 addr)
+{
+    MV_U32 data;
+
+    data= (MV_U32)MV_MEMIO32_READ(addr);
+
+    return (MV_U32)MV_32BIT_LE_FAST(data);
+}
+
+static __inline void mvOsBCopy(char* srcAddr, char* dstAddr, int byteCount)
+{
+    while(byteCount != 0)
+    {
+        *dstAddr = *srcAddr;
+        dstAddr++;
+        srcAddr++;
+        byteCount--;
+    }
+}
+
+static INLINE MV_U64 mvOsDivMod64(MV_U64 divided, MV_U64 divisor, MV_U64* modulu)
+{
+    MV_U64  division = 0;
+
+    if(divisor == 1)
+	return divided;
+
+    while(divided >= divisor)
+    {
+	    division++;
+	    divided -= divisor;
+    }
+    if (modulu != NULL)
+        *modulu = divided;
+
+    return division;
+}
+
+#if defined(MV_BRIDGE_SYNC_REORDER)
+extern MV_U32 *mvUncachedParam;
+
+static __inline void mvOsBridgeReorderWA(void)
+{
+	volatile MV_U32 val = 0;
+
+	val = mvUncachedParam[0];
+}
+#endif
+
+
+/* Flash APIs */
+#define MV_FL_8_READ            MV_MEMIO8_READ
+#define MV_FL_16_READ           MV_MEMIO_LE16_READ
+#define MV_FL_32_READ           MV_MEMIO_LE32_READ
+#define MV_FL_8_DATA_READ       MV_MEMIO8_READ
+#define MV_FL_16_DATA_READ      MV_MEMIO16_READ
+#define MV_FL_32_DATA_READ      MV_MEMIO32_READ
+#define MV_FL_8_WRITE           MV_MEMIO8_WRITE
+#define MV_FL_16_WRITE          MV_MEMIO_LE16_WRITE
+#define MV_FL_32_WRITE          MV_MEMIO_LE32_WRITE
+#define MV_FL_8_DATA_WRITE      MV_MEMIO8_WRITE
+#define MV_FL_16_DATA_WRITE     MV_MEMIO16_WRITE
+#define MV_FL_32_DATA_WRITE     MV_MEMIO32_WRITE
+
+
+/* CPU cache information */
+#define CPU_I_CACHE_LINE_SIZE   32    /* 2do: replace 32 with linux core macro */
+#define CPU_D_CACHE_LINE_SIZE   32    /* 2do: replace 32 with linux core macro */
+
+#ifdef CONFIG_L2_CACHE_ENABLE
+/* Data cache flush one line */
+#define mvOsCacheLineFlushInv(handle, addr)                     \
+{                                                               \
+  __asm__ __volatile__ ("mcr p15, 0, %0, c7, c14, 1" : : "r" (addr));\
+  __asm__ __volatile__ ("mcr p15, 1, %0, c15, c10, 1" : : "r" (addr));\
+  __asm__ __volatile__ ("mcr p15, 0, r0, c7, c10, 4");		\
+}
+
+#else
+
+/* Data cache flush one line */
+#define mvOsCacheLineFlushInv(handle, addr)                     \
+{                                                               \
+  __asm__ __volatile__ ("mcr p15, 0, %0, c7, c14, 1" : : "r" (addr));\
+  __asm__ __volatile__ ("mcr p15, 0, %0, c7, c10, 4" : : "r" (addr)); \
+}
+#endif
+ 
+#ifdef CONFIG_L2_CACHE_ENABLE
+#define mvOsCacheLineInv(handle,addr)                           \
+{                                                               \
+  __asm__ __volatile__ ("mcr p15, 0, %0, c7, c6, 1" : : "r" (addr)); \
+ __asm__ __volatile__ ("mcr p15, 1, %0, c15, c11, 1" : : "r" (addr)); \
+}
+#else
+#define mvOsCacheLineInv(handle,addr)                           \
+{                                                               \
+  __asm__ __volatile__ ("mcr p15, 0, %0, c7, c6, 1" : : "r" (addr)); \
+}
+#endif
+
+#ifdef CONFIG_L2_CACHE_ENABLE
+/* Data cache flush one line */
+#define mvOsCacheLineFlush(handle, addr)                     \
+{                                                               \
+  __asm__ __volatile__ ("mcr p15, 0, %0, c7, c10, 1" : : "r" (addr));\
+  __asm__ __volatile__ ("mcr p15, 1, %0, c15, c9, 1" : : "r" (addr));\
+  __asm__ __volatile__ ("mcr p15, 0, r0, c7, c10, 4");          \
+}
+
+#else
+/* Data cache flush one line */
+#define mvOsCacheLineFlush(handle, addr)                     \
+{                                                               \
+  __asm__ __volatile__ ("mcr p15, 0, %0, c7, c10, 1" : : "r" (addr));\
+  __asm__ __volatile__ ("mcr p15, 0, %0, c7, c10, 4" : : "r" (addr)); \
+}
+#endif 
+
+static __inline void mvOsPrefetch(const void *ptr)
+{
+#ifdef CONFIG_USE_DSP
+        __asm__ __volatile__(
+                "pld\t%0"
+                :
+                : "o" (*(char *)ptr)
+                : "cc");
+#else
+	return;
+#endif
+}
+
+
+/* Flush CPU pipe */
+#define CPU_PIPE_FLUSH
+
+
+
+
+
+/* register manipulations  */
+
+/******************************************************************************
+* This debug function enable the write of each register that u-boot access to 
+* to an array in the DRAM, the function record only MV_REG_WRITE access.
+* The function could not be operate when booting from flash.
+* In order to print the array we use the printreg command.
+******************************************************************************/
+/* #define REG_DEBUG */
+#if defined(REG_DEBUG)
+extern int reg_arry[2048][2];
+extern int reg_arry_index;
+#endif
+
+/* Marvell controller register read/write macros */
+#define MV_REG_VALUE(offset)          \
+                (MV_MEMIO32_READ((INTER_REGS_BASE | (offset))))
+
+#define MV_REG_READ(offset)             \
+        (MV_MEMIO_LE32_READ(INTER_REGS_BASE | (offset)))
+
+#if defined(REG_DEBUG)
+#define MV_REG_WRITE(offset, val)    \
+        MV_MEMIO_LE32_WRITE((INTER_REGS_BASE | (offset)), (val)); \
+        { \
+                reg_arry[reg_arry_index][0] = (INTER_REGS_BASE | (offset));\
+                reg_arry[reg_arry_index][1] = (val);\
+                reg_arry_index++;\
+        }
+#else
+#define MV_REG_WRITE(offset, val)    \
+        MV_MEMIO_LE32_WRITE((INTER_REGS_BASE | (offset)), (val));
+#endif
+                                                
+#define MV_REG_BYTE_READ(offset)        \
+        (MV_MEMIO8_READ((INTER_REGS_BASE | (offset))))
+
+#if defined(REG_DEBUG)
+#define MV_REG_BYTE_WRITE(offset, val)  \
+        MV_MEMIO8_WRITE((INTER_REGS_BASE | (offset)), (val)); \
+        { \
+                reg_arry[reg_arry_index][0] = (INTER_REGS_BASE | (offset));\
+                reg_arry[reg_arry_index][1] = (val);\
+                reg_arry_index++;\
+        }
+#else
+#define MV_REG_BYTE_WRITE(offset, val)  \
+        MV_MEMIO8_WRITE((INTER_REGS_BASE | (offset)), (val))
+#endif
+
+#if defined(REG_DEBUG)
+#define MV_REG_BIT_SET(offset, bitMask)                 \
+        (MV_MEMIO32_WRITE((INTER_REGS_BASE | (offset)), \
+         (MV_MEMIO32_READ(INTER_REGS_BASE | (offset)) | \
+          MV_32BIT_LE_FAST(bitMask)))); \
+        { \
+                reg_arry[reg_arry_index][0] = (INTER_REGS_BASE | (offset));\
+                reg_arry[reg_arry_index][1] = (MV_MEMIO32_READ(INTER_REGS_BASE | (offset)));\
+                reg_arry_index++;\
+        }
+#else
+#define MV_REG_BIT_SET(offset, bitMask)                 \
+        (MV_MEMIO32_WRITE((INTER_REGS_BASE | (offset)), \
+         (MV_MEMIO32_READ(INTER_REGS_BASE | (offset)) | \
+          MV_32BIT_LE_FAST(bitMask))))
+#endif
+        
+#if defined(REG_DEBUG)
+#define MV_REG_BIT_RESET(offset,bitMask)                \
+        (MV_MEMIO32_WRITE((INTER_REGS_BASE | (offset)), \
+         (MV_MEMIO32_READ(INTER_REGS_BASE | (offset)) & \
+          MV_32BIT_LE_FAST(~bitMask)))); \
+        { \
+                reg_arry[reg_arry_index][0] = (INTER_REGS_BASE | (offset));\
+                reg_arry[reg_arry_index][1] = (MV_MEMIO32_READ(INTER_REGS_BASE | (offset)));\
+                reg_arry_index++;\
+        }
+#else
+#define MV_REG_BIT_RESET(offset,bitMask)                \
+        (MV_MEMIO32_WRITE((INTER_REGS_BASE | (offset)), \
+         (MV_MEMIO32_READ(INTER_REGS_BASE | (offset)) & \
+          MV_32BIT_LE_FAST(~bitMask))))
+#endif
+
+
+
+/* ARM architecture APIs */
+MV_U32  mvOsCpuRevGet (MV_VOID);
+MV_U32  mvOsCpuPartGet (MV_VOID);
+MV_U32  mvOsCpuArchGet (MV_VOID);
+MV_U32  mvOsCpuVarGet (MV_VOID);
+MV_U32  mvOsCpuAsciiGet (MV_VOID);
+
+/*  Other APIs  */
+void* mvOsIoCachedMalloc( void* osHandle, MV_U32 size, MV_ULONG* pPhyAddr, MV_U32 *memHandle);
+void* mvOsIoUncachedMalloc( void* osHandle, MV_U32 size, MV_ULONG* pPhyAddr, MV_U32 *memHandle );
+void mvOsIoUncachedFree( void* osHandle, MV_U32 size, MV_ULONG phyAddr, void* pVirtAddr, MV_U32 memHandle );
+void mvOsIoCachedFree( void* osHandle, MV_U32 size, MV_ULONG phyAddr, void* pVirtAddr, MV_U32 memHandle );
+int mvOsRand(void);
+
+#endif /* _MV_OS_LNX_H_ */
+
+
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/linux_oss/mvOsSata.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/linux_oss/mvOsSata.h
new file mode 100644
index 0000000..c925a9e
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/linux_oss/mvOsSata.h
@@ -0,0 +1,158 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+*******************************************************************************/
+/*******************************************************************************
+* mvOsLinux.h - O.S. interface header file for Linux  
+*
+* DESCRIPTION:
+*       This header file contains OS dependent definition under Linux
+*
+* DEPENDENCIES:
+*       Linux kernel header files.
+*
+* FILE REVISION NUMBER:
+*       $Revision: 1.1 $
+*******************************************************************************/
+
+#ifndef __INCmvOsLinuxh
+#define __INCmvOsLinuxh
+
+/* Includes */
+#include <linux/autoconf.h>
+#include <linux/module.h>
+#include <linux/types.h>
+#include <linux/string.h>
+#include <linux/kernel.h>
+#include <linux/timer.h>
+#include <linux/mm.h>
+#include <linux/interrupt.h>
+#include <linux/major.h>
+#include <linux/errno.h>
+#include <linux/genhd.h>
+#include <linux/slab.h>
+#include <linux/delay.h>
+#include <linux/ide.h>
+#include <linux/pci.h>
+
+#include <asm/byteorder.h>
+#include <asm/irq.h>
+#include <asm/uaccess.h>
+#include <asm/io.h>
+#include "mvOs.h"
+
+
+/* Definitions */
+#define MV_DEFAULT_QUEUE_DEPTH 2
+#define MV_SATA_SUPPORT_EDMA_SINGLE_DATA_REGION
+#define MV_SATA_SUPPORT_GEN2E_128_QUEUE_LEN
+
+#ifdef CONFIG_MV88F6082
+ #define MV_SATA_OVERRIDE_SW_QUEUE_SIZE
+ #define MV_SATA_REQUESTED_SW_QUEUE_SIZE 2
+ #undef MV_SATA_SUPPORT_GEN2E_128_QUEUE_LEN
+#endif
+
+/* System dependent macro for flushing CPU write cache */
+#if defined (MV_BRIDGE_SYNC_REORDER)
+#define MV_CPU_WRITE_BUFFER_FLUSH()	do {	\
+						wmb();	\
+						mvOsBridgeReorderWA();	\
+					} while (0)
+#else
+#define MV_CPU_WRITE_BUFFER_FLUSH()     wmb()
+#endif /* CONFIG_MV78XX0 */
+
+/* System dependent little endian from / to CPU conversions */
+#define MV_CPU_TO_LE16(x)   cpu_to_le16(x)
+#define MV_CPU_TO_LE32(x)   cpu_to_le32(x)
+
+#define MV_LE16_TO_CPU(x)   le16_to_cpu(x)
+#define MV_LE32_TO_CPU(x)   le32_to_cpu(x)
+
+#ifdef __BIG_ENDIAN_BITFIELD
+#define MV_BIG_ENDIAN_BITFIELD
+#endif
+
+/* System dependent register read / write in byte/word/dword variants */
+#define MV_REG_WRITE_BYTE(base, offset, val)    writeb(val, base + offset)
+#define MV_REG_WRITE_WORD(base, offset, val)    writew(val, base + offset)
+#define MV_REG_WRITE_DWORD(base, offset, val)   writel(val, base + offset)
+#define MV_REG_READ_BYTE(base, offset)          readb(base + offset)
+#define MV_REG_READ_WORD(base, offset)          readw(base + offset)
+#define MV_REG_READ_DWORD(base, offset)         readl(base + offset)
+
+
+/* Typedefs    */
+
+/* System dependant typedefs */
+typedef void            *MV_VOID_PTR;
+typedef u32             *MV_U32_PTR;
+typedef u16             *MV_U16_PTR;
+typedef u8              *MV_U8_PTR;
+typedef char            *MV_CHAR_PTR;
+typedef void            *MV_BUS_ADDR_T;
+typedef unsigned long   MV_CPU_FLAGS;
+
+
+/* Structures  */
+/* System dependent structure */
+typedef struct mvOsSemaphore
+{
+  int notUsed;
+} MV_OS_SEMAPHORE;
+
+
+/* Functions (User implemented)*/
+
+/* Semaphore init, take and release */
+#define mvOsSemInit(x) MV_TRUE
+#define mvOsSemTake(x)
+#define mvOsSemRelease(x)
+
+/* Interrupt masking and unmasking functions */
+MV_CPU_FLAGS mvOsSaveFlagsAndMaskCPUInterrupts(MV_VOID);
+MV_VOID      mvOsRestoreFlags(MV_CPU_FLAGS);
+
+/* Delay function in micro seconds resolution */
+void mvMicroSecondsDelay(MV_VOID_PTR, MV_U32);
+
+/* Typedefs    */
+typedef enum mvBoolean
+{
+    MV_SFALSE, MV_STRUE
+} MV_BOOLEAN;
+
+/* System logging function */
+#include "mvLog.h"
+/* Enable READ/WRITE Long SCSI command only when driver is compiled for debugging */
+#ifdef MV_LOGGER
+#define MV_SATA_SUPPORT_READ_WRITE_LONG
+#endif
+
+#define MV_IAL_LOG_ID       3
+
+#endif /* __INCmvOsLinuxh */
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mvSysHwConfig.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mvSysHwConfig.h
new file mode 100644
index 0000000..d761060
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mvSysHwConfig.h
@@ -0,0 +1,375 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+
+*******************************************************************************/
+/*******************************************************************************
+* mvSysHwCfg.h - Marvell system HW configuration file
+*
+* DESCRIPTION:
+*       None.
+*
+* DEPENDENCIES:
+*       None.
+*
+*******************************************************************************/
+
+#ifndef __INCmvSysHwConfigh
+#define __INCmvSysHwConfigh
+
+#include "../../../../include/linux/autoconf.h"
+
+#define CONFIG_MARVELL	1
+
+/* includes */
+#define _1K         0x00000400
+#define _4K         0x00001000
+#define _8K         0x00002000
+#define _16K        0x00004000
+#define _32K        0x00008000
+#define _64K        0x00010000
+#define _128K       0x00020000
+#define _256K       0x00040000
+#define _512K       0x00080000
+
+#define _1M         0x00100000
+#define _2M         0x00200000
+#define _4M         0x00400000
+#define _8M         0x00800000
+#define _16M        0x01000000
+#define _32M        0x02000000
+#define _64M        0x04000000
+#define _128M       0x08000000
+#define _256M       0x10000000
+#define _512M       0x20000000
+
+#define _1G         0x40000000
+#define _2G         0x80000000
+
+/****************************************/
+/* Soc supporeted Units definitions	*/
+/****************************************/
+
+#ifdef CONFIG_MV_INCLUDE_PEX
+#define MV_INCLUDE_PEX
+#endif
+#ifdef CONFIG_MV_INCLUDE_TWSI
+#define MV_INCLUDE_TWSI
+#endif
+#ifdef CONFIG_MV_INCLUDE_CESA
+#define MV_INCLUDE_CESA
+#endif
+#ifdef CONFIG_MV_INCLUDE_GIG_ETH
+#define MV_INCLUDE_GIG_ETH
+#endif
+#ifdef CONFIG_MV_INCLUDE_INTEG_SATA
+#define MV_INCLUDE_INTEG_SATA
+#define MV_INCLUDE_SATA
+#endif
+#ifdef CONFIG_MV_INCLUDE_USB
+#define MV_INCLUDE_USB
+#define MV_USB_VOLTAGE_FIX
+#endif
+#ifdef CONFIG_MV_INCLUDE_NAND
+#define MV_INCLUDE_NAND
+#endif
+#ifdef CONFIG_MV_INCLUDE_TDM
+#define MV_INCLUDE_TDM
+#endif
+#ifdef CONFIG_MV_INCLUDE_XOR
+#define MV_INCLUDE_XOR
+#endif
+#ifdef CONFIG_MV_INCLUDE_TWSI
+#define MV_INCLUDE_TWSI
+#endif
+#ifdef CONFIG_MV_INCLUDE_UART
+#define MV_INCLUDE_UART
+#endif
+#ifdef CONFIG_MV_INCLUDE_SPI
+#define MV_INCLUDE_SPI
+#endif
+#ifdef CONFIG_MV_INCLUDE_SFLASH_MTD
+#define MV_INCLUDE_SFLASH_MTD
+#endif
+#ifdef CONFIG_MV_INCLUDE_AUDIO
+#define MV_INCLUDE_AUDIO
+#endif
+#ifdef CONFIG_MV_INCLUDE_TS
+#define MV_INCLUDE_TS
+#endif
+#ifdef CONFIG_MV_INCLUDE_SDIO
+#define MV_INCLUDE_SDIO
+#endif
+
+
+/* NAND flash stuff */
+#ifdef CONFIG_MV_NAND_BOOT
+#define MV_NAND_BOOT
+#endif
+#ifdef CONFIG_MV_NAND
+#define MV_NAND
+#endif
+
+/* SPI flash stuff */
+#ifdef CONFIG_MV_SPI_BOOT
+#define MV_SPI_BOOT
+#endif
+
+
+/****************************************************************/
+/************* General    configuration ********************/
+/****************************************************************/
+
+/* Enable Clock Power Control */
+#define MV_INCLUDE_CLK_PWR_CNTRL
+
+/* Disable the DEVICE BAR in the PEX */
+#define MV_DISABLE_PEX_DEVICE_BAR
+
+/* Allow the usage of early printings during initialization */
+#define MV_INCLUDE_EARLY_PRINTK
+
+/****************************************************************/
+/************* NFP configuration ********************************/
+/****************************************************************/
+#define MV_NFP_SEC_Q_SIZE		64
+#define MV_NFP_SEC_REQ_Q_SIZE		1000
+
+
+
+/****************************************************************/
+/************* CESA configuration ********************/
+/****************************************************************/
+
+#ifdef MV_INCLUDE_CESA
+
+#define MV_CESA_MAX_CHAN               4
+
+/* Use 2K of SRAM */
+#define MV_CESA_MAX_BUF_SIZE           1600
+
+#endif /* MV_INCLUDE_CESA */
+
+#if defined(CONFIG_MV_INCLUDE_GIG_ETH)
+
+#ifdef CONFIG_MV_NFP_STATS
+#define MV_FP_STATISTICS
+#else
+#undef MV_FP_STATISTICS
+#endif
+/* Default configuration for SKB_REUSE: 0 - Disabled, 1 - Enabled */
+#define MV_ETH_SKB_REUSE_DEFAULT    1
+/* Default configuration for TX_EN workaround: 0 - Disabled, 1 - Enabled */
+#define MV_ETH_TX_EN_DEFAULT        0
+
+/* un-comment if you want to perform tx_done from within the poll function */
+/* #define ETH_TX_DONE_ISR */
+
+/* put descriptors in uncached memory */
+/* #define ETH_DESCR_UNCACHED */
+
+/* Descriptors location: DRAM/internal-SRAM */
+#define ETH_DESCR_IN_SDRAM
+#undef  ETH_DESCR_IN_SRAM    /* No integrated SRAM in 88Fxx81 devices */
+
+#if defined(ETH_DESCR_IN_SRAM)
+#if defined(ETH_DESCR_UNCACHED)
+ #define ETH_DESCR_CONFIG_STR    "Uncached descriptors in integrated SRAM"
+#else
+ #define ETH_DESCR_CONFIG_STR    "Cached descriptors in integrated SRAM"
+#endif
+#elif defined(ETH_DESCR_IN_SDRAM)
+#if defined(ETH_DESCR_UNCACHED)
+ #define ETH_DESCR_CONFIG_STR    "Uncached descriptors in DRAM"
+#else
+ #define ETH_DESCR_CONFIG_STR    "Cached descriptors in DRAM"
+#endif
+#else 
+ #error "Ethernet descriptors location undefined"
+#endif /* ETH_DESCR_IN_SRAM or ETH_DESCR_IN_SDRAM*/
+
+/* SW Sync-Barrier: not relevant for 88fxx81*/
+/* Reasnable to define this macro when descriptors in SRAM and buffers in DRAM */
+/* In RX the CPU theoretically might see himself as the descriptor owner,      */
+/* although the buffer hadn't been written to DRAM yet. Performance cost.      */
+/* #define INCLUDE_SYNC_BARR */
+
+/* Buffers cache coherency method (buffers in DRAM) */
+#ifndef MV_CACHE_COHER_SW
+/* Taken from mvCommon.h */
+/* Memory uncached, HW or SW cache coherency is not needed */
+#define MV_UNCACHED             0   
+/* Memory cached, HW cache coherency supported in WriteThrough mode */
+#define MV_CACHE_COHER_HW_WT    1
+/* Memory cached, HW cache coherency supported in WriteBack mode */
+#define MV_CACHE_COHER_HW_WB    2
+/* Memory cached, No HW cache coherency, Cache coherency must be in SW */
+#define MV_CACHE_COHER_SW       3
+
+#endif
+
+/* DRAM cache coherency configuration */
+#define MV_CACHE_COHERENCY  MV_CACHE_COHER_SW
+
+
+#define ETHER_DRAM_COHER    MV_CACHE_COHER_SW   /* No HW coherency in 88Fxx81 devices */
+
+#if (ETHER_DRAM_COHER == MV_CACHE_COHER_HW_WB)
+ #define ETH_SDRAM_CONFIG_STR    "DRAM HW cache coherency (write-back)"
+#elif (ETHER_DRAM_COHER == MV_CACHE_COHER_HW_WT)
+ #define ETH_SDRAM_CONFIG_STR    "DRAM HW cache coherency (write-through)"
+#elif (ETHER_DRAM_COHER == MV_CACHE_COHER_SW)
+ #define ETH_SDRAM_CONFIG_STR    "DRAM SW cache-coherency"
+#elif (ETHER_DRAM_COHER == MV_UNCACHED)
+#   define ETH_SDRAM_CONFIG_STR  "DRAM uncached"
+#else
+ #error "Ethernet-DRAM undefined"
+#endif /* ETHER_DRAM_COHER */
+
+
+/****************************************************************/
+/************* Ethernet driver configuration ********************/
+/****************************************************************/
+
+/* port's default queueus */
+#define ETH_DEF_TXQ         0
+#define ETH_DEF_RXQ         0 
+
+#define MV_ETH_RX_Q_NUM     CONFIG_MV_ETH_RX_Q_NUM
+#define MV_ETH_TX_Q_NUM     CONFIG_MV_ETH_TX_Q_NUM
+
+/* interrupt coalescing setting */
+#define ETH_TX_COAL    		    200
+#define ETH_RX_COAL    		    200
+
+/* Checksum offloading */
+#define TX_CSUM_OFFLOAD
+#define RX_CSUM_OFFLOAD
+
+#endif /* CONFIG_MV_INCLUDE_GIG_ETH */
+
+/****************************************************************/
+/*************** Telephony configuration ************************/
+/****************************************************************/
+#if defined(CONFIG_MV_TDM_LINEAR_MODE)
+ #define MV_TDM_LINEAR_MODE
+#elif defined(CONFIG_MV_TDM_ULAW_MODE)
+ #define MV_TDM_ULAW_MODE
+#endif
+
+#if defined(CONFIG_MV_TDM_5CHANNELS)
+ #define MV_TDM_5CHANNELS 
+#endif
+
+#if defined(CONFIG_MV_TDM_USE_EXTERNAL_PCLK_SOURCE)
+ #define MV_TDM_USE_EXTERNAL_PCLK_SOURCE
+#endif
+
+/* We use the following registers to store DRAM interface pre configuration   */
+/* auto-detection results													  */
+/* IMPORTANT: We are using mask register for that purpose. Before writing     */
+/* to units mask register, make sure main maks register is set to disable     */
+/* all interrupts.                                                            */
+#define DRAM_BUF_REG0   0x30810 /* sdram bank 0 size            */  
+#define DRAM_BUF_REG1   0x30820 /* sdram config                 */
+#define DRAM_BUF_REG2   0x30830 /* sdram mode                   */
+#define DRAM_BUF_REG3   0x308c4 /* dunit control low            */          
+#define DRAM_BUF_REG4   0x60a90 /* sdram address control        */
+#define DRAM_BUF_REG5   0x60a94 /* sdram timing control low     */
+#define DRAM_BUF_REG6   0x60a98 /* sdram timing control high    */
+#define DRAM_BUF_REG7   0x60a9c /* sdram ODT control low        */
+#define DRAM_BUF_REG8   0x60b90 /* sdram ODT control high       */
+#define DRAM_BUF_REG9   0x60b94 /* sdram Dunit ODT control      */
+#define DRAM_BUF_REG10  0x60b98 /* sdram Extended Mode          */
+#define DRAM_BUF_REG11  0x60b9c /* sdram Ddr2 Time Low Reg      */
+#define DRAM_BUF_REG12  0x60a00 /* sdram Ddr2 Time High Reg     */
+#define DRAM_BUF_REG13  0x60a04 /* dunit Ctrl High              */
+#define DRAM_BUF_REG14  0x60b00 /* sdram second DIMM exist      */
+
+/* Following the pre-configuration registers default values restored after    */
+/* auto-detection is done                                                     */
+#define DRAM_BUF_REG_DV 0
+
+/* System Mapping */
+#define SDRAM_CS0_BASE  0x00000000
+#define SDRAM_CS0_SIZE  _256M
+
+#define SDRAM_CS1_BASE  0x10000000
+#define SDRAM_CS1_SIZE  _256M
+
+#define SDRAM_CS2_BASE  0x20000000
+#define SDRAM_CS2_SIZE  _256M
+
+#define SDRAM_CS3_BASE  0x30000000
+#define SDRAM_CS3_SIZE  _256M
+
+/* PEX */
+#define PEX0_MEM_BASE 0xe8000000
+#define PEX0_MEM_SIZE _128M
+
+#define PEX0_IO_BASE 0xf2000000
+#define PEX0_IO_SIZE _1M
+
+/* Device Chip Selects */
+#define NFLASH_CS_BASE 0xfa000000
+#define NFLASH_CS_SIZE _2M
+
+#define SPI_CS_BASE 0xf4000000
+#define SPI_CS_SIZE _16M
+
+#define CRYPT_ENG_BASE	0xf0000000
+#define CRYPT_ENG_SIZE	_2M
+
+#define BOOTDEV_CS_BASE	0xff800000
+#define BOOTDEV_CS_SIZE _8M
+
+/* CS2 - BOOTROM */
+#define DEVICE_CS2_BASE 0xff900000
+#define DEVICE_CS2_SIZE _1M
+
+/* PEX Work arround */
+/* the target we will use for the workarround */
+#define PEX_CONFIG_RW_WA_TARGET PEX0_MEM
+/*a flag that indicates if we are going to use the 
+size and base of the target we using for the workarround
+window */
+#define PEX_CONFIG_RW_WA_USE_ORIGINAL_WIN_VALUES 1
+/* if the above flag is 0 then the following values
+will be used for the workarround window base and size,
+otherwise the following defines will be ignored */
+#define PEX_CONFIG_RW_WA_BASE 0xF3000000
+#define PEX_CONFIG_RW_WA_SIZE _16M
+
+/* Internal registers: size is defined in Controllerenvironment */
+#define INTER_REGS_BASE	0xFEE00000
+
+/* DRAM detection stuff */
+#define MV_DRAM_AUTO_SIZE
+
+/* Board clock detection */
+#define TCLK_AUTO_DETECT    	/* Use Tclk auto detection   */
+#define SYSCLK_AUTO_DETECT	/* Use SysClk auto detection */
+#define PCLCK_AUTO_DETECT  	/* Use PClk auto detection   */
+#define L2CLK_AUTO_DETECT 	/* Use L2Clk auto detection   */
+
+/* PEX-PCI\PCI-PCI Bridge*/
+#define PCI0_IF_PTP		0		/* Bridge exist on pciIf0*/
+
+ 
+
+#endif /* __INCmvSysHwConfigh */
+
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/cntmr/mvCntmr.c b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/cntmr/mvCntmr.c
new file mode 100644
index 0000000..717c150
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/cntmr/mvCntmr.c
@@ -0,0 +1,376 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+#include "mvCntmr.h"
+#include "cpu/mvCpu.h"
+
+/* defines  */       
+#ifdef MV_DEBUG         
+	#define DB(x)	x
+#else                
+	#define DB(x)    
+#endif	             
+
+extern unsigned int whoAmI(void);
+
+/*******************************************************************************
+* mvCntmrLoad - 
+*
+* DESCRIPTION:
+*       Load an init Value to a given counter/timer 
+*
+* INPUT:
+*       countNum - counter number
+*       value - value to be loaded
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_BAD_PARAM on bad parameters , MV_ERROR on error ,MV_OK on sucess
+*******************************************************************************/
+MV_STATUS mvCntmrLoad(MV_U32 countNum, MV_U32 value)
+{
+	if (countNum >= MV_CNTMR_MAX_COUNTER )
+	{
+
+		mvOsPrintf(("mvCntmrLoad: Err. Illigal counter number \n"));
+		return MV_BAD_PARAM;;
+
+	}
+
+	MV_REG_WRITE(CNTMR_RELOAD_REG(countNum),value);
+	MV_REG_WRITE(CNTMR_VAL_REG(countNum),value);
+
+	return MV_OK;
+}
+
+/*******************************************************************************
+* mvCntmrRead - 
+*
+* DESCRIPTION:
+*  	Returns the value of the given Counter/Timer     
+*
+* INPUT:
+*       countNum - counter number
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_U32 counter value
+*******************************************************************************/
+MV_U32 mvCntmrRead(MV_U32 countNum)
+{
+	return MV_REG_READ(CNTMR_VAL_REG(countNum));
+}
+
+/*******************************************************************************
+* mvCntmrWrite - 
+*
+* DESCRIPTION:
+*  	Returns the value of the given Counter/Timer     
+*
+* INPUT:
+*       countNum - counter number
+*		countVal - value to write
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       None
+*******************************************************************************/
+void mvCntmrWrite(MV_U32 countNum,MV_U32 countVal)
+{
+	MV_REG_WRITE(CNTMR_VAL_REG(countNum),countVal);
+}
+
+/*******************************************************************************
+* mvCntmrCtrlSet - 
+*
+* DESCRIPTION:
+*  	Set the Control to a given counter/timer     
+*
+* INPUT:
+*       countNum - counter number
+*		pCtrl - pointer to MV_CNTMR_CTRL structure 
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_BAD_PARAM on bad parameters , MV_ERROR on error ,MV_OK on sucess
+*******************************************************************************/
+MV_STATUS mvCntmrCtrlSet(MV_U32 countNum, MV_CNTMR_CTRL *pCtrl)
+{
+	MV_U32 cntmrCtrl;
+
+	if (countNum >= MV_CNTMR_MAX_COUNTER )
+	{
+
+		DB(mvOsPrintf(("mvCntmrCtrlSet: Err. Illigal counter number \n")));
+		return MV_BAD_PARAM;;
+
+	}
+
+	/* read control register */
+	cntmrCtrl = MV_REG_READ(CNTMR_CTRL_REG);
+
+	
+	if (pCtrl->enable)	/* enable counter\timer */
+	{
+		cntmrCtrl |= CTCR_ARM_TIMER_EN(countNum);
+	}
+	else	/* disable counter\timer */
+	{
+		cntmrCtrl &= ~CTCR_ARM_TIMER_EN(countNum);
+	}
+
+	if ( pCtrl->autoEnable ) /* Auto mode */
+	{
+		cntmrCtrl |= CTCR_ARM_TIMER_AUTO_EN(countNum);		
+
+	}
+	else 	/* no auto mode */
+	{
+		cntmrCtrl &= ~CTCR_ARM_TIMER_AUTO_EN(countNum);
+	}
+
+	MV_REG_WRITE(CNTMR_CTRL_REG,cntmrCtrl);
+
+	return MV_OK;
+
+}
+
+/*******************************************************************************
+* mvCntmrCtrlGet - 
+*
+* DESCRIPTION:
+*  	Get the Control value of a given counter/timer     
+*
+* INPUT:
+*       countNum - counter number
+*		pCtrl - pointer to MV_CNTMR_CTRL structure 
+*
+* OUTPUT:
+*       Counter\Timer control value
+*
+* RETURN:
+*       MV_BAD_PARAM on bad parameters , MV_ERROR on error ,MV_OK on sucess
+*******************************************************************************/
+MV_STATUS mvCntmrCtrlGet(MV_U32 countNum, MV_CNTMR_CTRL *pCtrl)
+{
+	MV_U32 cntmrCtrl;
+
+	if (countNum >= MV_CNTMR_MAX_COUNTER )
+	{
+		DB(mvOsPrintf(("mvCntmrCtrlGet: Err. Illigal counter number \n")));
+		return MV_BAD_PARAM;;
+	}
+
+	/* read control register */
+	cntmrCtrl = MV_REG_READ(CNTMR_CTRL_REG);
+
+	/* enable counter\timer */
+	if (cntmrCtrl & CTCR_ARM_TIMER_EN(countNum))
+	{
+		pCtrl->enable = MV_TRUE;
+	}
+	else
+	{
+		pCtrl->enable = MV_FALSE;
+	}
+
+	/* counter mode */
+	if (cntmrCtrl & CTCR_ARM_TIMER_AUTO_EN(countNum))
+	{
+		pCtrl->autoEnable = MV_TRUE;
+	}
+	else
+	{
+		pCtrl->autoEnable = MV_FALSE;
+	}
+
+	return MV_OK;
+}
+
+/*******************************************************************************
+* mvCntmrEnable - 
+*
+* DESCRIPTION:
+*  	Set the Enable-Bit to logic '1' ==> starting the counter     
+*
+* INPUT:
+*       countNum - counter number
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_BAD_PARAM on bad parameters , MV_ERROR on error ,MV_OK on sucess
+*******************************************************************************/
+MV_STATUS mvCntmrEnable(MV_U32 countNum)
+{
+	MV_U32 cntmrCtrl;
+
+	if (countNum >= MV_CNTMR_MAX_COUNTER )
+	{
+
+		DB(mvOsPrintf(("mvCntmrEnable: Err. Illigal counter number \n")));
+		return MV_BAD_PARAM;;
+
+	}
+
+	/* read control register */
+	cntmrCtrl = MV_REG_READ(CNTMR_CTRL_REG);
+
+	/* enable counter\timer */
+	cntmrCtrl |= CTCR_ARM_TIMER_EN(countNum);
+
+
+	MV_REG_WRITE(CNTMR_CTRL_REG,cntmrCtrl);
+
+	return MV_OK;
+}
+
+/*******************************************************************************
+* mvCntmrDisable - 
+*
+* DESCRIPTION:
+*  	Stop the counter/timer running, and returns its Value     
+*
+* INPUT:
+*       countNum - counter number
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_U32 counter\timer value
+*******************************************************************************/
+MV_STATUS mvCntmrDisable(MV_U32 countNum)
+{
+	MV_U32 cntmrCtrl;
+
+	if (countNum >= MV_CNTMR_MAX_COUNTER )
+	{
+
+		DB(mvOsPrintf(("mvCntmrDisable: Err. Illigal counter number \n")));
+		return MV_BAD_PARAM;;
+
+	}
+
+	/* read control register */
+	cntmrCtrl = MV_REG_READ(CNTMR_CTRL_REG);
+
+	/* disable counter\timer */
+	cntmrCtrl &= ~CTCR_ARM_TIMER_EN(countNum);
+
+	MV_REG_WRITE(CNTMR_CTRL_REG,cntmrCtrl);
+
+	return MV_OK;
+}
+
+/*******************************************************************************
+* mvCntmrStart - 
+*
+* DESCRIPTION:
+*  	Combined all the sub-operations above to one function: Load,setMode,Enable     
+*
+* INPUT:
+*       countNum - counter number
+*		value - value of the counter\timer to be set
+*		pCtrl - pointer to MV_CNTMR_CTRL structure 
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_BAD_PARAM on bad parameters , MV_ERROR on error ,MV_OK on sucess
+*******************************************************************************/
+MV_STATUS mvCntmrStart(MV_U32 countNum, MV_U32 value,
+                       MV_CNTMR_CTRL *pCtrl)
+{
+
+	if (countNum >= MV_CNTMR_MAX_COUNTER )
+	{
+
+		mvOsPrintf(("mvCntmrDisable: Err. Illigal counter number \n"));
+		return MV_BAD_PARAM;;
+
+	}
+
+	/* load value onto counter\timer */
+	mvCntmrLoad(countNum,value);
+
+	/* set the counter to load in the first time */
+	mvCntmrWrite(countNum,value);
+
+	/* set control for timer \ cunter and enable */
+	mvCntmrCtrlSet(countNum,pCtrl);
+
+	return MV_OK;
+}
+
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/cntmr/mvCntmr.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/cntmr/mvCntmr.h
new file mode 100644
index 0000000..b911d0f
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/cntmr/mvCntmr.h
@@ -0,0 +1,121 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+#ifndef __INCmvTmrWtdgh
+#define __INCmvTmrWtdgh
+
+/* includes */
+#include "mvCommon.h"
+#include "mvOs.h"
+#include "cntmr/mvCntmrRegs.h"
+#include "ctrlEnv/mvCtrlEnvSpec.h"
+
+
+/* This enumerator describe counters\watchdog numbers       */
+typedef enum _mvCntmrID
+{
+	TIMER0 = 0,               
+	TIMER1,
+	WATCHDOG,
+	TIMER2,               
+	TIMER3,
+}MV_CNTMR_ID;
+
+
+/* Counter / Timer control structure */
+typedef struct _mvCntmrCtrl
+{
+	MV_BOOL 				enable;		/* enable */
+	MV_BOOL					autoEnable;	/* counter/Timer                    */
+}MV_CNTMR_CTRL;
+
+
+/* Functions */
+
+/* Load an init Value to a given counter/timer */
+MV_STATUS mvCntmrLoad(MV_U32 countNum, MV_U32 value);
+
+/* Returns the value of the given Counter/Timer */
+MV_U32 mvCntmrRead(MV_U32 countNum);
+
+/* Write a value of the given Counter/Timer */
+void mvCntmrWrite(MV_U32 countNum,MV_U32 countVal);
+
+/* Set the Control to a given counter/timer */
+MV_STATUS mvCntmrCtrlSet(MV_U32 countNum, MV_CNTMR_CTRL *pCtrl);
+
+/* Get the value of a given counter/timer */
+MV_STATUS mvCntmrCtrlGet(MV_U32 countNum, MV_CNTMR_CTRL *pCtrl);
+
+/* Set the Enable-Bit to logic '1' ==> starting the counter. */
+MV_STATUS mvCntmrEnable(MV_U32 countNum);
+
+/* Stop the counter/timer running, and returns its Value. */
+MV_STATUS mvCntmrDisable(MV_U32 countNum);
+
+/* Combined all the sub-operations above to one function: Load,setMode,Enable */
+MV_STATUS mvCntmrStart(MV_U32 countNum, MV_U32 value,
+                       MV_CNTMR_CTRL *pCtrl);
+
+#endif /* __INCmvTmrWtdgh */
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/cntmr/mvCntmrRegs.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/cntmr/mvCntmrRegs.h
new file mode 100644
index 0000000..b69bc66
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/cntmr/mvCntmrRegs.h
@@ -0,0 +1,121 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+#ifndef __INCmvTmrwtdgRegsh
+#define __INCmvTmrwtdgRegsh
+
+/*******************************************/
+/* ARM Timers Registers Map                */
+/*******************************************/
+
+#define CNTMR_RELOAD_REG(tmrNum)	(CNTMR_BASE + 0x10 + (tmrNum)*8 + \
+						(((tmrNum) <= 3)?0:8))
+#define CNTMR_VAL_REG(tmrNum)		(CNTMR_BASE + 0x14 + (tmrNum)*8 + \
+						(((tmrNum) <= 3)?0:8))
+#define CNTMR_CTRL_REG			(CNTMR_BASE)
+
+/*For MV78XX0*/
+#define CNTMR_CAUSE_REG		(CPU_AHB_MBUS_CAUSE_INT_REG(whoAmI()))
+#define CNTMR_MASK_REG		(CPU_AHB_MBUS_MASK_INT_REG(whoAmI()))
+
+/* ARM Timers Registers Map                */
+/*******************************************/
+
+
+/* ARM Timers Control Register */
+/* CPU_TIMERS_CTRL_REG (CTCR) */
+
+#define TIMER0_NUM				0
+#define TIMER1_NUM				1
+#define WATCHDOG_NUM			2
+#define TIMER2_NUM				3
+#define TIMER3_NUM				4
+	
+#define CTCR_ARM_TIMER_EN_OFFS(cntr)	(cntr * 2)
+#define CTCR_ARM_TIMER_EN_MASK(cntr)	(1 << CTCR_ARM_TIMER_EN_OFFS)
+#define CTCR_ARM_TIMER_EN(cntr)			(1 << CTCR_ARM_TIMER_EN_OFFS(cntr))
+#define CTCR_ARM_TIMER_DIS(cntr)		(0 << CTCR_ARM_TIMER_EN_OFFS(cntr))
+	
+#define CTCR_ARM_TIMER_AUTO_OFFS(cntr)	((cntr * 2) + 1)
+#define CTCR_ARM_TIMER_AUTO_MASK(cntr)	BIT1
+#define CTCR_ARM_TIMER_AUTO_EN(cntr)	(1 << CTCR_ARM_TIMER_AUTO_OFFS(cntr))
+#define CTCR_ARM_TIMER_AUTO_DIS(cntr)	(0 << CTCR_ARM_TIMER_AUTO_OFFS(cntr))
+
+
+/* ARM Timer\Watchdog Reload Register */
+/* CNTMR_RELOAD_REG (TRR) */
+
+#define TRG_ARM_TIMER_REL_OFFS			0
+#define TRG_ARM_TIMER_REL_MASK			0xffffffff
+
+/* ARM Timer\Watchdog Register */
+/* CNTMR_VAL_REG (TVRG) */
+
+#define TVR_ARM_TIMER_OFFS			0
+#define TVR_ARM_TIMER_MASK			0xffffffff
+#define TVR_ARM_TIMER_MAX			0xffffffff
+
+
+
+#endif /* __INCmvTmrwtdgRegsh */
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/cntmr/mvCompVer.txt b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/cntmr/mvCompVer.txt
new file mode 100644
index 0000000..85bfa61
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/cntmr/mvCompVer.txt
@@ -0,0 +1,4 @@
+Global HAL Version: FEROCEON_HAL_3_1_7

+Unit HAL Version: 3.1.3

+Description: This component includes an implementation of the unit HAL drivers

+

diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/cpu/mvCpuCntrs.c b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/cpu/mvCpuCntrs.c
new file mode 100644
index 0000000..609e674
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/cpu/mvCpuCntrs.c
@@ -0,0 +1,207 @@
+/*
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
+ */
+
+#include "mvOs.h"
+#include "mvCpuCntrs.h"
+
+
+const static MV_CPU_CNTRS_OPS  mvCpuCntrsOpsTbl[MV_CPU_CNTRS_NUM][MV_CPU_CNTRS_OPS_NUM] =
+{   
+    /*0*/
+    {   
+        MV_CPU_CNTRS_CYCLES,            MV_CPU_CNTRS_DCACHE_READ_HIT,       MV_CPU_CNTRS_DCACHE_READ_MISS,
+        MV_CPU_CNTRS_DCACHE_WRITE_HIT,  MV_CPU_CNTRS_DCACHE_WRITE_MISS,     MV_CPU_CNTRS_INSTRUCTIONS, 
+        MV_CPU_CNTRS_INVALID,           MV_CPU_CNTRS_INVALID,               MV_CPU_CNTRS_INVALID,
+        MV_CPU_CNTRS_MMU_READ_LATENCY,  MV_CPU_CNTRS_ICACHE_READ_LATENCY,   MV_CPU_CNTRS_WB_WRITE_LATENCY,
+        MV_CPU_CNTRS_LDM_STM_HOLD,      MV_CPU_CNTRS_INVALID,               MV_CPU_CNTRS_INVALID,
+        MV_CPU_CNTRS_DATA_WRITE_ACCESS, MV_CPU_CNTRS_DATA_READ_ACCESS,      MV_CPU_CNTRS_INVALID,
+        MV_CPU_CNTRS_BRANCH_PREDICT_COUNT,
+    },
+    /*1*/
+    {   
+        MV_CPU_CNTRS_CYCLES,            MV_CPU_CNTRS_ICACHE_READ_MISS,      MV_CPU_CNTRS_DCACHE_READ_MISS,
+        MV_CPU_CNTRS_DCACHE_WRITE_MISS, MV_CPU_CNTRS_ITLB_MISS,             MV_CPU_CNTRS_SINGLE_ISSUE,
+        MV_CPU_CNTRS_INVALID,           MV_CPU_CNTRS_BRANCH_RETIRED,        MV_CPU_CNTRS_INVALID, 
+        MV_CPU_CNTRS_MMU_READ_BEAT,     MV_CPU_CNTRS_ICACHE_READ_LATENCY,   MV_CPU_CNTRS_WB_WRITE_BEAT,
+        MV_CPU_CNTRS_INVALID,           MV_CPU_CNTRS_IS_HOLD,               MV_CPU_CNTRS_DATA_READ_ACCESS,
+        MV_CPU_CNTRS_INVALID,           MV_CPU_CNTRS_INVALID,               MV_CPU_CNTRS_INVALID,
+        MV_CPU_CNTRS_INVALID,
+    },
+    /*2*/   
+    {
+        MV_CPU_CNTRS_CYCLES,            MV_CPU_CNTRS_INVALID,               MV_CPU_CNTRS_DCACHE_ACCESS, 
+        MV_CPU_CNTRS_DTLB_MISS,         MV_CPU_CNTRS_INVALID,               MV_CPU_CNTRS_INVALID,
+        MV_CPU_CNTRS_INVALID,           MV_CPU_CNTRS_BRANCH_PREDICT_MISS,   MV_CPU_CNTRS_WB_WRITE_BEAT,
+        MV_CPU_CNTRS_INVALID,           MV_CPU_CNTRS_DCACHE_READ_LATENCY,   MV_CPU_CNTRS_DCACHE_WRITE_LATENCY,
+        MV_CPU_CNTRS_INVALID,           MV_CPU_CNTRS_INVALID,               MV_CPU_CNTRS_BIU_SIMULT_ACCESS,
+        MV_CPU_CNTRS_INVALID,           MV_CPU_CNTRS_INVALID,               MV_CPU_CNTRS_INVALID,
+        MV_CPU_CNTRS_INVALID,
+    },
+    /*3*/   
+    {
+        MV_CPU_CNTRS_CYCLES,            MV_CPU_CNTRS_DCACHE_READ_MISS,      MV_CPU_CNTRS_DCACHE_WRITE_MISS,
+        MV_CPU_CNTRS_TLB_MISS,          MV_CPU_CNTRS_INVALID,               MV_CPU_CNTRS_INVALID, 
+        MV_CPU_CNTRS_INVALID,           MV_CPU_CNTRS_BRANCH_TAKEN,          MV_CPU_CNTRS_WB_FULL_CYCLES,
+        MV_CPU_CNTRS_INVALID,           MV_CPU_CNTRS_DCACHE_READ_BEAT,      MV_CPU_CNTRS_DCACHE_WRITE_BEAT,
+        MV_CPU_CNTRS_INVALID,           MV_CPU_CNTRS_INVALID,               MV_CPU_CNTRS_BIU_ANY_ACCESS,
+        MV_CPU_CNTRS_INVALID,           MV_CPU_CNTRS_INVALID,               MV_CPU_CNTRS_DATA_WRITE_ACCESS,
+        MV_CPU_CNTRS_INVALID,
+    }
+};
+
+MV_CPU_CNTRS_ENTRY  mvCpuCntrsTbl[MV_CPU_CNTRS_NUM];
+
+MV_CPU_CNTRS_EVENT*   mvCpuCntrsEventTbl[128];
+
+void mvCpuCntrsReset(void)
+{
+    MV_U32 reg = 0;
+   
+    MV_ASM ("mcr p15, 0, %0, c15, c13, 0" : : "r" (reg));
+    MV_ASM ("mcr p15, 0, %0, c15, c13, 1" : : "r" (reg));
+    MV_ASM ("mcr p15, 0, %0, c15, c13, 2" : : "r" (reg));
+    MV_ASM ("mcr p15, 0, %0, c15, c13, 3" : : "r" (reg));
+    MV_ASM ("mcr p15, 0, %0, c15, c13, 4" : : "r" (reg));
+    MV_ASM ("mcr p15, 0, %0, c15, c13, 5" : : "r" (reg));
+    MV_ASM ("mcr p15, 0, %0, c15, c13, 6" : : "r" (reg));
+    MV_ASM ("mcr p15, 0, %0, c15, c13, 7" : : "r" (reg));
+}
+               
+void program_counter(int counter, int op)
+{
+    MV_U32 reg =  (1 << op) | 0x1; /*enable*/
+
+    switch(counter)
+    {
+        case 0:
+         __asm__ __volatile__ ("mcr p15, 0, %0, c15, c12, 0" : : "r" (reg));
+         return;
+
+        case 1:
+         __asm__ __volatile__ ("mcr p15, 0, %0, c15, c12, 1" : : "r" (reg));
+         return;
+
+        case 2:
+         __asm__ __volatile__ ("mcr p15, 0, %0, c15, c12, 2" : : "r" (reg));
+         return;
+
+        case 3:
+         __asm__ __volatile__ ("mcr p15, 0, %0, c15, c12, 3" : : "r" (reg));
+         return;
+
+        default:
+            mvOsPrintf("error in program_counter: bad counter number (%d)\n", counter);
+    }
+    return;
+}
+
+void mvCpuCntrsEventClear(MV_CPU_CNTRS_EVENT* pEvent)
+{
+    int i;
+
+    for(i=0; i<MV_CPU_CNTRS_NUM; i++)
+    {
+        pEvent->counters_sum[i] = 0;
+    }
+    pEvent->num_of_measurements = 0;
+}
+
+                                                                                                              
+MV_CPU_CNTRS_EVENT* mvCpuCntrsEventCreate(char* name, MV_U32 print_threshold)
+{
+    int                     i;
+    MV_CPU_CNTRS_EVENT*     event = mvOsMalloc(sizeof(MV_CPU_CNTRS_EVENT));
+
+    if(event)
+    {
+        strncpy(event->name, name, sizeof(event->name));
+        event->num_of_measurements = 0;
+        event->avg_sample_count = print_threshold;
+        for(i=0; i<MV_CPU_CNTRS_NUM; i++)
+        {
+            event->counters_before[i] = 0;
+            event->counters_after[i] = 0;
+            event->counters_sum[i] = 0;
+        }
+    }
+    return event;
+}
+
+void    mvCpuCntrsEventDelete(MV_CPU_CNTRS_EVENT* event)
+{
+    if(event != NULL)
+        mvOsFree(event);
+}
+
+                                                                                     
+MV_STATUS   mvCpuCntrsProgram(int counter, MV_CPU_CNTRS_OPS op, 
+                                 char* name, MV_U32 overhead)
+{
+    int     i;
+
+    /* Find required operations */
+    for(i=0; i<MV_CPU_CNTRS_OPS_NUM; i++)
+    {
+        if( mvCpuCntrsOpsTbl[counter][i] == op)
+        {
+            strncpy(mvCpuCntrsTbl[counter].name, name, sizeof(mvCpuCntrsTbl[counter].name));
+            mvCpuCntrsTbl[counter].operation = op;
+            mvCpuCntrsTbl[counter].opIdx = i+1;
+            mvCpuCntrsTbl[counter].overhead = overhead;
+            program_counter(counter, mvCpuCntrsTbl[counter].opIdx);
+            mvOsPrintf("Counter=%d, opIdx=%d, overhead=%d\n",
+                        counter, mvCpuCntrsTbl[counter].opIdx, mvCpuCntrsTbl[counter].overhead);
+            return MV_OK;
+        }
+    }
+    return MV_NOT_FOUND;
+}
+
+void    mvCpuCntrsShow(MV_CPU_CNTRS_EVENT* pEvent)
+{
+    int     i;
+    MV_U64  counters_avg;
+
+    if(pEvent->num_of_measurements < pEvent->avg_sample_count) 
+        return;
+
+    mvOsPrintf("%16s: ", pEvent->name);
+    for(i=0; i<MV_CPU_CNTRS_NUM; i++)
+    {
+        counters_avg = mvOsDivMod64(pEvent->counters_sum[i], 
+                                  pEvent->num_of_measurements, NULL);
+        if(counters_avg >= mvCpuCntrsTbl[i].overhead)
+            counters_avg -= mvCpuCntrsTbl[i].overhead;
+        else
+            counters_avg = 0;
+
+        mvOsPrintf("%s=%5llu, ", mvCpuCntrsTbl[i].name, counters_avg);
+    }
+    mvOsPrintf("\n");
+    mvCpuCntrsEventClear(pEvent);
+    mvCpuCntrsReset();
+}
+
+void    mvCpuCntrsStatus(void)
+{
+    int i;
+
+    for(i=0; i<MV_CPU_CNTRS_NUM; i++)
+    {
+        mvOsPrintf("#%d: %s, overhead=%d\n", 
+            i, mvCpuCntrsTbl[i].name, mvCpuCntrsTbl[i].overhead);
+    }
+}
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/cpu/mvCpuCntrs.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/cpu/mvCpuCntrs.h
new file mode 100644
index 0000000..8d49af0
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/cpu/mvCpuCntrs.h
@@ -0,0 +1,213 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+*******************************************************************************/
+#ifndef __mvCpuCntrs_h__
+#define __mvCpuCntrs_h__
+
+#include "mvTypes.h"
+#include "mvOs.h"
+
+
+#define MV_CPU_CNTRS_NUM            4
+#define MV_CPU_CNTRS_OPS_NUM        32
+
+typedef enum
+{
+    MV_CPU_CNTRS_INVALID = 0,
+    MV_CPU_CNTRS_CYCLES,
+    MV_CPU_CNTRS_ICACHE_READ_MISS,
+    MV_CPU_CNTRS_DCACHE_ACCESS,
+    MV_CPU_CNTRS_DCACHE_READ_MISS,
+    MV_CPU_CNTRS_DCACHE_READ_HIT,
+    MV_CPU_CNTRS_DCACHE_WRITE_MISS,
+    MV_CPU_CNTRS_DCACHE_WRITE_HIT,
+    MV_CPU_CNTRS_DTLB_MISS,
+    MV_CPU_CNTRS_TLB_MISS,
+    MV_CPU_CNTRS_ITLB_MISS,
+    MV_CPU_CNTRS_INSTRUCTIONS,
+    MV_CPU_CNTRS_SINGLE_ISSUE,
+    MV_CPU_CNTRS_MMU_READ_LATENCY,
+    MV_CPU_CNTRS_MMU_READ_BEAT,
+    MV_CPU_CNTRS_BRANCH_RETIRED,
+    MV_CPU_CNTRS_BRANCH_TAKEN,
+    MV_CPU_CNTRS_BRANCH_PREDICT_MISS,
+    MV_CPU_CNTRS_BRANCH_PREDICT_COUNT,
+    MV_CPU_CNTRS_WB_FULL_CYCLES,
+    MV_CPU_CNTRS_WB_WRITE_LATENCY,
+    MV_CPU_CNTRS_WB_WRITE_BEAT,
+    MV_CPU_CNTRS_ICACHE_READ_LATENCY,
+    MV_CPU_CNTRS_ICACHE_READ_BEAT,
+    MV_CPU_CNTRS_DCACHE_READ_LATENCY,
+    MV_CPU_CNTRS_DCACHE_READ_BEAT,
+    MV_CPU_CNTRS_DCACHE_WRITE_LATENCY,
+    MV_CPU_CNTRS_DCACHE_WRITE_BEAT,
+    MV_CPU_CNTRS_LDM_STM_HOLD,
+    MV_CPU_CNTRS_IS_HOLD,
+    MV_CPU_CNTRS_DATA_WRITE_ACCESS,
+    MV_CPU_CNTRS_DATA_READ_ACCESS,
+    MV_CPU_CNTRS_BIU_SIMULT_ACCESS,
+    MV_CPU_CNTRS_BIU_ANY_ACCESS,
+
+} MV_CPU_CNTRS_OPS;
+
+typedef struct
+{
+    char                name[16];
+    MV_CPU_CNTRS_OPS    operation;
+    int                 opIdx;
+    MV_U32              overhead;
+    
+} MV_CPU_CNTRS_ENTRY;
+
+
+typedef struct
+{
+    char   name[16];
+    MV_U32 num_of_measurements;
+    MV_U32 avg_sample_count;
+    MV_U64 counters_before[MV_CPU_CNTRS_NUM];
+    MV_U64 counters_after[MV_CPU_CNTRS_NUM];
+    MV_U64 counters_sum[MV_CPU_CNTRS_NUM];
+
+} MV_CPU_CNTRS_EVENT;
+
+extern MV_CPU_CNTRS_ENTRY  mvCpuCntrsTbl[MV_CPU_CNTRS_NUM];
+
+
+MV_STATUS           mvCpuCntrsProgram(int counter, MV_CPU_CNTRS_OPS op, 
+                                      char* name, MV_U32 overhead);
+void                mvCpuCntrsInit(void);
+MV_CPU_CNTRS_EVENT* mvCpuCntrsEventCreate(char* name, MV_U32 print_threshold);
+void                mvCpuCntrsEventDelete(MV_CPU_CNTRS_EVENT* event);
+void                mvCpuCntrsReset(void);
+void                mvCpuCntrsShow(MV_CPU_CNTRS_EVENT* pEvent);
+void 		    mvCpuCntrsEventClear(MV_CPU_CNTRS_EVENT* pEvent);
+
+/* internal */
+void 		    program_counter(int counter, int op);
+
+static INLINE MV_U64 mvCpuCntrsRead(const int counter)
+{
+    MV_U32 low = 0, high = 0;
+    MV_U32 ll = 0;
+    
+    switch(counter)
+    {
+        case 0:
+            MV_ASM  ("mcr p15, 0, %0, c15, c12, 0" : : "r" (ll));
+            MV_ASM  ("mrc p15, 0, %0, c15, c13, 0" : "=r" (low));
+            MV_ASM  ("mrc p15, 0, %0, c15, c13, 1" : "=r" (high));
+         break;
+
+        case 1:
+            MV_ASM  ("mcr p15, 0, %0, c15, c12, 1" : : "r" (ll));
+            MV_ASM  ("mrc p15, 0, %0, c15, c13, 2" : "=r" (low));
+            MV_ASM  ("mrc p15, 0, %0, c15, c13, 3" : "=r" (high));
+         break;
+
+        case 2:
+            MV_ASM  ("mcr p15, 0, %0, c15, c12, 2" : : "r" (ll));
+            MV_ASM  ("mrc p15, 0, %0, c15, c13, 4" : "=r" (low));
+            MV_ASM  ("mrc p15, 0, %0, c15, c13, 5" : "=r" (high));
+         break;
+
+        case 3:
+            MV_ASM  ("mcr p15, 0, %0, c15, c12, 3" : : "r" (ll));
+            MV_ASM  ("mrc p15, 0, %0, c15, c13, 6" : "=r" (low));
+            MV_ASM  ("mrc p15, 0, %0, c15, c13, 7" : "=r" (high));
+         break;
+
+        default:
+            mvOsPrintf("mv_cpu_cntrs_read: bad counter number (%d)\n", counter);
+    }
+    program_counter(counter, mvCpuCntrsTbl[counter].opIdx);
+    return (((MV_U64)high << 32 ) | low);
+
+}
+
+
+static INLINE void mvCpuCntrsReadBefore(MV_CPU_CNTRS_EVENT* pEvent)
+{
+#if 0
+    int i;
+
+    /* order is important - we want to measure the cycle count last here! */
+    for(i=0; i<MV_CPU_CNTRS_NUM; i++)
+        pEvent->counters_before[i] = mvCpuCntrsRead(i);
+#else
+    pEvent->counters_before[1] = mvCpuCntrsRead(1);
+    pEvent->counters_before[3] = mvCpuCntrsRead(3);
+    pEvent->counters_before[0] = mvCpuCntrsRead(0);
+    pEvent->counters_before[2] = mvCpuCntrsRead(2);
+#endif
+}
+
+static INLINE void mvCpuCntrsReadAfter(MV_CPU_CNTRS_EVENT* pEvent)
+{
+    int i;
+
+#if 0
+    /* order is important - we want to measure the cycle count first here! */
+    for(i=0; i<MV_CPU_CNTRS_NUM; i++)
+        pEvent->counters_after[i] = mvCpuCntrsRead(i);
+#else
+    pEvent->counters_after[2] = mvCpuCntrsRead(2);
+    pEvent->counters_after[0] = mvCpuCntrsRead(0);
+    pEvent->counters_after[3] = mvCpuCntrsRead(3);
+    pEvent->counters_after[1] = mvCpuCntrsRead(1);
+#endif 
+
+    for(i=0; i<MV_CPU_CNTRS_NUM; i++)
+    {
+        pEvent->counters_sum[i] += (pEvent->counters_after[i] - pEvent->counters_before[i]);	
+    }
+    pEvent->num_of_measurements++;
+}
+
+
+#ifdef CONFIG_MV_CPU_PERF_CNTRS
+
+#define MV_CPU_CNTRS_READ(counter)  mvCpuCntrsRead(counter)
+
+#define MV_CPU_CNTRS_START(event)	mvCpuCntrsReadBefore(event)
+
+#define MV_CPU_CNTRS_STOP(event)	mvCpuCntrsReadAfter(event)
+			
+#define MV_CPU_CNTRS_SHOW(event)	mvCpuCntrsShow(event)
+
+#else
+
+#define MV_CPU_CNTRS_READ(counter)
+#define MV_CPU_CNTRS_START(event)
+#define MV_CPU_CNTRS_STOP(event)
+#define MV_CPU_CNTRS_SHOW(event)
+
+#endif /* CONFIG_MV_CPU_PERF_CNTRS */
+
+
+#endif /* __mvCpuCntrs_h__ */
+
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/cpu/mvCpuL2Cntrs.c b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/cpu/mvCpuL2Cntrs.c
new file mode 100644
index 0000000..0333862
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/cpu/mvCpuL2Cntrs.c
@@ -0,0 +1,143 @@
+/*
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
+ */
+
+#include "mvOs.h"
+#include "mvCpuL2Cntrs.h"
+
+
+
+MV_CPU_L2_CNTRS_ENTRY   mvCpuL2CntrsTbl[MV_CPU_L2_CNTRS_NUM];
+
+MV_CPU_L2_CNTRS_EVENT*  mvCpuL2CntrsEventTbl[128];
+
+void mvCpuL2CntrsReset(void)
+{
+    MV_U32 reg = 0;
+   
+    MV_ASM ("mcr p15, 6, %0, c15, c13, 0" : : "r" (reg));
+    MV_ASM ("mcr p15, 6, %0, c15, c13, 1" : : "r" (reg));
+    MV_ASM ("mcr p15, 6, %0, c15, c13, 2" : : "r" (reg));
+    MV_ASM ("mcr p15, 6, %0, c15, c13, 3" : : "r" (reg));
+}
+               
+static void mvCpuL2CntrConfig(int counter, int op)
+{
+    MV_U32 reg =  (1 << op) | 0x1; /*enable*/
+
+    switch(counter)
+    {
+        case 0:
+         MV_ASM ("mcr p15, 6, %0, c15, c12, 0" : : "r" (reg));
+         return;
+
+        case 1:
+         MV_ASM ("mcr p15, 6, %0, c15, c12, 1" : : "r" (reg));
+         return;
+
+        default:
+            mvOsPrintf("mvCpuL2CntrConfig: bad counter number (%d)\n", counter);
+    }
+    return;
+}
+
+void mvCpuL2CntrsEventClear(MV_CPU_L2_CNTRS_EVENT* pEvent)
+{
+    int i;
+
+    for(i=0; i<MV_CPU_L2_CNTRS_NUM; i++)
+    {
+        pEvent->counters_sum[i] = 0;
+    }
+    pEvent->num_of_measurements = 0;
+}
+
+                                                                                                              
+MV_CPU_L2_CNTRS_EVENT* mvCpuL2CntrsEventCreate(char* name, MV_U32 print_threshold)
+{
+    int                     i;
+    MV_CPU_L2_CNTRS_EVENT*  event = mvOsMalloc(sizeof(MV_CPU_L2_CNTRS_EVENT));
+
+    if(event)
+    {
+        strncpy(event->name, name, sizeof(event->name));
+        event->num_of_measurements = 0;
+        event->avg_sample_count = print_threshold;
+        for(i=0; i<MV_CPU_L2_CNTRS_NUM; i++)
+        {
+            event->counters_before[i] = 0;
+            event->counters_after[i] = 0;
+            event->counters_sum[i] = 0;
+        }
+    }
+    return event;
+}
+
+void    mvCpuL2CntrsEventDelete(MV_CPU_L2_CNTRS_EVENT* event)
+{
+    if(event != NULL)
+        mvOsFree(event);
+}
+
+                                                                                     
+MV_STATUS   mvCpuL2CntrsProgram(int counter, MV_CPU_L2_CNTRS_OPS op, 
+                                 char* name, MV_U32 overhead)
+{
+    strncpy(mvCpuL2CntrsTbl[counter].name, name, sizeof(mvCpuL2CntrsTbl[counter].name));
+    mvCpuL2CntrsTbl[counter].operation = op;
+    mvCpuL2CntrsTbl[counter].opIdx = op;
+    mvCpuL2CntrsTbl[counter].overhead = overhead;
+    mvCpuL2CntrConfig(counter, op);
+    mvOsPrintf("CPU L2 Counter %d: operation=%d, overhead=%d\n",
+                        counter, op, overhead);
+    return MV_OK;
+}
+
+void    mvCpuL2CntrsShow(MV_CPU_L2_CNTRS_EVENT* pEvent)
+{
+    int     i;
+    MV_U64  counters_avg;
+
+    if(pEvent->num_of_measurements < pEvent->avg_sample_count) 
+        return;
+
+    mvOsPrintf("%16s: ", pEvent->name);
+    for(i=0; i<MV_CPU_L2_CNTRS_NUM; i++)
+    {
+        counters_avg = mvOsDivMod64(pEvent->counters_sum[i], 
+                                    pEvent->num_of_measurements, NULL);
+
+        if(counters_avg >= mvCpuL2CntrsTbl[i].overhead)
+            counters_avg -= mvCpuL2CntrsTbl[i].overhead;
+        else
+            counters_avg = 0;
+
+        mvOsPrintf("%s=%5llu, ", mvCpuL2CntrsTbl[i].name, counters_avg);
+    }
+    mvOsPrintf("\n");
+    mvCpuL2CntrsEventClear(pEvent);
+    mvCpuL2CntrsReset();
+}
+
+void    mvCpuL2CntrsStatus(void)
+{
+    int i;
+
+    for(i=0; i<MV_CPU_L2_CNTRS_NUM; i++)
+    {
+        mvOsPrintf("#%d: %s, overhead=%d\n", 
+            i, mvCpuL2CntrsTbl[i].name, mvCpuL2CntrsTbl[i].overhead);
+    }
+}
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/cpu/mvCpuL2Cntrs.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/cpu/mvCpuL2Cntrs.h
new file mode 100644
index 0000000..570d701
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/cpu/mvCpuL2Cntrs.h
@@ -0,0 +1,151 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+*******************************************************************************/
+#ifndef __mvCpuL2Cntrs_h__
+#define __mvCpuL2Cntrs_h__
+
+#include "mvTypes.h"
+#include "mvOs.h"
+
+
+#define MV_CPU_L2_CNTRS_NUM         2
+
+typedef enum
+{
+    MV_CPU_L2_CNTRS_ENABLE = 0,
+    MV_CPU_L2_CNTRS_DATA_REQ,
+    MV_CPU_L2_CNTRS_DATA_MISS_REQ,
+    MV_CPU_L2_CNTRS_INST_REQ,
+    MV_CPU_L2_CNTRS_INST_MISS_REQ,
+    MV_CPU_L2_CNTRS_DATA_READ_REQ,
+    MV_CPU_L2_CNTRS_DATA_READ_MISS_REQ,
+    MV_CPU_L2_CNTRS_DATA_WRITE_REQ,
+    MV_CPU_L2_CNTRS_DATA_WRITE_MISS_REQ,
+    MV_CPU_L2_CNTRS_RESERVED,
+    MV_CPU_L2_CNTRS_DIRTY_EVICT_REQ,
+    MV_CPU_L2_CNTRS_EVICT_BUFF_STALL,
+    MV_CPU_L2_CNTRS_ACTIVE_CYCLES,
+
+} MV_CPU_L2_CNTRS_OPS;
+
+typedef struct
+{
+    char                name[16];
+    MV_CPU_L2_CNTRS_OPS operation;
+    int                 opIdx;
+    MV_U32              overhead;
+    
+} MV_CPU_L2_CNTRS_ENTRY;
+
+
+typedef struct
+{
+    char   name[16];
+    MV_U32 num_of_measurements;
+    MV_U32 avg_sample_count;
+    MV_U64 counters_before[MV_CPU_L2_CNTRS_NUM];
+    MV_U64 counters_after[MV_CPU_L2_CNTRS_NUM];
+    MV_U64 counters_sum[MV_CPU_L2_CNTRS_NUM];
+
+} MV_CPU_L2_CNTRS_EVENT;
+
+
+MV_STATUS               mvCpuL2CntrsProgram(int counter, MV_CPU_L2_CNTRS_OPS op, 
+                                        char* name, MV_U32 overhead);
+void                    mvCpuL2CntrsInit(void);
+MV_CPU_L2_CNTRS_EVENT*  mvCpuL2CntrsEventCreate(char* name, MV_U32 print_threshold);
+void                    mvCpuL2CntrsEventDelete(MV_CPU_L2_CNTRS_EVENT* event);
+void                    mvCpuL2CntrsReset(void);
+void                    mvCpuL2CntrsShow(MV_CPU_L2_CNTRS_EVENT* pEvent);
+void 			mvCpuL2CntrsEventClear(MV_CPU_L2_CNTRS_EVENT* pEvent);
+
+static INLINE MV_U64 mvCpuL2CntrsRead(const int counter)
+{
+    MV_U32 low = 0, high = 0;
+    
+    switch(counter)
+    {
+        case 0:
+            MV_ASM  ("mrc p15, 6, %0, c15, c13, 0" : "=r" (low));
+            MV_ASM  ("mrc p15, 6, %0, c15, c13, 1" : "=r" (high));
+         break;
+
+        case 1:
+            MV_ASM  ("mrc p15, 6, %0, c15, c13, 2" : "=r" (low));
+            MV_ASM  ("mrc p15, 6, %0, c15, c13, 3" : "=r" (high));
+         break;
+
+        default:
+            mvOsPrintf("mvCpuL2CntrsRead: bad counter number (%d)\n", counter);
+    }
+    return (((MV_U64)high << 32 ) | low);
+
+}
+
+static INLINE void mvCpuL2CntrsReadBefore(MV_CPU_L2_CNTRS_EVENT* pEvent)
+{
+    int i;
+
+    for(i=0; i<MV_CPU_L2_CNTRS_NUM; i++)
+        pEvent->counters_before[i] = mvCpuL2CntrsRead(i);
+}
+
+static INLINE void mvCpuL2CntrsReadAfter(MV_CPU_L2_CNTRS_EVENT* pEvent)
+{
+    int i;
+
+    for(i=0; i<MV_CPU_L2_CNTRS_NUM; i++) 
+    {
+        pEvent->counters_after[i] = mvCpuL2CntrsRead(i);
+        pEvent->counters_sum[i] += (pEvent->counters_after[i] - pEvent->counters_before[i]);	
+    }
+    pEvent->num_of_measurements++;
+}
+
+
+#ifdef CONFIG_MV_CPU_L2_PERF_CNTRS
+
+#define MV_CPU_L2_CNTRS_READ(counter)   mvCpuL2CntrsRead(counter)
+
+#define MV_CPU_L2_CNTRS_START(event)	mvCpuL2CntrsReadBefore(event)
+
+#define MV_CPU_L2_CNTRS_STOP(event)	    mvCpuL2CntrsReadAfter(event)
+			
+#define MV_CPU_L2_CNTRS_SHOW(event)	    mvCpuL2CntrsShow(event)
+
+#else
+
+#define MV_CPU_L2_CNTRS_READ(counter)
+#define MV_CPU_L2_CNTRS_START(event)
+#define MV_CPU_L2_CNTRS_STOP(event)
+#define MV_CPU_L2_CNTRS_SHOW(event)
+
+#endif /* CONFIG_MV_CPU_L2_PERF_CNTRS */
+
+
+#endif /* __mvCpuL2Cntrs_h__ */
+
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/ddr1_2/mvCompVer.txt b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/ddr1_2/mvCompVer.txt
new file mode 100644
index 0000000..85bfa61
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/ddr1_2/mvCompVer.txt
@@ -0,0 +1,4 @@
+Global HAL Version: FEROCEON_HAL_3_1_7

+Unit HAL Version: 3.1.3

+Description: This component includes an implementation of the unit HAL drivers

+

diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/ddr1_2/mvDram.c b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/ddr1_2/mvDram.c
new file mode 100644
index 0000000..d1b8a3d
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/ddr1_2/mvDram.c
@@ -0,0 +1,1479 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+#include "ddr1_2/mvDram.h"
+#include "boardEnv/mvBoardEnvLib.h"
+
+#undef MV_DEBUG
+#ifdef MV_DEBUG
+#define DB(x) x
+#else
+#define DB(x)
+#endif
+
+static MV_VOID cpyDimm2BankInfo(MV_DIMM_INFO *pDimmInfo, 
+                                            MV_DRAM_BANK_INFO *pBankInfo);
+static MV_U32  cas2ps(MV_U8 spd_byte);
+/*******************************************************************************
+* mvDramBankGet - Get the DRAM bank paramters.
+*
+* DESCRIPTION:
+*       This function retrieves DRAM bank parameters as described in 
+*       DRAM_BANK_INFO struct to the controller DRAM unit. In case the board 
+*       has its DRAM on DIMMs it will use its EEPROM to extract SPD data
+*       from it. Otherwise, if the DRAM is soldered on board, the function 
+*       should insert its bank information into MV_DRAM_BANK_INFO struct.
+*
+* INPUT:
+*       bankNum  - Board DRAM bank number.
+*
+* OUTPUT:
+*       pBankInfo  - DRAM bank information struct.
+*
+* RETURN:
+*       MV_FAIL - Bank parameters could not be read.
+*
+*******************************************************************************/
+MV_STATUS mvDramBankInfoGet(MV_U32 bankNum, MV_DRAM_BANK_INFO *pBankInfo)
+{
+    MV_DIMM_INFO dimmInfo;
+
+    DB(mvOsPrintf("Dram: mvDramBankInfoGet bank %d\n", bankNum)); 
+    /* zero pBankInfo structure */
+    memset(pBankInfo, 0, sizeof(*pBankInfo));
+
+    if((NULL == pBankInfo) || (bankNum >= MV_DRAM_MAX_CS ))
+    {
+        DB(mvOsPrintf("Dram: mvDramBankInfoGet bad params \n")); 
+        return MV_BAD_PARAM;
+    }
+    if( MV_OK != dimmSpdGet((MV_U32)(bankNum/2), &dimmInfo))
+    {
+    DB(mvOsPrintf("Dram: ERR dimmSpdGet failed to get dimm info \n"));
+    return MV_FAIL;
+    }
+    if((dimmInfo.numOfModuleBanks == 1) && ((bankNum % 2) == 1))
+    {
+    DB(mvOsPrintf("Dram: ERR dimmSpdGet. Can't find DIMM bank 2 \n"));
+    return MV_FAIL;
+    }
+
+    /* convert Dimm info to Bank info */
+    cpyDimm2BankInfo(&dimmInfo, pBankInfo);
+    
+    return MV_OK;
+}
+
+/*******************************************************************************
+* cpyDimm2BankInfo - Convert a Dimm info struct into a bank info struct.
+*
+* DESCRIPTION:
+*       Convert a Dimm info struct into a bank info struct.
+*
+* INPUT:
+*       pDimmInfo - DIMM information structure.
+*
+* OUTPUT:
+*       pBankInfo  - DRAM bank information struct.
+*
+* RETURN:
+*       None.
+*
+*******************************************************************************/
+static MV_VOID cpyDimm2BankInfo(MV_DIMM_INFO *pDimmInfo, 
+                                                MV_DRAM_BANK_INFO *pBankInfo)
+{
+    pBankInfo->memoryType = pDimmInfo->memoryType;        
+
+    /* DIMM dimensions */
+    pBankInfo->numOfRowAddr = pDimmInfo->numOfRowAddr;
+    pBankInfo->numOfColAddr = pDimmInfo->numOfColAddr;
+    pBankInfo->dataWidth = pDimmInfo->dataWidth;
+    pBankInfo->errorCheckType = pDimmInfo->errorCheckType;             
+    pBankInfo->sdramWidth = pDimmInfo->sdramWidth;
+    pBankInfo->errorCheckDataWidth = pDimmInfo->errorCheckDataWidth;   
+    pBankInfo->numOfBanksOnEachDevice = pDimmInfo->numOfBanksOnEachDevice;
+    pBankInfo->suportedCasLatencies = pDimmInfo->suportedCasLatencies;
+    pBankInfo->refreshInterval = pDimmInfo->refreshInterval;
+ 
+    /* DIMM timing parameters */
+    pBankInfo->minCycleTimeAtMaxCasLatPs = pDimmInfo->minCycleTimeAtMaxCasLatPs;
+    pBankInfo->minCycleTimeAtMaxCasLatMinus1Ps = 
+                                    pDimmInfo->minCycleTimeAtMaxCasLatMinus1Ps;
+    pBankInfo->minCycleTimeAtMaxCasLatMinus2Ps = 
+                                    pDimmInfo->minCycleTimeAtMaxCasLatMinus2Ps;
+
+    pBankInfo->minRowPrechargeTime     = pDimmInfo->minRowPrechargeTime;     
+    pBankInfo->minRowActiveToRowActive = pDimmInfo->minRowActiveToRowActive;
+    pBankInfo->minRasToCasDelay        = pDimmInfo->minRasToCasDelay;       
+    pBankInfo->minRasPulseWidth        = pDimmInfo->minRasPulseWidth;       
+    pBankInfo->minWriteRecoveryTime    = pDimmInfo->minWriteRecoveryTime;
+    pBankInfo->minWriteToReadCmdDelay  = pDimmInfo->minWriteToReadCmdDelay;
+    pBankInfo->minReadToPrechCmdDelay  = pDimmInfo->minReadToPrechCmdDelay;
+    pBankInfo->minRefreshToActiveCmd   = pDimmInfo->minRefreshToActiveCmd;
+               
+    /* Parameters calculated from the extracted DIMM information */
+    pBankInfo->size = pDimmInfo->size/pDimmInfo->numOfModuleBanks;
+    pBankInfo->deviceDensity = pDimmInfo->deviceDensity;              
+    pBankInfo->numberOfDevices = pDimmInfo->numberOfDevices /
+                                 pDimmInfo->numOfModuleBanks;
+ 
+    /* DIMM attributes (MV_TRUE for yes) */
+
+    if ((pDimmInfo->memoryType == MEM_TYPE_SDRAM) ||
+        (pDimmInfo->memoryType == MEM_TYPE_DDR1)   )
+    {   
+        if (pDimmInfo->dimmAttributes & BIT1)
+            pBankInfo->registeredAddrAndControlInputs = MV_TRUE;
+        else
+            pBankInfo->registeredAddrAndControlInputs = MV_FALSE;
+    }
+    else /* pDimmInfo->memoryType == MEM_TYPE_DDR2 */
+    {
+        if (pDimmInfo->dimmTypeInfo & (BIT0 | BIT4))
+            pBankInfo->registeredAddrAndControlInputs = MV_TRUE;
+        else
+            pBankInfo->registeredAddrAndControlInputs = MV_FALSE;
+    }
+
+    return;
+}
+
+/*******************************************************************************
+* dimmSpdCpy - Cpy SPD parameters from dimm 0 to dimm 1.
+*
+* DESCRIPTION:
+*       Read the DIMM SPD parameters from dimm 0 into dimm 1 SPD.
+*
+* INPUT:
+*       None.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_TRUE if function could read DIMM parameters, MV_FALSE otherwise.
+*
+*******************************************************************************/
+MV_STATUS dimmSpdCpy(MV_VOID)
+{
+    MV_U32 i;
+    MV_U32 spdChecksum;
+     
+    MV_TWSI_SLAVE twsiSlave;
+    MV_U8 data[SPD_SIZE];
+
+    /* zero dimmInfo structure */
+    memset(data, 0, SPD_SIZE);
+
+    /* read the dimm eeprom */
+    DB(mvOsPrintf("DRAM: Read Dimm eeprom\n"));
+    twsiSlave.slaveAddr.address = MV_BOARD_DIMM0_I2C_ADDR;
+    twsiSlave.slaveAddr.type = ADDR7_BIT;
+    twsiSlave.validOffset = MV_TRUE;
+    twsiSlave.offset = 0;
+    twsiSlave.moreThen256 = MV_FALSE;
+
+    if( MV_OK != mvTwsiRead (MV_BOARD_DIMM_I2C_CHANNEL,
+			&twsiSlave, data, SPD_SIZE) )
+    {
+        DB(mvOsPrintf("DRAM: ERR. no DIMM in dimmNum 0\n"));
+        return MV_FAIL;
+    }
+    DB(puts("DRAM: Reading dimm info succeded.\n"));
+    
+    /* calculate SPD checksum */
+    spdChecksum = 0;
+    
+    for(i = 0 ; i <= 62 ; i++)
+    {
+        spdChecksum += data[i];
+    }
+    
+    if ((spdChecksum & 0xff) != data[63])
+    {
+        DB(mvOsPrintf("DRAM: Warning. Wrong SPD Checksum %2x, expValue=%2x\n",
+                            (MV_U32)(spdChecksum & 0xff), data[63]));
+    }
+    else
+    {
+        DB(mvOsPrintf("DRAM: SPD Checksum ok!\n"));
+    }
+
+    /* copy the SPD content 1:1 into the DIMM 1 SPD */
+    twsiSlave.slaveAddr.address = MV_BOARD_DIMM1_I2C_ADDR;
+    twsiSlave.slaveAddr.type = ADDR7_BIT;
+    twsiSlave.validOffset = MV_TRUE;
+    twsiSlave.offset = 0;
+    twsiSlave.moreThen256 = MV_FALSE;
+
+    for(i = 0 ; i < SPD_SIZE ; i++)
+    {
+	twsiSlave.offset = i;
+	if( MV_OK != mvTwsiWrite (MV_BOARD_DIMM_I2C_CHANNEL,
+	    			&twsiSlave, &data[i], 1) )
+	{
+	    mvOsPrintf("DRAM: ERR. no DIMM in dimmNum 1 byte %d \n",i);
+	    return MV_FAIL;
+	}
+	mvOsDelay(5);
+    }
+    
+    DB(puts("DRAM: Reading dimm info succeded.\n"));
+    return MV_OK;
+}
+
+/*******************************************************************************
+* dimmSpdGet - Get the SPD parameters.
+*
+* DESCRIPTION:
+*       Read the DIMM SPD parameters into given struct parameter.
+*
+* INPUT:
+*       dimmNum - DIMM number. See MV_BOARD_DIMM_NUM enumerator.
+*
+* OUTPUT:
+*       pDimmInfo - DIMM information structure.
+*
+* RETURN:
+*       MV_TRUE if function could read DIMM parameters, MV_FALSE otherwise.
+*
+*******************************************************************************/
+MV_STATUS dimmSpdGet(MV_U32 dimmNum, MV_DIMM_INFO *pDimmInfo)
+{
+    MV_U32 i;
+    MV_U32 density = 1;
+    MV_U32 spdChecksum;
+     
+    MV_TWSI_SLAVE twsiSlave;
+    MV_U8 data[SPD_SIZE];
+
+    if((NULL == pDimmInfo)|| (dimmNum >= MAX_DIMM_NUM))
+    {
+        DB(mvOsPrintf("Dram: mvDramBankInfoGet bad params \n")); 
+        return MV_BAD_PARAM;
+    }
+
+    /* zero dimmInfo structure */
+    memset(data, 0, SPD_SIZE);
+
+    /* read the dimm eeprom */
+    DB(mvOsPrintf("DRAM: Read Dimm eeprom\n"));
+    twsiSlave.slaveAddr.address = (dimmNum == 0) ?
+                            MV_BOARD_DIMM0_I2C_ADDR : MV_BOARD_DIMM1_I2C_ADDR;
+    twsiSlave.slaveAddr.type = ADDR7_BIT;
+    twsiSlave.validOffset = MV_TRUE;
+    twsiSlave.offset = 0;
+    twsiSlave.moreThen256 = MV_FALSE;
+
+    if( MV_OK != mvTwsiRead (MV_BOARD_DIMM_I2C_CHANNEL,
+			&twsiSlave, data, SPD_SIZE) )
+    {
+        DB(mvOsPrintf("DRAM: ERR. no DIMM in dimmNum %d \n", dimmNum));
+        return MV_FAIL;
+    }
+    DB(puts("DRAM: Reading dimm info succeded.\n"));
+    
+    /* calculate SPD checksum */
+    spdChecksum = 0;
+    
+        for(i = 0 ; i <= 62 ; i++)
+        {
+        spdChecksum += data[i];
+    }
+    
+    if ((spdChecksum & 0xff) != data[63])
+    {
+        DB(mvOsPrintf("DRAM: Warning. Wrong SPD Checksum %2x, expValue=%2x\n",
+                            (MV_U32)(spdChecksum & 0xff), data[63]));
+    }
+    else
+    {
+        DB(mvOsPrintf("DRAM: SPD Checksum ok!\n"));
+    }
+
+    /* copy the SPD content 1:1 into the dimmInfo structure*/
+    for(i = 0 ; i < SPD_SIZE ; i++)
+    {
+        pDimmInfo->spdRawData[i] = data[i];
+        DB(mvOsPrintf("SPD-EEPROM Byte %3d = %3x (%3d)\n",i, data[i], data[i]));
+    }
+
+    DB(mvOsPrintf("DRAM SPD Information:\n"));
+
+    /* Memory type (DDR / SDRAM) */
+    switch (data[DIMM_MEM_TYPE])
+    {
+        case (DIMM_MEM_TYPE_SDRAM):
+            pDimmInfo->memoryType = MEM_TYPE_SDRAM;
+            DB(mvOsPrintf("DRAM Memeory type SDRAM\n"));
+            break;
+        case (DIMM_MEM_TYPE_DDR1):
+            pDimmInfo->memoryType = MEM_TYPE_DDR1;
+            DB(mvOsPrintf("DRAM Memeory type DDR1\n"));
+            break;
+        case (DIMM_MEM_TYPE_DDR2):
+            pDimmInfo->memoryType = MEM_TYPE_DDR2;
+            DB(mvOsPrintf("DRAM Memeory type DDR2\n"));
+            break;
+        default:
+            mvOsPrintf("ERROR: Undefined memory type!\n");
+            return MV_ERROR;
+    }
+
+    
+    /* Number Of Row Addresses */
+    pDimmInfo->numOfRowAddr = data[DIMM_ROW_NUM];
+    DB(mvOsPrintf("DRAM numOfRowAddr[3]         %d\n",pDimmInfo->numOfRowAddr));
+        
+    /* Number Of Column Addresses */
+    pDimmInfo->numOfColAddr = data[DIMM_COL_NUM];
+    DB(mvOsPrintf("DRAM numOfColAddr[4]         %d\n",pDimmInfo->numOfColAddr));
+        
+    /* Number Of Module Banks */
+    pDimmInfo->numOfModuleBanks = data[DIMM_MODULE_BANK_NUM];
+    DB(mvOsPrintf("DRAM numOfModuleBanks[5]     0x%x\n", 
+                                                  pDimmInfo->numOfModuleBanks));
+        
+    /* Number of module banks encoded differently for DDR2 */
+    if (pDimmInfo->memoryType == MEM_TYPE_DDR2)
+        pDimmInfo->numOfModuleBanks = (pDimmInfo->numOfModuleBanks & 0x7)+1;
+
+    /* Data Width */
+    pDimmInfo->dataWidth = data[DIMM_DATA_WIDTH];
+    DB(mvOsPrintf("DRAM dataWidth[6]            0x%x\n", pDimmInfo->dataWidth));
+        
+    /* Minimum Cycle Time At Max CasLatancy */
+    pDimmInfo->minCycleTimeAtMaxCasLatPs = cas2ps(data[DIMM_MIN_CC_AT_MAX_CAS]);
+
+    /* Error Check Type */
+    pDimmInfo->errorCheckType = data[DIMM_ERR_CHECK_TYPE];
+    DB(mvOsPrintf("DRAM errorCheckType[11]      0x%x\n", 
+                                                    pDimmInfo->errorCheckType));
+
+    /* Refresh Interval */
+    pDimmInfo->refreshInterval = data[DIMM_REFRESH_INTERVAL];
+    DB(mvOsPrintf("DRAM refreshInterval[12]     0x%x\n", 
+                                                   pDimmInfo->refreshInterval));
+    
+    /* Sdram Width */
+    pDimmInfo->sdramWidth = data[DIMM_SDRAM_WIDTH];
+    DB(mvOsPrintf("DRAM sdramWidth[13]          0x%x\n",pDimmInfo->sdramWidth));
+        
+    /* Error Check Data Width */
+    pDimmInfo->errorCheckDataWidth = data[DIMM_ERR_CHECK_DATA_WIDTH];
+    DB(mvOsPrintf("DRAM errorCheckDataWidth[14] 0x%x\n", 
+                                               pDimmInfo->errorCheckDataWidth));
+    
+    /* Burst Length Supported */
+    /*     SDRAM/DDR1:
+                    *******-******-******-******-******-******-******-******* 
+                    * bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 * 
+                    *******-******-******-******-******-******-******-******* 
+    burst length =  * Page | TBD  | TBD  | TBD  |  8   |  4   |  2   |   1  * 
+                    *********************************************************/ 
+    /*     DDR2:
+                    *******-******-******-******-******-******-******-******* 
+                    * bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 * 
+                    *******-******-******-******-******-******-******-******* 
+    burst length =  * Page | TBD  | TBD  | TBD  |  8   |  4   | TBD  | TBD  * 
+                    *********************************************************/ 
+
+    pDimmInfo->burstLengthSupported = data[DIMM_BURST_LEN_SUP];
+    DB(mvOsPrintf("DRAM burstLengthSupported[16] 0x%x\n", 
+                                              pDimmInfo->burstLengthSupported));
+    
+    /* Number Of Banks On Each Device */
+    pDimmInfo->numOfBanksOnEachDevice = data[DIMM_DEV_BANK_NUM];
+    DB(mvOsPrintf("DRAM numOfBanksOnEachDevice[17] 0x%x\n", 
+                                            pDimmInfo->numOfBanksOnEachDevice));
+    
+    /* Suported Cas Latencies */
+                   
+    /*      SDRAM:
+            *******-******-******-******-******-******-******-******* 
+            * bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 * 
+            *******-******-******-******-******-******-******-******* 
+    CAS =   * TBD  |  7   |  6   |  5   |  4   |  3   |   2  |   1  * 
+            ********************************************************/ 
+
+    /*     DDR 1:
+            *******-******-******-******-******-******-******-******* 
+            * bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 * 
+            *******-******-******-******-******-******-******-******* 
+    CAS =   * TBD  |  4   | 3.5  |   3  | 2.5  |  2   | 1.5  |   1  * 
+            *********************************************************/
+
+    /*     DDR 2:
+            *******-******-******-******-******-******-******-******* 
+            * bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 * 
+            *******-******-******-******-******-******-******-******* 
+    CAS =   * TBD  | TBD  |  5   |  4   |  3   |  2   | TBD  | TBD  * 
+            *********************************************************/
+    
+    pDimmInfo->suportedCasLatencies = data[DIMM_SUP_CAL];
+    DB(mvOsPrintf("DRAM suportedCasLatencies[18]    0x%x\n", 
+                                              pDimmInfo->suportedCasLatencies));
+
+    /* For DDR2 only, get the DIMM type information */
+    if (pDimmInfo->memoryType == MEM_TYPE_DDR2)
+    {   
+        pDimmInfo->dimmTypeInfo = data[DIMM_DDR2_TYPE_INFORMATION];
+        DB(mvOsPrintf("DRAM dimmTypeInfo[20] (DDR2) 0x%x\n", 
+                                                      pDimmInfo->dimmTypeInfo));
+    }
+
+    /* SDRAM Modules Attributes */
+    pDimmInfo->dimmAttributes = data[DIMM_BUF_ADDR_CONT_IN];
+    DB(mvOsPrintf("DRAM dimmAttributes[21]          0x%x\n",    
+                                                    pDimmInfo->dimmAttributes));
+    
+    /* Minimum Cycle Time At Max CasLatancy Minus 1*/
+    pDimmInfo->minCycleTimeAtMaxCasLatMinus1Ps = 
+                                    cas2ps(data[DIMM_MIN_CC_AT_MAX_CAS_MINUS1]);
+
+    /* Minimum Cycle Time At Max CasLatancy Minus 2*/
+    pDimmInfo->minCycleTimeAtMaxCasLatMinus2Ps = 
+                                    cas2ps(data[DIMM_MIN_CC_AT_MAX_CAS_MINUS2]);
+
+    pDimmInfo->minRowPrechargeTime = data[DIMM_MIN_ROW_PRECHARGE_TIME];
+    DB(mvOsPrintf("DRAM minRowPrechargeTime[27]     0x%x\n", 
+                                               pDimmInfo->minRowPrechargeTime));
+    pDimmInfo->minRowActiveToRowActive = data[DIMM_MIN_ROW_ACTIVE_TO_ROW_ACTIVE];
+    DB(mvOsPrintf("DRAM minRowActiveToRowActive[28] 0x%x\n", 
+                                           pDimmInfo->minRowActiveToRowActive));
+    pDimmInfo->minRasToCasDelay = data[DIMM_MIN_RAS_TO_CAS_DELAY];
+    DB(mvOsPrintf("DRAM minRasToCasDelay[29]        0x%x\n", 
+                                                  pDimmInfo->minRasToCasDelay));
+    pDimmInfo->minRasPulseWidth = data[DIMM_MIN_RAS_PULSE_WIDTH];
+    DB(mvOsPrintf("DRAM minRasPulseWidth[30]        0x%x\n", 
+                                                  pDimmInfo->minRasPulseWidth));
+        
+    /* DIMM Bank Density */
+    pDimmInfo->dimmBankDensity = data[DIMM_BANK_DENSITY];
+    DB(mvOsPrintf("DRAM dimmBankDensity[31]         0x%x\n", 
+                                                   pDimmInfo->dimmBankDensity));
+
+    /* Only DDR2 includes Write Recovery Time field. Other SDRAM ignore     */
+    pDimmInfo->minWriteRecoveryTime = data[DIMM_MIN_WRITE_RECOVERY_TIME];
+    DB(mvOsPrintf("DRAM minWriteRecoveryTime[36]    0x%x\n", 
+                                              pDimmInfo->minWriteRecoveryTime));
+    
+    /* Only DDR2 includes Internal Write To Read Command Delay field.       */
+    pDimmInfo->minWriteToReadCmdDelay = data[DIMM_MIN_WRITE_TO_READ_CMD_DELAY];
+    DB(mvOsPrintf("DRAM minWriteToReadCmdDelay[37]  0x%x\n", 
+                                            pDimmInfo->minWriteToReadCmdDelay));
+    
+    /* Only DDR2 includes Internal Read To Precharge Command Delay field.   */
+    pDimmInfo->minReadToPrechCmdDelay = data[DIMM_MIN_READ_TO_PRECH_CMD_DELAY];
+    DB(mvOsPrintf("DRAM minReadToPrechCmdDelay[38]  0x%x\n",    
+                                            pDimmInfo->minReadToPrechCmdDelay));
+    
+    /* Only DDR2 includes Minimum Refresh to Activate/Refresh Command field */
+    pDimmInfo->minRefreshToActiveCmd = data[DIMM_MIN_REFRESH_TO_ACTIVATE_CMD];
+    DB(mvOsPrintf("DRAM minRefreshToActiveCmd[42]   0x%x\n", 
+                                             pDimmInfo->minRefreshToActiveCmd));
+                 
+    /* calculating the sdram density. Representing device density from      */
+    /* bit 20 to allow representation of 4GB and above.                     */
+    /* For example, if density is 512Mbit 0x20000000, will be represent in  */
+    /* deviceDensity by 0x20000000 >> 16 --> 0x00000200. Another example    */
+    /* is density 8GB 0x200000000 >> 16 --> 0x00002000.                     */
+    density = (1 << ((pDimmInfo->numOfRowAddr + pDimmInfo->numOfColAddr) - 20));
+    pDimmInfo->deviceDensity = density * 
+                                pDimmInfo->numOfBanksOnEachDevice * 
+                                pDimmInfo->sdramWidth;
+    DB(mvOsPrintf("DRAM deviceDensity           %d\n",pDimmInfo->deviceDensity));
+    
+    /* Number of devices includeing Error correction */
+    pDimmInfo->numberOfDevices = (pDimmInfo->dataWidth/pDimmInfo->sdramWidth) * 
+                                  pDimmInfo->numOfModuleBanks;
+    DB(mvOsPrintf("DRAM numberOfDevices         %d\n",  
+                                                   pDimmInfo->numberOfDevices));
+
+    pDimmInfo->size = 0; 
+
+    /* Note that pDimmInfo->size is in MB units */
+    if (pDimmInfo->memoryType == MEM_TYPE_SDRAM)
+    {
+        if (pDimmInfo->dimmBankDensity & BIT0)
+            pDimmInfo->size += 1024;                /* Equal to 1GB     */
+        else if (pDimmInfo->dimmBankDensity & BIT1)
+            pDimmInfo->size += 8;                   /* Equal to 8MB     */
+        else if (pDimmInfo->dimmBankDensity & BIT2)
+            pDimmInfo->size += 16;                  /* Equal to 16MB    */
+        else if (pDimmInfo->dimmBankDensity & BIT3)
+            pDimmInfo->size += 32;                  /* Equal to 32MB    */
+        else if (pDimmInfo->dimmBankDensity & BIT4)
+            pDimmInfo->size += 64;                  /* Equal to 64MB    */
+        else if (pDimmInfo->dimmBankDensity & BIT5)
+            pDimmInfo->size += 128;                 /* Equal to 128MB   */
+        else if (pDimmInfo->dimmBankDensity & BIT6) 
+            pDimmInfo->size += 256;                 /* Equal to 256MB   */
+        else if (pDimmInfo->dimmBankDensity & BIT7) 
+            pDimmInfo->size += 512;                 /* Equal to 512MB   */
+    }
+    else if (pDimmInfo->memoryType == MEM_TYPE_DDR1)
+    {
+        if (pDimmInfo->dimmBankDensity & BIT0)
+            pDimmInfo->size += 1024;                /* Equal to 1GB     */
+        else if (pDimmInfo->dimmBankDensity & BIT1)
+            pDimmInfo->size += 2048;                /* Equal to 2GB     */
+        else if (pDimmInfo->dimmBankDensity & BIT2)
+            pDimmInfo->size += 16;                  /* Equal to 16MB    */
+        else if (pDimmInfo->dimmBankDensity & BIT3)
+            pDimmInfo->size += 32;                  /* Equal to 32MB    */
+        else if (pDimmInfo->dimmBankDensity & BIT4)
+            pDimmInfo->size += 64;                  /* Equal to 64MB    */
+        else if (pDimmInfo->dimmBankDensity & BIT5)
+            pDimmInfo->size += 128;                 /* Equal to 128MB   */
+        else if (pDimmInfo->dimmBankDensity & BIT6) 
+            pDimmInfo->size += 256;                 /* Equal to 256MB   */
+        else if (pDimmInfo->dimmBankDensity & BIT7) 
+            pDimmInfo->size += 512;                 /* Equal to 512MB   */
+    }
+    else /* if (dimmInfo.memoryType == MEM_TYPE_DDR2) */
+    {
+        if (pDimmInfo->dimmBankDensity & BIT0)
+            pDimmInfo->size += 1024;                /* Equal to 1GB     */
+        else if (pDimmInfo->dimmBankDensity & BIT1)
+            pDimmInfo->size += 2048;                /* Equal to 2GB     */
+        else if (pDimmInfo->dimmBankDensity & BIT2)
+            pDimmInfo->size += 4096;                /* Equal to 4GB     */
+        else if (pDimmInfo->dimmBankDensity & BIT3)
+            pDimmInfo->size += 8192;                /* Equal to 8GB     */
+        else if (pDimmInfo->dimmBankDensity & BIT4)
+            pDimmInfo->size += 16384;               /* Equal to 16GB    */
+        else if (pDimmInfo->dimmBankDensity & BIT5)
+            pDimmInfo->size += 128;                 /* Equal to 128MB   */
+        else if (pDimmInfo->dimmBankDensity & BIT6) 
+            pDimmInfo->size += 256;                 /* Equal to 256MB   */
+        else if (pDimmInfo->dimmBankDensity & BIT7) 
+            pDimmInfo->size += 512;                 /* Equal to 512MB   */
+    }
+    
+    pDimmInfo->size *= pDimmInfo->numOfModuleBanks;
+
+    DB(mvOsPrintf("Dram: dimm size    %dMB \n",pDimmInfo->size));
+
+    return MV_OK;
+}
+
+/*******************************************************************************
+* dimmSpdPrint - Print the SPD parameters.
+*
+* DESCRIPTION:
+*       Print the Dimm SPD parameters.
+*
+* INPUT:
+*       pDimmInfo - DIMM information structure.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       None.
+*
+*******************************************************************************/
+MV_VOID dimmSpdPrint(MV_U32 dimmNum)
+{
+    MV_DIMM_INFO dimmInfo;
+    MV_U32  i, temp = 0;
+    MV_U32  k, maskLeftOfPoint = 0, maskRightOfPoint = 0;
+    MV_U32  rightOfPoint = 0,leftOfPoint = 0, div, time_tmp, shift;
+    MV_U32  busClkPs;
+    MV_U8   trp_clocks=0, trcd_clocks, tras_clocks, trrd_clocks,
+            temp_buf[40], *spdRawData;
+
+    busClkPs = 1000000000 / (mvBoardSysClkGet() / 100);  /* in 10 ps units */
+
+    spdRawData = dimmInfo.spdRawData;
+    
+    if(MV_OK != dimmSpdGet(dimmNum, &dimmInfo))
+    {
+        mvOsOutput("ERROR: Could not read SPD information!\n");
+        return;
+    }
+
+    /* find Manufactura of Dimm Module */
+    mvOsOutput("\nManufacturer's JEDEC ID Code:   ");
+    for(i = 0 ; i < DIMM_MODULE_MANU_SIZE ; i++)
+    {
+        mvOsOutput("%x",spdRawData[DIMM_MODULE_MANU_OFFS + i]);
+    }
+    mvOsOutput("\n");
+
+    /* Manufacturer's Specific Data */
+    for(i = 0 ; i < DIMM_MODULE_ID_SIZE ; i++)
+    {
+        temp_buf[i] = spdRawData[DIMM_MODULE_ID_OFFS + i];
+    }
+    mvOsOutput("Manufacturer's Specific Data:   %s\n", temp_buf);
+
+    /* Module Part Number */
+    for(i = 0 ; i < DIMM_MODULE_VEN_SIZE ; i++)
+    {
+        temp_buf[i] = spdRawData[DIMM_MODULE_VEN_OFFS + i];
+    }
+    mvOsOutput("Module Part Number:             %s\n", temp_buf);
+
+    /* Module Serial Number */
+    for(i = 0; i < sizeof(MV_U32); i++)
+    {
+    	temp |= spdRawData[95+i] << 8*i;
+    }
+    mvOsOutput("DIMM Serial No.                 %ld (%lx)\n", (long)temp, 
+                                    (long)temp);
+
+    /* find Manufac-Data of Dimm Module */
+    mvOsOutput("Manufactoring Date:             Year 20%d%d/ ww %d%d\n", 
+                        ((spdRawData[93] & 0xf0) >> 4), (spdRawData[93] & 0xf), 
+                        ((spdRawData[94] & 0xf0) >> 4), (spdRawData[94] & 0xf)); 
+    /* find modul_revision of Dimm Module */
+    mvOsOutput("Module Revision:                %d.%d\n", 
+                                                spdRawData[91], spdRawData[92]); 
+
+    /* find manufac_place of Dimm Module */
+    mvOsOutput("manufac_place:                  %d\n", spdRawData[72]);
+    
+    /* go over the first 35 I2C data bytes */
+    for(i = 2 ; i <= 35 ; i++)
+       switch(i)
+        {
+            case 2:  /* Memory type (DDR1/2 / SDRAM) */
+                if (dimmInfo.memoryType == MEM_TYPE_SDRAM)
+                    mvOsOutput("Dram Type is:                   SDRAM\n");
+                else if (dimmInfo.memoryType == MEM_TYPE_DDR1)
+                    mvOsOutput("Dram Type is:                   SDRAM DDR1\n");
+                else if (dimmInfo.memoryType == MEM_TYPE_DDR2)
+                    mvOsOutput("Dram Type is:                   SDRAM DDR2\n");
+                else
+                    mvOsOutput("Dram Type unknown\n");
+                break;
+/*----------------------------------------------------------------------------*/
+
+            case 3:  /* Number Of Row Addresses */
+                mvOsOutput("Module Number of row addresses: %d\n", 
+                                                        dimmInfo.numOfRowAddr);
+                break;
+/*----------------------------------------------------------------------------*/
+    
+            case 4:  /* Number Of Column Addresses */
+                mvOsOutput("Module Number of col addresses: %d\n", 
+                                                        dimmInfo.numOfColAddr);
+                break;
+/*----------------------------------------------------------------------------*/
+    
+            case 5:  /* Number Of Module Banks */
+                mvOsOutput("Number of Banks on Mod.:        %d\n",  
+                                                    dimmInfo.numOfModuleBanks);
+                break;
+/*----------------------------------------------------------------------------*/
+    
+            case 6:  /* Data Width */
+                mvOsOutput("Module Data Width:              %d bit\n",  
+                                                           dimmInfo.dataWidth);
+                break;
+/*----------------------------------------------------------------------------*/
+    
+            case 8:  /* Voltage Interface */
+                switch(spdRawData[i])
+                {
+                    case 0x0:
+                        mvOsOutput("Module is               TTL_5V_TOLERANT\n");
+                        break;
+                    case 0x1:
+                        mvOsOutput("Module is               LVTTL\n");
+                        break;
+                    case 0x2:
+                        mvOsOutput("Module is               HSTL_1_5V\n");
+                        break;
+                    case 0x3:
+                        mvOsOutput("Module is               SSTL_3_3V\n");
+                        break;
+                    case 0x4:
+                        mvOsOutput("Module is               SSTL_2_5V\n");
+                        break;
+                    case 0x5:
+                        if (dimmInfo.memoryType != MEM_TYPE_SDRAM)
+                        {
+                            mvOsOutput("Module is                 SSTL_1_8V\n");
+                            break;
+                        }
+                    default:
+                        mvOsOutput("Module is               VOLTAGE_UNKNOWN\n");
+                        break;
+                }
+                break;
+/*----------------------------------------------------------------------------*/
+    
+            case 9:  /* Minimum Cycle Time At Max CasLatancy */
+                leftOfPoint = (spdRawData[i] & 0xf0) >> 4;
+                rightOfPoint = (spdRawData[i] & 0x0f) * 10;
+                
+                /* DDR2 addition of right of point */
+                if ((spdRawData[i] & 0x0f) == 0xA)
+                {
+                    rightOfPoint = 25;
+                }
+                if ((spdRawData[i] & 0x0f) == 0xB)
+                {
+                    rightOfPoint = 33;
+                }
+                if ((spdRawData[i] & 0x0f) == 0xC)
+                {
+                    rightOfPoint = 66;
+                }
+                if ((spdRawData[i] & 0x0f) == 0xD)
+                {
+                    rightOfPoint = 75;
+                }
+                mvOsOutput("Minimum Cycle Time At Max CL:   %d.%d [ns]\n",
+                                                    leftOfPoint, rightOfPoint);
+                break;
+/*----------------------------------------------------------------------------*/
+    
+            case 10: /* Clock To Data Out */
+                div = (dimmInfo.memoryType == MEM_TYPE_SDRAM)? 10:100;
+                time_tmp = (((spdRawData[i] & 0xf0) >> 4)*10) + 
+                                                      ((spdRawData[i] & 0x0f));
+                leftOfPoint     = time_tmp / div;
+                rightOfPoint    = time_tmp % div;
+                mvOsOutput("Clock To Data Out:              %d.%d [ns]\n",
+                                                    leftOfPoint, rightOfPoint);
+                break;
+/*----------------------------------------------------------------------------*/
+    
+            case 11: /* Error Check Type */
+                mvOsOutput("Error Check Type (0=NONE):      %d\n", 
+                                                      dimmInfo.errorCheckType);
+                break;
+/*----------------------------------------------------------------------------*/
+
+            case 12: /* Refresh Interval */
+                mvOsOutput("Refresh Rate:                   %x\n", 
+                                                     dimmInfo.refreshInterval);
+                break;
+/*----------------------------------------------------------------------------*/
+    
+            case 13: /* Sdram Width */
+                mvOsOutput("Sdram Width:                    %d bits\n",     
+                                                          dimmInfo.sdramWidth);
+                break;
+/*----------------------------------------------------------------------------*/
+    
+            case 14: /* Error Check Data Width */
+                mvOsOutput("Error Check Data Width:         %d bits\n", 
+                                                 dimmInfo.errorCheckDataWidth);
+                break;
+/*----------------------------------------------------------------------------*/
+
+           case 15: /* Minimum Clock Delay is unsupported */
+                if ((dimmInfo.memoryType == MEM_TYPE_SDRAM) ||
+                    (dimmInfo.memoryType == MEM_TYPE_DDR1))
+                {
+                    mvOsOutput("Minimum Clk Delay back to back: %d\n", 
+                                                                spdRawData[i]);
+                }
+                break;
+/*----------------------------------------------------------------------------*/
+    
+            case 16: /* Burst Length Supported */
+    /*     SDRAM/DDR1:
+                    *******-******-******-******-******-******-******-******* 
+                    * bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 * 
+                    *******-******-******-******-******-******-******-******* 
+    burst length =  * Page | TBD  | TBD  | TBD  |  8   |  4   |  2   |   1  * 
+                    *********************************************************/ 
+    /*     DDR2:
+                    *******-******-******-******-******-******-******-******* 
+                    * bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 * 
+                    *******-******-******-******-******-******-******-******* 
+    burst length =  * Page | TBD  | TBD  | TBD  |  8   |  4   | TBD  | TBD  * 
+                    *********************************************************/ 
+                mvOsOutput("Burst Length Supported: ");
+                if ((dimmInfo.memoryType == MEM_TYPE_SDRAM) ||
+                    (dimmInfo.memoryType == MEM_TYPE_DDR1))
+                {
+                    if (dimmInfo.burstLengthSupported & BIT0)
+                        mvOsOutput("1, ");
+                    if (dimmInfo.burstLengthSupported & BIT1)
+                        mvOsOutput("2, ");
+                }
+                if (dimmInfo.burstLengthSupported & BIT2)
+                    mvOsOutput("4, ");
+                if (dimmInfo.burstLengthSupported & BIT3) 
+                    mvOsOutput("8, ");
+                
+                mvOsOutput(" Bit \n");
+                break;
+/*----------------------------------------------------------------------------*/
+    
+            case 17: /* Number Of Banks On Each Device */
+                mvOsOutput("Number Of Banks On Each Chip:   %d\n",  
+                                              dimmInfo.numOfBanksOnEachDevice);
+                break;
+/*----------------------------------------------------------------------------*/
+    
+            case 18: /* Suported Cas Latencies */
+                   
+            /*      SDRAM:
+                    *******-******-******-******-******-******-******-******* 
+                    * bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 * 
+                    *******-******-******-******-******-******-******-******* 
+            CAS =   * TBD  |  7   |  6   |  5   |  4   |  3   |   2  |   1  * 
+                    ********************************************************/ 
+
+            /*     DDR 1:
+                    *******-******-******-******-******-******-******-******* 
+                    * bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 * 
+                    *******-******-******-******-******-******-******-******* 
+            CAS =   * TBD  |  4   | 3.5  |   3  | 2.5  |  2   | 1.5  |   1  * 
+                    *********************************************************/
+
+            /*     DDR 2:
+                    *******-******-******-******-******-******-******-******* 
+                    * bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 * 
+                    *******-******-******-******-******-******-******-******* 
+            CAS =   * TBD  | TBD  |  5   |  4   |  3   |  2   | TBD  | TBD  * 
+                    *********************************************************/
+
+                mvOsOutput("Suported Cas Latencies: (CL) 			");
+                if (dimmInfo.memoryType == MEM_TYPE_SDRAM)
+                {
+                    for (k = 0; k <=7; k++)
+                    {
+                        if (dimmInfo.suportedCasLatencies & (1 << k))
+                            mvOsOutput("%d,             ", k+1);
+                    }
+                }
+                else if (dimmInfo.memoryType == MEM_TYPE_DDR1)
+                {
+                    if (dimmInfo.suportedCasLatencies & BIT0)
+                        mvOsOutput("1, ");
+                    if (dimmInfo.suportedCasLatencies & BIT1)
+                        mvOsOutput("1.5, ");
+                    if (dimmInfo.suportedCasLatencies & BIT2)
+                        mvOsOutput("2, ");
+                    if (dimmInfo.suportedCasLatencies & BIT3)
+                        mvOsOutput("2.5, ");
+                    if (dimmInfo.suportedCasLatencies & BIT4)
+                        mvOsOutput("3, ");
+                    if (dimmInfo.suportedCasLatencies & BIT5)
+                        mvOsOutput("3.5, ");
+                }
+                else if (dimmInfo.memoryType == MEM_TYPE_DDR2)
+                {
+                    if (dimmInfo.suportedCasLatencies & BIT2)
+                        mvOsOutput("2, ");
+                    if (dimmInfo.suportedCasLatencies & BIT3)
+                        mvOsOutput("3, ");
+                    if (dimmInfo.suportedCasLatencies & BIT4)
+                        mvOsOutput("4, ");
+                    if (dimmInfo.suportedCasLatencies & BIT5)
+                        mvOsOutput("5, ");		
+                }
+                else
+                    mvOsOutput("?.?, ");		
+                mvOsOutput("\n");
+                break;
+/*----------------------------------------------------------------------------*/
+    
+            case 20:   /* DDR2 DIMM type info */
+                if (dimmInfo.memoryType == MEM_TYPE_DDR2)
+                {
+                    if (dimmInfo.dimmTypeInfo & (BIT0 | BIT4))
+                        mvOsOutput("Registered DIMM (RDIMM)\n");
+                    else if (dimmInfo.dimmTypeInfo & (BIT1 | BIT5))
+                        mvOsOutput("Unbuffered DIMM (UDIMM)\n");
+                    else 
+                        mvOsOutput("Unknown DIMM type.\n");
+                }
+
+                break;
+/*----------------------------------------------------------------------------*/
+   
+            case 21: /* SDRAM Modules Attributes */
+                mvOsOutput("\nModule Attributes (SPD Byte 21): \n");
+                
+                if (dimmInfo.memoryType == MEM_TYPE_SDRAM)
+                {
+                    if (dimmInfo.dimmAttributes & BIT0)
+                        mvOsOutput(" Buffered Addr/Control Input:   Yes\n");
+                    else
+                        mvOsOutput(" Buffered Addr/Control Input:   No\n");
+
+                    if (dimmInfo.dimmAttributes & BIT1)
+                        mvOsOutput(" Registered Addr/Control Input: Yes\n");
+                    else
+                        mvOsOutput(" Registered Addr/Control Input: No\n");
+   
+                    if (dimmInfo.dimmAttributes & BIT2)
+                        mvOsOutput(" On-Card PLL (clock):           Yes \n");
+                    else
+                        mvOsOutput(" On-Card PLL (clock):           No \n");
+
+                    if (dimmInfo.dimmAttributes & BIT3)
+                        mvOsOutput(" Bufferd DQMB Input:            Yes \n");
+                    else
+                        mvOsOutput(" Bufferd DQMB Inputs:           No \n");
+   
+                    if (dimmInfo.dimmAttributes & BIT4)
+                        mvOsOutput(" Registered DQMB Inputs:        Yes \n");
+                    else
+                        mvOsOutput(" Registered DQMB Inputs:        No \n");
+ 
+                    if (dimmInfo.dimmAttributes & BIT5)
+                        mvOsOutput(" Differential Clock Input:      Yes \n");
+                    else
+                        mvOsOutput(" Differential Clock Input:      No \n");
+   
+                    if (dimmInfo.dimmAttributes & BIT6)
+                        mvOsOutput(" redundant Row Addressing:      Yes \n");
+                    else
+                        mvOsOutput(" redundant Row Addressing:      No \n");
+                }
+                else if (dimmInfo.memoryType == MEM_TYPE_DDR1)
+                {
+                    if (dimmInfo.dimmAttributes & BIT0)
+                        mvOsOutput(" Buffered Addr/Control Input:   Yes\n");
+                    else 
+                        mvOsOutput(" Buffered Addr/Control Input:   No\n");
+   
+                    if (dimmInfo.dimmAttributes & BIT1)
+                        mvOsOutput(" Registered Addr/Control Input: Yes\n");
+                    else
+                        mvOsOutput(" Registered Addr/Control Input: No\n");
+   
+                    if (dimmInfo.dimmAttributes & BIT2)
+                        mvOsOutput(" On-Card PLL (clock):           Yes \n");
+                    else
+                        mvOsOutput(" On-Card PLL (clock):           No \n");
+            
+                    if (dimmInfo.dimmAttributes & BIT3)
+                        mvOsOutput(" FET Switch On-Card Enabled:    Yes \n");
+                    else
+                        mvOsOutput(" FET Switch On-Card Enabled:    No \n");
+                    
+                    if (dimmInfo.dimmAttributes & BIT4)
+                        mvOsOutput(" FET Switch External Enabled:   Yes \n");
+                    else
+                        mvOsOutput(" FET Switch External Enabled:   No \n");
+
+                    if (dimmInfo.dimmAttributes & BIT5)
+                        mvOsOutput(" Differential Clock Input:      Yes \n");
+                    else
+                        mvOsOutput(" Differential Clock Input:      No \n");
+                }
+                else /* if (dimmInfo.memoryType == MEM_TYPE_DDR2) */
+                {
+                    mvOsOutput(" Number of Active Registers on the DIMM: %d\n", 
+                                        (dimmInfo.dimmAttributes & 0x3) + 1);
+            
+                    mvOsOutput(" Number of PLLs on the DIMM: %d\n", 
+                                      ((dimmInfo.dimmAttributes) >> 2) & 0x3);
+               
+                    if (dimmInfo.dimmAttributes & BIT4)
+                        mvOsOutput(" FET Switch External Enabled:   Yes \n");
+                    else
+                        mvOsOutput(" FET Switch External Enabled:   No \n");
+
+                    if (dimmInfo.dimmAttributes & BIT6)
+                        mvOsOutput(" Analysis probe installed:      Yes \n");
+                    else
+                        mvOsOutput(" Analysis probe installed:      No \n");
+                }
+                
+                break;
+/*----------------------------------------------------------------------------*/
+
+            case 22: /* Suported AutoPreCharge */
+                mvOsOutput("\nModul Attributes (SPD Byte 22): \n");
+                if (dimmInfo.memoryType == MEM_TYPE_SDRAM)
+                {
+                    if ( spdRawData[i] & BIT0 )
+                        mvOsOutput(" Early Ras Precharge:           Yes \n");
+                    else
+                        mvOsOutput(" Early Ras Precharge:           No \n");
+                                                        
+                    if ( spdRawData[i] & BIT1 )                 
+                        mvOsOutput(" AutoPreCharge:                 Yes \n");
+                    else
+                        mvOsOutput(" AutoPreCharge:                 No \n");
+                                                            
+                    if ( spdRawData[i] & BIT2 )                 
+                        mvOsOutput(" Precharge All:                 Yes \n");
+                    else
+                        mvOsOutput(" Precharge All:                 No \n");
+                                                        
+                    if ( spdRawData[i] & BIT3 )                 
+                        mvOsOutput(" Write 1/ReadBurst:             Yes \n");
+                    else
+                        mvOsOutput(" Write 1/ReadBurst:             No \n");
+                                                        
+                    if ( spdRawData[i] & BIT4 )                 
+                        mvOsOutput(" lower VCC tolerance:           5%%\n");
+                    else
+                        mvOsOutput(" lower VCC tolerance:           10%%\n");
+                                                        
+                    if ( spdRawData[i] & BIT5 )                 
+                        mvOsOutput(" upper VCC tolerance:           5%%\n");
+                    else
+                        mvOsOutput(" upper VCC tolerance:           10%%\n");
+                }
+                else if (dimmInfo.memoryType == MEM_TYPE_DDR1)
+                {
+                    if ( spdRawData[i] & BIT0 )
+                        mvOsOutput(" Supports Weak Driver:          Yes \n");
+                    else
+                        mvOsOutput(" Supports Weak Driver:          No \n");
+
+                    if ( !(spdRawData[i] & BIT4) )
+                        mvOsOutput(" lower VCC tolerance:           0.2V\n");
+   
+                    if ( !(spdRawData[i] & BIT5) )
+                        mvOsOutput(" upper VCC tolerance:           0.2V\n");
+
+                    if ( spdRawData[i] & BIT6 )
+                        mvOsOutput(" Concurrent Auto Preharge:      Yes \n");
+                    else
+                        mvOsOutput(" Concurrent Auto Preharge:      No \n");
+
+                    if ( spdRawData[i] & BIT7 )
+                        mvOsOutput(" Supports Fast AP:              Yes \n");
+                    else
+                        mvOsOutput(" Supports Fast AP:              No \n");
+                }
+                else if (dimmInfo.memoryType == MEM_TYPE_DDR2)
+                {
+                    if ( spdRawData[i] & BIT0 )
+                        mvOsOutput(" Supports Weak Driver:          Yes \n");
+                    else
+                        mvOsOutput(" Supports Weak Driver:          No \n");
+                }
+                break;
+/*----------------------------------------------------------------------------*/
+    
+            case 23:
+            /* Minimum Cycle Time At Maximum Cas Latancy Minus 1 (2nd highest CL) */
+                leftOfPoint = (spdRawData[i] & 0xf0) >> 4;
+                rightOfPoint = (spdRawData[i] & 0x0f) * 10;
+                
+                /* DDR2 addition of right of point */
+                if ((spdRawData[i] & 0x0f) == 0xA)
+                {
+                    rightOfPoint = 25;
+                }
+                if ((spdRawData[i] & 0x0f) == 0xB)
+                {
+                    rightOfPoint = 33;
+                }
+                if ((spdRawData[i] & 0x0f) == 0xC)
+                {
+                    rightOfPoint = 66;
+                }
+                if ((spdRawData[i] & 0x0f) == 0xD)
+                {
+                    rightOfPoint = 75;
+                }
+
+                mvOsOutput("Minimum Cycle Time At 2nd highest CasLatancy"
+                           "(0 = Not supported): %d.%d [ns]\n",
+                           leftOfPoint, rightOfPoint );
+                break;
+/*----------------------------------------------------------------------------*/
+    
+            case 24: /* Clock To Data Out 2nd highest Cas Latency Value*/
+                div = (dimmInfo.memoryType == MEM_TYPE_SDRAM) ? 10:100;
+                time_tmp = (((spdRawData[i] & 0xf0) >> 4)*10) + 
+                                                    ((spdRawData[i] & 0x0f));
+                leftOfPoint     = time_tmp / div;
+                rightOfPoint    = time_tmp % div;
+                mvOsOutput("Clock To Data Out (2nd CL value): 		%d.%d [ns]\n",
+                                                    leftOfPoint, rightOfPoint);
+                break;
+/*----------------------------------------------------------------------------*/
+    
+            case 25: 
+            /* Minimum Cycle Time At Maximum Cas Latancy Minus 2 (3rd highest CL) */
+                if (dimmInfo.memoryType == MEM_TYPE_SDRAM)
+                {
+                    leftOfPoint = (spdRawData[i] & 0xfc) >> 2;
+                    rightOfPoint = (spdRawData[i] & 0x3) * 25;
+                }
+                else    /* DDR1 or DDR2 */ 
+                {
+                    leftOfPoint = (spdRawData[i] & 0xf0) >> 4;
+                    rightOfPoint = (spdRawData[i] & 0x0f) * 10;
+                    
+                    /* DDR2 addition of right of point */
+                    if ((spdRawData[i] & 0x0f) == 0xA)
+                    {
+                        rightOfPoint = 25;
+                    }
+                    if ((spdRawData[i] & 0x0f) == 0xB)
+                    {
+                        rightOfPoint = 33;
+                    }
+                    if ((spdRawData[i] & 0x0f) == 0xC)
+                    {
+                        rightOfPoint = 66;
+                    }
+                    if ((spdRawData[i] & 0x0f) == 0xD)
+                    {
+                        rightOfPoint = 75;
+                    }
+                }
+                mvOsOutput("Minimum Cycle Time At 3rd highest CasLatancy" 
+                           "(0 = Not supported): %d.%d [ns]\n",
+                           leftOfPoint, rightOfPoint );
+                break;
+/*----------------------------------------------------------------------------*/
+    
+            case 26: /* Clock To Data Out 3rd highest Cas Latency Value*/
+                if (dimmInfo.memoryType == MEM_TYPE_SDRAM)
+                {
+                    leftOfPoint = (spdRawData[i] & 0xfc) >> 2;
+                    rightOfPoint = (spdRawData[i] & 0x3) * 25;
+                }
+                else    /* DDR1 or DDR2 */ 
+                {
+                    time_tmp = (((spdRawData[i] & 0xf0) >> 4)*10) + 
+                                                      ((spdRawData[i] & 0x0f));
+                    leftOfPoint     = 0;
+                    rightOfPoint    = time_tmp;
+                }
+                mvOsOutput("Clock To Data Out (3rd CL value): 		%d.%2d[ns]\n",
+                                                  leftOfPoint, rightOfPoint );
+                break;
+/*----------------------------------------------------------------------------*/
+    
+            case 27: /* Minimum Row Precharge Time */
+                shift = (dimmInfo.memoryType == MEM_TYPE_SDRAM)? 0:2;
+                maskLeftOfPoint  = (dimmInfo.memoryType == MEM_TYPE_SDRAM) ? 
+                                                                    0xff : 0xfc;
+                maskRightOfPoint = (dimmInfo.memoryType == MEM_TYPE_SDRAM) ? 
+                                                                    0x00 : 0x03;
+                leftOfPoint = ((spdRawData[i] & maskLeftOfPoint) >> shift);
+                rightOfPoint = (spdRawData[i] & maskRightOfPoint)*25;
+                temp = ((leftOfPoint*100) + rightOfPoint);/* in 10ps Intervals*/
+                trp_clocks = (temp + (busClkPs-1)) /  busClkPs;    
+                mvOsOutput("Minimum Row Precharge Time [ns]: 		%d.%d = " 
+                           "in Clk cycles %d\n", 
+                           leftOfPoint, rightOfPoint, trp_clocks);
+                break;
+/*----------------------------------------------------------------------------*/
+    
+            case 28: /* Minimum Row Active to Row Active Time */
+                shift = (dimmInfo.memoryType == MEM_TYPE_SDRAM)? 0:2;
+                maskLeftOfPoint  = (dimmInfo.memoryType == MEM_TYPE_SDRAM) ? 
+                                                                    0xff : 0xfc;
+                maskRightOfPoint = (dimmInfo.memoryType == MEM_TYPE_SDRAM) ? 
+                                                                    0x00 : 0x03;
+                leftOfPoint = ((spdRawData[i] & maskLeftOfPoint) >> shift);
+                rightOfPoint = (spdRawData[i] & maskRightOfPoint)*25;
+                temp = ((leftOfPoint*100) + rightOfPoint);/* in 100ns Interval*/
+                trrd_clocks = (temp + (busClkPs-1)) / busClkPs;
+                mvOsOutput("Minimum Row Active -To- Row Active Delay [ns]: " 
+                           "%d.%d = in Clk cycles %d\n",
+                            leftOfPoint, rightOfPoint, trp_clocks);
+                break;
+/*----------------------------------------------------------------------------*/
+    
+            case 29: /* Minimum Ras-To-Cas Delay */
+                shift = (dimmInfo.memoryType == MEM_TYPE_SDRAM)? 0:2;
+                maskLeftOfPoint  = (dimmInfo.memoryType == MEM_TYPE_SDRAM) ? 
+                                                                    0xff : 0xfc;
+                maskRightOfPoint = (dimmInfo.memoryType == MEM_TYPE_SDRAM) ? 
+                                                                    0x00 : 0x03;
+                leftOfPoint = ((spdRawData[i] & maskLeftOfPoint) >> shift);
+                rightOfPoint = (spdRawData[i] & maskRightOfPoint)*25;  
+                temp = ((leftOfPoint*100) + rightOfPoint);/* in 100ns Interval*/
+                trcd_clocks = (temp + (busClkPs-1) )/ busClkPs;
+                mvOsOutput("Minimum Ras-To-Cas Delay [ns]: 			%d.%d = "
+                           "in Clk cycles %d\n", 
+                           leftOfPoint, rightOfPoint, trp_clocks);
+                break;
+/*----------------------------------------------------------------------------*/
+   
+            case 30: /* Minimum Ras Pulse Width */
+                tras_clocks = (cas2ps(spdRawData[i])+(busClkPs-1)) / busClkPs;
+                mvOsOutput("Minimum Ras Pulse Width [ns]: 			%d = "
+                           "in Clk cycles %d\n", spdRawData[i], tras_clocks);
+                break;
+/*----------------------------------------------------------------------------*/
+    
+            case 31: /* Module Bank Density */
+                mvOsOutput("Module Bank Density (more than 1= Multisize-Module):");
+
+                if (dimmInfo.memoryType == MEM_TYPE_SDRAM)
+                {
+                    if (dimmInfo.dimmBankDensity & BIT0)
+                        mvOsOutput("1GB, ");
+                    if (dimmInfo.dimmBankDensity & BIT1)
+                        mvOsOutput("8MB, ");
+                    if (dimmInfo.dimmBankDensity & BIT2)
+                        mvOsOutput("16MB, ");
+                    if (dimmInfo.dimmBankDensity & BIT3)
+                        mvOsOutput("32MB, ");
+                    if (dimmInfo.dimmBankDensity & BIT4)
+                        mvOsOutput("64MB, ");
+                    if (dimmInfo.dimmBankDensity & BIT5)
+                        mvOsOutput("128MB, ");
+                    if (dimmInfo.dimmBankDensity & BIT6) 
+                        mvOsOutput("256MB, ");
+                    if (dimmInfo.dimmBankDensity & BIT7) 
+                        mvOsOutput("512MB, ");
+                }
+                else if (dimmInfo.memoryType == MEM_TYPE_DDR1)
+                {
+                    if (dimmInfo.dimmBankDensity & BIT0)
+                        mvOsOutput("1GB, ");
+                    if (dimmInfo.dimmBankDensity & BIT1)
+                        mvOsOutput("2GB, ");
+                    if (dimmInfo.dimmBankDensity & BIT2)
+                        mvOsOutput("16MB, ");
+                    if (dimmInfo.dimmBankDensity & BIT3)
+                        mvOsOutput("32MB, ");
+                    if (dimmInfo.dimmBankDensity & BIT4)
+                        mvOsOutput("64MB, ");
+                    if (dimmInfo.dimmBankDensity & BIT5)
+                        mvOsOutput("128MB, ");
+                    if (dimmInfo.dimmBankDensity & BIT6) 
+                        mvOsOutput("256MB, ");
+                    if (dimmInfo.dimmBankDensity & BIT7) 
+                        mvOsOutput("512MB, ");
+                }
+                else /* if (dimmInfo.memoryType == MEM_TYPE_DDR2) */
+                {
+                    if (dimmInfo.dimmBankDensity & BIT0)
+                        mvOsOutput("1GB, ");
+                    if (dimmInfo.dimmBankDensity & BIT1)
+                        mvOsOutput("2GB, ");
+                    if (dimmInfo.dimmBankDensity & BIT2)
+                        mvOsOutput("4GB, ");
+                    if (dimmInfo.dimmBankDensity & BIT3)
+                        mvOsOutput("8GB, ");
+                    if (dimmInfo.dimmBankDensity & BIT4)
+                        mvOsOutput("16GB, ");
+                    if (dimmInfo.dimmBankDensity & BIT5)
+                    mvOsOutput("128MB, ");
+                        if (dimmInfo.dimmBankDensity & BIT6) 
+                    mvOsOutput("256MB, ");
+                        if (dimmInfo.dimmBankDensity & BIT7) 
+                    mvOsOutput("512MB, ");
+                }
+                mvOsOutput("\n");
+                break;
+/*----------------------------------------------------------------------------*/
+    
+            case 32: /* Address And Command Setup Time (measured in ns/1000) */
+                if (dimmInfo.memoryType == MEM_TYPE_SDRAM)
+                {
+                    rightOfPoint = (spdRawData[i] & 0x0f);
+                    leftOfPoint  = (spdRawData[i] & 0xf0) >> 4;
+                    if(leftOfPoint > 7)
+                    {
+                    leftOfPoint *= -1;
+                    }
+                }
+                else /* DDR1 or DDR2 */
+                {
+                    time_tmp = (((spdRawData[i] & 0xf0) >> 4)*10) + 
+                                                      ((spdRawData[i] & 0x0f));
+                    leftOfPoint = time_tmp / 100;
+                    rightOfPoint = time_tmp % 100; 
+                }
+                mvOsOutput("Address And Command Setup Time [ns]: 		%d.%d\n",
+                                                     leftOfPoint, rightOfPoint);
+                break;
+/*----------------------------------------------------------------------------*/
+    
+            case 33: /* Address And Command Hold Time */
+                if (dimmInfo.memoryType == MEM_TYPE_SDRAM)
+                {
+                    rightOfPoint = (spdRawData[i] & 0x0f);
+                    leftOfPoint  = (spdRawData[i] & 0xf0) >> 4;
+                    if(leftOfPoint > 7)
+                    {
+                    leftOfPoint *= -1;
+                    }
+                }
+                else /* DDR1 or DDR2 */
+                {
+                    time_tmp = (((spdRawData[i] & 0xf0) >> 4)*10) + 
+                                                      ((spdRawData[i] & 0x0f));
+                    leftOfPoint = time_tmp / 100;
+                    rightOfPoint = time_tmp % 100;                 
+                }
+                mvOsOutput("Address And Command Hold Time [ns]: 		%d.%d\n",
+                                                   leftOfPoint, rightOfPoint);
+                break;
+/*----------------------------------------------------------------------------*/
+    
+            case 34: /* Data Input Setup Time */
+                if (dimmInfo.memoryType == MEM_TYPE_SDRAM)
+                {
+                    rightOfPoint = (spdRawData[i] & 0x0f);
+                    leftOfPoint  = (spdRawData[i] & 0xf0) >> 4;
+                    if(leftOfPoint > 7)
+                    {
+                        leftOfPoint *= -1;
+                    }
+                }
+                else /* DDR1 or DDR2 */
+                {
+                    time_tmp = (((spdRawData[i] & 0xf0) >> 4)*10) + 
+                                                      ((spdRawData[i] & 0x0f));
+                    leftOfPoint = time_tmp / 100;
+                    rightOfPoint = time_tmp % 100;                 
+                }
+                mvOsOutput("Data Input Setup Time [ns]: 			%d.%d\n", 
+                                                    leftOfPoint, rightOfPoint);
+                break;
+/*----------------------------------------------------------------------------*/
+    
+            case 35: /* Data Input Hold Time */
+                if (dimmInfo.memoryType == MEM_TYPE_SDRAM)
+                {
+                    rightOfPoint = (spdRawData[i] & 0x0f);
+                    leftOfPoint  = (spdRawData[i] & 0xf0) >> 4;
+                    if(leftOfPoint > 7)
+                    {
+                        leftOfPoint *= -1;
+                    }
+                }
+                else /* DDR1 or DDR2 */
+                {
+                    time_tmp = (((spdRawData[i] & 0xf0) >> 4)*10) + 
+                                                      ((spdRawData[i] & 0x0f));
+                    leftOfPoint = time_tmp / 100;
+                    rightOfPoint = time_tmp % 100;                 
+                }
+                mvOsOutput("Data Input Hold Time [ns]: 			%d.%d\n\n", 
+                                                    leftOfPoint, rightOfPoint);
+                break;
+/*----------------------------------------------------------------------------*/
+    
+            case 36: /* Relevant for DDR2 only: Write Recovery Time */
+                leftOfPoint = ((spdRawData[i] & maskLeftOfPoint) >> 2);
+                rightOfPoint = (spdRawData[i] & maskRightOfPoint) * 25;  
+                mvOsOutput("Write Recovery Time [ns]: 			%d.%d\n", 
+                                                    leftOfPoint, rightOfPoint);
+                break;
+/*----------------------------------------------------------------------------*/
+        }
+    
+}
+
+
+/*
+ * translate ns.ns/10 coding of SPD timing values
+ * into ps unit values
+ */
+/*******************************************************************************
+*  cas2ps - Translate x.y ns parameter to pico-seconds values
+*
+* DESCRIPTION:
+*       This function translates x.y nano seconds to its value in pico seconds.
+*       For example 3.75ns will return 3750.
+*
+* INPUT:
+*       spd_byte - DIMM SPD byte.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       value in pico seconds.
+*
+*******************************************************************************/
+static MV_U32  cas2ps(MV_U8 spd_byte)
+{
+    MV_U32 ns, ns10;
+    
+    /* isolate upper nibble */
+    ns = (spd_byte >> 4) & 0x0F;
+    /* isolate lower nibble */
+    ns10 = (spd_byte & 0x0F);
+    
+    if( ns10 < 10 ) {
+        ns10 *= 10;
+    }
+    else if( ns10 == 10 )
+        ns10 = 25;
+    else if( ns10 == 11 )
+        ns10 = 33;
+    else if( ns10 == 12 )
+        ns10 = 66;
+    else if( ns10 == 13 )
+        ns10 = 75;
+    else 
+    {
+        mvOsOutput("cas2ps Err. unsupported cycle time.\n");
+    }
+    
+    return (ns*1000 + ns10*10);
+}
+
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/ddr1_2/mvDram.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/ddr1_2/mvDram.h
new file mode 100644
index 0000000..678e224
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/ddr1_2/mvDram.h
@@ -0,0 +1,191 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+#ifndef __INCmvDram
+#define __INCmvDram
+
+#include "ddr1_2/mvDramIf.h"
+#include "twsi/mvTwsi.h"
+
+#define MAX_DIMM_NUM 			2
+#define SPD_SIZE			128
+
+/* Dimm spd offsets */
+#define DIMM_MEM_TYPE 						2
+#define DIMM_ROW_NUM 						3
+#define DIMM_COL_NUM 						4
+#define DIMM_MODULE_BANK_NUM 				5
+#define DIMM_DATA_WIDTH 					6
+#define DIMM_VOLT_IF 						8
+#define DIMM_MIN_CC_AT_MAX_CAS 				9
+#define DIMM_ERR_CHECK_TYPE 				11
+#define DIMM_REFRESH_INTERVAL 				12
+#define DIMM_SDRAM_WIDTH 					13
+#define DIMM_ERR_CHECK_DATA_WIDTH 			14
+#define DIMM_MIN_CLK_DEL 					15
+#define DIMM_BURST_LEN_SUP 					16
+#define DIMM_DEV_BANK_NUM 					17
+#define DIMM_SUP_CAL 						18
+#define DIMM_DDR2_TYPE_INFORMATION          20      /* DDR2 only */
+#define DIMM_BUF_ADDR_CONT_IN 				21
+#define DIMM_MIN_CC_AT_MAX_CAS_MINUS1		23
+#define DIMM_MIN_CC_AT_MAX_CAS_MINUS2		25
+#define DIMM_MIN_ROW_PRECHARGE_TIME			27
+#define DIMM_MIN_ROW_ACTIVE_TO_ROW_ACTIVE	28
+#define DIMM_MIN_RAS_TO_CAS_DELAY			29
+#define DIMM_MIN_RAS_PULSE_WIDTH			30
+#define DIMM_BANK_DENSITY					31
+#define DIMM_MIN_WRITE_RECOVERY_TIME        36
+#define DIMM_MIN_WRITE_TO_READ_CMD_DELAY    37
+#define DIMM_MIN_READ_TO_PRECH_CMD_DELAY    38
+#define DIMM_MIN_REFRESH_TO_ACTIVATE_CMD    42
+
+/* Dimm Memory Type values */
+#define DIMM_MEM_TYPE_SDRAM					0x4
+#define DIMM_MEM_TYPE_DDR1 					0x7
+#define DIMM_MEM_TYPE_DDR2 					0x8
+        
+#define DIMM_MODULE_MANU_OFFS 		64
+#define DIMM_MODULE_MANU_SIZE 		8
+#define DIMM_MODULE_VEN_OFFS 		73 
+#define DIMM_MODULE_VEN_SIZE 		25
+#define DIMM_MODULE_ID_OFFS 		99
+#define DIMM_MODULE_ID_SIZE 		18
+
+/* enumeration for voltage levels. */
+typedef enum _mvDimmVoltageIf
+{
+    TTL_5V_TOLERANT, 
+    LVTTL, 
+    HSTL_1_5V, 
+    SSTL_3_3V, 
+    SSTL_2_5V, 
+    VOLTAGE_UNKNOWN, 
+} MV_DIMM_VOLTAGE_IF;
+
+
+/* enumaration for SDRAM CAS Latencies. */
+typedef enum _mvDimmSdramCas
+{
+    SD_CL_1 =1,  
+    SD_CL_2,  
+    SD_CL_3, 
+    SD_CL_4, 
+    SD_CL_5, 
+    SD_CL_6, 
+    SD_CL_7, 
+    SD_FAULT
+}MV_DIMM_SDRAM_CAS;
+
+
+/* DIMM information structure */                                                    
+typedef struct _mvDimmInfo
+{
+    MV_MEMORY_TYPE  memoryType; 	/* DDR or SDRAM */
+
+    MV_U8       spdRawData[SPD_SIZE];  	/* Content of SPD-EEPROM copied 1:1  */
+
+    /* DIMM dimensions */
+    MV_U32  numOfRowAddr;
+    MV_U32  numOfColAddr;
+    MV_U32  numOfModuleBanks;
+    MV_U32  dataWidth;
+    MV_U32  errorCheckType;             /* ECC , PARITY..*/
+    MV_U32  sdramWidth;                 /* 4,8,16 or 32 */
+    MV_U32  errorCheckDataWidth;        /* 0 - no, 1 - Yes */
+    MV_U32  burstLengthSupported;
+    MV_U32  numOfBanksOnEachDevice;
+    MV_U32  suportedCasLatencies;
+    MV_U32  refreshInterval;
+    MV_U32  dimmBankDensity;
+    MV_U32  dimmTypeInfo;           /* DDR2 only */
+    MV_U32  dimmAttributes;
+
+    /* DIMM timing parameters */
+    MV_U32  minCycleTimeAtMaxCasLatPs;	
+    MV_U32  minCycleTimeAtMaxCasLatMinus1Ps;
+    MV_U32  minCycleTimeAtMaxCasLatMinus2Ps;
+	MV_U32  minRowPrechargeTime;
+	MV_U32  minRowActiveToRowActive;
+	MV_U32  minRasToCasDelay;
+	MV_U32  minRasPulseWidth;
+    MV_U32  minWriteRecoveryTime;   /* DDR2 only */
+    MV_U32  minWriteToReadCmdDelay; /* DDR2 only */
+    MV_U32  minReadToPrechCmdDelay; /* DDR2 only */
+    MV_U32  minRefreshToActiveCmd;  /* DDR2 only */
+
+    /* Parameters calculated from the extracted DIMM information */
+    MV_U32  size;               /* 16,64,128,256 or 512 MByte in MB units */
+    MV_U32  deviceDensity;      /* 16,64,128,256 or 512 Mbit in MB units  */
+    MV_U32  numberOfDevices;
+
+} MV_DIMM_INFO;
+
+
+MV_STATUS mvDramBankInfoGet(MV_U32 bankNum, MV_DRAM_BANK_INFO *pBankInfo);
+MV_STATUS dimmSpdGet(MV_U32 dimmNum, MV_DIMM_INFO *pDimmInfo);
+MV_VOID dimmSpdPrint(MV_U32 dimmNum);
+MV_STATUS dimmSpdCpy(MV_VOID);
+
+#endif /* __INCmvDram */
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/ddr1_2/mvDramIf.c b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/ddr1_2/mvDramIf.c
new file mode 100644
index 0000000..12fb26a
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/ddr1_2/mvDramIf.c
@@ -0,0 +1,1599 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+
+/* includes */
+#include "ddr1_2/mvDramIf.h"
+#include "ctrlEnv/sys/mvCpuIf.h"
+
+
+
+#ifdef MV_DEBUG
+#define DB(x) x
+#else
+#define DB(x)
+#endif
+
+/* DRAM bank presence encoding */
+#define BANK_PRESENT_CS0				0x1
+#define BANK_PRESENT_CS0_CS1			0x3
+#define BANK_PRESENT_CS0_CS2			0x5
+#define BANK_PRESENT_CS0_CS1_CS2		0x7
+#define BANK_PRESENT_CS0_CS2_CS3		0xd
+#define BANK_PRESENT_CS0_CS2_CS3_CS4	0xf
+
+/* locals   */
+static MV_BOOL sdramIfWinOverlap(MV_TARGET target, MV_ADDR_WIN *pAddrWin);
+#if defined(MV_INC_BOARD_DDIM)
+static void sdramDDr2OdtConfig(MV_DRAM_BANK_INFO *pBankInfo);
+static MV_U32 dunitCtrlLowRegCalc(MV_DRAM_BANK_INFO *pBankInfo, MV_U32 minCas);
+static MV_U32 sdramModeRegCalc(MV_U32 minCas);
+static MV_U32 sdramExtModeRegCalc(MV_DRAM_BANK_INFO *pBankInfo);
+static MV_U32 sdramAddrCtrlRegCalc(MV_DRAM_BANK_INFO *pBankInfo);
+static MV_U32 sdramConfigRegCalc(MV_DRAM_BANK_INFO *pBankInfo, MV_U32 busClk);
+static MV_U32 minCasCalc(MV_DRAM_BANK_INFO *pBankInfo, MV_U32 busClk, 
+						 MV_U32 forcedCl);
+static MV_U32 sdramTimeCtrlLowRegCalc(MV_DRAM_BANK_INFO *pBankInfo, 
+									  MV_U32 minCas, MV_U32 busClk);
+static MV_U32 sdramTimeCtrlHighRegCalc(MV_DRAM_BANK_INFO *pBankInfo, 
+									   MV_U32 busClk);
+
+/*******************************************************************************
+* mvDramIfDetect - Prepare DRAM interface configuration values.
+*
+* DESCRIPTION:
+*       This function implements the full DRAM detection and timing 
+*       configuration for best system performance.
+*       Since this routine runs from a ROM device (Boot Flash), its stack 
+*       resides on RAM, that might be the system DRAM. Changing DRAM 
+*       configuration values while keeping vital data in DRAM is risky. That
+*       is why the function does not preform the configuration setting but 
+*       prepare those in predefined 32bit registers (in this case IDMA 
+*       registers are used) for other routine to perform the settings.
+*       The function will call for board DRAM SPD information for each DRAM 
+*       chip select. The function will then analyze those SPD parameters of 
+*       all DRAM banks in order to decide on DRAM configuration compatible 
+*       for all DRAM banks.
+*       The function will set the CPU DRAM address decode registers.
+*       Note: This routine prepares values that will overide configuration of
+*       mvDramBasicAsmInit().
+*       
+* INPUT:
+*       forcedCl - Forced CAL Latency. If equal to zero, do not force.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       None.
+*
+*******************************************************************************/
+MV_STATUS mvDramIfDetect(MV_U32 forcedCl)
+{
+	MV_U32 retVal = MV_OK;	/* return value */
+	MV_DRAM_BANK_INFO bankInfo[MV_DRAM_MAX_CS];
+	MV_U32  busClk, size, base = 0, i, temp, deviceW, dimmW;
+	MV_U8	minCas;
+	MV_DRAM_DEC_WIN dramDecWin;
+
+	dramDecWin.addrWin.baseHigh = 0;
+
+	busClk = mvBoardSysClkGet();
+	
+	if (0 == busClk)
+	{
+		mvOsPrintf("Dram: ERR. Can't detect system clock! \n");
+		return MV_ERROR;
+	}
+	
+	/* Close DRAM banks except bank 0 (in case code is excecuting from it...) */
+#if defined(MV_INCLUDE_SDRAM_CS1)
+	for(i= SDRAM_CS1; i < MV_DRAM_MAX_CS; i++)
+		mvCpuIfTargetWinEnable(i, MV_FALSE);
+#endif
+
+	/* we will use bank 0 as the representative of the all the DRAM banks,  */
+	/* since bank 0 must exist.                                             */	
+	for(i = 0; i < MV_DRAM_MAX_CS; i++)
+	{ 
+		/* if Bank exist */
+		if(MV_OK == mvDramBankInfoGet(i, &bankInfo[i]))
+		{
+			/* check it isn't SDRAM */
+			if(bankInfo[i].memoryType == MEM_TYPE_SDRAM)
+			{
+				mvOsPrintf("Dram: ERR. SDRAM type not supported !!!\n");
+				return MV_ERROR;
+			}
+			/* All banks must support registry in order to activate it */
+			if(bankInfo[i].registeredAddrAndControlInputs != 
+			   bankInfo[0].registeredAddrAndControlInputs)
+			{
+				mvOsPrintf("Dram: ERR. different Registered settings !!!\n");
+				return MV_ERROR;
+			}
+
+			/* Init the CPU window decode */
+			/* Note that the size in Bank info is in MB units 			*/
+			/* Note that the Dimm width might be different then the device DRAM width */
+			temp = MV_REG_READ(SDRAM_CONFIG_REG);
+			
+			deviceW = ((temp & SDRAM_DWIDTH_MASK) == SDRAM_DWIDTH_16BIT )? 16 : 32;
+			dimmW = bankInfo[0].dataWidth - (bankInfo[0].dataWidth % 16);
+			size = ((bankInfo[i].size << 20) / (dimmW/deviceW)); 
+
+			/* We can not change DRAM window settings while excecuting  	*/
+			/* code from it. That is why we skip the DRAM CS[0], saving     */
+			/* it to the ROM configuration routine	*/
+			if(i == SDRAM_CS0)
+			{
+				MV_U32 sizeToReg;
+				
+				/* Translate the given window size to register format */
+				sizeToReg = ctrlSizeToReg(size, SCSR_SIZE_ALIGNMENT);
+
+				/* Size parameter validity check. */
+				if (-1 == sizeToReg)
+				{
+					mvOsPrintf("mvCtrlAddrDecToReg: ERR. Win %d size invalid.\n"
+							   ,i);
+					return MV_BAD_PARAM;
+				}
+                
+				/* Size is located at upper 16 bits */
+				sizeToReg <<= SCSR_SIZE_OFFS;
+
+				/* enable it */
+				sizeToReg |= SCSR_WIN_EN;
+
+				MV_REG_WRITE(DRAM_BUF_REG0, sizeToReg);
+			}
+			else
+			{
+				dramDecWin.addrWin.baseLow = base;
+				dramDecWin.addrWin.size = size;
+				dramDecWin.enable = MV_TRUE;
+				
+				if (MV_OK != mvDramIfWinSet(SDRAM_CS0 + i, &dramDecWin))
+				{
+					mvOsPrintf("Dram: ERR. Fail to set bank %d!!!\n", 
+							   SDRAM_CS0 + i);
+					return MV_ERROR;
+				}
+			}
+			
+			base += size;
+
+			/* update the suportedCasLatencies mask */
+			bankInfo[0].suportedCasLatencies &= bankInfo[i].suportedCasLatencies;
+
+		}
+		else
+		{
+			if( i == 0 ) /* bank 0 doesn't exist */
+			{
+				mvOsPrintf("Dram: ERR. Fail to detect bank 0 !!!\n");
+				return MV_ERROR;
+			}
+			else
+			{
+				DB(mvOsPrintf("Dram: Could not find bank %d\n", i));
+				bankInfo[i].size = 0;     /* Mark this bank as non exist */
+			}
+		}
+	}
+
+	/* calculate minimum CAS */
+	minCas = minCasCalc(&bankInfo[0], busClk, forcedCl);
+	if (0 == minCas) 
+	{
+		mvOsOutput("Dram: Warn: Could not find CAS compatible to SysClk %dMhz\n",
+				   (busClk / 1000000));
+
+		if (MV_REG_READ(SDRAM_CONFIG_REG) & SDRAM_DTYPE_DDR2)
+		{
+			minCas = DDR2_CL_4; /* Continue with this CAS */
+			mvOsPrintf("Set default CAS latency 4\n");
+		}
+		else
+		{
+			minCas = DDR1_CL_3; /* Continue with this CAS */
+			mvOsPrintf("Set default CAS latency 3\n");
+		}
+	}
+
+	/* calc SDRAM_CONFIG_REG  and save it to temp register */
+	temp = sdramConfigRegCalc(&bankInfo[0], busClk);
+	if(-1 == temp)
+	{
+		mvOsPrintf("Dram: ERR. sdramConfigRegCalc failed !!!\n");
+		return MV_ERROR;
+	}
+	MV_REG_WRITE(DRAM_BUF_REG1, temp);
+
+	/* calc SDRAM_MODE_REG  and save it to temp register */ 
+	temp = sdramModeRegCalc(minCas);
+	if(-1 == temp)
+	{
+		mvOsPrintf("Dram: ERR. sdramModeRegCalc failed !!!\n");
+		return MV_ERROR;
+	}
+	MV_REG_WRITE(DRAM_BUF_REG2, temp);
+
+	/* calc SDRAM_EXTENDED_MODE_REG  and save it to temp register */ 
+	temp = sdramExtModeRegCalc(&bankInfo[0]);
+	if(-1 == temp)
+	{
+		mvOsPrintf("Dram: ERR. sdramModeRegCalc failed !!!\n");
+		return MV_ERROR;
+	}
+	MV_REG_WRITE(DRAM_BUF_REG10, temp);
+
+	/* calc D_UNIT_CONTROL_LOW  and save it to temp register */
+	temp = dunitCtrlLowRegCalc(&bankInfo[0], minCas); 
+	if(-1 == temp)
+	{
+		mvOsPrintf("Dram: ERR. dunitCtrlLowRegCalc failed !!!\n");
+		return MV_ERROR;
+	}
+	MV_REG_WRITE(DRAM_BUF_REG3, temp); 
+
+	/* calc SDRAM_ADDR_CTRL_REG  and save it to temp register */
+	temp = sdramAddrCtrlRegCalc(&bankInfo[0]);
+	if(-1 == temp)
+	{
+		mvOsPrintf("Dram: ERR. sdramAddrCtrlRegCalc failed !!!\n");
+		return MV_ERROR;
+	}
+	MV_REG_WRITE(DRAM_BUF_REG4, temp);
+
+	/* calc SDRAM_TIMING_CTRL_LOW_REG  and save it to temp register */
+	temp = sdramTimeCtrlLowRegCalc(&bankInfo[0], minCas, busClk);
+	if(-1 == temp)
+	{
+		mvOsPrintf("Dram: ERR. sdramTimeCtrlLowRegCalc failed !!!\n");
+		return MV_ERROR;
+	}
+	MV_REG_WRITE(DRAM_BUF_REG5, temp);
+
+	/* calc SDRAM_TIMING_CTRL_HIGH_REG  and save it to temp register */
+	temp = sdramTimeCtrlHighRegCalc(&bankInfo[0], busClk);
+	if(-1 == temp)
+	{
+		mvOsPrintf("Dram: ERR. sdramTimeCtrlHighRegCalc failed !!!\n");
+		return MV_ERROR;
+	}
+	MV_REG_WRITE(DRAM_BUF_REG6, temp);
+
+	/* Config DDR2 On Die Termination (ODT) registers */
+	if (MV_REG_READ(SDRAM_CONFIG_REG) & SDRAM_DTYPE_DDR2)
+	{
+		sdramDDr2OdtConfig(bankInfo);
+	}
+	
+	/* Note that DDR SDRAM Address/Control and Data pad calibration     */
+	/* settings is done in mvSdramIfConfig.s                            */
+
+	return retVal;
+}
+
+/*******************************************************************************
+* minCasCalc - Calculate the Minimum CAS latency which can be used.
+*
+* DESCRIPTION:
+*	Calculate the minimum CAS latency that can be used, base on the DRAM
+*	parameters and the SDRAM bus Clock freq.
+*
+* INPUT:
+*	busClk    - the DRAM bus Clock.
+*	pBankInfo - bank info parameters.
+*
+* OUTPUT:
+*       None
+*
+* RETURN:
+*       The minimum CAS Latency. The function returns 0 if max CAS latency
+*		supported by banks is incompatible with system bus clock frequancy.
+*
+*******************************************************************************/
+static MV_U32 minCasCalc(MV_DRAM_BANK_INFO *pBankInfo, MV_U32 busClk, 
+						 MV_U32 forcedCl)
+{
+	MV_U32 count = 1, j;
+	MV_U32 busClkPs = 1000000000 / (busClk / 1000);  /* in ps units */
+	MV_U32 startBit, stopBit;
+	
+	/*     DDR 1:
+			*******-******-******-******-******-******-******-******* 
+			* bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 * 
+			*******-******-******-******-******-******-******-******* 
+	CAS	=	* TBD  |  4   | 3.5  |   3  | 2.5  |  2   | 1.5  |   1  * 
+			*********************************************************/
+	
+	/*     DDR 2:
+			*******-******-******-******-******-******-******-******* 
+			* bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 * 
+			*******-******-******-******-******-******-******-******* 
+	CAS	=	* TBD  | TBD  |  5   |  4   |  3   |  2   | TBD  | TBD  * 
+			*********************************************************/
+	
+	
+	/* If we are asked to use the forced CAL */
+	if (forcedCl)
+	{
+		mvOsPrintf("DRAM: Using forced CL %d.%d\n", (forcedCl / 10), 
+													(forcedCl % 10));
+	
+		if (MV_REG_READ(SDRAM_CONFIG_REG) & SDRAM_DTYPE_DDR2)
+		{
+			if (forcedCl == 30)
+				pBankInfo->suportedCasLatencies = 0x08;
+			else if (forcedCl == 40)
+				pBankInfo->suportedCasLatencies = 0x10;
+			else
+			{
+				mvOsPrintf("Forced CL %d.%d not supported. Set default CL 4\n", 
+						   (forcedCl / 10), (forcedCl % 10));
+				pBankInfo->suportedCasLatencies = 0x10;
+			}
+		}
+		else
+		{
+			if (forcedCl == 15)
+				pBankInfo->suportedCasLatencies = 0x02;
+			else if (forcedCl == 20)
+				pBankInfo->suportedCasLatencies = 0x04;
+			else if (forcedCl == 25)
+				pBankInfo->suportedCasLatencies = 0x08;
+			else if (forcedCl == 30)
+				pBankInfo->suportedCasLatencies = 0x10;
+			else if (forcedCl == 40)
+				pBankInfo->suportedCasLatencies = 0x40;
+			else
+			{
+				mvOsPrintf("Forced CL %d.%d not supported. Set default CL 3\n", 
+						   (forcedCl / 10), (forcedCl % 10));
+				pBankInfo->suportedCasLatencies = 0x10;
+			}
+		}
+	
+		return pBankInfo->suportedCasLatencies;        
+	}   
+	
+	/* go over the supported cas mask from Max Cas down and check if the 	*/
+	/* SysClk stands in its time requirments.								*/
+	
+	
+	DB(mvOsPrintf("Dram: minCasCalc supported mask = %x busClkPs = %x \n",
+								pBankInfo->suportedCasLatencies,busClkPs ));
+	for(j = 7; j > 0; j--)
+	{
+		if((pBankInfo->suportedCasLatencies >> j) & BIT0 )
+		{
+			/* Reset the bits for CL incompatible for the sysClk            */
+			switch (count)
+			{
+				case 1: 
+					if (pBankInfo->minCycleTimeAtMaxCasLatPs > busClkPs) 
+						pBankInfo->suportedCasLatencies &= ~(BIT0 << j);
+					count++;
+					break;
+				case 2: 
+					if (pBankInfo->minCycleTimeAtMaxCasLatMinus1Ps > busClkPs)
+						pBankInfo->suportedCasLatencies &= ~(BIT0 << j);
+					count++;
+					break;
+				case 3: 
+					if (pBankInfo->minCycleTimeAtMaxCasLatMinus2Ps > busClkPs)
+						pBankInfo->suportedCasLatencies &= ~(BIT0 << j);
+					count++;
+					break;
+				default: 
+					pBankInfo->suportedCasLatencies &= ~(BIT0 << j);
+					break;
+			}
+		}
+	}
+	
+	DB(mvOsPrintf("Dram: minCasCalc support = %x (after SysCC calc)\n",
+				  pBankInfo->suportedCasLatencies ));
+	
+	/* SDRAM DDR1 controller supports CL 1.5 to 3.5 */
+	/* SDRAM DDR2 controller supports CL 3 to 5     */
+	if (MV_REG_READ(SDRAM_CONFIG_REG) & SDRAM_DTYPE_DDR2)
+	{
+		startBit = 3;   /* DDR2 support CL start with CL3 (bit 3) */
+		stopBit  = 5;   /* DDR2 support CL stops with CL5 (bit 5) */
+	}
+	else
+	{
+		startBit = 1;   /* DDR1 support CL start with CL1.5 (bit 3) */
+		stopBit  = 4;   /* DDR1 support CL stops with CL3 (bit 4)   */
+	}
+	
+	for(j = startBit; j <= stopBit ; j++)
+	{
+		if((pBankInfo->suportedCasLatencies >> j) & BIT0 )
+		{
+			DB(mvOsPrintf("Dram: minCasCalc choose CAS %x \n",(BIT0 << j)));
+			return (BIT0 << j);
+		}
+	}
+	
+	return 0; 
+}
+
+/*******************************************************************************
+* sdramConfigRegCalc - Calculate sdram config register
+*
+* DESCRIPTION: Calculate sdram config register optimized value based
+*			on the bank info parameters.
+*
+* INPUT:
+*	pBankInfo - sdram bank parameters
+*
+* OUTPUT:
+*       None
+*
+* RETURN:
+*       sdram config reg value.
+*
+*******************************************************************************/
+static MV_U32 sdramConfigRegCalc(MV_DRAM_BANK_INFO *pBankInfo, MV_U32 busClk)
+{
+	MV_U32 sdramConfig = 0;
+	MV_U32 refreshPeriod;
+	
+	busClk /= 1000000; /* we work with busClk in MHz */
+	
+	sdramConfig = MV_REG_READ(SDRAM_CONFIG_REG);
+	
+	/* figure out the memory refresh internal */
+	switch (pBankInfo->refreshInterval & 0xf)
+	{
+		case 0x0: /* refresh period is 15.625 usec */
+			refreshPeriod = 15625;
+			break;
+		case 0x1: /* refresh period is 3.9 usec  	*/
+			refreshPeriod = 3900;
+			break;
+		case 0x2: /* refresh period is 7.8 usec 	*/
+			refreshPeriod = 7800;
+			break;
+		case 0x3: /* refresh period is 31.3 usec	*/
+			refreshPeriod = 31300;
+			break;
+		case 0x4: /* refresh period is 62.5 usec	*/
+			refreshPeriod = 62500;
+			break;
+		case 0x5: /* refresh period is 125 usec 	*/
+			refreshPeriod = 125000;
+			break;
+		default:  /* refresh period undefined 					*/
+			mvOsPrintf("Dram: ERR. DRAM refresh period is unknown!\n");
+			return -1;
+	}
+	
+	/* Now the refreshPeriod is in register format value */
+	refreshPeriod = (busClk * refreshPeriod) / 1000;
+	
+	DB(mvOsPrintf("Dram: sdramConfigRegCalc calculated refresh interval %0x\n", 
+				  refreshPeriod));
+
+	/* make sure the refresh value is only 14 bits */
+	if(refreshPeriod > SDRAM_REFRESH_MAX)
+	{
+		refreshPeriod = SDRAM_REFRESH_MAX;
+		DB(mvOsPrintf("Dram: sdramConfigRegCalc adjusted refresh interval %0x\n", 
+					  refreshPeriod));
+	}
+	
+	/* Clear the refresh field */
+	sdramConfig &= ~SDRAM_REFRESH_MASK;
+	
+	/* Set new value to refresh field */
+	sdramConfig |= (refreshPeriod & SDRAM_REFRESH_MASK);
+	
+	/*  registered DRAM ? */
+	if ( pBankInfo->registeredAddrAndControlInputs )
+	{
+		/* it's registered DRAM, so set the reg. DRAM bit */
+		sdramConfig |= SDRAM_REGISTERED;
+		mvOsPrintf("DRAM Attribute: Registered address and control inputs.\n");
+	}
+	
+	/* set DDR SDRAM devices configuration */
+	sdramConfig &= ~SDRAM_DCFG_MASK;    /* Clear Dcfg field */
+	
+	switch (pBankInfo->sdramWidth)
+	{
+		case 8:  /* memory is x8 */
+			sdramConfig |= SDRAM_DCFG_X8_DEV;
+			DB(mvOsPrintf("Dram: sdramConfigRegCalc SDRAM device width x8\n"));
+			break;
+		case 16:
+			sdramConfig |= SDRAM_DCFG_X16_DEV;
+			DB(mvOsPrintf("Dram: sdramConfigRegCalc SDRAM device width x16\n"));
+			break;
+		default: /* memory width unsupported */
+			mvOsPrintf("Dram: ERR. DRAM chip width is unknown!\n");
+			return -1;
+	}
+
+	/* Set static default settings */
+	sdramConfig |= SDRAM_CONFIG_DV;
+	
+	DB(mvOsPrintf("Dram: sdramConfigRegCalc set sdramConfig to 0x%x\n",
+				  sdramConfig));
+	
+	return sdramConfig;  
+}
+
+/*******************************************************************************
+* sdramModeRegCalc - Calculate sdram mode register
+*
+* DESCRIPTION: Calculate sdram mode register optimized value based
+*			on the bank info parameters and the minCas.
+*
+* INPUT:
+*	minCas	  - minimum CAS supported. 
+*
+* OUTPUT:
+*       None
+*
+* RETURN:
+*       sdram mode reg value.
+*
+*******************************************************************************/
+static MV_U32 sdramModeRegCalc(MV_U32 minCas)
+{
+	MV_U32 sdramMode;
+		
+	sdramMode = MV_REG_READ(SDRAM_MODE_REG);
+	
+	/* Clear CAS Latency field */
+	sdramMode &= ~SDRAM_CL_MASK;
+	
+	mvOsPrintf("DRAM CAS Latency ");
+	
+	if (MV_REG_READ(SDRAM_CONFIG_REG) & SDRAM_DTYPE_DDR2)
+	{            	
+		switch (minCas)
+		{
+			case DDR2_CL_3: 
+				sdramMode |= SDRAM_DDR2_CL_3;
+				mvOsPrintf("3.\n");
+				break;
+			case DDR2_CL_4: 
+				sdramMode |= SDRAM_DDR2_CL_4;
+				mvOsPrintf("4.\n");
+				break;
+			case DDR2_CL_5: 
+				sdramMode |= SDRAM_DDR2_CL_5;
+				mvOsPrintf("5.\n");
+				break;
+			default:
+				mvOsPrintf("\nsdramModeRegCalc ERROR: Max. CL out of range\n");
+				return -1;
+		}
+	sdramMode |= DDR2_MODE_REG_DV;
+	}
+	else	/* DDR1 */
+	{
+		switch (minCas)
+		{			
+			case DDR1_CL_1_5: 
+				sdramMode |= SDRAM_DDR1_CL_1_5;
+				mvOsPrintf("1.5\n");
+				break;
+			case DDR1_CL_2: 
+				sdramMode |= SDRAM_DDR1_CL_2;
+				mvOsPrintf("2\n");
+				break;            
+			case DDR1_CL_2_5: 
+				sdramMode |= SDRAM_DDR1_CL_2_5;
+				mvOsPrintf("2.5\n");
+				break;
+			case DDR1_CL_3: 
+				sdramMode |= SDRAM_DDR1_CL_3;
+				mvOsPrintf("3\n");
+				break;
+			case DDR1_CL_4: 
+				sdramMode |= SDRAM_DDR1_CL_4;
+				mvOsPrintf("4\n");
+				break;
+			default:
+				mvOsPrintf("\nsdramModeRegCalc ERROR: Max. CL out of range\n");
+				return -1;	
+		}
+		sdramMode |= DDR1_MODE_REG_DV;		
+	}
+	
+	DB(mvOsPrintf("nsdramModeRegCalc register 0x%x\n", sdramMode ));
+
+	return sdramMode;
+}
+
+/*******************************************************************************
+* sdramExtModeRegCalc - Calculate sdram Extended mode register
+*
+* DESCRIPTION: 
+*		Return sdram Extended mode register value based
+*		on the bank info parameters and bank presence.
+*
+* INPUT:
+*	pBankInfo - sdram bank parameters
+*
+* OUTPUT:
+*       None
+*
+* RETURN:
+*       sdram Extended mode reg value.
+*
+*******************************************************************************/
+static MV_U32 sdramExtModeRegCalc(MV_DRAM_BANK_INFO *pBankInfo)
+{
+	MV_U32 populateBanks = 0;
+	int bankNum;
+	if (MV_REG_READ(SDRAM_CONFIG_REG) & SDRAM_DTYPE_DDR2)
+	{
+	/* Represent the populate banks in binary form */
+	for(bankNum = 0; bankNum < MV_DRAM_MAX_CS; bankNum++)
+	{
+		if (0 != pBankInfo[bankNum].size)
+		{
+				populateBanks |= (1 << bankNum);
+			}
+		}
+	
+		switch(populateBanks)
+		{
+			case(BANK_PRESENT_CS0):
+				return DDR_SDRAM_EXT_MODE_CS0_DV;
+		
+			case(BANK_PRESENT_CS0_CS1):
+				return DDR_SDRAM_EXT_MODE_CS0_DV;
+		
+			case(BANK_PRESENT_CS0_CS2):
+				return DDR_SDRAM_EXT_MODE_CS0_CS2_DV;
+		
+			case(BANK_PRESENT_CS0_CS1_CS2):
+				return DDR_SDRAM_EXT_MODE_CS0_CS2_DV;
+		
+			case(BANK_PRESENT_CS0_CS2_CS3):
+				return DDR_SDRAM_EXT_MODE_CS0_CS2_DV;
+		
+			case(BANK_PRESENT_CS0_CS2_CS3_CS4):
+				return DDR_SDRAM_EXT_MODE_CS0_CS2_DV;
+		
+			default:
+				mvOsPrintf("sdramExtModeRegCalc: Invalid DRAM bank presence\n");
+				return -1;
+		} 
+	}
+	return 0;
+}
+
+/*******************************************************************************
+* dunitCtrlLowRegCalc - Calculate sdram dunit control low register
+*
+* DESCRIPTION: Calculate sdram dunit control low register optimized value based
+*			on the bank info parameters and the minCas.
+*
+* INPUT:
+*	pBankInfo - sdram bank parameters
+*	minCas	  - minimum CAS supported. 
+*
+* OUTPUT:
+*       None
+*
+* RETURN:
+*       sdram dunit control low reg value.
+*
+*******************************************************************************/
+static MV_U32 dunitCtrlLowRegCalc(MV_DRAM_BANK_INFO *pBankInfo, MV_U32 minCas)
+{
+	MV_U32 dunitCtrlLow;
+	
+	dunitCtrlLow = MV_REG_READ(SDRAM_DUNIT_CTRL_REG);
+	
+	/* Clear StBurstDel field */
+	dunitCtrlLow &= ~SDRAM_ST_BURST_DEL_MASK;
+	
+#ifdef MV_88W8660
+	/* Clear address/control output timing field */
+	dunitCtrlLow &= ~SDRAM_CTRL_POS_RISE;
+#endif /* MV_88W8660 */
+
+	DB(mvOsPrintf("Dram: dunitCtrlLowRegCalc\n"));
+	
+	/* For proper sample of read data set the Dunit Control register's      */
+	/* stBurstDel bits [27:24]                                              */
+			/********-********-********-********-********-*********
+			* CL=1.5 |  CL=2  | CL=2.5 |  CL=3  |  CL=4  |  CL=5  *
+			*********-********-********-********-********-*********
+Not Reg.	*  0011  |  0011  |  0100  |  0100  |  0101  |  TBD   *
+			*********-********-********-********-********-*********
+Registered	*  0100  |  0100  |  0101  |  0101  |  0110  |  TBD   *
+			*********-********-********-********-********-*********/
+    
+	if (MV_REG_READ(SDRAM_CONFIG_REG) & SDRAM_DTYPE_DDR2)
+	{
+		switch (minCas)
+		{
+			case DDR2_CL_3: 
+					/* registerd DDR SDRAM? */
+				if (pBankInfo->registeredAddrAndControlInputs == MV_TRUE) 		
+					dunitCtrlLow |= 0x5 << SDRAM_ST_BURST_DEL_OFFS;
+				else
+					dunitCtrlLow |= 0x4 << SDRAM_ST_BURST_DEL_OFFS;
+				break;
+			case DDR2_CL_4: 
+				/* registerd DDR SDRAM? */
+				if (pBankInfo->registeredAddrAndControlInputs == MV_TRUE) 		
+					dunitCtrlLow |= 0x6 << SDRAM_ST_BURST_DEL_OFFS;
+				else
+					dunitCtrlLow |= 0x5 << SDRAM_ST_BURST_DEL_OFFS;	
+				break;
+			default:
+				mvOsPrintf("Dram: dunitCtrlLowRegCalc Max. CL out of range %d\n", 
+						   minCas);
+				return -1;
+		}
+	}
+	else    /* DDR1 */
+	{
+		switch (minCas)
+		{
+			case DDR1_CL_1_5: 
+				/* registerd DDR SDRAM? */
+				if (pBankInfo->registeredAddrAndControlInputs == MV_TRUE)
+					dunitCtrlLow |= 0x4 << SDRAM_ST_BURST_DEL_OFFS;
+				else
+					dunitCtrlLow |= 0x3 << SDRAM_ST_BURST_DEL_OFFS;
+				break;
+			case DDR1_CL_2: 
+				/* registerd DDR SDRAM? */
+				if (pBankInfo->registeredAddrAndControlInputs == MV_TRUE)
+					dunitCtrlLow |= 0x4 << SDRAM_ST_BURST_DEL_OFFS;
+				else
+					dunitCtrlLow |= 0x3 << SDRAM_ST_BURST_DEL_OFFS;
+				break;
+			case DDR1_CL_2_5: 
+				/* registerd DDR SDRAM? */
+				if (pBankInfo->registeredAddrAndControlInputs == MV_TRUE)
+					dunitCtrlLow |= 0x5 << SDRAM_ST_BURST_DEL_OFFS;
+				else
+					dunitCtrlLow |= 0x4 << SDRAM_ST_BURST_DEL_OFFS;	
+				break;
+			case DDR1_CL_3: 
+				/* registerd DDR SDRAM? */
+				if (pBankInfo->registeredAddrAndControlInputs == MV_TRUE)
+					dunitCtrlLow |= 0x5 << SDRAM_ST_BURST_DEL_OFFS;
+				else
+					dunitCtrlLow |= 0x4 << SDRAM_ST_BURST_DEL_OFFS;	
+				break;
+			case DDR1_CL_4: 
+				/* registerd DDR SDRAM? */
+				if (pBankInfo->registeredAddrAndControlInputs == MV_TRUE)
+					dunitCtrlLow |= 0x6 << SDRAM_ST_BURST_DEL_OFFS;
+				else
+					dunitCtrlLow |= 0x5 << SDRAM_ST_BURST_DEL_OFFS;	
+				break;
+			default:
+				mvOsPrintf("Dram: dunitCtrlLowRegCalc Max. CL out of range %d\n", 
+						   minCas);
+				return -1;
+	}
+	
+	}
+	DB(mvOsPrintf("Dram: Reg dunit control low = %x\n", dunitCtrlLow ));
+
+	return dunitCtrlLow;
+}  
+                                                                    
+/*******************************************************************************
+* sdramAddrCtrlRegCalc - Calculate sdram address control register
+*
+* DESCRIPTION: Calculate sdram address control register optimized value based
+*			on the bank info parameters and the minCas.
+*
+* INPUT:
+*	pBankInfo - sdram bank parameters
+*
+* OUTPUT:
+*       None
+*
+* RETURN:
+*       sdram address control reg value.
+*
+*******************************************************************************/
+static MV_U32 sdramAddrCtrlRegCalc(MV_DRAM_BANK_INFO *pBankInfo)
+{
+	MV_U32 addrCtrl = 0;
+	
+	/* Set Address Control register static configuration bits */
+	addrCtrl = MV_REG_READ(SDRAM_ADDR_CTRL_REG);
+	
+	/* Set address control default value */
+	addrCtrl |= SDRAM_ADDR_CTRL_DV;  
+	
+	/* Clear DSize field */
+	addrCtrl &= ~SDRAM_DSIZE_MASK;
+	
+	/* Note that density is in MB units */
+	switch (pBankInfo->deviceDensity) 
+	{
+		case 128:                 /* 128 Mbit */
+			DB(mvOsPrintf("DRAM Device Density 128Mbit\n"));
+			addrCtrl |= SDRAM_DSIZE_128Mb;
+			break;
+		case 256:                 /* 256 Mbit */
+			DB(mvOsPrintf("DRAM Device Density 256Mbit\n"));
+			addrCtrl |= SDRAM_DSIZE_256Mb;
+			break;
+		case 512:                /* 512 Mbit */
+			DB(mvOsPrintf("DRAM Device Density 512Mbit\n"));
+			addrCtrl |= SDRAM_DSIZE_512Mb;
+			break;
+		default:
+			mvOsPrintf("Dram: sdramAddrCtrl unsupported RAM-Device size %d\n",
+                       pBankInfo->deviceDensity);
+			return -1;
+	}
+     
+	/* SDRAM address control */
+	DB(mvOsPrintf("Dram: setting sdram address control with: %x \n", addrCtrl));
+
+	return addrCtrl;
+}
+
+/*******************************************************************************
+* sdramTimeCtrlLowRegCalc - Calculate sdram timing control low register
+*
+* DESCRIPTION: 
+*       This function calculates sdram timing control low register 
+*       optimized value based on the bank info parameters and the minCas.
+*
+* INPUT:
+*	    pBankInfo - sdram bank parameters
+*       busClk    - Bus clock
+*
+* OUTPUT:
+*       None
+*
+* RETURN:
+*       sdram timinf control low reg value.
+*
+*******************************************************************************/
+static MV_U32 sdramTimeCtrlLowRegCalc(MV_DRAM_BANK_INFO *pBankInfo, 
+                                                MV_U32 minCas, MV_U32 busClk)
+{
+	MV_U32 tRp  = 0;
+	MV_U32 tRrd = 0;
+	MV_U32 tRcd = 0;
+	MV_U32 tRas = 0;
+	MV_U32 tWr  = 0;
+	MV_U32 tWtr = 0;
+	MV_U32 tRtp = 0;
+	
+	MV_U32 bankNum;
+	
+	busClk = busClk / 1000000;    /* In MHz */
+	
+	/* Scan all DRAM banks to find maximum timing values */
+	for (bankNum = 0; bankNum < MV_DRAM_MAX_CS; bankNum++)
+	{
+		tRp  = MV_MAX(tRp,  pBankInfo[bankNum].minRowPrechargeTime);
+		tRrd = MV_MAX(tRrd, pBankInfo[bankNum].minRowActiveToRowActive);
+		tRcd = MV_MAX(tRcd, pBankInfo[bankNum].minRasToCasDelay);
+		tRas = MV_MAX(tRas, pBankInfo[bankNum].minRasPulseWidth);
+	}
+	
+	/* Extract timing (in ns) from SPD value. We ignore the tenth ns part.  */
+	/* by shifting the data two bits right.                                 */
+	tRp  = tRp  >> 2;    /* For example 0x50 -> 20ns                        */
+	tRrd = tRrd >> 2;
+	tRcd = tRcd >> 2;
+	
+	/* Extract clock cycles from time parameter. We need to round up        */
+	tRp  = ((busClk * tRp)  / 1000) + (((busClk * tRp)  % 1000) ? 1 : 0);
+	/* Micron work around for 133MHz */
+	if (busClk == 133)
+		tRp += 1;
+	DB(mvOsPrintf("Dram  Timing Low: tRp = %d ", tRp));
+	tRrd = ((busClk * tRrd) / 1000) + (((busClk * tRrd) % 1000) ? 1 : 0);
+	/* JEDEC min reqeirments tRrd = 2 */
+	if (tRrd < 2)
+		tRrd = 2;
+	DB(mvOsPrintf("tRrd = %d ", tRrd));
+	tRcd = ((busClk * tRcd) / 1000) + (((busClk * tRcd) % 1000) ? 1 : 0);
+	DB(mvOsPrintf("tRcd = %d ", tRcd));
+	tRas = ((busClk * tRas) / 1000) + (((busClk * tRas) % 1000) ? 1 : 0);
+	DB(mvOsPrintf("tRas = %d ", tRas));
+	
+	/* tWr and tWtr is different for DDR1 and DDR2. tRtp is only for DDR2   */
+	if (MV_REG_READ(SDRAM_CONFIG_REG) & SDRAM_DTYPE_DDR2)
+	{
+		/* Scan all DRAM banks to find maximum timing values */
+		for (bankNum = 0; bankNum < MV_DRAM_MAX_CS; bankNum++)
+		{
+			tWr  = MV_MAX(tWr,  pBankInfo[bankNum].minWriteRecoveryTime);
+			tWtr = MV_MAX(tWtr, pBankInfo[bankNum].minWriteToReadCmdDelay);
+			tRtp = MV_MAX(tRtp, pBankInfo[bankNum].minReadToPrechCmdDelay);
+		}
+		
+		/* Extract timing (in ns) from SPD value. We ignore the tenth ns    */
+		/* part by shifting the data two bits right.                        */
+		tWr  = tWr  >> 2;    /* For example 0x50 -> 20ns                    */
+		tWtr = tWtr >> 2;
+		tRtp = tRtp >> 2;
+	
+		/* Extract clock cycles from time parameter. We need to round up    */
+		tWr  = ((busClk * tWr)  / 1000) + (((busClk * tWr)  % 1000) ? 1 : 0);
+		DB(mvOsPrintf("tWr = %d ", tWr));
+		tWtr = ((busClk * tWtr) / 1000) + (((busClk * tWtr) % 1000) ? 1 : 0);
+		/* JEDEC min reqeirments tWtr = 2 */
+		if (tWtr < 2)
+			tWtr = 2;
+		DB(mvOsPrintf("tWtr = %d ", tWtr));
+		tRtp = ((busClk * tRtp) / 1000) + (((busClk * tRtp) % 1000) ? 1 : 0);
+		/* JEDEC min reqeirments tRtp = 2 */
+		if (tRtp < 2)
+			tRtp = 2;
+		DB(mvOsPrintf("tRtp = %d ", tRtp));
+	}
+	else
+	{    
+		tWr  = ((busClk*SDRAM_TWR) / 1000) + (((busClk*SDRAM_TWR) % 1000)?1:0);
+		
+		if ((200 == busClk) || ((100 == busClk) && (DDR1_CL_1_5 == minCas)))
+		{
+			tWtr = 2;
+		}
+		else
+		{
+			tWtr = 1;
+		}
+		
+		tRtp = 2; /* Must be set to 0x1 (two cycles) when using DDR1 */
+	}
+	
+	DB(mvOsPrintf("tWtr = %d\n", tWtr));
+	
+	/* Note: value of 0 in register means one cycle, 1 means two and so on  */
+	return (((tRp  - 1) << SDRAM_TRP_OFFS)	|
+			((tRrd - 1) << SDRAM_TRRD_OFFS)	|
+			((tRcd - 1) << SDRAM_TRCD_OFFS)	|
+			((tRas - 1) << SDRAM_TRAS_OFFS)	|
+			((tWr  - 1) << SDRAM_TWR_OFFS)	|
+			((tWtr - 1) << SDRAM_TWTR_OFFS)	|
+			((tRtp - 1) << SDRAM_TRTP_OFFS));
+}
+
+/*******************************************************************************
+* sdramTimeCtrlHighRegCalc - Calculate sdram timing control high register
+*
+* DESCRIPTION: 
+*       This function calculates sdram timing control high register 
+*       optimized value based on the bank info parameters and the bus clock.
+*
+* INPUT:
+*	    pBankInfo - sdram bank parameters
+*       busClk    - Bus clock
+*
+* OUTPUT:
+*       None
+*
+* RETURN:
+*       sdram timinf control high reg value.
+*
+*******************************************************************************/
+static MV_U32 sdramTimeCtrlHighRegCalc(MV_DRAM_BANK_INFO *pBankInfo, 
+                                                                MV_U32 busClk)
+{
+	MV_U32 tRfc;
+	MV_U32 timeNs = 0;
+	int bankNum;
+	MV_U32 sdramTw2wCyc = 0;
+	
+	busClk = busClk / 1000000;    /* In MHz */
+	
+	/* tRfc is different for DDR1 and DDR2. */
+	if (MV_REG_READ(SDRAM_CONFIG_REG) & SDRAM_DTYPE_DDR2)
+	{
+		MV_U32 bankNum;
+	
+		/* Scan all DRAM banks to find maximum timing values */
+		for (bankNum = 0; bankNum < MV_DRAM_MAX_CS; bankNum++)
+			timeNs = MV_MAX(timeNs,  pBankInfo[bankNum].minRefreshToActiveCmd);
+	}
+	else
+	{
+		if (pBankInfo[0].deviceDensity == _1G)
+		{
+			timeNs = SDRAM_TRFC_1G;
+		}
+		else
+		{
+			if (200 == busClk)
+			{
+				timeNs = SDRAM_TRFC_64_512M_AT_200MHZ;
+			}
+			else
+			{
+				timeNs = SDRAM_TRFC_64_512M;
+			}
+		}
+	}
+	
+	tRfc = ((busClk * timeNs)  / 1000) + (((busClk * timeNs)  % 1000) ? 1 : 0);
+	
+	DB(mvOsPrintf("Dram  Timing High: tRfc = %d\n", tRfc));
+
+	
+	/* Represent the populate banks in binary form */
+	for(bankNum = 0; bankNum < MV_DRAM_MAX_CS; bankNum++)
+	{
+		if (0 != pBankInfo[bankNum].size)
+			sdramTw2wCyc++;
+	}
+
+	/* If we have more the 1 bank then we need the TW2W in 1 for ODT switch */	
+	if (sdramTw2wCyc > 1)
+		sdramTw2wCyc = 1;
+	else
+		sdramTw2wCyc = 0;
+
+	/* Note: value of 0 in register means one cycle, 1 means two and so on  */
+	return ((((tRfc - 1) & SDRAM_TRFC_MASK)	<< SDRAM_TRFC_OFFS)		|
+			((SDRAM_TR2R_CYC - 1)			<< SDRAM_TR2R_OFFS)		|
+			((SDRAM_TR2WW2R_CYC - 1)		<< SDRAM_TR2W_W2R_OFFS)	|
+			(((tRfc - 1) >> 4)				<< SDRAM_TRFC_EXT_OFFS)	|
+			(sdramTw2wCyc					<< SDRAM_TW2W_OFFS));
+	
+}
+
+/*******************************************************************************
+* sdramDDr2OdtConfig - Set DRAM DDR2 On Die Termination registers.
+*
+* DESCRIPTION: 
+*       This function config DDR2 On Die Termination (ODT) registers.
+*	ODT configuration is done according to DIMM presence:
+*	
+*       Presence	  Ctrl Low    Ctrl High  Dunit Ctrl   Ext Mode  
+*	CS0	         0x84210000  0x00000000  0x0000780F  0x00000440 
+*	CS0+CS1          0x84210000  0x00000000  0x0000780F  0x00000440 
+*	CS0+CS2	    	 0x030C030C  0x00000000  0x0000740F  0x00000404 
+*	CS0+CS1+CS2	 0x030C030C  0x00000000  0x0000740F  0x00000404 
+*	CS0+CS2+CS3	 0x030C030C  0x00000000  0x0000740F  0x00000404 
+*	CS0+CS1+CS2+CS3  0x030C030C  0x00000000  0x0000740F  0x00000404 
+*		
+* INPUT:
+*		pBankInfo - bank info parameters.
+*
+* OUTPUT:
+*       None
+*
+* RETURN:
+*       None
+*******************************************************************************/
+static void sdramDDr2OdtConfig(MV_DRAM_BANK_INFO *pBankInfo)
+{
+	MV_U32 populateBanks = 0;
+	MV_U32 odtCtrlLow, odtCtrlHigh, dunitOdtCtrl;
+	int bankNum;
+	
+	/* Represent the populate banks in binary form */
+	for(bankNum = 0; bankNum < MV_DRAM_MAX_CS; bankNum++)
+	{
+		if (0 != pBankInfo[bankNum].size)
+		{
+				populateBanks |= (1 << bankNum);
+			}
+		}
+	
+	switch(populateBanks)
+	{
+		case(BANK_PRESENT_CS0):
+			odtCtrlLow   = DDR2_ODT_CTRL_LOW_CS0_DV;
+			odtCtrlHigh  = DDR2_ODT_CTRL_HIGH_CS0_DV;
+			dunitOdtCtrl = DDR2_DUNIT_ODT_CTRL_CS0_DV;
+			break;
+		case(BANK_PRESENT_CS0_CS1):
+			odtCtrlLow   = DDR2_ODT_CTRL_LOW_CS0_DV;
+			odtCtrlHigh  = DDR2_ODT_CTRL_HIGH_CS0_DV;
+			dunitOdtCtrl = DDR2_DUNIT_ODT_CTRL_CS0_DV;
+			break;
+		case(BANK_PRESENT_CS0_CS2):
+			odtCtrlLow   = DDR2_ODT_CTRL_LOW_CS0_CS2_DV;
+			odtCtrlHigh  = DDR2_ODT_CTRL_HIGH_CS0_CS2_DV;
+			dunitOdtCtrl = DDR2_DUNIT_ODT_CTRL_CS0_CS2_DV;
+			break;
+		case(BANK_PRESENT_CS0_CS1_CS2):
+			odtCtrlLow   = DDR2_ODT_CTRL_LOW_CS0_CS2_DV;
+			odtCtrlHigh  = DDR2_ODT_CTRL_HIGH_CS0_CS2_DV;
+			dunitOdtCtrl = DDR2_DUNIT_ODT_CTRL_CS0_CS2_DV;
+			break;
+		case(BANK_PRESENT_CS0_CS2_CS3):
+			odtCtrlLow   = DDR2_ODT_CTRL_LOW_CS0_CS2_DV;
+			odtCtrlHigh  = DDR2_ODT_CTRL_HIGH_CS0_CS2_DV;
+			dunitOdtCtrl = DDR2_DUNIT_ODT_CTRL_CS0_CS2_DV;
+			break;
+		case(BANK_PRESENT_CS0_CS2_CS3_CS4):
+			odtCtrlLow   = DDR2_ODT_CTRL_LOW_CS0_CS2_DV;
+			odtCtrlHigh  = DDR2_ODT_CTRL_HIGH_CS0_CS2_DV;
+			dunitOdtCtrl = DDR2_DUNIT_ODT_CTRL_CS0_CS2_DV;
+			break;
+		default:
+			mvOsPrintf("sdramDDr2OdtConfig: Invalid DRAM bank presence\n");
+			return;
+	} 
+	MV_REG_WRITE(DRAM_BUF_REG7, odtCtrlLow);
+	MV_REG_WRITE(DRAM_BUF_REG8, odtCtrlHigh);
+	MV_REG_WRITE(DRAM_BUF_REG9, dunitOdtCtrl);
+	return;
+}
+#endif /* defined(MV_INC_BOARD_DDIM) */
+
+/*******************************************************************************
+* mvDramIfWinSet - Set DRAM interface address decode window
+*
+* DESCRIPTION: 
+*       This function sets DRAM interface address decode window.
+*
+* INPUT:
+*	    target      - System target. Use only SDRAM targets.
+*       pAddrDecWin - SDRAM address window structure.
+*
+* OUTPUT:
+*       None
+*
+* RETURN:
+*       MV_BAD_PARAM if parameters are invalid or window is invalid, MV_OK
+*       otherwise.
+*******************************************************************************/
+MV_STATUS mvDramIfWinSet(MV_TARGET target, MV_DRAM_DEC_WIN *pAddrDecWin)
+{
+	MV_U32 baseReg=0,sizeReg=0;
+	MV_U32 baseToReg=0 , sizeToReg=0;
+
+    /* Check parameters */
+	if (!MV_TARGET_IS_DRAM(target))
+	{
+		mvOsPrintf("mvDramIfWinSet: target %d is not SDRAM\n", target);
+		return MV_BAD_PARAM;
+	}
+
+    /* Check if the requested window overlaps with current enabled windows	*/
+    if (MV_TRUE == sdramIfWinOverlap(target, &pAddrDecWin->addrWin))
+	{
+        mvOsPrintf("mvDramIfWinSet: ERR. Target %d overlaps\n", target);
+		return MV_BAD_PARAM;
+	}
+
+	/* check if address is aligned to the size */
+	if(MV_IS_NOT_ALIGN(pAddrDecWin->addrWin.baseLow, pAddrDecWin->addrWin.size))
+	{
+		mvOsPrintf("mvDramIfWinSet:Error setting DRAM interface window %d."\
+				   "\nAddress 0x%08x is unaligned to size 0x%x.\n",
+                   target, 
+				   pAddrDecWin->addrWin.baseLow,
+				   pAddrDecWin->addrWin.size);
+		return MV_ERROR;
+	}
+
+	/* read base register*/
+	baseReg = MV_REG_READ(SDRAM_BASE_ADDR_REG(target));
+
+	/* read size register */
+	sizeReg = MV_REG_READ(SDRAM_SIZE_REG(target));
+
+	/* BaseLow[31:16] => base register [31:16]		*/
+	baseToReg = pAddrDecWin->addrWin.baseLow & SCBAR_BASE_MASK;
+
+	/* Write to address decode Base Address Register                  */
+	baseReg &= ~SCBAR_BASE_MASK;
+	baseReg |= baseToReg;
+
+	/* Translate the given window size to register format			*/
+	sizeToReg = ctrlSizeToReg(pAddrDecWin->addrWin.size, SCSR_SIZE_ALIGNMENT);
+
+	/* Size parameter validity check.                                   */
+	if (-1 == sizeToReg)
+	{
+		mvOsPrintf("mvCtrlAddrDecToReg: ERR. Win %d size invalid.\n",target);
+		return MV_BAD_PARAM;
+	}
+
+	/* set size */
+	sizeReg &= ~SCSR_SIZE_MASK;
+	/* Size is located at upper 16 bits */
+	sizeReg |= (sizeToReg << SCSR_SIZE_OFFS);
+
+	/* enable/Disable */
+	if (MV_TRUE == pAddrDecWin->enable)
+	{
+		sizeReg |= SCSR_WIN_EN;
+	}
+	else
+	{
+		sizeReg &= ~SCSR_WIN_EN;
+	}
+
+	/* 3) Write to address decode Base Address Register                   */
+	MV_REG_WRITE(SDRAM_BASE_ADDR_REG(target), baseReg);
+
+	/* Write to address decode Size Register                        	*/
+	MV_REG_WRITE(SDRAM_SIZE_REG(target), sizeReg);
+	
+	return MV_OK;
+}
+/*******************************************************************************
+* mvDramIfWinGet - Get DRAM interface address decode window
+*
+* DESCRIPTION: 
+*       This function gets DRAM interface address decode window.
+*
+* INPUT:
+*	    target - System target. Use only SDRAM targets.
+*
+* OUTPUT:
+*       pAddrDecWin - SDRAM address window structure.
+*
+* RETURN:
+*       MV_BAD_PARAM if parameters are invalid or window is invalid, MV_OK
+*       otherwise.
+*******************************************************************************/
+MV_STATUS mvDramIfWinGet(MV_TARGET target, MV_DRAM_DEC_WIN *pAddrDecWin)
+{
+	MV_U32 baseReg,sizeReg;
+	MV_U32 sizeRegVal;
+
+	/* Check parameters */
+	if (!MV_TARGET_IS_DRAM(target))
+	{
+		mvOsPrintf("mvDramIfWinGet: target %d is Illigal\n", target);
+		return MV_ERROR;
+	}
+
+	/* Read base and size registers */
+	sizeReg = MV_REG_READ(SDRAM_SIZE_REG(target));
+	baseReg = MV_REG_READ(SDRAM_BASE_ADDR_REG(target));
+
+	sizeRegVal = (sizeReg & SCSR_SIZE_MASK) >> SCSR_SIZE_OFFS;
+
+	pAddrDecWin->addrWin.size = ctrlRegToSize(sizeRegVal,
+											 SCSR_SIZE_ALIGNMENT);
+
+    /* Check if ctrlRegToSize returned OK */
+	if (-1 == pAddrDecWin->addrWin.size)
+	{
+		mvOsPrintf("mvDramIfWinGet: size of target %d is Illigal\n", target);
+		return MV_ERROR;
+	}
+
+	/* Extract base address						*/
+	/* Base register [31:16] ==> baseLow[31:16] 		*/
+	pAddrDecWin->addrWin.baseLow = baseReg & SCBAR_BASE_MASK;
+
+	pAddrDecWin->addrWin.baseHigh =  0;
+
+
+	if (sizeReg & SCSR_WIN_EN)
+	{
+		pAddrDecWin->enable = MV_TRUE;
+	}
+	else
+	{
+		pAddrDecWin->enable = MV_FALSE;			
+	}
+
+	return MV_OK;
+}
+/*******************************************************************************
+* mvDramIfWinEnable - Enable/Disable SDRAM address decode window
+*
+* DESCRIPTION: 
+*		This function enable/Disable SDRAM address decode window.
+*
+* INPUT:
+*	    target - System target. Use only SDRAM targets.
+*
+* OUTPUT:
+*		None.
+*
+* RETURN:
+*		MV_ERROR in case function parameter are invalid, MV_OK otherewise.
+*
+*******************************************************************************/
+MV_STATUS mvDramIfWinEnable(MV_TARGET target,MV_BOOL enable)
+{
+	MV_DRAM_DEC_WIN 	addrDecWin;
+
+	/* Check parameters */
+	if (!MV_TARGET_IS_DRAM(target))
+	{
+		mvOsPrintf("mvDramIfWinEnable: target %d is Illigal\n", target);
+		return MV_ERROR;
+	}
+
+	if (enable == MV_TRUE) 
+	{   /* First check for overlap with other enabled windows				*/
+		if (MV_OK != mvDramIfWinGet(target, &addrDecWin))
+		{
+			mvOsPrintf("mvDramIfWinEnable:ERR. Getting target %d failed.\n", 
+                                                                        target);
+			return MV_ERROR;
+		}
+		/* Check for overlapping */
+		if (MV_FALSE == sdramIfWinOverlap(target, &(addrDecWin.addrWin)))
+		{
+			/* No Overlap. Enable address decode winNum window              */
+			MV_REG_BIT_SET(SDRAM_SIZE_REG(target), SCSR_WIN_EN);
+		}
+		else
+		{   /* Overlap detected	*/
+			mvOsPrintf("mvDramIfWinEnable: ERR. Target %d overlap detect\n",
+                                                                        target);
+			return MV_ERROR;
+		}
+	}
+	else
+	{   /* Disable address decode winNum window                             */
+		MV_REG_BIT_RESET(SDRAM_SIZE_REG(target), SCSR_WIN_EN);
+	}
+
+	return MV_OK;
+}
+
+/*******************************************************************************
+* sdramIfWinOverlap - Check if an address window overlap an SDRAM address window
+*
+* DESCRIPTION:
+*		This function scan each SDRAM address decode window to test if it 
+*		overlapps the given address windoow 
+*
+* INPUT:
+*       target      - SDRAM target where the function skips checking.
+*       pAddrDecWin - The tested address window for overlapping with 
+*					  SDRAM windows.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_TRUE if the given address window overlaps any enabled address
+*       decode map, MV_FALSE otherwise.
+*
+*******************************************************************************/
+static MV_BOOL sdramIfWinOverlap(MV_TARGET target, MV_ADDR_WIN *pAddrWin)
+{
+	MV_TARGET	targetNum;
+	MV_DRAM_DEC_WIN 	addrDecWin;
+	
+	for(targetNum = SDRAM_CS0; targetNum < MV_DRAM_MAX_CS ; targetNum++)
+	{
+		/* don't check our winNum or illegal targets */
+		if (targetNum == target)
+		{
+			continue;
+		}
+		
+		/* Get window parameters 	*/
+		if (MV_OK != mvDramIfWinGet(targetNum, &addrDecWin))
+		{
+			mvOsPrintf("sdramIfWinOverlap: ERR. TargetWinGet failed\n");
+			return MV_ERROR;
+		}
+	
+		/* Do not check disabled windows	*/
+		if (MV_FALSE == addrDecWin.enable)
+		{
+			continue;
+		}
+	
+		if(MV_TRUE == ctrlWinOverlapTest(pAddrWin, &addrDecWin.addrWin))
+		{                    
+			mvOsPrintf(
+			"sdramIfWinOverlap: Required target %d overlap winNum %d\n", 
+			target, targetNum);
+			return MV_TRUE;           
+		}
+	}
+	
+	return MV_FALSE;
+}
+
+/*******************************************************************************
+* mvDramIfBankSizeGet - Get DRAM interface bank size.
+*
+* DESCRIPTION:
+*       This function returns the size of a given DRAM bank.
+*
+* INPUT:
+*       bankNum - Bank number.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       DRAM bank size. If bank is disabled the function return '0'. In case 
+*		or paramter is invalid, the function returns -1.
+*
+*******************************************************************************/
+MV_32 mvDramIfBankSizeGet(MV_U32 bankNum)
+{
+    MV_DRAM_DEC_WIN 	addrDecWin;
+	
+	/* Check parameters */
+	if (!MV_TARGET_IS_DRAM(bankNum))
+	{
+		mvOsPrintf("mvDramIfBankBaseGet: bankNum %d is invalid\n", bankNum);
+		return -1;
+	}
+	/* Get window parameters 	*/
+	if (MV_OK != mvDramIfWinGet(bankNum, &addrDecWin))
+	{
+		mvOsPrintf("sdramIfWinOverlap: ERR. TargetWinGet failed\n");
+		return -1;
+	}
+	
+	if (MV_TRUE == addrDecWin.enable)
+	{
+		return addrDecWin.addrWin.size;
+	}
+	else
+	{
+		return 0;
+	}
+}
+
+
+/*******************************************************************************
+* mvDramIfSizeGet - Get DRAM interface total size.
+*
+* DESCRIPTION:
+*       This function get the DRAM total size.
+*
+* INPUT:
+*       None.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       DRAM total size. In case or paramter is invalid, the function 
+*		returns -1.
+*
+*******************************************************************************/
+MV_32 mvDramIfSizeGet(MV_VOID)
+{
+	MV_U32 totalSize = 0, bankSize = 0, bankNum;
+	
+	for(bankNum = 0; bankNum < MV_DRAM_MAX_CS; bankNum++)
+	{
+		bankSize = mvDramIfBankSizeGet(bankNum);
+
+		if (-1 == bankSize)
+		{
+			mvOsPrintf("Dram: mvDramIfSizeGet error with bank %d \n",bankNum);
+			return -1;
+		}
+		else
+		{
+			totalSize += bankSize;
+		}
+	}
+	
+	DB(mvOsPrintf("Dram: Total DRAM size is 0x%x \n",totalSize));
+	
+	return totalSize;
+}
+
+/*******************************************************************************
+* mvDramIfBankBaseGet - Get DRAM interface bank base.
+*
+* DESCRIPTION:
+*       This function returns the 32 bit base address of a given DRAM bank.
+*
+* INPUT:
+*       bankNum - Bank number.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       DRAM bank size. If bank is disabled or paramter is invalid, the 
+*		function returns -1.
+*
+*******************************************************************************/
+MV_32 mvDramIfBankBaseGet(MV_U32 bankNum)
+{
+    MV_DRAM_DEC_WIN 	addrDecWin;
+	
+	/* Check parameters */
+	if (!MV_TARGET_IS_DRAM(bankNum))
+	{
+		mvOsPrintf("mvDramIfBankBaseGet: bankNum %d is invalid\n", bankNum);
+		return -1;
+	}
+	/* Get window parameters 	*/
+	if (MV_OK != mvDramIfWinGet(bankNum, &addrDecWin))
+	{
+		mvOsPrintf("sdramIfWinOverlap: ERR. TargetWinGet failed\n");
+		return -1;
+	}
+	
+	if (MV_TRUE == addrDecWin.enable)
+	{
+		return addrDecWin.addrWin.baseLow;
+	}
+	else
+	{
+		return -1;
+	}
+}
+
+
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/ddr1_2/mvDramIf.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/ddr1_2/mvDramIf.h
new file mode 100644
index 0000000..8bfa3e8
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/ddr1_2/mvDramIf.h
@@ -0,0 +1,179 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+
+#ifndef __INCmvDramIfh
+#define __INCmvDramIfh
+
+/* includes */
+#include "ddr1_2/mvDramIfRegs.h"
+#include "ddr1_2/mvDramIfConfig.h"
+#include "ctrlEnv/mvCtrlEnvLib.h"
+
+/* defines  */
+/* DRAM Timing parameters */
+#define SDRAM_TWR                    15  /* ns tWr */
+#define SDRAM_TRFC_64_512M_AT_200MHZ 70  /* ns tRfc for dens 64-512 @ 200MHz */
+#define SDRAM_TRFC_64_512M           75  /* ns tRfc for dens 64-512          */
+#define SDRAM_TRFC_1G                120 /* ns tRfc for dens 1GB             */
+#define SDRAM_TR2R_CYC               1   /* cycle for tR2r                   */
+#define SDRAM_TR2WW2R_CYC            1   /* cycle for tR2wW2r                */
+
+/* typedefs */
+
+/* enumeration for memory types */
+typedef enum _mvMemoryType
+{
+    MEM_TYPE_SDRAM,
+    MEM_TYPE_DDR1,
+    MEM_TYPE_DDR2
+}MV_MEMORY_TYPE;
+
+/* enumeration for DDR1 supported CAS Latencies */
+typedef enum _mvDimmDdr1Cas
+{
+    DDR1_CL_1_5  = 0x02, 
+    DDR1_CL_2    = 0x04, 
+    DDR1_CL_2_5  = 0x08, 
+    DDR1_CL_3    = 0x10, 
+    DDR1_CL_4    = 0x40, 
+    DDR1_CL_FAULT
+} MV_DIMM_DDR1_CAS;
+
+/* enumeration for DDR2 supported CAS Latencies */
+typedef enum _mvDimmDdr2Cas
+{
+    DDR2_CL_3    = 0x08, 
+    DDR2_CL_4    = 0x10, 
+    DDR2_CL_5    = 0x20, 
+    DDR2_CL_FAULT
+} MV_DIMM_DDR2_CAS;
+
+
+typedef struct _mvDramBankInfo
+{
+    MV_MEMORY_TYPE  memoryType; 	/* DDR1, DDR2 or SDRAM */
+
+    /* DIMM dimensions */
+    MV_U32  numOfRowAddr;
+    MV_U32  numOfColAddr;
+    MV_U32  dataWidth;
+    MV_U32  errorCheckType;             /* ECC , PARITY..*/
+    MV_U32  sdramWidth;                 /* 4,8,16 or 32 */
+    MV_U32  errorCheckDataWidth;        /* 0 - no, 1 - Yes */
+    MV_U32  burstLengthSupported;
+    MV_U32  numOfBanksOnEachDevice;
+    MV_U32  suportedCasLatencies;
+    MV_U32  refreshInterval;
+
+    /* DIMM timing parameters */
+    MV_U32  minCycleTimeAtMaxCasLatPs;	
+    MV_U32  minCycleTimeAtMaxCasLatMinus1Ps;
+    MV_U32  minCycleTimeAtMaxCasLatMinus2Ps;
+	MV_U32  minRowPrechargeTime;
+	MV_U32  minRowActiveToRowActive;
+	MV_U32  minRasToCasDelay;
+	MV_U32  minRasPulseWidth;
+    MV_U32  minWriteRecoveryTime;   /* DDR2 only */
+    MV_U32  minWriteToReadCmdDelay; /* DDR2 only */
+    MV_U32  minReadToPrechCmdDelay; /* DDR2 only */
+    MV_U32  minRefreshToActiveCmd;  /* DDR2 only */
+                      
+    /* Parameters calculated from the extracted DIMM information */
+    MV_U32  size;
+    MV_U32  deviceDensity;           	/* 16,64,128,256 or 512 Mbit */
+    MV_U32  numberOfDevices;
+
+    /* DIMM attributes (MV_TRUE for yes) */
+    MV_BOOL registeredAddrAndControlInputs;
+     
+}MV_DRAM_BANK_INFO;
+
+/* This structure describes CPU interface address decode window               */
+typedef struct _mvDramIfDecWin 
+{
+	MV_ADDR_WIN   addrWin;    /* An address window*/
+	MV_BOOL       enable;     /* Address decode window is enabled/disabled    */
+}MV_DRAM_DEC_WIN;
+
+#include "ddr1_2/mvDram.h"
+
+/* mvDramIf.h API list */
+MV_VOID   mvDramIfBasicAsmInit(MV_VOID);
+MV_STATUS mvDramIfDetect(MV_U32 forcedCl);
+MV_VOID   _mvDramIfConfig(MV_VOID);
+
+MV_STATUS mvDramIfWinSet(MV_TARGET target, MV_DRAM_DEC_WIN *pAddrDecWin);
+MV_STATUS mvDramIfWinGet(MV_TARGET target, MV_DRAM_DEC_WIN *pAddrDecWin);
+MV_STATUS mvDramIfWinEnable(MV_TARGET target,MV_BOOL enable);
+MV_32 mvDramIfBankSizeGet(MV_U32 bankNum);
+MV_32 mvDramIfBankBaseGet(MV_U32 bankNum);
+MV_32 mvDramIfSizeGet(MV_VOID);
+
+#if 0
+MV_STATUS mvDramIfMbusCtrlSet(MV_XBAR_TARGET *pPizzaArbArray);
+MV_STATUS mvDramIfMbusToutSet(MV_U32 timeout, MV_BOOL enable);
+#endif
+
+#endif /* __INCmvDramIfh */
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/ddr1_2/mvDramIfBasicInit.S b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/ddr1_2/mvDramIfBasicInit.S
new file mode 100644
index 0000000..f2a9365
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/ddr1_2/mvDramIfBasicInit.S
@@ -0,0 +1,988 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or
+modify this File in accordance with the terms and conditions of the General
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is
+available along with the File in the license.txt file or by writing to the Free
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt.
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY
+DISCLAIMED.  The GPL License provides additional details about this warranty
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or
+modify this File under the following licensing terms.
+Redistribution and use in source and binary forms, with or without modification,
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer.
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution.
+
+    *   Neither the name of Marvell nor the names of its contributors may be
+        used to endorse or promote products derived from this software without
+        specific prior written permission.
+
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+#define MV_ASMLANGUAGE
+#include "mvSysHwConfig.h"
+#include "mvOsAsm.h"
+#include "mvBoardEnvSpec.h"
+#include "mvCpuIfRegs.h"
+#include "mvDramIfConfig.h"
+#include "mvDramIfRegs.h"
+#include "pex/mvPexRegs.h"
+#include "pci/mvPciRegs.h"
+#include "mvCtrlEnvSpec.h"
+#include "mvCtrlEnvAsm.h"
+#include "cpu/mvCpuArm.h"
+#include "mvCommon.h"
+
+/* defines */
+
+#if !defined(MV_INC_BOARD_DDIM)
+.globl dramBoot1
+dramBoot1:
+        .word   0
+
+/******************************************************************************
+*
+*
+*
+*
+*******************************************************************************/
+#if defined(DB_PRPMC) || defined(DB_PEX_PCI) || defined(DB_MNG)
+
+/* PEX_PCI and PRPMC boards 256 MB*/
+#define STATIC_SDRAM0_BANK0_SIZE	     	0x0fff0001
+#define STATIC_SDRAM_CONFIG	     		0x03248400
+#define STATIC_SDRAM_MODE	     		0x62
+#define STATIC_DUNIT_CTRL_LOW	     		0x4041000
+#define STATIC_SDRAM_ADDR_CTRL	     		0x00000020
+#define STATIC_SDRAM_TIME_CTRL_LOW     		0x11602220
+#define STATIC_SDRAM_TIME_CTRL_HI	     	0x0000030F
+#define STATIC_SDRAM_ODT_CTRL_LOW	     	0x0
+#define STATIC_SDRAM_ODT_CTRL_HI	     	0x0
+#define STATIC_SDRAM_DUNIT_ODT_CTRL    		0x0
+#define STATIC_SDRAM_EXT_MODE          		0x0
+
+#elif defined(DB_FPGA)
+
+/* FPGA DC boards 256 MB*/
+#define STATIC_SDRAM0_BANK0_SIZE	     	0x0fff0001
+#define STATIC_SDRAM_CONFIG	     		0x03208400	/* 32bit */
+#define STATIC_SDRAM_MODE	     		0x22
+#define STATIC_DUNIT_CTRL_LOW	     		0x03041000
+#define STATIC_SDRAM_ADDR_CTRL	     		0x00000020
+#define STATIC_SDRAM_TIME_CTRL_LOW     		0x11112220
+#define STATIC_SDRAM_TIME_CTRL_HI	     	0x0000000D
+#define STATIC_SDRAM_ODT_CTRL_LOW	     	0x0
+#define STATIC_SDRAM_ODT_CTRL_HI	     	0x0
+#define STATIC_SDRAM_DUNIT_ODT_CTRL    		0x0
+#define STATIC_SDRAM_EXT_MODE          		0x1
+
+#elif  defined(RD_88F6183GP) || defined(DB_CUSTOMER)
+
+/* Customer 1 DDR2 2 devices 512Mbit by 16 bit */
+#define STATIC_SDRAM0_BANK0_SIZE	     	0x07ff0001
+#define STATIC_SDRAM_CONFIG	     		0x03158400
+#define STATIC_SDRAM_MODE	     		0x452
+#define STATIC_DUNIT_CTRL_LOW	     		0x06041000
+#define STATIC_SDRAM_ADDR_CTRL	     		0x00000020
+#define STATIC_SDRAM_TIME_CTRL_LOW     		0x11912220
+#define STATIC_SDRAM_TIME_CTRL_HI	     	0x00000502
+#define STATIC_SDRAM_ODT_CTRL_LOW	     	0x00010000
+#define STATIC_SDRAM_ODT_CTRL_HI	     	0x00000002
+#define STATIC_SDRAM_DUNIT_ODT_CTRL    		0x00000601
+#define STATIC_SDRAM_EXT_MODE          		0x00000440
+
+
+#elif  defined(RD_88F6183AP)
+
+/* DDR2 1 devices 512Mbit by 16 bit */
+#define STATIC_SDRAM0_BANK0_SIZE	     	0x03ff0001
+#define STATIC_SDRAM_CONFIG	     		0x1f154400
+#define STATIC_SDRAM_MODE	     		0x432
+#define STATIC_DUNIT_CTRL_LOW	     		0x04041000
+#define STATIC_SDRAM_ADDR_CTRL	     		0x00000020
+#define STATIC_SDRAM_TIME_CTRL_LOW     		0x11912220
+#define STATIC_SDRAM_TIME_CTRL_HI	     	0x00000502
+#define STATIC_SDRAM_ODT_CTRL_LOW	     	0x00010000
+#define STATIC_SDRAM_ODT_CTRL_HI	     	0x00000002
+#define STATIC_SDRAM_DUNIT_ODT_CTRL    		0x00000601
+#define STATIC_SDRAM_EXT_MODE          		0x00000440
+
+/* 6082L MARVELL DIMM */
+#elif  defined(DB_88F6082LBP)
+#define STATIC_SDRAM0_BANK0_SIZE	     	0x07ff0001
+#define STATIC_SDRAM_CONFIG	     		0x7f158400
+#define STATIC_SDRAM_MODE	     		0x432
+#define STATIC_DUNIT_CTRL_LOW	     		0x04041040
+#define STATIC_SDRAM_ADDR_CTRL	     		0x00000020
+#define STATIC_SDRAM_TIME_CTRL_LOW     		0x11612220
+#define STATIC_SDRAM_TIME_CTRL_HI	     	0x00000501
+#define STATIC_SDRAM_ODT_CTRL_LOW	     	0x00010000
+#define STATIC_SDRAM_ODT_CTRL_HI	     	0x00000002
+#define STATIC_SDRAM_DUNIT_ODT_CTRL    		0x00000a01
+#define STATIC_SDRAM_EXT_MODE          		0x00000440
+
+#elif  defined(RD_88W8660_AP82S)
+
+/* Shark RD */
+
+#if defined(MV_DRAM_32M)
+#define STATIC_SDRAM0_BANK0_SIZE	     	0x01ff0001
+#define STATIC_SDRAM_ADDR_CTRL	     		0x00000010
+#elif defined(MV_DRAM_16M)
+
+#define STATIC_SDRAM0_BANK0_SIZE	     	0x00ff0001
+#define STATIC_SDRAM_ADDR_CTRL	     		0x00000000
+
+#else
+#error "NO DDR size selected"
+#endif
+
+#define STATIC_SDRAM_CONFIG	     		0x03144400
+#define STATIC_SDRAM_MODE	     		0x62
+#define STATIC_DUNIT_CTRL_LOW	     		0x4041000
+
+#define STATIC_SDRAM_TIME_CTRL_LOW     		0x11602220
+#define STATIC_SDRAM_TIME_CTRL_HI	     	0x0000040b
+#define STATIC_SDRAM_ODT_CTRL_LOW	     	0x0
+#define STATIC_SDRAM_ODT_CTRL_HI	     	0x0
+#define STATIC_SDRAM_DUNIT_ODT_CTRL    		0x0
+#define STATIC_SDRAM_EXT_MODE          		0x0
+
+#elif defined(RD_88W8660)
+
+/* Shark RD */
+#define STATIC_SDRAM0_BANK0_SIZE	     	0x03ff0001
+#define STATIC_SDRAM_CONFIG	     		0x03144400
+#define STATIC_SDRAM_MODE	     		0x62
+#define STATIC_DUNIT_CTRL_LOW	     		0x4041000
+#define STATIC_SDRAM_ADDR_CTRL	     		0x00000010
+#define STATIC_SDRAM_TIME_CTRL_LOW     		0x11602220
+#define STATIC_SDRAM_TIME_CTRL_HI	     	0x0000040b
+#define STATIC_SDRAM_ODT_CTRL_LOW	     	0x0
+#define STATIC_SDRAM_ODT_CTRL_HI	     	0x0
+#define STATIC_SDRAM_DUNIT_ODT_CTRL    		0x0
+#define STATIC_SDRAM_EXT_MODE          		0x0
+
+#else /* NAS */
+
+
+#if defined(RD_88F5182)
+
+#if defined(MV_88F5082)
+#define STATIC_SDRAM0_BANK0_SIZE	     	0x3ff0001
+#define STATIC_SDRAM_ADDR_CTRL	    	 	0x20
+#else
+#define STATIC_SDRAM0_BANK0_SIZE	     	0x7ff0001
+#define STATIC_SDRAM_ADDR_CTRL	    	 	0x20
+#endif
+
+#elif defined(RD_88F5182_3)
+
+#if defined(MV_88F5082)
+#define STATIC_SDRAM0_BANK0_SIZE	     	0x3ff0001
+#define STATIC_SDRAM_ADDR_CTRL	    	 	0x20
+#else
+#define STATIC_SDRAM0_BANK0_SIZE	     	0x7ff0001
+#define STATIC_SDRAM_ADDR_CTRL	    	 	0x20
+#endif
+
+#else
+
+#define STATIC_SDRAM0_BANK0_SIZE	     	0x1ff0001
+#define STATIC_SDRAM_ADDR_CTRL	    	 	0x0
+
+#endif
+
+#if defined(MV_88F5082)
+#define STATIC_SDRAM_CONFIG	     		0x3144400
+#else
+#define STATIC_SDRAM_CONFIG	     		0x3148400
+#endif
+#define STATIC_SDRAM_MODE	     		0x62
+#define STATIC_DUNIT_CTRL_LOW	     		0x4041000
+#define STATIC_SDRAM_TIME_CTRL_LOW     		0x11602220
+#define STATIC_SDRAM_TIME_CTRL_HI	     	0x40c
+#define STATIC_SDRAM_ODT_CTRL_LOW	     	0x0
+#define STATIC_SDRAM_ODT_CTRL_HI	     	0x0
+#define STATIC_SDRAM_DUNIT_ODT_CTRL    		0x0
+#define STATIC_SDRAM_EXT_MODE          		0x0
+
+#endif
+
+	.globl _mvDramIfStaticInit
+_mvDramIfStaticInit:
+
+	mov     r11, LR     		/* Save link register */
+	mov	r10, r2
+
+        /* If we boot from NAND jump to DRAM sddress */
+
+        mov     r5, #1
+        ldr     r6, =dramBoot1
+        str     r5, [r6]                /* We started executing from DRAM */
+
+        ldr     r6, dramBoot1
+        cmp     r6, #0
+        bne     1f
+
+
+	/* set all dram windows to 0 */
+	mov	r6, #0
+	MV_REG_WRITE_ASM(r6, r5, 0x1504)
+	MV_REG_WRITE_ASM(r6, r5, 0x150c)
+	MV_REG_WRITE_ASM(r6, r5, 0x1514)
+	MV_REG_WRITE_ASM(r6, r5, 0x151c)
+
+	/* set all dram configuration in temp registers */
+	ldr	r6, = STATIC_SDRAM0_BANK0_SIZE
+	MV_REG_WRITE_ASM(r6, r5, DRAM_BUF_REG0)
+	ldr	r6, = STATIC_SDRAM_CONFIG
+	MV_REG_WRITE_ASM(r6, r5, DRAM_BUF_REG1)
+	ldr	r6, = STATIC_SDRAM_MODE
+	MV_REG_WRITE_ASM(r6, r5, DRAM_BUF_REG2)
+	ldr	r6, = STATIC_DUNIT_CTRL_LOW
+	MV_REG_WRITE_ASM(r6, r5, DRAM_BUF_REG3)
+	ldr	r6, = STATIC_SDRAM_ADDR_CTRL
+	MV_REG_WRITE_ASM(r6, r5, DRAM_BUF_REG4)
+	ldr	r6, = STATIC_SDRAM_TIME_CTRL_LOW
+	MV_REG_WRITE_ASM(r6, r5, DRAM_BUF_REG5)
+	ldr	r6, = STATIC_SDRAM_TIME_CTRL_HI
+	MV_REG_WRITE_ASM(r6, r5, DRAM_BUF_REG6)
+	ldr	r6, = STATIC_SDRAM_ODT_CTRL_LOW
+	MV_REG_WRITE_ASM(r6, r5, DRAM_BUF_REG7)
+	ldr	r6, = STATIC_SDRAM_ODT_CTRL_HI
+	MV_REG_WRITE_ASM(r6, r5, DRAM_BUF_REG8)
+	ldr	r6, = STATIC_SDRAM_DUNIT_ODT_CTRL
+	MV_REG_WRITE_ASM(r6, r5, DRAM_BUF_REG9)
+	ldr	r6, = STATIC_SDRAM_EXT_MODE
+	MV_REG_WRITE_ASM(r6, r5, DRAM_BUF_REG10)
+
+	mov 	sp, #0
+	bl	_mvDramIfConfig
+1:
+	mov 	r2, r10
+	mov     PC, r11         	/* r11 is saved link register */
+
+#else  /* #if !defined(MV_INC_BOARD_DDIM) */
+
+.globl dramBoot1
+dramBoot1:
+        .word   0
+
+/*******************************************************************************
+* mvDramIfBasicInit - Basic initialization of DRAM interface
+*
+* DESCRIPTION:
+*       The function will initialize the DRAM for basic usage. The function
+*       will use the TWSI assembly API to extract DIMM parameters according
+*       to which DRAM interface will be initialized.
+*       The function referes to the following DRAM parameters:
+*       1) DIMM is registered or not.
+*       2) DIMM width detection.
+*       3) DIMM density.
+*
+* INPUT:
+*       r3 - required size for initial DRAM.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       None.
+*
+*       Note:
+*       r4 holds I2C EEPROM address
+*       r5 holds SDRAM register base address
+*	r7 holds returned values
+*       r8 holds SDRAM various configuration registers value.
+*       r11 holds return function address.
+*******************************************************************************/
+/* Setting the offsets of the I2C registers */
+#define NUM_OF_ROWS_OFFSET            3
+#define NUM_OF_COLS_OFFSET            4
+#define NUM_OF_RANKS		      5
+#define SDRAM_WIDTH_OFFSET           13
+#define NUM_OF_BANKS_OFFSET          17
+#define SUPPORTED_CL_OFFSET          18
+#define DIMM_TYPE_INFO_OFFSET        20         /* DDR2 only    */
+#define SDRAM_MODULES_ATTR_OFFSET    21
+
+#define DRAM_DEV_DENSITY_128M        0x080
+#define DRAM_DEV_DENSITY_256M        0x100
+#define DRAM_DEV_DENSITY_512M        0x200
+       .globl _mvDramIfBasicInit
+       .extern _i2cInit
+
+_mvDramIfBasicInit:
+
+        mov     r11, LR     		/* Save link register */
+
+        mov     r5, #1
+        ldr     r8, =dramBoot1
+        str     r5, [r8]                /* We started executing from DRAM */
+
+        /* If we boot from NAND jump to DRAM sddress */
+        ldr     r8, dramBoot1
+        cmp     r8, #0
+        movne   pc, r11
+
+
+
+        bl      _i2cInit                /* Initialize TWSI master             */
+
+        /* Get default SDRAM Config values */
+        MV_REG_READ_ASM (r8, r5, SDRAM_CONFIG_REG)
+        bic     r8, r8, #SDRAM_DCFG_MASK
+
+
+        /* Read device ID  */
+	MV_CTRL_MODEL_GET_ASM(r4, r5);
+
+        /* Return if OrionN */
+        ldr     r5, =MV_5180_DEV_ID
+        cmp     r4, r5
+        beq     cat_through_end
+
+        /* Return if Orion1 */
+        ldr     r5, =MV_5181_DEV_ID
+        cmp     r4, r5
+        beq     cat_through_end
+
+        /* Return if Nas */
+        ldr     r5, =MV_5182_DEV_ID
+        cmp     r4, r5
+        beq     cat_through_end
+
+        /* Return if Shark */
+        ldr     r5, =MV_8660_DEV_ID
+        cmp     r4, r5
+        beq     cat_through_end
+
+        /* goto calcConfigReg if bigger than Orion2*/
+        ldr     r5, =MV_5281_DEV_ID
+        cmp     r4, r5
+        bne     cat_through
+
+cat_through:
+        /* set cat through - for better performance - in orion2 b0 and higher*/
+        orr     r8, r8, #SDRAM_CATTHR_EN
+
+cat_through_end:
+
+
+        /* Get registered/non registered info from DIMM */
+	bl  	_is_Registered
+        beq     nonRegistered
+
+setRegistered:
+        orr     r8, r8, #SDRAM_REGISTERED   /* Set registered bit(17)         */
+
+nonRegistered:
+	/* Get SDRAM width */
+	bl 	_get_width
+
+        orr     r6, r8, #SDRAM_DCFG_X16_DEV /* x16 devices  */
+        cmp     r7, #16
+        beq     setConfigReg
+
+        orr     r6, r8, #SDRAM_DCFG_X8_DEV  /* x8 devices   */
+        cmp     r7, #8
+        beq     setConfigReg
+
+        /* This is an error. return */
+        b       exit_ddrAutoConfig
+
+setConfigReg:
+        mov     r8, r6
+        ldr     r6, =SDRAM_CONFIG_DV
+        orr     r8, r8, r6              /* Add default settings */
+        mov     r6, r8                  /* Do not swap r8 content */
+        MV_REG_WRITE_ASM (r6, r5, SDRAM_CONFIG_REG)
+
+        /* Set maximum CL supported by DIMM */
+	bl	_get_CAL
+
+        /* r7 is DIMM supported CAS (e.g: 3 --> 0x1C)                         */
+        clz     r6, r7
+        rsb     r6, r6, #31     /* r6 = the bit number of MAX CAS supported   */
+
+        /* Check the DDR version */
+        tst     r8, #SDRAM_DTYPE_DDR2
+        bne     casDdr2
+
+casDdr1:
+        ldr	r7, =3		/* stBurstDel field value	*/
+	ldr     r8, =0x52       /* Assuming MAX CL = 1.5        */
+        cmp     r6, #1          /* If CL = 1.5 break            */
+        beq     setModeReg
+
+        ldr	r7, =3		/* stBurstDel field value	*/
+	ldr     r8, =0x22       /* Assuming MAX CL = 2          */
+        cmp     r6, #2          /* If CL = 2 break              */
+        beq     setModeReg
+
+        ldr	r7, =4		/* stBurstDel field value	*/
+	ldr     r8, =0x62       /* Assuming MAX CL = 2.5        */
+        cmp     r6, #3          /* If CL = 2.5 break            */
+        beq     setModeReg
+
+        ldr	r7, =4		/* stBurstDel field value	*/
+	ldr     r8, =0x32       /* Assuming MAX CL = 3          */
+        cmp     r6, #4          /* If CL = 3 break              */
+        beq     setModeReg
+
+        ldr	r7, =5		/* stBurstDel field value	*/
+	ldr     r8, =0x42       /* Assuming MAX CL = 4          */
+        cmp     r6, #6          /* If CL = 4 break              */
+        b       setModeReg
+
+        b       exit_ddrAutoConfig      /* This is an error !!  */
+
+casDdr2:
+        ldr	r7, =4		/* stBurstDel field value	*/
+	ldr     r8, =0x32      /* Assuming MAX CL = 3           */
+        cmp     r6, #3          /* If CL = 3 break              */
+        beq     casDdr2Cont
+
+        ldr	r7, =5		/* stBurstDel field value	*/
+	ldr     r8, =0x42      /* Assuming MAX CL = 4           */
+        cmp     r6, #4          /* If CL = 4 break              */
+        beq     casDdr2Cont
+
+        /* CL 5 currently unsupported. We use CL 4 instead      */
+        ldr	r7, =5		/* stBurstDel field value	*/
+	ldr     r8, =0x42      /* Assuming MAX CL = 5           */
+        cmp     r6, #5          /* If CL = 5 break              */
+        beq     casDdr2Cont
+
+        b       exit_ddrAutoConfig      /* This is an error !!  */
+casDdr2Cont:
+        /* Write recovery for auto-precharge relevant only in DDR2 */
+        orr     r8, r8, #0x400   /* Default value */
+
+setModeReg:
+        /* The CPU must not attempt to change the SDRAM Mode register setting */
+        /* prior to DRAM controller completion of the DRAM initialization     */
+        /* sequence. To guarantee this restriction, it is recommended that    */
+        /* the CPU sets the SDRAM Operation register to NOP command, performs */
+        /* read polling until the register is back in Normal operation value, */
+        /* and then sets SDRAM Mode register to it's new value.               */
+
+	/* write 'nop' to SDRAM operation */
+        mov     r6, #0x5                 /* 'NOP' command              */
+        MV_REG_WRITE_ASM (r6, r5, SDRAM_OPERATION_REG)
+
+        /* poll SDRAM operation. Make sure its back to normal operation       */
+_sdramOpPoll1:
+        ldr     r6, [r5]
+        cmp     r6, #0                          /* '0' = Normal SDRAM Mode    */
+        bne     _sdramOpPoll1
+
+        /* Now its safe to write new value to SDRAM Mode register             */
+        MV_REG_WRITE_ASM (r8, r5, SDRAM_MODE_REG)
+
+        /* Make the Dunit write the DRAM its new mode                         */
+        mov     r6, #0x3                 /* Mode Register Set command  */
+        MV_REG_WRITE_ASM (r6, r5, SDRAM_OPERATION_REG)
+
+        /* poll SDRAM operation. Make sure its back to normal operation       */
+_sdramOpPoll2:
+        ldr     r6, [r5]
+        cmp     r6, #0                          /* '0' = Normal SDRAM Mode    */
+        bne     _sdramOpPoll2
+
+	/* Set Dunit control register according to max CL detected	      */
+	/* If we use registered DIMM, add 1 to stBurstDel		      */
+        MV_REG_READ_ASM (r6, r5, SDRAM_CONFIG_REG)
+	tst	r6, #SDRAM_REGISTERED
+	beq	setDunitReg
+	add	r7, r7, #1
+
+setDunitReg:
+        ldr     r6, =SDRAM_DUNIT_CTRL_LOW_DV
+        orr	r6, r6, r7, LSL #SDRAM_ST_BURST_DEL_OFFS
+        MV_REG_WRITE_ASM (r6, r5, SDRAM_DUNIT_CTRL_REG)
+
+
+        /* DIMM density configuration*/
+        /* Density = (1 << (rowNum + colNum)) * dramWidth * dramBankNum       */
+Density:
+	bl 	_getDensity
+	mov 	r8, r7
+        mov     r8, r8, LSR #20 /* Move density 20 bits to the right  */
+                                /* For example 0x10000000 --> 0x1000 */
+
+        mov     r6, #0x00
+        cmp     r8, #DRAM_DEV_DENSITY_128M
+        beq     densCont
+
+        mov     r6, #0x10
+        cmp     r8, #DRAM_DEV_DENSITY_256M
+        beq     densCont
+
+        mov     r6, #0x20
+        cmp     r8, #DRAM_DEV_DENSITY_512M
+        beq     densCont
+
+        /* This is an error. return */
+        b       exit_ddrAutoConfig
+
+densCont:
+        MV_REG_WRITE_ASM (r6, r5, SDRAM_ADDR_CTRL_REG)
+
+        /* Config DDR2 registers (Extended mode, ODTs and pad calibration)    */
+        MV_REG_READ_ASM (r8, r5, SDRAM_CONFIG_REG)
+        tst     r8, #SDRAM_DTYPE_DDR2
+        beq     _extModeODTEnd
+
+
+	/* Set DDR Extended Mode register for working with CS[0]	      */
+        /* write 'nop' to SDRAM operation */
+        mov     r6, #0x5                 /* 'NOP' command              */
+        MV_REG_WRITE_ASM (r6, r5, SDRAM_OPERATION_REG)
+
+        /* poll SDRAM operation. Make sure its back to normal operation       */
+_sdramOpPoll3:
+        ldr     r6, [r5]
+        cmp     r6, #0                          /* '0' = Normal SDRAM Mode    */
+        bne     _sdramOpPoll3
+
+        /* Now its safe to write new value to SDRAM Extended Mode register    */
+        ldr	r6, =DDR_SDRAM_EXT_MODE_CS0_DV
+        MV_REG_WRITE_ASM (r6, r5, SDRAM_EXTENDED_MODE_REG)
+
+        /* Make the Dunit write the DRAM its new extended mode                */
+        mov     r6, #0x4                /* Extended Mode Register Set command */
+        MV_REG_WRITE_ASM (r6, r5, SDRAM_OPERATION_REG)
+
+        /* poll SDRAM operation. Make sure its back to normal operation       */
+_sdramOpPoll4:
+        ldr     r6, [r5]
+        cmp     r6, #0                          /* '0' = Normal SDRAM Mode    */
+        bne     _sdramOpPoll4
+
+	/* ODT configuration is done for single bank CS[0] only		      */
+        /* Config DDR2 On Die Termination (ODT) registers */
+        ldr     r6, =DDR2_ODT_CTRL_LOW_CS0_DV
+        MV_REG_WRITE_ASM (r6, r5, DDR2_SDRAM_ODT_CTRL_LOW_REG)
+
+        ldr     r6, =DDR2_ODT_CTRL_HIGH_CS0_DV
+        MV_REG_WRITE_ASM (r6, r5, DDR2_SDRAM_ODT_CTRL_HIGH_REG)
+
+        ldr     r6, =DDR2_DUNIT_ODT_CTRL_CS0_DV
+        MV_REG_WRITE_ASM (r6, r5, DDR2_DUNIT_ODT_CONTROL_REG)
+
+
+        /* we will check what device we are running and perform
+        Initialization according to device value */
+
+_extModeODTEnd:
+
+        /* Implement Guideline (GL# MEM-2) P_CAL Automatic Calibration  */
+        /* Does Not Work for Address/Control and Data Pads.             */
+        /* Relevant for: 88F5181-A1/B0 and 88F5281-A0                   */
+
+	/* Read device ID  */
+	MV_CTRL_MODEL_GET_ASM(r6, r5);
+        /* Read device revision */
+	MV_CTRL_REV_GET_ASM(r8, r5);
+
+	/* Continue if OrionN */
+        ldr     r5, =MV_5180_DEV_ID
+        cmp     r6, r5
+        bne     1f
+        b     glMem2End
+1:
+
+	/* Continue if Orion1 and device revision B1 */
+        ldr     r5, =MV_5181_DEV_ID
+        cmp     r6, r5
+        bne     1f
+
+        cmp     r8, #MV_5181_B1_REV
+        bge     glMem2End
+        b       glMem2Start
+1:
+
+        /* Orion NAS */
+        ldr     r5, =MV_5182_DEV_ID
+        cmp     r6, r5
+        beq     glMem2Start
+
+        /* Orion Shark */
+        ldr     r5, =MV_8660_DEV_ID
+        cmp     r6, r5
+        beq     glMem2Start
+
+	b	glMem2End
+
+glMem2Start:
+
+        /* DDR SDRAM Address/Control Pads Calibration                   */
+        MV_REG_READ_ASM (r6, r5, SDRAM_ADDR_CTRL_PADS_CAL_REG)
+
+        /* Set Bit [31] to make the register writable                   */
+        orr   r8, r6, #SDRAM_WR_EN
+
+        MV_REG_WRITE_ASM (r8, r5, SDRAM_ADDR_CTRL_PADS_CAL_REG)
+
+        bic   r6, r6, #SDRAM_WR_EN      /* Make register read-only      */
+        bic   r6, r6, #SDRAM_TUNE_EN    /* Disable auto calibration     */
+        bic   r6, r6, #SDRAM_DRVN_MASK  /* Clear r5[5:0]<DrvN>          */
+        bic   r6, r6, #SDRAM_DRVP_MASK  /* Clear r5[11:6]<DrvP>         */
+
+        /* Get the final N locked value of driving strength [22:17]     */
+        mov   r5, r6
+        mov   r5, r5, LSL #9
+        mov   r5, r5, LSR #26    /* r5[5:0]<DrvN>  = r6[22:17]<LockN>   */
+        orr   r5, r5, r5, LSL #6 /* r5[11:6]<DrvP> = r5[5:0]<DrvN>      */
+
+        /* Write to both <DrvN> bits [5:0] and <DrvP> bits [11:6]       */
+        orr   r6, r6, r5
+
+        MV_REG_WRITE_ASM (r6, r5, SDRAM_ADDR_CTRL_PADS_CAL_REG)
+
+
+        /* DDR SDRAM Data Pads Calibration                              */
+        MV_REG_READ_ASM (r6, r5, SDRAM_DATA_PADS_CAL_REG)
+
+        /* Set Bit [31] to make the register writable                   */
+        orr   r8, r6, #SDRAM_WR_EN
+
+        MV_REG_WRITE_ASM (r8, r5, SDRAM_DATA_PADS_CAL_REG)
+
+        bic   r6, r6, #SDRAM_WR_EN      /* Make register read-only      */
+        bic   r6, r6, #SDRAM_TUNE_EN    /* Disable auto calibration     */
+        bic   r6, r6, #SDRAM_DRVN_MASK  /* Clear r5[5:0]<DrvN>          */
+        bic   r6, r6, #SDRAM_DRVP_MASK  /* Clear r5[11:6]<DrvP>         */
+
+        /* Get the final N locked value of driving strength [22:17]     */
+        mov   r5, r6
+        mov   r5, r5, LSL #9
+        mov   r5, r5, LSR #26
+        orr   r5, r5, r5, LSL #6 /* r5[5:0] = r6[22:17]<LockN>  */
+
+        /* Write to both <DrvN> bits [5:0] and <DrvP> bits [11:6]       */
+        orr   r6, r6, r5
+
+        MV_REG_WRITE_ASM (r6, r5, SDRAM_DATA_PADS_CAL_REG)
+
+glMem2End:
+        /* Implement Guideline (GL# MEM-3) Drive Strength Value         */
+        /* Relevant for: 88F5181-A1/B0/B1 and 88F5281-A0/B0             */
+
+        /* Get SDRAM Config value */
+        MV_REG_READ_ASM (r8, r5, SDRAM_CONFIG_REG)
+
+        /* Get DIMM type */
+        tst     r8, #SDRAM_DTYPE_DDR2
+        beq     ddr1StrengthVal
+
+ddr2StrengthVal:
+        ldr     r4, =DDR2_ADDR_CTRL_PAD_STRENGTH_TYPICAL_DV
+        ldr     r8, =DDR2_DATA_PAD_STRENGTH_TYPICAL_DV
+        b       setDrvStrength
+ddr1StrengthVal:
+        ldr     r4, =DDR1_ADDR_CTRL_PAD_STRENGTH_TYPICAL_DV
+        ldr     r8, =DDR1_DATA_PAD_STRENGTH_TYPICAL_DV
+
+setDrvStrength:
+        /* DDR SDRAM Address/Control Pads Calibration                   */
+        MV_REG_READ_ASM (r6, r5, SDRAM_ADDR_CTRL_PADS_CAL_REG)
+
+        orr   r6, r6, #SDRAM_WR_EN      /* Make register writeable      */
+
+        MV_REG_WRITE_ASM (r6, r5, SDRAM_ADDR_CTRL_PADS_CAL_REG)
+        HTOLL(r6,r5)
+
+        bic   r6, r6, #SDRAM_WR_EN      /* Make register read-only      */
+        bic   r6, r6, #SDRAM_PRE_DRIVER_STRENGTH_MASK
+        orr   r6, r4, r6                /* Set default value for DDR    */
+
+        MV_REG_WRITE_ASM (r6, r5, SDRAM_ADDR_CTRL_PADS_CAL_REG)
+
+
+        /* DDR SDRAM Data Pads Calibration                              */
+        MV_REG_READ_ASM (r6, r5, SDRAM_DATA_PADS_CAL_REG)
+
+        orr   r6, r6, #SDRAM_WR_EN      /* Make register writeable      */
+
+        MV_REG_WRITE_ASM (r6, r5, SDRAM_DATA_PADS_CAL_REG)
+        HTOLL(r6,r5)
+
+        bic   r6, r6, #SDRAM_WR_EN      /* Make register read-only      */
+        bic   r6, r6, #SDRAM_PRE_DRIVER_STRENGTH_MASK
+        orr   r6, r8, r6                /* Set default value for DDR    */
+
+        MV_REG_WRITE_ASM (r6, r5, SDRAM_DATA_PADS_CAL_REG)
+
+
+        /* Implement Guideline (GL# MEM-4) DQS Reference Delay Tuning   */
+        /* Relevant for: 88F5181-A1/B0/B1 and 88F5281-A0/B0             */
+        /* Get the "sample on reset" register for the DDR frequancy     */
+
+#if defined(MV_RUN_FROM_FLASH)
+	/* Calc the absolute address of the _cpuARMDDRCLK[] in the boot flash */
+	ldr   r7, = _cpuARMDDRCLK
+	ldr	r4, =_start
+	ldr	r4, [r4]
+	sub   r7, r7, r4
+         ldr   r4, = Lrom_start_of_data
+         ldr	r4, [r4]
+         add   r7, r4, r7
+#else
+	/* Calc the absolute address of the _cpuARMDDRCLK[] in the boot flash */
+	ldr     r7, = _cpuARMDDRCLK
+	ldr	r4, =_start
+	sub     r7, r7, r4
+	add	r7, r7, #CFG_MONITOR_BASE
+#endif
+        /* Get the "sample on reset" register for the DDR frequancy     */
+        MV_REG_READ_ASM (r4, r5, MPP_SAMPLE_AT_RESET)
+        ldr     r5, =MSAR_ARMDDRCLCK_MASK
+        and     r5, r4, r5
+#if 0 /* YOTAM TO BE FIX */
+	mov    r5, r5, LSR #MSAR_ARMDDRCLCK_OFFS
+#endif
+
+	/* Read device ID  */
+	MV_CTRL_MODEL_GET_ASM(r6, r8);
+
+        /* Continue if TC90 */
+        ldr     r8, =MV_1281_DEV_ID
+        cmp     r6, r6
+        beq     armClkMsb
+
+        /* Continue if Orion2 */
+        ldr     r8, =MV_5281_DEV_ID
+        cmp     r6, r8
+#if 0 /* YOTAM TO BE FIX */
+        bne     1f
+#endif
+
+armClkMsb:
+#if 0 /* YOTAM TO BE FIX */
+        tst    r4, #MSAR_ARMDDRCLCK_H_MASK
+        beq    1f
+        orr    r5, r5, #BIT4
+1:
+	ldr    r4, =MV_CPU_ARM_CLK_ELM_SIZE
+	mul    r5, r4, r5
+	add    r7, r7, r5
+	add    r7, r7, #MV_CPU_ARM_CLK_DDR_OFF
+	ldr    r5, [r7]
+#endif
+
+        /* Get SDRAM Config value */
+        MV_REG_READ_ASM (r8, r4, SDRAM_CONFIG_REG)
+
+        /* Get DIMM type */
+        tst     r8, #SDRAM_DTYPE_DDR2
+        beq     ddr1FtdllVal
+
+ddr2FtdllVal:
+        ldr    r4, =FTDLL_DDR2_250MHZ
+	ldr    r7, =_250MHz
+        cmp    r5, r7
+        beq    setFtdllReg
+        ldr     r4, =FTDLL_DDR2_200MHZ
+	ldr    r7, =_200MHz
+        cmp    r5, r7
+        beq    setFtdllReg
+        ldr     r4, =FTDLL_DDR2_166MHZ
+	ldr    r7, =_166MHz
+        cmp    r5, r7
+        beq    setFtdllReg
+        ldr     r4, =FTDLL_DDR2_133MHZ
+        b       setFtdllReg
+
+ddr1FtdllVal:
+        ldr    r4, =FTDLL_DDR1_200MHZ
+	ldr    r7, =_200MHz
+        cmp    r5, r7
+        beq    setFtdllReg
+        ldr    r4, =FTDLL_DDR1_166MHZ
+	ldr    r7, =_166MHz
+        cmp    r5, r7
+        beq    setFtdllReg
+        ldr    r4, =FTDLL_DDR1_133MHZ
+	ldr    r7, =_133MHz
+        cmp    r5, r7
+        beq    setFtdllReg
+        ldr    r4, =0
+
+setFtdllReg:
+
+#if !defined(MV_88W8660) && !defined(MV_88F6183) && !defined(MV_88F6183L)
+        MV_REG_READ_ASM (r8, r5, SDRAM_FTDLL_CONFIG_REG)
+        orr    r8, r8, r4
+        MV_REG_WRITE_ASM (r8, r5, SDRAM_FTDLL_CONFIG_REG)
+        bic   r8, r8, #1
+        MV_REG_WRITE_ASM (r8, r5, SDRAM_FTDLL_CONFIG_REG)
+#endif /* !defined(MV_88W8660) && !defined(MV_88F6183) && !defined(MV_88F6183L)*/
+
+
+setTimingReg:
+        /* Set default Timing parameters */
+        MV_REG_READ_ASM (r8, r5, SDRAM_CONFIG_REG)
+        tst     r8, #SDRAM_DTYPE_DDR2
+        bne     ddr2TimeParam
+
+ddr1TimeParam:
+        ldr     r6, =DDR1_TIMING_LOW_DV
+        MV_REG_WRITE_ASM (r6, r5, SDRAM_TIMING_CTRL_LOW_REG)
+        ldr     r6, =DDR1_TIMING_HIGH_DV
+        MV_REG_WRITE_ASM (r6, r5, SDRAM_TIMING_CTRL_HIGH_REG)
+        b       timeParamDone
+
+ddr2TimeParam:
+        ldr     r6, =DDR2_TIMING_LOW_DV
+        MV_REG_WRITE_ASM (r6, r5, SDRAM_TIMING_CTRL_LOW_REG)
+        ldr     r6, =DDR2_TIMING_HIGH_DV
+        MV_REG_WRITE_ASM (r6, r5, SDRAM_TIMING_CTRL_HIGH_REG)
+
+timeParamDone:
+        /* Open CS[0] window to requested size and enable it. Disable other   */
+	/* windows 							      */
+        ldr	r6, =SCBAR_BASE_MASK
+        sub     r3, r3, #1
+        and	r3, r3, r6
+	orr	r3, r3, #1	/* Enable bank */
+        MV_REG_WRITE_ASM (r3, r5, SDRAM_SIZE_REG(0))
+        ldr	r6, =0
+        MV_REG_WRITE_ASM (r6, r5, SDRAM_SIZE_REG(1))
+        MV_REG_WRITE_ASM (r6, r5, SDRAM_SIZE_REG(2))
+        MV_REG_WRITE_ASM (r6, r5, SDRAM_SIZE_REG(3))
+
+exit_ddrAutoConfig:
+        mov     PC, r11         /* r11 is saved link register */
+
+
+/***************************************************************************************/
+/*       r4 holds I2C EEPROM address
+ *       r7 holds I2C EEPROM offset parameter for i2cRead and its --> returned value
+ *       r8 holds SDRAM various configuration registers value.
+ *	r13 holds Link register
+ */
+/**************************/
+_getDensity:
+	mov     r13, LR                            /* Save link register */
+
+        mov     r4, #MV_BOARD_DIMM0_I2C_ADDR       /* reading from DIMM0      */
+        mov     r7, #NUM_OF_ROWS_OFFSET            /* offset  3               */
+        bl      _i2cRead
+        mov     r8, r7                             /* r8 save number of rows  */
+
+        mov     r4, #MV_BOARD_DIMM0_I2C_ADDR       /* reading from DIMM0      */
+        mov     r7, #NUM_OF_COLS_OFFSET            /* offset  4               */
+        bl      _i2cRead
+        add     r8, r8, r7                         /* r8 = number of rows + number of col */
+
+        mov     r7, #0x1
+        mov     r8, r7, LSL r8                     /* r8 = (1 << r8)          */
+
+        mov     r4, #MV_BOARD_DIMM0_I2C_ADDR       /* reading from DIMM0      */
+        mov     r7, #SDRAM_WIDTH_OFFSET            /* offset 13 */
+        bl      _i2cRead
+        mul     r8, r7, r8
+
+        mov     r4, #MV_BOARD_DIMM0_I2C_ADDR       /* reading from DIMM0      */
+        mov     r7, #NUM_OF_BANKS_OFFSET           /* offset 17               */
+        bl      _i2cRead
+        mul     r7, r8, r7
+
+	mov     PC, r13
+
+/**************************/
+_get_width:
+	mov     r13, LR                 /* Save link register */
+
+        /* Get SDRAM width (SPD offset 13) */
+        mov     r4, #MV_BOARD_DIMM0_I2C_ADDR /* reading from DIMM0            */
+        mov     r7, #SDRAM_WIDTH_OFFSET
+        bl      _i2cRead                /* result in r7                       */
+
+	mov     PC, r13
+
+/**************************/
+_get_CAL:
+	mov     r13, LR                 /* Save link register */
+
+        /* Set maximum CL supported by DIMM */
+        mov     r4, #MV_BOARD_DIMM0_I2C_ADDR /* reading from DIMM0            */
+        mov     r7, #SUPPORTED_CL_OFFSET     /* offset  18 */
+        bl      _i2cRead
+
+	mov     PC, r13
+
+/**************************/
+/* R8 - sdram configuration register.
+ * Return value in flag if no-registered then Z-flag is set
+ */
+_is_Registered:
+	mov     r13, LR                 /* Save link register */
+
+        /* Get registered/non registered info from DIMM */
+        tst     r8, #SDRAM_DTYPE_DDR2
+        bne     regDdr2
+
+regDdr1:
+        mov     r4, #MV_BOARD_DIMM0_I2C_ADDR /* reading from DIMM0            */
+        mov     r7, #SDRAM_MODULES_ATTR_OFFSET
+        bl      _i2cRead                /* result in r7                       */
+        tst     r7, #0x2
+	b	exit
+regDdr2:
+        mov     r4, #MV_BOARD_DIMM0_I2C_ADDR /* reading from DIMM0            */
+        mov     r7, #DIMM_TYPE_INFO_OFFSET
+        bl      _i2cRead                /* result in r7                       */
+        tst     r7, #0x11               /* DIMM type = regular RDIMM (0x01)   */
+                                        /* or Mini-RDIMM (0x10)               */
+exit:
+        mov     PC, r13
+
+
+#endif
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/ddr1_2/mvDramIfConfig.S b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/ddr1_2/mvDramIfConfig.S
new file mode 100644
index 0000000..e34ebbf
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/ddr1_2/mvDramIfConfig.S
@@ -0,0 +1,668 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or
+modify this File in accordance with the terms and conditions of the General
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is
+available along with the File in the license.txt file or by writing to the Free
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt.
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY
+DISCLAIMED.  The GPL License provides additional details about this warranty
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or
+modify this File under the following licensing terms.
+Redistribution and use in source and binary forms, with or without modification,
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer.
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution.
+
+    *   Neither the name of Marvell nor the names of its contributors may be
+        used to endorse or promote products derived from this software without
+        specific prior written permission.
+
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+/*******************************************************************************
+* mvDramIfBasicAsm.s
+*
+* DESCRIPTION:
+*       Memory full detection and best timing configuration is done in
+*       C code. C runtime environment requires a stack. This module API
+*       initialize DRAM interface chip select 0 for basic functionality for
+*       the use of stack.
+*       The module API assumes DRAM information is stored in I2C EEPROM reside
+*       in a given I2C address MV_BOARD_DIMM0_I2C_ADDR. The I2C EEPROM
+*       internal data structure is assumed to be orgenzied in common DRAM
+*       vendor SPD structure.
+*       NOTE: DFCDL values are assumed to be already initialized prior to
+*       this module API activity.
+*
+*
+* DEPENDENCIES:
+*       None.
+*
+*******************************************************************************/
+
+/* includes */
+#define MV_ASMLANGUAGE
+#include "mvOsAsm.h"
+#include "mvSysHwConfig.h"
+#include "mvDramIfRegs.h"
+#include "mvDramIfConfig.h"
+#include "mvCpuIfRegs.h"
+#include "pex/mvPexRegs.h"
+#include "pci/mvPciRegs.h"
+#include "mvCtrlEnvSpec.h"
+#include "mvCtrlEnvAsm.h"
+#include "cpu/mvCpuArm.h"
+#include "mvCommon.h"
+
+/* defines  */
+
+/* locals   */
+.data
+.globl _mvDramIfConfig
+
+.text
+
+/*******************************************************************************
+* _mvDramIfConfig - Basic DRAM interface initialization.
+*
+* DESCRIPTION:
+*       The function will initialize the following DRAM parameters using the
+*       values prepared by mvDramIfDetect routine. Values are located
+*       in predefined registers.
+*
+* INPUT:
+*       None.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       None.
+*
+*******************************************************************************/
+
+_mvDramIfConfig:
+
+        /* Save register on stack */
+	cmp	sp, #0
+	beq	no_stack_s
+save_on_stack:
+        stmdb	sp!, {r1, r2, r3, r4, r7, r11}
+no_stack_s:
+
+	/* 1) Write to SDRAM coniguration register */
+        ldr     r1, =(INTER_REGS_BASE + DRAM_BUF_REG1)
+        ldr     r4, [r1]
+        ldr     r1, =(INTER_REGS_BASE + SDRAM_CONFIG_REG)
+        str     r4, [r1]
+
+	/* 2) Write Dunit control low register */
+        ldr     r1, =(INTER_REGS_BASE + DRAM_BUF_REG3)
+        ldr     r4, [r1]
+        ldr     r1, =(INTER_REGS_BASE + SDRAM_DUNIT_CTRL_REG)
+        str     r4, [r1]
+
+        /* 3) Write SDRAM address control register */
+        ldr     r1, =(INTER_REGS_BASE + DRAM_BUF_REG4)
+        ldr     r4, [r1]
+        ldr     r1, =(INTER_REGS_BASE + SDRAM_ADDR_CTRL_REG)
+        str     r4, [r1]
+
+        /* 4) Write SDRAM bank 0 size register */
+        ldr     r1, =(INTER_REGS_BASE + DRAM_BUF_REG0)
+        ldr     r4, [r1]
+        ldr     r1, =(INTER_REGS_BASE + SDRAM_SIZE_REG(0))
+        str     r4, [r1]
+
+        /* 5) Write SDRAM open pages control register */
+        ldr     r1, =(INTER_REGS_BASE + SDRAM_OPEN_PAGE_CTRL_REG)
+        ldr     r4, =SDRAM_OPEN_PAGES_CTRL_REG_DV
+        str     r4, [r1]
+
+        /* 6) Write SDRAM timing Low register */
+        ldr     r1, =(INTER_REGS_BASE + DRAM_BUF_REG5)
+        ldr     r4, [r1]
+        ldr     r1, =(INTER_REGS_BASE + SDRAM_TIMING_CTRL_LOW_REG)
+        str     r4, [r1]
+
+        /* 7) Write SDRAM timing High register */
+        ldr     r1, =(INTER_REGS_BASE + DRAM_BUF_REG6)
+        ldr     r4, [r1]
+        ldr     r1, =(INTER_REGS_BASE + SDRAM_TIMING_CTRL_HIGH_REG)
+        str     r4, [r1]
+
+        /* 8) Write SDRAM mode register */
+        /* The CPU must not attempt to change the SDRAM Mode register setting */
+        /* prior to DRAM controller completion of the DRAM initialization     */
+        /* sequence. To guarantee this restriction, it is recommended that    */
+        /* the CPU sets the SDRAM Operation register to NOP command, performs */
+        /* read polling until the register is back in Normal operation value, */
+        /* and then sets SDRAM Mode register to it’s new value.               */
+
+	/* 8.1 write 'nop' to SDRAM operation */
+        mov     r4, #0x5                 /* 'NOP' command              */
+        MV_REG_WRITE_ASM(r4, r1, SDRAM_OPERATION_REG)
+
+        /* 8.2 poll SDRAM operation. Make sure its back to normal operation   */
+_sdramOpPoll1:
+        ldr     r4, [r1]
+        cmp     r4, #0                          /* '0' = Normal SDRAM Mode    */
+        bne     _sdramOpPoll1
+
+        /* 8.3 Now its safe to write new value to SDRAM Mode register         */
+        ldr     r1, =(INTER_REGS_BASE + DRAM_BUF_REG2)
+        ldr     r4, [r1]
+        ldr     r1, =(INTER_REGS_BASE + SDRAM_MODE_REG)
+        str     r4, [r1]
+
+        /* 8.4 Make the Dunit write the DRAM its new mode                     */
+        mov     r4, #0x3                 /* Mode Register Set command  */
+        MV_REG_WRITE_ASM (r4, r1, SDRAM_OPERATION_REG)
+
+        /* 8.5 poll SDRAM operation. Make sure its back to normal operation   */
+_sdramOpPoll2:
+        ldr     r4, [r1]
+        cmp     r4, #0                          /* '0' = Normal SDRAM Mode    */
+        bne     _sdramOpPoll2
+
+#ifndef DB_FPGA
+        /* Config DDR2 registers (Extended mode, ODTs and pad calibration)    */
+        MV_REG_READ_ASM (r4, r1, SDRAM_CONFIG_REG)
+        tst     r4, #SDRAM_DTYPE_DDR2
+        beq     _extModeODTEnd
+#endif /* DB_FPGA */
+
+        /* 9) Write SDRAM Extended mode register This operation should be     */
+        /*    done for each memory bank                                       */
+        /* write 'nop' to SDRAM operation */
+        mov     r4, #0x5                 /* 'NOP' command              */
+        MV_REG_WRITE_ASM (r4, r1, SDRAM_OPERATION_REG)
+
+        /* poll SDRAM operation. Make sure its back to normal operation   */
+_sdramOpPoll3:
+        ldr     r4, [r1]
+        cmp     r4, #0                          /* '0' = Normal SDRAM Mode    */
+        bne     _sdramOpPoll3
+
+        /* Now its safe to write new value to SDRAM Extended Mode register    */
+        ldr     r1, =(INTER_REGS_BASE + DRAM_BUF_REG10)
+        ldr     r4, [r1]
+        ldr     r1, =(INTER_REGS_BASE + SDRAM_EXTENDED_MODE_REG)
+        str     r4, [r1]
+
+        /* Go over each of the Banks */
+        ldr     r3, =0          /* r3 = DRAM bank Num */
+
+extModeLoop:
+        /* Set the SDRAM Operation Control to each of the DRAM banks          */
+        mov     r2, r3   /* Do not swap the bank counter value */
+        MV_REG_WRITE_ASM (r2, r1, SDRAM_OPERATION_CTRL_REG)
+
+        /* Make the Dunit write the DRAM its new mode                     */
+        mov     r4, #0x4        /* Extended Mode Register Set command  */
+        MV_REG_WRITE_ASM (r4, r1, SDRAM_OPERATION_REG)
+
+        /* poll SDRAM operation. Make sure its back to normal operation   */
+_sdramOpPoll4:
+        ldr     r4, [r1]
+        cmp     r4, #0                          /* '0' = Normal SDRAM Mode    */
+        bne     _sdramOpPoll4
+#ifndef DB_FPGA
+        add     r3, r3, #1
+        cmp     r3, #4         /* 4 = Number of banks */
+        bne     extModeLoop
+
+extModeEnd:
+        /* Config DDR2 On Die Termination (ODT) registers */
+        /* Write SDRAM DDR2 ODT control low register */
+        ldr     r1, =(INTER_REGS_BASE + DRAM_BUF_REG7)
+        ldr     r4, [r1]
+        ldr     r1, =(INTER_REGS_BASE + DDR2_SDRAM_ODT_CTRL_LOW_REG)
+        str     r4, [r1]
+
+        /* Write SDRAM DDR2 ODT control high register */
+        ldr     r1, =(INTER_REGS_BASE + DRAM_BUF_REG8)
+        ldr     r4, [r1]
+        ldr     r1, =(INTER_REGS_BASE + DDR2_SDRAM_ODT_CTRL_HIGH_REG)
+        str     r4, [r1]
+
+        /* Write SDRAM DDR2 Dunit ODT control register */
+        ldr     r1, =(INTER_REGS_BASE + DRAM_BUF_REG9)
+        ldr     r4, [r1]
+        ldr     r1, =(INTER_REGS_BASE + DDR2_DUNIT_ODT_CONTROL_REG)
+        str     r4, [r1]
+
+#endif /* DB_FPGA */
+_extModeODTEnd:
+#ifndef DB_FPGA
+        /* Implement Guideline (GL# MEM-2) P_CAL Automatic Calibration  */
+        /* Does Not Work for Address/Control and Data Pads.             */
+        /* Relevant for: 88F5181-A1/B0 and 88F5281-A0                   */
+
+	/* Read device ID  */
+	MV_CTRL_MODEL_GET_ASM(r3, r1);
+        /* Read device revision */
+	MV_CTRL_REV_GET_ASM(r2, r1);
+
+	/* Continue if OrionN */
+        ldr     r1, =MV_5180_DEV_ID
+        cmp     r3, r1
+        bne     1f
+        b     glMem2End
+1:
+        /* Continue if Orion1 and device revision B1 */
+        ldr     r1, =MV_5181_DEV_ID
+        cmp     r3, r1
+        bne     1f
+
+        cmp     r2, #MV_5181_B1_REV
+        bge     glMem2End
+        b       glMem2Start
+1:
+
+        /* Orion NAS */
+        ldr     r1, =MV_5182_DEV_ID
+        cmp     r3, r1
+        beq     glMem2Start
+
+        /* Orion NAS */
+        ldr     r1, =MV_5082_DEV_ID
+        cmp     r3, r1
+        beq     glMem2Start
+
+        /* Orion Shark */
+        ldr     r1, =MV_8660_DEV_ID
+        cmp     r3, r1
+        beq     glMem2Start
+
+	b	glMem2End
+
+glMem2Start:
+
+        /* DDR SDRAM Address/Control Pads Calibration                         */
+        MV_REG_READ_ASM (r3, r1, SDRAM_ADDR_CTRL_PADS_CAL_REG)
+
+        /* Set Bit [31] to make the register writable                   */
+        orr   r2, r3, #SDRAM_WR_EN
+
+        MV_REG_WRITE_ASM (r2, r1, SDRAM_ADDR_CTRL_PADS_CAL_REG)
+
+        bic   r3, r3, #SDRAM_WR_EN      /* Make register read-only      */
+        bic   r3, r3, #SDRAM_TUNE_EN    /* Disable auto calibration     */
+        bic   r3, r3, #SDRAM_DRVN_MASK  /* Clear r1[5:0]<DrvN>          */
+        bic   r3, r3, #SDRAM_DRVP_MASK  /* Clear r1[11:6]<DrvP>         */
+
+        /* Get the final N locked value of driving strength [22:17]     */
+        mov   r1, r3
+        mov   r1, r1, LSL #9
+        mov   r1, r1, LSR #26    /* r1[5:0]<DrvN>  = r3[22:17]<LockN>   */
+        orr   r1, r1, r1, LSL #6 /* r1[11:6]<DrvP> = r1[5:0]<DrvN>      */
+
+        /* Write to both <DrvN> bits [5:0] and <DrvP> bits [11:6]       */
+        orr   r3, r3, r1
+
+        MV_REG_WRITE_ASM (r3, r1, SDRAM_ADDR_CTRL_PADS_CAL_REG)
+
+
+        /* DDR SDRAM Data Pads Calibration                         	*/
+        MV_REG_READ_ASM (r3, r1, SDRAM_DATA_PADS_CAL_REG)
+
+        /* Set Bit [31] to make the register writable                   */
+        orr   r2, r3, #SDRAM_WR_EN
+
+        MV_REG_WRITE_ASM (r2, r1, SDRAM_DATA_PADS_CAL_REG)
+
+        bic   r3, r3, #SDRAM_WR_EN      /* Make register read-only      */
+        bic   r3, r3, #SDRAM_TUNE_EN    /* Disable auto calibration     */
+        bic   r3, r3, #SDRAM_DRVN_MASK  /* Clear r1[5:0]<DrvN>          */
+        bic   r3, r3, #SDRAM_DRVP_MASK  /* Clear r1[11:6]<DrvP>         */
+
+        /* Get the final N locked value of driving strength [22:17]     */
+        mov   r1, r3
+        mov   r1, r1, LSL #9
+        mov   r1, r1, LSR #26
+        orr   r1, r1, r1, LSL #6 /* r1[5:0] = r3[22:17]<LockN>  */
+
+        /* Write to both <DrvN> bits [5:0] and <DrvP> bits [11:6]       */
+        orr   r3, r3, r1
+
+        MV_REG_WRITE_ASM (r3, r1, SDRAM_DATA_PADS_CAL_REG)
+
+glMem2End:
+
+
+        /* Implement Guideline (GL# MEM-3) Drive Strength Value         */
+        /* Relevant for: 88F5181-A1/B0/B1, 88F5281-A0/B0/C/D, 88F5182,  */
+	/* 88F5082, 88F5181L, 88F6082/L, 88F6183, 88F6183L */
+
+        /* Get SDRAM Config value */
+        MV_REG_READ_ASM (r2, r1, SDRAM_CONFIG_REG)
+
+        /* Get DIMM type */
+        tst     r2, #SDRAM_DTYPE_DDR2
+        beq     ddr1StrengthVal
+
+ddr2StrengthVal:
+        ldr     r4, =DDR2_ADDR_CTRL_PAD_STRENGTH_TYPICAL_DV
+        ldr     r2, =DDR2_DATA_PAD_STRENGTH_TYPICAL_DV
+        b       setDrvStrength
+ddr1StrengthVal:
+        ldr     r4, =DDR1_ADDR_CTRL_PAD_STRENGTH_TYPICAL_DV
+        ldr     r2, =DDR1_DATA_PAD_STRENGTH_TYPICAL_DV
+
+setDrvStrength:
+        /* DDR SDRAM Address/Control Pads Calibration                   */
+        MV_REG_READ_ASM (r3, r1, SDRAM_ADDR_CTRL_PADS_CAL_REG)
+
+        orr   r3, r3, #SDRAM_WR_EN      /* Make register writeable      */
+
+        MV_REG_WRITE_ASM (r3, r1, SDRAM_ADDR_CTRL_PADS_CAL_REG)
+        HTOLL(r3,r1)
+
+        bic   r3, r3, #SDRAM_WR_EN      /* Make register read-only      */
+        bic   r3, r3, #SDRAM_PRE_DRIVER_STRENGTH_MASK
+        orr   r3, r4, r3                /* Set default value for DDR    */
+
+        MV_REG_WRITE_ASM (r3, r1, SDRAM_ADDR_CTRL_PADS_CAL_REG)
+
+
+        /* DDR SDRAM Data Pads Calibration                         	      */
+        MV_REG_READ_ASM (r3, r1, SDRAM_DATA_PADS_CAL_REG)
+
+        orr   r3, r3, #SDRAM_WR_EN      /* Make register writeable      */
+
+        MV_REG_WRITE_ASM (r3, r1, SDRAM_DATA_PADS_CAL_REG)
+        HTOLL(r3,r1)
+
+        bic   r3, r3, #SDRAM_WR_EN      /* Make register read-only      */
+        bic   r3, r3, #SDRAM_PRE_DRIVER_STRENGTH_MASK
+        orr   r3, r2, r3                /* Set default value for DDR    */
+
+        MV_REG_WRITE_ASM (r3, r1, SDRAM_DATA_PADS_CAL_REG)
+
+#if !defined(MV_88W8660) && !defined(MV_88F6183) && !defined(MV_88F6183L)
+        /* Implement Guideline (GL# MEM-4) DQS Reference Delay Tuning   */
+        /* Relevant for: 88F5181-A1/B0/B1 and 88F5281-A0/B0/C/D, 88F5182 */
+	/* 88F5082, 88F5181L, 88F6082/L */
+                
+	/* Calc the absolute address of the _cpuARMDDRCLK[] in the boot flash */
+	ldr     r7, = _cpuARMDDRCLK
+	ldr	r4, =_start
+	sub     r7, r7, r4
+	add	r7, r7, #CFG_MONITOR_BASE
+
+        /* Get the "sample on reset" register for the DDR frequancy     */
+        MV_REG_READ_ASM (r4, r1, MPP_SAMPLE_AT_RESET)
+        ldr     r1, =MSAR_ARMDDRCLCK_MASK
+        and     r1, r4, r1
+#if 0 /* YOTAM TO BE FIX */
+	mov    r1, r1, LSR #MSAR_ARMDDRCLCK_OFFS
+#endif
+
+	/* Read device ID  */
+	MV_CTRL_MODEL_GET_ASM(r3, r2);
+
+        /* Continue if TC90 */
+        ldr     r2, =MV_1281_DEV_ID
+        cmp     r3, r2
+        beq     armClkMsb
+
+        /* Continue if Orion2 */
+        ldr     r2, =MV_5281_DEV_ID
+        cmp     r3, r2
+#if 0 /* YOTAM TO BE FIX */
+        bne     1f
+#endif
+
+armClkMsb:
+#if 0 /* YOTAM TO BE FIX */
+	tst    r4, #MSAR_ARMDDRCLCK_H_MASK
+        beq    1f
+        orr    r1, r1, #BIT4
+1:
+	ldr    r4, =MV_CPU_ARM_CLK_ELM_SIZE
+	mul    r1, r4, r1
+	add    r7, r7, r1
+	add    r7, r7, #MV_CPU_ARM_CLK_DDR_OFF
+	ldr    r1, [r7]
+#endif
+
+        /* Get SDRAM Config value */
+        MV_REG_READ_ASM (r2, r4, SDRAM_CONFIG_REG)
+
+        /* Get DIMM type */
+        tst     r2, #SDRAM_DTYPE_DDR2
+        beq     ddr1FtdllVal
+
+ddr2FtdllVal:
+        ldr     r2, =MV_5281_DEV_ID
+        cmp     r3, r2
+	bne	2f
+    	MV_CTRL_REV_GET_ASM(r3, r2)
+        cmp     r3, #MV_5281_D0_REV
+        beq     orin2_d0_ddr2_ftdll_val
+        cmp     r3, #MV_5281_D1_REV
+        beq     orin2_d1_ddr2_ftdll_val
+        cmp     r3, #MV_5281_D2_REV
+        beq     orin2_d1_ddr2_ftdll_val
+	b	ddr2_default_val
+
+/* Set Orion 2 D1 ftdll values for DDR2 */
+orin2_d1_ddr2_ftdll_val:
+	ldr    r4, =FTDLL_DDR2_250MHZ_5281_D1
+	ldr    r7, =_250MHz
+        cmp    r1, r7
+        beq    setFtdllReg
+        ldr     r4, =FTDLL_DDR2_200MHZ_5281_D1
+	ldr    r7, =_200MHz
+        cmp    r1, r7
+        beq    setFtdllReg
+        ldr     r4, =FTDLL_DDR2_166MHZ_5281_D0
+	ldr    r7, =_166MHz
+        cmp    r1, r7
+        beq    setFtdllReg
+	b	ddr2_default_val
+
+/* Set Orion 2 D0 ftdll values for DDR2 */
+orin2_d0_ddr2_ftdll_val:
+	ldr    r4, =FTDLL_DDR2_250MHZ_5281_D0
+	ldr    r7, =_250MHz
+        cmp    r1, r7
+        beq    setFtdllReg
+        ldr     r4, =FTDLL_DDR2_200MHZ_5281_D0
+	ldr    r7, =_200MHz
+        cmp    r1, r7
+        beq    setFtdllReg
+        ldr     r4, =FTDLL_DDR2_166MHZ_5281_D0
+	ldr    r7, =_166MHz
+        cmp    r1, r7
+        beq    setFtdllReg
+	b       ddr2_default_val
+2:
+        ldr     r2, =MV_5182_DEV_ID
+        cmp     r3, r2
+	bne	3f
+
+/* Set Orion nas ftdll values for DDR2 */
+orin_nas_ftdll_val:
+        ldr     r4, =FTDLL_DDR2_166MHZ_5182
+	ldr    r7, =_166MHz
+        cmp    r1, r7
+        beq    setFtdllReg
+
+/* default values for all other devices */
+3:
+ddr2_default_val:
+        ldr    r4, =FTDLL_DDR2_250MHZ
+	ldr    r7, =_250MHz
+        cmp    r1, r7
+        beq    setFtdllReg
+        ldr     r4, =FTDLL_DDR2_200MHZ
+	ldr    r7, =_200MHz
+        cmp    r1, r7
+        beq    setFtdllReg
+        ldr     r4, =FTDLL_DDR2_166MHZ
+	ldr    r7, =_166MHz
+        cmp    r1, r7
+        beq    setFtdllReg
+        ldr     r4, =FTDLL_DDR2_133MHZ
+	ldr    r7, =_133MHz
+        cmp    r1, r7
+        beq    setFtdllReg
+        ldr    r4, =0
+        b       setFtdllReg
+
+ddr1FtdllVal:
+        ldr     r2, =MV_5281_DEV_ID
+        cmp     r3, r2
+	bne	2f
+    	MV_CTRL_REV_GET_ASM(r3, r2)
+        cmp     r3, #MV_5281_D0_REV
+        bge     orin2_ddr1_ftdll_val
+	b	ddr1_default_val
+
+/* Set Orion 2 D0 and above ftdll values for DDR1 */
+orin2_ddr1_ftdll_val:
+        ldr     r4, =FTDLL_DDR1_200MHZ_5281_D0
+	ldr    r7, =_200MHz
+        cmp    r1, r7
+        beq    setFtdllReg
+        ldr     r4, =FTDLL_DDR1_166MHZ_5281_D0
+	ldr    r7, =_166MHz
+        cmp    r1, r7
+        beq    setFtdllReg
+	b       ddr1_default_val
+2:
+        ldr     r2, =MV_5181_DEV_ID
+        cmp     r3, r2
+	bne	3f
+    	MV_CTRL_REV_GET_ASM(r3, r2)
+        cmp     r3, #MV_5181_B1_REV
+        bge     orin1_ddr1_ftdll_val
+	b	ddr1_default_val
+
+/* Set Orion 1 ftdll values for DDR1 */
+orin1_ddr1_ftdll_val:
+        ldr     r4, =FTDLL_DDR1_166MHZ_5181_B1
+	ldr    r7, =_166MHz
+        cmp    r1, r7
+        beq    setFtdllReg
+3:
+ddr1_default_val:
+        ldr    r4, =FTDLL_DDR1_133MHZ
+	ldr    r7, =_133MHz
+        cmp    r1, r7
+        beq    setFtdllReg
+
+        ldr    r4, =FTDLL_DDR1_166MHZ
+	ldr    r7, =_166MHz
+        cmp    r1, r7
+        beq    setFtdllReg
+
+        ldr    r4, =FTDLL_DDR1_200MHZ
+	ldr    r7, =_200MHz
+        cmp    r1, r7
+        beq    setFtdllReg
+
+        ldr    r4, =0
+
+setFtdllReg:
+
+        MV_REG_WRITE_ASM (r4, r1, SDRAM_FTDLL_CONFIG_REG)
+        HTOLL(r4,r1)
+        bic   r4, r4, #1
+        MV_REG_WRITE_ASM (r4, r1, SDRAM_FTDLL_CONFIG_REG)
+
+#endif /* !defined(MV_88W8660) && !defined(MV_88F6183) && !defined(MV_88F6183L) */
+#endif /* DB_FPGA */
+
+restoreTmpRegs:
+        /* Restore the registers we used to save the DDR detect values */
+
+        ldr     r4, =DRAM_BUF_REG0_DV
+        MV_REG_WRITE_ASM (r4, r1, DRAM_BUF_REG0)
+
+        ldr     r4, =DRAM_BUF_REG1_DV
+        MV_REG_WRITE_ASM (r4, r1, DRAM_BUF_REG1)
+
+        ldr     r4, =DRAM_BUF_REG2_DV
+        MV_REG_WRITE_ASM (r4, r1, DRAM_BUF_REG2)
+
+        ldr     r4, =DRAM_BUF_REG3_DV
+        MV_REG_WRITE_ASM (r4, r1, DRAM_BUF_REG3)
+
+        ldr     r4, =DRAM_BUF_REG4_DV
+        MV_REG_WRITE_ASM (r4, r1, DRAM_BUF_REG4)
+
+        ldr     r4, =DRAM_BUF_REG5_DV
+        MV_REG_WRITE_ASM (r4, r1, DRAM_BUF_REG5)
+
+        ldr     r4, =DRAM_BUF_REG6_DV
+        MV_REG_WRITE_ASM (r4, r1, DRAM_BUF_REG6)
+
+        ldr     r4, =DRAM_BUF_REG7_DV
+        MV_REG_WRITE_ASM (r4, r1, DRAM_BUF_REG7)
+
+        ldr     r4, =DRAM_BUF_REG8_DV
+        MV_REG_WRITE_ASM (r4, r1, DRAM_BUF_REG8)
+
+        ldr     r4, =DRAM_BUF_REG9_DV
+        MV_REG_WRITE_ASM (r4, r1, DRAM_BUF_REG9)
+
+        ldr     r4, =DRAM_BUF_REG10_DV
+        MV_REG_WRITE_ASM (r4, r1, DRAM_BUF_REG10)
+
+
+        /* Restore registers */
+        /* Save register on stack */
+	cmp	sp, #0
+	beq	no_stack_l
+load_from_stack:
+        ldmia	sp!, {r1, r2, r3, r4, r7, r11}
+no_stack_l:
+
+        mov     pc, lr
+
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/ddr1_2/mvDramIfConfig.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/ddr1_2/mvDramIfConfig.h
new file mode 100644
index 0000000..a7c6644
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/ddr1_2/mvDramIfConfig.h
@@ -0,0 +1,192 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+
+#ifndef __INCmvDramIfConfigh
+#define __INCmvDramIfConfigh
+
+/* includes */
+
+/* defines  */
+
+/* registers defaults values */
+
+#define SDRAM_CONFIG_DV 				\
+		(SDRAM_PERR_WRITE			|	\
+		 SDRAM_SRMODE				|	\
+		 SDRAM_SRCLK_GATED)
+
+#define SDRAM_DUNIT_CTRL_LOW_DV			\
+		(SDRAM_CTRL_POS_RISE		|	\
+		 SDRAM_CLK1DRV_NORMAL		|	\
+		 SDRAM_LOCKEN_ENABLE)
+
+#define SDRAM_ADDR_CTRL_DV	    0
+		
+#define SDRAM_TIMING_CTRL_LOW_REG_DV 	\
+		((0x2 << SDRAM_TRCD_OFFS)	|	\
+		 (0x2 << SDRAM_TRP_OFFS)	|	\
+		 (0x1 << SDRAM_TWR_OFFS)	|	\
+		 (0x0 << SDRAM_TWTR_OFFS)	|	\
+		 (0x5 << SDRAM_TRAS_OFFS)	|	\
+		 (0x1 << SDRAM_TRRD_OFFS))
+/* TRFC 0x27, TW2W 0x1 */
+#define SDRAM_TIMING_CTRL_HIGH_REG_DV	(( 0x7 << SDRAM_TRFC_OFFS )	|\
+					( 0x2 << SDRAM_TRFC_EXT_OFFS)	|\
+					( 0x1 << SDRAM_TW2W_OFFS))
+
+#define SDRAM_OPEN_PAGES_CTRL_REG_DV	SDRAM_OPEN_PAGE_EN	
+
+/* DDR2 ODT default register values */
+
+/* Presence	     Ctrl Low    Ctrl High  Dunit Ctrl   Ext Mode     */
+/*	CS0	         0x84210000  0x00000000  0x0000780F  0x00000440 */
+/*	CS0+CS1          0x84210000  0x00000000  0x0000780F  0x00000440 */
+/*	CS0+CS2	    	 0x030C030C  0x00000000  0x0000740F  0x00000404 */
+/*	CS0+CS1+CS2	 0x030C030C  0x00000000  0x0000740F  0x00000404 */
+/*	CS0+CS2+CS3	 0x030C030C  0x00000000  0x0000740F  0x00000404 */
+/*	CS0+CS1+CS2+CS3  0x030C030C  0x00000000  0x0000740F  0x00000404 */
+
+#define DDR2_ODT_CTRL_LOW_CS0_DV	0x84210000
+#define DDR2_ODT_CTRL_HIGH_CS0_DV	0x00000000
+#define DDR2_DUNIT_ODT_CTRL_CS0_DV	0x0000780F
+#define DDR_SDRAM_EXT_MODE_CS0_DV	0x00000440
+
+#define DDR2_ODT_CTRL_LOW_CS0_CS2_DV	0x030C030C
+#define DDR2_ODT_CTRL_HIGH_CS0_CS2_DV	0x00000000
+#define DDR2_DUNIT_ODT_CTRL_CS0_CS2_DV	0x0000740F
+#define DDR_SDRAM_EXT_MODE_CS0_CS2_DV	0x00000404
+
+
+/* DDR SDRAM Adderss/Control and Data Pads Calibration default values */
+#define DDR1_ADDR_CTRL_PAD_STRENGTH_TYPICAL_DV	\
+		(1 << SDRAM_PRE_DRIVER_STRENGTH_OFFS)
+#define DDR2_ADDR_CTRL_PAD_STRENGTH_TYPICAL_DV	\
+		(3 << SDRAM_PRE_DRIVER_STRENGTH_OFFS)
+		
+		
+#define DDR1_DATA_PAD_STRENGTH_TYPICAL_DV		\
+		(1 << SDRAM_PRE_DRIVER_STRENGTH_OFFS)
+#define DDR2_DATA_PAD_STRENGTH_TYPICAL_DV		\
+		(3 << SDRAM_PRE_DRIVER_STRENGTH_OFFS)
+
+/* DDR SDRAM Mode Register default value */
+#define DDR1_MODE_REG_DV			0x00000000
+#define DDR2_MODE_REG_DV			0x00000400
+
+/* DDR SDRAM Timing parameter default values */
+#define DDR1_TIMING_LOW_DV           0x11602220
+#define DDR1_TIMING_HIGH_DV          0x0000000d
+
+#define DDR2_TIMING_LOW_DV           0x11812220
+#define DDR2_TIMING_HIGH_DV          0x0000030f
+
+/* For Guideline (GL# MEM-4) DQS Reference Delay Tuning */
+#define FTDLL_DDR1_166MHZ           ((0x1 << 0)    | \
+                                     (0x7F<< 12)   | \
+                                     (0x1 << 22))
+
+#define FTDLL_DDR1_133MHZ           FTDLL_DDR1_166MHZ
+
+#define FTDLL_DDR1_200MHZ           ((0x1 << 0)    | \
+                                     (0x1 << 12)   | \
+                                     (0x3 << 14)   | \
+                                     (0x1 << 18)   | \
+                                     (0x1 << 22))
+
+
+#define FTDLL_DDR2_166MHZ           ((0x1 << 0)    | \
+                                     (0x1 << 12)   | \
+                                     (0x1 << 14)   | \
+                                     (0x1 << 16)   | \
+                                     (0x1 << 19)   | \
+                                     (0xF << 20))
+
+#define FTDLL_DDR2_133MHZ           FTDLL_DDR2_166MHZ
+
+#define FTDLL_DDR2_200MHZ           ((0x1 << 0)    | \
+                                     (0x1 << 12)   | \
+                                     (0x1 << 14)   | \
+                                     (0x1 << 16)   | \
+                                     (0x1 << 19)   | \
+                                     (0xF << 20))
+
+#define FTDLL_DDR2_250MHZ            0x445001
+
+/* Orion 1 B1 and above */
+#define FTDLL_DDR1_166MHZ_5181_B1    0x45D001
+
+/* Orion nas */
+#define FTDLL_DDR2_166MHZ_5182       0x597001
+
+/* Orion 2 D0 and above */
+#define FTDLL_DDR1_166MHZ_5281_D0    0x8D0001
+#define FTDLL_DDR1_200MHZ_5281_D0    0x8D0001
+#define FTDLL_DDR2_166MHZ_5281_D0    0x485001
+#define FTDLL_DDR2_200MHZ_5281_D0    0x485001
+#define FTDLL_DDR2_250MHZ_5281_D0    0x445001
+#define FTDLL_DDR2_200MHZ_5281_D1    0x995001
+#define FTDLL_DDR2_250MHZ_5281_D1    0x984801
+
+#endif /* __INCmvDramIfh */
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/ddr1_2/mvDramIfRegs.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/ddr1_2/mvDramIfRegs.h
new file mode 100644
index 0000000..e9cd7c4
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/ddr1_2/mvDramIfRegs.h
@@ -0,0 +1,306 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+#ifndef __INCmvDramIfRegsh
+#define __INCmvDramIfRegsh
+
+
+/* DDR SDRAM Controller Address Decode Registers */
+/* SDRAM CSn Base Address Register (SCBAR) */
+#define SDRAM_BASE_ADDR_REG(csNum)	(0x1500 + (csNum * 8))
+#define SCBAR_BASE_OFFS				16 
+#define SCBAR_BASE_MASK				(0xffff << SCBAR_BASE_OFFS)
+#define SCBAR_BASE_ALIGNMENT		0x10000 
+
+/* SDRAM CSn Size Register (SCSR) */		  
+#define SDRAM_SIZE_REG(csNum)	(0x1504 + (csNum * 8))
+#define SCSR_WIN_EN					BIT0
+#define SCSR_SIZE_OFFS				16
+#define SCSR_SIZE_MASK				(0xffff << SCSR_SIZE_OFFS)
+#define SCSR_SIZE_ALIGNMENT			0x10000
+
+/* configuration register */
+#define SDRAM_CONFIG_REG   		0x1400
+#define SDRAM_REFRESH_OFFS 		0
+#define SDRAM_REFRESH_MAX  		0x3000
+#define SDRAM_REFRESH_MASK 		(SDRAM_REFRESH_MAX << SDRAM_REFRESH_OFFS)
+#define SDRAM_DWIDTH_OFFS       14
+#define SDRAM_DWIDTH_MASK       (3 << SDRAM_DWIDTH_OFFS)
+#define SDRAM_DWIDTH_16BIT      (1 << SDRAM_DWIDTH_OFFS)
+#define SDRAM_DWIDTH_32BIT      (2 << SDRAM_DWIDTH_OFFS)
+#define SDRAM_DTYPE_OFFS        16
+#define SDRAM_DTYPE_MASK        (1 << SDRAM_DTYPE_OFFS)
+#define SDRAM_DTYPE_DDR1        (0 << SDRAM_DTYPE_OFFS)
+#define SDRAM_DTYPE_DDR2        (1 << SDRAM_DTYPE_OFFS)
+#define SDRAM_REGISTERED   		(1 << 17)
+#define SDRAM_PERR_OFFS    		18
+#define SDRAM_PERR_MASK    		(1 << SDRAM_PERR_OFFS)
+#define SDRAM_PERR_NO_WRITE     (0 << SDRAM_PERR_OFFS)
+#define SDRAM_PERR_WRITE        (1 << SDRAM_PERR_OFFS)
+#define SDRAM_DCFG_OFFS     	20
+#define SDRAM_DCFG_MASK     	(0x3 << SDRAM_DCFG_OFFS)
+#define SDRAM_DCFG_X16_DEV   	(1 << SDRAM_DCFG_OFFS)
+#define SDRAM_DCFG_X8_DEV   	(2 << SDRAM_DCFG_OFFS)
+#define SDRAM_SRMODE			(1 << 24)
+#define SDRAM_SRCLK_OFFS		25
+#define SDRAM_SRCLK_MASK		(1 << SDRAM_SRCLK_OFFS)
+#define SDRAM_SRCLK_KEPT		(0 << SDRAM_SRCLK_OFFS)
+#define SDRAM_SRCLK_GATED		(1 << SDRAM_SRCLK_OFFS)
+#define SDRAM_CATTH_OFFS		26
+#define SDRAM_CATTHR_EN			(1 << SDRAM_CATTH_OFFS)
+
+
+/* dunit control register */
+#define SDRAM_DUNIT_CTRL_REG  	0x1404
+#define SDRAM_CTRL_POS_OFFS	   	6
+#define SDRAM_CTRL_POS_FALL	   	(0 << SDRAM_CTRL_POS_OFFS)
+#define SDRAM_CTRL_POS_RISE	   	(1 << SDRAM_CTRL_POS_OFFS)
+#define SDRAM_CLK1DRV_OFFS      12
+#define SDRAM_CLK1DRV_MASK      (1 << SDRAM_CLK1DRV_OFFS)
+#define SDRAM_CLK1DRV_HIGH_Z    (0 << SDRAM_CLK1DRV_OFFS)
+#define SDRAM_CLK1DRV_NORMAL    (1 << SDRAM_CLK1DRV_OFFS)
+#define SDRAM_LOCKEN_OFFS       18
+#define SDRAM_LOCKEN_MASK       (1 << SDRAM_LOCKEN_OFFS)
+#define SDRAM_LOCKEN_DISABLE    (0 << SDRAM_LOCKEN_OFFS)
+#define SDRAM_LOCKEN_ENABLE     (1 << SDRAM_LOCKEN_OFFS)
+#define SDRAM_ST_BURST_DEL_OFFS 	24
+#define SDRAM_ST_BURST_DEL_MAX 	0xf
+#define SDRAM_ST_BURST_DEL_MASK (SDRAM_ST_BURST_DEL_MAX<<SDRAM_ST_BURST_DEL_OFFS)
+
+/* sdram timing control low register */
+#define SDRAM_TIMING_CTRL_LOW_REG	0x1408
+#define SDRAM_TRCD_OFFS 		4
+#define SDRAM_TRCD_MASK 		(0xF << SDRAM_TRCD_OFFS)
+#define SDRAM_TRP_OFFS 			8
+#define SDRAM_TRP_MASK 			(0xF << SDRAM_TRP_OFFS)
+#define SDRAM_TWR_OFFS 			12
+#define SDRAM_TWR_MASK 			(0xF << SDRAM_TWR_OFFS)
+#define SDRAM_TWTR_OFFS 		16
+#define SDRAM_TWTR_MASK 		(0xF << SDRAM_TWTR_OFFS)
+#define SDRAM_TRAS_OFFS 		20
+#define SDRAM_TRAS_MASK 		(0xF << SDRAM_TRAS_OFFS)
+#define SDRAM_TRRD_OFFS 		24
+#define SDRAM_TRRD_MASK 		(0xF << SDRAM_TRRD_OFFS)
+#define SDRAM_TRTP_OFFS 		28
+#define SDRAM_TRTP_MASK 		(0xF << SDRAM_TRTP_OFFS)
+
+/* sdram timing control high register */
+#define SDRAM_TIMING_CTRL_HIGH_REG	0x140c
+#define SDRAM_TRFC_OFFS 		0
+#define SDRAM_TRFC_MASK 		(0xF << SDRAM_TRFC_OFFS)
+#define SDRAM_TR2R_OFFS 		4
+#define SDRAM_TR2R_MASK 		(0x3 << SDRAM_TR2R_OFFS)
+#define SDRAM_TR2W_W2R_OFFS 		6
+#define SDRAM_TR2W_W2R_MASK 		(0x3 << SDRAM_TR2W_W2R_OFFS)
+#define SDRAM_TRFC_EXT_OFFS		8
+#define SDRAM_TRFC_EXT_MASK		(0x1 << SDRAM_TRFC_EXT_OFFS)
+#define SDRAM_TW2W_OFFS		    10
+#define SDRAM_TW2W_MASK		    (0x1 << SDRAM_TW2W_OFFS)
+
+/* address control register */
+#define SDRAM_ADDR_CTRL_REG		0x1410
+#define SDRAM_DSIZE_OFFS   	    4
+#define SDRAM_DSIZE_MASK   	    (0x3 << SDRAM_DSIZE_OFFS)
+#define SDRAM_DSIZE_128Mb 	    (0x0 << SDRAM_DSIZE_OFFS)
+#define SDRAM_DSIZE_256Mb 	    (0x1 << SDRAM_DSIZE_OFFS)
+#define SDRAM_DSIZE_512Mb  	    (0x2 << SDRAM_DSIZE_OFFS)
+
+/* SDRAM Open Pages Control registers */
+#define SDRAM_OPEN_PAGE_CTRL_REG	0x1414
+#define SDRAM_OPEN_PAGE_EN		    (0 << 0)
+#define SDRAM_OPEN_PAGE_DIS		    (1 << 0)
+
+/* sdram opertion register */
+#define SDRAM_OPERATION_REG 	0x1418
+#define SDRAM_CMD_OFFS  		0
+#define SDRAM_CMD_MASK   		(0x7 << SDRAM_CMD_OFFS)
+#define SDRAM_CMD_NORMAL 		(0x0 << SDRAM_CMD_OFFS)
+#define SDRAM_CMD_PRECHARGE_ALL (0x1 << SDRAM_CMD_OFFS)
+#define SDRAM_CMD_REFRESH_ALL 	(0x2 << SDRAM_CMD_OFFS)
+#define SDRAM_CMD_REG_SET_CMD 	(0x3 << SDRAM_CMD_OFFS)
+#define SDRAM_CMD_EXT_MODE_SET 	(0x4 << SDRAM_CMD_OFFS)
+#define SDRAM_CMD_NOP 			(0x5 << SDRAM_CMD_OFFS)
+#define SDRAM_CMD_SLF_RFRSH 	(0x7 << SDRAM_CMD_OFFS)
+#define SDRAM_CMD_EMRS2_CMD  	(0x8 << SDRAM_CMD_OFFS)
+#define SDRAM_CMD_EMRS3_CMD  	(0x9 << SDRAM_CMD_OFFS)
+
+/* sdram mode register */
+#define SDRAM_MODE_REG 			0x141c
+#define SDRAM_BURST_LEN_OFFS 	0
+#define SDRAM_BURST_LEN_MASK 	(0x7 << SDRAM_BURST_LEN_OFFS)
+#define SDRAM_BURST_LEN_4    	(0x2 << SDRAM_BURST_LEN_OFFS)
+#define SDRAM_CL_OFFS   		4
+#define SDRAM_CL_MASK   		(0x7 << SDRAM_CL_OFFS)
+#define SDRAM_DDR1_CL_2	     	(0x2 << SDRAM_CL_OFFS)
+#define SDRAM_DDR1_CL_3      	(0x3 << SDRAM_CL_OFFS)
+#define SDRAM_DDR1_CL_4      	(0x4 << SDRAM_CL_OFFS)
+#define SDRAM_DDR1_CL_1_5    	(0x5 << SDRAM_CL_OFFS)
+#define SDRAM_DDR1_CL_2_5    	(0x6 << SDRAM_CL_OFFS)
+#define SDRAM_DDR2_CL_3      	(0x3 << SDRAM_CL_OFFS)
+#define SDRAM_DDR2_CL_4      	(0x4 << SDRAM_CL_OFFS)
+#define SDRAM_DDR2_CL_5    		(0x5 << SDRAM_CL_OFFS)
+#define SDRAM_TM_OFFS           7
+#define SDRAM_TM_MASK           (1 << SDRAM_TM_OFFS)
+#define SDRAM_TM_NORMAL         (0 << SDRAM_TM_OFFS)
+#define SDRAM_TM_TEST_MODE      (1 << SDRAM_TM_OFFS)
+#define SDRAM_DLL_OFFS          8
+#define SDRAM_DLL_MASK          (1 << SDRAM_DLL_OFFS)
+#define SDRAM_DLL_NORMAL        (0 << SDRAM_DLL_OFFS)
+#define SDRAM_DLL_RESET 	(1 << SDRAM_DLL_OFFS)
+#define SDRAM_WR_OFFS		11
+#define SDRAM_WR_MAX		7
+#define SDRAM_WR_MASK		(SDRAM_WR_MAX << SDRAM_WR_OFFS)
+#define SDRAM_PD_OFFS		12
+#define SDRAM_PD_MASK		(1 << SDRAM_PD_OFFS) 
+#define SDRAM_PD_FAST_EXIT	(0 << SDRAM_PD_OFFS) 
+#define SDRAM_PD_SLOW_EXIT	(1 << SDRAM_PD_OFFS) 
+
+/* DDR SDRAM Extended Mode register (DSEMR) */
+#define SDRAM_EXTENDED_MODE_REG	0x1420
+#define DSEMR_DLL_ENABLE		(1 << 0)
+#define DSEMR_DS_OFFS			1
+#define DSEMR_DS_MASK			(1 << DSEMR_DS_OFFS)
+#define DSEMR_DS_NORMAL			(0 << DSEMR_DS_OFFS)
+#define DSEMR_DS_REDUCED		(1 << DSEMR_DS_OFFS)
+#define DSEMR_RTT0_OFFS			2
+#define DSEMR_RTT1_OFFS			6
+#define DSEMR_RTT_ODT_DISABLE	((0 << DSEMR_RTT0_OFFS)||(0 << DSEMR_RTT1_OFFS))
+#define DSEMR_RTT_ODT_75_OHM	((1 << DSEMR_RTT0_OFFS)||(0 << DSEMR_RTT1_OFFS))
+#define DSEMR_RTT_ODT_150_OHM	((0 << DSEMR_RTT0_OFFS)||(1 << DSEMR_RTT1_OFFS))
+#define DSEMR_OCD_OFFS			7
+#define DSEMR_OCD_MASK			(0x7 << DSEMR_OCD_OFFS)
+#define DSEMR_OCD_EXIT_CALIB	(0 << DSEMR_OCD_OFFS)
+#define DSEMR_OCD_DRIVE1		(1 << DSEMR_OCD_OFFS)
+#define DSEMR_OCD_DRIVE0		(2 << DSEMR_OCD_OFFS)
+#define DSEMR_OCD_ADJUST_MODE	(4 << DSEMR_OCD_OFFS)
+#define DSEMR_OCD_CALIB_DEFAULT	(7 << DSEMR_OCD_OFFS)
+#define DSEMR_DQS_OFFS			10
+#define DSEMR_DQS_MASK			(1 << DSEMR_DQS_OFFS)
+#define DSEMR_DQS_DIFFERENTIAL	(0 << DSEMR_DQS_OFFS)
+#define DSEMR_DQS_SINGLE_ENDED	(0 << DSEMR_DQS_OFFS)
+#define DSEMR_RDQS_ENABLE		(1 << 11)
+#define DSEMR_QOFF_OUTPUT_BUFF_EN	(1 << 12)
+
+/* DDR SDRAM Operation Control Register */
+#define SDRAM_OPERATION_CTRL_REG	0x142c
+
+/* Dunit FTDLL Configuration Register */
+#define SDRAM_FTDLL_CONFIG_REG			0x1484
+  
+/* Pads Calibration register */
+#define SDRAM_ADDR_CTRL_PADS_CAL_REG	0x14c0
+#define SDRAM_DATA_PADS_CAL_REG		0x14c4
+#define SDRAM_DRVN_OFFS 				0
+#define SDRAM_DRVN_MASK 				(0x3F << SDRAM_DRVN_OFFS)
+#define SDRAM_DRVP_OFFS 				6
+#define SDRAM_DRVP_MASK 				(0x3F << SDRAM_DRVP_OFFS)
+#define SDRAM_PRE_DRIVER_STRENGTH_OFFS	12
+#define SDRAM_PRE_DRIVER_STRENGTH_MASK	(3 << SDRAM_PRE_DRIVER_STRENGTH_OFFS)
+#define SDRAM_TUNE_EN   		BIT16
+#define SDRAM_LOCK_OFFS 		17
+#define SDRAM_LOCK_MAKS 		(0x1F << SDRAM_LOCK_OFFS)
+#define SDRAM_LOCKN_OFFS 		17
+#define SDRAM_LOCKN_MAKS 		(0x3F << SDRAM_LOCKN_OFFS)
+#define SDRAM_LOCKP_OFFS 		23
+#define SDRAM_LOCKP_MAKS 		(0x3F << SDRAM_LOCKP_OFFS)
+#define SDRAM_WR_EN     		(1 << 31)
+
+/* DDR2 SDRAM ODT Control (Low) Register (DSOCLR) */
+#define DDR2_SDRAM_ODT_CTRL_LOW_REG  0x1494
+#define DSOCLR_ODT_RD_OFFS(odtNum)   (odtNum * 4)
+#define DSOCLR_ODT_RD_MASK(odtNum)   (0xf << DSOCLR_ODT_RD_OFFS(odtNum))
+#define DSOCLR_ODT_RD(odtNum, bank)  ((1 << bank) << DSOCLR_ODT_RD_OFFS(odtNum))
+#define DSOCLR_ODT_WR_OFFS(odtNum)   (16 + (odtNum * 4))
+#define DSOCLR_ODT_WR_MASK(odtNum)   (0xf << DSOCLR_ODT_WR_OFFS(odtNum))
+#define DSOCLR_ODT_WD(odtNum, bank)  ((1 << bank) << DSOCLR_ODT_WR_OFFS(odtNum))
+
+/* DDR2 SDRAM ODT Control (High) Register (DSOCHR) */
+#define DDR2_SDRAM_ODT_CTRL_HIGH_REG    0x1498
+/* Optional control values to DSOCHR_ODT_EN macro */
+#define DDR2_ODT_CTRL_DUNIT         0
+#define DDR2_ODT_CTRL_NEVER         1
+#define DDR2_ODT_CTRL_ALWAYS        3
+#define DSOCHR_ODT_EN_OFFS(odtNum)  (odtNum * 2)
+#define DSOCHR_ODT_EN_MASK(odtNum)  (0x3 << DSOCHR_ODT_EN_OFFS(odtNum))
+#define DSOCHR_ODT_EN(odtNum, ctrl) ((1 << ctrl) << DSOCHR_ODT_RD_OFFS(odtNum))
+
+/* DDR2 Dunit ODT Control Register (DDOCR)*/
+#define DDR2_DUNIT_ODT_CONTROL_REG  0x149c
+#define DDOCR_ODT_RD_OFFS           0
+#define DDOCR_ODT_RD_MASK           (0xf << DDOCR_ODT_RD_OFFS)
+#define DDOCR_ODT_RD(bank)          ((1 << bank) << DDOCR_ODT_RD_OFFS)
+#define DDOCR_ODT_WR_OFFS           4
+#define DDOCR_ODT_WR_MASK           (0xf << DDOCR_ODT_WR_OFFS)
+#define DDOCR_ODT_WR(bank)          ((1 << bank) << DDOCR_ODT_WR_OFFS)
+#define DSOCR_ODT_EN_OFFS           8
+#define DSOCR_ODT_EN_MASK           (0x3 << DSOCR_ODT_EN_OFFS)
+#define DSOCR_ODT_EN(ctrl)          ((1 << ctrl) << DSOCR_ODT_EN_OFFS)
+#define DSOCR_ODT_SEL_OFFS          10
+#define DSOCR_ODT_SEL_MASK          (0x3 << DSOCR_ODT_SEL_OFFS)
+
+/* DDR SDRAM Initialization Control Register (DSICR) */
+#define DDR_SDRAM_INIT_CTRL_REG		0x1480
+#define DSICR_INIT_EN				(1 << 0)
+
+#endif /* __INCmvDramIfRegsh */
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/ddr2/mvCompVer.txt b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/ddr2/mvCompVer.txt
new file mode 100644
index 0000000..38a9264
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/ddr2/mvCompVer.txt
@@ -0,0 +1,4 @@
+Global HAL Version: FEROCEON_HAL_3_1_7

+Unit HAL Version: 3.1.4

+Description: This component includes an implementation of the unit HAL drivers

+

diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/ddr2/mvDramIf.c b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/ddr2/mvDramIf.c
new file mode 100644
index 0000000..a214c95
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/ddr2/mvDramIf.c
@@ -0,0 +1,1855 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+
+/* includes */
+#include "ddr2/mvDramIf.h"
+#include "ctrlEnv/sys/mvCpuIf.h"
+
+#include "ddr2/mvDramIfStaticInit.h"
+
+/* #define MV_DEBUG */
+#ifdef MV_DEBUG
+#define DB(x) x
+#else
+#define DB(x)
+#endif
+
+/* DRAM bank presence encoding */
+#define BANK_PRESENT_CS0			    0x1
+#define BANK_PRESENT_CS0_CS1			0x3
+#define BANK_PRESENT_CS0_CS2			0x5
+#define BANK_PRESENT_CS0_CS1_CS2		0x7
+#define BANK_PRESENT_CS0_CS2_CS3		0xd
+#define BANK_PRESENT_CS0_CS2_CS3_CS4	0xf
+
+/* locals   */
+#ifndef MV_STATIC_DRAM_ON_BOARD
+static void sdramDDr2OdtConfig(MV_DRAM_BANK_INFO *pBankInfo);
+static MV_U32 dunitCtrlLowRegCalc(MV_DRAM_BANK_INFO *pBankInfo, MV_U32 minCas, MV_U32  busClk, MV_STATUS TTmode );
+static MV_U32 dunitCtrlHighRegCalc(MV_DRAM_BANK_INFO *pBankInfo, MV_U32  busClk);
+static MV_U32 sdramModeRegCalc(MV_U32 minCas);
+static MV_U32 sdramExtModeRegCalc(MV_DRAM_BANK_INFO *pBankInfo, MV_U32 busClk);
+static MV_U32 sdramAddrCtrlRegCalc(MV_DRAM_BANK_INFO *pBankInfo, MV_DRAM_BANK_INFO *pBankInfoDIMM1);
+static MV_U32 sdramConfigRegCalc(MV_DRAM_BANK_INFO *pBankInfo, MV_DRAM_BANK_INFO *pBankInfo2, MV_U32 busClk);
+static MV_U32 minCasCalc(MV_DRAM_BANK_INFO *pBankInfo,MV_DRAM_BANK_INFO *pBankInfo2, MV_U32 busClk, MV_U32 forcedCl);
+static MV_U32 sdramTimeCtrlLowRegCalc(MV_DRAM_BANK_INFO *pBankInfo, MV_U32 minCas, MV_U32 busClk);
+static MV_U32 sdramTimeCtrlHighRegCalc(MV_DRAM_BANK_INFO *pBankInfo, MV_U32 busClk);
+static MV_U32 sdramDdr2TimeLoRegCalc(MV_U32 minCas);
+static MV_U32 sdramDdr2TimeHiRegCalc(MV_U32 minCas);
+#endif
+MV_32 DRAM_CS_Order[MV_DRAM_MAX_CS] = {N_A
+
+#ifdef MV_INCLUDE_SDRAM_CS1
+		,N_A
+#endif
+#ifdef MV_INCLUDE_SDRAM_CS2
+		,N_A
+#endif
+#ifdef MV_INCLUDE_SDRAM_CS3
+    ,N_A
+#endif
+	};
+/* Get DRAM size of CS num */
+MV_U32 mvDramCsSizeGet(MV_U32 csNum)
+{
+	MV_DRAM_BANK_INFO bankInfo;
+	MV_U32  size, deviceW, dimmW;
+#ifdef MV78XX0	
+	MV_U32  temp;
+#endif
+
+	if(MV_OK == mvDramBankInfoGet(csNum, &bankInfo))
+	{
+        	if (0 == bankInfo.size)
+			return 0;
+
+		/* Note that the Dimm width might be different then the device DRAM width */
+#ifdef MV78XX0	
+		temp = MV_REG_READ(SDRAM_CONFIG_REG);
+		deviceW = ((temp & SDRAM_DWIDTH_MASK) == SDRAM_DWIDTH_32BIT )? 32 : 64;
+#else
+		deviceW = 16 /* KW family */;
+#endif
+		dimmW = bankInfo.dataWidth - (bankInfo.dataWidth % 16);
+		size = ((bankInfo.size << 20) / (dimmW/deviceW)); 
+		return size;
+	}
+	else
+		return 0;
+}
+/*******************************************************************************
+* mvDramIfDetect - Prepare DRAM interface configuration values.
+*
+* DESCRIPTION:
+*       This function implements the full DRAM detection and timing 
+*       configuration for best system performance.
+*       Since this routine runs from a ROM device (Boot Flash), its stack 
+*       resides on RAM, that might be the system DRAM. Changing DRAM 
+*       configuration values while keeping vital data in DRAM is risky. That
+*       is why the function does not preform the configuration setting but 
+*       prepare those in predefined 32bit registers (in this case IDMA 
+*       registers are used) for other routine to perform the settings.
+*       The function will call for board DRAM SPD information for each DRAM 
+*       chip select. The function will then analyze those SPD parameters of 
+*       all DRAM banks in order to decide on DRAM configuration compatible 
+*       for all DRAM banks.
+*       The function will set the CPU DRAM address decode registers.
+*       Note: This routine prepares values that will overide configuration of
+*       mvDramBasicAsmInit().
+*       
+* INPUT:
+*       forcedCl - Forced CAL Latency. If equal to zero, do not force.
+*       eccDisable - Force down the ECC.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       None.
+*
+*******************************************************************************/
+MV_STATUS mvDramIfDetect(MV_U32 forcedCl, MV_BOOL eccDisable)
+{
+	MV_32 	MV_DRAM_CS_order[MV_DRAM_MAX_CS] = {
+		SDRAM_CS0
+#ifdef MV_INCLUDE_SDRAM_CS1
+		,SDRAM_CS1
+#endif
+#ifdef MV_INCLUDE_SDRAM_CS2
+		,SDRAM_CS2
+#endif
+#ifdef MV_INCLUDE_SDRAM_CS3
+		,SDRAM_CS3
+#endif
+		};
+	MV_U32  busClk, deviceW, dimmW;
+	MV_U32 numOfAllDevices = 0;
+	MV_STATUS TTMode; 
+#ifndef MV_STATIC_DRAM_ON_BOARD
+	MV_DRAM_BANK_INFO bankInfo[MV_DRAM_MAX_CS];
+	MV_U32  size, base = 0, i, j, temp, busClkPs;
+	MV_U8	minCas;
+	MV_CPU_DEC_WIN dramDecWin;
+	dramDecWin.addrWin.baseHigh = 0;
+#endif
+
+	busClk = mvBoardSysClkGet();
+
+	if (0 == busClk)
+	{
+		mvOsPrintf("Dram: ERR. Can't detect system clock! \n");
+		return MV_ERROR;
+	}
+	
+#ifndef MV_STATIC_DRAM_ON_BOARD
+
+	busClkPs = 1000000000 / (busClk / 1000);  /* in ps units */
+	/* we will use bank 0 as the representative of the all the DRAM banks,  */
+	/* since bank 0 must exist.                                             */	
+	for(i = 0; i < MV_DRAM_MAX_CS; i++)
+	{ 
+		/* if Bank exist */
+		if(MV_OK == mvDramBankInfoGet(i, &bankInfo[i]))
+		{
+			DB(mvOsPrintf("Dram: Find bank %d\n", i));
+			/* check it isn't SDRAM */
+			if(bankInfo[i].memoryType != MEM_TYPE_DDR2)
+			{
+				mvOsOutput("Dram: ERR. SDRAM type not supported !!!\n");
+				return MV_ERROR;
+			}
+
+            		/* All banks must support the Mclk freqency */
+			if(bankInfo[i].minCycleTimeAtMaxCasLatPs > busClkPs)
+			{
+				mvOsOutput("Dram: ERR. Bank %d doesn't support memory clock!!!\n", i);
+				return MV_ERROR;
+			}
+
+			/* All banks must support registry in order to activate it */
+			if(bankInfo[i].registeredAddrAndControlInputs != 
+			   bankInfo[0].registeredAddrAndControlInputs)
+			{
+				mvOsOutput("Dram: ERR. different Registered settings !!!\n");
+				return MV_ERROR;
+			}
+
+			/* All banks must support same ECC mode */
+			if(bankInfo[i].errorCheckType != 
+			   bankInfo[0].errorCheckType)
+			{
+				mvOsOutput("Dram: ERR. different ECC settings !!!\n");
+				return MV_ERROR;
+			}
+
+		}
+		else
+		{
+			if( i == 0 ) /* bank 0 doesn't exist */
+			{
+				mvOsOutput("Dram: ERR. Fail to detect bank 0 !!!\n");
+				return MV_ERROR;
+			}
+			else
+			{
+				DB(mvOsPrintf("Dram: Could not find bank %d\n", i));
+				bankInfo[i].size = 0;     /* Mark this bank as non exist */
+			}
+		}
+	}
+
+#ifdef MV_INCLUDE_SDRAM_CS2
+	if (bankInfo[SDRAM_CS0].size <  bankInfo[SDRAM_CS2].size)
+	{
+		MV_DRAM_CS_order[0] = SDRAM_CS2;
+		MV_DRAM_CS_order[1] = SDRAM_CS3;
+		MV_DRAM_CS_order[2] = SDRAM_CS0;
+		MV_DRAM_CS_order[3] = SDRAM_CS1;
+		DRAM_CS_Order[0] = SDRAM_CS2;
+		DRAM_CS_Order[1] = SDRAM_CS3;
+		DRAM_CS_Order[2] = SDRAM_CS0;
+		DRAM_CS_Order[3] = SDRAM_CS1;
+
+	}
+	else
+#endif
+	{
+		MV_DRAM_CS_order[0] = SDRAM_CS0;
+		MV_DRAM_CS_order[1] = SDRAM_CS1;
+		DRAM_CS_Order[0] = SDRAM_CS0;
+		DRAM_CS_Order[1] = SDRAM_CS1;
+#ifdef MV_INCLUDE_SDRAM_CS2
+		MV_DRAM_CS_order[2] = SDRAM_CS2;
+		MV_DRAM_CS_order[3] = SDRAM_CS3;
+		DRAM_CS_Order[2] = SDRAM_CS2;
+		DRAM_CS_Order[3] = SDRAM_CS3;
+#endif
+	}
+
+	for(j = 0; j < MV_DRAM_MAX_CS; j++)
+	{
+		i = MV_DRAM_CS_order[j];
+		
+        	if (0 == bankInfo[i].size)
+			continue;
+
+			/* Init the CPU window decode */
+			/* Note that the Dimm width might be different then the device DRAM width */
+#ifdef MV78XX0	
+			temp = MV_REG_READ(SDRAM_CONFIG_REG);
+			deviceW = ((temp & SDRAM_DWIDTH_MASK) == SDRAM_DWIDTH_32BIT )? 32 : 64;
+#else
+			deviceW = 16 /* KW family */;
+#endif
+			dimmW = bankInfo[0].dataWidth - (bankInfo[0].dataWidth % 16);
+			size = ((bankInfo[i].size << 20) / (dimmW/deviceW)); 
+		
+			/* We can not change DRAM window settings while excecuting  	*/
+			/* code from it. That is why we skip the DRAM CS[0], saving     */
+			/* it to the ROM configuration routine				*/
+
+			numOfAllDevices += bankInfo[i].numberOfDevices;
+			if (i == MV_DRAM_CS_order[0])
+			{
+				MV_U32 sizeToReg;
+				/* Translate the given window size to register format		*/
+				sizeToReg = ctrlSizeToReg(size, SCSR_SIZE_ALIGNMENT);
+				/* Size parameter validity check.                           */
+				if (-1 == sizeToReg)
+				{
+					mvOsOutput("DRAM: mvCtrlAddrDecToReg: ERR. Win %d size invalid.\n"
+							   ,i);
+					return MV_BAD_PARAM;
+				}
+
+				DB(mvOsPrintf("Dram: Bank 0 Size - %x\n",sizeToReg);)
+				sizeToReg = (sizeToReg << SCSR_SIZE_OFFS);
+				sizeToReg |= SCSR_WIN_EN;
+				MV_REG_WRITE(DRAM_BUF_REG0, sizeToReg);
+			}
+			else
+			{
+				dramDecWin.addrWin.baseLow = base;
+				dramDecWin.addrWin.size = size;
+				dramDecWin.enable = MV_TRUE;
+				DB(mvOsPrintf("Dram: Enable window %d base 0x%x, size=0x%x\n",i, base, size));
+				
+				/* Check if the DRAM size is more then 3GByte */
+				if (base < 0xC0000000)
+				{
+					DB(mvOsPrintf("Dram: Enable window %d base 0x%x, size=0x%x\n",i, base, size));
+           			if (MV_OK != mvCpuIfTargetWinSet(i, &dramDecWin))
+					{
+						mvOsPrintf("Dram: ERR. Fail to set bank %d!!!\n", SDRAM_CS0 + i);
+						return 	MV_ERROR;
+					}
+				}
+			}
+			
+			base += size;
+
+			/* update the suportedCasLatencies mask */
+			bankInfo[0].suportedCasLatencies &= bankInfo[i].suportedCasLatencies;
+	}
+
+	/* calculate minimum CAS */
+	minCas = minCasCalc(&bankInfo[0], &bankInfo[2], busClk, forcedCl);
+	if (0 == minCas) 
+	{
+		mvOsOutput("Dram: Warn: Could not find CAS compatible to SysClk %dMhz\n",
+				   (busClk / 1000000));
+
+		minCas = DDR2_CL_4; /* Continue with this CAS */
+		mvOsOutput("Set default CAS latency 4\n");
+	}
+
+	/* calc SDRAM_CONFIG_REG  and save it to temp register */
+	temp = sdramConfigRegCalc(&bankInfo[0],&bankInfo[2], busClk);
+	if(-1 == temp)
+	{
+		mvOsOutput("Dram: ERR. sdramConfigRegCalc failed !!!\n");
+		return MV_ERROR;
+	}
+
+	/* check if ECC is enabled by the user */
+	if(eccDisable)	
+	{	
+		/* turn off ECC*/
+		temp &= ~BIT18;
+	}
+	DB(mvOsPrintf("Dram: sdramConfigRegCalc - %x\n",temp);)
+	MV_REG_WRITE(DRAM_BUF_REG1, temp);
+	
+	/* calc SDRAM_MODE_REG  and save it to temp register */ 
+	temp = sdramModeRegCalc(minCas);
+    	if(-1 == temp)
+	{
+		mvOsOutput("Dram: ERR. sdramModeRegCalc failed !!!\n");
+		return MV_ERROR;
+	}
+	DB(mvOsPrintf("Dram: sdramModeRegCalc - %x\n",temp);)
+	MV_REG_WRITE(DRAM_BUF_REG2, temp);
+
+	/* calc SDRAM_EXTENDED_MODE_REG  and save it to temp register */ 
+	temp = sdramExtModeRegCalc(&bankInfo[0], busClk);
+	if(-1 == temp)
+	{
+		mvOsOutput("Dram: ERR. sdramExtModeRegCalc failed !!!\n");
+		return MV_ERROR;
+	}
+	DB(mvOsPrintf("Dram: sdramExtModeRegCalc - %x\n",temp);)
+	MV_REG_WRITE(DRAM_BUF_REG10, temp);
+
+	/* calc D_UNIT_CONTROL_LOW  and save it to temp register */
+	TTMode = MV_FALSE;
+	DB(mvOsPrintf("Dram: numOfAllDevices = %x\n",numOfAllDevices);)
+	if( (numOfAllDevices > 9) && (bankInfo[0].registeredAddrAndControlInputs == MV_FALSE) )
+	{
+		if ( ( (numOfAllDevices > 9) && (busClk > MV_BOARD_SYSCLK_200MHZ) ) ||
+			(numOfAllDevices > 18) )
+		{
+			mvOsOutput("Enable 2T ");
+			TTMode = MV_TRUE;
+		}
+	}
+
+  	temp = dunitCtrlLowRegCalc(&bankInfo[0], minCas, busClk, TTMode ); 
+   	if(-1 == temp)
+	{
+		mvOsOutput("Dram: ERR. dunitCtrlLowRegCalc failed !!!\n");
+		return MV_ERROR;
+	}
+	DB(mvOsPrintf("Dram: dunitCtrlLowRegCalc - %x\n",temp);)
+  	MV_REG_WRITE(DRAM_BUF_REG3, temp); 
+
+	/* calc D_UNIT_CONTROL_HIGH  and save it to temp register */
+  	temp = dunitCtrlHighRegCalc(&bankInfo[0], busClk); 
+   	if(-1 == temp)
+	{
+		mvOsOutput("Dram: ERR. dunitCtrlHighRegCalc failed !!!\n");
+		return MV_ERROR;
+	}
+	DB(mvOsPrintf("Dram: dunitCtrlHighRegCalc - %x\n",temp);)
+	/* check if ECC is enabled by the user */
+	if(eccDisable)	
+	{	
+		/* turn off sample stage if no ecc */
+		temp &= ~SDRAM__D2P_EN;;
+	}
+  	MV_REG_WRITE(DRAM_BUF_REG13, temp); 
+
+	/* calc SDRAM_ADDR_CTRL_REG  and save it to temp register */
+	temp = sdramAddrCtrlRegCalc(&bankInfo[0],&bankInfo[2]);
+    	if(-1 == temp)
+	{
+		mvOsOutput("Dram: ERR. sdramAddrCtrlRegCalc failed !!!\n");
+		return MV_ERROR;
+	}
+	DB(mvOsPrintf("Dram: sdramAddrCtrlRegCalc - %x\n",temp);)
+	MV_REG_WRITE(DRAM_BUF_REG4, temp);
+
+	/* calc SDRAM_TIMING_CTRL_LOW_REG  and save it to temp register */
+	temp = sdramTimeCtrlLowRegCalc(&bankInfo[0], minCas, busClk);
+    	if(-1 == temp)
+	{
+		mvOsOutput("Dram: ERR. sdramTimeCtrlLowRegCalc failed !!!\n");
+		return MV_ERROR;
+	}
+	DB(mvOsPrintf("Dram: sdramTimeCtrlLowRegCalc - %x\n",temp);)
+	MV_REG_WRITE(DRAM_BUF_REG5, temp);
+
+	/* calc SDRAM_TIMING_CTRL_HIGH_REG  and save it to temp register */
+	temp = sdramTimeCtrlHighRegCalc(&bankInfo[0], busClk);
+    	if(-1 == temp)
+	{
+		mvOsOutput("Dram: ERR. sdramTimeCtrlHighRegCalc failed !!!\n");
+		return MV_ERROR;
+	}
+	DB(mvOsPrintf("Dram: sdramTimeCtrlHighRegCalc - %x\n",temp);)
+	MV_REG_WRITE(DRAM_BUF_REG6, temp);
+
+	sdramDDr2OdtConfig(bankInfo);
+
+	/* calc DDR2_SDRAM_TIMING_LOW_REG  and save it to temp register */
+	temp = sdramDdr2TimeLoRegCalc(minCas);
+	if(-1 == temp)
+	{
+		mvOsOutput("Dram: ERR. sdramDdr2TimeLoRegCalc failed !!!\n");
+		return MV_ERROR;
+	}
+	DB(mvOsPrintf("Dram: sdramDdr2TimeLoRegCalc - %x\n",temp);)
+	MV_REG_WRITE(DRAM_BUF_REG11, temp);
+
+	/* calc DDR2_SDRAM_TIMING_HIGH_REG  and save it to temp register */
+	temp = sdramDdr2TimeHiRegCalc(minCas);
+	if(-1 == temp)
+	{
+		mvOsOutput("Dram: ERR. sdramDdr2TimeHiRegCalc failed !!!\n");
+		return MV_ERROR;
+	}
+	DB(mvOsPrintf("Dram: sdramDdr2TimeHiRegCalc - %x\n",temp);)
+	MV_REG_WRITE(DRAM_BUF_REG12, temp);
+#endif
+	
+	/* Note that DDR SDRAM Address/Control and Data pad calibration     */
+	/* settings is done in mvSdramIfConfig.s                            */
+
+ 	return MV_OK;
+}
+
+
+/*******************************************************************************
+* mvDramIfBankBaseGet - Get DRAM interface bank base.
+*
+* DESCRIPTION:
+*       This function returns the 32 bit base address of a given DRAM bank.
+*
+* INPUT:
+*       bankNum - Bank number.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       DRAM bank size. If bank is disabled or paramter is invalid, the 
+*		function returns -1.
+*
+*******************************************************************************/
+MV_U32 mvDramIfBankBaseGet(MV_U32 bankNum)
+{
+	DB(mvOsPrintf("Dram: mvDramIfBankBaseGet Bank %d base addr is %x \n",
+				  bankNum, mvCpuIfTargetWinBaseLowGet(SDRAM_CS0 + bankNum)));
+	return mvCpuIfTargetWinBaseLowGet(SDRAM_CS0 + bankNum);
+}
+
+/*******************************************************************************
+* mvDramIfBankSizeGet - Get DRAM interface bank size.
+*
+* DESCRIPTION:
+*       This function returns the size of a given DRAM bank.
+*
+* INPUT:
+*       bankNum - Bank number.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       DRAM bank size. If bank is disabled the function return '0'. In case 
+*		or paramter is invalid, the function returns -1.
+*
+*******************************************************************************/
+MV_U32 mvDramIfBankSizeGet(MV_U32 bankNum)
+{
+	DB(mvOsPrintf("Dram: mvDramIfBankSizeGet Bank %d size is %x \n",
+				  bankNum, mvCpuIfTargetWinSizeGet(SDRAM_CS0 + bankNum)));
+	return mvCpuIfTargetWinSizeGet(SDRAM_CS0 + bankNum);
+}
+
+
+/*******************************************************************************
+* mvDramIfSizeGet - Get DRAM interface total size.
+*
+* DESCRIPTION:
+*       This function get the DRAM total size.
+*
+* INPUT:
+*       None.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       DRAM total size. In case or paramter is invalid, the function 
+*		returns -1.
+*
+*******************************************************************************/
+MV_U32 mvDramIfSizeGet(MV_VOID)
+{
+	MV_U32 size = 0, i;
+	
+	for(i = 0; i < MV_DRAM_MAX_CS; i++)
+		size += mvDramIfBankSizeGet(i);
+	
+	DB(mvOsPrintf("Dram: mvDramIfSizeGet size is %x \n",size));
+	return size;
+}
+
+/*******************************************************************************
+* mvDramIfSingleBitErrThresholdSet - Set single bit ECC threshold.
+*
+* DESCRIPTION:
+*       The ECC single bit error threshold is the number of single bit 
+*       errors to happen before the Dunit generates an interrupt.
+*       This function set single bit ECC threshold.
+*
+* INPUT:
+*       threshold - threshold.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_BAD_PARAM if threshold is to big, MV_OK otherwise.
+*
+*******************************************************************************/
+MV_STATUS mvDramIfSingleBitErrThresholdSet(MV_U32 threshold)
+{
+    MV_U32 regVal; 
+
+    if (threshold > SECR_THRECC_MAX)
+    {
+        return MV_BAD_PARAM;
+    }
+
+    regVal = MV_REG_READ(SDRAM_ECC_CONTROL_REG);
+    regVal &= ~SECR_THRECC_MASK;
+    regVal |= ((SECR_THRECC(threshold) & SECR_THRECC_MASK));
+    MV_REG_WRITE(SDRAM_ECC_CONTROL_REG, regVal);
+
+    return MV_OK;
+}
+
+#ifndef MV_STATIC_DRAM_ON_BOARD
+/*******************************************************************************
+* minCasCalc - Calculate the Minimum CAS latency which can be used.
+*
+* DESCRIPTION:
+*	Calculate the minimum CAS latency that can be used, base on the DRAM
+*	parameters and the SDRAM bus Clock freq.
+*
+* INPUT:
+*	busClk    - the DRAM bus Clock.
+*	pBankInfo - bank info parameters.
+*	forcedCl - Forced CAS Latency multiplied by 10. If equal to zero, do not force.
+*
+* OUTPUT:
+*       None
+*
+* RETURN:
+*       The minimum CAS Latency. The function returns 0 if max CAS latency
+*		supported by banks is incompatible with system bus clock frequancy.
+*
+*******************************************************************************/
+
+static MV_U32 minCasCalc(MV_DRAM_BANK_INFO *pBankInfo,MV_DRAM_BANK_INFO *pBankInfo2, MV_U32 busClk, MV_U32 forcedCl)
+{
+	MV_U32 count = 1, j;
+	MV_U32 busClkPs = 1000000000 / (busClk / 1000);  /* in ps units */
+	MV_U32 startBit, stopBit;
+	MV_U32 minCas0 = 0, minCas2 = 0;
+	
+	
+	/*     DDR 2:
+			*******-******-******-******-******-******-******-******* 
+			* bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 * 
+			*******-******-******-******-******-******-******-******* 
+	CAS	=	* TBD  | TBD  |  5   |  4   |  3   |  2   | TBD  | TBD  * 
+	Disco VI=	* TBD  | TBD  |  5   |  4   |  3   |  TBD   | TBD | TBD * 
+	Disco Duo=	* TBD  |   6  |  5   |  4   |  3   |  TBD   | TBD | TBD * 
+			*********************************************************/
+	
+	
+	/* If we are asked to use the forced CAL  we change the suported CAL to be forcedCl only */
+	if (forcedCl)
+	{
+		mvOsOutput("DRAM: Using forced CL %d.%d\n", (forcedCl / 10), (forcedCl % 10));
+	
+			if (forcedCl == 30)
+				pBankInfo->suportedCasLatencies = 0x08;
+			else if (forcedCl == 40)
+				pBankInfo->suportedCasLatencies = 0x10;
+			else if (forcedCl == 50)
+				pBankInfo->suportedCasLatencies = 0x20;
+			else if (forcedCl == 60)
+				pBankInfo->suportedCasLatencies = 0x40;
+			else
+			{
+				mvOsPrintf("Forced CL %d.%d not supported. Set default CL 4\n", 
+						   (forcedCl / 10), (forcedCl % 10));
+				pBankInfo->suportedCasLatencies = 0x10;
+			}
+
+		return pBankInfo->suportedCasLatencies;        
+	}   
+	
+	/* go over the supported cas mask from Max Cas down and check if the 	*/
+	/* SysClk stands in its time requirments.				*/
+
+	DB(mvOsPrintf("Dram: minCasCalc supported mask = %x busClkPs = %x \n",
+								pBankInfo->suportedCasLatencies,busClkPs ));
+	count = 1;
+	for(j = 7; j > 0; j--)
+	{
+		if((pBankInfo->suportedCasLatencies >> j) & BIT0 )
+		{
+			/* Reset the bits for CL incompatible for the sysClk */
+			switch (count)
+			{
+				case 1: 
+					if (pBankInfo->minCycleTimeAtMaxCasLatPs > busClkPs) 
+						pBankInfo->suportedCasLatencies &= ~(BIT0 << j);
+					count++;
+					break;
+				case 2: 
+					if (pBankInfo->minCycleTimeAtMaxCasLatMinus1Ps > busClkPs)
+						pBankInfo->suportedCasLatencies &= ~(BIT0 << j);
+					count++;
+					break;
+				case 3: 
+					if (pBankInfo->minCycleTimeAtMaxCasLatMinus2Ps > busClkPs)
+						pBankInfo->suportedCasLatencies &= ~(BIT0 << j);
+					count++;
+					break;
+				default: 
+					pBankInfo->suportedCasLatencies &= ~(BIT0 << j);
+					break;
+			}
+		}
+	}
+	
+	DB(mvOsPrintf("Dram: minCasCalc support = %x (after SysCC calc)\n",
+											pBankInfo->suportedCasLatencies ));
+
+	count = 1;
+	DB(mvOsPrintf("Dram2: minCasCalc supported mask = %x busClkPs = %x \n",
+								pBankInfo2->suportedCasLatencies,busClkPs ));
+	for(j = 7; j > 0; j--)
+	{
+		if((pBankInfo2->suportedCasLatencies >> j) & BIT0 )
+		{
+			/* Reset the bits for CL incompatible for the sysClk */
+			switch (count)
+			{
+				case 1: 
+					if (pBankInfo2->minCycleTimeAtMaxCasLatPs > busClkPs) 
+						pBankInfo2->suportedCasLatencies &= ~(BIT0 << j);
+					count++;
+					break;
+				case 2: 
+					if (pBankInfo2->minCycleTimeAtMaxCasLatMinus1Ps > busClkPs)
+						pBankInfo2->suportedCasLatencies &= ~(BIT0 << j);
+					count++;
+					break;
+				case 3: 
+					if (pBankInfo2->minCycleTimeAtMaxCasLatMinus2Ps > busClkPs)
+						pBankInfo2->suportedCasLatencies &= ~(BIT0 << j);
+					count++;
+					break;
+				default: 
+					pBankInfo2->suportedCasLatencies &= ~(BIT0 << j);
+					break;
+			}
+		}
+	}
+	
+	DB(mvOsPrintf("Dram2: minCasCalc support = %x (after SysCC calc)\n",
+									pBankInfo2->suportedCasLatencies ));
+
+	startBit = 3;   /* DDR2 support CL start with CL3 (bit 3) */
+	stopBit  = 6;   /* DDR2 support CL stops with CL6 (bit 6) */
+
+	for(j = startBit; j <= stopBit ; j++)
+	{
+		if((pBankInfo->suportedCasLatencies >> j) & BIT0 )
+		{
+			DB(mvOsPrintf("Dram: minCasCalc choose CAS %x \n",(BIT0 << j)));
+			minCas0 = (BIT0 << j);
+			break;
+		}
+	}
+
+	for(j = startBit; j <= stopBit ; j++)
+	{
+		if((pBankInfo2->suportedCasLatencies >> j) & BIT0 )
+		{
+			DB(mvOsPrintf("Dram: minCasCalc choose CAS %x \n",(BIT0 << j)));
+			minCas2 = (BIT0 << j);
+			break;
+		}
+	}
+	
+	if (minCas2 > minCas0)
+		return minCas2;
+	else
+		return minCas0;
+	
+	return 0; 
+}
+
+/*******************************************************************************
+* sdramConfigRegCalc - Calculate sdram config register
+*
+* DESCRIPTION: Calculate sdram config register optimized value based
+*			on the bank info parameters.
+*
+* INPUT:
+*	busClk    - the DRAM bus Clock.
+*	pBankInfo - sdram bank parameters
+*
+* OUTPUT:
+*       None
+*
+* RETURN:
+*       sdram config reg value.
+*
+*******************************************************************************/
+static MV_U32 sdramConfigRegCalc(MV_DRAM_BANK_INFO *pBankInfo,MV_DRAM_BANK_INFO *pBankInfo2, MV_U32 busClk)
+{
+	MV_U32 sdramConfig = 0;
+	MV_U32 refreshPeriod;
+	
+	busClk /= 1000000; /* we work with busClk in MHz */
+	
+	sdramConfig = MV_REG_READ(SDRAM_CONFIG_REG);
+	
+	/* figure out the memory refresh internal */
+	switch (pBankInfo->refreshInterval & 0xf)
+	{
+		case 0x0: /* refresh period is 15.625 usec */
+				refreshPeriod = 15625;
+				break;
+		case 0x1: /* refresh period is 3.9 usec  	*/
+				refreshPeriod = 3900;
+				break;
+		case 0x2: /* refresh period is 7.8 usec 	*/
+				refreshPeriod = 7800;
+				break;
+		case 0x3: /* refresh period is 31.3 usec	*/
+				refreshPeriod = 31300;
+				break;
+		case 0x4: /* refresh period is 62.5 usec	*/
+				refreshPeriod = 62500;
+				break;
+		case 0x5: /* refresh period is 125 usec 	*/
+				refreshPeriod = 125000;
+				break;
+		default:  /* refresh period undefined 					*/
+				mvOsPrintf("Dram: ERR. DRAM refresh period is unknown!\n");
+				return -1;
+    }
+	
+	/* Now the refreshPeriod is in register format value */
+	refreshPeriod = (busClk * refreshPeriod) / 1000;
+	
+	DB(mvOsPrintf("Dram: sdramConfigRegCalc calculated refresh interval %0x\n", 
+				  refreshPeriod));
+
+	/* make sure the refresh value is only 14 bits */
+	if(refreshPeriod > SDRAM_REFRESH_MAX)
+	{
+		refreshPeriod = SDRAM_REFRESH_MAX;
+		DB(mvOsPrintf("Dram: sdramConfigRegCalc adjusted refresh interval %0x\n", 
+					  refreshPeriod));
+	}
+	
+	/* Clear the refresh field */
+	sdramConfig &= ~SDRAM_REFRESH_MASK;
+	
+	/* Set new value to refresh field */
+	sdramConfig |= (refreshPeriod & SDRAM_REFRESH_MASK);
+	
+	/*  registered DRAM ? */
+	if ( pBankInfo->registeredAddrAndControlInputs )
+	{
+		/* it's registered DRAM, so set the reg. DRAM bit */
+		sdramConfig |= SDRAM_REGISTERED;
+		DB(mvOsPrintf("DRAM Attribute: Registered address and control inputs.\n");)
+	}
+
+	/* ECC and IERR support */
+	sdramConfig &= ~SDRAM_ECC_MASK;    /* Clear ECC field */
+	sdramConfig &= ~SDRAM_IERR_MASK;    /* Clear IErr field */
+
+	if ( pBankInfo->errorCheckType ) 
+	{
+		sdramConfig |= SDRAM_ECC_EN;
+		sdramConfig |= SDRAM_IERR_REPORTE; 
+                DB(mvOsPrintf("Dram: mvDramIfDetect Enabling ECC\n"));
+	}
+	else
+	{
+                sdramConfig |= SDRAM_ECC_DIS;
+		sdramConfig |= SDRAM_IERR_IGNORE; 
+                DB(mvOsPrintf("Dram: mvDramIfDetect Disabling ECC!\n"));
+	}
+	/* Set static default settings */
+	sdramConfig |= SDRAM_CONFIG_DV;
+	
+	DB(mvOsPrintf("Dram: sdramConfigRegCalc set sdramConfig to 0x%x\n",
+				  sdramConfig));
+	
+ 	return sdramConfig;  
+}
+
+/*******************************************************************************
+* sdramModeRegCalc - Calculate sdram mode register
+*
+* DESCRIPTION: Calculate sdram mode register optimized value based
+*			on the bank info parameters and the minCas.
+*
+* INPUT:
+*	minCas	  - minimum CAS supported. 
+*
+* OUTPUT:
+*       None
+*
+* RETURN:
+*       sdram mode reg value.
+*
+*******************************************************************************/
+static MV_U32 sdramModeRegCalc(MV_U32 minCas)
+{
+	MV_U32 sdramMode;
+		
+	sdramMode = MV_REG_READ(SDRAM_MODE_REG);
+	
+	/* Clear CAS Latency field */
+	sdramMode &= ~SDRAM_CL_MASK;
+	
+	DB(mvOsPrintf("DRAM CAS Latency ");)
+	
+		switch (minCas)
+		{
+			case DDR2_CL_3: 
+				sdramMode |= SDRAM_DDR2_CL_3;
+				DB(mvOsPrintf("3.\n");)
+				break;
+			case DDR2_CL_4: 
+				sdramMode |= SDRAM_DDR2_CL_4;
+				DB(mvOsPrintf("4.\n");)
+				break;
+			case DDR2_CL_5: 
+				sdramMode |= SDRAM_DDR2_CL_5;
+				DB(mvOsPrintf("5.\n");)
+				break;
+			case DDR2_CL_6: 
+				sdramMode |= SDRAM_DDR2_CL_6;
+				DB(mvOsPrintf("6.\n");)
+				break;
+			default:
+				mvOsOutput("\nsdramModeRegCalc ERROR: Max. CL out of range\n");
+				return -1;
+        }
+
+	DB(mvOsPrintf("\nsdramModeRegCalc register 0x%x\n", sdramMode ));
+
+	return sdramMode;
+}
+/*******************************************************************************
+* sdramExtModeRegCalc - Calculate sdram Extended mode register
+*
+* DESCRIPTION: 
+*		Return sdram Extended mode register value based
+*		on the bank info parameters and bank presence.
+*
+* INPUT:
+*	pBankInfo - sdram bank parameters
+*	busClk - DRAM frequency
+*
+* OUTPUT:
+*       None
+*
+* RETURN:
+*       sdram Extended mode reg value.
+*
+*******************************************************************************/
+static MV_U32 sdramExtModeRegCalc(MV_DRAM_BANK_INFO *pBankInfo, MV_U32 busClk)
+{
+	MV_U32 populateBanks = 0;
+	int bankNum;
+
+		/* Represent the populate banks in binary form */
+		for(bankNum = 0; bankNum < MV_DRAM_MAX_CS; bankNum++)
+		{
+			if (0 != pBankInfo[bankNum].size)
+			{
+				populateBanks |= (1 << bankNum);
+			}
+		}
+	
+		switch(populateBanks)
+		{
+			case(BANK_PRESENT_CS0):
+			case(BANK_PRESENT_CS0_CS1):
+				return DDR_SDRAM_EXT_MODE_CS0_CS1_DV;
+		
+			case(BANK_PRESENT_CS0_CS2):
+			case(BANK_PRESENT_CS0_CS1_CS2):
+			case(BANK_PRESENT_CS0_CS2_CS3):
+			case(BANK_PRESENT_CS0_CS2_CS3_CS4):
+				if (busClk >= MV_BOARD_SYSCLK_267MHZ)
+				    return DDR_SDRAM_EXT_MODE_FAST_CS0_CS1_CS2_CS3_DV;
+				else
+				    return DDR_SDRAM_EXT_MODE_CS0_CS1_CS2_CS3_DV;
+		
+			default:
+				mvOsOutput("sdramExtModeRegCalc: Invalid DRAM bank presence\n");
+				return -1;
+		} 
+	return 0;
+}
+
+/*******************************************************************************
+* dunitCtrlLowRegCalc - Calculate sdram dunit control low register
+*
+* DESCRIPTION: Calculate sdram dunit control low register optimized value based
+*			on the bank info parameters and the minCas.
+*
+* INPUT:
+*	pBankInfo - sdram bank parameters
+*	minCas	  - minimum CAS supported. 
+*
+* OUTPUT:
+*       None
+*
+* RETURN:
+*       sdram dunit control low reg value.
+*
+*******************************************************************************/
+static MV_U32 dunitCtrlLowRegCalc(MV_DRAM_BANK_INFO *pBankInfo, MV_U32 minCas, MV_U32  busClk, MV_STATUS TTMode)
+{
+	MV_U32 dunitCtrlLow, cl;
+	MV_U32 sbOutR[4]={3,5,7,9} ;
+	MV_U32 sbOutU[4]={1,3,5,7} ;
+	
+    	dunitCtrlLow = MV_REG_READ(SDRAM_DUNIT_CTRL_REG);
+
+        DB(mvOsPrintf("Dram: dunitCtrlLowRegCalc\n"));
+
+	/* Clear StBurstOutDel field */
+	dunitCtrlLow &= ~SDRAM_SB_OUT_MASK;
+	
+	/* Clear StBurstInDel field */
+	dunitCtrlLow &= ~SDRAM_SB_IN_MASK;
+
+	/* Clear CtrlPos field */
+	dunitCtrlLow &= ~SDRAM_CTRL_POS_MASK;
+
+	/* Clear 2T field */
+	dunitCtrlLow &= ~SDRAM_2T_MASK;
+	if (TTMode == MV_TRUE)
+	{
+		dunitCtrlLow |= SDRAM_2T_MODE;
+	}
+	
+	/* For proper sample of read data set the Dunit Control register's      */
+	/* stBurstInDel bits [27:24]                                            */
+	/*		200MHz - 267MHz None reg  = CL + 1			*/
+	/*		200MHz - 267MHz reg	  = CL + 2			*/
+	/*		> 267MHz None reg  = CL + 2			*/
+	/*		> 267MHz reg	  = CL + 3			*/
+	
+	/* For proper sample of read data set the Dunit Control register's      */
+	/* stBurstOutDel bits [23:20]                                           */
+			/********-********-********-********-
+			*  CL=3  |  CL=4  |  CL=5  |  CL=6  |
+			*********-********-********-********-
+	Not Reg.	*  0001  |  0011  |  0101  |  0111  |
+			*********-********-********-********-
+	Registered	*  0011  |  0101  |  0111  |  1001  |
+			*********-********-********-********/
+    
+		/* Set Dunit Control low default value */
+		dunitCtrlLow |= SDRAM_DUNIT_CTRL_LOW_DDR2_DV; 
+
+		switch (minCas)
+		{
+			case DDR2_CL_3: cl = 3; break;
+			case DDR2_CL_4: cl = 4; break;
+			case DDR2_CL_5: cl = 5; break;
+			case DDR2_CL_6: cl = 6; break;
+			default:
+				mvOsOutput("Dram: dunitCtrlLowRegCalc Max. CL out of range %d\n", minCas);
+				return -1;
+		}
+
+		/* registerd DDR SDRAM? */
+		if (pBankInfo->registeredAddrAndControlInputs == MV_TRUE)
+		{
+			dunitCtrlLow |= (sbOutR[cl-3]) << SDRAM_SB_OUT_DEL_OFFS;
+		}
+		else
+		{
+			dunitCtrlLow |= (sbOutU[cl-3]) << SDRAM_SB_OUT_DEL_OFFS;
+		}
+
+		DB(mvOsPrintf("\n\ndunitCtrlLowRegCalc: CL = %d, frequencies=%d\n", cl, busClk));
+
+		if (busClk <= MV_BOARD_SYSCLK_267MHZ)
+		{
+			if (pBankInfo->registeredAddrAndControlInputs == MV_TRUE)
+				cl = cl + 2;
+			else
+				cl = cl + 1;
+		}
+		else
+		{
+			if (pBankInfo->registeredAddrAndControlInputs == MV_TRUE)
+				cl = cl + 3;
+			else
+				cl = cl + 2;
+		}
+		
+        DB(mvOsPrintf("dunitCtrlLowRegCalc: SDRAM_SB_IN_DEL_OFFS = %d \n", cl));
+		dunitCtrlLow |= cl << SDRAM_SB_IN_DEL_OFFS;
+
+	DB(mvOsPrintf("Dram: Reg dunit control low = %x\n", dunitCtrlLow ));
+
+	return dunitCtrlLow;
+}  
+
+/*******************************************************************************
+* dunitCtrlHighRegCalc - Calculate sdram dunit control high register
+*
+* DESCRIPTION: Calculate sdram dunit control high register optimized value based
+*			on the bus clock.
+*
+* INPUT:
+*	busClk	  - DRAM frequency. 
+*
+* OUTPUT:
+*       None
+*
+* RETURN:
+*       sdram dunit control high reg value.
+*
+*******************************************************************************/
+static MV_U32 dunitCtrlHighRegCalc(MV_DRAM_BANK_INFO *pBankInfo, MV_U32  busClk)
+{
+	MV_U32 dunitCtrlHigh;
+	dunitCtrlHigh = MV_REG_READ(SDRAM_DUNIT_CTRL_HI_REG);
+	if(busClk > MV_BOARD_SYSCLK_300MHZ) 
+		dunitCtrlHigh |= SDRAM__P2D_EN;
+	else
+		dunitCtrlHigh &= ~SDRAM__P2D_EN;
+
+	if(busClk > MV_BOARD_SYSCLK_267MHZ) 
+	    dunitCtrlHigh |= (SDRAM__WR_MESH_DELAY_EN | SDRAM__PUP_ZERO_SKEW_EN | SDRAM__ADD_HALF_FCC_EN);
+
+	/* If ECC support we turn on D2P sample */
+	dunitCtrlHigh &= ~SDRAM__D2P_EN;    /* Clear D2P bit */
+	if (( pBankInfo->errorCheckType ) && (busClk > MV_BOARD_SYSCLK_267MHZ))
+		dunitCtrlHigh |= SDRAM__D2P_EN;
+
+	return dunitCtrlHigh;
+}
+
+/*******************************************************************************
+* sdramAddrCtrlRegCalc - Calculate sdram address control register
+*
+* DESCRIPTION: Calculate sdram address control register optimized value based
+*			on the bank info parameters and the minCas.
+*
+* INPUT:
+*	pBankInfo - sdram bank parameters
+*
+* OUTPUT:
+*       None
+*
+* RETURN:
+*       sdram address control reg value.
+*
+*******************************************************************************/
+static MV_U32 sdramAddrCtrlRegCalc(MV_DRAM_BANK_INFO *pBankInfo, MV_DRAM_BANK_INFO *pBankInfoDIMM1)
+{
+	MV_U32 addrCtrl = 0;
+	
+	if (pBankInfoDIMM1->size)
+	{
+		switch (pBankInfoDIMM1->sdramWidth)
+		{
+			case 4:  /* memory is x4 */
+				mvOsOutput("sdramAddrCtrlRegCalc: Error - x4 not supported!\n");
+				return -1;
+				break;
+			case 8:  /* memory is x8 */
+				addrCtrl |= SDRAM_ADDRSEL_X8(2) | SDRAM_ADDRSEL_X8(3);
+				DB(mvOsPrintf("sdramAddrCtrlRegCalc: sdramAddrCtrlRegCalc SDRAM device DIMM2 width x8\n"));
+				break;
+			case 16:
+				addrCtrl |= SDRAM_ADDRSEL_X16(2) | SDRAM_ADDRSEL_X16(3);
+				DB(mvOsPrintf("sdramAddrCtrlRegCalc: sdramAddrCtrlRegCalc SDRAM device DIMM2 width x16\n"));
+				break;
+			default: /* memory width unsupported */
+				mvOsOutput("sdramAddrCtrlRegCalc: ERR. DRAM chip width is unknown!\n");
+				return -1;
+		}
+	}
+
+	switch (pBankInfo->sdramWidth)
+	{
+		case 4:  /* memory is x4 */
+			mvOsOutput("sdramAddrCtrlRegCalc: Error - x4 not supported!\n");
+			return -1;
+			break;
+		case 8:  /* memory is x8 */
+			addrCtrl |= SDRAM_ADDRSEL_X8(0) | SDRAM_ADDRSEL_X8(1);
+			DB(mvOsPrintf("sdramAddrCtrlRegCalc: sdramAddrCtrlRegCalc SDRAM device width x8\n"));
+			break;
+		case 16:
+			addrCtrl |= SDRAM_ADDRSEL_X16(0) | SDRAM_ADDRSEL_X16(1);
+			DB(mvOsPrintf("sdramAddrCtrlRegCalc: sdramAddrCtrlRegCalc SDRAM device width x16\n"));
+			break;
+		default: /* memory width unsupported */
+			mvOsOutput("sdramAddrCtrlRegCalc: ERR. DRAM chip width is unknown!\n");
+			return -1;
+	}
+
+	/* Note that density is in MB units */
+	switch (pBankInfo->deviceDensity) 
+	{
+		case 256:                 /* 256 Mbit */
+			DB(mvOsPrintf("DRAM Device Density 256Mbit\n"));
+			addrCtrl |= SDRAM_DSIZE_256Mb(0) | SDRAM_DSIZE_256Mb(1);
+			break;
+		case 512:                /* 512 Mbit */
+			DB(mvOsPrintf("DRAM Device Density 512Mbit\n"));
+			addrCtrl |= SDRAM_DSIZE_512Mb(0) | SDRAM_DSIZE_512Mb(1);
+			break;
+		case 1024:                /* 1 Gbit */
+			DB(mvOsPrintf("DRAM Device Density 1Gbit\n"));
+			addrCtrl |= SDRAM_DSIZE_1Gb(0) | SDRAM_DSIZE_1Gb(1);
+			break;
+		case 2048:                /* 2 Gbit */
+			DB(mvOsPrintf("DRAM Device Density 2Gbit\n"));
+			addrCtrl |= SDRAM_DSIZE_2Gb(0) | SDRAM_DSIZE_2Gb(1);
+			break;
+		default:
+			mvOsOutput("Dram: sdramAddrCtrl unsupported RAM-Device size %d\n",
+                       pBankInfo->deviceDensity);
+			return -1;
+        }
+
+	if (pBankInfoDIMM1->size)
+	{
+		switch (pBankInfoDIMM1->deviceDensity) 
+		{
+			case 256:                 /* 256 Mbit */
+				DB(mvOsPrintf("DIMM2: DRAM Device Density 256Mbit\n"));
+				addrCtrl |= SDRAM_DSIZE_256Mb(2) | SDRAM_DSIZE_256Mb(3);
+				break;
+			case 512:                /* 512 Mbit */
+				DB(mvOsPrintf("DIMM2: DRAM Device Density 512Mbit\n"));
+				addrCtrl |= SDRAM_DSIZE_512Mb(2) | SDRAM_DSIZE_512Mb(3);
+				break;
+			case 1024:                /* 1 Gbit */
+				DB(mvOsPrintf("DIMM2: DRAM Device Density 1Gbit\n"));
+				addrCtrl |= SDRAM_DSIZE_1Gb(2) | SDRAM_DSIZE_1Gb(3);
+				break;
+			case 2048:                /* 2 Gbit */
+				DB(mvOsPrintf("DIMM2: DRAM Device Density 2Gbit\n"));
+				addrCtrl |= SDRAM_DSIZE_2Gb(2) | SDRAM_DSIZE_2Gb(3);
+				break;
+			default:
+				mvOsOutput("DIMM2: Dram: sdramAddrCtrl unsupported RAM-Device size %d\n",
+						   pBankInfoDIMM1->deviceDensity);
+				return -1;
+		}
+	}
+	/* SDRAM address control */
+	DB(mvOsPrintf("Dram: setting sdram address control with: %x \n", addrCtrl));
+
+	return addrCtrl;
+}
+
+/*******************************************************************************
+* sdramTimeCtrlLowRegCalc - Calculate sdram timing control low register
+*
+* DESCRIPTION: 
+*       This function calculates sdram timing control low register 
+*       optimized value based on the bank info parameters and the minCas.
+*
+* INPUT:
+*	    pBankInfo - sdram bank parameters
+*	minCas	  - minimum CAS supported. 
+*       busClk    - Bus clock
+*
+* OUTPUT:
+*       None
+*
+* RETURN:
+*       sdram timing control low reg value.
+*
+*******************************************************************************/
+static MV_U32 sdramTimeCtrlLowRegCalc(MV_DRAM_BANK_INFO *pBankInfo, MV_U32 minCas, MV_U32 busClk)
+{
+    MV_U32 tRp  = 0;
+    MV_U32 tRrd = 0;
+    MV_U32 tRcd = 0;
+    MV_U32 tRas = 0;
+    MV_U32 tWr  = 0;
+    MV_U32 tWtr = 0;
+    MV_U32 tRtp = 0;
+    MV_U32 timeCtrlLow = 0;
+	
+    MV_U32 bankNum;
+    
+    busClk = busClk / 1000000;    /* In MHz */
+
+    /* Scan all DRAM banks to find maximum timing values */
+    for (bankNum = 0; bankNum < MV_DRAM_MAX_CS; bankNum++)
+    {
+        tRp  = MV_MAX(tRp,  pBankInfo[bankNum].minRowPrechargeTime);
+        tRrd = MV_MAX(tRrd, pBankInfo[bankNum].minRowActiveToRowActive);
+        tRcd = MV_MAX(tRcd, pBankInfo[bankNum].minRasToCasDelay);
+        tRas = MV_MAX(tRas, pBankInfo[bankNum].minRasPulseWidth);
+    }
+
+    /* Extract timing (in ns) from SPD value. We ignore the tenth ns part.  */
+    /* by shifting the data two bits right.                                 */
+    tRp  = tRp  >> 2;    /* For example 0x50 -> 20ns                        */
+    tRrd = tRrd >> 2;
+    tRcd = tRcd >> 2;
+	
+    /* Extract clock cycles from time parameter. We need to round up        */
+    tRp  = ((busClk * tRp)  / 1000) + (((busClk * tRp)  % 1000) ? 1 : 0);
+    DB(mvOsPrintf("Dram  Timing Low: tRp = %d ", tRp));
+    tRrd = ((busClk * tRrd) / 1000) + (((busClk * tRrd) % 1000) ? 1 : 0);
+	/* JEDEC min reqeirments tRrd = 2 */
+	if (tRrd < 2)
+		tRrd = 2;
+    DB(mvOsPrintf("tRrd = %d ", tRrd));
+    tRcd = ((busClk * tRcd) / 1000) + (((busClk * tRcd) % 1000) ? 1 : 0);
+    DB(mvOsPrintf("tRcd = %d ", tRcd));
+    tRas = ((busClk * tRas) / 1000) + (((busClk * tRas) % 1000) ? 1 : 0);
+    DB(mvOsPrintf("tRas = %d ", tRas));
+
+    /* tWr and tWtr is different for DDR1 and DDR2. tRtp is only for DDR2   */
+	/* Scan all DRAM banks to find maximum timing values */
+	for (bankNum = 0; bankNum < MV_DRAM_MAX_CS; bankNum++)
+	{
+	    tWr  = MV_MAX(tWr,  pBankInfo[bankNum].minWriteRecoveryTime);
+	    tWtr = MV_MAX(tWtr, pBankInfo[bankNum].minWriteToReadCmdDelay);
+	    tRtp = MV_MAX(tRtp, pBankInfo[bankNum].minReadToPrechCmdDelay);
+	}
+	
+	/* Extract timing (in ns) from SPD value. We ignore the tenth ns    */
+	/* part by shifting the data two bits right.                        */
+	tWr  = tWr  >> 2;    /* For example 0x50 -> 20ns                    */
+	tWtr = tWtr >> 2;
+	tRtp = tRtp >> 2;
+	/* Extract clock cycles from time parameter. We need to round up    */
+	tWr  = ((busClk * tWr)  / 1000) + (((busClk * tWr)  % 1000) ? 1 : 0);
+	DB(mvOsPrintf("tWr = %d ", tWr));
+	tWtr = ((busClk * tWtr) / 1000) + (((busClk * tWtr) % 1000) ? 1 : 0);
+	/* JEDEC min reqeirments tWtr = 2 */
+	if (tWtr < 2)
+		tWtr = 2;
+	DB(mvOsPrintf("tWtr = %d ", tWtr));
+	tRtp = ((busClk * tRtp) / 1000) + (((busClk * tRtp) % 1000) ? 1 : 0);
+	/* JEDEC min reqeirments tRtp = 2 */
+	if (tRtp < 2)
+	tRtp = 2;
+	DB(mvOsPrintf("tRtp = %d ", tRtp));
+
+	/* Note: value of 0 in register means one cycle, 1 means two and so on  */
+	timeCtrlLow = (((tRp  - 1) << SDRAM_TRP_OFFS) |
+		    ((tRrd - 1) << SDRAM_TRRD_OFFS) |
+		    ((tRcd - 1) << SDRAM_TRCD_OFFS) |
+		    (((tRas - 1) << SDRAM_TRAS_OFFS) & SDRAM_TRAS_MASK)|
+		    ((tWr  - 1) << SDRAM_TWR_OFFS)  |
+		    ((tWtr - 1) << SDRAM_TWTR_OFFS)	|
+		    ((tRtp - 1) << SDRAM_TRTP_OFFS));
+	
+	/* Check extended tRas bit */
+	if ((tRas - 1) & BIT4)
+	    timeCtrlLow |= (1 << SDRAM_EXT_TRAS_OFFS);
+
+	return timeCtrlLow;
+}
+
+/*******************************************************************************
+* sdramTimeCtrlHighRegCalc - Calculate sdram timing control high register
+*
+* DESCRIPTION: 
+*       This function calculates sdram timing control high register 
+*       optimized value based on the bank info parameters and the bus clock.
+*
+* INPUT:
+*	    pBankInfo - sdram bank parameters
+*       busClk    - Bus clock
+*
+* OUTPUT:
+*       None
+*
+* RETURN:
+*       sdram timing control high reg value.
+*
+*******************************************************************************/
+static MV_U32 sdramTimeCtrlHighRegCalc(MV_DRAM_BANK_INFO *pBankInfo, MV_U32 busClk)
+{
+	MV_U32 tRfc;
+	MV_U32 timingHigh;
+	MV_U32 timeNs = 0;
+	MV_U32 bankNum;
+	
+	busClk = busClk / 1000000;    /* In MHz */
+
+	/* Set DDR timing high register static configuration bits */
+	timingHigh = MV_REG_READ(SDRAM_TIMING_CTRL_HIGH_REG);
+	
+	/* Set DDR timing high register default value */
+	timingHigh |= SDRAM_TIMING_CTRL_HIGH_REG_DV;  
+	
+	/* Clear tRfc field */
+	timingHigh &= ~SDRAM_TRFC_MASK;
+
+	/* Scan all DRAM banks to find maximum timing values */
+	for (bankNum = 0; bankNum < MV_DRAM_MAX_CS; bankNum++)
+	{
+		timeNs = MV_MAX(timeNs,  pBankInfo[bankNum].minRefreshToActiveCmd);
+		DB(mvOsPrintf("Dram:  Timing High: minRefreshToActiveCmd = %d\n", 
+				pBankInfo[bankNum].minRefreshToActiveCmd));
+	}
+	if(busClk >= 333 && mvCtrlModelGet() == MV_78XX0_A1_REV)
+    {
+        timingHigh |= 0x1 << SDRAM_TR2W_W2R_OFFS;
+    }
+
+	tRfc = ((busClk * timeNs)  / 1000) + (((busClk * timeNs)  % 1000) ? 1 : 0);
+	/* Note: value of 0 in register means one cycle, 1 means two and so on  */
+	DB(mvOsPrintf("Dram:  Timing High: tRfc = %d\n", tRfc));
+	timingHigh |= (((tRfc - 1) & SDRAM_TRFC_MASK) << SDRAM_TRFC_OFFS);
+	DB(mvOsPrintf("Dram:  Timing High: tRfc = %d\n", tRfc));
+	
+	/* SDRAM timing high */
+	DB(mvOsPrintf("Dram: setting timing high with: %x \n", timingHigh));
+
+	return timingHigh;
+}
+/*******************************************************************************
+* sdramDDr2OdtConfig - Set DRAM DDR2 On Die Termination registers.
+*
+* DESCRIPTION: 
+*       This function config DDR2 On Die Termination (ODT) registers.
+*	
+* INPUT:
+*		pBankInfo - bank info parameters.
+*
+* OUTPUT:
+*       None
+*
+* RETURN:
+*       None
+*******************************************************************************/
+static void sdramDDr2OdtConfig(MV_DRAM_BANK_INFO *pBankInfo)
+{
+	MV_U32 populateBanks = 0;
+	MV_U32 odtCtrlLow, odtCtrlHigh, dunitOdtCtrl;
+	int bankNum;
+	
+	/* Represent the populate banks in binary form */
+	for(bankNum = 0; bankNum < MV_DRAM_MAX_CS; bankNum++)
+	{
+		if (0 != pBankInfo[bankNum].size)
+		{
+				populateBanks |= (1 << bankNum);
+			}
+		}
+	
+	switch(populateBanks)
+	{
+		case(BANK_PRESENT_CS0):
+		case(BANK_PRESENT_CS0_CS1):
+			odtCtrlLow   = DDR2_ODT_CTRL_LOW_CS0_CS1_DV;
+			odtCtrlHigh  = DDR2_ODT_CTRL_HIGH_CS0_CS1_DV;
+			dunitOdtCtrl = DDR2_DUNIT_ODT_CTRL_CS0_CS1_DV;
+			break;
+		case(BANK_PRESENT_CS0_CS2):
+		case(BANK_PRESENT_CS0_CS1_CS2):
+		case(BANK_PRESENT_CS0_CS2_CS3):
+		case(BANK_PRESENT_CS0_CS2_CS3_CS4):
+			odtCtrlLow   = DDR2_ODT_CTRL_LOW_CS0_CS1_CS2_CS3_DV;
+			odtCtrlHigh  = DDR2_ODT_CTRL_HIGH_CS0_CS1_CS2_CS3_DV;
+			dunitOdtCtrl = DDR2_DUNIT_ODT_CTRL_CS0_CS1_CS2_CS3_DV;
+			break;
+		default:
+			DB(mvOsPrintf("sdramDDr2OdtConfig: Invalid DRAM bank presence\n"));
+			return;
+	}
+ 	/* DDR2 SDRAM ODT ctrl low  */
+	DB(mvOsPrintf("Dram: DDR2 setting ODT ctrl low with: %x \n", odtCtrlLow));
+	MV_REG_WRITE(DRAM_BUF_REG7, odtCtrlLow);
+
+ 	/* DDR2 SDRAM ODT ctrl high  */
+	DB(mvOsPrintf("Dram: DDR2 setting ODT ctrl high with: %x \n", odtCtrlHigh));
+	MV_REG_WRITE(DRAM_BUF_REG8, odtCtrlHigh);
+
+	/* DDR2 DUNIT ODT ctrl  */
+	if ( ((mvCtrlModelGet() == MV_78XX0_DEV_ID) && (mvCtrlRevGet() == MV_78XX0_Y0_REV)) ||
+		(mvCtrlModelGet() == MV_76100_DEV_ID) ||
+		(mvCtrlModelGet() == MV_78100_DEV_ID) ||
+		(mvCtrlModelGet() == MV_78200_DEV_ID) )
+		dunitOdtCtrl &= ~(BIT9|BIT8); /* Clear ODT always on */
+
+	DB(mvOsPrintf("DUNIT: DDR2 setting ODT ctrl with: %x \n", dunitOdtCtrl));
+	MV_REG_WRITE(DRAM_BUF_REG9, dunitOdtCtrl);
+	return;
+}
+/*******************************************************************************
+* sdramDdr2TimeLoRegCalc - Set DDR2 DRAM Timing Low registers.
+*
+* DESCRIPTION: 
+*       This function config DDR2 DRAM Timing low registers.
+*	
+* INPUT:
+*	minCas	  - minimum CAS supported. 
+*
+* OUTPUT:
+*       None
+*
+* RETURN:
+*       DDR2 sdram timing low reg value.
+*******************************************************************************/
+static MV_U32 sdramDdr2TimeLoRegCalc(MV_U32 minCas)
+{
+	MV_U8 cl = -1;
+	MV_U32 ddr2TimeLoReg;
+
+	/* read and clear the feilds we are going to set */
+	ddr2TimeLoReg = MV_REG_READ(SDRAM_DDR2_TIMING_LO_REG);
+	ddr2TimeLoReg &= ~(SD2TLR_TODT_ON_RD_MASK	| 
+			   SD2TLR_TODT_OFF_RD_MASK	| 
+			   SD2TLR_TODT_ON_CTRL_RD_MASK	|
+			   SD2TLR_TODT_OFF_CTRL_RD_MASK);
+
+	if( minCas == DDR2_CL_3 )
+	{
+		cl = 3;
+	}
+	else if( minCas == DDR2_CL_4 )
+	{
+		cl = 4;
+	}
+	else if( minCas == DDR2_CL_5 )
+	{
+		cl = 5;
+	}
+	else if( minCas == DDR2_CL_6 )
+	{
+		cl = 6;
+	}
+	else
+	{
+		DB(mvOsPrintf("sdramDdr2TimeLoRegCalc: CAS latency %d unsupported. using CAS latency 4\n",
+				minCas));
+		cl = 4;
+	}
+
+	ddr2TimeLoReg |= ((cl-3) << SD2TLR_TODT_ON_RD_OFFS);
+	ddr2TimeLoReg |= ( cl << SD2TLR_TODT_OFF_RD_OFFS);
+	ddr2TimeLoReg |= ( cl << SD2TLR_TODT_ON_CTRL_RD_OFFS);
+	ddr2TimeLoReg |= ((cl+3) << SD2TLR_TODT_OFF_CTRL_RD_OFFS);
+
+	/* DDR2 SDRAM timing low */
+	DB(mvOsPrintf("Dram: DDR2 setting timing low with: %x \n", ddr2TimeLoReg));
+
+	return ddr2TimeLoReg;
+}
+
+/*******************************************************************************
+* sdramDdr2TimeHiRegCalc - Set DDR2 DRAM Timing High registers.
+*
+* DESCRIPTION: 
+*       This function config DDR2 DRAM Timing high registers.
+*	
+* INPUT:
+*	minCas	  - minimum CAS supported. 
+*
+* OUTPUT:
+*       None
+*
+* RETURN:
+*       DDR2 sdram timing high reg value.
+*******************************************************************************/
+static MV_U32 sdramDdr2TimeHiRegCalc(MV_U32 minCas)
+{
+	MV_U8 cl = -1;
+	MV_U32 ddr2TimeHiReg;
+
+	/* read and clear the feilds we are going to set */
+	ddr2TimeHiReg = MV_REG_READ(SDRAM_DDR2_TIMING_HI_REG);
+	ddr2TimeHiReg &= ~(SD2THR_TODT_ON_WR_MASK	|
+			   SD2THR_TODT_OFF_WR_MASK	|
+			   SD2THR_TODT_ON_CTRL_WR_MASK	|
+			   SD2THR_TODT_OFF_CTRL_WR_MASK);
+
+	if( minCas == DDR2_CL_3 )
+	{
+		cl = 3;
+	}
+	else if( minCas == DDR2_CL_4 )
+	{
+		cl = 4;
+	}
+	else if( minCas == DDR2_CL_5 )
+	{
+		cl = 5;
+	}
+	else if( minCas == DDR2_CL_6 )
+	{
+		cl = 6;
+	}
+	else
+	{
+		mvOsOutput("sdramDdr2TimeHiRegCalc: CAS latency %d unsupported. using CAS latency 4\n", 
+				minCas);
+		cl = 4;
+	}
+
+	ddr2TimeHiReg |= ((cl-3) << SD2THR_TODT_ON_WR_OFFS);
+	ddr2TimeHiReg |= ( cl << SD2THR_TODT_OFF_WR_OFFS);
+	ddr2TimeHiReg |= ( cl << SD2THR_TODT_ON_CTRL_WR_OFFS);
+	ddr2TimeHiReg |= ((cl+3) << SD2THR_TODT_OFF_CTRL_WR_OFFS);
+
+	/* DDR2 SDRAM timin high  */
+	DB(mvOsPrintf("Dram: DDR2 setting timing high with: %x \n", ddr2TimeHiReg));
+
+	return ddr2TimeHiReg;
+}
+#endif
+
+/*******************************************************************************
+* mvDramIfCalGet - Get CAS Latency
+*
+* DESCRIPTION: 
+*       This function get the CAS Latency.
+*
+* INPUT:
+*       None
+*
+* OUTPUT:
+*       None
+*
+* RETURN:
+*       CAS latency times 10 (to avoid using floating point).
+*
+*******************************************************************************/
+MV_U32 mvDramIfCalGet(void)
+{
+	MV_U32 sdramCasLat, casLatMask;
+	
+    casLatMask = (MV_REG_READ(SDRAM_MODE_REG) & SDRAM_CL_MASK);
+
+    switch (casLatMask)
+    {
+        case SDRAM_DDR2_CL_3: 
+            sdramCasLat = 30;
+            break;
+        case SDRAM_DDR2_CL_4: 
+            sdramCasLat = 40;
+            break;
+        case SDRAM_DDR2_CL_5: 
+            sdramCasLat = 50;
+            break;
+        case SDRAM_DDR2_CL_6: 
+            sdramCasLat = 60;
+            break;
+        default:
+            mvOsOutput("mvDramIfCalGet: Err, unknown DDR2 CAL\n");
+            return -1;
+    }                                  
+    
+    return sdramCasLat;
+}
+
+
+/*******************************************************************************
+* mvDramIfSelfRefreshSet - Put the dram in self refresh mode - 
+*
+* DESCRIPTION: 
+*               add support in power management.
+*                          
+*
+* INPUT:
+*       None
+*
+* OUTPUT:
+*       None
+*
+* RETURN:
+*       None
+*
+*******************************************************************************/
+
+MV_VOID mvDramIfSelfRefreshSet()
+{
+    MV_U32 operReg;
+
+      operReg =  MV_REG_READ(SDRAM_OPERATION_REG);
+      MV_REG_WRITE(SDRAM_OPERATION_REG ,operReg |SDRAM_CMD_SLF_RFRSH);
+      /* Read until register is reset to 0 */
+      while(MV_REG_READ(SDRAM_OPERATION_REG));
+}
+/*******************************************************************************
+* mvDramIfDimGetSPDversion - return DIMM SPD version.
+*
+* DESCRIPTION:
+*		This function prints the DRAM controller information.
+*
+* INPUT:
+*		None.
+*
+* OUTPUT:
+*		None.
+*
+* RETURN:
+*		None.
+*
+*******************************************************************************/
+static void mvDramIfDimGetSPDversion(MV_U32 *pMajor, MV_U32 *pMinor, MV_U32 bankNum)
+{
+	MV_DIMM_INFO dimmInfo;
+	if (bankNum >= MV_DRAM_MAX_CS )
+	{
+		DB(mvOsPrintf("Dram: mvDramIfDimGetSPDversion bad params \n")); 
+		return ;
+	}
+	memset(&dimmInfo,0,sizeof(dimmInfo));
+	if ( MV_OK != dimmSpdGet((MV_U32)(bankNum/2), &dimmInfo))
+	{
+		DB(mvOsPrintf("Dram: ERR dimmSpdGet failed to get dimm info \n"));
+		return ;
+	}
+	*pMajor = dimmInfo.spdRawData[DIMM_SPD_VERSION]/10;
+	*pMinor = dimmInfo.spdRawData[DIMM_SPD_VERSION]%10;
+}
+/*******************************************************************************
+* mvDramIfShow - Show DRAM controller information.
+*
+* DESCRIPTION:
+*		This function prints the DRAM controller information.
+*
+* INPUT:
+*		None.
+*
+* OUTPUT:
+*		None.
+*
+* RETURN:
+*		None.
+*
+*******************************************************************************/
+void mvDramIfShow(void)
+{
+    int i, sdramCasLat, sdramCsSize;
+	MV_U32 Major=0, Minor=0;
+    
+    mvOsOutput("DRAM Controller info:\n");
+    
+    mvOsOutput("Total DRAM ");
+    mvSizePrint(mvDramIfSizeGet());
+    mvOsOutput("\n");
+
+	for(i = 0; i < MV_DRAM_MAX_CS; i++)
+	{ 
+        sdramCsSize = mvDramIfBankSizeGet(i);
+        if (sdramCsSize)
+        {
+			if (0 == (i & 1))
+			{
+				mvDramIfDimGetSPDversion(&Major, &Minor,i);
+				mvOsOutput("DIMM %d version %d.%d\n", i/2, Major, Minor);
+			}
+            mvOsOutput("\tDRAM CS[%d] ", i);
+            mvSizePrint(sdramCsSize);
+            mvOsOutput("\n");
+        }
+    }
+    sdramCasLat = mvDramIfCalGet();
+
+    if (MV_REG_READ(SDRAM_CONFIG_REG) & SDRAM_ECC_EN)
+    {
+        mvOsOutput("ECC enabled, ");
+    }
+    else
+    {
+        mvOsOutput("ECC Disabled, ");
+    }
+    
+    if (MV_REG_READ(SDRAM_CONFIG_REG) & SDRAM_REGISTERED)
+    {
+        mvOsOutput("Registered DIMM\n");
+    }
+    else
+    {
+        mvOsOutput("Non registered DIMM\n");
+    }
+
+    mvOsOutput("Configured CAS Latency %d.%d\n", sdramCasLat/10, sdramCasLat%10);
+}
+/*******************************************************************************
+* mvDramIfGetFirstCS - find the  DRAM bank on the lower address
+* 
+*
+* DESCRIPTION:
+*       This function return the fisrt CS on address 0
+*
+* INPUT:
+*		None.
+*
+* OUTPUT:
+*		None.
+*
+* RETURN:
+*       SDRAM_CS0 or SDRAM_CS2
+*
+*******************************************************************************/
+MV_U32 mvDramIfGetFirstCS(void)
+{
+	MV_DRAM_BANK_INFO bankInfo[MV_DRAM_MAX_CS];
+
+	if (DRAM_CS_Order[0] == N_A)
+	{
+		mvDramBankInfoGet(SDRAM_CS0, &bankInfo[SDRAM_CS0]);
+#ifdef MV_INCLUDE_SDRAM_CS2
+		mvDramBankInfoGet(SDRAM_CS2, &bankInfo[SDRAM_CS2]);
+#endif 
+		
+#ifdef MV_INCLUDE_SDRAM_CS2
+		if (bankInfo[SDRAM_CS0].size <  bankInfo[SDRAM_CS2].size)
+		{
+			DRAM_CS_Order[0] = SDRAM_CS2;
+			DRAM_CS_Order[1] = SDRAM_CS3;
+			DRAM_CS_Order[2] = SDRAM_CS0;
+			DRAM_CS_Order[3] = SDRAM_CS1;
+
+			return SDRAM_CS2;
+		}
+#endif
+		DRAM_CS_Order[0] = SDRAM_CS0;
+		DRAM_CS_Order[1] = SDRAM_CS1;
+#ifdef MV_INCLUDE_SDRAM_CS2
+		DRAM_CS_Order[2] = SDRAM_CS2;
+		DRAM_CS_Order[3] = SDRAM_CS3;
+#endif	
+		return SDRAM_CS0;
+	}
+	return DRAM_CS_Order[0];
+}
+/*******************************************************************************
+* mvDramIfGetCSorder - 
+* 
+*
+* DESCRIPTION:
+*       This function return the fisrt CS on address 0
+*
+* INPUT:
+*		CS number.
+*
+* OUTPUT:
+*		CS order.
+*
+* RETURN:
+*       SDRAM_CS0 or SDRAM_CS2
+* 
+* NOTE: mvDramIfGetFirstCS must be caled before this subroutine
+*******************************************************************************/
+MV_U32 mvDramIfGetCSorder(MV_U32 csOrder )
+{
+	return DRAM_CS_Order[csOrder];
+}
+
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/ddr2/mvDramIf.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/ddr2/mvDramIf.h
new file mode 100644
index 0000000..23f2e54
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/ddr2/mvDramIf.h
@@ -0,0 +1,172 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+
+#ifndef __INCmvDramIfh
+#define __INCmvDramIfh
+
+#ifdef __cplusplus
+extern "C" {
+#endif /* __cplusplus */
+
+/* includes */
+#include "ddr2/mvDramIfRegs.h"
+#include "ddr2/mvDramIfConfig.h"
+#include "ctrlEnv/mvCtrlEnvLib.h"
+
+/* defines  */
+/* DRAM Timing parameters */
+#define SDRAM_TWR                    15  /* ns tWr */
+#define SDRAM_TRFC_64_512M_AT_200MHZ 70  /* ns tRfc for dens 64-512 @ 200MHz */
+#define SDRAM_TRFC_64_512M           75  /* ns tRfc for dens 64-512          */
+#define SDRAM_TRFC_1G                120 /* ns tRfc for dens 1GB             */
+#define SDRAM_TR2R_CYC               1   /* cycle for tR2r                   */
+
+#define CAL_AUTO_DETECT     0   /* Do not force CAS latancy (mvDramIfDetect) */
+#define ECC_DISABLE         1   /* Force ECC to Disable                      */
+#define ECC_ENABLE          0   /* Force ECC to ENABLE                       */
+/* typedefs */
+
+/* enumeration for memory types */
+typedef enum _mvMemoryType
+{
+    MEM_TYPE_SDRAM,
+    MEM_TYPE_DDR1,
+    MEM_TYPE_DDR2
+}MV_MEMORY_TYPE;
+
+/* enumeration for DDR2 supported CAS Latencies */
+typedef enum _mvDimmDdr2Cas
+{
+    DDR2_CL_3    = 0x08, 
+    DDR2_CL_4    = 0x10, 
+    DDR2_CL_5    = 0x20, 
+    DDR2_CL_6    = 0x40, 
+    DDR2_CL_FAULT
+} MV_DIMM_DDR2_CAS;
+
+
+typedef struct _mvDramBankInfo
+{
+    MV_MEMORY_TYPE  memoryType; 	/* DDR1, DDR2 or SDRAM */
+
+    /* DIMM dimensions */
+    MV_U32  numOfRowAddr;
+    MV_U32  numOfColAddr;
+    MV_U32  dataWidth;
+    MV_U32  errorCheckType;             /* ECC , PARITY..*/
+    MV_U32  sdramWidth;                 /* 4,8,16 or 32 */
+    MV_U32  errorCheckDataWidth;        /* 0 - no, 1 - Yes */
+    MV_U32  burstLengthSupported;
+    MV_U32  numOfBanksOnEachDevice;
+    MV_U32  suportedCasLatencies;
+    MV_U32  refreshInterval;
+
+    /* DIMM timing parameters */
+    MV_U32  minCycleTimeAtMaxCasLatPs;	
+    MV_U32  minCycleTimeAtMaxCasLatMinus1Ps;
+    MV_U32  minCycleTimeAtMaxCasLatMinus2Ps;
+    MV_U32  minRowPrechargeTime;
+    MV_U32  minRowActiveToRowActive;
+    MV_U32  minRasToCasDelay;
+    MV_U32  minRasPulseWidth;
+    MV_U32  minWriteRecoveryTime;   /* DDR2 only */
+    MV_U32  minWriteToReadCmdDelay; /* DDR2 only */
+    MV_U32  minReadToPrechCmdDelay; /* DDR2 only */
+    MV_U32  minRefreshToActiveCmd;  /* DDR2 only */
+                      
+    /* Parameters calculated from the extracted DIMM information */
+    MV_U32  size;
+    MV_U32  deviceDensity;           	/* 16,64,128,256 or 512 Mbit */
+    MV_U32  numberOfDevices;
+
+    /* DIMM attributes (MV_TRUE for yes) */
+    MV_BOOL registeredAddrAndControlInputs;
+    MV_BOOL registeredDQMBinputs;
+     
+}MV_DRAM_BANK_INFO;
+
+#include "ddr2/spd/mvSpd.h"
+
+/* mvDramIf.h API list */
+MV_VOID   mvDramIfBasicAsmInit(MV_VOID);
+MV_STATUS mvDramIfDetect(MV_U32 forcedCl, MV_BOOL eccDisable);
+MV_VOID   _mvDramIfConfig(int entryNum);
+
+MV_U32 mvDramIfBankSizeGet(MV_U32 bankNum);
+MV_U32 mvDramIfBankBaseGet(MV_U32 bankNum);
+MV_U32 mvDramIfSizeGet(MV_VOID);
+MV_U32 mvDramIfCalGet(void);
+MV_STATUS mvDramIfSingleBitErrThresholdSet(MV_U32 threshold);
+MV_VOID mvDramIfSelfRefreshSet(void);
+void mvDramIfShow(void);
+MV_U32 mvDramIfGetFirstCS(void);
+MV_U32 mvDramIfGetCSorder(MV_U32 csOrder );
+MV_U32 mvDramCsSizeGet(MV_U32 csNum);
+
+#ifdef __cplusplus
+}
+#endif /* __cplusplus */
+
+#endif /* __INCmvDramIfh */
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/ddr2/mvDramIfBasicInit.S b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/ddr2/mvDramIfBasicInit.S
new file mode 100644
index 0000000..7672381
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/ddr2/mvDramIfBasicInit.S
@@ -0,0 +1,986 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or
+modify this File in accordance with the terms and conditions of the General
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is
+available along with the File in the license.txt file or by writing to the Free
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt.
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY
+DISCLAIMED.  The GPL License provides additional details about this warranty
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or
+modify this File under the following licensing terms.
+Redistribution and use in source and binary forms, with or without modification,
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer.
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution.
+
+    *   Neither the name of Marvell nor the names of its contributors may be
+        used to endorse or promote products derived from this software without
+        specific prior written permission.
+
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+#define	_ASMLANGUAGE
+#define MV_ASMLANGUAGE
+#include "mvSysHwConfig.h"
+#include "mvOsAsm.h"
+#include "boardEnv/mvBoardEnvSpec.h"
+#include "ctrlEnv/sys/mvCpuIfRegs.h"
+#include "mvDramIfConfig.h"
+#include "mvDramIfRegs.h"
+#include "pex/mvPexRegs.h"
+#include "ctrlEnv/mvCtrlEnvSpec.h"
+#include "ctrlEnv/mvCtrlEnvAsm.h"
+#include "mvCommon.h"
+
+/* defines */
+
+#if defined(MV_STATIC_DRAM_ON_BOARD) 
+.globl dramBoot1
+dramBoot1:
+        .word   0
+
+/******************************************************************************
+*
+*
+*
+*
+*******************************************************************************/
+#if defined(DB_MV78XX0) || defined(DB_MV88F632X)
+/* DDR2 boards 512MB 333MHz */
+#define STATIC_SDRAM0_BANK0_SIZE		0x1ffffff1 /*	0x1504	*/ 
+#define STATIC_SDRAM_CONFIG	     		0x43048C30 /*	0x1400  */	
+#define STATIC_SDRAM_MODE	     		0x00000652 /*	0x141c  */	
+#define STATIC_DUNIT_CTRL_LOW			0x38543000 /*   0x1404  */  
+#define STATIC_DUNIT_CTRL_HI			0x0000FFFF /*   0x1424  */  
+#define STATIC_SDRAM_ADDR_CTRL			0x00000088 /*   0x1410  */  
+#define STATIC_SDRAM_TIME_CTRL_LOW		0x22125441 /*   0x1408  */  
+#define STATIC_SDRAM_TIME_CTRL_HI		0x00000A29 /*   0x140c  */  
+#define STATIC_SDRAM_ODT_CTRL_LOW	     	0x84210000 /*   0x1494  */  
+#define STATIC_SDRAM_ODT_CTRL_HI	     	0x00000000 /*   0x1498  */  
+#define STATIC_SDRAM_DUNIT_ODT_CTRL    		0x0000E80F /*   0x149c  */  
+#define STATIC_SDRAM_EXT_MODE          		0x00000040 /*   0x1420  */  
+#define STATIC_SDRAM_DDR2_TIMING_LO		0x00085520 /*   0x1428  */  
+#define STATIC_SDRAM_DDR2_TIMING_HI		0x00008552 /*   0x147C  */  
+
+#elif defined(RD_MV78XX0_AMC)
+/* On board DDR2 512MB 400MHz CL5 */
+#define STATIC_SDRAM0_BANK0_SIZE		0x1ffffff1 /*	0x1504	*/ 
+#define STATIC_SDRAM_CONFIG	     		0x43008C30 /*	0x1400  */	
+#define STATIC_SDRAM_MODE	     		0x00000652 /*	0x141c  */	
+#define STATIC_DUNIT_CTRL_LOW			0x38543000 /*   0x1404  */  
+#define STATIC_DUNIT_CTRL_HI			0x0000F07F /*   0x1424  */  
+#define STATIC_SDRAM_ADDR_CTRL			0x000000DD /*   0x1410  */  
+#define STATIC_SDRAM_TIME_CTRL_LOW		0x23135441 /*   0x1408  */  
+#define STATIC_SDRAM_TIME_CTRL_HI		0x00000A32 /*   0x140c  */  
+#define STATIC_SDRAM_ODT_CTRL_LOW	     	0x84210000 /*   0x1494  */  
+#define STATIC_SDRAM_ODT_CTRL_HI	     	0x00000000 /*   0x1498  */  
+#define STATIC_SDRAM_DUNIT_ODT_CTRL    		0x0000EB0F /*   0x149c  */  
+#define STATIC_SDRAM_EXT_MODE          		0x00000040 /*   0x1420  */  
+#define STATIC_SDRAM_DDR2_TIMING_LO		0x00085520 /*   0x1428  */  
+#define STATIC_SDRAM_DDR2_TIMING_HI		0x00008552 /*   0x147C  */  
+
+#elif defined(RD_MV78XX0_H3C)
+/* DDR2 boards 512MB 333MHz */
+#define STATIC_SDRAM0_BANK0_SIZE		0x1ffffff1 /*	0x1504	*/ 
+#define STATIC_SDRAM_CONFIG	     		0x43048a25 /*	0x1400  */	
+#define STATIC_SDRAM_MODE	     		0x00000652 /*	0x141c  */	
+#define STATIC_DUNIT_CTRL_LOW			0x38543000 /*   0x1404  */  
+#define STATIC_DUNIT_CTRL_HI			0x0000F07F /*   0x1424  */  
+#define STATIC_SDRAM_ADDR_CTRL			0x00000088 /*   0x1410  */  
+#define STATIC_SDRAM_TIME_CTRL_LOW		0x2202444e /*   0x1408  */  
+#define STATIC_SDRAM_TIME_CTRL_HI		0x00000A22 /*   0x140c  */  
+#define STATIC_SDRAM_ODT_CTRL_LOW	     	0x84210000 /*   0x1494  */  
+#define STATIC_SDRAM_ODT_CTRL_HI	     	0x00000000 /*   0x1498  */  
+#define STATIC_SDRAM_DUNIT_ODT_CTRL    		0x0000EB0F /*   0x149c  */  
+#define STATIC_SDRAM_EXT_MODE          		0x00000040 /*   0x1420  */  
+#define STATIC_SDRAM_DDR2_TIMING_LO		0x00085520 /*   0x1428  */  
+#define STATIC_SDRAM_DDR2_TIMING_HI		0x00008552 /*   0x147C  */  
+
+#elif defined(RD_MV78XX0_PCAC)
+/* DDR2 boards 256MB 200MHz */
+#define STATIC_SDRAM0_BANK0_SIZE		0x0ffffff1 /*	0x1504	*/ 
+#define STATIC_SDRAM_CONFIG	     		0x43000a25 /*	0x1400  */	
+#define STATIC_SDRAM_MODE	     		0x00000652 /*	0x141c  */	
+#define STATIC_DUNIT_CTRL_LOW			0x38543000 /*   0x1404  */  
+#define STATIC_DUNIT_CTRL_HI			0x0000F07F /*   0x1424  */  
+#define STATIC_SDRAM_ADDR_CTRL			0x000000DD /*   0x1410  */  
+#define STATIC_SDRAM_TIME_CTRL_LOW		0x2202444e /*   0x1408  */  
+#define STATIC_SDRAM_TIME_CTRL_HI		0x00000822 /*   0x140c  */  
+#define STATIC_SDRAM_ODT_CTRL_LOW	     	0x84210000 /*   0x1494  */  
+#define STATIC_SDRAM_ODT_CTRL_HI	     	0x00000000 /*   0x1498  */  
+#define STATIC_SDRAM_DUNIT_ODT_CTRL    		0x0000EB0F /*   0x149c  */  
+#define STATIC_SDRAM_EXT_MODE          		0x00000040 /*   0x1420  */  
+#define STATIC_SDRAM_DDR2_TIMING_LO		0x00085520 /*   0x1428  */  
+#define STATIC_SDRAM_DDR2_TIMING_HI		0x00008552 /*   0x147C  */  
+
+#else
+/* DDR2 MV88F6281 boards 256MB 400MHz */
+#define STATIC_SDRAM0_BANK0_SIZE		0x0FFFFFF1 /*	0x1504	*/ 
+#define STATIC_SDRAM_CONFIG	     		0x43000c30 /*	0x1400  */	
+#define STATIC_SDRAM_MODE	     		0x00000C52 /*	0x141c  */	
+#define STATIC_DUNIT_CTRL_LOW			0x39543000 /*   0x1404  */  
+#define STATIC_DUNIT_CTRL_HI			0x0000F1FF /*   0x1424  */  
+#define STATIC_SDRAM_ADDR_CTRL			0x000000cc /*   0x1410  */  
+#define STATIC_SDRAM_TIME_CTRL_LOW		0x22125451 /*   0x1408  */  
+#define STATIC_SDRAM_TIME_CTRL_HI		0x00000A33 /*   0x140c  */  
+#define STATIC_SDRAM_ODT_CTRL_LOW	     	0x003C0000 /*   0x1494  */  
+#define STATIC_SDRAM_ODT_CTRL_HI	     	0x00000000 /*   0x1498  */  
+#define STATIC_SDRAM_DUNIT_ODT_CTRL    		0x0000F80F /*   0x149c  */  
+#define STATIC_SDRAM_EXT_MODE          		0x00000042 /*   0x1420  */  
+#define STATIC_SDRAM_DDR2_TIMING_LO		0x00085520 /*   0x1428  */  
+#define STATIC_SDRAM_DDR2_TIMING_HI		0x00008552 /*   0x147C  */  
+#endif /* MV78XX0 */
+
+	.globl _mvDramIfStaticInit
+_mvDramIfStaticInit:
+
+	mov     r11, LR     		/* Save link register */
+	mov	r10, r2
+
+#ifdef MV78XX0
+        MV_REG_READ_ASM (r6, r5, SDRAM_DUNIT_CTRL_REG)
+	orr	r6, r6, #BIT4	/* Enable 2T mode */
+	bic	r6, r6, #BIT6	/* clear ctrlPos */
+        MV_REG_WRITE_ASM (r6, r5, SDRAM_DUNIT_CTRL_REG)
+#endif
+
+     	/*DDR SDRAM Initialization Control */
+	ldr	r6, =DSICR_INIT_EN
+	MV_REG_WRITE_ASM (r6, r1, DDR_SDRAM_INIT_CTRL_REG)
+2:	MV_REG_READ_ASM (r6, r1, DDR_SDRAM_INIT_CTRL_REG)
+         and    r6, r6, #DSICR_INIT_EN
+         cmp    r6, #0
+         bne 2b
+
+        /* If we boot from NAND jump to DRAM address */
+        mov     r5, #1
+        ldr     r6, =dramBoot1
+        str     r5, [r6]                /* We started executing from DRAM */
+
+        ldr     r6, dramBoot1
+        cmp     r6, #0
+        bne     1f
+
+	/* set all dram windows to 0 */
+	mov	r6, #0
+	MV_REG_WRITE_ASM(r6, r5, SDRAM_SIZE_REG(0,0))
+	MV_REG_WRITE_ASM(r6, r5, SDRAM_SIZE_REG(0,1))
+	MV_REG_WRITE_ASM(r6, r5, SDRAM_SIZE_REG(0,2))
+	MV_REG_WRITE_ASM(r6, r5, SDRAM_SIZE_REG(0,3))
+	ldr	r6, = STATIC_SDRAM0_BANK0_SIZE
+	MV_REG_WRITE_ASM(r6, r5, SDRAM_SIZE_REG(0,0))
+
+
+	/* set all dram configuration in temp registers */
+	ldr	r6, = STATIC_SDRAM0_BANK0_SIZE
+	MV_REG_WRITE_ASM(r6, r5, DRAM_BUF_REG0)
+	ldr	r6, = STATIC_SDRAM_CONFIG
+	MV_REG_WRITE_ASM(r6, r5, DRAM_BUF_REG1)
+	ldr	r6, = STATIC_SDRAM_MODE
+	MV_REG_WRITE_ASM(r6, r5, DRAM_BUF_REG2)
+	ldr	r6, = STATIC_DUNIT_CTRL_LOW
+	MV_REG_WRITE_ASM(r6, r5, DRAM_BUF_REG3)
+	ldr	r6, = STATIC_SDRAM_ADDR_CTRL
+	MV_REG_WRITE_ASM(r6, r5, DRAM_BUF_REG4)
+	ldr	r6, = STATIC_SDRAM_TIME_CTRL_LOW
+	MV_REG_WRITE_ASM(r6, r5, DRAM_BUF_REG5)
+	ldr	r6, = STATIC_SDRAM_TIME_CTRL_HI
+	MV_REG_WRITE_ASM(r6, r5, DRAM_BUF_REG6)
+	ldr	r6, = STATIC_SDRAM_ODT_CTRL_LOW
+	MV_REG_WRITE_ASM(r6, r5, DRAM_BUF_REG7)
+	ldr	r6, = STATIC_SDRAM_ODT_CTRL_HI
+	MV_REG_WRITE_ASM(r6, r5, DRAM_BUF_REG8)
+	ldr	r6, = STATIC_SDRAM_DUNIT_ODT_CTRL
+	MV_REG_WRITE_ASM(r6, r5, DRAM_BUF_REG9)
+	ldr	r6, = STATIC_SDRAM_EXT_MODE
+	MV_REG_WRITE_ASM(r6, r5, DRAM_BUF_REG10)
+	ldr	r6, = STATIC_SDRAM_DDR2_TIMING_LO
+	MV_REG_WRITE_ASM(r6, r5, DRAM_BUF_REG11)
+	ldr	r6, = STATIC_SDRAM_DDR2_TIMING_HI
+	MV_REG_WRITE_ASM(r6, r5, DRAM_BUF_REG12)
+#ifndef MV_NAND_BOOT
+	ldr	r6, = STATIC_DUNIT_CTRL_HI
+	MV_REG_WRITE_ASM(r6, r5, DRAM_BUF_REG13)
+#endif
+
+	ldr	sp,=0
+	bl	_mvDramIfConfig
+	ldr	r0, =0
+#ifdef MV78XX0
+	bl	_mvDramIfEccMemInit 
+#endif
+1:
+	mov 	r2, r10
+	mov     PC, r11         	/* r11 is saved link register */
+
+#else  /* #if defined(MV_STATIC_DRAM_ON_BOARD) */
+
+.globl dramBoot1
+dramBoot1:
+        .word   0
+
+/*******************************************************************************
+* mvDramIfBasicInit - Basic initialization of DRAM interface
+*
+* DESCRIPTION:
+*       The function will initialize the DRAM for basic usage. The function
+*       will use the TWSI assembly API to extract DIMM parameters according
+*       to which DRAM interface will be initialized.
+*       The function referes to the following DRAM parameters:
+*       1) DIMM is registered or not.
+*       2) DIMM width detection.
+*       3) DIMM density.
+*
+* INPUT:
+*       r3 - required size for initial DRAM.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       None.
+*
+*       Note:
+*       r4 holds I2C EEPROM address
+*       r5 holds SDRAM register base address
+*	r7 holds returned values
+*       r8 holds SDRAM various configuration registers value.
+*       r11 holds return function address.
+*******************************************************************************/
+/* Setting the offsets of the I2C registers */
+#define DIMM_TYPE_OFFSET	      2
+#define NUM_OF_ROWS_OFFSET            3
+#define NUM_OF_COLS_OFFSET            4
+#define NUM_OF_RANKS		      5
+#define DIMM_CONFIG_TYPE             11
+#define SDRAM_WIDTH_OFFSET           13
+#define NUM_OF_BANKS_OFFSET          17
+#define SUPPORTED_CL_OFFSET          18
+#define DIMM_TYPE_INFO_OFFSET        20         /* DDR2 only    */
+#define SDRAM_MODULES_ATTR_OFFSET    21
+#define RANK_SIZE_OFFSET             31
+
+#define DRAM_DEV_DENSITY_128M         128
+#define DRAM_DEV_DENSITY_256M         256
+#define DRAM_DEV_DENSITY_512M         512
+#define DRAM_DEV_DENSITY_1G          1024
+#define DRAM_DEV_DENSITY_2G          2048
+
+#define DRAM_RANK_DENSITY_128M       0x20
+#define DRAM_RANK_DENSITY_256M       0x40
+#define DRAM_RANK_DENSITY_512M       0x80
+#define DRAM_RANK_DENSITY_1G	     0x1
+#define DRAM_RANK_DENSITY_2G	     0x2
+
+       .globl _mvDramIfBasicInit
+       .extern _i2cInit
+_mvDramIfBasicInit:
+
+        mov     r11, LR     		/* Save link register */
+
+	/* Set Dunit high control register	      */
+        MV_REG_READ_ASM (r6, r5, SDRAM_DUNIT_CTRL_HI_REG)
+	orr	r6, r6, #BIT7 /* SDRAM__D2P_EN */
+	orr	r6, r6, #BIT8 /* SDRAM__P2D_EN */
+#ifdef MV78XX0
+	orr	r6, r6, #BIT9 /* SDRAM__ADD_HALF_FCC_EN */
+	orr	r6, r6, #BIT10 /* SDRAM__PUP_ZERO_SKEW_EN */
+	orr	r6, r6, #BIT11 /* SDRAM__WR_MASH_DELAY_EN */
+#endif
+        MV_REG_WRITE_ASM (r6, r5, SDRAM_DUNIT_CTRL_HI_REG)
+
+#ifdef MV78XX0
+        MV_REG_READ_ASM (r6, r5, SDRAM_DUNIT_CTRL_REG)
+	orr	r6, r6, #BIT4	/* Enable 2T mode */
+	bic	r6, r6, #BIT6	/* clear ctrlPos */
+        MV_REG_WRITE_ASM (r6, r5, SDRAM_DUNIT_CTRL_REG)
+#endif
+
+     	/*DDR SDRAM Initialization Control */
+	ldr	r6, =DSICR_INIT_EN
+	MV_REG_WRITE_ASM (r6, r1, DDR_SDRAM_INIT_CTRL_REG)
+2:	MV_REG_READ_ASM (r6, r1, DDR_SDRAM_INIT_CTRL_REG)
+         and    r6, r6, #DSICR_INIT_EN
+         cmp    r6, #0
+         bne 2b
+
+        mov     r5, #1
+        ldr     r8, =dramBoot1
+        str     r5, [r8]                /* We started executing from DRAM */
+
+        /* If we boot from NAND jump to DRAM address */
+        ldr     r8, dramBoot1
+        cmp     r8, #0
+        movne   pc, r11
+
+        bl      _i2cInit                /* Initialize TWSI master             */
+
+        /* Check if we have more then 1 dimm */
+	ldr	r6, =0
+	MV_REG_WRITE_ASM (r6, r1, DRAM_BUF_REG14)
+#ifdef MV78XX0
+	bl _is_Second_Dimm_Exist
+	beq single_dimm
+	ldr	r6, =1
+	MV_REG_WRITE_ASM (r6, r1, DRAM_BUF_REG14)
+single_dimm:
+        bl      _i2cInit                /* Initialize TWSI master             */
+#endif
+
+        /* Get default SDRAM Config values */
+        MV_REG_READ_ASM (r8, r5, SDRAM_CONFIG_REG)
+
+        /* Get registered/non registered info from DIMM */
+	bl  	_is_Registered
+        beq     nonRegistered
+
+setRegistered:
+        orr     r8, r8, #SDRAM_REGISTERED   /* Set registered bit(17)         */
+nonRegistered:
+#ifdef MV78XX0
+        /* Get ECC/non ECC info from DIMM */
+	bl  	_is_Ecc
+        beq     setConfigReg
+
+setEcc:        
+        orr     r8, r8, #SDRAM_ECC_EN   /* Set ecc bit(18)         */
+#endif
+setConfigReg:
+        MV_REG_WRITE_ASM (r8, r5, DRAM_BUF_REG1)
+
+        /* Set maximum CL supported by DIMM */
+	bl	_get_CAL
+
+        /* r7 is DIMM supported CAS (e.g: 3 --> 0x1C)                         */
+        clz     r6, r7
+        rsb     r6, r6, #31     /* r6 = the bit number of MAX CAS supported   */
+
+casDdr2:
+	ldr     r7, =0x41        /* stBurstInDel|stBurstOutDel field value     */
+	ldr     r3, =0x53       /* stBurstInDel|stBurstOutDel registered value*/
+	ldr     r8, =0x32      /* Assuming MAX CL = 3           */
+        cmp     r6, #3          /* If CL = 3 break              */
+        beq     casDdr2Cont
+
+	ldr     r7, =0x53        /* stBurstInDel|stBurstOutDel field value     */
+	ldr     r3, =0x65       /* stBurstInDel|stBurstOutDel registered value*/
+	ldr     r8, =0x42      /* Assuming MAX CL = 4           */
+        cmp     r6, #4          /* If CL = 4 break              */
+        beq     casDdr2Cont
+
+	ldr     r7, =0x65        /* stBurstInDel|stBurstOutDel field value     */
+	ldr     r3, =0x77       /* stBurstInDel|stBurstOutDel registered value*/
+	ldr     r8, =0x52      /* Assuming MAX CL = 5           */
+        cmp     r6, #5          /* If CL = 5 break              */
+        beq     casDdr2Cont
+
+	ldr     r7, =0x77        /* stBurstInDel|stBurstOutDel field value     */
+	ldr     r3, =0x89       /* stBurstInDel|stBurstOutDel registered value*/
+	ldr     r8, =0x62      /* Assuming MAX CL = 6           */
+        cmp     r6, #6          /* If CL = 5 break              */
+        beq     casDdr2Cont                
+
+        /* This is an error. return */
+        b       exit_ddrAutoConfig      /* This is an error !!  */
+casDdr2Cont:
+
+        /* Get default SDRAM Mode values */
+        MV_REG_READ_ASM (r6, r5, SDRAM_MODE_REG)
+        bic     r6, r6, #(BIT6 | BIT5 | BIT4) /* Clear CL filed */
+	orr	r6, r6, r8
+        MV_REG_WRITE_ASM (r6, r5, DRAM_BUF_REG2)
+
+	/* Set Dunit control register according to max CL detected	      */
+        MV_REG_READ_ASM (r6, r5, DRAM_BUF_REG1)
+	tst	r6, #SDRAM_REGISTERED
+	beq	setDunitReg
+	mov	r7, r3
+
+setDunitReg:
+#ifdef MV78XX0
+        /* Set SDRAM Extended Mode register for double DIMM */
+	/* Check DRAM frequency for more then 267MHz set ODT Rtt to 50ohm */
+
+        MV_REG_READ_ASM (r4, r5, CPU_RESET_SAMPLE_L_REG)
+	ldr	r5, =MSAR_SYSCLCK_MASK
+	and	r4, r4, r5	
+	ldr	r5, =MSAR_SYSCLCK_333
+	cmp	r4, r5
+	ble	Clock333
+	add r7, r7, #0x10
+Clock333:
+#endif
+
+        MV_REG_READ_ASM (r6, r5, SDRAM_DUNIT_CTRL_REG)
+	bic	r6, r6, #(0xff << 20) /* Clear SBout and SBin */
+	orr	r6, r6, #BIT4	/* Enable 2T mode */
+	bic	r6, r6, #BIT6	/* clear ctrlPos */
+	orr	r6, r6, r7, LSL #20
+        MV_REG_WRITE_ASM (r6, r5, DRAM_BUF_REG3)
+
+	/* Set Dunit high control register	      */
+        MV_REG_READ_ASM (r6, r5, SDRAM_DUNIT_CTRL_HI_REG)
+	orr	r6, r6, #BIT7 /* SDRAM__D2P_EN */
+	orr	r6, r6, #BIT8 /* SDRAM__P2D_EN */
+#ifdef MV78XX0
+	orr	r6, r6, #BIT9 /* SDRAM__ADD_HALF_FCC_EN */
+	orr	r6, r6, #BIT10 /* SDRAM__PUP_ZERO_SKEW_EN */
+	orr	r6, r6, #BIT11 /* SDRAM__WR_MASH_DELAY_EN */
+#endif
+        MV_REG_WRITE_ASM (r6, r5, DRAM_BUF_REG13)
+
+        /* DIMM density configuration*/
+        /* Density = (1 << (rowNum + colNum)) * dramWidth * dramBankNum       */
+Density:
+	/* Get bank 0 and 1 density */
+	ldr	r6, =0
+	bl 	_getDensity
+
+	mov 	r8, r7
+        mov     r8, r8, LSR #20 /* Move density 20 bits to the right  */
+                                /* For example 0x10000000 --> 0x1000 */
+
+        mov     r3, #(SDRAM_DSIZE_256Mb(0) | SDRAM_DSIZE_256Mb(1))
+        cmp     r8, #DRAM_DEV_DENSITY_256M
+        beq     get_bank_2_density
+
+        mov     r3, #(SDRAM_DSIZE_512Mb(0) | SDRAM_DSIZE_512Mb(1))
+        cmp     r8, #DRAM_DEV_DENSITY_512M
+        beq     get_bank_2_density
+
+        mov     r3, #(SDRAM_DSIZE_1Gb(0) | SDRAM_DSIZE_1Gb(1))
+        cmp     r8, #DRAM_DEV_DENSITY_1G
+        beq     get_bank_2_density
+
+        mov     r3, #(SDRAM_DSIZE_2Gb(0) | SDRAM_DSIZE_2Gb(1))
+        cmp     r8, #DRAM_DEV_DENSITY_2G
+        beq     get_bank_2_density
+
+        /* This is an error. return */
+        b       exit_ddrAutoConfig
+
+get_bank_2_density:
+	/* Check for second dimm */
+	MV_REG_READ_ASM (r6, r1, DRAM_BUF_REG14)
+	cmp	r6, #1
+	bne 	get_width
+
+	/* Get bank 2 and 3 density */
+	ldr	r6, =2
+	bl 	_getDensity
+
+	mov 	r8, r7
+        mov     r8, r8, LSR #20 /* Move density 20 bits to the right  */
+                                /* For example 0x10000000 --> 0x1000 */
+
+        orr     r3, r3, #(SDRAM_DSIZE_256Mb(2) | SDRAM_DSIZE_256Mb(3))
+        cmp     r8, #DRAM_DEV_DENSITY_256M
+        beq     get_width
+
+        and     r3, r3, #~(SDRAM_DSIZE_MASK(2) | SDRAM_DSIZE_MASK(3))
+        orr     r3, r3, #(SDRAM_DSIZE_512Mb(2) | SDRAM_DSIZE_512Mb(3))
+        cmp     r8, #DRAM_DEV_DENSITY_512M
+        beq     get_width
+
+        and     r3, r3, #~(SDRAM_DSIZE_MASK(2) | SDRAM_DSIZE_MASK(3))
+        orr     r3, r3, #(SDRAM_DSIZE_1Gb(2) | SDRAM_DSIZE_1Gb(3))
+        cmp     r8, #DRAM_DEV_DENSITY_1G
+        beq     get_width
+
+        and     r3, r3, #~(SDRAM_DSIZE_MASK(2) | SDRAM_DSIZE_MASK(3))
+        orr     r3, r3, #(SDRAM_DSIZE_2Gb(2) | SDRAM_DSIZE_2Gb(3))
+        cmp     r8, #DRAM_DEV_DENSITY_2G
+        beq     get_width
+
+        /* This is an error. return */
+        b       exit_ddrAutoConfig
+
+	/* Get SDRAM width */
+get_width: 
+	/* Get bank 0 and 1 width */
+	ldr	r6, =0
+	bl 	_get_width
+
+        cmp     r7, #8           /* x8 devices   */  
+        beq     get_bank_2_width
+
+        orr     r3, r3, #(SDRAM_ADDRSEL_X16(0) | SDRAM_ADDRSEL_X16(1)) /* x16 devices  */
+        cmp     r7, #16
+        beq     get_bank_2_width
+
+        /* This is an error. return */
+        b       exit_ddrAutoConfig
+
+get_bank_2_width:
+	/* Check for second dimm */
+	MV_REG_READ_ASM (r6, r1, DRAM_BUF_REG14)
+	cmp	r6, #1
+	bne 	densCont
+
+	/* Get bank 2 and 3 width */
+	ldr	r6, =2
+	bl 	_get_width
+
+        cmp     r7, #8           /* x8 devices   */  
+        beq     densCont
+
+        orr     r3, r3, #(SDRAM_ADDRSEL_X16(2) | SDRAM_ADDRSEL_X16(3)) /* x16 devices  */
+        cmp     r7, #16
+        beq     densCont
+
+        /* This is an error. return */
+        b       exit_ddrAutoConfig
+
+densCont:
+        MV_REG_WRITE_ASM (r3, r5, DRAM_BUF_REG4)
+
+        /* Set SDRAM timing control low register */
+	ldr	r4, =SDRAM_TIMING_CTRL_LOW_REG_DEFAULT
+        /* MV_REG_READ_ASM (r4, r5, SDRAM_TIMING_CTRL_LOW_REG) */
+        MV_REG_WRITE_ASM(r4, r5, DRAM_BUF_REG5)
+
+        /* Set SDRAM timing control high register */
+	ldr	r6, =SDRAM_TIMING_CTRL_HIGH_REG_DEFAULT
+
+    MV_REG_READ_ASM (r4, r5, CPU_RESET_SAMPLE_L_REG)
+	ldr	r5, =MSAR_SYSCLCK_MASK
+	and	r4, r4, r5	
+	ldr	r5, =MSAR_SYSCLCK_333
+	cmp	r4, r5
+	blt	timingHighClock333
+    orr r6, r6, #BIT9
+
+timingHighClock333:
+    /* MV_REG_READ_ASM (r6, r5, SDRAM_TIMING_CTRL_HIGH_REG) */
+    MV_REG_WRITE_ASM(r6, r5, DRAM_BUF_REG6)
+
+	/* Check for second dimm */
+	MV_REG_READ_ASM (r6, r1, DRAM_BUF_REG14)
+	cmp	r6, #1
+	bne 	single_dimm_odt
+
+        /* Set SDRAM ODT control low register for double DIMM*/        
+        ldr	r4, =DDR2_ODT_CTRL_LOW_CS0_CS1_CS2_CS3_DV
+        MV_REG_WRITE_ASM(r4, r5, DRAM_BUF_REG7)
+
+        /* Set DUNIT ODT control register for double DIMM */
+        ldr	r4, =DDR2_DUNIT_ODT_CTRL_CS0_CS1_CS2_CS3_DV
+        MV_REG_WRITE_ASM(r4, r5, DRAM_BUF_REG9)
+
+#ifdef MV78XX0
+        /* Set SDRAM Extended Mode register for double DIMM */
+	/* Check DRAM frequency for more then 267MHz set ODT Rtt to 50ohm */
+
+        MV_REG_READ_ASM (r4, r5, CPU_RESET_SAMPLE_L_REG)
+	ldr	r5, =MSAR_SYSCLCK_MASK
+	and	r4, r4, r5	
+	ldr	r5, =MSAR_SYSCLCK_267
+	cmp	r4, r5
+	beq	slow_dram_clock_rtt
+	ldr	r5, =MSAR_SYSCLCK_300
+	cmp	r4, r5
+	beq	slow_dram_clock_rtt
+	ldr	r5, =MSAR_SYSCLCK_333
+	cmp	r4, r5
+	beq	fast_dram_clock_rtt
+	ldr	r5, =MSAR_SYSCLCK_400
+	cmp	r4, r5
+	beq	fast_dram_clock_rtt
+
+	b	slow_dram_clock_rtt
+
+fast_dram_clock_rtt:
+        ldr	r4, =DDR_SDRAM_EXT_MODE_FAST_CS0_CS1_CS2_CS3_DV
+        MV_REG_WRITE_ASM(r4, r5, DRAM_BUF_REG10)
+	b odt_config_end
+#endif
+slow_dram_clock_rtt:
+        ldr	r4, =DDR_SDRAM_EXT_MODE_CS0_CS1_CS2_CS3_DV
+        MV_REG_WRITE_ASM(r4, r5, DRAM_BUF_REG10)
+	b odt_config_end
+
+single_dimm_odt:
+        /* Set SDRAM ODT control low register */        
+        ldr	r4, =DDR2_ODT_CTRL_LOW_CS0_CS1_DV
+        MV_REG_WRITE_ASM(r4, r5, DRAM_BUF_REG7)
+
+        /* Set DUNIT ODT control register */
+        ldr	r4, =DDR2_DUNIT_ODT_CTRL_CS0_CS1_DV
+        MV_REG_WRITE_ASM(r4, r5, DRAM_BUF_REG9)
+
+        /* Set SDRAM Extended Mode register */
+        ldr	r4, =DDR_SDRAM_EXT_MODE_CS0_CS1_DV
+        MV_REG_WRITE_ASM(r4, r5, DRAM_BUF_REG10)
+
+odt_config_end:
+        /* SDRAM ODT control high register is left as default */
+        MV_REG_READ_ASM (r4, r5, DDR2_SDRAM_ODT_CTRL_HIGH_REG)
+        MV_REG_WRITE_ASM(r4, r5, DRAM_BUF_REG8)
+
+        /*Read CL and set the DDR2 registers accordingly */
+        MV_REG_READ_ASM (r6, r5, DRAM_BUF_REG2)
+        and r6, r6, #SDRAM_CL_MASK
+        mov r4, r6
+        orr r4, r4, r6, LSL #4
+        orr r4, r4, r6, LSL #8
+        orr r4, r4, r6, LSL #12
+        mov r5, #0x30000
+        add r4, r4, r5
+        sub r4, r4, #0x30
+        /* Set SDRAM Ddr2 Timing Low register */
+        MV_REG_WRITE_ASM(r4, r5, DRAM_BUF_REG11)
+
+        /* Set SDRAM Ddr2 Timing High register */
+        mov r4, r4, LSR #4
+        MV_REG_WRITE_ASM(r4, r5, DRAM_BUF_REG12)
+
+timeParamDone:        
+	/* Close all windows */
+        MV_REG_READ_ASM (r6, r5, SDRAM_SIZE_REG(0,0))
+        and	r6, r6,#~SCSR_SIZE_MASK
+        and	r6, r6,#~1
+        MV_REG_WRITE_ASM (r6, r5, SDRAM_SIZE_REG(0,0))
+        MV_REG_READ_ASM (r6, r5, SDRAM_SIZE_REG(0,1))
+        and	r6, r6,#~SCSR_SIZE_MASK
+        and	r6, r6,#~1
+        MV_REG_WRITE_ASM (r6, r5, SDRAM_SIZE_REG(0,1))
+        MV_REG_READ_ASM (r6, r5, SDRAM_SIZE_REG(0,2))
+        and	r6, r6,#~SCSR_SIZE_MASK
+        and	r6, r6,#~1
+        MV_REG_WRITE_ASM (r6, r5, SDRAM_SIZE_REG(0,2))
+        MV_REG_READ_ASM (r6, r5, SDRAM_SIZE_REG(0,3))
+        and	r6, r6,#~SCSR_SIZE_MASK
+        and	r6, r6,#~1
+        MV_REG_WRITE_ASM (r6, r5, SDRAM_SIZE_REG(0,3))
+
+        /* Set sdram bank 0 size and enable it */
+	ldr	r6, =0
+	bl _mvDramIfGetDimmSizeFromSpd
+#ifdef MV78XX0
+	/* Check DRAM width */
+        MV_REG_READ_ASM (r4, r5, SDRAM_CONFIG_REG)
+	ldr	r5, =SDRAM_DWIDTH_MASK
+	and	r4, r4, r5	
+	ldr	r5, =SDRAM_DWIDTH_64BIT
+	cmp	r4, r5
+	beq	dram_64bit_width
+	/* Utilize only 32bit width */
+	mov	r8, r8, LSR #1
+#else
+	/* Utilize only 16bit width */
+	mov	r8, r8, LSR #2
+#endif
+dram_64bit_width:
+	/* Update first dimm size return value R8 */
+        MV_REG_READ_ASM (r5, r6, SDRAM_SIZE_REG(0,0))
+        ldr	r6, =~SCSR_SIZE_MASK	
+	and	r5, r5, r6
+	orr	r5, r5, r8
+        MV_REG_WRITE_ASM(r5, r8, SDRAM_SIZE_REG(0,0))
+
+	/* Clear bank 2 size */
+        MV_REG_READ_ASM (r6, r5, SDRAM_SIZE_REG(0,2))
+        and	r6, r6,#~SCSR_SIZE_MASK	
+        MV_REG_WRITE_ASM (r6, r5, SDRAM_SIZE_REG(0,2))
+
+	/* Check for second dimm */
+	MV_REG_READ_ASM (r6, r1, DRAM_BUF_REG14)
+	cmp	r6, #1
+	bne 	defualt_order
+
+        /* Set sdram bank 2 size */
+	ldr	r6, =2
+	bl _mvDramIfGetDimmSizeFromSpd
+#ifdef MV78XX0
+	/* Check DRAM width */
+        MV_REG_READ_ASM (r4, r5, SDRAM_CONFIG_REG)
+	ldr	r5, =SDRAM_DWIDTH_MASK
+	and	r4, r4, r5	
+	ldr	r5, =SDRAM_DWIDTH_64BIT
+	cmp	r4, r5
+	beq	dram_64bit_width2
+	/* Utilize only 32bit width */
+	mov	r8, r8, LSR #1
+#else
+	/* Utilize only 16bit width */
+	mov	r8, r8, LSR #2
+#endif
+dram_64bit_width2:
+	/* Update first dimm size return value R8 */
+        MV_REG_READ_ASM (r5, r6, SDRAM_SIZE_REG(0,2))
+        ldr	r6, =~SCSR_SIZE_MASK	
+	and	r5, r5, r6
+	orr	r5, r5, r8
+        MV_REG_WRITE_ASM(r5, r8, SDRAM_SIZE_REG(0,2))
+
+	/* Close windows 1 and 3 */
+        MV_REG_READ_ASM (r6, r5, SDRAM_SIZE_REG(0,1))
+        and	r6, r6,#~1
+        MV_REG_WRITE_ASM (r6, r5, SDRAM_SIZE_REG(0,1))
+        MV_REG_READ_ASM (r6, r5, SDRAM_SIZE_REG(0,3))
+        and	r6, r6,#~1
+        MV_REG_WRITE_ASM (r6, r5, SDRAM_SIZE_REG(0,3))
+
+	/* Check dimm size for setting dram bank order */
+        MV_REG_READ_ASM (r6, r5, SDRAM_SIZE_REG(0,0))
+        MV_REG_READ_ASM (r4, r5, SDRAM_SIZE_REG(0,2))
+        and	r6, r6,#SCSR_SIZE_MASK	
+        and	r4, r4,#SCSR_SIZE_MASK	
+	cmp	r6, r4
+	bge	defualt_order
+
+	/* Bank 2 is biger then bank 0 */
+	ldr	r6,=0
+        MV_REG_WRITE_ASM (r6, r5, SDRAM_BASE_ADDR_REG(0,2))
+
+	/* Open win 2 */
+        MV_REG_READ_ASM (r6, r5, SDRAM_SIZE_REG(0,2))
+        orr	r6, r6,#1
+        MV_REG_WRITE_ASM (r6, r5, SDRAM_SIZE_REG(0,2))
+
+	ldr	sp,=0
+	bl	_mvDramIfConfig
+#ifdef MV78XX0
+	/* Init ECC on CS 2 */
+	ldr	r0, =2
+	bl	_mvDramIfEccMemInit
+#endif
+        mov     PC, r11         /* r11 is saved link register */
+
+defualt_order:
+
+	/* Open win 0 */
+        MV_REG_READ_ASM (r6, r5, SDRAM_SIZE_REG(0,0))
+        orr	r6, r6,#1
+        MV_REG_WRITE_ASM (r6, r5, SDRAM_SIZE_REG(0,0))
+
+	ldr	sp,=0
+	bl	_mvDramIfConfig
+#ifdef MV78XX0
+	/* Init ECC on CS 0 */
+	ldr	r0, =0
+	bl	_mvDramIfEccMemInit
+#endif
+exit_ddrAutoConfig:
+        mov     PC, r11         /* r11 is saved link register */
+
+
+/***************************************************************************************/
+/*       r4 holds I2C EEPROM address
+ *       r7 holds I2C EEPROM offset parameter for i2cRead and its --> returned value
+ *       r8 holds SDRAM various configuration registers value.
+ *	r13 holds Link register
+ */
+/**************************/
+_getDensity:
+	mov     r13, LR                            /* Save link register */
+
+	/* Read SPD rank size from DIMM0 */
+        mov     r4, #MV_BOARD_DIMM0_I2C_ADDR       /* reading from DIMM0      */
+
+	cmp	r6, #0
+	beq	1f
+
+	/* Read SPD rank size from DIMM1 */
+        mov     r4, #MV_BOARD_DIMM1_I2C_ADDR /* reading from DIMM1            */
+
+1:
+        mov     r7, #NUM_OF_ROWS_OFFSET            /* offset  3               */
+        bl      _i2cRead
+        mov     r8, r7                             /* r8 save number of rows  */
+
+        mov     r7, #NUM_OF_COLS_OFFSET            /* offset  4               */
+        bl      _i2cRead
+        add     r8, r8, r7                         /* r8 = number of rows + number of col */
+
+        mov     r7, #0x1
+        mov     r8, r7, LSL r8                     /* r8 = (1 << r8)          */
+
+        mov     r7, #SDRAM_WIDTH_OFFSET            /* offset 13 */
+        bl      _i2cRead
+        mul     r8, r7, r8
+
+        mov     r7, #NUM_OF_BANKS_OFFSET           /* offset 17               */
+        bl      _i2cRead
+        mul     r7, r8, r7
+
+	mov     PC, r13
+
+/**************************/
+_get_width:
+	mov     r13, LR                 /* Save link register */
+
+	/* Read SPD rank size from DIMM0 */
+        mov     r4, #MV_BOARD_DIMM0_I2C_ADDR /* reading from DIMM0            */
+
+	cmp	r6, #0
+	beq	1f
+
+	/* Read SPD rank size from DIMM1 */
+        mov     r4, #MV_BOARD_DIMM1_I2C_ADDR /* reading from DIMM1            */
+
+1:
+        /* Get SDRAM width (SPD offset 13) */
+        mov     r7, #SDRAM_WIDTH_OFFSET
+        bl      _i2cRead                /* result in r7                       */
+
+	mov     PC, r13
+
+/**************************/
+_get_CAL:
+	mov     r13, LR                 /* Save link register */
+
+        /* Set maximum CL supported by DIMM */
+        mov     r4, #MV_BOARD_DIMM0_I2C_ADDR /* reading from DIMM0            */
+        mov     r7, #SUPPORTED_CL_OFFSET     /* offset  18 */
+        bl      _i2cRead
+
+	mov     PC, r13
+
+/**************************/
+/* R8 - sdram configuration register.
+ * Return value in flag if no-registered then Z-flag is set
+ */
+_is_Registered:
+	mov     r13, LR                 /* Save link register */
+#if defined(MV645xx)
+        /* Get registered/non registered info from DIMM */
+        tst     r8, #SDRAM_DTYPE_DDR2
+        bne     regDdr2
+
+regDdr1:
+        mov     r4, #MV_BOARD_DIMM0_I2C_ADDR /* reading from DIMM0            */
+        mov     r7, #SDRAM_MODULES_ATTR_OFFSET
+        bl      _i2cRead                /* result in r7                       */
+
+        tst     r7, #0x2
+	b	exit
+#endif
+regDdr2:
+        mov     r4, #MV_BOARD_DIMM0_I2C_ADDR /* reading from DIMM0            */
+        mov     r7, #DIMM_TYPE_INFO_OFFSET
+        bl      _i2cRead                /* result in r7                       */
+
+        tst     r7, #0x11               /* DIMM type = regular RDIMM (0x01)   */
+                                        /* or Mini-RDIMM (0x10)               */
+exit:
+        mov     PC, r13
+
+
+/**************************/
+/* Return value in flag if no-Ecc then Z-flag is set */
+_is_Ecc:
+	mov     r13, LR                 /* Save link register */
+
+        mov     r4, #MV_BOARD_DIMM0_I2C_ADDR /* reading from DIMM0            */
+        mov     r7, #DIMM_CONFIG_TYPE
+        bl      _i2cRead                /* result in r7                       */
+
+        tst     r7, #0x2               /* bit 1 -> Data ECC */
+        mov     PC, r13
+
+/**************************/
+/* Return value in flag if no second DIMM then Z-flag is set */
+_is_Second_Dimm_Exist:
+	mov     r13, LR                 /* Save link register */
+
+        mov     r4, #MV_BOARD_DIMM1_I2C_ADDR /* reading from DIMM0            */
+        mov     r7, #DIMM_TYPE_OFFSET
+        bl      _i2cRead                /* result in r7                       */
+
+     	tst     r7, #0x8               /* bit3 is '1' -> DDR 2 */
+        mov     PC, r13
+
+/*******************************************************************************
+* _mvDramIfGetDimmSizeFromSpd  - read bank 0 dram's size
+*
+* DESCRIPTION:
+*       The function will read the bank 0 dram size(SPD version 1.0 and above )  
+*
+* INPUT:
+*       r6 - dram bank number.
+*
+* OUTPUT:
+*	none
+*/
+_mvDramIfGetDimmSizeFromSpd:
+
+	mov     r13, LR                 /* Save link register */
+	
+	/* Read SPD rank size from DIMM0 */
+        mov     r4, #MV_BOARD_DIMM0_I2C_ADDR /* reading from DIMM0            */
+
+	cmp	r6, #0
+	beq	1f
+
+	/* Read SPD rank size from DIMM1 */
+        mov     r4, #MV_BOARD_DIMM1_I2C_ADDR /* reading from DIMM1            */
+
+1:
+        mov     r7, #RANK_SIZE_OFFSET	/* offset  31 */
+        bl      _i2cRead  
+	
+pass_read:
+      	ldr     r8, =(0x7 << SCSR_SIZE_OFFS)
+        cmp	r7, #DRAM_RANK_DENSITY_128M
+        beq     endDimmSize
+
+      	ldr     r8, =(0xf << SCSR_SIZE_OFFS)
+        cmp	r7, #DRAM_RANK_DENSITY_256M
+        beq     endDimmSize
+        
+        ldr     r8, =(0x1f << SCSR_SIZE_OFFS)
+        cmp	r7, #DRAM_RANK_DENSITY_512M
+        beq     endDimmSize
+        
+        ldr     r8, =(0x3f << SCSR_SIZE_OFFS)
+        cmp	r7, #DRAM_RANK_DENSITY_1G
+        beq     endDimmSize
+
+        ldr     r8, =(0x7f  << SCSR_SIZE_OFFS)     /* DRAM_RANK_DENSITY_2G */
+endDimmSize:
+        mov     PC, r13
+#endif
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/ddr2/mvDramIfConfig.S b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/ddr2/mvDramIfConfig.S
new file mode 100644
index 0000000..88527e5
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/ddr2/mvDramIfConfig.S
@@ -0,0 +1,528 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+/*******************************************************************************
+* mvDramIfBasicAsm.s
+*
+* DESCRIPTION:
+*       Memory full detection and best timing configuration is done in 
+*       C code. C runtime environment requires a stack. This module API 
+*       initialize DRAM interface chip select 0 for basic functionality for 
+*       the use of stack.
+*       The module API assumes DRAM information is stored in I2C EEPROM reside
+*       in a given I2C address MV_BOARD_DIMM0_I2C_ADDR. The I2C EEPROM 
+*       internal data structure is assumed to be orgenzied in common DRAM 
+*       vendor SPD structure.
+*       NOTE: DFCDL values are assumed to be already initialized prior to 
+*       this module API activity.
+*       
+*
+* DEPENDENCIES:
+*       None.
+*
+*******************************************************************************/
+
+/* includes */
+#define	_ASMLANGUAGE
+#define MV_ASMLANGUAGE
+#include "mvOsAsm.h"
+#include "mvSysHwConfig.h"
+#include "mvDramIfRegs.h"
+#include "mvDramIfConfig.h"
+#include "ctrlEnv/sys/mvCpuIfRegs.h"
+#include "pex/mvPexRegs.h"
+#include "ctrlEnv/mvCtrlEnvSpec.h"
+#include "mvCommon.h"
+
+/* defines  */
+
+/* locals   */
+.data
+.globl _mvDramIfConfig
+.text
+.globl _mvDramIfMemInit
+
+/*******************************************************************************
+* _mvDramIfConfig - Basic DRAM interface initialization.
+*
+* DESCRIPTION:
+*       The function will initialize the following DRAM parameters using the
+*       values prepared by mvDramIfDetect routine. Values are located
+*       in predefined registers.
+*
+* INPUT:
+*       None.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       None.
+*
+*******************************************************************************/
+
+_mvDramIfConfig:      
+        
+        /* Save register on stack */
+	cmp	sp, #0
+	beq	no_stack_s
+save_on_stack:
+        stmdb	sp!, {r1, r2, r3, r4}
+no_stack_s:
+
+	/* Dunit FTDLL Configuration Register */
+	/* 0) Write to SDRAM FTDLL coniguration register */
+        ldr     r4, = SDRAM_FTDLL_REG_DEFAULT_LEFT;
+        ldr     r1, =(INTER_REGS_BASE + SDRAM_FTDLL_CONFIG_LEFT_REG)
+        str     r4, [r1]
+        ldr     r4, = SDRAM_FTDLL_REG_DEFAULT_RIGHT;
+        ldr     r1, =(INTER_REGS_BASE + SDRAM_FTDLL_CONFIG_RIGHT_REG)
+        str     r4, [r1]
+        ldr     r4, = SDRAM_FTDLL_REG_DEFAULT_UP;
+        ldr     r1, =(INTER_REGS_BASE + SDRAM_FTDLL_CONFIG_UP_REG)
+        str     r4, [r1]
+
+	/* 1) Write to SDRAM coniguration register */
+        ldr     r1, =(INTER_REGS_BASE + DRAM_BUF_REG1)
+        ldr     r4, [r1]
+        ldr     r1, =(INTER_REGS_BASE + SDRAM_CONFIG_REG)
+        str     r4, [r1]
+        
+	/* 2) Write Dunit control low register */ 
+        ldr     r1, =(INTER_REGS_BASE + DRAM_BUF_REG3)
+        ldr     r4, [r1]
+        ldr     r1, =(INTER_REGS_BASE + SDRAM_DUNIT_CTRL_REG)
+        str     r4, [r1]
+        
+	/* 2) Write Dunit control high register */ 
+        ldr     r1, =(INTER_REGS_BASE + DRAM_BUF_REG13)
+        ldr     r4, [r1]
+        ldr     r1, =(INTER_REGS_BASE + SDRAM_DUNIT_CTRL_HI_REG)
+        str     r4, [r1]
+        
+        /* 3) Write SDRAM address control register */ 
+        ldr     r1, =(INTER_REGS_BASE + DRAM_BUF_REG4)
+        ldr     r4, [r1]
+        ldr     r1, =(INTER_REGS_BASE + SDRAM_ADDR_CTRL_REG)
+        str     r4, [r1]
+#if defined(MV_STATIC_DRAM_ON_BOARD)
+        /* 4) Write SDRAM bank 0 size register */
+        ldr     r1, =(INTER_REGS_BASE + DRAM_BUF_REG0)
+        ldr     r4, [r1]
+        ldr     r1, =(INTER_REGS_BASE + SDRAM_SIZE_REG(0,0))
+        str     r4, [r1]
+#endif
+                          
+        /* 5) Write SDRAM open pages control register */
+        ldr     r1, =(INTER_REGS_BASE + SDRAM_OPEN_PAGE_CTRL_REG)
+        ldr     r4, =SDRAM_OPEN_PAGES_CTRL_REG_DV
+        str     r4, [r1]
+                          
+        /* 6) Write SDRAM timing Low register */
+        ldr     r1, =(INTER_REGS_BASE + DRAM_BUF_REG5)
+        ldr     r4, [r1]
+        ldr     r1, =(INTER_REGS_BASE + SDRAM_TIMING_CTRL_LOW_REG)
+        str     r4, [r1]
+        
+        /* 7) Write SDRAM timing High register */
+        ldr     r1, =(INTER_REGS_BASE + DRAM_BUF_REG6)
+        ldr     r4, [r1]
+        ldr     r1, =(INTER_REGS_BASE + SDRAM_TIMING_CTRL_HIGH_REG)
+        str     r4, [r1]
+                
+        /* Config DDR2 On Die Termination (ODT) registers */
+        /* Write SDRAM DDR2 ODT control low register */
+        ldr     r1, =(INTER_REGS_BASE + DRAM_BUF_REG7)
+        ldr     r4, [r1]
+        ldr     r1, =(INTER_REGS_BASE + DDR2_SDRAM_ODT_CTRL_LOW_REG)
+        str     r4, [r1]
+        
+        /* Write SDRAM DDR2 ODT control high register */
+        ldr     r1, =(INTER_REGS_BASE + DRAM_BUF_REG8)
+        ldr     r4, [r1]
+        ldr     r1, =(INTER_REGS_BASE + DDR2_SDRAM_ODT_CTRL_HIGH_REG)
+        str     r4, [r1]
+        
+        /* Write SDRAM DDR2 Dunit ODT control register */
+        ldr     r1, =(INTER_REGS_BASE + DRAM_BUF_REG9)
+        ldr     r4, [r1]
+        ldr     r1, =(INTER_REGS_BASE + DDR2_DUNIT_ODT_CONTROL_REG)
+        str     r4, [r1]
+        
+        /* Write DDR2 SDRAM timing Low register */
+        ldr     r1, =(INTER_REGS_BASE + DRAM_BUF_REG11)
+        ldr     r4, [r1]
+        ldr     r1, =(INTER_REGS_BASE + SDRAM_DDR2_TIMING_LO_REG)
+        str     r4, [r1]
+                                   
+        /* Write DDR2 SDRAM timing High register */
+        ldr     r1, =(INTER_REGS_BASE + DRAM_BUF_REG12)
+        ldr     r4, [r1]
+        ldr     r1, =(INTER_REGS_BASE + SDRAM_DDR2_TIMING_HI_REG)
+        str     r4, [r1]
+
+        /* 8) Write SDRAM mode register */ 
+        /* The CPU must not attempt to change the SDRAM Mode register setting */
+        /* prior to DRAM controller completion of the DRAM initialization     */
+        /* sequence. To guarantee this restriction, it is recommended that    */
+        /* the CPU sets the SDRAM Operation register to NOP command, performs */
+        /* read polling until the register is back in Normal operation value, */
+        /* and then sets SDRAM Mode register to its new value.               */
+        
+	/* 8.1 write 'nop' to SDRAM operation */
+        mov     r4, #0x5                 /* 'NOP' command              */
+        MV_REG_WRITE_ASM(r4, r1, SDRAM_OPERATION_REG)
+       
+        /* 8.2 poll SDRAM operation. Make sure its back to normal operation   */
+_sdramOpPoll1:        
+        ldr     r4, [r1]
+        cmp     r4, #0                          /* '0' = Normal SDRAM Mode    */
+        bne     _sdramOpPoll1
+
+        /* 8.3 Now its safe to write new value to SDRAM Mode register         */
+        ldr     r1, =(INTER_REGS_BASE + DRAM_BUF_REG2)
+        ldr     r4, [r1]
+        ldr     r1, =(INTER_REGS_BASE + SDRAM_MODE_REG)
+        str     r4, [r1]
+
+        /* 8.4 Make the Dunit write the DRAM its new mode                     */       
+        mov     r4, #0x3                 /* Mode Register Set command  */
+        MV_REG_WRITE_ASM (r4, r1, SDRAM_OPERATION_REG)
+               
+        /* 8.5 poll SDRAM operation. Make sure its back to normal operation   */
+_sdramOpPoll2:        
+        ldr     r4, [r1]                     
+        cmp     r4, #0                          /* '0' = Normal SDRAM Mode    */
+        bne     _sdramOpPoll2
+
+        /* Now its safe to write new value to SDRAM Extended Mode regist */
+        ldr     r1, =(INTER_REGS_BASE + DRAM_BUF_REG10)
+        ldr     r4, [r1]
+        ldr     r1, =(INTER_REGS_BASE + SDRAM_EXTENDED_MODE_REG)
+        str     r4, [r1]
+
+        /* 9) Write SDRAM Extended mode register This operation should be     */
+        /*    done for each memory bank                                       */ 
+        /* write 'nop' to SDRAM operation */
+        mov     r4, #0x5                 /* 'NOP' command              */
+        MV_REG_WRITE_ASM (r4, r1, SDRAM_OPERATION_REG)
+       
+        /* poll SDRAM operation. Make sure its back to normal operation   */
+_sdramOpPoll3:        
+        ldr     r4, [r1]
+        cmp     r4, #0                          /* '0' = Normal SDRAM Mode    */
+        bne     _sdramOpPoll3
+        /* Go over each of the Banks */
+        ldr     r3, =0          /* r3 = DRAM bank Num */
+
+extModeLoop:        
+        /* Set the SDRAM Operation Control to each of the DRAM banks          */
+        mov     r4, r3   /* Do not swap the bank counter value */
+        MV_REG_WRITE_ASM (r4, r1, SDRAM_OPERATION_CTRL_REG)
+        
+        /* Make the Dunit write the DRAM its new mode                     */       
+        mov     r4, #0x4        /* Extended Mode Register Set command  */
+        MV_REG_WRITE_ASM (r4, r1, SDRAM_OPERATION_REG)
+               
+        /* poll SDRAM operation. Make sure its back to normal operation   */
+_sdramOpPoll4:        
+        ldr     r4, [r1]                     
+        cmp     r4, #0                          /* '0' = Normal SDRAM Mode    */
+        bne     _sdramOpPoll4
+
+        add     r3, r3, #1
+        cmp     r3, #4         /* 4 = Number of banks */
+        bne     extModeLoop
+        
+extModeEnd:	
+cmp	sp, #0
+	beq	no_stack_l
+	mov     r1, LR                        	/* Save link register */
+#if defined(MV78XX0)
+	bl   	_mvDramIfMemInit 
+#endif
+	mov	LR,r1				/* restore link register */
+load_from_stack:
+	/* Restore registers */
+        ldmia	sp!, {r1, r2, r3, r4}
+no_stack_l:
+           
+        mov     pc, lr
+
+
+/*******************************************************************************
+* _mvDramIfEccMemInit - Basic DRAM ECC initialization.
+*
+* DESCRIPTION:
+*
+* INPUT:
+*       None.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       None.
+*
+*******************************************************************************/
+#define XOR_CHAN0         0   /* XOR channel 0 used for memory initialization */
+#define XOR_UNIT0         0   /* XOR unit 0 used for memory initialization */
+#define XOR_ADDR_DEC_WIN0 0   /* Enable DRAM access using XOR decode window 0 */ 
+/* XOR engine register offsets macros */
+#define XOR_CONFIG_REG(chan)                (XOR_UNIT_BASE(0) + 0x10 + ((chan)    * 4))
+#define XOR_ACTIVATION_REG(chan)            (XOR_UNIT_BASE(0) + 0x20 + ((chan)    * 4))
+#define XOR_CAUSE_REG			            (XOR_UNIT_BASE(0) + 0x30)
+#define XOR_ERROR_CAUSE_REG                 (XOR_UNIT_BASE(0) + 0x50)             
+#define XOR_ERROR_ADDR_REG                  (XOR_UNIT_BASE(0) + 0x60)             
+#define XOR_INIT_VAL_LOW_REG                (XOR_UNIT_BASE(0) + 0x2E0)
+#define XOR_INIT_VAL_HIGH_REG               (XOR_UNIT_BASE(0) + 0x2E4)
+#define XOR_DST_PTR_REG(chan)               (XOR_UNIT_BASE(0) + 0x2B0 + ((chan)    * 4))
+#define XOR_BLOCK_SIZE_REG(chan)            (XOR_UNIT_BASE(0) + 0x2C0 + ((chan)    * 4))
+
+/* XOR Engine Address Decoding Register Map */                  
+#define XOR_WINDOW_CTRL_REG(unit,chan)     (XOR_UNIT_BASE(unit)+(0x240 + ((chan) * 4)))
+#define XOR_BASE_ADDR_REG(unit,winNum)     (XOR_UNIT_BASE(unit)+(0x250 + ((winNum) * 4)))
+#define XOR_SIZE_MASK_REG(unit,winNum)     (XOR_UNIT_BASE(unit)+(0x270 + ((winNum) * 4)))
+
+.globl _mvDramIfEccMemInit
+/*******************************************************************************
+* _mvDramIfEccMemInit  - mem init for dram cs
+*
+* DESCRIPTION:
+*       This function will clean the cs by ussing the XOR mem init.  
+*
+* INPUT:
+*       r0 - dram bank number.
+*
+* OUTPUT:
+*	none
+*/
+_mvDramIfEccMemInit:      
+        
+        /* Save register on stack */
+	cmp	sp, #0
+	beq	no_stack_s1
+save_on_stack1:
+        stmdb	sp!, {r0,r1, r2, r3, r4, r5, r6}
+no_stack_s1:
+
+	ldr	r1, = 0             
+
+        /* Disable all XOR address decode windows to avoid possible overlap */
+        MV_REG_WRITE_ASM (r1, r5, (XOR_WINDOW_CTRL_REG(XOR_UNIT0,XOR_CHAN0)))
+
+        /* Init r5 to first XOR_SIZE_MASK_REG */
+		mov		r5, r0, LSL #3
+        add     r5, r5,#0x1500
+        add     r5, r5,#0x04
+        add     r5, r5,#(INTER_REGS_BASE)
+        ldr     r6, [r5]
+        HTOLL(r6,r5)
+        MV_REG_WRITE_ASM (r6, r5, XOR_SIZE_MASK_REG(XOR_UNIT0,XOR_ADDR_DEC_WIN0))
+       
+	mov		r5, r0, LSL #3
+        add     r5, r5,#0x1500
+        add     r5, r5,#(INTER_REGS_BASE)
+        ldr     r6, [r5]
+        /* Update destination & size */
+        MV_REG_WRITE_ASM(r6, r5, XOR_DST_PTR_REG(XOR_CHAN0))
+        HTOLL(r6,r5)
+        /* Init r6 to first XOR_BASE_ADDR_REG */
+	ldr	r4, = 0xf              
+	ldr	r5, = 0x1
+	mov	r5, r5, LSL r0
+	bic	r4, r4, r5
+	mov 	r4, r4, LSL #8
+
+        orr	r6, r6, r4
+        MV_REG_WRITE_ASM (r6, r5, XOR_BASE_ADDR_REG(XOR_UNIT0,XOR_ADDR_DEC_WIN0))
+        
+	ldr	r6, = 0xff0001              
+        MV_REG_WRITE_ASM (r6, r5, XOR_WINDOW_CTRL_REG(XOR_UNIT0,XOR_CHAN0))        
+
+        /* Configure XOR engine for memory init function.           */
+        MV_REG_READ_ASM (r6, r5, XOR_CONFIG_REG(XOR_CHAN0))
+        and	r6, r6, #~0x7        	/* Clear operation mode field      */
+        orr     r6, r6, #0x4             /* Set operation to memory init    */
+        MV_REG_WRITE_ASM(r6, r5, XOR_CONFIG_REG(XOR_CHAN0))
+               
+        /* Set initVal in the XOR Engine Initial Value Registers       */
+	ldr	r6, = 0xfeedfeed              
+        MV_REG_WRITE_ASM(r6, r5, XOR_INIT_VAL_LOW_REG)
+	ldr	r6, = 0xfeedfeed              
+        MV_REG_WRITE_ASM(r6, r5, XOR_INIT_VAL_HIGH_REG)
+
+        /* Set block size using DRAM bank size  */
+
+	mov	r5, r0, LSL #3
+        add     r5, r5,#0x1500
+        add     r5, r5,#0x04
+        add     r5, r5,#(INTER_REGS_BASE)
+
+        ldr     r6, [r5]
+        HTOLL(r6,r5)
+	and	r6, r6, #SCSR_SIZE_MASK
+	mov	r5, r6, LSR #SCSR_SIZE_OFFS
+        add	r5, r5, #1
+	mov	r6, r5, LSL #SCSR_SIZE_OFFS
+        MV_REG_WRITE_ASM(r6, r5, XOR_BLOCK_SIZE_REG(XOR_CHAN0))
+        
+        /* Clean interrupt cause*/
+        MV_REG_WRITE_ASM(r1, r5, XOR_CAUSE_REG)
+
+        /* Clean error interrupt cause*/
+        MV_REG_READ_ASM(r6, r5, XOR_ERROR_CAUSE_REG)
+        MV_REG_READ_ASM(r6, r5, XOR_ERROR_ADDR_REG)
+
+        /* Start transfer */
+        MV_REG_READ_ASM (r6, r5, XOR_ACTIVATION_REG(XOR_CHAN0))
+        orr     r6, r6, #0x1 /* Preform start command      */
+        MV_REG_WRITE_ASM(r6, r5, XOR_ACTIVATION_REG(XOR_CHAN0))
+
+        /* Wait for engine to finish */
+waitForComplete:        
+        MV_REG_READ_ASM(r6, r5, XOR_CAUSE_REG)
+        and   	r6, r6, #2
+	cmp	r6, #0
+        beq     waitForComplete
+
+        /* Clear all error report registers */
+        MV_REG_WRITE_ASM(r1, r5, SDRAM_SINGLE_BIT_ERR_CNTR_REG)
+        MV_REG_WRITE_ASM(r1, r5, SDRAM_DOUBLE_BIT_ERR_CNTR_REG)
+
+        MV_REG_WRITE_ASM(r1, r5, SDRAM_ERROR_CAUSE_REG)
+
+	cmp	sp, #0
+	beq	no_stack_l1
+load_from_stack1:
+        ldmia	sp!, {r0, r1, r2, r3, r4, r5, r6}
+no_stack_l1:
+        mov     pc, lr
+
+
+/*******************************************************************************
+* mvDramIfMemInit - Use XOR to clear all memory.
+*
+* DESCRIPTION:
+*       Use assembler function _mvDramIfEccMemInit to fill all memory with FEADFEAD pattern.
+* INPUT:
+*       None.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       None.
+*
+*******************************************************************************/
+#if defined(MV78XX0)
+
+_mvDramIfMemInit:
+        stmdb	sp!, {r0,r1, r2, r3, r4, r5, r6}
+	mov     r6, LR                 /* Save link register */
+    	/* Check if dram bank 0 has to be init for ECC */
+	MV_REG_READ_ASM (r0, r5, SDRAM_SIZE_REG(0,0))
+	and 	r3, r0, #SCSR_WIN_EN
+        cmp     r3, #0 
+	beq   	no_bank_0
+	MV_REG_READ_ASM(r0, r5,  SDRAM_BASE_ADDR_REG(0,0))
+        cmp     r0, #0 
+	beq   	no_bank_0
+	mov	r0,#0
+	bl	_mvDramIfEccMemInit
+
+no_bank_0:
+    	/* Check if dram bank 1 has to be init for ECC */
+        MV_REG_READ_ASM (r0, r5, SDRAM_SIZE_REG(0,1))
+	and 	r0, r0, #SCSR_WIN_EN
+        cmp     r0, #0 
+	beq   	no_bank_1
+	mov	r0,#1
+	bl	_mvDramIfEccMemInit
+no_bank_1:
+    	/* Check if dram bank 2 has to be init for ECC */
+    	MV_REG_READ_ASM (r0, r5, SDRAM_SIZE_REG(0,2))
+	and 	r0, r0, #SCSR_WIN_EN
+        cmp     r0, #0 
+	beq   	no_bank_2
+	MV_REG_READ_ASM(r0, r5,  SDRAM_BASE_ADDR_REG(0,2))
+        cmp     r0, #0 
+	beq   	no_bank_2
+	mov	r0,#2
+	bl	_mvDramIfEccMemInit
+
+no_bank_2:
+    	/* Check if dram bank 3 has to be init for ECC */
+	MV_REG_READ_ASM (r0, r5, SDRAM_SIZE_REG(0,3))
+	and 	r0, r0, #SCSR_WIN_EN
+	cmp     r0, #0 
+	beq   	no_bank_3
+	mov	r0,#3
+	bl	_mvDramIfEccMemInit
+no_bank_3:
+	mov     LR ,r6                /* restore link register */
+	ldmia	sp!, {r0, r1, r2, r3, r4, r5, r6}
+	mov     pc, lr
+#endif
+
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/ddr2/mvDramIfConfig.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/ddr2/mvDramIfConfig.h
new file mode 100644
index 0000000..6141c46
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/ddr2/mvDramIfConfig.h
@@ -0,0 +1,157 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+
+#ifndef __INCmvDramIfConfigh
+#define __INCmvDramIfConfigh
+
+#ifdef __cplusplus
+extern "C" {
+#endif /* __cplusplus */
+
+/* includes */
+
+/* defines  */
+
+/* registers defaults values */
+
+#define SDRAM_CONFIG_DV 	(SDRAM_SRMODE_DRAM | BIT25 | BIT30)
+
+#define SDRAM_DUNIT_CTRL_LOW_DDR2_DV			\
+		(SDRAM_SRCLK_KEPT		|	\
+		 SDRAM_CLK1DRV_NORMAL		|	\
+		 (BIT28 | BIT29))
+
+#define SDRAM_ADDR_CTRL_DV	    2
+		
+#define SDRAM_TIMING_CTRL_LOW_REG_DV 	\
+		((0x2 << SDRAM_TRCD_OFFS) | 	\
+		 (0x2 << SDRAM_TRP_OFFS)  | 	\
+		 (0x1 << SDRAM_TWR_OFFS)  | 	\
+		 (0x0 << SDRAM_TWTR_OFFS) | 	\
+		 (0x5 << SDRAM_TRAS_OFFS) | 	\
+		 (0x1 << SDRAM_TRRD_OFFS))
+
+/* Note: value of 0 in register means one cycle, 1 means two and so on  */
+#define SDRAM_TIMING_CTRL_HIGH_REG_DV 	\
+		((0x0 << SDRAM_TR2R_OFFS)	|	\
+		 (0x0 << SDRAM_TR2W_W2R_OFFS)	|	\
+		 (0x1 << SDRAM_TW2W_OFFS))
+
+#define SDRAM_OPEN_PAGES_CTRL_REG_DV 	SDRAM_OPEN_PAGE_EN	
+
+/* Presence	     Ctrl Low    Ctrl High  Dunit Ctrl   Ext Mode     */
+/* CS0              0x84210000  0x00000000  0x0000780F  0x00000440    */
+/* CS0+CS1          0x84210000  0x00000000  0x0000780F  0x00000440    */
+/* CS0+CS2          0x030C030C  0x00000000  0x0000740F  0x00000404    */
+/* CS0+CS1+CS2      0x030C030C  0x00000000  0x0000740F  0x00000404    */
+/* CS0+CS2+CS3      0x030C030C  0x00000000  0x0000740F  0x00000404    */
+/* CS0+CS1+CS2+CS3  0x030C030C  0x00000000  0x0000740F  0x00000404    */
+
+#define DDR2_ODT_CTRL_LOW_CS0_CS1_DV		0x84210000
+#define DDR2_ODT_CTRL_HIGH_CS0_CS1_DV		0x00000000
+#define DDR2_DUNIT_ODT_CTRL_CS0_CS1_DV		0x0000E80F
+#ifdef MV78XX0
+#define DDR_SDRAM_EXT_MODE_CS0_CS1_DV		0x00000040
+#else
+#define DDR_SDRAM_EXT_MODE_CS0_CS1_DV		0x00000440
+#endif
+
+#define DDR2_ODT_CTRL_LOW_CS0_CS1_CS2_CS3_DV	0x030C030C
+#define DDR2_ODT_CTRL_HIGH_CS0_CS1_CS2_CS3_DV	0x00000000
+#define DDR2_DUNIT_ODT_CTRL_CS0_CS1_CS2_CS3_DV	0x0000F40F
+#ifdef MV78XX0
+#define DDR_SDRAM_EXT_MODE_CS0_CS1_CS2_CS3_DV	0x00000004
+#define DDR_SDRAM_EXT_MODE_FAST_CS0_CS1_CS2_CS3_DV	0x00000044
+#else
+#define DDR_SDRAM_EXT_MODE_CS0_CS1_CS2_CS3_DV	0x00000404
+#define DDR_SDRAM_EXT_MODE_FAST_CS0_CS1_CS2_CS3_DV	0x00000444
+#endif
+
+/* DDR SDRAM Adderss/Control and Data Pads Calibration default values */
+#define DDR2_ADDR_CTRL_PAD_STRENGTH_TYPICAL_DV	\
+		(3 << SDRAM_PRE_DRIVER_STRENGTH_OFFS)
+		
+#define DDR2_DATA_PAD_STRENGTH_TYPICAL_DV		\
+		(3 << SDRAM_PRE_DRIVER_STRENGTH_OFFS)
+
+/* DDR SDRAM Mode Register default value */
+#define DDR2_MODE_REG_DV		(SDRAM_BURST_LEN_4 | SDRAM_WR_3_CYC)
+/* DDR SDRAM Timing parameter default values */
+#define SDRAM_TIMING_CTRL_LOW_REG_DEFAULT  	0x33136552
+#define SDRAM_TRFC_DEFAULT_VALUE		0x34
+#define SDRAM_TRFC_DEFAULT		SDRAM_TRFC_DEFAULT_VALUE
+#define SDRAM_TW2W_DEFALT		(0x1 << SDRAM_TW2W_OFFS)
+
+#define SDRAM_TIMING_CTRL_HIGH_REG_DEFAULT  (SDRAM_TRFC_DEFAULT | SDRAM_TW2W_DEFALT)
+
+#define SDRAM_FTDLL_REG_DEFAULT_LEFT  		0x88C800
+#define SDRAM_FTDLL_REG_DEFAULT_RIGHT  		0x88C800
+#define SDRAM_FTDLL_REG_DEFAULT_UP  		0x88C800
+
+#ifdef __cplusplus
+}
+#endif /* __cplusplus */
+
+#endif /* __INCmvDramIfh */
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/ddr2/mvDramIfRegs.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/ddr2/mvDramIfRegs.h
new file mode 100644
index 0000000..369eda6
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/ddr2/mvDramIfRegs.h
@@ -0,0 +1,423 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+#ifndef __INCmvDramIfRegsh
+#define __INCmvDramIfRegsh
+
+#ifdef __cplusplus
+extern "C" {
+#endif /* __cplusplus */
+
+/* DDR SDRAM Controller Address Decode Registers */
+ /* SDRAM CSn Base Address Register (SCBAR) */
+#define SDRAM_BASE_ADDR_REG(cpu,csNum)	(0x1500 + ((csNum) * 8) + ((cpu) * 0x70))
+#define SCBAR_BASE_OFFS			16 
+#define SCBAR_BASE_MASK			(0xffff << SCBAR_BASE_OFFS)
+#define SCBAR_BASE_ALIGNMENT		0x10000 
+
+/* SDRAM CSn Size Register (SCSR) */		  
+#define SDRAM_SIZE_REG(cpu,csNum)	(0x1504 + ((csNum) * 8) + ((cpu) * 0x70)) 
+#define SCSR_SIZE_OFFS			24
+#define SCSR_SIZE_MASK			(0xff << SCSR_SIZE_OFFS)
+#define SCSR_SIZE_ALIGNMENT		0x1000000
+#define SCSR_WIN_EN			BIT0
+
+/* configuration register */
+#define SDRAM_CONFIG_REG   		(DRAM_BASE + 0x1400)
+#define SDRAM_REFRESH_OFFS 		0
+#define SDRAM_REFRESH_MAX  		0x3FFF
+#define SDRAM_REFRESH_MASK 		(SDRAM_REFRESH_MAX << SDRAM_REFRESH_OFFS)
+#define SDRAM_DWIDTH_OFFS       	15
+#define SDRAM_DWIDTH_MASK       	(1 << SDRAM_DWIDTH_OFFS)
+#define SDRAM_DWIDTH_32BIT      	(0 << SDRAM_DWIDTH_OFFS)
+#define SDRAM_DWIDTH_64BIT      	(1 << SDRAM_DWIDTH_OFFS)
+#define SDRAM_REGISTERED   		(1 << 17)
+#define SDRAM_ECC_OFFS    		18
+#define SDRAM_ECC_MASK    		(1 << SDRAM_ECC_OFFS)
+#define SDRAM_ECC_DIS     		(0 << SDRAM_ECC_OFFS)
+#define SDRAM_ECC_EN        		(1 << SDRAM_ECC_OFFS)
+#define SDRAM_IERR_OFFS    		19
+#define SDRAM_IERR_MASK    		(1 << SDRAM_IERR_OFFS)
+#define SDRAM_IERR_REPORTE     		(0 << SDRAM_IERR_OFFS)
+#define SDRAM_IERR_IGNORE      		(1 << SDRAM_IERR_OFFS)
+#define SDRAM_SRMODE_OFFS       	24
+#define SDRAM_SRMODE_MASK       	(1 << SDRAM_SRMODE_OFFS)
+#define SDRAM_SRMODE_POWER      	(0 << SDRAM_SRMODE_OFFS)
+#define SDRAM_SRMODE_DRAM       	(1 << SDRAM_SRMODE_OFFS)
+
+/* dunit control low register */
+#define SDRAM_DUNIT_CTRL_REG  		(DRAM_BASE + 0x1404)
+#define SDRAM_2T_OFFS			4
+#define SDRAM_2T_MASK			(1 << SDRAM_2T_OFFS)
+#define SDRAM_2T_MODE			(1 << SDRAM_2T_OFFS)
+
+#define SDRAM_SRCLK_OFFS		5
+#define SDRAM_SRCLK_MASK		(1 << SDRAM_SRCLK_OFFS)
+#define SDRAM_SRCLK_KEPT		(0 << SDRAM_SRCLK_OFFS)
+#define SDRAM_SRCLK_GATED		(1 << SDRAM_SRCLK_OFFS)
+#define SDRAM_CTRL_POS_OFFS	   	6
+#define SDRAM_CTRL_POS_MASK		(1 << SDRAM_CTRL_POS_OFFS)
+#define SDRAM_CTRL_POS_FALL	   	(0 << SDRAM_CTRL_POS_OFFS)
+#define SDRAM_CTRL_POS_RISE	   	(1 << SDRAM_CTRL_POS_OFFS)
+#define SDRAM_CLK1DRV_OFFS      	12
+#define SDRAM_CLK1DRV_MASK      	(1 << SDRAM_CLK1DRV_OFFS)
+#define SDRAM_CLK1DRV_HIGH_Z    	(0 << SDRAM_CLK1DRV_OFFS)
+#define SDRAM_CLK1DRV_NORMAL    	(1 << SDRAM_CLK1DRV_OFFS)
+#define SDRAM_CLK2DRV_OFFS      	13
+#define SDRAM_CLK2DRV_MASK      	(1 << SDRAM_CLK2DRV_OFFS)
+#define SDRAM_CLK2DRV_HIGH_Z    	(0 << SDRAM_CLK2DRV_OFFS)
+#define SDRAM_CLK2DRV_NORMAL    	(1 << SDRAM_CLK2DRV_OFFS)
+#define SDRAM_SB_OUT_DEL_OFFS 		20
+#define SDRAM_SB_OUT_DEL_MAX 		0xf
+#define SDRAM_SB_OUT_MASK 		(SDRAM_SB_OUT_DEL_MAX<<SDRAM_SB_OUT_DEL_OFFS)
+#define SDRAM_SB_IN_DEL_OFFS 		24
+#define SDRAM_SB_IN_DEL_MAX 		0xf
+#define SDRAM_SB_IN_MASK 		(SDRAM_SB_IN_DEL_MAX<<SDRAM_SB_IN_DEL_OFFS)
+
+/* dunit control hight register */
+#define SDRAM_DUNIT_CTRL_HI_REG  	(DRAM_BASE + 0x1424)
+#define SDRAM__D2P_OFFS			7
+#define SDRAM__D2P_EN			(1 << SDRAM__D2P_OFFS)
+#define SDRAM__P2D_OFFS			8
+#define SDRAM__P2D_EN			(1 << SDRAM__P2D_OFFS)
+#define SDRAM__ADD_HALF_FCC_OFFS	9
+#define SDRAM__ADD_HALF_FCC_EN		(1 << SDRAM__ADD_HALF_FCC_OFFS)
+#define SDRAM__PUP_ZERO_SKEW_OFFS	10
+#define SDRAM__PUP_ZERO_SKEW_EN		(1 << SDRAM__PUP_ZERO_SKEW_OFFS)
+#define SDRAM__WR_MESH_DELAY_OFFS	11
+#define SDRAM__WR_MESH_DELAY_EN		(1 << SDRAM__WR_MESH_DELAY_OFFS)
+
+/* sdram timing control low register */
+#define SDRAM_TIMING_CTRL_LOW_REG	(DRAM_BASE + 0x1408)
+#define SDRAM_TRCD_OFFS 		4
+#define SDRAM_TRCD_MASK 		(0xF << SDRAM_TRCD_OFFS)
+#define SDRAM_TRP_OFFS 			8
+#define SDRAM_TRP_MASK 			(0xF << SDRAM_TRP_OFFS)
+#define SDRAM_TWR_OFFS 			12
+#define SDRAM_TWR_MASK 			(0xF << SDRAM_TWR_OFFS)
+#define SDRAM_TWTR_OFFS 		16
+#define SDRAM_TWTR_MASK 		(0xF << SDRAM_TWTR_OFFS)
+#define SDRAM_TRAS_OFFS 		0
+#define SDRAM_TRAS_MASK 		(0xF << SDRAM_TRAS_OFFS)
+#define SDRAM_EXT_TRAS_OFFS 		20
+#define SDRAM_EXT_TRAS_MASK 		(0x1 << SDRAM_EXT_TRAS_OFFS)
+#define SDRAM_TRRD_OFFS 		24
+#define SDRAM_TRRD_MASK 		(0xF << SDRAM_TRRD_OFFS)
+#define SDRAM_TRTP_OFFS			28
+#define SDRAM_TRTP_MASK			(0xF << SDRAM_TRTP_OFFS)
+#define SDRAM_TRTP_DDR1 		(0x1 << SDRAM_TRTP_OFFS)
+
+/* sdram timing control high register */
+#define SDRAM_TIMING_CTRL_HIGH_REG	(DRAM_BASE + 0x140c)
+#define SDRAM_TRFC_OFFS 		0
+#define SDRAM_TRFC_MASK 		(0x3F << SDRAM_TRFC_OFFS)
+#define SDRAM_TR2R_OFFS 		7
+#define SDRAM_TR2R_MASK 		(0x3 << SDRAM_TR2R_OFFS)
+#define SDRAM_TR2W_W2R_OFFS		9
+#define SDRAM_TR2W_W2R_MASK		(0x3 << SDRAM_TR2W_W2R_OFFS)
+#define SDRAM_TW2W_OFFS			11
+#define SDRAM_TW2W_MASK			(0x3 << SDRAM_TW2W_OFFS)
+
+/* sdram DDR2 timing low register (SD2TLR) */
+#define SDRAM_DDR2_TIMING_LO_REG	(DRAM_BASE + 0x1428)
+#define SD2TLR_TODT_ON_RD_OFFS		4
+#define SD2TLR_TODT_ON_RD_MASK		(0xF << SD2TLR_TODT_ON_RD_OFFS)
+#define SD2TLR_TODT_OFF_RD_OFFS		8
+#define SD2TLR_TODT_OFF_RD_MASK		(0xF << SD2TLR_TODT_OFF_RD_OFFS)
+#define SD2TLR_TODT_ON_CTRL_RD_OFFS	12
+#define SD2TLR_TODT_ON_CTRL_RD_MASK	(0xF << SD2TLR_TODT_ON_CTRL_RD_OFFS)
+#define SD2TLR_TODT_OFF_CTRL_RD_OFFS	16
+#define SD2TLR_TODT_OFF_CTRL_RD_MASK	(0xF << SD2TLR_TODT_OFF_CTRL_RD_OFFS)
+
+/* sdram DDR2 timing high register (SD2TLR) */
+#define SDRAM_DDR2_TIMING_HI_REG	(DRAM_BASE + 0x147C)
+#define SD2THR_TODT_ON_WR_OFFS		0
+#define SD2THR_TODT_ON_WR_MASK		(0xF << SD2THR_TODT_ON_WR_OFFS)
+#define SD2THR_TODT_OFF_WR_OFFS		4
+#define SD2THR_TODT_OFF_WR_MASK		(0xF << SD2THR_TODT_OFF_WR_OFFS)
+#define SD2THR_TODT_ON_CTRL_WR_OFFS	8
+#define SD2THR_TODT_ON_CTRL_WR_MASK	(0xF << SD2THR_TODT_ON_CTRL_WR_OFFS)
+#define SD2THR_TODT_OFF_CTRL_WR_OFFS	12
+#define SD2THR_TODT_OFF_CTRL_WR_MASK	(0xF << SD2THR_TODT_OFF_CTRL_WR_OFFS)
+
+/* address control register */
+#define SDRAM_ADDR_CTRL_REG		(DRAM_BASE + 0x1410)
+#define SDRAM_ADDRSEL_OFFS(cs)		(4 * (cs))
+#define SDRAM_ADDRSEL_MASK(cs)		(0x3 << SDRAM_ADDRSEL_OFFS(cs))
+#define SDRAM_ADDRSEL_X8(cs)		(0x0 << SDRAM_ADDRSEL_OFFS(cs))
+#define SDRAM_ADDRSEL_X16(cs)		(0x1 << SDRAM_ADDRSEL_OFFS(cs))
+#define SDRAM_DSIZE_OFFS(cs)   	    	(2 + 4 * (cs))
+#define SDRAM_DSIZE_MASK(cs)   	    	(0x3 << SDRAM_DSIZE_OFFS(cs))
+#define SDRAM_DSIZE_256Mb(cs) 	    	(0x1 << SDRAM_DSIZE_OFFS(cs))
+#define SDRAM_DSIZE_512Mb(cs)  	    	(0x2 << SDRAM_DSIZE_OFFS(cs))
+#define SDRAM_DSIZE_1Gb(cs)  	    	(0x3 << SDRAM_DSIZE_OFFS(cs))
+#define SDRAM_DSIZE_2Gb(cs)  	    	(0x0 << SDRAM_DSIZE_OFFS(cs))
+
+/* SDRAM Open Pages Control registers */
+#define SDRAM_OPEN_PAGE_CTRL_REG	(DRAM_BASE + 0x1414)
+#define SDRAM_OPEN_PAGE_EN			(0 << 0)
+#define SDRAM_OPEN_PAGE_DIS			(1 << 0)
+
+/* sdram opertion register */
+#define SDRAM_OPERATION_REG 		(DRAM_BASE + 0x1418)
+#define SDRAM_CMD_OFFS  			0
+#define SDRAM_CMD_MASK   			(0xF << SDRAM_CMD_OFFS)
+#define SDRAM_CMD_NORMAL 			(0x0 << SDRAM_CMD_OFFS)
+#define SDRAM_CMD_PRECHARGE_ALL 	(0x1 << SDRAM_CMD_OFFS)
+#define SDRAM_CMD_REFRESH_ALL 		(0x2 << SDRAM_CMD_OFFS)
+#define SDRAM_CMD_REG_SET_CMD 		(0x3 << SDRAM_CMD_OFFS)
+#define SDRAM_CMD_EXT_MODE_SET 		(0x4 << SDRAM_CMD_OFFS)
+#define SDRAM_CMD_NOP 				(0x5 << SDRAM_CMD_OFFS)
+#define SDRAM_CMD_SLF_RFRSH 		(0x7 << SDRAM_CMD_OFFS)
+#define SDRAM_CMD_EMRS2_CMD  		(0x8 << SDRAM_CMD_OFFS)
+#define SDRAM_CMD_EMRS3_CMD  		(0x9 << SDRAM_CMD_OFFS)
+
+/* sdram mode register */
+#define SDRAM_MODE_REG 				(DRAM_BASE + 0x141c)
+#define SDRAM_BURST_LEN_OFFS 		0
+#define SDRAM_BURST_LEN_MASK 		(0x7 << SDRAM_BURST_LEN_OFFS)
+#define SDRAM_BURST_LEN_4    		(0x2 << SDRAM_BURST_LEN_OFFS)
+#define SDRAM_CL_OFFS   			4
+#define SDRAM_CL_MASK   			(0x7 << SDRAM_CL_OFFS)
+#define SDRAM_DDR2_CL_3      		(0x3 << SDRAM_CL_OFFS)
+#define SDRAM_DDR2_CL_4      		(0x4 << SDRAM_CL_OFFS)
+#define SDRAM_DDR2_CL_5    		    (0x5 << SDRAM_CL_OFFS)
+#define SDRAM_DDR2_CL_6    		    (0x6 << SDRAM_CL_OFFS)
+
+#define SDRAM_TM_OFFS           	7
+#define SDRAM_TM_MASK           	(1 << SDRAM_TM_OFFS)
+#define SDRAM_TM_NORMAL         	(0 << SDRAM_TM_OFFS)
+#define SDRAM_TM_TEST_MODE      	(1 << SDRAM_TM_OFFS)
+#define SDRAM_DLL_OFFS         		8
+#define SDRAM_DLL_MASK          	(1 << SDRAM_DLL_OFFS)
+#define SDRAM_DLL_NORMAL        	(0 << SDRAM_DLL_OFFS)
+#define SDRAM_DLL_RESET 			(1 << SDRAM_DLL_OFFS)
+#define SDRAM_WR_OFFS				9
+#define SDRAM_WR_MAX				7
+#define SDRAM_WR_MASK				(SDRAM_WR_MAX << SDRAM_WR_OFFS)
+#define SDRAM_WR_2_CYC				(1 << SDRAM_WR_OFFS)
+#define SDRAM_WR_3_CYC				(2 << SDRAM_WR_OFFS)
+#define SDRAM_WR_4_CYC				(3 << SDRAM_WR_OFFS)
+#define SDRAM_WR_5_CYC				(4 << SDRAM_WR_OFFS)
+#define SDRAM_WR_6_CYC				(5 << SDRAM_WR_OFFS)
+#define SDRAM_PD_OFFS				12
+#define SDRAM_PD_MASK				(1 << SDRAM_PD_OFFS) 
+#define SDRAM_PD_FAST_EXIT			(0 << SDRAM_PD_OFFS) 
+#define SDRAM_PD_SLOW_EXIT			(1 << SDRAM_PD_OFFS) 
+
+/* DDR SDRAM Extended Mode register (DSEMR) */
+#define SDRAM_EXTENDED_MODE_REG		(DRAM_BASE + 0x1420)
+#define DSEMR_DLL_ENABLE			0
+#define DSEMR_DLL_DISABLE			1
+#define DSEMR_DS_OFFS				1
+#define DSEMR_DS_MASK				(1 << DSEMR_DS_OFFS)
+#define DSEMR_DS_NORMAL				(0 << DSEMR_DS_OFFS)
+#define DSEMR_DS_REDUCED			(1 << DSEMR_DS_OFFS)
+#define DSEMR_QOFF_OUTPUT_BUFF_EN	(0 << 12)
+#define DSEMR_RTT0_OFFS				2
+#define DSEMR_RTT1_OFFS				6
+#define DSEMR_RTT_ODT_DISABLE		((0 << DSEMR_RTT0_OFFS)||(0 << DSEMR_RTT1_OFFS))
+#define DSEMR_RTT_ODT_75_OHM		((1 << DSEMR_RTT0_OFFS)||(0 << DSEMR_RTT1_OFFS))
+#define DSEMR_RTT_ODT_150_OHM		((0 << DSEMR_RTT0_OFFS)||(1 << DSEMR_RTT1_OFFS))
+#define DSEMR_RTT_ODT_50_OHM		((1 << DSEMR_RTT0_OFFS)||(1 << DSEMR_RTT1_OFFS))
+#define DSEMR_DQS_OFFS				10
+#define DSEMR_DQS_MASK				(1 << DSEMR_DQS_OFFS)
+#define DSEMR_DQS_DIFFERENTIAL		(0 << DSEMR_DQS_OFFS)
+#define DSEMR_DQS_SINGLE_ENDED		(1 << DSEMR_DQS_OFFS)
+#define DSEMR_RDQS_ENABLE			(1 << 11)
+#define DSEMR_QOFF_OUTPUT_BUFF_EN	(0 << 12)
+#define DSEMR_QOFF_OUTPUT_BUFF_DIS	(1 << 12)
+
+/* DDR SDRAM Operation Control Register */
+#define SDRAM_OPERATION_CTRL_REG	(DRAM_BASE + 0x142c)
+
+/* Dunit FTDLL Configuration Register */
+#define SDRAM_FTDLL_CONFIG_LEFT_REG		(DRAM_BASE + 0x1484)
+#define SDRAM_FTDLL_CONFIG_RIGHT_REG		(DRAM_BASE + 0x161C)
+#define SDRAM_FTDLL_CONFIG_UP_REG		(DRAM_BASE + 0x1620)
+  
+/* Pads Calibration register */
+#define SDRAM_ADDR_CTRL_PADS_CAL_REG	(DRAM_BASE + 0x14c0)
+#define SDRAM_DATA_PADS_CAL_REG		    (DRAM_BASE + 0x14c4)
+#define SDRAM_DRVN_OFFS 			0
+#define SDRAM_DRVN_MASK 			(0x3F << SDRAM_DRVN_OFFS)
+#define SDRAM_DRVP_OFFS 			6
+#define SDRAM_DRVP_MASK 			(0x3F << SDRAM_DRVP_OFFS)
+#define SDRAM_PRE_DRIVER_STRENGTH_OFFS		12
+#define SDRAM_PRE_DRIVER_STRENGTH_MASK		(3 << SDRAM_PRE_DRIVER_STRENGTH_OFFS)
+#define SDRAM_TUNE_EN   		BIT16
+#define SDRAM_LOCKN_OFFS 			17
+#define SDRAM_LOCKN_MAKS 			(0x3F << SDRAM_LOCKN_OFFS)
+#define SDRAM_LOCKP_OFFS 			23
+#define SDRAM_LOCKP_MAKS 			(0x3F << SDRAM_LOCKP_OFFS)
+#define SDRAM_WR_EN     			(1 << 31)
+
+/* DDR2 SDRAM ODT Control (Low) Register (DSOCLR) */
+#define DDR2_SDRAM_ODT_CTRL_LOW_REG (DRAM_BASE + 0x1494)
+#define DSOCLR_ODT_RD_OFFS(odtNum)  (odtNum * 4)
+#define DSOCLR_ODT_RD_MASK(odtNum)  (0xf << DSOCLR_ODT_RD_OFFS(odtNum))
+#define DSOCLR_ODT_RD(odtNum, bank) ((1 << bank) << DSOCLR_ODT_RD_OFFS(odtNum))
+#define DSOCLR_ODT_WR_OFFS(odtNum)  (16 + (odtNum * 4))
+#define DSOCLR_ODT_WR_MASK(odtNum)  (0xf << DSOCLR_ODT_WR_OFFS(odtNum))
+#define DSOCLR_ODT_WR(odtNum, bank) ((1 << bank) << DSOCLR_ODT_WR_OFFS(odtNum))
+
+/* DDR2 SDRAM ODT Control (High) Register (DSOCHR) */
+#define DDR2_SDRAM_ODT_CTRL_HIGH_REG    	(DRAM_BASE + 0x1498)
+/* Optional control values to DSOCHR_ODT_EN macro */
+#define DDR2_ODT_CTRL_DUNIT         0
+#define DDR2_ODT_CTRL_NEVER         1
+#define DDR2_ODT_CTRL_ALWAYS        3
+#define DSOCHR_ODT_EN_OFFS(odtNum)  (odtNum * 2)
+#define DSOCHR_ODT_EN_MASK(odtNum)  (0x3 << DSOCHR_ODT_EN_OFFS(odtNum))
+#define DSOCHR_ODT_EN(odtNum, ctrl) (ctrl << DSOCHR_ODT_EN_OFFS(odtNum))
+
+/* DDR2 Dunit ODT Control Register (DDOCR)*/
+#define DDR2_DUNIT_ODT_CONTROL_REG  (DRAM_BASE + 0x149c)
+#define DDOCR_ODT_RD_OFFS          	0
+#define DDOCR_ODT_RD_MASK           (0xf << DDOCR_ODT_RD_OFFS)
+#define DDOCR_ODT_RD(bank)          ((1 << bank) << DDOCR_ODT_RD_OFFS)
+#define DDOCR_ODT_WR_OFFS           4
+#define DDOCR_ODT_WR_MASK           (0xf << DDOCR_ODT_WR_OFFS)
+#define DDOCR_ODT_WR(bank)          ((1 << bank) << DDOCR_ODT_WR_OFFS)
+#define DSOCR_ODT_EN_OFFS           8
+#define DSOCR_ODT_EN_MASK           (0x3 << DSOCR_ODT_EN_OFFS)
+/* For ctrl parameters see DDR2 SDRAM ODT Control (High) Register (0x1498) above. */
+#define DSOCR_ODT_EN(ctrl)         	(ctrl << DSOCR_ODT_EN_OFFS)
+#define DSOCR_ODT_SEL_DISABLE	    0	
+#define DSOCR_ODT_SEL_75_OHM	    2	
+#define DSOCR_ODT_SEL_150_OHM	    1
+#define DSOCR_ODT_SEL_50_OHM        3
+#define DSOCR_DQ_ODT_SEL_OFFS       10
+#define DSOCR_DQ_ODT_SEL_MASK       (0x3 << DSOCR_DQ_ODT_SEL_OFFS)
+#define DSOCR_DQ_ODT_SEL(odtSel)    (odtSel << DSOCR_DQ_ODT_SEL_OFFS)
+#define DSOCR_ST_ODT_SEL_OFFS       12
+#define DSOCR_ST_ODT_SEL_MASK       (0x3 << DSOCR_ST_ODT_SEL_OFFS)
+#define DSOCR_ST_ODT_SEL(odtSel)    (odtSel << DSOCR_ST_ODT_SEL_OFFS)
+#define DSOCR_ST_ODT_EN             (1 << 14)
+
+/* DDR SDRAM Initialization Control Register (DSICR) */
+#define DDR_SDRAM_INIT_CTRL_REG	    (DRAM_BASE + 0x1480)
+#define DSICR_INIT_EN		    	(1 << 0)
+#define DSICR_T200_SET		    	(1 << 8)
+
+/* sdram extended mode2 register (SEM2R) */
+#define SDRAM_EXTENDED_MODE2_REG	(DRAM_BASE + 0x148C)
+#define SEM2R_EMRS2_DDR2_OFFS		0
+#define SEM2R_EMRS2_DDR2_MASK		(0x7FFF << SEM2R_EMRS2_DDR2_OFFS)
+
+/* sdram extended mode3 register (SEM3R) */
+#define SDRAM_EXTENDED_MODE3_REG	(DRAM_BASE + 0x1490)
+#define SEM3R_EMRS3_DDR2_OFFS		0
+#define SEM3R_EMRS3_DDR2_MASK		(0x7FFF << SEM3R_EMRS3_DDR2_OFFS)
+
+/* sdram error registers */
+#define SDRAM_ERROR_CAUSE_REG               	(DRAM_BASE + 0x14d0)
+#define SDRAM_ERROR_MASK_REG                	(DRAM_BASE + 0x14d4)
+#define SDRAM_ERROR_DATA_LOW_REG            	(DRAM_BASE + 0x1444)
+#define SDRAM_ERROR_DATA_HIGH_REG           	(DRAM_BASE + 0x1440)
+#define SDRAM_ERROR_ADDR_REG                	(DRAM_BASE + 0x1450)
+#define SDRAM_ERROR_ECC_REG                 	(DRAM_BASE + 0x1448)
+#define SDRAM_CALC_ECC_REG                  	(DRAM_BASE + 0x144c)
+#define SDRAM_ECC_CONTROL_REG               	(DRAM_BASE + 0x1454)
+#define SDRAM_SINGLE_BIT_ERR_CNTR_REG 		(DRAM_BASE + 0x1458)
+#define SDRAM_DOUBLE_BIT_ERR_CNTR_REG 		(DRAM_BASE + 0x145c)
+
+/* SDRAM Error Cause Register (SECR) */
+#define SECR_SINGLE_BIT_ERR			BIT0
+#define SECR_DOUBLE_BIT_ERR			BIT1
+#define SECR_DATA_PATH_PARITY_ERR	BIT2
+/* SDRAM Error Address Register (SEAR) */
+#define SEAR_ERR_TYPE_OFFS			0
+#define SEAR_ERR_TYPE_MASK      	(1 << SEAR_ERR_TYPE_OFFS)
+#define SEAR_ERR_TYPE_SINGLE    	0	
+#define SEAR_ERR_TYPE_DOUBLE    	(1 << SEAR_ERR_TYPE_OFFS)
+#define SEAR_ERR_CS_OFFS			1
+#define SEAR_ERR_CS_MASK			(3 << SEAR_ERR_CS_OFFS)
+#define SEAR_ERR_CS(csNum)			(csNum << SEAR_ERR_CS_OFFS)
+#define SEAR_ERR_ADDR_OFFS      	3
+#define SEAR_ERR_ADDR_MASK      	(0x1FFFFFFF << SEAR_ERR_ADDR_OFFS)
+
+/* SDRAM ECC Control Register (SECR) */
+#define SECR_FORCEECC_OFFS          0
+#define SECR_FORCEECC_MASK          (0xFF << SECR_FORCEECC_OFFS)
+#define SECR_FORCEEN_OFFS           8
+#define SECR_FORCEEN_MASK           (1 << SECR_FORCEEN_OFFS)
+#define SECR_ECC_CALC_MASK          (0 << SECR_FORCEEN_OFFS)
+#define SECR_ECC_USER_MASK          (1 << SECR_FORCEEN_OFFS)
+#define SECR_PERRPROP_EN            BIT9
+#define SECR_CNTMODE_OFFS           10
+#define SECR_CNTMODE_MASK           (1 << SECR_CNTMODE_OFFS)
+#define SECR_ALL_IN_CS0             (0 << SECR_CNTMODE_OFFS)
+#define SECR_NORMAL_COUNTER         (1 << SECR_CNTMODE_OFFS)
+#define SECR_THRECC_OFFS            16
+#define SECR_THRECC_MAX             0xFF
+#define SECR_THRECC_MASK            (SECR_THRECC_MAX << SECR_THRECC_OFFS)
+#define SECR_THRECC(threshold)      (threshold << SECR_THRECC_OFFS)
+
+
+#ifdef __cplusplus
+}
+#endif /* __cplusplus */
+
+#endif /* __INCmvDramIfRegsh */
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/ddr2/mvDramIfStaticInit.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/ddr2/mvDramIfStaticInit.h
new file mode 100644
index 0000000..f3bf83b
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/ddr2/mvDramIfStaticInit.h
@@ -0,0 +1,179 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+
+#ifndef __INCmvDramIfStaticInith
+#define __INCmvDramIfStaticInith
+
+#ifdef MV_STATIC_DRAM_ON_BOARD
+#define STATIC_DRAM_BANK_1
+#undef	STATIC_DRAM_BANK_2             
+#undef	STATIC_DRAM_BANK_3                         
+#undef 	STATIC_DRAM_BANK_4             
+
+
+#ifdef MV_DIMM_TS256MLQ72V5U
+#define	STATIC_DRAM_BANK_2             
+#define	STATIC_DRAM_BANK_3                         
+#undef 	STATIC_DRAM_BANK_4             
+
+#define STATIC_SDRAM_CONFIG_REG		    0x4724481A  /* offset 0x1400 - DMA reg-0xf1000814 */ 
+#define STATIC_SDRAM_DUNIT_CTRL_REG         0x37707450  /* offset 0x1404 - DMA reg-0xf100081c */ 
+#define STATIC_SDRAM_TIMING_CTRL_LOW_REG    0x11A13330  /* offset 0x1408 - DMA reg-0xf1000824 */ 
+#define STATIC_SDRAM_TIMING_CTRL_HIGH_REG   0x00000601  /* offset 0x140c - DMA reg-0xf1000828 */ 
+#define STATIC_SDRAM_ADDR_CTRL_REG          0x00001CB2  /* offset 0x1410 - DMA reg-0xf1000820 */ 
+#define STATIC_SDRAM_MODE_REG               0x00000642  /* offset 0x141c - DMA reg-0xf1000818 */ 
+#define STATIC_SDRAM_ODT_CTRL_LOW	    0x030C030C /*   0x1494  */  
+#define STATIC_SDRAM_ODT_CTRL_HI	    0x00000000 /*   0x1498  */  
+#define STATIC_SDRAM_DUNIT_ODT_CTRL    	    0x0000740F /*   0x149c  */  
+#define STATIC_SDRAM_EXT_MODE          	    0x00000404 /*   0x1420  */  
+#define STATIC_SDRAM_DDR2_TIMING_LO         0x00074410 /*   0x1428  */  
+#define STATIC_SDRAM_DDR2_TIMING_HI         0x00007441 /*   0x147C  */  
+
+#define STATIC_SDRAM_RANK0_SIZE_DIMM0       0x3FFF /* size bank0 dimm0   - DMA reg-0xf1000810 */ 
+#define STATIC_SDRAM_RANK1_SIZE_DIMM0       0x3FFF /* size bank1 dimm0   */ 
+#define STATIC_SDRAM_RANK0_SIZE_DIMM1       0x3FFF /* size bank0 dimm1   */ 
+#define STATIC_SDRAM_RANK1_SIZE_DIMM1       0x0	   /* size bank1 dimm1   */ 
+
+#endif /* TS256MLQ72V5U */
+
+
+#ifdef MV_MT9VDDT3272AG
+/* one DIMM 256M  */
+#define STATIC_SDRAM_CONFIG_REG		    0x5820040d  /* offset 0x1400 - DMA reg-0xf1000814 */ 
+#define STATIC_SDRAM_DUNIT_CTRL_REG         0xC4000540  /* offset 0x1404 - DMA reg-0xf100081c */ 
+#define STATIC_SDRAM_TIMING_CTRL_LOW_REG    0x01602220  /* offset 0x1408 - DMA reg-0xf1000824 */ 
+#define STATIC_SDRAM_TIMING_CTRL_HIGH_REG   0x0000000b  /* offset 0x140c - DMA reg-0xf1000828 */ 
+#define STATIC_SDRAM_ADDR_CTRL_REG          0x00000012  /* offset 0x1410 - DMA reg-0xf1000820 */ 
+#define STATIC_SDRAM_MODE_REG               0x00000062  /* offset 0x141c - DMA reg-0xf1000818 */ 
+#define STATIC_SDRAM_RANK0_SIZE_DIMM0       0x0fff /* size bank0 dimm0   - DMA reg-0xf1000810 */ 
+#define STATIC_SDRAM_RANK0_SIZE_DIMM1       0x0    /* size bank0 dimm1   */ 
+
+#endif /* MV_MT9VDDT3272AG */
+
+
+
+#ifdef MV_D27RB12P
+/* 
+Two DIMM 512M + ECC enabled, Registered DIMM  CAS Latency 2.5
+*/
+
+#define STATIC_SDRAM_CONFIG_REG		    0x6826081E  /* offset 0x1400 - DMA reg-0xf1000814 */ 
+#define STATIC_SDRAM_DUNIT_CTRL_REG         0xC5000540  /* offset 0x1404 - DMA reg-0xf100081c */ 
+#define STATIC_SDRAM_TIMING_CTRL_LOW_REG    0x01501220  /* offset 0x1408 - DMA reg-0xf1000824 */ 
+#define STATIC_SDRAM_TIMING_CTRL_HIGH_REG   0x00000009  /* offset 0x140c - DMA reg-0xf1000828 */ 
+#define STATIC_SDRAM_ADDR_CTRL_REG          0x00000012  /* offset 0x1410 - DMA reg-0xf1000820 */ 
+#define STATIC_SDRAM_MODE_REG               0x00000062  /* offset 0x141c - DMA reg-0xf1000818 */ 
+#define STATIC_SDRAM_RANK0_SIZE_DIMM0       0x0FFF /* size bank0 dimm0   - DMA reg-0xf1000810 */ 
+#define STATIC_SDRAM_RANK0_SIZE_DIMM1       0x0FFF    /* size bank0 dimm1   */ 
+
+#define STATIC_DRAM_BANK_2             
+
+#define STATIC_DRAM_BANK_3                         
+#define STATIC_DRAM_BANK_4             
+
+#endif /*  mv_D27RB12P  */
+
+#ifdef RD_MV645XX
+
+#define STATIC_MEM_TYPE				MEM_TYPE_DDR2
+#define STATIC_DIMM_INFO_BANK0_SIZE		256
+/* DDR2 boards 256 MB*/
+
+#define STATIC_SDRAM_RANK0_SIZE_DIMM0       	0x00000fff /* size bank0 dimm0   - DMA reg-0xf1000810 */ 
+#define STATIC_SDRAM_CONFIG_REG	     		0x07190618	
+#define STATIC_SDRAM_MODE_REG	     		0x00000432	
+#define STATIC_SDRAM_DUNIT_CTRL_REG     	0xf4a03440
+#define STATIC_SDRAM_ADDR_CTRL_REG	     	0x00000022
+#define STATIC_SDRAM_TIMING_CTRL_LOW_REG    	0x11712220
+#define STATIC_SDRAM_TIMING_CTRL_HIGH_REG	0x00000504
+#define STATIC_SDRAM_ODT_CTRL_LOW	     	0x84210000
+#define STATIC_SDRAM_ODT_CTRL_HI	     	0x00000000
+#define STATIC_SDRAM_DUNIT_ODT_CTRL    		0x0000780f
+#define STATIC_SDRAM_EXT_MODE          		0x00000440
+#define STATIC_SDRAM_DDR2_TIMING_LO         	0x00063300
+#define STATIC_SDRAM_DDR2_TIMING_HI         	0x00006330
+#endif /* RD_MV645XX */
+
+#if MV_DIMM_M3783354CZ3_CE6 
+
+#define STATIC_SDRAM_RANK0_SIZE_DIMM0		0x00000FFF /* 0x2010 size bank0 dimm0   - DMA reg-0xf1000810 */ 
+#define STATIC_SDRAM_CONFIG_REG	     		0x07190618 /*   0x1400  */ 
+#define STATIC_SDRAM_MODE_REG	     		0x00000432 /*   0x141c  */  
+#define STATIC_SDRAM_DUNIT_CTRL_REG     	0xf4a03440 /*   0x1404  */  
+#define STATIC_SDRAM_ADDR_CTRL_REG	     	0x00000022 /*   0x1410  */  
+#define STATIC_SDRAM_TIMING_CTRL_LOW_REG	0x11712220 /*   0x1408  */  
+#define STATIC_SDRAM_TIMING_CTRL_HIGH_REG	0x00000504 /*   0x140c  */  
+#define STATIC_SDRAM_ODT_CTRL_LOW	     	0x84210000 /*   0x1494  */  
+#define STATIC_SDRAM_ODT_CTRL_HI	     	0x00000000 /*   0x1498  */  
+#define STATIC_SDRAM_DUNIT_ODT_CTRL    		0x0000780f /*   0x149c  */  
+#define STATIC_SDRAM_EXT_MODE          		0x00000440 /*   0x1420  */  
+#define STATIC_SDRAM_DDR2_TIMING_LO		0x00063300 /*   0x1428  */  
+#define STATIC_SDRAM_DDR2_TIMING_HI		0x00006330 /*   0x147C  */  
+
+#endif /* MV_DIMM_M3783354CZ3_CE6 */
+
+#endif /* MV_STATIC_DRAM_ON_BOARD */
+#endif /* __INCmvDramIfStaticInith */
+
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/ddr2/spd/mvSpd.c b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/ddr2/spd/mvSpd.c
new file mode 100644
index 0000000..7a26f90
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/ddr2/spd/mvSpd.c
@@ -0,0 +1,1474 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+#include "ddr2/spd/mvSpd.h"
+#include "boardEnv/mvBoardEnvLib.h"
+
+/* #define MV_DEBUG */
+#ifdef MV_DEBUG
+#define DB(x) x
+#else
+#define DB(x)
+#endif
+
+static MV_VOID cpyDimm2BankInfo(MV_DIMM_INFO *pDimmInfo, 
+                                            MV_DRAM_BANK_INFO *pBankInfo);
+static MV_U32  cas2ps(MV_U8 spd_byte);
+/*******************************************************************************
+* mvDramBankGet - Get the DRAM bank paramters.
+*
+* DESCRIPTION:
+*       This function retrieves DRAM bank parameters as described in 
+*       DRAM_BANK_INFO struct to the controller DRAM unit. In case the board 
+*       has its DRAM on DIMMs it will use its EEPROM to extract SPD data
+*       from it. Otherwise, if the DRAM is soldered on board, the function 
+*       should insert its bank information into MV_DRAM_BANK_INFO struct.
+*
+* INPUT:
+*       bankNum  - Board DRAM bank number.
+*
+* OUTPUT:
+*       pBankInfo  - DRAM bank information struct.
+*
+* RETURN:
+*       MV_FAIL - Bank parameters could not be read.
+*
+*******************************************************************************/
+MV_STATUS mvDramBankInfoGet(MV_U32 bankNum, MV_DRAM_BANK_INFO *pBankInfo)
+{
+    MV_DIMM_INFO dimmInfo;
+
+    DB(mvOsPrintf("Dram: mvDramBankInfoGet bank %d\n", bankNum)); 
+    /* zero pBankInfo structure */
+
+    if((NULL == pBankInfo) || (bankNum >= MV_DRAM_MAX_CS ))
+    {
+        DB(mvOsPrintf("Dram: mvDramBankInfoGet bad params \n")); 
+        return MV_BAD_PARAM;
+    }
+    memset(pBankInfo, 0, sizeof(*pBankInfo));
+
+	if ( MV_OK != dimmSpdGet((MV_U32)(bankNum/2), &dimmInfo))
+	{
+		DB(mvOsPrintf("Dram: ERR dimmSpdGet failed to get dimm info \n"));
+		return MV_FAIL;
+	}
+	if ((dimmInfo.numOfModuleBanks == 1) && ((bankNum % 2) == 1))
+	{
+		DB(mvOsPrintf("Dram: ERR dimmSpdGet. Can't find DIMM bank 2 \n"));
+		return MV_FAIL;
+	}
+	/* convert Dimm info to Bank info */
+    cpyDimm2BankInfo(&dimmInfo, pBankInfo);
+    return MV_OK;
+}
+
+/*******************************************************************************
+* cpyDimm2BankInfo - Convert a Dimm info struct into a bank info struct.
+*
+* DESCRIPTION:
+*       Convert a Dimm info struct into a bank info struct.
+*
+* INPUT:
+*       pDimmInfo - DIMM information structure.
+*
+* OUTPUT:
+*       pBankInfo  - DRAM bank information struct.
+*
+* RETURN:
+*       None.
+*
+*******************************************************************************/
+static MV_VOID cpyDimm2BankInfo(MV_DIMM_INFO *pDimmInfo, 
+                                                MV_DRAM_BANK_INFO *pBankInfo)
+{
+    pBankInfo->memoryType = pDimmInfo->memoryType;        
+
+    /* DIMM dimensions */
+    pBankInfo->numOfRowAddr = pDimmInfo->numOfRowAddr;
+    pBankInfo->numOfColAddr = pDimmInfo->numOfColAddr;
+    pBankInfo->dataWidth = pDimmInfo->dataWidth;
+    pBankInfo->errorCheckType = pDimmInfo->errorCheckType;             
+    pBankInfo->sdramWidth = pDimmInfo->sdramWidth;
+    pBankInfo->errorCheckDataWidth = pDimmInfo->errorCheckDataWidth;   
+    pBankInfo->numOfBanksOnEachDevice = pDimmInfo->numOfBanksOnEachDevice;
+    pBankInfo->suportedCasLatencies = pDimmInfo->suportedCasLatencies;
+    pBankInfo->refreshInterval = pDimmInfo->refreshInterval;
+ 
+    /* DIMM timing parameters */
+    pBankInfo->minCycleTimeAtMaxCasLatPs = pDimmInfo->minCycleTimeAtMaxCasLatPs;
+    pBankInfo->minCycleTimeAtMaxCasLatMinus1Ps = 
+                                    pDimmInfo->minCycleTimeAtMaxCasLatMinus1Ps;
+    pBankInfo->minCycleTimeAtMaxCasLatMinus2Ps = 
+                                    pDimmInfo->minCycleTimeAtMaxCasLatMinus2Ps;
+
+    pBankInfo->minRowPrechargeTime     = pDimmInfo->minRowPrechargeTime;     
+    pBankInfo->minRowActiveToRowActive = pDimmInfo->minRowActiveToRowActive;
+    pBankInfo->minRasToCasDelay        = pDimmInfo->minRasToCasDelay;       
+    pBankInfo->minRasPulseWidth        = pDimmInfo->minRasPulseWidth;       
+    pBankInfo->minWriteRecoveryTime    = pDimmInfo->minWriteRecoveryTime;
+    pBankInfo->minWriteToReadCmdDelay  = pDimmInfo->minWriteToReadCmdDelay;
+    pBankInfo->minReadToPrechCmdDelay  = pDimmInfo->minReadToPrechCmdDelay;
+    pBankInfo->minRefreshToActiveCmd   = pDimmInfo->minRefreshToActiveCmd;
+               
+    /* Parameters calculated from the extracted DIMM information */
+    pBankInfo->size = pDimmInfo->size/pDimmInfo->numOfModuleBanks;
+    pBankInfo->deviceDensity = pDimmInfo->deviceDensity;              
+    pBankInfo->numberOfDevices = pDimmInfo->numberOfDevices /
+                                 pDimmInfo->numOfModuleBanks;
+ 
+    /* DIMM attributes (MV_TRUE for yes) */
+
+    if ((pDimmInfo->memoryType == MEM_TYPE_SDRAM) ||
+        (pDimmInfo->memoryType == MEM_TYPE_DDR1)   )
+    {   
+        if (pDimmInfo->dimmAttributes & BIT1)
+            pBankInfo->registeredAddrAndControlInputs = MV_TRUE;
+        else
+            pBankInfo->registeredAddrAndControlInputs = MV_FALSE;
+    }
+    else /* pDimmInfo->memoryType == MEM_TYPE_DDR2 */
+    {
+        if (pDimmInfo->dimmTypeInfo & (BIT0 | BIT4))
+            pBankInfo->registeredAddrAndControlInputs = MV_TRUE;
+        else
+            pBankInfo->registeredAddrAndControlInputs = MV_FALSE;
+    }
+
+    return;
+}
+/*******************************************************************************
+* dimmSpdCpy - Cpy SPD parameters from dimm 0 to dimm 1.
+*
+* DESCRIPTION:
+*       Read the DIMM SPD parameters from dimm 0 into dimm 1 SPD.
+*
+* INPUT:
+*       None.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_TRUE if function could read DIMM parameters, MV_FALSE otherwise.
+*
+*******************************************************************************/
+MV_STATUS dimmSpdCpy(MV_VOID)
+{
+    MV_U32 i;
+    MV_U32 spdChecksum;
+     
+    MV_TWSI_SLAVE twsiSlave;
+    MV_U8 data[SPD_SIZE];
+
+    /* zero dimmInfo structure */
+    memset(data, 0, SPD_SIZE);
+
+    /* read the dimm eeprom */
+    DB(mvOsPrintf("DRAM: Read Dimm eeprom\n"));
+    twsiSlave.slaveAddr.address = MV_BOARD_DIMM0_I2C_ADDR;
+    twsiSlave.slaveAddr.type = ADDR7_BIT;
+    twsiSlave.validOffset = MV_TRUE;
+    twsiSlave.offset = 0;
+    twsiSlave.moreThen256 = MV_FALSE;
+
+    if( MV_OK != mvTwsiRead (MV_BOARD_DIMM_I2C_CHANNEL, &twsiSlave, data, SPD_SIZE) )
+    {
+        DB(mvOsPrintf("DRAM: ERR. no DIMM in dimmNum 0\n"));
+        return MV_FAIL;
+    }
+    DB(puts("DRAM: Reading dimm info succeded.\n"));
+    
+    /* calculate SPD checksum */
+    spdChecksum = 0;
+    
+    for(i = 0 ; i <= 62 ; i++)
+    {
+        spdChecksum += data[i];
+    }
+    
+    if ((spdChecksum & 0xff) != data[63])
+    {
+        DB(mvOsPrintf("DRAM: Warning. Wrong SPD Checksum %2x, expValue=%2x\n",
+                            (MV_U32)(spdChecksum & 0xff), data[63]));
+    }
+    else
+    {
+        DB(mvOsPrintf("DRAM: SPD Checksum ok!\n"));
+    }
+
+    /* copy the SPD content 1:1 into the DIMM 1 SPD */
+    twsiSlave.slaveAddr.address = MV_BOARD_DIMM1_I2C_ADDR;
+    twsiSlave.slaveAddr.type = ADDR7_BIT;
+    twsiSlave.validOffset = MV_TRUE;
+    twsiSlave.offset = 0;
+    twsiSlave.moreThen256 = MV_FALSE;
+
+    for(i = 0 ; i < SPD_SIZE ; i++)
+    {
+	twsiSlave.offset = i;
+	if( MV_OK != mvTwsiWrite (MV_BOARD_DIMM_I2C_CHANNEL, &twsiSlave, &data[i], 1) )
+	{
+	    mvOsPrintf("DRAM: ERR. no DIMM in dimmNum 1 byte %d \n",i);
+	    return MV_FAIL;
+	}
+	mvOsDelay(5);
+    }
+    
+    DB(puts("DRAM: Reading dimm info succeded.\n"));
+    return MV_OK;
+}
+
+/*******************************************************************************
+* dimmSpdGet - Get the SPD parameters.
+*
+* DESCRIPTION:
+*       Read the DIMM SPD parameters into given struct parameter.
+*
+* INPUT:
+*       dimmNum - DIMM number. See MV_BOARD_DIMM_NUM enumerator.
+*
+* OUTPUT:
+*       pDimmInfo - DIMM information structure.
+*
+* RETURN:
+*       MV_TRUE if function could read DIMM parameters, MV_FALSE otherwise.
+*
+*******************************************************************************/
+MV_STATUS dimmSpdGet(MV_U32 dimmNum, MV_DIMM_INFO *pDimmInfo)
+{
+    MV_U32 i;
+    MV_U32 density = 1;
+    MV_U32 spdChecksum;
+     
+    MV_TWSI_SLAVE twsiSlave;
+    MV_U8 data[SPD_SIZE];
+
+    if((NULL == pDimmInfo)|| (dimmNum >= MAX_DIMM_NUM))
+    {
+        DB(mvOsPrintf("Dram: mvDramBankInfoGet bad params \n")); 
+        return MV_BAD_PARAM;
+    }
+
+    /* zero dimmInfo structure */
+    memset(data, 0, SPD_SIZE);
+
+    /* read the dimm eeprom */
+    DB(mvOsPrintf("DRAM: Read Dimm eeprom\n"));
+    twsiSlave.slaveAddr.address = (dimmNum == 0) ?
+                            MV_BOARD_DIMM0_I2C_ADDR : MV_BOARD_DIMM1_I2C_ADDR;
+    twsiSlave.slaveAddr.type = ADDR7_BIT;
+    twsiSlave.validOffset = MV_TRUE;
+    twsiSlave.offset = 0;
+    twsiSlave.moreThen256 = MV_FALSE;
+
+    if( MV_OK != mvTwsiRead (MV_BOARD_DIMM_I2C_CHANNEL, &twsiSlave, data, SPD_SIZE) )
+    {
+        DB(mvOsPrintf("DRAM: ERR. no DIMM in dimmNum %d \n", dimmNum));
+        return MV_FAIL;
+    }
+    DB(puts("DRAM: Reading dimm info succeded.\n"));
+    
+    /* calculate SPD checksum */
+    spdChecksum = 0;
+    
+        for(i = 0 ; i <= 62 ; i++)
+        {
+        spdChecksum += data[i];
+    }
+    
+    if ((spdChecksum & 0xff) != data[63])
+    {
+        DB(mvOsPrintf("DRAM: Warning. Wrong SPD Checksum %2x, expValue=%2x\n",
+                            (MV_U32)(spdChecksum & 0xff), data[63]));
+    }
+    else
+    {
+        DB(mvOsPrintf("DRAM: SPD Checksum ok!\n"));
+    }
+
+    /* copy the SPD content 1:1 into the dimmInfo structure*/
+    for(i = 0 ; i < SPD_SIZE ; i++)
+    {
+        pDimmInfo->spdRawData[i] = data[i];
+        DB(mvOsPrintf("SPD-EEPROM Byte %3d = %3x (%3d)\n",i, data[i], data[i]));
+    }
+
+    DB(mvOsPrintf("DRAM SPD Information:\n"));
+
+    /* Memory type (DDR / SDRAM) */
+    switch (data[DIMM_MEM_TYPE])
+    {
+        case (DIMM_MEM_TYPE_SDRAM):
+            pDimmInfo->memoryType = MEM_TYPE_SDRAM;
+            DB(mvOsPrintf("DRAM Memeory type SDRAM\n"));
+            break;
+        case (DIMM_MEM_TYPE_DDR1):
+            pDimmInfo->memoryType = MEM_TYPE_DDR1;
+            DB(mvOsPrintf("DRAM Memeory type DDR1\n"));
+            break;
+        case (DIMM_MEM_TYPE_DDR2):
+            pDimmInfo->memoryType = MEM_TYPE_DDR2;
+            DB(mvOsPrintf("DRAM Memeory type DDR2\n"));
+            break;
+        default:
+            mvOsPrintf("ERROR: Undefined memory type!\n");
+            return MV_ERROR;
+    }
+
+    
+    /* Number Of Row Addresses */
+    pDimmInfo->numOfRowAddr = data[DIMM_ROW_NUM];
+    DB(mvOsPrintf("DRAM numOfRowAddr[3]         %d\n",pDimmInfo->numOfRowAddr));
+        
+    /* Number Of Column Addresses */
+    pDimmInfo->numOfColAddr = data[DIMM_COL_NUM];
+    DB(mvOsPrintf("DRAM numOfColAddr[4]         %d\n",pDimmInfo->numOfColAddr));
+        
+    /* Number Of Module Banks */
+    pDimmInfo->numOfModuleBanks = data[DIMM_MODULE_BANK_NUM];
+    DB(mvOsPrintf("DRAM numOfModuleBanks[5]     0x%x\n", 
+                                                  pDimmInfo->numOfModuleBanks));
+        
+    /* Number of module banks encoded differently for DDR2 */
+    if (pDimmInfo->memoryType == MEM_TYPE_DDR2)
+        pDimmInfo->numOfModuleBanks = (pDimmInfo->numOfModuleBanks & 0x7)+1;
+
+    /* Data Width */
+    pDimmInfo->dataWidth = data[DIMM_DATA_WIDTH];
+    DB(mvOsPrintf("DRAM dataWidth[6]            0x%x\n", pDimmInfo->dataWidth));
+        
+    /* Minimum Cycle Time At Max CasLatancy */
+    pDimmInfo->minCycleTimeAtMaxCasLatPs = cas2ps(data[DIMM_MIN_CC_AT_MAX_CAS]);
+
+    /* Error Check Type */
+    pDimmInfo->errorCheckType = data[DIMM_ERR_CHECK_TYPE];
+    DB(mvOsPrintf("DRAM errorCheckType[11]      0x%x\n", 
+                                                    pDimmInfo->errorCheckType));
+
+    /* Refresh Interval */
+    pDimmInfo->refreshInterval = data[DIMM_REFRESH_INTERVAL];
+    DB(mvOsPrintf("DRAM refreshInterval[12]     0x%x\n", 
+                                                   pDimmInfo->refreshInterval));
+    
+    /* Sdram Width */
+    pDimmInfo->sdramWidth = data[DIMM_SDRAM_WIDTH];
+    DB(mvOsPrintf("DRAM sdramWidth[13]          0x%x\n",pDimmInfo->sdramWidth));
+        
+    /* Error Check Data Width */
+    pDimmInfo->errorCheckDataWidth = data[DIMM_ERR_CHECK_DATA_WIDTH];
+    DB(mvOsPrintf("DRAM errorCheckDataWidth[14] 0x%x\n", 
+                                               pDimmInfo->errorCheckDataWidth));
+    
+    /* Burst Length Supported */
+    /*     SDRAM/DDR1:
+                    *******-******-******-******-******-******-******-******* 
+                    * bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 * 
+                    *******-******-******-******-******-******-******-******* 
+    burst length =  * Page | TBD  | TBD  | TBD  |  8   |  4   |  2   |   1  * 
+                    *********************************************************/ 
+    /*     DDR2:
+                    *******-******-******-******-******-******-******-******* 
+                    * bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 * 
+                    *******-******-******-******-******-******-******-******* 
+    burst length =  * Page | TBD  | TBD  | TBD  |  8   |  4   | TBD  | TBD  * 
+                    *********************************************************/ 
+
+    pDimmInfo->burstLengthSupported = data[DIMM_BURST_LEN_SUP];
+    DB(mvOsPrintf("DRAM burstLengthSupported[16] 0x%x\n", 
+                                              pDimmInfo->burstLengthSupported));
+    
+    /* Number Of Banks On Each Device */
+    pDimmInfo->numOfBanksOnEachDevice = data[DIMM_DEV_BANK_NUM];
+    DB(mvOsPrintf("DRAM numOfBanksOnEachDevice[17] 0x%x\n", 
+                                            pDimmInfo->numOfBanksOnEachDevice));
+    
+    /* Suported Cas Latencies */
+                   
+    /*      SDRAM:
+            *******-******-******-******-******-******-******-******* 
+            * bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 * 
+            *******-******-******-******-******-******-******-******* 
+    CAS =   * TBD  |  7   |  6   |  5   |  4   |  3   |   2  |   1  * 
+            ********************************************************/ 
+
+    /*     DDR 1:
+            *******-******-******-******-******-******-******-******* 
+            * bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 * 
+            *******-******-******-******-******-******-******-******* 
+    CAS =   * TBD  |  4   | 3.5  |   3  | 2.5  |  2   | 1.5  |   1  * 
+            *********************************************************/
+
+    /*     DDR 2:
+            *******-******-******-******-******-******-******-******* 
+            * bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 * 
+            *******-******-******-******-******-******-******-******* 
+    CAS =   * TBD  | TBD  |  5   |  4   |  3   |  2   | TBD  | TBD  * 
+            *********************************************************/
+    
+    pDimmInfo->suportedCasLatencies = data[DIMM_SUP_CAL];
+    DB(mvOsPrintf("DRAM suportedCasLatencies[18]    0x%x\n", 
+                                              pDimmInfo->suportedCasLatencies));
+
+    /* For DDR2 only, get the DIMM type information */
+    if (pDimmInfo->memoryType == MEM_TYPE_DDR2)
+    {   
+        pDimmInfo->dimmTypeInfo = data[DIMM_DDR2_TYPE_INFORMATION];
+        DB(mvOsPrintf("DRAM dimmTypeInfo[20] (DDR2) 0x%x\n", 
+                                                      pDimmInfo->dimmTypeInfo));
+    }
+
+    /* SDRAM Modules Attributes */
+    pDimmInfo->dimmAttributes = data[DIMM_BUF_ADDR_CONT_IN];
+    DB(mvOsPrintf("DRAM dimmAttributes[21]          0x%x\n",    
+                                                    pDimmInfo->dimmAttributes));
+    
+    /* Minimum Cycle Time At Max CasLatancy Minus 1*/
+    pDimmInfo->minCycleTimeAtMaxCasLatMinus1Ps = 
+                                    cas2ps(data[DIMM_MIN_CC_AT_MAX_CAS_MINUS1]);
+
+    /* Minimum Cycle Time At Max CasLatancy Minus 2*/
+    pDimmInfo->minCycleTimeAtMaxCasLatMinus2Ps = 
+                                    cas2ps(data[DIMM_MIN_CC_AT_MAX_CAS_MINUS2]);
+
+    pDimmInfo->minRowPrechargeTime = data[DIMM_MIN_ROW_PRECHARGE_TIME];
+    DB(mvOsPrintf("DRAM minRowPrechargeTime[27]     0x%x\n", 
+                                               pDimmInfo->minRowPrechargeTime));
+    pDimmInfo->minRowActiveToRowActive = data[DIMM_MIN_ROW_ACTIVE_TO_ROW_ACTIVE];
+    DB(mvOsPrintf("DRAM minRowActiveToRowActive[28] 0x%x\n", 
+                                           pDimmInfo->minRowActiveToRowActive));
+    pDimmInfo->minRasToCasDelay = data[DIMM_MIN_RAS_TO_CAS_DELAY];
+    DB(mvOsPrintf("DRAM minRasToCasDelay[29]        0x%x\n", 
+                                                  pDimmInfo->minRasToCasDelay));
+    pDimmInfo->minRasPulseWidth = data[DIMM_MIN_RAS_PULSE_WIDTH];
+    DB(mvOsPrintf("DRAM minRasPulseWidth[30]        0x%x\n", 
+                                                  pDimmInfo->minRasPulseWidth));
+        
+    /* DIMM Bank Density */
+    pDimmInfo->dimmBankDensity = data[DIMM_BANK_DENSITY];
+    DB(mvOsPrintf("DRAM dimmBankDensity[31]         0x%x\n", 
+                                                   pDimmInfo->dimmBankDensity));
+
+    /* Only DDR2 includes Write Recovery Time field. Other SDRAM ignore     */
+    pDimmInfo->minWriteRecoveryTime = data[DIMM_MIN_WRITE_RECOVERY_TIME];
+    DB(mvOsPrintf("DRAM minWriteRecoveryTime[36]    0x%x\n", 
+                                              pDimmInfo->minWriteRecoveryTime));
+    
+    /* Only DDR2 includes Internal Write To Read Command Delay field.       */
+    pDimmInfo->minWriteToReadCmdDelay = data[DIMM_MIN_WRITE_TO_READ_CMD_DELAY];
+    DB(mvOsPrintf("DRAM minWriteToReadCmdDelay[37]  0x%x\n", 
+                                            pDimmInfo->minWriteToReadCmdDelay));
+    
+    /* Only DDR2 includes Internal Read To Precharge Command Delay field.   */
+    pDimmInfo->minReadToPrechCmdDelay = data[DIMM_MIN_READ_TO_PRECH_CMD_DELAY];
+    DB(mvOsPrintf("DRAM minReadToPrechCmdDelay[38]  0x%x\n",    
+                                            pDimmInfo->minReadToPrechCmdDelay));
+    
+    /* Only DDR2 includes Minimum Refresh to Activate/Refresh Command field */
+    pDimmInfo->minRefreshToActiveCmd = data[DIMM_MIN_REFRESH_TO_ACTIVATE_CMD];
+    DB(mvOsPrintf("DRAM minRefreshToActiveCmd[42]   0x%x\n", 
+                                             pDimmInfo->minRefreshToActiveCmd));
+                 
+    /* calculating the sdram density. Representing device density from      */
+    /* bit 20 to allow representation of 4GB and above.                     */
+    /* For example, if density is 512Mbit 0x20000000, will be represent in  */
+    /* deviceDensity by 0x20000000 >> 16 --> 0x00000200. Another example    */
+    /* is density 8GB 0x200000000 >> 16 --> 0x00002000.                     */
+    density = (1 << ((pDimmInfo->numOfRowAddr + pDimmInfo->numOfColAddr) - 20));
+    pDimmInfo->deviceDensity = density * 
+                                pDimmInfo->numOfBanksOnEachDevice * 
+                                pDimmInfo->sdramWidth;
+    DB(mvOsPrintf("DRAM deviceDensity           %d\n",pDimmInfo->deviceDensity));
+    
+    /* Number of devices includeing Error correction */
+    pDimmInfo->numberOfDevices = (pDimmInfo->dataWidth/pDimmInfo->sdramWidth) * 
+                                  pDimmInfo->numOfModuleBanks;
+    DB(mvOsPrintf("DRAM numberOfDevices         %d\n",  
+                                                   pDimmInfo->numberOfDevices));
+
+    pDimmInfo->size = 0; 
+
+    /* Note that pDimmInfo->size is in MB units */
+    if (pDimmInfo->memoryType == MEM_TYPE_SDRAM)
+    {
+        if (pDimmInfo->dimmBankDensity & BIT0)
+            pDimmInfo->size += 1024;                /* Equal to 1GB     */
+        else if (pDimmInfo->dimmBankDensity & BIT1)
+            pDimmInfo->size += 8;                   /* Equal to 8MB     */
+        else if (pDimmInfo->dimmBankDensity & BIT2)
+            pDimmInfo->size += 16;                  /* Equal to 16MB    */
+        else if (pDimmInfo->dimmBankDensity & BIT3)
+            pDimmInfo->size += 32;                  /* Equal to 32MB    */
+        else if (pDimmInfo->dimmBankDensity & BIT4)
+            pDimmInfo->size += 64;                  /* Equal to 64MB    */
+        else if (pDimmInfo->dimmBankDensity & BIT5)
+            pDimmInfo->size += 128;                 /* Equal to 128MB   */
+        else if (pDimmInfo->dimmBankDensity & BIT6) 
+            pDimmInfo->size += 256;                 /* Equal to 256MB   */
+        else if (pDimmInfo->dimmBankDensity & BIT7) 
+            pDimmInfo->size += 512;                 /* Equal to 512MB   */
+    }
+    else if (pDimmInfo->memoryType == MEM_TYPE_DDR1)
+    {
+        if (pDimmInfo->dimmBankDensity & BIT0)
+            pDimmInfo->size += 1024;                /* Equal to 1GB     */
+        else if (pDimmInfo->dimmBankDensity & BIT1)
+            pDimmInfo->size += 2048;                /* Equal to 2GB     */
+        else if (pDimmInfo->dimmBankDensity & BIT2)
+            pDimmInfo->size += 16;                  /* Equal to 16MB    */
+        else if (pDimmInfo->dimmBankDensity & BIT3)
+            pDimmInfo->size += 32;                  /* Equal to 32MB    */
+        else if (pDimmInfo->dimmBankDensity & BIT4)
+            pDimmInfo->size += 64;                  /* Equal to 64MB    */
+        else if (pDimmInfo->dimmBankDensity & BIT5)
+            pDimmInfo->size += 128;                 /* Equal to 128MB   */
+        else if (pDimmInfo->dimmBankDensity & BIT6) 
+            pDimmInfo->size += 256;                 /* Equal to 256MB   */
+        else if (pDimmInfo->dimmBankDensity & BIT7) 
+            pDimmInfo->size += 512;                 /* Equal to 512MB   */
+    }
+    else /* if (dimmInfo.memoryType == MEM_TYPE_DDR2) */
+    {
+        if (pDimmInfo->dimmBankDensity & BIT0)
+            pDimmInfo->size += 1024;                /* Equal to 1GB     */
+        else if (pDimmInfo->dimmBankDensity & BIT1)
+            pDimmInfo->size += 2048;                /* Equal to 2GB     */
+        else if (pDimmInfo->dimmBankDensity & BIT2)
+            pDimmInfo->size += 4096;                /* Equal to 4GB     */
+        else if (pDimmInfo->dimmBankDensity & BIT3)
+            pDimmInfo->size += 8192;                /* Equal to 8GB     */
+        else if (pDimmInfo->dimmBankDensity & BIT4)
+            pDimmInfo->size += 16384;               /* Equal to 16GB    */
+        else if (pDimmInfo->dimmBankDensity & BIT5)
+            pDimmInfo->size += 128;                 /* Equal to 128MB   */
+        else if (pDimmInfo->dimmBankDensity & BIT6) 
+            pDimmInfo->size += 256;                 /* Equal to 256MB   */
+        else if (pDimmInfo->dimmBankDensity & BIT7) 
+            pDimmInfo->size += 512;                 /* Equal to 512MB   */
+    }
+    
+    pDimmInfo->size *= pDimmInfo->numOfModuleBanks;
+
+    DB(mvOsPrintf("Dram: dimm size    %dMB \n",pDimmInfo->size));
+
+    return MV_OK;
+}
+
+/*******************************************************************************
+* dimmSpdPrint - Print the SPD parameters.
+*
+* DESCRIPTION:
+*       Print the Dimm SPD parameters.
+*
+* INPUT:
+*       pDimmInfo - DIMM information structure.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       None.
+*
+*******************************************************************************/
+MV_VOID dimmSpdPrint(MV_U32 dimmNum)
+{
+    MV_DIMM_INFO dimmInfo;
+    MV_U32  i, temp = 0;
+    MV_U32  k, maskLeftOfPoint = 0, maskRightOfPoint = 0;
+    MV_U32  rightOfPoint = 0,leftOfPoint = 0, div, time_tmp, shift;
+    MV_U32  busClkPs;
+    MV_U8   trp_clocks=0, trcd_clocks, tras_clocks, trrd_clocks,
+            temp_buf[40], *spdRawData;
+
+    busClkPs = 1000000000 / (mvBoardSysClkGet() / 100);  /* in 10 ps units */
+
+    spdRawData = dimmInfo.spdRawData;
+    
+    if(MV_OK != dimmSpdGet(dimmNum, &dimmInfo))
+    {
+        mvOsOutput("ERROR: Could not read SPD information!\n");
+        return;
+    }
+
+    /* find Manufactura of Dimm Module */
+    mvOsOutput("\nManufacturer's JEDEC ID Code:   ");
+    for(i = 0 ; i < DIMM_MODULE_MANU_SIZE ; i++)
+    {
+        mvOsOutput("%x",spdRawData[DIMM_MODULE_MANU_OFFS + i]);
+    }
+    mvOsOutput("\n");
+
+    /* Manufacturer's Specific Data */
+    for(i = 0 ; i < DIMM_MODULE_ID_SIZE ; i++)
+    {
+        temp_buf[i] = spdRawData[DIMM_MODULE_ID_OFFS + i];
+    }
+    mvOsOutput("Manufacturer's Specific Data:   %s\n", temp_buf);
+
+    /* Module Part Number */
+    for(i = 0 ; i < DIMM_MODULE_VEN_SIZE ; i++)
+    {
+        temp_buf[i] = spdRawData[DIMM_MODULE_VEN_OFFS + i];
+    }
+    mvOsOutput("Module Part Number:             %s\n", temp_buf);
+
+    /* Module Serial Number */
+    for(i = 0; i < sizeof(MV_U32); i++)
+    {
+    	temp |= spdRawData[95+i] << 8*i;
+    }
+    mvOsOutput("DIMM Serial No.                 %ld (%lx)\n", (long)temp, 
+                                    (long)temp);
+
+    /* find Manufac-Data of Dimm Module */
+    mvOsOutput("Manufactoring Date:             Year 20%d%d/ ww %d%d\n", 
+                        ((spdRawData[93] & 0xf0) >> 4), (spdRawData[93] & 0xf), 
+                        ((spdRawData[94] & 0xf0) >> 4), (spdRawData[94] & 0xf)); 
+    /* find modul_revision of Dimm Module */
+    mvOsOutput("Module Revision:                %d.%d\n", 
+               spdRawData[62]/10, spdRawData[62]%10); 
+
+    /* find manufac_place of Dimm Module */
+    mvOsOutput("manufac_place:                  %d\n", spdRawData[72]);
+    
+    /* go over the first 35 I2C data bytes */
+    for(i = 2 ; i <= 35 ; i++)
+       switch(i)
+        {
+            case 2:  /* Memory type (DDR1/2 / SDRAM) */
+                if (dimmInfo.memoryType == MEM_TYPE_SDRAM)
+                    mvOsOutput("Dram Type is:                   SDRAM\n");
+                else if (dimmInfo.memoryType == MEM_TYPE_DDR1)
+                    mvOsOutput("Dram Type is:                   SDRAM DDR1\n");
+                else if (dimmInfo.memoryType == MEM_TYPE_DDR2)
+                    mvOsOutput("Dram Type is:                   SDRAM DDR2\n");
+                else
+                    mvOsOutput("Dram Type unknown\n");
+                break;
+/*----------------------------------------------------------------------------*/
+
+            case 3:  /* Number Of Row Addresses */
+                mvOsOutput("Module Number of row addresses: %d\n", 
+                                                        dimmInfo.numOfRowAddr);
+                break;
+/*----------------------------------------------------------------------------*/
+    
+            case 4:  /* Number Of Column Addresses */
+                mvOsOutput("Module Number of col addresses: %d\n", 
+                                                        dimmInfo.numOfColAddr);
+                break;
+/*----------------------------------------------------------------------------*/
+    
+            case 5:  /* Number Of Module Banks */
+                mvOsOutput("Number of Banks on Mod.:        %d\n",  
+                                                    dimmInfo.numOfModuleBanks);
+                break;
+/*----------------------------------------------------------------------------*/
+    
+            case 6:  /* Data Width */
+                mvOsOutput("Module Data Width:              %d bit\n",  
+                                                           dimmInfo.dataWidth);
+                break;
+/*----------------------------------------------------------------------------*/
+    
+            case 8:  /* Voltage Interface */
+                switch(spdRawData[i])
+                {
+                    case 0x0:
+                        mvOsOutput("Module is               TTL_5V_TOLERANT\n");
+                        break;
+                    case 0x1:
+                        mvOsOutput("Module is               LVTTL\n");
+                        break;
+                    case 0x2:
+                        mvOsOutput("Module is               HSTL_1_5V\n");
+                        break;
+                    case 0x3:
+                        mvOsOutput("Module is               SSTL_3_3V\n");
+                        break;
+                    case 0x4:
+                        mvOsOutput("Module is               SSTL_2_5V\n");
+                        break;
+                    case 0x5:
+                        if (dimmInfo.memoryType != MEM_TYPE_SDRAM)
+                        {
+                            mvOsOutput("Module is                 SSTL_1_8V\n");
+                            break;
+                        }
+                    default:
+                        mvOsOutput("Module is               VOLTAGE_UNKNOWN\n");
+                        break;
+                }
+                break;
+/*----------------------------------------------------------------------------*/
+    
+            case 9:  /* Minimum Cycle Time At Max CasLatancy */
+                leftOfPoint = (spdRawData[i] & 0xf0) >> 4;
+                rightOfPoint = (spdRawData[i] & 0x0f) * 10;
+                
+                /* DDR2 addition of right of point */
+                if ((spdRawData[i] & 0x0f) == 0xA)
+                {
+                    rightOfPoint = 25;
+                }
+                if ((spdRawData[i] & 0x0f) == 0xB)
+                {
+                    rightOfPoint = 33;
+                }
+                if ((spdRawData[i] & 0x0f) == 0xC)
+                {
+                    rightOfPoint = 66;
+                }
+                if ((spdRawData[i] & 0x0f) == 0xD)
+                {
+                    rightOfPoint = 75;
+                }
+                mvOsOutput("Minimum Cycle Time At Max CL:   %d.%d [ns]\n",
+                                                    leftOfPoint, rightOfPoint);
+                break;
+/*----------------------------------------------------------------------------*/
+    
+            case 10: /* Clock To Data Out */
+                div = (dimmInfo.memoryType == MEM_TYPE_SDRAM)? 10:100;
+                time_tmp = (((spdRawData[i] & 0xf0) >> 4)*10) + 
+                                                      ((spdRawData[i] & 0x0f));
+                leftOfPoint     = time_tmp / div;
+                rightOfPoint    = time_tmp % div;
+                mvOsOutput("Clock To Data Out:              %d.%d [ns]\n",
+                                                    leftOfPoint, rightOfPoint);
+                break;
+/*----------------------------------------------------------------------------*/
+    
+            case 11: /* Error Check Type */
+                mvOsOutput("Error Check Type (0=NONE):      %d\n", 
+                                                      dimmInfo.errorCheckType);
+                break;
+/*----------------------------------------------------------------------------*/
+
+            case 12: /* Refresh Interval */
+                mvOsOutput("Refresh Rate:                   %x\n", 
+                                                     dimmInfo.refreshInterval);
+                break;
+/*----------------------------------------------------------------------------*/
+    
+            case 13: /* Sdram Width */
+                mvOsOutput("Sdram Width:                    %d bits\n",     
+                                                          dimmInfo.sdramWidth);
+                break;
+/*----------------------------------------------------------------------------*/
+    
+            case 14: /* Error Check Data Width */
+                mvOsOutput("Error Check Data Width:         %d bits\n", 
+                                                 dimmInfo.errorCheckDataWidth);
+                break;
+/*----------------------------------------------------------------------------*/
+
+           case 15: /* Minimum Clock Delay is unsupported */
+                if ((dimmInfo.memoryType == MEM_TYPE_SDRAM) ||
+                    (dimmInfo.memoryType == MEM_TYPE_DDR1))
+                {
+                    mvOsOutput("Minimum Clk Delay back to back: %d\n", 
+                                                                spdRawData[i]);
+                }
+                break;
+/*----------------------------------------------------------------------------*/
+    
+            case 16: /* Burst Length Supported */
+    /*     SDRAM/DDR1:
+                    *******-******-******-******-******-******-******-******* 
+                    * bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 * 
+                    *******-******-******-******-******-******-******-******* 
+    burst length =  * Page | TBD  | TBD  | TBD  |  8   |  4   |  2   |   1  * 
+                    *********************************************************/ 
+    /*     DDR2:
+                    *******-******-******-******-******-******-******-******* 
+                    * bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 * 
+                    *******-******-******-******-******-******-******-******* 
+    burst length =  * Page | TBD  | TBD  | TBD  |  8   |  4   | TBD  | TBD  * 
+                    *********************************************************/ 
+                mvOsOutput("Burst Length Supported: ");
+                if ((dimmInfo.memoryType == MEM_TYPE_SDRAM) ||
+                    (dimmInfo.memoryType == MEM_TYPE_DDR1))
+                {
+                    if (dimmInfo.burstLengthSupported & BIT0)
+                        mvOsOutput("1, ");
+                    if (dimmInfo.burstLengthSupported & BIT1)
+                        mvOsOutput("2, ");
+                }
+                if (dimmInfo.burstLengthSupported & BIT2)
+                    mvOsOutput("4, ");
+                if (dimmInfo.burstLengthSupported & BIT3) 
+                    mvOsOutput("8, ");
+                
+                mvOsOutput(" Bit \n");
+                break;
+/*----------------------------------------------------------------------------*/
+    
+            case 17: /* Number Of Banks On Each Device */
+                mvOsOutput("Number Of Banks On Each Chip:   %d\n",  
+                                              dimmInfo.numOfBanksOnEachDevice);
+                break;
+/*----------------------------------------------------------------------------*/
+    
+            case 18: /* Suported Cas Latencies */
+                   
+            /*      SDRAM:
+                    *******-******-******-******-******-******-******-******* 
+                    * bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 * 
+                    *******-******-******-******-******-******-******-******* 
+            CAS =   * TBD  |  7   |  6   |  5   |  4   |  3   |   2  |   1  * 
+                    ********************************************************/ 
+
+            /*     DDR 1:
+                    *******-******-******-******-******-******-******-******* 
+                    * bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 * 
+                    *******-******-******-******-******-******-******-******* 
+            CAS =   * TBD  |  4   | 3.5  |   3  | 2.5  |  2   | 1.5  |   1  * 
+                    *********************************************************/
+
+            /*     DDR 2:
+                    *******-******-******-******-******-******-******-******* 
+                    * bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 * 
+                    *******-******-******-******-******-******-******-******* 
+            CAS =   * TBD  | TBD  |  5   |  4   |  3   |  2   | TBD  | TBD  * 
+                    *********************************************************/
+
+                mvOsOutput("Suported Cas Latencies: (CL) 			");
+                if (dimmInfo.memoryType == MEM_TYPE_SDRAM)
+                {
+                    for (k = 0; k <=7; k++)
+                    {
+                        if (dimmInfo.suportedCasLatencies & (1 << k))
+                            mvOsOutput("%d,             ", k+1);
+                    }
+                }
+                else if (dimmInfo.memoryType == MEM_TYPE_DDR1)
+                {
+                    if (dimmInfo.suportedCasLatencies & BIT0)
+                        mvOsOutput("1, ");
+                    if (dimmInfo.suportedCasLatencies & BIT1)
+                        mvOsOutput("1.5, ");
+                    if (dimmInfo.suportedCasLatencies & BIT2)
+                        mvOsOutput("2, ");
+                    if (dimmInfo.suportedCasLatencies & BIT3)
+                        mvOsOutput("2.5, ");
+                    if (dimmInfo.suportedCasLatencies & BIT4)
+                        mvOsOutput("3, ");
+                    if (dimmInfo.suportedCasLatencies & BIT5)
+                        mvOsOutput("3.5, ");
+                }
+                else if (dimmInfo.memoryType == MEM_TYPE_DDR2)
+                {
+                    if (dimmInfo.suportedCasLatencies & BIT2)
+                        mvOsOutput("2, ");
+                    if (dimmInfo.suportedCasLatencies & BIT3)
+                        mvOsOutput("3, ");
+                    if (dimmInfo.suportedCasLatencies & BIT4)
+                        mvOsOutput("4, ");
+                    if (dimmInfo.suportedCasLatencies & BIT5)
+                        mvOsOutput("5, ");		
+                }
+                else
+                    mvOsOutput("?.?, ");		
+                mvOsOutput("\n");
+                break;
+/*----------------------------------------------------------------------------*/
+    
+            case 20:   /* DDR2 DIMM type info */
+                if (dimmInfo.memoryType == MEM_TYPE_DDR2)
+                {
+                    if (dimmInfo.dimmTypeInfo & (BIT0 | BIT4))
+                        mvOsOutput("Registered DIMM (RDIMM)\n");
+                    else if (dimmInfo.dimmTypeInfo & (BIT1 | BIT5))
+                        mvOsOutput("Unbuffered DIMM (UDIMM)\n");
+                    else 
+                        mvOsOutput("Unknown DIMM type.\n");
+                }
+
+                break;
+/*----------------------------------------------------------------------------*/
+   
+            case 21: /* SDRAM Modules Attributes */
+                mvOsOutput("\nModule Attributes (SPD Byte 21): \n");
+                
+                if (dimmInfo.memoryType == MEM_TYPE_SDRAM)
+                {
+                    if (dimmInfo.dimmAttributes & BIT0)
+                        mvOsOutput(" Buffered Addr/Control Input:   Yes\n");
+                    else
+                        mvOsOutput(" Buffered Addr/Control Input:   No\n");
+
+                    if (dimmInfo.dimmAttributes & BIT1)
+                        mvOsOutput(" Registered Addr/Control Input: Yes\n");
+                    else
+                        mvOsOutput(" Registered Addr/Control Input: No\n");
+   
+                    if (dimmInfo.dimmAttributes & BIT2)
+                        mvOsOutput(" On-Card PLL (clock):           Yes \n");
+                    else
+                        mvOsOutput(" On-Card PLL (clock):           No \n");
+
+                    if (dimmInfo.dimmAttributes & BIT3)
+                        mvOsOutput(" Bufferd DQMB Input:            Yes \n");
+                    else
+                        mvOsOutput(" Bufferd DQMB Inputs:           No \n");
+   
+                    if (dimmInfo.dimmAttributes & BIT4)
+                        mvOsOutput(" Registered DQMB Inputs:        Yes \n");
+                    else
+                        mvOsOutput(" Registered DQMB Inputs:        No \n");
+ 
+                    if (dimmInfo.dimmAttributes & BIT5)
+                        mvOsOutput(" Differential Clock Input:      Yes \n");
+                    else
+                        mvOsOutput(" Differential Clock Input:      No \n");
+   
+                    if (dimmInfo.dimmAttributes & BIT6)
+                        mvOsOutput(" redundant Row Addressing:      Yes \n");
+                    else
+                        mvOsOutput(" redundant Row Addressing:      No \n");
+                }
+                else if (dimmInfo.memoryType == MEM_TYPE_DDR1)
+                {
+                    if (dimmInfo.dimmAttributes & BIT0)
+                        mvOsOutput(" Buffered Addr/Control Input:   Yes\n");
+                    else 
+                        mvOsOutput(" Buffered Addr/Control Input:   No\n");
+   
+                    if (dimmInfo.dimmAttributes & BIT1)
+                        mvOsOutput(" Registered Addr/Control Input: Yes\n");
+                    else
+                        mvOsOutput(" Registered Addr/Control Input: No\n");
+   
+                    if (dimmInfo.dimmAttributes & BIT2)
+                        mvOsOutput(" On-Card PLL (clock):           Yes \n");
+                    else
+                        mvOsOutput(" On-Card PLL (clock):           No \n");
+            
+                    if (dimmInfo.dimmAttributes & BIT3)
+                        mvOsOutput(" FET Switch On-Card Enabled:    Yes \n");
+                    else
+                        mvOsOutput(" FET Switch On-Card Enabled:    No \n");
+                    
+                    if (dimmInfo.dimmAttributes & BIT4)
+                        mvOsOutput(" FET Switch External Enabled:   Yes \n");
+                    else
+                        mvOsOutput(" FET Switch External Enabled:   No \n");
+
+                    if (dimmInfo.dimmAttributes & BIT5)
+                        mvOsOutput(" Differential Clock Input:      Yes \n");
+                    else
+                        mvOsOutput(" Differential Clock Input:      No \n");
+                }
+                else /* if (dimmInfo.memoryType == MEM_TYPE_DDR2) */
+                {
+                    mvOsOutput(" Number of Active Registers on the DIMM: %d\n", 
+                                        (dimmInfo.dimmAttributes & 0x3) + 1);
+            
+                    mvOsOutput(" Number of PLLs on the DIMM: %d\n", 
+                                      ((dimmInfo.dimmAttributes) >> 2) & 0x3);
+               
+                    if (dimmInfo.dimmAttributes & BIT4)
+                        mvOsOutput(" FET Switch External Enabled:   Yes \n");
+                    else
+                        mvOsOutput(" FET Switch External Enabled:   No \n");
+
+                    if (dimmInfo.dimmAttributes & BIT6)
+                        mvOsOutput(" Analysis probe installed:      Yes \n");
+                    else
+                        mvOsOutput(" Analysis probe installed:      No \n");
+                }
+                
+                break;
+/*----------------------------------------------------------------------------*/
+
+            case 22: /* Suported AutoPreCharge */
+                mvOsOutput("\nModul Attributes (SPD Byte 22): \n");
+                if (dimmInfo.memoryType == MEM_TYPE_SDRAM)
+                {
+                    if ( spdRawData[i] & BIT0 )
+                        mvOsOutput(" Early Ras Precharge:           Yes \n");
+                    else
+                        mvOsOutput(" Early Ras Precharge:           No \n");
+                                                        
+                    if ( spdRawData[i] & BIT1 )                 
+                        mvOsOutput(" AutoPreCharge:                 Yes \n");
+                    else
+                        mvOsOutput(" AutoPreCharge:                 No \n");
+                                                            
+                    if ( spdRawData[i] & BIT2 )                 
+                        mvOsOutput(" Precharge All:                 Yes \n");
+                    else
+                        mvOsOutput(" Precharge All:                 No \n");
+                                                        
+                    if ( spdRawData[i] & BIT3 )                 
+                        mvOsOutput(" Write 1/ReadBurst:             Yes \n");
+                    else
+                        mvOsOutput(" Write 1/ReadBurst:             No \n");
+                                                        
+                    if ( spdRawData[i] & BIT4 )                 
+                        mvOsOutput(" lower VCC tolerance:           5%%\n");
+                    else
+                        mvOsOutput(" lower VCC tolerance:           10%%\n");
+                                                        
+                    if ( spdRawData[i] & BIT5 )                 
+                        mvOsOutput(" upper VCC tolerance:           5%%\n");
+                    else
+                        mvOsOutput(" upper VCC tolerance:           10%%\n");
+                }
+                else if (dimmInfo.memoryType == MEM_TYPE_DDR1)
+                {
+                    if ( spdRawData[i] & BIT0 )
+                        mvOsOutput(" Supports Weak Driver:          Yes \n");
+                    else
+                        mvOsOutput(" Supports Weak Driver:          No \n");
+
+                    if ( !(spdRawData[i] & BIT4) )
+                        mvOsOutput(" lower VCC tolerance:           0.2V\n");
+   
+                    if ( !(spdRawData[i] & BIT5) )
+                        mvOsOutput(" upper VCC tolerance:           0.2V\n");
+
+                    if ( spdRawData[i] & BIT6 )
+                        mvOsOutput(" Concurrent Auto Preharge:      Yes \n");
+                    else
+                        mvOsOutput(" Concurrent Auto Preharge:      No \n");
+
+                    if ( spdRawData[i] & BIT7 )
+                        mvOsOutput(" Supports Fast AP:              Yes \n");
+                    else
+                        mvOsOutput(" Supports Fast AP:              No \n");
+                }
+                else if (dimmInfo.memoryType == MEM_TYPE_DDR2)
+                {
+                    if ( spdRawData[i] & BIT0 )
+                        mvOsOutput(" Supports Weak Driver:          Yes \n");
+                    else
+                        mvOsOutput(" Supports Weak Driver:          No \n");
+                }
+                break;
+/*----------------------------------------------------------------------------*/
+    
+            case 23:
+            /* Minimum Cycle Time At Maximum Cas Latancy Minus 1 (2nd highest CL) */
+                leftOfPoint = (spdRawData[i] & 0xf0) >> 4;
+                rightOfPoint = (spdRawData[i] & 0x0f) * 10;
+                
+                /* DDR2 addition of right of point */
+                if ((spdRawData[i] & 0x0f) == 0xA)
+                {
+                    rightOfPoint = 25;
+                }
+                if ((spdRawData[i] & 0x0f) == 0xB)
+                {
+                    rightOfPoint = 33;
+                }
+                if ((spdRawData[i] & 0x0f) == 0xC)
+                {
+                    rightOfPoint = 66;
+                }
+                if ((spdRawData[i] & 0x0f) == 0xD)
+                {
+                    rightOfPoint = 75;
+                }
+
+                mvOsOutput("Minimum Cycle Time At 2nd highest CasLatancy"
+                           "(0 = Not supported): %d.%d [ns]\n",
+                           leftOfPoint, rightOfPoint );
+                break;
+/*----------------------------------------------------------------------------*/
+    
+            case 24: /* Clock To Data Out 2nd highest Cas Latency Value*/
+                div = (dimmInfo.memoryType == MEM_TYPE_SDRAM) ? 10:100;
+                time_tmp = (((spdRawData[i] & 0xf0) >> 4)*10) + 
+                                                    ((spdRawData[i] & 0x0f));
+                leftOfPoint     = time_tmp / div;
+                rightOfPoint    = time_tmp % div;
+                mvOsOutput("Clock To Data Out (2nd CL value): 		%d.%d [ns]\n",
+                                                    leftOfPoint, rightOfPoint);
+                break;
+/*----------------------------------------------------------------------------*/
+    
+            case 25: 
+            /* Minimum Cycle Time At Maximum Cas Latancy Minus 2 (3rd highest CL) */
+                if (dimmInfo.memoryType == MEM_TYPE_SDRAM)
+                {
+                    leftOfPoint = (spdRawData[i] & 0xfc) >> 2;
+                    rightOfPoint = (spdRawData[i] & 0x3) * 25;
+                }
+                else    /* DDR1 or DDR2 */ 
+                {
+                    leftOfPoint = (spdRawData[i] & 0xf0) >> 4;
+                    rightOfPoint = (spdRawData[i] & 0x0f) * 10;
+                    
+                    /* DDR2 addition of right of point */
+                    if ((spdRawData[i] & 0x0f) == 0xA)
+                    {
+                        rightOfPoint = 25;
+                    }
+                    if ((spdRawData[i] & 0x0f) == 0xB)
+                    {
+                        rightOfPoint = 33;
+                    }
+                    if ((spdRawData[i] & 0x0f) == 0xC)
+                    {
+                        rightOfPoint = 66;
+                    }
+                    if ((spdRawData[i] & 0x0f) == 0xD)
+                    {
+                        rightOfPoint = 75;
+                    }
+                }
+                mvOsOutput("Minimum Cycle Time At 3rd highest CasLatancy" 
+                           "(0 = Not supported): %d.%d [ns]\n",
+                           leftOfPoint, rightOfPoint );
+                break;
+/*----------------------------------------------------------------------------*/
+    
+            case 26: /* Clock To Data Out 3rd highest Cas Latency Value*/
+                if (dimmInfo.memoryType == MEM_TYPE_SDRAM)
+                {
+                    leftOfPoint = (spdRawData[i] & 0xfc) >> 2;
+                    rightOfPoint = (spdRawData[i] & 0x3) * 25;
+                }
+                else    /* DDR1 or DDR2 */ 
+                {
+                    time_tmp = (((spdRawData[i] & 0xf0) >> 4)*10) + 
+                                                      ((spdRawData[i] & 0x0f));
+                    leftOfPoint     = 0;
+                    rightOfPoint    = time_tmp;
+                }
+                mvOsOutput("Clock To Data Out (3rd CL value): 		%d.%2d[ns]\n",
+                                                  leftOfPoint, rightOfPoint );
+                break;
+/*----------------------------------------------------------------------------*/
+    
+            case 27: /* Minimum Row Precharge Time */
+                shift = (dimmInfo.memoryType == MEM_TYPE_SDRAM)? 0:2;
+                maskLeftOfPoint  = (dimmInfo.memoryType == MEM_TYPE_SDRAM) ? 
+                                                                    0xff : 0xfc;
+                maskRightOfPoint = (dimmInfo.memoryType == MEM_TYPE_SDRAM) ? 
+                                                                    0x00 : 0x03;
+                leftOfPoint = ((spdRawData[i] & maskLeftOfPoint) >> shift);
+                rightOfPoint = (spdRawData[i] & maskRightOfPoint)*25;
+                temp = ((leftOfPoint*100) + rightOfPoint);/* in 10ps Intervals*/
+                trp_clocks = (temp + (busClkPs-1)) /  busClkPs;    
+                mvOsOutput("Minimum Row Precharge Time [ns]: 		%d.%d = " 
+                           "in Clk cycles %d\n", 
+                           leftOfPoint, rightOfPoint, trp_clocks);
+                break;
+/*----------------------------------------------------------------------------*/
+    
+            case 28: /* Minimum Row Active to Row Active Time */
+                shift = (dimmInfo.memoryType == MEM_TYPE_SDRAM)? 0:2;
+                maskLeftOfPoint  = (dimmInfo.memoryType == MEM_TYPE_SDRAM) ? 
+                                                                    0xff : 0xfc;
+                maskRightOfPoint = (dimmInfo.memoryType == MEM_TYPE_SDRAM) ? 
+                                                                    0x00 : 0x03;
+                leftOfPoint = ((spdRawData[i] & maskLeftOfPoint) >> shift);
+                rightOfPoint = (spdRawData[i] & maskRightOfPoint)*25;
+                temp = ((leftOfPoint*100) + rightOfPoint);/* in 100ns Interval*/
+                trrd_clocks = (temp + (busClkPs-1)) / busClkPs;
+                mvOsOutput("Minimum Row Active -To- Row Active Delay [ns]: " 
+                           "%d.%d = in Clk cycles %d\n",
+                            leftOfPoint, rightOfPoint, trp_clocks);
+                break;
+/*----------------------------------------------------------------------------*/
+    
+            case 29: /* Minimum Ras-To-Cas Delay */
+                shift = (dimmInfo.memoryType == MEM_TYPE_SDRAM)? 0:2;
+                maskLeftOfPoint  = (dimmInfo.memoryType == MEM_TYPE_SDRAM) ? 
+                                                                    0xff : 0xfc;
+                maskRightOfPoint = (dimmInfo.memoryType == MEM_TYPE_SDRAM) ? 
+                                                                    0x00 : 0x03;
+                leftOfPoint = ((spdRawData[i] & maskLeftOfPoint) >> shift);
+                rightOfPoint = (spdRawData[i] & maskRightOfPoint)*25;  
+                temp = ((leftOfPoint*100) + rightOfPoint);/* in 100ns Interval*/
+                trcd_clocks = (temp + (busClkPs-1) )/ busClkPs;
+                mvOsOutput("Minimum Ras-To-Cas Delay [ns]: 			%d.%d = "
+                           "in Clk cycles %d\n", 
+                           leftOfPoint, rightOfPoint, trp_clocks);
+                break;
+/*----------------------------------------------------------------------------*/
+   
+            case 30: /* Minimum Ras Pulse Width */
+                tras_clocks = (cas2ps(spdRawData[i])+(busClkPs-1)) / busClkPs;
+                mvOsOutput("Minimum Ras Pulse Width [ns]: 			%d = "
+                           "in Clk cycles %d\n", spdRawData[i], tras_clocks);
+                break;
+/*----------------------------------------------------------------------------*/
+    
+            case 31: /* Module Bank Density */
+                mvOsOutput("Module Bank Density (more than 1= Multisize-Module):");
+
+                if (dimmInfo.memoryType == MEM_TYPE_SDRAM)
+                {
+                    if (dimmInfo.dimmBankDensity & BIT0)
+                        mvOsOutput("1GB, ");
+                    if (dimmInfo.dimmBankDensity & BIT1)
+                        mvOsOutput("8MB, ");
+                    if (dimmInfo.dimmBankDensity & BIT2)
+                        mvOsOutput("16MB, ");
+                    if (dimmInfo.dimmBankDensity & BIT3)
+                        mvOsOutput("32MB, ");
+                    if (dimmInfo.dimmBankDensity & BIT4)
+                        mvOsOutput("64MB, ");
+                    if (dimmInfo.dimmBankDensity & BIT5)
+                        mvOsOutput("128MB, ");
+                    if (dimmInfo.dimmBankDensity & BIT6) 
+                        mvOsOutput("256MB, ");
+                    if (dimmInfo.dimmBankDensity & BIT7) 
+                        mvOsOutput("512MB, ");
+                }
+                else if (dimmInfo.memoryType == MEM_TYPE_DDR1)
+                {
+                    if (dimmInfo.dimmBankDensity & BIT0)
+                        mvOsOutput("1GB, ");
+                    if (dimmInfo.dimmBankDensity & BIT1)
+                        mvOsOutput("2GB, ");
+                    if (dimmInfo.dimmBankDensity & BIT2)
+                        mvOsOutput("16MB, ");
+                    if (dimmInfo.dimmBankDensity & BIT3)
+                        mvOsOutput("32MB, ");
+                    if (dimmInfo.dimmBankDensity & BIT4)
+                        mvOsOutput("64MB, ");
+                    if (dimmInfo.dimmBankDensity & BIT5)
+                        mvOsOutput("128MB, ");
+                    if (dimmInfo.dimmBankDensity & BIT6) 
+                        mvOsOutput("256MB, ");
+                    if (dimmInfo.dimmBankDensity & BIT7) 
+                        mvOsOutput("512MB, ");
+                }
+                else /* if (dimmInfo.memoryType == MEM_TYPE_DDR2) */
+                {
+                    if (dimmInfo.dimmBankDensity & BIT0)
+                        mvOsOutput("1GB, ");
+                    if (dimmInfo.dimmBankDensity & BIT1)
+                        mvOsOutput("2GB, ");
+                    if (dimmInfo.dimmBankDensity & BIT2)
+                        mvOsOutput("4GB, ");
+                    if (dimmInfo.dimmBankDensity & BIT3)
+                        mvOsOutput("8GB, ");
+                    if (dimmInfo.dimmBankDensity & BIT4)
+                        mvOsOutput("16GB, ");
+                    if (dimmInfo.dimmBankDensity & BIT5)
+                    mvOsOutput("128MB, ");
+                        if (dimmInfo.dimmBankDensity & BIT6) 
+                    mvOsOutput("256MB, ");
+                        if (dimmInfo.dimmBankDensity & BIT7) 
+                    mvOsOutput("512MB, ");
+                }
+                mvOsOutput("\n");
+                break;
+/*----------------------------------------------------------------------------*/
+    
+            case 32: /* Address And Command Setup Time (measured in ns/1000) */
+                if (dimmInfo.memoryType == MEM_TYPE_SDRAM)
+                {
+                    rightOfPoint = (spdRawData[i] & 0x0f);
+                    leftOfPoint  = (spdRawData[i] & 0xf0) >> 4;
+                    if(leftOfPoint > 7)
+                    {
+                    leftOfPoint *= -1;
+                    }
+                }
+                else /* DDR1 or DDR2 */
+                {
+                    time_tmp = (((spdRawData[i] & 0xf0) >> 4)*10) + 
+                                                      ((spdRawData[i] & 0x0f));
+                    leftOfPoint = time_tmp / 100;
+                    rightOfPoint = time_tmp % 100; 
+                }
+                mvOsOutput("Address And Command Setup Time [ns]: 		%d.%d\n",
+                                                     leftOfPoint, rightOfPoint);
+                break;
+/*----------------------------------------------------------------------------*/
+    
+            case 33: /* Address And Command Hold Time */
+                if (dimmInfo.memoryType == MEM_TYPE_SDRAM)
+                {
+                    rightOfPoint = (spdRawData[i] & 0x0f);
+                    leftOfPoint  = (spdRawData[i] & 0xf0) >> 4;
+                    if(leftOfPoint > 7)
+                    {
+                    leftOfPoint *= -1;
+                    }
+                }
+                else /* DDR1 or DDR2 */
+                {
+                    time_tmp = (((spdRawData[i] & 0xf0) >> 4)*10) + 
+                                                      ((spdRawData[i] & 0x0f));
+                    leftOfPoint = time_tmp / 100;
+                    rightOfPoint = time_tmp % 100;                 
+                }
+                mvOsOutput("Address And Command Hold Time [ns]: 		%d.%d\n",
+                                                   leftOfPoint, rightOfPoint);
+                break;
+/*----------------------------------------------------------------------------*/
+    
+            case 34: /* Data Input Setup Time */
+                if (dimmInfo.memoryType == MEM_TYPE_SDRAM)
+                {
+                    rightOfPoint = (spdRawData[i] & 0x0f);
+                    leftOfPoint  = (spdRawData[i] & 0xf0) >> 4;
+                    if(leftOfPoint > 7)
+                    {
+                        leftOfPoint *= -1;
+                    }
+                }
+                else /* DDR1 or DDR2 */
+                {
+                    time_tmp = (((spdRawData[i] & 0xf0) >> 4)*10) + 
+                                                      ((spdRawData[i] & 0x0f));
+                    leftOfPoint = time_tmp / 100;
+                    rightOfPoint = time_tmp % 100;                 
+                }
+                mvOsOutput("Data Input Setup Time [ns]: 			%d.%d\n", 
+                                                    leftOfPoint, rightOfPoint);
+                break;
+/*----------------------------------------------------------------------------*/
+    
+            case 35: /* Data Input Hold Time */
+                if (dimmInfo.memoryType == MEM_TYPE_SDRAM)
+                {
+                    rightOfPoint = (spdRawData[i] & 0x0f);
+                    leftOfPoint  = (spdRawData[i] & 0xf0) >> 4;
+                    if(leftOfPoint > 7)
+                    {
+                        leftOfPoint *= -1;
+                    }
+                }
+                else /* DDR1 or DDR2 */
+                {
+                    time_tmp = (((spdRawData[i] & 0xf0) >> 4)*10) + 
+                                                      ((spdRawData[i] & 0x0f));
+                    leftOfPoint = time_tmp / 100;
+                    rightOfPoint = time_tmp % 100;                 
+                }
+                mvOsOutput("Data Input Hold Time [ns]: 			%d.%d\n\n", 
+                                                    leftOfPoint, rightOfPoint);
+                break;
+/*----------------------------------------------------------------------------*/
+    
+            case 36: /* Relevant for DDR2 only: Write Recovery Time */
+                leftOfPoint = ((spdRawData[i] & maskLeftOfPoint) >> 2);
+                rightOfPoint = (spdRawData[i] & maskRightOfPoint) * 25;  
+                mvOsOutput("Write Recovery Time [ns]: 			%d.%d\n", 
+                                                    leftOfPoint, rightOfPoint);
+                break;
+/*----------------------------------------------------------------------------*/
+        }
+    
+}
+
+
+/*
+ * translate ns.ns/10 coding of SPD timing values
+ * into ps unit values
+ */
+/*******************************************************************************
+*  cas2ps - Translate x.y ns parameter to pico-seconds values
+*
+* DESCRIPTION:
+*       This function translates x.y nano seconds to its value in pico seconds.
+*       For example 3.75ns will return 3750.
+*
+* INPUT:
+*       spd_byte - DIMM SPD byte.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       value in pico seconds.
+*
+*******************************************************************************/
+static MV_U32  cas2ps(MV_U8 spd_byte)
+{
+    MV_U32 ns, ns10;
+    
+    /* isolate upper nibble */
+    ns = (spd_byte >> 4) & 0x0F;
+    /* isolate lower nibble */
+    ns10 = (spd_byte & 0x0F);
+    
+    if( ns10 < 10 ) {
+        ns10 *= 10;
+    }
+    else if( ns10 == 10 )
+        ns10 = 25;
+    else if( ns10 == 11 )
+        ns10 = 33;
+    else if( ns10 == 12 )
+        ns10 = 66;
+    else if( ns10 == 13 )
+        ns10 = 75;
+    else 
+    {
+        mvOsOutput("cas2ps Err. unsupported cycle time.\n");
+    }
+    
+    return (ns*1000 + ns10*10);
+}
+
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/ddr2/spd/mvSpd.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/ddr2/spd/mvSpd.h
new file mode 100644
index 0000000..f955466
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/ddr2/spd/mvSpd.h
@@ -0,0 +1,192 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+#ifndef __INCmvDram
+#define __INCmvDram
+
+#include "ddr2/mvDramIf.h"
+#include "twsi/mvTwsi.h"
+
+#define MAX_DIMM_NUM 			2
+#define SPD_SIZE			128
+
+/* Dimm spd offsets */
+#define DIMM_MEM_TYPE 					2
+#define DIMM_ROW_NUM 					3
+#define DIMM_COL_NUM 					4
+#define DIMM_MODULE_BANK_NUM 				5
+#define DIMM_DATA_WIDTH 				6
+#define DIMM_VOLT_IF 					8
+#define DIMM_MIN_CC_AT_MAX_CAS 				9
+#define DIMM_ERR_CHECK_TYPE 				11
+#define DIMM_REFRESH_INTERVAL 				12
+#define DIMM_SDRAM_WIDTH 				13
+#define DIMM_ERR_CHECK_DATA_WIDTH 			14
+#define DIMM_MIN_CLK_DEL 				15
+#define DIMM_BURST_LEN_SUP 				16
+#define DIMM_DEV_BANK_NUM 				17
+#define DIMM_SUP_CAL 					18
+#define DIMM_DDR2_TYPE_INFORMATION          		20      /* DDR2 only */
+#define DIMM_BUF_ADDR_CONT_IN 				21
+#define DIMM_MIN_CC_AT_MAX_CAS_MINUS1			23
+#define DIMM_MIN_CC_AT_MAX_CAS_MINUS2			25
+#define DIMM_MIN_ROW_PRECHARGE_TIME			27
+#define DIMM_MIN_ROW_ACTIVE_TO_ROW_ACTIVE		28
+#define DIMM_MIN_RAS_TO_CAS_DELAY			29
+#define DIMM_MIN_RAS_PULSE_WIDTH			30
+#define DIMM_BANK_DENSITY				31
+#define DIMM_MIN_WRITE_RECOVERY_TIME        		36
+#define DIMM_MIN_WRITE_TO_READ_CMD_DELAY    		37
+#define DIMM_MIN_READ_TO_PRECH_CMD_DELAY    		38
+#define DIMM_MIN_REFRESH_TO_ACTIVATE_CMD    		42
+#define DIMM_SPD_VERSION    				62
+
+/* Dimm Memory Type values */
+#define DIMM_MEM_TYPE_SDRAM					0x4
+#define DIMM_MEM_TYPE_DDR1 					0x7
+#define DIMM_MEM_TYPE_DDR2 					0x8
+        
+#define DIMM_MODULE_MANU_OFFS 		64
+#define DIMM_MODULE_MANU_SIZE 		8
+#define DIMM_MODULE_VEN_OFFS 		73 
+#define DIMM_MODULE_VEN_SIZE 		25
+#define DIMM_MODULE_ID_OFFS 		99
+#define DIMM_MODULE_ID_SIZE 		18
+
+/* enumeration for voltage levels. */
+typedef enum _mvDimmVoltageIf
+{
+    TTL_5V_TOLERANT, 
+    LVTTL, 
+    HSTL_1_5V, 
+    SSTL_3_3V, 
+    SSTL_2_5V, 
+    VOLTAGE_UNKNOWN, 
+} MV_DIMM_VOLTAGE_IF;
+
+
+/* enumaration for SDRAM CAS Latencies. */
+typedef enum _mvDimmSdramCas
+{
+    SD_CL_1 =1,  
+    SD_CL_2,  
+    SD_CL_3, 
+    SD_CL_4, 
+    SD_CL_5, 
+    SD_CL_6, 
+    SD_CL_7, 
+    SD_FAULT
+}MV_DIMM_SDRAM_CAS;
+
+
+/* DIMM information structure */                                                    
+typedef struct _mvDimmInfo
+{
+    MV_MEMORY_TYPE  memoryType; 	/* DDR or SDRAM */
+
+    MV_U8       spdRawData[SPD_SIZE];  	/* Content of SPD-EEPROM copied 1:1  */
+
+    /* DIMM dimensions */
+    MV_U32  numOfRowAddr;
+    MV_U32  numOfColAddr;
+    MV_U32  numOfModuleBanks;
+    MV_U32  dataWidth;
+    MV_U32  errorCheckType;             /* ECC , PARITY..*/
+    MV_U32  sdramWidth;                 /* 4,8,16 or 32 */
+    MV_U32  errorCheckDataWidth;        /* 0 - no, 1 - Yes */
+    MV_U32  burstLengthSupported;
+    MV_U32  numOfBanksOnEachDevice;
+    MV_U32  suportedCasLatencies;
+    MV_U32  refreshInterval;
+    MV_U32  dimmBankDensity;
+    MV_U32  dimmTypeInfo;           /* DDR2 only */
+    MV_U32  dimmAttributes;
+
+    /* DIMM timing parameters */
+    MV_U32  minCycleTimeAtMaxCasLatPs;	
+    MV_U32  minCycleTimeAtMaxCasLatMinus1Ps;
+    MV_U32  minCycleTimeAtMaxCasLatMinus2Ps;
+	MV_U32  minRowPrechargeTime;
+	MV_U32  minRowActiveToRowActive;
+	MV_U32  minRasToCasDelay;
+	MV_U32  minRasPulseWidth;
+    MV_U32  minWriteRecoveryTime;   /* DDR2 only */
+    MV_U32  minWriteToReadCmdDelay; /* DDR2 only */
+    MV_U32  minReadToPrechCmdDelay; /* DDR2 only */
+    MV_U32  minRefreshToActiveCmd;  /* DDR2 only */
+
+    /* Parameters calculated from the extracted DIMM information */
+    MV_U32  size;               /* 16,64,128,256 or 512 MByte in MB units */
+    MV_U32  deviceDensity;      /* 16,64,128,256 or 512 Mbit in MB units  */
+    MV_U32  numberOfDevices;
+
+} MV_DIMM_INFO;
+
+
+MV_STATUS mvDramBankInfoGet(MV_U32 bankNum, MV_DRAM_BANK_INFO *pBankInfo);
+MV_STATUS dimmSpdGet(MV_U32 dimmNum, MV_DIMM_INFO *pDimmInfo);
+MV_VOID dimmSpdPrint(MV_U32 dimmNum);
+MV_STATUS dimmSpdCpy(MV_VOID);
+
+#endif /* __INCmvDram */
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/eth/gbe/mvEth.c b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/eth/gbe/mvEth.c
new file mode 100644
index 0000000..d24e788
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/eth/gbe/mvEth.c
@@ -0,0 +1,2952 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+        this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+/*******************************************************************************
+* mvEth.c - Marvell's Gigabit Ethernet controller low level driver
+*
+* DESCRIPTION:
+*       This file introduce OS independent APIs to Marvell's Gigabit Ethernet
+*       controller. This Gigabit Ethernet Controller driver API controls
+*       1) Operations (i.e. port Init, Finish, Up, Down, PhyReset etc').
+*       2) Data flow (i.e. port Send, Receive etc').
+*       3) MAC Filtering functions (ethSetMcastAddr, ethSetRxFilterMode, etc.)
+*       4) MIB counters support (ethReadMibCounter)
+*       5) Debug functions (ethPortRegs, ethPortCounters, ethPortQueues, etc.)
+*       Each Gigabit Ethernet port is controlled via ETH_PORT_CTRL struct.
+*       This struct includes configuration information as well as driver
+*       internal data needed for its operations.
+*
+*       Supported Features:
+*       - OS independent. All required OS services are implemented via external 
+*       OS dependent components (like osLayer or ethOsg)
+*       - The user is free from Rx/Tx queue managing.
+*       - Simple Gigabit Ethernet port operation API.
+*       - Simple Gigabit Ethernet port data flow API.
+*       - Data flow and operation API support per queue functionality.
+*       - Support cached descriptors for better performance.
+*       - PHY access and control API.
+*       - Port Configuration API.
+*       - Full control over Special and Other Multicast MAC tables.
+*
+*******************************************************************************/
+/* includes */
+#include "mvTypes.h"
+#include "mv802_3.h"
+#include "mvDebug.h"
+#include "mvCommon.h"
+#include "mvOs.h"
+#include "ctrlEnv/mvCtrlEnvLib.h"
+#include "eth-phy/mvEthPhy.h"
+#include "eth/mvEth.h"
+#include "eth/gbe/mvEthGbe.h"
+#include "cpu/mvCpu.h"
+
+#ifdef INCLUDE_SYNC_BARR
+#include "sys/mvCpuIf.h"
+#endif
+
+#ifdef MV_RT_DEBUG
+#   define ETH_DEBUG
+#endif
+
+
+/* locals */
+MV_BOOL         ethDescInSram;
+MV_BOOL         ethDescSwCoher;
+
+/* This array holds the control structure of each port */
+ETH_PORT_CTRL* ethPortCtrl[MV_ETH_MAX_PORTS];
+
+/* Ethernet Port Local routines */
+
+static void    ethInitRxDescRing(ETH_PORT_CTRL* pPortCtrl, int queue);
+
+static void    ethInitTxDescRing(ETH_PORT_CTRL* pPortCtrl, int queue);
+
+static void    ethSetUcastTable(int portNo, int queue);
+
+static MV_BOOL ethSetUcastAddr (int ethPortNum, MV_U8 lastNibble, int queue);
+static MV_BOOL ethSetSpecialMcastAddr(int ethPortNum, MV_U8 lastByte, int queue);
+static MV_BOOL ethSetOtherMcastAddr(int ethPortNum, MV_U8 crc8, int queue);
+
+static void    ethFreeDescrMemory(ETH_PORT_CTRL* pEthPortCtrl, MV_BUF_INFO* pDescBuf);
+static MV_U8*  ethAllocDescrMemory(ETH_PORT_CTRL* pEthPortCtrl, int size, 
+                                   MV_ULONG* pPhysAddr, MV_U32 *memHandle);
+
+static MV_U32 mvEthMruGet(MV_U32 maxRxPktSize);
+
+static void mvEthPortSgmiiConfig(int port);
+
+
+
+/******************************************************************************/
+/*                      EthDrv Initialization functions                       */
+/******************************************************************************/
+
+/*******************************************************************************
+* mvEthHalInit - Initialize the Giga Ethernet unit
+*
+* DESCRIPTION:
+*       This function initialize the Giga Ethernet unit.
+*       1) Configure Address decode windows of the unit
+*       2) Set registers to HW default values. 
+*       3) Clear and Disable interrupts
+*
+* INPUT:  NONE
+*
+* RETURN: NONE
+*
+* NOTE: this function is called once in the boot process.
+*******************************************************************************/
+void    mvEthHalInit(void)
+{
+    int port;
+
+    /* Init static data structures */
+    for (port=0; port<MV_ETH_MAX_PORTS; port++)
+    {
+        ethPortCtrl[port] = NULL;
+    }
+    /* Power down all existing ports */
+    for(port=0; port<mvCtrlEthMaxPortGet(); port++)
+    {
+
+#if defined (MV78200)
+	    /* Skip ports mapped to another CPU*/
+	if (MV_FALSE == mvSocUnitIsMappedToThisCpu(GIGA0+port))
+	{
+		    continue;
+	}		
+#endif
+
+	/* Skip power down ports */
+	if (MV_FALSE == mvCtrlPwrClckGet(ETH_GIG_UNIT_ID, port)) continue;
+
+        /* Disable Giga Ethernet Unit interrupts */
+        MV_REG_WRITE(ETH_UNIT_INTR_MASK_REG(port), 0);
+
+        /* Clear ETH_UNIT_INTR_CAUSE_REG register */
+        MV_REG_WRITE(ETH_UNIT_INTR_CAUSE_REG(port), 0);
+
+    }
+
+    mvEthMemAttrGet(&ethDescInSram, &ethDescSwCoher);
+
+#if defined(ETH_DESCR_IN_SRAM)
+    if(ethDescInSram == MV_FALSE)
+    {
+        mvOsPrintf("ethDrv: WARNING! Descriptors will be allocated in DRAM instead of SRAM.\n");
+    }
+#endif /* ETH_DESCR_IN_SRAM */
+}
+
+/*******************************************************************************
+* mvEthMemAttrGet - Define properties (SRAM/DRAM, SW_COHER / HW_COHER / UNCACHED) 
+*                       of of memory location for RX and TX descriptors.
+*
+* DESCRIPTION:
+*       This function allocates memory for RX and TX descriptors.
+*       - If ETH_DESCR_IN_SRAM defined, allocate from SRAM memory.
+*       - If ETH_DESCR_IN_SDRAM defined, allocate from SDRAM memory.
+*
+* INPUT:
+*   MV_BOOL* pIsSram - place of descriptors: 
+*                      MV_TRUE  - in SRAM
+*                      MV_FALSE - in DRAM
+*   MV_BOOL* pIsSwCoher - cache coherency of descriptors:
+*                      MV_TRUE  - driver is responsible for cache coherency
+*                      MV_FALSE - driver is not responsible for cache coherency
+*
+* RETURN:
+*
+*******************************************************************************/
+void   mvEthMemAttrGet(MV_BOOL* pIsSram, MV_BOOL* pIsSwCoher)
+{
+    MV_BOOL isSram, isSwCoher;
+
+    isSram = MV_FALSE;
+#if (ETHER_DRAM_COHER == MV_CACHE_COHER_SW) 
+    isSwCoher = MV_TRUE;
+#else 
+    isSwCoher = MV_FALSE;
+#endif
+
+#if defined(ETH_DESCR_IN_SRAM)
+    if( mvCtrlSramSizeGet() > 0)
+    {
+        isSram = MV_TRUE;
+        #if (INTEG_SRAM_COHER == MV_CACHE_COHER_SW) 
+            isSwCoher = MV_TRUE;
+        #else 
+            isSwCoher = MV_FALSE;
+        #endif
+    }
+#endif /* ETH_DESCR_IN_SRAM */
+
+    if(pIsSram != NULL)
+        *pIsSram = isSram;
+
+    if(pIsSwCoher != NULL)
+        *pIsSwCoher = isSwCoher;
+}
+
+
+
+/******************************************************************************/
+/*                      Port Initialization functions                         */
+/******************************************************************************/
+
+/*******************************************************************************
+* mvEthPortInit - Initialize the Ethernet port driver
+*
+* DESCRIPTION:
+*       This function initialize the ethernet port.
+*       1) Allocate and initialize internal port Control structure.
+*       2) Create RX and TX descriptor rings for default RX and TX queues
+*       3) Disable RX and TX operations, clear cause registers and 
+*          mask all interrupts.
+*       4) Set all registers to default values and clean all MAC tables. 
+*
+* INPUT:
+*       int             portNo          - Ethernet port number
+*       ETH_PORT_INIT   *pEthPortInit   - Ethernet port init structure
+*
+* RETURN:
+*       void* - ethernet port handler, that should be passed to the most other
+*               functions dealing with this port.
+*
+* NOTE: This function is called once per port when loading the eth module.
+*******************************************************************************/
+void*   mvEthPortInit(int portNo, MV_ETH_PORT_INIT *pEthPortInit)
+{
+    int             queue, descSize;
+    ETH_PORT_CTRL*  pPortCtrl;
+
+    /* Check validity of parameters */
+    if( (portNo >= (int)mvCtrlEthMaxPortGet()) || 
+        (pEthPortInit->rxDefQ   >= MV_ETH_RX_Q_NUM)  ||
+        (pEthPortInit->maxRxPktSize < 1518) )
+    {
+        mvOsPrintf("EthPort #%d: Bad initialization parameters\n", portNo);
+        return NULL;
+    }
+    if( (pEthPortInit->rxDescrNum[pEthPortInit->rxDefQ]) == 0)
+    {
+        mvOsPrintf("EthPort #%d: rxDefQ (%d) must be created\n", 
+                    portNo, pEthPortInit->rxDefQ);
+        return NULL;
+    }
+
+    pPortCtrl = (ETH_PORT_CTRL*)mvOsMalloc( sizeof(ETH_PORT_CTRL) );
+    if(pPortCtrl == NULL)   
+    {
+       mvOsPrintf("EthDrv: Can't allocate %dB for port #%d control structure!\n",
+                   (int)sizeof(ETH_PORT_CTRL), portNo);
+       return NULL;
+    }
+
+    memset(pPortCtrl, 0, sizeof(ETH_PORT_CTRL) );
+    ethPortCtrl[portNo] = pPortCtrl;
+
+    pPortCtrl->portState = MV_UNDEFINED_STATE;
+
+    pPortCtrl->portNo = portNo;
+
+    pPortCtrl->osHandle = pEthPortInit->osHandle;
+
+    /* Copy Configuration parameters */
+    pPortCtrl->portConfig.maxRxPktSize = pEthPortInit->maxRxPktSize;
+    pPortCtrl->portConfig.rxDefQ = pEthPortInit->rxDefQ;
+    pPortCtrl->portConfig.ejpMode = 0;
+
+    for( queue=0; queue<MV_ETH_RX_Q_NUM; queue++ )
+    {
+        pPortCtrl->rxQueueConfig[queue].descrNum = pEthPortInit->rxDescrNum[queue];
+    }
+    for( queue=0; queue<MV_ETH_TX_Q_NUM; queue++ )
+    {
+        pPortCtrl->txQueueConfig[queue].descrNum = pEthPortInit->txDescrNum[queue];
+    }
+
+    mvEthPortDisable(pPortCtrl);
+
+    /* Set the board information regarding PHY address */
+    mvEthPhyAddrSet(pPortCtrl, mvBoardPhyAddrGet(portNo) );
+
+    /* Create all requested RX queues */
+    for(queue=0; queue<MV_ETH_RX_Q_NUM; queue++)
+    {
+        if(pPortCtrl->rxQueueConfig[queue].descrNum == 0)
+            continue;
+
+        /* Allocate memory for RX descriptors */
+        descSize = ((pPortCtrl->rxQueueConfig[queue].descrNum * ETH_RX_DESC_ALIGNED_SIZE) +
+                                                        CPU_D_CACHE_LINE_SIZE);
+ 
+        pPortCtrl->rxQueue[queue].descBuf.bufVirtPtr = 
+                        ethAllocDescrMemory(pPortCtrl, descSize, 
+					    &pPortCtrl->rxQueue[queue].descBuf.bufPhysAddr,
+					    &pPortCtrl->rxQueue[queue].descBuf.memHandle);
+        pPortCtrl->rxQueue[queue].descBuf.bufSize = descSize;
+        if(pPortCtrl->rxQueue[queue].descBuf.bufVirtPtr == NULL)
+        {
+            mvOsPrintf("EthPort #%d, rxQ=%d: Can't allocate %d bytes in %s for %d RX descr\n", 
+                        pPortCtrl->portNo, queue, descSize, 
+                        ethDescInSram ? "SRAM" : "DRAM",
+                        pPortCtrl->rxQueueConfig[queue].descrNum);
+            return NULL;
+        }
+
+        ethInitRxDescRing(pPortCtrl, queue);
+    }
+    /* Create TX queues */
+    for(queue=0; queue<MV_ETH_TX_Q_NUM; queue++)
+    {
+        if(pPortCtrl->txQueueConfig[queue].descrNum == 0)
+            continue;
+
+        /* Allocate memory for TX descriptors */
+        descSize = ((pPortCtrl->txQueueConfig[queue].descrNum * ETH_TX_DESC_ALIGNED_SIZE) +
+                                                        CPU_D_CACHE_LINE_SIZE);
+ 
+        pPortCtrl->txQueue[queue].descBuf.bufVirtPtr = 
+		ethAllocDescrMemory(pPortCtrl, descSize,
+				    &pPortCtrl->txQueue[queue].descBuf.bufPhysAddr,
+				    &pPortCtrl->txQueue[queue].descBuf.memHandle);
+        pPortCtrl->txQueue[queue].descBuf.bufSize = descSize;
+        if(pPortCtrl->txQueue[queue].descBuf.bufVirtPtr == NULL)
+        {
+            mvOsPrintf("EthPort #%d, txQ=%d: Can't allocate %d bytes in %s for %d TX descr\n", 
+                        pPortCtrl->portNo, queue, descSize, ethDescInSram ? "SRAM" : "DRAM",
+                        pPortCtrl->txQueueConfig[queue].descrNum);
+            return NULL;
+        }
+
+        ethInitTxDescRing(pPortCtrl, queue);
+    }
+    mvEthDefaultsSet(pPortCtrl);
+
+    pPortCtrl->portState = MV_IDLE;
+    return pPortCtrl;
+}
+
+/*******************************************************************************
+* ethPortFinish - Finish the Ethernet port driver
+*
+* DESCRIPTION:
+*       This function finish the ethernet port.
+*       1) Down ethernet port if needed.
+*       2) Delete RX and TX descriptor rings for all created RX and TX queues
+*       3) Free internal port Control structure.
+*
+* INPUT:
+*       void*   pEthPortHndl  - Ethernet port handler
+*
+* RETURN:   NONE.
+*
+*******************************************************************************/
+void    mvEthPortFinish(void* pPortHndl)
+{
+    ETH_PORT_CTRL*  pPortCtrl = (ETH_PORT_CTRL*)pPortHndl;
+    int             queue, portNo  = pPortCtrl->portNo;
+
+    if(pPortCtrl->portState == MV_ACTIVE)
+    {
+        mvOsPrintf("ethPort #%d: Warning !!! Finish port in Active state\n",
+                 portNo);
+        mvEthPortDisable(pPortHndl);
+    }
+
+    /* Free all allocated RX queues */
+    for(queue=0; queue<MV_ETH_RX_Q_NUM; queue++)
+    {
+        ethFreeDescrMemory(pPortCtrl, &pPortCtrl->rxQueue[queue].descBuf);
+    }
+
+    /* Free all allocated TX queues */
+    for(queue=0; queue<MV_ETH_TX_Q_NUM; queue++)
+    {
+        ethFreeDescrMemory(pPortCtrl, &pPortCtrl->txQueue[queue].descBuf);
+    }
+
+    /* Free port control structure */
+    mvOsFree(pPortCtrl);
+
+    ethPortCtrl[portNo] = NULL;
+}
+
+/*******************************************************************************
+* mvEthDefaultsSet - Set defaults to the ethernet port
+*
+* DESCRIPTION:
+*       This function set default values to the ethernet port.
+*       1) Clear Cause registers and Mask all interrupts
+*       2) Clear all MAC tables
+*       3) Set defaults to all registers
+*       4) Reset all created RX and TX descriptors ring
+*       5) Reset PHY
+*
+* INPUT:
+*       void*   pEthPortHndl  - Ethernet port handler
+*
+* RETURN:   MV_STATUS  
+*               MV_OK - Success, Others - Failure
+* NOTE:
+*   This function update all the port configuration except those set
+*   Initialy by the OsGlue by MV_ETH_PORT_INIT.
+*   This function can be called after portDown to return the port setting 
+*   to defaults.
+*******************************************************************************/
+MV_STATUS   mvEthDefaultsSet(void* pPortHndl)
+{
+    int                 ethPortNo, queue;
+    ETH_PORT_CTRL*      pPortCtrl = (ETH_PORT_CTRL*)pPortHndl;
+    ETH_QUEUE_CTRL*     pQueueCtrl;
+    MV_U32              txPrio;
+    MV_U32              portCfgReg, portCfgExtReg, portSerialCtrlReg, portSerialCtrl1Reg, portSdmaCfgReg;
+    MV_BOARD_MAC_SPEED  boardMacCfg;
+
+    ethPortNo = pPortCtrl->portNo;
+
+    /* Clear Cause registers */
+    MV_REG_WRITE(ETH_INTR_CAUSE_REG(ethPortNo),0);
+    MV_REG_WRITE(ETH_INTR_CAUSE_EXT_REG(ethPortNo),0);
+
+    /* Mask all interrupts */
+    MV_REG_WRITE(ETH_INTR_MASK_REG(ethPortNo),0);
+    MV_REG_WRITE(ETH_INTR_MASK_EXT_REG(ethPortNo),0);
+
+    portCfgReg  =   PORT_CONFIG_VALUE;
+    portCfgExtReg  =  PORT_CONFIG_EXTEND_VALUE;
+
+    boardMacCfg = mvBoardMacSpeedGet(ethPortNo);
+
+    if(boardMacCfg == BOARD_MAC_SPEED_100M)
+    {
+        portSerialCtrlReg = PORT_SERIAL_CONTROL_100MB_FORCE_VALUE;
+    }
+    else if(boardMacCfg == BOARD_MAC_SPEED_1000M)
+    {
+        portSerialCtrlReg = PORT_SERIAL_CONTROL_1000MB_FORCE_VALUE;
+    }
+    else
+    {
+        portSerialCtrlReg =  PORT_SERIAL_CONTROL_VALUE;
+    }
+
+    /* build PORT_SDMA_CONFIG_REG */
+    portSdmaCfgReg = ETH_TX_INTR_COAL_MASK(0);
+    portSdmaCfgReg |= ETH_TX_BURST_SIZE_MASK(ETH_BURST_SIZE_16_64BIT_VALUE);
+
+#if ( (ETHER_DRAM_COHER == MV_CACHE_COHER_HW_WB) ||  \
+      (ETHER_DRAM_COHER == MV_CACHE_COHER_HW_WT) )
+    /* some devices have restricted RX burst size when using HW coherency */
+    portSdmaCfgReg |= ETH_RX_BURST_SIZE_MASK(ETH_BURST_SIZE_4_64BIT_VALUE);
+#else
+    portSdmaCfgReg |= ETH_RX_BURST_SIZE_MASK(ETH_BURST_SIZE_16_64BIT_VALUE);
+#endif
+
+#if defined(MV_CPU_BE)
+    /* big endian */
+# if defined(MV_ARM)
+    portSdmaCfgReg |= (ETH_RX_NO_DATA_SWAP_MASK |
+                       ETH_TX_NO_DATA_SWAP_MASK |
+                       ETH_DESC_SWAP_MASK);
+# elif defined(MV_PPC)
+    portSdmaCfgReg |= (ETH_RX_DATA_SWAP_MASK |
+                       ETH_TX_DATA_SWAP_MASK |
+                       ETH_NO_DESC_SWAP_MASK);
+# else
+# error "Giga Ethernet Swap policy is not defined for the CPU_ARCH"
+# endif /* MV_ARM / MV_PPC */
+
+#else /* MV_CPU_LE */
+    /* little endian */
+    portSdmaCfgReg |= (ETH_RX_NO_DATA_SWAP_MASK | 
+                       ETH_TX_NO_DATA_SWAP_MASK | 
+                       ETH_NO_DESC_SWAP_MASK);
+#endif /* MV_CPU_BE / MV_CPU_LE */
+
+    pPortCtrl->portRxQueueCmdReg = 0;
+    pPortCtrl->portTxQueueCmdReg = 0;
+
+#if (MV_ETH_VERSION >= 4) 
+    if(pPortCtrl->portConfig.ejpMode == MV_TRUE)
+    {
+        MV_REG_WRITE(ETH_TXQ_CMD_1_REG(ethPortNo), ETH_TX_EJP_ENABLE_MASK);
+    }
+    else
+    {
+        MV_REG_WRITE(ETH_TXQ_CMD_1_REG(ethPortNo), 0)
+    }
+#endif /* (MV_ETH_VERSION >= 4) */
+
+    ethSetUcastTable(ethPortNo, -1);
+    mvEthSetSpecialMcastTable(ethPortNo, -1);
+    mvEthSetOtherMcastTable(ethPortNo, -1);
+
+    portSerialCtrlReg &= ~ETH_MAX_RX_PACKET_SIZE_MASK;
+
+    portSerialCtrlReg |= mvEthMruGet(pPortCtrl->portConfig.maxRxPktSize);
+
+    MV_REG_WRITE(ETH_PORT_SERIAL_CTRL_REG(ethPortNo), portSerialCtrlReg);
+
+    /* Update value of PortConfig register accordingly with all RxQueue types */
+    pPortCtrl->portConfig.rxArpQ = pPortCtrl->portConfig.rxDefQ;
+    pPortCtrl->portConfig.rxBpduQ = pPortCtrl->portConfig.rxDefQ; 
+    pPortCtrl->portConfig.rxTcpQ = pPortCtrl->portConfig.rxDefQ; 
+    pPortCtrl->portConfig.rxUdpQ = pPortCtrl->portConfig.rxDefQ; 
+
+    portCfgReg &= ~ETH_DEF_RX_QUEUE_ALL_MASK;
+    portCfgReg |= ETH_DEF_RX_QUEUE_MASK(pPortCtrl->portConfig.rxDefQ);
+    
+    portCfgReg &= ~ETH_DEF_RX_ARP_QUEUE_ALL_MASK;
+    portCfgReg |= ETH_DEF_RX_ARP_QUEUE_MASK(pPortCtrl->portConfig.rxArpQ); 
+
+    portCfgReg &= ~ETH_DEF_RX_BPDU_QUEUE_ALL_MASK;
+    portCfgReg |= ETH_DEF_RX_BPDU_QUEUE_MASK(pPortCtrl->portConfig.rxBpduQ);
+
+    portCfgReg &= ~ETH_DEF_RX_TCP_QUEUE_ALL_MASK;
+    portCfgReg |= ETH_DEF_RX_TCP_QUEUE_MASK(pPortCtrl->portConfig.rxTcpQ);
+
+    portCfgReg &= ~ETH_DEF_RX_UDP_QUEUE_ALL_MASK;
+    portCfgReg |= ETH_DEF_RX_UDP_QUEUE_MASK(pPortCtrl->portConfig.rxUdpQ);
+
+    /* Assignment of Tx CTRP of given queue */
+    txPrio = 0;
+
+    for(queue=0; queue<MV_ETH_TX_Q_NUM; queue++)
+    {
+        pQueueCtrl = &pPortCtrl->txQueue[queue];
+
+        if(pQueueCtrl->pFirstDescr != NULL)
+        {
+            ethResetTxDescRing(pPortCtrl, queue);
+
+            MV_REG_WRITE(ETH_TXQ_TOKEN_COUNT_REG(ethPortNo, queue),
+                         0x3fffffff);
+            MV_REG_WRITE(ETH_TXQ_TOKEN_CFG_REG(ethPortNo, queue), 
+                         0x03ffffff);
+        }
+        else
+        {
+            MV_REG_WRITE(ETH_TXQ_TOKEN_COUNT_REG(ethPortNo, queue),  0x0);
+            MV_REG_WRITE(ETH_TXQ_TOKEN_CFG_REG(ethPortNo, queue), 0x0);
+        }
+    }
+
+    /* Assignment of Rx CRDP of given queue */
+    for(queue=0; queue<MV_ETH_RX_Q_NUM; queue++)
+    {
+        ethResetRxDescRing(pPortCtrl, queue);
+    }
+
+    /* Allow receiving packes with odd number of preamble nibbles */
+    portSerialCtrl1Reg = MV_REG_READ(ETH_PORT_SERIAL_CTRL_1_REG(ethPortNo));
+    portSerialCtrl1Reg |= ETH_EN_MII_ODD_PRE_MASK;
+    MV_REG_WRITE(ETH_PORT_SERIAL_CTRL_1_REG(ethPortNo), portSerialCtrl1Reg);
+
+    /* Assign port configuration and command. */
+    MV_REG_WRITE(ETH_PORT_CONFIG_REG(ethPortNo), portCfgReg);
+
+    MV_REG_WRITE(ETH_PORT_CONFIG_EXTEND_REG(ethPortNo), portCfgExtReg);
+
+    /* Assign port SDMA configuration */
+    MV_REG_WRITE(ETH_SDMA_CONFIG_REG(ethPortNo), portSdmaCfgReg);
+    
+    /* Turn off the port/queue bandwidth limitation */
+    MV_REG_WRITE(ETH_MAX_TRANSMIT_UNIT_REG(ethPortNo), 0x0);
+
+    return MV_OK;
+}
+
+/*******************************************************************************
+* ethPortUp - Start the Ethernet port RX and TX activity.
+*
+* DESCRIPTION:
+*       This routine start Rx and Tx activity:
+*
+*       Note: Each Rx and Tx queue descriptor's list must be initialized prior
+*       to calling this function (use etherInitTxDescRing for Tx queues and
+*       etherInitRxDescRing for Rx queues).
+*
+* INPUT:
+*       void*   pEthPortHndl  - Ethernet port handler
+*
+* RETURN:   MV_STATUS
+*           MV_OK - Success, Others - Failure.
+*
+* NOTE : used for port link up.
+*******************************************************************************/
+MV_STATUS   mvEthPortUp(void* pEthPortHndl)
+{
+    int             ethPortNo;
+    ETH_PORT_CTRL*  pPortCtrl = (ETH_PORT_CTRL*)pEthPortHndl;
+
+    ethPortNo = pPortCtrl->portNo;
+    
+    if( (pPortCtrl->portState != MV_ACTIVE) && 
+        (pPortCtrl->portState != MV_PAUSED) )
+    {
+        mvOsPrintf("ethDrv port%d: Unexpected port state %d\n", 
+                        ethPortNo, pPortCtrl->portState);
+        return MV_BAD_STATE;
+    }
+    
+    ethPortNo = pPortCtrl->portNo;
+
+    /* Enable port RX. */
+    MV_REG_WRITE(ETH_RX_QUEUE_COMMAND_REG(ethPortNo), pPortCtrl->portRxQueueCmdReg);
+
+    /* Enable port TX. */
+    MV_REG_VALUE(ETH_TX_QUEUE_COMMAND_REG(ethPortNo)) = pPortCtrl->portTxQueueCmdReg;
+
+    pPortCtrl->portState = MV_ACTIVE;
+
+    return MV_OK;
+}
+
+/*******************************************************************************
+* ethPortDown - Stop the Ethernet port activity.
+*
+* DESCRIPTION:
+*
+* INPUT:
+*       void*   pEthPortHndl  - Ethernet port handler
+*
+* RETURN:   MV_STATUS
+*               MV_OK - Success, Others - Failure.
+*
+* NOTE : used for port link down.
+*******************************************************************************/
+MV_STATUS   mvEthPortDown(void* pEthPortHndl)
+{
+    ETH_PORT_CTRL*  pPortCtrl = (ETH_PORT_CTRL*)pEthPortHndl;
+    int             ethPortNum = pPortCtrl->portNo;
+    unsigned int    regData;
+    volatile int    uDelay, mDelay;
+
+    /* Stop Rx port activity. Check port Rx activity. */
+    regData = (MV_REG_READ(ETH_RX_QUEUE_COMMAND_REG(ethPortNum))) & ETH_RXQ_ENABLE_MASK;
+    if(regData != 0)
+    {
+        /* Issue stop command for active channels only */
+        MV_REG_WRITE(ETH_RX_QUEUE_COMMAND_REG(ethPortNum), (regData << ETH_RXQ_DISABLE_OFFSET));
+    }
+
+    /* Stop Tx port activity. Check port Tx activity. */
+    regData = (MV_REG_READ(ETH_TX_QUEUE_COMMAND_REG(ethPortNum))) & ETH_TXQ_ENABLE_MASK;
+    if(regData != 0)
+    {
+        /* Issue stop command for active channels only */
+        MV_REG_WRITE(ETH_TX_QUEUE_COMMAND_REG(ethPortNum), 
+                            (regData << ETH_TXQ_DISABLE_OFFSET) ); 
+    }
+
+    /* Force link down */
+/*
+    regData = MV_REG_READ(ETH_PORT_SERIAL_CTRL_REG(ethPortNum));
+    regData &= ~(ETH_DO_NOT_FORCE_LINK_FAIL_MASK);
+    MV_REG_WRITE(ETH_PORT_SERIAL_CTRL_REG(ethPortNum), regData);
+*/
+    /* Wait for all Rx activity to terminate. */
+    mDelay = 0;
+    do
+    {
+        if(mDelay >= RX_DISABLE_TIMEOUT_MSEC)
+        {
+            mvOsPrintf("ethPort_%d: TIMEOUT for RX stopped !!! rxQueueCmd - 0x08%x\n", 
+                        ethPortNum, regData);
+            break;
+        }
+        mvOsDelay(1);
+        mDelay++;
+        
+        /* Check port RX Command register that all Rx queues are stopped */
+        regData = MV_REG_READ(ETH_RX_QUEUE_COMMAND_REG(ethPortNum));
+    }
+    while(regData & 0xFF);
+
+    /* Wait for all Tx activity to terminate. */
+    mDelay = 0;
+    do
+    {
+        if(mDelay >= TX_DISABLE_TIMEOUT_MSEC)
+        {
+            mvOsPrintf("ethPort_%d: TIMEOUT for TX stoped !!! txQueueCmd - 0x08%x\n", 
+                        ethPortNum, regData);
+            break;
+        }
+        mvOsDelay(1);
+        mDelay++;
+
+        /* Check port TX Command register that all Tx queues are stopped */
+        regData = MV_REG_READ(ETH_TX_QUEUE_COMMAND_REG(ethPortNum));
+    }
+    while(regData & 0xFF);
+    
+    /* Double check to Verify that TX FIFO is Empty */
+    mDelay = 0;
+    while(MV_TRUE)
+    {
+        do
+        {
+            if(mDelay >= TX_FIFO_EMPTY_TIMEOUT_MSEC)
+            {
+                mvOsPrintf("\n ethPort_%d: TIMEOUT for TX FIFO empty !!! portStatus - 0x08%x\n", 
+                            ethPortNum, regData);
+                break;
+            }
+            mvOsDelay(1);
+            mDelay++;
+
+            regData = MV_REG_READ(ETH_PORT_STATUS_REG(ethPortNum));
+        }
+        while( ((regData & ETH_TX_FIFO_EMPTY_MASK) == 0) || 
+               ((regData & ETH_TX_IN_PROGRESS_MASK) != 0) );
+
+        if(mDelay >= TX_FIFO_EMPTY_TIMEOUT_MSEC)
+            break;
+
+        /* Double check */
+        regData = MV_REG_READ(ETH_PORT_STATUS_REG(ethPortNum));
+        if( ((regData & ETH_TX_FIFO_EMPTY_MASK) != 0) && 
+            ((regData & ETH_TX_IN_PROGRESS_MASK) == 0) )
+        {
+            break;
+        }
+        else
+            mvOsPrintf("ethPort_%d: TX FIFO Empty double check failed. %d msec, portStatus=0x%x\n",
+                                ethPortNum, mDelay, regData);     
+    }
+
+    /* Do NOT force link down */
+/*
+    regData = MV_REG_READ(ETH_PORT_SERIAL_CTRL_REG(ethPortNum));
+    regData |= (ETH_DO_NOT_FORCE_LINK_FAIL_MASK);
+    MV_REG_WRITE(ETH_PORT_SERIAL_CTRL_REG(ethPortNum), regData);
+*/
+    /* Wait about 2500 tclk cycles */
+    uDelay = (PORT_DISABLE_WAIT_TCLOCKS/(mvBoardTclkGet()/1000000));
+    mvOsUDelay(uDelay);
+
+    pPortCtrl->portState = MV_PAUSED;
+
+    return MV_OK;   
+}
+
+
+/*******************************************************************************
+* ethPortEnable - Enable the Ethernet port and Start RX and TX.
+*
+* DESCRIPTION:
+*       This routine enable the Ethernet port and Rx and Tx activity:
+*
+*       Note: Each Rx and Tx queue descriptor's list must be initialized prior
+*       to calling this function (use etherInitTxDescRing for Tx queues and
+*       etherInitRxDescRing for Rx queues).
+*
+* INPUT:
+*       void*   pEthPortHndl  - Ethernet port handler
+*
+* RETURN:   MV_STATUS
+*               MV_OK - Success, Others - Failure.
+*
+* NOTE: main usage is to enable the port after ifconfig up.
+*******************************************************************************/
+MV_STATUS   mvEthPortEnable(void* pEthPortHndl)
+{
+    int             ethPortNo;
+    ETH_PORT_CTRL*  pPortCtrl = (ETH_PORT_CTRL*)pEthPortHndl;
+    MV_U32      portSerialCtrlReg;
+
+    ethPortNo = pPortCtrl->portNo;
+
+    /* Enable port */
+    portSerialCtrlReg = MV_REG_READ(ETH_PORT_SERIAL_CTRL_REG(ethPortNo));
+    portSerialCtrlReg |= (ETH_DO_NOT_FORCE_LINK_FAIL_MASK | ETH_PORT_ENABLE_MASK);
+
+    MV_REG_WRITE(ETH_PORT_SERIAL_CTRL_REG(ethPortNo), portSerialCtrlReg);
+
+    mvEthMibCountersClear(pEthPortHndl);
+
+    pPortCtrl->portState = MV_PAUSED;
+
+    /* If Link is UP, Start RX and TX traffic */
+    if( MV_REG_READ( ETH_PORT_STATUS_REG(ethPortNo) ) & ETH_LINK_UP_MASK)
+        return( mvEthPortUp(pEthPortHndl) );
+    
+    return MV_NOT_READY;
+}
+
+
+/*******************************************************************************
+* mvEthPortDisable - Stop RX and TX activities and Disable the Ethernet port.
+*
+* DESCRIPTION:
+*
+* INPUT:
+*       void*   pEthPortHndl  - Ethernet port handler
+*
+* RETURN:   MV_STATUS
+*               MV_OK - Success, Others - Failure.
+*
+* NOTE: main usage is to disable the port after ifconfig down.
+*******************************************************************************/
+MV_STATUS   mvEthPortDisable(void* pEthPortHndl)
+{
+    ETH_PORT_CTRL*  pPortCtrl = (ETH_PORT_CTRL*)pEthPortHndl;
+    int             ethPortNum = pPortCtrl->portNo;
+    unsigned int    regData;
+    volatile int    mvDelay;
+
+    if(pPortCtrl->portState == MV_ACTIVE)           
+    {    
+        /* Stop RX and TX activities */
+        mvEthPortDown(pEthPortHndl);
+    }
+
+    /* Reset the Enable bit in the Serial Control Register */
+    regData = MV_REG_READ(ETH_PORT_SERIAL_CTRL_REG(ethPortNum));
+    regData &= ~(ETH_PORT_ENABLE_MASK);
+    MV_REG_WRITE(ETH_PORT_SERIAL_CTRL_REG(ethPortNum), regData);
+
+    /* Wait about 2500 tclk cycles */
+    mvDelay = (PORT_DISABLE_WAIT_TCLOCKS*(mvCpuPclkGet()/mvBoardTclkGet()));
+    for(mvDelay; mvDelay>0; mvDelay--);
+
+    pPortCtrl->portState = MV_IDLE;
+    return MV_OK;
+}
+
+/*******************************************************************************
+* mvEthPortForceTxDone - Get next buffer from TX queue in spite of buffer ownership.
+*
+* DESCRIPTION:
+*       This routine used to free buffers attached to the Tx ring and should
+*       be called only when Giga Ethernet port is Down
+*
+* INPUT:
+*       void*       pEthPortHndl    - Ethernet Port handler.
+*       int         txQueue         - Number of TX queue.
+*
+* OUTPUT:
+*       MV_PKT_INFO *pPktInfo       - Pointer to packet was sent.
+*
+* RETURN:
+*       MV_EMPTY    - There is no more buffers in this queue.
+*       MV_OK       - Buffer detached from the queue and pPktInfo structure 
+*                   filled with relevant information.
+*
+*******************************************************************************/
+MV_PKT_INFO*    mvEthPortForceTxDone(void* pEthPortHndl, int txQueue)
+{
+    ETH_PORT_CTRL*  pPortCtrl = (ETH_PORT_CTRL*)pEthPortHndl;
+    ETH_QUEUE_CTRL* pQueueCtrl;
+    MV_PKT_INFO*    pPktInfo;
+    ETH_TX_DESC*    pTxDesc;
+    int             port = pPortCtrl->portNo;
+       
+    pQueueCtrl = &pPortCtrl->txQueue[txQueue];
+
+    while( (pQueueCtrl->pUsedDescr != pQueueCtrl->pCurrentDescr) ||
+           (pQueueCtrl->resource == 0) )
+    {
+        /* Free next descriptor */
+        pQueueCtrl->resource++;
+        pTxDesc = (ETH_TX_DESC*)pQueueCtrl->pUsedDescr;
+
+	/* pPktInfo is available only in descriptors which are last descriptors */
+        pPktInfo = (MV_PKT_INFO*)pTxDesc->returnInfo;
+	if (pPktInfo)
+        	pPktInfo->status = pTxDesc->cmdSts;
+
+        pTxDesc->cmdSts = 0x0;
+        pTxDesc->returnInfo = 0x0;
+        ETH_DESCR_FLUSH_INV(pPortCtrl, pTxDesc);
+
+        pQueueCtrl->pUsedDescr = TX_NEXT_DESC_PTR(pTxDesc, pQueueCtrl);
+
+        if (pPktInfo)
+		if (pPktInfo->status  & ETH_TX_LAST_DESC_MASK) 
+            		return pPktInfo;
+    }   
+    MV_REG_WRITE( ETH_TX_CUR_DESC_PTR_REG(port, txQueue), 
+                    (MV_U32)ethDescVirtToPhy(pQueueCtrl, pQueueCtrl->pCurrentDescr) );
+    return NULL;
+}
+
+        
+
+/*******************************************************************************
+* mvEthPortForceRx - Get next buffer from RX queue in spite of buffer ownership.
+*
+* DESCRIPTION:
+*       This routine used to free buffers attached to the Rx ring and should
+*       be called only when Giga Ethernet port is Down
+*
+* INPUT:
+*       void*       pEthPortHndl    - Ethernet Port handler.
+*       int         rxQueue         - Number of Rx queue.
+*
+* OUTPUT:
+*       MV_PKT_INFO *pPktInfo       - Pointer to received packet.
+*
+* RETURN:
+*       MV_EMPTY    - There is no more buffers in this queue.
+*       MV_OK       - Buffer detached from the queue and pBufInfo structure 
+*                   filled with relevant information.
+*
+*******************************************************************************/
+MV_PKT_INFO*    mvEthPortForceRx(void* pEthPortHndl, int rxQueue)
+{
+    ETH_PORT_CTRL*  pPortCtrl = (ETH_PORT_CTRL*)pEthPortHndl;
+    ETH_QUEUE_CTRL* pQueueCtrl;
+    ETH_RX_DESC*    pRxDesc;
+    MV_PKT_INFO*    pPktInfo;
+    int             port = pPortCtrl->portNo;
+       
+    pQueueCtrl = &pPortCtrl->rxQueue[rxQueue];
+
+    if(pQueueCtrl->resource == 0)
+    {
+        MV_REG_WRITE( ETH_RX_CUR_DESC_PTR_REG(port, rxQueue), 
+                    (MV_U32)ethDescVirtToPhy(pQueueCtrl, pQueueCtrl->pCurrentDescr) );
+
+        return NULL;
+    }
+    /* Free next descriptor */
+    pQueueCtrl->resource--;
+    pRxDesc = (ETH_RX_DESC*)pQueueCtrl->pCurrentDescr;
+    pPktInfo = (MV_PKT_INFO*)pRxDesc->returnInfo;
+
+    pPktInfo->status  = pRxDesc->cmdSts;
+    pRxDesc->cmdSts = 0x0;
+    pRxDesc->returnInfo = 0x0;
+    ETH_DESCR_FLUSH_INV(pPortCtrl, pRxDesc);
+
+    pQueueCtrl->pCurrentDescr = RX_NEXT_DESC_PTR(pRxDesc, pQueueCtrl);
+    return pPktInfo;    
+}
+
+
+/******************************************************************************/
+/*                          Port Configuration functions                      */
+/******************************************************************************/
+/*******************************************************************************
+* mvEthMruGet - Get MRU configuration for Max Rx packet size.
+*
+* INPUT:
+*           MV_U32 maxRxPktSize - max  packet size.
+*
+* RETURN:   MV_U32 - MRU configuration.
+*
+*******************************************************************************/
+static MV_U32 mvEthMruGet(MV_U32 maxRxPktSize)
+{
+    MV_U32 portSerialCtrlReg = 0;
+
+    if(maxRxPktSize > 9192)
+        portSerialCtrlReg |= ETH_MAX_RX_PACKET_9700BYTE;
+    else if(maxRxPktSize > 9022)
+        portSerialCtrlReg |= ETH_MAX_RX_PACKET_9192BYTE;
+    else if(maxRxPktSize > 1552)
+        portSerialCtrlReg |= ETH_MAX_RX_PACKET_9022BYTE;
+    else if(maxRxPktSize > 1522)
+        portSerialCtrlReg |= ETH_MAX_RX_PACKET_1552BYTE;
+    else if(maxRxPktSize > 1518)
+        portSerialCtrlReg |= ETH_MAX_RX_PACKET_1522BYTE;
+    else
+        portSerialCtrlReg |= ETH_MAX_RX_PACKET_1518BYTE;
+
+    return portSerialCtrlReg;
+}
+
+/*******************************************************************************
+* mvEthRxCoalSet  - Sets coalescing interrupt mechanism on RX path
+*
+* DESCRIPTION:
+*       This routine sets the RX coalescing interrupt mechanism parameter.
+*       This parameter is a timeout counter, that counts in 64 tClk
+*       chunks, that when timeout event occurs a maskable interrupt occurs.
+*       The parameter is calculated using the tCLK frequency of the
+*       MV-64xxx chip, and the required number is in micro seconds.
+*
+* INPUT:
+*       void*           pPortHndl   - Ethernet Port handler.
+*       MV_U32          uSec        - Number of micro seconds between 
+*                                   RX interrupts
+*
+* RETURN:
+*       None.
+*
+* COMMENT:     
+*   1 sec           - TCLK_RATE clocks
+*   1 uSec          - TCLK_RATE / 1,000,000 clocks
+*
+*   Register Value for N micro seconds -  ((N * ( (TCLK_RATE / 1,000,000)) / 64)
+*
+* RETURN:
+*       None.
+*
+*******************************************************************************/
+MV_U32    mvEthRxCoalSet (void* pPortHndl, MV_U32 uSec) 
+{
+    ETH_PORT_CTRL*  pPortCtrl = (ETH_PORT_CTRL*)pPortHndl;
+    MV_U32          coal = ((uSec * (mvBoardTclkGet() / 1000000)) / 64);
+    MV_U32          portSdmaCfgReg;
+
+    portSdmaCfgReg =  MV_REG_READ(ETH_SDMA_CONFIG_REG(pPortCtrl->portNo));
+    portSdmaCfgReg &= ~ETH_RX_INTR_COAL_ALL_MASK;
+
+    portSdmaCfgReg |= ETH_RX_INTR_COAL_MASK(coal);
+
+#if (MV_ETH_VERSION >= 2)
+    /* Set additional bit if needed ETH_RX_INTR_COAL_MSB_BIT (25) */
+    if(ETH_RX_INTR_COAL_MASK(coal) > ETH_RX_INTR_COAL_ALL_MASK)
+        portSdmaCfgReg |= ETH_RX_INTR_COAL_MSB_MASK;
+#endif /* MV_ETH_VERSION >= 2 */
+
+    MV_REG_WRITE (ETH_SDMA_CONFIG_REG(pPortCtrl->portNo), portSdmaCfgReg);
+    return coal;
+}
+
+/*******************************************************************************
+* mvEthTxCoalSet - Sets coalescing interrupt mechanism on TX path
+*
+* DESCRIPTION:
+*       This routine sets the TX coalescing interrupt mechanism parameter.
+*       This parameter is a timeout counter, that counts in 64 tClk
+*       chunks, that when timeout event occurs a maskable interrupt
+*       occurs.
+*       The parameter is calculated using the tCLK frequency of the
+*       MV-64xxx chip, and the required number is in micro seconds.
+*
+* INPUT:
+*       void*           pPortHndl    - Ethernet Port handler.
+*       MV_U32          uSec        - Number of micro seconds between 
+*                                   RX interrupts
+*
+* RETURN:
+*       None.
+*
+* COMMENT:     
+*   1 sec           - TCLK_RATE clocks
+*   1 uSec          - TCLK_RATE / 1,000,000 clocks
+*
+*   Register Value for N micro seconds -  ((N * ( (TCLK_RATE / 1,000,000)) / 64)
+*
+*******************************************************************************/
+MV_U32    mvEthTxCoalSet(void* pPortHndl, MV_U32 uSec) 
+{
+    ETH_PORT_CTRL*  pPortCtrl = (ETH_PORT_CTRL*)pPortHndl;
+    MV_U32          coal = ((uSec * (mvBoardTclkGet() / 1000000)) / 64);
+    MV_U32          regVal;
+
+    regVal = MV_REG_READ(ETH_TX_FIFO_URGENT_THRESH_REG(pPortCtrl->portNo));
+    regVal &= ~ETH_TX_INTR_COAL_ALL_MASK;
+    regVal |= ETH_TX_INTR_COAL_MASK(coal);
+
+    /* Set TX Coalescing mechanism */
+    MV_REG_WRITE (ETH_TX_FIFO_URGENT_THRESH_REG(pPortCtrl->portNo), regVal); 
+    return coal;
+}
+
+/*******************************************************************************
+* mvEthCoalGet - Gets RX and TX coalescing values in micro seconds
+*
+* DESCRIPTION:
+*       This routine gets the RX and TX coalescing interrupt values.
+*       The parameter is calculated using the tCLK frequency of the
+*       MV-64xxx chip, and the returned numbers are in micro seconds.
+*
+* INPUTs:
+*       void*   pPortHndl   - Ethernet Port handler.
+*
+* OUTPUTs:
+*       MV_U32* pRxCoal     - Number of micro seconds between RX interrupts
+*       MV_U32* pTxCoal     - Number of micro seconds between TX interrupts
+*
+* RETURN:
+*       MV_STATUS   MV_OK  - success
+*                   Others - failure.
+*
+* COMMENT:     
+*   1 sec           - TCLK_RATE clocks
+*   1 uSec          - TCLK_RATE / 1,000,000 clocks
+*
+*   Register Value for N micro seconds -  ((N * ( (TCLK_RATE / 1,000,000)) / 64)
+*
+*******************************************************************************/
+MV_STATUS   mvEthCoalGet(void* pPortHndl, MV_U32* pRxCoal, MV_U32* pTxCoal)
+{
+    MV_U32  regVal, coal, usec;
+
+    ETH_PORT_CTRL*  pPortCtrl = (ETH_PORT_CTRL*)pPortHndl;
+
+    /* get TX Coalescing */
+    regVal = MV_REG_READ (ETH_TX_FIFO_URGENT_THRESH_REG(pPortCtrl->portNo));
+    coal = ((regVal & ETH_TX_INTR_COAL_ALL_MASK) >> ETH_TX_INTR_COAL_OFFSET);
+
+    usec = (coal * 64) / (mvBoardTclkGet() / 1000000);
+    if(pTxCoal != NULL)
+        *pTxCoal = usec;
+
+    /* Get RX Coalescing */
+    regVal =  MV_REG_READ(ETH_SDMA_CONFIG_REG(pPortCtrl->portNo));
+    coal = ((regVal & ETH_RX_INTR_COAL_ALL_MASK) >> ETH_RX_INTR_COAL_OFFSET);
+
+#if (MV_ETH_VERSION >= 2)
+    if(regVal & ETH_RX_INTR_COAL_MSB_MASK)
+    {
+        /* Add MSB */
+        coal |= (ETH_RX_INTR_COAL_ALL_MASK + 1);
+    }
+#endif /* MV_ETH_VERSION >= 2 */
+
+    usec = (coal * 64) / (mvBoardTclkGet() / 1000000);
+    if(pRxCoal != NULL)
+        *pRxCoal = usec;
+
+    return MV_OK;
+}
+
+/*******************************************************************************
+* mvEthMaxRxSizeSet - 
+*
+* DESCRIPTION:
+*       Change maximum receive size of the port. This configuration will take place 
+*       after next call of ethPortSetDefaults() function.
+*
+* INPUT:
+*
+* RETURN:
+*******************************************************************************/
+MV_STATUS   mvEthMaxRxSizeSet(void* pPortHndl, int maxRxSize)
+{
+    ETH_PORT_CTRL*  pPortCtrl = (ETH_PORT_CTRL*)pPortHndl;
+    MV_U32      portSerialCtrlReg;
+
+    if((maxRxSize < 1518) || (maxRxSize & ~ETH_RX_BUFFER_MASK))
+       return MV_BAD_PARAM;
+    
+    pPortCtrl->portConfig.maxRxPktSize = maxRxSize;
+
+    portSerialCtrlReg =  MV_REG_READ(ETH_PORT_SERIAL_CTRL_REG(pPortCtrl->portNo));
+    portSerialCtrlReg &= ~ETH_MAX_RX_PACKET_SIZE_MASK;
+    portSerialCtrlReg |= mvEthMruGet(pPortCtrl->portConfig.maxRxPktSize);
+    MV_REG_WRITE(ETH_PORT_SERIAL_CTRL_REG(pPortCtrl->portNo), portSerialCtrlReg);
+
+    return MV_OK;
+}
+
+
+/******************************************************************************/
+/*                      MAC Filtering functions                               */
+/******************************************************************************/
+
+/*******************************************************************************
+* mvEthRxFilterModeSet - Configure Fitering mode of Ethernet port
+*
+* DESCRIPTION:
+*       This routine used to free buffers attached to the Rx ring and should
+*       be called only when Giga Ethernet port is Down
+*
+* INPUT:
+*       void*       pEthPortHndl    - Ethernet Port handler.
+*       MV_BOOL     isPromisc       - Promiscous mode
+*                                   MV_TRUE  - accept all Broadcast, Multicast 
+*                                              and Unicast packets
+*                                   MV_FALSE - accept all Broadcast, 
+*                                              specially added Multicast and
+*                                              single Unicast packets
+*
+* RETURN:   MV_STATUS   MV_OK - Success, Other - Failure
+*
+*******************************************************************************/
+MV_STATUS   mvEthRxFilterModeSet(void* pEthPortHndl, MV_BOOL isPromisc)
+{
+    ETH_PORT_CTRL*  pPortCtrl = (ETH_PORT_CTRL*)pEthPortHndl;
+    int             queue;
+    MV_U32      portCfgReg;
+
+    portCfgReg = MV_REG_READ(ETH_PORT_CONFIG_REG(pPortCtrl->portNo));
+    /* Set / Clear UPM bit in port configuration register */
+    if(isPromisc)
+    {
+        /* Accept all multicast packets to RX default queue */
+        queue = pPortCtrl->portConfig.rxDefQ;
+        portCfgReg |= ETH_UNICAST_PROMISCUOUS_MODE_MASK;
+        memset(pPortCtrl->mcastCount, 1, sizeof(pPortCtrl->mcastCount));
+        MV_REG_WRITE(ETH_MAC_ADDR_LOW_REG(pPortCtrl->portNo),0xFFFF);
+        MV_REG_WRITE(ETH_MAC_ADDR_HIGH_REG(pPortCtrl->portNo),0xFFFFFFFF);
+    }
+    else
+    {
+        /* Reject all Multicast addresses */
+        queue = -1;
+        portCfgReg &= ~ETH_UNICAST_PROMISCUOUS_MODE_MASK;
+        /* Clear all mcastCount */
+        memset(pPortCtrl->mcastCount, 0, sizeof(pPortCtrl->mcastCount));
+    }
+    MV_REG_WRITE(ETH_PORT_CONFIG_REG(pPortCtrl->portNo), portCfgReg);        
+
+    /* Set Special Multicast and Other Multicast tables */
+    mvEthSetSpecialMcastTable(pPortCtrl->portNo, queue);
+    mvEthSetOtherMcastTable(pPortCtrl->portNo, queue);
+    ethSetUcastTable(pPortCtrl->portNo, queue);
+
+    return MV_OK;
+}
+
+/*******************************************************************************
+* mvEthMacAddrSet - This function Set the port Unicast address.
+*
+* DESCRIPTION:
+*       This function Set the port Ethernet MAC address. This address
+*       will be used to send Pause frames if enabled. Packets with this
+*       address will be accepted and dispatched to default RX queue
+*
+* INPUT:
+*       void*   pEthPortHndl    - Ethernet port handler.
+*       char*   pAddr           - Address to be set
+*
+* RETURN:   MV_STATUS
+*               MV_OK - Success,  Other - Faulure
+*
+*******************************************************************************/
+MV_STATUS   mvEthMacAddrSet(void* pPortHndl, unsigned char *pAddr, int queue)
+{
+    ETH_PORT_CTRL*  pPortCtrl = (ETH_PORT_CTRL*)pPortHndl;
+    unsigned int    macH;
+    unsigned int    macL;
+
+    if(queue >= MV_ETH_RX_Q_NUM)
+    {
+        mvOsPrintf("ethDrv: RX queue #%d is out of range\n", queue);
+        return MV_BAD_PARAM;
+    }
+
+    if(queue != -1)
+    {
+        macL =  (pAddr[4] << 8) | (pAddr[5]);
+        macH =  (pAddr[0] << 24)| (pAddr[1] << 16) |
+                (pAddr[2] << 8) | (pAddr[3] << 0);
+
+        MV_REG_WRITE(ETH_MAC_ADDR_LOW_REG(pPortCtrl->portNo),  macL);
+        MV_REG_WRITE(ETH_MAC_ADDR_HIGH_REG(pPortCtrl->portNo), macH);
+    }
+
+    /* Accept frames of this address */
+    ethSetUcastAddr(pPortCtrl->portNo, pAddr[5], queue);
+
+    return MV_OK;
+}
+
+/*******************************************************************************
+* mvEthMacAddrGet - This function returns the port Unicast address.
+*
+* DESCRIPTION:
+*       This function returns the port Ethernet MAC address.
+*
+* INPUT:
+*       int     portNo          - Ethernet port number.
+*       char*   pAddr           - Pointer where address will be written to
+*
+* RETURN:   MV_STATUS
+*               MV_OK - Success,  Other - Faulure
+*
+*******************************************************************************/
+MV_STATUS   mvEthMacAddrGet(int portNo, unsigned char *pAddr)
+{
+    unsigned int    macH;
+    unsigned int    macL;
+
+    if(pAddr == NULL)
+    {
+        mvOsPrintf("mvEthMacAddrGet: NULL pointer.\n");
+        return MV_BAD_PARAM;
+    }
+
+    macH = MV_REG_READ(ETH_MAC_ADDR_HIGH_REG(portNo));
+    macL = MV_REG_READ(ETH_MAC_ADDR_LOW_REG(portNo));
+    pAddr[0] = (macH >> 24) & 0xff;
+    pAddr[1] = (macH >> 16) & 0xff;
+    pAddr[2] = (macH >> 8) & 0xff;
+    pAddr[3] = macH  & 0xff;
+    pAddr[4] = (macL >> 8) & 0xff;
+    pAddr[5] = macL  & 0xff;
+
+    return MV_OK;
+}
+
+/*******************************************************************************
+* mvEthMcastCrc8Get - Calculate CRC8 of MAC address.
+*
+* DESCRIPTION:
+*
+* INPUT:
+*       MV_U8*  pAddr           - Address to calculate CRC-8
+*
+* RETURN: MV_U8 - CRC-8 of this MAC address
+*
+*******************************************************************************/
+MV_U8   mvEthMcastCrc8Get(MV_U8* pAddr)
+{
+    unsigned int    macH;
+    unsigned int    macL;
+    int             macArray[48];
+    int             crc[8];
+    int             i;
+    unsigned char   crcResult = 0;
+
+        /* Calculate CRC-8 out of the given address */
+    macH =  (pAddr[0] << 8) | (pAddr[1]);
+    macL =  (pAddr[2] << 24)| (pAddr[3] << 16) |
+            (pAddr[4] << 8) | (pAddr[5] << 0);
+
+    for(i=0; i<32; i++)
+        macArray[i] = (macL >> i) & 0x1;
+
+    for(i=32; i<48; i++)
+        macArray[i] = (macH >> (i - 32)) & 0x1;
+
+    crc[0] = macArray[45] ^ macArray[43] ^ macArray[40] ^ macArray[39] ^
+             macArray[35] ^ macArray[34] ^ macArray[31] ^ macArray[30] ^
+             macArray[28] ^ macArray[23] ^ macArray[21] ^ macArray[19] ^
+             macArray[18] ^ macArray[16] ^ macArray[14] ^ macArray[12] ^
+             macArray[8]  ^ macArray[7]  ^ macArray[6]  ^ macArray[0];
+
+    crc[1] = macArray[46] ^ macArray[45] ^ macArray[44] ^ macArray[43] ^
+             macArray[41] ^ macArray[39] ^ macArray[36] ^ macArray[34] ^
+             macArray[32] ^ macArray[30] ^ macArray[29] ^ macArray[28] ^
+             macArray[24] ^ macArray[23] ^ macArray[22] ^ macArray[21] ^
+             macArray[20] ^ macArray[18] ^ macArray[17] ^ macArray[16] ^
+             macArray[15] ^ macArray[14] ^ macArray[13] ^ macArray[12] ^
+             macArray[9]  ^ macArray[6]  ^ macArray[1]  ^ macArray[0];
+
+    crc[2] = macArray[47] ^ macArray[46] ^ macArray[44] ^ macArray[43] ^
+             macArray[42] ^ macArray[39] ^ macArray[37] ^ macArray[34] ^
+             macArray[33] ^ macArray[29] ^ macArray[28] ^ macArray[25] ^
+             macArray[24] ^ macArray[22] ^ macArray[17] ^ macArray[15] ^
+             macArray[13] ^ macArray[12] ^ macArray[10] ^ macArray[8]  ^
+             macArray[6]  ^ macArray[2]  ^ macArray[1]  ^ macArray[0];
+
+    crc[3] = macArray[47] ^ macArray[45] ^ macArray[44] ^ macArray[43] ^
+             macArray[40] ^ macArray[38] ^ macArray[35] ^ macArray[34] ^
+             macArray[30] ^ macArray[29] ^ macArray[26] ^ macArray[25] ^
+             macArray[23] ^ macArray[18] ^ macArray[16] ^ macArray[14] ^
+             macArray[13] ^ macArray[11] ^ macArray[9]  ^ macArray[7]  ^
+             macArray[3]  ^ macArray[2]  ^ macArray[1];
+
+    crc[4] = macArray[46] ^ macArray[45] ^ macArray[44] ^ macArray[41] ^
+             macArray[39] ^ macArray[36] ^ macArray[35] ^ macArray[31] ^
+             macArray[30] ^ macArray[27] ^ macArray[26] ^ macArray[24] ^
+             macArray[19] ^ macArray[17] ^ macArray[15] ^ macArray[14] ^
+             macArray[12] ^ macArray[10] ^ macArray[8]  ^ macArray[4]  ^
+             macArray[3]  ^ macArray[2];
+
+    crc[5] = macArray[47] ^ macArray[46] ^ macArray[45] ^ macArray[42] ^
+             macArray[40] ^ macArray[37] ^ macArray[36] ^ macArray[32] ^
+             macArray[31] ^ macArray[28] ^ macArray[27] ^ macArray[25] ^
+             macArray[20] ^ macArray[18] ^ macArray[16] ^ macArray[15] ^
+             macArray[13] ^ macArray[11] ^ macArray[9]  ^ macArray[5]  ^
+             macArray[4]  ^ macArray[3];
+
+    crc[6] = macArray[47] ^ macArray[46] ^ macArray[43] ^ macArray[41] ^
+             macArray[38] ^ macArray[37] ^ macArray[33] ^ macArray[32] ^
+             macArray[29] ^ macArray[28] ^ macArray[26] ^ macArray[21] ^
+             macArray[19] ^ macArray[17] ^ macArray[16] ^ macArray[14] ^
+             macArray[12] ^ macArray[10] ^ macArray[6]  ^ macArray[5]  ^
+             macArray[4];
+
+    crc[7] = macArray[47] ^ macArray[44] ^ macArray[42] ^ macArray[39] ^
+             macArray[38] ^ macArray[34] ^ macArray[33] ^ macArray[30] ^
+             macArray[29] ^ macArray[27] ^ macArray[22] ^ macArray[20] ^
+             macArray[18] ^ macArray[17] ^ macArray[15] ^ macArray[13] ^
+             macArray[11] ^ macArray[7]  ^ macArray[6]  ^ macArray[5];
+
+    for(i=0; i<8; i++)
+        crcResult = crcResult | (crc[i] << i);
+
+    return crcResult;
+}
+/*******************************************************************************
+* mvEthMcastAddrSet - Multicast address settings.
+*
+* DESCRIPTION:
+*       This API controls the MV device MAC multicast support.
+*       The MV device supports multicast using two tables:
+*       1) Special Multicast Table for MAC addresses of the form
+*          0x01-00-5E-00-00-XX (where XX is between 0x00 and 0xFF).
+*          The MAC DA[7:0] bits are used as a pointer to the Special Multicast
+*          Table entries in the DA-Filter table.
+*          In this case, the function calls ethPortSmcAddr() routine to set the
+*          Special Multicast Table.
+*       2) Other Multicast Table for multicast of another type. A CRC-8bit
+*          is used as an index to the Other Multicast Table entries in the
+*          DA-Filter table.
+*          In this case, the function calculates the CRC-8bit value and calls
+*          ethPortOmcAddr() routine to set the Other Multicast Table.
+*
+* INPUT:
+*       void*   pEthPortHndl    - Ethernet port handler.
+*       MV_U8*  pAddr           - Address to be set
+*       int     queue           - RX queue to capture all packets with this 
+*                               Multicast MAC address.
+*                               -1 means delete this Multicast address.
+*
+* RETURN: MV_STATUS
+*       MV_TRUE - Success, Other - Failure
+*
+*******************************************************************************/
+MV_STATUS   mvEthMcastAddrSet(void* pPortHndl, MV_U8 *pAddr, int queue)
+{
+    ETH_PORT_CTRL*  pPortCtrl = (ETH_PORT_CTRL*)pPortHndl;
+    unsigned char   crcResult = 0;
+
+    if(queue >= MV_ETH_RX_Q_NUM)
+    {
+        mvOsPrintf("ethPort %d: RX queue #%d is out of range\n", 
+                    pPortCtrl->portNo, queue);
+        return MV_BAD_PARAM;
+    }
+
+    if((pAddr[0] == 0x01) &&
+       (pAddr[1] == 0x00) &&
+       (pAddr[2] == 0x5E) &&
+       (pAddr[3] == 0x00) &&
+       (pAddr[4] == 0x00))
+    {
+        ethSetSpecialMcastAddr(pPortCtrl->portNo, pAddr[5], queue);
+    }
+    else
+    {
+        crcResult = mvEthMcastCrc8Get(pAddr);
+
+        /* Check Add counter for this CRC value */
+        if(queue == -1)
+        {
+            if(pPortCtrl->mcastCount[crcResult] == 0)
+            {
+                mvOsPrintf("ethPort #%d: No valid Mcast for crc8=0x%02x\n",
+                            pPortCtrl->portNo, (unsigned)crcResult);
+                return MV_NO_SUCH;
+            }
+
+            pPortCtrl->mcastCount[crcResult]--;
+            if(pPortCtrl->mcastCount[crcResult] != 0)
+            {
+                mvOsPrintf("ethPort #%d: After delete there are %d valid Mcast for crc8=0x%02x\n",
+                            pPortCtrl->portNo, pPortCtrl->mcastCount[crcResult],
+                            (unsigned)crcResult);
+                return MV_NO_CHANGE;
+            }
+        }
+        else
+        {
+            pPortCtrl->mcastCount[crcResult]++;
+            if(pPortCtrl->mcastCount[crcResult] > 1)
+            {
+                mvOsPrintf("ethPort #%d: Valid Mcast for crc8=0x%02x already exists\n",
+                                pPortCtrl->portNo, (unsigned)crcResult);
+                return MV_NO_CHANGE;
+            }
+        }
+        ethSetOtherMcastAddr(pPortCtrl->portNo, crcResult, queue);
+    }
+    return MV_OK;
+}
+
+/*******************************************************************************
+* ethSetUcastTable - Unicast address settings.
+*
+* DESCRIPTION:
+*      Set all entries in the Unicast MAC Table queue==-1 means reject all 
+* INPUT:
+*
+* RETURN: 
+*
+*******************************************************************************/
+static void    ethSetUcastTable(int portNo, int queue)
+{
+    int     offset;
+    MV_U32  regValue;
+
+    if(queue == -1)
+    {
+        regValue = 0;
+    }
+    else
+    {
+        regValue = (((0x01 | (queue<<1)) << 0)  |
+                    ((0x01 | (queue<<1)) << 8)  |
+                    ((0x01 | (queue<<1)) << 16) |
+                    ((0x01 | (queue<<1)) << 24));
+    }
+
+    for (offset=0; offset<=0xC; offset+=4)
+        MV_REG_WRITE((ETH_DA_FILTER_UCAST_BASE(portNo) + offset), regValue);
+}
+
+/*******************************************************************************
+* mvEthSetSpecialMcastTable - Special Multicast address settings.
+*
+* DESCRIPTION:
+*   Set all entries to the Special Multicast MAC Table. queue==-1 means reject all
+* INPUT:
+*
+* RETURN: 
+*
+*******************************************************************************/
+MV_VOID    mvEthSetSpecialMcastTable(int portNo, int queue)
+{
+    int     offset;
+    MV_U32  regValue;
+
+    if(queue == -1)
+    {
+        regValue = 0;
+    }
+    else
+    {
+        regValue = (((0x01 | (queue<<1)) << 0)  |
+                    ((0x01 | (queue<<1)) << 8)  |
+                    ((0x01 | (queue<<1)) << 16) |
+                    ((0x01 | (queue<<1)) << 24));
+    }
+
+    for (offset=0; offset<=0xFC; offset+=4)
+    {
+        MV_REG_WRITE((ETH_DA_FILTER_SPEC_MCAST_BASE(portNo) + 
+                      offset), regValue);
+    }
+}
+
+/*******************************************************************************
+* mvEthSetOtherMcastTable - Other Multicast address settings.
+*
+* DESCRIPTION:
+*   Set all entries to the Other Multicast MAC Table. queue==-1 means reject all
+* INPUT:
+*
+* RETURN: 
+*
+*******************************************************************************/
+MV_VOID    mvEthSetOtherMcastTable(int portNo, int queue)
+{
+    int     offset;
+    MV_U32  regValue;
+
+    if(queue == -1)
+    {
+        regValue = 0;
+    }
+    else
+    {
+        regValue = (((0x01 | (queue<<1)) << 0)  |
+                    ((0x01 | (queue<<1)) << 8)  |
+                    ((0x01 | (queue<<1)) << 16) |
+                    ((0x01 | (queue<<1)) << 24));
+    }
+
+    for (offset=0; offset<=0xFC; offset+=4)
+    {
+        MV_REG_WRITE((ETH_DA_FILTER_OTH_MCAST_BASE(portNo) + 
+                      offset), regValue);
+    }
+}
+
+/*******************************************************************************
+* ethSetUcastAddr - This function Set the port unicast address table
+*
+* DESCRIPTION:
+*       This function locates the proper entry in the Unicast table for the
+*       specified MAC nibble and sets its properties according to function
+*       parameters.
+*
+* INPUT:
+*       int     ethPortNum  - Port number.
+*       MV_U8   lastNibble  - Unicast MAC Address last nibble.
+*       int     queue       - Rx queue number for this MAC address.
+*                           value "-1" means remove address
+*
+* OUTPUT:
+*       This function add/removes MAC addresses from the port unicast address
+*       table.
+*
+* RETURN:
+*       MV_TRUE is output succeeded.
+*       MV_FALSE if option parameter is invalid.
+*
+*******************************************************************************/
+static MV_BOOL ethSetUcastAddr(int portNo, MV_U8 lastNibble, int queue)
+{
+    unsigned int unicastReg;
+    unsigned int tblOffset;
+    unsigned int regOffset;
+
+    /* Locate the Unicast table entry */
+    lastNibble  = (0xf & lastNibble);
+    tblOffset = (lastNibble / 4) * 4; /* Register offset from unicast table base*/
+    regOffset = lastNibble % 4;     /* Entry offset within the above register */
+
+
+    unicastReg = MV_REG_READ( (ETH_DA_FILTER_UCAST_BASE(portNo) + 
+                               tblOffset));
+                 
+
+    if(queue == -1)
+    {
+        /* Clear accepts frame bit at specified unicast DA table entry */
+        unicastReg &= ~(0xFF << (8*regOffset));
+    }
+    else
+    {
+        unicastReg &= ~(0xFF << (8*regOffset));
+        unicastReg |= ((0x01 | (queue<<1)) << (8*regOffset));
+    }
+    MV_REG_WRITE( (ETH_DA_FILTER_UCAST_BASE(portNo) + tblOffset),
+                  unicastReg);
+
+    return MV_TRUE;
+}
+
+/*******************************************************************************
+* ethSetSpecialMcastAddr - Special Multicast address settings.
+*
+* DESCRIPTION:
+*       This routine controls the MV device special MAC multicast support.
+*       The Special Multicast Table for MAC addresses supports MAC of the form
+*       0x01-00-5E-00-00-XX (where XX is between 0x00 and 0xFF).
+*       The MAC DA[7:0] bits are used as a pointer to the Special Multicast
+*       Table entries in the DA-Filter table.
+*       This function set the Special Multicast Table appropriate entry
+*       according to the argument given.
+*
+* INPUT:
+*       int     ethPortNum      Port number.
+*       unsigned char   mcByte      Multicast addr last byte (MAC DA[7:0] bits).
+*       int          queue      Rx queue number for this MAC address.
+*       int             option      0 = Add, 1 = remove address.
+*
+* OUTPUT:
+*       See description.
+*
+* RETURN:
+*       MV_TRUE is output succeeded.
+*       MV_FALSE if option parameter is invalid.
+*
+*******************************************************************************/
+static MV_BOOL ethSetSpecialMcastAddr(int ethPortNum, MV_U8 lastByte, int queue)
+{
+    unsigned int smcTableReg;
+    unsigned int tblOffset;
+    unsigned int regOffset;
+
+    /* Locate the SMC table entry */
+    tblOffset = (lastByte / 4);     /* Register offset from SMC table base    */
+    regOffset = lastByte % 4;       /* Entry offset within the above register */
+
+    smcTableReg = MV_REG_READ((ETH_DA_FILTER_SPEC_MCAST_BASE(ethPortNum) + tblOffset*4));
+    
+    if(queue == -1)
+    {
+        /* Clear accepts frame bit at specified Special DA table entry */
+        smcTableReg &= ~(0xFF << (8 * regOffset));
+    }
+    else
+    {
+        smcTableReg &= ~(0xFF << (8 * regOffset));
+        smcTableReg |= ((0x01 | (queue<<1)) << (8 * regOffset));
+    }
+    MV_REG_WRITE((ETH_DA_FILTER_SPEC_MCAST_BASE(ethPortNum) + 
+                  tblOffset*4), smcTableReg);
+
+    return MV_TRUE;
+}
+
+/*******************************************************************************
+* ethSetOtherMcastAddr - Multicast address settings.
+*
+* DESCRIPTION:
+*       This routine controls the MV device Other MAC multicast support.
+*       The Other Multicast Table is used for multicast of another type.
+*       A CRC-8bit is used as an index to the Other Multicast Table entries
+*       in the DA-Filter table.
+*       The function gets the CRC-8bit value from the calling routine and
+*       set the Other Multicast Table appropriate entry according to the
+*       CRC-8 argument given.
+*
+* INPUT:
+*       int     ethPortNum  Port number.
+*       MV_U8   crc8        A CRC-8bit (Polynomial: x^8+x^2+x^1+1).
+*       int     queue       Rx queue number for this MAC address.
+*
+* OUTPUT:
+*       See description.
+*
+* RETURN:
+*       MV_TRUE is output succeeded.
+*       MV_FALSE if option parameter is invalid.
+*
+*******************************************************************************/
+static MV_BOOL ethSetOtherMcastAddr(int ethPortNum, MV_U8 crc8, int queue)
+{
+    unsigned int omcTableReg;
+    unsigned int tblOffset;
+    unsigned int regOffset;
+
+    /* Locate the OMC table entry */
+    tblOffset = (crc8 / 4) * 4;     /* Register offset from OMC table base    */
+    regOffset = crc8 % 4;           /* Entry offset within the above register */
+
+    omcTableReg = MV_REG_READ(
+        (ETH_DA_FILTER_OTH_MCAST_BASE(ethPortNum) + tblOffset));
+
+    if(queue == -1)
+    {
+        /* Clear accepts frame bit at specified Other DA table entry */
+        omcTableReg &= ~(0xFF << (8 * regOffset));
+    }
+    else
+    {
+        omcTableReg &= ~(0xFF << (8 * regOffset));
+        omcTableReg |= ((0x01 | (queue<<1)) << (8 * regOffset));
+    }
+
+    MV_REG_WRITE((ETH_DA_FILTER_OTH_MCAST_BASE(ethPortNum) + tblOffset), 
+                    omcTableReg);
+
+    return MV_TRUE;
+}
+
+
+/******************************************************************************/
+/*                      MIB Counters functions                                */
+/******************************************************************************/
+
+
+/*******************************************************************************
+* mvEthMibCounterRead - Read a MIB counter
+*
+* DESCRIPTION:
+*       This function reads a MIB counter of a specific ethernet port.
+*       NOTE - Read from ETH_MIB_GOOD_OCTETS_RECEIVED_LOW or 
+*              ETH_MIB_GOOD_OCTETS_SENT_LOW counters will return 64 bits value,
+*              so pHigh32 pointer should not be NULL in this case.
+*
+* INPUT:
+*       int           ethPortNum  - Ethernet Port number.
+*       unsigned int  mibOffset   - MIB counter offset.
+*
+* OUTPUT:
+*       MV_U32*       pHigh32 - pointer to place where 32 most significant bits
+*                             of the counter will be stored.
+*
+* RETURN:
+*       32 low sgnificant bits of MIB counter value.
+*
+*******************************************************************************/
+MV_U32  mvEthMibCounterRead(void* pPortHandle, unsigned int mibOffset, 
+                            MV_U32* pHigh32)
+{
+    int             portNo;
+    MV_U32          valLow32, valHigh32;
+    ETH_PORT_CTRL*  pPortCtrl = (ETH_PORT_CTRL*)pPortHandle;
+
+    portNo = pPortCtrl->portNo;
+
+    valLow32 = MV_REG_READ(ETH_MIB_COUNTERS_BASE(portNo) + mibOffset);
+    
+    /* Implement FEr ETH. Erroneous Value when Reading the Upper 32-bits    */
+    /* of a 64-bit MIB Counter.                                             */
+    if( (mibOffset == ETH_MIB_GOOD_OCTETS_RECEIVED_LOW) || 
+        (mibOffset == ETH_MIB_GOOD_OCTETS_SENT_LOW) )
+    {
+        valHigh32 = MV_REG_READ(ETH_MIB_COUNTERS_BASE(portNo) + mibOffset + 4);
+        if(pHigh32 != NULL)
+            *pHigh32 = valHigh32;
+    }
+    return valLow32;
+}
+
+/*******************************************************************************
+* mvEthMibCountersClear - Clear all MIB counters
+*
+* DESCRIPTION:
+*       This function clears all MIB counters
+*
+* INPUT:
+*       int           ethPortNum  - Ethernet Port number.
+*
+*
+* RETURN:   void
+*
+*******************************************************************************/
+void  mvEthMibCountersClear(void* pPortHandle)
+{
+    int             i, portNo;
+    unsigned int    dummy;
+    ETH_PORT_CTRL*  pPortCtrl = (ETH_PORT_CTRL*)pPortHandle;
+
+    portNo = pPortCtrl->portNo;
+
+    /* Perform dummy reads from MIB counters */
+    for(i=ETH_MIB_GOOD_OCTETS_RECEIVED_LOW; i<ETH_MIB_LATE_COLLISION; i+=4)
+        dummy = MV_REG_READ((ETH_MIB_COUNTERS_BASE(portNo) + i));
+}
+    
+
+/******************************************************************************/
+/*                        RX Dispatching configuration routines               */
+/******************************************************************************/
+
+int     mvEthTosToRxqGet(void* pPortHandle, int tos)
+{
+    MV_U32          regValue;
+    int             regIdx, regOffs, rxq;
+    ETH_PORT_CTRL*  pPortCtrl = (ETH_PORT_CTRL*)pPortHandle;
+
+    if(tos > 0xFF)
+    {
+        mvOsPrintf("eth_%d: tos=0x%x is out of range\n", pPortCtrl->portNo, tos);
+        return -1;
+    }
+    regIdx  = mvOsDivide(tos>>2, 10);
+    regOffs = mvOsReminder(tos>>2, 10);
+    
+    regValue = MV_REG_READ(ETH_DIFF_SERV_PRIO_REG(pPortCtrl->portNo, regIdx) );
+    rxq = (regValue >> (regOffs*3));
+    rxq &= 0x7;
+
+    return rxq;
+}
+
+/*******************************************************************************
+* mvEthTosToRxqSet - Map packets with special TOS value to special RX queue
+*
+* DESCRIPTION:
+*
+* INPUT:
+*       void*   pPortHandle - Pointer to port specific handler;
+*       int     tos         - TOS value in the IP header of the packet
+*       int     rxq         - RX Queue for packets with the configured TOS value
+*                           Negative value (-1) means no special processing for these packets, 
+*                           so they will be processed as regular packets.
+*
+* RETURN:   MV_STATUS
+*******************************************************************************/
+MV_STATUS   mvEthTosToRxqSet(void* pPortHandle, int tos, int rxq)
+{
+    MV_U32          regValue;
+    int             regIdx, regOffs;
+    ETH_PORT_CTRL*  pPortCtrl = (ETH_PORT_CTRL*)pPortHandle;
+
+    if( (rxq < 0) || (rxq >= MV_ETH_RX_Q_NUM) )
+    {
+        mvOsPrintf("eth_%d: RX queue #%d is out of range\n", pPortCtrl->portNo, rxq);
+        return MV_BAD_PARAM;
+    }
+    if(tos > 0xFF)
+    {
+        mvOsPrintf("eth_%d: tos=0x%x is out of range\n", pPortCtrl->portNo, tos);
+        return MV_BAD_PARAM;
+    }
+    regIdx  = mvOsDivide(tos>>2, 10);
+    regOffs = mvOsReminder(tos>>2, 10);
+    
+    regValue = MV_REG_READ(ETH_DIFF_SERV_PRIO_REG(pPortCtrl->portNo, regIdx) );
+    regValue &= ~(0x7 << (regOffs*3));
+    regValue |= (rxq << (regOffs*3));
+
+    MV_REG_WRITE(ETH_DIFF_SERV_PRIO_REG(pPortCtrl->portNo, regIdx), regValue);
+    return MV_OK;
+}
+
+/*******************************************************************************
+* mvEthVlanPrioRxQueue - Configure RX queue to capture VLAN tagged packets with 
+*                        special priority bits [0-2]
+*
+* DESCRIPTION:
+*
+* INPUT:
+*       void*   pPortHandle - Pointer to port specific handler;
+*       int     bpduQueue   - Special queue to capture VLAN tagged packets with special
+*                           priority.
+*                           Negative value (-1) means no special processing for these packets, 
+*                           so they will be processed as regular packets.
+*
+* RETURN:   MV_STATUS
+*       MV_OK       - Success
+*       MV_FAIL     - Failed. 
+*
+*******************************************************************************/
+MV_STATUS   mvEthVlanPrioRxQueue(void* pPortHandle, int vlanPrio, int vlanPrioQueue)
+{
+    ETH_PORT_CTRL*  pPortCtrl = (ETH_PORT_CTRL*)pPortHandle;
+    MV_U32          vlanPrioReg;
+
+    if(vlanPrioQueue >= MV_ETH_RX_Q_NUM)
+    {
+        mvOsPrintf("ethDrv: RX queue #%d is out of range\n", vlanPrioQueue);
+        return MV_BAD_PARAM;
+    }
+    if(vlanPrio >= 8)
+    {
+        mvOsPrintf("ethDrv: vlanPrio=%d is out of range\n", vlanPrio);
+        return MV_BAD_PARAM;
+    }
+  
+    vlanPrioReg = MV_REG_READ(ETH_VLAN_TAG_TO_PRIO_REG(pPortCtrl->portNo));
+    vlanPrioReg &= ~(0x7 << (vlanPrio*3));
+    vlanPrioReg |= (vlanPrioQueue << (vlanPrio*3));
+    MV_REG_WRITE(ETH_VLAN_TAG_TO_PRIO_REG(pPortCtrl->portNo), vlanPrioReg);
+
+    return MV_OK;
+}
+
+
+/*******************************************************************************
+* mvEthBpduRxQueue - Configure RX queue to capture BPDU packets.
+*
+* DESCRIPTION:
+*       This function defines processing of BPDU packets. 
+*   BPDU packets can be accepted and captured to one of RX queues 
+*   or can be processing as regular Multicast packets. 
+*
+* INPUT:
+*       void*   pPortHandle - Pointer to port specific handler;
+*       int     bpduQueue   - Special queue to capture BPDU packets (DA is equal to 
+*                           01-80-C2-00-00-00 through 01-80-C2-00-00-FF, 
+*                           except for the Flow-Control Pause packets). 
+*                           Negative value (-1) means no special processing for BPDU, 
+*                           packets so they will be processed as regular Multicast packets.
+*
+* RETURN:   MV_STATUS
+*       MV_OK       - Success
+*       MV_FAIL     - Failed. 
+*
+*******************************************************************************/
+MV_STATUS   mvEthBpduRxQueue(void* pPortHandle, int bpduQueue)
+{
+    ETH_PORT_CTRL*  pPortCtrl = (ETH_PORT_CTRL*)pPortHandle;
+    MV_U32      portCfgReg;
+    MV_U32      portCfgExtReg;
+
+    if(bpduQueue >= MV_ETH_RX_Q_NUM)
+    {
+        mvOsPrintf("ethDrv: RX queue #%d is out of range\n", bpduQueue);
+        return MV_BAD_PARAM;
+    }
+  
+    portCfgExtReg = MV_REG_READ(ETH_PORT_CONFIG_EXTEND_REG(pPortCtrl->portNo));
+
+    portCfgReg = MV_REG_READ(ETH_PORT_CONFIG_REG(pPortCtrl->portNo));
+    if(bpduQueue >= 0)
+    {
+        pPortCtrl->portConfig.rxBpduQ = bpduQueue;
+
+        portCfgReg &= ~ETH_DEF_RX_BPDU_QUEUE_ALL_MASK;
+        portCfgReg |= ETH_DEF_RX_BPDU_QUEUE_MASK(pPortCtrl->portConfig.rxBpduQ);
+
+        MV_REG_WRITE(ETH_PORT_CONFIG_REG(pPortCtrl->portNo), portCfgReg);
+
+        portCfgExtReg |= ETH_CAPTURE_SPAN_BPDU_ENABLE_MASK;
+    }
+    else
+    {
+        pPortCtrl->portConfig.rxBpduQ = -1;
+        /* no special processing for BPDU packets */
+        portCfgExtReg &= (~ETH_CAPTURE_SPAN_BPDU_ENABLE_MASK);
+    }
+
+    MV_REG_WRITE(ETH_PORT_CONFIG_EXTEND_REG(pPortCtrl->portNo),  portCfgExtReg);
+
+    return MV_OK;
+}
+
+
+/*******************************************************************************
+* mvEthArpRxQueue - Configure RX queue to capture ARP packets.
+*
+* DESCRIPTION:
+*       This function defines processing of ARP (type=0x0806) packets. 
+*   ARP packets can be accepted and captured to one of RX queues 
+*   or can be processed as other Broadcast packets. 
+*
+* INPUT:
+*       void*   pPortHandle - Pointer to port specific handler;
+*       int     arpQueue    - Special queue to capture ARP packets (type=0x806). 
+*                           Negative value (-1) means discard ARP packets
+*
+* RETURN:   MV_STATUS
+*       MV_OK       - Success
+*       MV_FAIL     - Failed. 
+*
+*******************************************************************************/
+MV_STATUS   mvEthArpRxQueue(void* pPortHandle, int arpQueue)
+{
+    ETH_PORT_CTRL*  pPortCtrl = (ETH_PORT_CTRL*)pPortHandle;
+    MV_U32      portCfgReg;
+
+    if(arpQueue >= MV_ETH_RX_Q_NUM)
+    {
+        mvOsPrintf("ethDrv: RX queue #%d is out of range\n", arpQueue);
+        return MV_BAD_PARAM;
+    }
+
+    portCfgReg = MV_REG_READ(ETH_PORT_CONFIG_REG(pPortCtrl->portNo));
+
+    if(arpQueue >= 0)
+    {
+        pPortCtrl->portConfig.rxArpQ = arpQueue;
+        portCfgReg &= ~ETH_DEF_RX_ARP_QUEUE_ALL_MASK;
+        portCfgReg |= ETH_DEF_RX_ARP_QUEUE_MASK(pPortCtrl->portConfig.rxArpQ);
+
+        portCfgReg &= (~ETH_REJECT_ARP_BCAST_MASK);
+    }
+    else
+    {
+        pPortCtrl->portConfig.rxArpQ = -1;
+        portCfgReg |= ETH_REJECT_ARP_BCAST_MASK;
+    }
+
+    MV_REG_WRITE(ETH_PORT_CONFIG_REG(pPortCtrl->portNo), portCfgReg);
+
+    return MV_OK;
+}
+
+
+/*******************************************************************************
+* mvEthTcpRxQueue - Configure RX queue to capture TCP packets.
+*
+* DESCRIPTION:
+*       This function defines processing of TCP packets. 
+*   TCP packets can be accepted and captured to one of RX queues 
+*   or can be processed as regular Unicast packets. 
+*
+* INPUT:
+*       void*   pPortHandle - Pointer to port specific handler;
+*       int     tcpQueue    - Special queue to capture TCP packets. Value "-1" 
+*                           means no special processing for TCP packets, 
+*                           so they will be processed as regular
+*
+* RETURN:   MV_STATUS
+*       MV_OK       - Success
+*       MV_FAIL     - Failed. 
+*
+*******************************************************************************/
+MV_STATUS   mvEthTcpRxQueue(void* pPortHandle, int tcpQueue)
+{
+    ETH_PORT_CTRL*  pPortCtrl = (ETH_PORT_CTRL*)pPortHandle;
+    MV_U32      portCfgReg;
+
+    if(tcpQueue >= MV_ETH_RX_Q_NUM)
+    {
+        mvOsPrintf("ethDrv: RX queue #%d is out of range\n", tcpQueue);
+        return MV_BAD_PARAM;
+    }
+    portCfgReg = MV_REG_READ(ETH_PORT_CONFIG_REG(pPortCtrl->portNo));
+
+    if(tcpQueue >= 0)
+    {
+        pPortCtrl->portConfig.rxTcpQ = tcpQueue;
+        portCfgReg &= ~ETH_DEF_RX_TCP_QUEUE_ALL_MASK;
+        portCfgReg |= ETH_DEF_RX_TCP_QUEUE_MASK(pPortCtrl->portConfig.rxTcpQ);
+
+        portCfgReg |= ETH_CAPTURE_TCP_FRAMES_ENABLE_MASK;
+    }
+    else
+    {
+        pPortCtrl->portConfig.rxTcpQ = -1;
+        portCfgReg &= (~ETH_CAPTURE_TCP_FRAMES_ENABLE_MASK);
+    }
+
+    MV_REG_WRITE(ETH_PORT_CONFIG_REG(pPortCtrl->portNo), portCfgReg);
+
+    return MV_OK;
+}
+
+
+/*******************************************************************************
+* mvEthUdpRxQueue - Configure RX queue to capture UDP packets.
+*
+* DESCRIPTION:
+*       This function defines processing of UDP packets. 
+*   TCP packets can be accepted and captured to one of RX queues 
+*   or can be processed as regular Unicast packets. 
+*
+* INPUT:
+*       void*   pPortHandle - Pointer to port specific handler;
+*       int     udpQueue    - Special queue to capture UDP packets. Value "-1" 
+*                           means no special processing for UDP packets, 
+*                           so they will be processed as regular
+*
+* RETURN:   MV_STATUS
+*       MV_OK       - Success
+*       MV_FAIL     - Failed. 
+*
+*******************************************************************************/
+MV_STATUS   mvEthUdpRxQueue(void* pPortHandle, int udpQueue)
+{
+    ETH_PORT_CTRL*  pPortCtrl = (ETH_PORT_CTRL*)pPortHandle;
+    MV_U32          portCfgReg;
+
+    if(udpQueue >= MV_ETH_RX_Q_NUM)
+    {
+        mvOsPrintf("ethDrv: RX queue #%d is out of range\n", udpQueue);
+        return MV_BAD_PARAM;
+    }
+
+    portCfgReg = MV_REG_READ(ETH_PORT_CONFIG_REG(pPortCtrl->portNo));
+
+    if(udpQueue >= 0)
+    {
+        pPortCtrl->portConfig.rxUdpQ = udpQueue;
+        portCfgReg &= ~ETH_DEF_RX_UDP_QUEUE_ALL_MASK;
+        portCfgReg |= ETH_DEF_RX_UDP_QUEUE_MASK(pPortCtrl->portConfig.rxUdpQ);
+
+        portCfgReg |= ETH_CAPTURE_UDP_FRAMES_ENABLE_MASK;        
+    }
+    else
+    {
+        pPortCtrl->portConfig.rxUdpQ = -1;
+        portCfgReg &= ~ETH_CAPTURE_UDP_FRAMES_ENABLE_MASK;
+    }
+
+    MV_REG_WRITE(ETH_PORT_CONFIG_REG(pPortCtrl->portNo), portCfgReg);
+
+    return MV_OK;
+}
+
+
+/******************************************************************************/
+/*                          Speed, Duplex, FlowControl routines               */
+/******************************************************************************/
+
+/*******************************************************************************
+* mvEthSpeedDuplexSet - Set Speed and Duplex of the port.
+*
+* DESCRIPTION:
+*       This function configure the port to work with desirable Duplex and Speed.
+*       Changing of these parameters are allowed only when port is disabled.
+*       This function disable the port if was enabled, change duplex and speed 
+*       and, enable the port back if needed.
+*
+* INPUT:
+*       void*           pPortHandle - Pointer to port specific handler;
+*       ETH_PORT_SPEED  speed       - Speed of the port.
+*       ETH_PORT_SPEED  duplex      - Duplex of the port.
+*
+* RETURN:   MV_STATUS
+*       MV_OK           - Success
+*       MV_OUT_OF_RANGE - Failed. Port is out of valid range
+*       MV_NOT_FOUND    - Failed. Port is not initialized.
+*       MV_BAD_PARAM    - Input parameters (speed/duplex) in conflict.
+*       MV_BAD_VALUE    - Value of one of input parameters (speed, duplex) 
+*                       is not valid
+*
+*******************************************************************************/
+MV_STATUS   mvEthSpeedDuplexSet(void* pPortHandle, MV_ETH_PORT_SPEED speed, 
+                                MV_ETH_PORT_DUPLEX duplex)
+{
+    ETH_PORT_CTRL*  pPortCtrl = (ETH_PORT_CTRL*)pPortHandle;
+    int             port = pPortCtrl->portNo;
+    MV_U32      portSerialCtrlReg;
+    
+    if( (port < 0) || (port >= (int)mvCtrlEthMaxPortGet()) )
+        return MV_OUT_OF_RANGE;
+
+    pPortCtrl = ethPortCtrl[port];
+    if(pPortCtrl == NULL)
+        return MV_NOT_FOUND;
+
+    /* Check validity */
+    if( (speed == MV_ETH_SPEED_1000) && (duplex == MV_ETH_DUPLEX_HALF) )
+        return MV_BAD_PARAM;
+
+    portSerialCtrlReg = MV_REG_READ(ETH_PORT_SERIAL_CTRL_REG(port));
+    /* Set Speed */
+    switch(speed)
+    {
+        case MV_ETH_SPEED_AN:
+            portSerialCtrlReg &= ~ETH_DISABLE_SPEED_AUTO_NEG_MASK;
+            break;
+
+        case MV_ETH_SPEED_10:
+            portSerialCtrlReg |= ETH_DISABLE_SPEED_AUTO_NEG_MASK;
+            portSerialCtrlReg &= ~ETH_SET_GMII_SPEED_1000_MASK;
+            portSerialCtrlReg &= ~ETH_SET_MII_SPEED_100_MASK;
+            break;
+
+        case MV_ETH_SPEED_100:
+            portSerialCtrlReg |= ETH_DISABLE_SPEED_AUTO_NEG_MASK;
+            portSerialCtrlReg &= ~ETH_SET_GMII_SPEED_1000_MASK;
+            portSerialCtrlReg |= ETH_SET_MII_SPEED_100_MASK;
+            break;
+
+        case MV_ETH_SPEED_1000:
+            portSerialCtrlReg |= ETH_DISABLE_SPEED_AUTO_NEG_MASK;
+            portSerialCtrlReg |= ETH_SET_GMII_SPEED_1000_MASK;
+            break;
+
+        default:
+            mvOsPrintf("ethDrv: Unexpected Speed value %d\n", speed);
+            return MV_BAD_VALUE;
+    }
+    /* Set duplex */
+    switch(duplex)
+    {
+        case MV_ETH_DUPLEX_AN:
+            portSerialCtrlReg &= ~ETH_DISABLE_DUPLEX_AUTO_NEG_MASK;
+            break;
+
+        case MV_ETH_DUPLEX_HALF:
+            portSerialCtrlReg |= ETH_DISABLE_DUPLEX_AUTO_NEG_MASK;
+            portSerialCtrlReg &= ~ETH_SET_FULL_DUPLEX_MASK;
+            break;
+
+        case MV_ETH_DUPLEX_FULL:
+            portSerialCtrlReg |= ETH_DISABLE_DUPLEX_AUTO_NEG_MASK;
+            portSerialCtrlReg |= ETH_SET_FULL_DUPLEX_MASK;
+            break;
+
+        default:
+            mvOsPrintf("ethDrv: Unexpected Duplex value %d\n", duplex);
+            return MV_BAD_VALUE;
+    }
+    MV_REG_WRITE(ETH_PORT_SERIAL_CTRL_REG(port), portSerialCtrlReg);
+
+    return MV_OK;
+}
+
+/*******************************************************************************
+* mvEthFlowCtrlSet - Set Flow Control of the port.
+*
+* DESCRIPTION:
+*       This function configure the port to work with desirable Duplex and 
+*       Speed. Changing of these parameters are allowed only when port is 
+*       disabled. This function disable the port if was enabled, change 
+*       duplex and speed and, enable the port back if needed.
+*
+* INPUT:
+*       void*           pPortHandle - Pointer to port specific handler;
+*       MV_ETH_PORT_FC  flowControl - Flow control of the port.
+*
+* RETURN:   MV_STATUS
+*       MV_OK           - Success
+*       MV_OUT_OF_RANGE - Failed. Port is out of valid range
+*       MV_NOT_FOUND    - Failed. Port is not initialized.
+*       MV_BAD_VALUE    - Value flowControl parameters is not valid
+*
+*******************************************************************************/
+MV_STATUS   mvEthFlowCtrlSet(void* pPortHandle, MV_ETH_PORT_FC flowControl)
+{
+    ETH_PORT_CTRL*  pPortCtrl = (ETH_PORT_CTRL*)pPortHandle;
+    int             port = pPortCtrl->portNo;
+    MV_U32      portSerialCtrlReg;
+    
+    if( (port < 0) || (port >= (int)mvCtrlEthMaxPortGet() ) )
+        return MV_OUT_OF_RANGE;
+
+    pPortCtrl = ethPortCtrl[port];
+    if(pPortCtrl == NULL)
+        return MV_NOT_FOUND;
+
+    portSerialCtrlReg = MV_REG_READ(ETH_PORT_SERIAL_CTRL_REG(port));
+    switch(flowControl)
+    {
+        case MV_ETH_FC_AN_ADV_DIS:
+            portSerialCtrlReg &= ~ETH_DISABLE_FC_AUTO_NEG_MASK;
+            portSerialCtrlReg &= ~ETH_ADVERTISE_SYM_FC_MASK;
+            break;
+
+        case MV_ETH_FC_AN_ADV_SYM:
+            portSerialCtrlReg &= ~ETH_DISABLE_FC_AUTO_NEG_MASK;
+            portSerialCtrlReg |= ETH_ADVERTISE_SYM_FC_MASK;
+            break;
+
+        case MV_ETH_FC_DISABLE:
+            portSerialCtrlReg |= ETH_DISABLE_FC_AUTO_NEG_MASK;
+            portSerialCtrlReg &= ~ETH_SET_FLOW_CTRL_MASK;
+            break;
+
+        case MV_ETH_FC_ENABLE:
+            portSerialCtrlReg |= ETH_DISABLE_FC_AUTO_NEG_MASK;
+            portSerialCtrlReg |= ETH_SET_FLOW_CTRL_MASK;
+            break;
+
+        default:
+            mvOsPrintf("ethDrv: Unexpected FlowControl value %d\n", flowControl);
+            return MV_BAD_VALUE;
+    }
+    MV_REG_WRITE(ETH_PORT_SERIAL_CTRL_REG(port), portSerialCtrlReg);
+
+    return MV_OK;
+}
+
+/*******************************************************************************
+* mvEthHeaderModeSet - Set port header mode.
+*
+* DESCRIPTION:
+*       This function configures the port to work in Marvell-Header mode.
+*
+* INPUT:
+*       void*           pPortHandle - Pointer to port specific handler;
+*       MV_ETH_HEADER_MODE headerMode - The header mode to set the port in.
+*
+* RETURN:   MV_STATUS
+*       MV_OK           - Success
+*       MV_NOT_SUPPORTED- Feature not supported.
+*       MV_OUT_OF_RANGE - Failed. Port is out of valid range
+*       MV_NOT_FOUND    - Failed. Port is not initialized.
+*       MV_BAD_VALUE    - Value of headerMode or numRxQueue parameter is not valid.
+*
+*******************************************************************************/
+MV_STATUS mvEthHeaderModeSet(void* pPortHandle, MV_ETH_HEADER_MODE headerMode)
+{
+    ETH_PORT_CTRL*  pPortCtrl = (ETH_PORT_CTRL*)pPortHandle;
+    int             port = pPortCtrl->portNo;
+    MV_U32			mvHeaderReg;
+    MV_U32          numRxQ = MV_ETH_RX_Q_NUM;
+    
+    if((port < 0) || (port >= mvCtrlEthMaxPortGet()))
+        return MV_OUT_OF_RANGE;
+
+    pPortCtrl = ethPortCtrl[port];
+    if(pPortCtrl == NULL)
+        return MV_NOT_FOUND;
+
+    mvHeaderReg = MV_REG_READ(ETH_PORT_MARVELL_HEADER_REG(port));
+    /* Disable header mode.             */
+    mvHeaderReg &= ~ETH_MVHDR_EN_MASK;
+
+    if(headerMode != MV_ETH_DISABLE_HEADER_MODE)
+    {
+        /* Enable Header mode.              */
+        mvHeaderReg |= ETH_MVHDR_EN_MASK;
+
+        /* Clear DA-Prefix  & MHMask fields.*/
+        mvHeaderReg &= ~(ETH_MVHDR_DAPREFIX_MASK | ETH_MVHDR_MHMASK_MASK);
+
+        if(numRxQ > 1)
+        {
+            switch (headerMode)
+            {
+                case(MV_ETH_ENABLE_HEADER_MODE_PRI_2_1):
+                    mvHeaderReg |= ETH_MVHDR_DAPREFIX_PRI_1_2;
+                    break;
+                case(MV_ETH_ENABLE_HEADER_MODE_PRI_DBNUM):
+                    mvHeaderReg |= ETH_MVHDR_DAPREFIX_DBNUM_PRI;
+                    break;
+                case(MV_ETH_ENABLE_HEADER_MODE_PRI_SPID):
+                    mvHeaderReg |= ETH_MVHDR_DAPREFIX_SPID_PRI;
+                    break;
+                default:
+                    break;
+            }
+
+            switch (numRxQ)
+            {
+                case (4):
+                    mvHeaderReg |= ETH_MVHDR_MHMASK_4_QUEUE;
+                    break;
+                case (8):
+                    mvHeaderReg |= ETH_MVHDR_MHMASK_8_QUEUE;
+                    break;
+                default:
+                    break;
+            }
+        }
+    }
+
+    MV_REG_WRITE(ETH_PORT_MARVELL_HEADER_REG(port), mvHeaderReg);
+
+    return MV_OK;
+}
+
+#if (MV_ETH_VERSION >= 4)
+/*******************************************************************************
+* mvEthEjpModeSet - Enable / Disable EJP policy for TX.
+*
+* DESCRIPTION:
+*       This function 
+*
+* INPUT:
+*       void*           pPortHandle - Pointer to port specific handler;
+*       MV_BOOL         TRUE - enable EJP mode
+*                       FALSE - disable EJP mode
+*
+* OUTPUT:   MV_STATUS
+*       MV_OK           - Success
+*       Other           - Failure
+*
+* RETURN:   None.
+*
+*******************************************************************************/
+MV_STATUS    mvEthEjpModeSet(void* pPortHandle, int mode) 
+{
+    ETH_PORT_CTRL*  pPortCtrl = (ETH_PORT_CTRL*)pPortHandle;
+    int             port = pPortCtrl->portNo;
+    
+    if((port < 0) || (port >= mvCtrlEthMaxPortGet()))
+        return MV_OUT_OF_RANGE;
+
+    pPortCtrl = ethPortCtrl[port];
+    if(pPortCtrl == NULL)
+        return MV_NOT_FOUND;
+    
+    pPortCtrl->portConfig.ejpMode = mode;
+    if(mode)
+    {
+        /* EJP enabled */
+        MV_REG_WRITE(ETH_TXQ_CMD_1_REG(port), ETH_TX_EJP_ENABLE_MASK);
+    }
+    else
+    {
+        /* EJP disabled */
+        MV_REG_WRITE(ETH_TXQ_CMD_1_REG(port), 0);
+    }
+    mvOsPrintf("eth_%d: EJP %s - ETH_TXQ_CMD_1_REG: 0x%x = 0x%08x\n", 
+        port, mode ? "Enabled" : "Disabled", ETH_TXQ_CMD_1_REG(port), 
+                    MV_REG_READ(ETH_TXQ_CMD_1_REG(port)));
+
+    return MV_OK;
+}
+#endif /* MV_ETH_VERSION >= 4 */
+
+/*******************************************************************************
+* mvEthStatusGet - Get major properties of the port .
+*
+* DESCRIPTION:
+*       This function get major properties of the port (link, speed, duplex, 
+*       flowControl, etc) and return them using the single structure.
+*
+* INPUT:
+*       void*           pPortHandle - Pointer to port specific handler;
+*
+* OUTPUT:
+*       MV_ETH_PORT_STATUS* pStatus - Pointer to structure, were port status 
+*                                   will be placed.
+*
+* RETURN:   None.
+*
+*******************************************************************************/
+void    mvEthStatusGet(void* pPortHandle, MV_ETH_PORT_STATUS* pStatus)
+{
+    ETH_PORT_CTRL*  pPortCtrl = (ETH_PORT_CTRL*)pPortHandle;
+    int             port = pPortCtrl->portNo;
+
+    MV_U32  regValue;
+
+    regValue = MV_REG_READ( ETH_PORT_STATUS_REG(port) );
+
+    if(regValue & ETH_GMII_SPEED_1000_MASK)
+        pStatus->speed = MV_ETH_SPEED_1000;
+    else if(regValue & ETH_MII_SPEED_100_MASK)
+        pStatus->speed = MV_ETH_SPEED_100;
+    else
+        pStatus->speed = MV_ETH_SPEED_10;
+
+    if(regValue & ETH_LINK_UP_MASK) 
+        pStatus->isLinkUp = MV_TRUE;
+    else
+        pStatus->isLinkUp = MV_FALSE;
+
+    if(regValue & ETH_FULL_DUPLEX_MASK) 
+        pStatus->duplex = MV_ETH_DUPLEX_FULL; 
+    else
+        pStatus->duplex = MV_ETH_DUPLEX_HALF; 
+
+
+    if(regValue & ETH_ENABLE_RCV_FLOW_CTRL_MASK) 
+        pStatus->flowControl = MV_ETH_FC_ENABLE;
+    else
+        pStatus->flowControl = MV_ETH_FC_DISABLE;
+}
+
+
+/******************************************************************************/
+/*                         PHY Control Functions                              */
+/******************************************************************************/
+
+
+/*******************************************************************************
+* mvEthPhyAddrSet - Set the ethernet port PHY address.
+*
+* DESCRIPTION:
+*       This routine set the ethernet port PHY address according to given
+*       parameter.
+*
+* INPUT:
+*       void*   pPortHandle     - Pointer to port specific handler;
+*       int     phyAddr         - PHY address       
+*
+* RETURN:
+*       None.
+*
+*******************************************************************************/
+void    mvEthPhyAddrSet(void* pPortHandle, int phyAddr)
+{
+    ETH_PORT_CTRL*  pPortCtrl = (ETH_PORT_CTRL*)pPortHandle;
+    int             port = pPortCtrl->portNo;
+    unsigned int    regData;
+
+    regData = MV_REG_READ(ETH_PHY_ADDR_REG(port));
+
+    regData &= ~ETH_PHY_ADDR_MASK;
+    regData |=  phyAddr;
+
+    MV_REG_WRITE(ETH_PHY_ADDR_REG(port), regData);
+
+    return;
+}
+
+/*******************************************************************************
+* mvEthPhyAddrGet - Get the ethernet port PHY address.
+*
+* DESCRIPTION:
+*       This routine returns the given ethernet port PHY address.
+*
+* INPUT:
+*       void*   pPortHandle - Pointer to port specific handler;
+*
+*
+* RETURN: int - PHY address.
+*
+*******************************************************************************/
+int     mvEthPhyAddrGet(void* pPortHandle)
+{
+    ETH_PORT_CTRL*  pPortCtrl = (ETH_PORT_CTRL*)pPortHandle;
+    int             port = pPortCtrl->portNo;
+    unsigned int    regData;
+
+    regData = MV_REG_READ(ETH_PHY_ADDR_REG(port));
+
+    return ((regData >> (5 * port)) & 0x1f);
+}
+
+/******************************************************************************/
+/*                Descriptor handling Functions                               */
+/******************************************************************************/
+
+/*******************************************************************************
+* etherInitRxDescRing - Curve a Rx chain desc list and buffer in memory.
+*
+* DESCRIPTION:
+*       This function prepares a Rx chained list of descriptors and packet
+*       buffers in a form of a ring. The routine must be called after port
+*       initialization routine and before port start routine.
+*       The Ethernet SDMA engine uses CPU bus addresses to access the various
+*       devices in the system (i.e. DRAM). This function uses the ethernet
+*       struct 'virtual to physical' routine (set by the user) to set the ring
+*       with physical addresses.
+*
+* INPUT:
+*       ETH_QUEUE_CTRL  *pEthPortCtrl   Ethernet Port Control srtuct.
+*       int             rxQueue         Number of Rx queue.
+*       int             rxDescNum       Number of Rx descriptors
+*       MV_U8*          rxDescBaseAddr  Rx descriptors memory area base addr.
+*
+* OUTPUT:
+*       The routine updates the Ethernet port control struct with information
+*       regarding the Rx descriptors and buffers.
+*
+* RETURN: None
+*
+*******************************************************************************/
+static void ethInitRxDescRing(ETH_PORT_CTRL* pPortCtrl, int queue)
+{
+    ETH_RX_DESC     *pRxDescBase, *pRxDesc, *pRxPrevDesc; 
+    int             ix, rxDescNum = pPortCtrl->rxQueueConfig[queue].descrNum;
+    ETH_QUEUE_CTRL  *pQueueCtrl = &pPortCtrl->rxQueue[queue];
+
+    /* Make sure descriptor address is cache line size aligned  */        
+    pRxDescBase = (ETH_RX_DESC*)MV_ALIGN_UP((MV_ULONG)pQueueCtrl->descBuf.bufVirtPtr,
+                                     CPU_D_CACHE_LINE_SIZE);
+
+    pRxDesc      = (ETH_RX_DESC*)pRxDescBase;
+    pRxPrevDesc  = pRxDesc;
+
+    /* initialize the Rx descriptors ring */
+    for (ix=0; ix<rxDescNum; ix++)
+    {
+        pRxDesc->bufSize     = 0x0;
+        pRxDesc->byteCnt     = 0x0;
+        pRxDesc->cmdSts      = ETH_BUFFER_OWNED_BY_HOST;
+        pRxDesc->bufPtr      = 0x0;
+        pRxDesc->returnInfo  = 0x0;
+        pRxPrevDesc = pRxDesc;
+        if(ix == (rxDescNum-1))
+        {
+            /* Closing Rx descriptors ring */
+            pRxPrevDesc->nextDescPtr = (MV_U32)ethDescVirtToPhy(pQueueCtrl, (void*)pRxDescBase);
+        }
+        else
+        {
+            pRxDesc = (ETH_RX_DESC*)((MV_ULONG)pRxDesc + ETH_RX_DESC_ALIGNED_SIZE);
+            pRxPrevDesc->nextDescPtr = (MV_U32)ethDescVirtToPhy(pQueueCtrl, (void*)pRxDesc);
+        }
+        ETH_DESCR_FLUSH_INV(pPortCtrl, pRxPrevDesc);
+    }
+
+    pQueueCtrl->pCurrentDescr = pRxDescBase;
+    pQueueCtrl->pUsedDescr = pRxDescBase;
+    
+    pQueueCtrl->pFirstDescr = pRxDescBase;
+    pQueueCtrl->pLastDescr = pRxDesc;
+    pQueueCtrl->resource = 0;
+}
+
+void ethResetRxDescRing(void* pPortHndl, int queue)
+{
+    ETH_PORT_CTRL*  pPortCtrl = (ETH_PORT_CTRL*)pPortHndl;
+    ETH_QUEUE_CTRL* pQueueCtrl = &pPortCtrl->rxQueue[queue];
+    ETH_RX_DESC*    pRxDesc = (ETH_RX_DESC*)pQueueCtrl->pFirstDescr;
+
+    pQueueCtrl->resource = 0;
+    if(pQueueCtrl->pFirstDescr != NULL)
+    {
+        while(MV_TRUE)
+        {
+            pRxDesc->bufSize     = 0x0;
+            pRxDesc->byteCnt     = 0x0;
+            pRxDesc->cmdSts      = ETH_BUFFER_OWNED_BY_HOST;
+            pRxDesc->bufPtr      = 0x0;
+            pRxDesc->returnInfo  = 0x0;
+            ETH_DESCR_FLUSH_INV(pPortCtrl, pRxDesc);
+            if( (void*)pRxDesc == pQueueCtrl->pLastDescr)
+                    break;
+            pRxDesc = RX_NEXT_DESC_PTR(pRxDesc, pQueueCtrl);
+        }
+        pQueueCtrl->pCurrentDescr = pQueueCtrl->pFirstDescr;
+        pQueueCtrl->pUsedDescr = pQueueCtrl->pFirstDescr;
+
+        /* Update RX Command register */
+        pPortCtrl->portRxQueueCmdReg |= (1 << queue);
+
+        /* update HW */
+        MV_REG_WRITE( ETH_RX_CUR_DESC_PTR_REG(pPortCtrl->portNo, queue),
+                 (MV_U32)ethDescVirtToPhy(pQueueCtrl, pQueueCtrl->pCurrentDescr) );
+    }
+    else
+    {
+        /* Update RX Command register */
+        pPortCtrl->portRxQueueCmdReg &= ~(1 << queue);
+
+        /* update HW */
+        MV_REG_WRITE( ETH_RX_CUR_DESC_PTR_REG(pPortCtrl->portNo, queue), 0);
+    }
+}
+
+/*******************************************************************************
+* etherInitTxDescRing - Curve a Tx chain desc list and buffer in memory.
+*
+* DESCRIPTION:
+*       This function prepares a Tx chained list of descriptors and packet
+*       buffers in a form of a ring. The routine must be called after port
+*       initialization routine and before port start routine.
+*       The Ethernet SDMA engine uses CPU bus addresses to access the various
+*       devices in the system (i.e. DRAM). This function uses the ethernet
+*       struct 'virtual to physical' routine (set by the user) to set the ring
+*       with physical addresses.
+*
+* INPUT:
+*       ETH_PORT_CTRL   *pEthPortCtrl   Ethernet Port Control srtuct.
+*       int             txQueue         Number of Tx queue.
+*       int             txDescNum       Number of Tx descriptors
+*       int             txBuffSize      Size of Tx buffer
+*       MV_U8*          pTxDescBase     Tx descriptors memory area base addr.
+*
+* OUTPUT:
+*       The routine updates the Ethernet port control struct with information
+*       regarding the Tx descriptors and buffers.
+*
+* RETURN:   None.
+*
+*******************************************************************************/
+static void ethInitTxDescRing(ETH_PORT_CTRL* pPortCtrl, int queue)
+{
+    ETH_TX_DESC     *pTxDescBase, *pTxDesc, *pTxPrevDesc; 
+    int             ix, txDescNum = pPortCtrl->txQueueConfig[queue].descrNum;
+    ETH_QUEUE_CTRL  *pQueueCtrl = &pPortCtrl->txQueue[queue];
+
+    /* Make sure descriptor address is cache line size aligned  */
+    pTxDescBase = (ETH_TX_DESC*)MV_ALIGN_UP((MV_ULONG)pQueueCtrl->descBuf.bufVirtPtr, 
+                                     CPU_D_CACHE_LINE_SIZE);
+
+    pTxDesc      = (ETH_TX_DESC*)pTxDescBase;
+    pTxPrevDesc  = pTxDesc;
+
+    /* initialize the Tx descriptors ring */
+    for (ix=0; ix<txDescNum; ix++)
+    {
+        pTxDesc->byteCnt     = 0x0000;
+        pTxDesc->L4iChk      = 0x0000;
+        pTxDesc->cmdSts      = ETH_BUFFER_OWNED_BY_HOST;
+        pTxDesc->bufPtr      = 0x0;
+        pTxDesc->returnInfo  = 0x0;
+
+        pTxPrevDesc = pTxDesc;
+
+        if(ix == (txDescNum-1))
+        {
+            /* Closing Tx descriptors ring */
+            pTxPrevDesc->nextDescPtr = (MV_U32)ethDescVirtToPhy(pQueueCtrl, (void*)pTxDescBase);
+        }
+        else
+        {
+            pTxDesc = (ETH_TX_DESC*)((MV_ULONG)pTxDesc + ETH_TX_DESC_ALIGNED_SIZE);
+            pTxPrevDesc->nextDescPtr = (MV_U32)ethDescVirtToPhy(pQueueCtrl, (void*)pTxDesc);
+        }
+        ETH_DESCR_FLUSH_INV(pPortCtrl, pTxPrevDesc);
+    }
+
+    pQueueCtrl->pCurrentDescr = pTxDescBase;
+    pQueueCtrl->pUsedDescr = pTxDescBase;
+    
+    pQueueCtrl->pFirstDescr = pTxDescBase;
+    pQueueCtrl->pLastDescr = pTxDesc;
+    /* Leave one TX descriptor out of use */
+    pQueueCtrl->resource = txDescNum - 1;
+}
+
+void ethResetTxDescRing(void* pPortHndl, int queue)
+{
+    ETH_PORT_CTRL*  pPortCtrl = (ETH_PORT_CTRL*)pPortHndl;
+    ETH_QUEUE_CTRL* pQueueCtrl = &pPortCtrl->txQueue[queue];
+    ETH_TX_DESC*    pTxDesc = (ETH_TX_DESC*)pQueueCtrl->pFirstDescr;
+    
+    pQueueCtrl->resource = 0;
+    if(pQueueCtrl->pFirstDescr != NULL)
+    {
+        while(MV_TRUE)
+        {
+            pTxDesc->byteCnt     = 0x0000;
+            pTxDesc->L4iChk      = 0x0000;
+            pTxDesc->cmdSts      = ETH_BUFFER_OWNED_BY_HOST;
+            pTxDesc->bufPtr      = 0x0;
+            pTxDesc->returnInfo  = 0x0;
+            ETH_DESCR_FLUSH_INV(pPortCtrl, pTxDesc);
+            pQueueCtrl->resource++;
+            if( (void*)pTxDesc == pQueueCtrl->pLastDescr)
+                    break;
+            pTxDesc = TX_NEXT_DESC_PTR(pTxDesc, pQueueCtrl);
+        }
+        /* Leave one TX descriptor out of use */
+        pQueueCtrl->resource--;
+        pQueueCtrl->pCurrentDescr = pQueueCtrl->pFirstDescr;
+        pQueueCtrl->pUsedDescr = pQueueCtrl->pFirstDescr;
+
+        /* Update TX Command register */
+        pPortCtrl->portTxQueueCmdReg |= MV_32BIT_LE_FAST(1 << queue);
+        /* update HW */
+        MV_REG_WRITE( ETH_TX_CUR_DESC_PTR_REG(pPortCtrl->portNo, queue),
+        (MV_U32)ethDescVirtToPhy(pQueueCtrl, pQueueCtrl->pCurrentDescr) );
+    }
+    else
+    {
+        /* Update TX Command register */
+        pPortCtrl->portTxQueueCmdReg &=  MV_32BIT_LE_FAST(~(1 << queue));
+        /* update HW */
+        MV_REG_WRITE( ETH_TX_CUR_DESC_PTR_REG(pPortCtrl->portNo, queue), 0 );    
+    }
+}
+
+/*******************************************************************************
+* ethAllocDescrMemory - Free memory allocated for RX and TX descriptors.
+*
+* DESCRIPTION:
+*       This function allocates memory for RX and TX descriptors.
+*       - If ETH_DESCR_IN_SRAM defined, allocate memory from SRAM.
+*       - If ETH_DESCR_IN_SDRAM defined, allocate memory in SDRAM.
+*
+* INPUT:
+*       int size - size of memory should be allocated.
+*
+* RETURN: None
+*
+*******************************************************************************/
+static MV_U8*  ethAllocDescrMemory(ETH_PORT_CTRL* pPortCtrl, int descSize, 
+                            MV_ULONG* pPhysAddr, MV_U32 *memHandle)
+{
+    MV_U8*  pVirt;
+
+#if defined(ETH_DESCR_IN_SRAM)
+    if(ethDescInSram == MV_TRUE)
+        pVirt = (char*)mvSramMalloc(descSize, pPhysAddr);
+    else
+#endif /* ETH_DESCR_IN_SRAM */
+    {
+#ifdef ETH_DESCR_UNCACHED
+        pVirt = (MV_U8*)mvOsIoUncachedMalloc(pPortCtrl->osHandle, descSize,
+					    pPhysAddr,memHandle);
+#else
+        pVirt = (MV_U8*)mvOsIoCachedMalloc(pPortCtrl->osHandle, descSize,
+					  pPhysAddr, memHandle);
+#endif /* ETH_DESCR_UNCACHED */
+    }
+    memset(pVirt, 0, descSize);
+
+    return pVirt;
+}
+
+/*******************************************************************************
+* ethFreeDescrMemory - Free memory allocated for RX and TX descriptors.
+*
+* DESCRIPTION:
+*       This function frees memory allocated for RX and TX descriptors.
+*       - If ETH_DESCR_IN_SRAM defined, free memory using gtSramFree() function.
+*       - If ETH_DESCR_IN_SDRAM defined, free memory using mvOsFree() function.
+*
+* INPUT:
+*       void* pVirtAddr - virtual pointer to memory allocated for RX and TX
+*                       desriptors.        
+*
+* RETURN: None
+*
+*******************************************************************************/
+void    ethFreeDescrMemory(ETH_PORT_CTRL* pPortCtrl, MV_BUF_INFO* pDescBuf)
+{
+    if( (pDescBuf == NULL) || (pDescBuf->bufVirtPtr == NULL) )
+        return;
+
+#if defined(ETH_DESCR_IN_SRAM)
+    if( ethDescInSram )
+    {
+        mvSramFree(pDescBuf->bufSize, pDescBuf->bufPhysAddr, pDescBuf->bufVirtPtr);
+        return;
+    }
+#endif /* ETH_DESCR_IN_SRAM */
+
+#ifdef ETH_DESCR_UNCACHED
+    mvOsIoUncachedFree(pPortCtrl->osHandle, pDescBuf->bufSize, pDescBuf->bufPhysAddr, 
+                     pDescBuf->bufVirtPtr,pDescBuf->memHandle);
+#else
+    mvOsIoCachedFree(pPortCtrl->osHandle, pDescBuf->bufSize, pDescBuf->bufPhysAddr, 
+                     pDescBuf->bufVirtPtr,pDescBuf->memHandle);
+#endif /* ETH_DESCR_UNCACHED */
+}
+                                                                                                                             
+/******************************************************************************/
+/*                Other Functions                                         */
+/******************************************************************************/
+
+void mvEthPortPowerUp(int port)
+{
+    MV_U32  regVal;
+
+    /* MAC Cause register should be cleared */
+    MV_REG_WRITE(ETH_UNIT_INTR_CAUSE_REG(port), 0);
+
+	if (mvBoardIsPortInSgmii(port))
+    mvEthPortSgmiiConfig(port);
+
+    /* Cancel Port Reset */
+    regVal = MV_REG_READ(ETH_PORT_SERIAL_CTRL_1_REG(port));
+    regVal &= (~ETH_PORT_RESET_MASK);
+    MV_REG_WRITE(ETH_PORT_SERIAL_CTRL_1_REG(port), regVal);
+    while( (MV_REG_READ(ETH_PORT_SERIAL_CTRL_1_REG(port)) & ETH_PORT_RESET_MASK) != 0);
+}
+
+void mvEthPortPowerDown(int port)
+{
+    MV_U32  regVal;
+
+    /* Port must be DISABLED */
+    regVal = MV_REG_READ(ETH_PORT_SERIAL_CTRL_REG(port));
+    if( (regVal & ETH_PORT_ENABLE_MASK) != 0)
+    {
+        mvOsPrintf("ethPort #%d: PowerDown - port must be Disabled (PSC=0x%x)\n",
+                    port, regVal);
+        return;
+    }
+
+    /* Port Reset (Read after write the register as a precaution) */
+    regVal = MV_REG_READ(ETH_PORT_SERIAL_CTRL_1_REG(port));
+    MV_REG_WRITE(ETH_PORT_SERIAL_CTRL_1_REG(port), regVal | ETH_PORT_RESET_MASK);
+    while((MV_REG_READ(ETH_PORT_SERIAL_CTRL_1_REG(port)) & ETH_PORT_RESET_MASK) == 0);
+}
+
+static void mvEthPortSgmiiConfig(int port)
+{
+    MV_U32  regVal;
+
+    regVal = MV_REG_READ(ETH_PORT_SERIAL_CTRL_1_REG(port));
+
+    regVal |= (ETH_SGMII_MODE_MASK /*| ETH_INBAND_AUTO_NEG_ENABLE_MASK */);
+    regVal &= (~ETH_INBAND_AUTO_NEG_BYPASS_MASK);
+
+    MV_REG_WRITE(ETH_PORT_SERIAL_CTRL_1_REG(port), regVal);
+}
+
+
+
+
+
+
+
+
+
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/eth/gbe/mvEthDebug.c b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/eth/gbe/mvEthDebug.c
new file mode 100644
index 0000000..f533475
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/eth/gbe/mvEthDebug.c
@@ -0,0 +1,748 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+        this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+/*******************************************************************************
+* mvEthDebug.c - Source file for user friendly debug functions
+*
+* DESCRIPTION:
+*
+* DEPENDENCIES:
+*       None.
+*
+*******************************************************************************/
+
+#include "mvOs.h"
+#include "mvCommon.h"
+#include "mvTypes.h"
+#include "mv802_3.h"
+#include "mvDebug.h"
+#include "ctrlEnv/mvCtrlEnvLib.h"
+#include "eth-phy/mvEthPhy.h"
+#include "eth/mvEth.h"
+#include "eth/gbe/mvEthDebug.h"
+
+/* #define mvOsPrintf printf */
+
+void    mvEthPortShow(void* pHndl);
+void    mvEthQueuesShow(void* pHndl, int rxQueue, int txQueue, int mode);
+
+/******************************************************************************/
+/*                          Debug functions                                   */
+/******************************************************************************/
+void    ethRxCoal(int port, int usec)
+{
+    void*   pHndl;
+
+    pHndl = mvEthPortHndlGet(port);
+    if(pHndl != NULL)
+    {
+        mvEthRxCoalSet(pHndl, usec);
+    }
+}
+
+void    ethTxCoal(int port, int usec)
+{
+    void*   pHndl;
+
+    pHndl = mvEthPortHndlGet(port);
+    if(pHndl != NULL)
+    {
+        mvEthTxCoalSet(pHndl, usec);
+    }
+}
+
+#if (MV_ETH_VERSION >= 4)
+void     ethEjpModeSet(int port, int mode)
+{
+    void*   pHndl;
+
+    pHndl = mvEthPortHndlGet(port);
+    if(pHndl != NULL)
+    {
+        mvEthEjpModeSet(pHndl, mode);
+    }
+}
+#endif /* (MV_ETH_VERSION >= 4) */

+
+void    ethBpduRxQ(int port, int bpduQueue)
+{
+    void*   pHndl;
+
+    pHndl = mvEthPortHndlGet(port);
+    if(pHndl != NULL)
+    {
+        mvEthBpduRxQueue(pHndl, bpduQueue);
+    }
+}
+
+void    ethArpRxQ(int port, int arpQueue)
+{
+    void*   pHndl;
+
+    pHndl = mvEthPortHndlGet(port);
+    if(pHndl != NULL)
+    {
+        mvEthArpRxQueue(pHndl, arpQueue);
+    }
+}
+
+void    ethTcpRxQ(int port, int tcpQueue)
+{
+    void*   pHndl;
+
+    pHndl = mvEthPortHndlGet(port);
+    if(pHndl != NULL)
+    {
+        mvEthTcpRxQueue(pHndl, tcpQueue);
+    }
+}
+
+void    ethUdpRxQ(int port, int udpQueue)
+{
+    void*   pHndl;
+
+    pHndl = mvEthPortHndlGet(port);
+    if(pHndl != NULL)
+    {
+        mvEthUdpRxQueue(pHndl, udpQueue);
+    }
+}
+
+void    ethTxPolicyRegs(int port)
+{
+    int             queue;
+    ETH_PORT_CTRL*  pPortCtrl = (ETH_PORT_CTRL*)mvEthPortHndlGet(port);
+
+    if(pPortCtrl == NULL) 
+    {
+        return;
+    }
+    mvOsPrintf("Port #%d TX Policy: EJP=%d, TXQs: ", 
+                port, pPortCtrl->portConfig.ejpMode);
+    for(queue=0; queue<MV_ETH_TX_Q_NUM; queue++)
+    {
+        if(pPortCtrl->txQueueConfig[queue].descrNum > 0)
+            mvOsPrintf("%d, ", queue);
+    }
+    mvOsPrintf("\n");
+
+    mvOsPrintf("\n\t TX policy Port #%d configuration registers\n", port);
+
+    mvOsPrintf("ETH_TX_QUEUE_COMMAND_REG            : 0x%X = 0x%08x\n", 

+                ETH_TX_QUEUE_COMMAND_REG(port), 

+                MV_REG_READ( ETH_TX_QUEUE_COMMAND_REG(port) ) );    

+    

+    mvOsPrintf("ETH_TX_FIXED_PRIO_CFG_REG           : 0x%X = 0x%08x\n", 
+                ETH_TX_FIXED_PRIO_CFG_REG(port), 
+                MV_REG_READ( ETH_TX_FIXED_PRIO_CFG_REG(port) ) );
+
+    mvOsPrintf("ETH_TX_TOKEN_RATE_CFG_REG           : 0x%X = 0x%08x\n", 
+                ETH_TX_TOKEN_RATE_CFG_REG(port), 
+                MV_REG_READ( ETH_TX_TOKEN_RATE_CFG_REG(port) ) );
+
+    mvOsPrintf("ETH_MAX_TRANSMIT_UNIT_REG           : 0x%X = 0x%08x\n", 
+                ETH_MAX_TRANSMIT_UNIT_REG(port), 
+                MV_REG_READ( ETH_MAX_TRANSMIT_UNIT_REG(port) ) );
+
+    mvOsPrintf("ETH_TX_TOKEN_BUCKET_SIZE_REG        : 0x%X = 0x%08x\n", 
+                ETH_TX_TOKEN_BUCKET_SIZE_REG(port), 
+                MV_REG_READ( ETH_TX_TOKEN_BUCKET_SIZE_REG(port) ) );
+
+    mvOsPrintf("ETH_TX_TOKEN_BUCKET_COUNT_REG       : 0x%X = 0x%08x\n", 
+                ETH_TX_TOKEN_BUCKET_COUNT_REG(port), 
+                MV_REG_READ( ETH_TX_TOKEN_BUCKET_COUNT_REG(port) ) );

+

+    for(queue=0; queue<MV_ETH_MAX_TXQ; queue++)
+    {
+        mvOsPrintf("\n\t TX policy Port #%d, Queue #%d configuration registers\n", port, queue);
+
+        mvOsPrintf("ETH_TXQ_TOKEN_COUNT_REG             : 0x%X = 0x%08x\n", 
+                ETH_TXQ_TOKEN_COUNT_REG(port, queue), 
+                MV_REG_READ( ETH_TXQ_TOKEN_COUNT_REG(port, queue) ) );
+
+        mvOsPrintf("ETH_TXQ_TOKEN_CFG_REG               : 0x%X = 0x%08x\n", 
+                ETH_TXQ_TOKEN_CFG_REG(port, queue), 
+                MV_REG_READ( ETH_TXQ_TOKEN_CFG_REG(port, queue) ) );
+
+        mvOsPrintf("ETH_TXQ_ARBITER_CFG_REG             : 0x%X = 0x%08x\n", 
+                ETH_TXQ_ARBITER_CFG_REG(port, queue), 
+                MV_REG_READ( ETH_TXQ_ARBITER_CFG_REG(port, queue) ) );
+    }

+    mvOsPrintf("\n");
+}
+
+/* Print important registers of Ethernet port */
+void    ethPortRegs(int port)
+{
+    mvOsPrintf("\n\t ethGiga #%d port Registers:\n", port);
+
+    mvOsPrintf("ETH_PORT_STATUS_REG                 : 0x%X = 0x%08x\n", 
+                ETH_PORT_STATUS_REG(port), 
+                MV_REG_READ( ETH_PORT_STATUS_REG(port) ) );
+
+    mvOsPrintf("ETH_PORT_SERIAL_CTRL_REG            : 0x%X = 0x%08x\n", 
+                ETH_PORT_SERIAL_CTRL_REG(port), 
+                MV_REG_READ( ETH_PORT_SERIAL_CTRL_REG(port) ) );
+
+    mvOsPrintf("ETH_PORT_CONFIG_REG                 : 0x%X = 0x%08x\n", 
+                ETH_PORT_CONFIG_REG(port), 
+                MV_REG_READ( ETH_PORT_CONFIG_REG(port) ) );    
+
+    mvOsPrintf("ETH_PORT_CONFIG_EXTEND_REG          : 0x%X = 0x%08x\n", 
+                ETH_PORT_CONFIG_EXTEND_REG(port), 
+                MV_REG_READ( ETH_PORT_CONFIG_EXTEND_REG(port) ) );    
+
+    mvOsPrintf("ETH_SDMA_CONFIG_REG                 : 0x%X = 0x%08x\n", 
+                ETH_SDMA_CONFIG_REG(port), 
+                MV_REG_READ( ETH_SDMA_CONFIG_REG(port) ) );    
+
+    mvOsPrintf("ETH_TX_FIFO_URGENT_THRESH_REG       : 0x%X = 0x%08x\n", 
+                ETH_TX_FIFO_URGENT_THRESH_REG(port), 
+                MV_REG_READ( ETH_TX_FIFO_URGENT_THRESH_REG(port) ) );    
+
+    mvOsPrintf("ETH_RX_QUEUE_COMMAND_REG            : 0x%X = 0x%08x\n", 
+                ETH_RX_QUEUE_COMMAND_REG(port), 
+                MV_REG_READ( ETH_RX_QUEUE_COMMAND_REG(port) ) );    
+
+    mvOsPrintf("ETH_TX_QUEUE_COMMAND_REG            : 0x%X = 0x%08x\n", 
+                ETH_TX_QUEUE_COMMAND_REG(port), 
+                MV_REG_READ( ETH_TX_QUEUE_COMMAND_REG(port) ) );    
+
+    mvOsPrintf("ETH_INTR_CAUSE_REG                  : 0x%X = 0x%08x\n", 
+                ETH_INTR_CAUSE_REG(port), 
+                MV_REG_READ( ETH_INTR_CAUSE_REG(port) ) );    
+
+    mvOsPrintf("ETH_INTR_EXTEND_CAUSE_REG           : 0x%X = 0x%08x\n", 
+                ETH_INTR_CAUSE_EXT_REG(port), 
+                MV_REG_READ( ETH_INTR_CAUSE_EXT_REG(port) ) );    
+
+    mvOsPrintf("ETH_INTR_MASK_REG                   : 0x%X = 0x%08x\n", 
+                ETH_INTR_MASK_REG(port), 
+                MV_REG_READ( ETH_INTR_MASK_REG(port) ) );    
+
+    mvOsPrintf("ETH_INTR_EXTEND_MASK_REG            : 0x%X = 0x%08x\n", 
+                ETH_INTR_MASK_EXT_REG(port), 
+                MV_REG_READ( ETH_INTR_MASK_EXT_REG(port) ) );    
+
+    mvOsPrintf("ETH_RX_DESCR_STAT_CMD_REG           : 0x%X = 0x%08x\n", 
+                ETH_RX_DESCR_STAT_CMD_REG(port, 0), 
+                MV_REG_READ( ETH_RX_DESCR_STAT_CMD_REG(port, 0) ) );    
+
+    mvOsPrintf("ETH_RX_BYTE_COUNT_REG               : 0x%X = 0x%08x\n", 
+                ETH_RX_BYTE_COUNT_REG(port, 0), 
+                MV_REG_READ( ETH_RX_BYTE_COUNT_REG(port, 0) ) );    
+
+    mvOsPrintf("ETH_RX_BUF_PTR_REG                  : 0x%X = 0x%08x\n", 
+                ETH_RX_BUF_PTR_REG(port, 0), 
+                MV_REG_READ( ETH_RX_BUF_PTR_REG(port, 0) ) );    
+
+    mvOsPrintf("ETH_RX_CUR_DESC_PTR_REG             : 0x%X = 0x%08x\n", 
+                ETH_RX_CUR_DESC_PTR_REG(port, 0), 
+                MV_REG_READ( ETH_RX_CUR_DESC_PTR_REG(port, 0) ) );    
+}
+
+
+/* Print Giga Ethernet UNIT registers */
+void    ethRegs(int port)
+{
+    mvOsPrintf("ETH_PHY_ADDR_REG               : 0x%X = 0x%08x\n", 
+                ETH_PHY_ADDR_REG(port), 
+                MV_REG_READ(ETH_PHY_ADDR_REG(port)) );    
+
+    mvOsPrintf("ETH_UNIT_INTR_CAUSE_REG        : 0x%X = 0x%08x\n", 
+                ETH_UNIT_INTR_CAUSE_REG(port), 
+                MV_REG_READ( ETH_UNIT_INTR_CAUSE_REG(port)) );    
+
+    mvOsPrintf("ETH_UNIT_INTR_MASK_REG         : 0x%X = 0x%08x\n", 
+                ETH_UNIT_INTR_MASK_REG(port), 
+                MV_REG_READ( ETH_UNIT_INTR_MASK_REG(port)) );    
+
+    mvOsPrintf("ETH_UNIT_ERROR_ADDR_REG        : 0x%X = 0x%08x\n", 
+                ETH_UNIT_ERROR_ADDR_REG(port), 
+                MV_REG_READ(ETH_UNIT_ERROR_ADDR_REG(port)) );    
+
+    mvOsPrintf("ETH_UNIT_INT_ADDR_ERROR_REG    : 0x%X = 0x%08x\n", 
+                ETH_UNIT_INT_ADDR_ERROR_REG(port), 
+                MV_REG_READ(ETH_UNIT_INT_ADDR_ERROR_REG(port)) );    
+    
+}
+
+/******************************************************************************/
+/*                      MIB Counters functions                                */
+/******************************************************************************/
+
+/*******************************************************************************
+* ethClearMibCounters - Clear all MIB counters
+*
+* DESCRIPTION:
+*       This function clears all MIB counters of a specific ethernet port.
+*       A read from the MIB counter will reset the counter.
+*
+* INPUT:
+*       int    port -  Ethernet Port number.
+*
+* RETURN: None
+*
+*******************************************************************************/
+void ethClearCounters(int port)
+{
+    void*   pHndl;
+
+    pHndl = mvEthPortHndlGet(port);
+    if(pHndl != NULL)
+        mvEthMibCountersClear(pHndl);
+
+    return;
+}
+
+
+/* Print counters of the Ethernet port */
+void    ethPortCounters(int port)
+{
+    MV_U32  regValue, regValHigh;
+    void*   pHndl;
+
+    pHndl = mvEthPortHndlGet(port);
+    if(pHndl == NULL)
+        return;
+
+    mvOsPrintf("\n\t Port #%d MIB Counters\n\n", port);
+
+    mvOsPrintf("GoodFramesReceived          = %u\n", 
+              mvEthMibCounterRead(pHndl, ETH_MIB_GOOD_FRAMES_RECEIVED, NULL));
+    mvOsPrintf("BadFramesReceived           = %u\n", 
+              mvEthMibCounterRead(pHndl, ETH_MIB_BAD_FRAMES_RECEIVED, NULL));
+    mvOsPrintf("BroadcastFramesReceived     = %u\n", 
+              mvEthMibCounterRead(pHndl, ETH_MIB_BROADCAST_FRAMES_RECEIVED, NULL));
+    mvOsPrintf("MulticastFramesReceived     = %u\n", 
+              mvEthMibCounterRead(pHndl, ETH_MIB_MULTICAST_FRAMES_RECEIVED, NULL));
+
+    regValue = mvEthMibCounterRead(pHndl, ETH_MIB_GOOD_OCTETS_RECEIVED_LOW, 
+                                 &regValHigh);
+    mvOsPrintf("GoodOctetsReceived          = 0x%08x%08x\n", 
+               regValHigh, regValue);
+
+    mvOsPrintf("\n");
+    mvOsPrintf("GoodFramesSent              = %u\n", 
+              mvEthMibCounterRead(pHndl, ETH_MIB_GOOD_FRAMES_SENT, NULL));
+    mvOsPrintf("BroadcastFramesSent         = %u\n", 
+              mvEthMibCounterRead(pHndl, ETH_MIB_BROADCAST_FRAMES_SENT, NULL));
+    mvOsPrintf("MulticastFramesSent         = %u\n", 
+              mvEthMibCounterRead(pHndl, ETH_MIB_MULTICAST_FRAMES_SENT, NULL));
+
+    regValue = mvEthMibCounterRead(pHndl, ETH_MIB_GOOD_OCTETS_SENT_LOW, 
+                                 &regValHigh);
+    mvOsPrintf("GoodOctetsSent              = 0x%08x%08x\n", regValHigh, regValue);
+
+
+    mvOsPrintf("\n\t FC Control Counters\n");
+
+    regValue = mvEthMibCounterRead(pHndl, ETH_MIB_UNREC_MAC_CONTROL_RECEIVED, NULL);
+    mvOsPrintf("UnrecogMacControlReceived   = %u\n", regValue);
+
+    regValue = mvEthMibCounterRead(pHndl, ETH_MIB_GOOD_FC_RECEIVED, NULL);
+    mvOsPrintf("GoodFCFramesReceived        = %u\n", regValue);
+
+    regValue = mvEthMibCounterRead(pHndl, ETH_MIB_BAD_FC_RECEIVED, NULL);
+    mvOsPrintf("BadFCFramesReceived         = %u\n", regValue);
+
+    regValue = mvEthMibCounterRead(pHndl, ETH_MIB_FC_SENT, NULL);
+    mvOsPrintf("FCFramesSent                = %u\n", regValue);
+
+
+    mvOsPrintf("\n\t RX Errors\n");
+
+    regValue = mvEthMibCounterRead(pHndl, ETH_MIB_BAD_OCTETS_RECEIVED, NULL);
+    mvOsPrintf("BadOctetsReceived           = %u\n", regValue);
+
+    regValue = mvEthMibCounterRead(pHndl, ETH_MIB_UNDERSIZE_RECEIVED, NULL);
+    mvOsPrintf("UndersizeFramesReceived     = %u\n", regValue);
+
+    regValue = mvEthMibCounterRead(pHndl, ETH_MIB_FRAGMENTS_RECEIVED, NULL);
+    mvOsPrintf("FragmentsReceived           = %u\n", regValue);
+
+    regValue = mvEthMibCounterRead(pHndl, ETH_MIB_OVERSIZE_RECEIVED, NULL);
+    mvOsPrintf("OversizeFramesReceived      = %u\n", regValue);
+    
+    regValue = mvEthMibCounterRead(pHndl, ETH_MIB_JABBER_RECEIVED, NULL);
+    mvOsPrintf("JabbersReceived             = %u\n", regValue);
+
+    regValue = mvEthMibCounterRead(pHndl, ETH_MIB_MAC_RECEIVE_ERROR, NULL);
+    mvOsPrintf("MacReceiveErrors            = %u\n", regValue);
+
+    regValue = mvEthMibCounterRead(pHndl, ETH_MIB_BAD_CRC_EVENT, NULL);
+    mvOsPrintf("BadCrcReceived              = %u\n", regValue);
+
+    mvOsPrintf("\n\t TX Errors\n");
+
+    regValue = mvEthMibCounterRead(pHndl, ETH_MIB_INTERNAL_MAC_TRANSMIT_ERR, NULL);
+    mvOsPrintf("TxMacErrors                 = %u\n", regValue);
+
+    regValue = mvEthMibCounterRead(pHndl, ETH_MIB_EXCESSIVE_COLLISION, NULL);
+    mvOsPrintf("TxExcessiveCollisions       = %u\n", regValue);
+
+    regValue = mvEthMibCounterRead(pHndl, ETH_MIB_COLLISION, NULL);
+    mvOsPrintf("TxCollisions                = %u\n", regValue);
+
+    regValue = mvEthMibCounterRead(pHndl, ETH_MIB_LATE_COLLISION, NULL);
+    mvOsPrintf("TxLateCollisions            = %u\n", regValue);
+
+
+    mvOsPrintf("\n");
+    regValue = MV_REG_READ( ETH_RX_DISCARD_PKTS_CNTR_REG(port));
+    mvOsPrintf("Rx Discard packets counter  = %u\n", regValue);
+
+    regValue = MV_REG_READ(ETH_RX_OVERRUN_PKTS_CNTR_REG(port));
+    mvOsPrintf("Rx Overrun packets counter  = %u\n", regValue);
+}
+
+/* Print RMON counters of the Ethernet port */
+void    ethPortRmonCounters(int port)
+{
+    void*   pHndl;
+
+    pHndl = mvEthPortHndlGet(port);
+    if(pHndl == NULL)
+        return;
+
+    mvOsPrintf("\n\t Port #%d RMON MIB Counters\n\n", port);
+
+    mvOsPrintf("64 ByteFramesReceived           = %u\n", 
+              mvEthMibCounterRead(pHndl, ETH_MIB_FRAMES_64_OCTETS, NULL));
+    mvOsPrintf("65...127 ByteFramesReceived     = %u\n", 
+              mvEthMibCounterRead(pHndl, ETH_MIB_FRAMES_65_TO_127_OCTETS, NULL));
+    mvOsPrintf("128...255 ByteFramesReceived    = %u\n", 
+              mvEthMibCounterRead(pHndl, ETH_MIB_FRAMES_128_TO_255_OCTETS, NULL));
+    mvOsPrintf("256...511 ByteFramesReceived    = %u\n", 
+              mvEthMibCounterRead(pHndl, ETH_MIB_FRAMES_256_TO_511_OCTETS, NULL));
+    mvOsPrintf("512...1023 ByteFramesReceived   = %u\n", 
+              mvEthMibCounterRead(pHndl, ETH_MIB_FRAMES_512_TO_1023_OCTETS, NULL));
+    mvOsPrintf("1024...Max ByteFramesReceived   = %u\n", 
+              mvEthMibCounterRead(pHndl, ETH_MIB_FRAMES_1024_TO_MAX_OCTETS, NULL));
+}
+
+/* Print port information */
+void    ethPortStatus(int port)
+{
+    void*   pHndl;
+
+    pHndl = mvEthPortHndlGet(port);
+    if(pHndl != NULL)
+    {
+        mvEthPortShow(pHndl);
+    }
+}
+
+/* Print port queues information */
+void    ethPortQueues(int port, int rxQueue, int txQueue, int mode)  
+{
+    void*   pHndl;
+
+    pHndl = mvEthPortHndlGet(port);
+    if(pHndl != NULL)
+    {
+        mvEthQueuesShow(pHndl, rxQueue, txQueue, mode);
+    }
+}
+
+void    ethUcastSet(int port, char* macStr, int queue)
+{
+    void*   pHndl;
+    MV_U8   macAddr[MV_MAC_ADDR_SIZE];
+
+    pHndl = mvEthPortHndlGet(port);
+    if(pHndl != NULL)
+    {
+        mvMacStrToHex(macStr, macAddr);
+        mvEthMacAddrSet(pHndl, macAddr, queue);
+    }
+}
+
+
+void    ethPortUcastShow(int port)
+{
+    MV_U32  unicastReg, macL, macH;
+    int     i, j;
+
+    macL = MV_REG_READ(ETH_MAC_ADDR_LOW_REG(port));
+    macH = MV_REG_READ(ETH_MAC_ADDR_HIGH_REG(port));
+ 
+    mvOsPrintf("\n\t Port #%d Unicast MAC table: %02x:%02x:%02x:%02x:%02x:%02x\n\n", 
+                port, ((macH >> 24) & 0xff), ((macH >> 16) & 0xff),
+                      ((macH >> 8) & 0xff), (macH  & 0xff), 
+                      ((macL >> 8) & 0xff), (macL  & 0xff) );
+
+    for (i=0; i<4; i++)
+    {
+        unicastReg = MV_REG_READ( (ETH_DA_FILTER_UCAST_BASE(port) + i*4));
+        for(j=0; j<4; j++)
+        {
+            MV_U8   macEntry = (unicastReg >> (8*j)) & 0xFF;
+
+            mvOsPrintf("%X: %8s, Q = %d\n", i*4+j, 
+                (macEntry & BIT0) ? "Accept" : "Reject", (macEntry >> 1) & 0x7);
+        }
+    }
+} 
+
+void    ethMcastAdd(int port, char* macStr, int queue)
+{
+    void*   pHndl;
+    MV_U8   macAddr[MV_MAC_ADDR_SIZE];
+
+    pHndl = mvEthPortHndlGet(port);
+    if(pHndl != NULL)
+    {
+        mvMacStrToHex(macStr, macAddr);
+        mvEthMcastAddrSet(pHndl, macAddr, queue);
+    }
+}
+
+void    ethPortMcast(int port)
+{
+    int     tblIdx, regIdx;
+    MV_U32  regVal;
+
+    mvOsPrintf("\n\t Port #%d Special (IP) Multicast table: 01:00:5E:00:00:XX\n\n", 
+                port);
+
+    for(tblIdx=0; tblIdx<(256/4); tblIdx++)
+    {
+        regVal = MV_REG_READ((ETH_DA_FILTER_SPEC_MCAST_BASE(port) + tblIdx*4));
+        for(regIdx=0; regIdx<4; regIdx++)
+        {
+            if((regVal & (0x01 << (regIdx*8))) != 0)
+            {
+                mvOsPrintf("0x%02X: Accepted, rxQ = %d\n", 
+                    tblIdx*4+regIdx, ((regVal >> (regIdx*8+1)) & 0x07));
+            }
+        }
+    }
+    mvOsPrintf("\n\t Port #%d Other Multicast table\n\n", port);
+    for(tblIdx=0; tblIdx<(256/4); tblIdx++)
+    {
+        regVal = MV_REG_READ((ETH_DA_FILTER_OTH_MCAST_BASE(port) + tblIdx*4));
+        for(regIdx=0; regIdx<4; regIdx++)
+        {
+            if((regVal & (0x01 << (regIdx*8))) != 0)
+            {
+                mvOsPrintf("Crc8=0x%02X: Accepted, rxQ = %d\n", 
+                    tblIdx*4+regIdx, ((regVal >> (regIdx*8+1)) & 0x07));
+            }
+        }
+    }
+}
+
+
+/* Print status of Ethernet port */
+void    mvEthPortShow(void* pHndl)
+{
+    MV_U32              regValue, rxCoal, txCoal;
+    int                 speed, queue, port;
+    ETH_PORT_CTRL*      pPortCtrl = (ETH_PORT_CTRL*)pHndl;
+
+    port = pPortCtrl->portNo;
+
+    regValue = MV_REG_READ( ETH_PORT_STATUS_REG(port) );
+
+    mvOsPrintf("\n\t ethGiga #%d port Status: 0x%04x = 0x%08x\n\n", 
+                port, ETH_PORT_STATUS_REG(port), regValue);
+
+    mvOsPrintf("descInSram=%d, descSwCoher=%d\n", 
+                ethDescInSram, ethDescSwCoher);
+
+    if(regValue & ETH_GMII_SPEED_1000_MASK)
+        speed = 1000;
+    else if(regValue & ETH_MII_SPEED_100_MASK)
+        speed = 100;
+    else
+        speed = 10;
+
+    mvEthCoalGet(pPortCtrl, &rxCoal, &txCoal);
+
+    /* Link, Speed, Duplex, FlowControl */
+    mvOsPrintf("Link=%s, Speed=%d, Duplex=%s, RxFlowControl=%s",
+                (regValue & ETH_LINK_UP_MASK) ? "UP" : "DOWN",
+                speed, 
+                (regValue & ETH_FULL_DUPLEX_MASK) ? "FULL" : "HALF",
+                (regValue & ETH_ENABLE_RCV_FLOW_CTRL_MASK) ? "ENABLE" : "DISABLE");
+
+    mvOsPrintf("\n");
+
+    mvOsPrintf("RxCoal = %d usec, TxCoal = %d usec\n", 
+                rxCoal, txCoal);
+
+    mvOsPrintf("rxDefQ=%d, arpQ=%d, bpduQ=%d, tcpQ=%d, udpQ=%d\n\n",

+                pPortCtrl->portConfig.rxDefQ, pPortCtrl->portConfig.rxArpQ, 

+                pPortCtrl->portConfig.rxBpduQ, 

+                pPortCtrl->portConfig.rxTcpQ, pPortCtrl->portConfig.rxUdpQ); 

+

+    /* Print all RX and TX queues */
+    for(queue=0; queue<MV_ETH_RX_Q_NUM; queue++)
+    {
+        mvOsPrintf("RX Queue #%d: base=0x%lx, free=%d\n", 
+                    queue, (MV_ULONG)pPortCtrl->rxQueue[queue].pFirstDescr,
+                    mvEthRxResourceGet(pPortCtrl, queue) );
+    }
+    mvOsPrintf("\n");
+    for(queue=0; queue<MV_ETH_TX_Q_NUM; queue++)
+    {
+        mvOsPrintf("TX Queue #%d: base=0x%lx, free=%d\n", 
+                queue, (MV_ULONG)pPortCtrl->txQueue[queue].pFirstDescr,
+                mvEthTxResourceGet(pPortCtrl, queue) );
+    }
+}
+
+/* Print RX and TX queue of the Ethernet port */
+void    mvEthQueuesShow(void* pHndl, int rxQueue, int txQueue, int mode)  
+{
+    ETH_PORT_CTRL   *pPortCtrl = (ETH_PORT_CTRL*)pHndl;
+    ETH_QUEUE_CTRL  *pQueueCtrl;
+    MV_U32          regValue;
+    ETH_RX_DESC     *pRxDescr;
+    ETH_TX_DESC     *pTxDescr;
+    int             i, port = pPortCtrl->portNo;
+
+    if( (rxQueue >=0) && (rxQueue < MV_ETH_RX_Q_NUM) )
+    {
+        pQueueCtrl = &(pPortCtrl->rxQueue[rxQueue]);
+        mvOsPrintf("Port #%d, RX Queue #%d\n\n", port, rxQueue);
+
+        mvOsPrintf("CURR_RX_DESC_PTR        : 0x%X = 0x%08x\n", 
+            ETH_RX_CUR_DESC_PTR_REG(port, rxQueue), 
+            MV_REG_READ( ETH_RX_CUR_DESC_PTR_REG(port, rxQueue)));
+
+
+        if(pQueueCtrl->pFirstDescr != NULL)
+        {
+            mvOsPrintf("pFirstDescr=0x%lx, pLastDescr=0x%lx, numOfResources=%d\n",
+                (MV_ULONG)pQueueCtrl->pFirstDescr, (MV_ULONG)pQueueCtrl->pLastDescr, 
+                pQueueCtrl->resource);
+            mvOsPrintf("pCurrDescr: 0x%lx, pUsedDescr: 0x%lx\n",
+                (MV_ULONG)pQueueCtrl->pCurrentDescr, 
+                (MV_ULONG)pQueueCtrl->pUsedDescr);
+
+            if(mode == 1)
+            {
+                pRxDescr = (ETH_RX_DESC*)pQueueCtrl->pFirstDescr;
+                i = 0; 
+                do 
+                {
+                    mvOsPrintf("%3d. desc=%08x (%08x), cmd=%08x, data=%4d, buf=%4d, buf=%08x, pkt=%lx, os=%lx\n", 
+                                i, (MV_U32)pRxDescr, (MV_U32)ethDescVirtToPhy(pQueueCtrl, (MV_U8*)pRxDescr), 
+                                pRxDescr->cmdSts, pRxDescr->byteCnt, (MV_U32)pRxDescr->bufSize, 
+                                (unsigned int)pRxDescr->bufPtr, (MV_ULONG)pRxDescr->returnInfo,

+                                ((MV_PKT_INFO*)pRxDescr->returnInfo)->osInfo);
+
+                    ETH_DESCR_INV(pPortCtrl, pRxDescr);
+                    pRxDescr = RX_NEXT_DESC_PTR(pRxDescr, pQueueCtrl);
+                    i++;
+                } while (pRxDescr != pQueueCtrl->pFirstDescr);
+            }
+        }
+        else
+            mvOsPrintf("RX Queue #%d is NOT CREATED\n", rxQueue);
+    }
+
+    if( (txQueue >=0) && (txQueue < MV_ETH_TX_Q_NUM) )
+    {
+        pQueueCtrl = &(pPortCtrl->txQueue[txQueue]);
+        mvOsPrintf("Port #%d, TX Queue #%d\n\n", port, txQueue);
+
+        regValue = MV_REG_READ( ETH_TX_CUR_DESC_PTR_REG(port, txQueue));
+        mvOsPrintf("CURR_TX_DESC_PTR        : 0x%X = 0x%08x\n", 
+                    ETH_TX_CUR_DESC_PTR_REG(port, txQueue), regValue);
+
+        if(pQueueCtrl->pFirstDescr != NULL)
+        {
+            mvOsPrintf("pFirstDescr=0x%lx, pLastDescr=0x%lx, numOfResources=%d\n",
+                       (MV_ULONG)pQueueCtrl->pFirstDescr, 
+                       (MV_ULONG)pQueueCtrl->pLastDescr, 
+                        pQueueCtrl->resource);
+            mvOsPrintf("pCurrDescr: 0x%lx, pUsedDescr: 0x%lx\n",
+                       (MV_ULONG)pQueueCtrl->pCurrentDescr, 
+                       (MV_ULONG)pQueueCtrl->pUsedDescr);
+
+            if(mode == 1)
+            {
+                pTxDescr = (ETH_TX_DESC*)pQueueCtrl->pFirstDescr;
+                i = 0; 
+                do 
+                {
+                    mvOsPrintf("%3d. desc=%08x (%08x), cmd=%08x, data=%4d, buf=%08x, pkt=%lx, os=%lx\n", 
+                                i, (MV_U32)pTxDescr, (MV_U32)ethDescVirtToPhy(pQueueCtrl, (MV_U8*)pTxDescr), 
+                                pTxDescr->cmdSts, pTxDescr->byteCnt, 
+                                (MV_U32)pTxDescr->bufPtr, (MV_ULONG)pTxDescr->returnInfo,

+                                pTxDescr->returnInfo ? (((MV_PKT_INFO*)pTxDescr->returnInfo)->osInfo) : 0x0);
+
+                    ETH_DESCR_INV(pPortCtrl, pTxDescr);
+                    pTxDescr = TX_NEXT_DESC_PTR(pTxDescr, pQueueCtrl);
+                    i++;
+                } while (pTxDescr != pQueueCtrl->pFirstDescr);
+            }
+        }
+        else
+            mvOsPrintf("TX Queue #%d is NOT CREATED\n", txQueue);
+    }
+}
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/eth/gbe/mvEthDebug.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/eth/gbe/mvEthDebug.h
new file mode 100644
index 0000000..f026f96
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/eth/gbe/mvEthDebug.h
@@ -0,0 +1,146 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+#ifndef __MV_ETH_DEBUG_H__
+#define __MV_ETH_DEBUG_H__
+
+#if 0
+/*
+ ** Externs
+ */
+void     ethBpduRxQ(int port, int bpduQueue);
+void     ethArpRxQ(int port, int bpduQueue);
+void     ethTcpRxQ(int port, int bpduQueue);
+void     ethUdpRxQ(int port, int bpduQueue);
+void     ethMcastAdd(int port, char* macStr, int queue);
+
+#ifdef INCLUDE_MULTI_QUEUE
+void   	ethRxPolicy( int port);
+void   	ethTxPolicy( int port);
+void   	ethTxPolDA(int port, char* macStr, int txQ, char* headerHexStr);
+void   	ethRxPolMode(int port, MV_ETH_PRIO_MODE prioMode);
+void    ethRxPolQ(int port, int rxQueue, int rxQuota);
+#endif /* INCLUDE_MULTI_QUEUE */
+
+void    print_egiga_stat(void *sc, unsigned int port);
+void    ethPortStatus (int port);
+void    ethPortQueues( int port, int rxQueue, int txQueue, int mode);
+void    ethPortMcast(int port);
+void    ethPortRegs(int port);
+void    ethPortCounters(int port);
+void 	ethPortRmonCounters(int port);
+void    ethRxCoal(int port, int usec);
+void    ethTxCoal(int port, int usec);
+
+void    ethRegs(int port);
+void	ethClearCounters(int port);
+void    ethUcastSet(int port, char* macStr, int queue);
+void    ethPortUcastShow(int port);
+
+#ifdef CONFIG_MV_ETH_HEADER
+void	run_com_header(const char *buffer);
+#endif
+
+#ifdef INCLUDE_MULTI_QUEUE
+void    ethRxPolMode(int port, MV_ETH_PRIO_MODE prioMode);
+void    ethRxPolQ(int port, int queue, int quota);
+void    ethRxPolicy(int port);
+void    ethTxPolDef(int port, int txQ, char* headerHexStr);
+void    ethTxPolDA(int port, char* macStr, int txQ, char* headerHexStr);
+void    ethTxPolicy(int port);
+#endif /* INCLUDE_MULTI_QUEUE */
+
+#if (MV_ETH_VERSION >= 4)
+void     ethEjpModeSet(int port, int mode)
+#endif
+#endif /* 0 */
+
+
+
+
+void    ethRxCoal(int port, int usec);
+void    ethTxCoal(int port, int usec);
+#if (MV_ETH_VERSION >= 4)
+void     ethEjpModeSet(int port, int mode);
+#endif /* (MV_ETH_VERSION >= 4) */

+
+void    ethBpduRxQ(int port, int bpduQueue);
+void    ethArpRxQ(int port, int arpQueue);
+void    ethTcpRxQ(int port, int tcpQueue);
+void    ethUdpRxQ(int port, int udpQueue);
+void    ethTxPolicyRegs(int port);
+void    ethPortRegs(int port);
+void    ethRegs(int port);
+void ethClearCounters(int port);
+void    ethPortCounters(int port);
+void    ethPortRmonCounters(int port);
+void    ethPortStatus(int port);
+void    ethPortQueues(int port, int rxQueue, int txQueue, int mode);
+void    ethUcastSet(int port, char* macStr, int queue);
+void    ethPortUcastShow(int port);
+void    ethMcastAdd(int port, char* macStr, int queue);
+void    ethPortMcast(int port);
+void    mvEthPortShow(void* pHndl);
+void    mvEthQueuesShow(void* pHndl, int rxQueue, int txQueue, int mode);
+
+#endif
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/eth/gbe/mvEthGbe.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/eth/gbe/mvEthGbe.h
new file mode 100644
index 0000000..f4cae50
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/eth/gbe/mvEthGbe.h
@@ -0,0 +1,751 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+/*******************************************************************************
+* mvEth.h - Header File for : Marvell Gigabit Ethernet Controller
+*
+* DESCRIPTION:
+*       This header file contains macros typedefs and function declaration specific to 
+*       the Marvell Gigabit Ethernet Controller.
+*
+* DEPENDENCIES:
+*       None.
+*
+*******************************************************************************/
+
+#ifndef __mvEthGbe_h__
+#define __mvEthGbe_h__
+
+extern MV_BOOL         ethDescInSram;
+extern MV_BOOL         ethDescSwCoher;
+extern ETH_PORT_CTRL*  ethPortCtrl[];
+
+static INLINE MV_ULONG  ethDescVirtToPhy(ETH_QUEUE_CTRL* pQueueCtrl, MV_U8* pDesc)
+{
+#if defined (ETH_DESCR_IN_SRAM)
+    if( ethDescInSram )
+        return mvSramVirtToPhy(pDesc);
+    else
+#endif /* ETH_DESCR_IN_SRAM */
+        return (pQueueCtrl->descBuf.bufPhysAddr + (pDesc - pQueueCtrl->descBuf.bufVirtPtr));
+}
+/* Return port handler */
+#define mvEthPortHndlGet(port)  ethPortCtrl[port]
+
+/* Used as WA for HW/SW race on TX */
+static INLINE int      mvEthPortTxEnable(void* pPortHndl, int queue, int max_deep)
+{
+    int                 deep = 0;
+    MV_U32              txCurrReg, txEnReg;
+    ETH_TX_DESC*        pTxLastDesc;
+    ETH_QUEUE_CTRL*     pQueueCtrl;
+    ETH_PORT_CTRL*      pPortCtrl = (ETH_PORT_CTRL*)pPortHndl;
+
+    txEnReg = MV_REG_VALUE(ETH_TX_QUEUE_COMMAND_REG(pPortCtrl->portNo));
+    if( (txEnReg & MV_32BIT_LE_FAST(ETH_TXQ_ENABLE_MASK)) == 0)
+    {
+        MV_REG_VALUE(ETH_TX_QUEUE_COMMAND_REG(pPortCtrl->portNo)) = pPortCtrl->portTxQueueCmdReg;
+        return 0;
+    }
+
+    pQueueCtrl = &pPortCtrl->txQueue[queue];
+    pTxLastDesc = pQueueCtrl->pCurrentDescr;
+    txCurrReg = MV_REG_READ(ETH_TX_CUR_DESC_PTR_REG(pPortCtrl->portNo, queue));
+    if(ethDescVirtToPhy(pQueueCtrl, (MV_U8*)pTxLastDesc) == txCurrReg)
+    {
+        /* All descriptors are processed, no chance for race */
+        return 0;
+    }
+
+    /* Check distance betwee HW and SW location: */
+    /* If distance between HW and SW pointers is less than max_deep descriptors */
+    /* Race condition is possible, so wait end of TX and restart TXQ */
+    while(deep < max_deep)
+    {
+        pTxLastDesc = TX_PREV_DESC_PTR(pTxLastDesc, pQueueCtrl);
+        if(ethDescVirtToPhy(pQueueCtrl, (MV_U8*)pTxLastDesc) == txCurrReg)
+        {
+            int count = 0;
+
+            while( (txEnReg & MV_32BIT_LE_FAST(ETH_TXQ_ENABLE_MASK)) != 0)
+            {   
+                count++;
+                if(count > 10000)
+                {
+                    mvOsPrintf("mvEthPortTxEnable: timeout - TXQ_CMD=0x%08x\n", 
+                                MV_REG_READ(ETH_TX_QUEUE_COMMAND_REG(pPortCtrl->portNo)) );
+                    break;
+                }
+                txEnReg = MV_REG_VALUE(ETH_TX_QUEUE_COMMAND_REG(pPortCtrl->portNo));
+            }
+
+            MV_REG_VALUE(ETH_TX_QUEUE_COMMAND_REG(pPortCtrl->portNo)) = pPortCtrl->portTxQueueCmdReg;
+            return count;
+        }
+        deep++;
+    }
+    /* Distance between HW and SW pointers is more than max_deep descriptors, */
+    /* So NO race condition - do nothing */
+    return -1;
+}
+
+
+/* defines  */
+#define ETH_CSUM_MIN_BYTE_COUNT     72
+
+/* Tailgate and Kirwood have only 2K TX FIFO */
+#if (MV_ETH_VERSION == 2) || (MV_ETH_VERSION == 4)
+#define ETH_CSUM_MAX_BYTE_COUNT     1600
+#else
+#define ETH_CSUM_MAX_BYTE_COUNT     9*1024
+#endif /* MV_ETH_VERSION */
+
+#define ETH_MV_HEADER_SIZE	    2
+#define ETH_MV_TX_EN
+
+/* An offest in Tx descriptors to store data for buffers less than 8 Bytes */
+#define MIN_TX_BUFF_LOAD            8
+#define TX_BUF_OFFSET_IN_DESC       (ETH_TX_DESC_ALIGNED_SIZE - MIN_TX_BUFF_LOAD)
+
+/* Default port configuration value */
+#define PORT_CONFIG_VALUE                       \
+             ETH_DEF_RX_QUEUE_MASK(0)       |   \
+             ETH_DEF_RX_ARP_QUEUE_MASK(0)   |   \
+             ETH_DEF_RX_TCP_QUEUE_MASK(0)   |   \
+             ETH_DEF_RX_UDP_QUEUE_MASK(0)   |   \
+             ETH_DEF_RX_BPDU_QUEUE_MASK(0)  |   \
+             ETH_RX_CHECKSUM_WITH_PSEUDO_HDR
+
+/* Default port extend configuration value */
+#define PORT_CONFIG_EXTEND_VALUE            0
+
+#define PORT_SERIAL_CONTROL_VALUE                           \
+            ETH_DISABLE_FC_AUTO_NEG_MASK                |   \
+            BIT9                                        |   \
+            ETH_DO_NOT_FORCE_LINK_FAIL_MASK             |   \
+            ETH_MAX_RX_PACKET_1552BYTE                  |   \
+            ETH_SET_FULL_DUPLEX_MASK
+
+#define PORT_SERIAL_CONTROL_100MB_FORCE_VALUE               \
+            ETH_FORCE_LINK_PASS_MASK                    |   \
+            ETH_DISABLE_DUPLEX_AUTO_NEG_MASK            |   \
+            ETH_DISABLE_FC_AUTO_NEG_MASK                |   \
+            BIT9                                        |   \
+            ETH_DO_NOT_FORCE_LINK_FAIL_MASK             |   \
+            ETH_DISABLE_SPEED_AUTO_NEG_MASK             |   \
+            ETH_SET_FULL_DUPLEX_MASK                    |   \
+            ETH_SET_MII_SPEED_100_MASK                  |   \
+            ETH_MAX_RX_PACKET_1552BYTE
+
+
+#define PORT_SERIAL_CONTROL_1000MB_FORCE_VALUE              \
+            ETH_FORCE_LINK_PASS_MASK                    |   \
+            ETH_DISABLE_DUPLEX_AUTO_NEG_MASK            |   \
+            ETH_DISABLE_FC_AUTO_NEG_MASK                |   \
+            BIT9                                        |   \
+            ETH_DO_NOT_FORCE_LINK_FAIL_MASK             |   \
+            ETH_DISABLE_SPEED_AUTO_NEG_MASK             |   \
+            ETH_SET_FULL_DUPLEX_MASK                    |   \
+            ETH_SET_GMII_SPEED_1000_MASK                |   \
+            ETH_MAX_RX_PACKET_1552BYTE
+
+#define PORT_SERIAL_CONTROL_SGMII_IBAN_VALUE                \
+            ETH_DISABLE_FC_AUTO_NEG_MASK                |   \
+            BIT9                                        |   \
+            ETH_IN_BAND_AN_EN_MASK                      |   \
+            ETH_DO_NOT_FORCE_LINK_FAIL_MASK             |   \
+            ETH_MAX_RX_PACKET_1552BYTE                  
+
+/* Function headers: */
+MV_VOID     mvEthSetSpecialMcastTable(int portNo, int queue);
+MV_STATUS   mvEthArpRxQueue(void* pPortHandle, int arpQueue);
+MV_STATUS   mvEthUdpRxQueue(void* pPortHandle, int udpQueue);
+MV_STATUS   mvEthTcpRxQueue(void* pPortHandle, int tcpQueue);
+MV_STATUS   mvEthMacAddrGet(int portNo, unsigned char *pAddr);
+MV_VOID     mvEthSetOtherMcastTable(int portNo, int queue);
+MV_STATUS   mvEthHeaderModeSet(void* pPortHandle, MV_ETH_HEADER_MODE headerMode);
+/* Interrupt Coalesting functions */
+MV_U32      mvEthRxCoalSet(void* pPortHndl, MV_U32 uSec);
+MV_U32      mvEthTxCoalSet(void* pPortHndl, MV_U32 uSec);
+MV_STATUS   mvEthCoalGet(void* pPortHndl, MV_U32* pRxCoal, MV_U32* pTxCoal);
+
+/******************************************************************************/
+/*                          Data Flow functions                               */
+/******************************************************************************/
+static INLINE void      mvEthPortTxRestart(void* pPortHndl)
+{
+    ETH_PORT_CTRL*      pPortCtrl = (ETH_PORT_CTRL*)pPortHndl;
+
+    MV_REG_VALUE(ETH_TX_QUEUE_COMMAND_REG(pPortCtrl->portNo)) = pPortCtrl->portTxQueueCmdReg;
+}
+
+/* Get number of Free resources in specific TX queue */
+static INLINE int     mvEthTxResourceGet(void* pPortHndl, int txQueue)
+{
+    ETH_PORT_CTRL*  pPortCtrl = (ETH_PORT_CTRL*)pPortHndl;
+
+    return (pPortCtrl->txQueue[txQueue].resource);      
+}
+
+/* Get number of Free resources in specific RX queue */
+static INLINE int     mvEthRxResourceGet(void* pPortHndl, int rxQueue)
+{
+    ETH_PORT_CTRL*  pPortCtrl = (ETH_PORT_CTRL*)pPortHndl;
+
+    return (pPortCtrl->rxQueue[rxQueue].resource);      
+}
+
+static INLINE int     mvEthTxQueueIsFull(void* pPortHndl, int txQueue)
+{
+    ETH_PORT_CTRL*  pPortCtrl = (ETH_PORT_CTRL*)pPortHndl;
+
+    if(pPortCtrl->txQueue[txQueue].resource == 0)
+        return MV_TRUE;
+
+    return MV_FALSE;
+}
+
+/* Get number of Free resources in specific RX queue */
+static INLINE int     mvEthRxQueueIsFull(void* pPortHndl, int rxQueue)
+{
+    ETH_PORT_CTRL*  pPortCtrl = (ETH_PORT_CTRL*)pPortHndl;
+    ETH_QUEUE_CTRL* pQueueCtrl = &pPortCtrl->rxQueue[rxQueue];
+
+    if( (pQueueCtrl->pUsedDescr == pQueueCtrl->pCurrentDescr) && 
+        (pQueueCtrl->resource != 0) )
+        return MV_TRUE;
+
+    return MV_FALSE;
+}
+
+static INLINE int     mvEthTxQueueIsEmpty(void* pPortHndl, int txQueue)
+{
+    ETH_PORT_CTRL*  pPortCtrl = (ETH_PORT_CTRL*)pPortHndl;
+    ETH_QUEUE_CTRL* pQueueCtrl = &pPortCtrl->txQueue[txQueue];
+
+    if( (pQueueCtrl->pUsedDescr == pQueueCtrl->pCurrentDescr) &&
+        (pQueueCtrl->resource != 0) )
+    {
+        return MV_TRUE;
+    }
+    return MV_FALSE;
+}
+
+/* Get number of Free resources in specific RX queue */
+static INLINE int     mvEthRxQueueIsEmpty(void* pPortHndl, int rxQueue)
+{
+    ETH_PORT_CTRL*  pPortCtrl = (ETH_PORT_CTRL*)pPortHndl;
+
+    if(pPortCtrl->rxQueue[rxQueue].resource == 0)
+        return MV_TRUE;
+
+    return MV_FALSE;
+}
+
+/*******************************************************************************
+* mvEthPortTx - Send an Ethernet packet
+*
+* DESCRIPTION:
+*       This routine send a given packet described by pPktInfo parameter. 
+*       Single buffer only.
+*
+* INPUT:
+*       void*       pEthPortHndl  - Ethernet Port handler.
+*       int         txQueue       - Number of Tx queue.
+*       MV_PKT_INFO *pPktInfo     - User packet to send.
+*
+* RETURN:
+*       MV_NO_RESOURCE  - No enough resources to send this packet.
+*       MV_ERROR        - Unexpected Fatal error.
+*       MV_OK           - Packet send successfully.
+*
+*******************************************************************************/
+static INLINE MV_STATUS   mvEthPortTx(void* pEthPortHndl, int txQueue, MV_PKT_INFO* pPktInfo)
+{
+    ETH_TX_DESC*    pTxCurrDesc;
+    ETH_PORT_CTRL*  pPortCtrl = (ETH_PORT_CTRL*)pEthPortHndl;
+    ETH_QUEUE_CTRL* pQueueCtrl;
+    int             portNo;
+    MV_BUF_INFO*    pBufInfo = pPktInfo->pFrags;
+
+#ifdef ETH_DEBUG
+    if(pPortCtrl->portState != MV_ACTIVE)
+        return MV_BAD_STATE;
+#endif /* ETH_DEBUG */
+
+    portNo = pPortCtrl->portNo;
+    pQueueCtrl = &pPortCtrl->txQueue[txQueue];
+
+    /* Get the Tx Desc ring indexes */
+    pTxCurrDesc = pQueueCtrl->pCurrentDescr;
+
+    /* Check if there is enough resources to send the packet */
+    if(pQueueCtrl->resource == 0)
+        return MV_NO_RESOURCE;
+
+    pTxCurrDesc->byteCnt = pBufInfo->dataSize;
+
+    /* Flash Buffer */
+    if(pPktInfo->pktSize != 0)
+    {
+#ifdef MV_NETBSD
+        pTxCurrDesc->bufPtr = pBufInfo->bufPhysAddr;
+        ETH_PACKET_CACHE_FLUSH(pBufInfo->bufVirtPtr, pPktInfo->pktSize);
+#else
+        pTxCurrDesc->bufPtr = ETH_PACKET_CACHE_FLUSH(pBufInfo->bufVirtPtr, pPktInfo->pktSize);
+#endif
+        pPktInfo->pktSize = 0;
+    }
+    else
+        pTxCurrDesc->bufPtr = pBufInfo->bufPhysAddr;
+
+    pTxCurrDesc->returnInfo = (MV_ULONG)pPktInfo;
+
+    /* There is only one buffer in the packet */
+    /* The OSG might set some bits for checksum offload, so add them to first descriptor */
+    pTxCurrDesc->cmdSts = pPktInfo->status              |
+                          ETH_BUFFER_OWNED_BY_DMA       |
+                          ETH_TX_GENERATE_CRC_MASK      |
+                          ETH_TX_ENABLE_INTERRUPT_MASK  |
+                          ETH_TX_ZERO_PADDING_MASK      |
+                          ETH_TX_FIRST_DESC_MASK        |
+                          ETH_TX_LAST_DESC_MASK;
+
+    ETH_DESCR_FLUSH_INV(pPortCtrl, pTxCurrDesc);
+
+    pQueueCtrl->resource--;
+    pQueueCtrl->pCurrentDescr = TX_NEXT_DESC_PTR(pTxCurrDesc, pQueueCtrl);
+
+    /* Apply send command */
+    MV_REG_VALUE(ETH_TX_QUEUE_COMMAND_REG(portNo)) = pPortCtrl->portTxQueueCmdReg;
+
+    return MV_OK;
+}
+
+
+/*******************************************************************************
+* mvEthPortSgTx - Send an Ethernet packet
+*
+* DESCRIPTION:
+*       This routine send a given packet described by pBufInfo parameter. It
+*       supports transmitting of a packet spaned over multiple buffers. 
+*
+* INPUT:
+*       void*       pEthPortHndl  - Ethernet Port handler.
+*       int         txQueue       - Number of Tx queue.
+*       MV_PKT_INFO *pPktInfo     - User packet to send.
+*
+* RETURN:
+*       MV_NO_RESOURCE  - No enough resources to send this packet.
+*       MV_ERROR        - Unexpected Fatal error.
+*       MV_OK           - Packet send successfully.
+*
+*******************************************************************************/
+static INLINE MV_STATUS   mvEthPortSgTx(void* pEthPortHndl, int txQueue, MV_PKT_INFO* pPktInfo)
+{
+    ETH_TX_DESC*    pTxFirstDesc;
+    ETH_TX_DESC*    pTxCurrDesc;
+    ETH_PORT_CTRL*  pPortCtrl = (ETH_PORT_CTRL*)pEthPortHndl;
+    ETH_QUEUE_CTRL* pQueueCtrl;
+    int             portNo, bufCount;
+    MV_BUF_INFO*    pBufInfo = pPktInfo->pFrags;
+    MV_U8*          pTxBuf;
+
+#ifdef ETH_DEBUG
+    if(pPortCtrl->portState != MV_ACTIVE)
+        return MV_BAD_STATE;
+#endif /* ETH_DEBUG */
+
+    portNo = pPortCtrl->portNo;
+    pQueueCtrl = &pPortCtrl->txQueue[txQueue];
+
+    /* Get the Tx Desc ring indexes */
+    pTxCurrDesc = pQueueCtrl->pCurrentDescr;
+
+    /* Check if there is enough resources to send the packet */
+    if(pQueueCtrl->resource < pPktInfo->numFrags)
+        return MV_NO_RESOURCE;
+
+    /* Remember first desc */
+    pTxFirstDesc  = pTxCurrDesc;
+
+    bufCount = 0;
+    while(MV_TRUE)
+    {   
+        if(pBufInfo[bufCount].dataSize <= MIN_TX_BUFF_LOAD)
+        {
+            /* Buffers with a payload smaller than MIN_TX_BUFF_LOAD (8 bytes) must be aligned    */
+            /* to 64-bit boundary. Two options here:                                             */
+            /* 1) Usually, copy the payload to the reserved 8 bytes inside descriptor.           */
+            /* 2) In the Half duplex workaround, the reserved 8 bytes inside descriptor are used */ 
+            /*    as a pointer to the aligned buffer, copy the small payload to this buffer.     */
+            pTxBuf = ((MV_U8*)pTxCurrDesc)+TX_BUF_OFFSET_IN_DESC;
+            mvOsBCopy(pBufInfo[bufCount].bufVirtPtr, pTxBuf, pBufInfo[bufCount].dataSize);
+            pTxCurrDesc->bufPtr = ethDescVirtToPhy(pQueueCtrl, pTxBuf);
+        }
+        else
+        {
+            /* Flash Buffer */
+#ifdef MV_NETBSD
+            pTxCurrDesc->bufPtr = pBufInfo[bufCount].bufPhysAddr;
+	    ETH_PACKET_CACHE_FLUSH(pBufInfo[bufCount].bufVirtPtr, pBufInfo[bufCount].dataSize);
+#else
+            pTxCurrDesc->bufPtr = ETH_PACKET_CACHE_FLUSH(pBufInfo[bufCount].bufVirtPtr, pBufInfo[bufCount].dataSize);
+#endif
+        }
+
+        pTxCurrDesc->byteCnt = pBufInfo[bufCount].dataSize;
+        bufCount++;
+
+        if(bufCount >= pPktInfo->numFrags)
+            break;
+
+        if(bufCount > 1)
+        {
+            /* There is middle buffer of the packet Not First and Not Last */
+            pTxCurrDesc->cmdSts = ETH_BUFFER_OWNED_BY_DMA;
+            ETH_DESCR_FLUSH_INV(pPortCtrl, pTxCurrDesc);
+        }
+        /* Go to next descriptor and next buffer */
+        pTxCurrDesc = TX_NEXT_DESC_PTR(pTxCurrDesc, pQueueCtrl);
+    }
+    /* Set last desc with DMA ownership and interrupt enable. */
+    pTxCurrDesc->returnInfo = (MV_ULONG)pPktInfo;
+    if(bufCount == 1) 
+    {
+        /* There is only one buffer in the packet */
+        /* The OSG might set some bits for checksum offload, so add them to first descriptor */
+        pTxCurrDesc->cmdSts = pPktInfo->status              |
+                              ETH_BUFFER_OWNED_BY_DMA       |
+                              ETH_TX_GENERATE_CRC_MASK      |
+                              ETH_TX_ENABLE_INTERRUPT_MASK  |
+                              ETH_TX_ZERO_PADDING_MASK      |
+                              ETH_TX_FIRST_DESC_MASK        |
+                              ETH_TX_LAST_DESC_MASK;
+
+        ETH_DESCR_FLUSH_INV(pPortCtrl, pTxCurrDesc);
+    }
+    else
+    {
+        /* Last but not First */
+        pTxCurrDesc->cmdSts = ETH_BUFFER_OWNED_BY_DMA       |
+                              ETH_TX_ENABLE_INTERRUPT_MASK  |
+                              ETH_TX_ZERO_PADDING_MASK      |
+                              ETH_TX_LAST_DESC_MASK;
+
+        ETH_DESCR_FLUSH_INV(pPortCtrl, pTxCurrDesc);
+
+        /* Update First when more than one buffer in the packet */
+        /* The OSG might set some bits for checksum offload, so add them to first descriptor */
+        pTxFirstDesc->cmdSts = pPktInfo->status             |
+                               ETH_BUFFER_OWNED_BY_DMA      |
+                               ETH_TX_GENERATE_CRC_MASK     |
+                               ETH_TX_FIRST_DESC_MASK;
+
+        ETH_DESCR_FLUSH_INV(pPortCtrl, pTxFirstDesc);
+    }
+    /* Update txQueue state */
+    pQueueCtrl->resource -= bufCount;
+    pQueueCtrl->pCurrentDescr = TX_NEXT_DESC_PTR(pTxCurrDesc, pQueueCtrl);
+
+    /* Apply send command */
+    MV_REG_VALUE(ETH_TX_QUEUE_COMMAND_REG(portNo)) = pPortCtrl->portTxQueueCmdReg;
+
+    return MV_OK;
+}
+
+/*******************************************************************************
+* mvEthPortTxDone - Free all used Tx descriptors and mBlks.
+*
+* DESCRIPTION:
+*       This routine returns the transmitted packet information to the caller.
+*
+* INPUT:
+*       void*       pEthPortHndl    - Ethernet Port handler.
+*       int         txQueue         - Number of Tx queue.
+*
+* OUTPUT:
+*       MV_PKT_INFO *pPktInfo       - Pointer to packet was sent.
+*
+* RETURN:
+*       MV_NOT_FOUND    - No transmitted packets to return. Transmit in progress.
+*       MV_EMPTY        - No transmitted packets to return. TX Queue is empty.
+*       MV_ERROR        - Unexpected Fatal error.
+*       MV_OK           - There is transmitted packet in the queue, 
+*                       'pPktInfo' filled with relevant information.
+*
+*******************************************************************************/
+static INLINE MV_PKT_INFO*    mvEthPortTxDone(void* pEthPortHndl, int txQueue)
+{
+    ETH_TX_DESC*    pTxCurrDesc;
+    ETH_TX_DESC*    pTxUsedDesc;
+    ETH_QUEUE_CTRL* pQueueCtrl;
+    ETH_PORT_CTRL*  pPortCtrl = (ETH_PORT_CTRL*)pEthPortHndl;
+    MV_PKT_INFO*    pPktInfo;
+    MV_U32          commandStatus;
+
+    pQueueCtrl = &pPortCtrl->txQueue[txQueue];
+
+    pTxUsedDesc = pQueueCtrl->pUsedDescr;
+    pTxCurrDesc = pQueueCtrl->pCurrentDescr;
+
+    while(MV_TRUE)
+    {
+        /* No more used descriptors */
+        commandStatus = pTxUsedDesc->cmdSts;
+        if (commandStatus  & (ETH_BUFFER_OWNED_BY_DMA))
+        {    
+            ETH_DESCR_INV(pPortCtrl, pTxUsedDesc);
+            return NULL;
+        }
+        if( (pTxUsedDesc == pTxCurrDesc) &&
+            (pQueueCtrl->resource != 0) )
+        {
+            return NULL;
+        }
+        pQueueCtrl->resource++;
+        pQueueCtrl->pUsedDescr = TX_NEXT_DESC_PTR(pTxUsedDesc, pQueueCtrl);
+        if(commandStatus & (ETH_TX_LAST_DESC_MASK)) 
+        {
+            pPktInfo = (MV_PKT_INFO*)pTxUsedDesc->returnInfo;
+            pPktInfo->status  = commandStatus;            
+            return pPktInfo;
+        }
+        pTxUsedDesc = pQueueCtrl->pUsedDescr;
+    }
+}
+
+/*******************************************************************************
+* mvEthPortRx - Get new received packets from Rx queue.
+*
+* DESCRIPTION:
+*       This routine returns the received data to the caller. There is no
+*       data copying during routine operation. All information is returned
+*       using pointer to packet information struct passed from the caller.
+*
+* INPUT:
+*       void*       pEthPortHndl    - Ethernet Port handler.
+*       int         rxQueue         - Number of Rx queue.
+*
+* OUTPUT:
+*       MV_PKT_INFO *pPktInfo       - Pointer to received packet.
+*
+* RETURN:
+*       MV_NO_RESOURCE  - No free resources in RX queue.
+*       MV_ERROR        - Unexpected Fatal error.
+*       MV_OK           - New packet received and 'pBufInfo' structure filled
+*                       with relevant information.
+*
+*******************************************************************************/
+static INLINE MV_PKT_INFO*    mvEthPortRx(void* pEthPortHndl, int rxQueue)
+{
+    ETH_RX_DESC     *pRxCurrDesc;
+    MV_U32          commandStatus;
+    ETH_PORT_CTRL*  pPortCtrl = (ETH_PORT_CTRL*)pEthPortHndl;
+    ETH_QUEUE_CTRL* pQueueCtrl;
+    MV_PKT_INFO*    pPktInfo;
+
+    pQueueCtrl = &(pPortCtrl->rxQueue[rxQueue]);
+
+    /* Check resources */
+    if(pQueueCtrl->resource == 0)
+    {
+        mvOsPrintf("ethPortRx: no more resources\n");
+        return NULL;
+    }
+    while(MV_TRUE)
+    {
+        /* Get the Rx Desc ring 'curr and 'used' indexes */
+        pRxCurrDesc = pQueueCtrl->pCurrentDescr;
+
+	commandStatus   = pRxCurrDesc->cmdSts;
+        if (commandStatus & (ETH_BUFFER_OWNED_BY_DMA))
+        {
+            /* Nothing to receive... */
+            ETH_DESCR_INV(pPortCtrl, pRxCurrDesc);
+            return NULL;
+        }
+
+        /* Valid RX only if FIRST and LAST bits are set */
+        if( (commandStatus & (ETH_RX_LAST_DESC_MASK | ETH_RX_FIRST_DESC_MASK)) == 
+                             (ETH_RX_LAST_DESC_MASK | ETH_RX_FIRST_DESC_MASK) )
+        {
+            pPktInfo = (MV_PKT_INFO*)pRxCurrDesc->returnInfo;
+            pPktInfo->pFrags->dataSize  = pRxCurrDesc->byteCnt - 4;
+            pPktInfo->status            = commandStatus;
+            pPktInfo->fragIP            = pRxCurrDesc->bufSize & ETH_RX_IP_FRAGMENTED_FRAME_MASK;
+
+            pQueueCtrl->resource--;
+            /* Update 'curr' in data structure */
+            pQueueCtrl->pCurrentDescr = RX_NEXT_DESC_PTR(pRxCurrDesc, pQueueCtrl);
+
+#ifdef INCLUDE_SYNC_BARR
+            mvCpuIfSyncBarr(DRAM_TARGET);
+#endif
+            return pPktInfo;
+        }
+        else
+        {
+            ETH_RX_DESC*    pRxUsedDesc = pQueueCtrl->pUsedDescr;
+
+#ifdef ETH_DEBUG
+            mvOsPrintf("ethDrv: Unexpected Jumbo frame: "
+                       "status=0x%08x, byteCnt=%d, pData=0x%x\n", 
+                        commandStatus, pRxCurrDesc->byteCnt, pRxCurrDesc->bufPtr);
+#endif /* ETH_DEBUG */
+
+            /* move buffer from pCurrentDescr position to pUsedDescr position */
+            pRxUsedDesc->bufPtr     = pRxCurrDesc->bufPtr;
+            pRxUsedDesc->returnInfo = pRxCurrDesc->returnInfo;
+            pRxUsedDesc->bufSize    = pRxCurrDesc->bufSize & ETH_RX_BUFFER_MASK;
+
+            /* Return the descriptor to DMA ownership */
+            pRxUsedDesc->cmdSts = ETH_BUFFER_OWNED_BY_DMA | 
+                                  ETH_RX_ENABLE_INTERRUPT_MASK;
+
+            /* Flush descriptor and CPU pipe */
+            ETH_DESCR_FLUSH_INV(pPortCtrl, pRxUsedDesc);
+
+            /* Move the used descriptor pointer to the next descriptor */
+            pQueueCtrl->pUsedDescr = RX_NEXT_DESC_PTR(pRxUsedDesc, pQueueCtrl);
+            pQueueCtrl->pCurrentDescr = RX_NEXT_DESC_PTR(pRxCurrDesc, pQueueCtrl);            
+        }
+    }
+}
+
+/*******************************************************************************
+* mvEthPortRxDone - Returns a Rx buffer back to the Rx ring.
+*
+* DESCRIPTION:
+*       This routine returns a Rx buffer back to the Rx ring. 
+*
+* INPUT:
+*       void*       pEthPortHndl    - Ethernet Port handler.
+*       int         rxQueue         - Number of Rx queue.
+*       MV_PKT_INFO *pPktInfo       - Pointer to received packet.
+*
+* RETURN:
+*       MV_ERROR        - Unexpected Fatal error.
+*       MV_OUT_OF_RANGE - RX queue is already FULL, so this buffer can't be 
+*                       returned to this queue.
+*       MV_FULL         - Buffer returned successfully and RX queue became full.
+*                       More buffers should not be returned at the time.
+*       MV_OK           - Buffer returned successfully and there are more free 
+*                       places in the queue.
+*
+*******************************************************************************/
+static INLINE MV_STATUS   mvEthPortRxDone(void* pEthPortHndl, int rxQueue, MV_PKT_INFO *pPktInfo)
+{
+    ETH_RX_DESC*    pRxUsedDesc;
+    ETH_QUEUE_CTRL* pQueueCtrl;
+    ETH_PORT_CTRL*  pPortCtrl = (ETH_PORT_CTRL*)pEthPortHndl;
+            
+    pQueueCtrl = &pPortCtrl->rxQueue[rxQueue];
+
+    /* Get 'used' Rx descriptor */
+    pRxUsedDesc = pQueueCtrl->pUsedDescr;
+
+    /* Check that ring is not FULL */
+    if( (pQueueCtrl->pUsedDescr == pQueueCtrl->pCurrentDescr) && 
+        (pQueueCtrl->resource != 0) )
+    {
+        mvOsPrintf("%s %d: out of range Error resource=%d, curr=%p, used=%p\n", 
+                    __FUNCTION__, pPortCtrl->portNo, pQueueCtrl->resource, 
+                    pQueueCtrl->pCurrentDescr, pQueueCtrl->pUsedDescr);
+        return MV_OUT_OF_RANGE;
+    }
+
+    pRxUsedDesc->bufPtr     = pPktInfo->pFrags->bufPhysAddr;
+    pRxUsedDesc->returnInfo = (MV_ULONG)pPktInfo;
+    pRxUsedDesc->bufSize    = pPktInfo->pFrags->bufSize & ETH_RX_BUFFER_MASK;
+
+    /* Invalidate data buffer accordingly with pktSize */
+    if(pPktInfo->pktSize != 0)
+    {
+        ETH_PACKET_CACHE_INVALIDATE(pPktInfo->pFrags->bufVirtPtr, pPktInfo->pktSize);
+        pPktInfo->pktSize = 0;
+    }
+
+    /* Return the descriptor to DMA ownership */
+    pRxUsedDesc->cmdSts = ETH_BUFFER_OWNED_BY_DMA | ETH_RX_ENABLE_INTERRUPT_MASK;
+
+    /* Flush descriptor and CPU pipe */
+    ETH_DESCR_FLUSH_INV(pPortCtrl, pRxUsedDesc);
+
+    pQueueCtrl->resource++;
+
+    /* Move the used descriptor pointer to the next descriptor */
+    pQueueCtrl->pUsedDescr = RX_NEXT_DESC_PTR(pRxUsedDesc, pQueueCtrl);
+    
+    /* If ring became Full return MV_FULL */
+    if(pQueueCtrl->pUsedDescr == pQueueCtrl->pCurrentDescr) 
+        return MV_FULL;
+
+    return MV_OK;
+}
+
+
+#endif /* __mvEthGbe_h__ */
+
+
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/eth/gbe/mvEthRegs.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/eth/gbe/mvEthRegs.h
new file mode 100644
index 0000000..7b9f052
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/eth/gbe/mvEthRegs.h
@@ -0,0 +1,700 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+        this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+
+#ifndef __INCmvEthRegsh
+#define __INCmvEthRegsh
+
+#ifdef __cplusplus
+extern "C" {
+#endif /* __cplusplus */
+
+#include "ctrlEnv/mvCtrlEnvSpec.h"
+
+/****************************************/
+/*        Ethernet Unit Registers       */
+/****************************************/
+#define ETH_REG_BASE 					MV_ETH_REG_BASE
+
+#define ETH_PHY_ADDR_REG(port)              (ETH_REG_BASE(port) + 0x000)
+#define ETH_SMI_REG(port)                   (ETH_REG_BASE(port) + 0x004)
+#define ETH_UNIT_DEF_ADDR_REG(port)         (ETH_REG_BASE(port) + 0x008)
+#define ETH_UNIT_DEF_ID_REG(port)           (ETH_REG_BASE(port) + 0x00c)
+#define ETH_UNIT_RESERVED(port)             (ETH_REG_BASE(port) + 0x014)
+#define ETH_UNIT_INTR_CAUSE_REG(port)       (ETH_REG_BASE(port) + 0x080)
+#define ETH_UNIT_INTR_MASK_REG(port)        (ETH_REG_BASE(port) + 0x084)
+
+
+#define ETH_UNIT_ERROR_ADDR_REG(port)       (ETH_REG_BASE(port) + 0x094)
+#define ETH_UNIT_INT_ADDR_ERROR_REG(port)   (ETH_REG_BASE(port) + 0x098)
+#define ETH_UNIT_CONTROL_REG(port)          (ETH_REG_BASE(port) + 0x0B0)
+
+#define ETH_PORT_CONFIG_REG(port)           (ETH_REG_BASE(port) + 0x400)
+#define ETH_PORT_CONFIG_EXTEND_REG(port)    (ETH_REG_BASE(port) + 0x404)
+#define ETH_MII_SERIAL_PARAM_REG(port)      (ETH_REG_BASE(port) + 0x408)
+#define ETH_GMII_SERIAL_PARAM_REG(port)     (ETH_REG_BASE(port) + 0x40c)
+#define ETH_VLAN_ETHER_TYPE_REG(port)       (ETH_REG_BASE(port) + 0x410)
+#define ETH_MAC_ADDR_LOW_REG(port)          (ETH_REG_BASE(port) + 0x414)
+#define ETH_MAC_ADDR_HIGH_REG(port)         (ETH_REG_BASE(port) + 0x418)
+#define ETH_SDMA_CONFIG_REG(port)           (ETH_REG_BASE(port) + 0x41c)
+#define ETH_DIFF_SERV_PRIO_REG(port, code)  (ETH_REG_BASE(port) + 0x420  + ((code)<<2))
+#define ETH_PORT_SERIAL_CTRL_REG(port)      (ETH_REG_BASE(port) + 0x43c)
+#define ETH_VLAN_TAG_TO_PRIO_REG(port)      (ETH_REG_BASE(port) + 0x440)
+#define ETH_PORT_STATUS_REG(port)           (ETH_REG_BASE(port) + 0x444)
+
+#define ETH_RX_QUEUE_COMMAND_REG(port)      (ETH_REG_BASE(port) + 0x680)
+#define ETH_TX_QUEUE_COMMAND_REG(port)      (ETH_REG_BASE(port) + 0x448)
+
+#define ETH_PORT_SERIAL_CTRL_1_REG(port)    (ETH_REG_BASE(port) + 0x44c)
+#define ETH_PORT_STATUS_1_REG(port)         (ETH_REG_BASE(port) + 0x450)
+#define ETH_PORT_MARVELL_HEADER_REG(port)   (ETH_REG_BASE(port) + 0x454)
+#define ETH_PORT_FIFO_PARAMS_REG(port)      (ETH_REG_BASE(port) + 0x458)
+#define ETH_MAX_TOKEN_BUCKET_SIZE_REG(port) (ETH_REG_BASE(port) + 0x45c)
+#define ETH_INTR_CAUSE_REG(port)            (ETH_REG_BASE(port) + 0x460)
+#define ETH_INTR_CAUSE_EXT_REG(port)        (ETH_REG_BASE(port) + 0x464)
+#define ETH_INTR_MASK_REG(port)             (ETH_REG_BASE(port) + 0x468)
+#define ETH_INTR_MASK_EXT_REG(port)         (ETH_REG_BASE(port) + 0x46c)
+#define ETH_TX_FIFO_URGENT_THRESH_REG(port) (ETH_REG_BASE(port) + 0x474)
+#define ETH_RX_MINIMAL_FRAME_SIZE_REG(port) (ETH_REG_BASE(port) + 0x47c)
+#define ETH_RX_DISCARD_PKTS_CNTR_REG(port)  (ETH_REG_BASE(port) + 0x484)
+#define ETH_RX_OVERRUN_PKTS_CNTR_REG(port)  (ETH_REG_BASE(port) + 0x488)
+#define ETH_INTERNAL_ADDR_ERROR_REG(port)   (ETH_REG_BASE(port) + 0x494)
+#define ETH_TX_FIXED_PRIO_CFG_REG(port)     (ETH_REG_BASE(port) + 0x4dc)
+#define ETH_TX_TOKEN_RATE_CFG_REG(port)     (ETH_REG_BASE(port) + 0x4e0)
+#define ETH_TX_QUEUE_COMMAND1_REG(port)     (ETH_REG_BASE(port) + 0x4e4)
+#define ETH_MAX_TRANSMIT_UNIT_REG(port)     (ETH_REG_BASE(port) + 0x4e8)
+#define ETH_TX_TOKEN_BUCKET_SIZE_REG(port)  (ETH_REG_BASE(port) + 0x4ec)
+#define ETH_TX_TOKEN_BUCKET_COUNT_REG(port) (ETH_REG_BASE(port) + 0x780)
+#define ETH_RX_DESCR_STAT_CMD_REG(port, q)  (ETH_REG_BASE(port) + 0x600 + ((q)<<4))
+#define ETH_RX_BYTE_COUNT_REG(port, q)      (ETH_REG_BASE(port) + 0x604 + ((q)<<4))
+#define ETH_RX_BUF_PTR_REG(port, q)         (ETH_REG_BASE(port) + 0x608 + ((q)<<4))
+#define ETH_RX_CUR_DESC_PTR_REG(port, q)    (ETH_REG_BASE(port) + 0x60c + ((q)<<4))
+#define ETH_TX_CUR_DESC_PTR_REG(port, q)    (ETH_REG_BASE(port) + 0x6c0 + ((q)<<2))
+
+#define ETH_TXQ_TOKEN_COUNT_REG(port, q)    (ETH_REG_BASE(port) + 0x700 + ((q)<<4))
+#define ETH_TXQ_TOKEN_CFG_REG(port, q)      (ETH_REG_BASE(port) + 0x704 + ((q)<<4))
+#define ETH_TXQ_ARBITER_CFG_REG(port, q)    (ETH_REG_BASE(port) + 0x708 + ((q)<<4))
+
+#if (MV_ETH_VERSION >= 4) 
+#define ETH_TXQ_CMD_1_REG(port)             (ETH_REG_BASE(port) + 0x4E4)
+#define ETH_EJP_TX_HI_IPG_REG(port)         (ETH_REG_BASE(port) + 0x7A8)
+#define ETH_EJP_TX_LO_IPG_REG(port)         (ETH_REG_BASE(port) + 0x7B8)
+#define ETH_EJP_HI_TKN_LO_PKT_REG(port)     (ETH_REG_BASE(port) + 0x7C0)
+#define ETH_EJP_HI_TKN_ASYNC_PKT_REG(port)  (ETH_REG_BASE(port) + 0x7C4)
+#define ETH_EJP_LO_TKN_ASYNC_PKT_REG(port)  (ETH_REG_BASE(port) + 0x7C8)
+#define ETH_EJP_TX_SPEED_REG(port)          (ETH_REG_BASE(port) + 0x7D0)
+#endif /* MV_ETH_VERSION >= 4 */
+
+#define ETH_MIB_COUNTERS_BASE(port)         (ETH_REG_BASE(port) + 0x1000)
+#define ETH_DA_FILTER_SPEC_MCAST_BASE(port) (ETH_REG_BASE(port) + 0x1400)
+#define ETH_DA_FILTER_OTH_MCAST_BASE(port)  (ETH_REG_BASE(port) + 0x1500)
+#define ETH_DA_FILTER_UCAST_BASE(port)      (ETH_REG_BASE(port) + 0x1600)
+
+/* Phy address register definitions */
+#define ETH_PHY_ADDR_OFFS          0                                       
+#define ETH_PHY_ADDR_MASK          (0x1f <<ETH_PHY_ADDR_OFFS)
+                                 
+/* MIB Counters register definitions */
+#define ETH_MIB_GOOD_OCTETS_RECEIVED_LOW    0x0
+#define ETH_MIB_GOOD_OCTETS_RECEIVED_HIGH   0x4
+#define ETH_MIB_BAD_OCTETS_RECEIVED         0x8
+#define ETH_MIB_INTERNAL_MAC_TRANSMIT_ERR   0xc
+#define ETH_MIB_GOOD_FRAMES_RECEIVED        0x10
+#define ETH_MIB_BAD_FRAMES_RECEIVED         0x14
+#define ETH_MIB_BROADCAST_FRAMES_RECEIVED   0x18
+#define ETH_MIB_MULTICAST_FRAMES_RECEIVED   0x1c
+#define ETH_MIB_FRAMES_64_OCTETS            0x20
+#define ETH_MIB_FRAMES_65_TO_127_OCTETS     0x24
+#define ETH_MIB_FRAMES_128_TO_255_OCTETS    0x28
+#define ETH_MIB_FRAMES_256_TO_511_OCTETS    0x2c
+#define ETH_MIB_FRAMES_512_TO_1023_OCTETS   0x30
+#define ETH_MIB_FRAMES_1024_TO_MAX_OCTETS   0x34
+#define ETH_MIB_GOOD_OCTETS_SENT_LOW        0x38
+#define ETH_MIB_GOOD_OCTETS_SENT_HIGH       0x3c
+#define ETH_MIB_GOOD_FRAMES_SENT            0x40
+#define ETH_MIB_EXCESSIVE_COLLISION         0x44
+#define ETH_MIB_MULTICAST_FRAMES_SENT       0x48
+#define ETH_MIB_BROADCAST_FRAMES_SENT       0x4c
+#define ETH_MIB_UNREC_MAC_CONTROL_RECEIVED  0x50
+#define ETH_MIB_FC_SENT                     0x54
+#define ETH_MIB_GOOD_FC_RECEIVED            0x58
+#define ETH_MIB_BAD_FC_RECEIVED             0x5c
+#define ETH_MIB_UNDERSIZE_RECEIVED          0x60
+#define ETH_MIB_FRAGMENTS_RECEIVED          0x64
+#define ETH_MIB_OVERSIZE_RECEIVED           0x68
+#define ETH_MIB_JABBER_RECEIVED             0x6c
+#define ETH_MIB_MAC_RECEIVE_ERROR           0x70
+#define ETH_MIB_BAD_CRC_EVENT               0x74
+#define ETH_MIB_COLLISION                   0x78
+#define ETH_MIB_LATE_COLLISION              0x7c
+
+
+/****************************************/
+/*        Ethernet Unit Register BITs   */
+/****************************************/
+
+#define ETH_RXQ_ENABLE_OFFSET               0
+#define ETH_RXQ_ENABLE_MASK                 (0x000000FF << ETH_RXQ_ENABLE_OFFSET)
+
+#define ETH_RXQ_DISABLE_OFFSET              8
+#define ETH_RXQ_DISABLE_MASK                (0x000000FF << ETH_RXQ_DISABLE_OFFSET)
+
+/***** BITs of Transmit Queue Command (TQC) register *****/
+#define ETH_TXQ_ENABLE_OFFSET               0
+#define ETH_TXQ_ENABLE_MASK                 (0x000000FF << ETH_TXQ_ENABLE_OFFSET)
+
+#define ETH_TXQ_DISABLE_OFFSET              8
+#define ETH_TXQ_DISABLE_MASK                (0x000000FF << ETH_TXQ_DISABLE_OFFSET)
+
+#if (MV_ETH_VERSION >= 4) 
+#define ETH_TX_EJP_RESET_BIT                0
+#define ETH_TX_EJP_RESET_MASK               (1 << ETH_TX_EJP_RESET_BIT)
+
+#define ETH_TX_EJP_ENABLE_BIT               2
+#define ETH_TX_EJP_ENABLE_MASK              (1 << ETH_TX_EJP_ENABLE_BIT)
+
+#define ETH_TX_LEGACY_WRR_BIT               3
+#define ETH_TX_LEGACY_WRR_MASK              (1 << ETH_TX_LEGACY_WRR_BIT)
+#endif /* (MV_ETH_VERSION >= 4) */
+
+/***** BITs of Ethernet Port Status reg (PSR) *****/
+#define ETH_LINK_UP_BIT                     1
+#define ETH_LINK_UP_MASK                    (1<<ETH_LINK_UP_BIT)
+                     
+#define ETH_FULL_DUPLEX_BIT                 2
+#define ETH_FULL_DUPLEX_MASK                (1<<ETH_FULL_DUPLEX_BIT)
+
+#define ETH_ENABLE_RCV_FLOW_CTRL_BIT        3
+#define ETH_ENABLE_RCV_FLOW_CTRL_MASK       (1<<ETH_ENABLE_RCV_FLOW_CTRL_BIT)
+
+#define ETH_GMII_SPEED_1000_BIT             4
+#define ETH_GMII_SPEED_1000_MASK            (1<<ETH_GMII_SPEED_1000_BIT)
+
+#define ETH_MII_SPEED_100_BIT               5
+#define ETH_MII_SPEED_100_MASK              (1<<ETH_MII_SPEED_100_BIT)
+
+#define ETH_TX_IN_PROGRESS_BIT              7
+#define ETH_TX_IN_PROGRESS_MASK             (1<<ETH_TX_IN_PROGRESS_BIT)
+
+#define ETH_TX_FIFO_EMPTY_BIT               10
+#define ETH_TX_FIFO_EMPTY_MASK              (1<<ETH_TX_FIFO_EMPTY_BIT)
+
+/***** BITs of Ethernet Port Status 1 reg (PS1R) *****/
+#define ETH_AUTO_NEG_DONE_BIT               4
+#define ETH_AUTO_NEG_DONE_MASK              (1<<ETH_AUTO_NEG_DONE_BIT)
+
+#define ETH_SERDES_PLL_LOCKED_BIT           6
+#define ETH_SERDES_PLL_LOCKED_MASK          (1<<ETH_SERDES_PLL_LOCKED_BIT)
+
+/***** BITs of Port Configuration reg (PxCR) *****/
+#define ETH_UNICAST_PROMISCUOUS_MODE_BIT    0
+#define ETH_UNICAST_PROMISCUOUS_MODE_MASK   (1<<ETH_UNICAST_PROMISCUOUS_MODE_BIT)
+
+#define ETH_DEF_RX_QUEUE_OFFSET             1
+#define ETH_DEF_RX_QUEUE_ALL_MASK           (0x7<<ETH_DEF_RX_QUEUE_OFFSET)
+#define ETH_DEF_RX_QUEUE_MASK(queue)        ((queue)<<ETH_DEF_RX_QUEUE_OFFSET)
+
+#define ETH_DEF_RX_ARP_QUEUE_OFFSET         4
+#define ETH_DEF_RX_ARP_QUEUE_ALL_MASK       (0x7<<ETH_DEF_RX_ARP_QUEUE_OFFSET)
+#define ETH_DEF_RX_ARP_QUEUE_MASK(queue)    ((queue)<<ETH_DEF_RX_ARP_QUEUE_OFFSET)
+
+#define ETH_REJECT_NOT_IP_ARP_BCAST_BIT     7
+#define ETH_REJECT_NOT_IP_ARP_BCAST_MASK    (1<<ETH_REJECT_NOT_IP_ARP_BCAST_BIT)
+
+#define ETH_REJECT_IP_BCAST_BIT             8
+#define ETH_REJECT_IP_BCAST_MASK            (1<<ETH_REJECT_IP_BCAST_BIT)
+
+#define ETH_REJECT_ARP_BCAST_BIT            9
+#define ETH_REJECT_ARP_BCAST_MASK           (1<<ETH_REJECT_ARP_BCAST_BIT)
+
+#define ETH_TX_NO_SET_ERROR_SUMMARY_BIT     12
+#define ETH_TX_NO_SET_ERROR_SUMMARY_MASK    (1<<ETH_TX_NO_SET_ERROR_SUMMARY_BIT)
+
+#define ETH_CAPTURE_TCP_FRAMES_ENABLE_BIT   14
+#define ETH_CAPTURE_TCP_FRAMES_ENABLE_MASK  (1<<ETH_CAPTURE_TCP_FRAMES_ENABLE_BIT)
+
+#define ETH_CAPTURE_UDP_FRAMES_ENABLE_BIT   15
+#define ETH_CAPTURE_UDP_FRAMES_ENABLE_MASK  (1<<ETH_CAPTURE_UDP_FRAMES_ENABLE_BIT)
+
+#define ETH_DEF_RX_TCP_QUEUE_OFFSET         16
+#define ETH_DEF_RX_TCP_QUEUE_ALL_MASK       (0x7<<ETH_DEF_RX_TCP_QUEUE_OFFSET)
+#define ETH_DEF_RX_TCP_QUEUE_MASK(queue)    ((queue)<<ETH_DEF_RX_TCP_QUEUE_OFFSET)
+
+#define ETH_DEF_RX_UDP_QUEUE_OFFSET         19
+#define ETH_DEF_RX_UDP_QUEUE_ALL_MASK       (0x7<<ETH_DEF_RX_UDP_QUEUE_OFFSET)
+#define ETH_DEF_RX_UDP_QUEUE_MASK(queue)    ((queue)<<ETH_DEF_RX_UDP_QUEUE_OFFSET)
+
+#define ETH_DEF_RX_BPDU_QUEUE_OFFSET        22
+#define ETH_DEF_RX_BPDU_QUEUE_ALL_MASK      (0x7<<ETH_DEF_RX_BPDU_QUEUE_OFFSET)
+#define ETH_DEF_RX_BPDU_QUEUE_MASK(queue)   ((queue)<<ETH_DEF_RX_BPDU_QUEUE_OFFSET)
+
+#define ETH_RX_CHECKSUM_MODE_OFFSET         25
+#define ETH_RX_CHECKSUM_NO_PSEUDO_HDR       (0<<ETH_RX_CHECKSUM_MODE_OFFSET)
+#define ETH_RX_CHECKSUM_WITH_PSEUDO_HDR     (1<<ETH_RX_CHECKSUM_MODE_OFFSET)
+
+/***** BITs of Port Configuration Extend reg (PxCXR) *****/
+#define ETH_CAPTURE_SPAN_BPDU_ENABLE_BIT    1
+#define ETH_CAPTURE_SPAN_BPDU_ENABLE_MASK   (1<<ETH_CAPTURE_SPAN_BPDU_ENABLE_BIT)
+
+#define ETH_TX_DISABLE_GEN_CRC_BIT          3
+#define ETH_TX_DISABLE_GEN_CRC_MASK         (1<<ETH_TX_DISABLE_GEN_CRC_BIT)
+
+/***** BITs of Tx/Rx queue command reg (RQCR/TQCR) *****/
+#define ETH_QUEUE_ENABLE_OFFSET             0
+#define ETH_QUEUE_ENABLE_ALL_MASK           (0xFF<<ETH_QUEUE_ENABLE_OFFSET)
+#define ETH_QUEUE_ENABLE_MASK(queue)        (1<<((queue)+ETH_QUEUE_ENABLE_OFFSET))
+
+#define ETH_QUEUE_DISABLE_OFFSET            8 
+#define ETH_QUEUE_DISABLE_ALL_MASK          (0xFF<<ETH_QUEUE_DISABLE_OFFSET)
+#define ETH_QUEUE_DISABLE_MASK(queue)       (1<<((queue)+ETH_QUEUE_DISABLE_OFFSET))
+
+
+/***** BITs of Port Sdma Configuration reg (SDCR) *****/
+#define ETH_RX_FRAME_INTERRUPT_BIT          0
+#define ETH_RX_FRAME_INTERRUPT_MASK         (1<<ETH_RX_FRAME_INTERRUPT_BIT)
+
+#define ETH_BURST_SIZE_1_64BIT_VALUE        0   
+#define ETH_BURST_SIZE_2_64BIT_VALUE        1
+#define ETH_BURST_SIZE_4_64BIT_VALUE        2
+#define ETH_BURST_SIZE_8_64BIT_VALUE        3
+#define ETH_BURST_SIZE_16_64BIT_VALUE       4
+
+#define ETH_RX_BURST_SIZE_OFFSET            1
+#define ETH_RX_BURST_SIZE_ALL_MASK          (0x7<<ETH_RX_BURST_SIZE_OFFSET)
+#define ETH_RX_BURST_SIZE_MASK(burst)       ((burst)<<ETH_RX_BURST_SIZE_OFFSET)
+
+#define ETH_RX_NO_DATA_SWAP_BIT             4
+#define ETH_RX_NO_DATA_SWAP_MASK            (1<<ETH_RX_NO_DATA_SWAP_BIT)
+#define ETH_RX_DATA_SWAP_MASK               (0<<ETH_RX_NO_DATA_SWAP_BIT)
+
+#define ETH_TX_NO_DATA_SWAP_BIT             5
+#define ETH_TX_NO_DATA_SWAP_MASK            (1<<ETH_TX_NO_DATA_SWAP_BIT)
+#define ETH_TX_DATA_SWAP_MASK               (0<<ETH_TX_NO_DATA_SWAP_BIT)
+
+#define ETH_DESC_SWAP_BIT                   6
+#define ETH_DESC_SWAP_MASK                  (1<<ETH_DESC_SWAP_BIT)
+#define ETH_NO_DESC_SWAP_MASK               (0<<ETH_DESC_SWAP_BIT)
+
+#define ETH_RX_INTR_COAL_OFFSET             7
+#define ETH_RX_INTR_COAL_ALL_MASK           (0x3fff<<ETH_RX_INTR_COAL_OFFSET)
+#define ETH_RX_INTR_COAL_MASK(value)        (((value)<<ETH_RX_INTR_COAL_OFFSET)  \
+                                             & ETH_RX_INTR_COAL_ALL_MASK)
+
+#define ETH_TX_BURST_SIZE_OFFSET            22
+#define ETH_TX_BURST_SIZE_ALL_MASK          (0x7<<ETH_TX_BURST_SIZE_OFFSET)
+#define ETH_TX_BURST_SIZE_MASK(burst)       ((burst)<<ETH_TX_BURST_SIZE_OFFSET)
+
+#define ETH_RX_INTR_COAL_MSB_BIT            25
+#define ETH_RX_INTR_COAL_MSB_MASK           (1<<ETH_RX_INTR_COAL_MSB_BIT)  
+
+/* BITs Port #x Tx FIFO Urgent Threshold (PxTFUT) */
+#define ETH_TX_INTR_COAL_OFFSET             4
+#define ETH_TX_INTR_COAL_ALL_MASK           (0x3fff << ETH_TX_INTR_COAL_OFFSET)
+#define ETH_TX_INTR_COAL_MASK(value)        (((value) << ETH_TX_INTR_COAL_OFFSET)  \
+                                             & ETH_TX_INTR_COAL_ALL_MASK)
+
+/* BITs of Port Serial Control reg (PSCR) */
+#define ETH_PORT_ENABLE_BIT                 0
+#define ETH_PORT_ENABLE_MASK                (1<<ETH_PORT_ENABLE_BIT)
+
+#define ETH_FORCE_LINK_PASS_BIT             1
+#define ETH_FORCE_LINK_PASS_MASK            (1<<ETH_FORCE_LINK_PASS_BIT)
+
+#define ETH_DISABLE_DUPLEX_AUTO_NEG_BIT     2
+#define ETH_DISABLE_DUPLEX_AUTO_NEG_MASK    (1<<ETH_DISABLE_DUPLEX_AUTO_NEG_BIT)
+
+#define ETH_DISABLE_FC_AUTO_NEG_BIT         3
+#define ETH_DISABLE_FC_AUTO_NEG_MASK        (1<<ETH_DISABLE_FC_AUTO_NEG_BIT)
+
+#define ETH_ADVERTISE_SYM_FC_BIT            4
+#define ETH_ADVERTISE_SYM_FC_MASK           (1<<ETH_ADVERTISE_SYM_FC_BIT)
+
+#define ETH_TX_FC_MODE_OFFSET               5
+#define ETH_TX_FC_MODE_MASK                 (3<<ETH_TX_FC_MODE_OFFSET)
+#define ETH_TX_FC_NO_PAUSE                  (0<<ETH_TX_FC_MODE_OFFSET)
+#define ETH_TX_FC_SEND_PAUSE                (1<<ETH_TX_FC_MODE_OFFSET)
+
+#define ETH_TX_BP_MODE_OFFSET               7
+#define ETH_TX_BP_MODE_MASK                 (3<<ETH_TX_BP_MODE_OFFSET)
+#define ETH_TX_BP_NO_JAM                    (0<<ETH_TX_BP_MODE_OFFSET)
+#define ETH_TX_BP_SEND_JAM                  (1<<ETH_TX_BP_MODE_OFFSET)
+
+#define ETH_DO_NOT_FORCE_LINK_FAIL_BIT      10
+#define ETH_DO_NOT_FORCE_LINK_FAIL_MASK     (1<<ETH_DO_NOT_FORCE_LINK_FAIL_BIT)
+
+#define ETH_RETRANSMIT_FOREVER_BIT          11
+#define ETH_RETRANSMIT_FOREVER_MASK         (1<<ETH_RETRANSMIT_FOREVER_BIT)
+
+#define ETH_DISABLE_SPEED_AUTO_NEG_BIT      13
+#define ETH_DISABLE_SPEED_AUTO_NEG_MASK     (1<<ETH_DISABLE_SPEED_AUTO_NEG_BIT)
+
+#define ETH_DTE_ADVERT_BIT                  14    
+#define ETH_DTE_ADVERT_MASK                 (1<<ETH_DTE_ADVERT_BIT)    
+
+#define ETH_MII_PHY_MODE_BIT                15  
+#define ETH_MII_PHY_MODE_MAC                (0<<ETH_MII_PHY_MODE_BIT)
+#define ETH_MII_PHY_MODE_PHY                (1<<ETH_MII_PHY_MODE_BIT)
+
+#define ETH_MII_SOURCE_SYNCH_BIT            16
+#define ETH_MII_STANDARD_SYNCH              (0<<ETH_MII_SOURCE_SYNCH_BIT)
+#define ETH_MII_400Mbps_SYNCH               (1<<ETH_MII_SOURCE_CLK_BIT)
+
+#define ETH_MAX_RX_PACKET_SIZE_OFFSET       17
+#define ETH_MAX_RX_PACKET_SIZE_MASK         (7<<ETH_MAX_RX_PACKET_SIZE_OFFSET)
+#define ETH_MAX_RX_PACKET_1518BYTE          (0<<ETH_MAX_RX_PACKET_SIZE_OFFSET)
+#define ETH_MAX_RX_PACKET_1522BYTE          (1<<ETH_MAX_RX_PACKET_SIZE_OFFSET)
+#define ETH_MAX_RX_PACKET_1552BYTE          (2<<ETH_MAX_RX_PACKET_SIZE_OFFSET)
+#define ETH_MAX_RX_PACKET_9022BYTE          (3<<ETH_MAX_RX_PACKET_SIZE_OFFSET)
+#define ETH_MAX_RX_PACKET_9192BYTE          (4<<ETH_MAX_RX_PACKET_SIZE_OFFSET)
+#define ETH_MAX_RX_PACKET_9700BYTE          (5<<ETH_MAX_RX_PACKET_SIZE_OFFSET)
+
+#define ETH_SET_FULL_DUPLEX_BIT             21
+#define ETH_SET_FULL_DUPLEX_MASK            (1<<ETH_SET_FULL_DUPLEX_BIT)
+
+#define ETH_SET_FLOW_CTRL_BIT               22
+#define ETH_SET_FLOW_CTRL_MASK              (1<<ETH_SET_FLOW_CTRL_BIT)
+
+#define ETH_SET_GMII_SPEED_1000_BIT         23
+#define ETH_SET_GMII_SPEED_1000_MASK        (1<<ETH_SET_GMII_SPEED_1000_BIT)
+
+#define ETH_SET_MII_SPEED_100_BIT           24
+#define ETH_SET_MII_SPEED_100_MASK          (1<<ETH_SET_MII_SPEED_100_BIT)
+
+/* BITs of Port Serial Control 1 reg (PSC1R) */
+#define ETH_PSC_ENABLE_BIT                  2
+#define ETH_PSC_ENABLE_MASK                 (1<<ETH_PSC_ENABLE_BIT)
+
+#define ETH_RGMII_ENABLE_BIT                3
+#define ETH_RGMII_ENABLE_MASK               (1<<ETH_RGMII_ENABLE_BIT)
+
+#define ETH_PORT_RESET_BIT                  4
+#define ETH_PORT_RESET_MASK                 (1<<ETH_PORT_RESET_BIT)
+
+#define ETH_INBAND_AUTO_NEG_ENABLE_BIT      6
+#define ETH_INBAND_AUTO_NEG_ENABLE_MASK     (1<<ETH_INBAND_AUTO_NEG_ENABLE_BIT)
+
+#define ETH_INBAND_AUTO_NEG_BYPASS_BIT      7
+#define ETH_INBAND_AUTO_NEG_BYPASS_MASK     (1<<ETH_INBAND_AUTO_NEG_BYPASS_BIT)
+
+#define ETH_INBAND_AUTO_NEG_START_BIT       8
+#define ETH_INBAND_AUTO_NEG_START_MASK      (1<<ETH_INBAND_AUTO_NEG_START_BIT)
+
+#define ETH_PORT_TYPE_BIT                   11
+#define ETH_PORT_TYPE_1000BasedX_MASK       (1<<ETH_PORT_TYPE_BIT)
+
+#define ETH_SGMII_MODE_BIT                  12
+#define ETH_1000BaseX_MODE_MASK             (0<<ETH_SGMII_MODE_BIT)
+#define ETH_SGMII_MODE_MASK                 (1<<ETH_SGMII_MODE_BIT)
+            
+#define ETH_MGMII_MODE_BIT                  13
+
+#define ETH_EN_MII_ODD_PRE_BIT		    22
+#define ETH_EN_MII_ODD_PRE_MASK		    (1<<ETH_EN_MII_ODD_PRE_BIT)
+
+/* BITs of SDMA Descriptor Command/Status field */
+#if defined(MV_CPU_BE)
+typedef struct _ethRxDesc
+{
+    MV_U16      byteCnt    ;    /* Descriptor buffer byte count     */
+    MV_U16      bufSize    ;    /* Buffer size                      */
+    MV_U32      cmdSts     ;    /* Descriptor command status        */
+    MV_U32      nextDescPtr;    /* Next descriptor pointer          */
+    MV_U32      bufPtr     ;    /* Descriptor buffer pointer        */
+    MV_ULONG    returnInfo ;    /* User resource return information */
+} ETH_RX_DESC;
+
+typedef struct _ethTxDesc
+{
+    MV_U16      byteCnt    ;    /* Descriptor buffer byte count     */
+    MV_U16      L4iChk     ;    /* CPU provided TCP Checksum        */
+    MV_U32      cmdSts     ;    /* Descriptor command status        */
+    MV_U32      nextDescPtr;    /* Next descriptor pointer          */
+    MV_U32      bufPtr     ;    /* Descriptor buffer pointer        */
+    MV_ULONG    returnInfo ;    /* User resource return information */
+    MV_U8*      alignBufPtr;    /* Pointer to 8 byte aligned buffer */
+} ETH_TX_DESC;
+
+#elif defined(MV_CPU_LE)
+
+typedef struct _ethRxDesc
+{
+    MV_U32      cmdSts     ;    /* Descriptor command status        */
+    MV_U16      bufSize    ;    /* Buffer size                      */
+    MV_U16      byteCnt    ;    /* Descriptor buffer byte count     */
+    MV_U32      bufPtr     ;    /* Descriptor buffer pointer        */
+    MV_U32      nextDescPtr;    /* Next descriptor pointer          */
+    MV_ULONG    returnInfo ;    /* User resource return information */
+} ETH_RX_DESC;
+
+typedef struct _ethTxDesc
+{
+    MV_U32      cmdSts     ;    /* Descriptor command status        */
+    MV_U16      L4iChk     ;    /* CPU provided TCP Checksum        */
+    MV_U16      byteCnt    ;    /* Descriptor buffer byte count     */
+    MV_U32      bufPtr     ;    /* Descriptor buffer pointer        */
+    MV_U32      nextDescPtr;    /* Next descriptor pointer          */
+    MV_ULONG    returnInfo ;    /* User resource return information */
+    MV_U8*      alignBufPtr;    /* Pointer to 32 byte aligned buffer */
+} ETH_TX_DESC;
+
+#else
+#error "MV_CPU_BE or MV_CPU_LE must be defined"
+#endif /* MV_CPU_BE || MV_CPU_LE */
+
+/* Buffer offset from buffer pointer */
+#define ETH_RX_BUF_OFFSET               0x2
+
+
+/* Tx & Rx descriptor bits */
+#define ETH_ERROR_SUMMARY_BIT               0
+#define ETH_ERROR_SUMMARY_MASK              (1<<ETH_ERROR_SUMMARY_BIT)
+
+#define ETH_BUFFER_OWNER_BIT                31             
+#define ETH_BUFFER_OWNED_BY_DMA             (1<<ETH_BUFFER_OWNER_BIT)
+#define ETH_BUFFER_OWNED_BY_HOST            (0<<ETH_BUFFER_OWNER_BIT)
+
+/* Tx descriptor bits */
+#define ETH_TX_ERROR_CODE_OFFSET            1
+#define ETH_TX_ERROR_CODE_MASK              (3<<ETH_TX_ERROR_CODE_OFFSET)
+#define ETH_TX_LATE_COLLISION_ERROR         (0<<ETH_TX_ERROR_CODE_OFFSET)
+#define ETH_TX_UNDERRUN_ERROR               (1<<ETH_TX_ERROR_CODE_OFFSET)
+#define ETH_TX_EXCESSIVE_COLLISION_ERROR    (2<<ETH_TX_ERROR_CODE_OFFSET)
+
+#define ETH_TX_LLC_SNAP_FORMAT_BIT          9
+#define ETH_TX_LLC_SNAP_FORMAT_MASK         (1<<ETH_TX_LLC_SNAP_FORMAT_BIT)
+
+#define ETH_TX_IP_FRAG_BIT                  10
+#define ETH_TX_IP_FRAG_MASK                 (1<<ETH_TX_IP_FRAG_BIT)
+#define ETH_TX_IP_FRAG                      (0<<ETH_TX_IP_FRAG_BIT)
+#define ETH_TX_IP_NO_FRAG                   (1<<ETH_TX_IP_FRAG_BIT)
+
+#define ETH_TX_IP_HEADER_LEN_OFFSET         11
+#define ETH_TX_IP_HEADER_LEN_ALL_MASK       (0xF<<ETH_TX_IP_HEADER_LEN_OFFSET)
+#define ETH_TX_IP_HEADER_LEN_MASK(len)      ((len)<<ETH_TX_IP_HEADER_LEN_OFFSET)
+
+#define ETH_TX_VLAN_TAGGED_FRAME_BIT        15
+#define ETH_TX_VLAN_TAGGED_FRAME_MASK       (1<<ETH_TX_VLAN_TAGGED_FRAME_BIT)
+
+#define ETH_TX_L4_TYPE_BIT                  16
+#define ETH_TX_L4_TCP_TYPE                  (0<<ETH_TX_L4_TYPE_BIT)
+#define ETH_TX_L4_UDP_TYPE                  (1<<ETH_TX_L4_TYPE_BIT)
+
+#define ETH_TX_GENERATE_L4_CHKSUM_BIT       17
+#define ETH_TX_GENERATE_L4_CHKSUM_MASK      (1<<ETH_TX_GENERATE_L4_CHKSUM_BIT)
+
+#define ETH_TX_GENERATE_IP_CHKSUM_BIT       18
+#define ETH_TX_GENERATE_IP_CHKSUM_MASK      (1<<ETH_TX_GENERATE_IP_CHKSUM_BIT)
+
+#define ETH_TX_ZERO_PADDING_BIT             19
+#define ETH_TX_ZERO_PADDING_MASK            (1<<ETH_TX_ZERO_PADDING_BIT)
+
+#define ETH_TX_LAST_DESC_BIT                20
+#define ETH_TX_LAST_DESC_MASK               (1<<ETH_TX_LAST_DESC_BIT)
+
+#define ETH_TX_FIRST_DESC_BIT               21
+#define ETH_TX_FIRST_DESC_MASK              (1<<ETH_TX_FIRST_DESC_BIT)
+
+#define ETH_TX_GENERATE_CRC_BIT             22
+#define ETH_TX_GENERATE_CRC_MASK            (1<<ETH_TX_GENERATE_CRC_BIT)
+
+#define ETH_TX_ENABLE_INTERRUPT_BIT         23
+#define ETH_TX_ENABLE_INTERRUPT_MASK        (1<<ETH_TX_ENABLE_INTERRUPT_BIT)
+
+#define ETH_TX_AUTO_MODE_BIT                30
+#define ETH_TX_AUTO_MODE_MASK               (1<<ETH_TX_AUTO_MODE_BIT)
+
+
+/* Rx descriptor bits */
+#define ETH_RX_ERROR_CODE_OFFSET            1
+#define ETH_RX_ERROR_CODE_MASK              (3<<ETH_RX_ERROR_CODE_OFFSET)
+#define ETH_RX_CRC_ERROR                    (0<<ETH_RX_ERROR_CODE_OFFSET)
+#define ETH_RX_OVERRUN_ERROR                (1<<ETH_RX_ERROR_CODE_OFFSET)
+#define ETH_RX_MAX_FRAME_LEN_ERROR          (2<<ETH_RX_ERROR_CODE_OFFSET)
+#define ETH_RX_RESOURCE_ERROR               (3<<ETH_RX_ERROR_CODE_OFFSET)
+
+#define ETH_RX_L4_CHECKSUM_OFFSET           3
+#define ETH_RX_L4_CHECKSUM_MASK             (0xffff<<ETH_RX_L4_CHECKSUM_OFFSET)
+
+#define ETH_RX_VLAN_TAGGED_FRAME_BIT        19
+#define ETH_RX_VLAN_TAGGED_FRAME_MASK       (1<<ETH_RX_VLAN_TAGGED_FRAME_BIT)
+
+#define ETH_RX_BPDU_FRAME_BIT               20
+#define ETH_RX_BPDU_FRAME_MASK              (1<<ETH_RX_BPDU_FRAME_BIT)
+
+#define ETH_RX_L4_TYPE_OFFSET               21
+#define ETH_RX_L4_TYPE_MASK                 (3<<ETH_RX_L4_TYPE_OFFSET)
+#define ETH_RX_L4_TCP_TYPE                  (0<<ETH_RX_L4_TYPE_OFFSET)
+#define ETH_RX_L4_UDP_TYPE                  (1<<ETH_RX_L4_TYPE_OFFSET)
+#define ETH_RX_L4_OTHER_TYPE                (2<<ETH_RX_L4_TYPE_OFFSET)
+
+#define ETH_RX_NOT_LLC_SNAP_FORMAT_BIT      23
+#define ETH_RX_NOT_LLC_SNAP_FORMAT_MASK     (1<<ETH_RX_NOT_LLC_SNAP_FORMAT_BIT)
+
+#define ETH_RX_IP_FRAME_TYPE_BIT            24
+#define ETH_RX_IP_FRAME_TYPE_MASK           (1<<ETH_RX_IP_FRAME_TYPE_BIT)
+
+#define ETH_RX_IP_HEADER_OK_BIT             25
+#define ETH_RX_IP_HEADER_OK_MASK            (1<<ETH_RX_IP_HEADER_OK_BIT)
+
+#define ETH_RX_LAST_DESC_BIT                26
+#define ETH_RX_LAST_DESC_MASK               (1<<ETH_RX_LAST_DESC_BIT)
+
+#define ETH_RX_FIRST_DESC_BIT               27
+#define ETH_RX_FIRST_DESC_MASK              (1<<ETH_RX_FIRST_DESC_BIT)
+
+#define ETH_RX_UNKNOWN_DA_BIT               28
+#define ETH_RX_UNKNOWN_DA_MASK              (1<<ETH_RX_UNKNOWN_DA_BIT)
+
+#define ETH_RX_ENABLE_INTERRUPT_BIT         29
+#define ETH_RX_ENABLE_INTERRUPT_MASK        (1<<ETH_RX_ENABLE_INTERRUPT_BIT)
+
+#define ETH_RX_L4_CHECKSUM_OK_BIT           30
+#define ETH_RX_L4_CHECKSUM_OK_MASK          (1<<ETH_RX_L4_CHECKSUM_OK_BIT)
+
+/* Rx descriptor bufSize field */
+#define ETH_RX_IP_FRAGMENTED_FRAME_BIT      2
+#define ETH_RX_IP_FRAGMENTED_FRAME_MASK     (1<<ETH_RX_IP_FRAGMENTED_FRAME_BIT)
+
+#define ETH_RX_BUFFER_MASK                  0xFFF8
+
+
+/* Ethernet Cause Register BITs */
+#define ETH_CAUSE_RX_READY_SUM_BIT          0
+#define ETH_CAUSE_EXTEND_BIT                1
+
+#define ETH_CAUSE_RX_READY_OFFSET           2
+#define ETH_CAUSE_RX_READY_BIT(queue)       (ETH_CAUSE_RX_READY_OFFSET + (queue))
+#define ETH_CAUSE_RX_READY_MASK(queue)      (1 << (ETH_CAUSE_RX_READY_BIT(queue))) 
+
+#define ETH_CAUSE_RX_ERROR_SUM_BIT          10
+#define ETH_CAUSE_RX_ERROR_OFFSET           11
+#define ETH_CAUSE_RX_ERROR_BIT(queue)       (ETH_CAUSE_RX_ERROR_OFFSET + (queue))
+#define ETH_CAUSE_RX_ERROR_MASK(queue)      (1 << (ETH_CAUSE_RX_ERROR_BIT(queue))) 
+
+#define ETH_CAUSE_TX_END_BIT                19
+#define ETH_CAUSE_SUM_BIT                   31
+
+/* Ethernet Cause Extended Register BITs */
+#define ETH_CAUSE_TX_BUF_OFFSET             0
+#define ETH_CAUSE_TX_BUF_BIT(queue)         (ETH_CAUSE_TX_BUF_OFFSET + (queue))
+#define ETH_CAUSE_TX_BUF_MASK(queue)        (1 << (ETH_CAUSE_TX_BUF_BIT(queue)))
+         
+#define ETH_CAUSE_TX_ERROR_OFFSET           8
+#define ETH_CAUSE_TX_ERROR_BIT(queue)       (ETH_CAUSE_TX_ERROR_OFFSET + (queue))
+#define ETH_CAUSE_TX_ERROR_MASK(queue)      (1 << (ETH_CAUSE_TX_ERROR_BIT(queue)))
+
+#define ETH_CAUSE_PHY_STATUS_CHANGE_BIT     16
+#define ETH_CAUSE_RX_OVERRUN_BIT            18          
+#define ETH_CAUSE_TX_UNDERRUN_BIT           19
+#define ETH_CAUSE_LINK_STATE_CHANGE_BIT     20
+#define ETH_CAUSE_INTERNAL_ADDR_ERR_BIT     23
+#define ETH_CAUSE_EXTEND_SUM_BIT            31
+
+/* Marvell Header Register */
+/* Marvell Header register bits */
+#define ETH_MVHDR_EN_BIT                    0
+#define ETH_MVHDR_EN_MASK                   (1 << ETH_MVHDR_EN_BIT)
+
+#define ETH_MVHDR_DAPREFIX_BIT              1
+#define ETH_MVHDR_DAPREFIX_MASK             (0x3 << ETH_MVHDR_DAPREFIX_BIT)
+#define ETH_MVHDR_DAPREFIX_PRI_1_2          (0x1 << ETH_MVHDR_DAPREFIX_BIT)
+#define ETH_MVHDR_DAPREFIX_DBNUM_PRI        (0x2 << ETH_MVHDR_DAPREFIX_BIT)
+#define ETH_MVHDR_DAPREFIX_SPID_PRI         (0x3 << ETH_MVHDR_DAPREFIX_BIT)
+
+#define ETH_MVHDR_MHMASK_BIT                8
+#define ETH_MVHDR_MHMASK_MASK               (0x3 << ETH_MVHDR_MHMASK_BIT)
+#define ETH_MVHDR_MHMASK_8_QUEUE            (0x0 << ETH_MVHDR_MHMASK_BIT)
+#define ETH_MVHDR_MHMASK_4_QUEUE            (0x1 << ETH_MVHDR_MHMASK_BIT)
+#define ETH_MVHDR_MHMASK_2_QUEUE            (0x3 << ETH_MVHDR_MHMASK_BIT)
+
+
+/* Relevant for 6183 ONLY */
+#define ETH_UNIT_PORTS_PADS_CALIB_0_REG     (MV_ETH_REG_BASE(0) + 0x0A0)
+#define ETH_UNIT_PORTS_PADS_CALIB_1_REG     (MV_ETH_REG_BASE(0) + 0x0A4)
+#define ETH_UNIT_PORTS_PADS_CALIB_2_REG     (MV_ETH_REG_BASE(0) + 0x0A8)
+/* Ethernet Unit Ports Pads Calibration_REG (ETH_UNIT_PORTS_PADS_CALIB_x_REG)  */
+#define ETH_ETHERNET_PAD_CLIB_DRVN_OFFS		0
+#define ETH_ETHERNET_PAD_CLIB_DRVN_MASK		(0x1F << ETH_ETHERNET_PAD_CLIB_DRVN_OFFS)
+
+#define ETH_ETHERNET_PAD_CLIB_DRVP_OFFS         5                      
+#define ETH_ETHERNET_PAD_CLIB_DRVP_MASK         (0x1F << ETH_ETHERNET_PAD_CLIB_DRVP_OFFS)
+ 
+#define ETH_ETHERNET_PAD_CLIB_TUNEEN_OFFS       16                      
+#define ETH_ETHERNET_PAD_CLIB_TUNEEN_MASK       (0x1 << ETH_ETHERNET_PAD_CLIB_TUNEEN_OFFS) 
+
+#define ETH_ETHERNET_PAD_CLIB_LOCKN_OFFS        17                   
+#define ETH_ETHERNET_PAD_CLIB_LOCKN_MASK        (0x1F << ETH_ETHERNET_PAD_CLIB_LOCKN_OFFS) 
+
+#define ETH_ETHERNET_PAD_CLIB_OFFST_OFFS        24                   
+#define ETH_ETHERNET_PAD_CLIB_OFFST_MASK        (0x1F << ETH_ETHERNET_PAD_CLIB_OFFST_OFFS) 
+
+#define ETH_ETHERNET_PAD_CLIB_WR_EN_OFFS        31                   
+#define ETH_ETHERNET_PAD_CLIB_WR_EN_MASK        (0x1  << ETH_ETHERNET_PAD_CLIB_WR_EN_OFFS) 
+
+
+#ifdef __cplusplus
+}
+#endif /* __cplusplus */
+
+#endif /* __INCmvEthRegsh */
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/eth/mvCompVer.txt b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/eth/mvCompVer.txt
new file mode 100644
index 0000000..38a9264
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/eth/mvCompVer.txt
@@ -0,0 +1,4 @@
+Global HAL Version: FEROCEON_HAL_3_1_7

+Unit HAL Version: 3.1.4

+Description: This component includes an implementation of the unit HAL drivers

+

diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/eth/mvEth.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/eth/mvEth.h
new file mode 100644
index 0000000..c42ed1a
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/eth/mvEth.h
@@ -0,0 +1,356 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+/*******************************************************************************
+* mvEth.h - Header File for : Ethernet Controller 
+*
+* DESCRIPTION:
+*       This header file contains macros typedefs and function declaration for
+*       Marvell Gigabit Ethernet Controllers.
+*
+* DEPENDENCIES:
+*       None.
+*
+*******************************************************************************/
+
+#ifndef __mvEth_h__
+#define __mvEth_h__
+
+/* includes */
+#include "mvTypes.h"
+#include "mv802_3.h"
+#include "ctrlEnv/mvCtrlEnvLib.h"
+#include "ctrlEnv/mvCtrlEnvAddrDec.h"
+#include "eth/gbe/mvEthRegs.h"
+#include "mvSysHwConfig.h"
+
+/* defines  */
+
+#define MV_ETH_EXTRA_FRAGS_NUM      2
+
+
+typedef enum
+{
+    MV_ETH_SPEED_AN,
+    MV_ETH_SPEED_10,
+    MV_ETH_SPEED_100,
+    MV_ETH_SPEED_1000
+    
+} MV_ETH_PORT_SPEED;
+
+typedef enum
+{
+    MV_ETH_DUPLEX_AN,
+    MV_ETH_DUPLEX_HALF,
+    MV_ETH_DUPLEX_FULL
+    
+} MV_ETH_PORT_DUPLEX;
+
+typedef enum
+{
+    MV_ETH_FC_AN_ADV_DIS,
+    MV_ETH_FC_AN_ADV_SYM,
+    MV_ETH_FC_DISABLE,
+    MV_ETH_FC_ENABLE
+
+} MV_ETH_PORT_FC;
+
+typedef enum
+{
+    MV_ETH_PRIO_FIXED = 0,  /* Fixed priority mode */
+    MV_ETH_PRIO_WRR   = 1   /* Weighted round robin priority mode */    
+} MV_ETH_PRIO_MODE;
+
+/* Ethernet port specific infomation */
+typedef struct
+{
+    int     maxRxPktSize;
+    int     rxDefQ;
+    int     rxBpduQ;
+    int     rxArpQ;
+    int     rxTcpQ;
+    int     rxUdpQ;
+    int     ejpMode;
+} MV_ETH_PORT_CFG;
+
+typedef struct
+{
+    int     descrNum;
+} MV_ETH_RX_Q_CFG;
+
+typedef struct
+{
+    int         descrNum;
+    MV_ETH_PRIO_MODE    prioMode;
+    int         quota;
+} MV_ETH_TX_Q_CFG;
+
+typedef struct
+{
+    int     maxRxPktSize;
+    int     rxDefQ;
+    int     txDescrNum[MV_ETH_TX_Q_NUM];
+    int     rxDescrNum[MV_ETH_RX_Q_NUM];
+    void    *osHandle;
+} MV_ETH_PORT_INIT;
+
+typedef struct
+{
+    MV_BOOL             isLinkUp;
+    MV_ETH_PORT_SPEED   speed;
+    MV_ETH_PORT_DUPLEX  duplex;
+    MV_ETH_PORT_FC      flowControl;
+
+} MV_ETH_PORT_STATUS;
+
+typedef enum
+{
+	MV_ETH_DISABLE_HEADER_MODE = 0, 
+	MV_ETH_ENABLE_HEADER_MODE_PRI_2_1 = 1, 
+	MV_ETH_ENABLE_HEADER_MODE_PRI_DBNUM = 2, 
+	MV_ETH_ENABLE_HEADER_MODE_PRI_SPID = 3
+} MV_ETH_HEADER_MODE;
+
+
+/* ethernet.h API list */
+void        mvEthHalInit(void);
+void        mvEthMemAttrGet(MV_BOOL* pIsSram, MV_BOOL* pIsSwCoher);
+
+/* Port Initalization routines */
+void*       mvEthPortInit (int port, MV_ETH_PORT_INIT *pPortInit);
+void        ethResetTxDescRing(void* pPortHndl, int queue);
+void        ethResetRxDescRing(void* pPortHndl, int queue);
+
+void*       mvEthPortHndlGet(int port);
+
+void        mvEthPortFinish(void* pEthPortHndl);
+MV_STATUS   mvEthPortDown(void* pEthPortHndl);
+MV_STATUS   mvEthPortDisable(void* pEthPortHndl);
+MV_STATUS   mvEthPortUp(void* pEthPortHndl);
+MV_STATUS   mvEthPortEnable(void* pEthPortHndl);
+
+/* Port data flow routines */
+MV_PKT_INFO *mvEthPortForceTxDone(void* pEthPortHndl, int txQueue);
+MV_PKT_INFO *mvEthPortForceRx(void* pEthPortHndl, int rxQueue);
+
+/* Port Configuration routines */
+MV_STATUS   mvEthDefaultsSet(void* pEthPortHndl);
+MV_STATUS   mvEthMaxRxSizeSet(void* pPortHndl, int maxRxSize);
+
+/* Port RX MAC Filtering control routines */
+MV_U8       mvEthMcastCrc8Get(MV_U8* pAddr);
+MV_STATUS   mvEthRxFilterModeSet(void* pPortHndl, MV_BOOL isPromisc);
+MV_STATUS   mvEthMacAddrSet(void* pPortHandle, MV_U8* pMacAddr, int queue);
+MV_STATUS   mvEthMcastAddrSet(void* pPortHandle, MV_U8 *pAddr, int queue);
+
+/* MIB Counters APIs */
+MV_U32      mvEthMibCounterRead(void* pPortHndl, unsigned int mibOffset, 
+                               MV_U32* pHigh32);
+void        mvEthMibCountersClear(void* pPortHandle);
+
+/* TX Scheduling configuration routines */
+MV_STATUS   mvEthTxQueueConfig(void* pPortHandle, int txQueue,                          
+                               MV_ETH_PRIO_MODE txPrioMode, int txQuota);
+
+/* RX Dispatching configuration routines */
+MV_STATUS   mvEthBpduRxQueue(void* pPortHandle, int bpduQueue);
+MV_STATUS   mvEthVlanPrioRxQueue(void* pPortHandle, int vlanPrio, int vlanPrioQueue);
+MV_STATUS   mvEthTosToRxqSet(void* pPortHandle, int tos, int rxq);
+int         mvEthTosToRxqGet(void* pPortHandle, int tos);
+
+/* Speed, Duplex, FlowControl routines */
+MV_STATUS   mvEthSpeedDuplexSet(void* pPortHandle, MV_ETH_PORT_SPEED speed, 
+                                                   MV_ETH_PORT_DUPLEX duplex);
+
+MV_STATUS   mvEthFlowCtrlSet(void* pPortHandle, MV_ETH_PORT_FC flowControl);
+
+#if (MV_ETH_VERSION >= 4)
+MV_STATUS   mvEthEjpModeSet(void* pPortHandle, int mode);
+#endif /* (MV_ETH_VERSION >= 4) */
+
+void        mvEthStatusGet(void* pPortHandle, MV_ETH_PORT_STATUS* pStatus);
+
+/* Marvell Header control               */
+MV_STATUS   mvEthHeaderModeSet(void* pPortHandle, MV_ETH_HEADER_MODE headerMode);
+
+/* PHY routines */
+void       mvEthPhyAddrSet(void* pPortHandle, int phyAddr);
+int        mvEthPhyAddrGet(void* pPortHandle);
+
+/* Power management routines */
+void        mvEthPortPowerDown(int port);
+void        mvEthPortPowerUp(int port);
+
+/******************** ETH PRIVATE ************************/
+
+/*#define UNCACHED_TX_BUFFERS*/
+/*#define UNCACHED_RX_BUFFERS*/
+
+
+/* Port attributes */
+/* Size of a Tx/Rx descriptor used in chain list data structure */
+#define ETH_RX_DESC_ALIGNED_SIZE        32
+#define ETH_TX_DESC_ALIGNED_SIZE        32
+
+#define TX_DISABLE_TIMEOUT_MSEC     1000
+#define RX_DISABLE_TIMEOUT_MSEC     1000
+#define TX_FIFO_EMPTY_TIMEOUT_MSEC  10000
+#define PORT_DISABLE_WAIT_TCLOCKS   5000
+
+/* Macros that save access to desc in order to find next desc pointer  */
+#define RX_NEXT_DESC_PTR(pRxDescr, pQueueCtrl)                              \
+        ((pRxDescr) == (pQueueCtrl)->pLastDescr) ?                          \
+               (ETH_RX_DESC*)((pQueueCtrl)->pFirstDescr) :                  \
+               (ETH_RX_DESC*)(((MV_ULONG)(pRxDescr)) + ETH_RX_DESC_ALIGNED_SIZE)
+
+#define TX_NEXT_DESC_PTR(pTxDescr, pQueueCtrl)                              \
+        ((pTxDescr) == (pQueueCtrl)->pLastDescr) ?                          \
+               (ETH_TX_DESC*)((pQueueCtrl)->pFirstDescr) :                  \
+               (ETH_TX_DESC*)(((MV_ULONG)(pTxDescr)) + ETH_TX_DESC_ALIGNED_SIZE)
+
+#define RX_PREV_DESC_PTR(pRxDescr, pQueueCtrl)                              \
+        ((pRxDescr) == (pQueueCtrl)->pFirstDescr) ?                          \
+               (ETH_RX_DESC*)((pQueueCtrl)->pLastDescr) :                  \
+               (ETH_RX_DESC*)(((MV_ULONG)(pRxDescr)) - ETH_RX_DESC_ALIGNED_SIZE)
+
+#define TX_PREV_DESC_PTR(pTxDescr, pQueueCtrl)                              \
+        ((pTxDescr) == (pQueueCtrl)->pFirstDescr) ?                          \
+               (ETH_TX_DESC*)((pQueueCtrl)->pLastDescr) :                  \
+               (ETH_TX_DESC*)(((MV_ULONG)(pTxDescr)) - ETH_TX_DESC_ALIGNED_SIZE)
+
+
+/* Queue specific information */
+typedef struct 
+{
+    void*       pFirstDescr;
+    void*       pLastDescr;
+    void*       pCurrentDescr;
+    void*       pUsedDescr;
+    int         resource;
+    MV_BUF_INFO descBuf;
+} ETH_QUEUE_CTRL;
+
+
+/* Ethernet port specific infomation */
+typedef struct _ethPortCtrl
+{
+    int             portNo;
+    ETH_QUEUE_CTRL  rxQueue[MV_ETH_RX_Q_NUM]; /* Rx ring resource  */
+    ETH_QUEUE_CTRL  txQueue[MV_ETH_TX_Q_NUM]; /* Tx ring resource  */
+
+    MV_ETH_PORT_CFG portConfig;
+    MV_ETH_RX_Q_CFG rxQueueConfig[MV_ETH_RX_Q_NUM];
+    MV_ETH_TX_Q_CFG txQueueConfig[MV_ETH_TX_Q_NUM];
+
+    /* Register images - For DP */
+    MV_U32          portTxQueueCmdReg;   /* Port active Tx queues summary    */
+    MV_U32          portRxQueueCmdReg;   /* Port active Rx queues summary    */
+
+    MV_STATE        portState;
+
+    MV_U8           mcastCount[256];
+    MV_U32*         hashPtr;
+    void 	    *osHandle;
+} ETH_PORT_CTRL; 
+
+/************** MACROs ****************/
+
+/* MACROs to Flush / Invalidate TX / RX Buffers */
+#if (ETHER_DRAM_COHER == MV_CACHE_COHER_SW) && !defined(UNCACHED_TX_BUFFERS)
+#   define ETH_PACKET_CACHE_FLUSH(pAddr, size)                                  \
+        mvOsCacheClear(NULL, (pAddr), (size));                                  \
+        /*CPU_PIPE_FLUSH;*/
+#else
+#   define ETH_PACKET_CACHE_FLUSH(pAddr, size)                                  \
+        mvOsIoVirtToPhy(NULL, (pAddr));
+#endif /* ETHER_DRAM_COHER == MV_CACHE_COHER_SW */
+
+#if ( (ETHER_DRAM_COHER == MV_CACHE_COHER_SW) && !defined(UNCACHED_RX_BUFFERS) )
+#   define ETH_PACKET_CACHE_INVALIDATE(pAddr, size)                             \
+        mvOsCacheInvalidate (NULL, (pAddr), (size));                            \
+        /*CPU_PIPE_FLUSH;*/
+#else
+#   define ETH_PACKET_CACHE_INVALIDATE(pAddr, size)    
+#endif /* ETHER_DRAM_COHER == MV_CACHE_COHER_SW && !UNCACHED_RX_BUFFERS */
+
+#ifdef ETH_DESCR_UNCACHED
+
+#define ETH_DESCR_FLUSH_INV(pPortCtrl, pDescr)
+#define ETH_DESCR_INV(pPortCtrl, pDescr)
+
+#else
+
+#define ETH_DESCR_FLUSH_INV(pPortCtrl, pDescr)      \
+        mvOsCacheLineFlushInv(pPortCtrl->osHandle, (MV_ULONG)(pDescr))
+
+#define ETH_DESCR_INV(pPortCtrl, pDescr)            \
+        mvOsCacheLineInv(pPortCtrl->osHandle, (MV_ULONG)(pDescr))
+
+#endif /* ETH_DESCR_UNCACHED */
+
+#include "eth/gbe/mvEthGbe.h"
+
+#endif /* __mvEth_h__ */
+
+
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/gpp/mvCompVer.txt b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/gpp/mvCompVer.txt
new file mode 100644
index 0000000..38a9264
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/gpp/mvCompVer.txt
@@ -0,0 +1,4 @@
+Global HAL Version: FEROCEON_HAL_3_1_7

+Unit HAL Version: 3.1.4

+Description: This component includes an implementation of the unit HAL drivers

+

diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/gpp/mvGpp.c b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/gpp/mvGpp.c
new file mode 100644
index 0000000..889d4d9
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/gpp/mvGpp.c
@@ -0,0 +1,362 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+#include "gpp/mvGpp.h"
+#include "ctrlEnv/mvCtrlEnvLib.h"
+/* defines  */       
+#ifdef MV_DEBUG         
+	#define DB(x)	x
+#else                
+	#define DB(x)    
+#endif	             
+
+static MV_VOID gppRegSet(MV_U32 group, MV_U32 regOffs,MV_U32 mask,MV_U32 value);
+
+/*******************************************************************************
+* mvGppTypeSet - Enable a GPP (OUT) pin
+*
+* DESCRIPTION:
+*
+* INPUT:
+*       group - GPP group number
+*       mask  - 32bit mask value. Each set bit in the mask means that the type
+*               of corresponding GPP will be set. Other GPPs are ignored.
+*       value - 32bit value that describes GPP type per pin.
+*
+* OUTPUT:
+*       None.
+*
+* EXAMPLE:
+*       Set GPP8 to input and GPP15 to output.
+*       mvGppTypeSet(0, (GPP8 | GPP15), 
+*                    ((MV_GPP_IN & GPP8) | (MV_GPP_OUT & GPP15)) );
+*
+* RETURN:
+*       None.
+*
+*******************************************************************************/
+MV_STATUS mvGppTypeSet(MV_U32 group, MV_U32 mask, MV_U32 value)
+{
+	if (group >= MV_GPP_MAX_GROUP)
+	{
+		DB(mvOsPrintf("mvGppTypeSet: ERR. invalid group number \n"));
+		return MV_BAD_PARAM;
+	}
+
+	gppRegSet(group, GPP_DATA_OUT_EN_REG(group), mask, value);
+
+    /* Workaround for Erratum FE-MISC-70*/
+    if(mvCtrlRevGet()==MV_88F6XXX_A0_REV && (group == 1))
+    {
+        mask &= 0x2;
+        gppRegSet(0, GPP_DATA_OUT_EN_REG(0), mask, value);
+    } /*End of WA*/
+
+	return MV_OK;
+
+}
+
+/*******************************************************************************
+* mvGppBlinkEn - Set a GPP (IN) Pin list to blink every ~100ms
+*
+* DESCRIPTION:
+*
+* INPUT:
+*       group - GPP group number
+*       mask  - 32bit mask value. Each set bit in the mask means that the type
+*               of corresponding GPP will be set. Other GPPs are ignored.
+*       value - 32bit value that describes GPP blink per pin.
+*
+* OUTPUT:
+*       None.
+*
+* EXAMPLE:
+*       Set GPP8 to be static and GPP15 to be blinking.
+*       mvGppBlinkEn(0, (GPP8 | GPP15), 
+*                    ((MV_GPP_OUT_STATIC & GPP8) | (MV_GPP_OUT_BLINK & GPP15)) );
+*
+* RETURN:
+*       None.
+*
+*******************************************************************************/
+MV_STATUS mvGppBlinkEn(MV_U32 group, MV_U32 mask, MV_U32 value)
+{
+	if (group >= MV_GPP_MAX_GROUP)
+	{
+		DB(mvOsPrintf("mvGppBlinkEn: ERR. invalid group number \n"));
+		return MV_BAD_PARAM;
+	}
+
+	gppRegSet(group, GPP_BLINK_EN_REG(group), mask, value);
+
+	return MV_OK;
+
+}
+/*******************************************************************************
+* mvGppPolaritySet - Set a GPP (IN) Pin list Polarity mode
+*
+* DESCRIPTION:
+*
+* INPUT:
+*       group - GPP group number
+*       mask  - 32bit mask value. Each set bit in the mask means that the type
+*               of corresponding GPP will be set. Other GPPs are ignored.
+*       value - 32bit value that describes GPP polarity per pin.
+*
+* OUTPUT:
+*       None.
+*
+* EXAMPLE:
+*       Set GPP8 to the actual pin value and GPP15 to be inverted.
+*       mvGppPolaritySet(0, (GPP8 | GPP15), 
+*                    ((MV_GPP_IN_ORIGIN & GPP8) | (MV_GPP_IN_INVERT & GPP15)) );
+*
+* RETURN:
+*       None.
+*
+*******************************************************************************/
+MV_STATUS mvGppPolaritySet(MV_U32 group, MV_U32 mask, MV_U32 value)
+{
+	if (group >= MV_GPP_MAX_GROUP)
+	{
+		DB(mvOsPrintf("mvGppPolaritySet: ERR. invalid group number \n"));
+		return MV_BAD_PARAM;
+	}
+
+	gppRegSet(group, GPP_DATA_IN_POL_REG(group), mask, value);
+
+	return MV_OK;
+
+}
+
+/*******************************************************************************
+* mvGppPolarityGet - Get a value of relevant bits from GPP Polarity register.
+*
+* DESCRIPTION:
+*
+* INPUT:
+*       group - GPP group number
+*       mask  - 32bit mask value. Each set bit in the mask means that the 
+*               returned value is valid for it.
+*
+* OUTPUT:
+*       None.
+*
+* EXAMPLE:
+*       Get GPP8 and GPP15 value.
+*       mvGppPolarityGet(0, (GPP8 | GPP15));
+*
+* RETURN:
+*       32bit value that describes GPP polatity mode per pin.
+*
+*******************************************************************************/
+MV_U32  mvGppPolarityGet(MV_U32 group, MV_U32 mask)
+{
+    MV_U32  regVal;
+
+  	if (group >= MV_GPP_MAX_GROUP)
+	{
+		DB(mvOsPrintf("mvGppActiveSet: Error invalid group number \n"));
+		return MV_ERROR;
+	}
+    regVal = MV_REG_READ(GPP_DATA_IN_POL_REG(group));
+    
+    return (regVal & mask);
+}
+
+/*******************************************************************************
+* mvGppValueGet - Get a GPP Pin list value.
+*
+* DESCRIPTION:
+*       This function get GPP value.
+*
+* INPUT:
+*       group - GPP group number
+*       mask  - 32bit mask value. Each set bit in the mask means that the 
+*               returned value is valid for it.
+*
+* OUTPUT:
+*       None.
+*
+* EXAMPLE:
+*       Get GPP8 and GPP15 value.
+*       mvGppValueGet(0, (GPP8 | GPP15));
+*
+* RETURN:
+*       32bit value that describes GPP activity mode per pin.
+*
+*******************************************************************************/
+MV_U32 mvGppValueGet(MV_U32 group, MV_U32 mask)
+{
+	MV_U32 gppData;
+
+	gppData = MV_REG_READ(GPP_DATA_IN_REG(group));
+
+	gppData &= mask;
+
+	return gppData;
+
+}
+
+/*******************************************************************************
+* mvGppValueSet - Set a GPP Pin list value.
+*
+* DESCRIPTION:
+*       This function set value for given GPP pin list.
+*
+* INPUT:
+*       group - GPP group number
+*       mask  - 32bit mask value. Each set bit in the mask means that the 
+*               value of corresponding GPP will be set accordingly. Other GPP 
+*               are not affected.
+*       value - 32bit value that describes GPP value per pin.
+*
+* OUTPUT:
+*       None.
+*
+* EXAMPLE:
+*       Set GPP8 value of '0' and GPP15 value of '1'.
+*       mvGppActiveSet(0, (GPP8 | GPP15), ((0 & GPP8) | (GPP15)) );
+*
+* RETURN:
+*       None.
+*
+*******************************************************************************/
+MV_STATUS mvGppValueSet (MV_U32 group, MV_U32 mask, MV_U32 value)
+{
+	MV_U32 outEnable, tmp;
+	MV_U32 i;
+
+	if (group >= MV_GPP_MAX_GROUP)
+	{
+		DB(mvOsPrintf("mvGppValueSet: Error invalid group number \n"));
+		return MV_BAD_PARAM;
+	}
+
+	/* verify that the gpp pin is configured as output 		*/
+	/* Note that in the register out enabled -> bit = '0'. 	*/
+	outEnable = ~MV_REG_READ(GPP_DATA_OUT_EN_REG(group));
+
+    /* Workaround for Erratum FE-MISC-70*/
+    if(mvCtrlRevGet()==MV_88F6XXX_A0_REV && (group == 1))
+    {
+        tmp = ~MV_REG_READ(GPP_DATA_OUT_EN_REG(0));
+        outEnable &= 0xfffffffd;
+        outEnable |= (tmp & 0x2);
+    } /*End of WA*/
+
+	for (i = 0 ; i < 32 ;i++)
+	{
+		if (((mask & (1 << i)) & (outEnable & (1 << i))) != (mask & (1 << i)))
+		{
+			mvOsPrintf("mvGppValueSet: Err. An attempt to set output "\
+					   "value to GPP %d in input mode.\n", i);
+			return MV_ERROR;
+		}
+	}
+
+	gppRegSet(group, GPP_DATA_OUT_REG(group), mask, value);
+
+	return MV_OK;
+
+}
+/*******************************************************************************
+* gppRegSet - Set a specific GPP pin on a specific GPP register
+*
+* DESCRIPTION:
+*       This function set a specific GPP pin on a specific GPP register
+*
+* INPUT:
+*		regOffs - GPP Register offset 
+*       group - GPP group number
+*       mask  - 32bit mask value. Each set bit in the mask means that the 
+*               value of corresponding GPP will be set accordingly. Other GPP 
+*               are not affected.
+*       value - 32bit value that describes GPP value per pin.
+*
+* OUTPUT:
+*       None.
+*
+* EXAMPLE:
+*       Set GPP8 value of '0' and GPP15 value of '1'.
+*       mvGppActiveSet(0, (GPP8 | GPP15), ((0 & GPP8) | (1 & GPP15)) );
+*
+* RETURN:
+*       None.
+*
+*******************************************************************************/
+static MV_VOID gppRegSet (MV_U32 group, MV_U32 regOffs,MV_U32 mask,MV_U32 value)
+{
+	MV_U32 gppData;
+
+	gppData = MV_REG_READ(regOffs);
+
+	gppData &= ~mask;
+
+	gppData |= (value & mask);
+
+	MV_REG_WRITE(regOffs, gppData);
+}
+
+
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/gpp/mvGpp.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/gpp/mvGpp.h
new file mode 100644
index 0000000..526d324
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/gpp/mvGpp.h
@@ -0,0 +1,118 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+#ifndef __INCmvGppH
+#define __INCmvGppH
+
+#include "mvCommon.h"
+#include "mvOs.h"
+#include "ctrlEnv/mvCtrlEnvSpec.h"
+#include "gpp/mvGppRegs.h"
+
+/* These macros describes the GPP type. Each of the GPPs pins can        	*/
+/* be assigned to act as a general purpose input or output pin.             */
+#define	MV_GPP_IN	0xFFFFFFFF      			/* GPP input   */
+#define MV_GPP_OUT  0    						/* GPP output  */
+
+
+/* These macros describes the GPP Out Enable. */
+#define	MV_GPP_OUT_DIS	0xFFFFFFFF         	/* Out pin disabled*/
+#define MV_GPP_OUT_EN   0    			 	/* Out pin enabled*/
+
+/* These macros describes the GPP Out Blinking. */
+/* When set and the corresponding bit in GPIO Data Out Enable Control 		*/
+/* Register is enabled, the GPIO pin blinks every ~100 ms (a period of		*/
+/* 2^24 TCLK clocks).														*/
+#define	MV_GPP_OUT_BLINK	0xFFFFFFFF         	/* Out pin blinking*/
+#define MV_GPP_OUT_STATIC   0    			 	/* Out pin static*/
+
+
+/* These macros describes the GPP Polarity. */
+/* When set to 1 GPIO Data In Register reflects the inverted value of the	*/
+/* corresponding pin.														*/
+
+#define	MV_GPP_IN_INVERT	0xFFFFFFFF         	/* Inverted value is got*/
+#define MV_GPP_IN_ORIGIN    0    			 	/* original value is got*/
+
+/* mvGppTypeSet - Set PP pin mode (IN or OUT) */
+MV_STATUS mvGppTypeSet(MV_U32 group, MV_U32 mask, MV_U32 value);
+
+/* mvGppBlinkEn - Set a GPP (IN) Pin list to blink every ~100ms */
+MV_STATUS mvGppBlinkEn(MV_U32 group, MV_U32 mask, MV_U32 value);
+
+/* mvGppPolaritySet - Set a GPP (IN) Pin list Polarity mode. */
+MV_STATUS mvGppPolaritySet(MV_U32 group, MV_U32 mask, MV_U32 value);
+
+/* mvGppPolarityGet - Get the Polarity of a GPP Pin */
+MV_U32  mvGppPolarityGet(MV_U32 group, MV_U32 mask);
+
+/* mvGppValueGet - Get a GPP Pin list value.*/
+MV_U32 mvGppValueGet(MV_U32 group, MV_U32 mask);
+
+
+/* mvGppValueSet - Set a GPP Pin list value. */
+MV_STATUS mvGppValueSet (MV_U32 group, MV_U32 mask, MV_U32 value);
+
+#endif /* #ifndef __INCmvGppH */ 
+
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/gpp/mvGppRegs.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/gpp/mvGppRegs.h
new file mode 100644
index 0000000..b6fec34
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/gpp/mvGppRegs.h
@@ -0,0 +1,116 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+#ifndef __INCmvGppRegsH
+#define __INCmvGppRegsH
+
+#define    MV_GPP0  BIT0
+#define    MV_GPP1  BIT1
+#define    MV_GPP2  BIT2
+#define    MV_GPP3  BIT3
+#define    MV_GPP4  BIT4
+#define    MV_GPP5  BIT5
+#define    MV_GPP6  BIT6
+#define    MV_GPP7  BIT7
+#define    MV_GPP8  BIT8
+#define    MV_GPP9  BIT9
+#define    MV_GPP10 BIT10
+#define    MV_GPP11 BIT11
+#define    MV_GPP12 BIT12
+#define    MV_GPP13 BIT13
+#define    MV_GPP14 BIT14
+#define    MV_GPP15 BIT15
+#define    MV_GPP16 BIT16
+#define    MV_GPP17 BIT17
+#define    MV_GPP18 BIT18
+#define    MV_GPP19 BIT19
+#define    MV_GPP20 BIT20
+#define    MV_GPP21 BIT21
+#define    MV_GPP22 BIT22
+#define    MV_GPP23 BIT23
+#define    MV_GPP24 BIT24
+#define    MV_GPP25 BIT25
+#define    MV_GPP26 BIT26
+#define    MV_GPP27 BIT27
+#define    MV_GPP28 BIT28
+#define    MV_GPP29 BIT29
+#define    MV_GPP30 BIT30
+#define    MV_GPP31 BIT31
+
+
+/* registers offsets */
+   
+#define GPP_DATA_OUT_REG(grp)			((grp == 0) ? 0x10100 : 0x10140)
+#define GPP_DATA_OUT_EN_REG(grp)		((grp == 0) ? 0x10104 : 0x10144)
+#define GPP_BLINK_EN_REG(grp)			((grp == 0) ? 0x10108 : 0x10148)
+#define GPP_DATA_IN_POL_REG(grp)		((grp == 0) ? 0x1010C : 0x1014c)
+#define GPP_DATA_IN_REG(grp)			((grp == 0) ? 0x10110 : 0x10150)
+#define GPP_INT_CAUSE_REG(grp)			((grp == 0) ? 0x10114 : 0x10154)
+#define GPP_INT_MASK_REG(grp)			((grp == 0) ? 0x10118 : 0x10158)
+#define GPP_INT_LVL_REG(grp)			((grp == 0) ? 0x1011c : 0x1015c)
+
+#define GPP_DATA_OUT_SET_REG			0x10120
+#define GPP_DATA_OUT_CLEAR_REG			0x10124
+
+#endif /* #ifndef __INCmvGppRegsH */
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/pci-if/mvCompVer.txt b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/pci-if/mvCompVer.txt
new file mode 100644
index 0000000..85bfa61
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/pci-if/mvCompVer.txt
@@ -0,0 +1,4 @@
+Global HAL Version: FEROCEON_HAL_3_1_7

+Unit HAL Version: 3.1.3

+Description: This component includes an implementation of the unit HAL drivers

+

diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/pci-if/mvPciIf.c b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/pci-if/mvPciIf.c
new file mode 100644
index 0000000..672d3e3
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/pci-if/mvPciIf.c
@@ -0,0 +1,669 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+#include "mvPciIf.h"
+#include "ctrlEnv/sys/mvSysPex.h"
+
+#if defined(MV_INCLUDE_PCI)
+#include "ctrlEnv/sys/mvSysPci.h"
+#endif
+
+
+/* defines  */       
+#ifdef MV_DEBUG         
+	#define DB(x)	x
+#else                
+	#define DB(x)    
+#endif	             
+					 
+
+/*******************************************************************************
+* mvPciInit - Initialize PCI interfaces
+*
+* DESCRIPTION:
+*
+* INPUT:
+*
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_OK if function success otherwise MV_ERROR or MV_BAD_PARAM
+*
+*******************************************************************************/
+
+
+MV_STATUS mvPciIfInit(MV_U32 pciIf, PCI_IF_MODE pciIfmode)
+{
+	PCI_IF_TYPE pciIfType = mvPciIfTypeGet(pciIf);
+
+	if (PCI_IF_TYPE_CONVEN_PCIX == pciIfType)
+	{
+		#if defined(MV_INCLUDE_PCI)
+		
+        MV_PCI_MOD pciMod;
+		
+        if (PCI_IF_MODE_HOST == pciIfmode)
+        {
+            pciMod = MV_PCI_MOD_HOST;
+        }
+        else if (PCI_IF_MODE_DEVICE == pciIfmode)
+        {
+            pciMod = MV_PCI_MOD_DEVICE;
+        }
+        else
+        {
+            mvOsPrintf("%s: ERROR!!! Bus %d mode %d neither host nor device!\n", 
+                        __FUNCTION__, pciIf, pciIfmode);
+            return MV_FAIL;
+        }
+        
+        return mvPciInit(pciIf - MV_PCI_START_IF, pciMod);
+		#else
+		return MV_OK;
+		#endif
+	}
+	else if (PCI_IF_TYPE_PEX == pciIfType)
+	{
+		#if defined(MV_INCLUDE_PEX)
+		
+        MV_PEX_TYPE pexType;
+		
+        if (PCI_IF_MODE_HOST == pciIfmode)
+        {
+            pexType = MV_PEX_ROOT_COMPLEX;
+        }
+        else if (PCI_IF_MODE_DEVICE == pciIfmode)
+        {
+            pexType = MV_PEX_END_POINT;
+        }
+        else
+        {
+            mvOsPrintf("%s: ERROR!!! Bus %d type %d neither root complex nor" \
+                       " end point\n", __FUNCTION__, pciIf, pciIfmode);
+            return MV_FAIL;
+        }
+		return mvPexInit(pciIf - MV_PEX_START_IF, pexType);
+
+		#else
+		return MV_OK;
+		#endif
+
+	}
+	else
+	{
+		mvOsPrintf("%s: ERROR!!! Invalid pciIf %d\n", __FUNCTION__, pciIf);
+	}
+
+	return MV_FAIL;
+
+}
+
+/* PCI configuration space read write */
+
+/*******************************************************************************
+* mvPciConfigRead - Read from configuration space
+*
+* DESCRIPTION:
+*       This function performs a 32 bit read from PCI configuration space.
+*       It supports both type 0 and type 1 of Configuration Transactions 
+*       (local and over bridge). In order to read from local bus segment, use 
+*       bus number retrieved from mvPciLocalBusNumGet(). Other bus numbers 
+*       will result configuration transaction of type 1 (over bridge).
+*
+* INPUT:
+*       pciIf   - PCI interface number.
+*       bus     - PCI segment bus number.
+*       dev     - PCI device number.
+*       func    - Function number.
+*       regOffs - Register offset.       
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       32bit register data, 0xffffffff on error
+*
+*******************************************************************************/
+MV_U32 mvPciIfConfigRead (MV_U32 pciIf, MV_U32 bus, MV_U32 dev, MV_U32 func, 
+                        MV_U32 regOff)
+{
+	PCI_IF_TYPE pciIfType = mvPciIfTypeGet(pciIf);
+
+	if (PCI_IF_TYPE_CONVEN_PCIX == pciIfType)
+	{
+		#if defined(MV_INCLUDE_PCI)
+		return mvPciConfigRead(pciIf - MV_PCI_START_IF,
+								bus,
+								dev, 
+                                func,
+								regOff);
+		#else
+		return 0xffffffff;
+		#endif
+	}
+	else if (PCI_IF_TYPE_PEX == pciIfType)
+	{
+		#if defined(MV_INCLUDE_PEX)
+		return mvPexConfigRead(pciIf - MV_PEX_START_IF,
+								bus,
+								dev, 
+                                func,
+								regOff);
+		#else
+		return 0xffffffff;
+		#endif
+
+	}
+	else
+	{
+		mvOsPrintf("%s: ERROR!!! Invalid pciIf %d\n", __FUNCTION__, pciIf);
+	}
+
+	return 0;
+
+}
+
+/*******************************************************************************
+* mvPciConfigWrite - Write to configuration space
+*
+* DESCRIPTION:
+*       This function performs a 32 bit write to PCI configuration space.
+*       It supports both type 0 and type 1 of Configuration Transactions 
+*       (local and over bridge). In order to write to local bus segment, use 
+*       bus number retrieved from mvPciLocalBusNumGet(). Other bus numbers 
+*       will result configuration transaction of type 1 (over bridge).
+*
+* INPUT:
+*       pciIf   - PCI interface number.
+*       bus     - PCI segment bus number.
+*       dev     - PCI device number.
+*       func    - Function number.
+*       regOffs - Register offset.       
+*       data    - 32bit data.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_BAD_PARAM for bad parameters ,MV_ERROR on error ! otherwise MV_OK
+*
+*******************************************************************************/
+MV_STATUS mvPciIfConfigWrite(MV_U32 pciIf, MV_U32 bus, MV_U32 dev, 
+                           MV_U32 func, MV_U32 regOff, MV_U32 data)
+{
+	PCI_IF_TYPE pciIfType = mvPciIfTypeGet(pciIf);
+
+	if (PCI_IF_TYPE_CONVEN_PCIX == pciIfType)
+	{
+		#if defined(MV_INCLUDE_PCI)
+		return mvPciConfigWrite(pciIf - MV_PCI_START_IF,
+								bus,
+								dev, 
+                                func,
+								regOff,
+								data);
+		#else
+		return MV_OK;
+		#endif
+	}
+	else if (PCI_IF_TYPE_PEX == pciIfType)
+	{
+		#if defined(MV_INCLUDE_PEX)
+		return mvPexConfigWrite(pciIf - MV_PEX_START_IF,
+								bus,
+								dev, 
+                                func,
+								regOff,
+								data);
+		#else
+		return MV_OK;
+		#endif
+
+	}
+	else
+	{
+		mvOsPrintf("%s: ERROR!!! Invalid pciIf %d\n", __FUNCTION__, pciIf);
+	}
+
+	return MV_FAIL;
+
+}
+
+/*******************************************************************************
+* mvPciMasterEnable - Enable/disale PCI interface master transactions.
+*
+* DESCRIPTION:
+*       This function performs read modified write to PCI command status 
+*       (offset 0x4) to set/reset bit 2. After this bit is set, the PCI 
+*       master is allowed to gain ownership on the bus, otherwise it is 
+*       incapable to do so.
+*
+* INPUT:
+*       pciIf  - PCI interface number.
+*       enable - Enable/disable parameter.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_BAD_PARAM for bad parameters ,MV_ERROR on error ! otherwise MV_OK
+*
+*******************************************************************************/
+MV_STATUS mvPciIfMasterEnable(MV_U32 pciIf, MV_BOOL enable)
+{
+
+	PCI_IF_TYPE pciIfType = mvPciIfTypeGet(pciIf);
+
+	if (PCI_IF_TYPE_CONVEN_PCIX == pciIfType)
+	{
+		#if defined(MV_INCLUDE_PCI)
+		return mvPciMasterEnable(pciIf - MV_PCI_START_IF,
+								enable);
+		#else
+		return MV_OK;
+		#endif
+	}
+	else if (PCI_IF_TYPE_PEX == pciIfType)
+	{
+		#if defined(MV_INCLUDE_PEX)
+		return mvPexMasterEnable(pciIf - MV_PEX_START_IF,
+								enable);
+		#else
+		return MV_OK;
+		#endif
+	}
+	else
+	{
+		mvOsPrintf("%s: ERROR!!! Invalid pciIf %d\n", __FUNCTION__, pciIf);
+	}
+
+	return MV_FAIL;
+
+}
+
+
+/*******************************************************************************
+* mvPciSlaveEnable - Enable/disale PCI interface slave transactions.
+*
+* DESCRIPTION:
+*       This function performs read modified write to PCI command status 
+*       (offset 0x4) to set/reset bit 0 and 1. After those bits are set, 
+*       the PCI slave is allowed to respond to PCI IO space access (bit 0) 
+*       and PCI memory space access (bit 1). 
+*
+* INPUT:
+*       pciIf  - PCI interface number.
+*       dev     - PCI device number.
+*       enable - Enable/disable parameter.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_BAD_PARAM for bad parameters ,MV_ERROR on error ! otherwise MV_OK
+*
+*******************************************************************************/
+MV_STATUS mvPciIfSlaveEnable(MV_U32 pciIf,MV_U32 bus, MV_U32 dev, MV_BOOL enable)
+{
+
+	PCI_IF_TYPE pciIfType = mvPciIfTypeGet(pciIf);
+
+	if (PCI_IF_TYPE_CONVEN_PCIX == pciIfType)
+	{
+		#if defined(MV_INCLUDE_PCI)
+		return mvPciSlaveEnable(pciIf - MV_PCI_START_IF,bus,dev,
+								enable);
+		#else
+		return MV_OK;
+		#endif
+	}
+	else if (PCI_IF_TYPE_PEX == pciIfType)
+	{
+		#if defined(MV_INCLUDE_PEX)
+		return mvPexSlaveEnable(pciIf - MV_PEX_START_IF,bus,dev,
+								enable);
+		#else
+		return MV_OK;
+		#endif
+	}
+	else
+	{
+		mvOsPrintf("%s: ERROR!!! Invalid pciIf %d\n", __FUNCTION__, pciIf);
+	}
+
+	return MV_FAIL;
+
+}
+
+/*******************************************************************************
+* mvPciLocalBusNumSet - Set PCI interface local bus number.
+*
+* DESCRIPTION:
+*       This function sets given PCI interface its local bus number.
+*       Note: In case the PCI interface is PCI-X, the information is read-only.
+*
+* INPUT:
+*       pciIf  - PCI interface number.
+*       busNum - Bus number.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_NOT_ALLOWED in case PCI interface is PCI-X. 
+*		MV_BAD_PARAM on bad parameters ,
+*       otherwise MV_OK
+*
+*******************************************************************************/
+MV_STATUS mvPciIfLocalBusNumSet(MV_U32 pciIf, MV_U32 busNum)
+{
+	PCI_IF_TYPE pciIfType = mvPciIfTypeGet(pciIf);
+
+	if (PCI_IF_TYPE_CONVEN_PCIX == pciIfType)
+	{
+		#if defined(MV_INCLUDE_PCI)
+		return mvPciLocalBusNumSet(pciIf - MV_PCI_START_IF,
+								busNum);	
+		#else
+		return MV_OK;
+		#endif
+    }
+    else if (PCI_IF_TYPE_PEX == pciIfType)
+	{
+		#if defined(MV_INCLUDE_PEX)
+		return mvPexLocalBusNumSet(pciIf - MV_PEX_START_IF,
+								busNum);
+		#else
+		return MV_OK;
+		#endif
+	}
+	else
+	{
+		mvOsPrintf("%s: ERROR!!! Invalid pciIf %d\n", __FUNCTION__, pciIf);
+	}
+
+	return MV_FAIL;
+
+}
+
+/*******************************************************************************
+* mvPciLocalBusNumGet - Get PCI interface local bus number.
+*
+* DESCRIPTION:
+*       This function gets the local bus number of a given PCI interface.
+*
+* INPUT:
+*       pciIf  - PCI interface number.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       Local bus number.0xffffffff on Error
+*
+*******************************************************************************/
+MV_U32 mvPciIfLocalBusNumGet(MV_U32 pciIf)
+{
+	PCI_IF_TYPE pciIfType = mvPciIfTypeGet(pciIf);
+
+	if (PCI_IF_TYPE_CONVEN_PCIX == pciIfType)
+	{
+		#if defined(MV_INCLUDE_PCI)
+		return mvPciLocalBusNumGet(pciIf - MV_PCI_START_IF);
+		#else
+		return 0xFFFFFFFF;
+		#endif
+	}
+	else if (PCI_IF_TYPE_PEX == pciIfType)
+	{
+		#if defined(MV_INCLUDE_PEX)
+		return mvPexLocalBusNumGet(pciIf - MV_PEX_START_IF);
+		#else
+		return 0xFFFFFFFF;
+		#endif
+
+	}
+	else
+	{
+		mvOsPrintf("%s: ERROR!!! Invalid pciIf %d\n",__FUNCTION__, pciIf);
+	}
+
+	return 0;
+
+}
+
+
+/*******************************************************************************
+* mvPciLocalDevNumSet - Set PCI interface local device number.
+*
+* DESCRIPTION:
+*       This function sets given PCI interface its local device number.
+*       Note: In case the PCI interface is PCI-X, the information is read-only.
+*
+* INPUT:
+*       pciIf  - PCI interface number.
+*       devNum - Device number.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_NOT_ALLOWED in case PCI interface is PCI-X. MV_BAD_PARAM on bad parameters ,
+*       otherwise MV_OK
+*
+*******************************************************************************/
+MV_STATUS mvPciIfLocalDevNumSet(MV_U32 pciIf, MV_U32 devNum)
+{
+	PCI_IF_TYPE pciIfType = mvPciIfTypeGet(pciIf);
+
+	if (PCI_IF_TYPE_CONVEN_PCIX == pciIfType)
+	{
+		#if defined(MV_INCLUDE_PCI)
+		return mvPciLocalDevNumSet(pciIf - MV_PCI_START_IF,
+								devNum);	
+		#else
+		return MV_OK;
+		#endif
+	}
+	else if (PCI_IF_TYPE_PEX == pciIfType)
+	{
+		#if defined(MV_INCLUDE_PEX)
+		return mvPexLocalDevNumSet(pciIf - MV_PEX_START_IF,
+								devNum);
+		#else
+		return MV_OK;
+		#endif
+	}
+	else
+	{
+		mvOsPrintf("%s: ERROR!!! Invalid pciIf %d\n", __FUNCTION__, pciIf);
+	}
+
+	return MV_FAIL;
+
+}
+
+/*******************************************************************************
+* mvPciLocalDevNumGet - Get PCI interface local device number.
+*
+* DESCRIPTION:
+*       This function gets the local device number of a given PCI interface.
+*
+* INPUT:
+*       pciIf  - PCI interface number.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       Local device number. 0xffffffff on Error
+*
+*******************************************************************************/
+MV_U32 mvPciIfLocalDevNumGet(MV_U32 pciIf)
+{
+	PCI_IF_TYPE pciIfType = mvPciIfTypeGet(pciIf);
+
+	if (PCI_IF_TYPE_CONVEN_PCIX == pciIfType)
+	{
+		#if defined(MV_INCLUDE_PCI)
+		return mvPciLocalDevNumGet(pciIf - MV_PCI_START_IF);
+		#else
+		return 0xFFFFFFFF;
+		#endif
+	}
+	else if (PCI_IF_TYPE_PEX == pciIfType)
+	{
+		#if defined(MV_INCLUDE_PEX)
+		return mvPexLocalDevNumGet(pciIf - MV_PEX_START_IF);
+		#else
+		return 0xFFFFFFFF;
+		#endif
+
+	}
+	else
+	{
+		mvOsPrintf("%s: ERROR!!! Invalid pciIf %d\n", __FUNCTION__, pciIf);
+	}
+
+	return 0;
+
+}
+
+/*******************************************************************************
+* mvPciIfTypeGet - 
+*
+* DESCRIPTION:
+*
+* INPUT:
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*
+*******************************************************************************/
+
+PCI_IF_TYPE mvPciIfTypeGet(MV_U32 pciIf)
+{
+
+	if ((pciIf >= MV_PCI_START_IF)&&(pciIf < MV_PCI_MAX_IF + MV_PCI_START_IF))
+	{
+		return PCI_IF_TYPE_CONVEN_PCIX;
+	}
+	else if ((pciIf >= MV_PEX_START_IF) &&
+			 (pciIf < MV_PEX_MAX_IF + MV_PEX_START_IF))
+	{
+		return PCI_IF_TYPE_PEX;
+
+	}
+	else
+	{
+		mvOsPrintf("%s: ERROR!!! Invalid pciIf %d\n", __FUNCTION__, pciIf);
+	}
+
+	return 0xffffffff;
+
+}
+
+/*******************************************************************************
+* mvPciIfTypeGet - 
+*
+* DESCRIPTION:
+*
+* INPUT:
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*
+*******************************************************************************/
+
+MV_U32  mvPciRealIfNumGet(MV_U32 pciIf)
+{
+
+	PCI_IF_TYPE pciIfType = mvPciIfTypeGet(pciIf);
+
+	if (PCI_IF_TYPE_CONVEN_PCIX == pciIfType)
+	{
+		return (pciIf - MV_PCI_START_IF);
+	}
+	else if (PCI_IF_TYPE_PEX == pciIfType)
+	{
+		return (pciIf - MV_PEX_START_IF);
+
+	}
+	else
+	{
+		mvOsPrintf("%s: ERROR!!! Invalid pciIf %d\n", __FUNCTION__, pciIf);
+	}
+
+	return 0xffffffff;
+
+}
+
+
+
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/pci-if/mvPciIf.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/pci-if/mvPciIf.h
new file mode 100644
index 0000000..9c2d160
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/pci-if/mvPciIf.h
@@ -0,0 +1,134 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+#ifndef __INCPCIIFH
+#define __INCPCIIFH
+
+#include "mvSysHwConfig.h"
+#include "pci-if/mvPciIfRegs.h"
+#if defined(MV_INCLUDE_PEX)
+#include "pex/mvPex.h"
+#endif
+#if defined(MV_INCLUDE_PCI)
+#include "pci/mvPci.h"
+#endif
+#include "ctrlEnv/mvCtrlEnvLib.h"
+#include "ctrlEnv/mvCtrlEnvAddrDec.h"
+
+typedef enum _mvPCIIfType
+{
+	PCI_IF_TYPE_CONVEN_PCIX,
+	PCI_IF_TYPE_PEX
+
+}PCI_IF_TYPE;
+
+typedef enum _mvPCIIfMode
+{
+	PCI_IF_MODE_HOST,
+	PCI_IF_MODE_DEVICE
+}PCI_IF_MODE;
+
+
+/* Global Functions prototypes */
+
+/* mvPciIfInit - Initialize PCI interfaces*/
+MV_STATUS mvPciIfInit(MV_U32 pciIf, PCI_IF_MODE pciIfmode);
+
+/* mvPciIfConfigRead - Read from configuration space */
+MV_U32 mvPciIfConfigRead (MV_U32 pciIf, MV_U32 bus, MV_U32 dev,
+						MV_U32 func,MV_U32 regOff);
+
+/* mvPciIfConfigWrite - Write to configuration space */
+MV_STATUS mvPciIfConfigWrite(MV_U32 pciIf, MV_U32 bus, MV_U32 dev,
+                           MV_U32 func, MV_U32 regOff, MV_U32 data);
+
+/* mvPciIfMasterEnable - Enable/disale PCI interface master transactions.*/
+MV_STATUS mvPciIfMasterEnable(MV_U32 pciIf, MV_BOOL enable);
+
+/* mvPciIfSlaveEnable - Enable/disale PCI interface slave transactions.*/
+MV_STATUS mvPciIfSlaveEnable(MV_U32 pciIf,MV_U32 bus, MV_U32 dev, 
+							 MV_BOOL enable);
+
+/* mvPciIfLocalBusNumSet - Set PCI interface local bus number.*/
+MV_STATUS mvPciIfLocalBusNumSet(MV_U32 pciIf, MV_U32 busNum);
+
+/* mvPciIfLocalBusNumGet - Get PCI interface local bus number.*/
+MV_U32 mvPciIfLocalBusNumGet(MV_U32 pciIf);
+
+/* mvPciIfLocalDevNumSet - Set PCI interface local device number.*/
+MV_STATUS mvPciIfLocalDevNumSet(MV_U32 pciIf, MV_U32 devNum);
+
+/* mvPciIfLocalDevNumGet - Get PCI interface local device number.*/
+MV_U32 mvPciIfLocalDevNumGet(MV_U32 pciIf);
+
+/* mvPciIfTypeGet - Get PCI If type*/
+PCI_IF_TYPE mvPciIfTypeGet(MV_U32 pciIf);
+
+MV_U32  mvPciRealIfNumGet(MV_U32 pciIf);
+
+/* mvPciIfAddrDecShow - Display address decode windows attributes */
+MV_VOID mvPciIfAddrDecShow(MV_VOID);
+
+#endif /* #ifndef __INCPCIIFH */
+
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/pci-if/mvPciIfRegs.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/pci-if/mvPciIfRegs.h
new file mode 100644
index 0000000..08d4d2d
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/pci-if/mvPciIfRegs.h
@@ -0,0 +1,245 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+#ifndef __INCPCIIFREGSH
+#define __INCPCIIFREGSH
+
+
+/* defines */
+#define MAX_PCI_DEVICES         32
+#define MAX_PCI_FUNCS           8
+#define MAX_PCI_BUSSES          128
+
+/***************************************/
+/* PCI Configuration registers */
+/***************************************/
+
+/*********************************************/
+/* PCI Configuration, Function 0, Registers  */
+/*********************************************/
+
+
+/* Standard registers */
+#define PCI_DEVICE_AND_VENDOR_ID					0x000
+#define PCI_STATUS_AND_COMMAND						0x004
+#define PCI_CLASS_CODE_AND_REVISION_ID			    0x008
+#define PCI_BIST_HDR_TYPE_LAT_TMR_CACHE_LINE		0x00C
+#define PCI_MEMORY_BAR_BASE_ADDR(barNum)		 	(0x010 + ((barNum) << 2))
+#define PCI_SUBSYS_ID_AND_SUBSYS_VENDOR_ID		 	0x02C
+#define PCI_EXPANSION_ROM_BASE_ADDR_REG			    0x030
+#define PCI_CAPABILTY_LIST_POINTER			        0x034
+#define PCI_INTERRUPT_PIN_AND_LINE					0x03C
+
+
+/* PCI Device and Vendor ID Register (PDVIR) */
+#define PDVIR_VEN_ID_OFFS			0 	/* Vendor ID */
+#define PDVIR_VEN_ID_MASK			(0xffff << PDVIR_VEN_ID_OFFS)
+
+#define PDVIR_DEV_ID_OFFS			16	/* Device ID */
+#define PDVIR_DEV_ID_MASK  			(0xffff << PDVIR_DEV_ID_OFFS)
+
+/* PCI Status and Command Register (PSCR) */
+#define PSCR_IO_EN			BIT0 	/* IO Enable 							  */
+#define PSCR_MEM_EN			BIT1	/* Memory Enable 						  */
+#define PSCR_MASTER_EN		BIT2	/* Master Enable 						  */
+#define PSCR_SPECIAL_EN		BIT3	/* Special Cycle Enable 				  */
+#define PSCR_MEM_WRI_INV	BIT4	/* Memory Write and Invalidate Enable	  */
+#define PSCR_VGA			BIT5	/* VGA Palette Snoops 					  */
+#define PSCR_PERR_EN		BIT6	/* Parity Errors Respond Enable 		  */
+#define PSCR_ADDR_STEP   	BIT7    /* Address Stepping Enable (Wait Cycle En)*/
+#define PSCR_SERR_EN		BIT8	/* Ability to assert SERR# line			  */
+#define PSCR_FAST_BTB_EN	BIT9	/* generate fast back-to-back transactions*/
+#define PSCR_CAP_LIST		BIT20	/* Capability List Support 				  */
+#define PSCR_66MHZ_EN		BIT21   /* 66 MHz Capable 						  */
+#define PSCR_UDF_EN			BIT22   /* User definable features 				  */
+#define PSCR_TAR_FAST_BB 	BIT23   /* fast back-to-back transactions capable */
+#define PSCR_DATA_PERR		BIT24   /* Data Parity reported 				  */
+
+#define PSCR_DEVSEL_TIM_OFFS 	25  /* DEVSEL timing */
+#define PSCR_DEVSEL_TIM_MASK 	(0x3 << PSCR_DEVSEL_TIM_OFFS)
+#define PSCR_DEVSEL_TIM_FAST	(0x0 << PSCR_DEVSEL_TIM_OFFS)
+#define PSCR_DEVSEL_TIM_MED 	(0x1 << PSCR_DEVSEL_TIM_OFFS)
+#define PSCR_DEVSEL_TIM_SLOW 	(0x2 << PSCR_DEVSEL_TIM_OFFS)
+
+#define PSCR_SLAVE_TABORT	BIT27	/* Signalled Target Abort 	*/
+#define PSCR_MASTER_TABORT	BIT28	/* Recieved Target Abort 	*/
+#define PSCR_MABORT			BIT29	/* Recieved Master Abort 	*/
+#define PSCR_SYSERR			BIT30	/* Signalled system error 	*/
+#define PSCR_DET_PARERR		BIT31	/* Detect Parity Error 		*/
+
+/* 	PCI configuration register offset=0x08 fields 
+	(PCI_CLASS_CODE_AND_REVISION_ID)(PCCRI) 				*/
+
+#define PCCRIR_REVID_OFFS		0		/* Revision ID */
+#define PCCRIR_REVID_MASK		(0xff << PCCRIR_REVID_OFFS)
+
+#define PCCRIR_FULL_CLASS_OFFS	8		/* Full Class Code */
+#define PCCRIR_FULL_CLASS_MASK	(0xffffff << PCCRIR_FULL_CLASS_OFFS)
+
+#define PCCRIR_PROGIF_OFFS		8		/* Prog .I/F*/
+#define PCCRIR_PROGIF_MASK		(0xff << PCCRIR_PROGIF_OFFS)
+
+#define PCCRIR_SUB_CLASS_OFFS	16		/* Sub Class*/
+#define PCCRIR_SUB_CLASS_MASK	(0xff << PCCRIR_SUB_CLASS_OFFS)
+
+#define PCCRIR_BASE_CLASS_OFFS	24		/* Base Class*/
+#define PCCRIR_BASE_CLASS_MASK	(0xff << PCCRIR_BASE_CLASS_OFFS)
+
+/* 	PCI configuration register offset=0x0C fields 
+	(PCI_BIST_HEADER_TYPE_LATENCY_TIMER_CACHE_LINE)(PBHTLTCL) 				*/
+
+#define PBHTLTCLR_CACHELINE_OFFS		0	/* Specifies the cache line size */
+#define PBHTLTCLR_CACHELINE_MASK		(0xff << PBHTLTCLR_CACHELINE_OFFS)
+	
+#define PBHTLTCLR_LATTIMER_OFFS			8	/* latency timer */
+#define PBHTLTCLR_LATTIMER_MASK			(0xff << PBHTLTCLR_LATTIMER_OFFS)
+
+#define PBHTLTCLR_HEADTYPE_FULL_OFFS	16	/* Full Header Type */
+#define PBHTLTCLR_HEADTYPE_FULL_MASK	(0xff << PBHTLTCLR_HEADTYPE_FULL_OFFS)
+
+#define PBHTLTCLR_MULTI_FUNC			BIT23	/* Multi/Single function */
+
+#define PBHTLTCLR_HEADER_OFFS			16		/* Header type */
+#define PBHTLTCLR_HEADER_MASK			(0x7f << PBHTLTCLR_HEADER_OFFS)
+#define PBHTLTCLR_HEADER_STANDARD		(0x0 << PBHTLTCLR_HEADER_OFFS)
+#define PBHTLTCLR_HEADER_PCI2PCI_BRIDGE	(0x1 << PBHTLTCLR_HEADER_OFFS)
+
+
+#define PBHTLTCLR_BISTCOMP_OFFS		24	/* BIST Completion Code */
+#define PBHTLTCLR_BISTCOMP_MASK		(0xf << PBHTLTCLR_BISTCOMP_OFFS)
+
+#define PBHTLTCLR_BISTACT			BIT30	/* BIST Activate bit */
+#define PBHTLTCLR_BISTCAP			BIT31	/* BIST Capable Bit */
+
+
+/* PCI Bar Base Low Register (PBBLR) */
+#define PBBLR_IOSPACE			BIT0	/* Memory Space Indicator */
+
+#define PBBLR_TYPE_OFFS			1	   /* BAR Type/Init Val. */ 
+#define PBBLR_TYPE_MASK			(0x3 << PBBLR_TYPE_OFFS)
+#define PBBLR_TYPE_32BIT_ADDR	(0x0 << PBBLR_TYPE_OFFS)
+#define PBBLR_TYPE_64BIT_ADDR	(0x2 << PBBLR_TYPE_OFFS)
+
+#define PBBLR_PREFETCH_EN		BIT3 	/* Prefetch Enable */
+
+				
+#define PBBLR_MEM_BASE_OFFS		4	/* Memory Bar Base address. Corresponds to
+									address bits [31:4] */
+#define PBBLR_MEM_BASE_MASK		(0xfffffff << PBBLR_MEM_BASE_OFFS)
+
+#define PBBLR_IO_BASE_OFFS		2	/* IO Bar Base address. Corresponds to 
+										address bits [31:2] */
+#define PBBLR_IO_BASE_MASK		(0x3fffffff << PBBLR_IO_BASE_OFFS)
+
+
+#define PBBLR_BASE_OFFS			12		/* Base address. Address bits [31:12] */
+#define PBBLR_BASE_MASK			(0xfffff << PBBLR_BASE_OFFS)
+#define PBBLR_BASE_ALIGNMET		(1 << PBBLR_BASE_OFFS)
+
+
+/* PCI Bar Base High Fegister (PBBHR) */
+#define PBBHR_BASE_OFFS			0		/* Base address. Address bits [31:12] */
+#define PBBHR_BASE_MASK			(0xffffffff << PBBHR_BASE_OFFS)
+
+
+/* 	PCI configuration register offset=0x2C fields 
+	(PCI_SUBSYSTEM_ID_AND_SUBSYSTEM_VENDOR_ID)(PSISVI) 				*/
+
+#define PSISVIR_VENID_OFFS	0	/* Subsystem Manufacturer Vendor ID Number */
+#define PSISVIR_VENID_MASK	(0xffff << PSISVIR_VENID_OFFS)
+
+#define PSISVIR_DEVID_OFFS	16	/* Subsystem Device ID Number */
+#define PSISVIR_DEVID_MASK	(0xffff << PSISVIR_DEVID_OFFS)
+
+/* 	PCI configuration register offset=0x30 fields 
+	(PCI_EXPANSION_ROM_BASE_ADDR_REG)(PERBA) 				*/
+
+#define PERBAR_EXPROMEN		BIT0	/* Expansion ROM Enable */
+
+#define PERBAR_BASE_OFFS		12		/* Expansion ROM Base Address */
+#define PERBAR_BASE_MASK		(0xfffff << PERBAR_BASE_OFFS) 	
+
+/* 	PCI configuration register offset=0x34 fields 
+	(PCI_CAPABILTY_LIST_POINTER)(PCLP) 				*/
+
+#define PCLPR_CAPPTR_OFFS	0		/* Capability List Pointer */
+#define PCLPR_CAPPTR_MASK	(0xff << PCLPR_CAPPTR_OFFS)
+
+/* 	PCI configuration register offset=0x3C fields 
+	(PCI_INTERRUPT_PIN_AND_LINE)(PIPL) 				*/
+
+#define PIPLR_INTLINE_OFFS	0	/* Interrupt line (IRQ) */
+#define PIPLR_INTLINE_MASK	(0xff << PIPLR_INTLINE_OFFS)
+
+#define PIPLR_INTPIN_OFFS	8	/* interrupt pin (A,B,C,D) */
+#define PIPLR_INTPIN_MASK	(0xff << PIPLR_INTPIN_OFFS)
+
+#define PIPLR_MINGRANT_OFFS	16	/* Minimum Grant on 250 nano seconds units */
+#define PIPLR_MINGRANT_MASK	(0xff << PIPLR_MINGRANT_OFFS)
+
+#define PIPLR_MAXLATEN_OFFS	24	/* Maximum latency on 250 nano seconds units */
+#define PIPLR_MAXLATEN_MASK	(0xff << PIPLR_MAXLATEN_OFFS)
+
+#endif /* #ifndef __INCPCIIFREGSH */
+
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/pci-if/pci_util/mvPciUtils.c b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/pci-if/pci_util/mvPciUtils.c
new file mode 100644
index 0000000..f216979
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/pci-if/pci_util/mvPciUtils.c
@@ -0,0 +1,1006 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or
+modify this File in accordance with the terms and conditions of the General
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is
+available along with the File in the license.txt file or by writing to the Free
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt.
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY
+DISCLAIMED.  The GPL License provides additional details about this warranty
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or
+modify this File under the following licensing terms.
+Redistribution and use in source and binary forms, with or without modification,
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer.
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution.
+
+    *   Neither the name of Marvell nor the names of its contributors may be
+        used to endorse or promote products derived from this software without
+        specific prior written permission.
+
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+/* includes */
+#include "mvPciUtils.h"
+
+#include "ctrlEnv/mvCtrlEnvLib.h"
+
+/* #define MV_DEBUG */
+/* defines  */
+#ifdef MV_DEBUG
+	#define DB(x)	x
+	#define mvOsPrintf printf
+#else
+	#define DB(x)
+#endif
+
+/*
+This module only support scanning of Header type 00h of pci devices
+There is no suppotr for Header type 01h of pci devices  ( PCI bridges )
+*/
+
+
+static MV_STATUS pciDetectDevice(MV_U32 pciIf,
+   								 MV_U32 bus,
+   								 MV_U32 dev,
+   								 MV_U32 func,
+								 MV_PCI_DEVICE *pPciAgent);
+
+static MV_U32 pciDetectDeviceBars(MV_U32 pciIf,
+									MV_U32 bus,
+									MV_U32 dev,
+									MV_U32 func,
+									MV_PCI_DEVICE *pPciAgent);
+
+
+
+
+
+
+/*******************************************************************************
+* mvPciScan - Scan a PCI interface bus
+*
+* DESCRIPTION:
+* Performs a full scan on a PCI interface and returns all possible details
+* on the agents found on the bus.
+*
+* INPUT:
+*       pciIf       - PCI Interface
+*       pPciAgents 	- Pointer to an Array of the pci agents to be detected
+*		pPciAgentsNum - pPciAgents array maximum number of elements
+*
+* OUTPUT:
+*       pPciAgents - Array of the pci agents detected on the bus
+*		pPciAgentsNum - Number of pci agents detected on the bus
+*
+* RETURN:
+*       MV_BAD_PARAM for bad parameters ,MV_ERROR on error ! otherwise MV_OK
+*
+*******************************************************************************/
+
+MV_STATUS mvPciScan(MV_U32 pciIf,
+					MV_PCI_DEVICE *pPciAgents,
+					MV_U32 *pPciAgentsNum)
+{
+
+	MV_U32 devIndex,funcIndex=0,busIndex=0,detectedDevNum=0;
+    MV_U32 localBus=mvPciIfLocalBusNumGet(pciIf);
+    MV_PCI_DEVICE *pPciDevice;
+	MV_PCI_DEVICE *pMainDevice;
+
+	DB(mvOsPrintf("mvPciScan: PCI interface num %d\n", pciIf));
+	/* Parameter checking   */
+	if (pciIf >= mvCtrlPexMaxIfGet())
+	{
+		DB(mvOsPrintf("mvPciScan: ERR. Invalid PCI interface num %d\n", pciIf));
+		return MV_BAD_PARAM;
+	}
+	if (NULL == pPciAgents)
+	{
+		DB(mvOsPrintf("mvPciScan: ERR. pPciAgents=NULL \n"));
+		return MV_BAD_PARAM;
+	}
+	if (NULL == pPciAgentsNum)
+	{
+		DB(mvOsPrintf("mvPciScan: ERR. pPciAgentsNum=NULL \n"));
+		return MV_BAD_PARAM;
+	}
+
+
+	DB(mvOsPrintf("mvPciScan: PCI interface num %d mvPciMasterEnable\n", pciIf));
+	/* Master enable the MV PCI master */
+	if (MV_OK != mvPciIfMasterEnable(pciIf,MV_TRUE))
+	{
+		DB(mvOsPrintf("mvPciScan: ERR. mvPciMasterEnable failed  \n"));
+		return MV_ERROR;
+
+	}
+
+	DB(mvOsPrintf("mvPciScan: PCI interface num scan%d\n", pciIf));
+
+	/* go through all busses */
+	for (busIndex=localBus ; busIndex < MAX_PCI_BUSSES ; busIndex++)
+	{
+		/* go through all possible devices on the local bus */
+		for (devIndex=0 ; devIndex < MAX_PCI_DEVICES ; devIndex++)
+		{
+			/* always start with function equal to zero */
+			funcIndex=0;
+
+			pPciDevice=&pPciAgents[detectedDevNum];
+			DB(mvOsPrintf("mvPciScan: PCI interface num scan%d:%d\n", busIndex, devIndex));
+
+			if (MV_ERROR == pciDetectDevice(pciIf,
+										   busIndex,
+										   devIndex,
+										   funcIndex,
+										   pPciDevice))
+			{
+				/* no device detected , try the next address */
+				continue;
+			}
+
+			/* We are here ! means we have detected a device*/
+			/* always we start with only one function per device */
+			pMainDevice = pPciDevice;
+			pPciDevice->funtionsNum = 1;
+
+
+			/* move on */
+			detectedDevNum++;
+
+
+			/* check if we have no more room for a new device */
+			if (detectedDevNum == *pPciAgentsNum)
+			{
+				DB(mvOsPrintf("mvPciScan: ERR. array passed too small \n"));
+				return MV_ERROR;
+			}
+
+			/* check the detected device if it is a multi functional device then
+			scan all device functions*/
+			if (pPciDevice->isMultiFunction == MV_TRUE)
+			{
+				/* start with function number 1 because we have already detected
+				function 0 */
+				for (funcIndex=1; funcIndex<MAX_PCI_FUNCS ; funcIndex++)
+				{
+					pPciDevice=&pPciAgents[detectedDevNum];
+
+					if (MV_ERROR == pciDetectDevice(pciIf,
+												   busIndex,
+												   devIndex,
+												   funcIndex,
+												   pPciDevice))
+					{
+						/* no device detected means no more functions !*/
+						continue;
+					}
+					/* We are here ! means we have detected a device */
+
+					/* move on */
+					pMainDevice->funtionsNum++;
+					detectedDevNum++;
+
+					/* check if we have no more room for a new device */
+					if (detectedDevNum == *pPciAgentsNum)
+					{
+						DB(mvOsPrintf("mvPciScan: ERR. Array too small\n"));
+						return MV_ERROR;
+					}
+
+
+				}
+			}
+
+		}
+
+	}
+
+	/* return the number of devices actually detected on the bus ! */
+	*pPciAgentsNum = detectedDevNum;
+
+	return MV_OK;
+
+}
+
+
+/*******************************************************************************
+* pciDetectDevice - Detect a pci device parameters
+*
+* DESCRIPTION:
+*	This function detect if a pci agent exist on certain address !
+*   and if exists then it fills all possible information on the
+*   agent
+*
+* INPUT:
+*       pciIf       - PCI Interface
+*		bus		-	Bus number
+*		dev		- 	Device number
+*		func	-	Function number
+*
+*
+*
+* OUTPUT:
+*       pPciAgent - pointer to the pci agent filled with its information
+*
+* RETURN:
+*       MV_ERROR if no device , MV_OK otherwise
+*
+*******************************************************************************/
+
+static MV_STATUS pciDetectDevice(MV_U32 pciIf,
+   								 MV_U32 bus,
+   								 MV_U32 dev,
+   								 MV_U32 func,
+								 MV_PCI_DEVICE *pPciAgent)
+{
+	MV_U32 pciData;
+
+	/* no Parameters checking ! because it is static function and it is assumed
+	that all parameters were checked in the calling function */
+
+
+	/* Try read the PCI Vendor ID and Device ID */
+
+	/*  We will scan only ourselves and the PCI slots that exist on the
+		board, because we may have a case that we have one slot that has
+		a Cardbus connector, and because CardBus answers all IDsels we want
+		to scan only this slot and ourseleves.
+
+	*/
+	#if defined(MV_INCLUDE_PCI)
+	if ((PCI_IF_TYPE_CONVEN_PCIX == mvPciIfTypeGet(pciIf)) &&
+					(DB_88F5181_DDR1_PRPMC != mvBoardIdGet()) &&
+					(DB_88F5181_DDR1_PEXPCI != mvBoardIdGet()) &&
+					(DB_88F5181_DDR1_MNG != mvBoardIdGet()))
+    	{
+
+			if (mvBoardIsOurPciSlot(bus, dev) == MV_FALSE)
+			{
+				return MV_ERROR;
+			}
+	}
+	#endif /* defined(MV_INCLUDE_PCI) */
+
+	pciData = mvPciIfConfigRead(pciIf, bus,dev,func, PCI_DEVICE_AND_VENDOR_ID);
+
+	if (PCI_ERROR_CODE == pciData)
+	{
+		/* no device exist */
+		return MV_ERROR;
+	}
+
+	/* we are here ! means a device is detected */
+
+	/* fill basic information */
+	pPciAgent->busNumber=bus;
+	pPciAgent->deviceNum=dev;
+	pPciAgent->function=func;
+
+	/* Fill the PCI Vendor ID and Device ID */
+
+	pPciAgent->venID = (pciData & PDVIR_VEN_ID_MASK) >> PDVIR_VEN_ID_OFFS;
+	pPciAgent->deviceID = (pciData & PDVIR_DEV_ID_MASK) >> PDVIR_DEV_ID_OFFS;
+
+	/* Read Status and command */
+	pciData = mvPciIfConfigRead(pciIf,
+							  bus,dev,func,
+							  PCI_STATUS_AND_COMMAND);
+
+
+	/* Fill related Status and Command information*/
+
+	if (pciData & PSCR_TAR_FAST_BB)
+	{
+		pPciAgent->isFastB2BCapable = MV_TRUE;
+	}
+	else
+	{
+		pPciAgent->isFastB2BCapable = MV_FALSE;
+	}
+
+	if (pciData & PSCR_CAP_LIST)
+	{
+		pPciAgent->isCapListSupport=MV_TRUE;
+	}
+	else
+	{
+		pPciAgent->isCapListSupport=MV_FALSE;
+	}
+
+	if (pciData & PSCR_66MHZ_EN)
+	{
+		pPciAgent->is66MHZCapable=MV_TRUE;
+	}
+	else
+	{
+		pPciAgent->is66MHZCapable=MV_FALSE;
+	}
+
+	/* Read Class Code and Revision */
+	pciData = mvPciIfConfigRead(pciIf,
+							  bus,dev,func,
+							  PCI_CLASS_CODE_AND_REVISION_ID);
+
+
+	pPciAgent->baseClassCode =
+		(pciData & PCCRIR_BASE_CLASS_MASK) >> PCCRIR_BASE_CLASS_OFFS;
+
+	pPciAgent->subClassCode =
+		(pciData & PCCRIR_SUB_CLASS_MASK) >> PCCRIR_SUB_CLASS_OFFS;
+
+	pPciAgent->progIf =
+		(pciData & PCCRIR_PROGIF_MASK) >> PCCRIR_PROGIF_OFFS;
+
+	pPciAgent->revisionID =
+		(pciData & PCCRIR_REVID_MASK) >> PCCRIR_REVID_OFFS;
+
+	/* Read  PCI_BIST_HDR_TYPE_LAT_TMR_CACHE_LINE */
+	pciData = mvPciIfConfigRead(pciIf,
+							  bus,dev,func,
+							  PCI_BIST_HDR_TYPE_LAT_TMR_CACHE_LINE);
+
+
+
+	pPciAgent->pciCacheLine=
+		(pciData & PBHTLTCLR_CACHELINE_MASK ) >> PBHTLTCLR_CACHELINE_OFFS;
+	pPciAgent->pciLatencyTimer=
+		(pciData & PBHTLTCLR_LATTIMER_MASK) >> PBHTLTCLR_LATTIMER_OFFS;
+
+	switch (pciData & PBHTLTCLR_HEADER_MASK)
+	{
+	case PBHTLTCLR_HEADER_STANDARD:
+
+		pPciAgent->pciHeader=MV_PCI_STANDARD;
+		break;
+	case PBHTLTCLR_HEADER_PCI2PCI_BRIDGE:
+
+		pPciAgent->pciHeader=MV_PCI_PCI2PCI_BRIDGE;
+		break;
+
+	}
+
+	if (pciData & PBHTLTCLR_MULTI_FUNC)
+	{
+		pPciAgent->isMultiFunction=MV_TRUE;
+	}
+	else
+	{
+		pPciAgent->isMultiFunction=MV_FALSE;
+	}
+
+	if (pciData & PBHTLTCLR_BISTCAP)
+	{
+		pPciAgent->isBISTCapable=MV_TRUE;
+	}
+	else
+	{
+		pPciAgent->isBISTCapable=MV_FALSE;
+	}
+
+
+	/* read this device pci bars */
+
+	pciDetectDeviceBars(pciIf,
+					  bus,dev,func,
+	 				 pPciAgent);
+
+
+	/* check if we are bridge*/
+	if ((pPciAgent->baseClassCode == PCI_BRIDGE_CLASS)&&
+		(pPciAgent->subClassCode == P2P_BRIDGE_SUB_CLASS_CODE))
+	{
+
+		/* Read  P2P_BUSSES_NUM */
+		pciData = mvPciIfConfigRead(pciIf,
+								  bus,dev,func,
+								  P2P_BUSSES_NUM);
+
+		pPciAgent->p2pPrimBusNum =
+			(pciData & PBM_PRIME_BUS_NUM_MASK) >> PBM_PRIME_BUS_NUM_OFFS;
+
+		pPciAgent->p2pSecBusNum =
+			(pciData & PBM_SEC_BUS_NUM_MASK) >> PBM_SEC_BUS_NUM_OFFS;
+
+		pPciAgent->p2pSubBusNum =
+			(pciData & PBM_SUB_BUS_NUM_MASK) >> PBM_SUB_BUS_NUM_OFFS;
+
+		pPciAgent->p2pSecLatencyTimer =
+			(pciData & PBM_SEC_LAT_TMR_MASK) >> PBM_SEC_LAT_TMR_OFFS;
+
+		/* Read  P2P_IO_BASE_LIMIT_SEC_STATUS */
+		pciData = mvPciIfConfigRead(pciIf,
+								  bus,dev,func,
+								  P2P_IO_BASE_LIMIT_SEC_STATUS);
+
+		pPciAgent->p2pSecStatus =
+			(pciData & PIBLSS_SEC_STATUS_MASK) >> PIBLSS_SEC_STATUS_OFFS;
+
+
+		pPciAgent->p2pIObase =
+			(pciData & PIBLSS_IO_BASE_MASK) << PIBLSS_IO_LIMIT_OFFS;
+
+		/* clear low address (should be zero)*/
+		pPciAgent->p2pIObase &= PIBLSS_HIGH_ADDR_MASK;
+
+		pPciAgent->p2pIOLimit =
+			(pciData & PIBLSS_IO_LIMIT_MASK);
+
+		/* fill low address with 0xfff */
+		pPciAgent->p2pIOLimit |= PIBLSS_LOW_ADDR_MASK;
+
+
+		switch ((pciData & PIBLSS_ADD_CAP_MASK) >> PIBLSS_ADD_CAP_OFFS)
+		{
+		case PIBLSS_ADD_CAP_16BIT:
+
+			pPciAgent->bIO32 = MV_FALSE;
+
+			break;
+		case PIBLSS_ADD_CAP_32BIT:
+
+			pPciAgent->bIO32 = MV_TRUE;
+
+			/* Read  P2P_IO_BASE_LIMIT_UPPER_16 */
+			pciData = mvPciIfConfigRead(pciIf,
+									  bus,dev,func,
+									  P2P_IO_BASE_LIMIT_UPPER_16);
+
+			pPciAgent->p2pIObase |=
+				(pciData & PRBU_IO_UPP_BASE_MASK) << PRBU_IO_UPP_LIMIT_OFFS;
+
+
+			pPciAgent->p2pIOLimit |=
+				(pciData & PRBU_IO_UPP_LIMIT_MASK);
+
+			break;
+
+		}
+
+
+		/* Read  P2P_MEM_BASE_LIMIT */
+		pciData = mvPciIfConfigRead(pciIf,
+								  bus,dev,func,
+								  P2P_MEM_BASE_LIMIT);
+
+		pPciAgent->p2pMemBase =
+			(pciData & PMBL_MEM_BASE_MASK) << PMBL_MEM_LIMIT_OFFS;
+
+		/* clear low address */
+		pPciAgent->p2pMemBase &= PMBL_HIGH_ADDR_MASK;
+
+		pPciAgent->p2pMemLimit =
+			(pciData & PMBL_MEM_LIMIT_MASK);
+
+		/* add 0xfffff */
+		pPciAgent->p2pMemLimit |= PMBL_LOW_ADDR_MASK;
+
+
+		/* Read  P2P_PREF_MEM_BASE_LIMIT */
+		pciData = mvPciIfConfigRead(pciIf,
+								  bus,dev,func,
+								  P2P_PREF_MEM_BASE_LIMIT);
+
+
+		pPciAgent->p2pPrefMemBase =
+			(pciData & PRMBL_PREF_MEM_BASE_MASK) << PRMBL_PREF_MEM_LIMIT_OFFS;
+
+		/* get high address only */
+		pPciAgent->p2pPrefMemBase &= PRMBL_HIGH_ADDR_MASK;
+
+
+
+		pPciAgent->p2pPrefMemLimit =
+			(pciData & PRMBL_PREF_MEM_LIMIT_MASK);
+
+		/* add 0xfffff */
+		pPciAgent->p2pPrefMemLimit |= PRMBL_LOW_ADDR_MASK;
+
+		switch (pciData & PRMBL_ADD_CAP_MASK)
+		{
+		case PRMBL_ADD_CAP_32BIT:
+
+			pPciAgent->bPrefMem64 = MV_FALSE;
+
+			/* Read  P2P_PREF_BASE_UPPER_32 */
+			pPciAgent->p2pPrefBaseUpper32Bits = 0;
+
+			/* Read  P2P_PREF_LIMIT_UPPER_32 */
+			pPciAgent->p2pPrefLimitUpper32Bits = 0;
+
+			break;
+		case PRMBL_ADD_CAP_64BIT:
+
+			pPciAgent->bPrefMem64 = MV_TRUE;
+
+			/* Read  P2P_PREF_BASE_UPPER_32 */
+			pPciAgent->p2pPrefBaseUpper32Bits = mvPciIfConfigRead(pciIf,
+									  bus,dev,func,
+									  P2P_PREF_BASE_UPPER_32);
+
+			/* Read  P2P_PREF_LIMIT_UPPER_32 */
+			pPciAgent->p2pPrefLimitUpper32Bits = mvPciIfConfigRead(pciIf,
+									  bus,dev,func,
+									  P2P_PREF_LIMIT_UPPER_32);
+
+			break;
+
+		}
+
+	}
+	else /* no bridge */
+	{
+		/* Read  PCI_SUBSYS_ID_AND_SUBSYS_VENDOR_ID */
+		pciData = mvPciIfConfigRead(pciIf,
+								  bus,dev,func,
+								  PCI_SUBSYS_ID_AND_SUBSYS_VENDOR_ID);
+
+
+		pPciAgent->subSysVenID =
+			(pciData & PSISVIR_VENID_MASK) >> PSISVIR_VENID_OFFS;
+		pPciAgent->subSysID =
+			(pciData & PSISVIR_DEVID_MASK) >> PSISVIR_DEVID_OFFS;
+
+
+		/* Read  PCI_EXPANSION_ROM_BASE_ADDR_REG */
+		pciData = mvPciIfConfigRead(pciIf,
+								  bus,dev,func,
+								  PCI_EXPANSION_ROM_BASE_ADDR_REG);
+
+
+		if (pciData & PERBAR_EXPROMEN)
+		{
+			pPciAgent->isExpRom = MV_TRUE;
+		}
+		else
+		{
+			pPciAgent->isExpRom = MV_FALSE;
+		}
+
+		pPciAgent->expRomAddr =
+			(pciData & PERBAR_BASE_MASK) >> PERBAR_BASE_OFFS;
+
+	}
+
+
+	if (MV_TRUE == pPciAgent->isCapListSupport)
+	{
+		/* Read  PCI_CAPABILTY_LIST_POINTER */
+		pciData = mvPciIfConfigRead(pciIf,
+								  bus,dev,func,
+								  PCI_CAPABILTY_LIST_POINTER);
+
+		pPciAgent->capListPointer =
+			(pciData & PCLPR_CAPPTR_MASK) >> PCLPR_CAPPTR_OFFS;
+
+	}
+
+	/* Read  PCI_INTERRUPT_PIN_AND_LINE */
+	pciData = mvPciIfConfigRead(pciIf,
+							  bus,dev,func,
+							  PCI_INTERRUPT_PIN_AND_LINE);
+
+
+	pPciAgent->irqLine=
+		(pciData & PIPLR_INTLINE_MASK) >> PIPLR_INTLINE_OFFS;
+
+	pPciAgent->intPin=
+		(MV_PCI_INT_PIN)(pciData & PIPLR_INTPIN_MASK) >> PIPLR_INTPIN_OFFS;
+
+	pPciAgent->minGrant=
+		(pciData & PIPLR_MINGRANT_MASK) >> PIPLR_MINGRANT_OFFS;
+	pPciAgent->maxLatency=
+		(pciData & PIPLR_MAXLATEN_MASK) >> PIPLR_MAXLATEN_OFFS;
+
+	mvPciClassNameGet(pPciAgent->baseClassCode,
+					  (MV_8 *)pPciAgent->type);
+
+	return MV_OK;
+
+
+}
+
+/*******************************************************************************
+* pciDetectDeviceBars - Detect a pci device bars
+*
+* DESCRIPTION:
+*	This function detects all pci agent bars
+*
+* INPUT:
+*       pciIf       - PCI Interface
+*		bus		-	Bus number
+*		dev		- 	Device number
+*		func	-	Function number
+*
+*
+*
+* OUTPUT:
+*       pPciAgent - pointer to the pci agent filled with its information
+*
+* RETURN:
+*       detected bars number
+*
+*******************************************************************************/
+static MV_U32 pciDetectDeviceBars(MV_U32 pciIf,
+									MV_U32 bus,
+									MV_U32 dev,
+									MV_U32 func,
+									MV_PCI_DEVICE *pPciAgent)
+{
+	MV_U32 pciData,barIndex,detectedBar=0;
+	MV_U32 tmpBaseHigh=0,tmpBaseLow=0;
+	MV_U32 pciMaxBars=0;
+
+	pPciAgent->barsNum=0;
+
+	/* check if we are bridge*/
+	if ((pPciAgent->baseClassCode == PCI_BRIDGE_CLASS)&&
+		(pPciAgent->subClassCode == P2P_BRIDGE_SUB_CLASS_CODE))
+	{
+		pciMaxBars = 2;
+	}
+	else /* no bridge */
+	{
+		pciMaxBars = 6;
+	}
+
+	/* read this device pci bars */
+	for (barIndex = 0 ; barIndex < pciMaxBars ; barIndex++ )
+	{
+		/* Read  PCI_MEMORY_BAR_BASE_ADDR */
+		tmpBaseLow = pciData = mvPciIfConfigRead(pciIf,
+									   bus,dev,func,
+						               PCI_MEMORY_BAR_BASE_ADDR(barIndex));
+
+		pPciAgent->pciBar[detectedBar].barOffset =
+			PCI_MEMORY_BAR_BASE_ADDR(barIndex);
+
+		/* check if the bar is 32bit or 64bit bar */
+		switch (pciData & PBBLR_TYPE_MASK)
+		{
+		case PBBLR_TYPE_32BIT_ADDR:
+			pPciAgent->pciBar[detectedBar].barType = PCI_32BIT_BAR;
+			break;
+		case PBBLR_TYPE_64BIT_ADDR:
+			pPciAgent->pciBar[detectedBar].barType = PCI_64BIT_BAR;
+			break;
+
+		}
+
+		/* check if it is memory or IO bar */
+		if (pciData & PBBLR_IOSPACE)
+		{
+			pPciAgent->pciBar[detectedBar].barMapping=PCI_IO_BAR;
+		}
+		else
+		{
+			pPciAgent->pciBar[detectedBar].barMapping=PCI_MEMORY_BAR;
+		}
+
+		/* if it is memory bar then check if it is prefetchable */
+		if (PCI_MEMORY_BAR == pPciAgent->pciBar[detectedBar].barMapping)
+		{
+			if (pciData & PBBLR_PREFETCH_EN)
+			{
+				pPciAgent->pciBar[detectedBar].isPrefetchable = MV_TRUE;
+			}
+			else
+			{
+				pPciAgent->pciBar[detectedBar].isPrefetchable = MV_FALSE;
+			}
+
+            pPciAgent->pciBar[detectedBar].barBaseLow =
+				pciData & PBBLR_MEM_BASE_MASK;
+
+
+		}
+		else /* IO Bar */
+		{
+			pPciAgent->pciBar[detectedBar].barBaseLow =
+				pciData & PBBLR_IO_BASE_MASK;
+
+		}
+
+		pPciAgent->pciBar[detectedBar].barBaseHigh=0;
+
+		if (PCI_64BIT_BAR == pPciAgent->pciBar[detectedBar].barType)
+		{
+			barIndex++;
+
+			tmpBaseHigh = pPciAgent->pciBar[detectedBar].barBaseHigh =
+				mvPciIfConfigRead(pciIf,
+								bus,dev,func,
+								PCI_MEMORY_BAR_BASE_ADDR(barIndex));
+
+
+		}
+
+		/* calculating full base address (64bit) */
+		pPciAgent->pciBar[detectedBar].barBaseAddr =
+			(MV_U64)pPciAgent->pciBar[detectedBar].barBaseHigh;
+
+		pPciAgent->pciBar[detectedBar].barBaseAddr <<= 32;
+
+		pPciAgent->pciBar[detectedBar].barBaseAddr |=
+			(MV_U64)pPciAgent->pciBar[detectedBar].barBaseLow;
+
+
+
+		/* get the sizes of the the bar */
+
+		pPciAgent->pciBar[detectedBar].barSizeHigh=0;
+
+		if ((PCI_64BIT_BAR == pPciAgent->pciBar[detectedBar].barType) &&
+			(PCI_MEMORY_BAR == pPciAgent->pciBar[detectedBar].barMapping))
+
+		{
+			/* write oxffffffff to the bar to get the size */
+			/* start with sizelow ( original value was saved in tmpBaseLow ) */
+			mvPciIfConfigWrite(pciIf,
+							bus,dev,func,
+							PCI_MEMORY_BAR_BASE_ADDR(barIndex-1),
+							0xffffffff);
+
+			/* read size */
+			pPciAgent->pciBar[detectedBar].barSizeLow =
+				mvPciIfConfigRead(pciIf,
+								bus,dev,func,
+								PCI_MEMORY_BAR_BASE_ADDR(barIndex-1));
+
+
+
+			/* restore original value */
+			mvPciIfConfigWrite(pciIf,
+							bus,dev,func,
+							PCI_MEMORY_BAR_BASE_ADDR(barIndex-1),
+							tmpBaseLow);
+
+
+			/* now do the same for BaseHigh */
+
+			/* write oxffffffff to the bar to get the size */
+			mvPciIfConfigWrite(pciIf,
+							bus,dev,func,
+							PCI_MEMORY_BAR_BASE_ADDR(barIndex),
+							0xffffffff);
+
+			/* read size */
+			pPciAgent->pciBar[detectedBar].barSizeHigh =
+				mvPciIfConfigRead(pciIf,
+								bus,dev,func,
+								PCI_MEMORY_BAR_BASE_ADDR(barIndex));
+
+			/* restore original value */
+			mvPciIfConfigWrite(pciIf,
+							bus,dev,func,
+							PCI_MEMORY_BAR_BASE_ADDR(barIndex),
+							tmpBaseHigh);
+
+			if ((0 == pPciAgent->pciBar[detectedBar].barSizeLow)&&
+				(0 == pPciAgent->pciBar[detectedBar].barSizeHigh))
+			{
+				/* this bar is not applicable for this device,
+				   ignore all previous settings and check the next bar*/
+
+				/* we though this was a 64bit bar , and it seems this
+				   was wrong ! so decrement barIndex */
+				barIndex--;
+				continue;
+			}
+
+			/* calculate the full 64 bit size  */
+
+			if (0 != pPciAgent->pciBar[detectedBar].barSizeHigh)
+			{
+				pPciAgent->pciBar[detectedBar].barSizeLow &= PBBLR_MEM_BASE_MASK;
+
+				pPciAgent->pciBar[detectedBar].barSizeLow =
+					~pPciAgent->pciBar[detectedBar].barSizeLow + 1;
+
+				pPciAgent->pciBar[detectedBar].barSizeHigh = 0;
+
+			}
+			else
+			{
+
+				pPciAgent->pciBar[detectedBar].barSizeLow &= PBBLR_MEM_BASE_MASK;
+
+				pPciAgent->pciBar[detectedBar].barSizeLow =
+					~pPciAgent->pciBar[detectedBar].barSizeLow + 1;
+
+				pPciAgent->pciBar[detectedBar].barSizeHigh = 0;
+
+			}
+
+
+
+		}
+		else /* 32bit bar */
+		{
+			/* write oxffffffff to the bar to get the size */
+			mvPciIfConfigWrite(pciIf,
+							bus,dev,func,
+							PCI_MEMORY_BAR_BASE_ADDR(barIndex),
+							0xffffffff);
+
+			/* read size */
+			pPciAgent->pciBar[detectedBar].barSizeLow =
+				mvPciIfConfigRead(pciIf,
+								bus,dev,func,
+								PCI_MEMORY_BAR_BASE_ADDR(barIndex));
+
+			if (0 == pPciAgent->pciBar[detectedBar].barSizeLow)
+			{
+				/* this bar is not applicable for this device,
+				   ignore all previous settings and check the next bar*/
+				continue;
+			}
+
+
+			/* restore original value */
+			mvPciIfConfigWrite(pciIf,
+							bus,dev,func,
+							PCI_MEMORY_BAR_BASE_ADDR(barIndex),
+							tmpBaseLow);
+
+		/* calculate size low */
+
+			if (PCI_MEMORY_BAR == pPciAgent->pciBar[detectedBar].barMapping)
+			{
+				pPciAgent->pciBar[detectedBar].barSizeLow &= PBBLR_MEM_BASE_MASK;
+			}
+			else
+			{
+				pPciAgent->pciBar[detectedBar].barSizeLow &= PBBLR_IO_BASE_MASK;
+			}
+
+			pPciAgent->pciBar[detectedBar].barSizeLow =
+				~pPciAgent->pciBar[detectedBar].barSizeLow + 1;
+
+			pPciAgent->pciBar[detectedBar].barSizeHigh = 0;
+			pPciAgent->pciBar[detectedBar].barSize =
+				(MV_U64)pPciAgent->pciBar[detectedBar].barSizeLow;
+
+
+		}
+
+		/* we are here ! this means we have already detected a bar for
+		this device , now move on */
+
+		detectedBar++;
+		pPciAgent->barsNum++;
+	}
+
+	return detectedBar;
+}
+
+
+/*******************************************************************************
+* mvPciClassNameGet - get PCI  class name
+*
+* DESCRIPTION:
+*		This function returns the PCI class name
+*
+* INPUT:
+*       baseClassCode       - Base Class Code.
+*
+* OUTPUT:
+*       pType - the class name
+*
+* RETURN:
+*       MV_BAD_PARAM for bad parameters ,MV_ERROR on error ! otherwise MV_OK
+*
+*******************************************************************************/
+MV_STATUS mvPciClassNameGet(MV_U32 baseClassCode, MV_8 *pType)
+{
+
+    switch(baseClassCode)
+    {
+        case 0x0:
+            strcpy(pType,"Old generation device");
+            break;
+        case 0x1:
+            strcpy(pType,"Mass storage controller");
+            break;
+        case 0x2:
+            strcpy(pType,"Network controller");
+            break;
+        case 0x3:
+            strcpy(pType,"Display controller");
+            break;
+        case 0x4:
+            strcpy(pType,"Multimedia device");
+            break;
+        case 0x5:
+            strcpy(pType,"Memory controller");
+            break;
+        case 0x6:
+            strcpy(pType,"Bridge Device");
+            break;
+        case 0x7:
+            strcpy(pType,"Simple Communication controllers");
+            break;
+        case 0x8:
+            strcpy(pType,"Base system peripherals");
+            break;
+        case 0x9:
+            strcpy(pType,"Input Devices");
+            break;
+        case 0xa:
+            strcpy(pType,"Docking stations");
+            break;
+        case 0xb:
+            strcpy(pType,"Processors");
+            break;
+        case 0xc:
+            strcpy(pType,"Serial bus controllers");
+            break;
+        case 0xd:
+            strcpy(pType,"Wireless controllers");
+            break;
+        case 0xe:
+            strcpy(pType,"Intelligent I/O controllers");
+            break;
+        case 0xf:
+            strcpy(pType,"Satellite communication controllers");
+            break;
+        case 0x10:
+            strcpy(pType,"Encryption/Decryption controllers");
+            break;
+        case 0x11:
+            strcpy(pType,"Data acquisition and signal processing controllers");
+            break;
+        default:
+            strcpy(pType,"Unknown device");
+            break;
+    }
+
+	return MV_OK;
+
+}
+
+
+
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/pci-if/pci_util/mvPciUtils.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/pci-if/pci_util/mvPciUtils.h
new file mode 100644
index 0000000..2ee0b17
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/pci-if/pci_util/mvPciUtils.h
@@ -0,0 +1,323 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+#ifndef __INCmvPciUtilsh
+#define __INCmvPciUtilsh
+
+/* 
+This module only support scanning of Header type 00h of pci devices 
+There is no suppotr for Header type 01h of pci devices  ( PCI bridges )
+*/
+
+/* includes */
+#include "mvSysHwConfig.h"
+#include "pci-if/mvPciIf.h"
+#include "pci/mvPciRegs.h"
+
+
+
+/* PCI base address low bar mask */
+#define PCI_ERROR_CODE                      0xffffffff
+
+#define PCI_BRIDGE_CLASS					0x6
+#define P2P_BRIDGE_SUB_CLASS_CODE			0x4
+
+
+#define P2P_BUSSES_NUM						0x18
+#define P2P_IO_BASE_LIMIT_SEC_STATUS		0x1C
+#define P2P_MEM_BASE_LIMIT					0x20
+#define P2P_PREF_MEM_BASE_LIMIT				0x24
+#define P2P_PREF_BASE_UPPER_32				0x28
+#define P2P_PREF_LIMIT_UPPER_32				0x2C
+#define P2P_IO_BASE_LIMIT_UPPER_16			0x30
+#define P2P_EXP_ROM							0x38
+
+/* P2P_BUSSES_NUM  (PBM) */
+
+#define PBM_PRIME_BUS_NUM_OFFS				0
+#define PBM_PRIME_BUS_NUM_MASK				(0xff << PBM_PRIME_BUS_NUM_OFFS)
+
+#define PBM_SEC_BUS_NUM_OFFS				8
+#define PBM_SEC_BUS_NUM_MASK				(0xff << PBM_SEC_BUS_NUM_OFFS)
+
+#define PBM_SUB_BUS_NUM_OFFS				16
+#define PBM_SUB_BUS_NUM_MASK				(0xff << PBM_SUB_BUS_NUM_OFFS)
+
+#define PBM_SEC_LAT_TMR_OFFS				24
+#define PBM_SEC_LAT_TMR_MASK				(0xff << PBM_SEC_LAT_TMR_OFFS)
+
+/* P2P_IO_BASE_LIMIT_SEC_STATUS (PIBLSS) */
+
+#define PIBLSS_IO_BASE_OFFS					0
+#define PIBLSS_IO_BASE_MASK					(0xff << PIBLSS_IO_BASE_OFFS)
+
+#define PIBLSS_ADD_CAP_OFFS					0
+#define PIBLSS_ADD_CAP_MASK 				(0x3 << PIBLSS_ADD_CAP_OFFS)
+#define PIBLSS_ADD_CAP_16BIT 				(0x0 << PIBLSS_ADD_CAP_OFFS)
+#define PIBLSS_ADD_CAP_32BIT 				(0x1 << PIBLSS_ADD_CAP_OFFS)
+
+#define PIBLSS_LOW_ADDR_OFFS				0
+#define PIBLSS_LOW_ADDR_MASK				(0xFFF << PIBLSS_LOW_ADDR_OFFS)
+
+#define PIBLSS_HIGH_ADDR_OFFS				12
+#define PIBLSS_HIGH_ADDR_MASK				(0xF << PIBLSS_HIGH_ADDR_OFFS)
+
+#define PIBLSS_IO_LIMIT_OFFS				8
+#define PIBLSS_IO_LIMIT_MASK				(0xff << PIBLSS_IO_LIMIT_OFFS)
+
+#define PIBLSS_SEC_STATUS_OFFS				16
+#define PIBLSS_SEC_STATUS_MASK				(0xffff << PIBLSS_SEC_STATUS_OFFS)
+
+
+/* P2P_MEM_BASE_LIMIT (PMBL)*/
+
+#define PMBL_MEM_BASE_OFFS					0
+#define PMBL_MEM_BASE_MASK					(0xffff << PMBL_MEM_BASE_OFFS)
+
+#define PMBL_MEM_LIMIT_OFFS					16
+#define PMBL_MEM_LIMIT_MASK					(0xffff << PMBL_MEM_LIMIT_OFFS)
+
+
+#define PMBL_LOW_ADDR_OFFS					0
+#define PMBL_LOW_ADDR_MASK					(0xFFFFF << PMBL_LOW_ADDR_OFFS)
+
+#define PMBL_HIGH_ADDR_OFFS					20
+#define PMBL_HIGH_ADDR_MASK					(0xFFF << PMBL_HIGH_ADDR_OFFS)
+
+
+/* P2P_PREF_MEM_BASE_LIMIT (PRMBL) */
+
+#define PRMBL_PREF_MEM_BASE_OFFS			0
+#define PRMBL_PREF_MEM_BASE_MASK			(0xffff << PRMBL_PREF_MEM_BASE_OFFS)
+
+#define PRMBL_PREF_MEM_LIMIT_OFFS			16
+#define PRMBL_PREF_MEM_LIMIT_MASK			(0xffff<<PRMBL_PREF_MEM_LIMIT_OFFS)
+
+#define PRMBL_LOW_ADDR_OFFS					0
+#define PRMBL_LOW_ADDR_MASK					(0xFFFFF << PRMBL_LOW_ADDR_OFFS)
+
+#define PRMBL_HIGH_ADDR_OFFS				20
+#define PRMBL_HIGH_ADDR_MASK				(0xFFF << PRMBL_HIGH_ADDR_OFFS)
+
+#define PRMBL_ADD_CAP_OFFS					0
+#define PRMBL_ADD_CAP_MASK					(0xf << PRMBL_ADD_CAP_OFFS)
+#define PRMBL_ADD_CAP_32BIT					(0x0 << PRMBL_ADD_CAP_OFFS)
+#define PRMBL_ADD_CAP_64BIT					(0x1 << PRMBL_ADD_CAP_OFFS)
+
+/* P2P_IO_BASE_LIMIT_UPPER_16 (PIBLU) */
+
+#define PRBU_IO_UPP_BASE_OFFS				0
+#define PRBU_IO_UPP_BASE_MASK				(0xffff << PRBU_IO_UPP_BASE_OFFS)
+
+#define PRBU_IO_UPP_LIMIT_OFFS				16
+#define PRBU_IO_UPP_LIMIT_MASK				(0xffff << PRBU_IO_UPP_LIMIT_OFFS)
+
+
+/* typedefs */
+
+typedef enum _mvPciBarMapping
+{
+    PCI_MEMORY_BAR, 
+    PCI_IO_BAR, 
+    PCI_NO_MAPPING
+}MV_PCI_BAR_MAPPING;
+
+typedef enum _mvPciBarType
+{
+    PCI_32BIT_BAR, 
+    PCI_64BIT_BAR
+}MV_PCI_BAR_TYPE;
+
+typedef enum _mvPciIntPin
+{
+    MV_PCI_INTA = 1,
+    MV_PCI_INTB = 2,
+    MV_PCI_INTC = 3,
+    MV_PCI_INTD = 4
+}MV_PCI_INT_PIN;
+
+typedef enum _mvPciHeader
+{
+    MV_PCI_STANDARD,
+    MV_PCI_PCI2PCI_BRIDGE
+
+}MV_PCI_HEADER;
+
+
+/* BAR structure */
+typedef struct _pciBar
+{
+    MV_U32 barOffset;
+    MV_U32 barBaseLow;
+    MV_U32 barBaseHigh;
+    MV_U32 barSizeLow;
+    MV_U32 barSizeHigh;
+    /* The 'barBaseAddr' is a 64-bit variable
+       that will contain the TOTAL base address
+       value achived by combining both the 'barBaseLow'
+       and the 'barBaseHigh' parameters as follows:
+
+       BIT: 63          31         0
+            |           |         |
+            barBaseHigh barBaseLow */
+    MV_U64 barBaseAddr;
+    /* The 'barSize' is a 64-bit variable
+       that will contain the TOTAL size achived
+       by combining both the 'barSizeLow' and
+       the 'barSizeHigh' parameters as follows:
+
+       BIT: 63          31         0
+            |           |         |
+            barSizeHigh barSizeLow
+
+       NOTE: The total size described above
+             is AFTER the size calculation as
+             described in PCI spec rev2.2 */
+    MV_U64 barSize;
+    MV_BOOL            isPrefetchable;
+    MV_PCI_BAR_TYPE       barType;
+    MV_PCI_BAR_MAPPING    barMapping;
+
+
+} PCI_BAR;
+
+/* Device information structure */
+typedef struct _mvPciDevice
+{
+    /* Device specific information */
+	MV_U32			busNumber; 	/* Pci agent bus number */
+    MV_U32			deviceNum;	/* Pci agent device number */
+    MV_U32			function;	/* Pci agent function number */
+
+	MV_U32			venID;		/* Pci agent Vendor ID */
+    MV_U32			deviceID;	/* Pci agent Device ID */
+
+    MV_BOOL			isFastB2BCapable;	/* Capability of Fast Back to Back 
+										   transactions */
+	MV_BOOL			isCapListSupport;	/* Support of Capability list */
+	MV_BOOL			is66MHZCapable;		/* 66MHZ support */
+
+    MV_U32			baseClassCode;		/* Pci agent base Class Code */
+    MV_U32			subClassCode;		/* Pci agent sub Class Code */
+    MV_U32			progIf;				/* Pci agent Programing interface */
+	MV_U32			revisionID;
+
+    PCI_BAR			pciBar[6]; 			/* Pci agent bar list */
+
+	MV_U32			p2pPrimBusNum;		/* P2P Primary Bus number*/
+	MV_U32			p2pSecBusNum;		/* P2P Secondary Bus Number*/
+	MV_U32			p2pSubBusNum;		/* P2P Subordinate bus Number */
+	MV_U32			p2pSecLatencyTimer;	/* P2P Econdary Latency Timer*/
+	MV_U32			p2pIObase;			/* P2P IO Base */
+	MV_U32			p2pIOLimit;			/* P2P IO Linit */
+	MV_BOOL			bIO32;	
+	MV_U32			p2pSecStatus;		/* P2P Secondary Status */
+	MV_U32			p2pMemBase;			/* P2P Memory Space */
+	MV_U32			p2pMemLimit;		/* P2P Memory Limit*/
+	MV_U32			p2pPrefMemBase;		/* P2P Prefetchable Mem Base*/
+	MV_U32			p2pPrefMemLimit;	/* P2P Prefetchable Memory Limit*/
+	MV_BOOL			bPrefMem64;	
+	MV_U32			p2pPrefBaseUpper32Bits;/* P2P Prefetchable upper 32 bits*/
+	MV_U32			p2pPrefLimitUpper32Bits;/* P2P prefetchable limit upper 32*/
+
+
+	MV_U32			pciCacheLine;		/* Pci agent cache line */
+	MV_U32			pciLatencyTimer;	/* Pci agent Latency timer  */
+    MV_PCI_HEADER	pciHeader;			/* Pci agent header type*/
+    MV_BOOL			isMultiFunction;	/* Multi function support */
+	MV_BOOL			isBISTCapable;		/* Self test capable */
+
+	MV_U32			subSysID;			/* Sub System ID */
+	MV_U32			subSysVenID;		/* Sub System Vendor ID */
+
+	MV_BOOL			isExpRom;			/* Expantion Rom support */
+	MV_U32			expRomAddr;			/* Expantion Rom pointer */
+
+	MV_U32			capListPointer;		/* Capability list pointer */
+
+	MV_U32			irqLine;		/* IRQ line  */
+	MV_PCI_INT_PIN	intPin;			/* Interrupt pin */
+	MV_U32			minGrant;		/* Minimum grant*/
+	MV_U32			maxLatency;		/* Maximum latency*/
+
+	MV_U32 			funtionsNum;	/* pci agent total functions number */
+
+	MV_U32 			barsNum;
+    MV_U8           type[60];		/* class name of the pci agent */
+
+
+} MV_PCI_DEVICE;
+
+/* PCI gloabl functions */
+MV_STATUS mvPciClassNameGet(MV_U32 classCode, MV_8 *pType);
+
+
+/* Performs a full scan on both PCIs and returns all possible details on the
+   agents found on the bus. */
+MV_STATUS mvPciScan(MV_U32 pciIf,
+					MV_PCI_DEVICE *pPciAgents,
+					MV_U32 *pPciAgentsNum);
+
+
+#endif /* #ifndef __INCmvPciUtilsh */
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/pci/mvCompVer.txt b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/pci/mvCompVer.txt
new file mode 100644
index 0000000..7b6fe36
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/pci/mvCompVer.txt
@@ -0,0 +1,4 @@
+Global HAL Version: FEROCEON_HAL_3_1_7

+Unit HAL Version: 3.1.2

+Description: This component includes an implementation of the unit HAL drivers

+

diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/pci/mvPci.c b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/pci/mvPci.c
new file mode 100644
index 0000000..4a08734
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/pci/mvPci.c
@@ -0,0 +1,1047 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+#include "pci/mvPci.h"
+
+#include "ctrlEnv/mvCtrlEnvLib.h"
+
+/* defines  */       
+#ifdef MV_DEBUG         
+	#define DB(x)	x
+#else                
+	#define DB(x)    
+#endif	             
+					 
+
+
+MV_VOID mvPciHalInit(MV_U32 pciIf, MV_PCI_MOD pciIfmod)
+{
+        if (MV_PCI_MOD_HOST == pciIfmod)
+    {
+
+                mvPciLocalBusNumSet(pciIf, PCI_HOST_BUS_NUM(pciIf));
+                mvPciLocalDevNumSet(pciIf, PCI_HOST_DEV_NUM(pciIf));
+        
+                /* Local device master Enable */
+                mvPciMasterEnable(pciIf, MV_TRUE);
+        
+                /* Local device slave Enable */
+                mvPciSlaveEnable(pciIf, mvPciLocalBusNumGet(pciIf),
+                                                 mvPciLocalDevNumGet(pciIf), MV_TRUE);
+        }
+        /* enable CPU-2-PCI ordering */
+        MV_REG_BIT_SET(PCI_CMD_REG(0), PCR_CPU_TO_PCI_ORDER_EN);
+}
+
+/*******************************************************************************
+* mvPciCommandSet - Set PCI comman register value.
+*
+* DESCRIPTION:
+*       This function sets a given PCI interface with its command register 
+*       value.
+*
+* INPUT:
+*       pciIf   - PCI interface number.
+*       command - 32bit value to be written to comamnd register.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_BAD_PARAM if pciIf is not in range otherwise MV_OK
+*
+*******************************************************************************/
+MV_STATUS mvPciCommandSet(MV_U32 pciIf, MV_U32 command)
+{
+    MV_U32 locBusNum, locDevNum, regVal;
+
+    locBusNum =  mvPciLocalBusNumGet(pciIf);
+    locDevNum =  mvPciLocalDevNumGet(pciIf);
+
+	/* Parameter checking   */
+	if (pciIf >= mvCtrlPciMaxIfGet())
+	{
+		mvOsPrintf("mvPciCommandSet: ERR. Invalid PCI IF num %d\n", pciIf);
+		return MV_BAD_PARAM;
+	}
+
+	/* Set command register */
+	MV_REG_WRITE(PCI_CMD_REG(pciIf), command);
+
+    /* Upodate device max outstanding split tarnsaction */
+    if ((command & PCR_CPU_TO_PCI_ORDER_EN) && 
+        (command & PCR_PCI_TO_CPU_ORDER_EN))
+    {
+        /* Read PCI-X command register */
+        regVal = mvPciConfigRead (pciIf, locBusNum, locDevNum, 0, PCIX_COMMAND);
+                        
+        /* clear bits 22:20 */
+        regVal &= 0xff8fffff;
+
+        /* set reset value */
+        regVal |= (0x3 << 20);
+        
+        /* Write back the value */
+        mvPciConfigWrite (pciIf, locBusNum, locDevNum, 0, PCIX_COMMAND, regVal);
+    }
+
+	return MV_OK;
+
+
+}
+
+
+/*******************************************************************************
+* mvPciModeGet - Get PCI interface mode.
+*
+* DESCRIPTION:
+*       This function returns the given PCI interface mode.
+*
+* INPUT:
+*       pciIf   - PCI interface number.
+*
+* OUTPUT:
+*       pPciMode - Pointer to PCI mode structure.
+*
+* RETURN:
+*       MV_BAD_PARAM for bad parameters ,MV_ERROR on error ! otherwise MV_OK
+*
+*******************************************************************************/
+MV_STATUS mvPciModeGet(MV_U32 pciIf, MV_PCI_MODE *pPciMode)
+{
+	MV_U32 pciMode;
+
+	/* Parameter checking   */
+	if (pciIf >= mvCtrlPciMaxIfGet())
+	{
+		mvOsPrintf("mvPciModeGet: ERR. Invalid PCI interface %d\n", pciIf);
+		return MV_BAD_PARAM;
+	}
+	if (NULL == pPciMode)
+	{
+		mvOsPrintf("mvPciModeGet: ERR. pPciMode = NULL  \n");
+		return MV_BAD_PARAM;
+	}
+
+	/* Read pci mode register */
+	pciMode = MV_REG_READ(PCI_MODE_REG(pciIf));
+	
+	switch (pciMode & PMR_PCI_MODE_MASK)
+	{
+		case PMR_PCI_MODE_CONV:
+            pPciMode->pciType  = MV_PCI_CONV;
+
+			if (MV_REG_READ(PCI_DLL_CTRL_REG(pciIf)) & PDC_DLL_EN)
+			{
+				pPciMode->pciSpeed = 66000000; /* 66MHZ */
+			}
+			else
+			{
+				pPciMode->pciSpeed = 33000000; /* 33MHZ */
+			}
+			
+			break;
+		
+		case PMR_PCI_MODE_PCIX_66MHZ:	
+			pPciMode->pciType  = MV_PCIX;
+			pPciMode->pciSpeed = 66000000; /* 66MHZ */	
+			break;
+		
+		case PMR_PCI_MODE_PCIX_100MHZ:	
+			pPciMode->pciType  = MV_PCIX;
+			pPciMode->pciSpeed = 100000000; /* 100MHZ */	
+			break;
+		
+		case PMR_PCI_MODE_PCIX_133MHZ:	
+			pPciMode->pciType  = MV_PCIX;
+			pPciMode->pciSpeed = 133000000; /* 133MHZ */	
+			break;
+
+		default:
+			{
+				mvOsPrintf("mvPciModeGet: ERR. Non existing mode !!\n");
+				return MV_ERROR;
+			}
+	}
+
+	switch (pciMode & PMR_PCI_64_MASK)
+	{
+		case PMR_PCI_64_64BIT:
+			pPciMode->pciWidth = MV_PCI_64;
+			break;
+		
+		case PMR_PCI_64_32BIT:
+            pPciMode->pciWidth = MV_PCI_32;
+            break;
+		
+		default:
+			{
+				mvOsPrintf("mvPciModeGet: ERR. Non existing mode !!\n");
+				return MV_ERROR;
+			}
+	}
+	
+	return MV_OK;
+}
+
+/*******************************************************************************
+* mvPciRetrySet - Set PCI retry counters
+*
+* DESCRIPTION:
+*       This function specifies the number of times the PCI controller 
+*       retries a transaction before it quits.
+*       Applies to the PCI Master when acting as a requester.
+*       Applies to the PCI slave when acting as a completer (PCI-X mode).
+*       A 0x00 value means a "retry forever".
+*
+* INPUT:
+*       pciIf   - PCI interface number.
+*       counter - Number of times PCI controller retry. Use counter value 
+*                 up to PRR_RETRY_CNTR_MAX.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_BAD_PARAM for bad parameters ,MV_ERROR on error ! otherwise MV_OK
+*
+*******************************************************************************/
+MV_STATUS mvPciRetrySet(MV_U32 pciIf, MV_U32 counter)
+{
+	MV_U32 pciRetry;
+
+	/* Parameter checking   */
+	if (pciIf >= mvCtrlPciMaxIfGet())
+	{
+		mvOsPrintf("mvPciRetrySet: ERR. Invalid PCI interface %d\n", pciIf);
+		return MV_BAD_PARAM;
+	}
+
+	if (counter >= PRR_RETRY_CNTR_MAX)
+	{
+		mvOsPrintf("mvPciRetrySet: ERR. Invalid counter: %d\n", counter);
+		return MV_BAD_PARAM;
+
+	}
+
+	/* Reading PCI retry register */
+    pciRetry  = MV_REG_READ(PCI_RETRY_REG(pciIf));
+
+	pciRetry &= ~PRR_RETRY_CNTR_MASK;
+
+	pciRetry |= (counter << PRR_RETRY_CNTR_OFFS);
+
+	/* write new value */
+	MV_REG_WRITE(PCI_RETRY_REG(pciIf), pciRetry);
+
+	return MV_OK;
+}
+
+
+/*******************************************************************************
+* mvPciDiscardTimerSet - Set PCI discard timer
+*
+* DESCRIPTION:
+*       This function set PCI discard timer.
+*       In conventional PCI mode:
+*       Specifies the number of PCLK cycles the PCI slave keeps a non-accessed
+*       read buffers (non-completed delayed read) before invalidate the buffer.
+*       Set to '0' to disable the timer. The PCI slave waits for delayed 
+*       read completion forever.
+*       In PCI-X mode:
+*       Specifies the number of PCLK cycles the PCI master waits for split
+*       completion transaction, before it invalidates the pre-allocated read
+*       buffer.
+*       Set to '0' to disable the timer. The PCI master waits for split 
+*       completion forever.
+*       NOTE: Must be set to a number greater than MV_PCI_MAX_DISCARD_CLK, 
+*       unless using the "wait for ever" setting 0x0.
+*       NOTE: Must not be updated while there are pending read requests.
+*
+* INPUT:
+*       pciIf      - PCI interface number.
+*       pClkCycles - Number of PCI clock cycles.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_BAD_PARAM for bad parameters ,MV_ERROR on error ! otherwise MV_OK
+*
+*******************************************************************************/
+MV_STATUS mvPciDiscardTimerSet(MV_U32 pciIf, MV_U32 pClkCycles)
+{
+	MV_U32 pciDiscardTimer;
+
+	/* Parameter checking   */
+	if (pciIf >= mvCtrlPciMaxIfGet())
+	{
+		mvOsPrintf("mvPciDiscardTimerSet: ERR. Invalid PCI interface %d\n", 
+																		pciIf);
+		return MV_BAD_PARAM;
+	}
+
+	if (pClkCycles >= PDTR_TIMER_MIN)
+	{
+		mvOsPrintf("mvPciDiscardTimerSet: ERR. Invalid Clk value: %d\n", 	
+																   pClkCycles);
+		return MV_BAD_PARAM;
+
+	}
+
+	/* Read  PCI Discard Timer */
+	pciDiscardTimer  = MV_REG_READ(PCI_DISCARD_TIMER_REG(pciIf));
+
+	pciDiscardTimer &= ~PDTR_TIMER_MASK;
+
+    pciDiscardTimer |= (pClkCycles << PDTR_TIMER_OFFS);
+
+	/* Write new value */
+	MV_REG_WRITE(PCI_DISCARD_TIMER_REG(pciIf), pciDiscardTimer);
+
+	return MV_OK;
+
+}
+
+/* PCI Arbiter routines */
+
+/*******************************************************************************
+* mvPciArbEnable - PCI arbiter enable/disable
+*
+* DESCRIPTION:
+*       This fuction enable/disables a given PCI interface arbiter.
+*       NOTE: Arbiter setting can not be changed while in work. It should only 
+*             be set once.
+* INPUT:
+*       pciIf  - PCI interface number.
+*       enable - Enable/disable parameter. If enable = MV_TRUE then enable.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       None.
+*
+*******************************************************************************/
+MV_STATUS mvPciArbEnable(MV_U32 pciIf, MV_BOOL enable)
+{
+	MV_U32 regVal;
+
+	/* Parameter checking   */
+	if (pciIf >= mvCtrlPciMaxIfGet())
+	{
+		mvOsPrintf("mvPciArbEnable: ERR. Invalid PCI interface %d\n", pciIf);
+		return MV_ERROR;
+	}
+    	
+    /* Set PCI Arbiter Control register according to default configuration 	*/
+	regVal = MV_REG_READ(PCI_ARBITER_CTRL_REG(pciIf));
+
+	/* Make sure arbiter disabled before changing its values */
+	MV_REG_BIT_RESET(PCI_ARBITER_CTRL_REG(pciIf), PACR_ARB_ENABLE); 
+
+	regVal &= ~PCI_ARBITER_CTRL_DEFAULT_MASK;	
+
+	regVal |= PCI_ARBITER_CTRL_DEFAULT;		/* Set default configuration	*/
+
+	if (MV_TRUE == enable)
+	{
+		regVal |= PACR_ARB_ENABLE; 
+	}
+	else
+	{
+		regVal &= ~PACR_ARB_ENABLE; 
+	}
+
+	/* Write to register 										            */
+	MV_REG_WRITE(PCI_ARBITER_CTRL_REG(pciIf), regVal);
+
+	return MV_OK;	
+}
+
+
+/*******************************************************************************
+* mvPciArbParkDis - Disable arbiter parking on agent
+*
+* DESCRIPTION:
+*       This function disables the PCI arbiter from parking on the given agent
+*       list.
+*
+* INPUT:
+*       pciIf        - PCI interface number.
+*       pciAgentMask - When a bit in the mask is set to '1', parking on 
+*                      the associated PCI master is disabled. Mask bit 
+*                      refers to bit 0 - 6. For example disable parking on PCI
+*                      agent 3 set pciAgentMask 0x4 (bit 3 is set).
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       None.
+*
+*******************************************************************************/
+MV_STATUS mvPciArbParkDis(MV_U32 pciIf, MV_U32 pciAgentMask)
+{
+	MV_U32 pciArbiterCtrl;
+
+	/* Parameter checking   */
+	if (pciIf >= mvCtrlPciMaxIfGet())
+	{
+		mvOsPrintf("mvPciArbParkDis: ERR. Invalid PCI interface %d\n", pciIf);
+		return MV_ERROR;
+	}
+
+	/* Reading Arbiter Control register */
+	pciArbiterCtrl = MV_REG_READ(PCI_ARBITER_CTRL_REG(pciIf));
+
+	/* Arbiter must be disabled before changing parking */
+	MV_REG_BIT_RESET(PCI_ARBITER_CTRL_REG(pciIf), PACR_ARB_ENABLE); 
+
+	/* do the change */
+    pciArbiterCtrl &= ~PACR_PARK_DIS_MASK;
+	pciArbiterCtrl |= (pciAgentMask << PACR_PARK_DIS_OFFS);
+
+	/* writing new value ( if th earbiter was enabled before the change		*/ 
+	/* here it will be reenabled 											*/
+	MV_REG_WRITE(PCI_ARBITER_CTRL_REG(pciIf), pciArbiterCtrl);
+
+	return MV_OK;
+}
+
+
+/*******************************************************************************
+* mvPciArbBrokDetectSet - Set PCI arbiter broken detection
+*
+* DESCRIPTION:
+*       This function sets the maximum number of cycles that the arbiter 
+*       waits for a PCI master to respond to its grant assertion. If a 
+*       PCI agent fails to respond within this time, the PCI arbiter aborts 
+*       the transaction and performs a new arbitration cycle.
+*       NOTE: Value must be greater than '1' for conventional PCI and 
+*       greater than '5' for PCI-X.
+*
+* INPUT:
+*       pciIf      - PCI interface number.
+*       pClkCycles - Number of PCI clock cycles. If equal to '0' the broken
+*                    master detection is disabled.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_BAD_PARAM for bad parameters ,MV_ERROR on error ! otherwise MV_OK
+*
+*******************************************************************************/
+MV_STATUS mvPciArbBrokDetectSet(MV_U32 pciIf, MV_U32 pClkCycles)
+{
+	MV_U32 pciArbiterCtrl;
+	MV_U32 pciMode;
+
+	/* Parameter checking   */
+	if (pciIf >= mvCtrlPciMaxIfGet())
+	{
+		mvOsPrintf("mvPciArbBrokDetectSet: ERR. Invalid PCI interface %d\n", 
+																		pciIf);
+		return MV_BAD_PARAM;
+	}
+
+	/* Checking PCI mode and if pClkCycles is legal value */
+	pciMode = MV_REG_READ(PCI_MODE_REG(pciIf));
+	pciMode &= PMR_PCI_MODE_MASK;
+
+	if (PMR_PCI_MODE_CONV == pciMode)
+	{
+		if (pClkCycles < PACR_BROKEN_VAL_CONV_MIN) 
+			return MV_ERROR;
+	}
+	else
+	{
+		if (pClkCycles < PACR_BROKEN_VAL_PCIX_MIN) 
+			return MV_ERROR;
+	}
+
+	pClkCycles <<= PACR_BROKEN_VAL_OFFS;
+
+	/* Reading Arbiter Control register */
+	pciArbiterCtrl  = MV_REG_READ(PCI_ARBITER_CTRL_REG(pciIf));
+	pciArbiterCtrl &= ~PACR_BROKEN_VAL_MASK;
+	pciArbiterCtrl |= pClkCycles;
+
+	/* Arbiter must be disabled before changing broken detection */
+	MV_REG_BIT_RESET(PCI_ARBITER_CTRL_REG(pciIf), PACR_ARB_ENABLE); 
+
+	/* writing new value ( if th earbiter was enabled before the change 	*/
+	/* here it will be reenabled 											*/
+
+	MV_REG_WRITE(PCI_ARBITER_CTRL_REG(pciIf), pciArbiterCtrl);
+
+	return MV_OK;
+}
+
+/* PCI configuration space read write */
+
+/*******************************************************************************
+* mvPciConfigRead - Read from configuration space
+*
+* DESCRIPTION:
+*       This function performs a 32 bit read from PCI configuration space.
+*       It supports both type 0 and type 1 of Configuration Transactions 
+*       (local and over bridge). In order to read from local bus segment, use 
+*       bus number retrieved from mvPciLocalBusNumGet(). Other bus numbers 
+*       will result configuration transaction of type 1 (over bridge).
+*
+* INPUT:
+*       pciIf   - PCI interface number.
+*       bus     - PCI segment bus number.
+*       dev     - PCI device number.
+*       func    - Function number.
+*       regOffs - Register offset.       
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       32bit register data, 0xffffffff on error
+*
+*******************************************************************************/
+MV_U32 mvPciConfigRead (MV_U32 pciIf, MV_U32 bus, MV_U32 dev, MV_U32 func, 
+                        MV_U32 regOff)
+{
+	MV_U32 pciData = 0;
+
+	/* Parameter checking   */
+	if (PCI_DEFAULT_IF != pciIf)
+	{
+		if (pciIf >= mvCtrlPciMaxIfGet())
+		{
+			mvOsPrintf("mvPciConfigRead: ERR. Invalid PCI interface %d\n",pciIf);
+			return 0xFFFFFFFF;
+		}
+	}
+
+	if (dev >= MAX_PCI_DEVICES)
+	{
+		DB(mvOsPrintf("mvPciConfigRead: ERR. device number illigal %d\n", dev));
+		return 0xFFFFFFFF;
+	}
+	
+	if (func >= MAX_PCI_FUNCS)
+	{
+		DB(mvOsPrintf("mvPciConfigRead: ERR. function number illigal %d\n", func));
+		return 0xFFFFFFFF;
+	}
+	
+	if (bus >= MAX_PCI_BUSSES)
+	{
+		DB(mvOsPrintf("mvPciConfigRead: ERR. bus number illigal %d\n", bus));
+		return MV_ERROR;
+	}
+
+
+	/* Creating PCI address to be passed */
+	pciData |= (bus << PCAR_BUS_NUM_OFFS);
+	pciData |= (dev << PCAR_DEVICE_NUM_OFFS);
+	pciData |= (func << PCAR_FUNC_NUM_OFFS);
+	pciData |= (regOff & PCAR_REG_NUM_MASK);
+
+	pciData |= PCAR_CONFIG_EN; 
+	
+	/* Write the address to the PCI configuration address register */
+	MV_REG_WRITE(PCI_CONFIG_ADDR_REG(pciIf), pciData);
+
+	/* In order to let the PCI controller absorbed the address of the read 	*/
+	/* transaction we perform a validity check that the address was written */
+	if(pciData != MV_REG_READ(PCI_CONFIG_ADDR_REG(pciIf)))
+	{
+		return MV_ERROR;
+	}
+	/* Read the Data returned in the PCI Data register */
+	pciData = MV_REG_READ(PCI_CONFIG_DATA_REG(pciIf));
+
+	return pciData;
+}
+
+/*******************************************************************************
+* mvPciConfigWrite - Write to configuration space
+*
+* DESCRIPTION:
+*       This function performs a 32 bit write to PCI configuration space.
+*       It supports both type 0 and type 1 of Configuration Transactions 
+*       (local and over bridge). In order to write to local bus segment, use 
+*       bus number retrieved from mvPciLocalBusNumGet(). Other bus numbers 
+*       will result configuration transaction of type 1 (over bridge).
+*
+* INPUT:
+*       pciIf   - PCI interface number.
+*       bus     - PCI segment bus number.
+*       dev     - PCI device number.
+*       func    - Function number.
+*       regOffs - Register offset.       
+*       data    - 32bit data.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_BAD_PARAM for bad parameters ,MV_ERROR on error ! otherwise MV_OK
+*
+*******************************************************************************/
+MV_STATUS mvPciConfigWrite(MV_U32 pciIf, MV_U32 bus, MV_U32 dev, 
+                           MV_U32 func, MV_U32 regOff, MV_U32 data)
+{
+	MV_U32 pciData = 0;
+
+	/* Parameter checking   */
+	if (PCI_DEFAULT_IF != pciIf)
+	{
+		if (pciIf >= mvCtrlPciMaxIfGet())
+		{
+			mvOsPrintf("mvPciConfigWrite: ERR. Invalid PCI interface %d\n", 
+																		pciIf);
+			return 0xFFFFFFFF;
+		}
+	}
+
+	if (dev >= MAX_PCI_DEVICES)
+	{
+		mvOsPrintf("mvPciConfigWrite: ERR. device number illigal %d\n",dev);
+		return MV_BAD_PARAM;
+	}
+
+	if (func >= MAX_PCI_FUNCS)
+	{
+		mvOsPrintf("mvPciConfigWrite: ERR. function number illigal %d\n", func);
+		return MV_ERROR;
+	}
+
+	if (bus >= MAX_PCI_BUSSES)
+	{
+		mvOsPrintf("mvPciConfigWrite: ERR. bus number illigal %d\n", bus);
+		return MV_ERROR;
+	}
+
+	/* Creating PCI address to be passed */
+	pciData |= (bus << PCAR_BUS_NUM_OFFS);
+	pciData |= (dev << PCAR_DEVICE_NUM_OFFS);
+	pciData |= (func << PCAR_FUNC_NUM_OFFS);
+	pciData |= (regOff & PCAR_REG_NUM_MASK);
+
+	pciData |= PCAR_CONFIG_EN;
+	
+	/* Write the address to the PCI configuration address register */
+	MV_REG_WRITE(PCI_CONFIG_ADDR_REG(pciIf), pciData);
+
+	/* In order to let the PCI controller absorbed the address of the read 	*/
+	/* transaction we perform a validity check that the address was written */
+	if(pciData != MV_REG_READ(PCI_CONFIG_ADDR_REG(pciIf)))
+	{
+		return MV_ERROR;
+	}
+
+	/* Write the Data passed to the PCI Data register */
+	MV_REG_WRITE(PCI_CONFIG_DATA_REG(pciIf), data);
+
+	return MV_OK;
+}
+
+/*******************************************************************************
+* mvPciMasterEnable - Enable/disale PCI interface master transactions.
+*
+* DESCRIPTION:
+*       This function performs read modified write to PCI command status 
+*       (offset 0x4) to set/reset bit 2. After this bit is set, the PCI 
+*       master is allowed to gain ownership on the bus, otherwise it is 
+*       incapable to do so.
+*
+* INPUT:
+*       pciIf  - PCI interface number.
+*       enable - Enable/disable parameter.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_BAD_PARAM for bad parameters ,MV_ERROR on error ! otherwise MV_OK
+*
+*******************************************************************************/
+MV_STATUS mvPciMasterEnable(MV_U32 pciIf, MV_BOOL enable)
+{
+	MV_U32 pciCommandStatus;
+	MV_U32 RegOffs;
+	MV_U32 localBus;
+	MV_U32 localDev;
+
+	/* Parameter checking   */
+	if (pciIf >= mvCtrlPciMaxIfGet())
+	{
+		mvOsPrintf("mvPciMasterEnable: ERR. Invalid PCI interface %d\n", pciIf);
+		return MV_ERROR;
+	}
+
+	localBus = mvPciLocalBusNumGet(pciIf);
+	localDev = mvPciLocalDevNumGet(pciIf);
+	
+	RegOffs = PCI_STATUS_AND_COMMAND;
+
+	pciCommandStatus = mvPciConfigRead(pciIf, localBus, localDev, 0, RegOffs);
+
+	if (MV_TRUE == enable)
+	{
+		pciCommandStatus |= PSCR_MASTER_EN;
+	}
+	else
+	{
+		pciCommandStatus &= ~PSCR_MASTER_EN;
+	}
+
+	mvPciConfigWrite(pciIf, localBus, localDev, 0, RegOffs, pciCommandStatus);
+
+	return MV_OK;
+}
+
+
+/*******************************************************************************
+* mvPciSlaveEnable - Enable/disale PCI interface slave transactions.
+*
+* DESCRIPTION:
+*       This function performs read modified write to PCI command status 
+*       (offset 0x4) to set/reset bit 0 and 1. After those bits are set, 
+*       the PCI slave is allowed to respond to PCI IO space access (bit 0) 
+*       and PCI memory space access (bit 1). 
+*
+* INPUT:
+*       pciIf  - PCI interface number.
+*       dev     - PCI device number.
+*       enable - Enable/disable parameter.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_BAD_PARAM for bad parameters ,MV_ERROR on error ! otherwise MV_OK
+*
+*******************************************************************************/
+MV_STATUS mvPciSlaveEnable(MV_U32 pciIf, MV_U32 bus, MV_U32 dev, MV_BOOL enable)
+{
+	MV_U32 pciCommandStatus;
+	MV_U32 RegOffs;
+
+	/* Parameter checking   */
+	if (pciIf >= mvCtrlPciMaxIfGet())
+	{
+		mvOsPrintf("mvPciSlaveEnable: ERR. Invalid PCI interface %d\n", pciIf);
+		return MV_BAD_PARAM;
+	}
+	if (dev >= MAX_PCI_DEVICES)
+	{
+		mvOsPrintf("mvPciLocalDevNumSet: ERR. device number illigal %d\n", dev);
+		return MV_BAD_PARAM;
+
+	}
+
+	RegOffs = PCI_STATUS_AND_COMMAND;
+	
+	pciCommandStatus=mvPciConfigRead(pciIf, bus, dev, 0, RegOffs);
+
+    if (MV_TRUE == enable)
+	{
+		pciCommandStatus |= (PSCR_IO_EN | PSCR_MEM_EN);
+	}
+	else                             
+	{
+		pciCommandStatus &= ~(PSCR_IO_EN | PSCR_MEM_EN);
+	}
+
+	mvPciConfigWrite(pciIf, bus, dev, 0, RegOffs, pciCommandStatus);
+
+	return MV_OK;
+}
+
+/*******************************************************************************
+* mvPciLocalBusNumSet - Set PCI interface local bus number.
+*
+* DESCRIPTION:
+*       This function sets given PCI interface its local bus number.
+*       Note: In case the PCI interface is PCI-X, the information is read-only.
+*
+* INPUT:
+*       pciIf  - PCI interface number.
+*       busNum - Bus number.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_NOT_ALLOWED in case PCI interface is PCI-X. 
+*       MV_BAD_PARAM on bad parameters ,
+*       otherwise MV_OK
+*
+*******************************************************************************/
+MV_STATUS mvPciLocalBusNumSet(MV_U32 pciIf, MV_U32 busNum)
+{
+	MV_U32 pciP2PConfig;
+	MV_PCI_MODE pciMode;
+	MV_U32 localBus;
+	MV_U32 localDev;
+
+
+	/* Parameter checking   */
+	if (pciIf >= mvCtrlPciMaxIfGet())
+	{
+		mvOsPrintf("mvPciLocalBusNumSet: ERR. Invalid PCI interface %d\n",pciIf);
+		return MV_BAD_PARAM;
+	}
+	if (busNum >= MAX_PCI_BUSSES)
+	{
+		mvOsPrintf("mvPciLocalBusNumSet: ERR. bus number illigal %d\n", busNum);
+		return MV_ERROR;
+
+	}
+
+	localBus = mvPciLocalBusNumGet(pciIf);
+	localDev = mvPciLocalDevNumGet(pciIf);
+
+
+	/* PCI interface mode */
+	mvPciModeGet(pciIf, &pciMode);
+
+	/* if PCI type is PCI-X then it is not allowed to change the dev number */
+	if (MV_PCIX == pciMode.pciType)
+	{
+		pciP2PConfig = mvPciConfigRead(pciIf, localBus, localDev, 0, PCIX_STATUS );
+
+		pciP2PConfig &= ~PXS_BN_MASK;
+
+		pciP2PConfig |= (busNum << PXS_BN_OFFS) & PXS_BN_MASK;
+
+		mvPciConfigWrite(pciIf, localBus, localDev, 0, PCIX_STATUS,pciP2PConfig );
+
+	}
+	else
+	{
+		pciP2PConfig  = MV_REG_READ(PCI_P2P_CONFIG_REG(pciIf));
+
+		pciP2PConfig &= ~PPCR_BUS_NUM_MASK;
+
+		pciP2PConfig |= (busNum << PPCR_BUS_NUM_OFFS) & PPCR_BUS_NUM_MASK;
+
+		MV_REG_WRITE(PCI_P2P_CONFIG_REG(pciIf), pciP2PConfig);
+
+	}
+
+
+	return MV_OK;
+}
+
+
+/*******************************************************************************
+* mvPciLocalBusNumGet - Get PCI interface local bus number.
+*
+* DESCRIPTION:
+*       This function gets the local bus number of a given PCI interface.
+*
+* INPUT:
+*       pciIf  - PCI interface number.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       Local bus number.0xffffffff on Error
+*
+*******************************************************************************/
+MV_U32 mvPciLocalBusNumGet(MV_U32 pciIf)
+{
+	MV_U32 pciP2PConfig;
+
+	/* Parameter checking   */
+	if (PCI_DEFAULT_IF != pciIf)
+	{
+		if (pciIf >= mvCtrlPciMaxIfGet())
+		{
+			mvOsPrintf("mvPciLocalBusNumGet: ERR. Invalid PCI interface %d\n", 
+													   					pciIf);
+			return 0xFFFFFFFF;
+		}
+	}
+
+	pciP2PConfig  = MV_REG_READ(PCI_P2P_CONFIG_REG(pciIf));
+	pciP2PConfig &= PPCR_BUS_NUM_MASK;
+	return (pciP2PConfig >> PPCR_BUS_NUM_OFFS);
+}
+
+
+/*******************************************************************************
+* mvPciLocalDevNumSet - Set PCI interface local device number.
+*
+* DESCRIPTION:
+*       This function sets given PCI interface its local device number.
+*       Note: In case the PCI interface is PCI-X, the information is read-only.
+*
+* INPUT:
+*       pciIf  - PCI interface number.
+*       devNum - Device number.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_NOT_ALLOWED in case PCI interface is PCI-X. MV_BAD_PARAM on bad parameters ,
+*       otherwise MV_OK
+*
+*******************************************************************************/
+MV_STATUS mvPciLocalDevNumSet(MV_U32 pciIf, MV_U32 devNum)
+{
+	MV_U32 pciP2PConfig;
+	MV_PCI_MODE pciMode;
+	MV_U32 localBus;
+	MV_U32 localDev;
+
+	/* Parameter checking   */
+	if (pciIf >= mvCtrlPciMaxIfGet())
+	{
+		mvOsPrintf("mvPciLocalDevNumSet: ERR. Invalid PCI interface %d\n",pciIf);
+		return MV_BAD_PARAM;
+	}
+	if (devNum >= MAX_PCI_DEVICES)
+	{
+		mvOsPrintf("mvPciLocalDevNumSet: ERR. device number illigal %d\n", 
+																	   devNum);
+		return MV_BAD_PARAM;
+
+	}
+	
+	localBus = mvPciLocalBusNumGet(pciIf);
+	localDev = mvPciLocalDevNumGet(pciIf);
+
+	/* PCI interface mode */
+	mvPciModeGet(pciIf, &pciMode);
+
+	/* if PCI type is PCIX then it is not allowed to change the dev number */
+	if (MV_PCIX == pciMode.pciType)
+	{
+		pciP2PConfig = mvPciConfigRead(pciIf, localBus, localDev, 0, PCIX_STATUS );
+
+		pciP2PConfig &= ~PXS_DN_MASK;
+
+		pciP2PConfig |= (devNum << PXS_DN_OFFS) & PXS_DN_MASK;
+
+		mvPciConfigWrite(pciIf,localBus, localDev, 0, PCIX_STATUS,pciP2PConfig );
+	}
+	else
+	{
+		pciP2PConfig  = MV_REG_READ(PCI_P2P_CONFIG_REG(pciIf));
+
+		pciP2PConfig &= ~PPCR_DEV_NUM_MASK;
+
+		pciP2PConfig |= (devNum << PPCR_DEV_NUM_OFFS) & PPCR_DEV_NUM_MASK;
+
+		MV_REG_WRITE(PCI_P2P_CONFIG_REG(pciIf), pciP2PConfig);
+	}
+
+	return MV_OK;
+}
+
+/*******************************************************************************
+* mvPciLocalDevNumGet - Get PCI interface local device number.
+*
+* DESCRIPTION:
+*       This function gets the local device number of a given PCI interface.
+*
+* INPUT:
+*       pciIf  - PCI interface number.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       Local device number. 0xffffffff on Error
+*
+*******************************************************************************/
+MV_U32 mvPciLocalDevNumGet(MV_U32 pciIf)
+{
+	MV_U32 pciP2PConfig;
+
+	/* Parameter checking   */
+	
+	if (PCI_DEFAULT_IF != pciIf)
+	{
+		if (pciIf >= mvCtrlPciMaxIfGet())
+		{
+			mvOsPrintf("mvPciLocalDevNumGet: ERR. Invalid PCI interface %d\n", 
+																   		pciIf);
+			return 0xFFFFFFFF;
+		}
+	}
+	
+	pciP2PConfig  = MV_REG_READ(PCI_P2P_CONFIG_REG(pciIf));
+
+	pciP2PConfig &= PPCR_DEV_NUM_MASK;
+
+	return (pciP2PConfig >> PPCR_DEV_NUM_OFFS);
+}
+
+
+
+
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/pci/mvPci.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/pci/mvPci.h
new file mode 100644
index 0000000..4746336
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/pci/mvPci.h
@@ -0,0 +1,185 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+
+#ifndef __INCPCIH
+#define __INCPCIH
+
+#include "mvCommon.h"
+#include "mvOs.h"
+#include "ctrlEnv/mvCtrlEnvSpec.h"
+#include "pci/mvPciRegs.h"
+
+
+/* NOTE not supported in this driver:
+
+ Built In Self Test (BIST)
+ Vital Product Data (VPD)
+ Message Signaled Interrupt (MSI)
+ Power Management
+ Compact PCI Hot Swap
+ Header retarget
+ 
+Registers not supported: 
+1) PCI DLL Status and Control (PCI0 0x1D20, PCI1 0x1DA0)
+2) PCI/MPP Pads Calibration (CI0/MPP[31:16] 0x1D1C, PCI1/MPP[15:0] 0X1D9C)
+*/  
+
+/* defines */
+/* The number of supported PCI interfaces depend on Marvell controller 		*/
+/* device number. This device number ID is located on the PCI unit 			*/
+/* configuration header. This creates a loop where calling PCI 				*/
+/* configuration read/write	routine results a call to get PCI configuration */
+/* information etc. This macro defines a default PCI interface. This PCI	*/
+/* interface is sure to exist.												*/
+#define PCI_DEFAULT_IF	0
+
+
+/* typedefs */
+/* The Marvell controller supports both conventional PCI and PCI-X.         */
+/* This enumeration describes the PCI type.                                 */
+typedef enum _mvPciType
+{
+    MV_PCI_CONV,    /* Conventional PCI */
+    MV_PCIX         /* PCI-X            */
+}MV_PCI_TYPE;
+
+typedef enum _mvPciMod
+{
+	MV_PCI_MOD_HOST,
+	MV_PCI_MOD_DEVICE
+}MV_PCI_MOD;
+
+
+/* The Marvell controller supports both PCI width of 32 and 64 bit.         */
+/* This enumerator describes PCI width                                      */
+typedef enum _mvPciWidth
+{
+    MV_PCI_32,  /* PCI width 32bit  */
+    MV_PCI_64   /* PCI width 64bit  */
+}MV_PCI_WIDTH;
+
+/* This structure describes the PCI unit configured type, speed and width.  */
+typedef struct _mvPciMode
+{
+    MV_PCI_TYPE  pciType;    /* PCI type                                    */
+    MV_U32       pciSpeed;   /* Assuming PCI base clock on board is 33MHz   */
+    MV_PCI_WIDTH pciWidth;   /* PCI bus width                               */
+}MV_PCI_MODE;
+
+/* mvPciInit - Initialize PCI interfaces*/
+MV_VOID mvPciHalInit(MV_U32 pciIf, MV_PCI_MOD pciIfmod);
+
+/* mvPciCommandSet - Set PCI comman register value.*/
+MV_STATUS mvPciCommandSet(MV_U32 pciIf, MV_U32 command);
+
+/* mvPciModeGet - Get PCI interface mode.*/
+MV_STATUS mvPciModeGet(MV_U32 pciIf, MV_PCI_MODE *pPciMode);
+
+/* mvPciRetrySet - Set PCI retry counters*/
+MV_STATUS mvPciRetrySet(MV_U32 pciIf, MV_U32 counter);
+
+/* mvPciDiscardTimerSet - Set PCI discard timer*/
+MV_STATUS mvPciDiscardTimerSet(MV_U32 pciIf, MV_U32 pClkCycles);
+
+/* mvPciArbEnable - PCI arbiter enable/disable*/
+MV_STATUS mvPciArbEnable(MV_U32 pciIf, MV_BOOL enable);
+
+/* mvPciArbParkDis - Disable arbiter parking on agent */
+MV_STATUS mvPciArbParkDis(MV_U32 pciIf, MV_U32 pciAgentMask);
+
+/* mvPciArbBrokDetectSet - Set PCI arbiter broken detection */
+MV_STATUS mvPciArbBrokDetectSet(MV_U32 pciIf, MV_U32 pClkCycles);
+
+/* mvPciConfigRead - Read from configuration space */
+MV_U32 mvPciConfigRead (MV_U32 pciIf, MV_U32 bus, MV_U32 dev,
+						MV_U32 func,MV_U32 regOff);
+
+/* mvPciConfigWrite - Write to configuration space */
+MV_STATUS mvPciConfigWrite(MV_U32 pciIf, MV_U32 bus, MV_U32 dev,
+                           MV_U32 func, MV_U32 regOff, MV_U32 data);
+
+/* mvPciMasterEnable - Enable/disale PCI interface master transactions.*/
+MV_STATUS mvPciMasterEnable(MV_U32 pciIf, MV_BOOL enable);
+
+/* mvPciSlaveEnable - Enable/disale PCI interface slave transactions.*/
+MV_STATUS mvPciSlaveEnable(MV_U32 pciIf, MV_U32 bus, MV_U32 dev,MV_BOOL enable);
+
+/* mvPciLocalBusNumSet - Set PCI interface local bus number.*/
+MV_STATUS mvPciLocalBusNumSet(MV_U32 pciIf, MV_U32 busNum);
+
+/* mvPciLocalBusNumGet - Get PCI interface local bus number.*/
+MV_U32 mvPciLocalBusNumGet(MV_U32 pciIf);
+
+/* mvPciLocalDevNumSet - Set PCI interface local device number.*/
+MV_STATUS mvPciLocalDevNumSet(MV_U32 pciIf, MV_U32 devNum);
+
+/* mvPciLocalDevNumGet - Get PCI interface local device number.*/
+MV_U32 mvPciLocalDevNumGet(MV_U32 pciIf);
+
+
+#endif /* #ifndef __INCPCIH */
+
+
+
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/pci/mvPciRegs.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/pci/mvPciRegs.h
new file mode 100644
index 0000000..89d0ef1
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/pci/mvPciRegs.h
@@ -0,0 +1,411 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+#ifndef __INCPCIREGSH
+#define __INCPCIREGSH
+
+
+#include "pci-if/mvPciIfRegs.h"
+/* defines */
+#define MAX_PCI_DEVICES         32
+#define MAX_PCI_FUNCS           8
+#define MAX_PCI_BUSSES          128
+
+/* enumerators */
+
+/* This enumerator described the possible PCI slave targets.    	   */
+/* PCI slave targets are designated memory/IO address spaces that the  */
+/* PCI slave targets can access. They are also refered as "targets"    */
+/* this enumeratoe order is determined by the content of : 
+		PCI_BASE_ADDR_ENABLE_REG 				 					*/
+
+
+/* registers offsetes defines */
+
+
+
+/*************************/
+/* PCI control registers */
+/*************************/
+/* maen : should add new registers */
+#define PCI_CMD_REG(pciIf)				 		(0x30c00  + ((pciIf) * 0x80))
+#define PCI_MODE_REG(pciIf)				 		(0x30d00  + ((pciIf) * 0x80))
+#define PCI_RETRY_REG(pciIf)					(0x30c04  + ((pciIf) * 0x80))
+#define PCI_DISCARD_TIMER_REG(pciIf)			(0x30d04  + ((pciIf) * 0x80))
+#define PCI_ARBITER_CTRL_REG(pciIf)				(0x31d00 + ((pciIf) * 0x80))
+#define PCI_P2P_CONFIG_REG(pciIf)				(0x31d14 + ((pciIf) * 0x80))
+#define PCI_ACCESS_CTRL_BASEL_REG(pciIf, targetWin) \
+							(0x31e00 + ((pciIf) * 0x80) + ((targetWin) * 0x10))
+#define PCI_ACCESS_CTRL_BASEH_REG(pciIf, targetWin) \
+							(0x31e04 + ((pciIf) * 0x80) + ((targetWin) * 0x10))
+#define PCI_ACCESS_CTRL_SIZE_REG(pciIf, targetWin)	\
+							(0x31e08 + ((pciIf) * 0x80) + ((targetWin) * 0x10))
+							
+#define PCI_DLL_CTRL_REG(pciIf)	   		 		(0x31d20  + ((pciIf) * 0x80))
+
+/* PCI Dll Control (PDC)*/
+#define PDC_DLL_EN					BIT0
+
+
+/* PCI Command Register (PCR) */
+#define PCR_MASTER_BYTE_SWAP_EN     BIT0
+#define PCR_MASTER_WR_COMBINE_EN    BIT4
+#define PCR_MASTER_RD_COMBINE_EN    BIT5
+#define PCR_MASTER_WR_TRIG_WHOLE    BIT6
+#define PCR_MASTER_RD_TRIG_WHOLE    BIT7
+#define PCR_MASTER_MEM_RD_LINE_EN   BIT8
+#define PCR_MASTER_MEM_RD_MULT_EN   BIT9
+#define PCR_MASTER_WORD_SWAP_EN     BIT10
+#define PCR_SLAVE_WORD_SWAP_EN      BIT11
+#define PCR_NS_ACCORDING_RCV_TRANS  BIT14
+#define PCR_MASTER_PCIX_REQ64N_EN   BIT15
+#define PCR_SLAVE_BYTE_SWAP_EN      BIT16
+#define PCR_MASTER_DAC_EN           BIT17
+#define PCR_MASTER_M64_ALLIGN       BIT18
+#define PCR_ERRORS_PROPAGATION_EN   BIT19
+#define PCR_SLAVE_SWAP_ENABLE       BIT20
+#define PCR_MASTER_SWAP_ENABLE      BIT21
+#define PCR_MASTER_INT_SWAP_EN      BIT22
+#define PCR_LOOP_BACK_ENABLE        BIT23
+#define PCR_SLAVE_INTREG_SWAP_OFFS  24
+#define PCR_SLAVE_INTREG_SWAP_MASK  0x3
+#define PCR_SLAVE_INTREG_BYTE_SWAP  \
+                             (MV_BYTE_SWAP << PCR_SLAVE_INT_REG_SWAP_MASK)
+#define PCR_SLAVE_INTREG_NO_SWAP    \
+                             (MV_NO_SWAP   << PCR_SLAVE_INT_REG_SWAP_MASK)
+#define PCR_SLAVE_INTREG_BYTE_WORD  \
+                             (MV_BYTE_WORD_SWAP << PCR_SLAVE_INT_REG_SWAP_MASK)
+#define PCR_SLAVE_INTREG_WORD_SWAP  \
+                             (MV_WORD_SWAP << PCR_SLAVE_INT_REG_SWAP_MASK)
+#define PCR_RESET_REASSERTION_EN    BIT26
+#define PCR_PCI_TO_CPU_REG_ORDER_EN BIT28
+#define PCR_CPU_TO_PCI_ORDER_EN     BIT29
+#define PCR_PCI_TO_CPU_ORDER_EN     BIT30
+
+/* PCI Mode Register (PMR) */
+#define PMR_PCI_ID_OFFS 			0  /* PCI Interface ID */
+#define PMR_PCI_ID_MASK 			(0x1 << PMR_PCI_ID_OFFS)
+#define PMR_PCI_ID_PCI(pciNum) 		((pciNum) << PCI_MODE_PCIID_OFFS)
+
+#define PMR_PCI_64_OFFS				2 	/* 64-bit PCI Interface */
+#define PMR_PCI_64_MASK				(0x1 << PMR_PCI_64_OFFS)
+#define PMR_PCI_64_64BIT			(0x1 << PMR_PCI_64_OFFS)
+#define PMR_PCI_64_32BIT			(0x0 << PMR_PCI_64_OFFS)
+
+#define PMR_PCI_MODE_OFFS			4 	/* PCI interface mode of operation */
+#define PMR_PCI_MODE_MASK			(0x3 << PMR_PCI_MODE_OFFS)
+#define PMR_PCI_MODE_CONV			(0x0 << PMR_PCI_MODE_OFFS)
+#define PMR_PCI_MODE_PCIX_66MHZ		(0x1 << PMR_PCI_MODE_OFFS)
+#define PMR_PCI_MODE_PCIX_100MHZ	(0x2 << PMR_PCI_MODE_OFFS)
+#define PMR_PCI_MODE_PCIX_133MHZ	(0x3 << PMR_PCI_MODE_OFFS)
+
+#define PMR_EXP_ROM_SUPPORT			BIT8	/* Expansion ROM Active */
+
+#define PMR_PCI_RESET_OFFS			31 /* PCI Interface Reset Indication */
+#define PMR_PCI_RESET_MASK			(0x1 << PMR_PCI_RESET_OFFS)
+#define PMR_PCI_RESET_PCIXRST		(0x0 << PMR_PCI_RESET_OFFS)
+
+
+/* PCI Retry Register (PRR) */
+#define PRR_RETRY_CNTR_OFFS			16 /* Retry Counter */
+#define PRR_RETRY_CNTR_MAX			0xff
+#define PRR_RETRY_CNTR_MASK			(PRR_RETRY_CNTR_MAX << PRR_RETRY_CNTR_OFFS)
+
+
+/* PCI Discard Timer Register (PDTR) */
+#define PDTR_TIMER_OFFS				0	/* Timer */
+#define PDTR_TIMER_MAX				0xffff
+#define PDTR_TIMER_MIN				0x7F
+#define PDTR_TIMER_MASK				(PDTR_TIMER_MAX << PDTR_TIMER_OFFS)
+
+
+/* PCI Arbiter Control Register (PACR) */
+#define PACR_BROKEN_DETECT_EN		BIT1	/* Broken Detection Enable */
+
+#define PACR_BROKEN_VAL_OFFS		3	/* Broken Value */
+#define PACR_BROKEN_VAL_MASK		(0xf << PACR_BROKEN_VAL_OFFS)
+#define PACR_BROKEN_VAL_CONV_MIN	0x2
+#define PACR_BROKEN_VAL_PCIX_MIN	0x6
+
+#define PACR_PARK_DIS_OFFS		14	/* Parking Disable */
+#define PACR_PARK_DIS_MAX_AGENT	0x3f
+#define PACR_PARK_DIS_MASK		(PACR_PARK_DIS_MAX_AGENT<<PACR_PARK_DIS_OFFS)
+#define PACR_PARK_DIS(agent)	((1 << (agent)) << PACR_PARK_DIS_OFFS)
+
+#define PACR_ARB_ENABLE				BIT31	/* Enable Internal Arbiter */
+
+
+/* PCI P2P Configuration Register (PPCR) */
+#define PPCR_2ND_BUS_L_OFFS			0	/* 2nd PCI Interface Bus Range Lower */
+#define PPCR_2ND_BUS_L_MASK			(0xff << PPCR_2ND_BUS_L_OFFS)
+
+#define PPCR_2ND_BUS_H_OFFS			8	/* 2nd PCI Interface Bus Range Upper */
+#define PPCR_2ND_BUS_H_MASK			(0xff << PPCR_2ND_BUS_H_OFFS)
+
+#define PPCR_BUS_NUM_OFFS			16  /* The PCI interface's Bus number */
+#define PPCR_BUS_NUM_MASK			(0xff << PPCR_BUS_NUM_OFFS)
+
+#define PPCR_DEV_NUM_OFFS			24  /* The PCI interface’s Device number */
+#define PPCR_DEV_NUM_MASK			(0xff << PPCR_DEV_NUM_OFFS)
+
+
+/* PCI Access Control Base Low Register (PACBLR) */
+#define PACBLR_EN					BIT0 /* Access control window enable */
+
+#define PACBLR_ACCPROT				BIT4 /* Access Protect */
+#define PACBLR_WRPROT				BIT5 /* Write Protect */
+
+#define PACBLR_PCISWAP_OFFS			6 	 /* PCI slave Data Swap Control */
+#define PACBLR_PCISWAP_MASK			(0x3 << PACBLR_PCISWAP_OFFS)
+#define PACBLR_PCISWAP_BYTE			(0x0 << PACBLR_PCISWAP_OFFS)
+#define PACBLR_PCISWAP_NO_SWAP		(0x1 << PACBLR_PCISWAP_OFFS)
+#define PACBLR_PCISWAP_BYTE_WORD	(0x2 << PACBLR_PCISWAP_OFFS)
+#define PACBLR_PCISWAP_WORD			(0x3 << PACBLR_PCISWAP_OFFS)
+
+#define PACBLR_RDMBURST_OFFS		8 /* Read Max Burst */
+#define PACBLR_RDMBURST_MASK		(0x3 << PACBLR_RDMBURST_OFFS)
+#define PACBLR_RDMBURST_32BYTE		(0x0 << PACBLR_RDMBURST_OFFS)
+#define PACBLR_RDMBURST_64BYTE		(0x1 << PACBLR_RDMBURST_OFFS)
+#define PACBLR_RDMBURST_128BYTE		(0x2 << PACBLR_RDMBURST_OFFS)
+
+#define PACBLR_RDSIZE_OFFS			10 /* Typical PCI read transaction Size. */
+#define PACBLR_RDSIZE_MASK			(0x3 << PACBLR_RDSIZE_OFFS)
+#define PACBLR_RDSIZE_32BYTE		(0x0 << PACBLR_RDSIZE_OFFS)
+#define PACBLR_RDSIZE_64BYTE		(0x1 << PACBLR_RDSIZE_OFFS)
+#define PACBLR_RDSIZE_128BYTE		(0x2 << PACBLR_RDSIZE_OFFS)
+#define PACBLR_RDSIZE_256BYTE		(0x3 << PACBLR_RDSIZE_OFFS)
+
+#define PACBLR_BASE_L_OFFS			12	/* Corresponds to address bits [31:12] */
+#define PACBLR_BASE_L_MASK			(0xfffff << PACBLR_BASE_L_OFFS)
+#define PACBLR_BASE_L_ALIGNMENT		(1 << PACBLR_BASE_L_OFFS)
+#define PACBLR_BASE_ALIGN_UP(base)  \
+                             ((base+PACBLR_BASE_L_ALIGNMENT)&PACBLR_BASE_L_MASK)
+#define PACBLR_BASE_ALIGN_DOWN(base)  (base & PACBLR_BASE_L_MASK)
+
+
+/* PCI Access Control Base High Register (PACBHR) 	*/
+#define PACBHR_BASE_H_OFFS			0	/* Corresponds to address bits [63:32] */
+#define PACBHR_CTRL_BASE_H_MASK		(0xffffffff << PACBHR_BASE_H_OFFS)
+
+/* PCI Access Control Size Register (PACSR) 		*/
+#define PACSR_WRMBURST_OFFS			8 /* Write Max Burst */
+#define PACSR_WRMBURST_MASK			(0x3 << PACSR_WRMBURST_OFFS)
+#define PACSR_WRMBURST_32BYTE		(0x0 << PACSR_WRMBURST_OFFS)
+#define PACSR_WRMBURST_64BYTE		(0x1 << PACSR_WRMBURST_OFFS)
+#define PACSR_WRMBURST_128BYTE		(0x2 << PACSR_WRMBURST_OFFS)
+
+#define PACSR_PCI_ORDERING			BIT11 /* PCI Ordering required */
+
+#define PACSR_SIZE_OFFS				12	/* PCI access window size */
+#define PACSR_SIZE_MASK				(0xfffff << PACSR_SIZE_OFFS)
+#define PACSR_SIZE_ALIGNMENT		(1 << PACSR_SIZE_OFFS)
+#define PACSR_SIZE_ALIGN_UP(size)   \
+                                   ((size+PACSR_SIZE_ALIGNMENT)&PACSR_SIZE_MASK)
+#define PACSR_SIZE_ALIGN_DOWN(size) (size & PACSR_SIZE_MASK)
+
+
+/***************************************/
+/* PCI Configuration Access Registers  */
+/***************************************/
+
+#define PCI_CONFIG_ADDR_REG(pciIf)	(0x30C78 - ((pciIf) * 0x80) )
+#define PCI_CONFIG_DATA_REG(pciIf)	(0x30C7C - ((pciIf) * 0x80) )
+#define PCI_INT_ACK_REG(pciIf)		(0x30C34 + ((pciIf) * 0x80) )
+
+/* PCI Configuration Address Register (PCAR) */
+#define PCAR_REG_NUM_OFFS			2
+#define PCAR_REG_NUM_MASK			(0x3F << PCAR_REG_NUM_OFFS)
+		
+#define PCAR_FUNC_NUM_OFFS			8
+#define PCAR_FUNC_NUM_MASK			(0x7 << PCAR_FUNC_NUM_OFFS)
+		
+#define PCAR_DEVICE_NUM_OFFS		11
+#define PCAR_DEVICE_NUM_MASK		(0x1F << PCAR_DEVICE_NUM_OFFS)
+		
+#define PCAR_BUS_NUM_OFFS			16
+#define PCAR_BUS_NUM_MASK			(0xFF << PCAR_BUS_NUM_OFFS)
+		
+#define PCAR_CONFIG_EN				BIT31
+
+
+/***************************************/
+/* PCI Configuration registers */
+/***************************************/
+
+/*********************************************/
+/* PCI Configuration, Function 0, Registers  */
+/*********************************************/
+
+/* Marvell Specific */
+#define PCI_SCS0_BASE_ADDR_LOW			   			0x010
+#define PCI_SCS0_BASE_ADDR_HIGH			   			0x014
+#define PCI_SCS1_BASE_ADDR_LOW		  				0x018
+#define PCI_SCS1_BASE_ADDR_HIGH			  			0x01C
+#define PCI_INTER_REG_MEM_MAPPED_BASE_ADDR_L 		0x020
+#define PCI_INTER_REG_MEM_MAPPED_BASE_ADDR_H		0x024
+
+/* capability list */
+#define PCI_POWER_MNG_CAPABILITY		            0x040
+#define PCI_POWER_MNG_STATUS_CONTROL		        0x044
+#define PCI_VPD_ADDRESS_REG	                        0x048
+#define PCI_VPD_DATA_REG	                        0x04c
+#define PCI_MSI_MESSAGE_CONTROL						0x050
+#define PCI_MSI_MESSAGE_ADDR		                0x054
+#define PCI_MSI_MESSAGE_UPPER_ADDR		            0x058
+#define PCI_MSI_MESSAGE_DATA		                0x05c
+#define PCIX_COMMAND		                        0x060
+#define PCIX_STATUS		                            0x064
+#define PCI_COMPACT_PCI_HOT_SWAP		            0x068
+
+
+/*********************************************/
+/* PCI Configuration, Function 1, Registers  */
+/*********************************************/
+
+#define PCI_SCS2_BASE_ADDR_LOW						0x10
+#define PCI_SCS2_BASE_ADDR_HIGH						0x14
+#define PCI_SCS3_BASE_ADDR_LOW		 				0x18
+#define PCI_SCS3_BASE_ADDR_HIGH						0x1c
+
+
+/***********************************************/
+/*  PCI Configuration, Function 2, Registers   */
+/***********************************************/
+
+#define PCI_DEVCS0_BASE_ADDR_LOW					0x10
+#define PCI_DEVCS0_BASE_ADDR_HIGH		 			0x14
+#define PCI_DEVCS1_BASE_ADDR_LOW		 			0x18
+#define PCI_DEVCS1_BASE_ADDR_HIGH		      		0x1c
+#define PCI_DEVCS2_BASE_ADDR_LOW		 			0x20
+#define PCI_DEVCS2_BASE_ADDR_HIGH		      		0x24
+
+/***********************************************/
+/*  PCI Configuration, Function 3, Registers   */
+/***********************************************/
+
+#define PCI_BOOTCS_BASE_ADDR_LOW					0x18
+#define PCI_BOOTCS_BASE_ADDR_HIGH		      		0x1c
+
+/***********************************************/
+/*  PCI Configuration, Function 4, Registers   */
+/***********************************************/
+
+#define PCI_P2P_MEM0_BASE_ADDR_LOW				   	0x10
+#define PCI_P2P_MEM0_BASE_ADDR_HIGH		 			0x14
+#define PCI_P2P_IO_BASE_ADDR		               	0x20
+#define PCI_INTER_REGS_IO_MAPPED_BASE_ADDR		   0x24
+
+/* PCIX_STATUS  register fields (PXS) */
+
+#define PXS_FN_OFFS		0	/* Description Number */
+#define PXS_FN_MASK		(0x7 << PXS_FN_OFFS)
+
+#define PXS_DN_OFFS		3	/* Device Number */
+#define PXS_DN_MASK		(0x1f << PXS_DN_OFFS)
+
+#define PXS_BN_OFFS		8	/* Bus Number */
+#define PXS_BN_MASK		(0xff << PXS_BN_OFFS)
+
+
+/* PCI Error Report Register Map */
+#define PCI_SERRN_MASK_REG(pciIf)		(0x30c28  + (pciIf * 0x80))
+#define PCI_CAUSE_REG(pciIf)			(0x31d58 + (pciIf * 0x80))
+#define PCI_MASK_REG(pciIf)				(0x31d5C + (pciIf * 0x80))
+#define PCI_ERROR_ADDR_LOW_REG(pciIf)	(0x31d40 + (pciIf * 0x80))
+#define PCI_ERROR_ADDR_HIGH_REG(pciIf)	(0x31d44 + (pciIf * 0x80))
+#define PCI_ERROR_ATTRIBUTE_REG(pciIf)	(0x31d48 + (pciIf * 0x80))
+#define PCI_ERROR_COMMAND_REG(pciIf)	(0x31d50 + (pciIf * 0x80))
+
+/* PCI Interrupt Cause Register (PICR) */
+#define PICR_ERR_SEL_OFFS           27
+#define PICR_ERR_SEL_MASK           (0x1f << PICR_ERR_SEL_OFFS)
+
+/* PCI Error Command Register (PECR) */
+#define PECR_ERR_CMD_OFFS			0
+#define PECR_ERR_CMD_MASK			(0xf << PECR_ERR_CMD_OFFS)
+#define PECR_DAC					BIT4
+
+
+/* defaults */
+/* Set bits means value is about to change according to new value */
+#define PCI_COMMAND_DEFAULT_MASK                0xffffdff1
+#define PCI_COMMAND_DEFAULT                             \
+                (PCR_MASTER_WR_TRIG_WHOLE   |   \
+         PCR_MASTER_RD_TRIG_WHOLE       |       \
+                 PCR_MASTER_MEM_RD_LINE_EN      |       \
+         PCR_MASTER_MEM_RD_MULT_EN  |   \
+                 PCR_NS_ACCORDING_RCV_TRANS     |       \
+                 PCR_MASTER_PCIX_REQ64N_EN      |       \
+                 PCR_MASTER_DAC_EN                      |       \
+                 PCR_MASTER_M64_ALLIGN          |       \
+                 PCR_ERRORS_PROPAGATION_EN)
+                 
+                 
+#define PCI_ARBITER_CTRL_DEFAULT_MASK   0x801fc07a
+#define PCI_ARBITER_CTRL_DEFAULT        \
+        (PACR_BROKEN_VAL_PCIX_MIN << PACR_BROKEN_VAL_OFFS)
+
+
+#endif /* #ifndef __INCPCIREGSH */
+
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/pex/mvCompVer.txt b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/pex/mvCompVer.txt
new file mode 100644
index 0000000..38a9264
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/pex/mvCompVer.txt
@@ -0,0 +1,4 @@
+Global HAL Version: FEROCEON_HAL_3_1_7

+Unit HAL Version: 3.1.4

+Description: This component includes an implementation of the unit HAL drivers

+

diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/pex/mvPex.c b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/pex/mvPex.c
new file mode 100644
index 0000000..068aac2
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/pex/mvPex.c
@@ -0,0 +1,1143 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+#include "pex/mvPex.h"
+
+#include "ctrlEnv/mvCtrlEnvLib.h"
+
+/* defines  */       
+#ifdef MV_DEBUG         
+#define DB(x)	x
+#else                
+#define DB(x)    
+#endif	             
+
+MV_STATUS mvPexHalInit(MV_U32 pexIf, MV_PEX_TYPE pexType)
+{
+	MV_PEX_MODE pexMode;
+	MV_U32 regVal;
+	MV_U32	status;
+ 
+    /* First implement Guideline (GL# PCI Express-2) Wrong Default Value    */
+    /* to Transmitter Output Current (TXAMP) Relevant for: 88F5181-A1/B0/B1 */
+    /* and 88F5281-B0 and above, 88F5182, 88F5082, 88F5181L, 88F6082/L      */
+ 
+    if ((mvCtrlModelGet() != MV_1281_DEV_ID) &&
+	(mvCtrlModelGet() != MV_6281_DEV_ID) &&
+	(mvCtrlModelGet() != MV_6192_DEV_ID) &&
+    (mvCtrlModelGet() != MV_6190_DEV_ID) &&
+	(mvCtrlModelGet() != MV_6180_DEV_ID) &&
+        	(mvCtrlModelGet() != MV_6183_DEV_ID) &&
+	(mvCtrlModelGet() != MV_6183L_DEV_ID) &&
+        	(mvCtrlModelGet() != MV_78100_DEV_ID) &&
+        	(mvCtrlModelGet() != MV_78200_DEV_ID) &&
+	(mvCtrlModelGet() != MV_76100_DEV_ID) &&
+	(mvCtrlModelGet() != MV_78XX0_DEV_ID))
+    {
+
+        /* Read current value of TXAMP */
+        MV_REG_WRITE(0x41b00, 0x80820000);   /* Write the read command   */
+
+        regVal = MV_REG_READ(0x41b00);      /* Extract the data         */
+
+        /* Prepare new data for write */
+        regVal &= ~0x7;                     /* Clear bits [2:0]         */
+        regVal |=  0x4;                     /* Set the new value        */
+        regVal &= ~0x80000000;              /* Set "write" command      */
+        MV_REG_WRITE(0x41b00, regVal);      /* Write the write command  */
+
+    }
+    else
+    {
+        /* Implement 1.0V termination GL for 88F1281 device only */
+        /* BIT0 - Common mode feedback */
+        /* BIT3 - TxBuf, extra drive for 1.0V termination */
+        if (mvCtrlModelGet() == MV_1281_DEV_ID)
+        {
+                MV_REG_WRITE(0x41b00, 0x80860000);   /* Write the read command   */
+                regVal = MV_REG_READ(0x41b00);      /* Extract the data         */
+                regVal |= (BIT0 | BIT3);
+                regVal &= ~0x80000000;              /* Set "write" command      */
+                MV_REG_WRITE(0x41b00, regVal);      /* Write the write command  */
+
+                MV_REG_WRITE(0x31b00, 0x80860000);   /* Write the read command   */
+                regVal = MV_REG_READ(0x31b00);      /* Extract the data         */
+                regVal |= (BIT0 | BIT3);
+                regVal &= ~0x80000000;              /* Set "write" command      */
+                MV_REG_WRITE(0x31b00, regVal);      /* Write the write command  */
+        }
+    }
+
+        if( mvPexModeGet(pexIf, &pexMode) != MV_OK)
+        {
+                mvOsPrintf("PEX init ERR. mvPexModeGet failed (pexType=%d)\n",pexMode.pexType);
+                return MV_ERROR;
+        }
+
+        /* Check that required PEX type is the one set in reset time */
+        if (pexType != pexMode.pexType)
+        {
+                /* No Link. Shut down the Phy */
+		mvPexPowerDown(pexIf);
+                mvOsPrintf("PEX init ERR. PEX type sampled mismatch (%d,%d)\n",pexType,pexMode.pexType);
+                return MV_ERROR;
+        }
+
+        if (MV_PEX_ROOT_COMPLEX == pexType)
+        {
+                mvPexLocalBusNumSet(pexIf, PEX_HOST_BUS_NUM(pexIf));
+                mvPexLocalDevNumSet(pexIf, PEX_HOST_DEV_NUM(pexIf));
+        
+                /* Local device master Enable */
+                mvPexMasterEnable(pexIf, MV_TRUE);
+        
+                /* Local device slave Enable */
+                mvPexSlaveEnable(pexIf, mvPexLocalBusNumGet(pexIf),
+                                                 mvPexLocalDevNumGet(pexIf), MV_TRUE);
+		/* Interrupt disable */
+		status = MV_REG_READ(PEX_CFG_DIRECT_ACCESS(pexIf, PEX_STATUS_AND_COMMAND));
+		status |= PXSAC_INT_DIS;
+		MV_REG_WRITE(PEX_CFG_DIRECT_ACCESS(pexIf, PEX_STATUS_AND_COMMAND), status);
+        }
+
+        /* now wait 500 ms to be sure the link is valid (spec compliant) */ 
+        mvOsDelay(500);
+	/* Check if we have link */
+	if (MV_REG_READ(PEX_STATUS_REG(pexIf)) & PXSR_DL_DOWN)
+	{
+		mvOsPrintf("PEX%d interface detected no Link.\n",pexIf);
+		return MV_NO_SUCH;
+	}
+
+	if (MV_PEX_WITDH_X1 ==  pexMode.pexWidth)
+	{
+		mvOsPrintf("PEX%d interface detected Link X1\n",pexIf);
+	}
+	else
+	{
+		mvOsPrintf("PEX%d interface detected Link X4\n",pexIf);
+	}
+
+#ifdef PCIE_VIRTUAL_BRIDGE_SUPPORT
+	mvPexVrtBrgInit(pexIf);
+#endif
+	return MV_OK;
+}
+
+/*******************************************************************************
+* mvPexModeGet - Get Pex Mode
+*
+* DESCRIPTION:
+*
+* INPUT:
+*       pexIf   - PEX interface number.
+*
+* OUTPUT:
+*       pexMode - Pex mode structure
+*
+* RETURN:
+*       MV_OK on success , MV_ERROR otherwise
+*
+*******************************************************************************/
+MV_U32 mvPexModeGet(MV_U32 pexIf,MV_PEX_MODE *pexMode)
+{
+	MV_U32 pexData;
+
+	/* Parameter checking   */
+	if (PEX_DEFAULT_IF != pexIf)
+	{
+		if (pexIf >= mvCtrlPexMaxIfGet())
+		{
+			mvOsPrintf("mvPexModeGet: ERR. Invalid PEX interface %d\n",pexIf);
+			return MV_ERROR;
+		}
+	}
+
+	pexData = MV_REG_READ(PEX_CTRL_REG(pexIf));
+
+	switch (pexData & PXCR_DEV_TYPE_CTRL_MASK)
+	{
+	case PXCR_DEV_TYPE_CTRL_CMPLX:
+		pexMode->pexType = MV_PEX_ROOT_COMPLEX;
+		break;
+	case PXCR_DEV_TYPE_CTRL_POINT:
+		pexMode->pexType = MV_PEX_END_POINT;
+		break;
+
+	}
+
+    /* Check if we have link */
+    if (MV_REG_READ(PEX_STATUS_REG(pexIf)) & PXSR_DL_DOWN)
+    {
+        pexMode->pexLinkUp = MV_FALSE;
+        
+        /* If there is no link, the auto negotiation data is worthless */
+        pexMode->pexWidth  = MV_PEX_WITDH_INVALID;
+    }   
+    else
+    {
+        pexMode->pexLinkUp = MV_TRUE;
+
+        /* We have link. The link width is now valid */
+        pexData = MV_REG_READ(PEX_CFG_DIRECT_ACCESS(pexIf, PEX_LINK_CTRL_STAT_REG));
+        pexMode->pexWidth = ((pexData & PXLCSR_NEG_LNK_WDTH_MASK) >> 
+                             PXLCSR_NEG_LNK_WDTH_OFFS);
+    }
+
+    return MV_OK;
+}
+
+
+/* PEX configuration space read write */
+
+/*******************************************************************************
+* mvPexConfigRead - Read from configuration space
+*
+* DESCRIPTION:
+*       This function performs a 32 bit read from PEX configuration space.
+*       It supports both type 0 and type 1 of Configuration Transactions 
+*       (local and over bridge). In order to read from local bus segment, use 
+*       bus number retrieved from mvPexLocalBusNumGet(). Other bus numbers 
+*       will result configuration transaction of type 1 (over bridge).
+*
+* INPUT:
+*       pexIf   - PEX interface number.
+*       bus     - PEX segment bus number.
+*       dev     - PEX device number.
+*       func    - Function number.
+*       regOffs - Register offset.       
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       32bit register data, 0xffffffff on error
+*
+*******************************************************************************/
+MV_U32 mvPexConfigRead (MV_U32 pexIf, MV_U32 bus, MV_U32 dev, MV_U32 func, 
+                        MV_U32 regOff)
+{
+#if defined(PCIE_VIRTUAL_BRIDGE_SUPPORT)
+        return mvPexVrtBrgConfigRead (pexIf, bus, dev, func, regOff);
+}
+
+MV_U32 mvPexHwConfigRead (MV_U32 pexIf, MV_U32 bus, MV_U32 dev, MV_U32 func,
+                        MV_U32 regOff)
+{
+#endif
+	MV_U32 pexData = 0;
+	MV_U32	localDev,localBus;
+
+	/* Parameter checking   */
+	if (PEX_DEFAULT_IF != pexIf)
+	{
+		if (pexIf >= mvCtrlPexMaxIfGet())
+		{
+			mvOsPrintf("mvPexConfigRead: ERR. Invalid PEX interface %d\n",pexIf);
+			return 0xFFFFFFFF;
+		}
+	}
+
+	if (dev >= MAX_PEX_DEVICES)
+	{
+		DB(mvOsPrintf("mvPexConfigRead: ERR. device number illigal %d\n", dev));
+		return 0xFFFFFFFF;
+	}
+	
+	if (func >= MAX_PEX_FUNCS)
+	{
+		DB(mvOsPrintf("mvPexConfigRead: ERR. function num illigal %d\n", func));
+		return 0xFFFFFFFF;
+	}
+	
+	if (bus >= MAX_PEX_BUSSES)
+	{
+		DB(mvOsPrintf("mvPexConfigRead: ERR. bus number illigal %d\n", bus));
+		return MV_ERROR;
+	}
+    	     
+    DB(mvOsPrintf("mvPexConfigRead: pexIf %d, bus %d, dev %d, func %d, regOff 0x%x\n",
+                   pexIf, bus, dev, func, regOff));
+	
+	localDev = mvPexLocalDevNumGet(pexIf);
+	localBus = mvPexLocalBusNumGet(pexIf);
+                                     
+    /* Speed up the process. In case on no link, return MV_ERROR */
+    if ((dev != localDev) || (bus != localBus))
+    {
+        pexData = MV_REG_READ(PEX_STATUS_REG(pexIf));
+
+        if ((pexData & PXSR_DL_DOWN))
+        {
+            return MV_ERROR;
+        }
+    }
+
+    /* in PCI Express we have only one device number */
+	/* and this number is the first number we encounter 
+	else that the localDev*/
+	/* spec pex define return on config read/write on any device */
+	if (bus == localBus)
+	{
+		if (localDev == 0)
+		{
+			/* if local dev is 0 then the first number we encounter 
+			after 0 is 1 */
+			if ((dev != 1)&&(dev != localDev))
+			{
+				return MV_ERROR;
+			}	
+		}
+		else
+		{
+			/* if local dev is not 0 then the first number we encounter 
+			is 0 */
+	
+			if ((dev != 0)&&(dev != localDev))
+			{
+				return MV_ERROR;
+			}
+		}
+		if(func != 0 ) /* i.e bridge */
+		{
+			return MV_ERROR;
+		}
+	}
+    
+    
+	/* Creating PEX address to be passed */
+	pexData = (bus << PXCAR_BUS_NUM_OFFS);
+	pexData |= (dev << PXCAR_DEVICE_NUM_OFFS);
+	pexData |= (func << PXCAR_FUNC_NUM_OFFS);
+	pexData |= (regOff & PXCAR_REG_NUM_MASK); /* lgacy register space */
+	/* extended register space */
+	pexData |=(((regOff & PXCAR_REAL_EXT_REG_NUM_MASK) >> 
+				PXCAR_REAL_EXT_REG_NUM_OFFS) << PXCAR_EXT_REG_NUM_OFFS);
+
+	pexData |= PXCAR_CONFIG_EN; 
+	
+	/* Write the address to the PEX configuration address register */
+	MV_REG_WRITE(PEX_CFG_ADDR_REG(pexIf), pexData);
+
+	DB(mvOsPrintf("mvPexConfigRead:address pexData=%x ",pexData));
+    
+	
+	/* In order to let the PEX controller absorbed the address of the read 	*/
+	/* transaction we perform a validity check that the address was written */
+	if(pexData != MV_REG_READ(PEX_CFG_ADDR_REG(pexIf)))
+	{
+		return MV_ERROR;
+	}
+
+	/* cleaning Master Abort */
+	MV_REG_BIT_SET(PEX_CFG_DIRECT_ACCESS(pexIf,PEX_STATUS_AND_COMMAND), 
+				   PXSAC_MABORT);
+#if 0
+	/* Guideline (GL# PCI Express-1) Erroneous Read Data on Configuration   */
+	/* This guideline is relevant for all devices except of the following devices:
+	   88F5281-BO and above, 88F5181L-A0 and above, 88F1281 A0 and above
+	   88F6183 A0 and above, 88F6183L  */
+	if ( ( (dev != localDev) || (bus != localBus) ) && 
+		(
+		!(MV_5281_DEV_ID == mvCtrlModelGet())&&
+		!((MV_5181_DEV_ID == mvCtrlModelGet())&& (mvCtrlRevGet() >= MV_5181L_A0_REV))&&
+		!(MV_1281_DEV_ID == mvCtrlModelGet())&&
+		!(MV_6183_DEV_ID == mvCtrlModelGet())&&
+		!(MV_6183L_DEV_ID == mvCtrlModelGet())&&
+		!(MV_6281_DEV_ID == mvCtrlModelGet())&&
+		!(MV_6192_DEV_ID == mvCtrlModelGet())&&
+		!(MV_6190_DEV_ID == mvCtrlModelGet())&&
+        !(MV_6180_DEV_ID == mvCtrlModelGet())&& 
+		!(MV_78XX0_DEV_ID == mvCtrlModelGet()) 
+		))
+	{
+
+		/* PCI-Express configuration read work-around */
+
+		/* we will use one of the Punit (AHBToMbus) windows to access the xbar 
+		and read the data from there */
+		/*
+		Need to configure the 2 free Punit (AHB to MBus bridge) 
+		address decoding windows:
+		Configure the flash Window to handle Configuration space requests 
+		for PEX0/1:
+		1.    write 0x7931/0x7941 to the flash window and the size, 
+		      79-xbar attr (pci cfg), 3/4-xbar target (pex0/1), 1-WinEn
+		2.    write base to flash window 
+		
+		Configuration transactions from the CPU should write/read the data 
+		to/from address of the form:
+		addr[31:28] = 0x5 (for PEX0) or 0x6 (for PEX1)
+		addr[27:24] = extended register number
+		addr[23:16] = bus number
+		addr[15:11] = device number
+		addr[10:8]   = function number
+		addr[7:0]     = register number
+		*/
+
+		#include "ctrlEnv/sys/mvAhbToMbus.h"
+		{
+			MV_U32 winNum;
+			MV_AHB_TO_MBUS_DEC_WIN originWin;
+			MV_U32 pciAddr=0;
+			MV_U32 remapLow=0,remapHigh=0;
+
+			/* 
+			We will use DEV_CS2\Flash window for this workarround 
+			*/
+            
+			winNum = mvAhbToMbusWinTargetGet(PEX_CONFIG_RW_WA_TARGET);
+
+			/* save remap values if exist */
+			if ((1 == winNum)||(0 == winNum))
+			{
+				remapLow = MV_REG_READ(AHB_TO_MBUS_WIN_REMAP_LOW_REG(winNum));
+				remapHigh = MV_REG_READ(AHB_TO_MBUS_WIN_REMAP_HIGH_REG(winNum));
+
+			}
+			
+
+			/* save the original window values */
+			mvAhbToMbusWinGet(winNum,&originWin);
+
+			if (PEX_CONFIG_RW_WA_USE_ORIGINAL_WIN_VALUES)
+			{
+				/* set the window as xbar window */
+				if (pexIf)
+				{
+					MV_REG_WRITE(AHB_TO_MBUS_WIN_CTRL_REG(winNum), 
+					(0x7931 | (((originWin.addrWin.size >> 16)-1) ) << 16));
+				}
+				else
+				{
+					MV_REG_WRITE(AHB_TO_MBUS_WIN_CTRL_REG(winNum), 
+					(0x7941 | (((originWin.addrWin.size >> 16)-1) ) << 16));
+				}
+
+				MV_REG_WRITE(AHB_TO_MBUS_WIN_BASE_REG(winNum),
+							 originWin.addrWin.baseLow);
+
+				/*pciAddr = originWin.addrWin.baseLow;*/
+				pciAddr = (MV_U32)CPU_MEMIO_UNCACHED_ADDR(
+					(MV_U32)originWin.addrWin.baseLow);
+			
+			}
+			else
+			{
+				/* set the window as xbar window */
+				if (pexIf)
+				{
+					MV_REG_WRITE(AHB_TO_MBUS_WIN_CTRL_REG(winNum), 
+					(0x7931 | (((PEX_CONFIG_RW_WA_SIZE >> 16)-1) ) << 16));
+				}
+				else
+				{
+					MV_REG_WRITE(AHB_TO_MBUS_WIN_CTRL_REG(winNum), 
+					(0x7941 | (((PEX_CONFIG_RW_WA_SIZE >> 16)-1) ) << 16));
+				}
+
+				MV_REG_WRITE(AHB_TO_MBUS_WIN_BASE_REG(winNum),
+							 PEX_CONFIG_RW_WA_BASE);
+
+				pciAddr = (MV_U32)CPU_MEMIO_UNCACHED_ADDR(PEX_CONFIG_RW_WA_BASE);
+			}
+			
+			
+			/* remap should be as base */
+			if ((1 == winNum)||(0 == winNum))
+			{
+			   MV_REG_WRITE(AHB_TO_MBUS_WIN_REMAP_LOW_REG(winNum),pciAddr);
+			   MV_REG_WRITE(AHB_TO_MBUS_WIN_REMAP_HIGH_REG(winNum),0);
+
+			}
+
+			/* extended register space */
+			pciAddr |= (bus << 16);
+			pciAddr |= (dev << 11);
+			pciAddr |= (func << 8);
+			pciAddr |= (regOff & PXCAR_REG_NUM_MASK); /* lgacy register space */
+
+			pexData = *(MV_U32*)pciAddr; 
+			pexData = MV_32BIT_LE(pexData); /* Data always in LE */
+
+			/* restore the original window values */
+			mvAhbToMbusWinSet(winNum,&originWin);
+
+			/* restore original remap values*/
+			if ((1 == winNum)||(0 == winNum))
+			{
+			   MV_REG_WRITE(AHB_TO_MBUS_WIN_REMAP_LOW_REG(winNum),remapLow);
+			   MV_REG_WRITE(AHB_TO_MBUS_WIN_REMAP_HIGH_REG(winNum),remapHigh);
+
+			}
+		}
+	}
+	else
+#endif
+	{
+		/* Read the Data returned in the PEX Data register */
+		pexData = MV_REG_READ(PEX_CFG_DATA_REG(pexIf));
+
+	}
+
+	DB(mvOsPrintf("mvPexConfigRead: got : %x \n",pexData));
+	
+	return pexData;
+
+}
+
+/*******************************************************************************
+* mvPexConfigWrite - Write to configuration space
+*
+* DESCRIPTION:
+*       This function performs a 32 bit write to PEX configuration space.
+*       It supports both type 0 and type 1 of Configuration Transactions 
+*       (local and over bridge). In order to write to local bus segment, use 
+*       bus number retrieved from mvPexLocalBusNumGet(). Other bus numbers 
+*       will result configuration transaction of type 1 (over bridge).
+*
+* INPUT:
+*       pexIf   - PEX interface number.
+*       bus     - PEX segment bus number.
+*       dev     - PEX device number.
+*       func    - Function number.
+*       regOffs - Register offset.       
+*       data    - 32bit data.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_BAD_PARAM for bad parameters ,MV_ERROR on error ! otherwise MV_OK
+*
+*******************************************************************************/
+MV_STATUS mvPexConfigWrite(MV_U32 pexIf, MV_U32 bus, MV_U32 dev, 
+                           MV_U32 func, MV_U32 regOff, MV_U32 data)
+{
+#if defined(PCIE_VIRTUAL_BRIDGE_SUPPORT)
+        return mvPexVrtBrgConfigWrite (pexIf, bus, dev, func, regOff, data);
+}
+
+MV_STATUS mvPexHwConfigWrite(MV_U32 pexIf, MV_U32 bus, MV_U32 dev,
+                           MV_U32 func, MV_U32 regOff, MV_U32 data)
+{
+#endif
+	MV_U32 pexData = 0;
+	MV_U32	localDev,localBus;
+
+	/* Parameter checking   */
+	if (PEX_DEFAULT_IF != pexIf)
+	{
+		if (pexIf >= mvCtrlPexMaxIfGet())
+		{
+			mvOsPrintf("mvPexConfigWrite: ERR. Invalid PEX interface %d\n", 
+																		pexIf);
+			return MV_ERROR;
+		}
+	}
+
+	if (dev >= MAX_PEX_DEVICES)
+	{
+		mvOsPrintf("mvPexConfigWrite: ERR. device number illigal %d\n",dev);
+		return MV_BAD_PARAM;
+	}
+
+	if (func >= MAX_PEX_FUNCS)
+	{
+		mvOsPrintf("mvPexConfigWrite: ERR. function number illigal %d\n", func);
+		return MV_ERROR;
+	}
+
+	if (bus >= MAX_PEX_BUSSES)
+	{
+		mvOsPrintf("mvPexConfigWrite: ERR. bus number illigal %d\n", bus);
+		return MV_ERROR;
+	}
+
+
+
+	localDev = mvPexLocalDevNumGet(pexIf);
+	localBus = mvPexLocalBusNumGet(pexIf);
+
+	
+	/* in PCI Express we have only one device number other than ourselves*/
+	/* and this number is the first number we encounter 
+		else than the localDev that can be any valid dev number*/
+	/* pex spec define return on config read/write on any device */
+	if (bus == localBus)
+	{
+
+		if (localDev == 0)
+		{
+			/* if local dev is 0 then the first number we encounter 
+			after 0 is 1 */
+			if ((dev != 1)&&(dev != localDev))
+			{
+				return MV_ERROR;
+			}
+	
+		}
+		else
+		{
+			/* if local dev is not 0 then the first number we encounter 
+			is 0 */
+	
+			if ((dev != 0)&&(dev != localDev))
+			{
+				return MV_ERROR;
+			}
+		}
+
+		
+	}
+
+	/* if we are not accessing ourselves , then check the link */
+	if ((dev != localDev) || (bus != localBus) )
+	{
+		/* workarround */
+		/* when no link return MV_ERROR */
+
+		pexData = MV_REG_READ(PEX_STATUS_REG(pexIf));
+
+		if ((pexData & PXSR_DL_DOWN))
+		{
+			return MV_ERROR;
+		}
+
+	}
+
+	pexData =0;
+
+	/* Creating PEX address to be passed */
+	pexData |= (bus << PXCAR_BUS_NUM_OFFS);
+	pexData |= (dev << PXCAR_DEVICE_NUM_OFFS);
+	pexData |= (func << PXCAR_FUNC_NUM_OFFS);
+	pexData |= (regOff & PXCAR_REG_NUM_MASK); /* lgacy register space */
+	/* extended register space */
+	pexData |=(((regOff & PXCAR_REAL_EXT_REG_NUM_MASK) >> 
+				PXCAR_REAL_EXT_REG_NUM_OFFS) << PXCAR_EXT_REG_NUM_OFFS);
+	pexData |= PXCAR_CONFIG_EN; 
+	
+	DB(mvOsPrintf("mvPexConfigWrite: If=%x bus=%x func=%x dev=%x regOff=%x data=%x \n",
+		   pexIf,bus,func,dev,regOff,data,pexData) ); 
+
+	/* Write the address to the PEX configuration address register */
+	MV_REG_WRITE(PEX_CFG_ADDR_REG(pexIf), pexData);
+
+	/* Clear CPU pipe. Important where CPU can perform OOO execution */
+    	CPU_PIPE_FLUSH;
+
+	/* In order to let the PEX controller absorbed the address of the read 	*/
+	/* transaction we perform a validity check that the address was written */
+	if(pexData != MV_REG_READ(PEX_CFG_ADDR_REG(pexIf)))
+	{
+		return MV_ERROR;
+	}
+
+	/* Write the Data passed to the PEX Data register */
+	MV_REG_WRITE(PEX_CFG_DATA_REG(pexIf), data);
+
+	return MV_OK;
+
+}
+
+/*******************************************************************************
+* mvPexMasterEnable - Enable/disale PEX interface master transactions.
+*
+* DESCRIPTION:
+*       This function performs read modified write to PEX command status 
+*       (offset 0x4) to set/reset bit 2. After this bit is set, the PEX 
+*       master is allowed to gain ownership on the bus, otherwise it is 
+*       incapable to do so.
+*
+* INPUT:
+*       pexIf  - PEX interface number.
+*       enable - Enable/disable parameter.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_BAD_PARAM for bad parameters ,MV_ERROR on error ! otherwise MV_OK
+*
+*******************************************************************************/
+MV_STATUS mvPexMasterEnable(MV_U32 pexIf, MV_BOOL enable)
+{
+	MV_U32 pexCommandStatus;
+	MV_U32 localBus;
+	MV_U32 localDev;
+
+	/* Parameter checking   */
+	if (pexIf >= mvCtrlPexMaxIfGet())
+	{
+		mvOsPrintf("mvPexMasterEnable: ERR. Invalid PEX interface %d\n", pexIf);
+		return MV_ERROR;
+	}
+
+	localBus = mvPexLocalBusNumGet(pexIf);
+	localDev = mvPexLocalDevNumGet(pexIf);
+	
+	pexCommandStatus = MV_REG_READ(PEX_CFG_DIRECT_ACCESS(pexIf,
+							    PEX_STATUS_AND_COMMAND));
+
+
+	if (MV_TRUE == enable)
+	{
+		pexCommandStatus |= PXSAC_MASTER_EN;
+	}
+	else
+	{
+		pexCommandStatus &= ~PXSAC_MASTER_EN;
+	}
+
+	
+	MV_REG_WRITE(PEX_CFG_DIRECT_ACCESS(pexIf,PEX_STATUS_AND_COMMAND),
+				 pexCommandStatus);
+
+	return MV_OK;
+}
+
+
+/*******************************************************************************
+* mvPexSlaveEnable - Enable/disale PEX interface slave transactions.
+*
+* DESCRIPTION:
+*       This function performs read modified write to PEX command status 
+*       (offset 0x4) to set/reset bit 0 and 1. After those bits are set, 
+*       the PEX slave is allowed to respond to PEX IO space access (bit 0) 
+*       and PEX memory space access (bit 1). 
+*
+* INPUT:
+*       pexIf  - PEX interface number.
+*       dev     - PEX device number.
+*       enable - Enable/disable parameter.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_BAD_PARAM for bad parameters ,MV_ERROR on error ! otherwise MV_OK
+*
+*******************************************************************************/
+MV_STATUS mvPexSlaveEnable(MV_U32 pexIf, MV_U32 bus,MV_U32 dev, MV_BOOL enable)
+{
+	MV_U32 pexCommandStatus;
+	MV_U32 RegOffs;
+
+	/* Parameter checking   */
+	if (pexIf >= mvCtrlPexMaxIfGet())
+	{
+		mvOsPrintf("mvPexSlaveEnable: ERR. Invalid PEX interface %d\n", pexIf);
+		return MV_BAD_PARAM;
+	}
+	if (dev >= MAX_PEX_DEVICES)
+	{
+		mvOsPrintf("mvPexLocalDevNumSet: ERR. device number illigal %d\n", dev);
+		return MV_BAD_PARAM;
+
+	}
+
+	
+	RegOffs = PEX_STATUS_AND_COMMAND;
+	
+	pexCommandStatus = mvPexConfigRead(pexIf, bus, dev, 0, RegOffs);
+
+    if (MV_TRUE == enable)
+	{
+		pexCommandStatus |= (PXSAC_IO_EN | PXSAC_MEM_EN);
+	}
+	else                             
+	{
+		pexCommandStatus &= ~(PXSAC_IO_EN | PXSAC_MEM_EN);
+	}
+
+	mvPexConfigWrite(pexIf, bus, dev, 0, RegOffs, pexCommandStatus);
+
+	return MV_OK;
+
+}
+
+/*******************************************************************************
+* mvPexLocalBusNumSet - Set PEX interface local bus number.
+*
+* DESCRIPTION:
+*       This function sets given PEX interface its local bus number.
+*       Note: In case the PEX interface is PEX-X, the information is read-only.
+*
+* INPUT:
+*       pexIf  - PEX interface number.
+*       busNum - Bus number.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_NOT_ALLOWED in case PEX interface is PEX-X. 
+*		MV_BAD_PARAM on bad parameters ,
+*       otherwise MV_OK
+*
+*******************************************************************************/
+MV_STATUS mvPexLocalBusNumSet(MV_U32 pexIf, MV_U32 busNum)
+{
+	MV_U32 pexStatus;
+	MV_U32 localBus;
+	MV_U32 localDev;
+
+
+	/* Parameter checking   */
+	if (pexIf >= mvCtrlPexMaxIfGet())
+	{
+		mvOsPrintf("mvPexLocalBusNumSet: ERR. Invalid PEX interface %d\n",pexIf);
+		return MV_BAD_PARAM;
+	}
+	if (busNum >= MAX_PEX_BUSSES)
+	{
+		mvOsPrintf("mvPexLocalBusNumSet: ERR. bus number illigal %d\n", busNum);
+		return MV_ERROR;
+
+	}
+
+	localBus = mvPexLocalBusNumGet(pexIf);
+	localDev = mvPexLocalDevNumGet(pexIf);
+
+
+
+	pexStatus  = MV_REG_READ(PEX_STATUS_REG(pexIf));
+
+	pexStatus &= ~PXSR_PEX_BUS_NUM_MASK;
+
+	pexStatus |= (busNum << PXSR_PEX_BUS_NUM_OFFS) & PXSR_PEX_BUS_NUM_MASK;
+
+	MV_REG_WRITE(PEX_STATUS_REG(pexIf), pexStatus);
+
+
+	return MV_OK;
+}
+
+
+/*******************************************************************************
+* mvPexLocalBusNumGet - Get PEX interface local bus number.
+*
+* DESCRIPTION:
+*       This function gets the local bus number of a given PEX interface.
+*
+* INPUT:
+*       pexIf  - PEX interface number.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       Local bus number.0xffffffff on Error
+*
+*******************************************************************************/
+MV_U32 mvPexLocalBusNumGet(MV_U32 pexIf)
+{
+	MV_U32 pexStatus;
+
+	/* Parameter checking   */
+	if (PEX_DEFAULT_IF != pexIf)
+	{
+		if (pexIf >= mvCtrlPexMaxIfGet())
+		{
+			mvOsPrintf("mvPexLocalBusNumGet: ERR. Invalid PEX interface %d\n",pexIf);
+			return 0xFFFFFFFF;
+		}
+	}
+
+
+	pexStatus  = MV_REG_READ(PEX_STATUS_REG(pexIf));
+
+	pexStatus &= PXSR_PEX_BUS_NUM_MASK;
+
+	return (pexStatus >> PXSR_PEX_BUS_NUM_OFFS);
+
+}
+
+
+/*******************************************************************************
+* mvPexLocalDevNumSet - Set PEX interface local device number.
+*
+* DESCRIPTION:
+*       This function sets given PEX interface its local device number.
+*       Note: In case the PEX interface is PEX-X, the information is read-only.
+*
+* INPUT:
+*       pexIf  - PEX interface number.
+*       devNum - Device number.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_NOT_ALLOWED in case PEX interface is PEX-X. 
+*		MV_BAD_PARAM on bad parameters ,
+*       otherwise MV_OK
+*
+*******************************************************************************/
+MV_STATUS mvPexLocalDevNumSet(MV_U32 pexIf, MV_U32 devNum)
+{
+	MV_U32 pexStatus;
+	MV_U32 localBus;
+	MV_U32 localDev;
+
+	/* Parameter checking   */
+	if (pexIf >= mvCtrlPexMaxIfGet())
+	{
+		mvOsPrintf("mvPexLocalDevNumSet: ERR. Invalid PEX interface %d\n",pexIf);
+		return MV_BAD_PARAM;
+	}
+	if (devNum >= MAX_PEX_DEVICES)
+	{
+		mvOsPrintf("mvPexLocalDevNumSet: ERR. device number illigal %d\n", 
+																	   devNum);
+		return MV_BAD_PARAM;
+
+	}
+	
+	localBus = mvPexLocalBusNumGet(pexIf);
+	localDev = mvPexLocalDevNumGet(pexIf);
+
+
+	pexStatus  = MV_REG_READ(PEX_STATUS_REG(pexIf));
+
+	pexStatus &= ~PXSR_PEX_DEV_NUM_MASK;
+
+	pexStatus |= (devNum << PXSR_PEX_DEV_NUM_OFFS) & PXSR_PEX_DEV_NUM_MASK;
+
+	MV_REG_WRITE(PEX_STATUS_REG(pexIf), pexStatus);
+
+
+	return MV_OK;
+}
+
+/*******************************************************************************
+* mvPexLocalDevNumGet - Get PEX interface local device number.
+*
+* DESCRIPTION:
+*       This function gets the local device number of a given PEX interface.
+*
+* INPUT:
+*       pexIf  - PEX interface number.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       Local device number. 0xffffffff on Error
+*
+*******************************************************************************/
+MV_U32 mvPexLocalDevNumGet(MV_U32 pexIf)
+{
+	MV_U32 pexStatus;
+
+	/* Parameter checking   */
+	
+	if (PEX_DEFAULT_IF != pexIf)
+	{
+		if (pexIf >= mvCtrlPexMaxIfGet())
+		{
+			mvOsPrintf("mvPexLocalDevNumGet: ERR. Invalid PEX interface %d\n", 
+																   		pexIf);
+			return 0xFFFFFFFF;
+		}
+	}
+	
+	pexStatus  = MV_REG_READ(PEX_STATUS_REG(pexIf));
+
+	pexStatus &= PXSR_PEX_DEV_NUM_MASK;
+
+	return (pexStatus >> PXSR_PEX_DEV_NUM_OFFS);
+}
+
+MV_VOID mvPexPhyRegRead(MV_U32 pexIf, MV_U32 regOffset, MV_U16 *value)
+{
+
+	MV_U32 regAddr;
+	if (pexIf >= mvCtrlPexMaxIfGet())
+	{
+		mvOsPrintf("mvPexPhyRegRead: ERR. Invalid PEX interface %d\n", pexIf);
+		return;
+	}
+	regAddr = (BIT31 | ((regOffset & 0x3fff) << 16));
+	MV_REG_WRITE(PEX_PHY_ACCESS_REG(pexIf), regAddr);
+	*value = MV_REG_READ(PEX_PHY_ACCESS_REG(pexIf)); 
+}
+
+
+MV_VOID mvPexPhyRegWrite(MV_U32 pexIf, MV_U32 regOffset, MV_U16 value)
+{
+
+	MV_U32 regAddr;
+	if(pexIf >= mvCtrlPexMaxIfGet())
+	{
+		mvOsPrintf("mvPexPhyRegWrite: ERR. Invalid PEX interface %d\n", pexIf);
+		return;
+	}
+	regAddr = (((regOffset & 0x3fff) << 16) | value);
+	MV_REG_WRITE(PEX_PHY_ACCESS_REG(pexIf), regAddr);
+}
+
+/*******************************************************************************
+* mvPexActiveStateLinkPMEnable
+*
+* DESCRIPTION:
+*       Enable Active Link State Power Management
+*
+* INPUT:
+*       pexIf   - PEX interface number.
+*	enable	- MV_TRUE to enable ASPM, MV_FALSE to disable.
+*
+* OUTPUT:
+*       None
+*
+* RETURN:
+*       MV_OK on success , MV_ERROR otherwise
+*
+*******************************************************************************/
+MV_STATUS mvPexActiveStateLinkPMEnable(MV_U32 pexIf, MV_BOOL enable)
+{
+	MV_U32 reg;
+
+	if(pexIf >= mvCtrlPexMaxIfGet())
+	{
+		mvOsPrintf("mvPexActiveStateLinkPMEnable: ERR. Invalid PEX interface %d\n", pexIf);
+		return MV_ERROR;
+	}
+
+	reg = MV_REG_READ(PEX_PWR_MNG_EXT_REG(pexIf)) & ~PXPMER_L1_ASPM_EN_MASK;
+	if(enable == MV_TRUE)
+		reg |= PXPMER_L1_ASPM_EN_MASK;
+	MV_REG_WRITE(PEX_PWR_MNG_EXT_REG(pexIf), reg);
+
+	/* Enable / Disable L0/1 entry */ 
+	reg = MV_REG_READ(PEX_CFG_DIRECT_ACCESS(pexIf, PEX_LINK_CTRL_STAT_REG))
+			& ~PXLCSR_ASPM_CNT_MASK;
+	if(enable == MV_TRUE)
+		reg |= PXLCSR_ASPM_CNT_L0S_L1S_ENT_SUPP;
+	MV_REG_WRITE(PEX_CFG_DIRECT_ACCESS(pexIf, PEX_LINK_CTRL_STAT_REG), reg);
+
+	return MV_OK;
+}
+
+
+/*******************************************************************************
+* mvPexForceX1
+*
+* DESCRIPTION:
+*       shut down lanes 1-3 if recognize that attached to an x1 end-point
+* INPUT:
+*       pexIf   - PEX interface number.
+*
+* OUTPUT:
+*       None
+*
+* RETURN:
+*       MV_OK on success , MV_ERROR otherwise
+*
+*******************************************************************************/
+MV_U32 mvPexForceX1(MV_U32 pexIf)
+{
+	MV_U32 regData = 0;
+	if(pexIf >= mvCtrlPexMaxIfGet())
+	{
+		mvOsPrintf("mvPexForceX1: ERR. Invalid PEX interface %d\n", pexIf);
+		return MV_BAD_PARAM;
+	}
+
+	regData  = MV_REG_READ(PEX_CTRL_REG(pexIf)) & ~(PXCR_CONF_LINK_MASK) ;
+	regData |= PXCR_CONF_LINK_X1;
+
+	MV_REG_WRITE(PEX_CTRL_REG(pexIf), regData);
+	return MV_OK;
+}
+
+MV_BOOL mvPexIsPowerUp(MV_U32 pexIf)
+{
+	if(pexIf >= mvCtrlPexMaxIfGet())
+	{
+		mvOsPrintf("mvPexIsPowerUp: ERR. Invalid PEX interface %d\n", pexIf);
+		return MV_FALSE;
+	}
+	return mvCtrlPwrClckGet(PEX_UNIT_ID, pexIf);	
+}
+
+
+MV_VOID mvPexPowerDown(MV_U32 pexIf)
+{
+	if ( (mvCtrlModelGet() == MV_78XX0_DEV_ID) ||
+		(mvCtrlModelGet() == MV_76100_DEV_ID) ||
+		(mvCtrlModelGet() == MV_78100_DEV_ID) ||
+		(mvCtrlModelGet() == MV_78200_DEV_ID) )
+	{
+		mvCtrlPwrClckSet(PEX_UNIT_ID, pexIf, MV_FALSE);	
+	}
+	else
+	{
+		MV_REG_WRITE((0x41B00 -(pexIf)*0x10000), 0x20800087);
+	}
+}
+
+
+
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/pex/mvPex.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/pex/mvPex.h
new file mode 100644
index 0000000..d8f1cdd
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/pex/mvPex.h
@@ -0,0 +1,168 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+#ifndef __INCPEXH
+#define __INCPEXH
+
+#include "mvCommon.h"
+#include "mvOs.h"
+#include "pex/mvPexRegs.h"
+#include "ctrlEnv/mvCtrlEnvSpec.h"
+
+
+
+/* NOTE not supported in this driver:*/
+  
+
+/* defines */
+/* The number of supported PEX interfaces depend on Marvell controller 		*/
+/* device number. This device number ID is located on the PEX unit 			*/
+/* configuration header. This creates a loop where calling PEX 				*/
+/* configuration read/write	routine results a call to get PEX configuration */
+/* information etc. This macro defines a default PEX interface. This PEX	*/
+/* interface is sure to exist.												*/
+#define PEX_DEFAULT_IF	0
+
+
+/* typedefs */
+/* The Marvell controller supports both root complex and end point devices */
+/* This enumeration describes the PEX type.                                 */
+typedef enum _mvPexType
+{
+    MV_PEX_ROOT_COMPLEX,   	/* root complex device */
+    MV_PEX_END_POINT        /* end point device */
+}MV_PEX_TYPE;
+
+typedef enum _mvPexWidth
+{
+    MV_PEX_WITDH_X1 = 1,
+    MV_PEX_WITDH_X2,
+    MV_PEX_WITDH_X3,
+    MV_PEX_WITDH_X4,
+    MV_PEX_WITDH_INVALID
+}MV_PEX_WIDTH;
+
+/* PEX Bar attributes */
+typedef struct _mvPexMode
+{
+	MV_PEX_TYPE 	pexType;
+	MV_PEX_WIDTH    pexWidth;
+	MV_BOOL         pexLinkUp;
+}MV_PEX_MODE;
+
+
+
+/* Global Functions prototypes */
+/* mvPexInit - Initialize PEX interfaces*/
+MV_STATUS mvPexHalInit(MV_U32 pexIf, MV_PEX_TYPE pexType);
+
+/* mvPexModeGet - Get Pex If mode */
+MV_U32 mvPexModeGet(MV_U32 pexIf,MV_PEX_MODE *pexMode);
+
+/* mvPexConfigRead - Read from configuration space */
+MV_U32 mvPexConfigRead (MV_U32 pexIf, MV_U32 bus, MV_U32 dev,
+						MV_U32 func,MV_U32 regOff);
+
+/* mvPexConfigWrite - Write to configuration space */
+MV_STATUS mvPexConfigWrite(MV_U32 pexIf, MV_U32 bus, MV_U32 dev,
+                           MV_U32 func, MV_U32 regOff, MV_U32 data);
+
+/* mvPexMasterEnable - Enable/disale PEX interface master transactions.*/
+MV_STATUS mvPexMasterEnable(MV_U32 pexIf, MV_BOOL enable);
+
+/* mvPexSlaveEnable - Enable/disale PEX interface slave transactions.*/
+MV_STATUS mvPexSlaveEnable(MV_U32 pexIf, MV_U32 bus,MV_U32 dev, MV_BOOL enable);
+
+/* mvPexLocalBusNumSet - Set PEX interface local bus number.*/
+MV_STATUS mvPexLocalBusNumSet(MV_U32 pexIf, MV_U32 busNum);
+
+/* mvPexLocalBusNumGet - Get PEX interface local bus number.*/
+MV_U32 mvPexLocalBusNumGet(MV_U32 pexIf);
+
+/* mvPexLocalDevNumSet - Set PEX interface local device number.*/
+MV_STATUS mvPexLocalDevNumSet(MV_U32 pexIf, MV_U32 devNum);
+
+/* mvPexLocalDevNumGet - Get PEX interface local device number.*/
+MV_U32 mvPexLocalDevNumGet(MV_U32 pexIf);
+/* mvPexForceX1 - Force PEX interface to X1 mode. */
+MV_U32 mvPexForceX1(MV_U32 pexIf);
+
+/* mvPexIsPowerUp - Is PEX interface Power up? */
+MV_BOOL mvPexIsPowerUp(MV_U32 pexIf);
+
+/* mvPexPowerDown - Power Down */
+MV_VOID mvPexPowerDown(MV_U32 pexIf);
+
+/* mvPexPowerUp - Power Up */
+MV_VOID mvPexPowerUp(MV_U32 pexIf);
+
+/* mvPexPhyRegRead - Pex phy read */
+MV_VOID mvPexPhyRegRead(MV_U32 pexIf, MV_U32 regOffset, MV_U16 *value);
+
+/* mvPexPhyRegWrite - Pex phy write */
+MV_VOID mvPexPhyRegWrite(MV_U32 pexIf, MV_U32 regOffset, MV_U16 value);
+
+MV_STATUS mvPexActiveStateLinkPMEnable(MV_U32 pexIf, MV_BOOL enable);
+
+#endif /* #ifndef __INCPEXH */
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/pex/mvPexRegs.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/pex/mvPexRegs.h
new file mode 100644
index 0000000..8ac1698
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/pex/mvPexRegs.h
@@ -0,0 +1,751 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+#ifndef __INCPEXREGSH
+#define __INCPEXREGSH
+
+#ifdef __cplusplus
+extern "C" {
+#endif /* __cplusplus */
+
+/* defines */
+#define MAX_PEX_DEVICES         32
+#define MAX_PEX_FUNCS           8
+#define MAX_PEX_BUSSES          256
+
+
+
+/*********************************************************/
+/* PCI Express Configuration Cycles Generation Registers */
+/*********************************************************/
+
+#define PEX_CFG_ADDR_REG(pexIf)		((PEX_IF_BASE(pexIf)) + 0x18F8)
+#define PEX_CFG_DATA_REG(pexIf)		((PEX_IF_BASE(pexIf)) + 0x18FC)
+#define PEX_PHY_ACCESS_REG(pexIf)	((PEX_IF_BASE(pexIf)) + 0x1B00)
+/* PCI Express Configuration Address Register */
+/* PEX_CFG_ADDR_REG (PXCAR)*/
+
+#define PXCAR_REG_NUM_OFFS			2
+#define PXCAR_REG_NUM_MAX			0x3F
+#define PXCAR_REG_NUM_MASK			(PXCAR_REG_NUM_MAX << PXCAR_REG_NUM_OFFS)
+#define PXCAR_FUNC_NUM_OFFS			8
+#define PXCAR_FUNC_NUM_MAX			0x7
+#define PXCAR_FUNC_NUM_MASK			(PXCAR_FUNC_NUM_MAX << PXCAR_FUNC_NUM_OFFS)
+#define PXCAR_DEVICE_NUM_OFFS		11
+#define PXCAR_DEVICE_NUM_MAX		0x1F
+#define PXCAR_DEVICE_NUM_MASK		(PXCAR_DEVICE_NUM_MAX << PXCAR_DEVICE_NUM_OFFS)
+#define PXCAR_BUS_NUM_OFFS			16
+#define PXCAR_BUS_NUM_MAX			0xFF
+#define PXCAR_BUS_NUM_MASK			(PXCAR_BUS_NUM_MAX << PXCAR_BUS_NUM_OFFS)
+#define PXCAR_EXT_REG_NUM_OFFS		24
+#define PXCAR_EXT_REG_NUM_MAX		0xF
+
+/* in pci express register address is now the legacy register address (8 bits)
+with the new extended register address (more 4 bits) , below is the mask of
+the upper 4 bits of the full register address */
+
+#define PXCAR_REAL_EXT_REG_NUM_OFFS	8
+#define PXCAR_EXT_REG_NUM_MASK		(PXCAR_EXT_REG_NUM_MAX << PXCAR_EXT_REG_NUM_OFFS)
+#define PXCAR_CONFIG_EN				BIT31
+
+#define PXCAR_REAL_EXT_REG_NUM_OFFS     8
+#define PXCAR_REAL_EXT_REG_NUM_MASK     (0xF << PXCAR_REAL_EXT_REG_NUM_OFFS)
+
+/* The traditional PCI spec defined 6-bit field to describe register offset.*/ 
+/* The new PCI Express extend the register offset by an extra 4-bits.       */
+/* The below macro assign 10-bit register offset into the apprpreate        */
+/* fields in the CFG_ADDR_REG                                               */
+#define PXCAR_REG_OFFS_SET(regOffs)                         \
+ ( (regOff & PXCAR_REG_NUM_MASK) | \
+   ( ((regOff & PXCAR_REAL_EXT_REG_NUM_MASK) >> PXCAR_REAL_EXT_REG_NUM_OFFS) << PXCAR_EXT_REG_NUM_OFFS) )
+
+/***********************************/
+/* PCI Express Interrupt registers */
+/***********************************/
+#define PEX_CAUSE_REG(pexIf)		((PEX_IF_BASE(pexIf)) + 0x1900)
+#define PEX_MASK_REG(pexIf)		((PEX_IF_BASE(pexIf)) + 0x1910)
+
+#define PXICR_TX_REQ_IN_DLDOWN_ERR  BIT0  /* Transmit request while field   */
+                                          /* <DLDown> of the PCI Express    */
+/* PCI Express Interrupt Cause */
+/* PEX_INT_CAUSE_REG  (PXICR)*/
+/* PEX_INT_MASK_REG*/
+/*
+NOTE:All bits except bits[27:24] are Read/Write Clear only. A cause bit sets
+upon an error event occurrence. A write of 0 clears the bit. A write of 1 has
+no affect. Bits[24:27} are set and cleared upon reception of interrupt
+emulation messages.
+
+Mask bit per cause bit. If a bit is set to 1, the corresponding event is
+enabled. Mask does not affect setting of the Interrupt Cause register bits;
+it only affects the assertion of the interrupt .*/
+                                          
+
+#define PXICR_MDIS_CAUSE			BIT1  /* Attempt to generate PCI transaction 
+                                             while master is disabled */
+#define PXICR_ERR_WRTO_REG_CAUSE	BIT3  /* Erroneous write attempt to
+                                             PCI Express internal register*/
+#define PXICR_HIT_DFLT_WIN_ERR		BIT4  /* Hit Default Window Error */
+#define PXICR_RX_RAM_PAR_ERR        BIT6  /* Rx RAM Parity Error */
+#define PXICR_TX_RAM_PAR_ERR        BIT7  /* Tx RAM Parity Error */
+#define PXICR_COR_ERR_DET			BIT8  /* Correctable Error Detected*/
+#define PXICR_NF_ERR_DET			BIT9  /* Non-Fatal Error Detected*/
+#define PXICR_FERR_DET				BIT10 /* Fatal Error Detected*/
+#define PXICR_DSTATE_CHANGE			BIT11 /* Dstate Change Indication*/
+#define PXICR_BIST					BIT12 /* PCI-Express BIST activated*/
+#define PXICR_FLW_CTRL_PROT     BIT14 /* Flow Control Protocol Error */
+
+#define PXICR_RCV_UR_CA_ERR         BIT15 /* Received UR or CA status. */
+#define PXICR_RCV_ERR_FATAL			BIT16 /* Received ERR_FATAL message.*/
+#define PXICR_RCV_ERR_NON_FATAL		BIT17 /* Received ERR_NONFATAL message*/
+#define PXICR_RCV_ERR_COR			BIT18 /* Received ERR_COR message.*/
+#define PXICR_RCV_CRS				BIT19 /* Received CRS completion status*/
+#define PXICR_SLV_HOT_RESET			BIT20 /* Received Hot Reset Indication*/
+#define PXICR_SLV_DIS_LINK			BIT21 /* Slave Disable Link Indication*/
+#define PXICR_SLV_LB				BIT22 /* Slave Loopback Indication*/
+#define PXICR_LINK_FAIL				BIT23 /* Link Failure indication.*/
+#define PXICR_RCV_INTA				BIT24 /* IntA status.*/
+#define PXICR_RCV_INTB				BIT25 /* IntB status.*/
+#define PXICR_RCV_INTC				BIT26 /* IntC status.*/
+#define PXICR_RCV_INTD				BIT27 /* IntD status.*/
+#define PXICR_RCV_PM_PME            BIT28 /* Received PM_PME message. */
+
+
+/********************************************/
+/* PCI Express Control and Status Registers */
+/********************************************/
+#define PEX_CTRL_REG(pexIf)				((PEX_IF_BASE(pexIf)) + 0x1A00)
+#define PEX_STATUS_REG(pexIf)				((PEX_IF_BASE(pexIf)) + 0x1A04)
+#define PEX_COMPLT_TMEOUT_REG(pexIf)			((PEX_IF_BASE(pexIf)) + 0x1A10)
+#define PEX_PWR_MNG_EXT_REG(pexIf)			((PEX_IF_BASE(pexIf)) + 0x1A18)
+#define PEX_FLOW_CTRL_REG(pexIf)			((PEX_IF_BASE(pexIf)) + 0x1A20)
+#define PEX_ACK_TMR_4X_REG(pexIf)			((PEX_IF_BASE(pexIf)) + 0x1A30)
+#define PEX_ACK_TMR_1X_REG(pexIf)			((PEX_IF_BASE(pexIf)) + 0x1A40)
+#define PEX_TL_CTRL_REG(pexIf)				((PEX_IF_BASE(pexIf)) + 0x1AB0)
+
+
+#define PEX_RAM_PARITY_CTRL_REG(pexIf)  		((PEX_IF_BASE(pexIf)) + 0x1A50)
+/* PCI Express Control Register */
+/* PEX_CTRL_REG (PXCR) */
+
+#define PXCR_CONF_LINK_OFFS             0
+#define PXCR_CONF_LINK_MASK             (1 << PXCR_CONF_LINK_OFFS)
+#define PXCR_CONF_LINK_X4               (0 << PXCR_CONF_LINK_OFFS)
+#define PXCR_CONF_LINK_X1               (1 << PXCR_CONF_LINK_OFFS)
+#define PXCR_DEV_TYPE_CTRL_OFFS			1     /*PCI ExpressDevice Type Control*/
+#define PXCR_DEV_TYPE_CTRL_MASK			BIT1
+#define PXCR_DEV_TYPE_CTRL_CMPLX		(1 << PXCR_DEV_TYPE_CTRL_OFFS)
+#define PXCR_DEV_TYPE_CTRL_POINT		(0 << PXCR_DEV_TYPE_CTRL_OFFS)
+#define PXCR_CFG_MAP_TO_MEM_EN			BIT2  /* Configuration Header Mapping 
+											   to Memory Space Enable         */
+
+#define PXCR_CFG_MAP_TO_MEM_EN			BIT2 /* Configuration Header Mapping 
+											   to Memory Space Enable*/
+
+#define PXCR_RSRV1_OFFS					5
+#define PXCR_RSRV1_MASK					(0x7 << PXCR_RSRV1_OFFS)
+#define PXCR_RSRV1_VAL					(0x0 << PXCR_RSRV1_OFFS)
+
+#define PXCR_CONF_MAX_OUTSTND_OFFS		8 /*Maximum outstanding NP requests as a master*/
+#define PXCR_CONF_MAX_OUTSTND_MASK		(0x3 << PXCR_CONF_MAX_OUTSTND_OFFS)
+
+
+#define PXCR_CONF_NFTS_OFFS				16 /*number of FTS Ordered-Sets*/
+#define PXCR_CONF_NFTS_MASK				(0xff << PXCR_CONF_NFTS_OFFS)
+
+#define PXCR_CONF_MSTR_HOT_RESET		BIT24 /*Master Hot-Reset.*/
+#define PXCR_CONF_MSTR_LB				BIT26 /* Master Loopback */
+#define PXCR_CONF_MSTR_DIS_SCRMB		BIT27 /* Master Disable Scrambling*/
+#define PXCR_CONF_DIRECT_DIS_SCRMB		BIT28 /* Direct Disable Scrambling*/
+
+/* PCI Express Status Register */
+/* PEX_STATUS_REG (PXSR) */
+
+#define PXSR_DL_DOWN					BIT0 /* DL_Down indication.*/
+
+#define PXSR_PEX_BUS_NUM_OFFS			8 /* Bus Number Indication */
+#define PXSR_PEX_BUS_NUM_MASK			(0xff << PXSR_PEX_BUS_NUM_OFFS)
+
+#define PXSR_PEX_DEV_NUM_OFFS			16 /* Device Number Indication */
+#define PXSR_PEX_DEV_NUM_MASK			(0x1f << PXSR_PEX_DEV_NUM_OFFS)
+
+#define PXSR_PEX_SLV_HOT_RESET			BIT24 /* Slave Hot Reset Indication*/
+#define PXSR_PEX_SLV_DIS_LINK			BIT25 /* Slave Disable Link Indication*/
+#define PXSR_PEX_SLV_LB					BIT26 /* Slave Loopback Indication*/
+#define PXSR_PEX_SLV_DIS_SCRMB			BIT27 /* Slave Disable Scrambling Indication*/
+
+
+/* PCI Express Completion Timeout Register */
+/* PEX_COMPLT_TMEOUT_REG (PXCTR)*/
+
+#define PXCTR_CMP_TO_THRSHLD_OFFS		0 /* Completion Timeout Threshold */
+#define PXCTR_CMP_TO_THRSHLD_MASK		(0xffff << PXCTR_CMP_TO_THRSHLD_OFFS)
+
+/* PCI Express Power Management Extended Register */
+/* PEX_PWR_MNG_EXT_REG (PXPMER) */
+
+#define PXPMER_L1_ASPM_EN_OFFS			1
+#define PXPMER_L1_ASPM_EN_MASK			(0x1 << PXPMER_L1_ASPM_EN_OFFS)
+
+/* PCI Express Flow Control Register */
+/* PEX_FLOW_CTRL_REG (PXFCR)*/
+
+#define PXFCR_PH_INIT_FC_OFFS			0 /*Posted Headers Flow Control Credit
+										    Initial Value.*/
+#define PXFCR_PH_INIT_FC_MASK			(0xff << PXFCR_PH_INIT_FC_OFFS)
+
+
+#define PXFCR_NPH_INIT_FC_OFFS			8 /* Classified Non-Posted Headers
+											 Flow Control Credit Initial Value*/
+#define PXFCR_NPH_INIT_FC_MASK			(0xff << PXFCR_NPH_INIT_FC_OFFS)
+
+#define PXFCR_CH_INIT_FC_OFFS			16 /* Completion Headers Flow Control
+											  Credit Initial Value Infinite*/
+										
+#define PXFCR_CH_INIT_FC_MASK			(0xff << PXFCR_CH_INIT_FC_OFFS)
+
+#define PXFCR_FC_UPDATE_TO_OFFS			24 /* Flow Control Update Timeout */
+#define PXFCR_FC_UPDATE_TO_MASK			(0xff << PXFCR_FC_UPDATE_TO_OFFS)
+
+/* PCI Express Acknowledge Timers (4X) Register */
+/* PEX_ACK_TMR_4X_REG (PXAT4R) */
+#define PXAT1R_ACK_LAT_TOX4_OFFS		0  /* Ack Latency Timer Timeout Value */
+#define PXAT1R_ACK_LAT_TOX4_MASK		(0xffff << PXAT4R_ACK_LAT_TOX1_OFFS)
+#define PXAT1R_ACK_RPLY_TOX4_OFFS		16 /* Ack Replay Timer Timeout Value  */
+#define PXAT1R_ACK_RPLY_TOX4_MASK		(0xffff << PXAT1R_ACK_RPLY_TOX1_OFFS)
+
+/* PCI Express Acknowledge Timers (1X) Register */
+/* PEX_ACK_TMR_1X_REG (PXAT1R) */
+
+#define PXAT1R_ACK_LAT_TOX1_OFFS		0 /* Acknowledge Latency Timer Timeout
+										     Value for 1X Link*/
+#define PXAT1R_ACK_LAT_TOX1_MASK		(0xffff << PXAT1R_ACK_LAT_TOX1_OFFS)
+
+#define PXAT1R_ACK_RPLY_TOX1_OFFS		16 /* Acknowledge Replay Timer Timeout
+											  Value for 1X*/
+#define PXAT1R_ACK_RPLY_TOX1_MASK		(0xffff << PXAT1R_ACK_RPLY_TOX1_OFFS)
+
+
+/* PCI Express TL Control Register */
+/* PEX_TL_CTRL_REG (PXTCR) */
+
+#define PXTCR_TX_CMP_BUFF_NO_OFFS		8 /*Number of completion buffers in Tx*/
+#define PXTCR_TX_CMP_BUFF_NO_MASK		(0xf << PXTCR_TX_CMP_BUFF_NO_OFFS)
+
+/* PCI Express Debug MAC Control Register */
+/* PEX_DEBUG_MAC_CTRL_REG (PXDMCR) */
+
+#define PXDMCR_LINKUP					BIT4
+
+
+
+/**********************************************/
+/* PCI Express Configuration Header Registers */
+/**********************************************/
+#define PEX_CFG_DIRECT_ACCESS(pexIf,cfgReg)	((PEX_IF_BASE(pexIf)) + (cfgReg))
+
+#define PEX_DEVICE_AND_VENDOR_ID					0x000
+#define PEX_STATUS_AND_COMMAND						0x004
+#define PEX_CLASS_CODE_AND_REVISION_ID			    0x008
+#define PEX_BIST_HDR_TYPE_LAT_TMR_CACHE_LINE		0x00C
+#define PEX_MEMORY_BAR_BASE_ADDR(barNum)		 	(0x010 + ((barNum) << 2))
+#define PEX_MV_BAR_BASE(barNum)						(0x010 + (barNum) * 8)
+#define PEX_MV_BAR_BASE_HIGH(barNum)				(0x014 + (barNum) * 8)
+#define PEX_BAR0_INTER_REG							0x010
+#define PEX_BAR0_INTER_REG_HIGH						0x014
+#define PEX_BAR1_REG								0x018
+#define PEX_BAR1_REG_HIGH							0x01C
+#define PEX_BAR2_REG								0x020
+#define PEX_BAR2_REG_HIGH							0x024
+
+#define PEX_SUBSYS_ID_AND_SUBSYS_VENDOR_ID			0x02C
+#define PEX_EXPANSION_ROM_BASE_ADDR_REG				0x030
+#define PEX_CAPABILTY_LIST_POINTER					0x034
+#define PEX_INTERRUPT_PIN_AND_LINE					0x03C
+
+/* capability list */
+#define PEX_POWER_MNG_CAPABILITY		            0x040
+#define PEX_POWER_MNG_STATUS_CONTROL		        0x044
+
+#define PEX_MSI_MESSAGE_CONTROL						0x050
+#define PEX_MSI_MESSAGE_ADDR		                0x054
+#define PEX_MSI_MESSAGE_HIGH_ADDR		            0x058
+#define PEX_MSI_MESSAGE_DATA		                0x05C
+
+#define PEX_CAPABILITY_REG							0x60
+#define PEX_DEV_CAPABILITY_REG						0x64
+#define PEX_DEV_CTRL_STAT_REG						0x68
+#define PEX_LINK_CAPABILITY_REG						0x6C
+#define PEX_LINK_CTRL_STAT_REG						0x70
+
+#define PEX_ADV_ERR_RPRT_HDR_TRGT_REG				0x100
+#define PEX_UNCORRECT_ERR_STAT_REG					0x104
+#define PEX_UNCORRECT_ERR_MASK_REG					0x108
+#define PEX_UNCORRECT_ERR_SERVITY_REG				0x10C
+#define PEX_CORRECT_ERR_STAT_REG					0x110
+#define PEX_CORRECT_ERR_MASK_REG					0x114
+#define PEX_ADV_ERR_CAPABILITY_CTRL_REG				0x118
+#define PEX_HDR_LOG_FIRST_DWORD_REG					0x11C
+#define PEX_HDR_LOG_SECOND_DWORD_REG				0x120
+#define PEX_HDR_LOG_THIRD_DWORD_REG					0x124
+#define PEX_HDR_LOG_FOURTH_DWORD_REG				0x128
+
+
+
+/* PCI Express Device and Vendor ID Register*/
+/*PEX_DEVICE_AND_VENDOR_ID (PXDAVI)*/
+
+#define PXDAVI_VEN_ID_OFFS			0 	/* Vendor ID */
+#define PXDAVI_VEN_ID_MASK			(0xffff << PXDAVI_VEN_ID_OFFS)
+
+#define PXDAVI_DEV_ID_OFFS			16	/* Device ID */
+#define PXDAVI_DEV_ID_MASK  		(0xffff << PXDAVI_DEV_ID_OFFS)
+
+
+/* PCI Express Command and Status Register*/
+/*PEX_STATUS_AND_COMMAND (PXSAC)*/
+
+#define PXSAC_IO_EN			BIT0 	/* IO Enable 							  */
+#define PXSAC_MEM_EN		BIT1	/* Memory Enable 						  */
+#define PXSAC_MASTER_EN		BIT2	/* Master Enable 						  */
+#define PXSAC_PERR_EN		BIT6	/* Parity Errors Respond Enable 		  */
+#define PXSAC_SERR_EN		BIT8	/* Ability to assert SERR# line			  */
+#define PXSAC_INT_DIS		BIT10   /* Interrupt Disable 					  */
+#define PXSAC_INT_STAT		BIT19   /* Interrupt Status 			*/
+#define PXSAC_CAP_LIST		BIT20	/* Capability List Support 				  */
+#define PXSAC_MAS_DATA_PERR	BIT24   /* Master Data Parity Error				  */
+#define PXSAC_SLAVE_TABORT	BIT27	/* Signalled Target Abort 	*/
+#define PXSAC_RT_ABORT		BIT28	/* Recieved Target Abort 	*/
+#define PXSAC_MABORT			BIT29	/* Recieved Master Abort 	*/
+#define PXSAC_SYSERR			BIT30	/* Signalled system error 	*/
+#define PXSAC_DET_PARERR		BIT31	/* Detect Parity Error 		*/
+
+
+/* PCI Express Class Code and Revision ID Register*/
+/*PEX_CLASS_CODE_AND_REVISION_ID (PXCCARI)*/       
+
+#define PXCCARI_REVID_OFFS		0		/* Revision ID */
+#define PXCCARI_REVID_MASK		(0xff << PXCCARI_REVID_OFFS)
+
+#define PXCCARI_FULL_CLASS_OFFS	8		/* Full Class Code */
+#define PXCCARI_FULL_CLASS_MASK	(0xffffff << PXCCARI_FULL_CLASS_OFFS)
+
+#define PXCCARI_PROGIF_OFFS		8		/* Prog .I/F*/
+#define PXCCARI_PROGIF_MASK		(0xff << PXCCARI_PROGIF_OFFS)
+
+#define PXCCARI_SUB_CLASS_OFFS	16		/* Sub Class*/
+#define PXCCARI_SUB_CLASS_MASK	(0xff << PXCCARI_SUB_CLASS_OFFS)
+
+#define PXCCARI_BASE_CLASS_OFFS	24		/* Base Class*/
+#define PXCCARI_BASE_CLASS_MASK	(0xff << PXCCARI_BASE_CLASS_OFFS)
+
+
+/* PCI Express BIST, Header Type and Cache Line Size Register*/
+/*PEX_BIST_HDR_TYPE_LAT_TMR_CACHE_LINE (PXBHTLTCL)*/ 
+
+#define PXBHTLTCL_CACHELINE_OFFS		0	/* Specifies the cache line size */
+#define PXBHTLTCL_CACHELINE_MASK		(0xff << PXBHTLTCL_CACHELINE_OFFS)
+
+#define PXBHTLTCL_HEADTYPE_FULL_OFFS	16	/* Full Header Type */
+#define PXBHTLTCL_HEADTYPE_FULL_MASK	(0xff << PXBHTLTCL_HEADTYPE_FULL_OFFS)
+
+#define PXBHTLTCL_MULTI_FUNC			BIT23	/* Multi/Single function */
+
+#define PXBHTLTCL_HEADER_OFFS			16		/* Header type */
+#define PXBHTLTCL_HEADER_MASK			(0x7f << PXBHTLTCL_HEADER_OFFS)
+#define PXBHTLTCL_HEADER_STANDARD		(0x0 << PXBHTLTCL_HEADER_OFFS)
+#define PXBHTLTCL_HEADER_PCI2PCI_BRIDGE	(0x1 << PXBHTLTCL_HEADER_OFFS)
+
+
+#define PXBHTLTCL_BISTCOMP_OFFS		24	/* BIST Completion Code */
+#define PXBHTLTCL_BISTCOMP_MASK		(0xf << PXBHTLTCL_BISTCOMP_OFFS)
+
+#define PXBHTLTCL_BISTACT			BIT30	/* BIST Activate bit */
+#define PXBHTLTCL_BISTCAP			BIT31	/* BIST Capable Bit */
+#define PXBHTLTCL_BISTCAP_OFFS		31	
+#define PXBHTLTCL_BISTCAP_MASK		BIT31	
+#define PXBHTLTCL_BISTCAP_VAL		0
+
+
+/* PCI Express Subsystem Device and Vendor ID */
+/*PEX_SUBSYS_ID_AND_SUBSYS_VENDOR_ID (PXSIASVI)*/
+
+#define PXSIASVI_VENID_OFFS	0	/* Subsystem Manufacturer Vendor ID Number */
+#define PXSIASVI_VENID_MASK	(0xffff << PXSIASVI_VENID_OFFS)
+
+#define PXSIASVI_DEVID_OFFS	16	/* Subsystem Device ID Number */
+#define PXSIASVI_DEVID_MASK	(0xffff << PXSIASVI_DEVID_OFFS)
+
+
+/* PCI Express Capability List Pointer Register*/
+/*PEX_CAPABILTY_LIST_POINTER (PXCLP)*/
+
+#define PXCLP_CAPPTR_OFFS	0		/* Capability List Pointer */
+#define PXCLP_CAPPTR_MASK	(0xff << PXCLP_CAPPTR_OFFS)
+
+/* PCI Express Interrupt Pin and Line Register */
+/*PEX_INTERRUPT_PIN_AND_LINE (PXIPAL)*/
+
+#define PXIPAL_INTLINE_OFFS	0	/* Interrupt line (IRQ) */
+#define PXIPAL_INTLINE_MASK	(0xff << PXIPAL_INTLINE_OFFS)
+
+#define PXIPAL_INTPIN_OFFS	8	/* interrupt pin (A,B,C,D) */
+#define PXIPAL_INTPIN_MASK	(0xff << PXIPAL_INTPIN_OFFS)
+
+
+/* PCI Express Power Management Capability Header Register*/
+/*PEX_POWER_MNG_CAPABILITY (PXPMC)*/
+
+#define PXPMC_CAP_ID_OFFS		0 /* Capability ID */
+#define PXPMC_CAP_ID_MASK		(0xff << PXPMC_CAP_ID_OFFS)
+
+#define PXPMC_NEXT_PTR_OFFS		8 /* Next Item Pointer */
+#define PXPMC_NEXT_PTR_MASK		(0xff << PXPMC_NEXT_PTR_OFFS)
+
+#define PXPMC_PMC_VER_OFFS		16 /* PCI Power Management Capability Version*/
+#define PXPMC_PMC_VER_MASK		(0x7 << PXPMC_PMC_VER_OFFS)
+
+#define PXPMC_DSI 				BIT21/* Device Specific Initialization */
+
+#define PXPMC_AUX_CUR_OFFS		22 /* Auxiliary Current Requirements */
+#define PXPMC_AUX_CUR_MASK		(0x7 << PXPMC_AUX_CUR_OFFS)
+
+#define PXPMC_D1_SUP 			BIT25 /* D1 Power Management support*/
+
+#define PXPMC_D2_SUP 			BIT26 /* D2 Power Management support*/
+
+#define PXPMC_PME_SUP_OFFS		27 /* PM Event generation support*/
+#define PXPMC_PME_SUP_MASK		(0x1f << PXPMC_PME_SUP_OFFS)
+
+/* PCI Express Power Management Control and Status Register*/
+/*PEX_POWER_MNG_STATUS_CONTROL (PXPMSC)*/
+
+#define PXPMSC_PM_STATE_OFFS	0	/* Power State */
+#define PXPMSC_PM_STATE_MASK	(0x3 << PXPMSC_PM_STATE_OFFS)
+#define PXPMSC_PM_STATE_D0		(0x0 << PXPMSC_PM_STATE_OFFS)
+#define PXPMSC_PM_STATE_D1		(0x1 << PXPMSC_PM_STATE_OFFS)
+#define PXPMSC_PM_STATE_D2		(0x2 << PXPMSC_PM_STATE_OFFS)
+#define PXPMSC_PM_STATE_D3		(0x3 << PXPMSC_PM_STATE_OFFS)
+
+#define PXPMSC_PME_EN			BIT8/* PM_PME Message Generation Enable */
+
+#define PXPMSC_PM_DATA_SEL_OFFS	9	/* Data Select*/
+#define PXPMSC_PM_DATA_SEL_MASK	(0xf << PXPMSC_PM_DATA_SEL_OFFS)
+
+#define PXPMSC_PM_DATA_SCALE_OFFS	13	/* Data Scale */
+#define PXPMSC_PM_DATA_SCALE_MASK	(0x3 << PXPMSC_PM_DATA_SCALE_OFFS)
+
+#define PXPMSC_PME_STAT				BIT15/* PME Status */
+
+#define PXPMSC_PM_DATA_OFFS			24		/* State Data */
+#define PXPMSC_PM_DATA_MASK			(0xff << PXPMSC_PM_DATA_OFFS)
+
+
+/* PCI Express MSI Message Control Register*/								 
+/*PEX_MSI_MESSAGE_CONTROL (PXMMC)*/
+
+#define PXMMC_CAP_ID_OFFS			0 /* Capability ID */
+#define PXMMC_CAP_ID_MASK			(0xff << PXMMC_CAP_ID_OFFS)
+
+#define PXMMC_NEXT_PTR_OFFS			8 /* Next Item Pointer */
+#define PXMMC_NEXT_PTR_MASK			(0xff << PXMMC_NEXT_PTR_OFFS)
+
+#define PXMMC_MSI_EN				BIT18 /* MSI Enable */
+
+#define PXMMC_MULTI_CAP_OFFS		17 /* Multiple Message Capable */
+#define PXMMC_MULTI_CAP_MASK		(0x7 << PXMMC_MULTI_CAP_OFFS)
+
+#define PXMMC_MULTI_EN_OFFS			20  /* Multiple Messages Enable */
+#define PXMMC_MULTI_EN_MASK			(0x7 << PXMMC_MULTI_EN_OFFS)
+
+#define PXMMC_ADDR64				BIT23	/* 64-bit Addressing Capable */
+
+
+/* PCI Express MSI Message Address Register*/
+/*PEX_MSI_MESSAGE_ADDR (PXMMA)*/
+
+#define PXMMA_MSI_ADDR_OFFS			2 /* Message Address  corresponds to 
+										Address[31:2] of the MSI MWr TLP*/
+#define PXMMA_MSI_ADDR_MASK			(0x3fffffff << PXMMA_MSI_ADDR_OFFS)
+
+
+/* PCI Express MSI Message Address (High) Register */
+/*PEX_MSI_MESSAGE_HIGH_ADDR (PXMMHA)*/
+
+#define PXMMA_MSI_ADDR_H_OFFS		0 /* Message Upper Address corresponds to 
+											Address[63:32] of the MSI MWr TLP*/
+#define PXMMA_MSI_ADDR_H_MASK		(0xffffffff << PXMMA_MSI_ADDR_H_OFFS )
+
+
+/* PCI Express MSI Message Data Register*/
+/*PEX_MSI_MESSAGE_DATA (PXMMD)*/
+
+#define PXMMD_MSI_DATA_OFFS 		0 /* Message Data */
+#define PXMMD_MSI_DATA_MASK 		(0xffff << PXMMD_MSI_DATA_OFFS )
+
+
+/* PCI Express Capability Register*/								 
+/*PEX_CAPABILITY_REG (PXCR)*/
+
+#define PXCR_CAP_ID_OFFS			0	/* Capability ID*/
+#define PXCR_CAP_ID_MASK			(0xff << PXCR_CAP_ID_OFFS)
+
+#define PXCR_NEXT_PTR_OFFS			8 /* Next Item Pointer*/
+#define PXCR_NEXT_PTR_MASK			(0xff << PXCR_NEXT_PTR_OFFS)
+
+#define PXCR_CAP_VER_OFFS			16 /* Capability Version*/
+#define PXCR_CAP_VER_MASK			(0xf << PXCR_CAP_VER_OFFS)
+
+#define PXCR_DEV_TYPE_OFFS			20 /*  Device/Port Type*/
+#define PXCR_DEV_TYPE_MASK			(0xf << PXCR_DEV_TYPE_OFFS)
+
+#define PXCR_SLOT_IMP 				BIT24 /* Slot Implemented*/
+
+#define PXCR_INT_MSG_NUM_OFFS		25 /* Interrupt Message Number*/
+#define PXCR_INT_MSG_NUM_MASK		(0x1f << PXCR_INT_MSG_NUM_OFFS)
+
+
+/* PCI Express Device Capabilities Register */
+/*PEX_DEV_CAPABILITY_REG (PXDCR)*/
+
+#define PXDCR_MAX_PLD_SIZE_SUP_OFFS			0 /* Maximum Payload Size Supported*/
+#define PXDCR_MAX_PLD_SIZE_SUP_MASK			(0x7 << PXDCR_MAX_PLD_SIZE_SUP_OFFS)
+
+#define PXDCR_EP_L0S_ACC_LAT_OFFS			6/* Endpoint L0s Acceptable Latency*/
+#define PXDCR_EP_L0S_ACC_LAT_MASK			(0x7 << PXDCR_EP_L0S_ACC_LAT_OFFS)
+#define PXDCR_EP_L0S_ACC_LAT_64NS_LESS		(0x0 << PXDCR_EP_L0S_ACC_LAT_OFFS)
+#define PXDCR_EP_L0S_ACC_LAT_64NS_128NS		(0x1 << PXDCR_EP_L0S_ACC_LAT_OFFS)
+#define PXDCR_EP_L0S_ACC_LAT_128NS_256NS	(0x2 << PXDCR_EP_L0S_ACC_LAT_OFFS)
+#define PXDCR_EP_L0S_ACC_LAT_256NS_512NS	(0x3 << PXDCR_EP_L0S_ACC_LAT_OFFS)
+#define PXDCR_EP_L0S_ACC_LAT_512NS_1US		(0x4 << PXDCR_EP_L0S_ACC_LAT_OFFS)
+#define PXDCR_EP_L0S_ACC_LAT_1US_2US		(0x5 << PXDCR_EP_L0S_ACC_LAT_OFFS)
+#define PXDCR_EP_L0S_ACC_LAT_2US_4US		(0x6 << PXDCR_EP_L0S_ACC_LAT_OFFS)
+#define PXDCR_EP_L0S_ACC_LAT_4US_MORE		(0x7 << PXDCR_EP_L0S_ACC_LAT_OFFS)
+
+#define PXDCR_EP_L1_ACC_LAT_OFFS 			9 /* Endpoint L1 Acceptable Latency*/
+#define PXDCR_EP_L1_ACC_LAT_MASK			(0x7 << PXDCR_EP_L1_ACC_LAT_OFFS)
+#define PXDCR_EP_L1_ACC_LAT_64NS_LESS       (0x0 << PXDCR_EP_L1_ACC_LAT_OFFS) 
+#define PXDCR_EP_L1_ACC_LAT_64NS_128NS      (0x1 << PXDCR_EP_L1_ACC_LAT_OFFS) 
+#define PXDCR_EP_L1_ACC_LAT_128NS_256NS     (0x2 << PXDCR_EP_L1_ACC_LAT_OFFS) 
+#define PXDCR_EP_L1_ACC_LAT_256NS_512NS     (0x3 << PXDCR_EP_L1_ACC_LAT_OFFS) 
+#define PXDCR_EP_L1_ACC_LAT_512NS_1US       (0x4 << PXDCR_EP_L1_ACC_LAT_OFFS) 
+#define PXDCR_EP_L1_ACC_LAT_1US_2US         (0x5 << PXDCR_EP_L1_ACC_LAT_OFFS) 
+#define PXDCR_EP_L1_ACC_LAT_2US_4US         (0x6 << PXDCR_EP_L1_ACC_LAT_OFFS) 
+#define PXDCR_EP_L1_ACC_LAT_4US_MORE        (0x7 << PXDCR_EP_L1_ACC_LAT_OFFS) 
+
+
+#define PXDCR_ATT_BUT_PRS_OFFS				12 /* Attention Button Present*/
+#define PXDCR_ATT_BUT_PRS_MASK				BIT12
+#define PXDCR_ATT_BUT_PRS_IMPLEMENTED		BIT12
+
+#define PXDCR_ATT_IND_PRS_OFFS				13 /* Attention Indicator Present*/
+#define PXDCR_ATT_IND_PRS_MASK				BIT13
+#define PXDCR_ATT_IND_PRS_IMPLEMENTED		BIT13
+
+#define PXDCR_PWR_IND_PRS_OFFS        		14/* Power Indicator Present*/
+#define PXDCR_PWR_IND_PRS_MASK       		BIT14
+#define PXDCR_PWR_IND_PRS_IMPLEMENTED		BIT14
+
+#define PXDCR_CAP_SPL_VAL_OFFS				18 /*Captured Slot Power Limit 
+												 Value*/
+#define PXDCR_CAP_SPL_VAL_MASK				(0xff << PXDCR_CAP_SPL_VAL_OFFS)
+
+#define PXDCR_CAP_SP_LSCL_OFFS				26 /* Captured Slot Power Limit
+												  Scale */
+#define PXDCR_CAP_SP_LSCL_MASK				(0x3 << PXDCR_CAP_SP_LSCL_OFFS)
+
+/* PCI Express Device Control Status Register */
+/*PEX_DEV_CTRL_STAT_REG (PXDCSR)*/
+
+#define PXDCSR_COR_ERR_REP_EN		BIT0 /* Correctable Error Reporting Enable*/
+#define PXDCSR_NF_ERR_REP_EN		BIT1 /* Non-Fatal Error Reporting Enable*/
+#define PXDCSR_F_ERR_REP_EN			BIT2 /* Fatal Error Reporting Enable*/
+#define PXDCSR_UR_REP_EN			BIT3 /* Unsupported Request (UR) 
+													Reporting Enable*/
+#define PXDCSR_EN_RO 				BIT4 /* Enable Relaxed Ordering*/
+
+#define PXDCSR_MAX_PLD_SZ_OFFS		5	 /* Maximum Payload Size*/
+#define PXDCSR_MAX_PLD_SZ_MASK		(0x7 << PXDCSR_MAX_PLD_SZ_OFFS)
+#define PXDCSR_MAX_PLD_SZ_128B		(0x0 << PXDCSR_MAX_PLD_SZ_OFFS)
+#define PXDCSR_EN_NS				BIT11  /* Enable No Snoop*/
+
+#define PXDCSR_MAX_RD_RQ_SZ_OFFS	12 /* Maximum Read Request Size*/
+#define PXDCSR_MAX_RD_RQ_SZ_MASK	(0x7 << PXDCSR_MAX_RD_RQ_SZ_OFFS)
+#define PXDCSR_MAX_RD_RQ_SZ_128B	(0x0 << PXDCSR_MAX_RD_RQ_SZ_OFFS)
+#define PXDCSR_MAX_RD_RQ_SZ_256B	(0x1 << PXDCSR_MAX_RD_RQ_SZ_OFFS)
+#define PXDCSR_MAX_RD_RQ_SZ_512B	(0x2 << PXDCSR_MAX_RD_RQ_SZ_OFFS)
+#define PXDCSR_MAX_RD_RQ_SZ_1KB		(0x3 << PXDCSR_MAX_RD_RQ_SZ_OFFS)
+#define PXDCSR_MAX_RD_RQ_SZ_2KB		(0x4 << PXDCSR_MAX_RD_RQ_SZ_OFFS)
+#define PXDCSR_MAX_RD_RQ_SZ_4KB		(0x5 << PXDCSR_MAX_RD_RQ_SZ_OFFS)
+
+#define PXDCSR_COR_ERR_DET 			BIT16 /* Correctable Error Detected*/
+#define PXDCSR_NF_ERR_DET 			BIT17 /* Non-Fatal Error Detected.*/
+#define PXDCSR_F_ERR_DET 			BIT18 /* Fatal Error Detected.*/
+#define PXDCSR_UR_DET				BIT19 /* Unsupported Request Detected */
+#define PXDCSR_AUX_PWR_DET 			BIT20 /* Reserved*/
+
+#define PXDCSR_TRANS_PEND_OFFS 			21 /* Transactions Pending*/
+#define PXDCSR_TRANS_PEND_MASK 			BIT21
+#define PXDCSR_TRANS_PEND_NOT_COMPLETED (0x1 << PXDCSR_TRANS_PEND_OFFS)
+
+
+/* PCI Express Link Capabilities Register*/
+/*PEX_LINK_CAPABILITY_REG (PXLCR)*/
+
+#define PXLCR_MAX_LINK_SPD_OFFS		0 /* Maximum Link Speed*/
+#define PXLCR_MAX_LINK_SPD_MASK		(0xf << PXLCR_MAX_LINK_SPD_OFFS)
+
+#define PXLCR_MAX_LNK_WDTH_OFFS 	3 /* Maximum Link Width*/
+#define PXLCR_MAX_LNK_WDTH_MASK		(0x3f << PXLCR_MAX_LNK_WDTH_OFFS)
+
+#define PXLCR_ASPM_SUP_OFFS 		10 /* Active State Link PM Support*/
+#define PXLCR_ASPM_SUP_MASK			(0x3 << PXLCR_ASPM_SUP_OFFS)
+
+#define PXLCR_L0S_EXT_LAT_OFFS 			12 /* L0s Exit Latency*/
+#define PXLCR_L0S_EXT_LAT_MASK			(0x7 << PXLCR_L0S_EXT_LAT_OFFS)
+#define PXLCR_L0S_EXT_LAT_64NS_LESS     (0x0 << PXDCR_EP_L1_ACC_LAT_OFFS)  
+#define PXLCR_L0S_EXT_LAT_64NS_128NS   	(0x1 << PXDCR_EP_L1_ACC_LAT_OFFS)  
+#define PXLCR_L0S_EXT_LAT_128NS_256NS   (0x2 << PXDCR_EP_L1_ACC_LAT_OFFS)  
+#define PXLCR_L0S_EXT_LAT_256NS_512NS   (0x3 << PXDCR_EP_L1_ACC_LAT_OFFS)  
+#define PXLCR_L0S_EXT_LAT_512NS_1US     (0x4 << PXDCR_EP_L1_ACC_LAT_OFFS)  
+#define PXLCR_L0S_EXT_LAT_1US_2US       (0x5 << PXDCR_EP_L1_ACC_LAT_OFFS)  
+#define PXLCR_L0S_EXT_LAT_2US_4US       (0x6 << PXDCR_EP_L1_ACC_LAT_OFFS)  
+
+#define PXLCR_POR_TNUM_OFFS 			24 /* Port Number */
+#define PXLCR_POR_TNUM_MASK				(0xff << PXLCR_POR_TNUM_OFFS)
+
+/* PCI Express Link Control Status Register */
+/*PEX_LINK_CTRL_STAT_REG (PXLCSR)*/
+
+#define PXLCSR_ASPM_CNT_OFFS			0 /* Active State Link PM Control */
+#define PXLCSR_ASPM_CNT_MASK			(0x3 << PXLCSR_ASPM_CNT_OFFS)
+#define PXLCSR_ASPM_CNT_DISABLED		(0x0 << PXLCSR_ASPM_CNT_OFFS)
+#define PXLCSR_ASPM_CNT_L0S_ENT_SUPP		(0x1 << PXLCSR_ASPM_CNT_OFFS)
+#define PXLCSR_ASPM_CNT_L1S_ENT_SUPP		(0x2 << PXLCSR_ASPM_CNT_OFFS)
+#define PXLCSR_ASPM_CNT_L0S_L1S_ENT_SUPP	(0x3 << PXLCSR_ASPM_CNT_OFFS)
+
+#define PXLCSR_RCB_OFFS				3 /* Read Completion Boundary */
+#define PXLCSR_RCB_MASK				BIT3
+#define PXLCSR_RCB_64B				(0 << PXLCSR_RCB_OFFS)
+#define PXLCSR_RCB_128B				(1 << PXLCSR_RCB_OFFS)
+
+#define PXLCSR_LNK_DIS 				BIT4 /* Link Disable */
+#define PXLCSR_RETRN_LNK 			BIT5 /* Retrain Link */
+#define PXLCSR_CMN_CLK_CFG			BIT6 /* Common Clock Configuration */
+#define PXLCSR_EXTD_SNC 			BIT7 /* Extended Sync */
+
+#define PXLCSR_LNK_SPD_OFFS 		16 /* Link Speed */
+#define PXLCSR_LNK_SPD_MASK			(0xf << PXLCSR_LNK_SPD_OFFS)
+
+#define PXLCSR_NEG_LNK_WDTH_OFFS	20  /* Negotiated Link Width */
+#define PXLCSR_NEG_LNK_WDTH_MASK 	(0x3f << PXLCSR_NEG_LNK_WDTH_OFFS)
+#define PXLCSR_NEG_LNK_WDTH_X1		(0x1 << PXLCSR_NEG_LNK_WDTH_OFFS)
+
+#define PXLCSR_LNK_TRN 				BIT27 /* Link Training */
+
+#define PXLCSR_SLT_CLK_CFG_OFFS		28 /* Slot Clock Configuration */
+#define PXLCSR_SLT_CLK_CFG_MASK		BIT28
+#define PXLCSR_SLT_CLK_CFG_INDPNT	(0x0 << PXLCSR_SLT_CLK_CFG_OFFS)
+#define PXLCSR_SLT_CLK_CFG_REF		(0x1 << PXLCSR_SLT_CLK_CFG_OFFS)
+								
+/* PCI Express Advanced Error Report Header Register */								 
+/*PEX_ADV_ERR_RPRT_HDR_TRGT_REG (PXAERHTR)*/
+
+/* PCI Express Uncorrectable Error Status Register*/
+/*PEX_UNCORRECT_ERR_STAT_REG (PXUESR)*/
+
+/* PCI Express Uncorrectable Error Mask Register */
+/*PEX_UNCORRECT_ERR_MASK_REG (PXUEMR)*/
+
+/* PCI Express Uncorrectable Error Severity Register */
+/*PEX_UNCORRECT_ERR_SERVITY_REG (PXUESR)*/
+
+/* PCI Express Correctable Error Status Register */
+/*PEX_CORRECT_ERR_STAT_REG (PXCESR)*/
+
+/* PCI Express Correctable Error Mask Register */
+/*PEX_CORRECT_ERR_MASK_REG (PXCEMR)*/
+
+/* PCI Express Advanced Error Capability and Control Register*/
+/*PEX_ADV_ERR_CAPABILITY_CTRL_REG (PXAECCR)*/
+
+/* PCI Express Header Log First DWORD Register*/
+/*PEX_HDR_LOG_FIRST_DWORD_REG (PXHLFDR)*/
+
+/* PCI Express Header Log Second DWORD Register*/
+/*PEX_HDR_LOG_SECOND_DWORD_REG (PXHLSDR)*/
+
+/* PCI Express Header Log Third DWORD Register*/
+/*PEX_HDR_LOG_THIRD_DWORD_REG (PXHLTDR)*/
+
+/* PCI Express Header Log Fourth DWORD Register*/
+/*PEX_HDR_LOG_FOURTH_DWORD_REG (PXHLFDR)*/
+
+#ifdef __cplusplus
+}
+#endif /* __cplusplus */
+
+#endif /* #ifndef __INCPEXREGSH */
+
+
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/pex/mvVrtBrgPex.c b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/pex/mvVrtBrgPex.c
new file mode 100644
index 0000000..19c871a
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/pex/mvVrtBrgPex.c
@@ -0,0 +1,313 @@
+/*******************************************************************************

+Copyright (C) Marvell International Ltd. and its affiliates

+

+This software file (the "File") is owned and distributed by Marvell 

+International Ltd. and/or its affiliates ("Marvell") under the following

+alternative licensing terms.  Once you have made an election to distribute the

+File under one of the following license alternatives, please (i) delete this

+introductory statement regarding license alternatives, (ii) delete the two

+license alternatives that you have not elected to use and (iii) preserve the

+Marvell copyright notice above.

+

+********************************************************************************

+Marvell Commercial License Option

+

+If you received this File from Marvell and you have entered into a commercial

+license agreement (a "Commercial License") with Marvell, the File is licensed

+to you under the terms of the applicable Commercial License.

+

+********************************************************************************

+Marvell GPL License Option

+

+If you received this File from Marvell, you may opt to use, redistribute and/or 

+modify this File in accordance with the terms and conditions of the General 

+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 

+available along with the File in the license.txt file or by writing to the Free 

+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 

+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 

+

+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 

+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 

+DISCLAIMED.  The GPL License provides additional details about this warranty 

+disclaimer.

+********************************************************************************

+Marvell BSD License Option

+

+If you received this File from Marvell, you may opt to use, redistribute and/or 

+modify this File under the following licensing terms. 

+Redistribution and use in source and binary forms, with or without modification, 

+are permitted provided that the following conditions are met:

+

+    *   Redistributions of source code must retain the above copyright notice,

+	    this list of conditions and the following disclaimer. 

+

+    *   Redistributions in binary form must reproduce the above copyright

+        notice, this list of conditions and the following disclaimer in the

+        documentation and/or other materials provided with the distribution. 

+

+    *   Neither the name of Marvell nor the names of its contributors may be 

+        used to endorse or promote products derived from this software without 

+        specific prior written permission. 

+    

+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 

+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 

+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 

+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 

+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 

+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 

+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 

+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 

+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 

+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

+

+*******************************************************************************/

+

+#include "mvPex.h"

+

+//#define MV_DEBUG

+/* defines  */       

+#ifdef MV_DEBUG         

+	#define DB(x)	x

+#else                

+	#define DB(x)    

+#endif	             

+

+/* locals */         

+typedef struct

+{

+	MV_U32 data;

+	MV_U32 mask;

+}PEX_HEADER_DATA;

+

+/* local function forwad decleration */

+MV_U32 mvPexHwConfigRead (MV_U32 pexIf, MV_U32 bus, MV_U32 dev, MV_U32 func, 

+                        MV_U32 regOff);

+MV_STATUS mvPexHwConfigWrite(MV_U32 pexIf, MV_U32 bus, MV_U32 dev, 

+                           MV_U32 func, MV_U32 regOff, MV_U32 data);

+void resetPexConfig(MV_U32 pexIf, MV_U32 bus, MV_U32 dev);

+

+

+PEX_HEADER_DATA configHdr[16] = 

+{

+{0x888811ab, 0x00000000}, /*[device ID, vendor ID] */

+{0x00100007, 0x0000ffff}, /*[status register, command register] */  

+{0x0604000e, 0x00000000}, /*[programming interface, sub class code, class code, revision ID] */

+{0x00010008, 0x00000000},  /*[BIST, header type, latency time, cache line] */

+{0x00000000, 0x00000000},  /*[base address 0] */             

+{0x00000000, 0x00000000},  /*[base address 1] */             

+{0x00000000, 0x00ffffff},  /*[secondary latency timersubordinate bus number, secondary bus number, primary bus number] */         

+{0x0000f101, 0x00000000},  /*[secondary status ,IO limit, IO base] */

+{0x9ff0a000, 0x00000000},  /*[memory limit, memory base] */                

+{0x0001fff1, 0x00000000},  /*[prefetch memory limit, prefetch memory base] */       

+{0xffffffff, 0x00000000},  /*[prefetch memory base upper] */ 

+{0x00000000, 0x00000000},  /*[prefetch memory limit upper] */

+{0xeffff000, 0x00000000},  /*[IO limit upper 16 bits, IO base upper 16 bits] */      

+{0x00000000, 0x00000000},  /*[reserved, capability pointer] */ 

+{0x00000000, 0x00000000},  /*[expansion ROM base address] */ 

+{0x00000000, 0x000000FF},  /*[bridge control, interrupt pin, interrupt line] */             

+};

+

+

+#define HEADER_WRITE(data, offset) configHdr[offset/4].data = ((configHdr[offset/4].data & ~configHdr[offset/4].mask) | \

+																(data & configHdr[offset/4].mask))

+#define HEADER_READ(offset) configHdr[offset/4].data

+

+/*******************************************************************************

+* mvVrtBrgPexInit - Initialize PEX interfaces

+*

+* DESCRIPTION:

+*

+* This function is responsible of intialization of the Pex Interface , It 

+* configure the Pex Bars and Windows in the following manner:

+*

+*  Assumptions : 

+*				Bar0 is always internal registers bar

+*			    Bar1 is always the DRAM bar

+*				Bar2 is always the Device bar

+*

+*  1) Sets the Internal registers bar base by obtaining the base from

+*	  the CPU Interface

+*  2) Sets the DRAM bar base and size by getting the base and size from

+*     the CPU Interface when the size is the sum of all enabled DRAM 

+*	  chip selects and the base is the base of CS0 .

+*  3) Sets the Device bar base and size by getting these values from the 

+*     CPU Interface when the base is the base of the lowest base of the

+*     Device chip selects, and the 

+*

+*

+* INPUT:

+*

+*       pexIf   -  PEX interface number.

+*

+*

+* OUTPUT:

+*       None.

+*

+* RETURN:

+*       MV_OK if function success otherwise MV_ERROR or MV_BAD_PARAM

+*

+*******************************************************************************/

+MV_STATUS mvPexVrtBrgInit(MV_U32 pexIf)

+{

+	/* reset PEX tree to recover previous U-boot/Boot configurations */

+	MV_U32 localBus = mvPexLocalBusNumGet(pexIf);

+

+

+	resetPexConfig(pexIf, localBus, 1);

+	return MV_OK;

+}

+

+

+MV_U32 mvPexVrtBrgConfigRead (MV_U32 pexIf, MV_U32 bus, MV_U32 dev, MV_U32 func, 

+                        MV_U32 regOff)

+{

+	

+	MV_U32 localBus = mvPexLocalBusNumGet(pexIf);

+	MV_U32 localDev = mvPexLocalDevNumGet(pexIf);

+	MV_U32 val;  

+	if(bus == localBus)

+	{

+		if(dev > 1)

+		{

+/* on the local device allow only device #0 & #1 */

+			return 0xffffffff;

+		}

+		else

+		if (dev == localDev)

+		{

+			/* read the memory controller registers */

+			return mvPexHwConfigRead (pexIf, bus, dev, func, regOff);

+		}

+		else

+		{

+			/* access the virtual brg header */

+			return HEADER_READ(regOff);

+		}

+	}

+	else

+	if(bus == (localBus + 1))

+	{

+		/* access the device behind the virtual bridge */

+		if((dev == localDev) || (dev > 1))

+		{

+			return 0xffffffff;

+		}

+		else

+		{

+			/* access the device behind the virtual bridge, in this case 

+			*  change the bus number to the local bus number in order to 

+			*  generate type 0 config cycle

+			*/			

+			mvPexLocalBusNumSet(pexIf, bus);

+			mvPexLocalDevNumSet(pexIf, 1);

+			val = mvPexHwConfigRead (pexIf, bus, 0, func, regOff);

+			mvPexLocalBusNumSet(pexIf, localBus);

+			mvPexLocalDevNumSet(pexIf, localDev);

+			return val;

+		}

+	}

+	/* for all other devices use the HW function to get the 

+	*  requested registers

+	*/

+	mvPexLocalDevNumSet(pexIf, 1);

+	val = mvPexHwConfigRead (pexIf, bus, dev, func, regOff);

+	mvPexLocalDevNumSet(pexIf, localDev);	

+	return val;

+}

+

+

+MV_STATUS mvPexVrtBrgConfigWrite(MV_U32 pexIf, MV_U32 bus, MV_U32 dev, 

+                           MV_U32 func, MV_U32 regOff, MV_U32 data)

+{

+	MV_U32 localBus = mvPexLocalBusNumGet(pexIf);

+	MV_U32 localDev = mvPexLocalDevNumGet(pexIf);

+	MV_STATUS	status;

+

+	if(bus == localBus)

+	{

+		if(dev > 1)

+		{

+			/* on the local device allow only device #0 & #1 */

+			return MV_ERROR;

+		}

+		else

+		if (dev == localDev)

+		{

+			/* read the memory controller registers */

+			return mvPexHwConfigWrite (pexIf, bus, dev, func, regOff, data);			

+		}

+		else

+		{

+			/* access the virtual brg header */

+			HEADER_WRITE(data, regOff);

+			return MV_OK;

+		}

+	}

+	else

+	if(bus == (localBus + 1))

+	{

+		/* access the device behind the virtual bridge */

+		if((dev == localDev) || (dev > 1))

+		{

+			return MV_ERROR;

+		}

+		else

+		{

+			/* access the device behind the virtual bridge, in this case 

+			*  change the bus number to the local bus number in order to 

+			*  generate type 0 config cycle

+			*/

+			//return mvPexHwConfigWrite (pexIf, localBus, dev, func, regOff, data);

+			mvPexLocalBusNumSet(pexIf, bus);

+			mvPexLocalDevNumSet(pexIf, 1);

+			status = mvPexHwConfigWrite (pexIf, bus, 0, func, regOff, data);

+			mvPexLocalBusNumSet(pexIf, localBus);

+			mvPexLocalDevNumSet(pexIf, localDev);

+			return status;

+

+		}

+	}

+	/* for all other devices use the HW function to get the 

+	*  requested registers

+	*/

+	mvPexLocalDevNumSet(pexIf, 1);

+	status = mvPexHwConfigWrite (pexIf, bus, dev, func, regOff, data);

+	mvPexLocalDevNumSet(pexIf, localDev);

+	return status;

+}

+

+

+

+

+void resetPexConfig(MV_U32 pexIf, MV_U32 bus, MV_U32 dev)

+{

+	MV_U32 tData;

+	MV_U32 i;

+

+	/* restore the PEX configuration to initialization state */

+	/* in case PEX P2P call recursive and reset config */

+	tData = mvPexHwConfigRead (pexIf, bus, dev, 0x0, 0x0);

+	if(tData != 0xffffffff)

+	{

+		/* agent had been found - check whether P2P */

+		tData = mvPexHwConfigRead (pexIf, bus, dev, 0x0, 0x8);

+		if((tData & 0xffff0000) == 0x06040000)

+		{/* P2P */

+			/* get the sec bus and the subordinate */

+			MV_U32 secBus;	

+			tData = mvPexHwConfigRead (pexIf, bus, dev, 0x0, 0x18);

+			secBus = ((tData >> 8) & 0xff);

+			/* now scan on sec bus */

+			for(i = 0;i < 0xff;i++)

+			{

+				resetPexConfig(pexIf, secBus, i);

+			}

+			/* now reset this device */

+			DB(mvOsPrintf("Reset bus %d dev %d\n", bus, dev));

+			mvPexHwConfigWrite(pexIf, bus, dev, 0x0, 0x18, 0x0); 

+			DB(mvOsPrintf("Reset bus %d dev %d\n", bus, dev));

+		}

+	}

+}

+

+

diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/pex/mvVrtBrgPex.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/pex/mvVrtBrgPex.h
new file mode 100644
index 0000000..82eb72d
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/pex/mvVrtBrgPex.h
@@ -0,0 +1,82 @@
+/*******************************************************************************

+Copyright (C) Marvell International Ltd. and its affiliates

+

+This software file (the "File") is owned and distributed by Marvell 

+International Ltd. and/or its affiliates ("Marvell") under the following

+alternative licensing terms.  Once you have made an election to distribute the

+File under one of the following license alternatives, please (i) delete this

+introductory statement regarding license alternatives, (ii) delete the two

+license alternatives that you have not elected to use and (iii) preserve the

+Marvell copyright notice above.

+

+********************************************************************************

+Marvell Commercial License Option

+

+If you received this File from Marvell and you have entered into a commercial

+license agreement (a "Commercial License") with Marvell, the File is licensed

+to you under the terms of the applicable Commercial License.

+

+********************************************************************************

+Marvell GPL License Option

+

+If you received this File from Marvell, you may opt to use, redistribute and/or 

+modify this File in accordance with the terms and conditions of the General 

+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 

+available along with the File in the license.txt file or by writing to the Free 

+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 

+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 

+

+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 

+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 

+DISCLAIMED.  The GPL License provides additional details about this warranty 

+disclaimer.

+********************************************************************************

+Marvell BSD License Option

+

+If you received this File from Marvell, you may opt to use, redistribute and/or 

+modify this File under the following licensing terms. 

+Redistribution and use in source and binary forms, with or without modification, 

+are permitted provided that the following conditions are met:

+

+    *   Redistributions of source code must retain the above copyright notice,

+	    this list of conditions and the following disclaimer. 

+

+    *   Redistributions in binary form must reproduce the above copyright

+        notice, this list of conditions and the following disclaimer in the

+        documentation and/or other materials provided with the distribution. 

+

+    *   Neither the name of Marvell nor the names of its contributors may be 

+        used to endorse or promote products derived from this software without 

+        specific prior written permission. 

+    

+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 

+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 

+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 

+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 

+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 

+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 

+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 

+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 

+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 

+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

+

+*******************************************************************************/

+

+#ifndef __INCVRTBRGPEXH

+#define __INCVRTBRGPEXH

+

+

+/* Global Functions prototypes */

+/* mvPexInit - Initialize PEX interfaces*/

+MV_STATUS mvPexVrtBrgInit(MV_U32 pexIf);

+

+/* mvPexConfigRead - Read from configuration space */

+MV_U32 mvPexVrtBrgConfigRead (MV_U32 pexIf, MV_U32 bus, MV_U32 dev,

+						MV_U32 func,MV_U32 regOff);

+

+/* mvPexConfigWrite - Write to configuration space */

+MV_STATUS mvPexVrtBrgConfigWrite(MV_U32 pexIf, MV_U32 bus, MV_U32 dev,

+                           MV_U32 func, MV_U32 regOff, MV_U32 data);

+

+

+#endif /* #ifndef __INCPEXH */

diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/sflash/mvCompVer.txt b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/sflash/mvCompVer.txt
new file mode 100644
index 0000000..85bfa61
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/sflash/mvCompVer.txt
@@ -0,0 +1,4 @@
+Global HAL Version: FEROCEON_HAL_3_1_7

+Unit HAL Version: 3.1.3

+Description: This component includes an implementation of the unit HAL drivers

+

diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/sflash/mvSFlash.c b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/sflash/mvSFlash.c
new file mode 100644
index 0000000..6c5bc19
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/sflash/mvSFlash.c
@@ -0,0 +1,1522 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or
+modify this File in accordance with the terms and conditions of the General
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is
+available along with the File in the license.txt file or by writing to the Free
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt.
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY
+DISCLAIMED.  The GPL License provides additional details about this warranty
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or
+modify this File under the following licensing terms.
+Redistribution and use in source and binary forms, with or without modification,
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer.
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution.
+
+    *   Neither the name of Marvell nor the names of its contributors may be
+        used to endorse or promote products derived from this software without
+        specific prior written permission.
+
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+#include "mvOs.h"
+#include "sflash/mvSFlash.h"
+#include "sflash/mvSFlashSpec.h"
+#include "spi/mvSpi.h"
+#include "spi/mvSpiCmnd.h"
+#include "ctrlEnv/mvCtrlEnvLib.h"
+
+/*#define MV_DEBUG*/
+#ifdef MV_DEBUG
+#define DB(x) x
+#else
+#define DB(x)
+#endif
+
+/* Globals */
+static MV_SFLASH_DEVICE_PARAMS sflash[] = {
+    /* ST M25P32 SPI flash, 4MB, 64 sectors of 64K each */
+    {
+     MV_M25P_WREN_CMND_OPCD,
+     MV_M25P_WRDI_CMND_OPCD,
+     MV_M25P_RDID_CMND_OPCD,
+     MV_M25P_RDSR_CMND_OPCD,
+     MV_M25P_WRSR_CMND_OPCD,
+     MV_M25P_READ_CMND_OPCD,
+     MV_M25P_FAST_RD_CMND_OPCD,
+     MV_M25P_PP_CMND_OPCD,
+     MV_M25P_SE_CMND_OPCD,
+     MV_M25P_BE_CMND_OPCD,
+     MV_M25P_RES_CMND_OPCD,
+     MV_SFLASH_NO_SPECIFIC_OPCD,    /* power save not supported */
+     MV_M25P32_SECTOR_SIZE,
+     MV_M25P32_SECTOR_NUMBER,
+     MV_M25P_PAGE_SIZE,
+     "ST M25P32",
+     MV_M25PXXX_ST_MANF_ID,
+     MV_M25P32_DEVICE_ID,
+     MV_M25P32_MAX_SPI_FREQ,
+     MV_M25P32_MAX_FAST_SPI_FREQ,
+     MV_M25P32_FAST_READ_DUMMY_BYTES
+    },
+    /* ST M25P64 SPI flash, 8MB, 128 sectors of 64K each */
+    {
+     MV_M25P_WREN_CMND_OPCD,
+     MV_M25P_WRDI_CMND_OPCD,
+     MV_M25P_RDID_CMND_OPCD,
+     MV_M25P_RDSR_CMND_OPCD,
+     MV_M25P_WRSR_CMND_OPCD,
+     MV_M25P_READ_CMND_OPCD,
+     MV_M25P_FAST_RD_CMND_OPCD,
+     MV_M25P_PP_CMND_OPCD,
+     MV_M25P_SE_CMND_OPCD,
+     MV_M25P_BE_CMND_OPCD,
+     MV_M25P_RES_CMND_OPCD,
+     MV_SFLASH_NO_SPECIFIC_OPCD,    /* power save not supported */
+     MV_M25P64_SECTOR_SIZE,
+     MV_M25P64_SECTOR_NUMBER,
+     MV_M25P_PAGE_SIZE,
+     "ST M25P64",
+     MV_M25PXXX_ST_MANF_ID,
+     MV_M25P64_DEVICE_ID,
+     MV_M25P64_MAX_SPI_FREQ,
+     MV_M25P64_MAX_FAST_SPI_FREQ,
+     MV_M25P64_FAST_READ_DUMMY_BYTES
+    },
+    /* ST M25P128 SPI flash, 16MB, 64 sectors of 256K each */
+    {
+     MV_M25P_WREN_CMND_OPCD,
+     MV_M25P_WRDI_CMND_OPCD,
+     MV_M25P_RDID_CMND_OPCD,
+     MV_M25P_RDSR_CMND_OPCD,
+     MV_M25P_WRSR_CMND_OPCD,
+     MV_M25P_READ_CMND_OPCD,
+     MV_M25P_FAST_RD_CMND_OPCD,
+     MV_M25P_PP_CMND_OPCD,
+     MV_M25P_SE_CMND_OPCD,
+     MV_M25P_BE_CMND_OPCD,
+     MV_M25P_RES_CMND_OPCD,
+     MV_SFLASH_NO_SPECIFIC_OPCD,    /* power save not supported */
+     MV_M25P128_SECTOR_SIZE,
+     MV_M25P128_SECTOR_NUMBER,
+     MV_M25P_PAGE_SIZE,
+     "ST M25P128",
+     MV_M25PXXX_ST_MANF_ID,
+     MV_M25P128_DEVICE_ID,
+     MV_M25P128_MAX_SPI_FREQ,
+     MV_M25P128_MAX_FAST_SPI_FREQ,
+     MV_M25P128_FAST_READ_DUMMY_BYTES
+    },
+    /* Macronix MXIC MX25L6405 SPI flash, 8MB, 128 sectors of 64K each */
+    {
+     MV_MX25L_WREN_CMND_OPCD,
+     MV_MX25L_WRDI_CMND_OPCD,
+     MV_MX25L_RDID_CMND_OPCD,
+     MV_MX25L_RDSR_CMND_OPCD,
+     MV_MX25L_WRSR_CMND_OPCD,
+     MV_MX25L_READ_CMND_OPCD,
+     MV_MX25L_FAST_RD_CMND_OPCD,
+     MV_MX25L_PP_CMND_OPCD,
+     MV_MX25L_SE_CMND_OPCD,
+     MV_MX25L_BE_CMND_OPCD,
+     MV_MX25L_RES_CMND_OPCD,
+     MV_MX25L_DP_CMND_OPCD,
+     MV_MX25L6405_SECTOR_SIZE,
+     MV_MX25L6405_SECTOR_NUMBER,
+     MV_MXIC_PAGE_SIZE,
+     "MXIC MX25L6405",
+     MV_MXIC_MANF_ID,
+     MV_MX25L6405_DEVICE_ID,
+     MV_MX25L6405_MAX_SPI_FREQ,
+     MV_MX25L6405_MAX_FAST_SPI_FREQ,
+     MV_MX25L6405_FAST_READ_DUMMY_BYTES
+    },
+    /* SPANSION S25FL128P SPI flash, 16MB, 64 sectors of 256K each */
+    {
+     MV_S25FL_WREN_CMND_OPCD,
+     MV_S25FL_WRDI_CMND_OPCD,
+     MV_S25FL_RDID_CMND_OPCD,
+     MV_S25FL_RDSR_CMND_OPCD,
+     MV_S25FL_WRSR_CMND_OPCD,
+     MV_S25FL_READ_CMND_OPCD,
+     MV_S25FL_FAST_RD_CMND_OPCD,
+     MV_S25FL_PP_CMND_OPCD,
+     MV_S25FL_SE_CMND_OPCD,
+     MV_S25FL_BE_CMND_OPCD,
+     MV_S25FL_RES_CMND_OPCD,
+     MV_S25FL_DP_CMND_OPCD,
+     MV_S25FL128_SECTOR_SIZE,
+     MV_S25FL128_SECTOR_NUMBER,
+     MV_S25FL_PAGE_SIZE,
+     "SPANSION S25FL128",
+     MV_SPANSION_MANF_ID,
+     MV_S25FL128_DEVICE_ID,
+     MV_S25FL128_MAX_SPI_FREQ,
+     MV_M25P128_MAX_FAST_SPI_FREQ,
+     MV_M25P128_FAST_READ_DUMMY_BYTES
+    }
+};
+
+/* Static Functions */
+static MV_STATUS    mvWriteEnable   (MV_SFLASH_INFO * pFlinfo);
+static MV_STATUS    mvStatusRegGet  (MV_SFLASH_INFO * pFlinfo, MV_U8 * pStatReg);
+static MV_STATUS    mvStatusRegSet  (MV_SFLASH_INFO * pFlinfo, MV_U8 sr);
+static MV_STATUS    mvWaitOnWipClear(MV_SFLASH_INFO * pFlinfo);
+static MV_STATUS    mvSFlashPageWr  (MV_SFLASH_INFO * pFlinfo, MV_U32 offset, \
+							         MV_U8* pPageBuff, MV_U32 buffSize);
+static MV_STATUS    mvSFlashWithDefaultsIdGet (MV_SFLASH_INFO * pFlinfo, \
+                                            MV_U8* manId, MV_U16* devId);
+
+/*******************************************************************************
+* mvWriteEnable - serialize the write enable sequence
+*
+* DESCRIPTION:
+*       transmit the sequence for write enable
+*
+********************************************************************************/
+static MV_STATUS mvWriteEnable(MV_SFLASH_INFO * pFlinfo)
+{
+	MV_U8 cmd[MV_SFLASH_WREN_CMND_LENGTH];
+
+
+    cmd[0] = sflash[pFlinfo->index].opcdWREN;
+
+	return mvSpiWriteThenRead(cmd, MV_SFLASH_WREN_CMND_LENGTH, NULL, 0, 0);
+}
+
+/*******************************************************************************
+* mvStatusRegGet - Retrieve the value of the status register
+*
+* DESCRIPTION:
+*       perform the RDSR sequence to get the 8bit status register
+*
+********************************************************************************/
+static MV_STATUS mvStatusRegGet(MV_SFLASH_INFO * pFlinfo, MV_U8 * pStatReg)
+{
+    MV_STATUS ret;
+	MV_U8 cmd[MV_SFLASH_RDSR_CMND_LENGTH];
+	MV_U8 sr[MV_SFLASH_RDSR_REPLY_LENGTH];
+
+
+
+
+	cmd[0] = sflash[pFlinfo->index].opcdRDSR;
+
+	if ((ret = mvSpiWriteThenRead(cmd, MV_SFLASH_RDSR_CMND_LENGTH, sr,
+                                         MV_SFLASH_RDSR_REPLY_LENGTH,0)) != MV_OK)
+        return ret;
+
+    *pStatReg = sr[0];
+
+    return MV_OK;
+}
+
+/*******************************************************************************
+* mvWaitOnWipClear - Block waiting for the WIP (write in progress) to be cleared
+*
+* DESCRIPTION:
+*       Block waiting for the WIP (write in progress) to be cleared
+*
+********************************************************************************/
+static MV_STATUS mvWaitOnWipClear(MV_SFLASH_INFO * pFlinfo)
+{
+    MV_STATUS ret;
+	MV_U32 i;
+    MV_U8 stat;
+
+	for (i=0; i<MV_SFLASH_MAX_WAIT_LOOP; i++)
+	{
+        if ((ret = mvStatusRegGet(pFlinfo, &stat)) != MV_OK)
+            return ret;
+
+		if ((stat & MV_SFLASH_STATUS_REG_WIP_MASK) == 0)
+			return MV_OK;
+	}
+
+    DB(mvOsPrintf("%s WARNING: Write Timeout!\n", __FUNCTION__);)
+	return MV_TIMEOUT;
+}
+
+/*******************************************************************************
+* mvWaitOnChipEraseDone - Block waiting for the WIP (write in progress) to be
+*                         cleared after a chip erase command which is supposed
+*                         to take about 2:30 minutes
+*
+* DESCRIPTION:
+*       Block waiting for the WIP (write in progress) to be cleared
+*
+********************************************************************************/
+static MV_STATUS mvWaitOnChipEraseDone(MV_SFLASH_INFO * pFlinfo)
+{
+    MV_STATUS ret;
+	MV_U32 i;
+    MV_U8 stat;
+
+	for (i=0; i<MV_SFLASH_CHIP_ERASE_MAX_WAIT_LOOP; i++)
+	{
+        if ((ret = mvStatusRegGet(pFlinfo, &stat)) != MV_OK)
+            return ret;
+
+		if ((stat & MV_SFLASH_STATUS_REG_WIP_MASK) == 0)
+			return MV_OK;
+	}
+
+    DB(mvOsPrintf("%s WARNING: Write Timeout!\n", __FUNCTION__);)
+	return MV_TIMEOUT;
+}
+
+/*******************************************************************************
+*  mvStatusRegSet - Set the value of the 8bit status register
+*
+* DESCRIPTION:
+*       Set the value of the 8bit status register
+*
+********************************************************************************/
+static MV_STATUS mvStatusRegSet(MV_SFLASH_INFO * pFlinfo, MV_U8 sr)
+{
+    MV_STATUS ret;
+	MV_U8 cmd[MV_SFLASH_WRSR_CMND_LENGTH];
+
+
+    /* Issue the Write enable command prior the WRSR command */
+	if ((ret = mvWriteEnable(pFlinfo)) != MV_OK)
+		return ret;
+
+    /* Write the SR with the new values */
+    cmd[0] = sflash[pFlinfo->index].opcdWRSR;
+	cmd[1] = sr;
+
+	if ((ret = mvSpiWriteThenRead(cmd, MV_SFLASH_WRSR_CMND_LENGTH, NULL, 0, 0)) != MV_OK)
+		return ret;
+
+    if ((ret = mvWaitOnWipClear(pFlinfo)) != MV_OK)
+		return ret;
+
+    mvOsDelay(1);
+
+    return MV_OK;
+}
+
+/*******************************************************************************
+* mvSFlashPageWr - Write up to 256 Bytes in the same page
+*
+* DESCRIPTION:
+*       Write a buffer up to the page size in length provided that the whole address
+*		range is within the same page (alligned to page bounderies)
+*
+*******************************************************************************/
+static MV_STATUS mvSFlashPageWr (MV_SFLASH_INFO * pFlinfo, MV_U32 offset,
+							     MV_U8* pPageBuff, MV_U32 buffSize)
+{
+    MV_STATUS ret;
+	MV_U8 cmd[MV_SFLASH_PP_CMND_LENGTH];
+
+
+    /* Protection - check if the model was detected */
+    if (pFlinfo->index >= MV_ARRAY_SIZE(sflash))
+    {
+        DB(mvOsPrintf("%s WARNING: Invalid parameter device index!\n", __FUNCTION__);)
+        return MV_BAD_PARAM;
+    }
+
+	/* check that we do not cross the page bounderies */
+    if (((offset & (sflash[pFlinfo->index].pageSize - 1)) + buffSize) >
+        sflash[pFlinfo->index].pageSize)
+    {
+        DB(mvOsPrintf("%s WARNING: Page allignment problem!\n", __FUNCTION__);)
+		return MV_OUT_OF_RANGE;
+    }
+
+	/* Issue the Write enable command prior the page program command */
+	if ((ret = mvWriteEnable(pFlinfo)) != MV_OK)
+		return ret;
+
+    cmd[0] = sflash[pFlinfo->index].opcdPP;
+	cmd[1] = ((offset >> 16) & 0xFF);
+	cmd[2] = ((offset >> 8) & 0xFF);
+	cmd[3] = (offset & 0xFF);
+
+	if ((ret = mvSpiWriteThenWrite(cmd, MV_SFLASH_PP_CMND_LENGTH, pPageBuff, buffSize)) != MV_OK)
+		return ret;
+
+	if ((ret = mvWaitOnWipClear(pFlinfo)) != MV_OK)
+		return ret;
+
+	return MV_OK;
+}
+
+/*******************************************************************************
+* mvSFlashWithDefaultsIdGet - Try to read the manufacturer and Device IDs from
+*       the device using the default RDID opcode and the default WREN opcode.
+*
+* DESCRIPTION:
+*       This is used to detect a generic device that uses the default opcodes
+*       for the WREN and RDID.
+*
+********************************************************************************/
+static MV_STATUS mvSFlashWithDefaultsIdGet (MV_SFLASH_INFO * pFlinfo, MV_U8* manId, MV_U16* devId)
+{
+    MV_STATUS ret;
+    MV_U8 cmdRDID[MV_SFLASH_RDID_CMND_LENGTH];
+	MV_U8 id[MV_SFLASH_RDID_REPLY_LENGTH];
+
+
+
+    /* Use the default RDID opcode to read the IDs */
+    cmdRDID[0] = MV_SFLASH_DEFAULT_RDID_OPCD;   /* unknown model try default */
+	if ((ret = mvSpiWriteThenRead(cmdRDID, MV_SFLASH_RDID_CMND_LENGTH, id, MV_SFLASH_RDID_REPLY_LENGTH, 0)) != MV_OK)
+		return ret;
+
+	*manId = id[0];
+	*devId = 0;
+	*devId |= (id[1] << 8);
+	*devId |= id[2];
+
+	return MV_OK;
+}
+
+/*
+#####################################################################################
+#####################################################################################
+*/
+
+/*******************************************************************************
+* mvSFlashInit - Initialize the serial flash device
+*
+* DESCRIPTION:
+*       Perform the neccessary initialization and configuration
+*
+* INPUT:
+*       pFlinfo: pointer to the Flash information structure
+*           pFlinfo->baseAddr: base address in fast mode.
+*           pFlinfo->index: Index of the flash in the sflash tabel. If the SPI
+*                           flash device does not support read Id command with
+*                           the standard opcode, then the user should supply this
+*                           as an input to skip the autodetection process!!!!
+*
+* OUTPUT:
+*       pFlinfo: pointer to the Flash information structure after detection
+*           pFlinfo->manufacturerId: Manufacturer ID
+*           pFlinfo->deviceId: Device ID
+*           pFlinfo->sectorSize: size of the sector (all sectors are the same).
+*           pFlinfo->sectorNumber: number of sectors.
+*           pFlinfo->pageSize: size of the page.
+*           pFlinfo->index: Index of the detected flash in the sflash tabel
+*
+* RETURN:
+*       Success or Error code.
+*
+*
+*******************************************************************************/
+MV_STATUS mvSFlashInit (MV_SFLASH_INFO * pFlinfo)
+{
+    MV_STATUS ret;
+    MV_U8 manf;
+    MV_U16 dev;
+    MV_U32 indx;
+    MV_BOOL detectFlag = MV_FALSE;
+
+    /* check for NULL pointer */
+    if (pFlinfo == NULL)
+    {
+        mvOsPrintf("%s ERROR: Null pointer parameter!\n", __FUNCTION__);
+        return MV_BAD_PARAM;
+    }
+
+    /* Initialize the SPI interface with low frequency to make sure that the read ID succeeds */
+    if ((ret = mvSpiInit(MV_SFLASH_BASIC_SPI_FREQ)) != MV_OK)
+    {
+        mvOsPrintf("%s ERROR: Failed to initialize the SPI interface!\n", __FUNCTION__);
+        return ret;
+    }
+
+    /* First try to read the Manufacturer and Device IDs */
+    if ((ret = mvSFlashIdGet(pFlinfo, &manf, &dev)) != MV_OK)
+    {
+        mvOsPrintf("%s ERROR: Failed to get the SFlash ID!\n", __FUNCTION__);
+        return ret;
+    }
+
+    /* loop over the whole table and look for the appropriate SFLASH */
+    for (indx=0; indx<MV_ARRAY_SIZE(sflash); indx++)
+    {
+        if ((manf == sflash[indx].manufacturerId) && (dev == sflash[indx].deviceId))
+        {
+            pFlinfo->manufacturerId = manf;
+            pFlinfo->deviceId = dev;
+            pFlinfo->index = indx;
+            detectFlag = MV_TRUE;
+        }
+    }
+
+    if(!detectFlag)
+    {
+        mvOsPrintf("%s ERROR: Unknown SPI flash device!\n", __FUNCTION__);
+        return MV_FAIL;
+    }
+
+    /* fill the info based on the model detected */
+    pFlinfo->sectorSize = sflash[pFlinfo->index].sectorSize;
+    pFlinfo->sectorNumber = sflash[pFlinfo->index].sectorNumber;
+    pFlinfo->pageSize = sflash[pFlinfo->index].pageSize;
+
+    /* Set the SPI frequency to the MAX allowed for the device for best performance */
+    if ((ret = mvSpiBaudRateSet(sflash[pFlinfo->index].spiMaxFreq)) != MV_OK)
+    {
+        mvOsPrintf("%s ERROR: Failed to set the SPI frequency!\n", __FUNCTION__);
+        return ret;
+    }
+
+    /* As default lock the SR */
+    if ((ret = mvSFlashStatRegLock(pFlinfo, MV_TRUE)) != MV_OK)
+        return ret;
+
+	return MV_OK;
+}
+
+/*******************************************************************************
+* mvSFlashSectorErase - Erasse a single sector of the serial flash
+*
+* DESCRIPTION:
+*       Issue the erase sector command and address
+*
+* INPUT:
+*       pFlinfo: pointer to the Flash information structure
+*		secNumber: sector Number to erase (0 -> (sectorNumber-1))
+*
+* OUTPUT:
+*       None
+*
+* RETURN:
+*       Success or Error code.
+*
+*
+*******************************************************************************/
+MV_STATUS mvSFlashSectorErase (MV_SFLASH_INFO * pFlinfo, MV_U32 secNumber)
+{
+    MV_STATUS ret;
+	MV_U8 cmd[MV_SFLASH_SE_CMND_LENGTH];
+
+    MV_U32 secAddr = (secNumber * pFlinfo->sectorSize);
+#if 0
+    MV_U32 i;
+    MV_U32 * pW = (MV_U32*) (secAddr + pFlinfo->baseAddr);
+    MV_U32 erasedWord = 0xFFFFFFFF;
+    MV_U32 wordsPerSector = (pFlinfo->sectorSize / sizeof(MV_U32));
+    MV_BOOL eraseNeeded = MV_FALSE;
+#endif
+    /* check for NULL pointer */
+    if (pFlinfo == NULL)
+    {
+        mvOsPrintf("%s ERROR: Null pointer parameter!\n", __FUNCTION__);
+        return MV_BAD_PARAM;
+    }
+
+    /* Protection - check if the model was detected */
+    if (pFlinfo->index >= MV_ARRAY_SIZE(sflash))
+    {
+        DB(mvOsPrintf("%s WARNING: Invaild parameter index!\n", __FUNCTION__);)
+        return MV_BAD_PARAM;
+    }
+
+    /* check that the sector number is valid */
+    if (secNumber >= pFlinfo->sectorNumber)
+    {
+        DB(mvOsPrintf("%s WARNING: Invaild parameter sector number!\n", __FUNCTION__);)
+        return MV_BAD_PARAM;
+    }
+    
+    /* we don't want to access SPI in direct mode from in-direct API, 
+	becasue of timing issue between CS asserts. */
+#if 0
+    /* First compare to FF and check if erase is needed */
+    for (i=0; i<wordsPerSector; i++)
+    {
+        if (memcmp(pW, &erasedWord, sizeof(MV_U32)) != 0)
+        {
+            eraseNeeded = MV_TRUE;
+            break;
+        }
+
+        ++pW;
+    }
+    if (!eraseNeeded)
+        return MV_OK;
+#endif
+
+    cmd[0] = sflash[pFlinfo->index].opcdSE;
+	cmd[1] = ((secAddr >> 16) & 0xFF);
+	cmd[2] = ((secAddr >> 8) & 0xFF);
+	cmd[3] = (secAddr & 0xFF);
+
+	/* Issue the Write enable command prior the sector erase command */
+	if ((ret = mvWriteEnable(pFlinfo)) != MV_OK)
+		return ret;
+
+	if ((ret = mvSpiWriteThenWrite(cmd, MV_SFLASH_SE_CMND_LENGTH, NULL, 0)) != MV_OK)
+		return ret;
+
+	if ((ret = mvWaitOnWipClear(pFlinfo)) != MV_OK)
+		return ret;
+
+	return MV_OK;
+}
+
+/*******************************************************************************
+* mvSFlashChipErase - Erasse the whole serial flash
+*
+* DESCRIPTION:
+*       Issue the bulk (chip) erase command
+*
+* INPUT:
+*       pFlinfo: pointer to the Flash information structure
+*
+* OUTPUT:
+*       None
+*
+* RETURN:
+*       Success or Error code.
+*
+*
+*******************************************************************************/
+MV_STATUS mvSFlashChipErase (MV_SFLASH_INFO * pFlinfo)
+{
+    MV_STATUS ret;
+	MV_U8 cmd[MV_SFLASH_BE_CMND_LENGTH];
+
+
+    /* check for NULL pointer */
+    if (pFlinfo == NULL)
+    {
+        mvOsPrintf("%s ERROR: Null pointer parameter!\n", __FUNCTION__);
+        return MV_BAD_PARAM;
+    }
+
+    /* Protection - check if the model was detected */
+    if (pFlinfo->index >= MV_ARRAY_SIZE(sflash))
+    {
+        DB(mvOsPrintf("%s WARNING: Invaild parameter index!\n", __FUNCTION__);)
+        return MV_BAD_PARAM;
+    }
+
+    cmd[0] = sflash[pFlinfo->index].opcdBE;
+
+	/* Issue the Write enable command prior the Bulk erase command */
+	if ((ret = mvWriteEnable(pFlinfo)) != MV_OK)
+		return ret;
+
+    if ((ret = mvSpiWriteThenWrite(cmd, MV_SFLASH_BE_CMND_LENGTH, NULL, 0)) != MV_OK)
+		return ret;
+
+	if ((ret = mvWaitOnChipEraseDone(pFlinfo)) != MV_OK)
+		return ret;
+
+	return MV_OK;
+}
+
+/*******************************************************************************
+* mvSFlashBlockRd - Read from the serial flash
+*
+* DESCRIPTION:
+*       Issue the read command and address then perfom the needed read
+*
+* INPUT:
+*       pFlinfo: pointer to the Flash information structure
+*		offset: byte offset with the flash to start reading from
+*		pReadBuff: pointer to the buffer to read the data in
+*		buffSize: size of the buffer to read.
+*
+* OUTPUT:
+*       pReadBuff: pointer to the buffer containing the read data
+*
+* RETURN:
+*       Success or Error code.
+*
+*
+*******************************************************************************/
+MV_STATUS mvSFlashBlockRd (MV_SFLASH_INFO * pFlinfo, MV_U32 offset,
+						   MV_U8* pReadBuff, MV_U32 buffSize)
+{
+	MV_U8 cmd[MV_SFLASH_READ_CMND_LENGTH];
+
+
+    /* check for NULL pointer */
+    if ((pFlinfo == NULL) || (pReadBuff == NULL))
+    {
+        mvOsPrintf("%s ERROR: Null pointer parameter!\n", __FUNCTION__);
+        return MV_BAD_PARAM;
+    }
+
+    /* Protection - check if the model was detected */
+    if (pFlinfo->index >= MV_ARRAY_SIZE(sflash))
+    {
+        DB(mvOsPrintf("%s WARNING: Invaild parameter index!\n", __FUNCTION__);)
+        return MV_BAD_PARAM;
+    }
+
+    cmd[0] = sflash[pFlinfo->index].opcdREAD;
+	cmd[1] = ((offset >> 16) & 0xFF);
+	cmd[2] = ((offset >> 8) & 0xFF);
+	cmd[3] = (offset & 0xFF);
+
+	return mvSpiWriteThenRead(cmd, MV_SFLASH_READ_CMND_LENGTH, pReadBuff, buffSize, 0);
+}
+
+/*******************************************************************************
+* mvSFlashFastBlockRd - Fast read from the serial flash
+*
+* DESCRIPTION:
+*       Issue the fast read command and address then perfom the needed read
+*
+* INPUT:
+*       pFlinfo: pointer to the Flash information structure
+*		offset: byte offset with the flash to start reading from
+*		pReadBuff: pointer to the buffer to read the data in
+*		buffSize: size of the buffer to read.
+*
+* OUTPUT:
+*       pReadBuff: pointer to the buffer containing the read data
+*
+* RETURN:
+*       Success or Error code.
+*
+*
+*******************************************************************************/
+MV_STATUS mvSFlashFastBlockRd (MV_SFLASH_INFO * pFlinfo, MV_U32 offset,
+						       MV_U8* pReadBuff, MV_U32 buffSize)
+{
+    MV_U8 cmd[MV_SFLASH_READ_CMND_LENGTH];
+    MV_STATUS ret;
+
+    /* check for NULL pointer */
+    if ((pFlinfo == NULL) || (pReadBuff == NULL))
+    {
+        mvOsPrintf("%s ERROR: Null pointer parameter!\n", __FUNCTION__);
+        return MV_BAD_PARAM;
+    }
+
+    /* Protection - check if the model was detected */
+    if (pFlinfo->index >= MV_ARRAY_SIZE(sflash))
+    {
+        DB(mvOsPrintf("%s WARNING: Invaild parameter index!\n", __FUNCTION__);)
+        return MV_BAD_PARAM;
+    }
+
+    /* Set the SPI frequency to the MAX allowed for fast-read operations */
+    mvOsPrintf("Setting freq to %d.\n",sflash[pFlinfo->index].spiMaxFastFreq);
+    if ((ret = mvSpiBaudRateSet(sflash[pFlinfo->index].spiMaxFastFreq)) != MV_OK)
+    {
+        mvOsPrintf("%s ERROR: Failed to set the SPI fast frequency!\n", __FUNCTION__);
+        return ret;
+    }
+
+    cmd[0] = sflash[pFlinfo->index].opcdFSTRD;
+    cmd[1] = ((offset >> 16) & 0xFF);
+    cmd[2] = ((offset >> 8) & 0xFF);
+    cmd[3] = (offset & 0xFF);
+
+
+    ret = mvSpiWriteThenRead(cmd, MV_SFLASH_READ_CMND_LENGTH, pReadBuff, buffSize,
+                             sflash[pFlinfo->index].spiFastRdDummyBytes);
+
+    /* Reset the SPI frequency to the MAX allowed for the device for best performance */
+    if ((ret = mvSpiBaudRateSet(sflash[pFlinfo->index].spiMaxFreq)) != MV_OK)
+    {
+        mvOsPrintf("%s ERROR: Failed to set the SPI frequency!\n", __FUNCTION__);
+        return ret;
+    }
+
+    return ret;
+}
+
+
+/*******************************************************************************
+* mvSFlashBlockWr - Write a buffer with any size
+*
+* DESCRIPTION:
+*       write regardless of the page boundaries and size limit per Page
+*		program command
+*
+* INPUT:
+*       pFlinfo: pointer to the Flash information structure
+*		offset: byte offset within the flash region
+*		pWriteBuff: pointer to the buffer holding the data to program
+*		buffSize: size of the buffer to write
+*
+* OUTPUT:
+*       None
+*
+* RETURN:
+*       Success or Error code.
+*
+*
+*******************************************************************************/
+MV_STATUS mvSFlashBlockWr (MV_SFLASH_INFO * pFlinfo, MV_U32 offset,
+						   MV_U8* pWriteBuff, MV_U32 buffSize)
+{
+    MV_STATUS ret;
+	MV_U32 data2write	= buffSize;
+    MV_U32 preAllOffset = (offset & MV_SFLASH_PAGE_ALLIGN_MASK(MV_M25P_PAGE_SIZE));
+    MV_U32 preAllSz		= (preAllOffset ? (MV_M25P_PAGE_SIZE - preAllOffset) : 0);
+	MV_U32 writeOffset	= offset;
+
+    /* check for NULL pointer */
+#ifndef CONFIG_MARVELL
+    if(NULL == pWriteBuff)
+    {
+        mvOsPrintf("%s ERROR: Null pointer parameter!\n", __FUNCTION__);
+        return MV_BAD_PARAM;
+    }
+#endif
+
+    if (pFlinfo == NULL)
+    {
+        mvOsPrintf("%s ERROR: Null pointer parameter!\n", __FUNCTION__);
+        return MV_BAD_PARAM;
+    }
+
+    /* Protection - check if the model was detected */
+    if (pFlinfo->index >= MV_ARRAY_SIZE(sflash))
+    {
+        DB(mvOsPrintf("%s WARNING: Invaild parameter index!\n", __FUNCTION__);)
+        return MV_BAD_PARAM;
+    }
+
+	/* check that the buffer size does not exceed the flash size */
+    if ((offset + buffSize) > mvSFlashSizeGet(pFlinfo))
+    {
+        DB(mvOsPrintf("%s WARNING: Write exceeds flash size!\n", __FUNCTION__);)
+	    return MV_OUT_OF_RANGE;
+    }
+
+	/* check if the total block size is less than the first chunk remainder */
+	if (data2write < preAllSz)
+		preAllSz = data2write;
+
+	/* check if programing does not start at a 64byte alligned offset */
+	if (preAllSz)
+	{
+		if ((ret = mvSFlashPageWr(pFlinfo, writeOffset, pWriteBuff, preAllSz)) != MV_OK)
+			return ret;
+
+		/* increment pointers and counters */
+		writeOffset += preAllSz;
+		data2write -= preAllSz;
+		pWriteBuff += preAllSz;
+	}
+
+	/* program the data that fits in complete page chunks */
+	while (data2write >= sflash[pFlinfo->index].pageSize)
+	{
+		if ((ret = mvSFlashPageWr(pFlinfo, writeOffset, pWriteBuff, sflash[pFlinfo->index].pageSize)) != MV_OK)
+			return ret;
+
+		/* increment pointers and counters */
+		writeOffset += sflash[pFlinfo->index].pageSize;
+		data2write -= sflash[pFlinfo->index].pageSize;
+		pWriteBuff += sflash[pFlinfo->index].pageSize;
+	}
+
+	/* program the last partial chunk */
+	if (data2write)
+	{
+		if ((ret = mvSFlashPageWr(pFlinfo, writeOffset, pWriteBuff, data2write)) != MV_OK)
+			return ret;
+	}
+
+	return MV_OK;
+}
+
+/*******************************************************************************
+* mvSFlashIdGet - Get the manufacturer and device IDs.
+*
+* DESCRIPTION:
+*       Get the Manufacturer and device IDs from the serial flash through
+*		writing the RDID command then reading 3 bytes of data. In case that
+*       this command was called for the first time in order to detect the
+*       manufacturer and device IDs, then the default RDID opcode will be used
+*       unless the device index is indicated by the user (in case the SPI flash
+*       does not use the default RDID opcode).
+*
+* INPUT:
+*       pFlinfo: pointer to the Flash information structure
+*		pManId: pointer to the 8bit variable to hold the manufacturing ID
+*		pDevId: pointer to the 16bit variable to hold the device ID
+*
+* OUTPUT:
+*		pManId: pointer to the 8bit variable holding the manufacturing ID
+*		pDevId: pointer to the 16bit variable holding the device ID
+*
+* RETURN:
+*       Success or Error code.
+*
+*
+*******************************************************************************/
+MV_STATUS mvSFlashIdGet (MV_SFLASH_INFO * pFlinfo, MV_U8* pManId, MV_U16* pDevId)
+{
+    MV_STATUS ret;
+	MV_U8 cmd[MV_SFLASH_RDID_CMND_LENGTH];
+	MV_U8 id[MV_SFLASH_RDID_REPLY_LENGTH];
+
+
+
+    /* check for NULL pointer */
+    if ((pFlinfo == NULL) || (pManId == NULL) || (pDevId == NULL))
+    {
+        mvOsPrintf("%s ERROR: Null pointer parameter!\n", __FUNCTION__);
+        return MV_BAD_PARAM;
+    }
+
+    if (pFlinfo->index >= MV_ARRAY_SIZE(sflash))
+        return mvSFlashWithDefaultsIdGet(pFlinfo, pManId, pDevId);
+    else
+        cmd[0] = sflash[pFlinfo->index].opcdRDID;
+
+	if ((ret = mvSpiWriteThenRead(cmd, MV_SFLASH_RDID_CMND_LENGTH, id, MV_SFLASH_RDID_REPLY_LENGTH, 0)) != MV_OK)
+		return ret;
+
+	*pManId = id[0];
+	*pDevId = 0;
+	*pDevId |= (id[1] << 8);
+	*pDevId |= id[2];
+
+	return MV_OK;
+}
+
+/*******************************************************************************
+* mvSFlashWpRegionSet - Set the Write-Protected region
+*
+* DESCRIPTION:
+*       Set the Write-Protected region
+*
+* INPUT:
+*       pFlinfo: pointer to the Flash information structure
+*		wpRegion: which region will be protected
+*
+* OUTPUT:
+*       None
+*
+* RETURN:
+*       Success or Error code.
+*
+*
+*******************************************************************************/
+MV_STATUS mvSFlashWpRegionSet (MV_SFLASH_INFO * pFlinfo, MV_SFLASH_WP_REGION wpRegion)
+{
+    MV_U8 wpMask;
+
+    /* check for NULL pointer */
+    if (pFlinfo == NULL)
+    {
+        mvOsPrintf("%s ERROR: Null pointer parameter!\n", __FUNCTION__);
+        return MV_BAD_PARAM;
+    }
+
+    /* Protection - check if the model was detected */
+    if (pFlinfo->index >= MV_ARRAY_SIZE(sflash))
+    {
+        DB(mvOsPrintf("%s WARNING: Invaild parameter index!\n", __FUNCTION__);)
+        return MV_BAD_PARAM;
+    }
+
+    /* Check if the chip is an ST flash; then WP supports only 3 bits */
+    if (pFlinfo->manufacturerId == MV_M25PXXX_ST_MANF_ID)
+    {
+        switch (wpRegion)
+        {
+            case MV_WP_NONE:
+                wpMask = MV_M25P_STATUS_BP_NONE;
+                break;
+
+            case MV_WP_UPR_1OF128:
+                DB(mvOsPrintf("%s WARNING: Invaild option for this flash chip!\n", __FUNCTION__);)
+                return MV_NOT_SUPPORTED;
+
+            case MV_WP_UPR_1OF64:
+                wpMask = MV_M25P_STATUS_BP_1_OF_64;
+                break;
+
+            case MV_WP_UPR_1OF32:
+                wpMask = MV_M25P_STATUS_BP_1_OF_32;
+                break;
+
+            case MV_WP_UPR_1OF16:
+                wpMask = MV_M25P_STATUS_BP_1_OF_16;
+                break;
+
+            case MV_WP_UPR_1OF8:
+                wpMask = MV_M25P_STATUS_BP_1_OF_8;
+                break;
+
+            case MV_WP_UPR_1OF4:
+                wpMask = MV_M25P_STATUS_BP_1_OF_4;
+                break;
+
+            case MV_WP_UPR_1OF2:
+                wpMask = MV_M25P_STATUS_BP_1_OF_2;
+                break;
+
+            case MV_WP_ALL:
+                wpMask = MV_M25P_STATUS_BP_ALL;
+                break;
+
+            default:
+                DB(mvOsPrintf("%s WARNING: Invaild parameter WP region!\n", __FUNCTION__);)
+                return MV_BAD_PARAM;
+        }
+    }
+    /* check if the manufacturer is MXIC then the WP is 4bits */
+    else if (pFlinfo->manufacturerId == MV_MXIC_MANF_ID)
+    {
+        switch (wpRegion)
+        {
+            case MV_WP_NONE:
+                wpMask = MV_MX25L_STATUS_BP_NONE;
+                break;
+
+            case MV_WP_UPR_1OF128:
+                wpMask = MV_MX25L_STATUS_BP_1_OF_128;
+                break;
+
+            case MV_WP_UPR_1OF64:
+                wpMask = MV_MX25L_STATUS_BP_1_OF_64;
+                break;
+
+            case MV_WP_UPR_1OF32:
+                wpMask = MV_MX25L_STATUS_BP_1_OF_32;
+                break;
+
+            case MV_WP_UPR_1OF16:
+                wpMask = MV_MX25L_STATUS_BP_1_OF_16;
+                break;
+
+            case MV_WP_UPR_1OF8:
+                wpMask = MV_MX25L_STATUS_BP_1_OF_8;
+                break;
+
+            case MV_WP_UPR_1OF4:
+                wpMask = MV_MX25L_STATUS_BP_1_OF_4;
+                break;
+
+            case MV_WP_UPR_1OF2:
+                wpMask = MV_MX25L_STATUS_BP_1_OF_2;
+                break;
+
+            case MV_WP_ALL:
+                wpMask = MV_MX25L_STATUS_BP_ALL;
+                break;
+
+            default:
+                DB(mvOsPrintf("%s WARNING: Invaild parameter WP region!\n", __FUNCTION__);)
+                return MV_BAD_PARAM;
+        }
+    }
+    /* check if the manufacturer is SPANSION then the WP is 4bits */
+    else if (pFlinfo->manufacturerId == MV_SPANSION_MANF_ID)
+    {
+        switch (wpRegion)
+        {
+            case MV_WP_NONE:
+                wpMask = MV_S25FL_STATUS_BP_NONE;
+                break;
+
+            case MV_WP_UPR_1OF128:
+                DB(mvOsPrintf("%s WARNING: Invaild option for this flash chip!\n", __FUNCTION__);)
+                return MV_NOT_SUPPORTED;
+
+            case MV_WP_UPR_1OF64:
+                wpMask = MV_S25FL_STATUS_BP_1_OF_64;
+                break;
+
+            case MV_WP_UPR_1OF32:
+                wpMask = MV_S25FL_STATUS_BP_1_OF_32;
+                break;
+
+            case MV_WP_UPR_1OF16:
+                wpMask = MV_S25FL_STATUS_BP_1_OF_16;
+                break;
+
+            case MV_WP_UPR_1OF8:
+                wpMask = MV_S25FL_STATUS_BP_1_OF_8;
+                break;
+
+            case MV_WP_UPR_1OF4:
+                wpMask = MV_S25FL_STATUS_BP_1_OF_4;
+                break;
+
+            case MV_WP_UPR_1OF2:
+                wpMask = MV_S25FL_STATUS_BP_1_OF_2;
+                break;
+
+            case MV_WP_ALL:
+                wpMask = MV_S25FL_STATUS_BP_ALL;
+                break;
+
+
+            default:
+                DB(mvOsPrintf("%s WARNING: Invaild parameter WP region!\n", __FUNCTION__);)
+                return MV_BAD_PARAM;
+        }
+    }
+    else
+    {
+        DB(mvOsPrintf("%s WARNING: Invaild parameter Manufacturer ID!\n", __FUNCTION__);)
+        return MV_BAD_PARAM;
+    }
+
+    /* Verify that the SRWD bit is always set - register is s/w locked */
+    wpMask |= MV_SFLASH_STATUS_REG_SRWD_MASK;
+
+	return mvStatusRegSet(pFlinfo, wpMask);
+}
+
+/*******************************************************************************
+* mvSFlashWpRegionGet - Get the Write-Protected region configured
+*
+* DESCRIPTION:
+*       Get from the chip the Write-Protected region configured
+*
+* INPUT:
+*       pFlinfo: pointer to the Flash information structure
+*		pWpRegion: pointer to the variable to return the WP region in
+*
+* OUTPUT:
+*		wpRegion: pointer to the variable holding the WP region configured
+*
+* RETURN:
+*       Success or Error code.
+*
+*
+*******************************************************************************/
+MV_STATUS mvSFlashWpRegionGet (MV_SFLASH_INFO * pFlinfo, MV_SFLASH_WP_REGION * pWpRegion)
+{
+    MV_STATUS ret;
+	MV_U8 reg;
+
+    /* check for NULL pointer */
+    if ((pFlinfo == NULL) || (pWpRegion == NULL))
+    {
+        mvOsPrintf("%s ERROR: Null pointer parameter!\n", __FUNCTION__);
+        return MV_BAD_PARAM;
+    }
+
+    /* Protection - check if the model was detected */
+    if (pFlinfo->index >= MV_ARRAY_SIZE(sflash))
+    {
+        DB(mvOsPrintf("%s WARNING: Invaild parameter index!\n", __FUNCTION__);)
+        return MV_BAD_PARAM;
+    }
+
+    if ((ret = mvStatusRegGet(pFlinfo, &reg)) != MV_OK)
+        return ret;
+
+    /* Check if the chip is an ST flash; then WP supports only 3 bits */
+    if (pFlinfo->manufacturerId == MV_M25PXXX_ST_MANF_ID)
+    {
+        switch ((reg & MV_M25P_STATUS_REG_WP_MASK))
+        {
+            case MV_M25P_STATUS_BP_NONE:
+                *pWpRegion = MV_WP_NONE;
+                break;
+
+            case MV_M25P_STATUS_BP_1_OF_64:
+                *pWpRegion = MV_WP_UPR_1OF64;
+                break;
+
+            case MV_M25P_STATUS_BP_1_OF_32:
+                *pWpRegion = MV_WP_UPR_1OF32;
+                break;
+
+            case MV_M25P_STATUS_BP_1_OF_16:
+                *pWpRegion = MV_WP_UPR_1OF16;
+                break;
+
+            case MV_M25P_STATUS_BP_1_OF_8:
+                *pWpRegion = MV_WP_UPR_1OF8;
+                break;
+
+            case MV_M25P_STATUS_BP_1_OF_4:
+                *pWpRegion = MV_WP_UPR_1OF4;
+                break;
+
+            case MV_M25P_STATUS_BP_1_OF_2:
+                *pWpRegion = MV_WP_UPR_1OF2;
+                break;
+
+            case MV_M25P_STATUS_BP_ALL:
+                *pWpRegion = MV_WP_ALL;
+                break;
+
+            default:
+                DB(mvOsPrintf("%s WARNING: Unidentified WP region in h/w!\n", __FUNCTION__);)
+                return MV_BAD_VALUE;
+        }
+    }
+    /* check if the manufacturer is MXIC then the WP is 4bits */
+    else if (pFlinfo->manufacturerId == MV_MXIC_MANF_ID)
+    {
+        switch ((reg & MV_MX25L_STATUS_REG_WP_MASK))
+        {
+            case MV_MX25L_STATUS_BP_NONE:
+                *pWpRegion = MV_WP_NONE;
+                break;
+
+            case MV_MX25L_STATUS_BP_1_OF_128:
+                *pWpRegion = MV_WP_UPR_1OF128;
+                break;
+
+            case MV_MX25L_STATUS_BP_1_OF_64:
+                *pWpRegion = MV_WP_UPR_1OF64;
+                break;
+
+            case MV_MX25L_STATUS_BP_1_OF_32:
+                *pWpRegion = MV_WP_UPR_1OF32;
+                break;
+
+            case MV_MX25L_STATUS_BP_1_OF_16:
+                *pWpRegion = MV_WP_UPR_1OF16;
+                break;
+
+            case MV_MX25L_STATUS_BP_1_OF_8:
+                *pWpRegion = MV_WP_UPR_1OF8;
+                break;
+
+            case MV_MX25L_STATUS_BP_1_OF_4:
+                *pWpRegion = MV_WP_UPR_1OF4;
+                break;
+
+            case MV_MX25L_STATUS_BP_1_OF_2:
+                *pWpRegion = MV_WP_UPR_1OF2;
+                break;
+
+            case MV_MX25L_STATUS_BP_ALL:
+                *pWpRegion = MV_WP_ALL;
+                break;
+
+            default:
+                DB(mvOsPrintf("%s WARNING: Unidentified WP region in h/w!\n", __FUNCTION__);)
+                return MV_BAD_VALUE;
+        }
+    }
+    /* Check if the chip is an SPANSION flash; then WP supports only 3 bits */
+    else if (pFlinfo->manufacturerId == MV_SPANSION_MANF_ID)
+    {
+        switch ((reg & MV_S25FL_STATUS_REG_WP_MASK))
+        {
+            case MV_S25FL_STATUS_BP_NONE:
+                *pWpRegion = MV_WP_NONE;
+                break;
+
+            case MV_S25FL_STATUS_BP_1_OF_64:
+                *pWpRegion = MV_WP_UPR_1OF64;
+                break;
+
+            case MV_S25FL_STATUS_BP_1_OF_32:
+                *pWpRegion = MV_WP_UPR_1OF32;
+                break;
+
+            case MV_S25FL_STATUS_BP_1_OF_16:
+                *pWpRegion = MV_WP_UPR_1OF16;
+                break;
+
+            case MV_S25FL_STATUS_BP_1_OF_8:
+                *pWpRegion = MV_WP_UPR_1OF8;
+                break;
+
+            case MV_S25FL_STATUS_BP_1_OF_4:
+                *pWpRegion = MV_WP_UPR_1OF4;
+                break;
+
+            case MV_S25FL_STATUS_BP_1_OF_2:
+                *pWpRegion = MV_WP_UPR_1OF2;
+                break;
+
+            case MV_S25FL_STATUS_BP_ALL:
+                *pWpRegion = MV_WP_ALL;
+                break;
+
+            default:
+                DB(mvOsPrintf("%s WARNING: Unidentified WP region in h/w!\n", __FUNCTION__);)
+                return MV_BAD_VALUE;
+        }
+    }
+    else
+    {
+        DB(mvOsPrintf("%s WARNING: Invaild parameter Manufacturer ID!\n", __FUNCTION__);)
+        return MV_BAD_PARAM;
+    }
+
+	return MV_OK;
+}
+
+/*******************************************************************************
+* mvSFlashStatRegLock - Lock the status register for writing - W/Vpp
+*		pin should be low to take effect
+*
+* DESCRIPTION:
+*       Lock the access to the Status Register for writing. This will
+*		cause the flash to enter the hardware protection mode if the W/Vpp
+*		is low. If the W/Vpp is hi, the chip will be in soft protection mode, but
+*		the register will continue to be writable if WREN sequence was used.
+*
+* INPUT:
+*       pFlinfo: pointer to the Flash information structure
+*		srLock: enable/disable (MV_TRUE/MV_FALSE) status registor lock mechanism
+*
+* OUTPUT:
+*       None
+*
+* RETURN:
+*       Success or Error code.
+*
+*
+*******************************************************************************/
+MV_STATUS mvSFlashStatRegLock (MV_SFLASH_INFO * pFlinfo, MV_BOOL srLock)
+{
+    MV_STATUS ret;
+	MV_U8 reg;
+
+    /* check for NULL pointer */
+    if (pFlinfo == NULL)
+    {
+        mvOsPrintf("%s ERROR: Null pointer parameter!\n", __FUNCTION__);
+        return MV_BAD_PARAM;
+    }
+
+    /* Protection - check if the model was detected */
+    if (pFlinfo->index >= MV_ARRAY_SIZE(sflash))
+    {
+        DB(mvOsPrintf("%s WARNING: Invaild parameter index!\n", __FUNCTION__);)
+        return MV_BAD_PARAM;
+    }
+
+    if ((ret = mvStatusRegGet(pFlinfo, &reg)) != MV_OK)
+        return ret;
+
+	if (srLock)
+		reg |= MV_SFLASH_STATUS_REG_SRWD_MASK;
+	else
+		reg &= ~MV_SFLASH_STATUS_REG_SRWD_MASK;
+
+	return mvStatusRegSet(pFlinfo, reg);
+}
+
+/*******************************************************************************
+* mvSFlashSizeGet - Get the size of the SPI flash
+*
+* DESCRIPTION:
+*       based on the sector number and size of each sector calculate the total
+*       size of the flash memory.
+*
+* INPUT:
+*       pFlinfo: pointer to the Flash information structure
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       Size of the flash in bytes.
+*
+*
+*******************************************************************************/
+MV_U32 mvSFlashSizeGet (MV_SFLASH_INFO * pFlinfo)
+{
+    /* check for NULL pointer */
+    if (pFlinfo == NULL)
+    {
+        mvOsPrintf("%s ERROR: Null pointer parameter!\n", __FUNCTION__);
+        return 0;
+    }
+
+    return (pFlinfo->sectorSize * pFlinfo->sectorNumber);
+}
+
+/*******************************************************************************
+* mvSFlashPowerSaveEnter - Cause the falsh device to go into power save mode
+*
+* DESCRIPTION:
+*       Enter a special power save mode.
+*
+* INPUT:
+*       pFlinfo: pointer to the Flash information structure
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       Size of the flash in bytes.
+*
+*
+*******************************************************************************/
+MV_STATUS mvSFlashPowerSaveEnter(MV_SFLASH_INFO * pFlinfo)
+{
+    MV_STATUS ret;
+	MV_U8 cmd[MV_SFLASH_DP_CMND_LENGTH];
+
+
+    /* check for NULL pointer */
+    if (pFlinfo == NULL)
+    {
+        mvOsPrintf("%s ERROR: Null pointer parameter!\n", __FUNCTION__);
+        return 0;
+    }
+
+    /* Protection - check if the model was detected */
+    if (pFlinfo->index >= MV_ARRAY_SIZE(sflash))
+    {
+        DB(mvOsPrintf("%s WARNING: Invaild parameter index!\n", __FUNCTION__);)
+        return MV_BAD_PARAM;
+    }
+
+    /* check that power save mode is supported in the specific device */
+    if (sflash[pFlinfo->index].opcdPwrSave == MV_SFLASH_NO_SPECIFIC_OPCD)
+    {
+        DB(mvOsPrintf("%s WARNING: Power save not supported for this device!\n", __FUNCTION__);)
+        return MV_NOT_SUPPORTED;
+    }
+
+    cmd[0] = sflash[pFlinfo->index].opcdPwrSave;
+
+    if ((ret = mvSpiWriteThenWrite(cmd, MV_SFLASH_DP_CMND_LENGTH, NULL, 0)) != MV_OK)
+		return ret;
+
+	return MV_OK;
+
+}
+
+/*******************************************************************************
+* mvSFlashPowerSaveExit - Cause the falsh device to exit the power save mode
+*
+* DESCRIPTION:
+*       Exit the deep power save mode.
+*
+* INPUT:
+*       pFlinfo: pointer to the Flash information structure
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       Size of the flash in bytes.
+*
+*
+*******************************************************************************/
+MV_STATUS mvSFlashPowerSaveExit (MV_SFLASH_INFO * pFlinfo)
+{
+    MV_STATUS ret;
+	MV_U8 cmd[MV_SFLASH_RES_CMND_LENGTH];
+
+
+    /* check for NULL pointer */
+    if (pFlinfo == NULL)
+    {
+        mvOsPrintf("%s ERROR: Null pointer parameter!\n", __FUNCTION__);
+        return 0;
+    }
+
+    /* Protection - check if the model was detected */
+    if (pFlinfo->index >= MV_ARRAY_SIZE(sflash))
+    {
+        DB(mvOsPrintf("%s WARNING: Invaild parameter index!\n", __FUNCTION__);)
+        return MV_BAD_PARAM;
+    }
+
+    /* check that power save mode is supported in the specific device */
+    if (sflash[pFlinfo->index].opcdRES == MV_SFLASH_NO_SPECIFIC_OPCD)
+    {
+        DB(mvOsPrintf("%s WARNING: Read Electronic Signature not supported for this device!\n", __FUNCTION__);)
+        return MV_NOT_SUPPORTED;
+    }
+
+    cmd[0] = sflash[pFlinfo->index].opcdRES;
+
+    if ((ret = mvSpiWriteThenWrite(cmd, MV_SFLASH_RES_CMND_LENGTH, NULL, 0)) != MV_OK)
+		return ret;
+
+    /* add the delay needed for the device to wake up */
+    mvOsDelay(MV_MXIC_DP_EXIT_DELAY);   /* 30 ms */
+
+	return MV_OK;
+
+}
+
+/*******************************************************************************
+* mvSFlashModelGet - Retreive the string with the device manufacturer and model
+*
+* DESCRIPTION:
+*       Retreive the string with the device manufacturer and model
+*
+* INPUT:
+*       pFlinfo: pointer to the Flash information structure
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       pointer to the string indicating the device manufacturer and model
+*
+*
+*******************************************************************************/
+const MV_8 * mvSFlashModelGet (MV_SFLASH_INFO * pFlinfo)
+{
+    static const MV_8 * unknModel = (const MV_8 *)"Unknown";
+
+    /* check for NULL pointer */
+    if (pFlinfo == NULL)
+    {
+        mvOsPrintf("%s ERROR: Null pointer parameter!\n", __FUNCTION__);
+        return 0;
+    }
+
+    /* Protection - check if the model was detected */
+    if (pFlinfo->index >= MV_ARRAY_SIZE(sflash))
+    {
+        DB(mvOsPrintf("%s WARNING: Invaild parameter index!\n", __FUNCTION__);)
+        return unknModel;
+    }
+
+    return sflash[pFlinfo->index].deviceModel;
+}
+
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/sflash/mvSFlash.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/sflash/mvSFlash.h
new file mode 100644
index 0000000..f441a5c
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/sflash/mvSFlash.h
@@ -0,0 +1,166 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or
+modify this File in accordance with the terms and conditions of the General
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is
+available along with the File in the license.txt file or by writing to the Free
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt.
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY
+DISCLAIMED.  The GPL License provides additional details about this warranty
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or
+modify this File under the following licensing terms.
+Redistribution and use in source and binary forms, with or without modification,
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer.
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution.
+
+    *   Neither the name of Marvell nor the names of its contributors may be
+        used to endorse or promote products derived from this software without
+        specific prior written permission.
+
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+#ifndef __INCmvSFlashH
+#define __INCmvSFlashH
+
+#include "mvTypes.h"
+
+/* MCAROS */
+#define MV_SFLASH_PAGE_ALLIGN_MASK(pgSz)    (pgSz-1)
+#define MV_ARRAY_SIZE(a)                    ((sizeof(a)) / (sizeof(a[0])))
+
+/* Constants */
+#define MV_INVALID_DEVICE_NUMBER            0xFFFFFFFF
+/* 10 MHz is the minimum possible SPI frequency when tclk is set 200MHz*/
+#define MV_SFLASH_BASIC_SPI_FREQ            10000000
+/* enumerations */
+typedef enum
+{
+	MV_WP_NONE,             /* Unprotect the whole chip */
+    MV_WP_UPR_1OF128,       /* Write protect the upper 1/128 part */
+    MV_WP_UPR_1OF64,        /* Write protect the upper 1/64 part */
+	MV_WP_UPR_1OF32,        /* Write protect the upper 1/32 part */
+	MV_WP_UPR_1OF16,        /* Write protect the upper 1/16 part */
+	MV_WP_UPR_1OF8,         /* Write protect the upper 1/8 part */
+	MV_WP_UPR_1OF4,         /* Write protect the upper 1/4 part */
+	MV_WP_UPR_1OF2,         /* Write protect the upper 1/2 part */
+	MV_WP_ALL               /* Write protect the whole chip */
+} MV_SFLASH_WP_REGION;
+
+/* Type Definitions */
+typedef struct
+{
+    MV_U8   opcdWREN;       /* Write enable opcode */
+    MV_U8   opcdWRDI;       /* Write disable opcode */
+    MV_U8   opcdRDID;       /* Read ID opcode */
+    MV_U8   opcdRDSR;       /* Read Status Register opcode */
+    MV_U8   opcdWRSR;       /* Write Status register opcode */
+    MV_U8   opcdREAD;       /* Read opcode */
+    MV_U8   opcdFSTRD;      /* Fast Read opcode */
+    MV_U8   opcdPP;         /* Page program opcode */
+    MV_U8   opcdSE;         /* Sector erase opcode */
+    MV_U8   opcdBE;         /* Bulk erase opcode */
+    MV_U8   opcdRES;        /* Read electronic signature */
+    MV_U8   opcdPwrSave;    /* Go into power save mode */
+    MV_U32  sectorSize;     /* Size of each sector */
+    MV_U32  sectorNumber;   /* Number of sectors */
+    MV_U32  pageSize;       /* size of each page */
+    const char * deviceModel;    /* string with the device model */
+    MV_U32  manufacturerId; /* The manufacturer ID */
+    MV_U32  deviceId;       /* Device ID */
+    MV_U32  spiMaxFreq;     /* The MAX frequency that can be used with the device */
+    MV_U32  spiMaxFastFreq; /* The MAX frequency that can be used with the device for fast reads */
+    MV_U32  spiFastRdDummyBytes; /* Number of dumy bytes to read before real data when working in fast read mode. */
+} MV_SFLASH_DEVICE_PARAMS;
+
+typedef struct
+{
+    MV_U32					baseAddr;       /* Flash Base Address used in fast mode */
+	MV_U8	                manufacturerId;	/* Manufacturer ID */
+    MV_U16	                deviceId;	    /* Device ID */
+    MV_U32                  sectorSize;     /* Size of each sector - all the same */
+    MV_U32                  sectorNumber;   /* Number of sectors */
+    MV_U32                  pageSize;       /* Page size - affect allignment */
+    MV_U32                  index;          /* index of the device in the sflash table (internal parameter) */
+} MV_SFLASH_INFO;
+
+/* Function Prototypes */
+/* Init */
+MV_STATUS	mvSFlashInit		(MV_SFLASH_INFO * pFlinfo);
+
+/* erase */
+MV_STATUS 	mvSFlashSectorErase (MV_SFLASH_INFO * pFlinfo, MV_U32 secNumber);
+MV_STATUS 	mvSFlashChipErase   (MV_SFLASH_INFO * pFlinfo);
+
+/* Read */
+MV_STATUS	mvSFlashBlockRd  	(MV_SFLASH_INFO * pFlinfo, MV_U32 offset,
+							     MV_U8* pReadBuff, MV_U32 buffSize);
+MV_STATUS mvSFlashFastBlockRd (MV_SFLASH_INFO * pFlinfo, MV_U32 offset,
+							     MV_U8* pReadBuff, MV_U32 buffSize);
+
+/* write regardless of the page boundaries and size limit per Page program command */
+MV_STATUS	mvSFlashBlockWr		(MV_SFLASH_INFO * pFlinfo, MV_U32 offset,
+							     MV_U8* pWriteBuff, MV_U32 buffSize);
+/* Get IDs */
+MV_STATUS 	mvSFlashIdGet      	(MV_SFLASH_INFO * pFlinfo, MV_U8* pManId, MV_U16* pDevId);
+
+/* Set and Get the Write Protection region - if the Status register is not locked */
+MV_STATUS   mvSFlashWpRegionSet (MV_SFLASH_INFO * pFlinfo, MV_SFLASH_WP_REGION wpRegion);
+MV_STATUS   mvSFlashWpRegionGet (MV_SFLASH_INFO * pFlinfo, MV_SFLASH_WP_REGION * pWpRegion);
+
+/* Lock the status register for writing - W/Vpp pin should be low to take effect */
+MV_STATUS   mvSFlashStatRegLock (MV_SFLASH_INFO * pFlinfo, MV_BOOL srLock);
+
+/* Get the regions sizes */
+MV_U32      mvSFlashSizeGet     (MV_SFLASH_INFO * pFlinfo);
+
+/* Cause the falsh device to go into power save mode */
+MV_STATUS   mvSFlashPowerSaveEnter(MV_SFLASH_INFO * pFlinfo);
+MV_STATUS   mvSFlashPowerSaveExit (MV_SFLASH_INFO * pFlinfo);
+
+/* Retreive the string with the device manufacturer and model */
+const MV_8 *     mvSFlashModelGet    (MV_SFLASH_INFO * pFlinfo);
+
+#endif /* __INCmvSFlashH */
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/sflash/mvSFlashSpec.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/sflash/mvSFlashSpec.h
new file mode 100644
index 0000000..eeb4426
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/sflash/mvSFlashSpec.h
@@ -0,0 +1,233 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or
+modify this File in accordance with the terms and conditions of the General
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is
+available along with the File in the license.txt file or by writing to the Free
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt.
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY
+DISCLAIMED.  The GPL License provides additional details about this warranty
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or
+modify this File under the following licensing terms.
+Redistribution and use in source and binary forms, with or without modification,
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer.
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution.
+
+    *   Neither the name of Marvell nor the names of its contributors may be
+        used to endorse or promote products derived from this software without
+        specific prior written permission.
+
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+#ifndef __INCmvSFlashSpecH
+#define __INCmvSFlashSpecH
+
+/* Constants */
+#define		MV_SFLASH_READ_CMND_LENGTH		    4		/* 1B opcode + 3B address */
+#define		MV_SFLASH_SE_CMND_LENGTH		    4		/* 1B opcode + 3B address */
+#define		MV_SFLASH_BE_CMND_LENGTH		    1		/* 1B opcode */
+#define		MV_SFLASH_PP_CMND_LENGTH		    4		/* 1B opcode + 3B address */
+#define		MV_SFLASH_WREN_CMND_LENGTH		    1		/* 1B opcode */
+#define		MV_SFLASH_WRDI_CMND_LENGTH		    1		/* 1B opcode */
+#define		MV_SFLASH_RDID_CMND_LENGTH		    1		/* 1B opcode */
+#define		MV_SFLASH_RDID_REPLY_LENGTH		    3		/* 1B manf ID and 2B device ID */
+#define		MV_SFLASH_RDSR_CMND_LENGTH		    1		/* 1B opcode */
+#define		MV_SFLASH_RDSR_REPLY_LENGTH		    1		/* 1B status */
+#define		MV_SFLASH_WRSR_CMND_LENGTH		    2		/* 1B opcode + 1B status value */
+#define		MV_SFLASH_DP_CMND_LENGTH		    1		/* 1B opcode */
+#define		MV_SFLASH_RES_CMND_LENGTH		    1		/* 1B opcode */
+
+/* Status Register Bit Masks */
+#define		MV_SFLASH_STATUS_REG_WIP_OFFSET	    0	    /* bit 0; write in progress */
+#define		MV_SFLASH_STATUS_REG_WP_OFFSET	    2       /* bit 2-4; write protect option */
+#define		MV_SFLASH_STATUS_REG_SRWD_OFFSET	7	    /* bit 7; lock status register write */
+#define		MV_SFLASH_STATUS_REG_WIP_MASK	    (0x1 << MV_SFLASH_STATUS_REG_WIP_OFFSET)
+#define		MV_SFLASH_STATUS_REG_SRWD_MASK	    (0x1 << MV_SFLASH_STATUS_REG_SRWD_OFFSET)
+
+#define		MV_SFLASH_MAX_WAIT_LOOP			    1000000
+#define     MV_SFLASH_CHIP_ERASE_MAX_WAIT_LOOP  0x50000000
+
+#define		MV_SFLASH_DEFAULT_RDID_OPCD		    0x9F	/* Default Read ID */
+#define     MV_SFLASH_DEFAULT_WREN_OPCD         0x06	/* Default Write Enable */
+#define     MV_SFLASH_NO_SPECIFIC_OPCD          0x00
+
+/********************************/
+/*  ST M25Pxxx Device Specific  */
+/********************************/
+
+/* Manufacturer IDs and Device IDs for SFLASHs supported by the driver */
+#define     MV_M25PXXX_ST_MANF_ID               0x20
+#define     MV_M25P32_DEVICE_ID                 0x2016
+#define     MV_M25P32_MAX_SPI_FREQ              20000000    /* 20MHz */
+#define     MV_M25P32_MAX_FAST_SPI_FREQ         50000000    /* 50MHz */
+#define     MV_M25P32_FAST_READ_DUMMY_BYTES     1
+#define     MV_M25P64_DEVICE_ID                 0x2017
+#define     MV_M25P64_MAX_SPI_FREQ              20000000    /* 20MHz */
+#define     MV_M25P64_MAX_FAST_SPI_FREQ         50000000    /* 50MHz */
+#define     MV_M25P64_FAST_READ_DUMMY_BYTES     1
+#define     MV_M25P128_DEVICE_ID                0x2018
+#define     MV_M25P128_MAX_SPI_FREQ             20000000    /* 20MHz */
+#define     MV_M25P128_MAX_FAST_SPI_FREQ        50000000    /* 50MHz */
+#define     MV_M25P128_FAST_READ_DUMMY_BYTES    1
+
+
+/* Sector Sizes and population per device model*/
+#define     MV_M25P32_SECTOR_SIZE               0x10000 /* 64K */
+#define     MV_M25P64_SECTOR_SIZE               0x10000 /* 64K */
+#define     MV_M25P128_SECTOR_SIZE              0x40000 /* 256K */
+#define     MV_M25P32_SECTOR_NUMBER             64
+#define     MV_M25P64_SECTOR_NUMBER             128
+#define     MV_M25P128_SECTOR_NUMBER            64
+#define		MV_M25P_PAGE_SIZE				    0x100   /* 256 byte */
+
+#define		MV_M25P_WREN_CMND_OPCD			    0x06	/* Write Enable */
+#define		MV_M25P_WRDI_CMND_OPCD			    0x04	/* Write Disable */
+#define		MV_M25P_RDID_CMND_OPCD			    0x9F	/* Read ID */
+#define		MV_M25P_RDSR_CMND_OPCD			    0x05	/* Read Status Register */
+#define		MV_M25P_WRSR_CMND_OPCD			    0x01	/* Write Status Register */
+#define		MV_M25P_READ_CMND_OPCD			    0x03	/* Sequential Read */
+#define		MV_M25P_FAST_RD_CMND_OPCD		    0x0B	/* Fast Read */
+#define		MV_M25P_PP_CMND_OPCD			    0x02	/* Page Program */
+#define		MV_M25P_SE_CMND_OPCD			    0xD8	/* Sector Erase */
+#define		MV_M25P_BE_CMND_OPCD			    0xC7	/* Bulk Erase */
+#define		MV_M25P_RES_CMND_OPCD			    0xAB	/* Read Electronic Signature */
+
+/* Status Register Write Protect Bit Masks - 3bits */
+#define		MV_M25P_STATUS_REG_WP_MASK	        (0x07 << MV_SFLASH_STATUS_REG_WP_OFFSET)
+#define     MV_M25P_STATUS_BP_NONE              (0x00 << MV_SFLASH_STATUS_REG_WP_OFFSET)
+#define     MV_M25P_STATUS_BP_1_OF_64           (0x01 << MV_SFLASH_STATUS_REG_WP_OFFSET)
+#define     MV_M25P_STATUS_BP_1_OF_32           (0x02 << MV_SFLASH_STATUS_REG_WP_OFFSET)
+#define     MV_M25P_STATUS_BP_1_OF_16           (0x03 << MV_SFLASH_STATUS_REG_WP_OFFSET)
+#define     MV_M25P_STATUS_BP_1_OF_8            (0x04 << MV_SFLASH_STATUS_REG_WP_OFFSET)
+#define     MV_M25P_STATUS_BP_1_OF_4            (0x05 << MV_SFLASH_STATUS_REG_WP_OFFSET)
+#define     MV_M25P_STATUS_BP_1_OF_2            (0x06 << MV_SFLASH_STATUS_REG_WP_OFFSET)
+#define     MV_M25P_STATUS_BP_ALL               (0x07 << MV_SFLASH_STATUS_REG_WP_OFFSET)
+
+/************************************/
+/*  MXIC MX25L6405 Device Specific  */
+/************************************/
+
+/* Manufacturer IDs and Device IDs for SFLASHs supported by the driver */
+#define     MV_MXIC_MANF_ID                     0xC2
+#define     MV_MX25L6405_DEVICE_ID              0x2017
+#define     MV_MX25L6405_MAX_SPI_FREQ           20000000    /* 20MHz */
+#define     MV_MX25L6405_MAX_FAST_SPI_FREQ      50000000    /* 50MHz */
+#define     MV_MX25L6405_FAST_READ_DUMMY_BYTES  1
+#define     MV_MXIC_DP_EXIT_DELAY               30          /* 30 ms */
+
+/* Sector Sizes and population per device model*/
+#define     MV_MX25L6405_SECTOR_SIZE            0x10000 /* 64K */
+#define     MV_MX25L6405_SECTOR_NUMBER          128
+#define		MV_MXIC_PAGE_SIZE			        0x100   /* 256 byte */
+
+#define		MV_MX25L_WREN_CMND_OPCD			    0x06	/* Write Enable */
+#define		MV_MX25L_WRDI_CMND_OPCD			    0x04	/* Write Disable */
+#define		MV_MX25L_RDID_CMND_OPCD			    0x9F	/* Read ID */
+#define		MV_MX25L_RDSR_CMND_OPCD			    0x05	/* Read Status Register */
+#define		MV_MX25L_WRSR_CMND_OPCD			    0x01	/* Write Status Register */
+#define		MV_MX25L_READ_CMND_OPCD			    0x03	/* Sequential Read */
+#define		MV_MX25L_FAST_RD_CMND_OPCD		    0x0B	/* Fast Read */
+#define		MV_MX25L_PP_CMND_OPCD			    0x02	/* Page Program */
+#define		MV_MX25L_SE_CMND_OPCD			    0xD8	/* Sector Erase */
+#define		MV_MX25L_BE_CMND_OPCD			    0xC7	/* Bulk Erase */
+#define     MV_MX25L_DP_CMND_OPCD               0xB9    /* Deep Power Down */
+#define		MV_MX25L_RES_CMND_OPCD			    0xAB	/* Read Electronic Signature */
+
+/* Status Register Write Protect Bit Masks - 4bits */
+#define		MV_MX25L_STATUS_REG_WP_MASK	        (0x0F << MV_SFLASH_STATUS_REG_WP_OFFSET)
+#define     MV_MX25L_STATUS_BP_NONE             (0x00 << MV_SFLASH_STATUS_REG_WP_OFFSET)
+#define     MV_MX25L_STATUS_BP_1_OF_128         (0x01 << MV_SFLASH_STATUS_REG_WP_OFFSET)
+#define     MV_MX25L_STATUS_BP_1_OF_64          (0x02 << MV_SFLASH_STATUS_REG_WP_OFFSET)
+#define     MV_MX25L_STATUS_BP_1_OF_32          (0x03 << MV_SFLASH_STATUS_REG_WP_OFFSET)
+#define     MV_MX25L_STATUS_BP_1_OF_16          (0x04 << MV_SFLASH_STATUS_REG_WP_OFFSET)
+#define     MV_MX25L_STATUS_BP_1_OF_8           (0x05 << MV_SFLASH_STATUS_REG_WP_OFFSET)
+#define     MV_MX25L_STATUS_BP_1_OF_4           (0x06 << MV_SFLASH_STATUS_REG_WP_OFFSET)
+#define     MV_MX25L_STATUS_BP_1_OF_2           (0x07 << MV_SFLASH_STATUS_REG_WP_OFFSET)
+#define     MV_MX25L_STATUS_BP_ALL              (0x0F << MV_SFLASH_STATUS_REG_WP_OFFSET)
+
+/************************************/
+/*  SPANSION S25FL128P Device Specific  */
+/************************************/
+
+/* Manufacturer IDs and Device IDs for SFLASHs supported by the driver */
+#define     MV_SPANSION_MANF_ID                     	0x01
+#define     MV_S25FL128_DEVICE_ID              		0x2018
+#define     MV_S25FL128_MAX_SPI_FREQ           		33000000    /* 33MHz */
+#define     MV_S25FL128_MAX_FAST_SPI_FREQ        	104000000    /* 104MHz */
+#define     MV_S25FL128_FAST_READ_DUMMY_BYTES    	1
+
+/* Sector Sizes and population per device model*/
+#define     MV_S25FL128_SECTOR_SIZE            			0x40000 /* 256K */
+#define     MV_S25FL128_SECTOR_NUMBER          			64
+#define	    MV_S25FL_PAGE_SIZE			        	0x100   /* 256 byte */
+
+#define		MV_S25FL_WREN_CMND_OPCD			    0x06	/* Write Enable */
+#define		MV_S25FL_WRDI_CMND_OPCD			    0x04	/* Write Disable */
+#define		MV_S25FL_RDID_CMND_OPCD			    0x9F	/* Read ID */
+#define		MV_S25FL_RDSR_CMND_OPCD			    0x05	/* Read Status Register */
+#define		MV_S25FL_WRSR_CMND_OPCD			    0x01	/* Write Status Register */
+#define		MV_S25FL_READ_CMND_OPCD			    0x03	/* Sequential Read */
+#define		MV_S25FL_FAST_RD_CMND_OPCD		    0x0B	/* Fast Read */
+#define		MV_S25FL_PP_CMND_OPCD			    0x02	/* Page Program */
+#define		MV_S25FL_SE_CMND_OPCD			    0xD8	/* Sector Erase */
+#define		MV_S25FL_BE_CMND_OPCD			    0xC7	/* Bulk Erase */
+#define     	MV_S25FL_DP_CMND_OPCD               	    0xB9    	/* Deep Power Down */
+#define		MV_S25FL_RES_CMND_OPCD			    0xAB	/* Read Electronic Signature */
+
+/* Status Register Write Protect Bit Masks - 4bits */
+#define		MV_S25FL_STATUS_REG_WP_MASK	        (0x0F << MV_SFLASH_STATUS_REG_WP_OFFSET)
+#define     	MV_S25FL_STATUS_BP_NONE             	(0x00 << MV_SFLASH_STATUS_REG_WP_OFFSET)
+#define     	MV_S25FL_STATUS_BP_1_OF_128         	(0x01 << MV_SFLASH_STATUS_REG_WP_OFFSET)
+#define     	MV_S25FL_STATUS_BP_1_OF_64          	(0x02 << MV_SFLASH_STATUS_REG_WP_OFFSET)
+#define     	MV_S25FL_STATUS_BP_1_OF_32          	(0x03 << MV_SFLASH_STATUS_REG_WP_OFFSET)
+#define     	MV_S25FL_STATUS_BP_1_OF_16          	(0x04 << MV_SFLASH_STATUS_REG_WP_OFFSET)
+#define     	MV_S25FL_STATUS_BP_1_OF_8           	(0x05 << MV_SFLASH_STATUS_REG_WP_OFFSET)
+#define     	MV_S25FL_STATUS_BP_1_OF_4           	(0x06 << MV_SFLASH_STATUS_REG_WP_OFFSET)
+#define     	MV_S25FL_STATUS_BP_1_OF_2           	(0x07 << MV_SFLASH_STATUS_REG_WP_OFFSET)
+#define     	MV_S25FL_STATUS_BP_ALL              	(0x0F << MV_SFLASH_STATUS_REG_WP_OFFSET)
+
+#endif /* __INCmvSFlashSpecH */
+
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/spi/mvCompVer.txt b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/spi/mvCompVer.txt
new file mode 100644
index 0000000..85bfa61
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/spi/mvCompVer.txt
@@ -0,0 +1,4 @@
+Global HAL Version: FEROCEON_HAL_3_1_7

+Unit HAL Version: 3.1.3

+Description: This component includes an implementation of the unit HAL drivers

+

diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/spi/mvSpi.c b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/spi/mvSpi.c
new file mode 100644
index 0000000..39e0b72
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/spi/mvSpi.c
@@ -0,0 +1,576 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or
+modify this File in accordance with the terms and conditions of the General
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is
+available along with the File in the license.txt file or by writing to the Free
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt.
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY
+DISCLAIMED.  The GPL License provides additional details about this warranty
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or
+modify this File under the following licensing terms.
+Redistribution and use in source and binary forms, with or without modification,
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer.
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution.
+
+    *   Neither the name of Marvell nor the names of its contributors may be
+        used to endorse or promote products derived from this software without
+        specific prior written permission.
+
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+#include "spi/mvSpi.h"
+#include "spi/mvSpiSpec.h"
+
+#include "ctrlEnv/mvCtrlEnvLib.h"
+
+/* #define MV_DEBUG */
+#ifdef MV_DEBUG
+#define DB(x) x
+#define mvOsPrintf printf
+#else
+#define DB(x)
+#endif
+
+
+/*******************************************************************************
+* mvSpi16bitDataTxRx - Transmt and receive data
+*
+* DESCRIPTION:
+*       Tx data and block waiting for data to be transmitted
+*
+********************************************************************************/
+static MV_STATUS mvSpi16bitDataTxRx (MV_U16 txData, MV_U16 * pRxData)
+{
+    MV_U32 i;
+    MV_BOOL ready = MV_FALSE;
+
+    /* First clear the bit in the interrupt cause register */
+    MV_REG_WRITE(MV_SPI_INT_CAUSE_REG, 0x0);
+
+    /* Transmit data */
+    MV_REG_WRITE(MV_SPI_DATA_OUT_REG, MV_16BIT_LE(txData));
+
+    /* wait with timeout for memory ready */
+    for (i=0; i<MV_SPI_WAIT_RDY_MAX_LOOP; i++)
+    {
+        if (MV_REG_READ(MV_SPI_INT_CAUSE_REG))
+        {
+            ready = MV_TRUE;
+            break;
+        }
+#ifdef MV_SPI_SLEEP_ON_WAIT
+        mvOsSleep(1);
+#endif /* MV_SPI_SLEEP_ON_WAIT */
+    }
+
+    if (!ready)
+        return MV_TIMEOUT;
+
+    /* check that the RX data is needed */
+    if (pRxData)
+    {
+    	if ((MV_U32)pRxData &  0x1) /* check if address is not alligned to 16bit */
+    	{
+#if defined(MV_CPU_LE)
+    		/* perform the data write to the buffer in two stages with 8bit each */
+    		MV_U8 * bptr = (MV_U8*)pRxData;
+    		MV_U16 data = MV_16BIT_LE(MV_REG_READ(MV_SPI_DATA_IN_REG));
+    		*bptr = (data & 0xFF);
+    		++bptr;
+    		*bptr = ((data >> 8) & 0xFF);
+
+#elif defined(MV_CPU_BE)
+
+    		/* perform the data write to the buffer in two stages with 8bit each */
+    		MV_U8 * bptr = (MV_U8 *)pRxData;
+    		MV_U16 data = MV_16BIT_LE(MV_REG_READ(MV_SPI_DATA_IN_REG));
+    		*bptr = ((data >> 8) & 0xFF);
+    		++bptr;
+    		*bptr = (data & 0xFF);
+
+#else
+    #error "CPU endianess isn't defined!\n"
+#endif
+
+    	}
+    	else
+        	*pRxData = MV_16BIT_LE(MV_REG_READ(MV_SPI_DATA_IN_REG));
+    }
+
+    return MV_OK;
+}
+
+
+/*******************************************************************************
+* mvSpi8bitDataTxRx - Transmt and receive data (8bits)
+*
+* DESCRIPTION:
+*       Tx data and block waiting for data to be transmitted
+*
+********************************************************************************/
+static MV_STATUS mvSpi8bitDataTxRx (MV_U8 txData, MV_U8 * pRxData)
+{
+    MV_U32 i;
+    MV_BOOL ready = MV_FALSE;
+
+    /* First clear the bit in the interrupt cause register */
+    MV_REG_WRITE(MV_SPI_INT_CAUSE_REG, 0x0);
+
+    /* Transmit data */
+    MV_REG_WRITE(MV_SPI_DATA_OUT_REG, txData);
+
+    /* wait with timeout for memory ready */
+    for (i=0; i<MV_SPI_WAIT_RDY_MAX_LOOP; i++)
+    {
+        if (MV_REG_READ(MV_SPI_INT_CAUSE_REG))
+        {
+            ready = MV_TRUE;
+            break;
+        }
+#ifdef MV_SPI_SLEEP_ON_WAIT
+        mvOsSleep(1);
+#endif /* MV_SPI_SLEEP_ON_WAIT */
+    }
+
+    if (!ready)
+        return MV_TIMEOUT;
+
+    /* check that the RX data is needed */
+    if (pRxData)
+    	*pRxData = MV_REG_READ(MV_SPI_DATA_IN_REG);
+
+    return MV_OK;
+}
+
+/*
+#####################################################################################
+#####################################################################################
+*/
+
+/*******************************************************************************
+* mvSpiInit - Initialize the SPI controller
+*
+* DESCRIPTION:
+*       Perform the neccessary initialization in order to be able to send an
+*		receive over the SPI interface.
+*
+* INPUT:
+*       serialBaudRate: Baud rate (SPI clock frequency)
+*		use16BitMode: Whether to use 2bytes (MV_TRUE) or 1bytes (MV_FALSE)
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       Success or Error code.
+*
+*
+*******************************************************************************/
+MV_STATUS mvSpiInit	(MV_U32 serialBaudRate)
+{
+    MV_STATUS ret;
+
+    /* Set the serial clock */
+    if ((ret = mvSpiBaudRateSet(serialBaudRate)) != MV_OK)
+        return ret;
+
+    /* For devices in which the SPI is muxed on the MPP with other interfaces*/
+    mvMPPConfigToSPI();
+
+	/* Configure the default SPI mode to be 16bit */
+	MV_REG_BIT_SET(MV_SPI_IF_CONFIG_REG, MV_SPI_BYTE_LENGTH_MASK);
+
+	/* Fix ac timing on SPI in 6183, 6183L and 78x00 only */
+	if ( (mvCtrlModelGet() == MV_6183_DEV_ID) ||
+		 (mvCtrlModelGet() == MV_6183L_DEV_ID) ||
+		(mvCtrlModelGet() == MV_78100_DEV_ID) ||
+		(mvCtrlModelGet() == MV_78200_DEV_ID) ||
+		(mvCtrlModelGet() == MV_76100_DEV_ID))
+	    MV_REG_BIT_SET(MV_SPI_IF_CONFIG_REG, BIT14);
+
+    /* Verify that the CS is deasserted */
+    mvSpiCsDeassert();
+
+    return MV_OK;
+}
+
+/*******************************************************************************
+* mvSpiBaudRateSet - Set the Frequency of the SPI clock
+*
+* DESCRIPTION:
+*       Set the Prescale bits to adapt to the requested baud rate (the clock
+*       used for thr SPI).
+*
+* INPUT:
+*       serialBaudRate: Baud rate (SPI clock frequency)
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       Success or Error code.
+*
+*
+*******************************************************************************/
+MV_STATUS mvSpiBaudRateSet (MV_U32 serialBaudRate)
+{
+    MV_U8 i;
+	/* MV_U8 preScale[32] = {1, 1, 2, 3, 4,  5,  6,  7,  8,  9, 10, 11, 12, 13, 14, 15,
+						  2, 2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, 24, 26, 28, 30};
+	*/
+	MV_U8 preScale[14] = { 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, 24, 26, 28, 30};
+	MV_U8 bestPrescaleIndx = 100;
+	MV_U32 minBaudOffset = 0xFFFFFFFF;
+	MV_U32 cpuClk = mvBoardTclkGet(); /*mvCpuPclkGet();*/
+	MV_U32 tempReg;
+
+	/* Find the best prescale configuration - less or equal */
+	for (i=0; i<14; i++)
+	{
+		/* check for higher - irrelevent */
+		if ((cpuClk / preScale[i]) > serialBaudRate)
+			continue;
+
+		/* check for exact fit */
+		if ((cpuClk / preScale[i]) == serialBaudRate)
+		{
+			bestPrescaleIndx = i;
+			break;
+		}
+
+		/* check if this is better than the previous one */
+		if ((serialBaudRate - (cpuClk / preScale[i])) < minBaudOffset)
+		{
+			minBaudOffset = (serialBaudRate - (cpuClk / preScale[i]));
+			bestPrescaleIndx = i;
+		}
+	}
+
+	if (bestPrescaleIndx > 14)
+    {
+        mvOsPrintf("%s ERROR: SPI baud rate prescale error!\n", __FUNCTION__);
+		return MV_OUT_OF_RANGE;
+    }
+
+	/* configure the Prescale */
+	tempReg = MV_REG_READ(MV_SPI_IF_CONFIG_REG);
+	tempReg = ((tempReg & ~MV_SPI_CLK_PRESCALE_MASK) | (bestPrescaleIndx + 0x12));
+	MV_REG_WRITE(MV_SPI_IF_CONFIG_REG, tempReg);
+
+    return MV_OK;
+}
+
+/*******************************************************************************
+* mvSpiCsAssert - Assert the Chip Select pin indicating a new transfer
+*
+* DESCRIPTION:
+*       Assert The chip select - used to select an external SPI device
+*
+* INPUT:
+*       None.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       Success or Error code.
+*
+********************************************************************************/
+MV_VOID mvSpiCsAssert(MV_VOID)
+{
+    /* For devices in which the SPI is muxed on the MPP with other interfaces*/
+    mvMPPConfigToSPI();
+    mvOsUDelay(1);
+    MV_REG_BIT_SET(MV_SPI_IF_CTRL_REG, MV_SPI_CS_ENABLE_MASK);
+}
+
+/*******************************************************************************
+* mvSpiCsDeassert - DeAssert the Chip Select pin indicating the end of a
+*				  SPI transfer sequence
+*
+* DESCRIPTION:
+*       DeAssert the chip select pin
+*
+* INPUT:
+*       None.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       Success or Error code.
+*
+********************************************************************************/
+MV_VOID mvSpiCsDeassert(MV_VOID)
+{
+	MV_REG_BIT_RESET(MV_SPI_IF_CTRL_REG, MV_SPI_CS_ENABLE_MASK);
+
+    /* For devices in which the SPI is muxed on the MPP with other interfaces*/
+    mvMPPConfigToDefault();
+}
+
+/*******************************************************************************
+* mvSpiRead - Read a buffer over the SPI interface
+*
+* DESCRIPTION:
+*       Receive (read) a buffer over the SPI interface in 16bit chunks. If the
+*		buffer size is odd, then the last chunk will be 8bits. Chip select is not
+*       handled at this level.
+*
+* INPUT:
+*		pRxBuff: Pointer to the buffer to hold the received data
+*		buffSize: length of the pRxBuff
+*
+* OUTPUT:
+*		pRxBuff: Pointer to the buffer with the received data
+*
+* RETURN:
+*       Success or Error code.
+*
+*
+*******************************************************************************/
+MV_STATUS mvSpiRead	(MV_U8* pRxBuff, MV_U32 buffSize)
+{
+    MV_STATUS ret;
+	MV_U32 bytesLeft = buffSize;
+	MV_U16* rxPtr = (MV_U16*)pRxBuff;
+
+    /* check for null parameters */
+    if (pRxBuff == NULL)
+    {
+        mvOsPrintf("%s ERROR: Null pointer parameter!\n", __FUNCTION__);
+        return MV_BAD_PARAM;
+    }
+
+    /* Check that the buffer pointer and the buffer size are 16bit aligned */
+    if ((((MV_U32)buffSize & 1) == 0) && (((MV_U32)pRxBuff & 1) == 0))
+    {
+	/* Verify that the SPI mode is in 16bit mode */
+	MV_REG_BIT_SET(MV_SPI_IF_CONFIG_REG, MV_SPI_BYTE_LENGTH_MASK);
+
+	/* TX/RX as long we have complete 16bit chunks */
+	while (bytesLeft >= MV_SPI_16_BIT_CHUNK_SIZE)
+	{
+		/* Transmitted and wait for the transfer to be completed */
+		if ((ret = mvSpi16bitDataTxRx(MV_SPI_DUMMY_WRITE_16BITS, rxPtr)) != MV_OK)
+			return ret;
+
+		/* increment the pointers */
+		rxPtr++;
+		bytesLeft -= MV_SPI_16_BIT_CHUNK_SIZE;
+	}
+
+    }
+    else
+    {
+	/* Verify that the SPI mode is in 8bit mode */
+	MV_REG_BIT_RESET(MV_SPI_IF_CONFIG_REG, MV_SPI_BYTE_LENGTH_MASK);
+
+	/* TX/RX in 8bit chanks */
+	while (bytesLeft > 0)
+	{
+        	/* Transmitted and wait for the transfer to be completed */
+		if ((ret = mvSpi8bitDataTxRx(MV_SPI_DUMMY_WRITE_8BITS, pRxBuff)) != MV_OK)
+			return ret;
+		/* increment the pointers */
+		pRxBuff++;
+		bytesLeft--;
+	}
+    }
+
+	return MV_OK;
+}
+
+/*******************************************************************************
+* mvSpiWrite - Transmit a buffer over the SPI interface
+*
+* DESCRIPTION:
+*       Transmit a buffer over the SPI interface in 16bit chunks. If the
+*		buffer size is odd, then the last chunk will be 8bits. No chip select
+*       action is taken.
+*
+* INPUT:
+*		pTxBuff: Pointer to the buffer holding the TX data
+*		buffSize: length of the pTxBuff
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       Success or Error code.
+*
+*
+*******************************************************************************/
+MV_STATUS mvSpiWrite(MV_U8* pTxBuff, MV_U32 buffSize)
+{
+    MV_STATUS ret;
+	MV_U32 bytesLeft = buffSize;
+	MV_U16* txPtr = (MV_U16*)pTxBuff;
+
+    /* check for null parameters */
+    if (pTxBuff == NULL)
+    {
+        mvOsPrintf("%s ERROR: Null pointer parameter!\n", __FUNCTION__);
+        return MV_BAD_PARAM;
+    }
+
+    /* Check that the buffer pointer and the buffer size are 16bit aligned */
+    if ((((MV_U32)buffSize & 1) == 0) && (((MV_U32)pTxBuff & 1) == 0))
+    {
+	/* Verify that the SPI mode is in 16bit mode */
+	MV_REG_BIT_SET(MV_SPI_IF_CONFIG_REG, MV_SPI_BYTE_LENGTH_MASK);
+
+	/* TX/RX as long we have complete 16bit chunks */
+	while (bytesLeft >= MV_SPI_16_BIT_CHUNK_SIZE)
+	{
+        /* Transmitted and wait for the transfer to be completed */
+		if ((ret = mvSpi16bitDataTxRx(*txPtr, NULL)) != MV_OK)
+			return ret;
+
+		/* increment the pointers */
+		txPtr++;
+		bytesLeft -= MV_SPI_16_BIT_CHUNK_SIZE;
+	}
+    }
+    else
+    {
+
+	/* Verify that the SPI mode is in 8bit mode */
+	MV_REG_BIT_RESET(MV_SPI_IF_CONFIG_REG, MV_SPI_BYTE_LENGTH_MASK);
+
+	/* TX/RX in 8bit chanks */
+	while (bytesLeft > 0)
+	{
+		/* Transmitted and wait for the transfer to be completed */
+		if ((ret = mvSpi8bitDataTxRx(*pTxBuff, NULL)) != MV_OK)
+			return ret;
+
+		/* increment the pointers */
+		pTxBuff++;
+		bytesLeft--;
+	}
+    }
+
+	return MV_OK;
+}
+
+
+/*******************************************************************************
+* mvSpiReadWrite - Read and Write a buffer simultanuosely
+*
+* DESCRIPTION:
+*       Transmit and receive a buffer over the SPI in 16bit chunks. If the
+*		buffer size is odd, then the last chunk will be 8bits. The SPI chip
+*       select is not handled implicitely.
+*
+* INPUT:
+*       pRxBuff: Pointer to the buffer to write the RX info in
+*		pTxBuff: Pointer to the buffer holding the TX info
+*		buffSize: length of both the pTxBuff and pRxBuff
+*
+* OUTPUT:
+*       pRxBuff: Pointer of the buffer holding the RX data
+*
+* RETURN:
+*       Success or Error code.
+*
+*
+*******************************************************************************/
+MV_STATUS mvSpiReadWrite(MV_U8* pRxBuff, MV_U8* pTxBuff, MV_U32 buffSize)
+{
+    MV_STATUS ret;
+    MV_U32 bytesLeft = buffSize;
+    MV_U16* txPtr = (MV_U16*)pTxBuff;
+    MV_U16* rxPtr = (MV_U16*)pRxBuff;
+
+    /* check for null parameters */
+    if ((pRxBuff == NULL) || (pTxBuff == NULL))
+    {
+        mvOsPrintf("%s ERROR: Null pointer parameter!\n", __FUNCTION__);
+        return MV_BAD_PARAM;
+    }
+
+    /* Check that the buffer pointer and the buffer size are 16bit aligned */
+    if ((((MV_U32)buffSize & 1) == 0) && (((MV_U32)pTxBuff & 1) == 0) && (((MV_U32)pRxBuff & 1) == 0))
+    {
+	/* Verify that the SPI mode is in 16bit mode */
+	MV_REG_BIT_SET(MV_SPI_IF_CONFIG_REG, MV_SPI_BYTE_LENGTH_MASK);
+
+	/* TX/RX as long we have complete 16bit chunks */
+	while (bytesLeft >= MV_SPI_16_BIT_CHUNK_SIZE)
+	{
+        /* Transmitted and wait for the transfer to be completed */
+		if ((ret = mvSpi16bitDataTxRx(*txPtr, rxPtr)) != MV_OK)
+			return ret;
+
+		/* increment the pointers */
+		txPtr++;
+		rxPtr++;
+		bytesLeft -= MV_SPI_16_BIT_CHUNK_SIZE;
+	}
+    }
+    else
+    {
+	/* Verify that the SPI mode is in 8bit mode */
+	MV_REG_BIT_RESET(MV_SPI_IF_CONFIG_REG, MV_SPI_BYTE_LENGTH_MASK);
+
+	/* TX/RX in 8bit chanks */
+	while (bytesLeft > 0)
+	{
+		/* Transmitted and wait for the transfer to be completed */
+		if ( (ret = mvSpi8bitDataTxRx(*pTxBuff, pRxBuff) ) != MV_OK)
+			return ret;
+		pRxBuff++;
+		pTxBuff++;
+		bytesLeft--;
+	}
+    }
+
+	return MV_OK;
+}
+
+
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/spi/mvSpi.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/spi/mvSpi.h
new file mode 100644
index 0000000..74859f0
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/spi/mvSpi.h
@@ -0,0 +1,94 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+#ifndef __INCmvSpihH
+#define __INCmvSpihH
+
+#include "mvCommon.h"
+#include "mvOs.h"
+#include "ctrlEnv/mvCtrlEnvSpec.h"
+
+/* Function Prototypes */
+/* Init */
+MV_STATUS   mvSpiInit		(MV_U32 serialBaudRate);
+
+/* Set the Frequency of the Spi clock */
+MV_STATUS   mvSpiBaudRateSet(MV_U32 serialBaudRate);
+
+/* Assert the SPI chip select */
+MV_VOID     mvSpiCsAssert   (MV_VOID);
+
+/* De-assert the SPI chip select */
+MV_VOID     mvSpiCsDeassert (MV_VOID);
+
+/* Simultanuous Read and write */
+MV_STATUS	mvSpiReadWrite	(MV_U8* pRxBuff, MV_U8* pTxBuff, MV_U32 buffSize);
+
+/* serialize a buffer on the TX line - Rx is ignored */
+MV_STATUS	mvSpiWrite  	(MV_U8* pTxBuff, MV_U32 buffSize);
+
+/* read from the RX line by writing dummy values to the TX line */
+MV_STATUS	mvSpiRead   	(MV_U8* pRxBuff, MV_U32 buffSize);
+
+#endif /* __INCmvSpihH */
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/spi/mvSpiCmnd.c b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/spi/mvSpiCmnd.c
new file mode 100644
index 0000000..a5d5a64
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/spi/mvSpiCmnd.c
@@ -0,0 +1,249 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or
+modify this File in accordance with the terms and conditions of the General
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is
+available along with the File in the license.txt file or by writing to the Free
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt.
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY
+DISCLAIMED.  The GPL License provides additional details about this warranty
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or
+modify this File under the following licensing terms.
+Redistribution and use in source and binary forms, with or without modification,
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer.
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution.
+
+    *   Neither the name of Marvell nor the names of its contributors may be
+        used to endorse or promote products derived from this software without
+        specific prior written permission.
+
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+#include "spi/mvSpi.h"
+#include "spi/mvSpiSpec.h"
+
+/*#define MV_DEBUG*/
+#ifdef MV_DEBUG
+#define DB(x) x
+#else
+#define DB(x)
+#endif
+
+
+/*******************************************************************************
+* mvSpiReadAndWrite - Read and Write a buffer simultanuousely
+*
+* DESCRIPTION:
+*       Transmit and receive a buffer over the SPI in 16bit chunks. If the
+*		buffer size is odd, then the last chunk will be 8bits.
+*
+* INPUT:
+*       pRxBuff: Pointer to the buffer to write the RX info in
+*		pTxBuff: Pointer to the buffer holding the TX info
+*		buffSize: length of both the pTxBuff and pRxBuff
+*
+* OUTPUT:
+*       pRxBuff: Pointer of the buffer holding the RX data
+*
+* RETURN:
+*       Success or Error code.
+*
+*
+*******************************************************************************/
+MV_STATUS mvSpiReadAndWrite(MV_U8* pRxBuff, MV_U8* pTxBuff, MV_U32 buffSize)
+{
+    MV_STATUS ret;
+
+    /* check for null parameters */
+    if ((pRxBuff == NULL) || (pTxBuff == NULL) || (buffSize == 0))
+    {
+        mvOsPrintf("%s ERROR: Null pointer parameter!\n", __FUNCTION__);
+        return MV_BAD_PARAM;
+    }
+
+	/* First assert the chip select */
+	mvSpiCsAssert();
+
+    ret = mvSpiReadWrite(pRxBuff, pTxBuff, buffSize);
+
+	/* Finally deassert the chip select */
+	mvSpiCsDeassert();
+
+	return ret;
+}
+
+/*******************************************************************************
+* mvSpiWriteThenWrite - Serialize a command followed by the data over the TX line
+*
+* DESCRIPTION:
+*       Assert the chip select line. Transmit the command buffer followed by
+*       the data buffer. Then deassert the CS line.
+*
+* INPUT:
+*       pCmndBuff: Pointer to the command buffer to transmit
+*       cmndSize: length of the command size
+*		pTxDataBuff: Pointer to the data buffer to transmit
+*		txDataSize: length of the data buffer
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       Success or Error code.
+*
+*
+*******************************************************************************/
+MV_STATUS	mvSpiWriteThenWrite (MV_U8* pCmndBuff, MV_U32 cmndSize, MV_U8* pTxDataBuff,
+                                 MV_U32 txDataSize)
+{
+    MV_STATUS ret = MV_OK, tempRet;
+
+    /* check for null parameters */
+#ifndef CONFIG_MARVELL
+    if(NULL == pTxDataBuff)
+    {
+        mvOsPrintf("%s ERROR: Null pointer parameter!\n", __FUNCTION__);
+        return MV_BAD_PARAM;
+    }
+#endif
+
+    if (pCmndBuff == NULL)
+    {
+        mvOsPrintf("%s ERROR: Null pointer parameter!\n", __FUNCTION__);
+        return MV_BAD_PARAM;
+    }
+
+	/* First assert the chip select */
+	mvSpiCsAssert();
+
+    /* first write the command */
+    if ((cmndSize) && (pCmndBuff != NULL))
+    {
+        if ((tempRet = mvSpiWrite(pCmndBuff, cmndSize)) != MV_OK)
+            ret = tempRet;
+    }
+
+    /* Then write the data buffer */
+#ifndef CONFIG_MARVELL
+    if (txDataSize)
+#else
+    if ((txDataSize) && (pTxDataBuff != NULL))
+#endif
+    {
+        if ((tempRet = mvSpiWrite(pTxDataBuff, txDataSize)) != MV_OK)
+            ret = tempRet;
+    }
+
+	/* Finally deassert the chip select */
+	mvSpiCsDeassert();
+
+	return ret;
+}
+
+/*******************************************************************************
+* mvSpiWriteThenRead - Serialize a command then read a data buffer
+*
+* DESCRIPTION:
+*       Assert the chip select line. Transmit the command buffer then read
+*       the data buffer. Then deassert the CS line.
+*
+* INPUT:
+*       pCmndBuff: Pointer to the command buffer to transmit
+*       cmndSize: length of the command size
+*		pRxDataBuff: Pointer to the buffer to read the data in
+*		txDataSize: length of the data buffer
+*
+* OUTPUT:
+*		pRxDataBuff: Pointer to the buffer holding the data
+*
+* RETURN:
+*       Success or Error code.
+*
+*
+*******************************************************************************/
+MV_STATUS mvSpiWriteThenRead (MV_U8* pCmndBuff, MV_U32 cmndSize, MV_U8* pRxDataBuff,
+                              MV_U32 rxDataSize,MV_U32 dummyBytesToRead)
+{
+    MV_STATUS ret = MV_OK, tempRet;
+    MV_U8   dummyByte;
+
+    /* check for null parameters */
+    if ((pCmndBuff == NULL) && (pRxDataBuff == NULL))
+    {
+        mvOsPrintf("%s ERROR: Null pointer parameter!\n", __FUNCTION__);
+        return MV_BAD_PARAM;
+    }
+
+	/* First assert the chip select */
+	mvSpiCsAssert();
+
+    /* first write the command */
+    if ((cmndSize) && (pCmndBuff != NULL))
+    {
+        if ((tempRet = mvSpiWrite(pCmndBuff, cmndSize)) != MV_OK)
+            ret = tempRet;
+    }
+
+    /* Read dummy bytes before real data.   */
+    while(dummyBytesToRead)
+    {
+        mvSpiRead(&dummyByte,1);
+        dummyBytesToRead--;
+    }
+
+    /* Then write the data buffer */
+    if ((rxDataSize) && (pRxDataBuff != NULL))
+    {
+        if ((tempRet = mvSpiRead(pRxDataBuff, rxDataSize)) != MV_OK)
+            ret = tempRet;
+    }
+
+	/* Finally deassert the chip select */
+	mvSpiCsDeassert();
+
+	return ret;
+}
+
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/spi/mvSpiCmnd.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/spi/mvSpiCmnd.h
new file mode 100644
index 0000000..329e26b
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/spi/mvSpiCmnd.h
@@ -0,0 +1,82 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or
+modify this File in accordance with the terms and conditions of the General
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is
+available along with the File in the license.txt file or by writing to the Free
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt.
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY
+DISCLAIMED.  The GPL License provides additional details about this warranty
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or
+modify this File under the following licensing terms.
+Redistribution and use in source and binary forms, with or without modification,
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer.
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution.
+
+    *   Neither the name of Marvell nor the names of its contributors may be
+        used to endorse or promote products derived from this software without
+        specific prior written permission.
+
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+#ifndef __INCmvSpiCmndhH
+#define __INCmvSpiCmndhH
+
+#include "mvTypes.h"
+
+/* Function Prototypes */
+
+/* Simultanuous Read and write */
+MV_STATUS	mvSpiReadAndWrite	(MV_U8* pRxBuff, MV_U8* pTxBuff, MV_U32 buffSize);
+
+/* write command - write a command and then write data */
+MV_STATUS	mvSpiWriteThenWrite (MV_U8* pCmndBuff, MV_U32 cmndSize, MV_U8* pTxDataBuff, MV_U32 txDataSize);
+
+/* read command - write a command and then read data by writing dummy data */
+MV_STATUS mvSpiWriteThenRead (MV_U8* pCmndBuff, MV_U32 cmndSize, MV_U8* pRxDataBuff,
+                              MV_U32 rxDataSize,MV_U32 dummyBytesToRead);
+
+#endif /* __INCmvSpiCmndhH */
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/spi/mvSpiSpec.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/spi/mvSpiSpec.h
new file mode 100644
index 0000000..658159a
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/spi/mvSpiSpec.h
@@ -0,0 +1,98 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+#ifndef __INCmvSpiSpecH
+#define __INCmvSpiSpecH
+
+/* Constants */
+#define		MV_SPI_WAIT_RDY_MAX_LOOP			100000
+#define		MV_SPI_16_BIT_CHUNK_SIZE			2
+#define		MV_SPI_DUMMY_WRITE_16BITS			0xFFFF
+#define		MV_SPI_DUMMY_WRITE_8BITS			0xFF
+
+/* Marvell Flash Device Controller Registers */
+#define		MV_SPI_CTRLR_OFST					0x10600
+#define		MV_SPI_IF_CTRL_REG					(MV_SPI_CTRLR_OFST + 0x00)
+#define		MV_SPI_IF_CONFIG_REG				(MV_SPI_CTRLR_OFST + 0x04)
+#define		MV_SPI_DATA_OUT_REG					(MV_SPI_CTRLR_OFST + 0x08)
+#define		MV_SPI_DATA_IN_REG					(MV_SPI_CTRLR_OFST + 0x0c)
+#define		MV_SPI_INT_CAUSE_REG				(MV_SPI_CTRLR_OFST + 0x10)
+#define		MV_SPI_INT_CAUSE_MASK_REG			(MV_SPI_CTRLR_OFST + 0x14)
+
+/* Serial Memory Interface Control Register Masks */
+#define		MV_SPI_CS_ENABLE_OFFSET				0		/* bit 0 */
+#define		MV_SPI_MEMORY_READY_OFFSET			1		/* bit 1 */
+#define		MV_SPI_CS_ENABLE_MASK				(0x1  << MV_SPI_CS_ENABLE_OFFSET)
+#define		MV_SPI_MEMORY_READY_MASK			(0x1  << MV_SPI_MEMORY_READY_OFFSET)
+
+/* Serial Memory Interface Configuration Register Masks */
+#define		MV_SPI_CLK_PRESCALE_OFFSET			0		/* bit 0-4 */
+#define		MV_SPI_BYTE_LENGTH_OFFSET			5		/* bit 5 */
+#define		MV_SPI_ADDRESS_BURST_LENGTH_OFFSET  8	    /* bit 8-9 */
+#define		MV_SPI_CLK_PRESCALE_MASK			(0x1F << MV_SPI_CLK_PRESCALE_OFFSET)
+#define		MV_SPI_BYTE_LENGTH_MASK				(0x1  << MV_SPI_BYTE_LENGTH_OFFSET)
+#define		MV_SPI_ADDRESS_BURST_LENGTH_MASK	(0x3  << MV_SPI_ADDRESS_BURST_LENGTH_OFFSET)
+
+#endif /* __INCmvSpiSpecH */
+
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/twsi/mvCompVer.txt b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/twsi/mvCompVer.txt
new file mode 100644
index 0000000..4053116
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/twsi/mvCompVer.txt
@@ -0,0 +1,4 @@
+Global HAL Version: FEROCEON_HAL_3_1_7

+Unit HAL Version: 3.1.5

+Description: This component includes an implementation of the unit HAL drivers

+

diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/twsi/mvTwsi.c b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/twsi/mvTwsi.c
new file mode 100644
index 0000000..0bf8b75
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/twsi/mvTwsi.c
@@ -0,0 +1,1023 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or
+modify this File in accordance with the terms and conditions of the General
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is
+available along with the File in the license.txt file or by writing to the Free
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt.
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY
+DISCLAIMED.  The GPL License provides additional details about this warranty
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or
+modify this File under the following licensing terms.
+Redistribution and use in source and binary forms, with or without modification,
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer.
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution.
+
+    *   Neither the name of Marvell nor the names of its contributors may be
+        used to endorse or promote products derived from this software without
+        specific prior written permission.
+
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+
+#include "mvTwsi.h"
+#include "mvTwsiSpec.h"
+#include "cpu/mvCpu.h"
+
+
+/*#define MV_DEBUG*/
+#ifdef MV_DEBUG
+#define DB(x) x
+#else
+#define DB(x)
+#endif
+
+static MV_VOID twsiIntFlgClr(MV_U8 chanNum);
+static MV_BOOL twsiMainIntGet(MV_U8 chanNum);
+static MV_VOID twsiAckBitSet(MV_U8 chanNum);
+static MV_U32 twsiStsGet(MV_U8 chanNum);
+static MV_VOID twsiReset(MV_U8 chanNum);
+static MV_STATUS twsiAddr7BitSet(MV_U8 chanNum, MV_U32 deviceAddress,MV_TWSI_CMD command);
+static MV_STATUS twsiAddr10BitSet(MV_U8 chanNum, MV_U32 deviceAddress,MV_TWSI_CMD command);
+static MV_STATUS twsiDataTransmit(MV_U8 chanNum, MV_U8 *pBlock, MV_U32 blockSize);
+static MV_STATUS twsiDataReceive(MV_U8 chanNum, MV_U8 *pBlock, MV_U32 blockSize);
+static MV_STATUS twsiTargetOffsSet(MV_U8 chanNum, MV_U32 offset,MV_BOOL moreThen256);
+
+
+static MV_BOOL twsiTimeoutChk(MV_U32 timeout, const MV_8 *pString)
+{
+	if(timeout >= TWSI_TIMEOUT_VALUE)
+	{
+		DB(mvOsPrintf("%s",pString));
+		return MV_TRUE;
+	}
+	return MV_FALSE;
+	
+}
+/*******************************************************************************
+* mvTwsiStartBitSet - Set start bit on the bus
+*
+* DESCRIPTION:
+*       This routine sets the start bit on the TWSI bus. 
+*       The routine first checks for interrupt flag condition, then it sets 
+*       the start bit  in the TWSI Control register. 
+*       If the interrupt flag condition check previously was set, the function 
+*       will clear it.
+*       The function then wait for the start bit to be cleared by the HW. 
+*       Then it waits for the interrupt flag to be set and eventually, the 
+*       TWSI status is checked to be 0x8 or 0x10(repeated start bit).
+*
+* INPUT:
+*       chanNum - TWSI channel.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_OK is start bit was set successfuly on the bus.
+*       MV_FAIL if interrupt flag was set before setting start bit.
+*
+*******************************************************************************/
+MV_STATUS mvTwsiStartBitSet(MV_U8 chanNum)
+{
+	MV_BOOL isIntFlag = MV_FALSE;
+	MV_U32 timeout, temp;
+
+	DB(mvOsPrintf("TWSI: mvTwsiStartBitSet \n"));
+	/* check Int flag */
+    	if(twsiMainIntGet(chanNum))
+		isIntFlag = MV_TRUE;
+	/* set start Bit */
+    	temp = MV_REG_READ(TWSI_CONTROL_REG(chanNum));
+	MV_REG_WRITE(TWSI_CONTROL_REG(chanNum), temp | TWSI_CONTROL_START_BIT);
+	
+	/* in case that the int flag was set before i.e. repeated start bit */
+	if(isIntFlag){
+		DB(mvOsPrintf("TWSI: mvTwsiStartBitSet repeated start Bit\n"));
+		twsiIntFlgClr(chanNum);
+	}
+	
+   	/* wait for interrupt */
+	timeout = 0;
+	while(!twsiMainIntGet(chanNum) && (timeout++ < TWSI_TIMEOUT_VALUE));
+	
+	/* check for timeout */	
+	if(MV_TRUE == twsiTimeoutChk(timeout,"TWSI: mvTwsiStartBitSet ERROR - Start Clear bit TimeOut .\n"))
+		return MV_TIMEOUT;
+
+
+	/* check that start bit went down */
+	if((MV_REG_READ(TWSI_CONTROL_REG(chanNum)) & TWSI_CONTROL_START_BIT) != 0)
+	{
+		mvOsPrintf("TWSI: mvTwsiStartBitSet ERROR - start bit didn't went down\n");
+		return MV_FAIL;
+	}	
+
+	/* check the status */
+	temp = twsiStsGet(chanNum);
+	if(( temp != TWSI_START_CON_TRA ) && ( temp != TWSI_REPEATED_START_CON_TRA ))
+	  {
+		mvOsPrintf("TWSI: mvTwsiStartBitSet ERROR - status %x after Set Start Bit. \n",temp);
+		return MV_FAIL;
+	}
+
+	return MV_OK;	
+
+}
+
+/*******************************************************************************
+* mvTwsiStopBitSet - Set stop bit on the bus
+*
+* DESCRIPTION:
+*       This routine set the stop bit on the TWSI bus. 
+*       The function then wait for the stop bit to be cleared by the HW. 
+*       Finally the function checks for status of 0xF8.
+*
+* INPUT:
+*	chanNum - TWSI channel
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_TRUE is stop bit was set successfuly on the bus.
+*
+*******************************************************************************/
+MV_STATUS mvTwsiStopBitSet(MV_U8 chanNum)
+{
+    	MV_U32	timeout, temp;
+
+    	/* Generate stop bit */
+	temp = MV_REG_READ(TWSI_CONTROL_REG(chanNum));
+    	MV_REG_WRITE(TWSI_CONTROL_REG(chanNum), temp | TWSI_CONTROL_STOP_BIT);
+
+	twsiIntFlgClr(chanNum);
+		
+   	/* wait for stop bit to come down */
+	timeout = 0;
+	while( ((MV_REG_READ(TWSI_CONTROL_REG(chanNum)) & TWSI_CONTROL_STOP_BIT) != 0) && (timeout++ < TWSI_TIMEOUT_VALUE));
+
+	/* check for timeout */
+	if(MV_TRUE == twsiTimeoutChk(timeout,"TWSI: mvTwsiStopBitSet ERROR - Stop bit TimeOut .\n"))
+		return MV_TIMEOUT;
+	
+	/* check that the stop bit went down */
+	if((MV_REG_READ(TWSI_CONTROL_REG(chanNum)) & TWSI_CONTROL_STOP_BIT) != 0)	
+	{
+		mvOsPrintf("TWSI: mvTwsiStopBitSet ERROR - stop bit didn't went down. \n");
+		return MV_FAIL;
+	}
+	
+	/* check the status */
+	temp = twsiStsGet(chanNum);
+	if( temp != TWSI_NO_REL_STS_INT_FLAG_IS_KEPT_0){
+		mvOsPrintf("TWSI: mvTwsiStopBitSet ERROR - status %x after Stop Bit. \n", temp);
+		return MV_FAIL;
+	}
+
+	return MV_OK;
+}
+
+/*******************************************************************************
+* twsiMainIntGet - Get twsi bit from main Interrupt cause.
+*
+* DESCRIPTION:
+*       This routine returns the twsi interrupt flag value.
+*       
+* INPUT:
+*       None.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_TRUE is interrupt flag is set, MV_FALSE otherwise.
+*
+*******************************************************************************/
+static MV_BOOL twsiMainIntGet(MV_U8 chanNum)
+{
+	MV_U32 temp;
+	
+	/* get the int flag bit */
+
+	temp = MV_REG_READ(TWSI_CPU_MAIN_INT_CAUSE_REG);
+	if (temp & (TWSI0_CPU_MAIN_INT_BIT << chanNum))
+	    return MV_TRUE;
+    
+	return MV_FALSE;
+}
+/*******************************************************************************
+* twsiIntFlgClr - Clear Interrupt flag.
+*
+* DESCRIPTION:
+*       This routine clears the interrupt flag. It does NOT poll the interrupt
+*       to make sure the clear. After clearing the interrupt, it waits for at 
+*       least 1 miliseconds.
+*
+* INPUT:
+*	chanNum - TWSI channel
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       None.
+*
+*******************************************************************************/
+static MV_VOID twsiIntFlgClr(MV_U8 chanNum)
+{
+	MV_U32 temp;
+
+	/* wait for 1 mili to prevent TWSI register write after write problems */
+   	mvOsDelay(1);
+	/* clear the int flag bit */
+	temp = MV_REG_READ(TWSI_CONTROL_REG(chanNum));
+    	MV_REG_WRITE(TWSI_CONTROL_REG(chanNum),temp & ~(TWSI_CONTROL_INT_FLAG_SET));
+
+	/* wait for 1 mili sec for the clear to take effect */
+   	mvOsDelay(1);
+	
+	return;
+}
+
+
+/*******************************************************************************
+* twsiAckBitSet - Set acknowledge bit on the bus
+*
+* DESCRIPTION:
+*       This routine set the acknowledge bit on the TWSI bus.
+*
+* INPUT:
+*       None.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       None.
+*
+*******************************************************************************/
+static MV_VOID twsiAckBitSet(MV_U8 chanNum)
+{
+	MV_U32 temp;
+
+	/*Set the Ack bit */
+	temp = MV_REG_READ(TWSI_CONTROL_REG(chanNum));
+    	MV_REG_WRITE(TWSI_CONTROL_REG(chanNum), temp | TWSI_CONTROL_ACK);
+
+	/* Add delay of 1ms */
+	mvOsDelay(1);
+	return;
+}
+
+
+/*******************************************************************************
+* twsiInit - Initialize TWSI interface
+*
+* DESCRIPTION:
+*       This routine:
+*	-Reset the TWSI.
+*	-Initialize the TWSI clock baud rate according to given frequancy
+*	 parameter based on Tclk frequancy and enables TWSI slave.
+*       -Set the ack bit.
+*	-Assign the TWSI slave address according to the TWSI address Type.
+*       
+*
+* INPUT:
+*	chanNum - TWSI channel
+*       frequancy - TWSI frequancy in KHz. (up to 100KHZ)
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       Actual frequancy.
+*
+*******************************************************************************/
+MV_U32 mvTwsiInit(MV_U8 chanNum, MV_HZ frequancy, MV_U32 Tclk, MV_TWSI_ADDR *pTwsiAddr, MV_BOOL generalCallEnable)
+{
+    	MV_U32	n,m,freq,margin,minMargin = 0xffffffff;
+	MV_U32	power;
+    	MV_U32	actualFreq = 0,actualN = 0,actualM = 0,val;
+
+	if(frequancy > 100000)
+	{
+		mvOsPrintf("Warning TWSI frequancy is too high, please use up tp 100Khz. \n");
+	}
+
+	DB(mvOsPrintf("TWSI: mvTwsiInit - Tclk = %d freq = %d\n",Tclk,frequancy));
+    	/* Calucalte N and M for the TWSI clock baud rate */
+    	for(n = 0 ; n < 8 ; n++)
+    	{
+        	for(m = 0 ; m < 16 ; m++)
+        	{
+            		power = 2 << n; /* power = 2^(n+1) */
+            		freq = Tclk/(10*(m+1)*power);
+            		margin = MV_ABS(frequancy - freq);
+            		if(margin < minMargin)
+            		{
+                		minMargin   = margin;
+                		actualFreq  = freq;
+                		actualN     = n;
+                		actualM     = m;
+            		}
+        	}
+		}
+	DB(mvOsPrintf("TWSI: mvTwsiInit - actN %d actM %d actFreq %d\n",actualN , actualM, actualFreq));
+	/* Reset the TWSI logic */
+	twsiReset(chanNum);
+
+	/* Set the baud rate */
+	val = ((actualM<< TWSI_BAUD_RATE_M_OFFS) | actualN << TWSI_BAUD_RATE_N_OFFS);
+    	MV_REG_WRITE(TWSI_STATUS_BAUDE_RATE_REG(chanNum),val);
+
+    	/* Enable the TWSI and slave */
+	MV_REG_WRITE(TWSI_CONTROL_REG(chanNum), TWSI_CONTROL_ENA | TWSI_CONTROL_ACK); 
+
+	/* set the TWSI slave address */
+	if( pTwsiAddr->type == ADDR10_BIT )/* 10 Bit deviceAddress */
+    	{
+		/* writing the 2 most significant bits of the 10 bit address*/
+		val = ((pTwsiAddr->address & TWSI_SLAVE_ADDR_10BIT_MASK) >> TWSI_SLAVE_ADDR_10BIT_OFFS );
+		/* bits 7:3 must be 0x11110 */
+		val |= TWSI_SLAVE_ADDR_10BIT_CONST;
+		/* set GCE bit */
+		if(generalCallEnable)
+			val |= TWSI_SLAVE_ADDR_GCE_ENA;
+		/* write slave address */
+		MV_REG_WRITE(TWSI_SLAVE_ADDR_REG(chanNum),val);
+
+         	/* writing the 8 least significant bits of the 10 bit address*/
+        	val = (pTwsiAddr->address << TWSI_EXTENDED_SLAVE_OFFS) & TWSI_EXTENDED_SLAVE_MASK;  
+        	MV_REG_WRITE(TWSI_EXTENDED_SLAVE_ADDR_REG(chanNum), val);
+    	}
+    	else /*7 bit address*/
+    	{
+		/* set the 7 Bits address */
+        	MV_REG_WRITE(TWSI_EXTENDED_SLAVE_ADDR_REG(chanNum),0x0);
+		val = (pTwsiAddr->address << TWSI_SLAVE_ADDR_7BIT_OFFS) & TWSI_SLAVE_ADDR_7BIT_MASK;
+        	MV_REG_WRITE(TWSI_SLAVE_ADDR_REG(chanNum), val);
+    	}
+
+	/* unmask twsi int */
+    val = MV_REG_READ(TWSI_CONTROL_REG(chanNum));
+	MV_REG_WRITE(TWSI_CONTROL_REG(chanNum), val | TWSI_CONTROL_INT_ENA);
+	/* Add delay of 1ms */
+	mvOsDelay(1);
+	
+   return actualFreq;
+} 
+
+
+/*******************************************************************************
+* twsiStsGet - Get the TWSI status value.
+*
+* DESCRIPTION:
+*       This routine returns the TWSI status value.
+*
+* INPUT:
+*	chanNum - TWSI channel
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_U32 - the TWSI status.
+*
+*******************************************************************************/
+static MV_U32 twsiStsGet(MV_U8 chanNum)
+{
+    return MV_REG_READ(TWSI_STATUS_BAUDE_RATE_REG(chanNum));
+
+}
+
+/*******************************************************************************
+* twsiReset - Reset the TWSI.
+*
+* DESCRIPTION:
+*       Resets the TWSI logic and sets all TWSI registers to their reset values.
+*
+* INPUT:
+*      chanNum - TWSI channel
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       None
+*
+*******************************************************************************/
+static MV_VOID twsiReset(MV_U8 chanNum)
+{
+    	/* Reset the TWSI logic */
+    	MV_REG_WRITE(TWSI_SOFT_RESET_REG(chanNum),0);
+
+	/* wait for 2 mili sec */
+   	mvOsDelay(2);
+
+	return;
+}
+
+
+
+
+/******************************* POLICY ****************************************/
+
+
+
+/*******************************************************************************
+* mvTwsiAddrSet - Set address on TWSI bus.
+*
+* DESCRIPTION:
+*       This function Set address (7 or 10 Bit address) on the Twsi Bus.
+*
+* INPUT:
+*	chanNum - TWSI channel
+*       pTwsiAddr - twsi address.
+*	command	 - read / write .
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_OK - if setting the address completed succesfully.
+*	MV_FAIL otherwmise.
+*
+*******************************************************************************/
+MV_STATUS mvTwsiAddrSet(MV_U8 chanNum, MV_TWSI_ADDR *pTwsiAddr, MV_TWSI_CMD command)
+{
+	DB(mvOsPrintf("TWSI: mvTwsiAddr7BitSet addr %x , type %d, cmd is %s\n",pTwsiAddr->address,\
+		 			pTwsiAddr->type, ((command==MV_TWSI_WRITE)?"Write":"Read") ));
+	/* 10 Bit address */
+	if(pTwsiAddr->type == ADDR10_BIT)
+	{
+		return twsiAddr10BitSet(chanNum, pTwsiAddr->address,command);
+	}
+	/* 7 Bit address */
+	else
+	{
+		return twsiAddr7BitSet(chanNum, pTwsiAddr->address,command);
+	}
+
+}
+
+/*******************************************************************************
+* twsiAddr10BitSet - Set 10 Bit address on TWSI bus.
+*
+* DESCRIPTION:
+*       There are two address phases:
+*       1) Write '11110' to data register bits [7:3] and 10-bit address MSB 
+*          (bits [9:8]) to data register bits [2:1] plus a write(0) or read(1) bit 
+*          to the Data register. Then it clears interrupt flag which drive 
+*          the address on the TWSI bus. The function then waits for interrupt 
+*          flag to be active and status 0x18 (write) or 0x40 (read) to be set.
+*       2) write the rest of 10-bit address to data register and clears 
+*          interrupt flag which drive the address on the TWSI bus. The 
+*          function then waits for interrupt flag to be active and status 
+*          0xD0 (write) or 0xE0 (read) to be set. 
+*
+* INPUT:
+*	chanNum - TWSI channel
+*       deviceAddress - twsi address.
+*	command	 - read / write .
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_OK - if setting the address completed succesfully.
+*	MV_FAIL otherwmise.
+*
+*******************************************************************************/
+static MV_STATUS twsiAddr10BitSet(MV_U8 chanNum, MV_U32 deviceAddress,MV_TWSI_CMD command)
+{
+	MV_U32 val,timeout;
+
+	/* writing the 2 most significant bits of the 10 bit address*/
+	val = ((deviceAddress & TWSI_DATA_ADDR_10BIT_MASK) >> TWSI_DATA_ADDR_10BIT_OFFS );
+	/* bits 7:3 must be 0x11110 */
+	val |= TWSI_DATA_ADDR_10BIT_CONST;
+	/* set command */
+	val |= command;
+	MV_REG_WRITE(TWSI_DATA_REG(chanNum), val);
+	/* WA add a delay */
+	mvOsDelay(1);
+
+	/* clear Int flag */
+	twsiIntFlgClr(chanNum);
+
+	/* wait for Int to be Set */
+	timeout = 0;
+	while( !twsiMainIntGet(chanNum) && (timeout++ < TWSI_TIMEOUT_VALUE));
+
+	/* check for timeout */
+	if(MV_TRUE == twsiTimeoutChk(timeout,"TWSI: twsiAddr10BitSet ERROR - 1st addr (10Bit) Int TimeOut.\n"))
+		return MV_TIMEOUT;
+	
+	/* check the status */
+	val = twsiStsGet(chanNum);
+	if(( (val != TWSI_AD_PLS_RD_BIT_TRA_ACK_REC) && (command == MV_TWSI_READ ) ) || 
+	   ( (val != TWSI_AD_PLS_WR_BIT_TRA_ACK_REC) && (command == MV_TWSI_WRITE) ))
+	{
+		mvOsPrintf("TWSI: twsiAddr10BitSet ERROR - status %x 1st addr (10 Bit) in %s mode.\n"\
+						,val, ((command==MV_TWSI_WRITE)?"Write":"Read") );
+		return MV_FAIL;
+	}
+
+	/* set 	8 LSB of the address */
+	val = (deviceAddress << TWSI_DATA_ADDR_7BIT_OFFS) & TWSI_DATA_ADDR_7BIT_MASK;
+	MV_REG_WRITE(TWSI_DATA_REG(chanNum), val);
+
+	/* clear Int flag */
+	twsiIntFlgClr(chanNum);
+
+	/* wait for Int to be Set */
+	timeout = 0;
+	while( !twsiMainIntGet(chanNum) && (timeout++ < TWSI_TIMEOUT_VALUE));
+
+	/* check for timeout */
+	if(MV_TRUE == twsiTimeoutChk(timeout,"TWSI: twsiAddr10BitSet ERROR - 2nd (10 Bit) Int TimOut.\n"))
+		return MV_TIMEOUT;
+	
+	/* check the status */
+	val = twsiStsGet(chanNum);
+	if(( (val != TWSI_SEC_AD_PLS_RD_BIT_TRA_ACK_REC) && (command == MV_TWSI_READ ) ) || 
+	   ( (val != TWSI_SEC_AD_PLS_WR_BIT_TRA_ACK_REC) && (command == MV_TWSI_WRITE) ))
+	{
+		mvOsPrintf("TWSI: twsiAddr10BitSet ERROR - status %x 2nd addr(10 Bit) in %s mode.\n"\
+						,val, ((command==MV_TWSI_WRITE)?"Write":"Read") );
+		return MV_FAIL;
+	}
+	
+	return MV_OK;
+}
+
+/*******************************************************************************
+* twsiAddr7BitSet - Set 7 Bit address on TWSI bus.
+*
+* DESCRIPTION:
+*       This function writes 7 bit address plus a write or read bit to the 
+*       Data register. Then it clears interrupt flag which drive the address on 
+*       the TWSI bus. The function then waits for interrupt flag to be active
+*       and status 0x18 (write) or 0x40 (read) to be set.
+*
+* INPUT:
+*	chanNum - TWSI channel
+*       deviceAddress - twsi address.
+*	command	 - read / write .
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_OK - if setting the address completed succesfully.
+*	MV_FAIL otherwmise.
+*
+*******************************************************************************/
+static MV_STATUS twsiAddr7BitSet(MV_U8 chanNum, MV_U32 deviceAddress,MV_TWSI_CMD command)
+{
+	MV_U32 val,timeout;
+
+	/* set the address */
+	val = (deviceAddress << TWSI_DATA_ADDR_7BIT_OFFS) & TWSI_DATA_ADDR_7BIT_MASK;
+	/* set command */
+	val |= command;	
+	MV_REG_WRITE(TWSI_DATA_REG(chanNum), val);
+	/* WA add a delay */
+	mvOsDelay(1);
+
+	/* clear Int flag */
+	twsiIntFlgClr(chanNum);
+
+	/* wait for Int to be Set */
+	timeout = 0;
+	while( !twsiMainIntGet(chanNum) && (timeout++ < TWSI_TIMEOUT_VALUE));
+
+	/* check for timeout */
+	if(MV_TRUE == twsiTimeoutChk(timeout,"TWSI: twsiAddr7BitSet ERROR - Addr (7 Bit) int TimeOut.\n"))
+		return MV_TIMEOUT;
+	
+	/* check the status */
+	val = twsiStsGet(chanNum);
+	if(( (val != TWSI_AD_PLS_RD_BIT_TRA_ACK_REC) && (command == MV_TWSI_READ ) ) || 
+	   ( (val != TWSI_AD_PLS_WR_BIT_TRA_ACK_REC) && (command == MV_TWSI_WRITE) ))
+	{
+		/* only in debug, since in boot we try to read the SPD of both DRAM, and we don't
+			want error messeges in case DIMM doesn't exist. */
+		DB(mvOsPrintf("TWSI: twsiAddr7BitSet ERROR - status %x addr (7 Bit) in %s mode.\n"\
+						,val,((command==MV_TWSI_WRITE)?"Write":"Read") ));
+		return MV_FAIL;
+	}
+	
+	return MV_OK;
+}
+
+/*******************************************************************************
+* twsiDataWrite - Trnasmit a data block over TWSI bus.
+*
+* DESCRIPTION:
+*       This function writes a given data block to TWSI bus in 8 bit granularity.
+*	first The function waits for interrupt flag to be active then
+*       For each 8-bit data:
+*        The function writes data to data register. It then clears 
+*        interrupt flag which drives the data on the TWSI bus. 
+*        The function then waits for interrupt flag to be active and status 
+*        0x28 to be set. 
+*      
+*
+* INPUT:
+*	chanNum - TWSI channel
+*       pBlock - Data block.
+*	blockSize - number of chars in pBlock.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_OK - if transmiting the block completed succesfully,
+*	MV_BAD_PARAM - if pBlock is NULL,
+*	MV_FAIL otherwmise.
+*
+*******************************************************************************/
+static MV_STATUS twsiDataTransmit(MV_U8 chanNum, MV_U8 *pBlock, MV_U32 blockSize)
+{
+	MV_U32 timeout, temp, blockSizeWr = blockSize;
+
+	if(NULL == pBlock)
+		return MV_BAD_PARAM;
+
+	/* wait for Int to be Set */
+	timeout = 0;
+	while( !twsiMainIntGet(chanNum) && (timeout++ < TWSI_TIMEOUT_VALUE));
+
+	/* check for timeout */
+	if(MV_TRUE == twsiTimeoutChk(timeout,"TWSI: twsiDataTransmit ERROR - Read Data Int TimeOut.\n"))
+		return MV_TIMEOUT;
+
+	while(blockSizeWr)
+	{
+		/* write the data*/
+		MV_REG_WRITE(TWSI_DATA_REG(chanNum),(MV_U32)*pBlock);
+		DB(mvOsPrintf("TWSI: twsiDataTransmit place = %d write %x \n",\
+						blockSize - blockSizeWr, *pBlock));
+		pBlock++;
+		blockSizeWr--;
+
+		twsiIntFlgClr(chanNum);
+
+		/* wait for Int to be Set */
+		timeout = 0;
+		while( !twsiMainIntGet(chanNum) && (timeout++ < TWSI_TIMEOUT_VALUE));
+
+		/* check for timeout */
+		if(MV_TRUE == twsiTimeoutChk(timeout,"TWSI: twsiDataTransmit ERROR - Read Data Int TimeOut.\n"))
+			return MV_TIMEOUT;
+
+		/* check the status */
+		temp = twsiStsGet(chanNum);
+		if(temp != TWSI_M_TRAN_DATA_BYTE_ACK_REC) 
+		{
+			mvOsPrintf("TWSI: twsiDataTransmit ERROR - status %x in write trans\n",temp);
+			return MV_FAIL;
+		}
+		
+	}
+
+	return MV_OK;
+}
+
+/*******************************************************************************
+* twsiDataReceive - Receive data block from TWSI bus.
+*
+* DESCRIPTION:
+*       This function receive data block from TWSI bus in 8bit granularity 
+*       into pBlock buffer.
+*	first The function waits for interrupt flag to be active then
+*       For each 8-bit data:
+*        It clears the interrupt flag which allows the next data to be 
+*        received from TWSI bus.
+*	 The function waits for interrupt flag to be active,
+*	 and status reg is 0x50. 
+*	 Then the function reads data from data register, and copies it to 
+*	 the given buffer. 
+*
+* INPUT:
+*	chanNum - TWSI channel
+*       blockSize - number of bytes to read.
+*
+* OUTPUT:
+*       pBlock - Data block.
+*
+* RETURN:
+*       MV_OK - if receive transaction completed succesfully,
+*	MV_BAD_PARAM - if pBlock is NULL,
+*	MV_FAIL otherwmise.
+*
+*******************************************************************************/
+static MV_STATUS twsiDataReceive(MV_U8 chanNum, MV_U8 *pBlock, MV_U32 blockSize)
+{
+	MV_U32 timeout, temp, blockSizeRd = blockSize;
+	if(NULL == pBlock)
+		return MV_BAD_PARAM;
+
+	/* wait for Int to be Set */
+	timeout = 0;
+	while( !twsiMainIntGet(chanNum) && (timeout++ < TWSI_TIMEOUT_VALUE));
+
+	/* check for timeout */
+	if(MV_TRUE == twsiTimeoutChk(timeout,"TWSI: twsiDataReceive ERROR - Read Data int Time out .\n"))
+		return MV_TIMEOUT;
+
+	while(blockSizeRd)
+	{
+		if(blockSizeRd == 1)
+		{
+			/* clear ack and Int flag */
+			temp = MV_REG_READ(TWSI_CONTROL_REG(chanNum));
+			temp &=  ~(TWSI_CONTROL_ACK);
+			MV_REG_WRITE(TWSI_CONTROL_REG(chanNum), temp);
+		}
+		twsiIntFlgClr(chanNum);
+		/* wait for Int to be Set */
+		timeout = 0;
+		while( (!twsiMainIntGet(chanNum)) && (timeout++ < TWSI_TIMEOUT_VALUE));
+
+		/* check for timeout */
+		if(MV_TRUE == twsiTimeoutChk(timeout,"TWSI: twsiDataReceive ERROR - Read Data Int Time out .\n"))
+			return MV_TIMEOUT;
+
+		/* check the status */
+		temp = twsiStsGet(chanNum);
+		if((temp != TWSI_M_REC_RD_DATA_ACK_TRA) && (blockSizeRd !=1))
+		{
+			mvOsPrintf("TWSI: twsiDataReceive ERROR - status %x in read trans \n",temp);
+			return MV_FAIL;
+		}
+		else if((temp != TWSI_M_REC_RD_DATA_ACK_NOT_TRA) && (blockSizeRd ==1))
+		{
+			mvOsPrintf("TWSI: twsiDataReceive ERROR - status %x in Rd Terminate\n",temp);
+			return MV_FAIL;
+		}
+		
+		/* read the data*/
+		*pBlock = (MV_U8)MV_REG_READ(TWSI_DATA_REG(chanNum));
+		DB(mvOsPrintf("TWSI: twsiDataReceive  place %d read %x \n",\
+						blockSize - blockSizeRd,*pBlock));
+		pBlock++;
+		blockSizeRd--;
+	}
+
+	return MV_OK;
+}
+
+
+
+/*******************************************************************************
+* twsiTargetOffsSet - Set TWST target offset on TWSI bus.
+*
+* DESCRIPTION:
+*       The function support TWSI targets that have inside address space (for
+*       example EEPROMs). The function:
+*       1) Convert the given offset into pBlock and size.
+*		in case the offset should be set to a TWSI slave which support 
+*		more then 256 bytes offset, the offset setting will be done
+*		in 2 transactions.
+*       2) Use twsiDataTransmit to place those on the bus.
+*
+* INPUT:
+*	chanNum - TWSI channel
+*       offset - offset to be set on the EEPROM device.
+*	moreThen256 - whether the EEPROM device support more then 256 byte offset. 
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       MV_OK - if setting the offset completed succesfully.
+*	MV_FAIL otherwmise.
+*
+*******************************************************************************/
+static MV_STATUS twsiTargetOffsSet(MV_U8 chanNum, MV_U32 offset, MV_BOOL moreThen256)
+{
+	MV_U8 offBlock[2];
+	MV_U32 offSize;
+
+	if(moreThen256 == MV_TRUE)
+	{
+		offBlock[0] = (offset >> 8) & 0xff;
+		offBlock[1] = offset & 0xff;
+		offSize = 2;
+	}
+	else
+	{
+		offBlock[0] = offset & 0xff;
+		offSize = 1;
+	}
+	DB(mvOsPrintf("TWSI: twsiTargetOffsSet offSize = %x addr1 = %x addr2 = %x\n",\
+							offSize,offBlock[0],offBlock[1]));
+	return twsiDataTransmit(chanNum, offBlock, offSize);
+
+}
+
+/*******************************************************************************
+* mvTwsiRead - Read data block from a TWSI Slave.
+*
+* DESCRIPTION:
+*       The function calls the following functions:
+*       -) mvTwsiStartBitSet();
+*	if(EEPROM device)
+*       	-) mvTwsiAddrSet(w);
+*       	-) twsiTargetOffsSet();
+*       	-) mvTwsiStartBitSet();
+*       -) mvTwsiAddrSet(r);
+*       -) twsiDataReceive();
+*       -) mvTwsiStopBitSet();
+*
+* INPUT:
+*	chanNum - TWSI channel
+*      	pTwsiSlave - Twsi Slave structure. 
+*       blockSize - number of bytes to read.	
+*
+* OUTPUT:
+*      	pBlock - Data block.
+*
+* RETURN:
+*       MV_OK - if EEPROM read transaction completed succesfully,
+* 	MV_BAD_PARAM - if pBlock is NULL,
+*	MV_FAIL otherwmise.
+*
+*******************************************************************************/
+MV_STATUS mvTwsiRead(MV_U8 chanNum, MV_TWSI_SLAVE *pTwsiSlave, MV_U8 *pBlock, MV_U32 blockSize)
+{
+	if((NULL == pBlock) || (NULL == pTwsiSlave))
+		return MV_BAD_PARAM;
+	if(MV_OK != mvTwsiStartBitSet(chanNum))
+	{
+		mvTwsiStopBitSet(chanNum);
+		 return MV_FAIL;
+	}
+	
+	DB(mvOsPrintf("TWSI: mvTwsiEepromRead after mvTwsiStartBitSet\n"));
+	
+	/* in case offset exsist (i.e. eeprom ) */
+	if(MV_TRUE == pTwsiSlave->validOffset)
+	{
+		if(MV_OK != mvTwsiAddrSet(chanNum, &(pTwsiSlave->slaveAddr), MV_TWSI_WRITE)) 
+		{
+			mvTwsiStopBitSet(chanNum);
+			return MV_FAIL;
+		} 
+		DB(mvOsPrintf("TWSI: mvTwsiEepromRead after mvTwsiAddrSet\n"));
+		if(MV_OK != twsiTargetOffsSet(chanNum, pTwsiSlave->offset, pTwsiSlave->moreThen256)) 
+		{
+			mvTwsiStopBitSet(chanNum);
+			return MV_FAIL;
+		}
+		DB(mvOsPrintf("TWSI: mvTwsiEepromRead after twsiTargetOffsSet\n"));
+		if(MV_OK != mvTwsiStartBitSet(chanNum)) 
+		{
+			mvTwsiStopBitSet(chanNum);
+			return MV_FAIL;
+		}
+		DB(mvOsPrintf("TWSI: mvTwsiEepromRead after mvTwsiStartBitSet\n"));
+	}
+	if(MV_OK != mvTwsiAddrSet(chanNum, &(pTwsiSlave->slaveAddr), MV_TWSI_READ)) 
+	{
+		mvTwsiStopBitSet(chanNum);
+		return MV_FAIL;
+	} 
+	DB(mvOsPrintf("TWSI: mvTwsiEepromRead after mvTwsiAddrSet\n"));
+	if(MV_OK != twsiDataReceive(chanNum, pBlock, blockSize))
+	{
+		mvTwsiStopBitSet(chanNum);
+		return MV_FAIL;
+	}
+	DB(mvOsPrintf("TWSI: mvTwsiEepromRead after twsiDataReceive\n"));
+
+	if(MV_OK != mvTwsiStopBitSet(chanNum))
+	{
+		return MV_FAIL;
+	}
+
+	twsiAckBitSet(chanNum);
+
+	DB(mvOsPrintf("TWSI: mvTwsiEepromRead after mvTwsiStopBitSet\n"));
+
+	return MV_OK;
+}
+
+/*******************************************************************************
+* mvTwsiWrite - Write data block to a TWSI Slave.
+*
+* DESCRIPTION:
+*       The function calls the following functions:
+*       -) mvTwsiStartBitSet();
+*       -) mvTwsiAddrSet();
+*	-)if(EEPROM device)
+*       	-) twsiTargetOffsSet();
+*       -) twsiDataTransmit();
+*       -) mvTwsiStopBitSet();
+*
+* INPUT:
+*	chanNum - TWSI channel
+*      	eepromAddress - eeprom address. 
+*       blockSize - number of bytes to write.	
+*      	pBlock - Data block.
+*
+* OUTPUT:
+*	None
+*
+* RETURN:
+*       MV_OK - if EEPROM read transaction completed succesfully.
+*	MV_BAD_PARAM - if pBlock is NULL,
+*	MV_FAIL otherwmise.
+*
+* NOTE: Part of the EEPROM, required that the offset will be aligned to the
+*	max write burst supported.
+*******************************************************************************/
+MV_STATUS mvTwsiWrite(MV_U8 chanNum, MV_TWSI_SLAVE *pTwsiSlave, MV_U8 *pBlock, MV_U32 blockSize)
+{
+	if((NULL == pBlock) || (NULL == pTwsiSlave))
+		return MV_BAD_PARAM;
+
+	if(MV_OK != mvTwsiStartBitSet(chanNum)) 
+	{
+		mvTwsiStopBitSet(chanNum);
+		return MV_FAIL;
+	}
+
+	DB(mvOsPrintf("TWSI: mvTwsiEepromWrite after mvTwsiStartBitSet\n"));
+	if(MV_OK != mvTwsiAddrSet(chanNum, &(pTwsiSlave->slaveAddr), MV_TWSI_WRITE))
+	{
+		mvTwsiStopBitSet(chanNum);
+		return MV_FAIL;
+	}
+	DB(mvOsPrintf("TWSI :mvTwsiEepromWrite after mvTwsiAddrSet\n"));
+
+	/* in case offset exsist (i.e. eeprom ) */
+	if(MV_TRUE == pTwsiSlave->validOffset)
+	{
+		if(MV_OK != twsiTargetOffsSet(chanNum, pTwsiSlave->offset, pTwsiSlave->moreThen256)) 
+		{
+			mvTwsiStopBitSet(chanNum);
+			return MV_FAIL;
+		}
+		DB(mvOsPrintf("TWSI: mvTwsiEepromWrite after twsiTargetOffsSet\n"));
+	}
+	if(MV_OK != twsiDataTransmit(chanNum, pBlock, blockSize)) 
+	{
+		mvTwsiStopBitSet(chanNum);
+		return MV_FAIL;
+	}
+	DB(mvOsPrintf("TWSI: mvTwsiEepromWrite after twsiDataTransmit\n"));
+	if(MV_OK != mvTwsiStopBitSet(chanNum)) 
+	{
+		return MV_FAIL;
+	}
+	DB(mvOsPrintf("TWSI: mvTwsiEepromWrite after mvTwsiStopBitSet\n"));
+
+	return MV_OK;
+}
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/twsi/mvTwsi.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/twsi/mvTwsi.h
new file mode 100644
index 0000000..bd5b6d0
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/twsi/mvTwsi.h
@@ -0,0 +1,121 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+#ifndef __INCmvTwsiH
+#define __INCmvTwsiH
+
+#ifdef __cplusplus
+extern "C" {
+#endif /* __cplusplus */
+
+/* need to update this includes */
+#include "twsi/mvTwsiSpec.h"
+#include "ctrlEnv/mvCtrlEnvLib.h"
+
+
+/* The TWSI interface supports both 7-bit and 10-bit addressing.            */
+/* This enumerator describes addressing type.                               */
+typedef enum _mvTwsiAddrType
+{
+    ADDR7_BIT,                      /* 7 bit address    */
+    ADDR10_BIT                      /* 10 bit address   */
+}MV_TWSI_ADDR_TYPE;
+
+/* This structure describes TWSI address.                                   */
+typedef struct _mvTwsiAddr
+{
+    MV_U32              address;    /* address          */
+    MV_TWSI_ADDR_TYPE   type;       /* Address type     */
+}MV_TWSI_ADDR;
+
+/* This structure describes a TWSI slave.                                   */
+typedef struct _mvTwsiSlave
+{
+    MV_TWSI_ADDR	slaveAddr;
+    MV_BOOL 		validOffset;		/* whether the slave has offset (i.e. Eeprom  etc.) 	*/
+    MV_U32		offset;		/* offset in the slave.					*/
+    MV_BOOL 		moreThen256;	/* whether the ofset is bigger then 256 		*/
+}MV_TWSI_SLAVE;
+
+/* This enumerator describes TWSI protocol commands.                        */
+typedef enum _mvTwsiCmd
+{
+    MV_TWSI_WRITE,   /* TWSI write command - 0 according to spec   */
+    MV_TWSI_READ   /* TWSI read command  - 1 according to spec */
+}MV_TWSI_CMD;
+
+MV_STATUS mvTwsiStartBitSet(MV_U8 chanNum);
+MV_STATUS mvTwsiStopBitSet(MV_U8 chanNum);
+MV_STATUS mvTwsiAddrSet(MV_U8 chanNum, MV_TWSI_ADDR *twsiAddr, MV_TWSI_CMD command);
+
+MV_U32 mvTwsiInit(MV_U8 chanNum, MV_KHZ frequancy, MV_U32 Tclk, MV_TWSI_ADDR *twsiAddr, MV_BOOL generalCallEnable); 
+MV_STATUS mvTwsiRead (MV_U8 chanNum, MV_TWSI_SLAVE *twsiSlave, MV_U8 *pBlock, MV_U32 blockSize);
+MV_STATUS mvTwsiWrite(MV_U8 chanNum, MV_TWSI_SLAVE *twsiSlave, MV_U8 *pBlock, MV_U32 blockSize);
+
+
+#ifdef __cplusplus
+}
+#endif /* __cplusplus */
+
+#endif /* __INCmvTwsiH */
+
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/twsi/mvTwsiEeprom.S b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/twsi/mvTwsiEeprom.S
new file mode 100644
index 0000000..9d81ef2
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/twsi/mvTwsiEeprom.S
@@ -0,0 +1,457 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+
+
+/* includes */
+#define MV_ASMLANGUAGE
+#include "ctrlEnv/mvCtrlEnvSpec.h"
+#include "boardEnv/mvBoardEnvSpec.h"
+#include "mvOsAsm.h"
+#include "mvTwsiSpec.h"
+#include "mvSysHwConfig.h"
+#include "ctrlEnv/sys/mvCpuIfRegs.h"
+#include "mvCommon.h"
+
+#define I2C_CH MV_BOARD_DIMM_I2C_CHANNEL
+
+/* defines */
+/* defines  */
+
+
+        .data
+        .global _i2cInit
+        .global _i2cRead
+
+        .text
+
+/*******************************************************************************
+* _i2cInit - Initialize TWSI interface
+*
+* DESCRIPTION:
+*       The function performs TWSI interface initialization. It resets the 
+*       TWSI state machine and initialize its clock to 100KHz assuming Tclock
+*       of 133MHz.
+*
+* INPUT:
+*       None.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       None.
+*
+*******************************************************************************/
+_i2cInit:        
+        mov     r9, LR     /* Save link register */
+        mov     r0, #0     /* Make sure r0 is zero */        
+       	
+        /* Reset the i2c Mechanism first */
+        MV_REG_WRITE_ASM (r0, r1, TWSI_SOFT_RESET_REG(I2C_CH))
+
+        bl      _twsiDelay        
+        bl      _twsiDelay              
+
+        /* Initializing the I2C mechanism. Assuming Tclock frequency          */
+        /* of 166MHz. The I2C frequency in that case will be 100KHz.          */
+        /* For this settings, M = 9 and N = 3. Set the baud-rate with the     */
+        /* value of 0x2b (freq of ==> 100KHz                                  */
+        /* see spec for more details about the calculation of this value)     */
+        mov     r6, #(9 << 3 | 3)
+        MV_REG_WRITE_ASM (r6, r1, TWSI_STATUS_BAUDE_RATE_REG(I2C_CH))
+        
+        /* Enable the I2C master */
+	/* Enable TWSI interrupt in main mask reg */
+        mov     r6, #0xC4
+        MV_REG_WRITE_ASM (r6, r1, TWSI_CONTROL_REG(I2C_CH))
+        
+        /* Let the slow TWSI machine get used to the idea that it is enabled  */
+        bl      _twsiDelay
+        
+        
+        mov     PC, r9         /* r9 is saved link register */
+
+/*******************************************************************************
+* _twsiDelay - Perform delay.
+*
+* DESCRIPTION:
+*       The function performs a delay to enable TWSI logic to stable.
+*
+* INPUT:
+*       None.
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       None.
+*
+*******************************************************************************/
+_twsiDelay:
+        mov     r10, #0x100000 /*was 0x400*/ 
+    
+_twsiDelayLoop:
+        subs    r10, r10, #1
+        bne     _twsiDelayLoop
+        
+        mov     PC, LR
+
+/*******************************************************************************
+* _i2cRead - Read byte from I2C EEPROM device.
+*
+* DESCRIPTION:
+*       The function returns a byte from I2C EEPROM device. 
+*       The EEPROM device is 7-bit address type. 
+*
+* INPUT:
+*       r4 has the DIMM0 base address with shift 1 bit to the left
+*       r7 has the EEPROM offset
+*
+* OUTPUT:
+*       None.
+*
+* RETURN:
+*       r4 returns '0' if address can not be read.
+*       r7 has byte value in case read is successful.
+*
+*******************************************************************************/
+_i2cRead:
+        mov     r9, LR     /* Save link register */
+       
+        /* Transmit the device address and desired offset within the EEPROM. */
+        
+        /* Generate Start Bit */
+        MV_REG_READ_ASM (r6, r1, TWSI_CONTROL_REG(I2C_CH))
+        orr     r6, r6, #TWSI_CONTROL_START_BIT
+        MV_REG_WRITE_ASM (r6, r1, TWSI_CONTROL_REG(I2C_CH))
+
+        /* Wait for the interrupt flag (bit3) to be set  */
+        mov     r10, #0x50000        
+loop_1:
+        subs    r10, r10, #1
+        beq     loop_1_timeout
+#ifdef MV78XX0
+        MV_REG_READ_ASM (r6, r1, CPU_INT_LOW_REG(I2C_CH))
+        tst     r6, #BIT2
+#else
+        MV_REG_READ_ASM (r6, r1, CPU_MAIN_INT_CAUSE_REG) 
+        tst     r6, #BIT5
+#endif
+        beq     loop_1
+            
+loop_1_timeout:        
+            
+        /* Wait for the start bit to be reset by HW */
+        mov     r10, #0x50000 
+loop_2:
+        subs    r10, r10, #1
+        beq     loop_2_timeout
+        MV_REG_READ_ASM (r6, r1, TWSI_CONTROL_REG(I2C_CH))
+        tst     r6, #TWSI_CONTROL_START_BIT
+        bne     loop_2
+           
+loop_2_timeout:
+
+        /* Wait for the status TWSI_START_CONDITION_TRA = 0x8 */
+        mov     r10, #0x50000
+loop_3:
+        subs    r10, r10, #1
+        beq     loop_3_timeout
+        MV_REG_READ_ASM (r6, r1, TWSI_STATUS_BAUDE_RATE_REG(I2C_CH))
+        cmp     r6, #0x08
+        bne     loop_3
+        
+loop_3_timeout:
+        
+        /* writing the address of (DIMM0/1 << 1) with write indication */
+        mov     r6, r4, LSL #1 /* Write operation address bit 0 must be 0 */
+        MV_REG_WRITE_ASM (r6, r1, TWSI_DATA_REG(I2C_CH))
+        
+        bl      _twsiDelay
+        /* Clear the interrupt flag */
+        MV_REG_READ_ASM (r6, r1, TWSI_CONTROL_REG(I2C_CH))
+        bic     r6, r6, #TWSI_CONTROL_INT_FLAG_SET
+        MV_REG_WRITE_ASM (r6, r1, TWSI_CONTROL_REG(I2C_CH))
+        bl      _twsiDelay
+        
+        /* Waiting for the interrupt flag to be set which means that the
+           address has been transmitted                                  */
+loop_4:
+#ifdef MV78XX0
+        MV_REG_READ_ASM (r6, r1, CPU_INT_LOW_REG(I2C_CH))
+        tst     r6, #BIT2
+#else
+        MV_REG_READ_ASM (r6, r1, CPU_MAIN_INT_CAUSE_REG)
+        tst     r6, #BIT5
+#endif
+        beq     loop_4       /* if tst = 0, then the bit is not set yet */
+        
+        /* Wait for status TWSI_ADDR_PLUS_WRITE_BIT_TRA_ACK_REC = 0x18 */
+        mov     r10, #0x50000         /* Set r10 to 0x50000 =~ 328,000 */
+
+loop_5:
+        subs    r10, r10, #1          /* timeout count down         */
+        bne     testStatus
+        mov     r4, #0                /* r4 = 0 -> operation failed */  
+        b       exit_i2cRead          /* Exit if timeout (No DIMM)  */
+
+testStatus:    
+        MV_REG_READ_ASM (r6, r1, TWSI_STATUS_BAUDE_RATE_REG(I2C_CH))
+        cmp     r6, #0x18
+        bne     loop_5
+                
+
+        /* check if the offset is bigger than 256 byte*/
+        tst     r7, #0x80000000
+        bne     great_than_256
+                        
+        /* Write the offset to be read from the DIMM EEPROM */
+        MV_REG_WRITE_ASM (r7, r1, TWSI_DATA_REG(I2C_CH))
+        
+        b after_offset
+        
+great_than_256:
+        mov     r10, r7, LSR #8
+        and     r10, r10, #0xff
+        /* Write the offset0 to be read from the  EEPROM */
+        MV_REG_WRITE_ASM (r10, r1, TWSI_DATA_REG(I2C_CH))
+        
+        /* Clear the interrupt flag ==> signaling that the address can now
+           be transmited                                                    */
+        
+        bl      _twsiDelay
+        MV_REG_READ_ASM (r6, r1, TWSI_CONTROL_REG(I2C_CH))
+        bic     r6, r6, #TWSI_CONTROL_INT_FLAG_SET
+        MV_REG_WRITE_ASM (r6, r1, TWSI_CONTROL_REG(I2C_CH))
+        bl      _twsiDelay
+    
+        /* Wait for the interrupt to be set again ==> address has transmited */
+loop_6_1:
+#ifdef MV78XX0
+        MV_REG_READ_ASM (r6, r1, CPU_INT_LOW_REG(I2C_CH))
+        tst     r6, #BIT2
+#else
+        MV_REG_READ_ASM (r6, r1, CPU_MAIN_INT_CAUSE_REG)
+        tst     r6, #BIT5
+#endif
+        beq     loop_6_1
+        
+        /* Wait for status TWSI_MAS_TRAN_DATA_BYTE_ACK_REC = 0x28 */
+loop_7_1:
+        MV_REG_READ_ASM (r6, r1, TWSI_STATUS_BAUDE_RATE_REG(I2C_CH))
+        cmp     r6, #0x28
+        bne     loop_7_1
+        
+        
+        mov     r10, r7
+        and     r10, r10, #0xff
+        /* Write the offset1 to be read from the  EEPROM */
+        MV_REG_WRITE_ASM (r10, r1, TWSI_DATA_REG(I2C_CH))
+        
+        
+        
+after_offset:                
+        
+        /* Clear the interrupt flag ==> signaling that the address can now
+           be transmited                                                    */
+        
+        bl      _twsiDelay
+        MV_REG_READ_ASM (r6, r1, TWSI_CONTROL_REG(I2C_CH))
+        bic     r6, r6, #TWSI_CONTROL_INT_FLAG_SET
+        MV_REG_WRITE_ASM (r6, r1, TWSI_CONTROL_REG(I2C_CH))
+        bl      _twsiDelay
+    
+        /* Wait for the interrupt to be set again ==> address has transmited */
+loop_6:
+#ifdef MV78XX0
+        MV_REG_READ_ASM (r6, r1, CPU_INT_LOW_REG(I2C_CH))
+        tst     r6, #BIT2
+#else
+        MV_REG_READ_ASM (r6, r1, CPU_MAIN_INT_CAUSE_REG)
+        tst     r6, #BIT5
+#endif
+        beq     loop_6
+        
+        /* Wait for status TWSI_MAS_TRAN_DATA_BYTE_ACK_REC = 0x28 */
+loop_7:
+        MV_REG_READ_ASM (r6, r1, TWSI_STATUS_BAUDE_RATE_REG(I2C_CH))
+        cmp     r6, #0x28
+        bne     loop_7
+        
+        /* Retransmit the device address with read indication to get the data */
+        
+        /* generate a repeated start bit */
+        MV_REG_READ_ASM (r6, r1, TWSI_CONTROL_REG(I2C_CH))
+        orr     r6, r6, #TWSI_CONTROL_START_BIT
+        MV_REG_WRITE_ASM (r6, r1, TWSI_CONTROL_REG(I2C_CH))
+
+        
+        /* Clear the interrupt flag ==> the start bit will be transmitted. */ 
+        bl      _twsiDelay
+        MV_REG_READ_ASM (r6, r1, TWSI_CONTROL_REG(I2C_CH))
+        bic     r6, r6, #TWSI_CONTROL_INT_FLAG_SET
+        MV_REG_WRITE_ASM (r6, r1, TWSI_CONTROL_REG(I2C_CH))
+        bl      _twsiDelay
+        
+       /* Wait for the interrupt flag (bit3) to be set */
+loop_9:
+#ifdef MV78XX0
+        MV_REG_READ_ASM (r6, r1, CPU_INT_LOW_REG(I2C_CH))
+        tst     r6, #BIT2
+#else
+        MV_REG_READ_ASM (r6, r1, CPU_MAIN_INT_CAUSE_REG)
+        tst     r6, #BIT5
+#endif
+        beq     loop_9
+
+        /* Wait for the start bit to be reset by HW */
+loop_8:
+        MV_REG_READ_ASM (r6, r1, TWSI_CONTROL_REG(I2C_CH)) 
+        tst     r6, #TWSI_CONTROL_START_BIT
+        bne     loop_8
+        
+        /* Wait for status TWSI_REPEATED_START_CONDITION_TRA = 0x10 */
+loop_10:
+        MV_REG_READ_ASM (r6, r1, TWSI_STATUS_BAUDE_RATE_REG(I2C_CH))
+        cmp     r6, #0x10
+        bne     loop_10
+        
+        /* Writing the address of (DIMM0<<1) with read indication (bit0 is 1) */
+        mov     r6, r4, LSL #1
+        orr     r6, r6, #1     /* Read operation address bit 0 must be 1 */
+        MV_REG_WRITE_ASM (r6, r1, TWSI_DATA_REG(I2C_CH))
+        
+        /* Clear the interrupt flag ==> the address will be transmitted */
+        bl      _twsiDelay
+        MV_REG_READ_ASM (r6, r1, TWSI_CONTROL_REG(I2C_CH))
+        bic     r6, r6, #TWSI_CONTROL_INT_FLAG_SET
+        MV_REG_WRITE_ASM (r6, r1, TWSI_CONTROL_REG(I2C_CH))
+        bl      _twsiDelay
+        
+        /* Wait for the interrupt flag (bit3) to be set as a result of
+           transmitting the address.                                     */
+loop_11:
+#ifdef MV78XX0
+        MV_REG_READ_ASM (r6, r1, CPU_INT_LOW_REG(I2C_CH))
+        tst     r6, #BIT2
+#else
+        MV_REG_READ_ASM (r6, r1, CPU_MAIN_INT_CAUSE_REG)
+        tst     r6, #BIT5
+#endif
+        beq     loop_11
+        
+         /* Wait for status TWSI_ADDR_PLUS_READ_BIT_TRA_ACK_REC = 0x40 */
+loop_12:
+        MV_REG_READ_ASM (r6, r1, TWSI_STATUS_BAUDE_RATE_REG(I2C_CH))
+        cmp     r6, #0x40
+        bne     loop_12
+        
+        /* Clear the interrupt flag and the Acknoledge bit */
+        bl      _twsiDelay
+        MV_REG_READ_ASM (r6, r1, TWSI_CONTROL_REG(I2C_CH))
+        bic     r6, r6, #(TWSI_CONTROL_INT_FLAG_SET | TWSI_CONTROL_ACK)
+        MV_REG_WRITE_ASM (r6, r1, TWSI_CONTROL_REG(I2C_CH))
+        bl      _twsiDelay
+        
+        /* Wait for the interrupt flag (bit3) to be set */
+loop_14:
+#ifdef MV78XX0
+        MV_REG_READ_ASM (r6, r1, CPU_INT_LOW_REG(I2C_CH))
+        tst     r6, #BIT2
+#else
+        MV_REG_READ_ASM (r6, r1, CPU_MAIN_INT_CAUSE_REG)
+        tst     r6, #BIT5
+#endif
+        beq     loop_14
+        
+        /* Wait for status TWSI_MAS_REC_READ_DATA_ACK_NOT_TRA = 0x58 */
+loop_15:
+        MV_REG_READ_ASM (r6, r1, TWSI_STATUS_BAUDE_RATE_REG(I2C_CH))
+        cmp     r6, #0x58
+        bne     loop_15
+        
+        /* Store the data in r7. */
+        MV_REG_READ_ASM (r7, r1, TWSI_DATA_REG(I2C_CH))
+        
+        /* Generate stop bit */
+        MV_REG_READ_ASM (r6, r1, TWSI_CONTROL_REG(I2C_CH))
+        orr     r6, r6, #TWSI_CONTROL_STOP_BIT
+        MV_REG_WRITE_ASM (r6, r1, TWSI_CONTROL_REG(I2C_CH))
+
+        
+        /* Clear the interrupt flag  */
+        bl      _twsiDelay
+        MV_REG_READ_ASM (r6, r1, TWSI_CONTROL_REG(I2C_CH))
+        bic     r6, r6, #TWSI_CONTROL_INT_FLAG_SET
+        MV_REG_WRITE_ASM (r6, r1, TWSI_CONTROL_REG(I2C_CH))
+        bl      _twsiDelay
+        
+        /* Wait for the stop bit to be reset by HW */
+loop_16:
+        MV_REG_READ_ASM (r6, r1, TWSI_CONTROL_REG(I2C_CH))
+        tst     r6, #TWSI_CONTROL_INT_FLAG_SET
+        bne     loop_16
+
+exit_i2cRead:
+        mov     PC, r9         /* r9 is saved link register */
diff --git a/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/twsi/mvTwsiSpec.h b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/twsi/mvTwsiSpec.h
new file mode 100644
index 0000000..d0c2b9e
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/twsi/mvTwsiSpec.h
@@ -0,0 +1,160 @@
+/*******************************************************************************
+Copyright (C) Marvell International Ltd. and its affiliates
+
+This software file (the "File") is owned and distributed by Marvell 
+International Ltd. and/or its affiliates ("Marvell") under the following
+alternative licensing terms.  Once you have made an election to distribute the
+File under one of the following license alternatives, please (i) delete this
+introductory statement regarding license alternatives, (ii) delete the two
+license alternatives that you have not elected to use and (iii) preserve the
+Marvell copyright notice above.
+
+********************************************************************************
+Marvell Commercial License Option
+
+If you received this File from Marvell and you have entered into a commercial
+license agreement (a "Commercial License") with Marvell, the File is licensed
+to you under the terms of the applicable Commercial License.
+
+********************************************************************************
+Marvell GPL License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File in accordance with the terms and conditions of the General 
+Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
+available along with the File in the license.txt file or by writing to the Free 
+Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
+on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 
+
+THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
+DISCLAIMED.  The GPL License provides additional details about this warranty 
+disclaimer.
+********************************************************************************
+Marvell BSD License Option
+
+If you received this File from Marvell, you may opt to use, redistribute and/or 
+modify this File under the following licensing terms. 
+Redistribution and use in source and binary forms, with or without modification, 
+are permitted provided that the following conditions are met:
+
+    *   Redistributions of source code must retain the above copyright notice,
+	    this list of conditions and the following disclaimer. 
+
+    *   Redistributions in binary form must reproduce the above copyright
+        notice, this list of conditions and the following disclaimer in the
+        documentation and/or other materials provided with the distribution. 
+
+    *   Neither the name of Marvell nor the names of its contributors may be 
+        used to endorse or promote products derived from this software without 
+        specific prior written permission. 
+    
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
+ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
+WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
+DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
+ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
+(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
+ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
+(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
+SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*******************************************************************************/
+/****************************************/
+/* TWSI Registers                        */
+/****************************************/
+#ifndef __INCmvTwsiSpech
+#define __INCmvTwsiSpech
+
+#ifdef __cplusplus
+extern "C" {
+#endif /* __cplusplus */
+
+/* defines */
+#define TWSI_SLAVE_ADDR_REG(chanNum)	(TWSI_SLAVE_BASE(chanNum)+ 0x00)
+
+#define TWSI_SLAVE_ADDR_GCE_ENA		BIT0
+#define TWSI_SLAVE_ADDR_7BIT_OFFS	0x1
+#define TWSI_SLAVE_ADDR_7BIT_MASK 	(0xFF << TWSI_SLAVE_ADDR_7BIT_OFFS)
+#define TWSI_SLAVE_ADDR_10BIT_OFFS	0x7
+#define TWSI_SLAVE_ADDR_10BIT_MASK 	0x300
+#define	TWSI_SLAVE_ADDR_10BIT_CONST 	0xF0
+
+
+#define TWSI_EXTENDED_SLAVE_ADDR_REG(chanNum)	(TWSI_SLAVE_BASE(chanNum) + 0x10)
+#define TWSI_EXTENDED_SLAVE_OFFS 	0
+#define TWSI_EXTENDED_SLAVE_MASK	(0xFF << TWSI_EXTENDED_SLAVE_OFFS)
+
+
+#define TWSI_DATA_REG(chanNum)		(TWSI_SLAVE_BASE(chanNum) + 0x04)
+#define TWSI_DATA_COMMAND_OFFS		0x0
+#define TWSI_DATA_COMMAND_MASK 		(0x1 << TWSI_DATA_COMMAND_OFFS)
+#define TWSI_DATA_COMMAND_WR		(0x1 << TWSI_DATA_COMMAND_OFFS)
+#define TWSI_DATA_COMMAND_RD		(0x0 << TWSI_DATA_COMMAND_OFFS)
+#define TWSI_DATA_ADDR_7BIT_OFFS	0x1
+#define TWSI_DATA_ADDR_7BIT_MASK 	(0xFF << TWSI_DATA_ADDR_7BIT_OFFS)
+#define TWSI_DATA_ADDR_10BIT_OFFS	0x7
+#define TWSI_DATA_ADDR_10BIT_MASK	0x300
+#define TWSI_DATA_ADDR_10BIT_CONST	0xF0
+
+
+#define TWSI_CONTROL_REG(chanNum)	(TWSI_SLAVE_BASE(chanNum) + 0x08)
+#define TWSI_CONTROL_ACK            	BIT2
+#define TWSI_CONTROL_INT_FLAG_SET   	BIT3
+#define TWSI_CONTROL_STOP_BIT    	BIT4
+#define TWSI_CONTROL_START_BIT 		BIT5 
+#define TWSI_CONTROL_ENA     		BIT6
+#define TWSI_CONTROL_INT_ENA    	BIT7
+
+
+#define TWSI_STATUS_BAUDE_RATE_REG(chanNum)	(TWSI_SLAVE_BASE(chanNum) + 0x0c)
+#define TWSI_BAUD_RATE_N_OFFS		0
+#define TWSI_BAUD_RATE_N_MASK		(0x7 << TWSI_BAUD_RATE_N_OFFS)
+#define TWSI_BAUD_RATE_M_OFFS   	3
+#define TWSI_BAUD_RATE_M_MASK  		(0xF << TWSI_BAUD_RATE_M_OFFS)
+
+#define TWSI_SOFT_RESET_REG(chanNum)	(TWSI_SLAVE_BASE(chanNum) + 0x1c)
+
+/* defines */
+#define TWSI_TIMEOUT_VALUE 		0x500 
+
+/* TWSI status codes */
+#define TWSI_BUS_ERROR                                            0x00
+#define TWSI_START_CON_TRA                                        0x08
+#define TWSI_REPEATED_START_CON_TRA                               0x10
+#define TWSI_AD_PLS_WR_BIT_TRA_ACK_REC                            0x18
+#define TWSI_AD_PLS_WR_BIT_TRA_ACK_NOT_REC                        0x20
+#define TWSI_M_TRAN_DATA_BYTE_ACK_REC                             0x28
+#define TWSI_M_TRAN_DATA_BYTE_ACK_NOT_REC                         0x30
+#define TWSI_M_LOST_ARB_DUR_AD_OR_DATA_TRA                        0x38
+#define TWSI_AD_PLS_RD_BIT_TRA_ACK_REC                            0x40
+#define TWSI_AD_PLS_RD_BIT_TRA_ACK_NOT_REC                        0x48
+#define TWSI_M_REC_RD_DATA_ACK_TRA                                0x50
+#define TWSI_M_REC_RD_DATA_ACK_NOT_TRA                            0x58
+#define TWSI_SLA_REC_AD_PLS_WR_BIT_ACK_TRA                        0x60
+#define TWSI_M_LOST_ARB_DUR_AD_TRA_AD_IS_TRGT_TO_SLA_ACK_TRA_W    0x68
+#define TWSI_GNL_CALL_REC_ACK_TRA                                 0x70
+#define TWSI_M_LOST_ARB_DUR_AD_TRA_GNL_CALL_AD_REC_ACK_TRA        0x78
+#define TWSI_SLA_REC_WR_DATA_AF_REC_SLA_AD_ACK_TRAN               0x80
+#define TWSI_SLA_REC_WR_DATA_AF_REC_SLA_AD_ACK_NOT_TRAN           0x88
+#define TWSI_SLA_REC_WR_DATA_AF_REC_GNL_CALL_ACK_TRAN             0x90
+#define TWSI_SLA_REC_WR_DATA_AF_REC_GNL_CALL_ACK_NOT_TRAN         0x98
+#define TWSI_SLA_REC_STOP_OR_REPEATED_STRT_CON                    0xA0
+#define TWSI_SLA_REC_AD_PLS_RD_BIT_ACK_TRA                        0xA8
+#define TWSI_M_LOST_ARB_DUR_AD_TRA_AD_IS_TRGT_TO_SLA_ACK_TRA_R    0xB0
+#define TWSI_SLA_TRA_RD_DATA_ACK_REC                              0xB8
+#define TWSI_SLA_TRA_RD_DATA_ACK_NOT_REC                          0xC0
+#define TWSI_SLA_TRA_LAST_RD_DATA_ACK_REC                         0xC8
+#define TWSI_SEC_AD_PLS_WR_BIT_TRA_ACK_REC                        0xD0
+#define TWSI_SEC_AD_PLS_WR_BIT_TRA_ACK_NOT_REC                    0xD8
+#define TWSI_SEC_AD_PLS_RD_BIT_TRA_ACK_REC                        0xE0
+#define TWSI_SEC_AD_PLS_RD_BIT_TRA_ACK_NOT_REC                    0xE8
+#define TWSI_NO_REL_STS_INT_FLAG_IS_KEPT_0                        0xF8
+
+
+#ifdef __cplusplus
+}
+#endif /* __cplusplus */
+
+#endif /* __INCmvTwsiSpech */
diff --git a/target/linux/generic/files/crypto/ocf/ocf-bench.c b/target/linux/generic/files/crypto/ocf/ocf-bench.c
new file mode 100644
index 0000000..a9a9538
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/ocf-bench.c
@@ -0,0 +1,514 @@
+/*
+ * A loadable module that benchmarks the OCF crypto speed from kernel space.
+ *
+ * Copyright (C) 2004-2010 David McCullough <david_mccullough@mcafee.com>
+ *
+ * LICENSE TERMS
+ *
+ * The free distribution and use of this software in both source and binary
+ * form is allowed (with or without changes) provided that:
+ *
+ *   1. distributions of this source code include the above copyright
+ *      notice, this list of conditions and the following disclaimer;
+ *
+ *   2. distributions in binary form include the above copyright
+ *      notice, this list of conditions and the following disclaimer
+ *      in the documentation and/or other associated materials;
+ *
+ *   3. the copyright holder's name is not used to endorse products
+ *      built using this software without specific written permission.
+ *
+ * ALTERNATIVELY, provided that this notice is retained in full, this product
+ * may be distributed under the terms of the GNU General Public License (GPL),
+ * in which case the provisions of the GPL apply INSTEAD OF those given above.
+ *
+ * DISCLAIMER
+ *
+ * This software is provided 'as is' with no explicit or implied warranties
+ * in respect of its properties, including, but not limited to, correctness
+ * and/or fitness for purpose.
+ */
+
+
+#include <linux/version.h>
+#if LINUX_VERSION_CODE < KERNEL_VERSION(2,6,38) && !defined(AUTOCONF_INCLUDED)
+#include <linux/config.h>
+#endif
+#include <linux/module.h>
+#include <linux/init.h>
+#include <linux/list.h>
+#include <linux/slab.h>
+#include <linux/wait.h>
+#include <linux/sched.h>
+#include <linux/spinlock.h>
+#include <linux/interrupt.h>
+#include <cryptodev.h>
+
+#ifdef I_HAVE_AN_XSCALE_WITH_INTEL_SDK
+#define BENCH_IXP_ACCESS_LIB 1
+#endif
+#ifdef BENCH_IXP_ACCESS_LIB
+#include <IxTypes.h>
+#include <IxOsBuffMgt.h>
+#include <IxNpeDl.h>
+#include <IxCryptoAcc.h>
+#include <IxQMgr.h>
+#include <IxOsServices.h>
+#include <IxOsCacheMMU.h>
+#endif
+
+/*
+ * support for access lib version 1.4
+ */
+#ifndef IX_MBUF_PRIV
+#define IX_MBUF_PRIV(x) ((x)->priv)
+#endif
+
+/*
+ * the number of simultaneously active requests
+ */
+static int request_q_len = 40;
+module_param(request_q_len, int, 0);
+MODULE_PARM_DESC(request_q_len, "Number of outstanding requests");
+
+/*
+ * how many requests we want to have processed
+ */
+static int request_num = 1024;
+module_param(request_num, int, 0);
+MODULE_PARM_DESC(request_num, "run for at least this many requests");
+
+/*
+ * the size of each request
+ */
+static int request_size = 1488;
+module_param(request_size, int, 0);
+MODULE_PARM_DESC(request_size, "size of each request");
+
+/*
+ * OCF batching of requests
+ */
+static int request_batch = 1;
+module_param(request_batch, int, 0);
+MODULE_PARM_DESC(request_batch, "enable OCF request batching");
+
+/*
+ * OCF immediate callback on completion
+ */
+static int request_cbimm = 1;
+module_param(request_cbimm, int, 0);
+MODULE_PARM_DESC(request_cbimm, "enable OCF immediate callback on completion");
+
+/*
+ * a structure for each request
+ */
+typedef struct  {
+	struct work_struct work;
+#ifdef BENCH_IXP_ACCESS_LIB
+	IX_MBUF mbuf;
+#endif
+	unsigned char *buffer;
+} request_t;
+
+static request_t *requests;
+
+static spinlock_t ocfbench_counter_lock;
+static int outstanding;
+static int total;
+
+/*************************************************************************/
+/*
+ * OCF benchmark routines
+ */
+
+static uint64_t ocf_cryptoid;
+static unsigned long jstart, jstop;
+
+static int ocf_init(void);
+static int ocf_cb(struct cryptop *crp);
+static void ocf_request(void *arg);
+#if LINUX_VERSION_CODE >= KERNEL_VERSION(2,6,20)
+static void ocf_request_wq(struct work_struct *work);
+#endif
+
+static int
+ocf_init(void)
+{
+	int error;
+	struct cryptoini crie, cria;
+	struct cryptodesc crda, crde;
+
+	memset(&crie, 0, sizeof(crie));
+	memset(&cria, 0, sizeof(cria));
+	memset(&crde, 0, sizeof(crde));
+	memset(&crda, 0, sizeof(crda));
+
+	cria.cri_alg  = CRYPTO_SHA1_HMAC;
+	cria.cri_klen = 20 * 8;
+	cria.cri_key  = "0123456789abcdefghij";
+
+	//crie.cri_alg  = CRYPTO_3DES_CBC;
+	crie.cri_alg  = CRYPTO_AES_CBC;
+	crie.cri_klen = 24 * 8;
+	crie.cri_key  = "0123456789abcdefghijklmn";
+
+	crie.cri_next = &cria;
+
+	error = crypto_newsession(&ocf_cryptoid, &crie,
+				CRYPTOCAP_F_HARDWARE | CRYPTOCAP_F_SOFTWARE);
+	if (error) {
+		printk("crypto_newsession failed %d\n", error);
+		return -1;
+	}
+	return 0;
+}
+
+static int
+ocf_cb(struct cryptop *crp)
+{
+	request_t *r = (request_t *) crp->crp_opaque;
+	unsigned long flags;
+
+	if (crp->crp_etype)
+		printk("Error in OCF processing: %d\n", crp->crp_etype);
+	crypto_freereq(crp);
+	crp = NULL;
+
+	/* do all requests  but take at least 1 second */
+	spin_lock_irqsave(&ocfbench_counter_lock, flags);
+	total++;
+	if (total > request_num && jstart + HZ < jiffies) {
+		outstanding--;
+		spin_unlock_irqrestore(&ocfbench_counter_lock, flags);
+		return 0;
+	}
+	spin_unlock_irqrestore(&ocfbench_counter_lock, flags);
+
+	schedule_work(&r->work);
+	return 0;
+}
+
+
+static void
+ocf_request(void *arg)
+{
+	request_t *r = arg;
+	struct cryptop *crp = crypto_getreq(2);
+	struct cryptodesc *crde, *crda;
+	unsigned long flags;
+
+	if (!crp) {
+		spin_lock_irqsave(&ocfbench_counter_lock, flags);
+		outstanding--;
+		spin_unlock_irqrestore(&ocfbench_counter_lock, flags);
+		return;
+	}
+
+	crde = crp->crp_desc;
+	crda = crde->crd_next;
+
+	crda->crd_skip = 0;
+	crda->crd_flags = 0;
+	crda->crd_len = request_size;
+	crda->crd_inject = request_size;
+	crda->crd_alg = CRYPTO_SHA1_HMAC;
+	crda->crd_key = "0123456789abcdefghij";
+	crda->crd_klen = 20 * 8;
+
+	crde->crd_skip = 0;
+	crde->crd_flags = CRD_F_IV_EXPLICIT | CRD_F_ENCRYPT;
+	crde->crd_len = request_size;
+	crde->crd_inject = request_size;
+	//crde->crd_alg = CRYPTO_3DES_CBC;
+	crde->crd_alg = CRYPTO_AES_CBC;
+	crde->crd_key = "0123456789abcdefghijklmn";
+	crde->crd_klen = 24 * 8;
+
+	crp->crp_ilen = request_size + 64;
+	crp->crp_flags = 0;
+	if (request_batch)
+		crp->crp_flags |= CRYPTO_F_BATCH;
+	if (request_cbimm)
+		crp->crp_flags |= CRYPTO_F_CBIMM;
+	crp->crp_buf = (caddr_t) r->buffer;
+	crp->crp_callback = ocf_cb;
+	crp->crp_sid = ocf_cryptoid;
+	crp->crp_opaque = (caddr_t) r;
+	crypto_dispatch(crp);
+}
+
+#if LINUX_VERSION_CODE >= KERNEL_VERSION(2,6,20)
+static void
+ocf_request_wq(struct work_struct *work)
+{
+	request_t *r = container_of(work, request_t, work);
+	ocf_request(r);
+}
+#endif
+
+static void
+ocf_done(void)
+{
+	crypto_freesession(ocf_cryptoid);
+}
+
+/*************************************************************************/
+#ifdef BENCH_IXP_ACCESS_LIB
+/*************************************************************************/
+/*
+ * CryptoAcc benchmark routines
+ */
+
+static IxCryptoAccCtx ixp_ctx;
+static UINT32 ixp_ctx_id;
+static IX_MBUF ixp_pri;
+static IX_MBUF ixp_sec;
+static int ixp_registered = 0;
+
+static void ixp_register_cb(UINT32 ctx_id, IX_MBUF *bufp,
+					IxCryptoAccStatus status);
+static void ixp_perform_cb(UINT32 ctx_id, IX_MBUF *sbufp, IX_MBUF *dbufp,
+					IxCryptoAccStatus status);
+static void ixp_request(void *arg);
+#if LINUX_VERSION_CODE >= KERNEL_VERSION(2,6,20)
+static void ixp_request_wq(struct work_struct *work);
+#endif
+
+static int
+ixp_init(void)
+{
+	IxCryptoAccStatus status;
+
+	ixp_ctx.cipherCtx.cipherAlgo = IX_CRYPTO_ACC_CIPHER_3DES;
+	ixp_ctx.cipherCtx.cipherMode = IX_CRYPTO_ACC_MODE_CBC;
+	ixp_ctx.cipherCtx.cipherKeyLen = 24;
+	ixp_ctx.cipherCtx.cipherBlockLen = IX_CRYPTO_ACC_DES_BLOCK_64;
+	ixp_ctx.cipherCtx.cipherInitialVectorLen = IX_CRYPTO_ACC_DES_IV_64;
+	memcpy(ixp_ctx.cipherCtx.key.cipherKey, "0123456789abcdefghijklmn", 24);
+
+	ixp_ctx.authCtx.authAlgo = IX_CRYPTO_ACC_AUTH_SHA1;
+	ixp_ctx.authCtx.authDigestLen = 12;
+	ixp_ctx.authCtx.aadLen = 0;
+	ixp_ctx.authCtx.authKeyLen = 20;
+	memcpy(ixp_ctx.authCtx.key.authKey, "0123456789abcdefghij", 20);
+
+	ixp_ctx.useDifferentSrcAndDestMbufs = 0;
+	ixp_ctx.operation = IX_CRYPTO_ACC_OP_ENCRYPT_AUTH ;
+
+	IX_MBUF_MLEN(&ixp_pri)  = IX_MBUF_PKT_LEN(&ixp_pri) = 128;
+	IX_MBUF_MDATA(&ixp_pri) = (unsigned char *) kmalloc(128, SLAB_ATOMIC);
+	IX_MBUF_MLEN(&ixp_sec)  = IX_MBUF_PKT_LEN(&ixp_sec) = 128;
+	IX_MBUF_MDATA(&ixp_sec) = (unsigned char *) kmalloc(128, SLAB_ATOMIC);
+
+	status = ixCryptoAccCtxRegister(&ixp_ctx, &ixp_pri, &ixp_sec,
+			ixp_register_cb, ixp_perform_cb, &ixp_ctx_id);
+
+	if (IX_CRYPTO_ACC_STATUS_SUCCESS == status) {
+		while (!ixp_registered)
+			schedule();
+		return ixp_registered < 0 ? -1 : 0;
+	}
+
+	printk("ixp: ixCryptoAccCtxRegister failed %d\n", status);
+	return -1;
+}
+
+static void
+ixp_register_cb(UINT32 ctx_id, IX_MBUF *bufp, IxCryptoAccStatus status)
+{
+	if (bufp) {
+		IX_MBUF_MLEN(bufp) = IX_MBUF_PKT_LEN(bufp) = 0;
+		kfree(IX_MBUF_MDATA(bufp));
+		IX_MBUF_MDATA(bufp) = NULL;
+	}
+
+	if (IX_CRYPTO_ACC_STATUS_WAIT == status)
+		return;
+	if (IX_CRYPTO_ACC_STATUS_SUCCESS == status)
+		ixp_registered = 1;
+	else
+		ixp_registered = -1;
+}
+
+static void
+ixp_perform_cb(
+	UINT32 ctx_id,
+	IX_MBUF *sbufp,
+	IX_MBUF *dbufp,
+	IxCryptoAccStatus status)
+{
+	request_t *r = NULL;
+	unsigned long flags;
+
+	/* do all requests  but take at least 1 second */
+	spin_lock_irqsave(&ocfbench_counter_lock, flags);
+	total++;
+	if (total > request_num && jstart + HZ < jiffies) {
+		outstanding--;
+		spin_unlock_irqrestore(&ocfbench_counter_lock, flags);
+		return;
+	}
+
+	if (!sbufp || !(r = IX_MBUF_PRIV(sbufp))) {
+		printk("crappo %p %p\n", sbufp, r);
+		outstanding--;
+		spin_unlock_irqrestore(&ocfbench_counter_lock, flags);
+		return;
+	}
+	spin_unlock_irqrestore(&ocfbench_counter_lock, flags);
+
+	schedule_work(&r->work);
+}
+
+static void
+ixp_request(void *arg)
+{
+	request_t *r = arg;
+	IxCryptoAccStatus status;
+	unsigned long flags;
+
+	memset(&r->mbuf, 0, sizeof(r->mbuf));
+	IX_MBUF_MLEN(&r->mbuf) = IX_MBUF_PKT_LEN(&r->mbuf) = request_size + 64;
+	IX_MBUF_MDATA(&r->mbuf) = r->buffer;
+	IX_MBUF_PRIV(&r->mbuf) = r;
+	status = ixCryptoAccAuthCryptPerform(ixp_ctx_id, &r->mbuf, NULL,
+			0, request_size, 0, request_size, request_size, r->buffer);
+	if (IX_CRYPTO_ACC_STATUS_SUCCESS != status) {
+		printk("status1 = %d\n", status);
+		spin_lock_irqsave(&ocfbench_counter_lock, flags);
+		outstanding--;
+		spin_unlock_irqrestore(&ocfbench_counter_lock, flags);
+		return;
+	}
+	return;
+}
+
+#if LINUX_VERSION_CODE >= KERNEL_VERSION(2,6,20)
+static void
+ixp_request_wq(struct work_struct *work)
+{
+	request_t *r = container_of(work, request_t, work);
+	ixp_request(r);
+}
+#endif
+
+static void
+ixp_done(void)
+{
+	/* we should free the session here but I am lazy :-) */
+}
+
+/*************************************************************************/
+#endif /* BENCH_IXP_ACCESS_LIB */
+/*************************************************************************/
+
+int
+ocfbench_init(void)
+{
+	int i;
+	unsigned long mbps;
+	unsigned long flags;
+
+	printk("Crypto Speed tests\n");
+
+	requests = kmalloc(sizeof(request_t) * request_q_len, GFP_KERNEL);
+	if (!requests) {
+		printk("malloc failed\n");
+		return -EINVAL;
+	}
+
+	for (i = 0; i < request_q_len; i++) {
+		/* +64 for return data */
+#if LINUX_VERSION_CODE >= KERNEL_VERSION(2,6,20)
+		INIT_WORK(&requests[i].work, ocf_request_wq);
+#else
+		INIT_WORK(&requests[i].work, ocf_request, &requests[i]);
+#endif
+		requests[i].buffer = kmalloc(request_size + 128, GFP_DMA);
+		if (!requests[i].buffer) {
+			printk("malloc failed\n");
+			return -EINVAL;
+		}
+		memset(requests[i].buffer, '0' + i, request_size + 128);
+	}
+
+	/*
+	 * OCF benchmark
+	 */
+	printk("OCF: testing ...\n");
+	if (ocf_init() == -1)
+		return -EINVAL;
+
+	spin_lock_init(&ocfbench_counter_lock);
+	total = outstanding = 0;
+	jstart = jiffies;
+	for (i = 0; i < request_q_len; i++) {
+		spin_lock_irqsave(&ocfbench_counter_lock, flags);
+		outstanding++;
+		spin_unlock_irqrestore(&ocfbench_counter_lock, flags);
+		ocf_request(&requests[i]);
+	}
+	while (outstanding > 0)
+		schedule();
+	jstop = jiffies;
+
+	mbps = 0;
+	if (jstop > jstart) {
+		mbps = (unsigned long) total * (unsigned long) request_size * 8;
+		mbps /= ((jstop - jstart) * 1000) / HZ;
+	}
+	printk("OCF: %d requests of %d bytes in %d jiffies (%d.%03d Mbps)\n",
+			total, request_size, (int)(jstop - jstart),
+			((int)mbps) / 1000, ((int)mbps) % 1000);
+	ocf_done();
+
+#ifdef BENCH_IXP_ACCESS_LIB
+	/*
+	 * IXP benchmark
+	 */
+	printk("IXP: testing ...\n");
+	ixp_init();
+	total = outstanding = 0;
+	jstart = jiffies;
+	for (i = 0; i < request_q_len; i++) {
+#if LINUX_VERSION_CODE >= KERNEL_VERSION(2,6,20)
+		INIT_WORK(&requests[i].work, ixp_request_wq);
+#else
+		INIT_WORK(&requests[i].work, ixp_request, &requests[i]);
+#endif
+		spin_lock_irqsave(&ocfbench_counter_lock, flags);
+		outstanding++;
+		spin_unlock_irqrestore(&ocfbench_counter_lock, flags);
+		ixp_request(&requests[i]);
+	}
+	while (outstanding > 0)
+		schedule();
+	jstop = jiffies;
+
+	mbps = 0;
+	if (jstop > jstart) {
+		mbps = (unsigned long) total * (unsigned long) request_size * 8;
+		mbps /= ((jstop - jstart) * 1000) / HZ;
+	}
+	printk("IXP: %d requests of %d bytes in %d jiffies (%d.%03d Mbps)\n",
+			total, request_size, jstop - jstart,
+			((int)mbps) / 1000, ((int)mbps) % 1000);
+	ixp_done();
+#endif /* BENCH_IXP_ACCESS_LIB */
+
+	for (i = 0; i < request_q_len; i++)
+		kfree(requests[i].buffer);
+	kfree(requests);
+	return -EINVAL; /* always fail to load so it can be re-run quickly ;-) */
+}
+
+static void __exit ocfbench_exit(void)
+{
+}
+
+module_init(ocfbench_init);
+module_exit(ocfbench_exit);
+
+MODULE_LICENSE("Dual BSD/GPL");
+MODULE_AUTHOR("David McCullough <david_mccullough@mcafee.com>");
+MODULE_DESCRIPTION("Benchmark various in-kernel crypto speeds");
diff --git a/target/linux/generic/files/crypto/ocf/ocf-compat.h b/target/linux/generic/files/crypto/ocf/ocf-compat.h
new file mode 100644
index 0000000..b38cf27
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/ocf-compat.h
@@ -0,0 +1,380 @@
+#ifndef _BSD_COMPAT_H_
+#define _BSD_COMPAT_H_ 1
+/****************************************************************************/
+/*
+ * Provide compat routines for older linux kernels and BSD kernels
+ *
+ * Written by David McCullough <david_mccullough@mcafee.com>
+ * Copyright (C) 2010 David McCullough <david_mccullough@mcafee.com>
+ *
+ * LICENSE TERMS
+ *
+ * The free distribution and use of this software in both source and binary
+ * form is allowed (with or without changes) provided that:
+ *
+ *   1. distributions of this source code include the above copyright
+ *      notice, this list of conditions and the following disclaimer;
+ *
+ *   2. distributions in binary form include the above copyright
+ *      notice, this list of conditions and the following disclaimer
+ *      in the documentation and/or other associated materials;
+ *
+ *   3. the copyright holder's name is not used to endorse products
+ *      built using this software without specific written permission.
+ *
+ * ALTERNATIVELY, provided that this notice is retained in full, this file
+ * may be distributed under the terms of the GNU General Public License (GPL),
+ * in which case the provisions of the GPL apply INSTEAD OF those given above.
+ *
+ * DISCLAIMER
+ *
+ * This software is provided 'as is' with no explicit or implied warranties
+ * in respect of its properties, including, but not limited to, correctness
+ * and/or fitness for purpose.
+ */
+/****************************************************************************/
+#ifdef __KERNEL__
+#include <linux/version.h>
+#if LINUX_VERSION_CODE < KERNEL_VERSION(2,6,38) && !defined(AUTOCONF_INCLUDED)
+#include <linux/config.h>
+#endif
+
+/*
+ * fake some BSD driver interface stuff specifically for OCF use
+ */
+
+typedef struct ocf_device *device_t;
+
+typedef struct {
+	int (*cryptodev_newsession)(device_t dev, u_int32_t *sidp, struct cryptoini *cri);
+	int (*cryptodev_freesession)(device_t dev, u_int64_t tid);
+	int (*cryptodev_process)(device_t dev, struct cryptop *crp, int hint);
+	int (*cryptodev_kprocess)(device_t dev, struct cryptkop *krp, int hint);
+} device_method_t;
+#define DEVMETHOD(id, func)	id: func
+
+struct ocf_device {
+	char name[32];		/* the driver name */
+	char nameunit[32];	/* the driver name + HW instance */
+	int  unit;
+	device_method_t	methods;
+	void *softc;
+};
+
+#define CRYPTODEV_NEWSESSION(dev, sid, cri) \
+	((*(dev)->methods.cryptodev_newsession)(dev,sid,cri))
+#define CRYPTODEV_FREESESSION(dev, sid) \
+	((*(dev)->methods.cryptodev_freesession)(dev, sid))
+#define CRYPTODEV_PROCESS(dev, crp, hint) \
+	((*(dev)->methods.cryptodev_process)(dev, crp, hint))
+#define CRYPTODEV_KPROCESS(dev, krp, hint) \
+	((*(dev)->methods.cryptodev_kprocess)(dev, krp, hint))
+
+#define device_get_name(dev)	((dev)->name)
+#define device_get_nameunit(dev)	((dev)->nameunit)
+#define device_get_unit(dev)	((dev)->unit)
+#define device_get_softc(dev)	((dev)->softc)
+
+#define	softc_device_decl \
+		struct ocf_device _device; \
+		device_t
+
+#define	softc_device_init(_sc, _name, _unit, _methods) \
+	if (1) {\
+	strncpy((_sc)->_device.name, _name, sizeof((_sc)->_device.name) - 1); \
+	snprintf((_sc)->_device.nameunit, sizeof((_sc)->_device.name), "%s%d", _name, _unit); \
+	(_sc)->_device.unit = _unit; \
+	(_sc)->_device.methods = _methods; \
+	(_sc)->_device.softc = (void *) _sc; \
+	*(device_t *)((softc_get_device(_sc))+1) = &(_sc)->_device; \
+	} else
+
+#define	softc_get_device(_sc)	(&(_sc)->_device)
+
+/*
+ * iomem support for 2.4 and 2.6 kernels
+ */
+#include <linux/version.h>
+#if LINUX_VERSION_CODE < KERNEL_VERSION(2,6,0)
+#define ocf_iomem_t	unsigned long
+
+/*
+ * implement simple workqueue like support for older kernels
+ */
+
+#include <linux/tqueue.h>
+
+#define work_struct tq_struct
+
+#define INIT_WORK(wp, fp, ap) \
+	do { \
+		(wp)->sync = 0; \
+		(wp)->routine = (fp); \
+		(wp)->data = (ap); \
+	} while (0)
+
+#define schedule_work(wp) \
+	do { \
+		queue_task((wp), &tq_immediate); \
+		mark_bh(IMMEDIATE_BH); \
+	} while (0)
+
+#define flush_scheduled_work()	run_task_queue(&tq_immediate)
+
+#else
+#define ocf_iomem_t	void __iomem *
+
+#include <linux/workqueue.h>
+
+#endif
+
+#if LINUX_VERSION_CODE >= KERNEL_VERSION(2,6,26)
+#include <linux/fdtable.h>
+#elif LINUX_VERSION_CODE < KERNEL_VERSION(2,6,11)
+#define files_fdtable(files)	(files)
+#endif
+
+#ifdef MODULE_PARM
+#undef module_param	/* just in case */
+#define	module_param(a,b,c)		MODULE_PARM(a,"i")
+#endif
+
+#define bzero(s,l)		memset(s,0,l)
+#define bcopy(s,d,l)	memcpy(d,s,l)
+#define bcmp(x, y, l)	memcmp(x,y,l)
+
+#define MIN(x,y)	((x) < (y) ? (x) : (y))
+
+#define device_printf(dev, a...) ({ \
+				printk("%s: ", device_get_nameunit(dev)); printk(a); \
+			})
+
+#undef printf
+#define printf(fmt...)	printk(fmt)
+
+#define KASSERT(c,p)	if (!(c)) { printk p ; } else
+
+#if LINUX_VERSION_CODE < KERNEL_VERSION(2,6,0)
+#define ocf_daemonize(str) \
+	daemonize(); \
+	spin_lock_irq(&current->sigmask_lock); \
+	sigemptyset(&current->blocked); \
+	recalc_sigpending(current); \
+	spin_unlock_irq(&current->sigmask_lock); \
+	sprintf(current->comm, str); \
+#elif LINUX_VERSION_CODE >= KERNEL_VERSION(3,8,0) \
+	spin_lock_irq(&current->sigmask_lock); \
+	sigemptyset(&current->blocked); \
+	recalc_sigpending(current); \
+	spin_unlock_irq(&current->sigmask_lock); \
+	sprintf(current->comm, str); \
+#else
+#define ocf_daemonize(str) daemonize(str);
+#endif
+
+#define	TAILQ_INSERT_TAIL(q,d,m) list_add_tail(&(d)->m, (q))
+#define	TAILQ_EMPTY(q)	list_empty(q)
+#define	TAILQ_FOREACH(v, q, m) list_for_each_entry(v, q, m)
+
+#define read_random(p,l) get_random_bytes(p,l)
+
+#define DELAY(x)	((x) > 2000 ? mdelay((x)/1000) : udelay(x))
+#define strtoul simple_strtoul
+
+#define pci_get_vendor(dev)	((dev)->vendor)
+#define pci_get_device(dev)	((dev)->device)
+
+#if LINUX_VERSION_CODE < KERNEL_VERSION(2,6,0)
+#define pci_set_consistent_dma_mask(dev, mask) (0)
+#endif
+#if LINUX_VERSION_CODE < KERNEL_VERSION(2,6,10)
+#define pci_dma_sync_single_for_cpu pci_dma_sync_single
+#endif
+
+#ifndef DMA_32BIT_MASK
+#define DMA_32BIT_MASK  0x00000000ffffffffULL
+#endif
+
+#ifndef htole32
+#define htole32(x)	cpu_to_le32(x)
+#endif
+#ifndef htobe32
+#define htobe32(x)	cpu_to_be32(x)
+#endif
+#ifndef htole16
+#define htole16(x)	cpu_to_le16(x)
+#endif
+#ifndef htobe16
+#define htobe16(x)	cpu_to_be16(x)
+#endif
+
+/* older kernels don't have these */
+
+#include <asm/irq.h>
+#if LINUX_VERSION_CODE < KERNEL_VERSION(2,6,30)
+#if !defined(IRQ_NONE) && !defined(IRQ_RETVAL)
+#define IRQ_NONE
+#define IRQ_HANDLED
+#define IRQ_WAKE_THREAD
+#define IRQ_RETVAL
+#define irqreturn_t void
+typedef irqreturn_t (*irq_handler_t)(int irq, void *arg, struct pt_regs *regs);
+#endif
+#ifndef IRQF_SHARED
+#define IRQF_SHARED	SA_SHIRQ
+#endif
+#endif
+
+#if LINUX_VERSION_CODE < KERNEL_VERSION(2,5,0)
+# define strlcpy(dest,src,len) \
+		({strncpy(dest,src,(len)-1); ((char *)dest)[(len)-1] = '\0'; })
+#endif
+
+#ifndef MAX_ERRNO
+#define MAX_ERRNO	4095
+#endif
+#ifndef IS_ERR_VALUE
+#if LINUX_VERSION_CODE >= KERNEL_VERSION(2,5,5)
+#include <linux/err.h>
+#endif
+#ifndef IS_ERR_VALUE
+#define IS_ERR_VALUE(x) ((unsigned long)(x) >= (unsigned long)-MAX_ERRNO)
+#endif
+#endif
+
+/*
+ * common debug for all
+ */
+#if 1
+#define dprintk(a...)	do { if (debug) printk(a); } while(0)
+#else
+#define dprintk(a...)
+#endif
+
+#ifndef SLAB_ATOMIC
+/* Changed in 2.6.20, must use GFP_ATOMIC now */
+#define	SLAB_ATOMIC	GFP_ATOMIC
+#endif
+
+/*
+ * need some additional support for older kernels */
+#if LINUX_VERSION_CODE < KERNEL_VERSION(2,6,2)
+#define pci_register_driver_compat(driver, rc) \
+	do { \
+		if ((rc) > 0) { \
+			(rc) = 0; \
+		} else if (rc == 0) { \
+			(rc) = -ENODEV; \
+		} else { \
+			pci_unregister_driver(driver); \
+		} \
+	} while (0)
+#elif LINUX_VERSION_CODE < KERNEL_VERSION(2,6,10)
+#define pci_register_driver_compat(driver,rc) ((rc) = (rc) < 0 ? (rc) : 0)
+#else
+#define pci_register_driver_compat(driver,rc)
+#endif
+
+#if LINUX_VERSION_CODE < KERNEL_VERSION(2,6,24)
+
+#include <linux/mm.h>
+#include <asm/scatterlist.h>
+
+static inline void sg_set_page(struct scatterlist *sg,  struct page *page,
+			       unsigned int len, unsigned int offset)
+{
+	sg->page = page;
+	sg->offset = offset;
+	sg->length = len;
+}
+
+static inline void *sg_virt(struct scatterlist *sg)
+{
+	return page_address(sg->page) + sg->offset;
+}
+
+#define sg_init_table(sg, n)
+
+#define sg_mark_end(sg)
+
+#endif
+
+#ifndef late_initcall
+#define late_initcall(init) module_init(init)
+#endif
+
+#if LINUX_VERSION_CODE < KERNEL_VERSION(2,6,4) || !defined(CONFIG_SMP)
+#define ocf_for_each_cpu(cpu) for ((cpu) = 0; (cpu) == 0; (cpu)++)
+#else
+#define ocf_for_each_cpu(cpu) for_each_present_cpu(cpu)
+#endif
+
+#if LINUX_VERSION_CODE >= KERNEL_VERSION(2,6,27)
+#include <linux/sched.h>
+#define	kill_proc(p,s,v)	send_sig(s,find_task_by_vpid(p),0)
+#endif
+
+#if LINUX_VERSION_CODE < KERNEL_VERSION(2,6,4)
+
+struct ocf_thread {
+	struct task_struct	*task;
+	int					(*func)(void *arg);
+	void				*arg;
+};
+
+/* thread startup helper func */
+static inline int ocf_run_thread(void *arg)
+{
+	struct ocf_thread *t = (struct ocf_thread *) arg;
+	if (!t)
+		return -1; /* very bad */
+	t->task = current;
+	daemonize();
+	spin_lock_irq(&current->sigmask_lock);
+	sigemptyset(&current->blocked);
+	recalc_sigpending(current);
+	spin_unlock_irq(&current->sigmask_lock);
+	return (*t->func)(t->arg);
+}
+
+#define kthread_create(f,a,fmt...) \
+	({ \
+		struct ocf_thread t; \
+		pid_t p; \
+		t.task = NULL; \
+		t.func = (f); \
+		t.arg = (a); \
+		p = kernel_thread(ocf_run_thread, &t, CLONE_FS|CLONE_FILES); \
+		while (p != (pid_t) -1 && t.task == NULL) \
+			schedule(); \
+		if (t.task) \
+			snprintf(t.task->comm, sizeof(t.task->comm), fmt); \
+		(t.task); \
+	})
+
+#define kthread_bind(t,cpu)	/**/
+
+#define kthread_should_stop()	(strcmp(current->comm, "stopping") == 0)
+
+#define kthread_stop(t) \
+	({ \
+		strcpy((t)->comm, "stopping"); \
+		kill_proc((t)->pid, SIGTERM, 1); \
+		do { \
+			schedule(); \
+		} while (kill_proc((t)->pid, SIGTERM, 1) == 0); \
+	})
+
+#else
+#include <linux/kthread.h>
+#endif
+
+
+#if LINUX_VERSION_CODE < KERNEL_VERSION(3,2,0)
+#define	skb_frag_page(x)	((x)->page)
+#endif
+
+#endif /* __KERNEL__ */
+
+/****************************************************************************/
+#endif /* _BSD_COMPAT_H_ */
diff --git a/target/linux/generic/files/crypto/ocf/ocfnull/Makefile b/target/linux/generic/files/crypto/ocf/ocfnull/Makefile
new file mode 100644
index 0000000..044bcac
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/ocfnull/Makefile
@@ -0,0 +1,12 @@
+# for SGlinux builds
+-include $(ROOTDIR)/modules/.config
+
+obj-$(CONFIG_OCF_OCFNULL) += ocfnull.o
+
+obj ?= .
+EXTRA_CFLAGS += -I$(obj)/..
+
+ifdef TOPDIR
+-include $(TOPDIR)/Rules.make
+endif
+
diff --git a/target/linux/generic/files/crypto/ocf/ocfnull/ocfnull.c b/target/linux/generic/files/crypto/ocf/ocfnull/ocfnull.c
new file mode 100644
index 0000000..9cf3f6e
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/ocfnull/ocfnull.c
@@ -0,0 +1,204 @@
+/*
+ * An OCF module for determining the cost of crypto versus the cost of
+ * IPSec processing outside of OCF.  This modules gives us the effect of
+ * zero cost encryption,  of course you will need to run it at both ends
+ * since it does no crypto at all.
+ *
+ * Written by David McCullough <david_mccullough@mcafee.com>
+ * Copyright (C) 2006-2010 David McCullough 
+ *
+ * LICENSE TERMS
+ *
+ * The free distribution and use of this software in both source and binary
+ * form is allowed (with or without changes) provided that:
+ *
+ *   1. distributions of this source code include the above copyright
+ *      notice, this list of conditions and the following disclaimer;
+ *
+ *   2. distributions in binary form include the above copyright
+ *      notice, this list of conditions and the following disclaimer
+ *      in the documentation and/or other associated materials;
+ *
+ *   3. the copyright holder's name is not used to endorse products
+ *      built using this software without specific written permission.
+ *
+ * ALTERNATIVELY, provided that this notice is retained in full, this product
+ * may be distributed under the terms of the GNU General Public License (GPL),
+ * in which case the provisions of the GPL apply INSTEAD OF those given above.
+ *
+ * DISCLAIMER
+ *
+ * This software is provided 'as is' with no explicit or implied warranties
+ * in respect of its properties, including, but not limited to, correctness
+ * and/or fitness for purpose.
+ */
+
+#include <linux/version.h>
+#if LINUX_VERSION_CODE < KERNEL_VERSION(2,6,38) && !defined(AUTOCONF_INCLUDED)
+#include <linux/config.h>
+#endif
+#include <linux/module.h>
+#include <linux/init.h>
+#include <linux/list.h>
+#include <linux/slab.h>
+#include <linux/sched.h>
+#include <linux/wait.h>
+#include <linux/crypto.h>
+#include <linux/interrupt.h>
+
+#include <cryptodev.h>
+#include <uio.h>
+
+static int32_t			 null_id = -1;
+static u_int32_t		 null_sesnum = 0;
+
+static int null_process(device_t, struct cryptop *, int);
+static int null_newsession(device_t, u_int32_t *, struct cryptoini *);
+static int null_freesession(device_t, u_int64_t);
+
+#define debug ocfnull_debug
+int ocfnull_debug = 0;
+module_param(ocfnull_debug, int, 0644);
+MODULE_PARM_DESC(ocfnull_debug, "Enable debug");
+
+/*
+ * dummy device structure
+ */
+
+static struct {
+	softc_device_decl	sc_dev;
+} nulldev;
+
+static device_method_t null_methods = {
+	/* crypto device methods */
+	DEVMETHOD(cryptodev_newsession,	null_newsession),
+	DEVMETHOD(cryptodev_freesession,null_freesession),
+	DEVMETHOD(cryptodev_process,	null_process),
+};
+
+/*
+ * Generate a new software session.
+ */
+static int
+null_newsession(device_t arg, u_int32_t *sid, struct cryptoini *cri)
+{
+	dprintk("%s()\n", __FUNCTION__);
+	if (sid == NULL || cri == NULL) {
+		dprintk("%s,%d - EINVAL\n", __FILE__, __LINE__);
+		return EINVAL;
+	}
+
+	if (null_sesnum == 0)
+		null_sesnum++;
+	*sid = null_sesnum++;
+	return 0;
+}
+
+
+/*
+ * Free a session.
+ */
+static int
+null_freesession(device_t arg, u_int64_t tid)
+{
+	u_int32_t sid = CRYPTO_SESID2LID(tid);
+
+	dprintk("%s()\n", __FUNCTION__);
+	if (sid > null_sesnum) {
+		dprintk("%s,%d: EINVAL\n", __FILE__, __LINE__);
+		return EINVAL;
+	}
+
+	/* Silently accept and return */
+	if (sid == 0)
+		return 0;
+	return 0;
+}
+
+
+/*
+ * Process a request.
+ */
+static int
+null_process(device_t arg, struct cryptop *crp, int hint)
+{
+	unsigned int lid;
+
+	dprintk("%s()\n", __FUNCTION__);
+
+	/* Sanity check */
+	if (crp == NULL) {
+		dprintk("%s,%d: EINVAL\n", __FILE__, __LINE__);
+		return EINVAL;
+	}
+
+	crp->crp_etype = 0;
+
+	if (crp->crp_desc == NULL || crp->crp_buf == NULL) {
+		dprintk("%s,%d: EINVAL\n", __FILE__, __LINE__);
+		crp->crp_etype = EINVAL;
+		goto done;
+	}
+
+	/*
+	 * find the session we are using
+	 */
+
+	lid = crp->crp_sid & 0xffffffff;
+	if (lid >= null_sesnum || lid == 0) {
+		crp->crp_etype = ENOENT;
+		dprintk("%s,%d: ENOENT\n", __FILE__, __LINE__);
+		goto done;
+	}
+
+done:
+	crypto_done(crp);
+	return 0;
+}
+
+
+/*
+ * our driver startup and shutdown routines
+ */
+
+static int
+null_init(void)
+{
+	dprintk("%s(%p)\n", __FUNCTION__, null_init);
+
+	memset(&nulldev, 0, sizeof(nulldev));
+	softc_device_init(&nulldev, "ocfnull", 0, null_methods);
+
+	null_id = crypto_get_driverid(softc_get_device(&nulldev),
+				CRYPTOCAP_F_HARDWARE);
+	if (null_id < 0)
+		panic("ocfnull: crypto device cannot initialize!");
+
+#define	REGISTER(alg) \
+	crypto_register(null_id,alg,0,0)
+	REGISTER(CRYPTO_DES_CBC);
+	REGISTER(CRYPTO_3DES_CBC);
+	REGISTER(CRYPTO_RIJNDAEL128_CBC);
+	REGISTER(CRYPTO_MD5);
+	REGISTER(CRYPTO_SHA1);
+	REGISTER(CRYPTO_MD5_HMAC);
+	REGISTER(CRYPTO_SHA1_HMAC);
+#undef REGISTER
+
+	return 0;
+}
+
+static void
+null_exit(void)
+{
+	dprintk("%s()\n", __FUNCTION__);
+	crypto_unregister_all(null_id);
+	null_id = -1;
+}
+
+module_init(null_init);
+module_exit(null_exit);
+
+MODULE_LICENSE("Dual BSD/GPL");
+MODULE_AUTHOR("David McCullough <david_mccullough@mcafee.com>");
+MODULE_DESCRIPTION("ocfnull - claims a lot but does nothing");
diff --git a/target/linux/generic/files/crypto/ocf/pasemi/Makefile b/target/linux/generic/files/crypto/ocf/pasemi/Makefile
new file mode 100644
index 0000000..b0a3980
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/pasemi/Makefile
@@ -0,0 +1,12 @@
+# for SGlinux builds
+-include $(ROOTDIR)/modules/.config
+
+obj-$(CONFIG_OCF_PASEMI) += pasemi.o
+
+obj ?= .
+EXTRA_CFLAGS += -I$(obj)/.. -I$(obj)/
+
+ifdef TOPDIR
+-include $(TOPDIR)/Rules.make
+endif
+
diff --git a/target/linux/generic/files/crypto/ocf/pasemi/pasemi.c b/target/linux/generic/files/crypto/ocf/pasemi/pasemi.c
new file mode 100644
index 0000000..216c578
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/pasemi/pasemi.c
@@ -0,0 +1,1007 @@
+/*
+ * Copyright (C) 2007 PA Semi, Inc
+ *
+ * Driver for the PA Semi PWRficient DMA Crypto Engine
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307 USA
+ */
+
+#include <linux/version.h>
+#if LINUX_VERSION_CODE < KERNEL_VERSION(2,6,38) && !defined(AUTOCONF_INCLUDED)
+#include <linux/config.h>
+#endif
+#include <linux/module.h>
+#include <linux/init.h>
+#include <linux/interrupt.h>
+#include <linux/timer.h>
+#include <linux/random.h>
+#include <linux/skbuff.h>
+#include <asm/scatterlist.h>
+#include <linux/moduleparam.h>
+#include <linux/pci.h>
+#include <cryptodev.h>
+#include <uio.h>
+#include "pasemi_fnu.h"
+
+#define DRV_NAME "pasemi"
+
+#define TIMER_INTERVAL 1000
+
+static void pasemi_dma_remove(struct pci_dev *pdev);
+static struct pasdma_status volatile * dma_status;
+
+static int debug;
+module_param(debug, int, 0644);
+MODULE_PARM_DESC(debug, "Enable debug");
+
+static void pasemi_desc_start(struct pasemi_desc *desc, u64 hdr)
+{
+	desc->postop = 0;
+	desc->quad[0] = hdr;
+	desc->quad_cnt = 1;
+	desc->size = 1;
+}
+
+static void pasemi_desc_build(struct pasemi_desc *desc, u64 val)
+{
+	desc->quad[desc->quad_cnt++] = val;
+	desc->size = (desc->quad_cnt + 1) / 2;
+}
+
+static void pasemi_desc_hdr(struct pasemi_desc *desc, u64 hdr)
+{
+	desc->quad[0] |= hdr;
+}
+
+static int pasemi_desc_size(struct pasemi_desc *desc)
+{
+	return desc->size;
+}
+
+static void pasemi_ring_add_desc(
+				 struct pasemi_fnu_txring *ring,
+				 struct pasemi_desc *desc,
+				 struct cryptop *crp) {
+	int i;
+	int ring_index = 2 * (ring->next_to_fill & (TX_RING_SIZE-1));
+
+	TX_DESC_INFO(ring, ring->next_to_fill).desc_size = desc->size;
+	TX_DESC_INFO(ring, ring->next_to_fill).desc_postop = desc->postop;
+	TX_DESC_INFO(ring, ring->next_to_fill).cf_crp = crp;
+
+	for (i = 0; i < desc->quad_cnt; i += 2) {
+		ring_index = 2 * (ring->next_to_fill & (TX_RING_SIZE-1));
+		ring->desc[ring_index] = desc->quad[i];
+		ring->desc[ring_index + 1] = desc->quad[i + 1];
+		ring->next_to_fill++;
+	}
+
+	if (desc->quad_cnt & 1)
+		ring->desc[ring_index + 1] = 0;
+}
+
+static void pasemi_ring_incr(struct pasemi_softc *sc, int chan_index, int incr)
+{
+	out_le32(sc->dma_regs + PAS_DMA_TXCHAN_INCR(sc->base_chan + chan_index),
+		 incr);
+}
+
+/*
+ * Generate a new software session.
+ */
+static int
+pasemi_newsession(device_t dev, u_int32_t *sidp, struct cryptoini *cri)
+{
+	struct cryptoini *c, *encini = NULL, *macini = NULL;
+	struct pasemi_softc *sc = device_get_softc(dev);
+	struct pasemi_session *ses = NULL, **sespp;
+	int sesn, blksz = 0;
+	u64 ccmd = 0;
+	unsigned long flags;
+	struct pasemi_desc init_desc;
+	struct pasemi_fnu_txring *txring;
+
+	DPRINTF("%s()\n", __FUNCTION__);
+	if (sidp == NULL || cri == NULL || sc == NULL) {
+		DPRINTF("%s,%d - EINVAL\n", __FILE__, __LINE__);
+		return -EINVAL;
+	}
+	for (c = cri; c != NULL; c = c->cri_next) {
+		if (ALG_IS_SIG(c->cri_alg)) {
+			if (macini)
+				return -EINVAL;
+			macini = c;
+		} else if (ALG_IS_CIPHER(c->cri_alg)) {
+			if (encini)
+				return -EINVAL;
+			encini = c;
+		} else {
+			DPRINTF("UNKNOWN c->cri_alg %d\n", c->cri_alg);
+			return -EINVAL;
+		}
+	}
+	if (encini == NULL && macini == NULL)
+		return -EINVAL;
+	if (encini) {
+		/* validate key length */
+		switch (encini->cri_alg) {
+		case CRYPTO_DES_CBC:
+			if (encini->cri_klen != 64)
+				return -EINVAL;
+			ccmd = DMA_CALGO_DES;
+			break;
+		case CRYPTO_3DES_CBC:
+			if (encini->cri_klen != 192)
+				return -EINVAL;
+			ccmd = DMA_CALGO_3DES;
+			break;
+		case CRYPTO_AES_CBC:
+			if (encini->cri_klen != 128 &&
+			    encini->cri_klen != 192 &&
+			    encini->cri_klen != 256)
+				return -EINVAL;
+			ccmd = DMA_CALGO_AES;
+			break;
+		case CRYPTO_ARC4:
+			if (encini->cri_klen != 128)
+				return -EINVAL;
+			ccmd = DMA_CALGO_ARC;
+			break;
+		default:
+			DPRINTF("UNKNOWN encini->cri_alg %d\n",
+				encini->cri_alg);
+			return -EINVAL;
+		}
+	}
+
+	if (macini) {
+		switch (macini->cri_alg) {
+		case CRYPTO_MD5:
+		case CRYPTO_MD5_HMAC:
+			blksz = 16;
+			break;
+		case CRYPTO_SHA1:
+		case CRYPTO_SHA1_HMAC:
+			blksz = 20;
+			break;
+		default:
+			DPRINTF("UNKNOWN macini->cri_alg %d\n",
+				macini->cri_alg);
+			return -EINVAL;
+		}
+		if (((macini->cri_klen + 7) / 8) > blksz) {
+			DPRINTF("key length %d bigger than blksize %d not supported\n",
+				((macini->cri_klen + 7) / 8), blksz);
+			return -EINVAL;
+		}
+	}
+
+	for (sesn = 0; sesn < sc->sc_nsessions; sesn++) {
+		if (sc->sc_sessions[sesn] == NULL) {
+			sc->sc_sessions[sesn] = (struct pasemi_session *)
+				kzalloc(sizeof(struct pasemi_session), GFP_ATOMIC);
+			ses = sc->sc_sessions[sesn];
+			break;
+		} else if (sc->sc_sessions[sesn]->used == 0) {
+			ses = sc->sc_sessions[sesn];
+			break;
+		}
+	}
+
+	if (ses == NULL) {
+		sespp = (struct pasemi_session **)
+			kzalloc(sc->sc_nsessions * 2 *
+				sizeof(struct pasemi_session *), GFP_ATOMIC);
+		if (sespp == NULL)
+			return -ENOMEM;
+		memcpy(sespp, sc->sc_sessions,
+		       sc->sc_nsessions * sizeof(struct pasemi_session *));
+		kfree(sc->sc_sessions);
+		sc->sc_sessions = sespp;
+		sesn = sc->sc_nsessions;
+		ses = sc->sc_sessions[sesn] = (struct pasemi_session *)
+			kzalloc(sizeof(struct pasemi_session), GFP_ATOMIC);
+		if (ses == NULL)
+			return -ENOMEM;
+		sc->sc_nsessions *= 2;
+	}
+
+	ses->used = 1;
+
+	ses->dma_addr = pci_map_single(sc->dma_pdev, (void *) ses->civ,
+				       sizeof(struct pasemi_session), DMA_TO_DEVICE);
+
+	/* enter the channel scheduler */
+	spin_lock_irqsave(&sc->sc_chnlock, flags);
+
+	/* ARC4 has to be processed by the even channel */
+	if (encini && (encini->cri_alg == CRYPTO_ARC4))
+		ses->chan = sc->sc_lastchn & ~1;
+	else
+		ses->chan = sc->sc_lastchn;
+	sc->sc_lastchn = (sc->sc_lastchn + 1) % sc->sc_num_channels;
+
+	spin_unlock_irqrestore(&sc->sc_chnlock, flags);
+
+	txring = &sc->tx[ses->chan];
+
+	if (encini) {
+		ses->ccmd = ccmd;
+		ses->keysz = (encini->cri_klen - 63) / 64;
+		memcpy(ses->key, encini->cri_key, (ses->keysz + 1) * 8);
+
+		pasemi_desc_start(&init_desc,
+				  XCT_CTRL_HDR(ses->chan, (encini && macini) ? 0x68 : 0x40, DMA_FN_CIV0));
+		pasemi_desc_build(&init_desc,
+				  XCT_FUN_SRC_PTR((encini && macini) ? 0x68 : 0x40, ses->dma_addr));
+	}
+	if (macini) {
+		if (macini->cri_alg == CRYPTO_MD5_HMAC ||
+		    macini->cri_alg == CRYPTO_SHA1_HMAC)
+			memcpy(ses->hkey, macini->cri_key, blksz);
+		else {
+			/* Load initialization constants(RFC 1321, 3174) */
+			ses->hiv[0] = 0x67452301efcdab89ULL;
+			ses->hiv[1] = 0x98badcfe10325476ULL;
+			ses->hiv[2] = 0xc3d2e1f000000000ULL;
+		}
+		ses->hseq = 0ULL;
+	}
+
+	spin_lock_irqsave(&txring->fill_lock, flags);
+
+	if (((txring->next_to_fill + pasemi_desc_size(&init_desc)) -
+	     txring->next_to_clean) > TX_RING_SIZE) {
+		spin_unlock_irqrestore(&txring->fill_lock, flags);
+		return ERESTART;
+	}
+
+	if (encini) {
+		pasemi_ring_add_desc(txring, &init_desc, NULL);
+		pasemi_ring_incr(sc, ses->chan,
+				 pasemi_desc_size(&init_desc));
+	}
+
+	txring->sesn = sesn;
+	spin_unlock_irqrestore(&txring->fill_lock, flags);
+
+	*sidp = PASEMI_SID(sesn);
+	return 0;
+}
+
+/*
+ * Deallocate a session.
+ */
+static int
+pasemi_freesession(device_t dev, u_int64_t tid)
+{
+	struct pasemi_softc *sc = device_get_softc(dev);
+	int session;
+	u_int32_t sid = ((u_int32_t) tid) & 0xffffffff;
+
+	DPRINTF("%s()\n", __FUNCTION__);
+
+	if (sc == NULL)
+		return -EINVAL;
+	session = PASEMI_SESSION(sid);
+	if (session >= sc->sc_nsessions || !sc->sc_sessions[session])
+		return -EINVAL;
+
+	pci_unmap_single(sc->dma_pdev,
+			 sc->sc_sessions[session]->dma_addr,
+			 sizeof(struct pasemi_session), DMA_TO_DEVICE);
+	memset(sc->sc_sessions[session], 0,
+	       sizeof(struct pasemi_session));
+
+	return 0;
+}
+
+static int
+pasemi_process(device_t dev, struct cryptop *crp, int hint)
+{
+
+	int err = 0, ivsize, srclen = 0, reinit = 0, reinit_size = 0, chsel;
+	struct pasemi_softc *sc = device_get_softc(dev);
+	struct cryptodesc *crd1, *crd2, *maccrd, *enccrd;
+	caddr_t ivp;
+	struct pasemi_desc init_desc, work_desc;
+	struct pasemi_session *ses;
+	struct sk_buff *skb;
+	struct uio *uiop;
+	unsigned long flags;
+	struct pasemi_fnu_txring *txring;
+
+	DPRINTF("%s()\n", __FUNCTION__);
+
+	if (crp == NULL || crp->crp_callback == NULL || sc == NULL)
+		return -EINVAL;
+
+	crp->crp_etype = 0;
+	if (PASEMI_SESSION(crp->crp_sid) >= sc->sc_nsessions)
+		return -EINVAL;
+
+	ses = sc->sc_sessions[PASEMI_SESSION(crp->crp_sid)];
+
+	crd1 = crp->crp_desc;
+	if (crd1 == NULL) {
+		err = -EINVAL;
+		goto errout;
+	}
+	crd2 = crd1->crd_next;
+
+	if (ALG_IS_SIG(crd1->crd_alg)) {
+		maccrd = crd1;
+		if (crd2 == NULL)
+			enccrd = NULL;
+		else if (ALG_IS_CIPHER(crd2->crd_alg) &&
+			 (crd2->crd_flags & CRD_F_ENCRYPT) == 0)
+			enccrd = crd2;
+		else
+			goto erralg;
+	} else if (ALG_IS_CIPHER(crd1->crd_alg)) {
+		enccrd = crd1;
+		if (crd2 == NULL)
+			maccrd = NULL;
+		else if (ALG_IS_SIG(crd2->crd_alg) &&
+			 (crd1->crd_flags & CRD_F_ENCRYPT))
+			maccrd = crd2;
+		else
+			goto erralg;
+	} else
+		goto erralg;
+
+	chsel = ses->chan;
+
+	txring = &sc->tx[chsel];
+
+	if (enccrd && !maccrd) {
+		if (enccrd->crd_alg == CRYPTO_ARC4)
+			reinit = 1;
+		reinit_size = 0x40;
+		srclen = crp->crp_ilen;
+
+		pasemi_desc_start(&work_desc, XCT_FUN_O | XCT_FUN_I
+				  | XCT_FUN_FUN(chsel));
+		if (enccrd->crd_flags & CRD_F_ENCRYPT)
+			pasemi_desc_hdr(&work_desc, XCT_FUN_CRM_ENC);
+		else
+			pasemi_desc_hdr(&work_desc, XCT_FUN_CRM_DEC);
+	} else if (enccrd && maccrd) {
+		if (enccrd->crd_alg == CRYPTO_ARC4)
+			reinit = 1;
+		reinit_size = 0x68;
+
+		if (enccrd->crd_flags & CRD_F_ENCRYPT) {
+			/* Encrypt -> Authenticate */
+			pasemi_desc_start(&work_desc, XCT_FUN_O | XCT_FUN_I | XCT_FUN_CRM_ENC_SIG
+					  | XCT_FUN_A | XCT_FUN_FUN(chsel));
+			srclen = maccrd->crd_skip + maccrd->crd_len;
+		} else {
+			/* Authenticate -> Decrypt */
+			pasemi_desc_start(&work_desc, XCT_FUN_O | XCT_FUN_I | XCT_FUN_CRM_SIG_DEC
+					  | XCT_FUN_24BRES | XCT_FUN_FUN(chsel));
+			pasemi_desc_build(&work_desc, 0);
+			pasemi_desc_build(&work_desc, 0);
+			pasemi_desc_build(&work_desc, 0);
+			work_desc.postop = PASEMI_CHECK_SIG;
+			srclen = crp->crp_ilen;
+		}
+
+		pasemi_desc_hdr(&work_desc, XCT_FUN_SHL(maccrd->crd_skip / 4));
+		pasemi_desc_hdr(&work_desc, XCT_FUN_CHL(enccrd->crd_skip - maccrd->crd_skip));
+	} else if (!enccrd && maccrd) {
+		srclen = maccrd->crd_len;
+
+		pasemi_desc_start(&init_desc,
+				  XCT_CTRL_HDR(chsel, 0x58, DMA_FN_HKEY0));
+		pasemi_desc_build(&init_desc,
+				  XCT_FUN_SRC_PTR(0x58, ((struct pasemi_session *)ses->dma_addr)->hkey));
+
+		pasemi_desc_start(&work_desc, XCT_FUN_O | XCT_FUN_I | XCT_FUN_CRM_SIG
+				  | XCT_FUN_A | XCT_FUN_FUN(chsel));
+	}
+
+	if (enccrd) {
+		switch (enccrd->crd_alg) {
+		case CRYPTO_3DES_CBC:
+			pasemi_desc_hdr(&work_desc, XCT_FUN_ALG_3DES |
+					XCT_FUN_BCM_CBC);
+			ivsize = sizeof(u64);
+			break;
+		case CRYPTO_DES_CBC:
+			pasemi_desc_hdr(&work_desc, XCT_FUN_ALG_DES |
+					XCT_FUN_BCM_CBC);
+			ivsize = sizeof(u64);
+			break;
+		case CRYPTO_AES_CBC:
+			pasemi_desc_hdr(&work_desc, XCT_FUN_ALG_AES |
+					XCT_FUN_BCM_CBC);
+			ivsize = 2 * sizeof(u64);
+			break;
+		case CRYPTO_ARC4:
+			pasemi_desc_hdr(&work_desc, XCT_FUN_ALG_ARC);
+			ivsize = 0;
+			break;
+		default:
+			printk(DRV_NAME ": unimplemented enccrd->crd_alg %d\n",
+			       enccrd->crd_alg);
+			err = -EINVAL;
+			goto errout;
+		}
+
+		ivp = (ivsize == sizeof(u64)) ? (caddr_t) &ses->civ[1] : (caddr_t) &ses->civ[0];
+		if (enccrd->crd_flags & CRD_F_ENCRYPT) {
+			if (enccrd->crd_flags & CRD_F_IV_EXPLICIT)
+				memcpy(ivp, enccrd->crd_iv, ivsize);
+			else
+				read_random(ivp, ivsize);
+			/* If IV is not present in the buffer already, it has to be copied there */
+			if ((enccrd->crd_flags & CRD_F_IV_PRESENT) == 0)
+				crypto_copyback(crp->crp_flags, crp->crp_buf,
+						enccrd->crd_inject, ivsize, ivp);
+		} else {
+			if (enccrd->crd_flags & CRD_F_IV_EXPLICIT)
+				/* IV is provided expicitly in descriptor */
+				memcpy(ivp, enccrd->crd_iv, ivsize);
+			else
+				/* IV is provided in the packet */
+				crypto_copydata(crp->crp_flags, crp->crp_buf,
+						enccrd->crd_inject, ivsize,
+						ivp);
+		}
+	}
+
+	if (maccrd) {
+		switch (maccrd->crd_alg) {
+		case CRYPTO_MD5:
+			pasemi_desc_hdr(&work_desc, XCT_FUN_SIG_MD5 |
+					XCT_FUN_HSZ((crp->crp_ilen - maccrd->crd_inject) / 4));
+			break;
+		case CRYPTO_SHA1:
+			pasemi_desc_hdr(&work_desc, XCT_FUN_SIG_SHA1 |
+					XCT_FUN_HSZ((crp->crp_ilen - maccrd->crd_inject) / 4));
+			break;
+		case CRYPTO_MD5_HMAC:
+			pasemi_desc_hdr(&work_desc, XCT_FUN_SIG_HMAC_MD5 |
+					XCT_FUN_HSZ((crp->crp_ilen - maccrd->crd_inject) / 4));
+			break;
+		case CRYPTO_SHA1_HMAC:
+			pasemi_desc_hdr(&work_desc, XCT_FUN_SIG_HMAC_SHA1 |
+					XCT_FUN_HSZ((crp->crp_ilen - maccrd->crd_inject) / 4));
+			break;
+		default:
+			printk(DRV_NAME ": unimplemented maccrd->crd_alg %d\n",
+			       maccrd->crd_alg);
+			err = -EINVAL;
+			goto errout;
+		}
+	}
+
+	if (crp->crp_flags & CRYPTO_F_SKBUF) {
+		/* using SKB buffers */
+		skb = (struct sk_buff *)crp->crp_buf;
+		if (skb_shinfo(skb)->nr_frags) {
+			printk(DRV_NAME ": skb frags unimplemented\n");
+			err = -EINVAL;
+			goto errout;
+		}
+		pasemi_desc_build(
+			&work_desc,
+			XCT_FUN_DST_PTR(skb->len, pci_map_single(
+						sc->dma_pdev, skb->data,
+						skb->len, DMA_TO_DEVICE)));
+		pasemi_desc_build(
+			&work_desc,
+			XCT_FUN_SRC_PTR(
+				srclen, pci_map_single(
+					sc->dma_pdev, skb->data,
+					srclen, DMA_TO_DEVICE)));
+		pasemi_desc_hdr(&work_desc, XCT_FUN_LLEN(srclen));
+	} else if (crp->crp_flags & CRYPTO_F_IOV) {
+		/* using IOV buffers */
+		uiop = (struct uio *)crp->crp_buf;
+		if (uiop->uio_iovcnt > 1) {
+			printk(DRV_NAME ": iov frags unimplemented\n");
+			err = -EINVAL;
+			goto errout;
+		}
+
+		/* crp_olen is never set; always use crp_ilen */
+		pasemi_desc_build(
+			&work_desc,
+			XCT_FUN_DST_PTR(crp->crp_ilen, pci_map_single(
+						sc->dma_pdev,
+						uiop->uio_iov->iov_base,
+						crp->crp_ilen, DMA_TO_DEVICE)));
+		pasemi_desc_hdr(&work_desc, XCT_FUN_LLEN(srclen));
+
+		pasemi_desc_build(
+			&work_desc,
+			XCT_FUN_SRC_PTR(srclen, pci_map_single(
+						sc->dma_pdev,
+						uiop->uio_iov->iov_base,
+						srclen, DMA_TO_DEVICE)));
+	} else {
+		/* using contig buffers */
+		pasemi_desc_build(
+			&work_desc,
+			XCT_FUN_DST_PTR(crp->crp_ilen, pci_map_single(
+						sc->dma_pdev,
+						crp->crp_buf,
+						crp->crp_ilen, DMA_TO_DEVICE)));
+		pasemi_desc_build(
+			&work_desc,
+			XCT_FUN_SRC_PTR(srclen, pci_map_single(
+						sc->dma_pdev,
+						crp->crp_buf, srclen,
+						DMA_TO_DEVICE)));
+		pasemi_desc_hdr(&work_desc, XCT_FUN_LLEN(srclen));
+	}
+
+	spin_lock_irqsave(&txring->fill_lock, flags);
+
+	if (txring->sesn != PASEMI_SESSION(crp->crp_sid)) {
+		txring->sesn = PASEMI_SESSION(crp->crp_sid);
+		reinit = 1;
+	}
+
+	if (enccrd) {
+		pasemi_desc_start(&init_desc,
+				  XCT_CTRL_HDR(chsel, reinit ? reinit_size : 0x10, DMA_FN_CIV0));
+		pasemi_desc_build(&init_desc,
+				  XCT_FUN_SRC_PTR(reinit ? reinit_size : 0x10, ses->dma_addr));
+	}
+
+	if (((txring->next_to_fill + pasemi_desc_size(&init_desc) +
+	      pasemi_desc_size(&work_desc)) -
+	     txring->next_to_clean) > TX_RING_SIZE) {
+		spin_unlock_irqrestore(&txring->fill_lock, flags);
+		err = ERESTART;
+		goto errout;
+	}
+
+	pasemi_ring_add_desc(txring, &init_desc, NULL);
+	pasemi_ring_add_desc(txring, &work_desc, crp);
+
+	pasemi_ring_incr(sc, chsel,
+			 pasemi_desc_size(&init_desc) +
+			 pasemi_desc_size(&work_desc));
+
+	spin_unlock_irqrestore(&txring->fill_lock, flags);
+
+	mod_timer(&txring->crypto_timer, jiffies + TIMER_INTERVAL);
+
+	return 0;
+
+erralg:
+	printk(DRV_NAME ": unsupported algorithm or algorithm order alg1 %d alg2 %d\n",
+	       crd1->crd_alg, crd2->crd_alg);
+	err = -EINVAL;
+
+errout:
+	if (err != ERESTART) {
+		crp->crp_etype = err;
+		crypto_done(crp);
+	}
+	return err;
+}
+
+static int pasemi_clean_tx(struct pasemi_softc *sc, int chan)
+{
+	int i, j, ring_idx;
+	struct pasemi_fnu_txring *ring = &sc->tx[chan];
+	u16 delta_cnt;
+	int flags, loops = 10;
+	int desc_size;
+	struct cryptop *crp;
+
+	spin_lock_irqsave(&ring->clean_lock, flags);
+
+	while ((delta_cnt = (dma_status->tx_sta[sc->base_chan + chan]
+			     & PAS_STATUS_PCNT_M) - ring->total_pktcnt)
+	       && loops--) {
+
+		for (i = 0; i < delta_cnt; i++) {
+			desc_size = TX_DESC_INFO(ring, ring->next_to_clean).desc_size;
+			crp = TX_DESC_INFO(ring, ring->next_to_clean).cf_crp;
+			if (crp) {
+				ring_idx = 2 * (ring->next_to_clean & (TX_RING_SIZE-1));
+				if (TX_DESC_INFO(ring, ring->next_to_clean).desc_postop & PASEMI_CHECK_SIG) {
+					/* Need to make sure signature matched,
+					 * if not - return error */
+					if (!(ring->desc[ring_idx + 1] & (1ULL << 63)))
+						crp->crp_etype = -EINVAL;
+				}
+				crypto_done(TX_DESC_INFO(ring,
+							 ring->next_to_clean).cf_crp);
+				TX_DESC_INFO(ring, ring->next_to_clean).cf_crp = NULL;
+				pci_unmap_single(
+					sc->dma_pdev,
+					XCT_PTR_ADDR_LEN(ring->desc[ring_idx + 1]),
+					PCI_DMA_TODEVICE);
+
+				ring->desc[ring_idx] = ring->desc[ring_idx + 1] = 0;
+
+				ring->next_to_clean++;
+				for (j = 1; j < desc_size; j++) {
+					ring_idx = 2 *
+						(ring->next_to_clean &
+						 (TX_RING_SIZE-1));
+					pci_unmap_single(
+						sc->dma_pdev,
+						XCT_PTR_ADDR_LEN(ring->desc[ring_idx]),
+						PCI_DMA_TODEVICE);
+					if (ring->desc[ring_idx + 1])
+						pci_unmap_single(
+							sc->dma_pdev,
+							XCT_PTR_ADDR_LEN(
+								ring->desc[
+									ring_idx + 1]),
+							PCI_DMA_TODEVICE);
+					ring->desc[ring_idx] =
+						ring->desc[ring_idx + 1] = 0;
+					ring->next_to_clean++;
+				}
+			} else {
+				for (j = 0; j < desc_size; j++) {
+					ring_idx = 2 * (ring->next_to_clean & (TX_RING_SIZE-1));
+					ring->desc[ring_idx] =
+						ring->desc[ring_idx + 1] = 0;
+					ring->next_to_clean++;
+				}
+			}
+		}
+
+		ring->total_pktcnt += delta_cnt;
+	}
+	spin_unlock_irqrestore(&ring->clean_lock, flags);
+
+	return 0;
+}
+
+static void sweepup_tx(struct pasemi_softc *sc)
+{
+	int i;
+
+	for (i = 0; i < sc->sc_num_channels; i++)
+		pasemi_clean_tx(sc, i);
+}
+
+static irqreturn_t pasemi_intr(int irq, void *arg, struct pt_regs *regs)
+{
+	struct pasemi_softc *sc = arg;
+	unsigned int reg;
+	int chan = irq - sc->base_irq;
+	int chan_index = sc->base_chan + chan;
+	u64 stat = dma_status->tx_sta[chan_index];
+
+	DPRINTF("%s()\n", __FUNCTION__);
+
+	if (!(stat & PAS_STATUS_CAUSE_M))
+		return IRQ_NONE;
+
+	pasemi_clean_tx(sc, chan);
+
+	stat = dma_status->tx_sta[chan_index];
+
+	reg = PAS_IOB_DMA_TXCH_RESET_PINTC |
+		PAS_IOB_DMA_TXCH_RESET_PCNT(sc->tx[chan].total_pktcnt);
+
+	if (stat & PAS_STATUS_SOFT)
+		reg |= PAS_IOB_DMA_RXCH_RESET_SINTC;
+
+	out_le32(sc->iob_regs + PAS_IOB_DMA_TXCH_RESET(chan_index), reg);
+
+
+	return IRQ_HANDLED;
+}
+
+static int pasemi_dma_setup_tx_resources(struct pasemi_softc *sc, int chan)
+{
+	u32 val;
+	int chan_index = chan + sc->base_chan;
+	int ret;
+	struct pasemi_fnu_txring *ring;
+
+	ring = &sc->tx[chan];
+
+	spin_lock_init(&ring->fill_lock);
+	spin_lock_init(&ring->clean_lock);
+
+	ring->desc_info = kzalloc(sizeof(struct pasemi_desc_info) *
+				  TX_RING_SIZE, GFP_KERNEL);
+	if (!ring->desc_info)
+		return -ENOMEM;
+
+	/* Allocate descriptors */
+	ring->desc = dma_alloc_coherent(&sc->dma_pdev->dev,
+					TX_RING_SIZE *
+					2 * sizeof(u64),
+					&ring->dma, GFP_KERNEL);
+	if (!ring->desc)
+		return -ENOMEM;
+
+	memset((void *) ring->desc, 0, TX_RING_SIZE * 2 * sizeof(u64));
+
+	out_le32(sc->iob_regs + PAS_IOB_DMA_TXCH_RESET(chan_index), 0x30);
+
+	ring->total_pktcnt = 0;
+
+	out_le32(sc->dma_regs + PAS_DMA_TXCHAN_BASEL(chan_index),
+		 PAS_DMA_TXCHAN_BASEL_BRBL(ring->dma));
+
+	val = PAS_DMA_TXCHAN_BASEU_BRBH(ring->dma >> 32);
+	val |= PAS_DMA_TXCHAN_BASEU_SIZ(TX_RING_SIZE >> 2);
+
+	out_le32(sc->dma_regs + PAS_DMA_TXCHAN_BASEU(chan_index), val);
+
+	out_le32(sc->dma_regs + PAS_DMA_TXCHAN_CFG(chan_index),
+		 PAS_DMA_TXCHAN_CFG_TY_FUNC |
+		 PAS_DMA_TXCHAN_CFG_TATTR(chan) |
+		 PAS_DMA_TXCHAN_CFG_WT(2));
+
+	/* enable tx channel */
+	out_le32(sc->dma_regs +
+		 PAS_DMA_TXCHAN_TCMDSTA(chan_index),
+		 PAS_DMA_TXCHAN_TCMDSTA_EN);
+
+	out_le32(sc->iob_regs + PAS_IOB_DMA_TXCH_CFG(chan_index),
+		 PAS_IOB_DMA_TXCH_CFG_CNTTH(1000));
+
+	ring->next_to_fill = 0;
+	ring->next_to_clean = 0;
+
+	snprintf(ring->irq_name, sizeof(ring->irq_name),
+		 "%s%d", "crypto", chan);
+
+	ring->irq = irq_create_mapping(NULL, sc->base_irq + chan);
+	ret = request_irq(ring->irq, (irq_handler_t)
+			  pasemi_intr, 0, ring->irq_name, sc);
+	if (ret) {
+		printk(KERN_ERR DRV_NAME ": failed to hook irq %d ret %d\n",
+		       ring->irq, ret);
+		ring->irq = -1;
+		return ret;
+	}
+
+	setup_timer(&ring->crypto_timer, (void *) sweepup_tx, (unsigned long) sc);
+
+	return 0;
+}
+
+static device_method_t pasemi_methods = {
+	/* crypto device methods */
+	DEVMETHOD(cryptodev_newsession,		pasemi_newsession),
+	DEVMETHOD(cryptodev_freesession,	pasemi_freesession),
+	DEVMETHOD(cryptodev_process,		pasemi_process),
+};
+
+/* Set up the crypto device structure, private data,
+ * and anything else we need before we start */
+
+static int
+pasemi_dma_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
+{
+	struct pasemi_softc *sc;
+	int ret, i;
+
+	DPRINTF(KERN_ERR "%s()\n", __FUNCTION__);
+
+	sc = kzalloc(sizeof(*sc), GFP_KERNEL);
+	if (!sc)
+		return -ENOMEM;
+
+	softc_device_init(sc, DRV_NAME, 1, pasemi_methods);
+
+	pci_set_drvdata(pdev, sc);
+
+	spin_lock_init(&sc->sc_chnlock);
+
+	sc->sc_sessions = (struct pasemi_session **)
+		kzalloc(PASEMI_INITIAL_SESSIONS *
+			sizeof(struct pasemi_session *), GFP_ATOMIC);
+	if (sc->sc_sessions == NULL) {
+		ret = -ENOMEM;
+		goto out;
+	}
+
+	sc->sc_nsessions = PASEMI_INITIAL_SESSIONS;
+	sc->sc_lastchn = 0;
+	sc->base_irq = pdev->irq + 6;
+	sc->base_chan = 6;
+	sc->sc_cid = -1;
+	sc->dma_pdev = pdev;
+
+	sc->iob_pdev = pci_get_device(PCI_VENDOR_ID_PASEMI, 0xa001, NULL);
+	if (!sc->iob_pdev) {
+		dev_err(&pdev->dev, "Can't find I/O Bridge\n");
+		ret = -ENODEV;
+		goto out;
+	}
+
+	/* This is hardcoded and ugly, but we have some firmware versions
+	 * who don't provide the register space in the device tree. Luckily
+	 * they are at well-known locations so we can just do the math here.
+	 */
+	sc->dma_regs =
+		ioremap(0xe0000000 + (sc->dma_pdev->devfn << 12), 0x2000);
+	sc->iob_regs =
+		ioremap(0xe0000000 + (sc->iob_pdev->devfn << 12), 0x2000);
+	if (!sc->dma_regs || !sc->iob_regs) {
+		dev_err(&pdev->dev, "Can't map registers\n");
+		ret = -ENODEV;
+		goto out;
+	}
+
+	dma_status = __ioremap(0xfd800000, 0x1000, 0);
+	if (!dma_status) {
+		ret = -ENODEV;
+		dev_err(&pdev->dev, "Can't map dmastatus space\n");
+		goto out;
+	}
+
+	sc->tx = (struct pasemi_fnu_txring *)
+		kzalloc(sizeof(struct pasemi_fnu_txring)
+			* 8, GFP_KERNEL);
+	if (!sc->tx) {
+		ret = -ENOMEM;
+		goto out;
+	}
+
+	/* Initialize the h/w */
+	out_le32(sc->dma_regs + PAS_DMA_COM_CFG,
+		 (in_le32(sc->dma_regs + PAS_DMA_COM_CFG) |
+		  PAS_DMA_COM_CFG_FWF));
+	out_le32(sc->dma_regs + PAS_DMA_COM_TXCMD, PAS_DMA_COM_TXCMD_EN);
+
+	for (i = 0; i < PASEMI_FNU_CHANNELS; i++) {
+		sc->sc_num_channels++;
+		ret = pasemi_dma_setup_tx_resources(sc, i);
+		if (ret)
+			goto out;
+	}
+
+	sc->sc_cid = crypto_get_driverid(softc_get_device(sc),
+					 CRYPTOCAP_F_HARDWARE);
+	if (sc->sc_cid < 0) {
+		printk(KERN_ERR DRV_NAME ": could not get crypto driver id\n");
+		ret = -ENXIO;
+		goto out;
+	}
+
+	/* register algorithms with the framework */
+	printk(DRV_NAME ":");
+
+	crypto_register(sc->sc_cid, CRYPTO_DES_CBC, 0, 0);
+	crypto_register(sc->sc_cid, CRYPTO_3DES_CBC, 0, 0);
+	crypto_register(sc->sc_cid, CRYPTO_AES_CBC, 0, 0);
+	crypto_register(sc->sc_cid, CRYPTO_ARC4, 0, 0);
+	crypto_register(sc->sc_cid, CRYPTO_SHA1, 0, 0);
+	crypto_register(sc->sc_cid, CRYPTO_MD5, 0, 0);
+	crypto_register(sc->sc_cid, CRYPTO_SHA1_HMAC, 0, 0);
+	crypto_register(sc->sc_cid, CRYPTO_MD5_HMAC, 0, 0);
+
+	return 0;
+
+out:
+	pasemi_dma_remove(pdev);
+	return ret;
+}
+
+#define MAX_RETRIES 5000
+
+static void pasemi_free_tx_resources(struct pasemi_softc *sc, int chan)
+{
+	struct pasemi_fnu_txring *ring = &sc->tx[chan];
+	int chan_index = chan + sc->base_chan;
+	int retries;
+	u32 stat;
+
+	/* Stop the channel */
+	out_le32(sc->dma_regs +
+		 PAS_DMA_TXCHAN_TCMDSTA(chan_index),
+		 PAS_DMA_TXCHAN_TCMDSTA_ST);
+
+	for (retries = 0; retries < MAX_RETRIES; retries++) {
+		stat = in_le32(sc->dma_regs +
+			       PAS_DMA_TXCHAN_TCMDSTA(chan_index));
+		if (!(stat & PAS_DMA_TXCHAN_TCMDSTA_ACT))
+			break;
+		cond_resched();
+	}
+
+	if (stat & PAS_DMA_TXCHAN_TCMDSTA_ACT)
+		dev_err(&sc->dma_pdev->dev, "Failed to stop tx channel %d\n",
+			chan_index);
+
+	/* Disable the channel */
+	out_le32(sc->dma_regs +
+		 PAS_DMA_TXCHAN_TCMDSTA(chan_index),
+		 0);
+
+	if (ring->desc_info)
+		kfree((void *) ring->desc_info);
+	if (ring->desc)
+		dma_free_coherent(&sc->dma_pdev->dev,
+				  TX_RING_SIZE *
+				  2 * sizeof(u64),
+				  (void *) ring->desc, ring->dma);
+	if (ring->irq != -1)
+		free_irq(ring->irq, sc);
+
+	del_timer(&ring->crypto_timer);
+}
+
+static void pasemi_dma_remove(struct pci_dev *pdev)
+{
+	struct pasemi_softc *sc = pci_get_drvdata(pdev);
+	int i;
+
+	DPRINTF("%s()\n", __FUNCTION__);
+
+	if (sc->sc_cid >= 0) {
+		crypto_unregister_all(sc->sc_cid);
+	}
+
+	if (sc->tx) {
+		for (i = 0; i < sc->sc_num_channels; i++)
+			pasemi_free_tx_resources(sc, i);
+
+		kfree(sc->tx);
+	}
+	if (sc->sc_sessions) {
+		for (i = 0; i < sc->sc_nsessions; i++)
+			kfree(sc->sc_sessions[i]);
+		kfree(sc->sc_sessions);
+	}
+	if (sc->iob_pdev)
+		pci_dev_put(sc->iob_pdev);
+	if (sc->dma_regs)
+		iounmap(sc->dma_regs);
+	if (sc->iob_regs)
+		iounmap(sc->iob_regs);
+	kfree(sc);
+}
+
+static struct pci_device_id pasemi_dma_pci_tbl[] = {
+	{ PCI_DEVICE(PCI_VENDOR_ID_PASEMI, 0xa007) },
+};
+
+MODULE_DEVICE_TABLE(pci, pasemi_dma_pci_tbl);
+
+static struct pci_driver pasemi_dma_driver = {
+	.name		= "pasemi_dma",
+	.id_table	= pasemi_dma_pci_tbl,
+	.probe		= pasemi_dma_probe,
+	.remove		= pasemi_dma_remove,
+};
+
+static void __exit pasemi_dma_cleanup_module(void)
+{
+	pci_unregister_driver(&pasemi_dma_driver);
+	__iounmap(dma_status);
+	dma_status = NULL;
+}
+
+int pasemi_dma_init_module(void)
+{
+	return pci_register_driver(&pasemi_dma_driver);
+}
+
+module_init(pasemi_dma_init_module);
+module_exit(pasemi_dma_cleanup_module);
+
+MODULE_LICENSE("Dual BSD/GPL");
+MODULE_AUTHOR("Egor Martovetsky egor@pasemi.com");
+MODULE_DESCRIPTION("OCF driver for PA Semi PWRficient DMA Crypto Engine");
diff --git a/target/linux/generic/files/crypto/ocf/pasemi/pasemi_fnu.h b/target/linux/generic/files/crypto/ocf/pasemi/pasemi_fnu.h
new file mode 100644
index 0000000..1a0dcc8
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/pasemi/pasemi_fnu.h
@@ -0,0 +1,410 @@
+/*
+ * Copyright (C) 2007 PA Semi, Inc
+ *
+ * Driver for the PA Semi PWRficient DMA Crypto Engine, soft state and
+ * hardware register layouts.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307 USA
+ */
+
+#ifndef PASEMI_FNU_H
+#define PASEMI_FNU_H
+
+#include <linux/spinlock.h>
+
+#define	PASEMI_SESSION(sid)	((sid) & 0xffffffff)
+#define	PASEMI_SID(sesn)	((sesn) & 0xffffffff)
+#define	DPRINTF(a...)	if (debug) { printk(DRV_NAME ": " a); }
+
+/* Must be a power of two */
+#define RX_RING_SIZE 512
+#define TX_RING_SIZE 512
+#define TX_DESC(ring, num)	((ring)->desc[2 * (num & (TX_RING_SIZE-1))])
+#define TX_DESC_INFO(ring, num)	((ring)->desc_info[(num) & (TX_RING_SIZE-1)])
+#define MAX_DESC_SIZE 8
+#define PASEMI_INITIAL_SESSIONS 10
+#define PASEMI_FNU_CHANNELS 8
+
+/* DMA descriptor */
+struct pasemi_desc {
+	u64 quad[2*MAX_DESC_SIZE];
+	int quad_cnt;
+	int size;
+	int postop;
+};
+
+/*
+ * Holds per descriptor data
+ */
+struct pasemi_desc_info {
+	int			desc_size;
+	int			desc_postop;
+#define PASEMI_CHECK_SIG 0x1
+
+	struct cryptop          *cf_crp;
+};
+
+/*
+ * Holds per channel data
+ */
+struct pasemi_fnu_txring {
+	volatile u64		*desc;
+	volatile struct
+	pasemi_desc_info	*desc_info;
+	dma_addr_t		dma;
+	struct timer_list       crypto_timer;
+	spinlock_t		fill_lock;
+	spinlock_t		clean_lock;
+	unsigned int		next_to_fill;
+	unsigned int		next_to_clean;
+	u16			total_pktcnt;
+	int			irq;
+	int			sesn;
+	char			irq_name[10];
+};
+
+/*
+ * Holds data specific to a single pasemi device.
+ */
+struct pasemi_softc {
+	softc_device_decl	sc_cdev;
+	struct pci_dev		*dma_pdev;	/* device backpointer */
+	struct pci_dev		*iob_pdev;	/* device backpointer */
+	void __iomem		*dma_regs;
+	void __iomem		*iob_regs;
+	int			base_irq;
+	int			base_chan;
+	int32_t			sc_cid;		/* crypto tag */
+	int			sc_nsessions;
+	struct pasemi_session	**sc_sessions;
+	int			sc_num_channels;/* number of crypto channels */
+
+	/* pointer to the array of txring datastructures, one txring per channel */
+	struct pasemi_fnu_txring *tx;
+
+	/*
+	 * mutual exclusion for the channel scheduler
+	 */
+	spinlock_t		sc_chnlock;
+	/* last channel used, for now use round-robin to allocate channels */
+	int			sc_lastchn;
+};
+
+struct pasemi_session {
+	u64 civ[2];
+	u64 keysz;
+	u64 key[4];
+	u64 ccmd;
+	u64 hkey[4];
+	u64 hseq;
+	u64 giv[2];
+	u64 hiv[4];
+
+	int used;
+	dma_addr_t	dma_addr;
+	int chan;
+};
+
+/* status register layout in IOB region, at 0xfd800000 */
+struct pasdma_status {
+	u64 rx_sta[64];
+	u64 tx_sta[20];
+};
+
+#define ALG_IS_CIPHER(alg) ((alg == CRYPTO_DES_CBC)		|| \
+				(alg == CRYPTO_3DES_CBC)	|| \
+				(alg == CRYPTO_AES_CBC)		|| \
+				(alg == CRYPTO_ARC4)		|| \
+				(alg == CRYPTO_NULL_CBC))
+
+#define ALG_IS_SIG(alg) ((alg == CRYPTO_MD5)			|| \
+				(alg == CRYPTO_MD5_HMAC)	|| \
+				(alg == CRYPTO_SHA1)		|| \
+				(alg == CRYPTO_SHA1_HMAC)	|| \
+				(alg == CRYPTO_NULL_HMAC))
+
+enum {
+	PAS_DMA_COM_TXCMD = 0x100,	/* Transmit Command Register  */
+	PAS_DMA_COM_TXSTA = 0x104,	/* Transmit Status Register   */
+	PAS_DMA_COM_RXCMD = 0x108,	/* Receive Command Register   */
+	PAS_DMA_COM_RXSTA = 0x10c,	/* Receive Status Register    */
+	PAS_DMA_COM_CFG   = 0x114,	/* DMA Configuration Register */
+};
+
+/* All these registers live in the PCI configuration space for the DMA PCI
+ * device. Use the normal PCI config access functions for them.
+ */
+
+#define PAS_DMA_COM_CFG_FWF	0x18000000
+
+#define PAS_DMA_COM_TXCMD_EN	0x00000001 /* enable */
+#define PAS_DMA_COM_TXSTA_ACT	0x00000001 /* active */
+#define PAS_DMA_COM_RXCMD_EN	0x00000001 /* enable */
+#define PAS_DMA_COM_RXSTA_ACT	0x00000001 /* active */
+
+#define _PAS_DMA_TXCHAN_STRIDE	0x20    /* Size per channel		*/
+#define _PAS_DMA_TXCHAN_TCMDSTA	0x300	/* Command / Status		*/
+#define _PAS_DMA_TXCHAN_CFG	0x304	/* Configuration		*/
+#define _PAS_DMA_TXCHAN_DSCRBU	0x308	/* Descriptor BU Allocation	*/
+#define _PAS_DMA_TXCHAN_INCR	0x310	/* Descriptor increment		*/
+#define _PAS_DMA_TXCHAN_CNT	0x314	/* Descriptor count/offset	*/
+#define _PAS_DMA_TXCHAN_BASEL	0x318	/* Descriptor ring base (low)	*/
+#define _PAS_DMA_TXCHAN_BASEU	0x31c	/*			(high)	*/
+#define PAS_DMA_TXCHAN_TCMDSTA(c) (0x300+(c)*_PAS_DMA_TXCHAN_STRIDE)
+#define    PAS_DMA_TXCHAN_TCMDSTA_EN	0x00000001	/* Enabled */
+#define    PAS_DMA_TXCHAN_TCMDSTA_ST	0x00000002	/* Stop interface */
+#define    PAS_DMA_TXCHAN_TCMDSTA_ACT	0x00010000	/* Active */
+#define PAS_DMA_TXCHAN_CFG(c)     (0x304+(c)*_PAS_DMA_TXCHAN_STRIDE)
+#define    PAS_DMA_TXCHAN_CFG_TY_FUNC	0x00000002	/* Type = interface */
+#define    PAS_DMA_TXCHAN_CFG_TY_IFACE	0x00000000	/* Type = interface */
+#define    PAS_DMA_TXCHAN_CFG_TATTR_M	0x0000003c
+#define    PAS_DMA_TXCHAN_CFG_TATTR_S	2
+#define    PAS_DMA_TXCHAN_CFG_TATTR(x)	(((x) << PAS_DMA_TXCHAN_CFG_TATTR_S) & \
+					 PAS_DMA_TXCHAN_CFG_TATTR_M)
+#define    PAS_DMA_TXCHAN_CFG_WT_M	0x000001c0
+#define    PAS_DMA_TXCHAN_CFG_WT_S	6
+#define    PAS_DMA_TXCHAN_CFG_WT(x)	(((x) << PAS_DMA_TXCHAN_CFG_WT_S) & \
+					 PAS_DMA_TXCHAN_CFG_WT_M)
+#define    PAS_DMA_TXCHAN_CFG_LPSQ_FAST	0x00000400
+#define    PAS_DMA_TXCHAN_CFG_LPDQ_FAST	0x00000800
+#define    PAS_DMA_TXCHAN_CFG_CF	0x00001000	/* Clean first line */
+#define    PAS_DMA_TXCHAN_CFG_CL	0x00002000	/* Clean last line */
+#define    PAS_DMA_TXCHAN_CFG_UP	0x00004000	/* update tx descr when sent */
+#define PAS_DMA_TXCHAN_INCR(c)    (0x310+(c)*_PAS_DMA_TXCHAN_STRIDE)
+#define PAS_DMA_TXCHAN_BASEL(c)   (0x318+(c)*_PAS_DMA_TXCHAN_STRIDE)
+#define    PAS_DMA_TXCHAN_BASEL_BRBL_M	0xffffffc0
+#define    PAS_DMA_TXCHAN_BASEL_BRBL_S	0
+#define    PAS_DMA_TXCHAN_BASEL_BRBL(x)	(((x) << PAS_DMA_TXCHAN_BASEL_BRBL_S) & \
+					 PAS_DMA_TXCHAN_BASEL_BRBL_M)
+#define PAS_DMA_TXCHAN_BASEU(c)   (0x31c+(c)*_PAS_DMA_TXCHAN_STRIDE)
+#define    PAS_DMA_TXCHAN_BASEU_BRBH_M	0x00000fff
+#define    PAS_DMA_TXCHAN_BASEU_BRBH_S	0
+#define    PAS_DMA_TXCHAN_BASEU_BRBH(x)	(((x) << PAS_DMA_TXCHAN_BASEU_BRBH_S) & \
+					 PAS_DMA_TXCHAN_BASEU_BRBH_M)
+/* # of cache lines worth of buffer ring */
+#define    PAS_DMA_TXCHAN_BASEU_SIZ_M	0x3fff0000
+#define    PAS_DMA_TXCHAN_BASEU_SIZ_S	16		/* 0 = 16K */
+#define    PAS_DMA_TXCHAN_BASEU_SIZ(x)	(((x) << PAS_DMA_TXCHAN_BASEU_SIZ_S) & \
+					 PAS_DMA_TXCHAN_BASEU_SIZ_M)
+
+#define    PAS_STATUS_PCNT_M		0x000000000000ffffull
+#define    PAS_STATUS_PCNT_S		0
+#define    PAS_STATUS_DCNT_M		0x00000000ffff0000ull
+#define    PAS_STATUS_DCNT_S		16
+#define    PAS_STATUS_BPCNT_M		0x0000ffff00000000ull
+#define    PAS_STATUS_BPCNT_S		32
+#define    PAS_STATUS_CAUSE_M		0xf000000000000000ull
+#define    PAS_STATUS_TIMER		0x1000000000000000ull
+#define    PAS_STATUS_ERROR		0x2000000000000000ull
+#define    PAS_STATUS_SOFT		0x4000000000000000ull
+#define    PAS_STATUS_INT		0x8000000000000000ull
+
+#define PAS_IOB_DMA_RXCH_CFG(i)		(0x1100 + (i)*4)
+#define    PAS_IOB_DMA_RXCH_CFG_CNTTH_M		0x00000fff
+#define    PAS_IOB_DMA_RXCH_CFG_CNTTH_S		0
+#define    PAS_IOB_DMA_RXCH_CFG_CNTTH(x)	(((x) << PAS_IOB_DMA_RXCH_CFG_CNTTH_S) & \
+						 PAS_IOB_DMA_RXCH_CFG_CNTTH_M)
+#define PAS_IOB_DMA_TXCH_CFG(i)		(0x1200 + (i)*4)
+#define    PAS_IOB_DMA_TXCH_CFG_CNTTH_M		0x00000fff
+#define    PAS_IOB_DMA_TXCH_CFG_CNTTH_S		0
+#define    PAS_IOB_DMA_TXCH_CFG_CNTTH(x)	(((x) << PAS_IOB_DMA_TXCH_CFG_CNTTH_S) & \
+						 PAS_IOB_DMA_TXCH_CFG_CNTTH_M)
+#define PAS_IOB_DMA_RXCH_STAT(i)	(0x1300 + (i)*4)
+#define    PAS_IOB_DMA_RXCH_STAT_INTGEN	0x00001000
+#define    PAS_IOB_DMA_RXCH_STAT_CNTDEL_M	0x00000fff
+#define    PAS_IOB_DMA_RXCH_STAT_CNTDEL_S	0
+#define    PAS_IOB_DMA_RXCH_STAT_CNTDEL(x)	(((x) << PAS_IOB_DMA_RXCH_STAT_CNTDEL_S) &\
+						 PAS_IOB_DMA_RXCH_STAT_CNTDEL_M)
+#define PAS_IOB_DMA_TXCH_STAT(i)	(0x1400 + (i)*4)
+#define    PAS_IOB_DMA_TXCH_STAT_INTGEN	0x00001000
+#define    PAS_IOB_DMA_TXCH_STAT_CNTDEL_M	0x00000fff
+#define    PAS_IOB_DMA_TXCH_STAT_CNTDEL_S	0
+#define    PAS_IOB_DMA_TXCH_STAT_CNTDEL(x)	(((x) << PAS_IOB_DMA_TXCH_STAT_CNTDEL_S) &\
+						 PAS_IOB_DMA_TXCH_STAT_CNTDEL_M)
+#define PAS_IOB_DMA_RXCH_RESET(i)	(0x1500 + (i)*4)
+#define    PAS_IOB_DMA_RXCH_RESET_PCNT_M	0xffff0000
+#define    PAS_IOB_DMA_RXCH_RESET_PCNT_S	16
+#define    PAS_IOB_DMA_RXCH_RESET_PCNT(x)	(((x) << PAS_IOB_DMA_RXCH_RESET_PCNT_S) & \
+						 PAS_IOB_DMA_RXCH_RESET_PCNT_M)
+#define    PAS_IOB_DMA_RXCH_RESET_PCNTRST	0x00000020
+#define    PAS_IOB_DMA_RXCH_RESET_DCNTRST	0x00000010
+#define    PAS_IOB_DMA_RXCH_RESET_TINTC		0x00000008
+#define    PAS_IOB_DMA_RXCH_RESET_DINTC		0x00000004
+#define    PAS_IOB_DMA_RXCH_RESET_SINTC		0x00000002
+#define    PAS_IOB_DMA_RXCH_RESET_PINTC		0x00000001
+#define PAS_IOB_DMA_TXCH_RESET(i)	(0x1600 + (i)*4)
+#define    PAS_IOB_DMA_TXCH_RESET_PCNT_M	0xffff0000
+#define    PAS_IOB_DMA_TXCH_RESET_PCNT_S	16
+#define    PAS_IOB_DMA_TXCH_RESET_PCNT(x)	(((x) << PAS_IOB_DMA_TXCH_RESET_PCNT_S) & \
+						 PAS_IOB_DMA_TXCH_RESET_PCNT_M)
+#define    PAS_IOB_DMA_TXCH_RESET_PCNTRST	0x00000020
+#define    PAS_IOB_DMA_TXCH_RESET_DCNTRST	0x00000010
+#define    PAS_IOB_DMA_TXCH_RESET_TINTC		0x00000008
+#define    PAS_IOB_DMA_TXCH_RESET_DINTC		0x00000004
+#define    PAS_IOB_DMA_TXCH_RESET_SINTC		0x00000002
+#define    PAS_IOB_DMA_TXCH_RESET_PINTC		0x00000001
+
+#define PAS_IOB_DMA_COM_TIMEOUTCFG		0x1700
+#define    PAS_IOB_DMA_COM_TIMEOUTCFG_TCNT_M	0x00ffffff
+#define    PAS_IOB_DMA_COM_TIMEOUTCFG_TCNT_S	0
+#define    PAS_IOB_DMA_COM_TIMEOUTCFG_TCNT(x)	(((x) << PAS_IOB_DMA_COM_TIMEOUTCFG_TCNT_S) & \
+						 PAS_IOB_DMA_COM_TIMEOUTCFG_TCNT_M)
+
+/* Transmit descriptor fields */
+#define	XCT_MACTX_T		0x8000000000000000ull
+#define	XCT_MACTX_ST		0x4000000000000000ull
+#define XCT_MACTX_NORES		0x0000000000000000ull
+#define XCT_MACTX_8BRES		0x1000000000000000ull
+#define XCT_MACTX_24BRES	0x2000000000000000ull
+#define XCT_MACTX_40BRES	0x3000000000000000ull
+#define XCT_MACTX_I		0x0800000000000000ull
+#define XCT_MACTX_O		0x0400000000000000ull
+#define XCT_MACTX_E		0x0200000000000000ull
+#define XCT_MACTX_VLAN_M	0x0180000000000000ull
+#define XCT_MACTX_VLAN_NOP	0x0000000000000000ull
+#define XCT_MACTX_VLAN_REMOVE	0x0080000000000000ull
+#define XCT_MACTX_VLAN_INSERT   0x0100000000000000ull
+#define XCT_MACTX_VLAN_REPLACE  0x0180000000000000ull
+#define XCT_MACTX_CRC_M		0x0060000000000000ull
+#define XCT_MACTX_CRC_NOP	0x0000000000000000ull
+#define XCT_MACTX_CRC_INSERT	0x0020000000000000ull
+#define XCT_MACTX_CRC_PAD	0x0040000000000000ull
+#define XCT_MACTX_CRC_REPLACE	0x0060000000000000ull
+#define XCT_MACTX_SS		0x0010000000000000ull
+#define XCT_MACTX_LLEN_M	0x00007fff00000000ull
+#define XCT_MACTX_LLEN_S	32ull
+#define XCT_MACTX_LLEN(x)	((((long)(x)) << XCT_MACTX_LLEN_S) & \
+				 XCT_MACTX_LLEN_M)
+#define XCT_MACTX_IPH_M		0x00000000f8000000ull
+#define XCT_MACTX_IPH_S		27ull
+#define XCT_MACTX_IPH(x)	((((long)(x)) << XCT_MACTX_IPH_S) & \
+				 XCT_MACTX_IPH_M)
+#define XCT_MACTX_IPO_M		0x0000000007c00000ull
+#define XCT_MACTX_IPO_S		22ull
+#define XCT_MACTX_IPO(x)	((((long)(x)) << XCT_MACTX_IPO_S) & \
+				 XCT_MACTX_IPO_M)
+#define XCT_MACTX_CSUM_M	0x0000000000000060ull
+#define XCT_MACTX_CSUM_NOP	0x0000000000000000ull
+#define XCT_MACTX_CSUM_TCP	0x0000000000000040ull
+#define XCT_MACTX_CSUM_UDP	0x0000000000000060ull
+#define XCT_MACTX_V6		0x0000000000000010ull
+#define XCT_MACTX_C		0x0000000000000004ull
+#define XCT_MACTX_AL2		0x0000000000000002ull
+
+#define XCT_PTR_T		0x8000000000000000ull
+#define XCT_PTR_LEN_M		0x7ffff00000000000ull
+#define XCT_PTR_LEN_S		44
+#define XCT_PTR_LEN(x)		((((long)(x)) << XCT_PTR_LEN_S) & \
+				 XCT_PTR_LEN_M)
+#define XCT_PTR_ADDR_M		0x00000fffffffffffull
+#define XCT_PTR_ADDR_S		0
+#define XCT_PTR_ADDR(x)		((((long)(x)) << XCT_PTR_ADDR_S) & \
+				 XCT_PTR_ADDR_M)
+
+/* Function descriptor fields */
+#define	XCT_FUN_T		0x8000000000000000ull
+#define	XCT_FUN_ST		0x4000000000000000ull
+#define XCT_FUN_NORES		0x0000000000000000ull
+#define XCT_FUN_8BRES		0x1000000000000000ull
+#define XCT_FUN_24BRES		0x2000000000000000ull
+#define XCT_FUN_40BRES		0x3000000000000000ull
+#define XCT_FUN_I		0x0800000000000000ull
+#define XCT_FUN_O		0x0400000000000000ull
+#define XCT_FUN_E		0x0200000000000000ull
+#define XCT_FUN_FUN_S		54
+#define XCT_FUN_FUN_M		0x01c0000000000000ull
+#define XCT_FUN_FUN(num)	((((long)(num)) << XCT_FUN_FUN_S) & \
+				XCT_FUN_FUN_M)
+#define XCT_FUN_CRM_NOP		0x0000000000000000ull
+#define XCT_FUN_CRM_SIG		0x0008000000000000ull
+#define XCT_FUN_CRM_ENC		0x0010000000000000ull
+#define XCT_FUN_CRM_DEC		0x0018000000000000ull
+#define XCT_FUN_CRM_SIG_ENC	0x0020000000000000ull
+#define XCT_FUN_CRM_ENC_SIG	0x0028000000000000ull
+#define XCT_FUN_CRM_SIG_DEC	0x0030000000000000ull
+#define XCT_FUN_CRM_DEC_SIG	0x0038000000000000ull
+#define XCT_FUN_LLEN_M		0x0007ffff00000000ull
+#define XCT_FUN_LLEN_S		32ULL
+#define XCT_FUN_LLEN(x)		((((long)(x)) << XCT_FUN_LLEN_S) & \
+				 XCT_FUN_LLEN_M)
+#define XCT_FUN_SHL_M		0x00000000f8000000ull
+#define XCT_FUN_SHL_S		27ull
+#define XCT_FUN_SHL(x)		((((long)(x)) << XCT_FUN_SHL_S) & \
+				 XCT_FUN_SHL_M)
+#define XCT_FUN_CHL_M		0x0000000007c00000ull
+#define XCT_FUN_CHL_S		22ull
+#define XCT_FUN_CHL(x)		((((long)(x)) << XCT_FUN_CHL_S) & \
+				 XCT_FUN_CHL_M)
+#define XCT_FUN_HSZ_M		0x00000000003c0000ull
+#define XCT_FUN_HSZ_S		18ull
+#define XCT_FUN_HSZ(x)		((((long)(x)) << XCT_FUN_HSZ_S) & \
+				 XCT_FUN_HSZ_M)
+#define XCT_FUN_ALG_DES		0x0000000000000000ull
+#define XCT_FUN_ALG_3DES	0x0000000000008000ull
+#define XCT_FUN_ALG_AES		0x0000000000010000ull
+#define XCT_FUN_ALG_ARC		0x0000000000018000ull
+#define XCT_FUN_ALG_KASUMI	0x0000000000020000ull
+#define XCT_FUN_BCM_ECB		0x0000000000000000ull
+#define XCT_FUN_BCM_CBC		0x0000000000001000ull
+#define XCT_FUN_BCM_CFB		0x0000000000002000ull
+#define XCT_FUN_BCM_OFB		0x0000000000003000ull
+#define XCT_FUN_BCM_CNT		0x0000000000003800ull
+#define XCT_FUN_BCM_KAS_F8	0x0000000000002800ull
+#define XCT_FUN_BCM_KAS_F9	0x0000000000001800ull
+#define XCT_FUN_BCP_NO_PAD	0x0000000000000000ull
+#define XCT_FUN_BCP_ZRO		0x0000000000000200ull
+#define XCT_FUN_BCP_PL		0x0000000000000400ull
+#define XCT_FUN_BCP_INCR	0x0000000000000600ull
+#define XCT_FUN_SIG_MD5		(0ull << 4)
+#define XCT_FUN_SIG_SHA1	(2ull << 4)
+#define XCT_FUN_SIG_HMAC_MD5	(8ull << 4)
+#define XCT_FUN_SIG_HMAC_SHA1	(10ull << 4)
+#define XCT_FUN_A		0x0000000000000008ull
+#define XCT_FUN_C		0x0000000000000004ull
+#define XCT_FUN_AL2		0x0000000000000002ull
+#define XCT_FUN_SE		0x0000000000000001ull
+
+#define XCT_FUN_SRC_PTR(len, addr)	(XCT_PTR_LEN(len) | XCT_PTR_ADDR(addr))
+#define XCT_FUN_DST_PTR(len, addr)	(XCT_FUN_SRC_PTR(len, addr) | \
+					0x8000000000000000ull)
+
+#define XCT_CTRL_HDR_FUN_NUM_M		0x01c0000000000000ull
+#define XCT_CTRL_HDR_FUN_NUM_S		54
+#define XCT_CTRL_HDR_LEN_M		0x0007ffff00000000ull
+#define XCT_CTRL_HDR_LEN_S		32
+#define XCT_CTRL_HDR_REG_M		0x00000000000000ffull
+#define XCT_CTRL_HDR_REG_S		0
+
+#define XCT_CTRL_HDR(funcN,len,reg)	(0x9400000000000000ull | \
+			((((long)(funcN)) << XCT_CTRL_HDR_FUN_NUM_S) \
+			& XCT_CTRL_HDR_FUN_NUM_M) | \
+			((((long)(len)) << \
+			XCT_CTRL_HDR_LEN_S) & XCT_CTRL_HDR_LEN_M) | \
+			((((long)(reg)) << \
+			XCT_CTRL_HDR_REG_S) & XCT_CTRL_HDR_REG_M))
+
+/* Function config command options */
+#define	DMA_CALGO_DES			0x00
+#define	DMA_CALGO_3DES			0x01
+#define	DMA_CALGO_AES			0x02
+#define	DMA_CALGO_ARC			0x03
+
+#define DMA_FN_CIV0			0x02
+#define DMA_FN_CIV1			0x03
+#define DMA_FN_HKEY0			0x0a
+
+#define XCT_PTR_ADDR_LEN(ptr)		((ptr) & XCT_PTR_ADDR_M), \
+			(((ptr) & XCT_PTR_LEN_M) >> XCT_PTR_LEN_S)
+
+#endif /* PASEMI_FNU_H */
diff --git a/target/linux/generic/files/crypto/ocf/random.c b/target/linux/generic/files/crypto/ocf/random.c
new file mode 100644
index 0000000..9fc070e
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/random.c
@@ -0,0 +1,317 @@
+/*
+ * A system independant way of adding entropy to the kernels pool
+ * this way the drivers can focus on the real work and we can take
+ * care of pushing it to the appropriate place in the kernel.
+ *
+ * This should be fast and callable from timers/interrupts
+ *
+ * Written by David McCullough <david_mccullough@mcafee.com>
+ * Copyright (C) 2006-2010 David McCullough
+ * Copyright (C) 2004-2005 Intel Corporation.
+ *
+ * LICENSE TERMS
+ *
+ * The free distribution and use of this software in both source and binary
+ * form is allowed (with or without changes) provided that:
+ *
+ *   1. distributions of this source code include the above copyright
+ *      notice, this list of conditions and the following disclaimer;
+ *
+ *   2. distributions in binary form include the above copyright
+ *      notice, this list of conditions and the following disclaimer
+ *      in the documentation and/or other associated materials;
+ *
+ *   3. the copyright holder's name is not used to endorse products
+ *      built using this software without specific written permission.
+ *
+ * ALTERNATIVELY, provided that this notice is retained in full, this product
+ * may be distributed under the terms of the GNU General Public License (GPL),
+ * in which case the provisions of the GPL apply INSTEAD OF those given above.
+ *
+ * DISCLAIMER
+ *
+ * This software is provided 'as is' with no explicit or implied warranties
+ * in respect of its properties, including, but not limited to, correctness
+ * and/or fitness for purpose.
+ */
+
+#include <linux/version.h>
+#if LINUX_VERSION_CODE < KERNEL_VERSION(2,6,38) && !defined(AUTOCONF_INCLUDED)
+#include <linux/config.h>
+#endif
+#include <linux/module.h>
+#include <linux/init.h>
+#include <linux/list.h>
+#include <linux/slab.h>
+#include <linux/wait.h>
+#include <linux/sched.h>
+#include <linux/spinlock.h>
+#include <linux/unistd.h>
+#include <linux/poll.h>
+#include <linux/random.h>
+#include <linux/kthread.h>
+#include <cryptodev.h>
+
+#ifdef CONFIG_OCF_FIPS
+#include "rndtest.h"
+#endif
+
+#ifndef HAS_RANDOM_INPUT_WAIT
+#error "Please do not enable OCF_RANDOMHARVEST unless you have applied patches"
+#endif
+
+/*
+ * a hack to access the debug levels from the crypto driver
+ */
+extern int crypto_debug;
+#define debug crypto_debug
+
+/*
+ * a list of all registered random providers
+ */
+static LIST_HEAD(random_ops);
+static int started = 0;
+static int initted = 0;
+
+struct random_op {
+	struct list_head random_list;
+	u_int32_t driverid;
+	int (*read_random)(void *arg, u_int32_t *buf, int len);
+	void *arg;
+};
+
+static struct task_struct *random_thread;
+static int random_proc(void *arg);
+
+static spinlock_t	random_lock;
+
+/*
+ * just init the spin locks
+ */
+static int
+crypto_random_init(void)
+{
+	spin_lock_init(&random_lock);
+	initted = 1;
+	return(0);
+}
+
+/*
+ * Add the given random reader to our list (if not present)
+ * and start the thread (if not already started)
+ *
+ * we have to assume that driver id is ok for now
+ */
+int
+crypto_rregister(
+	u_int32_t driverid,
+	int (*read_random)(void *arg, u_int32_t *buf, int len),
+	void *arg)
+{
+	unsigned long flags;
+	int ret = 0;
+	struct random_op	*rops, *tmp;
+
+	dprintk("%s,%d: %s(0x%x, %p, %p)\n", __FILE__, __LINE__,
+			__FUNCTION__, driverid, read_random, arg);
+
+	if (!initted)
+		crypto_random_init();
+
+#if 0
+	struct cryptocap	*cap;
+
+	cap = crypto_checkdriver(driverid);
+	if (!cap)
+		return EINVAL;
+#endif
+
+	list_for_each_entry_safe(rops, tmp, &random_ops, random_list) {
+		if (rops->driverid == driverid && rops->read_random == read_random)
+			return EEXIST;
+	}
+
+	rops = (struct random_op *) kmalloc(sizeof(*rops), GFP_KERNEL);
+	if (!rops)
+		return ENOMEM;
+
+	rops->driverid    = driverid;
+	rops->read_random = read_random;
+	rops->arg = arg;
+
+	spin_lock_irqsave(&random_lock, flags);
+	list_add_tail(&rops->random_list, &random_ops);
+	if (!started) {
+		random_thread = kthread_run(random_proc, NULL, "ocf-random");
+		if (IS_ERR(random_thread))
+			ret = PTR_ERR(random_thread);
+		else
+			started = 1;
+	}
+	spin_unlock_irqrestore(&random_lock, flags);
+
+	return ret;
+}
+EXPORT_SYMBOL(crypto_rregister);
+
+int
+crypto_runregister_all(u_int32_t driverid)
+{
+	struct random_op *rops, *tmp;
+	unsigned long flags;
+
+	dprintk("%s,%d: %s(0x%x)\n", __FILE__, __LINE__, __FUNCTION__, driverid);
+
+	list_for_each_entry_safe(rops, tmp, &random_ops, random_list) {
+		if (rops->driverid == driverid) {
+			list_del(&rops->random_list);
+			kfree(rops);
+		}
+	}
+
+	spin_lock_irqsave(&random_lock, flags);
+	if (list_empty(&random_ops) && started)
+		kthread_stop(random_thread);
+	spin_unlock_irqrestore(&random_lock, flags);
+	return(0);
+}
+EXPORT_SYMBOL(crypto_runregister_all);
+
+/*
+ * while we can add entropy to random.c continue to read random data from
+ * the drivers and push it to random.
+ */
+static int
+random_proc(void *arg)
+{
+	int n;
+	int wantcnt;
+	int bufcnt = 0;
+	int retval = 0;
+	int *buf = NULL;
+
+#if LINUX_VERSION_CODE < KERNEL_VERSION(2,6,0)
+	daemonize();
+	spin_lock_irq(&current->sigmask_lock);
+	sigemptyset(&current->blocked);
+	recalc_sigpending(current);
+	spin_unlock_irq(&current->sigmask_lock);
+	sprintf(current->comm, "ocf-random");
+#elif LINUX_VERSION_CODE >= KERNEL_VERSION(3,8,0)
+	recalc_sigpending();
+	sprintf(current->comm, "ocf-random");
+#else
+	daemonize("ocf-random");
+#endif
+
+	(void) get_fs();
+	set_fs(get_ds());
+
+#ifdef CONFIG_OCF_FIPS
+#define NUM_INT (RNDTEST_NBYTES/sizeof(int))
+#else
+#define NUM_INT 32
+#endif
+
+	/*
+	 * some devices can transferr their RNG data direct into memory,
+	 * so make sure it is device friendly
+	 */
+	buf = kmalloc(NUM_INT * sizeof(int), GFP_DMA);
+	if (NULL == buf) {
+		printk("crypto: RNG could not allocate memory\n");
+		retval = -ENOMEM;
+		goto bad_alloc;
+	}
+
+	wantcnt = NUM_INT;   /* start by adding some entropy */
+
+	/*
+	 * its possible due to errors or driver removal that we no longer
+	 * have anything to do,  if so exit or we will consume all the CPU
+	 * doing nothing
+	 */
+	while (!list_empty(&random_ops)) {
+		struct random_op	*rops, *tmp;
+
+#ifdef CONFIG_OCF_FIPS
+		if (wantcnt)
+			wantcnt = NUM_INT; /* FIPs mode can do 20000 bits or none */
+#endif
+
+		/* see if we can get enough entropy to make the world
+		 * a better place.
+		 */
+		while (bufcnt < wantcnt && bufcnt < NUM_INT) {
+			list_for_each_entry_safe(rops, tmp, &random_ops, random_list) {
+
+				n = (*rops->read_random)(rops->arg, &buf[bufcnt],
+							 NUM_INT - bufcnt);
+
+				/* on failure remove the random number generator */
+				if (n == -1) {
+					list_del(&rops->random_list);
+					printk("crypto: RNG (driverid=0x%x) failed, disabling\n",
+							rops->driverid);
+					kfree(rops);
+				} else if (n > 0)
+					bufcnt += n;
+			}
+			/* give up CPU for a bit, just in case as this is a loop */
+			schedule();
+		}
+
+
+#ifdef CONFIG_OCF_FIPS
+		if (bufcnt > 0 && rndtest_buf((unsigned char *) &buf[0])) {
+			dprintk("crypto: buffer had fips errors, discarding\n");
+			bufcnt = 0;
+		}
+#endif
+
+		/*
+		 * if we have a certified buffer,  we can send some data
+		 * to /dev/random and move along
+		 */
+		if (bufcnt > 0) {
+			/* add what we have */
+			random_input_words(buf, bufcnt, bufcnt*sizeof(int)*8);
+			bufcnt = 0;
+		}
+
+		/* give up CPU for a bit so we don't hog while filling */
+		schedule();
+
+		/* wait for needing more */
+		wantcnt = random_input_wait();
+
+		if (wantcnt <= 0)
+			wantcnt = 0; /* try to get some info again */
+		else
+		 	/* round up to one word or we can loop forever */
+			wantcnt = (wantcnt + (sizeof(int)*8)) / (sizeof(int)*8);
+		if (wantcnt > NUM_INT) {
+			wantcnt = NUM_INT;
+		}
+
+		if (signal_pending(current)) {
+#if LINUX_VERSION_CODE < KERNEL_VERSION(2,6,0)
+			spin_lock_irq(&current->sigmask_lock);
+#endif
+			flush_signals(current);
+#if LINUX_VERSION_CODE < KERNEL_VERSION(2,6,0)
+			spin_unlock_irq(&current->sigmask_lock);
+#endif
+		}
+	}
+
+	kfree(buf);
+
+bad_alloc:
+	spin_lock_irq(&random_lock);
+	started = 0;
+	spin_unlock_irq(&random_lock);
+
+	return retval;
+}
+
diff --git a/target/linux/generic/files/crypto/ocf/rndtest.c b/target/linux/generic/files/crypto/ocf/rndtest.c
new file mode 100644
index 0000000..7bed6a1
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/rndtest.c
@@ -0,0 +1,300 @@
+/*	$OpenBSD$	*/
+
+/*
+ * OCF/Linux port done by David McCullough <david_mccullough@mcafee.com>
+ * Copyright (C) 2006-2010 David McCullough
+ * Copyright (C) 2004-2005 Intel Corporation.
+ * The license and original author are listed below.
+ *
+ * Copyright (c) 2002 Jason L. Wright (jason@thought.net)
+ * All rights reserved.
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions
+ * are met:
+ * 1. Redistributions of source code must retain the above copyright
+ *    notice, this list of conditions and the following disclaimer.
+ * 2. Redistributions in binary form must reproduce the above copyright
+ *    notice, this list of conditions and the following disclaimer in the
+ *    documentation and/or other materials provided with the distribution.
+ * 3. All advertising materials mentioning features or use of this software
+ *    must display the following acknowledgement:
+ *	This product includes software developed by Jason L. Wright
+ * 4. The name of the author may not be used to endorse or promote products
+ *    derived from this software without specific prior written permission.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
+ * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
+ * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+ * DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT,
+ * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
+ * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
+ * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
+ * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
+ * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
+ * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+ * POSSIBILITY OF SUCH DAMAGE.
+ */
+
+#include <linux/version.h>
+#if LINUX_VERSION_CODE < KERNEL_VERSION(2,6,38) && !defined(AUTOCONF_INCLUDED)
+#include <linux/config.h>
+#endif
+#include <linux/module.h>
+#include <linux/list.h>
+#include <linux/wait.h>
+#include <linux/time.h>
+#include <linux/unistd.h>
+#include <linux/kernel.h>
+#include <linux/string.h>
+#include <linux/time.h>
+#include <cryptodev.h>
+#include "rndtest.h"
+
+static struct rndtest_stats rndstats;
+
+static	void rndtest_test(struct rndtest_state *);
+
+/* The tests themselves */
+static	int rndtest_monobit(struct rndtest_state *);
+static	int rndtest_runs(struct rndtest_state *);
+static	int rndtest_longruns(struct rndtest_state *);
+static	int rndtest_chi_4(struct rndtest_state *);
+
+static	int rndtest_runs_check(struct rndtest_state *, int, int *);
+static	void rndtest_runs_record(struct rndtest_state *, int, int *);
+
+static const struct rndtest_testfunc {
+	int (*test)(struct rndtest_state *);
+} rndtest_funcs[] = {
+	{ rndtest_monobit },
+	{ rndtest_runs },
+	{ rndtest_chi_4 },
+	{ rndtest_longruns },
+};
+
+#define	RNDTEST_NTESTS	(sizeof(rndtest_funcs)/sizeof(rndtest_funcs[0]))
+
+static void
+rndtest_test(struct rndtest_state *rsp)
+{
+	int i, rv = 0;
+
+	rndstats.rst_tests++;
+	for (i = 0; i < RNDTEST_NTESTS; i++)
+		rv |= (*rndtest_funcs[i].test)(rsp);
+	rsp->rs_discard = (rv != 0);
+}
+
+
+extern int crypto_debug;
+#define rndtest_verbose 2
+#define rndtest_report(rsp, failure, fmt, a...) \
+	{ if (failure || crypto_debug) { printk("rng_test: " fmt "\n", a); } else; }
+
+#define	RNDTEST_MONOBIT_MINONES	9725
+#define	RNDTEST_MONOBIT_MAXONES	10275
+
+static int
+rndtest_monobit(struct rndtest_state *rsp)
+{
+	int i, ones = 0, j;
+	u_int8_t r;
+
+	for (i = 0; i < RNDTEST_NBYTES; i++) {
+		r = rsp->rs_buf[i];
+		for (j = 0; j < 8; j++, r <<= 1)
+			if (r & 0x80)
+				ones++;
+	}
+	if (ones > RNDTEST_MONOBIT_MINONES &&
+	    ones < RNDTEST_MONOBIT_MAXONES) {
+		if (rndtest_verbose > 1)
+			rndtest_report(rsp, 0, "monobit pass (%d < %d < %d)",
+			    RNDTEST_MONOBIT_MINONES, ones,
+			    RNDTEST_MONOBIT_MAXONES);
+		return (0);
+	} else {
+		if (rndtest_verbose)
+			rndtest_report(rsp, 1,
+			    "monobit failed (%d ones)", ones);
+		rndstats.rst_monobit++;
+		return (-1);
+	}
+}
+
+#define	RNDTEST_RUNS_NINTERVAL	6
+
+static const struct rndtest_runs_tabs {
+	u_int16_t min, max;
+} rndtest_runs_tab[] = {
+	{ 2343, 2657 },
+	{ 1135, 1365 },
+	{ 542, 708 },
+	{ 251, 373 },
+	{ 111, 201 },
+	{ 111, 201 },
+};
+
+static int
+rndtest_runs(struct rndtest_state *rsp)
+{
+	int i, j, ones, zeros, rv = 0;
+	int onei[RNDTEST_RUNS_NINTERVAL], zeroi[RNDTEST_RUNS_NINTERVAL];
+	u_int8_t c;
+
+	bzero(onei, sizeof(onei));
+	bzero(zeroi, sizeof(zeroi));
+	ones = zeros = 0;
+	for (i = 0; i < RNDTEST_NBYTES; i++) {
+		c = rsp->rs_buf[i];
+		for (j = 0; j < 8; j++, c <<= 1) {
+			if (c & 0x80) {
+				ones++;
+				rndtest_runs_record(rsp, zeros, zeroi);
+				zeros = 0;
+			} else {
+				zeros++;
+				rndtest_runs_record(rsp, ones, onei);
+				ones = 0;
+			}
+		}
+	}
+	rndtest_runs_record(rsp, ones, onei);
+	rndtest_runs_record(rsp, zeros, zeroi);
+
+	rv |= rndtest_runs_check(rsp, 0, zeroi);
+	rv |= rndtest_runs_check(rsp, 1, onei);
+
+	if (rv)
+		rndstats.rst_runs++;
+
+	return (rv);
+}
+
+static void
+rndtest_runs_record(struct rndtest_state *rsp, int len, int *intrv)
+{
+	if (len == 0)
+		return;
+	if (len > RNDTEST_RUNS_NINTERVAL)
+		len = RNDTEST_RUNS_NINTERVAL;
+	len -= 1;
+	intrv[len]++;
+}
+
+static int
+rndtest_runs_check(struct rndtest_state *rsp, int val, int *src)
+{
+	int i, rv = 0;
+
+	for (i = 0; i < RNDTEST_RUNS_NINTERVAL; i++) {
+		if (src[i] < rndtest_runs_tab[i].min ||
+		    src[i] > rndtest_runs_tab[i].max) {
+			rndtest_report(rsp, 1,
+			    "%s interval %d failed (%d, %d-%d)",
+			    val ? "ones" : "zeros",
+			    i + 1, src[i], rndtest_runs_tab[i].min,
+			    rndtest_runs_tab[i].max);
+			rv = -1;
+		} else {
+			rndtest_report(rsp, 0,
+			    "runs pass %s interval %d (%d < %d < %d)",
+			    val ? "ones" : "zeros",
+			    i + 1, rndtest_runs_tab[i].min, src[i],
+			    rndtest_runs_tab[i].max);
+		}
+	}
+	return (rv);
+}
+
+static int
+rndtest_longruns(struct rndtest_state *rsp)
+{
+	int i, j, ones = 0, zeros = 0, maxones = 0, maxzeros = 0;
+	u_int8_t c;
+
+	for (i = 0; i < RNDTEST_NBYTES; i++) {
+		c = rsp->rs_buf[i];
+		for (j = 0; j < 8; j++, c <<= 1) {
+			if (c & 0x80) {
+				zeros = 0;
+				ones++;
+				if (ones > maxones)
+					maxones = ones;
+			} else {
+				ones = 0;
+				zeros++;
+				if (zeros > maxzeros)
+					maxzeros = zeros;
+			}
+		}
+	}
+
+	if (maxones < 26 && maxzeros < 26) {
+		rndtest_report(rsp, 0, "longruns pass (%d ones, %d zeros)",
+			maxones, maxzeros);
+		return (0);
+	} else {
+		rndtest_report(rsp, 1, "longruns fail (%d ones, %d zeros)",
+			maxones, maxzeros);
+		rndstats.rst_longruns++;
+		return (-1);
+	}
+}
+
+/*
+ * chi^2 test over 4 bits: (this is called the poker test in FIPS 140-2,
+ * but it is really the chi^2 test over 4 bits (the poker test as described
+ * by Knuth vol 2 is something different, and I take him as authoritative
+ * on nomenclature over NIST).
+ */
+#define	RNDTEST_CHI4_K	16
+#define	RNDTEST_CHI4_K_MASK	(RNDTEST_CHI4_K - 1)
+
+/*
+ * The unnormalized values are used so that we don't have to worry about
+ * fractional precision.  The "real" value is found by:
+ *	(V - 1562500) * (16 / 5000) = Vn   (where V is the unnormalized value)
+ */
+#define	RNDTEST_CHI4_VMIN	1563181		/* 2.1792 */
+#define	RNDTEST_CHI4_VMAX	1576929		/* 46.1728 */
+
+static int
+rndtest_chi_4(struct rndtest_state *rsp)
+{
+	unsigned int freq[RNDTEST_CHI4_K], i, sum;
+
+	for (i = 0; i < RNDTEST_CHI4_K; i++)
+		freq[i] = 0;
+
+	/* Get number of occurances of each 4 bit pattern */
+	for (i = 0; i < RNDTEST_NBYTES; i++) {
+		freq[(rsp->rs_buf[i] >> 4) & RNDTEST_CHI4_K_MASK]++;
+		freq[(rsp->rs_buf[i] >> 0) & RNDTEST_CHI4_K_MASK]++;
+	}
+
+	for (i = 0, sum = 0; i < RNDTEST_CHI4_K; i++)
+		sum += freq[i] * freq[i];
+
+	if (sum >= 1563181 && sum <= 1576929) {
+		rndtest_report(rsp, 0, "chi^2(4): pass (sum %u)", sum);
+		return (0);
+	} else {
+		rndtest_report(rsp, 1, "chi^2(4): failed (sum %u)", sum);
+		rndstats.rst_chi++;
+		return (-1);
+	}
+}
+
+int
+rndtest_buf(unsigned char *buf)
+{
+	struct rndtest_state rsp;
+
+	memset(&rsp, 0, sizeof(rsp));
+	rsp.rs_buf = buf;
+	rndtest_test(&rsp);
+	return(rsp.rs_discard);
+}
+
diff --git a/target/linux/generic/files/crypto/ocf/rndtest.h b/target/linux/generic/files/crypto/ocf/rndtest.h
new file mode 100644
index 0000000..e9d8ec8
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/rndtest.h
@@ -0,0 +1,54 @@
+/*	$FreeBSD: src/sys/dev/rndtest/rndtest.h,v 1.1 2003/03/11 22:54:44 sam Exp $	*/
+/*	$OpenBSD$	*/
+
+/*
+ * Copyright (c) 2002 Jason L. Wright (jason@thought.net)
+ * All rights reserved.
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions
+ * are met:
+ * 1. Redistributions of source code must retain the above copyright
+ *    notice, this list of conditions and the following disclaimer.
+ * 2. Redistributions in binary form must reproduce the above copyright
+ *    notice, this list of conditions and the following disclaimer in the
+ *    documentation and/or other materials provided with the distribution.
+ * 3. All advertising materials mentioning features or use of this software
+ *    must display the following acknowledgement:
+ *	This product includes software developed by Jason L. Wright
+ * 4. The name of the author may not be used to endorse or promote products
+ *    derived from this software without specific prior written permission.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
+ * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
+ * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+ * DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT,
+ * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
+ * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
+ * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
+ * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
+ * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
+ * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+ * POSSIBILITY OF SUCH DAMAGE.
+ */
+
+
+/* Some of the tests depend on these values */
+#define	RNDTEST_NBYTES	2500
+#define	RNDTEST_NBITS	(8 * RNDTEST_NBYTES)
+
+struct rndtest_state {
+	int		rs_discard;	/* discard/accept random data */
+	u_int8_t	*rs_buf;
+};
+
+struct rndtest_stats {
+	u_int32_t	rst_discard;	/* number of bytes discarded */
+	u_int32_t	rst_tests;	/* number of test runs */
+	u_int32_t	rst_monobit;	/* monobit test failures */
+	u_int32_t	rst_runs;	/* 0/1 runs failures */
+	u_int32_t	rst_longruns;	/* longruns failures */
+	u_int32_t	rst_chi;	/* chi^2 failures */
+};
+
+extern int rndtest_buf(unsigned char *buf);
diff --git a/target/linux/generic/files/crypto/ocf/safe/Makefile b/target/linux/generic/files/crypto/ocf/safe/Makefile
new file mode 100644
index 0000000..9a36b08
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/safe/Makefile
@@ -0,0 +1,12 @@
+# for SGlinux builds
+-include $(ROOTDIR)/modules/.config
+
+obj-$(CONFIG_OCF_SAFE) += safe.o
+
+obj ?= .
+EXTRA_CFLAGS += -I$(obj)/.. -I$(obj)/
+
+ifdef TOPDIR
+-include $(TOPDIR)/Rules.make
+endif
+
diff --git a/target/linux/generic/files/crypto/ocf/safe/hmachack.h b/target/linux/generic/files/crypto/ocf/safe/hmachack.h
new file mode 100644
index 0000000..598c958
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/safe/hmachack.h
@@ -0,0 +1,37 @@
+/*
+ * until we find a cleaner way, include the BSD md5/sha1 code
+ * here
+ */
+#ifdef HMAC_HACK
+#define LITTLE_ENDIAN 1234
+#define BIG_ENDIAN 4321
+#ifdef __LITTLE_ENDIAN
+#define BYTE_ORDER LITTLE_ENDIAN
+#endif
+#ifdef __BIG_ENDIAN
+#define BYTE_ORDER BIG_ENDIAN
+#endif
+
+u_int8_t hmac_ipad_buffer[64] = {
+    0x36, 0x36, 0x36, 0x36, 0x36, 0x36, 0x36, 0x36,
+    0x36, 0x36, 0x36, 0x36, 0x36, 0x36, 0x36, 0x36,
+    0x36, 0x36, 0x36, 0x36, 0x36, 0x36, 0x36, 0x36,
+    0x36, 0x36, 0x36, 0x36, 0x36, 0x36, 0x36, 0x36,
+    0x36, 0x36, 0x36, 0x36, 0x36, 0x36, 0x36, 0x36,
+    0x36, 0x36, 0x36, 0x36, 0x36, 0x36, 0x36, 0x36,
+    0x36, 0x36, 0x36, 0x36, 0x36, 0x36, 0x36, 0x36,
+    0x36, 0x36, 0x36, 0x36, 0x36, 0x36, 0x36, 0x36
+};
+
+u_int8_t hmac_opad_buffer[64] = {
+    0x5C, 0x5C, 0x5C, 0x5C, 0x5C, 0x5C, 0x5C, 0x5C,
+    0x5C, 0x5C, 0x5C, 0x5C, 0x5C, 0x5C, 0x5C, 0x5C,
+    0x5C, 0x5C, 0x5C, 0x5C, 0x5C, 0x5C, 0x5C, 0x5C,
+    0x5C, 0x5C, 0x5C, 0x5C, 0x5C, 0x5C, 0x5C, 0x5C,
+    0x5C, 0x5C, 0x5C, 0x5C, 0x5C, 0x5C, 0x5C, 0x5C,
+    0x5C, 0x5C, 0x5C, 0x5C, 0x5C, 0x5C, 0x5C, 0x5C,
+    0x5C, 0x5C, 0x5C, 0x5C, 0x5C, 0x5C, 0x5C, 0x5C,
+    0x5C, 0x5C, 0x5C, 0x5C, 0x5C, 0x5C, 0x5C, 0x5C
+};
+#endif /* HMAC_HACK */
+
diff --git a/target/linux/generic/files/crypto/ocf/safe/md5.c b/target/linux/generic/files/crypto/ocf/safe/md5.c
new file mode 100644
index 0000000..077c42e
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/safe/md5.c
@@ -0,0 +1,308 @@
+/*	$KAME: md5.c,v 1.5 2000/11/08 06:13:08 itojun Exp $	*/
+/*
+ * Copyright (C) 1995, 1996, 1997, and 1998 WIDE Project.
+ * All rights reserved.
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions
+ * are met:
+ * 1. Redistributions of source code must retain the above copyright
+ *    notice, this list of conditions and the following disclaimer.
+ * 2. Redistributions in binary form must reproduce the above copyright
+ *    notice, this list of conditions and the following disclaimer in the
+ *    documentation and/or other materials provided with the distribution.
+ * 3. Neither the name of the project nor the names of its contributors
+ *    may be used to endorse or promote products derived from this software
+ *    without specific prior written permission.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE PROJECT AND CONTRIBUTORS ``AS IS'' AND
+ * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+ * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+ * ARE DISCLAIMED.  IN NO EVENT SHALL THE PROJECT OR CONTRIBUTORS BE LIABLE
+ * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
+ * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
+ * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
+ * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+ * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
+ * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
+ * SUCH DAMAGE.
+ */
+
+#if 0
+#include <sys/cdefs.h>
+__FBSDID("$FreeBSD: src/sys/crypto/md5.c,v 1.9 2004/01/27 19:49:19 des Exp $");
+
+#include <sys/types.h>
+#include <sys/cdefs.h>
+#include <sys/time.h>
+#include <sys/systm.h>
+#include <crypto/md5.h>
+#endif
+
+#define SHIFT(X, s) (((X) << (s)) | ((X) >> (32 - (s))))
+
+#define F(X, Y, Z) (((X) & (Y)) | ((~X) & (Z)))
+#define G(X, Y, Z) (((X) & (Z)) | ((Y) & (~Z)))
+#define H(X, Y, Z) ((X) ^ (Y) ^ (Z))
+#define I(X, Y, Z) ((Y) ^ ((X) | (~Z)))
+
+#define ROUND1(a, b, c, d, k, s, i) { \
+	(a) = (a) + F((b), (c), (d)) + X[(k)] + T[(i)]; \
+	(a) = SHIFT((a), (s)); \
+	(a) = (b) + (a); \
+}
+
+#define ROUND2(a, b, c, d, k, s, i) { \
+	(a) = (a) + G((b), (c), (d)) + X[(k)] + T[(i)]; \
+	(a) = SHIFT((a), (s)); \
+	(a) = (b) + (a); \
+}
+
+#define ROUND3(a, b, c, d, k, s, i) { \
+	(a) = (a) + H((b), (c), (d)) + X[(k)] + T[(i)]; \
+	(a) = SHIFT((a), (s)); \
+	(a) = (b) + (a); \
+}
+
+#define ROUND4(a, b, c, d, k, s, i) { \
+	(a) = (a) + I((b), (c), (d)) + X[(k)] + T[(i)]; \
+	(a) = SHIFT((a), (s)); \
+	(a) = (b) + (a); \
+}
+
+#define Sa	 7
+#define Sb	12
+#define Sc	17
+#define Sd	22
+
+#define Se	 5
+#define Sf	 9
+#define Sg	14
+#define Sh	20
+
+#define Si	 4
+#define Sj	11
+#define Sk	16
+#define Sl	23
+
+#define Sm	 6
+#define Sn	10
+#define So	15
+#define Sp	21
+
+#define MD5_A0	0x67452301
+#define MD5_B0	0xefcdab89
+#define MD5_C0	0x98badcfe
+#define MD5_D0	0x10325476
+
+/* Integer part of 4294967296 times abs(sin(i)), where i is in radians. */
+static const u_int32_t T[65] = {
+	0,
+	0xd76aa478, 	0xe8c7b756,	0x242070db,	0xc1bdceee,
+	0xf57c0faf,	0x4787c62a, 	0xa8304613,	0xfd469501,
+	0x698098d8,	0x8b44f7af,	0xffff5bb1,	0x895cd7be,
+	0x6b901122, 	0xfd987193, 	0xa679438e,	0x49b40821,
+
+	0xf61e2562,	0xc040b340, 	0x265e5a51, 	0xe9b6c7aa,
+	0xd62f105d,	0x2441453,	0xd8a1e681,	0xe7d3fbc8,
+	0x21e1cde6,	0xc33707d6, 	0xf4d50d87, 	0x455a14ed,
+	0xa9e3e905,	0xfcefa3f8, 	0x676f02d9, 	0x8d2a4c8a,
+
+	0xfffa3942,	0x8771f681, 	0x6d9d6122, 	0xfde5380c,
+	0xa4beea44, 	0x4bdecfa9, 	0xf6bb4b60, 	0xbebfbc70,
+	0x289b7ec6, 	0xeaa127fa, 	0xd4ef3085,	0x4881d05,
+	0xd9d4d039, 	0xe6db99e5, 	0x1fa27cf8, 	0xc4ac5665,
+
+	0xf4292244, 	0x432aff97, 	0xab9423a7, 	0xfc93a039,
+	0x655b59c3, 	0x8f0ccc92, 	0xffeff47d, 	0x85845dd1,
+	0x6fa87e4f, 	0xfe2ce6e0, 	0xa3014314, 	0x4e0811a1,
+	0xf7537e82, 	0xbd3af235, 	0x2ad7d2bb, 	0xeb86d391,
+};
+
+static const u_int8_t md5_paddat[MD5_BUFLEN] = {
+	0x80,	0,	0,	0,	0,	0,	0,	0,
+	0,	0,	0,	0,	0,	0,	0,	0,
+	0,	0,	0,	0,	0,	0,	0,	0,
+	0,	0,	0,	0,	0,	0,	0,	0,
+	0,	0,	0,	0,	0,	0,	0,	0,
+	0,	0,	0,	0,	0,	0,	0,	0,
+	0,	0,	0,	0,	0,	0,	0,	0,
+	0,	0,	0,	0,	0,	0,	0,	0,	
+};
+
+static void md5_calc(u_int8_t *, md5_ctxt *);
+
+void md5_init(ctxt)
+	md5_ctxt *ctxt;
+{
+	ctxt->md5_n = 0;
+	ctxt->md5_i = 0;
+	ctxt->md5_sta = MD5_A0;
+	ctxt->md5_stb = MD5_B0;
+	ctxt->md5_stc = MD5_C0;
+	ctxt->md5_std = MD5_D0;
+	bzero(ctxt->md5_buf, sizeof(ctxt->md5_buf));
+}
+
+void md5_loop(ctxt, input, len)
+	md5_ctxt *ctxt;
+	u_int8_t *input;
+	u_int len; /* number of bytes */
+{
+	u_int gap, i;
+
+	ctxt->md5_n += len * 8; /* byte to bit */
+	gap = MD5_BUFLEN - ctxt->md5_i;
+
+	if (len >= gap) {
+		bcopy((void *)input, (void *)(ctxt->md5_buf + ctxt->md5_i),
+			gap);
+		md5_calc(ctxt->md5_buf, ctxt);
+
+		for (i = gap; i + MD5_BUFLEN <= len; i += MD5_BUFLEN) {
+			md5_calc((u_int8_t *)(input + i), ctxt);
+		}
+		
+		ctxt->md5_i = len - i;
+		bcopy((void *)(input + i), (void *)ctxt->md5_buf, ctxt->md5_i);
+	} else {
+		bcopy((void *)input, (void *)(ctxt->md5_buf + ctxt->md5_i),
+			len);
+		ctxt->md5_i += len;
+	}
+}
+
+void md5_pad(ctxt)
+	md5_ctxt *ctxt;
+{
+	u_int gap;
+
+	/* Don't count up padding. Keep md5_n. */	
+	gap = MD5_BUFLEN - ctxt->md5_i;
+	if (gap > 8) {
+		bcopy(md5_paddat,
+		      (void *)(ctxt->md5_buf + ctxt->md5_i),
+		      gap - sizeof(ctxt->md5_n));
+	} else {
+		/* including gap == 8 */
+		bcopy(md5_paddat, (void *)(ctxt->md5_buf + ctxt->md5_i),
+			gap);
+		md5_calc(ctxt->md5_buf, ctxt);
+		bcopy((md5_paddat + gap),
+		      (void *)ctxt->md5_buf,
+		      MD5_BUFLEN - sizeof(ctxt->md5_n));
+	}
+
+	/* 8 byte word */	
+#if BYTE_ORDER == LITTLE_ENDIAN
+	bcopy(&ctxt->md5_n8[0], &ctxt->md5_buf[56], 8);
+#endif
+#if BYTE_ORDER == BIG_ENDIAN
+	ctxt->md5_buf[56] = ctxt->md5_n8[7];
+	ctxt->md5_buf[57] = ctxt->md5_n8[6];
+	ctxt->md5_buf[58] = ctxt->md5_n8[5];
+	ctxt->md5_buf[59] = ctxt->md5_n8[4];
+	ctxt->md5_buf[60] = ctxt->md5_n8[3];
+	ctxt->md5_buf[61] = ctxt->md5_n8[2];
+	ctxt->md5_buf[62] = ctxt->md5_n8[1];
+	ctxt->md5_buf[63] = ctxt->md5_n8[0];
+#endif
+
+	md5_calc(ctxt->md5_buf, ctxt);
+}
+
+void md5_result(digest, ctxt)
+	u_int8_t *digest;
+	md5_ctxt *ctxt;
+{
+	/* 4 byte words */
+#if BYTE_ORDER == LITTLE_ENDIAN
+	bcopy(&ctxt->md5_st8[0], digest, 16);
+#endif
+#if BYTE_ORDER == BIG_ENDIAN
+	digest[ 0] = ctxt->md5_st8[ 3]; digest[ 1] = ctxt->md5_st8[ 2];
+	digest[ 2] = ctxt->md5_st8[ 1]; digest[ 3] = ctxt->md5_st8[ 0];
+	digest[ 4] = ctxt->md5_st8[ 7]; digest[ 5] = ctxt->md5_st8[ 6];
+	digest[ 6] = ctxt->md5_st8[ 5]; digest[ 7] = ctxt->md5_st8[ 4];
+	digest[ 8] = ctxt->md5_st8[11]; digest[ 9] = ctxt->md5_st8[10];
+	digest[10] = ctxt->md5_st8[ 9]; digest[11] = ctxt->md5_st8[ 8];
+	digest[12] = ctxt->md5_st8[15]; digest[13] = ctxt->md5_st8[14];
+	digest[14] = ctxt->md5_st8[13]; digest[15] = ctxt->md5_st8[12];
+#endif
+}
+
+static void md5_calc(b64, ctxt)
+	u_int8_t *b64;
+	md5_ctxt *ctxt;
+{
+	u_int32_t A = ctxt->md5_sta;
+	u_int32_t B = ctxt->md5_stb;
+	u_int32_t C = ctxt->md5_stc;
+	u_int32_t D = ctxt->md5_std;
+#if BYTE_ORDER == LITTLE_ENDIAN
+	u_int32_t *X = (u_int32_t *)b64;
+#endif	
+#if BYTE_ORDER == BIG_ENDIAN
+	/* 4 byte words */
+	/* what a brute force but fast! */
+	u_int32_t X[16];
+	u_int8_t *y = (u_int8_t *)X;
+	y[ 0] = b64[ 3]; y[ 1] = b64[ 2]; y[ 2] = b64[ 1]; y[ 3] = b64[ 0];
+	y[ 4] = b64[ 7]; y[ 5] = b64[ 6]; y[ 6] = b64[ 5]; y[ 7] = b64[ 4];
+	y[ 8] = b64[11]; y[ 9] = b64[10]; y[10] = b64[ 9]; y[11] = b64[ 8];
+	y[12] = b64[15]; y[13] = b64[14]; y[14] = b64[13]; y[15] = b64[12];
+	y[16] = b64[19]; y[17] = b64[18]; y[18] = b64[17]; y[19] = b64[16];
+	y[20] = b64[23]; y[21] = b64[22]; y[22] = b64[21]; y[23] = b64[20];
+	y[24] = b64[27]; y[25] = b64[26]; y[26] = b64[25]; y[27] = b64[24];
+	y[28] = b64[31]; y[29] = b64[30]; y[30] = b64[29]; y[31] = b64[28];
+	y[32] = b64[35]; y[33] = b64[34]; y[34] = b64[33]; y[35] = b64[32];
+	y[36] = b64[39]; y[37] = b64[38]; y[38] = b64[37]; y[39] = b64[36];
+	y[40] = b64[43]; y[41] = b64[42]; y[42] = b64[41]; y[43] = b64[40];
+	y[44] = b64[47]; y[45] = b64[46]; y[46] = b64[45]; y[47] = b64[44];
+	y[48] = b64[51]; y[49] = b64[50]; y[50] = b64[49]; y[51] = b64[48];
+	y[52] = b64[55]; y[53] = b64[54]; y[54] = b64[53]; y[55] = b64[52];
+	y[56] = b64[59]; y[57] = b64[58]; y[58] = b64[57]; y[59] = b64[56];
+	y[60] = b64[63]; y[61] = b64[62]; y[62] = b64[61]; y[63] = b64[60];
+#endif
+
+	ROUND1(A, B, C, D,  0, Sa,  1); ROUND1(D, A, B, C,  1, Sb,  2);
+	ROUND1(C, D, A, B,  2, Sc,  3); ROUND1(B, C, D, A,  3, Sd,  4);
+	ROUND1(A, B, C, D,  4, Sa,  5); ROUND1(D, A, B, C,  5, Sb,  6);
+	ROUND1(C, D, A, B,  6, Sc,  7); ROUND1(B, C, D, A,  7, Sd,  8);
+	ROUND1(A, B, C, D,  8, Sa,  9); ROUND1(D, A, B, C,  9, Sb, 10);
+	ROUND1(C, D, A, B, 10, Sc, 11); ROUND1(B, C, D, A, 11, Sd, 12);
+	ROUND1(A, B, C, D, 12, Sa, 13); ROUND1(D, A, B, C, 13, Sb, 14);
+	ROUND1(C, D, A, B, 14, Sc, 15); ROUND1(B, C, D, A, 15, Sd, 16);
+	
+	ROUND2(A, B, C, D,  1, Se, 17); ROUND2(D, A, B, C,  6, Sf, 18);
+	ROUND2(C, D, A, B, 11, Sg, 19); ROUND2(B, C, D, A,  0, Sh, 20);
+	ROUND2(A, B, C, D,  5, Se, 21); ROUND2(D, A, B, C, 10, Sf, 22);
+	ROUND2(C, D, A, B, 15, Sg, 23); ROUND2(B, C, D, A,  4, Sh, 24);
+	ROUND2(A, B, C, D,  9, Se, 25); ROUND2(D, A, B, C, 14, Sf, 26);
+	ROUND2(C, D, A, B,  3, Sg, 27); ROUND2(B, C, D, A,  8, Sh, 28);
+	ROUND2(A, B, C, D, 13, Se, 29); ROUND2(D, A, B, C,  2, Sf, 30);
+	ROUND2(C, D, A, B,  7, Sg, 31); ROUND2(B, C, D, A, 12, Sh, 32);
+
+	ROUND3(A, B, C, D,  5, Si, 33); ROUND3(D, A, B, C,  8, Sj, 34);
+	ROUND3(C, D, A, B, 11, Sk, 35); ROUND3(B, C, D, A, 14, Sl, 36);
+	ROUND3(A, B, C, D,  1, Si, 37); ROUND3(D, A, B, C,  4, Sj, 38);
+	ROUND3(C, D, A, B,  7, Sk, 39); ROUND3(B, C, D, A, 10, Sl, 40);
+	ROUND3(A, B, C, D, 13, Si, 41); ROUND3(D, A, B, C,  0, Sj, 42);
+	ROUND3(C, D, A, B,  3, Sk, 43); ROUND3(B, C, D, A,  6, Sl, 44);
+	ROUND3(A, B, C, D,  9, Si, 45); ROUND3(D, A, B, C, 12, Sj, 46);
+	ROUND3(C, D, A, B, 15, Sk, 47); ROUND3(B, C, D, A,  2, Sl, 48);
+	
+	ROUND4(A, B, C, D,  0, Sm, 49); ROUND4(D, A, B, C,  7, Sn, 50);	
+	ROUND4(C, D, A, B, 14, So, 51); ROUND4(B, C, D, A,  5, Sp, 52);	
+	ROUND4(A, B, C, D, 12, Sm, 53); ROUND4(D, A, B, C,  3, Sn, 54);	
+	ROUND4(C, D, A, B, 10, So, 55); ROUND4(B, C, D, A,  1, Sp, 56);	
+	ROUND4(A, B, C, D,  8, Sm, 57); ROUND4(D, A, B, C, 15, Sn, 58);	
+	ROUND4(C, D, A, B,  6, So, 59); ROUND4(B, C, D, A, 13, Sp, 60);	
+	ROUND4(A, B, C, D,  4, Sm, 61); ROUND4(D, A, B, C, 11, Sn, 62);	
+	ROUND4(C, D, A, B,  2, So, 63); ROUND4(B, C, D, A,  9, Sp, 64);
+
+	ctxt->md5_sta += A;
+	ctxt->md5_stb += B;
+	ctxt->md5_stc += C;
+	ctxt->md5_std += D;
+}
diff --git a/target/linux/generic/files/crypto/ocf/safe/md5.h b/target/linux/generic/files/crypto/ocf/safe/md5.h
new file mode 100644
index 0000000..690f5bf
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/safe/md5.h
@@ -0,0 +1,76 @@
+/*	$FreeBSD: src/sys/crypto/md5.h,v 1.4 2002/03/20 05:13:50 alfred Exp $	*/
+/*	$KAME: md5.h,v 1.4 2000/03/27 04:36:22 sumikawa Exp $	*/
+
+/*
+ * Copyright (C) 1995, 1996, 1997, and 1998 WIDE Project.
+ * All rights reserved.
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions
+ * are met:
+ * 1. Redistributions of source code must retain the above copyright
+ *    notice, this list of conditions and the following disclaimer.
+ * 2. Redistributions in binary form must reproduce the above copyright
+ *    notice, this list of conditions and the following disclaimer in the
+ *    documentation and/or other materials provided with the distribution.
+ * 3. Neither the name of the project nor the names of its contributors
+ *    may be used to endorse or promote products derived from this software
+ *    without specific prior written permission.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE PROJECT AND CONTRIBUTORS ``AS IS'' AND
+ * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+ * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+ * ARE DISCLAIMED.  IN NO EVENT SHALL THE PROJECT OR CONTRIBUTORS BE LIABLE
+ * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
+ * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
+ * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
+ * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+ * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
+ * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
+ * SUCH DAMAGE.
+ */
+
+#ifndef _NETINET6_MD5_H_
+#define _NETINET6_MD5_H_
+
+#define MD5_BUFLEN	64
+
+typedef struct {
+	union {
+		u_int32_t	md5_state32[4];
+		u_int8_t	md5_state8[16];
+	} md5_st;
+
+#define md5_sta		md5_st.md5_state32[0]
+#define md5_stb		md5_st.md5_state32[1]
+#define md5_stc		md5_st.md5_state32[2]
+#define md5_std		md5_st.md5_state32[3]
+#define md5_st8		md5_st.md5_state8
+
+	union {
+		u_int64_t	md5_count64;
+		u_int8_t	md5_count8[8];
+	} md5_count;
+#define md5_n	md5_count.md5_count64
+#define md5_n8	md5_count.md5_count8
+
+	u_int	md5_i;
+	u_int8_t	md5_buf[MD5_BUFLEN];
+} md5_ctxt;
+
+extern void md5_init(md5_ctxt *);
+extern void md5_loop(md5_ctxt *, u_int8_t *, u_int);
+extern void md5_pad(md5_ctxt *);
+extern void md5_result(u_int8_t *, md5_ctxt *);
+
+/* compatibility */
+#define MD5_CTX		md5_ctxt
+#define MD5Init(x)	md5_init((x))
+#define MD5Update(x, y, z)	md5_loop((x), (y), (z))
+#define MD5Final(x, y) \
+do {				\
+	md5_pad((y));		\
+	md5_result((x), (y));	\
+} while (0)
+
+#endif /* ! _NETINET6_MD5_H_*/
diff --git a/target/linux/generic/files/crypto/ocf/safe/safe.c b/target/linux/generic/files/crypto/ocf/safe/safe.c
new file mode 100644
index 0000000..f4daa5f
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/safe/safe.c
@@ -0,0 +1,2230 @@
+/*-
+ * Linux port done by David McCullough <david_mccullough@mcafee.com>
+ * Copyright (C) 2004-2010 David McCullough
+ * The license and original author are listed below.
+ *
+ * Copyright (c) 2003 Sam Leffler, Errno Consulting
+ * Copyright (c) 2003 Global Technology Associates, Inc.
+ * All rights reserved.
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions
+ * are met:
+ * 1. Redistributions of source code must retain the above copyright
+ *    notice, this list of conditions and the following disclaimer.
+ * 2. Redistributions in binary form must reproduce the above copyright
+ *    notice, this list of conditions and the following disclaimer in the
+ *    documentation and/or other materials provided with the distribution.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
+ * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+ * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+ * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
+ * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
+ * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
+ * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
+ * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+ * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
+ * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
+ * SUCH DAMAGE.
+ *
+__FBSDID("$FreeBSD: src/sys/dev/safe/safe.c,v 1.18 2007/03/21 03:42:50 sam Exp $");
+ */
+
+#include <linux/version.h>
+#if LINUX_VERSION_CODE < KERNEL_VERSION(2,6,38) && !defined(AUTOCONF_INCLUDED)
+#include <linux/config.h>
+#endif
+#include <linux/module.h>
+#include <linux/kernel.h>
+#include <linux/init.h>
+#include <linux/list.h>
+#include <linux/slab.h>
+#include <linux/wait.h>
+#include <linux/sched.h>
+#include <linux/pci.h>
+#include <linux/delay.h>
+#include <linux/interrupt.h>
+#include <linux/spinlock.h>
+#include <linux/random.h>
+#include <linux/skbuff.h>
+#include <asm/io.h>
+
+/*
+ * SafeNet SafeXcel-1141 hardware crypto accelerator
+ */
+
+#include <cryptodev.h>
+#include <uio.h>
+#include <safe/safereg.h>
+#include <safe/safevar.h>
+
+#if 1
+#define	DPRINTF(a)	do { \
+						if (debug) { \
+							printk("%s: ", sc ? \
+								device_get_nameunit(sc->sc_dev) : "safe"); \
+							printk a; \
+						} \
+					} while (0)
+#else
+#define	DPRINTF(a)
+#endif
+
+/*
+ * until we find a cleaner way, include the BSD md5/sha1 code
+ * here
+ */
+#define HMAC_HACK 1
+#ifdef HMAC_HACK
+#include <safe/hmachack.h>
+#include <safe/md5.h>
+#include <safe/md5.c>
+#include <safe/sha1.h>
+#include <safe/sha1.c>
+#endif /* HMAC_HACK */
+
+/* add proc entry for this */
+struct safe_stats safestats;
+
+#define debug safe_debug
+int safe_debug = 0;
+module_param(safe_debug, int, 0644);
+MODULE_PARM_DESC(safe_debug, "Enable debug");
+
+static	void safe_callback(struct safe_softc *, struct safe_ringentry *);
+static	void safe_feed(struct safe_softc *, struct safe_ringentry *);
+#if defined(CONFIG_OCF_RANDOMHARVEST) && !defined(SAFE_NO_RNG)
+static	void safe_rng_init(struct safe_softc *);
+int safe_rngbufsize = 8;		/* 32 bytes each read  */
+module_param(safe_rngbufsize, int, 0644);
+MODULE_PARM_DESC(safe_rngbufsize, "RNG polling buffer size (32-bit words)");
+int safe_rngmaxalarm = 8;		/* max alarms before reset */
+module_param(safe_rngmaxalarm, int, 0644);
+MODULE_PARM_DESC(safe_rngmaxalarm, "RNG max alarms before reset");
+#endif /* SAFE_NO_RNG */
+
+static void safe_totalreset(struct safe_softc *sc);
+static int safe_dmamap_aligned(struct safe_softc *sc, const struct safe_operand *op);
+static int safe_dmamap_uniform(struct safe_softc *sc, const struct safe_operand *op);
+static int safe_free_entry(struct safe_softc *sc, struct safe_ringentry *re);
+static int safe_kprocess(device_t dev, struct cryptkop *krp, int hint);
+static int safe_kstart(struct safe_softc *sc);
+static int safe_ksigbits(struct safe_softc *sc, struct crparam *cr);
+static void safe_kfeed(struct safe_softc *sc);
+static void safe_kpoll(unsigned long arg);
+static void safe_kload_reg(struct safe_softc *sc, u_int32_t off,
+								u_int32_t len, struct crparam *n);
+
+static	int safe_newsession(device_t, u_int32_t *, struct cryptoini *);
+static	int safe_freesession(device_t, u_int64_t);
+static	int safe_process(device_t, struct cryptop *, int);
+
+static device_method_t safe_methods = {
+	/* crypto device methods */
+	DEVMETHOD(cryptodev_newsession,	safe_newsession),
+	DEVMETHOD(cryptodev_freesession,safe_freesession),
+	DEVMETHOD(cryptodev_process,	safe_process),
+	DEVMETHOD(cryptodev_kprocess,	safe_kprocess),
+};
+
+#define	READ_REG(sc,r)			readl((sc)->sc_base_addr + (r))
+#define WRITE_REG(sc,r,val)		writel((val), (sc)->sc_base_addr + (r))
+
+#define SAFE_MAX_CHIPS 8
+static struct safe_softc *safe_chip_idx[SAFE_MAX_CHIPS];
+
+/*
+ * split our buffers up into safe DMAable byte fragments to avoid lockup
+ * bug in 1141 HW on rev 1.0.
+ */
+
+static int
+pci_map_linear(
+	struct safe_softc *sc,
+	struct safe_operand *buf,
+	void *addr,
+	int len)
+{
+	dma_addr_t tmp;
+	int chunk, tlen = len;
+
+	tmp = pci_map_single(sc->sc_pcidev, addr, len, PCI_DMA_BIDIRECTIONAL);
+
+	buf->mapsize += len;
+	while (len > 0) {
+		chunk = (len > sc->sc_max_dsize) ? sc->sc_max_dsize : len;
+		buf->segs[buf->nsegs].ds_addr = tmp;
+		buf->segs[buf->nsegs].ds_len  = chunk;
+		buf->segs[buf->nsegs].ds_tlen = tlen;
+		buf->nsegs++;
+		tmp  += chunk;
+		len  -= chunk;
+		tlen = 0;
+	}
+	return 0;
+}
+
+/*
+ * map in a given uio buffer (great on some arches :-)
+ */
+
+static int
+pci_map_uio(struct safe_softc *sc, struct safe_operand *buf, struct uio *uio)
+{
+	struct iovec *iov = uio->uio_iov;
+	int n;
+
+	DPRINTF(("%s()\n", __FUNCTION__));
+
+	buf->mapsize = 0;
+	buf->nsegs = 0;
+
+	for (n = 0; n < uio->uio_iovcnt; n++) {
+		pci_map_linear(sc, buf, iov->iov_base, iov->iov_len);
+		iov++;
+	}
+
+	/* identify this buffer by the first segment */
+	buf->map = (void *) buf->segs[0].ds_addr;
+	return(0);
+}
+
+/*
+ * map in a given sk_buff
+ */
+
+static int
+pci_map_skb(struct safe_softc *sc,struct safe_operand *buf,struct sk_buff *skb)
+{
+	int i;
+
+	DPRINTF(("%s()\n", __FUNCTION__));
+
+	buf->mapsize = 0;
+	buf->nsegs = 0;
+
+	pci_map_linear(sc, buf, skb->data, skb_headlen(skb));
+
+	for (i = 0; i < skb_shinfo(skb)->nr_frags; i++) {
+		pci_map_linear(sc, buf,
+				page_address(skb_frag_page(&skb_shinfo(skb)->frags[i])) +
+				                        skb_shinfo(skb)->frags[i].page_offset,
+				skb_shinfo(skb)->frags[i].size);
+	}
+
+	/* identify this buffer by the first segment */
+	buf->map = (void *) buf->segs[0].ds_addr;
+	return(0);
+}
+
+
+#if 0 /* not needed at this time */
+static void
+pci_sync_operand(struct safe_softc *sc, struct safe_operand *buf)
+{
+	int i;
+
+	DPRINTF(("%s()\n", __FUNCTION__));
+	for (i = 0; i < buf->nsegs; i++)
+		pci_dma_sync_single_for_cpu(sc->sc_pcidev, buf->segs[i].ds_addr,
+				buf->segs[i].ds_len, PCI_DMA_BIDIRECTIONAL);
+}
+#endif
+
+static void
+pci_unmap_operand(struct safe_softc *sc, struct safe_operand *buf)
+{
+	int i;
+	DPRINTF(("%s()\n", __FUNCTION__));
+	for (i = 0; i < buf->nsegs; i++) {
+		if (buf->segs[i].ds_tlen) {
+			DPRINTF(("%s - unmap %d 0x%x %d\n", __FUNCTION__, i, buf->segs[i].ds_addr, buf->segs[i].ds_tlen));
+			pci_unmap_single(sc->sc_pcidev, buf->segs[i].ds_addr,
+					buf->segs[i].ds_tlen, PCI_DMA_BIDIRECTIONAL);
+			DPRINTF(("%s - unmap %d 0x%x %d done\n", __FUNCTION__, i, buf->segs[i].ds_addr, buf->segs[i].ds_tlen));
+		}
+		buf->segs[i].ds_addr = 0;
+		buf->segs[i].ds_len = 0;
+		buf->segs[i].ds_tlen = 0;
+	}
+	buf->nsegs = 0;
+	buf->mapsize = 0;
+	buf->map = 0;
+}
+
+
+/*
+ * SafeXcel Interrupt routine
+ */
+static irqreturn_t
+#if LINUX_VERSION_CODE >= KERNEL_VERSION(2,6,19)
+safe_intr(int irq, void *arg)
+#else
+safe_intr(int irq, void *arg, struct pt_regs *regs)
+#endif
+{
+	struct safe_softc *sc = arg;
+	int stat;
+	unsigned long flags;
+
+	stat = READ_REG(sc, SAFE_HM_STAT);
+
+	DPRINTF(("%s(stat=0x%x)\n", __FUNCTION__, stat));
+
+	if (stat == 0)		/* shared irq, not for us */
+		return IRQ_NONE;
+
+	WRITE_REG(sc, SAFE_HI_CLR, stat);	/* IACK */
+
+	if ((stat & SAFE_INT_PE_DDONE)) {
+		/*
+		 * Descriptor(s) done; scan the ring and
+		 * process completed operations.
+		 */
+		spin_lock_irqsave(&sc->sc_ringmtx, flags);
+		while (sc->sc_back != sc->sc_front) {
+			struct safe_ringentry *re = sc->sc_back;
+
+#ifdef SAFE_DEBUG
+			if (debug) {
+				safe_dump_ringstate(sc, __func__);
+				safe_dump_request(sc, __func__, re);
+			}
+#endif
+			/*
+			 * safe_process marks ring entries that were allocated
+			 * but not used with a csr of zero.  This insures the
+			 * ring front pointer never needs to be set backwards
+			 * in the event that an entry is allocated but not used
+			 * because of a setup error.
+			 */
+			DPRINTF(("%s re->re_desc.d_csr=0x%x\n", __FUNCTION__, re->re_desc.d_csr));
+			if (re->re_desc.d_csr != 0) {
+				if (!SAFE_PE_CSR_IS_DONE(re->re_desc.d_csr)) {
+					DPRINTF(("%s !CSR_IS_DONE\n", __FUNCTION__));
+					break;
+				}
+				if (!SAFE_PE_LEN_IS_DONE(re->re_desc.d_len)) {
+					DPRINTF(("%s !LEN_IS_DONE\n", __FUNCTION__));
+					break;
+				}
+				sc->sc_nqchip--;
+				safe_callback(sc, re);
+			}
+			if (++(sc->sc_back) == sc->sc_ringtop)
+				sc->sc_back = sc->sc_ring;
+		}
+		spin_unlock_irqrestore(&sc->sc_ringmtx, flags);
+	}
+
+	/*
+	 * Check to see if we got any DMA Error
+	 */
+	if (stat & SAFE_INT_PE_ERROR) {
+		printk("%s: dmaerr dmastat %08x\n", device_get_nameunit(sc->sc_dev),
+				(int)READ_REG(sc, SAFE_PE_DMASTAT));
+		safestats.st_dmaerr++;
+		safe_totalreset(sc);
+#if 0
+		safe_feed(sc);
+#endif
+	}
+
+	if (sc->sc_needwakeup) {		/* XXX check high watermark */
+		int wakeup = sc->sc_needwakeup & (CRYPTO_SYMQ|CRYPTO_ASYMQ);
+		DPRINTF(("%s: wakeup crypto %x\n", __func__,
+			sc->sc_needwakeup));
+		sc->sc_needwakeup &= ~wakeup;
+		crypto_unblock(sc->sc_cid, wakeup);
+	}
+	
+	return IRQ_HANDLED;
+}
+
+/*
+ * safe_feed() - post a request to chip
+ */
+static void
+safe_feed(struct safe_softc *sc, struct safe_ringentry *re)
+{
+	DPRINTF(("%s()\n", __FUNCTION__));
+#ifdef SAFE_DEBUG
+	if (debug) {
+		safe_dump_ringstate(sc, __func__);
+		safe_dump_request(sc, __func__, re);
+	}
+#endif
+	sc->sc_nqchip++;
+	if (sc->sc_nqchip > safestats.st_maxqchip)
+		safestats.st_maxqchip = sc->sc_nqchip;
+	/* poke h/w to check descriptor ring, any value can be written */
+	WRITE_REG(sc, SAFE_HI_RD_DESCR, 0);
+}
+
+#define	N(a)	(sizeof(a) / sizeof (a[0]))
+static void
+safe_setup_enckey(struct safe_session *ses, caddr_t key)
+{
+	int i;
+
+	bcopy(key, ses->ses_key, ses->ses_klen / 8);
+
+	/* PE is little-endian, insure proper byte order */
+	for (i = 0; i < N(ses->ses_key); i++)
+		ses->ses_key[i] = htole32(ses->ses_key[i]);
+}
+
+static void
+safe_setup_mackey(struct safe_session *ses, int algo, caddr_t key, int klen)
+{
+#ifdef HMAC_HACK
+	MD5_CTX md5ctx;
+	SHA1_CTX sha1ctx;
+	int i;
+
+
+	for (i = 0; i < klen; i++)
+		key[i] ^= HMAC_IPAD_VAL;
+
+	if (algo == CRYPTO_MD5_HMAC) {
+		MD5Init(&md5ctx);
+		MD5Update(&md5ctx, key, klen);
+		MD5Update(&md5ctx, hmac_ipad_buffer, MD5_HMAC_BLOCK_LEN - klen);
+		bcopy(md5ctx.md5_st8, ses->ses_hminner, sizeof(md5ctx.md5_st8));
+	} else {
+		SHA1Init(&sha1ctx);
+		SHA1Update(&sha1ctx, key, klen);
+		SHA1Update(&sha1ctx, hmac_ipad_buffer,
+		    SHA1_HMAC_BLOCK_LEN - klen);
+		bcopy(sha1ctx.h.b32, ses->ses_hminner, sizeof(sha1ctx.h.b32));
+	}
+
+	for (i = 0; i < klen; i++)
+		key[i] ^= (HMAC_IPAD_VAL ^ HMAC_OPAD_VAL);
+
+	if (algo == CRYPTO_MD5_HMAC) {
+		MD5Init(&md5ctx);
+		MD5Update(&md5ctx, key, klen);
+		MD5Update(&md5ctx, hmac_opad_buffer, MD5_HMAC_BLOCK_LEN - klen);
+		bcopy(md5ctx.md5_st8, ses->ses_hmouter, sizeof(md5ctx.md5_st8));
+	} else {
+		SHA1Init(&sha1ctx);
+		SHA1Update(&sha1ctx, key, klen);
+		SHA1Update(&sha1ctx, hmac_opad_buffer,
+		    SHA1_HMAC_BLOCK_LEN - klen);
+		bcopy(sha1ctx.h.b32, ses->ses_hmouter, sizeof(sha1ctx.h.b32));
+	}
+
+	for (i = 0; i < klen; i++)
+		key[i] ^= HMAC_OPAD_VAL;
+
+#if 0
+	/*
+	 * this code prevents SHA working on a BE host,
+	 * so it is obviously wrong.  I think the byte
+	 * swap setup we do with the chip fixes this for us
+	 */
+
+	/* PE is little-endian, insure proper byte order */
+	for (i = 0; i < N(ses->ses_hminner); i++) {
+		ses->ses_hminner[i] = htole32(ses->ses_hminner[i]);
+		ses->ses_hmouter[i] = htole32(ses->ses_hmouter[i]);
+	}
+#endif
+#else /* HMAC_HACK */
+	printk("safe: md5/sha not implemented\n");
+#endif /* HMAC_HACK */
+}
+#undef N
+
+/*
+ * Allocate a new 'session' and return an encoded session id.  'sidp'
+ * contains our registration id, and should contain an encoded session
+ * id on successful allocation.
+ */
+static int
+safe_newsession(device_t dev, u_int32_t *sidp, struct cryptoini *cri)
+{
+	struct safe_softc *sc = device_get_softc(dev);
+	struct cryptoini *c, *encini = NULL, *macini = NULL;
+	struct safe_session *ses = NULL;
+	int sesn;
+
+	DPRINTF(("%s()\n", __FUNCTION__));
+
+	if (sidp == NULL || cri == NULL || sc == NULL)
+		return (EINVAL);
+
+	for (c = cri; c != NULL; c = c->cri_next) {
+		if (c->cri_alg == CRYPTO_MD5_HMAC ||
+		    c->cri_alg == CRYPTO_SHA1_HMAC ||
+		    c->cri_alg == CRYPTO_NULL_HMAC) {
+			if (macini)
+				return (EINVAL);
+			macini = c;
+		} else if (c->cri_alg == CRYPTO_DES_CBC ||
+		    c->cri_alg == CRYPTO_3DES_CBC ||
+		    c->cri_alg == CRYPTO_AES_CBC ||
+		    c->cri_alg == CRYPTO_NULL_CBC) {
+			if (encini)
+				return (EINVAL);
+			encini = c;
+		} else
+			return (EINVAL);
+	}
+	if (encini == NULL && macini == NULL)
+		return (EINVAL);
+	if (encini) {			/* validate key length */
+		switch (encini->cri_alg) {
+		case CRYPTO_DES_CBC:
+			if (encini->cri_klen != 64)
+				return (EINVAL);
+			break;
+		case CRYPTO_3DES_CBC:
+			if (encini->cri_klen != 192)
+				return (EINVAL);
+			break;
+		case CRYPTO_AES_CBC:
+			if (encini->cri_klen != 128 &&
+			    encini->cri_klen != 192 &&
+			    encini->cri_klen != 256)
+				return (EINVAL);
+			break;
+		}
+	}
+
+	if (sc->sc_sessions == NULL) {
+		ses = sc->sc_sessions = (struct safe_session *)
+			kmalloc(sizeof(struct safe_session), SLAB_ATOMIC);
+		if (ses == NULL)
+			return (ENOMEM);
+		memset(ses, 0, sizeof(struct safe_session));
+		sesn = 0;
+		sc->sc_nsessions = 1;
+	} else {
+		for (sesn = 0; sesn < sc->sc_nsessions; sesn++) {
+			if (sc->sc_sessions[sesn].ses_used == 0) {
+				ses = &sc->sc_sessions[sesn];
+				break;
+			}
+		}
+
+		if (ses == NULL) {
+			sesn = sc->sc_nsessions;
+			ses = (struct safe_session *)
+				kmalloc((sesn + 1) * sizeof(struct safe_session), SLAB_ATOMIC);
+			if (ses == NULL)
+				return (ENOMEM);
+			memset(ses, 0, (sesn + 1) * sizeof(struct safe_session));
+			bcopy(sc->sc_sessions, ses, sesn *
+			    sizeof(struct safe_session));
+			bzero(sc->sc_sessions, sesn *
+			    sizeof(struct safe_session));
+			kfree(sc->sc_sessions);
+			sc->sc_sessions = ses;
+			ses = &sc->sc_sessions[sesn];
+			sc->sc_nsessions++;
+		}
+	}
+
+	bzero(ses, sizeof(struct safe_session));
+	ses->ses_used = 1;
+
+	if (encini) {
+		ses->ses_klen = encini->cri_klen;
+		if (encini->cri_key != NULL)
+			safe_setup_enckey(ses, encini->cri_key);
+	}
+
+	if (macini) {
+		ses->ses_mlen = macini->cri_mlen;
+		if (ses->ses_mlen == 0) {
+			if (macini->cri_alg == CRYPTO_MD5_HMAC)
+				ses->ses_mlen = MD5_HASH_LEN;
+			else
+				ses->ses_mlen = SHA1_HASH_LEN;
+		}
+
+		if (macini->cri_key != NULL) {
+			safe_setup_mackey(ses, macini->cri_alg, macini->cri_key,
+			    macini->cri_klen / 8);
+		}
+	}
+
+	*sidp = SAFE_SID(device_get_unit(sc->sc_dev), sesn);
+	return (0);
+}
+
+/*
+ * Deallocate a session.
+ */
+static int
+safe_freesession(device_t dev, u_int64_t tid)
+{
+	struct safe_softc *sc = device_get_softc(dev);
+	int session, ret;
+	u_int32_t sid = ((u_int32_t) tid) & 0xffffffff;
+
+	DPRINTF(("%s()\n", __FUNCTION__));
+
+	if (sc == NULL)
+		return (EINVAL);
+
+	session = SAFE_SESSION(sid);
+	if (session < sc->sc_nsessions) {
+		bzero(&sc->sc_sessions[session], sizeof(sc->sc_sessions[session]));
+		ret = 0;
+	} else
+		ret = EINVAL;
+	return (ret);
+}
+
+
+static int
+safe_process(device_t dev, struct cryptop *crp, int hint)
+{
+	struct safe_softc *sc = device_get_softc(dev);
+	int err = 0, i, nicealign, uniform;
+	struct cryptodesc *crd1, *crd2, *maccrd, *enccrd;
+	int bypass, oplen, ivsize;
+	caddr_t iv;
+	int16_t coffset;
+	struct safe_session *ses;
+	struct safe_ringentry *re;
+	struct safe_sarec *sa;
+	struct safe_pdesc *pd;
+	u_int32_t cmd0, cmd1, staterec, rand_iv[4];
+	unsigned long flags;
+
+	DPRINTF(("%s()\n", __FUNCTION__));
+
+	if (crp == NULL || crp->crp_callback == NULL || sc == NULL) {
+		safestats.st_invalid++;
+		return (EINVAL);
+	}
+	if (SAFE_SESSION(crp->crp_sid) >= sc->sc_nsessions) {
+		safestats.st_badsession++;
+		return (EINVAL);
+	}
+
+	spin_lock_irqsave(&sc->sc_ringmtx, flags);
+	if (sc->sc_front == sc->sc_back && sc->sc_nqchip != 0) {
+		safestats.st_ringfull++;
+		sc->sc_needwakeup |= CRYPTO_SYMQ;
+		spin_unlock_irqrestore(&sc->sc_ringmtx, flags);
+		return (ERESTART);
+	}
+	re = sc->sc_front;
+
+	staterec = re->re_sa.sa_staterec;	/* save */
+	/* NB: zero everything but the PE descriptor */
+	bzero(&re->re_sa, sizeof(struct safe_ringentry) - sizeof(re->re_desc));
+	re->re_sa.sa_staterec = staterec;	/* restore */
+
+	re->re_crp = crp;
+	re->re_sesn = SAFE_SESSION(crp->crp_sid);
+
+	re->re_src.nsegs = 0;
+	re->re_dst.nsegs = 0;
+
+	if (crp->crp_flags & CRYPTO_F_SKBUF) {
+		re->re_src_skb = (struct sk_buff *)crp->crp_buf;
+		re->re_dst_skb = (struct sk_buff *)crp->crp_buf;
+	} else if (crp->crp_flags & CRYPTO_F_IOV) {
+		re->re_src_io = (struct uio *)crp->crp_buf;
+		re->re_dst_io = (struct uio *)crp->crp_buf;
+	} else {
+		safestats.st_badflags++;
+		err = EINVAL;
+		goto errout;	/* XXX we don't handle contiguous blocks! */
+	}
+
+	sa = &re->re_sa;
+	ses = &sc->sc_sessions[re->re_sesn];
+
+	crd1 = crp->crp_desc;
+	if (crd1 == NULL) {
+		safestats.st_nodesc++;
+		err = EINVAL;
+		goto errout;
+	}
+	crd2 = crd1->crd_next;
+
+	cmd0 = SAFE_SA_CMD0_BASIC;		/* basic group operation */
+	cmd1 = 0;
+	if (crd2 == NULL) {
+		if (crd1->crd_alg == CRYPTO_MD5_HMAC ||
+		    crd1->crd_alg == CRYPTO_SHA1_HMAC ||
+		    crd1->crd_alg == CRYPTO_NULL_HMAC) {
+			maccrd = crd1;
+			enccrd = NULL;
+			cmd0 |= SAFE_SA_CMD0_OP_HASH;
+		} else if (crd1->crd_alg == CRYPTO_DES_CBC ||
+		    crd1->crd_alg == CRYPTO_3DES_CBC ||
+		    crd1->crd_alg == CRYPTO_AES_CBC ||
+		    crd1->crd_alg == CRYPTO_NULL_CBC) {
+			maccrd = NULL;
+			enccrd = crd1;
+			cmd0 |= SAFE_SA_CMD0_OP_CRYPT;
+		} else {
+			safestats.st_badalg++;
+			err = EINVAL;
+			goto errout;
+		}
+	} else {
+		if ((crd1->crd_alg == CRYPTO_MD5_HMAC ||
+		    crd1->crd_alg == CRYPTO_SHA1_HMAC ||
+		    crd1->crd_alg == CRYPTO_NULL_HMAC) &&
+		    (crd2->crd_alg == CRYPTO_DES_CBC ||
+			crd2->crd_alg == CRYPTO_3DES_CBC ||
+		        crd2->crd_alg == CRYPTO_AES_CBC ||
+		        crd2->crd_alg == CRYPTO_NULL_CBC) &&
+		    ((crd2->crd_flags & CRD_F_ENCRYPT) == 0)) {
+			maccrd = crd1;
+			enccrd = crd2;
+		} else if ((crd1->crd_alg == CRYPTO_DES_CBC ||
+		    crd1->crd_alg == CRYPTO_3DES_CBC ||
+		    crd1->crd_alg == CRYPTO_AES_CBC ||
+		    crd1->crd_alg == CRYPTO_NULL_CBC) &&
+		    (crd2->crd_alg == CRYPTO_MD5_HMAC ||
+			crd2->crd_alg == CRYPTO_SHA1_HMAC ||
+			crd2->crd_alg == CRYPTO_NULL_HMAC) &&
+		    (crd1->crd_flags & CRD_F_ENCRYPT)) {
+			enccrd = crd1;
+			maccrd = crd2;
+		} else {
+			safestats.st_badalg++;
+			err = EINVAL;
+			goto errout;
+		}
+		cmd0 |= SAFE_SA_CMD0_OP_BOTH;
+	}
+
+	if (enccrd) {
+		if (enccrd->crd_flags & CRD_F_KEY_EXPLICIT)
+			safe_setup_enckey(ses, enccrd->crd_key);
+
+		if (enccrd->crd_alg == CRYPTO_DES_CBC) {
+			cmd0 |= SAFE_SA_CMD0_DES;
+			cmd1 |= SAFE_SA_CMD1_CBC;
+			ivsize = 2*sizeof(u_int32_t);
+		} else if (enccrd->crd_alg == CRYPTO_3DES_CBC) {
+			cmd0 |= SAFE_SA_CMD0_3DES;
+			cmd1 |= SAFE_SA_CMD1_CBC;
+			ivsize = 2*sizeof(u_int32_t);
+		} else if (enccrd->crd_alg == CRYPTO_AES_CBC) {
+			cmd0 |= SAFE_SA_CMD0_AES;
+			cmd1 |= SAFE_SA_CMD1_CBC;
+			if (ses->ses_klen == 128)
+			     cmd1 |=  SAFE_SA_CMD1_AES128;
+			else if (ses->ses_klen == 192)
+			     cmd1 |=  SAFE_SA_CMD1_AES192;
+			else
+			     cmd1 |=  SAFE_SA_CMD1_AES256;
+			ivsize = 4*sizeof(u_int32_t);
+		} else {
+			cmd0 |= SAFE_SA_CMD0_CRYPT_NULL;
+			ivsize = 0;
+		}
+
+		/*
+		 * Setup encrypt/decrypt state.  When using basic ops
+		 * we can't use an inline IV because hash/crypt offset
+		 * must be from the end of the IV to the start of the
+		 * crypt data and this leaves out the preceding header
+		 * from the hash calculation.  Instead we place the IV
+		 * in the state record and set the hash/crypt offset to
+		 * copy both the header+IV.
+		 */
+		if (enccrd->crd_flags & CRD_F_ENCRYPT) {
+			cmd0 |= SAFE_SA_CMD0_OUTBOUND;
+
+			if (enccrd->crd_flags & CRD_F_IV_EXPLICIT)
+				iv = enccrd->crd_iv;
+			else
+				read_random((iv = (caddr_t) &rand_iv[0]), sizeof(rand_iv));
+			if ((enccrd->crd_flags & CRD_F_IV_PRESENT) == 0) {
+				crypto_copyback(crp->crp_flags, crp->crp_buf,
+				    enccrd->crd_inject, ivsize, iv);
+			}
+			bcopy(iv, re->re_sastate.sa_saved_iv, ivsize);
+			/* make iv LE */
+			for (i = 0; i < ivsize/sizeof(re->re_sastate.sa_saved_iv[0]); i++)
+				re->re_sastate.sa_saved_iv[i] =
+					cpu_to_le32(re->re_sastate.sa_saved_iv[i]);
+			cmd0 |= SAFE_SA_CMD0_IVLD_STATE | SAFE_SA_CMD0_SAVEIV;
+			re->re_flags |= SAFE_QFLAGS_COPYOUTIV;
+		} else {
+			cmd0 |= SAFE_SA_CMD0_INBOUND;
+
+			if (enccrd->crd_flags & CRD_F_IV_EXPLICIT) {
+				bcopy(enccrd->crd_iv,
+					re->re_sastate.sa_saved_iv, ivsize);
+			} else {
+				crypto_copydata(crp->crp_flags, crp->crp_buf,
+				    enccrd->crd_inject, ivsize,
+				    (caddr_t)re->re_sastate.sa_saved_iv);
+			}
+			/* make iv LE */
+			for (i = 0; i < ivsize/sizeof(re->re_sastate.sa_saved_iv[0]); i++)
+				re->re_sastate.sa_saved_iv[i] =
+					cpu_to_le32(re->re_sastate.sa_saved_iv[i]);
+			cmd0 |= SAFE_SA_CMD0_IVLD_STATE;
+		}
+		/*
+		 * For basic encryption use the zero pad algorithm.
+		 * This pads results to an 8-byte boundary and
+		 * suppresses padding verification for inbound (i.e.
+		 * decrypt) operations.
+		 *
+		 * NB: Not sure if the 8-byte pad boundary is a problem.
+		 */
+		cmd0 |= SAFE_SA_CMD0_PAD_ZERO;
+
+		/* XXX assert key bufs have the same size */
+		bcopy(ses->ses_key, sa->sa_key, sizeof(sa->sa_key));
+	}
+
+	if (maccrd) {
+		if (maccrd->crd_flags & CRD_F_KEY_EXPLICIT) {
+			safe_setup_mackey(ses, maccrd->crd_alg,
+			    maccrd->crd_key, maccrd->crd_klen / 8);
+		}
+
+		if (maccrd->crd_alg == CRYPTO_MD5_HMAC) {
+			cmd0 |= SAFE_SA_CMD0_MD5;
+			cmd1 |= SAFE_SA_CMD1_HMAC;	/* NB: enable HMAC */
+		} else if (maccrd->crd_alg == CRYPTO_SHA1_HMAC) {
+			cmd0 |= SAFE_SA_CMD0_SHA1;
+			cmd1 |= SAFE_SA_CMD1_HMAC;	/* NB: enable HMAC */
+		} else {
+			cmd0 |= SAFE_SA_CMD0_HASH_NULL;
+		}
+		/*
+		 * Digest data is loaded from the SA and the hash
+		 * result is saved to the state block where we
+		 * retrieve it for return to the caller.
+		 */
+		/* XXX assert digest bufs have the same size */
+		bcopy(ses->ses_hminner, sa->sa_indigest,
+			sizeof(sa->sa_indigest));
+		bcopy(ses->ses_hmouter, sa->sa_outdigest,
+			sizeof(sa->sa_outdigest));
+
+		cmd0 |= SAFE_SA_CMD0_HSLD_SA | SAFE_SA_CMD0_SAVEHASH;
+		re->re_flags |= SAFE_QFLAGS_COPYOUTICV;
+	}
+
+	if (enccrd && maccrd) {
+		/*
+		 * The offset from hash data to the start of
+		 * crypt data is the difference in the skips.
+		 */
+		bypass = maccrd->crd_skip;
+		coffset = enccrd->crd_skip - maccrd->crd_skip;
+		if (coffset < 0) {
+			DPRINTF(("%s: hash does not precede crypt; "
+				"mac skip %u enc skip %u\n",
+				__func__, maccrd->crd_skip, enccrd->crd_skip));
+			safestats.st_skipmismatch++;
+			err = EINVAL;
+			goto errout;
+		}
+		oplen = enccrd->crd_skip + enccrd->crd_len;
+		if (maccrd->crd_skip + maccrd->crd_len != oplen) {
+			DPRINTF(("%s: hash amount %u != crypt amount %u\n",
+				__func__, maccrd->crd_skip + maccrd->crd_len,
+				oplen));
+			safestats.st_lenmismatch++;
+			err = EINVAL;
+			goto errout;
+		}
+#ifdef SAFE_DEBUG
+		if (debug) {
+			printf("mac: skip %d, len %d, inject %d\n",
+			    maccrd->crd_skip, maccrd->crd_len,
+			    maccrd->crd_inject);
+			printf("enc: skip %d, len %d, inject %d\n",
+			    enccrd->crd_skip, enccrd->crd_len,
+			    enccrd->crd_inject);
+			printf("bypass %d coffset %d oplen %d\n",
+				bypass, coffset, oplen);
+		}
+#endif
+		if (coffset & 3) {	/* offset must be 32-bit aligned */
+			DPRINTF(("%s: coffset %u misaligned\n",
+				__func__, coffset));
+			safestats.st_coffmisaligned++;
+			err = EINVAL;
+			goto errout;
+		}
+		coffset >>= 2;
+		if (coffset > 255) {	/* offset must be <256 dwords */
+			DPRINTF(("%s: coffset %u too big\n",
+				__func__, coffset));
+			safestats.st_cofftoobig++;
+			err = EINVAL;
+			goto errout;
+		}
+		/*
+		 * Tell the hardware to copy the header to the output.
+		 * The header is defined as the data from the end of
+		 * the bypass to the start of data to be encrypted. 
+		 * Typically this is the inline IV.  Note that you need
+		 * to do this even if src+dst are the same; it appears
+		 * that w/o this bit the crypted data is written
+		 * immediately after the bypass data.
+		 */
+		cmd1 |= SAFE_SA_CMD1_HDRCOPY;
+		/*
+		 * Disable IP header mutable bit handling.  This is
+		 * needed to get correct HMAC calculations.
+		 */
+		cmd1 |= SAFE_SA_CMD1_MUTABLE;
+	} else {
+		if (enccrd) {
+			bypass = enccrd->crd_skip;
+			oplen = bypass + enccrd->crd_len;
+		} else {
+			bypass = maccrd->crd_skip;
+			oplen = bypass + maccrd->crd_len;
+		}
+		coffset = 0;
+	}
+	/* XXX verify multiple of 4 when using s/g */
+	if (bypass > 96) {		/* bypass offset must be <= 96 bytes */
+		DPRINTF(("%s: bypass %u too big\n", __func__, bypass));
+		safestats.st_bypasstoobig++;
+		err = EINVAL;
+		goto errout;
+	}
+
+	if (crp->crp_flags & CRYPTO_F_SKBUF) {
+		if (pci_map_skb(sc, &re->re_src, re->re_src_skb)) {
+			safestats.st_noload++;
+			err = ENOMEM;
+			goto errout;
+		}
+	} else if (crp->crp_flags & CRYPTO_F_IOV) {
+		if (pci_map_uio(sc, &re->re_src, re->re_src_io)) {
+			safestats.st_noload++;
+			err = ENOMEM;
+			goto errout;
+		}
+	}
+	nicealign = safe_dmamap_aligned(sc, &re->re_src);
+	uniform = safe_dmamap_uniform(sc, &re->re_src);
+
+	DPRINTF(("src nicealign %u uniform %u nsegs %u\n",
+		nicealign, uniform, re->re_src.nsegs));
+	if (re->re_src.nsegs > 1) {
+		re->re_desc.d_src = sc->sc_spalloc.dma_paddr +
+			((caddr_t) sc->sc_spfree - (caddr_t) sc->sc_spring);
+		for (i = 0; i < re->re_src_nsegs; i++) {
+			/* NB: no need to check if there's space */
+			pd = sc->sc_spfree;
+			if (++(sc->sc_spfree) == sc->sc_springtop)
+				sc->sc_spfree = sc->sc_spring;
+
+			KASSERT((pd->pd_flags&3) == 0 ||
+				(pd->pd_flags&3) == SAFE_PD_DONE,
+				("bogus source particle descriptor; flags %x",
+				pd->pd_flags));
+			pd->pd_addr = re->re_src_segs[i].ds_addr;
+			pd->pd_size = re->re_src_segs[i].ds_len;
+			pd->pd_flags = SAFE_PD_READY;
+		}
+		cmd0 |= SAFE_SA_CMD0_IGATHER;
+	} else {
+		/*
+		 * No need for gather, reference the operand directly.
+		 */
+		re->re_desc.d_src = re->re_src_segs[0].ds_addr;
+	}
+
+	if (enccrd == NULL && maccrd != NULL) {
+		/*
+		 * Hash op; no destination needed.
+		 */
+	} else {
+		if (crp->crp_flags & (CRYPTO_F_IOV|CRYPTO_F_SKBUF)) {
+			if (!nicealign) {
+				safestats.st_iovmisaligned++;
+				err = EINVAL;
+				goto errout;
+			}
+			if (uniform != 1) {
+				device_printf(sc->sc_dev, "!uniform source\n");
+				if (!uniform) {
+					/*
+					 * There's no way to handle the DMA
+					 * requirements with this uio.  We
+					 * could create a separate DMA area for
+					 * the result and then copy it back,
+					 * but for now we just bail and return
+					 * an error.  Note that uio requests
+					 * > SAFE_MAX_DSIZE are handled because
+					 * the DMA map and segment list for the
+					 * destination wil result in a
+					 * destination particle list that does
+					 * the necessary scatter DMA.
+					 */ 
+					safestats.st_iovnotuniform++;
+					err = EINVAL;
+					goto errout;
+				}
+			} else
+				re->re_dst = re->re_src;
+		} else {
+			safestats.st_badflags++;
+			err = EINVAL;
+			goto errout;
+		}
+
+		if (re->re_dst.nsegs > 1) {
+			re->re_desc.d_dst = sc->sc_dpalloc.dma_paddr +
+			    ((caddr_t) sc->sc_dpfree - (caddr_t) sc->sc_dpring);
+			for (i = 0; i < re->re_dst_nsegs; i++) {
+				pd = sc->sc_dpfree;
+				KASSERT((pd->pd_flags&3) == 0 ||
+					(pd->pd_flags&3) == SAFE_PD_DONE,
+					("bogus dest particle descriptor; flags %x",
+						pd->pd_flags));
+				if (++(sc->sc_dpfree) == sc->sc_dpringtop)
+					sc->sc_dpfree = sc->sc_dpring;
+				pd->pd_addr = re->re_dst_segs[i].ds_addr;
+				pd->pd_flags = SAFE_PD_READY;
+			}
+			cmd0 |= SAFE_SA_CMD0_OSCATTER;
+		} else {
+			/*
+			 * No need for scatter, reference the operand directly.
+			 */
+			re->re_desc.d_dst = re->re_dst_segs[0].ds_addr;
+		}
+	}
+
+	/*
+	 * All done with setup; fillin the SA command words
+	 * and the packet engine descriptor.  The operation
+	 * is now ready for submission to the hardware.
+	 */
+	sa->sa_cmd0 = cmd0 | SAFE_SA_CMD0_IPCI | SAFE_SA_CMD0_OPCI;
+	sa->sa_cmd1 = cmd1
+		    | (coffset << SAFE_SA_CMD1_OFFSET_S)
+		    | SAFE_SA_CMD1_SAREV1	/* Rev 1 SA data structure */
+		    | SAFE_SA_CMD1_SRPCI
+		    ;
+	/*
+	 * NB: the order of writes is important here.  In case the
+	 * chip is scanning the ring because of an outstanding request
+	 * it might nab this one too.  In that case we need to make
+	 * sure the setup is complete before we write the length
+	 * field of the descriptor as it signals the descriptor is
+	 * ready for processing.
+	 */
+	re->re_desc.d_csr = SAFE_PE_CSR_READY | SAFE_PE_CSR_SAPCI;
+	if (maccrd)
+		re->re_desc.d_csr |= SAFE_PE_CSR_LOADSA | SAFE_PE_CSR_HASHFINAL;
+	wmb();
+	re->re_desc.d_len = oplen
+			  | SAFE_PE_LEN_READY
+			  | (bypass << SAFE_PE_LEN_BYPASS_S)
+			  ;
+
+	safestats.st_ipackets++;
+	safestats.st_ibytes += oplen;
+
+	if (++(sc->sc_front) == sc->sc_ringtop)
+		sc->sc_front = sc->sc_ring;
+
+	/* XXX honor batching */
+	safe_feed(sc, re);
+	spin_unlock_irqrestore(&sc->sc_ringmtx, flags);
+	return (0);
+
+errout:
+	if (re->re_src.map != re->re_dst.map)
+		pci_unmap_operand(sc, &re->re_dst);
+	if (re->re_src.map)
+		pci_unmap_operand(sc, &re->re_src);
+	spin_unlock_irqrestore(&sc->sc_ringmtx, flags);
+	if (err != ERESTART) {
+		crp->crp_etype = err;
+		crypto_done(crp);
+	} else {
+		sc->sc_needwakeup |= CRYPTO_SYMQ;
+	}
+	return (err);
+}
+
+static void
+safe_callback(struct safe_softc *sc, struct safe_ringentry *re)
+{
+	struct cryptop *crp = (struct cryptop *)re->re_crp;
+	struct cryptodesc *crd;
+
+	DPRINTF(("%s()\n", __FUNCTION__));
+
+	safestats.st_opackets++;
+	safestats.st_obytes += re->re_dst.mapsize;
+
+	if (re->re_desc.d_csr & SAFE_PE_CSR_STATUS) {
+		device_printf(sc->sc_dev, "csr 0x%x cmd0 0x%x cmd1 0x%x\n",
+			re->re_desc.d_csr,
+			re->re_sa.sa_cmd0, re->re_sa.sa_cmd1);
+		safestats.st_peoperr++;
+		crp->crp_etype = EIO;		/* something more meaningful? */
+	}
+
+	if (re->re_dst.map != NULL && re->re_dst.map != re->re_src.map)
+		pci_unmap_operand(sc, &re->re_dst);
+	pci_unmap_operand(sc, &re->re_src);
+
+	/* 
+	 * If result was written to a differet mbuf chain, swap
+	 * it in as the return value and reclaim the original.
+	 */
+	if ((crp->crp_flags & CRYPTO_F_SKBUF) && re->re_src_skb != re->re_dst_skb) {
+		device_printf(sc->sc_dev, "no CRYPTO_F_SKBUF swapping support\n");
+		/* kfree_skb(skb) */
+		/* crp->crp_buf = (caddr_t)re->re_dst_skb */
+		return;
+	}
+
+	if (re->re_flags & SAFE_QFLAGS_COPYOUTICV) {
+		/* copy out ICV result */
+		for (crd = crp->crp_desc; crd; crd = crd->crd_next) {
+			if (!(crd->crd_alg == CRYPTO_MD5_HMAC ||
+			    crd->crd_alg == CRYPTO_SHA1_HMAC ||
+			    crd->crd_alg == CRYPTO_NULL_HMAC))
+				continue;
+			if (crd->crd_alg == CRYPTO_SHA1_HMAC) {
+				/*
+				 * SHA-1 ICV's are byte-swapped; fix 'em up
+				 * before copy them to their destination.
+				 */
+				re->re_sastate.sa_saved_indigest[0] =
+					cpu_to_be32(re->re_sastate.sa_saved_indigest[0]);
+				re->re_sastate.sa_saved_indigest[1] = 
+					cpu_to_be32(re->re_sastate.sa_saved_indigest[1]);
+				re->re_sastate.sa_saved_indigest[2] =
+					cpu_to_be32(re->re_sastate.sa_saved_indigest[2]);
+			} else {
+				re->re_sastate.sa_saved_indigest[0] =
+					cpu_to_le32(re->re_sastate.sa_saved_indigest[0]);
+				re->re_sastate.sa_saved_indigest[1] = 
+					cpu_to_le32(re->re_sastate.sa_saved_indigest[1]);
+				re->re_sastate.sa_saved_indigest[2] =
+					cpu_to_le32(re->re_sastate.sa_saved_indigest[2]);
+			}
+			crypto_copyback(crp->crp_flags, crp->crp_buf,
+			    crd->crd_inject,
+			    sc->sc_sessions[re->re_sesn].ses_mlen,
+			    (caddr_t)re->re_sastate.sa_saved_indigest);
+			break;
+		}
+	}
+	crypto_done(crp);
+}
+
+
+#if defined(CONFIG_OCF_RANDOMHARVEST) && !defined(SAFE_NO_RNG)
+#define	SAFE_RNG_MAXWAIT	1000
+
+static void
+safe_rng_init(struct safe_softc *sc)
+{
+	u_int32_t w, v;
+	int i;
+
+	DPRINTF(("%s()\n", __FUNCTION__));
+
+	WRITE_REG(sc, SAFE_RNG_CTRL, 0);
+	/* use default value according to the manual */
+	WRITE_REG(sc, SAFE_RNG_CNFG, 0x834);	/* magic from SafeNet */
+	WRITE_REG(sc, SAFE_RNG_ALM_CNT, 0);
+
+	/*
+	 * There is a bug in rev 1.0 of the 1140 that when the RNG
+	 * is brought out of reset the ready status flag does not
+	 * work until the RNG has finished its internal initialization.
+	 *
+	 * So in order to determine the device is through its
+	 * initialization we must read the data register, using the
+	 * status reg in the read in case it is initialized.  Then read
+	 * the data register until it changes from the first read.
+	 * Once it changes read the data register until it changes
+	 * again.  At this time the RNG is considered initialized. 
+	 * This could take between 750ms - 1000ms in time.
+	 */
+	i = 0;
+	w = READ_REG(sc, SAFE_RNG_OUT);
+	do {
+		v = READ_REG(sc, SAFE_RNG_OUT);
+		if (v != w) {
+			w = v;
+			break;
+		}
+		DELAY(10);
+	} while (++i < SAFE_RNG_MAXWAIT);
+
+	/* Wait Until data changes again */
+	i = 0;
+	do {
+		v = READ_REG(sc, SAFE_RNG_OUT);
+		if (v != w)
+			break;
+		DELAY(10);
+	} while (++i < SAFE_RNG_MAXWAIT);
+}
+
+static __inline void
+safe_rng_disable_short_cycle(struct safe_softc *sc)
+{
+	DPRINTF(("%s()\n", __FUNCTION__));
+
+	WRITE_REG(sc, SAFE_RNG_CTRL,
+		READ_REG(sc, SAFE_RNG_CTRL) &~ SAFE_RNG_CTRL_SHORTEN);
+}
+
+static __inline void
+safe_rng_enable_short_cycle(struct safe_softc *sc)
+{
+	DPRINTF(("%s()\n", __FUNCTION__));
+
+	WRITE_REG(sc, SAFE_RNG_CTRL, 
+		READ_REG(sc, SAFE_RNG_CTRL) | SAFE_RNG_CTRL_SHORTEN);
+}
+
+static __inline u_int32_t
+safe_rng_read(struct safe_softc *sc)
+{
+	int i;
+
+	i = 0;
+	while (READ_REG(sc, SAFE_RNG_STAT) != 0 && ++i < SAFE_RNG_MAXWAIT)
+		;
+	return READ_REG(sc, SAFE_RNG_OUT);
+}
+
+static int
+safe_read_random(void *arg, u_int32_t *buf, int maxwords)
+{
+	struct safe_softc *sc = (struct safe_softc *) arg;
+	int i, rc;
+
+	DPRINTF(("%s()\n", __FUNCTION__));
+	
+	safestats.st_rng++;
+	/*
+	 * Fetch the next block of data.
+	 */
+	if (maxwords > safe_rngbufsize)
+		maxwords = safe_rngbufsize;
+	if (maxwords > SAFE_RNG_MAXBUFSIZ)
+		maxwords = SAFE_RNG_MAXBUFSIZ;
+retry:
+	/* read as much as we can */
+	for (rc = 0; rc < maxwords; rc++) {
+		if (READ_REG(sc, SAFE_RNG_STAT) != 0)
+			break;
+		buf[rc] = READ_REG(sc, SAFE_RNG_OUT);
+	}
+	if (rc == 0)
+		return 0;
+	/*
+	 * Check the comparator alarm count and reset the h/w if
+	 * it exceeds our threshold.  This guards against the
+	 * hardware oscillators resonating with external signals.
+	 */
+	if (READ_REG(sc, SAFE_RNG_ALM_CNT) > safe_rngmaxalarm) {
+		u_int32_t freq_inc, w;
+
+		DPRINTF(("%s: alarm count %u exceeds threshold %u\n", __func__,
+			(unsigned)READ_REG(sc, SAFE_RNG_ALM_CNT), safe_rngmaxalarm));
+		safestats.st_rngalarm++;
+		safe_rng_enable_short_cycle(sc);
+		freq_inc = 18;
+		for (i = 0; i < 64; i++) {
+			w = READ_REG(sc, SAFE_RNG_CNFG);
+			freq_inc = ((w + freq_inc) & 0x3fL);
+			w = ((w & ~0x3fL) | freq_inc);
+			WRITE_REG(sc, SAFE_RNG_CNFG, w);
+
+			WRITE_REG(sc, SAFE_RNG_ALM_CNT, 0);
+
+			(void) safe_rng_read(sc);
+			DELAY(25);
+
+			if (READ_REG(sc, SAFE_RNG_ALM_CNT) == 0) {
+				safe_rng_disable_short_cycle(sc);
+				goto retry;
+			}
+			freq_inc = 1;
+		}
+		safe_rng_disable_short_cycle(sc);
+	} else
+		WRITE_REG(sc, SAFE_RNG_ALM_CNT, 0);
+
+	return(rc);
+}
+#endif /* defined(CONFIG_OCF_RANDOMHARVEST) && !defined(SAFE_NO_RNG) */
+
+
+/*
+ * Resets the board.  Values in the regesters are left as is
+ * from the reset (i.e. initial values are assigned elsewhere).
+ */
+static void
+safe_reset_board(struct safe_softc *sc)
+{
+	u_int32_t v;
+	/*
+	 * Reset the device.  The manual says no delay
+	 * is needed between marking and clearing reset.
+	 */
+	DPRINTF(("%s()\n", __FUNCTION__));
+
+	v = READ_REG(sc, SAFE_PE_DMACFG) &~
+		(SAFE_PE_DMACFG_PERESET | SAFE_PE_DMACFG_PDRRESET |
+		 SAFE_PE_DMACFG_SGRESET);
+	WRITE_REG(sc, SAFE_PE_DMACFG, v
+				    | SAFE_PE_DMACFG_PERESET
+				    | SAFE_PE_DMACFG_PDRRESET
+				    | SAFE_PE_DMACFG_SGRESET);
+	WRITE_REG(sc, SAFE_PE_DMACFG, v);
+}
+
+/*
+ * Initialize registers we need to touch only once.
+ */
+static void
+safe_init_board(struct safe_softc *sc)
+{
+	u_int32_t v, dwords;
+
+	DPRINTF(("%s()\n", __FUNCTION__));
+
+	v = READ_REG(sc, SAFE_PE_DMACFG);
+	v &=~ (   SAFE_PE_DMACFG_PEMODE
+			| SAFE_PE_DMACFG_FSENA		/* failsafe enable */
+			| SAFE_PE_DMACFG_GPRPCI		/* gather ring on PCI */
+			| SAFE_PE_DMACFG_SPRPCI		/* scatter ring on PCI */
+			| SAFE_PE_DMACFG_ESDESC		/* endian-swap descriptors */
+			| SAFE_PE_DMACFG_ESPDESC	/* endian-swap part. desc's */
+			| SAFE_PE_DMACFG_ESSA		/* endian-swap SA's */
+			| SAFE_PE_DMACFG_ESPACKET	/* swap the packet data */
+		  );
+	v |= SAFE_PE_DMACFG_FSENA		/* failsafe enable */
+	  |  SAFE_PE_DMACFG_GPRPCI		/* gather ring on PCI */
+	  |  SAFE_PE_DMACFG_SPRPCI		/* scatter ring on PCI */
+	  |  SAFE_PE_DMACFG_ESDESC		/* endian-swap descriptors */
+	  |  SAFE_PE_DMACFG_ESPDESC		/* endian-swap part. desc's */
+	  |  SAFE_PE_DMACFG_ESSA		/* endian-swap SA's */
+#if 0
+	  |  SAFE_PE_DMACFG_ESPACKET    /* swap the packet data */
+#endif
+	  ;
+	WRITE_REG(sc, SAFE_PE_DMACFG, v);
+
+#ifdef __BIG_ENDIAN
+	/* tell the safenet that we are 4321 and not 1234 */
+	WRITE_REG(sc, SAFE_ENDIAN, 0xe4e41b1b);
+#endif
+
+	if (sc->sc_chiprev == SAFE_REV(1,0)) {
+		/*
+		 * Avoid large PCI DMA transfers.  Rev 1.0 has a bug where
+		 * "target mode transfers" done while the chip is DMA'ing
+		 * >1020 bytes cause the hardware to lockup.  To avoid this
+		 * we reduce the max PCI transfer size and use small source
+		 * particle descriptors (<= 256 bytes).
+		 */
+		WRITE_REG(sc, SAFE_DMA_CFG, 256);
+		device_printf(sc->sc_dev,
+			"Reduce max DMA size to %u words for rev %u.%u WAR\n",
+			(unsigned) ((READ_REG(sc, SAFE_DMA_CFG)>>2) & 0xff),
+			(unsigned) SAFE_REV_MAJ(sc->sc_chiprev),
+			(unsigned) SAFE_REV_MIN(sc->sc_chiprev));
+		sc->sc_max_dsize = 256;
+	} else {
+		sc->sc_max_dsize = SAFE_MAX_DSIZE;
+	}
+
+	/* NB: operands+results are overlaid */
+	WRITE_REG(sc, SAFE_PE_PDRBASE, sc->sc_ringalloc.dma_paddr);
+	WRITE_REG(sc, SAFE_PE_RDRBASE, sc->sc_ringalloc.dma_paddr);
+	/*
+	 * Configure ring entry size and number of items in the ring.
+	 */
+	KASSERT((sizeof(struct safe_ringentry) % sizeof(u_int32_t)) == 0,
+		("PE ring entry not 32-bit aligned!"));
+	dwords = sizeof(struct safe_ringentry) / sizeof(u_int32_t);
+	WRITE_REG(sc, SAFE_PE_RINGCFG,
+		(dwords << SAFE_PE_RINGCFG_OFFSET_S) | SAFE_MAX_NQUEUE);
+	WRITE_REG(sc, SAFE_PE_RINGPOLL, 0);	/* disable polling */
+
+	WRITE_REG(sc, SAFE_PE_GRNGBASE, sc->sc_spalloc.dma_paddr);
+	WRITE_REG(sc, SAFE_PE_SRNGBASE, sc->sc_dpalloc.dma_paddr);
+	WRITE_REG(sc, SAFE_PE_PARTSIZE,
+		(SAFE_TOTAL_DPART<<16) | SAFE_TOTAL_SPART);
+	/*
+	 * NB: destination particles are fixed size.  We use
+	 *     an mbuf cluster and require all results go to
+	 *     clusters or smaller.
+	 */
+	WRITE_REG(sc, SAFE_PE_PARTCFG, sc->sc_max_dsize);
+
+	/* it's now safe to enable PE mode, do it */
+	WRITE_REG(sc, SAFE_PE_DMACFG, v | SAFE_PE_DMACFG_PEMODE);
+
+	/*
+	 * Configure hardware to use level-triggered interrupts and
+	 * to interrupt after each descriptor is processed.
+	 */
+	WRITE_REG(sc, SAFE_HI_CFG, SAFE_HI_CFG_LEVEL);
+	WRITE_REG(sc, SAFE_HI_CLR, 0xffffffff);
+	WRITE_REG(sc, SAFE_HI_DESC_CNT, 1);
+	WRITE_REG(sc, SAFE_HI_MASK, SAFE_INT_PE_DDONE | SAFE_INT_PE_ERROR);
+}
+
+
+/*
+ * Clean up after a chip crash.
+ * It is assumed that the caller in splimp()
+ */
+static void
+safe_cleanchip(struct safe_softc *sc)
+{
+	DPRINTF(("%s()\n", __FUNCTION__));
+
+	if (sc->sc_nqchip != 0) {
+		struct safe_ringentry *re = sc->sc_back;
+
+		while (re != sc->sc_front) {
+			if (re->re_desc.d_csr != 0)
+				safe_free_entry(sc, re);
+			if (++re == sc->sc_ringtop)
+				re = sc->sc_ring;
+		}
+		sc->sc_back = re;
+		sc->sc_nqchip = 0;
+	}
+}
+
+/*
+ * free a safe_q
+ * It is assumed that the caller is within splimp().
+ */
+static int
+safe_free_entry(struct safe_softc *sc, struct safe_ringentry *re)
+{
+	struct cryptop *crp;
+
+	DPRINTF(("%s()\n", __FUNCTION__));
+
+	/*
+	 * Free header MCR
+	 */
+	if ((re->re_dst_skb != NULL) && (re->re_src_skb != re->re_dst_skb))
+#ifdef NOTYET
+		m_freem(re->re_dst_m);
+#else
+		printk("%s,%d: SKB not supported\n", __FILE__, __LINE__);
+#endif
+
+	crp = (struct cryptop *)re->re_crp;
+	
+	re->re_desc.d_csr = 0;
+	
+	crp->crp_etype = EFAULT;
+	crypto_done(crp);
+	return(0);
+}
+
+/*
+ * Routine to reset the chip and clean up.
+ * It is assumed that the caller is in splimp()
+ */
+static void
+safe_totalreset(struct safe_softc *sc)
+{
+	DPRINTF(("%s()\n", __FUNCTION__));
+
+	safe_reset_board(sc);
+	safe_init_board(sc);
+	safe_cleanchip(sc);
+}
+
+/*
+ * Is the operand suitable aligned for direct DMA.  Each
+ * segment must be aligned on a 32-bit boundary and all
+ * but the last segment must be a multiple of 4 bytes.
+ */
+static int
+safe_dmamap_aligned(struct safe_softc *sc, const struct safe_operand *op)
+{
+	int i;
+
+	DPRINTF(("%s()\n", __FUNCTION__));
+
+	for (i = 0; i < op->nsegs; i++) {
+		if (op->segs[i].ds_addr & 3)
+			return (0);
+		if (i != (op->nsegs - 1) && (op->segs[i].ds_len & 3))
+			return (0);
+	}
+	return (1);
+}
+
+/*
+ * Is the operand suitable for direct DMA as the destination
+ * of an operation.  The hardware requires that each ``particle''
+ * but the last in an operation result have the same size.  We
+ * fix that size at SAFE_MAX_DSIZE bytes.  This routine returns
+ * 0 if some segment is not a multiple of of this size, 1 if all
+ * segments are exactly this size, or 2 if segments are at worst
+ * a multple of this size.
+ */
+static int
+safe_dmamap_uniform(struct safe_softc *sc, const struct safe_operand *op)
+{
+	int result = 1;
+
+	DPRINTF(("%s()\n", __FUNCTION__));
+
+	if (op->nsegs > 0) {
+		int i;
+
+		for (i = 0; i < op->nsegs-1; i++) {
+			if (op->segs[i].ds_len % sc->sc_max_dsize)
+				return (0);
+			if (op->segs[i].ds_len != sc->sc_max_dsize)
+				result = 2;
+		}
+	}
+	return (result);
+}
+
+static int
+safe_kprocess(device_t dev, struct cryptkop *krp, int hint)
+{
+	struct safe_softc *sc = device_get_softc(dev);
+	struct safe_pkq *q;
+	unsigned long flags;
+
+	DPRINTF(("%s()\n", __FUNCTION__));
+
+	if (sc == NULL) {
+		krp->krp_status = EINVAL;
+		goto err;
+	}
+
+	if (krp->krp_op != CRK_MOD_EXP) {
+		krp->krp_status = EOPNOTSUPP;
+		goto err;
+	}
+
+	q = (struct safe_pkq *) kmalloc(sizeof(*q), GFP_KERNEL);
+	if (q == NULL) {
+		krp->krp_status = ENOMEM;
+		goto err;
+	}
+	memset(q, 0, sizeof(*q));
+	q->pkq_krp = krp;
+	INIT_LIST_HEAD(&q->pkq_list);
+
+	spin_lock_irqsave(&sc->sc_pkmtx, flags);
+	list_add_tail(&q->pkq_list, &sc->sc_pkq);
+	safe_kfeed(sc);
+	spin_unlock_irqrestore(&sc->sc_pkmtx, flags);
+	return (0);
+
+err:
+	crypto_kdone(krp);
+	return (0);
+}
+
+#define	SAFE_CRK_PARAM_BASE	0
+#define	SAFE_CRK_PARAM_EXP	1
+#define	SAFE_CRK_PARAM_MOD	2
+
+static int
+safe_kstart(struct safe_softc *sc)
+{
+	struct cryptkop *krp = sc->sc_pkq_cur->pkq_krp;
+	int exp_bits, mod_bits, base_bits;
+	u_int32_t op, a_off, b_off, c_off, d_off;
+
+	DPRINTF(("%s()\n", __FUNCTION__));
+
+	if (krp->krp_iparams < 3 || krp->krp_oparams != 1) {
+		krp->krp_status = EINVAL;
+		return (1);
+	}
+
+	base_bits = safe_ksigbits(sc, &krp->krp_param[SAFE_CRK_PARAM_BASE]);
+	if (base_bits > 2048)
+		goto too_big;
+	if (base_bits <= 0)		/* 5. base not zero */
+		goto too_small;
+
+	exp_bits = safe_ksigbits(sc, &krp->krp_param[SAFE_CRK_PARAM_EXP]);
+	if (exp_bits > 2048)
+		goto too_big;
+	if (exp_bits <= 0)		/* 1. exponent word length > 0 */
+		goto too_small;		/* 4. exponent not zero */
+
+	mod_bits = safe_ksigbits(sc, &krp->krp_param[SAFE_CRK_PARAM_MOD]);
+	if (mod_bits > 2048)
+		goto too_big;
+	if (mod_bits <= 32)		/* 2. modulus word length > 1 */
+		goto too_small;		/* 8. MSW of modulus != zero */
+	if (mod_bits < exp_bits)	/* 3 modulus len >= exponent len */
+		goto too_small;
+	if ((krp->krp_param[SAFE_CRK_PARAM_MOD].crp_p[0] & 1) == 0)
+		goto bad_domain;	/* 6. modulus is odd */
+	if (mod_bits > krp->krp_param[krp->krp_iparams].crp_nbits)
+		goto too_small;		/* make sure result will fit */
+
+	/* 7. modulus > base */
+	if (mod_bits < base_bits)
+		goto too_small;
+	if (mod_bits == base_bits) {
+		u_int8_t *basep, *modp;
+		int i;
+
+		basep = krp->krp_param[SAFE_CRK_PARAM_BASE].crp_p +
+		    ((base_bits + 7) / 8) - 1;
+		modp = krp->krp_param[SAFE_CRK_PARAM_MOD].crp_p +
+		    ((mod_bits + 7) / 8) - 1;
+		
+		for (i = 0; i < (mod_bits + 7) / 8; i++, basep--, modp--) {
+			if (*modp < *basep)
+				goto too_small;
+			if (*modp > *basep)
+				break;
+		}
+	}
+
+	/* And on the 9th step, he rested. */
+
+	WRITE_REG(sc, SAFE_PK_A_LEN, (exp_bits + 31) / 32);
+	WRITE_REG(sc, SAFE_PK_B_LEN, (mod_bits + 31) / 32);
+	if (mod_bits > 1024) {
+		op = SAFE_PK_FUNC_EXP4;
+		a_off = 0x000;
+		b_off = 0x100;
+		c_off = 0x200;
+		d_off = 0x300;
+	} else {
+		op = SAFE_PK_FUNC_EXP16;
+		a_off = 0x000;
+		b_off = 0x080;
+		c_off = 0x100;
+		d_off = 0x180;
+	}
+	sc->sc_pk_reslen = b_off - a_off;
+	sc->sc_pk_resoff = d_off;
+
+	/* A is exponent, B is modulus, C is base, D is result */
+	safe_kload_reg(sc, a_off, b_off - a_off,
+	    &krp->krp_param[SAFE_CRK_PARAM_EXP]);
+	WRITE_REG(sc, SAFE_PK_A_ADDR, a_off >> 2);
+	safe_kload_reg(sc, b_off, b_off - a_off,
+	    &krp->krp_param[SAFE_CRK_PARAM_MOD]);
+	WRITE_REG(sc, SAFE_PK_B_ADDR, b_off >> 2);
+	safe_kload_reg(sc, c_off, b_off - a_off,
+	    &krp->krp_param[SAFE_CRK_PARAM_BASE]);
+	WRITE_REG(sc, SAFE_PK_C_ADDR, c_off >> 2);
+	WRITE_REG(sc, SAFE_PK_D_ADDR, d_off >> 2);
+
+	WRITE_REG(sc, SAFE_PK_FUNC, op | SAFE_PK_FUNC_RUN);
+
+	return (0);
+
+too_big:
+	krp->krp_status = E2BIG;
+	return (1);
+too_small:
+	krp->krp_status = ERANGE;
+	return (1);
+bad_domain:
+	krp->krp_status = EDOM;
+	return (1);
+}
+
+static int
+safe_ksigbits(struct safe_softc *sc, struct crparam *cr)
+{
+	u_int plen = (cr->crp_nbits + 7) / 8;
+	int i, sig = plen * 8;
+	u_int8_t c, *p = cr->crp_p;
+
+	DPRINTF(("%s()\n", __FUNCTION__));
+
+	for (i = plen - 1; i >= 0; i--) {
+		c = p[i];
+		if (c != 0) {
+			while ((c & 0x80) == 0) {
+				sig--;
+				c <<= 1;
+			}
+			break;
+		}
+		sig -= 8;
+	}
+	return (sig);
+}
+
+static void
+safe_kfeed(struct safe_softc *sc)
+{
+	struct safe_pkq *q, *tmp;
+
+	DPRINTF(("%s()\n", __FUNCTION__));
+
+	if (list_empty(&sc->sc_pkq) && sc->sc_pkq_cur == NULL)
+		return;
+	if (sc->sc_pkq_cur != NULL)
+		return;
+	list_for_each_entry_safe(q, tmp, &sc->sc_pkq, pkq_list) {
+		sc->sc_pkq_cur = q;
+		list_del(&q->pkq_list);
+		if (safe_kstart(sc) != 0) {
+			crypto_kdone(q->pkq_krp);
+			kfree(q);
+			sc->sc_pkq_cur = NULL;
+		} else {
+			/* op started, start polling */
+			mod_timer(&sc->sc_pkto, jiffies + 1);
+			break;
+		}
+	}
+}
+
+static void
+safe_kpoll(unsigned long arg)
+{
+	struct safe_softc *sc = NULL;
+	struct safe_pkq *q;
+	struct crparam *res;
+	int i;
+	u_int32_t buf[64];
+	unsigned long flags;
+
+	DPRINTF(("%s()\n", __FUNCTION__));
+
+	if (arg >= SAFE_MAX_CHIPS)
+		return;
+	sc = safe_chip_idx[arg];
+	if (!sc) {
+		DPRINTF(("%s() - bad callback\n", __FUNCTION__));
+		return;
+	}
+
+	spin_lock_irqsave(&sc->sc_pkmtx, flags);
+	if (sc->sc_pkq_cur == NULL)
+		goto out;
+	if (READ_REG(sc, SAFE_PK_FUNC) & SAFE_PK_FUNC_RUN) {
+		/* still running, check back later */
+		mod_timer(&sc->sc_pkto, jiffies + 1);
+		goto out;
+	}
+
+	q = sc->sc_pkq_cur;
+	res = &q->pkq_krp->krp_param[q->pkq_krp->krp_iparams];
+	bzero(buf, sizeof(buf));
+	bzero(res->crp_p, (res->crp_nbits + 7) / 8);
+	for (i = 0; i < sc->sc_pk_reslen >> 2; i++)
+		buf[i] = le32_to_cpu(READ_REG(sc, SAFE_PK_RAM_START +
+		    sc->sc_pk_resoff + (i << 2)));
+	bcopy(buf, res->crp_p, (res->crp_nbits + 7) / 8);
+	/*
+	 * reduce the bits that need copying if possible
+	 */
+	res->crp_nbits = min(res->crp_nbits,sc->sc_pk_reslen * 8);
+	res->crp_nbits = safe_ksigbits(sc, res);
+
+	for (i = SAFE_PK_RAM_START; i < SAFE_PK_RAM_END; i += 4)
+		WRITE_REG(sc, i, 0);
+
+	crypto_kdone(q->pkq_krp);
+	kfree(q);
+	sc->sc_pkq_cur = NULL;
+
+	safe_kfeed(sc);
+out:
+	spin_unlock_irqrestore(&sc->sc_pkmtx, flags);
+}
+
+static void
+safe_kload_reg(struct safe_softc *sc, u_int32_t off, u_int32_t len,
+    struct crparam *n)
+{
+	u_int32_t buf[64], i;
+
+	DPRINTF(("%s()\n", __FUNCTION__));
+
+	bzero(buf, sizeof(buf));
+	bcopy(n->crp_p, buf, (n->crp_nbits + 7) / 8);
+
+	for (i = 0; i < len >> 2; i++)
+		WRITE_REG(sc, SAFE_PK_RAM_START + off + (i << 2),
+		    cpu_to_le32(buf[i]));
+}
+
+#ifdef SAFE_DEBUG
+static void
+safe_dump_dmastatus(struct safe_softc *sc, const char *tag)
+{
+	printf("%s: ENDIAN 0x%x SRC 0x%x DST 0x%x STAT 0x%x\n"
+		, tag
+		, READ_REG(sc, SAFE_DMA_ENDIAN)
+		, READ_REG(sc, SAFE_DMA_SRCADDR)
+		, READ_REG(sc, SAFE_DMA_DSTADDR)
+		, READ_REG(sc, SAFE_DMA_STAT)
+	);
+}
+
+static void
+safe_dump_intrstate(struct safe_softc *sc, const char *tag)
+{
+	printf("%s: HI_CFG 0x%x HI_MASK 0x%x HI_DESC_CNT 0x%x HU_STAT 0x%x HM_STAT 0x%x\n"
+		, tag
+		, READ_REG(sc, SAFE_HI_CFG)
+		, READ_REG(sc, SAFE_HI_MASK)
+		, READ_REG(sc, SAFE_HI_DESC_CNT)
+		, READ_REG(sc, SAFE_HU_STAT)
+		, READ_REG(sc, SAFE_HM_STAT)
+	);
+}
+
+static void
+safe_dump_ringstate(struct safe_softc *sc, const char *tag)
+{
+	u_int32_t estat = READ_REG(sc, SAFE_PE_ERNGSTAT);
+
+	/* NB: assume caller has lock on ring */
+	printf("%s: ERNGSTAT %x (next %u) back %lu front %lu\n",
+		tag,
+		estat, (estat >> SAFE_PE_ERNGSTAT_NEXT_S),
+		(unsigned long)(sc->sc_back - sc->sc_ring),
+		(unsigned long)(sc->sc_front - sc->sc_ring));
+}
+
+static void
+safe_dump_request(struct safe_softc *sc, const char* tag, struct safe_ringentry *re)
+{
+	int ix, nsegs;
+
+	ix = re - sc->sc_ring;
+	printf("%s: %p (%u): csr %x src %x dst %x sa %x len %x\n"
+		, tag
+		, re, ix
+		, re->re_desc.d_csr
+		, re->re_desc.d_src
+		, re->re_desc.d_dst
+		, re->re_desc.d_sa
+		, re->re_desc.d_len
+	);
+	if (re->re_src.nsegs > 1) {
+		ix = (re->re_desc.d_src - sc->sc_spalloc.dma_paddr) /
+			sizeof(struct safe_pdesc);
+		for (nsegs = re->re_src.nsegs; nsegs; nsegs--) {
+			printf(" spd[%u] %p: %p size %u flags %x"
+				, ix, &sc->sc_spring[ix]
+				, (caddr_t)(uintptr_t) sc->sc_spring[ix].pd_addr
+				, sc->sc_spring[ix].pd_size
+				, sc->sc_spring[ix].pd_flags
+			);
+			if (sc->sc_spring[ix].pd_size == 0)
+				printf(" (zero!)");
+			printf("\n");
+			if (++ix == SAFE_TOTAL_SPART)
+				ix = 0;
+		}
+	}
+	if (re->re_dst.nsegs > 1) {
+		ix = (re->re_desc.d_dst - sc->sc_dpalloc.dma_paddr) /
+			sizeof(struct safe_pdesc);
+		for (nsegs = re->re_dst.nsegs; nsegs; nsegs--) {
+			printf(" dpd[%u] %p: %p flags %x\n"
+				, ix, &sc->sc_dpring[ix]
+				, (caddr_t)(uintptr_t) sc->sc_dpring[ix].pd_addr
+				, sc->sc_dpring[ix].pd_flags
+			);
+			if (++ix == SAFE_TOTAL_DPART)
+				ix = 0;
+		}
+	}
+	printf("sa: cmd0 %08x cmd1 %08x staterec %x\n",
+		re->re_sa.sa_cmd0, re->re_sa.sa_cmd1, re->re_sa.sa_staterec);
+	printf("sa: key %x %x %x %x %x %x %x %x\n"
+		, re->re_sa.sa_key[0]
+		, re->re_sa.sa_key[1]
+		, re->re_sa.sa_key[2]
+		, re->re_sa.sa_key[3]
+		, re->re_sa.sa_key[4]
+		, re->re_sa.sa_key[5]
+		, re->re_sa.sa_key[6]
+		, re->re_sa.sa_key[7]
+	);
+	printf("sa: indigest %x %x %x %x %x\n"
+		, re->re_sa.sa_indigest[0]
+		, re->re_sa.sa_indigest[1]
+		, re->re_sa.sa_indigest[2]
+		, re->re_sa.sa_indigest[3]
+		, re->re_sa.sa_indigest[4]
+	);
+	printf("sa: outdigest %x %x %x %x %x\n"
+		, re->re_sa.sa_outdigest[0]
+		, re->re_sa.sa_outdigest[1]
+		, re->re_sa.sa_outdigest[2]
+		, re->re_sa.sa_outdigest[3]
+		, re->re_sa.sa_outdigest[4]
+	);
+	printf("sr: iv %x %x %x %x\n"
+		, re->re_sastate.sa_saved_iv[0]
+		, re->re_sastate.sa_saved_iv[1]
+		, re->re_sastate.sa_saved_iv[2]
+		, re->re_sastate.sa_saved_iv[3]
+	);
+	printf("sr: hashbc %u indigest %x %x %x %x %x\n"
+		, re->re_sastate.sa_saved_hashbc
+		, re->re_sastate.sa_saved_indigest[0]
+		, re->re_sastate.sa_saved_indigest[1]
+		, re->re_sastate.sa_saved_indigest[2]
+		, re->re_sastate.sa_saved_indigest[3]
+		, re->re_sastate.sa_saved_indigest[4]
+	);
+}
+
+static void
+safe_dump_ring(struct safe_softc *sc, const char *tag)
+{
+	unsigned long flags;
+
+	spin_lock_irqsave(&sc->sc_ringmtx, flags);
+	printf("\nSafeNet Ring State:\n");
+	safe_dump_intrstate(sc, tag);
+	safe_dump_dmastatus(sc, tag);
+	safe_dump_ringstate(sc, tag);
+	if (sc->sc_nqchip) {
+		struct safe_ringentry *re = sc->sc_back;
+		do {
+			safe_dump_request(sc, tag, re);
+			if (++re == sc->sc_ringtop)
+				re = sc->sc_ring;
+		} while (re != sc->sc_front);
+	}
+	spin_unlock_irqrestore(&sc->sc_ringmtx, flags);
+}
+#endif /* SAFE_DEBUG */
+
+
+static int safe_probe(struct pci_dev *dev, const struct pci_device_id *ent)
+{
+	struct safe_softc *sc = NULL;
+	u32 mem_start, mem_len, cmd;
+	int i, rc, devinfo;
+	dma_addr_t raddr;
+	static int num_chips = 0;
+
+	DPRINTF(("%s()\n", __FUNCTION__));
+
+	if (pci_enable_device(dev) < 0)
+		return(-ENODEV);
+
+	if (!dev->irq) {
+		printk("safe: found device with no IRQ assigned. check BIOS settings!");
+		pci_disable_device(dev);
+		return(-ENODEV);
+	}
+
+	if (pci_set_mwi(dev)) {
+		printk("safe: pci_set_mwi failed!");
+		return(-ENODEV);
+	}
+
+	sc = (struct safe_softc *) kmalloc(sizeof(*sc), GFP_KERNEL);
+	if (!sc)
+		return(-ENOMEM);
+	memset(sc, 0, sizeof(*sc));
+
+	softc_device_init(sc, "safe", num_chips, safe_methods);
+
+	sc->sc_irq = -1;
+	sc->sc_cid = -1;
+	sc->sc_pcidev = dev;
+	if (num_chips < SAFE_MAX_CHIPS) {
+		safe_chip_idx[device_get_unit(sc->sc_dev)] = sc;
+		num_chips++;
+	}
+
+	INIT_LIST_HEAD(&sc->sc_pkq);
+	spin_lock_init(&sc->sc_pkmtx);
+
+	pci_set_drvdata(sc->sc_pcidev, sc);
+
+	/* we read its hardware registers as memory */
+	mem_start = pci_resource_start(sc->sc_pcidev, 0);
+	mem_len   = pci_resource_len(sc->sc_pcidev, 0);
+
+	sc->sc_base_addr = (ocf_iomem_t) ioremap(mem_start, mem_len);
+	if (!sc->sc_base_addr) {
+		device_printf(sc->sc_dev, "failed to ioremap 0x%x-0x%x\n",
+				mem_start, mem_start + mem_len - 1);
+		goto out;
+	}
+
+	/* fix up the bus size */
+	if (pci_set_dma_mask(sc->sc_pcidev, DMA_32BIT_MASK)) {
+		device_printf(sc->sc_dev, "No usable DMA configuration, aborting.\n");
+		goto out;
+	}
+	if (pci_set_consistent_dma_mask(sc->sc_pcidev, DMA_32BIT_MASK)) {
+		device_printf(sc->sc_dev, "No usable consistent DMA configuration, aborting.\n");
+		goto out;
+	}
+
+	pci_set_master(sc->sc_pcidev);
+
+	pci_read_config_dword(sc->sc_pcidev, PCI_COMMAND, &cmd);
+
+	if (!(cmd & PCI_COMMAND_MEMORY)) {
+		device_printf(sc->sc_dev, "failed to enable memory mapping\n");
+		goto out;
+	}
+
+	if (!(cmd & PCI_COMMAND_MASTER)) {
+		device_printf(sc->sc_dev, "failed to enable bus mastering\n");
+		goto out;
+	}
+
+	rc = request_irq(dev->irq, safe_intr, IRQF_SHARED, "safe", sc);
+	if (rc) {
+		device_printf(sc->sc_dev, "failed to hook irq %d\n", sc->sc_irq);
+		goto out;
+	}
+	sc->sc_irq = dev->irq;
+
+	sc->sc_chiprev = READ_REG(sc, SAFE_DEVINFO) &
+			(SAFE_DEVINFO_REV_MAJ | SAFE_DEVINFO_REV_MIN);
+
+	/*
+	 * Allocate packet engine descriptors.
+	 */
+	sc->sc_ringalloc.dma_vaddr = pci_alloc_consistent(sc->sc_pcidev,
+			SAFE_MAX_NQUEUE * sizeof (struct safe_ringentry),
+			&sc->sc_ringalloc.dma_paddr);
+	if (!sc->sc_ringalloc.dma_vaddr) {
+		device_printf(sc->sc_dev, "cannot allocate PE descriptor ring\n");
+		goto out;
+	}
+
+	/*
+	 * Hookup the static portion of all our data structures.
+	 */
+	sc->sc_ring = (struct safe_ringentry *) sc->sc_ringalloc.dma_vaddr;
+	sc->sc_ringtop = sc->sc_ring + SAFE_MAX_NQUEUE;
+	sc->sc_front = sc->sc_ring;
+	sc->sc_back = sc->sc_ring;
+	raddr = sc->sc_ringalloc.dma_paddr;
+	bzero(sc->sc_ring, SAFE_MAX_NQUEUE * sizeof(struct safe_ringentry));
+	for (i = 0; i < SAFE_MAX_NQUEUE; i++) {
+		struct safe_ringentry *re = &sc->sc_ring[i];
+
+		re->re_desc.d_sa = raddr +
+			offsetof(struct safe_ringentry, re_sa);
+		re->re_sa.sa_staterec = raddr +
+			offsetof(struct safe_ringentry, re_sastate);
+
+		raddr += sizeof (struct safe_ringentry);
+	}
+	spin_lock_init(&sc->sc_ringmtx);
+
+	/*
+	 * Allocate scatter and gather particle descriptors.
+	 */
+	sc->sc_spalloc.dma_vaddr = pci_alloc_consistent(sc->sc_pcidev,
+			SAFE_TOTAL_SPART * sizeof (struct safe_pdesc),
+			&sc->sc_spalloc.dma_paddr);
+	if (!sc->sc_spalloc.dma_vaddr) {
+		device_printf(sc->sc_dev, "cannot allocate source particle descriptor ring\n");
+		goto out;
+	}
+	sc->sc_spring = (struct safe_pdesc *) sc->sc_spalloc.dma_vaddr;
+	sc->sc_springtop = sc->sc_spring + SAFE_TOTAL_SPART;
+	sc->sc_spfree = sc->sc_spring;
+	bzero(sc->sc_spring, SAFE_TOTAL_SPART * sizeof(struct safe_pdesc));
+
+	sc->sc_dpalloc.dma_vaddr = pci_alloc_consistent(sc->sc_pcidev,
+			SAFE_TOTAL_DPART * sizeof (struct safe_pdesc),
+			&sc->sc_dpalloc.dma_paddr);
+	if (!sc->sc_dpalloc.dma_vaddr) {
+		device_printf(sc->sc_dev, "cannot allocate destination particle descriptor ring\n");
+		goto out;
+	}
+	sc->sc_dpring = (struct safe_pdesc *) sc->sc_dpalloc.dma_vaddr;
+	sc->sc_dpringtop = sc->sc_dpring + SAFE_TOTAL_DPART;
+	sc->sc_dpfree = sc->sc_dpring;
+	bzero(sc->sc_dpring, SAFE_TOTAL_DPART * sizeof(struct safe_pdesc));
+
+	sc->sc_cid = crypto_get_driverid(softc_get_device(sc), CRYPTOCAP_F_HARDWARE);
+	if (sc->sc_cid < 0) {
+		device_printf(sc->sc_dev, "could not get crypto driver id\n");
+		goto out;
+	}
+
+	printf("%s:", device_get_nameunit(sc->sc_dev));
+
+	devinfo = READ_REG(sc, SAFE_DEVINFO);
+	if (devinfo & SAFE_DEVINFO_RNG) {
+		sc->sc_flags |= SAFE_FLAGS_RNG;
+		printf(" rng");
+	}
+	if (devinfo & SAFE_DEVINFO_PKEY) {
+		printf(" key");
+		sc->sc_flags |= SAFE_FLAGS_KEY;
+		crypto_kregister(sc->sc_cid, CRK_MOD_EXP, 0);
+#if 0
+		crypto_kregister(sc->sc_cid, CRK_MOD_EXP_CRT, 0);
+#endif
+		init_timer(&sc->sc_pkto);
+		sc->sc_pkto.function = safe_kpoll;
+		sc->sc_pkto.data = (unsigned long) device_get_unit(sc->sc_dev);
+	}
+	if (devinfo & SAFE_DEVINFO_DES) {
+		printf(" des/3des");
+		crypto_register(sc->sc_cid, CRYPTO_3DES_CBC, 0, 0);
+		crypto_register(sc->sc_cid, CRYPTO_DES_CBC, 0, 0);
+	}
+	if (devinfo & SAFE_DEVINFO_AES) {
+		printf(" aes");
+		crypto_register(sc->sc_cid, CRYPTO_AES_CBC, 0, 0);
+	}
+	if (devinfo & SAFE_DEVINFO_MD5) {
+		printf(" md5");
+		crypto_register(sc->sc_cid, CRYPTO_MD5_HMAC, 0, 0);
+	}
+	if (devinfo & SAFE_DEVINFO_SHA1) {
+		printf(" sha1");
+		crypto_register(sc->sc_cid, CRYPTO_SHA1_HMAC, 0, 0);
+	}
+	printf(" null");
+	crypto_register(sc->sc_cid, CRYPTO_NULL_CBC, 0, 0);
+	crypto_register(sc->sc_cid, CRYPTO_NULL_HMAC, 0, 0);
+	/* XXX other supported algorithms */
+	printf("\n");
+
+	safe_reset_board(sc);		/* reset h/w */
+	safe_init_board(sc);		/* init h/w */
+
+#if defined(CONFIG_OCF_RANDOMHARVEST) && !defined(SAFE_NO_RNG)
+	if (sc->sc_flags & SAFE_FLAGS_RNG) {
+		safe_rng_init(sc);
+		crypto_rregister(sc->sc_cid, safe_read_random, sc);
+	}
+#endif /* SAFE_NO_RNG */
+
+	return (0);
+
+out:
+	if (sc->sc_cid >= 0)
+		crypto_unregister_all(sc->sc_cid);
+	if (sc->sc_irq != -1)
+		free_irq(sc->sc_irq, sc);
+	if (sc->sc_ringalloc.dma_vaddr)
+		pci_free_consistent(sc->sc_pcidev,
+				SAFE_MAX_NQUEUE * sizeof (struct safe_ringentry),
+				sc->sc_ringalloc.dma_vaddr, sc->sc_ringalloc.dma_paddr);
+	if (sc->sc_spalloc.dma_vaddr)
+		pci_free_consistent(sc->sc_pcidev,
+				SAFE_TOTAL_DPART * sizeof (struct safe_pdesc),
+				sc->sc_spalloc.dma_vaddr, sc->sc_spalloc.dma_paddr);
+	if (sc->sc_dpalloc.dma_vaddr)
+		pci_free_consistent(sc->sc_pcidev,
+				SAFE_TOTAL_DPART * sizeof (struct safe_pdesc),
+				sc->sc_dpalloc.dma_vaddr, sc->sc_dpalloc.dma_paddr);
+	kfree(sc);
+	return(-ENODEV);
+}
+
+static void safe_remove(struct pci_dev *dev)
+{
+	struct safe_softc *sc = pci_get_drvdata(dev);
+
+	DPRINTF(("%s()\n", __FUNCTION__));
+
+	/* XXX wait/abort active ops */
+
+	WRITE_REG(sc, SAFE_HI_MASK, 0);		/* disable interrupts */
+
+	del_timer_sync(&sc->sc_pkto);
+
+	crypto_unregister_all(sc->sc_cid);
+
+	safe_cleanchip(sc);
+
+	if (sc->sc_irq != -1)
+		free_irq(sc->sc_irq, sc);
+	if (sc->sc_ringalloc.dma_vaddr)
+		pci_free_consistent(sc->sc_pcidev,
+				SAFE_MAX_NQUEUE * sizeof (struct safe_ringentry),
+				sc->sc_ringalloc.dma_vaddr, sc->sc_ringalloc.dma_paddr);
+	if (sc->sc_spalloc.dma_vaddr)
+		pci_free_consistent(sc->sc_pcidev,
+				SAFE_TOTAL_DPART * sizeof (struct safe_pdesc),
+				sc->sc_spalloc.dma_vaddr, sc->sc_spalloc.dma_paddr);
+	if (sc->sc_dpalloc.dma_vaddr)
+		pci_free_consistent(sc->sc_pcidev,
+				SAFE_TOTAL_DPART * sizeof (struct safe_pdesc),
+				sc->sc_dpalloc.dma_vaddr, sc->sc_dpalloc.dma_paddr);
+	sc->sc_irq = -1;
+	sc->sc_ringalloc.dma_vaddr = NULL;
+	sc->sc_spalloc.dma_vaddr = NULL;
+	sc->sc_dpalloc.dma_vaddr = NULL;
+}
+
+static struct pci_device_id safe_pci_tbl[] = {
+	{ PCI_VENDOR_SAFENET, PCI_PRODUCT_SAFEXCEL,
+	  PCI_ANY_ID, PCI_ANY_ID, 0, 0, },
+	{ },
+};
+MODULE_DEVICE_TABLE(pci, safe_pci_tbl);
+
+static struct pci_driver safe_driver = {
+	.name         = "safe",
+	.id_table     = safe_pci_tbl,
+	.probe        =	safe_probe,
+	.remove       = safe_remove,
+	/* add PM stuff here one day */
+};
+
+static int __init safe_init (void)
+{
+	struct safe_softc *sc = NULL;
+	int rc;
+
+	DPRINTF(("%s(%p)\n", __FUNCTION__, safe_init));
+
+	rc = pci_register_driver(&safe_driver);
+	pci_register_driver_compat(&safe_driver, rc);
+
+	return rc;
+}
+
+static void __exit safe_exit (void)
+{
+	pci_unregister_driver(&safe_driver);
+}
+
+module_init(safe_init);
+module_exit(safe_exit);
+
+MODULE_LICENSE("Dual BSD/GPL");
+MODULE_AUTHOR("David McCullough <david_mccullough@mcafee.com>");
+MODULE_DESCRIPTION("OCF driver for safenet PCI crypto devices");
diff --git a/target/linux/generic/files/crypto/ocf/safe/safereg.h b/target/linux/generic/files/crypto/ocf/safe/safereg.h
new file mode 100644
index 0000000..dbaf98f
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/safe/safereg.h
@@ -0,0 +1,421 @@
+/*-
+ * Copyright (c) 2003 Sam Leffler, Errno Consulting
+ * Copyright (c) 2003 Global Technology Associates, Inc.
+ * All rights reserved.
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions
+ * are met:
+ * 1. Redistributions of source code must retain the above copyright
+ *    notice, this list of conditions and the following disclaimer.
+ * 2. Redistributions in binary form must reproduce the above copyright
+ *    notice, this list of conditions and the following disclaimer in the
+ *    documentation and/or other materials provided with the distribution.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
+ * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+ * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+ * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
+ * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
+ * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
+ * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
+ * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+ * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
+ * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
+ * SUCH DAMAGE.
+ *
+ * $FreeBSD: src/sys/dev/safe/safereg.h,v 1.1 2003/07/21 21:46:07 sam Exp $
+ */
+#ifndef _SAFE_SAFEREG_H_
+#define	_SAFE_SAFEREG_H_
+
+/*
+ * Register definitions for SafeNet SafeXcel-1141 crypto device.
+ * Definitions from revision 1.3 (Nov 6 2002) of the User's Manual.
+ */
+
+#define BS_BAR			0x10	/* DMA base address register */
+#define	BS_TRDY_TIMEOUT		0x40	/* TRDY timeout */
+#define	BS_RETRY_TIMEOUT	0x41	/* DMA retry timeout */
+
+#define	PCI_VENDOR_SAFENET	0x16ae		/* SafeNet, Inc. */
+
+/* SafeNet */
+#define	PCI_PRODUCT_SAFEXCEL	0x1141		/* 1141 */
+
+#define	SAFE_PE_CSR		0x0000	/* Packet Enginge Ctrl/Status */
+#define	SAFE_PE_SRC		0x0004	/* Packet Engine Source */
+#define	SAFE_PE_DST		0x0008	/* Packet Engine Destination */
+#define	SAFE_PE_SA		0x000c	/* Packet Engine SA */
+#define	SAFE_PE_LEN		0x0010	/* Packet Engine Length */
+#define	SAFE_PE_DMACFG		0x0040	/* Packet Engine DMA Configuration */
+#define	SAFE_PE_DMASTAT		0x0044	/* Packet Engine DMA Status */
+#define	SAFE_PE_PDRBASE		0x0048	/* Packet Engine Descriptor Ring Base */
+#define	SAFE_PE_RDRBASE		0x004c	/* Packet Engine Result Ring Base */
+#define	SAFE_PE_RINGCFG		0x0050	/* Packet Engine Ring Configuration */
+#define	SAFE_PE_RINGPOLL	0x0054	/* Packet Engine Ring Poll */
+#define	SAFE_PE_IRNGSTAT	0x0058	/* Packet Engine Internal Ring Status */
+#define	SAFE_PE_ERNGSTAT	0x005c	/* Packet Engine External Ring Status */
+#define	SAFE_PE_IOTHRESH	0x0060	/* Packet Engine I/O Threshold */
+#define	SAFE_PE_GRNGBASE	0x0064	/* Packet Engine Gather Ring Base */
+#define	SAFE_PE_SRNGBASE	0x0068	/* Packet Engine Scatter Ring Base */
+#define	SAFE_PE_PARTSIZE	0x006c	/* Packet Engine Particlar Ring Size */
+#define	SAFE_PE_PARTCFG		0x0070	/* Packet Engine Particle Ring Config */
+#define	SAFE_CRYPTO_CTRL	0x0080	/* Crypto Control */
+#define	SAFE_DEVID		0x0084	/* Device ID */
+#define	SAFE_DEVINFO		0x0088	/* Device Info */
+#define	SAFE_HU_STAT		0x00a0	/* Host Unmasked Status */
+#define	SAFE_HM_STAT		0x00a4	/* Host Masked Status (read-only) */
+#define	SAFE_HI_CLR		0x00a4	/* Host Clear Interrupt (write-only) */
+#define	SAFE_HI_MASK		0x00a8	/* Host Mask Control */
+#define	SAFE_HI_CFG		0x00ac	/* Interrupt Configuration */
+#define	SAFE_HI_RD_DESCR	0x00b4	/* Force Descriptor Read */
+#define	SAFE_HI_DESC_CNT	0x00b8	/* Host Descriptor Done Count */
+#define	SAFE_DMA_ENDIAN		0x00c0	/* Master Endian Status */
+#define	SAFE_DMA_SRCADDR	0x00c4	/* DMA Source Address Status */
+#define	SAFE_DMA_DSTADDR	0x00c8	/* DMA Destination Address Status */
+#define	SAFE_DMA_STAT		0x00cc	/* DMA Current Status */
+#define	SAFE_DMA_CFG		0x00d4	/* DMA Configuration/Status */
+#define	SAFE_ENDIAN		0x00e0	/* Endian Configuration */
+#define	SAFE_PK_A_ADDR		0x0800	/* Public Key A Address */
+#define	SAFE_PK_B_ADDR		0x0804	/* Public Key B Address */
+#define	SAFE_PK_C_ADDR		0x0808	/* Public Key C Address */
+#define	SAFE_PK_D_ADDR		0x080c	/* Public Key D Address */
+#define	SAFE_PK_A_LEN		0x0810	/* Public Key A Length */
+#define	SAFE_PK_B_LEN		0x0814	/* Public Key B Length */
+#define	SAFE_PK_SHIFT		0x0818	/* Public Key Shift */
+#define	SAFE_PK_FUNC		0x081c	/* Public Key Function */
+#define SAFE_PK_RAM_START	0x1000	/* Public Key RAM start address */
+#define SAFE_PK_RAM_END		0x1fff	/* Public Key RAM end address */
+
+#define	SAFE_RNG_OUT		0x0100	/* RNG Output */
+#define	SAFE_RNG_STAT		0x0104	/* RNG Status */
+#define	SAFE_RNG_CTRL		0x0108	/* RNG Control */
+#define	SAFE_RNG_A		0x010c	/* RNG A */
+#define	SAFE_RNG_B		0x0110	/* RNG B */
+#define	SAFE_RNG_X_LO		0x0114	/* RNG X [31:0] */
+#define	SAFE_RNG_X_MID		0x0118	/* RNG X [63:32] */
+#define	SAFE_RNG_X_HI		0x011c	/* RNG X [80:64] */
+#define	SAFE_RNG_X_CNTR		0x0120	/* RNG Counter */
+#define	SAFE_RNG_ALM_CNT	0x0124	/* RNG Alarm Count */
+#define	SAFE_RNG_CNFG		0x0128	/* RNG Configuration */
+#define	SAFE_RNG_LFSR1_LO	0x012c	/* RNG LFSR1 [31:0] */
+#define	SAFE_RNG_LFSR1_HI	0x0130	/* RNG LFSR1 [47:32] */
+#define	SAFE_RNG_LFSR2_LO	0x0134	/* RNG LFSR1 [31:0] */
+#define	SAFE_RNG_LFSR2_HI	0x0138	/* RNG LFSR1 [47:32] */
+
+#define	SAFE_PE_CSR_READY	0x00000001	/* ready for processing */
+#define	SAFE_PE_CSR_DONE	0x00000002	/* h/w completed processing */
+#define	SAFE_PE_CSR_LOADSA	0x00000004	/* load SA digests */
+#define	SAFE_PE_CSR_HASHFINAL	0x00000010	/* do hash pad & write result */
+#define	SAFE_PE_CSR_SABUSID	0x000000c0	/* bus id for SA */
+#define	SAFE_PE_CSR_SAPCI	0x00000040	/* PCI bus id for SA */
+#define	SAFE_PE_CSR_NXTHDR	0x0000ff00	/* next hdr value for IPsec */
+#define	SAFE_PE_CSR_FPAD	0x0000ff00	/* fixed pad for basic ops */
+#define	SAFE_PE_CSR_STATUS	0x00ff0000	/* operation result status */
+#define	SAFE_PE_CSR_AUTH_FAIL	0x00010000	/* ICV mismatch (inbound) */
+#define	SAFE_PE_CSR_PAD_FAIL	0x00020000	/* pad verify fail (inbound) */
+#define	SAFE_PE_CSR_SEQ_FAIL	0x00040000	/* sequence number (inbound) */
+#define	SAFE_PE_CSR_XERROR	0x00080000	/* extended error follows */
+#define	SAFE_PE_CSR_XECODE	0x00f00000	/* extended error code */
+#define	SAFE_PE_CSR_XECODE_S	20
+#define	SAFE_PE_CSR_XECODE_BADCMD	0	/* invalid command */
+#define	SAFE_PE_CSR_XECODE_BADALG	1	/* invalid algorithm */
+#define	SAFE_PE_CSR_XECODE_ALGDIS	2	/* algorithm disabled */
+#define	SAFE_PE_CSR_XECODE_ZEROLEN	3	/* zero packet length */
+#define	SAFE_PE_CSR_XECODE_DMAERR	4	/* bus DMA error */
+#define	SAFE_PE_CSR_XECODE_PIPEABORT	5	/* secondary bus DMA error */
+#define	SAFE_PE_CSR_XECODE_BADSPI	6	/* IPsec SPI mismatch */
+#define	SAFE_PE_CSR_XECODE_TIMEOUT	10	/* failsafe timeout */
+#define	SAFE_PE_CSR_PAD		0xff000000	/* ESP padding control/status */
+#define	SAFE_PE_CSR_PAD_MIN	0x00000000	/* minimum IPsec padding */
+#define	SAFE_PE_CSR_PAD_16	0x08000000	/* pad to 16-byte boundary */
+#define	SAFE_PE_CSR_PAD_32	0x10000000	/* pad to 32-byte boundary */
+#define	SAFE_PE_CSR_PAD_64	0x20000000	/* pad to 64-byte boundary */
+#define	SAFE_PE_CSR_PAD_128	0x40000000	/* pad to 128-byte boundary */
+#define	SAFE_PE_CSR_PAD_256	0x80000000	/* pad to 256-byte boundary */
+
+/*
+ * Check the CSR to see if the PE has returned ownership to
+ * the host.  Note that before processing a descriptor this
+ * must be done followed by a check of the SAFE_PE_LEN register
+ * status bits to avoid premature processing of a descriptor
+ * on its way back to the host.
+ */
+#define	SAFE_PE_CSR_IS_DONE(_csr) \
+    (((_csr) & (SAFE_PE_CSR_READY | SAFE_PE_CSR_DONE)) == SAFE_PE_CSR_DONE)
+
+#define	SAFE_PE_LEN_LENGTH	0x000fffff	/* total length (bytes) */
+#define	SAFE_PE_LEN_READY	0x00400000	/* ready for processing */
+#define	SAFE_PE_LEN_DONE	0x00800000	/* h/w completed processing */
+#define	SAFE_PE_LEN_BYPASS	0xff000000	/* bypass offset (bytes) */
+#define	SAFE_PE_LEN_BYPASS_S	24
+
+#define	SAFE_PE_LEN_IS_DONE(_len) \
+    (((_len) & (SAFE_PE_LEN_READY | SAFE_PE_LEN_DONE)) == SAFE_PE_LEN_DONE)
+
+/* NB: these apply to HU_STAT, HM_STAT, HI_CLR, and HI_MASK */
+#define	SAFE_INT_PE_CDONE	0x00000002	/* PE context done */
+#define	SAFE_INT_PE_DDONE	0x00000008	/* PE descriptor done */
+#define	SAFE_INT_PE_ERROR	0x00000010	/* PE error */
+#define	SAFE_INT_PE_ODONE	0x00000020	/* PE operation done */
+
+#define	SAFE_HI_CFG_PULSE	0x00000001	/* use pulse interrupt */
+#define	SAFE_HI_CFG_LEVEL	0x00000000	/* use level interrupt */
+#define	SAFE_HI_CFG_AUTOCLR	0x00000002	/* auto-clear pulse interrupt */
+
+#define	SAFE_ENDIAN_PASS	0x000000e4	/* straight pass-thru */
+#define	SAFE_ENDIAN_SWAB	0x0000001b	/* swap bytes in 32-bit word */
+
+#define	SAFE_PE_DMACFG_PERESET	0x00000001	/* reset packet engine */
+#define	SAFE_PE_DMACFG_PDRRESET	0x00000002	/* reset PDR counters/ptrs */
+#define	SAFE_PE_DMACFG_SGRESET	0x00000004	/* reset scatter/gather cache */
+#define	SAFE_PE_DMACFG_FSENA	0x00000008	/* enable failsafe reset */
+#define	SAFE_PE_DMACFG_PEMODE	0x00000100	/* packet engine mode */
+#define	SAFE_PE_DMACFG_SAPREC	0x00000200	/* SA precedes packet */
+#define	SAFE_PE_DMACFG_PKFOLL	0x00000400	/* packet follows descriptor */
+#define	SAFE_PE_DMACFG_GPRBID	0x00003000	/* gather particle ring busid */
+#define	SAFE_PE_DMACFG_GPRPCI	0x00001000	/* PCI gather particle ring */
+#define	SAFE_PE_DMACFG_SPRBID	0x0000c000	/* scatter part. ring busid */
+#define	SAFE_PE_DMACFG_SPRPCI	0x00004000	/* PCI scatter part. ring */
+#define	SAFE_PE_DMACFG_ESDESC	0x00010000	/* endian swap descriptors */
+#define	SAFE_PE_DMACFG_ESSA	0x00020000	/* endian swap SA data */
+#define	SAFE_PE_DMACFG_ESPACKET	0x00040000	/* endian swap packet data */
+#define	SAFE_PE_DMACFG_ESPDESC	0x00080000	/* endian swap particle desc. */
+#define	SAFE_PE_DMACFG_NOPDRUP	0x00100000	/* supp. PDR ownership update */
+#define	SAFE_PD_EDMACFG_PCIMODE	0x01000000	/* PCI target mode */
+
+#define	SAFE_PE_DMASTAT_PEIDONE	0x00000001	/* PE core input done */
+#define	SAFE_PE_DMASTAT_PEODONE	0x00000002	/* PE core output done */
+#define	SAFE_PE_DMASTAT_ENCDONE	0x00000004	/* encryption done */
+#define	SAFE_PE_DMASTAT_IHDONE	0x00000008	/* inner hash done */
+#define	SAFE_PE_DMASTAT_OHDONE	0x00000010	/* outer hash (HMAC) done */
+#define	SAFE_PE_DMASTAT_PADFLT	0x00000020	/* crypto pad fault */
+#define	SAFE_PE_DMASTAT_ICVFLT	0x00000040	/* ICV fault */
+#define	SAFE_PE_DMASTAT_SPIMIS	0x00000080	/* SPI mismatch */
+#define	SAFE_PE_DMASTAT_CRYPTO	0x00000100	/* crypto engine timeout */
+#define	SAFE_PE_DMASTAT_CQACT	0x00000200	/* command queue active */
+#define	SAFE_PE_DMASTAT_IRACT	0x00000400	/* input request active */
+#define	SAFE_PE_DMASTAT_ORACT	0x00000800	/* output request active */
+#define	SAFE_PE_DMASTAT_PEISIZE	0x003ff000	/* PE input size:32-bit words */
+#define	SAFE_PE_DMASTAT_PEOSIZE	0xffc00000	/* PE out. size:32-bit words */
+
+#define	SAFE_PE_RINGCFG_SIZE	0x000003ff	/* ring size (descriptors) */
+#define	SAFE_PE_RINGCFG_OFFSET	0xffff0000	/* offset btw desc's (dwords) */
+#define	SAFE_PE_RINGCFG_OFFSET_S	16
+
+#define	SAFE_PE_RINGPOLL_POLL	0x00000fff	/* polling frequency/divisor */
+#define	SAFE_PE_RINGPOLL_RETRY	0x03ff0000	/* polling frequency/divisor */
+#define	SAFE_PE_RINGPOLL_CONT	0x80000000	/* continuously poll */
+
+#define	SAFE_PE_IRNGSTAT_CQAVAIL 0x00000001	/* command queue available */
+
+#define	SAFE_PE_ERNGSTAT_NEXT	0x03ff0000	/* index of next packet desc. */
+#define	SAFE_PE_ERNGSTAT_NEXT_S	16
+
+#define	SAFE_PE_IOTHRESH_INPUT	0x000003ff	/* input threshold (dwords) */
+#define	SAFE_PE_IOTHRESH_OUTPUT	0x03ff0000	/* output threshold (dwords) */
+
+#define	SAFE_PE_PARTCFG_SIZE	0x0000ffff	/* scatter particle size */
+#define	SAFE_PE_PARTCFG_GBURST	0x00030000	/* gather particle burst */
+#define	SAFE_PE_PARTCFG_GBURST_2	0x00000000
+#define	SAFE_PE_PARTCFG_GBURST_4	0x00010000
+#define	SAFE_PE_PARTCFG_GBURST_8	0x00020000
+#define	SAFE_PE_PARTCFG_GBURST_16	0x00030000
+#define	SAFE_PE_PARTCFG_SBURST	0x000c0000	/* scatter particle burst */
+#define	SAFE_PE_PARTCFG_SBURST_2	0x00000000
+#define	SAFE_PE_PARTCFG_SBURST_4	0x00040000
+#define	SAFE_PE_PARTCFG_SBURST_8	0x00080000
+#define	SAFE_PE_PARTCFG_SBURST_16	0x000c0000
+
+#define	SAFE_PE_PARTSIZE_SCAT	0xffff0000	/* scatter particle ring size */
+#define	SAFE_PE_PARTSIZE_GATH	0x0000ffff	/* gather particle ring size */
+
+#define	SAFE_CRYPTO_CTRL_3DES	0x00000001	/* enable 3DES support */
+#define	SAFE_CRYPTO_CTRL_PKEY	0x00010000	/* enable public key support */
+#define	SAFE_CRYPTO_CTRL_RNG	0x00020000	/* enable RNG support */
+
+#define	SAFE_DEVINFO_REV_MIN	0x0000000f	/* minor rev for chip */
+#define	SAFE_DEVINFO_REV_MAJ	0x000000f0	/* major rev for chip */
+#define	SAFE_DEVINFO_REV_MAJ_S	4
+#define	SAFE_DEVINFO_DES	0x00000100	/* DES/3DES support present */
+#define	SAFE_DEVINFO_ARC4	0x00000200	/* ARC4 support present */
+#define	SAFE_DEVINFO_AES	0x00000400	/* AES support present */
+#define	SAFE_DEVINFO_MD5	0x00001000	/* MD5 support present */
+#define	SAFE_DEVINFO_SHA1	0x00002000	/* SHA-1 support present */
+#define	SAFE_DEVINFO_RIPEMD	0x00004000	/* RIPEMD support present */
+#define	SAFE_DEVINFO_DEFLATE	0x00010000	/* Deflate support present */
+#define	SAFE_DEVINFO_SARAM	0x00100000	/* on-chip SA RAM present */
+#define	SAFE_DEVINFO_EMIBUS	0x00200000	/* EMI bus present */
+#define	SAFE_DEVINFO_PKEY	0x00400000	/* public key support present */
+#define	SAFE_DEVINFO_RNG	0x00800000	/* RNG present */
+
+#define	SAFE_REV(_maj, _min)	(((_maj) << SAFE_DEVINFO_REV_MAJ_S) | (_min))
+#define	SAFE_REV_MAJ(_chiprev) \
+	(((_chiprev) & SAFE_DEVINFO_REV_MAJ) >> SAFE_DEVINFO_REV_MAJ_S)
+#define	SAFE_REV_MIN(_chiprev)	((_chiprev) & SAFE_DEVINFO_REV_MIN)
+
+#define	SAFE_PK_FUNC_MULT	0x00000001	/* Multiply function */
+#define	SAFE_PK_FUNC_SQUARE	0x00000004	/* Square function */
+#define	SAFE_PK_FUNC_ADD	0x00000010	/* Add function */
+#define	SAFE_PK_FUNC_SUB	0x00000020	/* Subtract function */
+#define	SAFE_PK_FUNC_LSHIFT	0x00000040	/* Left-shift function */
+#define	SAFE_PK_FUNC_RSHIFT	0x00000080	/* Right-shift function */
+#define	SAFE_PK_FUNC_DIV	0x00000100	/* Divide function */
+#define	SAFE_PK_FUNC_CMP	0x00000400	/* Compare function */
+#define	SAFE_PK_FUNC_COPY	0x00000800	/* Copy function */
+#define	SAFE_PK_FUNC_EXP16	0x00002000	/* Exponentiate (4-bit ACT) */
+#define	SAFE_PK_FUNC_EXP4	0x00004000	/* Exponentiate (2-bit ACT) */
+#define	SAFE_PK_FUNC_RUN	0x00008000	/* start/status */
+
+#define	SAFE_RNG_STAT_BUSY	0x00000001	/* busy, data not valid */
+
+#define	SAFE_RNG_CTRL_PRE_LFSR	0x00000001	/* enable output pre-LFSR */
+#define	SAFE_RNG_CTRL_TST_MODE	0x00000002	/* enable test mode */
+#define	SAFE_RNG_CTRL_TST_RUN	0x00000004	/* start test state machine */
+#define	SAFE_RNG_CTRL_ENA_RING1	0x00000008	/* test entropy oscillator #1 */
+#define	SAFE_RNG_CTRL_ENA_RING2	0x00000010	/* test entropy oscillator #2 */
+#define	SAFE_RNG_CTRL_DIS_ALARM	0x00000020	/* disable RNG alarm reports */
+#define	SAFE_RNG_CTRL_TST_CLOCK	0x00000040	/* enable test clock */
+#define	SAFE_RNG_CTRL_SHORTEN	0x00000080	/* shorten state timers */
+#define	SAFE_RNG_CTRL_TST_ALARM	0x00000100	/* simulate alarm state */
+#define	SAFE_RNG_CTRL_RST_LFSR	0x00000200	/* reset LFSR */
+
+/*
+ * Packet engine descriptor.  Note that d_csr is a copy of the
+ * SAFE_PE_CSR register and all definitions apply, and d_len
+ * is a copy of the SAFE_PE_LEN register and all definitions apply.
+ * d_src and d_len may point directly to contiguous data or to a
+ * list of ``particle descriptors'' when using scatter/gather i/o.
+ */
+struct safe_desc {
+	u_int32_t	d_csr;			/* per-packet control/status */
+	u_int32_t	d_src;			/* source address */
+	u_int32_t	d_dst;			/* destination address */
+	u_int32_t	d_sa;			/* SA address */
+	u_int32_t	d_len;			/* length, bypass, status */
+};
+
+/*
+ * Scatter/Gather particle descriptor.
+ *
+ * NB: scatter descriptors do not specify a size; this is fixed
+ *     by the setting of the SAFE_PE_PARTCFG register.
+ */
+struct safe_pdesc {
+	u_int32_t	pd_addr;		/* particle address */
+#ifdef __BIG_ENDIAN
+	u_int16_t	pd_flags;		/* control word */
+	u_int16_t	pd_size;		/* particle size (bytes) */
+#else
+	u_int16_t	pd_flags;		/* control word */
+	u_int16_t	pd_size;		/* particle size (bytes) */
+#endif
+};
+
+#define	SAFE_PD_READY	0x0001			/* ready for processing */
+#define	SAFE_PD_DONE	0x0002			/* h/w completed processing */
+
+/*
+ * Security Association (SA) Record (Rev 1).  One of these is
+ * required for each operation processed by the packet engine.
+ */
+struct safe_sarec {
+	u_int32_t	sa_cmd0;
+	u_int32_t	sa_cmd1;
+	u_int32_t	sa_resv0;
+	u_int32_t	sa_resv1;
+	u_int32_t	sa_key[8];		/* DES/3DES/AES key */
+	u_int32_t	sa_indigest[5];		/* inner digest */
+	u_int32_t	sa_outdigest[5];	/* outer digest */
+	u_int32_t	sa_spi;			/* SPI */
+	u_int32_t	sa_seqnum;		/* sequence number */
+	u_int32_t	sa_seqmask[2];		/* sequence number mask */
+	u_int32_t	sa_resv2;
+	u_int32_t	sa_staterec;		/* address of state record */
+	u_int32_t	sa_resv3[2];
+	u_int32_t	sa_samgmt0;		/* SA management field 0 */
+	u_int32_t	sa_samgmt1;		/* SA management field 0 */
+};
+
+#define	SAFE_SA_CMD0_OP		0x00000007	/* operation code */
+#define	SAFE_SA_CMD0_OP_CRYPT	0x00000000	/* encrypt/decrypt (basic) */
+#define	SAFE_SA_CMD0_OP_BOTH	0x00000001	/* encrypt-hash/hash-decrypto */
+#define	SAFE_SA_CMD0_OP_HASH	0x00000003	/* hash (outbound-only) */
+#define	SAFE_SA_CMD0_OP_ESP	0x00000000	/* ESP in/out (proto) */
+#define	SAFE_SA_CMD0_OP_AH	0x00000001	/* AH in/out (proto) */
+#define	SAFE_SA_CMD0_INBOUND	0x00000008	/* inbound operation */
+#define	SAFE_SA_CMD0_OUTBOUND	0x00000000	/* outbound operation */
+#define	SAFE_SA_CMD0_GROUP	0x00000030	/* operation group */
+#define	SAFE_SA_CMD0_BASIC	0x00000000	/* basic operation */
+#define	SAFE_SA_CMD0_PROTO	0x00000010	/* protocol/packet operation */
+#define	SAFE_SA_CMD0_BUNDLE	0x00000020	/* bundled operation (resvd) */
+#define	SAFE_SA_CMD0_PAD	0x000000c0	/* crypto pad method */
+#define	SAFE_SA_CMD0_PAD_IPSEC	0x00000000	/* IPsec padding */
+#define	SAFE_SA_CMD0_PAD_PKCS7	0x00000040	/* PKCS#7 padding */
+#define	SAFE_SA_CMD0_PAD_CONS	0x00000080	/* constant padding */
+#define	SAFE_SA_CMD0_PAD_ZERO	0x000000c0	/* zero padding */
+#define	SAFE_SA_CMD0_CRYPT_ALG	0x00000f00	/* symmetric crypto algorithm */
+#define	SAFE_SA_CMD0_DES	0x00000000	/* DES crypto algorithm */
+#define	SAFE_SA_CMD0_3DES	0x00000100	/* 3DES crypto algorithm */
+#define	SAFE_SA_CMD0_AES	0x00000300	/* AES crypto algorithm */
+#define	SAFE_SA_CMD0_CRYPT_NULL	0x00000f00	/* null crypto algorithm */
+#define	SAFE_SA_CMD0_HASH_ALG	0x0000f000	/* hash algorithm */
+#define	SAFE_SA_CMD0_MD5	0x00000000	/* MD5 hash algorithm */
+#define	SAFE_SA_CMD0_SHA1	0x00001000	/* SHA-1 hash algorithm */
+#define	SAFE_SA_CMD0_HASH_NULL	0x0000f000	/* null hash algorithm */
+#define	SAFE_SA_CMD0_HDR_PROC	0x00080000	/* header processing */
+#define	SAFE_SA_CMD0_IBUSID	0x00300000	/* input bus id */
+#define	SAFE_SA_CMD0_IPCI	0x00100000	/* PCI input bus id */
+#define	SAFE_SA_CMD0_OBUSID	0x00c00000	/* output bus id */
+#define	SAFE_SA_CMD0_OPCI	0x00400000	/* PCI output bus id */
+#define	SAFE_SA_CMD0_IVLD	0x03000000	/* IV loading */
+#define	SAFE_SA_CMD0_IVLD_NONE	0x00000000	/* IV no load (reuse) */
+#define	SAFE_SA_CMD0_IVLD_IBUF	0x01000000	/* IV load from input buffer */
+#define	SAFE_SA_CMD0_IVLD_STATE	0x02000000	/* IV load from state */
+#define	SAFE_SA_CMD0_HSLD	0x0c000000	/* hash state loading */
+#define	SAFE_SA_CMD0_HSLD_SA	0x00000000	/* hash state load from SA */
+#define	SAFE_SA_CMD0_HSLD_STATE	0x08000000	/* hash state load from state */
+#define	SAFE_SA_CMD0_HSLD_NONE	0x0c000000	/* hash state no load */
+#define	SAFE_SA_CMD0_SAVEIV	0x10000000	/* save IV */
+#define	SAFE_SA_CMD0_SAVEHASH	0x20000000	/* save hash state */
+#define	SAFE_SA_CMD0_IGATHER	0x40000000	/* input gather */
+#define	SAFE_SA_CMD0_OSCATTER	0x80000000	/* output scatter */
+
+#define	SAFE_SA_CMD1_HDRCOPY	0x00000002	/* copy header to output */
+#define	SAFE_SA_CMD1_PAYCOPY	0x00000004	/* copy payload to output */
+#define	SAFE_SA_CMD1_PADCOPY	0x00000008	/* copy pad to output */
+#define	SAFE_SA_CMD1_IPV4	0x00000000	/* IPv4 protocol */
+#define	SAFE_SA_CMD1_IPV6	0x00000010	/* IPv6 protocol */
+#define	SAFE_SA_CMD1_MUTABLE	0x00000020	/* mutable bit processing */
+#define	SAFE_SA_CMD1_SRBUSID	0x000000c0	/* state record bus id */
+#define	SAFE_SA_CMD1_SRPCI	0x00000040	/* state record from PCI */
+#define	SAFE_SA_CMD1_CRMODE	0x00000300	/* crypto mode */
+#define	SAFE_SA_CMD1_ECB	0x00000000	/* ECB crypto mode */
+#define	SAFE_SA_CMD1_CBC	0x00000100	/* CBC crypto mode */
+#define	SAFE_SA_CMD1_OFB	0x00000200	/* OFB crypto mode */
+#define	SAFE_SA_CMD1_CFB	0x00000300	/* CFB crypto mode */
+#define	SAFE_SA_CMD1_CRFEEDBACK	0x00000c00	/* crypto feedback mode */
+#define	SAFE_SA_CMD1_64BIT	0x00000000	/* 64-bit crypto feedback */
+#define	SAFE_SA_CMD1_8BIT	0x00000400	/* 8-bit crypto feedback */
+#define	SAFE_SA_CMD1_1BIT	0x00000800	/* 1-bit crypto feedback */
+#define	SAFE_SA_CMD1_128BIT	0x00000c00	/* 128-bit crypto feedback */
+#define	SAFE_SA_CMD1_OPTIONS	0x00001000	/* HMAC/options mutable bit */
+#define	SAFE_SA_CMD1_HMAC	SAFE_SA_CMD1_OPTIONS
+#define	SAFE_SA_CMD1_SAREV1	0x00008000	/* SA Revision 1 */
+#define	SAFE_SA_CMD1_OFFSET	0x00ff0000	/* hash/crypto offset(dwords) */
+#define	SAFE_SA_CMD1_OFFSET_S	16
+#define	SAFE_SA_CMD1_AESKEYLEN	0x0f000000	/* AES key length */
+#define	SAFE_SA_CMD1_AES128	0x02000000	/* 128-bit AES key */
+#define	SAFE_SA_CMD1_AES192	0x03000000	/* 192-bit AES key */
+#define	SAFE_SA_CMD1_AES256	0x04000000	/* 256-bit AES key */
+
+/* 
+ * Security Associate State Record (Rev 1).
+ */
+struct safe_sastate {
+	u_int32_t	sa_saved_iv[4];		/* saved IV (DES/3DES/AES) */
+	u_int32_t	sa_saved_hashbc;	/* saved hash byte count */
+	u_int32_t	sa_saved_indigest[5];	/* saved inner digest */
+};
+#endif /* _SAFE_SAFEREG_H_ */
diff --git a/target/linux/generic/files/crypto/ocf/safe/safevar.h b/target/linux/generic/files/crypto/ocf/safe/safevar.h
new file mode 100644
index 0000000..11d8304
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/safe/safevar.h
@@ -0,0 +1,229 @@
+/*-
+ * The linux port of this code done by David McCullough
+ * Copyright (C) 2004-2010 David McCullough <david_mccullough@mcafee.com>
+ * The license and original author are listed below.
+ *
+ * Copyright (c) 2003 Sam Leffler, Errno Consulting
+ * Copyright (c) 2003 Global Technology Associates, Inc.
+ * All rights reserved.
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions
+ * are met:
+ * 1. Redistributions of source code must retain the above copyright
+ *    notice, this list of conditions and the following disclaimer.
+ * 2. Redistributions in binary form must reproduce the above copyright
+ *    notice, this list of conditions and the following disclaimer in the
+ *    documentation and/or other materials provided with the distribution.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
+ * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+ * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+ * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
+ * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
+ * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
+ * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
+ * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+ * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
+ * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
+ * SUCH DAMAGE.
+ *
+ * $FreeBSD: src/sys/dev/safe/safevar.h,v 1.2 2006/05/17 18:34:26 pjd Exp $
+ */
+#ifndef _SAFE_SAFEVAR_H_
+#define	_SAFE_SAFEVAR_H_
+
+/* Maximum queue length */
+#ifndef SAFE_MAX_NQUEUE
+#define SAFE_MAX_NQUEUE	60
+#endif
+
+#define	SAFE_MAX_PART		64	/* Maximum scatter/gather depth */
+#define	SAFE_DMA_BOUNDARY	0	/* No boundary for source DMA ops */
+#define	SAFE_MAX_DSIZE		2048 /* MCLBYTES Fixed scatter particle size */
+#define	SAFE_MAX_SSIZE		0x0ffff	/* Maximum gather particle size */
+#define	SAFE_MAX_DMA		0xfffff	/* Maximum PE operand size (20 bits) */
+/* total src+dst particle descriptors */
+#define	SAFE_TOTAL_DPART	(SAFE_MAX_NQUEUE * SAFE_MAX_PART)
+#define	SAFE_TOTAL_SPART	(SAFE_MAX_NQUEUE * SAFE_MAX_PART)
+
+#define	SAFE_RNG_MAXBUFSIZ	128	/* 32-bit words */
+
+#define	SAFE_CARD(sid)		(((sid) & 0xf0000000) >> 28)
+#define	SAFE_SESSION(sid)	( (sid) & 0x0fffffff)
+#define	SAFE_SID(crd, sesn)	(((crd) << 28) | ((sesn) & 0x0fffffff))
+
+#define SAFE_DEF_RTY		0xff	/* PCI Retry Timeout */
+#define SAFE_DEF_TOUT		0xff	/* PCI TRDY Timeout */
+#define SAFE_DEF_CACHELINE	0x01	/* Cache Line setting */
+
+#ifdef __KERNEL__
+/*
+ * State associated with the allocation of each chunk
+ * of memory setup for DMA.
+ */
+struct safe_dma_alloc {
+	dma_addr_t		dma_paddr;
+	void			*dma_vaddr;
+};
+
+/*
+ * Cryptographic operand state.  One of these exists for each
+ * source and destination operand passed in from the crypto
+ * subsystem.  When possible source and destination operands
+ * refer to the same memory.  More often they are distinct.
+ * We track the virtual address of each operand as well as
+ * where each is mapped for DMA.
+ */
+struct safe_operand {
+	union {
+		struct sk_buff *skb;
+		struct uio *io;
+	} u;
+	void			*map;
+	int				mapsize;	/* total number of bytes in segs */
+	struct {
+		dma_addr_t	ds_addr;
+		int			ds_len;
+		int			ds_tlen;
+	} segs[SAFE_MAX_PART];
+	int				nsegs;
+};
+
+/*
+ * Packet engine ring entry and cryptographic operation state.
+ * The packet engine requires a ring of descriptors that contain
+ * pointers to various cryptographic state.  However the ring
+ * configuration register allows you to specify an arbitrary size
+ * for ring entries.  We use this feature to collect most of the
+ * state for each cryptographic request into one spot.  Other than
+ * ring entries only the ``particle descriptors'' (scatter/gather
+ * lists) and the actual operand data are kept separate.  The
+ * particle descriptors must also be organized in rings.  The
+ * operand data can be located aribtrarily (modulo alignment constraints).
+ *
+ * Note that the descriptor ring is mapped onto the PCI bus so
+ * the hardware can DMA data.  This means the entire ring must be
+ * contiguous.
+ */
+struct safe_ringentry {
+	struct safe_desc	re_desc;	/* command descriptor */
+	struct safe_sarec	re_sa;		/* SA record */
+	struct safe_sastate	re_sastate;	/* SA state record */
+
+	struct cryptop		*re_crp;	/* crypto operation */
+
+	struct safe_operand	re_src;		/* source operand */
+	struct safe_operand	re_dst;		/* destination operand */
+
+	int			re_sesn;	/* crypto session ID */
+	int			re_flags;
+#define	SAFE_QFLAGS_COPYOUTIV	0x1		/* copy back on completion */
+#define	SAFE_QFLAGS_COPYOUTICV	0x2		/* copy back on completion */
+};
+
+#define	re_src_skb	re_src.u.skb
+#define	re_src_io	re_src.u.io
+#define	re_src_map	re_src.map
+#define	re_src_nsegs	re_src.nsegs
+#define	re_src_segs	re_src.segs
+#define	re_src_mapsize	re_src.mapsize
+
+#define	re_dst_skb	re_dst.u.skb
+#define	re_dst_io	re_dst.u.io
+#define	re_dst_map	re_dst.map
+#define	re_dst_nsegs	re_dst.nsegs
+#define	re_dst_segs	re_dst.segs
+#define	re_dst_mapsize	re_dst.mapsize
+
+struct rndstate_test;
+
+struct safe_session {
+	u_int32_t	ses_used;
+	u_int32_t	ses_klen;		/* key length in bits */
+	u_int32_t	ses_key[8];		/* DES/3DES/AES key */
+	u_int32_t	ses_mlen;		/* hmac length in bytes */
+	u_int32_t	ses_hminner[5];		/* hmac inner state */
+	u_int32_t	ses_hmouter[5];		/* hmac outer state */
+};
+
+struct safe_pkq {
+	struct list_head	pkq_list;
+	struct cryptkop		*pkq_krp;
+};
+
+struct safe_softc {
+	softc_device_decl	sc_dev;
+	u32			sc_irq;
+
+	struct pci_dev		*sc_pcidev;
+	ocf_iomem_t		sc_base_addr;
+
+	u_int			sc_chiprev;	/* major/minor chip revision */
+	int			sc_flags;	/* device specific flags */
+#define	SAFE_FLAGS_KEY		0x01		/* has key accelerator */
+#define	SAFE_FLAGS_RNG		0x02		/* hardware rng */
+	int			sc_suspended;
+	int			sc_needwakeup;	/* notify crypto layer */
+	int32_t			sc_cid;		/* crypto tag */
+
+	struct safe_dma_alloc	sc_ringalloc;	/* PE ring allocation state */
+	struct safe_ringentry	*sc_ring;	/* PE ring */
+	struct safe_ringentry	*sc_ringtop;	/* PE ring top */
+	struct safe_ringentry	*sc_front;	/* next free entry */
+	struct safe_ringentry	*sc_back;	/* next pending entry */
+	int			sc_nqchip;	/* # passed to chip */
+	spinlock_t		sc_ringmtx;	/* PE ring lock */
+	struct safe_pdesc	*sc_spring;	/* src particle ring */
+	struct safe_pdesc	*sc_springtop;	/* src particle ring top */
+	struct safe_pdesc	*sc_spfree;	/* next free src particle */
+	struct safe_dma_alloc	sc_spalloc;	/* src particle ring state */
+	struct safe_pdesc	*sc_dpring;	/* dest particle ring */
+	struct safe_pdesc	*sc_dpringtop;	/* dest particle ring top */
+	struct safe_pdesc	*sc_dpfree;	/* next free dest particle */
+	struct safe_dma_alloc	sc_dpalloc;	/* dst particle ring state */
+	int			sc_nsessions;	/* # of sessions */
+	struct safe_session	*sc_sessions;	/* sessions */
+
+	struct timer_list	sc_pkto;	/* PK polling */
+	spinlock_t		sc_pkmtx;	/* PK lock */
+	struct list_head	sc_pkq;		/* queue of PK requests */
+	struct safe_pkq		*sc_pkq_cur;	/* current processing request */
+	u_int32_t		sc_pk_reslen, sc_pk_resoff;
+
+	int			sc_max_dsize;	/* maximum safe DMA size */
+};
+#endif /* __KERNEL__ */
+
+struct safe_stats {
+	u_int64_t st_ibytes;
+	u_int64_t st_obytes;
+	u_int32_t st_ipackets;
+	u_int32_t st_opackets;
+	u_int32_t st_invalid;		/* invalid argument */
+	u_int32_t st_badsession;	/* invalid session id */
+	u_int32_t st_badflags;		/* flags indicate !(mbuf | uio) */
+	u_int32_t st_nodesc;		/* op submitted w/o descriptors */
+	u_int32_t st_badalg;		/* unsupported algorithm */
+	u_int32_t st_ringfull;		/* PE descriptor ring full */
+	u_int32_t st_peoperr;		/* PE marked error */
+	u_int32_t st_dmaerr;		/* PE DMA error */
+	u_int32_t st_bypasstoobig;	/* bypass > 96 bytes */
+	u_int32_t st_skipmismatch;	/* enc part begins before auth part */
+	u_int32_t st_lenmismatch;	/* enc length different auth length */
+	u_int32_t st_coffmisaligned;	/* crypto offset not 32-bit aligned */
+	u_int32_t st_cofftoobig;	/* crypto offset > 255 words */
+	u_int32_t st_iovmisaligned;	/* iov op not aligned */
+	u_int32_t st_iovnotuniform;	/* iov op not suitable */
+	u_int32_t st_unaligned;		/* unaligned src caused copy */
+	u_int32_t st_notuniform;	/* non-uniform src caused copy */
+	u_int32_t st_nomap;		/* bus_dmamap_create failed */
+	u_int32_t st_noload;		/* bus_dmamap_load_* failed */
+	u_int32_t st_nombuf;		/* MGET* failed */
+	u_int32_t st_nomcl;		/* MCLGET* failed */
+	u_int32_t st_maxqchip;		/* max mcr1 ops out for processing */
+	u_int32_t st_rng;		/* RNG requests */
+	u_int32_t st_rngalarm;		/* RNG alarm requests */
+	u_int32_t st_noicvcopy;		/* ICV data copies suppressed */
+};
+#endif /* _SAFE_SAFEVAR_H_ */
diff --git a/target/linux/generic/files/crypto/ocf/safe/sha1.c b/target/linux/generic/files/crypto/ocf/safe/sha1.c
new file mode 100644
index 0000000..4e360e2
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/safe/sha1.c
@@ -0,0 +1,279 @@
+/*	$KAME: sha1.c,v 1.5 2000/11/08 06:13:08 itojun Exp $	*/
+/*
+ * Copyright (C) 1995, 1996, 1997, and 1998 WIDE Project.
+ * All rights reserved.
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions
+ * are met:
+ * 1. Redistributions of source code must retain the above copyright
+ *    notice, this list of conditions and the following disclaimer.
+ * 2. Redistributions in binary form must reproduce the above copyright
+ *    notice, this list of conditions and the following disclaimer in the
+ *    documentation and/or other materials provided with the distribution.
+ * 3. Neither the name of the project nor the names of its contributors
+ *    may be used to endorse or promote products derived from this software
+ *    without specific prior written permission.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE PROJECT AND CONTRIBUTORS ``AS IS'' AND
+ * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+ * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+ * ARE DISCLAIMED.  IN NO EVENT SHALL THE PROJECT OR CONTRIBUTORS BE LIABLE
+ * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
+ * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
+ * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
+ * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+ * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
+ * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
+ * SUCH DAMAGE.
+ */
+
+/*
+ * FIPS pub 180-1: Secure Hash Algorithm (SHA-1)
+ * based on: http://csrc.nist.gov/fips/fip180-1.txt
+ * implemented by Jun-ichiro itojun Itoh <itojun@itojun.org>
+ */
+
+#if 0
+#include <sys/cdefs.h>
+__FBSDID("$FreeBSD: src/sys/crypto/sha1.c,v 1.9 2003/06/10 21:36:57 obrien Exp $");
+
+#include <sys/types.h>
+#include <sys/cdefs.h>
+#include <sys/time.h>
+#include <sys/systm.h>
+
+#include <crypto/sha1.h>
+#endif
+
+/* sanity check */
+#if BYTE_ORDER != BIG_ENDIAN
+# if BYTE_ORDER != LITTLE_ENDIAN
+#  define unsupported 1
+# endif
+#endif
+
+#ifndef unsupported
+
+/* constant table */
+static u_int32_t _K[] = { 0x5a827999, 0x6ed9eba1, 0x8f1bbcdc, 0xca62c1d6 };
+#define	K(t)	_K[(t) / 20]
+
+#define	F0(b, c, d)	(((b) & (c)) | ((~(b)) & (d)))
+#define	F1(b, c, d)	(((b) ^ (c)) ^ (d))
+#define	F2(b, c, d)	(((b) & (c)) | ((b) & (d)) | ((c) & (d)))
+#define	F3(b, c, d)	(((b) ^ (c)) ^ (d))
+
+#define	S(n, x)		(((x) << (n)) | ((x) >> (32 - n)))
+
+#undef H
+#define	H(n)	(ctxt->h.b32[(n)])
+#define	COUNT	(ctxt->count)
+#define	BCOUNT	(ctxt->c.b64[0] / 8)
+#define	W(n)	(ctxt->m.b32[(n)])
+
+#define	PUTBYTE(x)	{ \
+	ctxt->m.b8[(COUNT % 64)] = (x);		\
+	COUNT++;				\
+	COUNT %= 64;				\
+	ctxt->c.b64[0] += 8;			\
+	if (COUNT % 64 == 0)			\
+		sha1_step(ctxt);		\
+     }
+
+#define	PUTPAD(x)	{ \
+	ctxt->m.b8[(COUNT % 64)] = (x);		\
+	COUNT++;				\
+	COUNT %= 64;				\
+	if (COUNT % 64 == 0)			\
+		sha1_step(ctxt);		\
+     }
+
+static void sha1_step(struct sha1_ctxt *);
+
+static void
+sha1_step(ctxt)
+	struct sha1_ctxt *ctxt;
+{
+	u_int32_t	a, b, c, d, e;
+	size_t t, s;
+	u_int32_t	tmp;
+
+#if BYTE_ORDER == LITTLE_ENDIAN
+	struct sha1_ctxt tctxt;
+	bcopy(&ctxt->m.b8[0], &tctxt.m.b8[0], 64);
+	ctxt->m.b8[0] = tctxt.m.b8[3]; ctxt->m.b8[1] = tctxt.m.b8[2];
+	ctxt->m.b8[2] = tctxt.m.b8[1]; ctxt->m.b8[3] = tctxt.m.b8[0];
+	ctxt->m.b8[4] = tctxt.m.b8[7]; ctxt->m.b8[5] = tctxt.m.b8[6];
+	ctxt->m.b8[6] = tctxt.m.b8[5]; ctxt->m.b8[7] = tctxt.m.b8[4];
+	ctxt->m.b8[8] = tctxt.m.b8[11]; ctxt->m.b8[9] = tctxt.m.b8[10];
+	ctxt->m.b8[10] = tctxt.m.b8[9]; ctxt->m.b8[11] = tctxt.m.b8[8];
+	ctxt->m.b8[12] = tctxt.m.b8[15]; ctxt->m.b8[13] = tctxt.m.b8[14];
+	ctxt->m.b8[14] = tctxt.m.b8[13]; ctxt->m.b8[15] = tctxt.m.b8[12];
+	ctxt->m.b8[16] = tctxt.m.b8[19]; ctxt->m.b8[17] = tctxt.m.b8[18];
+	ctxt->m.b8[18] = tctxt.m.b8[17]; ctxt->m.b8[19] = tctxt.m.b8[16];
+	ctxt->m.b8[20] = tctxt.m.b8[23]; ctxt->m.b8[21] = tctxt.m.b8[22];
+	ctxt->m.b8[22] = tctxt.m.b8[21]; ctxt->m.b8[23] = tctxt.m.b8[20];
+	ctxt->m.b8[24] = tctxt.m.b8[27]; ctxt->m.b8[25] = tctxt.m.b8[26];
+	ctxt->m.b8[26] = tctxt.m.b8[25]; ctxt->m.b8[27] = tctxt.m.b8[24];
+	ctxt->m.b8[28] = tctxt.m.b8[31]; ctxt->m.b8[29] = tctxt.m.b8[30];
+	ctxt->m.b8[30] = tctxt.m.b8[29]; ctxt->m.b8[31] = tctxt.m.b8[28];
+	ctxt->m.b8[32] = tctxt.m.b8[35]; ctxt->m.b8[33] = tctxt.m.b8[34];
+	ctxt->m.b8[34] = tctxt.m.b8[33]; ctxt->m.b8[35] = tctxt.m.b8[32];
+	ctxt->m.b8[36] = tctxt.m.b8[39]; ctxt->m.b8[37] = tctxt.m.b8[38];
+	ctxt->m.b8[38] = tctxt.m.b8[37]; ctxt->m.b8[39] = tctxt.m.b8[36];
+	ctxt->m.b8[40] = tctxt.m.b8[43]; ctxt->m.b8[41] = tctxt.m.b8[42];
+	ctxt->m.b8[42] = tctxt.m.b8[41]; ctxt->m.b8[43] = tctxt.m.b8[40];
+	ctxt->m.b8[44] = tctxt.m.b8[47]; ctxt->m.b8[45] = tctxt.m.b8[46];
+	ctxt->m.b8[46] = tctxt.m.b8[45]; ctxt->m.b8[47] = tctxt.m.b8[44];
+	ctxt->m.b8[48] = tctxt.m.b8[51]; ctxt->m.b8[49] = tctxt.m.b8[50];
+	ctxt->m.b8[50] = tctxt.m.b8[49]; ctxt->m.b8[51] = tctxt.m.b8[48];
+	ctxt->m.b8[52] = tctxt.m.b8[55]; ctxt->m.b8[53] = tctxt.m.b8[54];
+	ctxt->m.b8[54] = tctxt.m.b8[53]; ctxt->m.b8[55] = tctxt.m.b8[52];
+	ctxt->m.b8[56] = tctxt.m.b8[59]; ctxt->m.b8[57] = tctxt.m.b8[58];
+	ctxt->m.b8[58] = tctxt.m.b8[57]; ctxt->m.b8[59] = tctxt.m.b8[56];
+	ctxt->m.b8[60] = tctxt.m.b8[63]; ctxt->m.b8[61] = tctxt.m.b8[62];
+	ctxt->m.b8[62] = tctxt.m.b8[61]; ctxt->m.b8[63] = tctxt.m.b8[60];
+#endif
+
+	a = H(0); b = H(1); c = H(2); d = H(3); e = H(4);
+
+	for (t = 0; t < 20; t++) {
+		s = t & 0x0f;
+		if (t >= 16) {
+			W(s) = S(1, W((s+13) & 0x0f) ^ W((s+8) & 0x0f) ^ W((s+2) & 0x0f) ^ W(s));
+		}
+		tmp = S(5, a) + F0(b, c, d) + e + W(s) + K(t);
+		e = d; d = c; c = S(30, b); b = a; a = tmp;
+	}
+	for (t = 20; t < 40; t++) {
+		s = t & 0x0f;
+		W(s) = S(1, W((s+13) & 0x0f) ^ W((s+8) & 0x0f) ^ W((s+2) & 0x0f) ^ W(s));
+		tmp = S(5, a) + F1(b, c, d) + e + W(s) + K(t);
+		e = d; d = c; c = S(30, b); b = a; a = tmp;
+	}
+	for (t = 40; t < 60; t++) {
+		s = t & 0x0f;
+		W(s) = S(1, W((s+13) & 0x0f) ^ W((s+8) & 0x0f) ^ W((s+2) & 0x0f) ^ W(s));
+		tmp = S(5, a) + F2(b, c, d) + e + W(s) + K(t);
+		e = d; d = c; c = S(30, b); b = a; a = tmp;
+	}
+	for (t = 60; t < 80; t++) {
+		s = t & 0x0f;
+		W(s) = S(1, W((s+13) & 0x0f) ^ W((s+8) & 0x0f) ^ W((s+2) & 0x0f) ^ W(s));
+		tmp = S(5, a) + F3(b, c, d) + e + W(s) + K(t);
+		e = d; d = c; c = S(30, b); b = a; a = tmp;
+	}
+
+	H(0) = H(0) + a;
+	H(1) = H(1) + b;
+	H(2) = H(2) + c;
+	H(3) = H(3) + d;
+	H(4) = H(4) + e;
+
+	bzero(&ctxt->m.b8[0], 64);
+}
+
+/*------------------------------------------------------------*/
+
+void
+sha1_init(ctxt)
+	struct sha1_ctxt *ctxt;
+{
+	bzero(ctxt, sizeof(struct sha1_ctxt));
+	H(0) = 0x67452301;
+	H(1) = 0xefcdab89;
+	H(2) = 0x98badcfe;
+	H(3) = 0x10325476;
+	H(4) = 0xc3d2e1f0;
+}
+
+void
+sha1_pad(ctxt)
+	struct sha1_ctxt *ctxt;
+{
+	size_t padlen;		/*pad length in bytes*/
+	size_t padstart;
+
+	PUTPAD(0x80);
+
+	padstart = COUNT % 64;
+	padlen = 64 - padstart;
+	if (padlen < 8) {
+		bzero(&ctxt->m.b8[padstart], padlen);
+		COUNT += padlen;
+		COUNT %= 64;
+		sha1_step(ctxt);
+		padstart = COUNT % 64;	/* should be 0 */
+		padlen = 64 - padstart;	/* should be 64 */
+	}
+	bzero(&ctxt->m.b8[padstart], padlen - 8);
+	COUNT += (padlen - 8);
+	COUNT %= 64;
+#if BYTE_ORDER == BIG_ENDIAN
+	PUTPAD(ctxt->c.b8[0]); PUTPAD(ctxt->c.b8[1]);
+	PUTPAD(ctxt->c.b8[2]); PUTPAD(ctxt->c.b8[3]);
+	PUTPAD(ctxt->c.b8[4]); PUTPAD(ctxt->c.b8[5]);
+	PUTPAD(ctxt->c.b8[6]); PUTPAD(ctxt->c.b8[7]);
+#else
+	PUTPAD(ctxt->c.b8[7]); PUTPAD(ctxt->c.b8[6]);
+	PUTPAD(ctxt->c.b8[5]); PUTPAD(ctxt->c.b8[4]);
+	PUTPAD(ctxt->c.b8[3]); PUTPAD(ctxt->c.b8[2]);
+	PUTPAD(ctxt->c.b8[1]); PUTPAD(ctxt->c.b8[0]);
+#endif
+}
+
+void
+sha1_loop(ctxt, input, len)
+	struct sha1_ctxt *ctxt;
+	const u_int8_t *input;
+	size_t len;
+{
+	size_t gaplen;
+	size_t gapstart;
+	size_t off;
+	size_t copysiz;
+
+	off = 0;
+
+	while (off < len) {
+		gapstart = COUNT % 64;
+		gaplen = 64 - gapstart;
+
+		copysiz = (gaplen < len - off) ? gaplen : len - off;
+		bcopy(&input[off], &ctxt->m.b8[gapstart], copysiz);
+		COUNT += copysiz;
+		COUNT %= 64;
+		ctxt->c.b64[0] += copysiz * 8;
+		if (COUNT % 64 == 0)
+			sha1_step(ctxt);
+		off += copysiz;
+	}
+}
+
+void
+sha1_result(ctxt, digest0)
+	struct sha1_ctxt *ctxt;
+	caddr_t digest0;
+{
+	u_int8_t *digest;
+
+	digest = (u_int8_t *)digest0;
+	sha1_pad(ctxt);
+#if BYTE_ORDER == BIG_ENDIAN
+	bcopy(&ctxt->h.b8[0], digest, 20);
+#else
+	digest[0] = ctxt->h.b8[3]; digest[1] = ctxt->h.b8[2];
+	digest[2] = ctxt->h.b8[1]; digest[3] = ctxt->h.b8[0];
+	digest[4] = ctxt->h.b8[7]; digest[5] = ctxt->h.b8[6];
+	digest[6] = ctxt->h.b8[5]; digest[7] = ctxt->h.b8[4];
+	digest[8] = ctxt->h.b8[11]; digest[9] = ctxt->h.b8[10];
+	digest[10] = ctxt->h.b8[9]; digest[11] = ctxt->h.b8[8];
+	digest[12] = ctxt->h.b8[15]; digest[13] = ctxt->h.b8[14];
+	digest[14] = ctxt->h.b8[13]; digest[15] = ctxt->h.b8[12];
+	digest[16] = ctxt->h.b8[19]; digest[17] = ctxt->h.b8[18];
+	digest[18] = ctxt->h.b8[17]; digest[19] = ctxt->h.b8[16];
+#endif
+}
+
+#endif /*unsupported*/
diff --git a/target/linux/generic/files/crypto/ocf/safe/sha1.h b/target/linux/generic/files/crypto/ocf/safe/sha1.h
new file mode 100644
index 0000000..0e19d90
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/safe/sha1.h
@@ -0,0 +1,72 @@
+/*	$FreeBSD: src/sys/crypto/sha1.h,v 1.8 2002/03/20 05:13:50 alfred Exp $	*/
+/*	$KAME: sha1.h,v 1.5 2000/03/27 04:36:23 sumikawa Exp $	*/
+
+/*
+ * Copyright (C) 1995, 1996, 1997, and 1998 WIDE Project.
+ * All rights reserved.
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions
+ * are met:
+ * 1. Redistributions of source code must retain the above copyright
+ *    notice, this list of conditions and the following disclaimer.
+ * 2. Redistributions in binary form must reproduce the above copyright
+ *    notice, this list of conditions and the following disclaimer in the
+ *    documentation and/or other materials provided with the distribution.
+ * 3. Neither the name of the project nor the names of its contributors
+ *    may be used to endorse or promote products derived from this software
+ *    without specific prior written permission.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE PROJECT AND CONTRIBUTORS ``AS IS'' AND
+ * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+ * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+ * ARE DISCLAIMED.  IN NO EVENT SHALL THE PROJECT OR CONTRIBUTORS BE LIABLE
+ * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
+ * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
+ * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
+ * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+ * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
+ * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
+ * SUCH DAMAGE.
+ */
+/*
+ * FIPS pub 180-1: Secure Hash Algorithm (SHA-1)
+ * based on: http://csrc.nist.gov/fips/fip180-1.txt
+ * implemented by Jun-ichiro itojun Itoh <itojun@itojun.org>
+ */
+
+#ifndef _NETINET6_SHA1_H_
+#define _NETINET6_SHA1_H_
+
+struct sha1_ctxt {
+	union {
+		u_int8_t	b8[20];
+		u_int32_t	b32[5];
+	} h;
+	union {
+		u_int8_t	b8[8];
+		u_int64_t	b64[1];
+	} c;
+	union {
+		u_int8_t	b8[64];
+		u_int32_t	b32[16];
+	} m;
+	u_int8_t	count;
+};
+
+#ifdef __KERNEL__
+extern void sha1_init(struct sha1_ctxt *);
+extern void sha1_pad(struct sha1_ctxt *);
+extern void sha1_loop(struct sha1_ctxt *, const u_int8_t *, size_t);
+extern void sha1_result(struct sha1_ctxt *, caddr_t);
+
+/* compatibilty with other SHA1 source codes */
+typedef struct sha1_ctxt SHA1_CTX;
+#define SHA1Init(x)		sha1_init((x))
+#define SHA1Update(x, y, z)	sha1_loop((x), (y), (z))
+#define SHA1Final(x, y)		sha1_result((y), (x))
+#endif /* __KERNEL__ */
+
+#define	SHA1_RESULTLEN	(160/8)
+
+#endif /*_NETINET6_SHA1_H_*/
diff --git a/target/linux/generic/files/crypto/ocf/talitos/Makefile b/target/linux/generic/files/crypto/ocf/talitos/Makefile
new file mode 100644
index 0000000..2591b8a
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/talitos/Makefile
@@ -0,0 +1,12 @@
+# for SGlinux builds
+-include $(ROOTDIR)/modules/.config
+
+obj-$(CONFIG_OCF_TALITOS) += talitos.o
+
+obj ?= .
+EXTRA_CFLAGS += -I$(obj)/.. -I$(obj)/
+
+ifdef TOPDIR
+-include $(TOPDIR)/Rules.make
+endif
+
diff --git a/target/linux/generic/files/crypto/ocf/talitos/talitos.c b/target/linux/generic/files/crypto/ocf/talitos/talitos.c
new file mode 100644
index 0000000..c4bc8c0
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/talitos/talitos.c
@@ -0,0 +1,1355 @@
+/*
+ * crypto/ocf/talitos/talitos.c
+ *
+ * An OCF-Linux module that uses Freescale's SEC to do the crypto.
+ * Based on crypto/ocf/hifn and crypto/ocf/safe OCF drivers
+ *
+ * Copyright (c) 2006 Freescale Semiconductor, Inc.
+ *
+ * This code written by Kim A. B. Phillips <kim.phillips@freescale.com>
+ * some code copied from files with the following:
+ * Copyright (C) 2004-2007 David McCullough <david_mccullough@mcafee.com>
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions
+ * are met:
+ *
+ * 1. Redistributions of source code must retain the above copyright
+ *    notice, this list of conditions and the following disclaimer.
+ * 2. Redistributions in binary form must reproduce the above copyright
+ *    notice, this list of conditions and the following disclaimer in the
+ *    documentation and/or other materials provided with the distribution.
+ * 3. The name of the author may not be used to endorse or promote products
+ *    derived from this software without specific prior written permission.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
+ * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
+ * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
+ * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
+ * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
+ * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
+ * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
+ * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+ * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
+ * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+ *
+ * ---------------------------------------------------------------------------
+ *
+ * NOTES:
+ *
+ * The Freescale SEC (also known as 'talitos') resides on the
+ * internal bus, and runs asynchronous to the processor core.  It has
+ * a wide gamut of cryptographic acceleration features, including single-
+ * pass IPsec (also known as algorithm chaining).  To properly utilize 
+ * all of the SEC's performance enhancing features, further reworking 
+ * of higher level code (framework, applications) will be necessary.
+ *
+ * The following table shows which SEC version is present in which devices:
+ * 
+ * Devices       SEC version
+ *
+ * 8272, 8248    SEC 1.0
+ * 885, 875      SEC 1.2
+ * 8555E, 8541E  SEC 2.0
+ * 8349E         SEC 2.01
+ * 8548E         SEC 2.1
+ *
+ * The following table shows the features offered by each SEC version:
+ *
+ * 	                       Max.   chan-
+ * version  Bus I/F       Clock  nels  DEU AESU AFEU MDEU PKEU RNG KEU
+ *
+ * SEC 1.0  internal 64b  100MHz   4     1    1    1    1    1   1   0
+ * SEC 1.2  internal 32b   66MHz   1     1    1    0    1    0   0   0
+ * SEC 2.0  internal 64b  166MHz   4     1    1    1    1    1   1   0
+ * SEC 2.01 internal 64b  166MHz   4     1    1    1    1    1   1   0
+ * SEC 2.1  internal 64b  333MHz   4     1    1    1    1    1   1   1
+ *
+ * Each execution unit in the SEC has two modes of execution; channel and
+ * slave/debug.  This driver employs the channel infrastructure in the
+ * device for convenience.  Only the RNG is directly accessed due to the
+ * convenience of its random fifo pool.  The relationship between the
+ * channels and execution units is depicted in the following diagram:
+ *
+ *    -------   ------------
+ * ---| ch0 |---|          |
+ *    -------   |          |
+ *              |          |------+-------+-------+-------+------------
+ *    -------   |          |      |       |       |       |           |
+ * ---| ch1 |---|          |      |       |       |       |           |
+ *    -------   |          |   ------  ------  ------  ------      ------
+ *              |controller|   |DEU |  |AESU|  |MDEU|  |PKEU| ...  |RNG |
+ *    -------   |          |   ------  ------  ------  ------      ------
+ * ---| ch2 |---|          |      |       |       |       |           |
+ *    -------   |          |      |       |       |       |           |
+ *              |          |------+-------+-------+-------+------------
+ *    -------   |          |
+ * ---| ch3 |---|          |
+ *    -------   ------------
+ *
+ * Channel ch0 may drive an aes operation to the aes unit (AESU),
+ * and, at the same time, ch1 may drive a message digest operation
+ * to the mdeu. Each channel has an input descriptor FIFO, and the 
+ * FIFO can contain, e.g. on the 8541E, up to 24 entries, before a
+ * a buffer overrun error is triggered. The controller is responsible
+ * for fetching the data from descriptor pointers, and passing the 
+ * data to the appropriate EUs. The controller also writes the 
+ * cryptographic operation's result to memory. The SEC notifies 
+ * completion by triggering an interrupt and/or setting the 1st byte 
+ * of the hdr field to 0xff.
+ *
+ * TODO:
+ * o support more algorithms
+ * o support more versions of the SEC
+ * o add support for linux 2.4
+ * o scatter-gather (sg) support
+ * o add support for public key ops (PKEU)
+ * o add statistics
+ */
+
+#include <linux/version.h>
+#if LINUX_VERSION_CODE < KERNEL_VERSION(2,6,38) && !defined(AUTOCONF_INCLUDED)
+#include <linux/config.h>
+#endif
+#include <linux/module.h>
+#include <linux/init.h>
+#include <linux/interrupt.h>
+#include <linux/spinlock.h>
+#include <linux/random.h>
+#include <linux/skbuff.h>
+#include <asm/scatterlist.h>
+#include <linux/dma-mapping.h>  /* dma_map_single() */
+#include <linux/moduleparam.h>
+
+#if LINUX_VERSION_CODE >= KERNEL_VERSION(2,6,15)
+#include <linux/platform_device.h>
+#endif
+
+#if LINUX_VERSION_CODE >= KERNEL_VERSION(2,6,19)
+#include <linux/of_platform.h>
+#endif
+
+#include <cryptodev.h>
+#include <uio.h>
+
+#define DRV_NAME "talitos" 
+
+#include "talitos_dev.h"
+#include "talitos_soft.h"
+
+#define read_random(p,l) get_random_bytes(p,l)
+
+const char talitos_driver_name[] = "Talitos OCF";
+const char talitos_driver_version[] = "0.2";
+
+static int talitos_newsession(device_t dev, u_int32_t *sidp,
+								struct cryptoini *cri);
+static int talitos_freesession(device_t dev, u_int64_t tid);
+static int talitos_process(device_t dev, struct cryptop *crp, int hint);
+static void dump_talitos_status(struct talitos_softc *sc);
+static int talitos_submit(struct talitos_softc *sc, struct talitos_desc *td, 
+								int chsel);
+static void talitos_doneprocessing(struct talitos_softc *sc);
+static void talitos_init_device(struct talitos_softc *sc);
+static void talitos_reset_device_master(struct talitos_softc *sc);
+static void talitos_reset_device(struct talitos_softc *sc);
+static void talitos_errorprocessing(struct talitos_softc *sc);
+#ifdef CONFIG_PPC_MERGE
+static int talitos_probe(struct of_device *ofdev, const struct of_device_id *match);
+static int talitos_remove(struct of_device *ofdev);
+#else
+static int talitos_probe(struct platform_device *pdev);
+static int talitos_remove(struct platform_device *pdev);
+#endif
+#ifdef CONFIG_OCF_RANDOMHARVEST
+static int talitos_read_random(void *arg, u_int32_t *buf, int maxwords);
+static void talitos_rng_init(struct talitos_softc *sc);
+#endif
+
+static device_method_t talitos_methods = {
+	/* crypto device methods */
+	DEVMETHOD(cryptodev_newsession,	talitos_newsession),
+	DEVMETHOD(cryptodev_freesession,talitos_freesession),
+	DEVMETHOD(cryptodev_process,	talitos_process),
+};
+
+#define debug talitos_debug
+int talitos_debug = 0;
+module_param(talitos_debug, int, 0644);
+MODULE_PARM_DESC(talitos_debug, "Enable debug");
+
+static inline void talitos_write(volatile unsigned *addr, u32 val)
+{
+        out_be32(addr, val);
+}
+
+static inline u32 talitos_read(volatile unsigned *addr)
+{
+        u32 val;
+        val = in_be32(addr);
+        return val;
+}
+
+static void dump_talitos_status(struct talitos_softc *sc)
+{
+	unsigned int v, v_hi, i, *ptr;
+	v = talitos_read(sc->sc_base_addr + TALITOS_MCR);
+	v_hi = talitos_read(sc->sc_base_addr + TALITOS_MCR_HI);
+	printk(KERN_INFO "%s: MCR          0x%08x_%08x\n",
+			device_get_nameunit(sc->sc_cdev), v, v_hi);
+	v = talitos_read(sc->sc_base_addr + TALITOS_IMR);
+	v_hi = talitos_read(sc->sc_base_addr + TALITOS_IMR_HI);
+	printk(KERN_INFO "%s: IMR          0x%08x_%08x\n",
+			device_get_nameunit(sc->sc_cdev), v, v_hi);
+	v = talitos_read(sc->sc_base_addr + TALITOS_ISR);
+	v_hi = talitos_read(sc->sc_base_addr + TALITOS_ISR_HI);
+	printk(KERN_INFO "%s: ISR          0x%08x_%08x\n",
+			device_get_nameunit(sc->sc_cdev), v, v_hi);
+	for (i = 0; i < sc->sc_num_channels; i++) { 
+		v = talitos_read(sc->sc_base_addr + i*TALITOS_CH_OFFSET + 
+			TALITOS_CH_CDPR);
+		v_hi = talitos_read(sc->sc_base_addr + i*TALITOS_CH_OFFSET + 
+			TALITOS_CH_CDPR_HI);
+		printk(KERN_INFO "%s: CDPR     ch%d 0x%08x_%08x\n", 
+				device_get_nameunit(sc->sc_cdev), i, v, v_hi);
+	}
+	for (i = 0; i < sc->sc_num_channels; i++) { 
+		v = talitos_read(sc->sc_base_addr + i*TALITOS_CH_OFFSET + 
+			TALITOS_CH_CCPSR);
+		v_hi = talitos_read(sc->sc_base_addr + i*TALITOS_CH_OFFSET + 
+			TALITOS_CH_CCPSR_HI);
+		printk(KERN_INFO "%s: CCPSR    ch%d 0x%08x_%08x\n", 
+				device_get_nameunit(sc->sc_cdev), i, v, v_hi);
+	}
+	ptr = sc->sc_base_addr + TALITOS_CH_DESCBUF;
+	for (i = 0; i < 16; i++) { 
+		v = talitos_read(ptr++); v_hi = talitos_read(ptr++);
+		printk(KERN_INFO "%s: DESCBUF  ch0 0x%08x_%08x (tdp%02d)\n", 
+				device_get_nameunit(sc->sc_cdev), v, v_hi, i);
+	}
+	return;
+}
+
+
+#ifdef CONFIG_OCF_RANDOMHARVEST
+/* 
+ * pull random numbers off the RNG FIFO, not exceeding amount available
+ */
+static int
+talitos_read_random(void *arg, u_int32_t *buf, int maxwords)
+{
+	struct talitos_softc *sc = (struct talitos_softc *) arg;
+	int rc;
+	u_int32_t v;
+
+	DPRINTF("%s()\n", __FUNCTION__);
+
+	/* check for things like FIFO underflow */
+	v = talitos_read(sc->sc_base_addr + TALITOS_RNGISR_HI);
+	if (unlikely(v)) {
+		printk(KERN_ERR "%s: RNGISR_HI error %08x\n",
+				device_get_nameunit(sc->sc_cdev), v);
+		return 0;
+	}
+	/*
+	 * OFL is number of available 64-bit words, 
+	 * shift and convert to a 32-bit word count
+	 */
+	v = talitos_read(sc->sc_base_addr + TALITOS_RNGSR_HI);
+	v = (v & TALITOS_RNGSR_HI_OFL) >> (16 - 1);
+	if (maxwords > v)
+		maxwords = v;
+	for (rc = 0; rc < maxwords; rc++) {
+		buf[rc] = talitos_read(sc->sc_base_addr + 
+			TALITOS_RNG_FIFO + rc*sizeof(u_int32_t));
+	}
+	if (maxwords & 1) {
+		/* 
+		 * RNG will complain with an AE in the RNGISR
+		 * if we don't complete the pairs of 32-bit reads
+		 * to its 64-bit register based FIFO
+		 */
+		v = talitos_read(sc->sc_base_addr + 
+			TALITOS_RNG_FIFO + rc*sizeof(u_int32_t));
+	}
+
+	return rc;
+}
+
+static void
+talitos_rng_init(struct talitos_softc *sc)
+{
+	u_int32_t v;
+
+	DPRINTF("%s()\n", __FUNCTION__);
+	/* reset RNG EU */
+	v = talitos_read(sc->sc_base_addr + TALITOS_RNGRCR_HI);
+	v |= TALITOS_RNGRCR_HI_SR;
+	talitos_write(sc->sc_base_addr + TALITOS_RNGRCR_HI, v);
+	while ((talitos_read(sc->sc_base_addr + TALITOS_RNGSR_HI) 
+		& TALITOS_RNGSR_HI_RD) == 0)
+			cpu_relax();
+	/*
+	 * we tell the RNG to start filling the RNG FIFO
+	 * by writing the RNGDSR 
+	 */
+	v = talitos_read(sc->sc_base_addr + TALITOS_RNGDSR_HI);
+	talitos_write(sc->sc_base_addr + TALITOS_RNGDSR_HI, v);
+	/*
+	 * 64 bits of data will be pushed onto the FIFO every 
+	 * 256 SEC cycles until the FIFO is full.  The RNG then 
+	 * attempts to keep the FIFO full.
+	 */
+	v = talitos_read(sc->sc_base_addr + TALITOS_RNGISR_HI);
+	if (v) {
+		printk(KERN_ERR "%s: RNGISR_HI error %08x\n",
+			device_get_nameunit(sc->sc_cdev), v);
+		return;
+	}
+	/*
+	 * n.b. we need to add a FIPS test here - if the RNG is going 
+	 * to fail, it's going to fail at reset time
+	 */
+	return;
+}
+#endif /* CONFIG_OCF_RANDOMHARVEST */
+
+/*
+ * Generate a new software session.
+ */
+static int
+talitos_newsession(device_t dev, u_int32_t *sidp, struct cryptoini *cri)
+{
+	struct cryptoini *c, *encini = NULL, *macini = NULL;
+	struct talitos_softc *sc = device_get_softc(dev);
+	struct talitos_session *ses = NULL;
+	int sesn;
+
+	DPRINTF("%s()\n", __FUNCTION__);
+	if (sidp == NULL || cri == NULL || sc == NULL) {
+		DPRINTF("%s,%d - EINVAL\n", __FILE__, __LINE__);
+		return EINVAL;
+	}
+	for (c = cri; c != NULL; c = c->cri_next) {
+		if (c->cri_alg == CRYPTO_MD5 ||
+		    c->cri_alg == CRYPTO_MD5_HMAC ||
+		    c->cri_alg == CRYPTO_SHA1 ||
+		    c->cri_alg == CRYPTO_SHA1_HMAC ||
+		    c->cri_alg == CRYPTO_NULL_HMAC) {
+			if (macini)
+				return EINVAL;
+			macini = c;
+		} else if (c->cri_alg == CRYPTO_DES_CBC ||
+		    c->cri_alg == CRYPTO_3DES_CBC ||
+		    c->cri_alg == CRYPTO_AES_CBC ||
+		    c->cri_alg == CRYPTO_NULL_CBC) {
+			if (encini)
+				return EINVAL;
+			encini = c;
+		} else {
+			DPRINTF("UNKNOWN c->cri_alg %d\n", encini->cri_alg);
+			return EINVAL;
+		}
+	}
+	if (encini == NULL && macini == NULL)
+		return EINVAL;
+	if (encini) {	
+		/* validate key length */
+		switch (encini->cri_alg) {
+		case CRYPTO_DES_CBC:
+			if (encini->cri_klen != 64)
+				return EINVAL;
+			break;
+		case CRYPTO_3DES_CBC:
+			if (encini->cri_klen != 192) {
+				return EINVAL;
+			}
+			break;
+		case CRYPTO_AES_CBC:
+			if (encini->cri_klen != 128 &&
+			    encini->cri_klen != 192 &&
+			    encini->cri_klen != 256)
+				return EINVAL;
+			break;
+		default:
+			DPRINTF("UNKNOWN encini->cri_alg %d\n", 
+				encini->cri_alg);
+			return EINVAL;
+		}
+	}
+
+	if (sc->sc_sessions == NULL) {
+		ses = sc->sc_sessions = (struct talitos_session *)
+			kmalloc(sizeof(struct talitos_session), SLAB_ATOMIC);
+		if (ses == NULL)
+			return ENOMEM;
+		memset(ses, 0, sizeof(struct talitos_session));
+		sesn = 0;
+		sc->sc_nsessions = 1;
+	} else {
+		for (sesn = 0; sesn < sc->sc_nsessions; sesn++) {
+			if (sc->sc_sessions[sesn].ses_used == 0) {
+				ses = &sc->sc_sessions[sesn];
+				break;
+			}
+		}
+
+		if (ses == NULL) {
+			/* allocating session */
+			sesn = sc->sc_nsessions;
+			ses = (struct talitos_session *) kmalloc(
+				(sesn + 1) * sizeof(struct talitos_session), 
+				SLAB_ATOMIC);
+			if (ses == NULL)
+				return ENOMEM;
+			memset(ses, 0,
+				(sesn + 1) * sizeof(struct talitos_session));
+			memcpy(ses, sc->sc_sessions, 
+				sesn * sizeof(struct talitos_session));
+			memset(sc->sc_sessions, 0,
+				sesn * sizeof(struct talitos_session));
+			kfree(sc->sc_sessions);
+			sc->sc_sessions = ses;
+			ses = &sc->sc_sessions[sesn];
+			sc->sc_nsessions++;
+		}
+	}
+
+	ses->ses_used = 1;
+
+	if (encini) {
+		ses->ses_klen = (encini->cri_klen + 7) / 8;
+		memcpy(ses->ses_key, encini->cri_key, ses->ses_klen);
+		if (macini) {
+			/* doing hash on top of cipher */
+			ses->ses_hmac_len = (macini->cri_klen + 7) / 8;
+			memcpy(ses->ses_hmac, macini->cri_key,
+				ses->ses_hmac_len);
+		}
+	} else if (macini) {
+		/* doing hash */
+		ses->ses_klen = (macini->cri_klen + 7) / 8;
+		memcpy(ses->ses_key, macini->cri_key, ses->ses_klen);
+	}
+
+	/* back compat way of determining MSC result len */
+	if (macini) {
+		ses->ses_mlen = macini->cri_mlen;
+		if (ses->ses_mlen == 0) {
+			if (macini->cri_alg == CRYPTO_MD5_HMAC)
+				ses->ses_mlen = MD5_HASH_LEN;
+			else
+				ses->ses_mlen = SHA1_HASH_LEN;
+		}
+	}
+
+	/* really should make up a template td here, 
+	 * and only fill things like i/o and direction in process() */
+
+	/* assign session ID */
+	*sidp = TALITOS_SID(sc->sc_num, sesn);
+	return 0;
+}
+
+/*
+ * Deallocate a session.
+ */
+static int
+talitos_freesession(device_t dev, u_int64_t tid)
+{
+	struct talitos_softc *sc = device_get_softc(dev);
+	int session, ret;
+	u_int32_t sid = ((u_int32_t) tid) & 0xffffffff;
+
+	if (sc == NULL)
+		return EINVAL;
+	session = TALITOS_SESSION(sid);
+	if (session < sc->sc_nsessions) {
+		memset(&sc->sc_sessions[session], 0,
+			sizeof(sc->sc_sessions[session]));
+		ret = 0;
+	} else
+		ret = EINVAL;
+	return ret;
+}
+
+/*
+ * launch device processing - it will come back with done notification 
+ * in the form of an interrupt and/or HDR_DONE_BITS in header 
+ */
+static int 
+talitos_submit(
+	struct talitos_softc *sc,
+	struct talitos_desc *td,
+	int chsel)
+{
+	u_int32_t v;
+
+	v = dma_map_single(NULL, td, sizeof(*td), DMA_TO_DEVICE);
+	talitos_write(sc->sc_base_addr + 
+		chsel*TALITOS_CH_OFFSET + TALITOS_CH_FF, 0);
+	talitos_write(sc->sc_base_addr + 
+		chsel*TALITOS_CH_OFFSET + TALITOS_CH_FF_HI, v);
+	return 0;
+}
+
+static int
+talitos_process(device_t dev, struct cryptop *crp, int hint)
+{
+	int i, err = 0, ivsize;
+	struct talitos_softc *sc = device_get_softc(dev);
+	struct cryptodesc *crd1, *crd2, *maccrd, *enccrd;
+	caddr_t iv;
+	struct talitos_session *ses;
+	struct talitos_desc *td;
+	unsigned long flags;
+	/* descriptor mappings */
+	int hmac_key, hmac_data, cipher_iv, cipher_key, 
+		in_fifo, out_fifo, cipher_iv_out;
+	static int chsel = -1;
+	u_int32_t rand_iv[4];
+
+	DPRINTF("%s()\n", __FUNCTION__);
+
+	if (crp == NULL || crp->crp_callback == NULL || sc == NULL) {
+		return EINVAL;
+	}
+	crp->crp_etype = 0;
+	if (TALITOS_SESSION(crp->crp_sid) >= sc->sc_nsessions) {
+		return EINVAL;
+	}
+
+	ses = &sc->sc_sessions[TALITOS_SESSION(crp->crp_sid)];
+
+        /* enter the channel scheduler */ 
+	spin_lock_irqsave(&sc->sc_chnfifolock[sc->sc_num_channels], flags);
+
+	/* reuse channel that already had/has requests for the required EU */
+	for (i = 0; i < sc->sc_num_channels; i++) {
+		if (sc->sc_chnlastalg[i] == crp->crp_desc->crd_alg)
+			break;
+	}
+	if (i == sc->sc_num_channels) {
+		/*
+		 * haven't seen this algo the last sc_num_channels or more
+		 * use round robin in this case
+	 	 * nb: sc->sc_num_channels must be power of 2 
+		 */
+		chsel = (chsel + 1) & (sc->sc_num_channels - 1);
+	} else {
+		/*
+		 * matches channel with same target execution unit; 
+		 * use same channel in this case
+		 */
+		chsel = i;
+	}
+	sc->sc_chnlastalg[chsel] = crp->crp_desc->crd_alg;
+
+        /* release the channel scheduler lock */ 
+	spin_unlock_irqrestore(&sc->sc_chnfifolock[sc->sc_num_channels], flags);
+
+	/* acquire the selected channel fifo lock */
+	spin_lock_irqsave(&sc->sc_chnfifolock[chsel], flags);
+
+	/* find and reserve next available descriptor-cryptop pair */
+	for (i = 0; i < sc->sc_chfifo_len; i++) {
+		if (sc->sc_chnfifo[chsel][i].cf_desc.hdr == 0) {
+			/* 
+			 * ensure correct descriptor formation by
+			 * avoiding inadvertently setting "optional" entries
+			 * e.g. not using "optional" dptr2 for MD/HMAC descs
+			 */
+			memset(&sc->sc_chnfifo[chsel][i].cf_desc,
+				0, sizeof(*td));
+			/* reserve it with done notification request bit */
+			sc->sc_chnfifo[chsel][i].cf_desc.hdr |= 
+				TALITOS_DONE_NOTIFY;
+			break;
+		}
+	}
+	spin_unlock_irqrestore(&sc->sc_chnfifolock[chsel], flags);
+
+	if (i == sc->sc_chfifo_len) {
+		/* fifo full */
+		err = ERESTART;
+		goto errout;
+	}
+	
+	td = &sc->sc_chnfifo[chsel][i].cf_desc;
+	sc->sc_chnfifo[chsel][i].cf_crp = crp;
+
+	crd1 = crp->crp_desc;
+	if (crd1 == NULL) {
+		err = EINVAL;
+		goto errout;
+	}
+	crd2 = crd1->crd_next;
+	/* prevent compiler warning */
+	hmac_key = 0;
+	hmac_data = 0;
+	if (crd2 == NULL) {
+		td->hdr |= TD_TYPE_COMMON_NONSNOOP_NO_AFEU;
+		/* assign descriptor dword ptr mappings for this desc. type */
+		cipher_iv = 1;
+		cipher_key = 2;
+		in_fifo = 3;
+		cipher_iv_out = 5;
+		if (crd1->crd_alg == CRYPTO_MD5_HMAC ||
+		    crd1->crd_alg == CRYPTO_SHA1_HMAC ||
+		    crd1->crd_alg == CRYPTO_SHA1 ||
+		    crd1->crd_alg == CRYPTO_MD5) {
+			out_fifo = 5;
+			maccrd = crd1;
+			enccrd = NULL;
+		} else if (crd1->crd_alg == CRYPTO_DES_CBC ||
+		    crd1->crd_alg == CRYPTO_3DES_CBC ||
+		    crd1->crd_alg == CRYPTO_AES_CBC ||
+		    crd1->crd_alg == CRYPTO_ARC4) {
+			out_fifo = 4;
+			maccrd = NULL;
+			enccrd = crd1;
+		} else {
+			DPRINTF("UNKNOWN crd1->crd_alg %d\n", crd1->crd_alg);
+			err = EINVAL;
+			goto errout;
+		}
+	} else {
+		if (sc->sc_desc_types & TALITOS_HAS_DT_IPSEC_ESP) {
+			td->hdr |= TD_TYPE_IPSEC_ESP;
+		} else {
+			DPRINTF("unimplemented: multiple descriptor ipsec\n");
+			err = EINVAL;
+			goto errout;
+		}
+		/* assign descriptor dword ptr mappings for this desc. type */
+		hmac_key = 0;
+		hmac_data = 1;
+		cipher_iv = 2;
+		cipher_key = 3;
+		in_fifo = 4;
+		out_fifo = 5;
+		cipher_iv_out = 6;
+		if ((crd1->crd_alg == CRYPTO_MD5_HMAC ||
+                     crd1->crd_alg == CRYPTO_SHA1_HMAC ||
+                     crd1->crd_alg == CRYPTO_MD5 ||
+                     crd1->crd_alg == CRYPTO_SHA1) &&
+		    (crd2->crd_alg == CRYPTO_DES_CBC ||
+		     crd2->crd_alg == CRYPTO_3DES_CBC ||
+		     crd2->crd_alg == CRYPTO_AES_CBC ||
+		     crd2->crd_alg == CRYPTO_ARC4) &&
+		    ((crd2->crd_flags & CRD_F_ENCRYPT) == 0)) {
+			maccrd = crd1;
+			enccrd = crd2;
+		} else if ((crd1->crd_alg == CRYPTO_DES_CBC ||
+		     crd1->crd_alg == CRYPTO_ARC4 ||
+		     crd1->crd_alg == CRYPTO_3DES_CBC ||
+		     crd1->crd_alg == CRYPTO_AES_CBC) &&
+		    (crd2->crd_alg == CRYPTO_MD5_HMAC ||
+                     crd2->crd_alg == CRYPTO_SHA1_HMAC ||
+                     crd2->crd_alg == CRYPTO_MD5 ||
+                     crd2->crd_alg == CRYPTO_SHA1) &&
+		    (crd1->crd_flags & CRD_F_ENCRYPT)) {
+			enccrd = crd1;
+			maccrd = crd2;
+		} else {
+			/* We cannot order the SEC as requested */
+			printk("%s: cannot do the order\n",
+					device_get_nameunit(sc->sc_cdev));
+			err = EINVAL;
+			goto errout;
+		}
+	}
+	/* assign in_fifo and out_fifo based on input/output struct type */
+	if (crp->crp_flags & CRYPTO_F_SKBUF) {
+		/* using SKB buffers */
+		struct sk_buff *skb = (struct sk_buff *)crp->crp_buf;
+		if (skb_shinfo(skb)->nr_frags) {
+			printk("%s: skb frags unimplemented\n",
+					device_get_nameunit(sc->sc_cdev));
+			err = EINVAL;
+			goto errout;
+		}
+		td->ptr[in_fifo].ptr = dma_map_single(NULL, skb->data, 
+			skb->len, DMA_TO_DEVICE);
+		td->ptr[in_fifo].len = skb->len;
+		td->ptr[out_fifo].ptr = dma_map_single(NULL, skb->data, 
+			skb->len, DMA_TO_DEVICE);
+		td->ptr[out_fifo].len = skb->len;
+		td->ptr[hmac_data].ptr = dma_map_single(NULL, skb->data,
+			skb->len, DMA_TO_DEVICE);
+	} else if (crp->crp_flags & CRYPTO_F_IOV) {
+		/* using IOV buffers */
+		struct uio *uiop = (struct uio *)crp->crp_buf;
+		if (uiop->uio_iovcnt > 1) {
+			printk("%s: iov frags unimplemented\n",
+					device_get_nameunit(sc->sc_cdev));
+			err = EINVAL;
+			goto errout;
+		}
+		td->ptr[in_fifo].ptr = dma_map_single(NULL,
+			uiop->uio_iov->iov_base, crp->crp_ilen, DMA_TO_DEVICE);
+		td->ptr[in_fifo].len = crp->crp_ilen;
+		/* crp_olen is never set; always use crp_ilen */
+		td->ptr[out_fifo].ptr = dma_map_single(NULL,
+			uiop->uio_iov->iov_base,
+			crp->crp_ilen, DMA_TO_DEVICE);
+		td->ptr[out_fifo].len = crp->crp_ilen;
+	} else {
+		/* using contig buffers */
+		td->ptr[in_fifo].ptr = dma_map_single(NULL,
+			crp->crp_buf, crp->crp_ilen, DMA_TO_DEVICE);
+		td->ptr[in_fifo].len = crp->crp_ilen;
+		td->ptr[out_fifo].ptr = dma_map_single(NULL,
+			crp->crp_buf, crp->crp_ilen, DMA_TO_DEVICE);
+		td->ptr[out_fifo].len = crp->crp_ilen;
+	}
+	if (enccrd) {
+		switch (enccrd->crd_alg) {
+		case CRYPTO_3DES_CBC:
+			td->hdr |= TALITOS_MODE0_DEU_3DES;
+			/* FALLTHROUGH */
+		case CRYPTO_DES_CBC:
+			td->hdr |= TALITOS_SEL0_DEU
+				|  TALITOS_MODE0_DEU_CBC;
+			if (enccrd->crd_flags & CRD_F_ENCRYPT)
+				td->hdr |= TALITOS_MODE0_DEU_ENC;
+			ivsize = 2*sizeof(u_int32_t);
+			DPRINTF("%cDES ses %d ch %d len %d\n",
+				(td->hdr & TALITOS_MODE0_DEU_3DES)?'3':'1',
+				(u32)TALITOS_SESSION(crp->crp_sid),
+				chsel, td->ptr[in_fifo].len);
+			break;
+		case CRYPTO_AES_CBC:
+			td->hdr |= TALITOS_SEL0_AESU
+				|  TALITOS_MODE0_AESU_CBC;
+			if (enccrd->crd_flags & CRD_F_ENCRYPT)
+				td->hdr |= TALITOS_MODE0_AESU_ENC;
+			ivsize = 4*sizeof(u_int32_t);
+			DPRINTF("AES  ses %d ch %d len %d\n",
+				(u32)TALITOS_SESSION(crp->crp_sid),
+				chsel, td->ptr[in_fifo].len);
+			break;
+		default:
+			printk("%s: unimplemented enccrd->crd_alg %d\n",
+					device_get_nameunit(sc->sc_cdev), enccrd->crd_alg);
+			err = EINVAL;
+			goto errout;
+		}
+		/*
+		 * Setup encrypt/decrypt state.  When using basic ops
+		 * we can't use an inline IV because hash/crypt offset
+		 * must be from the end of the IV to the start of the
+		 * crypt data and this leaves out the preceding header
+		 * from the hash calculation.  Instead we place the IV
+		 * in the state record and set the hash/crypt offset to
+		 * copy both the header+IV.
+		 */
+		if (enccrd->crd_flags & CRD_F_ENCRYPT) {
+			td->hdr |= TALITOS_DIR_OUTBOUND; 
+			if (enccrd->crd_flags & CRD_F_IV_EXPLICIT)
+				iv = enccrd->crd_iv;
+			else
+				read_random((iv = (caddr_t) rand_iv), sizeof(rand_iv));
+			if ((enccrd->crd_flags & CRD_F_IV_PRESENT) == 0) {
+				crypto_copyback(crp->crp_flags, crp->crp_buf,
+				    enccrd->crd_inject, ivsize, iv);
+			}
+		} else {
+			td->hdr |= TALITOS_DIR_INBOUND; 
+			if (enccrd->crd_flags & CRD_F_IV_EXPLICIT) {
+				iv = enccrd->crd_iv;
+			} else {
+				iv = (caddr_t) rand_iv;
+				crypto_copydata(crp->crp_flags, crp->crp_buf,
+				    enccrd->crd_inject, ivsize, iv);
+			}
+		}
+		td->ptr[cipher_iv].ptr = dma_map_single(NULL, iv, ivsize, 
+			DMA_TO_DEVICE);
+		td->ptr[cipher_iv].len = ivsize;
+		/*
+		 * we don't need the cipher iv out length/pointer
+		 * field to do ESP IPsec. Therefore we set the len field as 0,
+		 * which tells the SEC not to do anything with this len/ptr
+		 * field. Previously, when length/pointer as pointing to iv,
+		 * it gave us corruption of packets.
+		 */
+		td->ptr[cipher_iv_out].len = 0;
+	}
+	if (enccrd && maccrd) {
+		/* this is ipsec only for now */
+		td->hdr |= TALITOS_SEL1_MDEU
+			|  TALITOS_MODE1_MDEU_INIT
+			|  TALITOS_MODE1_MDEU_PAD;
+		switch (maccrd->crd_alg) {
+			case	CRYPTO_MD5:	
+				td->hdr |= TALITOS_MODE1_MDEU_MD5;
+				break;
+			case	CRYPTO_MD5_HMAC:	
+				td->hdr |= TALITOS_MODE1_MDEU_MD5_HMAC;
+				break;
+			case	CRYPTO_SHA1:	
+				td->hdr |= TALITOS_MODE1_MDEU_SHA1;
+				break;
+			case	CRYPTO_SHA1_HMAC:	
+				td->hdr |= TALITOS_MODE1_MDEU_SHA1_HMAC;
+				break;
+			default:
+				/* We cannot order the SEC as requested */
+				printk("%s: cannot do the order\n",
+						device_get_nameunit(sc->sc_cdev));
+				err = EINVAL;
+				goto errout;
+		}
+		if ((maccrd->crd_alg == CRYPTO_MD5_HMAC) ||
+		   (maccrd->crd_alg == CRYPTO_SHA1_HMAC)) {
+			/*
+			 * The offset from hash data to the start of
+			 * crypt data is the difference in the skips.
+			 */
+			/* ipsec only for now */
+			td->ptr[hmac_key].ptr = dma_map_single(NULL, 
+				ses->ses_hmac, ses->ses_hmac_len, DMA_TO_DEVICE);
+			td->ptr[hmac_key].len = ses->ses_hmac_len;
+			td->ptr[in_fifo].ptr  += enccrd->crd_skip;
+			td->ptr[in_fifo].len  =  enccrd->crd_len;
+			td->ptr[out_fifo].ptr += enccrd->crd_skip;
+			td->ptr[out_fifo].len =  enccrd->crd_len;
+			/* bytes of HMAC to postpend to ciphertext */
+			td->ptr[out_fifo].extent =  ses->ses_mlen;
+			td->ptr[hmac_data].ptr += maccrd->crd_skip; 
+			td->ptr[hmac_data].len = enccrd->crd_skip - maccrd->crd_skip;
+		}
+		if (enccrd->crd_flags & CRD_F_KEY_EXPLICIT) {
+			printk("%s: CRD_F_KEY_EXPLICIT unimplemented\n",
+					device_get_nameunit(sc->sc_cdev));
+		}
+	}
+	if (!enccrd && maccrd) {
+		/* single MD5 or SHA */
+		td->hdr |= TALITOS_SEL0_MDEU
+				|  TALITOS_MODE0_MDEU_INIT
+				|  TALITOS_MODE0_MDEU_PAD;
+		switch (maccrd->crd_alg) {
+			case	CRYPTO_MD5:	
+				td->hdr |= TALITOS_MODE0_MDEU_MD5;
+				DPRINTF("MD5  ses %d ch %d len %d\n",
+					(u32)TALITOS_SESSION(crp->crp_sid), 
+					chsel, td->ptr[in_fifo].len);
+				break;
+			case	CRYPTO_MD5_HMAC:	
+				td->hdr |= TALITOS_MODE0_MDEU_MD5_HMAC;
+				break;
+			case	CRYPTO_SHA1:	
+				td->hdr |= TALITOS_MODE0_MDEU_SHA1;
+				DPRINTF("SHA1 ses %d ch %d len %d\n",
+					(u32)TALITOS_SESSION(crp->crp_sid), 
+					chsel, td->ptr[in_fifo].len);
+				break;
+			case	CRYPTO_SHA1_HMAC:	
+				td->hdr |= TALITOS_MODE0_MDEU_SHA1_HMAC;
+				break;
+			default:
+				/* We cannot order the SEC as requested */
+				DPRINTF("cannot do the order\n");
+				err = EINVAL;
+				goto errout;
+		}
+
+		if (crp->crp_flags & CRYPTO_F_IOV)
+			td->ptr[out_fifo].ptr += maccrd->crd_inject;
+
+		if ((maccrd->crd_alg == CRYPTO_MD5_HMAC) ||
+		   (maccrd->crd_alg == CRYPTO_SHA1_HMAC)) {
+			td->ptr[hmac_key].ptr = dma_map_single(NULL, 
+				ses->ses_hmac, ses->ses_hmac_len, 
+				DMA_TO_DEVICE);
+			td->ptr[hmac_key].len = ses->ses_hmac_len;
+		}
+	} 
+	else {
+		/* using process key (session data has duplicate) */
+		td->ptr[cipher_key].ptr = dma_map_single(NULL, 
+			enccrd->crd_key, (enccrd->crd_klen + 7) / 8, 
+			DMA_TO_DEVICE);
+		td->ptr[cipher_key].len = (enccrd->crd_klen + 7) / 8;
+	}
+	/* descriptor complete - GO! */
+	return talitos_submit(sc, td, chsel);
+
+errout:
+	if (err != ERESTART) {
+		crp->crp_etype = err;
+		crypto_done(crp);
+	}
+	return err;
+}
+
+/* go through all channels descriptors, notifying OCF what has 
+ * _and_hasn't_ successfully completed and reset the device 
+ * (otherwise it's up to decoding desc hdrs!)
+ */
+static void talitos_errorprocessing(struct talitos_softc *sc)
+{
+	unsigned long flags;
+	int i, j;
+
+	/* disable further scheduling until under control */
+	spin_lock_irqsave(&sc->sc_chnfifolock[sc->sc_num_channels], flags);
+
+	if (debug) dump_talitos_status(sc);
+	/* go through descriptors, try and salvage those successfully done, 
+	 * and EIO those that weren't
+	 */
+	for (i = 0; i < sc->sc_num_channels; i++) {
+		spin_lock_irqsave(&sc->sc_chnfifolock[i], flags);
+		for (j = 0; j < sc->sc_chfifo_len; j++) {
+			if (sc->sc_chnfifo[i][j].cf_desc.hdr) {
+				if ((sc->sc_chnfifo[i][j].cf_desc.hdr 
+					& TALITOS_HDR_DONE_BITS) 
+					!= TALITOS_HDR_DONE_BITS) {
+					/* this one didn't finish */
+					/* signify in crp->etype */
+					sc->sc_chnfifo[i][j].cf_crp->crp_etype 
+						= EIO;
+				}
+			} else
+				continue; /* free entry */
+			/* either way, notify ocf */
+			crypto_done(sc->sc_chnfifo[i][j].cf_crp);
+			/* and tag it available again
+			 *
+			 * memset to ensure correct descriptor formation by
+			 * avoiding inadvertently setting "optional" entries
+			 * e.g. not using "optional" dptr2 MD/HMAC processing
+			 */
+			memset(&sc->sc_chnfifo[i][j].cf_desc,
+				0, sizeof(struct talitos_desc));
+		}
+		spin_unlock_irqrestore(&sc->sc_chnfifolock[i], flags);
+	}
+	/* reset and initialize the SEC h/w device */
+	talitos_reset_device(sc);
+	talitos_init_device(sc);
+#ifdef CONFIG_OCF_RANDOMHARVEST
+	if (sc->sc_exec_units & TALITOS_HAS_EU_RNG)
+		talitos_rng_init(sc);
+#endif
+
+	/* Okay. Stand by. */
+	spin_unlock_irqrestore(&sc->sc_chnfifolock[sc->sc_num_channels], flags);
+
+	return;
+}
+
+/* go through all channels descriptors, notifying OCF what's been done */
+static void talitos_doneprocessing(struct talitos_softc *sc)
+{
+	unsigned long flags;
+	int i, j;
+
+	/* go through descriptors looking for done bits */
+	for (i = 0; i < sc->sc_num_channels; i++) {
+		spin_lock_irqsave(&sc->sc_chnfifolock[i], flags);
+		for (j = 0; j < sc->sc_chfifo_len; j++) {
+			/* descriptor has done bits set? */
+			if ((sc->sc_chnfifo[i][j].cf_desc.hdr 
+				& TALITOS_HDR_DONE_BITS) 
+				== TALITOS_HDR_DONE_BITS) {
+				/* notify ocf */
+				crypto_done(sc->sc_chnfifo[i][j].cf_crp);
+				/* and tag it available again
+				 *
+				 * memset to ensure correct descriptor formation by
+				 * avoiding inadvertently setting "optional" entries
+				 * e.g. not using "optional" dptr2 MD/HMAC processing
+				 */
+				memset(&sc->sc_chnfifo[i][j].cf_desc,
+					0, sizeof(struct talitos_desc));
+			}
+		}
+		spin_unlock_irqrestore(&sc->sc_chnfifolock[i], flags);
+	}
+	return;
+}
+
+static irqreturn_t
+#if LINUX_VERSION_CODE >= KERNEL_VERSION(2,6,19)
+talitos_intr(int irq, void *arg)
+#else
+talitos_intr(int irq, void *arg, struct pt_regs *regs)
+#endif
+{
+	struct talitos_softc *sc = arg;
+	u_int32_t v, v_hi;
+	
+	/* ack */
+	v = talitos_read(sc->sc_base_addr + TALITOS_ISR);
+	v_hi = talitos_read(sc->sc_base_addr + TALITOS_ISR_HI);
+	talitos_write(sc->sc_base_addr + TALITOS_ICR, v);
+	talitos_write(sc->sc_base_addr + TALITOS_ICR_HI, v_hi);
+
+	if (unlikely(v & TALITOS_ISR_ERROR)) {
+		/* Okay, Houston, we've had a problem here. */
+		printk(KERN_DEBUG "%s: got error interrupt - ISR 0x%08x_%08x\n",
+				device_get_nameunit(sc->sc_cdev), v, v_hi);
+		talitos_errorprocessing(sc);
+	} else
+	if (likely(v & TALITOS_ISR_DONE)) {
+		talitos_doneprocessing(sc);
+	}
+	return IRQ_HANDLED;
+}
+
+/*
+ * Initialize registers we need to touch only once.
+ */
+static void
+talitos_init_device(struct talitos_softc *sc)
+{
+	u_int32_t v;
+	int i;
+
+	DPRINTF("%s()\n", __FUNCTION__);
+
+	/* init all channels */
+	for (i = 0; i < sc->sc_num_channels; i++) {
+		v = talitos_read(sc->sc_base_addr + 
+			i*TALITOS_CH_OFFSET + TALITOS_CH_CCCR_HI);
+		v |= TALITOS_CH_CCCR_HI_CDWE
+		  |  TALITOS_CH_CCCR_HI_CDIE;  /* invoke interrupt if done */
+		talitos_write(sc->sc_base_addr + 
+			i*TALITOS_CH_OFFSET + TALITOS_CH_CCCR_HI, v);
+	}
+	/* enable all interrupts */
+	v = talitos_read(sc->sc_base_addr + TALITOS_IMR);
+	v |= TALITOS_IMR_ALL;
+	talitos_write(sc->sc_base_addr + TALITOS_IMR, v);
+	v = talitos_read(sc->sc_base_addr + TALITOS_IMR_HI);
+	v |= TALITOS_IMR_HI_ERRONLY;
+	talitos_write(sc->sc_base_addr + TALITOS_IMR_HI, v);
+	return;
+}
+
+/*
+ * set the master reset bit on the device.
+ */
+static void
+talitos_reset_device_master(struct talitos_softc *sc)
+{
+	u_int32_t v;
+
+	/* Reset the device by writing 1 to MCR:SWR and waiting 'til cleared */
+	v = talitos_read(sc->sc_base_addr + TALITOS_MCR);
+	talitos_write(sc->sc_base_addr + TALITOS_MCR, v | TALITOS_MCR_SWR);
+
+	while (talitos_read(sc->sc_base_addr + TALITOS_MCR) & TALITOS_MCR_SWR)
+		cpu_relax();
+
+	return;
+}
+
+/*
+ * Resets the device.  Values in the registers are left as is
+ * from the reset (i.e. initial values are assigned elsewhere).
+ */
+static void
+talitos_reset_device(struct talitos_softc *sc)
+{
+	u_int32_t v;
+	int i;
+
+	DPRINTF("%s()\n", __FUNCTION__);
+
+	/*
+	 * Master reset
+	 * errata documentation: warning: certain SEC interrupts 
+	 * are not fully cleared by writing the MCR:SWR bit, 
+	 * set bit twice to completely reset 
+	 */
+	talitos_reset_device_master(sc);	/* once */
+	talitos_reset_device_master(sc);	/* and once again */
+	
+	/* reset all channels */
+	for (i = 0; i < sc->sc_num_channels; i++) {
+		v = talitos_read(sc->sc_base_addr + i*TALITOS_CH_OFFSET +
+			TALITOS_CH_CCCR);
+		talitos_write(sc->sc_base_addr + i*TALITOS_CH_OFFSET +
+			TALITOS_CH_CCCR, v | TALITOS_CH_CCCR_RESET);
+	}
+}
+
+/* Set up the crypto device structure, private data,
+ * and anything else we need before we start */
+#ifdef CONFIG_PPC_MERGE
+static int talitos_probe(struct of_device *ofdev, const struct of_device_id *match)
+#else
+static int talitos_probe(struct platform_device *pdev)
+#endif
+{
+	struct talitos_softc *sc = NULL;
+	struct resource *r;
+#ifdef CONFIG_PPC_MERGE
+	struct device *device = &ofdev->dev;
+	struct device_node *np = ofdev->node;
+	const unsigned int *prop;
+	int err;
+	struct resource res;
+#endif
+	static int num_chips = 0;
+	int rc;
+	int i;
+
+	DPRINTF("%s()\n", __FUNCTION__);
+
+	sc = (struct talitos_softc *) kmalloc(sizeof(*sc), GFP_KERNEL);
+	if (!sc)
+		return -ENOMEM;
+	memset(sc, 0, sizeof(*sc));
+
+	softc_device_init(sc, DRV_NAME, num_chips, talitos_methods);
+
+	sc->sc_irq = -1;
+	sc->sc_cid = -1;
+#ifndef CONFIG_PPC_MERGE
+	sc->sc_dev = pdev;
+#endif
+	sc->sc_num = num_chips++;
+
+#ifdef CONFIG_PPC_MERGE
+	dev_set_drvdata(device, sc);
+#else
+	platform_set_drvdata(sc->sc_dev, sc);
+#endif
+
+	/* get the irq line */
+#ifdef CONFIG_PPC_MERGE
+	err = of_address_to_resource(np, 0, &res);
+	if (err)
+		return -EINVAL;
+	r = &res;
+
+	sc->sc_irq = irq_of_parse_and_map(np, 0);
+#else
+	/* get a pointer to the register memory */
+	r = platform_get_resource(pdev, IORESOURCE_MEM, 0);
+
+	sc->sc_irq = platform_get_irq(pdev, 0);
+#endif
+	rc = request_irq(sc->sc_irq, talitos_intr, 0,
+			device_get_nameunit(sc->sc_cdev), sc);
+	if (rc) {
+		printk(KERN_ERR "%s: failed to hook irq %d\n", 
+				device_get_nameunit(sc->sc_cdev), sc->sc_irq);
+		sc->sc_irq = -1;
+		goto out;
+	}
+
+	sc->sc_base_addr = (ocf_iomem_t) ioremap(r->start, (r->end - r->start));
+	if (!sc->sc_base_addr) {
+		printk(KERN_ERR "%s: failed to ioremap\n",
+				device_get_nameunit(sc->sc_cdev));
+		goto out;
+	}
+
+	/* figure out our SEC's properties and capabilities */
+	sc->sc_chiprev = (u64)talitos_read(sc->sc_base_addr + TALITOS_ID) << 32
+		 | talitos_read(sc->sc_base_addr + TALITOS_ID_HI);
+	DPRINTF("sec id 0x%llx\n", sc->sc_chiprev);
+
+#ifdef CONFIG_PPC_MERGE
+	/* get SEC properties from device tree, defaulting to SEC 2.0 */
+
+	prop = of_get_property(np, "num-channels", NULL);
+	sc->sc_num_channels = prop ? *prop : TALITOS_NCHANNELS_SEC_2_0;
+
+	prop = of_get_property(np, "channel-fifo-len", NULL);
+	sc->sc_chfifo_len = prop ? *prop : TALITOS_CHFIFOLEN_SEC_2_0;
+
+	prop = of_get_property(np, "exec-units-mask", NULL);
+	sc->sc_exec_units = prop ? *prop : TALITOS_HAS_EUS_SEC_2_0;
+
+	prop = of_get_property(np, "descriptor-types-mask", NULL);
+	sc->sc_desc_types = prop ? *prop : TALITOS_HAS_DESCTYPES_SEC_2_0;
+#else
+	/* bulk should go away with openfirmware flat device tree support */
+	if (sc->sc_chiprev & TALITOS_ID_SEC_2_0) {
+		sc->sc_num_channels = TALITOS_NCHANNELS_SEC_2_0;
+		sc->sc_chfifo_len = TALITOS_CHFIFOLEN_SEC_2_0;
+		sc->sc_exec_units = TALITOS_HAS_EUS_SEC_2_0;
+		sc->sc_desc_types = TALITOS_HAS_DESCTYPES_SEC_2_0;
+	} else {
+		printk(KERN_ERR "%s: failed to id device\n",
+				device_get_nameunit(sc->sc_cdev));
+		goto out;
+	}
+#endif
+
+	/* + 1 is for the meta-channel lock used by the channel scheduler */
+	sc->sc_chnfifolock = (spinlock_t *) kmalloc(
+		(sc->sc_num_channels + 1) * sizeof(spinlock_t), GFP_KERNEL);
+	if (!sc->sc_chnfifolock)
+		goto out;
+	for (i = 0; i < sc->sc_num_channels + 1; i++) {
+		spin_lock_init(&sc->sc_chnfifolock[i]);
+	}
+
+	sc->sc_chnlastalg = (int *) kmalloc(
+		sc->sc_num_channels * sizeof(int), GFP_KERNEL);
+	if (!sc->sc_chnlastalg)
+		goto out;
+	memset(sc->sc_chnlastalg, 0, sc->sc_num_channels * sizeof(int));
+
+	sc->sc_chnfifo = (struct desc_cryptop_pair **) kmalloc(
+		sc->sc_num_channels * sizeof(struct desc_cryptop_pair *), 
+		GFP_KERNEL);
+	if (!sc->sc_chnfifo)
+		goto out;
+	for (i = 0; i < sc->sc_num_channels; i++) {
+		sc->sc_chnfifo[i] = (struct desc_cryptop_pair *) kmalloc(
+			sc->sc_chfifo_len * sizeof(struct desc_cryptop_pair), 
+			GFP_KERNEL);
+		if (!sc->sc_chnfifo[i])
+			goto out;
+		memset(sc->sc_chnfifo[i], 0, 
+			sc->sc_chfifo_len * sizeof(struct desc_cryptop_pair));
+	}
+
+	/* reset and initialize the SEC h/w device */
+	talitos_reset_device(sc);
+	talitos_init_device(sc);
+
+	sc->sc_cid = crypto_get_driverid(softc_get_device(sc),CRYPTOCAP_F_HARDWARE);
+	if (sc->sc_cid < 0) {
+		printk(KERN_ERR "%s: could not get crypto driver id\n",
+				device_get_nameunit(sc->sc_cdev));
+		goto out;
+	}
+
+	/* register algorithms with the framework */
+	printk("%s:", device_get_nameunit(sc->sc_cdev));
+
+	if (sc->sc_exec_units & TALITOS_HAS_EU_RNG)  {
+		printk(" rng");
+#ifdef CONFIG_OCF_RANDOMHARVEST
+		talitos_rng_init(sc);
+		crypto_rregister(sc->sc_cid, talitos_read_random, sc);
+#endif
+	}
+	if (sc->sc_exec_units & TALITOS_HAS_EU_DEU) {
+		printk(" des/3des");
+		crypto_register(sc->sc_cid, CRYPTO_3DES_CBC, 0, 0);
+		crypto_register(sc->sc_cid, CRYPTO_DES_CBC, 0, 0);
+	}
+	if (sc->sc_exec_units & TALITOS_HAS_EU_AESU) {
+		printk(" aes");
+		crypto_register(sc->sc_cid, CRYPTO_AES_CBC, 0, 0);
+	}
+	if (sc->sc_exec_units & TALITOS_HAS_EU_MDEU) {
+		printk(" md5");
+		crypto_register(sc->sc_cid, CRYPTO_MD5, 0, 0);
+		/* HMAC support only with IPsec for now */
+		crypto_register(sc->sc_cid, CRYPTO_MD5_HMAC, 0, 0);
+		printk(" sha1");
+		crypto_register(sc->sc_cid, CRYPTO_SHA1, 0, 0);
+		/* HMAC support only with IPsec for now */
+		crypto_register(sc->sc_cid, CRYPTO_SHA1_HMAC, 0, 0);
+	}
+	printk("\n");
+	return 0;
+
+out:
+#ifndef CONFIG_PPC_MERGE
+	talitos_remove(pdev);
+#endif
+	return -ENOMEM;
+}
+
+#ifdef CONFIG_PPC_MERGE
+static int talitos_remove(struct of_device *ofdev)
+#else
+static int talitos_remove(struct platform_device *pdev)
+#endif
+{
+#ifdef CONFIG_PPC_MERGE
+	struct talitos_softc *sc = dev_get_drvdata(&ofdev->dev);
+#else
+	struct talitos_softc *sc = platform_get_drvdata(pdev);
+#endif
+	int i;
+
+	DPRINTF("%s()\n", __FUNCTION__);
+	if (sc->sc_cid >= 0)
+		crypto_unregister_all(sc->sc_cid);
+	if (sc->sc_chnfifo) {
+		for (i = 0; i < sc->sc_num_channels; i++)
+			if (sc->sc_chnfifo[i])
+				kfree(sc->sc_chnfifo[i]);
+		kfree(sc->sc_chnfifo);
+	}
+	if (sc->sc_chnlastalg)
+		kfree(sc->sc_chnlastalg);
+	if (sc->sc_chnfifolock)
+		kfree(sc->sc_chnfifolock);
+	if (sc->sc_irq != -1)
+		free_irq(sc->sc_irq, sc);
+	if (sc->sc_base_addr)
+		iounmap((void *) sc->sc_base_addr);
+	kfree(sc);
+	return 0;
+}
+
+#ifdef CONFIG_PPC_MERGE
+static struct of_device_id talitos_match[] = {
+	{
+		.type = "crypto",
+		.compatible = "talitos",
+	},
+	{},
+};
+
+MODULE_DEVICE_TABLE(of, talitos_match);
+
+static struct of_platform_driver talitos_driver = {
+	.name		= DRV_NAME,
+	.match_table	= talitos_match,
+	.probe		= talitos_probe,
+	.remove		= talitos_remove,
+};
+
+static int __init talitos_init(void)
+{
+	return of_register_platform_driver(&talitos_driver);
+}
+
+static void __exit talitos_exit(void)
+{
+	of_unregister_platform_driver(&talitos_driver);
+}
+#else
+/* Structure for a platform device driver */
+static struct platform_driver talitos_driver = {
+	.probe = talitos_probe,
+	.remove = talitos_remove,
+	.driver = {
+		.name = "fsl-sec2",
+	}
+};
+
+static int __init talitos_init(void)
+{
+	return platform_driver_register(&talitos_driver);
+}
+
+static void __exit talitos_exit(void)
+{
+	platform_driver_unregister(&talitos_driver);
+}
+#endif
+
+module_init(talitos_init);
+module_exit(talitos_exit);
+
+MODULE_LICENSE("Dual BSD/GPL");
+MODULE_AUTHOR("kim.phillips@freescale.com");
+MODULE_DESCRIPTION("OCF driver for Freescale SEC (talitos)");
diff --git a/target/linux/generic/files/crypto/ocf/talitos/talitos_dev.h b/target/linux/generic/files/crypto/ocf/talitos/talitos_dev.h
new file mode 100644
index 0000000..a8b0479
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/talitos/talitos_dev.h
@@ -0,0 +1,277 @@
+/*
+ * Freescale SEC (talitos) device dependent data structures
+ *
+ * Copyright (c) 2006 Freescale Semiconductor, Inc.
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions
+ * are met:
+ *
+ * 1. Redistributions of source code must retain the above copyright
+ *    notice, this list of conditions and the following disclaimer.
+ * 2. Redistributions in binary form must reproduce the above copyright
+ *    notice, this list of conditions and the following disclaimer in the
+ *    documentation and/or other materials provided with the distribution.
+ * 3. The name of the author may not be used to endorse or promote products
+ *    derived from this software without specific prior written permission.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
+ * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
+ * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
+ * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
+ * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
+ * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
+ * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
+ * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+ * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
+ * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+ *
+ */
+
+/* device ID register values */
+#define TALITOS_ID_SEC_2_0	0x40
+#define TALITOS_ID_SEC_2_1	0x40 /* cross ref with IP block revision reg */
+
+/*
+ * following num_channels, channel-fifo-depth, exec-unit-mask, and 
+ * descriptor-types-mask are for forward-compatibility with openfirmware
+ * flat device trees
+ */
+
+/*
+ *  num_channels : the number of channels available in each SEC version.
+ */
+
+/* n.b. this driver requires these values be a power of 2 */
+#define TALITOS_NCHANNELS_SEC_1_0	4
+#define TALITOS_NCHANNELS_SEC_1_2	1
+#define TALITOS_NCHANNELS_SEC_2_0	4
+#define TALITOS_NCHANNELS_SEC_2_01	4
+#define TALITOS_NCHANNELS_SEC_2_1	4
+#define TALITOS_NCHANNELS_SEC_2_4	4
+
+/*
+ *  channel-fifo-depth : The number of descriptor
+ *  pointers a channel fetch fifo can hold.
+ */
+#define TALITOS_CHFIFOLEN_SEC_1_0	1
+#define TALITOS_CHFIFOLEN_SEC_1_2	1
+#define TALITOS_CHFIFOLEN_SEC_2_0	24
+#define TALITOS_CHFIFOLEN_SEC_2_01	24
+#define TALITOS_CHFIFOLEN_SEC_2_1	24
+#define TALITOS_CHFIFOLEN_SEC_2_4	24
+
+/* 
+ *  exec-unit-mask : The bitmask representing what Execution Units (EUs)
+ *  are available. EU information should be encoded following the SEC's 
+ *  EU_SEL0 bitfield documentation, i.e. as follows:
+ * 
+ *    bit 31 = set if SEC permits no-EU selection (should be always set)
+ *    bit 30 = set if SEC has the ARC4 EU (AFEU)
+ *    bit 29 = set if SEC has the des/3des EU (DEU)
+ *    bit 28 = set if SEC has the message digest EU (MDEU)
+ *    bit 27 = set if SEC has the random number generator EU (RNG)
+ *    bit 26 = set if SEC has the public key EU (PKEU)
+ *    bit 25 = set if SEC has the aes EU (AESU)
+ *    bit 24 = set if SEC has the Kasumi EU (KEU)
+ * 
+ */
+#define TALITOS_HAS_EU_NONE		(1<<0)
+#define TALITOS_HAS_EU_AFEU		(1<<1)
+#define TALITOS_HAS_EU_DEU		(1<<2)
+#define TALITOS_HAS_EU_MDEU		(1<<3)
+#define TALITOS_HAS_EU_RNG		(1<<4)
+#define TALITOS_HAS_EU_PKEU		(1<<5)
+#define TALITOS_HAS_EU_AESU		(1<<6)
+#define TALITOS_HAS_EU_KEU		(1<<7)
+
+/* the corresponding masks for each SEC version */
+#define TALITOS_HAS_EUS_SEC_1_0		0x7f
+#define TALITOS_HAS_EUS_SEC_1_2		0x4d
+#define TALITOS_HAS_EUS_SEC_2_0		0x7f
+#define TALITOS_HAS_EUS_SEC_2_01	0x7f
+#define TALITOS_HAS_EUS_SEC_2_1		0xff
+#define TALITOS_HAS_EUS_SEC_2_4		0x7f
+
+/*
+ *  descriptor-types-mask : The bitmask representing what descriptors
+ *  are available. Descriptor type information should be encoded 
+ *  following the SEC's Descriptor Header Dword DESC_TYPE field 
+ *  documentation, i.e. as follows:
+ *
+ *    bit 0  = set if SEC supports the aesu_ctr_nonsnoop desc. type
+ *    bit 1  = set if SEC supports the ipsec_esp descriptor type
+ *    bit 2  = set if SEC supports the common_nonsnoop desc. type
+ *    bit 3  = set if SEC supports the 802.11i AES ccmp desc. type
+ *    bit 4  = set if SEC supports the hmac_snoop_no_afeu desc. type
+ *    bit 5  = set if SEC supports the srtp descriptor type
+ *    bit 6  = set if SEC supports the non_hmac_snoop_no_afeu desc.type
+ *    bit 7  = set if SEC supports the pkeu_assemble descriptor type
+ *    bit 8  = set if SEC supports the aesu_key_expand_output desc.type
+ *    bit 9  = set if SEC supports the pkeu_ptmul descriptor type
+ *    bit 10 = set if SEC supports the common_nonsnoop_afeu desc. type
+ *    bit 11 = set if SEC supports the pkeu_ptadd_dbl descriptor type
+ *
+ *  ..and so on and so forth.
+ */
+#define TALITOS_HAS_DT_AESU_CTR_NONSNOOP	(1<<0)
+#define TALITOS_HAS_DT_IPSEC_ESP		(1<<1)
+#define TALITOS_HAS_DT_COMMON_NONSNOOP		(1<<2)
+
+/* the corresponding masks for each SEC version */
+#define TALITOS_HAS_DESCTYPES_SEC_2_0	0x01010ebf
+#define TALITOS_HAS_DESCTYPES_SEC_2_1	0x012b0ebf
+
+/* 
+ * a TALITOS_xxx_HI address points to the low data bits (32-63) of the register
+ */
+
+/* global register offset addresses */
+#define TALITOS_ID		0x1020
+#define TALITOS_ID_HI		0x1024
+#define TALITOS_MCR		0x1030		/* master control register */
+#define TALITOS_MCR_HI		0x1038		/* master control register */
+#define TALITOS_MCR_SWR		0x1
+#define TALITOS_IMR		0x1008		/* interrupt mask register */
+#define TALITOS_IMR_ALL		0x00010fff	/* enable all interrupts mask */
+#define TALITOS_IMR_ERRONLY	0x00010aaa	/* enable error interrupts */
+#define TALITOS_IMR_HI		0x100C		/* interrupt mask register */
+#define TALITOS_IMR_HI_ALL	0x00323333	/* enable all interrupts mask */
+#define TALITOS_IMR_HI_ERRONLY	0x00222222	/* enable error interrupts */
+#define TALITOS_ISR		0x1010		/* interrupt status register */
+#define TALITOS_ISR_ERROR	0x00010faa	/* errors mask */
+#define TALITOS_ISR_DONE	0x00000055	/* channel(s) done mask */
+#define TALITOS_ISR_HI		0x1014		/* interrupt status register */
+#define TALITOS_ICR		0x1018		/* interrupt clear register */
+#define TALITOS_ICR_HI		0x101C		/* interrupt clear register */
+
+/* channel register address stride */
+#define TALITOS_CH_OFFSET	0x100
+
+/* channel register offset addresses and bits */
+#define TALITOS_CH_CCCR		0x1108	/* Crypto-Channel Config Register */
+#define TALITOS_CH_CCCR_RESET	0x1	/* Channel Reset bit */
+#define TALITOS_CH_CCCR_HI	0x110c	/* Crypto-Channel Config Register */
+#define TALITOS_CH_CCCR_HI_CDWE	0x10	/* Channel done writeback enable bit */
+#define TALITOS_CH_CCCR_HI_NT	0x4	/* Notification type bit */
+#define TALITOS_CH_CCCR_HI_CDIE	0x2	/* Channel Done Interrupt Enable bit */
+#define TALITOS_CH_CCPSR	0x1110	/* Crypto-Channel Pointer Status Reg */
+#define TALITOS_CH_CCPSR_HI	0x1114	/* Crypto-Channel Pointer Status Reg */
+#define TALITOS_CH_FF		0x1148	/* Fetch FIFO */
+#define TALITOS_CH_FF_HI	0x114c	/* Fetch FIFO's FETCH_ADRS */
+#define TALITOS_CH_CDPR		0x1140	/* Crypto-Channel Pointer Status Reg */
+#define TALITOS_CH_CDPR_HI	0x1144	/* Crypto-Channel Pointer Status Reg */
+#define TALITOS_CH_DESCBUF	0x1180	/* (thru 11bf) Crypto-Channel 
+					 * Descriptor Buffer (debug) */
+
+/* execution unit register offset addresses and bits */
+#define TALITOS_DEUSR		0x2028	/* DEU status register */
+#define TALITOS_DEUSR_HI	0x202c	/* DEU status register */
+#define TALITOS_DEUISR		0x2030	/* DEU interrupt status register */
+#define TALITOS_DEUISR_HI	0x2034	/* DEU interrupt status register */
+#define TALITOS_DEUICR		0x2038	/* DEU interrupt control register */
+#define TALITOS_DEUICR_HI	0x203c	/* DEU interrupt control register */
+#define TALITOS_AESUISR		0x4030	/* AESU interrupt status register */
+#define TALITOS_AESUISR_HI	0x4034	/* AESU interrupt status register */
+#define TALITOS_AESUICR		0x4038	/* AESU interrupt control register */
+#define TALITOS_AESUICR_HI	0x403c	/* AESU interrupt control register */
+#define TALITOS_MDEUISR		0x6030	/* MDEU interrupt status register */
+#define TALITOS_MDEUISR_HI	0x6034	/* MDEU interrupt status register */
+#define TALITOS_RNGSR		0xa028	/* RNG status register */
+#define TALITOS_RNGSR_HI	0xa02c	/* RNG status register */
+#define TALITOS_RNGSR_HI_RD	0x1	/* RNG Reset done */
+#define TALITOS_RNGSR_HI_OFL	0xff0000/* number of dwords in RNG output FIFO*/
+#define TALITOS_RNGDSR		0xa010	/* RNG data size register */
+#define TALITOS_RNGDSR_HI	0xa014	/* RNG data size register */
+#define TALITOS_RNG_FIFO	0xa800	/* RNG FIFO - pool of random numbers */
+#define TALITOS_RNGISR		0xa030	/* RNG Interrupt status register */
+#define TALITOS_RNGISR_HI	0xa034	/* RNG Interrupt status register */
+#define TALITOS_RNGRCR		0xa018	/* RNG Reset control register */
+#define TALITOS_RNGRCR_HI	0xa01c	/* RNG Reset control register */
+#define TALITOS_RNGRCR_HI_SR	0x1	/* RNG RNGRCR:Software Reset */
+
+/* descriptor pointer entry */
+struct talitos_desc_ptr {
+	u16	len;		/* length */
+	u8	extent;		/* jump (to s/g link table) and extent */
+	u8	res;		/* reserved */
+	u32	ptr;		/* pointer */
+};
+
+/* descriptor */
+struct talitos_desc {
+	u32	hdr;				/* header */
+	u32	res;				/* reserved */
+	struct talitos_desc_ptr		ptr[7];	/* ptr/len pair array */
+};
+
+/* talitos descriptor header (hdr) bits */
+
+/* primary execution unit select */
+#define	TALITOS_SEL0_AFEU	0x10000000
+#define	TALITOS_SEL0_DEU	0x20000000
+#define	TALITOS_SEL0_MDEU	0x30000000
+#define	TALITOS_SEL0_RNG	0x40000000
+#define	TALITOS_SEL0_PKEU	0x50000000
+#define	TALITOS_SEL0_AESU	0x60000000
+
+/* primary execution unit mode (MODE0) and derivatives */
+#define	TALITOS_MODE0_AESU_CBC		0x00200000
+#define	TALITOS_MODE0_AESU_ENC		0x00100000
+#define	TALITOS_MODE0_DEU_CBC		0x00400000
+#define	TALITOS_MODE0_DEU_3DES		0x00200000
+#define	TALITOS_MODE0_DEU_ENC		0x00100000
+#define	TALITOS_MODE0_MDEU_INIT		0x01000000	/* init starting regs */
+#define	TALITOS_MODE0_MDEU_HMAC		0x00800000
+#define	TALITOS_MODE0_MDEU_PAD		0x00400000	/* PD */
+#define	TALITOS_MODE0_MDEU_MD5		0x00200000
+#define	TALITOS_MODE0_MDEU_SHA256	0x00100000
+#define	TALITOS_MODE0_MDEU_SHA1		0x00000000	/* SHA-160 */
+#define	TALITOS_MODE0_MDEU_MD5_HMAC	\
+		(TALITOS_MODE0_MDEU_MD5 | TALITOS_MODE0_MDEU_HMAC)
+#define	TALITOS_MODE0_MDEU_SHA256_HMAC	\
+		(TALITOS_MODE0_MDEU_SHA256 | TALITOS_MODE0_MDEU_HMAC)
+#define	TALITOS_MODE0_MDEU_SHA1_HMAC	\
+		(TALITOS_MODE0_MDEU_SHA1 | TALITOS_MODE0_MDEU_HMAC)
+
+/* secondary execution unit select (SEL1) */
+/* it's MDEU or nothing */
+#define	TALITOS_SEL1_MDEU	0x00030000
+
+/* secondary execution unit mode (MODE1) and derivatives */
+#define	TALITOS_MODE1_MDEU_INIT		0x00001000	/* init starting regs */
+#define	TALITOS_MODE1_MDEU_HMAC		0x00000800
+#define	TALITOS_MODE1_MDEU_PAD		0x00000400	/* PD */
+#define	TALITOS_MODE1_MDEU_MD5		0x00000200
+#define	TALITOS_MODE1_MDEU_SHA256	0x00000100
+#define	TALITOS_MODE1_MDEU_SHA1		0x00000000	/* SHA-160 */
+#define	TALITOS_MODE1_MDEU_MD5_HMAC	\
+	(TALITOS_MODE1_MDEU_MD5 | TALITOS_MODE1_MDEU_HMAC)
+#define	TALITOS_MODE1_MDEU_SHA256_HMAC	\
+	(TALITOS_MODE1_MDEU_SHA256 | TALITOS_MODE1_MDEU_HMAC)
+#define	TALITOS_MODE1_MDEU_SHA1_HMAC	\
+	(TALITOS_MODE1_MDEU_SHA1 | TALITOS_MODE1_MDEU_HMAC)
+
+/* direction of overall data flow (DIR) */
+#define	TALITOS_DIR_OUTBOUND	0x00000000
+#define	TALITOS_DIR_INBOUND	0x00000002
+
+/* done notification (DN) */
+#define	TALITOS_DONE_NOTIFY	0x00000001
+
+/* descriptor types */
+/* odd numbers here are valid on SEC2 and greater only (e.g. ipsec_esp) */
+#define TD_TYPE_AESU_CTR_NONSNOOP	(0 << 3)
+#define TD_TYPE_IPSEC_ESP		(1 << 3)
+#define TD_TYPE_COMMON_NONSNOOP_NO_AFEU	(2 << 3)
+#define TD_TYPE_HMAC_SNOOP_NO_AFEU	(4 << 3)
+
+#define TALITOS_HDR_DONE_BITS	0xff000000
+
+#define	DPRINTF(a...)	do { \
+						if (debug) { \
+							printk("%s: ", sc ? \
+								device_get_nameunit(sc->sc_cdev) : "talitos"); \
+							printk(a); \
+						} \
+					} while (0)
diff --git a/target/linux/generic/files/crypto/ocf/talitos/talitos_soft.h b/target/linux/generic/files/crypto/ocf/talitos/talitos_soft.h
new file mode 100644
index 0000000..eda9c2e
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/talitos/talitos_soft.h
@@ -0,0 +1,76 @@
+/*
+ * Freescale SEC data structures for integration with ocf-linux
+ *
+ * Copyright (c) 2006 Freescale Semiconductor, Inc.
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions
+ * are met:
+ *
+ * 1. Redistributions of source code must retain the above copyright
+ *    notice, this list of conditions and the following disclaimer.
+ * 2. Redistributions in binary form must reproduce the above copyright
+ *    notice, this list of conditions and the following disclaimer in the
+ *    documentation and/or other materials provided with the distribution.
+ * 3. The name of the author may not be used to endorse or promote products
+ *    derived from this software without specific prior written permission.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
+ * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
+ * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
+ * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
+ * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
+ * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
+ * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
+ * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+ * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
+ * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+ */
+
+/*
+ * paired descriptor and associated crypto operation
+ */
+struct desc_cryptop_pair {
+	struct talitos_desc	cf_desc;	/* descriptor ptr */
+	struct cryptop		*cf_crp;	/* cryptop ptr */
+};
+
+/*
+ * Holds data specific to a single talitos device.
+ */
+struct talitos_softc {
+	softc_device_decl	sc_cdev;
+	struct platform_device	*sc_dev;	/* device backpointer */
+	ocf_iomem_t		sc_base_addr;
+	int			sc_irq;
+	int			sc_num;		/* if we have multiple chips */
+	int32_t			sc_cid;		/* crypto tag */
+	u64			sc_chiprev;	/* major/minor chip revision */
+	int			sc_nsessions;
+	struct talitos_session	*sc_sessions;
+	int			sc_num_channels;/* number of crypto channels */
+	int			sc_chfifo_len;	/* channel fetch fifo len */
+	int			sc_exec_units;	/* execution units mask */
+	int			sc_desc_types;	/* descriptor types mask */
+	/*
+	 * mutual exclusion for intra-channel resources, e.g. fetch fifos
+	 * the last entry is a meta-channel lock used by the channel scheduler
+	 */
+	spinlock_t		*sc_chnfifolock;
+	/* sc_chnlastalgo contains last algorithm for that channel */
+	int			*sc_chnlastalg;
+	/* sc_chnfifo holds pending descriptor--crypto operation pairs */
+	struct desc_cryptop_pair	**sc_chnfifo;
+};
+
+struct talitos_session {
+	u_int32_t	ses_used;
+	u_int32_t	ses_klen;		/* key length in bits */
+	u_int32_t	ses_key[8];		/* DES/3DES/AES key */
+	u_int32_t	ses_hmac[5];		/* hmac inner state */
+	u_int32_t	ses_hmac_len;		/* hmac length */
+	u_int32_t	ses_mlen;		/* desired hash result len (12=ipsec or 16) */
+};
+
+#define	TALITOS_SESSION(sid)	((sid) & 0x0fffffff)
+#define	TALITOS_SID(crd, sesn)	(((crd) << 28) | ((sesn) & 0x0fffffff))
diff --git a/target/linux/generic/files/crypto/ocf/ubsec_ssb/Makefile b/target/linux/generic/files/crypto/ocf/ubsec_ssb/Makefile
new file mode 100644
index 0000000..f973efd
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/ubsec_ssb/Makefile
@@ -0,0 +1,12 @@
+# for SGlinux builds
+-include $(ROOTDIR)/modules/.config
+
+obj-$(CONFIG_OCF_UBSEC_SSB) += ubsec_ssb.o
+
+obj ?= .
+EXTRA_CFLAGS += -I$(obj)/.. -I$(obj)/
+
+ifdef TOPDIR
+-include $(TOPDIR)/Rules.make
+endif
+
diff --git a/target/linux/generic/files/crypto/ocf/ubsec_ssb/bsdqueue.h b/target/linux/generic/files/crypto/ocf/ubsec_ssb/bsdqueue.h
new file mode 100644
index 0000000..6010552
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/ubsec_ssb/bsdqueue.h
@@ -0,0 +1,527 @@
+/*  $OpenBSD: queue.h,v 1.32 2007/04/30 18:42:34 pedro Exp $    */
+/*  $NetBSD: queue.h,v 1.11 1996/05/16 05:17:14 mycroft Exp $   */
+
+/*
+ * Copyright (c) 1991, 1993
+ *  The Regents of the University of California.  All rights reserved.
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions
+ * are met:
+ * 1. Redistributions of source code must retain the above copyright
+ *    notice, this list of conditions and the following disclaimer.
+ * 2. Redistributions in binary form must reproduce the above copyright
+ *    notice, this list of conditions and the following disclaimer in the
+ *    documentation and/or other materials provided with the distribution.
+ * 3. Neither the name of the University nor the names of its contributors
+ *    may be used to endorse or promote products derived from this software
+ *    without specific prior written permission.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
+ * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+ * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+ * ARE DISCLAIMED.  IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
+ * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
+ * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
+ * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
+ * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+ * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
+ * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
+ * SUCH DAMAGE.
+ *
+ *  @(#)queue.h 8.5 (Berkeley) 8/20/94
+ */
+
+#ifndef _BSD_SYS_QUEUE_H_
+#define _BSD_SYS_QUEUE_H_
+
+/*
+ * This file defines five types of data structures: singly-linked lists, 
+ * lists, simple queues, tail queues, and circular queues.
+ *
+ *
+ * A singly-linked list is headed by a single forward pointer. The elements
+ * are singly linked for minimum space and pointer manipulation overhead at
+ * the expense of O(n) removal for arbitrary elements. New elements can be
+ * added to the list after an existing element or at the head of the list.
+ * Elements being removed from the head of the list should use the explicit
+ * macro for this purpose for optimum efficiency. A singly-linked list may
+ * only be traversed in the forward direction.  Singly-linked lists are ideal
+ * for applications with large datasets and few or no removals or for
+ * implementing a LIFO queue.
+ *
+ * A list is headed by a single forward pointer (or an array of forward
+ * pointers for a hash table header). The elements are doubly linked
+ * so that an arbitrary element can be removed without a need to
+ * traverse the list. New elements can be added to the list before
+ * or after an existing element or at the head of the list. A list
+ * may only be traversed in the forward direction.
+ *
+ * A simple queue is headed by a pair of pointers, one the head of the
+ * list and the other to the tail of the list. The elements are singly
+ * linked to save space, so elements can only be removed from the
+ * head of the list. New elements can be added to the list before or after
+ * an existing element, at the head of the list, or at the end of the
+ * list. A simple queue may only be traversed in the forward direction.
+ *
+ * A tail queue is headed by a pair of pointers, one to the head of the
+ * list and the other to the tail of the list. The elements are doubly
+ * linked so that an arbitrary element can be removed without a need to
+ * traverse the list. New elements can be added to the list before or
+ * after an existing element, at the head of the list, or at the end of
+ * the list. A tail queue may be traversed in either direction.
+ *
+ * A circle queue is headed by a pair of pointers, one to the head of the
+ * list and the other to the tail of the list. The elements are doubly
+ * linked so that an arbitrary element can be removed without a need to
+ * traverse the list. New elements can be added to the list before or after
+ * an existing element, at the head of the list, or at the end of the list.
+ * A circle queue may be traversed in either direction, but has a more
+ * complex end of list detection.
+ *
+ * For details on the use of these macros, see the queue(3) manual page.
+ */
+
+#if defined(QUEUE_MACRO_DEBUG) || (defined(_KERNEL) && defined(DIAGNOSTIC))
+#define _Q_INVALIDATE(a) (a) = ((void *)-1)
+#else
+#define _Q_INVALIDATE(a)
+#endif
+
+/*
+ * Singly-linked List definitions.
+ */
+#define BSD_SLIST_HEAD(name, type)                      \
+struct name {                               \
+    struct type *slh_first; /* first element */         \
+}
+ 
+#define BSD_SLIST_HEAD_INITIALIZER(head)                    \
+    { NULL }
+ 
+#define BSD_SLIST_ENTRY(type)                       \
+struct {                                \
+    struct type *sle_next;  /* next element */          \
+}
+ 
+/*
+ * Singly-linked List access methods.
+ */
+#define BSD_SLIST_FIRST(head)   ((head)->slh_first)
+#define BSD_SLIST_END(head)     NULL
+#define BSD_SLIST_EMPTY(head)   (BSD_SLIST_FIRST(head) == BSD_SLIST_END(head))
+#define BSD_SLIST_NEXT(elm, field)  ((elm)->field.sle_next)
+
+#define BSD_SLIST_FOREACH(var, head, field)                 \
+    for((var) = BSD_SLIST_FIRST(head);                  \
+        (var) != BSD_SLIST_END(head);                   \
+        (var) = BSD_SLIST_NEXT(var, field))
+
+#define BSD_SLIST_FOREACH_PREVPTR(var, varp, head, field)           \
+    for ((varp) = &BSD_SLIST_FIRST((head));             \
+        ((var) = *(varp)) != BSD_SLIST_END(head);           \
+        (varp) = &BSD_SLIST_NEXT((var), field))
+
+/*
+ * Singly-linked List functions.
+ */
+#define BSD_SLIST_INIT(head) {                      \
+    BSD_SLIST_FIRST(head) = BSD_SLIST_END(head);                \
+}
+
+#define BSD_SLIST_INSERT_AFTER(slistelm, elm, field) do {           \
+    (elm)->field.sle_next = (slistelm)->field.sle_next;     \
+    (slistelm)->field.sle_next = (elm);             \
+} while (0)
+
+#define BSD_SLIST_INSERT_HEAD(head, elm, field) do {            \
+    (elm)->field.sle_next = (head)->slh_first;          \
+    (head)->slh_first = (elm);                  \
+} while (0)
+
+#define BSD_SLIST_REMOVE_NEXT(head, elm, field) do {            \
+    (elm)->field.sle_next = (elm)->field.sle_next->field.sle_next;  \
+} while (0)
+
+#define BSD_SLIST_REMOVE_HEAD(head, field) do {             \
+    (head)->slh_first = (head)->slh_first->field.sle_next;      \
+} while (0)
+
+#define BSD_SLIST_REMOVE(head, elm, type, field) do {           \
+    if ((head)->slh_first == (elm)) {               \
+        BSD_SLIST_REMOVE_HEAD((head), field);           \
+    } else {                            \
+        struct type *curelm = (head)->slh_first;        \
+                                    \
+        while (curelm->field.sle_next != (elm))         \
+            curelm = curelm->field.sle_next;        \
+        curelm->field.sle_next =                \
+            curelm->field.sle_next->field.sle_next;     \
+        _Q_INVALIDATE((elm)->field.sle_next);           \
+    }                               \
+} while (0)
+
+/*
+ * List definitions.
+ */
+#define BSD_LIST_HEAD(name, type)                       \
+struct name {                               \
+    struct type *lh_first;  /* first element */         \
+}
+
+#define BSD_LIST_HEAD_INITIALIZER(head)                 \
+    { NULL }
+
+#define BSD_LIST_ENTRY(type)                        \
+struct {                                \
+    struct type *le_next;   /* next element */          \
+    struct type **le_prev;  /* address of previous next element */  \
+}
+
+/*
+ * List access methods
+ */
+#define BSD_LIST_FIRST(head)        ((head)->lh_first)
+#define BSD_LIST_END(head)          NULL
+#define BSD_LIST_EMPTY(head)        (BSD_LIST_FIRST(head) == BSD_LIST_END(head))
+#define BSD_LIST_NEXT(elm, field)       ((elm)->field.le_next)
+
+#define BSD_LIST_FOREACH(var, head, field)                  \
+    for((var) = BSD_LIST_FIRST(head);                   \
+        (var)!= BSD_LIST_END(head);                 \
+        (var) = BSD_LIST_NEXT(var, field))
+
+/*
+ * List functions.
+ */
+#define BSD_LIST_INIT(head) do {                        \
+    BSD_LIST_FIRST(head) = BSD_LIST_END(head);              \
+} while (0)
+
+#define BSD_LIST_INSERT_AFTER(listelm, elm, field) do {         \
+    if (((elm)->field.le_next = (listelm)->field.le_next) != NULL)  \
+        (listelm)->field.le_next->field.le_prev =       \
+            &(elm)->field.le_next;              \
+    (listelm)->field.le_next = (elm);               \
+    (elm)->field.le_prev = &(listelm)->field.le_next;       \
+} while (0)
+
+#define BSD_LIST_INSERT_BEFORE(listelm, elm, field) do {            \
+    (elm)->field.le_prev = (listelm)->field.le_prev;        \
+    (elm)->field.le_next = (listelm);               \
+    *(listelm)->field.le_prev = (elm);              \
+    (listelm)->field.le_prev = &(elm)->field.le_next;       \
+} while (0)
+
+#define BSD_LIST_INSERT_HEAD(head, elm, field) do {             \
+    if (((elm)->field.le_next = (head)->lh_first) != NULL)      \
+        (head)->lh_first->field.le_prev = &(elm)->field.le_next;\
+    (head)->lh_first = (elm);                   \
+    (elm)->field.le_prev = &(head)->lh_first;           \
+} while (0)
+
+#define BSD_LIST_REMOVE(elm, field) do {                    \
+    if ((elm)->field.le_next != NULL)               \
+        (elm)->field.le_next->field.le_prev =           \
+            (elm)->field.le_prev;               \
+    *(elm)->field.le_prev = (elm)->field.le_next;           \
+    _Q_INVALIDATE((elm)->field.le_prev);                \
+    _Q_INVALIDATE((elm)->field.le_next);                \
+} while (0)
+
+#define BSD_LIST_REPLACE(elm, elm2, field) do {             \
+    if (((elm2)->field.le_next = (elm)->field.le_next) != NULL) \
+        (elm2)->field.le_next->field.le_prev =          \
+            &(elm2)->field.le_next;             \
+    (elm2)->field.le_prev = (elm)->field.le_prev;           \
+    *(elm2)->field.le_prev = (elm2);                \
+    _Q_INVALIDATE((elm)->field.le_prev);                \
+    _Q_INVALIDATE((elm)->field.le_next);                \
+} while (0)
+
+/*
+ * Simple queue definitions.
+ */
+#define BSD_SIMPLEQ_HEAD(name, type)                    \
+struct name {                               \
+    struct type *sqh_first; /* first element */         \
+    struct type **sqh_last; /* addr of last next element */     \
+}
+
+#define BSD_SIMPLEQ_HEAD_INITIALIZER(head)                  \
+    { NULL, &(head).sqh_first }
+
+#define BSD_SIMPLEQ_ENTRY(type)                     \
+struct {                                \
+    struct type *sqe_next;  /* next element */          \
+}
+
+/*
+ * Simple queue access methods.
+ */
+#define BSD_SIMPLEQ_FIRST(head)     ((head)->sqh_first)
+#define BSD_SIMPLEQ_END(head)       NULL
+#define BSD_SIMPLEQ_EMPTY(head)     (BSD_SIMPLEQ_FIRST(head) == BSD_SIMPLEQ_END(head))
+#define BSD_SIMPLEQ_NEXT(elm, field)    ((elm)->field.sqe_next)
+
+#define BSD_SIMPLEQ_FOREACH(var, head, field)               \
+    for((var) = BSD_SIMPLEQ_FIRST(head);                \
+        (var) != BSD_SIMPLEQ_END(head);                 \
+        (var) = BSD_SIMPLEQ_NEXT(var, field))
+
+/*
+ * Simple queue functions.
+ */
+#define BSD_SIMPLEQ_INIT(head) do {                     \
+    (head)->sqh_first = NULL;                   \
+    (head)->sqh_last = &(head)->sqh_first;              \
+} while (0)
+
+#define BSD_SIMPLEQ_INSERT_HEAD(head, elm, field) do {          \
+    if (((elm)->field.sqe_next = (head)->sqh_first) == NULL)    \
+        (head)->sqh_last = &(elm)->field.sqe_next;      \
+    (head)->sqh_first = (elm);                  \
+} while (0)
+
+#define BSD_SIMPLEQ_INSERT_TAIL(head, elm, field) do {          \
+    (elm)->field.sqe_next = NULL;                   \
+    *(head)->sqh_last = (elm);                  \
+    (head)->sqh_last = &(elm)->field.sqe_next;          \
+} while (0)
+
+#define BSD_SIMPLEQ_INSERT_AFTER(head, listelm, elm, field) do {        \
+    if (((elm)->field.sqe_next = (listelm)->field.sqe_next) == NULL)\
+        (head)->sqh_last = &(elm)->field.sqe_next;      \
+    (listelm)->field.sqe_next = (elm);              \
+} while (0)
+
+#define BSD_SIMPLEQ_REMOVE_HEAD(head, field) do {           \
+    if (((head)->sqh_first = (head)->sqh_first->field.sqe_next) == NULL) \
+        (head)->sqh_last = &(head)->sqh_first;          \
+} while (0)
+
+/*
+ * Tail queue definitions.
+ */
+#define BSD_TAILQ_HEAD(name, type)                      \
+struct name {                               \
+    struct type *tqh_first; /* first element */         \
+    struct type **tqh_last; /* addr of last next element */     \
+}
+
+#define BSD_TAILQ_HEAD_INITIALIZER(head)                    \
+    { NULL, &(head).tqh_first }
+
+#define BSD_TAILQ_ENTRY(type)                       \
+struct {                                \
+    struct type *tqe_next;  /* next element */          \
+    struct type **tqe_prev; /* address of previous next element */  \
+}
+
+/* 
+ * tail queue access methods 
+ */
+#define BSD_TAILQ_FIRST(head)       ((head)->tqh_first)
+#define BSD_TAILQ_END(head)         NULL
+#define BSD_TAILQ_NEXT(elm, field)      ((elm)->field.tqe_next)
+#define BSD_TAILQ_LAST(head, headname)                  \
+    (*(((struct headname *)((head)->tqh_last))->tqh_last))
+/* XXX */
+#define BSD_TAILQ_PREV(elm, headname, field)                \
+    (*(((struct headname *)((elm)->field.tqe_prev))->tqh_last))
+#define BSD_TAILQ_EMPTY(head)                       \
+    (BSD_TAILQ_FIRST(head) == BSD_TAILQ_END(head))
+
+#define BSD_TAILQ_FOREACH(var, head, field)                 \
+    for((var) = BSD_TAILQ_FIRST(head);                  \
+        (var) != BSD_TAILQ_END(head);                   \
+        (var) = BSD_TAILQ_NEXT(var, field))
+
+#define BSD_TAILQ_FOREACH_REVERSE(var, head, headname, field)       \
+    for((var) = BSD_TAILQ_LAST(head, headname);             \
+        (var) != BSD_TAILQ_END(head);                   \
+        (var) = BSD_TAILQ_PREV(var, headname, field))
+
+/*
+ * Tail queue functions.
+ */
+#define BSD_TAILQ_INIT(head) do {                       \
+    (head)->tqh_first = NULL;                   \
+    (head)->tqh_last = &(head)->tqh_first;              \
+} while (0)
+
+#define BSD_TAILQ_INSERT_HEAD(head, elm, field) do {            \
+    if (((elm)->field.tqe_next = (head)->tqh_first) != NULL)    \
+        (head)->tqh_first->field.tqe_prev =         \
+            &(elm)->field.tqe_next;             \
+    else                                \
+        (head)->tqh_last = &(elm)->field.tqe_next;      \
+    (head)->tqh_first = (elm);                  \
+    (elm)->field.tqe_prev = &(head)->tqh_first;         \
+} while (0)
+
+#define BSD_TAILQ_INSERT_TAIL(head, elm, field) do {            \
+    (elm)->field.tqe_next = NULL;                   \
+    (elm)->field.tqe_prev = (head)->tqh_last;           \
+    *(head)->tqh_last = (elm);                  \
+    (head)->tqh_last = &(elm)->field.tqe_next;          \
+} while (0)
+
+#define BSD_TAILQ_INSERT_AFTER(head, listelm, elm, field) do {      \
+    if (((elm)->field.tqe_next = (listelm)->field.tqe_next) != NULL)\
+        (elm)->field.tqe_next->field.tqe_prev =         \
+            &(elm)->field.tqe_next;             \
+    else                                \
+        (head)->tqh_last = &(elm)->field.tqe_next;      \
+    (listelm)->field.tqe_next = (elm);              \
+    (elm)->field.tqe_prev = &(listelm)->field.tqe_next;     \
+} while (0)
+
+#define BSD_TAILQ_INSERT_BEFORE(listelm, elm, field) do {           \
+    (elm)->field.tqe_prev = (listelm)->field.tqe_prev;      \
+    (elm)->field.tqe_next = (listelm);              \
+    *(listelm)->field.tqe_prev = (elm);             \
+    (listelm)->field.tqe_prev = &(elm)->field.tqe_next;     \
+} while (0)
+
+#define BSD_TAILQ_REMOVE(head, elm, field) do {             \
+    if (((elm)->field.tqe_next) != NULL)                \
+        (elm)->field.tqe_next->field.tqe_prev =         \
+            (elm)->field.tqe_prev;              \
+    else                                \
+        (head)->tqh_last = (elm)->field.tqe_prev;       \
+    *(elm)->field.tqe_prev = (elm)->field.tqe_next;         \
+    _Q_INVALIDATE((elm)->field.tqe_prev);               \
+    _Q_INVALIDATE((elm)->field.tqe_next);               \
+} while (0)
+
+#define BSD_TAILQ_REPLACE(head, elm, elm2, field) do {          \
+    if (((elm2)->field.tqe_next = (elm)->field.tqe_next) != NULL)   \
+        (elm2)->field.tqe_next->field.tqe_prev =        \
+            &(elm2)->field.tqe_next;                \
+    else                                \
+        (head)->tqh_last = &(elm2)->field.tqe_next;     \
+    (elm2)->field.tqe_prev = (elm)->field.tqe_prev;         \
+    *(elm2)->field.tqe_prev = (elm2);               \
+    _Q_INVALIDATE((elm)->field.tqe_prev);               \
+    _Q_INVALIDATE((elm)->field.tqe_next);               \
+} while (0)
+
+/*
+ * Circular queue definitions.
+ */
+#define BSD_CIRCLEQ_HEAD(name, type)                    \
+struct name {                               \
+    struct type *cqh_first;     /* first element */     \
+    struct type *cqh_last;      /* last element */      \
+}
+
+#define BSD_CIRCLEQ_HEAD_INITIALIZER(head)                  \
+    { BSD_CIRCLEQ_END(&head), BSD_CIRCLEQ_END(&head) }
+
+#define BSD_CIRCLEQ_ENTRY(type)                     \
+struct {                                \
+    struct type *cqe_next;      /* next element */      \
+    struct type *cqe_prev;      /* previous element */      \
+}
+
+/*
+ * Circular queue access methods 
+ */
+#define BSD_CIRCLEQ_FIRST(head)     ((head)->cqh_first)
+#define BSD_CIRCLEQ_LAST(head)      ((head)->cqh_last)
+#define BSD_CIRCLEQ_END(head)       ((void *)(head))
+#define BSD_CIRCLEQ_NEXT(elm, field)    ((elm)->field.cqe_next)
+#define BSD_CIRCLEQ_PREV(elm, field)    ((elm)->field.cqe_prev)
+#define BSD_CIRCLEQ_EMPTY(head)                     \
+    (BSD_CIRCLEQ_FIRST(head) == BSD_CIRCLEQ_END(head))
+
+#define BSD_CIRCLEQ_FOREACH(var, head, field)               \
+    for((var) = BSD_CIRCLEQ_FIRST(head);                \
+        (var) != BSD_CIRCLEQ_END(head);                 \
+        (var) = BSD_CIRCLEQ_NEXT(var, field))
+
+#define BSD_CIRCLEQ_FOREACH_REVERSE(var, head, field)           \
+    for((var) = BSD_CIRCLEQ_LAST(head);                 \
+        (var) != BSD_CIRCLEQ_END(head);                 \
+        (var) = BSD_CIRCLEQ_PREV(var, field))
+
+/*
+ * Circular queue functions.
+ */
+#define BSD_CIRCLEQ_INIT(head) do {                     \
+    (head)->cqh_first = BSD_CIRCLEQ_END(head);              \
+    (head)->cqh_last = BSD_CIRCLEQ_END(head);               \
+} while (0)
+
+#define BSD_CIRCLEQ_INSERT_AFTER(head, listelm, elm, field) do {        \
+    (elm)->field.cqe_next = (listelm)->field.cqe_next;      \
+    (elm)->field.cqe_prev = (listelm);              \
+    if ((listelm)->field.cqe_next == BSD_CIRCLEQ_END(head))     \
+        (head)->cqh_last = (elm);               \
+    else                                \
+        (listelm)->field.cqe_next->field.cqe_prev = (elm);  \
+    (listelm)->field.cqe_next = (elm);              \
+} while (0)
+
+#define BSD_CIRCLEQ_INSERT_BEFORE(head, listelm, elm, field) do {       \
+    (elm)->field.cqe_next = (listelm);              \
+    (elm)->field.cqe_prev = (listelm)->field.cqe_prev;      \
+    if ((listelm)->field.cqe_prev == BSD_CIRCLEQ_END(head))     \
+        (head)->cqh_first = (elm);              \
+    else                                \
+        (listelm)->field.cqe_prev->field.cqe_next = (elm);  \
+    (listelm)->field.cqe_prev = (elm);              \
+} while (0)
+
+#define BSD_CIRCLEQ_INSERT_HEAD(head, elm, field) do {          \
+    (elm)->field.cqe_next = (head)->cqh_first;          \
+    (elm)->field.cqe_prev = BSD_CIRCLEQ_END(head);          \
+    if ((head)->cqh_last == BSD_CIRCLEQ_END(head))          \
+        (head)->cqh_last = (elm);               \
+    else                                \
+        (head)->cqh_first->field.cqe_prev = (elm);      \
+    (head)->cqh_first = (elm);                  \
+} while (0)
+
+#define BSD_CIRCLEQ_INSERT_TAIL(head, elm, field) do {          \
+    (elm)->field.cqe_next = BSD_CIRCLEQ_END(head);          \
+    (elm)->field.cqe_prev = (head)->cqh_last;           \
+    if ((head)->cqh_first == BSD_CIRCLEQ_END(head))         \
+        (head)->cqh_first = (elm);              \
+    else                                \
+        (head)->cqh_last->field.cqe_next = (elm);       \
+    (head)->cqh_last = (elm);                   \
+} while (0)
+
+#define BSD_CIRCLEQ_REMOVE(head, elm, field) do {               \
+    if ((elm)->field.cqe_next == BSD_CIRCLEQ_END(head))         \
+        (head)->cqh_last = (elm)->field.cqe_prev;       \
+    else                                \
+        (elm)->field.cqe_next->field.cqe_prev =         \
+            (elm)->field.cqe_prev;              \
+    if ((elm)->field.cqe_prev == BSD_CIRCLEQ_END(head))         \
+        (head)->cqh_first = (elm)->field.cqe_next;      \
+    else                                \
+        (elm)->field.cqe_prev->field.cqe_next =         \
+            (elm)->field.cqe_next;              \
+    _Q_INVALIDATE((elm)->field.cqe_prev);               \
+    _Q_INVALIDATE((elm)->field.cqe_next);               \
+} while (0)
+
+#define BSD_CIRCLEQ_REPLACE(head, elm, elm2, field) do {            \
+    if (((elm2)->field.cqe_next = (elm)->field.cqe_next) ==     \
+        BSD_CIRCLEQ_END(head))                      \
+        (head).cqh_last = (elm2);               \
+    else                                \
+        (elm2)->field.cqe_next->field.cqe_prev = (elm2);    \
+    if (((elm2)->field.cqe_prev = (elm)->field.cqe_prev) ==     \
+        BSD_CIRCLEQ_END(head))                      \
+        (head).cqh_first = (elm2);              \
+    else                                \
+        (elm2)->field.cqe_prev->field.cqe_next = (elm2);    \
+    _Q_INVALIDATE((elm)->field.cqe_prev);               \
+    _Q_INVALIDATE((elm)->field.cqe_next);               \
+} while (0)
+
+#endif  /* !_BSD_SYS_QUEUE_H_ */
diff --git a/target/linux/generic/files/crypto/ocf/ubsec_ssb/ubsec_ssb.c b/target/linux/generic/files/crypto/ocf/ubsec_ssb/ubsec_ssb.c
new file mode 100644
index 0000000..e557e7a
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/ubsec_ssb/ubsec_ssb.c
@@ -0,0 +1,2220 @@
+
+/*
+ * Copyright (c) 2008 Daniel Mueller (daniel@danm.de)
+ * Copyright (c) 2007 David McCullough (david_mccullough@securecomputing.com)
+ * Copyright (c) 2000 Jason L. Wright (jason@thought.net)
+ * Copyright (c) 2000 Theo de Raadt (deraadt@openbsd.org)
+ * Copyright (c) 2001 Patrik Lindergren (patrik@ipunplugged.com)
+ * 
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions
+ * are met:
+ * 1. Redistributions of source code must retain the above copyright
+ *    notice, this list of conditions and the following disclaimer.
+ * 2. Redistributions in binary form must reproduce the above copyright
+ *    notice, this list of conditions and the following disclaimer in the
+ *    documentation and/or other materials provided with the distribution.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
+ * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
+ * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+ * DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT,
+ * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
+ * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
+ * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
+ * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
+ * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
+ * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+ * POSSIBILITY OF SUCH DAMAGE.
+ *
+ * Effort sponsored in part by the Defense Advanced Research Projects
+ * Agency (DARPA) and Air Force Research Laboratory, Air Force
+ * Materiel Command, USAF, under agreement number F30602-01-2-0537.
+ *
+ */
+#undef UBSEC_DEBUG
+#undef UBSEC_VERBOSE_DEBUG
+
+#ifdef UBSEC_VERBOSE_DEBUG
+#define UBSEC_DEBUG
+#endif
+
+/*
+ * uBsec BCM5365 hardware crypto accelerator
+ */
+
+#include <linux/kernel.h>
+#include <linux/module.h>
+#include <linux/moduleparam.h>
+#include <linux/proc_fs.h>
+#include <linux/types.h>
+#include <linux/init.h>
+#include <linux/delay.h>
+#include <linux/interrupt.h>
+#include <linux/fs.h>
+#include <linux/random.h>
+#include <linux/skbuff.h>
+#include <linux/stat.h>
+#include <asm/io.h>
+
+#include <linux/ssb/ssb.h>
+
+/*
+ * BSD queue
+ */
+//#include "bsdqueue.h"
+
+/* 
+ * OCF
+ */
+#include <cryptodev.h>
+#include <uio.h>
+
+#define HMAC_HACK 1
+
+#define HMAC_HACK 1
+#ifdef HMAC_HACK
+#include <safe/hmachack.h>
+#include <safe/md5.h>
+#include <safe/md5.c>
+#include <safe/sha1.h>
+#include <safe/sha1.c>
+#endif
+
+#include "bsdqueue.h"
+#include "ubsecreg.h"
+#include "ubsecvar.h"
+
+#define DRV_MODULE_NAME     "ubsec_ssb"
+#define PFX DRV_MODULE_NAME ": "
+#define DRV_MODULE_VERSION  "0.02"
+#define DRV_MODULE_RELDATE  "Feb 21, 2009"
+
+#if 1
+#define DPRINTF(a...) \
+    if (debug) \
+    { \
+        printk(DRV_MODULE_NAME ": " a); \
+    }
+#else
+#define DPRINTF(a...)
+#endif
+
+/*
+ * Prototypes 
+ */
+static irqreturn_t ubsec_ssb_isr(int, void *, struct pt_regs *);
+static int ubsec_ssb_probe(struct ssb_device *sdev,
+    const struct ssb_device_id *ent);
+static void ubsec_ssb_remove(struct ssb_device *sdev);
+int ubsec_attach(struct ssb_device *sdev, const struct ssb_device_id *ent, 
+    struct device *self);
+static void ubsec_setup_mackey(struct ubsec_session *ses, int algo, 
+    caddr_t key, int klen);
+static int dma_map_skb(struct ubsec_softc *sc, 
+    struct ubsec_dma_alloc* q_map, struct sk_buff *skb, int *mlen);
+static int dma_map_uio(struct ubsec_softc *sc, 
+    struct ubsec_dma_alloc *q_map, struct uio *uio, int *mlen);
+static void dma_unmap(struct ubsec_softc *sc, 
+    struct ubsec_dma_alloc *q_map, int mlen);
+static int ubsec_dmamap_aligned(struct ubsec_softc *sc, 
+    const struct ubsec_dma_alloc *q_map, int mlen);
+
+#ifdef UBSEC_DEBUG
+static int proc_read(char *buf, char **start, off_t offset,
+    int size, int *peof, void *data);
+#endif
+
+void ubsec_reset_board(struct ubsec_softc *);
+void ubsec_init_board(struct ubsec_softc *);
+void ubsec_cleanchip(struct ubsec_softc *);
+void ubsec_totalreset(struct ubsec_softc *);
+int  ubsec_free_q(struct ubsec_softc*, struct ubsec_q *);
+
+static int ubsec_newsession(device_t, u_int32_t *, struct cryptoini *);
+static int ubsec_freesession(device_t, u_int64_t);
+static int ubsec_process(device_t, struct cryptop *, int);
+
+void    ubsec_callback(struct ubsec_softc *, struct ubsec_q *);
+void    ubsec_feed(struct ubsec_softc *);
+void    ubsec_mcopy(struct sk_buff *, struct sk_buff *, int, int);
+void    ubsec_dma_free(struct ubsec_softc *, struct ubsec_dma_alloc *);
+int     ubsec_dma_malloc(struct ubsec_softc *, struct ubsec_dma_alloc *,
+        size_t, int);
+
+/* DEBUG crap... */
+void ubsec_dump_pb(struct ubsec_pktbuf *);
+void ubsec_dump_mcr(struct ubsec_mcr *);
+
+#define READ_REG(sc,r) \
+    ssb_read32((sc)->sdev, (r));
+#define WRITE_REG(sc,r,val) \
+    ssb_write32((sc)->sdev, (r), (val));
+#define READ_REG_SDEV(sdev,r) \
+    ssb_read32((sdev), (r));
+#define WRITE_REG_SDEV(sdev,r,val) \
+    ssb_write32((sdev), (r), (val));
+
+#define SWAP32(x) (x) = htole32(ntohl((x)))
+#define HTOLE32(x) (x) = htole32(x)
+
+#ifdef __LITTLE_ENDIAN
+#define letoh16(x) (x)
+#define letoh32(x) (x)
+#endif
+
+static int debug;
+module_param(debug, int, 0644);
+MODULE_PARM_DESC(debug, "Enable debug output");
+
+#define UBSEC_SSB_MAX_CHIPS 1
+static struct ubsec_softc *ubsec_chip_idx[UBSEC_SSB_MAX_CHIPS];
+static struct ubsec_stats ubsecstats;
+
+#ifdef UBSEC_DEBUG
+static struct proc_dir_entry *procdebug;
+#endif
+
+static struct ssb_device_id ubsec_ssb_tbl[] = {
+    /* Broadcom BCM5365P IPSec Core */
+    SSB_DEVICE(SSB_VENDOR_BROADCOM, SSB_DEV_IPSEC, SSB_ANY_REV),
+    {},
+};
+
+static struct ssb_driver ubsec_ssb_driver = {
+    .name       = DRV_MODULE_NAME,
+    .id_table   = ubsec_ssb_tbl,
+    .probe      = ubsec_ssb_probe,
+    .remove     = ubsec_ssb_remove,
+     /*
+    .suspend    = ubsec_ssb_suspend,
+    .resume     = ubsec_ssb_resume
+    */
+};
+
+static device_method_t ubsec_ssb_methods = {
+    /* crypto device methods */
+    DEVMETHOD(cryptodev_newsession, ubsec_newsession),
+    DEVMETHOD(cryptodev_freesession,ubsec_freesession),
+    DEVMETHOD(cryptodev_process,    ubsec_process),
+};
+
+#ifdef UBSEC_DEBUG
+static int 
+proc_read(char *buf, char **start, off_t offset,
+    int size, int *peof, void *data)
+{
+    int i = 0, byteswritten = 0, ret;
+    unsigned int stat, ctrl;
+#ifdef UBSEC_VERBOSE_DEBUG
+    struct ubsec_q *q;
+    struct ubsec_dma *dmap;
+#endif
+   
+    while ((i < UBSEC_SSB_MAX_CHIPS) && (ubsec_chip_idx[i] != NULL))
+    {
+        struct ubsec_softc *sc = ubsec_chip_idx[i];
+        
+        stat = READ_REG(sc, BS_STAT);
+        ctrl = READ_REG(sc, BS_CTRL);
+        ret = snprintf((buf + byteswritten), 
+            (size - byteswritten) , 
+            "DEV %d, DMASTAT %08x, DMACTRL %08x\n", i, stat, ctrl);
+
+        byteswritten += ret;
+
+#ifdef UBSEC_VERBOSE_DEBUG
+        printf("DEV %d, DMASTAT %08x, DMACTRL %08x\n", i, stat, ctrl);
+
+        /* Dump all queues MCRs */
+        if (!BSD_SIMPLEQ_EMPTY(&sc->sc_qchip)) {
+            BSD_SIMPLEQ_FOREACH(q, &sc->sc_qchip, q_next)
+            {
+                dmap = q->q_dma;
+                ubsec_dump_mcr(&dmap->d_dma->d_mcr);
+            }
+        }
+#endif
+
+        i++;
+    }
+
+    *peof = 1;
+
+    return byteswritten;
+}
+#endif
+
+/*
+ * map in a given sk_buff
+ */
+static int
+dma_map_skb(struct ubsec_softc *sc, struct ubsec_dma_alloc* q_map, struct sk_buff *skb, int *mlen)
+{
+    int i = 0;
+    dma_addr_t tmp;
+
+#ifdef UBSEC_DEBUG
+    DPRINTF("%s()\n", __FUNCTION__);
+#endif
+
+    /*
+     * We support only a limited number of fragments.
+     */
+    if (unlikely((skb_shinfo(skb)->nr_frags + 1) >= UBS_MAX_SCATTER))
+    {
+        printk(KERN_ERR "Only %d scatter fragments are supported.\n", UBS_MAX_SCATTER);
+        return (-ENOMEM);
+    }
+
+#ifdef UBSEC_VERBOSE_DEBUG
+    DPRINTF("%s - map %d 0x%x %d\n", __FUNCTION__, 0, (unsigned int)skb->data, skb_headlen(skb));
+#endif
+
+    /* first data package */
+    tmp = dma_map_single(sc->sc_dv,
+                         skb->data,
+                         skb_headlen(skb),
+                         DMA_BIDIRECTIONAL);
+    
+    q_map[i].dma_paddr = tmp;
+    q_map[i].dma_vaddr = skb->data;
+    q_map[i].dma_size = skb_headlen(skb);
+
+    if (unlikely(tmp == 0))
+    {
+        printk(KERN_ERR "Could not map memory region for dma.\n");
+        return (-EINVAL);
+    }
+
+#ifdef UBSEC_VERBOSE_DEBUG
+    DPRINTF("%s - map %d done physical addr 0x%x\n", __FUNCTION__, 0, (unsigned int)tmp);
+#endif
+
+
+    /* all other data packages */    
+    for (i = 0; i < skb_shinfo(skb)->nr_frags; i++) {
+
+#ifdef UBSEC_VERBOSE_DEBUG
+        DPRINTF("%s - map %d 0x%x %d\n", __FUNCTION__, i + 1, 
+            (unsigned int)page_address(skb_frag_page(&skb_shinfo(skb)->frags[i])) +
+            skb_shinfo(skb)->frags[i].page_offset, skb_shinfo(skb)->frags[i].size);
+#endif
+
+        tmp = dma_map_single(sc->sc_dv,
+                             page_address(skb_frag_page(&skb_shinfo(skb)->frags[i])) +
+                                 skb_shinfo(skb)->frags[i].page_offset, 
+                             skb_shinfo(skb)->frags[i].size,
+                             DMA_BIDIRECTIONAL);
+
+        q_map[i + 1].dma_paddr = tmp;
+        q_map[i + 1].dma_vaddr = (void*)(page_address(skb_frag_page(&skb_shinfo(skb)->frags[i])) +
+                                  skb_shinfo(skb)->frags[i].page_offset);
+        q_map[i + 1].dma_size = skb_shinfo(skb)->frags[i].size;
+
+        if (unlikely(tmp == 0))
+        {
+            printk(KERN_ERR "Could not map memory region for dma.\n");
+            return (-EINVAL);
+        }
+
+#ifdef UBSEC_VERBOSE_DEBUG
+        DPRINTF("%s - map %d done physical addr 0x%x\n", __FUNCTION__, i + 1, (unsigned int)tmp);
+#endif
+
+    }
+    *mlen = i + 1;
+
+    return(0);
+}
+
+/*
+ * map in a given uio buffer
+ */
+
+static int
+dma_map_uio(struct ubsec_softc *sc, struct ubsec_dma_alloc *q_map, struct uio *uio, int *mlen)
+{
+    struct iovec *iov = uio->uio_iov;
+    int n;
+    dma_addr_t tmp;
+
+#ifdef UBSEC_DEBUG
+    DPRINTF("%s()\n", __FUNCTION__);
+#endif
+
+    /*
+     * We support only a limited number of fragments.
+     */
+    if (unlikely(uio->uio_iovcnt >= UBS_MAX_SCATTER))
+    {
+        printk(KERN_ERR "Only %d scatter fragments are supported.\n", UBS_MAX_SCATTER);
+        return (-ENOMEM);
+    }
+
+    for (n = 0; n < uio->uio_iovcnt; n++) {
+#ifdef UBSEC_VERBOSE_DEBUG
+        DPRINTF("%s - map %d 0x%x %d\n", __FUNCTION__, n, (unsigned int)iov->iov_base, iov->iov_len);
+#endif
+        tmp = dma_map_single(sc->sc_dv,
+                             iov->iov_base,
+                             iov->iov_len,
+                             DMA_BIDIRECTIONAL);
+
+        q_map[n].dma_paddr = tmp;
+        q_map[n].dma_vaddr = iov->iov_base;
+        q_map[n].dma_size = iov->iov_len;
+
+        if (unlikely(tmp == 0))
+                       {
+            printk(KERN_ERR "Could not map memory region for dma.\n");
+            return (-EINVAL);
+        }
+
+#ifdef UBSEC_VERBOSE_DEBUG
+        DPRINTF("%s - map %d done physical addr 0x%x\n", __FUNCTION__, n, (unsigned int)tmp);
+#endif
+
+        iov++;
+    }
+    *mlen = n;
+
+    return(0);
+}
+
+static void
+dma_unmap(struct ubsec_softc *sc, struct ubsec_dma_alloc *q_map, int mlen)
+{
+    int i;
+
+#ifdef UBSEC_DEBUG
+    DPRINTF("%s()\n", __FUNCTION__);
+#endif
+
+    for(i = 0; i < mlen; i++)
+    {
+#ifdef UBSEC_VERBOSE_DEBUG
+        DPRINTF("%s - unmap %d 0x%x %d\n", __FUNCTION__, i, (unsigned int)q_map[i].dma_paddr, q_map[i].dma_size);
+#endif
+        dma_unmap_single(sc->sc_dv,
+                         q_map[i].dma_paddr,
+                         q_map[i].dma_size,
+                         DMA_BIDIRECTIONAL);
+    }
+    return;
+}
+
+/*
+ * Is the operand suitable aligned for direct DMA.  Each
+ * segment must be aligned on a 32-bit boundary and all
+ * but the last segment must be a multiple of 4 bytes.
+ */
+static int
+ubsec_dmamap_aligned(struct ubsec_softc *sc, const struct ubsec_dma_alloc *q_map, int mlen)
+{
+    int i;
+
+#ifdef UBSEC_DEBUG
+    DPRINTF("%s()\n", __FUNCTION__);
+#endif
+
+    for (i = 0; i < mlen; i++) {
+        if (q_map[i].dma_paddr & 3)
+            return (0);
+        if (i != (mlen - 1) && (q_map[i].dma_size & 3))
+            return (0);
+    }
+    return (1);
+}
+
+
+#define N(a)    (sizeof(a) / sizeof (a[0]))
+static void
+ubsec_setup_mackey(struct ubsec_session *ses, int algo, caddr_t key, int klen)
+{
+#ifdef HMAC_HACK
+    MD5_CTX md5ctx;
+    SHA1_CTX sha1ctx;
+    int i;
+
+#ifdef UBSEC_DEBUG
+    DPRINTF("%s()\n", __FUNCTION__);
+#endif
+
+    for (i = 0; i < klen; i++)
+        key[i] ^= HMAC_IPAD_VAL;
+
+    if (algo == CRYPTO_MD5_HMAC) {
+        MD5Init(&md5ctx);
+        MD5Update(&md5ctx, key, klen);
+        MD5Update(&md5ctx, hmac_ipad_buffer, MD5_HMAC_BLOCK_LEN - klen);
+        bcopy(md5ctx.md5_st8, ses->ses_hminner, sizeof(md5ctx.md5_st8));
+    } else {
+        SHA1Init(&sha1ctx);
+        SHA1Update(&sha1ctx, key, klen);
+        SHA1Update(&sha1ctx, hmac_ipad_buffer,
+            SHA1_HMAC_BLOCK_LEN - klen);
+        bcopy(sha1ctx.h.b32, ses->ses_hminner, sizeof(sha1ctx.h.b32));
+    }
+
+    for (i = 0; i < klen; i++)
+        key[i] ^= (HMAC_IPAD_VAL ^ HMAC_OPAD_VAL);
+
+    if (algo == CRYPTO_MD5_HMAC) {
+        MD5Init(&md5ctx);
+        MD5Update(&md5ctx, key, klen);
+        MD5Update(&md5ctx, hmac_opad_buffer, MD5_HMAC_BLOCK_LEN - klen);
+        bcopy(md5ctx.md5_st8, ses->ses_hmouter, sizeof(md5ctx.md5_st8));
+    } else {
+        SHA1Init(&sha1ctx);
+        SHA1Update(&sha1ctx, key, klen);
+        SHA1Update(&sha1ctx, hmac_opad_buffer,
+            SHA1_HMAC_BLOCK_LEN - klen);
+        bcopy(sha1ctx.h.b32, ses->ses_hmouter, sizeof(sha1ctx.h.b32));
+    }
+
+    for (i = 0; i < klen; i++)
+        key[i] ^= HMAC_OPAD_VAL;
+
+#else /* HMAC_HACK */
+    DPRINTF("md5/sha not implemented\n");
+#endif /* HMAC_HACK */
+}
+#undef N
+
+static int
+ubsec_ssb_probe(struct ssb_device *sdev, 
+    const struct ssb_device_id *ent) 
+{
+    int err;
+
+#ifdef UBSEC_DEBUG
+    DPRINTF("%s()\n", __FUNCTION__);
+#endif
+
+    err = ssb_bus_powerup(sdev->bus, 0);
+    if (err) {
+        dev_err(sdev->dev, "Failed to powerup the bus\n");
+	goto err_out;
+    }
+
+    err = request_irq(sdev->irq, (irq_handler_t)ubsec_ssb_isr, 
+        IRQF_SHARED, DRV_MODULE_NAME, sdev);
+    if (err) {
+        dev_err(sdev->dev, "Could not request irq\n");
+        goto err_out_powerdown;
+    }
+
+#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2,6,36))
+    err = dma_set_mask(sdev->dma_dev, DMA_BIT_MASK(32)) || 
+	  dma_set_coherent_mask(sdev->dma_dev, DMA_BIT_MASK(32));
+#else
+    err = ssb_dma_set_mask(sdev, DMA_32BIT_MASK);
+#endif
+    if (err) {
+        dev_err(sdev->dev,
+        "Required 32BIT DMA mask unsupported by the system.\n");
+        goto err_out_free_irq;
+    }
+
+    printk(KERN_INFO "Sentry5(tm) ROBOGateway(tm) IPSec Core at IRQ %u\n",
+        sdev->irq);
+
+    DPRINTF("Vendor: %x, core id: %x, revision: %x\n",
+        sdev->id.vendor, sdev->id.coreid, sdev->id.revision);
+
+    ssb_device_enable(sdev, 0);
+
+    if (ubsec_attach(sdev, ent, sdev->dev) != 0)
+        goto err_out_disable;
+
+#ifdef UBSEC_DEBUG
+    procdebug = create_proc_entry(DRV_MODULE_NAME, S_IRUSR, NULL);
+    if (procdebug)
+    {
+        procdebug->read_proc = proc_read;
+        procdebug->data = NULL;
+    } else 
+        DPRINTF("Unable to create proc file.\n");
+#endif
+
+    return 0;
+
+err_out_disable:
+    ssb_device_disable(sdev, 0);
+
+err_out_free_irq:
+    free_irq(sdev->irq, sdev);
+
+err_out_powerdown:
+    ssb_bus_may_powerdown(sdev->bus);
+
+err_out:
+    return err;
+}
+
+static void ubsec_ssb_remove(struct ssb_device *sdev) {
+
+    struct ubsec_softc *sc;
+    unsigned int ctrlflgs;
+    struct ubsec_dma *dmap;
+    u_int32_t i;
+
+#ifdef UBSEC_DEBUG
+    DPRINTF("%s()\n", __FUNCTION__);
+#endif
+
+    ctrlflgs = READ_REG_SDEV(sdev, BS_CTRL);
+    /* disable all IPSec Core interrupts globally */
+    ctrlflgs ^= (BS_CTRL_MCR1INT | BS_CTRL_MCR2INT |
+        BS_CTRL_DMAERR);
+    WRITE_REG_SDEV(sdev, BS_CTRL, ctrlflgs);
+
+    free_irq(sdev->irq, sdev);
+
+    sc = (struct ubsec_softc *)ssb_get_drvdata(sdev);
+
+    /* unregister all crypto algorithms */
+    crypto_unregister_all(sc->sc_cid);
+
+    /* Free queue / dma memory */
+    for (i = 0; i < UBS_MAX_NQUEUE; i++) {
+        struct ubsec_q *q;
+
+        q = sc->sc_queuea[i];
+        if (q != NULL)
+        {
+            dmap = q->q_dma;
+            if (dmap != NULL)
+            {
+                ubsec_dma_free(sc, &dmap->d_alloc);
+                q->q_dma = NULL;
+            }
+            kfree(q);
+        }
+        sc->sc_queuea[i] = NULL;
+    }
+
+    ssb_device_disable(sdev, 0);
+    ssb_bus_may_powerdown(sdev->bus);
+    ssb_set_drvdata(sdev, NULL);
+
+#ifdef UBSEC_DEBUG
+    if (procdebug)
+        remove_proc_entry(DRV_MODULE_NAME, NULL);
+#endif
+
+}
+
+
+int
+ubsec_attach(struct ssb_device *sdev, const struct ssb_device_id *ent, 
+    struct device *self)
+{
+    struct ubsec_softc *sc = NULL;
+    struct ubsec_dma *dmap;
+    u_int32_t i;
+    static int num_chips = 0;
+
+#ifdef UBSEC_DEBUG
+    DPRINTF("%s()\n", __FUNCTION__);
+#endif
+
+    sc = (struct ubsec_softc *) kmalloc(sizeof(*sc), GFP_KERNEL);
+    if (!sc)
+        return(-ENOMEM);
+    memset(sc, 0, sizeof(*sc));
+
+    sc->sc_dv = sdev->dev;
+    sc->sdev = sdev;
+
+    spin_lock_init(&sc->sc_ringmtx);
+
+    softc_device_init(sc, "ubsec_ssb", num_chips, ubsec_ssb_methods);
+
+    /* Maybe someday there are boards with more than one chip available */
+    if (num_chips < UBSEC_SSB_MAX_CHIPS) {
+        ubsec_chip_idx[device_get_unit(sc->sc_dev)] = sc;
+        num_chips++;
+    }
+
+    ssb_set_drvdata(sdev, sc);
+
+    BSD_SIMPLEQ_INIT(&sc->sc_queue);
+    BSD_SIMPLEQ_INIT(&sc->sc_qchip);
+    BSD_SIMPLEQ_INIT(&sc->sc_queue2);
+    BSD_SIMPLEQ_INIT(&sc->sc_qchip2);
+    BSD_SIMPLEQ_INIT(&sc->sc_q2free);
+
+    sc->sc_statmask = BS_STAT_MCR1_DONE | BS_STAT_DMAERR;
+
+    sc->sc_cid = crypto_get_driverid(softc_get_device(sc), CRYPTOCAP_F_HARDWARE);
+    if (sc->sc_cid < 0) {
+        device_printf(sc->sc_dev, "could not get crypto driver id\n");
+        return -1;
+    }
+
+    BSD_SIMPLEQ_INIT(&sc->sc_freequeue);
+    dmap = sc->sc_dmaa;
+    for (i = 0; i < UBS_MAX_NQUEUE; i++, dmap++) {
+        struct ubsec_q *q;
+
+        q = (struct ubsec_q *)kmalloc(sizeof(struct ubsec_q), GFP_KERNEL);
+        if (q == NULL) {
+            printf(": can't allocate queue buffers\n");
+            break;
+        }
+
+        if (ubsec_dma_malloc(sc, &dmap->d_alloc, sizeof(struct ubsec_dmachunk),0)) {
+            printf(": can't allocate dma buffers\n");
+            kfree(q);
+            break;
+        }
+        dmap->d_dma = (struct ubsec_dmachunk *)dmap->d_alloc.dma_vaddr;
+
+        q->q_dma = dmap;
+        sc->sc_queuea[i] = q;
+
+        BSD_SIMPLEQ_INSERT_TAIL(&sc->sc_freequeue, q, q_next);
+    }
+
+    /*
+     * Reset Broadcom chip
+     */
+    ubsec_reset_board(sc);
+
+    /*
+     * Init Broadcom chip
+     */
+    ubsec_init_board(sc);
+
+    /* supported crypto algorithms */
+    crypto_register(sc->sc_cid, CRYPTO_3DES_CBC, 0, 0);
+    crypto_register(sc->sc_cid, CRYPTO_DES_CBC, 0, 0);
+
+    if (sc->sc_flags & UBS_FLAGS_AES) {
+        crypto_register(sc->sc_cid, CRYPTO_AES_CBC, 0, 0);
+        printf(KERN_INFO DRV_MODULE_NAME ": DES 3DES AES128 AES192 AES256 MD5_HMAC SHA1_HMAC\n");
+    }
+    else
+        printf(KERN_INFO DRV_MODULE_NAME ": DES 3DES MD5_HMAC SHA1_HMAC\n");
+
+    crypto_register(sc->sc_cid, CRYPTO_MD5_HMAC, 0, 0);
+    crypto_register(sc->sc_cid, CRYPTO_SHA1_HMAC, 0, 0);
+
+    return 0;
+}
+
+/*
+ * UBSEC Interrupt routine
+ */
+static irqreturn_t 
+ubsec_ssb_isr(int irq, void *arg, struct pt_regs *regs) 
+{
+    struct ubsec_softc *sc = NULL;
+    volatile u_int32_t stat;
+    struct ubsec_q *q;
+    struct ubsec_dma *dmap;
+    int npkts = 0, i;
+
+#ifdef UBSEC_VERBOSE_DEBUG
+    DPRINTF("%s()\n", __FUNCTION__);
+#endif
+
+    sc = (struct ubsec_softc *)ssb_get_drvdata(arg);
+
+    stat = READ_REG(sc, BS_STAT);
+
+    stat &= sc->sc_statmask;
+    if (stat == 0)
+        return IRQ_NONE;
+
+    WRITE_REG(sc, BS_STAT, stat);       /* IACK */
+
+    /*
+     * Check to see if we have any packets waiting for us
+     */
+    if ((stat & BS_STAT_MCR1_DONE)) {
+        while (!BSD_SIMPLEQ_EMPTY(&sc->sc_qchip)) {
+            q = BSD_SIMPLEQ_FIRST(&sc->sc_qchip);
+            dmap = q->q_dma;
+
+            if ((dmap->d_dma->d_mcr.mcr_flags & htole16(UBS_MCR_DONE)) == 0)
+            {
+                DPRINTF("error while processing MCR. Flags = %x\n", dmap->d_dma->d_mcr.mcr_flags);
+                break;
+            }
+
+            BSD_SIMPLEQ_REMOVE_HEAD(&sc->sc_qchip, q_next);
+
+            npkts = q->q_nstacked_mcrs;
+            /*
+             * search for further sc_qchip ubsec_q's that share
+             * the same MCR, and complete them too, they must be
+             * at the top.
+             */
+            for (i = 0; i < npkts; i++) {
+                if(q->q_stacked_mcr[i])
+                    ubsec_callback(sc, q->q_stacked_mcr[i]);
+                else
+                    break;
+            }
+            ubsec_callback(sc, q);
+        }
+
+        /*
+         * Don't send any more packet to chip if there has been
+         * a DMAERR.
+         */
+        if (likely(!(stat & BS_STAT_DMAERR)))
+            ubsec_feed(sc);
+        else
+            DPRINTF("DMA error occurred. Stop feeding crypto chip.\n");
+    }
+
+    /*
+     * Check to see if we got any DMA Error
+     */
+    if (stat & BS_STAT_DMAERR) {
+        volatile u_int32_t a = READ_REG(sc, BS_ERR);
+
+        printf(KERN_ERR "%s: dmaerr %s@%08x\n", DRV_MODULE_NAME,
+            (a & BS_ERR_READ) ? "read" : "write", a & BS_ERR_ADDR);
+
+        ubsecstats.hst_dmaerr++;
+        ubsec_totalreset(sc);
+        ubsec_feed(sc);
+    }
+
+    return IRQ_HANDLED;
+}
+
+/*
+ * ubsec_feed() - aggregate and post requests to chip
+ *        It is assumed that the caller set splnet()
+ */
+void
+ubsec_feed(struct ubsec_softc *sc)
+{
+#ifdef UBSEC_VERBOSE_DEBUG
+    static int max;
+#endif 
+    struct ubsec_q *q, *q2;
+    int npkts, i;
+    void *v;
+    u_int32_t stat;
+
+    npkts = sc->sc_nqueue;
+    if (npkts > UBS_MAX_AGGR)
+        npkts = UBS_MAX_AGGR;
+    if (npkts < 2)
+        goto feed1;
+
+    stat = READ_REG(sc, BS_STAT);
+
+    if (stat & (BS_STAT_MCR1_FULL | BS_STAT_DMAERR)) {
+        if(stat & BS_STAT_DMAERR) {
+            ubsec_totalreset(sc);
+            ubsecstats.hst_dmaerr++;
+        }
+        return;
+    }
+
+#ifdef UBSEC_VERBOSE_DEBUG
+    DPRINTF("merging %d records\n", npkts);
+
+    /* XXX temporary aggregation statistics reporting code */
+    if (max < npkts) {
+        max = npkts;
+        DPRINTF("%s: new max aggregate %d\n", DRV_MODULE_NAME, max);
+    }
+#endif /* UBSEC_VERBOSE_DEBUG */
+
+    q = BSD_SIMPLEQ_FIRST(&sc->sc_queue);
+    BSD_SIMPLEQ_REMOVE_HEAD(&sc->sc_queue, q_next);
+    --sc->sc_nqueue;
+
+#if 0
+    /* 
+     * XXX 
+     * We use dma_map_single() - no sync required!
+     */
+
+    bus_dmamap_sync(sc->sc_dmat, q->q_src_map,
+        0, q->q_src_map->dm_mapsize, BUS_DMASYNC_PREWRITE);
+    if (q->q_dst_map != NULL)
+        bus_dmamap_sync(sc->sc_dmat, q->q_dst_map,
+            0, q->q_dst_map->dm_mapsize, BUS_DMASYNC_PREREAD);
+#endif
+
+    q->q_nstacked_mcrs = npkts - 1;     /* Number of packets stacked */
+
+    for (i = 0; i < q->q_nstacked_mcrs; i++) {
+        q2 = BSD_SIMPLEQ_FIRST(&sc->sc_queue);
+
+#if 0
+        bus_dmamap_sync(sc->sc_dmat, q2->q_src_map,
+            0, q2->q_src_map->dm_mapsize, BUS_DMASYNC_PREWRITE);
+        if (q2->q_dst_map != NULL)
+            bus_dmamap_sync(sc->sc_dmat, q2->q_dst_map,
+                0, q2->q_dst_map->dm_mapsize, BUS_DMASYNC_PREREAD);
+#endif
+        BSD_SIMPLEQ_REMOVE_HEAD(&sc->sc_queue, q_next);
+        --sc->sc_nqueue;
+
+        v = ((char *)&q2->q_dma->d_dma->d_mcr) + sizeof(struct ubsec_mcr) -
+            sizeof(struct ubsec_mcr_add);
+        bcopy(v, &q->q_dma->d_dma->d_mcradd[i], sizeof(struct ubsec_mcr_add));
+        q->q_stacked_mcr[i] = q2;
+    }
+    q->q_dma->d_dma->d_mcr.mcr_pkts = htole16(npkts);
+    BSD_SIMPLEQ_INSERT_TAIL(&sc->sc_qchip, q, q_next);
+#if 0
+    bus_dmamap_sync(sc->sc_dmat, q->q_dma->d_alloc.dma_map,
+        0, q->q_dma->d_alloc.dma_map->dm_mapsize,
+        BUS_DMASYNC_PREREAD | BUS_DMASYNC_PREWRITE);
+#endif
+    WRITE_REG(sc, BS_MCR1, q->q_dma->d_alloc.dma_paddr +
+        offsetof(struct ubsec_dmachunk, d_mcr));
+#ifdef UBSEC_VERBOSE_DEBUG
+    DPRINTF("feed (1): q->chip %p %08x %08x\n", q,
+        (u_int32_t)q->q_dma->d_alloc.dma_paddr,
+        (u_int32_t)(q->q_dma->d_alloc.dma_paddr +
+        offsetof(struct ubsec_dmachunk, d_mcr)));
+#endif /* UBSEC_DEBUG */
+    return;
+
+feed1:
+    while (!BSD_SIMPLEQ_EMPTY(&sc->sc_queue)) {
+        stat = READ_REG(sc, BS_STAT);
+
+        if (stat & (BS_STAT_MCR1_FULL | BS_STAT_DMAERR)) {
+            if(stat & BS_STAT_DMAERR) {
+                ubsec_totalreset(sc);
+                ubsecstats.hst_dmaerr++;
+            }
+            break;
+        }
+
+        q = BSD_SIMPLEQ_FIRST(&sc->sc_queue);
+
+#if 0
+        bus_dmamap_sync(sc->sc_dmat, q->q_src_map,
+            0, q->q_src_map->dm_mapsize, BUS_DMASYNC_PREWRITE);
+        if (q->q_dst_map != NULL)
+            bus_dmamap_sync(sc->sc_dmat, q->q_dst_map,
+                0, q->q_dst_map->dm_mapsize, BUS_DMASYNC_PREREAD);
+        bus_dmamap_sync(sc->sc_dmat, q->q_dma->d_alloc.dma_map,
+            0, q->q_dma->d_alloc.dma_map->dm_mapsize,
+            BUS_DMASYNC_PREREAD | BUS_DMASYNC_PREWRITE);
+#endif
+
+        WRITE_REG(sc, BS_MCR1, q->q_dma->d_alloc.dma_paddr +
+            offsetof(struct ubsec_dmachunk, d_mcr));
+#ifdef UBSEC_VERBOSE_DEBUG
+        DPRINTF("feed (2): q->chip %p %08x %08x\n", q, 
+            (u_int32_t)q->q_dma->d_alloc.dma_paddr,
+            (u_int32_t)(q->q_dma->d_alloc.dma_paddr +
+            offsetof(struct ubsec_dmachunk, d_mcr)));
+#endif /* UBSEC_DEBUG */
+        BSD_SIMPLEQ_REMOVE_HEAD(&sc->sc_queue, q_next);
+        --sc->sc_nqueue;
+        BSD_SIMPLEQ_INSERT_TAIL(&sc->sc_qchip, q, q_next);
+    }
+}
+
+/*
+ * Allocate a new 'session' and return an encoded session id.  'sidp'
+ * contains our registration id, and should contain an encoded session
+ * id on successful allocation.
+ */
+static int
+ubsec_newsession(device_t dev, u_int32_t *sidp, struct cryptoini *cri)
+{
+    struct cryptoini *c, *encini = NULL, *macini = NULL;
+    struct ubsec_softc *sc = NULL;
+    struct ubsec_session *ses = NULL;
+    int sesn, i;
+
+#ifdef UBSEC_DEBUG
+    DPRINTF("%s()\n", __FUNCTION__);
+#endif
+
+    if (sidp == NULL || cri == NULL)
+        return (EINVAL);
+
+    sc = device_get_softc(dev);
+
+    if (sc == NULL)
+        return (EINVAL);
+
+    for (c = cri; c != NULL; c = c->cri_next) {
+        if (c->cri_alg == CRYPTO_MD5_HMAC ||
+            c->cri_alg == CRYPTO_SHA1_HMAC) {
+            if (macini)
+                return (EINVAL);
+            macini = c;
+        } else if (c->cri_alg == CRYPTO_DES_CBC ||
+            c->cri_alg == CRYPTO_3DES_CBC ||
+            c->cri_alg == CRYPTO_AES_CBC) {
+            if (encini)
+                return (EINVAL);
+            encini = c;
+        } else
+            return (EINVAL);
+    }
+    if (encini == NULL && macini == NULL)
+        return (EINVAL);
+
+    if (sc->sc_sessions == NULL) {
+        ses = sc->sc_sessions = (struct ubsec_session *)kmalloc(
+            sizeof(struct ubsec_session), SLAB_ATOMIC);
+        if (ses == NULL)
+            return (ENOMEM);
+        memset(ses, 0, sizeof(struct ubsec_session));
+        sesn = 0;
+        sc->sc_nsessions = 1;
+    } else {
+        for (sesn = 0; sesn < sc->sc_nsessions; sesn++) {
+            if (sc->sc_sessions[sesn].ses_used == 0) {
+                ses = &sc->sc_sessions[sesn];
+                break;
+            }
+        }
+
+        if (ses == NULL) {
+            sesn = sc->sc_nsessions;
+            ses = (struct ubsec_session *)kmalloc((sesn + 1) *
+                sizeof(struct ubsec_session), SLAB_ATOMIC);
+            if (ses == NULL)
+                return (ENOMEM);
+            memset(ses, 0, (sesn + 1) * sizeof(struct ubsec_session));
+            bcopy(sc->sc_sessions, ses, sesn *
+                sizeof(struct ubsec_session));
+            bzero(sc->sc_sessions, sesn *
+                sizeof(struct ubsec_session));
+            kfree(sc->sc_sessions);
+            sc->sc_sessions = ses;
+            ses = &sc->sc_sessions[sesn];
+            sc->sc_nsessions++;
+        }
+    }
+
+    bzero(ses, sizeof(struct ubsec_session));
+    ses->ses_used = 1;
+    if (encini) {
+        /* get an IV */
+        /* XXX may read fewer than requested */
+        read_random(ses->ses_iv, sizeof(ses->ses_iv));
+
+        /* Go ahead and compute key in ubsec's byte order */
+        if (encini->cri_alg == CRYPTO_DES_CBC) {
+            /* DES uses the same key three times:
+             * 1st encrypt -> 2nd decrypt -> 3nd encrypt */
+            bcopy(encini->cri_key, &ses->ses_key[0], 8);
+            bcopy(encini->cri_key, &ses->ses_key[2], 8);
+            bcopy(encini->cri_key, &ses->ses_key[4], 8);
+            ses->ses_keysize = 192; /* Fake! Actually its only 64bits .. 
+                                       oh no it is even less: 54bits. */
+        } else if(encini->cri_alg == CRYPTO_3DES_CBC) {
+            bcopy(encini->cri_key, ses->ses_key, 24);
+            ses->ses_keysize = 192;
+        } else if(encini->cri_alg == CRYPTO_AES_CBC) {
+            ses->ses_keysize = encini->cri_klen;
+
+            if (ses->ses_keysize != 128 &&
+                ses->ses_keysize != 192 &&
+                ses->ses_keysize != 256)
+            {
+                DPRINTF("unsupported AES key size: %d\n", ses->ses_keysize);
+                return (EINVAL);
+            }
+            bcopy(encini->cri_key, ses->ses_key, (ses->ses_keysize / 8));
+        }
+
+        /* Hardware requires the keys in little endian byte order */
+        for (i=0; i < (ses->ses_keysize / 32); i++)
+            SWAP32(ses->ses_key[i]);
+    }
+
+    if (macini) {
+        ses->ses_mlen = macini->cri_mlen;
+
+        if (ses->ses_mlen == 0 ||
+            ses->ses_mlen > SHA1_HASH_LEN) {
+
+            if (macini->cri_alg == CRYPTO_MD5_HMAC ||
+                macini->cri_alg == CRYPTO_SHA1_HMAC)
+            {
+                ses->ses_mlen = DEFAULT_HMAC_LEN;
+            } else
+            {
+                /*
+                 * Reserved for future usage. MD5/SHA1 calculations have
+                 * different hash sizes.
+                 */
+                printk(KERN_ERR DRV_MODULE_NAME ": unsupported hash operation with mac/hash len: %d\n", ses->ses_mlen);
+                return (EINVAL);
+            }
+            
+        }
+
+        if (macini->cri_key != NULL) {
+            ubsec_setup_mackey(ses, macini->cri_alg, macini->cri_key,
+                macini->cri_klen / 8);
+        }
+    }
+
+    *sidp = UBSEC_SID(device_get_unit(sc->sc_dev), sesn);
+    return (0);
+}
+
+/*
+ * Deallocate a session.
+ */
+static int
+ubsec_freesession(device_t dev, u_int64_t tid)
+{
+    struct ubsec_softc *sc = device_get_softc(dev);
+    int session;
+    u_int32_t sid = ((u_int32_t)tid) & 0xffffffff;
+
+#ifdef UBSEC_DEBUG
+    DPRINTF("%s()\n", __FUNCTION__);
+#endif
+
+    if (sc == NULL)
+        return (EINVAL);
+
+    session = UBSEC_SESSION(sid);
+    if (session < sc->sc_nsessions) {
+        bzero(&sc->sc_sessions[session], sizeof(sc->sc_sessions[session]));
+        return (0);
+    } else
+        return (EINVAL);
+}
+
+static int
+ubsec_process(device_t dev, struct cryptop *crp, int hint)
+{
+    struct ubsec_q *q = NULL;
+    int err = 0, i, j, nicealign;
+    struct ubsec_softc *sc = device_get_softc(dev);
+    struct cryptodesc *crd1, *crd2, *maccrd, *enccrd;
+    int encoffset = 0, macoffset = 0, cpskip, cpoffset;
+    int sskip, dskip, stheend, dtheend, ivsize = 8;
+    int16_t coffset;
+    struct ubsec_session *ses;
+    struct ubsec_generic_ctx ctx;
+    struct ubsec_dma *dmap = NULL;
+    unsigned long flags;
+
+#ifdef UBSEC_DEBUG
+    DPRINTF("%s()\n", __FUNCTION__);
+#endif
+
+    if (unlikely(crp == NULL || crp->crp_callback == NULL)) {
+        ubsecstats.hst_invalid++;
+        return (EINVAL);
+    }
+
+    if (unlikely(sc == NULL))
+        return (EINVAL);
+
+#ifdef UBSEC_VERBOSE_DEBUG
+    DPRINTF("spin_lock_irqsave\n");
+#endif
+    spin_lock_irqsave(&sc->sc_ringmtx, flags);
+    //spin_lock_irq(&sc->sc_ringmtx);
+
+    if (BSD_SIMPLEQ_EMPTY(&sc->sc_freequeue)) {
+        ubsecstats.hst_queuefull++;
+#ifdef UBSEC_VERBOSE_DEBUG
+        DPRINTF("spin_unlock_irqrestore\n");
+#endif
+        spin_unlock_irqrestore(&sc->sc_ringmtx, flags);
+        //spin_unlock_irq(&sc->sc_ringmtx);
+        err = ENOMEM;
+        goto errout2;
+    }
+
+    q = BSD_SIMPLEQ_FIRST(&sc->sc_freequeue);
+    BSD_SIMPLEQ_REMOVE_HEAD(&sc->sc_freequeue, q_next);
+#ifdef UBSEC_VERBOSE_DEBUG
+    DPRINTF("spin_unlock_irqrestore\n");
+#endif
+    spin_unlock_irqrestore(&sc->sc_ringmtx, flags);
+    //spin_unlock_irq(&sc->sc_ringmtx);
+
+    dmap = q->q_dma; /* Save dma pointer */
+    bzero(q, sizeof(struct ubsec_q));
+    bzero(&ctx, sizeof(ctx));
+
+    q->q_sesn = UBSEC_SESSION(crp->crp_sid);
+    q->q_dma = dmap;
+    ses = &sc->sc_sessions[q->q_sesn];
+
+    if (crp->crp_flags & CRYPTO_F_SKBUF) {
+        q->q_src_m = (struct sk_buff *)crp->crp_buf;
+        q->q_dst_m = (struct sk_buff *)crp->crp_buf;
+    } else if (crp->crp_flags & CRYPTO_F_IOV) {
+        q->q_src_io = (struct uio *)crp->crp_buf;
+        q->q_dst_io = (struct uio *)crp->crp_buf;
+    } else {
+        err = EINVAL;
+        goto errout;    /* XXX we don't handle contiguous blocks! */
+    }
+
+    bzero(&dmap->d_dma->d_mcr, sizeof(struct ubsec_mcr));
+
+    dmap->d_dma->d_mcr.mcr_pkts = htole16(1);
+    dmap->d_dma->d_mcr.mcr_flags = 0;
+    q->q_crp = crp;
+
+    crd1 = crp->crp_desc;
+    if (crd1 == NULL) {
+        err = EINVAL;
+        goto errout;
+    }
+    crd2 = crd1->crd_next;
+
+    if (crd2 == NULL) {
+        if (crd1->crd_alg == CRYPTO_MD5_HMAC ||
+            crd1->crd_alg == CRYPTO_SHA1_HMAC) {
+            maccrd = crd1;
+            enccrd = NULL;
+        } else if (crd1->crd_alg == CRYPTO_DES_CBC ||
+            crd1->crd_alg == CRYPTO_3DES_CBC || 
+            crd1->crd_alg == CRYPTO_AES_CBC) {
+            maccrd = NULL;
+            enccrd = crd1;
+        } else {
+            err = EINVAL;
+            goto errout;
+        }
+    } else {
+        if ((crd1->crd_alg == CRYPTO_MD5_HMAC ||
+            crd1->crd_alg == CRYPTO_SHA1_HMAC) &&
+            (crd2->crd_alg == CRYPTO_DES_CBC ||
+            crd2->crd_alg == CRYPTO_3DES_CBC ||
+            crd2->crd_alg == CRYPTO_AES_CBC) &&
+            ((crd2->crd_flags & CRD_F_ENCRYPT) == 0)) {
+            maccrd = crd1;
+            enccrd = crd2;
+        } else if ((crd1->crd_alg == CRYPTO_DES_CBC ||
+            crd1->crd_alg == CRYPTO_3DES_CBC ||
+            crd1->crd_alg == CRYPTO_AES_CBC) &&
+            (crd2->crd_alg == CRYPTO_MD5_HMAC ||
+            crd2->crd_alg == CRYPTO_SHA1_HMAC) &&
+            (crd1->crd_flags & CRD_F_ENCRYPT)) {
+            enccrd = crd1;
+            maccrd = crd2;
+        } else {
+            /*
+             * We cannot order the ubsec as requested
+             */
+            printk(KERN_ERR DRV_MODULE_NAME ": got wrong algorithm/signature order.\n");
+            err = EINVAL;
+            goto errout;
+        }
+    }
+
+    /* Encryption/Decryption requested */
+    if (enccrd) {
+        encoffset = enccrd->crd_skip;
+
+        if (enccrd->crd_alg == CRYPTO_DES_CBC ||
+            enccrd->crd_alg == CRYPTO_3DES_CBC)
+        {
+            ctx.pc_flags |= htole16(UBS_PKTCTX_ENC_3DES);
+            ctx.pc_type = htole16(UBS_PKTCTX_TYPE_IPSEC_DES);
+            ivsize = 8;     /* [3]DES uses 64bit IVs */
+        } else {
+            ctx.pc_flags |= htole16(UBS_PKTCTX_ENC_AES);
+            ctx.pc_type = htole16(UBS_PKTCTX_TYPE_IPSEC_AES);
+            ivsize = 16;    /* AES uses 128bit IVs / [3]DES 64bit IVs */
+
+            switch(ses->ses_keysize)
+            {
+                case 128:
+                    ctx.pc_flags |= htole16(UBS_PKTCTX_AES128);
+                    break;
+                case 192:
+                    ctx.pc_flags |= htole16(UBS_PKTCTX_AES192);
+                    break;
+                case 256:
+                    ctx.pc_flags |= htole16(UBS_PKTCTX_AES256);
+                    break;
+                default:
+                    DPRINTF("invalid AES key size: %d\n", ses->ses_keysize);
+                    err = EINVAL;
+                    goto errout;
+            }
+        }
+
+        if (enccrd->crd_flags & CRD_F_ENCRYPT) {
+            /* Direction: Outbound */
+
+            q->q_flags |= UBSEC_QFLAGS_COPYOUTIV;
+
+            if (enccrd->crd_flags & CRD_F_IV_EXPLICIT) {
+                bcopy(enccrd->crd_iv, ctx.pc_iv, ivsize);
+            } else {
+                for(i=0; i < (ivsize / 4); i++)
+                    ctx.pc_iv[i] = ses->ses_iv[i];
+            }
+
+            /* If there is no IV in the buffer -> copy it here */
+            if ((enccrd->crd_flags & CRD_F_IV_PRESENT) == 0) {
+                if (crp->crp_flags & CRYPTO_F_SKBUF)
+                    /*
+                    m_copyback(q->q_src_m,
+                        enccrd->crd_inject,
+                        8, ctx.pc_iv);
+                    */
+                    crypto_copyback(crp->crp_flags, (caddr_t)q->q_src_m,
+                        enccrd->crd_inject, ivsize, (caddr_t)ctx.pc_iv);
+                else if (crp->crp_flags & CRYPTO_F_IOV)
+                    /*
+                    cuio_copyback(q->q_src_io,
+                        enccrd->crd_inject,
+                        8, ctx.pc_iv);
+                    */
+                    crypto_copyback(crp->crp_flags, (caddr_t)q->q_src_io,
+                        enccrd->crd_inject, ivsize, (caddr_t)ctx.pc_iv);
+            }
+        } else {
+            /* Direction: Inbound */
+
+            ctx.pc_flags |= htole16(UBS_PKTCTX_INBOUND);
+
+            if (enccrd->crd_flags & CRD_F_IV_EXPLICIT)
+                bcopy(enccrd->crd_iv, ctx.pc_iv, ivsize);
+            else if (crp->crp_flags & CRYPTO_F_SKBUF)
+                /*
+                m_copydata(q->q_src_m, enccrd->crd_inject,
+                    8, (caddr_t)ctx.pc_iv);
+                */
+                crypto_copydata(crp->crp_flags, (caddr_t)q->q_src_m,
+                    enccrd->crd_inject, ivsize,
+                    (caddr_t)ctx.pc_iv);
+            else if (crp->crp_flags & CRYPTO_F_IOV)
+                /*
+                cuio_copydata(q->q_src_io,
+                    enccrd->crd_inject, 8,
+                    (caddr_t)ctx.pc_iv);
+                */
+                crypto_copydata(crp->crp_flags, (caddr_t)q->q_src_io,
+                    enccrd->crd_inject, ivsize,
+                    (caddr_t)ctx.pc_iv);
+
+        }
+
+        /* Even though key & IV sizes differ from cipher to cipher
+         * copy / swap the full array lengths. Let the compiler unroll
+         * the loop to increase the cpu pipeline performance... */
+        for(i=0; i < 8; i++)
+            ctx.pc_key[i] = ses->ses_key[i];
+        for(i=0; i < 4; i++)
+            SWAP32(ctx.pc_iv[i]);
+    }
+
+    /* Authentication requested */
+    if (maccrd) {
+        macoffset = maccrd->crd_skip;
+
+        if (maccrd->crd_alg == CRYPTO_MD5_HMAC)
+            ctx.pc_flags |= htole16(UBS_PKTCTX_AUTH_MD5);
+        else
+            ctx.pc_flags |= htole16(UBS_PKTCTX_AUTH_SHA1);
+
+        for (i = 0; i < 5; i++) {
+            ctx.pc_hminner[i] = ses->ses_hminner[i];
+            ctx.pc_hmouter[i] = ses->ses_hmouter[i];
+
+            HTOLE32(ctx.pc_hminner[i]);
+            HTOLE32(ctx.pc_hmouter[i]);
+        }
+    }
+
+    if (enccrd && maccrd) {
+        /*
+         * ubsec cannot handle packets where the end of encryption
+         * and authentication are not the same, or where the
+         * encrypted part begins before the authenticated part.
+         */
+        if (((encoffset + enccrd->crd_len) !=
+            (macoffset + maccrd->crd_len)) ||
+            (enccrd->crd_skip < maccrd->crd_skip)) {
+            err = EINVAL;
+            goto errout;
+        }
+        sskip = maccrd->crd_skip;
+        cpskip = dskip = enccrd->crd_skip;
+        stheend = maccrd->crd_len;
+        dtheend = enccrd->crd_len;
+        coffset = enccrd->crd_skip - maccrd->crd_skip;
+        cpoffset = cpskip + dtheend;
+#ifdef UBSEC_DEBUG
+        DPRINTF("mac: skip %d, len %d, inject %d\n",
+            maccrd->crd_skip, maccrd->crd_len, maccrd->crd_inject);
+        DPRINTF("enc: skip %d, len %d, inject %d\n",
+            enccrd->crd_skip, enccrd->crd_len, enccrd->crd_inject);
+        DPRINTF("src: skip %d, len %d\n", sskip, stheend);
+        DPRINTF("dst: skip %d, len %d\n", dskip, dtheend);
+        DPRINTF("ubs: coffset %d, pktlen %d, cpskip %d, cpoffset %d\n",
+            coffset, stheend, cpskip, cpoffset);
+#endif
+    } else {
+        cpskip = dskip = sskip = macoffset + encoffset;
+        dtheend = stheend = (enccrd)?enccrd->crd_len:maccrd->crd_len;
+        cpoffset = cpskip + dtheend;
+        coffset = 0;
+    }
+    ctx.pc_offset = htole16(coffset >> 2);
+
+#if 0
+    if (bus_dmamap_create(sc->sc_dmat, 0xfff0, UBS_MAX_SCATTER,
+        0xfff0, 0, BUS_DMA_NOWAIT, &q->q_src_map) != 0) {
+        err = ENOMEM;
+        goto errout;
+    }
+#endif
+
+    if (crp->crp_flags & CRYPTO_F_SKBUF) {
+#if 0
+        if (bus_dmamap_load_mbuf(sc->sc_dmat, q->q_src_map,
+            q->q_src_m, BUS_DMA_NOWAIT) != 0) {
+            bus_dmamap_destroy(sc->sc_dmat, q->q_src_map);
+            q->q_src_map = NULL;
+            err = ENOMEM;
+            goto errout;
+        }
+#endif
+        err = dma_map_skb(sc, q->q_src_map, q->q_src_m, &q->q_src_len);
+        if (unlikely(err != 0))
+            goto errout;
+
+    } else if (crp->crp_flags & CRYPTO_F_IOV) {
+#if 0
+        if (bus_dmamap_load_uio(sc->sc_dmat, q->q_src_map,
+            q->q_src_io, BUS_DMA_NOWAIT) != 0) {
+            bus_dmamap_destroy(sc->sc_dmat, q->q_src_map);
+            q->q_src_map = NULL;
+            err = ENOMEM;
+            goto errout;
+        }
+#endif
+        err = dma_map_uio(sc, q->q_src_map, q->q_src_io, &q->q_src_len);
+        if (unlikely(err != 0))
+           goto errout;
+    }
+
+    /* 
+     * Check alignment 
+     */
+    nicealign = ubsec_dmamap_aligned(sc, q->q_src_map, q->q_src_len);
+
+    dmap->d_dma->d_mcr.mcr_pktlen = htole16(stheend);
+
+#ifdef UBSEC_DEBUG
+    DPRINTF("src skip: %d\n", sskip);
+#endif
+    for (i = j = 0; i < q->q_src_len; i++) {
+        struct ubsec_pktbuf *pb;
+        size_t packl = q->q_src_map[i].dma_size;
+        dma_addr_t packp = q->q_src_map[i].dma_paddr;
+
+        if (sskip >= packl) {
+            sskip -= packl;
+            continue;
+        }
+
+        packl -= sskip;
+        packp += sskip;
+        sskip = 0;
+
+        /* maximum fragment size is 0xfffc */
+        if (packl > 0xfffc) {
+            DPRINTF("Error: fragment size is bigger than 0xfffc.\n");
+            err = EIO;
+            goto errout;
+        }
+
+        if (j == 0)
+            pb = &dmap->d_dma->d_mcr.mcr_ipktbuf;
+        else
+            pb = &dmap->d_dma->d_sbuf[j - 1];
+
+        pb->pb_addr = htole32(packp);
+
+        if (stheend) {
+            if (packl > stheend) {
+                pb->pb_len = htole32(stheend);
+                stheend = 0;
+            } else {
+                pb->pb_len = htole32(packl);
+                stheend -= packl;
+            }
+        } else
+            pb->pb_len = htole32(packl);
+
+        if ((i + 1) == q->q_src_len)
+            pb->pb_next = 0;
+        else
+            pb->pb_next = htole32(dmap->d_alloc.dma_paddr +
+                offsetof(struct ubsec_dmachunk, d_sbuf[j]));
+        j++;
+    }
+
+    if (enccrd == NULL && maccrd != NULL) {
+        /* Authentication only */
+        dmap->d_dma->d_mcr.mcr_opktbuf.pb_addr = 0;
+        dmap->d_dma->d_mcr.mcr_opktbuf.pb_len = 0;
+        dmap->d_dma->d_mcr.mcr_opktbuf.pb_next =
+            htole32(dmap->d_alloc.dma_paddr +
+            offsetof(struct ubsec_dmachunk, d_macbuf[0]));
+#ifdef UBSEC_DEBUG
+        DPRINTF("opkt: %x %x %x\n",
+            dmap->d_dma->d_mcr.mcr_opktbuf.pb_addr,
+            dmap->d_dma->d_mcr.mcr_opktbuf.pb_len,
+            dmap->d_dma->d_mcr.mcr_opktbuf.pb_next);
+#endif
+    } else {
+        if (crp->crp_flags & CRYPTO_F_IOV) {
+            if (!nicealign) {
+                err = EINVAL;
+                goto errout;
+            }
+#if 0
+            if (bus_dmamap_create(sc->sc_dmat, 0xfff0,
+                UBS_MAX_SCATTER, 0xfff0, 0, BUS_DMA_NOWAIT,
+                &q->q_dst_map) != 0) {
+                err = ENOMEM;
+                goto errout;
+            }
+            if (bus_dmamap_load_uio(sc->sc_dmat, q->q_dst_map,
+                q->q_dst_io, BUS_DMA_NOWAIT) != 0) {
+                bus_dmamap_destroy(sc->sc_dmat, q->q_dst_map);
+                q->q_dst_map = NULL;
+                goto errout;
+            }
+#endif
+
+            /* HW shall copy the result into the source memory */
+            for(i = 0; i < q->q_src_len; i++)
+                q->q_dst_map[i] = q->q_src_map[i];
+
+            q->q_dst_len = q->q_src_len;
+            q->q_has_dst = 0;
+
+        } else if (crp->crp_flags & CRYPTO_F_SKBUF) {
+            if (nicealign) {
+
+                /* HW shall copy the result into the source memory */
+                q->q_dst_m = q->q_src_m;
+                for(i = 0; i < q->q_src_len; i++)
+                    q->q_dst_map[i] = q->q_src_map[i];
+
+                q->q_dst_len = q->q_src_len;
+                q->q_has_dst = 0;
+
+            } else {
+#ifdef NOTYET
+                int totlen, len;
+                struct sk_buff *m, *top, **mp;
+
+                totlen = q->q_src_map->dm_mapsize;
+                if (q->q_src_m->m_flags & M_PKTHDR) {
+                    len = MHLEN;
+                    MGETHDR(m, M_DONTWAIT, MT_DATA);
+                } else {
+                    len = MLEN;
+                    MGET(m, M_DONTWAIT, MT_DATA);
+                }
+                if (m == NULL) {
+                    err = ENOMEM;
+                    goto errout;
+                }
+                if (len == MHLEN)
+                    M_DUP_PKTHDR(m, q->q_src_m);
+                if (totlen >= MINCLSIZE) {
+                    MCLGET(m, M_DONTWAIT);
+                    if (m->m_flags & M_EXT)
+                        len = MCLBYTES;
+                }
+                m->m_len = len;
+                top = NULL;
+                mp = &top;
+
+                while (totlen > 0) {
+                    if (top) {
+                        MGET(m, M_DONTWAIT, MT_DATA);
+                        if (m == NULL) {
+                            m_freem(top);
+                            err = ENOMEM;
+                            goto errout;
+                        }
+                        len = MLEN;
+                    }
+                    if (top && totlen >= MINCLSIZE) {
+                        MCLGET(m, M_DONTWAIT);
+                        if (m->m_flags & M_EXT)
+                            len = MCLBYTES;
+                    }
+                    m->m_len = len = min(totlen, len);
+                    totlen -= len;
+                    *mp = m;
+                    mp = &m->m_next;
+                }
+                q->q_dst_m = top;
+                ubsec_mcopy(q->q_src_m, q->q_dst_m,
+                    cpskip, cpoffset);
+                if (bus_dmamap_create(sc->sc_dmat, 0xfff0,
+                    UBS_MAX_SCATTER, 0xfff0, 0, BUS_DMA_NOWAIT,
+                    &q->q_dst_map) != 0) {
+                    err = ENOMEM;
+                    goto errout;
+                }
+                if (bus_dmamap_load_mbuf(sc->sc_dmat,
+                    q->q_dst_map, q->q_dst_m,
+                    BUS_DMA_NOWAIT) != 0) {
+                    bus_dmamap_destroy(sc->sc_dmat,
+                    q->q_dst_map);
+                    q->q_dst_map = NULL;
+                    err = ENOMEM;
+                    goto errout;
+                }
+#else
+                device_printf(sc->sc_dev,
+                    "%s,%d: CRYPTO_F_SKBUF unaligned not implemented\n",
+                    __FILE__, __LINE__);
+                err = EINVAL;
+                goto errout;
+#endif
+            }
+        } else {
+            err = EINVAL;
+            goto errout;
+        }
+
+#ifdef UBSEC_DEBUG
+        DPRINTF("dst skip: %d\n", dskip);
+#endif
+        for (i = j = 0; i < q->q_dst_len; i++) {
+            struct ubsec_pktbuf *pb;
+            size_t packl = q->q_dst_map[i].dma_size;
+            dma_addr_t packp = q->q_dst_map[i].dma_paddr;
+
+            if (dskip >= packl) {
+                dskip -= packl;
+                continue;
+            }
+
+            packl -= dskip;
+            packp += dskip;
+            dskip = 0;
+
+            if (packl > 0xfffc) {
+                DPRINTF("Error: fragment size is bigger than 0xfffc.\n");
+                err = EIO;
+                goto errout;
+            }
+
+            if (j == 0)
+                pb = &dmap->d_dma->d_mcr.mcr_opktbuf;
+            else
+                pb = &dmap->d_dma->d_dbuf[j - 1];
+
+            pb->pb_addr = htole32(packp);
+
+            if (dtheend) {
+                if (packl > dtheend) {
+                    pb->pb_len = htole32(dtheend);
+                    dtheend = 0;
+                } else {
+                    pb->pb_len = htole32(packl);
+                    dtheend -= packl;
+                }
+            } else
+                pb->pb_len = htole32(packl);
+
+            if ((i + 1) == q->q_dst_len) {
+                if (maccrd)
+                    /* Authentication:
+                     * The last fragment of the output buffer 
+                     * contains the HMAC. */
+                    pb->pb_next = htole32(dmap->d_alloc.dma_paddr +
+                        offsetof(struct ubsec_dmachunk, d_macbuf[0]));
+                else
+                    pb->pb_next = 0;
+            } else
+                pb->pb_next = htole32(dmap->d_alloc.dma_paddr +
+                    offsetof(struct ubsec_dmachunk, d_dbuf[j]));
+            j++;
+        }
+    }
+
+    dmap->d_dma->d_mcr.mcr_cmdctxp = htole32(dmap->d_alloc.dma_paddr +
+        offsetof(struct ubsec_dmachunk, d_ctx));
+
+    if (sc->sc_flags & UBS_FLAGS_LONGCTX) {
+        /* new Broadcom cards with dynamic long command context structure */
+
+        if (enccrd != NULL &&
+            enccrd->crd_alg == CRYPTO_AES_CBC)
+        {
+            struct ubsec_pktctx_aes128 *ctxaes128;    
+            struct ubsec_pktctx_aes192 *ctxaes192;    
+            struct ubsec_pktctx_aes256 *ctxaes256;    
+
+            switch(ses->ses_keysize)
+            {
+                /* AES 128bit */
+                case 128:
+                ctxaes128 = (struct ubsec_pktctx_aes128 *)
+                    (dmap->d_alloc.dma_vaddr + 
+                    offsetof(struct ubsec_dmachunk, d_ctx));
+
+                ctxaes128->pc_len = htole16(sizeof(struct ubsec_pktctx_aes128));
+                ctxaes128->pc_type = ctx.pc_type;
+                ctxaes128->pc_flags = ctx.pc_flags;
+                ctxaes128->pc_offset = ctx.pc_offset;
+                for (i = 0; i < 4; i++)
+                    ctxaes128->pc_aeskey[i] = ctx.pc_key[i];
+                for (i = 0; i < 5; i++)
+                    ctxaes128->pc_hminner[i] = ctx.pc_hminner[i];
+                for (i = 0; i < 5; i++)
+                    ctxaes128->pc_hmouter[i] = ctx.pc_hmouter[i];
+                for (i = 0; i < 4; i++)
+                    ctxaes128->pc_iv[i] = ctx.pc_iv[i];
+                break;
+
+                /* AES 192bit */
+                case 192:
+                ctxaes192 = (struct ubsec_pktctx_aes192 *)
+                    (dmap->d_alloc.dma_vaddr + 
+                    offsetof(struct ubsec_dmachunk, d_ctx));
+
+                ctxaes192->pc_len = htole16(sizeof(struct ubsec_pktctx_aes192));
+                ctxaes192->pc_type = ctx.pc_type;
+                ctxaes192->pc_flags = ctx.pc_flags;
+                ctxaes192->pc_offset = ctx.pc_offset;
+                for (i = 0; i < 6; i++)
+                    ctxaes192->pc_aeskey[i] = ctx.pc_key[i];
+                for (i = 0; i < 5; i++)
+                    ctxaes192->pc_hminner[i] = ctx.pc_hminner[i];
+                for (i = 0; i < 5; i++)
+                    ctxaes192->pc_hmouter[i] = ctx.pc_hmouter[i];
+                for (i = 0; i < 4; i++)
+                    ctxaes192->pc_iv[i] = ctx.pc_iv[i];
+                break;
+
+                /* AES 256bit */
+                case 256:
+                ctxaes256 = (struct ubsec_pktctx_aes256 *)
+                    (dmap->d_alloc.dma_vaddr + 
+                    offsetof(struct ubsec_dmachunk, d_ctx));
+
+                ctxaes256->pc_len = htole16(sizeof(struct ubsec_pktctx_aes256));
+                ctxaes256->pc_type = ctx.pc_type;
+                ctxaes256->pc_flags = ctx.pc_flags;
+                ctxaes256->pc_offset = ctx.pc_offset;
+                for (i = 0; i < 8; i++)
+                    ctxaes256->pc_aeskey[i] = ctx.pc_key[i];
+                for (i = 0; i < 5; i++)
+                    ctxaes256->pc_hminner[i] = ctx.pc_hminner[i];
+                for (i = 0; i < 5; i++)
+                    ctxaes256->pc_hmouter[i] = ctx.pc_hmouter[i];
+                for (i = 0; i < 4; i++)
+                    ctxaes256->pc_iv[i] = ctx.pc_iv[i];
+                break;
+
+            }
+        } else {
+            /* 
+             * [3]DES / MD5_HMAC / SHA1_HMAC
+             *
+             * MD5_HMAC / SHA1_HMAC can use the IPSEC 3DES operation without
+             * encryption.
+             */
+            struct ubsec_pktctx_des *ctxdes;
+
+            ctxdes = (struct ubsec_pktctx_des *)(dmap->d_alloc.dma_vaddr +
+                offsetof(struct ubsec_dmachunk, d_ctx));
+            
+            ctxdes->pc_len = htole16(sizeof(struct ubsec_pktctx_des));
+            ctxdes->pc_type = ctx.pc_type;
+            ctxdes->pc_flags = ctx.pc_flags;
+            ctxdes->pc_offset = ctx.pc_offset;
+            for (i = 0; i < 6; i++)
+                ctxdes->pc_deskey[i] = ctx.pc_key[i];
+            for (i = 0; i < 5; i++)
+                ctxdes->pc_hminner[i] = ctx.pc_hminner[i];
+            for (i = 0; i < 5; i++)
+                ctxdes->pc_hmouter[i] = ctx.pc_hmouter[i];   
+            ctxdes->pc_iv[0] = ctx.pc_iv[0];
+            ctxdes->pc_iv[1] = ctx.pc_iv[1];
+        }
+    } else
+    {
+        /* old Broadcom card with fixed small command context structure */
+
+        /*
+         * [3]DES / MD5_HMAC / SHA1_HMAC
+         */
+        struct ubsec_pktctx *ctxs;
+
+        ctxs = (struct ubsec_pktctx *)(dmap->d_alloc.dma_vaddr +
+                    offsetof(struct ubsec_dmachunk, d_ctx));
+ 
+        /* transform generic context into small context */
+        for (i = 0; i < 6; i++)
+            ctxs->pc_deskey[i] = ctx.pc_key[i];
+        for (i = 0; i < 5; i++)
+            ctxs->pc_hminner[i] = ctx.pc_hminner[i];
+        for (i = 0; i < 5; i++)
+            ctxs->pc_hmouter[i] = ctx.pc_hmouter[i];
+        ctxs->pc_iv[0] = ctx.pc_iv[0];
+        ctxs->pc_iv[1] = ctx.pc_iv[1];
+        ctxs->pc_flags = ctx.pc_flags;
+        ctxs->pc_offset = ctx.pc_offset;
+    }
+
+#ifdef UBSEC_VERBOSE_DEBUG
+    DPRINTF("spin_lock_irqsave\n");
+#endif
+    spin_lock_irqsave(&sc->sc_ringmtx, flags);
+    //spin_lock_irq(&sc->sc_ringmtx);
+
+    BSD_SIMPLEQ_INSERT_TAIL(&sc->sc_queue, q, q_next);
+    sc->sc_nqueue++;
+    ubsecstats.hst_ipackets++;
+    ubsecstats.hst_ibytes += stheend;
+    ubsec_feed(sc);
+
+#ifdef UBSEC_VERBOSE_DEBUG
+    DPRINTF("spin_unlock_irqrestore\n");
+#endif
+    spin_unlock_irqrestore(&sc->sc_ringmtx, flags);
+    //spin_unlock_irq(&sc->sc_ringmtx);
+    
+    return (0);
+
+errout:
+    if (q != NULL) {
+#ifdef NOTYET
+        if ((q->q_dst_m != NULL) && (q->q_src_m != q->q_dst_m))
+            m_freem(q->q_dst_m);
+#endif
+
+        if ((q->q_has_dst == 1) && q->q_dst_len > 0) {
+#if 0
+            bus_dmamap_unload(sc->sc_dmat, q->q_dst_map);
+            bus_dmamap_destroy(sc->sc_dmat, q->q_dst_map);
+#endif
+            dma_unmap(sc, q->q_dst_map, q->q_dst_len);
+        }
+        if (q->q_src_len > 0) {
+#if 0
+            bus_dmamap_unload(sc->sc_dmat, q->q_src_map);
+            bus_dmamap_destroy(sc->sc_dmat, q->q_src_map);
+#endif
+            dma_unmap(sc, q->q_src_map, q->q_src_len);
+        }
+
+#ifdef UBSEC_VERBOSE_DEBUG
+        DPRINTF("spin_lock_irqsave\n");
+#endif
+        spin_lock_irqsave(&sc->sc_ringmtx, flags);
+        //spin_lock_irq(&sc->sc_ringmtx);
+
+        BSD_SIMPLEQ_INSERT_TAIL(&sc->sc_freequeue, q, q_next);
+
+#ifdef UBSEC_VERBOSE_DEBUG
+       DPRINTF("spin_unlock_irqrestore\n");
+#endif
+        spin_unlock_irqrestore(&sc->sc_ringmtx, flags);
+        //spin_unlock_irq(&sc->sc_ringmtx);
+
+    }
+    if (err == EINVAL)
+        ubsecstats.hst_invalid++;
+    else
+        ubsecstats.hst_nomem++;
+errout2:
+    crp->crp_etype = err;
+    crypto_done(crp);
+
+#ifdef UBSEC_DEBUG
+    DPRINTF("%s() err = %x\n", __FUNCTION__, err);
+#endif
+
+    return (0);
+}
+
+void
+ubsec_callback(struct ubsec_softc *sc, struct ubsec_q *q)
+{
+    struct cryptop *crp = (struct cryptop *)q->q_crp;
+    struct cryptodesc *crd;
+    struct ubsec_dma *dmap = q->q_dma;
+    int ivsize = 8;
+
+#ifdef UBSEC_DEBUG
+    DPRINTF("%s()\n", __FUNCTION__);
+#endif
+
+    ubsecstats.hst_opackets++;
+    ubsecstats.hst_obytes += dmap->d_alloc.dma_size;
+
+#if 0
+    bus_dmamap_sync(sc->sc_dmat, dmap->d_alloc.dma_map, 0,
+        dmap->d_alloc.dma_map->dm_mapsize,
+        BUS_DMASYNC_POSTREAD|BUS_DMASYNC_POSTWRITE);
+    if (q->q_dst_map != NULL && q->q_dst_map != q->q_src_map) {
+        bus_dmamap_sync(sc->sc_dmat, q->q_dst_map,
+            0, q->q_dst_map->dm_mapsize, BUS_DMASYNC_POSTREAD);
+        bus_dmamap_unload(sc->sc_dmat, q->q_dst_map);
+        bus_dmamap_destroy(sc->sc_dmat, q->q_dst_map);
+    }
+    bus_dmamap_sync(sc->sc_dmat, q->q_src_map,
+        0, q->q_src_map->dm_mapsize, BUS_DMASYNC_POSTWRITE);
+    bus_dmamap_unload(sc->sc_dmat, q->q_src_map);
+    bus_dmamap_destroy(sc->sc_dmat, q->q_src_map);
+#endif
+
+    if ((q->q_has_dst == 1) && q->q_dst_len > 0)
+        dma_unmap(sc, q->q_dst_map, q->q_dst_len);
+
+    dma_unmap(sc, q->q_src_map, q->q_src_len);
+
+#ifdef NOTYET
+    if ((crp->crp_flags & CRYPTO_F_SKBUF) && (q->q_src_m != q->q_dst_m)) {
+        m_freem(q->q_src_m);
+        crp->crp_buf = (caddr_t)q->q_dst_m;
+    }
+#endif
+
+    /* copy out IV for future use */
+    if (q->q_flags & UBSEC_QFLAGS_COPYOUTIV) {
+        for (crd = crp->crp_desc; crd; crd = crd->crd_next) {
+            if (crd->crd_alg != CRYPTO_DES_CBC &&
+                crd->crd_alg != CRYPTO_3DES_CBC &&
+                crd->crd_alg != CRYPTO_AES_CBC)
+                continue;
+
+            if (crd->crd_alg == CRYPTO_AES_CBC)
+                ivsize = 16;
+            else
+                ivsize = 8;
+
+            if (crp->crp_flags & CRYPTO_F_SKBUF)
+#if 0
+                m_copydata((struct sk_buff *)crp->crp_buf,
+                    crd->crd_skip + crd->crd_len - 8, 8,
+                    (caddr_t)sc->sc_sessions[q->q_sesn].ses_iv);
+#endif
+                crypto_copydata(crp->crp_flags, (caddr_t)crp->crp_buf,
+                    crd->crd_skip + crd->crd_len - ivsize, ivsize,
+                    (caddr_t)sc->sc_sessions[q->q_sesn].ses_iv);
+
+            else if (crp->crp_flags & CRYPTO_F_IOV) {
+#if 0
+                cuio_copydata((struct uio *)crp->crp_buf,
+                    crd->crd_skip + crd->crd_len - 8, 8,
+                    (caddr_t)sc->sc_sessions[q->q_sesn].ses_iv);
+#endif
+                crypto_copydata(crp->crp_flags, (caddr_t)crp->crp_buf,
+                    crd->crd_skip + crd->crd_len - ivsize, ivsize,
+                    (caddr_t)sc->sc_sessions[q->q_sesn].ses_iv);
+                    
+            }
+            break;
+        }
+    }
+
+    for (crd = crp->crp_desc; crd; crd = crd->crd_next) {
+        if (crd->crd_alg != CRYPTO_MD5_HMAC &&
+            crd->crd_alg != CRYPTO_SHA1_HMAC)
+            continue;
+#if 0
+        if (crp->crp_flags & CRYPTO_F_SKBUF)
+            m_copyback((struct sk_buff *)crp->crp_buf,
+                crd->crd_inject, 12,
+                dmap->d_dma->d_macbuf);
+#endif
+#if 0
+            /* BUG? it does not honor the mac len.. */
+            crypto_copyback(crp->crp_flags, crp->crp_buf,
+                crd->crd_inject, 12,
+                (caddr_t)dmap->d_dma->d_macbuf);
+#endif
+            crypto_copyback(crp->crp_flags, crp->crp_buf,
+                crd->crd_inject, 
+                sc->sc_sessions[q->q_sesn].ses_mlen,
+                (caddr_t)dmap->d_dma->d_macbuf);
+#if 0
+        else if (crp->crp_flags & CRYPTO_F_IOV && crp->crp_mac)
+            bcopy((caddr_t)dmap->d_dma->d_macbuf,
+                crp->crp_mac, 12);
+#endif
+        break;
+    }
+    BSD_SIMPLEQ_INSERT_TAIL(&sc->sc_freequeue, q, q_next);
+    crypto_done(crp);
+}
+
+void
+ubsec_mcopy(struct sk_buff *srcm, struct sk_buff *dstm, int hoffset, int toffset)
+{
+    int i, j, dlen, slen;
+    caddr_t dptr, sptr;
+
+    j = 0;
+    sptr = srcm->data;
+    slen = srcm->len;
+    dptr = dstm->data;
+    dlen = dstm->len;
+
+    while (1) {
+        for (i = 0; i < min(slen, dlen); i++) {
+            if (j < hoffset || j >= toffset)
+                *dptr++ = *sptr++;
+            slen--;
+            dlen--;
+            j++;
+        }
+        if (slen == 0) {
+            srcm = srcm->next;
+            if (srcm == NULL)
+                return;
+            sptr = srcm->data;
+            slen = srcm->len;
+        }
+        if (dlen == 0) {
+            dstm = dstm->next;
+            if (dstm == NULL)
+                return;
+            dptr = dstm->data;
+            dlen = dstm->len;
+        }
+    }
+}
+
+int
+ubsec_dma_malloc(struct ubsec_softc *sc, struct ubsec_dma_alloc *dma, 
+    size_t size, int mapflags)
+{
+    dma->dma_vaddr = dma_alloc_coherent(sc->sc_dv, 
+        size, &dma->dma_paddr, GFP_KERNEL);
+
+    if (likely(dma->dma_vaddr))
+    {
+        dma->dma_size = size;
+        return (0);
+    }
+
+    DPRINTF("could not allocate %d bytes of coherent memory.\n", size);
+
+    return (1);
+}
+
+void
+ubsec_dma_free(struct ubsec_softc *sc, struct ubsec_dma_alloc *dma)
+{
+    dma_free_coherent(sc->sc_dv, dma->dma_size, dma->dma_vaddr, 
+        dma->dma_paddr);
+}
+
+/*
+ * Resets the board.  Values in the regesters are left as is
+ * from the reset (i.e. initial values are assigned elsewhere).
+ */
+void
+ubsec_reset_board(struct ubsec_softc *sc)
+{
+    volatile u_int32_t ctrl;
+
+#ifdef UBSEC_DEBUG
+    DPRINTF("%s()\n", __FUNCTION__);
+#endif
+    DPRINTF("Send reset signal to chip.\n");
+
+    ctrl = READ_REG(sc, BS_CTRL);
+    ctrl |= BS_CTRL_RESET;
+    WRITE_REG(sc, BS_CTRL, ctrl);
+
+    /*
+     * Wait aprox. 30 PCI clocks = 900 ns = 0.9 us
+     */
+    DELAY(10);
+}
+
+/*
+ * Init Broadcom registers
+ */
+void
+ubsec_init_board(struct ubsec_softc *sc)
+{
+    u_int32_t ctrl;
+
+#ifdef UBSEC_DEBUG
+    DPRINTF("%s()\n", __FUNCTION__);
+#endif
+    DPRINTF("Initialize chip.\n");
+
+    ctrl = READ_REG(sc, BS_CTRL);
+    ctrl &= ~(BS_CTRL_BE32 | BS_CTRL_BE64);
+    ctrl |= BS_CTRL_LITTLE_ENDIAN | BS_CTRL_MCR1INT | BS_CTRL_DMAERR;
+
+    WRITE_REG(sc, BS_CTRL, ctrl);
+
+    /* Set chip capabilities (BCM5365P) */
+    sc->sc_flags |= UBS_FLAGS_LONGCTX | UBS_FLAGS_AES;
+}
+
+/*
+ * Clean up after a chip crash.
+ * It is assumed that the caller has spin_lock_irq(sc_ringmtx).
+ */
+void
+ubsec_cleanchip(struct ubsec_softc *sc)
+{
+    struct ubsec_q *q;
+
+#ifdef UBSEC_DEBUG
+    DPRINTF("%s()\n", __FUNCTION__);
+#endif
+    DPRINTF("Clean up queues after chip crash.\n");
+
+    while (!BSD_SIMPLEQ_EMPTY(&sc->sc_qchip)) {
+        q = BSD_SIMPLEQ_FIRST(&sc->sc_qchip);
+        BSD_SIMPLEQ_REMOVE_HEAD(&sc->sc_qchip, q_next);
+        ubsec_free_q(sc, q);
+    }
+}
+
+/*
+ * free a ubsec_q
+ * It is assumed that the caller has spin_lock_irq(sc_ringmtx).
+ */
+int
+ubsec_free_q(struct ubsec_softc *sc, struct ubsec_q *q)
+{
+    struct ubsec_q *q2;
+    struct cryptop *crp;
+    int npkts;
+    int i;
+
+#ifdef UBSEC_DEBUG
+    DPRINTF("%s()\n", __FUNCTION__);
+#endif
+
+    npkts = q->q_nstacked_mcrs;
+
+    for (i = 0; i < npkts; i++) {
+        if(q->q_stacked_mcr[i]) {
+            q2 = q->q_stacked_mcr[i];
+
+            if ((q2->q_dst_m != NULL) && (q2->q_src_m != q2->q_dst_m)) 
+#ifdef NOTYET
+                m_freem(q2->q_dst_m);
+#else
+                printk(KERN_ERR "%s,%d: SKB not supported\n", __FILE__, __LINE__);
+#endif
+
+            crp = (struct cryptop *)q2->q_crp;
+            
+            BSD_SIMPLEQ_INSERT_TAIL(&sc->sc_freequeue, q2, q_next);
+            
+            crp->crp_etype = EFAULT;
+            crypto_done(crp);
+        } else {
+            break;
+        }
+    }
+
+    /*
+     * Free header MCR
+     */
+    if ((q->q_dst_m != NULL) && (q->q_src_m != q->q_dst_m))
+#ifdef NOTYET
+        m_freem(q->q_dst_m);
+#else
+        printk(KERN_ERR "%s,%d: SKB not supported\n", __FILE__, __LINE__);
+#endif
+
+    crp = (struct cryptop *)q->q_crp;
+    
+    BSD_SIMPLEQ_INSERT_TAIL(&sc->sc_freequeue, q, q_next);
+    
+    crp->crp_etype = EFAULT;
+    crypto_done(crp);
+    return(0);
+}
+
+/*
+ * Routine to reset the chip and clean up.
+ * It is assumed that the caller has spin_lock_irq(sc_ringmtx).
+ */
+void
+ubsec_totalreset(struct ubsec_softc *sc)
+{
+
+#ifdef UBSEC_DEBUG
+    DPRINTF("%s()\n", __FUNCTION__);
+#endif
+    DPRINTF("initiate total chip reset.. \n");
+    ubsec_reset_board(sc);
+    ubsec_init_board(sc);
+    ubsec_cleanchip(sc);
+}
+
+void
+ubsec_dump_pb(struct ubsec_pktbuf *pb)
+{
+    printf("addr 0x%x (0x%x) next 0x%x\n",
+        pb->pb_addr, pb->pb_len, pb->pb_next);
+}
+
+void
+ubsec_dump_mcr(struct ubsec_mcr *mcr)
+{
+    struct ubsec_mcr_add *ma;
+    int i;
+
+    printf("MCR:\n");
+    printf(" pkts: %u, flags 0x%x\n",
+        letoh16(mcr->mcr_pkts), letoh16(mcr->mcr_flags));
+    ma = (struct ubsec_mcr_add *)&mcr->mcr_cmdctxp;
+    for (i = 0; i < letoh16(mcr->mcr_pkts); i++) {
+        printf(" %d: ctx 0x%x len 0x%x rsvd 0x%x\n", i,
+            letoh32(ma->mcr_cmdctxp), letoh16(ma->mcr_pktlen),
+            letoh16(ma->mcr_reserved));
+        printf(" %d: ipkt ", i);
+        ubsec_dump_pb(&ma->mcr_ipktbuf);
+        printf(" %d: opkt ", i);
+        ubsec_dump_pb(&ma->mcr_opktbuf);
+        ma++;
+    }
+    printf("END MCR\n");
+}
+
+static int __init mod_init(void) {
+        return ssb_driver_register(&ubsec_ssb_driver);
+}
+
+static void __exit mod_exit(void) {
+        ssb_driver_unregister(&ubsec_ssb_driver);
+}
+
+module_init(mod_init);
+module_exit(mod_exit);
+
+// Meta information
+MODULE_AUTHOR("Daniel Mueller <daniel@danm.de>");
+MODULE_LICENSE("Dual BSD/GPL");
+MODULE_DESCRIPTION("OCF driver for BCM5365P IPSec Core");
+MODULE_VERSION(DRV_MODULE_VERSION);
+
diff --git a/target/linux/generic/files/crypto/ocf/ubsec_ssb/ubsecreg.h b/target/linux/generic/files/crypto/ocf/ubsec_ssb/ubsecreg.h
new file mode 100644
index 0000000..dafac5b
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/ubsec_ssb/ubsecreg.h
@@ -0,0 +1,233 @@
+
+/*
+ * Copyright (c) 2008 Daniel Mueller (daniel@danm.de)
+ * Copyright (c) 2000 Theo de Raadt
+ * Copyright (c) 2001 Patrik Lindergren (patrik@ipunplugged.com)
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions
+ * are met:
+ *
+ * 1. Redistributions of source code must retain the above copyright
+ *    notice, this list of conditions and the following disclaimer.
+ * 2. Redistributions in binary form must reproduce the above copyright
+ *    notice, this list of conditions and the following disclaimer in the
+ *    documentation and/or other materials provided with the distribution.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
+ * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
+ * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
+ * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
+ * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
+ * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
+ * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
+ * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+ * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
+ * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+ *
+ * Effort sponsored in part by the Defense Advanced Research Projects
+ * Agency (DARPA) and Air Force Research Laboratory, Air Force
+ * Materiel Command, USAF, under agreement number F30602-01-2-0537.
+ *
+ */
+
+/*
+ * Register definitions for 5601 BlueSteel Networks Ubiquitous Broadband
+ * Security "uBSec" chip.  Definitions from revision 2.8 of the product
+ * datasheet.
+ */
+
+#define BS_BAR          0x10    /* DMA base address register */
+#define BS_TRDY_TIMEOUT     0x40    /* TRDY timeout */
+#define BS_RETRY_TIMEOUT    0x41    /* DMA retry timeout */
+
+#define UBS_PCI_RTY_SHIFT           8
+#define UBS_PCI_RTY_MASK            0xff
+#define UBS_PCI_RTY(misc) \
+    (((misc) >> UBS_PCI_RTY_SHIFT) & UBS_PCI_RTY_MASK)
+
+#define UBS_PCI_TOUT_SHIFT          0
+#define UBS_PCI_TOUT_MASK           0xff
+#define UBS_PCI_TOUT(misc) \
+    (((misc) >> PCI_TOUT_SHIFT) & PCI_TOUT_MASK)
+
+/*
+ * DMA Control & Status Registers (offset from BS_BAR)
+ */
+#define BS_MCR1     0x20    /* DMA Master Command Record 1 */
+#define BS_CTRL     0x24    /* DMA Control */
+#define BS_STAT     0x28    /* DMA Status */
+#define BS_ERR      0x2c    /* DMA Error Address */
+#define BS_DEV_ID   0x34    /* IPSec Device ID */
+
+/* BS_CTRL - DMA Control */
+#define BS_CTRL_RESET       0x80000000  /* hardware reset, 5805/5820 */
+#define BS_CTRL_MCR2INT     0x40000000  /* enable intr MCR for MCR2 */
+#define BS_CTRL_MCR1INT     0x20000000  /* enable intr MCR for MCR1 */
+#define BS_CTRL_OFM     0x10000000  /* Output fragment mode */
+#define BS_CTRL_BE32        0x08000000  /* big-endian, 32bit bytes */
+#define BS_CTRL_BE64        0x04000000  /* big-endian, 64bit bytes */
+#define BS_CTRL_DMAERR      0x02000000  /* enable intr DMA error */
+#define BS_CTRL_RNG_M       0x01800000  /* RNG mode */
+#define BS_CTRL_RNG_1       0x00000000  /* 1bit rn/one slow clock */
+#define BS_CTRL_RNG_4       0x00800000  /* 1bit rn/four slow clocks */
+#define BS_CTRL_RNG_8       0x01000000  /* 1bit rn/eight slow clocks */
+#define BS_CTRL_RNG_16      0x01800000  /* 1bit rn/16 slow clocks */
+#define BS_CTRL_SWNORM      0x00400000  /* 582[01], sw normalization */
+#define BS_CTRL_FRAG_M      0x0000ffff  /* output fragment size mask */
+#define BS_CTRL_LITTLE_ENDIAN   (BS_CTRL_BE32 | BS_CTRL_BE64)
+
+/* BS_STAT - DMA Status */
+#define BS_STAT_MCR1_BUSY   0x80000000  /* MCR1 is busy */
+#define BS_STAT_MCR1_FULL   0x40000000  /* MCR1 is full */
+#define BS_STAT_MCR1_DONE   0x20000000  /* MCR1 is done */
+#define BS_STAT_DMAERR      0x10000000  /* DMA error */
+#define BS_STAT_MCR2_FULL   0x08000000  /* MCR2 is full */
+#define BS_STAT_MCR2_DONE   0x04000000  /* MCR2 is done */
+#define BS_STAT_MCR1_ALLEMPTY   0x02000000  /* 5821, MCR1 is empty */
+#define BS_STAT_MCR2_ALLEMPTY   0x01000000  /* 5821, MCR2 is empty */
+
+/* BS_ERR - DMA Error Address */
+#define BS_ERR_ADDR     0xfffffffc  /* error address mask */
+#define BS_ERR_READ     0x00000002  /* fault was on read */
+
+struct ubsec_pktctx {
+    u_int32_t   pc_deskey[6];       /* 3DES key */
+    u_int32_t   pc_hminner[5];      /* hmac inner state */
+    u_int32_t   pc_hmouter[5];      /* hmac outer state */
+    u_int32_t   pc_iv[2];       /* [3]DES iv */
+    u_int16_t   pc_flags;       /* flags, below */
+    u_int16_t   pc_offset;      /* crypto offset */
+} __attribute__ ((packed));
+
+#define UBS_PKTCTX_ENC_3DES 0x8000      /* use 3des */
+#define UBS_PKTCTX_ENC_AES  0x8000      /* use aes */
+#define UBS_PKTCTX_ENC_NONE 0x0000      /* no encryption */
+#define UBS_PKTCTX_INBOUND  0x4000      /* inbound packet */
+#define UBS_PKTCTX_AUTH     0x3000      /* authentication mask */
+#define UBS_PKTCTX_AUTH_NONE    0x0000      /* no authentication */
+#define UBS_PKTCTX_AUTH_MD5 0x1000      /* use hmac-md5 */
+#define UBS_PKTCTX_AUTH_SHA1    0x2000      /* use hmac-sha1 */
+#define UBS_PKTCTX_AES128   0x0         /* AES 128bit keys */
+#define UBS_PKTCTX_AES192   0x100       /* AES 192bit keys */
+#define UBS_PKTCTX_AES256   0x200       /* AES 256bit keys */
+
+struct ubsec_pktctx_des {
+    volatile u_int16_t  pc_len;     /* length of ctx struct */
+    volatile u_int16_t  pc_type;    /* context type */
+    volatile u_int16_t  pc_flags;   /* flags, same as above */
+    volatile u_int16_t  pc_offset;  /* crypto/auth offset */
+    volatile u_int32_t  pc_deskey[6];   /* 3DES key */
+    volatile u_int32_t  pc_iv[2];   /* [3]DES iv */
+    volatile u_int32_t  pc_hminner[5];  /* hmac inner state */
+    volatile u_int32_t  pc_hmouter[5];  /* hmac outer state */
+} __attribute__ ((packed));
+
+struct ubsec_pktctx_aes128 {
+    volatile u_int16_t  pc_len;         /* length of ctx struct */
+    volatile u_int16_t  pc_type;        /* context type */
+    volatile u_int16_t  pc_flags;       /* flags, same as above */
+    volatile u_int16_t  pc_offset;      /* crypto/auth offset */
+    volatile u_int32_t  pc_aeskey[4];   /* AES 128bit key */
+    volatile u_int32_t  pc_iv[4];       /* AES iv */
+    volatile u_int32_t  pc_hminner[5];  /* hmac inner state */
+    volatile u_int32_t  pc_hmouter[5];  /* hmac outer state */
+} __attribute__ ((packed));
+
+struct ubsec_pktctx_aes192 {
+    volatile u_int16_t  pc_len;         /* length of ctx struct */
+    volatile u_int16_t  pc_type;        /* context type */
+    volatile u_int16_t  pc_flags;       /* flags, same as above */
+    volatile u_int16_t  pc_offset;      /* crypto/auth offset */
+    volatile u_int32_t  pc_aeskey[6];   /* AES 192bit key */
+    volatile u_int32_t  pc_iv[4];       /* AES iv */
+    volatile u_int32_t  pc_hminner[5];  /* hmac inner state */
+    volatile u_int32_t  pc_hmouter[5];  /* hmac outer state */
+} __attribute__ ((packed));
+
+struct ubsec_pktctx_aes256 {
+    volatile u_int16_t  pc_len;         /* length of ctx struct */
+    volatile u_int16_t  pc_type;        /* context type */
+    volatile u_int16_t  pc_flags;       /* flags, same as above */
+    volatile u_int16_t  pc_offset;      /* crypto/auth offset */
+    volatile u_int32_t  pc_aeskey[8];   /* AES 256bit key */
+    volatile u_int32_t  pc_iv[4];       /* AES iv */
+    volatile u_int32_t  pc_hminner[5];  /* hmac inner state */
+    volatile u_int32_t  pc_hmouter[5];  /* hmac outer state */
+} __attribute__ ((packed));
+
+#define UBS_PKTCTX_TYPE_IPSEC_DES   0x0000
+#define UBS_PKTCTX_TYPE_IPSEC_AES   0x0040
+
+struct ubsec_pktbuf {
+    volatile u_int32_t  pb_addr;    /* address of buffer start */
+    volatile u_int32_t  pb_next;    /* pointer to next pktbuf */
+    volatile u_int32_t  pb_len;     /* packet length */
+} __attribute__ ((packed));
+#define UBS_PKTBUF_LEN      0x0000ffff  /* length mask */
+
+struct ubsec_mcr {
+    volatile u_int16_t  mcr_pkts;   /* #pkts in this mcr */
+    volatile u_int16_t  mcr_flags;  /* mcr flags (below) */
+    volatile u_int32_t  mcr_cmdctxp;    /* command ctx pointer */
+    struct ubsec_pktbuf mcr_ipktbuf;    /* input chain header */
+    volatile u_int16_t  mcr_reserved;
+    volatile u_int16_t  mcr_pktlen;
+    struct ubsec_pktbuf mcr_opktbuf;    /* output chain header */
+} __attribute__ ((packed));
+
+struct ubsec_mcr_add {
+    volatile u_int32_t  mcr_cmdctxp;    /* command ctx pointer */
+    struct ubsec_pktbuf mcr_ipktbuf;    /* input chain header */
+    volatile u_int16_t  mcr_reserved;
+    volatile u_int16_t  mcr_pktlen;
+    struct ubsec_pktbuf mcr_opktbuf;    /* output chain header */
+} __attribute__ ((packed));
+
+#define UBS_MCR_DONE        0x0001      /* mcr has been processed */
+#define UBS_MCR_ERROR       0x0002      /* error in processing */
+#define UBS_MCR_ERRORCODE   0xff00      /* error type */
+
+struct ubsec_ctx_keyop {
+    volatile u_int16_t  ctx_len;    /* command length */
+    volatile u_int16_t  ctx_op;     /* operation code */
+    volatile u_int8_t   ctx_pad[60];    /* padding */
+} __attribute__ ((packed));
+#define UBS_CTXOP_DHPKGEN   0x01        /* dh public key generation */
+#define UBS_CTXOP_DHSSGEN   0x02        /* dh shared secret gen. */
+#define UBS_CTXOP_RSAPUB    0x03        /* rsa public key op */
+#define UBS_CTXOP_RSAPRIV   0x04        /* rsa private key op */
+#define UBS_CTXOP_DSASIGN   0x05        /* dsa signing op */
+#define UBS_CTXOP_DSAVRFY   0x06        /* dsa verification */
+#define UBS_CTXOP_RNGBYPASS 0x41        /* rng direct test mode */
+#define UBS_CTXOP_RNGSHA1   0x42        /* rng sha1 test mode */
+#define UBS_CTXOP_MODADD    0x43        /* modular addition */
+#define UBS_CTXOP_MODSUB    0x44        /* modular subtraction */
+#define UBS_CTXOP_MODMUL    0x45        /* modular multiplication */
+#define UBS_CTXOP_MODRED    0x46        /* modular reduction */
+#define UBS_CTXOP_MODEXP    0x47        /* modular exponentiation */
+#define UBS_CTXOP_MODINV    0x48        /* modular inverse */
+
+struct ubsec_ctx_rngbypass {
+    volatile u_int16_t  rbp_len;    /* command length, 64 */
+    volatile u_int16_t  rbp_op;     /* rng bypass, 0x41 */
+    volatile u_int8_t   rbp_pad[60];    /* padding */
+} __attribute__ ((packed));
+
+/* modexp: C = (M ^ E) mod N */
+struct ubsec_ctx_modexp {
+    volatile u_int16_t  me_len;     /* command length */
+    volatile u_int16_t  me_op;      /* modexp, 0x47 */
+    volatile u_int16_t  me_E_len;   /* E (bits) */
+    volatile u_int16_t  me_N_len;   /* N (bits) */
+    u_int8_t        me_N[2048/8];   /* N */
+} __attribute__ ((packed));
+
+struct ubsec_ctx_rsapriv {
+    volatile u_int16_t  rpr_len;    /* command length */
+    volatile u_int16_t  rpr_op;     /* rsaprivate, 0x04 */
+    volatile u_int16_t  rpr_q_len;  /* q (bits) */
+    volatile u_int16_t  rpr_p_len;  /* p (bits) */
+    u_int8_t        rpr_buf[5 * 1024 / 8];  /* parameters: */
+                        /* p, q, dp, dq, pinv */
+} __attribute__ ((packed));
diff --git a/target/linux/generic/files/crypto/ocf/ubsec_ssb/ubsecvar.h b/target/linux/generic/files/crypto/ocf/ubsec_ssb/ubsecvar.h
new file mode 100644
index 0000000..c808f95
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/ubsec_ssb/ubsecvar.h
@@ -0,0 +1,228 @@
+
+/*
+ * Copyright (c) 2008 Daniel Mueller (daniel@danm.de)
+ * Copyright (c) 2000 Theo de Raadt
+ * Copyright (c) 2001 Patrik Lindergren (patrik@ipunplugged.com)
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions
+ * are met:
+ *
+ * 1. Redistributions of source code must retain the above copyright
+ *    notice, this list of conditions and the following disclaimer.
+ * 2. Redistributions in binary form must reproduce the above copyright
+ *    notice, this list of conditions and the following disclaimer in the
+ *    documentation and/or other materials provided with the distribution.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
+ * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
+ * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
+ * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
+ * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
+ * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
+ * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
+ * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+ * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
+ * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+ *
+ * Effort sponsored in part by the Defense Advanced Research Projects
+ * Agency (DARPA) and Air Force Research Laboratory, Air Force
+ * Materiel Command, USAF, under agreement number F30602-01-2-0537.
+ *
+ */
+
+/* Maximum queue length */
+#ifndef UBS_MAX_NQUEUE
+#define UBS_MAX_NQUEUE      60
+#endif
+
+#define UBS_MAX_SCATTER     64  /* Maximum scatter/gather depth */
+
+#ifndef UBS_MAX_AGGR
+#define UBS_MAX_AGGR        5   /* Maximum aggregation count */
+#endif
+
+#define UBSEC_CARD(sid)     (((sid) & 0xf0000000) >> 28)
+#define UBSEC_SESSION(sid)  ( (sid) & 0x0fffffff)
+#define UBSEC_SID(crd, sesn)    (((crd) << 28) | ((sesn) & 0x0fffffff))
+
+#define UBS_DEF_RTY     0xff    /* PCI Retry Timeout */
+#define UBS_DEF_TOUT        0xff    /* PCI TRDY Timeout */
+#define UBS_DEF_CACHELINE   0x01    /* Cache Line setting */
+
+#define DEFAULT_HMAC_LEN     12
+
+struct ubsec_dma_alloc {
+    dma_addr_t      dma_paddr;
+    void            *dma_vaddr;
+    /*
+    bus_dmamap_t            dma_map;
+    bus_dma_segment_t       dma_seg;
+    */
+    size_t          dma_size;
+    /*
+    int             dma_nseg;
+    */
+};
+
+struct ubsec_q2 {
+    BSD_SIMPLEQ_ENTRY(ubsec_q2)     q_next;
+    struct ubsec_dma_alloc      q_mcr;
+    struct ubsec_dma_alloc      q_ctx;
+    u_int               q_type;
+};
+
+struct ubsec_q2_rng {
+    struct ubsec_q2         rng_q;
+    struct ubsec_dma_alloc      rng_buf;
+    int             rng_used;
+};
+
+/* C = (M ^ E) mod N */
+#define UBS_MODEXP_PAR_M    0
+#define UBS_MODEXP_PAR_E    1
+#define UBS_MODEXP_PAR_N    2
+struct ubsec_q2_modexp {
+    struct ubsec_q2         me_q;
+    struct cryptkop *       me_krp;
+    struct ubsec_dma_alloc      me_M;
+    struct ubsec_dma_alloc      me_E;
+    struct ubsec_dma_alloc      me_C;
+    struct ubsec_dma_alloc      me_epb;
+    int             me_modbits;
+    int             me_shiftbits;
+    int             me_normbits;
+};
+
+#define UBS_RSAPRIV_PAR_P   0
+#define UBS_RSAPRIV_PAR_Q   1
+#define UBS_RSAPRIV_PAR_DP  2
+#define UBS_RSAPRIV_PAR_DQ  3
+#define UBS_RSAPRIV_PAR_PINV    4
+#define UBS_RSAPRIV_PAR_MSGIN   5
+#define UBS_RSAPRIV_PAR_MSGOUT  6
+struct ubsec_q2_rsapriv {
+    struct ubsec_q2         rpr_q;
+    struct cryptkop *       rpr_krp;
+    struct ubsec_dma_alloc      rpr_msgin;
+    struct ubsec_dma_alloc      rpr_msgout;
+};
+
+#define UBSEC_RNG_BUFSIZ    16      /* measured in 32bit words */
+
+struct ubsec_dmachunk {
+    struct ubsec_mcr    d_mcr;
+    struct ubsec_mcr_add    d_mcradd[UBS_MAX_AGGR-1];
+    struct ubsec_pktbuf d_sbuf[UBS_MAX_SCATTER-1];
+    struct ubsec_pktbuf d_dbuf[UBS_MAX_SCATTER-1];
+    u_int32_t       d_macbuf[5];
+    union {
+        struct ubsec_pktctx_aes256 ctxaes256;
+        struct ubsec_pktctx_aes192 ctxaes192;
+        struct ubsec_pktctx_des ctxdes;
+        struct ubsec_pktctx_aes128 ctxaes128;
+        struct ubsec_pktctx     ctx;
+    } d_ctx;
+};
+
+struct ubsec_dma {
+    BSD_SIMPLEQ_ENTRY(ubsec_dma)    d_next;
+    struct ubsec_dmachunk       *d_dma;
+    struct ubsec_dma_alloc      d_alloc;
+};
+
+#define UBS_FLAGS_KEY       0x01        /* has key accelerator */
+#define UBS_FLAGS_LONGCTX   0x02        /* uses long ipsec ctx */
+#define UBS_FLAGS_BIGKEY    0x04        /* 2048bit keys */
+#define UBS_FLAGS_HWNORM    0x08        /* hardware normalization */
+#define UBS_FLAGS_RNG       0x10        /* hardware rng */
+#define UBS_FLAGS_AES       0x20        /* hardware AES support */
+
+struct ubsec_q {
+    BSD_SIMPLEQ_ENTRY(ubsec_q)      q_next;
+    int             q_nstacked_mcrs;
+    struct ubsec_q          *q_stacked_mcr[UBS_MAX_AGGR-1];
+    struct cryptop          *q_crp;
+    struct ubsec_dma        *q_dma;
+
+    //struct mbuf           *q_src_m, *q_dst_m;
+    struct sk_buff      *q_src_m, *q_dst_m;
+    struct uio          *q_src_io, *q_dst_io;
+
+    /*
+    bus_dmamap_t            q_src_map;
+    bus_dmamap_t            q_dst_map;
+    */
+
+    /* DMA addresses for In-/Out packages */
+    int q_src_len;
+    int q_dst_len;
+    struct ubsec_dma_alloc  q_src_map[UBS_MAX_SCATTER];
+    struct ubsec_dma_alloc  q_dst_map[UBS_MAX_SCATTER];
+    int q_has_dst;
+
+    int             q_sesn;
+    int             q_flags;
+};
+
+struct ubsec_softc {
+    softc_device_decl   sc_dev;
+    struct ssb_device   *sdev;      /* device backpointer */
+
+    struct device       *sc_dv;     /* generic device */
+    void                *sc_ih;     /* interrupt handler cookie */
+    int                 sc_flags;   /* device specific flags */
+    u_int32_t           sc_statmask;    /* interrupt status mask */
+    int32_t             sc_cid;     /* crypto tag */
+    BSD_SIMPLEQ_HEAD(,ubsec_q)  sc_queue;   /* packet queue, mcr1 */
+    int                 sc_nqueue;  /* count enqueued, mcr1 */
+    BSD_SIMPLEQ_HEAD(,ubsec_q)  sc_qchip;   /* on chip, mcr1 */
+    BSD_SIMPLEQ_HEAD(,ubsec_q)  sc_freequeue;   /* list of free queue elements */
+    BSD_SIMPLEQ_HEAD(,ubsec_q2) sc_queue2;  /* packet queue, mcr2 */
+    int                 sc_nqueue2; /* count enqueued, mcr2 */
+    BSD_SIMPLEQ_HEAD(,ubsec_q2) sc_qchip2;  /* on chip, mcr2 */
+    int                 sc_nsessions;   /* # of sessions */
+    struct ubsec_session        *sc_sessions;   /* sessions */
+    int                 sc_rnghz;   /* rng poll time */
+    struct ubsec_q2_rng sc_rng;
+    struct ubsec_dma    sc_dmaa[UBS_MAX_NQUEUE];
+    struct ubsec_q      *sc_queuea[UBS_MAX_NQUEUE];
+    BSD_SIMPLEQ_HEAD(,ubsec_q2) sc_q2free;  /* free list */
+    spinlock_t          sc_ringmtx; /* PE ring lock */
+};
+
+#define UBSEC_QFLAGS_COPYOUTIV      0x1
+
+struct ubsec_session {
+    u_int32_t   ses_used;
+    u_int32_t   ses_key[8];         /* 3DES/AES key */
+    u_int32_t   ses_hminner[5];     /* hmac inner state */
+    u_int32_t   ses_hmouter[5];     /* hmac outer state */
+    u_int32_t   ses_iv[4];          /* [3]DES/AES iv */
+    u_int32_t   ses_keysize;        /* AES key size */
+    u_int32_t   ses_mlen;           /* hmac/hash length */
+};
+
+struct ubsec_stats {
+    u_int64_t hst_ibytes;
+    u_int64_t hst_obytes;
+    u_int32_t hst_ipackets;
+    u_int32_t hst_opackets;
+    u_int32_t hst_invalid;
+    u_int32_t hst_nomem;
+    u_int32_t hst_queuefull;
+    u_int32_t hst_dmaerr;
+    u_int32_t hst_mcrerr;
+    u_int32_t hst_nodmafree;
+};
+
+struct ubsec_generic_ctx {
+    u_int32_t   pc_key[8];      /* [3]DES/AES key */
+    u_int32_t   pc_hminner[5];  /* hmac inner state */
+    u_int32_t   pc_hmouter[5];  /* hmac outer state */
+    u_int32_t   pc_iv[4];       /* [3]DES/AES iv */
+    u_int16_t   pc_flags;       /* flags, below */
+    u_int16_t   pc_offset;      /* crypto offset */
+    u_int16_t   pc_type;        /* Cryptographic operation */
+};
+
diff --git a/target/linux/generic/files/crypto/ocf/uio.h b/target/linux/generic/files/crypto/ocf/uio.h
new file mode 100644
index 0000000..03a6249
--- /dev/null
+++ b/target/linux/generic/files/crypto/ocf/uio.h
@@ -0,0 +1,54 @@
+#ifndef _OCF_UIO_H_
+#define _OCF_UIO_H_
+
+#include <linux/uio.h>
+
+/*
+ * The linux uio.h doesn't have all we need.  To be fully api compatible
+ * with the BSD cryptodev,  we need to keep this around.  Perhaps this can
+ * be moved back into the linux/uio.h
+ *
+ * Linux port done by David McCullough <david_mccullough@mcafee.com>
+ * Copyright (C) 2006-2010 David McCullough
+ * Copyright (C) 2004-2005 Intel Corporation.
+ *
+ * LICENSE TERMS
+ *
+ * The free distribution and use of this software in both source and binary
+ * form is allowed (with or without changes) provided that:
+ *
+ *   1. distributions of this source code include the above copyright
+ *      notice, this list of conditions and the following disclaimer;
+ *
+ *   2. distributions in binary form include the above copyright
+ *      notice, this list of conditions and the following disclaimer
+ *      in the documentation and/or other associated materials;
+ *
+ *   3. the copyright holder's name is not used to endorse products
+ *      built using this software without specific written permission.
+ *
+ * ALTERNATIVELY, provided that this notice is retained in full, this product
+ * may be distributed under the terms of the GNU General Public License (GPL),
+ * in which case the provisions of the GPL apply INSTEAD OF those given above.
+ *
+ * DISCLAIMER
+ *
+ * This software is provided 'as is' with no explicit or implied warranties
+ * in respect of its properties, including, but not limited to, correctness
+ * and/or fitness for purpose.
+ * ---------------------------------------------------------------------------
+ */
+
+struct uio {
+	struct	iovec *uio_iov;
+	int		uio_iovcnt;
+	off_t	uio_offset;
+	int		uio_resid;
+#if 0
+	enum	uio_seg uio_segflg;
+	enum	uio_rw uio_rw;
+	struct  thread *uio_td;
+#endif
+};
+
+#endif
diff --git a/target/linux/generic/files/drivers/leds/ledtrig-morse.c b/target/linux/generic/files/drivers/leds/ledtrig-morse.c
new file mode 100644
index 0000000..bc58afe
--- /dev/null
+++ b/target/linux/generic/files/drivers/leds/ledtrig-morse.c
@@ -0,0 +1,366 @@
+/*
+ *  LED Morse Trigger
+ *
+ *  Copyright (C) 2007 Gabor Juhos <juhosg at openwrt.org>
+ *
+ *  This file was based on: drivers/led/ledtrig-timer.c
+ *	Copyright 2005-2006 Openedhand Ltd.
+ *	Author: Richard Purdie <rpurdie@openedhand.com>
+ *
+ *  also based on the patch '[PATCH] 2.5.59 morse code panics' posted
+ *  in the LKML by Tomas Szepe at Thu, 30 Jan 2003
+ *	Copyright (C) 2002 Andrew Rodland <arodland@noln.com>
+ *	Copyright (C) 2003 Tomas Szepe <szepe@pinerecords.com>
+ *
+ *  This program is free software; you can redistribute it and/or modify it
+ *  under the terms of the GNU General Public License version 2 as published
+ *  by the Free Software Foundation.
+ *
+ */
+
+#include <linux/kernel.h>
+#include <linux/version.h>
+#include <linux/module.h>
+#include <linux/jiffies.h>
+#include <linux/init.h>
+#include <linux/list.h>
+#include <linux/spinlock.h>
+#include <linux/device.h>
+#include <linux/sysdev.h>
+#include <linux/timer.h>
+#include <linux/ctype.h>
+#include <linux/leds.h>
+#include <linux/slab.h>
+
+#include "leds.h"
+
+#define MORSE_DELAY_BASE	(HZ/2)
+
+#define MORSE_STATE_BLINK_START	0
+#define MORSE_STATE_BLINK_STOP	1
+
+#define MORSE_DIT_LEN	1
+#define MORSE_DAH_LEN	3
+#define MORSE_SPACE_LEN	7
+
+struct morse_trig_data {
+	unsigned long delay;
+	char *msg;
+
+	unsigned char morse;
+	unsigned char state;
+	char *msgpos;
+	struct timer_list timer;
+};
+
+const unsigned char morsetable[] = {
+	0122, 0, 0310, 0, 0, 0163,				/* "#$%&' */
+	055, 0155, 0, 0, 0163, 0141, 0152, 0051, 		/* ()*+,-./ */
+	077, 076, 074, 070, 060, 040, 041, 043, 047, 057,	/* 0-9 */
+	0107, 0125, 0, 0061, 0, 0114, 0, 			/* :;<=>?@ */
+	006, 021, 025, 011, 002, 024, 013, 020, 004,		/* A-I */
+	036, 015, 022, 007, 005, 017, 026, 033, 012,		/* J-R */
+	010, 003, 014, 030, 016, 031, 035, 023,			/* S-Z */
+	0, 0, 0, 0, 0154					/* [\]^_ */
+};
+
+static inline unsigned char tomorse(char c) {
+	if (c >= 'a' && c <= 'z')
+		c = c - 'a' + 'A';
+	if (c >= '"' && c <= '_') {
+		return morsetable[c - '"'];
+	} else
+		return 0;
+}
+
+static inline unsigned long dit_len(struct morse_trig_data *morse_data)
+{
+	return MORSE_DIT_LEN*morse_data->delay;
+}
+
+static inline unsigned long dah_len(struct morse_trig_data *morse_data)
+{
+	return MORSE_DAH_LEN*morse_data->delay;
+}
+
+static inline unsigned long space_len(struct morse_trig_data *morse_data)
+{
+	return MORSE_SPACE_LEN*morse_data->delay;
+}
+
+static void morse_timer_function(unsigned long data)
+{
+	struct led_classdev *led_cdev = (struct led_classdev *)data;
+	struct morse_trig_data *morse_data = led_cdev->trigger_data;
+	unsigned long brightness = LED_OFF;
+	unsigned long delay = 0;
+
+	if (!morse_data->msg)
+		goto set_led;
+
+	switch (morse_data->state) {
+	case MORSE_STATE_BLINK_START:
+		/* Starting a new blink.  We have a valid code in morse. */
+		delay = (morse_data->morse & 001) ? dah_len(morse_data):
+			dit_len(morse_data);
+		brightness = LED_FULL;
+		morse_data->state = MORSE_STATE_BLINK_STOP;
+		morse_data->morse >>= 1;
+		break;
+	case MORSE_STATE_BLINK_STOP:
+		/* Coming off of a blink. */
+		morse_data->state = MORSE_STATE_BLINK_START;
+
+		if (morse_data->morse > 1) {
+			/* Not done yet, just a one-dit pause. */
+			delay = dit_len(morse_data);
+			break;
+		}
+
+		/* Get a new char, figure out how much space. */
+		/* First time through */
+		if (!morse_data->msgpos)
+			morse_data->msgpos = (char *)morse_data->msg;
+
+		if (!*morse_data->msgpos) {
+			/* Repeating */
+			morse_data->msgpos = (char *)morse_data->msg;
+			delay = space_len(morse_data);
+		} else {
+			/* Inter-letter space */
+			delay = dah_len(morse_data);
+		}
+
+		if (!(morse_data->morse = tomorse(*morse_data->msgpos))) {
+			delay = space_len(morse_data);
+			/* And get us back here */
+			morse_data->state = MORSE_STATE_BLINK_STOP;
+		}
+		morse_data->msgpos++;
+		break;
+	}
+
+	mod_timer(&morse_data->timer, jiffies + msecs_to_jiffies(delay));
+
+set_led:
+	led_set_brightness(led_cdev, brightness);
+}
+
+static ssize_t _morse_delay_show(struct led_classdev *led_cdev, char *buf)
+{
+	struct morse_trig_data *morse_data = led_cdev->trigger_data;
+
+	sprintf(buf, "%lu\n", morse_data->delay);
+
+	return strlen(buf) + 1;
+}
+
+static ssize_t _morse_delay_store(struct led_classdev *led_cdev,
+		const char *buf, size_t size)
+{
+	struct morse_trig_data *morse_data = led_cdev->trigger_data;
+	char *after;
+	unsigned long state = simple_strtoul(buf, &after, 10);
+	size_t count = after - buf;
+	int ret = -EINVAL;
+
+	if (*after && isspace(*after))
+		count++;
+
+	if (count == size) {
+		morse_data->delay = state;
+		mod_timer(&morse_data->timer, jiffies + 1);
+		ret = count;
+	}
+
+	return ret;
+}
+
+static ssize_t _morse_msg_show(struct led_classdev *led_cdev, char *buf)
+{
+	struct morse_trig_data *morse_data = led_cdev->trigger_data;
+
+	if (!morse_data->msg)
+		sprintf(buf, "<none>\n");
+	else
+		sprintf(buf, "%s\n", morse_data->msg);
+
+	return strlen(buf) + 1;
+}
+
+static ssize_t _morse_msg_store(struct led_classdev *led_cdev,
+		const char *buf, size_t size)
+{
+	struct morse_trig_data *morse_data = led_cdev->trigger_data;
+	char *m;
+
+	m = kmalloc(size, GFP_KERNEL);
+	if (!m)
+		return -ENOMEM;
+
+	memcpy(m,buf,size);
+	m[size]='\0';
+
+	if (morse_data->msg)
+		kfree(morse_data->msg);
+
+	morse_data->msg = m;
+	morse_data->msgpos = NULL;
+	morse_data->state = MORSE_STATE_BLINK_STOP;
+
+	mod_timer(&morse_data->timer, jiffies + 1);
+
+	return size;
+}
+
+#if LINUX_VERSION_CODE >= KERNEL_VERSION(2,6,23)
+static ssize_t morse_delay_show(struct device *dev,
+		struct device_attribute *attr, char *buf)
+{
+	struct led_classdev *led_cdev = dev_get_drvdata(dev);
+
+	return _morse_delay_show(led_cdev, buf);
+}
+
+static ssize_t morse_delay_store(struct device *dev,
+		struct device_attribute *attr, const char *buf, size_t size)
+{
+	struct led_classdev *led_cdev = dev_get_drvdata(dev);
+
+	return _morse_delay_store(led_cdev, buf, size);
+}
+
+static ssize_t morse_msg_show(struct device *dev,
+		struct device_attribute *attr, char *buf)
+{
+	struct led_classdev *led_cdev = dev_get_drvdata(dev);
+
+	return _morse_msg_show(led_cdev, buf);
+}
+
+static ssize_t morse_msg_store(struct device *dev,
+		struct device_attribute *attr, const char *buf, size_t size)
+{
+	struct led_classdev *led_cdev = dev_get_drvdata(dev);
+
+	return _morse_msg_store(led_cdev, buf, size);
+}
+
+static DEVICE_ATTR(delay, 0644, morse_delay_show, morse_delay_store);
+static DEVICE_ATTR(message, 0644, morse_msg_show, morse_msg_store);
+
+#define led_device_create_file(leddev, attr) \
+	device_create_file(leddev->dev, &dev_attr_ ## attr)
+#define led_device_remove_file(leddev, attr) \
+	device_remove_file(leddev->dev, &dev_attr_ ## attr)
+
+#else
+static ssize_t morse_delay_show(struct class_device *dev, char *buf)
+{
+	struct led_classdev *led_cdev = class_get_devdata(dev);
+
+	return _morse_delay_show(led_cdev, buf);
+}
+
+static ssize_t morse_delay_store(struct class_device *dev, const char *buf,
+		size_t size)
+{
+	struct led_classdev *led_cdev = class_get_devdata(dev);
+
+	return _morse_delay_store(led_cdev, buf, size);
+}
+
+static ssize_t morse_msg_show(struct class_device *dev, char *buf)
+{
+	struct led_classdev *led_cdev = class_get_devdata(dev);
+
+	return _morse_msg_show(led_cdev, buf);
+}
+
+static ssize_t morse_msg_store(struct class_device *dev, const char *buf,
+				size_t size)
+{
+	struct led_classdev *led_cdev = class_get_devdata(dev);
+
+	return _morse_msg_store(led_cdev, buf, size);
+}
+
+static CLASS_DEVICE_ATTR(delay, 0644, morse_delay_show, morse_delay_store);
+static CLASS_DEVICE_ATTR(message, 0644, morse_msg_show, morse_msg_store);
+
+#define led_device_create_file(leddev, attr) \
+	class_device_create_file(leddev->class_dev, &class_device_attr_ ## attr)
+#define led_device_remove_file(leddev, attr) \
+	class_device_remove_file(leddev->class_dev, &class_device_attr_ ## attr)
+
+#endif
+
+static void morse_trig_activate(struct led_classdev *led_cdev)
+{
+	struct morse_trig_data *morse_data;
+	int rc;
+
+	morse_data = kzalloc(sizeof(*morse_data), GFP_KERNEL);
+	if (!morse_data)
+		return;
+
+	morse_data->delay = MORSE_DELAY_BASE;
+	init_timer(&morse_data->timer);
+	morse_data->timer.function = morse_timer_function;
+	morse_data->timer.data = (unsigned long)led_cdev;
+
+	rc = led_device_create_file(led_cdev, delay);
+	if (rc) goto err;
+
+	rc = led_device_create_file(led_cdev, message);
+	if (rc) goto err_delay;
+
+	led_cdev->trigger_data = morse_data;
+
+	return;
+
+err_delay:
+	led_device_remove_file(led_cdev, delay);
+err:
+	kfree(morse_data);
+}
+
+static void morse_trig_deactivate(struct led_classdev *led_cdev)
+{
+	struct morse_trig_data *morse_data = led_cdev->trigger_data;
+
+	if (!morse_data)
+		return;
+
+	led_device_remove_file(led_cdev, message);
+	led_device_remove_file(led_cdev, delay);
+
+	del_timer_sync(&morse_data->timer);
+	if (morse_data->msg)
+		kfree(morse_data->msg);
+
+	kfree(morse_data);
+}
+
+static struct led_trigger morse_led_trigger = {
+	.name		= "morse",
+	.activate	= morse_trig_activate,
+	.deactivate	= morse_trig_deactivate,
+};
+
+static int __init morse_trig_init(void)
+{
+	return led_trigger_register(&morse_led_trigger);
+}
+
+static void __exit morse_trig_exit(void)
+{
+	led_trigger_unregister(&morse_led_trigger);
+}
+
+module_init(morse_trig_init);
+module_exit(morse_trig_exit);
+
+MODULE_AUTHOR("Gabor Juhos <juhosg at openwrt.org>");
+MODULE_DESCRIPTION("Morse LED trigger");
+MODULE_LICENSE("GPL");
diff --git a/target/linux/generic/files/drivers/leds/ledtrig-netdev.c b/target/linux/generic/files/drivers/leds/ledtrig-netdev.c
new file mode 100644
index 0000000..4a20d7c
--- /dev/null
+++ b/target/linux/generic/files/drivers/leds/ledtrig-netdev.c
@@ -0,0 +1,438 @@
+/*
+ * LED Kernel Netdev Trigger
+ *
+ * Toggles the LED to reflect the link and traffic state of a named net device
+ *
+ * Copyright 2007 Oliver Jowett <oliver@opencloud.com>
+ *
+ * Derived from ledtrig-timer.c which is:
+ *  Copyright 2005-2006 Openedhand Ltd.
+ *  Author: Richard Purdie <rpurdie@openedhand.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ *
+ */
+
+#include <linux/module.h>
+#include <linux/jiffies.h>
+#include <linux/kernel.h>
+#include <linux/init.h>
+#include <linux/list.h>
+#include <linux/spinlock.h>
+#include <linux/device.h>
+#include <linux/sysdev.h>
+#include <linux/netdevice.h>
+#include <linux/timer.h>
+#include <linux/ctype.h>
+#include <linux/leds.h>
+
+#include "leds.h"
+
+/*
+ * Configurable sysfs attributes:
+ *
+ * device_name - network device name to monitor
+ *
+ * interval - duration of LED blink, in milliseconds
+ *
+ * mode - either "none" (LED is off) or a space separated list of one or more of:
+ *   link: LED's normal state reflects whether the link is up (has carrier) or not
+ *   tx:   LED blinks on transmitted data
+ *   rx:   LED blinks on receive data
+ *
+ * Some suggestions:
+ *
+ *  Simple link status LED:
+ *  $ echo netdev >someled/trigger
+ *  $ echo eth0 >someled/device_name
+ *  $ echo link >someled/mode
+ *
+ *  Ethernet-style link/activity LED:
+ *  $ echo netdev >someled/trigger
+ *  $ echo eth0 >someled/device_name
+ *  $ echo "link tx rx" >someled/mode
+ *
+ *  Modem-style tx/rx LEDs:
+ *  $ echo netdev >led1/trigger
+ *  $ echo ppp0 >led1/device_name
+ *  $ echo tx >led1/mode
+ *  $ echo netdev >led2/trigger
+ *  $ echo ppp0 >led2/device_name
+ *  $ echo rx >led2/mode
+ *
+ */
+
+#define MODE_LINK 1
+#define MODE_TX   2
+#define MODE_RX   4
+
+struct led_netdev_data {
+	rwlock_t lock;
+
+	struct timer_list timer;
+	struct notifier_block notifier;
+
+	struct led_classdev *led_cdev;
+	struct net_device *net_dev;
+
+	char device_name[IFNAMSIZ];
+	unsigned interval;
+	unsigned mode;
+	unsigned link_up;
+	unsigned last_activity;
+};
+
+static void set_baseline_state(struct led_netdev_data *trigger_data)
+{
+	if ((trigger_data->mode & MODE_LINK) != 0 && trigger_data->link_up)
+		led_set_brightness(trigger_data->led_cdev, LED_FULL);
+	else
+		led_set_brightness(trigger_data->led_cdev, LED_OFF);
+
+	if ((trigger_data->mode & (MODE_TX | MODE_RX)) != 0 && trigger_data->link_up)
+		mod_timer(&trigger_data->timer, jiffies + trigger_data->interval);
+	else
+		del_timer(&trigger_data->timer);
+}
+
+static ssize_t led_device_name_show(struct device *dev,
+		struct device_attribute *attr, char *buf)
+{
+	struct led_classdev *led_cdev = dev_get_drvdata(dev);
+	struct led_netdev_data *trigger_data = led_cdev->trigger_data;
+
+	read_lock(&trigger_data->lock);
+	sprintf(buf, "%s\n", trigger_data->device_name);
+	read_unlock(&trigger_data->lock);
+
+	return strlen(buf) + 1;
+}
+
+static ssize_t led_device_name_store(struct device *dev,
+		struct device_attribute *attr, const char *buf, size_t size)
+{
+	struct led_classdev *led_cdev = dev_get_drvdata(dev);
+	struct led_netdev_data *trigger_data = led_cdev->trigger_data;
+
+	if (size < 0 || size >= IFNAMSIZ)
+		return -EINVAL;
+
+	write_lock(&trigger_data->lock);
+
+	strcpy(trigger_data->device_name, buf);
+	if (size > 0 && trigger_data->device_name[size-1] == '\n')
+		trigger_data->device_name[size-1] = 0;
+
+	if (trigger_data->device_name[0] != 0) {
+		/* check for existing device to update from */
+		trigger_data->net_dev = dev_get_by_name(&init_net, trigger_data->device_name);
+		if (trigger_data->net_dev != NULL)
+			trigger_data->link_up = (dev_get_flags(trigger_data->net_dev) & IFF_LOWER_UP) != 0;
+		set_baseline_state(trigger_data); /* updates LEDs, may start timers */
+	}
+
+	write_unlock(&trigger_data->lock);
+	return size;
+}
+
+static DEVICE_ATTR(device_name, 0644, led_device_name_show, led_device_name_store);
+
+static ssize_t led_mode_show(struct device *dev,
+		struct device_attribute *attr, char *buf)
+{
+	struct led_classdev *led_cdev = dev_get_drvdata(dev);
+	struct led_netdev_data *trigger_data = led_cdev->trigger_data;
+
+	read_lock(&trigger_data->lock);
+
+	if (trigger_data->mode == 0) {
+		strcpy(buf, "none\n");
+	} else {
+		if (trigger_data->mode & MODE_LINK)
+			strcat(buf, "link ");
+		if (trigger_data->mode & MODE_TX)
+			strcat(buf, "tx ");
+		if (trigger_data->mode & MODE_RX)
+			strcat(buf, "rx ");
+		strcat(buf, "\n");
+	}
+
+	read_unlock(&trigger_data->lock);
+
+	return strlen(buf)+1;
+}
+
+static ssize_t led_mode_store(struct device *dev,
+		struct device_attribute *attr, const char *buf, size_t size)
+{
+	struct led_classdev *led_cdev = dev_get_drvdata(dev);
+	struct led_netdev_data *trigger_data = led_cdev->trigger_data;
+	char copybuf[128];
+	int new_mode = -1;
+	char *p, *token;
+
+	/* take a copy since we don't want to trash the inbound buffer when using strsep */
+	strncpy(copybuf, buf, sizeof(copybuf));
+	copybuf[sizeof(copybuf) - 1] = 0;
+	p = copybuf;
+
+	while ((token = strsep(&p, " \t\n")) != NULL) {
+		if (!*token)
+			continue;
+
+		if (new_mode == -1)
+			new_mode = 0;
+
+		if (!strcmp(token, "none"))
+			new_mode = 0;
+		else if (!strcmp(token, "tx"))
+			new_mode |= MODE_TX;
+		else if (!strcmp(token, "rx"))
+			new_mode |= MODE_RX;
+		else if (!strcmp(token, "link"))
+			new_mode |= MODE_LINK;
+		else
+			return -EINVAL;
+	}
+
+	if (new_mode == -1)
+		return -EINVAL;
+
+	write_lock(&trigger_data->lock);
+	trigger_data->mode = new_mode;
+	set_baseline_state(trigger_data);
+	write_unlock(&trigger_data->lock);
+
+	return size;
+}
+
+static DEVICE_ATTR(mode, 0644, led_mode_show, led_mode_store);
+
+static ssize_t led_interval_show(struct device *dev,
+		struct device_attribute *attr, char *buf)
+{
+	struct led_classdev *led_cdev = dev_get_drvdata(dev);
+	struct led_netdev_data *trigger_data = led_cdev->trigger_data;
+
+	read_lock(&trigger_data->lock);
+	sprintf(buf, "%u\n", jiffies_to_msecs(trigger_data->interval));
+	read_unlock(&trigger_data->lock);
+
+	return strlen(buf) + 1;
+}
+
+static ssize_t led_interval_store(struct device *dev,
+		struct device_attribute *attr, const char *buf, size_t size)
+{
+	struct led_classdev *led_cdev = dev_get_drvdata(dev);
+	struct led_netdev_data *trigger_data = led_cdev->trigger_data;
+	int ret = -EINVAL;
+	char *after;
+	unsigned long value = simple_strtoul(buf, &after, 10);
+	size_t count = after - buf;
+
+	if (isspace(*after))
+		count++;
+
+	/* impose some basic bounds on the timer interval */
+	if (count == size && value >= 5 && value <= 10000) {
+		write_lock(&trigger_data->lock);
+		trigger_data->interval = msecs_to_jiffies(value);
+		set_baseline_state(trigger_data); /* resets timer */
+		write_unlock(&trigger_data->lock);
+		ret = count;
+	}
+
+	return ret;
+}
+
+static DEVICE_ATTR(interval, 0644, led_interval_show, led_interval_store);
+
+static int netdev_trig_notify(struct notifier_block *nb,
+			      unsigned long evt,
+			      void *dv)
+{
+	struct net_device *dev = dv;
+	struct led_netdev_data *trigger_data = container_of(nb, struct led_netdev_data, notifier);
+
+	if (evt != NETDEV_UP && evt != NETDEV_DOWN && evt != NETDEV_CHANGE && evt != NETDEV_REGISTER && evt != NETDEV_UNREGISTER)
+		return NOTIFY_DONE;
+
+	write_lock(&trigger_data->lock);
+
+	if (strcmp(dev->name, trigger_data->device_name))
+		goto done;
+
+	if (evt == NETDEV_REGISTER) {
+		if (trigger_data->net_dev != NULL)
+			dev_put(trigger_data->net_dev);
+		dev_hold(dev);
+		trigger_data->net_dev = dev;
+		trigger_data->link_up = 0;
+		goto done;
+	}
+
+	if (evt == NETDEV_UNREGISTER && trigger_data->net_dev != NULL) {
+		dev_put(trigger_data->net_dev);
+		trigger_data->net_dev = NULL;
+		goto done;
+	}
+
+	/* UP / DOWN / CHANGE */
+
+	trigger_data->link_up = (evt != NETDEV_DOWN && netif_carrier_ok(dev));
+	set_baseline_state(trigger_data);
+
+done:
+	write_unlock(&trigger_data->lock);
+	return NOTIFY_DONE;
+}
+
+/* here's the real work! */
+static void netdev_trig_timer(unsigned long arg)
+{
+	struct led_netdev_data *trigger_data = (struct led_netdev_data *)arg;
+	const struct net_device_stats *dev_stats;
+	unsigned new_activity;
+
+	write_lock(&trigger_data->lock);
+
+	if (!trigger_data->link_up || !trigger_data->net_dev || (trigger_data->mode & (MODE_TX | MODE_RX)) == 0) {
+		/* we don't need to do timer work, just reflect link state. */
+		led_set_brightness(trigger_data->led_cdev, ((trigger_data->mode & MODE_LINK) != 0 && trigger_data->link_up) ? LED_FULL : LED_OFF);
+		goto no_restart;
+	}
+
+	dev_stats = dev_get_stats(trigger_data->net_dev);
+	new_activity =
+		((trigger_data->mode & MODE_TX) ? dev_stats->tx_packets : 0) +
+		((trigger_data->mode & MODE_RX) ? dev_stats->rx_packets : 0);
+
+	if (trigger_data->mode & MODE_LINK) {
+		/* base state is ON (link present) */
+		/* if there's no link, we don't get this far and the LED is off */
+
+		/* OFF -> ON always */
+		/* ON -> OFF on activity */
+		if (trigger_data->led_cdev->brightness == LED_OFF) {
+			led_set_brightness(trigger_data->led_cdev, LED_FULL);
+		} else if (trigger_data->last_activity != new_activity) {
+			led_set_brightness(trigger_data->led_cdev, LED_OFF);
+		}
+	} else {
+		/* base state is OFF */
+		/* ON -> OFF always */
+		/* OFF -> ON on activity */
+		if (trigger_data->led_cdev->brightness == LED_FULL) {
+			led_set_brightness(trigger_data->led_cdev, LED_OFF);
+		} else if (trigger_data->last_activity != new_activity) {
+			led_set_brightness(trigger_data->led_cdev, LED_FULL);
+		}
+	}
+
+	trigger_data->last_activity = new_activity;
+	mod_timer(&trigger_data->timer, jiffies + trigger_data->interval);
+
+no_restart:
+	write_unlock(&trigger_data->lock);
+}
+
+static void netdev_trig_activate(struct led_classdev *led_cdev)
+{
+	struct led_netdev_data *trigger_data;
+	int rc;
+
+	trigger_data = kzalloc(sizeof(struct led_netdev_data), GFP_KERNEL);
+	if (!trigger_data)
+		return;
+
+	rwlock_init(&trigger_data->lock);
+
+	trigger_data->notifier.notifier_call = netdev_trig_notify;
+	trigger_data->notifier.priority = 10;
+
+	setup_timer(&trigger_data->timer, netdev_trig_timer, (unsigned long) trigger_data);
+
+	trigger_data->led_cdev = led_cdev;
+	trigger_data->net_dev = NULL;
+	trigger_data->device_name[0] = 0;
+
+	trigger_data->mode = 0;
+	trigger_data->interval = msecs_to_jiffies(50);
+	trigger_data->link_up = 0;
+	trigger_data->last_activity = 0;
+
+	led_cdev->trigger_data = trigger_data;
+
+	rc = device_create_file(led_cdev->dev, &dev_attr_device_name);
+	if (rc)
+		goto err_out;
+	rc = device_create_file(led_cdev->dev, &dev_attr_mode);
+	if (rc)
+		goto err_out_device_name;
+	rc = device_create_file(led_cdev->dev, &dev_attr_interval);
+	if (rc)
+		goto err_out_mode;
+
+	register_netdevice_notifier(&trigger_data->notifier);
+	return;
+
+err_out_mode:
+	device_remove_file(led_cdev->dev, &dev_attr_mode);
+err_out_device_name:
+	device_remove_file(led_cdev->dev, &dev_attr_device_name);
+err_out:
+	led_cdev->trigger_data = NULL;
+	kfree(trigger_data);
+}
+
+static void netdev_trig_deactivate(struct led_classdev *led_cdev)
+{
+	struct led_netdev_data *trigger_data = led_cdev->trigger_data;
+
+	if (trigger_data) {
+		unregister_netdevice_notifier(&trigger_data->notifier);
+
+		device_remove_file(led_cdev->dev, &dev_attr_device_name);
+		device_remove_file(led_cdev->dev, &dev_attr_mode);
+		device_remove_file(led_cdev->dev, &dev_attr_interval);
+
+		write_lock(&trigger_data->lock);
+
+		if (trigger_data->net_dev) {
+			dev_put(trigger_data->net_dev);
+			trigger_data->net_dev = NULL;
+		}
+
+		write_unlock(&trigger_data->lock);
+
+		del_timer_sync(&trigger_data->timer);
+
+		kfree(trigger_data);
+	}
+}
+
+static struct led_trigger netdev_led_trigger = {
+	.name     = "netdev",
+	.activate = netdev_trig_activate,
+	.deactivate = netdev_trig_deactivate,
+};
+
+static int __init netdev_trig_init(void)
+{
+	return led_trigger_register(&netdev_led_trigger);
+}
+
+static void __exit netdev_trig_exit(void)
+{
+	led_trigger_unregister(&netdev_led_trigger);
+}
+
+module_init(netdev_trig_init);
+module_exit(netdev_trig_exit);
+
+MODULE_AUTHOR("Oliver Jowett <oliver@opencloud.com>");
+MODULE_DESCRIPTION("Netdev LED trigger");
+MODULE_LICENSE("GPL");
diff --git a/target/linux/generic/files/drivers/leds/ledtrig-usbdev.c b/target/linux/generic/files/drivers/leds/ledtrig-usbdev.c
new file mode 100644
index 0000000..70b0e39
--- /dev/null
+++ b/target/linux/generic/files/drivers/leds/ledtrig-usbdev.c
@@ -0,0 +1,348 @@
+/*
+ * LED USB device Trigger
+ *
+ * Toggles the LED to reflect the presence and activity of an USB device
+ * Copyright (C) Gabor Juhos <juhosg@openwrt.org>
+ *
+ * derived from ledtrig-netdev.c:
+ *	Copyright 2007 Oliver Jowett <oliver@opencloud.com>
+ *
+ * ledtrig-netdev.c derived from ledtrig-timer.c:
+ *	Copyright 2005-2006 Openedhand Ltd.
+ *	Author: Richard Purdie <rpurdie@openedhand.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ *
+ */
+
+#include <linux/module.h>
+#include <linux/jiffies.h>
+#include <linux/kernel.h>
+#include <linux/init.h>
+#include <linux/list.h>
+#include <linux/spinlock.h>
+#include <linux/device.h>
+#include <linux/sysdev.h>
+#include <linux/timer.h>
+#include <linux/ctype.h>
+#include <linux/slab.h>
+#include <linux/leds.h>
+#include <linux/usb.h>
+
+#include "leds.h"
+
+#define DEV_BUS_ID_SIZE		32
+
+/*
+ * Configurable sysfs attributes:
+ *
+ * device_name - name of the USB device to monitor
+ * activity_interval - duration of LED blink, in milliseconds
+ */
+
+struct usbdev_trig_data {
+	rwlock_t lock;
+
+	struct timer_list timer;
+	struct notifier_block notifier;
+
+	struct led_classdev *led_cdev;
+	struct usb_device *usb_dev;
+
+	char device_name[DEV_BUS_ID_SIZE];
+	unsigned interval;
+	int last_urbnum;
+};
+
+static void usbdev_trig_update_state(struct usbdev_trig_data *td)
+{
+	if (td->usb_dev)
+		led_set_brightness(td->led_cdev, LED_FULL);
+	else
+		led_set_brightness(td->led_cdev, LED_OFF);
+
+	if (td->interval && td->usb_dev)
+		mod_timer(&td->timer, jiffies + td->interval);
+	else
+		del_timer(&td->timer);
+}
+
+static ssize_t usbdev_trig_name_show(struct device *dev,
+				     struct device_attribute *attr,
+				     char *buf)
+{
+	struct led_classdev *led_cdev = dev_get_drvdata(dev);
+	struct usbdev_trig_data *td = led_cdev->trigger_data;
+
+	read_lock(&td->lock);
+	sprintf(buf, "%s\n", td->device_name);
+	read_unlock(&td->lock);
+
+	return strlen(buf) + 1;
+}
+
+static ssize_t usbdev_trig_name_store(struct device *dev,
+				      struct device_attribute *attr,
+				      const char *buf,
+				      size_t size)
+{
+	struct led_classdev *led_cdev = dev_get_drvdata(dev);
+	struct usbdev_trig_data *td = led_cdev->trigger_data;
+
+	if (size < 0 || size >= DEV_BUS_ID_SIZE)
+		return -EINVAL;
+
+	write_lock(&td->lock);
+
+	strcpy(td->device_name, buf);
+	if (size > 0 && td->device_name[size - 1] == '\n')
+		td->device_name[size - 1] = 0;
+
+	if (td->device_name[0] != 0) {
+		struct usb_device *usb_dev;
+
+		/* check for existing device to update from */
+		usb_dev = usb_find_device_by_name(td->device_name);
+		if (usb_dev) {
+			if (td->usb_dev)
+				usb_put_dev(td->usb_dev);
+
+			td->usb_dev = usb_dev;
+			td->last_urbnum = atomic_read(&usb_dev->urbnum);
+		}
+
+		/* updates LEDs, may start timers */
+		usbdev_trig_update_state(td);
+	}
+
+	write_unlock(&td->lock);
+	return size;
+}
+
+static DEVICE_ATTR(device_name, 0644, usbdev_trig_name_show,
+		   usbdev_trig_name_store);
+
+static ssize_t usbdev_trig_interval_show(struct device *dev,
+				 	 struct device_attribute *attr,
+					 char *buf)
+{
+	struct led_classdev *led_cdev = dev_get_drvdata(dev);
+	struct usbdev_trig_data *td = led_cdev->trigger_data;
+
+	read_lock(&td->lock);
+	sprintf(buf, "%u\n", jiffies_to_msecs(td->interval));
+	read_unlock(&td->lock);
+
+	return strlen(buf) + 1;
+}
+
+static ssize_t usbdev_trig_interval_store(struct device *dev,
+					  struct device_attribute *attr,
+					  const char *buf,
+					  size_t size)
+{
+	struct led_classdev *led_cdev = dev_get_drvdata(dev);
+	struct usbdev_trig_data *td = led_cdev->trigger_data;
+	int ret = -EINVAL;
+	char *after;
+	unsigned long value = simple_strtoul(buf, &after, 10);
+	size_t count = after - buf;
+
+	if (*after && isspace(*after))
+		count++;
+
+	if (count == size && value <= 10000) {
+		write_lock(&td->lock);
+		td->interval = msecs_to_jiffies(value);
+		usbdev_trig_update_state(td); /* resets timer */
+		write_unlock(&td->lock);
+		ret = count;
+	}
+
+	return ret;
+}
+
+static DEVICE_ATTR(activity_interval, 0644, usbdev_trig_interval_show,
+		   usbdev_trig_interval_store);
+
+static int usbdev_trig_notify(struct notifier_block *nb,
+			      unsigned long evt,
+			      void *data)
+{
+	struct usb_device *usb_dev;
+	struct usbdev_trig_data *td;
+
+	if (evt != USB_DEVICE_ADD && evt != USB_DEVICE_REMOVE)
+		return NOTIFY_DONE;
+
+	usb_dev = data;
+	td = container_of(nb, struct usbdev_trig_data, notifier);
+
+	write_lock(&td->lock);
+
+	if (strcmp(dev_name(&usb_dev->dev), td->device_name))
+		goto done;
+
+	if (evt == USB_DEVICE_ADD) {
+		usb_get_dev(usb_dev);
+		if (td->usb_dev != NULL)
+			usb_put_dev(td->usb_dev);
+		td->usb_dev = usb_dev;
+		td->last_urbnum = atomic_read(&usb_dev->urbnum);
+	} else if (evt == USB_DEVICE_REMOVE) {
+		if (td->usb_dev != NULL) {
+			usb_put_dev(td->usb_dev);
+			td->usb_dev = NULL;
+		}
+	}
+
+	usbdev_trig_update_state(td);
+
+done:
+	write_unlock(&td->lock);
+	return NOTIFY_DONE;
+}
+
+/* here's the real work! */
+static void usbdev_trig_timer(unsigned long arg)
+{
+	struct usbdev_trig_data *td = (struct usbdev_trig_data *)arg;
+	int new_urbnum;
+
+	write_lock(&td->lock);
+
+	if (!td->usb_dev || td->interval == 0) {
+		/*
+		 * we don't need to do timer work, just reflect device presence
+		 */
+		if (td->usb_dev)
+			led_set_brightness(td->led_cdev, LED_FULL);
+		else
+			led_set_brightness(td->led_cdev, LED_OFF);
+
+		goto no_restart;
+	}
+
+	if (td->interval)
+		new_urbnum = atomic_read(&td->usb_dev->urbnum);
+	else
+		new_urbnum = 0;
+
+	if (td->usb_dev) {
+		/*
+		 * Base state is ON (device is present). If there's no device,
+		 * we don't get this far and the LED is off.
+		 * OFF -> ON always
+		 * ON -> OFF on activity
+		 */
+		if (td->led_cdev->brightness == LED_OFF)
+			led_set_brightness(td->led_cdev, LED_FULL);
+		else if (td->last_urbnum != new_urbnum)
+			led_set_brightness(td->led_cdev, LED_OFF);
+	} else {
+		/*
+		 * base state is OFF
+		 * ON -> OFF always
+		 * OFF -> ON on activity
+		 */
+		if (td->led_cdev->brightness == LED_FULL)
+			led_set_brightness(td->led_cdev, LED_OFF);
+		else if (td->last_urbnum != new_urbnum)
+			led_set_brightness(td->led_cdev, LED_FULL);
+	}
+
+	td->last_urbnum = new_urbnum;
+	mod_timer(&td->timer, jiffies + td->interval);
+
+no_restart:
+	write_unlock(&td->lock);
+}
+
+static void usbdev_trig_activate(struct led_classdev *led_cdev)
+{
+	struct usbdev_trig_data *td;
+	int rc;
+
+	td = kzalloc(sizeof(struct usbdev_trig_data), GFP_KERNEL);
+	if (!td)
+		return;
+
+	rwlock_init(&td->lock);
+
+	td->notifier.notifier_call = usbdev_trig_notify;
+	td->notifier.priority = 10;
+
+	setup_timer(&td->timer, usbdev_trig_timer, (unsigned long) td);
+
+	td->led_cdev = led_cdev;
+	td->interval = msecs_to_jiffies(50);
+
+	led_cdev->trigger_data = td;
+
+	rc = device_create_file(led_cdev->dev, &dev_attr_device_name);
+	if (rc)
+		goto err_out;
+
+	rc = device_create_file(led_cdev->dev, &dev_attr_activity_interval);
+	if (rc)
+		goto err_out_device_name;
+
+	usb_register_notify(&td->notifier);
+	return;
+
+err_out_device_name:
+	device_remove_file(led_cdev->dev, &dev_attr_device_name);
+err_out:
+	led_cdev->trigger_data = NULL;
+	kfree(td);
+}
+
+static void usbdev_trig_deactivate(struct led_classdev *led_cdev)
+{
+	struct usbdev_trig_data *td = led_cdev->trigger_data;
+
+	if (td) {
+		usb_unregister_notify(&td->notifier);
+
+		device_remove_file(led_cdev->dev, &dev_attr_device_name);
+		device_remove_file(led_cdev->dev, &dev_attr_activity_interval);
+
+		write_lock(&td->lock);
+
+		if (td->usb_dev) {
+			usb_put_dev(td->usb_dev);
+			td->usb_dev = NULL;
+		}
+
+		write_unlock(&td->lock);
+
+		del_timer_sync(&td->timer);
+
+		kfree(td);
+	}
+}
+
+static struct led_trigger usbdev_led_trigger = {
+	.name		= "usbdev",
+	.activate	= usbdev_trig_activate,
+	.deactivate	= usbdev_trig_deactivate,
+};
+
+static int __init usbdev_trig_init(void)
+{
+	return led_trigger_register(&usbdev_led_trigger);
+}
+
+static void __exit usbdev_trig_exit(void)
+{
+	led_trigger_unregister(&usbdev_led_trigger);
+}
+
+module_init(usbdev_trig_init);
+module_exit(usbdev_trig_exit);
+
+MODULE_AUTHOR("Gabor Juhos <juhosg@openwrt.org>");
+MODULE_DESCRIPTION("USB device LED trigger");
+MODULE_LICENSE("GPL v2");
diff --git a/target/linux/generic/files/drivers/mtd/mtdsplit/Kconfig b/target/linux/generic/files/drivers/mtd/mtdsplit/Kconfig
new file mode 100644
index 0000000..c4e3418
--- /dev/null
+++ b/target/linux/generic/files/drivers/mtd/mtdsplit/Kconfig
@@ -0,0 +1,51 @@
+config MTD_SPLIT
+	def_bool n
+	help
+	  Generic MTD split support.
+
+config MTD_SPLIT_SUPPORT
+	def_bool MTD = y
+
+comment "Rootfs partition parsers"
+
+config MTD_SPLIT_SQUASHFS_ROOT
+	bool "Squashfs based root partition parser"
+	depends on MTD_SPLIT_SUPPORT
+	select MTD_SPLIT
+	default n
+	help
+	  This provides a parsing function which allows to detect the
+	  offset and size of the unused portion of a rootfs partition
+	  containing a squashfs.
+
+comment "Firmware partition parsers"
+
+config MTD_SPLIT_SEAMA_FW
+	bool "Seama firmware parser"
+	depends on MTD_SPLIT_SUPPORT
+	select MTD_SPLIT
+
+config MTD_SPLIT_UIMAGE_FW
+	bool "uImage based firmware partition parser"
+	depends on MTD_SPLIT_SUPPORT
+	select MTD_SPLIT
+
+config MTD_SPLIT_FIT_FW
+	bool "FIT based firmware partition parser"
+	depends on MTD_SPLIT_SUPPORT
+	select MTD_SPLIT
+
+config MTD_SPLIT_LZMA_FW
+	bool "LZMA compressed kernel based firmware partition parser"
+	depends on MTD_SPLIT_SUPPORT
+	select MTD_SPLIT
+
+config MTD_SPLIT_TPLINK_FW
+	bool "TP-Link firmware parser"
+	depends on MTD_SPLIT_SUPPORT
+	select MTD_SPLIT
+
+config MTD_SPLIT_TRX_FW
+	bool "TRX image based firmware partition parser"
+	depends on MTD_SPLIT_SUPPORT
+	select MTD_SPLIT
diff --git a/target/linux/generic/files/drivers/mtd/mtdsplit/Makefile b/target/linux/generic/files/drivers/mtd/mtdsplit/Makefile
new file mode 100644
index 0000000..e09476b
--- /dev/null
+++ b/target/linux/generic/files/drivers/mtd/mtdsplit/Makefile
@@ -0,0 +1,8 @@
+obj-$(CONFIG_MTD_SPLIT)		+= mtdsplit.o
+obj-$(CONFIG_MTD_SPLIT_SEAMA_FW) += mtdsplit_seama.o
+obj-$(CONFIG_MTD_SPLIT_SQUASHFS_ROOT) += mtdsplit_squashfs.o
+obj-$(CONFIG_MTD_SPLIT_UIMAGE_FW) += mtdsplit_uimage.o
+obj-$(CONFIG_MTD_SPLIT_FIT_FW) += mtdsplit_fit.o
+obj-$(CONFIG_MTD_SPLIT_LZMA_FW) += mtdsplit_lzma.o
+obj-$(CONFIG_MTD_SPLIT_TPLINK_FW) += mtdsplit_tplink.o
+obj-$(CONFIG_MTD_SPLIT_TRX_FW) += mtdsplit_trx.o
diff --git a/target/linux/generic/files/drivers/mtd/mtdsplit/mtdsplit.c b/target/linux/generic/files/drivers/mtd/mtdsplit/mtdsplit.c
new file mode 100644
index 0000000..162739f
--- /dev/null
+++ b/target/linux/generic/files/drivers/mtd/mtdsplit/mtdsplit.c
@@ -0,0 +1,116 @@
+/*
+ * Copyright (C) 2009-2013 Felix Fietkau <nbd@openwrt.org>
+ * Copyright (C) 2009-2013 Gabor Juhos <juhosg@openwrt.org>
+ * Copyright (C) 2012 Jonas Gorski <jogo@openwrt.org>
+ * Copyright (C) 2013 Hauke Mehrtens <hauke@hauke-m.de>
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms of the GNU General Public License version 2 as published
+ * by the Free Software Foundation.
+ *
+ */
+
+#define pr_fmt(fmt)	"mtdsplit: " fmt
+
+#include <linux/export.h>
+#include <linux/init.h>
+#include <linux/kernel.h>
+#include <linux/magic.h>
+#include <linux/mtd/mtd.h>
+#include <linux/mtd/partitions.h>
+#include <linux/byteorder/generic.h>
+
+#include "mtdsplit.h"
+
+struct squashfs_super_block {
+	__le32 s_magic;
+	__le32 pad0[9];
+	__le64 bytes_used;
+};
+
+int mtd_get_squashfs_len(struct mtd_info *master,
+			 size_t offset,
+			 size_t *squashfs_len)
+{
+	struct squashfs_super_block sb;
+	size_t retlen;
+	int err;
+
+	err = mtd_read(master, offset, sizeof(sb), &retlen, (void *)&sb);
+	if (err || (retlen != sizeof(sb))) {
+		pr_alert("error occured while reading from \"%s\"\n",
+			 master->name);
+		return -EIO;
+	}
+
+	if (le32_to_cpu(sb.s_magic) != SQUASHFS_MAGIC) {
+		pr_alert("no squashfs found in \"%s\"\n", master->name);
+		return -EINVAL;
+	}
+
+	retlen = le64_to_cpu(sb.bytes_used);
+	if (retlen <= 0) {
+		pr_alert("squashfs is empty in \"%s\"\n", master->name);
+		return -ENODEV;
+	}
+
+	if (offset + retlen > master->size) {
+		pr_alert("squashfs has invalid size in \"%s\"\n",
+			 master->name);
+		return -EINVAL;
+	}
+
+	*squashfs_len = retlen;
+	return 0;
+}
+EXPORT_SYMBOL_GPL(mtd_get_squashfs_len);
+
+static ssize_t mtd_next_eb(struct mtd_info *mtd, size_t offset)
+{
+	return mtd_rounddown_to_eb(offset, mtd) + mtd->erasesize;
+}
+
+int mtd_check_rootfs_magic(struct mtd_info *mtd, size_t offset)
+{
+	u32 magic;
+	size_t retlen;
+	int ret;
+
+	ret = mtd_read(mtd, offset, sizeof(magic), &retlen,
+		       (unsigned char *) &magic);
+	if (ret)
+		return ret;
+
+	if (retlen != sizeof(magic))
+		return -EIO;
+
+	if (le32_to_cpu(magic) != SQUASHFS_MAGIC &&
+	    magic != 0x19852003)
+		return -EINVAL;
+
+	return 0;
+}
+EXPORT_SYMBOL_GPL(mtd_check_rootfs_magic);
+
+int mtd_find_rootfs_from(struct mtd_info *mtd,
+			 size_t from,
+			 size_t limit,
+			 size_t *ret_offset)
+{
+	size_t offset;
+	int err;
+
+	for (offset = from; offset < limit;
+	     offset = mtd_next_eb(mtd, offset)) {
+		err = mtd_check_rootfs_magic(mtd, offset);
+		if (err)
+			continue;
+
+		*ret_offset = offset;
+		return 0;
+	}
+
+	return -ENODEV;
+}
+EXPORT_SYMBOL_GPL(mtd_find_rootfs_from);
+
diff --git a/target/linux/generic/files/drivers/mtd/mtdsplit/mtdsplit.h b/target/linux/generic/files/drivers/mtd/mtdsplit/mtdsplit.h
new file mode 100644
index 0000000..7ee88b0
--- /dev/null
+++ b/target/linux/generic/files/drivers/mtd/mtdsplit/mtdsplit.h
@@ -0,0 +1,55 @@
+/*
+ * Copyright (C) 2009-2013 Felix Fietkau <nbd@openwrt.org>
+ * Copyright (C) 2009-2013 Gabor Juhos <juhosg@openwrt.org>
+ * Copyright (C) 2012 Jonas Gorski <jogo@openwrt.org>
+ * Copyright (C) 2013 Hauke Mehrtens <hauke@hauke-m.de>
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms of the GNU General Public License version 2 as published
+ * by the Free Software Foundation.
+ *
+ */
+
+#ifndef _MTDSPLIT_H
+#define _MTDSPLIT_H
+
+#define KERNEL_PART_NAME	"kernel"
+#define ROOTFS_PART_NAME	"rootfs"
+
+#define ROOTFS_SPLIT_NAME	"rootfs_data"
+
+#ifdef CONFIG_MTD_SPLIT
+int mtd_get_squashfs_len(struct mtd_info *master,
+			 size_t offset,
+			 size_t *squashfs_len);
+
+int mtd_check_rootfs_magic(struct mtd_info *mtd, size_t offset);
+
+int mtd_find_rootfs_from(struct mtd_info *mtd,
+			 size_t from,
+			 size_t limit,
+			 size_t *ret_offset);
+
+#else
+static inline int mtd_get_squashfs_len(struct mtd_info *master,
+				       size_t offset,
+				       size_t *squashfs_len)
+{
+	return -ENODEV;
+}
+
+static inline int mtd_check_rootfs_magic(struct mtd_info *mtd, size_t offset)
+{
+	return -EINVAL;
+}
+
+static inline int mtd_find_rootfs_from(struct mtd_info *mtd,
+				       size_t from,
+				       size_t limit,
+				       size_t *ret_offset)
+{
+	return -ENODEV;
+}
+#endif /* CONFIG_MTD_SPLIT */
+
+#endif /* _MTDSPLIT_H */
diff --git a/target/linux/generic/files/drivers/mtd/mtdsplit/mtdsplit_fit.c b/target/linux/generic/files/drivers/mtd/mtdsplit/mtdsplit_fit.c
new file mode 100644
index 0000000..d1087f6
--- /dev/null
+++ b/target/linux/generic/files/drivers/mtd/mtdsplit/mtdsplit_fit.c
@@ -0,0 +1,140 @@
+/*
+ * Copyright (c) 2015 The Linux Foundation
+ * Copyright (C) 2014 Gabor Juhos <juhosg@openwrt.org>
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ */
+
+#include <linux/module.h>
+#include <linux/mtd/mtd.h>
+#include <linux/mtd/partitions.h>
+#include <linux/types.h>
+#include <linux/byteorder/generic.h>
+#include <linux/slab.h>
+#include <linux/of_fdt.h>
+
+#include "mtdsplit.h"
+
+struct fdt_header {
+	uint32_t magic;			 /* magic word FDT_MAGIC */
+	uint32_t totalsize;		 /* total size of DT block */
+	uint32_t off_dt_struct;		 /* offset to structure */
+	uint32_t off_dt_strings;	 /* offset to strings */
+	uint32_t off_mem_rsvmap;	 /* offset to memory reserve map */
+	uint32_t version;		 /* format version */
+	uint32_t last_comp_version;	 /* last compatible version */
+
+	/* version 2 fields below */
+	uint32_t boot_cpuid_phys;	 /* Which physical CPU id we're
+					    booting on */
+	/* version 3 fields below */
+	uint32_t size_dt_strings;	 /* size of the strings block */
+
+	/* version 17 fields below */
+	uint32_t size_dt_struct;	 /* size of the structure block */
+};
+
+static int
+mtdsplit_fit_parse(struct mtd_info *mtd, struct mtd_partition **pparts,
+	           struct mtd_part_parser_data *data)
+{
+	struct fdt_header hdr;
+	size_t hdr_len, retlen;
+	size_t offset;
+	size_t fit_offset, fit_size;
+	size_t rootfs_offset, rootfs_size;
+	struct mtd_partition *parts;
+	int ret;
+
+	hdr_len = sizeof(struct fdt_header);
+
+	/* Parse the MTD device & search for the FIT image location */
+	for(offset = 0; offset < mtd->size; offset += mtd->erasesize) {
+		ret = mtd_read(mtd, 0, hdr_len, &retlen, (void*) &hdr);
+		if (ret) {
+			pr_err("read error in \"%s\" at offset 0x%llx\n",
+			       mtd->name, (unsigned long long) offset);
+			return ret;
+		}
+
+		if (retlen != hdr_len) {
+			pr_err("short read in \"%s\"\n", mtd->name);
+			return -EIO;
+		}
+
+		/* Check the magic - see if this is a FIT image */
+		if (be32_to_cpu(hdr.magic) != OF_DT_HEADER) {
+			pr_debug("no valid FIT image found in \"%s\" at offset %llx\n",
+				 mtd->name, (unsigned long long) offset);
+			continue;
+		}
+
+		/* We found a FIT image. Let's keep going */
+		break;
+	}
+
+	fit_offset = offset;
+	fit_size = be32_to_cpu(hdr.totalsize);
+
+	if (fit_size == 0) {
+		pr_err("FIT image in \"%s\" at offset %llx has null size\n",
+		       mtd->name, (unsigned long long) fit_offset);
+		return -ENODEV;
+	}
+
+	/* Search for the rootfs partition after the FIT image */
+	ret = mtd_find_rootfs_from(mtd, fit_offset + fit_size,
+				   mtd->size, &rootfs_offset);
+	if (ret) {
+		pr_info("no rootfs found after FIT image in \"%s\"\n",
+			mtd->name);
+		return ret;
+	}
+
+	rootfs_size = mtd->size - rootfs_offset;
+
+	parts = kzalloc(2 * sizeof(*parts), GFP_KERNEL);
+	if (!parts)
+		return -ENOMEM;
+
+	parts[0].name = KERNEL_PART_NAME;
+	parts[0].offset = fit_offset;
+	parts[0].size = mtd_rounddown_to_eb(fit_size, mtd) + mtd->erasesize;
+
+	parts[1].name = ROOTFS_PART_NAME;
+	parts[1].offset = rootfs_offset;
+	parts[1].size = rootfs_size;
+
+	*pparts = parts;
+	return 2;
+}
+
+static struct mtd_part_parser uimage_parser = {
+	.owner = THIS_MODULE,
+	.name = "fit-fw",
+	.parse_fn = mtdsplit_fit_parse,
+	.type = MTD_PARSER_TYPE_FIRMWARE,
+};
+
+/**************************************************
+ * Init
+ **************************************************/
+
+static int __init mtdsplit_fit_init(void)
+{
+	register_mtd_parser(&uimage_parser);
+
+	return 0;
+}
+
+module_init(mtdsplit_fit_init);
diff --git a/target/linux/generic/files/drivers/mtd/mtdsplit/mtdsplit_lzma.c b/target/linux/generic/files/drivers/mtd/mtdsplit/mtdsplit_lzma.c
new file mode 100644
index 0000000..64dc7cb
--- /dev/null
+++ b/target/linux/generic/files/drivers/mtd/mtdsplit/mtdsplit_lzma.c
@@ -0,0 +1,96 @@
+/*
+ *  Copyright (C) 2014 Gabor Juhos <juhosg@openwrt.org>
+ *
+ *  This program is free software; you can redistribute it and/or modify it
+ *  under the terms of the GNU General Public License version 2 as published
+ *  by the Free Software Foundation.
+ *
+ */
+
+#include <linux/module.h>
+#include <linux/init.h>
+#include <linux/kernel.h>
+#include <linux/slab.h>
+#include <linux/mtd/mtd.h>
+#include <linux/mtd/partitions.h>
+
+#include <asm/unaligned.h>
+
+#include "mtdsplit.h"
+
+#define LZMA_NR_PARTS		2
+#define LZMA_PROPERTIES_SIZE	5
+
+struct lzma_header {
+	u8 props[LZMA_PROPERTIES_SIZE];
+	u8 size_low[4];
+	u8 size_high[4];
+};
+
+static int mtdsplit_parse_lzma(struct mtd_info *master,
+			       struct mtd_partition **pparts,
+			       struct mtd_part_parser_data *data)
+{
+	struct lzma_header hdr;
+	size_t hdr_len, retlen;
+	size_t rootfs_offset;
+	u32 t;
+	struct mtd_partition *parts;
+	int err;
+
+	hdr_len = sizeof(hdr);
+	err = mtd_read(master, 0, hdr_len, &retlen, (void *) &hdr);
+	if (err)
+		return err;
+
+	if (retlen != hdr_len)
+		return -EIO;
+
+	/* verify LZMA properties */
+	if (hdr.props[0] >= (9 * 5 * 5))
+		return -EINVAL;
+
+	t = get_unaligned_le32(&hdr.props[1]);
+	if (!is_power_of_2(t))
+		return -EINVAL;
+
+	t = get_unaligned_le32(&hdr.size_high);
+	if (t)
+		return -EINVAL;
+
+	err = mtd_find_rootfs_from(master, master->erasesize,
+				   master->size, &rootfs_offset);
+	if (err)
+		return err;
+
+	parts = kzalloc(LZMA_NR_PARTS * sizeof(*parts), GFP_KERNEL);
+	if (!parts)
+		return -ENOMEM;
+
+	parts[0].name = KERNEL_PART_NAME;
+	parts[0].offset = 0;
+	parts[0].size = rootfs_offset;
+
+	parts[1].name = ROOTFS_PART_NAME;
+	parts[1].offset = rootfs_offset;
+	parts[1].size = master->size - rootfs_offset;
+
+	*pparts = parts;
+	return LZMA_NR_PARTS;
+}
+
+static struct mtd_part_parser mtdsplit_lzma_parser = {
+	.owner = THIS_MODULE,
+	.name = "lzma-fw",
+	.parse_fn = mtdsplit_parse_lzma,
+	.type = MTD_PARSER_TYPE_FIRMWARE,
+};
+
+static int __init mtdsplit_lzma_init(void)
+{
+	register_mtd_parser(&mtdsplit_lzma_parser);
+
+	return 0;
+}
+
+subsys_initcall(mtdsplit_lzma_init);
diff --git a/target/linux/generic/files/drivers/mtd/mtdsplit/mtdsplit_seama.c b/target/linux/generic/files/drivers/mtd/mtdsplit/mtdsplit_seama.c
new file mode 100644
index 0000000..6f21f8f
--- /dev/null
+++ b/target/linux/generic/files/drivers/mtd/mtdsplit/mtdsplit_seama.c
@@ -0,0 +1,103 @@
+/*
+ *  Copyright (C) 2013 Gabor Juhos <juhosg@openwrt.org>
+ *
+ *  This program is free software; you can redistribute it and/or modify it
+ *  under the terms of the GNU General Public License version 2 as published
+ *  by the Free Software Foundation.
+ *
+ */
+
+#include <linux/module.h>
+#include <linux/init.h>
+#include <linux/kernel.h>
+#include <linux/slab.h>
+#include <linux/mtd/mtd.h>
+#include <linux/mtd/partitions.h>
+#include <linux/byteorder/generic.h>
+
+#include "mtdsplit.h"
+
+#define SEAMA_MAGIC		0x5EA3A417
+#define SEAMA_NR_PARTS		2
+#define SEAMA_MIN_ROOTFS_OFFS	0x80000	/* 512KiB */
+
+struct seama_header {
+	__be32	magic;		/* should always be SEAMA_MAGIC. */
+	__be16	reserved;	/* reserved for  */
+	__be16	metasize;	/* size of the META data */
+	__be32	size;		/* size of the image */
+};
+
+static int mtdsplit_parse_seama(struct mtd_info *master,
+				struct mtd_partition **pparts,
+				struct mtd_part_parser_data *data)
+{
+	struct seama_header hdr;
+	size_t hdr_len, retlen, kernel_size;
+	size_t rootfs_offset;
+	struct mtd_partition *parts;
+	int err;
+
+	hdr_len = sizeof(hdr);
+	err = mtd_read(master, 0, hdr_len, &retlen, (void *) &hdr);
+	if (err)
+		return err;
+
+	if (retlen != hdr_len)
+		return -EIO;
+
+	/* sanity checks */
+	if (be32_to_cpu(hdr.magic) != SEAMA_MAGIC)
+		return -EINVAL;
+
+	kernel_size = hdr_len + be32_to_cpu(hdr.size) +
+		      be16_to_cpu(hdr.metasize);
+	if (kernel_size > master->size)
+		return -EINVAL;
+
+	/* Find the rootfs after the kernel. */
+	err = mtd_check_rootfs_magic(master, kernel_size);
+	if (!err) {
+		rootfs_offset = kernel_size;
+	} else {
+		/*
+		 * The size in the header might cover the rootfs as well.
+		 * Start the search from an arbitrary offset.
+		 */
+		err = mtd_find_rootfs_from(master, SEAMA_MIN_ROOTFS_OFFS,
+					   master->size, &rootfs_offset);
+		if (err)
+			return err;
+	}
+
+	parts = kzalloc(SEAMA_NR_PARTS * sizeof(*parts), GFP_KERNEL);
+	if (!parts)
+		return -ENOMEM;
+
+	parts[0].name = KERNEL_PART_NAME;
+	parts[0].offset = 0;
+	parts[0].size = rootfs_offset;
+
+	parts[1].name = ROOTFS_PART_NAME;
+	parts[1].offset = rootfs_offset;
+	parts[1].size = master->size - rootfs_offset;
+
+	*pparts = parts;
+	return SEAMA_NR_PARTS;
+}
+
+static struct mtd_part_parser mtdsplit_seama_parser = {
+	.owner = THIS_MODULE,
+	.name = "seama-fw",
+	.parse_fn = mtdsplit_parse_seama,
+	.type = MTD_PARSER_TYPE_FIRMWARE,
+};
+
+static int __init mtdsplit_seama_init(void)
+{
+	register_mtd_parser(&mtdsplit_seama_parser);
+
+	return 0;
+}
+
+subsys_initcall(mtdsplit_seama_init);
diff --git a/target/linux/generic/files/drivers/mtd/mtdsplit/mtdsplit_squashfs.c b/target/linux/generic/files/drivers/mtd/mtdsplit/mtdsplit_squashfs.c
new file mode 100644
index 0000000..3d80e07
--- /dev/null
+++ b/target/linux/generic/files/drivers/mtd/mtdsplit/mtdsplit_squashfs.c
@@ -0,0 +1,72 @@
+/*
+ *  Copyright (C) 2013 Felix Fietkau <nbd@openwrt.org>
+ *  Copyright (C) 2013 Gabor Juhos <juhosg@openwrt.org>
+ *
+ *  This program is free software; you can redistribute it and/or modify it
+ *  under the terms of the GNU General Public License version 2 as published
+ *  by the Free Software Foundation.
+ *
+ */
+
+#define pr_fmt(fmt)	KBUILD_MODNAME ": " fmt
+
+#include <linux/module.h>
+#include <linux/init.h>
+#include <linux/kernel.h>
+#include <linux/slab.h>
+#include <linux/magic.h>
+#include <linux/mtd/mtd.h>
+#include <linux/mtd/partitions.h>
+#include <linux/byteorder/generic.h>
+
+#include "mtdsplit.h"
+
+static int
+mtdsplit_parse_squashfs(struct mtd_info *master,
+			struct mtd_partition **pparts,
+			struct mtd_part_parser_data *data)
+{
+	struct mtd_partition *part;
+	struct mtd_info *parent_mtd;
+	size_t part_offset;
+	size_t squashfs_len;
+	int err;
+
+	err = mtd_get_squashfs_len(master, 0, &squashfs_len);
+	if (err)
+		return err;
+
+	parent_mtd = mtdpart_get_master(master);
+	part_offset = mtdpart_get_offset(master);
+
+	part = kzalloc(sizeof(*part), GFP_KERNEL);
+	if (!part) {
+		pr_alert("unable to allocate memory for \"%s\" partition\n",
+			 ROOTFS_SPLIT_NAME);
+		return -ENOMEM;
+	}
+
+	part->name = ROOTFS_SPLIT_NAME;
+	part->offset = mtd_roundup_to_eb(part_offset + squashfs_len,
+					 parent_mtd) - part_offset;
+	part->size = master->size - part->offset;
+
+	*pparts = part;
+	return 1;
+}
+
+static struct mtd_part_parser mtdsplit_squashfs_parser = {
+	.owner = THIS_MODULE,
+	.name = "squashfs-split",
+	.parse_fn = mtdsplit_parse_squashfs,
+	.type = MTD_PARSER_TYPE_ROOTFS,
+};
+
+static int __init mtdsplit_squashfs_init(void)
+{
+	register_mtd_parser(&mtdsplit_squashfs_parser);
+
+	return 0;
+}
+
+subsys_initcall(mtdsplit_squashfs_init);
diff --git a/target/linux/generic/files/drivers/mtd/mtdsplit/mtdsplit_tplink.c b/target/linux/generic/files/drivers/mtd/mtdsplit/mtdsplit_tplink.c
new file mode 100644
index 0000000..00c2d39
--- /dev/null
+++ b/target/linux/generic/files/drivers/mtd/mtdsplit/mtdsplit_tplink.c
@@ -0,0 +1,169 @@
+/*
+ *  Copyright (C) 2013 Gabor Juhos <juhosg@openwrt.org>
+ *  Copyright (C) 2014 Felix Fietkau <nbd@openwrt.org>
+ *
+ *  This program is free software; you can redistribute it and/or modify it
+ *  under the terms of the GNU General Public License version 2 as published
+ *  by the Free Software Foundation.
+ *
+ */
+
+#include <linux/module.h>
+#include <linux/init.h>
+#include <linux/kernel.h>
+#include <linux/slab.h>
+#include <linux/mtd/mtd.h>
+#include <linux/mtd/partitions.h>
+#include <linux/byteorder/generic.h>
+
+#include "mtdsplit.h"
+
+#define TPLINK_NR_PARTS		2
+#define TPLINK_MIN_ROOTFS_OFFS	0x80000	/* 512KiB */
+
+#define MD5SUM_LEN  16
+
+struct fw_v1 {
+	char		vendor_name[24];
+	char		fw_version[36];
+	uint32_t	hw_id;		/* hardware id */
+	uint32_t	hw_rev;		/* hardware revision */
+	uint32_t	unk1;
+	uint8_t		md5sum1[MD5SUM_LEN];
+	uint32_t	unk2;
+	uint8_t		md5sum2[MD5SUM_LEN];
+	uint32_t	unk3;
+	uint32_t	kernel_la;	/* kernel load address */
+	uint32_t	kernel_ep;	/* kernel entry point */
+	uint32_t	fw_length;	/* total length of the firmware */
+	uint32_t	kernel_ofs;	/* kernel data offset */
+	uint32_t	kernel_len;	/* kernel data length */
+	uint32_t	rootfs_ofs;	/* rootfs data offset */
+	uint32_t	rootfs_len;	/* rootfs data length */
+	uint32_t	boot_ofs;	/* bootloader data offset */
+	uint32_t	boot_len;	/* bootloader data length */
+	uint8_t		pad[360];
+} __attribute__ ((packed));
+
+struct fw_v2 {
+	char		fw_version[48]; /* 0x04: fw version string */
+	uint32_t	hw_id;		/* 0x34: hardware id */
+	uint32_t	hw_rev;		/* 0x38: FIXME: hardware revision? */
+	uint32_t	unk1;	        /* 0x3c: 0x00000000 */
+	uint8_t		md5sum1[MD5SUM_LEN]; /* 0x40 */
+	uint32_t	unk2;		/* 0x50: 0x00000000 */
+	uint8_t		md5sum2[MD5SUM_LEN]; /* 0x54 */
+	uint32_t	unk3;		/* 0x64: 0xffffffff */
+
+	uint32_t	kernel_la;	/* 0x68: kernel load address */
+	uint32_t	kernel_ep;	/* 0x6c: kernel entry point */
+	uint32_t	fw_length;	/* 0x70: total length of the image */
+	uint32_t	kernel_ofs;	/* 0x74: kernel data offset */
+	uint32_t	kernel_len;	/* 0x78: kernel data length */
+	uint32_t	rootfs_ofs;	/* 0x7c: rootfs data offset */
+	uint32_t	rootfs_len;	/* 0x80: rootfs data length */
+	uint32_t	boot_ofs;	/* 0x84: FIXME: seems to be unused */
+	uint32_t	boot_len;	/* 0x88: FIXME: seems to be unused */
+	uint16_t	unk4;		/* 0x8c: 0x55aa */
+	uint8_t		sver_hi;	/* 0x8e */
+	uint8_t		sver_lo;	/* 0x8f */
+	uint8_t		unk5;		/* 0x90: magic: 0xa5 */
+	uint8_t		ver_hi;         /* 0x91 */
+	uint8_t		ver_mid;        /* 0x92 */
+	uint8_t		ver_lo;         /* 0x93 */
+	uint8_t		pad[364];
+} __attribute__ ((packed));
+
+struct tplink_fw_header {
+	uint32_t version;
+	union {
+		struct fw_v1 v1;
+		struct fw_v2 v2;
+	};
+};
+
+static int mtdsplit_parse_tplink(struct mtd_info *master,
+				struct mtd_partition **pparts,
+				struct mtd_part_parser_data *data)
+{
+	struct tplink_fw_header hdr;
+	size_t hdr_len, retlen, kernel_size;
+	size_t rootfs_offset;
+	struct mtd_partition *parts;
+	int err;
+
+	hdr_len = sizeof(hdr);
+	err = mtd_read(master, 0, hdr_len, &retlen, (void *) &hdr);
+	if (err)
+		return err;
+
+	if (retlen != hdr_len)
+		return -EIO;
+
+	switch (le32_to_cpu(hdr.version)) {
+	case 1:
+		if (be32_to_cpu(hdr.v1.kernel_ofs) != sizeof(hdr))
+			return -EINVAL;
+
+		kernel_size = sizeof(hdr) + be32_to_cpu(hdr.v1.kernel_len);
+		break;
+	case 2:
+	case 3:
+		if (be32_to_cpu(hdr.v2.kernel_ofs) != sizeof(hdr))
+			return -EINVAL;
+
+		kernel_size = sizeof(hdr) + be32_to_cpu(hdr.v2.kernel_len);
+		break;
+	default:
+		return -EINVAL;
+	}
+
+	if (kernel_size > master->size)
+		return -EINVAL;
+
+	/* Find the rootfs after the kernel. */
+	err = mtd_check_rootfs_magic(master, kernel_size);
+	if (!err) {
+		rootfs_offset = kernel_size;
+	} else {
+		/*
+		 * The size in the header might cover the rootfs as well.
+		 * Start the search from an arbitrary offset.
+		 */
+		err = mtd_find_rootfs_from(master, TPLINK_MIN_ROOTFS_OFFS,
+					   master->size, &rootfs_offset);
+		if (err)
+			return err;
+	}
+
+	parts = kzalloc(TPLINK_NR_PARTS * sizeof(*parts), GFP_KERNEL);
+	if (!parts)
+		return -ENOMEM;
+
+	parts[0].name = KERNEL_PART_NAME;
+	parts[0].offset = 0;
+	parts[0].size = rootfs_offset;
+
+	parts[1].name = ROOTFS_PART_NAME;
+	parts[1].offset = rootfs_offset;
+	parts[1].size = master->size - rootfs_offset;
+
+	*pparts = parts;
+	return TPLINK_NR_PARTS;
+}
+
+static struct mtd_part_parser mtdsplit_tplink_parser = {
+	.owner = THIS_MODULE,
+	.name = "tplink-fw",
+	.parse_fn = mtdsplit_parse_tplink,
+	.type = MTD_PARSER_TYPE_FIRMWARE,
+};
+
+static int __init mtdsplit_tplink_init(void)
+{
+	register_mtd_parser(&mtdsplit_tplink_parser);
+
+	return 0;
+}
+
+subsys_initcall(mtdsplit_tplink_init);
diff --git a/target/linux/generic/files/drivers/mtd/mtdsplit/mtdsplit_trx.c b/target/linux/generic/files/drivers/mtd/mtdsplit/mtdsplit_trx.c
new file mode 100644
index 0000000..6efffce
--- /dev/null
+++ b/target/linux/generic/files/drivers/mtd/mtdsplit/mtdsplit_trx.c
@@ -0,0 +1,147 @@
+/*
+ *  Copyright (C) 2013 Gabor Juhos <juhosg@openwrt.org>
+ *  Copyright (C) 2014 Felix Fietkau <nbd@openwrt.org>
+ *
+ *  This program is free software; you can redistribute it and/or modify it
+ *  under the terms of the GNU General Public License version 2 as published
+ *  by the Free Software Foundation.
+ *
+ */
+
+#define pr_fmt(fmt)	KBUILD_MODNAME ": " fmt
+
+#include <linux/module.h>
+#include <linux/init.h>
+#include <linux/kernel.h>
+#include <linux/slab.h>
+#include <linux/mtd/mtd.h>
+#include <linux/mtd/partitions.h>
+#include <linux/byteorder/generic.h>
+
+#include "mtdsplit.h"
+
+#define TRX_MAGIC   0x30524448  /* "HDR0" */
+
+struct trx_header {
+	__le32 magic;
+	__le32 len;
+	__le32 crc32;
+	__le32 flag_version;
+	__le32 offset[4];
+};
+
+static int
+read_trx_header(struct mtd_info *mtd, size_t offset,
+		   struct trx_header *header)
+{
+	size_t header_len;
+	size_t retlen;
+	int ret;
+
+	header_len = sizeof(*header);
+	ret = mtd_read(mtd, offset, header_len, &retlen,
+		       (unsigned char *) header);
+	if (ret) {
+		pr_debug("read error in \"%s\"\n", mtd->name);
+		return ret;
+	}
+
+	if (retlen != header_len) {
+		pr_debug("short read in \"%s\"\n", mtd->name);
+		return -EIO;
+	}
+
+	return 0;
+}
+
+static int
+mtdsplit_parse_trx(struct mtd_info *master,
+		   struct mtd_partition **pparts,
+		   struct mtd_part_parser_data *data)
+{
+	struct mtd_partition *parts;
+	struct trx_header hdr;
+	int nr_parts;
+	size_t offset;
+	size_t trx_offset;
+	size_t trx_size = 0;
+	size_t rootfs_offset;
+	size_t rootfs_size = 0;
+	int ret;
+
+	nr_parts = 2;
+	parts = kzalloc(nr_parts * sizeof(*parts), GFP_KERNEL);
+	if (!parts)
+		return -ENOMEM;
+
+	/* find trx image on erase block boundaries */
+	for (offset = 0; offset < master->size; offset += master->erasesize) {
+		trx_size = 0;
+
+		ret = read_trx_header(master, offset, &hdr);
+		if (ret)
+			continue;
+
+		if (hdr.magic != cpu_to_le32(TRX_MAGIC)) {
+			pr_debug("no valid trx header found in \"%s\" at offset %llx\n",
+				 master->name, (unsigned long long) offset);
+			continue;
+		}
+
+		trx_size = le32_to_cpu(hdr.len);
+		if ((offset + trx_size) > master->size) {
+			pr_debug("trx image exceeds MTD device \"%s\"\n",
+				 master->name);
+			continue;
+		}
+		break;
+	}
+
+	if (trx_size == 0) {
+		pr_debug("no trx header found in \"%s\"\n", master->name);
+		ret = -ENODEV;
+		goto err;
+	}
+
+	trx_offset = offset + hdr.offset[0];
+	rootfs_offset = offset + hdr.offset[1];
+	rootfs_size = master->size - rootfs_offset;
+	trx_size = rootfs_offset - trx_offset;
+
+	if (rootfs_size == 0) {
+		pr_debug("no rootfs found in \"%s\"\n", master->name);
+		ret = -ENODEV;
+		goto err;
+	}
+
+	parts[0].name = KERNEL_PART_NAME;
+	parts[0].offset = trx_offset;
+	parts[0].size = trx_size;
+
+	parts[1].name = ROOTFS_PART_NAME;
+	parts[1].offset = rootfs_offset;
+	parts[1].size = rootfs_size;
+
+	*pparts = parts;
+	return nr_parts;
+
+err:
+	kfree(parts);
+	return ret;
+}
+
+static struct mtd_part_parser trx_parser = {
+	.owner = THIS_MODULE,
+	.name = "trx-fw",
+	.parse_fn = mtdsplit_parse_trx,
+	.type = MTD_PARSER_TYPE_FIRMWARE,
+};
+
+static int __init mtdsplit_trx_init(void)
+{
+	register_mtd_parser(&trx_parser);
+
+	return 0;
+}
+
+module_init(mtdsplit_trx_init);
diff --git a/target/linux/generic/files/drivers/mtd/mtdsplit/mtdsplit_uimage.c b/target/linux/generic/files/drivers/mtd/mtdsplit/mtdsplit_uimage.c
new file mode 100644
index 0000000..2602f98
--- /dev/null
+++ b/target/linux/generic/files/drivers/mtd/mtdsplit/mtdsplit_uimage.c
@@ -0,0 +1,361 @@
+/*
+ *  Copyright (C) 2013 Gabor Juhos <juhosg@openwrt.org>
+ *
+ *  This program is free software; you can redistribute it and/or modify it
+ *  under the terms of the GNU General Public License version 2 as published
+ *  by the Free Software Foundation.
+ *
+ */
+
+#define pr_fmt(fmt)	KBUILD_MODNAME ": " fmt
+
+#include <linux/module.h>
+#include <linux/init.h>
+#include <linux/kernel.h>
+#include <linux/slab.h>
+#include <linux/vmalloc.h>
+#include <linux/mtd/mtd.h>
+#include <linux/mtd/partitions.h>
+#include <linux/byteorder/generic.h>
+
+#include "mtdsplit.h"
+
+/*
+ * uimage_header itself is only 64B, but it may be prepended with another data.
+ * Currently the biggest size is for Edimax devices: 20B + 64B
+ */
+#define MAX_HEADER_LEN		84
+
+#define IH_MAGIC	0x27051956	/* Image Magic Number		*/
+#define IH_NMLEN		32	/* Image Name Length		*/
+
+#define IH_OS_LINUX		5	/* Linux	*/
+
+#define IH_TYPE_KERNEL		2	/* OS Kernel Image		*/
+#define IH_TYPE_FILESYSTEM	7	/* Filesystem Image		*/
+
+/*
+ * Legacy format image header,
+ * all data in network byte order (aka natural aka bigendian).
+ */
+struct uimage_header {
+	uint32_t	ih_magic;	/* Image Header Magic Number	*/
+	uint32_t	ih_hcrc;	/* Image Header CRC Checksum	*/
+	uint32_t	ih_time;	/* Image Creation Timestamp	*/
+	uint32_t	ih_size;	/* Image Data Size		*/
+	uint32_t	ih_load;	/* Data	 Load  Address		*/
+	uint32_t	ih_ep;		/* Entry Point Address		*/
+	uint32_t	ih_dcrc;	/* Image Data CRC Checksum	*/
+	uint8_t		ih_os;		/* Operating System		*/
+	uint8_t		ih_arch;	/* CPU architecture		*/
+	uint8_t		ih_type;	/* Image Type			*/
+	uint8_t		ih_comp;	/* Compression Type		*/
+	uint8_t		ih_name[IH_NMLEN];	/* Image Name		*/
+};
+
+static int
+read_uimage_header(struct mtd_info *mtd, size_t offset, u_char *buf,
+		   size_t header_len)
+{
+	size_t retlen;
+	int ret;
+
+	ret = mtd_read(mtd, offset, header_len, &retlen, buf);
+	if (ret) {
+		pr_debug("read error in \"%s\"\n", mtd->name);
+		return ret;
+	}
+
+	if (retlen != header_len) {
+		pr_debug("short read in \"%s\"\n", mtd->name);
+		return -EIO;
+	}
+
+	return 0;
+}
+
+/**
+ * __mtdsplit_parse_uimage - scan partition and create kernel + rootfs parts
+ *
+ * @find_header: function to call for a block of data that will return offset
+ *      of a valid uImage header if found
+ */
+static int __mtdsplit_parse_uimage(struct mtd_info *master,
+				   struct mtd_partition **pparts,
+				   struct mtd_part_parser_data *data,
+				   ssize_t (*find_header)(u_char *buf, size_t len))
+{
+	struct mtd_partition *parts;
+	u_char *buf;
+	int nr_parts;
+	size_t offset;
+	size_t uimage_offset;
+	size_t uimage_size = 0;
+	size_t rootfs_offset;
+	size_t rootfs_size = 0;
+	int uimage_part, rf_part;
+	int ret;
+
+	nr_parts = 2;
+	parts = kzalloc(nr_parts * sizeof(*parts), GFP_KERNEL);
+	if (!parts)
+		return -ENOMEM;
+
+	buf = vmalloc(MAX_HEADER_LEN);
+	if (!buf) {
+		ret = -ENOMEM;
+		goto err_free_parts;
+	}
+
+	/* find uImage on erase block boundaries */
+	for (offset = 0; offset < master->size; offset += master->erasesize) {
+		struct uimage_header *header;
+
+		uimage_size = 0;
+
+		ret = read_uimage_header(master, offset, buf, MAX_HEADER_LEN);
+		if (ret)
+			continue;
+
+		ret = find_header(buf, MAX_HEADER_LEN);
+		if (ret < 0) {
+			pr_debug("no valid uImage found in \"%s\" at offset %llx\n",
+				 master->name, (unsigned long long) offset);
+			continue;
+		}
+		header = (struct uimage_header *)(buf + ret);
+
+		uimage_size = sizeof(*header) + be32_to_cpu(header->ih_size);
+		if ((offset + uimage_size) > master->size) {
+			pr_debug("uImage exceeds MTD device \"%s\"\n",
+				 master->name);
+			continue;
+		}
+		break;
+	}
+
+	if (uimage_size == 0) {
+		pr_debug("no uImage found in \"%s\"\n", master->name);
+		ret = -ENODEV;
+		goto err_free_buf;
+	}
+
+	uimage_offset = offset;
+
+	if (uimage_offset == 0) {
+		uimage_part = 0;
+		rf_part = 1;
+
+		/* find the roots after the uImage */
+		ret = mtd_find_rootfs_from(master,
+					   uimage_offset + uimage_size,
+					   master->size,
+					   &rootfs_offset);
+		if (ret) {
+			pr_debug("no rootfs after uImage in \"%s\"\n",
+				 master->name);
+			goto err_free_buf;
+		}
+
+		rootfs_size = master->size - rootfs_offset;
+		uimage_size = rootfs_offset - uimage_offset;
+	} else {
+		rf_part = 0;
+		uimage_part = 1;
+
+		/* check rootfs presence at offset 0 */
+		ret = mtd_check_rootfs_magic(master, 0);
+		if (ret) {
+			pr_debug("no rootfs before uImage in \"%s\"\n",
+				 master->name);
+			goto err_free_buf;
+		}
+
+		rootfs_offset = 0;
+		rootfs_size = uimage_offset;
+	}
+
+	if (rootfs_size == 0) {
+		pr_debug("no rootfs found in \"%s\"\n", master->name);
+		ret = -ENODEV;
+		goto err_free_buf;
+	}
+
+	parts[uimage_part].name = KERNEL_PART_NAME;
+	parts[uimage_part].offset = uimage_offset;
+	parts[uimage_part].size = uimage_size;
+
+	parts[rf_part].name = ROOTFS_PART_NAME;
+	parts[rf_part].offset = rootfs_offset;
+	parts[rf_part].size = rootfs_size;
+
+	vfree(buf);
+
+	*pparts = parts;
+	return nr_parts;
+
+err_free_buf:
+	vfree(buf);
+
+err_free_parts:
+	kfree(parts);
+	return ret;
+}
+
+static ssize_t uimage_verify_default(u_char *buf, size_t len)
+{
+	struct uimage_header *header = (struct uimage_header *)buf;
+
+	/* default sanity checks */
+	if (be32_to_cpu(header->ih_magic) != IH_MAGIC) {
+		pr_debug("invalid uImage magic: %08x\n",
+			 be32_to_cpu(header->ih_magic));
+		return -EINVAL;
+	}
+
+	if (header->ih_os != IH_OS_LINUX) {
+		pr_debug("invalid uImage OS: %08x\n",
+			 be32_to_cpu(header->ih_os));
+		return -EINVAL;
+	}
+
+	if (header->ih_type != IH_TYPE_KERNEL) {
+		pr_debug("invalid uImage type: %08x\n",
+			 be32_to_cpu(header->ih_type));
+		return -EINVAL;
+	}
+
+	return 0;
+}
+
+static int
+mtdsplit_uimage_parse_generic(struct mtd_info *master,
+			      struct mtd_partition **pparts,
+			      struct mtd_part_parser_data *data)
+{
+	return __mtdsplit_parse_uimage(master, pparts, data,
+				      uimage_verify_default);
+}
+
+static struct mtd_part_parser uimage_generic_parser = {
+	.owner = THIS_MODULE,
+	.name = "uimage-fw",
+	.parse_fn = mtdsplit_uimage_parse_generic,
+	.type = MTD_PARSER_TYPE_FIRMWARE,
+};
+
+#define FW_MAGIC_WNR2000V3	0x32303033
+#define FW_MAGIC_WNR2000V4	0x32303034
+#define FW_MAGIC_WNR2200	0x32323030
+#define FW_MAGIC_WNR612V2	0x32303631
+#define FW_MAGIC_WNR1000V2	0x31303031
+#define FW_MAGIC_WNR1000V2_VC	0x31303030
+#define FW_MAGIC_WNDR3700	0x33373030
+#define FW_MAGIC_WNDR3700V2	0x33373031
+
+static ssize_t uimage_verify_wndr3700(u_char *buf, size_t len)
+{
+	struct uimage_header *header = (struct uimage_header *)buf;
+	uint8_t expected_type = IH_TYPE_FILESYSTEM;
+
+	switch be32_to_cpu(header->ih_magic) {
+	case FW_MAGIC_WNR612V2:
+	case FW_MAGIC_WNR1000V2:
+	case FW_MAGIC_WNR1000V2_VC:
+	case FW_MAGIC_WNR2000V3:
+	case FW_MAGIC_WNR2200:
+	case FW_MAGIC_WNDR3700:
+	case FW_MAGIC_WNDR3700V2:
+		break;
+	case FW_MAGIC_WNR2000V4:
+		expected_type = IH_TYPE_KERNEL;
+		break;
+	default:
+		return -EINVAL;
+	}
+
+	if (header->ih_os != IH_OS_LINUX ||
+	    header->ih_type != expected_type)
+		return -EINVAL;
+
+	return 0;
+}
+
+static int
+mtdsplit_uimage_parse_netgear(struct mtd_info *master,
+			      struct mtd_partition **pparts,
+			      struct mtd_part_parser_data *data)
+{
+	return __mtdsplit_parse_uimage(master, pparts, data,
+				      uimage_verify_wndr3700);
+}
+
+static struct mtd_part_parser uimage_netgear_parser = {
+	.owner = THIS_MODULE,
+	.name = "netgear-fw",
+	.parse_fn = mtdsplit_uimage_parse_netgear,
+	.type = MTD_PARSER_TYPE_FIRMWARE,
+};
+
+/**************************************************
+ * Edimax
+ **************************************************/
+
+#define FW_EDIMAX_OFFSET	20
+#define FW_MAGIC_EDIMAX		0x43535953
+
+static ssize_t uimage_find_edimax(u_char *buf, size_t len)
+{
+	struct uimage_header *header;
+
+	if (len < FW_EDIMAX_OFFSET + sizeof(*header)) {
+		pr_err("Buffer too small for checking Edimax header\n");
+		return -ENOSPC;
+	}
+
+	header = (struct uimage_header *)(buf + FW_EDIMAX_OFFSET);
+
+	switch be32_to_cpu(header->ih_magic) {
+	case FW_MAGIC_EDIMAX:
+		break;
+	default:
+		return -EINVAL;
+	}
+
+	if (header->ih_os != IH_OS_LINUX ||
+	    header->ih_type != IH_TYPE_FILESYSTEM)
+		return -EINVAL;
+
+	return FW_EDIMAX_OFFSET;
+}
+
+static int
+mtdsplit_uimage_parse_edimax(struct mtd_info *master,
+			      struct mtd_partition **pparts,
+			      struct mtd_part_parser_data *data)
+{
+	return __mtdsplit_parse_uimage(master, pparts, data,
+				       uimage_find_edimax);
+}
+
+static struct mtd_part_parser uimage_edimax_parser = {
+	.owner = THIS_MODULE,
+	.name = "edimax-fw",
+	.parse_fn = mtdsplit_uimage_parse_edimax,
+	.type = MTD_PARSER_TYPE_FIRMWARE,
+};
+
+/**************************************************
+ * Init
+ **************************************************/
+
+static int __init mtdsplit_uimage_init(void)
+{
+	register_mtd_parser(&uimage_generic_parser);
+	register_mtd_parser(&uimage_netgear_parser);
+	register_mtd_parser(&uimage_edimax_parser);
+
+	return 0;
+}
+
+module_init(mtdsplit_uimage_init);
diff --git a/target/linux/generic/files/drivers/mtd/myloader.c b/target/linux/generic/files/drivers/mtd/myloader.c
new file mode 100644
index 0000000..cd57369
--- /dev/null
+++ b/target/linux/generic/files/drivers/mtd/myloader.c
@@ -0,0 +1,182 @@
+/*
+ *  Parse MyLoader-style flash partition tables and produce a Linux partition
+ *  array to match.
+ *
+ *  Copyright (C) 2007-2009 Gabor Juhos <juhosg@openwrt.org>
+ *
+ *  This file was based on drivers/mtd/redboot.c
+ *  Author: Red Hat, Inc. - David Woodhouse <dwmw2@cambridge.redhat.com>
+ *
+ *  This program is free software; you can redistribute it and/or modify it
+ *  under the terms of the GNU General Public License version 2 as published
+ *  by the Free Software Foundation.
+ *
+ */
+
+#include <linux/kernel.h>
+#include <linux/module.h>
+#include <linux/version.h>
+#include <linux/slab.h>
+#include <linux/init.h>
+#include <linux/vmalloc.h>
+#include <linux/mtd/mtd.h>
+#include <linux/mtd/partitions.h>
+#include <linux/byteorder/generic.h>
+#include <linux/myloader.h>
+
+#define BLOCK_LEN_MIN		0x10000
+#define PART_NAME_LEN		32
+
+struct part_data {
+	struct mylo_partition_table	tab;
+	char names[MYLO_MAX_PARTITIONS][PART_NAME_LEN];
+};
+
+static int myloader_parse_partitions(struct mtd_info *master,
+				     struct mtd_partition **pparts,
+				     struct mtd_part_parser_data *data)
+{
+	struct part_data *buf;
+	struct mylo_partition_table *tab;
+	struct mylo_partition *part;
+	struct mtd_partition *mtd_parts;
+	struct mtd_partition *mtd_part;
+	int num_parts;
+	int ret, i;
+	size_t retlen;
+	char *names;
+	unsigned long offset;
+	unsigned long blocklen;
+
+	buf = vmalloc(sizeof(*buf));
+	if (!buf) {
+		return -ENOMEM;
+		goto out;
+	}
+	tab = &buf->tab;
+
+	blocklen = master->erasesize;
+	if (blocklen < BLOCK_LEN_MIN)
+		blocklen = BLOCK_LEN_MIN;
+
+	offset = blocklen;
+
+	/* Find the partition table */
+	for (i = 0; i < 4; i++, offset += blocklen) {
+		printk(KERN_DEBUG "%s: searching for MyLoader partition table"
+				" at offset 0x%lx\n", master->name, offset);
+
+		ret = mtd_read(master, offset, sizeof(*buf), &retlen,
+			       (void *)buf);
+		if (ret)
+			goto out_free_buf;
+
+		if (retlen != sizeof(*buf)) {
+			ret = -EIO;
+			goto out_free_buf;
+		}
+
+		/* Check for Partition Table magic number */
+		if (tab->magic == le32_to_cpu(MYLO_MAGIC_PARTITIONS))
+			break;
+
+	}
+
+	if (tab->magic != le32_to_cpu(MYLO_MAGIC_PARTITIONS)) {
+		printk(KERN_DEBUG "%s: no MyLoader partition table found\n",
+			master->name);
+		ret = 0;
+		goto out_free_buf;
+	}
+
+	/* The MyLoader and the Partition Table is always present */
+	num_parts = 2;
+
+	/* Detect number of used partitions */
+	for (i = 0; i < MYLO_MAX_PARTITIONS; i++) {
+		part = &tab->partitions[i];
+
+		if (le16_to_cpu(part->type) == PARTITION_TYPE_FREE)
+			continue;
+
+		num_parts++;
+	}
+
+	mtd_parts = kzalloc((num_parts * sizeof(*mtd_part) +
+				num_parts * PART_NAME_LEN), GFP_KERNEL);
+
+	if (!mtd_parts) {
+		ret = -ENOMEM;
+		goto out_free_buf;
+	}
+
+	mtd_part = mtd_parts;
+	names = (char *)&mtd_parts[num_parts];
+
+	strncpy(names, "myloader", PART_NAME_LEN);
+	mtd_part->name = names;
+	mtd_part->offset = 0;
+	mtd_part->size = offset;
+	mtd_part->mask_flags = MTD_WRITEABLE;
+	mtd_part++;
+	names += PART_NAME_LEN;
+
+	strncpy(names, "partition_table", PART_NAME_LEN);
+	mtd_part->name = names;
+	mtd_part->offset = offset;
+	mtd_part->size = blocklen;
+	mtd_part->mask_flags = MTD_WRITEABLE;
+	mtd_part++;
+	names += PART_NAME_LEN;
+
+	for (i = 0; i < MYLO_MAX_PARTITIONS; i++) {
+		part = &tab->partitions[i];
+
+		if (le16_to_cpu(part->type) == PARTITION_TYPE_FREE)
+			continue;
+
+		if ((buf->names[i][0]) && (buf->names[i][0] != '\xff'))
+			strncpy(names, buf->names[i], PART_NAME_LEN);
+		else
+			snprintf(names, PART_NAME_LEN, "partition%d", i);
+
+		mtd_part->offset = le32_to_cpu(part->addr);
+		mtd_part->size = le32_to_cpu(part->size);
+		mtd_part->name = names;
+		mtd_part++;
+		names += PART_NAME_LEN;
+	}
+
+	*pparts = mtd_parts;
+	ret = num_parts;
+
+ out_free_buf:
+	vfree(buf);
+ out:
+	return ret;
+}
+
+static struct mtd_part_parser myloader_mtd_parser = {
+	.owner		= THIS_MODULE,
+	.parse_fn	= myloader_parse_partitions,
+	.name		= "MyLoader",
+};
+
+static int __init myloader_mtd_parser_init(void)
+{
+	register_mtd_parser(&myloader_mtd_parser);
+
+	return 0;
+}
+
+static void __exit myloader_mtd_parser_exit(void)
+{
+	deregister_mtd_parser(&myloader_mtd_parser);
+}
+
+module_init(myloader_mtd_parser_init);
+module_exit(myloader_mtd_parser_exit);
+
+MODULE_AUTHOR("Gabor Juhos <juhosg@openwrt.org>");
+MODULE_DESCRIPTION("Parsing code for MyLoader partition tables");
+MODULE_LICENSE("GPL v2");
diff --git a/target/linux/generic/files/drivers/net/phy/adm6996.c b/target/linux/generic/files/drivers/net/phy/adm6996.c
new file mode 100644
index 0000000..cada4aa
--- /dev/null
+++ b/target/linux/generic/files/drivers/net/phy/adm6996.c
@@ -0,0 +1,1210 @@
+/*
+ * ADM6996 switch driver
+ *
+ * swconfig interface based on ar8216.c
+ *
+ * Copyright (c) 2008 Felix Fietkau <nbd@openwrt.org>
+ * VLAN support Copyright (c) 2010, 2011 Peter Lebbing <peter@digitalbrains.com>
+ * Copyright (c) 2013 Hauke Mehrtens <hauke@hauke-m.de>
+ * Copyright (c) 2014 Matti Laakso <malaakso@elisanet.fi>
+ *
+ * This program is free software; you can redistribute  it and/or modify it
+ * under  the terms of the GNU General Public License v2 as published by the
+ * Free Software Foundation
+ */
+
+#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
+
+/*#define DEBUG 1*/
+#include <linux/kernel.h>
+#include <linux/string.h>
+#include <linux/errno.h>
+#include <linux/unistd.h>
+#include <linux/slab.h>
+#include <linux/interrupt.h>
+#include <linux/init.h>
+#include <linux/delay.h>
+#include <linux/gpio.h>
+#include <linux/netdevice.h>
+#include <linux/etherdevice.h>
+#include <linux/skbuff.h>
+#include <linux/spinlock.h>
+#include <linux/mm.h>
+#include <linux/module.h>
+#include <linux/mii.h>
+#include <linux/platform_device.h>
+#include <linux/platform_data/adm6996-gpio.h>
+#include <linux/ethtool.h>
+#include <linux/phy.h>
+#include <linux/switch.h>
+
+#include <asm/io.h>
+#include <asm/irq.h>
+#include <asm/uaccess.h>
+#include "adm6996.h"
+
+MODULE_DESCRIPTION("Infineon ADM6996 Switch");
+MODULE_AUTHOR("Felix Fietkau, Peter Lebbing <peter@digitalbrains.com>");
+MODULE_LICENSE("GPL");
+
+static const char * const adm6996_model_name[] =
+{
+	NULL,
+	"ADM6996FC",
+	"ADM6996M",
+	"ADM6996L"
+};
+
+struct adm6996_mib_desc {
+	unsigned int offset;
+	const char *name;
+};
+
+struct adm6996_priv {
+	struct switch_dev dev;
+	void *priv;
+
+	u8 eecs;
+	u8 eesk;
+	u8 eedi;
+	u8 eerc;
+
+	enum adm6996_model model;
+
+	bool enable_vlan;
+	bool vlan_enabled;	/* Current hardware state */
+
+#ifdef DEBUG
+	u16 addr;		/* Debugging: register address to operate on */
+#endif
+
+	u16 pvid[ADM_NUM_PORTS];	/* Primary VLAN ID */
+	u8 tagged_ports;
+
+	u16 vlan_id[ADM_NUM_VLANS];
+	u8 vlan_table[ADM_NUM_VLANS];	/* bitmap, 1 = port is member */
+	u8 vlan_tagged[ADM_NUM_VLANS];	/* bitmap, 1 = tagged member */
+	
+	struct mutex mib_lock;
+	char buf[2048];
+
+	struct mutex reg_mutex;
+
+	/* use abstraction for regops, we want to add gpio support in the future */
+	u16 (*read)(struct adm6996_priv *priv, enum admreg reg);
+	void (*write)(struct adm6996_priv *priv, enum admreg reg, u16 val);
+};
+
+#define to_adm(_dev) container_of(_dev, struct adm6996_priv, dev)
+#define phy_to_adm(_phy) ((struct adm6996_priv *) (_phy)->priv)
+
+#define MIB_DESC(_o, _n)	\
+	{			\
+		.offset = (_o),	\
+		.name = (_n),	\
+	}
+
+static const struct adm6996_mib_desc adm6996_mibs[] = {
+	MIB_DESC(ADM_CL0, "RxPacket"),
+	MIB_DESC(ADM_CL6, "RxByte"),
+	MIB_DESC(ADM_CL12, "TxPacket"),
+	MIB_DESC(ADM_CL18, "TxByte"),
+	MIB_DESC(ADM_CL24, "Collision"),
+	MIB_DESC(ADM_CL30, "Error"),
+};
+
+static inline u16
+r16(struct adm6996_priv *priv, enum admreg reg)
+{
+	return priv->read(priv, reg);
+}
+
+static inline void
+w16(struct adm6996_priv *priv, enum admreg reg, u16 val)
+{
+	priv->write(priv, reg, val);
+}
+
+/* Minimum timing constants */
+#define EECK_EDGE_TIME  3   /* 3us - max(adm 2.5us, 93c 1us) */
+#define EEDI_SETUP_TIME 1   /* 1us - max(adm 10ns, 93c 400ns) */
+#define EECS_SETUP_TIME 1   /* 1us - max(adm no, 93c 200ns) */
+
+static void adm6996_gpio_write(struct adm6996_priv *priv, int cs, char *buf, unsigned int bits)
+{
+	int i, len = (bits + 7) / 8;
+	u8 mask;
+
+	gpio_set_value(priv->eecs, cs);
+	udelay(EECK_EDGE_TIME);
+
+	/* Byte assemble from MSB to LSB */
+	for (i = 0; i < len; i++) {
+		/* Bit bang from MSB to LSB */
+		for (mask = 0x80; mask && bits > 0; mask >>= 1, bits --) {
+			/* Clock low */
+			gpio_set_value(priv->eesk, 0);
+			udelay(EECK_EDGE_TIME);
+
+			/* Output on rising edge */
+			gpio_set_value(priv->eedi, (mask & buf[i]));
+			udelay(EEDI_SETUP_TIME);
+
+			/* Clock high */
+			gpio_set_value(priv->eesk, 1);
+			udelay(EECK_EDGE_TIME);
+		}
+	}
+
+	/* Clock low */
+	gpio_set_value(priv->eesk, 0);
+	udelay(EECK_EDGE_TIME);
+
+	if (cs)
+		gpio_set_value(priv->eecs, 0);
+}
+
+static void adm6996_gpio_read(struct adm6996_priv *priv, int cs, char *buf, unsigned int bits)
+{
+	int i, len = (bits + 7) / 8;
+	u8 mask;
+
+	gpio_set_value(priv->eecs, cs);
+	udelay(EECK_EDGE_TIME);
+
+	/* Byte assemble from MSB to LSB */
+	for (i = 0; i < len; i++) {
+		u8 byte;
+
+		/* Bit bang from MSB to LSB */
+		for (mask = 0x80, byte = 0; mask && bits > 0; mask >>= 1, bits --) {
+			u8 gp;
+
+			/* Clock low */
+			gpio_set_value(priv->eesk, 0);
+			udelay(EECK_EDGE_TIME);
+
+			/* Input on rising edge */
+			gp = gpio_get_value(priv->eedi);
+			if (gp)
+				byte |= mask;
+
+			/* Clock high */
+			gpio_set_value(priv->eesk, 1);
+			udelay(EECK_EDGE_TIME);
+		}
+
+		*buf++ = byte;
+	}
+
+	/* Clock low */
+	gpio_set_value(priv->eesk, 0);
+	udelay(EECK_EDGE_TIME);
+
+	if (cs)
+		gpio_set_value(priv->eecs, 0);
+}
+
+/* Advance clock(s) */
+static void adm6996_gpio_adclk(struct adm6996_priv *priv, int clocks)
+{
+	int i;
+	for (i = 0; i < clocks; i++) {
+		/* Clock high */
+		gpio_set_value(priv->eesk, 1);
+		udelay(EECK_EDGE_TIME);
+
+		/* Clock low */
+		gpio_set_value(priv->eesk, 0);
+		udelay(EECK_EDGE_TIME);
+	}
+}
+
+static u16
+adm6996_read_gpio_reg(struct adm6996_priv *priv, enum admreg reg)
+{
+	/* cmd: 01 10 T DD R RRRRRR */
+	u8 bits[6] = {
+		0xFF, 0xFF, 0xFF, 0xFF,
+		(0x06 << 4) | ((0 & 0x01) << 3 | (reg&64)>>6),
+		((reg&63)<<2)
+	};
+
+	u8 rbits[4];
+
+	/* Enable GPIO outputs with all pins to 0 */
+	gpio_direction_output(priv->eecs, 0);
+	gpio_direction_output(priv->eesk, 0);
+	gpio_direction_output(priv->eedi, 0);
+
+	adm6996_gpio_write(priv, 0, bits, 46);
+	gpio_direction_input(priv->eedi);
+	adm6996_gpio_adclk(priv, 2);
+	adm6996_gpio_read(priv, 0, rbits, 32);
+
+	/* Extra clock(s) required per datasheet */
+	adm6996_gpio_adclk(priv, 2);
+
+	/* Disable GPIO outputs */
+	gpio_direction_input(priv->eecs);
+	gpio_direction_input(priv->eesk);
+
+	 /* EEPROM has 16-bit registers, but pumps out two registers in one request */
+	return (reg & 0x01 ?  (rbits[0]<<8) | rbits[1] : (rbits[2]<<8) | (rbits[3]));
+}
+
+/* Write chip configuration register */
+/* Follow 93c66 timing and chip's min EEPROM timing requirement */
+static void
+adm6996_write_gpio_reg(struct adm6996_priv *priv, enum admreg reg, u16 val)
+{
+	/* cmd(27bits): sb(1) + opc(01) + addr(bbbbbbbb) + data(bbbbbbbbbbbbbbbb) */
+	u8 bits[4] = {
+		(0x05 << 5) | (reg >> 3),
+		(reg << 5) | (u8)(val >> 11),
+		(u8)(val >> 3),
+		(u8)(val << 5)
+	};
+
+	/* Enable GPIO outputs with all pins to 0 */
+	gpio_direction_output(priv->eecs, 0);
+	gpio_direction_output(priv->eesk, 0);
+	gpio_direction_output(priv->eedi, 0);
+
+	/* Write cmd. Total 27 bits */
+	adm6996_gpio_write(priv, 1, bits, 27);
+
+	/* Extra clock(s) required per datasheet */
+	adm6996_gpio_adclk(priv, 2);
+
+	/* Disable GPIO outputs */
+	gpio_direction_input(priv->eecs);
+	gpio_direction_input(priv->eesk);
+	gpio_direction_input(priv->eedi);
+}
+
+static u16
+adm6996_read_mii_reg(struct adm6996_priv *priv, enum admreg reg)
+{
+	struct phy_device *phydev = priv->priv;
+	struct mii_bus *bus = phydev->bus;
+
+	return bus->read(bus, PHYADDR(reg));
+}
+
+static void
+adm6996_write_mii_reg(struct adm6996_priv *priv, enum admreg reg, u16 val)
+{
+	struct phy_device *phydev = priv->priv;
+	struct mii_bus *bus = phydev->bus;
+
+	bus->write(bus, PHYADDR(reg), val);
+}
+
+static int
+adm6996_set_enable_vlan(struct switch_dev *dev, const struct switch_attr *attr,
+			struct switch_val *val)
+{
+	struct adm6996_priv *priv = to_adm(dev);
+
+	if (val->value.i > 1)
+		return -EINVAL;
+
+	priv->enable_vlan = val->value.i;
+
+	return 0;
+};
+
+static int
+adm6996_get_enable_vlan(struct switch_dev *dev, const struct switch_attr *attr,
+			struct switch_val *val)
+{
+	struct adm6996_priv *priv = to_adm(dev);
+
+	val->value.i = priv->enable_vlan;
+
+	return 0;
+};
+
+#ifdef DEBUG
+
+static int
+adm6996_set_addr(struct switch_dev *dev, const struct switch_attr *attr,
+		 struct switch_val *val)
+{
+	struct adm6996_priv *priv = to_adm(dev);
+
+	if (val->value.i > 1023)
+		return -EINVAL;
+
+	priv->addr = val->value.i;
+
+	return 0;
+};
+
+static int
+adm6996_get_addr(struct switch_dev *dev, const struct switch_attr *attr,
+		 struct switch_val *val)
+{
+	struct adm6996_priv *priv = to_adm(dev);
+
+	val->value.i = priv->addr;
+
+	return 0;
+};
+
+static int
+adm6996_set_data(struct switch_dev *dev, const struct switch_attr *attr,
+		 struct switch_val *val)
+{
+	struct adm6996_priv *priv = to_adm(dev);
+
+	if (val->value.i > 65535)
+		return -EINVAL;
+
+	w16(priv, priv->addr, val->value.i);
+
+	return 0;
+};
+
+static int
+adm6996_get_data(struct switch_dev *dev, const struct switch_attr *attr,
+		 struct switch_val *val)
+{
+	struct adm6996_priv *priv = to_adm(dev);
+
+	val->value.i = r16(priv, priv->addr);
+
+	return 0;
+};
+
+#endif /* def DEBUG */
+
+static int
+adm6996_set_pvid(struct switch_dev *dev, int port, int vlan)
+{
+	struct adm6996_priv *priv = to_adm(dev);
+
+	pr_devel("set_pvid port %d vlan %d\n", port, vlan);
+
+	if (vlan > ADM_VLAN_MAX_ID)
+		return -EINVAL;
+
+	priv->pvid[port] = vlan;
+
+	return 0;
+}
+
+static int
+adm6996_get_pvid(struct switch_dev *dev, int port, int *vlan)
+{
+	struct adm6996_priv *priv = to_adm(dev);
+
+	pr_devel("get_pvid port %d\n", port);
+	*vlan = priv->pvid[port];
+
+	return 0;
+}
+
+static int
+adm6996_set_vid(struct switch_dev *dev, const struct switch_attr *attr,
+		struct switch_val *val)
+{
+	struct adm6996_priv *priv = to_adm(dev);
+
+	pr_devel("set_vid port %d vid %d\n", val->port_vlan, val->value.i);
+
+	if (val->value.i > ADM_VLAN_MAX_ID)
+		return -EINVAL;
+
+	priv->vlan_id[val->port_vlan] = val->value.i;
+
+	return 0;
+};
+
+static int
+adm6996_get_vid(struct switch_dev *dev, const struct switch_attr *attr,
+		struct switch_val *val)
+{
+	struct adm6996_priv *priv = to_adm(dev);
+
+	pr_devel("get_vid port %d\n", val->port_vlan);
+
+	val->value.i = priv->vlan_id[val->port_vlan];
+
+	return 0;
+};
+
+static int
+adm6996_get_ports(struct switch_dev *dev, struct switch_val *val)
+{
+	struct adm6996_priv *priv = to_adm(dev);
+	u8 ports = priv->vlan_table[val->port_vlan];
+	u8 tagged = priv->vlan_tagged[val->port_vlan];
+	int i;
+
+	pr_devel("get_ports port_vlan %d\n", val->port_vlan);
+
+	val->len = 0;
+
+	for (i = 0; i < ADM_NUM_PORTS; i++) {
+		struct switch_port *p;
+
+		if (!(ports & (1 << i)))
+			continue;
+
+		p = &val->value.ports[val->len++];
+		p->id = i;
+		if (tagged & (1 << i))
+			p->flags = (1 << SWITCH_PORT_FLAG_TAGGED);
+		else
+			p->flags = 0;
+	}
+
+	return 0;
+};
+
+static int
+adm6996_set_ports(struct switch_dev *dev, struct switch_val *val)
+{
+	struct adm6996_priv *priv = to_adm(dev);
+	u8 *ports = &priv->vlan_table[val->port_vlan];
+	u8 *tagged = &priv->vlan_tagged[val->port_vlan];
+	int i;
+
+	pr_devel("set_ports port_vlan %d ports", val->port_vlan);
+
+	*ports = 0;
+	*tagged = 0;
+
+	for (i = 0; i < val->len; i++) {
+		struct switch_port *p = &val->value.ports[i];
+
+#ifdef DEBUG
+		pr_cont(" %d%s", p->id,
+		       ((p->flags & (1 << SWITCH_PORT_FLAG_TAGGED)) ? "T" :
+			""));
+#endif
+
+		if (p->flags & (1 << SWITCH_PORT_FLAG_TAGGED)) {
+			*tagged |= (1 << p->id);
+			priv->tagged_ports |= (1 << p->id);
+		}
+
+		*ports |= (1 << p->id);
+	}
+
+#ifdef DEBUG
+	pr_cont("\n");
+#endif
+
+	return 0;
+};
+
+/*
+ * Precondition: reg_mutex must be held
+ */
+static void
+adm6996_enable_vlan(struct adm6996_priv *priv)
+{
+	u16 reg;
+
+	reg = r16(priv, ADM_OTBE_P2_PVID);
+	reg &= ~(ADM_OTBE_MASK);
+	w16(priv, ADM_OTBE_P2_PVID, reg);
+	reg = r16(priv, ADM_IFNTE);
+	reg &= ~(ADM_IFNTE_MASK);
+	w16(priv, ADM_IFNTE, reg);
+	reg = r16(priv, ADM_VID_CHECK);
+	reg |= ADM_VID_CHECK_MASK;
+	w16(priv, ADM_VID_CHECK, reg);
+	reg = r16(priv, ADM_SYSC0);
+	reg |= ADM_NTTE;
+	reg &= ~(ADM_RVID1);
+	w16(priv, ADM_SYSC0, reg);
+	reg = r16(priv, ADM_SYSC3);
+	reg |= ADM_TBV;
+	w16(priv, ADM_SYSC3, reg);
+}
+
+static void
+adm6996_enable_vlan_6996l(struct adm6996_priv *priv)
+{
+	u16 reg;
+
+	reg = r16(priv, ADM_SYSC3);
+	reg |= ADM_TBV;
+	reg |= ADM_MAC_CLONE;
+	w16(priv, ADM_SYSC3, reg);
+}
+
+/*
+ * Disable VLANs
+ *
+ * Sets VLAN mapping for port-based VLAN with all ports connected to
+ * eachother (this is also the power-on default).
+ *
+ * Precondition: reg_mutex must be held
+ */
+static void
+adm6996_disable_vlan(struct adm6996_priv *priv)
+{
+	u16 reg;
+	int i;
+
+	for (i = 0; i < ADM_NUM_VLANS; i++) {
+		reg = ADM_VLAN_FILT_MEMBER_MASK;
+		w16(priv, ADM_VLAN_FILT_L(i), reg);
+		reg = ADM_VLAN_FILT_VALID | ADM_VLAN_FILT_VID(1);
+		w16(priv, ADM_VLAN_FILT_H(i), reg);
+	}
+
+	reg = r16(priv, ADM_OTBE_P2_PVID);
+	reg |= ADM_OTBE_MASK;
+	w16(priv, ADM_OTBE_P2_PVID, reg);
+	reg = r16(priv, ADM_IFNTE);
+	reg |= ADM_IFNTE_MASK;
+	w16(priv, ADM_IFNTE, reg);
+	reg = r16(priv, ADM_VID_CHECK);
+	reg &= ~(ADM_VID_CHECK_MASK);
+	w16(priv, ADM_VID_CHECK, reg);
+	reg = r16(priv, ADM_SYSC0);
+	reg &= ~(ADM_NTTE);
+	reg |= ADM_RVID1;
+	w16(priv, ADM_SYSC0, reg);
+	reg = r16(priv, ADM_SYSC3);
+	reg &= ~(ADM_TBV);
+	w16(priv, ADM_SYSC3, reg);
+}
+
+/*
+ * Disable VLANs
+ *
+ * Sets VLAN mapping for port-based VLAN with all ports connected to
+ * eachother (this is also the power-on default).
+ *
+ * Precondition: reg_mutex must be held
+ */
+static void
+adm6996_disable_vlan_6996l(struct adm6996_priv *priv)
+{
+	u16 reg;
+	int i;
+
+	for (i = 0; i < ADM_NUM_VLANS; i++) {
+		w16(priv, ADM_VLAN_MAP(i), 0);
+	}
+
+	reg = r16(priv, ADM_SYSC3);
+	reg &= ~(ADM_TBV);
+	reg &= ~(ADM_MAC_CLONE);
+	w16(priv, ADM_SYSC3, reg);
+}
+
+/*
+ * Precondition: reg_mutex must be held
+ */
+static void
+adm6996_apply_port_pvids(struct adm6996_priv *priv)
+{
+	u16 reg;
+	int i;
+
+	for (i = 0; i < ADM_NUM_PORTS; i++) {
+		reg = r16(priv, adm_portcfg[i]);
+		reg &= ~(ADM_PORTCFG_PVID_MASK);
+		reg |= ADM_PORTCFG_PVID(priv->pvid[i]);
+		if (priv->model == ADM6996L) {
+			if (priv->tagged_ports & (1 << i))
+				reg |= (1 << 4);
+			else
+				reg &= ~(1 << 4);
+		}
+		w16(priv, adm_portcfg[i], reg);
+	}
+
+	w16(priv, ADM_P0_PVID, ADM_P0_PVID_VAL(priv->pvid[0]));
+	w16(priv, ADM_P1_PVID, ADM_P1_PVID_VAL(priv->pvid[1]));
+	reg = r16(priv, ADM_OTBE_P2_PVID);
+	reg &= ~(ADM_P2_PVID_MASK);
+	reg |= ADM_P2_PVID_VAL(priv->pvid[2]);
+	w16(priv, ADM_OTBE_P2_PVID, reg);
+	reg = ADM_P3_PVID_VAL(priv->pvid[3]);
+	reg |= ADM_P4_PVID_VAL(priv->pvid[4]);
+	w16(priv, ADM_P3_P4_PVID, reg);
+	reg = r16(priv, ADM_P5_PVID);
+	reg &= ~(ADM_P2_PVID_MASK);
+	reg |= ADM_P5_PVID_VAL(priv->pvid[5]);
+	w16(priv, ADM_P5_PVID, reg);
+}
+
+/*
+ * Precondition: reg_mutex must be held
+ */
+static void
+adm6996_apply_vlan_filters(struct adm6996_priv *priv)
+{
+	u8 ports, tagged;
+	u16 vid, reg;
+	int i;
+
+	for (i = 0; i < ADM_NUM_VLANS; i++) {
+		vid = priv->vlan_id[i];
+		ports = priv->vlan_table[i];
+		tagged = priv->vlan_tagged[i];
+
+		if (ports == 0) {
+			/* Disable VLAN entry */
+			w16(priv, ADM_VLAN_FILT_H(i), 0);
+			w16(priv, ADM_VLAN_FILT_L(i), 0);
+			continue;
+		}
+
+		reg = ADM_VLAN_FILT_MEMBER(ports);
+		reg |= ADM_VLAN_FILT_TAGGED(tagged);
+		w16(priv, ADM_VLAN_FILT_L(i), reg);
+		reg = ADM_VLAN_FILT_VALID | ADM_VLAN_FILT_VID(vid);
+		w16(priv, ADM_VLAN_FILT_H(i), reg);
+	}
+}
+
+static void
+adm6996_apply_vlan_filters_6996l(struct adm6996_priv *priv)
+{
+	u8 ports;
+	u16 reg;
+	int i;
+
+	for (i = 0; i < ADM_NUM_VLANS; i++) {
+		ports = priv->vlan_table[i];
+
+		if (ports == 0) {
+			/* Disable VLAN entry */
+			w16(priv, ADM_VLAN_MAP(i), 0);
+			continue;
+		} else {
+			reg = ADM_VLAN_FILT(ports);
+			w16(priv, ADM_VLAN_MAP(i), reg);
+		}
+	}
+}
+
+static int
+adm6996_hw_apply(struct switch_dev *dev)
+{
+	struct adm6996_priv *priv = to_adm(dev);
+
+	pr_devel("hw_apply\n");
+
+	mutex_lock(&priv->reg_mutex);
+
+	if (!priv->enable_vlan) {
+		if (priv->vlan_enabled) {
+			if (priv->model == ADM6996L)
+				adm6996_disable_vlan_6996l(priv);
+			else
+				adm6996_disable_vlan(priv);
+			priv->vlan_enabled = 0;
+		}
+		goto out;
+	}
+
+	if (!priv->vlan_enabled) {
+		if (priv->model == ADM6996L)
+			adm6996_enable_vlan_6996l(priv);
+		else
+			adm6996_enable_vlan(priv);
+		priv->vlan_enabled = 1;
+	}
+
+	adm6996_apply_port_pvids(priv);
+	if (priv->model == ADM6996L)
+		adm6996_apply_vlan_filters_6996l(priv);
+	else
+		adm6996_apply_vlan_filters(priv);
+
+out:
+	mutex_unlock(&priv->reg_mutex);
+
+	return 0;
+}
+
+/*
+ * Reset the switch
+ *
+ * The ADM6996 can't do a software-initiated reset, so we just initialise the
+ * registers we support in this driver.
+ *
+ * Precondition: reg_mutex must be held
+ */
+static void
+adm6996_perform_reset (struct adm6996_priv *priv)
+{
+	int i;
+
+	/* initialize port and vlan settings */
+	for (i = 0; i < ADM_NUM_PORTS - 1; i++) {
+		w16(priv, adm_portcfg[i], ADM_PORTCFG_INIT |
+			ADM_PORTCFG_PVID(0));
+	}
+	w16(priv, adm_portcfg[5], ADM_PORTCFG_CPU);
+
+	if (priv->model == ADM6996M || priv->model == ADM6996FC) {
+		/* reset all PHY ports */
+		for (i = 0; i < ADM_PHY_PORTS; i++) {
+			w16(priv, ADM_PHY_PORT(i), ADM_PHYCFG_INIT);
+		}
+	}
+
+	priv->enable_vlan = 0;
+	priv->vlan_enabled = 0;
+
+	for (i = 0; i < ADM_NUM_PORTS; i++) {
+		priv->pvid[i] = 0;
+	}
+
+	for (i = 0; i < ADM_NUM_VLANS; i++) {
+		priv->vlan_id[i] = i;
+		priv->vlan_table[i] = 0;
+		priv->vlan_tagged[i] = 0;
+	}
+
+	if (priv->model == ADM6996M) {
+		/* Clear VLAN priority map so prio's are unused */
+		w16 (priv, ADM_VLAN_PRIOMAP, 0);
+
+		adm6996_disable_vlan(priv);
+		adm6996_apply_port_pvids(priv);
+	} else if (priv->model == ADM6996L) {
+		/* Clear VLAN priority map so prio's are unused */
+		w16 (priv, ADM_VLAN_PRIOMAP, 0);
+
+		adm6996_disable_vlan_6996l(priv);
+		adm6996_apply_port_pvids(priv);
+	}
+}
+
+static int
+adm6996_reset_switch(struct switch_dev *dev)
+{
+	struct adm6996_priv *priv = to_adm(dev);
+
+	pr_devel("reset\n");
+
+	mutex_lock(&priv->reg_mutex);
+	adm6996_perform_reset (priv);
+	mutex_unlock(&priv->reg_mutex);
+	return 0;
+}
+
+static int
+adm6996_get_port_link(struct switch_dev *dev, int port,
+		struct switch_port_link *link)
+{
+	struct adm6996_priv *priv = to_adm(dev);
+	
+	u16 reg = 0;
+	
+	if (port >= ADM_NUM_PORTS)
+		return -EINVAL;
+	
+	switch (port) {
+	case 0:
+		reg = r16(priv, ADM_PS0);
+		break;
+	case 1:
+		reg = r16(priv, ADM_PS0);
+		reg = reg >> 8;
+		break;
+	case 2:
+		reg = r16(priv, ADM_PS1);
+		break;
+	case 3:
+		reg = r16(priv, ADM_PS1);
+		reg = reg >> 8;
+		break;
+	case 4:
+		reg = r16(priv, ADM_PS1);
+		reg = reg >> 12;
+		break;
+	case 5:
+		reg = r16(priv, ADM_PS2);
+		/* Bits 0, 1, 3 and 4. */
+		reg = (reg & 3) | ((reg & 24) >> 1);
+		break;
+	default:
+		return -EINVAL;
+	}
+	
+	link->link = reg & ADM_PS_LS;
+	if (!link->link)
+		return 0;
+	link->aneg = true;
+	link->duplex = reg & ADM_PS_DS;
+	link->tx_flow = reg & ADM_PS_FCS;
+	link->rx_flow = reg & ADM_PS_FCS;
+	if (reg & ADM_PS_SS)
+		link->speed = SWITCH_PORT_SPEED_100;
+	else
+		link->speed = SWITCH_PORT_SPEED_10;
+
+	return 0;
+}
+
+static int
+adm6996_sw_get_port_mib(struct switch_dev *dev,
+		       const struct switch_attr *attr,
+		       struct switch_val *val)
+{
+	struct adm6996_priv *priv = to_adm(dev);
+	int port;
+	char *buf = priv->buf;
+	int i, len = 0;
+	u32 reg = 0;
+
+	port = val->port_vlan;
+	if (port >= ADM_NUM_PORTS)
+		return -EINVAL;
+
+	mutex_lock(&priv->mib_lock);
+
+	len += snprintf(buf + len, sizeof(priv->buf) - len,
+			"Port %d MIB counters\n",
+			port);
+
+	for (i = 0; i < ARRAY_SIZE(adm6996_mibs); i++) {
+		reg = r16(priv, adm6996_mibs[i].offset + ADM_OFFSET_PORT(port));
+		reg += r16(priv, adm6996_mibs[i].offset + ADM_OFFSET_PORT(port) + 1) << 16;
+		len += snprintf(buf + len, sizeof(priv->buf) - len,
+				"%-12s: %u\n",
+				adm6996_mibs[i].name,
+				reg);
+	}
+
+	mutex_unlock(&priv->mib_lock);
+
+	val->value.s = buf;
+	val->len = len;
+
+	return 0;
+}
+
+static struct switch_attr adm6996_globals[] = {
+	{
+	 .type = SWITCH_TYPE_INT,
+	 .name = "enable_vlan",
+	 .description = "Enable VLANs",
+	 .set = adm6996_set_enable_vlan,
+	 .get = adm6996_get_enable_vlan,
+	},
+#ifdef DEBUG
+	{
+	 .type = SWITCH_TYPE_INT,
+	 .name = "addr",
+	 .description =
+	 "Direct register access: set register address (0 - 1023)",
+	 .set = adm6996_set_addr,
+	 .get = adm6996_get_addr,
+	 },
+	{
+	 .type = SWITCH_TYPE_INT,
+	 .name = "data",
+	 .description =
+	 "Direct register access: read/write to register (0 - 65535)",
+	 .set = adm6996_set_data,
+	 .get = adm6996_get_data,
+	 },
+#endif /* def DEBUG */
+};
+
+static struct switch_attr adm6996_port[] = {
+	{
+	 .type = SWITCH_TYPE_STRING,
+	 .name = "mib",
+	 .description = "Get port's MIB counters",
+	 .set = NULL,
+	 .get = adm6996_sw_get_port_mib,
+	},
+};
+
+static struct switch_attr adm6996_vlan[] = {
+	{
+	 .type = SWITCH_TYPE_INT,
+	 .name = "vid",
+	 .description = "VLAN ID",
+	 .set = adm6996_set_vid,
+	 .get = adm6996_get_vid,
+	 },
+};
+
+static struct switch_dev_ops adm6996_ops = {
+	.attr_global = {
+			.attr = adm6996_globals,
+			.n_attr = ARRAY_SIZE(adm6996_globals),
+			},
+	.attr_port = {
+		      .attr = adm6996_port,
+		      .n_attr = ARRAY_SIZE(adm6996_port),
+		      },
+	.attr_vlan = {
+		      .attr = adm6996_vlan,
+		      .n_attr = ARRAY_SIZE(adm6996_vlan),
+		      },
+	.get_port_pvid = adm6996_get_pvid,
+	.set_port_pvid = adm6996_set_pvid,
+	.get_vlan_ports = adm6996_get_ports,
+	.set_vlan_ports = adm6996_set_ports,
+	.apply_config = adm6996_hw_apply,
+	.reset_switch = adm6996_reset_switch,
+	.get_port_link = adm6996_get_port_link,
+};
+
+static int adm6996_switch_init(struct adm6996_priv *priv, const char *alias, struct net_device *netdev)
+{
+	struct switch_dev *swdev;
+	u16 test, old;
+
+	if (!priv->model) {
+		/* Detect type of chip */
+		old = r16(priv, ADM_VID_CHECK);
+		test = old ^ (1 << 12);
+		w16(priv, ADM_VID_CHECK, test);
+		test ^= r16(priv, ADM_VID_CHECK);
+		if (test & (1 << 12)) {
+			/* 
+			 * Bit 12 of this register is read-only. 
+			 * This is the FC model. 
+			 */
+			priv->model = ADM6996FC;
+		} else {
+			/* Bit 12 is read-write. This is the M model. */
+			priv->model = ADM6996M;
+			w16(priv, ADM_VID_CHECK, old);
+		}
+	}
+
+	swdev = &priv->dev;
+	swdev->name = (adm6996_model_name[priv->model]);
+	swdev->cpu_port = ADM_CPU_PORT;
+	swdev->ports = ADM_NUM_PORTS;
+	swdev->vlans = ADM_NUM_VLANS;
+	swdev->ops = &adm6996_ops;
+	swdev->alias = alias;
+
+	/* The ADM6996L connected through GPIOs does not support any switch
+	   status calls */
+	if (priv->model == ADM6996L) {
+		adm6996_ops.attr_port.n_attr = 0;
+		adm6996_ops.get_port_link = NULL;
+	}
+
+	pr_info ("%s: %s model PHY found.\n", alias, swdev->name);
+
+	mutex_lock(&priv->reg_mutex);
+	adm6996_perform_reset (priv);
+	mutex_unlock(&priv->reg_mutex);
+
+	if (priv->model == ADM6996M || priv->model == ADM6996L) {
+		return register_switch(swdev, netdev);
+	}
+
+	return -ENODEV;
+}
+
+static int adm6996_config_init(struct phy_device *pdev)
+{
+	struct adm6996_priv *priv;
+	int ret;
+
+	pdev->supported = ADVERTISED_100baseT_Full;
+	pdev->advertising = ADVERTISED_100baseT_Full;
+
+	if (pdev->addr != 0) {
+		pr_info ("%s: PHY overlaps ADM6996, providing fixed PHY 0x%x.\n"
+				, pdev->attached_dev->name, pdev->addr);
+		return 0;
+	}
+
+	priv = devm_kzalloc(&pdev->dev, sizeof(struct adm6996_priv), GFP_KERNEL);
+	if (!priv)
+		return -ENOMEM;
+
+	mutex_init(&priv->reg_mutex);
+	mutex_init(&priv->mib_lock);
+	priv->priv = pdev;
+	priv->read = adm6996_read_mii_reg;
+	priv->write = adm6996_write_mii_reg;
+
+	ret = adm6996_switch_init(priv, pdev->attached_dev->name, pdev->attached_dev);
+	if (ret < 0)
+		return ret;
+
+	pdev->priv = priv;
+
+	return 0;
+}
+
+/*
+ * Warning: phydev->priv is NULL if phydev->addr != 0
+ */
+static int adm6996_read_status(struct phy_device *phydev)
+{
+	phydev->speed = SPEED_100;
+	phydev->duplex = DUPLEX_FULL;
+	phydev->link = 1;
+	return 0;
+}
+
+/*
+ * Warning: phydev->priv is NULL if phydev->addr != 0
+ */
+static int adm6996_config_aneg(struct phy_device *phydev)
+{
+	return 0;
+}
+
+static int adm6996_fixup(struct phy_device *dev)
+{
+	struct mii_bus *bus = dev->bus;
+	u16 reg;
+
+	/* Our custom registers are at PHY addresses 0-10. Claim those. */
+	if (dev->addr > 10)
+		return 0;
+
+	/* look for the switch on the bus */
+	reg = bus->read(bus, PHYADDR(ADM_SIG0)) & ADM_SIG0_MASK;
+	if (reg != ADM_SIG0_VAL)
+		return 0;
+
+	reg = bus->read(bus, PHYADDR(ADM_SIG1)) & ADM_SIG1_MASK;
+	if (reg != ADM_SIG1_VAL)
+		return 0;
+
+	dev->phy_id = (ADM_SIG0_VAL << 16) | ADM_SIG1_VAL;
+
+	return 0;
+}
+
+static int adm6996_probe(struct phy_device *pdev)
+{
+	return 0;
+}
+
+static void adm6996_remove(struct phy_device *pdev)
+{
+	struct adm6996_priv *priv = phy_to_adm(pdev);
+
+	if (priv && (priv->model == ADM6996M || priv->model == ADM6996L))
+		unregister_switch(&priv->dev);
+}
+
+static int adm6996_soft_reset(struct phy_device *phydev)
+{
+	/* we don't need an extra reset */
+	return 0;
+}
+
+static struct phy_driver adm6996_phy_driver = {
+	.name		= "Infineon ADM6996",
+	.phy_id		= (ADM_SIG0_VAL << 16) | ADM_SIG1_VAL,
+	.phy_id_mask	= 0xffffffff,
+	.features	= PHY_BASIC_FEATURES,
+	.probe		= adm6996_probe,
+	.remove		= adm6996_remove,
+	.config_init	= &adm6996_config_init,
+	.config_aneg	= &adm6996_config_aneg,
+	.read_status	= &adm6996_read_status,
+	.soft_reset	= adm6996_soft_reset,
+	.driver		= { .owner = THIS_MODULE,},
+};
+
+static int adm6996_gpio_probe(struct platform_device *pdev)
+{
+	struct adm6996_gpio_platform_data *pdata = pdev->dev.platform_data;
+	struct adm6996_priv *priv;
+	int ret;
+
+	if (!pdata)
+		return -EINVAL;
+				  
+	priv = devm_kzalloc(&pdev->dev, sizeof(struct adm6996_priv), GFP_KERNEL);
+	if (!priv)
+		return -ENOMEM;
+
+	mutex_init(&priv->reg_mutex);
+	mutex_init(&priv->mib_lock);
+
+	priv->eecs = pdata->eecs;
+	priv->eedi = pdata->eedi;
+	priv->eerc = pdata->eerc;
+	priv->eesk = pdata->eesk;
+
+	priv->model = pdata->model;
+	priv->read = adm6996_read_gpio_reg;
+	priv->write = adm6996_write_gpio_reg;
+
+	ret = devm_gpio_request(&pdev->dev, priv->eecs, "adm_eecs");
+	if (ret)
+		return ret;
+	ret = devm_gpio_request(&pdev->dev, priv->eedi, "adm_eedi");
+	if (ret)
+		return ret;
+	ret = devm_gpio_request(&pdev->dev, priv->eerc, "adm_eerc");
+	if (ret)
+		return ret;
+	ret = devm_gpio_request(&pdev->dev, priv->eesk, "adm_eesk");
+	if (ret)
+		return ret;
+
+	ret = adm6996_switch_init(priv, dev_name(&pdev->dev), NULL);
+	if (ret < 0)
+		return ret;
+
+	platform_set_drvdata(pdev, priv);
+
+	return 0;
+}
+
+static int adm6996_gpio_remove(struct platform_device *pdev)
+{
+	struct adm6996_priv *priv = platform_get_drvdata(pdev);
+
+	if (priv && (priv->model == ADM6996M || priv->model == ADM6996L))
+		unregister_switch(&priv->dev);
+
+	return 0;
+}
+
+static struct platform_driver adm6996_gpio_driver = {
+	.probe = adm6996_gpio_probe,
+	.remove = adm6996_gpio_remove,
+	.driver = {
+		.name = "adm6996_gpio",
+	},
+};
+
+static int __init adm6996_init(void)
+{
+	int err;
+
+	phy_register_fixup_for_id(PHY_ANY_ID, adm6996_fixup);
+	err =  phy_driver_register(&adm6996_phy_driver);
+	if (err)
+		return err;
+
+	err = platform_driver_register(&adm6996_gpio_driver);
+	if (err)
+		phy_driver_unregister(&adm6996_phy_driver);
+
+	return err;
+}
+
+static void __exit adm6996_exit(void)
+{
+	platform_driver_unregister(&adm6996_gpio_driver);
+	phy_driver_unregister(&adm6996_phy_driver);
+}
+
+module_init(adm6996_init);
+module_exit(adm6996_exit);
diff --git a/target/linux/generic/files/drivers/net/phy/adm6996.h b/target/linux/generic/files/drivers/net/phy/adm6996.h
new file mode 100644
index 0000000..66c77a0
--- /dev/null
+++ b/target/linux/generic/files/drivers/net/phy/adm6996.h
@@ -0,0 +1,186 @@
+/*
+ * ADM6996 switch driver
+ *
+ * Copyright (c) 2008 Felix Fietkau <nbd@openwrt.org>
+ * Copyright (c) 2010,2011 Peter Lebbing <peter@digitalbrains.com>
+ *
+ * This program is free software; you can redistribute  it and/or modify it
+ * under  the terms of the GNU General Public License v2 as published by the
+ * Free Software Foundation
+ */
+#ifndef __ADM6996_H
+#define __ADM6996_H
+
+/*
+ * ADM_PHY_PORTS: Number of ports with a PHY.
+ * We only control ports 0 to 3, because if 4 is connected, it is most likely
+ * not connected to the switch but to a separate MII and MAC for the WAN port.
+ */
+#define ADM_PHY_PORTS	4
+#define ADM_NUM_PORTS	6
+#define ADM_CPU_PORT	5
+
+#define ADM_NUM_VLANS 16
+#define ADM_VLAN_MAX_ID 4094
+
+enum admreg {
+	ADM_EEPROM_BASE		= 0x0,
+		ADM_P0_CFG		= ADM_EEPROM_BASE + 1,
+		ADM_P1_CFG		= ADM_EEPROM_BASE + 3,
+		ADM_P2_CFG		= ADM_EEPROM_BASE + 5,
+		ADM_P3_CFG		= ADM_EEPROM_BASE + 7,
+		ADM_P4_CFG		= ADM_EEPROM_BASE + 8,
+		ADM_P5_CFG		= ADM_EEPROM_BASE + 9,
+		ADM_SYSC0		= ADM_EEPROM_BASE + 0xa,
+		ADM_VLAN_PRIOMAP	= ADM_EEPROM_BASE + 0xe,
+		ADM_SYSC3		= ADM_EEPROM_BASE + 0x11,
+		/* Input Force No Tag Enable */
+		ADM_IFNTE		= ADM_EEPROM_BASE + 0x20,
+		ADM_VID_CHECK		= ADM_EEPROM_BASE + 0x26,
+		ADM_P0_PVID		= ADM_EEPROM_BASE + 0x28,
+		ADM_P1_PVID		= ADM_EEPROM_BASE + 0x29,
+		/* Output Tag Bypass Enable and P2 PVID */
+		ADM_OTBE_P2_PVID	= ADM_EEPROM_BASE + 0x2a,
+		ADM_P3_P4_PVID		= ADM_EEPROM_BASE + 0x2b,
+		ADM_P5_PVID		= ADM_EEPROM_BASE + 0x2c,
+	ADM_EEPROM_EXT_BASE	= 0x40,
+#define ADM_VLAN_FILT_L(n) (ADM_EEPROM_EXT_BASE + 2 * (n))
+#define ADM_VLAN_FILT_H(n) (ADM_EEPROM_EXT_BASE + 1 + 2 * (n))
+#define ADM_VLAN_MAP(n) (ADM_EEPROM_BASE + 0x13 + n)
+	ADM_COUNTER_BASE	= 0xa0,
+		ADM_SIG0		= ADM_COUNTER_BASE + 0,
+		ADM_SIG1		= ADM_COUNTER_BASE + 1,
+		ADM_PS0		= ADM_COUNTER_BASE + 2,
+		ADM_PS1		= ADM_COUNTER_BASE + 3,
+		ADM_PS2		= ADM_COUNTER_BASE + 4,
+		ADM_CL0		= ADM_COUNTER_BASE + 8, /* RxPacket */
+		ADM_CL6		= ADM_COUNTER_BASE + 0x1a, /* RxByte */
+		ADM_CL12		= ADM_COUNTER_BASE + 0x2c, /* TxPacket */
+		ADM_CL18		= ADM_COUNTER_BASE + 0x3e, /* TxByte */
+		ADM_CL24		= ADM_COUNTER_BASE + 0x50, /* Coll */
+		ADM_CL30		= ADM_COUNTER_BASE + 0x62, /* Err */
+#define ADM_OFFSET_PORT(n) ((n * 4) - (n / 4) * 2 - (n / 5) * 2)
+	ADM_PHY_BASE		= 0x200,
+#define ADM_PHY_PORT(n) (ADM_PHY_BASE + (0x20 * n))
+};
+
+/* Chip identification patterns */
+#define	ADM_SIG0_MASK	0xffff
+#define ADM_SIG0_VAL	0x1023
+#define ADM_SIG1_MASK	0xffff
+#define ADM_SIG1_VAL	0x0007
+
+enum {
+	ADM_PHYCFG_COLTST     = (1 << 7),	/* Enable collision test */
+	ADM_PHYCFG_DPLX       = (1 << 8),	/* Enable full duplex */
+	ADM_PHYCFG_ANEN_RST   = (1 << 9),	/* Restart auto negotiation (self clear) */
+	ADM_PHYCFG_ISO        = (1 << 10),	/* Isolate PHY */
+	ADM_PHYCFG_PDN        = (1 << 11),	/* Power down PHY */
+	ADM_PHYCFG_ANEN       = (1 << 12),	/* Enable auto negotiation */
+	ADM_PHYCFG_SPEED_100  = (1 << 13),	/* Enable 100 Mbit/s */
+	ADM_PHYCFG_LPBK       = (1 << 14),	/* Enable loopback operation */
+	ADM_PHYCFG_RST        = (1 << 15),	/* Reset the port (self clear) */
+	ADM_PHYCFG_INIT = (
+		ADM_PHYCFG_RST |
+		ADM_PHYCFG_SPEED_100 |
+		ADM_PHYCFG_ANEN |
+		ADM_PHYCFG_ANEN_RST
+	)
+};
+
+enum {
+	ADM_PORTCFG_FC        = (1 << 0),	/* Enable 802.x flow control */
+	ADM_PORTCFG_AN        = (1 << 1),	/* Enable auto-negotiation */
+	ADM_PORTCFG_SPEED_100 = (1 << 2),	/* Enable 100 Mbit/s */
+	ADM_PORTCFG_DPLX      = (1 << 3),	/* Enable full duplex */
+	ADM_PORTCFG_OT        = (1 << 4),	/* Output tagged packets */
+	ADM_PORTCFG_PD        = (1 << 5),	/* Port disable */
+	ADM_PORTCFG_TV_PRIO   = (1 << 6),	/* 0 = VLAN based priority
+	                                 	 * 1 = TOS based priority */
+	ADM_PORTCFG_PPE       = (1 << 7),	/* Port based priority enable */
+	ADM_PORTCFG_PP_S      = (1 << 8),	/* Port based priority, 2 bits */
+	ADM_PORTCFG_PVID_BASE = (1 << 10),	/* Primary VLAN id, 4 bits */
+	ADM_PORTCFG_FSE	      = (1 << 14),	/* Fx select enable */
+	ADM_PORTCFG_CAM       = (1 << 15),	/* Crossover Auto MDIX */
+
+	ADM_PORTCFG_INIT = (
+		ADM_PORTCFG_FC |
+		ADM_PORTCFG_AN |
+		ADM_PORTCFG_SPEED_100 |
+		ADM_PORTCFG_DPLX |
+		ADM_PORTCFG_CAM
+	),
+	ADM_PORTCFG_CPU = (
+		ADM_PORTCFG_FC |
+		ADM_PORTCFG_SPEED_100 |
+		ADM_PORTCFG_OT |
+		ADM_PORTCFG_DPLX
+	),
+};
+
+#define ADM_PORTCFG_PPID(n) ((n & 0x3) << 8)
+#define ADM_PORTCFG_PVID(n) ((n & 0xf) << 10)
+#define ADM_PORTCFG_PVID_MASK (0xf << 10)
+
+#define ADM_IFNTE_MASK (0x3f << 9)
+#define ADM_VID_CHECK_MASK (0x3f << 6)
+
+#define ADM_P0_PVID_VAL(n) ((((n) & 0xff0) >> 4) << 0)
+#define ADM_P1_PVID_VAL(n) ((((n) & 0xff0) >> 4) << 0)
+#define ADM_P2_PVID_VAL(n) ((((n) & 0xff0) >> 4) << 0)
+#define ADM_P3_PVID_VAL(n) ((((n) & 0xff0) >> 4) << 0)
+#define ADM_P4_PVID_VAL(n) ((((n) & 0xff0) >> 4) << 8)
+#define ADM_P5_PVID_VAL(n) ((((n) & 0xff0) >> 4) << 0)
+#define ADM_P2_PVID_MASK 0xff
+
+#define ADM_OTBE(n) (((n) & 0x3f) << 8)
+#define ADM_OTBE_MASK (0x3f << 8)
+
+/* ADM_SYSC0 */
+enum {
+	ADM_NTTE	= (1 << 2),	/* New Tag Transmit Enable */
+	ADM_RVID1	= (1 << 8)	/* Replace VLAN ID 1 */
+};
+
+/* Tag Based VLAN in ADM_SYSC3 */
+#define ADM_MAC_CLONE	BIT(4)
+#define ADM_TBV		BIT(5)
+
+static const u8 adm_portcfg[] = {
+	[0] = ADM_P0_CFG,
+	[1] = ADM_P1_CFG,
+	[2] = ADM_P2_CFG,
+	[3] = ADM_P3_CFG,
+	[4] = ADM_P4_CFG,
+	[5] = ADM_P5_CFG,
+};
+
+/* Fields in ADM_VLAN_FILT_L(x) */
+#define ADM_VLAN_FILT_FID(n) (((n) & 0xf) << 12)
+#define ADM_VLAN_FILT_TAGGED(n) (((n) & 0x3f) << 6)
+#define ADM_VLAN_FILT_MEMBER(n) (((n) & 0x3f) << 0)
+#define ADM_VLAN_FILT_MEMBER_MASK 0x3f
+/* Fields in ADM_VLAN_FILT_H(x) */
+#define ADM_VLAN_FILT_VALID (1 << 15)
+#define ADM_VLAN_FILT_VID(n) (((n) & 0xfff) << 0)
+
+/* Convert ports to a form for ADM6996L VLAN map */
+#define ADM_VLAN_FILT(ports) ((ports & 0x01) | ((ports & 0x02) << 1) | \
+			((ports & 0x04) << 2) | ((ports & 0x08) << 3) | \
+			((ports & 0x10) << 3) | ((ports & 0x20) << 3))
+
+/* Port status register */
+enum {
+	ADM_PS_LS = (1 << 0),	/* Link status */
+	ADM_PS_SS = (1 << 1),	/* Speed status */
+	ADM_PS_DS = (1 << 2),	/* Duplex status */
+	ADM_PS_FCS = (1 << 3)	/* Flow control status */
+};
+
+/*
+ * Split the register address in phy id and register
+ * it will get combined again by the mdio bus op
+ */
+#define PHYADDR(_reg)	((_reg >> 5) & 0xff), (_reg & 0x1f)
+
+#endif
diff --git a/target/linux/generic/files/drivers/net/phy/ar8216.c b/target/linux/generic/files/drivers/net/phy/ar8216.c
new file mode 100644
index 0000000..75db1f1
--- /dev/null
+++ b/target/linux/generic/files/drivers/net/phy/ar8216.c
@@ -0,0 +1,2197 @@
+/*
+ * ar8216.c: AR8216 switch driver
+ *
+ * Copyright (C) 2009 Felix Fietkau <nbd@openwrt.org>
+ * Copyright (C) 2011-2012 Gabor Juhos <juhosg@openwrt.org>
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+#include <linux/if.h>
+#include <linux/module.h>
+#include <linux/init.h>
+#include <linux/list.h>
+#include <linux/if_ether.h>
+#include <linux/skbuff.h>
+#include <linux/netdevice.h>
+#include <linux/netlink.h>
+#include <linux/bitops.h>
+#include <net/genetlink.h>
+#include <linux/switch.h>
+#include <linux/delay.h>
+#include <linux/phy.h>
+#include <linux/netdevice.h>
+#include <linux/etherdevice.h>
+#include <linux/lockdep.h>
+#include <linux/ar8216_platform.h>
+#include <linux/workqueue.h>
+#include <linux/version.h>
+
+#include "ar8216.h"
+
+extern const struct ar8xxx_chip ar8327_chip;
+extern const struct ar8xxx_chip ar8337_chip;
+
+#define AR8XXX_MIB_WORK_DELAY	2000 /* msecs */
+
+#define MIB_DESC(_s , _o, _n)	\
+	{			\
+		.size = (_s),	\
+		.offset = (_o),	\
+		.name = (_n),	\
+	}
+
+static const struct ar8xxx_mib_desc ar8216_mibs[] = {
+	MIB_DESC(1, AR8216_STATS_RXBROAD, "RxBroad"),
+	MIB_DESC(1, AR8216_STATS_RXPAUSE, "RxPause"),
+	MIB_DESC(1, AR8216_STATS_RXMULTI, "RxMulti"),
+	MIB_DESC(1, AR8216_STATS_RXFCSERR, "RxFcsErr"),
+	MIB_DESC(1, AR8216_STATS_RXALIGNERR, "RxAlignErr"),
+	MIB_DESC(1, AR8216_STATS_RXRUNT, "RxRunt"),
+	MIB_DESC(1, AR8216_STATS_RXFRAGMENT, "RxFragment"),
+	MIB_DESC(1, AR8216_STATS_RX64BYTE, "Rx64Byte"),
+	MIB_DESC(1, AR8216_STATS_RX128BYTE, "Rx128Byte"),
+	MIB_DESC(1, AR8216_STATS_RX256BYTE, "Rx256Byte"),
+	MIB_DESC(1, AR8216_STATS_RX512BYTE, "Rx512Byte"),
+	MIB_DESC(1, AR8216_STATS_RX1024BYTE, "Rx1024Byte"),
+	MIB_DESC(1, AR8216_STATS_RXMAXBYTE, "RxMaxByte"),
+	MIB_DESC(1, AR8216_STATS_RXTOOLONG, "RxTooLong"),
+	MIB_DESC(2, AR8216_STATS_RXGOODBYTE, "RxGoodByte"),
+	MIB_DESC(2, AR8216_STATS_RXBADBYTE, "RxBadByte"),
+	MIB_DESC(1, AR8216_STATS_RXOVERFLOW, "RxOverFlow"),
+	MIB_DESC(1, AR8216_STATS_FILTERED, "Filtered"),
+	MIB_DESC(1, AR8216_STATS_TXBROAD, "TxBroad"),
+	MIB_DESC(1, AR8216_STATS_TXPAUSE, "TxPause"),
+	MIB_DESC(1, AR8216_STATS_TXMULTI, "TxMulti"),
+	MIB_DESC(1, AR8216_STATS_TXUNDERRUN, "TxUnderRun"),
+	MIB_DESC(1, AR8216_STATS_TX64BYTE, "Tx64Byte"),
+	MIB_DESC(1, AR8216_STATS_TX128BYTE, "Tx128Byte"),
+	MIB_DESC(1, AR8216_STATS_TX256BYTE, "Tx256Byte"),
+	MIB_DESC(1, AR8216_STATS_TX512BYTE, "Tx512Byte"),
+	MIB_DESC(1, AR8216_STATS_TX1024BYTE, "Tx1024Byte"),
+	MIB_DESC(1, AR8216_STATS_TXMAXBYTE, "TxMaxByte"),
+	MIB_DESC(1, AR8216_STATS_TXOVERSIZE, "TxOverSize"),
+	MIB_DESC(2, AR8216_STATS_TXBYTE, "TxByte"),
+	MIB_DESC(1, AR8216_STATS_TXCOLLISION, "TxCollision"),
+	MIB_DESC(1, AR8216_STATS_TXABORTCOL, "TxAbortCol"),
+	MIB_DESC(1, AR8216_STATS_TXMULTICOL, "TxMultiCol"),
+	MIB_DESC(1, AR8216_STATS_TXSINGLECOL, "TxSingleCol"),
+	MIB_DESC(1, AR8216_STATS_TXEXCDEFER, "TxExcDefer"),
+	MIB_DESC(1, AR8216_STATS_TXDEFER, "TxDefer"),
+	MIB_DESC(1, AR8216_STATS_TXLATECOL, "TxLateCol"),
+};
+
+const struct ar8xxx_mib_desc ar8236_mibs[39] = {
+	MIB_DESC(1, AR8236_STATS_RXBROAD, "RxBroad"),
+	MIB_DESC(1, AR8236_STATS_RXPAUSE, "RxPause"),
+	MIB_DESC(1, AR8236_STATS_RXMULTI, "RxMulti"),
+	MIB_DESC(1, AR8236_STATS_RXFCSERR, "RxFcsErr"),
+	MIB_DESC(1, AR8236_STATS_RXALIGNERR, "RxAlignErr"),
+	MIB_DESC(1, AR8236_STATS_RXRUNT, "RxRunt"),
+	MIB_DESC(1, AR8236_STATS_RXFRAGMENT, "RxFragment"),
+	MIB_DESC(1, AR8236_STATS_RX64BYTE, "Rx64Byte"),
+	MIB_DESC(1, AR8236_STATS_RX128BYTE, "Rx128Byte"),
+	MIB_DESC(1, AR8236_STATS_RX256BYTE, "Rx256Byte"),
+	MIB_DESC(1, AR8236_STATS_RX512BYTE, "Rx512Byte"),
+	MIB_DESC(1, AR8236_STATS_RX1024BYTE, "Rx1024Byte"),
+	MIB_DESC(1, AR8236_STATS_RX1518BYTE, "Rx1518Byte"),
+	MIB_DESC(1, AR8236_STATS_RXMAXBYTE, "RxMaxByte"),
+	MIB_DESC(1, AR8236_STATS_RXTOOLONG, "RxTooLong"),
+	MIB_DESC(2, AR8236_STATS_RXGOODBYTE, "RxGoodByte"),
+	MIB_DESC(2, AR8236_STATS_RXBADBYTE, "RxBadByte"),
+	MIB_DESC(1, AR8236_STATS_RXOVERFLOW, "RxOverFlow"),
+	MIB_DESC(1, AR8236_STATS_FILTERED, "Filtered"),
+	MIB_DESC(1, AR8236_STATS_TXBROAD, "TxBroad"),
+	MIB_DESC(1, AR8236_STATS_TXPAUSE, "TxPause"),
+	MIB_DESC(1, AR8236_STATS_TXMULTI, "TxMulti"),
+	MIB_DESC(1, AR8236_STATS_TXUNDERRUN, "TxUnderRun"),
+	MIB_DESC(1, AR8236_STATS_TX64BYTE, "Tx64Byte"),
+	MIB_DESC(1, AR8236_STATS_TX128BYTE, "Tx128Byte"),
+	MIB_DESC(1, AR8236_STATS_TX256BYTE, "Tx256Byte"),
+	MIB_DESC(1, AR8236_STATS_TX512BYTE, "Tx512Byte"),
+	MIB_DESC(1, AR8236_STATS_TX1024BYTE, "Tx1024Byte"),
+	MIB_DESC(1, AR8236_STATS_TX1518BYTE, "Tx1518Byte"),
+	MIB_DESC(1, AR8236_STATS_TXMAXBYTE, "TxMaxByte"),
+	MIB_DESC(1, AR8236_STATS_TXOVERSIZE, "TxOverSize"),
+	MIB_DESC(2, AR8236_STATS_TXBYTE, "TxByte"),
+	MIB_DESC(1, AR8236_STATS_TXCOLLISION, "TxCollision"),
+	MIB_DESC(1, AR8236_STATS_TXABORTCOL, "TxAbortCol"),
+	MIB_DESC(1, AR8236_STATS_TXMULTICOL, "TxMultiCol"),
+	MIB_DESC(1, AR8236_STATS_TXSINGLECOL, "TxSingleCol"),
+	MIB_DESC(1, AR8236_STATS_TXEXCDEFER, "TxExcDefer"),
+	MIB_DESC(1, AR8236_STATS_TXDEFER, "TxDefer"),
+	MIB_DESC(1, AR8236_STATS_TXLATECOL, "TxLateCol"),
+};
+
+static DEFINE_MUTEX(ar8xxx_dev_list_lock);
+static LIST_HEAD(ar8xxx_dev_list);
+
+/* inspired by phy_poll_reset in drivers/net/phy/phy_device.c */
+static int
+ar8xxx_phy_poll_reset(struct mii_bus *bus)
+{
+        unsigned int sleep_msecs = 20;
+        int ret, elapsed, i;
+
+        for (elapsed = sleep_msecs; elapsed <= 600;
+	     elapsed += sleep_msecs) {
+                msleep(sleep_msecs);
+                for (i = 0; i < AR8XXX_NUM_PHYS; i++) {
+                        ret = mdiobus_read(bus, i, MII_BMCR);
+                        if (ret < 0)
+				return ret;
+                        if (ret & BMCR_RESET)
+				break;
+                        if (i == AR8XXX_NUM_PHYS - 1) {
+                                usleep_range(1000, 2000);
+                                return 0;
+                        }
+                }
+        }
+        return -ETIMEDOUT;
+}
+
+static int
+ar8xxx_phy_check_aneg(struct phy_device *phydev)
+{
+	int ret;
+
+	if (phydev->autoneg != AUTONEG_ENABLE)
+		return 0;
+	/*
+	 * BMCR_ANENABLE might have been cleared
+	 * by phy_init_hw in certain kernel versions
+	 * therefore check for it
+	 */
+	ret = phy_read(phydev, MII_BMCR);
+	if (ret < 0)
+		return ret;
+	if (ret & BMCR_ANENABLE)
+		return 0;
+
+	dev_info(&phydev->dev, "ANEG disabled, re-enabling ...\n");
+	ret |= BMCR_ANENABLE | BMCR_ANRESTART;
+	return phy_write(phydev, MII_BMCR, ret);
+}
+
+void
+ar8xxx_phy_init(struct ar8xxx_priv *priv)
+{
+	int i;
+	struct mii_bus *bus;
+
+	bus = priv->mii_bus;
+	for (i = 0; i < AR8XXX_NUM_PHYS; i++) {
+		if (priv->chip->phy_fixup)
+			priv->chip->phy_fixup(priv, i);
+
+		/* initialize the port itself */
+		mdiobus_write(bus, i, MII_ADVERTISE,
+			ADVERTISE_ALL | ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM);
+		if (ar8xxx_has_gige(priv))
+			mdiobus_write(bus, i, MII_CTRL1000, ADVERTISE_1000FULL);
+		mdiobus_write(bus, i, MII_BMCR, BMCR_RESET | BMCR_ANENABLE);
+	}
+
+	ar8xxx_phy_poll_reset(bus);
+}
+
+u32
+ar8xxx_mii_read32(struct ar8xxx_priv *priv, int phy_id, int regnum)
+{
+	struct mii_bus *bus = priv->mii_bus;
+	u16 lo, hi;
+
+	lo = bus->read(bus, phy_id, regnum);
+	hi = bus->read(bus, phy_id, regnum + 1);
+
+	return (hi << 16) | lo;
+}
+
+void
+ar8xxx_mii_write32(struct ar8xxx_priv *priv, int phy_id, int regnum, u32 val)
+{
+	struct mii_bus *bus = priv->mii_bus;
+	u16 lo, hi;
+
+	lo = val & 0xffff;
+	hi = (u16) (val >> 16);
+
+	if (priv->chip->mii_lo_first)
+	{
+		bus->write(bus, phy_id, regnum, lo);
+		bus->write(bus, phy_id, regnum + 1, hi);
+	} else {
+		bus->write(bus, phy_id, regnum + 1, hi);
+		bus->write(bus, phy_id, regnum, lo);
+	}
+}
+
+u32
+ar8xxx_read(struct ar8xxx_priv *priv, int reg)
+{
+	struct mii_bus *bus = priv->mii_bus;
+	u16 r1, r2, page;
+	u32 val;
+
+	split_addr((u32) reg, &r1, &r2, &page);
+
+	mutex_lock(&bus->mdio_lock);
+
+	bus->write(bus, 0x18, 0, page);
+	wait_for_page_switch();
+	val = ar8xxx_mii_read32(priv, 0x10 | r2, r1);
+
+	mutex_unlock(&bus->mdio_lock);
+
+	return val;
+}
+
+void
+ar8xxx_write(struct ar8xxx_priv *priv, int reg, u32 val)
+{
+	struct mii_bus *bus = priv->mii_bus;
+	u16 r1, r2, page;
+
+	split_addr((u32) reg, &r1, &r2, &page);
+
+	mutex_lock(&bus->mdio_lock);
+
+	bus->write(bus, 0x18, 0, page);
+	wait_for_page_switch();
+	ar8xxx_mii_write32(priv, 0x10 | r2, r1, val);
+
+	mutex_unlock(&bus->mdio_lock);
+}
+
+u32
+ar8xxx_rmw(struct ar8xxx_priv *priv, int reg, u32 mask, u32 val)
+{
+	struct mii_bus *bus = priv->mii_bus;
+	u16 r1, r2, page;
+	u32 ret;
+
+	split_addr((u32) reg, &r1, &r2, &page);
+
+	mutex_lock(&bus->mdio_lock);
+
+	bus->write(bus, 0x18, 0, page);
+	wait_for_page_switch();
+
+	ret = ar8xxx_mii_read32(priv, 0x10 | r2, r1);
+	ret &= ~mask;
+	ret |= val;
+	ar8xxx_mii_write32(priv, 0x10 | r2, r1, ret);
+
+	mutex_unlock(&bus->mdio_lock);
+
+	return ret;
+}
+
+void
+ar8xxx_phy_dbg_write(struct ar8xxx_priv *priv, int phy_addr,
+		     u16 dbg_addr, u16 dbg_data)
+{
+	struct mii_bus *bus = priv->mii_bus;
+
+	mutex_lock(&bus->mdio_lock);
+	bus->write(bus, phy_addr, MII_ATH_DBG_ADDR, dbg_addr);
+	bus->write(bus, phy_addr, MII_ATH_DBG_DATA, dbg_data);
+	mutex_unlock(&bus->mdio_lock);
+}
+
+void
+ar8xxx_phy_mmd_write(struct ar8xxx_priv *priv, int phy_addr, u16 addr, u16 data)
+{
+	struct mii_bus *bus = priv->mii_bus;
+
+	mutex_lock(&bus->mdio_lock);
+	bus->write(bus, phy_addr, MII_ATH_MMD_ADDR, addr);
+	bus->write(bus, phy_addr, MII_ATH_MMD_DATA, data);
+	mutex_unlock(&bus->mdio_lock);
+}
+
+u16
+ar8xxx_phy_mmd_read(struct ar8xxx_priv *priv, int phy_addr, u16 addr)
+{
+	struct mii_bus *bus = priv->mii_bus;
+	u16 data;
+
+	mutex_lock(&bus->mdio_lock);
+	bus->write(bus, phy_addr, MII_ATH_MMD_ADDR, addr);
+	data = bus->read(bus, phy_addr, MII_ATH_MMD_DATA);
+	mutex_unlock(&bus->mdio_lock);
+
+	return data;
+}
+
+static int
+ar8xxx_reg_wait(struct ar8xxx_priv *priv, u32 reg, u32 mask, u32 val,
+		unsigned timeout)
+{
+	int i;
+
+	for (i = 0; i < timeout; i++) {
+		u32 t;
+
+		t = ar8xxx_read(priv, reg);
+		if ((t & mask) == val)
+			return 0;
+
+		usleep_range(1000, 2000);
+	}
+
+	return -ETIMEDOUT;
+}
+
+static int
+ar8xxx_mib_op(struct ar8xxx_priv *priv, u32 op)
+{
+	unsigned mib_func = priv->chip->mib_func;
+	int ret;
+
+	lockdep_assert_held(&priv->mib_lock);
+
+	/* Capture the hardware statistics for all ports */
+	ar8xxx_rmw(priv, mib_func, AR8216_MIB_FUNC, (op << AR8216_MIB_FUNC_S));
+
+	/* Wait for the capturing to complete. */
+	ret = ar8xxx_reg_wait(priv, mib_func, AR8216_MIB_BUSY, 0, 10);
+	if (ret)
+		goto out;
+
+	ret = 0;
+
+out:
+	return ret;
+}
+
+static int
+ar8xxx_mib_capture(struct ar8xxx_priv *priv)
+{
+	return ar8xxx_mib_op(priv, AR8216_MIB_FUNC_CAPTURE);
+}
+
+static int
+ar8xxx_mib_flush(struct ar8xxx_priv *priv)
+{
+	return ar8xxx_mib_op(priv, AR8216_MIB_FUNC_FLUSH);
+}
+
+static void
+ar8xxx_mib_fetch_port_stat(struct ar8xxx_priv *priv, int port, bool flush)
+{
+	unsigned int base;
+	u64 *mib_stats;
+	int i;
+
+	WARN_ON(port >= priv->dev.ports);
+
+	lockdep_assert_held(&priv->mib_lock);
+
+	base = priv->chip->reg_port_stats_start +
+	       priv->chip->reg_port_stats_length * port;
+
+	mib_stats = &priv->mib_stats[port * priv->chip->num_mibs];
+	for (i = 0; i < priv->chip->num_mibs; i++) {
+		const struct ar8xxx_mib_desc *mib;
+		u64 t;
+
+		mib = &priv->chip->mib_decs[i];
+		t = ar8xxx_read(priv, base + mib->offset);
+		if (mib->size == 2) {
+			u64 hi;
+
+			hi = ar8xxx_read(priv, base + mib->offset + 4);
+			t |= hi << 32;
+		}
+
+		if (flush)
+			mib_stats[i] = 0;
+		else
+			mib_stats[i] += t;
+	}
+}
+
+static void
+ar8216_read_port_link(struct ar8xxx_priv *priv, int port,
+		      struct switch_port_link *link)
+{
+	u32 status;
+	u32 speed;
+
+	memset(link, '\0', sizeof(*link));
+
+	status = priv->chip->read_port_status(priv, port);
+
+	link->aneg = !!(status & AR8216_PORT_STATUS_LINK_AUTO);
+	if (link->aneg) {
+		link->link = !!(status & AR8216_PORT_STATUS_LINK_UP);
+	} else {
+		link->link = true;
+
+		if (priv->get_port_link) {
+			int err;
+
+			err = priv->get_port_link(port);
+			if (err >= 0)
+				link->link = !!err;
+		}
+	}
+
+	if (!link->link)
+		return;
+
+	link->duplex = !!(status & AR8216_PORT_STATUS_DUPLEX);
+	link->tx_flow = !!(status & AR8216_PORT_STATUS_TXFLOW);
+	link->rx_flow = !!(status & AR8216_PORT_STATUS_RXFLOW);
+
+	if (link->aneg && link->duplex && priv->chip->read_port_eee_status)
+		link->eee = priv->chip->read_port_eee_status(priv, port);
+
+	speed = (status & AR8216_PORT_STATUS_SPEED) >>
+		 AR8216_PORT_STATUS_SPEED_S;
+
+	switch (speed) {
+	case AR8216_PORT_SPEED_10M:
+		link->speed = SWITCH_PORT_SPEED_10;
+		break;
+	case AR8216_PORT_SPEED_100M:
+		link->speed = SWITCH_PORT_SPEED_100;
+		break;
+	case AR8216_PORT_SPEED_1000M:
+		link->speed = SWITCH_PORT_SPEED_1000;
+		break;
+	default:
+		link->speed = SWITCH_PORT_SPEED_UNKNOWN;
+		break;
+	}
+}
+
+static struct sk_buff *
+ar8216_mangle_tx(struct net_device *dev, struct sk_buff *skb)
+{
+	struct ar8xxx_priv *priv = dev->phy_ptr;
+	unsigned char *buf;
+
+	if (unlikely(!priv))
+		goto error;
+
+	if (!priv->vlan)
+		goto send;
+
+	if (unlikely(skb_headroom(skb) < 2)) {
+		if (pskb_expand_head(skb, 2, 0, GFP_ATOMIC) < 0)
+			goto error;
+	}
+
+	buf = skb_push(skb, 2);
+	buf[0] = 0x10;
+	buf[1] = 0x80;
+
+send:
+	return skb;
+
+error:
+	dev_kfree_skb_any(skb);
+	return NULL;
+}
+
+static void
+ar8216_mangle_rx(struct net_device *dev, struct sk_buff *skb)
+{
+	struct ar8xxx_priv *priv;
+	unsigned char *buf;
+	int port, vlan;
+
+	priv = dev->phy_ptr;
+	if (!priv)
+		return;
+
+	/* don't strip the header if vlan mode is disabled */
+	if (!priv->vlan)
+		return;
+
+	/* strip header, get vlan id */
+	buf = skb->data;
+	skb_pull(skb, 2);
+
+	/* check for vlan header presence */
+	if ((buf[12 + 2] != 0x81) || (buf[13 + 2] != 0x00))
+		return;
+
+	port = buf[0] & 0xf;
+
+	/* no need to fix up packets coming from a tagged source */
+	if (priv->vlan_tagged & (1 << port))
+		return;
+
+	/* lookup port vid from local table, the switch passes an invalid vlan id */
+	vlan = priv->vlan_id[priv->pvid[port]];
+
+	buf[14 + 2] &= 0xf0;
+	buf[14 + 2] |= vlan >> 8;
+	buf[15 + 2] = vlan & 0xff;
+}
+
+int
+ar8216_wait_bit(struct ar8xxx_priv *priv, int reg, u32 mask, u32 val)
+{
+	int timeout = 20;
+	u32 t = 0;
+
+	while (1) {
+		t = ar8xxx_read(priv, reg);
+		if ((t & mask) == val)
+			return 0;
+
+		if (timeout-- <= 0)
+			break;
+
+		udelay(10);
+	}
+
+	pr_err("ar8216: timeout on reg %08x: %08x & %08x != %08x\n",
+	       (unsigned int) reg, t, mask, val);
+	return -ETIMEDOUT;
+}
+
+static void
+ar8216_vtu_op(struct ar8xxx_priv *priv, u32 op, u32 val)
+{
+	if (ar8216_wait_bit(priv, AR8216_REG_VTU, AR8216_VTU_ACTIVE, 0))
+		return;
+	if ((op & AR8216_VTU_OP) == AR8216_VTU_OP_LOAD) {
+		val &= AR8216_VTUDATA_MEMBER;
+		val |= AR8216_VTUDATA_VALID;
+		ar8xxx_write(priv, AR8216_REG_VTU_DATA, val);
+	}
+	op |= AR8216_VTU_ACTIVE;
+	ar8xxx_write(priv, AR8216_REG_VTU, op);
+}
+
+static void
+ar8216_vtu_flush(struct ar8xxx_priv *priv)
+{
+	ar8216_vtu_op(priv, AR8216_VTU_OP_FLUSH, 0);
+}
+
+static void
+ar8216_vtu_load_vlan(struct ar8xxx_priv *priv, u32 vid, u32 port_mask)
+{
+	u32 op;
+
+	op = AR8216_VTU_OP_LOAD | (vid << AR8216_VTU_VID_S);
+	ar8216_vtu_op(priv, op, port_mask);
+}
+
+static int
+ar8216_atu_flush(struct ar8xxx_priv *priv)
+{
+	int ret;
+
+	ret = ar8216_wait_bit(priv, AR8216_REG_ATU_FUNC0, AR8216_ATU_ACTIVE, 0);
+	if (!ret)
+		ar8xxx_write(priv, AR8216_REG_ATU_FUNC0, AR8216_ATU_OP_FLUSH |
+							 AR8216_ATU_ACTIVE);
+
+	return ret;
+}
+
+static int
+ar8216_atu_flush_port(struct ar8xxx_priv *priv, int port)
+{
+	u32 t;
+	int ret;
+
+	ret = ar8216_wait_bit(priv, AR8216_REG_ATU_FUNC0, AR8216_ATU_ACTIVE, 0);
+	if (!ret) {
+		t = (port << AR8216_ATU_PORT_NUM_S) | AR8216_ATU_OP_FLUSH_PORT;
+		t |= AR8216_ATU_ACTIVE;
+		ar8xxx_write(priv, AR8216_REG_ATU_FUNC0, t);
+	}
+
+	return ret;
+}
+
+static u32
+ar8216_read_port_status(struct ar8xxx_priv *priv, int port)
+{
+	return ar8xxx_read(priv, AR8216_REG_PORT_STATUS(port));
+}
+
+static void
+ar8216_setup_port(struct ar8xxx_priv *priv, int port, u32 members)
+{
+	u32 header;
+	u32 egress, ingress;
+	u32 pvid;
+
+	if (priv->vlan) {
+		pvid = priv->vlan_id[priv->pvid[port]];
+		if (priv->vlan_tagged & (1 << port))
+			egress = AR8216_OUT_ADD_VLAN;
+		else
+			egress = AR8216_OUT_STRIP_VLAN;
+		ingress = AR8216_IN_SECURE;
+	} else {
+		pvid = port;
+		egress = AR8216_OUT_KEEP;
+		ingress = AR8216_IN_PORT_ONLY;
+	}
+
+	if (chip_is_ar8216(priv) && priv->vlan && port == AR8216_PORT_CPU)
+		header = AR8216_PORT_CTRL_HEADER;
+	else
+		header = 0;
+
+	ar8xxx_rmw(priv, AR8216_REG_PORT_CTRL(port),
+		   AR8216_PORT_CTRL_LEARN | AR8216_PORT_CTRL_VLAN_MODE |
+		   AR8216_PORT_CTRL_SINGLE_VLAN | AR8216_PORT_CTRL_STATE |
+		   AR8216_PORT_CTRL_HEADER | AR8216_PORT_CTRL_LEARN_LOCK,
+		   AR8216_PORT_CTRL_LEARN | header |
+		   (egress << AR8216_PORT_CTRL_VLAN_MODE_S) |
+		   (AR8216_PORT_STATE_FORWARD << AR8216_PORT_CTRL_STATE_S));
+
+	ar8xxx_rmw(priv, AR8216_REG_PORT_VLAN(port),
+		   AR8216_PORT_VLAN_DEST_PORTS | AR8216_PORT_VLAN_MODE |
+		   AR8216_PORT_VLAN_DEFAULT_ID,
+		   (members << AR8216_PORT_VLAN_DEST_PORTS_S) |
+		   (ingress << AR8216_PORT_VLAN_MODE_S) |
+		   (pvid << AR8216_PORT_VLAN_DEFAULT_ID_S));
+}
+
+static int
+ar8216_hw_init(struct ar8xxx_priv *priv)
+{
+	if (priv->initialized)
+		return 0;
+
+	ar8xxx_phy_init(priv);
+
+	priv->initialized = true;
+	return 0;
+}
+
+static void
+ar8216_init_globals(struct ar8xxx_priv *priv)
+{
+	/* standard atheros magic */
+	ar8xxx_write(priv, 0x38, 0xc000050e);
+
+	ar8xxx_rmw(priv, AR8216_REG_GLOBAL_CTRL,
+		   AR8216_GCTRL_MTU, 1518 + 8 + 2);
+}
+
+static void
+ar8216_init_port(struct ar8xxx_priv *priv, int port)
+{
+	/* Enable port learning and tx */
+	ar8xxx_write(priv, AR8216_REG_PORT_CTRL(port),
+		AR8216_PORT_CTRL_LEARN |
+		(4 << AR8216_PORT_CTRL_STATE_S));
+
+	ar8xxx_write(priv, AR8216_REG_PORT_VLAN(port), 0);
+
+	if (port == AR8216_PORT_CPU) {
+		ar8xxx_write(priv, AR8216_REG_PORT_STATUS(port),
+			AR8216_PORT_STATUS_LINK_UP |
+			(ar8xxx_has_gige(priv) ?
+                                AR8216_PORT_SPEED_1000M : AR8216_PORT_SPEED_100M) |
+			AR8216_PORT_STATUS_TXMAC |
+			AR8216_PORT_STATUS_RXMAC |
+			(chip_is_ar8316(priv) ? AR8216_PORT_STATUS_RXFLOW : 0) |
+			(chip_is_ar8316(priv) ? AR8216_PORT_STATUS_TXFLOW : 0) |
+			AR8216_PORT_STATUS_DUPLEX);
+	} else {
+		ar8xxx_write(priv, AR8216_REG_PORT_STATUS(port),
+			AR8216_PORT_STATUS_LINK_AUTO);
+	}
+}
+
+static void
+ar8216_wait_atu_ready(struct ar8xxx_priv *priv, u16 r2, u16 r1)
+{
+	int timeout = 20;
+
+	while (ar8xxx_mii_read32(priv, r2, r1) & AR8216_ATU_ACTIVE && --timeout)
+                udelay(10);
+
+	if (!timeout)
+		pr_err("ar8216: timeout waiting for atu to become ready\n");
+}
+
+static void ar8216_get_arl_entry(struct ar8xxx_priv *priv,
+				 struct arl_entry *a, u32 *status, enum arl_op op)
+{
+	struct mii_bus *bus = priv->mii_bus;
+	u16 r2, page;
+	u16 r1_func0, r1_func1, r1_func2;
+	u32 t, val0, val1, val2;
+	int i;
+
+	split_addr(AR8216_REG_ATU_FUNC0, &r1_func0, &r2, &page);
+	r2 |= 0x10;
+
+	r1_func1 = (AR8216_REG_ATU_FUNC1 >> 1) & 0x1e;
+	r1_func2 = (AR8216_REG_ATU_FUNC2 >> 1) & 0x1e;
+
+	switch (op) {
+	case AR8XXX_ARL_INITIALIZE:
+		/* all ATU registers are on the same page
+		* therefore set page only once
+		*/
+		bus->write(bus, 0x18, 0, page);
+		wait_for_page_switch();
+
+		ar8216_wait_atu_ready(priv, r2, r1_func0);
+
+		ar8xxx_mii_write32(priv, r2, r1_func0, AR8216_ATU_OP_GET_NEXT);
+		ar8xxx_mii_write32(priv, r2, r1_func1, 0);
+		ar8xxx_mii_write32(priv, r2, r1_func2, 0);
+		break;
+	case AR8XXX_ARL_GET_NEXT:
+		t = ar8xxx_mii_read32(priv, r2, r1_func0);
+		t |= AR8216_ATU_ACTIVE;
+		ar8xxx_mii_write32(priv, r2, r1_func0, t);
+		ar8216_wait_atu_ready(priv, r2, r1_func0);
+
+		val0 = ar8xxx_mii_read32(priv, r2, r1_func0);
+		val1 = ar8xxx_mii_read32(priv, r2, r1_func1);
+		val2 = ar8xxx_mii_read32(priv, r2, r1_func2);
+
+		*status = (val2 & AR8216_ATU_STATUS) >> AR8216_ATU_STATUS_S;
+		if (!*status)
+			break;
+
+		i = 0;
+		t = AR8216_ATU_PORT0;
+		while (!(val2 & t) && ++i < priv->dev.ports)
+			t <<= 1;
+
+		a->port = i;
+		a->mac[0] = (val0 & AR8216_ATU_ADDR5) >> AR8216_ATU_ADDR5_S;
+		a->mac[1] = (val0 & AR8216_ATU_ADDR4) >> AR8216_ATU_ADDR4_S;
+		a->mac[2] = (val1 & AR8216_ATU_ADDR3) >> AR8216_ATU_ADDR3_S;
+		a->mac[3] = (val1 & AR8216_ATU_ADDR2) >> AR8216_ATU_ADDR2_S;
+		a->mac[4] = (val1 & AR8216_ATU_ADDR1) >> AR8216_ATU_ADDR1_S;
+		a->mac[5] = (val1 & AR8216_ATU_ADDR0) >> AR8216_ATU_ADDR0_S;
+		break;
+	}
+}
+
+static void
+ar8236_setup_port(struct ar8xxx_priv *priv, int port, u32 members)
+{
+	u32 egress, ingress;
+	u32 pvid;
+
+	if (priv->vlan) {
+		pvid = priv->vlan_id[priv->pvid[port]];
+		if (priv->vlan_tagged & (1 << port))
+			egress = AR8216_OUT_ADD_VLAN;
+		else
+			egress = AR8216_OUT_STRIP_VLAN;
+		ingress = AR8216_IN_SECURE;
+	} else {
+		pvid = port;
+		egress = AR8216_OUT_KEEP;
+		ingress = AR8216_IN_PORT_ONLY;
+	}
+
+	ar8xxx_rmw(priv, AR8216_REG_PORT_CTRL(port),
+		   AR8216_PORT_CTRL_LEARN | AR8216_PORT_CTRL_VLAN_MODE |
+		   AR8216_PORT_CTRL_SINGLE_VLAN | AR8216_PORT_CTRL_STATE |
+		   AR8216_PORT_CTRL_HEADER | AR8216_PORT_CTRL_LEARN_LOCK,
+		   AR8216_PORT_CTRL_LEARN |
+		   (egress << AR8216_PORT_CTRL_VLAN_MODE_S) |
+		   (AR8216_PORT_STATE_FORWARD << AR8216_PORT_CTRL_STATE_S));
+
+	ar8xxx_rmw(priv, AR8236_REG_PORT_VLAN(port),
+		   AR8236_PORT_VLAN_DEFAULT_ID,
+		   (pvid << AR8236_PORT_VLAN_DEFAULT_ID_S));
+
+	ar8xxx_rmw(priv, AR8236_REG_PORT_VLAN2(port),
+		   AR8236_PORT_VLAN2_VLAN_MODE |
+		   AR8236_PORT_VLAN2_MEMBER,
+		   (ingress << AR8236_PORT_VLAN2_VLAN_MODE_S) |
+		   (members << AR8236_PORT_VLAN2_MEMBER_S));
+}
+
+static void
+ar8236_init_globals(struct ar8xxx_priv *priv)
+{
+	/* enable jumbo frames */
+	ar8xxx_rmw(priv, AR8216_REG_GLOBAL_CTRL,
+		   AR8316_GCTRL_MTU, 9018 + 8 + 2);
+
+	/* enable cpu port to receive arp frames */
+	ar8xxx_reg_set(priv, AR8216_REG_ATU_CTRL,
+		   AR8236_ATU_CTRL_RES);
+
+	/* enable cpu port to receive multicast and broadcast frames */
+	ar8xxx_reg_set(priv, AR8216_REG_FLOOD_MASK,
+		   AR8236_FM_CPU_BROADCAST_EN | AR8236_FM_CPU_BCAST_FWD_EN);
+
+	/* Enable MIB counters */
+	ar8xxx_rmw(priv, AR8216_REG_MIB_FUNC, AR8216_MIB_FUNC | AR8236_MIB_EN,
+		   (AR8216_MIB_FUNC_NO_OP << AR8216_MIB_FUNC_S) |
+		   AR8236_MIB_EN);
+}
+
+static int
+ar8316_hw_init(struct ar8xxx_priv *priv)
+{
+	u32 val, newval;
+
+	val = ar8xxx_read(priv, AR8316_REG_POSTRIP);
+
+	if (priv->phy->interface == PHY_INTERFACE_MODE_RGMII) {
+		if (priv->port4_phy) {
+			/* value taken from Ubiquiti RouterStation Pro */
+			newval = 0x81461bea;
+			pr_info("ar8316: Using port 4 as PHY\n");
+		} else {
+			newval = 0x01261be2;
+			pr_info("ar8316: Using port 4 as switch port\n");
+		}
+	} else if (priv->phy->interface == PHY_INTERFACE_MODE_GMII) {
+		/* value taken from AVM Fritz!Box 7390 sources */
+		newval = 0x010e5b71;
+	} else {
+		/* no known value for phy interface */
+		pr_err("ar8316: unsupported mii mode: %d.\n",
+		       priv->phy->interface);
+		return -EINVAL;
+	}
+
+	if (val == newval)
+		goto out;
+
+	ar8xxx_write(priv, AR8316_REG_POSTRIP, newval);
+
+	if (priv->port4_phy &&
+	    priv->phy->interface == PHY_INTERFACE_MODE_RGMII) {
+		/* work around for phy4 rgmii mode */
+		ar8xxx_phy_dbg_write(priv, 4, 0x12, 0x480c);
+		/* rx delay */
+		ar8xxx_phy_dbg_write(priv, 4, 0x0, 0x824e);
+		/* tx delay */
+		ar8xxx_phy_dbg_write(priv, 4, 0x5, 0x3d47);
+		msleep(1000);
+	}
+
+	ar8xxx_phy_init(priv);
+
+out:
+	priv->initialized = true;
+	return 0;
+}
+
+static void
+ar8316_init_globals(struct ar8xxx_priv *priv)
+{
+	/* standard atheros magic */
+	ar8xxx_write(priv, 0x38, 0xc000050e);
+
+	/* enable cpu port to receive multicast and broadcast frames */
+	ar8xxx_write(priv, AR8216_REG_FLOOD_MASK, 0x003f003f);
+
+	/* enable jumbo frames */
+	ar8xxx_rmw(priv, AR8216_REG_GLOBAL_CTRL,
+		   AR8316_GCTRL_MTU, 9018 + 8 + 2);
+
+	/* Enable MIB counters */
+	ar8xxx_rmw(priv, AR8216_REG_MIB_FUNC, AR8216_MIB_FUNC | AR8236_MIB_EN,
+		   (AR8216_MIB_FUNC_NO_OP << AR8216_MIB_FUNC_S) |
+		   AR8236_MIB_EN);
+}
+
+int
+ar8xxx_sw_set_vlan(struct switch_dev *dev, const struct switch_attr *attr,
+		   struct switch_val *val)
+{
+	struct ar8xxx_priv *priv = swdev_to_ar8xxx(dev);
+	priv->vlan = !!val->value.i;
+	return 0;
+}
+
+int
+ar8xxx_sw_get_vlan(struct switch_dev *dev, const struct switch_attr *attr,
+		   struct switch_val *val)
+{
+	struct ar8xxx_priv *priv = swdev_to_ar8xxx(dev);
+	val->value.i = priv->vlan;
+	return 0;
+}
+
+
+int
+ar8xxx_sw_set_pvid(struct switch_dev *dev, int port, int vlan)
+{
+	struct ar8xxx_priv *priv = swdev_to_ar8xxx(dev);
+
+	/* make sure no invalid PVIDs get set */
+
+	if (vlan >= dev->vlans)
+		return -EINVAL;
+
+	priv->pvid[port] = vlan;
+	return 0;
+}
+
+int
+ar8xxx_sw_get_pvid(struct switch_dev *dev, int port, int *vlan)
+{
+	struct ar8xxx_priv *priv = swdev_to_ar8xxx(dev);
+	*vlan = priv->pvid[port];
+	return 0;
+}
+
+static int
+ar8xxx_sw_set_vid(struct switch_dev *dev, const struct switch_attr *attr,
+		  struct switch_val *val)
+{
+	struct ar8xxx_priv *priv = swdev_to_ar8xxx(dev);
+	priv->vlan_id[val->port_vlan] = val->value.i;
+	return 0;
+}
+
+static int
+ar8xxx_sw_get_vid(struct switch_dev *dev, const struct switch_attr *attr,
+		  struct switch_val *val)
+{
+	struct ar8xxx_priv *priv = swdev_to_ar8xxx(dev);
+	val->value.i = priv->vlan_id[val->port_vlan];
+	return 0;
+}
+
+int
+ar8xxx_sw_get_port_link(struct switch_dev *dev, int port,
+			struct switch_port_link *link)
+{
+	struct ar8xxx_priv *priv = swdev_to_ar8xxx(dev);
+
+	ar8216_read_port_link(priv, port, link);
+	return 0;
+}
+
+static int
+ar8xxx_sw_get_ports(struct switch_dev *dev, struct switch_val *val)
+{
+	struct ar8xxx_priv *priv = swdev_to_ar8xxx(dev);
+	u8 ports = priv->vlan_table[val->port_vlan];
+	int i;
+
+	val->len = 0;
+	for (i = 0; i < dev->ports; i++) {
+		struct switch_port *p;
+
+		if (!(ports & (1 << i)))
+			continue;
+
+		p = &val->value.ports[val->len++];
+		p->id = i;
+		if (priv->vlan_tagged & (1 << i))
+			p->flags = (1 << SWITCH_PORT_FLAG_TAGGED);
+		else
+			p->flags = 0;
+	}
+	return 0;
+}
+
+static int
+ar8xxx_sw_set_ports(struct switch_dev *dev, struct switch_val *val)
+{
+	struct ar8xxx_priv *priv = swdev_to_ar8xxx(dev);
+	u8 *vt = &priv->vlan_table[val->port_vlan];
+	int i, j;
+
+	*vt = 0;
+	for (i = 0; i < val->len; i++) {
+		struct switch_port *p = &val->value.ports[i];
+
+		if (p->flags & (1 << SWITCH_PORT_FLAG_TAGGED)) {
+			priv->vlan_tagged |= (1 << p->id);
+		} else {
+			priv->vlan_tagged &= ~(1 << p->id);
+			priv->pvid[p->id] = val->port_vlan;
+
+			/* make sure that an untagged port does not
+			 * appear in other vlans */
+			for (j = 0; j < AR8X16_MAX_VLANS; j++) {
+				if (j == val->port_vlan)
+					continue;
+				priv->vlan_table[j] &= ~(1 << p->id);
+			}
+		}
+
+		*vt |= 1 << p->id;
+	}
+	return 0;
+}
+
+static void
+ar8216_set_mirror_regs(struct ar8xxx_priv *priv)
+{
+	int port;
+
+	/* reset all mirror registers */
+	ar8xxx_rmw(priv, AR8216_REG_GLOBAL_CPUPORT,
+		   AR8216_GLOBAL_CPUPORT_MIRROR_PORT,
+		   (0xF << AR8216_GLOBAL_CPUPORT_MIRROR_PORT_S));
+	for (port = 0; port < AR8216_NUM_PORTS; port++) {
+		ar8xxx_reg_clear(priv, AR8216_REG_PORT_CTRL(port),
+			   AR8216_PORT_CTRL_MIRROR_RX);
+
+		ar8xxx_reg_clear(priv, AR8216_REG_PORT_CTRL(port),
+			   AR8216_PORT_CTRL_MIRROR_TX);
+	}
+
+	/* now enable mirroring if necessary */
+	if (priv->source_port >= AR8216_NUM_PORTS ||
+	    priv->monitor_port >= AR8216_NUM_PORTS ||
+	    priv->source_port == priv->monitor_port) {
+		return;
+	}
+
+	ar8xxx_rmw(priv, AR8216_REG_GLOBAL_CPUPORT,
+		   AR8216_GLOBAL_CPUPORT_MIRROR_PORT,
+		   (priv->monitor_port << AR8216_GLOBAL_CPUPORT_MIRROR_PORT_S));
+
+	if (priv->mirror_rx)
+		ar8xxx_reg_set(priv, AR8216_REG_PORT_CTRL(priv->source_port),
+			   AR8216_PORT_CTRL_MIRROR_RX);
+
+	if (priv->mirror_tx)
+		ar8xxx_reg_set(priv, AR8216_REG_PORT_CTRL(priv->source_port),
+			   AR8216_PORT_CTRL_MIRROR_TX);
+}
+
+int
+ar8xxx_sw_hw_apply(struct switch_dev *dev)
+{
+	struct ar8xxx_priv *priv = swdev_to_ar8xxx(dev);
+	u8 portmask[AR8X16_MAX_PORTS];
+	int i, j;
+
+	mutex_lock(&priv->reg_mutex);
+	/* flush all vlan translation unit entries */
+	priv->chip->vtu_flush(priv);
+
+	memset(portmask, 0, sizeof(portmask));
+	if (!priv->init) {
+		/* calculate the port destination masks and load vlans
+		 * into the vlan translation unit */
+		for (j = 0; j < AR8X16_MAX_VLANS; j++) {
+			u8 vp = priv->vlan_table[j];
+
+			if (!vp)
+				continue;
+
+			for (i = 0; i < dev->ports; i++) {
+				u8 mask = (1 << i);
+				if (vp & mask)
+					portmask[i] |= vp & ~mask;
+			}
+
+			priv->chip->vtu_load_vlan(priv, priv->vlan_id[j],
+						 priv->vlan_table[j]);
+		}
+	} else {
+		/* vlan disabled:
+		 * isolate all ports, but connect them to the cpu port */
+		for (i = 0; i < dev->ports; i++) {
+			if (i == AR8216_PORT_CPU)
+				continue;
+
+			portmask[i] = 1 << AR8216_PORT_CPU;
+			portmask[AR8216_PORT_CPU] |= (1 << i);
+		}
+	}
+
+	/* update the port destination mask registers and tag settings */
+	for (i = 0; i < dev->ports; i++) {
+		priv->chip->setup_port(priv, i, portmask[i]);
+	}
+
+	priv->chip->set_mirror_regs(priv);
+
+	mutex_unlock(&priv->reg_mutex);
+	return 0;
+}
+
+int
+ar8xxx_sw_reset_switch(struct switch_dev *dev)
+{
+	struct ar8xxx_priv *priv = swdev_to_ar8xxx(dev);
+	const struct ar8xxx_chip *chip = priv->chip;
+	int i;
+
+	mutex_lock(&priv->reg_mutex);
+	memset(&priv->vlan, 0, sizeof(struct ar8xxx_priv) -
+		offsetof(struct ar8xxx_priv, vlan));
+
+	for (i = 0; i < AR8X16_MAX_VLANS; i++)
+		priv->vlan_id[i] = i;
+
+	/* Configure all ports */
+	for (i = 0; i < dev->ports; i++)
+		chip->init_port(priv, i);
+
+	priv->mirror_rx = false;
+	priv->mirror_tx = false;
+	priv->source_port = 0;
+	priv->monitor_port = 0;
+
+	chip->init_globals(priv);
+
+	mutex_unlock(&priv->reg_mutex);
+
+	return chip->sw_hw_apply(dev);
+}
+
+int
+ar8xxx_sw_set_reset_mibs(struct switch_dev *dev,
+			 const struct switch_attr *attr,
+			 struct switch_val *val)
+{
+	struct ar8xxx_priv *priv = swdev_to_ar8xxx(dev);
+	unsigned int len;
+	int ret;
+
+	if (!ar8xxx_has_mib_counters(priv))
+		return -EOPNOTSUPP;
+
+	mutex_lock(&priv->mib_lock);
+
+	len = priv->dev.ports * priv->chip->num_mibs *
+	      sizeof(*priv->mib_stats);
+	memset(priv->mib_stats, '\0', len);
+	ret = ar8xxx_mib_flush(priv);
+	if (ret)
+		goto unlock;
+
+	ret = 0;
+
+unlock:
+	mutex_unlock(&priv->mib_lock);
+	return ret;
+}
+
+int
+ar8xxx_sw_set_mirror_rx_enable(struct switch_dev *dev,
+			       const struct switch_attr *attr,
+			       struct switch_val *val)
+{
+	struct ar8xxx_priv *priv = swdev_to_ar8xxx(dev);
+
+	mutex_lock(&priv->reg_mutex);
+	priv->mirror_rx = !!val->value.i;
+	priv->chip->set_mirror_regs(priv);
+	mutex_unlock(&priv->reg_mutex);
+
+	return 0;
+}
+
+int
+ar8xxx_sw_get_mirror_rx_enable(struct switch_dev *dev,
+			       const struct switch_attr *attr,
+			       struct switch_val *val)
+{
+	struct ar8xxx_priv *priv = swdev_to_ar8xxx(dev);
+	val->value.i = priv->mirror_rx;
+	return 0;
+}
+
+int
+ar8xxx_sw_set_mirror_tx_enable(struct switch_dev *dev,
+			       const struct switch_attr *attr,
+			       struct switch_val *val)
+{
+	struct ar8xxx_priv *priv = swdev_to_ar8xxx(dev);
+
+	mutex_lock(&priv->reg_mutex);
+	priv->mirror_tx = !!val->value.i;
+	priv->chip->set_mirror_regs(priv);
+	mutex_unlock(&priv->reg_mutex);
+
+	return 0;
+}
+
+int
+ar8xxx_sw_get_mirror_tx_enable(struct switch_dev *dev,
+			       const struct switch_attr *attr,
+			       struct switch_val *val)
+{
+	struct ar8xxx_priv *priv = swdev_to_ar8xxx(dev);
+	val->value.i = priv->mirror_tx;
+	return 0;
+}
+
+int
+ar8xxx_sw_set_mirror_monitor_port(struct switch_dev *dev,
+				  const struct switch_attr *attr,
+				  struct switch_val *val)
+{
+	struct ar8xxx_priv *priv = swdev_to_ar8xxx(dev);
+
+	mutex_lock(&priv->reg_mutex);
+	priv->monitor_port = val->value.i;
+	priv->chip->set_mirror_regs(priv);
+	mutex_unlock(&priv->reg_mutex);
+
+	return 0;
+}
+
+int
+ar8xxx_sw_get_mirror_monitor_port(struct switch_dev *dev,
+				  const struct switch_attr *attr,
+				  struct switch_val *val)
+{
+	struct ar8xxx_priv *priv = swdev_to_ar8xxx(dev);
+	val->value.i = priv->monitor_port;
+	return 0;
+}
+
+int
+ar8xxx_sw_set_mirror_source_port(struct switch_dev *dev,
+				 const struct switch_attr *attr,
+				 struct switch_val *val)
+{
+	struct ar8xxx_priv *priv = swdev_to_ar8xxx(dev);
+
+	mutex_lock(&priv->reg_mutex);
+	priv->source_port = val->value.i;
+	priv->chip->set_mirror_regs(priv);
+	mutex_unlock(&priv->reg_mutex);
+
+	return 0;
+}
+
+int
+ar8xxx_sw_get_mirror_source_port(struct switch_dev *dev,
+				 const struct switch_attr *attr,
+				 struct switch_val *val)
+{
+	struct ar8xxx_priv *priv = swdev_to_ar8xxx(dev);
+	val->value.i = priv->source_port;
+	return 0;
+}
+
+int
+ar8xxx_sw_set_port_reset_mib(struct switch_dev *dev,
+			     const struct switch_attr *attr,
+			     struct switch_val *val)
+{
+	struct ar8xxx_priv *priv = swdev_to_ar8xxx(dev);
+	int port;
+	int ret;
+
+	if (!ar8xxx_has_mib_counters(priv))
+		return -EOPNOTSUPP;
+
+	port = val->port_vlan;
+	if (port >= dev->ports)
+		return -EINVAL;
+
+	mutex_lock(&priv->mib_lock);
+	ret = ar8xxx_mib_capture(priv);
+	if (ret)
+		goto unlock;
+
+	ar8xxx_mib_fetch_port_stat(priv, port, true);
+
+	ret = 0;
+
+unlock:
+	mutex_unlock(&priv->mib_lock);
+	return ret;
+}
+
+int
+ar8xxx_sw_get_port_mib(struct switch_dev *dev,
+		       const struct switch_attr *attr,
+		       struct switch_val *val)
+{
+	struct ar8xxx_priv *priv = swdev_to_ar8xxx(dev);
+	const struct ar8xxx_chip *chip = priv->chip;
+	u64 *mib_stats;
+	int port;
+	int ret;
+	char *buf = priv->buf;
+	int i, len = 0;
+
+	if (!ar8xxx_has_mib_counters(priv))
+		return -EOPNOTSUPP;
+
+	port = val->port_vlan;
+	if (port >= dev->ports)
+		return -EINVAL;
+
+	mutex_lock(&priv->mib_lock);
+	ret = ar8xxx_mib_capture(priv);
+	if (ret)
+		goto unlock;
+
+	ar8xxx_mib_fetch_port_stat(priv, port, false);
+
+	len += snprintf(buf + len, sizeof(priv->buf) - len,
+			"Port %d MIB counters\n",
+			port);
+
+	mib_stats = &priv->mib_stats[port * chip->num_mibs];
+	for (i = 0; i < chip->num_mibs; i++)
+		len += snprintf(buf + len, sizeof(priv->buf) - len,
+				"%-12s: %llu\n",
+				chip->mib_decs[i].name,
+				mib_stats[i]);
+
+	val->value.s = buf;
+	val->len = len;
+
+	ret = 0;
+
+unlock:
+	mutex_unlock(&priv->mib_lock);
+	return ret;
+}
+
+int
+ar8xxx_sw_get_arl_table(struct switch_dev *dev,
+			const struct switch_attr *attr,
+			struct switch_val *val)
+{
+	struct ar8xxx_priv *priv = swdev_to_ar8xxx(dev);
+	struct mii_bus *bus = priv->mii_bus;
+	const struct ar8xxx_chip *chip = priv->chip;
+	char *buf = priv->arl_buf;
+	int i, j, k, len = 0;
+	struct arl_entry *a, *a1;
+	u32 status;
+
+	if (!chip->get_arl_entry)
+		return -EOPNOTSUPP;
+
+	mutex_lock(&priv->reg_mutex);
+	mutex_lock(&bus->mdio_lock);
+
+	chip->get_arl_entry(priv, NULL, NULL, AR8XXX_ARL_INITIALIZE);
+
+	for(i = 0; i < AR8XXX_NUM_ARL_RECORDS; ++i) {
+		a = &priv->arl_table[i];
+		duplicate:
+		chip->get_arl_entry(priv, a, &status, AR8XXX_ARL_GET_NEXT);
+
+		if (!status)
+			break;
+
+		/* avoid duplicates
+		 * ARL table can include multiple valid entries
+		 * per MAC, just with differing status codes
+		 */
+		for (j = 0; j < i; ++j) {
+			a1 = &priv->arl_table[j];
+			if (a->port == a1->port && !memcmp(a->mac, a1->mac, sizeof(a->mac)))
+				goto duplicate;
+		}
+	}
+
+	mutex_unlock(&bus->mdio_lock);
+
+	len += snprintf(buf + len, sizeof(priv->arl_buf) - len,
+                        "address resolution table\n");
+
+	if (i == AR8XXX_NUM_ARL_RECORDS)
+		len += snprintf(buf + len, sizeof(priv->arl_buf) - len,
+				"Too many entries found, displaying the first %d only!\n",
+				AR8XXX_NUM_ARL_RECORDS);
+
+	for (j = 0; j < priv->dev.ports; ++j) {
+		for (k = 0; k < i; ++k) {
+			a = &priv->arl_table[k];
+			if (a->port != j)
+				continue;
+			len += snprintf(buf + len, sizeof(priv->arl_buf) - len,
+					"Port %d: MAC %02x:%02x:%02x:%02x:%02x:%02x\n",
+					j,
+					a->mac[5], a->mac[4], a->mac[3],
+					a->mac[2], a->mac[1], a->mac[0]);
+		}
+	}
+
+	val->value.s = buf;
+	val->len = len;
+
+	mutex_unlock(&priv->reg_mutex);
+
+	return 0;
+}
+
+int
+ar8xxx_sw_set_flush_arl_table(struct switch_dev *dev,
+			      const struct switch_attr *attr,
+			      struct switch_val *val)
+{
+	struct ar8xxx_priv *priv = swdev_to_ar8xxx(dev);
+	int ret;
+
+	mutex_lock(&priv->reg_mutex);
+	ret = priv->chip->atu_flush(priv);
+	mutex_unlock(&priv->reg_mutex);
+
+	return ret;
+}
+
+int
+ar8xxx_sw_set_flush_port_arl_table(struct switch_dev *dev,
+				   const struct switch_attr *attr,
+				   struct switch_val *val)
+{
+	struct ar8xxx_priv *priv = swdev_to_ar8xxx(dev);
+	int port, ret;
+
+	port = val->port_vlan;
+	if (port >= dev->ports)
+		return -EINVAL;
+
+	mutex_lock(&priv->reg_mutex);
+	ret = priv->chip->atu_flush_port(priv, port);
+	mutex_unlock(&priv->reg_mutex);
+
+	return ret;
+}
+
+static const struct switch_attr ar8xxx_sw_attr_globals[] = {
+	{
+		.type = SWITCH_TYPE_INT,
+		.name = "enable_vlan",
+		.description = "Enable VLAN mode",
+		.set = ar8xxx_sw_set_vlan,
+		.get = ar8xxx_sw_get_vlan,
+		.max = 1
+	},
+	{
+		.type = SWITCH_TYPE_NOVAL,
+		.name = "reset_mibs",
+		.description = "Reset all MIB counters",
+		.set = ar8xxx_sw_set_reset_mibs,
+	},
+	{
+		.type = SWITCH_TYPE_INT,
+		.name = "enable_mirror_rx",
+		.description = "Enable mirroring of RX packets",
+		.set = ar8xxx_sw_set_mirror_rx_enable,
+		.get = ar8xxx_sw_get_mirror_rx_enable,
+		.max = 1
+	},
+	{
+		.type = SWITCH_TYPE_INT,
+		.name = "enable_mirror_tx",
+		.description = "Enable mirroring of TX packets",
+		.set = ar8xxx_sw_set_mirror_tx_enable,
+		.get = ar8xxx_sw_get_mirror_tx_enable,
+		.max = 1
+	},
+	{
+		.type = SWITCH_TYPE_INT,
+		.name = "mirror_monitor_port",
+		.description = "Mirror monitor port",
+		.set = ar8xxx_sw_set_mirror_monitor_port,
+		.get = ar8xxx_sw_get_mirror_monitor_port,
+		.max = AR8216_NUM_PORTS - 1
+	},
+	{
+		.type = SWITCH_TYPE_INT,
+		.name = "mirror_source_port",
+		.description = "Mirror source port",
+		.set = ar8xxx_sw_set_mirror_source_port,
+		.get = ar8xxx_sw_get_mirror_source_port,
+		.max = AR8216_NUM_PORTS - 1
+ 	},
+	{
+		.type = SWITCH_TYPE_STRING,
+		.name = "arl_table",
+		.description = "Get ARL table",
+		.set = NULL,
+		.get = ar8xxx_sw_get_arl_table,
+	},
+	{
+		.type = SWITCH_TYPE_NOVAL,
+		.name = "flush_arl_table",
+		.description = "Flush ARL table",
+		.set = ar8xxx_sw_set_flush_arl_table,
+	},
+};
+
+const struct switch_attr ar8xxx_sw_attr_port[] = {
+	{
+		.type = SWITCH_TYPE_NOVAL,
+		.name = "reset_mib",
+		.description = "Reset single port MIB counters",
+		.set = ar8xxx_sw_set_port_reset_mib,
+	},
+	{
+		.type = SWITCH_TYPE_STRING,
+		.name = "mib",
+		.description = "Get port's MIB counters",
+		.set = NULL,
+		.get = ar8xxx_sw_get_port_mib,
+	},
+	{
+		.type = SWITCH_TYPE_NOVAL,
+		.name = "flush_arl_table",
+		.description = "Flush port's ARL table entries",
+		.set = ar8xxx_sw_set_flush_port_arl_table,
+	},
+};
+
+const struct switch_attr ar8xxx_sw_attr_vlan[1] = {
+	{
+		.type = SWITCH_TYPE_INT,
+		.name = "vid",
+		.description = "VLAN ID (0-4094)",
+		.set = ar8xxx_sw_set_vid,
+		.get = ar8xxx_sw_get_vid,
+		.max = 4094,
+	},
+};
+
+static const struct switch_dev_ops ar8xxx_sw_ops = {
+	.attr_global = {
+		.attr = ar8xxx_sw_attr_globals,
+		.n_attr = ARRAY_SIZE(ar8xxx_sw_attr_globals),
+	},
+	.attr_port = {
+		.attr = ar8xxx_sw_attr_port,
+		.n_attr = ARRAY_SIZE(ar8xxx_sw_attr_port),
+	},
+	.attr_vlan = {
+		.attr = ar8xxx_sw_attr_vlan,
+		.n_attr = ARRAY_SIZE(ar8xxx_sw_attr_vlan),
+	},
+	.get_port_pvid = ar8xxx_sw_get_pvid,
+	.set_port_pvid = ar8xxx_sw_set_pvid,
+	.get_vlan_ports = ar8xxx_sw_get_ports,
+	.set_vlan_ports = ar8xxx_sw_set_ports,
+	.apply_config = ar8xxx_sw_hw_apply,
+	.reset_switch = ar8xxx_sw_reset_switch,
+	.get_port_link = ar8xxx_sw_get_port_link,
+};
+
+static const struct ar8xxx_chip ar8216_chip = {
+	.caps = AR8XXX_CAP_MIB_COUNTERS,
+
+	.reg_port_stats_start = 0x19000,
+	.reg_port_stats_length = 0xa0,
+
+	.name = "Atheros AR8216",
+	.ports = AR8216_NUM_PORTS,
+	.vlans = AR8216_NUM_VLANS,
+	.swops = &ar8xxx_sw_ops,
+
+	.hw_init = ar8216_hw_init,
+	.init_globals = ar8216_init_globals,
+	.init_port = ar8216_init_port,
+	.setup_port = ar8216_setup_port,
+	.read_port_status = ar8216_read_port_status,
+	.atu_flush = ar8216_atu_flush,
+	.atu_flush_port = ar8216_atu_flush_port,
+	.vtu_flush = ar8216_vtu_flush,
+	.vtu_load_vlan = ar8216_vtu_load_vlan,
+	.set_mirror_regs = ar8216_set_mirror_regs,
+	.get_arl_entry = ar8216_get_arl_entry,
+	.sw_hw_apply = ar8xxx_sw_hw_apply,
+
+	.num_mibs = ARRAY_SIZE(ar8216_mibs),
+	.mib_decs = ar8216_mibs,
+	.mib_func = AR8216_REG_MIB_FUNC
+};
+
+static const struct ar8xxx_chip ar8236_chip = {
+	.caps = AR8XXX_CAP_MIB_COUNTERS,
+
+	.reg_port_stats_start = 0x20000,
+	.reg_port_stats_length = 0x100,
+
+	.name = "Atheros AR8236",
+	.ports = AR8216_NUM_PORTS,
+	.vlans = AR8216_NUM_VLANS,
+	.swops = &ar8xxx_sw_ops,
+
+	.hw_init = ar8216_hw_init,
+	.init_globals = ar8236_init_globals,
+	.init_port = ar8216_init_port,
+	.setup_port = ar8236_setup_port,
+	.read_port_status = ar8216_read_port_status,
+	.atu_flush = ar8216_atu_flush,
+	.atu_flush_port = ar8216_atu_flush_port,
+	.vtu_flush = ar8216_vtu_flush,
+	.vtu_load_vlan = ar8216_vtu_load_vlan,
+	.set_mirror_regs = ar8216_set_mirror_regs,
+	.get_arl_entry = ar8216_get_arl_entry,
+	.sw_hw_apply = ar8xxx_sw_hw_apply,
+
+	.num_mibs = ARRAY_SIZE(ar8236_mibs),
+	.mib_decs = ar8236_mibs,
+	.mib_func = AR8216_REG_MIB_FUNC
+};
+
+static const struct ar8xxx_chip ar8316_chip = {
+	.caps = AR8XXX_CAP_GIGE | AR8XXX_CAP_MIB_COUNTERS,
+
+	.reg_port_stats_start = 0x20000,
+	.reg_port_stats_length = 0x100,
+
+	.name = "Atheros AR8316",
+	.ports = AR8216_NUM_PORTS,
+	.vlans = AR8X16_MAX_VLANS,
+	.swops = &ar8xxx_sw_ops,
+
+	.hw_init = ar8316_hw_init,
+	.init_globals = ar8316_init_globals,
+	.init_port = ar8216_init_port,
+	.setup_port = ar8216_setup_port,
+	.read_port_status = ar8216_read_port_status,
+	.atu_flush = ar8216_atu_flush,
+	.atu_flush_port = ar8216_atu_flush_port,
+	.vtu_flush = ar8216_vtu_flush,
+	.vtu_load_vlan = ar8216_vtu_load_vlan,
+	.set_mirror_regs = ar8216_set_mirror_regs,
+	.get_arl_entry = ar8216_get_arl_entry,
+	.sw_hw_apply = ar8xxx_sw_hw_apply,
+
+	.num_mibs = ARRAY_SIZE(ar8236_mibs),
+	.mib_decs = ar8236_mibs,
+	.mib_func = AR8216_REG_MIB_FUNC
+};
+
+static int
+ar8xxx_id_chip(struct ar8xxx_priv *priv)
+{
+	u32 val;
+	u16 id;
+	int i;
+
+	val = ar8xxx_read(priv, AR8216_REG_CTRL);
+	if (val == ~0)
+		return -ENODEV;
+
+	id = val & (AR8216_CTRL_REVISION | AR8216_CTRL_VERSION);
+	for (i = 0; i < AR8X16_PROBE_RETRIES; i++) {
+		u16 t;
+
+		val = ar8xxx_read(priv, AR8216_REG_CTRL);
+		if (val == ~0)
+			return -ENODEV;
+
+		t = val & (AR8216_CTRL_REVISION | AR8216_CTRL_VERSION);
+		if (t != id)
+			return -ENODEV;
+	}
+
+	priv->chip_ver = (id & AR8216_CTRL_VERSION) >> AR8216_CTRL_VERSION_S;
+	priv->chip_rev = (id & AR8216_CTRL_REVISION);
+
+	switch (priv->chip_ver) {
+	case AR8XXX_VER_AR8216:
+		priv->chip = &ar8216_chip;
+		break;
+	case AR8XXX_VER_AR8236:
+		priv->chip = &ar8236_chip;
+		break;
+	case AR8XXX_VER_AR8316:
+		priv->chip = &ar8316_chip;
+		break;
+	case AR8XXX_VER_AR8327:
+		priv->chip = &ar8327_chip;
+		break;
+	case AR8XXX_VER_AR8337:
+		priv->chip = &ar8337_chip;
+		break;
+	default:
+		pr_err("ar8216: Unknown Atheros device [ver=%d, rev=%d]\n",
+		       priv->chip_ver, priv->chip_rev);
+
+		return -ENODEV;
+	}
+
+	return 0;
+}
+
+static void
+ar8xxx_mib_work_func(struct work_struct *work)
+{
+	struct ar8xxx_priv *priv;
+	int err;
+
+	priv = container_of(work, struct ar8xxx_priv, mib_work.work);
+
+	mutex_lock(&priv->mib_lock);
+
+	err = ar8xxx_mib_capture(priv);
+	if (err)
+		goto next_port;
+
+	ar8xxx_mib_fetch_port_stat(priv, priv->mib_next_port, false);
+
+next_port:
+	priv->mib_next_port++;
+	if (priv->mib_next_port >= priv->dev.ports)
+		priv->mib_next_port = 0;
+
+	mutex_unlock(&priv->mib_lock);
+	schedule_delayed_work(&priv->mib_work,
+			      msecs_to_jiffies(AR8XXX_MIB_WORK_DELAY));
+}
+
+static int
+ar8xxx_mib_init(struct ar8xxx_priv *priv)
+{
+	unsigned int len;
+
+	if (!ar8xxx_has_mib_counters(priv))
+		return 0;
+
+	BUG_ON(!priv->chip->mib_decs || !priv->chip->num_mibs);
+
+	len = priv->dev.ports * priv->chip->num_mibs *
+	      sizeof(*priv->mib_stats);
+	priv->mib_stats = kzalloc(len, GFP_KERNEL);
+
+	if (!priv->mib_stats)
+		return -ENOMEM;
+
+	return 0;
+}
+
+static void
+ar8xxx_mib_start(struct ar8xxx_priv *priv)
+{
+	if (!ar8xxx_has_mib_counters(priv))
+		return;
+
+	schedule_delayed_work(&priv->mib_work,
+			      msecs_to_jiffies(AR8XXX_MIB_WORK_DELAY));
+}
+
+static void
+ar8xxx_mib_stop(struct ar8xxx_priv *priv)
+{
+	if (!ar8xxx_has_mib_counters(priv))
+		return;
+
+	cancel_delayed_work(&priv->mib_work);
+}
+
+static struct ar8xxx_priv *
+ar8xxx_create(void)
+{
+	struct ar8xxx_priv *priv;
+
+	priv = kzalloc(sizeof(struct ar8xxx_priv), GFP_KERNEL);
+	if (priv == NULL)
+		return NULL;
+
+	mutex_init(&priv->reg_mutex);
+	mutex_init(&priv->mib_lock);
+	INIT_DELAYED_WORK(&priv->mib_work, ar8xxx_mib_work_func);
+
+	return priv;
+}
+
+static void
+ar8xxx_free(struct ar8xxx_priv *priv)
+{
+	if (priv->chip && priv->chip->cleanup)
+		priv->chip->cleanup(priv);
+
+	kfree(priv->chip_data);
+	kfree(priv->mib_stats);
+	kfree(priv);
+}
+
+static int
+ar8xxx_probe_switch(struct ar8xxx_priv *priv)
+{
+	const struct ar8xxx_chip *chip;
+	struct switch_dev *swdev;
+	int ret;
+
+	ret = ar8xxx_id_chip(priv);
+	if (ret)
+		return ret;
+
+	chip = priv->chip;
+
+	swdev = &priv->dev;
+	swdev->cpu_port = AR8216_PORT_CPU;
+	swdev->name = chip->name;
+	swdev->vlans = chip->vlans;
+	swdev->ports = chip->ports;
+	swdev->ops = chip->swops;
+
+	ret = ar8xxx_mib_init(priv);
+	if (ret)
+		return ret;
+
+	return 0;
+}
+
+static int
+ar8xxx_start(struct ar8xxx_priv *priv)
+{
+	int ret;
+
+	priv->init = true;
+
+	ret = priv->chip->hw_init(priv);
+	if (ret)
+		return ret;
+
+	ret = ar8xxx_sw_reset_switch(&priv->dev);
+	if (ret)
+		return ret;
+
+	priv->init = false;
+
+	ar8xxx_mib_start(priv);
+
+	return 0;
+}
+
+static int
+ar8xxx_phy_config_init(struct phy_device *phydev)
+{
+	struct ar8xxx_priv *priv = phydev->priv;
+	struct net_device *dev = phydev->attached_dev;
+	int ret;
+
+	if (WARN_ON(!priv))
+		return -ENODEV;
+
+	if (priv->chip->config_at_probe)
+		return ar8xxx_phy_check_aneg(phydev);
+
+	priv->phy = phydev;
+
+	if (phydev->addr != 0) {
+		if (chip_is_ar8316(priv)) {
+			/* switch device has been initialized, reinit */
+			priv->dev.ports = (AR8216_NUM_PORTS - 1);
+			priv->initialized = false;
+			priv->port4_phy = true;
+			ar8316_hw_init(priv);
+			return 0;
+		}
+
+		return 0;
+	}
+
+	ret = ar8xxx_start(priv);
+	if (ret)
+		return ret;
+
+	/* VID fixup only needed on ar8216 */
+	if (chip_is_ar8216(priv)) {
+		dev->phy_ptr = priv;
+		dev->priv_flags |= IFF_NO_IP_ALIGN;
+		dev->eth_mangle_rx = ar8216_mangle_rx;
+		dev->eth_mangle_tx = ar8216_mangle_tx;
+	}
+
+	return 0;
+}
+
+static bool
+ar8xxx_check_link_states(struct ar8xxx_priv *priv)
+{
+	bool link_new, changed = false;
+	u32 status;
+	int i;
+
+	mutex_lock(&priv->reg_mutex);
+
+	for (i = 0; i < priv->dev.ports; i++) {
+		status = priv->chip->read_port_status(priv, i);
+		link_new = !!(status & AR8216_PORT_STATUS_LINK_UP);
+		if (link_new == priv->link_up[i])
+			continue;
+
+		priv->link_up[i] = link_new;
+		changed = true;
+		/* flush ARL entries for this port if it went down*/
+		if (!link_new)
+			priv->chip->atu_flush_port(priv, i);
+		dev_info(&priv->phy->dev, "Port %d is %s\n",
+			 i, link_new ? "up" : "down");
+	}
+
+	mutex_unlock(&priv->reg_mutex);
+
+	return changed;
+}
+
+static int
+ar8xxx_phy_read_status(struct phy_device *phydev)
+{
+	struct ar8xxx_priv *priv = phydev->priv;
+	struct switch_port_link link;
+
+	/* check for switch port link changes */
+	if (phydev->state == PHY_CHANGELINK)
+		ar8xxx_check_link_states(priv);
+
+	if (phydev->addr != 0)
+		return genphy_read_status(phydev);
+
+	ar8216_read_port_link(priv, phydev->addr, &link);
+	phydev->link = !!link.link;
+	if (!phydev->link)
+		return 0;
+
+	switch (link.speed) {
+	case SWITCH_PORT_SPEED_10:
+		phydev->speed = SPEED_10;
+		break;
+	case SWITCH_PORT_SPEED_100:
+		phydev->speed = SPEED_100;
+		break;
+	case SWITCH_PORT_SPEED_1000:
+		phydev->speed = SPEED_1000;
+		break;
+	default:
+		phydev->speed = 0;
+	}
+	phydev->duplex = link.duplex ? DUPLEX_FULL : DUPLEX_HALF;
+
+	phydev->state = PHY_RUNNING;
+	netif_carrier_on(phydev->attached_dev);
+	phydev->adjust_link(phydev->attached_dev);
+
+	return 0;
+}
+
+static int
+ar8xxx_phy_config_aneg(struct phy_device *phydev)
+{
+	if (phydev->addr == 0)
+		return 0;
+
+	return genphy_config_aneg(phydev);
+}
+
+static const u32 ar8xxx_phy_ids[] = {
+	0x004dd033,
+	0x004dd034, /* AR8327 */
+	0x004dd036, /* AR8337 */
+	0x004dd041,
+	0x004dd042,
+	0x004dd043, /* AR8236 */
+};
+
+static bool
+ar8xxx_phy_match(u32 phy_id)
+{
+	int i;
+
+	for (i = 0; i < ARRAY_SIZE(ar8xxx_phy_ids); i++)
+		if (phy_id == ar8xxx_phy_ids[i])
+			return true;
+
+	return false;
+}
+
+static bool
+ar8xxx_is_possible(struct mii_bus *bus)
+{
+	unsigned i;
+
+	for (i = 0; i < 4; i++) {
+		u32 phy_id;
+
+		phy_id = mdiobus_read(bus, i, MII_PHYSID1) << 16;
+		phy_id |= mdiobus_read(bus, i, MII_PHYSID2);
+		if (!ar8xxx_phy_match(phy_id)) {
+			pr_debug("ar8xxx: unknown PHY at %s:%02x id:%08x\n",
+				 dev_name(&bus->dev), i, phy_id);
+			return false;
+		}
+	}
+
+	return true;
+}
+
+static int
+ar8xxx_phy_probe(struct phy_device *phydev)
+{
+	struct ar8xxx_priv *priv;
+	struct switch_dev *swdev;
+	int ret;
+
+	/* skip PHYs at unused adresses */
+	if (phydev->addr != 0 && phydev->addr != 4)
+		return -ENODEV;
+
+	if (!ar8xxx_is_possible(phydev->bus))
+		return -ENODEV;
+
+	mutex_lock(&ar8xxx_dev_list_lock);
+	list_for_each_entry(priv, &ar8xxx_dev_list, list)
+		if (priv->mii_bus == phydev->bus)
+			goto found;
+
+	priv = ar8xxx_create();
+	if (priv == NULL) {
+		ret = -ENOMEM;
+		goto unlock;
+	}
+
+	priv->mii_bus = phydev->bus;
+
+	ret = ar8xxx_probe_switch(priv);
+	if (ret)
+		goto free_priv;
+
+	swdev = &priv->dev;
+	swdev->alias = dev_name(&priv->mii_bus->dev);
+	ret = register_switch(swdev, NULL);
+	if (ret)
+		goto free_priv;
+
+	pr_info("%s: %s rev. %u switch registered on %s\n",
+		swdev->devname, swdev->name, priv->chip_rev,
+		dev_name(&priv->mii_bus->dev));
+
+found:
+	priv->use_count++;
+
+	if (phydev->addr == 0) {
+		if (ar8xxx_has_gige(priv)) {
+			phydev->supported = SUPPORTED_1000baseT_Full;
+			phydev->advertising = ADVERTISED_1000baseT_Full;
+		} else {
+			phydev->supported = SUPPORTED_100baseT_Full;
+			phydev->advertising = ADVERTISED_100baseT_Full;
+		}
+
+		if (priv->chip->config_at_probe) {
+			priv->phy = phydev;
+
+			ret = ar8xxx_start(priv);
+			if (ret)
+				goto err_unregister_switch;
+		}
+	} else {
+		if (ar8xxx_has_gige(priv)) {
+			phydev->supported |= SUPPORTED_1000baseT_Full;
+			phydev->advertising |= ADVERTISED_1000baseT_Full;
+		}
+	}
+
+	phydev->priv = priv;
+
+	list_add(&priv->list, &ar8xxx_dev_list);
+
+	mutex_unlock(&ar8xxx_dev_list_lock);
+
+	return 0;
+
+err_unregister_switch:
+	if (--priv->use_count)
+		goto unlock;
+
+	unregister_switch(&priv->dev);
+
+free_priv:
+	ar8xxx_free(priv);
+unlock:
+	mutex_unlock(&ar8xxx_dev_list_lock);
+	return ret;
+}
+
+static void
+ar8xxx_phy_detach(struct phy_device *phydev)
+{
+	struct net_device *dev = phydev->attached_dev;
+
+	if (!dev)
+		return;
+
+	dev->phy_ptr = NULL;
+	dev->priv_flags &= ~IFF_NO_IP_ALIGN;
+	dev->eth_mangle_rx = NULL;
+	dev->eth_mangle_tx = NULL;
+}
+
+static void
+ar8xxx_phy_remove(struct phy_device *phydev)
+{
+	struct ar8xxx_priv *priv = phydev->priv;
+
+	if (WARN_ON(!priv))
+		return;
+
+	phydev->priv = NULL;
+	if (--priv->use_count > 0)
+		return;
+
+	mutex_lock(&ar8xxx_dev_list_lock);
+	list_del(&priv->list);
+	mutex_unlock(&ar8xxx_dev_list_lock);
+
+	unregister_switch(&priv->dev);
+	ar8xxx_mib_stop(priv);
+	ar8xxx_free(priv);
+}
+
+#if LINUX_VERSION_CODE >= KERNEL_VERSION(3,14,0)
+static int
+ar8xxx_phy_soft_reset(struct phy_device *phydev)
+{
+	/* we don't need an extra reset */
+	return 0;
+}
+#endif
+
+static struct phy_driver ar8xxx_phy_driver = {
+	.phy_id		= 0x004d0000,
+	.name		= "Atheros AR8216/AR8236/AR8316",
+	.phy_id_mask	= 0xffff0000,
+	.features	= PHY_BASIC_FEATURES,
+	.probe		= ar8xxx_phy_probe,
+	.remove		= ar8xxx_phy_remove,
+	.detach		= ar8xxx_phy_detach,
+	.config_init	= ar8xxx_phy_config_init,
+	.config_aneg	= ar8xxx_phy_config_aneg,
+	.read_status	= ar8xxx_phy_read_status,
+#if LINUX_VERSION_CODE >= KERNEL_VERSION(3,14,0)
+	.soft_reset	= ar8xxx_phy_soft_reset,
+#endif
+	.driver		= { .owner = THIS_MODULE },
+};
+
+int __init
+ar8xxx_init(void)
+{
+	return phy_driver_register(&ar8xxx_phy_driver);
+}
+
+void __exit
+ar8xxx_exit(void)
+{
+	phy_driver_unregister(&ar8xxx_phy_driver);
+}
+
+module_init(ar8xxx_init);
+module_exit(ar8xxx_exit);
+MODULE_LICENSE("GPL");
+
diff --git a/target/linux/generic/files/drivers/net/phy/ar8216.h b/target/linux/generic/files/drivers/net/phy/ar8216.h
new file mode 100644
index 0000000..14fe928
--- /dev/null
+++ b/target/linux/generic/files/drivers/net/phy/ar8216.h
@@ -0,0 +1,628 @@
+/*
+ * ar8216.h: AR8216 switch driver
+ *
+ * Copyright (C) 2009 Felix Fietkau <nbd@openwrt.org>
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+#ifndef __AR8216_H
+#define __AR8216_H
+
+#define BITS(_s, _n)	(((1UL << (_n)) - 1) << _s)
+
+#define AR8XXX_CAP_GIGE			BIT(0)
+#define AR8XXX_CAP_MIB_COUNTERS		BIT(1)
+
+#define AR8XXX_NUM_PHYS 	5
+#define AR8216_PORT_CPU	0
+#define AR8216_NUM_PORTS	6
+#define AR8216_NUM_VLANS	16
+#define AR8316_NUM_VLANS	4096
+
+/* size of the vlan table */
+#define AR8X16_MAX_VLANS	128
+#define AR8X16_PROBE_RETRIES	10
+#define AR8X16_MAX_PORTS	8
+
+/* Atheros specific MII registers */
+#define MII_ATH_MMD_ADDR		0x0d
+#define MII_ATH_MMD_DATA		0x0e
+#define MII_ATH_DBG_ADDR		0x1d
+#define MII_ATH_DBG_DATA		0x1e
+
+#define AR8216_REG_CTRL			0x0000
+#define   AR8216_CTRL_REVISION		BITS(0, 8)
+#define   AR8216_CTRL_REVISION_S	0
+#define   AR8216_CTRL_VERSION		BITS(8, 8)
+#define   AR8216_CTRL_VERSION_S		8
+#define   AR8216_CTRL_RESET		BIT(31)
+
+#define AR8216_REG_FLOOD_MASK		0x002C
+#define   AR8216_FM_UNI_DEST_PORTS	BITS(0, 6)
+#define   AR8216_FM_MULTI_DEST_PORTS	BITS(16, 6)
+#define   AR8236_FM_CPU_BROADCAST_EN	BIT(26)
+#define   AR8236_FM_CPU_BCAST_FWD_EN	BIT(25)
+
+#define AR8216_REG_GLOBAL_CTRL		0x0030
+#define   AR8216_GCTRL_MTU		BITS(0, 11)
+#define   AR8236_GCTRL_MTU		BITS(0, 14)
+#define   AR8316_GCTRL_MTU		BITS(0, 14)
+
+#define AR8216_REG_VTU			0x0040
+#define   AR8216_VTU_OP			BITS(0, 3)
+#define   AR8216_VTU_OP_NOOP		0x0
+#define   AR8216_VTU_OP_FLUSH		0x1
+#define   AR8216_VTU_OP_LOAD		0x2
+#define   AR8216_VTU_OP_PURGE		0x3
+#define   AR8216_VTU_OP_REMOVE_PORT	0x4
+#define   AR8216_VTU_ACTIVE		BIT(3)
+#define   AR8216_VTU_FULL		BIT(4)
+#define   AR8216_VTU_PORT		BITS(8, 4)
+#define   AR8216_VTU_PORT_S		8
+#define   AR8216_VTU_VID		BITS(16, 12)
+#define   AR8216_VTU_VID_S		16
+#define   AR8216_VTU_PRIO		BITS(28, 3)
+#define   AR8216_VTU_PRIO_S		28
+#define   AR8216_VTU_PRIO_EN		BIT(31)
+
+#define AR8216_REG_VTU_DATA		0x0044
+#define   AR8216_VTUDATA_MEMBER		BITS(0, 10)
+#define   AR8236_VTUDATA_MEMBER		BITS(0, 7)
+#define   AR8216_VTUDATA_VALID		BIT(11)
+
+#define AR8216_REG_ATU_FUNC0		0x0050
+#define   AR8216_ATU_OP			BITS(0, 3)
+#define   AR8216_ATU_OP_NOOP		0x0
+#define   AR8216_ATU_OP_FLUSH		0x1
+#define   AR8216_ATU_OP_LOAD		0x2
+#define   AR8216_ATU_OP_PURGE		0x3
+#define   AR8216_ATU_OP_FLUSH_UNLOCKED	0x4
+#define   AR8216_ATU_OP_FLUSH_PORT	0x5
+#define   AR8216_ATU_OP_GET_NEXT	0x6
+#define   AR8216_ATU_ACTIVE		BIT(3)
+#define   AR8216_ATU_PORT_NUM		BITS(8, 4)
+#define   AR8216_ATU_PORT_NUM_S		8
+#define   AR8216_ATU_FULL_VIO		BIT(12)
+#define   AR8216_ATU_ADDR5		BITS(16, 8)
+#define   AR8216_ATU_ADDR5_S		16
+#define   AR8216_ATU_ADDR4		BITS(24, 8)
+#define   AR8216_ATU_ADDR4_S		24
+
+#define AR8216_REG_ATU_FUNC1		0x0054
+#define   AR8216_ATU_ADDR3		BITS(0, 8)
+#define   AR8216_ATU_ADDR3_S		0
+#define   AR8216_ATU_ADDR2		BITS(8, 8)
+#define   AR8216_ATU_ADDR2_S		8
+#define   AR8216_ATU_ADDR1		BITS(16, 8)
+#define   AR8216_ATU_ADDR1_S		16
+#define   AR8216_ATU_ADDR0		BITS(24, 8)
+#define   AR8216_ATU_ADDR0_S		24
+
+#define AR8216_REG_ATU_FUNC2		0x0058
+#define   AR8216_ATU_PORTS		BITS(0, 6)
+#define   AR8216_ATU_PORT0		BIT(0)
+#define   AR8216_ATU_PORT1		BIT(1)
+#define   AR8216_ATU_PORT2		BIT(2)
+#define   AR8216_ATU_PORT3		BIT(3)
+#define   AR8216_ATU_PORT4		BIT(4)
+#define   AR8216_ATU_PORT5		BIT(5)
+#define   AR8216_ATU_STATUS		BITS(16, 4)
+#define   AR8216_ATU_STATUS_S		16
+
+#define AR8216_REG_ATU_CTRL		0x005C
+#define   AR8216_ATU_CTRL_AGE_EN	BIT(17)
+#define   AR8216_ATU_CTRL_AGE_TIME	BITS(0, 16)
+#define   AR8216_ATU_CTRL_AGE_TIME_S	0
+#define   AR8236_ATU_CTRL_RES		BIT(20)
+
+#define AR8216_REG_MIB_FUNC		0x0080
+#define   AR8216_MIB_TIMER		BITS(0, 16)
+#define   AR8216_MIB_AT_HALF_EN		BIT(16)
+#define   AR8216_MIB_BUSY		BIT(17)
+#define   AR8216_MIB_FUNC		BITS(24, 3)
+#define   AR8216_MIB_FUNC_S		24
+#define   AR8216_MIB_FUNC_NO_OP		0x0
+#define   AR8216_MIB_FUNC_FLUSH		0x1
+#define   AR8216_MIB_FUNC_CAPTURE	0x3
+#define   AR8236_MIB_EN			BIT(30)
+
+#define AR8216_REG_GLOBAL_CPUPORT		0x0078
+#define   AR8216_GLOBAL_CPUPORT_MIRROR_PORT	BITS(4, 4)
+#define   AR8216_GLOBAL_CPUPORT_MIRROR_PORT_S	4
+
+#define AR8216_PORT_OFFSET(_i)		(0x0100 * (_i + 1))
+#define AR8216_REG_PORT_STATUS(_i)	(AR8216_PORT_OFFSET(_i) + 0x0000)
+#define   AR8216_PORT_STATUS_SPEED	BITS(0,2)
+#define   AR8216_PORT_STATUS_SPEED_S	0
+#define   AR8216_PORT_STATUS_TXMAC	BIT(2)
+#define   AR8216_PORT_STATUS_RXMAC	BIT(3)
+#define   AR8216_PORT_STATUS_TXFLOW	BIT(4)
+#define   AR8216_PORT_STATUS_RXFLOW	BIT(5)
+#define   AR8216_PORT_STATUS_DUPLEX	BIT(6)
+#define   AR8216_PORT_STATUS_LINK_UP	BIT(8)
+#define   AR8216_PORT_STATUS_LINK_AUTO	BIT(9)
+#define   AR8216_PORT_STATUS_LINK_PAUSE	BIT(10)
+
+#define AR8216_REG_PORT_CTRL(_i)	(AR8216_PORT_OFFSET(_i) + 0x0004)
+
+/* port forwarding state */
+#define   AR8216_PORT_CTRL_STATE	BITS(0, 3)
+#define   AR8216_PORT_CTRL_STATE_S	0
+
+#define   AR8216_PORT_CTRL_LEARN_LOCK	BIT(7)
+
+/* egress 802.1q mode */
+#define   AR8216_PORT_CTRL_VLAN_MODE	BITS(8, 2)
+#define   AR8216_PORT_CTRL_VLAN_MODE_S	8
+
+#define   AR8216_PORT_CTRL_IGMP_SNOOP	BIT(10)
+#define   AR8216_PORT_CTRL_HEADER	BIT(11)
+#define   AR8216_PORT_CTRL_MAC_LOOP	BIT(12)
+#define   AR8216_PORT_CTRL_SINGLE_VLAN	BIT(13)
+#define   AR8216_PORT_CTRL_LEARN	BIT(14)
+#define   AR8216_PORT_CTRL_MIRROR_TX	BIT(16)
+#define   AR8216_PORT_CTRL_MIRROR_RX	BIT(17)
+
+#define AR8216_REG_PORT_VLAN(_i)	(AR8216_PORT_OFFSET(_i) + 0x0008)
+
+#define   AR8216_PORT_VLAN_DEFAULT_ID	BITS(0, 12)
+#define   AR8216_PORT_VLAN_DEFAULT_ID_S	0
+
+#define   AR8216_PORT_VLAN_DEST_PORTS	BITS(16, 9)
+#define   AR8216_PORT_VLAN_DEST_PORTS_S	16
+
+/* bit0 added to the priority field of egress frames */
+#define   AR8216_PORT_VLAN_TX_PRIO	BIT(27)
+
+/* port default priority */
+#define   AR8216_PORT_VLAN_PRIORITY	BITS(28, 2)
+#define   AR8216_PORT_VLAN_PRIORITY_S	28
+
+/* ingress 802.1q mode */
+#define   AR8216_PORT_VLAN_MODE		BITS(30, 2)
+#define   AR8216_PORT_VLAN_MODE_S	30
+
+#define AR8216_REG_PORT_RATE(_i)	(AR8216_PORT_OFFSET(_i) + 0x000c)
+#define AR8216_REG_PORT_PRIO(_i)	(AR8216_PORT_OFFSET(_i) + 0x0010)
+
+#define AR8216_STATS_RXBROAD		0x00
+#define AR8216_STATS_RXPAUSE		0x04
+#define AR8216_STATS_RXMULTI		0x08
+#define AR8216_STATS_RXFCSERR		0x0c
+#define AR8216_STATS_RXALIGNERR		0x10
+#define AR8216_STATS_RXRUNT		0x14
+#define AR8216_STATS_RXFRAGMENT		0x18
+#define AR8216_STATS_RX64BYTE		0x1c
+#define AR8216_STATS_RX128BYTE		0x20
+#define AR8216_STATS_RX256BYTE		0x24
+#define AR8216_STATS_RX512BYTE		0x28
+#define AR8216_STATS_RX1024BYTE		0x2c
+#define AR8216_STATS_RXMAXBYTE		0x30
+#define AR8216_STATS_RXTOOLONG		0x34
+#define AR8216_STATS_RXGOODBYTE		0x38
+#define AR8216_STATS_RXBADBYTE		0x40
+#define AR8216_STATS_RXOVERFLOW		0x48
+#define AR8216_STATS_FILTERED		0x4c
+#define AR8216_STATS_TXBROAD		0x50
+#define AR8216_STATS_TXPAUSE		0x54
+#define AR8216_STATS_TXMULTI		0x58
+#define AR8216_STATS_TXUNDERRUN		0x5c
+#define AR8216_STATS_TX64BYTE		0x60
+#define AR8216_STATS_TX128BYTE		0x64
+#define AR8216_STATS_TX256BYTE		0x68
+#define AR8216_STATS_TX512BYTE		0x6c
+#define AR8216_STATS_TX1024BYTE		0x70
+#define AR8216_STATS_TXMAXBYTE		0x74
+#define AR8216_STATS_TXOVERSIZE		0x78
+#define AR8216_STATS_TXBYTE		0x7c
+#define AR8216_STATS_TXCOLLISION	0x84
+#define AR8216_STATS_TXABORTCOL		0x88
+#define AR8216_STATS_TXMULTICOL		0x8c
+#define AR8216_STATS_TXSINGLECOL	0x90
+#define AR8216_STATS_TXEXCDEFER		0x94
+#define AR8216_STATS_TXDEFER		0x98
+#define AR8216_STATS_TXLATECOL		0x9c
+
+#define AR8236_REG_PORT_VLAN(_i)	(AR8216_PORT_OFFSET((_i)) + 0x0008)
+#define   AR8236_PORT_VLAN_DEFAULT_ID	BITS(16, 12)
+#define   AR8236_PORT_VLAN_DEFAULT_ID_S	16
+#define   AR8236_PORT_VLAN_PRIORITY	BITS(29, 3)
+#define   AR8236_PORT_VLAN_PRIORITY_S	28
+
+#define AR8236_REG_PORT_VLAN2(_i)	(AR8216_PORT_OFFSET((_i)) + 0x000c)
+#define   AR8236_PORT_VLAN2_MEMBER	BITS(16, 7)
+#define   AR8236_PORT_VLAN2_MEMBER_S	16
+#define   AR8236_PORT_VLAN2_TX_PRIO	BIT(23)
+#define   AR8236_PORT_VLAN2_VLAN_MODE	BITS(30, 2)
+#define   AR8236_PORT_VLAN2_VLAN_MODE_S	30
+
+#define AR8236_STATS_RXBROAD		0x00
+#define AR8236_STATS_RXPAUSE		0x04
+#define AR8236_STATS_RXMULTI		0x08
+#define AR8236_STATS_RXFCSERR		0x0c
+#define AR8236_STATS_RXALIGNERR		0x10
+#define AR8236_STATS_RXRUNT		0x14
+#define AR8236_STATS_RXFRAGMENT		0x18
+#define AR8236_STATS_RX64BYTE		0x1c
+#define AR8236_STATS_RX128BYTE		0x20
+#define AR8236_STATS_RX256BYTE		0x24
+#define AR8236_STATS_RX512BYTE		0x28
+#define AR8236_STATS_RX1024BYTE		0x2c
+#define AR8236_STATS_RX1518BYTE		0x30
+#define AR8236_STATS_RXMAXBYTE		0x34
+#define AR8236_STATS_RXTOOLONG		0x38
+#define AR8236_STATS_RXGOODBYTE		0x3c
+#define AR8236_STATS_RXBADBYTE		0x44
+#define AR8236_STATS_RXOVERFLOW		0x4c
+#define AR8236_STATS_FILTERED		0x50
+#define AR8236_STATS_TXBROAD		0x54
+#define AR8236_STATS_TXPAUSE		0x58
+#define AR8236_STATS_TXMULTI		0x5c
+#define AR8236_STATS_TXUNDERRUN		0x60
+#define AR8236_STATS_TX64BYTE		0x64
+#define AR8236_STATS_TX128BYTE		0x68
+#define AR8236_STATS_TX256BYTE		0x6c
+#define AR8236_STATS_TX512BYTE		0x70
+#define AR8236_STATS_TX1024BYTE		0x74
+#define AR8236_STATS_TX1518BYTE		0x78
+#define AR8236_STATS_TXMAXBYTE		0x7c
+#define AR8236_STATS_TXOVERSIZE		0x80
+#define AR8236_STATS_TXBYTE		0x84
+#define AR8236_STATS_TXCOLLISION	0x8c
+#define AR8236_STATS_TXABORTCOL		0x90
+#define AR8236_STATS_TXMULTICOL		0x94
+#define AR8236_STATS_TXSINGLECOL	0x98
+#define AR8236_STATS_TXEXCDEFER		0x9c
+#define AR8236_STATS_TXDEFER		0xa0
+#define AR8236_STATS_TXLATECOL		0xa4
+
+#define AR8316_REG_POSTRIP			0x0008
+#define   AR8316_POSTRIP_MAC0_GMII_EN		BIT(0)
+#define   AR8316_POSTRIP_MAC0_RGMII_EN		BIT(1)
+#define   AR8316_POSTRIP_PHY4_GMII_EN		BIT(2)
+#define   AR8316_POSTRIP_PHY4_RGMII_EN		BIT(3)
+#define   AR8316_POSTRIP_MAC0_MAC_MODE		BIT(4)
+#define   AR8316_POSTRIP_RTL_MODE		BIT(5)
+#define   AR8316_POSTRIP_RGMII_RXCLK_DELAY_EN	BIT(6)
+#define   AR8316_POSTRIP_RGMII_TXCLK_DELAY_EN	BIT(7)
+#define   AR8316_POSTRIP_SERDES_EN		BIT(8)
+#define   AR8316_POSTRIP_SEL_ANA_RST		BIT(9)
+#define   AR8316_POSTRIP_GATE_25M_EN		BIT(10)
+#define   AR8316_POSTRIP_SEL_CLK25M		BIT(11)
+#define   AR8316_POSTRIP_HIB_PULSE_HW		BIT(12)
+#define   AR8316_POSTRIP_DBG_MODE_I		BIT(13)
+#define   AR8316_POSTRIP_MAC5_MAC_MODE		BIT(14)
+#define   AR8316_POSTRIP_MAC5_PHY_MODE		BIT(15)
+#define   AR8316_POSTRIP_POWER_DOWN_HW		BIT(16)
+#define   AR8316_POSTRIP_LPW_STATE_EN		BIT(17)
+#define   AR8316_POSTRIP_MAN_EN			BIT(18)
+#define   AR8316_POSTRIP_PHY_PLL_ON		BIT(19)
+#define   AR8316_POSTRIP_LPW_EXIT		BIT(20)
+#define   AR8316_POSTRIP_TXDELAY_S0		BIT(21)
+#define   AR8316_POSTRIP_TXDELAY_S1		BIT(22)
+#define   AR8316_POSTRIP_RXDELAY_S0		BIT(23)
+#define   AR8316_POSTRIP_LED_OPEN_EN		BIT(24)
+#define   AR8316_POSTRIP_SPI_EN			BIT(25)
+#define   AR8316_POSTRIP_RXDELAY_S1		BIT(26)
+#define   AR8316_POSTRIP_POWER_ON_SEL		BIT(31)
+
+/* port speed */
+enum {
+        AR8216_PORT_SPEED_10M = 0,
+        AR8216_PORT_SPEED_100M = 1,
+        AR8216_PORT_SPEED_1000M = 2,
+        AR8216_PORT_SPEED_ERR = 3,
+};
+
+/* ingress 802.1q mode */
+enum {
+	AR8216_IN_PORT_ONLY = 0,
+	AR8216_IN_PORT_FALLBACK = 1,
+	AR8216_IN_VLAN_ONLY = 2,
+	AR8216_IN_SECURE = 3
+};
+
+/* egress 802.1q mode */
+enum {
+	AR8216_OUT_KEEP = 0,
+	AR8216_OUT_STRIP_VLAN = 1,
+	AR8216_OUT_ADD_VLAN = 2
+};
+
+/* port forwarding state */
+enum {
+	AR8216_PORT_STATE_DISABLED = 0,
+	AR8216_PORT_STATE_BLOCK = 1,
+	AR8216_PORT_STATE_LISTEN = 2,
+	AR8216_PORT_STATE_LEARN = 3,
+	AR8216_PORT_STATE_FORWARD = 4
+};
+
+enum {
+	AR8XXX_VER_AR8216 = 0x01,
+	AR8XXX_VER_AR8236 = 0x03,
+	AR8XXX_VER_AR8316 = 0x10,
+	AR8XXX_VER_AR8327 = 0x12,
+	AR8XXX_VER_AR8337 = 0x13,
+};
+
+#define AR8XXX_NUM_ARL_RECORDS	100
+
+enum arl_op {
+	AR8XXX_ARL_INITIALIZE,
+	AR8XXX_ARL_GET_NEXT
+};
+
+struct arl_entry {
+	u8 port;
+	u8 mac[6];
+};
+
+struct ar8xxx_priv;
+
+struct ar8xxx_mib_desc {
+	unsigned int size;
+	unsigned int offset;
+	const char *name;
+};
+
+struct ar8xxx_chip {
+	unsigned long caps;
+	bool config_at_probe;
+	bool mii_lo_first;
+
+	/* parameters to calculate REG_PORT_STATS_BASE */
+	unsigned reg_port_stats_start;
+	unsigned reg_port_stats_length;
+
+	int (*hw_init)(struct ar8xxx_priv *priv);
+	void (*cleanup)(struct ar8xxx_priv *priv);
+
+	const char *name;
+	int vlans;
+	int ports;
+	const struct switch_dev_ops *swops;
+
+	void (*init_globals)(struct ar8xxx_priv *priv);
+	void (*init_port)(struct ar8xxx_priv *priv, int port);
+	void (*setup_port)(struct ar8xxx_priv *priv, int port, u32 members);
+	u32 (*read_port_status)(struct ar8xxx_priv *priv, int port);
+	u32 (*read_port_eee_status)(struct ar8xxx_priv *priv, int port);
+	int (*atu_flush)(struct ar8xxx_priv *priv);
+	int (*atu_flush_port)(struct ar8xxx_priv *priv, int port);
+	void (*vtu_flush)(struct ar8xxx_priv *priv);
+	void (*vtu_load_vlan)(struct ar8xxx_priv *priv, u32 vid, u32 port_mask);
+	void (*phy_fixup)(struct ar8xxx_priv *priv, int phy);
+	void (*set_mirror_regs)(struct ar8xxx_priv *priv);
+	void (*get_arl_entry)(struct ar8xxx_priv *priv, struct arl_entry *a,
+			      u32 *status, enum arl_op op);
+	int (*sw_hw_apply)(struct switch_dev *dev);
+
+	const struct ar8xxx_mib_desc *mib_decs;
+	unsigned num_mibs;
+	unsigned mib_func;
+};
+
+struct ar8xxx_priv {
+	struct switch_dev dev;
+	struct mii_bus *mii_bus;
+	struct phy_device *phy;
+
+	int (*get_port_link)(unsigned port);
+
+	const struct net_device_ops *ndo_old;
+	struct net_device_ops ndo;
+	struct mutex reg_mutex;
+	u8 chip_ver;
+	u8 chip_rev;
+	const struct ar8xxx_chip *chip;
+	void *chip_data;
+	bool initialized;
+	bool port4_phy;
+	char buf[2048];
+	struct arl_entry arl_table[AR8XXX_NUM_ARL_RECORDS];
+	char arl_buf[AR8XXX_NUM_ARL_RECORDS * 32 + 256];
+	bool link_up[AR8X16_MAX_PORTS];
+
+	bool init;
+
+	struct mutex mib_lock;
+	struct delayed_work mib_work;
+	int mib_next_port;
+	u64 *mib_stats;
+
+	struct list_head list;
+	unsigned int use_count;
+
+	/* all fields below are cleared on reset */
+	bool vlan;
+	u16 vlan_id[AR8X16_MAX_VLANS];
+	u8 vlan_table[AR8X16_MAX_VLANS];
+	u8 vlan_tagged;
+	u16 pvid[AR8X16_MAX_PORTS];
+
+	/* mirroring */
+	bool mirror_rx;
+	bool mirror_tx;
+	int source_port;
+	int monitor_port;
+};
+
+u32
+ar8xxx_mii_read32(struct ar8xxx_priv *priv, int phy_id, int regnum);
+void
+ar8xxx_mii_write32(struct ar8xxx_priv *priv, int phy_id, int regnum, u32 val);
+u32
+ar8xxx_read(struct ar8xxx_priv *priv, int reg);
+void
+ar8xxx_write(struct ar8xxx_priv *priv, int reg, u32 val);
+u32
+ar8xxx_rmw(struct ar8xxx_priv *priv, int reg, u32 mask, u32 val);
+
+void
+ar8xxx_phy_dbg_write(struct ar8xxx_priv *priv, int phy_addr,
+		     u16 dbg_addr, u16 dbg_data);
+void
+ar8xxx_phy_mmd_write(struct ar8xxx_priv *priv, int phy_addr, u16 addr, u16 data);
+u16
+ar8xxx_phy_mmd_read(struct ar8xxx_priv *priv, int phy_addr, u16 addr);
+void
+ar8xxx_phy_init(struct ar8xxx_priv *priv);
+int
+ar8xxx_sw_set_vlan(struct switch_dev *dev, const struct switch_attr *attr,
+		   struct switch_val *val);
+int
+ar8xxx_sw_get_vlan(struct switch_dev *dev, const struct switch_attr *attr,
+		   struct switch_val *val);
+int
+ar8xxx_sw_set_reset_mibs(struct switch_dev *dev,
+			 const struct switch_attr *attr,
+			 struct switch_val *val);
+int
+ar8xxx_sw_set_mirror_rx_enable(struct switch_dev *dev,
+			       const struct switch_attr *attr,
+			       struct switch_val *val);
+int
+ar8xxx_sw_get_mirror_rx_enable(struct switch_dev *dev,
+			       const struct switch_attr *attr,
+			       struct switch_val *val);
+int
+ar8xxx_sw_set_mirror_tx_enable(struct switch_dev *dev,
+			       const struct switch_attr *attr,
+			       struct switch_val *val);
+int
+ar8xxx_sw_get_mirror_tx_enable(struct switch_dev *dev,
+			       const struct switch_attr *attr,
+			       struct switch_val *val);
+int
+ar8xxx_sw_set_mirror_monitor_port(struct switch_dev *dev,
+				  const struct switch_attr *attr,
+				  struct switch_val *val);
+int
+ar8xxx_sw_get_mirror_monitor_port(struct switch_dev *dev,
+				  const struct switch_attr *attr,
+				  struct switch_val *val);
+int
+ar8xxx_sw_set_mirror_source_port(struct switch_dev *dev,
+				 const struct switch_attr *attr,
+				 struct switch_val *val);
+int
+ar8xxx_sw_get_mirror_source_port(struct switch_dev *dev,
+				 const struct switch_attr *attr,
+				 struct switch_val *val);
+int
+ar8xxx_sw_set_pvid(struct switch_dev *dev, int port, int vlan);
+int
+ar8xxx_sw_get_pvid(struct switch_dev *dev, int port, int *vlan);
+int
+ar8xxx_sw_hw_apply(struct switch_dev *dev);
+int
+ar8xxx_sw_reset_switch(struct switch_dev *dev);
+int
+ar8xxx_sw_get_port_link(struct switch_dev *dev, int port,
+			struct switch_port_link *link);
+int
+ar8xxx_sw_set_port_reset_mib(struct switch_dev *dev,
+                             const struct switch_attr *attr,
+                             struct switch_val *val);
+int
+ar8xxx_sw_get_port_mib(struct switch_dev *dev,
+                       const struct switch_attr *attr,
+                       struct switch_val *val);
+int
+ar8xxx_sw_get_arl_table(struct switch_dev *dev,
+			const struct switch_attr *attr,
+			struct switch_val *val);
+int
+ar8xxx_sw_set_flush_arl_table(struct switch_dev *dev,
+			      const struct switch_attr *attr,
+			      struct switch_val *val);
+int
+ar8xxx_sw_set_flush_port_arl_table(struct switch_dev *dev,
+				   const struct switch_attr *attr,
+				   struct switch_val *val);
+int
+ar8216_wait_bit(struct ar8xxx_priv *priv, int reg, u32 mask, u32 val);
+
+static inline struct ar8xxx_priv *
+swdev_to_ar8xxx(struct switch_dev *swdev)
+{
+	return container_of(swdev, struct ar8xxx_priv, dev);
+}
+
+static inline bool ar8xxx_has_gige(struct ar8xxx_priv *priv)
+{
+	return priv->chip->caps & AR8XXX_CAP_GIGE;
+}
+
+static inline bool ar8xxx_has_mib_counters(struct ar8xxx_priv *priv)
+{
+	return priv->chip->caps & AR8XXX_CAP_MIB_COUNTERS;
+}
+
+static inline bool chip_is_ar8216(struct ar8xxx_priv *priv)
+{
+	return priv->chip_ver == AR8XXX_VER_AR8216;
+}
+
+static inline bool chip_is_ar8236(struct ar8xxx_priv *priv)
+{
+	return priv->chip_ver == AR8XXX_VER_AR8236;
+}
+
+static inline bool chip_is_ar8316(struct ar8xxx_priv *priv)
+{
+	return priv->chip_ver == AR8XXX_VER_AR8316;
+}
+
+static inline bool chip_is_ar8327(struct ar8xxx_priv *priv)
+{
+	return priv->chip_ver == AR8XXX_VER_AR8327;
+}
+
+static inline bool chip_is_ar8337(struct ar8xxx_priv *priv)
+{
+	return priv->chip_ver == AR8XXX_VER_AR8337;
+}
+
+static inline void
+ar8xxx_reg_set(struct ar8xxx_priv *priv, int reg, u32 val)
+{
+	ar8xxx_rmw(priv, reg, 0, val);
+}
+
+static inline void
+ar8xxx_reg_clear(struct ar8xxx_priv *priv, int reg, u32 val)
+{
+	ar8xxx_rmw(priv, reg, val, 0);
+}
+
+static inline void
+split_addr(u32 regaddr, u16 *r1, u16 *r2, u16 *page)
+{
+	regaddr >>= 1;
+	*r1 = regaddr & 0x1e;
+
+	regaddr >>= 5;
+	*r2 = regaddr & 0x7;
+
+	regaddr >>= 3;
+	*page = regaddr & 0x1ff;
+}
+
+static inline void
+wait_for_page_switch(void)
+{
+	udelay(5);
+}
+
+#endif
diff --git a/target/linux/generic/files/drivers/net/phy/ar8327.c b/target/linux/generic/files/drivers/net/phy/ar8327.c
new file mode 100644
index 0000000..1802b9e
--- /dev/null
+++ b/target/linux/generic/files/drivers/net/phy/ar8327.c
@@ -0,0 +1,1268 @@
+/*
+ * ar8327.c: AR8216 switch driver
+ *
+ * Copyright (C) 2009 Felix Fietkau <nbd@openwrt.org>
+ * Copyright (C) 2011-2012 Gabor Juhos <juhosg@openwrt.org>
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+#include <linux/list.h>
+#include <linux/bitops.h>
+#include <linux/switch.h>
+#include <linux/delay.h>
+#include <linux/phy.h>
+#include <linux/lockdep.h>
+#include <linux/ar8216_platform.h>
+#include <linux/workqueue.h>
+#include <linux/of_device.h>
+#include <linux/leds.h>
+#include <linux/mdio.h>
+
+#include "ar8216.h"
+#include "ar8327.h"
+
+extern const struct ar8xxx_mib_desc ar8236_mibs[39];
+extern const struct switch_attr ar8xxx_sw_attr_vlan[1];
+
+static u32
+ar8327_get_pad_cfg(struct ar8327_pad_cfg *cfg)
+{
+	u32 t;
+
+	if (!cfg)
+		return 0;
+
+	t = 0;
+	switch (cfg->mode) {
+	case AR8327_PAD_NC:
+		break;
+
+	case AR8327_PAD_MAC2MAC_MII:
+		t = AR8327_PAD_MAC_MII_EN;
+		if (cfg->rxclk_sel)
+			t |= AR8327_PAD_MAC_MII_RXCLK_SEL;
+		if (cfg->txclk_sel)
+			t |= AR8327_PAD_MAC_MII_TXCLK_SEL;
+		break;
+
+	case AR8327_PAD_MAC2MAC_GMII:
+		t = AR8327_PAD_MAC_GMII_EN;
+		if (cfg->rxclk_sel)
+			t |= AR8327_PAD_MAC_GMII_RXCLK_SEL;
+		if (cfg->txclk_sel)
+			t |= AR8327_PAD_MAC_GMII_TXCLK_SEL;
+		break;
+
+	case AR8327_PAD_MAC_SGMII:
+		t = AR8327_PAD_SGMII_EN;
+
+		/*
+		 * WAR for the QUalcomm Atheros AP136 board.
+		 * It seems that RGMII TX/RX delay settings needs to be
+		 * applied for SGMII mode as well, The ethernet is not
+		 * reliable without this.
+		 */
+		t |= cfg->txclk_delay_sel << AR8327_PAD_RGMII_TXCLK_DELAY_SEL_S;
+		t |= cfg->rxclk_delay_sel << AR8327_PAD_RGMII_RXCLK_DELAY_SEL_S;
+		if (cfg->rxclk_delay_en)
+			t |= AR8327_PAD_RGMII_RXCLK_DELAY_EN;
+		if (cfg->txclk_delay_en)
+			t |= AR8327_PAD_RGMII_TXCLK_DELAY_EN;
+
+		if (cfg->sgmii_delay_en)
+			t |= AR8327_PAD_SGMII_DELAY_EN;
+
+		break;
+
+	case AR8327_PAD_MAC2PHY_MII:
+		t = AR8327_PAD_PHY_MII_EN;
+		if (cfg->rxclk_sel)
+			t |= AR8327_PAD_PHY_MII_RXCLK_SEL;
+		if (cfg->txclk_sel)
+			t |= AR8327_PAD_PHY_MII_TXCLK_SEL;
+		break;
+
+	case AR8327_PAD_MAC2PHY_GMII:
+		t = AR8327_PAD_PHY_GMII_EN;
+		if (cfg->pipe_rxclk_sel)
+			t |= AR8327_PAD_PHY_GMII_PIPE_RXCLK_SEL;
+		if (cfg->rxclk_sel)
+			t |= AR8327_PAD_PHY_GMII_RXCLK_SEL;
+		if (cfg->txclk_sel)
+			t |= AR8327_PAD_PHY_GMII_TXCLK_SEL;
+		break;
+
+	case AR8327_PAD_MAC_RGMII:
+		t = AR8327_PAD_RGMII_EN;
+		t |= cfg->txclk_delay_sel << AR8327_PAD_RGMII_TXCLK_DELAY_SEL_S;
+		t |= cfg->rxclk_delay_sel << AR8327_PAD_RGMII_RXCLK_DELAY_SEL_S;
+		if (cfg->rxclk_delay_en)
+			t |= AR8327_PAD_RGMII_RXCLK_DELAY_EN;
+		if (cfg->txclk_delay_en)
+			t |= AR8327_PAD_RGMII_TXCLK_DELAY_EN;
+		break;
+
+	case AR8327_PAD_PHY_GMII:
+		t = AR8327_PAD_PHYX_GMII_EN;
+		break;
+
+	case AR8327_PAD_PHY_RGMII:
+		t = AR8327_PAD_PHYX_RGMII_EN;
+		break;
+
+	case AR8327_PAD_PHY_MII:
+		t = AR8327_PAD_PHYX_MII_EN;
+		break;
+	}
+
+	if (cfg->mac06_exchange_en)
+		t |= AR8337_PAD_MAC06_EXCHANGE_EN;
+
+	return t;
+}
+
+static void
+ar8327_phy_fixup(struct ar8xxx_priv *priv, int phy)
+{
+	switch (priv->chip_rev) {
+	case 1:
+		/* For 100M waveform */
+		ar8xxx_phy_dbg_write(priv, phy, 0, 0x02ea);
+		/* Turn on Gigabit clock */
+		ar8xxx_phy_dbg_write(priv, phy, 0x3d, 0x68a0);
+		break;
+
+	case 2:
+		ar8xxx_phy_mmd_write(priv, phy, 0x7, 0x3c);
+		ar8xxx_phy_mmd_write(priv, phy, 0x4007, 0x0);
+		/* fallthrough */
+	case 4:
+		ar8xxx_phy_mmd_write(priv, phy, 0x3, 0x800d);
+		ar8xxx_phy_mmd_write(priv, phy, 0x4003, 0x803f);
+
+		ar8xxx_phy_dbg_write(priv, phy, 0x3d, 0x6860);
+		ar8xxx_phy_dbg_write(priv, phy, 0x5, 0x2c46);
+		ar8xxx_phy_dbg_write(priv, phy, 0x3c, 0x6000);
+		break;
+	}
+}
+
+static u32
+ar8327_get_port_init_status(struct ar8327_port_cfg *cfg)
+{
+	u32 t;
+
+	if (!cfg->force_link)
+		return AR8216_PORT_STATUS_LINK_AUTO;
+
+	t = AR8216_PORT_STATUS_TXMAC | AR8216_PORT_STATUS_RXMAC;
+	t |= cfg->duplex ? AR8216_PORT_STATUS_DUPLEX : 0;
+	t |= cfg->rxpause ? AR8216_PORT_STATUS_RXFLOW : 0;
+	t |= cfg->txpause ? AR8216_PORT_STATUS_TXFLOW : 0;
+
+	switch (cfg->speed) {
+	case AR8327_PORT_SPEED_10:
+		t |= AR8216_PORT_SPEED_10M;
+		break;
+	case AR8327_PORT_SPEED_100:
+		t |= AR8216_PORT_SPEED_100M;
+		break;
+	case AR8327_PORT_SPEED_1000:
+		t |= AR8216_PORT_SPEED_1000M;
+		break;
+	}
+
+	return t;
+}
+
+#define AR8327_LED_ENTRY(_num, _reg, _shift) \
+	[_num] = { .reg = (_reg), .shift = (_shift) }
+
+static const struct ar8327_led_entry
+ar8327_led_map[AR8327_NUM_LEDS] = {
+	AR8327_LED_ENTRY(AR8327_LED_PHY0_0, 0, 14),
+	AR8327_LED_ENTRY(AR8327_LED_PHY0_1, 1, 14),
+	AR8327_LED_ENTRY(AR8327_LED_PHY0_2, 2, 14),
+
+	AR8327_LED_ENTRY(AR8327_LED_PHY1_0, 3, 8),
+	AR8327_LED_ENTRY(AR8327_LED_PHY1_1, 3, 10),
+	AR8327_LED_ENTRY(AR8327_LED_PHY1_2, 3, 12),
+
+	AR8327_LED_ENTRY(AR8327_LED_PHY2_0, 3, 14),
+	AR8327_LED_ENTRY(AR8327_LED_PHY2_1, 3, 16),
+	AR8327_LED_ENTRY(AR8327_LED_PHY2_2, 3, 18),
+
+	AR8327_LED_ENTRY(AR8327_LED_PHY3_0, 3, 20),
+	AR8327_LED_ENTRY(AR8327_LED_PHY3_1, 3, 22),
+	AR8327_LED_ENTRY(AR8327_LED_PHY3_2, 3, 24),
+
+	AR8327_LED_ENTRY(AR8327_LED_PHY4_0, 0, 30),
+	AR8327_LED_ENTRY(AR8327_LED_PHY4_1, 1, 30),
+	AR8327_LED_ENTRY(AR8327_LED_PHY4_2, 2, 30),
+};
+
+static void
+ar8327_set_led_pattern(struct ar8xxx_priv *priv, unsigned int led_num,
+		       enum ar8327_led_pattern pattern)
+{
+	const struct ar8327_led_entry *entry;
+
+	entry = &ar8327_led_map[led_num];
+	ar8xxx_rmw(priv, AR8327_REG_LED_CTRL(entry->reg),
+		   (3 << entry->shift), pattern << entry->shift);
+}
+
+static void
+ar8327_led_work_func(struct work_struct *work)
+{
+	struct ar8327_led *aled;
+	u8 pattern;
+
+	aled = container_of(work, struct ar8327_led, led_work);
+
+	spin_lock(&aled->lock);
+	pattern = aled->pattern;
+	spin_unlock(&aled->lock);
+
+	ar8327_set_led_pattern(aled->sw_priv, aled->led_num,
+			       pattern);
+}
+
+static void
+ar8327_led_schedule_change(struct ar8327_led *aled, u8 pattern)
+{
+	if (aled->pattern == pattern)
+		return;
+
+	aled->pattern = pattern;
+	schedule_work(&aled->led_work);
+}
+
+static inline struct ar8327_led *
+led_cdev_to_ar8327_led(struct led_classdev *led_cdev)
+{
+	return container_of(led_cdev, struct ar8327_led, cdev);
+}
+
+static int
+ar8327_led_blink_set(struct led_classdev *led_cdev,
+		     unsigned long *delay_on,
+		     unsigned long *delay_off)
+{
+	struct ar8327_led *aled = led_cdev_to_ar8327_led(led_cdev);
+
+	if (*delay_on == 0 && *delay_off == 0) {
+		*delay_on = 125;
+		*delay_off = 125;
+	}
+
+	if (*delay_on != 125 || *delay_off != 125) {
+		/*
+		 * The hardware only supports blinking at 4Hz. Fall back
+		 * to software implementation in other cases.
+		 */
+		return -EINVAL;
+	}
+
+	spin_lock(&aled->lock);
+
+	aled->enable_hw_mode = false;
+	ar8327_led_schedule_change(aled, AR8327_LED_PATTERN_BLINK);
+
+	spin_unlock(&aled->lock);
+
+	return 0;
+}
+
+static void
+ar8327_led_set_brightness(struct led_classdev *led_cdev,
+			  enum led_brightness brightness)
+{
+	struct ar8327_led *aled = led_cdev_to_ar8327_led(led_cdev);
+	u8 pattern;
+	bool active;
+
+	active = (brightness != LED_OFF);
+	active ^= aled->active_low;
+
+	pattern = (active) ? AR8327_LED_PATTERN_ON :
+			     AR8327_LED_PATTERN_OFF;
+
+	spin_lock(&aled->lock);
+
+	aled->enable_hw_mode = false;
+	ar8327_led_schedule_change(aled, pattern);
+
+	spin_unlock(&aled->lock);
+}
+
+static ssize_t
+ar8327_led_enable_hw_mode_show(struct device *dev,
+			       struct device_attribute *attr,
+			       char *buf)
+{
+	struct led_classdev *led_cdev = dev_get_drvdata(dev);
+	struct ar8327_led *aled = led_cdev_to_ar8327_led(led_cdev);
+	ssize_t ret = 0;
+
+	spin_lock(&aled->lock);
+	ret += sprintf(buf, "%d\n", aled->enable_hw_mode);
+	spin_unlock(&aled->lock);
+
+	return ret;
+}
+
+static ssize_t
+ar8327_led_enable_hw_mode_store(struct device *dev,
+				struct device_attribute *attr,
+				const char *buf,
+				size_t size)
+{
+        struct led_classdev *led_cdev = dev_get_drvdata(dev);
+	struct ar8327_led *aled = led_cdev_to_ar8327_led(led_cdev);
+	u8 pattern;
+	u8 value;
+	int ret;
+
+	ret = kstrtou8(buf, 10, &value);
+	if (ret < 0)
+		return -EINVAL;
+
+	spin_lock(&aled->lock);
+
+	aled->enable_hw_mode = !!value;
+	if (aled->enable_hw_mode)
+		pattern = AR8327_LED_PATTERN_RULE;
+	else
+		pattern = AR8327_LED_PATTERN_OFF;
+
+	ar8327_led_schedule_change(aled, pattern);
+
+	spin_unlock(&aled->lock);
+
+	return size;
+}
+
+static DEVICE_ATTR(enable_hw_mode,  S_IRUGO | S_IWUSR,
+		   ar8327_led_enable_hw_mode_show,
+		   ar8327_led_enable_hw_mode_store);
+
+static int
+ar8327_led_register(struct ar8327_led *aled)
+{
+	int ret;
+
+	ret = led_classdev_register(NULL, &aled->cdev);
+	if (ret < 0)
+		return ret;
+
+	if (aled->mode == AR8327_LED_MODE_HW) {
+		ret = device_create_file(aled->cdev.dev,
+					 &dev_attr_enable_hw_mode);
+		if (ret)
+			goto err_unregister;
+	}
+
+	return 0;
+
+err_unregister:
+	led_classdev_unregister(&aled->cdev);
+	return ret;
+}
+
+static void
+ar8327_led_unregister(struct ar8327_led *aled)
+{
+	if (aled->mode == AR8327_LED_MODE_HW)
+		device_remove_file(aled->cdev.dev, &dev_attr_enable_hw_mode);
+
+	led_classdev_unregister(&aled->cdev);
+	cancel_work_sync(&aled->led_work);
+}
+
+static int
+ar8327_led_create(struct ar8xxx_priv *priv,
+		  const struct ar8327_led_info *led_info)
+{
+	struct ar8327_data *data = priv->chip_data;
+	struct ar8327_led *aled;
+	int ret;
+
+	if (!IS_ENABLED(CONFIG_AR8216_PHY_LEDS))
+		return 0;
+
+	if (!led_info->name)
+		return -EINVAL;
+
+	if (led_info->led_num >= AR8327_NUM_LEDS)
+		return -EINVAL;
+
+	aled = kzalloc(sizeof(*aled) + strlen(led_info->name) + 1,
+		       GFP_KERNEL);
+	if (!aled)
+		return -ENOMEM;
+
+	aled->sw_priv = priv;
+	aled->led_num = led_info->led_num;
+	aled->active_low = led_info->active_low;
+	aled->mode = led_info->mode;
+
+	if (aled->mode == AR8327_LED_MODE_HW)
+		aled->enable_hw_mode = true;
+
+	aled->name = (char *)(aled + 1);
+	strcpy(aled->name, led_info->name);
+
+	aled->cdev.name = aled->name;
+	aled->cdev.brightness_set = ar8327_led_set_brightness;
+	aled->cdev.blink_set = ar8327_led_blink_set;
+	aled->cdev.default_trigger = led_info->default_trigger;
+
+	spin_lock_init(&aled->lock);
+	mutex_init(&aled->mutex);
+	INIT_WORK(&aled->led_work, ar8327_led_work_func);
+
+	ret = ar8327_led_register(aled);
+	if (ret)
+		goto err_free;
+
+	data->leds[data->num_leds++] = aled;
+
+	return 0;
+
+err_free:
+	kfree(aled);
+	return ret;
+}
+
+static void
+ar8327_led_destroy(struct ar8327_led *aled)
+{
+	ar8327_led_unregister(aled);
+	kfree(aled);
+}
+
+static void
+ar8327_leds_init(struct ar8xxx_priv *priv)
+{
+	struct ar8327_data *data = priv->chip_data;
+	unsigned i;
+
+	if (!IS_ENABLED(CONFIG_AR8216_PHY_LEDS))
+		return;
+
+	for (i = 0; i < data->num_leds; i++) {
+		struct ar8327_led *aled;
+
+		aled = data->leds[i];
+
+		if (aled->enable_hw_mode)
+			aled->pattern = AR8327_LED_PATTERN_RULE;
+		else
+			aled->pattern = AR8327_LED_PATTERN_OFF;
+
+		ar8327_set_led_pattern(priv, aled->led_num, aled->pattern);
+	}
+}
+
+static void
+ar8327_leds_cleanup(struct ar8xxx_priv *priv)
+{
+	struct ar8327_data *data = priv->chip_data;
+	unsigned i;
+
+	if (!IS_ENABLED(CONFIG_AR8216_PHY_LEDS))
+		return;
+
+	for (i = 0; i < data->num_leds; i++) {
+		struct ar8327_led *aled;
+
+		aled = data->leds[i];
+		ar8327_led_destroy(aled);
+	}
+
+	kfree(data->leds);
+}
+
+static int
+ar8327_hw_config_pdata(struct ar8xxx_priv *priv,
+		       struct ar8327_platform_data *pdata)
+{
+	struct ar8327_led_cfg *led_cfg;
+	struct ar8327_data *data = priv->chip_data;
+	u32 pos, new_pos;
+	u32 t;
+
+	if (!pdata)
+		return -EINVAL;
+
+	priv->get_port_link = pdata->get_port_link;
+
+	data->port0_status = ar8327_get_port_init_status(&pdata->port0_cfg);
+	data->port6_status = ar8327_get_port_init_status(&pdata->port6_cfg);
+
+	t = ar8327_get_pad_cfg(pdata->pad0_cfg);
+	ar8xxx_write(priv, AR8327_REG_PAD0_MODE, t);
+	t = ar8327_get_pad_cfg(pdata->pad5_cfg);
+	ar8xxx_write(priv, AR8327_REG_PAD5_MODE, t);
+	t = ar8327_get_pad_cfg(pdata->pad6_cfg);
+	ar8xxx_write(priv, AR8327_REG_PAD6_MODE, t);
+
+	pos = ar8xxx_read(priv, AR8327_REG_POWER_ON_STRIP);
+	new_pos = pos;
+
+	led_cfg = pdata->led_cfg;
+	if (led_cfg) {
+		if (led_cfg->open_drain)
+			new_pos |= AR8327_POWER_ON_STRIP_LED_OPEN_EN;
+		else
+			new_pos &= ~AR8327_POWER_ON_STRIP_LED_OPEN_EN;
+
+		ar8xxx_write(priv, AR8327_REG_LED_CTRL0, led_cfg->led_ctrl0);
+		ar8xxx_write(priv, AR8327_REG_LED_CTRL1, led_cfg->led_ctrl1);
+		ar8xxx_write(priv, AR8327_REG_LED_CTRL2, led_cfg->led_ctrl2);
+		ar8xxx_write(priv, AR8327_REG_LED_CTRL3, led_cfg->led_ctrl3);
+
+		if (new_pos != pos)
+			new_pos |= AR8327_POWER_ON_STRIP_POWER_ON_SEL;
+	}
+
+	if (pdata->sgmii_cfg) {
+		t = pdata->sgmii_cfg->sgmii_ctrl;
+		if (priv->chip_rev == 1)
+			t |= AR8327_SGMII_CTRL_EN_PLL |
+			     AR8327_SGMII_CTRL_EN_RX |
+			     AR8327_SGMII_CTRL_EN_TX;
+		else
+			t &= ~(AR8327_SGMII_CTRL_EN_PLL |
+			       AR8327_SGMII_CTRL_EN_RX |
+			       AR8327_SGMII_CTRL_EN_TX);
+
+		ar8xxx_write(priv, AR8327_REG_SGMII_CTRL, t);
+
+		if (pdata->sgmii_cfg->serdes_aen)
+			new_pos &= ~AR8327_POWER_ON_STRIP_SERDES_AEN;
+		else
+			new_pos |= AR8327_POWER_ON_STRIP_SERDES_AEN;
+	}
+
+	ar8xxx_write(priv, AR8327_REG_POWER_ON_STRIP, new_pos);
+
+	if (pdata->leds && pdata->num_leds) {
+		int i;
+
+		data->leds = kzalloc(pdata->num_leds * sizeof(void *),
+				     GFP_KERNEL);
+		if (!data->leds)
+			return -ENOMEM;
+
+		for (i = 0; i < pdata->num_leds; i++)
+			ar8327_led_create(priv, &pdata->leds[i]);
+	}
+
+	return 0;
+}
+
+#ifdef CONFIG_OF
+static int
+ar8327_hw_config_of(struct ar8xxx_priv *priv, struct device_node *np)
+{
+	struct ar8327_data *data = priv->chip_data;
+	const __be32 *paddr;
+	int len;
+	int i;
+
+	paddr = of_get_property(np, "qca,ar8327-initvals", &len);
+	if (!paddr || len < (2 * sizeof(*paddr)))
+		return -EINVAL;
+
+	len /= sizeof(*paddr);
+
+	for (i = 0; i < len - 1; i += 2) {
+		u32 reg;
+		u32 val;
+
+		reg = be32_to_cpup(paddr + i);
+		val = be32_to_cpup(paddr + i + 1);
+
+		switch (reg) {
+		case AR8327_REG_PORT_STATUS(0):
+			data->port0_status = val;
+			break;
+		case AR8327_REG_PORT_STATUS(6):
+			data->port6_status = val;
+			break;
+		default:
+			ar8xxx_write(priv, reg, val);
+			break;
+		}
+	}
+
+	return 0;
+}
+#else
+static inline int
+ar8327_hw_config_of(struct ar8xxx_priv *priv, struct device_node *np)
+{
+	return -EINVAL;
+}
+#endif
+
+static int
+ar8327_hw_init(struct ar8xxx_priv *priv)
+{
+	int ret;
+
+	priv->chip_data = kzalloc(sizeof(struct ar8327_data), GFP_KERNEL);
+	if (!priv->chip_data)
+		return -ENOMEM;
+
+	if (priv->phy->dev.of_node)
+		ret = ar8327_hw_config_of(priv, priv->phy->dev.of_node);
+	else
+		ret = ar8327_hw_config_pdata(priv,
+					     priv->phy->dev.platform_data);
+
+	if (ret)
+		return ret;
+
+	ar8327_leds_init(priv);
+
+	ar8xxx_phy_init(priv);
+
+	return 0;
+}
+
+static void
+ar8327_cleanup(struct ar8xxx_priv *priv)
+{
+	ar8327_leds_cleanup(priv);
+}
+
+static void
+ar8327_init_globals(struct ar8xxx_priv *priv)
+{
+	struct ar8327_data *data = priv->chip_data;
+	u32 t;
+	int i;
+
+	/* enable CPU port and disable mirror port */
+	t = AR8327_FWD_CTRL0_CPU_PORT_EN |
+	    AR8327_FWD_CTRL0_MIRROR_PORT;
+	ar8xxx_write(priv, AR8327_REG_FWD_CTRL0, t);
+
+	/* forward multicast and broadcast frames to CPU */
+	t = (AR8327_PORTS_ALL << AR8327_FWD_CTRL1_UC_FLOOD_S) |
+	    (AR8327_PORTS_ALL << AR8327_FWD_CTRL1_MC_FLOOD_S) |
+	    (AR8327_PORTS_ALL << AR8327_FWD_CTRL1_BC_FLOOD_S);
+	ar8xxx_write(priv, AR8327_REG_FWD_CTRL1, t);
+
+	/* enable jumbo frames */
+	ar8xxx_rmw(priv, AR8327_REG_MAX_FRAME_SIZE,
+		   AR8327_MAX_FRAME_SIZE_MTU, 9018 + 8 + 2);
+
+	/* Enable MIB counters */
+	ar8xxx_reg_set(priv, AR8327_REG_MODULE_EN,
+		       AR8327_MODULE_EN_MIB);
+
+	/* Disable EEE on all phy's due to stability issues */
+	for (i = 0; i < AR8XXX_NUM_PHYS; i++)
+		data->eee[i] = false;
+}
+
+static void
+ar8327_init_port(struct ar8xxx_priv *priv, int port)
+{
+	struct ar8327_data *data = priv->chip_data;
+	u32 t;
+
+	if (port == AR8216_PORT_CPU)
+		t = data->port0_status;
+	else if (port == 6)
+		t = data->port6_status;
+	else
+		t = AR8216_PORT_STATUS_LINK_AUTO;
+
+	ar8xxx_write(priv, AR8327_REG_PORT_STATUS(port), t);
+	ar8xxx_write(priv, AR8327_REG_PORT_HEADER(port), 0);
+
+	t = 1 << AR8327_PORT_VLAN0_DEF_SVID_S;
+	t |= 1 << AR8327_PORT_VLAN0_DEF_CVID_S;
+	ar8xxx_write(priv, AR8327_REG_PORT_VLAN0(port), t);
+
+	t = AR8327_PORT_VLAN1_OUT_MODE_UNTOUCH << AR8327_PORT_VLAN1_OUT_MODE_S;
+	ar8xxx_write(priv, AR8327_REG_PORT_VLAN1(port), t);
+
+	t = AR8327_PORT_LOOKUP_LEARN;
+	t |= AR8216_PORT_STATE_FORWARD << AR8327_PORT_LOOKUP_STATE_S;
+	ar8xxx_write(priv, AR8327_REG_PORT_LOOKUP(port), t);
+}
+
+static u32
+ar8327_read_port_status(struct ar8xxx_priv *priv, int port)
+{
+	u32 t;
+
+	t = ar8xxx_read(priv, AR8327_REG_PORT_STATUS(port));
+	/* map the flow control autoneg result bits to the flow control bits
+	 * used in forced mode to allow ar8216_read_port_link detect
+	 * flow control properly if autoneg is used
+	 */
+	if (t & AR8216_PORT_STATUS_LINK_UP &&
+	    t & AR8216_PORT_STATUS_LINK_AUTO) {
+		t &= ~(AR8216_PORT_STATUS_TXFLOW | AR8216_PORT_STATUS_RXFLOW);
+		if (t & AR8327_PORT_STATUS_TXFLOW_AUTO)
+			t |= AR8216_PORT_STATUS_TXFLOW;
+		if (t & AR8327_PORT_STATUS_RXFLOW_AUTO)
+			t |= AR8216_PORT_STATUS_RXFLOW;
+	}
+
+	return t;
+}
+
+static u32
+ar8327_read_port_eee_status(struct ar8xxx_priv *priv, int port)
+{
+	int phy;
+	u16 t;
+
+	if (port >= priv->dev.ports)
+		return 0;
+
+	if (port == 0 || port == 6)
+		return 0;
+
+	phy = port - 1;
+
+	/* EEE Ability Auto-negotiation Result */
+	ar8xxx_phy_mmd_write(priv, phy, 0x7, 0x8000);
+	t = ar8xxx_phy_mmd_read(priv, phy, 0x4007);
+
+	return mmd_eee_adv_to_ethtool_adv_t(t);
+}
+
+static int
+ar8327_atu_flush(struct ar8xxx_priv *priv)
+{
+	int ret;
+
+	ret = ar8216_wait_bit(priv, AR8327_REG_ATU_FUNC,
+			      AR8327_ATU_FUNC_BUSY, 0);
+	if (!ret)
+		ar8xxx_write(priv, AR8327_REG_ATU_FUNC,
+			     AR8327_ATU_FUNC_OP_FLUSH |
+			     AR8327_ATU_FUNC_BUSY);
+
+	return ret;
+}
+
+static int
+ar8327_atu_flush_port(struct ar8xxx_priv *priv, int port)
+{
+	u32 t;
+	int ret;
+
+	ret = ar8216_wait_bit(priv, AR8327_REG_ATU_FUNC,
+			      AR8327_ATU_FUNC_BUSY, 0);
+	if (!ret) {
+		t = (port << AR8327_ATU_PORT_NUM_S);
+		t |= AR8327_ATU_FUNC_OP_FLUSH_PORT;
+		t |= AR8327_ATU_FUNC_BUSY;
+		ar8xxx_write(priv, AR8327_REG_ATU_FUNC, t);
+	}
+
+	return ret;
+}
+
+static void
+ar8327_vtu_op(struct ar8xxx_priv *priv, u32 op, u32 val)
+{
+	if (ar8216_wait_bit(priv, AR8327_REG_VTU_FUNC1,
+			    AR8327_VTU_FUNC1_BUSY, 0))
+		return;
+
+	if ((op & AR8327_VTU_FUNC1_OP) == AR8327_VTU_FUNC1_OP_LOAD)
+		ar8xxx_write(priv, AR8327_REG_VTU_FUNC0, val);
+
+	op |= AR8327_VTU_FUNC1_BUSY;
+	ar8xxx_write(priv, AR8327_REG_VTU_FUNC1, op);
+}
+
+static void
+ar8327_vtu_flush(struct ar8xxx_priv *priv)
+{
+	ar8327_vtu_op(priv, AR8327_VTU_FUNC1_OP_FLUSH, 0);
+}
+
+static void
+ar8327_vtu_load_vlan(struct ar8xxx_priv *priv, u32 vid, u32 port_mask)
+{
+	u32 op;
+	u32 val;
+	int i;
+
+	op = AR8327_VTU_FUNC1_OP_LOAD | (vid << AR8327_VTU_FUNC1_VID_S);
+	val = AR8327_VTU_FUNC0_VALID | AR8327_VTU_FUNC0_IVL;
+	for (i = 0; i < AR8327_NUM_PORTS; i++) {
+		u32 mode;
+
+		if ((port_mask & BIT(i)) == 0)
+			mode = AR8327_VTU_FUNC0_EG_MODE_NOT;
+		else if (priv->vlan == 0)
+			mode = AR8327_VTU_FUNC0_EG_MODE_KEEP;
+		else if ((priv->vlan_tagged & BIT(i)) || (priv->vlan_id[priv->pvid[i]] != vid))
+			mode = AR8327_VTU_FUNC0_EG_MODE_TAG;
+		else
+			mode = AR8327_VTU_FUNC0_EG_MODE_UNTAG;
+
+		val |= mode << AR8327_VTU_FUNC0_EG_MODE_S(i);
+	}
+	ar8327_vtu_op(priv, op, val);
+}
+
+static void
+ar8327_setup_port(struct ar8xxx_priv *priv, int port, u32 members)
+{
+	u32 t;
+	u32 egress, ingress;
+	u32 pvid = priv->vlan_id[priv->pvid[port]];
+
+	if (priv->vlan) {
+		egress = AR8327_PORT_VLAN1_OUT_MODE_UNMOD;
+		ingress = AR8216_IN_SECURE;
+	} else {
+		egress = AR8327_PORT_VLAN1_OUT_MODE_UNTOUCH;
+		ingress = AR8216_IN_PORT_ONLY;
+	}
+
+	t = pvid << AR8327_PORT_VLAN0_DEF_SVID_S;
+	t |= pvid << AR8327_PORT_VLAN0_DEF_CVID_S;
+	ar8xxx_write(priv, AR8327_REG_PORT_VLAN0(port), t);
+
+	t = AR8327_PORT_VLAN1_PORT_VLAN_PROP;
+	t |= egress << AR8327_PORT_VLAN1_OUT_MODE_S;
+	ar8xxx_write(priv, AR8327_REG_PORT_VLAN1(port), t);
+
+	t = members;
+	t |= AR8327_PORT_LOOKUP_LEARN;
+	t |= ingress << AR8327_PORT_LOOKUP_IN_MODE_S;
+	t |= AR8216_PORT_STATE_FORWARD << AR8327_PORT_LOOKUP_STATE_S;
+	ar8xxx_write(priv, AR8327_REG_PORT_LOOKUP(port), t);
+}
+
+static int
+ar8327_sw_get_ports(struct switch_dev *dev, struct switch_val *val)
+{
+	struct ar8xxx_priv *priv = swdev_to_ar8xxx(dev);
+	u8 ports = priv->vlan_table[val->port_vlan];
+	int i;
+
+	val->len = 0;
+	for (i = 0; i < dev->ports; i++) {
+		struct switch_port *p;
+
+		if (!(ports & (1 << i)))
+			continue;
+
+		p = &val->value.ports[val->len++];
+		p->id = i;
+		if ((priv->vlan_tagged & (1 << i)) || (priv->pvid[i] != val->port_vlan))
+			p->flags = (1 << SWITCH_PORT_FLAG_TAGGED);
+		else
+			p->flags = 0;
+	}
+	return 0;
+}
+
+static int
+ar8327_sw_set_ports(struct switch_dev *dev, struct switch_val *val)
+{
+	struct ar8xxx_priv *priv = swdev_to_ar8xxx(dev);
+	u8 *vt = &priv->vlan_table[val->port_vlan];
+	int i;
+
+	*vt = 0;
+	for (i = 0; i < val->len; i++) {
+		struct switch_port *p = &val->value.ports[i];
+
+		if (p->flags & (1 << SWITCH_PORT_FLAG_TAGGED)) {
+			if (val->port_vlan == priv->pvid[p->id]) {
+				priv->vlan_tagged |= (1 << p->id);
+			}
+		} else {
+			priv->vlan_tagged &= ~(1 << p->id);
+			priv->pvid[p->id] = val->port_vlan;
+		}
+
+		*vt |= 1 << p->id;
+	}
+	return 0;
+}
+
+static void
+ar8327_set_mirror_regs(struct ar8xxx_priv *priv)
+{
+	int port;
+
+	/* reset all mirror registers */
+	ar8xxx_rmw(priv, AR8327_REG_FWD_CTRL0,
+		   AR8327_FWD_CTRL0_MIRROR_PORT,
+		   (0xF << AR8327_FWD_CTRL0_MIRROR_PORT_S));
+	for (port = 0; port < AR8327_NUM_PORTS; port++) {
+		ar8xxx_reg_clear(priv, AR8327_REG_PORT_LOOKUP(port),
+			   AR8327_PORT_LOOKUP_ING_MIRROR_EN);
+
+		ar8xxx_reg_clear(priv, AR8327_REG_PORT_HOL_CTRL1(port),
+			   AR8327_PORT_HOL_CTRL1_EG_MIRROR_EN);
+	}
+
+	/* now enable mirroring if necessary */
+	if (priv->source_port >= AR8327_NUM_PORTS ||
+	    priv->monitor_port >= AR8327_NUM_PORTS ||
+	    priv->source_port == priv->monitor_port) {
+		return;
+	}
+
+	ar8xxx_rmw(priv, AR8327_REG_FWD_CTRL0,
+		   AR8327_FWD_CTRL0_MIRROR_PORT,
+		   (priv->monitor_port << AR8327_FWD_CTRL0_MIRROR_PORT_S));
+
+	if (priv->mirror_rx)
+		ar8xxx_reg_set(priv, AR8327_REG_PORT_LOOKUP(priv->source_port),
+			   AR8327_PORT_LOOKUP_ING_MIRROR_EN);
+
+	if (priv->mirror_tx)
+		ar8xxx_reg_set(priv, AR8327_REG_PORT_HOL_CTRL1(priv->source_port),
+			   AR8327_PORT_HOL_CTRL1_EG_MIRROR_EN);
+}
+
+static int
+ar8327_sw_set_eee(struct switch_dev *dev,
+		  const struct switch_attr *attr,
+		  struct switch_val *val)
+{
+	struct ar8xxx_priv *priv = swdev_to_ar8xxx(dev);
+	struct ar8327_data *data = priv->chip_data;
+	int port = val->port_vlan;
+	int phy;
+
+	if (port >= dev->ports)
+		return -EINVAL;
+	if (port == 0 || port == 6)
+		return -EOPNOTSUPP;
+
+	phy = port - 1;
+
+	data->eee[phy] = !!(val->value.i);
+
+	return 0;
+}
+
+static int
+ar8327_sw_get_eee(struct switch_dev *dev,
+		  const struct switch_attr *attr,
+		  struct switch_val *val)
+{
+	struct ar8xxx_priv *priv = swdev_to_ar8xxx(dev);
+	const struct ar8327_data *data = priv->chip_data;
+	int port = val->port_vlan;
+	int phy;
+
+	if (port >= dev->ports)
+		return -EINVAL;
+	if (port == 0 || port == 6)
+		return -EOPNOTSUPP;
+
+	phy = port - 1;
+
+	val->value.i = data->eee[phy];
+
+	return 0;
+}
+
+static void
+ar8327_wait_atu_ready(struct ar8xxx_priv *priv, u16 r2, u16 r1)
+{
+	int timeout = 20;
+
+	while (ar8xxx_mii_read32(priv, r2, r1) & AR8327_ATU_FUNC_BUSY && --timeout)
+                udelay(10);
+
+	if (!timeout)
+		pr_err("ar8327: timeout waiting for atu to become ready\n");
+}
+
+static void ar8327_get_arl_entry(struct ar8xxx_priv *priv,
+				 struct arl_entry *a, u32 *status, enum arl_op op)
+{
+	struct mii_bus *bus = priv->mii_bus;
+	u16 r2, page;
+	u16 r1_data0, r1_data1, r1_data2, r1_func;
+	u32 t, val0, val1, val2;
+	int i;
+
+	split_addr(AR8327_REG_ATU_DATA0, &r1_data0, &r2, &page);
+	r2 |= 0x10;
+
+	r1_data1 = (AR8327_REG_ATU_DATA1 >> 1) & 0x1e;
+	r1_data2 = (AR8327_REG_ATU_DATA2 >> 1) & 0x1e;
+	r1_func  = (AR8327_REG_ATU_FUNC >> 1) & 0x1e;
+
+	switch (op) {
+	case AR8XXX_ARL_INITIALIZE:
+		/* all ATU registers are on the same page
+		* therefore set page only once
+		*/
+		bus->write(bus, 0x18, 0, page);
+		wait_for_page_switch();
+
+		ar8327_wait_atu_ready(priv, r2, r1_func);
+
+		ar8xxx_mii_write32(priv, r2, r1_data0, 0);
+		ar8xxx_mii_write32(priv, r2, r1_data1, 0);
+		ar8xxx_mii_write32(priv, r2, r1_data2, 0);
+		break;
+	case AR8XXX_ARL_GET_NEXT:
+		ar8xxx_mii_write32(priv, r2, r1_func,
+				   AR8327_ATU_FUNC_OP_GET_NEXT |
+				   AR8327_ATU_FUNC_BUSY);
+		ar8327_wait_atu_ready(priv, r2, r1_func);
+
+		val0 = ar8xxx_mii_read32(priv, r2, r1_data0);
+		val1 = ar8xxx_mii_read32(priv, r2, r1_data1);
+		val2 = ar8xxx_mii_read32(priv, r2, r1_data2);
+
+		*status = val2 & AR8327_ATU_STATUS;
+		if (!*status)
+			break;
+
+		i = 0;
+		t = AR8327_ATU_PORT0;
+		while (!(val1 & t) && ++i < AR8327_NUM_PORTS)
+			t <<= 1;
+
+		a->port = i;
+		a->mac[0] = (val0 & AR8327_ATU_ADDR0) >> AR8327_ATU_ADDR0_S;
+		a->mac[1] = (val0 & AR8327_ATU_ADDR1) >> AR8327_ATU_ADDR1_S;
+		a->mac[2] = (val0 & AR8327_ATU_ADDR2) >> AR8327_ATU_ADDR2_S;
+		a->mac[3] = (val0 & AR8327_ATU_ADDR3) >> AR8327_ATU_ADDR3_S;
+		a->mac[4] = (val1 & AR8327_ATU_ADDR4) >> AR8327_ATU_ADDR4_S;
+		a->mac[5] = (val1 & AR8327_ATU_ADDR5) >> AR8327_ATU_ADDR5_S;
+		break;
+	}
+}
+
+static int
+ar8327_sw_hw_apply(struct switch_dev *dev)
+{
+	struct ar8xxx_priv *priv = swdev_to_ar8xxx(dev);
+	const struct ar8327_data *data = priv->chip_data;
+	int ret, i;
+
+	ret = ar8xxx_sw_hw_apply(dev);
+	if (ret)
+		return ret;
+
+	for (i=0; i < AR8XXX_NUM_PHYS; i++) {
+		if (data->eee[i])
+			ar8xxx_reg_clear(priv, AR8327_REG_EEE_CTRL,
+			       AR8327_EEE_CTRL_DISABLE_PHY(i));
+		else
+			ar8xxx_reg_set(priv, AR8327_REG_EEE_CTRL,
+			       AR8327_EEE_CTRL_DISABLE_PHY(i));
+	}
+
+	return 0;
+}
+
+static const struct switch_attr ar8327_sw_attr_globals[] = {
+	{
+		.type = SWITCH_TYPE_INT,
+		.name = "enable_vlan",
+		.description = "Enable VLAN mode",
+		.set = ar8xxx_sw_set_vlan,
+		.get = ar8xxx_sw_get_vlan,
+		.max = 1
+	},
+	{
+		.type = SWITCH_TYPE_NOVAL,
+		.name = "reset_mibs",
+		.description = "Reset all MIB counters",
+		.set = ar8xxx_sw_set_reset_mibs,
+	},
+	{
+		.type = SWITCH_TYPE_INT,
+		.name = "enable_mirror_rx",
+		.description = "Enable mirroring of RX packets",
+		.set = ar8xxx_sw_set_mirror_rx_enable,
+		.get = ar8xxx_sw_get_mirror_rx_enable,
+		.max = 1
+	},
+	{
+		.type = SWITCH_TYPE_INT,
+		.name = "enable_mirror_tx",
+		.description = "Enable mirroring of TX packets",
+		.set = ar8xxx_sw_set_mirror_tx_enable,
+		.get = ar8xxx_sw_get_mirror_tx_enable,
+		.max = 1
+	},
+	{
+		.type = SWITCH_TYPE_INT,
+		.name = "mirror_monitor_port",
+		.description = "Mirror monitor port",
+		.set = ar8xxx_sw_set_mirror_monitor_port,
+		.get = ar8xxx_sw_get_mirror_monitor_port,
+		.max = AR8327_NUM_PORTS - 1
+	},
+	{
+		.type = SWITCH_TYPE_INT,
+		.name = "mirror_source_port",
+		.description = "Mirror source port",
+		.set = ar8xxx_sw_set_mirror_source_port,
+		.get = ar8xxx_sw_get_mirror_source_port,
+		.max = AR8327_NUM_PORTS - 1
+ 	},
+	{
+		.type = SWITCH_TYPE_STRING,
+		.name = "arl_table",
+		.description = "Get ARL table",
+		.set = NULL,
+		.get = ar8xxx_sw_get_arl_table,
+	},
+	{
+		.type = SWITCH_TYPE_NOVAL,
+		.name = "flush_arl_table",
+		.description = "Flush ARL table",
+		.set = ar8xxx_sw_set_flush_arl_table,
+	},
+};
+
+static const struct switch_attr ar8327_sw_attr_port[] = {
+	{
+		.type = SWITCH_TYPE_NOVAL,
+		.name = "reset_mib",
+		.description = "Reset single port MIB counters",
+		.set = ar8xxx_sw_set_port_reset_mib,
+	},
+	{
+		.type = SWITCH_TYPE_STRING,
+		.name = "mib",
+		.description = "Get port's MIB counters",
+		.set = NULL,
+		.get = ar8xxx_sw_get_port_mib,
+	},
+	{
+		.type = SWITCH_TYPE_INT,
+		.name = "enable_eee",
+		.description = "Enable EEE PHY sleep mode",
+		.set = ar8327_sw_set_eee,
+		.get = ar8327_sw_get_eee,
+		.max = 1,
+	},
+	{
+		.type = SWITCH_TYPE_NOVAL,
+		.name = "flush_arl_table",
+		.description = "Flush port's ARL table entries",
+		.set = ar8xxx_sw_set_flush_port_arl_table,
+	},
+};
+
+static const struct switch_dev_ops ar8327_sw_ops = {
+	.attr_global = {
+		.attr = ar8327_sw_attr_globals,
+		.n_attr = ARRAY_SIZE(ar8327_sw_attr_globals),
+	},
+	.attr_port = {
+		.attr = ar8327_sw_attr_port,
+		.n_attr = ARRAY_SIZE(ar8327_sw_attr_port),
+	},
+	.attr_vlan = {
+		.attr = ar8xxx_sw_attr_vlan,
+		.n_attr = ARRAY_SIZE(ar8xxx_sw_attr_vlan),
+	},
+	.get_port_pvid = ar8xxx_sw_get_pvid,
+	.set_port_pvid = ar8xxx_sw_set_pvid,
+	.get_vlan_ports = ar8327_sw_get_ports,
+	.set_vlan_ports = ar8327_sw_set_ports,
+	.apply_config = ar8327_sw_hw_apply,
+	.reset_switch = ar8xxx_sw_reset_switch,
+	.get_port_link = ar8xxx_sw_get_port_link,
+};
+
+const struct ar8xxx_chip ar8327_chip = {
+	.caps = AR8XXX_CAP_GIGE | AR8XXX_CAP_MIB_COUNTERS,
+	.config_at_probe = true,
+	.mii_lo_first = true,
+
+	.name = "Atheros AR8327",
+	.ports = AR8327_NUM_PORTS,
+	.vlans = AR8X16_MAX_VLANS,
+	.swops = &ar8327_sw_ops,
+
+	.reg_port_stats_start = 0x1000,
+	.reg_port_stats_length = 0x100,
+
+	.hw_init = ar8327_hw_init,
+	.cleanup = ar8327_cleanup,
+	.init_globals = ar8327_init_globals,
+	.init_port = ar8327_init_port,
+	.setup_port = ar8327_setup_port,
+	.read_port_status = ar8327_read_port_status,
+	.read_port_eee_status = ar8327_read_port_eee_status,
+	.atu_flush = ar8327_atu_flush,
+	.atu_flush_port = ar8327_atu_flush_port,
+	.vtu_flush = ar8327_vtu_flush,
+	.vtu_load_vlan = ar8327_vtu_load_vlan,
+	.phy_fixup = ar8327_phy_fixup,
+	.set_mirror_regs = ar8327_set_mirror_regs,
+	.get_arl_entry = ar8327_get_arl_entry,
+	.sw_hw_apply = ar8327_sw_hw_apply,
+
+	.num_mibs = ARRAY_SIZE(ar8236_mibs),
+	.mib_decs = ar8236_mibs,
+	.mib_func = AR8327_REG_MIB_FUNC
+};
+
+const struct ar8xxx_chip ar8337_chip = {
+	.caps = AR8XXX_CAP_GIGE | AR8XXX_CAP_MIB_COUNTERS,
+	.config_at_probe = true,
+	.mii_lo_first = true,
+
+	.name = "Atheros AR8337",
+	.ports = AR8327_NUM_PORTS,
+	.vlans = AR8X16_MAX_VLANS,
+	.swops = &ar8327_sw_ops,
+
+	.reg_port_stats_start = 0x1000,
+	.reg_port_stats_length = 0x100,
+
+	.hw_init = ar8327_hw_init,
+	.cleanup = ar8327_cleanup,
+	.init_globals = ar8327_init_globals,
+	.init_port = ar8327_init_port,
+	.setup_port = ar8327_setup_port,
+	.read_port_status = ar8327_read_port_status,
+	.read_port_eee_status = ar8327_read_port_eee_status,
+	.atu_flush = ar8327_atu_flush,
+	.atu_flush_port = ar8327_atu_flush_port,
+	.vtu_flush = ar8327_vtu_flush,
+	.vtu_load_vlan = ar8327_vtu_load_vlan,
+	.phy_fixup = ar8327_phy_fixup,
+	.set_mirror_regs = ar8327_set_mirror_regs,
+	.get_arl_entry = ar8327_get_arl_entry,
+	.sw_hw_apply = ar8327_sw_hw_apply,
+
+	.num_mibs = ARRAY_SIZE(ar8236_mibs),
+	.mib_decs = ar8236_mibs,
+	.mib_func = AR8327_REG_MIB_FUNC
+};
+
diff --git a/target/linux/generic/files/drivers/net/phy/ar8327.h b/target/linux/generic/files/drivers/net/phy/ar8327.h
new file mode 100644
index 0000000..8d1fb3b
--- /dev/null
+++ b/target/linux/generic/files/drivers/net/phy/ar8327.h
@@ -0,0 +1,252 @@
+/*
+ * ar8327.h: AR8216 switch driver
+ *
+ * Copyright (C) 2009 Felix Fietkau <nbd@openwrt.org>
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+#ifndef __AR8327_H
+#define __AR8327_H
+
+#define AR8327_NUM_PORTS	7
+#define AR8327_NUM_LEDS		15
+#define AR8327_PORTS_ALL	0x7f
+#define AR8327_NUM_LED_CTRL_REGS	4
+
+#define AR8327_REG_MASK				0x000
+
+#define AR8327_REG_PAD0_MODE			0x004
+#define AR8327_REG_PAD5_MODE			0x008
+#define AR8327_REG_PAD6_MODE			0x00c
+#define   AR8327_PAD_MAC_MII_RXCLK_SEL		BIT(0)
+#define   AR8327_PAD_MAC_MII_TXCLK_SEL		BIT(1)
+#define   AR8327_PAD_MAC_MII_EN			BIT(2)
+#define   AR8327_PAD_MAC_GMII_RXCLK_SEL		BIT(4)
+#define   AR8327_PAD_MAC_GMII_TXCLK_SEL		BIT(5)
+#define   AR8327_PAD_MAC_GMII_EN		BIT(6)
+#define   AR8327_PAD_SGMII_EN			BIT(7)
+#define   AR8327_PAD_PHY_MII_RXCLK_SEL		BIT(8)
+#define   AR8327_PAD_PHY_MII_TXCLK_SEL		BIT(9)
+#define   AR8327_PAD_PHY_MII_EN			BIT(10)
+#define   AR8327_PAD_PHY_GMII_PIPE_RXCLK_SEL	BIT(11)
+#define   AR8327_PAD_PHY_GMII_RXCLK_SEL		BIT(12)
+#define   AR8327_PAD_PHY_GMII_TXCLK_SEL		BIT(13)
+#define   AR8327_PAD_PHY_GMII_EN		BIT(14)
+#define   AR8327_PAD_PHYX_GMII_EN		BIT(16)
+#define   AR8327_PAD_PHYX_RGMII_EN		BIT(17)
+#define   AR8327_PAD_PHYX_MII_EN		BIT(18)
+#define   AR8327_PAD_SGMII_DELAY_EN		BIT(19)
+#define   AR8327_PAD_RGMII_RXCLK_DELAY_SEL	BITS(20, 2)
+#define   AR8327_PAD_RGMII_RXCLK_DELAY_SEL_S	20
+#define   AR8327_PAD_RGMII_TXCLK_DELAY_SEL	BITS(22, 2)
+#define   AR8327_PAD_RGMII_TXCLK_DELAY_SEL_S	22
+#define   AR8327_PAD_RGMII_RXCLK_DELAY_EN	BIT(24)
+#define   AR8327_PAD_RGMII_TXCLK_DELAY_EN	BIT(25)
+#define   AR8327_PAD_RGMII_EN			BIT(26)
+
+#define AR8327_REG_POWER_ON_STRIP		0x010
+#define   AR8327_POWER_ON_STRIP_POWER_ON_SEL	BIT(31)
+#define   AR8327_POWER_ON_STRIP_LED_OPEN_EN	BIT(24)
+#define   AR8327_POWER_ON_STRIP_SERDES_AEN	BIT(7)
+
+#define AR8327_REG_INT_STATUS0			0x020
+#define   AR8327_INT0_VT_DONE			BIT(20)
+
+#define AR8327_REG_INT_STATUS1			0x024
+#define AR8327_REG_INT_MASK0			0x028
+#define AR8327_REG_INT_MASK1			0x02c
+
+#define AR8327_REG_MODULE_EN			0x030
+#define   AR8327_MODULE_EN_MIB			BIT(0)
+
+#define AR8327_REG_MIB_FUNC			0x034
+#define   AR8327_MIB_CPU_KEEP			BIT(20)
+
+#define AR8327_REG_SERVICE_TAG			0x048
+#define AR8327_REG_LED_CTRL(_i)			(0x050 + (_i) * 4)
+#define AR8327_REG_LED_CTRL0			0x050
+#define AR8327_REG_LED_CTRL1			0x054
+#define AR8327_REG_LED_CTRL2			0x058
+#define AR8327_REG_LED_CTRL3			0x05c
+#define AR8327_REG_MAC_ADDR0			0x060
+#define AR8327_REG_MAC_ADDR1			0x064
+
+#define AR8327_REG_MAX_FRAME_SIZE		0x078
+#define   AR8327_MAX_FRAME_SIZE_MTU		BITS(0, 14)
+
+#define AR8327_REG_PORT_STATUS(_i)		(0x07c + (_i) * 4)
+#define   AR8327_PORT_STATUS_TXFLOW_AUTO	BIT(10)
+#define   AR8327_PORT_STATUS_RXFLOW_AUTO	BIT(11)
+
+#define AR8327_REG_HEADER_CTRL			0x098
+#define AR8327_REG_PORT_HEADER(_i)		(0x09c + (_i) * 4)
+
+#define AR8327_REG_SGMII_CTRL			0x0e0
+#define   AR8327_SGMII_CTRL_EN_PLL		BIT(1)
+#define   AR8327_SGMII_CTRL_EN_RX		BIT(2)
+#define   AR8327_SGMII_CTRL_EN_TX		BIT(3)
+
+#define AR8327_REG_EEE_CTRL			0x100
+#define   AR8327_EEE_CTRL_DISABLE_PHY(_i)	BIT(4 + (_i) * 2)
+
+#define AR8327_REG_PORT_VLAN0(_i)		(0x420 + (_i) * 0x8)
+#define   AR8327_PORT_VLAN0_DEF_SVID		BITS(0, 12)
+#define   AR8327_PORT_VLAN0_DEF_SVID_S		0
+#define   AR8327_PORT_VLAN0_DEF_CVID		BITS(16, 12)
+#define   AR8327_PORT_VLAN0_DEF_CVID_S		16
+
+#define AR8327_REG_PORT_VLAN1(_i)		(0x424 + (_i) * 0x8)
+#define   AR8327_PORT_VLAN1_PORT_VLAN_PROP	BIT(6)
+#define   AR8327_PORT_VLAN1_OUT_MODE		BITS(12, 2)
+#define   AR8327_PORT_VLAN1_OUT_MODE_S		12
+#define   AR8327_PORT_VLAN1_OUT_MODE_UNMOD	0
+#define   AR8327_PORT_VLAN1_OUT_MODE_UNTAG	1
+#define   AR8327_PORT_VLAN1_OUT_MODE_TAG	2
+#define   AR8327_PORT_VLAN1_OUT_MODE_UNTOUCH	3
+
+#define AR8327_REG_ATU_DATA0			0x600
+#define   AR8327_ATU_ADDR0			BITS(0, 8)
+#define   AR8327_ATU_ADDR0_S			0
+#define   AR8327_ATU_ADDR1			BITS(8, 8)
+#define   AR8327_ATU_ADDR1_S			8
+#define   AR8327_ATU_ADDR2			BITS(16, 8)
+#define   AR8327_ATU_ADDR2_S			16
+#define   AR8327_ATU_ADDR3			BITS(24, 8)
+#define   AR8327_ATU_ADDR3_S			24
+#define AR8327_REG_ATU_DATA1			0x604
+#define   AR8327_ATU_ADDR4			BITS(0, 8)
+#define   AR8327_ATU_ADDR4_S			0
+#define   AR8327_ATU_ADDR5			BITS(8, 8)
+#define   AR8327_ATU_ADDR5_S			8
+#define   AR8327_ATU_PORTS			BITS(16, 7)
+#define   AR8327_ATU_PORT0			BIT(16)
+#define   AR8327_ATU_PORT1			BIT(17)
+#define   AR8327_ATU_PORT2			BIT(18)
+#define   AR8327_ATU_PORT3			BIT(19)
+#define   AR8327_ATU_PORT4			BIT(20)
+#define   AR8327_ATU_PORT5			BIT(21)
+#define   AR8327_ATU_PORT6			BIT(22)
+#define AR8327_REG_ATU_DATA2			0x608
+#define   AR8327_ATU_STATUS			BITS(0, 4)
+
+#define AR8327_REG_ATU_FUNC			0x60c
+#define   AR8327_ATU_FUNC_OP			BITS(0, 4)
+#define   AR8327_ATU_FUNC_OP_NOOP		0x0
+#define   AR8327_ATU_FUNC_OP_FLUSH		0x1
+#define   AR8327_ATU_FUNC_OP_LOAD		0x2
+#define   AR8327_ATU_FUNC_OP_PURGE		0x3
+#define   AR8327_ATU_FUNC_OP_FLUSH_UNLOCKED	0x4
+#define   AR8327_ATU_FUNC_OP_FLUSH_PORT		0x5
+#define   AR8327_ATU_FUNC_OP_GET_NEXT		0x6
+#define   AR8327_ATU_FUNC_OP_SEARCH_MAC		0x7
+#define   AR8327_ATU_FUNC_OP_CHANGE_TRUNK	0x8
+#define   AR8327_ATU_PORT_NUM			BITS(8, 4)
+#define   AR8327_ATU_PORT_NUM_S			8
+#define   AR8327_ATU_FUNC_BUSY			BIT(31)
+
+#define AR8327_REG_VTU_FUNC0			0x0610
+#define   AR8327_VTU_FUNC0_EG_MODE		BITS(4, 14)
+#define   AR8327_VTU_FUNC0_EG_MODE_S(_i)	(4 + (_i) * 2)
+#define   AR8327_VTU_FUNC0_EG_MODE_KEEP		0
+#define   AR8327_VTU_FUNC0_EG_MODE_UNTAG	1
+#define   AR8327_VTU_FUNC0_EG_MODE_TAG		2
+#define   AR8327_VTU_FUNC0_EG_MODE_NOT		3
+#define   AR8327_VTU_FUNC0_IVL			BIT(19)
+#define   AR8327_VTU_FUNC0_VALID		BIT(20)
+
+#define AR8327_REG_VTU_FUNC1			0x0614
+#define   AR8327_VTU_FUNC1_OP			BITS(0, 3)
+#define   AR8327_VTU_FUNC1_OP_NOOP		0
+#define   AR8327_VTU_FUNC1_OP_FLUSH		1
+#define   AR8327_VTU_FUNC1_OP_LOAD		2
+#define   AR8327_VTU_FUNC1_OP_PURGE		3
+#define   AR8327_VTU_FUNC1_OP_REMOVE_PORT	4
+#define   AR8327_VTU_FUNC1_OP_GET_NEXT		5
+#define   AR8327_VTU_FUNC1_OP_GET_ONE		6
+#define   AR8327_VTU_FUNC1_FULL			BIT(4)
+#define   AR8327_VTU_FUNC1_PORT			BIT(8, 4)
+#define   AR8327_VTU_FUNC1_PORT_S		8
+#define   AR8327_VTU_FUNC1_VID			BIT(16, 12)
+#define   AR8327_VTU_FUNC1_VID_S		16
+#define   AR8327_VTU_FUNC1_BUSY			BIT(31)
+
+#define AR8327_REG_FWD_CTRL0			0x620
+#define   AR8327_FWD_CTRL0_CPU_PORT_EN		BIT(10)
+#define   AR8327_FWD_CTRL0_MIRROR_PORT		BITS(4, 4)
+#define   AR8327_FWD_CTRL0_MIRROR_PORT_S	4
+
+#define AR8327_REG_FWD_CTRL1			0x624
+#define   AR8327_FWD_CTRL1_UC_FLOOD		BITS(0, 7)
+#define   AR8327_FWD_CTRL1_UC_FLOOD_S		0
+#define   AR8327_FWD_CTRL1_MC_FLOOD		BITS(8, 7)
+#define   AR8327_FWD_CTRL1_MC_FLOOD_S		8
+#define   AR8327_FWD_CTRL1_BC_FLOOD		BITS(16, 7)
+#define   AR8327_FWD_CTRL1_BC_FLOOD_S		16
+#define   AR8327_FWD_CTRL1_IGMP			BITS(24, 7)
+#define   AR8327_FWD_CTRL1_IGMP_S		24
+
+#define AR8327_REG_PORT_LOOKUP(_i)		(0x660 + (_i) * 0xc)
+#define   AR8327_PORT_LOOKUP_MEMBER		BITS(0, 7)
+#define   AR8327_PORT_LOOKUP_IN_MODE		BITS(8, 2)
+#define   AR8327_PORT_LOOKUP_IN_MODE_S		8
+#define   AR8327_PORT_LOOKUP_STATE		BITS(16, 3)
+#define   AR8327_PORT_LOOKUP_STATE_S		16
+#define   AR8327_PORT_LOOKUP_LEARN		BIT(20)
+#define   AR8327_PORT_LOOKUP_ING_MIRROR_EN	BIT(25)
+
+#define AR8327_REG_PORT_PRIO(_i)		(0x664 + (_i) * 0xc)
+
+#define AR8327_REG_PORT_HOL_CTRL1(_i)		(0x974 + (_i) * 0x8)
+#define   AR8327_PORT_HOL_CTRL1_EG_MIRROR_EN	BIT(16)
+
+#define AR8337_PAD_MAC06_EXCHANGE_EN		BIT(31)
+
+enum ar8327_led_pattern {
+	AR8327_LED_PATTERN_OFF = 0,
+	AR8327_LED_PATTERN_BLINK,
+	AR8327_LED_PATTERN_ON,
+	AR8327_LED_PATTERN_RULE,
+};
+
+struct ar8327_led_entry {
+	unsigned reg;
+	unsigned shift;
+};
+
+struct ar8327_led {
+	struct led_classdev cdev;
+	struct ar8xxx_priv *sw_priv;
+
+	char *name;
+	bool active_low;
+	u8 led_num;
+	enum ar8327_led_mode mode;
+
+	struct mutex mutex;
+	spinlock_t lock;
+	struct work_struct led_work;
+	bool enable_hw_mode;
+	enum ar8327_led_pattern pattern;
+};
+
+struct ar8327_data {
+	u32 port0_status;
+	u32 port6_status;
+
+	struct ar8327_led **leds;
+	unsigned int num_leds;
+
+	/* all fields below are cleared on reset */
+	bool eee[AR8XXX_NUM_PHYS];
+};
+
+#endif
diff --git a/target/linux/generic/files/drivers/net/phy/b53/Kconfig b/target/linux/generic/files/drivers/net/phy/b53/Kconfig
new file mode 100644
index 0000000..67e053e
--- /dev/null
+++ b/target/linux/generic/files/drivers/net/phy/b53/Kconfig
@@ -0,0 +1,37 @@
+menuconfig B53
+	tristate "Broadcom bcm53xx managed switch support"
+	depends on SWCONFIG
+	help
+	  This driver adds support for Broadcom managed switch chips. It supports
+	  BCM5325E, BCM5365, BCM539x, BCM53115 and BCM53125 as well as BCM63XX
+	  integrated switches.
+
+config B53_SPI_DRIVER
+	tristate "B53 SPI connected switch driver"
+	depends on B53 && SPI
+	help
+	  Select to enable support for registering switches configured through SPI.
+
+config B53_PHY_DRIVER
+	tristate "B53 MDIO connected switch driver"
+	depends on B53
+	select B53_PHY_FIXUP
+	help
+	  Select to enable support for registering switches configured through MDIO.
+
+config B53_MMAP_DRIVER
+	tristate "B53 MMAP connected switch driver"
+	depends on B53
+	help
+	  Select to enable support for memory-mapped switches like the BCM63XX
+	  integrated switches.
+
+config B53_SRAB_DRIVER
+	tristate "B53 SRAB connected switch driver"
+	depends on B53
+	help
+	  Select to enable support for memory-mapped Switch Register Access
+	  Bridge Registers (SRAB) like it is found on the BCM53010
+
+config B53_PHY_FIXUP
+	bool
diff --git a/target/linux/generic/files/drivers/net/phy/b53/Makefile b/target/linux/generic/files/drivers/net/phy/b53/Makefile
new file mode 100644
index 0000000..7cc39c7
--- /dev/null
+++ b/target/linux/generic/files/drivers/net/phy/b53/Makefile
@@ -0,0 +1,10 @@
+obj-$(CONFIG_B53)		+= b53_common.o
+
+obj-$(CONFIG_B53_PHY_FIXUP)	+= b53_phy_fixup.o
+
+obj-$(CONFIG_B53_MMAP_DRIVER)	+= b53_mmap.o
+obj-$(CONFIG_B53_SRAB_DRIVER)	+= b53_srab.o
+obj-$(CONFIG_B53_PHY_DRIVER)	+= b53_mdio.o
+obj-$(CONFIG_B53_SPI_DRIVER)	+= b53_spi.o
+
+ccflags-y			+= -Werror
diff --git a/target/linux/generic/files/drivers/net/phy/b53/b53_common.c b/target/linux/generic/files/drivers/net/phy/b53/b53_common.c
new file mode 100644
index 0000000..859d8d1
--- /dev/null
+++ b/target/linux/generic/files/drivers/net/phy/b53/b53_common.c
@@ -0,0 +1,1457 @@
+/*
+ * B53 switch driver main logic
+ *
+ * Copyright (C) 2011-2013 Jonas Gorski <jogo@openwrt.org>
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ */
+
+#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
+
+#include <linux/delay.h>
+#include <linux/export.h>
+#include <linux/gpio.h>
+#include <linux/kernel.h>
+#include <linux/module.h>
+#include <linux/switch.h>
+#include <linux/platform_data/b53.h>
+
+#include "b53_regs.h"
+#include "b53_priv.h"
+
+/* buffer size needed for displaying all MIBs with max'd values */
+#define B53_BUF_SIZE	1188
+
+struct b53_mib_desc {
+	u8 size;
+	u8 offset;
+	const char *name;
+};
+
+
+/* BCM5365 MIB counters */
+static const struct b53_mib_desc b53_mibs_65[] = {
+	{ 8, 0x00, "TxOctets" },
+	{ 4, 0x08, "TxDropPkts" },
+	{ 4, 0x10, "TxBroadcastPkts" },
+	{ 4, 0x14, "TxMulticastPkts" },
+	{ 4, 0x18, "TxUnicastPkts" },
+	{ 4, 0x1c, "TxCollisions" },
+	{ 4, 0x20, "TxSingleCollision" },
+	{ 4, 0x24, "TxMultipleCollision" },
+	{ 4, 0x28, "TxDeferredTransmit" },
+	{ 4, 0x2c, "TxLateCollision" },
+	{ 4, 0x30, "TxExcessiveCollision" },
+	{ 4, 0x38, "TxPausePkts" },
+	{ 8, 0x44, "RxOctets" },
+	{ 4, 0x4c, "RxUndersizePkts" },
+	{ 4, 0x50, "RxPausePkts" },
+	{ 4, 0x54, "Pkts64Octets" },
+	{ 4, 0x58, "Pkts65to127Octets" },
+	{ 4, 0x5c, "Pkts128to255Octets" },
+	{ 4, 0x60, "Pkts256to511Octets" },
+	{ 4, 0x64, "Pkts512to1023Octets" },
+	{ 4, 0x68, "Pkts1024to1522Octets" },
+	{ 4, 0x6c, "RxOversizePkts" },
+	{ 4, 0x70, "RxJabbers" },
+	{ 4, 0x74, "RxAlignmentErrors" },
+	{ 4, 0x78, "RxFCSErrors" },
+	{ 8, 0x7c, "RxGoodOctets" },
+	{ 4, 0x84, "RxDropPkts" },
+	{ 4, 0x88, "RxUnicastPkts" },
+	{ 4, 0x8c, "RxMulticastPkts" },
+	{ 4, 0x90, "RxBroadcastPkts" },
+	{ 4, 0x94, "RxSAChanges" },
+	{ 4, 0x98, "RxFragments" },
+	{ },
+};
+
+/* BCM63xx MIB counters */
+static const struct b53_mib_desc b53_mibs_63xx[] = {
+	{ 8, 0x00, "TxOctets" },
+	{ 4, 0x08, "TxDropPkts" },
+	{ 4, 0x0c, "TxQoSPkts" },
+	{ 4, 0x10, "TxBroadcastPkts" },
+	{ 4, 0x14, "TxMulticastPkts" },
+	{ 4, 0x18, "TxUnicastPkts" },
+	{ 4, 0x1c, "TxCollisions" },
+	{ 4, 0x20, "TxSingleCollision" },
+	{ 4, 0x24, "TxMultipleCollision" },
+	{ 4, 0x28, "TxDeferredTransmit" },
+	{ 4, 0x2c, "TxLateCollision" },
+	{ 4, 0x30, "TxExcessiveCollision" },
+	{ 4, 0x38, "TxPausePkts" },
+	{ 8, 0x3c, "TxQoSOctets" },
+	{ 8, 0x44, "RxOctets" },
+	{ 4, 0x4c, "RxUndersizePkts" },
+	{ 4, 0x50, "RxPausePkts" },
+	{ 4, 0x54, "Pkts64Octets" },
+	{ 4, 0x58, "Pkts65to127Octets" },
+	{ 4, 0x5c, "Pkts128to255Octets" },
+	{ 4, 0x60, "Pkts256to511Octets" },
+	{ 4, 0x64, "Pkts512to1023Octets" },
+	{ 4, 0x68, "Pkts1024to1522Octets" },
+	{ 4, 0x6c, "RxOversizePkts" },
+	{ 4, 0x70, "RxJabbers" },
+	{ 4, 0x74, "RxAlignmentErrors" },
+	{ 4, 0x78, "RxFCSErrors" },
+	{ 8, 0x7c, "RxGoodOctets" },
+	{ 4, 0x84, "RxDropPkts" },
+	{ 4, 0x88, "RxUnicastPkts" },
+	{ 4, 0x8c, "RxMulticastPkts" },
+	{ 4, 0x90, "RxBroadcastPkts" },
+	{ 4, 0x94, "RxSAChanges" },
+	{ 4, 0x98, "RxFragments" },
+	{ 4, 0xa0, "RxSymbolErrors" },
+	{ 4, 0xa4, "RxQoSPkts" },
+	{ 8, 0xa8, "RxQoSOctets" },
+	{ 4, 0xb0, "Pkts1523to2047Octets" },
+	{ 4, 0xb4, "Pkts2048to4095Octets" },
+	{ 4, 0xb8, "Pkts4096to8191Octets" },
+	{ 4, 0xbc, "Pkts8192to9728Octets" },
+	{ 4, 0xc0, "RxDiscarded" },
+	{ }
+};
+
+/* MIB counters */
+static const struct b53_mib_desc b53_mibs[] = {
+	{ 8, 0x00, "TxOctets" },
+	{ 4, 0x08, "TxDropPkts" },
+	{ 4, 0x10, "TxBroadcastPkts" },
+	{ 4, 0x14, "TxMulticastPkts" },
+	{ 4, 0x18, "TxUnicastPkts" },
+	{ 4, 0x1c, "TxCollisions" },
+	{ 4, 0x20, "TxSingleCollision" },
+	{ 4, 0x24, "TxMultipleCollision" },
+	{ 4, 0x28, "TxDeferredTransmit" },
+	{ 4, 0x2c, "TxLateCollision" },
+	{ 4, 0x30, "TxExcessiveCollision" },
+	{ 4, 0x38, "TxPausePkts" },
+	{ 8, 0x50, "RxOctets" },
+	{ 4, 0x58, "RxUndersizePkts" },
+	{ 4, 0x5c, "RxPausePkts" },
+	{ 4, 0x60, "Pkts64Octets" },
+	{ 4, 0x64, "Pkts65to127Octets" },
+	{ 4, 0x68, "Pkts128to255Octets" },
+	{ 4, 0x6c, "Pkts256to511Octets" },
+	{ 4, 0x70, "Pkts512to1023Octets" },
+	{ 4, 0x74, "Pkts1024to1522Octets" },
+	{ 4, 0x78, "RxOversizePkts" },
+	{ 4, 0x7c, "RxJabbers" },
+	{ 4, 0x80, "RxAlignmentErrors" },
+	{ 4, 0x84, "RxFCSErrors" },
+	{ 8, 0x88, "RxGoodOctets" },
+	{ 4, 0x90, "RxDropPkts" },
+	{ 4, 0x94, "RxUnicastPkts" },
+	{ 4, 0x98, "RxMulticastPkts" },
+	{ 4, 0x9c, "RxBroadcastPkts" },
+	{ 4, 0xa0, "RxSAChanges" },
+	{ 4, 0xa4, "RxFragments" },
+	{ 4, 0xa8, "RxJumboPkts" },
+	{ 4, 0xac, "RxSymbolErrors" },
+	{ 4, 0xc0, "RxDiscarded" },
+	{ }
+};
+
+static int b53_do_vlan_op(struct b53_device *dev, u8 op)
+{
+	unsigned int i;
+
+	b53_write8(dev, B53_ARLIO_PAGE, dev->vta_regs[0], VTA_START_CMD | op);
+
+	for (i = 0; i < 10; i++) {
+		u8 vta;
+
+		b53_read8(dev, B53_ARLIO_PAGE, dev->vta_regs[0], &vta);
+		if (!(vta & VTA_START_CMD))
+			return 0;
+
+		usleep_range(100, 200);
+	}
+
+	return -EIO;
+}
+
+static void b53_set_vlan_entry(struct b53_device *dev, u16 vid, u16 members,
+			       u16 untag)
+{
+	if (is5325(dev)) {
+		u32 entry = 0;
+
+		if (members) {
+			entry = ((untag & VA_UNTAG_MASK_25) << VA_UNTAG_S_25) |
+				members;
+			if (dev->core_rev >= 3)
+				entry |= VA_VALID_25_R4 | vid << VA_VID_HIGH_S;
+			else
+				entry |= VA_VALID_25;
+		}
+
+		b53_write32(dev, B53_VLAN_PAGE, B53_VLAN_WRITE_25, entry);
+		b53_write16(dev, B53_VLAN_PAGE, B53_VLAN_TABLE_ACCESS_25, vid |
+			    VTA_RW_STATE_WR | VTA_RW_OP_EN);
+	} else if (is5365(dev)) {
+		u16 entry = 0;
+
+		if (members)
+			entry = ((untag & VA_UNTAG_MASK_65) << VA_UNTAG_S_65) |
+				members | VA_VALID_65;
+
+		b53_write16(dev, B53_VLAN_PAGE, B53_VLAN_WRITE_65, entry);
+		b53_write16(dev, B53_VLAN_PAGE, B53_VLAN_TABLE_ACCESS_65, vid |
+			    VTA_RW_STATE_WR | VTA_RW_OP_EN);
+	} else {
+		b53_write16(dev, B53_ARLIO_PAGE, dev->vta_regs[1], vid);
+		b53_write32(dev, B53_ARLIO_PAGE, dev->vta_regs[2],
+			    (untag << VTE_UNTAG_S) | members);
+
+		b53_do_vlan_op(dev, VTA_CMD_WRITE);
+	}
+}
+
+void b53_set_forwarding(struct b53_device *dev, int enable)
+{
+	u8 mgmt;
+
+	b53_read8(dev, B53_CTRL_PAGE, B53_SWITCH_MODE, &mgmt);
+
+	if (enable)
+		mgmt |= SM_SW_FWD_EN;
+	else
+		mgmt &= ~SM_SW_FWD_EN;
+
+	b53_write8(dev, B53_CTRL_PAGE, B53_SWITCH_MODE, mgmt);
+}
+
+static void b53_enable_vlan(struct b53_device *dev, int enable)
+{
+	u8 mgmt, vc0, vc1, vc4 = 0, vc5;
+
+	b53_read8(dev, B53_CTRL_PAGE, B53_SWITCH_MODE, &mgmt);
+	b53_read8(dev, B53_VLAN_PAGE, B53_VLAN_CTRL0, &vc0);
+	b53_read8(dev, B53_VLAN_PAGE, B53_VLAN_CTRL1, &vc1);
+
+	if (is5325(dev) || is5365(dev)) {
+		b53_read8(dev, B53_VLAN_PAGE, B53_VLAN_CTRL4_25, &vc4);
+		b53_read8(dev, B53_VLAN_PAGE, B53_VLAN_CTRL5_25, &vc5);
+	} else if (is63xx(dev)) {
+		b53_read8(dev, B53_VLAN_PAGE, B53_VLAN_CTRL4_63XX, &vc4);
+		b53_read8(dev, B53_VLAN_PAGE, B53_VLAN_CTRL5_63XX, &vc5);
+	} else {
+		b53_read8(dev, B53_VLAN_PAGE, B53_VLAN_CTRL4, &vc4);
+		b53_read8(dev, B53_VLAN_PAGE, B53_VLAN_CTRL5, &vc5);
+	}
+
+	mgmt &= ~SM_SW_FWD_MODE;
+
+	if (enable) {
+		vc0 |= VC0_VLAN_EN | VC0_VID_CHK_EN | VC0_VID_HASH_VID;
+		vc1 |= VC1_RX_MCST_UNTAG_EN | VC1_RX_MCST_FWD_EN;
+		vc4 &= ~VC4_ING_VID_CHECK_MASK;
+		vc4 |= VC4_ING_VID_VIO_DROP << VC4_ING_VID_CHECK_S;
+		vc5 |= VC5_DROP_VTABLE_MISS;
+
+		if (is5325(dev))
+			vc0 &= ~VC0_RESERVED_1;
+
+		if (is5325(dev) || is5365(dev))
+			vc1 |= VC1_RX_MCST_TAG_EN;
+
+		if (!is5325(dev) && !is5365(dev)) {
+			if (dev->allow_vid_4095)
+				vc5 |= VC5_VID_FFF_EN;
+			else
+				vc5 &= ~VC5_VID_FFF_EN;
+		}
+	} else {
+		vc0 &= ~(VC0_VLAN_EN | VC0_VID_CHK_EN | VC0_VID_HASH_VID);
+		vc1 &= ~(VC1_RX_MCST_UNTAG_EN | VC1_RX_MCST_FWD_EN);
+		vc4 &= ~VC4_ING_VID_CHECK_MASK;
+		vc5 &= ~VC5_DROP_VTABLE_MISS;
+
+		if (is5325(dev) || is5365(dev))
+			vc4 |= VC4_ING_VID_VIO_FWD << VC4_ING_VID_CHECK_S;
+		else
+			vc4 |= VC4_ING_VID_VIO_TO_IMP << VC4_ING_VID_CHECK_S;
+
+		if (is5325(dev) || is5365(dev))
+			vc1 &= ~VC1_RX_MCST_TAG_EN;
+
+		if (!is5325(dev) && !is5365(dev))
+			vc5 &= ~VC5_VID_FFF_EN;
+	}
+
+	b53_write8(dev, B53_VLAN_PAGE, B53_VLAN_CTRL0, vc0);
+	b53_write8(dev, B53_VLAN_PAGE, B53_VLAN_CTRL1, vc1);
+
+	if (is5325(dev) || is5365(dev)) {
+		/* enable the high 8 bit vid check on 5325 */
+		if (is5325(dev) && enable)
+			b53_write8(dev, B53_VLAN_PAGE, B53_VLAN_CTRL3,
+				   VC3_HIGH_8BIT_EN);
+		else
+			b53_write8(dev, B53_VLAN_PAGE, B53_VLAN_CTRL3, 0);
+
+		b53_write8(dev, B53_VLAN_PAGE, B53_VLAN_CTRL4_25, vc4);
+		b53_write8(dev, B53_VLAN_PAGE, B53_VLAN_CTRL5_25, vc5);
+	} else if (is63xx(dev)) {
+		b53_write16(dev, B53_VLAN_PAGE, B53_VLAN_CTRL3_63XX, 0);
+		b53_write8(dev, B53_VLAN_PAGE, B53_VLAN_CTRL4_63XX, vc4);
+		b53_write8(dev, B53_VLAN_PAGE, B53_VLAN_CTRL5_63XX, vc5);
+	} else {
+		b53_write16(dev, B53_VLAN_PAGE, B53_VLAN_CTRL3, 0);
+		b53_write8(dev, B53_VLAN_PAGE, B53_VLAN_CTRL4, vc4);
+		b53_write8(dev, B53_VLAN_PAGE, B53_VLAN_CTRL5, vc5);
+	}
+
+	b53_write8(dev, B53_CTRL_PAGE, B53_SWITCH_MODE, mgmt);
+}
+
+static int b53_set_jumbo(struct b53_device *dev, int enable, int allow_10_100)
+{
+	u32 port_mask = 0;
+	u16 max_size = JMS_MIN_SIZE;
+
+	if (is5325(dev) || is5365(dev))
+		return -EINVAL;
+
+	if (enable) {
+		port_mask = dev->enabled_ports;
+		max_size = JMS_MAX_SIZE;
+		if (allow_10_100)
+			port_mask |= JPM_10_100_JUMBO_EN;
+	}
+
+	b53_write32(dev, B53_JUMBO_PAGE, dev->jumbo_pm_reg, port_mask);
+	return b53_write16(dev, B53_JUMBO_PAGE, dev->jumbo_size_reg, max_size);
+}
+
+static int b53_flush_arl(struct b53_device *dev)
+{
+	unsigned int i;
+
+	b53_write8(dev, B53_CTRL_PAGE, B53_FAST_AGE_CTRL,
+		   FAST_AGE_DONE | FAST_AGE_DYNAMIC | FAST_AGE_STATIC);
+
+	for (i = 0; i < 10; i++) {
+		u8 fast_age_ctrl;
+
+		b53_read8(dev, B53_CTRL_PAGE, B53_FAST_AGE_CTRL,
+			  &fast_age_ctrl);
+
+		if (!(fast_age_ctrl & FAST_AGE_DONE))
+			return 0;
+
+		mdelay(1);
+	}
+
+	pr_warn("time out while flushing ARL\n");
+
+	return -EINVAL;
+}
+
+static void b53_enable_ports(struct b53_device *dev)
+{
+	unsigned i;
+
+	b53_for_each_port(dev, i) {
+		u8 port_ctrl;
+		u16 pvlan_mask;
+
+		/*
+		 * prevent leaking packets between wan and lan in unmanaged
+		 * mode through port vlans.
+		 */
+		if (dev->enable_vlan || is_cpu_port(dev, i))
+			pvlan_mask = 0x1ff;
+		else if (is531x5(dev) || is5301x(dev))
+			/* BCM53115 may use a different port as cpu port */
+			pvlan_mask = BIT(dev->sw_dev.cpu_port);
+		else
+			pvlan_mask = BIT(B53_CPU_PORT);
+
+		/* BCM5325 CPU port is at 8 */
+		if ((is5325(dev) || is5365(dev)) && i == B53_CPU_PORT_25)
+			i = B53_CPU_PORT;
+
+		if (dev->chip_id == BCM5398_DEVICE_ID && (i == 6 || i == 7))
+			/* disable unused ports 6 & 7 */
+			port_ctrl = PORT_CTRL_RX_DISABLE | PORT_CTRL_TX_DISABLE;
+		else if (i == B53_CPU_PORT)
+			port_ctrl = PORT_CTRL_RX_BCST_EN |
+				    PORT_CTRL_RX_MCST_EN |
+				    PORT_CTRL_RX_UCST_EN;
+		else
+			port_ctrl = 0;
+
+		b53_write16(dev, B53_PVLAN_PAGE, B53_PVLAN_PORT_MASK(i),
+			    pvlan_mask);
+
+		/* port state is handled by bcm63xx_enet driver */
+		if (!is63xx(dev) && !(is5301x(dev) && i == 6))
+			b53_write8(dev, B53_CTRL_PAGE, B53_PORT_CTRL(i),
+				   port_ctrl);
+	}
+}
+
+static void b53_enable_mib(struct b53_device *dev)
+{
+	u8 gc;
+
+	b53_read8(dev, B53_MGMT_PAGE, B53_GLOBAL_CONFIG, &gc);
+
+	gc &= ~(GC_RESET_MIB | GC_MIB_AC_EN);
+
+	b53_write8(dev, B53_MGMT_PAGE, B53_GLOBAL_CONFIG, gc);
+}
+
+static int b53_apply(struct b53_device *dev)
+{
+	int i;
+
+	/* clear all vlan entries */
+	if (is5325(dev) || is5365(dev)) {
+		for (i = 1; i < dev->sw_dev.vlans; i++)
+			b53_set_vlan_entry(dev, i, 0, 0);
+	} else {
+		b53_do_vlan_op(dev, VTA_CMD_CLEAR);
+	}
+
+	b53_enable_vlan(dev, dev->enable_vlan);
+
+	/* fill VLAN table */
+	if (dev->enable_vlan) {
+		for (i = 0; i < dev->sw_dev.vlans; i++) {
+			struct b53_vlan *vlan = &dev->vlans[i];
+
+			if (!vlan->members)
+				continue;
+
+			b53_set_vlan_entry(dev, i, vlan->members, vlan->untag);
+		}
+
+		b53_for_each_port(dev, i)
+			b53_write16(dev, B53_VLAN_PAGE,
+				    B53_VLAN_PORT_DEF_TAG(i),
+				    dev->ports[i].pvid);
+	} else {
+		b53_for_each_port(dev, i)
+			b53_write16(dev, B53_VLAN_PAGE,
+				    B53_VLAN_PORT_DEF_TAG(i), 1);
+
+	}
+
+	b53_enable_ports(dev);
+
+	if (!is5325(dev) && !is5365(dev))
+		b53_set_jumbo(dev, dev->enable_jumbo, 1);
+
+	return 0;
+}
+
+static void b53_switch_reset_gpio(struct b53_device *dev)
+{
+	int gpio = dev->reset_gpio;
+
+	if (gpio < 0)
+		return;
+
+	/*
+	 * Reset sequence: RESET low(50ms)->high(20ms)
+	 */
+	gpio_set_value(gpio, 0);
+	mdelay(50);
+
+	gpio_set_value(gpio, 1);
+	mdelay(20);
+
+	dev->current_page = 0xff;
+}
+
+static int b53_switch_reset(struct b53_device *dev)
+{
+	u8 cpu_port = dev->sw_dev.cpu_port;
+	u8 mgmt;
+
+	b53_switch_reset_gpio(dev);
+
+	if (is539x(dev)) {
+		b53_write8(dev, B53_CTRL_PAGE, B53_SOFTRESET, 0x83);
+		b53_write8(dev, B53_CTRL_PAGE, B53_SOFTRESET, 0x00);
+	}
+
+	b53_read8(dev, B53_CTRL_PAGE, B53_SWITCH_MODE, &mgmt);
+
+	if (!(mgmt & SM_SW_FWD_EN)) {
+		mgmt &= ~SM_SW_FWD_MODE;
+		mgmt |= SM_SW_FWD_EN;
+
+		b53_write8(dev, B53_CTRL_PAGE, B53_SWITCH_MODE, mgmt);
+		b53_read8(dev, B53_CTRL_PAGE, B53_SWITCH_MODE, &mgmt);
+
+		if (!(mgmt & SM_SW_FWD_EN)) {
+			pr_err("Failed to enable switch!\n");
+			return -EINVAL;
+		}
+	}
+
+	/* enable all ports */
+	b53_enable_ports(dev);
+
+	/* configure MII port if necessary */
+	if (is5325(dev)) {
+		u8 mii_port_override;
+
+		b53_read8(dev, B53_CTRL_PAGE, B53_PORT_OVERRIDE_CTRL,
+			  &mii_port_override);
+		/* reverse mii needs to be enabled */
+		if (!(mii_port_override & PORT_OVERRIDE_RV_MII_25)) {
+			b53_write8(dev, B53_CTRL_PAGE, B53_PORT_OVERRIDE_CTRL,
+				   mii_port_override | PORT_OVERRIDE_RV_MII_25);
+			b53_read8(dev, B53_CTRL_PAGE, B53_PORT_OVERRIDE_CTRL,
+				  &mii_port_override);
+
+			if (!(mii_port_override & PORT_OVERRIDE_RV_MII_25)) {
+				pr_err("Failed to enable reverse MII mode\n");
+				return -EINVAL;
+			}
+		}
+	} else if (is531x5(dev) && cpu_port == B53_CPU_PORT) {
+		u8 mii_port_override;
+
+		b53_read8(dev, B53_CTRL_PAGE, B53_PORT_OVERRIDE_CTRL,
+			  &mii_port_override);
+		b53_write8(dev, B53_CTRL_PAGE, B53_PORT_OVERRIDE_CTRL,
+			   mii_port_override | PORT_OVERRIDE_EN |
+			   PORT_OVERRIDE_LINK);
+	} else if (is5301x(dev)) {
+		if (cpu_port == 8) {
+			u8 mii_port_override;
+
+			b53_read8(dev, B53_CTRL_PAGE, B53_PORT_OVERRIDE_CTRL,
+				  &mii_port_override);
+			mii_port_override |= PORT_OVERRIDE_LINK |
+					     PORT_OVERRIDE_RX_FLOW |
+					     PORT_OVERRIDE_TX_FLOW |
+					     PORT_OVERRIDE_SPEED_2000M |
+					     PORT_OVERRIDE_EN;
+			b53_write8(dev, B53_CTRL_PAGE, B53_PORT_OVERRIDE_CTRL,
+				   mii_port_override);
+
+			/* TODO: Ports 5 & 7 require some extra handling */
+		} else {
+			u8 po_reg = B53_GMII_PORT_OVERRIDE_CTRL(cpu_port);
+			u8 gmii_po;
+
+			b53_read8(dev, B53_CTRL_PAGE, po_reg, &gmii_po);
+			gmii_po |= GMII_PO_LINK |
+				   GMII_PO_RX_FLOW |
+				   GMII_PO_TX_FLOW |
+				   GMII_PO_EN |
+				   GMII_PO_SPEED_2000M;
+			b53_write8(dev, B53_CTRL_PAGE, po_reg, gmii_po);
+		}
+	}
+
+	b53_enable_mib(dev);
+
+	return b53_flush_arl(dev);
+}
+
+/*
+ * Swconfig glue functions
+ */
+
+static int b53_global_get_vlan_enable(struct switch_dev *dev,
+				      const struct switch_attr *attr,
+				      struct switch_val *val)
+{
+	struct b53_device *priv = sw_to_b53(dev);
+
+	val->value.i = priv->enable_vlan;
+
+	return 0;
+}
+
+static int b53_global_set_vlan_enable(struct switch_dev *dev,
+				      const struct switch_attr *attr,
+				      struct switch_val *val)
+{
+	struct b53_device *priv = sw_to_b53(dev);
+
+	priv->enable_vlan = val->value.i;
+
+	return 0;
+}
+
+static int b53_global_get_jumbo_enable(struct switch_dev *dev,
+				       const struct switch_attr *attr,
+				       struct switch_val *val)
+{
+	struct b53_device *priv = sw_to_b53(dev);
+
+	val->value.i = priv->enable_jumbo;
+
+	return 0;
+}
+
+static int b53_global_set_jumbo_enable(struct switch_dev *dev,
+				       const struct switch_attr *attr,
+				       struct switch_val *val)
+{
+	struct b53_device *priv = sw_to_b53(dev);
+
+	priv->enable_jumbo = val->value.i;
+
+	return 0;
+}
+
+static int b53_global_get_4095_enable(struct switch_dev *dev,
+				      const struct switch_attr *attr,
+				      struct switch_val *val)
+{
+	struct b53_device *priv = sw_to_b53(dev);
+
+	val->value.i = priv->allow_vid_4095;
+
+	return 0;
+}
+
+static int b53_global_set_4095_enable(struct switch_dev *dev,
+				      const struct switch_attr *attr,
+				      struct switch_val *val)
+{
+	struct b53_device *priv = sw_to_b53(dev);
+
+	priv->allow_vid_4095 = val->value.i;
+
+	return 0;
+}
+
+static int b53_global_get_ports(struct switch_dev *dev,
+				const struct switch_attr *attr,
+				struct switch_val *val)
+{
+	struct b53_device *priv = sw_to_b53(dev);
+
+	val->len = snprintf(priv->buf, B53_BUF_SIZE, "0x%04x",
+			    priv->enabled_ports);
+	val->value.s = priv->buf;
+
+	return 0;
+}
+
+static int b53_port_get_pvid(struct switch_dev *dev, int port, int *val)
+{
+	struct b53_device *priv = sw_to_b53(dev);
+
+	*val = priv->ports[port].pvid;
+
+	return 0;
+}
+
+static int b53_port_set_pvid(struct switch_dev *dev, int port, int val)
+{
+	struct b53_device *priv = sw_to_b53(dev);
+
+	if (val > 15 && is5325(priv))
+		return -EINVAL;
+	if (val == 4095 && !priv->allow_vid_4095)
+		return -EINVAL;
+
+	priv->ports[port].pvid = val;
+
+	return 0;
+}
+
+static int b53_vlan_get_ports(struct switch_dev *dev, struct switch_val *val)
+{
+	struct b53_device *priv = sw_to_b53(dev);
+	struct switch_port *port = &val->value.ports[0];
+	struct b53_vlan *vlan = &priv->vlans[val->port_vlan];
+	int i;
+
+	val->len = 0;
+
+	if (!vlan->members)
+		return 0;
+
+	for (i = 0; i < dev->ports; i++) {
+		if (!(vlan->members & BIT(i)))
+			continue;
+
+
+		if (!(vlan->untag & BIT(i)))
+			port->flags = BIT(SWITCH_PORT_FLAG_TAGGED);
+		else
+			port->flags = 0;
+
+		port->id = i;
+		val->len++;
+		port++;
+	}
+
+	return 0;
+}
+
+static int b53_vlan_set_ports(struct switch_dev *dev, struct switch_val *val)
+{
+	struct b53_device *priv = sw_to_b53(dev);
+	struct switch_port *port;
+	struct b53_vlan *vlan = &priv->vlans[val->port_vlan];
+	int i;
+
+	/* only BCM5325 and BCM5365 supports VID 0 */
+	if (val->port_vlan == 0 && !is5325(priv) && !is5365(priv))
+		return -EINVAL;
+
+	/* VLAN 4095 needs special handling */
+	if (val->port_vlan == 4095 && !priv->allow_vid_4095)
+		return -EINVAL;
+
+	port = &val->value.ports[0];
+	vlan->members = 0;
+	vlan->untag = 0;
+	for (i = 0; i < val->len; i++, port++) {
+		vlan->members |= BIT(port->id);
+
+		if (!(port->flags & BIT(SWITCH_PORT_FLAG_TAGGED))) {
+			vlan->untag |= BIT(port->id);
+			priv->ports[port->id].pvid = val->port_vlan;
+		};
+	}
+
+	/* ignore disabled ports */
+	vlan->members &= priv->enabled_ports;
+	vlan->untag &= priv->enabled_ports;
+
+	return 0;
+}
+
+static int b53_port_get_link(struct switch_dev *dev, int port,
+			     struct switch_port_link *link)
+{
+	struct b53_device *priv = sw_to_b53(dev);
+
+	if (is_cpu_port(priv, port)) {
+		link->link = 1;
+		link->duplex = 1;
+		link->speed = is5325(priv) || is5365(priv) ?
+				SWITCH_PORT_SPEED_100 : SWITCH_PORT_SPEED_1000;
+		link->aneg = 0;
+	} else if (priv->enabled_ports & BIT(port)) {
+		u32 speed;
+		u16 lnk, duplex;
+
+		b53_read16(priv, B53_STAT_PAGE, B53_LINK_STAT, &lnk);
+		b53_read16(priv, B53_STAT_PAGE, priv->duplex_reg, &duplex);
+
+		lnk = (lnk >> port) & 1;
+		duplex = (duplex >> port) & 1;
+
+		if (is5325(priv) || is5365(priv)) {
+			u16 tmp;
+
+			b53_read16(priv, B53_STAT_PAGE, B53_SPEED_STAT, &tmp);
+			speed = SPEED_PORT_FE(tmp, port);
+		} else {
+			b53_read32(priv, B53_STAT_PAGE, B53_SPEED_STAT, &speed);
+			speed = SPEED_PORT_GE(speed, port);
+		}
+
+		link->link = lnk;
+		if (lnk) {
+			link->duplex = duplex;
+			switch (speed) {
+			case SPEED_STAT_10M:
+				link->speed = SWITCH_PORT_SPEED_10;
+				break;
+			case SPEED_STAT_100M:
+				link->speed = SWITCH_PORT_SPEED_100;
+				break;
+			case SPEED_STAT_1000M:
+				link->speed = SWITCH_PORT_SPEED_1000;
+				break;
+			}
+		}
+
+		link->aneg = 1;
+	} else {
+		link->link = 0;
+	}
+
+	return 0;
+
+}
+
+static int b53_global_reset_switch(struct switch_dev *dev)
+{
+	struct b53_device *priv = sw_to_b53(dev);
+
+	/* reset vlans */
+	priv->enable_vlan = 0;
+	priv->enable_jumbo = 0;
+	priv->allow_vid_4095 = 0;
+
+	memset(priv->vlans, 0, sizeof(*priv->vlans) * dev->vlans);
+	memset(priv->ports, 0, sizeof(*priv->ports) * dev->ports);
+
+	return b53_switch_reset(priv);
+}
+
+static int b53_global_apply_config(struct switch_dev *dev)
+{
+	struct b53_device *priv = sw_to_b53(dev);
+
+	/* disable switching */
+	b53_set_forwarding(priv, 0);
+
+	b53_apply(priv);
+
+	/* enable switching */
+	b53_set_forwarding(priv, 1);
+
+	return 0;
+}
+
+
+static int b53_global_reset_mib(struct switch_dev *dev,
+				const struct switch_attr *attr,
+				struct switch_val *val)
+{
+	struct b53_device *priv = sw_to_b53(dev);
+	u8 gc;
+
+	b53_read8(priv, B53_MGMT_PAGE, B53_GLOBAL_CONFIG, &gc);
+
+	b53_write8(priv, B53_MGMT_PAGE, B53_GLOBAL_CONFIG, gc | GC_RESET_MIB);
+	mdelay(1);
+	b53_write8(priv, B53_MGMT_PAGE, B53_GLOBAL_CONFIG, gc & ~GC_RESET_MIB);
+	mdelay(1);
+
+	return 0;
+}
+
+static int b53_port_get_mib(struct switch_dev *sw_dev,
+			    const struct switch_attr *attr,
+			    struct switch_val *val)
+{
+	struct b53_device *dev = sw_to_b53(sw_dev);
+	const struct b53_mib_desc *mibs;
+	int port = val->port_vlan;
+	int len = 0;
+
+	if (!(BIT(port) & dev->enabled_ports))
+		return -1;
+
+	if (is5365(dev)) {
+		if (port == 5)
+			port = 8;
+
+		mibs = b53_mibs_65;
+	} else if (is63xx(dev)) {
+		mibs = b53_mibs_63xx;
+	} else {
+		mibs = b53_mibs;
+	}
+
+	dev->buf[0] = 0;
+
+	for (; mibs->size > 0; mibs++) {
+		u64 val;
+
+		if (mibs->size == 8) {
+			b53_read64(dev, B53_MIB_PAGE(port), mibs->offset, &val);
+		} else {
+			u32 val32;
+
+			b53_read32(dev, B53_MIB_PAGE(port), mibs->offset,
+				   &val32);
+			val = val32;
+		}
+
+		len += snprintf(dev->buf + len, B53_BUF_SIZE - len,
+				"%-20s: %llu\n", mibs->name, val);
+	}
+
+	val->len = len;
+	val->value.s = dev->buf;
+
+	return 0;
+}
+
+static struct switch_attr b53_global_ops_25[] = {
+	{
+		.type = SWITCH_TYPE_INT,
+		.name = "enable_vlan",
+		.description = "Enable VLAN mode",
+		.set = b53_global_set_vlan_enable,
+		.get = b53_global_get_vlan_enable,
+		.max = 1,
+	},
+	{
+		.type = SWITCH_TYPE_STRING,
+		.name = "ports",
+		.description = "Available ports (as bitmask)",
+		.get = b53_global_get_ports,
+	},
+};
+
+static struct switch_attr b53_global_ops_65[] = {
+	{
+		.type = SWITCH_TYPE_INT,
+		.name = "enable_vlan",
+		.description = "Enable VLAN mode",
+		.set = b53_global_set_vlan_enable,
+		.get = b53_global_get_vlan_enable,
+		.max = 1,
+	},
+	{
+		.type = SWITCH_TYPE_STRING,
+		.name = "ports",
+		.description = "Available ports (as bitmask)",
+		.get = b53_global_get_ports,
+	},
+	{
+		.type = SWITCH_TYPE_INT,
+		.name = "reset_mib",
+		.description = "Reset MIB counters",
+		.set = b53_global_reset_mib,
+	},
+};
+
+static struct switch_attr b53_global_ops[] = {
+	{
+		.type = SWITCH_TYPE_INT,
+		.name = "enable_vlan",
+		.description = "Enable VLAN mode",
+		.set = b53_global_set_vlan_enable,
+		.get = b53_global_get_vlan_enable,
+		.max = 1,
+	},
+	{
+		.type = SWITCH_TYPE_STRING,
+		.name = "ports",
+		.description = "Available Ports (as bitmask)",
+		.get = b53_global_get_ports,
+	},
+	{
+		.type = SWITCH_TYPE_INT,
+		.name = "reset_mib",
+		.description = "Reset MIB counters",
+		.set = b53_global_reset_mib,
+	},
+	{
+		.type = SWITCH_TYPE_INT,
+		.name = "enable_jumbo",
+		.description = "Enable Jumbo Frames",
+		.set = b53_global_set_jumbo_enable,
+		.get = b53_global_get_jumbo_enable,
+		.max = 1,
+	},
+	{
+		.type = SWITCH_TYPE_INT,
+		.name = "allow_vid_4095",
+		.description = "Allow VID 4095",
+		.set = b53_global_set_4095_enable,
+		.get = b53_global_get_4095_enable,
+		.max = 1,
+	},
+};
+
+static struct switch_attr b53_port_ops[] = {
+	{
+		.type = SWITCH_TYPE_STRING,
+		.name = "mib",
+		.description = "Get port's MIB counters",
+		.get = b53_port_get_mib,
+	},
+};
+
+static struct switch_attr b53_no_ops[] = {
+};
+
+static const struct switch_dev_ops b53_switch_ops_25 = {
+	.attr_global = {
+		.attr = b53_global_ops_25,
+		.n_attr = ARRAY_SIZE(b53_global_ops_25),
+	},
+	.attr_port = {
+		.attr = b53_no_ops,
+		.n_attr = ARRAY_SIZE(b53_no_ops),
+	},
+	.attr_vlan = {
+		.attr = b53_no_ops,
+		.n_attr = ARRAY_SIZE(b53_no_ops),
+	},
+
+	.get_vlan_ports = b53_vlan_get_ports,
+	.set_vlan_ports = b53_vlan_set_ports,
+	.get_port_pvid = b53_port_get_pvid,
+	.set_port_pvid = b53_port_set_pvid,
+	.apply_config = b53_global_apply_config,
+	.reset_switch = b53_global_reset_switch,
+	.get_port_link = b53_port_get_link,
+};
+
+static const struct switch_dev_ops b53_switch_ops_65 = {
+	.attr_global = {
+		.attr = b53_global_ops_65,
+		.n_attr = ARRAY_SIZE(b53_global_ops_65),
+	},
+	.attr_port = {
+		.attr = b53_port_ops,
+		.n_attr = ARRAY_SIZE(b53_port_ops),
+	},
+	.attr_vlan = {
+		.attr = b53_no_ops,
+		.n_attr = ARRAY_SIZE(b53_no_ops),
+	},
+
+	.get_vlan_ports = b53_vlan_get_ports,
+	.set_vlan_ports = b53_vlan_set_ports,
+	.get_port_pvid = b53_port_get_pvid,
+	.set_port_pvid = b53_port_set_pvid,
+	.apply_config = b53_global_apply_config,
+	.reset_switch = b53_global_reset_switch,
+	.get_port_link = b53_port_get_link,
+};
+
+static const struct switch_dev_ops b53_switch_ops = {
+	.attr_global = {
+		.attr = b53_global_ops,
+		.n_attr = ARRAY_SIZE(b53_global_ops),
+	},
+	.attr_port = {
+		.attr = b53_port_ops,
+		.n_attr = ARRAY_SIZE(b53_port_ops),
+	},
+	.attr_vlan = {
+		.attr = b53_no_ops,
+		.n_attr = ARRAY_SIZE(b53_no_ops),
+	},
+
+	.get_vlan_ports = b53_vlan_get_ports,
+	.set_vlan_ports = b53_vlan_set_ports,
+	.get_port_pvid = b53_port_get_pvid,
+	.set_port_pvid = b53_port_set_pvid,
+	.apply_config = b53_global_apply_config,
+	.reset_switch = b53_global_reset_switch,
+	.get_port_link = b53_port_get_link,
+};
+
+struct b53_chip_data {
+	u32 chip_id;
+	const char *dev_name;
+	const char *alias;
+	u16 vlans;
+	u16 enabled_ports;
+	u8 cpu_port;
+	u8 vta_regs[3];
+	u8 duplex_reg;
+	u8 jumbo_pm_reg;
+	u8 jumbo_size_reg;
+	const struct switch_dev_ops *sw_ops;
+};
+
+#define B53_VTA_REGS	\
+	{ B53_VT_ACCESS, B53_VT_INDEX, B53_VT_ENTRY }
+#define B53_VTA_REGS_9798 \
+	{ B53_VT_ACCESS_9798, B53_VT_INDEX_9798, B53_VT_ENTRY_9798 }
+#define B53_VTA_REGS_63XX \
+	{ B53_VT_ACCESS_63XX, B53_VT_INDEX_63XX, B53_VT_ENTRY_63XX }
+
+static const struct b53_chip_data b53_switch_chips[] = {
+	{
+		.chip_id = BCM5325_DEVICE_ID,
+		.dev_name = "BCM5325",
+		.alias = "bcm5325",
+		.vlans = 16,
+		.enabled_ports = 0x1f,
+		.cpu_port = B53_CPU_PORT_25,
+		.duplex_reg = B53_DUPLEX_STAT_FE,
+		.sw_ops = &b53_switch_ops_25,
+	},
+	{
+		.chip_id = BCM5365_DEVICE_ID,
+		.dev_name = "BCM5365",
+		.alias = "bcm5365",
+		.vlans = 256,
+		.enabled_ports = 0x1f,
+		.cpu_port = B53_CPU_PORT_25,
+		.duplex_reg = B53_DUPLEX_STAT_FE,
+		.sw_ops = &b53_switch_ops_65,
+	},
+	{
+		.chip_id = BCM5395_DEVICE_ID,
+		.dev_name = "BCM5395",
+		.alias = "bcm5395",
+		.vlans = 4096,
+		.enabled_ports = 0x1f,
+		.cpu_port = B53_CPU_PORT,
+		.vta_regs = B53_VTA_REGS,
+		.duplex_reg = B53_DUPLEX_STAT_GE,
+		.jumbo_pm_reg = B53_JUMBO_PORT_MASK,
+		.jumbo_size_reg = B53_JUMBO_MAX_SIZE,
+		.sw_ops = &b53_switch_ops,
+	},
+	{
+		.chip_id = BCM5397_DEVICE_ID,
+		.dev_name = "BCM5397",
+		.alias = "bcm5397",
+		.vlans = 4096,
+		.enabled_ports = 0x1f,
+		.cpu_port = B53_CPU_PORT,
+		.vta_regs = B53_VTA_REGS_9798,
+		.duplex_reg = B53_DUPLEX_STAT_GE,
+		.jumbo_pm_reg = B53_JUMBO_PORT_MASK,
+		.jumbo_size_reg = B53_JUMBO_MAX_SIZE,
+		.sw_ops = &b53_switch_ops,
+	},
+	{
+		.chip_id = BCM5398_DEVICE_ID,
+		.dev_name = "BCM5398",
+		.alias = "bcm5398",
+		.vlans = 4096,
+		.enabled_ports = 0x7f,
+		.cpu_port = B53_CPU_PORT,
+		.vta_regs = B53_VTA_REGS_9798,
+		.duplex_reg = B53_DUPLEX_STAT_GE,
+		.jumbo_pm_reg = B53_JUMBO_PORT_MASK,
+		.jumbo_size_reg = B53_JUMBO_MAX_SIZE,
+		.sw_ops = &b53_switch_ops,
+	},
+	{
+		.chip_id = BCM53115_DEVICE_ID,
+		.dev_name = "BCM53115",
+		.alias = "bcm53115",
+		.vlans = 4096,
+		.enabled_ports = 0x1f,
+		.vta_regs = B53_VTA_REGS,
+		.cpu_port = B53_CPU_PORT,
+		.duplex_reg = B53_DUPLEX_STAT_GE,
+		.jumbo_pm_reg = B53_JUMBO_PORT_MASK,
+		.jumbo_size_reg = B53_JUMBO_MAX_SIZE,
+		.sw_ops = &b53_switch_ops,
+	},
+	{
+		.chip_id = BCM53125_DEVICE_ID,
+		.dev_name = "BCM53125",
+		.alias = "bcm53125",
+		.vlans = 4096,
+		.enabled_ports = 0x1f,
+		.cpu_port = B53_CPU_PORT,
+		.vta_regs = B53_VTA_REGS,
+		.duplex_reg = B53_DUPLEX_STAT_GE,
+		.jumbo_pm_reg = B53_JUMBO_PORT_MASK,
+		.jumbo_size_reg = B53_JUMBO_MAX_SIZE,
+		.sw_ops = &b53_switch_ops,
+	},
+	{
+		.chip_id = BCM53128_DEVICE_ID,
+		.dev_name = "BCM53128",
+		.alias = "bcm53128",
+		.vlans = 4096,
+		.enabled_ports = 0x1ff,
+		.cpu_port = B53_CPU_PORT,
+		.vta_regs = B53_VTA_REGS,
+		.duplex_reg = B53_DUPLEX_STAT_GE,
+		.jumbo_pm_reg = B53_JUMBO_PORT_MASK,
+		.jumbo_size_reg = B53_JUMBO_MAX_SIZE,
+		.sw_ops = &b53_switch_ops,
+	},
+	{
+		.chip_id = BCM63XX_DEVICE_ID,
+		.dev_name = "BCM63xx",
+		.alias = "bcm63xx",
+		.vlans = 4096,
+		.enabled_ports = 0, /* pdata must provide them */
+		.cpu_port = B53_CPU_PORT,
+		.vta_regs = B53_VTA_REGS_63XX,
+		.duplex_reg = B53_DUPLEX_STAT_63XX,
+		.jumbo_pm_reg = B53_JUMBO_PORT_MASK_63XX,
+		.jumbo_size_reg = B53_JUMBO_MAX_SIZE_63XX,
+		.sw_ops = &b53_switch_ops,
+	},
+	{
+		.chip_id = BCM53010_DEVICE_ID,
+		.dev_name = "BCM53010",
+		.alias = "bcm53011",
+		.vlans = 4096,
+		.enabled_ports = 0x1f,
+		.cpu_port = B53_CPU_PORT_25, /* TODO: auto detect */
+		.vta_regs = B53_VTA_REGS,
+		.duplex_reg = B53_DUPLEX_STAT_GE,
+		.jumbo_pm_reg = B53_JUMBO_PORT_MASK,
+		.jumbo_size_reg = B53_JUMBO_MAX_SIZE,
+		.sw_ops = &b53_switch_ops,
+	},
+	{
+		.chip_id = BCM53011_DEVICE_ID,
+		.dev_name = "BCM53011",
+		.alias = "bcm53011",
+		.vlans = 4096,
+		.enabled_ports = 0x1bf,
+		.cpu_port = B53_CPU_PORT_25, /* TODO: auto detect */
+		.vta_regs = B53_VTA_REGS,
+		.duplex_reg = B53_DUPLEX_STAT_GE,
+		.jumbo_pm_reg = B53_JUMBO_PORT_MASK,
+		.jumbo_size_reg = B53_JUMBO_MAX_SIZE,
+		.sw_ops = &b53_switch_ops,
+	},
+	{
+		.chip_id = BCM53012_DEVICE_ID,
+		.dev_name = "BCM53012",
+		.alias = "bcm53011",
+		.vlans = 4096,
+		.enabled_ports = 0x1bf,
+		.cpu_port = B53_CPU_PORT_25, /* TODO: auto detect */
+		.vta_regs = B53_VTA_REGS,
+		.duplex_reg = B53_DUPLEX_STAT_GE,
+		.jumbo_pm_reg = B53_JUMBO_PORT_MASK,
+		.jumbo_size_reg = B53_JUMBO_MAX_SIZE,
+		.sw_ops = &b53_switch_ops,
+	},
+	{
+		.chip_id = BCM53018_DEVICE_ID,
+		.dev_name = "BCM53018",
+		.alias = "bcm53018",
+		.vlans = 4096,
+		.enabled_ports = 0x1f,
+		.cpu_port = B53_CPU_PORT_25, /* TODO: auto detect */
+		.vta_regs = B53_VTA_REGS,
+		.duplex_reg = B53_DUPLEX_STAT_GE,
+		.jumbo_pm_reg = B53_JUMBO_PORT_MASK,
+		.jumbo_size_reg = B53_JUMBO_MAX_SIZE,
+		.sw_ops = &b53_switch_ops,
+	},
+	{
+		.chip_id = BCM53019_DEVICE_ID,
+		.dev_name = "BCM53019",
+		.alias = "bcm53019",
+		.vlans = 4096,
+		.enabled_ports = 0x1f,
+		.cpu_port = B53_CPU_PORT_25, /* TODO: auto detect */
+		.vta_regs = B53_VTA_REGS,
+		.duplex_reg = B53_DUPLEX_STAT_GE,
+		.jumbo_pm_reg = B53_JUMBO_PORT_MASK,
+		.jumbo_size_reg = B53_JUMBO_MAX_SIZE,
+		.sw_ops = &b53_switch_ops,
+	},
+};
+
+static int b53_switch_init(struct b53_device *dev)
+{
+	struct switch_dev *sw_dev = &dev->sw_dev;
+	unsigned i;
+	int ret;
+
+	for (i = 0; i < ARRAY_SIZE(b53_switch_chips); i++) {
+		const struct b53_chip_data *chip = &b53_switch_chips[i];
+
+		if (chip->chip_id == dev->chip_id) {
+			sw_dev->name = chip->dev_name;
+			if (!sw_dev->alias)
+				sw_dev->alias = chip->alias;
+			if (!dev->enabled_ports)
+				dev->enabled_ports = chip->enabled_ports;
+			dev->duplex_reg = chip->duplex_reg;
+			dev->vta_regs[0] = chip->vta_regs[0];
+			dev->vta_regs[1] = chip->vta_regs[1];
+			dev->vta_regs[2] = chip->vta_regs[2];
+			dev->jumbo_pm_reg = chip->jumbo_pm_reg;
+			sw_dev->ops = chip->sw_ops;
+			sw_dev->cpu_port = chip->cpu_port;
+			sw_dev->vlans = chip->vlans;
+			break;
+		}
+	}
+
+	if (!sw_dev->name)
+		return -EINVAL;
+
+	/* check which BCM5325x version we have */
+	if (is5325(dev)) {
+		u8 vc4;
+
+		b53_read8(dev, B53_VLAN_PAGE, B53_VLAN_CTRL4_25, &vc4);
+
+		/* check reserved bits */
+		switch (vc4 & 3) {
+		case 1:
+			/* BCM5325E */
+			break;
+		case 3:
+			/* BCM5325F - do not use port 4 */
+			dev->enabled_ports &= ~BIT(4);
+			break;
+		default:
+/* On the BCM47XX SoCs this is the supported internal switch.*/
+#ifndef CONFIG_BCM47XX
+			/* BCM5325M */
+			return -EINVAL;
+#else
+			break;
+#endif
+		}
+	} else if (dev->chip_id == BCM53115_DEVICE_ID) {
+		u64 strap_value;
+
+		b53_read48(dev, B53_STAT_PAGE, B53_STRAP_VALUE, &strap_value);
+		/* use second IMP port if GMII is enabled */
+		if (strap_value & SV_GMII_CTRL_115)
+			sw_dev->cpu_port = 5;
+	}
+
+	/* cpu port is always last */
+	sw_dev->ports = sw_dev->cpu_port + 1;
+	dev->enabled_ports |= BIT(sw_dev->cpu_port);
+
+	dev->ports = devm_kzalloc(dev->dev,
+				  sizeof(struct b53_port) * sw_dev->ports,
+				  GFP_KERNEL);
+	if (!dev->ports)
+		return -ENOMEM;
+
+	dev->vlans = devm_kzalloc(dev->dev,
+				  sizeof(struct b53_vlan) * sw_dev->vlans,
+				  GFP_KERNEL);
+	if (!dev->vlans)
+		return -ENOMEM;
+
+	dev->buf = devm_kzalloc(dev->dev, B53_BUF_SIZE, GFP_KERNEL);
+	if (!dev->buf)
+		return -ENOMEM;
+
+	dev->reset_gpio = b53_switch_get_reset_gpio(dev);
+	if (dev->reset_gpio >= 0) {
+		ret = devm_gpio_request_one(dev->dev, dev->reset_gpio,
+					    GPIOF_OUT_INIT_HIGH, "robo_reset");
+		if (ret)
+			return ret;
+	}
+
+	return b53_switch_reset(dev);
+}
+
+struct b53_device *b53_switch_alloc(struct device *base, struct b53_io_ops *ops,
+				    void *priv)
+{
+	struct b53_device *dev;
+
+	dev = devm_kzalloc(base, sizeof(*dev), GFP_KERNEL);
+	if (!dev)
+		return NULL;
+
+	dev->dev = base;
+	dev->ops = ops;
+	dev->priv = priv;
+	mutex_init(&dev->reg_mutex);
+
+	return dev;
+}
+EXPORT_SYMBOL(b53_switch_alloc);
+
+int b53_switch_detect(struct b53_device *dev)
+{
+	u32 id32;
+	u16 tmp;
+	u8 id8;
+	int ret;
+
+	ret = b53_read8(dev, B53_MGMT_PAGE, B53_DEVICE_ID, &id8);
+	if (ret)
+		return ret;
+
+	switch (id8) {
+	case 0:
+		/*
+		 * BCM5325 and BCM5365 do not have this register so reads
+		 * return 0. But the read operation did succeed, so assume
+		 * this is one of them.
+		 *
+		 * Next check if we can write to the 5325's VTA register; for
+		 * 5365 it is read only.
+		 */
+
+		b53_write16(dev, B53_VLAN_PAGE, B53_VLAN_TABLE_ACCESS_25, 0xf);
+		b53_read16(dev, B53_VLAN_PAGE, B53_VLAN_TABLE_ACCESS_25, &tmp);
+
+		if (tmp == 0xf)
+			dev->chip_id = BCM5325_DEVICE_ID;
+		else
+			dev->chip_id = BCM5365_DEVICE_ID;
+		break;
+	case BCM5395_DEVICE_ID:
+	case BCM5397_DEVICE_ID:
+	case BCM5398_DEVICE_ID:
+		dev->chip_id = id8;
+		break;
+	default:
+		ret = b53_read32(dev, B53_MGMT_PAGE, B53_DEVICE_ID, &id32);
+		if (ret)
+			return ret;
+
+		switch (id32) {
+		case BCM53115_DEVICE_ID:
+		case BCM53125_DEVICE_ID:
+		case BCM53128_DEVICE_ID:
+		case BCM53010_DEVICE_ID:
+		case BCM53011_DEVICE_ID:
+		case BCM53012_DEVICE_ID:
+		case BCM53018_DEVICE_ID:
+		case BCM53019_DEVICE_ID:
+			dev->chip_id = id32;
+			break;
+		default:
+			pr_err("unsupported switch detected (BCM53%02x/BCM%x)\n",
+			       id8, id32);
+			return -ENODEV;
+		}
+	}
+
+	if (dev->chip_id == BCM5325_DEVICE_ID)
+		return b53_read8(dev, B53_STAT_PAGE, B53_REV_ID_25,
+				 &dev->core_rev);
+	else
+		return b53_read8(dev, B53_MGMT_PAGE, B53_REV_ID,
+				 &dev->core_rev);
+}
+EXPORT_SYMBOL(b53_switch_detect);
+
+int b53_switch_register(struct b53_device *dev)
+{
+	int ret;
+
+	if (dev->pdata) {
+		dev->chip_id = dev->pdata->chip_id;
+		dev->enabled_ports = dev->pdata->enabled_ports;
+		dev->sw_dev.alias = dev->pdata->alias;
+	}
+
+	if (!dev->chip_id && b53_switch_detect(dev))
+		return -EINVAL;
+
+	ret = b53_switch_init(dev);
+	if (ret)
+		return ret;
+
+	pr_info("found switch: %s, rev %i\n", dev->sw_dev.name, dev->core_rev);
+
+	return register_switch(&dev->sw_dev, NULL);
+}
+EXPORT_SYMBOL(b53_switch_register);
+
+MODULE_AUTHOR("Jonas Gorski <jogo@openwrt.org>");
+MODULE_DESCRIPTION("B53 switch library");
+MODULE_LICENSE("Dual BSD/GPL");
diff --git a/target/linux/generic/files/drivers/net/phy/b53/b53_mdio.c b/target/linux/generic/files/drivers/net/phy/b53/b53_mdio.c
new file mode 100644
index 0000000..3c25f0e
--- /dev/null
+++ b/target/linux/generic/files/drivers/net/phy/b53/b53_mdio.c
@@ -0,0 +1,425 @@
+/*
+ * B53 register access through MII registers
+ *
+ * Copyright (C) 2011-2013 Jonas Gorski <jogo@openwrt.org>
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ */
+
+#include <linux/kernel.h>
+#include <linux/phy.h>
+#include <linux/module.h>
+
+#include "b53_priv.h"
+
+#define B53_PSEUDO_PHY	0x1e /* Register Access Pseudo PHY */
+
+/* MII registers */
+#define REG_MII_PAGE    0x10    /* MII Page register */
+#define REG_MII_ADDR    0x11    /* MII Address register */
+#define REG_MII_DATA0   0x18    /* MII Data register 0 */
+#define REG_MII_DATA1   0x19    /* MII Data register 1 */
+#define REG_MII_DATA2   0x1a    /* MII Data register 2 */
+#define REG_MII_DATA3   0x1b    /* MII Data register 3 */
+
+#define REG_MII_PAGE_ENABLE     BIT(0)
+#define REG_MII_ADDR_WRITE      BIT(0)
+#define REG_MII_ADDR_READ       BIT(1)
+
+static int b53_mdio_op(struct b53_device *dev, u8 page, u8 reg, u16 op)
+{
+	int i;
+	u16 v;
+	int ret;
+	struct mii_bus *bus = dev->priv;
+
+	if (dev->current_page != page) {
+		/* set page number */
+		v = (page << 8) | REG_MII_PAGE_ENABLE;
+		ret = mdiobus_write(bus, B53_PSEUDO_PHY, REG_MII_PAGE, v);
+		if (ret)
+			return ret;
+		dev->current_page = page;
+	}
+
+	/* set register address */
+	v = (reg << 8) | op;
+	ret = mdiobus_write(bus, B53_PSEUDO_PHY, REG_MII_ADDR, v);
+	if (ret)
+		return ret;
+
+	/* check if operation completed */
+	for (i = 0; i < 5; ++i) {
+		v = mdiobus_read(bus, B53_PSEUDO_PHY, REG_MII_ADDR);
+		if (!(v & (REG_MII_ADDR_WRITE | REG_MII_ADDR_READ)))
+			break;
+		usleep_range(10, 100);
+	}
+
+	if (WARN_ON(i == 5))
+		return -EIO;
+
+	return 0;
+}
+
+static int b53_mdio_read8(struct b53_device *dev, u8 page, u8 reg, u8 *val)
+{
+	struct mii_bus *bus = dev->priv;
+	int ret;
+
+	ret = b53_mdio_op(dev, page, reg, REG_MII_ADDR_READ);
+	if (ret)
+		return ret;
+
+	*val = mdiobus_read(bus, B53_PSEUDO_PHY, REG_MII_DATA0) & 0xff;
+
+	return 0;
+}
+
+static int b53_mdio_read16(struct b53_device *dev, u8 page, u8 reg, u16 *val)
+{
+	struct mii_bus *bus = dev->priv;
+	int ret;
+
+	ret = b53_mdio_op(dev, page, reg, REG_MII_ADDR_READ);
+	if (ret)
+		return ret;
+
+	*val = mdiobus_read(bus, B53_PSEUDO_PHY, REG_MII_DATA0);
+
+	return 0;
+}
+
+static int b53_mdio_read32(struct b53_device *dev, u8 page, u8 reg, u32 *val)
+{
+	struct mii_bus *bus = dev->priv;
+	int ret;
+
+	ret = b53_mdio_op(dev, page, reg, REG_MII_ADDR_READ);
+	if (ret)
+		return ret;
+
+	*val = mdiobus_read(bus, B53_PSEUDO_PHY, REG_MII_DATA0);
+	*val |= mdiobus_read(bus, B53_PSEUDO_PHY, REG_MII_DATA1) << 16;
+
+	return 0;
+}
+
+static int b53_mdio_read48(struct b53_device *dev, u8 page, u8 reg, u64 *val)
+{
+	struct mii_bus *bus = dev->priv;
+	u64 temp = 0;
+	int i;
+	int ret;
+
+	ret = b53_mdio_op(dev, page, reg, REG_MII_ADDR_READ);
+	if (ret)
+		return ret;
+
+	for (i = 2; i >= 0; i--) {
+		temp <<= 16;
+		temp |= mdiobus_read(bus, B53_PSEUDO_PHY, REG_MII_DATA0 + i);
+	}
+
+	*val = temp;
+
+	return 0;
+}
+
+static int b53_mdio_read64(struct b53_device *dev, u8 page, u8 reg, u64 *val)
+{
+	struct mii_bus *bus = dev->priv;
+	u64 temp = 0;
+	int i;
+	int ret;
+
+	ret = b53_mdio_op(dev, page, reg, REG_MII_ADDR_READ);
+	if (ret)
+		return ret;
+
+	for (i = 3; i >= 0; i--) {
+		temp <<= 16;
+		temp |= mdiobus_read(bus, B53_PSEUDO_PHY, REG_MII_DATA0 + i);
+	}
+
+	*val = temp;
+
+	return 0;
+}
+
+static int b53_mdio_write8(struct b53_device *dev, u8 page, u8 reg, u8 value)
+{
+	struct mii_bus *bus = dev->priv;
+	int ret;
+
+	ret = mdiobus_write(bus, B53_PSEUDO_PHY, REG_MII_DATA0, value);
+	if (ret)
+		return ret;
+
+	return b53_mdio_op(dev, page, reg, REG_MII_ADDR_WRITE);
+}
+
+static int b53_mdio_write16(struct b53_device *dev, u8 page, u8 reg,
+			     u16 value)
+{
+	struct mii_bus *bus = dev->priv;
+	int ret;
+
+	ret = mdiobus_write(bus, B53_PSEUDO_PHY, REG_MII_DATA0, value);
+	if (ret)
+		return ret;
+
+	return b53_mdio_op(dev, page, reg, REG_MII_ADDR_WRITE);
+}
+
+static int b53_mdio_write32(struct b53_device *dev, u8 page, u8 reg,
+				    u32 value)
+{
+	struct mii_bus *bus = dev->priv;
+	unsigned int i;
+	u32 temp = value;
+
+	for (i = 0; i < 2; i++) {
+		int ret = mdiobus_write(bus, B53_PSEUDO_PHY, REG_MII_DATA0 + i,
+				    temp & 0xffff);
+		if (ret)
+			return ret;
+		temp >>= 16;
+	}
+
+	return b53_mdio_op(dev, page, reg, REG_MII_ADDR_WRITE);
+
+}
+
+static int b53_mdio_write48(struct b53_device *dev, u8 page, u8 reg,
+				    u64 value)
+{
+	struct mii_bus *bus = dev->priv;
+	unsigned i;
+	u64 temp = value;
+
+	for (i = 0; i < 3; i++) {
+		int ret = mdiobus_write(bus, B53_PSEUDO_PHY, REG_MII_DATA0 + i,
+				    temp & 0xffff);
+		if (ret)
+			return ret;
+		temp >>= 16;
+	}
+
+	return b53_mdio_op(dev, page, reg, REG_MII_ADDR_WRITE);
+
+}
+
+static int b53_mdio_write64(struct b53_device *dev, u8 page, u8 reg,
+			     u64 value)
+{
+	struct mii_bus *bus = dev->priv;
+	unsigned i;
+	u64 temp = value;
+
+	for (i = 0; i < 4; i++) {
+		int ret = mdiobus_write(bus, B53_PSEUDO_PHY, REG_MII_DATA0 + i,
+				    temp & 0xffff);
+		if (ret)
+			return ret;
+		temp >>= 16;
+	}
+
+	return b53_mdio_op(dev, page, reg, REG_MII_ADDR_WRITE);
+}
+
+static struct b53_io_ops b53_mdio_ops = {
+	.read8 = b53_mdio_read8,
+	.read16 = b53_mdio_read16,
+	.read32 = b53_mdio_read32,
+	.read48 = b53_mdio_read48,
+	.read64 = b53_mdio_read64,
+	.write8 = b53_mdio_write8,
+	.write16 = b53_mdio_write16,
+	.write32 = b53_mdio_write32,
+	.write48 = b53_mdio_write48,
+	.write64 = b53_mdio_write64,
+};
+
+static int b53_phy_probe(struct phy_device *phydev)
+{
+	struct b53_device dev;
+	int ret;
+
+	/* allow the generic phy driver to take over */
+	if (phydev->addr != B53_PSEUDO_PHY && phydev->addr != 0)
+		return -ENODEV;
+
+	dev.current_page = 0xff;
+	dev.priv = phydev->bus;
+	dev.ops = &b53_mdio_ops;
+	dev.pdata = NULL;
+	mutex_init(&dev.reg_mutex);
+
+	ret = b53_switch_detect(&dev);
+	if (ret)
+		return ret;
+
+	if (is5325(&dev) || is5365(&dev))
+		phydev->supported = SUPPORTED_100baseT_Full;
+	else
+		phydev->supported = SUPPORTED_1000baseT_Full;
+
+	phydev->advertising = phydev->supported;
+
+	return 0;
+}
+
+static int b53_phy_config_init(struct phy_device *phydev)
+{
+	struct b53_device *dev;
+	int ret;
+
+	dev = b53_switch_alloc(&phydev->dev, &b53_mdio_ops, phydev->bus);
+	if (!dev)
+		return -ENOMEM;
+
+	/* we don't use page 0xff, so force a page set */
+	dev->current_page = 0xff;
+	/* force the ethX as alias */
+	dev->sw_dev.alias = phydev->attached_dev->name;
+
+	ret = b53_switch_register(dev);
+	if (ret) {
+		dev_err(dev->dev, "failed to register switch: %i\n", ret);
+		return ret;
+	}
+
+	phydev->priv = dev;
+
+	return 0;
+}
+
+static void b53_phy_remove(struct phy_device *phydev)
+{
+	struct b53_device *priv = phydev->priv;
+
+	if (!priv)
+		return;
+
+	b53_switch_remove(priv);
+
+	phydev->priv = NULL;
+}
+
+static int b53_phy_config_aneg(struct phy_device *phydev)
+{
+	return 0;
+}
+
+static int b53_phy_read_status(struct phy_device *phydev)
+{
+	struct b53_device *priv = phydev->priv;
+
+	if (is5325(priv) || is5365(priv))
+		phydev->speed = 100;
+	else
+		phydev->speed = 1000;
+
+	phydev->duplex = DUPLEX_FULL;
+	phydev->link = 1;
+	phydev->state = PHY_RUNNING;
+
+	netif_carrier_on(phydev->attached_dev);
+	phydev->adjust_link(phydev->attached_dev);
+
+	return 0;
+}
+
+/* BCM5325, BCM539x */
+static struct phy_driver b53_phy_driver_id1 = {
+	.phy_id		= 0x0143bc00,
+	.name		= "Broadcom B53 (1)",
+	.phy_id_mask	= 0x1ffffc00,
+	.features	= 0,
+	.probe		= b53_phy_probe,
+	.remove		= b53_phy_remove,
+	.config_aneg	= b53_phy_config_aneg,
+	.config_init	= b53_phy_config_init,
+	.read_status	= b53_phy_read_status,
+	.driver = {
+		.owner = THIS_MODULE,
+	},
+};
+
+/* BCM53125, BCM53128 */
+static struct phy_driver b53_phy_driver_id2 = {
+	.phy_id		= 0x03625c00,
+	.name		= "Broadcom B53 (2)",
+	.phy_id_mask	= 0x1ffffc00,
+	.features	= 0,
+	.probe		= b53_phy_probe,
+	.remove		= b53_phy_remove,
+	.config_aneg	= b53_phy_config_aneg,
+	.config_init	= b53_phy_config_init,
+	.read_status	= b53_phy_read_status,
+	.driver = {
+		.owner = THIS_MODULE,
+	},
+};
+
+/* BCM5365 */
+static struct phy_driver b53_phy_driver_id3 = {
+	.phy_id		= 0x00406000,
+	.name		= "Broadcom B53 (3)",
+	.phy_id_mask	= 0x1ffffc00,
+	.features	= 0,
+	.probe		= b53_phy_probe,
+	.remove		= b53_phy_remove,
+	.config_aneg	= b53_phy_config_aneg,
+	.config_init	= b53_phy_config_init,
+	.read_status	= b53_phy_read_status,
+	.driver = {
+		.owner = THIS_MODULE,
+	},
+};
+
+int __init b53_phy_driver_register(void)
+{
+	int ret;
+
+	ret = phy_driver_register(&b53_phy_driver_id1);
+	if (ret)
+		return ret;
+
+	ret = phy_driver_register(&b53_phy_driver_id2);
+	if (ret)
+		goto err1;
+
+	ret = phy_driver_register(&b53_phy_driver_id3);
+	if (!ret)
+		return 0;
+
+	phy_driver_unregister(&b53_phy_driver_id2);
+err1:
+	phy_driver_unregister(&b53_phy_driver_id1);
+	return ret;
+}
+
+void __exit b53_phy_driver_unregister(void)
+{
+	phy_driver_unregister(&b53_phy_driver_id3);
+	phy_driver_unregister(&b53_phy_driver_id2);
+	phy_driver_unregister(&b53_phy_driver_id1);
+}
+
+module_init(b53_phy_driver_register);
+module_exit(b53_phy_driver_unregister);
+
+MODULE_DESCRIPTION("B53 MDIO access driver");
+MODULE_LICENSE("Dual BSD/GPL");
diff --git a/target/linux/generic/files/drivers/net/phy/b53/b53_mmap.c b/target/linux/generic/files/drivers/net/phy/b53/b53_mmap.c
new file mode 100644
index 0000000..ab1895e
--- /dev/null
+++ b/target/linux/generic/files/drivers/net/phy/b53/b53_mmap.c
@@ -0,0 +1,241 @@
+/*
+ * B53 register access through memory mapped registers
+ *
+ * Copyright (C) 2012-2013 Jonas Gorski <jogo@openwrt.org>
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ */
+
+#include <linux/kernel.h>
+#include <linux/module.h>
+#include <linux/platform_device.h>
+#include <linux/platform_data/b53.h>
+
+#include "b53_priv.h"
+
+static int b53_mmap_read8(struct b53_device *dev, u8 page, u8 reg, u8 *val)
+{
+	u8 __iomem *regs = dev->priv;
+
+	*val = readb(regs + (page << 8) + reg);
+
+	return 0;
+}
+
+static int b53_mmap_read16(struct b53_device *dev, u8 page, u8 reg, u16 *val)
+{
+	u8 __iomem *regs = dev->priv;
+
+	if (WARN_ON(reg % 2))
+		return -EINVAL;
+
+	if (dev->pdata && dev->pdata->big_endian)
+		*val = readw_be(regs + (page << 8) + reg);
+	else
+		*val = readw(regs + (page << 8) + reg);
+
+	return 0;
+}
+
+static int b53_mmap_read32(struct b53_device *dev, u8 page, u8 reg, u32 *val)
+{
+	u8 __iomem *regs = dev->priv;
+
+	if (WARN_ON(reg % 4))
+		return -EINVAL;
+
+	if (dev->pdata && dev->pdata->big_endian)
+		*val = readl_be(regs + (page << 8) + reg);
+	else
+		*val = readl(regs + (page << 8) + reg);
+
+	return 0;
+}
+
+static int b53_mmap_read48(struct b53_device *dev, u8 page, u8 reg, u64 *val)
+{
+	if (WARN_ON(reg % 2))
+		return -EINVAL;
+
+	if (reg % 4) {
+		u16 lo;
+		u32 hi;
+
+		b53_mmap_read16(dev, page, reg, &lo);
+		b53_mmap_read32(dev, page, reg + 2, &hi);
+
+		*val = ((u64)hi << 16) | lo;
+	} else {
+		u32 lo;
+		u16 hi;
+
+		b53_mmap_read32(dev, page, reg, &lo);
+		b53_mmap_read16(dev, page, reg + 4, &hi);
+
+		*val = ((u64)hi << 32) | lo;
+	}
+
+	return 0;
+}
+
+static int b53_mmap_read64(struct b53_device *dev, u8 page, u8 reg, u64 *val)
+{
+	u32 hi, lo;
+
+	if (WARN_ON(reg % 4))
+		return -EINVAL;
+
+	b53_mmap_read32(dev, page, reg, &lo);
+	b53_mmap_read32(dev, page, reg + 4, &hi);
+
+	*val = ((u64)hi << 32) | lo;
+
+	return 0;
+}
+
+static int b53_mmap_write8(struct b53_device *dev, u8 page, u8 reg, u8 value)
+{
+	u8 __iomem *regs = dev->priv;
+
+	writeb(value, regs + (page << 8) + reg);
+
+	return 0;
+}
+
+static int b53_mmap_write16(struct b53_device *dev, u8 page, u8 reg,
+			     u16 value)
+{
+	u8 __iomem *regs = dev->priv;
+
+	if (WARN_ON(reg % 2))
+		return -EINVAL;
+
+	if (dev->pdata && dev->pdata->big_endian)
+		writew_be(value, regs + (page << 8) + reg);
+	else
+		writew(value, regs + (page << 8) + reg);
+
+	return 0;
+}
+
+static int b53_mmap_write32(struct b53_device *dev, u8 page, u8 reg,
+				    u32 value)
+{
+	u8 __iomem *regs = dev->priv;
+
+	if (WARN_ON(reg % 4))
+		return -EINVAL;
+
+	if (dev->pdata && dev->pdata->big_endian)
+		writel_be(value, regs + (page << 8) + reg);
+	else
+		writel(value, regs + (page << 8) + reg);
+
+	return 0;
+}
+
+static int b53_mmap_write48(struct b53_device *dev, u8 page, u8 reg,
+				    u64 value)
+{
+	if (WARN_ON(reg % 2))
+		return -EINVAL;
+
+	if (reg % 4) {
+		u32 hi = (u32)(value >> 16);
+		u16 lo = (u16)value;
+
+		b53_mmap_write16(dev, page, reg, lo);
+		b53_mmap_write32(dev, page, reg + 2, hi);
+	} else {
+		u16 hi = (u16)(value >> 32);
+		u32 lo = (u32)value;
+
+		b53_mmap_write32(dev, page, reg, lo);
+		b53_mmap_write16(dev, page, reg + 4, hi);
+	}
+
+	return 0;
+}
+
+static int b53_mmap_write64(struct b53_device *dev, u8 page, u8 reg,
+			     u64 value)
+{
+	u32 hi, lo;
+
+	hi = (u32)(value >> 32);
+	lo = (u32)value;
+
+	if (WARN_ON(reg % 4))
+		return -EINVAL;
+
+	b53_mmap_write32(dev, page, reg, lo);
+	b53_mmap_write32(dev, page, reg + 4, hi);
+
+	return 0;
+}
+
+static struct b53_io_ops b53_mmap_ops = {
+	.read8 = b53_mmap_read8,
+	.read16 = b53_mmap_read16,
+	.read32 = b53_mmap_read32,
+	.read48 = b53_mmap_read48,
+	.read64 = b53_mmap_read64,
+	.write8 = b53_mmap_write8,
+	.write16 = b53_mmap_write16,
+	.write32 = b53_mmap_write32,
+	.write48 = b53_mmap_write48,
+	.write64 = b53_mmap_write64,
+};
+
+static int b53_mmap_probe(struct platform_device *pdev)
+{
+	struct b53_platform_data *pdata = pdev->dev.platform_data;
+	struct b53_device *dev;
+
+	if (!pdata)
+		return -EINVAL;
+
+	dev = b53_switch_alloc(&pdev->dev, &b53_mmap_ops, pdata->regs);
+	if (!dev)
+		return -ENOMEM;
+
+	if (pdata)
+		dev->pdata = pdata;
+
+	platform_set_drvdata(pdev, dev);
+
+	return b53_switch_register(dev);
+}
+
+static int b53_mmap_remove(struct platform_device *pdev)
+{
+	struct b53_device *dev = platform_get_drvdata(pdev);
+
+	if (dev)
+		b53_switch_remove(dev);
+
+	return 0;
+}
+
+static struct platform_driver b53_mmap_driver = {
+	.probe = b53_mmap_probe,
+	.remove = b53_mmap_remove,
+	.driver = {
+		.name = "b53-switch",
+	},
+};
+
+module_platform_driver(b53_mmap_driver);
+MODULE_AUTHOR("Jonas Gorski <jogo@openwrt.org>");
+MODULE_DESCRIPTION("B53 MMAP access driver");
+MODULE_LICENSE("Dual BSD/GPL");
diff --git a/target/linux/generic/files/drivers/net/phy/b53/b53_phy_fixup.c b/target/linux/generic/files/drivers/net/phy/b53/b53_phy_fixup.c
new file mode 100644
index 0000000..72d1373
--- /dev/null
+++ b/target/linux/generic/files/drivers/net/phy/b53/b53_phy_fixup.c
@@ -0,0 +1,55 @@
+/*
+ * B53 PHY Fixup call
+ *
+ * Copyright (C) 2013 Jonas Gorski <jogo@openwrt.org>
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ */
+
+#include <linux/init.h>
+#include <linux/kernel.h>
+#include <linux/phy.h>
+
+#define B53_PSEUDO_PHY	0x1e /* Register Access Pseudo PHY */
+
+#define B53_BRCM_OUI_1	0x0143bc00
+#define B53_BRCM_OUI_2	0x03625c00
+#define B53_BRCM_OUI_3	0x00406000
+
+static int b53_phy_fixup(struct phy_device *dev)
+{
+	u32 phy_id;
+	struct mii_bus *bus = dev->bus;
+
+	if (dev->addr != B53_PSEUDO_PHY)
+		return 0;
+
+	/* read the first port's id */
+	phy_id = mdiobus_read(bus, 0, 2) << 16;
+	phy_id |= mdiobus_read(bus, 0, 3);
+
+	if ((phy_id & 0xfffffc00) == B53_BRCM_OUI_1 ||
+	    (phy_id & 0xfffffc00) == B53_BRCM_OUI_2 ||
+	    (phy_id & 0xfffffc00) == B53_BRCM_OUI_3) {
+		dev->phy_id = phy_id;
+	}
+
+	return 0;
+}
+
+int __init b53_phy_fixup_register(void)
+{
+	return phy_register_fixup_for_id(PHY_ANY_ID, b53_phy_fixup);
+}
+
+subsys_initcall(b53_phy_fixup_register);
diff --git a/target/linux/generic/files/drivers/net/phy/b53/b53_priv.h b/target/linux/generic/files/drivers/net/phy/b53/b53_priv.h
new file mode 100644
index 0000000..0c4c394
--- /dev/null
+++ b/target/linux/generic/files/drivers/net/phy/b53/b53_priv.h
@@ -0,0 +1,329 @@
+/*
+ * B53 common definitions
+ *
+ * Copyright (C) 2011-2013 Jonas Gorski <jogo@openwrt.org>
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ */
+
+#ifndef __B53_PRIV_H
+#define __B53_PRIV_H
+
+#include <linux/kernel.h>
+#include <linux/mutex.h>
+#include <linux/switch.h>
+
+struct b53_device;
+
+struct b53_io_ops {
+	int (*read8)(struct b53_device *dev, u8 page, u8 reg, u8 *value);
+	int (*read16)(struct b53_device *dev, u8 page, u8 reg, u16 *value);
+	int (*read32)(struct b53_device *dev, u8 page, u8 reg, u32 *value);
+	int (*read48)(struct b53_device *dev, u8 page, u8 reg, u64 *value);
+	int (*read64)(struct b53_device *dev, u8 page, u8 reg, u64 *value);
+	int (*write8)(struct b53_device *dev, u8 page, u8 reg, u8 value);
+	int (*write16)(struct b53_device *dev, u8 page, u8 reg, u16 value);
+	int (*write32)(struct b53_device *dev, u8 page, u8 reg, u32 value);
+	int (*write48)(struct b53_device *dev, u8 page, u8 reg, u64 value);
+	int (*write64)(struct b53_device *dev, u8 page, u8 reg, u64 value);
+};
+
+enum {
+	BCM5325_DEVICE_ID = 0x25,
+	BCM5365_DEVICE_ID = 0x65,
+	BCM5395_DEVICE_ID = 0x95,
+	BCM5397_DEVICE_ID = 0x97,
+	BCM5398_DEVICE_ID = 0x98,
+	BCM53115_DEVICE_ID = 0x53115,
+	BCM53125_DEVICE_ID = 0x53125,
+	BCM53128_DEVICE_ID = 0x53128,
+	BCM63XX_DEVICE_ID = 0x6300,
+	BCM53010_DEVICE_ID = 0x53010,
+	BCM53011_DEVICE_ID = 0x53011,
+	BCM53012_DEVICE_ID = 0x53012,
+	BCM53018_DEVICE_ID = 0x53018,
+	BCM53019_DEVICE_ID = 0x53019,
+};
+
+#define B53_N_PORTS	9
+#define B53_N_PORTS_25	6
+
+struct b53_vlan {
+	unsigned int	members:B53_N_PORTS;
+	unsigned int	untag:B53_N_PORTS;
+};
+
+struct b53_port {
+	unsigned int	pvid:12;
+};
+
+struct b53_device {
+	struct switch_dev sw_dev;
+	struct b53_platform_data *pdata;
+
+	struct mutex reg_mutex;
+	const struct b53_io_ops *ops;
+
+	/* chip specific data */
+	u32 chip_id;
+	u8 core_rev;
+	u8 vta_regs[3];
+	u8 duplex_reg;
+	u8 jumbo_pm_reg;
+	u8 jumbo_size_reg;
+	int reset_gpio;
+
+	/* used ports mask */
+	u16 enabled_ports;
+
+	/* connect specific data */
+	u8 current_page;
+	struct device *dev;
+	void *priv;
+
+	/* run time configuration */
+	unsigned enable_vlan:1;
+	unsigned enable_jumbo:1;
+	unsigned allow_vid_4095:1;
+
+	struct b53_port *ports;
+	struct b53_vlan *vlans;
+
+	char *buf;
+};
+
+#define b53_for_each_port(dev, i) \
+	for (i = 0; i < B53_N_PORTS; i++) \
+		if (dev->enabled_ports & BIT(i))
+
+
+
+static inline int is5325(struct b53_device *dev)
+{
+	return dev->chip_id == BCM5325_DEVICE_ID;
+}
+
+static inline int is5365(struct b53_device *dev)
+{
+#ifdef CONFIG_BCM47XX
+	return dev->chip_id == BCM5365_DEVICE_ID;
+#else
+	return 0;
+#endif
+}
+
+static inline int is5397_98(struct b53_device *dev)
+{
+	return dev->chip_id == BCM5397_DEVICE_ID ||
+		dev->chip_id == BCM5398_DEVICE_ID;
+}
+
+static inline int is539x(struct b53_device *dev)
+{
+	return dev->chip_id == BCM5395_DEVICE_ID ||
+		dev->chip_id == BCM5397_DEVICE_ID ||
+		dev->chip_id == BCM5398_DEVICE_ID;
+}
+
+static inline int is531x5(struct b53_device *dev)
+{
+	return dev->chip_id == BCM53115_DEVICE_ID ||
+		dev->chip_id == BCM53125_DEVICE_ID ||
+		dev->chip_id == BCM53128_DEVICE_ID;
+}
+
+static inline int is63xx(struct b53_device *dev)
+{
+#ifdef CONFIG_BCM63XX
+	return dev->chip_id == BCM63XX_DEVICE_ID;
+#else
+	return 0;
+#endif
+}
+
+static inline int is5301x(struct b53_device *dev)
+{
+	return dev->chip_id == BCM53010_DEVICE_ID ||
+		dev->chip_id == BCM53011_DEVICE_ID ||
+		dev->chip_id == BCM53012_DEVICE_ID ||
+		dev->chip_id == BCM53018_DEVICE_ID ||
+		dev->chip_id == BCM53019_DEVICE_ID;
+}
+
+#define B53_CPU_PORT_25	5
+#define B53_CPU_PORT	8
+
+static inline int is_cpu_port(struct b53_device *dev, int port)
+{
+	return dev->sw_dev.cpu_port == port;
+}
+
+static inline struct b53_device *sw_to_b53(struct switch_dev *sw)
+{
+	return container_of(sw, struct b53_device, sw_dev);
+}
+
+struct b53_device *b53_switch_alloc(struct device *base, struct b53_io_ops *ops,
+				    void *priv);
+
+int b53_switch_detect(struct b53_device *dev);
+
+int b53_switch_register(struct b53_device *dev);
+
+static inline void b53_switch_remove(struct b53_device *dev)
+{
+	unregister_switch(&dev->sw_dev);
+}
+
+static inline int b53_read8(struct b53_device *dev, u8 page, u8 reg, u8 *val)
+{
+	int ret;
+
+	mutex_lock(&dev->reg_mutex);
+	ret = dev->ops->read8(dev, page, reg, val);
+	mutex_unlock(&dev->reg_mutex);
+
+	return ret;
+}
+
+static inline int b53_read16(struct b53_device *dev, u8 page, u8 reg, u16 *val)
+{
+	int ret;
+
+	mutex_lock(&dev->reg_mutex);
+	ret = dev->ops->read16(dev, page, reg, val);
+	mutex_unlock(&dev->reg_mutex);
+
+	return ret;
+}
+
+static inline int b53_read32(struct b53_device *dev, u8 page, u8 reg, u32 *val)
+{
+	int ret;
+
+	mutex_lock(&dev->reg_mutex);
+	ret = dev->ops->read32(dev, page, reg, val);
+	mutex_unlock(&dev->reg_mutex);
+
+	return ret;
+}
+
+static inline int b53_read48(struct b53_device *dev, u8 page, u8 reg, u64 *val)
+{
+	int ret;
+
+	mutex_lock(&dev->reg_mutex);
+	ret = dev->ops->read48(dev, page, reg, val);
+	mutex_unlock(&dev->reg_mutex);
+
+	return ret;
+}
+
+static inline int b53_read64(struct b53_device *dev, u8 page, u8 reg, u64 *val)
+{
+	int ret;
+
+	mutex_lock(&dev->reg_mutex);
+	ret = dev->ops->read64(dev, page, reg, val);
+	mutex_unlock(&dev->reg_mutex);
+
+	return ret;
+}
+
+static inline int b53_write8(struct b53_device *dev, u8 page, u8 reg, u8 value)
+{
+	int ret;
+
+	mutex_lock(&dev->reg_mutex);
+	ret = dev->ops->write8(dev, page, reg, value);
+	mutex_unlock(&dev->reg_mutex);
+
+	return ret;
+}
+
+static inline int b53_write16(struct b53_device *dev, u8 page, u8 reg,
+			      u16 value)
+{
+	int ret;
+
+	mutex_lock(&dev->reg_mutex);
+	ret = dev->ops->write16(dev, page, reg, value);
+	mutex_unlock(&dev->reg_mutex);
+
+	return ret;
+}
+
+static inline int b53_write32(struct b53_device *dev, u8 page, u8 reg,
+			      u32 value)
+{
+	int ret;
+
+	mutex_lock(&dev->reg_mutex);
+	ret = dev->ops->write32(dev, page, reg, value);
+	mutex_unlock(&dev->reg_mutex);
+
+	return ret;
+}
+
+static inline int b53_write48(struct b53_device *dev, u8 page, u8 reg,
+			      u64 value)
+{
+	int ret;
+
+	mutex_lock(&dev->reg_mutex);
+	ret = dev->ops->write48(dev, page, reg, value);
+	mutex_unlock(&dev->reg_mutex);
+
+	return ret;
+}
+
+static inline int b53_write64(struct b53_device *dev, u8 page, u8 reg,
+			       u64 value)
+{
+	int ret;
+
+	mutex_lock(&dev->reg_mutex);
+	ret = dev->ops->write64(dev, page, reg, value);
+	mutex_unlock(&dev->reg_mutex);
+
+	return ret;
+}
+
+#ifdef CONFIG_BCM47XX
+
+#include <linux/version.h>
+#if (LINUX_VERSION_CODE >= KERNEL_VERSION(4, 1, 0))
+#include <linux/bcm47xx_nvram.h>
+#else
+#include <bcm47xx_nvram.h>
+#endif
+#include <bcm47xx_board.h>
+static inline int b53_switch_get_reset_gpio(struct b53_device *dev)
+{
+	enum bcm47xx_board board = bcm47xx_board_get();
+
+	switch (board) {
+	case BCM47XX_BOARD_LINKSYS_WRT300NV11:
+	case BCM47XX_BOARD_LINKSYS_WRT310NV1:
+		return 8;
+	default:
+		return bcm47xx_nvram_gpio_pin("robo_reset");
+	}
+}
+#else
+static inline int b53_switch_get_reset_gpio(struct b53_device *dev)
+{
+	return -ENOENT;
+}
+#endif
+#endif
diff --git a/target/linux/generic/files/drivers/net/phy/b53/b53_regs.h b/target/linux/generic/files/drivers/net/phy/b53/b53_regs.h
new file mode 100644
index 0000000..144e1c8
--- /dev/null
+++ b/target/linux/generic/files/drivers/net/phy/b53/b53_regs.h
@@ -0,0 +1,347 @@
+/*
+ * B53 register definitions
+ *
+ * Copyright (C) 2004 Broadcom Corporation
+ * Copyright (C) 2011-2013 Jonas Gorski <jogo@openwrt.org>
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ */
+
+#ifndef __B53_REGS_H
+#define __B53_REGS_H
+
+/* Management Port (SMP) Page offsets */
+#define B53_CTRL_PAGE			0x00 /* Control */
+#define B53_STAT_PAGE			0x01 /* Status */
+#define B53_MGMT_PAGE			0x02 /* Management Mode */
+#define B53_MIB_AC_PAGE			0x03 /* MIB Autocast */
+#define B53_ARLCTRL_PAGE		0x04 /* ARL Control */
+#define B53_ARLIO_PAGE			0x05 /* ARL Access */
+#define B53_FRAMEBUF_PAGE		0x06 /* Management frame access */
+#define B53_MEM_ACCESS_PAGE		0x08 /* Memory access */
+
+/* PHY Registers */
+#define B53_PORT_MII_PAGE(i)		(0x10 + (i)) /* Port i MII Registers */
+#define B53_IM_PORT_PAGE		0x18 /* Inverse MII Port (to EMAC) */
+#define B53_ALL_PORT_PAGE		0x19 /* All ports MII (broadcast) */
+
+/* MIB registers */
+#define B53_MIB_PAGE(i)			(0x20 + (i))
+
+/* Quality of Service (QoS) Registers */
+#define B53_QOS_PAGE			0x30
+
+/* Port VLAN Page */
+#define B53_PVLAN_PAGE			0x31
+
+/* VLAN Registers */
+#define B53_VLAN_PAGE			0x34
+
+/* Jumbo Frame Registers */
+#define B53_JUMBO_PAGE			0x40
+
+/* CFP Configuration Registers Page */
+#define B53_CFP_PAGE			0xa1
+
+/*************************************************************************
+ * Control Page registers
+ *************************************************************************/
+
+/* Port Control Register (8 bit) */
+#define B53_PORT_CTRL(i)		(0x00 + (i))
+#define   PORT_CTRL_RX_DISABLE		BIT(0)
+#define   PORT_CTRL_TX_DISABLE		BIT(1)
+#define   PORT_CTRL_RX_BCST_EN		BIT(2) /* Broadcast RX (P8 only) */
+#define   PORT_CTRL_RX_MCST_EN		BIT(3) /* Multicast RX (P8 only) */
+#define   PORT_CTRL_RX_UCST_EN		BIT(4) /* Unicast RX (P8 only) */
+#define	  PORT_CTRL_STP_STATE_S		5
+#define   PORT_CTRL_STP_STATE_MASK	(0x7 << PORT_CTRL_STP_STATE_S)
+
+/* SMP Control Register (8 bit) */
+#define B53_SMP_CTRL			0x0a
+
+/* Switch Mode Control Register (8 bit) */
+#define B53_SWITCH_MODE			0x0b
+#define   SM_SW_FWD_MODE		BIT(0)	/* 1 = Managed Mode */
+#define   SM_SW_FWD_EN			BIT(1)	/* Forwarding Enable */
+
+/* IMP Port state override register (8 bit) */
+#define B53_PORT_OVERRIDE_CTRL		0x0e
+#define   PORT_OVERRIDE_LINK		BIT(0)
+#define   PORT_OVERRIDE_FULL_DUPLEX	BIT(1) /* 0 = Half Duplex */
+#define   PORT_OVERRIDE_SPEED_S		2
+#define   PORT_OVERRIDE_SPEED_10M	(0 << PORT_OVERRIDE_SPEED_S)
+#define   PORT_OVERRIDE_SPEED_100M	(1 << PORT_OVERRIDE_SPEED_S)
+#define   PORT_OVERRIDE_SPEED_1000M	(2 << PORT_OVERRIDE_SPEED_S)
+#define   PORT_OVERRIDE_RV_MII_25	BIT(4) /* BCM5325 only */
+#define   PORT_OVERRIDE_RX_FLOW		BIT(4)
+#define   PORT_OVERRIDE_TX_FLOW		BIT(5)
+#define   PORT_OVERRIDE_SPEED_2000M	BIT(6) /* BCM5301X only, requires setting 1000M */
+#define   PORT_OVERRIDE_EN		BIT(7) /* Use the register contents */
+
+/* Power-down mode control */
+#define B53_PD_MODE_CTRL_25		0x0f
+
+/* IP Multicast control (8 bit) */
+#define B53_IP_MULTICAST_CTRL		0x21
+#define  B53_IPMC_FWD_EN		BIT(1)
+#define  B53_UC_FWD_EN			BIT(6)
+#define  B53_MC_FWD_EN			BIT(7)
+
+/* (16 bit) */
+#define B53_UC_FLOOD_MASK		0x32
+#define B53_MC_FLOOD_MASK		0x34
+#define B53_IPMC_FLOOD_MASK		0x36
+
+/*
+ * Override Ports 0-7 State on devices with xMII interfaces (8 bit)
+ *
+ * For port 8 still use B53_PORT_OVERRIDE_CTRL
+ * Please note that not all ports are available on every hardware, e.g. BCM5301X
+ * don't include overriding port 6, BCM63xx also have some limitations.
+ */
+#define B53_GMII_PORT_OVERRIDE_CTRL(i)	(0x58 + (i))
+#define   GMII_PO_LINK			BIT(0)
+#define   GMII_PO_FULL_DUPLEX		BIT(1) /* 0 = Half Duplex */
+#define   GMII_PO_SPEED_S		2
+#define   GMII_PO_SPEED_10M		(0 << GMII_PO_SPEED_S)
+#define   GMII_PO_SPEED_100M		(1 << GMII_PO_SPEED_S)
+#define   GMII_PO_SPEED_1000M		(2 << GMII_PO_SPEED_S)
+#define   GMII_PO_RX_FLOW		BIT(4)
+#define   GMII_PO_TX_FLOW		BIT(5)
+#define   GMII_PO_EN			BIT(6) /* Use the register contents */
+#define   GMII_PO_SPEED_2000M		BIT(7) /* BCM5301X only, requires setting 1000M */
+
+/* Software reset register (8 bit) */
+#define B53_SOFTRESET			0x79
+
+/* Fast Aging Control register (8 bit) */
+#define B53_FAST_AGE_CTRL		0x88
+#define   FAST_AGE_STATIC		BIT(0)
+#define   FAST_AGE_DYNAMIC		BIT(1)
+#define   FAST_AGE_PORT			BIT(2)
+#define   FAST_AGE_VLAN			BIT(3)
+#define   FAST_AGE_STP			BIT(4)
+#define   FAST_AGE_MC			BIT(5)
+#define   FAST_AGE_DONE			BIT(7)
+
+/*************************************************************************
+ * Status Page registers
+ *************************************************************************/
+
+/* Link Status Summary Register (16bit) */
+#define B53_LINK_STAT			0x00
+
+/* Link Status Change Register (16 bit) */
+#define B53_LINK_STAT_CHANGE		0x02
+
+/* Port Speed Summary Register (16 bit for FE, 32 bit for GE) */
+#define B53_SPEED_STAT			0x04
+#define  SPEED_PORT_FE(reg, port)	(((reg) >> (port)) & 1)
+#define  SPEED_PORT_GE(reg, port)	(((reg) >> 2 * (port)) & 3)
+#define  SPEED_STAT_10M			0
+#define  SPEED_STAT_100M		1
+#define  SPEED_STAT_1000M		2
+
+/* Duplex Status Summary (16 bit) */
+#define B53_DUPLEX_STAT_FE		0x06
+#define B53_DUPLEX_STAT_GE		0x08
+#define B53_DUPLEX_STAT_63XX		0x0c
+
+/* Revision ID register for BCM5325 */
+#define B53_REV_ID_25			0x50
+
+/* Strap Value (48 bit) */
+#define B53_STRAP_VALUE			0x70
+#define   SV_GMII_CTRL_115		BIT(27)
+
+/*************************************************************************
+ * Management Mode Page Registers
+ *************************************************************************/
+
+/* Global Management Config Register (8 bit) */
+#define B53_GLOBAL_CONFIG		0x00
+#define   GC_RESET_MIB			0x01
+#define   GC_RX_BPDU_EN			0x02
+#define   GC_MIB_AC_HDR_EN		0x10
+#define   GC_MIB_AC_EN			0x20
+#define   GC_FRM_MGMT_PORT_M		0xC0
+#define   GC_FRM_MGMT_PORT_04		0x00
+#define   GC_FRM_MGMT_PORT_MII		0x80
+
+/* Broadcom Header control register (8 bit) */
+#define B53_BRCM_HDR			0x03
+#define   BRCM_HDR_EN			BIT(0) /* Enable tagging on IMP port */
+
+/* Device ID register (8 or 32 bit) */
+#define B53_DEVICE_ID			0x30
+
+/* Revision ID register (8 bit) */
+#define B53_REV_ID			0x40
+
+/*************************************************************************
+ * ARL Access Page Registers
+ *************************************************************************/
+
+/* VLAN Table Access Register (8 bit) */
+#define B53_VT_ACCESS			0x80
+#define B53_VT_ACCESS_9798		0x60 /* for BCM5397/BCM5398 */
+#define B53_VT_ACCESS_63XX		0x60 /* for BCM6328/62/68 */
+#define   VTA_CMD_WRITE			0
+#define   VTA_CMD_READ			1
+#define   VTA_CMD_CLEAR			2
+#define   VTA_START_CMD			BIT(7)
+
+/* VLAN Table Index Register (16 bit) */
+#define B53_VT_INDEX			0x81
+#define B53_VT_INDEX_9798		0x61
+#define B53_VT_INDEX_63XX		0x62
+
+/* VLAN Table Entry Register (32 bit) */
+#define B53_VT_ENTRY			0x83
+#define B53_VT_ENTRY_9798		0x63
+#define B53_VT_ENTRY_63XX		0x64
+#define   VTE_MEMBERS			0x1ff
+#define   VTE_UNTAG_S			9
+#define   VTE_UNTAG			(0x1ff << 9)
+
+/*************************************************************************
+ * Port VLAN Registers
+ *************************************************************************/
+
+/* Port VLAN mask (16 bit) IMP port is always 8, also on 5325 & co */
+#define B53_PVLAN_PORT_MASK(i)		((i) * 2)
+
+/*************************************************************************
+ * 802.1Q Page Registers
+ *************************************************************************/
+
+/* Global QoS Control (8 bit) */
+#define B53_QOS_GLOBAL_CTL		0x00
+
+/* Enable 802.1Q for individual Ports (16 bit) */
+#define B53_802_1P_EN			0x04
+
+/*************************************************************************
+ * VLAN Page Registers
+ *************************************************************************/
+
+/* VLAN Control 0 (8 bit) */
+#define B53_VLAN_CTRL0			0x00
+#define   VC0_8021PF_CTRL_MASK		0x3
+#define   VC0_8021PF_CTRL_NONE		0x0
+#define   VC0_8021PF_CTRL_CHANGE_PRI	0x1
+#define   VC0_8021PF_CTRL_CHANGE_VID	0x2
+#define   VC0_8021PF_CTRL_CHANGE_BOTH	0x3
+#define   VC0_8021QF_CTRL_MASK		0xc
+#define   VC0_8021QF_CTRL_CHANGE_PRI	0x1
+#define   VC0_8021QF_CTRL_CHANGE_VID	0x2
+#define   VC0_8021QF_CTRL_CHANGE_BOTH	0x3
+#define   VC0_RESERVED_1		BIT(1)
+#define   VC0_DROP_VID_MISS		BIT(4)
+#define   VC0_VID_HASH_VID		BIT(5)
+#define   VC0_VID_CHK_EN		BIT(6)	/* Use VID,DA or VID,SA */
+#define   VC0_VLAN_EN			BIT(7)	/* 802.1Q VLAN Enabled */
+
+/* VLAN Control 1 (8 bit) */
+#define B53_VLAN_CTRL1			0x01
+#define   VC1_RX_MCST_TAG_EN		BIT(1)
+#define   VC1_RX_MCST_FWD_EN		BIT(2)
+#define   VC1_RX_MCST_UNTAG_EN		BIT(3)
+
+/* VLAN Control 2 (8 bit) */
+#define B53_VLAN_CTRL2			0x02
+
+/* VLAN Control 3 (8 bit when BCM5325, 16 bit else) */
+#define B53_VLAN_CTRL3			0x03
+#define B53_VLAN_CTRL3_63XX		0x04
+#define   VC3_MAXSIZE_1532		BIT(6) /* 5325 only */
+#define   VC3_HIGH_8BIT_EN		BIT(7) /* 5325 only */
+
+/* VLAN Control 4 (8 bit) */
+#define B53_VLAN_CTRL4			0x05
+#define B53_VLAN_CTRL4_25		0x04
+#define B53_VLAN_CTRL4_63XX		0x06
+#define   VC4_ING_VID_CHECK_S		6
+#define   VC4_ING_VID_CHECK_MASK	(0x3 << VC4_ING_VID_CHECK_S)
+#define   VC4_ING_VID_VIO_FWD		0 /* forward, but do not learn */
+#define   VC4_ING_VID_VIO_DROP		1 /* drop VID violations */
+#define   VC4_NO_ING_VID_CHK		2 /* do not check */
+#define   VC4_ING_VID_VIO_TO_IMP	3 /* redirect to MII port */
+
+/* VLAN Control 5 (8 bit) */
+#define B53_VLAN_CTRL5			0x06
+#define B53_VLAN_CTRL5_25		0x05
+#define B53_VLAN_CTRL5_63XX		0x07
+#define   VC5_VID_FFF_EN		BIT(2)
+#define   VC5_DROP_VTABLE_MISS		BIT(3)
+
+/* VLAN Control 6 (8 bit) */
+#define B53_VLAN_CTRL6			0x07
+#define B53_VLAN_CTRL6_63XX		0x08
+
+/* VLAN Table Access Register (16 bit) */
+#define B53_VLAN_TABLE_ACCESS_25	0x06	/* BCM5325E/5350 */
+#define B53_VLAN_TABLE_ACCESS_65	0x08	/* BCM5365 */
+#define   VTA_VID_LOW_MASK_25		0xf
+#define   VTA_VID_LOW_MASK_65		0xff
+#define   VTA_VID_HIGH_S_25		4
+#define   VTA_VID_HIGH_S_65		8
+#define   VTA_VID_HIGH_MASK_25		(0xff << VTA_VID_HIGH_S_25E)
+#define   VTA_VID_HIGH_MASK_65		(0xf << VTA_VID_HIGH_S_65)
+#define   VTA_RW_STATE			BIT(12)
+#define   VTA_RW_STATE_RD		0
+#define   VTA_RW_STATE_WR		BIT(12)
+#define   VTA_RW_OP_EN			BIT(13)
+
+/* VLAN Read/Write Registers for (16/32 bit) */
+#define B53_VLAN_WRITE_25		0x08
+#define B53_VLAN_WRITE_65		0x0a
+#define B53_VLAN_READ			0x0c
+#define   VA_MEMBER_MASK		0x3f
+#define   VA_UNTAG_S_25			6
+#define   VA_UNTAG_MASK_25		0x3f
+#define   VA_UNTAG_S_65			7
+#define   VA_UNTAG_MASK_65		0x1f
+#define   VA_VID_HIGH_S			12
+#define   VA_VID_HIGH_MASK		(0xffff << VA_VID_HIGH_S)
+#define   VA_VALID_25			BIT(20)
+#define   VA_VALID_25_R4		BIT(24)
+#define   VA_VALID_65			BIT(14)
+
+/* VLAN Port Default Tag (16 bit) */
+#define B53_VLAN_PORT_DEF_TAG(i)	(0x10 + 2 * (i))
+
+/*************************************************************************
+ * Jumbo Frame Page Registers
+ *************************************************************************/
+
+/* Jumbo Enable Port Mask (bit i == port i enabled) (32 bit) */
+#define B53_JUMBO_PORT_MASK		0x01
+#define B53_JUMBO_PORT_MASK_63XX	0x04
+#define   JPM_10_100_JUMBO_EN		BIT(24) /* GigE always enabled */
+
+/* Good Frame Max Size without 802.1Q TAG (16 bit) */
+#define B53_JUMBO_MAX_SIZE		0x05
+#define B53_JUMBO_MAX_SIZE_63XX		0x08
+#define   JMS_MIN_SIZE			1518
+#define   JMS_MAX_SIZE			9724
+
+/*************************************************************************
+ * CFP Configuration Page Registers
+ *************************************************************************/
+
+/* CFP Control Register with ports map (8 bit) */
+#define B53_CFP_CTRL			0x00
+
+#endif /* !__B53_REGS_H */
diff --git a/target/linux/generic/files/drivers/net/phy/b53/b53_spi.c b/target/linux/generic/files/drivers/net/phy/b53/b53_spi.c
new file mode 100644
index 0000000..469a8dd
--- /dev/null
+++ b/target/linux/generic/files/drivers/net/phy/b53/b53_spi.c
@@ -0,0 +1,330 @@
+/*
+ * B53 register access through SPI
+ *
+ * Copyright (C) 2011-2013 Jonas Gorski <jogo@openwrt.org>
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ */
+
+#include <asm/unaligned.h>
+
+#include <linux/kernel.h>
+#include <linux/module.h>
+#include <linux/spi/spi.h>
+#include <linux/platform_data/b53.h>
+
+#include "b53_priv.h"
+
+#define B53_SPI_DATA		0xf0
+
+#define B53_SPI_STATUS		0xfe
+#define B53_SPI_CMD_SPIF	BIT(7)
+#define B53_SPI_CMD_RACK	BIT(5)
+
+#define B53_SPI_CMD_READ	0x00
+#define B53_SPI_CMD_WRITE	0x01
+#define B53_SPI_CMD_NORMAL	0x60
+#define B53_SPI_CMD_FAST	0x10
+
+#define B53_SPI_PAGE_SELECT	0xff
+
+static inline int b53_spi_read_reg(struct spi_device *spi, u8 reg, u8 *val,
+				     unsigned len)
+{
+	u8 txbuf[2];
+
+	txbuf[0] = B53_SPI_CMD_NORMAL | B53_SPI_CMD_READ;
+	txbuf[1] = reg;
+
+	return spi_write_then_read(spi, txbuf, 2, val, len);
+}
+
+static inline int b53_spi_clear_status(struct spi_device *spi)
+{
+	unsigned int i;
+	u8 rxbuf;
+	int ret;
+
+	for (i = 0; i < 10; i++) {
+		ret = b53_spi_read_reg(spi, B53_SPI_STATUS, &rxbuf, 1);
+		if (ret)
+			return ret;
+
+		if (!(rxbuf & B53_SPI_CMD_SPIF))
+			break;
+
+		mdelay(1);
+	}
+
+	if (i == 10)
+		return -EIO;
+
+	return 0;
+}
+
+static inline int b53_spi_set_page(struct spi_device *spi, u8 page)
+{
+	u8 txbuf[3];
+
+	txbuf[0] = B53_SPI_CMD_NORMAL | B53_SPI_CMD_WRITE;
+	txbuf[1] = B53_SPI_PAGE_SELECT;
+	txbuf[2] = page;
+
+	return spi_write(spi, txbuf, sizeof(txbuf));
+}
+
+static inline int b53_prepare_reg_access(struct spi_device *spi, u8 page)
+{
+	int ret = b53_spi_clear_status(spi);
+
+	if (ret)
+		return ret;
+
+	return b53_spi_set_page(spi, page);
+}
+
+static int b53_spi_prepare_reg_read(struct spi_device *spi, u8 reg)
+{
+	u8 rxbuf;
+	int retry_count;
+	int ret;
+
+	ret = b53_spi_read_reg(spi, reg, &rxbuf, 1);
+	if (ret)
+		return ret;
+
+	for (retry_count = 0; retry_count < 10; retry_count++) {
+		ret = b53_spi_read_reg(spi, B53_SPI_STATUS, &rxbuf, 1);
+		if (ret)
+			return ret;
+
+		if (rxbuf & B53_SPI_CMD_RACK)
+			break;
+
+		mdelay(1);
+	}
+
+	if (retry_count == 10)
+		return -EIO;
+
+	return 0;
+}
+
+static int b53_spi_read(struct b53_device *dev, u8 page, u8 reg, u8 *data,
+			unsigned len)
+{
+	struct spi_device *spi = dev->priv;
+	int ret;
+
+	ret = b53_prepare_reg_access(spi, page);
+	if (ret)
+		return ret;
+
+	ret = b53_spi_prepare_reg_read(spi, reg);
+	if (ret)
+		return ret;
+
+	return b53_spi_read_reg(spi, B53_SPI_DATA, data, len);
+}
+
+static int b53_spi_read8(struct b53_device *dev, u8 page, u8 reg, u8 *val)
+{
+	return b53_spi_read(dev, page, reg, val, 1);
+}
+
+static int b53_spi_read16(struct b53_device *dev, u8 page, u8 reg, u16 *val)
+{
+	int ret = b53_spi_read(dev, page, reg, (u8 *)val, 2);
+
+	if (!ret)
+		*val = le16_to_cpu(*val);
+
+	return ret;
+}
+
+static int b53_spi_read32(struct b53_device *dev, u8 page, u8 reg, u32 *val)
+{
+	int ret = b53_spi_read(dev, page, reg, (u8 *)val, 4);
+
+	if (!ret)
+		*val = le32_to_cpu(*val);
+
+	return ret;
+}
+
+static int b53_spi_read48(struct b53_device *dev, u8 page, u8 reg, u64 *val)
+{
+	int ret;
+
+	*val = 0;
+	ret = b53_spi_read(dev, page, reg, (u8 *)val, 6);
+	if (!ret)
+		*val = le64_to_cpu(*val);
+
+	return ret;
+}
+
+static int b53_spi_read64(struct b53_device *dev, u8 page, u8 reg, u64 *val)
+{
+	int ret = b53_spi_read(dev, page, reg, (u8 *)val, 8);
+
+	if (!ret)
+		*val = le64_to_cpu(*val);
+
+	return ret;
+}
+
+static int b53_spi_write8(struct b53_device *dev, u8 page, u8 reg, u8 value)
+{
+	struct spi_device *spi = dev->priv;
+	int ret;
+	u8 txbuf[3];
+
+	ret = b53_prepare_reg_access(spi, page);
+	if (ret)
+		return ret;
+
+	txbuf[0] = B53_SPI_CMD_NORMAL | B53_SPI_CMD_WRITE;
+	txbuf[1] = reg;
+	txbuf[2] = value;
+
+	return spi_write(spi, txbuf, sizeof(txbuf));
+}
+
+static int b53_spi_write16(struct b53_device *dev, u8 page, u8 reg, u16 value)
+{
+	struct spi_device *spi = dev->priv;
+	int ret;
+	u8 txbuf[4];
+
+	ret = b53_prepare_reg_access(spi, page);
+	if (ret)
+		return ret;
+
+	txbuf[0] = B53_SPI_CMD_NORMAL | B53_SPI_CMD_WRITE;
+	txbuf[1] = reg;
+	put_unaligned_le16(value, &txbuf[2]);
+
+	return spi_write(spi, txbuf, sizeof(txbuf));
+}
+
+static int b53_spi_write32(struct b53_device *dev, u8 page, u8 reg, u32 value)
+{
+	struct spi_device *spi = dev->priv;
+	int ret;
+	u8 txbuf[6];
+
+	ret = b53_prepare_reg_access(spi, page);
+	if (ret)
+		return ret;
+
+	txbuf[0] = B53_SPI_CMD_NORMAL | B53_SPI_CMD_WRITE;
+	txbuf[1] = reg;
+	put_unaligned_le32(value, &txbuf[2]);
+
+	return spi_write(spi, txbuf, sizeof(txbuf));
+}
+
+static int b53_spi_write48(struct b53_device *dev, u8 page, u8 reg, u64 value)
+{
+	struct spi_device *spi = dev->priv;
+	int ret;
+	u8 txbuf[10];
+
+	ret = b53_prepare_reg_access(spi, page);
+	if (ret)
+		return ret;
+
+	txbuf[0] = B53_SPI_CMD_NORMAL | B53_SPI_CMD_WRITE;
+	txbuf[1] = reg;
+	put_unaligned_le64(value, &txbuf[2]);
+
+	return spi_write(spi, txbuf, sizeof(txbuf) - 2);
+}
+
+static int b53_spi_write64(struct b53_device *dev, u8 page, u8 reg, u64 value)
+{
+	struct spi_device *spi = dev->priv;
+	int ret;
+	u8 txbuf[10];
+
+	ret = b53_prepare_reg_access(spi, page);
+	if (ret)
+		return ret;
+
+	txbuf[0] = B53_SPI_CMD_NORMAL | B53_SPI_CMD_WRITE;
+	txbuf[1] = reg;
+	put_unaligned_le64(value, &txbuf[2]);
+
+	return spi_write(spi, txbuf, sizeof(txbuf));
+}
+
+static struct b53_io_ops b53_spi_ops = {
+	.read8 = b53_spi_read8,
+	.read16 = b53_spi_read16,
+	.read32 = b53_spi_read32,
+	.read48 = b53_spi_read48,
+	.read64 = b53_spi_read64,
+	.write8 = b53_spi_write8,
+	.write16 = b53_spi_write16,
+	.write32 = b53_spi_write32,
+	.write48 = b53_spi_write48,
+	.write64 = b53_spi_write64,
+};
+
+static int b53_spi_probe(struct spi_device *spi)
+{
+	struct b53_device *dev;
+	int ret;
+
+	dev = b53_switch_alloc(&spi->dev, &b53_spi_ops, spi);
+	if (!dev)
+		return -ENOMEM;
+
+	if (spi->dev.platform_data)
+		dev->pdata = spi->dev.platform_data;
+
+	ret = b53_switch_register(dev);
+	if (ret)
+		return ret;
+
+	spi_set_drvdata(spi, dev);
+
+	return 0;
+}
+
+static int b53_spi_remove(struct spi_device *spi)
+{
+	struct b53_device *dev = spi_get_drvdata(spi);
+
+	if (dev)
+		b53_switch_remove(dev);
+
+	return 0;
+}
+
+static struct spi_driver b53_spi_driver = {
+	.driver = {
+		.name	= "b53-switch",
+		.bus	= &spi_bus_type,
+		.owner	= THIS_MODULE,
+	},
+	.probe	= b53_spi_probe,
+	.remove	= b53_spi_remove,
+};
+
+module_spi_driver(b53_spi_driver);
+
+MODULE_AUTHOR("Jonas Gorski <jogo@openwrt.org>");
+MODULE_DESCRIPTION("B53 SPI access driver");
+MODULE_LICENSE("Dual BSD/GPL");
diff --git a/target/linux/generic/files/drivers/net/phy/b53/b53_srab.c b/target/linux/generic/files/drivers/net/phy/b53/b53_srab.c
new file mode 100644
index 0000000..012daa3
--- /dev/null
+++ b/target/linux/generic/files/drivers/net/phy/b53/b53_srab.c
@@ -0,0 +1,378 @@
+/*
+ * B53 register access through Switch Register Access Bridge Registers
+ *
+ * Copyright (C) 2013 Hauke Mehrtens <hauke@hauke-m.de>
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ */
+
+#include <linux/kernel.h>
+#include <linux/module.h>
+#include <linux/platform_device.h>
+#include <linux/platform_data/b53.h>
+
+#include "b53_priv.h"
+
+/* command and status register of the SRAB */
+#define B53_SRAB_CMDSTAT		0x2c
+#define  B53_SRAB_CMDSTAT_RST		BIT(2)
+#define  B53_SRAB_CMDSTAT_WRITE		BIT(1)
+#define  B53_SRAB_CMDSTAT_GORDYN	BIT(0)
+#define  B53_SRAB_CMDSTAT_PAGE		24
+#define  B53_SRAB_CMDSTAT_REG		16
+
+/* high order word of write data to switch registe */
+#define B53_SRAB_WD_H			0x30
+
+/* low order word of write data to switch registe */
+#define B53_SRAB_WD_L			0x34
+
+/* high order word of read data from switch register */
+#define B53_SRAB_RD_H			0x38
+
+/* low order word of read data from switch register */
+#define B53_SRAB_RD_L			0x3c
+
+/* command and status register of the SRAB */
+#define B53_SRAB_CTRLS			0x40
+#define  B53_SRAB_CTRLS_RCAREQ		BIT(3)
+#define  B53_SRAB_CTRLS_RCAGNT		BIT(4)
+#define  B53_SRAB_CTRLS_SW_INIT_DONE	BIT(6)
+
+/* the register captures interrupt pulses from the switch */
+#define B53_SRAB_INTR			0x44
+
+static int b53_srab_request_grant(struct b53_device *dev)
+{
+	u8 __iomem *regs = dev->priv;
+	u32 ctrls;
+	int i;
+
+	ctrls = readl(regs + B53_SRAB_CTRLS);
+	ctrls |= B53_SRAB_CTRLS_RCAREQ;
+	writel(ctrls, regs + B53_SRAB_CTRLS);
+
+	for (i = 0; i < 20; i++) {
+		ctrls = readl(regs + B53_SRAB_CTRLS);
+		if (ctrls & B53_SRAB_CTRLS_RCAGNT)
+			break;
+		usleep_range(10, 100);
+	}
+	if (WARN_ON(i == 5))
+		return -EIO;
+
+	return 0;
+}
+
+static void b53_srab_release_grant(struct b53_device *dev)
+{
+	u8 __iomem *regs = dev->priv;
+	u32 ctrls;
+
+	ctrls = readl(regs + B53_SRAB_CTRLS);
+	ctrls &= ~B53_SRAB_CTRLS_RCAREQ;
+	writel(ctrls, regs + B53_SRAB_CTRLS);
+}
+
+static int b53_srab_op(struct b53_device *dev, u8 page, u8 reg, u32 op)
+{
+	int i;
+	u32 cmdstat;
+	u8 __iomem *regs = dev->priv;
+
+	/* set register address */
+	cmdstat = (page << B53_SRAB_CMDSTAT_PAGE) |
+		  (reg << B53_SRAB_CMDSTAT_REG) |
+		  B53_SRAB_CMDSTAT_GORDYN |
+		  op;
+	writel(cmdstat, regs + B53_SRAB_CMDSTAT);
+
+	/* check if operation completed */
+	for (i = 0; i < 5; ++i) {
+		cmdstat = readl(regs + B53_SRAB_CMDSTAT);
+		if (!(cmdstat & B53_SRAB_CMDSTAT_GORDYN))
+			break;
+		usleep_range(10, 100);
+	}
+
+	if (WARN_ON(i == 5))
+		return -EIO;
+
+	return 0;
+}
+
+static int b53_srab_read8(struct b53_device *dev, u8 page, u8 reg, u8 *val)
+{
+	u8 __iomem *regs = dev->priv;
+	int ret = 0;
+
+	ret = b53_srab_request_grant(dev);
+	if (ret)
+		goto err;
+
+	ret = b53_srab_op(dev, page, reg, 0);
+	if (ret)
+		goto err;
+
+	*val = readl(regs + B53_SRAB_RD_L) & 0xff;
+
+err:
+	b53_srab_release_grant(dev);
+
+	return ret;
+}
+
+static int b53_srab_read16(struct b53_device *dev, u8 page, u8 reg, u16 *val)
+{
+	u8 __iomem *regs = dev->priv;
+	int ret = 0;
+
+	ret = b53_srab_request_grant(dev);
+	if (ret)
+		goto err;
+
+	ret = b53_srab_op(dev, page, reg, 0);
+	if (ret)
+		goto err;
+
+	*val = readl(regs + B53_SRAB_RD_L) & 0xffff;
+
+err:
+	b53_srab_release_grant(dev);
+
+	return ret;
+}
+
+static int b53_srab_read32(struct b53_device *dev, u8 page, u8 reg, u32 *val)
+{
+	u8 __iomem *regs = dev->priv;
+	int ret = 0;
+
+	ret = b53_srab_request_grant(dev);
+	if (ret)
+		goto err;
+
+	ret = b53_srab_op(dev, page, reg, 0);
+	if (ret)
+		goto err;
+
+	*val = readl(regs + B53_SRAB_RD_L);
+
+err:
+	b53_srab_release_grant(dev);
+
+	return ret;
+}
+
+static int b53_srab_read48(struct b53_device *dev, u8 page, u8 reg, u64 *val)
+{
+	u8 __iomem *regs = dev->priv;
+	int ret = 0;
+
+	ret = b53_srab_request_grant(dev);
+	if (ret)
+		goto err;
+
+	ret = b53_srab_op(dev, page, reg, 0);
+	if (ret)
+		goto err;
+
+	*val = readl(regs + B53_SRAB_RD_L);
+	*val += ((u64)readl(regs + B53_SRAB_RD_H) & 0xffff) << 32;
+
+err:
+	b53_srab_release_grant(dev);
+
+	return ret;
+}
+
+static int b53_srab_read64(struct b53_device *dev, u8 page, u8 reg, u64 *val)
+{
+	u8 __iomem *regs = dev->priv;
+	int ret = 0;
+
+	ret = b53_srab_request_grant(dev);
+	if (ret)
+		goto err;
+
+	ret = b53_srab_op(dev, page, reg, 0);
+	if (ret)
+		goto err;
+
+	*val = readl(regs + B53_SRAB_RD_L);
+	*val += (u64)readl(regs + B53_SRAB_RD_H) << 32;
+
+err:
+	b53_srab_release_grant(dev);
+
+	return ret;
+}
+
+static int b53_srab_write8(struct b53_device *dev, u8 page, u8 reg, u8 value)
+{
+	u8 __iomem *regs = dev->priv;
+	int ret = 0;
+
+	ret = b53_srab_request_grant(dev);
+	if (ret)
+		goto err;
+
+	writel(value, regs + B53_SRAB_WD_L);
+
+	ret = b53_srab_op(dev, page, reg, B53_SRAB_CMDSTAT_WRITE);
+
+err:
+	b53_srab_release_grant(dev);
+
+	return ret;
+}
+
+static int b53_srab_write16(struct b53_device *dev, u8 page, u8 reg,
+			     u16 value)
+{
+	u8 __iomem *regs = dev->priv;
+	int ret = 0;
+
+	ret = b53_srab_request_grant(dev);
+	if (ret)
+		goto err;
+
+	writel(value, regs + B53_SRAB_WD_L);
+
+	ret = b53_srab_op(dev, page, reg, B53_SRAB_CMDSTAT_WRITE);
+
+err:
+	b53_srab_release_grant(dev);
+
+	return ret;
+}
+
+static int b53_srab_write32(struct b53_device *dev, u8 page, u8 reg,
+				    u32 value)
+{
+	u8 __iomem *regs = dev->priv;
+	int ret = 0;
+
+	ret = b53_srab_request_grant(dev);
+	if (ret)
+		goto err;
+
+	writel(value, regs + B53_SRAB_WD_L);
+
+	ret = b53_srab_op(dev, page, reg, B53_SRAB_CMDSTAT_WRITE);
+
+err:
+	b53_srab_release_grant(dev);
+
+	return ret;
+
+}
+
+static int b53_srab_write48(struct b53_device *dev, u8 page, u8 reg,
+				    u64 value)
+{
+	u8 __iomem *regs = dev->priv;
+	int ret = 0;
+
+	ret = b53_srab_request_grant(dev);
+	if (ret)
+		goto err;
+
+	writel((u32)value, regs + B53_SRAB_WD_L);
+	writel((u16)(value >> 32), regs + B53_SRAB_WD_H);
+
+	ret = b53_srab_op(dev, page, reg, B53_SRAB_CMDSTAT_WRITE);
+
+err:
+	b53_srab_release_grant(dev);
+
+	return ret;
+
+}
+
+static int b53_srab_write64(struct b53_device *dev, u8 page, u8 reg,
+			     u64 value)
+{
+	u8 __iomem *regs = dev->priv;
+	int ret = 0;
+
+	ret = b53_srab_request_grant(dev);
+	if (ret)
+		goto err;
+
+	writel((u32)value, regs + B53_SRAB_WD_L);
+	writel((u32)(value >> 32), regs + B53_SRAB_WD_H);
+
+	ret = b53_srab_op(dev, page, reg, B53_SRAB_CMDSTAT_WRITE);
+
+err:
+	b53_srab_release_grant(dev);
+
+	return ret;
+}
+
+static struct b53_io_ops b53_srab_ops = {
+	.read8 = b53_srab_read8,
+	.read16 = b53_srab_read16,
+	.read32 = b53_srab_read32,
+	.read48 = b53_srab_read48,
+	.read64 = b53_srab_read64,
+	.write8 = b53_srab_write8,
+	.write16 = b53_srab_write16,
+	.write32 = b53_srab_write32,
+	.write48 = b53_srab_write48,
+	.write64 = b53_srab_write64,
+};
+
+static int b53_srab_probe(struct platform_device *pdev)
+{
+	struct b53_platform_data *pdata = pdev->dev.platform_data;
+	struct b53_device *dev;
+
+	if (!pdata)
+		return -EINVAL;
+
+	dev = b53_switch_alloc(&pdev->dev, &b53_srab_ops, pdata->regs);
+	if (!dev)
+		return -ENOMEM;
+
+	if (pdata)
+		dev->pdata = pdata;
+
+	platform_set_drvdata(pdev, dev);
+
+	return b53_switch_register(dev);
+}
+
+static int b53_srab_remove(struct platform_device *pdev)
+{
+	struct b53_device *dev = platform_get_drvdata(pdev);
+
+	if (dev)
+		b53_switch_remove(dev);
+
+	return 0;
+}
+
+static struct platform_driver b53_srab_driver = {
+	.probe = b53_srab_probe,
+	.remove = b53_srab_remove,
+	.driver = {
+		.name = "b53-srab-switch",
+	},
+};
+
+module_platform_driver(b53_srab_driver);
+MODULE_AUTHOR("Hauke Mehrtens <hauke@hauke-m.de>");
+MODULE_DESCRIPTION("B53 Switch Register Access Bridge Registers (SRAB) access driver");
+MODULE_LICENSE("Dual BSD/GPL");
diff --git a/target/linux/generic/files/drivers/net/phy/ip17xx.c b/target/linux/generic/files/drivers/net/phy/ip17xx.c
new file mode 100644
index 0000000..c82c39e
--- /dev/null
+++ b/target/linux/generic/files/drivers/net/phy/ip17xx.c
@@ -0,0 +1,1410 @@
+/*
+ * ip17xx.c: Swconfig configuration for IC+ IP17xx switch family
+ *
+ * Copyright (C) 2008 Patrick Horn <patrick.horn@gmail.com>
+ * Copyright (C) 2008, 2010 Martin Mares <mj@ucw.cz>
+ * Copyright (C) 2009 Felix Fietkau <nbd@openwrt.org>
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.	See the
+ * GNU General Public License for more details.
+ */
+
+#include <linux/kernel.h>
+#include <linux/module.h>
+#include <linux/init.h>
+#include <linux/list.h>
+#include <linux/skbuff.h>
+#include <linux/mii.h>
+#include <linux/phy.h>
+#include <linux/delay.h>
+#include <linux/switch.h>
+#include <linux/device.h>
+
+#define MAX_VLANS 16
+#define MAX_PORTS 9
+#undef DUMP_MII_IO
+
+typedef struct ip17xx_reg {
+	u16 p;			// phy
+	u16 m;			// mii
+} reg;
+typedef char bitnum;
+
+#define NOTSUPPORTED {-1,-1}
+
+#define REG_SUPP(x) (((x).m != ((u16)-1)) && ((x).p != (u16)-1))
+
+struct ip17xx_state;
+
+/*********** CONSTANTS ***********/
+struct register_mappings {
+	char *NAME;
+	u16 MODEL_NO;			// Compare to bits 4-9 of MII register 0,3.
+	bitnum NUM_PORTS;
+	bitnum CPU_PORT;
+
+/* The default VLAN for each port.
+	 Default: 0x0001 for Ports 0,1,2,3
+		  0x0002 for Ports 4,5 */
+	reg VLAN_DEFAULT_TAG_REG[MAX_PORTS];
+
+/* These ports are tagged.
+	 Default: 0x00 */
+	reg ADD_TAG_REG;
+	reg REMOVE_TAG_REG;
+	bitnum ADD_TAG_BIT[MAX_PORTS];
+/* These ports are untagged.
+	 Default: 0x00 (i.e. do not alter any VLAN tags...)
+	 Maybe set to 0 if user disables VLANs. */
+	bitnum REMOVE_TAG_BIT[MAX_PORTS];
+
+/* Port M and Port N are on the same VLAN.
+	 Default: All ports on all VLANs. */
+// Use register {29, 19+N/2}
+	reg VLAN_LOOKUP_REG;
+// Port 5 uses register {30, 18} but same as odd bits.
+	reg VLAN_LOOKUP_REG_5;		// in a different register on IP175C.
+	bitnum VLAN_LOOKUP_EVEN_BIT[MAX_PORTS];
+	bitnum VLAN_LOOKUP_ODD_BIT[MAX_PORTS];
+
+/* This VLAN corresponds to which ports.
+	 Default: 0x2f,0x30,0x3f,0x3f... */
+	reg TAG_VLAN_MASK_REG;
+	bitnum TAG_VLAN_MASK_EVEN_BIT[MAX_PORTS];
+	bitnum TAG_VLAN_MASK_ODD_BIT[MAX_PORTS];
+
+	int RESET_VAL;
+	reg RESET_REG;
+
+	reg MODE_REG;
+	int MODE_VAL;
+
+/* General flags */
+	reg ROUTER_CONTROL_REG;
+	reg VLAN_CONTROL_REG;
+	bitnum TAG_VLAN_BIT;
+	bitnum ROUTER_EN_BIT;
+	bitnum NUMLAN_GROUPS_MAX;
+	bitnum NUMLAN_GROUPS_BIT;
+
+	reg MII_REGISTER_EN;
+	bitnum MII_REGISTER_EN_BIT;
+
+	// set to 1 for 178C, 0 for 175C.
+	bitnum SIMPLE_VLAN_REGISTERS;	// 175C has two vlans per register but 178C has only one.
+
+	// Pointers to functions which manipulate hardware state
+	int (*update_state)(struct ip17xx_state *state);
+	int (*set_vlan_mode)(struct ip17xx_state *state);
+	int (*reset)(struct ip17xx_state *state);
+};
+
+static int ip175c_update_state(struct ip17xx_state *state);
+static int ip175c_set_vlan_mode(struct ip17xx_state *state);
+static int ip175c_reset(struct ip17xx_state *state);
+
+static const struct register_mappings IP178C = {
+	.NAME = "IP178C",
+	.MODEL_NO = 0x18,
+	.VLAN_DEFAULT_TAG_REG = {
+		{30,3},{30,4},{30,5},{30,6},{30,7},{30,8},
+		{30,9},{30,10},{30,11},
+	},
+
+	.ADD_TAG_REG = {30,12},
+	.ADD_TAG_BIT = {0,1,2,3,4,5,6,7,8},
+	.REMOVE_TAG_REG = {30,13},
+	.REMOVE_TAG_BIT = {4,5,6,7,8,9,10,11,12},
+
+	.SIMPLE_VLAN_REGISTERS = 1,
+
+	.VLAN_LOOKUP_REG = {31,0},// +N
+	.VLAN_LOOKUP_REG_5 = NOTSUPPORTED, // not used with SIMPLE_VLAN_REGISTERS
+	.VLAN_LOOKUP_EVEN_BIT = {0,1,2,3,4,5,6,7,8},
+	.VLAN_LOOKUP_ODD_BIT = {0,1,2,3,4,5,6,7,8},
+
+	.TAG_VLAN_MASK_REG = {30,14}, // +N
+	.TAG_VLAN_MASK_EVEN_BIT = {0,1,2,3,4,5,6,7,8},
+	.TAG_VLAN_MASK_ODD_BIT = {0,1,2,3,4,5,6,7,8},
+
+	.RESET_VAL = 0x55AA,
+	.RESET_REG = {30,0},
+	.MODE_VAL = 0,
+	.MODE_REG = NOTSUPPORTED,
+
+	.ROUTER_CONTROL_REG = {30,30},
+	.ROUTER_EN_BIT = 11,
+	.NUMLAN_GROUPS_MAX = 8,
+	.NUMLAN_GROUPS_BIT = 8, // {0-2}
+
+	.VLAN_CONTROL_REG = {30,13},
+	.TAG_VLAN_BIT = 3,
+
+	.CPU_PORT = 8,
+	.NUM_PORTS = 9,
+
+	.MII_REGISTER_EN = NOTSUPPORTED,
+
+	.update_state = ip175c_update_state,
+	.set_vlan_mode = ip175c_set_vlan_mode,
+	.reset = ip175c_reset,
+};
+
+static const struct register_mappings IP175C = {
+	.NAME = "IP175C",
+	.MODEL_NO = 0x18,
+	.VLAN_DEFAULT_TAG_REG = {
+		{29,24},{29,25},{29,26},{29,27},{29,28},{29,30},
+		NOTSUPPORTED,NOTSUPPORTED,NOTSUPPORTED
+	},
+
+	.ADD_TAG_REG = {29,23},
+	.REMOVE_TAG_REG = {29,23},
+	.ADD_TAG_BIT = {11,12,13,14,15,1,-1,-1,-1},
+	.REMOVE_TAG_BIT = {6,7,8,9,10,0,-1,-1,-1},
+
+	.SIMPLE_VLAN_REGISTERS = 0,
+
+	.VLAN_LOOKUP_REG = {29,19},// +N/2
+	.VLAN_LOOKUP_REG_5 = {30,18},
+	.VLAN_LOOKUP_EVEN_BIT = {8,9,10,11,12,15,-1,-1,-1},
+	.VLAN_LOOKUP_ODD_BIT = {0,1,2,3,4,7,-1,-1,-1},
+
+	.TAG_VLAN_MASK_REG = {30,1}, // +N/2
+	.TAG_VLAN_MASK_EVEN_BIT = {0,1,2,3,4,5,-1,-1,-1},
+	.TAG_VLAN_MASK_ODD_BIT = {8,9,10,11,12,13,-1,-1,-1},
+
+	.RESET_VAL = 0x175C,
+	.RESET_REG = {30,0},
+	.MODE_VAL = 0x175C,
+	.MODE_REG = {29,31},
+
+	.ROUTER_CONTROL_REG = {30,9},
+	.ROUTER_EN_BIT = 3,
+	.NUMLAN_GROUPS_MAX = 8,
+	.NUMLAN_GROUPS_BIT = 0, // {0-2}
+
+	.VLAN_CONTROL_REG = {30,9},
+	.TAG_VLAN_BIT = 7,
+
+	.NUM_PORTS = 6,
+	.CPU_PORT = 5,
+
+	.MII_REGISTER_EN = NOTSUPPORTED,
+
+	.update_state = ip175c_update_state,
+	.set_vlan_mode = ip175c_set_vlan_mode,
+	.reset = ip175c_reset,
+};
+
+static const struct register_mappings IP175A = {
+	.NAME = "IP175A",
+	.MODEL_NO = 0x05,
+	.VLAN_DEFAULT_TAG_REG = {
+		{0,24},{0,25},{0,26},{0,27},{0,28},NOTSUPPORTED,
+		NOTSUPPORTED,NOTSUPPORTED,NOTSUPPORTED
+	},
+
+	.ADD_TAG_REG = {0,23},
+	.REMOVE_TAG_REG = {0,23},
+	.ADD_TAG_BIT = {11,12,13,14,15,-1,-1,-1,-1},
+	.REMOVE_TAG_BIT = {6,7,8,9,10,-1,-1,-1,-1},
+
+	.SIMPLE_VLAN_REGISTERS = 0,
+
+	// Only programmable via EEPROM
+	.VLAN_LOOKUP_REG = NOTSUPPORTED,// +N/2
+	.VLAN_LOOKUP_REG_5 = NOTSUPPORTED,
+	.VLAN_LOOKUP_EVEN_BIT = {8,9,10,11,12,-1,-1,-1,-1},
+	.VLAN_LOOKUP_ODD_BIT = {0,1,2,3,4,-1,-1,-1,-1},
+
+	.TAG_VLAN_MASK_REG = NOTSUPPORTED, // +N/2,
+	.TAG_VLAN_MASK_EVEN_BIT = {-1,-1,-1,-1,-1,-1,-1,-1,-1},
+	.TAG_VLAN_MASK_ODD_BIT = {-1,-1,-1,-1,-1,-1,-1,-1,-1},
+
+	.RESET_VAL = -1,
+	.RESET_REG = NOTSUPPORTED,
+	.MODE_VAL = 0,
+	.MODE_REG = NOTSUPPORTED,
+
+	.ROUTER_CONTROL_REG = NOTSUPPORTED,
+	.VLAN_CONTROL_REG = NOTSUPPORTED,
+	.TAG_VLAN_BIT = -1,
+	.ROUTER_EN_BIT = -1,
+	.NUMLAN_GROUPS_MAX = -1,
+	.NUMLAN_GROUPS_BIT = -1, // {0-2}
+
+	.NUM_PORTS = 5,
+	.CPU_PORT = 4,
+
+	.MII_REGISTER_EN = {0, 18},
+	.MII_REGISTER_EN_BIT = 7,
+
+	.update_state = ip175c_update_state,
+	.set_vlan_mode = ip175c_set_vlan_mode,
+	.reset = ip175c_reset,
+};
+
+
+static int ip175d_update_state(struct ip17xx_state *state);
+static int ip175d_set_vlan_mode(struct ip17xx_state *state);
+static int ip175d_reset(struct ip17xx_state *state);
+
+static const struct register_mappings IP175D = {
+	.NAME = "IP175D",
+	.MODEL_NO = 0x18,
+
+	// The IP175D has a completely different interface, so we leave most
+	// of the registers undefined and switch to different code paths.
+
+	.VLAN_DEFAULT_TAG_REG = {
+		NOTSUPPORTED,NOTSUPPORTED,NOTSUPPORTED,NOTSUPPORTED,
+		NOTSUPPORTED,NOTSUPPORTED,NOTSUPPORTED,NOTSUPPORTED,
+	},
+
+	.ADD_TAG_REG = NOTSUPPORTED,
+	.REMOVE_TAG_REG = NOTSUPPORTED,
+
+	.SIMPLE_VLAN_REGISTERS = 0,
+
+	.VLAN_LOOKUP_REG = NOTSUPPORTED,
+	.VLAN_LOOKUP_REG_5 = NOTSUPPORTED,
+	.TAG_VLAN_MASK_REG = NOTSUPPORTED,
+
+	.RESET_VAL = 0x175D,
+	.RESET_REG = {20,2},
+	.MODE_REG = NOTSUPPORTED,
+
+	.ROUTER_CONTROL_REG = NOTSUPPORTED,
+	.ROUTER_EN_BIT = -1,
+	.NUMLAN_GROUPS_BIT = -1,
+
+	.VLAN_CONTROL_REG = NOTSUPPORTED,
+	.TAG_VLAN_BIT = -1,
+
+	.NUM_PORTS = 6,
+	.CPU_PORT = 5,
+
+	.MII_REGISTER_EN = NOTSUPPORTED,
+
+	.update_state = ip175d_update_state,
+	.set_vlan_mode = ip175d_set_vlan_mode,
+	.reset = ip175d_reset,
+};
+
+struct ip17xx_state {
+	struct switch_dev dev;
+	struct mii_bus *mii_bus;
+	bool registered;
+
+	int router_mode;		// ROUTER_EN
+	int vlan_enabled;		// TAG_VLAN_EN
+	struct port_state {
+		u16 pvid;
+		unsigned int shareports;
+	} ports[MAX_PORTS];
+	unsigned int add_tag;
+	unsigned int remove_tag;
+	int num_vlans;
+	struct vlan_state {
+		unsigned int ports;
+		unsigned int tag;	// VLAN tag (IP175D only)
+	} vlans[MAX_VLANS];
+	const struct register_mappings *regs;
+	reg proc_mii; 	// phy/reg for the low level register access via swconfig
+
+	char buf[80];
+};
+
+#define get_state(_dev) container_of((_dev), struct ip17xx_state, dev)
+
+static int ip_phy_read(struct ip17xx_state *state, int port, int reg)
+{
+	int val = mdiobus_read(state->mii_bus, port, reg);
+	if (val < 0)
+		pr_warning("IP17xx: Unable to get MII register %d,%d: error %d\n", port, reg, -val);
+#ifdef DUMP_MII_IO
+	else
+		pr_debug("IP17xx: Read MII(%d,%d) -> %04x\n", port, reg, val);
+#endif
+	return val;
+}
+
+static int ip_phy_write(struct ip17xx_state *state, int port, int reg, u16 val)
+{
+	int err;
+
+#ifdef DUMP_MII_IO
+	pr_debug("IP17xx: Write MII(%d,%d) <- %04x\n", port, reg, val);
+#endif
+	err = mdiobus_write(state->mii_bus, port, reg, val);
+	if (err < 0)
+		pr_warning("IP17xx: Unable to write MII register %d,%d: error %d\n", port, reg, -err);
+	return err;
+}
+
+static int ip_phy_write_masked(struct ip17xx_state *state, int port, int reg, unsigned int mask, unsigned int data)
+{
+	int val = ip_phy_read(state, port, reg);
+	if (val < 0)
+		return 0;
+	return ip_phy_write(state, port, reg, (val & ~mask) | data);
+}
+
+static int getPhy(struct ip17xx_state *state, reg mii)
+{
+	if (!REG_SUPP(mii))
+		return -EFAULT;
+	return ip_phy_read(state, mii.p, mii.m);
+}
+
+static int setPhy(struct ip17xx_state *state, reg mii, u16 value)
+{
+	int err;
+
+	if (!REG_SUPP(mii))
+		return -EFAULT;
+	err = ip_phy_write(state, mii.p, mii.m, value);
+	if (err < 0)
+		return err;
+	mdelay(2);
+	getPhy(state, mii);
+	return 0;
+}
+
+
+/**
+ * These two macros are to simplify the mapping of logical bits to the bits in hardware.
+ * NOTE: these macros will return if there is an error!
+ */
+
+#define GET_PORT_BITS(state, bits, addr, bit_lookup)		\
+	do {							\
+		int i, val = getPhy((state), (addr));		\
+		if (val < 0)					\
+			return val;				\
+		(bits) = 0;					\
+		for (i = 0; i < MAX_PORTS; i++) {		\
+			if ((bit_lookup)[i] == -1) continue;	\
+			if (val & (1<<(bit_lookup)[i]))		\
+				(bits) |= (1<<i);		\
+		}						\
+	} while (0)
+
+#define SET_PORT_BITS(state, bits, addr, bit_lookup)		\
+	do {							\
+		int i, val = getPhy((state), (addr));		\
+		if (val < 0)					\
+			return val;				\
+		for (i = 0; i < MAX_PORTS; i++) {		\
+			unsigned int newmask = ((bits)&(1<<i));	\
+			if ((bit_lookup)[i] == -1) continue;	\
+			val &= ~(1<<(bit_lookup)[i]);		\
+			val |= ((newmask>>i)<<(bit_lookup)[i]);	\
+		}						\
+		val = setPhy((state), (addr), val);		\
+		if (val < 0)					\
+			return val;				\
+	} while (0)
+
+
+static int get_model(struct ip17xx_state *state)
+{
+	int id1, id2;
+	int oui_id, model_no, rev_no, chip_no;
+
+	id1 = ip_phy_read(state, 0, 2);
+	id2 = ip_phy_read(state, 0, 3);
+	oui_id = (id1 << 6) | ((id2 >> 10) & 0x3f);
+	model_no = (id2 >> 4) & 0x3f;
+	rev_no = id2 & 0xf;
+	pr_debug("IP17xx: Identified oui=%06x model=%02x rev=%X\n", oui_id, model_no, rev_no);
+
+	if (oui_id != 0x0090c3)  // No other oui_id should have reached us anyway
+		return -ENODEV;
+
+	if (model_no == IP175A.MODEL_NO) {
+		state->regs = &IP175A;
+	} else if (model_no == IP175C.MODEL_NO) {
+		/*
+		 *  Several models share the same model_no:
+		 *  178C has more PHYs, so we try whether the device responds to a read from PHY5
+		 *  175D has a new chip ID register
+		 *  175C has neither
+		 */
+		if (ip_phy_read(state, 5, 2) == 0x0243) {
+			state->regs = &IP178C;
+		} else {
+			chip_no = ip_phy_read(state, 20, 0);
+			pr_debug("IP17xx: Chip ID register reads %04x\n", chip_no);
+			if (chip_no == 0x175d) {
+				state->regs = &IP175D;
+			} else {
+				state->regs = &IP175C;
+			}
+		}
+	} else {
+		pr_warning("IP17xx: Found an unknown IC+ switch with model number %02x, revision %X.\n", model_no, rev_no);
+		return -EPERM;
+	}
+	return 0;
+}
+
+/*** Low-level functions for the older models ***/
+
+/** Only set vlan and router flags in the switch **/
+static int ip175c_set_flags(struct ip17xx_state *state)
+{
+	int val;
+
+	if (!REG_SUPP(state->regs->ROUTER_CONTROL_REG)) {
+		return 0;
+	}
+
+	val = getPhy(state, state->regs->ROUTER_CONTROL_REG);
+	if (val < 0) {
+		return val;
+	}
+	if (state->regs->ROUTER_EN_BIT >= 0) {
+		if (state->router_mode) {
+			val |= (1<<state->regs->ROUTER_EN_BIT);
+		} else {
+			val &= (~(1<<state->regs->ROUTER_EN_BIT));
+		}
+	}
+	if (state->regs->TAG_VLAN_BIT >= 0) {
+		if (state->vlan_enabled) {
+			val |= (1<<state->regs->TAG_VLAN_BIT);
+		} else {
+			val &= (~(1<<state->regs->TAG_VLAN_BIT));
+		}
+	}
+	if (state->regs->NUMLAN_GROUPS_BIT >= 0) {
+		val &= (~((state->regs->NUMLAN_GROUPS_MAX-1)<<state->regs->NUMLAN_GROUPS_BIT));
+		if (state->num_vlans > state->regs->NUMLAN_GROUPS_MAX) {
+			val |= state->regs->NUMLAN_GROUPS_MAX << state->regs->NUMLAN_GROUPS_BIT;
+		} else if (state->num_vlans >= 1) {
+			val |= (state->num_vlans-1) << state->regs->NUMLAN_GROUPS_BIT;
+		}
+	}
+	return setPhy(state, state->regs->ROUTER_CONTROL_REG, val);
+}
+
+/** Set all VLAN and port state.  Usually you should call "correct_vlan_state" first. **/
+static int ip175c_set_state(struct ip17xx_state *state)
+{
+	int j;
+	int i;
+	SET_PORT_BITS(state, state->add_tag,
+				  state->regs->ADD_TAG_REG, state->regs->ADD_TAG_BIT);
+	SET_PORT_BITS(state, state->remove_tag,
+				  state->regs->REMOVE_TAG_REG, state->regs->REMOVE_TAG_BIT);
+
+	if (REG_SUPP(state->regs->VLAN_LOOKUP_REG)) {
+		for (j=0; j<state->regs->NUM_PORTS; j++) {
+			reg addr;
+			const bitnum *bit_lookup = (j%2==0)?
+				state->regs->VLAN_LOOKUP_EVEN_BIT:
+				state->regs->VLAN_LOOKUP_ODD_BIT;
+
+			addr = state->regs->VLAN_LOOKUP_REG;
+			if (state->regs->SIMPLE_VLAN_REGISTERS) {
+				addr.m += j;
+			} else {
+				switch (j) {
+				case 0:
+				case 1:
+					break;
+				case 2:
+				case 3:
+					addr.m+=1;
+					break;
+				case 4:
+					addr.m+=2;
+					break;
+				case 5:
+					addr = state->regs->VLAN_LOOKUP_REG_5;
+					break;
+				default:
+					addr.m = -1; // shouldn't get here, but...
+					break;
+				}
+			}
+			//printf("shareports for %d is %02X\n",j,state->ports[j].shareports);
+			if (REG_SUPP(addr)) {
+				SET_PORT_BITS(state, state->ports[j].shareports, addr, bit_lookup);
+			}
+		}
+	}
+	if (REG_SUPP(state->regs->TAG_VLAN_MASK_REG)) {
+		for (j=0; j<MAX_VLANS; j++) {
+			reg addr = state->regs->TAG_VLAN_MASK_REG;
+			const bitnum *bit_lookup = (j%2==0)?
+				state->regs->TAG_VLAN_MASK_EVEN_BIT:
+				state->regs->TAG_VLAN_MASK_ODD_BIT;
+			unsigned int vlan_mask;
+			if (state->regs->SIMPLE_VLAN_REGISTERS) {
+				addr.m += j;
+			} else {
+				addr.m += j/2;
+			}
+			vlan_mask = state->vlans[j].ports;
+			SET_PORT_BITS(state, vlan_mask, addr, bit_lookup);
+		}
+	}
+
+	for (i=0; i<MAX_PORTS; i++) {
+		if (REG_SUPP(state->regs->VLAN_DEFAULT_TAG_REG[i])) {
+			int err = setPhy(state, state->regs->VLAN_DEFAULT_TAG_REG[i],
+					state->ports[i].pvid);
+			if (err < 0) {
+				return err;
+			}
+		}
+	}
+
+	return ip175c_set_flags(state);
+}
+
+/**
+ *  Uses only the VLAN port mask and the add tag mask to generate the other fields:
+ *  which ports are part of the same VLAN, removing vlan tags, and VLAN tag ids.
+ */
+static void ip175c_correct_vlan_state(struct ip17xx_state *state)
+{
+	int i, j;
+	state->num_vlans = 0;
+	for (i=0; i<MAX_VLANS; i++) {
+		if (state->vlans[i].ports != 0) {
+			state->num_vlans = i+1; // Hack -- we need to store the "set" vlans somewhere...
+		}
+	}
+
+	for (i=0; i<state->regs->NUM_PORTS; i++) {
+		unsigned int portmask = (1<<i);
+		if (!state->vlan_enabled) {
+			// Share with everybody!
+			state->ports[i].shareports = (1<<state->regs->NUM_PORTS)-1;
+			continue;
+		}
+		state->ports[i].shareports = portmask;
+		for (j=0; j<MAX_VLANS; j++) {
+			if (state->vlans[j].ports & portmask)
+				state->ports[i].shareports |= state->vlans[j].ports;
+		}
+	}
+}
+
+static int ip175c_update_state(struct ip17xx_state *state)
+{
+	ip175c_correct_vlan_state(state);
+	return ip175c_set_state(state);
+}
+
+static int ip175c_set_vlan_mode(struct ip17xx_state *state)
+{
+	return ip175c_update_state(state);
+}
+
+static int ip175c_reset(struct ip17xx_state *state)
+{
+	int err;
+
+	if (REG_SUPP(state->regs->MODE_REG)) {
+		err = setPhy(state, state->regs->MODE_REG, state->regs->MODE_VAL);
+		if (err < 0)
+			return err;
+		err = getPhy(state, state->regs->MODE_REG);
+		if (err < 0)
+			return err;
+	}
+
+	return ip175c_update_state(state);
+}
+
+/*** Low-level functions for IP175D ***/
+
+static int ip175d_update_state(struct ip17xx_state *state)
+{
+	unsigned int filter_mask = 0;
+	unsigned int ports[16], add[16], rem[16];
+	int i, j;
+	int err = 0;
+
+	for (i = 0; i < 16; i++) {
+		ports[i] = 0;
+		add[i] = 0;
+		rem[i] = 0;
+		if (!state->vlan_enabled) {
+			err |= ip_phy_write(state, 22, 14+i, i+1);	// default tags
+			ports[i] = 0x3f;
+			continue;
+		}
+		if (!state->vlans[i].tag) {
+			// Reset the filter
+			err |= ip_phy_write(state, 22, 14+i, 0);	// tag
+			continue;
+		}
+		filter_mask |= 1 << i;
+		err |= ip_phy_write(state, 22, 14+i, state->vlans[i].tag);
+		ports[i] = state->vlans[i].ports;
+		for (j = 0; j < 6; j++) {
+			if (ports[i] & (1 << j)) {
+				if (state->add_tag & (1 << j))
+					add[i] |= 1 << j;
+				if (state->remove_tag & (1 << j))
+					rem[i] |= 1 << j;
+			}
+		}
+	}
+
+	// Port masks, tag adds and removals
+	for (i = 0; i < 8; i++) {
+		err |= ip_phy_write(state, 23, i, ports[2*i] | (ports[2*i+1] << 8));
+		err |= ip_phy_write(state, 23, 8+i, add[2*i] | (add[2*i+1] << 8));
+		err |= ip_phy_write(state, 23, 16+i, rem[2*i] | (rem[2*i+1] << 8));
+	}
+	err |= ip_phy_write(state, 22, 10, filter_mask);
+
+	// Default VLAN tag for each port
+	for (i = 0; i < 6; i++)
+		err |= ip_phy_write(state, 22, 4+i, state->vlans[state->ports[i].pvid].tag);
+
+	return (err ? -EIO : 0);
+}
+
+static int ip175d_set_vlan_mode(struct ip17xx_state *state)
+{
+	int i;
+	int err = 0;
+
+	if (state->vlan_enabled) {
+		// VLAN classification rules: tag-based VLANs, use VID to classify,
+		// drop packets that cannot be classified.
+		err |= ip_phy_write_masked(state, 22, 0, 0x3fff, 0x003f);
+
+		// Ingress rules: CFI=1 dropped, null VID is untagged, VID=1 passed,
+		// VID=0xfff discarded, admin both tagged and untagged, ingress
+		// filters enabled.
+		err |= ip_phy_write_masked(state, 22, 1, 0x0fff, 0x0c3f);
+
+		// Egress rules: IGMP processing off, keep VLAN header off
+		err |= ip_phy_write_masked(state, 22, 2, 0x0fff, 0x0000);
+	} else {
+		// VLAN classification rules: everything off & clear table
+		err |= ip_phy_write_masked(state, 22, 0, 0xbfff, 0x8000);
+
+		// Ingress and egress rules: set to defaults
+		err |= ip_phy_write_masked(state, 22, 1, 0x0fff, 0x0c3f);
+		err |= ip_phy_write_masked(state, 22, 2, 0x0fff, 0x0000);
+	}
+
+	// Reset default VLAN for each port to 0
+	for (i = 0; i < 6; i++)
+		state->ports[i].pvid = 0;
+
+	err |= ip175d_update_state(state);
+
+	return (err ? -EIO : 0);
+}
+
+static int ip175d_reset(struct ip17xx_state *state)
+{
+	int err = 0;
+
+	// Disable the special tagging mode
+	err |= ip_phy_write_masked(state, 21, 22, 0x0003, 0x0000);
+
+	// Set 802.1q protocol type
+	err |= ip_phy_write(state, 22, 3, 0x8100);
+
+	state->vlan_enabled = 0;
+	err |= ip175d_set_vlan_mode(state);
+
+	return (err ? -EIO : 0);
+}
+
+/*** High-level functions ***/
+
+static int ip17xx_get_enable_vlan(struct switch_dev *dev, const struct switch_attr *attr, struct switch_val *val)
+{
+	struct ip17xx_state *state = get_state(dev);
+
+	val->value.i = state->vlan_enabled;
+	return 0;
+}
+
+static void ip17xx_reset_vlan_config(struct ip17xx_state *state)
+{
+	int i;
+
+	state->remove_tag = (state->vlan_enabled ? ((1<<state->regs->NUM_PORTS)-1) : 0x0000);
+	state->add_tag = 0x0000;
+	for (i = 0; i < MAX_VLANS; i++) {
+		state->vlans[i].ports = 0x0000;
+		state->vlans[i].tag = (i ? i : 16);
+	}
+	for (i = 0; i < MAX_PORTS; i++)
+		state->ports[i].pvid = 0;
+}
+
+static int ip17xx_set_enable_vlan(struct switch_dev *dev, const struct switch_attr *attr, struct switch_val *val)
+{
+	struct ip17xx_state *state = get_state(dev);
+	int enable;
+
+	enable = val->value.i;
+	if (state->vlan_enabled == enable) {
+		// Do not change any state.
+		return 0;
+	}
+	state->vlan_enabled = enable;
+
+	// Otherwise, if we are switching state, set fields to a known default.
+	ip17xx_reset_vlan_config(state);
+
+	return state->regs->set_vlan_mode(state);
+}
+
+static int ip17xx_get_ports(struct switch_dev *dev, struct switch_val *val)
+{
+	struct ip17xx_state *state = get_state(dev);
+	int b;
+	int ind;
+	unsigned int ports;
+
+	if (val->port_vlan >= dev->vlans || val->port_vlan < 0)
+		return -EINVAL;
+
+	ports = state->vlans[val->port_vlan].ports;
+	b = 0;
+	ind = 0;
+	while (b < MAX_PORTS) {
+		if (ports&1) {
+			int istagged = ((state->add_tag >> b) & 1);
+			val->value.ports[ind].id = b;
+			val->value.ports[ind].flags = (istagged << SWITCH_PORT_FLAG_TAGGED);
+			ind++;
+		}
+		b++;
+		ports >>= 1;
+	}
+	val->len = ind;
+
+	return 0;
+}
+
+static int ip17xx_set_ports(struct switch_dev *dev, struct switch_val *val)
+{
+	struct ip17xx_state *state = get_state(dev);
+	int i;
+
+	if (val->port_vlan >= dev->vlans || val->port_vlan < 0)
+		return -EINVAL;
+
+	state->vlans[val->port_vlan].ports = 0;
+	for (i = 0; i < val->len; i++) {
+		unsigned int bitmask = (1<<val->value.ports[i].id);
+		state->vlans[val->port_vlan].ports |= bitmask;
+		if (val->value.ports[i].flags & (1<<SWITCH_PORT_FLAG_TAGGED)) {
+			state->add_tag |= bitmask;
+			state->remove_tag &= (~bitmask);
+		} else {
+			state->add_tag &= (~bitmask);
+			state->remove_tag |= bitmask;
+		}
+	}
+
+	return state->regs->update_state(state);
+}
+
+static int ip17xx_apply(struct switch_dev *dev)
+{
+	struct ip17xx_state *state = get_state(dev);
+
+	if (REG_SUPP(state->regs->MII_REGISTER_EN)) {
+		int val = getPhy(state, state->regs->MII_REGISTER_EN);
+		if (val < 0) {
+			return val;
+		}
+		val |= (1<<state->regs->MII_REGISTER_EN_BIT);
+		return setPhy(state, state->regs->MII_REGISTER_EN, val);
+	}
+	return 0;
+}
+
+static int ip17xx_reset(struct switch_dev *dev)
+{
+	struct ip17xx_state *state = get_state(dev);
+	int i, err;
+
+	if (REG_SUPP(state->regs->RESET_REG)) {
+		err = setPhy(state, state->regs->RESET_REG, state->regs->RESET_VAL);
+		if (err < 0)
+			return err;
+		err = getPhy(state, state->regs->RESET_REG);
+
+		/*
+		 *  Data sheet specifies reset period to be 2 msec.
+		 *  (I don't see any mention of the 2ms delay in the IP178C spec, only
+		 *  in IP175C, but it can't hurt.)
+		 */
+		mdelay(2);
+	}
+
+	/* reset switch ports */
+	for (i = 0; i < state->regs->NUM_PORTS-1; i++) {
+		err = ip_phy_write(state, i, MII_BMCR, BMCR_RESET);
+		if (err < 0)
+			return err;
+	}
+
+	state->router_mode = 0;
+	state->vlan_enabled = 0;
+	ip17xx_reset_vlan_config(state);
+
+	return state->regs->reset(state);
+}
+
+static int ip17xx_get_tagged(struct switch_dev *dev, const struct switch_attr *attr, struct switch_val *val)
+{
+	struct ip17xx_state *state = get_state(dev);
+
+	if (state->add_tag & (1<<val->port_vlan)) {
+		if (state->remove_tag & (1<<val->port_vlan))
+			val->value.i = 3; // shouldn't ever happen.
+		else
+			val->value.i = 1;
+	} else {
+		if (state->remove_tag & (1<<val->port_vlan))
+			val->value.i = 0;
+		else
+			val->value.i = 2;
+	}
+	return 0;
+}
+
+static int ip17xx_set_tagged(struct switch_dev *dev, const struct switch_attr *attr, struct switch_val *val)
+{
+	struct ip17xx_state *state = get_state(dev);
+
+	state->add_tag &= ~(1<<val->port_vlan);
+	state->remove_tag &= ~(1<<val->port_vlan);
+
+	if (val->value.i == 0)
+		state->remove_tag |= (1<<val->port_vlan);
+	if (val->value.i == 1)
+		state->add_tag |= (1<<val->port_vlan);
+
+	return state->regs->update_state(state);
+}
+
+/** Get the current phy address */
+static int ip17xx_get_phy(struct switch_dev *dev, const struct switch_attr *attr, struct switch_val *val)
+{
+	struct ip17xx_state *state = get_state(dev);
+
+	val->value.i = state->proc_mii.p;
+	return 0;
+}
+
+/** Set a new phy address for low level access to registers */
+static int ip17xx_set_phy(struct switch_dev *dev, const struct switch_attr *attr, struct switch_val *val)
+{
+	struct ip17xx_state *state = get_state(dev);
+	int new_reg = val->value.i;
+
+	if (new_reg < 0 || new_reg > 31)
+		state->proc_mii.p = (u16)-1;
+	else
+		state->proc_mii.p = (u16)new_reg;
+	return 0;
+}
+
+/** Get the current register number */
+static int ip17xx_get_reg(struct switch_dev *dev, const struct switch_attr *attr, struct switch_val *val)
+{
+	struct ip17xx_state *state = get_state(dev);
+
+	val->value.i = state->proc_mii.m;
+	return 0;
+}
+
+/** Set a new register address for low level access to registers */
+static int ip17xx_set_reg(struct switch_dev *dev, const struct switch_attr *attr, struct switch_val *val)
+{
+	struct ip17xx_state *state = get_state(dev);
+	int new_reg = val->value.i;
+
+	if (new_reg < 0 || new_reg > 31)
+		state->proc_mii.m = (u16)-1;
+	else
+		state->proc_mii.m = (u16)new_reg;
+	return 0;
+}
+
+/** Get the register content of state->proc_mii */
+static int ip17xx_get_val(struct switch_dev *dev, const struct switch_attr *attr, struct switch_val *val)
+{
+	struct ip17xx_state *state = get_state(dev);
+	int retval = -EINVAL;
+	if (REG_SUPP(state->proc_mii))
+		retval = getPhy(state, state->proc_mii);
+
+	if (retval < 0) {
+		return retval;
+	} else {
+		val->value.i = retval;
+		return 0;
+	}
+}
+
+/** Write a value to the register defined by phy/reg above */
+static int ip17xx_set_val(struct switch_dev *dev, const struct switch_attr *attr, struct switch_val *val)
+{
+	struct ip17xx_state *state = get_state(dev);
+	int myval, err = -EINVAL;
+
+	myval = val->value.i;
+	if (myval <= 0xffff && myval >= 0 && REG_SUPP(state->proc_mii)) {
+		err = setPhy(state, state->proc_mii, (u16)myval);
+	}
+	return err;
+}
+
+static int ip17xx_read_name(struct switch_dev *dev, const struct switch_attr *attr, struct switch_val *val)
+{
+	struct ip17xx_state *state = get_state(dev);
+	val->value.s = state->regs->NAME; // Just a const pointer, won't be freed by swconfig.
+	return 0;
+}
+
+static int ip17xx_get_tag(struct switch_dev *dev, const struct switch_attr *attr, struct switch_val *val)
+{
+	struct ip17xx_state *state = get_state(dev);
+	int vlan = val->port_vlan;
+
+	if (vlan < 0 || vlan >= MAX_VLANS)
+		return -EINVAL;
+
+	val->value.i = state->vlans[vlan].tag;
+	return 0;
+}
+
+static int ip17xx_set_tag(struct switch_dev *dev, const struct switch_attr *attr, struct switch_val *val)
+{
+	struct ip17xx_state *state = get_state(dev);
+	int vlan = val->port_vlan;
+	int tag = val->value.i;
+
+	if (vlan < 0 || vlan >= MAX_VLANS)
+		return -EINVAL;
+
+	if (tag < 0 || tag > 4095)
+		return -EINVAL;
+
+	state->vlans[vlan].tag = tag;
+	return state->regs->update_state(state);
+}
+
+static int ip17xx_set_port_speed(struct switch_dev *dev, const struct switch_attr *attr, struct switch_val *val)
+{
+	struct ip17xx_state *state = get_state(dev);
+	int nr = val->port_vlan;
+	int ctrl;
+	int autoneg;
+	int speed;
+	if (val->value.i == 100) {
+		speed = 1;
+		autoneg = 0;
+	} else if (val->value.i == 10) {
+		speed = 0;
+		autoneg = 0;
+	} else {
+		autoneg = 1;
+		speed = 1;
+	}
+
+	/* Can't set speed for cpu port */
+	if (nr == state->regs->CPU_PORT)
+		return -EINVAL;
+
+	if (nr >= dev->ports || nr < 0)
+		return -EINVAL;
+
+	ctrl = ip_phy_read(state, nr, 0);
+	if (ctrl < 0)
+		return -EIO;
+
+	ctrl &= (~(1<<12));
+	ctrl &= (~(1<<13));
+	ctrl |= (autoneg<<12);
+	ctrl |= (speed<<13);
+
+	return ip_phy_write(state, nr, 0, ctrl);
+}
+
+static int ip17xx_get_port_speed(struct switch_dev *dev, const struct switch_attr *attr, struct switch_val *val)
+{
+	struct ip17xx_state *state = get_state(dev);
+	int nr = val->port_vlan;
+	int speed, status;
+
+	if (nr == state->regs->CPU_PORT) {
+		val->value.i = 100;
+		return 0;
+	}
+
+	if (nr >= dev->ports || nr < 0)
+		return -EINVAL;
+
+	status = ip_phy_read(state, nr, 1);
+	speed = ip_phy_read(state, nr, 18);
+	if (status < 0 || speed < 0)
+		return -EIO;
+
+	if (status & 4)
+		val->value.i = ((speed & (1<<11)) ? 100 : 10);
+	else
+		val->value.i = 0;
+
+	return 0;
+}
+
+static int ip17xx_get_port_status(struct switch_dev *dev, const struct switch_attr *attr, struct switch_val *val)
+{
+	struct ip17xx_state *state = get_state(dev);
+	int ctrl, speed, status;
+	int nr = val->port_vlan;
+	int len;
+	char *buf = state->buf; // fixed-length at 80.
+
+	if (nr == state->regs->CPU_PORT) {
+		sprintf(buf, "up, 100 Mbps, cpu port");
+		val->value.s = buf;
+		return 0;
+	}
+
+	if (nr >= dev->ports || nr < 0)
+		return -EINVAL;
+
+	ctrl = ip_phy_read(state, nr, 0);
+	status = ip_phy_read(state, nr, 1);
+	speed = ip_phy_read(state, nr, 18);
+	if (ctrl < 0 || status < 0 || speed < 0)
+		return -EIO;
+
+	if (status & 4)
+		len = sprintf(buf, "up, %d Mbps, %s duplex",
+			((speed & (1<<11)) ? 100 : 10),
+			((speed & (1<<10)) ? "full" : "half"));
+	else
+		len = sprintf(buf, "down");
+
+	if (ctrl & (1<<12)) {
+		len += sprintf(buf+len, ", auto-negotiate");
+		if (!(status & (1<<5)))
+			len += sprintf(buf+len, " (in progress)");
+	} else {
+		len += sprintf(buf+len, ", fixed speed (%d)",
+			((ctrl & (1<<13)) ? 100 : 10));
+	}
+
+	buf[len] = '\0';
+	val->value.s = buf;
+	return 0;
+}
+
+static int ip17xx_get_pvid(struct switch_dev *dev, int port, int *val)
+{
+	struct ip17xx_state *state = get_state(dev);
+
+	*val = state->ports[port].pvid;
+	return 0;
+}
+
+static int ip17xx_set_pvid(struct switch_dev *dev, int port, int val)
+{
+	struct ip17xx_state *state = get_state(dev);
+
+	if (val < 0 || val >= MAX_VLANS)
+		return -EINVAL;
+
+	state->ports[port].pvid = val;
+	return state->regs->update_state(state);
+}
+
+
+enum Ports {
+	IP17XX_PORT_STATUS,
+	IP17XX_PORT_LINK,
+	IP17XX_PORT_TAGGED,
+	IP17XX_PORT_PVID,
+};
+
+enum Globals {
+	IP17XX_ENABLE_VLAN,
+	IP17XX_GET_NAME,
+	IP17XX_REGISTER_PHY,
+	IP17XX_REGISTER_MII,
+	IP17XX_REGISTER_VALUE,
+	IP17XX_REGISTER_ERRNO,
+};
+
+enum Vlans {
+	IP17XX_VLAN_TAG,
+};
+
+static const struct switch_attr ip17xx_global[] = {
+	[IP17XX_ENABLE_VLAN] = {
+		.id = IP17XX_ENABLE_VLAN,
+		.type = SWITCH_TYPE_INT,
+		.name  = "enable_vlan",
+		.description = "Flag to enable or disable VLANs and tagging",
+		.get  = ip17xx_get_enable_vlan,
+		.set = ip17xx_set_enable_vlan,
+	},
+	[IP17XX_GET_NAME] = {
+		.id = IP17XX_GET_NAME,
+		.type = SWITCH_TYPE_STRING,
+		.description = "Returns the type of IC+ chip.",
+		.name  = "name",
+		.get  = ip17xx_read_name,
+		.set = NULL,
+	},
+	/* jal: added for low level debugging etc. */
+	[IP17XX_REGISTER_PHY] = {
+		.id = IP17XX_REGISTER_PHY,
+		.type = SWITCH_TYPE_INT,
+		.description = "Direct register access: set PHY (0-4, or 29,30,31)",
+		.name  = "phy",
+		.get  = ip17xx_get_phy,
+		.set = ip17xx_set_phy,
+	},
+	[IP17XX_REGISTER_MII] = {
+		.id = IP17XX_REGISTER_MII,
+		.type = SWITCH_TYPE_INT,
+		.description = "Direct register access: set MII register number (0-31)",
+		.name  = "reg",
+		.get  = ip17xx_get_reg,
+		.set = ip17xx_set_reg,
+	},
+	[IP17XX_REGISTER_VALUE] = {
+		.id = IP17XX_REGISTER_VALUE,
+		.type = SWITCH_TYPE_INT,
+		.description = "Direct register access: read/write to register (0-65535)",
+		.name  = "val",
+		.get  = ip17xx_get_val,
+		.set = ip17xx_set_val,
+	},
+};
+
+static const struct switch_attr ip17xx_vlan[] = {
+	[IP17XX_VLAN_TAG] = {
+		.id = IP17XX_VLAN_TAG,
+		.type = SWITCH_TYPE_INT,
+		.description = "VLAN ID (0-4095) [IP175D only]",
+		.name = "vid",
+		.get = ip17xx_get_tag,
+		.set = ip17xx_set_tag,
+	}
+};
+
+static const struct switch_attr ip17xx_port[] = {
+	[IP17XX_PORT_STATUS] = {
+		.id = IP17XX_PORT_STATUS,
+		.type = SWITCH_TYPE_STRING,
+		.description = "Returns Detailed port status",
+		.name  = "status",
+		.get  = ip17xx_get_port_status,
+		.set = NULL,
+	},
+	[IP17XX_PORT_LINK] = {
+		.id = IP17XX_PORT_LINK,
+		.type = SWITCH_TYPE_INT,
+		.description = "Link speed. Can write 0 for auto-negotiate, or 10 or 100",
+		.name  = "link",
+		.get  = ip17xx_get_port_speed,
+		.set = ip17xx_set_port_speed,
+	},
+	[IP17XX_PORT_TAGGED] = {
+		.id = IP17XX_PORT_LINK,
+		.type = SWITCH_TYPE_INT,
+		.description = "0 = untag, 1 = add tags, 2 = do not alter (This value is reset if vlans are altered)",
+		.name  = "tagged",
+		.get  = ip17xx_get_tagged,
+		.set = ip17xx_set_tagged,
+	},
+};
+
+static const struct switch_dev_ops ip17xx_ops = {
+	.attr_global = {
+		.attr = ip17xx_global,
+		.n_attr = ARRAY_SIZE(ip17xx_global),
+	},
+	.attr_port = {
+		.attr = ip17xx_port,
+		.n_attr = ARRAY_SIZE(ip17xx_port),
+	},
+	.attr_vlan = {
+		.attr = ip17xx_vlan,
+		.n_attr = ARRAY_SIZE(ip17xx_vlan),
+	},
+
+	.get_port_pvid = ip17xx_get_pvid,
+	.set_port_pvid = ip17xx_set_pvid,
+	.get_vlan_ports = ip17xx_get_ports,
+	.set_vlan_ports = ip17xx_set_ports,
+	.apply_config = ip17xx_apply,
+	.reset_switch = ip17xx_reset,
+};
+
+static int ip17xx_probe(struct phy_device *pdev)
+{
+	struct ip17xx_state *state;
+	struct switch_dev *dev;
+	int err;
+
+	/* We only attach to PHY 0, but use all available PHYs */
+	if (pdev->addr != 0)
+		return -ENODEV;
+
+	state = kzalloc(sizeof(*state), GFP_KERNEL);
+	if (!state)
+		return -ENOMEM;
+
+	dev = &state->dev;
+
+	pdev->priv = state;
+	state->mii_bus = pdev->bus;
+
+	err = get_model(state);
+	if (err < 0)
+		goto error;
+
+	dev->vlans = MAX_VLANS;
+	dev->cpu_port = state->regs->CPU_PORT;
+	dev->ports = state->regs->NUM_PORTS;
+	dev->name = state->regs->NAME;
+	dev->ops = &ip17xx_ops;
+
+	pr_info("IP17xx: Found %s at %s\n", dev->name, dev_name(&pdev->dev));
+	return 0;
+
+error:
+	kfree(state);
+	return err;
+}
+
+static int ip17xx_config_init(struct phy_device *pdev)
+{
+	struct ip17xx_state *state = pdev->priv;
+	struct net_device *dev = pdev->attached_dev;
+	int err;
+
+	err = register_switch(&state->dev, dev);
+	if (err < 0)
+		return err;
+
+	state->registered = true;
+	ip17xx_reset(&state->dev);
+	return 0;
+}
+
+static void ip17xx_remove(struct phy_device *pdev)
+{
+	struct ip17xx_state *state = pdev->priv;
+
+	if (state->registered)
+		unregister_switch(&state->dev);
+	kfree(state);
+}
+
+static int ip17xx_config_aneg(struct phy_device *pdev)
+{
+	return 0;
+}
+
+static int ip17xx_aneg_done(struct phy_device *pdev)
+{
+	return BMSR_ANEGCOMPLETE;
+}
+
+static int ip17xx_update_link(struct phy_device *pdev)
+{
+	pdev->link = 1;
+	return 0;
+}
+
+static int ip17xx_read_status(struct phy_device *pdev)
+{
+	pdev->speed = SPEED_100;
+	pdev->duplex = DUPLEX_FULL;
+	pdev->pause = pdev->asym_pause = 0;
+	pdev->link = 1;
+
+	return 0;
+}
+
+static struct phy_driver ip17xx_driver = {
+	.name		= "IC+ IP17xx",
+	.phy_id		= 0x02430c00,
+	.phy_id_mask	= 0x0ffffc00,
+	.features	= PHY_BASIC_FEATURES,
+	.probe		= ip17xx_probe,
+	.remove		= ip17xx_remove,
+	.config_init	= ip17xx_config_init,
+	.config_aneg	= ip17xx_config_aneg,
+	.aneg_done	= ip17xx_aneg_done,
+	.update_link	= ip17xx_update_link,
+	.read_status	= ip17xx_read_status,
+	.driver		= { .owner = THIS_MODULE },
+};
+
+static struct phy_driver ip175a_driver = {
+	.name		= "IC+ IP175A",
+	.phy_id		= 0x02430c50,
+	.phy_id_mask	= 0x0ffffff0,
+	.features	= PHY_BASIC_FEATURES,
+	.probe		= ip17xx_probe,
+	.remove		= ip17xx_remove,
+	.config_init	= ip17xx_config_init,
+	.config_aneg	= ip17xx_config_aneg,
+	.aneg_done	= ip17xx_aneg_done,
+	.update_link	= ip17xx_update_link,
+	.read_status	= ip17xx_read_status,
+	.driver		= { .owner = THIS_MODULE },
+};
+
+
+int __init ip17xx_init(void)
+{
+	int ret;
+
+	ret = phy_driver_register(&ip175a_driver);
+	if (ret < 0)
+		return ret;
+
+	return phy_driver_register(&ip17xx_driver);
+}
+
+void __exit ip17xx_exit(void)
+{
+	phy_driver_unregister(&ip17xx_driver);
+	phy_driver_unregister(&ip175a_driver);
+}
+
+MODULE_AUTHOR("Patrick Horn <patrick.horn@gmail.com>");
+MODULE_AUTHOR("Felix Fietkau <nbd@openwrt.org>");
+MODULE_AUTHOR("Martin Mares <mj@ucw.cz>");
+MODULE_LICENSE("GPL");
+
+module_init(ip17xx_init);
+module_exit(ip17xx_exit);
diff --git a/target/linux/generic/files/drivers/net/phy/mvsw61xx.c b/target/linux/generic/files/drivers/net/phy/mvsw61xx.c
new file mode 100644
index 0000000..f879056
--- /dev/null
+++ b/target/linux/generic/files/drivers/net/phy/mvsw61xx.c
@@ -0,0 +1,854 @@
+/*
+ * Marvell 88E61xx switch driver
+ *
+ * Copyright (c) 2014 Claudio Leite <leitec@staticky.com>
+ * Copyright (c) 2014 Nikita Nazarenko <nnazarenko@radiofid.com>
+ *
+ * Based on code (c) 2008 Felix Fietkau <nbd@openwrt.org>
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms of the GNU General Public License v2 as published by the
+ * Free Software Foundation
+ */
+
+#include <linux/kernel.h>
+#include <linux/module.h>
+#include <linux/init.h>
+#include <linux/list.h>
+#include <linux/mii.h>
+#include <linux/phy.h>
+#include <linux/of.h>
+#include <linux/of_mdio.h>
+#include <linux/delay.h>
+#include <linux/switch.h>
+#include <linux/device.h>
+#include <linux/platform_device.h>
+
+#include "mvsw61xx.h"
+
+MODULE_DESCRIPTION("Marvell 88E61xx Switch driver");
+MODULE_AUTHOR("Claudio Leite <leitec@staticky.com>");
+MODULE_AUTHOR("Nikita Nazarenko <nnazarenko@radiofid.com>");
+MODULE_LICENSE("GPL v2");
+MODULE_ALIAS("platform:mvsw61xx");
+
+/*
+ * Register access is done through direct or indirect addressing,
+ * depending on how the switch is physically connected.
+ *
+ * Direct addressing: all port and global registers directly
+ *   accessible via an address/register pair
+ *
+ * Indirect addressing: switch is mapped at a single address,
+ *   port and global registers accessible via a single command/data
+ *   register pair
+ */
+
+static int
+mvsw61xx_wait_mask_raw(struct mii_bus *bus, int addr,
+		int reg, u16 mask, u16 val)
+{
+	int i = 100;
+	u16 r;
+
+	do {
+		r = bus->read(bus, addr, reg);
+		if ((r & mask) == val)
+			return 0;
+	} while (--i > 0);
+
+	return -ETIMEDOUT;
+}
+
+static u16
+r16(struct mii_bus *bus, bool indirect, int base_addr, int addr, int reg)
+{
+	u16 ind_addr;
+
+	if (!indirect)
+		return bus->read(bus, addr, reg);
+
+	/* Indirect read: First, make sure switch is free */
+	mvsw61xx_wait_mask_raw(bus, base_addr, MV_INDIRECT_REG_CMD,
+			MV_INDIRECT_INPROGRESS, 0);
+
+	/* Load address and request read */
+	ind_addr = MV_INDIRECT_READ | (addr << MV_INDIRECT_ADDR_S) | reg;
+	bus->write(bus, base_addr, MV_INDIRECT_REG_CMD,
+			ind_addr);
+
+	/* Wait until it's ready */
+	mvsw61xx_wait_mask_raw(bus, base_addr, MV_INDIRECT_REG_CMD,
+			MV_INDIRECT_INPROGRESS, 0);
+
+	/* Read the requested data */
+	return bus->read(bus, base_addr, MV_INDIRECT_REG_DATA);
+}
+
+static void
+w16(struct mii_bus *bus, bool indirect, int base_addr, int addr,
+		int reg, u16 val)
+{
+	u16 ind_addr;
+
+	if (!indirect) {
+		bus->write(bus, addr, reg, val);
+		return;
+	}
+
+	/* Indirect write: First, make sure switch is free */
+	mvsw61xx_wait_mask_raw(bus, base_addr, MV_INDIRECT_REG_CMD,
+			MV_INDIRECT_INPROGRESS, 0);
+
+	/* Load the data to be written */
+	bus->write(bus, base_addr, MV_INDIRECT_REG_DATA, val);
+
+	/* Wait again for switch to be free */
+	mvsw61xx_wait_mask_raw(bus, base_addr, MV_INDIRECT_REG_CMD,
+			MV_INDIRECT_INPROGRESS, 0);
+
+	/* Load address, and issue write command */
+	ind_addr = MV_INDIRECT_WRITE | (addr << MV_INDIRECT_ADDR_S) | reg;
+	bus->write(bus, base_addr, MV_INDIRECT_REG_CMD,
+			ind_addr);
+}
+
+/* swconfig support */
+
+static inline u16
+sr16(struct switch_dev *dev, int addr, int reg)
+{
+	struct mvsw61xx_state *state = get_state(dev);
+
+	return r16(state->bus, state->is_indirect, state->base_addr, addr, reg);
+}
+
+static inline void
+sw16(struct switch_dev *dev, int addr, int reg, u16 val)
+{
+	struct mvsw61xx_state *state = get_state(dev);
+
+	w16(state->bus, state->is_indirect, state->base_addr, addr, reg, val);
+}
+
+static int
+mvsw61xx_wait_mask_s(struct switch_dev *dev, int addr,
+		int reg, u16 mask, u16 val)
+{
+	int i = 100;
+	u16 r;
+
+	do {
+		r = sr16(dev, addr, reg) & mask;
+		if (r == val)
+			return 0;
+	} while (--i > 0);
+
+	return -ETIMEDOUT;
+}
+
+static int
+mvsw61xx_get_port_mask(struct switch_dev *dev,
+		const struct switch_attr *attr, struct switch_val *val)
+{
+	struct mvsw61xx_state *state = get_state(dev);
+	char *buf = state->buf;
+	int port, len, i;
+	u16 reg;
+
+	port = val->port_vlan;
+	reg = sr16(dev, MV_PORTREG(VLANMAP, port)) & MV_PORTS_MASK;
+
+	len = sprintf(buf, "0x%04x: ", reg);
+
+	for (i = 0; i < MV_PORTS; i++) {
+		if (reg & (1 << i))
+			len += sprintf(buf + len, "%d ", i);
+		else if (i == port)
+			len += sprintf(buf + len, "(%d) ", i);
+	}
+
+	val->value.s = buf;
+
+	return 0;
+}
+
+static int
+mvsw61xx_get_port_qmode(struct switch_dev *dev,
+		const struct switch_attr *attr, struct switch_val *val)
+{
+	struct mvsw61xx_state *state = get_state(dev);
+
+	val->value.i = state->ports[val->port_vlan].qmode;
+
+	return 0;
+}
+
+static int
+mvsw61xx_set_port_qmode(struct switch_dev *dev,
+		const struct switch_attr *attr, struct switch_val *val)
+{
+	struct mvsw61xx_state *state = get_state(dev);
+
+	state->ports[val->port_vlan].qmode = val->value.i;
+
+	return 0;
+}
+
+static int
+mvsw61xx_get_port_pvid(struct switch_dev *dev, int port, int *val)
+{
+	struct mvsw61xx_state *state = get_state(dev);
+
+	*val = state->ports[port].pvid;
+
+	return 0;
+}
+
+static int
+mvsw61xx_set_port_pvid(struct switch_dev *dev, int port, int val)
+{
+	struct mvsw61xx_state *state = get_state(dev);
+
+	if (val < 0 || val >= MV_VLANS)
+		return -EINVAL;
+
+	state->ports[port].pvid = (u16)val;
+
+	return 0;
+}
+
+static int
+mvsw61xx_get_port_link(struct switch_dev *dev, int port,
+		struct switch_port_link *link)
+{
+	u16 status, speed;
+
+	status = sr16(dev, MV_PORTREG(STATUS, port));
+
+	link->link = status & MV_PORT_STATUS_LINK;
+	if (!link->link)
+		return 0;
+
+	link->duplex = status & MV_PORT_STATUS_FDX;
+
+	speed = (status & MV_PORT_STATUS_SPEED_MASK) >>
+			MV_PORT_STATUS_SPEED_SHIFT;
+
+	switch (speed) {
+	case MV_PORT_STATUS_SPEED_10:
+		link->speed = SWITCH_PORT_SPEED_10;
+		break;
+	case MV_PORT_STATUS_SPEED_100:
+		link->speed = SWITCH_PORT_SPEED_100;
+		break;
+	case MV_PORT_STATUS_SPEED_1000:
+		link->speed = SWITCH_PORT_SPEED_1000;
+		break;
+	}
+
+	return 0;
+}
+
+static int mvsw61xx_get_vlan_ports(struct switch_dev *dev,
+		struct switch_val *val)
+{
+	struct mvsw61xx_state *state = get_state(dev);
+	int i, j, mode, vno;
+
+	vno = val->port_vlan;
+
+	if (vno <= 0 || vno >= dev->vlans)
+		return -EINVAL;
+
+	for (i = 0, j = 0; i < dev->ports; i++) {
+		if (state->vlans[vno].mask & (1 << i)) {
+			val->value.ports[j].id = i;
+
+			mode = (state->vlans[vno].port_mode >> (i * 4)) & 0xf;
+			if (mode == MV_VTUCTL_EGRESS_TAGGED)
+				val->value.ports[j].flags =
+					(1 << SWITCH_PORT_FLAG_TAGGED);
+			else
+				val->value.ports[j].flags = 0;
+
+			j++;
+		}
+	}
+
+	val->len = j;
+
+	return 0;
+}
+
+static int mvsw61xx_set_vlan_ports(struct switch_dev *dev,
+		struct switch_val *val)
+{
+	struct mvsw61xx_state *state = get_state(dev);
+	int i, mode, pno, vno;
+
+	vno = val->port_vlan;
+
+	if (vno <= 0 || vno >= dev->vlans)
+		return -EINVAL;
+
+	state->vlans[vno].mask = 0;
+	state->vlans[vno].port_mode = 0;
+	state->vlans[vno].port_sstate = 0;
+
+	if(state->vlans[vno].vid == 0)
+		state->vlans[vno].vid = vno;
+
+	for (i = 0; i < val->len; i++) {
+		pno = val->value.ports[i].id;
+
+		state->vlans[vno].mask |= (1 << pno);
+		if (val->value.ports[i].flags &
+				(1 << SWITCH_PORT_FLAG_TAGGED))
+			mode = MV_VTUCTL_EGRESS_TAGGED;
+		else
+			mode = MV_VTUCTL_EGRESS_UNTAGGED;
+
+		state->vlans[vno].port_mode |= mode << (pno * 4);
+		state->vlans[vno].port_sstate |=
+			MV_STUCTL_STATE_FORWARDING << (pno * 4 + 2);
+	}
+
+	/*
+	 * DISCARD is nonzero, so it must be explicitly
+	 * set on ports not in the VLAN.
+	 */
+	for (i = 0; i < dev->ports; i++)
+		if (!(state->vlans[vno].mask & (1 << i)))
+			state->vlans[vno].port_mode |=
+				MV_VTUCTL_DISCARD << (i * 4);
+
+	return 0;
+}
+
+static int mvsw61xx_get_vlan_port_based(struct switch_dev *dev,
+		const struct switch_attr *attr, struct switch_val *val)
+{
+	struct mvsw61xx_state *state = get_state(dev);
+	int vno = val->port_vlan;
+
+	if (vno <= 0 || vno >= dev->vlans)
+		return -EINVAL;
+
+	if (state->vlans[vno].port_based)
+		val->value.i = 1;
+	else
+		val->value.i = 0;
+
+	return 0;
+}
+
+static int mvsw61xx_set_vlan_port_based(struct switch_dev *dev,
+		const struct switch_attr *attr, struct switch_val *val)
+{
+	struct mvsw61xx_state *state = get_state(dev);
+	int vno = val->port_vlan;
+
+	if (vno <= 0 || vno >= dev->vlans)
+		return -EINVAL;
+
+	if (val->value.i == 1)
+		state->vlans[vno].port_based = true;
+	else
+		state->vlans[vno].port_based = false;
+
+	return 0;
+}
+
+static int mvsw61xx_get_vid(struct switch_dev *dev,
+		const struct switch_attr *attr, struct switch_val *val)
+{
+	struct mvsw61xx_state *state = get_state(dev);
+	int vno = val->port_vlan;
+
+	if (vno <= 0 || vno >= dev->vlans)
+		return -EINVAL;
+
+	val->value.i = state->vlans[vno].vid;
+
+	return 0;
+}
+
+static int mvsw61xx_set_vid(struct switch_dev *dev,
+		const struct switch_attr *attr, struct switch_val *val)
+{
+	struct mvsw61xx_state *state = get_state(dev);
+	int vno = val->port_vlan;
+
+	if (vno <= 0 || vno >= dev->vlans)
+		return -EINVAL;
+
+	state->vlans[vno].vid = val->value.i;
+
+	return 0;
+}
+
+static int mvsw61xx_get_enable_vlan(struct switch_dev *dev,
+		const struct switch_attr *attr, struct switch_val *val)
+{
+	struct mvsw61xx_state *state = get_state(dev);
+
+	val->value.i = state->vlan_enabled;
+
+	return 0;
+}
+
+static int mvsw61xx_set_enable_vlan(struct switch_dev *dev,
+		const struct switch_attr *attr, struct switch_val *val)
+{
+	struct mvsw61xx_state *state = get_state(dev);
+
+	state->vlan_enabled = val->value.i;
+
+	return 0;
+}
+
+static int mvsw61xx_vtu_program(struct switch_dev *dev)
+{
+	struct mvsw61xx_state *state = get_state(dev);
+	u16 v1, v2, s1, s2;
+	int i;
+
+	/* Flush */
+	mvsw61xx_wait_mask_s(dev, MV_GLOBALREG(VTU_OP),
+			MV_VTUOP_INPROGRESS, 0);
+	sw16(dev, MV_GLOBALREG(VTU_OP),
+			MV_VTUOP_INPROGRESS | MV_VTUOP_PURGE);
+
+	/* Write VLAN table */
+	for (i = 1; i < dev->vlans; i++) {
+		if (state->vlans[i].mask == 0 ||
+				state->vlans[i].vid == 0 ||
+				state->vlans[i].port_based == true)
+			continue;
+
+		mvsw61xx_wait_mask_s(dev, MV_GLOBALREG(VTU_OP),
+				MV_VTUOP_INPROGRESS, 0);
+
+		/* Write per-VLAN port state into STU */
+		s1 = (u16) (state->vlans[i].port_sstate & 0xffff);
+		s2 = (u16) ((state->vlans[i].port_sstate >> 16) & 0xffff);
+
+		sw16(dev, MV_GLOBALREG(VTU_VID), MV_VTU_VID_VALID);
+		sw16(dev, MV_GLOBALREG(VTU_SID), i);
+		sw16(dev, MV_GLOBALREG(VTU_DATA1), s1);
+		sw16(dev, MV_GLOBALREG(VTU_DATA2), s2);
+		sw16(dev, MV_GLOBALREG(VTU_DATA3), 0);
+
+		sw16(dev, MV_GLOBALREG(VTU_OP),
+				MV_VTUOP_INPROGRESS | MV_VTUOP_STULOAD);
+		mvsw61xx_wait_mask_s(dev, MV_GLOBALREG(VTU_OP),
+				MV_VTUOP_INPROGRESS, 0);
+
+		/* Write VLAN information into VTU */
+		v1 = (u16) (state->vlans[i].port_mode & 0xffff);
+		v2 = (u16) ((state->vlans[i].port_mode >> 16) & 0xffff);
+
+		sw16(dev, MV_GLOBALREG(VTU_VID),
+				MV_VTU_VID_VALID | state->vlans[i].vid);
+		sw16(dev, MV_GLOBALREG(VTU_SID), i);
+		sw16(dev, MV_GLOBALREG(VTU_FID), i);
+		sw16(dev, MV_GLOBALREG(VTU_DATA1), v1);
+		sw16(dev, MV_GLOBALREG(VTU_DATA2), v2);
+		sw16(dev, MV_GLOBALREG(VTU_DATA3), 0);
+
+		sw16(dev, MV_GLOBALREG(VTU_OP),
+				MV_VTUOP_INPROGRESS | MV_VTUOP_LOAD);
+		mvsw61xx_wait_mask_s(dev, MV_GLOBALREG(VTU_OP),
+				MV_VTUOP_INPROGRESS, 0);
+	}
+
+	return 0;
+}
+
+static void mvsw61xx_vlan_port_config(struct switch_dev *dev, int vno)
+{
+	struct mvsw61xx_state *state = get_state(dev);
+	int i, mode;
+
+	for (i = 0; i < dev->ports; i++) {
+		if (!(state->vlans[vno].mask & (1 << i)))
+			continue;
+
+		mode = (state->vlans[vno].port_mode >> (i * 4)) & 0xf;
+
+		if(mode != MV_VTUCTL_EGRESS_TAGGED)
+			state->ports[i].pvid = state->vlans[vno].vid;
+
+		if (state->vlans[vno].port_based) {
+			state->ports[i].mask |= state->vlans[vno].mask;
+			state->ports[i].fdb = vno;
+		}
+		else
+			state->ports[i].qmode = MV_8021Q_MODE_SECURE;
+	}
+}
+
+static int mvsw61xx_update_state(struct switch_dev *dev)
+{
+	struct mvsw61xx_state *state = get_state(dev);
+	int i;
+	u16 reg;
+
+	if (!state->registered)
+		return -EINVAL;
+
+	/*
+	 * Set 802.1q-only mode if vlan_enabled is true.
+	 *
+	 * Without this, even if 802.1q is enabled for
+	 * a port/VLAN, it still depends on the port-based
+	 * VLAN mask being set.
+	 *
+	 * With this setting, port-based VLANs are still
+	 * functional, provided the VID is not in the VTU.
+	 */
+	reg = sr16(dev, MV_GLOBAL2REG(SDET_POLARITY));
+
+	if (state->vlan_enabled)
+		reg |= MV_8021Q_VLAN_ONLY;
+	else
+		reg &= ~MV_8021Q_VLAN_ONLY;
+
+	sw16(dev, MV_GLOBAL2REG(SDET_POLARITY), reg);
+
+	/*
+	 * Set port-based VLAN masks on each port
+	 * based only on VLAN definitions known to
+	 * the driver (i.e. in state).
+	 *
+	 * This means any pre-existing port mapping is
+	 * wiped out once our driver is initialized.
+	 */
+	for (i = 0; i < dev->ports; i++) {
+		state->ports[i].mask = 0;
+		state->ports[i].qmode = MV_8021Q_MODE_DISABLE;
+	}
+
+	for (i = 0; i < dev->vlans; i++)
+		mvsw61xx_vlan_port_config(dev, i);
+
+	for (i = 0; i < dev->ports; i++) {
+		reg = sr16(dev, MV_PORTREG(VLANID, i)) & ~MV_PVID_MASK;
+		reg |= state->ports[i].pvid;
+		sw16(dev, MV_PORTREG(VLANID, i), reg);
+
+		state->ports[i].mask &= ~(1 << i);
+
+		/* set default forwarding DB number and port mask */
+		reg = sr16(dev, MV_PORTREG(CONTROL1, i)) & ~MV_FDB_HI_MASK;
+		reg |= (state->ports[i].fdb >> MV_FDB_HI_SHIFT) &
+			MV_FDB_HI_MASK;
+		sw16(dev, MV_PORTREG(CONTROL1, i), reg);
+
+		reg = ((state->ports[i].fdb & 0xf) << MV_FDB_LO_SHIFT) |
+			state->ports[i].mask;
+		sw16(dev, MV_PORTREG(VLANMAP, i), reg);
+
+		reg = sr16(dev, MV_PORTREG(CONTROL2, i)) &
+			~MV_8021Q_MODE_MASK;
+		reg |= state->ports[i].qmode << MV_8021Q_MODE_SHIFT;
+		sw16(dev, MV_PORTREG(CONTROL2, i), reg);
+	}
+
+	mvsw61xx_vtu_program(dev);
+
+	return 0;
+}
+
+static int mvsw61xx_apply(struct switch_dev *dev)
+{
+	return mvsw61xx_update_state(dev);
+}
+
+static int mvsw61xx_reset(struct switch_dev *dev)
+{
+	struct mvsw61xx_state *state = get_state(dev);
+	int i;
+	u16 reg;
+
+	/* Disable all ports before reset */
+	for (i = 0; i < dev->ports; i++) {
+		reg = sr16(dev, MV_PORTREG(CONTROL, i)) &
+			~MV_PORTCTRL_FORWARDING;
+		sw16(dev, MV_PORTREG(CONTROL, i), reg);
+	}
+
+	reg = sr16(dev, MV_GLOBALREG(CONTROL)) | MV_CONTROL_RESET;
+
+	sw16(dev, MV_GLOBALREG(CONTROL), reg);
+	if (mvsw61xx_wait_mask_s(dev, MV_GLOBALREG(CONTROL),
+				MV_CONTROL_RESET, 0) < 0)
+		return -ETIMEDOUT;
+
+	for (i = 0; i < dev->ports; i++) {
+		state->ports[i].fdb = 0;
+		state->ports[i].qmode = 0;
+		state->ports[i].mask = 0;
+		state->ports[i].pvid = 0;
+
+		/* Force flow control off */
+		reg = sr16(dev, MV_PORTREG(PHYCTL, i)) & ~MV_PHYCTL_FC_MASK;
+		reg |= MV_PHYCTL_FC_DISABLE;
+		sw16(dev, MV_PORTREG(PHYCTL, i), reg);
+
+		/* Set port association vector */
+		sw16(dev, MV_PORTREG(ASSOC, i), (1 << i));
+	}
+
+	for (i = 0; i < dev->vlans; i++) {
+		state->vlans[i].port_based = false;
+		state->vlans[i].mask = 0;
+		state->vlans[i].vid = 0;
+		state->vlans[i].port_mode = 0;
+		state->vlans[i].port_sstate = 0;
+	}
+
+	state->vlan_enabled = 0;
+
+	mvsw61xx_update_state(dev);
+
+	/* Re-enable ports */
+	for (i = 0; i < dev->ports; i++) {
+		reg = sr16(dev, MV_PORTREG(CONTROL, i)) |
+			MV_PORTCTRL_FORWARDING;
+		sw16(dev, MV_PORTREG(CONTROL, i), reg);
+	}
+
+	return 0;
+}
+
+enum {
+	MVSW61XX_ENABLE_VLAN,
+};
+
+enum {
+	MVSW61XX_VLAN_PORT_BASED,
+	MVSW61XX_VLAN_ID,
+};
+
+enum {
+	MVSW61XX_PORT_MASK,
+	MVSW61XX_PORT_QMODE,
+};
+
+static const struct switch_attr mvsw61xx_global[] = {
+	[MVSW61XX_ENABLE_VLAN] = {
+		.id = MVSW61XX_ENABLE_VLAN,
+		.type = SWITCH_TYPE_INT,
+		.name = "enable_vlan",
+		.description = "Enable 802.1q VLAN support",
+		.get = mvsw61xx_get_enable_vlan,
+		.set = mvsw61xx_set_enable_vlan,
+	},
+};
+
+static const struct switch_attr mvsw61xx_vlan[] = {
+	[MVSW61XX_VLAN_PORT_BASED] = {
+		.id = MVSW61XX_VLAN_PORT_BASED,
+		.type = SWITCH_TYPE_INT,
+		.name = "port_based",
+		.description = "Use port-based (non-802.1q) VLAN only",
+		.get = mvsw61xx_get_vlan_port_based,
+		.set = mvsw61xx_set_vlan_port_based,
+	},
+	[MVSW61XX_VLAN_ID] = {
+		.id = MVSW61XX_VLAN_ID,
+		.type = SWITCH_TYPE_INT,
+		.name = "vid",
+		.description = "Get/set VLAN ID",
+		.get = mvsw61xx_get_vid,
+		.set = mvsw61xx_set_vid,
+	},
+};
+
+static const struct switch_attr mvsw61xx_port[] = {
+	[MVSW61XX_PORT_MASK] = {
+		.id = MVSW61XX_PORT_MASK,
+		.type = SWITCH_TYPE_STRING,
+		.description = "Port-based VLAN mask",
+		.name = "mask",
+		.get = mvsw61xx_get_port_mask,
+		.set = NULL,
+	},
+	[MVSW61XX_PORT_QMODE] = {
+		.id = MVSW61XX_PORT_QMODE,
+		.type = SWITCH_TYPE_INT,
+		.description = "802.1q mode: 0=off/1=fallback/2=check/3=secure",
+		.name = "qmode",
+		.get = mvsw61xx_get_port_qmode,
+		.set = mvsw61xx_set_port_qmode,
+	},
+};
+
+static const struct switch_dev_ops mvsw61xx_ops = {
+	.attr_global = {
+		.attr = mvsw61xx_global,
+		.n_attr = ARRAY_SIZE(mvsw61xx_global),
+	},
+	.attr_vlan = {
+		.attr = mvsw61xx_vlan,
+		.n_attr = ARRAY_SIZE(mvsw61xx_vlan),
+	},
+	.attr_port = {
+		.attr = mvsw61xx_port,
+		.n_attr = ARRAY_SIZE(mvsw61xx_port),
+	},
+	.get_port_link = mvsw61xx_get_port_link,
+	.get_port_pvid = mvsw61xx_get_port_pvid,
+	.set_port_pvid = mvsw61xx_set_port_pvid,
+	.get_vlan_ports = mvsw61xx_get_vlan_ports,
+	.set_vlan_ports = mvsw61xx_set_vlan_ports,
+	.apply_config = mvsw61xx_apply,
+	.reset_switch = mvsw61xx_reset,
+};
+
+/* end swconfig stuff */
+
+static int mvsw61xx_probe(struct platform_device *pdev)
+{
+	struct mvsw61xx_state *state;
+	struct device_node *np = pdev->dev.of_node;
+	struct device_node *mdio;
+	char *model_str;
+	u32 val;
+	int err;
+
+	state = kzalloc(sizeof(*state), GFP_KERNEL);
+	if (!state)
+		return -ENOMEM;
+
+	mdio = of_parse_phandle(np, "mii-bus", 0);
+	if (!mdio) {
+		dev_err(&pdev->dev, "Couldn't get MII bus handle\n");
+		err = -ENODEV;
+		goto out_err;
+	}
+
+	state->bus = of_mdio_find_bus(mdio);
+	if (!state->bus) {
+		dev_err(&pdev->dev, "Couldn't find MII bus from handle\n");
+		err = -ENODEV;
+		goto out_err;
+	}
+
+	state->is_indirect = of_property_read_bool(np, "is-indirect");
+
+	if (state->is_indirect) {
+		if (of_property_read_u32(np, "reg", &val)) {
+			dev_err(&pdev->dev, "Switch address not specified\n");
+			err = -ENODEV;
+			goto out_err;
+		}
+
+		state->base_addr = val;
+	} else {
+		state->base_addr = MV_BASE;
+	}
+
+	state->model = r16(state->bus, state->is_indirect, state->base_addr,
+				MV_PORTREG(IDENT, 0)) & MV_IDENT_MASK;
+
+	switch(state->model) {
+	case MV_IDENT_VALUE_6171:
+		model_str = MV_IDENT_STR_6171;
+		break;
+	case MV_IDENT_VALUE_6172:
+		model_str = MV_IDENT_STR_6172;
+		break;
+	case MV_IDENT_VALUE_6176:
+		model_str = MV_IDENT_STR_6176;
+		break;
+	default:
+		dev_err(&pdev->dev, "No compatible switch found at 0x%02x\n",
+				state->base_addr);
+		err = -ENODEV;
+		goto out_err;
+	}
+
+	platform_set_drvdata(pdev, state);
+	dev_info(&pdev->dev, "Found %s at %s:%02x\n", model_str,
+			state->bus->id, state->base_addr);
+
+	dev_info(&pdev->dev, "Using %sdirect addressing\n",
+			(state->is_indirect ? "in" : ""));
+
+	if (of_property_read_u32(np, "cpu-port-0", &val)) {
+		dev_err(&pdev->dev, "CPU port not set\n");
+		err = -ENODEV;
+		goto out_err;
+	}
+
+	state->cpu_port0 = val;
+
+	if (!of_property_read_u32(np, "cpu-port-1", &val))
+		state->cpu_port1 = val;
+	else
+		state->cpu_port1 = -1;
+
+	state->dev.vlans = MV_VLANS;
+	state->dev.cpu_port = state->cpu_port0;
+	state->dev.ports = MV_PORTS;
+	state->dev.name = model_str;
+	state->dev.ops = &mvsw61xx_ops;
+	state->dev.alias = dev_name(&pdev->dev);
+
+	err = register_switch(&state->dev, NULL);
+	if (err < 0)
+		goto out_err;
+
+	state->registered = true;
+
+	return 0;
+out_err:
+	kfree(state);
+	return err;
+}
+
+static int
+mvsw61xx_remove(struct platform_device *pdev)
+{
+	struct mvsw61xx_state *state = platform_get_drvdata(pdev);
+
+	if (state->registered)
+		unregister_switch(&state->dev);
+
+	kfree(state);
+
+	return 0;
+}
+
+static const struct of_device_id mvsw61xx_match[] = {
+	{ .compatible = "marvell,88e6171" },
+	{ .compatible = "marvell,88e6172" },
+	{ .compatible = "marvell,88e6176" },
+	{ }
+};
+MODULE_DEVICE_TABLE(of, mvsw61xx_match);
+
+static struct platform_driver mvsw61xx_driver = {
+	.probe = mvsw61xx_probe,
+	.remove = mvsw61xx_remove,
+	.driver = {
+		.name = "mvsw61xx",
+		.of_match_table = of_match_ptr(mvsw61xx_match),
+		.owner = THIS_MODULE,
+	},
+};
+
+static int __init mvsw61xx_module_init(void)
+{
+	return platform_driver_register(&mvsw61xx_driver);
+}
+late_initcall(mvsw61xx_module_init);
+
+static void __exit mvsw61xx_module_exit(void)
+{
+	platform_driver_unregister(&mvsw61xx_driver);
+}
+module_exit(mvsw61xx_module_exit);
diff --git a/target/linux/generic/files/drivers/net/phy/mvsw61xx.h b/target/linux/generic/files/drivers/net/phy/mvsw61xx.h
new file mode 100644
index 0000000..dbc6c92
--- /dev/null
+++ b/target/linux/generic/files/drivers/net/phy/mvsw61xx.h
@@ -0,0 +1,266 @@
+/*
+ * Marvell 88E61xx switch driver
+ *
+ * Copyright (c) 2014 Claudio Leite <leitec@staticky.com>
+ * Copyright (c) 2014 Nikita Nazarenko <nnazarenko@radiofid.com>
+ *
+ * Based on code (c) 2008 Felix Fietkau <nbd@openwrt.org>
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms of the GNU General Public License v2 as published by the
+ * Free Software Foundation
+ */
+
+#ifndef __MVSW61XX_H
+#define __MVSW61XX_H
+
+#define MV_PORTS			7
+#define MV_PORTS_MASK			((1 << MV_PORTS) - 1)
+
+#define MV_BASE				0x10
+
+#define MV_SWITCHPORT_BASE		0x10
+#define MV_SWITCHPORT(_n)		(MV_SWITCHPORT_BASE + (_n))
+#define MV_SWITCHREGS			(MV_BASE + 0xb)
+
+#define MV_VLANS			64
+
+enum {
+	MV_PORT_STATUS			= 0x00,
+	MV_PORT_PHYCTL			= 0x01,
+	MV_PORT_JAMCTL			= 0x02,
+	MV_PORT_IDENT			= 0x03,
+	MV_PORT_CONTROL			= 0x04,
+	MV_PORT_CONTROL1		= 0x05,
+	MV_PORT_VLANMAP			= 0x06,
+	MV_PORT_VLANID			= 0x07,
+	MV_PORT_CONTROL2		= 0x08,
+	MV_PORT_ASSOC			= 0x0b,
+	MV_PORT_RX_DISCARD_LOW		= 0x10,
+	MV_PORT_RX_DISCARD_HIGH		= 0x11,
+	MV_PORT_IN_FILTERED		= 0x12,
+	MV_PORT_OUT_ACCEPTED		= 0x13,
+};
+#define MV_PORTREG(_type, _port) MV_SWITCHPORT(_port), MV_PORT_##_type
+
+enum {
+	MV_PORT_STATUS_FDX		= (1 << 10),
+	MV_PORT_STATUS_LINK		= (1 << 11),
+};
+
+enum {
+	MV_PORT_STATUS_SPEED_10		= 0x00,
+	MV_PORT_STATUS_SPEED_100	= 0x01,
+	MV_PORT_STATUS_SPEED_1000	= 0x02,
+};
+#define MV_PORT_STATUS_SPEED_SHIFT	8
+#define MV_PORT_STATUS_SPEED_MASK	(3 << 8)
+
+enum {
+	MV_PORTCTRL_DISABLED		= (0 << 0),
+	MV_PORTCTRL_BLOCKING		= (1 << 0),
+	MV_PORTCTRL_LEARNING		= (2 << 0),
+	MV_PORTCTRL_FORWARDING		= (3 << 0),
+	MV_PORTCTRL_VLANTUN		= (1 << 7),
+	MV_PORTCTRL_EGRESS		= (1 << 12),
+};
+
+#define MV_PHYCTL_FC_MASK		(3 << 6)
+
+enum {
+	MV_PHYCTL_FC_ENABLE		= (3 << 6),
+	MV_PHYCTL_FC_DISABLE		= (1 << 6),
+};
+
+enum {
+	MV_8021Q_EGRESS_UNMODIFIED	= 0x00,
+	MV_8021Q_EGRESS_UNTAGGED	= 0x01,
+	MV_8021Q_EGRESS_TAGGED		= 0x02,
+	MV_8021Q_EGRESS_ADDTAG		= 0x03,
+};
+
+#define MV_8021Q_MODE_SHIFT		10
+#define MV_8021Q_MODE_MASK		(0x3 << MV_8021Q_MODE_SHIFT)
+
+enum {
+	MV_8021Q_MODE_DISABLE		= 0x00,
+	MV_8021Q_MODE_FALLBACK		= 0x01,
+	MV_8021Q_MODE_CHECK		= 0x02,
+	MV_8021Q_MODE_SECURE		= 0x03,
+};
+
+enum {
+	MV_8021Q_VLAN_ONLY		= (1 << 15),
+};
+
+#define MV_PORTASSOC_MONITOR		(1 << 15)
+
+enum {
+	MV_SWITCH_ATU_FID0		= 0x01,
+	MV_SWITCH_ATU_FID1		= 0x02,
+	MV_SWITCH_ATU_SID		= 0x03,
+	MV_SWITCH_CTRL			= 0x04,
+	MV_SWITCH_ATU_CTRL		= 0x0a,
+	MV_SWITCH_ATU_OP		= 0x0b,
+	MV_SWITCH_ATU_DATA		= 0x0c,
+	MV_SWITCH_ATU_MAC0		= 0x0d,
+	MV_SWITCH_ATU_MAC1		= 0x0e,
+	MV_SWITCH_ATU_MAC2		= 0x0f,
+	MV_SWITCH_GLOBAL		= 0x1b,
+	MV_SWITCH_GLOBAL2		= 0x1c,
+};
+#define MV_SWITCHREG(_type) MV_SWITCHREGS, MV_SWITCH_##_type
+
+enum {
+	MV_SWITCHCTL_EEIE		= (1 << 0),
+	MV_SWITCHCTL_PHYIE		= (1 << 1),
+	MV_SWITCHCTL_ATUDONE		= (1 << 2),
+	MV_SWITCHCTL_ATUIE		= (1 << 3),
+	MV_SWITCHCTL_CTRMODE		= (1 << 8),
+	MV_SWITCHCTL_RELOAD		= (1 << 9),
+	MV_SWITCHCTL_MSIZE		= (1 << 10),
+	MV_SWITCHCTL_DROP		= (1 << 13),
+};
+
+enum {
+#define MV_ATUCTL_AGETIME_MIN		16
+#define MV_ATUCTL_AGETIME_MAX		4080
+#define MV_ATUCTL_AGETIME(_n)		((((_n) / 16) & 0xff) << 4)
+	MV_ATUCTL_ATU_256		= (0 << 12),
+	MV_ATUCTL_ATU_512		= (1 << 12),
+	MV_ATUCTL_ATU_1K		= (2 << 12),
+	MV_ATUCTL_ATUMASK		= (3 << 12),
+	MV_ATUCTL_NO_LEARN		= (1 << 14),
+	MV_ATUCTL_RESET			= (1 << 15),
+};
+
+enum {
+#define MV_ATUOP_DBNUM(_n)		((_n) & 0x0f)
+	MV_ATUOP_NOOP			= (0 << 12),
+	MV_ATUOP_FLUSH_ALL		= (1 << 12),
+	MV_ATUOP_FLUSH_U		= (2 << 12),
+	MV_ATUOP_LOAD_DB		= (3 << 12),
+	MV_ATUOP_GET_NEXT		= (4 << 12),
+	MV_ATUOP_FLUSH_DB		= (5 << 12),
+	MV_ATUOP_FLUSH_DB_UU		= (6 << 12),
+	MV_ATUOP_INPROGRESS		= (1 << 15),
+};
+
+enum {
+	MV_GLOBAL_STATUS		= 0x00,
+	MV_GLOBAL_ATU_FID		= 0x01,
+	MV_GLOBAL_VTU_FID		= 0x02,
+	MV_GLOBAL_VTU_SID		= 0x03,
+	MV_GLOBAL_CONTROL		= 0x04,
+	MV_GLOBAL_VTU_OP		= 0x05,
+	MV_GLOBAL_VTU_VID		= 0x06,
+	MV_GLOBAL_VTU_DATA1		= 0x07,
+	MV_GLOBAL_VTU_DATA2		= 0x08,
+	MV_GLOBAL_VTU_DATA3		= 0x09,
+	MV_GLOBAL_CONTROL2		= 0x1c,
+};
+#define MV_GLOBALREG(_type) MV_SWITCH_GLOBAL, MV_GLOBAL_##_type
+
+enum {
+	MV_GLOBAL2_SDET_POLARITY	= 0x1d,
+};
+#define MV_GLOBAL2REG(_type) MV_SWITCH_GLOBAL2, MV_GLOBAL2_##_type
+
+enum {
+	MV_VTU_VID_VALID		= (1 << 12),
+};
+
+enum {
+	MV_VTUOP_PURGE			= (1 << 12),
+	MV_VTUOP_LOAD			= (3 << 12),
+	MV_VTUOP_INPROGRESS		= (1 << 15),
+	MV_VTUOP_STULOAD		= (5 << 12),
+	MV_VTUOP_VTU_GET_NEXT		= (4 << 12),
+	MV_VTUOP_STU_GET_NEXT		= (6 << 12),
+	MV_VTUOP_GET_VIOLATION		= (7 << 12),
+};
+
+enum {
+	MV_CONTROL_RESET		= (1 << 15),
+	MV_CONTROL_PPU_ENABLE		= (1 << 14),
+};
+
+enum {
+	MV_VTUCTL_EGRESS_UNMODIFIED	= (0 << 0),
+	MV_VTUCTL_EGRESS_UNTAGGED	= (1 << 0),
+	MV_VTUCTL_EGRESS_TAGGED		= (2 << 0),
+	MV_VTUCTL_DISCARD		= (3 << 0),
+};
+
+enum {
+	MV_STUCTL_STATE_DISABLED	= (0 << 0),
+	MV_STUCTL_STATE_BLOCKING	= (1 << 0),
+	MV_STUCTL_STATE_LEARNING	= (2 << 0),
+	MV_STUCTL_STATE_FORWARDING	= (3 << 0),
+};
+
+enum {
+	MV_INDIRECT_REG_CMD		= 0,
+	MV_INDIRECT_REG_DATA		= 1,
+};
+
+enum {
+	MV_INDIRECT_INPROGRESS		= 0x8000,
+	MV_INDIRECT_WRITE		= 0x9400,
+	MV_INDIRECT_READ		= 0x9800,
+};
+#define MV_INDIRECT_ADDR_S		5
+
+#define MV_IDENT_MASK			0xfff0
+
+#define MV_IDENT_VALUE_6171		0x1710
+#define MV_IDENT_STR_6171		"MV88E6171"
+
+#define MV_IDENT_VALUE_6172		0x1720
+#define MV_IDENT_STR_6172		"MV88E6172"
+
+#define MV_IDENT_VALUE_6176		0x1760
+#define MV_IDENT_STR_6176		"MV88E6176"
+
+#define MV_PVID_MASK			0x0fff
+
+#define MV_FDB_HI_MASK			0x00ff
+#define MV_FDB_LO_MASK			0xf000
+#define MV_FDB_HI_SHIFT			4
+#define MV_FDB_LO_SHIFT			12
+
+struct mvsw61xx_state {
+	struct switch_dev dev;
+	struct mii_bus *bus;
+	int base_addr;
+	u16 model;
+
+	bool registered;
+	bool is_indirect;
+
+	int cpu_port0;
+	int cpu_port1;
+
+	int vlan_enabled;
+	struct port_state {
+		u16 fdb;
+		u16 pvid;
+		u16 mask;
+		u8 qmode;
+	} ports[MV_PORTS];
+
+	struct vlan_state {
+		bool port_based;
+
+		u16 mask;
+		u16 vid;
+		u32 port_mode;
+		u32 port_sstate;
+	} vlans[MV_VLANS];
+
+	char buf[128];
+};
+
+#define get_state(_dev) container_of((_dev), struct mvsw61xx_state, dev)
+
+#endif
diff --git a/target/linux/generic/files/drivers/net/phy/mvswitch.c b/target/linux/generic/files/drivers/net/phy/mvswitch.c
new file mode 100644
index 0000000..af73ec2
--- /dev/null
+++ b/target/linux/generic/files/drivers/net/phy/mvswitch.c
@@ -0,0 +1,433 @@
+/*
+ * Marvell 88E6060 switch driver
+ * Copyright (c) 2008 Felix Fietkau <nbd@openwrt.org>
+ *
+ * This program is free software; you can redistribute  it and/or modify it
+ * under  the terms of the GNU General Public License v2 as published by the
+ * Free Software Foundation
+ */
+#include <linux/kernel.h>
+#include <linux/string.h>
+#include <linux/errno.h>
+#include <linux/unistd.h>
+#include <linux/slab.h>
+#include <linux/interrupt.h>
+#include <linux/init.h>
+#include <linux/delay.h>
+#include <linux/netdevice.h>
+#include <linux/etherdevice.h>
+#include <linux/skbuff.h>
+#include <linux/spinlock.h>
+#include <linux/mm.h>
+#include <linux/module.h>
+#include <linux/mii.h>
+#include <linux/ethtool.h>
+#include <linux/phy.h>
+#include <linux/if_vlan.h>
+
+#include <asm/io.h>
+#include <asm/irq.h>
+#include <asm/uaccess.h>
+#include "mvswitch.h"
+
+/* Undefine this to use trailer mode instead.
+ * I don't know if header mode works with all chips */
+#define HEADER_MODE	1
+
+MODULE_DESCRIPTION("Marvell 88E6060 Switch driver");
+MODULE_AUTHOR("Felix Fietkau");
+MODULE_LICENSE("GPL");
+
+#define MVSWITCH_MAGIC 0x88E6060
+
+struct mvswitch_priv {
+	netdev_features_t orig_features;
+	u8 vlans[16];
+};
+
+#define to_mvsw(_phy) ((struct mvswitch_priv *) (_phy)->priv)
+
+static inline u16
+r16(struct phy_device *phydev, int addr, int reg)
+{
+	return phydev->bus->read(phydev->bus, addr, reg);
+}
+
+static inline void
+w16(struct phy_device *phydev, int addr, int reg, u16 val)
+{
+	phydev->bus->write(phydev->bus, addr, reg, val);
+}
+
+
+static struct sk_buff *
+mvswitch_mangle_tx(struct net_device *dev, struct sk_buff *skb)
+{
+	struct mvswitch_priv *priv;
+	char *buf = NULL;
+	u16 vid;
+
+	priv = dev->phy_ptr;
+	if (unlikely(!priv))
+		goto error;
+
+	if (unlikely(skb->len < 16))
+		goto error;
+
+#ifdef HEADER_MODE
+	if (__vlan_hwaccel_get_tag(skb, &vid))
+		goto error;
+
+	if (skb_cloned(skb) || (skb->len <= 62) || (skb_headroom(skb) < MV_HEADER_SIZE)) {
+		if (pskb_expand_head(skb, MV_HEADER_SIZE, (skb->len < 62 ? 62 - skb->len : 0), GFP_ATOMIC))
+			goto error_expand;
+		if (skb->len < 62)
+			skb->len = 62;
+	}
+	buf = skb_push(skb, MV_HEADER_SIZE);
+#else
+	if (__vlan_get_tag(skb, &vid))
+		goto error;
+
+	if (unlikely((vid > 15 || !priv->vlans[vid])))
+		goto error;
+
+	if (skb->len <= 64) {
+		if (pskb_expand_head(skb, 0, 64 + MV_TRAILER_SIZE - skb->len, GFP_ATOMIC))
+			goto error_expand;
+
+		buf = skb->data + 64;
+		skb->len = 64 + MV_TRAILER_SIZE;
+	} else {
+		if (skb_cloned(skb) || unlikely(skb_tailroom(skb) < 4)) {
+			if (pskb_expand_head(skb, 0, 4, GFP_ATOMIC))
+				goto error_expand;
+		}
+		buf = skb_put(skb, 4);
+	}
+
+	/* move the ethernet header 4 bytes forward, overwriting the vlan tag */
+	memmove(skb->data + 4, skb->data, 12);
+	skb->data += 4;
+	skb->len -= 4;
+	skb->mac_header += 4;
+#endif
+
+	if (!buf)
+		goto error;
+
+
+#ifdef HEADER_MODE
+	/* prepend the tag */
+	*((__be16 *) buf) = cpu_to_be16(
+		((vid << MV_HEADER_VLAN_S) & MV_HEADER_VLAN_M) |
+		((priv->vlans[vid] << MV_HEADER_PORTS_S) & MV_HEADER_PORTS_M)
+	);
+#else
+	/* append the tag */
+	*((__be32 *) buf) = cpu_to_be32((
+		(MV_TRAILER_OVERRIDE << MV_TRAILER_FLAGS_S) |
+		((priv->vlans[vid] & MV_TRAILER_PORTS_M) << MV_TRAILER_PORTS_S)
+	));
+#endif
+
+	return skb;
+
+error_expand:
+	if (net_ratelimit())
+		printk("%s: failed to expand/update skb for the switch\n", dev->name);
+
+error:
+	/* any errors? drop the packet! */
+	dev_kfree_skb_any(skb);
+	return NULL;
+}
+
+static void
+mvswitch_mangle_rx(struct net_device *dev, struct sk_buff *skb)
+{
+	struct mvswitch_priv *priv;
+	unsigned char *buf;
+	int vlan = -1;
+	int i;
+
+	priv = dev->phy_ptr;
+	if (WARN_ON_ONCE(!priv))
+		return;
+
+#ifdef HEADER_MODE
+	buf = skb->data;
+	skb_pull(skb, MV_HEADER_SIZE);
+#else
+	buf = skb->data + skb->len - MV_TRAILER_SIZE;
+	if (buf[0] != 0x80)
+		return;
+#endif
+
+	/* look for the vlan matching the incoming port */
+	for (i = 0; i < ARRAY_SIZE(priv->vlans); i++) {
+		if ((1 << buf[1]) & priv->vlans[i])
+			vlan = i;
+	}
+
+	if (vlan == -1)
+		return;
+
+	__vlan_hwaccel_put_tag(skb, vlan);
+}
+
+
+static int
+mvswitch_wait_mask(struct phy_device *pdev, int addr, int reg, u16 mask, u16 val)
+{
+	int i = 100;
+	u16 r;
+
+	do {
+		r = r16(pdev, addr, reg) & mask;
+		if (r == val)
+			return 0;
+	} while(--i > 0);
+	return -ETIMEDOUT;
+}
+
+static int
+mvswitch_config_init(struct phy_device *pdev)
+{
+	struct mvswitch_priv *priv = to_mvsw(pdev);
+	struct net_device *dev = pdev->attached_dev;
+	u8 vlmap = 0;
+	int i;
+
+	if (!dev)
+		return -EINVAL;
+
+	printk("%s: Marvell 88E6060 PHY driver attached.\n", dev->name);
+	pdev->supported = ADVERTISED_100baseT_Full;
+	pdev->advertising = ADVERTISED_100baseT_Full;
+	dev->phy_ptr = priv;
+	pdev->irq = PHY_POLL;
+#ifdef HEADER_MODE
+	dev->flags |= IFF_PROMISC;
+#endif
+
+	/* initialize default vlans */
+	for (i = 0; i < MV_PORTS; i++)
+		priv->vlans[(i == MV_WANPORT ? 2 : 1)] |= (1 << i);
+
+	/* before entering reset, disable all ports */
+	for (i = 0; i < MV_PORTS; i++)
+		w16(pdev, MV_PORTREG(CONTROL, i), 0x00);
+
+	msleep(2); /* wait for the status change to settle in */
+
+	/* put the ATU in reset */
+	w16(pdev, MV_SWITCHREG(ATU_CTRL), MV_ATUCTL_RESET);
+
+	i = mvswitch_wait_mask(pdev, MV_SWITCHREG(ATU_CTRL), MV_ATUCTL_RESET, 0);
+	if (i < 0) {
+		printk("%s: Timeout waiting for the switch to reset.\n", dev->name);
+		return i;
+	}
+
+	/* set the ATU flags */
+	w16(pdev, MV_SWITCHREG(ATU_CTRL),
+		MV_ATUCTL_NO_LEARN |
+		MV_ATUCTL_ATU_1K |
+		MV_ATUCTL_AGETIME(MV_ATUCTL_AGETIME_MIN) /* minimum without disabling ageing */
+	);
+
+	/* initialize the cpu port */
+	w16(pdev, MV_PORTREG(CONTROL, MV_CPUPORT),
+#ifdef HEADER_MODE
+		MV_PORTCTRL_HEADER |
+#else
+		MV_PORTCTRL_RXTR |
+		MV_PORTCTRL_TXTR |
+#endif
+		MV_PORTCTRL_ENABLED
+	);
+	/* wait for the phy change to settle in */
+	msleep(2);
+	for (i = 0; i < MV_PORTS; i++) {
+		u8 pvid = 0;
+		int j;
+
+		vlmap = 0;
+
+		/* look for the matching vlan */
+		for (j = 0; j < ARRAY_SIZE(priv->vlans); j++) {
+			if (priv->vlans[j] & (1 << i)) {
+				vlmap = priv->vlans[j];
+				pvid = j;
+			}
+		}
+		/* leave port unconfigured if it's not part of a vlan */
+		if (!vlmap)
+			continue;
+
+		/* add the cpu port to the allowed destinations list */
+		vlmap |= (1 << MV_CPUPORT);
+
+		/* take port out of its own vlan destination map */
+		vlmap &= ~(1 << i);
+
+		/* apply vlan settings */
+		w16(pdev, MV_PORTREG(VLANMAP, i),
+			MV_PORTVLAN_PORTS(vlmap) |
+			MV_PORTVLAN_ID(i)
+		);
+
+		/* re-enable port */
+		w16(pdev, MV_PORTREG(CONTROL, i),
+			MV_PORTCTRL_ENABLED
+		);
+	}
+
+	w16(pdev, MV_PORTREG(VLANMAP, MV_CPUPORT),
+		MV_PORTVLAN_ID(MV_CPUPORT)
+	);
+
+	/* set the port association vector */
+	for (i = 0; i <= MV_PORTS; i++) {
+		w16(pdev, MV_PORTREG(ASSOC, i),
+			MV_PORTASSOC_PORTS(1 << i)
+		);
+	}
+
+	/* init switch control */
+	w16(pdev, MV_SWITCHREG(CTRL),
+		MV_SWITCHCTL_MSIZE |
+		MV_SWITCHCTL_DROP
+	);
+
+	dev->eth_mangle_rx = mvswitch_mangle_rx;
+	dev->eth_mangle_tx = mvswitch_mangle_tx;
+	priv->orig_features = dev->features;
+
+#ifdef HEADER_MODE
+	dev->priv_flags |= IFF_NO_IP_ALIGN;
+	dev->features |= NETIF_F_HW_VLAN_RX | NETIF_F_HW_VLAN_TX;
+#else
+	dev->features |= NETIF_F_HW_VLAN_RX;
+#endif
+
+	return 0;
+}
+
+static int
+mvswitch_read_status(struct phy_device *pdev)
+{
+	pdev->speed = SPEED_100;
+	pdev->duplex = DUPLEX_FULL;
+	pdev->link = 1;
+
+	/* XXX ugly workaround: we can't force the switch
+	 * to gracefully handle hosts moving from one port to another,
+	 * so we have to regularly clear the ATU database */
+
+	/* wait for the ATU to become available */
+	mvswitch_wait_mask(pdev, MV_SWITCHREG(ATU_OP), MV_ATUOP_INPROGRESS, 0);
+
+	/* flush the ATU */
+	w16(pdev, MV_SWITCHREG(ATU_OP),
+		MV_ATUOP_INPROGRESS |
+		MV_ATUOP_FLUSH_ALL
+	);
+
+	/* wait for operation to complete */
+	mvswitch_wait_mask(pdev, MV_SWITCHREG(ATU_OP), MV_ATUOP_INPROGRESS, 0);
+
+	return 0;
+}
+
+static int
+mvswitch_config_aneg(struct phy_device *phydev)
+{
+	return 0;
+}
+
+static void
+mvswitch_detach(struct phy_device *pdev)
+{
+	struct mvswitch_priv *priv = to_mvsw(pdev);
+	struct net_device *dev = pdev->attached_dev;
+
+	if (!dev)
+		return;
+
+	dev->phy_ptr = NULL;
+	dev->eth_mangle_rx = NULL;
+	dev->eth_mangle_tx = NULL;
+	dev->features = priv->orig_features;
+	dev->priv_flags &= ~IFF_NO_IP_ALIGN;
+}
+
+static void
+mvswitch_remove(struct phy_device *pdev)
+{
+	struct mvswitch_priv *priv = to_mvsw(pdev);
+
+	kfree(priv);
+}
+
+static int
+mvswitch_probe(struct phy_device *pdev)
+{
+	struct mvswitch_priv *priv;
+
+	priv = kzalloc(sizeof(struct mvswitch_priv), GFP_KERNEL);
+	if (priv == NULL)
+		return -ENOMEM;
+
+	pdev->priv = priv;
+
+	return 0;
+}
+
+static int
+mvswitch_fixup(struct phy_device *dev)
+{
+	u16 reg;
+
+	if (dev->addr != 0x10)
+		return 0;
+
+	reg = dev->bus->read(dev->bus, MV_PORTREG(IDENT, 0)) & MV_IDENT_MASK;
+	if (reg != MV_IDENT_VALUE)
+		return 0;
+
+	dev->phy_id = MVSWITCH_MAGIC;
+	return 0;
+}
+
+
+static struct phy_driver mvswitch_driver = {
+	.name		= "Marvell 88E6060",
+	.phy_id		= MVSWITCH_MAGIC,
+	.phy_id_mask	= 0xffffffff,
+	.features	= PHY_BASIC_FEATURES,
+	.probe		= &mvswitch_probe,
+	.remove		= &mvswitch_remove,
+	.detach		= &mvswitch_detach,
+	.config_init	= &mvswitch_config_init,
+	.config_aneg	= &mvswitch_config_aneg,
+	.read_status	= &mvswitch_read_status,
+	.driver		= { .owner = THIS_MODULE,},
+};
+
+static int __init
+mvswitch_init(void)
+{
+	phy_register_fixup_for_id(PHY_ANY_ID, mvswitch_fixup);
+	return phy_driver_register(&mvswitch_driver);
+}
+
+static void __exit
+mvswitch_exit(void)
+{
+	phy_driver_unregister(&mvswitch_driver);
+}
+
+module_init(mvswitch_init);
+module_exit(mvswitch_exit);
diff --git a/target/linux/generic/files/drivers/net/phy/mvswitch.h b/target/linux/generic/files/drivers/net/phy/mvswitch.h
new file mode 100644
index 0000000..1563eec
--- /dev/null
+++ b/target/linux/generic/files/drivers/net/phy/mvswitch.h
@@ -0,0 +1,145 @@
+/*
+ * Marvell 88E6060 switch driver
+ * Copyright (c) 2008 Felix Fietkau <nbd@openwrt.org>
+ *
+ * This program is free software; you can redistribute  it and/or modify it
+ * under  the terms of the GNU General Public License v2 as published by the
+ * Free Software Foundation
+ */
+#ifndef __MVSWITCH_H
+#define __MVSWITCH_H
+
+#define MV_HEADER_SIZE	2
+#define MV_HEADER_PORTS_M	0x001f
+#define MV_HEADER_PORTS_S	0
+#define MV_HEADER_VLAN_M	0xf000
+#define MV_HEADER_VLAN_S	12
+
+#define MV_TRAILER_SIZE	4
+#define MV_TRAILER_PORTS_M	0x1f
+#define MV_TRAILER_PORTS_S	16
+#define MV_TRAILER_FLAGS_S	24
+#define MV_TRAILER_OVERRIDE	0x80
+
+
+#define MV_PORTS	5
+#define MV_WANPORT	4
+#define MV_CPUPORT	5
+
+#define MV_BASE		0x10
+
+#define MV_PHYPORT_BASE		(MV_BASE + 0x0)
+#define MV_PHYPORT(_n)		(MV_PHYPORT_BASE + (_n))
+#define MV_SWITCHPORT_BASE	(MV_BASE + 0x8)
+#define MV_SWITCHPORT(_n)	(MV_SWITCHPORT_BASE + (_n))
+#define MV_SWITCHREGS		(MV_BASE + 0xf)
+
+enum {
+	MV_PHY_CONTROL      = 0x00,
+	MV_PHY_STATUS       = 0x01,
+	MV_PHY_IDENT0       = 0x02,
+	MV_PHY_IDENT1       = 0x03,
+	MV_PHY_ANEG         = 0x04,
+	MV_PHY_LINK_ABILITY = 0x05,
+	MV_PHY_ANEG_EXPAND  = 0x06,
+	MV_PHY_XMIT_NEXTP   = 0x07,
+	MV_PHY_LINK_NEXTP   = 0x08,
+	MV_PHY_CONTROL1     = 0x10,
+	MV_PHY_STATUS1      = 0x11,
+	MV_PHY_INTR_EN      = 0x12,
+	MV_PHY_INTR_STATUS  = 0x13,
+	MV_PHY_INTR_PORT    = 0x14,
+	MV_PHY_RECV_COUNTER = 0x16,
+	MV_PHY_LED_PARALLEL = 0x16,
+	MV_PHY_LED_STREAM   = 0x17,
+	MV_PHY_LED_CTRL     = 0x18,
+	MV_PHY_LED_OVERRIDE = 0x19,
+	MV_PHY_VCT_CTRL     = 0x1a,
+	MV_PHY_VCT_STATUS   = 0x1b,
+	MV_PHY_CONTROL2     = 0x1e
+};
+#define MV_PHYREG(_type, _port) MV_PHYPORT(_port), MV_PHY_##_type
+
+enum {
+	MV_PORT_STATUS      = 0x00,
+	MV_PORT_IDENT       = 0x03,
+	MV_PORT_CONTROL     = 0x04,
+	MV_PORT_VLANMAP     = 0x06,
+	MV_PORT_ASSOC       = 0x0b,
+	MV_PORT_RXCOUNT     = 0x10,
+	MV_PORT_TXCOUNT     = 0x11,
+};
+#define MV_PORTREG(_type, _port) MV_SWITCHPORT(_port), MV_PORT_##_type
+
+enum {
+	MV_PORTCTRL_BLOCK   =  (1 << 0),
+	MV_PORTCTRL_LEARN   =  (2 << 0),
+	MV_PORTCTRL_ENABLED =  (3 << 0),
+	MV_PORTCTRL_VLANTUN =  (1 << 7),	/* Enforce VLANs on packets */
+	MV_PORTCTRL_RXTR    =  (1 << 8),	/* Enable Marvell packet trailer for ingress */
+	MV_PORTCTRL_HEADER	= (1 << 11),	/* Enable Marvell packet header mode for port */
+	MV_PORTCTRL_TXTR    = (1 << 14),	/* Enable Marvell packet trailer for egress */
+	MV_PORTCTRL_FORCEFL = (1 << 15),	/* force flow control */
+};
+
+#define MV_PORTVLAN_ID(_n) (((_n) & 0xf) << 12)
+#define MV_PORTVLAN_PORTS(_n) ((_n) & 0x3f)
+
+#define MV_PORTASSOC_PORTS(_n) ((_n) & 0x1f)
+#define MV_PORTASSOC_MONITOR	(1 << 15)
+
+enum {
+	MV_SWITCH_MAC0      = 0x01,
+	MV_SWITCH_MAC1      = 0x02,
+	MV_SWITCH_MAC2      = 0x03,
+	MV_SWITCH_CTRL      = 0x04,
+	MV_SWITCH_ATU_CTRL  = 0x0a,
+	MV_SWITCH_ATU_OP    = 0x0b,
+	MV_SWITCH_ATU_DATA  = 0x0c,
+	MV_SWITCH_ATU_MAC0  = 0x0d,
+	MV_SWITCH_ATU_MAC1  = 0x0e,
+	MV_SWITCH_ATU_MAC2  = 0x0f,
+};
+#define MV_SWITCHREG(_type) MV_SWITCHREGS, MV_SWITCH_##_type
+
+enum {
+	MV_SWITCHCTL_EEIE   =  (1 << 0),	/* EEPROM interrupt enable */
+	MV_SWITCHCTL_PHYIE  =  (1 << 1),	/* PHY interrupt enable */
+	MV_SWITCHCTL_ATUDONE=  (1 << 2),	/* ATU done interrupt enable */
+	MV_SWITCHCTL_ATUIE  =  (1 << 3),	/* ATU interrupt enable */
+	MV_SWITCHCTL_CTRMODE=  (1 << 8),	/* statistics for rx and tx errors */
+	MV_SWITCHCTL_RELOAD =  (1 << 9),	/* reload registers from eeprom */
+	MV_SWITCHCTL_MSIZE  = (1 << 10),	/* increase maximum frame size */
+	MV_SWITCHCTL_DROP   = (1 << 13),	/* discard frames with excessive collisions */
+};
+
+enum {
+#define MV_ATUCTL_AGETIME_MIN	16
+#define MV_ATUCTL_AGETIME_MAX	4080
+#define MV_ATUCTL_AGETIME(_n)	((((_n) / 16) & 0xff) << 4)
+	MV_ATUCTL_ATU_256   = (0 << 12),
+	MV_ATUCTL_ATU_512   = (1 << 12),
+	MV_ATUCTL_ATU_1K	= (2 << 12),
+	MV_ATUCTL_ATUMASK   = (3 << 12),
+	MV_ATUCTL_NO_LEARN  = (1 << 14),
+	MV_ATUCTL_RESET     = (1 << 15),
+};
+
+enum {
+#define MV_ATUOP_DBNUM(_n)	((_n) & 0x0f)
+
+	MV_ATUOP_NOOP       = (0 << 12),
+	MV_ATUOP_FLUSH_ALL  = (1 << 12),
+	MV_ATUOP_FLUSH_U    = (2 << 12),
+	MV_ATUOP_LOAD_DB    = (3 << 12),
+	MV_ATUOP_GET_NEXT   = (4 << 12),
+	MV_ATUOP_FLUSH_DB   = (5 << 12),
+	MV_ATUOP_FLUSH_DB_UU= (6 << 12),
+
+	MV_ATUOP_INPROGRESS = (1 << 15),
+};
+
+#define MV_IDENT_MASK		0xfff0
+#define MV_IDENT_VALUE		0x0600
+
+#endif
diff --git a/target/linux/generic/files/drivers/net/phy/psb6970.c b/target/linux/generic/files/drivers/net/phy/psb6970.c
new file mode 100644
index 0000000..2fcd299
--- /dev/null
+++ b/target/linux/generic/files/drivers/net/phy/psb6970.c
@@ -0,0 +1,438 @@
+/*
+ * Lantiq PSB6970 (Tantos) Switch driver
+ *
+ * Copyright (c) 2009,2010 Team Embedded.
+ *
+ * This program is free software; you can redistribute  it and/or modify it
+ * under  the terms of the GNU General Public License v2 as published by the
+ * Free Software Foundation.
+ *
+ * The switch programming done in this driver follows the 
+ * "Ethernet Traffic Separation using VLAN" Application Note as
+ * published by Lantiq.
+ */
+
+#include <linux/module.h>
+#include <linux/netdevice.h>
+#include <linux/switch.h>
+#include <linux/phy.h>
+
+#define PSB6970_MAX_VLANS		16
+#define PSB6970_NUM_PORTS		7
+#define PSB6970_DEFAULT_PORT_CPU	6
+#define PSB6970_IS_CPU_PORT(x)		((x) > 4)
+
+#define PHYADDR(_reg)		((_reg >> 5) & 0xff), (_reg & 0x1f)
+
+/* --- Identification --- */
+#define PSB6970_CI0		0x0100
+#define PSB6970_CI0_MASK	0x000f
+#define PSB6970_CI1		0x0101
+#define PSB6970_CI1_VAL		0x2599
+#define PSB6970_CI1_MASK	0xffff
+
+/* --- VLAN filter table --- */
+#define PSB6970_VFxL(i)		((i)*2+0x10)	/* VLAN Filter Low */
+#define PSB6970_VFxL_VV		(1 << 15)	/* VLAN_Valid */
+
+#define PSB6970_VFxH(i)		((i)*2+0x11)	/* VLAN Filter High */
+#define PSB6970_VFxH_TM_SHIFT	7		/* Tagged Member */
+
+/* --- Port registers --- */
+#define PSB6970_EC(p)		((p)*0x20+2)	/* Extended Control */
+#define PSB6970_EC_IFNTE	(1 << 1)	/* Input Force No Tag Enable */
+
+#define PSB6970_PBVM(p)		((p)*0x20+3)	/* Port Base VLAN Map */
+#define PSB6970_PBVM_VMCE	(1 << 8)
+#define PSB6970_PBVM_AOVTP	(1 << 9)
+#define PSB6970_PBVM_VSD	(1 << 10)
+#define PSB6970_PBVM_VC		(1 << 11)	/* VID Check with VID table */
+#define PSB6970_PBVM_TBVE	(1 << 13)	/* Tag-Based VLAN enable */
+
+#define PSB6970_DVID(p)		((p)*0x20+4)	/* Default VLAN ID & Priority */
+
+struct psb6970_priv {
+	struct switch_dev dev;
+	struct phy_device *phy;
+	u16 (*read) (struct phy_device* phydev, int reg);
+	void (*write) (struct phy_device* phydev, int reg, u16 val);
+	struct mutex reg_mutex;
+
+	/* all fields below are cleared on reset */
+	bool vlan;
+	u16 vlan_id[PSB6970_MAX_VLANS];
+	u8 vlan_table[PSB6970_MAX_VLANS];
+	u8 vlan_tagged;
+	u16 pvid[PSB6970_NUM_PORTS];
+};
+
+#define to_psb6970(_dev) container_of(_dev, struct psb6970_priv, dev)
+
+static u16 psb6970_mii_read(struct phy_device *phydev, int reg)
+{
+	return phydev->bus->read(phydev->bus, PHYADDR(reg));
+}
+
+static void psb6970_mii_write(struct phy_device *phydev, int reg, u16 val)
+{
+	phydev->bus->write(phydev->bus, PHYADDR(reg), val);
+}
+
+static int
+psb6970_set_vlan(struct switch_dev *dev, const struct switch_attr *attr,
+		 struct switch_val *val)
+{
+	struct psb6970_priv *priv = to_psb6970(dev);
+	priv->vlan = !!val->value.i;
+	return 0;
+}
+
+static int
+psb6970_get_vlan(struct switch_dev *dev, const struct switch_attr *attr,
+		 struct switch_val *val)
+{
+	struct psb6970_priv *priv = to_psb6970(dev);
+	val->value.i = priv->vlan;
+	return 0;
+}
+
+static int psb6970_set_pvid(struct switch_dev *dev, int port, int vlan)
+{
+	struct psb6970_priv *priv = to_psb6970(dev);
+
+	/* make sure no invalid PVIDs get set */
+	if (vlan >= dev->vlans)
+		return -EINVAL;
+
+	priv->pvid[port] = vlan;
+	return 0;
+}
+
+static int psb6970_get_pvid(struct switch_dev *dev, int port, int *vlan)
+{
+	struct psb6970_priv *priv = to_psb6970(dev);
+	*vlan = priv->pvid[port];
+	return 0;
+}
+
+static int
+psb6970_set_vid(struct switch_dev *dev, const struct switch_attr *attr,
+		struct switch_val *val)
+{
+	struct psb6970_priv *priv = to_psb6970(dev);
+	priv->vlan_id[val->port_vlan] = val->value.i;
+	return 0;
+}
+
+static int
+psb6970_get_vid(struct switch_dev *dev, const struct switch_attr *attr,
+		struct switch_val *val)
+{
+	struct psb6970_priv *priv = to_psb6970(dev);
+	val->value.i = priv->vlan_id[val->port_vlan];
+	return 0;
+}
+
+static struct switch_attr psb6970_globals[] = {
+	{
+	 .type = SWITCH_TYPE_INT,
+	 .name = "enable_vlan",
+	 .description = "Enable VLAN mode",
+	 .set = psb6970_set_vlan,
+	 .get = psb6970_get_vlan,
+	 .max = 1},
+};
+
+static struct switch_attr psb6970_port[] = {
+};
+
+static struct switch_attr psb6970_vlan[] = {
+	{
+	 .type = SWITCH_TYPE_INT,
+	 .name = "vid",
+	 .description = "VLAN ID (0-4094)",
+	 .set = psb6970_set_vid,
+	 .get = psb6970_get_vid,
+	 .max = 4094,
+	 },
+};
+
+static int psb6970_get_ports(struct switch_dev *dev, struct switch_val *val)
+{
+	struct psb6970_priv *priv = to_psb6970(dev);
+	u8 ports = priv->vlan_table[val->port_vlan];
+	int i;
+
+	val->len = 0;
+	for (i = 0; i < PSB6970_NUM_PORTS; i++) {
+		struct switch_port *p;
+
+		if (!(ports & (1 << i)))
+			continue;
+
+		p = &val->value.ports[val->len++];
+		p->id = i;
+		if (priv->vlan_tagged & (1 << i))
+			p->flags = (1 << SWITCH_PORT_FLAG_TAGGED);
+		else
+			p->flags = 0;
+	}
+	return 0;
+}
+
+static int psb6970_set_ports(struct switch_dev *dev, struct switch_val *val)
+{
+	struct psb6970_priv *priv = to_psb6970(dev);
+	u8 *vt = &priv->vlan_table[val->port_vlan];
+	int i, j;
+
+	*vt = 0;
+	for (i = 0; i < val->len; i++) {
+		struct switch_port *p = &val->value.ports[i];
+
+		if (p->flags & (1 << SWITCH_PORT_FLAG_TAGGED))
+			priv->vlan_tagged |= (1 << p->id);
+		else {
+			priv->vlan_tagged &= ~(1 << p->id);
+			priv->pvid[p->id] = val->port_vlan;
+
+			/* make sure that an untagged port does not
+			 * appear in other vlans */
+			for (j = 0; j < PSB6970_MAX_VLANS; j++) {
+				if (j == val->port_vlan)
+					continue;
+				priv->vlan_table[j] &= ~(1 << p->id);
+			}
+		}
+
+		*vt |= 1 << p->id;
+	}
+	return 0;
+}
+
+static int psb6970_hw_apply(struct switch_dev *dev)
+{
+	struct psb6970_priv *priv = to_psb6970(dev);
+	int i, j;
+
+	mutex_lock(&priv->reg_mutex);
+
+	if (priv->vlan) {
+		/* into the vlan translation unit */
+		for (j = 0; j < PSB6970_MAX_VLANS; j++) {
+			u8 vp = priv->vlan_table[j];
+
+			if (vp) {
+				priv->write(priv->phy, PSB6970_VFxL(j),
+					    PSB6970_VFxL_VV | priv->vlan_id[j]);
+				priv->write(priv->phy, PSB6970_VFxH(j),
+					    ((vp & priv->
+					      vlan_tagged) <<
+					     PSB6970_VFxH_TM_SHIFT) | vp);
+			} else	/* clear VLAN Valid flag for unused vlans */
+				priv->write(priv->phy, PSB6970_VFxL(j), 0);
+
+		}
+	}
+
+	/* update the port destination mask registers and tag settings */
+	for (i = 0; i < PSB6970_NUM_PORTS; i++) {
+		int dvid = 1, pbvm = 0x7f | PSB6970_PBVM_VSD, ec = 0;
+
+		if (priv->vlan) {
+			ec = PSB6970_EC_IFNTE;
+			dvid = priv->vlan_id[priv->pvid[i]];
+			pbvm |= PSB6970_PBVM_TBVE | PSB6970_PBVM_VMCE;
+
+			if ((i << 1) & priv->vlan_tagged)
+				pbvm |= PSB6970_PBVM_AOVTP | PSB6970_PBVM_VC;
+		}
+
+		priv->write(priv->phy, PSB6970_PBVM(i), pbvm);
+
+		if (!PSB6970_IS_CPU_PORT(i)) {
+			priv->write(priv->phy, PSB6970_EC(i), ec);
+			priv->write(priv->phy, PSB6970_DVID(i), dvid);
+		}
+	}
+
+	mutex_unlock(&priv->reg_mutex);
+	return 0;
+}
+
+static int psb6970_reset_switch(struct switch_dev *dev)
+{
+	struct psb6970_priv *priv = to_psb6970(dev);
+	int i;
+
+	mutex_lock(&priv->reg_mutex);
+
+	memset(&priv->vlan, 0, sizeof(struct psb6970_priv) -
+	       offsetof(struct psb6970_priv, vlan));
+
+	for (i = 0; i < PSB6970_MAX_VLANS; i++)
+		priv->vlan_id[i] = i;
+
+	mutex_unlock(&priv->reg_mutex);
+
+	return psb6970_hw_apply(dev);
+}
+
+static const struct switch_dev_ops psb6970_ops = {
+	.attr_global = {
+			.attr = psb6970_globals,
+			.n_attr = ARRAY_SIZE(psb6970_globals),
+			},
+	.attr_port = {
+		      .attr = psb6970_port,
+		      .n_attr = ARRAY_SIZE(psb6970_port),
+		      },
+	.attr_vlan = {
+		      .attr = psb6970_vlan,
+		      .n_attr = ARRAY_SIZE(psb6970_vlan),
+		      },
+	.get_port_pvid = psb6970_get_pvid,
+	.set_port_pvid = psb6970_set_pvid,
+	.get_vlan_ports = psb6970_get_ports,
+	.set_vlan_ports = psb6970_set_ports,
+	.apply_config = psb6970_hw_apply,
+	.reset_switch = psb6970_reset_switch,
+};
+
+static int psb6970_config_init(struct phy_device *pdev)
+{
+	struct psb6970_priv *priv;
+	struct net_device *dev = pdev->attached_dev;
+	struct switch_dev *swdev;
+	int ret;
+
+	priv = kzalloc(sizeof(struct psb6970_priv), GFP_KERNEL);
+	if (priv == NULL)
+		return -ENOMEM;
+
+	priv->phy = pdev;
+
+	if (pdev->addr == 0)
+		printk(KERN_INFO "%s: psb6970 switch driver attached.\n",
+		       pdev->attached_dev->name);
+
+	if (pdev->addr != 0) {
+		kfree(priv);
+		return 0;
+	}
+
+	pdev->supported = pdev->advertising = SUPPORTED_100baseT_Full;
+
+	mutex_init(&priv->reg_mutex);
+	priv->read = psb6970_mii_read;
+	priv->write = psb6970_mii_write;
+
+	pdev->priv = priv;
+
+	swdev = &priv->dev;
+	swdev->cpu_port = PSB6970_DEFAULT_PORT_CPU;
+	swdev->ops = &psb6970_ops;
+
+	swdev->name = "Lantiq PSB6970";
+	swdev->vlans = PSB6970_MAX_VLANS;
+	swdev->ports = PSB6970_NUM_PORTS;
+
+	if ((ret = register_switch(&priv->dev, pdev->attached_dev)) < 0) {
+		kfree(priv);
+		goto done;
+	}
+
+	ret = psb6970_reset_switch(&priv->dev);
+	if (ret) {
+		kfree(priv);
+		goto done;
+	}
+
+	dev->phy_ptr = priv;
+
+done:
+	return ret;
+}
+
+static int psb6970_read_status(struct phy_device *phydev)
+{
+	phydev->speed = SPEED_100;
+	phydev->duplex = DUPLEX_FULL;
+	phydev->link = 1;
+
+	phydev->state = PHY_RUNNING;
+	netif_carrier_on(phydev->attached_dev);
+	phydev->adjust_link(phydev->attached_dev);
+
+	return 0;
+}
+
+static int psb6970_config_aneg(struct phy_device *phydev)
+{
+	return 0;
+}
+
+static int psb6970_probe(struct phy_device *pdev)
+{
+	return 0;
+}
+
+static void psb6970_remove(struct phy_device *pdev)
+{
+	struct psb6970_priv *priv = pdev->priv;
+
+	if (!priv)
+		return;
+
+	if (pdev->addr == 0)
+		unregister_switch(&priv->dev);
+	kfree(priv);
+}
+
+static int psb6970_fixup(struct phy_device *dev)
+{
+	struct mii_bus *bus = dev->bus;
+	u16 reg;
+
+	/* look for the switch on the bus */
+	reg = bus->read(bus, PHYADDR(PSB6970_CI1)) & PSB6970_CI1_MASK;
+	if (reg != PSB6970_CI1_VAL)
+		return 0;
+
+	dev->phy_id = (reg << 16);
+	dev->phy_id |= bus->read(bus, PHYADDR(PSB6970_CI0)) & PSB6970_CI0_MASK;
+
+	return 0;
+}
+
+static struct phy_driver psb6970_driver = {
+	.name = "Lantiq PSB6970",
+	.phy_id = PSB6970_CI1_VAL << 16,
+	.phy_id_mask = 0xffff0000,
+	.features = PHY_BASIC_FEATURES,
+	.probe = psb6970_probe,
+	.remove = psb6970_remove,
+	.config_init = &psb6970_config_init,
+	.config_aneg = &psb6970_config_aneg,
+	.read_status = &psb6970_read_status,
+	.driver = {.owner = THIS_MODULE},
+};
+
+int __init psb6970_init(void)
+{
+	phy_register_fixup_for_id(PHY_ANY_ID, psb6970_fixup);
+	return phy_driver_register(&psb6970_driver);
+}
+
+module_init(psb6970_init);
+
+void __exit psb6970_exit(void)
+{
+	phy_driver_unregister(&psb6970_driver);
+}
+
+module_exit(psb6970_exit);
+
+MODULE_DESCRIPTION("Lantiq PSB6970 Switch");
+MODULE_AUTHOR("Ithamar R. Adema <ithamar.adema@team-embedded.nl>");
+MODULE_LICENSE("GPL");
diff --git a/target/linux/generic/files/drivers/net/phy/rtl8306.c b/target/linux/generic/files/drivers/net/phy/rtl8306.c
new file mode 100644
index 0000000..e280e93
--- /dev/null
+++ b/target/linux/generic/files/drivers/net/phy/rtl8306.c
@@ -0,0 +1,1060 @@
+/*
+ * rtl8306.c: RTL8306S switch driver
+ *
+ * Copyright (C) 2009 Felix Fietkau <nbd@openwrt.org>
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * version 2 as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+#include <linux/if.h>
+#include <linux/module.h>
+#include <linux/init.h>
+#include <linux/list.h>
+#include <linux/if_ether.h>
+#include <linux/skbuff.h>
+#include <linux/netdevice.h>
+#include <linux/netlink.h>
+#include <net/genetlink.h>
+#include <linux/switch.h>
+#include <linux/delay.h>
+#include <linux/phy.h>
+
+//#define DEBUG 1
+
+/* Global (PHY0) */
+#define RTL8306_REG_PAGE		16
+#define RTL8306_REG_PAGE_LO		(1 << 15)
+#define RTL8306_REG_PAGE_HI		(1 << 1) /* inverted */
+
+#define RTL8306_NUM_VLANS		16
+#define RTL8306_NUM_PORTS		6
+#define RTL8306_PORT_CPU		5
+#define RTL8306_NUM_PAGES		4
+#define RTL8306_NUM_REGS		32
+
+#define RTL_NAME_S          "RTL8306S"
+#define RTL_NAME_SD         "RTL8306SD"
+#define RTL_NAME_SDM        "RTL8306SDM"
+#define RTL_NAME_UNKNOWN    "RTL8306(unknown)"
+
+#define RTL8306_MAGIC	0x8306
+
+static LIST_HEAD(phydevs);
+
+struct rtl_priv {
+	struct list_head list;
+	struct switch_dev dev;
+	int page;
+	int type;
+	int do_cpu;
+	struct mii_bus *bus;
+	char hwname[sizeof(RTL_NAME_UNKNOWN)];
+	bool fixup;
+};
+
+struct rtl_phyregs {
+	int nway;
+	int speed;
+	int duplex;
+};
+
+#define to_rtl(_dev) container_of(_dev, struct rtl_priv, dev)
+
+enum {
+	RTL_TYPE_S,
+	RTL_TYPE_SD,
+	RTL_TYPE_SDM,
+};
+
+struct rtl_reg {
+	int page;
+	int phy;
+	int reg;
+	int bits;
+	int shift;
+	int inverted;
+};
+
+#define RTL_VLAN_REGOFS(name) \
+	(RTL_REG_VLAN1_##name - RTL_REG_VLAN0_##name)
+
+#define RTL_PORT_REGOFS(name) \
+	(RTL_REG_PORT1_##name - RTL_REG_PORT0_##name)
+
+#define RTL_PORT_REG(id, reg) \
+	(RTL_REG_PORT0_##reg + (id * RTL_PORT_REGOFS(reg)))
+
+#define RTL_VLAN_REG(id, reg) \
+	(RTL_REG_VLAN0_##reg + (id * RTL_VLAN_REGOFS(reg)))
+
+#define RTL_GLOBAL_REGATTR(reg) \
+	.id = RTL_REG_##reg, \
+	.type = SWITCH_TYPE_INT, \
+	.ofs = 0, \
+	.set = rtl_attr_set_int, \
+	.get = rtl_attr_get_int
+
+#define RTL_PORT_REGATTR(reg) \
+	.id = RTL_REG_PORT0_##reg, \
+	.type = SWITCH_TYPE_INT, \
+	.ofs = RTL_PORT_REGOFS(reg), \
+	.set = rtl_attr_set_port_int, \
+	.get = rtl_attr_get_port_int
+
+#define RTL_VLAN_REGATTR(reg) \
+	.id = RTL_REG_VLAN0_##reg, \
+	.type = SWITCH_TYPE_INT, \
+	.ofs = RTL_VLAN_REGOFS(reg), \
+	.set = rtl_attr_set_vlan_int, \
+	.get = rtl_attr_get_vlan_int
+
+enum rtl_regidx {
+	RTL_REG_CHIPID,
+	RTL_REG_CHIPVER,
+	RTL_REG_CHIPTYPE,
+	RTL_REG_CPUPORT,
+
+	RTL_REG_EN_CPUPORT,
+	RTL_REG_EN_TAG_OUT,
+	RTL_REG_EN_TAG_CLR,
+	RTL_REG_EN_TAG_IN,
+	RTL_REG_TRAP_CPU,
+	RTL_REG_CPU_LINKUP,
+	RTL_REG_TRUNK_PORTSEL,
+	RTL_REG_EN_TRUNK,
+	RTL_REG_RESET,
+
+	RTL_REG_VLAN_ENABLE,
+	RTL_REG_VLAN_FILTER,
+	RTL_REG_VLAN_TAG_ONLY,
+	RTL_REG_VLAN_TAG_AWARE,
+#define RTL_VLAN_ENUM(id) \
+	RTL_REG_VLAN##id##_VID, \
+	RTL_REG_VLAN##id##_PORTMASK
+	RTL_VLAN_ENUM(0),
+	RTL_VLAN_ENUM(1),
+	RTL_VLAN_ENUM(2),
+	RTL_VLAN_ENUM(3),
+	RTL_VLAN_ENUM(4),
+	RTL_VLAN_ENUM(5),
+	RTL_VLAN_ENUM(6),
+	RTL_VLAN_ENUM(7),
+	RTL_VLAN_ENUM(8),
+	RTL_VLAN_ENUM(9),
+	RTL_VLAN_ENUM(10),
+	RTL_VLAN_ENUM(11),
+	RTL_VLAN_ENUM(12),
+	RTL_VLAN_ENUM(13),
+	RTL_VLAN_ENUM(14),
+	RTL_VLAN_ENUM(15),
+#define RTL_PORT_ENUM(id) \
+	RTL_REG_PORT##id##_PVID, \
+	RTL_REG_PORT##id##_NULL_VID_REPLACE, \
+	RTL_REG_PORT##id##_NON_PVID_DISCARD, \
+	RTL_REG_PORT##id##_VID_INSERT, \
+	RTL_REG_PORT##id##_TAG_INSERT, \
+	RTL_REG_PORT##id##_LINK, \
+	RTL_REG_PORT##id##_SPEED, \
+	RTL_REG_PORT##id##_NWAY, \
+	RTL_REG_PORT##id##_NRESTART, \
+	RTL_REG_PORT##id##_DUPLEX, \
+	RTL_REG_PORT##id##_RXEN, \
+	RTL_REG_PORT##id##_TXEN
+	RTL_PORT_ENUM(0),
+	RTL_PORT_ENUM(1),
+	RTL_PORT_ENUM(2),
+	RTL_PORT_ENUM(3),
+	RTL_PORT_ENUM(4),
+	RTL_PORT_ENUM(5),
+};
+
+static const struct rtl_reg rtl_regs[] = {
+	[RTL_REG_CHIPID]         = { 0, 4, 30, 16,  0, 0 },
+	[RTL_REG_CHIPVER]        = { 0, 4, 31,  8,  0, 0 },
+	[RTL_REG_CHIPTYPE]       = { 0, 4, 31,  2,  8, 0 },
+
+	/* CPU port number */
+	[RTL_REG_CPUPORT]        = { 2, 4, 21,  3,  0, 0 },
+	/* Enable CPU port function */
+	[RTL_REG_EN_CPUPORT]     = { 3, 2, 21,  1, 15, 1 },
+	/* Enable CPU port tag insertion */
+	[RTL_REG_EN_TAG_OUT]     = { 3, 2, 21,  1, 12, 0 },
+	/* Enable CPU port tag removal */
+	[RTL_REG_EN_TAG_CLR]     = { 3, 2, 21,  1, 11, 0 },
+	/* Enable CPU port tag checking */
+	[RTL_REG_EN_TAG_IN]      = { 0, 4, 21,  1,  7, 0 },
+	[RTL_REG_EN_TRUNK]       = { 0, 0, 19,  1, 11, 1 },
+	[RTL_REG_TRUNK_PORTSEL]  = { 0, 0, 16,  1,  6, 1 },
+	[RTL_REG_RESET]          = { 0, 0, 16,  1, 12, 0 },
+
+	[RTL_REG_TRAP_CPU]       = { 3, 2, 22,  1,  6, 0 },
+	[RTL_REG_CPU_LINKUP]     = { 0, 6, 22,  1, 15, 0 },
+
+	[RTL_REG_VLAN_TAG_ONLY]  = { 0, 0, 16,  1,  8, 1 },
+	[RTL_REG_VLAN_FILTER]    = { 0, 0, 16,  1,  9, 1 },
+	[RTL_REG_VLAN_TAG_AWARE] = { 0, 0, 16,  1, 10, 1 },
+	[RTL_REG_VLAN_ENABLE]    = { 0, 0, 18,  1,  8, 1 },
+
+#define RTL_VLAN_REGS(id, phy, page, regofs) \
+	[RTL_REG_VLAN##id##_VID] = { page, phy, 25 + regofs, 12, 0, 0 }, \
+	[RTL_REG_VLAN##id##_PORTMASK] = { page, phy, 24 + regofs, 6, 0, 0 }
+	RTL_VLAN_REGS( 0, 0, 0, 0),
+	RTL_VLAN_REGS( 1, 1, 0, 0),
+	RTL_VLAN_REGS( 2, 2, 0, 0),
+	RTL_VLAN_REGS( 3, 3, 0, 0),
+	RTL_VLAN_REGS( 4, 4, 0, 0),
+	RTL_VLAN_REGS( 5, 0, 1, 2),
+	RTL_VLAN_REGS( 6, 1, 1, 2),
+	RTL_VLAN_REGS( 7, 2, 1, 2),
+	RTL_VLAN_REGS( 8, 3, 1, 2),
+	RTL_VLAN_REGS( 9, 4, 1, 2),
+	RTL_VLAN_REGS(10, 0, 1, 4),
+	RTL_VLAN_REGS(11, 1, 1, 4),
+	RTL_VLAN_REGS(12, 2, 1, 4),
+	RTL_VLAN_REGS(13, 3, 1, 4),
+	RTL_VLAN_REGS(14, 4, 1, 4),
+	RTL_VLAN_REGS(15, 0, 1, 6),
+
+#define REG_PORT_SETTING(port, phy) \
+	[RTL_REG_PORT##port##_SPEED] = { 0, phy, 0, 1, 13, 0 }, \
+	[RTL_REG_PORT##port##_NWAY] = { 0, phy, 0, 1, 12, 0 }, \
+	[RTL_REG_PORT##port##_NRESTART] = { 0, phy, 0, 1, 9, 0 }, \
+	[RTL_REG_PORT##port##_DUPLEX] = { 0, phy, 0, 1, 8, 0 }, \
+	[RTL_REG_PORT##port##_TXEN] = { 0, phy, 24, 1, 11, 0 }, \
+	[RTL_REG_PORT##port##_RXEN] = { 0, phy, 24, 1, 10, 0 }, \
+	[RTL_REG_PORT##port##_LINK] = { 0, phy, 1, 1, 2, 0 }, \
+	[RTL_REG_PORT##port##_NULL_VID_REPLACE] = { 0, phy, 22, 1, 12, 0 }, \
+	[RTL_REG_PORT##port##_NON_PVID_DISCARD] = { 0, phy, 22, 1, 11, 0 }, \
+	[RTL_REG_PORT##port##_VID_INSERT] = { 0, phy, 22, 2, 9, 0 }, \
+	[RTL_REG_PORT##port##_TAG_INSERT] = { 0, phy, 22, 2, 0, 0 }
+
+	REG_PORT_SETTING(0, 0),
+	REG_PORT_SETTING(1, 1),
+	REG_PORT_SETTING(2, 2),
+	REG_PORT_SETTING(3, 3),
+	REG_PORT_SETTING(4, 4),
+	REG_PORT_SETTING(5, 6),
+
+#define REG_PORT_PVID(phy, page, regofs) \
+	{ page, phy, 24 + regofs, 4, 12, 0 }
+	[RTL_REG_PORT0_PVID] = REG_PORT_PVID(0, 0, 0),
+	[RTL_REG_PORT1_PVID] = REG_PORT_PVID(1, 0, 0),
+	[RTL_REG_PORT2_PVID] = REG_PORT_PVID(2, 0, 0),
+	[RTL_REG_PORT3_PVID] = REG_PORT_PVID(3, 0, 0),
+	[RTL_REG_PORT4_PVID] = REG_PORT_PVID(4, 0, 0),
+	[RTL_REG_PORT5_PVID] = REG_PORT_PVID(0, 1, 2),
+};
+
+
+static inline void
+rtl_set_page(struct rtl_priv *priv, unsigned int page)
+{
+	struct mii_bus *bus = priv->bus;
+	u16 pgsel;
+
+	if (priv->fixup)
+		return;
+
+	if (priv->page == page)
+		return;
+
+	BUG_ON(page > RTL8306_NUM_PAGES);
+	pgsel = bus->read(bus, 0, RTL8306_REG_PAGE);
+	pgsel &= ~(RTL8306_REG_PAGE_LO | RTL8306_REG_PAGE_HI);
+	if (page & (1 << 0))
+		pgsel |= RTL8306_REG_PAGE_LO;
+	if (!(page & (1 << 1))) /* bit is inverted */
+		pgsel |= RTL8306_REG_PAGE_HI;
+	bus->write(bus, 0, RTL8306_REG_PAGE, pgsel);
+}
+
+static inline int
+rtl_w16(struct switch_dev *dev, unsigned int page, unsigned int phy, unsigned int reg, u16 val)
+{
+	struct rtl_priv *priv = to_rtl(dev);
+	struct mii_bus *bus = priv->bus;
+
+	rtl_set_page(priv, page);
+	bus->write(bus, phy, reg, val);
+	bus->read(bus, phy, reg); /* flush */
+	return 0;
+}
+
+static inline int
+rtl_r16(struct switch_dev *dev, unsigned int page, unsigned int phy, unsigned int reg)
+{
+	struct rtl_priv *priv = to_rtl(dev);
+	struct mii_bus *bus = priv->bus;
+
+	rtl_set_page(priv, page);
+	return bus->read(bus, phy, reg);
+}
+
+static inline u16
+rtl_rmw(struct switch_dev *dev, unsigned int page, unsigned int phy, unsigned int reg, u16 mask, u16 val)
+{
+	struct rtl_priv *priv = to_rtl(dev);
+	struct mii_bus *bus = priv->bus;
+	u16 r;
+
+	rtl_set_page(priv, page);
+	r = bus->read(bus, phy, reg);
+	r &= ~mask;
+	r |= val;
+	bus->write(bus, phy, reg, r);
+	return bus->read(bus, phy, reg); /* flush */
+}
+
+
+static inline int
+rtl_get(struct switch_dev *dev, enum rtl_regidx s)
+{
+	const struct rtl_reg *r = &rtl_regs[s];
+	u16 val;
+
+	BUG_ON(s >= ARRAY_SIZE(rtl_regs));
+	if (r->bits == 0) /* unimplemented */
+		return 0;
+
+	val = rtl_r16(dev, r->page, r->phy, r->reg);
+
+	if (r->shift > 0)
+		val >>= r->shift;
+
+	if (r->inverted)
+		val = ~val;
+
+	val &= (1 << r->bits) - 1;
+
+	return val;
+}
+
+static int
+rtl_set(struct switch_dev *dev, enum rtl_regidx s, unsigned int val)
+{
+	const struct rtl_reg *r = &rtl_regs[s];
+	u16 mask = 0xffff;
+
+	BUG_ON(s >= ARRAY_SIZE(rtl_regs));
+
+	if (r->bits == 0) /* unimplemented */
+		return 0;
+
+	if (r->shift > 0)
+		val <<= r->shift;
+
+	if (r->inverted)
+		val = ~val;
+
+	if (r->bits != 16) {
+		mask = (1 << r->bits) - 1;
+		mask <<= r->shift;
+	}
+	val &= mask;
+	return rtl_rmw(dev, r->page, r->phy, r->reg, mask, val);
+}
+
+static void
+rtl_phy_save(struct switch_dev *dev, int port, struct rtl_phyregs *regs)
+{
+	regs->nway = rtl_get(dev, RTL_PORT_REG(port, NWAY));
+	regs->speed = rtl_get(dev, RTL_PORT_REG(port, SPEED));
+	regs->duplex = rtl_get(dev, RTL_PORT_REG(port, DUPLEX));
+}
+
+static void
+rtl_phy_restore(struct switch_dev *dev, int port, struct rtl_phyregs *regs)
+{
+	rtl_set(dev, RTL_PORT_REG(port, NWAY), regs->nway);
+	rtl_set(dev, RTL_PORT_REG(port, SPEED), regs->speed);
+	rtl_set(dev, RTL_PORT_REG(port, DUPLEX), regs->duplex);
+}
+
+static void
+rtl_port_set_enable(struct switch_dev *dev, int port, int enabled)
+{
+	rtl_set(dev, RTL_PORT_REG(port, RXEN), enabled);
+	rtl_set(dev, RTL_PORT_REG(port, TXEN), enabled);
+
+	if ((port >= 5) || !enabled)
+		return;
+
+	/* restart autonegotiation if enabled */
+	rtl_set(dev, RTL_PORT_REG(port, NRESTART), 1);
+}
+
+static int
+rtl_hw_apply(struct switch_dev *dev)
+{
+	int i;
+	int trunk_en, trunk_psel;
+	struct rtl_phyregs port5;
+
+	rtl_phy_save(dev, 5, &port5);
+
+	/* disable rx/tx from PHYs */
+	for (i = 0; i < RTL8306_NUM_PORTS - 1; i++) {
+		rtl_port_set_enable(dev, i, 0);
+	}
+
+	/* save trunking status */
+	trunk_en = rtl_get(dev, RTL_REG_EN_TRUNK);
+	trunk_psel = rtl_get(dev, RTL_REG_TRUNK_PORTSEL);
+
+	/* trunk port 3 and 4
+	 * XXX: Big WTF, but RealTek seems to do it */
+	rtl_set(dev, RTL_REG_EN_TRUNK, 1);
+	rtl_set(dev, RTL_REG_TRUNK_PORTSEL, 1);
+
+	/* execute the software reset */
+	rtl_set(dev, RTL_REG_RESET, 1);
+
+	/* wait for the reset to complete,
+	 * but don't wait for too long */
+	for (i = 0; i < 10; i++) {
+		if (rtl_get(dev, RTL_REG_RESET) == 0)
+			break;
+
+		msleep(1);
+	}
+
+	/* enable rx/tx from PHYs */
+	for (i = 0; i < RTL8306_NUM_PORTS - 1; i++) {
+		rtl_port_set_enable(dev, i, 1);
+	}
+
+	/* restore trunking settings */
+	rtl_set(dev, RTL_REG_EN_TRUNK, trunk_en);
+	rtl_set(dev, RTL_REG_TRUNK_PORTSEL, trunk_psel);
+	rtl_phy_restore(dev, 5, &port5);
+
+	rtl_set(dev, RTL_REG_CPU_LINKUP, 1);
+
+	return 0;
+}
+
+static void
+rtl_hw_init(struct switch_dev *dev)
+{
+	struct rtl_priv *priv = to_rtl(dev);
+	int cpu_mask = 1 << dev->cpu_port;
+	int i;
+
+	rtl_set(dev, RTL_REG_VLAN_ENABLE, 0);
+	rtl_set(dev, RTL_REG_VLAN_FILTER, 0);
+	rtl_set(dev, RTL_REG_EN_TRUNK, 0);
+	rtl_set(dev, RTL_REG_TRUNK_PORTSEL, 0);
+
+	/* initialize cpu port settings */
+	if (priv->do_cpu) {
+		rtl_set(dev, RTL_REG_CPUPORT, dev->cpu_port);
+		rtl_set(dev, RTL_REG_EN_CPUPORT, 1);
+	} else {
+		rtl_set(dev, RTL_REG_CPUPORT, 7);
+		rtl_set(dev, RTL_REG_EN_CPUPORT, 0);
+	}
+	rtl_set(dev, RTL_REG_EN_TAG_OUT, 0);
+	rtl_set(dev, RTL_REG_EN_TAG_IN, 0);
+	rtl_set(dev, RTL_REG_EN_TAG_CLR, 0);
+
+	/* reset all vlans */
+	for (i = 0; i < RTL8306_NUM_VLANS; i++) {
+		rtl_set(dev, RTL_VLAN_REG(i, VID), i);
+		rtl_set(dev, RTL_VLAN_REG(i, PORTMASK), 0);
+	}
+
+	/* default to port isolation */
+	for (i = 0; i < RTL8306_NUM_PORTS; i++) {
+		unsigned long mask;
+
+		if ((1 << i) == cpu_mask)
+			mask = ((1 << RTL8306_NUM_PORTS) - 1) & ~cpu_mask; /* all bits set */
+		else
+			mask = cpu_mask | (1 << i);
+
+		rtl_set(dev, RTL_VLAN_REG(i, PORTMASK), mask);
+		rtl_set(dev, RTL_PORT_REG(i, PVID), i);
+		rtl_set(dev, RTL_PORT_REG(i, NULL_VID_REPLACE), 1);
+		rtl_set(dev, RTL_PORT_REG(i, VID_INSERT), 1);
+		rtl_set(dev, RTL_PORT_REG(i, TAG_INSERT), 3);
+	}
+	rtl_hw_apply(dev);
+}
+
+#ifdef DEBUG
+static int
+rtl_set_use_cpuport(struct switch_dev *dev, const struct switch_attr *attr, struct switch_val *val)
+{
+	struct rtl_priv *priv = to_rtl(dev);
+	priv->do_cpu = val->value.i;
+	rtl_hw_init(dev);
+	return 0;
+}
+
+static int
+rtl_get_use_cpuport(struct switch_dev *dev, const struct switch_attr *attr, struct switch_val *val)
+{
+	struct rtl_priv *priv = to_rtl(dev);
+	val->value.i = priv->do_cpu;
+	return 0;
+}
+
+static int
+rtl_set_cpuport(struct switch_dev *dev, const struct switch_attr *attr, struct switch_val *val)
+{
+	dev->cpu_port = val->value.i;
+	rtl_hw_init(dev);
+	return 0;
+}
+
+static int
+rtl_get_cpuport(struct switch_dev *dev, const struct switch_attr *attr, struct switch_val *val)
+{
+	val->value.i = dev->cpu_port;
+	return 0;
+}
+#endif
+
+static int
+rtl_reset(struct switch_dev *dev)
+{
+	rtl_hw_init(dev);
+	return 0;
+}
+
+static int
+rtl_attr_set_int(struct switch_dev *dev, const struct switch_attr *attr, struct switch_val *val)
+{
+	int idx = attr->id + (val->port_vlan * attr->ofs);
+	struct rtl_phyregs port;
+
+	if (attr->id >= ARRAY_SIZE(rtl_regs))
+		return -EINVAL;
+
+	if ((attr->max > 0) && (val->value.i > attr->max))
+		return -EINVAL;
+
+	/* access to phy register 22 on port 4/5
+	 * needs phy status save/restore */
+	if ((val->port_vlan > 3) &&
+		(rtl_regs[idx].reg == 22) &&
+		(rtl_regs[idx].page == 0)) {
+
+		rtl_phy_save(dev, val->port_vlan, &port);
+		rtl_set(dev, idx, val->value.i);
+		rtl_phy_restore(dev, val->port_vlan, &port);
+	} else {
+		rtl_set(dev, idx, val->value.i);
+	}
+
+	return 0;
+}
+
+static int
+rtl_attr_get_int(struct switch_dev *dev, const struct switch_attr *attr, struct switch_val *val)
+{
+	int idx = attr->id + (val->port_vlan * attr->ofs);
+
+	if (idx >= ARRAY_SIZE(rtl_regs))
+		return -EINVAL;
+
+	val->value.i = rtl_get(dev, idx);
+	return 0;
+}
+
+static int
+rtl_attr_set_port_int(struct switch_dev *dev, const struct switch_attr *attr, struct switch_val *val)
+{
+	if (val->port_vlan >= RTL8306_NUM_PORTS)
+		return -EINVAL;
+
+	return rtl_attr_set_int(dev, attr, val);
+}
+
+static int
+rtl_attr_get_port_int(struct switch_dev *dev, const struct switch_attr *attr, struct switch_val *val)
+{
+	if (val->port_vlan >= RTL8306_NUM_PORTS)
+		return -EINVAL;
+	return rtl_attr_get_int(dev, attr, val);
+}
+
+static int 
+rtl_get_port_link(struct switch_dev *dev, int port, struct switch_port_link *link)
+{
+	if (port >= RTL8306_NUM_PORTS)
+		return -EINVAL;
+
+	link->link = rtl_get(dev, RTL_PORT_REG(port, LINK));
+	if (!link->link)
+		return 0;
+
+	link->duplex = rtl_get(dev, RTL_PORT_REG(port, DUPLEX));
+	link->aneg = rtl_get(dev, RTL_PORT_REG(port, NWAY));
+
+	if (rtl_get(dev, RTL_PORT_REG(port, SPEED)))
+		link->speed = SWITCH_PORT_SPEED_100;
+	else
+		link->speed = SWITCH_PORT_SPEED_10;
+
+	return 0;
+}
+
+static int
+rtl_attr_set_vlan_int(struct switch_dev *dev, const struct switch_attr *attr, struct switch_val *val)
+{
+	if (val->port_vlan >= dev->vlans)
+		return -EINVAL;
+
+	return rtl_attr_set_int(dev, attr, val);
+}
+
+static int
+rtl_attr_get_vlan_int(struct switch_dev *dev, const struct switch_attr *attr, struct switch_val *val)
+{
+	if (val->port_vlan >= dev->vlans)
+		return -EINVAL;
+
+	return rtl_attr_get_int(dev, attr, val);
+}
+
+static int
+rtl_get_ports(struct switch_dev *dev, struct switch_val *val)
+{
+	unsigned int i, mask;
+
+	mask = rtl_get(dev, RTL_VLAN_REG(val->port_vlan, PORTMASK));
+	for (i = 0; i < RTL8306_NUM_PORTS; i++) {
+		struct switch_port *port;
+
+		if (!(mask & (1 << i)))
+			continue;
+
+		port = &val->value.ports[val->len];
+		port->id = i;
+		if (rtl_get(dev, RTL_PORT_REG(i, TAG_INSERT)) == 2 || i == dev->cpu_port)
+			port->flags = (1 << SWITCH_PORT_FLAG_TAGGED);
+		val->len++;
+	}
+
+	return 0;
+}
+
+static int
+rtl_set_vlan(struct switch_dev *dev, const struct switch_attr *attr, struct switch_val *val)
+{
+	struct rtl_priv *priv = to_rtl(dev);
+	struct rtl_phyregs port;
+	int en = val->value.i;
+	int i;
+
+	rtl_set(dev, RTL_REG_EN_TAG_OUT, en && priv->do_cpu);
+	rtl_set(dev, RTL_REG_EN_TAG_IN, en && priv->do_cpu);
+	rtl_set(dev, RTL_REG_EN_TAG_CLR, en && priv->do_cpu);
+	rtl_set(dev, RTL_REG_VLAN_TAG_AWARE, en);
+	if (en)
+		rtl_set(dev, RTL_REG_VLAN_FILTER, en);
+
+	for (i = 0; i < RTL8306_NUM_PORTS; i++) {
+		if (i > 3)
+			rtl_phy_save(dev, val->port_vlan, &port);
+		rtl_set(dev, RTL_PORT_REG(i, NULL_VID_REPLACE), 1);
+		rtl_set(dev, RTL_PORT_REG(i, VID_INSERT), (en ? (i == dev->cpu_port ? 0 : 1) : 1));
+		rtl_set(dev, RTL_PORT_REG(i, TAG_INSERT), (en ? (i == dev->cpu_port ? 2 : 1) : 3));
+		if (i > 3)
+			rtl_phy_restore(dev, val->port_vlan, &port);
+	}
+	rtl_set(dev, RTL_REG_VLAN_ENABLE, en);
+
+	return 0;
+}
+
+static int
+rtl_get_vlan(struct switch_dev *dev, const struct switch_attr *attr, struct switch_val *val)
+{
+	val->value.i = rtl_get(dev, RTL_REG_VLAN_ENABLE);
+	return 0;
+}
+
+static int
+rtl_set_ports(struct switch_dev *dev, struct switch_val *val)
+{
+	unsigned int mask = 0;
+	unsigned int oldmask;
+	int i;
+
+	for(i = 0; i < val->len; i++)
+	{
+		struct switch_port *port = &val->value.ports[i];
+		bool tagged = false;
+
+		mask |= (1 << port->id);
+
+		if (port->id == dev->cpu_port)
+			continue;
+
+		if ((i == dev->cpu_port) ||
+			(port->flags & (1 << SWITCH_PORT_FLAG_TAGGED)))
+			tagged = true;
+
+		/* fix up PVIDs for added ports */
+		if (!tagged)
+			rtl_set(dev, RTL_PORT_REG(port->id, PVID), val->port_vlan);
+
+		rtl_set(dev, RTL_PORT_REG(port->id, NON_PVID_DISCARD), (tagged ? 0 : 1));
+		rtl_set(dev, RTL_PORT_REG(port->id, VID_INSERT), (tagged ? 0 : 1));
+		rtl_set(dev, RTL_PORT_REG(port->id, TAG_INSERT), (tagged ? 2 : 1));
+	}
+
+	oldmask = rtl_get(dev, RTL_VLAN_REG(val->port_vlan, PORTMASK));
+	rtl_set(dev, RTL_VLAN_REG(val->port_vlan, PORTMASK), mask);
+
+	/* fix up PVIDs for removed ports, default to last vlan */
+	oldmask &= ~mask;
+	for (i = 0; i < RTL8306_NUM_PORTS; i++) {
+		if (!(oldmask & (1 << i)))
+			continue;
+
+		if (i == dev->cpu_port)
+			continue;
+
+		if (rtl_get(dev, RTL_PORT_REG(i, PVID)) == val->port_vlan)
+			rtl_set(dev, RTL_PORT_REG(i, PVID), dev->vlans - 1);
+	}
+
+	return 0;
+}
+
+static struct switch_attr rtl_globals[] = {
+	{
+		.type = SWITCH_TYPE_INT,
+		.name = "enable_vlan",
+		.description = "Enable VLAN mode",
+		.max = 1,
+		.set = rtl_set_vlan,
+		.get = rtl_get_vlan,
+	},
+	{
+		RTL_GLOBAL_REGATTR(EN_TRUNK),
+		.name = "trunk",
+		.description = "Enable port trunking",
+		.max = 1,
+	},
+	{
+		RTL_GLOBAL_REGATTR(TRUNK_PORTSEL),
+		.name = "trunk_sel",
+		.description = "Select ports for trunking (0: 0,1 - 1: 3,4)",
+		.max = 1,
+	},
+#ifdef DEBUG
+	{
+		RTL_GLOBAL_REGATTR(VLAN_FILTER),
+		.name = "vlan_filter",
+		.description = "Filter incoming packets for allowed VLANS",
+		.max = 1,
+	},
+	{
+		.type = SWITCH_TYPE_INT,
+		.name = "cpuport",
+		.description = "CPU Port",
+		.set = rtl_set_cpuport,
+		.get = rtl_get_cpuport,
+		.max = RTL8306_NUM_PORTS,
+	},
+	{
+		.type = SWITCH_TYPE_INT,
+		.name = "use_cpuport",
+		.description = "CPU Port handling flag",
+		.set = rtl_set_use_cpuport,
+		.get = rtl_get_use_cpuport,
+		.max = RTL8306_NUM_PORTS,
+	},
+	{
+		RTL_GLOBAL_REGATTR(TRAP_CPU),
+		.name = "trap_cpu",
+		.description = "VLAN trap to CPU",
+		.max = 1,
+	},
+	{
+		RTL_GLOBAL_REGATTR(VLAN_TAG_AWARE),
+		.name = "vlan_tag_aware",
+		.description = "Enable VLAN tag awareness",
+		.max = 1,
+	},
+	{
+		RTL_GLOBAL_REGATTR(VLAN_TAG_ONLY),
+		.name = "tag_only",
+		.description = "Only accept tagged packets",
+		.max = 1,
+	},
+#endif
+};
+static struct switch_attr rtl_port[] = {
+	{
+		RTL_PORT_REGATTR(PVID),
+		.name = "pvid",
+		.description = "Port VLAN ID",
+		.max = RTL8306_NUM_VLANS - 1,
+	},
+#ifdef DEBUG
+	{
+		RTL_PORT_REGATTR(NULL_VID_REPLACE),
+		.name = "null_vid",
+		.description = "NULL VID gets replaced by port default vid",
+		.max = 1,
+	},
+	{
+		RTL_PORT_REGATTR(NON_PVID_DISCARD),
+		.name = "non_pvid_discard",
+		.description = "discard packets with VID != PVID",
+		.max = 1,
+	},
+	{
+		RTL_PORT_REGATTR(VID_INSERT),
+		.name = "vid_insert_remove",
+		.description = "how should the switch insert and remove vids ?",
+		.max = 3,
+	},
+	{
+		RTL_PORT_REGATTR(TAG_INSERT),
+		.name = "tag_insert",
+		.description = "tag insertion handling",
+		.max = 3,
+	},
+#endif
+};
+
+static struct switch_attr rtl_vlan[] = {
+	{
+		RTL_VLAN_REGATTR(VID),
+		.name = "vid",
+		.description = "VLAN ID (1-4095)",
+		.max = 4095,
+	},
+};
+
+static const struct switch_dev_ops rtl8306_ops = {
+	.attr_global = {
+		.attr = rtl_globals,
+		.n_attr = ARRAY_SIZE(rtl_globals),
+	},
+	.attr_port = {
+		.attr = rtl_port,
+		.n_attr = ARRAY_SIZE(rtl_port),
+	},
+	.attr_vlan = {
+		.attr = rtl_vlan,
+		.n_attr = ARRAY_SIZE(rtl_vlan),
+	},
+
+	.get_vlan_ports = rtl_get_ports,
+	.set_vlan_ports = rtl_set_ports,
+	.apply_config = rtl_hw_apply,
+	.reset_switch = rtl_reset,
+	.get_port_link = rtl_get_port_link,
+};
+
+static int
+rtl8306_config_init(struct phy_device *pdev)
+{
+	struct net_device *netdev = pdev->attached_dev;
+	struct rtl_priv *priv = pdev->priv;
+	struct switch_dev *dev = &priv->dev;
+	struct switch_val val;
+	unsigned int chipid, chipver, chiptype;
+	int err;
+
+	/* Only init the switch for the primary PHY */
+	if (pdev->addr != 0)
+		return 0;
+
+	val.value.i = 1;
+	priv->dev.cpu_port = RTL8306_PORT_CPU;
+	priv->dev.ports = RTL8306_NUM_PORTS;
+	priv->dev.vlans = RTL8306_NUM_VLANS;
+	priv->dev.ops = &rtl8306_ops;
+	priv->do_cpu = 0;
+	priv->page = -1;
+	priv->bus = pdev->bus;
+
+	chipid = rtl_get(dev, RTL_REG_CHIPID);
+	chipver = rtl_get(dev, RTL_REG_CHIPVER);
+	chiptype = rtl_get(dev, RTL_REG_CHIPTYPE);
+	switch(chiptype) {
+	case 0:
+	case 2:
+		strncpy(priv->hwname, RTL_NAME_S, sizeof(priv->hwname));
+		priv->type = RTL_TYPE_S;
+		break;
+	case 1:
+		strncpy(priv->hwname, RTL_NAME_SD, sizeof(priv->hwname));
+		priv->type = RTL_TYPE_SD;
+		break;
+	case 3:
+		strncpy(priv->hwname, RTL_NAME_SDM, sizeof(priv->hwname));
+		priv->type = RTL_TYPE_SDM;
+		break;
+	default:
+		strncpy(priv->hwname, RTL_NAME_UNKNOWN, sizeof(priv->hwname));
+		break;
+	}
+
+	dev->name = priv->hwname;
+	rtl_hw_init(dev);
+
+	printk(KERN_INFO "Registering %s switch with Chip ID: 0x%04x, version: 0x%04x\n", priv->hwname, chipid, chipver);
+
+	err = register_switch(dev, netdev);
+	if (err < 0) {
+		kfree(priv);
+		return err;
+	}
+
+	return 0;
+}
+
+
+static int
+rtl8306_fixup(struct phy_device *pdev)
+{
+	struct rtl_priv priv;
+	u16 chipid;
+
+	/* Attach to primary LAN port and WAN port */
+	if (pdev->addr != 0 && pdev->addr != 4)
+		return 0;
+
+	memset(&priv, 0, sizeof(priv));
+	priv.fixup = true;
+	priv.page = -1;
+	priv.bus = pdev->bus;
+	chipid = rtl_get(&priv.dev, RTL_REG_CHIPID);
+	if (chipid == 0x5988)
+		pdev->phy_id = RTL8306_MAGIC;
+
+	return 0;
+}
+
+static int
+rtl8306_probe(struct phy_device *pdev)
+{
+	struct rtl_priv *priv;
+
+	list_for_each_entry(priv, &phydevs, list) {
+		/*
+		 * share one rtl_priv instance between virtual phy
+		 * devices on the same bus
+		 */
+		if (priv->bus == pdev->bus)
+			goto found;
+	}
+	priv = kzalloc(sizeof(struct rtl_priv), GFP_KERNEL);
+	if (!priv)
+		return -ENOMEM;
+
+	priv->bus = pdev->bus;
+
+found:
+	pdev->priv = priv;
+	return 0;
+}
+
+static void
+rtl8306_remove(struct phy_device *pdev)
+{
+	struct rtl_priv *priv = pdev->priv;
+	unregister_switch(&priv->dev);
+	kfree(priv);
+}
+
+static int
+rtl8306_config_aneg(struct phy_device *pdev)
+{
+	struct rtl_priv *priv = pdev->priv;
+
+	/* Only for WAN */
+	if (pdev->addr == 0)
+		return 0;
+
+	/* Restart autonegotiation */
+	rtl_set(&priv->dev, RTL_PORT_REG(4, NWAY), 1);
+	rtl_set(&priv->dev, RTL_PORT_REG(4, NRESTART), 1);
+
+	return 0;
+}
+
+static int
+rtl8306_read_status(struct phy_device *pdev)
+{
+	struct rtl_priv *priv = pdev->priv;
+	struct switch_dev *dev = &priv->dev;
+
+	if (pdev->addr == 4) {
+		/* WAN */
+		pdev->speed = rtl_get(dev, RTL_PORT_REG(4, SPEED)) ? SPEED_100 : SPEED_10;
+		pdev->duplex = rtl_get(dev, RTL_PORT_REG(4, DUPLEX)) ? DUPLEX_FULL : DUPLEX_HALF;
+		pdev->link = !!rtl_get(dev, RTL_PORT_REG(4, LINK));
+	} else {
+		/* LAN */
+		pdev->speed = SPEED_100;
+		pdev->duplex = DUPLEX_FULL;
+		pdev->link = 1;
+	}
+
+	/*
+	 * Bypass generic PHY status read,
+	 * it doesn't work with this switch
+	 */
+	if (pdev->link) {
+		pdev->state = PHY_RUNNING;
+		netif_carrier_on(pdev->attached_dev);
+		pdev->adjust_link(pdev->attached_dev);
+	} else {
+		pdev->state = PHY_NOLINK;
+		netif_carrier_off(pdev->attached_dev);
+		pdev->adjust_link(pdev->attached_dev);
+	}
+
+	return 0;
+}
+
+
+static struct phy_driver rtl8306_driver = {
+	.name		= "Realtek RTL8306S",
+	.flags		= PHY_HAS_MAGICANEG,
+	.phy_id		= RTL8306_MAGIC,
+	.phy_id_mask	= 0xffffffff,
+	.features	= PHY_BASIC_FEATURES,
+	.probe		= &rtl8306_probe,
+	.remove		= &rtl8306_remove,
+	.config_init	= &rtl8306_config_init,
+	.config_aneg	= &rtl8306_config_aneg,
+	.read_status	= &rtl8306_read_status,
+	.driver		= { .owner = THIS_MODULE,},
+};
+
+
+static int __init
+rtl_init(void)
+{
+	phy_register_fixup_for_id(PHY_ANY_ID, rtl8306_fixup);
+	return phy_driver_register(&rtl8306_driver);
+}
+
+static void __exit
+rtl_exit(void)
+{
+	phy_driver_unregister(&rtl8306_driver);
+}
+
+module_init(rtl_init);
+module_exit(rtl_exit);
+MODULE_LICENSE("GPL");
+
diff --git a/target/linux/generic/files/drivers/net/phy/rtl8366_smi.c b/target/linux/generic/files/drivers/net/phy/rtl8366_smi.c
new file mode 100644
index 0000000..699234d
--- /dev/null
+++ b/target/linux/generic/files/drivers/net/phy/rtl8366_smi.c
@@ -0,0 +1,1449 @@
+/*
+ * Realtek RTL8366 SMI interface driver
+ *
+ * Copyright (C) 2009-2010 Gabor Juhos <juhosg@openwrt.org>
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms of the GNU General Public License version 2 as published
+ * by the Free Software Foundation.
+ */
+
+#include <linux/kernel.h>
+#include <linux/module.h>
+#include <linux/device.h>
+#include <linux/delay.h>
+#include <linux/gpio.h>
+#include <linux/spinlock.h>
+#include <linux/skbuff.h>
+#include <linux/of.h>
+#include <linux/of_platform.h>
+#include <linux/of_gpio.h>
+#include <linux/rtl8366.h>
+
+#ifdef CONFIG_RTL8366_SMI_DEBUG_FS
+#include <linux/debugfs.h>
+#endif
+
+#include "rtl8366_smi.h"
+
+#define RTL8366_SMI_ACK_RETRY_COUNT         5
+
+#define RTL8366_SMI_HW_STOP_DELAY		25	/* msecs */
+#define RTL8366_SMI_HW_START_DELAY		100	/* msecs */
+
+static inline void rtl8366_smi_clk_delay(struct rtl8366_smi *smi)
+{
+	ndelay(smi->clk_delay);
+}
+
+static void rtl8366_smi_start(struct rtl8366_smi *smi)
+{
+	unsigned int sda = smi->gpio_sda;
+	unsigned int sck = smi->gpio_sck;
+
+	/*
+	 * Set GPIO pins to output mode, with initial state:
+	 * SCK = 0, SDA = 1
+	 */
+	gpio_direction_output(sck, 0);
+	gpio_direction_output(sda, 1);
+	rtl8366_smi_clk_delay(smi);
+
+	/* CLK 1: 0 -> 1, 1 -> 0 */
+	gpio_set_value(sck, 1);
+	rtl8366_smi_clk_delay(smi);
+	gpio_set_value(sck, 0);
+	rtl8366_smi_clk_delay(smi);
+
+	/* CLK 2: */
+	gpio_set_value(sck, 1);
+	rtl8366_smi_clk_delay(smi);
+	gpio_set_value(sda, 0);
+	rtl8366_smi_clk_delay(smi);
+	gpio_set_value(sck, 0);
+	rtl8366_smi_clk_delay(smi);
+	gpio_set_value(sda, 1);
+}
+
+static void rtl8366_smi_stop(struct rtl8366_smi *smi)
+{
+	unsigned int sda = smi->gpio_sda;
+	unsigned int sck = smi->gpio_sck;
+
+	rtl8366_smi_clk_delay(smi);
+	gpio_set_value(sda, 0);
+	gpio_set_value(sck, 1);
+	rtl8366_smi_clk_delay(smi);
+	gpio_set_value(sda, 1);
+	rtl8366_smi_clk_delay(smi);
+	gpio_set_value(sck, 1);
+	rtl8366_smi_clk_delay(smi);
+	gpio_set_value(sck, 0);
+	rtl8366_smi_clk_delay(smi);
+	gpio_set_value(sck, 1);
+
+	/* add a click */
+	rtl8366_smi_clk_delay(smi);
+	gpio_set_value(sck, 0);
+	rtl8366_smi_clk_delay(smi);
+	gpio_set_value(sck, 1);
+
+	/* set GPIO pins to input mode */
+	gpio_direction_input(sda);
+	gpio_direction_input(sck);
+}
+
+static void rtl8366_smi_write_bits(struct rtl8366_smi *smi, u32 data, u32 len)
+{
+	unsigned int sda = smi->gpio_sda;
+	unsigned int sck = smi->gpio_sck;
+
+	for (; len > 0; len--) {
+		rtl8366_smi_clk_delay(smi);
+
+		/* prepare data */
+		gpio_set_value(sda, !!(data & ( 1 << (len - 1))));
+		rtl8366_smi_clk_delay(smi);
+
+		/* clocking */
+		gpio_set_value(sck, 1);
+		rtl8366_smi_clk_delay(smi);
+		gpio_set_value(sck, 0);
+	}
+}
+
+static void rtl8366_smi_read_bits(struct rtl8366_smi *smi, u32 len, u32 *data)
+{
+	unsigned int sda = smi->gpio_sda;
+	unsigned int sck = smi->gpio_sck;
+
+	gpio_direction_input(sda);
+
+	for (*data = 0; len > 0; len--) {
+		u32 u;
+
+		rtl8366_smi_clk_delay(smi);
+
+		/* clocking */
+		gpio_set_value(sck, 1);
+		rtl8366_smi_clk_delay(smi);
+		u = !!gpio_get_value(sda);
+		gpio_set_value(sck, 0);
+
+		*data |= (u << (len - 1));
+	}
+
+	gpio_direction_output(sda, 0);
+}
+
+static int rtl8366_smi_wait_for_ack(struct rtl8366_smi *smi)
+{
+	int retry_cnt;
+
+	retry_cnt = 0;
+	do {
+		u32 ack;
+
+		rtl8366_smi_read_bits(smi, 1, &ack);
+		if (ack == 0)
+			break;
+
+		if (++retry_cnt > RTL8366_SMI_ACK_RETRY_COUNT) {
+			dev_err(smi->parent, "ACK timeout\n");
+			return -ETIMEDOUT;
+		}
+	} while (1);
+
+	return 0;
+}
+
+static int rtl8366_smi_write_byte(struct rtl8366_smi *smi, u8 data)
+{
+	rtl8366_smi_write_bits(smi, data, 8);
+	return rtl8366_smi_wait_for_ack(smi);
+}
+
+static int rtl8366_smi_write_byte_noack(struct rtl8366_smi *smi, u8 data)
+{
+	rtl8366_smi_write_bits(smi, data, 8);
+	return 0;
+}
+
+static int rtl8366_smi_read_byte0(struct rtl8366_smi *smi, u8 *data)
+{
+	u32 t;
+
+	/* read data */
+	rtl8366_smi_read_bits(smi, 8, &t);
+	*data = (t & 0xff);
+
+	/* send an ACK */
+	rtl8366_smi_write_bits(smi, 0x00, 1);
+
+	return 0;
+}
+
+static int rtl8366_smi_read_byte1(struct rtl8366_smi *smi, u8 *data)
+{
+	u32 t;
+
+	/* read data */
+	rtl8366_smi_read_bits(smi, 8, &t);
+	*data = (t & 0xff);
+
+	/* send an ACK */
+	rtl8366_smi_write_bits(smi, 0x01, 1);
+
+	return 0;
+}
+
+int rtl8366_smi_read_reg(struct rtl8366_smi *smi, u32 addr, u32 *data)
+{
+	unsigned long flags;
+	u8 lo = 0;
+	u8 hi = 0;
+	int ret;
+
+	spin_lock_irqsave(&smi->lock, flags);
+
+	rtl8366_smi_start(smi);
+
+	/* send READ command */
+	ret = rtl8366_smi_write_byte(smi, smi->cmd_read);
+	if (ret)
+		goto out;
+
+	/* set ADDR[7:0] */
+	ret = rtl8366_smi_write_byte(smi, addr & 0xff);
+	if (ret)
+		goto out;
+
+	/* set ADDR[15:8] */
+	ret = rtl8366_smi_write_byte(smi, addr >> 8);
+	if (ret)
+		goto out;
+
+	/* read DATA[7:0] */
+	rtl8366_smi_read_byte0(smi, &lo);
+	/* read DATA[15:8] */
+	rtl8366_smi_read_byte1(smi, &hi);
+
+	*data = ((u32) lo) | (((u32) hi) << 8);
+
+	ret = 0;
+
+ out:
+	rtl8366_smi_stop(smi);
+	spin_unlock_irqrestore(&smi->lock, flags);
+
+	return ret;
+}
+EXPORT_SYMBOL_GPL(rtl8366_smi_read_reg);
+
+static int __rtl8366_smi_write_reg(struct rtl8366_smi *smi,
+				   u32 addr, u32 data, bool ack)
+{
+	unsigned long flags;
+	int ret;
+
+	spin_lock_irqsave(&smi->lock, flags);
+
+	rtl8366_smi_start(smi);
+
+	/* send WRITE command */
+	ret = rtl8366_smi_write_byte(smi, smi->cmd_write);
+	if (ret)
+		goto out;
+
+	/* set ADDR[7:0] */
+	ret = rtl8366_smi_write_byte(smi, addr & 0xff);
+	if (ret)
+		goto out;
+
+	/* set ADDR[15:8] */
+	ret = rtl8366_smi_write_byte(smi, addr >> 8);
+	if (ret)
+		goto out;
+
+	/* write DATA[7:0] */
+	ret = rtl8366_smi_write_byte(smi, data & 0xff);
+	if (ret)
+		goto out;
+
+	/* write DATA[15:8] */
+	if (ack)
+		ret = rtl8366_smi_write_byte(smi, data >> 8);
+	else
+		ret = rtl8366_smi_write_byte_noack(smi, data >> 8);
+	if (ret)
+		goto out;
+
+	ret = 0;
+
+ out:
+	rtl8366_smi_stop(smi);
+	spin_unlock_irqrestore(&smi->lock, flags);
+
+	return ret;
+}
+
+int rtl8366_smi_write_reg(struct rtl8366_smi *smi, u32 addr, u32 data)
+{
+	return __rtl8366_smi_write_reg(smi, addr, data, true);
+}
+EXPORT_SYMBOL_GPL(rtl8366_smi_write_reg);
+
+int rtl8366_smi_write_reg_noack(struct rtl8366_smi *smi, u32 addr, u32 data)
+{
+	return __rtl8366_smi_write_reg(smi, addr, data, false);
+}
+EXPORT_SYMBOL_GPL(rtl8366_smi_write_reg_noack);
+
+int rtl8366_smi_rmwr(struct rtl8366_smi *smi, u32 addr, u32 mask, u32 data)
+{
+	u32 t;
+	int err;
+
+	err = rtl8366_smi_read_reg(smi, addr, &t);
+	if (err)
+		return err;
+
+	err = rtl8366_smi_write_reg(smi, addr, (t & ~mask) | data);
+	return err;
+
+}
+EXPORT_SYMBOL_GPL(rtl8366_smi_rmwr);
+
+static int rtl8366_reset(struct rtl8366_smi *smi)
+{
+	if (smi->hw_reset) {
+		smi->hw_reset(true);
+		msleep(RTL8366_SMI_HW_STOP_DELAY);
+		smi->hw_reset(false);
+		msleep(RTL8366_SMI_HW_START_DELAY);
+		return 0;
+	}
+
+	return smi->ops->reset_chip(smi);
+}
+
+static int rtl8366_mc_is_used(struct rtl8366_smi *smi, int mc_index, int *used)
+{
+	int err;
+	int i;
+
+	*used = 0;
+	for (i = 0; i < smi->num_ports; i++) {
+		int index = 0;
+
+		err = smi->ops->get_mc_index(smi, i, &index);
+		if (err)
+			return err;
+
+		if (mc_index == index) {
+			*used = 1;
+			break;
+		}
+	}
+
+	return 0;
+}
+
+static int rtl8366_set_vlan(struct rtl8366_smi *smi, int vid, u32 member,
+			    u32 untag, u32 fid)
+{
+	struct rtl8366_vlan_4k vlan4k;
+	int err;
+	int i;
+
+	/* Update the 4K table */
+	err = smi->ops->get_vlan_4k(smi, vid, &vlan4k);
+	if (err)
+		return err;
+
+	vlan4k.member = member;
+	vlan4k.untag = untag;
+	vlan4k.fid = fid;
+	err = smi->ops->set_vlan_4k(smi, &vlan4k);
+	if (err)
+		return err;
+
+	/* Try to find an existing MC entry for this VID */
+	for (i = 0; i < smi->num_vlan_mc; i++) {
+		struct rtl8366_vlan_mc vlanmc;
+
+		err = smi->ops->get_vlan_mc(smi, i, &vlanmc);
+		if (err)
+			return err;
+
+		if (vid == vlanmc.vid) {
+			/* update the MC entry */
+			vlanmc.member = member;
+			vlanmc.untag = untag;
+			vlanmc.fid = fid;
+
+			err = smi->ops->set_vlan_mc(smi, i, &vlanmc);
+			break;
+		}
+	}
+
+	return err;
+}
+
+static int rtl8366_get_pvid(struct rtl8366_smi *smi, int port, int *val)
+{
+	struct rtl8366_vlan_mc vlanmc;
+	int err;
+	int index;
+
+	err = smi->ops->get_mc_index(smi, port, &index);
+	if (err)
+		return err;
+
+	err = smi->ops->get_vlan_mc(smi, index, &vlanmc);
+	if (err)
+		return err;
+
+	*val = vlanmc.vid;
+	return 0;
+}
+
+static int rtl8366_set_pvid(struct rtl8366_smi *smi, unsigned port,
+			    unsigned vid)
+{
+	struct rtl8366_vlan_mc vlanmc;
+	struct rtl8366_vlan_4k vlan4k;
+	int err;
+	int i;
+
+	/* Try to find an existing MC entry for this VID */
+	for (i = 0; i < smi->num_vlan_mc; i++) {
+		err = smi->ops->get_vlan_mc(smi, i, &vlanmc);
+		if (err)
+			return err;
+
+		if (vid == vlanmc.vid) {
+			err = smi->ops->set_vlan_mc(smi, i, &vlanmc);
+			if (err)
+				return err;
+
+			err = smi->ops->set_mc_index(smi, port, i);
+			return err;
+		}
+	}
+
+	/* We have no MC entry for this VID, try to find an empty one */
+	for (i = 0; i < smi->num_vlan_mc; i++) {
+		err = smi->ops->get_vlan_mc(smi, i, &vlanmc);
+		if (err)
+			return err;
+
+		if (vlanmc.vid == 0 && vlanmc.member == 0) {
+			/* Update the entry from the 4K table */
+			err = smi->ops->get_vlan_4k(smi, vid, &vlan4k);
+			if (err)
+				return err;
+
+			vlanmc.vid = vid;
+			vlanmc.member = vlan4k.member;
+			vlanmc.untag = vlan4k.untag;
+			vlanmc.fid = vlan4k.fid;
+			err = smi->ops->set_vlan_mc(smi, i, &vlanmc);
+			if (err)
+				return err;
+
+			err = smi->ops->set_mc_index(smi, port, i);
+			return err;
+		}
+	}
+
+	/* MC table is full, try to find an unused entry and replace it */
+	for (i = 0; i < smi->num_vlan_mc; i++) {
+		int used;
+
+		err = rtl8366_mc_is_used(smi, i, &used);
+		if (err)
+			return err;
+
+		if (!used) {
+			/* Update the entry from the 4K table */
+			err = smi->ops->get_vlan_4k(smi, vid, &vlan4k);
+			if (err)
+				return err;
+
+			vlanmc.vid = vid;
+			vlanmc.member = vlan4k.member;
+			vlanmc.untag = vlan4k.untag;
+			vlanmc.fid = vlan4k.fid;
+			err = smi->ops->set_vlan_mc(smi, i, &vlanmc);
+			if (err)
+				return err;
+
+			err = smi->ops->set_mc_index(smi, port, i);
+			return err;
+		}
+	}
+
+	dev_err(smi->parent,
+		"all VLAN member configurations are in use\n");
+
+	return -ENOSPC;
+}
+
+int rtl8366_enable_vlan(struct rtl8366_smi *smi, int enable)
+{
+	int err;
+
+	err = smi->ops->enable_vlan(smi, enable);
+	if (err)
+		return err;
+
+	smi->vlan_enabled = enable;
+
+	if (!enable) {
+		smi->vlan4k_enabled = 0;
+		err = smi->ops->enable_vlan4k(smi, enable);
+	}
+
+	return err;
+}
+EXPORT_SYMBOL_GPL(rtl8366_enable_vlan);
+
+static int rtl8366_enable_vlan4k(struct rtl8366_smi *smi, int enable)
+{
+	int err;
+
+	if (enable) {
+		err = smi->ops->enable_vlan(smi, enable);
+		if (err)
+			return err;
+
+		smi->vlan_enabled = enable;
+	}
+
+	err = smi->ops->enable_vlan4k(smi, enable);
+	if (err)
+		return err;
+
+	smi->vlan4k_enabled = enable;
+	return 0;
+}
+
+int rtl8366_enable_all_ports(struct rtl8366_smi *smi, int enable)
+{
+	int port;
+	int err;
+
+	for (port = 0; port < smi->num_ports; port++) {
+		err = smi->ops->enable_port(smi, port, enable);
+		if (err)
+			return err;
+	}
+
+	return 0;
+}
+EXPORT_SYMBOL_GPL(rtl8366_enable_all_ports);
+
+int rtl8366_reset_vlan(struct rtl8366_smi *smi)
+{
+	struct rtl8366_vlan_mc vlanmc;
+	int err;
+	int i;
+
+	rtl8366_enable_vlan(smi, 0);
+	rtl8366_enable_vlan4k(smi, 0);
+
+	/* clear VLAN member configurations */
+	vlanmc.vid = 0;
+	vlanmc.priority = 0;
+	vlanmc.member = 0;
+	vlanmc.untag = 0;
+	vlanmc.fid = 0;
+	for (i = 0; i < smi->num_vlan_mc; i++) {
+		err = smi->ops->set_vlan_mc(smi, i, &vlanmc);
+		if (err)
+			return err;
+	}
+
+	return 0;
+}
+EXPORT_SYMBOL_GPL(rtl8366_reset_vlan);
+
+static int rtl8366_init_vlan(struct rtl8366_smi *smi)
+{
+	int port;
+	int err;
+
+	err = rtl8366_reset_vlan(smi);
+	if (err)
+		return err;
+
+	for (port = 0; port < smi->num_ports; port++) {
+		u32 mask;
+
+		if (port == smi->cpu_port)
+			mask = (1 << smi->num_ports) - 1;
+		else
+			mask = (1 << port) | (1 << smi->cpu_port);
+
+		err = rtl8366_set_vlan(smi, (port + 1), mask, mask, 0);
+		if (err)
+			return err;
+
+		err = rtl8366_set_pvid(smi, port, (port + 1));
+		if (err)
+			return err;
+	}
+
+	return rtl8366_enable_vlan(smi, 1);
+}
+
+#ifdef CONFIG_RTL8366_SMI_DEBUG_FS
+int rtl8366_debugfs_open(struct inode *inode, struct file *file)
+{
+	file->private_data = inode->i_private;
+	return 0;
+}
+EXPORT_SYMBOL_GPL(rtl8366_debugfs_open);
+
+static ssize_t rtl8366_read_debugfs_vlan_mc(struct file *file,
+					      char __user *user_buf,
+					      size_t count, loff_t *ppos)
+{
+	struct rtl8366_smi *smi = (struct rtl8366_smi *)file->private_data;
+	int i, len = 0;
+	char *buf = smi->buf;
+
+	len += snprintf(buf + len, sizeof(smi->buf) - len,
+			"%2s %6s %4s %6s %6s %3s\n",
+			"id", "vid","prio", "member", "untag", "fid");
+
+	for (i = 0; i < smi->num_vlan_mc; ++i) {
+		struct rtl8366_vlan_mc vlanmc;
+
+		smi->ops->get_vlan_mc(smi, i, &vlanmc);
+
+		len += snprintf(buf + len, sizeof(smi->buf) - len,
+				"%2d %6d %4d 0x%04x 0x%04x %3d\n",
+				i, vlanmc.vid, vlanmc.priority,
+				vlanmc.member, vlanmc.untag, vlanmc.fid);
+	}
+
+	return simple_read_from_buffer(user_buf, count, ppos, buf, len);
+}
+
+#define RTL8366_VLAN4K_PAGE_SIZE	64
+#define RTL8366_VLAN4K_NUM_PAGES	(4096 / RTL8366_VLAN4K_PAGE_SIZE)
+
+static ssize_t rtl8366_read_debugfs_vlan_4k(struct file *file,
+					    char __user *user_buf,
+					    size_t count, loff_t *ppos)
+{
+	struct rtl8366_smi *smi = (struct rtl8366_smi *)file->private_data;
+	int i, len = 0;
+	int offset;
+	char *buf = smi->buf;
+
+	if (smi->dbg_vlan_4k_page >= RTL8366_VLAN4K_NUM_PAGES) {
+		len += snprintf(buf + len, sizeof(smi->buf) - len,
+				"invalid page: %u\n", smi->dbg_vlan_4k_page);
+		return simple_read_from_buffer(user_buf, count, ppos, buf, len);
+	}
+
+	len += snprintf(buf + len, sizeof(smi->buf) - len,
+			"%4s %6s %6s %3s\n",
+			"vid", "member", "untag", "fid");
+
+	offset = RTL8366_VLAN4K_PAGE_SIZE * smi->dbg_vlan_4k_page;
+	for (i = 0; i < RTL8366_VLAN4K_PAGE_SIZE; i++) {
+		struct rtl8366_vlan_4k vlan4k;
+
+		smi->ops->get_vlan_4k(smi, offset + i, &vlan4k);
+
+		len += snprintf(buf + len, sizeof(smi->buf) - len,
+				"%4d 0x%04x 0x%04x %3d\n",
+				vlan4k.vid, vlan4k.member,
+				vlan4k.untag, vlan4k.fid);
+	}
+
+	return simple_read_from_buffer(user_buf, count, ppos, buf, len);
+}
+
+static ssize_t rtl8366_read_debugfs_pvid(struct file *file,
+					 char __user *user_buf,
+					 size_t count, loff_t *ppos)
+{
+	struct rtl8366_smi *smi = (struct rtl8366_smi *)file->private_data;
+	char *buf = smi->buf;
+	int len = 0;
+	int i;
+
+	len += snprintf(buf + len, sizeof(smi->buf) - len, "%4s %4s\n",
+			"port", "pvid");
+
+	for (i = 0; i < smi->num_ports; i++) {
+		int pvid;
+		int err;
+
+		err = rtl8366_get_pvid(smi, i, &pvid);
+		if (err)
+			len += snprintf(buf + len, sizeof(smi->buf) - len,
+				"%4d error\n", i);
+		else
+			len += snprintf(buf + len, sizeof(smi->buf) - len,
+				"%4d %4d\n", i, pvid);
+	}
+
+	return simple_read_from_buffer(user_buf, count, ppos, buf, len);
+}
+
+static ssize_t rtl8366_read_debugfs_reg(struct file *file,
+					 char __user *user_buf,
+					 size_t count, loff_t *ppos)
+{
+	struct rtl8366_smi *smi = (struct rtl8366_smi *)file->private_data;
+	u32 t, reg = smi->dbg_reg;
+	int err, len = 0;
+	char *buf = smi->buf;
+
+	memset(buf, '\0', sizeof(smi->buf));
+
+	err = rtl8366_smi_read_reg(smi, reg, &t);
+	if (err) {
+		len += snprintf(buf, sizeof(smi->buf),
+				"Read failed (reg: 0x%04x)\n", reg);
+		return simple_read_from_buffer(user_buf, count, ppos, buf, len);
+	}
+
+	len += snprintf(buf, sizeof(smi->buf), "reg = 0x%04x, val = 0x%04x\n",
+			reg, t);
+
+	return simple_read_from_buffer(user_buf, count, ppos, buf, len);
+}
+
+static ssize_t rtl8366_write_debugfs_reg(struct file *file,
+					  const char __user *user_buf,
+					  size_t count, loff_t *ppos)
+{
+	struct rtl8366_smi *smi = (struct rtl8366_smi *)file->private_data;
+	unsigned long data;
+	u32 reg = smi->dbg_reg;
+	int err;
+	size_t len;
+	char *buf = smi->buf;
+
+	len = min(count, sizeof(smi->buf) - 1);
+	if (copy_from_user(buf, user_buf, len)) {
+		dev_err(smi->parent, "copy from user failed\n");
+		return -EFAULT;
+	}
+
+	buf[len] = '\0';
+	if (len > 0 && buf[len - 1] == '\n')
+		buf[len - 1] = '\0';
+
+
+	if (kstrtoul(buf, 16, &data)) {
+		dev_err(smi->parent, "Invalid reg value %s\n", buf);
+	} else {
+		err = rtl8366_smi_write_reg(smi, reg, data);
+		if (err) {
+			dev_err(smi->parent,
+				"writing reg 0x%04x val 0x%04lx failed\n",
+				reg, data);
+		}
+	}
+
+	return count;
+}
+
+static ssize_t rtl8366_read_debugfs_mibs(struct file *file,
+					 char __user *user_buf,
+					 size_t count, loff_t *ppos)
+{
+	struct rtl8366_smi *smi = file->private_data;
+	int i, j, len = 0;
+	char *buf = smi->buf;
+
+	len += snprintf(buf + len, sizeof(smi->buf) - len, "%-36s",
+			"Counter");
+
+	for (i = 0; i < smi->num_ports; i++) {
+		char port_buf[10];
+
+		snprintf(port_buf, sizeof(port_buf), "Port %d", i);
+		len += snprintf(buf + len, sizeof(smi->buf) - len, " %12s",
+				port_buf);
+	}
+	len += snprintf(buf + len, sizeof(smi->buf) - len, "\n");
+
+	for (i = 0; i < smi->num_mib_counters; i++) {
+		len += snprintf(buf + len, sizeof(smi->buf) - len, "%-36s ",
+				smi->mib_counters[i].name);
+		for (j = 0; j < smi->num_ports; j++) {
+			unsigned long long counter = 0;
+
+			if (!smi->ops->get_mib_counter(smi, i, j, &counter))
+				len += snprintf(buf + len,
+						sizeof(smi->buf) - len,
+						"%12llu ", counter);
+			else
+				len += snprintf(buf + len,
+						sizeof(smi->buf) - len,
+						"%12s ", "error");
+		}
+		len += snprintf(buf + len, sizeof(smi->buf) - len, "\n");
+	}
+
+	return simple_read_from_buffer(user_buf, count, ppos, buf, len);
+}
+
+static const struct file_operations fops_rtl8366_regs = {
+	.read	= rtl8366_read_debugfs_reg,
+	.write	= rtl8366_write_debugfs_reg,
+	.open	= rtl8366_debugfs_open,
+	.owner	= THIS_MODULE
+};
+
+static const struct file_operations fops_rtl8366_vlan_mc = {
+	.read	= rtl8366_read_debugfs_vlan_mc,
+	.open	= rtl8366_debugfs_open,
+	.owner	= THIS_MODULE
+};
+
+static const struct file_operations fops_rtl8366_vlan_4k = {
+	.read	= rtl8366_read_debugfs_vlan_4k,
+	.open	= rtl8366_debugfs_open,
+	.owner	= THIS_MODULE
+};
+
+static const struct file_operations fops_rtl8366_pvid = {
+	.read	= rtl8366_read_debugfs_pvid,
+	.open	= rtl8366_debugfs_open,
+	.owner	= THIS_MODULE
+};
+
+static const struct file_operations fops_rtl8366_mibs = {
+	.read = rtl8366_read_debugfs_mibs,
+	.open = rtl8366_debugfs_open,
+	.owner = THIS_MODULE
+};
+
+static void rtl8366_debugfs_init(struct rtl8366_smi *smi)
+{
+	struct dentry *node;
+	struct dentry *root;
+
+	if (!smi->debugfs_root)
+		smi->debugfs_root = debugfs_create_dir(dev_name(smi->parent),
+						       NULL);
+
+	if (!smi->debugfs_root) {
+		dev_err(smi->parent, "Unable to create debugfs dir\n");
+		return;
+	}
+	root = smi->debugfs_root;
+
+	node = debugfs_create_x16("reg", S_IRUGO | S_IWUSR, root,
+				  &smi->dbg_reg);
+	if (!node) {
+		dev_err(smi->parent, "Creating debugfs file '%s' failed\n",
+			"reg");
+		return;
+	}
+
+	node = debugfs_create_file("val", S_IRUGO | S_IWUSR, root, smi,
+				   &fops_rtl8366_regs);
+	if (!node) {
+		dev_err(smi->parent, "Creating debugfs file '%s' failed\n",
+			"val");
+		return;
+	}
+
+	node = debugfs_create_file("vlan_mc", S_IRUSR, root, smi,
+				   &fops_rtl8366_vlan_mc);
+	if (!node) {
+		dev_err(smi->parent, "Creating debugfs file '%s' failed\n",
+			"vlan_mc");
+		return;
+	}
+
+	node = debugfs_create_u8("vlan_4k_page", S_IRUGO | S_IWUSR, root,
+				  &smi->dbg_vlan_4k_page);
+	if (!node) {
+		dev_err(smi->parent, "Creating debugfs file '%s' failed\n",
+			"vlan_4k_page");
+		return;
+	}
+
+	node = debugfs_create_file("vlan_4k", S_IRUSR, root, smi,
+				   &fops_rtl8366_vlan_4k);
+	if (!node) {
+		dev_err(smi->parent, "Creating debugfs file '%s' failed\n",
+			"vlan_4k");
+		return;
+	}
+
+	node = debugfs_create_file("pvid", S_IRUSR, root, smi,
+				   &fops_rtl8366_pvid);
+	if (!node) {
+		dev_err(smi->parent, "Creating debugfs file '%s' failed\n",
+			"pvid");
+		return;
+	}
+
+	node = debugfs_create_file("mibs", S_IRUSR, smi->debugfs_root, smi,
+				   &fops_rtl8366_mibs);
+	if (!node)
+		dev_err(smi->parent, "Creating debugfs file '%s' failed\n",
+			"mibs");
+}
+
+static void rtl8366_debugfs_remove(struct rtl8366_smi *smi)
+{
+	if (smi->debugfs_root) {
+		debugfs_remove_recursive(smi->debugfs_root);
+		smi->debugfs_root = NULL;
+	}
+}
+#else
+static inline void rtl8366_debugfs_init(struct rtl8366_smi *smi) {}
+static inline void rtl8366_debugfs_remove(struct rtl8366_smi *smi) {}
+#endif /* CONFIG_RTL8366_SMI_DEBUG_FS */
+
+static int rtl8366_smi_mii_init(struct rtl8366_smi *smi)
+{
+	int ret;
+	int i;
+
+	smi->mii_bus = mdiobus_alloc();
+	if (smi->mii_bus == NULL) {
+		ret = -ENOMEM;
+		goto err;
+	}
+
+	smi->mii_bus->priv = (void *) smi;
+	smi->mii_bus->name = dev_name(smi->parent);
+	smi->mii_bus->read = smi->ops->mii_read;
+	smi->mii_bus->write = smi->ops->mii_write;
+	snprintf(smi->mii_bus->id, MII_BUS_ID_SIZE, "%s",
+		 dev_name(smi->parent));
+	smi->mii_bus->parent = smi->parent;
+	smi->mii_bus->phy_mask = ~(0x1f);
+	smi->mii_bus->irq = smi->mii_irq;
+	for (i = 0; i < PHY_MAX_ADDR; i++)
+		smi->mii_irq[i] = PHY_POLL;
+
+	ret = mdiobus_register(smi->mii_bus);
+	if (ret)
+		goto err_free;
+
+	return 0;
+
+ err_free:
+	mdiobus_free(smi->mii_bus);
+ err:
+	return ret;
+}
+
+static void rtl8366_smi_mii_cleanup(struct rtl8366_smi *smi)
+{
+	mdiobus_unregister(smi->mii_bus);
+	mdiobus_free(smi->mii_bus);
+}
+
+int rtl8366_sw_reset_switch(struct switch_dev *dev)
+{
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+	int err;
+
+	err = rtl8366_reset(smi);
+	if (err)
+		return err;
+
+	err = smi->ops->setup(smi);
+	if (err)
+		return err;
+
+	err = rtl8366_reset_vlan(smi);
+	if (err)
+		return err;
+
+	err = rtl8366_enable_vlan(smi, 1);
+	if (err)
+		return err;
+
+	return rtl8366_enable_all_ports(smi, 1);
+}
+EXPORT_SYMBOL_GPL(rtl8366_sw_reset_switch);
+
+int rtl8366_sw_get_port_pvid(struct switch_dev *dev, int port, int *val)
+{
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+	return rtl8366_get_pvid(smi, port, val);
+}
+EXPORT_SYMBOL_GPL(rtl8366_sw_get_port_pvid);
+
+int rtl8366_sw_set_port_pvid(struct switch_dev *dev, int port, int val)
+{
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+	return rtl8366_set_pvid(smi, port, val);
+}
+EXPORT_SYMBOL_GPL(rtl8366_sw_set_port_pvid);
+
+int rtl8366_sw_get_port_mib(struct switch_dev *dev,
+			    const struct switch_attr *attr,
+			    struct switch_val *val)
+{
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+	int i, len = 0;
+	unsigned long long counter = 0;
+	char *buf = smi->buf;
+
+	if (val->port_vlan >= smi->num_ports)
+		return -EINVAL;
+
+	len += snprintf(buf + len, sizeof(smi->buf) - len,
+			"Port %d MIB counters\n",
+			val->port_vlan);
+
+	for (i = 0; i < smi->num_mib_counters; ++i) {
+		len += snprintf(buf + len, sizeof(smi->buf) - len,
+				"%-36s: ", smi->mib_counters[i].name);
+		if (!smi->ops->get_mib_counter(smi, i, val->port_vlan,
+					       &counter))
+			len += snprintf(buf + len, sizeof(smi->buf) - len,
+					"%llu\n", counter);
+		else
+			len += snprintf(buf + len, sizeof(smi->buf) - len,
+					"%s\n", "error");
+	}
+
+	val->value.s = buf;
+	val->len = len;
+	return 0;
+}
+EXPORT_SYMBOL_GPL(rtl8366_sw_get_port_mib);
+
+int rtl8366_sw_get_vlan_info(struct switch_dev *dev,
+			     const struct switch_attr *attr,
+			     struct switch_val *val)
+{
+	int i;
+	u32 len = 0;
+	struct rtl8366_vlan_4k vlan4k;
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+	char *buf = smi->buf;
+	int err;
+
+	if (!smi->ops->is_vlan_valid(smi, val->port_vlan))
+		return -EINVAL;
+
+	memset(buf, '\0', sizeof(smi->buf));
+
+	err = smi->ops->get_vlan_4k(smi, val->port_vlan, &vlan4k);
+	if (err)
+		return err;
+
+	len += snprintf(buf + len, sizeof(smi->buf) - len,
+			"VLAN %d: Ports: '", vlan4k.vid);
+
+	for (i = 0; i < smi->num_ports; i++) {
+		if (!(vlan4k.member & (1 << i)))
+			continue;
+
+		len += snprintf(buf + len, sizeof(smi->buf) - len, "%d%s", i,
+				(vlan4k.untag & (1 << i)) ? "" : "t");
+	}
+
+	len += snprintf(buf + len, sizeof(smi->buf) - len,
+			"', members=%04x, untag=%04x, fid=%u",
+			vlan4k.member, vlan4k.untag, vlan4k.fid);
+
+	val->value.s = buf;
+	val->len = len;
+
+	return 0;
+}
+EXPORT_SYMBOL_GPL(rtl8366_sw_get_vlan_info);
+
+int rtl8366_sw_get_vlan_ports(struct switch_dev *dev, struct switch_val *val)
+{
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+	struct switch_port *port;
+	struct rtl8366_vlan_4k vlan4k;
+	int i;
+
+	if (!smi->ops->is_vlan_valid(smi, val->port_vlan))
+		return -EINVAL;
+
+	smi->ops->get_vlan_4k(smi, val->port_vlan, &vlan4k);
+
+	port = &val->value.ports[0];
+	val->len = 0;
+	for (i = 0; i < smi->num_ports; i++) {
+		if (!(vlan4k.member & BIT(i)))
+			continue;
+
+		port->id = i;
+		port->flags = (vlan4k.untag & BIT(i)) ?
+					0 : BIT(SWITCH_PORT_FLAG_TAGGED);
+		val->len++;
+		port++;
+	}
+	return 0;
+}
+EXPORT_SYMBOL_GPL(rtl8366_sw_get_vlan_ports);
+
+int rtl8366_sw_set_vlan_ports(struct switch_dev *dev, struct switch_val *val)
+{
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+	struct switch_port *port;
+	u32 member = 0;
+	u32 untag = 0;
+	int err;
+	int i;
+
+	if (!smi->ops->is_vlan_valid(smi, val->port_vlan))
+		return -EINVAL;
+
+	port = &val->value.ports[0];
+	for (i = 0; i < val->len; i++, port++) {
+		int pvid = 0;
+		member |= BIT(port->id);
+
+		if (!(port->flags & BIT(SWITCH_PORT_FLAG_TAGGED)))
+			untag |= BIT(port->id);
+
+		/*
+		 * To ensure that we have a valid MC entry for this VLAN,
+		 * initialize the port VLAN ID here.
+		 */
+		err = rtl8366_get_pvid(smi, port->id, &pvid);
+		if (err < 0)
+			return err;
+		if (pvid == 0) {
+			err = rtl8366_set_pvid(smi, port->id, val->port_vlan);
+			if (err < 0)
+				return err;
+		}
+	}
+
+	return rtl8366_set_vlan(smi, val->port_vlan, member, untag, 0);
+}
+EXPORT_SYMBOL_GPL(rtl8366_sw_set_vlan_ports);
+
+int rtl8366_sw_get_vlan_fid(struct switch_dev *dev,
+			    const struct switch_attr *attr,
+			    struct switch_val *val)
+{
+	struct rtl8366_vlan_4k vlan4k;
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+	int err;
+
+	if (!smi->ops->is_vlan_valid(smi, val->port_vlan))
+		return -EINVAL;
+
+	err = smi->ops->get_vlan_4k(smi, val->port_vlan, &vlan4k);
+	if (err)
+		return err;
+
+	val->value.i = vlan4k.fid;
+
+	return 0;
+}
+EXPORT_SYMBOL_GPL(rtl8366_sw_get_vlan_fid);
+
+int rtl8366_sw_set_vlan_fid(struct switch_dev *dev,
+			    const struct switch_attr *attr,
+			    struct switch_val *val)
+{
+	struct rtl8366_vlan_4k vlan4k;
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+	int err;
+
+	if (!smi->ops->is_vlan_valid(smi, val->port_vlan))
+		return -EINVAL;
+
+	if (val->value.i < 0 || val->value.i > attr->max)
+		return -EINVAL;
+
+	err = smi->ops->get_vlan_4k(smi, val->port_vlan, &vlan4k);
+	if (err)
+		return err;
+
+	return rtl8366_set_vlan(smi, val->port_vlan,
+				vlan4k.member,
+				vlan4k.untag,
+				val->value.i);
+}
+EXPORT_SYMBOL_GPL(rtl8366_sw_set_vlan_fid);
+
+int rtl8366_sw_get_vlan_enable(struct switch_dev *dev,
+			       const struct switch_attr *attr,
+			       struct switch_val *val)
+{
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+
+	if (attr->ofs > 2)
+		return -EINVAL;
+
+	if (attr->ofs == 1)
+		val->value.i = smi->vlan_enabled;
+	else
+		val->value.i = smi->vlan4k_enabled;
+
+	return 0;
+}
+EXPORT_SYMBOL_GPL(rtl8366_sw_get_vlan_enable);
+
+int rtl8366_sw_set_vlan_enable(struct switch_dev *dev,
+			       const struct switch_attr *attr,
+			       struct switch_val *val)
+{
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+	int err;
+
+	if (attr->ofs > 2)
+		return -EINVAL;
+
+	if (attr->ofs == 1)
+		err = rtl8366_enable_vlan(smi, val->value.i);
+	else
+		err = rtl8366_enable_vlan4k(smi, val->value.i);
+
+	return err;
+}
+EXPORT_SYMBOL_GPL(rtl8366_sw_set_vlan_enable);
+
+struct rtl8366_smi *rtl8366_smi_alloc(struct device *parent)
+{
+	struct rtl8366_smi *smi;
+
+	BUG_ON(!parent);
+
+	smi = kzalloc(sizeof(*smi), GFP_KERNEL);
+	if (!smi) {
+		dev_err(parent, "no memory for private data\n");
+		return NULL;
+	}
+
+	smi->parent = parent;
+	return smi;
+}
+EXPORT_SYMBOL_GPL(rtl8366_smi_alloc);
+
+static int __rtl8366_smi_init(struct rtl8366_smi *smi, const char *name)
+{
+	int err;
+
+	err = gpio_request(smi->gpio_sda, name);
+	if (err) {
+		printk(KERN_ERR "rtl8366_smi: gpio_request failed for %u, err=%d\n",
+			smi->gpio_sda, err);
+		goto err_out;
+	}
+
+	err = gpio_request(smi->gpio_sck, name);
+	if (err) {
+		printk(KERN_ERR "rtl8366_smi: gpio_request failed for %u, err=%d\n",
+			smi->gpio_sck, err);
+		goto err_free_sda;
+	}
+
+	spin_lock_init(&smi->lock);
+
+	/* start the switch */
+	if (smi->hw_reset) {
+		smi->hw_reset(false);
+		msleep(RTL8366_SMI_HW_START_DELAY);
+	}
+
+	return 0;
+
+ err_free_sda:
+	gpio_free(smi->gpio_sda);
+ err_out:
+	return err;
+}
+
+static void __rtl8366_smi_cleanup(struct rtl8366_smi *smi)
+{
+	if (smi->hw_reset)
+		smi->hw_reset(true);
+
+	gpio_free(smi->gpio_sck);
+	gpio_free(smi->gpio_sda);
+}
+
+enum rtl8366_type rtl8366_smi_detect(struct rtl8366_platform_data *pdata)
+{
+	static struct rtl8366_smi smi;
+	enum rtl8366_type type = RTL8366_TYPE_UNKNOWN;
+	u32 reg = 0;
+
+	memset(&smi, 0, sizeof(smi));
+	smi.gpio_sda = pdata->gpio_sda;
+	smi.gpio_sck = pdata->gpio_sck;
+	smi.clk_delay = 10;
+	smi.cmd_read  = 0xa9;
+	smi.cmd_write = 0xa8;
+
+	if (__rtl8366_smi_init(&smi, "rtl8366"))
+		goto out;
+
+	if (rtl8366_smi_read_reg(&smi, 0x5c, &reg))
+		goto cleanup;
+
+	switch(reg) {
+	case 0x6027:
+		printk("Found an RTL8366S switch\n");
+		type = RTL8366_TYPE_S;
+		break;
+	case 0x5937:
+		printk("Found an RTL8366RB switch\n");
+		type = RTL8366_TYPE_RB;
+		break;
+	default:
+		printk("Found an Unknown RTL8366 switch (id=0x%04x)\n", reg);
+		break;
+	}
+
+cleanup:
+	__rtl8366_smi_cleanup(&smi);
+out:
+	return type;
+}
+
+int rtl8366_smi_init(struct rtl8366_smi *smi)
+{
+	int err;
+
+	if (!smi->ops)
+		return -EINVAL;
+
+	err = __rtl8366_smi_init(smi, dev_name(smi->parent));
+	if (err)
+		goto err_out;
+
+	dev_info(smi->parent, "using GPIO pins %u (SDA) and %u (SCK)\n",
+		 smi->gpio_sda, smi->gpio_sck);
+
+	err = smi->ops->detect(smi);
+	if (err) {
+		dev_err(smi->parent, "chip detection failed, err=%d\n", err);
+		goto err_free_sck;
+	}
+
+	err = rtl8366_reset(smi);
+	if (err)
+		goto err_free_sck;
+
+	err = smi->ops->setup(smi);
+	if (err) {
+		dev_err(smi->parent, "chip setup failed, err=%d\n", err);
+		goto err_free_sck;
+	}
+
+	err = rtl8366_init_vlan(smi);
+	if (err) {
+		dev_err(smi->parent, "VLAN initialization failed, err=%d\n",
+			err);
+		goto err_free_sck;
+	}
+
+	err = rtl8366_enable_all_ports(smi, 1);
+	if (err)
+		goto err_free_sck;
+
+	err = rtl8366_smi_mii_init(smi);
+	if (err)
+		goto err_free_sck;
+
+	rtl8366_debugfs_init(smi);
+
+	return 0;
+
+ err_free_sck:
+	__rtl8366_smi_cleanup(smi);
+ err_out:
+	return err;
+}
+EXPORT_SYMBOL_GPL(rtl8366_smi_init);
+
+void rtl8366_smi_cleanup(struct rtl8366_smi *smi)
+{
+	rtl8366_debugfs_remove(smi);
+	rtl8366_smi_mii_cleanup(smi);
+	__rtl8366_smi_cleanup(smi);
+}
+EXPORT_SYMBOL_GPL(rtl8366_smi_cleanup);
+
+#ifdef CONFIG_OF
+int rtl8366_smi_probe_of(struct platform_device *pdev, struct rtl8366_smi *smi)
+{
+	int sck = of_get_named_gpio(pdev->dev.of_node, "gpio-sck", 0);
+	int sda = of_get_named_gpio(pdev->dev.of_node, "gpio-sda", 0);
+
+	if (!gpio_is_valid(sck) || !gpio_is_valid(sda)) {
+		dev_err(&pdev->dev, "gpios missing in devictree\n");
+		return -EINVAL;
+	}
+
+	smi->gpio_sda = sda;
+	smi->gpio_sck = sck;
+
+	return 0;
+}
+#else
+static inline int rtl8366_smi_probe_of(struct platform_device *pdev, struct rtl8366_smi *smi)
+{
+	return -ENODEV;
+}
+#endif
+
+int rtl8366_smi_probe_plat(struct platform_device *pdev, struct rtl8366_smi *smi)
+{
+	struct rtl8366_platform_data *pdata = pdev->dev.platform_data;
+
+	if (!pdev->dev.platform_data) {
+		dev_err(&pdev->dev, "no platform data specified\n");
+		return -EINVAL;
+	}
+
+	smi->gpio_sda = pdata->gpio_sda;
+	smi->gpio_sck = pdata->gpio_sck;
+	smi->hw_reset = pdata->hw_reset;
+
+	return 0;
+}
+
+
+struct rtl8366_smi *rtl8366_smi_probe(struct platform_device *pdev)
+{
+	struct rtl8366_smi *smi;
+	int err;
+
+	smi = rtl8366_smi_alloc(&pdev->dev);
+	if (!smi)
+		return NULL;
+
+	if (pdev->dev.of_node)
+		err = rtl8366_smi_probe_of(pdev, smi);
+	else
+		err = rtl8366_smi_probe_plat(pdev, smi);
+
+	if (err)
+		goto free_smi;
+
+	return smi;
+
+free_smi:
+	kfree(smi);
+	return NULL;
+}
+EXPORT_SYMBOL_GPL(rtl8366_smi_probe);
+
+MODULE_DESCRIPTION("Realtek RTL8366 SMI interface driver");
+MODULE_AUTHOR("Gabor Juhos <juhosg@openwrt.org>");
+MODULE_LICENSE("GPL v2");
diff --git a/target/linux/generic/files/drivers/net/phy/rtl8366_smi.h b/target/linux/generic/files/drivers/net/phy/rtl8366_smi.h
new file mode 100644
index 0000000..bd41385
--- /dev/null
+++ b/target/linux/generic/files/drivers/net/phy/rtl8366_smi.h
@@ -0,0 +1,152 @@
+/*
+ * Realtek RTL8366 SMI interface driver defines
+ *
+ * Copyright (C) 2009-2010 Gabor Juhos <juhosg@openwrt.org>
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms of the GNU General Public License version 2 as published
+ * by the Free Software Foundation.
+ */
+
+#ifndef _RTL8366_SMI_H
+#define _RTL8366_SMI_H
+
+#include <linux/phy.h>
+#include <linux/switch.h>
+#include <linux/platform_device.h>
+
+struct rtl8366_smi_ops;
+struct rtl8366_vlan_ops;
+struct mii_bus;
+struct dentry;
+struct inode;
+struct file;
+
+struct rtl8366_mib_counter {
+	unsigned	base;
+	unsigned	offset;
+	unsigned	length;
+	const char	*name;
+};
+
+struct rtl8366_smi {
+	struct device		*parent;
+	unsigned int		gpio_sda;
+	unsigned int		gpio_sck;
+	void			(*hw_reset)(bool active);
+	unsigned int		clk_delay;	/* ns */
+	u8			cmd_read;
+	u8			cmd_write;
+	spinlock_t		lock;
+	struct mii_bus		*mii_bus;
+	int			mii_irq[PHY_MAX_ADDR];
+	struct switch_dev	sw_dev;
+
+	unsigned int		cpu_port;
+	unsigned int		num_ports;
+	unsigned int		num_vlan_mc;
+	unsigned int		num_mib_counters;
+	struct rtl8366_mib_counter *mib_counters;
+
+	struct rtl8366_smi_ops	*ops;
+
+	int			vlan_enabled;
+	int			vlan4k_enabled;
+
+	char			buf[4096];
+#ifdef CONFIG_RTL8366_SMI_DEBUG_FS
+	struct dentry           *debugfs_root;
+	u16			dbg_reg;
+	u8			dbg_vlan_4k_page;
+#endif
+};
+
+struct rtl8366_vlan_mc {
+	u16	vid;
+	u16	untag;
+	u16	member;
+	u8	fid;
+	u8	priority;
+};
+
+struct rtl8366_vlan_4k {
+	u16	vid;
+	u16	untag;
+	u16	member;
+	u8	fid;
+};
+
+struct rtl8366_smi_ops {
+	int	(*detect)(struct rtl8366_smi *smi);
+	int	(*reset_chip)(struct rtl8366_smi *smi);
+	int	(*setup)(struct rtl8366_smi *smi);
+
+	int	(*mii_read)(struct mii_bus *bus, int addr, int reg);
+	int	(*mii_write)(struct mii_bus *bus, int addr, int reg, u16 val);
+
+	int	(*get_vlan_mc)(struct rtl8366_smi *smi, u32 index,
+			       struct rtl8366_vlan_mc *vlanmc);
+	int	(*set_vlan_mc)(struct rtl8366_smi *smi, u32 index,
+			       const struct rtl8366_vlan_mc *vlanmc);
+	int	(*get_vlan_4k)(struct rtl8366_smi *smi, u32 vid,
+			       struct rtl8366_vlan_4k *vlan4k);
+	int	(*set_vlan_4k)(struct rtl8366_smi *smi,
+			       const struct rtl8366_vlan_4k *vlan4k);
+	int	(*get_mc_index)(struct rtl8366_smi *smi, int port, int *val);
+	int	(*set_mc_index)(struct rtl8366_smi *smi, int port, int index);
+	int	(*get_mib_counter)(struct rtl8366_smi *smi, int counter,
+				   int port, unsigned long long *val);
+	int	(*is_vlan_valid)(struct rtl8366_smi *smi, unsigned vlan);
+	int	(*enable_vlan)(struct rtl8366_smi *smi, int enable);
+	int	(*enable_vlan4k)(struct rtl8366_smi *smi, int enable);
+	int	(*enable_port)(struct rtl8366_smi *smi, int port, int enable);
+};
+
+struct rtl8366_smi *rtl8366_smi_alloc(struct device *parent);
+int rtl8366_smi_init(struct rtl8366_smi *smi);
+void rtl8366_smi_cleanup(struct rtl8366_smi *smi);
+int rtl8366_smi_write_reg(struct rtl8366_smi *smi, u32 addr, u32 data);
+int rtl8366_smi_write_reg_noack(struct rtl8366_smi *smi, u32 addr, u32 data);
+int rtl8366_smi_read_reg(struct rtl8366_smi *smi, u32 addr, u32 *data);
+int rtl8366_smi_rmwr(struct rtl8366_smi *smi, u32 addr, u32 mask, u32 data);
+
+int rtl8366_reset_vlan(struct rtl8366_smi *smi);
+int rtl8366_enable_vlan(struct rtl8366_smi *smi, int enable);
+int rtl8366_enable_all_ports(struct rtl8366_smi *smi, int enable);
+
+#ifdef CONFIG_RTL8366_SMI_DEBUG_FS
+int rtl8366_debugfs_open(struct inode *inode, struct file *file);
+#endif
+
+static inline struct rtl8366_smi *sw_to_rtl8366_smi(struct switch_dev *sw)
+{
+	return container_of(sw, struct rtl8366_smi, sw_dev);
+}
+
+int rtl8366_sw_reset_switch(struct switch_dev *dev);
+int rtl8366_sw_get_port_pvid(struct switch_dev *dev, int port, int *val);
+int rtl8366_sw_set_port_pvid(struct switch_dev *dev, int port, int val);
+int rtl8366_sw_get_port_mib(struct switch_dev *dev,
+			    const struct switch_attr *attr,
+			    struct switch_val *val);
+int rtl8366_sw_get_vlan_info(struct switch_dev *dev,
+			     const struct switch_attr *attr,
+			     struct switch_val *val);
+int rtl8366_sw_get_vlan_fid(struct switch_dev *dev,
+			     const struct switch_attr *attr,
+			     struct switch_val *val);
+int rtl8366_sw_set_vlan_fid(struct switch_dev *dev,
+			     const struct switch_attr *attr,
+			     struct switch_val *val);
+int rtl8366_sw_get_vlan_ports(struct switch_dev *dev, struct switch_val *val);
+int rtl8366_sw_set_vlan_ports(struct switch_dev *dev, struct switch_val *val);
+int rtl8366_sw_get_vlan_enable(struct switch_dev *dev,
+			       const struct switch_attr *attr,
+			       struct switch_val *val);
+int rtl8366_sw_set_vlan_enable(struct switch_dev *dev,
+			       const struct switch_attr *attr,
+			       struct switch_val *val);
+
+struct rtl8366_smi* rtl8366_smi_probe(struct platform_device *pdev);
+
+#endif /*  _RTL8366_SMI_H */
diff --git a/target/linux/generic/files/drivers/net/phy/rtl8366rb.c b/target/linux/generic/files/drivers/net/phy/rtl8366rb.c
new file mode 100644
index 0000000..f4ec748
--- /dev/null
+++ b/target/linux/generic/files/drivers/net/phy/rtl8366rb.c
@@ -0,0 +1,1496 @@
+/*
+ * Platform driver for the Realtek RTL8366RB ethernet switch
+ *
+ * Copyright (C) 2009-2010 Gabor Juhos <juhosg@openwrt.org>
+ * Copyright (C) 2010 Antti Seppälä <a.seppala@gmail.com>
+ * Copyright (C) 2010 Roman Yeryomin <roman@advem.lv>
+ * Copyright (C) 2011 Colin Leitner <colin.leitner@googlemail.com>
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms of the GNU General Public License version 2 as published
+ * by the Free Software Foundation.
+ */
+
+#include <linux/kernel.h>
+#include <linux/module.h>
+#include <linux/init.h>
+#include <linux/device.h>
+#include <linux/of.h>
+#include <linux/of_platform.h>
+#include <linux/delay.h>
+#include <linux/skbuff.h>
+#include <linux/rtl8366.h>
+
+#include "rtl8366_smi.h"
+
+#define RTL8366RB_DRIVER_DESC	"Realtek RTL8366RB ethernet switch driver"
+#define RTL8366RB_DRIVER_VER	"0.2.4"
+
+#define RTL8366RB_PHY_NO_MAX	4
+#define RTL8366RB_PHY_PAGE_MAX	7
+#define RTL8366RB_PHY_ADDR_MAX	31
+
+/* Switch Global Configuration register */
+#define RTL8366RB_SGCR				0x0000
+#define RTL8366RB_SGCR_EN_BC_STORM_CTRL		BIT(0)
+#define RTL8366RB_SGCR_MAX_LENGTH(_x)		(_x << 4)
+#define RTL8366RB_SGCR_MAX_LENGTH_MASK		RTL8366RB_SGCR_MAX_LENGTH(0x3)
+#define RTL8366RB_SGCR_MAX_LENGTH_1522		RTL8366RB_SGCR_MAX_LENGTH(0x0)
+#define RTL8366RB_SGCR_MAX_LENGTH_1536		RTL8366RB_SGCR_MAX_LENGTH(0x1)
+#define RTL8366RB_SGCR_MAX_LENGTH_1552		RTL8366RB_SGCR_MAX_LENGTH(0x2)
+#define RTL8366RB_SGCR_MAX_LENGTH_9216		RTL8366RB_SGCR_MAX_LENGTH(0x3)
+#define RTL8366RB_SGCR_EN_VLAN			BIT(13)
+#define RTL8366RB_SGCR_EN_VLAN_4KTB		BIT(14)
+
+/* Port Enable Control register */
+#define RTL8366RB_PECR				0x0001
+
+/* Port Mirror Control Register */
+#define RTL8366RB_PMCR				0x0007
+#define RTL8366RB_PMCR_SOURCE_PORT(_x)		(_x)
+#define RTL8366RB_PMCR_SOURCE_PORT_MASK		0x000f
+#define RTL8366RB_PMCR_MONITOR_PORT(_x)		((_x) << 4)
+#define RTL8366RB_PMCR_MONITOR_PORT_MASK	0x00f0
+#define RTL8366RB_PMCR_MIRROR_RX		BIT(8)
+#define RTL8366RB_PMCR_MIRROR_TX		BIT(9)
+#define RTL8366RB_PMCR_MIRROR_SPC		BIT(10)
+#define RTL8366RB_PMCR_MIRROR_ISO		BIT(11)
+
+/* Switch Security Control registers */
+#define RTL8366RB_SSCR0				0x0002
+#define RTL8366RB_SSCR1				0x0003
+#define RTL8366RB_SSCR2				0x0004
+#define RTL8366RB_SSCR2_DROP_UNKNOWN_DA		BIT(0)
+
+#define RTL8366RB_RESET_CTRL_REG		0x0100
+#define RTL8366RB_CHIP_CTRL_RESET_HW		1
+#define RTL8366RB_CHIP_CTRL_RESET_SW		(1 << 1)
+
+#define RTL8366RB_CHIP_VERSION_CTRL_REG		0x050A
+#define RTL8366RB_CHIP_VERSION_MASK		0xf
+#define RTL8366RB_CHIP_ID_REG			0x0509
+#define RTL8366RB_CHIP_ID_8366			0x5937
+
+/* PHY registers control */
+#define RTL8366RB_PHY_ACCESS_CTRL_REG		0x8000
+#define RTL8366RB_PHY_ACCESS_DATA_REG		0x8002
+
+#define RTL8366RB_PHY_CTRL_READ			1
+#define RTL8366RB_PHY_CTRL_WRITE		0
+
+#define RTL8366RB_PHY_REG_MASK			0x1f
+#define RTL8366RB_PHY_PAGE_OFFSET		5
+#define RTL8366RB_PHY_PAGE_MASK			(0xf << 5)
+#define RTL8366RB_PHY_NO_OFFSET			9
+#define RTL8366RB_PHY_NO_MASK			(0x1f << 9)
+
+#define RTL8366RB_VLAN_INGRESS_CTRL2_REG	0x037f
+
+/* LED control registers */
+#define RTL8366RB_LED_BLINKRATE_REG		0x0430
+#define RTL8366RB_LED_BLINKRATE_BIT		0
+#define RTL8366RB_LED_BLINKRATE_MASK		0x0007
+
+#define RTL8366RB_LED_CTRL_REG			0x0431
+#define RTL8366RB_LED_0_1_CTRL_REG		0x0432
+#define RTL8366RB_LED_2_3_CTRL_REG		0x0433
+
+#define RTL8366RB_MIB_COUNT			33
+#define RTL8366RB_GLOBAL_MIB_COUNT		1
+#define RTL8366RB_MIB_COUNTER_PORT_OFFSET	0x0050
+#define RTL8366RB_MIB_COUNTER_BASE		0x1000
+#define RTL8366RB_MIB_CTRL_REG			0x13F0
+#define RTL8366RB_MIB_CTRL_USER_MASK		0x0FFC
+#define RTL8366RB_MIB_CTRL_BUSY_MASK		BIT(0)
+#define RTL8366RB_MIB_CTRL_RESET_MASK		BIT(1)
+#define RTL8366RB_MIB_CTRL_PORT_RESET(_p)	BIT(2 + (_p))
+#define RTL8366RB_MIB_CTRL_GLOBAL_RESET		BIT(11)
+
+#define RTL8366RB_PORT_VLAN_CTRL_BASE		0x0063
+#define RTL8366RB_PORT_VLAN_CTRL_REG(_p)  \
+		(RTL8366RB_PORT_VLAN_CTRL_BASE + (_p) / 4)
+#define RTL8366RB_PORT_VLAN_CTRL_MASK		0xf
+#define RTL8366RB_PORT_VLAN_CTRL_SHIFT(_p)	(4 * ((_p) % 4))
+
+
+#define RTL8366RB_VLAN_TABLE_READ_BASE		0x018C
+#define RTL8366RB_VLAN_TABLE_WRITE_BASE		0x0185
+
+
+#define RTL8366RB_TABLE_ACCESS_CTRL_REG		0x0180
+#define RTL8366RB_TABLE_VLAN_READ_CTRL		0x0E01
+#define RTL8366RB_TABLE_VLAN_WRITE_CTRL		0x0F01
+
+#define RTL8366RB_VLAN_MC_BASE(_x)		(0x0020 + (_x) * 3)
+
+
+#define RTL8366RB_PORT_LINK_STATUS_BASE		0x0014
+#define RTL8366RB_PORT_STATUS_SPEED_MASK	0x0003
+#define RTL8366RB_PORT_STATUS_DUPLEX_MASK	0x0004
+#define RTL8366RB_PORT_STATUS_LINK_MASK		0x0010
+#define RTL8366RB_PORT_STATUS_TXPAUSE_MASK	0x0020
+#define RTL8366RB_PORT_STATUS_RXPAUSE_MASK	0x0040
+#define RTL8366RB_PORT_STATUS_AN_MASK		0x0080
+
+
+#define RTL8366RB_PORT_NUM_CPU		5
+#define RTL8366RB_NUM_PORTS		6
+#define RTL8366RB_NUM_VLANS		16
+#define RTL8366RB_NUM_LEDGROUPS		4
+#define RTL8366RB_NUM_VIDS		4096
+#define RTL8366RB_PRIORITYMAX		7
+#define RTL8366RB_FIDMAX		7
+
+
+#define RTL8366RB_PORT_1		(1 << 0) /* In userspace port 0 */
+#define RTL8366RB_PORT_2		(1 << 1) /* In userspace port 1 */
+#define RTL8366RB_PORT_3		(1 << 2) /* In userspace port 2 */
+#define RTL8366RB_PORT_4		(1 << 3) /* In userspace port 3 */
+#define RTL8366RB_PORT_5		(1 << 4) /* In userspace port 4 */
+
+#define RTL8366RB_PORT_CPU		(1 << 5) /* CPU port */
+
+#define RTL8366RB_PORT_ALL		(RTL8366RB_PORT_1 |	\
+					 RTL8366RB_PORT_2 |	\
+					 RTL8366RB_PORT_3 |	\
+					 RTL8366RB_PORT_4 |	\
+					 RTL8366RB_PORT_5 |	\
+					 RTL8366RB_PORT_CPU)
+
+#define RTL8366RB_PORT_ALL_BUT_CPU	(RTL8366RB_PORT_1 |	\
+					 RTL8366RB_PORT_2 |	\
+					 RTL8366RB_PORT_3 |	\
+					 RTL8366RB_PORT_4 |	\
+					 RTL8366RB_PORT_5)
+
+#define RTL8366RB_PORT_ALL_EXTERNAL	(RTL8366RB_PORT_1 |	\
+					 RTL8366RB_PORT_2 |	\
+					 RTL8366RB_PORT_3 |	\
+					 RTL8366RB_PORT_4)
+
+#define RTL8366RB_PORT_ALL_INTERNAL	 RTL8366RB_PORT_CPU
+
+#define RTL8366RB_VLAN_VID_MASK		0xfff
+#define RTL8366RB_VLAN_PRIORITY_SHIFT	12
+#define RTL8366RB_VLAN_PRIORITY_MASK	0x7
+#define RTL8366RB_VLAN_UNTAG_SHIFT	8
+#define RTL8366RB_VLAN_UNTAG_MASK	0xff
+#define RTL8366RB_VLAN_MEMBER_MASK	0xff
+#define RTL8366RB_VLAN_FID_MASK		0x7
+
+
+/* Port ingress bandwidth control */
+#define RTL8366RB_IB_BASE		0x0200
+#define RTL8366RB_IB_REG(pnum)		(RTL8366RB_IB_BASE + pnum)
+#define RTL8366RB_IB_BDTH_MASK		0x3fff
+#define RTL8366RB_IB_PREIFG_OFFSET	14
+#define RTL8366RB_IB_PREIFG_MASK	(1 << RTL8366RB_IB_PREIFG_OFFSET)
+
+/* Port egress bandwidth control */
+#define RTL8366RB_EB_BASE		0x02d1
+#define RTL8366RB_EB_REG(pnum)		(RTL8366RB_EB_BASE + pnum)
+#define RTL8366RB_EB_BDTH_MASK		0x3fff
+#define RTL8366RB_EB_PREIFG_REG	0x02f8
+#define RTL8366RB_EB_PREIFG_OFFSET	9
+#define RTL8366RB_EB_PREIFG_MASK	(1 << RTL8366RB_EB_PREIFG_OFFSET)
+
+#define RTL8366RB_BDTH_SW_MAX		1048512
+#define RTL8366RB_BDTH_UNIT		64
+#define RTL8366RB_BDTH_REG_DEFAULT	16383
+
+/* QOS */
+#define RTL8366RB_QOS_BIT		15
+#define RTL8366RB_QOS_MASK		(1 << RTL8366RB_QOS_BIT)
+/* Include/Exclude Preamble and IFG (20 bytes). 0:Exclude, 1:Include. */
+#define RTL8366RB_QOS_DEFAULT_PREIFG	1
+
+
+static struct rtl8366_mib_counter rtl8366rb_mib_counters[] = {
+	{ 0,  0, 4, "IfInOctets"				},
+	{ 0,  4, 4, "EtherStatsOctets"				},
+	{ 0,  8, 2, "EtherStatsUnderSizePkts"			},
+	{ 0, 10, 2, "EtherFragments"				},
+	{ 0, 12, 2, "EtherStatsPkts64Octets"			},
+	{ 0, 14, 2, "EtherStatsPkts65to127Octets"		},
+	{ 0, 16, 2, "EtherStatsPkts128to255Octets"		},
+	{ 0, 18, 2, "EtherStatsPkts256to511Octets"		},
+	{ 0, 20, 2, "EtherStatsPkts512to1023Octets"		},
+	{ 0, 22, 2, "EtherStatsPkts1024to1518Octets"		},
+	{ 0, 24, 2, "EtherOversizeStats"			},
+	{ 0, 26, 2, "EtherStatsJabbers"				},
+	{ 0, 28, 2, "IfInUcastPkts"				},
+	{ 0, 30, 2, "EtherStatsMulticastPkts"			},
+	{ 0, 32, 2, "EtherStatsBroadcastPkts"			},
+	{ 0, 34, 2, "EtherStatsDropEvents"			},
+	{ 0, 36, 2, "Dot3StatsFCSErrors"			},
+	{ 0, 38, 2, "Dot3StatsSymbolErrors"			},
+	{ 0, 40, 2, "Dot3InPauseFrames"				},
+	{ 0, 42, 2, "Dot3ControlInUnknownOpcodes"		},
+	{ 0, 44, 4, "IfOutOctets"				},
+	{ 0, 48, 2, "Dot3StatsSingleCollisionFrames"		},
+	{ 0, 50, 2, "Dot3StatMultipleCollisionFrames"		},
+	{ 0, 52, 2, "Dot3sDeferredTransmissions"		},
+	{ 0, 54, 2, "Dot3StatsLateCollisions"			},
+	{ 0, 56, 2, "EtherStatsCollisions"			},
+	{ 0, 58, 2, "Dot3StatsExcessiveCollisions"		},
+	{ 0, 60, 2, "Dot3OutPauseFrames"			},
+	{ 0, 62, 2, "Dot1dBasePortDelayExceededDiscards"	},
+	{ 0, 64, 2, "Dot1dTpPortInDiscards"			},
+	{ 0, 66, 2, "IfOutUcastPkts"				},
+	{ 0, 68, 2, "IfOutMulticastPkts"			},
+	{ 0, 70, 2, "IfOutBroadcastPkts"			},
+};
+
+#define REG_WR(_smi, _reg, _val)					\
+	do {								\
+		err = rtl8366_smi_write_reg(_smi, _reg, _val);		\
+		if (err)						\
+			return err;					\
+	} while (0)
+
+#define REG_RMW(_smi, _reg, _mask, _val)				\
+	do {								\
+		err = rtl8366_smi_rmwr(_smi, _reg, _mask, _val);	\
+		if (err)						\
+			return err;					\
+	} while (0)
+
+static int rtl8366rb_reset_chip(struct rtl8366_smi *smi)
+{
+	int timeout = 10;
+	u32 data;
+
+	rtl8366_smi_write_reg_noack(smi, RTL8366RB_RESET_CTRL_REG,
+			 	    RTL8366RB_CHIP_CTRL_RESET_HW);
+	do {
+		msleep(1);
+		if (rtl8366_smi_read_reg(smi, RTL8366RB_RESET_CTRL_REG, &data))
+			return -EIO;
+
+		if (!(data & RTL8366RB_CHIP_CTRL_RESET_HW))
+			break;
+	} while (--timeout);
+
+	if (!timeout) {
+		printk("Timeout waiting for the switch to reset\n");
+		return -EIO;
+	}
+
+	return 0;
+}
+
+static int rtl8366rb_setup(struct rtl8366_smi *smi)
+{
+	int err;
+
+	/* set maximum packet length to 1536 bytes */
+	REG_RMW(smi, RTL8366RB_SGCR, RTL8366RB_SGCR_MAX_LENGTH_MASK,
+		RTL8366RB_SGCR_MAX_LENGTH_1536);
+
+	/* enable learning for all ports */
+	REG_WR(smi, RTL8366RB_SSCR0, 0);
+
+	/* enable auto ageing for all ports */
+	REG_WR(smi, RTL8366RB_SSCR1, 0);
+
+	/*
+	 * discard VLAN tagged packets if the port is not a member of
+	 * the VLAN with which the packets is associated.
+	 */
+	REG_WR(smi, RTL8366RB_VLAN_INGRESS_CTRL2_REG, RTL8366RB_PORT_ALL);
+
+	/* don't drop packets whose DA has not been learned */
+	REG_RMW(smi, RTL8366RB_SSCR2, RTL8366RB_SSCR2_DROP_UNKNOWN_DA, 0);
+
+	return 0;
+}
+
+static int rtl8366rb_read_phy_reg(struct rtl8366_smi *smi,
+				 u32 phy_no, u32 page, u32 addr, u32 *data)
+{
+	u32 reg;
+	int ret;
+
+	if (phy_no > RTL8366RB_PHY_NO_MAX)
+		return -EINVAL;
+
+	if (page > RTL8366RB_PHY_PAGE_MAX)
+		return -EINVAL;
+
+	if (addr > RTL8366RB_PHY_ADDR_MAX)
+		return -EINVAL;
+
+	ret = rtl8366_smi_write_reg(smi, RTL8366RB_PHY_ACCESS_CTRL_REG,
+				    RTL8366RB_PHY_CTRL_READ);
+	if (ret)
+		return ret;
+
+	reg = 0x8000 | (1 << (phy_no + RTL8366RB_PHY_NO_OFFSET)) |
+	      ((page << RTL8366RB_PHY_PAGE_OFFSET) & RTL8366RB_PHY_PAGE_MASK) |
+	      (addr & RTL8366RB_PHY_REG_MASK);
+
+	ret = rtl8366_smi_write_reg(smi, reg, 0);
+	if (ret)
+		return ret;
+
+	ret = rtl8366_smi_read_reg(smi, RTL8366RB_PHY_ACCESS_DATA_REG, data);
+	if (ret)
+		return ret;
+
+	return 0;
+}
+
+static int rtl8366rb_write_phy_reg(struct rtl8366_smi *smi,
+				  u32 phy_no, u32 page, u32 addr, u32 data)
+{
+	u32 reg;
+	int ret;
+
+	if (phy_no > RTL8366RB_PHY_NO_MAX)
+		return -EINVAL;
+
+	if (page > RTL8366RB_PHY_PAGE_MAX)
+		return -EINVAL;
+
+	if (addr > RTL8366RB_PHY_ADDR_MAX)
+		return -EINVAL;
+
+	ret = rtl8366_smi_write_reg(smi, RTL8366RB_PHY_ACCESS_CTRL_REG,
+				    RTL8366RB_PHY_CTRL_WRITE);
+	if (ret)
+		return ret;
+
+	reg = 0x8000 | (1 << (phy_no + RTL8366RB_PHY_NO_OFFSET)) |
+	      ((page << RTL8366RB_PHY_PAGE_OFFSET) & RTL8366RB_PHY_PAGE_MASK) |
+	      (addr & RTL8366RB_PHY_REG_MASK);
+
+	ret = rtl8366_smi_write_reg(smi, reg, data);
+	if (ret)
+		return ret;
+
+	return 0;
+}
+
+static int rtl8366rb_get_mib_counter(struct rtl8366_smi *smi, int counter,
+				     int port, unsigned long long *val)
+{
+	int i;
+	int err;
+	u32 addr, data;
+	u64 mibvalue;
+
+	if (port > RTL8366RB_NUM_PORTS || counter >= RTL8366RB_MIB_COUNT)
+		return -EINVAL;
+
+	addr = RTL8366RB_MIB_COUNTER_BASE +
+	       RTL8366RB_MIB_COUNTER_PORT_OFFSET * (port) +
+	       rtl8366rb_mib_counters[counter].offset;
+
+	/*
+	 * Writing access counter address first
+	 * then ASIC will prepare 64bits counter wait for being retrived
+	 */
+	data = 0; /* writing data will be discard by ASIC */
+	err = rtl8366_smi_write_reg(smi, addr, data);
+	if (err)
+		return err;
+
+	/* read MIB control register */
+	err =  rtl8366_smi_read_reg(smi, RTL8366RB_MIB_CTRL_REG, &data);
+	if (err)
+		return err;
+
+	if (data & RTL8366RB_MIB_CTRL_BUSY_MASK)
+		return -EBUSY;
+
+	if (data & RTL8366RB_MIB_CTRL_RESET_MASK)
+		return -EIO;
+
+	mibvalue = 0;
+	for (i = rtl8366rb_mib_counters[counter].length; i > 0; i--) {
+		err = rtl8366_smi_read_reg(smi, addr + (i - 1), &data);
+		if (err)
+			return err;
+
+		mibvalue = (mibvalue << 16) | (data & 0xFFFF);
+	}
+
+	*val = mibvalue;
+	return 0;
+}
+
+static int rtl8366rb_get_vlan_4k(struct rtl8366_smi *smi, u32 vid,
+				 struct rtl8366_vlan_4k *vlan4k)
+{
+	u32 data[3];
+	int err;
+	int i;
+
+	memset(vlan4k, '\0', sizeof(struct rtl8366_vlan_4k));
+
+	if (vid >= RTL8366RB_NUM_VIDS)
+		return -EINVAL;
+
+	/* write VID */
+	err = rtl8366_smi_write_reg(smi, RTL8366RB_VLAN_TABLE_WRITE_BASE,
+				    vid & RTL8366RB_VLAN_VID_MASK);
+	if (err)
+		return err;
+
+	/* write table access control word */
+	err = rtl8366_smi_write_reg(smi, RTL8366RB_TABLE_ACCESS_CTRL_REG,
+				    RTL8366RB_TABLE_VLAN_READ_CTRL);
+	if (err)
+		return err;
+
+	for (i = 0; i < 3; i++) {
+		err = rtl8366_smi_read_reg(smi,
+					   RTL8366RB_VLAN_TABLE_READ_BASE + i,
+					   &data[i]);
+		if (err)
+			return err;
+	}
+
+	vlan4k->vid = vid;
+	vlan4k->untag = (data[1] >> RTL8366RB_VLAN_UNTAG_SHIFT) &
+			RTL8366RB_VLAN_UNTAG_MASK;
+	vlan4k->member = data[1] & RTL8366RB_VLAN_MEMBER_MASK;
+	vlan4k->fid = data[2] & RTL8366RB_VLAN_FID_MASK;
+
+	return 0;
+}
+
+static int rtl8366rb_set_vlan_4k(struct rtl8366_smi *smi,
+				 const struct rtl8366_vlan_4k *vlan4k)
+{
+	u32 data[3];
+	int err;
+	int i;
+
+	if (vlan4k->vid >= RTL8366RB_NUM_VIDS ||
+	    vlan4k->member > RTL8366RB_VLAN_MEMBER_MASK ||
+	    vlan4k->untag > RTL8366RB_VLAN_UNTAG_MASK ||
+	    vlan4k->fid > RTL8366RB_FIDMAX)
+		return -EINVAL;
+
+	data[0] = vlan4k->vid & RTL8366RB_VLAN_VID_MASK;
+	data[1] = (vlan4k->member & RTL8366RB_VLAN_MEMBER_MASK) |
+		  ((vlan4k->untag & RTL8366RB_VLAN_UNTAG_MASK) <<
+			RTL8366RB_VLAN_UNTAG_SHIFT);
+	data[2] = vlan4k->fid & RTL8366RB_VLAN_FID_MASK;
+
+	for (i = 0; i < 3; i++) {
+		err = rtl8366_smi_write_reg(smi,
+					    RTL8366RB_VLAN_TABLE_WRITE_BASE + i,
+					    data[i]);
+		if (err)
+			return err;
+	}
+
+	/* write table access control word */
+	err = rtl8366_smi_write_reg(smi, RTL8366RB_TABLE_ACCESS_CTRL_REG,
+				    RTL8366RB_TABLE_VLAN_WRITE_CTRL);
+
+	return err;
+}
+
+static int rtl8366rb_get_vlan_mc(struct rtl8366_smi *smi, u32 index,
+				 struct rtl8366_vlan_mc *vlanmc)
+{
+	u32 data[3];
+	int err;
+	int i;
+
+	memset(vlanmc, '\0', sizeof(struct rtl8366_vlan_mc));
+
+	if (index >= RTL8366RB_NUM_VLANS)
+		return -EINVAL;
+
+	for (i = 0; i < 3; i++) {
+		err = rtl8366_smi_read_reg(smi,
+					   RTL8366RB_VLAN_MC_BASE(index) + i,
+					   &data[i]);
+		if (err)
+			return err;
+	}
+
+	vlanmc->vid = data[0] & RTL8366RB_VLAN_VID_MASK;
+	vlanmc->priority = (data[0] >> RTL8366RB_VLAN_PRIORITY_SHIFT) &
+			   RTL8366RB_VLAN_PRIORITY_MASK;
+	vlanmc->untag = (data[1] >> RTL8366RB_VLAN_UNTAG_SHIFT) &
+			RTL8366RB_VLAN_UNTAG_MASK;
+	vlanmc->member = data[1] & RTL8366RB_VLAN_MEMBER_MASK;
+	vlanmc->fid = data[2] & RTL8366RB_VLAN_FID_MASK;
+
+	return 0;
+}
+
+static int rtl8366rb_set_vlan_mc(struct rtl8366_smi *smi, u32 index,
+				 const struct rtl8366_vlan_mc *vlanmc)
+{
+	u32 data[3];
+	int err;
+	int i;
+
+	if (index >= RTL8366RB_NUM_VLANS ||
+	    vlanmc->vid >= RTL8366RB_NUM_VIDS ||
+	    vlanmc->priority > RTL8366RB_PRIORITYMAX ||
+	    vlanmc->member > RTL8366RB_VLAN_MEMBER_MASK ||
+	    vlanmc->untag > RTL8366RB_VLAN_UNTAG_MASK ||
+	    vlanmc->fid > RTL8366RB_FIDMAX)
+		return -EINVAL;
+
+	data[0] = (vlanmc->vid & RTL8366RB_VLAN_VID_MASK) |
+		  ((vlanmc->priority & RTL8366RB_VLAN_PRIORITY_MASK) <<
+			RTL8366RB_VLAN_PRIORITY_SHIFT);
+	data[1] = (vlanmc->member & RTL8366RB_VLAN_MEMBER_MASK) |
+		  ((vlanmc->untag & RTL8366RB_VLAN_UNTAG_MASK) <<
+			RTL8366RB_VLAN_UNTAG_SHIFT);
+	data[2] = vlanmc->fid & RTL8366RB_VLAN_FID_MASK;
+
+	for (i = 0; i < 3; i++) {
+		err = rtl8366_smi_write_reg(smi,
+					    RTL8366RB_VLAN_MC_BASE(index) + i,
+					    data[i]);
+		if (err)
+			return err;
+	}
+
+	return 0;
+}
+
+static int rtl8366rb_get_mc_index(struct rtl8366_smi *smi, int port, int *val)
+{
+	u32 data;
+	int err;
+
+	if (port >= RTL8366RB_NUM_PORTS)
+		return -EINVAL;
+
+	err = rtl8366_smi_read_reg(smi, RTL8366RB_PORT_VLAN_CTRL_REG(port),
+				   &data);
+	if (err)
+		return err;
+
+	*val = (data >> RTL8366RB_PORT_VLAN_CTRL_SHIFT(port)) &
+	       RTL8366RB_PORT_VLAN_CTRL_MASK;
+
+	return 0;
+
+}
+
+static int rtl8366rb_set_mc_index(struct rtl8366_smi *smi, int port, int index)
+{
+	if (port >= RTL8366RB_NUM_PORTS || index >= RTL8366RB_NUM_VLANS)
+		return -EINVAL;
+
+	return rtl8366_smi_rmwr(smi, RTL8366RB_PORT_VLAN_CTRL_REG(port),
+				RTL8366RB_PORT_VLAN_CTRL_MASK <<
+					RTL8366RB_PORT_VLAN_CTRL_SHIFT(port),
+				(index & RTL8366RB_PORT_VLAN_CTRL_MASK) <<
+					RTL8366RB_PORT_VLAN_CTRL_SHIFT(port));
+}
+
+static int rtl8366rb_is_vlan_valid(struct rtl8366_smi *smi, unsigned vlan)
+{
+	unsigned max = RTL8366RB_NUM_VLANS;
+
+	if (smi->vlan4k_enabled)
+		max = RTL8366RB_NUM_VIDS - 1;
+
+	if (vlan == 0 || vlan >= max)
+		return 0;
+
+	return 1;
+}
+
+static int rtl8366rb_enable_vlan(struct rtl8366_smi *smi, int enable)
+{
+	return rtl8366_smi_rmwr(smi, RTL8366RB_SGCR, RTL8366RB_SGCR_EN_VLAN,
+				(enable) ? RTL8366RB_SGCR_EN_VLAN : 0);
+}
+
+static int rtl8366rb_enable_vlan4k(struct rtl8366_smi *smi, int enable)
+{
+	return rtl8366_smi_rmwr(smi, RTL8366RB_SGCR,
+				RTL8366RB_SGCR_EN_VLAN_4KTB,
+				(enable) ? RTL8366RB_SGCR_EN_VLAN_4KTB : 0);
+}
+
+static int rtl8366rb_enable_port(struct rtl8366_smi *smi, int port, int enable)
+{
+	return rtl8366_smi_rmwr(smi, RTL8366RB_PECR, (1 << port),
+				(enable) ? 0 : (1 << port));
+}
+
+static int rtl8366rb_sw_reset_mibs(struct switch_dev *dev,
+				  const struct switch_attr *attr,
+				  struct switch_val *val)
+{
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+
+	return rtl8366_smi_rmwr(smi, RTL8366RB_MIB_CTRL_REG, 0,
+			        RTL8366RB_MIB_CTRL_GLOBAL_RESET);
+}
+
+static int rtl8366rb_sw_get_blinkrate(struct switch_dev *dev,
+				     const struct switch_attr *attr,
+				     struct switch_val *val)
+{
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+	u32 data;
+
+	rtl8366_smi_read_reg(smi, RTL8366RB_LED_BLINKRATE_REG, &data);
+
+	val->value.i = (data & (RTL8366RB_LED_BLINKRATE_MASK));
+
+	return 0;
+}
+
+static int rtl8366rb_sw_set_blinkrate(struct switch_dev *dev,
+				    const struct switch_attr *attr,
+				    struct switch_val *val)
+{
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+
+	if (val->value.i >= 6)
+		return -EINVAL;
+
+	return rtl8366_smi_rmwr(smi, RTL8366RB_LED_BLINKRATE_REG,
+				RTL8366RB_LED_BLINKRATE_MASK,
+				val->value.i);
+}
+
+static int rtl8366rb_sw_get_learning_enable(struct switch_dev *dev,
+				       const struct switch_attr *attr,
+				       struct switch_val *val)
+{
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+	u32 data;
+
+	rtl8366_smi_read_reg(smi, RTL8366RB_SSCR0, &data);
+	val->value.i = !data;
+
+	return 0;
+}
+
+
+static int rtl8366rb_sw_set_learning_enable(struct switch_dev *dev,
+				       const struct switch_attr *attr,
+				       struct switch_val *val)
+{
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+	u32 portmask = 0;
+	int err = 0;
+
+	if (!val->value.i)
+		portmask = RTL8366RB_PORT_ALL;
+
+	/* set learning for all ports */
+	REG_WR(smi, RTL8366RB_SSCR0, portmask);
+
+	/* set auto ageing for all ports */
+	REG_WR(smi, RTL8366RB_SSCR1, portmask);
+
+	return 0;
+}
+
+static int rtl8366rb_sw_get_port_link(struct switch_dev *dev,
+				     int port,
+				     struct switch_port_link *link)
+{
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+	u32 data = 0;
+	u32 speed;
+
+	if (port >= RTL8366RB_NUM_PORTS)
+		return -EINVAL;
+
+	rtl8366_smi_read_reg(smi, RTL8366RB_PORT_LINK_STATUS_BASE + (port / 2),
+			     &data);
+
+	if (port % 2)
+		data = data >> 8;
+
+	link->link = !!(data & RTL8366RB_PORT_STATUS_LINK_MASK);
+	if (!link->link)
+		return 0;
+
+	link->duplex = !!(data & RTL8366RB_PORT_STATUS_DUPLEX_MASK);
+	link->rx_flow = !!(data & RTL8366RB_PORT_STATUS_RXPAUSE_MASK);
+	link->tx_flow = !!(data & RTL8366RB_PORT_STATUS_TXPAUSE_MASK);
+	link->aneg = !!(data & RTL8366RB_PORT_STATUS_AN_MASK);
+
+	speed = (data & RTL8366RB_PORT_STATUS_SPEED_MASK);
+	switch (speed) {
+	case 0:
+		link->speed = SWITCH_PORT_SPEED_10;
+		break;
+	case 1:
+		link->speed = SWITCH_PORT_SPEED_100;
+		break;
+	case 2:
+		link->speed = SWITCH_PORT_SPEED_1000;
+		break;
+	default:
+		link->speed = SWITCH_PORT_SPEED_UNKNOWN;
+		break;
+	}
+
+	return 0;
+}
+
+static int rtl8366rb_sw_set_port_led(struct switch_dev *dev,
+				    const struct switch_attr *attr,
+				    struct switch_val *val)
+{
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+	u32 data;
+	u32 mask;
+	u32 reg;
+
+	if (val->port_vlan >= RTL8366RB_NUM_PORTS)
+		return -EINVAL;
+
+	if (val->port_vlan == RTL8366RB_PORT_NUM_CPU) {
+		reg = RTL8366RB_LED_BLINKRATE_REG;
+		mask = 0xF << 4;
+		data = val->value.i << 4;
+	} else {
+		reg = RTL8366RB_LED_CTRL_REG;
+		mask = 0xF << (val->port_vlan * 4),
+		data = val->value.i << (val->port_vlan * 4);
+	}
+
+	return rtl8366_smi_rmwr(smi, reg, mask, data);
+}
+
+static int rtl8366rb_sw_get_port_led(struct switch_dev *dev,
+				    const struct switch_attr *attr,
+				    struct switch_val *val)
+{
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+	u32 data = 0;
+
+	if (val->port_vlan >= RTL8366RB_NUM_LEDGROUPS)
+		return -EINVAL;
+
+	rtl8366_smi_read_reg(smi, RTL8366RB_LED_CTRL_REG, &data);
+	val->value.i = (data >> (val->port_vlan * 4)) & 0x000F;
+
+	return 0;
+}
+
+static int rtl8366rb_sw_set_port_disable(struct switch_dev *dev,
+				    const struct switch_attr *attr,
+				    struct switch_val *val)
+{
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+	u32 mask, data;
+
+	if (val->port_vlan >= RTL8366RB_NUM_PORTS)
+		return -EINVAL;
+
+	mask = 1 << val->port_vlan ;
+	if (val->value.i)
+		data = mask;
+	else
+		data = 0;
+
+	return rtl8366_smi_rmwr(smi, RTL8366RB_PECR, mask, data);
+}
+
+static int rtl8366rb_sw_get_port_disable(struct switch_dev *dev,
+				    const struct switch_attr *attr,
+				    struct switch_val *val)
+{
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+	u32 data;
+
+	if (val->port_vlan >= RTL8366RB_NUM_PORTS)
+		return -EINVAL;
+
+	rtl8366_smi_read_reg(smi, RTL8366RB_PECR, &data);
+	if (data & (1 << val->port_vlan))
+		val->value.i = 1;
+	else
+		val->value.i = 0;
+
+	return 0;
+}
+
+static int rtl8366rb_sw_set_port_rate_in(struct switch_dev *dev,
+				    const struct switch_attr *attr,
+				    struct switch_val *val)
+{
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+
+	if (val->port_vlan >= RTL8366RB_NUM_PORTS)
+		return -EINVAL;
+
+	if (val->value.i > 0 && val->value.i < RTL8366RB_BDTH_SW_MAX)
+		val->value.i = (val->value.i - 1) / RTL8366RB_BDTH_UNIT;
+	else
+		val->value.i = RTL8366RB_BDTH_REG_DEFAULT;
+
+	return rtl8366_smi_rmwr(smi, RTL8366RB_IB_REG(val->port_vlan),
+		RTL8366RB_IB_BDTH_MASK | RTL8366RB_IB_PREIFG_MASK,
+		val->value.i |
+		(RTL8366RB_QOS_DEFAULT_PREIFG << RTL8366RB_IB_PREIFG_OFFSET));
+
+}
+
+static int rtl8366rb_sw_get_port_rate_in(struct switch_dev *dev,
+				    const struct switch_attr *attr,
+				    struct switch_val *val)
+{
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+	u32 data;
+
+	if (val->port_vlan >= RTL8366RB_NUM_PORTS)
+		return -EINVAL;
+
+	rtl8366_smi_read_reg(smi, RTL8366RB_IB_REG(val->port_vlan), &data);
+	data &= RTL8366RB_IB_BDTH_MASK;
+	if (data < RTL8366RB_IB_BDTH_MASK)
+		data += 1;
+
+	val->value.i = (int)data * RTL8366RB_BDTH_UNIT;
+
+	return 0;
+}
+
+static int rtl8366rb_sw_set_port_rate_out(struct switch_dev *dev,
+				    const struct switch_attr *attr,
+				    struct switch_val *val)
+{
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+
+	if (val->port_vlan >= RTL8366RB_NUM_PORTS)
+		return -EINVAL;
+
+	rtl8366_smi_rmwr(smi, RTL8366RB_EB_PREIFG_REG,
+		RTL8366RB_EB_PREIFG_MASK,
+		(RTL8366RB_QOS_DEFAULT_PREIFG << RTL8366RB_EB_PREIFG_OFFSET));
+
+	if (val->value.i > 0 && val->value.i < RTL8366RB_BDTH_SW_MAX)
+		val->value.i = (val->value.i - 1) / RTL8366RB_BDTH_UNIT;
+	else
+		val->value.i = RTL8366RB_BDTH_REG_DEFAULT;
+
+	return rtl8366_smi_rmwr(smi, RTL8366RB_EB_REG(val->port_vlan),
+			RTL8366RB_EB_BDTH_MASK, val->value.i );
+
+}
+
+static int rtl8366rb_sw_get_port_rate_out(struct switch_dev *dev,
+				    const struct switch_attr *attr,
+				    struct switch_val *val)
+{
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+	u32 data;
+
+	if (val->port_vlan >= RTL8366RB_NUM_PORTS)
+		return -EINVAL;
+
+	rtl8366_smi_read_reg(smi, RTL8366RB_EB_REG(val->port_vlan), &data);
+	data &= RTL8366RB_EB_BDTH_MASK;
+	if (data < RTL8366RB_EB_BDTH_MASK)
+		data += 1;
+
+	val->value.i = (int)data * RTL8366RB_BDTH_UNIT;
+
+	return 0;
+}
+
+static int rtl8366rb_sw_set_qos_enable(struct switch_dev *dev,
+				    const struct switch_attr *attr,
+				    struct switch_val *val)
+{
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+	u32 data;
+
+	if (val->value.i)
+		data = RTL8366RB_QOS_MASK;
+	else
+		data = 0;
+
+	return rtl8366_smi_rmwr(smi, RTL8366RB_SGCR, RTL8366RB_QOS_MASK, data);
+}
+
+static int rtl8366rb_sw_get_qos_enable(struct switch_dev *dev,
+				    const struct switch_attr *attr,
+				    struct switch_val *val)
+{
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+	u32 data;
+
+	rtl8366_smi_read_reg(smi, RTL8366RB_SGCR, &data);
+	if (data & RTL8366RB_QOS_MASK)
+		val->value.i = 1;
+	else
+		val->value.i = 0;
+
+	return 0;
+}
+
+static int rtl8366rb_sw_set_mirror_rx_enable(struct switch_dev *dev,
+				    const struct switch_attr *attr,
+				    struct switch_val *val)
+{
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+	u32 data;
+
+	if (val->value.i)
+		data = RTL8366RB_PMCR_MIRROR_RX;
+	else
+		data = 0;
+
+	return rtl8366_smi_rmwr(smi, RTL8366RB_PMCR, RTL8366RB_PMCR_MIRROR_RX, data);
+}
+
+static int rtl8366rb_sw_get_mirror_rx_enable(struct switch_dev *dev,
+				    const struct switch_attr *attr,
+				    struct switch_val *val)
+{
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+	u32 data;
+
+	rtl8366_smi_read_reg(smi, RTL8366RB_PMCR, &data);
+	if (data & RTL8366RB_PMCR_MIRROR_RX)
+		val->value.i = 1;
+	else
+		val->value.i = 0;
+
+	return 0;
+}
+
+static int rtl8366rb_sw_set_mirror_tx_enable(struct switch_dev *dev,
+				    const struct switch_attr *attr,
+				    struct switch_val *val)
+{
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+	u32 data;
+
+	if (val->value.i)
+		data = RTL8366RB_PMCR_MIRROR_TX;
+	else
+		data = 0;
+
+	return rtl8366_smi_rmwr(smi, RTL8366RB_PMCR, RTL8366RB_PMCR_MIRROR_TX, data);
+}
+
+static int rtl8366rb_sw_get_mirror_tx_enable(struct switch_dev *dev,
+				    const struct switch_attr *attr,
+				    struct switch_val *val)
+{
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+	u32 data;
+
+	rtl8366_smi_read_reg(smi, RTL8366RB_PMCR, &data);
+	if (data & RTL8366RB_PMCR_MIRROR_TX)
+		val->value.i = 1;
+	else
+		val->value.i = 0;
+
+	return 0;
+}
+
+static int rtl8366rb_sw_set_monitor_isolation_enable(struct switch_dev *dev,
+				    const struct switch_attr *attr,
+				    struct switch_val *val)
+{
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+	u32 data;
+
+	if (val->value.i)
+		data = RTL8366RB_PMCR_MIRROR_ISO;
+	else
+		data = 0;
+
+	return rtl8366_smi_rmwr(smi, RTL8366RB_PMCR, RTL8366RB_PMCR_MIRROR_ISO, data);
+}
+
+static int rtl8366rb_sw_get_monitor_isolation_enable(struct switch_dev *dev,
+				    const struct switch_attr *attr,
+				    struct switch_val *val)
+{
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+	u32 data;
+
+	rtl8366_smi_read_reg(smi, RTL8366RB_PMCR, &data);
+	if (data & RTL8366RB_PMCR_MIRROR_ISO)
+		val->value.i = 1;
+	else
+		val->value.i = 0;
+
+	return 0;
+}
+
+static int rtl8366rb_sw_set_mirror_pause_frames_enable(struct switch_dev *dev,
+				    const struct switch_attr *attr,
+				    struct switch_val *val)
+{
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+	u32 data;
+
+	if (val->value.i)
+		data = RTL8366RB_PMCR_MIRROR_SPC;
+	else
+		data = 0;
+
+	return rtl8366_smi_rmwr(smi, RTL8366RB_PMCR, RTL8366RB_PMCR_MIRROR_SPC, data);
+}
+
+static int rtl8366rb_sw_get_mirror_pause_frames_enable(struct switch_dev *dev,
+				    const struct switch_attr *attr,
+				    struct switch_val *val)
+{
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+	u32 data;
+
+	rtl8366_smi_read_reg(smi, RTL8366RB_PMCR, &data);
+	if (data & RTL8366RB_PMCR_MIRROR_SPC)
+		val->value.i = 1;
+	else
+		val->value.i = 0;
+
+	return 0;
+}
+
+static int rtl8366rb_sw_set_mirror_monitor_port(struct switch_dev *dev,
+				    const struct switch_attr *attr,
+				    struct switch_val *val)
+{
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+	u32 data;
+
+	data = RTL8366RB_PMCR_MONITOR_PORT(val->value.i);
+
+	return rtl8366_smi_rmwr(smi, RTL8366RB_PMCR, RTL8366RB_PMCR_MONITOR_PORT_MASK, data);
+}
+
+static int rtl8366rb_sw_get_mirror_monitor_port(struct switch_dev *dev,
+				    const struct switch_attr *attr,
+				    struct switch_val *val)
+{
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+	u32 data;
+
+	rtl8366_smi_read_reg(smi, RTL8366RB_PMCR, &data);
+	val->value.i = (data & RTL8366RB_PMCR_MONITOR_PORT_MASK) >> 4;
+
+	return 0;
+}
+
+static int rtl8366rb_sw_set_mirror_source_port(struct switch_dev *dev,
+				    const struct switch_attr *attr,
+				    struct switch_val *val)
+{
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+	u32 data;
+
+	data = RTL8366RB_PMCR_SOURCE_PORT(val->value.i);
+
+	return rtl8366_smi_rmwr(smi, RTL8366RB_PMCR, RTL8366RB_PMCR_SOURCE_PORT_MASK, data);
+}
+
+static int rtl8366rb_sw_get_mirror_source_port(struct switch_dev *dev,
+				    const struct switch_attr *attr,
+				    struct switch_val *val)
+{
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+	u32 data;
+
+	rtl8366_smi_read_reg(smi, RTL8366RB_PMCR, &data);
+	val->value.i = data & RTL8366RB_PMCR_SOURCE_PORT_MASK;
+
+	return 0;
+}
+
+static int rtl8366rb_sw_reset_port_mibs(struct switch_dev *dev,
+				       const struct switch_attr *attr,
+				       struct switch_val *val)
+{
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+
+	if (val->port_vlan >= RTL8366RB_NUM_PORTS)
+		return -EINVAL;
+
+	return rtl8366_smi_rmwr(smi, RTL8366RB_MIB_CTRL_REG, 0,
+				RTL8366RB_MIB_CTRL_PORT_RESET(val->port_vlan));
+}
+
+static struct switch_attr rtl8366rb_globals[] = {
+	{
+		.type = SWITCH_TYPE_INT,
+		.name = "enable_learning",
+		.description = "Enable learning, enable aging",
+		.set = rtl8366rb_sw_set_learning_enable,
+		.get = rtl8366rb_sw_get_learning_enable,
+		.max = 1
+	}, {
+		.type = SWITCH_TYPE_INT,
+		.name = "enable_vlan",
+		.description = "Enable VLAN mode",
+		.set = rtl8366_sw_set_vlan_enable,
+		.get = rtl8366_sw_get_vlan_enable,
+		.max = 1,
+		.ofs = 1
+	}, {
+		.type = SWITCH_TYPE_INT,
+		.name = "enable_vlan4k",
+		.description = "Enable VLAN 4K mode",
+		.set = rtl8366_sw_set_vlan_enable,
+		.get = rtl8366_sw_get_vlan_enable,
+		.max = 1,
+		.ofs = 2
+	}, {
+		.type = SWITCH_TYPE_NOVAL,
+		.name = "reset_mibs",
+		.description = "Reset all MIB counters",
+		.set = rtl8366rb_sw_reset_mibs,
+	}, {
+		.type = SWITCH_TYPE_INT,
+		.name = "blinkrate",
+		.description = "Get/Set LED blinking rate (0 = 43ms, 1 = 84ms,"
+		" 2 = 120ms, 3 = 170ms, 4 = 340ms, 5 = 670ms)",
+		.set = rtl8366rb_sw_set_blinkrate,
+		.get = rtl8366rb_sw_get_blinkrate,
+		.max = 5
+	}, {
+		.type = SWITCH_TYPE_INT,
+		.name = "enable_qos",
+		.description = "Enable QOS",
+		.set = rtl8366rb_sw_set_qos_enable,
+		.get = rtl8366rb_sw_get_qos_enable,
+		.max = 1
+	}, {
+		.type = SWITCH_TYPE_INT,
+		.name = "enable_mirror_rx",
+		.description = "Enable mirroring of RX packets",
+		.set = rtl8366rb_sw_set_mirror_rx_enable,
+		.get = rtl8366rb_sw_get_mirror_rx_enable,
+		.max = 1
+	}, {
+		.type = SWITCH_TYPE_INT,
+		.name = "enable_mirror_tx",
+		.description = "Enable mirroring of TX packets",
+		.set = rtl8366rb_sw_set_mirror_tx_enable,
+		.get = rtl8366rb_sw_get_mirror_tx_enable,
+		.max = 1
+	}, {
+		.type = SWITCH_TYPE_INT,
+		.name = "enable_monitor_isolation",
+		.description = "Enable isolation of monitor port (TX packets will be dropped)",
+		.set = rtl8366rb_sw_set_monitor_isolation_enable,
+		.get = rtl8366rb_sw_get_monitor_isolation_enable,
+		.max = 1
+	}, {
+		.type = SWITCH_TYPE_INT,
+		.name = "enable_mirror_pause_frames",
+		.description = "Enable mirroring of RX pause frames",
+		.set = rtl8366rb_sw_set_mirror_pause_frames_enable,
+		.get = rtl8366rb_sw_get_mirror_pause_frames_enable,
+		.max = 1
+	}, {
+		.type = SWITCH_TYPE_INT,
+		.name = "mirror_monitor_port",
+		.description = "Mirror monitor port",
+		.set = rtl8366rb_sw_set_mirror_monitor_port,
+		.get = rtl8366rb_sw_get_mirror_monitor_port,
+		.max = 5
+	}, {
+		.type = SWITCH_TYPE_INT,
+		.name = "mirror_source_port",
+		.description = "Mirror source port",
+		.set = rtl8366rb_sw_set_mirror_source_port,
+		.get = rtl8366rb_sw_get_mirror_source_port,
+		.max = 5
+	},
+};
+
+static struct switch_attr rtl8366rb_port[] = {
+	{
+		.type = SWITCH_TYPE_NOVAL,
+		.name = "reset_mib",
+		.description = "Reset single port MIB counters",
+		.set = rtl8366rb_sw_reset_port_mibs,
+	}, {
+		.type = SWITCH_TYPE_STRING,
+		.name = "mib",
+		.description = "Get MIB counters for port",
+		.max = 33,
+		.set = NULL,
+		.get = rtl8366_sw_get_port_mib,
+	}, {
+		.type = SWITCH_TYPE_INT,
+		.name = "led",
+		.description = "Get/Set port group (0 - 3) led mode (0 - 15)",
+		.max = 15,
+		.set = rtl8366rb_sw_set_port_led,
+		.get = rtl8366rb_sw_get_port_led,
+	}, {
+		.type = SWITCH_TYPE_INT,
+		.name = "disable",
+		.description = "Get/Set port state (enabled or disabled)",
+		.max = 1,
+		.set = rtl8366rb_sw_set_port_disable,
+		.get = rtl8366rb_sw_get_port_disable,
+	}, {
+		.type = SWITCH_TYPE_INT,
+		.name = "rate_in",
+		.description = "Get/Set port ingress (incoming) bandwidth limit in kbps",
+		.max = RTL8366RB_BDTH_SW_MAX,
+		.set = rtl8366rb_sw_set_port_rate_in,
+		.get = rtl8366rb_sw_get_port_rate_in,
+	}, {
+		.type = SWITCH_TYPE_INT,
+		.name = "rate_out",
+		.description = "Get/Set port egress (outgoing) bandwidth limit in kbps",
+		.max = RTL8366RB_BDTH_SW_MAX,
+		.set = rtl8366rb_sw_set_port_rate_out,
+		.get = rtl8366rb_sw_get_port_rate_out,
+	},
+};
+
+static struct switch_attr rtl8366rb_vlan[] = {
+	{
+		.type = SWITCH_TYPE_STRING,
+		.name = "info",
+		.description = "Get vlan information",
+		.max = 1,
+		.set = NULL,
+		.get = rtl8366_sw_get_vlan_info,
+	}, {
+		.type = SWITCH_TYPE_INT,
+		.name = "fid",
+		.description = "Get/Set vlan FID",
+		.max = RTL8366RB_FIDMAX,
+		.set = rtl8366_sw_set_vlan_fid,
+		.get = rtl8366_sw_get_vlan_fid,
+	},
+};
+
+static const struct switch_dev_ops rtl8366_ops = {
+	.attr_global = {
+		.attr = rtl8366rb_globals,
+		.n_attr = ARRAY_SIZE(rtl8366rb_globals),
+	},
+	.attr_port = {
+		.attr = rtl8366rb_port,
+		.n_attr = ARRAY_SIZE(rtl8366rb_port),
+	},
+	.attr_vlan = {
+		.attr = rtl8366rb_vlan,
+		.n_attr = ARRAY_SIZE(rtl8366rb_vlan),
+	},
+
+	.get_vlan_ports = rtl8366_sw_get_vlan_ports,
+	.set_vlan_ports = rtl8366_sw_set_vlan_ports,
+	.get_port_pvid = rtl8366_sw_get_port_pvid,
+	.set_port_pvid = rtl8366_sw_set_port_pvid,
+	.reset_switch = rtl8366_sw_reset_switch,
+	.get_port_link = rtl8366rb_sw_get_port_link,
+};
+
+static int rtl8366rb_switch_init(struct rtl8366_smi *smi)
+{
+	struct switch_dev *dev = &smi->sw_dev;
+	int err;
+
+	dev->name = "RTL8366RB";
+	dev->cpu_port = RTL8366RB_PORT_NUM_CPU;
+	dev->ports = RTL8366RB_NUM_PORTS;
+	dev->vlans = RTL8366RB_NUM_VIDS;
+	dev->ops = &rtl8366_ops;
+	dev->alias = dev_name(smi->parent);
+
+	err = register_switch(dev, NULL);
+	if (err)
+		dev_err(smi->parent, "switch registration failed\n");
+
+	return err;
+}
+
+static void rtl8366rb_switch_cleanup(struct rtl8366_smi *smi)
+{
+	unregister_switch(&smi->sw_dev);
+}
+
+static int rtl8366rb_mii_read(struct mii_bus *bus, int addr, int reg)
+{
+	struct rtl8366_smi *smi = bus->priv;
+	u32 val = 0;
+	int err;
+
+	err = rtl8366rb_read_phy_reg(smi, addr, 0, reg, &val);
+	if (err)
+		return 0xffff;
+
+	return val;
+}
+
+static int rtl8366rb_mii_write(struct mii_bus *bus, int addr, int reg, u16 val)
+{
+	struct rtl8366_smi *smi = bus->priv;
+	u32 t;
+	int err;
+
+	err = rtl8366rb_write_phy_reg(smi, addr, 0, reg, val);
+	/* flush write */
+	(void) rtl8366rb_read_phy_reg(smi, addr, 0, reg, &t);
+
+	return err;
+}
+
+static int rtl8366rb_detect(struct rtl8366_smi *smi)
+{
+	u32 chip_id = 0;
+	u32 chip_ver = 0;
+	int ret;
+
+	ret = rtl8366_smi_read_reg(smi, RTL8366RB_CHIP_ID_REG, &chip_id);
+	if (ret) {
+		dev_err(smi->parent, "unable to read chip id\n");
+		return ret;
+	}
+
+	switch (chip_id) {
+	case RTL8366RB_CHIP_ID_8366:
+		break;
+	default:
+		dev_err(smi->parent, "unknown chip id (%04x)\n", chip_id);
+		return -ENODEV;
+	}
+
+	ret = rtl8366_smi_read_reg(smi, RTL8366RB_CHIP_VERSION_CTRL_REG,
+				   &chip_ver);
+	if (ret) {
+		dev_err(smi->parent, "unable to read chip version\n");
+		return ret;
+	}
+
+	dev_info(smi->parent, "RTL%04x ver. %u chip found\n",
+		 chip_id, chip_ver & RTL8366RB_CHIP_VERSION_MASK);
+
+	return 0;
+}
+
+static struct rtl8366_smi_ops rtl8366rb_smi_ops = {
+	.detect		= rtl8366rb_detect,
+	.reset_chip	= rtl8366rb_reset_chip,
+	.setup		= rtl8366rb_setup,
+
+	.mii_read	= rtl8366rb_mii_read,
+	.mii_write	= rtl8366rb_mii_write,
+
+	.get_vlan_mc	= rtl8366rb_get_vlan_mc,
+	.set_vlan_mc	= rtl8366rb_set_vlan_mc,
+	.get_vlan_4k	= rtl8366rb_get_vlan_4k,
+	.set_vlan_4k	= rtl8366rb_set_vlan_4k,
+	.get_mc_index	= rtl8366rb_get_mc_index,
+	.set_mc_index	= rtl8366rb_set_mc_index,
+	.get_mib_counter = rtl8366rb_get_mib_counter,
+	.is_vlan_valid	= rtl8366rb_is_vlan_valid,
+	.enable_vlan	= rtl8366rb_enable_vlan,
+	.enable_vlan4k	= rtl8366rb_enable_vlan4k,
+	.enable_port	= rtl8366rb_enable_port,
+};
+
+static int rtl8366rb_probe(struct platform_device *pdev)
+{
+	static int rtl8366_smi_version_printed;
+	struct rtl8366_smi *smi;
+	int err;
+
+	if (!rtl8366_smi_version_printed++)
+		printk(KERN_NOTICE RTL8366RB_DRIVER_DESC
+		       " version " RTL8366RB_DRIVER_VER"\n");
+
+	smi = rtl8366_smi_probe(pdev);
+	if (!smi)
+		return -ENODEV;
+
+	smi->clk_delay = 10;
+	smi->cmd_read = 0xa9;
+	smi->cmd_write = 0xa8;
+	smi->ops = &rtl8366rb_smi_ops;
+	smi->cpu_port = RTL8366RB_PORT_NUM_CPU;
+	smi->num_ports = RTL8366RB_NUM_PORTS;
+	smi->num_vlan_mc = RTL8366RB_NUM_VLANS;
+	smi->mib_counters = rtl8366rb_mib_counters;
+	smi->num_mib_counters = ARRAY_SIZE(rtl8366rb_mib_counters);
+
+	err = rtl8366_smi_init(smi);
+	if (err)
+		goto err_free_smi;
+
+	platform_set_drvdata(pdev, smi);
+
+	err = rtl8366rb_switch_init(smi);
+	if (err)
+		goto err_clear_drvdata;
+
+	return 0;
+
+ err_clear_drvdata:
+	platform_set_drvdata(pdev, NULL);
+	rtl8366_smi_cleanup(smi);
+ err_free_smi:
+	kfree(smi);
+	return err;
+}
+
+static int rtl8366rb_remove(struct platform_device *pdev)
+{
+	struct rtl8366_smi *smi = platform_get_drvdata(pdev);
+
+	if (smi) {
+		rtl8366rb_switch_cleanup(smi);
+		platform_set_drvdata(pdev, NULL);
+		rtl8366_smi_cleanup(smi);
+		kfree(smi);
+	}
+
+	return 0;
+}
+
+#ifdef CONFIG_OF
+static const struct of_device_id rtl8366rb_match[] = {
+	{ .compatible = "rtl8366rb" },
+	{},
+};
+MODULE_DEVICE_TABLE(of, rtl8366rb_match);
+#endif
+
+static struct platform_driver rtl8366rb_driver = {
+	.driver = {
+		.name		= RTL8366RB_DRIVER_NAME,
+		.owner		= THIS_MODULE,
+		.of_match_table = of_match_ptr(rtl8366rb_match),
+	},
+	.probe		= rtl8366rb_probe,
+	.remove		= rtl8366rb_remove,
+};
+
+static int __init rtl8366rb_module_init(void)
+{
+	return platform_driver_register(&rtl8366rb_driver);
+}
+module_init(rtl8366rb_module_init);
+
+static void __exit rtl8366rb_module_exit(void)
+{
+	platform_driver_unregister(&rtl8366rb_driver);
+}
+module_exit(rtl8366rb_module_exit);
+
+MODULE_DESCRIPTION(RTL8366RB_DRIVER_DESC);
+MODULE_VERSION(RTL8366RB_DRIVER_VER);
+MODULE_AUTHOR("Gabor Juhos <juhosg@openwrt.org>");
+MODULE_AUTHOR("Antti Seppälä <a.seppala@gmail.com>");
+MODULE_AUTHOR("Roman Yeryomin <roman@advem.lv>");
+MODULE_AUTHOR("Colin Leitner <colin.leitner@googlemail.com>");
+MODULE_LICENSE("GPL v2");
+MODULE_ALIAS("platform:" RTL8366RB_DRIVER_NAME);
diff --git a/target/linux/generic/files/drivers/net/phy/rtl8366s.c b/target/linux/generic/files/drivers/net/phy/rtl8366s.c
new file mode 100644
index 0000000..3dc2a87
--- /dev/null
+++ b/target/linux/generic/files/drivers/net/phy/rtl8366s.c
@@ -0,0 +1,1148 @@
+/*
+ * Platform driver for the Realtek RTL8366S ethernet switch
+ *
+ * Copyright (C) 2009-2010 Gabor Juhos <juhosg@openwrt.org>
+ * Copyright (C) 2010 Antti Seppälä <a.seppala@gmail.com>
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms of the GNU General Public License version 2 as published
+ * by the Free Software Foundation.
+ */
+
+#include <linux/kernel.h>
+#include <linux/module.h>
+#include <linux/init.h>
+#include <linux/device.h>
+#include <linux/of.h>
+#include <linux/of_platform.h>
+#include <linux/delay.h>
+#include <linux/skbuff.h>
+#include <linux/rtl8366.h>
+
+#include "rtl8366_smi.h"
+
+#define RTL8366S_DRIVER_DESC	"Realtek RTL8366S ethernet switch driver"
+#define RTL8366S_DRIVER_VER	"0.2.2"
+
+#define RTL8366S_PHY_NO_MAX	4
+#define RTL8366S_PHY_PAGE_MAX	7
+#define RTL8366S_PHY_ADDR_MAX	31
+
+/* Switch Global Configuration register */
+#define RTL8366S_SGCR				0x0000
+#define RTL8366S_SGCR_EN_BC_STORM_CTRL		BIT(0)
+#define RTL8366S_SGCR_MAX_LENGTH(_x)		(_x << 4)
+#define RTL8366S_SGCR_MAX_LENGTH_MASK		RTL8366S_SGCR_MAX_LENGTH(0x3)
+#define RTL8366S_SGCR_MAX_LENGTH_1522		RTL8366S_SGCR_MAX_LENGTH(0x0)
+#define RTL8366S_SGCR_MAX_LENGTH_1536		RTL8366S_SGCR_MAX_LENGTH(0x1)
+#define RTL8366S_SGCR_MAX_LENGTH_1552		RTL8366S_SGCR_MAX_LENGTH(0x2)
+#define RTL8366S_SGCR_MAX_LENGTH_16000		RTL8366S_SGCR_MAX_LENGTH(0x3)
+#define RTL8366S_SGCR_EN_VLAN			BIT(13)
+
+/* Port Enable Control register */
+#define RTL8366S_PECR				0x0001
+
+/* Switch Security Control registers */
+#define RTL8366S_SSCR0				0x0002
+#define RTL8366S_SSCR1				0x0003
+#define RTL8366S_SSCR2				0x0004
+#define RTL8366S_SSCR2_DROP_UNKNOWN_DA		BIT(0)
+
+#define RTL8366S_RESET_CTRL_REG			0x0100
+#define RTL8366S_CHIP_CTRL_RESET_HW		1
+#define RTL8366S_CHIP_CTRL_RESET_SW		(1 << 1)
+
+#define RTL8366S_CHIP_VERSION_CTRL_REG		0x0104
+#define RTL8366S_CHIP_VERSION_MASK		0xf
+#define RTL8366S_CHIP_ID_REG			0x0105
+#define RTL8366S_CHIP_ID_8366			0x8366
+
+/* PHY registers control */
+#define RTL8366S_PHY_ACCESS_CTRL_REG		0x8028
+#define RTL8366S_PHY_ACCESS_DATA_REG		0x8029
+
+#define RTL8366S_PHY_CTRL_READ			1
+#define RTL8366S_PHY_CTRL_WRITE			0
+
+#define RTL8366S_PHY_REG_MASK			0x1f
+#define RTL8366S_PHY_PAGE_OFFSET		5
+#define RTL8366S_PHY_PAGE_MASK			(0x7 << 5)
+#define RTL8366S_PHY_NO_OFFSET			9
+#define RTL8366S_PHY_NO_MASK			(0x1f << 9)
+
+/* LED control registers */
+#define RTL8366S_LED_BLINKRATE_REG		0x0420
+#define RTL8366S_LED_BLINKRATE_BIT		0
+#define RTL8366S_LED_BLINKRATE_MASK		0x0007
+
+#define RTL8366S_LED_CTRL_REG			0x0421
+#define RTL8366S_LED_0_1_CTRL_REG		0x0422
+#define RTL8366S_LED_2_3_CTRL_REG		0x0423
+
+#define RTL8366S_MIB_COUNT			33
+#define RTL8366S_GLOBAL_MIB_COUNT		1
+#define RTL8366S_MIB_COUNTER_PORT_OFFSET	0x0040
+#define RTL8366S_MIB_COUNTER_BASE		0x1000
+#define RTL8366S_MIB_COUNTER_PORT_OFFSET2	0x0008
+#define RTL8366S_MIB_COUNTER_BASE2		0x1180
+#define RTL8366S_MIB_CTRL_REG			0x11F0
+#define RTL8366S_MIB_CTRL_USER_MASK		0x01FF
+#define RTL8366S_MIB_CTRL_BUSY_MASK		0x0001
+#define RTL8366S_MIB_CTRL_RESET_MASK		0x0002
+
+#define RTL8366S_MIB_CTRL_GLOBAL_RESET_MASK	0x0004
+#define RTL8366S_MIB_CTRL_PORT_RESET_BIT	0x0003
+#define RTL8366S_MIB_CTRL_PORT_RESET_MASK	0x01FC
+
+
+#define RTL8366S_PORT_VLAN_CTRL_BASE		0x0058
+#define RTL8366S_PORT_VLAN_CTRL_REG(_p)  \
+		(RTL8366S_PORT_VLAN_CTRL_BASE + (_p) / 4)
+#define RTL8366S_PORT_VLAN_CTRL_MASK		0xf
+#define RTL8366S_PORT_VLAN_CTRL_SHIFT(_p)	(4 * ((_p) % 4))
+
+
+#define RTL8366S_VLAN_TABLE_READ_BASE		0x018B
+#define RTL8366S_VLAN_TABLE_WRITE_BASE		0x0185
+
+#define RTL8366S_VLAN_TB_CTRL_REG		0x010F
+
+#define RTL8366S_TABLE_ACCESS_CTRL_REG		0x0180
+#define RTL8366S_TABLE_VLAN_READ_CTRL		0x0E01
+#define RTL8366S_TABLE_VLAN_WRITE_CTRL		0x0F01
+
+#define RTL8366S_VLAN_MC_BASE(_x)		(0x0016 + (_x) * 2)
+
+#define RTL8366S_VLAN_MEMBERINGRESS_REG		0x0379
+
+#define RTL8366S_PORT_LINK_STATUS_BASE		0x0060
+#define RTL8366S_PORT_STATUS_SPEED_MASK		0x0003
+#define RTL8366S_PORT_STATUS_DUPLEX_MASK	0x0004
+#define RTL8366S_PORT_STATUS_LINK_MASK		0x0010
+#define RTL8366S_PORT_STATUS_TXPAUSE_MASK	0x0020
+#define RTL8366S_PORT_STATUS_RXPAUSE_MASK	0x0040
+#define RTL8366S_PORT_STATUS_AN_MASK		0x0080
+
+
+#define RTL8366S_PORT_NUM_CPU		5
+#define RTL8366S_NUM_PORTS		6
+#define RTL8366S_NUM_VLANS		16
+#define RTL8366S_NUM_LEDGROUPS		4
+#define RTL8366S_NUM_VIDS		4096
+#define RTL8366S_PRIORITYMAX		7
+#define RTL8366S_FIDMAX			7
+
+
+#define RTL8366S_PORT_1			(1 << 0) /* In userspace port 0 */
+#define RTL8366S_PORT_2			(1 << 1) /* In userspace port 1 */
+#define RTL8366S_PORT_3			(1 << 2) /* In userspace port 2 */
+#define RTL8366S_PORT_4			(1 << 3) /* In userspace port 3 */
+
+#define RTL8366S_PORT_UNKNOWN		(1 << 4) /* No known connection */
+#define RTL8366S_PORT_CPU		(1 << 5) /* CPU port */
+
+#define RTL8366S_PORT_ALL		(RTL8366S_PORT_1 |	\
+					 RTL8366S_PORT_2 |	\
+					 RTL8366S_PORT_3 |	\
+					 RTL8366S_PORT_4 |	\
+					 RTL8366S_PORT_UNKNOWN | \
+					 RTL8366S_PORT_CPU)
+
+#define RTL8366S_PORT_ALL_BUT_CPU	(RTL8366S_PORT_1 |	\
+					 RTL8366S_PORT_2 |	\
+					 RTL8366S_PORT_3 |	\
+					 RTL8366S_PORT_4 |	\
+					 RTL8366S_PORT_UNKNOWN)
+
+#define RTL8366S_PORT_ALL_EXTERNAL	(RTL8366S_PORT_1 |	\
+					 RTL8366S_PORT_2 |	\
+					 RTL8366S_PORT_3 |	\
+					 RTL8366S_PORT_4)
+
+#define RTL8366S_PORT_ALL_INTERNAL	(RTL8366S_PORT_UNKNOWN | \
+					 RTL8366S_PORT_CPU)
+
+#define RTL8366S_VLAN_VID_MASK		0xfff
+#define RTL8366S_VLAN_PRIORITY_SHIFT	12
+#define RTL8366S_VLAN_PRIORITY_MASK	0x7
+#define RTL8366S_VLAN_MEMBER_MASK	0x3f
+#define RTL8366S_VLAN_UNTAG_SHIFT	6
+#define RTL8366S_VLAN_UNTAG_MASK	0x3f
+#define RTL8366S_VLAN_FID_SHIFT		12
+#define RTL8366S_VLAN_FID_MASK		0x7
+
+static struct rtl8366_mib_counter rtl8366s_mib_counters[] = {
+	{ 0,  0, 4, "IfInOctets"				},
+	{ 0,  4, 4, "EtherStatsOctets"				},
+	{ 0,  8, 2, "EtherStatsUnderSizePkts"			},
+	{ 0, 10, 2, "EtherFragments"				},
+	{ 0, 12, 2, "EtherStatsPkts64Octets"			},
+	{ 0, 14, 2, "EtherStatsPkts65to127Octets"		},
+	{ 0, 16, 2, "EtherStatsPkts128to255Octets"		},
+	{ 0, 18, 2, "EtherStatsPkts256to511Octets"		},
+	{ 0, 20, 2, "EtherStatsPkts512to1023Octets"		},
+	{ 0, 22, 2, "EtherStatsPkts1024to1518Octets"		},
+	{ 0, 24, 2, "EtherOversizeStats"			},
+	{ 0, 26, 2, "EtherStatsJabbers"				},
+	{ 0, 28, 2, "IfInUcastPkts"				},
+	{ 0, 30, 2, "EtherStatsMulticastPkts"			},
+	{ 0, 32, 2, "EtherStatsBroadcastPkts"			},
+	{ 0, 34, 2, "EtherStatsDropEvents"			},
+	{ 0, 36, 2, "Dot3StatsFCSErrors"			},
+	{ 0, 38, 2, "Dot3StatsSymbolErrors"			},
+	{ 0, 40, 2, "Dot3InPauseFrames"				},
+	{ 0, 42, 2, "Dot3ControlInUnknownOpcodes"		},
+	{ 0, 44, 4, "IfOutOctets"				},
+	{ 0, 48, 2, "Dot3StatsSingleCollisionFrames"		},
+	{ 0, 50, 2, "Dot3StatMultipleCollisionFrames"		},
+	{ 0, 52, 2, "Dot3sDeferredTransmissions"		},
+	{ 0, 54, 2, "Dot3StatsLateCollisions"			},
+	{ 0, 56, 2, "EtherStatsCollisions"			},
+	{ 0, 58, 2, "Dot3StatsExcessiveCollisions"		},
+	{ 0, 60, 2, "Dot3OutPauseFrames"			},
+	{ 0, 62, 2, "Dot1dBasePortDelayExceededDiscards"	},
+
+	/*
+	 * The following counters are accessible at a different
+	 * base address.
+	 */
+	{ 1,  0, 2, "Dot1dTpPortInDiscards"			},
+	{ 1,  2, 2, "IfOutUcastPkts"				},
+	{ 1,  4, 2, "IfOutMulticastPkts"			},
+	{ 1,  6, 2, "IfOutBroadcastPkts"			},
+};
+
+#define REG_WR(_smi, _reg, _val)					\
+	do {								\
+		err = rtl8366_smi_write_reg(_smi, _reg, _val);		\
+		if (err)						\
+			return err;					\
+	} while (0)
+
+#define REG_RMW(_smi, _reg, _mask, _val)				\
+	do {								\
+		err = rtl8366_smi_rmwr(_smi, _reg, _mask, _val);	\
+		if (err)						\
+			return err;					\
+	} while (0)
+
+static int rtl8366s_reset_chip(struct rtl8366_smi *smi)
+{
+	int timeout = 10;
+	u32 data;
+
+	rtl8366_smi_write_reg_noack(smi, RTL8366S_RESET_CTRL_REG,
+				    RTL8366S_CHIP_CTRL_RESET_HW);
+	do {
+		msleep(1);
+		if (rtl8366_smi_read_reg(smi, RTL8366S_RESET_CTRL_REG, &data))
+			return -EIO;
+
+		if (!(data & RTL8366S_CHIP_CTRL_RESET_HW))
+			break;
+	} while (--timeout);
+
+	if (!timeout) {
+		printk("Timeout waiting for the switch to reset\n");
+		return -EIO;
+	}
+
+	return 0;
+}
+
+static int rtl8366s_setup(struct rtl8366_smi *smi)
+{
+	struct rtl8366_platform_data *pdata;
+	int err;
+
+	pdata = smi->parent->platform_data;
+	if (pdata && pdata->num_initvals && pdata->initvals) {
+		unsigned i;
+
+		dev_info(smi->parent, "applying initvals\n");
+		for (i = 0; i < pdata->num_initvals; i++)
+			REG_WR(smi, pdata->initvals[i].reg,
+			       pdata->initvals[i].val);
+	}
+
+	/* set maximum packet length to 1536 bytes */
+	REG_RMW(smi, RTL8366S_SGCR, RTL8366S_SGCR_MAX_LENGTH_MASK,
+		RTL8366S_SGCR_MAX_LENGTH_1536);
+
+	/* enable learning for all ports */
+	REG_WR(smi, RTL8366S_SSCR0, 0);
+
+	/* enable auto ageing for all ports */
+	REG_WR(smi, RTL8366S_SSCR1, 0);
+
+	/*
+	 * discard VLAN tagged packets if the port is not a member of
+	 * the VLAN with which the packets is associated.
+	 */
+	REG_WR(smi, RTL8366S_VLAN_MEMBERINGRESS_REG, RTL8366S_PORT_ALL);
+
+	/* don't drop packets whose DA has not been learned */
+	REG_RMW(smi, RTL8366S_SSCR2, RTL8366S_SSCR2_DROP_UNKNOWN_DA, 0);
+
+	return 0;
+}
+
+static int rtl8366s_read_phy_reg(struct rtl8366_smi *smi,
+				 u32 phy_no, u32 page, u32 addr, u32 *data)
+{
+	u32 reg;
+	int ret;
+
+	if (phy_no > RTL8366S_PHY_NO_MAX)
+		return -EINVAL;
+
+	if (page > RTL8366S_PHY_PAGE_MAX)
+		return -EINVAL;
+
+	if (addr > RTL8366S_PHY_ADDR_MAX)
+		return -EINVAL;
+
+	ret = rtl8366_smi_write_reg(smi, RTL8366S_PHY_ACCESS_CTRL_REG,
+				    RTL8366S_PHY_CTRL_READ);
+	if (ret)
+		return ret;
+
+	reg = 0x8000 | (1 << (phy_no + RTL8366S_PHY_NO_OFFSET)) |
+	      ((page << RTL8366S_PHY_PAGE_OFFSET) & RTL8366S_PHY_PAGE_MASK) |
+	      (addr & RTL8366S_PHY_REG_MASK);
+
+	ret = rtl8366_smi_write_reg(smi, reg, 0);
+	if (ret)
+		return ret;
+
+	ret = rtl8366_smi_read_reg(smi, RTL8366S_PHY_ACCESS_DATA_REG, data);
+	if (ret)
+		return ret;
+
+	return 0;
+}
+
+static int rtl8366s_write_phy_reg(struct rtl8366_smi *smi,
+				  u32 phy_no, u32 page, u32 addr, u32 data)
+{
+	u32 reg;
+	int ret;
+
+	if (phy_no > RTL8366S_PHY_NO_MAX)
+		return -EINVAL;
+
+	if (page > RTL8366S_PHY_PAGE_MAX)
+		return -EINVAL;
+
+	if (addr > RTL8366S_PHY_ADDR_MAX)
+		return -EINVAL;
+
+	ret = rtl8366_smi_write_reg(smi, RTL8366S_PHY_ACCESS_CTRL_REG,
+				    RTL8366S_PHY_CTRL_WRITE);
+	if (ret)
+		return ret;
+
+	reg = 0x8000 | (1 << (phy_no + RTL8366S_PHY_NO_OFFSET)) |
+	      ((page << RTL8366S_PHY_PAGE_OFFSET) & RTL8366S_PHY_PAGE_MASK) |
+	      (addr & RTL8366S_PHY_REG_MASK);
+
+	ret = rtl8366_smi_write_reg(smi, reg, data);
+	if (ret)
+		return ret;
+
+	return 0;
+}
+
+static int rtl8366_get_mib_counter(struct rtl8366_smi *smi, int counter,
+				   int port, unsigned long long *val)
+{
+	int i;
+	int err;
+	u32 addr, data;
+	u64 mibvalue;
+
+	if (port > RTL8366S_NUM_PORTS || counter >= RTL8366S_MIB_COUNT)
+		return -EINVAL;
+
+	switch (rtl8366s_mib_counters[counter].base) {
+	case 0:
+		addr = RTL8366S_MIB_COUNTER_BASE +
+		       RTL8366S_MIB_COUNTER_PORT_OFFSET * port;
+		break;
+
+	case 1:
+		addr = RTL8366S_MIB_COUNTER_BASE2 +
+			RTL8366S_MIB_COUNTER_PORT_OFFSET2 * port;
+		break;
+
+	default:
+		return -EINVAL;
+	}
+
+	addr += rtl8366s_mib_counters[counter].offset;
+
+	/*
+	 * Writing access counter address first
+	 * then ASIC will prepare 64bits counter wait for being retrived
+	 */
+	data = 0; /* writing data will be discard by ASIC */
+	err = rtl8366_smi_write_reg(smi, addr, data);
+	if (err)
+		return err;
+
+	/* read MIB control register */
+	err =  rtl8366_smi_read_reg(smi, RTL8366S_MIB_CTRL_REG, &data);
+	if (err)
+		return err;
+
+	if (data & RTL8366S_MIB_CTRL_BUSY_MASK)
+		return -EBUSY;
+
+	if (data & RTL8366S_MIB_CTRL_RESET_MASK)
+		return -EIO;
+
+	mibvalue = 0;
+	for (i = rtl8366s_mib_counters[counter].length; i > 0; i--) {
+		err = rtl8366_smi_read_reg(smi, addr + (i - 1), &data);
+		if (err)
+			return err;
+
+		mibvalue = (mibvalue << 16) | (data & 0xFFFF);
+	}
+
+	*val = mibvalue;
+	return 0;
+}
+
+static int rtl8366s_get_vlan_4k(struct rtl8366_smi *smi, u32 vid,
+				struct rtl8366_vlan_4k *vlan4k)
+{
+	u32 data[2];
+	int err;
+	int i;
+
+	memset(vlan4k, '\0', sizeof(struct rtl8366_vlan_4k));
+
+	if (vid >= RTL8366S_NUM_VIDS)
+		return -EINVAL;
+
+	/* write VID */
+	err = rtl8366_smi_write_reg(smi, RTL8366S_VLAN_TABLE_WRITE_BASE,
+				    vid & RTL8366S_VLAN_VID_MASK);
+	if (err)
+		return err;
+
+	/* write table access control word */
+	err = rtl8366_smi_write_reg(smi, RTL8366S_TABLE_ACCESS_CTRL_REG,
+				    RTL8366S_TABLE_VLAN_READ_CTRL);
+	if (err)
+		return err;
+
+	for (i = 0; i < 2; i++) {
+		err = rtl8366_smi_read_reg(smi,
+					   RTL8366S_VLAN_TABLE_READ_BASE + i,
+					   &data[i]);
+		if (err)
+			return err;
+	}
+
+	vlan4k->vid = vid;
+	vlan4k->untag = (data[1] >> RTL8366S_VLAN_UNTAG_SHIFT) &
+			RTL8366S_VLAN_UNTAG_MASK;
+	vlan4k->member = data[1] & RTL8366S_VLAN_MEMBER_MASK;
+	vlan4k->fid = (data[1] >> RTL8366S_VLAN_FID_SHIFT) &
+			RTL8366S_VLAN_FID_MASK;
+
+	return 0;
+}
+
+static int rtl8366s_set_vlan_4k(struct rtl8366_smi *smi,
+				const struct rtl8366_vlan_4k *vlan4k)
+{
+	u32 data[2];
+	int err;
+	int i;
+
+	if (vlan4k->vid >= RTL8366S_NUM_VIDS ||
+	    vlan4k->member > RTL8366S_VLAN_MEMBER_MASK ||
+	    vlan4k->untag > RTL8366S_VLAN_UNTAG_MASK ||
+	    vlan4k->fid > RTL8366S_FIDMAX)
+		return -EINVAL;
+
+	data[0] = vlan4k->vid & RTL8366S_VLAN_VID_MASK;
+	data[1] = (vlan4k->member & RTL8366S_VLAN_MEMBER_MASK) |
+		  ((vlan4k->untag & RTL8366S_VLAN_UNTAG_MASK) <<
+			RTL8366S_VLAN_UNTAG_SHIFT) |
+		  ((vlan4k->fid & RTL8366S_VLAN_FID_MASK) <<
+			RTL8366S_VLAN_FID_SHIFT);
+
+	for (i = 0; i < 2; i++) {
+		err = rtl8366_smi_write_reg(smi,
+					    RTL8366S_VLAN_TABLE_WRITE_BASE + i,
+					    data[i]);
+		if (err)
+			return err;
+	}
+
+	/* write table access control word */
+	err = rtl8366_smi_write_reg(smi, RTL8366S_TABLE_ACCESS_CTRL_REG,
+				    RTL8366S_TABLE_VLAN_WRITE_CTRL);
+
+	return err;
+}
+
+static int rtl8366s_get_vlan_mc(struct rtl8366_smi *smi, u32 index,
+				struct rtl8366_vlan_mc *vlanmc)
+{
+	u32 data[2];
+	int err;
+	int i;
+
+	memset(vlanmc, '\0', sizeof(struct rtl8366_vlan_mc));
+
+	if (index >= RTL8366S_NUM_VLANS)
+		return -EINVAL;
+
+	for (i = 0; i < 2; i++) {
+		err = rtl8366_smi_read_reg(smi,
+					   RTL8366S_VLAN_MC_BASE(index) + i,
+					   &data[i]);
+		if (err)
+			return err;
+	}
+
+	vlanmc->vid = data[0] & RTL8366S_VLAN_VID_MASK;
+	vlanmc->priority = (data[0] >> RTL8366S_VLAN_PRIORITY_SHIFT) &
+			   RTL8366S_VLAN_PRIORITY_MASK;
+	vlanmc->untag = (data[1] >> RTL8366S_VLAN_UNTAG_SHIFT) &
+			RTL8366S_VLAN_UNTAG_MASK;
+	vlanmc->member = data[1] & RTL8366S_VLAN_MEMBER_MASK;
+	vlanmc->fid = (data[1] >> RTL8366S_VLAN_FID_SHIFT) &
+		      RTL8366S_VLAN_FID_MASK;
+
+	return 0;
+}
+
+static int rtl8366s_set_vlan_mc(struct rtl8366_smi *smi, u32 index,
+				const struct rtl8366_vlan_mc *vlanmc)
+{
+	u32 data[2];
+	int err;
+	int i;
+
+	if (index >= RTL8366S_NUM_VLANS ||
+	    vlanmc->vid >= RTL8366S_NUM_VIDS ||
+	    vlanmc->priority > RTL8366S_PRIORITYMAX ||
+	    vlanmc->member > RTL8366S_VLAN_MEMBER_MASK ||
+	    vlanmc->untag > RTL8366S_VLAN_UNTAG_MASK ||
+	    vlanmc->fid > RTL8366S_FIDMAX)
+		return -EINVAL;
+
+	data[0] = (vlanmc->vid & RTL8366S_VLAN_VID_MASK) |
+		  ((vlanmc->priority & RTL8366S_VLAN_PRIORITY_MASK) <<
+			RTL8366S_VLAN_PRIORITY_SHIFT);
+	data[1] = (vlanmc->member & RTL8366S_VLAN_MEMBER_MASK) |
+		  ((vlanmc->untag & RTL8366S_VLAN_UNTAG_MASK) <<
+			RTL8366S_VLAN_UNTAG_SHIFT) |
+		  ((vlanmc->fid & RTL8366S_VLAN_FID_MASK) <<
+			RTL8366S_VLAN_FID_SHIFT);
+
+	for (i = 0; i < 2; i++) {
+		err = rtl8366_smi_write_reg(smi,
+					    RTL8366S_VLAN_MC_BASE(index) + i,
+					    data[i]);
+		if (err)
+			return err;
+	}
+
+	return 0;
+}
+
+static int rtl8366s_get_mc_index(struct rtl8366_smi *smi, int port, int *val)
+{
+	u32 data;
+	int err;
+
+	if (port >= RTL8366S_NUM_PORTS)
+		return -EINVAL;
+
+	err = rtl8366_smi_read_reg(smi, RTL8366S_PORT_VLAN_CTRL_REG(port),
+				   &data);
+	if (err)
+		return err;
+
+	*val = (data >> RTL8366S_PORT_VLAN_CTRL_SHIFT(port)) &
+	       RTL8366S_PORT_VLAN_CTRL_MASK;
+
+	return 0;
+}
+
+static int rtl8366s_set_mc_index(struct rtl8366_smi *smi, int port, int index)
+{
+	if (port >= RTL8366S_NUM_PORTS || index >= RTL8366S_NUM_VLANS)
+		return -EINVAL;
+
+	return rtl8366_smi_rmwr(smi, RTL8366S_PORT_VLAN_CTRL_REG(port),
+				RTL8366S_PORT_VLAN_CTRL_MASK <<
+					RTL8366S_PORT_VLAN_CTRL_SHIFT(port),
+				(index & RTL8366S_PORT_VLAN_CTRL_MASK) <<
+					RTL8366S_PORT_VLAN_CTRL_SHIFT(port));
+}
+
+static int rtl8366s_enable_vlan(struct rtl8366_smi *smi, int enable)
+{
+	return rtl8366_smi_rmwr(smi, RTL8366S_SGCR, RTL8366S_SGCR_EN_VLAN,
+				(enable) ? RTL8366S_SGCR_EN_VLAN : 0);
+}
+
+static int rtl8366s_enable_vlan4k(struct rtl8366_smi *smi, int enable)
+{
+	return rtl8366_smi_rmwr(smi, RTL8366S_VLAN_TB_CTRL_REG,
+				1, (enable) ? 1 : 0);
+}
+
+static int rtl8366s_is_vlan_valid(struct rtl8366_smi *smi, unsigned vlan)
+{
+	unsigned max = RTL8366S_NUM_VLANS;
+
+	if (smi->vlan4k_enabled)
+		max = RTL8366S_NUM_VIDS - 1;
+
+	if (vlan == 0 || vlan >= max)
+		return 0;
+
+	return 1;
+}
+
+static int rtl8366s_enable_port(struct rtl8366_smi *smi, int port, int enable)
+{
+	return rtl8366_smi_rmwr(smi, RTL8366S_PECR, (1 << port),
+				(enable) ? 0 : (1 << port));
+}
+
+static int rtl8366s_sw_reset_mibs(struct switch_dev *dev,
+				  const struct switch_attr *attr,
+				  struct switch_val *val)
+{
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+
+	return rtl8366_smi_rmwr(smi, RTL8366S_MIB_CTRL_REG, 0, (1 << 2));
+}
+
+static int rtl8366s_sw_get_blinkrate(struct switch_dev *dev,
+				     const struct switch_attr *attr,
+				     struct switch_val *val)
+{
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+	u32 data;
+
+	rtl8366_smi_read_reg(smi, RTL8366S_LED_BLINKRATE_REG, &data);
+
+	val->value.i = (data & (RTL8366S_LED_BLINKRATE_MASK));
+
+	return 0;
+}
+
+static int rtl8366s_sw_set_blinkrate(struct switch_dev *dev,
+				    const struct switch_attr *attr,
+				    struct switch_val *val)
+{
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+
+	if (val->value.i >= 6)
+		return -EINVAL;
+
+	return rtl8366_smi_rmwr(smi, RTL8366S_LED_BLINKRATE_REG,
+				RTL8366S_LED_BLINKRATE_MASK,
+				val->value.i);
+}
+
+static int rtl8366s_sw_get_max_length(struct switch_dev *dev,
+					const struct switch_attr *attr,
+					struct switch_val *val)
+{
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+	u32 data;
+
+	rtl8366_smi_read_reg(smi, RTL8366S_SGCR, &data);
+
+	val->value.i = ((data & (RTL8366S_SGCR_MAX_LENGTH_MASK)) >> 4);
+
+	return 0;
+}
+
+static int rtl8366s_sw_set_max_length(struct switch_dev *dev,
+					const struct switch_attr *attr,
+					struct switch_val *val)
+{
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+	char length_code;
+
+	switch (val->value.i) {
+		case 0:
+			length_code = RTL8366S_SGCR_MAX_LENGTH_1522;
+			break;
+		case 1:
+			length_code = RTL8366S_SGCR_MAX_LENGTH_1536;
+			break;
+		case 2:
+			length_code = RTL8366S_SGCR_MAX_LENGTH_1552;
+			break;
+		case 3:
+			length_code = RTL8366S_SGCR_MAX_LENGTH_16000;
+			break;
+		default:
+			return -EINVAL;
+	}
+
+	return rtl8366_smi_rmwr(smi, RTL8366S_SGCR,
+			RTL8366S_SGCR_MAX_LENGTH_MASK,
+			length_code);
+}
+
+static int rtl8366s_sw_get_learning_enable(struct switch_dev *dev,
+					   const struct switch_attr *attr,
+					   struct switch_val *val)
+{
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+	u32 data;
+
+	rtl8366_smi_read_reg(smi,RTL8366S_SSCR0, &data);
+	val->value.i = !data;
+
+	return 0;
+}
+
+
+static int rtl8366s_sw_set_learning_enable(struct switch_dev *dev,
+					   const struct switch_attr *attr,
+					   struct switch_val *val)
+{
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+	u32 portmask = 0;
+	int err = 0;
+
+	if (!val->value.i)
+		portmask = RTL8366S_PORT_ALL;
+
+	/* set learning for all ports */
+	REG_WR(smi, RTL8366S_SSCR0, portmask);
+
+	/* set auto ageing for all ports */
+	REG_WR(smi, RTL8366S_SSCR1, portmask);
+
+	return 0;
+}
+
+static int rtl8366s_sw_get_port_link(struct switch_dev *dev,
+				     int port,
+				     struct switch_port_link *link)
+{
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+	u32 data = 0;
+	u32 speed;
+
+	if (port >= RTL8366S_NUM_PORTS)
+		return -EINVAL;
+
+	rtl8366_smi_read_reg(smi, RTL8366S_PORT_LINK_STATUS_BASE + (port / 2),
+			     &data);
+
+	if (port % 2)
+		data = data >> 8;
+
+	link->link = !!(data & RTL8366S_PORT_STATUS_LINK_MASK);
+	if (!link->link)
+		return 0;
+
+	link->duplex = !!(data & RTL8366S_PORT_STATUS_DUPLEX_MASK);
+	link->rx_flow = !!(data & RTL8366S_PORT_STATUS_RXPAUSE_MASK);
+	link->tx_flow = !!(data & RTL8366S_PORT_STATUS_TXPAUSE_MASK);
+	link->aneg = !!(data & RTL8366S_PORT_STATUS_AN_MASK);
+
+	speed = (data & RTL8366S_PORT_STATUS_SPEED_MASK);
+	switch (speed) {
+	case 0:
+		link->speed = SWITCH_PORT_SPEED_10;
+		break;
+	case 1:
+		link->speed = SWITCH_PORT_SPEED_100;
+		break;
+	case 2:
+		link->speed = SWITCH_PORT_SPEED_1000;
+		break;
+	default:
+		link->speed = SWITCH_PORT_SPEED_UNKNOWN;
+		break;
+	}
+
+	return 0;
+}
+
+static int rtl8366s_sw_set_port_led(struct switch_dev *dev,
+				    const struct switch_attr *attr,
+				    struct switch_val *val)
+{
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+	u32 data;
+	u32 mask;
+	u32 reg;
+
+	if (val->port_vlan >= RTL8366S_NUM_PORTS ||
+	    (1 << val->port_vlan) == RTL8366S_PORT_UNKNOWN)
+		return -EINVAL;
+
+	if (val->port_vlan == RTL8366S_PORT_NUM_CPU) {
+		reg = RTL8366S_LED_BLINKRATE_REG;
+		mask = 0xF << 4;
+		data = val->value.i << 4;
+	} else {
+		reg = RTL8366S_LED_CTRL_REG;
+		mask = 0xF << (val->port_vlan * 4),
+		data = val->value.i << (val->port_vlan * 4);
+	}
+
+	return rtl8366_smi_rmwr(smi, reg, mask, data);
+}
+
+static int rtl8366s_sw_get_port_led(struct switch_dev *dev,
+				    const struct switch_attr *attr,
+				    struct switch_val *val)
+{
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+	u32 data = 0;
+
+	if (val->port_vlan >= RTL8366S_NUM_LEDGROUPS)
+		return -EINVAL;
+
+	rtl8366_smi_read_reg(smi, RTL8366S_LED_CTRL_REG, &data);
+	val->value.i = (data >> (val->port_vlan * 4)) & 0x000F;
+
+	return 0;
+}
+
+static int rtl8366s_sw_reset_port_mibs(struct switch_dev *dev,
+				       const struct switch_attr *attr,
+				       struct switch_val *val)
+{
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+
+	if (val->port_vlan >= RTL8366S_NUM_PORTS)
+		return -EINVAL;
+
+
+	return rtl8366_smi_rmwr(smi, RTL8366S_MIB_CTRL_REG,
+				0, (1 << (val->port_vlan + 3)));
+}
+
+static struct switch_attr rtl8366s_globals[] = {
+	{
+		.type = SWITCH_TYPE_INT,
+		.name = "enable_learning",
+		.description = "Enable learning, enable aging",
+		.set = rtl8366s_sw_set_learning_enable,
+		.get = rtl8366s_sw_get_learning_enable,
+		.max = 1,
+	}, {
+		.type = SWITCH_TYPE_INT,
+		.name = "enable_vlan",
+		.description = "Enable VLAN mode",
+		.set = rtl8366_sw_set_vlan_enable,
+		.get = rtl8366_sw_get_vlan_enable,
+		.max = 1,
+		.ofs = 1
+	}, {
+		.type = SWITCH_TYPE_INT,
+		.name = "enable_vlan4k",
+		.description = "Enable VLAN 4K mode",
+		.set = rtl8366_sw_set_vlan_enable,
+		.get = rtl8366_sw_get_vlan_enable,
+		.max = 1,
+		.ofs = 2
+	}, {
+		.type = SWITCH_TYPE_NOVAL,
+		.name = "reset_mibs",
+		.description = "Reset all MIB counters",
+		.set = rtl8366s_sw_reset_mibs,
+	}, {
+		.type = SWITCH_TYPE_INT,
+		.name = "blinkrate",
+		.description = "Get/Set LED blinking rate (0 = 43ms, 1 = 84ms,"
+		" 2 = 120ms, 3 = 170ms, 4 = 340ms, 5 = 670ms)",
+		.set = rtl8366s_sw_set_blinkrate,
+		.get = rtl8366s_sw_get_blinkrate,
+		.max = 5
+	}, {
+		.type = SWITCH_TYPE_INT,
+		.name = "max_length",
+		.description = "Get/Set the maximum length of valid packets"
+		" (0 = 1522, 1 = 1536, 2 = 1552, 3 = 16000 (9216?))",
+		.set = rtl8366s_sw_set_max_length,
+		.get = rtl8366s_sw_get_max_length,
+		.max = 3,
+	},
+};
+
+static struct switch_attr rtl8366s_port[] = {
+	{
+		.type = SWITCH_TYPE_NOVAL,
+		.name = "reset_mib",
+		.description = "Reset single port MIB counters",
+		.set = rtl8366s_sw_reset_port_mibs,
+	}, {
+		.type = SWITCH_TYPE_STRING,
+		.name = "mib",
+		.description = "Get MIB counters for port",
+		.max = 33,
+		.set = NULL,
+		.get = rtl8366_sw_get_port_mib,
+	}, {
+		.type = SWITCH_TYPE_INT,
+		.name = "led",
+		.description = "Get/Set port group (0 - 3) led mode (0 - 15)",
+		.max = 15,
+		.set = rtl8366s_sw_set_port_led,
+		.get = rtl8366s_sw_get_port_led,
+	},
+};
+
+static struct switch_attr rtl8366s_vlan[] = {
+	{
+		.type = SWITCH_TYPE_STRING,
+		.name = "info",
+		.description = "Get vlan information",
+		.max = 1,
+		.set = NULL,
+		.get = rtl8366_sw_get_vlan_info,
+	}, {
+		.type = SWITCH_TYPE_INT,
+		.name = "fid",
+		.description = "Get/Set vlan FID",
+		.max = RTL8366S_FIDMAX,
+		.set = rtl8366_sw_set_vlan_fid,
+		.get = rtl8366_sw_get_vlan_fid,
+	},
+};
+
+static const struct switch_dev_ops rtl8366_ops = {
+	.attr_global = {
+		.attr = rtl8366s_globals,
+		.n_attr = ARRAY_SIZE(rtl8366s_globals),
+	},
+	.attr_port = {
+		.attr = rtl8366s_port,
+		.n_attr = ARRAY_SIZE(rtl8366s_port),
+	},
+	.attr_vlan = {
+		.attr = rtl8366s_vlan,
+		.n_attr = ARRAY_SIZE(rtl8366s_vlan),
+	},
+
+	.get_vlan_ports = rtl8366_sw_get_vlan_ports,
+	.set_vlan_ports = rtl8366_sw_set_vlan_ports,
+	.get_port_pvid = rtl8366_sw_get_port_pvid,
+	.set_port_pvid = rtl8366_sw_set_port_pvid,
+	.reset_switch = rtl8366_sw_reset_switch,
+	.get_port_link = rtl8366s_sw_get_port_link,
+};
+
+static int rtl8366s_switch_init(struct rtl8366_smi *smi)
+{
+	struct switch_dev *dev = &smi->sw_dev;
+	int err;
+
+	dev->name = "RTL8366S";
+	dev->cpu_port = RTL8366S_PORT_NUM_CPU;
+	dev->ports = RTL8366S_NUM_PORTS;
+	dev->vlans = RTL8366S_NUM_VIDS;
+	dev->ops = &rtl8366_ops;
+	dev->alias = dev_name(smi->parent);
+
+	err = register_switch(dev, NULL);
+	if (err)
+		dev_err(smi->parent, "switch registration failed\n");
+
+	return err;
+}
+
+static void rtl8366s_switch_cleanup(struct rtl8366_smi *smi)
+{
+	unregister_switch(&smi->sw_dev);
+}
+
+static int rtl8366s_mii_read(struct mii_bus *bus, int addr, int reg)
+{
+	struct rtl8366_smi *smi = bus->priv;
+	u32 val = 0;
+	int err;
+
+	err = rtl8366s_read_phy_reg(smi, addr, 0, reg, &val);
+	if (err)
+		return 0xffff;
+
+	return val;
+}
+
+static int rtl8366s_mii_write(struct mii_bus *bus, int addr, int reg, u16 val)
+{
+	struct rtl8366_smi *smi = bus->priv;
+	u32 t;
+	int err;
+
+	err = rtl8366s_write_phy_reg(smi, addr, 0, reg, val);
+	/* flush write */
+	(void) rtl8366s_read_phy_reg(smi, addr, 0, reg, &t);
+
+	return err;
+}
+
+static int rtl8366s_detect(struct rtl8366_smi *smi)
+{
+	u32 chip_id = 0;
+	u32 chip_ver = 0;
+	int ret;
+
+	ret = rtl8366_smi_read_reg(smi, RTL8366S_CHIP_ID_REG, &chip_id);
+	if (ret) {
+		dev_err(smi->parent, "unable to read chip id\n");
+		return ret;
+	}
+
+	switch (chip_id) {
+	case RTL8366S_CHIP_ID_8366:
+		break;
+	default:
+		dev_err(smi->parent, "unknown chip id (%04x)\n", chip_id);
+		return -ENODEV;
+	}
+
+	ret = rtl8366_smi_read_reg(smi, RTL8366S_CHIP_VERSION_CTRL_REG,
+				   &chip_ver);
+	if (ret) {
+		dev_err(smi->parent, "unable to read chip version\n");
+		return ret;
+	}
+
+	dev_info(smi->parent, "RTL%04x ver. %u chip found\n",
+		 chip_id, chip_ver & RTL8366S_CHIP_VERSION_MASK);
+
+	return 0;
+}
+
+static struct rtl8366_smi_ops rtl8366s_smi_ops = {
+	.detect		= rtl8366s_detect,
+	.reset_chip	= rtl8366s_reset_chip,
+	.setup		= rtl8366s_setup,
+
+	.mii_read	= rtl8366s_mii_read,
+	.mii_write	= rtl8366s_mii_write,
+
+	.get_vlan_mc	= rtl8366s_get_vlan_mc,
+	.set_vlan_mc	= rtl8366s_set_vlan_mc,
+	.get_vlan_4k	= rtl8366s_get_vlan_4k,
+	.set_vlan_4k	= rtl8366s_set_vlan_4k,
+	.get_mc_index	= rtl8366s_get_mc_index,
+	.set_mc_index	= rtl8366s_set_mc_index,
+	.get_mib_counter = rtl8366_get_mib_counter,
+	.is_vlan_valid	= rtl8366s_is_vlan_valid,
+	.enable_vlan	= rtl8366s_enable_vlan,
+	.enable_vlan4k	= rtl8366s_enable_vlan4k,
+	.enable_port	= rtl8366s_enable_port,
+};
+
+static int rtl8366s_probe(struct platform_device *pdev)
+{
+	static int rtl8366_smi_version_printed;
+	struct rtl8366_smi *smi;
+	int err;
+
+	if (!rtl8366_smi_version_printed++)
+		printk(KERN_NOTICE RTL8366S_DRIVER_DESC
+		       " version " RTL8366S_DRIVER_VER"\n");
+
+	smi = rtl8366_smi_probe(pdev);
+	if (!smi)
+		return -ENODEV;
+
+	smi->clk_delay = 10;
+	smi->cmd_read = 0xa9;
+	smi->cmd_write = 0xa8;
+	smi->ops = &rtl8366s_smi_ops;
+	smi->cpu_port = RTL8366S_PORT_NUM_CPU;
+	smi->num_ports = RTL8366S_NUM_PORTS;
+	smi->num_vlan_mc = RTL8366S_NUM_VLANS;
+	smi->mib_counters = rtl8366s_mib_counters;
+	smi->num_mib_counters = ARRAY_SIZE(rtl8366s_mib_counters);
+
+	err = rtl8366_smi_init(smi);
+	if (err)
+		goto err_free_smi;
+
+	platform_set_drvdata(pdev, smi);
+
+	err = rtl8366s_switch_init(smi);
+	if (err)
+		goto err_clear_drvdata;
+
+	return 0;
+
+ err_clear_drvdata:
+	platform_set_drvdata(pdev, NULL);
+	rtl8366_smi_cleanup(smi);
+ err_free_smi:
+	kfree(smi);
+	return err;
+}
+
+static int rtl8366s_remove(struct platform_device *pdev)
+{
+	struct rtl8366_smi *smi = platform_get_drvdata(pdev);
+
+	if (smi) {
+		rtl8366s_switch_cleanup(smi);
+		platform_set_drvdata(pdev, NULL);
+		rtl8366_smi_cleanup(smi);
+		kfree(smi);
+	}
+
+	return 0;
+}
+
+#ifdef CONFIG_OF
+static const struct of_device_id rtl8366s_match[] = {
+	{ .compatible = "realtek,rtl8366s" },
+	{},
+};
+MODULE_DEVICE_TABLE(of, rtl8366s_match);
+#endif
+
+static struct platform_driver rtl8366s_driver = {
+	.driver = {
+		.name		= RTL8366S_DRIVER_NAME,
+		.owner		= THIS_MODULE,
+#ifdef CONFIG_OF
+		.of_match_table = of_match_ptr(rtl8366s_match),
+#endif
+	},
+	.probe		= rtl8366s_probe,
+	.remove		= rtl8366s_remove,
+};
+
+static int __init rtl8366s_module_init(void)
+{
+	return platform_driver_register(&rtl8366s_driver);
+}
+module_init(rtl8366s_module_init);
+
+static void __exit rtl8366s_module_exit(void)
+{
+	platform_driver_unregister(&rtl8366s_driver);
+}
+module_exit(rtl8366s_module_exit);
+
+MODULE_DESCRIPTION(RTL8366S_DRIVER_DESC);
+MODULE_VERSION(RTL8366S_DRIVER_VER);
+MODULE_AUTHOR("Gabor Juhos <juhosg@openwrt.org>");
+MODULE_AUTHOR("Antti Seppälä <a.seppala@gmail.com>");
+MODULE_LICENSE("GPL v2");
+MODULE_ALIAS("platform:" RTL8366S_DRIVER_NAME);
diff --git a/target/linux/generic/files/drivers/net/phy/rtl8367.c b/target/linux/generic/files/drivers/net/phy/rtl8367.c
new file mode 100644
index 0000000..4978a8c
--- /dev/null
+++ b/target/linux/generic/files/drivers/net/phy/rtl8367.c
@@ -0,0 +1,1835 @@
+/*
+ * Platform driver for the Realtek RTL8367R/M ethernet switches
+ *
+ * Copyright (C) 2011 Gabor Juhos <juhosg@openwrt.org>
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms of the GNU General Public License version 2 as published
+ * by the Free Software Foundation.
+ */
+
+#include <linux/kernel.h>
+#include <linux/module.h>
+#include <linux/init.h>
+#include <linux/device.h>
+#include <linux/of.h>
+#include <linux/of_platform.h>
+#include <linux/delay.h>
+#include <linux/skbuff.h>
+#include <linux/rtl8367.h>
+
+#include "rtl8366_smi.h"
+
+#define RTL8367_RESET_DELAY	1000	/* msecs*/
+
+#define RTL8367_PHY_ADDR_MAX	8
+#define RTL8367_PHY_REG_MAX	31
+
+#define RTL8367_VID_MASK	0xffff
+#define RTL8367_FID_MASK	0xfff
+#define RTL8367_UNTAG_MASK	0xffff
+#define RTL8367_MEMBER_MASK	0xffff
+
+#define RTL8367_PORT_CFG_REG(_p)		(0x000e + 0x20 * (_p))
+#define   RTL8367_PORT_CFG_EGRESS_MODE_SHIFT	4
+#define   RTL8367_PORT_CFG_EGRESS_MODE_MASK	0x3
+#define   RTL8367_PORT_CFG_EGRESS_MODE_ORIGINAL	0
+#define   RTL8367_PORT_CFG_EGRESS_MODE_KEEP	1
+#define   RTL8367_PORT_CFG_EGRESS_MODE_PRI	2
+#define   RTL8367_PORT_CFG_EGRESS_MODE_REAL	3
+
+#define RTL8367_BYPASS_LINE_RATE_REG		0x03f7
+
+#define RTL8367_TA_CTRL_REG			0x0500
+#define   RTL8367_TA_CTRL_STATUS		BIT(12)
+#define   RTL8367_TA_CTRL_METHOD		BIT(5)
+#define   RTL8367_TA_CTRL_CMD_SHIFT		4
+#define   RTL8367_TA_CTRL_CMD_READ		0
+#define   RTL8367_TA_CTRL_CMD_WRITE		1
+#define   RTL8367_TA_CTRL_TABLE_SHIFT		0
+#define   RTL8367_TA_CTRL_TABLE_ACLRULE		1
+#define   RTL8367_TA_CTRL_TABLE_ACLACT		2
+#define   RTL8367_TA_CTRL_TABLE_CVLAN		3
+#define   RTL8367_TA_CTRL_TABLE_L2		4
+#define   RTL8367_TA_CTRL_CVLAN_READ \
+		((RTL8367_TA_CTRL_CMD_READ << RTL8367_TA_CTRL_CMD_SHIFT) | \
+		 RTL8367_TA_CTRL_TABLE_CVLAN)
+#define   RTL8367_TA_CTRL_CVLAN_WRITE \
+		((RTL8367_TA_CTRL_CMD_WRITE << RTL8367_TA_CTRL_CMD_SHIFT) | \
+		 RTL8367_TA_CTRL_TABLE_CVLAN)
+
+#define RTL8367_TA_ADDR_REG			0x0501
+#define   RTL8367_TA_ADDR_MASK			0x3fff
+
+#define RTL8367_TA_DATA_REG(_x)			(0x0503 + (_x))
+#define   RTL8367_TA_VLAN_DATA_SIZE		4
+#define   RTL8367_TA_VLAN_VID_MASK		RTL8367_VID_MASK
+#define   RTL8367_TA_VLAN_MEMBER_SHIFT		0
+#define   RTL8367_TA_VLAN_MEMBER_MASK		RTL8367_MEMBER_MASK
+#define   RTL8367_TA_VLAN_FID_SHIFT		0
+#define   RTL8367_TA_VLAN_FID_MASK		RTL8367_FID_MASK
+#define   RTL8367_TA_VLAN_UNTAG1_SHIFT		14
+#define   RTL8367_TA_VLAN_UNTAG1_MASK		0x3
+#define   RTL8367_TA_VLAN_UNTAG2_SHIFT		0
+#define   RTL8367_TA_VLAN_UNTAG2_MASK		0x3fff
+
+#define RTL8367_VLAN_PVID_CTRL_REG(_p)		(0x0700 + (_p) / 2)
+#define RTL8367_VLAN_PVID_CTRL_MASK		0x1f
+#define RTL8367_VLAN_PVID_CTRL_SHIFT(_p)	(8 * ((_p) % 2))
+
+#define RTL8367_VLAN_MC_BASE(_x)		(0x0728 + (_x) * 4)
+#define   RTL8367_VLAN_MC_DATA_SIZE		4
+#define   RTL8367_VLAN_MC_MEMBER_SHIFT		0
+#define   RTL8367_VLAN_MC_MEMBER_MASK		RTL8367_MEMBER_MASK
+#define   RTL8367_VLAN_MC_FID_SHIFT		0
+#define   RTL8367_VLAN_MC_FID_MASK		RTL8367_FID_MASK
+#define   RTL8367_VLAN_MC_EVID_SHIFT		0
+#define   RTL8367_VLAN_MC_EVID_MASK		RTL8367_VID_MASK
+
+#define RTL8367_VLAN_CTRL_REG			0x07a8
+#define   RTL8367_VLAN_CTRL_ENABLE		BIT(0)
+
+#define RTL8367_VLAN_INGRESS_REG		0x07a9
+
+#define RTL8367_PORT_ISOLATION_REG(_p)		(0x08a2 + (_p))
+
+#define RTL8367_MIB_COUNTER_REG(_x)		(0x1000 + (_x))
+
+#define RTL8367_MIB_ADDRESS_REG			0x1004
+
+#define RTL8367_MIB_CTRL_REG(_x)		(0x1005 + (_x))
+#define   RTL8367_MIB_CTRL_GLOBAL_RESET_MASK	BIT(11)
+#define   RTL8367_MIB_CTRL_QM_RESET_MASK	BIT(10)
+#define   RTL8367_MIB_CTRL_PORT_RESET_MASK(_p)	BIT(2 + (_p))
+#define   RTL8367_MIB_CTRL_RESET_MASK		BIT(1)
+#define   RTL8367_MIB_CTRL_BUSY_MASK		BIT(0)
+
+#define RTL8367_MIB_COUNT			36
+#define RTL8367_MIB_COUNTER_PORT_OFFSET		0x0050
+
+#define RTL8367_SWC0_REG			0x1200
+#define   RTL8367_SWC0_MAX_LENGTH_SHIFT		13
+#define   RTL8367_SWC0_MAX_LENGTH(_x)		((_x) << 13)
+#define   RTL8367_SWC0_MAX_LENGTH_MASK		RTL8367_SWC0_MAX_LENGTH(0x3)
+#define   RTL8367_SWC0_MAX_LENGTH_1522		RTL8367_SWC0_MAX_LENGTH(0)
+#define   RTL8367_SWC0_MAX_LENGTH_1536		RTL8367_SWC0_MAX_LENGTH(1)
+#define   RTL8367_SWC0_MAX_LENGTH_1552		RTL8367_SWC0_MAX_LENGTH(2)
+#define   RTL8367_SWC0_MAX_LENGTH_16000		RTL8367_SWC0_MAX_LENGTH(3)
+
+#define RTL8367_CHIP_NUMBER_REG			0x1300
+
+#define RTL8367_CHIP_VER_REG			0x1301
+#define   RTL8367_CHIP_VER_RLVID_SHIFT		12
+#define   RTL8367_CHIP_VER_RLVID_MASK		0xf
+#define   RTL8367_CHIP_VER_MCID_SHIFT		8
+#define   RTL8367_CHIP_VER_MCID_MASK		0xf
+#define   RTL8367_CHIP_VER_BOID_SHIFT		4
+#define   RTL8367_CHIP_VER_BOID_MASK		0xf
+
+#define RTL8367_CHIP_MODE_REG			0x1302
+#define   RTL8367_CHIP_MODE_MASK		0x7
+
+#define RTL8367_CHIP_DEBUG0_REG			0x1303
+#define   RTL8367_CHIP_DEBUG0_DUMMY0(_x)	BIT(8 + (_x))
+
+#define RTL8367_CHIP_DEBUG1_REG			0x1304
+
+#define RTL8367_DIS_REG				0x1305
+#define   RTL8367_DIS_SKIP_MII_RXER(_x)		BIT(12 + (_x))
+#define   RTL8367_DIS_RGMII_SHIFT(_x)		(4 * (_x))
+#define   RTL8367_DIS_RGMII_MASK		0x7
+
+#define RTL8367_EXT_RGMXF_REG(_x)		(0x1306 + (_x))
+#define   RTL8367_EXT_RGMXF_DUMMY0_SHIFT	5
+#define   RTL8367_EXT_RGMXF_DUMMY0_MASK	0x7ff
+#define   RTL8367_EXT_RGMXF_TXDELAY_SHIFT	3
+#define   RTL8367_EXT_RGMXF_TXDELAY_MASK	1
+#define   RTL8367_EXT_RGMXF_RXDELAY_MASK	0x7
+
+#define RTL8367_DI_FORCE_REG(_x)		(0x1310 + (_x))
+#define   RTL8367_DI_FORCE_MODE			BIT(12)
+#define   RTL8367_DI_FORCE_NWAY			BIT(7)
+#define   RTL8367_DI_FORCE_TXPAUSE		BIT(6)
+#define   RTL8367_DI_FORCE_RXPAUSE		BIT(5)
+#define   RTL8367_DI_FORCE_LINK			BIT(4)
+#define   RTL8367_DI_FORCE_DUPLEX		BIT(2)
+#define   RTL8367_DI_FORCE_SPEED_MASK		3
+#define   RTL8367_DI_FORCE_SPEED_10		0
+#define   RTL8367_DI_FORCE_SPEED_100		1
+#define   RTL8367_DI_FORCE_SPEED_1000		2
+
+#define RTL8367_MAC_FORCE_REG(_x)		(0x1312 + (_x))
+
+#define RTL8367_CHIP_RESET_REG			0x1322
+#define   RTL8367_CHIP_RESET_SW			BIT(1)
+#define   RTL8367_CHIP_RESET_HW			BIT(0)
+
+#define RTL8367_PORT_STATUS_REG(_p)		(0x1352 + (_p))
+#define   RTL8367_PORT_STATUS_NWAY		BIT(7)
+#define   RTL8367_PORT_STATUS_TXPAUSE		BIT(6)
+#define   RTL8367_PORT_STATUS_RXPAUSE		BIT(5)
+#define   RTL8367_PORT_STATUS_LINK		BIT(4)
+#define   RTL8367_PORT_STATUS_DUPLEX		BIT(2)
+#define   RTL8367_PORT_STATUS_SPEED_MASK	0x0003
+#define   RTL8367_PORT_STATUS_SPEED_10		0
+#define   RTL8367_PORT_STATUS_SPEED_100		1
+#define   RTL8367_PORT_STATUS_SPEED_1000	2
+
+#define RTL8367_RTL_NO_REG			0x13c0
+#define   RTL8367_RTL_NO_8367R			0x3670
+#define   RTL8367_RTL_NO_8367M			0x3671
+
+#define RTL8367_RTL_VER_REG			0x13c1
+#define   RTL8367_RTL_VER_MASK			0xf
+
+#define RTL8367_RTL_MAGIC_ID_REG		0x13c2
+#define   RTL8367_RTL_MAGIC_ID_VAL		0x0249
+
+#define RTL8367_LED_SYS_CONFIG_REG		0x1b00
+#define RTL8367_LED_MODE_REG			0x1b02
+#define   RTL8367_LED_MODE_RATE_M		0x7
+#define   RTL8367_LED_MODE_RATE_S		1
+
+#define RTL8367_LED_CONFIG_REG			0x1b03
+#define   RTL8367_LED_CONFIG_DATA_S		12
+#define   RTL8367_LED_CONFIG_DATA_M		0x3
+#define   RTL8367_LED_CONFIG_SEL		BIT(14)
+#define   RTL8367_LED_CONFIG_LED_CFG_M		0xf
+
+#define RTL8367_PARA_LED_IO_EN1_REG		0x1b24
+#define RTL8367_PARA_LED_IO_EN2_REG		0x1b25
+#define   RTL8367_PARA_LED_IO_EN_PMASK		0xff
+
+#define RTL8367_IA_CTRL_REG			0x1f00
+#define   RTL8367_IA_CTRL_RW(_x)		((_x) << 1)
+#define   RTL8367_IA_CTRL_RW_READ		RTL8367_IA_CTRL_RW(0)
+#define   RTL8367_IA_CTRL_RW_WRITE		RTL8367_IA_CTRL_RW(1)
+#define   RTL8367_IA_CTRL_CMD_MASK		BIT(0)
+
+#define RTL8367_IA_STATUS_REG			0x1f01
+#define   RTL8367_IA_STATUS_PHY_BUSY		BIT(2)
+#define   RTL8367_IA_STATUS_SDS_BUSY		BIT(1)
+#define   RTL8367_IA_STATUS_MDX_BUSY		BIT(0)
+
+#define RTL8367_IA_ADDRESS_REG			0x1f02
+
+#define RTL8367_IA_WRITE_DATA_REG		0x1f03
+#define RTL8367_IA_READ_DATA_REG		0x1f04
+
+#define RTL8367_INTERNAL_PHY_REG(_a, _r)	(0x2000 + 32 * (_a) + (_r))
+
+#define RTL8367_CPU_PORT_NUM		9
+#define RTL8367_NUM_PORTS		10
+#define RTL8367_NUM_VLANS		32
+#define RTL8367_NUM_LEDGROUPS		4
+#define RTL8367_NUM_VIDS		4096
+#define RTL8367_PRIORITYMAX		7
+#define RTL8367_FIDMAX			7
+
+#define RTL8367_PORT_0			BIT(0)
+#define RTL8367_PORT_1			BIT(1)
+#define RTL8367_PORT_2			BIT(2)
+#define RTL8367_PORT_3			BIT(3)
+#define RTL8367_PORT_4			BIT(4)
+#define RTL8367_PORT_5			BIT(5)
+#define RTL8367_PORT_6			BIT(6)
+#define RTL8367_PORT_7			BIT(7)
+#define RTL8367_PORT_E1			BIT(8)	/* external port 1 */
+#define RTL8367_PORT_E0			BIT(9)	/* external port 0 */
+
+#define RTL8367_PORTS_ALL					\
+	(RTL8367_PORT_0 | RTL8367_PORT_1 | RTL8367_PORT_2 |	\
+	 RTL8367_PORT_3 | RTL8367_PORT_4 | RTL8367_PORT_5 |	\
+	 RTL8367_PORT_6 | RTL8367_PORT_7 | RTL8367_PORT_E1 |	\
+	 RTL8367_PORT_E0)
+
+#define RTL8367_PORTS_ALL_BUT_CPU				\
+	(RTL8367_PORT_0 | RTL8367_PORT_1 | RTL8367_PORT_2 |	\
+	 RTL8367_PORT_3 | RTL8367_PORT_4 | RTL8367_PORT_5 |	\
+	 RTL8367_PORT_6 | RTL8367_PORT_7 | RTL8367_PORT_E1)
+
+struct rtl8367_initval {
+	u16 reg;
+	u16 val;
+};
+
+static struct rtl8366_mib_counter rtl8367_mib_counters[] = {
+	{ 0,  0, 4, "IfInOctets"				},
+	{ 0,  4, 2, "Dot3StatsFCSErrors"			},
+	{ 0,  6, 2, "Dot3StatsSymbolErrors"			},
+	{ 0,  8, 2, "Dot3InPauseFrames"				},
+	{ 0, 10, 2, "Dot3ControlInUnknownOpcodes"		},
+	{ 0, 12, 2, "EtherStatsFragments"			},
+	{ 0, 14, 2, "EtherStatsJabbers"				},
+	{ 0, 16, 2, "IfInUcastPkts"				},
+	{ 0, 18, 2, "EtherStatsDropEvents"			},
+	{ 0, 20, 4, "EtherStatsOctets"				},
+
+	{ 0, 24, 2, "EtherStatsUnderSizePkts"			},
+	{ 0, 26, 2, "EtherOversizeStats"			},
+	{ 0, 28, 2, "EtherStatsPkts64Octets"			},
+	{ 0, 30, 2, "EtherStatsPkts65to127Octets"		},
+	{ 0, 32, 2, "EtherStatsPkts128to255Octets"		},
+	{ 0, 34, 2, "EtherStatsPkts256to511Octets"		},
+	{ 0, 36, 2, "EtherStatsPkts512to1023Octets"		},
+	{ 0, 38, 2, "EtherStatsPkts1024to1518Octets"		},
+	{ 0, 40, 2, "EtherStatsMulticastPkts"			},
+	{ 0, 42, 2, "EtherStatsBroadcastPkts"			},
+
+	{ 0, 44, 4, "IfOutOctets"				},
+
+	{ 0, 48, 2, "Dot3StatsSingleCollisionFrames"		},
+	{ 0, 50, 2, "Dot3StatMultipleCollisionFrames"		},
+	{ 0, 52, 2, "Dot3sDeferredTransmissions"		},
+	{ 0, 54, 2, "Dot3StatsLateCollisions"			},
+	{ 0, 56, 2, "EtherStatsCollisions"			},
+	{ 0, 58, 2, "Dot3StatsExcessiveCollisions"		},
+	{ 0, 60, 2, "Dot3OutPauseFrames"			},
+	{ 0, 62, 2, "Dot1dBasePortDelayExceededDiscards"	},
+	{ 0, 64, 2, "Dot1dTpPortInDiscards"			},
+	{ 0, 66, 2, "IfOutUcastPkts"				},
+	{ 0, 68, 2, "IfOutMulticastPkts"			},
+	{ 0, 70, 2, "IfOutBroadcastPkts"			},
+	{ 0, 72, 2, "OutOampduPkts"				},
+	{ 0, 74, 2, "InOampduPkts"				},
+	{ 0, 76, 2, "PktgenPkts"				},
+};
+
+#define REG_RD(_smi, _reg, _val)					\
+	do {								\
+		err = rtl8366_smi_read_reg(_smi, _reg, _val);		\
+		if (err)						\
+			return err;					\
+	} while (0)
+
+#define REG_WR(_smi, _reg, _val)					\
+	do {								\
+		err = rtl8366_smi_write_reg(_smi, _reg, _val);		\
+		if (err)						\
+			return err;					\
+	} while (0)
+
+#define REG_RMW(_smi, _reg, _mask, _val)				\
+	do {								\
+		err = rtl8366_smi_rmwr(_smi, _reg, _mask, _val);	\
+		if (err)						\
+			return err;					\
+	} while (0)
+
+static const struct rtl8367_initval rtl8367_initvals_0_0[] = {
+	{0x133f, 0x0030}, {0x133e, 0x000e}, {0x221f, 0x0000}, {0x2215, 0x1006},
+	{0x221f, 0x0005}, {0x2200, 0x00c6}, {0x221f, 0x0007}, {0x221e, 0x0048},
+	{0x2215, 0x6412}, {0x2216, 0x6412}, {0x2217, 0x6412}, {0x2218, 0x6412},
+	{0x2219, 0x6412}, {0x221A, 0x6412}, {0x221f, 0x0001}, {0x220c, 0xdbf0},
+	{0x2209, 0x2576}, {0x2207, 0x287E}, {0x220A, 0x68E5}, {0x221D, 0x3DA4},
+	{0x221C, 0xE7F7}, {0x2214, 0x7F52}, {0x2218, 0x7FCE}, {0x2208, 0x04B7},
+	{0x2206, 0x4072}, {0x2210, 0xF05E}, {0x221B, 0xB414}, {0x221F, 0x0003},
+	{0x221A, 0x06A6}, {0x2210, 0xF05E}, {0x2213, 0x06EB}, {0x2212, 0xF4D2},
+	{0x220E, 0xE120}, {0x2200, 0x7C00}, {0x2202, 0x5FD0}, {0x220D, 0x0207},
+	{0x221f, 0x0002}, {0x2205, 0x0978}, {0x2202, 0x8C01}, {0x2207, 0x3620},
+	{0x221C, 0x0001}, {0x2203, 0x0420}, {0x2204, 0x80C8}, {0x133e, 0x0ede},
+	{0x221f, 0x0002}, {0x220c, 0x0073}, {0x220d, 0xEB65}, {0x220e, 0x51d1},
+	{0x220f, 0x5dcb}, {0x2210, 0x3044}, {0x2211, 0x1800}, {0x2212, 0x7E00},
+	{0x2213, 0x0000}, {0x133f, 0x0010}, {0x133e, 0x0ffe}, {0x207f, 0x0002},
+	{0x2074, 0x3D22}, {0x2075, 0x2000}, {0x2076, 0x6040}, {0x2077, 0x0000},
+	{0x2078, 0x0f0a}, {0x2079, 0x50AB}, {0x207a, 0x0000}, {0x207b, 0x0f0f},
+	{0x205f, 0x0002}, {0x2054, 0xFF00}, {0x2055, 0x000A}, {0x2056, 0x000A},
+	{0x2057, 0x0005}, {0x2058, 0x0005}, {0x2059, 0x0000}, {0x205A, 0x0005},
+	{0x205B, 0x0005}, {0x205C, 0x0005}, {0x209f, 0x0002}, {0x2094, 0x00AA},
+	{0x2095, 0x00AA}, {0x2096, 0x00AA}, {0x2097, 0x00AA}, {0x2098, 0x0055},
+	{0x2099, 0x00AA}, {0x209A, 0x00AA}, {0x209B, 0x00AA}, {0x1363, 0x8354},
+	{0x1270, 0x3333}, {0x1271, 0x3333}, {0x1272, 0x3333}, {0x1330, 0x00DB},
+	{0x1203, 0xff00}, {0x1200, 0x7fc4}, {0x121d, 0x1006}, {0x121e, 0x03e8},
+	{0x121f, 0x02b3}, {0x1220, 0x028f}, {0x1221, 0x029b}, {0x1222, 0x0277},
+	{0x1223, 0x02b3}, {0x1224, 0x028f}, {0x1225, 0x029b}, {0x1226, 0x0277},
+	{0x1227, 0x00c0}, {0x1228, 0x00b4}, {0x122f, 0x00c0}, {0x1230, 0x00b4},
+	{0x1229, 0x0020}, {0x122a, 0x000c}, {0x1231, 0x0030}, {0x1232, 0x0024},
+	{0x0219, 0x0032}, {0x0200, 0x03e8}, {0x0201, 0x03e8}, {0x0202, 0x03e8},
+	{0x0203, 0x03e8}, {0x0204, 0x03e8}, {0x0205, 0x03e8}, {0x0206, 0x03e8},
+	{0x0207, 0x03e8}, {0x0218, 0x0032}, {0x0208, 0x029b}, {0x0209, 0x029b},
+	{0x020a, 0x029b}, {0x020b, 0x029b}, {0x020c, 0x029b}, {0x020d, 0x029b},
+	{0x020e, 0x029b}, {0x020f, 0x029b}, {0x0210, 0x029b}, {0x0211, 0x029b},
+	{0x0212, 0x029b}, {0x0213, 0x029b}, {0x0214, 0x029b}, {0x0215, 0x029b},
+	{0x0216, 0x029b}, {0x0217, 0x029b}, {0x0900, 0x0000}, {0x0901, 0x0000},
+	{0x0902, 0x0000}, {0x0903, 0x0000}, {0x0865, 0x3210}, {0x087b, 0x0000},
+	{0x087c, 0xff00}, {0x087d, 0x0000}, {0x087e, 0x0000}, {0x0801, 0x0100},
+	{0x0802, 0x0100}, {0x1700, 0x014C}, {0x0301, 0x00FF}, {0x12AA, 0x0096},
+	{0x133f, 0x0030}, {0x133e, 0x000e}, {0x221f, 0x0005}, {0x2200, 0x00C4},
+	{0x221f, 0x0000}, {0x2210, 0x05EF}, {0x2204, 0x05E1}, {0x2200, 0x1340},
+	{0x133f, 0x0010}, {0x20A0, 0x1940}, {0x20C0, 0x1940}, {0x20E0, 0x1940},
+};
+
+static const struct rtl8367_initval rtl8367_initvals_0_1[] = {
+	{0x133f, 0x0030}, {0x133e, 0x000e}, {0x221f, 0x0000}, {0x2215, 0x1006},
+	{0x221f, 0x0005}, {0x2200, 0x00c6}, {0x221f, 0x0007}, {0x221e, 0x0048},
+	{0x2215, 0x6412}, {0x2216, 0x6412}, {0x2217, 0x6412}, {0x2218, 0x6412},
+	{0x2219, 0x6412}, {0x221A, 0x6412}, {0x221f, 0x0001}, {0x220c, 0xdbf0},
+	{0x2209, 0x2576}, {0x2207, 0x287E}, {0x220A, 0x68E5}, {0x221D, 0x3DA4},
+	{0x221C, 0xE7F7}, {0x2214, 0x7F52}, {0x2218, 0x7FCE}, {0x2208, 0x04B7},
+	{0x2206, 0x4072}, {0x2210, 0xF05E}, {0x221B, 0xB414}, {0x221F, 0x0003},
+	{0x221A, 0x06A6}, {0x2210, 0xF05E}, {0x2213, 0x06EB}, {0x2212, 0xF4D2},
+	{0x220E, 0xE120}, {0x2200, 0x7C00}, {0x2202, 0x5FD0}, {0x220D, 0x0207},
+	{0x221f, 0x0002}, {0x2205, 0x0978}, {0x2202, 0x8C01}, {0x2207, 0x3620},
+	{0x221C, 0x0001}, {0x2203, 0x0420}, {0x2204, 0x80C8}, {0x133e, 0x0ede},
+	{0x221f, 0x0002}, {0x220c, 0x0073}, {0x220d, 0xEB65}, {0x220e, 0x51d1},
+	{0x220f, 0x5dcb}, {0x2210, 0x3044}, {0x2211, 0x1800}, {0x2212, 0x7E00},
+	{0x2213, 0x0000}, {0x133f, 0x0010}, {0x133e, 0x0ffe}, {0x207f, 0x0002},
+	{0x2074, 0x3D22}, {0x2075, 0x2000}, {0x2076, 0x6040}, {0x2077, 0x0000},
+	{0x2078, 0x0f0a}, {0x2079, 0x50AB}, {0x207a, 0x0000}, {0x207b, 0x0f0f},
+	{0x205f, 0x0002}, {0x2054, 0xFF00}, {0x2055, 0x000A}, {0x2056, 0x000A},
+	{0x2057, 0x0005}, {0x2058, 0x0005}, {0x2059, 0x0000}, {0x205A, 0x0005},
+	{0x205B, 0x0005}, {0x205C, 0x0005}, {0x209f, 0x0002}, {0x2094, 0x00AA},
+	{0x2095, 0x00AA}, {0x2096, 0x00AA}, {0x2097, 0x00AA}, {0x2098, 0x0055},
+	{0x2099, 0x00AA}, {0x209A, 0x00AA}, {0x209B, 0x00AA}, {0x1363, 0x8354},
+	{0x1270, 0x3333}, {0x1271, 0x3333}, {0x1272, 0x3333}, {0x1330, 0x00DB},
+	{0x1203, 0xff00}, {0x1200, 0x7fc4}, {0x121d, 0x1b06}, {0x121e, 0x07f0},
+	{0x121f, 0x0438}, {0x1220, 0x040f}, {0x1221, 0x040f}, {0x1222, 0x03eb},
+	{0x1223, 0x0438}, {0x1224, 0x040f}, {0x1225, 0x040f}, {0x1226, 0x03eb},
+	{0x1227, 0x0144}, {0x1228, 0x0138}, {0x122f, 0x0144}, {0x1230, 0x0138},
+	{0x1229, 0x0020}, {0x122a, 0x000c}, {0x1231, 0x0030}, {0x1232, 0x0024},
+	{0x0219, 0x0032}, {0x0200, 0x07d0}, {0x0201, 0x07d0}, {0x0202, 0x07d0},
+	{0x0203, 0x07d0}, {0x0204, 0x07d0}, {0x0205, 0x07d0}, {0x0206, 0x07d0},
+	{0x0207, 0x07d0}, {0x0218, 0x0032}, {0x0208, 0x0190}, {0x0209, 0x0190},
+	{0x020a, 0x0190}, {0x020b, 0x0190}, {0x020c, 0x0190}, {0x020d, 0x0190},
+	{0x020e, 0x0190}, {0x020f, 0x0190}, {0x0210, 0x0190}, {0x0211, 0x0190},
+	{0x0212, 0x0190}, {0x0213, 0x0190}, {0x0214, 0x0190}, {0x0215, 0x0190},
+	{0x0216, 0x0190}, {0x0217, 0x0190}, {0x0900, 0x0000}, {0x0901, 0x0000},
+	{0x0902, 0x0000}, {0x0903, 0x0000}, {0x0865, 0x3210}, {0x087b, 0x0000},
+	{0x087c, 0xff00}, {0x087d, 0x0000}, {0x087e, 0x0000}, {0x0801, 0x0100},
+	{0x0802, 0x0100}, {0x1700, 0x0125}, {0x0301, 0x00FF}, {0x12AA, 0x0096},
+	{0x133f, 0x0030}, {0x133e, 0x000e}, {0x221f, 0x0005}, {0x2200, 0x00C4},
+	{0x221f, 0x0000}, {0x2210, 0x05EF}, {0x2204, 0x05E1}, {0x2200, 0x1340},
+	{0x133f, 0x0010},
+};
+
+static const struct rtl8367_initval rtl8367_initvals_1_0[] = {
+	{0x1B24, 0x0000}, {0x1B25, 0x0000}, {0x1B26, 0x0000}, {0x1B27, 0x0000},
+	{0x207F, 0x0002}, {0x2079, 0x0200}, {0x207F, 0x0000}, {0x133F, 0x0030},
+	{0x133E, 0x000E}, {0x221F, 0x0005}, {0x2201, 0x0700}, {0x2205, 0x8B82},
+	{0x2206, 0x05CB}, {0x221F, 0x0002}, {0x2204, 0x80C2}, {0x2205, 0x0938},
+	{0x221F, 0x0003}, {0x2212, 0xC4D2}, {0x220D, 0x0207}, {0x221F, 0x0001},
+	{0x2207, 0x267E}, {0x221C, 0xE5F7}, {0x221B, 0x0424}, {0x221F, 0x0007},
+	{0x221E, 0x0040}, {0x2218, 0x0000}, {0x221F, 0x0007}, {0x221E, 0x002C},
+	{0x2218, 0x008B}, {0x221F, 0x0005}, {0x2205, 0xFFF6}, {0x2206, 0x0080},
+	{0x2205, 0x8000}, {0x2206, 0xF8E0}, {0x2206, 0xE000}, {0x2206, 0xE1E0},
+	{0x2206, 0x01AC}, {0x2206, 0x2408}, {0x2206, 0xE08B}, {0x2206, 0x84F7},
+	{0x2206, 0x20E4}, {0x2206, 0x8B84}, {0x2206, 0xFC05}, {0x2206, 0xF8FA},
+	{0x2206, 0xEF69}, {0x2206, 0xE08B}, {0x2206, 0x86AC}, {0x2206, 0x201A},
+	{0x2206, 0xBF80}, {0x2206, 0x59D0}, {0x2206, 0x2402}, {0x2206, 0x803D},
+	{0x2206, 0xE0E0}, {0x2206, 0xE4E1}, {0x2206, 0xE0E5}, {0x2206, 0x5806},
+	{0x2206, 0x68C0}, {0x2206, 0xD1D2}, {0x2206, 0xE4E0}, {0x2206, 0xE4E5},
+	{0x2206, 0xE0E5}, {0x2206, 0xEF96}, {0x2206, 0xFEFC}, {0x2206, 0x05FB},
+	{0x2206, 0x0BFB}, {0x2206, 0x58FF}, {0x2206, 0x9E11}, {0x2206, 0x06F0},
+	{0x2206, 0x0C81}, {0x2206, 0x8AE0}, {0x2206, 0x0019}, {0x2206, 0x1B89},
+	{0x2206, 0xCFEB}, {0x2206, 0x19EB}, {0x2206, 0x19B0}, {0x2206, 0xEFFF},
+	{0x2206, 0x0BFF}, {0x2206, 0x0425}, {0x2206, 0x0807}, {0x2206, 0x2640},
+	{0x2206, 0x7227}, {0x2206, 0x267E}, {0x2206, 0x2804}, {0x2206, 0xB729},
+	{0x2206, 0x2576}, {0x2206, 0x2A68}, {0x2206, 0xE52B}, {0x2206, 0xAD00},
+	{0x2206, 0x2CDB}, {0x2206, 0xF02D}, {0x2206, 0x67BB}, {0x2206, 0x2E7B},
+	{0x2206, 0x0F2F}, {0x2206, 0x7365}, {0x2206, 0x31AC}, {0x2206, 0xCC32},
+	{0x2206, 0x2300}, {0x2206, 0x332D}, {0x2206, 0x1734}, {0x2206, 0x7F52},
+	{0x2206, 0x3510}, {0x2206, 0x0036}, {0x2206, 0x0600}, {0x2206, 0x370C},
+	{0x2206, 0xC038}, {0x2206, 0x7FCE}, {0x2206, 0x3CE5}, {0x2206, 0xF73D},
+	{0x2206, 0x3DA4}, {0x2206, 0x6530}, {0x2206, 0x3E67}, {0x2206, 0x0053},
+	{0x2206, 0x69D2}, {0x2206, 0x0F6A}, {0x2206, 0x012C}, {0x2206, 0x6C2B},
+	{0x2206, 0x136E}, {0x2206, 0xE100}, {0x2206, 0x6F12}, {0x2206, 0xF771},
+	{0x2206, 0x006B}, {0x2206, 0x7306}, {0x2206, 0xEB74}, {0x2206, 0x94C7},
+	{0x2206, 0x7698}, {0x2206, 0x0A77}, {0x2206, 0x5000}, {0x2206, 0x788A},
+	{0x2206, 0x1579}, {0x2206, 0x7F6F}, {0x2206, 0x7A06}, {0x2206, 0xA600},
+	{0x2205, 0x8B90}, {0x2206, 0x8000}, {0x2205, 0x8B92}, {0x2206, 0x8000},
+	{0x2205, 0x8B94}, {0x2206, 0x8014}, {0x2208, 0xFFFA}, {0x2202, 0x3C65},
+	{0x2205, 0xFFF6}, {0x2206, 0x00F7}, {0x221F, 0x0000}, {0x221F, 0x0007},
+	{0x221E, 0x0042}, {0x2218, 0x0000}, {0x221E, 0x002D}, {0x2218, 0xF010},
+	{0x221E, 0x0020}, {0x2215, 0x0000}, {0x221E, 0x0023}, {0x2216, 0x8000},
+	{0x221F, 0x0000}, {0x133F, 0x0010}, {0x133E, 0x0FFE}, {0x1362, 0x0115},
+	{0x1363, 0x0002}, {0x1363, 0x0000}, {0x1306, 0x000C}, {0x1307, 0x000C},
+	{0x1303, 0x0067}, {0x1304, 0x4444}, {0x1203, 0xFF00}, {0x1200, 0x7FC4},
+	{0x121D, 0x7D16}, {0x121E, 0x03E8}, {0x121F, 0x024E}, {0x1220, 0x0230},
+	{0x1221, 0x0244}, {0x1222, 0x0226}, {0x1223, 0x024E}, {0x1224, 0x0230},
+	{0x1225, 0x0244}, {0x1226, 0x0226}, {0x1227, 0x00C0}, {0x1228, 0x00B4},
+	{0x122F, 0x00C0}, {0x1230, 0x00B4}, {0x0208, 0x03E8}, {0x0209, 0x03E8},
+	{0x020A, 0x03E8}, {0x020B, 0x03E8}, {0x020C, 0x03E8}, {0x020D, 0x03E8},
+	{0x020E, 0x03E8}, {0x020F, 0x03E8}, {0x0210, 0x03E8}, {0x0211, 0x03E8},
+	{0x0212, 0x03E8}, {0x0213, 0x03E8}, {0x0214, 0x03E8}, {0x0215, 0x03E8},
+	{0x0216, 0x03E8}, {0x0217, 0x03E8}, {0x0900, 0x0000}, {0x0901, 0x0000},
+	{0x0902, 0x0000}, {0x0903, 0x0000}, {0x0865, 0x3210}, {0x087B, 0x0000},
+	{0x087C, 0xFF00}, {0x087D, 0x0000}, {0x087E, 0x0000}, {0x0801, 0x0100},
+	{0x0802, 0x0100}, {0x0A20, 0x2040}, {0x0A21, 0x2040}, {0x0A22, 0x2040},
+	{0x0A23, 0x2040}, {0x0A24, 0x2040}, {0x0A28, 0x2040}, {0x0A29, 0x2040},
+	{0x133F, 0x0030}, {0x133E, 0x000E}, {0x221F, 0x0000}, {0x2200, 0x1340},
+	{0x221F, 0x0000}, {0x133F, 0x0010}, {0x133E, 0x0FFE}, {0x20A0, 0x1940},
+	{0x20C0, 0x1940}, {0x20E0, 0x1940}, {0x130c, 0x0050},
+};
+
+static const struct rtl8367_initval rtl8367_initvals_1_1[] = {
+	{0x1B24, 0x0000}, {0x1B25, 0x0000}, {0x1B26, 0x0000}, {0x1B27, 0x0000},
+	{0x207F, 0x0002}, {0x2079, 0x0200}, {0x207F, 0x0000}, {0x133F, 0x0030},
+	{0x133E, 0x000E}, {0x221F, 0x0005}, {0x2201, 0x0700}, {0x2205, 0x8B82},
+	{0x2206, 0x05CB}, {0x221F, 0x0002}, {0x2204, 0x80C2}, {0x2205, 0x0938},
+	{0x221F, 0x0003}, {0x2212, 0xC4D2}, {0x220D, 0x0207}, {0x221F, 0x0001},
+	{0x2207, 0x267E}, {0x221C, 0xE5F7}, {0x221B, 0x0424}, {0x221F, 0x0007},
+	{0x221E, 0x0040}, {0x2218, 0x0000}, {0x221F, 0x0007}, {0x221E, 0x002C},
+	{0x2218, 0x008B}, {0x221F, 0x0005}, {0x2205, 0xFFF6}, {0x2206, 0x0080},
+	{0x2205, 0x8000}, {0x2206, 0xF8E0}, {0x2206, 0xE000}, {0x2206, 0xE1E0},
+	{0x2206, 0x01AC}, {0x2206, 0x2408}, {0x2206, 0xE08B}, {0x2206, 0x84F7},
+	{0x2206, 0x20E4}, {0x2206, 0x8B84}, {0x2206, 0xFC05}, {0x2206, 0xF8FA},
+	{0x2206, 0xEF69}, {0x2206, 0xE08B}, {0x2206, 0x86AC}, {0x2206, 0x201A},
+	{0x2206, 0xBF80}, {0x2206, 0x59D0}, {0x2206, 0x2402}, {0x2206, 0x803D},
+	{0x2206, 0xE0E0}, {0x2206, 0xE4E1}, {0x2206, 0xE0E5}, {0x2206, 0x5806},
+	{0x2206, 0x68C0}, {0x2206, 0xD1D2}, {0x2206, 0xE4E0}, {0x2206, 0xE4E5},
+	{0x2206, 0xE0E5}, {0x2206, 0xEF96}, {0x2206, 0xFEFC}, {0x2206, 0x05FB},
+	{0x2206, 0x0BFB}, {0x2206, 0x58FF}, {0x2206, 0x9E11}, {0x2206, 0x06F0},
+	{0x2206, 0x0C81}, {0x2206, 0x8AE0}, {0x2206, 0x0019}, {0x2206, 0x1B89},
+	{0x2206, 0xCFEB}, {0x2206, 0x19EB}, {0x2206, 0x19B0}, {0x2206, 0xEFFF},
+	{0x2206, 0x0BFF}, {0x2206, 0x0425}, {0x2206, 0x0807}, {0x2206, 0x2640},
+	{0x2206, 0x7227}, {0x2206, 0x267E}, {0x2206, 0x2804}, {0x2206, 0xB729},
+	{0x2206, 0x2576}, {0x2206, 0x2A68}, {0x2206, 0xE52B}, {0x2206, 0xAD00},
+	{0x2206, 0x2CDB}, {0x2206, 0xF02D}, {0x2206, 0x67BB}, {0x2206, 0x2E7B},
+	{0x2206, 0x0F2F}, {0x2206, 0x7365}, {0x2206, 0x31AC}, {0x2206, 0xCC32},
+	{0x2206, 0x2300}, {0x2206, 0x332D}, {0x2206, 0x1734}, {0x2206, 0x7F52},
+	{0x2206, 0x3510}, {0x2206, 0x0036}, {0x2206, 0x0600}, {0x2206, 0x370C},
+	{0x2206, 0xC038}, {0x2206, 0x7FCE}, {0x2206, 0x3CE5}, {0x2206, 0xF73D},
+	{0x2206, 0x3DA4}, {0x2206, 0x6530}, {0x2206, 0x3E67}, {0x2206, 0x0053},
+	{0x2206, 0x69D2}, {0x2206, 0x0F6A}, {0x2206, 0x012C}, {0x2206, 0x6C2B},
+	{0x2206, 0x136E}, {0x2206, 0xE100}, {0x2206, 0x6F12}, {0x2206, 0xF771},
+	{0x2206, 0x006B}, {0x2206, 0x7306}, {0x2206, 0xEB74}, {0x2206, 0x94C7},
+	{0x2206, 0x7698}, {0x2206, 0x0A77}, {0x2206, 0x5000}, {0x2206, 0x788A},
+	{0x2206, 0x1579}, {0x2206, 0x7F6F}, {0x2206, 0x7A06}, {0x2206, 0xA600},
+	{0x2205, 0x8B90}, {0x2206, 0x8000}, {0x2205, 0x8B92}, {0x2206, 0x8000},
+	{0x2205, 0x8B94}, {0x2206, 0x8014}, {0x2208, 0xFFFA}, {0x2202, 0x3C65},
+	{0x2205, 0xFFF6}, {0x2206, 0x00F7}, {0x221F, 0x0000}, {0x221F, 0x0007},
+	{0x221E, 0x0042}, {0x2218, 0x0000}, {0x221E, 0x002D}, {0x2218, 0xF010},
+	{0x221E, 0x0020}, {0x2215, 0x0000}, {0x221E, 0x0023}, {0x2216, 0x8000},
+	{0x221F, 0x0000}, {0x133F, 0x0010}, {0x133E, 0x0FFE}, {0x1362, 0x0115},
+	{0x1363, 0x0002}, {0x1363, 0x0000}, {0x1306, 0x000C}, {0x1307, 0x000C},
+	{0x1303, 0x0067}, {0x1304, 0x4444}, {0x1203, 0xFF00}, {0x1200, 0x7FC4},
+	{0x0900, 0x0000}, {0x0901, 0x0000}, {0x0902, 0x0000}, {0x0903, 0x0000},
+	{0x0865, 0x3210}, {0x087B, 0x0000}, {0x087C, 0xFF00}, {0x087D, 0x0000},
+	{0x087E, 0x0000}, {0x0801, 0x0100}, {0x0802, 0x0100}, {0x0A20, 0x2040},
+	{0x0A21, 0x2040}, {0x0A22, 0x2040}, {0x0A23, 0x2040}, {0x0A24, 0x2040},
+	{0x0A25, 0x2040}, {0x0A26, 0x2040}, {0x0A27, 0x2040}, {0x0A28, 0x2040},
+	{0x0A29, 0x2040}, {0x133F, 0x0030}, {0x133E, 0x000E}, {0x221F, 0x0000},
+	{0x2200, 0x1340}, {0x221F, 0x0000}, {0x133F, 0x0010}, {0x133E, 0x0FFE},
+	{0x1B03, 0x0876},
+};
+
+static const struct rtl8367_initval rtl8367_initvals_2_0[] = {
+	{0x1b24, 0x0000}, {0x1b25, 0x0000}, {0x1b26, 0x0000}, {0x1b27, 0x0000},
+	{0x133f, 0x0030}, {0x133e, 0x000e}, {0x221f, 0x0007}, {0x221e, 0x0048},
+	{0x2219, 0x4012}, {0x221f, 0x0003}, {0x2201, 0x3554}, {0x2202, 0x63e8},
+	{0x2203, 0x99c2}, {0x2204, 0x0113}, {0x2205, 0x303e}, {0x220d, 0x0207},
+	{0x220e, 0xe100}, {0x221f, 0x0007}, {0x221e, 0x0040}, {0x2218, 0x0000},
+	{0x221f, 0x0007}, {0x221e, 0x002c}, {0x2218, 0x008b}, {0x221f, 0x0005},
+	{0x2205, 0xfff6}, {0x2206, 0x0080}, {0x221f, 0x0005}, {0x2205, 0x8000},
+	{0x2206, 0x0280}, {0x2206, 0x2bf7}, {0x2206, 0x00e0}, {0x2206, 0xfff7},
+	{0x2206, 0xa080}, {0x2206, 0x02ae}, {0x2206, 0xf602}, {0x2206, 0x804e},
+	{0x2206, 0x0201}, {0x2206, 0x5002}, {0x2206, 0x0163}, {0x2206, 0x0201},
+	{0x2206, 0x79e0}, {0x2206, 0x8b8c}, {0x2206, 0xe18b}, {0x2206, 0x8d1e},
+	{0x2206, 0x01e1}, {0x2206, 0x8b8e}, {0x2206, 0x1e01}, {0x2206, 0xa000},
+	{0x2206, 0xe4ae}, {0x2206, 0xd8bf}, {0x2206, 0x8b88}, {0x2206, 0xec00},
+	{0x2206, 0x19a9}, {0x2206, 0x8b90}, {0x2206, 0xf9ee}, {0x2206, 0xfff6},
+	{0x2206, 0x00ee}, {0x2206, 0xfff7}, {0x2206, 0xfce0}, {0x2206, 0xe140},
+	{0x2206, 0xe1e1}, {0x2206, 0x41f7}, {0x2206, 0x2ff6}, {0x2206, 0x28e4},
+	{0x2206, 0xe140}, {0x2206, 0xe5e1}, {0x2206, 0x4104}, {0x2206, 0xf8fa},
+	{0x2206, 0xef69}, {0x2206, 0xe08b}, {0x2206, 0x86ac}, {0x2206, 0x201a},
+	{0x2206, 0xbf80}, {0x2206, 0x77d0}, {0x2206, 0x6c02}, {0x2206, 0x2978},
+	{0x2206, 0xe0e0}, {0x2206, 0xe4e1}, {0x2206, 0xe0e5}, {0x2206, 0x5806},
+	{0x2206, 0x68c0}, {0x2206, 0xd1d2}, {0x2206, 0xe4e0}, {0x2206, 0xe4e5},
+	{0x2206, 0xe0e5}, {0x2206, 0xef96}, {0x2206, 0xfefc}, {0x2206, 0x0425},
+	{0x2206, 0x0807}, {0x2206, 0x2640}, {0x2206, 0x7227}, {0x2206, 0x267e},
+	{0x2206, 0x2804}, {0x2206, 0xb729}, {0x2206, 0x2576}, {0x2206, 0x2a68},
+	{0x2206, 0xe52b}, {0x2206, 0xad00}, {0x2206, 0x2cdb}, {0x2206, 0xf02d},
+	{0x2206, 0x67bb}, {0x2206, 0x2e7b}, {0x2206, 0x0f2f}, {0x2206, 0x7365},
+	{0x2206, 0x31ac}, {0x2206, 0xcc32}, {0x2206, 0x2300}, {0x2206, 0x332d},
+	{0x2206, 0x1734}, {0x2206, 0x7f52}, {0x2206, 0x3510}, {0x2206, 0x0036},
+	{0x2206, 0x0600}, {0x2206, 0x370c}, {0x2206, 0xc038}, {0x2206, 0x7fce},
+	{0x2206, 0x3ce5}, {0x2206, 0xf73d}, {0x2206, 0x3da4}, {0x2206, 0x6530},
+	{0x2206, 0x3e67}, {0x2206, 0x0053}, {0x2206, 0x69d2}, {0x2206, 0x0f6a},
+	{0x2206, 0x012c}, {0x2206, 0x6c2b}, {0x2206, 0x136e}, {0x2206, 0xe100},
+	{0x2206, 0x6f12}, {0x2206, 0xf771}, {0x2206, 0x006b}, {0x2206, 0x7306},
+	{0x2206, 0xeb74}, {0x2206, 0x94c7}, {0x2206, 0x7698}, {0x2206, 0x0a77},
+	{0x2206, 0x5000}, {0x2206, 0x788a}, {0x2206, 0x1579}, {0x2206, 0x7f6f},
+	{0x2206, 0x7a06}, {0x2206, 0xa600}, {0x2201, 0x0701}, {0x2200, 0x0405},
+	{0x221f, 0x0000}, {0x2200, 0x1340}, {0x221f, 0x0000}, {0x133f, 0x0010},
+	{0x133e, 0x0ffe}, {0x1203, 0xff00}, {0x1200, 0x7fc4}, {0x121d, 0x7D16},
+	{0x121e, 0x03e8}, {0x121f, 0x024e}, {0x1220, 0x0230}, {0x1221, 0x0244},
+	{0x1222, 0x0226}, {0x1223, 0x024e}, {0x1224, 0x0230}, {0x1225, 0x0244},
+	{0x1226, 0x0226}, {0x1227, 0x00c0}, {0x1228, 0x00b4}, {0x122f, 0x00c0},
+	{0x1230, 0x00b4}, {0x0208, 0x03e8}, {0x0209, 0x03e8}, {0x020a, 0x03e8},
+	{0x020b, 0x03e8}, {0x020c, 0x03e8}, {0x020d, 0x03e8}, {0x020e, 0x03e8},
+	{0x020f, 0x03e8}, {0x0210, 0x03e8}, {0x0211, 0x03e8}, {0x0212, 0x03e8},
+	{0x0213, 0x03e8}, {0x0214, 0x03e8}, {0x0215, 0x03e8}, {0x0216, 0x03e8},
+	{0x0217, 0x03e8}, {0x0900, 0x0000}, {0x0901, 0x0000}, {0x0902, 0x0000},
+	{0x0903, 0x0000}, {0x0865, 0x3210}, {0x087b, 0x0000}, {0x087c, 0xff00},
+	{0x087d, 0x0000}, {0x087e, 0x0000}, {0x0801, 0x0100}, {0x0802, 0x0100},
+	{0x0A20, 0x2040}, {0x0A21, 0x2040}, {0x0A22, 0x2040}, {0x0A23, 0x2040},
+	{0x0A24, 0x2040}, {0x0A28, 0x2040}, {0x0A29, 0x2040}, {0x20A0, 0x1940},
+	{0x20C0, 0x1940}, {0x20E0, 0x1940}, {0x130c, 0x0050},
+};
+
+static const struct rtl8367_initval rtl8367_initvals_2_1[] = {
+	{0x1b24, 0x0000}, {0x1b25, 0x0000}, {0x1b26, 0x0000}, {0x1b27, 0x0000},
+	{0x133f, 0x0030}, {0x133e, 0x000e}, {0x221f, 0x0007}, {0x221e, 0x0048},
+	{0x2219, 0x4012}, {0x221f, 0x0003}, {0x2201, 0x3554}, {0x2202, 0x63e8},
+	{0x2203, 0x99c2}, {0x2204, 0x0113}, {0x2205, 0x303e}, {0x220d, 0x0207},
+	{0x220e, 0xe100}, {0x221f, 0x0007}, {0x221e, 0x0040}, {0x2218, 0x0000},
+	{0x221f, 0x0007}, {0x221e, 0x002c}, {0x2218, 0x008b}, {0x221f, 0x0005},
+	{0x2205, 0xfff6}, {0x2206, 0x0080}, {0x221f, 0x0005}, {0x2205, 0x8000},
+	{0x2206, 0x0280}, {0x2206, 0x2bf7}, {0x2206, 0x00e0}, {0x2206, 0xfff7},
+	{0x2206, 0xa080}, {0x2206, 0x02ae}, {0x2206, 0xf602}, {0x2206, 0x804e},
+	{0x2206, 0x0201}, {0x2206, 0x5002}, {0x2206, 0x0163}, {0x2206, 0x0201},
+	{0x2206, 0x79e0}, {0x2206, 0x8b8c}, {0x2206, 0xe18b}, {0x2206, 0x8d1e},
+	{0x2206, 0x01e1}, {0x2206, 0x8b8e}, {0x2206, 0x1e01}, {0x2206, 0xa000},
+	{0x2206, 0xe4ae}, {0x2206, 0xd8bf}, {0x2206, 0x8b88}, {0x2206, 0xec00},
+	{0x2206, 0x19a9}, {0x2206, 0x8b90}, {0x2206, 0xf9ee}, {0x2206, 0xfff6},
+	{0x2206, 0x00ee}, {0x2206, 0xfff7}, {0x2206, 0xfce0}, {0x2206, 0xe140},
+	{0x2206, 0xe1e1}, {0x2206, 0x41f7}, {0x2206, 0x2ff6}, {0x2206, 0x28e4},
+	{0x2206, 0xe140}, {0x2206, 0xe5e1}, {0x2206, 0x4104}, {0x2206, 0xf8fa},
+	{0x2206, 0xef69}, {0x2206, 0xe08b}, {0x2206, 0x86ac}, {0x2206, 0x201a},
+	{0x2206, 0xbf80}, {0x2206, 0x77d0}, {0x2206, 0x6c02}, {0x2206, 0x2978},
+	{0x2206, 0xe0e0}, {0x2206, 0xe4e1}, {0x2206, 0xe0e5}, {0x2206, 0x5806},
+	{0x2206, 0x68c0}, {0x2206, 0xd1d2}, {0x2206, 0xe4e0}, {0x2206, 0xe4e5},
+	{0x2206, 0xe0e5}, {0x2206, 0xef96}, {0x2206, 0xfefc}, {0x2206, 0x0425},
+	{0x2206, 0x0807}, {0x2206, 0x2640}, {0x2206, 0x7227}, {0x2206, 0x267e},
+	{0x2206, 0x2804}, {0x2206, 0xb729}, {0x2206, 0x2576}, {0x2206, 0x2a68},
+	{0x2206, 0xe52b}, {0x2206, 0xad00}, {0x2206, 0x2cdb}, {0x2206, 0xf02d},
+	{0x2206, 0x67bb}, {0x2206, 0x2e7b}, {0x2206, 0x0f2f}, {0x2206, 0x7365},
+	{0x2206, 0x31ac}, {0x2206, 0xcc32}, {0x2206, 0x2300}, {0x2206, 0x332d},
+	{0x2206, 0x1734}, {0x2206, 0x7f52}, {0x2206, 0x3510}, {0x2206, 0x0036},
+	{0x2206, 0x0600}, {0x2206, 0x370c}, {0x2206, 0xc038}, {0x2206, 0x7fce},
+	{0x2206, 0x3ce5}, {0x2206, 0xf73d}, {0x2206, 0x3da4}, {0x2206, 0x6530},
+	{0x2206, 0x3e67}, {0x2206, 0x0053}, {0x2206, 0x69d2}, {0x2206, 0x0f6a},
+	{0x2206, 0x012c}, {0x2206, 0x6c2b}, {0x2206, 0x136e}, {0x2206, 0xe100},
+	{0x2206, 0x6f12}, {0x2206, 0xf771}, {0x2206, 0x006b}, {0x2206, 0x7306},
+	{0x2206, 0xeb74}, {0x2206, 0x94c7}, {0x2206, 0x7698}, {0x2206, 0x0a77},
+	{0x2206, 0x5000}, {0x2206, 0x788a}, {0x2206, 0x1579}, {0x2206, 0x7f6f},
+	{0x2206, 0x7a06}, {0x2206, 0xa600}, {0x2201, 0x0701}, {0x2200, 0x0405},
+	{0x221f, 0x0000}, {0x2200, 0x1340}, {0x221f, 0x0000}, {0x133f, 0x0010},
+	{0x133e, 0x0ffe}, {0x1203, 0xff00}, {0x1200, 0x7fc4}, {0x0900, 0x0000},
+	{0x0901, 0x0000}, {0x0902, 0x0000}, {0x0903, 0x0000}, {0x0865, 0x3210},
+	{0x087b, 0x0000}, {0x087c, 0xff00}, {0x087d, 0x0000}, {0x087e, 0x0000},
+	{0x0801, 0x0100}, {0x0802, 0x0100}, {0x0A20, 0x2040}, {0x0A21, 0x2040},
+	{0x0A22, 0x2040}, {0x0A23, 0x2040}, {0x0A24, 0x2040}, {0x0A25, 0x2040},
+	{0x0A26, 0x2040}, {0x0A27, 0x2040}, {0x0A28, 0x2040}, {0x0A29, 0x2040},
+	{0x130c, 0x0050},
+};
+
+static int rtl8367_write_initvals(struct rtl8366_smi *smi,
+				  const struct rtl8367_initval *initvals,
+				  int count)
+{
+	int err;
+	int i;
+
+	for (i = 0; i < count; i++)
+		REG_WR(smi, initvals[i].reg, initvals[i].val);
+
+	return 0;
+}
+
+static int rtl8367_read_phy_reg(struct rtl8366_smi *smi,
+				u32 phy_addr, u32 phy_reg, u32 *val)
+{
+	int timeout;
+	u32 data;
+	int err;
+
+	if (phy_addr > RTL8367_PHY_ADDR_MAX)
+		return -EINVAL;
+
+	if (phy_reg > RTL8367_PHY_REG_MAX)
+		return -EINVAL;
+
+	REG_RD(smi, RTL8367_IA_STATUS_REG, &data);
+	if (data & RTL8367_IA_STATUS_PHY_BUSY)
+		return -ETIMEDOUT;
+
+	/* prepare address */
+	REG_WR(smi, RTL8367_IA_ADDRESS_REG,
+	       RTL8367_INTERNAL_PHY_REG(phy_addr, phy_reg));
+
+	/* send read command */
+	REG_WR(smi, RTL8367_IA_CTRL_REG,
+	       RTL8367_IA_CTRL_CMD_MASK | RTL8367_IA_CTRL_RW_READ);
+
+	timeout = 5;
+	do {
+		REG_RD(smi, RTL8367_IA_STATUS_REG, &data);
+		if ((data & RTL8367_IA_STATUS_PHY_BUSY) == 0)
+			break;
+
+		if (timeout--) {
+			dev_err(smi->parent, "phy read timed out\n");
+			return -ETIMEDOUT;
+		}
+
+		udelay(1);
+	} while (1);
+
+	/* read data */
+	REG_RD(smi, RTL8367_IA_READ_DATA_REG, val);
+
+	dev_dbg(smi->parent, "phy_read: addr:%02x, reg:%02x, val:%04x\n",
+		phy_addr, phy_reg, *val);
+	return 0;
+}
+
+static int rtl8367_write_phy_reg(struct rtl8366_smi *smi,
+				 u32 phy_addr, u32 phy_reg, u32 val)
+{
+	int timeout;
+	u32 data;
+	int err;
+
+	dev_dbg(smi->parent, "phy_write: addr:%02x, reg:%02x, val:%04x\n",
+		phy_addr, phy_reg, val);
+
+	if (phy_addr > RTL8367_PHY_ADDR_MAX)
+		return -EINVAL;
+
+	if (phy_reg > RTL8367_PHY_REG_MAX)
+		return -EINVAL;
+
+	REG_RD(smi, RTL8367_IA_STATUS_REG, &data);
+	if (data & RTL8367_IA_STATUS_PHY_BUSY)
+		return -ETIMEDOUT;
+
+	/* preapre data */
+	REG_WR(smi, RTL8367_IA_WRITE_DATA_REG, val);
+
+	/* prepare address */
+	REG_WR(smi, RTL8367_IA_ADDRESS_REG,
+	       RTL8367_INTERNAL_PHY_REG(phy_addr, phy_reg));
+
+	/* send write command */
+	REG_WR(smi, RTL8367_IA_CTRL_REG,
+	       RTL8367_IA_CTRL_CMD_MASK | RTL8367_IA_CTRL_RW_WRITE);
+
+	timeout = 5;
+	do {
+		REG_RD(smi, RTL8367_IA_STATUS_REG, &data);
+		if ((data & RTL8367_IA_STATUS_PHY_BUSY) == 0)
+			break;
+
+		if (timeout--) {
+			dev_err(smi->parent, "phy write timed out\n");
+			return -ETIMEDOUT;
+		}
+
+		udelay(1);
+	} while (1);
+
+	return 0;
+}
+
+static int rtl8367_init_regs0(struct rtl8366_smi *smi, unsigned mode)
+{
+	const struct rtl8367_initval *initvals;
+	int count;
+	int err;
+
+	switch (mode) {
+	case 0:
+		initvals = rtl8367_initvals_0_0;
+		count = ARRAY_SIZE(rtl8367_initvals_0_0);
+		break;
+
+	case 1:
+	case 2:
+		initvals = rtl8367_initvals_0_1;
+		count = ARRAY_SIZE(rtl8367_initvals_0_1);
+		break;
+
+	default:
+		dev_err(smi->parent, "%s: unknow mode %u\n", __func__, mode);
+		return -ENODEV;
+	}
+
+	err = rtl8367_write_initvals(smi, initvals, count);
+	if (err)
+		return err;
+
+	/* TODO: complete this */
+
+	return 0;
+}
+
+static int rtl8367_init_regs1(struct rtl8366_smi *smi, unsigned mode)
+{
+	const struct rtl8367_initval *initvals;
+	int count;
+
+	switch (mode) {
+	case 0:
+		initvals = rtl8367_initvals_1_0;
+		count = ARRAY_SIZE(rtl8367_initvals_1_0);
+		break;
+
+	case 1:
+	case 2:
+		initvals = rtl8367_initvals_1_1;
+		count = ARRAY_SIZE(rtl8367_initvals_1_1);
+		break;
+
+	default:
+		dev_err(smi->parent, "%s: unknow mode %u\n", __func__, mode);
+		return -ENODEV;
+	}
+
+	return rtl8367_write_initvals(smi, initvals, count);
+}
+
+static int rtl8367_init_regs2(struct rtl8366_smi *smi, unsigned mode)
+{
+	const struct rtl8367_initval *initvals;
+	int count;
+
+	switch (mode) {
+	case 0:
+		initvals = rtl8367_initvals_2_0;
+		count = ARRAY_SIZE(rtl8367_initvals_2_0);
+		break;
+
+	case 1:
+	case 2:
+		initvals = rtl8367_initvals_2_1;
+		count = ARRAY_SIZE(rtl8367_initvals_2_1);
+		break;
+
+	default:
+		dev_err(smi->parent, "%s: unknow mode %u\n", __func__, mode);
+		return -ENODEV;
+	}
+
+	return rtl8367_write_initvals(smi, initvals, count);
+}
+
+static int rtl8367_init_regs(struct rtl8366_smi *smi)
+{
+	u32 data;
+	u32 rlvid;
+	u32 mode;
+	int err;
+
+	REG_WR(smi, RTL8367_RTL_MAGIC_ID_REG, RTL8367_RTL_MAGIC_ID_VAL);
+
+	REG_RD(smi, RTL8367_CHIP_VER_REG, &data);
+	rlvid = (data >> RTL8367_CHIP_VER_RLVID_SHIFT) &
+		RTL8367_CHIP_VER_RLVID_MASK;
+
+	REG_RD(smi, RTL8367_CHIP_MODE_REG, &data);
+	mode = data & RTL8367_CHIP_MODE_MASK;
+
+	switch (rlvid) {
+	case 0:
+		err = rtl8367_init_regs0(smi, mode);
+		break;
+
+	case 1:
+		err = rtl8367_write_phy_reg(smi, 0, 31, 5);
+		if (err)
+			break;
+
+		err = rtl8367_write_phy_reg(smi, 0, 5, 0x3ffe);
+		if (err)
+			break;
+
+		err = rtl8367_read_phy_reg(smi, 0, 6, &data);
+		if (err)
+			break;
+
+		if (data == 0x94eb) {
+			err = rtl8367_init_regs1(smi, mode);
+		} else if (data == 0x2104) {
+			err = rtl8367_init_regs2(smi, mode);
+		} else {
+			dev_err(smi->parent, "unknow phy data %04x\n", data);
+			return -ENODEV;
+		}
+
+		break;
+
+	default:
+		dev_err(smi->parent, "unknow rlvid %u\n", rlvid);
+		err = -ENODEV;
+		break;
+	}
+
+	return err;
+}
+
+static int rtl8367_reset_chip(struct rtl8366_smi *smi)
+{
+	int timeout = 10;
+	int err;
+	u32 data;
+
+	REG_WR(smi, RTL8367_CHIP_RESET_REG, RTL8367_CHIP_RESET_HW);
+	msleep(RTL8367_RESET_DELAY);
+
+	do {
+		REG_RD(smi, RTL8367_CHIP_RESET_REG, &data);
+		if (!(data & RTL8367_CHIP_RESET_HW))
+			break;
+
+		msleep(1);
+	} while (--timeout);
+
+	if (!timeout) {
+		dev_err(smi->parent, "chip reset timed out\n");
+		return -ETIMEDOUT;
+	}
+
+	return 0;
+}
+
+static int rtl8367_extif_set_mode(struct rtl8366_smi *smi, int id,
+				  enum rtl8367_extif_mode mode)
+{
+	int err;
+
+	/* set port mode */
+	switch (mode) {
+	case RTL8367_EXTIF_MODE_RGMII:
+	case RTL8367_EXTIF_MODE_RGMII_33V:
+		REG_WR(smi, RTL8367_CHIP_DEBUG0_REG, 0x0367);
+		REG_WR(smi, RTL8367_CHIP_DEBUG1_REG, 0x7777);
+		break;
+
+	case RTL8367_EXTIF_MODE_TMII_MAC:
+	case RTL8367_EXTIF_MODE_TMII_PHY:
+		REG_RMW(smi, RTL8367_BYPASS_LINE_RATE_REG,
+			BIT((id + 1) % 2), BIT((id + 1) % 2));
+		break;
+
+	case RTL8367_EXTIF_MODE_GMII:
+		REG_RMW(smi, RTL8367_CHIP_DEBUG0_REG,
+		        RTL8367_CHIP_DEBUG0_DUMMY0(id),
+			RTL8367_CHIP_DEBUG0_DUMMY0(id));
+		REG_RMW(smi, RTL8367_EXT_RGMXF_REG(id), BIT(6), BIT(6));
+		break;
+
+	case RTL8367_EXTIF_MODE_MII_MAC:
+	case RTL8367_EXTIF_MODE_MII_PHY:
+	case RTL8367_EXTIF_MODE_DISABLED:
+		REG_RMW(smi, RTL8367_BYPASS_LINE_RATE_REG,
+			BIT((id + 1) % 2), 0);
+		REG_RMW(smi, RTL8367_EXT_RGMXF_REG(id), BIT(6), 0);
+		break;
+
+	default:
+		dev_err(smi->parent,
+			"invalid mode for external interface %d\n", id);
+		return -EINVAL;
+	}
+
+	REG_RMW(smi, RTL8367_DIS_REG,
+		RTL8367_DIS_RGMII_MASK << RTL8367_DIS_RGMII_SHIFT(id),
+		mode << RTL8367_DIS_RGMII_SHIFT(id));
+
+	return 0;
+}
+
+static int rtl8367_extif_set_force(struct rtl8366_smi *smi, int id,
+				   struct rtl8367_port_ability *pa)
+{
+	u32 mask;
+	u32 val;
+	int err;
+
+	mask = (RTL8367_DI_FORCE_MODE |
+		RTL8367_DI_FORCE_NWAY |
+		RTL8367_DI_FORCE_TXPAUSE |
+		RTL8367_DI_FORCE_RXPAUSE |
+		RTL8367_DI_FORCE_LINK |
+		RTL8367_DI_FORCE_DUPLEX |
+		RTL8367_DI_FORCE_SPEED_MASK);
+
+	val = pa->speed;
+	val |= pa->force_mode ? RTL8367_DI_FORCE_MODE : 0;
+	val |= pa->nway ? RTL8367_DI_FORCE_NWAY : 0;
+	val |= pa->txpause ? RTL8367_DI_FORCE_TXPAUSE : 0;
+	val |= pa->rxpause ? RTL8367_DI_FORCE_RXPAUSE : 0;
+	val |= pa->link ? RTL8367_DI_FORCE_LINK : 0;
+	val |= pa->duplex ? RTL8367_DI_FORCE_DUPLEX : 0;
+
+	REG_RMW(smi, RTL8367_DI_FORCE_REG(id), mask, val);
+
+	return 0;
+}
+
+static int rtl8367_extif_set_rgmii_delay(struct rtl8366_smi *smi, int id,
+					 unsigned txdelay, unsigned rxdelay)
+{
+	u32 mask;
+	u32 val;
+	int err;
+
+	mask = (RTL8367_EXT_RGMXF_RXDELAY_MASK |
+		(RTL8367_EXT_RGMXF_TXDELAY_MASK <<
+			RTL8367_EXT_RGMXF_TXDELAY_SHIFT));
+
+	val = rxdelay;
+	val |= txdelay << RTL8367_EXT_RGMXF_TXDELAY_SHIFT;
+
+	REG_RMW(smi, RTL8367_EXT_RGMXF_REG(id), mask, val);
+
+	return 0;
+}
+
+static int rtl8367_extif_init(struct rtl8366_smi *smi, int id,
+			      struct rtl8367_extif_config *cfg)
+{
+	enum rtl8367_extif_mode mode;
+	int err;
+
+	mode = (cfg) ? cfg->mode : RTL8367_EXTIF_MODE_DISABLED;
+
+	err = rtl8367_extif_set_mode(smi, id, mode);
+	if (err)
+		return err;
+
+	if (mode != RTL8367_EXTIF_MODE_DISABLED) {
+		err = rtl8367_extif_set_force(smi, id, &cfg->ability);
+		if (err)
+			return err;
+
+		err = rtl8367_extif_set_rgmii_delay(smi, id, cfg->txdelay,
+						     cfg->rxdelay);
+		if (err)
+			return err;
+	}
+
+	return 0;
+}
+
+static int rtl8367_led_group_set_ports(struct rtl8366_smi *smi,
+				       unsigned int group, u16 port_mask)
+{
+	u32 reg;
+	u32 s;
+	int err;
+
+	port_mask &= RTL8367_PARA_LED_IO_EN_PMASK;
+	s = (group % 2) * 8;
+	reg = RTL8367_PARA_LED_IO_EN1_REG + (group / 2);
+
+	REG_RMW(smi, reg, (RTL8367_PARA_LED_IO_EN_PMASK << s), port_mask << s);
+
+	return 0;
+}
+
+static int rtl8367_led_group_set_mode(struct rtl8366_smi *smi,
+				      unsigned int mode)
+{
+	u16 mask;
+	u16 set;
+	int err;
+
+	mode &= RTL8367_LED_CONFIG_DATA_M;
+
+	mask = (RTL8367_LED_CONFIG_DATA_M << RTL8367_LED_CONFIG_DATA_S) |
+		RTL8367_LED_CONFIG_SEL;
+	set = (mode << RTL8367_LED_CONFIG_DATA_S) | RTL8367_LED_CONFIG_SEL;
+
+	REG_RMW(smi, RTL8367_LED_CONFIG_REG, mask, set);
+
+	return 0;
+}
+
+static int rtl8367_led_group_set_config(struct rtl8366_smi *smi,
+				        unsigned int led, unsigned int cfg)
+{
+	u16 mask;
+	u16 set;
+	int err;
+
+	mask = (RTL8367_LED_CONFIG_LED_CFG_M << (led * 4)) |
+		RTL8367_LED_CONFIG_SEL;
+	set = (cfg & RTL8367_LED_CONFIG_LED_CFG_M) << (led * 4);
+
+	REG_RMW(smi, RTL8367_LED_CONFIG_REG, mask, set);
+	return 0;
+}
+
+static int rtl8367_led_op_select_parallel(struct rtl8366_smi *smi)
+{
+	int err;
+
+	REG_WR(smi, RTL8367_LED_SYS_CONFIG_REG, 0x1472);
+	return 0;
+}
+
+static int rtl8367_led_blinkrate_set(struct rtl8366_smi *smi, unsigned int rate)
+{
+	u16 mask;
+	u16 set;
+	int err;
+
+	mask = RTL8367_LED_MODE_RATE_M << RTL8367_LED_MODE_RATE_S;
+	set = (rate & RTL8367_LED_MODE_RATE_M) << RTL8367_LED_MODE_RATE_S;
+	REG_RMW(smi, RTL8367_LED_MODE_REG, mask, set);
+
+	return 0;
+}
+
+#ifdef CONFIG_OF
+static int rtl8367_extif_init_of(struct rtl8366_smi *smi, int id,
+				 const char *name)
+{
+	struct rtl8367_extif_config *cfg;
+	const __be32 *prop;
+	int size;
+	int err;
+
+	prop = of_get_property(smi->parent->of_node, name, &size);
+	if (!prop)
+		return rtl8367_extif_init(smi, id, NULL);
+
+	if (size != (9 * sizeof(*prop))) {
+		dev_err(smi->parent, "%s property is invalid\n", name);
+		return -EINVAL;
+	}
+
+	cfg = kzalloc(sizeof(struct rtl8367_extif_config), GFP_KERNEL);
+	if (!cfg)
+		return -ENOMEM;
+
+	cfg->txdelay = be32_to_cpup(prop++);
+	cfg->rxdelay = be32_to_cpup(prop++);
+	cfg->mode = be32_to_cpup(prop++);
+	cfg->ability.force_mode = be32_to_cpup(prop++);
+	cfg->ability.txpause = be32_to_cpup(prop++);
+	cfg->ability.rxpause = be32_to_cpup(prop++);
+	cfg->ability.link = be32_to_cpup(prop++);
+	cfg->ability.duplex = be32_to_cpup(prop++);
+	cfg->ability.speed = be32_to_cpup(prop++);
+
+	err = rtl8367_extif_init(smi, id, cfg);
+	kfree(cfg);
+
+	return err;
+}
+#else
+static int rtl8367_extif_init_of(struct rtl8366_smi *smi, int id,
+				 const char *name)
+{
+	return -EINVAL;
+}
+#endif
+
+static int rtl8367_setup(struct rtl8366_smi *smi)
+{
+	struct rtl8367_platform_data *pdata;
+	int err;
+	int i;
+
+	pdata = smi->parent->platform_data;
+
+	err = rtl8367_init_regs(smi);
+	if (err)
+		return err;
+
+	/* initialize external interfaces */
+	if (smi->parent->of_node) {
+		err = rtl8367_extif_init_of(smi, 0, "realtek,extif0");
+		if (err)
+			return err;
+
+		err = rtl8367_extif_init_of(smi, 1, "realtek,extif1");
+		if (err)
+			return err;
+	} else {
+		err = rtl8367_extif_init(smi, 0, pdata->extif0_cfg);
+		if (err)
+			return err;
+
+		err = rtl8367_extif_init(smi, 1, pdata->extif1_cfg);
+		if (err)
+			return err;
+	}
+
+	/* set maximum packet length to 1536 bytes */
+	REG_RMW(smi, RTL8367_SWC0_REG, RTL8367_SWC0_MAX_LENGTH_MASK,
+		RTL8367_SWC0_MAX_LENGTH_1536);
+
+	/*
+	 * discard VLAN tagged packets if the port is not a member of
+	 * the VLAN with which the packets is associated.
+	 */
+	REG_WR(smi, RTL8367_VLAN_INGRESS_REG, RTL8367_PORTS_ALL);
+
+	/*
+	 * Setup egress tag mode for each port.
+	 */
+	for (i = 0; i < RTL8367_NUM_PORTS; i++)
+		REG_RMW(smi,
+			RTL8367_PORT_CFG_REG(i),
+			RTL8367_PORT_CFG_EGRESS_MODE_MASK <<
+				RTL8367_PORT_CFG_EGRESS_MODE_SHIFT,
+			RTL8367_PORT_CFG_EGRESS_MODE_ORIGINAL <<
+				RTL8367_PORT_CFG_EGRESS_MODE_SHIFT);
+
+	/* setup LEDs */
+	err = rtl8367_led_group_set_ports(smi, 0, RTL8367_PORTS_ALL);
+	if (err)
+		return err;
+
+	err = rtl8367_led_group_set_mode(smi, 0);
+	if (err)
+		return err;
+
+	err = rtl8367_led_op_select_parallel(smi);
+	if (err)
+		return err;
+
+	err = rtl8367_led_blinkrate_set(smi, 1);
+	if (err)
+		return err;
+
+	err = rtl8367_led_group_set_config(smi, 0, 2);
+	if (err)
+		return err;
+
+	return 0;
+}
+
+static int rtl8367_get_mib_counter(struct rtl8366_smi *smi, int counter,
+				   int port, unsigned long long *val)
+{
+	struct rtl8366_mib_counter *mib;
+	int offset;
+	int i;
+	int err;
+	u32 addr, data;
+	u64 mibvalue;
+
+	if (port > RTL8367_NUM_PORTS || counter >= RTL8367_MIB_COUNT)
+		return -EINVAL;
+
+	mib = &rtl8367_mib_counters[counter];
+	addr = RTL8367_MIB_COUNTER_PORT_OFFSET * port + mib->offset;
+
+	/*
+	 * Writing access counter address first
+	 * then ASIC will prepare 64bits counter wait for being retrived
+	 */
+	REG_WR(smi, RTL8367_MIB_ADDRESS_REG, addr >> 2);
+
+	/* read MIB control register */
+	REG_RD(smi, RTL8367_MIB_CTRL_REG(0), &data);
+
+	if (data & RTL8367_MIB_CTRL_BUSY_MASK)
+		return -EBUSY;
+
+	if (data & RTL8367_MIB_CTRL_RESET_MASK)
+		return -EIO;
+
+	if (mib->length == 4)
+		offset = 3;
+	else
+		offset = (mib->offset + 1) % 4;
+
+	mibvalue = 0;
+	for (i = 0; i < mib->length; i++) {
+		REG_RD(smi, RTL8367_MIB_COUNTER_REG(offset - i), &data);
+		mibvalue = (mibvalue << 16) | (data & 0xFFFF);
+	}
+
+	*val = mibvalue;
+	return 0;
+}
+
+static int rtl8367_get_vlan_4k(struct rtl8366_smi *smi, u32 vid,
+				struct rtl8366_vlan_4k *vlan4k)
+{
+	u32 data[RTL8367_TA_VLAN_DATA_SIZE];
+	int err;
+	int i;
+
+	memset(vlan4k, '\0', sizeof(struct rtl8366_vlan_4k));
+
+	if (vid >= RTL8367_NUM_VIDS)
+		return -EINVAL;
+
+	/* write VID */
+	REG_WR(smi, RTL8367_TA_ADDR_REG, vid);
+
+	/* write table access control word */
+	REG_WR(smi, RTL8367_TA_CTRL_REG, RTL8367_TA_CTRL_CVLAN_READ);
+
+	for (i = 0; i < ARRAY_SIZE(data); i++)
+		REG_RD(smi, RTL8367_TA_DATA_REG(i), &data[i]);
+
+	vlan4k->vid = vid;
+	vlan4k->member = (data[0] >> RTL8367_TA_VLAN_MEMBER_SHIFT) &
+			 RTL8367_TA_VLAN_MEMBER_MASK;
+	vlan4k->fid = (data[1] >> RTL8367_TA_VLAN_FID_SHIFT) &
+		      RTL8367_TA_VLAN_FID_MASK;
+	vlan4k->untag = (data[2] >> RTL8367_TA_VLAN_UNTAG1_SHIFT) &
+			RTL8367_TA_VLAN_UNTAG1_MASK;
+	vlan4k->untag |= ((data[3] >> RTL8367_TA_VLAN_UNTAG2_SHIFT) &
+			  RTL8367_TA_VLAN_UNTAG2_MASK) << 2;
+
+	return 0;
+}
+
+static int rtl8367_set_vlan_4k(struct rtl8366_smi *smi,
+				const struct rtl8366_vlan_4k *vlan4k)
+{
+	u32 data[RTL8367_TA_VLAN_DATA_SIZE];
+	int err;
+	int i;
+
+	if (vlan4k->vid >= RTL8367_NUM_VIDS ||
+	    vlan4k->member > RTL8367_TA_VLAN_MEMBER_MASK ||
+	    vlan4k->untag > RTL8367_UNTAG_MASK ||
+	    vlan4k->fid > RTL8367_FIDMAX)
+		return -EINVAL;
+
+	data[0] = (vlan4k->member & RTL8367_TA_VLAN_MEMBER_MASK) <<
+		  RTL8367_TA_VLAN_MEMBER_SHIFT;
+	data[1] = (vlan4k->fid & RTL8367_TA_VLAN_FID_MASK) <<
+		  RTL8367_TA_VLAN_FID_SHIFT;
+	data[2] = (vlan4k->untag & RTL8367_TA_VLAN_UNTAG1_MASK) <<
+		  RTL8367_TA_VLAN_UNTAG1_SHIFT;
+	data[3] = ((vlan4k->untag >> 2) & RTL8367_TA_VLAN_UNTAG2_MASK) <<
+		  RTL8367_TA_VLAN_UNTAG2_SHIFT;
+
+	for (i = 0; i < ARRAY_SIZE(data); i++)
+		REG_WR(smi, RTL8367_TA_DATA_REG(i), data[i]);
+
+	/* write VID */
+	REG_WR(smi, RTL8367_TA_ADDR_REG,
+	       vlan4k->vid & RTL8367_TA_VLAN_VID_MASK);
+
+	/* write table access control word */
+	REG_WR(smi, RTL8367_TA_CTRL_REG, RTL8367_TA_CTRL_CVLAN_WRITE);
+
+	return 0;
+}
+
+static int rtl8367_get_vlan_mc(struct rtl8366_smi *smi, u32 index,
+				struct rtl8366_vlan_mc *vlanmc)
+{
+	u32 data[RTL8367_VLAN_MC_DATA_SIZE];
+	int err;
+	int i;
+
+	memset(vlanmc, '\0', sizeof(struct rtl8366_vlan_mc));
+
+	if (index >= RTL8367_NUM_VLANS)
+		return -EINVAL;
+
+	for (i = 0; i < ARRAY_SIZE(data); i++)
+		REG_RD(smi, RTL8367_VLAN_MC_BASE(index) + i, &data[i]);
+
+	vlanmc->member = (data[0] >> RTL8367_VLAN_MC_MEMBER_SHIFT) &
+			 RTL8367_VLAN_MC_MEMBER_MASK;
+	vlanmc->fid = (data[1] >> RTL8367_VLAN_MC_FID_SHIFT) &
+		      RTL8367_VLAN_MC_FID_MASK;
+	vlanmc->vid = (data[3] >> RTL8367_VLAN_MC_EVID_SHIFT) &
+		      RTL8367_VLAN_MC_EVID_MASK;
+
+	return 0;
+}
+
+static int rtl8367_set_vlan_mc(struct rtl8366_smi *smi, u32 index,
+				const struct rtl8366_vlan_mc *vlanmc)
+{
+	u32 data[RTL8367_VLAN_MC_DATA_SIZE];
+	int err;
+	int i;
+
+	if (index >= RTL8367_NUM_VLANS ||
+	    vlanmc->vid >= RTL8367_NUM_VIDS ||
+	    vlanmc->priority > RTL8367_PRIORITYMAX ||
+	    vlanmc->member > RTL8367_VLAN_MC_MEMBER_MASK ||
+	    vlanmc->untag > RTL8367_UNTAG_MASK ||
+	    vlanmc->fid > RTL8367_FIDMAX)
+		return -EINVAL;
+
+	data[0] = (vlanmc->member & RTL8367_VLAN_MC_MEMBER_MASK) <<
+		  RTL8367_VLAN_MC_MEMBER_SHIFT;
+	data[1] = (vlanmc->fid & RTL8367_VLAN_MC_FID_MASK) <<
+		  RTL8367_VLAN_MC_FID_SHIFT;
+	data[2] = 0;
+	data[3] = (vlanmc->vid & RTL8367_VLAN_MC_EVID_MASK) <<
+		   RTL8367_VLAN_MC_EVID_SHIFT;
+
+	for (i = 0; i < ARRAY_SIZE(data); i++)
+		REG_WR(smi, RTL8367_VLAN_MC_BASE(index) + i, data[i]);
+
+	return 0;
+}
+
+static int rtl8367_get_mc_index(struct rtl8366_smi *smi, int port, int *val)
+{
+	u32 data;
+	int err;
+
+	if (port >= RTL8367_NUM_PORTS)
+		return -EINVAL;
+
+	REG_RD(smi, RTL8367_VLAN_PVID_CTRL_REG(port), &data);
+
+	*val = (data >> RTL8367_VLAN_PVID_CTRL_SHIFT(port)) &
+	       RTL8367_VLAN_PVID_CTRL_MASK;
+
+	return 0;
+}
+
+static int rtl8367_set_mc_index(struct rtl8366_smi *smi, int port, int index)
+{
+	if (port >= RTL8367_NUM_PORTS || index >= RTL8367_NUM_VLANS)
+		return -EINVAL;
+
+	return rtl8366_smi_rmwr(smi, RTL8367_VLAN_PVID_CTRL_REG(port),
+				RTL8367_VLAN_PVID_CTRL_MASK <<
+					RTL8367_VLAN_PVID_CTRL_SHIFT(port),
+				(index & RTL8367_VLAN_PVID_CTRL_MASK) <<
+					RTL8367_VLAN_PVID_CTRL_SHIFT(port));
+}
+
+static int rtl8367_enable_vlan(struct rtl8366_smi *smi, int enable)
+{
+	return rtl8366_smi_rmwr(smi, RTL8367_VLAN_CTRL_REG,
+				RTL8367_VLAN_CTRL_ENABLE,
+				(enable) ? RTL8367_VLAN_CTRL_ENABLE : 0);
+}
+
+static int rtl8367_enable_vlan4k(struct rtl8366_smi *smi, int enable)
+{
+	return 0;
+}
+
+static int rtl8367_is_vlan_valid(struct rtl8366_smi *smi, unsigned vlan)
+{
+	unsigned max = RTL8367_NUM_VLANS;
+
+	if (smi->vlan4k_enabled)
+		max = RTL8367_NUM_VIDS - 1;
+
+	if (vlan == 0 || vlan >= max)
+		return 0;
+
+	return 1;
+}
+
+static int rtl8367_enable_port(struct rtl8366_smi *smi, int port, int enable)
+{
+	int err;
+
+	REG_WR(smi, RTL8367_PORT_ISOLATION_REG(port),
+	       (enable) ? RTL8367_PORTS_ALL : 0);
+
+	return 0;
+}
+
+static int rtl8367_sw_reset_mibs(struct switch_dev *dev,
+				  const struct switch_attr *attr,
+				  struct switch_val *val)
+{
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+
+	return rtl8366_smi_rmwr(smi, RTL8367_MIB_CTRL_REG(0), 0,
+				RTL8367_MIB_CTRL_GLOBAL_RESET_MASK);
+}
+
+static int rtl8367_sw_get_port_link(struct switch_dev *dev,
+				    int port,
+				    struct switch_port_link *link)
+{
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+	u32 data = 0;
+	u32 speed;
+
+	if (port >= RTL8367_NUM_PORTS)
+		return -EINVAL;
+
+	rtl8366_smi_read_reg(smi, RTL8367_PORT_STATUS_REG(port), &data);
+
+	link->link = !!(data & RTL8367_PORT_STATUS_LINK);
+	if (!link->link)
+		return 0;
+
+	link->duplex = !!(data & RTL8367_PORT_STATUS_DUPLEX);
+	link->rx_flow = !!(data & RTL8367_PORT_STATUS_RXPAUSE);
+	link->tx_flow = !!(data & RTL8367_PORT_STATUS_TXPAUSE);
+	link->aneg = !!(data & RTL8367_PORT_STATUS_NWAY);
+
+	speed = (data & RTL8367_PORT_STATUS_SPEED_MASK);
+	switch (speed) {
+	case 0:
+		link->speed = SWITCH_PORT_SPEED_10;
+		break;
+	case 1:
+		link->speed = SWITCH_PORT_SPEED_100;
+		break;
+	case 2:
+		link->speed = SWITCH_PORT_SPEED_1000;
+		break;
+	default:
+		link->speed = SWITCH_PORT_SPEED_UNKNOWN;
+		break;
+	}
+
+	return 0;
+}
+
+static int rtl8367_sw_get_max_length(struct switch_dev *dev,
+				     const struct switch_attr *attr,
+				     struct switch_val *val)
+{
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+	u32 data;
+
+	rtl8366_smi_read_reg(smi, RTL8367_SWC0_REG, &data);
+	val->value.i = (data & RTL8367_SWC0_MAX_LENGTH_MASK) >>
+			RTL8367_SWC0_MAX_LENGTH_SHIFT;
+
+	return 0;
+}
+
+static int rtl8367_sw_set_max_length(struct switch_dev *dev,
+				     const struct switch_attr *attr,
+				     struct switch_val *val)
+{
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+	u32 max_len;
+
+	switch (val->value.i) {
+	case 0:
+		max_len = RTL8367_SWC0_MAX_LENGTH_1522;
+		break;
+	case 1:
+		max_len = RTL8367_SWC0_MAX_LENGTH_1536;
+		break;
+	case 2:
+		max_len = RTL8367_SWC0_MAX_LENGTH_1552;
+		break;
+	case 3:
+		max_len = RTL8367_SWC0_MAX_LENGTH_16000;
+		break;
+	default:
+		return -EINVAL;
+	}
+
+	return rtl8366_smi_rmwr(smi, RTL8367_SWC0_REG,
+			        RTL8367_SWC0_MAX_LENGTH_MASK, max_len);
+}
+
+
+static int rtl8367_sw_reset_port_mibs(struct switch_dev *dev,
+				       const struct switch_attr *attr,
+				       struct switch_val *val)
+{
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+	int port;
+
+	port = val->port_vlan;
+	if (port >= RTL8367_NUM_PORTS)
+		return -EINVAL;
+
+	return rtl8366_smi_rmwr(smi, RTL8367_MIB_CTRL_REG(port / 8), 0,
+				RTL8367_MIB_CTRL_PORT_RESET_MASK(port % 8));
+}
+
+static struct switch_attr rtl8367_globals[] = {
+	{
+		.type = SWITCH_TYPE_INT,
+		.name = "enable_vlan",
+		.description = "Enable VLAN mode",
+		.set = rtl8366_sw_set_vlan_enable,
+		.get = rtl8366_sw_get_vlan_enable,
+		.max = 1,
+		.ofs = 1
+	}, {
+		.type = SWITCH_TYPE_INT,
+		.name = "enable_vlan4k",
+		.description = "Enable VLAN 4K mode",
+		.set = rtl8366_sw_set_vlan_enable,
+		.get = rtl8366_sw_get_vlan_enable,
+		.max = 1,
+		.ofs = 2
+	}, {
+		.type = SWITCH_TYPE_NOVAL,
+		.name = "reset_mibs",
+		.description = "Reset all MIB counters",
+		.set = rtl8367_sw_reset_mibs,
+	}, {
+		.type = SWITCH_TYPE_INT,
+		.name = "max_length",
+		.description = "Get/Set the maximum length of valid packets"
+			       "(0:1522, 1:1536, 2:1552, 3:16000)",
+		.set = rtl8367_sw_set_max_length,
+		.get = rtl8367_sw_get_max_length,
+		.max = 3,
+	}
+};
+
+static struct switch_attr rtl8367_port[] = {
+	{
+		.type = SWITCH_TYPE_NOVAL,
+		.name = "reset_mib",
+		.description = "Reset single port MIB counters",
+		.set = rtl8367_sw_reset_port_mibs,
+	}, {
+		.type = SWITCH_TYPE_STRING,
+		.name = "mib",
+		.description = "Get MIB counters for port",
+		.max = 33,
+		.set = NULL,
+		.get = rtl8366_sw_get_port_mib,
+	},
+};
+
+static struct switch_attr rtl8367_vlan[] = {
+	{
+		.type = SWITCH_TYPE_STRING,
+		.name = "info",
+		.description = "Get vlan information",
+		.max = 1,
+		.set = NULL,
+		.get = rtl8366_sw_get_vlan_info,
+	}, {
+		.type = SWITCH_TYPE_INT,
+		.name = "fid",
+		.description = "Get/Set vlan FID",
+		.max = RTL8367_FIDMAX,
+		.set = rtl8366_sw_set_vlan_fid,
+		.get = rtl8366_sw_get_vlan_fid,
+	},
+};
+
+static const struct switch_dev_ops rtl8367_sw_ops = {
+	.attr_global = {
+		.attr = rtl8367_globals,
+		.n_attr = ARRAY_SIZE(rtl8367_globals),
+	},
+	.attr_port = {
+		.attr = rtl8367_port,
+		.n_attr = ARRAY_SIZE(rtl8367_port),
+	},
+	.attr_vlan = {
+		.attr = rtl8367_vlan,
+		.n_attr = ARRAY_SIZE(rtl8367_vlan),
+	},
+
+	.get_vlan_ports = rtl8366_sw_get_vlan_ports,
+	.set_vlan_ports = rtl8366_sw_set_vlan_ports,
+	.get_port_pvid = rtl8366_sw_get_port_pvid,
+	.set_port_pvid = rtl8366_sw_set_port_pvid,
+	.reset_switch = rtl8366_sw_reset_switch,
+	.get_port_link = rtl8367_sw_get_port_link,
+};
+
+static int rtl8367_switch_init(struct rtl8366_smi *smi)
+{
+	struct switch_dev *dev = &smi->sw_dev;
+	int err;
+
+	dev->name = "RTL8367";
+	dev->cpu_port = RTL8367_CPU_PORT_NUM;
+	dev->ports = RTL8367_NUM_PORTS;
+	dev->vlans = RTL8367_NUM_VIDS;
+	dev->ops = &rtl8367_sw_ops;
+	dev->alias = dev_name(smi->parent);
+
+	err = register_switch(dev, NULL);
+	if (err)
+		dev_err(smi->parent, "switch registration failed\n");
+
+	return err;
+}
+
+static void rtl8367_switch_cleanup(struct rtl8366_smi *smi)
+{
+	unregister_switch(&smi->sw_dev);
+}
+
+static int rtl8367_mii_read(struct mii_bus *bus, int addr, int reg)
+{
+	struct rtl8366_smi *smi = bus->priv;
+	u32 val = 0;
+	int err;
+
+	err = rtl8367_read_phy_reg(smi, addr, reg, &val);
+	if (err)
+		return 0xffff;
+
+	return val;
+}
+
+static int rtl8367_mii_write(struct mii_bus *bus, int addr, int reg, u16 val)
+{
+	struct rtl8366_smi *smi = bus->priv;
+	u32 t;
+	int err;
+
+	err = rtl8367_write_phy_reg(smi, addr, reg, val);
+	if (err)
+		return err;
+
+	/* flush write */
+	(void) rtl8367_read_phy_reg(smi, addr, reg, &t);
+
+	return err;
+}
+
+static int rtl8367_detect(struct rtl8366_smi *smi)
+{
+	u32 rtl_no = 0;
+	u32 rtl_ver = 0;
+	char *chip_name;
+	int ret;
+
+	ret = rtl8366_smi_read_reg(smi, RTL8367_RTL_NO_REG, &rtl_no);
+	if (ret) {
+		dev_err(smi->parent, "unable to read chip number\n");
+		return ret;
+	}
+
+	switch (rtl_no) {
+	case RTL8367_RTL_NO_8367R:
+		chip_name = "8367R";
+		break;
+	case RTL8367_RTL_NO_8367M:
+		chip_name = "8367M";
+		break;
+	default:
+		dev_err(smi->parent, "unknown chip number (%04x)\n", rtl_no);
+		return -ENODEV;
+	}
+
+	ret = rtl8366_smi_read_reg(smi, RTL8367_RTL_VER_REG, &rtl_ver);
+	if (ret) {
+		dev_err(smi->parent, "unable to read chip version\n");
+		return ret;
+	}
+
+	dev_info(smi->parent, "RTL%s ver. %u chip found\n",
+		 chip_name, rtl_ver & RTL8367_RTL_VER_MASK);
+
+	return 0;
+}
+
+static struct rtl8366_smi_ops rtl8367_smi_ops = {
+	.detect		= rtl8367_detect,
+	.reset_chip	= rtl8367_reset_chip,
+	.setup		= rtl8367_setup,
+
+	.mii_read	= rtl8367_mii_read,
+	.mii_write	= rtl8367_mii_write,
+
+	.get_vlan_mc	= rtl8367_get_vlan_mc,
+	.set_vlan_mc	= rtl8367_set_vlan_mc,
+	.get_vlan_4k	= rtl8367_get_vlan_4k,
+	.set_vlan_4k	= rtl8367_set_vlan_4k,
+	.get_mc_index	= rtl8367_get_mc_index,
+	.set_mc_index	= rtl8367_set_mc_index,
+	.get_mib_counter = rtl8367_get_mib_counter,
+	.is_vlan_valid	= rtl8367_is_vlan_valid,
+	.enable_vlan	= rtl8367_enable_vlan,
+	.enable_vlan4k	= rtl8367_enable_vlan4k,
+	.enable_port	= rtl8367_enable_port,
+};
+
+static int rtl8367_probe(struct platform_device *pdev)
+{
+	struct rtl8366_smi *smi;
+	int err;
+
+	smi = rtl8366_smi_probe(pdev);
+	if (!smi)
+		return -ENODEV;
+
+	smi->clk_delay = 1500;
+	smi->cmd_read = 0xb9;
+	smi->cmd_write = 0xb8;
+	smi->ops = &rtl8367_smi_ops;
+	smi->cpu_port = RTL8367_CPU_PORT_NUM;
+	smi->num_ports = RTL8367_NUM_PORTS;
+	smi->num_vlan_mc = RTL8367_NUM_VLANS;
+	smi->mib_counters = rtl8367_mib_counters;
+	smi->num_mib_counters = ARRAY_SIZE(rtl8367_mib_counters);
+
+	err = rtl8366_smi_init(smi);
+	if (err)
+		goto err_free_smi;
+
+	platform_set_drvdata(pdev, smi);
+
+	err = rtl8367_switch_init(smi);
+	if (err)
+		goto err_clear_drvdata;
+
+	return 0;
+
+ err_clear_drvdata:
+	platform_set_drvdata(pdev, NULL);
+	rtl8366_smi_cleanup(smi);
+ err_free_smi:
+	kfree(smi);
+	return err;
+}
+
+static int rtl8367_remove(struct platform_device *pdev)
+{
+	struct rtl8366_smi *smi = platform_get_drvdata(pdev);
+
+	if (smi) {
+		rtl8367_switch_cleanup(smi);
+		platform_set_drvdata(pdev, NULL);
+		rtl8366_smi_cleanup(smi);
+		kfree(smi);
+	}
+
+	return 0;
+}
+
+static void rtl8367_shutdown(struct platform_device *pdev)
+{
+	struct rtl8366_smi *smi = platform_get_drvdata(pdev);
+
+	if (smi)
+		rtl8367_reset_chip(smi);
+}
+
+#ifdef CONFIG_OF
+static const struct of_device_id rtl8367_match[] = {
+       { .compatible = "realtek,rtl8367" },
+       {},
+};
+MODULE_DEVICE_TABLE(of, rtl8367_match);
+#endif
+
+static struct platform_driver rtl8367_driver = {
+	.driver = {
+		.name		= RTL8367_DRIVER_NAME,
+		.owner		= THIS_MODULE,
+#ifdef CONFIG_OF
+		.of_match_table = of_match_ptr(rtl8367_match),
+#endif
+	},
+	.probe		= rtl8367_probe,
+	.remove		= rtl8367_remove,
+	.shutdown	= rtl8367_shutdown,
+};
+
+static int __init rtl8367_module_init(void)
+{
+	return platform_driver_register(&rtl8367_driver);
+}
+module_init(rtl8367_module_init);
+
+static void __exit rtl8367_module_exit(void)
+{
+	platform_driver_unregister(&rtl8367_driver);
+}
+module_exit(rtl8367_module_exit);
+
+MODULE_DESCRIPTION(RTL8367_DRIVER_DESC);
+MODULE_AUTHOR("Gabor Juhos <juhosg@openwrt.org>");
+MODULE_LICENSE("GPL v2");
+MODULE_ALIAS("platform:" RTL8367_DRIVER_NAME);
diff --git a/target/linux/generic/files/drivers/net/phy/rtl8367b.c b/target/linux/generic/files/drivers/net/phy/rtl8367b.c
new file mode 100644
index 0000000..a82f696
--- /dev/null
+++ b/target/linux/generic/files/drivers/net/phy/rtl8367b.c
@@ -0,0 +1,1602 @@
+/*
+ * Platform driver for the Realtek RTL8367R-VB ethernet switches
+ *
+ * Copyright (C) 2012 Gabor Juhos <juhosg@openwrt.org>
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms of the GNU General Public License version 2 as published
+ * by the Free Software Foundation.
+ */
+
+#include <linux/kernel.h>
+#include <linux/module.h>
+#include <linux/init.h>
+#include <linux/device.h>
+#include <linux/of.h>
+#include <linux/of_platform.h>
+#include <linux/delay.h>
+#include <linux/skbuff.h>
+#include <linux/rtl8367.h>
+
+#include "rtl8366_smi.h"
+
+#define RTL8367B_RESET_DELAY	1000	/* msecs*/
+
+#define RTL8367B_PHY_ADDR_MAX	8
+#define RTL8367B_PHY_REG_MAX	31
+
+#define RTL8367B_VID_MASK	0x3fff
+#define RTL8367B_FID_MASK	0xf
+#define RTL8367B_UNTAG_MASK	0xff
+#define RTL8367B_MEMBER_MASK	0xff
+
+#define RTL8367B_PORT_MISC_CFG_REG(_p)		(0x000e + 0x20 * (_p))
+#define   RTL8367B_PORT_MISC_CFG_EGRESS_MODE_SHIFT	4
+#define   RTL8367B_PORT_MISC_CFG_EGRESS_MODE_MASK	0x3
+#define   RTL8367B_PORT_MISC_CFG_EGRESS_MODE_ORIGINAL	0
+#define   RTL8367B_PORT_MISC_CFG_EGRESS_MODE_KEEP	1
+#define   RTL8367B_PORT_MISC_CFG_EGRESS_MODE_PRI	2
+#define   RTL8367B_PORT_MISC_CFG_EGRESS_MODE_REAL	3
+
+#define RTL8367B_BYPASS_LINE_RATE_REG		0x03f7
+
+#define RTL8367B_TA_CTRL_REG			0x0500 /*GOOD*/
+#define   RTL8367B_TA_CTRL_SPA_SHIFT		8
+#define   RTL8367B_TA_CTRL_SPA_MASK		0x7
+#define   RTL8367B_TA_CTRL_METHOD		BIT(4)/*GOOD*/
+#define   RTL8367B_TA_CTRL_CMD_SHIFT		3
+#define   RTL8367B_TA_CTRL_CMD_READ		0
+#define   RTL8367B_TA_CTRL_CMD_WRITE		1
+#define   RTL8367B_TA_CTRL_TABLE_SHIFT		0 /*GOOD*/
+#define   RTL8367B_TA_CTRL_TABLE_ACLRULE	1
+#define   RTL8367B_TA_CTRL_TABLE_ACLACT		2
+#define   RTL8367B_TA_CTRL_TABLE_CVLAN		3
+#define   RTL8367B_TA_CTRL_TABLE_L2		4
+#define   RTL8367B_TA_CTRL_CVLAN_READ \
+		((RTL8367B_TA_CTRL_CMD_READ << RTL8367B_TA_CTRL_CMD_SHIFT) | \
+		 RTL8367B_TA_CTRL_TABLE_CVLAN)
+#define   RTL8367B_TA_CTRL_CVLAN_WRITE \
+		((RTL8367B_TA_CTRL_CMD_WRITE << RTL8367B_TA_CTRL_CMD_SHIFT) | \
+		 RTL8367B_TA_CTRL_TABLE_CVLAN)
+
+#define RTL8367B_TA_ADDR_REG			0x0501/*GOOD*/
+#define   RTL8367B_TA_ADDR_MASK			0x3fff/*GOOD*/
+
+#define RTL8367B_TA_LUT_REG			0x0502/*GOOD*/
+
+#define RTL8367B_TA_WRDATA_REG(_x)		(0x0510 + (_x))/*GOOD*/
+#define   RTL8367B_TA_VLAN_NUM_WORDS		2
+#define   RTL8367B_TA_VLAN_VID_MASK		RTL8367B_VID_MASK
+#define   RTL8367B_TA_VLAN0_MEMBER_SHIFT	0
+#define   RTL8367B_TA_VLAN0_MEMBER_MASK		RTL8367B_MEMBER_MASK
+#define   RTL8367B_TA_VLAN0_UNTAG_SHIFT		8
+#define   RTL8367B_TA_VLAN0_UNTAG_MASK		RTL8367B_MEMBER_MASK
+#define   RTL8367B_TA_VLAN1_FID_SHIFT		0
+#define   RTL8367B_TA_VLAN1_FID_MASK		RTL8367B_FID_MASK
+
+#define RTL8367B_TA_RDDATA_REG(_x)		(0x0520 + (_x))/*GOOD*/
+
+#define RTL8367B_VLAN_PVID_CTRL_REG(_p)		(0x0700 + (_p) / 2) /*GOOD*/
+#define RTL8367B_VLAN_PVID_CTRL_MASK		0x1f /*GOOD*/
+#define RTL8367B_VLAN_PVID_CTRL_SHIFT(_p)	(8 * ((_p) % 2)) /*GOOD*/
+
+#define RTL8367B_VLAN_MC_BASE(_x)		(0x0728 + (_x) * 4) /*GOOD*/
+#define   RTL8367B_VLAN_MC_NUM_WORDS		4 /*GOOD*/
+#define   RTL8367B_VLAN_MC0_MEMBER_SHIFT	0/*GOOD*/
+#define   RTL8367B_VLAN_MC0_MEMBER_MASK		RTL8367B_MEMBER_MASK/*GOOD*/
+#define   RTL8367B_VLAN_MC1_FID_SHIFT		0/*GOOD*/
+#define   RTL8367B_VLAN_MC1_FID_MASK		RTL8367B_FID_MASK/*GOOD*/
+#define   RTL8367B_VLAN_MC3_EVID_SHIFT		0/*GOOD*/
+#define   RTL8367B_VLAN_MC3_EVID_MASK		RTL8367B_VID_MASK/*GOOD*/
+
+#define RTL8367B_VLAN_CTRL_REG			0x07a8 /*GOOD*/
+#define   RTL8367B_VLAN_CTRL_ENABLE		BIT(0)
+
+#define RTL8367B_VLAN_INGRESS_REG		0x07a9 /*GOOD*/
+
+#define RTL8367B_PORT_ISOLATION_REG(_p)		(0x08a2 + (_p)) /*GOOD*/
+
+#define RTL8367B_MIB_COUNTER_REG(_x)		(0x1000 + (_x))	/*GOOD*/
+#define RTL8367B_MIB_COUNTER_PORT_OFFSET	0x007c /*GOOD*/
+
+#define RTL8367B_MIB_ADDRESS_REG		0x1004 /*GOOD*/
+
+#define RTL8367B_MIB_CTRL0_REG(_x)		(0x1005 + (_x)) /*GOOD*/
+#define   RTL8367B_MIB_CTRL0_GLOBAL_RESET_MASK	BIT(11)	/*GOOD*/
+#define   RTL8367B_MIB_CTRL0_QM_RESET_MASK	BIT(10) /*GOOD*/
+#define   RTL8367B_MIB_CTRL0_PORT_RESET_MASK(_p) BIT(2 + (_p)) /*GOOD*/
+#define   RTL8367B_MIB_CTRL0_RESET_MASK		BIT(1) /*GOOD*/
+#define   RTL8367B_MIB_CTRL0_BUSY_MASK		BIT(0) /*GOOD*/
+
+#define RTL8367B_SWC0_REG			0x1200/*GOOD*/
+#define   RTL8367B_SWC0_MAX_LENGTH_SHIFT	13/*GOOD*/
+#define   RTL8367B_SWC0_MAX_LENGTH(_x)		((_x) << 13) /*GOOD*/
+#define   RTL8367B_SWC0_MAX_LENGTH_MASK		RTL8367B_SWC0_MAX_LENGTH(0x3)
+#define   RTL8367B_SWC0_MAX_LENGTH_1522		RTL8367B_SWC0_MAX_LENGTH(0)
+#define   RTL8367B_SWC0_MAX_LENGTH_1536		RTL8367B_SWC0_MAX_LENGTH(1)
+#define   RTL8367B_SWC0_MAX_LENGTH_1552		RTL8367B_SWC0_MAX_LENGTH(2)
+#define   RTL8367B_SWC0_MAX_LENGTH_16000	RTL8367B_SWC0_MAX_LENGTH(3)
+
+#define RTL8367B_CHIP_NUMBER_REG		0x1300/*GOOD*/
+
+#define RTL8367B_CHIP_VER_REG			0x1301/*GOOD*/
+#define   RTL8367B_CHIP_VER_RLVID_SHIFT		12/*GOOD*/
+#define   RTL8367B_CHIP_VER_RLVID_MASK		0xf/*GOOD*/
+#define   RTL8367B_CHIP_VER_MCID_SHIFT		8/*GOOD*/
+#define   RTL8367B_CHIP_VER_MCID_MASK		0xf/*GOOD*/
+#define   RTL8367B_CHIP_VER_BOID_SHIFT		4/*GOOD*/
+#define   RTL8367B_CHIP_VER_BOID_MASK		0xf/*GOOD*/
+#define   RTL8367B_CHIP_VER_AFE_SHIFT		0/*GOOD*/
+#define   RTL8367B_CHIP_VER_AFE_MASK		0x1/*GOOD*/
+
+#define RTL8367B_CHIP_MODE_REG			0x1302
+#define   RTL8367B_CHIP_MODE_MASK		0x7
+
+#define RTL8367B_CHIP_DEBUG0_REG		0x1303
+#define   RTL8367B_CHIP_DEBUG0_DUMMY0(_x)	BIT(8 + (_x))
+
+#define RTL8367B_CHIP_DEBUG1_REG		0x1304
+
+#define RTL8367B_DIS_REG			0x1305
+#define   RTL8367B_DIS_SKIP_MII_RXER(_x)	BIT(12 + (_x))
+#define   RTL8367B_DIS_RGMII_SHIFT(_x)		(4 * (_x))
+#define   RTL8367B_DIS_RGMII_MASK		0x7
+
+#define RTL8367B_EXT_RGMXF_REG(_x)		(0x1306 + (_x))
+#define   RTL8367B_EXT_RGMXF_DUMMY0_SHIFT	5
+#define   RTL8367B_EXT_RGMXF_DUMMY0_MASK	0x7ff
+#define   RTL8367B_EXT_RGMXF_TXDELAY_SHIFT	3
+#define   RTL8367B_EXT_RGMXF_TXDELAY_MASK	1
+#define   RTL8367B_EXT_RGMXF_RXDELAY_MASK	0x7
+
+#define RTL8367B_DI_FORCE_REG(_x)		(0x1310 + (_x))
+#define   RTL8367B_DI_FORCE_MODE		BIT(12)
+#define   RTL8367B_DI_FORCE_NWAY		BIT(7)
+#define   RTL8367B_DI_FORCE_TXPAUSE		BIT(6)
+#define   RTL8367B_DI_FORCE_RXPAUSE		BIT(5)
+#define   RTL8367B_DI_FORCE_LINK		BIT(4)
+#define   RTL8367B_DI_FORCE_DUPLEX		BIT(2)
+#define   RTL8367B_DI_FORCE_SPEED_MASK		3
+#define   RTL8367B_DI_FORCE_SPEED_10		0
+#define   RTL8367B_DI_FORCE_SPEED_100		1
+#define   RTL8367B_DI_FORCE_SPEED_1000		2
+
+#define RTL8367B_MAC_FORCE_REG(_x)		(0x1312 + (_x))
+
+#define RTL8367B_CHIP_RESET_REG			0x1322 /*GOOD*/
+#define   RTL8367B_CHIP_RESET_SW		BIT(1) /*GOOD*/
+#define   RTL8367B_CHIP_RESET_HW		BIT(0) /*GOOD*/
+
+#define RTL8367B_PORT_STATUS_REG(_p)		(0x1352 + (_p)) /*GOOD*/
+#define   RTL8367B_PORT_STATUS_EN_1000_SPI	BIT(11) /*GOOD*/
+#define   RTL8367B_PORT_STATUS_EN_100_SPI	BIT(10)/*GOOD*/
+#define   RTL8367B_PORT_STATUS_NWAY_FAULT	BIT(9)/*GOOD*/
+#define   RTL8367B_PORT_STATUS_LINK_MASTER	BIT(8)/*GOOD*/
+#define   RTL8367B_PORT_STATUS_NWAY		BIT(7)/*GOOD*/
+#define   RTL8367B_PORT_STATUS_TXPAUSE		BIT(6)/*GOOD*/
+#define   RTL8367B_PORT_STATUS_RXPAUSE		BIT(5)/*GOOD*/
+#define   RTL8367B_PORT_STATUS_LINK		BIT(4)/*GOOD*/
+#define   RTL8367B_PORT_STATUS_DUPLEX		BIT(2)/*GOOD*/
+#define   RTL8367B_PORT_STATUS_SPEED_MASK	0x0003/*GOOD*/
+#define   RTL8367B_PORT_STATUS_SPEED_10		0/*GOOD*/
+#define   RTL8367B_PORT_STATUS_SPEED_100	1/*GOOD*/
+#define   RTL8367B_PORT_STATUS_SPEED_1000	2/*GOOD*/
+
+#define RTL8367B_RTL_MAGIC_ID_REG		0x13c2
+#define   RTL8367B_RTL_MAGIC_ID_VAL		0x0249
+
+#define RTL8367B_IA_CTRL_REG			0x1f00
+#define   RTL8367B_IA_CTRL_RW(_x)		((_x) << 1)
+#define   RTL8367B_IA_CTRL_RW_READ		RTL8367B_IA_CTRL_RW(0)
+#define   RTL8367B_IA_CTRL_RW_WRITE		RTL8367B_IA_CTRL_RW(1)
+#define   RTL8367B_IA_CTRL_CMD_MASK		BIT(0)
+
+#define RTL8367B_IA_STATUS_REG			0x1f01
+#define   RTL8367B_IA_STATUS_PHY_BUSY		BIT(2)
+#define   RTL8367B_IA_STATUS_SDS_BUSY		BIT(1)
+#define   RTL8367B_IA_STATUS_MDX_BUSY		BIT(0)
+
+#define RTL8367B_IA_ADDRESS_REG			0x1f02
+#define RTL8367B_IA_WRITE_DATA_REG		0x1f03
+#define RTL8367B_IA_READ_DATA_REG		0x1f04
+
+#define RTL8367B_INTERNAL_PHY_REG(_a, _r)	(0x2000 + 32 * (_a) + (_r))
+
+#define RTL8367B_NUM_MIB_COUNTERS	58
+
+#define RTL8367B_CPU_PORT_NUM		5
+#define RTL8367B_NUM_PORTS		8
+#define RTL8367B_NUM_VLANS		32
+#define RTL8367B_NUM_VIDS		4096
+#define RTL8367B_PRIORITYMAX		7
+#define RTL8367B_FIDMAX			7
+
+#define RTL8367B_PORT_0			BIT(0)
+#define RTL8367B_PORT_1			BIT(1)
+#define RTL8367B_PORT_2			BIT(2)
+#define RTL8367B_PORT_3			BIT(3)
+#define RTL8367B_PORT_4			BIT(4)
+#define RTL8367B_PORT_E0		BIT(5)	/* External port 0 */
+#define RTL8367B_PORT_E1		BIT(6)	/* External port 1 */
+#define RTL8367B_PORT_E2		BIT(7)	/* External port 2 */
+
+#define RTL8367B_PORTS_ALL					\
+	(RTL8367B_PORT_0 | RTL8367B_PORT_1 | RTL8367B_PORT_2 |	\
+	 RTL8367B_PORT_3 | RTL8367B_PORT_4 | RTL8367B_PORT_E0 | \
+	 RTL8367B_PORT_E1 | RTL8367B_PORT_E2)
+
+#define RTL8367B_PORTS_ALL_BUT_CPU				\
+	(RTL8367B_PORT_0 | RTL8367B_PORT_1 | RTL8367B_PORT_2 |	\
+	 RTL8367B_PORT_3 | RTL8367B_PORT_4 | RTL8367B_PORT_E1 |	\
+	 RTL8367B_PORT_E2)
+
+struct rtl8367b_initval {
+	u16 reg;
+	u16 val;
+};
+
+static struct rtl8366_mib_counter
+rtl8367b_mib_counters[RTL8367B_NUM_MIB_COUNTERS] = {
+	{0,   0, 4, "ifInOctets"			},
+	{0,   4, 2, "dot3StatsFCSErrors"		},
+	{0,   6, 2, "dot3StatsSymbolErrors"		},
+	{0,   8, 2, "dot3InPauseFrames"			},
+	{0,  10, 2, "dot3ControlInUnknownOpcodes"	},
+	{0,  12, 2, "etherStatsFragments"		},
+	{0,  14, 2, "etherStatsJabbers"			},
+	{0,  16, 2, "ifInUcastPkts"			},
+	{0,  18, 2, "etherStatsDropEvents"		},
+	{0,  20, 2, "ifInMulticastPkts"			},
+	{0,  22, 2, "ifInBroadcastPkts"			},
+	{0,  24, 2, "inMldChecksumError"		},
+	{0,  26, 2, "inIgmpChecksumError"		},
+	{0,  28, 2, "inMldSpecificQuery"		},
+	{0,  30, 2, "inMldGeneralQuery"			},
+	{0,  32, 2, "inIgmpSpecificQuery"		},
+	{0,  34, 2, "inIgmpGeneralQuery"		},
+	{0,  36, 2, "inMldLeaves"			},
+	{0,  38, 2, "inIgmpLeaves"			},
+
+	{0,  40, 4, "etherStatsOctets"			},
+	{0,  44, 2, "etherStatsUnderSizePkts"		},
+	{0,  46, 2, "etherOversizeStats"		},
+	{0,  48, 2, "etherStatsPkts64Octets"		},
+	{0,  50, 2, "etherStatsPkts65to127Octets"	},
+	{0,  52, 2, "etherStatsPkts128to255Octets"	},
+	{0,  54, 2, "etherStatsPkts256to511Octets"	},
+	{0,  56, 2, "etherStatsPkts512to1023Octets"	},
+	{0,  58, 2, "etherStatsPkts1024to1518Octets"	},
+
+	{0,  60, 4, "ifOutOctets"			},
+	{0,  64, 2, "dot3StatsSingleCollisionFrames"	},
+	{0,  66, 2, "dot3StatMultipleCollisionFrames"	},
+	{0,  68, 2, "dot3sDeferredTransmissions"	},
+	{0,  70, 2, "dot3StatsLateCollisions"		},
+	{0,  72, 2, "etherStatsCollisions"		},
+	{0,  74, 2, "dot3StatsExcessiveCollisions"	},
+	{0,  76, 2, "dot3OutPauseFrames"		},
+	{0,  78, 2, "ifOutDiscards"			},
+	{0,  80, 2, "dot1dTpPortInDiscards"		},
+	{0,  82, 2, "ifOutUcastPkts"			},
+	{0,  84, 2, "ifOutMulticastPkts"		},
+	{0,  86, 2, "ifOutBroadcastPkts"		},
+	{0,  88, 2, "outOampduPkts"			},
+	{0,  90, 2, "inOampduPkts"			},
+	{0,  92, 2, "inIgmpJoinsSuccess"		},
+	{0,  94, 2, "inIgmpJoinsFail"			},
+	{0,  96, 2, "inMldJoinsSuccess"			},
+	{0,  98, 2, "inMldJoinsFail"			},
+	{0, 100, 2, "inReportSuppressionDrop"		},
+	{0, 102, 2, "inLeaveSuppressionDrop"		},
+	{0, 104, 2, "outIgmpReports"			},
+	{0, 106, 2, "outIgmpLeaves"			},
+	{0, 108, 2, "outIgmpGeneralQuery"		},
+	{0, 110, 2, "outIgmpSpecificQuery"		},
+	{0, 112, 2, "outMldReports"			},
+	{0, 114, 2, "outMldLeaves"			},
+	{0, 116, 2, "outMldGeneralQuery"		},
+	{0, 118, 2, "outMldSpecificQuery"		},
+	{0, 120, 2, "inKnownMulticastPkts"		},
+};
+
+#define REG_RD(_smi, _reg, _val)					\
+	do {								\
+		err = rtl8366_smi_read_reg(_smi, _reg, _val);		\
+		if (err)						\
+			return err;					\
+	} while (0)
+
+#define REG_WR(_smi, _reg, _val)					\
+	do {								\
+		err = rtl8366_smi_write_reg(_smi, _reg, _val);		\
+		if (err)						\
+			return err;					\
+	} while (0)
+
+#define REG_RMW(_smi, _reg, _mask, _val)				\
+	do {								\
+		err = rtl8366_smi_rmwr(_smi, _reg, _mask, _val);	\
+		if (err)						\
+			return err;					\
+	} while (0)
+
+static const struct rtl8367b_initval rtl8367r_vb_initvals_0[] = {
+	{0x1B03, 0x0876}, {0x1200, 0x7FC4}, {0x0301, 0x0026}, {0x1722, 0x0E14},
+	{0x205F, 0x0002}, {0x2059, 0x1A00}, {0x205F, 0x0000}, {0x207F, 0x0002},
+	{0x2077, 0x0000}, {0x2078, 0x0000}, {0x2079, 0x0000}, {0x207A, 0x0000},
+	{0x207B, 0x0000}, {0x207F, 0x0000}, {0x205F, 0x0002}, {0x2053, 0x0000},
+	{0x2054, 0x0000}, {0x2055, 0x0000}, {0x2056, 0x0000}, {0x2057, 0x0000},
+	{0x205F, 0x0000}, {0x12A4, 0x110A}, {0x12A6, 0x150A}, {0x13F1, 0x0013},
+	{0x13F4, 0x0010}, {0x13F5, 0x0000}, {0x0018, 0x0F00}, {0x0038, 0x0F00},
+	{0x0058, 0x0F00}, {0x0078, 0x0F00}, {0x0098, 0x0F00}, {0x12B6, 0x0C02},
+	{0x12B7, 0x030F}, {0x12B8, 0x11FF}, {0x12BC, 0x0004}, {0x1362, 0x0115},
+	{0x1363, 0x0002}, {0x1363, 0x0000}, {0x133F, 0x0030}, {0x133E, 0x000E},
+	{0x221F, 0x0007}, {0x221E, 0x002D}, {0x2218, 0xF030}, {0x221F, 0x0007},
+	{0x221E, 0x0023}, {0x2216, 0x0005}, {0x2215, 0x00B9}, {0x2219, 0x0044},
+	{0x2215, 0x00BA}, {0x2219, 0x0020}, {0x2215, 0x00BB}, {0x2219, 0x00C1},
+	{0x2215, 0x0148}, {0x2219, 0x0096}, {0x2215, 0x016E}, {0x2219, 0x0026},
+	{0x2216, 0x0000}, {0x2216, 0x0000}, {0x221E, 0x002D}, {0x2218, 0xF010},
+	{0x221F, 0x0007}, {0x221E, 0x0020}, {0x2215, 0x0D00}, {0x221F, 0x0000},
+	{0x221F, 0x0000}, {0x2217, 0x2160}, {0x221F, 0x0001}, {0x2210, 0xF25E},
+	{0x221F, 0x0007}, {0x221E, 0x0042}, {0x2215, 0x0F00}, {0x2215, 0x0F00},
+	{0x2216, 0x7408}, {0x2215, 0x0E00}, {0x2215, 0x0F00}, {0x2215, 0x0F01},
+	{0x2216, 0x4000}, {0x2215, 0x0E01}, {0x2215, 0x0F01}, {0x2215, 0x0F02},
+	{0x2216, 0x9400}, {0x2215, 0x0E02}, {0x2215, 0x0F02}, {0x2215, 0x0F03},
+	{0x2216, 0x7408}, {0x2215, 0x0E03}, {0x2215, 0x0F03}, {0x2215, 0x0F04},
+	{0x2216, 0x4008}, {0x2215, 0x0E04}, {0x2215, 0x0F04}, {0x2215, 0x0F05},
+	{0x2216, 0x9400}, {0x2215, 0x0E05}, {0x2215, 0x0F05}, {0x2215, 0x0F06},
+	{0x2216, 0x0803}, {0x2215, 0x0E06}, {0x2215, 0x0F06}, {0x2215, 0x0D00},
+	{0x2215, 0x0100}, {0x221F, 0x0001}, {0x2210, 0xF05E}, {0x221F, 0x0000},
+	{0x2217, 0x2100}, {0x221F, 0x0000}, {0x220D, 0x0003}, {0x220E, 0x0015},
+	{0x220D, 0x4003}, {0x220E, 0x0006}, {0x221F, 0x0000}, {0x2200, 0x1340},
+	{0x133F, 0x0010}, {0x12A0, 0x0058}, {0x12A1, 0x0058}, {0x133E, 0x000E},
+	{0x133F, 0x0030}, {0x221F, 0x0000}, {0x2210, 0x0166}, {0x221F, 0x0000},
+	{0x133E, 0x000E}, {0x133F, 0x0010}, {0x133F, 0x0030}, {0x133E, 0x000E},
+	{0x221F, 0x0005}, {0x2205, 0xFFF6}, {0x2206, 0x0080}, {0x2205, 0x8B6E},
+	{0x2206, 0x0000}, {0x220F, 0x0100}, {0x2205, 0x8000}, {0x2206, 0x0280},
+	{0x2206, 0x28F7}, {0x2206, 0x00E0}, {0x2206, 0xFFF7}, {0x2206, 0xA080},
+	{0x2206, 0x02AE}, {0x2206, 0xF602}, {0x2206, 0x0153}, {0x2206, 0x0201},
+	{0x2206, 0x6602}, {0x2206, 0x80B9}, {0x2206, 0xE08B}, {0x2206, 0x8CE1},
+	{0x2206, 0x8B8D}, {0x2206, 0x1E01}, {0x2206, 0xE18B}, {0x2206, 0x8E1E},
+	{0x2206, 0x01A0}, {0x2206, 0x00E7}, {0x2206, 0xAEDB}, {0x2206, 0xEEE0},
+	{0x2206, 0x120E}, {0x2206, 0xEEE0}, {0x2206, 0x1300}, {0x2206, 0xEEE0},
+	{0x2206, 0x2001}, {0x2206, 0xEEE0}, {0x2206, 0x2166}, {0x2206, 0xEEE0},
+	{0x2206, 0xC463}, {0x2206, 0xEEE0}, {0x2206, 0xC5E8}, {0x2206, 0xEEE0},
+	{0x2206, 0xC699}, {0x2206, 0xEEE0}, {0x2206, 0xC7C2}, {0x2206, 0xEEE0},
+	{0x2206, 0xC801}, {0x2206, 0xEEE0}, {0x2206, 0xC913}, {0x2206, 0xEEE0},
+	{0x2206, 0xCA30}, {0x2206, 0xEEE0}, {0x2206, 0xCB3E}, {0x2206, 0xEEE0},
+	{0x2206, 0xDCE1}, {0x2206, 0xEEE0}, {0x2206, 0xDD00}, {0x2206, 0xEEE2},
+	{0x2206, 0x0001}, {0x2206, 0xEEE2}, {0x2206, 0x0100}, {0x2206, 0xEEE4},
+	{0x2206, 0x8860}, {0x2206, 0xEEE4}, {0x2206, 0x8902}, {0x2206, 0xEEE4},
+	{0x2206, 0x8C00}, {0x2206, 0xEEE4}, {0x2206, 0x8D30}, {0x2206, 0xEEEA},
+	{0x2206, 0x1480}, {0x2206, 0xEEEA}, {0x2206, 0x1503}, {0x2206, 0xEEEA},
+	{0x2206, 0xC600}, {0x2206, 0xEEEA}, {0x2206, 0xC706}, {0x2206, 0xEE85},
+	{0x2206, 0xEE00}, {0x2206, 0xEE85}, {0x2206, 0xEF00}, {0x2206, 0xEE8B},
+	{0x2206, 0x6750}, {0x2206, 0xEE8B}, {0x2206, 0x6632}, {0x2206, 0xEE8A},
+	{0x2206, 0xD448}, {0x2206, 0xEE8A}, {0x2206, 0xD548}, {0x2206, 0xEE8A},
+	{0x2206, 0xD649}, {0x2206, 0xEE8A}, {0x2206, 0xD7F8}, {0x2206, 0xEE8B},
+	{0x2206, 0x85E2}, {0x2206, 0xEE8B}, {0x2206, 0x8700}, {0x2206, 0xEEFF},
+	{0x2206, 0xF600}, {0x2206, 0xEEFF}, {0x2206, 0xF7FC}, {0x2206, 0x04F8},
+	{0x2206, 0xE08B}, {0x2206, 0x8EAD}, {0x2206, 0x2023}, {0x2206, 0xF620},
+	{0x2206, 0xE48B}, {0x2206, 0x8E02}, {0x2206, 0x2877}, {0x2206, 0x0225},
+	{0x2206, 0xC702}, {0x2206, 0x26A1}, {0x2206, 0x0281}, {0x2206, 0xB302},
+	{0x2206, 0x8496}, {0x2206, 0x0202}, {0x2206, 0xA102}, {0x2206, 0x27F1},
+	{0x2206, 0x0228}, {0x2206, 0xF902}, {0x2206, 0x2AA0}, {0x2206, 0x0282},
+	{0x2206, 0xB8E0}, {0x2206, 0x8B8E}, {0x2206, 0xAD21}, {0x2206, 0x08F6},
+	{0x2206, 0x21E4}, {0x2206, 0x8B8E}, {0x2206, 0x0202}, {0x2206, 0x80E0},
+	{0x2206, 0x8B8E}, {0x2206, 0xAD22}, {0x2206, 0x05F6}, {0x2206, 0x22E4},
+	{0x2206, 0x8B8E}, {0x2206, 0xE08B}, {0x2206, 0x8EAD}, {0x2206, 0x2305},
+	{0x2206, 0xF623}, {0x2206, 0xE48B}, {0x2206, 0x8EE0}, {0x2206, 0x8B8E},
+	{0x2206, 0xAD24}, {0x2206, 0x08F6}, {0x2206, 0x24E4}, {0x2206, 0x8B8E},
+	{0x2206, 0x0227}, {0x2206, 0x6AE0}, {0x2206, 0x8B8E}, {0x2206, 0xAD25},
+	{0x2206, 0x05F6}, {0x2206, 0x25E4}, {0x2206, 0x8B8E}, {0x2206, 0xE08B},
+	{0x2206, 0x8EAD}, {0x2206, 0x260B}, {0x2206, 0xF626}, {0x2206, 0xE48B},
+	{0x2206, 0x8E02}, {0x2206, 0x830D}, {0x2206, 0x021D}, {0x2206, 0x6BE0},
+	{0x2206, 0x8B8E}, {0x2206, 0xAD27}, {0x2206, 0x05F6}, {0x2206, 0x27E4},
+	{0x2206, 0x8B8E}, {0x2206, 0x0281}, {0x2206, 0x4402}, {0x2206, 0x045C},
+	{0x2206, 0xFC04}, {0x2206, 0xF8E0}, {0x2206, 0x8B83}, {0x2206, 0xAD23},
+	{0x2206, 0x30E0}, {0x2206, 0xE022}, {0x2206, 0xE1E0}, {0x2206, 0x2359},
+	{0x2206, 0x02E0}, {0x2206, 0x85EF}, {0x2206, 0xE585}, {0x2206, 0xEFAC},
+	{0x2206, 0x2907}, {0x2206, 0x1F01}, {0x2206, 0x9E51}, {0x2206, 0xAD29},
+	{0x2206, 0x20E0}, {0x2206, 0x8B83}, {0x2206, 0xAD21}, {0x2206, 0x06E1},
+	{0x2206, 0x8B84}, {0x2206, 0xAD28}, {0x2206, 0x42E0}, {0x2206, 0x8B85},
+	{0x2206, 0xAD21}, {0x2206, 0x06E1}, {0x2206, 0x8B84}, {0x2206, 0xAD29},
+	{0x2206, 0x36BF}, {0x2206, 0x34BF}, {0x2206, 0x022C}, {0x2206, 0x31AE},
+	{0x2206, 0x2EE0}, {0x2206, 0x8B83}, {0x2206, 0xAD21}, {0x2206, 0x10E0},
+	{0x2206, 0x8B84}, {0x2206, 0xF620}, {0x2206, 0xE48B}, {0x2206, 0x84EE},
+	{0x2206, 0x8ADA}, {0x2206, 0x00EE}, {0x2206, 0x8ADB}, {0x2206, 0x00E0},
+	{0x2206, 0x8B85}, {0x2206, 0xAD21}, {0x2206, 0x0CE0}, {0x2206, 0x8B84},
+	{0x2206, 0xF621}, {0x2206, 0xE48B}, {0x2206, 0x84EE}, {0x2206, 0x8B72},
+	{0x2206, 0xFFBF}, {0x2206, 0x34C2}, {0x2206, 0x022C}, {0x2206, 0x31FC},
+	{0x2206, 0x04F8}, {0x2206, 0xFAEF}, {0x2206, 0x69E0}, {0x2206, 0x8B85},
+	{0x2206, 0xAD21}, {0x2206, 0x42E0}, {0x2206, 0xE022}, {0x2206, 0xE1E0},
+	{0x2206, 0x2358}, {0x2206, 0xC059}, {0x2206, 0x021E}, {0x2206, 0x01E1},
+	{0x2206, 0x8B72}, {0x2206, 0x1F10}, {0x2206, 0x9E2F}, {0x2206, 0xE48B},
+	{0x2206, 0x72AD}, {0x2206, 0x2123}, {0x2206, 0xE18B}, {0x2206, 0x84F7},
+	{0x2206, 0x29E5}, {0x2206, 0x8B84}, {0x2206, 0xAC27}, {0x2206, 0x10AC},
+	{0x2206, 0x2605}, {0x2206, 0x0205}, {0x2206, 0x23AE}, {0x2206, 0x1602},
+	{0x2206, 0x0535}, {0x2206, 0x0282}, {0x2206, 0x30AE}, {0x2206, 0x0E02},
+	{0x2206, 0x056A}, {0x2206, 0x0282}, {0x2206, 0x75AE}, {0x2206, 0x0602},
+	{0x2206, 0x04DC}, {0x2206, 0x0282}, {0x2206, 0x04EF}, {0x2206, 0x96FE},
+	{0x2206, 0xFC04}, {0x2206, 0xF8F9}, {0x2206, 0xE08B}, {0x2206, 0x87AD},
+	{0x2206, 0x2321}, {0x2206, 0xE0EA}, {0x2206, 0x14E1}, {0x2206, 0xEA15},
+	{0x2206, 0xAD26}, {0x2206, 0x18F6}, {0x2206, 0x27E4}, {0x2206, 0xEA14},
+	{0x2206, 0xE5EA}, {0x2206, 0x15F6}, {0x2206, 0x26E4}, {0x2206, 0xEA14},
+	{0x2206, 0xE5EA}, {0x2206, 0x15F7}, {0x2206, 0x27E4}, {0x2206, 0xEA14},
+	{0x2206, 0xE5EA}, {0x2206, 0x15FD}, {0x2206, 0xFC04}, {0x2206, 0xF8F9},
+	{0x2206, 0xE08B}, {0x2206, 0x87AD}, {0x2206, 0x233A}, {0x2206, 0xAD22},
+	{0x2206, 0x37E0}, {0x2206, 0xE020}, {0x2206, 0xE1E0}, {0x2206, 0x21AC},
+	{0x2206, 0x212E}, {0x2206, 0xE0EA}, {0x2206, 0x14E1}, {0x2206, 0xEA15},
+	{0x2206, 0xF627}, {0x2206, 0xE4EA}, {0x2206, 0x14E5}, {0x2206, 0xEA15},
+	{0x2206, 0xE2EA}, {0x2206, 0x12E3}, {0x2206, 0xEA13}, {0x2206, 0x5A8F},
+	{0x2206, 0x6A20}, {0x2206, 0xE6EA}, {0x2206, 0x12E7}, {0x2206, 0xEA13},
+	{0x2206, 0xF726}, {0x2206, 0xE4EA}, {0x2206, 0x14E5}, {0x2206, 0xEA15},
+	{0x2206, 0xF727}, {0x2206, 0xE4EA}, {0x2206, 0x14E5}, {0x2206, 0xEA15},
+	{0x2206, 0xFDFC}, {0x2206, 0x04F8}, {0x2206, 0xF9E0}, {0x2206, 0x8B87},
+	{0x2206, 0xAD23}, {0x2206, 0x38AD}, {0x2206, 0x2135}, {0x2206, 0xE0E0},
+	{0x2206, 0x20E1}, {0x2206, 0xE021}, {0x2206, 0xAC21}, {0x2206, 0x2CE0},
+	{0x2206, 0xEA14}, {0x2206, 0xE1EA}, {0x2206, 0x15F6}, {0x2206, 0x27E4},
+	{0x2206, 0xEA14}, {0x2206, 0xE5EA}, {0x2206, 0x15E2}, {0x2206, 0xEA12},
+	{0x2206, 0xE3EA}, {0x2206, 0x135A}, {0x2206, 0x8FE6}, {0x2206, 0xEA12},
+	{0x2206, 0xE7EA}, {0x2206, 0x13F7}, {0x2206, 0x26E4}, {0x2206, 0xEA14},
+	{0x2206, 0xE5EA}, {0x2206, 0x15F7}, {0x2206, 0x27E4}, {0x2206, 0xEA14},
+	{0x2206, 0xE5EA}, {0x2206, 0x15FD}, {0x2206, 0xFC04}, {0x2206, 0xF8FA},
+	{0x2206, 0xEF69}, {0x2206, 0xE08B}, {0x2206, 0x86AD}, {0x2206, 0x2146},
+	{0x2206, 0xE0E0}, {0x2206, 0x22E1}, {0x2206, 0xE023}, {0x2206, 0x58C0},
+	{0x2206, 0x5902}, {0x2206, 0x1E01}, {0x2206, 0xE18B}, {0x2206, 0x651F},
+	{0x2206, 0x109E}, {0x2206, 0x33E4}, {0x2206, 0x8B65}, {0x2206, 0xAD21},
+	{0x2206, 0x22AD}, {0x2206, 0x272A}, {0x2206, 0xD400}, {0x2206, 0x01BF},
+	{0x2206, 0x34F2}, {0x2206, 0x022C}, {0x2206, 0xA2BF}, {0x2206, 0x34F5},
+	{0x2206, 0x022C}, {0x2206, 0xE0E0}, {0x2206, 0x8B67}, {0x2206, 0x1B10},
+	{0x2206, 0xAA14}, {0x2206, 0xE18B}, {0x2206, 0x660D}, {0x2206, 0x1459},
+	{0x2206, 0x0FAE}, {0x2206, 0x05E1}, {0x2206, 0x8B66}, {0x2206, 0x590F},
+	{0x2206, 0xBF85}, {0x2206, 0x6102}, {0x2206, 0x2CA2}, {0x2206, 0xEF96},
+	{0x2206, 0xFEFC}, {0x2206, 0x04F8}, {0x2206, 0xF9FA}, {0x2206, 0xFBEF},
+	{0x2206, 0x79E2}, {0x2206, 0x8AD2}, {0x2206, 0xAC19}, {0x2206, 0x2DE0},
+	{0x2206, 0xE036}, {0x2206, 0xE1E0}, {0x2206, 0x37EF}, {0x2206, 0x311F},
+	{0x2206, 0x325B}, {0x2206, 0x019E}, {0x2206, 0x1F7A}, {0x2206, 0x0159},
+	{0x2206, 0x019F}, {0x2206, 0x0ABF}, {0x2206, 0x348E}, {0x2206, 0x022C},
+	{0x2206, 0x31F6}, {0x2206, 0x06AE}, {0x2206, 0x0FF6}, {0x2206, 0x0302},
+	{0x2206, 0x0470}, {0x2206, 0xF703}, {0x2206, 0xF706}, {0x2206, 0xBF34},
+	{0x2206, 0x9302}, {0x2206, 0x2C31}, {0x2206, 0xAC1A}, {0x2206, 0x25E0},
+	{0x2206, 0xE022}, {0x2206, 0xE1E0}, {0x2206, 0x23EF}, {0x2206, 0x300D},
+	{0x2206, 0x311F}, {0x2206, 0x325B}, {0x2206, 0x029E}, {0x2206, 0x157A},
+	{0x2206, 0x0258}, {0x2206, 0xC4A0}, {0x2206, 0x0408}, {0x2206, 0xBF34},
+	{0x2206, 0x9E02}, {0x2206, 0x2C31}, {0x2206, 0xAE06}, {0x2206, 0xBF34},
+	{0x2206, 0x9C02}, {0x2206, 0x2C31}, {0x2206, 0xAC1B}, {0x2206, 0x4AE0},
+	{0x2206, 0xE012}, {0x2206, 0xE1E0}, {0x2206, 0x13EF}, {0x2206, 0x300D},
+	{0x2206, 0x331F}, {0x2206, 0x325B}, {0x2206, 0x1C9E}, {0x2206, 0x3AEF},
+	{0x2206, 0x325B}, {0x2206, 0x1C9F}, {0x2206, 0x09BF}, {0x2206, 0x3498},
+	{0x2206, 0x022C}, {0x2206, 0x3102}, {0x2206, 0x83C5}, {0x2206, 0x5A03},
+	{0x2206, 0x0D03}, {0x2206, 0x581C}, {0x2206, 0x1E20}, {0x2206, 0x0207},
+	{0x2206, 0xA0A0}, {0x2206, 0x000E}, {0x2206, 0x0284}, {0x2206, 0x17AD},
+	{0x2206, 0x1817}, {0x2206, 0xBF34}, {0x2206, 0x9A02}, {0x2206, 0x2C31},
+	{0x2206, 0xAE0F}, {0x2206, 0xBF34}, {0x2206, 0xC802}, {0x2206, 0x2C31},
+	{0x2206, 0xBF34}, {0x2206, 0xC502}, {0x2206, 0x2C31}, {0x2206, 0x0284},
+	{0x2206, 0x52E6}, {0x2206, 0x8AD2}, {0x2206, 0xEF97}, {0x2206, 0xFFFE},
+	{0x2206, 0xFDFC}, {0x2206, 0x04F8}, {0x2206, 0xBF34}, {0x2206, 0xDA02},
+	{0x2206, 0x2CE0}, {0x2206, 0xE58A}, {0x2206, 0xD3BF}, {0x2206, 0x34D4},
+	{0x2206, 0x022C}, {0x2206, 0xE00C}, {0x2206, 0x1159}, {0x2206, 0x02E0},
+	{0x2206, 0x8AD3}, {0x2206, 0x1E01}, {0x2206, 0xE48A}, {0x2206, 0xD3D1},
+	{0x2206, 0x00BF}, {0x2206, 0x34DA}, {0x2206, 0x022C}, {0x2206, 0xA2D1},
+	{0x2206, 0x01BF}, {0x2206, 0x34D4}, {0x2206, 0x022C}, {0x2206, 0xA2BF},
+	{0x2206, 0x34CB}, {0x2206, 0x022C}, {0x2206, 0xE0E5}, {0x2206, 0x8ACE},
+	{0x2206, 0xBF85}, {0x2206, 0x6702}, {0x2206, 0x2CE0}, {0x2206, 0xE58A},
+	{0x2206, 0xCFBF}, {0x2206, 0x8564}, {0x2206, 0x022C}, {0x2206, 0xE0E5},
+	{0x2206, 0x8AD0}, {0x2206, 0xBF85}, {0x2206, 0x6A02}, {0x2206, 0x2CE0},
+	{0x2206, 0xE58A}, {0x2206, 0xD1FC}, {0x2206, 0x04F8}, {0x2206, 0xE18A},
+	{0x2206, 0xD1BF}, {0x2206, 0x856A}, {0x2206, 0x022C}, {0x2206, 0xA2E1},
+	{0x2206, 0x8AD0}, {0x2206, 0xBF85}, {0x2206, 0x6402}, {0x2206, 0x2CA2},
+	{0x2206, 0xE18A}, {0x2206, 0xCFBF}, {0x2206, 0x8567}, {0x2206, 0x022C},
+	{0x2206, 0xA2E1}, {0x2206, 0x8ACE}, {0x2206, 0xBF34}, {0x2206, 0xCB02},
+	{0x2206, 0x2CA2}, {0x2206, 0xE18A}, {0x2206, 0xD3BF}, {0x2206, 0x34DA},
+	{0x2206, 0x022C}, {0x2206, 0xA2E1}, {0x2206, 0x8AD3}, {0x2206, 0x0D11},
+	{0x2206, 0xBF34}, {0x2206, 0xD402}, {0x2206, 0x2CA2}, {0x2206, 0xFC04},
+	{0x2206, 0xF9A0}, {0x2206, 0x0405}, {0x2206, 0xE38A}, {0x2206, 0xD4AE},
+	{0x2206, 0x13A0}, {0x2206, 0x0805}, {0x2206, 0xE38A}, {0x2206, 0xD5AE},
+	{0x2206, 0x0BA0}, {0x2206, 0x0C05}, {0x2206, 0xE38A}, {0x2206, 0xD6AE},
+	{0x2206, 0x03E3}, {0x2206, 0x8AD7}, {0x2206, 0xEF13}, {0x2206, 0xBF34},
+	{0x2206, 0xCB02}, {0x2206, 0x2CA2}, {0x2206, 0xEF13}, {0x2206, 0x0D11},
+	{0x2206, 0xBF85}, {0x2206, 0x6702}, {0x2206, 0x2CA2}, {0x2206, 0xEF13},
+	{0x2206, 0x0D14}, {0x2206, 0xBF85}, {0x2206, 0x6402}, {0x2206, 0x2CA2},
+	{0x2206, 0xEF13}, {0x2206, 0x0D17}, {0x2206, 0xBF85}, {0x2206, 0x6A02},
+	{0x2206, 0x2CA2}, {0x2206, 0xFD04}, {0x2206, 0xF8E0}, {0x2206, 0x8B85},
+	{0x2206, 0xAD27}, {0x2206, 0x2DE0}, {0x2206, 0xE036}, {0x2206, 0xE1E0},
+	{0x2206, 0x37E1}, {0x2206, 0x8B73}, {0x2206, 0x1F10}, {0x2206, 0x9E20},
+	{0x2206, 0xE48B}, {0x2206, 0x73AC}, {0x2206, 0x200B}, {0x2206, 0xAC21},
+	{0x2206, 0x0DAC}, {0x2206, 0x250F}, {0x2206, 0xAC27}, {0x2206, 0x0EAE},
+	{0x2206, 0x0F02}, {0x2206, 0x84CC}, {0x2206, 0xAE0A}, {0x2206, 0x0284},
+	{0x2206, 0xD1AE}, {0x2206, 0x05AE}, {0x2206, 0x0302}, {0x2206, 0x84D8},
+	{0x2206, 0xFC04}, {0x2206, 0xEE8B}, {0x2206, 0x6800}, {0x2206, 0x0402},
+	{0x2206, 0x84E5}, {0x2206, 0x0285}, {0x2206, 0x2804}, {0x2206, 0x0285},
+	{0x2206, 0x4904}, {0x2206, 0xEE8B}, {0x2206, 0x6800}, {0x2206, 0xEE8B},
+	{0x2206, 0x6902}, {0x2206, 0x04F8}, {0x2206, 0xF9E0}, {0x2206, 0x8B85},
+	{0x2206, 0xAD26}, {0x2206, 0x38D0}, {0x2206, 0x0B02}, {0x2206, 0x2B4D},
+	{0x2206, 0x5882}, {0x2206, 0x7882}, {0x2206, 0x9F2D}, {0x2206, 0xE08B},
+	{0x2206, 0x68E1}, {0x2206, 0x8B69}, {0x2206, 0x1F10}, {0x2206, 0x9EC8},
+	{0x2206, 0x10E4}, {0x2206, 0x8B68}, {0x2206, 0xE0E0}, {0x2206, 0x00E1},
+	{0x2206, 0xE001}, {0x2206, 0xF727}, {0x2206, 0xE4E0}, {0x2206, 0x00E5},
+	{0x2206, 0xE001}, {0x2206, 0xE2E0}, {0x2206, 0x20E3}, {0x2206, 0xE021},
+	{0x2206, 0xAD30}, {0x2206, 0xF7F6}, {0x2206, 0x27E4}, {0x2206, 0xE000},
+	{0x2206, 0xE5E0}, {0x2206, 0x01FD}, {0x2206, 0xFC04}, {0x2206, 0xF8FA},
+	{0x2206, 0xEF69}, {0x2206, 0xE08B}, {0x2206, 0x86AD}, {0x2206, 0x2212},
+	{0x2206, 0xE0E0}, {0x2206, 0x14E1}, {0x2206, 0xE015}, {0x2206, 0xAD26},
+	{0x2206, 0x9CE1}, {0x2206, 0x85E0}, {0x2206, 0xBF85}, {0x2206, 0x6D02},
+	{0x2206, 0x2CA2}, {0x2206, 0xEF96}, {0x2206, 0xFEFC}, {0x2206, 0x04F8},
+	{0x2206, 0xFAEF}, {0x2206, 0x69E0}, {0x2206, 0x8B86}, {0x2206, 0xAD22},
+	{0x2206, 0x09E1}, {0x2206, 0x85E1}, {0x2206, 0xBF85}, {0x2206, 0x6D02},
+	{0x2206, 0x2CA2}, {0x2206, 0xEF96}, {0x2206, 0xFEFC}, {0x2206, 0x0464},
+	{0x2206, 0xE48C}, {0x2206, 0xFDE4}, {0x2206, 0x80CA}, {0x2206, 0xE480},
+	{0x2206, 0x66E0}, {0x2206, 0x8E70}, {0x2206, 0xE076}, {0x2205, 0xE142},
+	{0x2206, 0x0701}, {0x2205, 0xE140}, {0x2206, 0x0405}, {0x220F, 0x0000},
+	{0x221F, 0x0000}, {0x2200, 0x1340}, {0x133E, 0x000E}, {0x133F, 0x0010},
+	{0x13EB, 0x11BB}
+};
+
+static const struct rtl8367b_initval rtl8367r_vb_initvals_1[] = {
+	{0x1B03, 0x0876}, {0x1200, 0x7FC4}, {0x1305, 0xC000}, {0x121E, 0x03CA},
+	{0x1233, 0x0352}, {0x1234, 0x0064}, {0x1237, 0x0096}, {0x1238, 0x0078},
+	{0x1239, 0x0084}, {0x123A, 0x0030}, {0x205F, 0x0002}, {0x2059, 0x1A00},
+	{0x205F, 0x0000}, {0x207F, 0x0002}, {0x2077, 0x0000}, {0x2078, 0x0000},
+	{0x2079, 0x0000}, {0x207A, 0x0000}, {0x207B, 0x0000}, {0x207F, 0x0000},
+	{0x205F, 0x0002}, {0x2053, 0x0000}, {0x2054, 0x0000}, {0x2055, 0x0000},
+	{0x2056, 0x0000}, {0x2057, 0x0000}, {0x205F, 0x0000}, {0x133F, 0x0030},
+	{0x133E, 0x000E}, {0x221F, 0x0005}, {0x2205, 0x8B86}, {0x2206, 0x800E},
+	{0x221F, 0x0000}, {0x133F, 0x0010}, {0x12A3, 0x2200}, {0x6107, 0xE58B},
+	{0x6103, 0xA970}, {0x0018, 0x0F00}, {0x0038, 0x0F00}, {0x0058, 0x0F00},
+	{0x0078, 0x0F00}, {0x0098, 0x0F00}, {0x133F, 0x0030}, {0x133E, 0x000E},
+	{0x221F, 0x0005}, {0x2205, 0x8B6E}, {0x2206, 0x0000}, {0x220F, 0x0100},
+	{0x2205, 0xFFF6}, {0x2206, 0x0080}, {0x2205, 0x8000}, {0x2206, 0x0280},
+	{0x2206, 0x2BF7}, {0x2206, 0x00E0}, {0x2206, 0xFFF7}, {0x2206, 0xA080},
+	{0x2206, 0x02AE}, {0x2206, 0xF602}, {0x2206, 0x0153}, {0x2206, 0x0201},
+	{0x2206, 0x6602}, {0x2206, 0x8044}, {0x2206, 0x0201}, {0x2206, 0x7CE0},
+	{0x2206, 0x8B8C}, {0x2206, 0xE18B}, {0x2206, 0x8D1E}, {0x2206, 0x01E1},
+	{0x2206, 0x8B8E}, {0x2206, 0x1E01}, {0x2206, 0xA000}, {0x2206, 0xE4AE},
+	{0x2206, 0xD8EE}, {0x2206, 0x85C0}, {0x2206, 0x00EE}, {0x2206, 0x85C1},
+	{0x2206, 0x00EE}, {0x2206, 0x8AFC}, {0x2206, 0x07EE}, {0x2206, 0x8AFD},
+	{0x2206, 0x73EE}, {0x2206, 0xFFF6}, {0x2206, 0x00EE}, {0x2206, 0xFFF7},
+	{0x2206, 0xFC04}, {0x2206, 0xF8E0}, {0x2206, 0x8B8E}, {0x2206, 0xAD20},
+	{0x2206, 0x0302}, {0x2206, 0x8050}, {0x2206, 0xFC04}, {0x2206, 0xF8F9},
+	{0x2206, 0xE08B}, {0x2206, 0x85AD}, {0x2206, 0x2548}, {0x2206, 0xE08A},
+	{0x2206, 0xE4E1}, {0x2206, 0x8AE5}, {0x2206, 0x7C00}, {0x2206, 0x009E},
+	{0x2206, 0x35EE}, {0x2206, 0x8AE4}, {0x2206, 0x00EE}, {0x2206, 0x8AE5},
+	{0x2206, 0x00E0}, {0x2206, 0x8AFC}, {0x2206, 0xE18A}, {0x2206, 0xFDE2},
+	{0x2206, 0x85C0}, {0x2206, 0xE385}, {0x2206, 0xC102}, {0x2206, 0x2DAC},
+	{0x2206, 0xAD20}, {0x2206, 0x12EE}, {0x2206, 0x8AE4}, {0x2206, 0x03EE},
+	{0x2206, 0x8AE5}, {0x2206, 0xB7EE}, {0x2206, 0x85C0}, {0x2206, 0x00EE},
+	{0x2206, 0x85C1}, {0x2206, 0x00AE}, {0x2206, 0x1115}, {0x2206, 0xE685},
+	{0x2206, 0xC0E7}, {0x2206, 0x85C1}, {0x2206, 0xAE08}, {0x2206, 0xEE85},
+	{0x2206, 0xC000}, {0x2206, 0xEE85}, {0x2206, 0xC100}, {0x2206, 0xFDFC},
+	{0x2206, 0x0400}, {0x2205, 0xE142}, {0x2206, 0x0701}, {0x2205, 0xE140},
+	{0x2206, 0x0405}, {0x220F, 0x0000}, {0x221F, 0x0000}, {0x133E, 0x000E},
+	{0x133F, 0x0010}, {0x13EB, 0x11BB}, {0x207F, 0x0002}, {0x2073, 0x1D22},
+	{0x207F, 0x0000}, {0x133F, 0x0030}, {0x133E, 0x000E}, {0x2200, 0x1340},
+	{0x133E, 0x000E}, {0x133F, 0x0010},
+};
+
+static int rtl8367b_write_initvals(struct rtl8366_smi *smi,
+				  const struct rtl8367b_initval *initvals,
+				  int count)
+{
+	int err;
+	int i;
+
+	for (i = 0; i < count; i++)
+		REG_WR(smi, initvals[i].reg, initvals[i].val);
+
+	return 0;
+}
+
+static int rtl8367b_read_phy_reg(struct rtl8366_smi *smi,
+				u32 phy_addr, u32 phy_reg, u32 *val)
+{
+	int timeout;
+	u32 data;
+	int err;
+
+	if (phy_addr > RTL8367B_PHY_ADDR_MAX)
+		return -EINVAL;
+
+	if (phy_reg > RTL8367B_PHY_REG_MAX)
+		return -EINVAL;
+
+	REG_RD(smi, RTL8367B_IA_STATUS_REG, &data);
+	if (data & RTL8367B_IA_STATUS_PHY_BUSY)
+		return -ETIMEDOUT;
+
+	/* prepare address */
+	REG_WR(smi, RTL8367B_IA_ADDRESS_REG,
+	       RTL8367B_INTERNAL_PHY_REG(phy_addr, phy_reg));
+
+	/* send read command */
+	REG_WR(smi, RTL8367B_IA_CTRL_REG,
+	       RTL8367B_IA_CTRL_CMD_MASK | RTL8367B_IA_CTRL_RW_READ);
+
+	timeout = 5;
+	do {
+		REG_RD(smi, RTL8367B_IA_STATUS_REG, &data);
+		if ((data & RTL8367B_IA_STATUS_PHY_BUSY) == 0)
+			break;
+
+		if (timeout--) {
+			dev_err(smi->parent, "phy read timed out\n");
+			return -ETIMEDOUT;
+		}
+
+		udelay(1);
+	} while (1);
+
+	/* read data */
+	REG_RD(smi, RTL8367B_IA_READ_DATA_REG, val);
+
+	dev_dbg(smi->parent, "phy_read: addr:%02x, reg:%02x, val:%04x\n",
+		phy_addr, phy_reg, *val);
+	return 0;
+}
+
+static int rtl8367b_write_phy_reg(struct rtl8366_smi *smi,
+				 u32 phy_addr, u32 phy_reg, u32 val)
+{
+	int timeout;
+	u32 data;
+	int err;
+
+	dev_dbg(smi->parent, "phy_write: addr:%02x, reg:%02x, val:%04x\n",
+		phy_addr, phy_reg, val);
+
+	if (phy_addr > RTL8367B_PHY_ADDR_MAX)
+		return -EINVAL;
+
+	if (phy_reg > RTL8367B_PHY_REG_MAX)
+		return -EINVAL;
+
+	REG_RD(smi, RTL8367B_IA_STATUS_REG, &data);
+	if (data & RTL8367B_IA_STATUS_PHY_BUSY)
+		return -ETIMEDOUT;
+
+	/* preapre data */
+	REG_WR(smi, RTL8367B_IA_WRITE_DATA_REG, val);
+
+	/* prepare address */
+	REG_WR(smi, RTL8367B_IA_ADDRESS_REG,
+	       RTL8367B_INTERNAL_PHY_REG(phy_addr, phy_reg));
+
+	/* send write command */
+	REG_WR(smi, RTL8367B_IA_CTRL_REG,
+	       RTL8367B_IA_CTRL_CMD_MASK | RTL8367B_IA_CTRL_RW_WRITE);
+
+	timeout = 5;
+	do {
+		REG_RD(smi, RTL8367B_IA_STATUS_REG, &data);
+		if ((data & RTL8367B_IA_STATUS_PHY_BUSY) == 0)
+			break;
+
+		if (timeout--) {
+			dev_err(smi->parent, "phy write timed out\n");
+			return -ETIMEDOUT;
+		}
+
+		udelay(1);
+	} while (1);
+
+	return 0;
+}
+
+static int rtl8367b_init_regs(struct rtl8366_smi *smi)
+{
+	const struct rtl8367b_initval *initvals;
+	u32 chip_ver;
+	u32 rlvid;
+	int count;
+	int err;
+
+	REG_WR(smi, RTL8367B_RTL_MAGIC_ID_REG, RTL8367B_RTL_MAGIC_ID_VAL);
+	REG_RD(smi, RTL8367B_CHIP_VER_REG, &chip_ver);
+
+	rlvid = (chip_ver >> RTL8367B_CHIP_VER_RLVID_SHIFT) &
+		RTL8367B_CHIP_VER_RLVID_MASK;
+
+	switch (rlvid) {
+	case 0:
+		initvals = rtl8367r_vb_initvals_0;
+		count = ARRAY_SIZE(rtl8367r_vb_initvals_0);
+		break;
+
+	case 1:
+		initvals = rtl8367r_vb_initvals_1;
+		count = ARRAY_SIZE(rtl8367r_vb_initvals_1);
+		break;
+
+	default:
+		dev_err(smi->parent, "unknow rlvid %u\n", rlvid);
+		return -ENODEV;
+	}
+
+	/* TODO: disable RLTP */
+
+	return rtl8367b_write_initvals(smi, initvals, count);
+}
+
+static int rtl8367b_reset_chip(struct rtl8366_smi *smi)
+{
+	int timeout = 10;
+	int err;
+	u32 data;
+
+	REG_WR(smi, RTL8367B_CHIP_RESET_REG, RTL8367B_CHIP_RESET_HW);
+	msleep(RTL8367B_RESET_DELAY);
+
+	do {
+		REG_RD(smi, RTL8367B_CHIP_RESET_REG, &data);
+		if (!(data & RTL8367B_CHIP_RESET_HW))
+			break;
+
+		msleep(1);
+	} while (--timeout);
+
+	if (!timeout) {
+		dev_err(smi->parent, "chip reset timed out\n");
+		return -ETIMEDOUT;
+	}
+
+	return 0;
+}
+
+static int rtl8367b_extif_set_mode(struct rtl8366_smi *smi, int id,
+				   enum rtl8367_extif_mode mode)
+{
+	int err;
+
+	/* set port mode */
+	switch (mode) {
+	case RTL8367_EXTIF_MODE_RGMII:
+	case RTL8367_EXTIF_MODE_RGMII_33V:
+		REG_WR(smi, RTL8367B_CHIP_DEBUG0_REG, 0x0367);
+		REG_WR(smi, RTL8367B_CHIP_DEBUG1_REG, 0x7777);
+		break;
+
+	case RTL8367_EXTIF_MODE_TMII_MAC:
+	case RTL8367_EXTIF_MODE_TMII_PHY:
+		REG_RMW(smi, RTL8367B_BYPASS_LINE_RATE_REG,
+			BIT((id + 1) % 2), BIT((id + 1) % 2));
+		break;
+
+	case RTL8367_EXTIF_MODE_GMII:
+		REG_RMW(smi, RTL8367B_CHIP_DEBUG0_REG,
+		        RTL8367B_CHIP_DEBUG0_DUMMY0(id),
+			RTL8367B_CHIP_DEBUG0_DUMMY0(id));
+		REG_RMW(smi, RTL8367B_EXT_RGMXF_REG(id), BIT(6), BIT(6));
+		break;
+
+	case RTL8367_EXTIF_MODE_MII_MAC:
+	case RTL8367_EXTIF_MODE_MII_PHY:
+	case RTL8367_EXTIF_MODE_DISABLED:
+		REG_RMW(smi, RTL8367B_BYPASS_LINE_RATE_REG,
+			BIT((id + 1) % 2), 0);
+		REG_RMW(smi, RTL8367B_EXT_RGMXF_REG(id), BIT(6), 0);
+		break;
+
+	default:
+		dev_err(smi->parent,
+			"invalid mode for external interface %d\n", id);
+		return -EINVAL;
+	}
+
+	REG_RMW(smi, RTL8367B_DIS_REG,
+		RTL8367B_DIS_RGMII_MASK << RTL8367B_DIS_RGMII_SHIFT(id),
+		mode << RTL8367B_DIS_RGMII_SHIFT(id));
+
+	return 0;
+}
+
+static int rtl8367b_extif_set_force(struct rtl8366_smi *smi, int id,
+				    struct rtl8367_port_ability *pa)
+{
+	u32 mask;
+	u32 val;
+	int err;
+
+	mask = (RTL8367B_DI_FORCE_MODE |
+		RTL8367B_DI_FORCE_NWAY |
+		RTL8367B_DI_FORCE_TXPAUSE |
+		RTL8367B_DI_FORCE_RXPAUSE |
+		RTL8367B_DI_FORCE_LINK |
+		RTL8367B_DI_FORCE_DUPLEX |
+		RTL8367B_DI_FORCE_SPEED_MASK);
+
+	val = pa->speed;
+	val |= pa->force_mode ? RTL8367B_DI_FORCE_MODE : 0;
+	val |= pa->nway ? RTL8367B_DI_FORCE_NWAY : 0;
+	val |= pa->txpause ? RTL8367B_DI_FORCE_TXPAUSE : 0;
+	val |= pa->rxpause ? RTL8367B_DI_FORCE_RXPAUSE : 0;
+	val |= pa->link ? RTL8367B_DI_FORCE_LINK : 0;
+	val |= pa->duplex ? RTL8367B_DI_FORCE_DUPLEX : 0;
+
+	REG_RMW(smi, RTL8367B_DI_FORCE_REG(id), mask, val);
+
+	return 0;
+}
+
+static int rtl8367b_extif_set_rgmii_delay(struct rtl8366_smi *smi, int id,
+					 unsigned txdelay, unsigned rxdelay)
+{
+	u32 mask;
+	u32 val;
+	int err;
+
+	mask = (RTL8367B_EXT_RGMXF_RXDELAY_MASK |
+		(RTL8367B_EXT_RGMXF_TXDELAY_MASK <<
+			RTL8367B_EXT_RGMXF_TXDELAY_SHIFT));
+
+	val = rxdelay;
+	val |= txdelay << RTL8367B_EXT_RGMXF_TXDELAY_SHIFT;
+
+	REG_RMW(smi, RTL8367B_EXT_RGMXF_REG(id), mask, val);
+
+	return 0;
+}
+
+static int rtl8367b_extif_init(struct rtl8366_smi *smi, int id,
+			       struct rtl8367_extif_config *cfg)
+{
+	enum rtl8367_extif_mode mode;
+	int err;
+
+	mode = (cfg) ? cfg->mode : RTL8367_EXTIF_MODE_DISABLED;
+
+	err = rtl8367b_extif_set_mode(smi, id, mode);
+	if (err)
+		return err;
+
+	if (mode != RTL8367_EXTIF_MODE_DISABLED) {
+		err = rtl8367b_extif_set_force(smi, id, &cfg->ability);
+		if (err)
+			return err;
+
+		err = rtl8367b_extif_set_rgmii_delay(smi, id, cfg->txdelay,
+						     cfg->rxdelay);
+		if (err)
+			return err;
+	}
+
+	return 0;
+}
+
+#ifdef CONFIG_OF
+static int rtl8367b_extif_init_of(struct rtl8366_smi *smi, int id,
+				  const char *name)
+{
+	struct rtl8367_extif_config *cfg;
+	const __be32 *prop;
+	int size;
+	int err;
+
+	prop = of_get_property(smi->parent->of_node, name, &size);
+	if (!prop)
+		return rtl8367b_extif_init(smi, id, NULL);
+
+	if (size != (9 * sizeof(*prop))) {
+		dev_err(smi->parent, "%s property is invalid\n", name);
+		return -EINVAL;
+	}
+
+	cfg = kzalloc(sizeof(struct rtl8367_extif_config), GFP_KERNEL);
+	if (!cfg)
+		return -ENOMEM;
+
+	cfg->txdelay = be32_to_cpup(prop++);
+	cfg->rxdelay = be32_to_cpup(prop++);
+	cfg->mode = be32_to_cpup(prop++);
+	cfg->ability.force_mode = be32_to_cpup(prop++);
+	cfg->ability.txpause = be32_to_cpup(prop++);
+	cfg->ability.rxpause = be32_to_cpup(prop++);
+	cfg->ability.link = be32_to_cpup(prop++);
+	cfg->ability.duplex = be32_to_cpup(prop++);
+	cfg->ability.speed = be32_to_cpup(prop++);
+
+	err = rtl8367b_extif_init(smi, id, cfg);
+	kfree(cfg);
+
+	return err;
+}
+#else
+static int rtl8367b_extif_init_of(struct rtl8366_smi *smi, int id,
+				  const char *name)
+{
+	return -EINVAL;
+}
+#endif
+
+static int rtl8367b_setup(struct rtl8366_smi *smi)
+{
+	struct rtl8367_platform_data *pdata;
+	int err;
+	int i;
+
+	pdata = smi->parent->platform_data;
+
+	err = rtl8367b_init_regs(smi);
+	if (err)
+		return err;
+
+	/* initialize external interfaces */
+	if (smi->parent->of_node) {
+		err = rtl8367b_extif_init_of(smi, 0, "realtek,extif0");
+		if (err)
+			return err;
+
+		err = rtl8367b_extif_init_of(smi, 1, "realtek,extif1");
+		if (err)
+			return err;
+	} else {
+		err = rtl8367b_extif_init(smi, 0, pdata->extif0_cfg);
+		if (err)
+			return err;
+
+		err = rtl8367b_extif_init(smi, 1, pdata->extif1_cfg);
+		if (err)
+			return err;
+	}
+
+	/* set maximum packet length to 1536 bytes */
+	REG_RMW(smi, RTL8367B_SWC0_REG, RTL8367B_SWC0_MAX_LENGTH_MASK,
+		RTL8367B_SWC0_MAX_LENGTH_1536);
+
+	/*
+	 * discard VLAN tagged packets if the port is not a member of
+	 * the VLAN with which the packets is associated.
+	 */
+	REG_WR(smi, RTL8367B_VLAN_INGRESS_REG, RTL8367B_PORTS_ALL);
+
+	/*
+	 * Setup egress tag mode for each port.
+	 */
+	for (i = 0; i < RTL8367B_NUM_PORTS; i++)
+		REG_RMW(smi,
+			RTL8367B_PORT_MISC_CFG_REG(i),
+			RTL8367B_PORT_MISC_CFG_EGRESS_MODE_MASK <<
+				RTL8367B_PORT_MISC_CFG_EGRESS_MODE_SHIFT,
+			RTL8367B_PORT_MISC_CFG_EGRESS_MODE_ORIGINAL <<
+				RTL8367B_PORT_MISC_CFG_EGRESS_MODE_SHIFT);
+
+	return 0;
+}
+
+static int rtl8367b_get_mib_counter(struct rtl8366_smi *smi, int counter,
+				    int port, unsigned long long *val)
+{
+	struct rtl8366_mib_counter *mib;
+	int offset;
+	int i;
+	int err;
+	u32 addr, data;
+	u64 mibvalue;
+
+	if (port > RTL8367B_NUM_PORTS ||
+	    counter >= RTL8367B_NUM_MIB_COUNTERS)
+		return -EINVAL;
+
+	mib = &rtl8367b_mib_counters[counter];
+	addr = RTL8367B_MIB_COUNTER_PORT_OFFSET * port + mib->offset;
+
+	/*
+	 * Writing access counter address first
+	 * then ASIC will prepare 64bits counter wait for being retrived
+	 */
+	REG_WR(smi, RTL8367B_MIB_ADDRESS_REG, addr >> 2);
+
+	/* read MIB control register */
+	REG_RD(smi, RTL8367B_MIB_CTRL0_REG(0), &data);
+
+	if (data & RTL8367B_MIB_CTRL0_BUSY_MASK)
+		return -EBUSY;
+
+	if (data & RTL8367B_MIB_CTRL0_RESET_MASK)
+		return -EIO;
+
+	if (mib->length == 4)
+		offset = 3;
+	else
+		offset = (mib->offset + 1) % 4;
+
+	mibvalue = 0;
+	for (i = 0; i < mib->length; i++) {
+		REG_RD(smi, RTL8367B_MIB_COUNTER_REG(offset - i), &data);
+		mibvalue = (mibvalue << 16) | (data & 0xFFFF);
+	}
+
+	*val = mibvalue;
+	return 0;
+}
+
+static int rtl8367b_get_vlan_4k(struct rtl8366_smi *smi, u32 vid,
+				struct rtl8366_vlan_4k *vlan4k)
+{
+	u32 data[RTL8367B_TA_VLAN_NUM_WORDS];
+	int err;
+	int i;
+
+	memset(vlan4k, '\0', sizeof(struct rtl8366_vlan_4k));
+
+	if (vid >= RTL8367B_NUM_VIDS)
+		return -EINVAL;
+
+	/* write VID */
+	REG_WR(smi, RTL8367B_TA_ADDR_REG, vid);
+
+	/* write table access control word */
+	REG_WR(smi, RTL8367B_TA_CTRL_REG, RTL8367B_TA_CTRL_CVLAN_READ);
+
+	for (i = 0; i < ARRAY_SIZE(data); i++)
+		REG_RD(smi, RTL8367B_TA_RDDATA_REG(i), &data[i]);
+
+	vlan4k->vid = vid;
+	vlan4k->member = (data[0] >> RTL8367B_TA_VLAN0_MEMBER_SHIFT) &
+			 RTL8367B_TA_VLAN0_MEMBER_MASK;
+	vlan4k->untag = (data[0] >> RTL8367B_TA_VLAN0_UNTAG_SHIFT) &
+			RTL8367B_TA_VLAN0_UNTAG_MASK;
+	vlan4k->fid = (data[1] >> RTL8367B_TA_VLAN1_FID_SHIFT) &
+		      RTL8367B_TA_VLAN1_FID_MASK;
+
+	return 0;
+}
+
+static int rtl8367b_set_vlan_4k(struct rtl8366_smi *smi,
+				const struct rtl8366_vlan_4k *vlan4k)
+{
+	u32 data[RTL8367B_TA_VLAN_NUM_WORDS];
+	int err;
+	int i;
+
+	if (vlan4k->vid >= RTL8367B_NUM_VIDS ||
+	    vlan4k->member > RTL8367B_TA_VLAN0_MEMBER_MASK ||
+	    vlan4k->untag > RTL8367B_UNTAG_MASK ||
+	    vlan4k->fid > RTL8367B_FIDMAX)
+		return -EINVAL;
+
+	memset(data, 0, sizeof(data));
+
+	data[0] = (vlan4k->member & RTL8367B_TA_VLAN0_MEMBER_MASK) <<
+		  RTL8367B_TA_VLAN0_MEMBER_SHIFT;
+	data[0] |= (vlan4k->untag & RTL8367B_TA_VLAN0_UNTAG_MASK) <<
+		   RTL8367B_TA_VLAN0_UNTAG_SHIFT;
+	data[1] = (vlan4k->fid & RTL8367B_TA_VLAN1_FID_MASK) <<
+		  RTL8367B_TA_VLAN1_FID_SHIFT;
+
+	for (i = 0; i < ARRAY_SIZE(data); i++)
+		REG_WR(smi, RTL8367B_TA_WRDATA_REG(i), data[i]);
+
+	/* write VID */
+	REG_WR(smi, RTL8367B_TA_ADDR_REG,
+	       vlan4k->vid & RTL8367B_TA_VLAN_VID_MASK);
+
+	/* write table access control word */
+	REG_WR(smi, RTL8367B_TA_CTRL_REG, RTL8367B_TA_CTRL_CVLAN_WRITE);
+
+	return 0;
+}
+
+static int rtl8367b_get_vlan_mc(struct rtl8366_smi *smi, u32 index,
+				struct rtl8366_vlan_mc *vlanmc)
+{
+	u32 data[RTL8367B_VLAN_MC_NUM_WORDS];
+	int err;
+	int i;
+
+	memset(vlanmc, '\0', sizeof(struct rtl8366_vlan_mc));
+
+	if (index >= RTL8367B_NUM_VLANS)
+		return -EINVAL;
+
+	for (i = 0; i < ARRAY_SIZE(data); i++)
+		REG_RD(smi, RTL8367B_VLAN_MC_BASE(index) + i, &data[i]);
+
+	vlanmc->member = (data[0] >> RTL8367B_VLAN_MC0_MEMBER_SHIFT) &
+			 RTL8367B_VLAN_MC0_MEMBER_MASK;
+	vlanmc->fid = (data[1] >> RTL8367B_VLAN_MC1_FID_SHIFT) &
+		      RTL8367B_VLAN_MC1_FID_MASK;
+	vlanmc->vid = (data[3] >> RTL8367B_VLAN_MC3_EVID_SHIFT) &
+		      RTL8367B_VLAN_MC3_EVID_MASK;
+
+	return 0;
+}
+
+static int rtl8367b_set_vlan_mc(struct rtl8366_smi *smi, u32 index,
+				const struct rtl8366_vlan_mc *vlanmc)
+{
+	u32 data[RTL8367B_VLAN_MC_NUM_WORDS];
+	int err;
+	int i;
+
+	if (index >= RTL8367B_NUM_VLANS ||
+	    vlanmc->vid >= RTL8367B_NUM_VIDS ||
+	    vlanmc->priority > RTL8367B_PRIORITYMAX ||
+	    vlanmc->member > RTL8367B_VLAN_MC0_MEMBER_MASK ||
+	    vlanmc->untag > RTL8367B_UNTAG_MASK ||
+	    vlanmc->fid > RTL8367B_FIDMAX)
+		return -EINVAL;
+
+	data[0] = (vlanmc->member & RTL8367B_VLAN_MC0_MEMBER_MASK) <<
+		  RTL8367B_VLAN_MC0_MEMBER_SHIFT;
+	data[1] = (vlanmc->fid & RTL8367B_VLAN_MC1_FID_MASK) <<
+		  RTL8367B_VLAN_MC1_FID_SHIFT;
+	data[2] = 0;
+	data[3] = (vlanmc->vid & RTL8367B_VLAN_MC3_EVID_MASK) <<
+		   RTL8367B_VLAN_MC3_EVID_SHIFT;
+
+	for (i = 0; i < ARRAY_SIZE(data); i++)
+		REG_WR(smi, RTL8367B_VLAN_MC_BASE(index) + i, data[i]);
+
+	return 0;
+}
+
+static int rtl8367b_get_mc_index(struct rtl8366_smi *smi, int port, int *val)
+{
+	u32 data;
+	int err;
+
+	if (port >= RTL8367B_NUM_PORTS)
+		return -EINVAL;
+
+	REG_RD(smi, RTL8367B_VLAN_PVID_CTRL_REG(port), &data);
+
+	*val = (data >> RTL8367B_VLAN_PVID_CTRL_SHIFT(port)) &
+	       RTL8367B_VLAN_PVID_CTRL_MASK;
+
+	return 0;
+}
+
+static int rtl8367b_set_mc_index(struct rtl8366_smi *smi, int port, int index)
+{
+	if (port >= RTL8367B_NUM_PORTS || index >= RTL8367B_NUM_VLANS)
+		return -EINVAL;
+
+	return rtl8366_smi_rmwr(smi, RTL8367B_VLAN_PVID_CTRL_REG(port),
+				RTL8367B_VLAN_PVID_CTRL_MASK <<
+					RTL8367B_VLAN_PVID_CTRL_SHIFT(port),
+				(index & RTL8367B_VLAN_PVID_CTRL_MASK) <<
+					RTL8367B_VLAN_PVID_CTRL_SHIFT(port));
+}
+
+static int rtl8367b_enable_vlan(struct rtl8366_smi *smi, int enable)
+{
+	return rtl8366_smi_rmwr(smi, RTL8367B_VLAN_CTRL_REG,
+				RTL8367B_VLAN_CTRL_ENABLE,
+				(enable) ? RTL8367B_VLAN_CTRL_ENABLE : 0);
+}
+
+static int rtl8367b_enable_vlan4k(struct rtl8366_smi *smi, int enable)
+{
+	return 0;
+}
+
+static int rtl8367b_is_vlan_valid(struct rtl8366_smi *smi, unsigned vlan)
+{
+	unsigned max = RTL8367B_NUM_VLANS;
+
+	if (smi->vlan4k_enabled)
+		max = RTL8367B_NUM_VIDS - 1;
+
+	if (vlan == 0 || vlan >= max)
+		return 0;
+
+	return 1;
+}
+
+static int rtl8367b_enable_port(struct rtl8366_smi *smi, int port, int enable)
+{
+	int err;
+
+	REG_WR(smi, RTL8367B_PORT_ISOLATION_REG(port),
+	       (enable) ? RTL8367B_PORTS_ALL : 0);
+
+	return 0;
+}
+
+static int rtl8367b_sw_reset_mibs(struct switch_dev *dev,
+				  const struct switch_attr *attr,
+				  struct switch_val *val)
+{
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+
+	return rtl8366_smi_rmwr(smi, RTL8367B_MIB_CTRL0_REG(0), 0,
+				RTL8367B_MIB_CTRL0_GLOBAL_RESET_MASK);
+}
+
+static int rtl8367b_sw_get_port_link(struct switch_dev *dev,
+				    int port,
+				    struct switch_port_link *link)
+{
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+	u32 data = 0;
+	u32 speed;
+
+	if (port >= RTL8367B_NUM_PORTS)
+		return -EINVAL;
+
+	rtl8366_smi_read_reg(smi, RTL8367B_PORT_STATUS_REG(port), &data);
+
+	link->link = !!(data & RTL8367B_PORT_STATUS_LINK);
+	if (!link->link)
+		return 0;
+
+	link->duplex = !!(data & RTL8367B_PORT_STATUS_DUPLEX);
+	link->rx_flow = !!(data & RTL8367B_PORT_STATUS_RXPAUSE);
+	link->tx_flow = !!(data & RTL8367B_PORT_STATUS_TXPAUSE);
+	link->aneg = !!(data & RTL8367B_PORT_STATUS_NWAY);
+
+	speed = (data & RTL8367B_PORT_STATUS_SPEED_MASK);
+	switch (speed) {
+	case 0:
+		link->speed = SWITCH_PORT_SPEED_10;
+		break;
+	case 1:
+		link->speed = SWITCH_PORT_SPEED_100;
+		break;
+	case 2:
+		link->speed = SWITCH_PORT_SPEED_1000;
+		break;
+	default:
+		link->speed = SWITCH_PORT_SPEED_UNKNOWN;
+		break;
+	}
+
+	return 0;
+}
+
+static int rtl8367b_sw_get_max_length(struct switch_dev *dev,
+				     const struct switch_attr *attr,
+				     struct switch_val *val)
+{
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+	u32 data;
+
+	rtl8366_smi_read_reg(smi, RTL8367B_SWC0_REG, &data);
+	val->value.i = (data & RTL8367B_SWC0_MAX_LENGTH_MASK) >>
+			RTL8367B_SWC0_MAX_LENGTH_SHIFT;
+
+	return 0;
+}
+
+static int rtl8367b_sw_set_max_length(struct switch_dev *dev,
+				     const struct switch_attr *attr,
+				     struct switch_val *val)
+{
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+	u32 max_len;
+
+	switch (val->value.i) {
+	case 0:
+		max_len = RTL8367B_SWC0_MAX_LENGTH_1522;
+		break;
+	case 1:
+		max_len = RTL8367B_SWC0_MAX_LENGTH_1536;
+		break;
+	case 2:
+		max_len = RTL8367B_SWC0_MAX_LENGTH_1552;
+		break;
+	case 3:
+		max_len = RTL8367B_SWC0_MAX_LENGTH_16000;
+		break;
+	default:
+		return -EINVAL;
+	}
+
+	return rtl8366_smi_rmwr(smi, RTL8367B_SWC0_REG,
+			        RTL8367B_SWC0_MAX_LENGTH_MASK, max_len);
+}
+
+
+static int rtl8367b_sw_reset_port_mibs(struct switch_dev *dev,
+				       const struct switch_attr *attr,
+				       struct switch_val *val)
+{
+	struct rtl8366_smi *smi = sw_to_rtl8366_smi(dev);
+	int port;
+
+	port = val->port_vlan;
+	if (port >= RTL8367B_NUM_PORTS)
+		return -EINVAL;
+
+	return rtl8366_smi_rmwr(smi, RTL8367B_MIB_CTRL0_REG(port / 8), 0,
+				RTL8367B_MIB_CTRL0_PORT_RESET_MASK(port % 8));
+}
+
+static struct switch_attr rtl8367b_globals[] = {
+	{
+		.type = SWITCH_TYPE_INT,
+		.name = "enable_vlan",
+		.description = "Enable VLAN mode",
+		.set = rtl8366_sw_set_vlan_enable,
+		.get = rtl8366_sw_get_vlan_enable,
+		.max = 1,
+		.ofs = 1
+	}, {
+		.type = SWITCH_TYPE_INT,
+		.name = "enable_vlan4k",
+		.description = "Enable VLAN 4K mode",
+		.set = rtl8366_sw_set_vlan_enable,
+		.get = rtl8366_sw_get_vlan_enable,
+		.max = 1,
+		.ofs = 2
+	}, {
+		.type = SWITCH_TYPE_NOVAL,
+		.name = "reset_mibs",
+		.description = "Reset all MIB counters",
+		.set = rtl8367b_sw_reset_mibs,
+	}, {
+		.type = SWITCH_TYPE_INT,
+		.name = "max_length",
+		.description = "Get/Set the maximum length of valid packets"
+			       "(0:1522, 1:1536, 2:1552, 3:16000)",
+		.set = rtl8367b_sw_set_max_length,
+		.get = rtl8367b_sw_get_max_length,
+		.max = 3,
+	}
+};
+
+static struct switch_attr rtl8367b_port[] = {
+	{
+		.type = SWITCH_TYPE_NOVAL,
+		.name = "reset_mib",
+		.description = "Reset single port MIB counters",
+		.set = rtl8367b_sw_reset_port_mibs,
+	}, {
+		.type = SWITCH_TYPE_STRING,
+		.name = "mib",
+		.description = "Get MIB counters for port",
+		.max = 33,
+		.set = NULL,
+		.get = rtl8366_sw_get_port_mib,
+	},
+};
+
+static struct switch_attr rtl8367b_vlan[] = {
+	{
+		.type = SWITCH_TYPE_STRING,
+		.name = "info",
+		.description = "Get vlan information",
+		.max = 1,
+		.set = NULL,
+		.get = rtl8366_sw_get_vlan_info,
+	},
+};
+
+static const struct switch_dev_ops rtl8367b_sw_ops = {
+	.attr_global = {
+		.attr = rtl8367b_globals,
+		.n_attr = ARRAY_SIZE(rtl8367b_globals),
+	},
+	.attr_port = {
+		.attr = rtl8367b_port,
+		.n_attr = ARRAY_SIZE(rtl8367b_port),
+	},
+	.attr_vlan = {
+		.attr = rtl8367b_vlan,
+		.n_attr = ARRAY_SIZE(rtl8367b_vlan),
+	},
+
+	.get_vlan_ports = rtl8366_sw_get_vlan_ports,
+	.set_vlan_ports = rtl8366_sw_set_vlan_ports,
+	.get_port_pvid = rtl8366_sw_get_port_pvid,
+	.set_port_pvid = rtl8366_sw_set_port_pvid,
+	.reset_switch = rtl8366_sw_reset_switch,
+	.get_port_link = rtl8367b_sw_get_port_link,
+};
+
+static int rtl8367b_switch_init(struct rtl8366_smi *smi)
+{
+	struct switch_dev *dev = &smi->sw_dev;
+	int err;
+
+	dev->name = "RTL8367B";
+	dev->cpu_port = RTL8367B_CPU_PORT_NUM;
+	dev->ports = RTL8367B_NUM_PORTS;
+	dev->vlans = RTL8367B_NUM_VIDS;
+	dev->ops = &rtl8367b_sw_ops;
+	dev->alias = dev_name(smi->parent);
+
+	err = register_switch(dev, NULL);
+	if (err)
+		dev_err(smi->parent, "switch registration failed\n");
+
+	return err;
+}
+
+static void rtl8367b_switch_cleanup(struct rtl8366_smi *smi)
+{
+	unregister_switch(&smi->sw_dev);
+}
+
+static int rtl8367b_mii_read(struct mii_bus *bus, int addr, int reg)
+{
+	struct rtl8366_smi *smi = bus->priv;
+	u32 val = 0;
+	int err;
+
+	err = rtl8367b_read_phy_reg(smi, addr, reg, &val);
+	if (err)
+		return 0xffff;
+
+	return val;
+}
+
+static int rtl8367b_mii_write(struct mii_bus *bus, int addr, int reg, u16 val)
+{
+	struct rtl8366_smi *smi = bus->priv;
+	u32 t;
+	int err;
+
+	err = rtl8367b_write_phy_reg(smi, addr, reg, val);
+	if (err)
+		return err;
+
+	/* flush write */
+	(void) rtl8367b_read_phy_reg(smi, addr, reg, &t);
+
+	return err;
+}
+
+static int rtl8367b_detect(struct rtl8366_smi *smi)
+{
+	const char *chip_name;
+	u32 chip_num;
+	u32 chip_ver;
+	u32 chip_mode;
+	int ret;
+
+	/* TODO: improve chip detection */
+	rtl8366_smi_write_reg(smi, RTL8367B_RTL_MAGIC_ID_REG,
+			      RTL8367B_RTL_MAGIC_ID_VAL);
+
+	ret = rtl8366_smi_read_reg(smi, RTL8367B_CHIP_NUMBER_REG, &chip_num);
+	if (ret) {
+		dev_err(smi->parent, "unable to read %s register\n",
+			"chip number");
+		return ret;
+	}
+
+	ret = rtl8366_smi_read_reg(smi, RTL8367B_CHIP_VER_REG, &chip_ver);
+	if (ret) {
+		dev_err(smi->parent, "unable to read %s register\n",
+			"chip version");
+		return ret;
+	}
+
+	ret = rtl8366_smi_read_reg(smi, RTL8367B_CHIP_MODE_REG, &chip_mode);
+	if (ret) {
+		dev_err(smi->parent, "unable to read %s register\n",
+			"chip mode");
+		return ret;
+	}
+
+	switch (chip_ver) {
+	case 0x1000:
+		chip_name = "8367RB";
+		break;
+	case 0x1010:
+		chip_name = "8367R-VB";
+		break;
+	default:
+		dev_err(smi->parent,
+			"unknown chip num:%04x ver:%04x, mode:%04x\n",
+			chip_num, chip_ver, chip_mode);
+		return -ENODEV;
+	}
+
+	dev_info(smi->parent, "RTL%s chip found\n", chip_name);
+
+	return 0;
+}
+
+static struct rtl8366_smi_ops rtl8367b_smi_ops = {
+	.detect		= rtl8367b_detect,
+	.reset_chip	= rtl8367b_reset_chip,
+	.setup		= rtl8367b_setup,
+
+	.mii_read	= rtl8367b_mii_read,
+	.mii_write	= rtl8367b_mii_write,
+
+	.get_vlan_mc	= rtl8367b_get_vlan_mc,
+	.set_vlan_mc	= rtl8367b_set_vlan_mc,
+	.get_vlan_4k	= rtl8367b_get_vlan_4k,
+	.set_vlan_4k	= rtl8367b_set_vlan_4k,
+	.get_mc_index	= rtl8367b_get_mc_index,
+	.set_mc_index	= rtl8367b_set_mc_index,
+	.get_mib_counter = rtl8367b_get_mib_counter,
+	.is_vlan_valid	= rtl8367b_is_vlan_valid,
+	.enable_vlan	= rtl8367b_enable_vlan,
+	.enable_vlan4k	= rtl8367b_enable_vlan4k,
+	.enable_port	= rtl8367b_enable_port,
+};
+
+static int  rtl8367b_probe(struct platform_device *pdev)
+{
+	struct rtl8366_smi *smi;
+	int err;
+
+	smi = rtl8366_smi_probe(pdev);
+	if (!smi)
+		return -ENODEV;
+
+	smi->clk_delay = 1500;
+	smi->cmd_read = 0xb9;
+	smi->cmd_write = 0xb8;
+	smi->ops = &rtl8367b_smi_ops;
+	smi->cpu_port = RTL8367B_CPU_PORT_NUM;
+	smi->num_ports = RTL8367B_NUM_PORTS;
+	smi->num_vlan_mc = RTL8367B_NUM_VLANS;
+	smi->mib_counters = rtl8367b_mib_counters;
+	smi->num_mib_counters = ARRAY_SIZE(rtl8367b_mib_counters);
+
+	err = rtl8366_smi_init(smi);
+	if (err)
+		goto err_free_smi;
+
+	platform_set_drvdata(pdev, smi);
+
+	err = rtl8367b_switch_init(smi);
+	if (err)
+		goto err_clear_drvdata;
+
+	return 0;
+
+ err_clear_drvdata:
+	platform_set_drvdata(pdev, NULL);
+	rtl8366_smi_cleanup(smi);
+ err_free_smi:
+	kfree(smi);
+	return err;
+}
+
+static int rtl8367b_remove(struct platform_device *pdev)
+{
+	struct rtl8366_smi *smi = platform_get_drvdata(pdev);
+
+	if (smi) {
+		rtl8367b_switch_cleanup(smi);
+		platform_set_drvdata(pdev, NULL);
+		rtl8366_smi_cleanup(smi);
+		kfree(smi);
+	}
+
+	return 0;
+}
+
+static void rtl8367b_shutdown(struct platform_device *pdev)
+{
+	struct rtl8366_smi *smi = platform_get_drvdata(pdev);
+
+	if (smi)
+		rtl8367b_reset_chip(smi);
+}
+
+#ifdef CONFIG_OF
+static const struct of_device_id rtl8367b_match[] = {
+	{ .compatible = "realtek,rtl8367b" },
+	{ .compatible = "rtl8367b" },
+	{},
+};
+MODULE_DEVICE_TABLE(of, rtl8367b_match);
+#endif
+
+static struct platform_driver rtl8367b_driver = {
+	.driver = {
+		.name		= RTL8367B_DRIVER_NAME,
+		.owner		= THIS_MODULE,
+#ifdef CONFIG_OF
+		.of_match_table = of_match_ptr(rtl8367b_match),
+#endif
+	},
+	.probe		= rtl8367b_probe,
+	.remove		= rtl8367b_remove,
+	.shutdown	= rtl8367b_shutdown,
+};
+
+module_platform_driver(rtl8367b_driver);
+
+MODULE_DESCRIPTION(RTL8367B_DRIVER_DESC);
+MODULE_AUTHOR("Gabor Juhos <juhosg@openwrt.org>");
+MODULE_LICENSE("GPL v2");
+MODULE_ALIAS("platform:" RTL8367B_DRIVER_NAME);
+
diff --git a/target/linux/generic/files/drivers/net/phy/swconfig.c b/target/linux/generic/files/drivers/net/phy/swconfig.c
new file mode 100644
index 0000000..6bb3be1
--- /dev/null
+++ b/target/linux/generic/files/drivers/net/phy/swconfig.c
@@ -0,0 +1,1153 @@
+/*
+ * swconfig.c: Switch configuration API
+ *
+ * Copyright (C) 2008 Felix Fietkau <nbd@openwrt.org>
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+#include <linux/types.h>
+#include <linux/module.h>
+#include <linux/init.h>
+#include <linux/list.h>
+#include <linux/if.h>
+#include <linux/if_ether.h>
+#include <linux/capability.h>
+#include <linux/skbuff.h>
+#include <linux/switch.h>
+#include <linux/of.h>
+#include <linux/version.h>
+
+#define SWCONFIG_DEVNAME	"switch%d"
+
+#include "swconfig_leds.c"
+
+MODULE_AUTHOR("Felix Fietkau <nbd@openwrt.org>");
+MODULE_LICENSE("GPL");
+
+static int swdev_id;
+static struct list_head swdevs;
+static DEFINE_SPINLOCK(swdevs_lock);
+struct swconfig_callback;
+
+struct swconfig_callback {
+	struct sk_buff *msg;
+	struct genlmsghdr *hdr;
+	struct genl_info *info;
+	int cmd;
+
+	/* callback for filling in the message data */
+	int (*fill)(struct swconfig_callback *cb, void *arg);
+
+	/* callback for closing the message before sending it */
+	int (*close)(struct swconfig_callback *cb, void *arg);
+
+	struct nlattr *nest[4];
+	int args[4];
+};
+
+/* defaults */
+
+static int
+swconfig_get_vlan_ports(struct switch_dev *dev, const struct switch_attr *attr,
+			struct switch_val *val)
+{
+	int ret;
+	if (val->port_vlan >= dev->vlans)
+		return -EINVAL;
+
+	if (!dev->ops->get_vlan_ports)
+		return -EOPNOTSUPP;
+
+	ret = dev->ops->get_vlan_ports(dev, val);
+	return ret;
+}
+
+static int
+swconfig_set_vlan_ports(struct switch_dev *dev, const struct switch_attr *attr,
+			struct switch_val *val)
+{
+	struct switch_port *ports = val->value.ports;
+	const struct switch_dev_ops *ops = dev->ops;
+	int i;
+
+	if (val->port_vlan >= dev->vlans)
+		return -EINVAL;
+
+	/* validate ports */
+	if (val->len > dev->ports)
+		return -EINVAL;
+
+	if (!ops->set_vlan_ports)
+		return -EOPNOTSUPP;
+
+	for (i = 0; i < val->len; i++) {
+		if (ports[i].id >= dev->ports)
+			return -EINVAL;
+
+		if (ops->set_port_pvid &&
+		    !(ports[i].flags & (1 << SWITCH_PORT_FLAG_TAGGED)))
+			ops->set_port_pvid(dev, ports[i].id, val->port_vlan);
+	}
+
+	return ops->set_vlan_ports(dev, val);
+}
+
+static int
+swconfig_set_pvid(struct switch_dev *dev, const struct switch_attr *attr,
+			struct switch_val *val)
+{
+	if (val->port_vlan >= dev->ports)
+		return -EINVAL;
+
+	if (!dev->ops->set_port_pvid)
+		return -EOPNOTSUPP;
+
+	return dev->ops->set_port_pvid(dev, val->port_vlan, val->value.i);
+}
+
+static int
+swconfig_get_pvid(struct switch_dev *dev, const struct switch_attr *attr,
+			struct switch_val *val)
+{
+	if (val->port_vlan >= dev->ports)
+		return -EINVAL;
+
+	if (!dev->ops->get_port_pvid)
+		return -EOPNOTSUPP;
+
+	return dev->ops->get_port_pvid(dev, val->port_vlan, &val->value.i);
+}
+
+static const char *
+swconfig_speed_str(enum switch_port_speed speed)
+{
+	switch (speed) {
+	case SWITCH_PORT_SPEED_10:
+		return "10baseT";
+	case SWITCH_PORT_SPEED_100:
+		return "100baseT";
+	case SWITCH_PORT_SPEED_1000:
+		return "1000baseT";
+	default:
+		break;
+	}
+
+	return "unknown";
+}
+
+static int
+swconfig_get_link(struct switch_dev *dev, const struct switch_attr *attr,
+			struct switch_val *val)
+{
+	struct switch_port_link link;
+	int len;
+	int ret;
+
+	if (val->port_vlan >= dev->ports)
+		return -EINVAL;
+
+	if (!dev->ops->get_port_link)
+		return -EOPNOTSUPP;
+
+	memset(&link, 0, sizeof(link));
+	ret = dev->ops->get_port_link(dev, val->port_vlan, &link);
+	if (ret)
+		return ret;
+
+	memset(dev->buf, 0, sizeof(dev->buf));
+
+	if (link.link)
+		len = snprintf(dev->buf, sizeof(dev->buf),
+			       "port:%d link:up speed:%s %s-duplex %s%s%s%s%s",
+			       val->port_vlan,
+			       swconfig_speed_str(link.speed),
+			       link.duplex ? "full" : "half",
+			       link.tx_flow ? "txflow " : "",
+			       link.rx_flow ?	"rxflow " : "",
+			       link.eee & ADVERTISED_100baseT_Full ? "eee100 " : "",
+			       link.eee & ADVERTISED_1000baseT_Full ? "eee1000 " : "",
+			       link.aneg ? "auto" : "");
+	else
+		len = snprintf(dev->buf, sizeof(dev->buf), "port:%d link:down",
+			       val->port_vlan);
+
+	val->value.s = dev->buf;
+	val->len = len;
+
+	return 0;
+}
+
+static int
+swconfig_apply_config(struct switch_dev *dev, const struct switch_attr *attr,
+			struct switch_val *val)
+{
+	/* don't complain if not supported by the switch driver */
+	if (!dev->ops->apply_config)
+		return 0;
+
+	return dev->ops->apply_config(dev);
+}
+
+static int
+swconfig_reset_switch(struct switch_dev *dev, const struct switch_attr *attr,
+			struct switch_val *val)
+{
+	/* don't complain if not supported by the switch driver */
+	if (!dev->ops->reset_switch)
+		return 0;
+
+	return dev->ops->reset_switch(dev);
+}
+
+enum global_defaults {
+	GLOBAL_APPLY,
+	GLOBAL_RESET,
+};
+
+enum vlan_defaults {
+	VLAN_PORTS,
+};
+
+enum port_defaults {
+	PORT_PVID,
+	PORT_LINK,
+};
+
+static struct switch_attr default_global[] = {
+	[GLOBAL_APPLY] = {
+		.type = SWITCH_TYPE_NOVAL,
+		.name = "apply",
+		.description = "Activate changes in the hardware",
+		.set = swconfig_apply_config,
+	},
+	[GLOBAL_RESET] = {
+		.type = SWITCH_TYPE_NOVAL,
+		.name = "reset",
+		.description = "Reset the switch",
+		.set = swconfig_reset_switch,
+	}
+};
+
+static struct switch_attr default_port[] = {
+	[PORT_PVID] = {
+		.type = SWITCH_TYPE_INT,
+		.name = "pvid",
+		.description = "Primary VLAN ID",
+		.set = swconfig_set_pvid,
+		.get = swconfig_get_pvid,
+	},
+	[PORT_LINK] = {
+		.type = SWITCH_TYPE_STRING,
+		.name = "link",
+		.description = "Get port link information",
+		.set = NULL,
+		.get = swconfig_get_link,
+	}
+};
+
+static struct switch_attr default_vlan[] = {
+	[VLAN_PORTS] = {
+		.type = SWITCH_TYPE_PORTS,
+		.name = "ports",
+		.description = "VLAN port mapping",
+		.set = swconfig_set_vlan_ports,
+		.get = swconfig_get_vlan_ports,
+	},
+};
+
+static const struct switch_attr *
+swconfig_find_attr_by_name(const struct switch_attrlist *alist,
+				const char *name)
+{
+	int i;
+
+	for (i = 0; i < alist->n_attr; i++)
+		if (strcmp(name, alist->attr[i].name) == 0)
+			return &alist->attr[i];
+
+	return NULL;
+}
+
+static void swconfig_defaults_init(struct switch_dev *dev)
+{
+	const struct switch_dev_ops *ops = dev->ops;
+
+	dev->def_global = 0;
+	dev->def_vlan = 0;
+	dev->def_port = 0;
+
+	if (ops->get_vlan_ports || ops->set_vlan_ports)
+		set_bit(VLAN_PORTS, &dev->def_vlan);
+
+	if (ops->get_port_pvid || ops->set_port_pvid)
+		set_bit(PORT_PVID, &dev->def_port);
+
+	if (ops->get_port_link &&
+	    !swconfig_find_attr_by_name(&ops->attr_port, "link"))
+		set_bit(PORT_LINK, &dev->def_port);
+
+	/* always present, can be no-op */
+	set_bit(GLOBAL_APPLY, &dev->def_global);
+	set_bit(GLOBAL_RESET, &dev->def_global);
+}
+
+
+static struct genl_family switch_fam = {
+	.id = GENL_ID_GENERATE,
+	.name = "switch",
+	.hdrsize = 0,
+	.version = 1,
+	.maxattr = SWITCH_ATTR_MAX,
+};
+
+static const struct nla_policy switch_policy[SWITCH_ATTR_MAX+1] = {
+	[SWITCH_ATTR_ID] = { .type = NLA_U32 },
+	[SWITCH_ATTR_OP_ID] = { .type = NLA_U32 },
+	[SWITCH_ATTR_OP_PORT] = { .type = NLA_U32 },
+	[SWITCH_ATTR_OP_VLAN] = { .type = NLA_U32 },
+	[SWITCH_ATTR_OP_VALUE_INT] = { .type = NLA_U32 },
+	[SWITCH_ATTR_OP_VALUE_STR] = { .type = NLA_NUL_STRING },
+	[SWITCH_ATTR_OP_VALUE_PORTS] = { .type = NLA_NESTED },
+	[SWITCH_ATTR_TYPE] = { .type = NLA_U32 },
+};
+
+static const struct nla_policy port_policy[SWITCH_PORT_ATTR_MAX+1] = {
+	[SWITCH_PORT_ID] = { .type = NLA_U32 },
+	[SWITCH_PORT_FLAG_TAGGED] = { .type = NLA_FLAG },
+};
+
+static inline void
+swconfig_lock(void)
+{
+	spin_lock(&swdevs_lock);
+}
+
+static inline void
+swconfig_unlock(void)
+{
+	spin_unlock(&swdevs_lock);
+}
+
+static struct switch_dev *
+swconfig_get_dev(struct genl_info *info)
+{
+	struct switch_dev *dev = NULL;
+	struct switch_dev *p;
+	int id;
+
+	if (!info->attrs[SWITCH_ATTR_ID])
+		goto done;
+
+	id = nla_get_u32(info->attrs[SWITCH_ATTR_ID]);
+	swconfig_lock();
+	list_for_each_entry(p, &swdevs, dev_list) {
+		if (id != p->id)
+			continue;
+
+		dev = p;
+		break;
+	}
+	if (dev)
+		mutex_lock(&dev->sw_mutex);
+	else
+		pr_debug("device %d not found\n", id);
+	swconfig_unlock();
+done:
+	return dev;
+}
+
+static inline void
+swconfig_put_dev(struct switch_dev *dev)
+{
+	mutex_unlock(&dev->sw_mutex);
+}
+
+static int
+swconfig_dump_attr(struct swconfig_callback *cb, void *arg)
+{
+	struct switch_attr *op = arg;
+	struct genl_info *info = cb->info;
+	struct sk_buff *msg = cb->msg;
+	int id = cb->args[0];
+	void *hdr;
+
+	hdr = genlmsg_put(msg, info->snd_portid, info->snd_seq, &switch_fam,
+			NLM_F_MULTI, SWITCH_CMD_NEW_ATTR);
+	if (IS_ERR(hdr))
+		return -1;
+
+	if (nla_put_u32(msg, SWITCH_ATTR_OP_ID, id))
+		goto nla_put_failure;
+	if (nla_put_u32(msg, SWITCH_ATTR_OP_TYPE, op->type))
+		goto nla_put_failure;
+	if (nla_put_string(msg, SWITCH_ATTR_OP_NAME, op->name))
+		goto nla_put_failure;
+	if (op->description)
+		if (nla_put_string(msg, SWITCH_ATTR_OP_DESCRIPTION,
+			op->description))
+			goto nla_put_failure;
+
+	genlmsg_end(msg, hdr);
+	return msg->len;
+nla_put_failure:
+	genlmsg_cancel(msg, hdr);
+	return -EMSGSIZE;
+}
+
+/* spread multipart messages across multiple message buffers */
+static int
+swconfig_send_multipart(struct swconfig_callback *cb, void *arg)
+{
+	struct genl_info *info = cb->info;
+	int restart = 0;
+	int err;
+
+	do {
+		if (!cb->msg) {
+			cb->msg = nlmsg_new(NLMSG_GOODSIZE, GFP_KERNEL);
+			if (cb->msg == NULL)
+				goto error;
+		}
+
+		if (!(cb->fill(cb, arg) < 0))
+			break;
+
+		/* fill failed, check if this was already the second attempt */
+		if (restart)
+			goto error;
+
+		/* try again in a new message, send the current one */
+		restart = 1;
+		if (cb->close) {
+			if (cb->close(cb, arg) < 0)
+				goto error;
+		}
+		err = genlmsg_reply(cb->msg, info);
+		cb->msg = NULL;
+		if (err < 0)
+			goto error;
+
+	} while (restart);
+
+	return 0;
+
+error:
+	if (cb->msg)
+		nlmsg_free(cb->msg);
+	return -1;
+}
+
+static int
+swconfig_list_attrs(struct sk_buff *skb, struct genl_info *info)
+{
+	struct genlmsghdr *hdr = nlmsg_data(info->nlhdr);
+	const struct switch_attrlist *alist;
+	struct switch_dev *dev;
+	struct swconfig_callback cb;
+	int err = -EINVAL;
+	int i;
+
+	/* defaults */
+	struct switch_attr *def_list;
+	unsigned long *def_active;
+	int n_def;
+
+	dev = swconfig_get_dev(info);
+	if (!dev)
+		return -EINVAL;
+
+	switch (hdr->cmd) {
+	case SWITCH_CMD_LIST_GLOBAL:
+		alist = &dev->ops->attr_global;
+		def_list = default_global;
+		def_active = &dev->def_global;
+		n_def = ARRAY_SIZE(default_global);
+		break;
+	case SWITCH_CMD_LIST_VLAN:
+		alist = &dev->ops->attr_vlan;
+		def_list = default_vlan;
+		def_active = &dev->def_vlan;
+		n_def = ARRAY_SIZE(default_vlan);
+		break;
+	case SWITCH_CMD_LIST_PORT:
+		alist = &dev->ops->attr_port;
+		def_list = default_port;
+		def_active = &dev->def_port;
+		n_def = ARRAY_SIZE(default_port);
+		break;
+	default:
+		WARN_ON(1);
+		goto out;
+	}
+
+	memset(&cb, 0, sizeof(cb));
+	cb.info = info;
+	cb.fill = swconfig_dump_attr;
+	for (i = 0; i < alist->n_attr; i++) {
+		if (alist->attr[i].disabled)
+			continue;
+		cb.args[0] = i;
+		err = swconfig_send_multipart(&cb, (void *) &alist->attr[i]);
+		if (err < 0)
+			goto error;
+	}
+
+	/* defaults */
+	for (i = 0; i < n_def; i++) {
+		if (!test_bit(i, def_active))
+			continue;
+		cb.args[0] = SWITCH_ATTR_DEFAULTS_OFFSET + i;
+		err = swconfig_send_multipart(&cb, (void *) &def_list[i]);
+		if (err < 0)
+			goto error;
+	}
+	swconfig_put_dev(dev);
+
+	if (!cb.msg)
+		return 0;
+
+	return genlmsg_reply(cb.msg, info);
+
+error:
+	if (cb.msg)
+		nlmsg_free(cb.msg);
+out:
+	swconfig_put_dev(dev);
+	return err;
+}
+
+static const struct switch_attr *
+swconfig_lookup_attr(struct switch_dev *dev, struct genl_info *info,
+		struct switch_val *val)
+{
+	struct genlmsghdr *hdr = nlmsg_data(info->nlhdr);
+	const struct switch_attrlist *alist;
+	const struct switch_attr *attr = NULL;
+	int attr_id;
+
+	/* defaults */
+	struct switch_attr *def_list;
+	unsigned long *def_active;
+	int n_def;
+
+	if (!info->attrs[SWITCH_ATTR_OP_ID])
+		goto done;
+
+	switch (hdr->cmd) {
+	case SWITCH_CMD_SET_GLOBAL:
+	case SWITCH_CMD_GET_GLOBAL:
+		alist = &dev->ops->attr_global;
+		def_list = default_global;
+		def_active = &dev->def_global;
+		n_def = ARRAY_SIZE(default_global);
+		break;
+	case SWITCH_CMD_SET_VLAN:
+	case SWITCH_CMD_GET_VLAN:
+		alist = &dev->ops->attr_vlan;
+		def_list = default_vlan;
+		def_active = &dev->def_vlan;
+		n_def = ARRAY_SIZE(default_vlan);
+		if (!info->attrs[SWITCH_ATTR_OP_VLAN])
+			goto done;
+		val->port_vlan = nla_get_u32(info->attrs[SWITCH_ATTR_OP_VLAN]);
+		if (val->port_vlan >= dev->vlans)
+			goto done;
+		break;
+	case SWITCH_CMD_SET_PORT:
+	case SWITCH_CMD_GET_PORT:
+		alist = &dev->ops->attr_port;
+		def_list = default_port;
+		def_active = &dev->def_port;
+		n_def = ARRAY_SIZE(default_port);
+		if (!info->attrs[SWITCH_ATTR_OP_PORT])
+			goto done;
+		val->port_vlan = nla_get_u32(info->attrs[SWITCH_ATTR_OP_PORT]);
+		if (val->port_vlan >= dev->ports)
+			goto done;
+		break;
+	default:
+		WARN_ON(1);
+		goto done;
+	}
+
+	if (!alist)
+		goto done;
+
+	attr_id = nla_get_u32(info->attrs[SWITCH_ATTR_OP_ID]);
+	if (attr_id >= SWITCH_ATTR_DEFAULTS_OFFSET) {
+		attr_id -= SWITCH_ATTR_DEFAULTS_OFFSET;
+		if (attr_id >= n_def)
+			goto done;
+		if (!test_bit(attr_id, def_active))
+			goto done;
+		attr = &def_list[attr_id];
+	} else {
+		if (attr_id >= alist->n_attr)
+			goto done;
+		attr = &alist->attr[attr_id];
+	}
+
+	if (attr->disabled)
+		attr = NULL;
+
+done:
+	if (!attr)
+		pr_debug("attribute lookup failed\n");
+	val->attr = attr;
+	return attr;
+}
+
+static int
+swconfig_parse_ports(struct sk_buff *msg, struct nlattr *head,
+		struct switch_val *val, int max)
+{
+	struct nlattr *nla;
+	int rem;
+
+	val->len = 0;
+	nla_for_each_nested(nla, head, rem) {
+		struct nlattr *tb[SWITCH_PORT_ATTR_MAX+1];
+		struct switch_port *port = &val->value.ports[val->len];
+
+		if (val->len >= max)
+			return -EINVAL;
+
+		if (nla_parse_nested(tb, SWITCH_PORT_ATTR_MAX, nla,
+				port_policy))
+			return -EINVAL;
+
+		if (!tb[SWITCH_PORT_ID])
+			return -EINVAL;
+
+		port->id = nla_get_u32(tb[SWITCH_PORT_ID]);
+		if (tb[SWITCH_PORT_FLAG_TAGGED])
+			port->flags |= (1 << SWITCH_PORT_FLAG_TAGGED);
+		val->len++;
+	}
+
+	return 0;
+}
+
+static int
+swconfig_set_attr(struct sk_buff *skb, struct genl_info *info)
+{
+	const struct switch_attr *attr;
+	struct switch_dev *dev;
+	struct switch_val val;
+	int err = -EINVAL;
+
+	dev = swconfig_get_dev(info);
+	if (!dev)
+		return -EINVAL;
+
+	memset(&val, 0, sizeof(val));
+	attr = swconfig_lookup_attr(dev, info, &val);
+	if (!attr || !attr->set)
+		goto error;
+
+	val.attr = attr;
+	switch (attr->type) {
+	case SWITCH_TYPE_NOVAL:
+		break;
+	case SWITCH_TYPE_INT:
+		if (!info->attrs[SWITCH_ATTR_OP_VALUE_INT])
+			goto error;
+		val.value.i =
+			nla_get_u32(info->attrs[SWITCH_ATTR_OP_VALUE_INT]);
+		break;
+	case SWITCH_TYPE_STRING:
+		if (!info->attrs[SWITCH_ATTR_OP_VALUE_STR])
+			goto error;
+		val.value.s =
+			nla_data(info->attrs[SWITCH_ATTR_OP_VALUE_STR]);
+		break;
+	case SWITCH_TYPE_PORTS:
+		val.value.ports = dev->portbuf;
+		memset(dev->portbuf, 0,
+			sizeof(struct switch_port) * dev->ports);
+
+		/* TODO: implement multipart? */
+		if (info->attrs[SWITCH_ATTR_OP_VALUE_PORTS]) {
+			err = swconfig_parse_ports(skb,
+				info->attrs[SWITCH_ATTR_OP_VALUE_PORTS],
+				&val, dev->ports);
+			if (err < 0)
+				goto error;
+		} else {
+			val.len = 0;
+			err = 0;
+		}
+		break;
+	default:
+		goto error;
+	}
+
+	err = attr->set(dev, attr, &val);
+error:
+	swconfig_put_dev(dev);
+	return err;
+}
+
+static int
+swconfig_close_portlist(struct swconfig_callback *cb, void *arg)
+{
+	if (cb->nest[0])
+		nla_nest_end(cb->msg, cb->nest[0]);
+	return 0;
+}
+
+static int
+swconfig_send_port(struct swconfig_callback *cb, void *arg)
+{
+	const struct switch_port *port = arg;
+	struct nlattr *p = NULL;
+
+	if (!cb->nest[0]) {
+		cb->nest[0] = nla_nest_start(cb->msg, cb->cmd);
+		if (!cb->nest[0])
+			return -1;
+	}
+
+	p = nla_nest_start(cb->msg, SWITCH_ATTR_PORT);
+	if (!p)
+		goto error;
+
+	if (nla_put_u32(cb->msg, SWITCH_PORT_ID, port->id))
+		goto nla_put_failure;
+	if (port->flags & (1 << SWITCH_PORT_FLAG_TAGGED)) {
+		if (nla_put_flag(cb->msg, SWITCH_PORT_FLAG_TAGGED))
+			goto nla_put_failure;
+	}
+
+	nla_nest_end(cb->msg, p);
+	return 0;
+
+nla_put_failure:
+		nla_nest_cancel(cb->msg, p);
+error:
+	nla_nest_cancel(cb->msg, cb->nest[0]);
+	return -1;
+}
+
+static int
+swconfig_send_ports(struct sk_buff **msg, struct genl_info *info, int attr,
+		const struct switch_val *val)
+{
+	struct swconfig_callback cb;
+	int err = 0;
+	int i;
+
+	if (!val->value.ports)
+		return -EINVAL;
+
+	memset(&cb, 0, sizeof(cb));
+	cb.cmd = attr;
+	cb.msg = *msg;
+	cb.info = info;
+	cb.fill = swconfig_send_port;
+	cb.close = swconfig_close_portlist;
+
+	cb.nest[0] = nla_nest_start(cb.msg, cb.cmd);
+	for (i = 0; i < val->len; i++) {
+		err = swconfig_send_multipart(&cb, &val->value.ports[i]);
+		if (err)
+			goto done;
+	}
+	err = val->len;
+	swconfig_close_portlist(&cb, NULL);
+	*msg = cb.msg;
+
+done:
+	return err;
+}
+
+static int
+swconfig_get_attr(struct sk_buff *skb, struct genl_info *info)
+{
+	struct genlmsghdr *hdr = nlmsg_data(info->nlhdr);
+	const struct switch_attr *attr;
+	struct switch_dev *dev;
+	struct sk_buff *msg = NULL;
+	struct switch_val val;
+	int err = -EINVAL;
+	int cmd = hdr->cmd;
+
+	dev = swconfig_get_dev(info);
+	if (!dev)
+		return -EINVAL;
+
+	memset(&val, 0, sizeof(val));
+	attr = swconfig_lookup_attr(dev, info, &val);
+	if (!attr || !attr->get)
+		goto error;
+
+	if (attr->type == SWITCH_TYPE_PORTS) {
+		val.value.ports = dev->portbuf;
+		memset(dev->portbuf, 0,
+			sizeof(struct switch_port) * dev->ports);
+	}
+
+	err = attr->get(dev, attr, &val);
+	if (err)
+		goto error;
+
+	msg = nlmsg_new(NLMSG_GOODSIZE, GFP_KERNEL);
+	if (!msg)
+		goto error;
+
+	hdr = genlmsg_put(msg, info->snd_portid, info->snd_seq, &switch_fam,
+			0, cmd);
+	if (IS_ERR(hdr))
+		goto nla_put_failure;
+
+	switch (attr->type) {
+	case SWITCH_TYPE_INT:
+		if (nla_put_u32(msg, SWITCH_ATTR_OP_VALUE_INT, val.value.i))
+			goto nla_put_failure;
+		break;
+	case SWITCH_TYPE_STRING:
+		if (nla_put_string(msg, SWITCH_ATTR_OP_VALUE_STR, val.value.s))
+			goto nla_put_failure;
+		break;
+	case SWITCH_TYPE_PORTS:
+		err = swconfig_send_ports(&msg, info,
+				SWITCH_ATTR_OP_VALUE_PORTS, &val);
+		if (err < 0)
+			goto nla_put_failure;
+		break;
+	default:
+		pr_debug("invalid type in attribute\n");
+		err = -EINVAL;
+		goto error;
+	}
+	genlmsg_end(msg, hdr);
+	err = msg->len;
+	if (err < 0)
+		goto nla_put_failure;
+
+	swconfig_put_dev(dev);
+	return genlmsg_reply(msg, info);
+
+nla_put_failure:
+	if (msg)
+		nlmsg_free(msg);
+error:
+	swconfig_put_dev(dev);
+	if (!err)
+		err = -ENOMEM;
+	return err;
+}
+
+static int
+swconfig_send_switch(struct sk_buff *msg, u32 pid, u32 seq, int flags,
+		const struct switch_dev *dev)
+{
+	struct nlattr *p = NULL, *m = NULL;
+	void *hdr;
+	int i;
+
+	hdr = genlmsg_put(msg, pid, seq, &switch_fam, flags,
+			SWITCH_CMD_NEW_ATTR);
+	if (IS_ERR(hdr))
+		return -1;
+
+	if (nla_put_u32(msg, SWITCH_ATTR_ID, dev->id))
+		goto nla_put_failure;
+	if (nla_put_string(msg, SWITCH_ATTR_DEV_NAME, dev->devname))
+		goto nla_put_failure;
+	if (nla_put_string(msg, SWITCH_ATTR_ALIAS, dev->alias))
+		goto nla_put_failure;
+	if (nla_put_string(msg, SWITCH_ATTR_NAME, dev->name))
+		goto nla_put_failure;
+	if (nla_put_u32(msg, SWITCH_ATTR_VLANS, dev->vlans))
+		goto nla_put_failure;
+	if (nla_put_u32(msg, SWITCH_ATTR_PORTS, dev->ports))
+		goto nla_put_failure;
+	if (nla_put_u32(msg, SWITCH_ATTR_CPU_PORT, dev->cpu_port))
+		goto nla_put_failure;
+
+	m = nla_nest_start(msg, SWITCH_ATTR_PORTMAP);
+	if (!m)
+		goto nla_put_failure;
+	for (i = 0; i < dev->ports; i++) {
+		p = nla_nest_start(msg, SWITCH_ATTR_PORTS);
+		if (!p)
+			continue;
+		if (dev->portmap[i].s) {
+			if (nla_put_string(msg, SWITCH_PORTMAP_SEGMENT,
+						dev->portmap[i].s))
+				goto nla_put_failure;
+			if (nla_put_u32(msg, SWITCH_PORTMAP_VIRT,
+						dev->portmap[i].virt))
+				goto nla_put_failure;
+		}
+		nla_nest_end(msg, p);
+	}
+	nla_nest_end(msg, m);
+	genlmsg_end(msg, hdr);
+	return msg->len;
+nla_put_failure:
+	genlmsg_cancel(msg, hdr);
+	return -EMSGSIZE;
+}
+
+static int swconfig_dump_switches(struct sk_buff *skb,
+		struct netlink_callback *cb)
+{
+	struct switch_dev *dev;
+	int start = cb->args[0];
+	int idx = 0;
+
+	swconfig_lock();
+	list_for_each_entry(dev, &swdevs, dev_list) {
+		if (++idx <= start)
+			continue;
+		if (swconfig_send_switch(skb, NETLINK_CB(cb->skb).portid,
+				cb->nlh->nlmsg_seq, NLM_F_MULTI,
+				dev) < 0)
+			break;
+	}
+	swconfig_unlock();
+	cb->args[0] = idx;
+
+	return skb->len;
+}
+
+static int
+swconfig_done(struct netlink_callback *cb)
+{
+	return 0;
+}
+
+static struct genl_ops swconfig_ops[] = {
+	{
+		.cmd = SWITCH_CMD_LIST_GLOBAL,
+		.doit = swconfig_list_attrs,
+		.policy = switch_policy,
+	},
+	{
+		.cmd = SWITCH_CMD_LIST_VLAN,
+		.doit = swconfig_list_attrs,
+		.policy = switch_policy,
+	},
+	{
+		.cmd = SWITCH_CMD_LIST_PORT,
+		.doit = swconfig_list_attrs,
+		.policy = switch_policy,
+	},
+	{
+		.cmd = SWITCH_CMD_GET_GLOBAL,
+		.doit = swconfig_get_attr,
+		.policy = switch_policy,
+	},
+	{
+		.cmd = SWITCH_CMD_GET_VLAN,
+		.doit = swconfig_get_attr,
+		.policy = switch_policy,
+	},
+	{
+		.cmd = SWITCH_CMD_GET_PORT,
+		.doit = swconfig_get_attr,
+		.policy = switch_policy,
+	},
+	{
+		.cmd = SWITCH_CMD_SET_GLOBAL,
+		.doit = swconfig_set_attr,
+		.policy = switch_policy,
+	},
+	{
+		.cmd = SWITCH_CMD_SET_VLAN,
+		.doit = swconfig_set_attr,
+		.policy = switch_policy,
+	},
+	{
+		.cmd = SWITCH_CMD_SET_PORT,
+		.doit = swconfig_set_attr,
+		.policy = switch_policy,
+	},
+	{
+		.cmd = SWITCH_CMD_GET_SWITCH,
+		.dumpit = swconfig_dump_switches,
+		.policy = switch_policy,
+		.done = swconfig_done,
+	}
+};
+
+#ifdef CONFIG_OF
+void
+of_switch_load_portmap(struct switch_dev *dev)
+{
+	struct device_node *port;
+
+	if (!dev->of_node)
+		return;
+
+	for_each_child_of_node(dev->of_node, port) {
+		const __be32 *prop;
+		const char *segment;
+		int size, phys;
+
+		if (!of_device_is_compatible(port, "swconfig,port"))
+			continue;
+
+		if (of_property_read_string(port, "swconfig,segment", &segment))
+			continue;
+
+		prop = of_get_property(port, "swconfig,portmap", &size);
+		if (!prop)
+			continue;
+
+		if (size != (2 * sizeof(*prop))) {
+			pr_err("%s: failed to parse port mapping\n",
+					port->name);
+			continue;
+		}
+
+		phys = be32_to_cpup(prop++);
+		if ((phys < 0) | (phys >= dev->ports)) {
+			pr_err("%s: physical port index out of range\n",
+					port->name);
+			continue;
+		}
+
+		dev->portmap[phys].s = kstrdup(segment, GFP_KERNEL);
+		dev->portmap[phys].virt = be32_to_cpup(prop);
+		pr_debug("Found port: %s, physical: %d, virtual: %d\n",
+			segment, phys, dev->portmap[phys].virt);
+	}
+}
+#endif
+
+int
+register_switch(struct switch_dev *dev, struct net_device *netdev)
+{
+	struct switch_dev *sdev;
+	const int max_switches = 8 * sizeof(unsigned long);
+	unsigned long in_use = 0;
+	int err;
+	int i;
+
+	INIT_LIST_HEAD(&dev->dev_list);
+	if (netdev) {
+		dev->netdev = netdev;
+		if (!dev->alias)
+			dev->alias = netdev->name;
+	}
+	BUG_ON(!dev->alias);
+
+	if (dev->ports > 0) {
+		dev->portbuf = kzalloc(sizeof(struct switch_port) *
+				dev->ports, GFP_KERNEL);
+		if (!dev->portbuf)
+			return -ENOMEM;
+		dev->portmap = kzalloc(sizeof(struct switch_portmap) *
+				dev->ports, GFP_KERNEL);
+		if (!dev->portmap) {
+			kfree(dev->portbuf);
+			return -ENOMEM;
+		}
+	}
+	swconfig_defaults_init(dev);
+	mutex_init(&dev->sw_mutex);
+	swconfig_lock();
+	dev->id = ++swdev_id;
+
+	list_for_each_entry(sdev, &swdevs, dev_list) {
+		if (!sscanf(sdev->devname, SWCONFIG_DEVNAME, &i))
+			continue;
+		if (i < 0 || i > max_switches)
+			continue;
+
+		set_bit(i, &in_use);
+	}
+	i = find_first_zero_bit(&in_use, max_switches);
+
+	if (i == max_switches) {
+		swconfig_unlock();
+		return -ENFILE;
+	}
+
+#ifdef CONFIG_OF
+	if (dev->ports)
+		of_switch_load_portmap(dev);
+#endif
+
+	/* fill device name */
+	snprintf(dev->devname, IFNAMSIZ, SWCONFIG_DEVNAME, i);
+
+	list_add_tail(&dev->dev_list, &swdevs);
+	swconfig_unlock();
+
+	err = swconfig_create_led_trigger(dev);
+	if (err)
+		return err;
+
+	return 0;
+}
+EXPORT_SYMBOL_GPL(register_switch);
+
+void
+unregister_switch(struct switch_dev *dev)
+{
+	swconfig_destroy_led_trigger(dev);
+	kfree(dev->portbuf);
+	mutex_lock(&dev->sw_mutex);
+	swconfig_lock();
+	list_del(&dev->dev_list);
+	swconfig_unlock();
+	mutex_unlock(&dev->sw_mutex);
+}
+EXPORT_SYMBOL_GPL(unregister_switch);
+
+
+static int __init
+swconfig_init(void)
+{
+	int err;
+#if (LINUX_VERSION_CODE < KERNEL_VERSION(3,13,0))
+	int i;
+#endif
+
+	INIT_LIST_HEAD(&swdevs);
+	
+#if (LINUX_VERSION_CODE < KERNEL_VERSION(3,13,0))
+	err = genl_register_family(&switch_fam);
+	if (err)
+		return err;
+
+	for (i = 0; i < ARRAY_SIZE(swconfig_ops); i++) {
+		err = genl_register_ops(&switch_fam, &swconfig_ops[i]);
+		if (err)
+			goto unregister;
+	}
+	return 0;
+
+unregister:
+	genl_unregister_family(&switch_fam);
+	return err;
+#else
+	err = genl_register_family_with_ops(&switch_fam, swconfig_ops);
+	if (err)
+		return err;
+	return 0;
+#endif
+}
+
+static void __exit
+swconfig_exit(void)
+{
+	genl_unregister_family(&switch_fam);
+}
+
+module_init(swconfig_init);
+module_exit(swconfig_exit);
+
diff --git a/target/linux/generic/files/drivers/net/phy/swconfig_leds.c b/target/linux/generic/files/drivers/net/phy/swconfig_leds.c
new file mode 100644
index 0000000..abd7bed
--- /dev/null
+++ b/target/linux/generic/files/drivers/net/phy/swconfig_leds.c
@@ -0,0 +1,354 @@
+/*
+ * swconfig_led.c: LED trigger support for the switch configuration API
+ *
+ * Copyright (C) 2011 Gabor Juhos <juhosg@openwrt.org>
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ */
+
+#ifdef CONFIG_SWCONFIG_LEDS
+
+#include <linux/leds.h>
+#include <linux/ctype.h>
+#include <linux/device.h>
+#include <linux/workqueue.h>
+
+#define SWCONFIG_LED_TIMER_INTERVAL	(HZ / 10)
+#define SWCONFIG_LED_NUM_PORTS		32
+
+struct switch_led_trigger {
+	struct led_trigger trig;
+	struct switch_dev *swdev;
+
+	struct delayed_work sw_led_work;
+	u32 port_mask;
+	u32 port_link;
+	unsigned long port_traffic[SWCONFIG_LED_NUM_PORTS];
+};
+
+struct swconfig_trig_data {
+	struct led_classdev *led_cdev;
+	struct switch_dev *swdev;
+
+	rwlock_t lock;
+	u32 port_mask;
+
+	bool prev_link;
+	unsigned long prev_traffic;
+	enum led_brightness prev_brightness;
+};
+
+static void
+swconfig_trig_set_brightness(struct swconfig_trig_data *trig_data,
+			     enum led_brightness brightness)
+{
+	led_set_brightness(trig_data->led_cdev, brightness);
+	trig_data->prev_brightness = brightness;
+}
+
+static void
+swconfig_trig_update_port_mask(struct led_trigger *trigger)
+{
+	struct list_head *entry;
+	struct switch_led_trigger *sw_trig;
+	u32 port_mask;
+
+	if (!trigger)
+		return;
+
+	sw_trig = (void *) trigger;
+
+	port_mask = 0;
+	read_lock(&trigger->leddev_list_lock);
+	list_for_each(entry, &trigger->led_cdevs) {
+		struct led_classdev *led_cdev;
+		struct swconfig_trig_data *trig_data;
+
+		led_cdev = list_entry(entry, struct led_classdev, trig_list);
+		trig_data = led_cdev->trigger_data;
+		if (trig_data) {
+			read_lock(&trig_data->lock);
+			port_mask |= trig_data->port_mask;
+			read_unlock(&trig_data->lock);
+		}
+	}
+	read_unlock(&trigger->leddev_list_lock);
+
+	sw_trig->port_mask = port_mask;
+
+	if (port_mask)
+		schedule_delayed_work(&sw_trig->sw_led_work,
+				      SWCONFIG_LED_TIMER_INTERVAL);
+	else
+		cancel_delayed_work_sync(&sw_trig->sw_led_work);
+}
+
+static ssize_t
+swconfig_trig_port_mask_store(struct device *dev, struct device_attribute *attr,
+			      const char *buf, size_t size)
+{
+	struct led_classdev *led_cdev = dev_get_drvdata(dev);
+	struct swconfig_trig_data *trig_data = led_cdev->trigger_data;
+	unsigned long port_mask;
+	ssize_t ret = -EINVAL;
+	char *after;
+	size_t count;
+
+	port_mask = simple_strtoul(buf, &after, 16);
+	count =	after - buf;
+
+	if (*after && isspace(*after))
+		count++;
+
+	if (count == size) {
+		bool changed;
+
+		write_lock(&trig_data->lock);
+
+		changed = (trig_data->port_mask != port_mask);
+		if (changed) {
+			trig_data->port_mask = port_mask;
+			if (port_mask == 0)
+				swconfig_trig_set_brightness(trig_data, LED_OFF);
+		}
+
+		write_unlock(&trig_data->lock);
+
+		if (changed)
+			swconfig_trig_update_port_mask(led_cdev->trigger);
+
+		ret = count;
+	}
+
+	return ret;
+}
+
+static ssize_t
+swconfig_trig_port_mask_show(struct device *dev, struct device_attribute *attr,
+			     char *buf)
+{
+	struct led_classdev *led_cdev = dev_get_drvdata(dev);
+	struct swconfig_trig_data *trig_data = led_cdev->trigger_data;
+
+	read_lock(&trig_data->lock);
+	sprintf(buf, "%#x\n", trig_data->port_mask);
+	read_unlock(&trig_data->lock);
+
+	return strlen(buf) + 1;
+}
+
+static DEVICE_ATTR(port_mask, 0644, swconfig_trig_port_mask_show,
+		   swconfig_trig_port_mask_store);
+
+static void
+swconfig_trig_activate(struct led_classdev *led_cdev)
+{
+	struct switch_led_trigger *sw_trig;
+	struct swconfig_trig_data *trig_data;
+	int err;
+
+	if (led_cdev->trigger->activate != swconfig_trig_activate)
+		return;
+
+	trig_data = kzalloc(sizeof(struct swconfig_trig_data), GFP_KERNEL);
+	if (!trig_data)
+		return;
+
+	sw_trig = (void *) led_cdev->trigger;
+
+	rwlock_init(&trig_data->lock);
+	trig_data->led_cdev = led_cdev;
+	trig_data->swdev = sw_trig->swdev;
+	led_cdev->trigger_data = trig_data;
+
+	err = device_create_file(led_cdev->dev, &dev_attr_port_mask);
+	if (err)
+		goto err_free;
+
+	return;
+
+err_free:
+	led_cdev->trigger_data = NULL;
+	kfree(trig_data);
+}
+
+static void
+swconfig_trig_deactivate(struct led_classdev *led_cdev)
+{
+	struct swconfig_trig_data *trig_data;
+
+	swconfig_trig_update_port_mask(led_cdev->trigger);
+
+	trig_data = (void *) led_cdev->trigger_data;
+	if (trig_data) {
+		device_remove_file(led_cdev->dev, &dev_attr_port_mask);
+		kfree(trig_data);
+	}
+}
+
+static void
+swconfig_trig_led_event(struct switch_led_trigger *sw_trig,
+			struct led_classdev *led_cdev)
+{
+	struct swconfig_trig_data *trig_data;
+	u32 port_mask;
+	bool link;
+
+	trig_data = led_cdev->trigger_data;
+	if (!trig_data)
+		return;
+
+	read_lock(&trig_data->lock);
+	port_mask = trig_data->port_mask;
+	read_unlock(&trig_data->lock);
+
+	link = !!(sw_trig->port_link & port_mask);
+	if (!link) {
+		if (link != trig_data->prev_link)
+			swconfig_trig_set_brightness(trig_data, LED_OFF);
+	} else {
+		unsigned long traffic;
+		int i;
+
+		traffic = 0;
+		for (i = 0; i < SWCONFIG_LED_NUM_PORTS; i++) {
+			if (port_mask & (1 << i))
+				traffic += sw_trig->port_traffic[i];
+		}
+
+		if (trig_data->prev_brightness != LED_FULL)
+			swconfig_trig_set_brightness(trig_data, LED_FULL);
+		else if (traffic != trig_data->prev_traffic)
+			swconfig_trig_set_brightness(trig_data, LED_OFF);
+
+		trig_data->prev_traffic = traffic;
+	}
+
+	trig_data->prev_link = link;
+}
+
+static void
+swconfig_trig_update_leds(struct switch_led_trigger *sw_trig)
+{
+	struct list_head *entry;
+	struct led_trigger *trigger;
+
+	trigger = &sw_trig->trig;
+	read_lock(&trigger->leddev_list_lock);
+	list_for_each(entry, &trigger->led_cdevs) {
+		struct led_classdev *led_cdev;
+
+		led_cdev = list_entry(entry, struct led_classdev, trig_list);
+		swconfig_trig_led_event(sw_trig, led_cdev);
+	}
+	read_unlock(&trigger->leddev_list_lock);
+}
+
+static void
+swconfig_led_work_func(struct work_struct *work)
+{
+	struct switch_led_trigger *sw_trig;
+	struct switch_dev *swdev;
+	u32 port_mask;
+	u32 link;
+	int i;
+
+	sw_trig = container_of(work, struct switch_led_trigger,
+			       sw_led_work.work);
+
+	port_mask = sw_trig->port_mask;
+	swdev = sw_trig->swdev;
+
+	link = 0;
+	for (i = 0; i < SWCONFIG_LED_NUM_PORTS; i++) {
+		u32 port_bit;
+
+		port_bit = BIT(i);
+		if ((port_mask & port_bit) == 0)
+			continue;
+
+		if (swdev->ops->get_port_link) {
+			struct switch_port_link port_link;
+
+			memset(&port_link, '\0', sizeof(port_link));
+			swdev->ops->get_port_link(swdev, i, &port_link);
+
+			if (port_link.link)
+				link |= port_bit;
+		}
+
+		if (swdev->ops->get_port_stats) {
+			struct switch_port_stats port_stats;
+
+			memset(&port_stats, '\0', sizeof(port_stats));
+			swdev->ops->get_port_stats(swdev, i, &port_stats);
+			sw_trig->port_traffic[i] = port_stats.tx_bytes +
+						   port_stats.rx_bytes;
+		}
+	}
+
+	sw_trig->port_link = link;
+
+	swconfig_trig_update_leds(sw_trig);
+
+	schedule_delayed_work(&sw_trig->sw_led_work,
+			      SWCONFIG_LED_TIMER_INTERVAL);
+}
+
+static int
+swconfig_create_led_trigger(struct switch_dev *swdev)
+{
+	struct switch_led_trigger *sw_trig;
+	int err;
+
+	if (!swdev->ops->get_port_link)
+		return 0;
+
+	sw_trig = kzalloc(sizeof(struct switch_led_trigger), GFP_KERNEL);
+	if (!sw_trig)
+		return -ENOMEM;
+
+	sw_trig->swdev = swdev;
+	sw_trig->trig.name = swdev->devname;
+	sw_trig->trig.activate = swconfig_trig_activate;
+	sw_trig->trig.deactivate = swconfig_trig_deactivate;
+
+	INIT_DELAYED_WORK(&sw_trig->sw_led_work, swconfig_led_work_func);
+
+	err = led_trigger_register(&sw_trig->trig);
+	if (err)
+		goto err_free;
+
+	swdev->led_trigger = sw_trig;
+
+	return 0;
+
+err_free:
+	kfree(sw_trig);
+	return err;
+}
+
+static void
+swconfig_destroy_led_trigger(struct switch_dev *swdev)
+{
+	struct switch_led_trigger *sw_trig;
+
+	sw_trig = swdev->led_trigger;
+	if (sw_trig) {
+		cancel_delayed_work_sync(&sw_trig->sw_led_work);
+		led_trigger_unregister(&sw_trig->trig);
+		kfree(sw_trig);
+	}
+}
+
+#else /* SWCONFIG_LEDS */
+static inline int
+swconfig_create_led_trigger(struct switch_dev *swdev) { return 0; }
+
+static inline void
+swconfig_destroy_led_trigger(struct switch_dev *swdev) { }
+#endif /* CONFIG_SWCONFIG_LEDS */
diff --git a/target/linux/generic/files/fs/yaffs2/Kconfig b/target/linux/generic/files/fs/yaffs2/Kconfig
new file mode 100644
index 0000000..408570f
--- /dev/null
+++ b/target/linux/generic/files/fs/yaffs2/Kconfig
@@ -0,0 +1,171 @@
+#
+# yaffs file system configurations
+#
+
+config YAFFS_FS
+	tristate "yaffs2 file system support"
+	default n
+	depends on MTD_BLOCK
+	select YAFFS_YAFFS1
+	select YAFFS_YAFFS2
+	help
+	  yaffs2, or Yet Another Flash File System, is a file system
+	  optimised for NAND Flash chips.
+
+	  To compile the yaffs2 file system support as a module, choose M
+	  here: the module will be called yaffs2.
+
+	  If unsure, say N.
+
+	  Further information on yaffs2 is available at
+	  <http://www.aleph1.co.uk/yaffs/>.
+
+config YAFFS_YAFFS1
+	bool "512 byte / page devices"
+	depends on YAFFS_FS
+	default y
+	help
+	  Enable yaffs1 support -- yaffs for 512 byte / page devices
+
+	  Not needed for 2K-page devices.
+
+	  If unsure, say Y.
+
+config YAFFS_9BYTE_TAGS
+	bool "Use older-style on-NAND data format with pageStatus byte"
+	depends on YAFFS_YAFFS1
+	default n
+	help
+
+	  Older-style on-NAND data format has a "pageStatus" byte to record
+	  chunk/page state.  This byte is zero when the page is discarded.
+	  Choose this option if you have existing on-NAND data using this
+	  format that you need to continue to support.  New data written
+	  also uses the older-style format.  Note: Use of this option
+	  generally requires that MTD's oob layout be adjusted to use the
+	  older-style format.  See notes on tags formats and MTD versions
+	  in yaffs_mtdif1.c.
+
+	  If unsure, say N.
+
+config YAFFS_DOES_ECC
+	bool "Lets yaffs do its own ECC"
+	depends on YAFFS_FS && YAFFS_YAFFS1 && !YAFFS_9BYTE_TAGS
+	default n
+	help
+	  This enables yaffs to use its own ECC functions instead of using
+	  the ones from the generic MTD-NAND driver.
+
+	  If unsure, say N.
+
+config YAFFS_ECC_WRONG_ORDER
+	bool "Use the same ecc byte order as Steven Hill's nand_ecc.c"
+	depends on YAFFS_FS && YAFFS_DOES_ECC && !YAFFS_9BYTE_TAGS
+	default n
+	help
+	  This makes yaffs_ecc.c use the same ecc byte order as Steven
+	  Hill's nand_ecc.c. If not set, then you get the same ecc byte
+	  order as SmartMedia.
+
+	  If unsure, say N.
+
+config YAFFS_YAFFS2
+	bool "2048 byte (or larger) / page devices"
+	depends on YAFFS_FS
+	default y
+	help
+	  Enable yaffs2 support -- yaffs for >= 2K bytes per page devices
+
+	  If unsure, say Y.
+
+config YAFFS_AUTO_YAFFS2
+	bool "Autoselect yaffs2 format"
+	depends on YAFFS_YAFFS2
+	default y
+	help
+	  Without this, you need to explicitely use yaffs2 as the file
+	  system type. With this, you can say "yaffs" and yaffs or yaffs2
+	  will be used depending on the device page size (yaffs on
+	  512-byte page devices, yaffs2 on 2K page devices).
+
+	  If unsure, say Y.
+
+config YAFFS_DISABLE_TAGS_ECC
+	bool "Disable yaffs from doing ECC on tags by default"
+	depends on YAFFS_FS && YAFFS_YAFFS2
+	default n
+	help
+	  This defaults yaffs to using its own ECC calculations on tags instead of
+	  just relying on the MTD.
+	  This behavior can also be overridden with tags_ecc_on and
+	  tags_ecc_off mount options.
+
+	  If unsure, say N.
+
+config YAFFS_ALWAYS_CHECK_CHUNK_ERASED
+	bool "Force chunk erase check"
+	depends on YAFFS_FS
+	default n
+	help
+          Normally yaffs only checks chunks before writing until an erased
+	  chunk is found. This helps to detect any partially written
+	  chunks that might have happened due to power loss.
+
+	  Enabling this forces on the test that chunks are erased in flash
+	  before writing to them. This takes more time but is potentially
+	  a bit more secure.
+
+	  Suggest setting Y during development and ironing out driver
+	  issues etc. Suggest setting to N if you want faster writing.
+
+	  If unsure, say Y.
+
+config YAFFS_EMPTY_LOST_AND_FOUND
+	bool "Empty lost and found on boot"
+	depends on YAFFS_FS
+	default n
+	help
+	  If this is enabled then the contents of lost and found is
+	  automatically dumped at mount.
+
+	  If unsure, say N.
+
+config YAFFS_DISABLE_BLOCK_REFRESHING
+	bool "Disable yaffs2 block refreshing"
+	depends on YAFFS_FS
+	default n
+	help
+	 If this is set, then block refreshing is disabled.
+	 Block refreshing infrequently refreshes the oldest block in
+	 a yaffs2 file system. This mechanism helps to refresh flash to
+	 mitigate against data loss. This is particularly useful for MLC.
+
+	  If unsure, say N.
+
+config YAFFS_DISABLE_BACKGROUND
+	bool "Disable yaffs2 background processing"
+	depends on YAFFS_FS
+	default n
+	help
+	 If this is set, then background processing is disabled.
+	 Background processing makes many foreground activities faster.
+
+	 If unsure, say N.
+
+config YAFFS_DISABLE_BAD_BLOCK_MARKING
+	bool "Disable yaffs2 bad block marking"
+	depends on YAFFS_FS
+	default n
+	help
+	 Useful during early flash bring up to prevent problems causing
+	 lots of bad block marking.
+
+	 If unsure, say N.
+
+config YAFFS_XATTR
+	bool "Enable yaffs2 xattr support"
+	depends on YAFFS_FS
+	default y
+	help
+	 If this is set then yaffs2 will provide xattr support.
+	 If unsure, say Y.
diff --git a/target/linux/generic/files/fs/yaffs2/Makefile b/target/linux/generic/files/fs/yaffs2/Makefile
new file mode 100644
index 0000000..f9a9fb1
--- /dev/null
+++ b/target/linux/generic/files/fs/yaffs2/Makefile
@@ -0,0 +1,18 @@
+#
+# Makefile for the linux YAFFS filesystem routines.
+#
+
+obj-$(CONFIG_YAFFS_FS) += yaffs.o
+
+yaffs-y := yaffs_ecc.o yaffs_vfs.o yaffs_guts.o yaffs_checkptrw.o
+yaffs-y += yaffs_packedtags1.o yaffs_packedtags2.o yaffs_nand.o
+yaffs-y += yaffs_tagscompat.o yaffs_tagsmarshall.o
+yaffs-y += yaffs_mtdif.o
+yaffs-y += yaffs_nameval.o yaffs_attribs.o
+yaffs-y += yaffs_allocator.o
+yaffs-y += yaffs_yaffs1.o
+yaffs-y += yaffs_yaffs2.o
+yaffs-y += yaffs_bitmap.o
+yaffs-y += yaffs_summary.o
+yaffs-y += yaffs_verify.o
+
diff --git a/target/linux/generic/files/fs/yaffs2/NOTE.openwrt b/target/linux/generic/files/fs/yaffs2/NOTE.openwrt
new file mode 100644
index 0000000..e84fbe6
--- /dev/null
+++ b/target/linux/generic/files/fs/yaffs2/NOTE.openwrt
@@ -0,0 +1,4 @@
+The yaffs2 source has been fetched from the yaffs2 GIT tree.
+
+URL: git://www.aleph1.co.uk/yaffs2
+Version: 583dbd9cc2668870cb013f051ba59f7d3e513dae (2015-06-02)
diff --git a/target/linux/generic/files/fs/yaffs2/yaffs_allocator.c b/target/linux/generic/files/fs/yaffs2/yaffs_allocator.c
new file mode 100644
index 0000000..c8f2861
--- /dev/null
+++ b/target/linux/generic/files/fs/yaffs2/yaffs_allocator.c
@@ -0,0 +1,357 @@
+/*
+ * YAFFS: Yet Another Flash File System. A NAND-flash specific file system.
+ *
+ * Copyright (C) 2002-2011 Aleph One Ltd.
+ *   for Toby Churchill Ltd and Brightstar Engineering
+ *
+ * Created by Charles Manning <charles@aleph1.co.uk>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+#include "yaffs_allocator.h"
+#include "yaffs_guts.h"
+#include "yaffs_trace.h"
+#include "yportenv.h"
+
+/*
+ * Each entry in yaffs_tnode_list and yaffs_obj_list hold blocks
+ * of approx 100 objects that are themn allocated singly.
+ * This is basically a simplified slab allocator.
+ *
+ * We don't use the Linux slab allocator because slab does not allow
+ * us to dump all the objects in one hit when we do a umount and tear
+ * down  all the tnodes and objects. slab requires that we first free
+ * the individual objects.
+ *
+ * Once yaffs has been mainlined I shall try to motivate for a change
+ * to slab to provide the extra features we need here.
+ */
+
+struct yaffs_tnode_list {
+	struct yaffs_tnode_list *next;
+	struct yaffs_tnode *tnodes;
+};
+
+struct yaffs_obj_list {
+	struct yaffs_obj_list *next;
+	struct yaffs_obj *objects;
+};
+
+struct yaffs_allocator {
+	int n_tnodes_created;
+	struct yaffs_tnode *free_tnodes;
+	int n_free_tnodes;
+	struct yaffs_tnode_list *alloc_tnode_list;
+
+	int n_obj_created;
+	struct list_head free_objs;
+	int n_free_objects;
+
+	struct yaffs_obj_list *allocated_obj_list;
+};
+
+static void yaffs_deinit_raw_tnodes(struct yaffs_dev *dev)
+{
+	struct yaffs_allocator *allocator =
+	    (struct yaffs_allocator *)dev->allocator;
+	struct yaffs_tnode_list *tmp;
+
+	if (!allocator) {
+		BUG();
+		return;
+	}
+
+	while (allocator->alloc_tnode_list) {
+		tmp = allocator->alloc_tnode_list->next;
+
+		kfree(allocator->alloc_tnode_list->tnodes);
+		kfree(allocator->alloc_tnode_list);
+		allocator->alloc_tnode_list = tmp;
+	}
+
+	allocator->free_tnodes = NULL;
+	allocator->n_free_tnodes = 0;
+	allocator->n_tnodes_created = 0;
+}
+
+static void yaffs_init_raw_tnodes(struct yaffs_dev *dev)
+{
+	struct yaffs_allocator *allocator = dev->allocator;
+
+	if (!allocator) {
+		BUG();
+		return;
+	}
+
+	allocator->alloc_tnode_list = NULL;
+	allocator->free_tnodes = NULL;
+	allocator->n_free_tnodes = 0;
+	allocator->n_tnodes_created = 0;
+}
+
+static int yaffs_create_tnodes(struct yaffs_dev *dev, int n_tnodes)
+{
+	struct yaffs_allocator *allocator =
+	    (struct yaffs_allocator *)dev->allocator;
+	int i;
+	struct yaffs_tnode *new_tnodes;
+	u8 *mem;
+	struct yaffs_tnode *curr;
+	struct yaffs_tnode *next;
+	struct yaffs_tnode_list *tnl;
+
+	if (!allocator) {
+		BUG();
+		return YAFFS_FAIL;
+	}
+
+	if (n_tnodes < 1)
+		return YAFFS_OK;
+
+	/* make these things */
+	new_tnodes = kmalloc(n_tnodes * dev->tnode_size, GFP_NOFS);
+	mem = (u8 *) new_tnodes;
+
+	if (!new_tnodes) {
+		yaffs_trace(YAFFS_TRACE_ERROR,
+			"yaffs: Could not allocate Tnodes");
+		return YAFFS_FAIL;
+	}
+
+	/* New hookup for wide tnodes */
+	for (i = 0; i < n_tnodes - 1; i++) {
+		curr = (struct yaffs_tnode *)&mem[i * dev->tnode_size];
+		next = (struct yaffs_tnode *)&mem[(i + 1) * dev->tnode_size];
+		curr->internal[0] = next;
+	}
+
+	curr = (struct yaffs_tnode *)&mem[(n_tnodes - 1) * dev->tnode_size];
+	curr->internal[0] = allocator->free_tnodes;
+	allocator->free_tnodes = (struct yaffs_tnode *)mem;
+
+	allocator->n_free_tnodes += n_tnodes;
+	allocator->n_tnodes_created += n_tnodes;
+
+	/* Now add this bunch of tnodes to a list for freeing up.
+	 * NB If we can't add this to the management list it isn't fatal
+	 * but it just means we can't free this bunch of tnodes later.
+	 */
+	tnl = kmalloc(sizeof(struct yaffs_tnode_list), GFP_NOFS);
+	if (!tnl) {
+		yaffs_trace(YAFFS_TRACE_ERROR,
+			"Could not add tnodes to management list");
+		return YAFFS_FAIL;
+	} else {
+		tnl->tnodes = new_tnodes;
+		tnl->next = allocator->alloc_tnode_list;
+		allocator->alloc_tnode_list = tnl;
+	}
+
+	yaffs_trace(YAFFS_TRACE_ALLOCATE, "Tnodes added");
+
+	return YAFFS_OK;
+}
+
+struct yaffs_tnode *yaffs_alloc_raw_tnode(struct yaffs_dev *dev)
+{
+	struct yaffs_allocator *allocator =
+	    (struct yaffs_allocator *)dev->allocator;
+	struct yaffs_tnode *tn = NULL;
+
+	if (!allocator) {
+		BUG();
+		return NULL;
+	}
+
+	/* If there are none left make more */
+	if (!allocator->free_tnodes)
+		yaffs_create_tnodes(dev, YAFFS_ALLOCATION_NTNODES);
+
+	if (allocator->free_tnodes) {
+		tn = allocator->free_tnodes;
+		allocator->free_tnodes = allocator->free_tnodes->internal[0];
+		allocator->n_free_tnodes--;
+	}
+
+	return tn;
+}
+
+/* FreeTnode frees up a tnode and puts it back on the free list */
+void yaffs_free_raw_tnode(struct yaffs_dev *dev, struct yaffs_tnode *tn)
+{
+	struct yaffs_allocator *allocator = dev->allocator;
+
+	if (!allocator) {
+		BUG();
+		return;
+	}
+
+	if (tn) {
+		tn->internal[0] = allocator->free_tnodes;
+		allocator->free_tnodes = tn;
+		allocator->n_free_tnodes++;
+	}
+	dev->checkpoint_blocks_required = 0;	/* force recalculation */
+}
+
+/*--------------- yaffs_obj alloaction ------------------------
+ *
+ * Free yaffs_objs are stored in a list using obj->siblings.
+ * The blocks of allocated objects are stored in a linked list.
+ */
+
+static void yaffs_init_raw_objs(struct yaffs_dev *dev)
+{
+	struct yaffs_allocator *allocator = dev->allocator;
+
+	if (!allocator) {
+		BUG();
+		return;
+	}
+
+	allocator->allocated_obj_list = NULL;
+	INIT_LIST_HEAD(&allocator->free_objs);
+	allocator->n_free_objects = 0;
+}
+
+static void yaffs_deinit_raw_objs(struct yaffs_dev *dev)
+{
+	struct yaffs_allocator *allocator = dev->allocator;
+	struct yaffs_obj_list *tmp;
+
+	if (!allocator) {
+		BUG();
+		return;
+	}
+
+	while (allocator->allocated_obj_list) {
+		tmp = allocator->allocated_obj_list->next;
+		kfree(allocator->allocated_obj_list->objects);
+		kfree(allocator->allocated_obj_list);
+		allocator->allocated_obj_list = tmp;
+	}
+
+	INIT_LIST_HEAD(&allocator->free_objs);
+	allocator->n_free_objects = 0;
+	allocator->n_obj_created = 0;
+}
+
+static int yaffs_create_free_objs(struct yaffs_dev *dev, int n_obj)
+{
+	struct yaffs_allocator *allocator = dev->allocator;
+	int i;
+	struct yaffs_obj *new_objs;
+	struct yaffs_obj_list *list;
+
+	if (!allocator) {
+		BUG();
+		return YAFFS_FAIL;
+	}
+
+	if (n_obj < 1)
+		return YAFFS_OK;
+
+	/* make these things */
+	new_objs = kmalloc(n_obj * sizeof(struct yaffs_obj), GFP_NOFS);
+	list = kmalloc(sizeof(struct yaffs_obj_list), GFP_NOFS);
+
+	if (!new_objs || !list) {
+		kfree(new_objs);
+		new_objs = NULL;
+		kfree(list);
+		list = NULL;
+		yaffs_trace(YAFFS_TRACE_ALLOCATE,
+			"Could not allocate more objects");
+		return YAFFS_FAIL;
+	}
+
+	/* Hook them into the free list */
+	for (i = 0; i < n_obj; i++)
+		list_add(&new_objs[i].siblings, &allocator->free_objs);
+
+	allocator->n_free_objects += n_obj;
+	allocator->n_obj_created += n_obj;
+
+	/* Now add this bunch of Objects to a list for freeing up. */
+
+	list->objects = new_objs;
+	list->next = allocator->allocated_obj_list;
+	allocator->allocated_obj_list = list;
+
+	return YAFFS_OK;
+}
+
+struct yaffs_obj *yaffs_alloc_raw_obj(struct yaffs_dev *dev)
+{
+	struct yaffs_obj *obj = NULL;
+	struct list_head *lh;
+	struct yaffs_allocator *allocator = dev->allocator;
+
+	if (!allocator) {
+		BUG();
+		return obj;
+	}
+
+	/* If there are none left make more */
+	if (list_empty(&allocator->free_objs))
+		yaffs_create_free_objs(dev, YAFFS_ALLOCATION_NOBJECTS);
+
+	if (!list_empty(&allocator->free_objs)) {
+		lh = allocator->free_objs.next;
+		obj = list_entry(lh, struct yaffs_obj, siblings);
+		list_del_init(lh);
+		allocator->n_free_objects--;
+	}
+
+	return obj;
+}
+
+void yaffs_free_raw_obj(struct yaffs_dev *dev, struct yaffs_obj *obj)
+{
+
+	struct yaffs_allocator *allocator = dev->allocator;
+
+	if (!allocator) {
+		BUG();
+		return;
+	}
+
+	/* Link into the free list. */
+	list_add(&obj->siblings, &allocator->free_objs);
+	allocator->n_free_objects++;
+}
+
+void yaffs_deinit_raw_tnodes_and_objs(struct yaffs_dev *dev)
+{
+
+	if (!dev->allocator) {
+		BUG();
+		return;
+	}
+
+	yaffs_deinit_raw_tnodes(dev);
+	yaffs_deinit_raw_objs(dev);
+	kfree(dev->allocator);
+	dev->allocator = NULL;
+}
+
+void yaffs_init_raw_tnodes_and_objs(struct yaffs_dev *dev)
+{
+	struct yaffs_allocator *allocator;
+
+	if (dev->allocator) {
+		BUG();
+		return;
+	}
+
+	allocator = kmalloc(sizeof(struct yaffs_allocator), GFP_NOFS);
+	if (allocator) {
+		dev->allocator = allocator;
+		yaffs_init_raw_tnodes(dev);
+		yaffs_init_raw_objs(dev);
+	}
+}
+
diff --git a/target/linux/generic/files/fs/yaffs2/yaffs_allocator.h b/target/linux/generic/files/fs/yaffs2/yaffs_allocator.h
new file mode 100644
index 0000000..a8cc322
--- /dev/null
+++ b/target/linux/generic/files/fs/yaffs2/yaffs_allocator.h
@@ -0,0 +1,30 @@
+/*
+ * YAFFS: Yet another Flash File System . A NAND-flash specific file system.
+ *
+ * Copyright (C) 2002-2011 Aleph One Ltd.
+ *   for Toby Churchill Ltd and Brightstar Engineering
+ *
+ * Created by Charles Manning <charles@aleph1.co.uk>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU Lesser General Public License version 2.1 as
+ * published by the Free Software Foundation.
+ *
+ * Note: Only YAFFS headers are LGPL, YAFFS C code is covered by GPL.
+ */
+
+#ifndef __YAFFS_ALLOCATOR_H__
+#define __YAFFS_ALLOCATOR_H__
+
+#include "yaffs_guts.h"
+
+void yaffs_init_raw_tnodes_and_objs(struct yaffs_dev *dev);
+void yaffs_deinit_raw_tnodes_and_objs(struct yaffs_dev *dev);
+
+struct yaffs_tnode *yaffs_alloc_raw_tnode(struct yaffs_dev *dev);
+void yaffs_free_raw_tnode(struct yaffs_dev *dev, struct yaffs_tnode *tn);
+
+struct yaffs_obj *yaffs_alloc_raw_obj(struct yaffs_dev *dev);
+void yaffs_free_raw_obj(struct yaffs_dev *dev, struct yaffs_obj *obj);
+
+#endif
diff --git a/target/linux/generic/files/fs/yaffs2/yaffs_attribs.c b/target/linux/generic/files/fs/yaffs2/yaffs_attribs.c
new file mode 100644
index 0000000..711941f
--- /dev/null
+++ b/target/linux/generic/files/fs/yaffs2/yaffs_attribs.c
@@ -0,0 +1,132 @@
+/*
+ * YAFFS: Yet Another Flash File System. A NAND-flash specific file system.
+ *
+ * Copyright (C) 2002-2011 Aleph One Ltd.
+ *   for Toby Churchill Ltd and Brightstar Engineering
+ *
+ * Created by Charles Manning <charles@aleph1.co.uk>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+#include "yaffs_guts.h"
+#include "yaffs_attribs.h"
+
+#if (LINUX_VERSION_CODE < KERNEL_VERSION(3, 14, 0))
+#define IATTR_UID ia_uid
+#define IATTR_GID ia_gid
+#else
+#define IATTR_UID ia_uid.val
+#define IATTR_GID ia_gid.val
+#endif
+
+void yaffs_load_attribs(struct yaffs_obj *obj, struct yaffs_obj_hdr *oh)
+{
+	obj->yst_uid = oh->yst_uid;
+	obj->yst_gid = oh->yst_gid;
+	obj->yst_atime = oh->yst_atime;
+	obj->yst_mtime = oh->yst_mtime;
+	obj->yst_ctime = oh->yst_ctime;
+	obj->yst_rdev = oh->yst_rdev;
+}
+
+void yaffs_load_attribs_oh(struct yaffs_obj_hdr *oh, struct yaffs_obj *obj)
+{
+	oh->yst_uid = obj->yst_uid;
+	oh->yst_gid = obj->yst_gid;
+	oh->yst_atime = obj->yst_atime;
+	oh->yst_mtime = obj->yst_mtime;
+	oh->yst_ctime = obj->yst_ctime;
+	oh->yst_rdev = obj->yst_rdev;
+
+}
+
+void yaffs_load_current_time(struct yaffs_obj *obj, int do_a, int do_c)
+{
+	obj->yst_mtime = Y_CURRENT_TIME;
+	if (do_a)
+		obj->yst_atime = obj->yst_mtime;
+	if (do_c)
+		obj->yst_ctime = obj->yst_mtime;
+}
+
+void yaffs_attribs_init(struct yaffs_obj *obj, u32 gid, u32 uid, u32 rdev)
+{
+	yaffs_load_current_time(obj, 1, 1);
+	obj->yst_rdev = rdev;
+	obj->yst_uid = uid;
+	obj->yst_gid = gid;
+}
+
+static loff_t yaffs_get_file_size(struct yaffs_obj *obj)
+{
+	YCHAR *alias = NULL;
+	obj = yaffs_get_equivalent_obj(obj);
+
+	switch (obj->variant_type) {
+	case YAFFS_OBJECT_TYPE_FILE:
+		return obj->variant.file_variant.file_size;
+	case YAFFS_OBJECT_TYPE_SYMLINK:
+		alias = obj->variant.symlink_variant.alias;
+		if (!alias)
+			return 0;
+		return strnlen(alias, YAFFS_MAX_ALIAS_LENGTH);
+	default:
+		return 0;
+	}
+}
+
+int yaffs_set_attribs(struct yaffs_obj *obj, struct iattr *attr)
+{
+	unsigned int valid = attr->ia_valid;
+
+	if (valid & ATTR_MODE)
+		obj->yst_mode = attr->ia_mode;
+	if (valid & ATTR_UID)
+		obj->yst_uid = attr->IATTR_UID;
+	if (valid & ATTR_GID)
+		obj->yst_gid = attr->IATTR_GID;
+
+	if (valid & ATTR_ATIME)
+		obj->yst_atime = Y_TIME_CONVERT(attr->ia_atime);
+	if (valid & ATTR_CTIME)
+		obj->yst_ctime = Y_TIME_CONVERT(attr->ia_ctime);
+	if (valid & ATTR_MTIME)
+		obj->yst_mtime = Y_TIME_CONVERT(attr->ia_mtime);
+
+	if (valid & ATTR_SIZE)
+		yaffs_resize_file(obj, attr->ia_size);
+
+	yaffs_update_oh(obj, NULL, 1, 0, 0, NULL);
+
+	return YAFFS_OK;
+
+}
+
+int yaffs_get_attribs(struct yaffs_obj *obj, struct iattr *attr)
+{
+	unsigned int valid = 0;
+
+	attr->ia_mode = obj->yst_mode;
+	valid |= ATTR_MODE;
+	attr->IATTR_UID = obj->yst_uid;
+	valid |= ATTR_UID;
+	attr->IATTR_GID = obj->yst_gid;
+	valid |= ATTR_GID;
+
+	Y_TIME_CONVERT(attr->ia_atime) = obj->yst_atime;
+	valid |= ATTR_ATIME;
+	Y_TIME_CONVERT(attr->ia_ctime) = obj->yst_ctime;
+	valid |= ATTR_CTIME;
+	Y_TIME_CONVERT(attr->ia_mtime) = obj->yst_mtime;
+	valid |= ATTR_MTIME;
+
+	attr->ia_size = yaffs_get_file_size(obj);
+	valid |= ATTR_SIZE;
+
+	attr->ia_valid = valid;
+
+	return YAFFS_OK;
+}
diff --git a/target/linux/generic/files/fs/yaffs2/yaffs_attribs.h b/target/linux/generic/files/fs/yaffs2/yaffs_attribs.h
new file mode 100644
index 0000000..5b21b08
--- /dev/null
+++ b/target/linux/generic/files/fs/yaffs2/yaffs_attribs.h
@@ -0,0 +1,28 @@
+/*
+ * YAFFS: Yet another Flash File System . A NAND-flash specific file system.
+ *
+ * Copyright (C) 2002-2011 Aleph One Ltd.
+ *   for Toby Churchill Ltd and Brightstar Engineering
+ *
+ * Created by Charles Manning <charles@aleph1.co.uk>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU Lesser General Public License version 2.1 as
+ * published by the Free Software Foundation.
+ *
+ * Note: Only YAFFS headers are LGPL, YAFFS C code is covered by GPL.
+ */
+
+#ifndef __YAFFS_ATTRIBS_H__
+#define __YAFFS_ATTRIBS_H__
+
+#include "yaffs_guts.h"
+
+void yaffs_load_attribs(struct yaffs_obj *obj, struct yaffs_obj_hdr *oh);
+void yaffs_load_attribs_oh(struct yaffs_obj_hdr *oh, struct yaffs_obj *obj);
+void yaffs_attribs_init(struct yaffs_obj *obj, u32 gid, u32 uid, u32 rdev);
+void yaffs_load_current_time(struct yaffs_obj *obj, int do_a, int do_c);
+int yaffs_set_attribs(struct yaffs_obj *obj, struct iattr *attr);
+int yaffs_get_attribs(struct yaffs_obj *obj, struct iattr *attr);
+
+#endif
diff --git a/target/linux/generic/files/fs/yaffs2/yaffs_bitmap.c b/target/linux/generic/files/fs/yaffs2/yaffs_bitmap.c
new file mode 100644
index 0000000..4440e93
--- /dev/null
+++ b/target/linux/generic/files/fs/yaffs2/yaffs_bitmap.c
@@ -0,0 +1,97 @@
+/*
+ * YAFFS: Yet Another Flash File System. A NAND-flash specific file system.
+ *
+ * Copyright (C) 2002-2011 Aleph One Ltd.
+ *   for Toby Churchill Ltd and Brightstar Engineering
+ *
+ * Created by Charles Manning <charles@aleph1.co.uk>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+#include "yaffs_bitmap.h"
+#include "yaffs_trace.h"
+/*
+ * Chunk bitmap manipulations
+ */
+
+static inline u8 *yaffs_block_bits(struct yaffs_dev *dev, int blk)
+{
+	if (blk < dev->internal_start_block || blk > dev->internal_end_block) {
+		yaffs_trace(YAFFS_TRACE_ERROR,
+			"BlockBits block %d is not valid",
+			blk);
+		BUG();
+	}
+	return dev->chunk_bits +
+	    (dev->chunk_bit_stride * (blk - dev->internal_start_block));
+}
+
+void yaffs_verify_chunk_bit_id(struct yaffs_dev *dev, int blk, int chunk)
+{
+	if (blk < dev->internal_start_block || blk > dev->internal_end_block ||
+	    chunk < 0 || chunk >= dev->param.chunks_per_block) {
+		yaffs_trace(YAFFS_TRACE_ERROR,
+			"Chunk Id (%d:%d) invalid",
+			blk, chunk);
+		BUG();
+	}
+}
+
+void yaffs_clear_chunk_bits(struct yaffs_dev *dev, int blk)
+{
+	u8 *blk_bits = yaffs_block_bits(dev, blk);
+
+	memset(blk_bits, 0, dev->chunk_bit_stride);
+}
+
+void yaffs_clear_chunk_bit(struct yaffs_dev *dev, int blk, int chunk)
+{
+	u8 *blk_bits = yaffs_block_bits(dev, blk);
+
+	yaffs_verify_chunk_bit_id(dev, blk, chunk);
+	blk_bits[chunk / 8] &= ~(1 << (chunk & 7));
+}
+
+void yaffs_set_chunk_bit(struct yaffs_dev *dev, int blk, int chunk)
+{
+	u8 *blk_bits = yaffs_block_bits(dev, blk);
+
+	yaffs_verify_chunk_bit_id(dev, blk, chunk);
+	blk_bits[chunk / 8] |= (1 << (chunk & 7));
+}
+
+int yaffs_check_chunk_bit(struct yaffs_dev *dev, int blk, int chunk)
+{
+	u8 *blk_bits = yaffs_block_bits(dev, blk);
+
+	yaffs_verify_chunk_bit_id(dev, blk, chunk);
+	return (blk_bits[chunk / 8] & (1 << (chunk & 7))) ? 1 : 0;
+}
+
+int yaffs_still_some_chunks(struct yaffs_dev *dev, int blk)
+{
+	u8 *blk_bits = yaffs_block_bits(dev, blk);
+	int i;
+
+	for (i = 0; i < dev->chunk_bit_stride; i++) {
+		if (*blk_bits)
+			return 1;
+		blk_bits++;
+	}
+	return 0;
+}
+
+int yaffs_count_chunk_bits(struct yaffs_dev *dev, int blk)
+{
+	u8 *blk_bits = yaffs_block_bits(dev, blk);
+	int i;
+	int n = 0;
+
+	for (i = 0; i < dev->chunk_bit_stride; i++, blk_bits++)
+		n += hweight8(*blk_bits);
+
+	return n;
+}
diff --git a/target/linux/generic/files/fs/yaffs2/yaffs_bitmap.h b/target/linux/generic/files/fs/yaffs2/yaffs_bitmap.h
new file mode 100644
index 0000000..e26b37d
--- /dev/null
+++ b/target/linux/generic/files/fs/yaffs2/yaffs_bitmap.h
@@ -0,0 +1,33 @@
+/*
+ * YAFFS: Yet another Flash File System . A NAND-flash specific file system.
+ *
+ * Copyright (C) 2002-2011 Aleph One Ltd.
+ *   for Toby Churchill Ltd and Brightstar Engineering
+ *
+ * Created by Charles Manning <charles@aleph1.co.uk>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU Lesser General Public License version 2.1 as
+ * published by the Free Software Foundation.
+ *
+ * Note: Only YAFFS headers are LGPL, YAFFS C code is covered by GPL.
+ */
+
+/*
+ * Chunk bitmap manipulations
+ */
+
+#ifndef __YAFFS_BITMAP_H__
+#define __YAFFS_BITMAP_H__
+
+#include "yaffs_guts.h"
+
+void yaffs_verify_chunk_bit_id(struct yaffs_dev *dev, int blk, int chunk);
+void yaffs_clear_chunk_bits(struct yaffs_dev *dev, int blk);
+void yaffs_clear_chunk_bit(struct yaffs_dev *dev, int blk, int chunk);
+void yaffs_set_chunk_bit(struct yaffs_dev *dev, int blk, int chunk);
+int yaffs_check_chunk_bit(struct yaffs_dev *dev, int blk, int chunk);
+int yaffs_still_some_chunks(struct yaffs_dev *dev, int blk);
+int yaffs_count_chunk_bits(struct yaffs_dev *dev, int blk);
+
+#endif
diff --git a/target/linux/generic/files/fs/yaffs2/yaffs_checkptrw.c b/target/linux/generic/files/fs/yaffs2/yaffs_checkptrw.c
new file mode 100644
index 0000000..16ee1e0
--- /dev/null
+++ b/target/linux/generic/files/fs/yaffs2/yaffs_checkptrw.c
@@ -0,0 +1,466 @@
+/*
+ * YAFFS: Yet Another Flash File System. A NAND-flash specific file system.
+ *
+ * Copyright (C) 2002-2011 Aleph One Ltd.
+ *   for Toby Churchill Ltd and Brightstar Engineering
+ *
+ * Created by Charles Manning <charles@aleph1.co.uk>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+#include "yaffs_checkptrw.h"
+#include "yaffs_getblockinfo.h"
+
+struct yaffs_checkpt_chunk_hdr {
+	int version;
+	int seq;
+	u32 sum;
+	u32 xor;
+} ;
+
+
+static int apply_chunk_offset(struct yaffs_dev *dev, int chunk)
+{
+	return chunk - dev->chunk_offset;
+}
+
+static int apply_block_offset(struct yaffs_dev *dev, int block)
+{
+	return block - dev->block_offset;
+}
+
+static void yaffs2_checkpt_init_chunk_hdr(struct yaffs_dev *dev)
+{
+	struct yaffs_checkpt_chunk_hdr hdr;
+
+	hdr.version = YAFFS_CHECKPOINT_VERSION;
+	hdr.seq = dev->checkpt_page_seq;
+	hdr.sum = dev->checkpt_sum;
+	hdr.xor = dev->checkpt_xor;
+
+	dev->checkpt_byte_offs = sizeof(hdr);
+
+	memcpy(dev->checkpt_buffer, &hdr, sizeof(hdr));
+}
+
+static int yaffs2_checkpt_check_chunk_hdr(struct yaffs_dev *dev)
+{
+	struct yaffs_checkpt_chunk_hdr hdr;
+
+	memcpy(&hdr, dev->checkpt_buffer, sizeof(hdr));
+
+	dev->checkpt_byte_offs = sizeof(hdr);
+
+	return hdr.version == YAFFS_CHECKPOINT_VERSION &&
+		hdr.seq == dev->checkpt_page_seq &&
+		hdr.sum == dev->checkpt_sum &&
+		hdr.xor == dev->checkpt_xor;
+}
+
+static int yaffs2_checkpt_space_ok(struct yaffs_dev *dev)
+{
+	int blocks_avail = dev->n_erased_blocks - dev->param.n_reserved_blocks;
+
+	yaffs_trace(YAFFS_TRACE_CHECKPOINT,
+		"checkpt blocks_avail = %d", blocks_avail);
+
+	return (blocks_avail <= 0) ? 0 : 1;
+}
+
+static int yaffs_checkpt_erase(struct yaffs_dev *dev)
+{
+	int i;
+
+	if (!dev->drv.drv_erase_fn)
+		return 0;
+	yaffs_trace(YAFFS_TRACE_CHECKPOINT,
+		"checking blocks %d to %d",
+		dev->internal_start_block, dev->internal_end_block);
+
+	for (i = dev->internal_start_block; i <= dev->internal_end_block; i++) {
+		struct yaffs_block_info *bi = yaffs_get_block_info(dev, i);
+		int offset_i = apply_block_offset(dev, i);
+		int result;
+
+		if (bi->block_state == YAFFS_BLOCK_STATE_CHECKPOINT) {
+			yaffs_trace(YAFFS_TRACE_CHECKPOINT,
+			"erasing checkpt block %d", i);
+
+			dev->n_erasures++;
+
+			result = dev->drv.drv_erase_fn(dev, offset_i);
+			if(result) {
+				bi->block_state = YAFFS_BLOCK_STATE_EMPTY;
+				dev->n_erased_blocks++;
+				dev->n_free_chunks +=
+				    dev->param.chunks_per_block;
+			} else {
+				dev->drv.drv_mark_bad_fn(dev, offset_i);
+				bi->block_state = YAFFS_BLOCK_STATE_DEAD;
+			}
+		}
+	}
+
+	dev->blocks_in_checkpt = 0;
+
+	return 1;
+}
+
+static void yaffs2_checkpt_find_erased_block(struct yaffs_dev *dev)
+{
+	int i;
+	int blocks_avail = dev->n_erased_blocks - dev->param.n_reserved_blocks;
+
+	yaffs_trace(YAFFS_TRACE_CHECKPOINT,
+		"allocating checkpt block: erased %d reserved %d avail %d next %d ",
+		dev->n_erased_blocks, dev->param.n_reserved_blocks,
+		blocks_avail, dev->checkpt_next_block);
+
+	if (dev->checkpt_next_block >= 0 &&
+	    dev->checkpt_next_block <= dev->internal_end_block &&
+	    blocks_avail > 0) {
+
+		for (i = dev->checkpt_next_block; i <= dev->internal_end_block;
+		     i++) {
+			struct yaffs_block_info *bi;
+
+			bi = yaffs_get_block_info(dev, i);
+			if (bi->block_state == YAFFS_BLOCK_STATE_EMPTY) {
+				dev->checkpt_next_block = i + 1;
+				dev->checkpt_cur_block = i;
+				yaffs_trace(YAFFS_TRACE_CHECKPOINT,
+					"allocating checkpt block %d", i);
+				return;
+			}
+		}
+	}
+	yaffs_trace(YAFFS_TRACE_CHECKPOINT, "out of checkpt blocks");
+
+	dev->checkpt_next_block = -1;
+	dev->checkpt_cur_block = -1;
+}
+
+static void yaffs2_checkpt_find_block(struct yaffs_dev *dev)
+{
+	int i;
+	struct yaffs_ext_tags tags;
+
+	yaffs_trace(YAFFS_TRACE_CHECKPOINT,
+		"find next checkpt block: start:  blocks %d next %d",
+		dev->blocks_in_checkpt, dev->checkpt_next_block);
+
+	if (dev->blocks_in_checkpt < dev->checkpt_max_blocks)
+		for (i = dev->checkpt_next_block; i <= dev->internal_end_block;
+		     i++) {
+			int chunk = i * dev->param.chunks_per_block;
+			enum yaffs_block_state state;
+			u32 seq;
+
+			dev->tagger.read_chunk_tags_fn(dev,
+					apply_chunk_offset(dev, chunk),
+					NULL, &tags);
+			yaffs_trace(YAFFS_TRACE_CHECKPOINT,
+				"find next checkpt block: search: block %d state %d oid %d seq %d eccr %d",
+				i, (int) state,
+				tags.obj_id, tags.seq_number,
+				tags.ecc_result);
+
+			if (tags.seq_number != YAFFS_SEQUENCE_CHECKPOINT_DATA)
+				continue;
+
+			dev->tagger.query_block_fn(dev,
+						apply_block_offset(dev, i),
+						&state, &seq);
+			if (state == YAFFS_BLOCK_STATE_DEAD)
+				continue;
+
+			/* Right kind of block */
+			dev->checkpt_next_block = tags.obj_id;
+			dev->checkpt_cur_block = i;
+			dev->checkpt_block_list[dev->blocks_in_checkpt] = i;
+			dev->blocks_in_checkpt++;
+			yaffs_trace(YAFFS_TRACE_CHECKPOINT,
+				"found checkpt block %d", i);
+			return;
+		}
+
+	yaffs_trace(YAFFS_TRACE_CHECKPOINT, "found no more checkpt blocks");
+
+	dev->checkpt_next_block = -1;
+	dev->checkpt_cur_block = -1;
+}
+
+int yaffs2_checkpt_open(struct yaffs_dev *dev, int writing)
+{
+	int i;
+
+	dev->checkpt_open_write = writing;
+
+	/* Got the functions we need? */
+	if (!dev->tagger.write_chunk_tags_fn ||
+	    !dev->tagger.read_chunk_tags_fn ||
+	    !dev->drv.drv_erase_fn ||
+	    !dev->drv.drv_mark_bad_fn)
+		return 0;
+
+	if (writing && !yaffs2_checkpt_space_ok(dev))
+		return 0;
+
+	if (!dev->checkpt_buffer)
+		dev->checkpt_buffer =
+		    kmalloc(dev->param.total_bytes_per_chunk, GFP_NOFS);
+	if (!dev->checkpt_buffer)
+		return 0;
+
+	dev->checkpt_page_seq = 0;
+	dev->checkpt_byte_count = 0;
+	dev->checkpt_sum = 0;
+	dev->checkpt_xor = 0;
+	dev->checkpt_cur_block = -1;
+	dev->checkpt_cur_chunk = -1;
+	dev->checkpt_next_block = dev->internal_start_block;
+
+	if (writing) {
+		memset(dev->checkpt_buffer, 0, dev->data_bytes_per_chunk);
+		yaffs2_checkpt_init_chunk_hdr(dev);
+		return yaffs_checkpt_erase(dev);
+	}
+
+	/* Opening for a read */
+	/* Set to a value that will kick off a read */
+	dev->checkpt_byte_offs = dev->data_bytes_per_chunk;
+	/* A checkpoint block list of 1 checkpoint block per 16 block is
+	 * (hopefully) going to be way more than we need */
+	dev->blocks_in_checkpt = 0;
+	dev->checkpt_max_blocks =
+	    (dev->internal_end_block - dev->internal_start_block) / 16 + 2;
+	if (!dev->checkpt_block_list)
+		dev->checkpt_block_list =
+		      kmalloc(sizeof(int) * dev->checkpt_max_blocks, GFP_NOFS);
+
+	if (!dev->checkpt_block_list)
+		return 0;
+
+	for (i = 0; i < dev->checkpt_max_blocks; i++)
+		dev->checkpt_block_list[i] = -1;
+
+	return 1;
+}
+
+int yaffs2_get_checkpt_sum(struct yaffs_dev *dev, u32 * sum)
+{
+	u32 composite_sum;
+
+	composite_sum = (dev->checkpt_sum << 8) | (dev->checkpt_xor & 0xff);
+	*sum = composite_sum;
+	return 1;
+}
+
+static int yaffs2_checkpt_flush_buffer(struct yaffs_dev *dev)
+{
+	int chunk;
+	int offset_chunk;
+	struct yaffs_ext_tags tags;
+
+	if (dev->checkpt_cur_block < 0) {
+		yaffs2_checkpt_find_erased_block(dev);
+		dev->checkpt_cur_chunk = 0;
+	}
+
+	if (dev->checkpt_cur_block < 0)
+		return 0;
+
+	tags.is_deleted = 0;
+	tags.obj_id = dev->checkpt_next_block;	/* Hint to next place to look */
+	tags.chunk_id = dev->checkpt_page_seq + 1;
+	tags.seq_number = YAFFS_SEQUENCE_CHECKPOINT_DATA;
+	tags.n_bytes = dev->data_bytes_per_chunk;
+	if (dev->checkpt_cur_chunk == 0) {
+		/* First chunk we write for the block? Set block state to
+		   checkpoint */
+		struct yaffs_block_info *bi =
+		    yaffs_get_block_info(dev, dev->checkpt_cur_block);
+		bi->block_state = YAFFS_BLOCK_STATE_CHECKPOINT;
+		dev->blocks_in_checkpt++;
+	}
+
+	chunk =
+	    dev->checkpt_cur_block * dev->param.chunks_per_block +
+	    dev->checkpt_cur_chunk;
+
+	yaffs_trace(YAFFS_TRACE_CHECKPOINT,
+		"checkpoint wite buffer nand %d(%d:%d) objid %d chId %d",
+		chunk, dev->checkpt_cur_block, dev->checkpt_cur_chunk,
+		tags.obj_id, tags.chunk_id);
+
+	offset_chunk = apply_chunk_offset(dev, chunk);
+
+	dev->n_page_writes++;
+
+	dev->tagger.write_chunk_tags_fn(dev, offset_chunk,
+				       dev->checkpt_buffer, &tags);
+	dev->checkpt_page_seq++;
+	dev->checkpt_cur_chunk++;
+	if (dev->checkpt_cur_chunk >= dev->param.chunks_per_block) {
+		dev->checkpt_cur_chunk = 0;
+		dev->checkpt_cur_block = -1;
+	}
+	memset(dev->checkpt_buffer, 0, dev->data_bytes_per_chunk);
+
+	yaffs2_checkpt_init_chunk_hdr(dev);
+
+
+	return 1;
+}
+
+int yaffs2_checkpt_wr(struct yaffs_dev *dev, const void *data, int n_bytes)
+{
+	int i = 0;
+	int ok = 1;
+	u8 *data_bytes = (u8 *) data;
+
+	if (!dev->checkpt_buffer)
+		return 0;
+
+	if (!dev->checkpt_open_write)
+		return -1;
+
+	while (i < n_bytes && ok) {
+		dev->checkpt_buffer[dev->checkpt_byte_offs] = *data_bytes;
+		dev->checkpt_sum += *data_bytes;
+		dev->checkpt_xor ^= *data_bytes;
+
+		dev->checkpt_byte_offs++;
+		i++;
+		data_bytes++;
+		dev->checkpt_byte_count++;
+
+		if (dev->checkpt_byte_offs < 0 ||
+		    dev->checkpt_byte_offs >= dev->data_bytes_per_chunk)
+			ok = yaffs2_checkpt_flush_buffer(dev);
+	}
+
+	return i;
+}
+
+int yaffs2_checkpt_rd(struct yaffs_dev *dev, void *data, int n_bytes)
+{
+	int i = 0;
+	struct yaffs_ext_tags tags;
+	int chunk;
+	int offset_chunk;
+	u8 *data_bytes = (u8 *) data;
+
+	if (!dev->checkpt_buffer)
+		return 0;
+
+	if (dev->checkpt_open_write)
+		return -1;
+
+	while (i < n_bytes) {
+
+		if (dev->checkpt_byte_offs < 0 ||
+		    dev->checkpt_byte_offs >= dev->data_bytes_per_chunk) {
+
+			if (dev->checkpt_cur_block < 0) {
+				yaffs2_checkpt_find_block(dev);
+				dev->checkpt_cur_chunk = 0;
+			}
+
+			/* Bail out if we can't find a checpoint block */
+			if (dev->checkpt_cur_block < 0)
+				break;
+
+			chunk = dev->checkpt_cur_block *
+			    dev->param.chunks_per_block +
+			    dev->checkpt_cur_chunk;
+
+			offset_chunk = apply_chunk_offset(dev, chunk);
+			dev->n_page_reads++;
+
+			/* Read in the next chunk */
+			dev->tagger.read_chunk_tags_fn(dev,
+						offset_chunk,
+						dev->checkpt_buffer,
+						&tags);
+
+			/* Bail out if the chunk is corrupted. */
+			if (tags.chunk_id != (dev->checkpt_page_seq + 1) ||
+			    tags.ecc_result > YAFFS_ECC_RESULT_FIXED ||
+			    tags.seq_number != YAFFS_SEQUENCE_CHECKPOINT_DATA)
+				break;
+
+			/* Bail out if it is not a checkpoint chunk. */
+			if(!yaffs2_checkpt_check_chunk_hdr(dev))
+				break;
+
+			dev->checkpt_page_seq++;
+			dev->checkpt_cur_chunk++;
+
+			if (dev->checkpt_cur_chunk >=
+					dev->param.chunks_per_block)
+				dev->checkpt_cur_block = -1;
+
+		}
+
+		*data_bytes = dev->checkpt_buffer[dev->checkpt_byte_offs];
+		dev->checkpt_sum += *data_bytes;
+		dev->checkpt_xor ^= *data_bytes;
+		dev->checkpt_byte_offs++;
+		i++;
+		data_bytes++;
+		dev->checkpt_byte_count++;
+	}
+
+	return i; /* Number of bytes read */
+}
+
+int yaffs_checkpt_close(struct yaffs_dev *dev)
+{
+	int i;
+
+	if (dev->checkpt_open_write) {
+		if (dev->checkpt_byte_offs !=
+			sizeof(sizeof(struct yaffs_checkpt_chunk_hdr)))
+			yaffs2_checkpt_flush_buffer(dev);
+	} else if (dev->checkpt_block_list) {
+		for (i = 0;
+		     i < dev->blocks_in_checkpt &&
+		     dev->checkpt_block_list[i] >= 0; i++) {
+			int blk = dev->checkpt_block_list[i];
+			struct yaffs_block_info *bi = NULL;
+
+			if (dev->internal_start_block <= blk &&
+			    blk <= dev->internal_end_block)
+				bi = yaffs_get_block_info(dev, blk);
+			if (bi && bi->block_state == YAFFS_BLOCK_STATE_EMPTY)
+				bi->block_state = YAFFS_BLOCK_STATE_CHECKPOINT;
+		}
+	}
+
+	dev->n_free_chunks -=
+		dev->blocks_in_checkpt * dev->param.chunks_per_block;
+	dev->n_erased_blocks -= dev->blocks_in_checkpt;
+
+	yaffs_trace(YAFFS_TRACE_CHECKPOINT, "checkpoint byte count %d",
+		dev->checkpt_byte_count);
+
+	if (dev->checkpt_buffer)
+		return 1;
+	else
+		return 0;
+}
+
+int yaffs2_checkpt_invalidate_stream(struct yaffs_dev *dev)
+{
+	/* Erase the checkpoint data */
+
+	yaffs_trace(YAFFS_TRACE_CHECKPOINT,
+		"checkpoint invalidate of %d blocks",
+		dev->blocks_in_checkpt);
+
+	return yaffs_checkpt_erase(dev);
+}
diff --git a/target/linux/generic/files/fs/yaffs2/yaffs_checkptrw.h b/target/linux/generic/files/fs/yaffs2/yaffs_checkptrw.h
new file mode 100644
index 0000000..cdbaba7
--- /dev/null
+++ b/target/linux/generic/files/fs/yaffs2/yaffs_checkptrw.h
@@ -0,0 +1,33 @@
+/*
+ * YAFFS: Yet another Flash File System . A NAND-flash specific file system.
+ *
+ * Copyright (C) 2002-2011 Aleph One Ltd.
+ *   for Toby Churchill Ltd and Brightstar Engineering
+ *
+ * Created by Charles Manning <charles@aleph1.co.uk>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU Lesser General Public License version 2.1 as
+ * published by the Free Software Foundation.
+ *
+ * Note: Only YAFFS headers are LGPL, YAFFS C code is covered by GPL.
+ */
+
+#ifndef __YAFFS_CHECKPTRW_H__
+#define __YAFFS_CHECKPTRW_H__
+
+#include "yaffs_guts.h"
+
+int yaffs2_checkpt_open(struct yaffs_dev *dev, int writing);
+
+int yaffs2_checkpt_wr(struct yaffs_dev *dev, const void *data, int n_bytes);
+
+int yaffs2_checkpt_rd(struct yaffs_dev *dev, void *data, int n_bytes);
+
+int yaffs2_get_checkpt_sum(struct yaffs_dev *dev, u32 * sum);
+
+int yaffs_checkpt_close(struct yaffs_dev *dev);
+
+int yaffs2_checkpt_invalidate_stream(struct yaffs_dev *dev);
+
+#endif
diff --git a/target/linux/generic/files/fs/yaffs2/yaffs_ecc.c b/target/linux/generic/files/fs/yaffs2/yaffs_ecc.c
new file mode 100644
index 0000000..9294107
--- /dev/null
+++ b/target/linux/generic/files/fs/yaffs2/yaffs_ecc.c
@@ -0,0 +1,281 @@
+/*
+ * YAFFS: Yet Another Flash File System. A NAND-flash specific file system.
+ *
+ * Copyright (C) 2002-2011 Aleph One Ltd.
+ *   for Toby Churchill Ltd and Brightstar Engineering
+ *
+ * Created by Charles Manning <charles@aleph1.co.uk>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+/*
+ * This code implements the ECC algorithm used in SmartMedia.
+ *
+ * The ECC comprises 22 bits of parity information and is stuffed into 3 bytes.
+ * The two unused bit are set to 1.
+ * The ECC can correct single bit errors in a 256-byte page of data. Thus, two
+ * such ECC blocks are used on a 512-byte NAND page.
+ *
+ */
+
+#include "yportenv.h"
+
+#include "yaffs_ecc.h"
+
+/* Table generated by gen-ecc.c
+ * Using a table means we do not have to calculate p1..p4 and p1'..p4'
+ * for each byte of data. These are instead provided in a table in bits7..2.
+ * Bit 0 of each entry indicates whether the entry has an odd or even parity,
+ * and therefore this bytes influence on the line parity.
+ */
+
+static const unsigned char column_parity_table[] = {
+	0x00, 0x55, 0x59, 0x0c, 0x65, 0x30, 0x3c, 0x69,
+	0x69, 0x3c, 0x30, 0x65, 0x0c, 0x59, 0x55, 0x00,
+	0x95, 0xc0, 0xcc, 0x99, 0xf0, 0xa5, 0xa9, 0xfc,
+	0xfc, 0xa9, 0xa5, 0xf0, 0x99, 0xcc, 0xc0, 0x95,
+	0x99, 0xcc, 0xc0, 0x95, 0xfc, 0xa9, 0xa5, 0xf0,
+	0xf0, 0xa5, 0xa9, 0xfc, 0x95, 0xc0, 0xcc, 0x99,
+	0x0c, 0x59, 0x55, 0x00, 0x69, 0x3c, 0x30, 0x65,
+	0x65, 0x30, 0x3c, 0x69, 0x00, 0x55, 0x59, 0x0c,
+	0xa5, 0xf0, 0xfc, 0xa9, 0xc0, 0x95, 0x99, 0xcc,
+	0xcc, 0x99, 0x95, 0xc0, 0xa9, 0xfc, 0xf0, 0xa5,
+	0x30, 0x65, 0x69, 0x3c, 0x55, 0x00, 0x0c, 0x59,
+	0x59, 0x0c, 0x00, 0x55, 0x3c, 0x69, 0x65, 0x30,
+	0x3c, 0x69, 0x65, 0x30, 0x59, 0x0c, 0x00, 0x55,
+	0x55, 0x00, 0x0c, 0x59, 0x30, 0x65, 0x69, 0x3c,
+	0xa9, 0xfc, 0xf0, 0xa5, 0xcc, 0x99, 0x95, 0xc0,
+	0xc0, 0x95, 0x99, 0xcc, 0xa5, 0xf0, 0xfc, 0xa9,
+	0xa9, 0xfc, 0xf0, 0xa5, 0xcc, 0x99, 0x95, 0xc0,
+	0xc0, 0x95, 0x99, 0xcc, 0xa5, 0xf0, 0xfc, 0xa9,
+	0x3c, 0x69, 0x65, 0x30, 0x59, 0x0c, 0x00, 0x55,
+	0x55, 0x00, 0x0c, 0x59, 0x30, 0x65, 0x69, 0x3c,
+	0x30, 0x65, 0x69, 0x3c, 0x55, 0x00, 0x0c, 0x59,
+	0x59, 0x0c, 0x00, 0x55, 0x3c, 0x69, 0x65, 0x30,
+	0xa5, 0xf0, 0xfc, 0xa9, 0xc0, 0x95, 0x99, 0xcc,
+	0xcc, 0x99, 0x95, 0xc0, 0xa9, 0xfc, 0xf0, 0xa5,
+	0x0c, 0x59, 0x55, 0x00, 0x69, 0x3c, 0x30, 0x65,
+	0x65, 0x30, 0x3c, 0x69, 0x00, 0x55, 0x59, 0x0c,
+	0x99, 0xcc, 0xc0, 0x95, 0xfc, 0xa9, 0xa5, 0xf0,
+	0xf0, 0xa5, 0xa9, 0xfc, 0x95, 0xc0, 0xcc, 0x99,
+	0x95, 0xc0, 0xcc, 0x99, 0xf0, 0xa5, 0xa9, 0xfc,
+	0xfc, 0xa9, 0xa5, 0xf0, 0x99, 0xcc, 0xc0, 0x95,
+	0x00, 0x55, 0x59, 0x0c, 0x65, 0x30, 0x3c, 0x69,
+	0x69, 0x3c, 0x30, 0x65, 0x0c, 0x59, 0x55, 0x00,
+};
+
+
+/* Calculate the ECC for a 256-byte block of data */
+void yaffs_ecc_calc(const unsigned char *data, unsigned char *ecc)
+{
+	unsigned int i;
+	unsigned char col_parity = 0;
+	unsigned char line_parity = 0;
+	unsigned char line_parity_prime = 0;
+	unsigned char t;
+	unsigned char b;
+
+	for (i = 0; i < 256; i++) {
+		b = column_parity_table[*data++];
+		col_parity ^= b;
+
+		if (b & 0x01) {	/* odd number of bits in the byte */
+			line_parity ^= i;
+			line_parity_prime ^= ~i;
+		}
+	}
+
+	ecc[2] = (~col_parity) | 0x03;
+
+	t = 0;
+	if (line_parity & 0x80)
+		t |= 0x80;
+	if (line_parity_prime & 0x80)
+		t |= 0x40;
+	if (line_parity & 0x40)
+		t |= 0x20;
+	if (line_parity_prime & 0x40)
+		t |= 0x10;
+	if (line_parity & 0x20)
+		t |= 0x08;
+	if (line_parity_prime & 0x20)
+		t |= 0x04;
+	if (line_parity & 0x10)
+		t |= 0x02;
+	if (line_parity_prime & 0x10)
+		t |= 0x01;
+	ecc[1] = ~t;
+
+	t = 0;
+	if (line_parity & 0x08)
+		t |= 0x80;
+	if (line_parity_prime & 0x08)
+		t |= 0x40;
+	if (line_parity & 0x04)
+		t |= 0x20;
+	if (line_parity_prime & 0x04)
+		t |= 0x10;
+	if (line_parity & 0x02)
+		t |= 0x08;
+	if (line_parity_prime & 0x02)
+		t |= 0x04;
+	if (line_parity & 0x01)
+		t |= 0x02;
+	if (line_parity_prime & 0x01)
+		t |= 0x01;
+	ecc[0] = ~t;
+
+}
+
+/* Correct the ECC on a 256 byte block of data */
+
+int yaffs_ecc_correct(unsigned char *data, unsigned char *read_ecc,
+		      const unsigned char *test_ecc)
+{
+	unsigned char d0, d1, d2;	/* deltas */
+
+	d0 = read_ecc[0] ^ test_ecc[0];
+	d1 = read_ecc[1] ^ test_ecc[1];
+	d2 = read_ecc[2] ^ test_ecc[2];
+
+	if ((d0 | d1 | d2) == 0)
+		return 0;	/* no error */
+
+	if (((d0 ^ (d0 >> 1)) & 0x55) == 0x55 &&
+	    ((d1 ^ (d1 >> 1)) & 0x55) == 0x55 &&
+	    ((d2 ^ (d2 >> 1)) & 0x54) == 0x54) {
+		/* Single bit (recoverable) error in data */
+
+		unsigned byte;
+		unsigned bit;
+
+		bit = byte = 0;
+
+		if (d1 & 0x80)
+			byte |= 0x80;
+		if (d1 & 0x20)
+			byte |= 0x40;
+		if (d1 & 0x08)
+			byte |= 0x20;
+		if (d1 & 0x02)
+			byte |= 0x10;
+		if (d0 & 0x80)
+			byte |= 0x08;
+		if (d0 & 0x20)
+			byte |= 0x04;
+		if (d0 & 0x08)
+			byte |= 0x02;
+		if (d0 & 0x02)
+			byte |= 0x01;
+
+		if (d2 & 0x80)
+			bit |= 0x04;
+		if (d2 & 0x20)
+			bit |= 0x02;
+		if (d2 & 0x08)
+			bit |= 0x01;
+
+		data[byte] ^= (1 << bit);
+
+		return 1;	/* Corrected the error */
+	}
+
+	if ((hweight8(d0) + hweight8(d1) + hweight8(d2)) == 1) {
+		/* Reccoverable error in ecc */
+
+		read_ecc[0] = test_ecc[0];
+		read_ecc[1] = test_ecc[1];
+		read_ecc[2] = test_ecc[2];
+
+		return 1;	/* Corrected the error */
+	}
+
+	/* Unrecoverable error */
+
+	return -1;
+
+}
+
+/*
+ * ECCxxxOther does ECC calcs on arbitrary n bytes of data
+ */
+void yaffs_ecc_calc_other(const unsigned char *data, unsigned n_bytes,
+			  struct yaffs_ecc_other *ecc_other)
+{
+	unsigned int i;
+	unsigned char col_parity = 0;
+	unsigned line_parity = 0;
+	unsigned line_parity_prime = 0;
+	unsigned char b;
+
+	for (i = 0; i < n_bytes; i++) {
+		b = column_parity_table[*data++];
+		col_parity ^= b;
+
+		if (b & 0x01) {
+			/* odd number of bits in the byte */
+			line_parity ^= i;
+			line_parity_prime ^= ~i;
+		}
+
+	}
+
+	ecc_other->col_parity = (col_parity >> 2) & 0x3f;
+	ecc_other->line_parity = line_parity;
+	ecc_other->line_parity_prime = line_parity_prime;
+}
+
+int yaffs_ecc_correct_other(unsigned char *data, unsigned n_bytes,
+			    struct yaffs_ecc_other *read_ecc,
+			    const struct yaffs_ecc_other *test_ecc)
+{
+	unsigned char delta_col;	/* column parity delta */
+	unsigned delta_line;	/* line parity delta */
+	unsigned delta_line_prime;	/* line parity delta */
+	unsigned bit;
+
+	delta_col = read_ecc->col_parity ^ test_ecc->col_parity;
+	delta_line = read_ecc->line_parity ^ test_ecc->line_parity;
+	delta_line_prime =
+	    read_ecc->line_parity_prime ^ test_ecc->line_parity_prime;
+
+	if ((delta_col | delta_line | delta_line_prime) == 0)
+		return 0;	/* no error */
+
+	if (delta_line == ~delta_line_prime &&
+	    (((delta_col ^ (delta_col >> 1)) & 0x15) == 0x15)) {
+		/* Single bit (recoverable) error in data */
+
+		bit = 0;
+
+		if (delta_col & 0x20)
+			bit |= 0x04;
+		if (delta_col & 0x08)
+			bit |= 0x02;
+		if (delta_col & 0x02)
+			bit |= 0x01;
+
+		if (delta_line >= n_bytes)
+			return -1;
+
+		data[delta_line] ^= (1 << bit);
+
+		return 1;	/* corrected */
+	}
+
+	if ((hweight32(delta_line) +
+	     hweight32(delta_line_prime) +
+	     hweight8(delta_col)) == 1) {
+		/* Reccoverable error in ecc */
+
+		*read_ecc = *test_ecc;
+		return 1;	/* corrected */
+	}
+
+	/* Unrecoverable error */
+
+	return -1;
+}
diff --git a/target/linux/generic/files/fs/yaffs2/yaffs_ecc.h b/target/linux/generic/files/fs/yaffs2/yaffs_ecc.h
new file mode 100644
index 0000000..17d47bd
--- /dev/null
+++ b/target/linux/generic/files/fs/yaffs2/yaffs_ecc.h
@@ -0,0 +1,44 @@
+/*
+ * YAFFS: Yet another Flash File System . A NAND-flash specific file system.
+ *
+ * Copyright (C) 2002-2011 Aleph One Ltd.
+ *   for Toby Churchill Ltd and Brightstar Engineering
+ *
+ * Created by Charles Manning <charles@aleph1.co.uk>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU Lesser General Public License version 2.1 as
+ * published by the Free Software Foundation.
+ *
+ * Note: Only YAFFS headers are LGPL, YAFFS C code is covered by GPL.
+ */
+
+/*
+ * This code implements the ECC algorithm used in SmartMedia.
+ *
+ * The ECC comprises 22 bits of parity information and is stuffed into 3 bytes.
+ * The two unused bit are set to 1.
+ * The ECC can correct single bit errors in a 256-byte page of data.
+ * Thus, two such ECC blocks are used on a 512-byte NAND page.
+ *
+ */
+
+#ifndef __YAFFS_ECC_H__
+#define __YAFFS_ECC_H__
+
+struct yaffs_ecc_other {
+	unsigned char col_parity;
+	unsigned line_parity;
+	unsigned line_parity_prime;
+};
+
+void yaffs_ecc_calc(const unsigned char *data, unsigned char *ecc);
+int yaffs_ecc_correct(unsigned char *data, unsigned char *read_ecc,
+		      const unsigned char *test_ecc);
+
+void yaffs_ecc_calc_other(const unsigned char *data, unsigned n_bytes,
+			  struct yaffs_ecc_other *ecc);
+int yaffs_ecc_correct_other(unsigned char *data, unsigned n_bytes,
+			    struct yaffs_ecc_other *read_ecc,
+			    const struct yaffs_ecc_other *test_ecc);
+#endif
diff --git a/target/linux/generic/files/fs/yaffs2/yaffs_getblockinfo.h b/target/linux/generic/files/fs/yaffs2/yaffs_getblockinfo.h
new file mode 100644
index 0000000..8fd0802
--- /dev/null
+++ b/target/linux/generic/files/fs/yaffs2/yaffs_getblockinfo.h
@@ -0,0 +1,35 @@
+/*
+ * YAFFS: Yet another Flash File System . A NAND-flash specific file system.
+ *
+ * Copyright (C) 2002-2011 Aleph One Ltd.
+ *   for Toby Churchill Ltd and Brightstar Engineering
+ *
+ * Created by Charles Manning <charles@aleph1.co.uk>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU Lesser General Public License version 2.1 as
+ * published by the Free Software Foundation.
+ *
+ * Note: Only YAFFS headers are LGPL, YAFFS C code is covered by GPL.
+ */
+
+#ifndef __YAFFS_GETBLOCKINFO_H__
+#define __YAFFS_GETBLOCKINFO_H__
+
+#include "yaffs_guts.h"
+#include "yaffs_trace.h"
+
+/* Function to manipulate block info */
+static inline struct yaffs_block_info *yaffs_get_block_info(struct yaffs_dev
+							      *dev, int blk)
+{
+	if (blk < dev->internal_start_block || blk > dev->internal_end_block) {
+		yaffs_trace(YAFFS_TRACE_ERROR,
+			"**>> yaffs: get_block_info block %d is not valid",
+			blk);
+		BUG();
+	}
+	return &dev->block_info[blk - dev->internal_start_block];
+}
+
+#endif
diff --git a/target/linux/generic/files/fs/yaffs2/yaffs_guts.c b/target/linux/generic/files/fs/yaffs2/yaffs_guts.c
new file mode 100644
index 0000000..89fb2a9
--- /dev/null
+++ b/target/linux/generic/files/fs/yaffs2/yaffs_guts.c
@@ -0,0 +1,5140 @@
+/*
+ * YAFFS: Yet Another Flash File System. A NAND-flash specific file system.
+ *
+ * Copyright (C) 2002-2011 Aleph One Ltd.
+ *   for Toby Churchill Ltd and Brightstar Engineering
+ *
+ * Created by Charles Manning <charles@aleph1.co.uk>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+#include "yportenv.h"
+#include "yaffs_trace.h"
+
+#include "yaffs_guts.h"
+#include "yaffs_getblockinfo.h"
+#include "yaffs_tagscompat.h"
+#include "yaffs_tagsmarshall.h"
+#include "yaffs_nand.h"
+#include "yaffs_yaffs1.h"
+#include "yaffs_yaffs2.h"
+#include "yaffs_bitmap.h"
+#include "yaffs_verify.h"
+#include "yaffs_nand.h"
+#include "yaffs_packedtags2.h"
+#include "yaffs_nameval.h"
+#include "yaffs_allocator.h"
+#include "yaffs_attribs.h"
+#include "yaffs_summary.h"
+
+/* Note YAFFS_GC_GOOD_ENOUGH must be <= YAFFS_GC_PASSIVE_THRESHOLD */
+#define YAFFS_GC_GOOD_ENOUGH 2
+#define YAFFS_GC_PASSIVE_THRESHOLD 4
+
+#include "yaffs_ecc.h"
+
+/* Forward declarations */
+
+static int yaffs_wr_data_obj(struct yaffs_obj *in, int inode_chunk,
+			     const u8 *buffer, int n_bytes, int use_reserve);
+
+static void yaffs_fix_null_name(struct yaffs_obj *obj, YCHAR *name,
+				int buffer_size);
+
+/* Function to calculate chunk and offset */
+
+void yaffs_addr_to_chunk(struct yaffs_dev *dev, loff_t addr,
+				int *chunk_out, u32 *offset_out)
+{
+	int chunk;
+	u32 offset;
+
+	chunk = (u32) (addr >> dev->chunk_shift);
+
+	if (dev->chunk_div == 1) {
+		/* easy power of 2 case */
+		offset = (u32) (addr & dev->chunk_mask);
+	} else {
+		/* Non power-of-2 case */
+
+		loff_t chunk_base;
+
+		chunk /= dev->chunk_div;
+
+		chunk_base = ((loff_t) chunk) * dev->data_bytes_per_chunk;
+		offset = (u32) (addr - chunk_base);
+	}
+
+	*chunk_out = chunk;
+	*offset_out = offset;
+}
+
+/* Function to return the number of shifts for a power of 2 greater than or
+ * equal to the given number
+ * Note we don't try to cater for all possible numbers and this does not have to
+ * be hellishly efficient.
+ */
+
+static inline u32 calc_shifts_ceiling(u32 x)
+{
+	int extra_bits;
+	int shifts;
+
+	shifts = extra_bits = 0;
+
+	while (x > 1) {
+		if (x & 1)
+			extra_bits++;
+		x >>= 1;
+		shifts++;
+	}
+
+	if (extra_bits)
+		shifts++;
+
+	return shifts;
+}
+
+/* Function to return the number of shifts to get a 1 in bit 0
+ */
+
+static inline u32 calc_shifts(u32 x)
+{
+	u32 shifts;
+
+	shifts = 0;
+
+	if (!x)
+		return 0;
+
+	while (!(x & 1)) {
+		x >>= 1;
+		shifts++;
+	}
+
+	return shifts;
+}
+
+/*
+ * Temporary buffer manipulations.
+ */
+
+static int yaffs_init_tmp_buffers(struct yaffs_dev *dev)
+{
+	int i;
+	u8 *buf = (u8 *) 1;
+
+	memset(dev->temp_buffer, 0, sizeof(dev->temp_buffer));
+
+	for (i = 0; buf && i < YAFFS_N_TEMP_BUFFERS; i++) {
+		dev->temp_buffer[i].in_use = 0;
+		buf = kmalloc(dev->param.total_bytes_per_chunk, GFP_NOFS);
+		dev->temp_buffer[i].buffer = buf;
+	}
+
+	return buf ? YAFFS_OK : YAFFS_FAIL;
+}
+
+u8 *yaffs_get_temp_buffer(struct yaffs_dev * dev)
+{
+	int i;
+
+	dev->temp_in_use++;
+	if (dev->temp_in_use > dev->max_temp)
+		dev->max_temp = dev->temp_in_use;
+
+	for (i = 0; i < YAFFS_N_TEMP_BUFFERS; i++) {
+		if (dev->temp_buffer[i].in_use == 0) {
+			dev->temp_buffer[i].in_use = 1;
+			return dev->temp_buffer[i].buffer;
+		}
+	}
+
+	yaffs_trace(YAFFS_TRACE_BUFFERS, "Out of temp buffers");
+	/*
+	 * If we got here then we have to allocate an unmanaged one
+	 * This is not good.
+	 */
+
+	dev->unmanaged_buffer_allocs++;
+	return kmalloc(dev->data_bytes_per_chunk, GFP_NOFS);
+
+}
+
+void yaffs_release_temp_buffer(struct yaffs_dev *dev, u8 *buffer)
+{
+	int i;
+
+	dev->temp_in_use--;
+
+	for (i = 0; i < YAFFS_N_TEMP_BUFFERS; i++) {
+		if (dev->temp_buffer[i].buffer == buffer) {
+			dev->temp_buffer[i].in_use = 0;
+			return;
+		}
+	}
+
+	if (buffer) {
+		/* assume it is an unmanaged one. */
+		yaffs_trace(YAFFS_TRACE_BUFFERS,
+			"Releasing unmanaged temp buffer");
+		kfree(buffer);
+		dev->unmanaged_buffer_deallocs++;
+	}
+
+}
+
+/*
+ * Functions for robustisizing TODO
+ *
+ */
+
+static void yaffs_handle_chunk_wr_ok(struct yaffs_dev *dev, int nand_chunk,
+				     const u8 *data,
+				     const struct yaffs_ext_tags *tags)
+{
+	(void) dev;
+	(void) nand_chunk;
+	(void) data;
+	(void) tags;
+}
+
+static void yaffs_handle_chunk_update(struct yaffs_dev *dev, int nand_chunk,
+				      const struct yaffs_ext_tags *tags)
+{
+	(void) dev;
+	(void) nand_chunk;
+	(void) tags;
+}
+
+void yaffs_handle_chunk_error(struct yaffs_dev *dev,
+			      struct yaffs_block_info *bi)
+{
+	if (!bi->gc_prioritise) {
+		bi->gc_prioritise = 1;
+		dev->has_pending_prioritised_gc = 1;
+		bi->chunk_error_strikes++;
+
+		if (bi->chunk_error_strikes > 3) {
+			bi->needs_retiring = 1;	/* Too many stikes, so retire */
+			yaffs_trace(YAFFS_TRACE_ALWAYS,
+				"yaffs: Block struck out");
+
+		}
+	}
+}
+
+static void yaffs_handle_chunk_wr_error(struct yaffs_dev *dev, int nand_chunk,
+					int erased_ok)
+{
+	int flash_block = nand_chunk / dev->param.chunks_per_block;
+	struct yaffs_block_info *bi = yaffs_get_block_info(dev, flash_block);
+
+	yaffs_handle_chunk_error(dev, bi);
+
+	if (erased_ok) {
+		/* Was an actual write failure,
+		 * so mark the block for retirement.*/
+		bi->needs_retiring = 1;
+		yaffs_trace(YAFFS_TRACE_ERROR | YAFFS_TRACE_BAD_BLOCKS,
+		  "**>> Block %d needs retiring", flash_block);
+	}
+
+	/* Delete the chunk */
+	yaffs_chunk_del(dev, nand_chunk, 1, __LINE__);
+	yaffs_skip_rest_of_block(dev);
+}
+
+/*
+ * Verification code
+ */
+
+/*
+ *  Simple hash function. Needs to have a reasonable spread
+ */
+
+static inline int yaffs_hash_fn(int n)
+{
+	if (n < 0)
+		n = -n;
+	return n % YAFFS_NOBJECT_BUCKETS;
+}
+
+/*
+ * Access functions to useful fake objects.
+ * Note that root might have a presence in NAND if permissions are set.
+ */
+
+struct yaffs_obj *yaffs_root(struct yaffs_dev *dev)
+{
+	return dev->root_dir;
+}
+
+struct yaffs_obj *yaffs_lost_n_found(struct yaffs_dev *dev)
+{
+	return dev->lost_n_found;
+}
+
+/*
+ *  Erased NAND checking functions
+ */
+
+int yaffs_check_ff(u8 *buffer, int n_bytes)
+{
+	/* Horrible, slow implementation */
+	while (n_bytes--) {
+		if (*buffer != 0xff)
+			return 0;
+		buffer++;
+	}
+	return 1;
+}
+
+static int yaffs_check_chunk_erased(struct yaffs_dev *dev, int nand_chunk)
+{
+	int retval = YAFFS_OK;
+	u8 *data = yaffs_get_temp_buffer(dev);
+	struct yaffs_ext_tags tags;
+	int result;
+
+	result = yaffs_rd_chunk_tags_nand(dev, nand_chunk, data, &tags);
+
+	if (tags.ecc_result > YAFFS_ECC_RESULT_NO_ERROR)
+		retval = YAFFS_FAIL;
+
+	if (!yaffs_check_ff(data, dev->data_bytes_per_chunk) ||
+		tags.chunk_used) {
+		yaffs_trace(YAFFS_TRACE_NANDACCESS,
+			"Chunk %d not erased", nand_chunk);
+		retval = YAFFS_FAIL;
+	}
+
+	yaffs_release_temp_buffer(dev, data);
+
+	return retval;
+
+}
+
+static int yaffs_verify_chunk_written(struct yaffs_dev *dev,
+				      int nand_chunk,
+				      const u8 *data,
+				      struct yaffs_ext_tags *tags)
+{
+	int retval = YAFFS_OK;
+	struct yaffs_ext_tags temp_tags;
+	u8 *buffer = yaffs_get_temp_buffer(dev);
+	int result;
+
+	result = yaffs_rd_chunk_tags_nand(dev, nand_chunk, buffer, &temp_tags);
+	if (memcmp(buffer, data, dev->data_bytes_per_chunk) ||
+	    temp_tags.obj_id != tags->obj_id ||
+	    temp_tags.chunk_id != tags->chunk_id ||
+	    temp_tags.n_bytes != tags->n_bytes)
+		retval = YAFFS_FAIL;
+
+	yaffs_release_temp_buffer(dev, buffer);
+
+	return retval;
+}
+
+
+int yaffs_check_alloc_available(struct yaffs_dev *dev, int n_chunks)
+{
+	int reserved_chunks;
+	int reserved_blocks = dev->param.n_reserved_blocks;
+	int checkpt_blocks;
+
+	checkpt_blocks = yaffs_calc_checkpt_blocks_required(dev);
+
+	reserved_chunks =
+	    (reserved_blocks + checkpt_blocks) * dev->param.chunks_per_block;
+
+	return (dev->n_free_chunks > (reserved_chunks + n_chunks));
+}
+
+static int yaffs_find_alloc_block(struct yaffs_dev *dev)
+{
+	int i;
+	struct yaffs_block_info *bi;
+
+	if (dev->n_erased_blocks < 1) {
+		/* Hoosterman we've got a problem.
+		 * Can't get space to gc
+		 */
+		yaffs_trace(YAFFS_TRACE_ERROR,
+		  "yaffs tragedy: no more erased blocks");
+
+		return -1;
+	}
+
+	/* Find an empty block. */
+
+	for (i = dev->internal_start_block; i <= dev->internal_end_block; i++) {
+		dev->alloc_block_finder++;
+		if (dev->alloc_block_finder < dev->internal_start_block
+		    || dev->alloc_block_finder > dev->internal_end_block) {
+			dev->alloc_block_finder = dev->internal_start_block;
+		}
+
+		bi = yaffs_get_block_info(dev, dev->alloc_block_finder);
+
+		if (bi->block_state == YAFFS_BLOCK_STATE_EMPTY) {
+			bi->block_state = YAFFS_BLOCK_STATE_ALLOCATING;
+			dev->seq_number++;
+			bi->seq_number = dev->seq_number;
+			dev->n_erased_blocks--;
+			yaffs_trace(YAFFS_TRACE_ALLOCATE,
+			  "Allocated block %d, seq  %d, %d left" ,
+			   dev->alloc_block_finder, dev->seq_number,
+			   dev->n_erased_blocks);
+			return dev->alloc_block_finder;
+		}
+	}
+
+	yaffs_trace(YAFFS_TRACE_ALWAYS,
+		"yaffs tragedy: no more erased blocks, but there should have been %d",
+		dev->n_erased_blocks);
+
+	return -1;
+}
+
+static int yaffs_alloc_chunk(struct yaffs_dev *dev, int use_reserver,
+			     struct yaffs_block_info **block_ptr)
+{
+	int ret_val;
+	struct yaffs_block_info *bi;
+
+	if (dev->alloc_block < 0) {
+		/* Get next block to allocate off */
+		dev->alloc_block = yaffs_find_alloc_block(dev);
+		dev->alloc_page = 0;
+	}
+
+	if (!use_reserver && !yaffs_check_alloc_available(dev, 1)) {
+		/* No space unless we're allowed to use the reserve. */
+		return -1;
+	}
+
+	if (dev->n_erased_blocks < dev->param.n_reserved_blocks
+	    && dev->alloc_page == 0)
+		yaffs_trace(YAFFS_TRACE_ALLOCATE, "Allocating reserve");
+
+	/* Next page please.... */
+	if (dev->alloc_block >= 0) {
+		bi = yaffs_get_block_info(dev, dev->alloc_block);
+
+		ret_val = (dev->alloc_block * dev->param.chunks_per_block) +
+		    dev->alloc_page;
+		bi->pages_in_use++;
+		yaffs_set_chunk_bit(dev, dev->alloc_block, dev->alloc_page);
+
+		dev->alloc_page++;
+
+		dev->n_free_chunks--;
+
+		/* If the block is full set the state to full */
+		if (dev->alloc_page >= dev->param.chunks_per_block) {
+			bi->block_state = YAFFS_BLOCK_STATE_FULL;
+			dev->alloc_block = -1;
+		}
+
+		if (block_ptr)
+			*block_ptr = bi;
+
+		return ret_val;
+	}
+
+	yaffs_trace(YAFFS_TRACE_ERROR,
+		"!!!!!!!!! Allocator out !!!!!!!!!!!!!!!!!");
+
+	return -1;
+}
+
+static int yaffs_get_erased_chunks(struct yaffs_dev *dev)
+{
+	int n;
+
+	n = dev->n_erased_blocks * dev->param.chunks_per_block;
+
+	if (dev->alloc_block > 0)
+		n += (dev->param.chunks_per_block - dev->alloc_page);
+
+	return n;
+
+}
+
+/*
+ * yaffs_skip_rest_of_block() skips over the rest of the allocation block
+ * if we don't want to write to it.
+ */
+void yaffs_skip_rest_of_block(struct yaffs_dev *dev)
+{
+	struct yaffs_block_info *bi;
+
+	if (dev->alloc_block > 0) {
+		bi = yaffs_get_block_info(dev, dev->alloc_block);
+		if (bi->block_state == YAFFS_BLOCK_STATE_ALLOCATING) {
+			bi->block_state = YAFFS_BLOCK_STATE_FULL;
+			dev->alloc_block = -1;
+		}
+	}
+}
+
+static int yaffs_write_new_chunk(struct yaffs_dev *dev,
+				 const u8 *data,
+				 struct yaffs_ext_tags *tags, int use_reserver)
+{
+	int attempts = 0;
+	int write_ok = 0;
+	int chunk;
+
+	yaffs2_checkpt_invalidate(dev);
+
+	do {
+		struct yaffs_block_info *bi = 0;
+		int erased_ok = 0;
+
+		chunk = yaffs_alloc_chunk(dev, use_reserver, &bi);
+		if (chunk < 0) {
+			/* no space */
+			break;
+		}
+
+		/* First check this chunk is erased, if it needs
+		 * checking.  The checking policy (unless forced
+		 * always on) is as follows:
+		 *
+		 * Check the first page we try to write in a block.
+		 * If the check passes then we don't need to check any
+		 * more.        If the check fails, we check again...
+		 * If the block has been erased, we don't need to check.
+		 *
+		 * However, if the block has been prioritised for gc,
+		 * then we think there might be something odd about
+		 * this block and stop using it.
+		 *
+		 * Rationale: We should only ever see chunks that have
+		 * not been erased if there was a partially written
+		 * chunk due to power loss.  This checking policy should
+		 * catch that case with very few checks and thus save a
+		 * lot of checks that are most likely not needed.
+		 *
+		 * Mods to the above
+		 * If an erase check fails or the write fails we skip the
+		 * rest of the block.
+		 */
+
+		/* let's give it a try */
+		attempts++;
+
+		if (dev->param.always_check_erased)
+			bi->skip_erased_check = 0;
+
+		if (!bi->skip_erased_check) {
+			erased_ok = yaffs_check_chunk_erased(dev, chunk);
+			if (erased_ok != YAFFS_OK) {
+				yaffs_trace(YAFFS_TRACE_ERROR,
+				  "**>> yaffs chunk %d was not erased",
+				  chunk);
+
+				/* If not erased, delete this one,
+				 * skip rest of block and
+				 * try another chunk */
+				yaffs_chunk_del(dev, chunk, 1, __LINE__);
+				yaffs_skip_rest_of_block(dev);
+				continue;
+			}
+		}
+
+		write_ok = yaffs_wr_chunk_tags_nand(dev, chunk, data, tags);
+
+		if (!bi->skip_erased_check)
+			write_ok =
+			    yaffs_verify_chunk_written(dev, chunk, data, tags);
+
+		if (write_ok != YAFFS_OK) {
+			/* Clean up aborted write, skip to next block and
+			 * try another chunk */
+			yaffs_handle_chunk_wr_error(dev, chunk, erased_ok);
+			continue;
+		}
+
+		bi->skip_erased_check = 1;
+
+		/* Copy the data into the robustification buffer */
+		yaffs_handle_chunk_wr_ok(dev, chunk, data, tags);
+
+	} while (write_ok != YAFFS_OK &&
+		 (yaffs_wr_attempts <= 0 || attempts <= yaffs_wr_attempts));
+
+	if (!write_ok)
+		chunk = -1;
+
+	if (attempts > 1) {
+		yaffs_trace(YAFFS_TRACE_ERROR,
+			"**>> yaffs write required %d attempts",
+			attempts);
+		dev->n_retried_writes += (attempts - 1);
+	}
+
+	return chunk;
+}
+
+/*
+ * Block retiring for handling a broken block.
+ */
+
+static void yaffs_retire_block(struct yaffs_dev *dev, int flash_block)
+{
+	struct yaffs_block_info *bi = yaffs_get_block_info(dev, flash_block);
+
+	yaffs2_checkpt_invalidate(dev);
+
+	yaffs2_clear_oldest_dirty_seq(dev, bi);
+
+	if (yaffs_mark_bad(dev, flash_block) != YAFFS_OK) {
+		if (yaffs_erase_block(dev, flash_block) != YAFFS_OK) {
+			yaffs_trace(YAFFS_TRACE_ALWAYS,
+				"yaffs: Failed to mark bad and erase block %d",
+				flash_block);
+		} else {
+			struct yaffs_ext_tags tags;
+			int chunk_id =
+			    flash_block * dev->param.chunks_per_block;
+
+			u8 *buffer = yaffs_get_temp_buffer(dev);
+
+			memset(buffer, 0xff, dev->data_bytes_per_chunk);
+			memset(&tags, 0, sizeof(tags));
+			tags.seq_number = YAFFS_SEQUENCE_BAD_BLOCK;
+			if (dev->tagger.write_chunk_tags_fn(dev, chunk_id -
+							dev->chunk_offset,
+							buffer,
+							&tags) != YAFFS_OK)
+				yaffs_trace(YAFFS_TRACE_ALWAYS,
+					"yaffs: Failed to write bad block marker to block %d",
+					flash_block);
+
+			yaffs_release_temp_buffer(dev, buffer);
+		}
+	}
+
+	bi->block_state = YAFFS_BLOCK_STATE_DEAD;
+	bi->gc_prioritise = 0;
+	bi->needs_retiring = 0;
+
+	dev->n_retired_blocks++;
+}
+
+/*---------------- Name handling functions ------------*/
+
+static void yaffs_load_name_from_oh(struct yaffs_dev *dev, YCHAR *name,
+				    const YCHAR *oh_name, int buff_size)
+{
+#ifdef CONFIG_YAFFS_AUTO_UNICODE
+	if (dev->param.auto_unicode) {
+		if (*oh_name) {
+			/* It is an ASCII name, do an ASCII to
+			 * unicode conversion */
+			const char *ascii_oh_name = (const char *)oh_name;
+			int n = buff_size - 1;
+			while (n > 0 && *ascii_oh_name) {
+				*name = *ascii_oh_name;
+				name++;
+				ascii_oh_name++;
+				n--;
+			}
+		} else {
+			strncpy(name, oh_name + 1, buff_size - 1);
+		}
+	} else {
+#else
+	(void) dev;
+	{
+#endif
+		strncpy(name, oh_name, buff_size - 1);
+	}
+}
+
+static void yaffs_load_oh_from_name(struct yaffs_dev *dev, YCHAR *oh_name,
+				    const YCHAR *name)
+{
+#ifdef CONFIG_YAFFS_AUTO_UNICODE
+
+	int is_ascii;
+	const YCHAR *w;
+
+	if (dev->param.auto_unicode) {
+
+		is_ascii = 1;
+		w = name;
+
+		/* Figure out if the name will fit in ascii character set */
+		while (is_ascii && *w) {
+			if ((*w) & 0xff00)
+				is_ascii = 0;
+			w++;
+		}
+
+		if (is_ascii) {
+			/* It is an ASCII name, so convert unicode to ascii */
+			char *ascii_oh_name = (char *)oh_name;
+			int n = YAFFS_MAX_NAME_LENGTH - 1;
+			while (n > 0 && *name) {
+				*ascii_oh_name = *name;
+				name++;
+				ascii_oh_name++;
+				n--;
+			}
+		} else {
+			/* Unicode name, so save starting at the second YCHAR */
+			*oh_name = 0;
+			strncpy(oh_name + 1, name, YAFFS_MAX_NAME_LENGTH - 2);
+		}
+	} else {
+#else
+	dev = dev;
+	{
+#endif
+		strncpy(oh_name, name, YAFFS_MAX_NAME_LENGTH - 1);
+	}
+}
+
+static u16 yaffs_calc_name_sum(const YCHAR *name)
+{
+	u16 sum = 0;
+	u16 i = 1;
+
+	if (!name)
+		return 0;
+
+	while ((*name) && i < (YAFFS_MAX_NAME_LENGTH / 2)) {
+
+		/* 0x1f mask is case insensitive */
+		sum += ((*name) & 0x1f) * i;
+		i++;
+		name++;
+	}
+	return sum;
+}
+
+
+void yaffs_set_obj_name(struct yaffs_obj *obj, const YCHAR * name)
+{
+	memset(obj->short_name, 0, sizeof(obj->short_name));
+
+	if (name && !name[0]) {
+		yaffs_fix_null_name(obj, obj->short_name,
+				YAFFS_SHORT_NAME_LENGTH);
+		name = obj->short_name;
+	} else if (name &&
+		strnlen(name, YAFFS_SHORT_NAME_LENGTH + 1) <=
+		YAFFS_SHORT_NAME_LENGTH)  {
+		strcpy(obj->short_name, name);
+	}
+
+	obj->sum = yaffs_calc_name_sum(name);
+}
+
+void yaffs_set_obj_name_from_oh(struct yaffs_obj *obj,
+				const struct yaffs_obj_hdr *oh)
+{
+#ifdef CONFIG_YAFFS_AUTO_UNICODE
+	YCHAR tmp_name[YAFFS_MAX_NAME_LENGTH + 1];
+	memset(tmp_name, 0, sizeof(tmp_name));
+	yaffs_load_name_from_oh(obj->my_dev, tmp_name, oh->name,
+				YAFFS_MAX_NAME_LENGTH + 1);
+	yaffs_set_obj_name(obj, tmp_name);
+#else
+	yaffs_set_obj_name(obj, oh->name);
+#endif
+}
+
+loff_t yaffs_max_file_size(struct yaffs_dev *dev)
+{
+	if(sizeof(loff_t) < 8)
+		return YAFFS_MAX_FILE_SIZE_32;
+	else
+		return ((loff_t) YAFFS_MAX_CHUNK_ID) * dev->data_bytes_per_chunk;
+}
+
+/*-------------------- TNODES -------------------
+
+ * List of spare tnodes
+ * The list is hooked together using the first pointer
+ * in the tnode.
+ */
+
+struct yaffs_tnode *yaffs_get_tnode(struct yaffs_dev *dev)
+{
+	struct yaffs_tnode *tn = yaffs_alloc_raw_tnode(dev);
+
+	if (tn) {
+		memset(tn, 0, dev->tnode_size);
+		dev->n_tnodes++;
+	}
+
+	dev->checkpoint_blocks_required = 0;	/* force recalculation */
+
+	return tn;
+}
+
+/* FreeTnode frees up a tnode and puts it back on the free list */
+static void yaffs_free_tnode(struct yaffs_dev *dev, struct yaffs_tnode *tn)
+{
+	yaffs_free_raw_tnode(dev, tn);
+	dev->n_tnodes--;
+	dev->checkpoint_blocks_required = 0;	/* force recalculation */
+}
+
+static void yaffs_deinit_tnodes_and_objs(struct yaffs_dev *dev)
+{
+	yaffs_deinit_raw_tnodes_and_objs(dev);
+	dev->n_obj = 0;
+	dev->n_tnodes = 0;
+}
+
+static void yaffs_load_tnode_0(struct yaffs_dev *dev, struct yaffs_tnode *tn,
+			unsigned pos, unsigned val)
+{
+	u32 *map = (u32 *) tn;
+	u32 bit_in_map;
+	u32 bit_in_word;
+	u32 word_in_map;
+	u32 mask;
+
+	pos &= YAFFS_TNODES_LEVEL0_MASK;
+	val >>= dev->chunk_grp_bits;
+
+	bit_in_map = pos * dev->tnode_width;
+	word_in_map = bit_in_map / 32;
+	bit_in_word = bit_in_map & (32 - 1);
+
+	mask = dev->tnode_mask << bit_in_word;
+
+	map[word_in_map] &= ~mask;
+	map[word_in_map] |= (mask & (val << bit_in_word));
+
+	if (dev->tnode_width > (32 - bit_in_word)) {
+		bit_in_word = (32 - bit_in_word);
+		word_in_map++;
+		mask =
+		    dev->tnode_mask >> bit_in_word;
+		map[word_in_map] &= ~mask;
+		map[word_in_map] |= (mask & (val >> bit_in_word));
+	}
+}
+
+u32 yaffs_get_group_base(struct yaffs_dev *dev, struct yaffs_tnode *tn,
+			 unsigned pos)
+{
+	u32 *map = (u32 *) tn;
+	u32 bit_in_map;
+	u32 bit_in_word;
+	u32 word_in_map;
+	u32 val;
+
+	pos &= YAFFS_TNODES_LEVEL0_MASK;
+
+	bit_in_map = pos * dev->tnode_width;
+	word_in_map = bit_in_map / 32;
+	bit_in_word = bit_in_map & (32 - 1);
+
+	val = map[word_in_map] >> bit_in_word;
+
+	if (dev->tnode_width > (32 - bit_in_word)) {
+		bit_in_word = (32 - bit_in_word);
+		word_in_map++;
+		val |= (map[word_in_map] << bit_in_word);
+	}
+
+	val &= dev->tnode_mask;
+	val <<= dev->chunk_grp_bits;
+
+	return val;
+}
+
+/* ------------------- End of individual tnode manipulation -----------------*/
+
+/* ---------Functions to manipulate the look-up tree (made up of tnodes) ------
+ * The look up tree is represented by the top tnode and the number of top_level
+ * in the tree. 0 means only the level 0 tnode is in the tree.
+ */
+
+/* FindLevel0Tnode finds the level 0 tnode, if one exists. */
+struct yaffs_tnode *yaffs_find_tnode_0(struct yaffs_dev *dev,
+				       struct yaffs_file_var *file_struct,
+				       u32 chunk_id)
+{
+	struct yaffs_tnode *tn = file_struct->top;
+	u32 i;
+	int required_depth;
+	int level = file_struct->top_level;
+
+	(void) dev;
+
+	/* Check sane level and chunk Id */
+	if (level < 0 || level > YAFFS_TNODES_MAX_LEVEL)
+		return NULL;
+
+	if (chunk_id > YAFFS_MAX_CHUNK_ID)
+		return NULL;
+
+	/* First check we're tall enough (ie enough top_level) */
+
+	i = chunk_id >> YAFFS_TNODES_LEVEL0_BITS;
+	required_depth = 0;
+	while (i) {
+		i >>= YAFFS_TNODES_INTERNAL_BITS;
+		required_depth++;
+	}
+
+	if (required_depth > file_struct->top_level)
+		return NULL;	/* Not tall enough, so we can't find it */
+
+	/* Traverse down to level 0 */
+	while (level > 0 && tn) {
+		tn = tn->internal[(chunk_id >>
+				   (YAFFS_TNODES_LEVEL0_BITS +
+				    (level - 1) *
+				    YAFFS_TNODES_INTERNAL_BITS)) &
+				  YAFFS_TNODES_INTERNAL_MASK];
+		level--;
+	}
+
+	return tn;
+}
+
+/* add_find_tnode_0 finds the level 0 tnode if it exists,
+ * otherwise first expands the tree.
+ * This happens in two steps:
+ *  1. If the tree isn't tall enough, then make it taller.
+ *  2. Scan down the tree towards the level 0 tnode adding tnodes if required.
+ *
+ * Used when modifying the tree.
+ *
+ *  If the tn argument is NULL, then a fresh tnode will be added otherwise the
+ *  specified tn will be plugged into the ttree.
+ */
+
+struct yaffs_tnode *yaffs_add_find_tnode_0(struct yaffs_dev *dev,
+					   struct yaffs_file_var *file_struct,
+					   u32 chunk_id,
+					   struct yaffs_tnode *passed_tn)
+{
+	int required_depth;
+	int i;
+	int l;
+	struct yaffs_tnode *tn;
+	u32 x;
+
+	/* Check sane level and page Id */
+	if (file_struct->top_level < 0 ||
+	    file_struct->top_level > YAFFS_TNODES_MAX_LEVEL)
+		return NULL;
+
+	if (chunk_id > YAFFS_MAX_CHUNK_ID)
+		return NULL;
+
+	/* First check we're tall enough (ie enough top_level) */
+
+	x = chunk_id >> YAFFS_TNODES_LEVEL0_BITS;
+	required_depth = 0;
+	while (x) {
+		x >>= YAFFS_TNODES_INTERNAL_BITS;
+		required_depth++;
+	}
+
+	if (required_depth > file_struct->top_level) {
+		/* Not tall enough, gotta make the tree taller */
+		for (i = file_struct->top_level; i < required_depth; i++) {
+
+			tn = yaffs_get_tnode(dev);
+
+			if (tn) {
+				tn->internal[0] = file_struct->top;
+				file_struct->top = tn;
+				file_struct->top_level++;
+			} else {
+				yaffs_trace(YAFFS_TRACE_ERROR,
+					"yaffs: no more tnodes");
+				return NULL;
+			}
+		}
+	}
+
+	/* Traverse down to level 0, adding anything we need */
+
+	l = file_struct->top_level;
+	tn = file_struct->top;
+
+	if (l > 0) {
+		while (l > 0 && tn) {
+			x = (chunk_id >>
+			     (YAFFS_TNODES_LEVEL0_BITS +
+			      (l - 1) * YAFFS_TNODES_INTERNAL_BITS)) &
+			    YAFFS_TNODES_INTERNAL_MASK;
+
+			if ((l > 1) && !tn->internal[x]) {
+				/* Add missing non-level-zero tnode */
+				tn->internal[x] = yaffs_get_tnode(dev);
+				if (!tn->internal[x])
+					return NULL;
+			} else if (l == 1) {
+				/* Looking from level 1 at level 0 */
+				if (passed_tn) {
+					/* If we already have one, release it */
+					if (tn->internal[x])
+						yaffs_free_tnode(dev,
+							tn->internal[x]);
+					tn->internal[x] = passed_tn;
+
+				} else if (!tn->internal[x]) {
+					/* Don't have one, none passed in */
+					tn->internal[x] = yaffs_get_tnode(dev);
+					if (!tn->internal[x])
+						return NULL;
+				}
+			}
+
+			tn = tn->internal[x];
+			l--;
+		}
+	} else {
+		/* top is level 0 */
+		if (passed_tn) {
+			memcpy(tn, passed_tn,
+			       (dev->tnode_width * YAFFS_NTNODES_LEVEL0) / 8);
+			yaffs_free_tnode(dev, passed_tn);
+		}
+	}
+
+	return tn;
+}
+
+static int yaffs_tags_match(const struct yaffs_ext_tags *tags, int obj_id,
+			    int chunk_obj)
+{
+	return (tags->chunk_id == chunk_obj &&
+		tags->obj_id == obj_id &&
+		!tags->is_deleted) ? 1 : 0;
+
+}
+
+static int yaffs_find_chunk_in_group(struct yaffs_dev *dev, int the_chunk,
+					struct yaffs_ext_tags *tags, int obj_id,
+					int inode_chunk)
+{
+	int j;
+
+	for (j = 0; the_chunk && j < dev->chunk_grp_size; j++) {
+		if (yaffs_check_chunk_bit
+		    (dev, the_chunk / dev->param.chunks_per_block,
+		     the_chunk % dev->param.chunks_per_block)) {
+
+			if (dev->chunk_grp_size == 1)
+				return the_chunk;
+			else {
+				yaffs_rd_chunk_tags_nand(dev, the_chunk, NULL,
+							 tags);
+				if (yaffs_tags_match(tags,
+							obj_id, inode_chunk)) {
+					/* found it; */
+					return the_chunk;
+				}
+			}
+		}
+		the_chunk++;
+	}
+	return -1;
+}
+
+int yaffs_find_chunk_in_file(struct yaffs_obj *in, int inode_chunk,
+				    struct yaffs_ext_tags *tags)
+{
+	/*Get the Tnode, then get the level 0 offset chunk offset */
+	struct yaffs_tnode *tn;
+	int the_chunk = -1;
+	struct yaffs_ext_tags local_tags;
+	int ret_val = -1;
+	struct yaffs_dev *dev = in->my_dev;
+
+	if (!tags) {
+		/* Passed a NULL, so use our own tags space */
+		tags = &local_tags;
+	}
+
+	tn = yaffs_find_tnode_0(dev, &in->variant.file_variant, inode_chunk);
+
+	if (!tn)
+		return ret_val;
+
+	the_chunk = yaffs_get_group_base(dev, tn, inode_chunk);
+
+	ret_val = yaffs_find_chunk_in_group(dev, the_chunk, tags, in->obj_id,
+					      inode_chunk);
+	return ret_val;
+}
+
+static int yaffs_find_del_file_chunk(struct yaffs_obj *in, int inode_chunk,
+				     struct yaffs_ext_tags *tags)
+{
+	/* Get the Tnode, then get the level 0 offset chunk offset */
+	struct yaffs_tnode *tn;
+	int the_chunk = -1;
+	struct yaffs_ext_tags local_tags;
+	struct yaffs_dev *dev = in->my_dev;
+	int ret_val = -1;
+
+	if (!tags) {
+		/* Passed a NULL, so use our own tags space */
+		tags = &local_tags;
+	}
+
+	tn = yaffs_find_tnode_0(dev, &in->variant.file_variant, inode_chunk);
+
+	if (!tn)
+		return ret_val;
+
+	the_chunk = yaffs_get_group_base(dev, tn, inode_chunk);
+
+	ret_val = yaffs_find_chunk_in_group(dev, the_chunk, tags, in->obj_id,
+					      inode_chunk);
+
+	/* Delete the entry in the filestructure (if found) */
+	if (ret_val != -1)
+		yaffs_load_tnode_0(dev, tn, inode_chunk, 0);
+
+	return ret_val;
+}
+
+int yaffs_put_chunk_in_file(struct yaffs_obj *in, int inode_chunk,
+			    int nand_chunk, int in_scan)
+{
+	/* NB in_scan is zero unless scanning.
+	 * For forward scanning, in_scan is > 0;
+	 * for backward scanning in_scan is < 0
+	 *
+	 * nand_chunk = 0 is a dummy insert to make sure the tnodes are there.
+	 */
+
+	struct yaffs_tnode *tn;
+	struct yaffs_dev *dev = in->my_dev;
+	int existing_cunk;
+	struct yaffs_ext_tags existing_tags;
+	struct yaffs_ext_tags new_tags;
+	unsigned existing_serial, new_serial;
+
+	if (in->variant_type != YAFFS_OBJECT_TYPE_FILE) {
+		/* Just ignore an attempt at putting a chunk into a non-file
+		 * during scanning.
+		 * If it is not during Scanning then something went wrong!
+		 */
+		if (!in_scan) {
+			yaffs_trace(YAFFS_TRACE_ERROR,
+				"yaffs tragedy:attempt to put data chunk into a non-file"
+				);
+			BUG();
+		}
+
+		yaffs_chunk_del(dev, nand_chunk, 1, __LINE__);
+		return YAFFS_OK;
+	}
+
+	tn = yaffs_add_find_tnode_0(dev,
+				    &in->variant.file_variant,
+				    inode_chunk, NULL);
+	if (!tn)
+		return YAFFS_FAIL;
+
+	if (!nand_chunk)
+		/* Dummy insert, bail now */
+		return YAFFS_OK;
+
+	existing_cunk = yaffs_get_group_base(dev, tn, inode_chunk);
+
+	if (in_scan != 0) {
+		/* If we're scanning then we need to test for duplicates
+		 * NB This does not need to be efficient since it should only
+		 * happen when the power fails during a write, then only one
+		 * chunk should ever be affected.
+		 *
+		 * Correction for YAFFS2: This could happen quite a lot and we
+		 * need to think about efficiency! TODO
+		 * Update: For backward scanning we don't need to re-read tags
+		 * so this is quite cheap.
+		 */
+
+		if (existing_cunk > 0) {
+			/* NB Right now existing chunk will not be real
+			 * chunk_id if the chunk group size > 1
+			 * thus we have to do a FindChunkInFile to get the
+			 * real chunk id.
+			 *
+			 * We have a duplicate now we need to decide which
+			 * one to use:
+			 *
+			 * Backwards scanning YAFFS2: The old one is what
+			 * we use, dump the new one.
+			 * YAFFS1: Get both sets of tags and compare serial
+			 * numbers.
+			 */
+
+			if (in_scan > 0) {
+				/* Only do this for forward scanning */
+				yaffs_rd_chunk_tags_nand(dev,
+							 nand_chunk,
+							 NULL, &new_tags);
+
+				/* Do a proper find */
+				existing_cunk =
+				    yaffs_find_chunk_in_file(in, inode_chunk,
+							     &existing_tags);
+			}
+
+			if (existing_cunk <= 0) {
+				/*Hoosterman - how did this happen? */
+
+				yaffs_trace(YAFFS_TRACE_ERROR,
+					"yaffs tragedy: existing chunk < 0 in scan"
+					);
+
+			}
+
+			/* NB The deleted flags should be false, otherwise
+			 * the chunks will not be loaded during a scan
+			 */
+
+			if (in_scan > 0) {
+				new_serial = new_tags.serial_number;
+				existing_serial = existing_tags.serial_number;
+			}
+
+			if ((in_scan > 0) &&
+			    (existing_cunk <= 0 ||
+			     ((existing_serial + 1) & 3) == new_serial)) {
+				/* Forward scanning.
+				 * Use new
+				 * Delete the old one and drop through to
+				 * update the tnode
+				 */
+				yaffs_chunk_del(dev, existing_cunk, 1,
+						__LINE__);
+			} else {
+				/* Backward scanning or we want to use the
+				 * existing one
+				 * Delete the new one and return early so that
+				 * the tnode isn't changed
+				 */
+				yaffs_chunk_del(dev, nand_chunk, 1, __LINE__);
+				return YAFFS_OK;
+			}
+		}
+
+	}
+
+	if (existing_cunk == 0)
+		in->n_data_chunks++;
+
+	yaffs_load_tnode_0(dev, tn, inode_chunk, nand_chunk);
+
+	return YAFFS_OK;
+}
+
+static void yaffs_soft_del_chunk(struct yaffs_dev *dev, int chunk)
+{
+	struct yaffs_block_info *the_block;
+	unsigned block_no;
+
+	yaffs_trace(YAFFS_TRACE_DELETION, "soft delete chunk %d", chunk);
+
+	block_no = chunk / dev->param.chunks_per_block;
+	the_block = yaffs_get_block_info(dev, block_no);
+	if (the_block) {
+		the_block->soft_del_pages++;
+		dev->n_free_chunks++;
+		yaffs2_update_oldest_dirty_seq(dev, block_no, the_block);
+	}
+}
+
+/* SoftDeleteWorker scans backwards through the tnode tree and soft deletes all
+ * the chunks in the file.
+ * All soft deleting does is increment the block's softdelete count and pulls
+ * the chunk out of the tnode.
+ * Thus, essentially this is the same as DeleteWorker except that the chunks
+ * are soft deleted.
+ */
+
+static int yaffs_soft_del_worker(struct yaffs_obj *in, struct yaffs_tnode *tn,
+				 u32 level, int chunk_offset)
+{
+	int i;
+	int the_chunk;
+	int all_done = 1;
+	struct yaffs_dev *dev = in->my_dev;
+
+	if (!tn)
+		return 1;
+
+	if (level > 0) {
+		for (i = YAFFS_NTNODES_INTERNAL - 1;
+			all_done && i >= 0;
+			i--) {
+			if (tn->internal[i]) {
+				all_done =
+				    yaffs_soft_del_worker(in,
+					tn->internal[i],
+					level - 1,
+					(chunk_offset <<
+					YAFFS_TNODES_INTERNAL_BITS)
+					+ i);
+				if (all_done) {
+					yaffs_free_tnode(dev,
+						tn->internal[i]);
+					tn->internal[i] = NULL;
+				} else {
+					/* Can this happen? */
+				}
+			}
+		}
+		return (all_done) ? 1 : 0;
+	}
+
+	/* level 0 */
+	 for (i = YAFFS_NTNODES_LEVEL0 - 1; i >= 0; i--) {
+		the_chunk = yaffs_get_group_base(dev, tn, i);
+		if (the_chunk) {
+			yaffs_soft_del_chunk(dev, the_chunk);
+			yaffs_load_tnode_0(dev, tn, i, 0);
+		}
+	}
+	return 1;
+}
+
+static void yaffs_remove_obj_from_dir(struct yaffs_obj *obj)
+{
+	struct yaffs_dev *dev = obj->my_dev;
+	struct yaffs_obj *parent;
+
+	yaffs_verify_obj_in_dir(obj);
+	parent = obj->parent;
+
+	yaffs_verify_dir(parent);
+
+	if (dev && dev->param.remove_obj_fn)
+		dev->param.remove_obj_fn(obj);
+
+	list_del_init(&obj->siblings);
+	obj->parent = NULL;
+
+	yaffs_verify_dir(parent);
+}
+
+void yaffs_add_obj_to_dir(struct yaffs_obj *directory, struct yaffs_obj *obj)
+{
+	if (!directory) {
+		yaffs_trace(YAFFS_TRACE_ALWAYS,
+			"tragedy: Trying to add an object to a null pointer directory"
+			);
+		BUG();
+		return;
+	}
+	if (directory->variant_type != YAFFS_OBJECT_TYPE_DIRECTORY) {
+		yaffs_trace(YAFFS_TRACE_ALWAYS,
+			"tragedy: Trying to add an object to a non-directory"
+			);
+		BUG();
+	}
+
+	if (obj->siblings.prev == NULL) {
+		/* Not initialised */
+		BUG();
+	}
+
+	yaffs_verify_dir(directory);
+
+	yaffs_remove_obj_from_dir(obj);
+
+	/* Now add it */
+	list_add(&obj->siblings, &directory->variant.dir_variant.children);
+	obj->parent = directory;
+
+	if (directory == obj->my_dev->unlinked_dir
+	    || directory == obj->my_dev->del_dir) {
+		obj->unlinked = 1;
+		obj->my_dev->n_unlinked_files++;
+		obj->rename_allowed = 0;
+	}
+
+	yaffs_verify_dir(directory);
+	yaffs_verify_obj_in_dir(obj);
+}
+
+static int yaffs_change_obj_name(struct yaffs_obj *obj,
+				 struct yaffs_obj *new_dir,
+				 const YCHAR *new_name, int force, int shadows)
+{
+	int unlink_op;
+	int del_op;
+	struct yaffs_obj *existing_target;
+
+	if (new_dir == NULL)
+		new_dir = obj->parent;	/* use the old directory */
+
+	if (new_dir->variant_type != YAFFS_OBJECT_TYPE_DIRECTORY) {
+		yaffs_trace(YAFFS_TRACE_ALWAYS,
+			"tragedy: yaffs_change_obj_name: new_dir is not a directory"
+			);
+		BUG();
+	}
+
+	unlink_op = (new_dir == obj->my_dev->unlinked_dir);
+	del_op = (new_dir == obj->my_dev->del_dir);
+
+	existing_target = yaffs_find_by_name(new_dir, new_name);
+
+	/* If the object is a file going into the unlinked directory,
+	 *   then it is OK to just stuff it in since duplicate names are OK.
+	 *   else only proceed if the new name does not exist and we're putting
+	 *   it into a directory.
+	 */
+	if (!(unlink_op || del_op || force ||
+	      shadows > 0 || !existing_target) ||
+	      new_dir->variant_type != YAFFS_OBJECT_TYPE_DIRECTORY)
+		return YAFFS_FAIL;
+
+	yaffs_set_obj_name(obj, new_name);
+	obj->dirty = 1;
+	yaffs_add_obj_to_dir(new_dir, obj);
+
+	if (unlink_op)
+		obj->unlinked = 1;
+
+	/* If it is a deletion then we mark it as a shrink for gc  */
+	if (yaffs_update_oh(obj, new_name, 0, del_op, shadows, NULL) >= 0)
+		return YAFFS_OK;
+
+	return YAFFS_FAIL;
+}
+
+/*------------------------ Short Operations Cache ------------------------------
+ *   In many situations where there is no high level buffering  a lot of
+ *   reads might be short sequential reads, and a lot of writes may be short
+ *   sequential writes. eg. scanning/writing a jpeg file.
+ *   In these cases, a short read/write cache can provide a huge perfomance
+ *   benefit with dumb-as-a-rock code.
+ *   In Linux, the page cache provides read buffering and the short op cache
+ *   provides write buffering.
+ *
+ *   There are a small number (~10) of cache chunks per device so that we don't
+ *   need a very intelligent search.
+ */
+
+static int yaffs_obj_cache_dirty(struct yaffs_obj *obj)
+{
+	struct yaffs_dev *dev = obj->my_dev;
+	int i;
+	struct yaffs_cache *cache;
+	int n_caches = obj->my_dev->param.n_caches;
+
+	for (i = 0; i < n_caches; i++) {
+		cache = &dev->cache[i];
+		if (cache->object == obj && cache->dirty)
+			return 1;
+	}
+
+	return 0;
+}
+
+static void yaffs_flush_single_cache(struct yaffs_cache *cache, int discard)
+{
+
+	if (!cache || cache->locked)
+		return;
+
+	/* Write it out and free it up  if need be.*/
+	if (cache->dirty) {
+		yaffs_wr_data_obj(cache->object,
+				  cache->chunk_id,
+				  cache->data,
+				  cache->n_bytes,
+				  1);
+
+		cache->dirty = 0;
+	}
+
+	if (discard)
+		cache->object = NULL;
+}
+
+static void yaffs_flush_file_cache(struct yaffs_obj *obj, int discard)
+{
+	struct yaffs_dev *dev = obj->my_dev;
+	int i;
+	struct yaffs_cache *cache;
+	int n_caches = obj->my_dev->param.n_caches;
+
+	if (n_caches < 1)
+		return;
+
+
+	/* Find the chunks for this object and flush them. */
+	for (i = 0; i < n_caches; i++) {
+		cache = &dev->cache[i];
+		if (cache->object == obj)
+			yaffs_flush_single_cache(cache, discard);
+	}
+
+}
+
+
+void yaffs_flush_whole_cache(struct yaffs_dev *dev, int discard)
+{
+	struct yaffs_obj *obj;
+	int n_caches = dev->param.n_caches;
+	int i;
+
+	/* Find a dirty object in the cache and flush it...
+	 * until there are no further dirty objects.
+	 */
+	do {
+		obj = NULL;
+		for (i = 0; i < n_caches && !obj; i++) {
+			if (dev->cache[i].object && dev->cache[i].dirty)
+				obj = dev->cache[i].object;
+		}
+		if (obj)
+			yaffs_flush_file_cache(obj, discard);
+	} while (obj);
+
+}
+
+/* Grab us an unused cache chunk for use.
+ * First look for an empty one.
+ * Then look for the least recently used non-dirty one.
+ * Then look for the least recently used dirty one...., flush and look again.
+ */
+static struct yaffs_cache *yaffs_grab_chunk_worker(struct yaffs_dev *dev)
+{
+	int i;
+
+	if (dev->param.n_caches > 0) {
+		for (i = 0; i < dev->param.n_caches; i++) {
+			if (!dev->cache[i].object)
+				return &dev->cache[i];
+		}
+	}
+
+	return NULL;
+}
+
+static struct yaffs_cache *yaffs_grab_chunk_cache(struct yaffs_dev *dev)
+{
+	struct yaffs_cache *cache;
+	int usage;
+	int i;
+
+	if (dev->param.n_caches < 1)
+		return NULL;
+
+	/* First look for an unused cache */
+
+	cache = yaffs_grab_chunk_worker(dev);
+
+	if (cache)
+		return cache;
+
+	/*
+	 * Thery were all in use.
+	 * Find the LRU cache and flush it if it is dirty.
+	 */
+
+	usage = -1;
+	cache = NULL;
+
+	for (i = 0; i < dev->param.n_caches; i++) {
+		if (dev->cache[i].object &&
+		    !dev->cache[i].locked &&
+		    (dev->cache[i].last_use < usage || !cache)) {
+				usage = dev->cache[i].last_use;
+				cache = &dev->cache[i];
+		}
+	}
+
+#if 1
+	yaffs_flush_single_cache(cache, 1);
+#else
+	yaffs_flush_file_cache(cache->object, 1);
+	cache = yaffs_grab_chunk_worker(dev);
+#endif
+
+	return cache;
+}
+
+/* Find a cached chunk */
+static struct yaffs_cache *yaffs_find_chunk_cache(const struct yaffs_obj *obj,
+						  int chunk_id)
+{
+	struct yaffs_dev *dev = obj->my_dev;
+	int i;
+
+	if (dev->param.n_caches < 1)
+		return NULL;
+
+	for (i = 0; i < dev->param.n_caches; i++) {
+		if (dev->cache[i].object == obj &&
+		    dev->cache[i].chunk_id == chunk_id) {
+			dev->cache_hits++;
+
+			return &dev->cache[i];
+		}
+	}
+	return NULL;
+}
+
+/* Mark the chunk for the least recently used algorithym */
+static void yaffs_use_cache(struct yaffs_dev *dev, struct yaffs_cache *cache,
+			    int is_write)
+{
+	int i;
+
+	if (dev->param.n_caches < 1)
+		return;
+
+	if (dev->cache_last_use < 0 ||
+		dev->cache_last_use > 100000000) {
+		/* Reset the cache usages */
+		for (i = 1; i < dev->param.n_caches; i++)
+			dev->cache[i].last_use = 0;
+
+		dev->cache_last_use = 0;
+	}
+	dev->cache_last_use++;
+	cache->last_use = dev->cache_last_use;
+
+	if (is_write)
+		cache->dirty = 1;
+}
+
+/* Invalidate a single cache page.
+ * Do this when a whole page gets written,
+ * ie the short cache for this page is no longer valid.
+ */
+static void yaffs_invalidate_chunk_cache(struct yaffs_obj *object, int chunk_id)
+{
+	struct yaffs_cache *cache;
+
+	if (object->my_dev->param.n_caches > 0) {
+		cache = yaffs_find_chunk_cache(object, chunk_id);
+
+		if (cache)
+			cache->object = NULL;
+	}
+}
+
+/* Invalidate all the cache pages associated with this object
+ * Do this whenever ther file is deleted or resized.
+ */
+static void yaffs_invalidate_whole_cache(struct yaffs_obj *in)
+{
+	int i;
+	struct yaffs_dev *dev = in->my_dev;
+
+	if (dev->param.n_caches > 0) {
+		/* Invalidate it. */
+		for (i = 0; i < dev->param.n_caches; i++) {
+			if (dev->cache[i].object == in)
+				dev->cache[i].object = NULL;
+		}
+	}
+}
+
+static void yaffs_unhash_obj(struct yaffs_obj *obj)
+{
+	int bucket;
+	struct yaffs_dev *dev = obj->my_dev;
+
+	/* If it is still linked into the bucket list, free from the list */
+	if (!list_empty(&obj->hash_link)) {
+		list_del_init(&obj->hash_link);
+		bucket = yaffs_hash_fn(obj->obj_id);
+		dev->obj_bucket[bucket].count--;
+	}
+}
+
+/*  FreeObject frees up a Object and puts it back on the free list */
+static void yaffs_free_obj(struct yaffs_obj *obj)
+{
+	struct yaffs_dev *dev;
+
+	if (!obj) {
+		BUG();
+		return;
+	}
+	dev = obj->my_dev;
+	yaffs_trace(YAFFS_TRACE_OS, "FreeObject %p inode %p",
+		obj, obj->my_inode);
+	if (obj->parent)
+		BUG();
+	if (!list_empty(&obj->siblings))
+		BUG();
+
+	if (obj->my_inode) {
+		/* We're still hooked up to a cached inode.
+		 * Don't delete now, but mark for later deletion
+		 */
+		obj->defered_free = 1;
+		return;
+	}
+
+	yaffs_unhash_obj(obj);
+
+	yaffs_free_raw_obj(dev, obj);
+	dev->n_obj--;
+	dev->checkpoint_blocks_required = 0;	/* force recalculation */
+}
+
+void yaffs_handle_defered_free(struct yaffs_obj *obj)
+{
+	if (obj->defered_free)
+		yaffs_free_obj(obj);
+}
+
+static int yaffs_generic_obj_del(struct yaffs_obj *in)
+{
+	/* Iinvalidate the file's data in the cache, without flushing. */
+	yaffs_invalidate_whole_cache(in);
+
+	if (in->my_dev->param.is_yaffs2 && in->parent != in->my_dev->del_dir) {
+		/* Move to unlinked directory so we have a deletion record */
+		yaffs_change_obj_name(in, in->my_dev->del_dir, _Y("deleted"), 0,
+				      0);
+	}
+
+	yaffs_remove_obj_from_dir(in);
+	yaffs_chunk_del(in->my_dev, in->hdr_chunk, 1, __LINE__);
+	in->hdr_chunk = 0;
+
+	yaffs_free_obj(in);
+	return YAFFS_OK;
+
+}
+
+static void yaffs_soft_del_file(struct yaffs_obj *obj)
+{
+	if (!obj->deleted ||
+	    obj->variant_type != YAFFS_OBJECT_TYPE_FILE ||
+	    obj->soft_del)
+		return;
+
+	if (obj->n_data_chunks <= 0) {
+		/* Empty file with no duplicate object headers,
+		 * just delete it immediately */
+		yaffs_free_tnode(obj->my_dev, obj->variant.file_variant.top);
+		obj->variant.file_variant.top = NULL;
+		yaffs_trace(YAFFS_TRACE_TRACING,
+			"yaffs: Deleting empty file %d",
+			obj->obj_id);
+		yaffs_generic_obj_del(obj);
+	} else {
+		yaffs_soft_del_worker(obj,
+				      obj->variant.file_variant.top,
+				      obj->variant.
+				      file_variant.top_level, 0);
+		obj->soft_del = 1;
+	}
+}
+
+/* Pruning removes any part of the file structure tree that is beyond the
+ * bounds of the file (ie that does not point to chunks).
+ *
+ * A file should only get pruned when its size is reduced.
+ *
+ * Before pruning, the chunks must be pulled from the tree and the
+ * level 0 tnode entries must be zeroed out.
+ * Could also use this for file deletion, but that's probably better handled
+ * by a special case.
+ *
+ * This function is recursive. For levels > 0 the function is called again on
+ * any sub-tree. For level == 0 we just check if the sub-tree has data.
+ * If there is no data in a subtree then it is pruned.
+ */
+
+static struct yaffs_tnode *yaffs_prune_worker(struct yaffs_dev *dev,
+					      struct yaffs_tnode *tn, u32 level,
+					      int del0)
+{
+	int i;
+	int has_data;
+
+	if (!tn)
+		return tn;
+
+	has_data = 0;
+
+	if (level > 0) {
+		for (i = 0; i < YAFFS_NTNODES_INTERNAL; i++) {
+			if (tn->internal[i]) {
+				tn->internal[i] =
+				    yaffs_prune_worker(dev,
+						tn->internal[i],
+						level - 1,
+						(i == 0) ? del0 : 1);
+			}
+
+			if (tn->internal[i])
+				has_data++;
+		}
+	} else {
+		int tnode_size_u32 = dev->tnode_size / sizeof(u32);
+		u32 *map = (u32 *) tn;
+
+		for (i = 0; !has_data && i < tnode_size_u32; i++) {
+			if (map[i])
+				has_data++;
+		}
+	}
+
+	if (has_data == 0 && del0) {
+		/* Free and return NULL */
+		yaffs_free_tnode(dev, tn);
+		tn = NULL;
+	}
+	return tn;
+}
+
+static int yaffs_prune_tree(struct yaffs_dev *dev,
+			    struct yaffs_file_var *file_struct)
+{
+	int i;
+	int has_data;
+	int done = 0;
+	struct yaffs_tnode *tn;
+
+	if (file_struct->top_level < 1)
+		return YAFFS_OK;
+
+	file_struct->top =
+	   yaffs_prune_worker(dev, file_struct->top, file_struct->top_level, 0);
+
+	/* Now we have a tree with all the non-zero branches NULL but
+	 * the height is the same as it was.
+	 * Let's see if we can trim internal tnodes to shorten the tree.
+	 * We can do this if only the 0th element in the tnode is in use
+	 * (ie all the non-zero are NULL)
+	 */
+
+	while (file_struct->top_level && !done) {
+		tn = file_struct->top;
+
+		has_data = 0;
+		for (i = 1; i < YAFFS_NTNODES_INTERNAL; i++) {
+			if (tn->internal[i])
+				has_data++;
+		}
+
+		if (!has_data) {
+			file_struct->top = tn->internal[0];
+			file_struct->top_level--;
+			yaffs_free_tnode(dev, tn);
+		} else {
+			done = 1;
+		}
+	}
+
+	return YAFFS_OK;
+}
+
+/*-------------------- End of File Structure functions.-------------------*/
+
+/* alloc_empty_obj gets us a clean Object.*/
+static struct yaffs_obj *yaffs_alloc_empty_obj(struct yaffs_dev *dev)
+{
+	struct yaffs_obj *obj = yaffs_alloc_raw_obj(dev);
+
+	if (!obj)
+		return obj;
+
+	dev->n_obj++;
+
+	/* Now sweeten it up... */
+
+	memset(obj, 0, sizeof(struct yaffs_obj));
+	obj->being_created = 1;
+
+	obj->my_dev = dev;
+	obj->hdr_chunk = 0;
+	obj->variant_type = YAFFS_OBJECT_TYPE_UNKNOWN;
+	INIT_LIST_HEAD(&(obj->hard_links));
+	INIT_LIST_HEAD(&(obj->hash_link));
+	INIT_LIST_HEAD(&obj->siblings);
+
+	/* Now make the directory sane */
+	if (dev->root_dir) {
+		obj->parent = dev->root_dir;
+		list_add(&(obj->siblings),
+			 &dev->root_dir->variant.dir_variant.children);
+	}
+
+	/* Add it to the lost and found directory.
+	 * NB Can't put root or lost-n-found in lost-n-found so
+	 * check if lost-n-found exists first
+	 */
+	if (dev->lost_n_found)
+		yaffs_add_obj_to_dir(dev->lost_n_found, obj);
+
+	obj->being_created = 0;
+
+	dev->checkpoint_blocks_required = 0;	/* force recalculation */
+
+	return obj;
+}
+
+static int yaffs_find_nice_bucket(struct yaffs_dev *dev)
+{
+	int i;
+	int l = 999;
+	int lowest = 999999;
+
+	/* Search for the shortest list or one that
+	 * isn't too long.
+	 */
+
+	for (i = 0; i < 10 && lowest > 4; i++) {
+		dev->bucket_finder++;
+		dev->bucket_finder %= YAFFS_NOBJECT_BUCKETS;
+		if (dev->obj_bucket[dev->bucket_finder].count < lowest) {
+			lowest = dev->obj_bucket[dev->bucket_finder].count;
+			l = dev->bucket_finder;
+		}
+	}
+
+	return l;
+}
+
+static int yaffs_new_obj_id(struct yaffs_dev *dev)
+{
+	int bucket = yaffs_find_nice_bucket(dev);
+	int found = 0;
+	struct list_head *i;
+	u32 n = (u32) bucket;
+
+	/*
+	 * Now find an object value that has not already been taken
+	 * by scanning the list, incrementing each time by number of buckets.
+	 */
+	while (!found) {
+		found = 1;
+		n += YAFFS_NOBJECT_BUCKETS;
+		list_for_each(i, &dev->obj_bucket[bucket].list) {
+			/* Check if this value is already taken. */
+			if (i && list_entry(i, struct yaffs_obj,
+					    hash_link)->obj_id == n)
+				found = 0;
+		}
+	}
+	return n;
+}
+
+static void yaffs_hash_obj(struct yaffs_obj *in)
+{
+	int bucket = yaffs_hash_fn(in->obj_id);
+	struct yaffs_dev *dev = in->my_dev;
+
+	list_add(&in->hash_link, &dev->obj_bucket[bucket].list);
+	dev->obj_bucket[bucket].count++;
+}
+
+struct yaffs_obj *yaffs_find_by_number(struct yaffs_dev *dev, u32 number)
+{
+	int bucket = yaffs_hash_fn(number);
+	struct list_head *i;
+	struct yaffs_obj *in;
+
+	list_for_each(i, &dev->obj_bucket[bucket].list) {
+		/* Look if it is in the list */
+		in = list_entry(i, struct yaffs_obj, hash_link);
+		if (in->obj_id == number) {
+			/* Don't show if it is defered free */
+			if (in->defered_free)
+				return NULL;
+			return in;
+		}
+	}
+
+	return NULL;
+}
+
+static struct yaffs_obj *yaffs_new_obj(struct yaffs_dev *dev, int number,
+				enum yaffs_obj_type type)
+{
+	struct yaffs_obj *the_obj = NULL;
+	struct yaffs_tnode *tn = NULL;
+
+	if (number < 0)
+		number = yaffs_new_obj_id(dev);
+
+	if (type == YAFFS_OBJECT_TYPE_FILE) {
+		tn = yaffs_get_tnode(dev);
+		if (!tn)
+			return NULL;
+	}
+
+	the_obj = yaffs_alloc_empty_obj(dev);
+	if (!the_obj) {
+		if (tn)
+			yaffs_free_tnode(dev, tn);
+		return NULL;
+	}
+
+	the_obj->fake = 0;
+	the_obj->rename_allowed = 1;
+	the_obj->unlink_allowed = 1;
+	the_obj->obj_id = number;
+	yaffs_hash_obj(the_obj);
+	the_obj->variant_type = type;
+	yaffs_load_current_time(the_obj, 1, 1);
+
+	switch (type) {
+	case YAFFS_OBJECT_TYPE_FILE:
+		the_obj->variant.file_variant.file_size = 0;
+		the_obj->variant.file_variant.scanned_size = 0;
+		the_obj->variant.file_variant.shrink_size =
+						yaffs_max_file_size(dev);
+		the_obj->variant.file_variant.top_level = 0;
+		the_obj->variant.file_variant.top = tn;
+		break;
+	case YAFFS_OBJECT_TYPE_DIRECTORY:
+		INIT_LIST_HEAD(&the_obj->variant.dir_variant.children);
+		INIT_LIST_HEAD(&the_obj->variant.dir_variant.dirty);
+		break;
+	case YAFFS_OBJECT_TYPE_SYMLINK:
+	case YAFFS_OBJECT_TYPE_HARDLINK:
+	case YAFFS_OBJECT_TYPE_SPECIAL:
+		/* No action required */
+		break;
+	case YAFFS_OBJECT_TYPE_UNKNOWN:
+		/* todo this should not happen */
+		break;
+	}
+	return the_obj;
+}
+
+static struct yaffs_obj *yaffs_create_fake_dir(struct yaffs_dev *dev,
+					       int number, u32 mode)
+{
+
+	struct yaffs_obj *obj =
+	    yaffs_new_obj(dev, number, YAFFS_OBJECT_TYPE_DIRECTORY);
+
+	if (!obj)
+		return NULL;
+
+	obj->fake = 1;	/* it is fake so it might not use NAND */
+	obj->rename_allowed = 0;
+	obj->unlink_allowed = 0;
+	obj->deleted = 0;
+	obj->unlinked = 0;
+	obj->yst_mode = mode;
+	obj->my_dev = dev;
+	obj->hdr_chunk = 0;	/* Not a valid chunk. */
+	return obj;
+
+}
+
+
+static void yaffs_init_tnodes_and_objs(struct yaffs_dev *dev)
+{
+	int i;
+
+	dev->n_obj = 0;
+	dev->n_tnodes = 0;
+	yaffs_init_raw_tnodes_and_objs(dev);
+
+	for (i = 0; i < YAFFS_NOBJECT_BUCKETS; i++) {
+		INIT_LIST_HEAD(&dev->obj_bucket[i].list);
+		dev->obj_bucket[i].count = 0;
+	}
+}
+
+struct yaffs_obj *yaffs_find_or_create_by_number(struct yaffs_dev *dev,
+						 int number,
+						 enum yaffs_obj_type type)
+{
+	struct yaffs_obj *the_obj = NULL;
+
+	if (number > 0)
+		the_obj = yaffs_find_by_number(dev, number);
+
+	if (!the_obj)
+		the_obj = yaffs_new_obj(dev, number, type);
+
+	return the_obj;
+
+}
+
+YCHAR *yaffs_clone_str(const YCHAR *str)
+{
+	YCHAR *new_str = NULL;
+	int len;
+
+	if (!str)
+		str = _Y("");
+
+	len = strnlen(str, YAFFS_MAX_ALIAS_LENGTH);
+	new_str = kmalloc((len + 1) * sizeof(YCHAR), GFP_NOFS);
+	if (new_str) {
+		strncpy(new_str, str, len);
+		new_str[len] = 0;
+	}
+	return new_str;
+
+}
+/*
+ *yaffs_update_parent() handles fixing a directories mtime and ctime when a new
+ * link (ie. name) is created or deleted in the directory.
+ *
+ * ie.
+ *   create dir/a : update dir's mtime/ctime
+ *   rm dir/a:   update dir's mtime/ctime
+ *   modify dir/a: don't update dir's mtimme/ctime
+ *
+ * This can be handled immediately or defered. Defering helps reduce the number
+ * of updates when many files in a directory are changed within a brief period.
+ *
+ * If the directory updating is defered then yaffs_update_dirty_dirs must be
+ * called periodically.
+ */
+
+static void yaffs_update_parent(struct yaffs_obj *obj)
+{
+	struct yaffs_dev *dev;
+
+	if (!obj)
+		return;
+	dev = obj->my_dev;
+	obj->dirty = 1;
+	yaffs_load_current_time(obj, 0, 1);
+	if (dev->param.defered_dir_update) {
+		struct list_head *link = &obj->variant.dir_variant.dirty;
+
+		if (list_empty(link)) {
+			list_add(link, &dev->dirty_dirs);
+			yaffs_trace(YAFFS_TRACE_BACKGROUND,
+			  "Added object %d to dirty directories",
+			   obj->obj_id);
+		}
+
+	} else {
+		yaffs_update_oh(obj, NULL, 0, 0, 0, NULL);
+	}
+}
+
+void yaffs_update_dirty_dirs(struct yaffs_dev *dev)
+{
+	struct list_head *link;
+	struct yaffs_obj *obj;
+	struct yaffs_dir_var *d_s;
+	union yaffs_obj_var *o_v;
+
+	yaffs_trace(YAFFS_TRACE_BACKGROUND, "Update dirty directories");
+
+	while (!list_empty(&dev->dirty_dirs)) {
+		link = dev->dirty_dirs.next;
+		list_del_init(link);
+
+		d_s = list_entry(link, struct yaffs_dir_var, dirty);
+		o_v = list_entry(d_s, union yaffs_obj_var, dir_variant);
+		obj = list_entry(o_v, struct yaffs_obj, variant);
+
+		yaffs_trace(YAFFS_TRACE_BACKGROUND, "Update directory %d",
+			obj->obj_id);
+
+		if (obj->dirty)
+			yaffs_update_oh(obj, NULL, 0, 0, 0, NULL);
+	}
+}
+
+/*
+ * Mknod (create) a new object.
+ * equiv_obj only has meaning for a hard link;
+ * alias_str only has meaning for a symlink.
+ * rdev only has meaning for devices (a subset of special objects)
+ */
+
+static struct yaffs_obj *yaffs_create_obj(enum yaffs_obj_type type,
+					  struct yaffs_obj *parent,
+					  const YCHAR *name,
+					  u32 mode,
+					  u32 uid,
+					  u32 gid,
+					  struct yaffs_obj *equiv_obj,
+					  const YCHAR *alias_str, u32 rdev)
+{
+	struct yaffs_obj *in;
+	YCHAR *str = NULL;
+	struct yaffs_dev *dev = parent->my_dev;
+
+	/* Check if the entry exists.
+	 * If it does then fail the call since we don't want a dup. */
+	if (yaffs_find_by_name(parent, name))
+		return NULL;
+
+	if (type == YAFFS_OBJECT_TYPE_SYMLINK) {
+		str = yaffs_clone_str(alias_str);
+		if (!str)
+			return NULL;
+	}
+
+	in = yaffs_new_obj(dev, -1, type);
+
+	if (!in) {
+		kfree(str);
+		return NULL;
+	}
+
+	in->hdr_chunk = 0;
+	in->valid = 1;
+	in->variant_type = type;
+
+	in->yst_mode = mode;
+
+	yaffs_attribs_init(in, gid, uid, rdev);
+
+	in->n_data_chunks = 0;
+
+	yaffs_set_obj_name(in, name);
+	in->dirty = 1;
+
+	yaffs_add_obj_to_dir(parent, in);
+
+	in->my_dev = parent->my_dev;
+
+	switch (type) {
+	case YAFFS_OBJECT_TYPE_SYMLINK:
+		in->variant.symlink_variant.alias = str;
+		break;
+	case YAFFS_OBJECT_TYPE_HARDLINK:
+		in->variant.hardlink_variant.equiv_obj = equiv_obj;
+		in->variant.hardlink_variant.equiv_id = equiv_obj->obj_id;
+		list_add(&in->hard_links, &equiv_obj->hard_links);
+		break;
+	case YAFFS_OBJECT_TYPE_FILE:
+	case YAFFS_OBJECT_TYPE_DIRECTORY:
+	case YAFFS_OBJECT_TYPE_SPECIAL:
+	case YAFFS_OBJECT_TYPE_UNKNOWN:
+		/* do nothing */
+		break;
+	}
+
+	if (yaffs_update_oh(in, name, 0, 0, 0, NULL) < 0) {
+		/* Could not create the object header, fail */
+		yaffs_del_obj(in);
+		in = NULL;
+	}
+
+	if (in)
+		yaffs_update_parent(parent);
+
+	return in;
+}
+
+struct yaffs_obj *yaffs_create_file(struct yaffs_obj *parent,
+				    const YCHAR *name, u32 mode, u32 uid,
+				    u32 gid)
+{
+	return yaffs_create_obj(YAFFS_OBJECT_TYPE_FILE, parent, name, mode,
+				uid, gid, NULL, NULL, 0);
+}
+
+struct yaffs_obj *yaffs_create_dir(struct yaffs_obj *parent, const YCHAR *name,
+				   u32 mode, u32 uid, u32 gid)
+{
+	return yaffs_create_obj(YAFFS_OBJECT_TYPE_DIRECTORY, parent, name,
+				mode, uid, gid, NULL, NULL, 0);
+}
+
+struct yaffs_obj *yaffs_create_special(struct yaffs_obj *parent,
+				       const YCHAR *name, u32 mode, u32 uid,
+				       u32 gid, u32 rdev)
+{
+	return yaffs_create_obj(YAFFS_OBJECT_TYPE_SPECIAL, parent, name, mode,
+				uid, gid, NULL, NULL, rdev);
+}
+
+struct yaffs_obj *yaffs_create_symlink(struct yaffs_obj *parent,
+				       const YCHAR *name, u32 mode, u32 uid,
+				       u32 gid, const YCHAR *alias)
+{
+	return yaffs_create_obj(YAFFS_OBJECT_TYPE_SYMLINK, parent, name, mode,
+				uid, gid, NULL, alias, 0);
+}
+
+/* yaffs_link_obj returns the object id of the equivalent object.*/
+struct yaffs_obj *yaffs_link_obj(struct yaffs_obj *parent, const YCHAR * name,
+				 struct yaffs_obj *equiv_obj)
+{
+	/* Get the real object in case we were fed a hard link obj */
+	equiv_obj = yaffs_get_equivalent_obj(equiv_obj);
+
+	if (yaffs_create_obj(YAFFS_OBJECT_TYPE_HARDLINK,
+			parent, name, 0, 0, 0,
+			equiv_obj, NULL, 0))
+		return equiv_obj;
+
+	return NULL;
+
+}
+
+
+
+/*---------------------- Block Management and Page Allocation -------------*/
+
+static void yaffs_deinit_blocks(struct yaffs_dev *dev)
+{
+	if (dev->block_info_alt && dev->block_info)
+		vfree(dev->block_info);
+	else
+		kfree(dev->block_info);
+
+	dev->block_info_alt = 0;
+
+	dev->block_info = NULL;
+
+	if (dev->chunk_bits_alt && dev->chunk_bits)
+		vfree(dev->chunk_bits);
+	else
+		kfree(dev->chunk_bits);
+	dev->chunk_bits_alt = 0;
+	dev->chunk_bits = NULL;
+}
+
+static int yaffs_init_blocks(struct yaffs_dev *dev)
+{
+	int n_blocks = dev->internal_end_block - dev->internal_start_block + 1;
+
+	dev->block_info = NULL;
+	dev->chunk_bits = NULL;
+	dev->alloc_block = -1;	/* force it to get a new one */
+
+	/* If the first allocation strategy fails, thry the alternate one */
+	dev->block_info =
+		kmalloc(n_blocks * sizeof(struct yaffs_block_info), GFP_NOFS);
+	if (!dev->block_info) {
+		dev->block_info =
+		    vmalloc(n_blocks * sizeof(struct yaffs_block_info));
+		dev->block_info_alt = 1;
+	} else {
+		dev->block_info_alt = 0;
+	}
+
+	if (!dev->block_info)
+		goto alloc_error;
+
+	/* Set up dynamic blockinfo stuff. Round up bytes. */
+	dev->chunk_bit_stride = (dev->param.chunks_per_block + 7) / 8;
+	dev->chunk_bits =
+		kmalloc(dev->chunk_bit_stride * n_blocks, GFP_NOFS);
+	if (!dev->chunk_bits) {
+		dev->chunk_bits =
+		    vmalloc(dev->chunk_bit_stride * n_blocks);
+		dev->chunk_bits_alt = 1;
+	} else {
+		dev->chunk_bits_alt = 0;
+	}
+	if (!dev->chunk_bits)
+		goto alloc_error;
+
+
+	memset(dev->block_info, 0, n_blocks * sizeof(struct yaffs_block_info));
+	memset(dev->chunk_bits, 0, dev->chunk_bit_stride * n_blocks);
+	return YAFFS_OK;
+
+alloc_error:
+	yaffs_deinit_blocks(dev);
+	return YAFFS_FAIL;
+}
+
+
+void yaffs_block_became_dirty(struct yaffs_dev *dev, int block_no)
+{
+	struct yaffs_block_info *bi = yaffs_get_block_info(dev, block_no);
+	int erased_ok = 0;
+	int i;
+
+	/* If the block is still healthy erase it and mark as clean.
+	 * If the block has had a data failure, then retire it.
+	 */
+
+	yaffs_trace(YAFFS_TRACE_GC | YAFFS_TRACE_ERASE,
+		"yaffs_block_became_dirty block %d state %d %s",
+		block_no, bi->block_state,
+		(bi->needs_retiring) ? "needs retiring" : "");
+
+	yaffs2_clear_oldest_dirty_seq(dev, bi);
+
+	bi->block_state = YAFFS_BLOCK_STATE_DIRTY;
+
+	/* If this is the block being garbage collected then stop gc'ing */
+	if (block_no == dev->gc_block)
+		dev->gc_block = 0;
+
+	/* If this block is currently the best candidate for gc
+	 * then drop as a candidate */
+	if (block_no == dev->gc_dirtiest) {
+		dev->gc_dirtiest = 0;
+		dev->gc_pages_in_use = 0;
+	}
+
+	if (!bi->needs_retiring) {
+		yaffs2_checkpt_invalidate(dev);
+		erased_ok = yaffs_erase_block(dev, block_no);
+		if (!erased_ok) {
+			dev->n_erase_failures++;
+			yaffs_trace(YAFFS_TRACE_ERROR | YAFFS_TRACE_BAD_BLOCKS,
+			  "**>> Erasure failed %d", block_no);
+		}
+	}
+
+	/* Verify erasure if needed */
+	if (erased_ok &&
+	    ((yaffs_trace_mask & YAFFS_TRACE_ERASE) ||
+	     !yaffs_skip_verification(dev))) {
+		for (i = 0; i < dev->param.chunks_per_block; i++) {
+			if (!yaffs_check_chunk_erased(dev,
+				block_no * dev->param.chunks_per_block + i)) {
+				yaffs_trace(YAFFS_TRACE_ERROR,
+					">>Block %d erasure supposedly OK, but chunk %d not erased",
+					block_no, i);
+			}
+		}
+	}
+
+	if (!erased_ok) {
+		/* We lost a block of free space */
+		dev->n_free_chunks -= dev->param.chunks_per_block;
+		yaffs_retire_block(dev, block_no);
+		yaffs_trace(YAFFS_TRACE_ERROR | YAFFS_TRACE_BAD_BLOCKS,
+			"**>> Block %d retired", block_no);
+		return;
+	}
+
+	/* Clean it up... */
+	bi->block_state = YAFFS_BLOCK_STATE_EMPTY;
+	bi->seq_number = 0;
+	dev->n_erased_blocks++;
+	bi->pages_in_use = 0;
+	bi->soft_del_pages = 0;
+	bi->has_shrink_hdr = 0;
+	bi->skip_erased_check = 1;	/* Clean, so no need to check */
+	bi->gc_prioritise = 0;
+	bi->has_summary = 0;
+
+	yaffs_clear_chunk_bits(dev, block_no);
+
+	yaffs_trace(YAFFS_TRACE_ERASE, "Erased block %d", block_no);
+}
+
+static inline int yaffs_gc_process_chunk(struct yaffs_dev *dev,
+					struct yaffs_block_info *bi,
+					int old_chunk, u8 *buffer)
+{
+	int new_chunk;
+	int mark_flash = 1;
+	struct yaffs_ext_tags tags;
+	struct yaffs_obj *object;
+	int matching_chunk;
+	int ret_val = YAFFS_OK;
+
+	memset(&tags, 0, sizeof(tags));
+	yaffs_rd_chunk_tags_nand(dev, old_chunk,
+				 buffer, &tags);
+	object = yaffs_find_by_number(dev, tags.obj_id);
+
+	yaffs_trace(YAFFS_TRACE_GC_DETAIL,
+		"Collecting chunk in block %d, %d %d %d ",
+		dev->gc_chunk, tags.obj_id,
+		tags.chunk_id, tags.n_bytes);
+
+	if (object && !yaffs_skip_verification(dev)) {
+		if (tags.chunk_id == 0)
+			matching_chunk =
+			    object->hdr_chunk;
+		else if (object->soft_del)
+			/* Defeat the test */
+			matching_chunk = old_chunk;
+		else
+			matching_chunk =
+			    yaffs_find_chunk_in_file
+			    (object, tags.chunk_id,
+			     NULL);
+
+		if (old_chunk != matching_chunk)
+			yaffs_trace(YAFFS_TRACE_ERROR,
+				"gc: page in gc mismatch: %d %d %d %d",
+				old_chunk,
+				matching_chunk,
+				tags.obj_id,
+				tags.chunk_id);
+	}
+
+	if (!object) {
+		yaffs_trace(YAFFS_TRACE_ERROR,
+			"page %d in gc has no object: %d %d %d ",
+			old_chunk,
+			tags.obj_id, tags.chunk_id,
+			tags.n_bytes);
+	}
+
+	if (object &&
+	    object->deleted &&
+	    object->soft_del && tags.chunk_id != 0) {
+		/* Data chunk in a soft deleted file,
+		 * throw it away.
+		 * It's a soft deleted data chunk,
+		 * No need to copy this, just forget
+		 * about it and fix up the object.
+		 */
+
+		/* Free chunks already includes
+		 * softdeleted chunks, how ever this
+		 * chunk is going to soon be really
+		 * deleted which will increment free
+		 * chunks. We have to decrement free
+		 * chunks so this works out properly.
+		 */
+		dev->n_free_chunks--;
+		bi->soft_del_pages--;
+
+		object->n_data_chunks--;
+		if (object->n_data_chunks <= 0) {
+			/* remeber to clean up obj */
+			dev->gc_cleanup_list[dev->n_clean_ups] = tags.obj_id;
+			dev->n_clean_ups++;
+		}
+		mark_flash = 0;
+	} else if (object) {
+		/* It's either a data chunk in a live
+		 * file or an ObjectHeader, so we're
+		 * interested in it.
+		 * NB Need to keep the ObjectHeaders of
+		 * deleted files until the whole file
+		 * has been deleted off
+		 */
+		tags.serial_number++;
+		dev->n_gc_copies++;
+
+		if (tags.chunk_id == 0) {
+			/* It is an object Id,
+			 * We need to nuke the
+			 * shrinkheader flags since its
+			 * work is done.
+			 * Also need to clean up
+			 * shadowing.
+			 */
+			struct yaffs_obj_hdr *oh;
+			oh = (struct yaffs_obj_hdr *) buffer;
+
+			oh->is_shrink = 0;
+			tags.extra_is_shrink = 0;
+			oh->shadows_obj = 0;
+			oh->inband_shadowed_obj_id = 0;
+			tags.extra_shadows = 0;
+
+			/* Update file size */
+			if (object->variant_type == YAFFS_OBJECT_TYPE_FILE) {
+				yaffs_oh_size_load(oh,
+				    object->variant.file_variant.file_size);
+				tags.extra_file_size =
+				    object->variant.file_variant.file_size;
+			}
+
+			yaffs_verify_oh(object, oh, &tags, 1);
+			new_chunk =
+			    yaffs_write_new_chunk(dev, (u8 *) oh, &tags, 1);
+		} else {
+			new_chunk =
+			    yaffs_write_new_chunk(dev, buffer, &tags, 1);
+		}
+
+		if (new_chunk < 0) {
+			ret_val = YAFFS_FAIL;
+		} else {
+
+			/* Now fix up the Tnodes etc. */
+
+			if (tags.chunk_id == 0) {
+				/* It's a header */
+				object->hdr_chunk = new_chunk;
+				object->serial = tags.serial_number;
+			} else {
+				/* It's a data chunk */
+				yaffs_put_chunk_in_file(object, tags.chunk_id,
+							new_chunk, 0);
+			}
+		}
+	}
+	if (ret_val == YAFFS_OK)
+		yaffs_chunk_del(dev, old_chunk, mark_flash, __LINE__);
+	return ret_val;
+}
+
+static int yaffs_gc_block(struct yaffs_dev *dev, int block, int whole_block)
+{
+	int old_chunk;
+	int ret_val = YAFFS_OK;
+	int i;
+	int is_checkpt_block;
+	int max_copies;
+	int chunks_before = yaffs_get_erased_chunks(dev);
+	int chunks_after;
+	struct yaffs_block_info *bi = yaffs_get_block_info(dev, block);
+
+	is_checkpt_block = (bi->block_state == YAFFS_BLOCK_STATE_CHECKPOINT);
+
+	yaffs_trace(YAFFS_TRACE_TRACING,
+		"Collecting block %d, in use %d, shrink %d, whole_block %d",
+		block, bi->pages_in_use, bi->has_shrink_hdr,
+		whole_block);
+
+	/*yaffs_verify_free_chunks(dev); */
+
+	if (bi->block_state == YAFFS_BLOCK_STATE_FULL)
+		bi->block_state = YAFFS_BLOCK_STATE_COLLECTING;
+
+	bi->has_shrink_hdr = 0;	/* clear the flag so that the block can erase */
+
+	dev->gc_disable = 1;
+
+	yaffs_summary_gc(dev, block);
+
+	if (is_checkpt_block || !yaffs_still_some_chunks(dev, block)) {
+		yaffs_trace(YAFFS_TRACE_TRACING,
+			"Collecting block %d that has no chunks in use",
+			block);
+		yaffs_block_became_dirty(dev, block);
+	} else {
+
+		u8 *buffer = yaffs_get_temp_buffer(dev);
+
+		yaffs_verify_blk(dev, bi, block);
+
+		max_copies = (whole_block) ? dev->param.chunks_per_block : 5;
+		old_chunk = block * dev->param.chunks_per_block + dev->gc_chunk;
+
+		for (/* init already done */ ;
+		     ret_val == YAFFS_OK &&
+		     dev->gc_chunk < dev->param.chunks_per_block &&
+		     (bi->block_state == YAFFS_BLOCK_STATE_COLLECTING) &&
+		     max_copies > 0;
+		     dev->gc_chunk++, old_chunk++) {
+			if (yaffs_check_chunk_bit(dev, block, dev->gc_chunk)) {
+				/* Page is in use and might need to be copied */
+				max_copies--;
+				ret_val = yaffs_gc_process_chunk(dev, bi,
+							old_chunk, buffer);
+			}
+		}
+		yaffs_release_temp_buffer(dev, buffer);
+	}
+
+	yaffs_verify_collected_blk(dev, bi, block);
+
+	if (bi->block_state == YAFFS_BLOCK_STATE_COLLECTING) {
+		/*
+		 * The gc did not complete. Set block state back to FULL
+		 * because checkpointing does not restore gc.
+		 */
+		bi->block_state = YAFFS_BLOCK_STATE_FULL;
+	} else {
+		/* The gc completed. */
+		/* Do any required cleanups */
+		for (i = 0; i < dev->n_clean_ups; i++) {
+			/* Time to delete the file too */
+			struct yaffs_obj *object =
+			    yaffs_find_by_number(dev, dev->gc_cleanup_list[i]);
+			if (object) {
+				yaffs_free_tnode(dev,
+					  object->variant.file_variant.top);
+				object->variant.file_variant.top = NULL;
+				yaffs_trace(YAFFS_TRACE_GC,
+					"yaffs: About to finally delete object %d",
+					object->obj_id);
+				yaffs_generic_obj_del(object);
+				object->my_dev->n_deleted_files--;
+			}
+
+		}
+		chunks_after = yaffs_get_erased_chunks(dev);
+		if (chunks_before >= chunks_after)
+			yaffs_trace(YAFFS_TRACE_GC,
+				"gc did not increase free chunks before %d after %d",
+				chunks_before, chunks_after);
+		dev->gc_block = 0;
+		dev->gc_chunk = 0;
+		dev->n_clean_ups = 0;
+	}
+
+	dev->gc_disable = 0;
+
+	return ret_val;
+}
+
+/*
+ * find_gc_block() selects the dirtiest block (or close enough)
+ * for garbage collection.
+ */
+
+static unsigned yaffs_find_gc_block(struct yaffs_dev *dev,
+				    int aggressive, int background)
+{
+	int i;
+	int iterations;
+	unsigned selected = 0;
+	int prioritised = 0;
+	int prioritised_exist = 0;
+	struct yaffs_block_info *bi;
+	int threshold;
+
+	/* First let's see if we need to grab a prioritised block */
+	if (dev->has_pending_prioritised_gc && !aggressive) {
+		dev->gc_dirtiest = 0;
+		bi = dev->block_info;
+		for (i = dev->internal_start_block;
+		     i <= dev->internal_end_block && !selected; i++) {
+
+			if (bi->gc_prioritise) {
+				prioritised_exist = 1;
+				if (bi->block_state == YAFFS_BLOCK_STATE_FULL &&
+				    yaffs_block_ok_for_gc(dev, bi)) {
+					selected = i;
+					prioritised = 1;
+				}
+			}
+			bi++;
+		}
+
+		/*
+		 * If there is a prioritised block and none was selected then
+		 * this happened because there is at least one old dirty block
+		 * gumming up the works. Let's gc the oldest dirty block.
+		 */
+
+		if (prioritised_exist &&
+		    !selected && dev->oldest_dirty_block > 0)
+			selected = dev->oldest_dirty_block;
+
+		if (!prioritised_exist)	/* None found, so we can clear this */
+			dev->has_pending_prioritised_gc = 0;
+	}
+
+	/* If we're doing aggressive GC then we are happy to take a less-dirty
+	 * block, and search harder.
+	 * else (leasurely gc), then we only bother to do this if the
+	 * block has only a few pages in use.
+	 */
+
+	if (!selected) {
+		int pages_used;
+		int n_blocks =
+		    dev->internal_end_block - dev->internal_start_block + 1;
+		if (aggressive) {
+			threshold = dev->param.chunks_per_block;
+			iterations = n_blocks;
+		} else {
+			int max_threshold;
+
+			if (background)
+				max_threshold = dev->param.chunks_per_block / 2;
+			else
+				max_threshold = dev->param.chunks_per_block / 8;
+
+			if (max_threshold < YAFFS_GC_PASSIVE_THRESHOLD)
+				max_threshold = YAFFS_GC_PASSIVE_THRESHOLD;
+
+			threshold = background ? (dev->gc_not_done + 2) * 2 : 0;
+			if (threshold < YAFFS_GC_PASSIVE_THRESHOLD)
+				threshold = YAFFS_GC_PASSIVE_THRESHOLD;
+			if (threshold > max_threshold)
+				threshold = max_threshold;
+
+			iterations = n_blocks / 16 + 1;
+			if (iterations > 100)
+				iterations = 100;
+		}
+
+		for (i = 0;
+		     i < iterations &&
+		     (dev->gc_dirtiest < 1 ||
+		      dev->gc_pages_in_use > YAFFS_GC_GOOD_ENOUGH);
+		     i++) {
+			dev->gc_block_finder++;
+			if (dev->gc_block_finder < dev->internal_start_block ||
+			    dev->gc_block_finder > dev->internal_end_block)
+				dev->gc_block_finder =
+				    dev->internal_start_block;
+
+			bi = yaffs_get_block_info(dev, dev->gc_block_finder);
+
+			pages_used = bi->pages_in_use - bi->soft_del_pages;
+
+			if (bi->block_state == YAFFS_BLOCK_STATE_FULL &&
+			    pages_used < dev->param.chunks_per_block &&
+			    (dev->gc_dirtiest < 1 ||
+			     pages_used < dev->gc_pages_in_use) &&
+			    yaffs_block_ok_for_gc(dev, bi)) {
+				dev->gc_dirtiest = dev->gc_block_finder;
+				dev->gc_pages_in_use = pages_used;
+			}
+		}
+
+		if (dev->gc_dirtiest > 0 && dev->gc_pages_in_use <= threshold)
+			selected = dev->gc_dirtiest;
+	}
+
+	/*
+	 * If nothing has been selected for a while, try the oldest dirty
+	 * because that's gumming up the works.
+	 */
+
+	if (!selected && dev->param.is_yaffs2 &&
+	    dev->gc_not_done >= (background ? 10 : 20)) {
+		yaffs2_find_oldest_dirty_seq(dev);
+		if (dev->oldest_dirty_block > 0) {
+			selected = dev->oldest_dirty_block;
+			dev->gc_dirtiest = selected;
+			dev->oldest_dirty_gc_count++;
+			bi = yaffs_get_block_info(dev, selected);
+			dev->gc_pages_in_use =
+			    bi->pages_in_use - bi->soft_del_pages;
+		} else {
+			dev->gc_not_done = 0;
+		}
+	}
+
+	if (selected) {
+		yaffs_trace(YAFFS_TRACE_GC,
+			"GC Selected block %d with %d free, prioritised:%d",
+			selected,
+			dev->param.chunks_per_block - dev->gc_pages_in_use,
+			prioritised);
+
+		dev->n_gc_blocks++;
+		if (background)
+			dev->bg_gcs++;
+
+		dev->gc_dirtiest = 0;
+		dev->gc_pages_in_use = 0;
+		dev->gc_not_done = 0;
+		if (dev->refresh_skip > 0)
+			dev->refresh_skip--;
+	} else {
+		dev->gc_not_done++;
+		yaffs_trace(YAFFS_TRACE_GC,
+			"GC none: finder %d skip %d threshold %d dirtiest %d using %d oldest %d%s",
+			dev->gc_block_finder, dev->gc_not_done, threshold,
+			dev->gc_dirtiest, dev->gc_pages_in_use,
+			dev->oldest_dirty_block, background ? " bg" : "");
+	}
+
+	return selected;
+}
+
+/* New garbage collector
+ * If we're very low on erased blocks then we do aggressive garbage collection
+ * otherwise we do "leasurely" garbage collection.
+ * Aggressive gc looks further (whole array) and will accept less dirty blocks.
+ * Passive gc only inspects smaller areas and only accepts more dirty blocks.
+ *
+ * The idea is to help clear out space in a more spread-out manner.
+ * Dunno if it really does anything useful.
+ */
+static int yaffs_check_gc(struct yaffs_dev *dev, int background)
+{
+	int aggressive = 0;
+	int gc_ok = YAFFS_OK;
+	int max_tries = 0;
+	int min_erased;
+	int erased_chunks;
+	int checkpt_block_adjust;
+
+	if (dev->param.gc_control_fn &&
+		(dev->param.gc_control_fn(dev) & 1) == 0)
+		return YAFFS_OK;
+
+	if (dev->gc_disable)
+		/* Bail out so we don't get recursive gc */
+		return YAFFS_OK;
+
+	/* This loop should pass the first time.
+	 * Only loops here if the collection does not increase space.
+	 */
+
+	do {
+		max_tries++;
+
+		checkpt_block_adjust = yaffs_calc_checkpt_blocks_required(dev);
+
+		min_erased =
+		    dev->param.n_reserved_blocks + checkpt_block_adjust + 1;
+		erased_chunks =
+		    dev->n_erased_blocks * dev->param.chunks_per_block;
+
+		/* If we need a block soon then do aggressive gc. */
+		if (dev->n_erased_blocks < min_erased)
+			aggressive = 1;
+		else {
+			if (!background
+			    && erased_chunks > (dev->n_free_chunks / 4))
+				break;
+
+			if (dev->gc_skip > 20)
+				dev->gc_skip = 20;
+			if (erased_chunks < dev->n_free_chunks / 2 ||
+			    dev->gc_skip < 1 || background)
+				aggressive = 0;
+			else {
+				dev->gc_skip--;
+				break;
+			}
+		}
+
+		dev->gc_skip = 5;
+
+		/* If we don't already have a block being gc'd then see if we
+		 * should start another */
+
+		if (dev->gc_block < 1 && !aggressive) {
+			dev->gc_block = yaffs2_find_refresh_block(dev);
+			dev->gc_chunk = 0;
+			dev->n_clean_ups = 0;
+		}
+		if (dev->gc_block < 1) {
+			dev->gc_block =
+			    yaffs_find_gc_block(dev, aggressive, background);
+			dev->gc_chunk = 0;
+			dev->n_clean_ups = 0;
+		}
+
+		if (dev->gc_block > 0) {
+			dev->all_gcs++;
+			if (!aggressive)
+				dev->passive_gc_count++;
+
+			yaffs_trace(YAFFS_TRACE_GC,
+				"yaffs: GC n_erased_blocks %d aggressive %d",
+				dev->n_erased_blocks, aggressive);
+
+			gc_ok = yaffs_gc_block(dev, dev->gc_block, aggressive);
+		}
+
+		if (dev->n_erased_blocks < (dev->param.n_reserved_blocks) &&
+		    dev->gc_block > 0) {
+			yaffs_trace(YAFFS_TRACE_GC,
+				"yaffs: GC !!!no reclaim!!! n_erased_blocks %d after try %d block %d",
+				dev->n_erased_blocks, max_tries,
+				dev->gc_block);
+		}
+	} while ((dev->n_erased_blocks < dev->param.n_reserved_blocks) &&
+		 (dev->gc_block > 0) && (max_tries < 2));
+
+	return aggressive ? gc_ok : YAFFS_OK;
+}
+
+/*
+ * yaffs_bg_gc()
+ * Garbage collects. Intended to be called from a background thread.
+ * Returns non-zero if at least half the free chunks are erased.
+ */
+int yaffs_bg_gc(struct yaffs_dev *dev, unsigned urgency)
+{
+	int erased_chunks = dev->n_erased_blocks * dev->param.chunks_per_block;
+
+	yaffs_trace(YAFFS_TRACE_BACKGROUND, "Background gc %u", urgency);
+
+	yaffs_check_gc(dev, 1);
+	return erased_chunks > dev->n_free_chunks / 2;
+}
+
+/*-------------------- Data file manipulation -----------------*/
+
+static int yaffs_rd_data_obj(struct yaffs_obj *in, int inode_chunk, u8 * buffer)
+{
+	int nand_chunk = yaffs_find_chunk_in_file(in, inode_chunk, NULL);
+
+	if (nand_chunk >= 0)
+		return yaffs_rd_chunk_tags_nand(in->my_dev, nand_chunk,
+						buffer, NULL);
+	else {
+		yaffs_trace(YAFFS_TRACE_NANDACCESS,
+			"Chunk %d not found zero instead",
+			nand_chunk);
+		/* get sane (zero) data if you read a hole */
+		memset(buffer, 0, in->my_dev->data_bytes_per_chunk);
+		return 0;
+	}
+
+}
+
+void yaffs_chunk_del(struct yaffs_dev *dev, int chunk_id, int mark_flash,
+		     int lyn)
+{
+	int block;
+	int page;
+	struct yaffs_ext_tags tags;
+	struct yaffs_block_info *bi;
+
+	if (chunk_id <= 0)
+		return;
+
+	dev->n_deletions++;
+	block = chunk_id / dev->param.chunks_per_block;
+	page = chunk_id % dev->param.chunks_per_block;
+
+	if (!yaffs_check_chunk_bit(dev, block, page))
+		yaffs_trace(YAFFS_TRACE_VERIFY,
+			"Deleting invalid chunk %d", chunk_id);
+
+	bi = yaffs_get_block_info(dev, block);
+
+	yaffs2_update_oldest_dirty_seq(dev, block, bi);
+
+	yaffs_trace(YAFFS_TRACE_DELETION,
+		"line %d delete of chunk %d",
+		lyn, chunk_id);
+
+	if (!dev->param.is_yaffs2 && mark_flash &&
+	    bi->block_state != YAFFS_BLOCK_STATE_COLLECTING) {
+
+		memset(&tags, 0, sizeof(tags));
+		tags.is_deleted = 1;
+		yaffs_wr_chunk_tags_nand(dev, chunk_id, NULL, &tags);
+		yaffs_handle_chunk_update(dev, chunk_id, &tags);
+	} else {
+		dev->n_unmarked_deletions++;
+	}
+
+	/* Pull out of the management area.
+	 * If the whole block became dirty, this will kick off an erasure.
+	 */
+	if (bi->block_state == YAFFS_BLOCK_STATE_ALLOCATING ||
+	    bi->block_state == YAFFS_BLOCK_STATE_FULL ||
+	    bi->block_state == YAFFS_BLOCK_STATE_NEEDS_SCAN ||
+	    bi->block_state == YAFFS_BLOCK_STATE_COLLECTING) {
+		dev->n_free_chunks++;
+		yaffs_clear_chunk_bit(dev, block, page);
+		bi->pages_in_use--;
+
+		if (bi->pages_in_use == 0 &&
+		    !bi->has_shrink_hdr &&
+		    bi->block_state != YAFFS_BLOCK_STATE_ALLOCATING &&
+		    bi->block_state != YAFFS_BLOCK_STATE_NEEDS_SCAN) {
+			yaffs_block_became_dirty(dev, block);
+		}
+	}
+}
+
+static int yaffs_wr_data_obj(struct yaffs_obj *in, int inode_chunk,
+			     const u8 *buffer, int n_bytes, int use_reserve)
+{
+	/* Find old chunk Need to do this to get serial number
+	 * Write new one and patch into tree.
+	 * Invalidate old tags.
+	 */
+
+	int prev_chunk_id;
+	struct yaffs_ext_tags prev_tags;
+	int new_chunk_id;
+	struct yaffs_ext_tags new_tags;
+	struct yaffs_dev *dev = in->my_dev;
+
+	yaffs_check_gc(dev, 0);
+
+	/* Get the previous chunk at this location in the file if it exists.
+	 * If it does not exist then put a zero into the tree. This creates
+	 * the tnode now, rather than later when it is harder to clean up.
+	 */
+	prev_chunk_id = yaffs_find_chunk_in_file(in, inode_chunk, &prev_tags);
+	if (prev_chunk_id < 1 &&
+	    !yaffs_put_chunk_in_file(in, inode_chunk, 0, 0))
+		return 0;
+
+	/* Set up new tags */
+	memset(&new_tags, 0, sizeof(new_tags));
+
+	new_tags.chunk_id = inode_chunk;
+	new_tags.obj_id = in->obj_id;
+	new_tags.serial_number =
+	    (prev_chunk_id > 0) ? prev_tags.serial_number + 1 : 1;
+	new_tags.n_bytes = n_bytes;
+
+	if (n_bytes < 1 || n_bytes > dev->param.total_bytes_per_chunk) {
+		yaffs_trace(YAFFS_TRACE_ERROR,
+		  "Writing %d bytes to chunk!!!!!!!!!",
+		   n_bytes);
+		BUG();
+	}
+
+	new_chunk_id =
+	    yaffs_write_new_chunk(dev, buffer, &new_tags, use_reserve);
+
+	if (new_chunk_id > 0) {
+		yaffs_put_chunk_in_file(in, inode_chunk, new_chunk_id, 0);
+
+		if (prev_chunk_id > 0)
+			yaffs_chunk_del(dev, prev_chunk_id, 1, __LINE__);
+
+		yaffs_verify_file_sane(in);
+	}
+	return new_chunk_id;
+
+}
+
+
+
+static int yaffs_do_xattrib_mod(struct yaffs_obj *obj, int set,
+				const YCHAR *name, const void *value, int size,
+				int flags)
+{
+	struct yaffs_xattr_mod xmod;
+	int result;
+
+	xmod.set = set;
+	xmod.name = name;
+	xmod.data = value;
+	xmod.size = size;
+	xmod.flags = flags;
+	xmod.result = -ENOSPC;
+
+	result = yaffs_update_oh(obj, NULL, 0, 0, 0, &xmod);
+
+	if (result > 0)
+		return xmod.result;
+	else
+		return -ENOSPC;
+}
+
+static int yaffs_apply_xattrib_mod(struct yaffs_obj *obj, char *buffer,
+				   struct yaffs_xattr_mod *xmod)
+{
+	int retval = 0;
+	int x_offs = sizeof(struct yaffs_obj_hdr);
+	struct yaffs_dev *dev = obj->my_dev;
+	int x_size = dev->data_bytes_per_chunk - sizeof(struct yaffs_obj_hdr);
+	char *x_buffer = buffer + x_offs;
+
+	if (xmod->set)
+		retval =
+		    nval_set(x_buffer, x_size, xmod->name, xmod->data,
+			     xmod->size, xmod->flags);
+	else
+		retval = nval_del(x_buffer, x_size, xmod->name);
+
+	obj->has_xattr = nval_hasvalues(x_buffer, x_size);
+	obj->xattr_known = 1;
+	xmod->result = retval;
+
+	return retval;
+}
+
+static int yaffs_do_xattrib_fetch(struct yaffs_obj *obj, const YCHAR *name,
+				  void *value, int size)
+{
+	char *buffer = NULL;
+	int result;
+	struct yaffs_ext_tags tags;
+	struct yaffs_dev *dev = obj->my_dev;
+	int x_offs = sizeof(struct yaffs_obj_hdr);
+	int x_size = dev->data_bytes_per_chunk - sizeof(struct yaffs_obj_hdr);
+	char *x_buffer;
+	int retval = 0;
+
+	if (obj->hdr_chunk < 1)
+		return -ENODATA;
+
+	/* If we know that the object has no xattribs then don't do all the
+	 * reading and parsing.
+	 */
+	if (obj->xattr_known && !obj->has_xattr) {
+		if (name)
+			return -ENODATA;
+		else
+			return 0;
+	}
+
+	buffer = (char *)yaffs_get_temp_buffer(dev);
+	if (!buffer)
+		return -ENOMEM;
+
+	result =
+	    yaffs_rd_chunk_tags_nand(dev, obj->hdr_chunk, (u8 *) buffer, &tags);
+
+	if (result != YAFFS_OK)
+		retval = -ENOENT;
+	else {
+		x_buffer = buffer + x_offs;
+
+		if (!obj->xattr_known) {
+			obj->has_xattr = nval_hasvalues(x_buffer, x_size);
+			obj->xattr_known = 1;
+		}
+
+		if (name)
+			retval = nval_get(x_buffer, x_size, name, value, size);
+		else
+			retval = nval_list(x_buffer, x_size, value, size);
+	}
+	yaffs_release_temp_buffer(dev, (u8 *) buffer);
+	return retval;
+}
+
+int yaffs_set_xattrib(struct yaffs_obj *obj, const YCHAR * name,
+		      const void *value, int size, int flags)
+{
+	return yaffs_do_xattrib_mod(obj, 1, name, value, size, flags);
+}
+
+int yaffs_remove_xattrib(struct yaffs_obj *obj, const YCHAR * name)
+{
+	return yaffs_do_xattrib_mod(obj, 0, name, NULL, 0, 0);
+}
+
+int yaffs_get_xattrib(struct yaffs_obj *obj, const YCHAR * name, void *value,
+		      int size)
+{
+	return yaffs_do_xattrib_fetch(obj, name, value, size);
+}
+
+int yaffs_list_xattrib(struct yaffs_obj *obj, char *buffer, int size)
+{
+	return yaffs_do_xattrib_fetch(obj, NULL, buffer, size);
+}
+
+static void yaffs_check_obj_details_loaded(struct yaffs_obj *in)
+{
+	u8 *buf;
+	struct yaffs_obj_hdr *oh;
+	struct yaffs_dev *dev;
+	struct yaffs_ext_tags tags;
+	int result;
+	int alloc_failed = 0;
+
+	if (!in || !in->lazy_loaded || in->hdr_chunk < 1)
+		return;
+
+	dev = in->my_dev;
+	in->lazy_loaded = 0;
+	buf = yaffs_get_temp_buffer(dev);
+
+	result = yaffs_rd_chunk_tags_nand(dev, in->hdr_chunk, buf, &tags);
+	oh = (struct yaffs_obj_hdr *)buf;
+
+	in->yst_mode = oh->yst_mode;
+	yaffs_load_attribs(in, oh);
+	yaffs_set_obj_name_from_oh(in, oh);
+
+	if (in->variant_type == YAFFS_OBJECT_TYPE_SYMLINK) {
+		in->variant.symlink_variant.alias =
+		    yaffs_clone_str(oh->alias);
+		if (!in->variant.symlink_variant.alias)
+			alloc_failed = 1;	/* Not returned */
+	}
+	yaffs_release_temp_buffer(dev, buf);
+}
+
+/* UpdateObjectHeader updates the header on NAND for an object.
+ * If name is not NULL, then that new name is used.
+ */
+int yaffs_update_oh(struct yaffs_obj *in, const YCHAR *name, int force,
+		    int is_shrink, int shadows, struct yaffs_xattr_mod *xmod)
+{
+
+	struct yaffs_block_info *bi;
+	struct yaffs_dev *dev = in->my_dev;
+	int prev_chunk_id;
+	int ret_val = 0;
+	int result = 0;
+	int new_chunk_id;
+	struct yaffs_ext_tags new_tags;
+	struct yaffs_ext_tags old_tags;
+	const YCHAR *alias = NULL;
+	u8 *buffer = NULL;
+	YCHAR old_name[YAFFS_MAX_NAME_LENGTH + 1];
+	struct yaffs_obj_hdr *oh = NULL;
+	loff_t file_size = 0;
+
+	strcpy(old_name, _Y("silly old name"));
+
+	if (in->fake && in != dev->root_dir && !force && !xmod)
+		return ret_val;
+
+	yaffs_check_gc(dev, 0);
+	yaffs_check_obj_details_loaded(in);
+
+	buffer = yaffs_get_temp_buffer(in->my_dev);
+	oh = (struct yaffs_obj_hdr *)buffer;
+
+	prev_chunk_id = in->hdr_chunk;
+
+	if (prev_chunk_id > 0) {
+		result = yaffs_rd_chunk_tags_nand(dev, prev_chunk_id,
+						  buffer, &old_tags);
+
+		yaffs_verify_oh(in, oh, &old_tags, 0);
+		memcpy(old_name, oh->name, sizeof(oh->name));
+		memset(buffer, 0xff, sizeof(struct yaffs_obj_hdr));
+	} else {
+		memset(buffer, 0xff, dev->data_bytes_per_chunk);
+	}
+
+	oh->type = in->variant_type;
+	oh->yst_mode = in->yst_mode;
+	oh->shadows_obj = oh->inband_shadowed_obj_id = shadows;
+
+	yaffs_load_attribs_oh(oh, in);
+
+	if (in->parent)
+		oh->parent_obj_id = in->parent->obj_id;
+	else
+		oh->parent_obj_id = 0;
+
+	if (name && *name) {
+		memset(oh->name, 0, sizeof(oh->name));
+		yaffs_load_oh_from_name(dev, oh->name, name);
+	} else if (prev_chunk_id > 0) {
+		memcpy(oh->name, old_name, sizeof(oh->name));
+	} else {
+		memset(oh->name, 0, sizeof(oh->name));
+	}
+
+	oh->is_shrink = is_shrink;
+
+	switch (in->variant_type) {
+	case YAFFS_OBJECT_TYPE_UNKNOWN:
+		/* Should not happen */
+		break;
+	case YAFFS_OBJECT_TYPE_FILE:
+		if (oh->parent_obj_id != YAFFS_OBJECTID_DELETED &&
+		    oh->parent_obj_id != YAFFS_OBJECTID_UNLINKED)
+			file_size = in->variant.file_variant.file_size;
+		yaffs_oh_size_load(oh, file_size);
+		break;
+	case YAFFS_OBJECT_TYPE_HARDLINK:
+		oh->equiv_id = in->variant.hardlink_variant.equiv_id;
+		break;
+	case YAFFS_OBJECT_TYPE_SPECIAL:
+		/* Do nothing */
+		break;
+	case YAFFS_OBJECT_TYPE_DIRECTORY:
+		/* Do nothing */
+		break;
+	case YAFFS_OBJECT_TYPE_SYMLINK:
+		alias = in->variant.symlink_variant.alias;
+		if (!alias)
+			alias = _Y("no alias");
+		strncpy(oh->alias, alias, YAFFS_MAX_ALIAS_LENGTH);
+		oh->alias[YAFFS_MAX_ALIAS_LENGTH] = 0;
+		break;
+	}
+
+	/* process any xattrib modifications */
+	if (xmod)
+		yaffs_apply_xattrib_mod(in, (char *)buffer, xmod);
+
+	/* Tags */
+	memset(&new_tags, 0, sizeof(new_tags));
+	in->serial++;
+	new_tags.chunk_id = 0;
+	new_tags.obj_id = in->obj_id;
+	new_tags.serial_number = in->serial;
+
+	/* Add extra info for file header */
+	new_tags.extra_available = 1;
+	new_tags.extra_parent_id = oh->parent_obj_id;
+	new_tags.extra_file_size = file_size;
+	new_tags.extra_is_shrink = oh->is_shrink;
+	new_tags.extra_equiv_id = oh->equiv_id;
+	new_tags.extra_shadows = (oh->shadows_obj > 0) ? 1 : 0;
+	new_tags.extra_obj_type = in->variant_type;
+	yaffs_verify_oh(in, oh, &new_tags, 1);
+
+	/* Create new chunk in NAND */
+	new_chunk_id =
+	    yaffs_write_new_chunk(dev, buffer, &new_tags,
+				  (prev_chunk_id > 0) ? 1 : 0);
+
+	if (buffer)
+		yaffs_release_temp_buffer(dev, buffer);
+
+	if (new_chunk_id < 0)
+		return new_chunk_id;
+
+	in->hdr_chunk = new_chunk_id;
+
+	if (prev_chunk_id > 0)
+		yaffs_chunk_del(dev, prev_chunk_id, 1, __LINE__);
+
+	if (!yaffs_obj_cache_dirty(in))
+		in->dirty = 0;
+
+	/* If this was a shrink, then mark the block
+	 * that the chunk lives on */
+	if (is_shrink) {
+		bi = yaffs_get_block_info(in->my_dev,
+					  new_chunk_id /
+					  in->my_dev->param.chunks_per_block);
+		bi->has_shrink_hdr = 1;
+	}
+
+
+	return new_chunk_id;
+}
+
+/*--------------------- File read/write ------------------------
+ * Read and write have very similar structures.
+ * In general the read/write has three parts to it
+ * An incomplete chunk to start with (if the read/write is not chunk-aligned)
+ * Some complete chunks
+ * An incomplete chunk to end off with
+ *
+ * Curve-balls: the first chunk might also be the last chunk.
+ */
+
+int yaffs_file_rd(struct yaffs_obj *in, u8 * buffer, loff_t offset, int n_bytes)
+{
+	int chunk;
+	u32 start;
+	int n_copy;
+	int n = n_bytes;
+	int n_done = 0;
+	struct yaffs_cache *cache;
+	struct yaffs_dev *dev;
+
+	dev = in->my_dev;
+
+	while (n > 0) {
+		yaffs_addr_to_chunk(dev, offset, &chunk, &start);
+		chunk++;
+
+		/* OK now check for the curveball where the start and end are in
+		 * the same chunk.
+		 */
+		if ((start + n) < dev->data_bytes_per_chunk)
+			n_copy = n;
+		else
+			n_copy = dev->data_bytes_per_chunk - start;
+
+		cache = yaffs_find_chunk_cache(in, chunk);
+
+		/* If the chunk is already in the cache or it is less than
+		 * a whole chunk or we're using inband tags then use the cache
+		 * (if there is caching) else bypass the cache.
+		 */
+		if (cache || n_copy != dev->data_bytes_per_chunk ||
+		    dev->param.inband_tags) {
+			if (dev->param.n_caches > 0) {
+
+				/* If we can't find the data in the cache,
+				 * then load it up. */
+
+				if (!cache) {
+					cache =
+					    yaffs_grab_chunk_cache(in->my_dev);
+					cache->object = in;
+					cache->chunk_id = chunk;
+					cache->dirty = 0;
+					cache->locked = 0;
+					yaffs_rd_data_obj(in, chunk,
+							  cache->data);
+					cache->n_bytes = 0;
+				}
+
+				yaffs_use_cache(dev, cache, 0);
+
+				cache->locked = 1;
+
+				memcpy(buffer, &cache->data[start], n_copy);
+
+				cache->locked = 0;
+			} else {
+				/* Read into the local buffer then copy.. */
+
+				u8 *local_buffer =
+				    yaffs_get_temp_buffer(dev);
+				yaffs_rd_data_obj(in, chunk, local_buffer);
+
+				memcpy(buffer, &local_buffer[start], n_copy);
+
+				yaffs_release_temp_buffer(dev, local_buffer);
+			}
+		} else {
+			/* A full chunk. Read directly into the buffer. */
+			yaffs_rd_data_obj(in, chunk, buffer);
+		}
+		n -= n_copy;
+		offset += n_copy;
+		buffer += n_copy;
+		n_done += n_copy;
+	}
+	return n_done;
+}
+
+int yaffs_do_file_wr(struct yaffs_obj *in, const u8 *buffer, loff_t offset,
+		     int n_bytes, int write_through)
+{
+
+	int chunk;
+	u32 start;
+	int n_copy;
+	int n = n_bytes;
+	int n_done = 0;
+	int n_writeback;
+	loff_t start_write = offset;
+	int chunk_written = 0;
+	u32 n_bytes_read;
+	loff_t chunk_start;
+	struct yaffs_dev *dev;
+
+	dev = in->my_dev;
+
+	while (n > 0 && chunk_written >= 0) {
+		yaffs_addr_to_chunk(dev, offset, &chunk, &start);
+
+		if (((loff_t)chunk) *
+		    dev->data_bytes_per_chunk + start != offset ||
+		    start >= dev->data_bytes_per_chunk) {
+			yaffs_trace(YAFFS_TRACE_ERROR,
+				"AddrToChunk of offset %lld gives chunk %d start %d",
+				offset, chunk, start);
+		}
+		chunk++;	/* File pos to chunk in file offset */
+
+		/* OK now check for the curveball where the start and end are in
+		 * the same chunk.
+		 */
+
+		if ((start + n) < dev->data_bytes_per_chunk) {
+			n_copy = n;
+
+			/* Now calculate how many bytes to write back....
+			 * If we're overwriting and not writing to then end of
+			 * file then we need to write back as much as was there
+			 * before.
+			 */
+
+			chunk_start = (((loff_t)(chunk - 1)) *
+					dev->data_bytes_per_chunk);
+
+			if (chunk_start > in->variant.file_variant.file_size)
+				n_bytes_read = 0;	/* Past end of file */
+			else
+				n_bytes_read =
+				    in->variant.file_variant.file_size -
+				    chunk_start;
+
+			if (n_bytes_read > dev->data_bytes_per_chunk)
+				n_bytes_read = dev->data_bytes_per_chunk;
+
+			n_writeback =
+			    (n_bytes_read >
+			     (start + n)) ? n_bytes_read : (start + n);
+
+			if (n_writeback < 0 ||
+			    n_writeback > dev->data_bytes_per_chunk)
+				BUG();
+
+		} else {
+			n_copy = dev->data_bytes_per_chunk - start;
+			n_writeback = dev->data_bytes_per_chunk;
+		}
+
+		if (n_copy != dev->data_bytes_per_chunk ||
+		    !dev->param.cache_bypass_aligned ||
+		    dev->param.inband_tags) {
+			/* An incomplete start or end chunk (or maybe both
+			 * start and end chunk), or we're using inband tags,
+			 * or we're forcing writes through the cache,
+			 * so we want to use the cache buffers.
+			 */
+			if (dev->param.n_caches > 0) {
+				struct yaffs_cache *cache;
+
+				/* If we can't find the data in the cache, then
+				 * load the cache */
+				cache = yaffs_find_chunk_cache(in, chunk);
+
+				if (!cache &&
+				    yaffs_check_alloc_available(dev, 1)) {
+					cache = yaffs_grab_chunk_cache(dev);
+					cache->object = in;
+					cache->chunk_id = chunk;
+					cache->dirty = 0;
+					cache->locked = 0;
+					yaffs_rd_data_obj(in, chunk,
+							  cache->data);
+				} else if (cache &&
+					   !cache->dirty &&
+					   !yaffs_check_alloc_available(dev,
+									1)) {
+					/* Drop the cache if it was a read cache
+					 * item and no space check has been made
+					 * for it.
+					 */
+					cache = NULL;
+				}
+
+				if (cache) {
+					yaffs_use_cache(dev, cache, 1);
+					cache->locked = 1;
+
+					memcpy(&cache->data[start], buffer,
+					       n_copy);
+
+					cache->locked = 0;
+					cache->n_bytes = n_writeback;
+
+					if (write_through) {
+						chunk_written =
+						    yaffs_wr_data_obj
+						    (cache->object,
+						     cache->chunk_id,
+						     cache->data,
+						     cache->n_bytes, 1);
+						cache->dirty = 0;
+					}
+				} else {
+					chunk_written = -1;	/* fail write */
+				}
+			} else {
+				/* An incomplete start or end chunk (or maybe
+				 * both start and end chunk). Read into the
+				 * local buffer then copy over and write back.
+				 */
+
+				u8 *local_buffer = yaffs_get_temp_buffer(dev);
+
+				yaffs_rd_data_obj(in, chunk, local_buffer);
+				memcpy(&local_buffer[start], buffer, n_copy);
+
+				chunk_written =
+				    yaffs_wr_data_obj(in, chunk,
+						      local_buffer,
+						      n_writeback, 0);
+
+				yaffs_release_temp_buffer(dev, local_buffer);
+			}
+		} else {
+			/* A full chunk. Write directly from the buffer. */
+
+			chunk_written =
+			    yaffs_wr_data_obj(in, chunk, buffer,
+					      dev->data_bytes_per_chunk, 0);
+
+			/* Since we've overwritten the cached data,
+			 * we better invalidate it. */
+			yaffs_invalidate_chunk_cache(in, chunk);
+		}
+
+		if (chunk_written >= 0) {
+			n -= n_copy;
+			offset += n_copy;
+			buffer += n_copy;
+			n_done += n_copy;
+		}
+	}
+
+	/* Update file object */
+
+	if ((start_write + n_done) > in->variant.file_variant.file_size)
+		in->variant.file_variant.file_size = (start_write + n_done);
+
+	in->dirty = 1;
+	return n_done;
+}
+
+int yaffs_wr_file(struct yaffs_obj *in, const u8 *buffer, loff_t offset,
+		  int n_bytes, int write_through)
+{
+	yaffs2_handle_hole(in, offset);
+	return yaffs_do_file_wr(in, buffer, offset, n_bytes, write_through);
+}
+
+/* ---------------------- File resizing stuff ------------------ */
+
+static void yaffs_prune_chunks(struct yaffs_obj *in, loff_t new_size)
+{
+
+	struct yaffs_dev *dev = in->my_dev;
+	loff_t old_size = in->variant.file_variant.file_size;
+	int i;
+	int chunk_id;
+	u32 dummy;
+	int last_del;
+	int start_del;
+
+	if (old_size > 0)
+		yaffs_addr_to_chunk(dev, old_size - 1, &last_del, &dummy);
+	else
+		last_del = 0;
+
+	yaffs_addr_to_chunk(dev, new_size + dev->data_bytes_per_chunk - 1,
+				&start_del, &dummy);
+	last_del++;
+	start_del++;
+
+	/* Delete backwards so that we don't end up with holes if
+	 * power is lost part-way through the operation.
+	 */
+	for (i = last_del; i >= start_del; i--) {
+		/* NB this could be optimised somewhat,
+		 * eg. could retrieve the tags and write them without
+		 * using yaffs_chunk_del
+		 */
+
+		chunk_id = yaffs_find_del_file_chunk(in, i, NULL);
+
+		if (chunk_id < 1)
+			continue;
+
+		if (chunk_id <
+		    (dev->internal_start_block * dev->param.chunks_per_block) ||
+		    chunk_id >=
+		    ((dev->internal_end_block + 1) *
+		      dev->param.chunks_per_block)) {
+			yaffs_trace(YAFFS_TRACE_ALWAYS,
+				"Found daft chunk_id %d for %d",
+				chunk_id, i);
+		} else {
+			in->n_data_chunks--;
+			yaffs_chunk_del(dev, chunk_id, 1, __LINE__);
+		}
+	}
+}
+
+void yaffs_resize_file_down(struct yaffs_obj *obj, loff_t new_size)
+{
+	int new_full;
+	u32 new_partial;
+	struct yaffs_dev *dev = obj->my_dev;
+
+	yaffs_addr_to_chunk(dev, new_size, &new_full, &new_partial);
+
+	yaffs_prune_chunks(obj, new_size);
+
+	if (new_partial != 0) {
+		int last_chunk = 1 + new_full;
+		u8 *local_buffer = yaffs_get_temp_buffer(dev);
+
+		/* Rewrite the last chunk with its new size and zero pad */
+		yaffs_rd_data_obj(obj, last_chunk, local_buffer);
+		memset(local_buffer + new_partial, 0,
+		       dev->data_bytes_per_chunk - new_partial);
+
+		yaffs_wr_data_obj(obj, last_chunk, local_buffer,
+				  new_partial, 1);
+
+		yaffs_release_temp_buffer(dev, local_buffer);
+	}
+
+	obj->variant.file_variant.file_size = new_size;
+
+	yaffs_prune_tree(dev, &obj->variant.file_variant);
+}
+
+int yaffs_resize_file(struct yaffs_obj *in, loff_t new_size)
+{
+	struct yaffs_dev *dev = in->my_dev;
+	loff_t old_size = in->variant.file_variant.file_size;
+
+	yaffs_flush_file_cache(in, 1);
+	yaffs_invalidate_whole_cache(in);
+
+	yaffs_check_gc(dev, 0);
+
+	if (in->variant_type != YAFFS_OBJECT_TYPE_FILE)
+		return YAFFS_FAIL;
+
+	if (new_size == old_size)
+		return YAFFS_OK;
+
+	if (new_size > old_size) {
+		yaffs2_handle_hole(in, new_size);
+		in->variant.file_variant.file_size = new_size;
+	} else {
+		/* new_size < old_size */
+		yaffs_resize_file_down(in, new_size);
+	}
+
+	/* Write a new object header to reflect the resize.
+	 * show we've shrunk the file, if need be
+	 * Do this only if the file is not in the deleted directories
+	 * and is not shadowed.
+	 */
+	if (in->parent &&
+	    !in->is_shadowed &&
+	    in->parent->obj_id != YAFFS_OBJECTID_UNLINKED &&
+	    in->parent->obj_id != YAFFS_OBJECTID_DELETED)
+		yaffs_update_oh(in, NULL, 0, 0, 0, NULL);
+
+	return YAFFS_OK;
+}
+
+int yaffs_flush_file(struct yaffs_obj *in,
+		     int update_time,
+		     int data_sync,
+		     int discard_cache)
+{
+	if (!in->dirty)
+		return YAFFS_OK;
+
+	yaffs_flush_file_cache(in, discard_cache);
+
+	if (data_sync)
+		return YAFFS_OK;
+
+	if (update_time)
+		yaffs_load_current_time(in, 0, 0);
+
+	return (yaffs_update_oh(in, NULL, 0, 0, 0, NULL) >= 0) ?
+				YAFFS_OK : YAFFS_FAIL;
+}
+
+
+/* yaffs_del_file deletes the whole file data
+ * and the inode associated with the file.
+ * It does not delete the links associated with the file.
+ */
+static int yaffs_unlink_file_if_needed(struct yaffs_obj *in)
+{
+	int ret_val;
+	int del_now = 0;
+	struct yaffs_dev *dev = in->my_dev;
+
+	if (!in->my_inode)
+		del_now = 1;
+
+	if (del_now) {
+		ret_val =
+		    yaffs_change_obj_name(in, in->my_dev->del_dir,
+					  _Y("deleted"), 0, 0);
+		yaffs_trace(YAFFS_TRACE_TRACING,
+			"yaffs: immediate deletion of file %d",
+			in->obj_id);
+		in->deleted = 1;
+		in->my_dev->n_deleted_files++;
+		if (dev->param.disable_soft_del || dev->param.is_yaffs2)
+			yaffs_resize_file(in, 0);
+		yaffs_soft_del_file(in);
+	} else {
+		ret_val =
+		    yaffs_change_obj_name(in, in->my_dev->unlinked_dir,
+					  _Y("unlinked"), 0, 0);
+	}
+	return ret_val;
+}
+
+static int yaffs_del_file(struct yaffs_obj *in)
+{
+	int ret_val = YAFFS_OK;
+	int deleted;	/* Need to cache value on stack if in is freed */
+	struct yaffs_dev *dev = in->my_dev;
+
+	if (dev->param.disable_soft_del || dev->param.is_yaffs2)
+		yaffs_resize_file(in, 0);
+
+	if (in->n_data_chunks > 0) {
+		/* Use soft deletion if there is data in the file.
+		 * That won't be the case if it has been resized to zero.
+		 */
+		if (!in->unlinked)
+			ret_val = yaffs_unlink_file_if_needed(in);
+
+		deleted = in->deleted;
+
+		if (ret_val == YAFFS_OK && in->unlinked && !in->deleted) {
+			in->deleted = 1;
+			deleted = 1;
+			in->my_dev->n_deleted_files++;
+			yaffs_soft_del_file(in);
+		}
+		return deleted ? YAFFS_OK : YAFFS_FAIL;
+	} else {
+		/* The file has no data chunks so we toss it immediately */
+		yaffs_free_tnode(in->my_dev, in->variant.file_variant.top);
+		in->variant.file_variant.top = NULL;
+		yaffs_generic_obj_del(in);
+
+		return YAFFS_OK;
+	}
+}
+
+int yaffs_is_non_empty_dir(struct yaffs_obj *obj)
+{
+	return (obj &&
+		obj->variant_type == YAFFS_OBJECT_TYPE_DIRECTORY) &&
+		!(list_empty(&obj->variant.dir_variant.children));
+}
+
+static int yaffs_del_dir(struct yaffs_obj *obj)
+{
+	/* First check that the directory is empty. */
+	if (yaffs_is_non_empty_dir(obj))
+		return YAFFS_FAIL;
+
+	return yaffs_generic_obj_del(obj);
+}
+
+static int yaffs_del_symlink(struct yaffs_obj *in)
+{
+	kfree(in->variant.symlink_variant.alias);
+	in->variant.symlink_variant.alias = NULL;
+
+	return yaffs_generic_obj_del(in);
+}
+
+static int yaffs_del_link(struct yaffs_obj *in)
+{
+	/* remove this hardlink from the list associated with the equivalent
+	 * object
+	 */
+	list_del_init(&in->hard_links);
+	return yaffs_generic_obj_del(in);
+}
+
+int yaffs_del_obj(struct yaffs_obj *obj)
+{
+	int ret_val = -1;
+
+	switch (obj->variant_type) {
+	case YAFFS_OBJECT_TYPE_FILE:
+		ret_val = yaffs_del_file(obj);
+		break;
+	case YAFFS_OBJECT_TYPE_DIRECTORY:
+		if (!list_empty(&obj->variant.dir_variant.dirty)) {
+			yaffs_trace(YAFFS_TRACE_BACKGROUND,
+				"Remove object %d from dirty directories",
+				obj->obj_id);
+			list_del_init(&obj->variant.dir_variant.dirty);
+		}
+		return yaffs_del_dir(obj);
+		break;
+	case YAFFS_OBJECT_TYPE_SYMLINK:
+		ret_val = yaffs_del_symlink(obj);
+		break;
+	case YAFFS_OBJECT_TYPE_HARDLINK:
+		ret_val = yaffs_del_link(obj);
+		break;
+	case YAFFS_OBJECT_TYPE_SPECIAL:
+		ret_val = yaffs_generic_obj_del(obj);
+		break;
+	case YAFFS_OBJECT_TYPE_UNKNOWN:
+		ret_val = 0;
+		break;		/* should not happen. */
+	}
+	return ret_val;
+}
+
+
+static void yaffs_empty_dir_to_dir(struct yaffs_obj *from_dir,
+				   struct yaffs_obj *to_dir)
+{
+	struct yaffs_obj *obj;
+	struct list_head *lh;
+	struct list_head *n;
+
+	list_for_each_safe(lh, n, &from_dir->variant.dir_variant.children) {
+		obj = list_entry(lh, struct yaffs_obj, siblings);
+		yaffs_add_obj_to_dir(to_dir, obj);
+	}
+}
+
+struct yaffs_obj *yaffs_retype_obj(struct yaffs_obj *obj,
+				   enum yaffs_obj_type type)
+{
+	/* Tear down the old variant */
+	switch (obj->variant_type) {
+	case YAFFS_OBJECT_TYPE_FILE:
+		/* Nuke file data */
+		yaffs_resize_file(obj, 0);
+		yaffs_free_tnode(obj->my_dev, obj->variant.file_variant.top);
+		obj->variant.file_variant.top = NULL;
+		break;
+	case YAFFS_OBJECT_TYPE_DIRECTORY:
+		/* Put the children in lost and found. */
+		yaffs_empty_dir_to_dir(obj, obj->my_dev->lost_n_found);
+		if (!list_empty(&obj->variant.dir_variant.dirty))
+			list_del_init(&obj->variant.dir_variant.dirty);
+		break;
+	case YAFFS_OBJECT_TYPE_SYMLINK:
+		/* Nuke symplink data */
+		kfree(obj->variant.symlink_variant.alias);
+		obj->variant.symlink_variant.alias = NULL;
+		break;
+	case YAFFS_OBJECT_TYPE_HARDLINK:
+		list_del_init(&obj->hard_links);
+		break;
+	default:
+		break;
+	}
+
+	memset(&obj->variant, 0, sizeof(obj->variant));
+
+	/*Set up new variant if the memset is not enough. */
+	switch (type) {
+	case YAFFS_OBJECT_TYPE_DIRECTORY:
+		INIT_LIST_HEAD(&obj->variant.dir_variant.children);
+		INIT_LIST_HEAD(&obj->variant.dir_variant.dirty);
+		break;
+	case YAFFS_OBJECT_TYPE_FILE:
+	case YAFFS_OBJECT_TYPE_SYMLINK:
+	case YAFFS_OBJECT_TYPE_HARDLINK:
+	default:
+		break;
+	}
+
+	obj->variant_type = type;
+
+	return obj;
+
+}
+
+static int yaffs_unlink_worker(struct yaffs_obj *obj)
+{
+	int del_now = 0;
+
+	if (!obj)
+		return YAFFS_FAIL;
+
+	if (!obj->my_inode)
+		del_now = 1;
+
+	yaffs_update_parent(obj->parent);
+
+	if (obj->variant_type == YAFFS_OBJECT_TYPE_HARDLINK) {
+		return yaffs_del_link(obj);
+	} else if (!list_empty(&obj->hard_links)) {
+		/* Curve ball: We're unlinking an object that has a hardlink.
+		 *
+		 * This problem arises because we are not strictly following
+		 * The Linux link/inode model.
+		 *
+		 * We can't really delete the object.
+		 * Instead, we do the following:
+		 * - Select a hardlink.
+		 * - Unhook it from the hard links
+		 * - Move it from its parent directory so that the rename works.
+		 * - Rename the object to the hardlink's name.
+		 * - Delete the hardlink
+		 */
+
+		struct yaffs_obj *hl;
+		struct yaffs_obj *parent;
+		int ret_val;
+		YCHAR name[YAFFS_MAX_NAME_LENGTH + 1];
+
+		hl = list_entry(obj->hard_links.next, struct yaffs_obj,
+				hard_links);
+
+		yaffs_get_obj_name(hl, name, YAFFS_MAX_NAME_LENGTH + 1);
+		parent = hl->parent;
+
+		list_del_init(&hl->hard_links);
+
+		yaffs_add_obj_to_dir(obj->my_dev->unlinked_dir, hl);
+
+		ret_val = yaffs_change_obj_name(obj, parent, name, 0, 0);
+
+		if (ret_val == YAFFS_OK)
+			ret_val = yaffs_generic_obj_del(hl);
+
+		return ret_val;
+
+	} else if (del_now) {
+		switch (obj->variant_type) {
+		case YAFFS_OBJECT_TYPE_FILE:
+			return yaffs_del_file(obj);
+			break;
+		case YAFFS_OBJECT_TYPE_DIRECTORY:
+			list_del_init(&obj->variant.dir_variant.dirty);
+			return yaffs_del_dir(obj);
+			break;
+		case YAFFS_OBJECT_TYPE_SYMLINK:
+			return yaffs_del_symlink(obj);
+			break;
+		case YAFFS_OBJECT_TYPE_SPECIAL:
+			return yaffs_generic_obj_del(obj);
+			break;
+		case YAFFS_OBJECT_TYPE_HARDLINK:
+		case YAFFS_OBJECT_TYPE_UNKNOWN:
+		default:
+			return YAFFS_FAIL;
+		}
+	} else if (yaffs_is_non_empty_dir(obj)) {
+		return YAFFS_FAIL;
+	} else {
+		return yaffs_change_obj_name(obj, obj->my_dev->unlinked_dir,
+						_Y("unlinked"), 0, 0);
+	}
+}
+
+static int yaffs_unlink_obj(struct yaffs_obj *obj)
+{
+	if (obj && obj->unlink_allowed)
+		return yaffs_unlink_worker(obj);
+
+	return YAFFS_FAIL;
+}
+
+int yaffs_unlinker(struct yaffs_obj *dir, const YCHAR *name)
+{
+	struct yaffs_obj *obj;
+
+	obj = yaffs_find_by_name(dir, name);
+	return yaffs_unlink_obj(obj);
+}
+
+/* Note:
+ * If old_name is NULL then we take old_dir as the object to be renamed.
+ */
+int yaffs_rename_obj(struct yaffs_obj *old_dir, const YCHAR *old_name,
+		     struct yaffs_obj *new_dir, const YCHAR *new_name)
+{
+	struct yaffs_obj *obj = NULL;
+	struct yaffs_obj *existing_target = NULL;
+	int force = 0;
+	int result;
+	struct yaffs_dev *dev;
+
+	if (!old_dir || old_dir->variant_type != YAFFS_OBJECT_TYPE_DIRECTORY) {
+		BUG();
+		return YAFFS_FAIL;
+	}
+	if (!new_dir || new_dir->variant_type != YAFFS_OBJECT_TYPE_DIRECTORY) {
+		BUG();
+		return YAFFS_FAIL;
+	}
+
+	dev = old_dir->my_dev;
+
+#ifdef CONFIG_YAFFS_CASE_INSENSITIVE
+	/* Special case for case insemsitive systems.
+	 * While look-up is case insensitive, the name isn't.
+	 * Therefore we might want to change x.txt to X.txt
+	 */
+	if (old_dir == new_dir &&
+		old_name && new_name &&
+		strcmp(old_name, new_name) == 0)
+		force = 1;
+#endif
+
+	if (strnlen(new_name, YAFFS_MAX_NAME_LENGTH + 1) >
+	    YAFFS_MAX_NAME_LENGTH)
+		/* ENAMETOOLONG */
+		return YAFFS_FAIL;
+
+	if (old_name)
+		obj = yaffs_find_by_name(old_dir, old_name);
+	else{
+		obj = old_dir;
+		old_dir = obj->parent;
+	}
+
+	if (obj && obj->rename_allowed) {
+		/* Now handle an existing target, if there is one */
+		existing_target = yaffs_find_by_name(new_dir, new_name);
+		if (yaffs_is_non_empty_dir(existing_target)) {
+			return YAFFS_FAIL;	/* ENOTEMPTY */
+		} else if (existing_target && existing_target != obj) {
+			/* Nuke the target first, using shadowing,
+			 * but only if it isn't the same object.
+			 *
+			 * Note we must disable gc here otherwise it can mess
+			 * up the shadowing.
+			 *
+			 */
+			dev->gc_disable = 1;
+			yaffs_change_obj_name(obj, new_dir, new_name, force,
+					      existing_target->obj_id);
+			existing_target->is_shadowed = 1;
+			yaffs_unlink_obj(existing_target);
+			dev->gc_disable = 0;
+		}
+
+		result = yaffs_change_obj_name(obj, new_dir, new_name, 1, 0);
+
+		yaffs_update_parent(old_dir);
+		if (new_dir != old_dir)
+			yaffs_update_parent(new_dir);
+
+		return result;
+	}
+	return YAFFS_FAIL;
+}
+
+/*----------------------- Initialisation Scanning ---------------------- */
+
+void yaffs_handle_shadowed_obj(struct yaffs_dev *dev, int obj_id,
+			       int backward_scanning)
+{
+	struct yaffs_obj *obj;
+
+	if (backward_scanning) {
+		/* Handle YAFFS2 case (backward scanning)
+		 * If the shadowed object exists then ignore.
+		 */
+		obj = yaffs_find_by_number(dev, obj_id);
+		if (obj)
+			return;
+	}
+
+	/* Let's create it (if it does not exist) assuming it is a file so that
+	 * it can do shrinking etc.
+	 * We put it in unlinked dir to be cleaned up after the scanning
+	 */
+	obj =
+	    yaffs_find_or_create_by_number(dev, obj_id, YAFFS_OBJECT_TYPE_FILE);
+	if (!obj)
+		return;
+	obj->is_shadowed = 1;
+	yaffs_add_obj_to_dir(dev->unlinked_dir, obj);
+	obj->variant.file_variant.shrink_size = 0;
+	obj->valid = 1;		/* So that we don't read any other info. */
+}
+
+void yaffs_link_fixup(struct yaffs_dev *dev, struct list_head *hard_list)
+{
+	struct list_head *lh;
+	struct list_head *save;
+	struct yaffs_obj *hl;
+	struct yaffs_obj *in;
+
+	list_for_each_safe(lh, save, hard_list) {
+		hl = list_entry(lh, struct yaffs_obj, hard_links);
+		in = yaffs_find_by_number(dev,
+					hl->variant.hardlink_variant.equiv_id);
+
+		if (in) {
+			/* Add the hardlink pointers */
+			hl->variant.hardlink_variant.equiv_obj = in;
+			list_add(&hl->hard_links, &in->hard_links);
+		} else {
+			/* Todo Need to report/handle this better.
+			 * Got a problem... hardlink to a non-existant object
+			 */
+			hl->variant.hardlink_variant.equiv_obj = NULL;
+			INIT_LIST_HEAD(&hl->hard_links);
+		}
+	}
+}
+
+static void yaffs_strip_deleted_objs(struct yaffs_dev *dev)
+{
+	/*
+	 *  Sort out state of unlinked and deleted objects after scanning.
+	 */
+	struct list_head *i;
+	struct list_head *n;
+	struct yaffs_obj *l;
+
+	if (dev->read_only)
+		return;
+
+	/* Soft delete all the unlinked files */
+	list_for_each_safe(i, n,
+			   &dev->unlinked_dir->variant.dir_variant.children) {
+		l = list_entry(i, struct yaffs_obj, siblings);
+		yaffs_del_obj(l);
+	}
+
+	list_for_each_safe(i, n, &dev->del_dir->variant.dir_variant.children) {
+		l = list_entry(i, struct yaffs_obj, siblings);
+		yaffs_del_obj(l);
+	}
+}
+
+/*
+ * This code iterates through all the objects making sure that they are rooted.
+ * Any unrooted objects are re-rooted in lost+found.
+ * An object needs to be in one of:
+ * - Directly under deleted, unlinked
+ * - Directly or indirectly under root.
+ *
+ * Note:
+ *  This code assumes that we don't ever change the current relationships
+ *  between directories:
+ *   root_dir->parent == unlinked_dir->parent == del_dir->parent == NULL
+ *   lost-n-found->parent == root_dir
+ *
+ * This fixes the problem where directories might have inadvertently been
+ * deleted leaving the object "hanging" without being rooted in the
+ * directory tree.
+ */
+
+static int yaffs_has_null_parent(struct yaffs_dev *dev, struct yaffs_obj *obj)
+{
+	return (obj == dev->del_dir ||
+		obj == dev->unlinked_dir || obj == dev->root_dir);
+}
+
+static void yaffs_fix_hanging_objs(struct yaffs_dev *dev)
+{
+	struct yaffs_obj *obj;
+	struct yaffs_obj *parent;
+	int i;
+	struct list_head *lh;
+	struct list_head *n;
+	int depth_limit;
+	int hanging;
+
+	if (dev->read_only)
+		return;
+
+	/* Iterate through the objects in each hash entry,
+	 * looking at each object.
+	 * Make sure it is rooted.
+	 */
+
+	for (i = 0; i < YAFFS_NOBJECT_BUCKETS; i++) {
+		list_for_each_safe(lh, n, &dev->obj_bucket[i].list) {
+			obj = list_entry(lh, struct yaffs_obj, hash_link);
+			parent = obj->parent;
+
+			if (yaffs_has_null_parent(dev, obj)) {
+				/* These directories are not hanging */
+				hanging = 0;
+			} else if (!parent ||
+				   parent->variant_type !=
+				   YAFFS_OBJECT_TYPE_DIRECTORY) {
+				hanging = 1;
+			} else if (yaffs_has_null_parent(dev, parent)) {
+				hanging = 0;
+			} else {
+				/*
+				 * Need to follow the parent chain to
+				 * see if it is hanging.
+				 */
+				hanging = 0;
+				depth_limit = 100;
+
+				while (parent != dev->root_dir &&
+				       parent->parent &&
+				       parent->parent->variant_type ==
+				       YAFFS_OBJECT_TYPE_DIRECTORY &&
+				       depth_limit > 0) {
+					parent = parent->parent;
+					depth_limit--;
+				}
+				if (parent != dev->root_dir)
+					hanging = 1;
+			}
+			if (hanging) {
+				yaffs_trace(YAFFS_TRACE_SCAN,
+					"Hanging object %d moved to lost and found",
+					obj->obj_id);
+				yaffs_add_obj_to_dir(dev->lost_n_found, obj);
+			}
+		}
+	}
+}
+
+/*
+ * Delete directory contents for cleaning up lost and found.
+ */
+static void yaffs_del_dir_contents(struct yaffs_obj *dir)
+{
+	struct yaffs_obj *obj;
+	struct list_head *lh;
+	struct list_head *n;
+
+	if (dir->variant_type != YAFFS_OBJECT_TYPE_DIRECTORY)
+		BUG();
+
+	list_for_each_safe(lh, n, &dir->variant.dir_variant.children) {
+		obj = list_entry(lh, struct yaffs_obj, siblings);
+		if (obj->variant_type == YAFFS_OBJECT_TYPE_DIRECTORY)
+			yaffs_del_dir_contents(obj);
+		yaffs_trace(YAFFS_TRACE_SCAN,
+			"Deleting lost_found object %d",
+			obj->obj_id);
+		yaffs_unlink_obj(obj);
+	}
+}
+
+static void yaffs_empty_l_n_f(struct yaffs_dev *dev)
+{
+	yaffs_del_dir_contents(dev->lost_n_found);
+}
+
+
+struct yaffs_obj *yaffs_find_by_name(struct yaffs_obj *directory,
+				     const YCHAR *name)
+{
+	int sum;
+	struct list_head *i;
+	YCHAR buffer[YAFFS_MAX_NAME_LENGTH + 1];
+	struct yaffs_obj *l;
+
+	if (!name)
+		return NULL;
+
+	if (!directory) {
+		yaffs_trace(YAFFS_TRACE_ALWAYS,
+			"tragedy: yaffs_find_by_name: null pointer directory"
+			);
+		BUG();
+		return NULL;
+	}
+	if (directory->variant_type != YAFFS_OBJECT_TYPE_DIRECTORY) {
+		yaffs_trace(YAFFS_TRACE_ALWAYS,
+			"tragedy: yaffs_find_by_name: non-directory"
+			);
+		BUG();
+	}
+
+	sum = yaffs_calc_name_sum(name);
+
+	list_for_each(i, &directory->variant.dir_variant.children) {
+		l = list_entry(i, struct yaffs_obj, siblings);
+
+		if (l->parent != directory)
+			BUG();
+
+		yaffs_check_obj_details_loaded(l);
+
+		/* Special case for lost-n-found */
+		if (l->obj_id == YAFFS_OBJECTID_LOSTNFOUND) {
+			if (!strcmp(name, YAFFS_LOSTNFOUND_NAME))
+				return l;
+		} else if (l->sum == sum || l->hdr_chunk <= 0) {
+			/* LostnFound chunk called Objxxx
+			 * Do a real check
+			 */
+			yaffs_get_obj_name(l, buffer,
+				YAFFS_MAX_NAME_LENGTH + 1);
+			if (!strncmp(name, buffer, YAFFS_MAX_NAME_LENGTH))
+				return l;
+		}
+	}
+	return NULL;
+}
+
+/* GetEquivalentObject dereferences any hard links to get to the
+ * actual object.
+ */
+
+struct yaffs_obj *yaffs_get_equivalent_obj(struct yaffs_obj *obj)
+{
+	if (obj && obj->variant_type == YAFFS_OBJECT_TYPE_HARDLINK) {
+		obj = obj->variant.hardlink_variant.equiv_obj;
+		yaffs_check_obj_details_loaded(obj);
+	}
+	return obj;
+}
+
+/*
+ *  A note or two on object names.
+ *  * If the object name is missing, we then make one up in the form objnnn
+ *
+ *  * ASCII names are stored in the object header's name field from byte zero
+ *  * Unicode names are historically stored starting from byte zero.
+ *
+ * Then there are automatic Unicode names...
+ * The purpose of these is to save names in a way that can be read as
+ * ASCII or Unicode names as appropriate, thus allowing a Unicode and ASCII
+ * system to share files.
+ *
+ * These automatic unicode are stored slightly differently...
+ *  - If the name can fit in the ASCII character space then they are saved as
+ *    ascii names as per above.
+ *  - If the name needs Unicode then the name is saved in Unicode
+ *    starting at oh->name[1].
+
+ */
+static void yaffs_fix_null_name(struct yaffs_obj *obj, YCHAR *name,
+				int buffer_size)
+{
+	/* Create an object name if we could not find one. */
+	if (strnlen(name, YAFFS_MAX_NAME_LENGTH) == 0) {
+		YCHAR local_name[20];
+		YCHAR num_string[20];
+		YCHAR *x = &num_string[19];
+		unsigned v = obj->obj_id;
+		num_string[19] = 0;
+		while (v > 0) {
+			x--;
+			*x = '0' + (v % 10);
+			v /= 10;
+		}
+		/* make up a name */
+		strcpy(local_name, YAFFS_LOSTNFOUND_PREFIX);
+		strcat(local_name, x);
+		strncpy(name, local_name, buffer_size - 1);
+	}
+}
+
+int yaffs_get_obj_name(struct yaffs_obj *obj, YCHAR *name, int buffer_size)
+{
+	memset(name, 0, buffer_size * sizeof(YCHAR));
+	yaffs_check_obj_details_loaded(obj);
+	if (obj->obj_id == YAFFS_OBJECTID_LOSTNFOUND) {
+		strncpy(name, YAFFS_LOSTNFOUND_NAME, buffer_size - 1);
+	} else if (obj->short_name[0]) {
+		strcpy(name, obj->short_name);
+	} else if (obj->hdr_chunk > 0) {
+		int result;
+		u8 *buffer = yaffs_get_temp_buffer(obj->my_dev);
+
+		struct yaffs_obj_hdr *oh = (struct yaffs_obj_hdr *)buffer;
+
+		memset(buffer, 0, obj->my_dev->data_bytes_per_chunk);
+
+		if (obj->hdr_chunk > 0) {
+			result = yaffs_rd_chunk_tags_nand(obj->my_dev,
+							  obj->hdr_chunk,
+							  buffer, NULL);
+		}
+		yaffs_load_name_from_oh(obj->my_dev, name, oh->name,
+					buffer_size);
+
+		yaffs_release_temp_buffer(obj->my_dev, buffer);
+	}
+
+	yaffs_fix_null_name(obj, name, buffer_size);
+
+	return strnlen(name, YAFFS_MAX_NAME_LENGTH);
+}
+
+loff_t yaffs_get_obj_length(struct yaffs_obj *obj)
+{
+	/* Dereference any hard linking */
+	obj = yaffs_get_equivalent_obj(obj);
+
+	if (obj->variant_type == YAFFS_OBJECT_TYPE_FILE)
+		return obj->variant.file_variant.file_size;
+	if (obj->variant_type == YAFFS_OBJECT_TYPE_SYMLINK) {
+		if (!obj->variant.symlink_variant.alias)
+			return 0;
+		return strnlen(obj->variant.symlink_variant.alias,
+				     YAFFS_MAX_ALIAS_LENGTH);
+	} else {
+		/* Only a directory should drop through to here */
+		return obj->my_dev->data_bytes_per_chunk;
+	}
+}
+
+int yaffs_get_obj_link_count(struct yaffs_obj *obj)
+{
+	int count = 0;
+	struct list_head *i;
+
+	if (!obj->unlinked)
+		count++;	/* the object itself */
+
+	list_for_each(i, &obj->hard_links)
+	    count++;		/* add the hard links; */
+
+	return count;
+}
+
+int yaffs_get_obj_inode(struct yaffs_obj *obj)
+{
+	obj = yaffs_get_equivalent_obj(obj);
+
+	return obj->obj_id;
+}
+
+unsigned yaffs_get_obj_type(struct yaffs_obj *obj)
+{
+	obj = yaffs_get_equivalent_obj(obj);
+
+	switch (obj->variant_type) {
+	case YAFFS_OBJECT_TYPE_FILE:
+		return DT_REG;
+		break;
+	case YAFFS_OBJECT_TYPE_DIRECTORY:
+		return DT_DIR;
+		break;
+	case YAFFS_OBJECT_TYPE_SYMLINK:
+		return DT_LNK;
+		break;
+	case YAFFS_OBJECT_TYPE_HARDLINK:
+		return DT_REG;
+		break;
+	case YAFFS_OBJECT_TYPE_SPECIAL:
+		if (S_ISFIFO(obj->yst_mode))
+			return DT_FIFO;
+		if (S_ISCHR(obj->yst_mode))
+			return DT_CHR;
+		if (S_ISBLK(obj->yst_mode))
+			return DT_BLK;
+		if (S_ISSOCK(obj->yst_mode))
+			return DT_SOCK;
+		return DT_REG;
+		break;
+	default:
+		return DT_REG;
+		break;
+	}
+}
+
+YCHAR *yaffs_get_symlink_alias(struct yaffs_obj *obj)
+{
+	obj = yaffs_get_equivalent_obj(obj);
+	if (obj->variant_type == YAFFS_OBJECT_TYPE_SYMLINK)
+		return yaffs_clone_str(obj->variant.symlink_variant.alias);
+	else
+		return yaffs_clone_str(_Y(""));
+}
+
+/*--------------------------- Initialisation code -------------------------- */
+
+static int yaffs_check_dev_fns(struct yaffs_dev *dev)
+{
+	struct yaffs_driver *drv = &dev->drv;
+	struct yaffs_tags_handler *tagger = &dev->tagger;
+
+	/* Common functions, gotta have */
+	if (!drv->drv_read_chunk_fn ||
+	    !drv->drv_write_chunk_fn ||
+	    !drv->drv_erase_fn)
+		return 0;
+
+	if (dev->param.is_yaffs2 &&
+	     (!drv->drv_mark_bad_fn  || !drv->drv_check_bad_fn))
+		return 0;
+
+	/* Install the default tags marshalling functions if needed. */
+	yaffs_tags_compat_install(dev);
+	yaffs_tags_marshall_install(dev);
+
+	/* Check we now have the marshalling functions required. */
+	if (!tagger->write_chunk_tags_fn ||
+	    !tagger->read_chunk_tags_fn ||
+	    !tagger->query_block_fn ||
+	    !tagger->mark_bad_fn)
+		return 0;
+
+	return 1;
+}
+
+static int yaffs_create_initial_dir(struct yaffs_dev *dev)
+{
+	/* Initialise the unlinked, deleted, root and lost+found directories */
+	dev->lost_n_found = dev->root_dir = NULL;
+	dev->unlinked_dir = dev->del_dir = NULL;
+	dev->unlinked_dir =
+	    yaffs_create_fake_dir(dev, YAFFS_OBJECTID_UNLINKED, S_IFDIR);
+	dev->del_dir =
+	    yaffs_create_fake_dir(dev, YAFFS_OBJECTID_DELETED, S_IFDIR);
+	dev->root_dir =
+	    yaffs_create_fake_dir(dev, YAFFS_OBJECTID_ROOT,
+				  YAFFS_ROOT_MODE | S_IFDIR);
+	dev->lost_n_found =
+	    yaffs_create_fake_dir(dev, YAFFS_OBJECTID_LOSTNFOUND,
+				  YAFFS_LOSTNFOUND_MODE | S_IFDIR);
+
+	if (dev->lost_n_found && dev->root_dir && dev->unlinked_dir
+	    && dev->del_dir) {
+		yaffs_add_obj_to_dir(dev->root_dir, dev->lost_n_found);
+		return YAFFS_OK;
+	}
+	return YAFFS_FAIL;
+}
+
+/* Low level init.
+ * Typically only used by yaffs_guts_initialise, but also used by the
+ * Low level yaffs driver tests.
+ */
+
+int yaffs_guts_ll_init(struct yaffs_dev *dev)
+{
+
+
+	yaffs_trace(YAFFS_TRACE_TRACING, "yaffs: yaffs_ll_init()");
+
+	if (!dev) {
+		yaffs_trace(YAFFS_TRACE_ALWAYS,
+			"yaffs: Need a device"
+			);
+		return YAFFS_FAIL;
+	}
+
+	if (dev->ll_init)
+		return YAFFS_OK;
+
+	dev->internal_start_block = dev->param.start_block;
+	dev->internal_end_block = dev->param.end_block;
+	dev->block_offset = 0;
+	dev->chunk_offset = 0;
+	dev->n_free_chunks = 0;
+
+	dev->gc_block = 0;
+
+	if (dev->param.start_block == 0) {
+		dev->internal_start_block = dev->param.start_block + 1;
+		dev->internal_end_block = dev->param.end_block + 1;
+		dev->block_offset = 1;
+		dev->chunk_offset = dev->param.chunks_per_block;
+	}
+
+	/* Check geometry parameters. */
+
+	if ((!dev->param.inband_tags && dev->param.is_yaffs2 &&
+		dev->param.total_bytes_per_chunk < 1024) ||
+		(!dev->param.is_yaffs2 &&
+			dev->param.total_bytes_per_chunk < 512) ||
+		(dev->param.inband_tags && !dev->param.is_yaffs2) ||
+		 dev->param.chunks_per_block < 2 ||
+		 dev->param.n_reserved_blocks < 2 ||
+		dev->internal_start_block <= 0 ||
+		dev->internal_end_block <= 0 ||
+		dev->internal_end_block <=
+		(dev->internal_start_block + dev->param.n_reserved_blocks + 2)
+		) {
+		/* otherwise it is too small */
+		yaffs_trace(YAFFS_TRACE_ALWAYS,
+			"NAND geometry problems: chunk size %d, type is yaffs%s, inband_tags %d ",
+			dev->param.total_bytes_per_chunk,
+			dev->param.is_yaffs2 ? "2" : "",
+			dev->param.inband_tags);
+		return YAFFS_FAIL;
+	}
+
+	/* Sort out space for inband tags, if required */
+	if (dev->param.inband_tags)
+		dev->data_bytes_per_chunk =
+		    dev->param.total_bytes_per_chunk -
+		    sizeof(struct yaffs_packed_tags2_tags_only);
+	else
+		dev->data_bytes_per_chunk = dev->param.total_bytes_per_chunk;
+
+	/* Got the right mix of functions? */
+	if (!yaffs_check_dev_fns(dev)) {
+		/* Function missing */
+		yaffs_trace(YAFFS_TRACE_ALWAYS,
+			"device function(s) missing or wrong");
+
+		return YAFFS_FAIL;
+	}
+
+	if (yaffs_init_nand(dev) != YAFFS_OK) {
+		yaffs_trace(YAFFS_TRACE_ALWAYS, "InitialiseNAND failed");
+		return YAFFS_FAIL;
+	}
+
+	return YAFFS_OK;
+}
+
+
+int yaffs_guts_format_dev(struct yaffs_dev *dev)
+{
+	int i;
+	enum yaffs_block_state state;
+	u32 dummy;
+
+	if(yaffs_guts_ll_init(dev) != YAFFS_OK)
+		return YAFFS_FAIL;
+
+	if(dev->is_mounted)
+		return YAFFS_FAIL;
+
+	for (i = dev->internal_start_block; i <= dev->internal_end_block; i++) {
+		yaffs_query_init_block_state(dev, i, &state, &dummy);
+		if (state != YAFFS_BLOCK_STATE_DEAD)
+			yaffs_erase_block(dev, i);
+	}
+
+	return YAFFS_OK;
+}
+
+
+int yaffs_guts_initialise(struct yaffs_dev *dev)
+{
+	int init_failed = 0;
+	unsigned x;
+	int bits;
+
+	if(yaffs_guts_ll_init(dev) != YAFFS_OK)
+		return YAFFS_FAIL;
+
+	if (dev->is_mounted) {
+		yaffs_trace(YAFFS_TRACE_ALWAYS, "device already mounted");
+		return YAFFS_FAIL;
+	}
+
+	dev->is_mounted = 1;
+
+	/* OK now calculate a few things for the device */
+
+	/*
+	 *  Calculate all the chunk size manipulation numbers:
+	 */
+	x = dev->data_bytes_per_chunk;
+	/* We always use dev->chunk_shift and dev->chunk_div */
+	dev->chunk_shift = calc_shifts(x);
+	x >>= dev->chunk_shift;
+	dev->chunk_div = x;
+	/* We only use chunk mask if chunk_div is 1 */
+	dev->chunk_mask = (1 << dev->chunk_shift) - 1;
+
+	/*
+	 * Calculate chunk_grp_bits.
+	 * We need to find the next power of 2 > than internal_end_block
+	 */
+
+	x = dev->param.chunks_per_block * (dev->internal_end_block + 1);
+
+	bits = calc_shifts_ceiling(x);
+
+	/* Set up tnode width if wide tnodes are enabled. */
+	if (!dev->param.wide_tnodes_disabled) {
+		/* bits must be even so that we end up with 32-bit words */
+		if (bits & 1)
+			bits++;
+		if (bits < 16)
+			dev->tnode_width = 16;
+		else
+			dev->tnode_width = bits;
+	} else {
+		dev->tnode_width = 16;
+	}
+
+	dev->tnode_mask = (1 << dev->tnode_width) - 1;
+
+	/* Level0 Tnodes are 16 bits or wider (if wide tnodes are enabled),
+	 * so if the bitwidth of the
+	 * chunk range we're using is greater than 16 we need
+	 * to figure out chunk shift and chunk_grp_size
+	 */
+
+	if (bits <= dev->tnode_width)
+		dev->chunk_grp_bits = 0;
+	else
+		dev->chunk_grp_bits = bits - dev->tnode_width;
+
+	dev->tnode_size = (dev->tnode_width * YAFFS_NTNODES_LEVEL0) / 8;
+	if (dev->tnode_size < sizeof(struct yaffs_tnode))
+		dev->tnode_size = sizeof(struct yaffs_tnode);
+
+	dev->chunk_grp_size = 1 << dev->chunk_grp_bits;
+
+	if (dev->param.chunks_per_block < dev->chunk_grp_size) {
+		/* We have a problem because the soft delete won't work if
+		 * the chunk group size > chunks per block.
+		 * This can be remedied by using larger "virtual blocks".
+		 */
+		yaffs_trace(YAFFS_TRACE_ALWAYS, "chunk group too large");
+
+		return YAFFS_FAIL;
+	}
+
+	/* Finished verifying the device, continue with initialisation */
+
+	/* More device initialisation */
+	dev->all_gcs = 0;
+	dev->passive_gc_count = 0;
+	dev->oldest_dirty_gc_count = 0;
+	dev->bg_gcs = 0;
+	dev->gc_block_finder = 0;
+	dev->buffered_block = -1;
+	dev->doing_buffered_block_rewrite = 0;
+	dev->n_deleted_files = 0;
+	dev->n_bg_deletions = 0;
+	dev->n_unlinked_files = 0;
+	dev->n_ecc_fixed = 0;
+	dev->n_ecc_unfixed = 0;
+	dev->n_tags_ecc_fixed = 0;
+	dev->n_tags_ecc_unfixed = 0;
+	dev->n_erase_failures = 0;
+	dev->n_erased_blocks = 0;
+	dev->gc_disable = 0;
+	dev->has_pending_prioritised_gc = 1;
+		/* Assume the worst for now, will get fixed on first GC */
+	INIT_LIST_HEAD(&dev->dirty_dirs);
+	dev->oldest_dirty_seq = 0;
+	dev->oldest_dirty_block = 0;
+
+	/* Initialise temporary buffers and caches. */
+	if (!yaffs_init_tmp_buffers(dev))
+		init_failed = 1;
+
+	dev->cache = NULL;
+	dev->gc_cleanup_list = NULL;
+
+	if (!init_failed && dev->param.n_caches > 0) {
+		int i;
+		void *buf;
+		int cache_bytes =
+		    dev->param.n_caches * sizeof(struct yaffs_cache);
+
+		if (dev->param.n_caches > YAFFS_MAX_SHORT_OP_CACHES)
+			dev->param.n_caches = YAFFS_MAX_SHORT_OP_CACHES;
+
+		dev->cache = kmalloc(cache_bytes, GFP_NOFS);
+
+		buf = (u8 *) dev->cache;
+
+		if (dev->cache)
+			memset(dev->cache, 0, cache_bytes);
+
+		for (i = 0; i < dev->param.n_caches && buf; i++) {
+			dev->cache[i].object = NULL;
+			dev->cache[i].last_use = 0;
+			dev->cache[i].dirty = 0;
+			dev->cache[i].data = buf =
+			    kmalloc(dev->param.total_bytes_per_chunk, GFP_NOFS);
+		}
+		if (!buf)
+			init_failed = 1;
+
+		dev->cache_last_use = 0;
+	}
+
+	dev->cache_hits = 0;
+
+	if (!init_failed) {
+		dev->gc_cleanup_list =
+		    kmalloc(dev->param.chunks_per_block * sizeof(u32),
+					GFP_NOFS);
+		if (!dev->gc_cleanup_list)
+			init_failed = 1;
+	}
+
+	if (dev->param.is_yaffs2)
+		dev->param.use_header_file_size = 1;
+
+	if (!init_failed && !yaffs_init_blocks(dev))
+		init_failed = 1;
+
+	yaffs_init_tnodes_and_objs(dev);
+
+	if (!init_failed && !yaffs_create_initial_dir(dev))
+		init_failed = 1;
+
+	if (!init_failed && dev->param.is_yaffs2 &&
+		!dev->param.disable_summary &&
+		!yaffs_summary_init(dev))
+		init_failed = 1;
+
+	if (!init_failed) {
+		/* Now scan the flash. */
+		if (dev->param.is_yaffs2) {
+			if (yaffs2_checkpt_restore(dev)) {
+				yaffs_check_obj_details_loaded(dev->root_dir);
+				yaffs_trace(YAFFS_TRACE_CHECKPOINT |
+					YAFFS_TRACE_MOUNT,
+					"yaffs: restored from checkpoint"
+					);
+			} else {
+
+				/* Clean up the mess caused by an aborted
+				 * checkpoint load then scan backwards.
+				 */
+				yaffs_deinit_blocks(dev);
+
+				yaffs_deinit_tnodes_and_objs(dev);
+
+				dev->n_erased_blocks = 0;
+				dev->n_free_chunks = 0;
+				dev->alloc_block = -1;
+				dev->alloc_page = -1;
+				dev->n_deleted_files = 0;
+				dev->n_unlinked_files = 0;
+				dev->n_bg_deletions = 0;
+
+				if (!init_failed && !yaffs_init_blocks(dev))
+					init_failed = 1;
+
+				yaffs_init_tnodes_and_objs(dev);
+
+				if (!init_failed
+				    && !yaffs_create_initial_dir(dev))
+					init_failed = 1;
+
+				if (!init_failed && !yaffs2_scan_backwards(dev))
+					init_failed = 1;
+			}
+		} else if (!yaffs1_scan(dev)) {
+			init_failed = 1;
+		}
+
+		yaffs_strip_deleted_objs(dev);
+		yaffs_fix_hanging_objs(dev);
+		if (dev->param.empty_lost_n_found)
+			yaffs_empty_l_n_f(dev);
+	}
+
+	if (init_failed) {
+		/* Clean up the mess */
+		yaffs_trace(YAFFS_TRACE_TRACING,
+		  "yaffs: yaffs_guts_initialise() aborted.");
+
+		yaffs_deinitialise(dev);
+		return YAFFS_FAIL;
+	}
+
+	/* Zero out stats */
+	dev->n_page_reads = 0;
+	dev->n_page_writes = 0;
+	dev->n_erasures = 0;
+	dev->n_gc_copies = 0;
+	dev->n_retried_writes = 0;
+
+	dev->n_retired_blocks = 0;
+
+	yaffs_verify_free_chunks(dev);
+	yaffs_verify_blocks(dev);
+
+	/* Clean up any aborted checkpoint data */
+	if (!dev->is_checkpointed && dev->blocks_in_checkpt > 0)
+		yaffs2_checkpt_invalidate(dev);
+
+	yaffs_trace(YAFFS_TRACE_TRACING,
+	  "yaffs: yaffs_guts_initialise() done.");
+	return YAFFS_OK;
+}
+
+void yaffs_deinitialise(struct yaffs_dev *dev)
+{
+	if (dev->is_mounted) {
+		int i;
+
+		yaffs_deinit_blocks(dev);
+		yaffs_deinit_tnodes_and_objs(dev);
+		yaffs_summary_deinit(dev);
+
+		if (dev->param.n_caches > 0 && dev->cache) {
+
+			for (i = 0; i < dev->param.n_caches; i++) {
+				kfree(dev->cache[i].data);
+				dev->cache[i].data = NULL;
+			}
+
+			kfree(dev->cache);
+			dev->cache = NULL;
+		}
+
+		kfree(dev->gc_cleanup_list);
+
+		for (i = 0; i < YAFFS_N_TEMP_BUFFERS; i++) {
+			kfree(dev->temp_buffer[i].buffer);
+			dev->temp_buffer[i].buffer = NULL;
+		}
+
+		kfree(dev->checkpt_buffer);
+		dev->checkpt_buffer = NULL;
+		kfree(dev->checkpt_block_list);
+		dev->checkpt_block_list = NULL;
+
+		dev->is_mounted = 0;
+
+		yaffs_deinit_nand(dev);
+	}
+}
+
+int yaffs_count_free_chunks(struct yaffs_dev *dev)
+{
+	int n_free = 0;
+	int b;
+	struct yaffs_block_info *blk;
+
+	blk = dev->block_info;
+	for (b = dev->internal_start_block; b <= dev->internal_end_block; b++) {
+		switch (blk->block_state) {
+		case YAFFS_BLOCK_STATE_EMPTY:
+		case YAFFS_BLOCK_STATE_ALLOCATING:
+		case YAFFS_BLOCK_STATE_COLLECTING:
+		case YAFFS_BLOCK_STATE_FULL:
+			n_free +=
+			    (dev->param.chunks_per_block - blk->pages_in_use +
+			     blk->soft_del_pages);
+			break;
+		default:
+			break;
+		}
+		blk++;
+	}
+	return n_free;
+}
+
+int yaffs_get_n_free_chunks(struct yaffs_dev *dev)
+{
+	/* This is what we report to the outside world */
+	int n_free;
+	int n_dirty_caches;
+	int blocks_for_checkpt;
+	int i;
+
+	n_free = dev->n_free_chunks;
+	n_free += dev->n_deleted_files;
+
+	/* Now count and subtract the number of dirty chunks in the cache. */
+
+	for (n_dirty_caches = 0, i = 0; i < dev->param.n_caches; i++) {
+		if (dev->cache[i].dirty)
+			n_dirty_caches++;
+	}
+
+	n_free -= n_dirty_caches;
+
+	n_free -=
+	    ((dev->param.n_reserved_blocks + 1) * dev->param.chunks_per_block);
+
+	/* Now figure checkpoint space and report that... */
+	blocks_for_checkpt = yaffs_calc_checkpt_blocks_required(dev);
+
+	n_free -= (blocks_for_checkpt * dev->param.chunks_per_block);
+
+	if (n_free < 0)
+		n_free = 0;
+
+	return n_free;
+}
+
+
+
+/*
+ * Marshalling functions to get loff_t file sizes into and out of
+ * object headers.
+ */
+void yaffs_oh_size_load(struct yaffs_obj_hdr *oh, loff_t fsize)
+{
+	oh->file_size_low = (fsize & 0xFFFFFFFF);
+	oh->file_size_high = ((fsize >> 32) & 0xFFFFFFFF);
+}
+
+loff_t yaffs_oh_to_size(struct yaffs_obj_hdr *oh)
+{
+	loff_t retval;
+
+	if (sizeof(loff_t) >= 8 && ~(oh->file_size_high))
+		retval = (((loff_t) oh->file_size_high) << 32) |
+			(((loff_t) oh->file_size_low) & 0xFFFFFFFF);
+	else
+		retval = (loff_t) oh->file_size_low;
+
+	return retval;
+}
+
+
+void yaffs_count_blocks_by_state(struct yaffs_dev *dev, int bs[10])
+{
+	int i;
+	struct yaffs_block_info *bi;
+	int s;
+
+	for(i = 0; i < 10; i++)
+		bs[i] = 0;
+
+	for(i = dev->internal_start_block; i <= dev->internal_end_block; i++) {
+		bi = yaffs_get_block_info(dev, i);
+		s = bi->block_state;
+		if(s > YAFFS_BLOCK_STATE_DEAD || s < YAFFS_BLOCK_STATE_UNKNOWN)
+			bs[0]++;
+		else
+			bs[s]++;
+	}
+}
diff --git a/target/linux/generic/files/fs/yaffs2/yaffs_guts.h b/target/linux/generic/files/fs/yaffs2/yaffs_guts.h
new file mode 100644
index 0000000..231f8ac
--- /dev/null
+++ b/target/linux/generic/files/fs/yaffs2/yaffs_guts.h
@@ -0,0 +1,1010 @@
+/*
+ * YAFFS: Yet another Flash File System . A NAND-flash specific file system.
+ *
+ * Copyright (C) 2002-2011 Aleph One Ltd.
+ *   for Toby Churchill Ltd and Brightstar Engineering
+ *
+ * Created by Charles Manning <charles@aleph1.co.uk>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU Lesser General Public License version 2.1 as
+ * published by the Free Software Foundation.
+ *
+ * Note: Only YAFFS headers are LGPL, YAFFS C code is covered by GPL.
+ */
+
+#ifndef __YAFFS_GUTS_H__
+#define __YAFFS_GUTS_H__
+
+#include "yportenv.h"
+
+#define YAFFS_OK	1
+#define YAFFS_FAIL  0
+
+/* Give us a  Y=0x59,
+ * Give us an A=0x41,
+ * Give us an FF=0xff
+ * Give us an S=0x53
+ * And what have we got...
+ */
+#define YAFFS_MAGIC			0x5941ff53
+
+/*
+ * Tnodes form a tree with the tnodes in "levels"
+ * Levels greater than 0 hold 8 slots which point to other tnodes.
+ * Those at level 0 hold 16 slots which point to chunks in NAND.
+ *
+ * A maximum level of 8 thust supports files of size up to:
+ *
+ * 2^(3*MAX_LEVEL+4)
+ *
+ * Thus a max level of 8 supports files with up to 2^^28 chunks which gives
+ * a maximum file size of around 512Gbytees with 2k chunks.
+ */
+#define YAFFS_NTNODES_LEVEL0		16
+#define YAFFS_TNODES_LEVEL0_BITS	4
+#define YAFFS_TNODES_LEVEL0_MASK	0xf
+
+#define YAFFS_NTNODES_INTERNAL		(YAFFS_NTNODES_LEVEL0 / 2)
+#define YAFFS_TNODES_INTERNAL_BITS	(YAFFS_TNODES_LEVEL0_BITS - 1)
+#define YAFFS_TNODES_INTERNAL_MASK	0x7
+#define YAFFS_TNODES_MAX_LEVEL		8
+#define YAFFS_TNODES_MAX_BITS		(YAFFS_TNODES_LEVEL0_BITS + \
+					YAFFS_TNODES_INTERNAL_BITS * \
+					YAFFS_TNODES_MAX_LEVEL)
+#define YAFFS_MAX_CHUNK_ID		((1 << YAFFS_TNODES_MAX_BITS) - 1)
+
+#define YAFFS_MAX_FILE_SIZE_32		0x7fffffff
+
+/* Constants for YAFFS1 mode */
+#define YAFFS_BYTES_PER_SPARE		16
+#define YAFFS_BYTES_PER_CHUNK		512
+#define YAFFS_CHUNK_SIZE_SHIFT		9
+#define YAFFS_CHUNKS_PER_BLOCK		32
+#define YAFFS_BYTES_PER_BLOCK	(YAFFS_CHUNKS_PER_BLOCK*YAFFS_BYTES_PER_CHUNK)
+
+#define YAFFS_MIN_YAFFS2_CHUNK_SIZE	1024
+#define YAFFS_MIN_YAFFS2_SPARE_SIZE	32
+
+
+
+#define YAFFS_ALLOCATION_NOBJECTS	100
+#define YAFFS_ALLOCATION_NTNODES	100
+#define YAFFS_ALLOCATION_NLINKS		100
+
+#define YAFFS_NOBJECT_BUCKETS		256
+
+#define YAFFS_OBJECT_SPACE		0x40000
+#define YAFFS_MAX_OBJECT_ID		(YAFFS_OBJECT_SPACE - 1)
+
+/* Binary data version stamps */
+#define YAFFS_SUMMARY_VERSION		1
+#define YAFFS_CHECKPOINT_VERSION	7
+
+#ifdef CONFIG_YAFFS_UNICODE
+#define YAFFS_MAX_NAME_LENGTH		127
+#define YAFFS_MAX_ALIAS_LENGTH		79
+#else
+#define YAFFS_MAX_NAME_LENGTH		255
+#define YAFFS_MAX_ALIAS_LENGTH		159
+#endif
+
+#define YAFFS_SHORT_NAME_LENGTH		15
+
+/* Some special object ids for pseudo objects */
+#define YAFFS_OBJECTID_ROOT		1
+#define YAFFS_OBJECTID_LOSTNFOUND	2
+#define YAFFS_OBJECTID_UNLINKED		3
+#define YAFFS_OBJECTID_DELETED		4
+
+/* Fake object Id for summary data */
+#define YAFFS_OBJECTID_SUMMARY		0x10
+
+/* Pseudo object ids for checkpointing */
+#define YAFFS_OBJECTID_CHECKPOINT_DATA	0x20
+#define YAFFS_SEQUENCE_CHECKPOINT_DATA	0x21
+
+#define YAFFS_MAX_SHORT_OP_CACHES	20
+
+#define YAFFS_N_TEMP_BUFFERS		6
+
+/* We limit the number attempts at sucessfully saving a chunk of data.
+ * Small-page devices have 32 pages per block; large-page devices have 64.
+ * Default to something in the order of 5 to 10 blocks worth of chunks.
+ */
+#define YAFFS_WR_ATTEMPTS		(5*64)
+
+/* Sequence numbers are used in YAFFS2 to determine block allocation order.
+ * The range is limited slightly to help distinguish bad numbers from good.
+ * This also allows us to perhaps in the future use special numbers for
+ * special purposes.
+ * EFFFFF00 allows the allocation of 8 blocks/second (~1Mbytes) for 15 years,
+ * and is a larger number than the lifetime of a 2GB device.
+ */
+#define YAFFS_LOWEST_SEQUENCE_NUMBER	0x00001000
+#define YAFFS_HIGHEST_SEQUENCE_NUMBER	0xefffff00
+
+/* Special sequence number for bad block that failed to be marked bad */
+#define YAFFS_SEQUENCE_BAD_BLOCK	0xffff0000
+
+/* ChunkCache is used for short read/write operations.*/
+struct yaffs_cache {
+	struct yaffs_obj *object;
+	int chunk_id;
+	int last_use;
+	int dirty;
+	int n_bytes;		/* Only valid if the cache is dirty */
+	int locked;		/* Can't push out or flush while locked. */
+	u8 *data;
+};
+
+/* yaffs1 tags structures in RAM
+ * NB This uses bitfield. Bitfields should not straddle a u32 boundary
+ * otherwise the structure size will get blown out.
+ */
+
+struct yaffs_tags {
+	u32 chunk_id:20;
+	u32 serial_number:2;
+	u32 n_bytes_lsb:10;
+	u32 obj_id:18;
+	u32 ecc:12;
+	u32 n_bytes_msb:2;
+};
+
+union yaffs_tags_union {
+	struct yaffs_tags as_tags;
+	u8 as_bytes[8];
+};
+
+
+/* Stuff used for extended tags in YAFFS2 */
+
+enum yaffs_ecc_result {
+	YAFFS_ECC_RESULT_UNKNOWN,
+	YAFFS_ECC_RESULT_NO_ERROR,
+	YAFFS_ECC_RESULT_FIXED,
+	YAFFS_ECC_RESULT_UNFIXED
+};
+
+enum yaffs_obj_type {
+	YAFFS_OBJECT_TYPE_UNKNOWN,
+	YAFFS_OBJECT_TYPE_FILE,
+	YAFFS_OBJECT_TYPE_SYMLINK,
+	YAFFS_OBJECT_TYPE_DIRECTORY,
+	YAFFS_OBJECT_TYPE_HARDLINK,
+	YAFFS_OBJECT_TYPE_SPECIAL
+};
+
+#define YAFFS_OBJECT_TYPE_MAX YAFFS_OBJECT_TYPE_SPECIAL
+
+struct yaffs_ext_tags {
+	unsigned chunk_used;	/*  Status of the chunk: used or unused */
+	unsigned obj_id;	/* If 0 this is not used */
+	unsigned chunk_id;	/* If 0 this is a header, else a data chunk */
+	unsigned n_bytes;	/* Only valid for data chunks */
+
+	/* The following stuff only has meaning when we read */
+	enum yaffs_ecc_result ecc_result;
+	unsigned block_bad;
+
+	/* YAFFS 1 stuff */
+	unsigned is_deleted;	/* The chunk is marked deleted */
+	unsigned serial_number;	/* Yaffs1 2-bit serial number */
+
+	/* YAFFS2 stuff */
+	unsigned seq_number;	/* The sequence number of this block */
+
+	/* Extra info if this is an object header (YAFFS2 only) */
+
+	unsigned extra_available;	/* Extra info available if not zero */
+	unsigned extra_parent_id;	/* The parent object */
+	unsigned extra_is_shrink;	/* Is it a shrink header? */
+	unsigned extra_shadows;	/* Does this shadow another object? */
+
+	enum yaffs_obj_type extra_obj_type;	/* What object type? */
+
+	loff_t extra_file_size;		/* Length if it is a file */
+	unsigned extra_equiv_id;	/* Equivalent object for a hard link */
+};
+
+/* Spare structure for YAFFS1 */
+struct yaffs_spare {
+	u8 tb0;
+	u8 tb1;
+	u8 tb2;
+	u8 tb3;
+	u8 page_status;		/* set to 0 to delete the chunk */
+	u8 block_status;
+	u8 tb4;
+	u8 tb5;
+	u8 ecc1[3];
+	u8 tb6;
+	u8 tb7;
+	u8 ecc2[3];
+};
+
+/*Special structure for passing through to mtd */
+struct yaffs_nand_spare {
+	struct yaffs_spare spare;
+	int eccres1;
+	int eccres2;
+};
+
+/* Block data in RAM */
+
+enum yaffs_block_state {
+	YAFFS_BLOCK_STATE_UNKNOWN = 0,
+
+	YAFFS_BLOCK_STATE_SCANNING,
+	/* Being scanned */
+
+	YAFFS_BLOCK_STATE_NEEDS_SCAN,
+	/* The block might have something on it (ie it is allocating or full,
+	 * perhaps empty) but it needs to be scanned to determine its true
+	 * state.
+	 * This state is only valid during scanning.
+	 * NB We tolerate empty because the pre-scanner might be incapable of
+	 * deciding
+	 * However, if this state is returned on a YAFFS2 device,
+	 * then we expect a sequence number
+	 */
+
+	YAFFS_BLOCK_STATE_EMPTY,
+	/* This block is empty */
+
+	YAFFS_BLOCK_STATE_ALLOCATING,
+	/* This block is partially allocated.
+	 * At least one page holds valid data.
+	 * This is the one currently being used for page
+	 * allocation. Should never be more than one of these.
+	 * If a block is only partially allocated at mount it is treated as
+	 * full.
+	 */
+
+	YAFFS_BLOCK_STATE_FULL,
+	/* All the pages in this block have been allocated.
+	 * If a block was only partially allocated when mounted we treat
+	 * it as fully allocated.
+	 */
+
+	YAFFS_BLOCK_STATE_DIRTY,
+	/* The block was full and now all chunks have been deleted.
+	 * Erase me, reuse me.
+	 */
+
+	YAFFS_BLOCK_STATE_CHECKPOINT,
+	/* This block is assigned to holding checkpoint data. */
+
+	YAFFS_BLOCK_STATE_COLLECTING,
+	/* This block is being garbage collected */
+
+	YAFFS_BLOCK_STATE_DEAD
+	    /* This block has failed and is not in use */
+};
+
+#define	YAFFS_NUMBER_OF_BLOCK_STATES (YAFFS_BLOCK_STATE_DEAD + 1)
+
+struct yaffs_block_info {
+
+	s32 soft_del_pages:10;	/* number of soft deleted pages */
+	s32 pages_in_use:10;	/* number of pages in use */
+	u32 block_state:4;	/* One of the above block states. */
+				/* NB use unsigned because enum is sometimes
+				 * an int */
+	u32 needs_retiring:1;	/* Data has failed on this block, */
+				/*need to get valid data off and retire*/
+	u32 skip_erased_check:1;/* Skip the erased check on this block */
+	u32 gc_prioritise:1;	/* An ECC check or blank check has failed.
+				   Block should be prioritised for GC */
+	u32 chunk_error_strikes:3;	/* How many times we've had ecc etc
+				failures on this block and tried to reuse it */
+	u32 has_summary:1;	/* The block has a summary */
+
+	u32 has_shrink_hdr:1;	/* This block has at least one shrink header */
+	u32 seq_number;		/* block sequence number for yaffs2 */
+
+};
+
+/* -------------------------- Object structure -------------------------------*/
+/* This is the object structure as stored on NAND */
+
+struct yaffs_obj_hdr {
+	enum yaffs_obj_type type;
+
+	/* Apply to everything  */
+	int parent_obj_id;
+	u16 sum_no_longer_used;	/* checksum of name. No longer used */
+	YCHAR name[YAFFS_MAX_NAME_LENGTH + 1];
+
+	/* The following apply to all object types except for hard links */
+	u32 yst_mode;		/* protection */
+
+	u32 yst_uid;
+	u32 yst_gid;
+	u32 yst_atime;
+	u32 yst_mtime;
+	u32 yst_ctime;
+
+	/* File size  applies to files only */
+	u32 file_size_low;
+
+	/* Equivalent object id applies to hard links only. */
+	int equiv_id;
+
+	/* Alias is for symlinks only. */
+	YCHAR alias[YAFFS_MAX_ALIAS_LENGTH + 1];
+
+	u32 yst_rdev;	/* stuff for block and char devices (major/min) */
+
+	u32 win_ctime[2];
+	u32 win_atime[2];
+	u32 win_mtime[2];
+
+	u32 inband_shadowed_obj_id;
+	u32 inband_is_shrink;
+
+	u32 file_size_high;
+	u32 reserved[1];
+	int shadows_obj;	/* This object header shadows the
+				specified object if > 0 */
+
+	/* is_shrink applies to object headers written when wemake a hole. */
+	u32 is_shrink;
+
+};
+
+/*--------------------------- Tnode -------------------------- */
+
+struct yaffs_tnode {
+	struct yaffs_tnode *internal[YAFFS_NTNODES_INTERNAL];
+};
+
+/*------------------------  Object -----------------------------*/
+/* An object can be one of:
+ * - a directory (no data, has children links
+ * - a regular file (data.... not prunes :->).
+ * - a symlink [symbolic link] (the alias).
+ * - a hard link
+ */
+
+struct yaffs_file_var {
+	loff_t file_size;
+	loff_t scanned_size;
+	loff_t shrink_size;
+	int top_level;
+	struct yaffs_tnode *top;
+};
+
+struct yaffs_dir_var {
+	struct list_head children;	/* list of child links */
+	struct list_head dirty;	/* Entry for list of dirty directories */
+};
+
+struct yaffs_symlink_var {
+	YCHAR *alias;
+};
+
+struct yaffs_hardlink_var {
+	struct yaffs_obj *equiv_obj;
+	u32 equiv_id;
+};
+
+union yaffs_obj_var {
+	struct yaffs_file_var file_variant;
+	struct yaffs_dir_var dir_variant;
+	struct yaffs_symlink_var symlink_variant;
+	struct yaffs_hardlink_var hardlink_variant;
+};
+
+struct yaffs_obj {
+	u8 deleted:1;		/* This should only apply to unlinked files. */
+	u8 soft_del:1;		/* it has also been soft deleted */
+	u8 unlinked:1;		/* An unlinked file.*/
+	u8 fake:1;		/* A fake object has no presence on NAND. */
+	u8 rename_allowed:1;	/* Some objects cannot be renamed. */
+	u8 unlink_allowed:1;
+	u8 dirty:1;		/* the object needs to be written to flash */
+	u8 valid:1;		/* When the file system is being loaded up, this
+				 * object might be created before the data
+				 * is available
+				 * ie. file data chunks encountered before
+				* the header.
+				 */
+	u8 lazy_loaded:1;	/* This object has been lazy loaded and
+				 * is missing some detail */
+
+	u8 defered_free:1;	/* Object is removed from NAND, but is
+				 * still in the inode cache.
+				 * Free of object is defered.
+				 * until the inode is released.
+				 */
+	u8 being_created:1;	/* This object is still being created
+				 * so skip some verification checks. */
+	u8 is_shadowed:1;	/* This object is shadowed on the way
+				 * to being renamed. */
+
+	u8 xattr_known:1;	/* We know if this has object has xattribs
+				 * or not. */
+	u8 has_xattr:1;		/* This object has xattribs.
+				 * Only valid if xattr_known. */
+
+	u8 serial;		/* serial number of chunk in NAND.*/
+	u16 sum;		/* sum of the name to speed searching */
+
+	struct yaffs_dev *my_dev;	/* The device I'm on */
+
+	struct list_head hash_link;	/* list of objects in hash bucket */
+
+	struct list_head hard_links;	/* hard linked object chain*/
+
+	/* directory structure stuff */
+	/* also used for linking up the free list */
+	struct yaffs_obj *parent;
+	struct list_head siblings;
+
+	/* Where's my object header in NAND? */
+	int hdr_chunk;
+
+	int n_data_chunks;	/* Number of data chunks for this file. */
+
+	u32 obj_id;		/* the object id value */
+
+	u32 yst_mode;
+
+	YCHAR short_name[YAFFS_SHORT_NAME_LENGTH + 1];
+
+#ifdef CONFIG_YAFFS_WINCE
+	u32 win_ctime[2];
+	u32 win_mtime[2];
+	u32 win_atime[2];
+#else
+	u32 yst_uid;
+	u32 yst_gid;
+	u32 yst_atime;
+	u32 yst_mtime;
+	u32 yst_ctime;
+#endif
+
+	u32 yst_rdev;
+
+	void *my_inode;
+
+	enum yaffs_obj_type variant_type;
+
+	union yaffs_obj_var variant;
+
+};
+
+struct yaffs_obj_bucket {
+	struct list_head list;
+	int count;
+};
+
+/* yaffs_checkpt_obj holds the definition of an object as dumped
+ * by checkpointing.
+ */
+
+struct yaffs_checkpt_obj {
+	int struct_type;
+	u32 obj_id;
+	u32 parent_id;
+	int hdr_chunk;
+	enum yaffs_obj_type variant_type:3;
+	u8 deleted:1;
+	u8 soft_del:1;
+	u8 unlinked:1;
+	u8 fake:1;
+	u8 rename_allowed:1;
+	u8 unlink_allowed:1;
+	u8 serial;
+	int n_data_chunks;
+	loff_t size_or_equiv_obj;
+};
+
+/*--------------------- Temporary buffers ----------------
+ *
+ * These are chunk-sized working buffers. Each device has a few.
+ */
+
+struct yaffs_buffer {
+	u8 *buffer;
+	int in_use;
+};
+
+/*----------------- Device ---------------------------------*/
+
+struct yaffs_param {
+	const YCHAR *name;
+
+	/*
+	 * Entry parameters set up way early. Yaffs sets up the rest.
+	 * The structure should be zeroed out before use so that unused
+	 * and default values are zero.
+	 */
+
+	int inband_tags;	/* Use unband tags */
+	u32 total_bytes_per_chunk;	/* Should be >= 512, does not need to
+					 be a power of 2 */
+	int chunks_per_block;	/* does not need to be a power of 2 */
+	int spare_bytes_per_chunk;	/* spare area size */
+	int start_block;	/* Start block we're allowed to use */
+	int end_block;		/* End block we're allowed to use */
+	int n_reserved_blocks;	/* Tuneable so that we can reduce
+				 * reserved blocks on NOR and RAM. */
+
+	int n_caches;		/* If <= 0, then short op caching is disabled,
+				 * else the number of short op caches.
+				 */
+	int cache_bypass_aligned; /* If non-zero then bypass the cache for
+				   * aligned writes.
+				   */
+
+	int use_nand_ecc;	/* Flag to decide whether or not to use
+				 * NAND driver ECC on data (yaffs1) */
+	int tags_9bytes;	/* Use 9 byte tags */
+	int no_tags_ecc;	/* Flag to decide whether or not to do ECC
+				 * on packed tags (yaffs2) */
+
+	int is_yaffs2;		/* Use yaffs2 mode on this device */
+
+	int empty_lost_n_found;	/* Auto-empty lost+found directory on mount */
+
+	int refresh_period;	/* How often to check for a block refresh */
+
+	/* Checkpoint control. Can be set before or after initialisation */
+	u8 skip_checkpt_rd;
+	u8 skip_checkpt_wr;
+
+	int enable_xattr;	/* Enable xattribs */
+
+	int max_objects;	/*
+				 * Set to limit the number of objects created.
+				 * 0 = no limit.
+				*/
+
+	/* The remove_obj_fn function must be supplied by OS flavours that
+	 * need it.
+	 * yaffs direct uses it to implement the faster readdir.
+	 * Linux uses it to protect the directory during unlocking.
+	 */
+	void (*remove_obj_fn) (struct yaffs_obj *obj);
+
+	/* Callback to mark the superblock dirty */
+	void (*sb_dirty_fn) (struct yaffs_dev *dev);
+
+	/*  Callback to control garbage collection. */
+	unsigned (*gc_control_fn) (struct yaffs_dev *dev);
+
+	/* Debug control flags. Don't use unless you know what you're doing */
+	int use_header_file_size;	/* Flag to determine if we should use
+					 * file sizes from the header */
+	int disable_lazy_load;	/* Disable lazy loading on this device */
+	int wide_tnodes_disabled;	/* Set to disable wide tnodes */
+	int disable_soft_del;	/* yaffs 1 only: Set to disable the use of
+				 * softdeletion. */
+
+	int defered_dir_update;	/* Set to defer directory updates */
+
+#ifdef CONFIG_YAFFS_AUTO_UNICODE
+	int auto_unicode;
+#endif
+	int always_check_erased;	/* Force chunk erased check always on */
+
+	int disable_summary;
+	int disable_bad_block_marking;
+
+};
+
+struct yaffs_driver {
+	int (*drv_write_chunk_fn) (struct yaffs_dev *dev, int nand_chunk,
+				   const u8 *data, int data_len,
+				   const u8 *oob, int oob_len);
+	int (*drv_read_chunk_fn) (struct yaffs_dev *dev, int nand_chunk,
+				   u8 *data, int data_len,
+				   u8 *oob, int oob_len,
+				   enum yaffs_ecc_result *ecc_result);
+	int (*drv_erase_fn) (struct yaffs_dev *dev, int block_no);
+	int (*drv_mark_bad_fn) (struct yaffs_dev *dev, int block_no);
+	int (*drv_check_bad_fn) (struct yaffs_dev *dev, int block_no);
+	int (*drv_initialise_fn) (struct yaffs_dev *dev);
+	int (*drv_deinitialise_fn) (struct yaffs_dev *dev);
+};
+
+struct yaffs_tags_handler {
+	int (*write_chunk_tags_fn) (struct yaffs_dev *dev,
+				    int nand_chunk, const u8 *data,
+				    const struct yaffs_ext_tags *tags);
+	int (*read_chunk_tags_fn) (struct yaffs_dev *dev,
+				   int nand_chunk, u8 *data,
+				   struct yaffs_ext_tags *tags);
+
+	int (*query_block_fn) (struct yaffs_dev *dev, int block_no,
+			       enum yaffs_block_state *state,
+			       u32 *seq_number);
+	int (*mark_bad_fn) (struct yaffs_dev *dev, int block_no);
+};
+
+struct yaffs_dev {
+	struct yaffs_param param;
+	struct yaffs_driver drv;
+	struct yaffs_tags_handler tagger;
+
+	/* Context storage. Holds extra OS specific data for this device */
+
+	void *os_context;
+	void *driver_context;
+
+	struct list_head dev_list;
+
+	int ll_init;
+	/* Runtime parameters. Set up by YAFFS. */
+	int data_bytes_per_chunk;
+
+	/* Non-wide tnode stuff */
+	u16 chunk_grp_bits;	/* Number of bits that need to be resolved if
+				 * the tnodes are not wide enough.
+				 */
+	u16 chunk_grp_size;	/* == 2^^chunk_grp_bits */
+
+	/* Stuff to support wide tnodes */
+	u32 tnode_width;
+	u32 tnode_mask;
+	u32 tnode_size;
+
+	/* Stuff for figuring out file offset to chunk conversions */
+	u32 chunk_shift;	/* Shift value */
+	u32 chunk_div;		/* Divisor after shifting: 1 for 2^n sizes */
+	u32 chunk_mask;		/* Mask to use for power-of-2 case */
+
+	int is_mounted;
+	int read_only;
+	int is_checkpointed;
+
+	/* Stuff to support block offsetting to support start block zero */
+	int internal_start_block;
+	int internal_end_block;
+	int block_offset;
+	int chunk_offset;
+
+	/* Runtime checkpointing stuff */
+	int checkpt_page_seq;	/* running sequence number of checkpt pages */
+	int checkpt_byte_count;
+	int checkpt_byte_offs;
+	u8 *checkpt_buffer;
+	int checkpt_open_write;
+	int blocks_in_checkpt;
+	int checkpt_cur_chunk;
+	int checkpt_cur_block;
+	int checkpt_next_block;
+	int *checkpt_block_list;
+	int checkpt_max_blocks;
+	u32 checkpt_sum;
+	u32 checkpt_xor;
+
+	int checkpoint_blocks_required;	/* Number of blocks needed to store
+					 * current checkpoint set */
+
+	/* Block Info */
+	struct yaffs_block_info *block_info;
+	u8 *chunk_bits;		/* bitmap of chunks in use */
+	u8 block_info_alt:1;	/* allocated using alternative alloc */
+	u8 chunk_bits_alt:1;	/* allocated using alternative alloc */
+	int chunk_bit_stride;	/* Number of bytes of chunk_bits per block.
+				 * Must be consistent with chunks_per_block.
+				 */
+
+	int n_erased_blocks;
+	int alloc_block;	/* Current block being allocated off */
+	u32 alloc_page;
+	int alloc_block_finder;	/* Used to search for next allocation block */
+
+	/* Object and Tnode memory management */
+	void *allocator;
+	int n_obj;
+	int n_tnodes;
+
+	int n_hardlinks;
+
+	struct yaffs_obj_bucket obj_bucket[YAFFS_NOBJECT_BUCKETS];
+	u32 bucket_finder;
+
+	int n_free_chunks;
+
+	/* Garbage collection control */
+	u32 *gc_cleanup_list;	/* objects to delete at the end of a GC. */
+	u32 n_clean_ups;
+
+	unsigned has_pending_prioritised_gc;	/* We think this device might
+						have pending prioritised gcs */
+	unsigned gc_disable;
+	unsigned gc_block_finder;
+	unsigned gc_dirtiest;
+	unsigned gc_pages_in_use;
+	unsigned gc_not_done;
+	unsigned gc_block;
+	unsigned gc_chunk;
+	unsigned gc_skip;
+	struct yaffs_summary_tags *gc_sum_tags;
+
+	/* Special directories */
+	struct yaffs_obj *root_dir;
+	struct yaffs_obj *lost_n_found;
+
+	int buffered_block;	/* Which block is buffered here? */
+	int doing_buffered_block_rewrite;
+
+	struct yaffs_cache *cache;
+	int cache_last_use;
+
+	/* Stuff for background deletion and unlinked files. */
+	struct yaffs_obj *unlinked_dir;	/* Directory where unlinked and deleted
+					 files live. */
+	struct yaffs_obj *del_dir;	/* Directory where deleted objects are
+					sent to disappear. */
+	struct yaffs_obj *unlinked_deletion;	/* Current file being
+							background deleted. */
+	int n_deleted_files;	/* Count of files awaiting deletion; */
+	int n_unlinked_files;	/* Count of unlinked files. */
+	int n_bg_deletions;	/* Count of background deletions. */
+
+	/* Temporary buffer management */
+	struct yaffs_buffer temp_buffer[YAFFS_N_TEMP_BUFFERS];
+	int max_temp;
+	int temp_in_use;
+	int unmanaged_buffer_allocs;
+	int unmanaged_buffer_deallocs;
+
+	/* yaffs2 runtime stuff */
+	unsigned seq_number;	/* Sequence number of currently
+					allocating block */
+	unsigned oldest_dirty_seq;
+	unsigned oldest_dirty_block;
+
+	/* Block refreshing */
+	int refresh_skip;	/* A skip down counter.
+				 * Refresh happens when this gets to zero. */
+
+	/* Dirty directory handling */
+	struct list_head dirty_dirs;	/* List of dirty directories */
+
+	/* Summary */
+	int chunks_per_summary;
+	struct yaffs_summary_tags *sum_tags;
+
+	/* Statistics */
+	u32 n_page_writes;
+	u32 n_page_reads;
+	u32 n_erasures;
+	u32 n_bad_queries;
+	u32 n_bad_markings;
+	u32 n_erase_failures;
+	u32 n_gc_copies;
+	u32 all_gcs;
+	u32 passive_gc_count;
+	u32 oldest_dirty_gc_count;
+	u32 n_gc_blocks;
+	u32 bg_gcs;
+	u32 n_retried_writes;
+	u32 n_retired_blocks;
+	u32 n_ecc_fixed;
+	u32 n_ecc_unfixed;
+	u32 n_tags_ecc_fixed;
+	u32 n_tags_ecc_unfixed;
+	u32 n_deletions;
+	u32 n_unmarked_deletions;
+	u32 refresh_count;
+	u32 cache_hits;
+	u32 tags_used;
+	u32 summary_used;
+
+};
+
+/* The CheckpointDevice structure holds the device information that changes
+ *at runtime and must be preserved over unmount/mount cycles.
+ */
+struct yaffs_checkpt_dev {
+	int struct_type;
+	int n_erased_blocks;
+	int alloc_block;	/* Current block being allocated off */
+	u32 alloc_page;
+	int n_free_chunks;
+
+	int n_deleted_files;	/* Count of files awaiting deletion; */
+	int n_unlinked_files;	/* Count of unlinked files. */
+	int n_bg_deletions;	/* Count of background deletions. */
+
+	/* yaffs2 runtime stuff */
+	unsigned seq_number;	/* Sequence number of currently
+				 * allocating block */
+
+};
+
+struct yaffs_checkpt_validity {
+	int struct_type;
+	u32 magic;
+	u32 version;
+	u32 head;
+};
+
+struct yaffs_shadow_fixer {
+	int obj_id;
+	int shadowed_id;
+	struct yaffs_shadow_fixer *next;
+};
+
+/* Structure for doing xattr modifications */
+struct yaffs_xattr_mod {
+	int set;		/* If 0 then this is a deletion */
+	const YCHAR *name;
+	const void *data;
+	int size;
+	int flags;
+	int result;
+};
+
+/*----------------------- YAFFS Functions -----------------------*/
+
+int yaffs_guts_initialise(struct yaffs_dev *dev);
+void yaffs_deinitialise(struct yaffs_dev *dev);
+
+int yaffs_get_n_free_chunks(struct yaffs_dev *dev);
+
+int yaffs_rename_obj(struct yaffs_obj *old_dir, const YCHAR * old_name,
+		     struct yaffs_obj *new_dir, const YCHAR * new_name);
+
+int yaffs_unlinker(struct yaffs_obj *dir, const YCHAR * name);
+int yaffs_del_obj(struct yaffs_obj *obj);
+struct yaffs_obj *yaffs_retype_obj(struct yaffs_obj *obj,
+				   enum yaffs_obj_type type);
+
+
+int yaffs_get_obj_name(struct yaffs_obj *obj, YCHAR * name, int buffer_size);
+loff_t yaffs_get_obj_length(struct yaffs_obj *obj);
+int yaffs_get_obj_inode(struct yaffs_obj *obj);
+unsigned yaffs_get_obj_type(struct yaffs_obj *obj);
+int yaffs_get_obj_link_count(struct yaffs_obj *obj);
+
+/* File operations */
+int yaffs_file_rd(struct yaffs_obj *obj, u8 * buffer, loff_t offset,
+		  int n_bytes);
+int yaffs_wr_file(struct yaffs_obj *obj, const u8 * buffer, loff_t offset,
+		  int n_bytes, int write_trhrough);
+int yaffs_resize_file(struct yaffs_obj *obj, loff_t new_size);
+
+struct yaffs_obj *yaffs_create_file(struct yaffs_obj *parent,
+				    const YCHAR *name, u32 mode, u32 uid,
+				    u32 gid);
+
+int yaffs_flush_file(struct yaffs_obj *in,
+		     int update_time,
+		     int data_sync,
+		     int discard_cache);
+
+/* Flushing and checkpointing */
+void yaffs_flush_whole_cache(struct yaffs_dev *dev, int discard);
+
+int yaffs_checkpoint_save(struct yaffs_dev *dev);
+int yaffs_checkpoint_restore(struct yaffs_dev *dev);
+
+/* Directory operations */
+struct yaffs_obj *yaffs_create_dir(struct yaffs_obj *parent, const YCHAR *name,
+				   u32 mode, u32 uid, u32 gid);
+struct yaffs_obj *yaffs_find_by_name(struct yaffs_obj *the_dir,
+				     const YCHAR *name);
+struct yaffs_obj *yaffs_find_by_number(struct yaffs_dev *dev, u32 number);
+
+/* Link operations */
+struct yaffs_obj *yaffs_link_obj(struct yaffs_obj *parent, const YCHAR *name,
+				 struct yaffs_obj *equiv_obj);
+
+struct yaffs_obj *yaffs_get_equivalent_obj(struct yaffs_obj *obj);
+
+/* Symlink operations */
+struct yaffs_obj *yaffs_create_symlink(struct yaffs_obj *parent,
+				       const YCHAR *name, u32 mode, u32 uid,
+				       u32 gid, const YCHAR *alias);
+YCHAR *yaffs_get_symlink_alias(struct yaffs_obj *obj);
+
+/* Special inodes (fifos, sockets and devices) */
+struct yaffs_obj *yaffs_create_special(struct yaffs_obj *parent,
+				       const YCHAR *name, u32 mode, u32 uid,
+				       u32 gid, u32 rdev);
+
+int yaffs_set_xattrib(struct yaffs_obj *obj, const YCHAR *name,
+		      const void *value, int size, int flags);
+int yaffs_get_xattrib(struct yaffs_obj *obj, const YCHAR *name, void *value,
+		      int size);
+int yaffs_list_xattrib(struct yaffs_obj *obj, char *buffer, int size);
+int yaffs_remove_xattrib(struct yaffs_obj *obj, const YCHAR *name);
+
+/* Special directories */
+struct yaffs_obj *yaffs_root(struct yaffs_dev *dev);
+struct yaffs_obj *yaffs_lost_n_found(struct yaffs_dev *dev);
+
+void yaffs_handle_defered_free(struct yaffs_obj *obj);
+
+void yaffs_update_dirty_dirs(struct yaffs_dev *dev);
+
+int yaffs_bg_gc(struct yaffs_dev *dev, unsigned urgency);
+
+/* Debug dump  */
+int yaffs_dump_obj(struct yaffs_obj *obj);
+
+void yaffs_guts_test(struct yaffs_dev *dev);
+int yaffs_guts_ll_init(struct yaffs_dev *dev);
+
+
+/* A few useful functions to be used within the core files*/
+void yaffs_chunk_del(struct yaffs_dev *dev, int chunk_id, int mark_flash,
+		     int lyn);
+int yaffs_check_ff(u8 *buffer, int n_bytes);
+void yaffs_handle_chunk_error(struct yaffs_dev *dev,
+			      struct yaffs_block_info *bi);
+
+u8 *yaffs_get_temp_buffer(struct yaffs_dev *dev);
+void yaffs_release_temp_buffer(struct yaffs_dev *dev, u8 *buffer);
+
+struct yaffs_obj *yaffs_find_or_create_by_number(struct yaffs_dev *dev,
+						 int number,
+						 enum yaffs_obj_type type);
+int yaffs_put_chunk_in_file(struct yaffs_obj *in, int inode_chunk,
+			    int nand_chunk, int in_scan);
+void yaffs_set_obj_name(struct yaffs_obj *obj, const YCHAR *name);
+void yaffs_set_obj_name_from_oh(struct yaffs_obj *obj,
+				const struct yaffs_obj_hdr *oh);
+void yaffs_add_obj_to_dir(struct yaffs_obj *directory, struct yaffs_obj *obj);
+YCHAR *yaffs_clone_str(const YCHAR *str);
+void yaffs_link_fixup(struct yaffs_dev *dev, struct list_head *hard_list);
+void yaffs_block_became_dirty(struct yaffs_dev *dev, int block_no);
+int yaffs_update_oh(struct yaffs_obj *in, const YCHAR *name,
+		    int force, int is_shrink, int shadows,
+		    struct yaffs_xattr_mod *xop);
+void yaffs_handle_shadowed_obj(struct yaffs_dev *dev, int obj_id,
+			       int backward_scanning);
+int yaffs_check_alloc_available(struct yaffs_dev *dev, int n_chunks);
+struct yaffs_tnode *yaffs_get_tnode(struct yaffs_dev *dev);
+struct yaffs_tnode *yaffs_add_find_tnode_0(struct yaffs_dev *dev,
+					   struct yaffs_file_var *file_struct,
+					   u32 chunk_id,
+					   struct yaffs_tnode *passed_tn);
+
+int yaffs_do_file_wr(struct yaffs_obj *in, const u8 *buffer, loff_t offset,
+		     int n_bytes, int write_trhrough);
+void yaffs_resize_file_down(struct yaffs_obj *obj, loff_t new_size);
+void yaffs_skip_rest_of_block(struct yaffs_dev *dev);
+
+int yaffs_count_free_chunks(struct yaffs_dev *dev);
+
+struct yaffs_tnode *yaffs_find_tnode_0(struct yaffs_dev *dev,
+				       struct yaffs_file_var *file_struct,
+				       u32 chunk_id);
+
+u32 yaffs_get_group_base(struct yaffs_dev *dev, struct yaffs_tnode *tn,
+			 unsigned pos);
+
+int yaffs_is_non_empty_dir(struct yaffs_obj *obj);
+
+int yaffs_guts_format_dev(struct yaffs_dev *dev);
+
+void yaffs_addr_to_chunk(struct yaffs_dev *dev, loff_t addr,
+				int *chunk_out, u32 *offset_out);
+/*
+ * Marshalling functions to get loff_t file sizes into aand out of
+ * object headers.
+ */
+void yaffs_oh_size_load(struct yaffs_obj_hdr *oh, loff_t fsize);
+loff_t yaffs_oh_to_size(struct yaffs_obj_hdr *oh);
+loff_t yaffs_max_file_size(struct yaffs_dev *dev);
+
+/*
+ * Debug function to count number of blocks in each state
+ * NB Needs to be called with correct number of integers
+ */
+
+void yaffs_count_blocks_by_state(struct yaffs_dev *dev, int bs[10]);
+
+int yaffs_find_chunk_in_file(struct yaffs_obj *in, int inode_chunk,
+				    struct yaffs_ext_tags *tags);
+
+#endif
diff --git a/target/linux/generic/files/fs/yaffs2/yaffs_linux.h b/target/linux/generic/files/fs/yaffs2/yaffs_linux.h
new file mode 100644
index 0000000..c20ab14
--- /dev/null
+++ b/target/linux/generic/files/fs/yaffs2/yaffs_linux.h
@@ -0,0 +1,48 @@
+/*
+ * YAFFS: Yet another Flash File System . A NAND-flash specific file system.
+ *
+ * Copyright (C) 2002-2011 Aleph One Ltd.
+ *   for Toby Churchill Ltd and Brightstar Engineering
+ *
+ * Created by Charles Manning <charles@aleph1.co.uk>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU Lesser General Public License version 2.1 as
+ * published by the Free Software Foundation.
+ *
+ * Note: Only YAFFS headers are LGPL, YAFFS C code is covered by GPL.
+ */
+
+#ifndef __YAFFS_LINUX_H__
+#define __YAFFS_LINUX_H__
+
+#include "yportenv.h"
+
+struct yaffs_linux_context {
+	struct list_head context_list;	/* List of these we have mounted */
+	struct yaffs_dev *dev;
+	struct super_block *super;
+	struct task_struct *bg_thread;	/* Background thread for this device */
+	int bg_running;
+	struct mutex gross_lock;	/* Gross locking mutex*/
+	u8 *spare_buffer;	/* For mtdif2 use. Don't know the buffer size
+				 * at compile time so we have to allocate it.
+				 */
+	struct list_head search_contexts;
+	struct task_struct *readdir_process;
+	unsigned mount_id;
+	int dirty;
+};
+
+#define yaffs_dev_to_lc(dev) ((struct yaffs_linux_context *)((dev)->os_context))
+#define yaffs_dev_to_mtd(dev) ((struct mtd_info *)((dev)->driver_context))
+
+#if (LINUX_VERSION_CODE > KERNEL_VERSION(2, 6, 17))
+#define WRITE_SIZE_STR "writesize"
+#define WRITE_SIZE(mtd) ((mtd)->writesize)
+#else
+#define WRITE_SIZE_STR "oobblock"
+#define WRITE_SIZE(mtd) ((mtd)->oobblock)
+#endif
+
+#endif
diff --git a/target/linux/generic/files/fs/yaffs2/yaffs_mtdif.c b/target/linux/generic/files/fs/yaffs2/yaffs_mtdif.c
new file mode 100644
index 0000000..7c01461
--- /dev/null
+++ b/target/linux/generic/files/fs/yaffs2/yaffs_mtdif.c
@@ -0,0 +1,310 @@
+/*
+ * YAFFS: Yet Another Flash File System. A NAND-flash specific file system.
+ *
+ * Copyright (C) 2002-2011 Aleph One Ltd.
+ *   for Toby Churchill Ltd and Brightstar Engineering
+ *
+ * Created by Charles Manning <charles@aleph1.co.uk>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+#include "yportenv.h"
+
+#include "yaffs_mtdif.h"
+
+#include "linux/mtd/mtd.h"
+#include "linux/types.h"
+#include "linux/time.h"
+#include "linux/mtd/nand.h"
+#include "linux/kernel.h"
+#include "linux/version.h"
+#include "linux/types.h"
+#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 14, 0))
+#include "uapi/linux/major.h"
+#endif
+
+#include "yaffs_trace.h"
+#include "yaffs_guts.h"
+#include "yaffs_linux.h"
+
+#if (LINUX_VERSION_CODE < KERNEL_VERSION(3, 2, 0))
+#define MTD_OPS_AUTO_OOB MTD_OOB_AUTO
+#endif
+
+
+#if (LINUX_VERSION_CODE < KERNEL_VERSION(3, 4, 0))
+#define mtd_erase(m, ei) (m)->erase(m, ei)
+#define mtd_write_oob(m, addr, pops) (m)->write_oob(m, addr, pops)
+#define mtd_read_oob(m, addr, pops) (m)->read_oob(m, addr, pops)
+#define mtd_block_isbad(m, offs) (m)->block_isbad(m, offs)
+#define mtd_block_markbad(m, offs) (m)->block_markbad(m, offs)
+#endif
+
+
+
+int nandmtd_erase_block(struct yaffs_dev *dev, int block_no)
+{
+	struct mtd_info *mtd = yaffs_dev_to_mtd(dev);
+	u32 addr =
+	    ((loff_t) block_no) * dev->param.total_bytes_per_chunk *
+	    dev->param.chunks_per_block;
+	struct erase_info ei;
+	int retval = 0;
+
+	ei.mtd = mtd;
+	ei.addr = addr;
+	ei.len = dev->param.total_bytes_per_chunk * dev->param.chunks_per_block;
+	ei.time = 1000;
+	ei.retries = 2;
+	ei.callback = NULL;
+	ei.priv = (u_long) dev;
+
+	retval = mtd_erase(mtd, &ei);
+
+	if (retval == 0)
+		return YAFFS_OK;
+
+	return YAFFS_FAIL;
+}
+
+
+static 	int yaffs_mtd_write(struct yaffs_dev *dev, int nand_chunk,
+				   const u8 *data, int data_len,
+				   const u8 *oob, int oob_len)
+{
+	struct mtd_info *mtd = yaffs_dev_to_mtd(dev);
+	loff_t addr;
+	struct mtd_oob_ops ops;
+	int retval;
+
+	yaffs_trace(YAFFS_TRACE_MTD,
+			"yaffs_mtd_write(%p, %d, %p, %d, %p, %d)\n",
+			dev, nand_chunk, data, data_len, oob, oob_len);
+
+	if (!data || !data_len) {
+		data = NULL;
+		data_len = 0;
+	}
+
+	if (!oob || !oob_len) {
+		oob = NULL;
+		oob_len = 0;
+	}
+
+	addr = ((loff_t) nand_chunk) * dev->param.total_bytes_per_chunk;
+	memset(&ops, 0, sizeof(ops));
+	ops.mode = MTD_OPS_AUTO_OOB;
+	ops.len = (data) ? data_len : 0;
+	ops.ooblen = oob_len;
+	ops.datbuf = (u8 *)data;
+	ops.oobbuf = (u8 *)oob;
+
+	retval = mtd_write_oob(mtd, addr, &ops);
+	if (retval) {
+		yaffs_trace(YAFFS_TRACE_MTD,
+			"write_oob failed, chunk %d, mtd error %d",
+			nand_chunk, retval);
+	}
+	return retval ? YAFFS_FAIL : YAFFS_OK;
+}
+
+static int yaffs_mtd_read(struct yaffs_dev *dev, int nand_chunk,
+				   u8 *data, int data_len,
+				   u8 *oob, int oob_len,
+				   enum yaffs_ecc_result *ecc_result)
+{
+	struct mtd_info *mtd = yaffs_dev_to_mtd(dev);
+	loff_t addr;
+	struct mtd_oob_ops ops;
+	int retval;
+
+	addr = ((loff_t) nand_chunk) * dev->param.total_bytes_per_chunk;
+	memset(&ops, 0, sizeof(ops));
+	ops.mode = MTD_OPS_AUTO_OOB;
+	ops.len = (data) ? data_len : 0;
+	ops.ooblen = oob_len;
+	ops.datbuf = data;
+	ops.oobbuf = oob;
+
+#if (MTD_VERSION_CODE < MTD_VERSION(2, 6, 20))
+	/* In MTD 2.6.18 to 2.6.19 nand_base.c:nand_do_read_oob() has a bug;
+	 * help it out with ops.len = ops.ooblen when ops.datbuf == NULL.
+	 */
+	ops.len = (ops.datbuf) ? ops.len : ops.ooblen;
+#endif
+	/* Read page and oob using MTD.
+	 * Check status and determine ECC result.
+	 */
+	retval = mtd_read_oob(mtd, addr, &ops);
+	if (retval)
+		yaffs_trace(YAFFS_TRACE_MTD,
+			"read_oob failed, chunk %d, mtd error %d",
+			nand_chunk, retval);
+
+	switch (retval) {
+	case 0:
+		/* no error */
+		if(ecc_result)
+			*ecc_result = YAFFS_ECC_RESULT_NO_ERROR;
+		break;
+
+	case -EUCLEAN:
+		/* MTD's ECC fixed the data */
+		if(ecc_result)
+			*ecc_result = YAFFS_ECC_RESULT_FIXED;
+		dev->n_ecc_fixed++;
+		break;
+
+	case -EBADMSG:
+	default:
+		/* MTD's ECC could not fix the data */
+		dev->n_ecc_unfixed++;
+		if(ecc_result)
+			*ecc_result = YAFFS_ECC_RESULT_UNFIXED;
+		return YAFFS_FAIL;
+	}
+
+	return YAFFS_OK;
+}
+
+static 	int yaffs_mtd_erase(struct yaffs_dev *dev, int block_no)
+{
+	struct mtd_info *mtd = yaffs_dev_to_mtd(dev);
+
+	loff_t addr;
+	struct erase_info ei;
+	int retval = 0;
+	u32 block_size;
+
+	block_size = dev->param.total_bytes_per_chunk *
+		     dev->param.chunks_per_block;
+	addr = ((loff_t) block_no) * block_size;
+
+	ei.mtd = mtd;
+	ei.addr = addr;
+	ei.len = block_size;
+	ei.time = 1000;
+	ei.retries = 2;
+	ei.callback = NULL;
+	ei.priv = (u_long) dev;
+
+	retval = mtd_erase(mtd, &ei);
+
+	if (retval == 0)
+		return YAFFS_OK;
+
+	return YAFFS_FAIL;
+}
+
+static int yaffs_mtd_mark_bad(struct yaffs_dev *dev, int block_no)
+{
+	struct mtd_info *mtd = yaffs_dev_to_mtd(dev);
+	int blocksize = dev->param.chunks_per_block * dev->param.total_bytes_per_chunk;
+	int retval;
+
+	yaffs_trace(YAFFS_TRACE_BAD_BLOCKS, "marking block %d bad", block_no);
+
+	retval = mtd_block_markbad(mtd, (loff_t) blocksize * block_no);
+	return (retval) ? YAFFS_FAIL : YAFFS_OK;
+}
+
+static int yaffs_mtd_check_bad(struct yaffs_dev *dev, int block_no)
+{
+	struct mtd_info *mtd = yaffs_dev_to_mtd(dev);
+	int blocksize = dev->param.chunks_per_block * dev->param.total_bytes_per_chunk;
+	int retval;
+
+	yaffs_trace(YAFFS_TRACE_MTD, "checking block %d bad", block_no);
+
+	retval = mtd_block_isbad(mtd, (loff_t) blocksize * block_no);
+	return (retval) ? YAFFS_FAIL : YAFFS_OK;
+}
+
+static int yaffs_mtd_initialise(struct yaffs_dev *dev)
+{
+	return YAFFS_OK;
+}
+
+static int yaffs_mtd_deinitialise(struct yaffs_dev *dev)
+{
+	return YAFFS_OK;
+}
+
+
+void yaffs_mtd_drv_install(struct yaffs_dev *dev)
+{
+	struct yaffs_driver *drv = &dev->drv;
+
+	drv->drv_write_chunk_fn = yaffs_mtd_write;
+	drv->drv_read_chunk_fn = yaffs_mtd_read;
+	drv->drv_erase_fn = yaffs_mtd_erase;
+	drv->drv_mark_bad_fn = yaffs_mtd_mark_bad;
+	drv->drv_check_bad_fn = yaffs_mtd_check_bad;
+	drv->drv_initialise_fn = yaffs_mtd_initialise;
+	drv->drv_deinitialise_fn = yaffs_mtd_deinitialise;
+}
+
+
+struct mtd_info * yaffs_get_mtd_device(dev_t sdev)
+{
+	struct mtd_info *mtd;
+
+	mtd = yaffs_get_mtd_device(sdev);
+
+	/* Check it's an mtd device..... */
+	if (MAJOR(sdev) != MTD_BLOCK_MAJOR)
+		return NULL;	/* This isn't an mtd device */
+
+	/* Check it's NAND */
+	if (mtd->type != MTD_NANDFLASH) {
+		yaffs_trace(YAFFS_TRACE_ALWAYS,
+			"yaffs: MTD device is not NAND it's type %d",
+			mtd->type);
+		return NULL;
+	}
+
+	yaffs_trace(YAFFS_TRACE_OS, " %s %d", WRITE_SIZE_STR, WRITE_SIZE(mtd));
+	yaffs_trace(YAFFS_TRACE_OS, " oobsize %d", mtd->oobsize);
+	yaffs_trace(YAFFS_TRACE_OS, " erasesize %d", mtd->erasesize);
+#if LINUX_VERSION_CODE < KERNEL_VERSION(2, 6, 29)
+	yaffs_trace(YAFFS_TRACE_OS, " size %u", mtd->size);
+#else
+	yaffs_trace(YAFFS_TRACE_OS, " size %lld", mtd->size);
+#endif
+
+	return mtd;
+}
+
+int yaffs_verify_mtd(struct mtd_info *mtd, int yaffs_version, int inband_tags)
+{
+	if (yaffs_version == 2) {
+		if ((WRITE_SIZE(mtd) < YAFFS_MIN_YAFFS2_CHUNK_SIZE ||
+		     mtd->oobsize < YAFFS_MIN_YAFFS2_SPARE_SIZE) &&
+		    !inband_tags) {
+			yaffs_trace(YAFFS_TRACE_ALWAYS,
+				"MTD device does not have the right page sizes"
+			);
+			return -1;
+		}
+	} else {
+		if (WRITE_SIZE(mtd) < YAFFS_BYTES_PER_CHUNK ||
+		    mtd->oobsize != YAFFS_BYTES_PER_SPARE) {
+			yaffs_trace(YAFFS_TRACE_ALWAYS,
+				"MTD device does not support have the right page sizes"
+			);
+			return -1;
+		}
+	}
+
+	return 0;
+}
+
+
+void yaffs_put_mtd_device(struct mtd_info *mtd)
+{
+	if(mtd)
+		put_mtd_device(mtd);
+}
diff --git a/target/linux/generic/files/fs/yaffs2/yaffs_mtdif.h b/target/linux/generic/files/fs/yaffs2/yaffs_mtdif.h
new file mode 100644
index 0000000..9cff224
--- /dev/null
+++ b/target/linux/generic/files/fs/yaffs2/yaffs_mtdif.h
@@ -0,0 +1,25 @@
+/*
+ * YAFFS: Yet another Flash File System . A NAND-flash specific file system.
+ *
+ * Copyright (C) 2002-2011 Aleph One Ltd.
+ *   for Toby Churchill Ltd and Brightstar Engineering
+ *
+ * Created by Charles Manning <charles@aleph1.co.uk>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU Lesser General Public License version 2.1 as
+ * published by the Free Software Foundation.
+ *
+ * Note: Only YAFFS headers are LGPL, YAFFS C code is covered by GPL.
+ */
+
+#ifndef __YAFFS_MTDIF_H__
+#define __YAFFS_MTDIF_H__
+
+#include "yaffs_guts.h"
+
+void yaffs_mtd_drv_install(struct yaffs_dev *dev);
+struct mtd_info * yaffs_get_mtd_device(dev_t sdev);
+void yaffs_put_mtd_device(struct mtd_info *mtd);
+int yaffs_verify_mtd(struct mtd_info *mtd, int yaffs_version, int inband_tags);
+#endif
diff --git a/target/linux/generic/files/fs/yaffs2/yaffs_nameval.c b/target/linux/generic/files/fs/yaffs2/yaffs_nameval.c
new file mode 100644
index 0000000..4bdf4ed
--- /dev/null
+++ b/target/linux/generic/files/fs/yaffs2/yaffs_nameval.c
@@ -0,0 +1,208 @@
+/*
+ * YAFFS: Yet Another Flash File System. A NAND-flash specific file system.
+ *
+ * Copyright (C) 2002-2011 Aleph One Ltd.
+ *   for Toby Churchill Ltd and Brightstar Engineering
+ *
+ * Created by Charles Manning <charles@aleph1.co.uk>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+/*
+ * This simple implementation of a name-value store assumes a small number of
+* values and fits into a small finite buffer.
+ *
+ * Each attribute is stored as a record:
+ *  sizeof(int) bytes   record size.
+ *  strnlen+1 bytes name null terminated.
+ *  nbytes    value.
+ *  ----------
+ *  total size  stored in record size
+ *
+ * This code has not been tested with unicode yet.
+ */
+
+#include "yaffs_nameval.h"
+
+#include "yportenv.h"
+
+static int nval_find(const char *xb, int xb_size, const YCHAR *name,
+		     int *exist_size)
+{
+	int pos = 0;
+	int size;
+
+	memcpy(&size, xb, sizeof(int));
+	while (size > 0 && (size < xb_size) && (pos + size < xb_size)) {
+		if (!strncmp((YCHAR *) (xb + pos + sizeof(int)),
+				name, size)) {
+			if (exist_size)
+				*exist_size = size;
+			return pos;
+		}
+		pos += size;
+		if (pos < xb_size - sizeof(int))
+			memcpy(&size, xb + pos, sizeof(int));
+		else
+			size = 0;
+	}
+	if (exist_size)
+		*exist_size = 0;
+	return -ENODATA;
+}
+
+static int nval_used(const char *xb, int xb_size)
+{
+	int pos = 0;
+	int size;
+
+	memcpy(&size, xb + pos, sizeof(int));
+	while (size > 0 && (size < xb_size) && (pos + size < xb_size)) {
+		pos += size;
+		if (pos < xb_size - sizeof(int))
+			memcpy(&size, xb + pos, sizeof(int));
+		else
+			size = 0;
+	}
+	return pos;
+}
+
+int nval_del(char *xb, int xb_size, const YCHAR *name)
+{
+	int pos = nval_find(xb, xb_size, name, NULL);
+	int size;
+
+	if (pos < 0 || pos >= xb_size)
+		return -ENODATA;
+
+	/* Find size, shift rest over this record,
+	 * then zero out the rest of buffer */
+	memcpy(&size, xb + pos, sizeof(int));
+	memcpy(xb + pos, xb + pos + size, xb_size - (pos + size));
+	memset(xb + (xb_size - size), 0, size);
+	return 0;
+}
+
+int nval_set(char *xb, int xb_size, const YCHAR *name, const char *buf,
+		int bsize, int flags)
+{
+	int pos;
+	int namelen = strnlen(name, xb_size);
+	int reclen;
+	int size_exist = 0;
+	int space;
+	int start;
+
+	pos = nval_find(xb, xb_size, name, &size_exist);
+
+	if (flags & XATTR_CREATE && pos >= 0)
+		return -EEXIST;
+	if (flags & XATTR_REPLACE && pos < 0)
+		return -ENODATA;
+
+	start = nval_used(xb, xb_size);
+	space = xb_size - start + size_exist;
+
+	reclen = (sizeof(int) + namelen + 1 + bsize);
+
+	if (reclen > space)
+		return -ENOSPC;
+
+	if (pos >= 0) {
+		nval_del(xb, xb_size, name);
+		start = nval_used(xb, xb_size);
+	}
+
+	pos = start;
+
+	memcpy(xb + pos, &reclen, sizeof(int));
+	pos += sizeof(int);
+	strncpy((YCHAR *) (xb + pos), name, reclen);
+	pos += (namelen + 1);
+	memcpy(xb + pos, buf, bsize);
+	return 0;
+}
+
+int nval_get(const char *xb, int xb_size, const YCHAR * name, char *buf,
+	     int bsize)
+{
+	int pos = nval_find(xb, xb_size, name, NULL);
+	int size;
+
+	if (pos >= 0 && pos < xb_size) {
+
+		memcpy(&size, xb + pos, sizeof(int));
+		pos += sizeof(int);	/* advance past record length */
+		size -= sizeof(int);
+
+		/* Advance over name string */
+		while (xb[pos] && size > 0 && pos < xb_size) {
+			pos++;
+			size--;
+		}
+		/*Advance over NUL */
+		pos++;
+		size--;
+
+		/* If bsize is zero then this is a size query.
+		 * Return the size, but don't copy.
+		 */
+		if (!bsize)
+			return size;
+
+		if (size <= bsize) {
+			memcpy(buf, xb + pos, size);
+			return size;
+		}
+	}
+	if (pos >= 0)
+		return -ERANGE;
+
+	return -ENODATA;
+}
+
+int nval_list(const char *xb, int xb_size, char *buf, int bsize)
+{
+	int pos = 0;
+	int size;
+	int name_len;
+	int ncopied = 0;
+	int filled = 0;
+
+	memcpy(&size, xb + pos, sizeof(int));
+	while (size > sizeof(int) &&
+		size <= xb_size &&
+		(pos + size) < xb_size &&
+		!filled) {
+		pos += sizeof(int);
+		size -= sizeof(int);
+		name_len = strnlen((YCHAR *) (xb + pos), size);
+		if (ncopied + name_len + 1 < bsize) {
+			memcpy(buf, xb + pos, name_len * sizeof(YCHAR));
+			buf += name_len;
+			*buf = '\0';
+			buf++;
+			if (sizeof(YCHAR) > 1) {
+				*buf = '\0';
+				buf++;
+			}
+			ncopied += (name_len + 1);
+		} else {
+			filled = 1;
+		}
+		pos += size;
+		if (pos < xb_size - sizeof(int))
+			memcpy(&size, xb + pos, sizeof(int));
+		else
+			size = 0;
+	}
+	return ncopied;
+}
+
+int nval_hasvalues(const char *xb, int xb_size)
+{
+	return nval_used(xb, xb_size) > 0;
+}
diff --git a/target/linux/generic/files/fs/yaffs2/yaffs_nameval.h b/target/linux/generic/files/fs/yaffs2/yaffs_nameval.h
new file mode 100644
index 0000000..951e64f
--- /dev/null
+++ b/target/linux/generic/files/fs/yaffs2/yaffs_nameval.h
@@ -0,0 +1,28 @@
+/*
+ * YAFFS: Yet another Flash File System . A NAND-flash specific file system.
+ *
+ * Copyright (C) 2002-2011 Aleph One Ltd.
+ *   for Toby Churchill Ltd and Brightstar Engineering
+ *
+ * Created by Charles Manning <charles@aleph1.co.uk>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU Lesser General Public License version 2.1 as
+ * published by the Free Software Foundation.
+ *
+ * Note: Only YAFFS headers are LGPL, YAFFS C code is covered by GPL.
+ */
+
+#ifndef __NAMEVAL_H__
+#define __NAMEVAL_H__
+
+#include "yportenv.h"
+
+int nval_del(char *xb, int xb_size, const YCHAR * name);
+int nval_set(char *xb, int xb_size, const YCHAR * name, const char *buf,
+	     int bsize, int flags);
+int nval_get(const char *xb, int xb_size, const YCHAR * name, char *buf,
+	     int bsize);
+int nval_list(const char *xb, int xb_size, char *buf, int bsize);
+int nval_hasvalues(const char *xb, int xb_size);
+#endif
diff --git a/target/linux/generic/files/fs/yaffs2/yaffs_nand.c b/target/linux/generic/files/fs/yaffs2/yaffs_nand.c
new file mode 100644
index 0000000..0d8499b
--- /dev/null
+++ b/target/linux/generic/files/fs/yaffs2/yaffs_nand.c
@@ -0,0 +1,122 @@
+/*
+ * YAFFS: Yet Another Flash File System. A NAND-flash specific file system.
+ *
+ * Copyright (C) 2002-2011 Aleph One Ltd.
+ *   for Toby Churchill Ltd and Brightstar Engineering
+ *
+ * Created by Charles Manning <charles@aleph1.co.uk>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+#include "yaffs_nand.h"
+#include "yaffs_tagscompat.h"
+
+#include "yaffs_getblockinfo.h"
+#include "yaffs_summary.h"
+
+static int apply_chunk_offset(struct yaffs_dev *dev, int chunk)
+{
+	return chunk - dev->chunk_offset;
+}
+
+int yaffs_rd_chunk_tags_nand(struct yaffs_dev *dev, int nand_chunk,
+			     u8 *buffer, struct yaffs_ext_tags *tags)
+{
+	int result;
+	struct yaffs_ext_tags local_tags;
+	int flash_chunk = apply_chunk_offset(dev, nand_chunk);
+
+	dev->n_page_reads++;
+
+	/* If there are no tags provided use local tags. */
+	if (!tags)
+		tags = &local_tags;
+
+	result = dev->tagger.read_chunk_tags_fn(dev, flash_chunk, buffer, tags);
+	if (tags && tags->ecc_result > YAFFS_ECC_RESULT_NO_ERROR) {
+
+		struct yaffs_block_info *bi;
+		bi = yaffs_get_block_info(dev,
+					  nand_chunk /
+					  dev->param.chunks_per_block);
+		yaffs_handle_chunk_error(dev, bi);
+	}
+	return result;
+}
+
+int yaffs_wr_chunk_tags_nand(struct yaffs_dev *dev,
+				int nand_chunk,
+				const u8 *buffer, struct yaffs_ext_tags *tags)
+{
+	int result;
+	int flash_chunk = apply_chunk_offset(dev, nand_chunk);
+
+	dev->n_page_writes++;
+
+	if (!tags) {
+		yaffs_trace(YAFFS_TRACE_ERROR, "Writing with no tags");
+		BUG();
+		return YAFFS_FAIL;
+	}
+
+	tags->seq_number = dev->seq_number;
+	tags->chunk_used = 1;
+	yaffs_trace(YAFFS_TRACE_WRITE,
+		"Writing chunk %d tags %d %d",
+		nand_chunk, tags->obj_id, tags->chunk_id);
+
+	result = dev->tagger.write_chunk_tags_fn(dev, flash_chunk,
+							buffer, tags);
+
+	yaffs_summary_add(dev, tags, nand_chunk);
+
+	return result;
+}
+
+int yaffs_mark_bad(struct yaffs_dev *dev, int block_no)
+{
+	block_no -= dev->block_offset;
+	dev->n_bad_markings++;
+
+	if (dev->param.disable_bad_block_marking)
+		return YAFFS_OK;
+
+	return dev->tagger.mark_bad_fn(dev, block_no);
+}
+
+
+int yaffs_query_init_block_state(struct yaffs_dev *dev,
+				 int block_no,
+				 enum yaffs_block_state *state,
+				 u32 *seq_number)
+{
+	block_no -= dev->block_offset;
+	return dev->tagger.query_block_fn(dev, block_no, state, seq_number);
+}
+
+int yaffs_erase_block(struct yaffs_dev *dev, int block_no)
+{
+	int result;
+
+	block_no -= dev->block_offset;
+	dev->n_erasures++;
+	result = dev->drv.drv_erase_fn(dev, block_no);
+	return result;
+}
+
+int yaffs_init_nand(struct yaffs_dev *dev)
+{
+	if (dev->drv.drv_initialise_fn)
+		return dev->drv.drv_initialise_fn(dev);
+	return YAFFS_OK;
+}
+
+int yaffs_deinit_nand(struct yaffs_dev *dev)
+{
+	if (dev->drv.drv_deinitialise_fn)
+		return dev->drv.drv_deinitialise_fn(dev);
+	return YAFFS_OK;
+}
diff --git a/target/linux/generic/files/fs/yaffs2/yaffs_nand.h b/target/linux/generic/files/fs/yaffs2/yaffs_nand.h
new file mode 100644
index 0000000..804e97a
--- /dev/null
+++ b/target/linux/generic/files/fs/yaffs2/yaffs_nand.h
@@ -0,0 +1,39 @@
+/*
+ * YAFFS: Yet another Flash File System . A NAND-flash specific file system.
+ *
+ * Copyright (C) 2002-2011 Aleph One Ltd.
+ *   for Toby Churchill Ltd and Brightstar Engineering
+ *
+ * Created by Charles Manning <charles@aleph1.co.uk>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU Lesser General Public License version 2.1 as
+ * published by the Free Software Foundation.
+ *
+ * Note: Only YAFFS headers are LGPL, YAFFS C code is covered by GPL.
+ */
+
+#ifndef __YAFFS_NAND_H__
+#define __YAFFS_NAND_H__
+#include "yaffs_guts.h"
+
+int yaffs_rd_chunk_tags_nand(struct yaffs_dev *dev, int nand_chunk,
+			     u8 *buffer, struct yaffs_ext_tags *tags);
+
+int yaffs_wr_chunk_tags_nand(struct yaffs_dev *dev,
+			     int nand_chunk,
+			     const u8 *buffer, struct yaffs_ext_tags *tags);
+
+int yaffs_mark_bad(struct yaffs_dev *dev, int block_no);
+
+int yaffs_query_init_block_state(struct yaffs_dev *dev,
+				 int block_no,
+				 enum yaffs_block_state *state,
+				 unsigned *seq_number);
+
+int yaffs_erase_block(struct yaffs_dev *dev, int flash_block);
+
+int yaffs_init_nand(struct yaffs_dev *dev);
+int yaffs_deinit_nand(struct yaffs_dev *dev);
+
+#endif
diff --git a/target/linux/generic/files/fs/yaffs2/yaffs_packedtags1.c b/target/linux/generic/files/fs/yaffs2/yaffs_packedtags1.c
new file mode 100644
index 0000000..dd9a331
--- /dev/null
+++ b/target/linux/generic/files/fs/yaffs2/yaffs_packedtags1.c
@@ -0,0 +1,56 @@
+/*
+ * YAFFS: Yet Another Flash File System. A NAND-flash specific file system.
+ *
+ * Copyright (C) 2002-2011 Aleph One Ltd.
+ *   for Toby Churchill Ltd and Brightstar Engineering
+ *
+ * Created by Charles Manning <charles@aleph1.co.uk>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+#include "yaffs_packedtags1.h"
+#include "yportenv.h"
+
+static const u8 all_ff[20] = {
+	0xff, 0xff, 0xff, 0xff,
+	0xff, 0xff, 0xff, 0xff,
+	0xff, 0xff, 0xff, 0xff,
+	0xff, 0xff, 0xff, 0xff,
+	0xff, 0xff, 0xff, 0xff
+};
+
+void yaffs_pack_tags1(struct yaffs_packed_tags1 *pt,
+		      const struct yaffs_ext_tags *t)
+{
+	pt->chunk_id = t->chunk_id;
+	pt->serial_number = t->serial_number;
+	pt->n_bytes = t->n_bytes;
+	pt->obj_id = t->obj_id;
+	pt->ecc = 0;
+	pt->deleted = (t->is_deleted) ? 0 : 1;
+	pt->unused_stuff = 0;
+	pt->should_be_ff = 0xffffffff;
+}
+
+void yaffs_unpack_tags1(struct yaffs_ext_tags *t,
+			const struct yaffs_packed_tags1 *pt)
+{
+
+	if (memcmp(all_ff, pt, sizeof(struct yaffs_packed_tags1))) {
+		t->block_bad = 0;
+		if (pt->should_be_ff != 0xffffffff)
+			t->block_bad = 1;
+		t->chunk_used = 1;
+		t->obj_id = pt->obj_id;
+		t->chunk_id = pt->chunk_id;
+		t->n_bytes = pt->n_bytes;
+		t->ecc_result = YAFFS_ECC_RESULT_NO_ERROR;
+		t->is_deleted = (pt->deleted) ? 0 : 1;
+		t->serial_number = pt->serial_number;
+	} else {
+		memset(t, 0, sizeof(struct yaffs_ext_tags));
+	}
+}
diff --git a/target/linux/generic/files/fs/yaffs2/yaffs_packedtags1.h b/target/linux/generic/files/fs/yaffs2/yaffs_packedtags1.h
new file mode 100644
index 0000000..3015d58
--- /dev/null
+++ b/target/linux/generic/files/fs/yaffs2/yaffs_packedtags1.h
@@ -0,0 +1,39 @@
+/*
+ * YAFFS: Yet another Flash File System . A NAND-flash specific file system.
+ *
+ * Copyright (C) 2002-2011 Aleph One Ltd.
+ *   for Toby Churchill Ltd and Brightstar Engineering
+ *
+ * Created by Charles Manning <charles@aleph1.co.uk>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU Lesser General Public License version 2.1 as
+ * published by the Free Software Foundation.
+ *
+ * Note: Only YAFFS headers are LGPL, YAFFS C code is covered by GPL.
+ */
+
+/* This is used to pack YAFFS1 tags, not YAFFS2 tags. */
+
+#ifndef __YAFFS_PACKEDTAGS1_H__
+#define __YAFFS_PACKEDTAGS1_H__
+
+#include "yaffs_guts.h"
+
+struct yaffs_packed_tags1 {
+	u32 chunk_id:20;
+	u32 serial_number:2;
+	u32 n_bytes:10;
+	u32 obj_id:18;
+	u32 ecc:12;
+	u32 deleted:1;
+	u32 unused_stuff:1;
+	unsigned should_be_ff;
+
+};
+
+void yaffs_pack_tags1(struct yaffs_packed_tags1 *pt,
+		      const struct yaffs_ext_tags *t);
+void yaffs_unpack_tags1(struct yaffs_ext_tags *t,
+			const struct yaffs_packed_tags1 *pt);
+#endif
diff --git a/target/linux/generic/files/fs/yaffs2/yaffs_packedtags2.c b/target/linux/generic/files/fs/yaffs2/yaffs_packedtags2.c
new file mode 100644
index 0000000..e1d18cc
--- /dev/null
+++ b/target/linux/generic/files/fs/yaffs2/yaffs_packedtags2.c
@@ -0,0 +1,197 @@
+/*
+ * YAFFS: Yet Another Flash File System. A NAND-flash specific file system.
+ *
+ * Copyright (C) 2002-2011 Aleph One Ltd.
+ *   for Toby Churchill Ltd and Brightstar Engineering
+ *
+ * Created by Charles Manning <charles@aleph1.co.uk>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+#include "yaffs_packedtags2.h"
+#include "yportenv.h"
+#include "yaffs_trace.h"
+
+/* This code packs a set of extended tags into a binary structure for
+ * NAND storage
+ */
+
+/* Some of the information is "extra" struff which can be packed in to
+ * speed scanning
+ * This is defined by having the EXTRA_HEADER_INFO_FLAG set.
+ */
+
+/* Extra flags applied to chunk_id */
+
+#define EXTRA_HEADER_INFO_FLAG	0x80000000
+#define EXTRA_SHRINK_FLAG	0x40000000
+#define EXTRA_SHADOWS_FLAG	0x20000000
+#define EXTRA_SPARE_FLAGS	0x10000000
+
+#define ALL_EXTRA_FLAGS		0xf0000000
+
+/* Also, the top 4 bits of the object Id are set to the object type. */
+#define EXTRA_OBJECT_TYPE_SHIFT (28)
+#define EXTRA_OBJECT_TYPE_MASK  ((0x0f) << EXTRA_OBJECT_TYPE_SHIFT)
+
+static void yaffs_dump_packed_tags2_tags_only(
+				const struct yaffs_packed_tags2_tags_only *ptt)
+{
+	yaffs_trace(YAFFS_TRACE_MTD,
+		"packed tags obj %d chunk %d byte %d seq %d",
+		ptt->obj_id, ptt->chunk_id, ptt->n_bytes, ptt->seq_number);
+}
+
+static void yaffs_dump_packed_tags2(const struct yaffs_packed_tags2 *pt)
+{
+	yaffs_dump_packed_tags2_tags_only(&pt->t);
+}
+
+static void yaffs_dump_tags2(const struct yaffs_ext_tags *t)
+{
+	yaffs_trace(YAFFS_TRACE_MTD,
+		"ext.tags eccres %d blkbad %d chused %d obj %d chunk%d byte %d del %d ser %d seq %d",
+		t->ecc_result, t->block_bad, t->chunk_used, t->obj_id,
+		t->chunk_id, t->n_bytes, t->is_deleted, t->serial_number,
+		t->seq_number);
+
+}
+
+static int yaffs_check_tags_extra_packable(const struct yaffs_ext_tags *t)
+{
+	if (t->chunk_id != 0 || !t->extra_available)
+		return 0;
+
+	/* Check if the file size is too long to store */
+	if (t->extra_obj_type == YAFFS_OBJECT_TYPE_FILE &&
+	    (t->extra_file_size >> 31) != 0)
+		return 0;
+	return 1;
+}
+
+void yaffs_pack_tags2_tags_only(struct yaffs_packed_tags2_tags_only *ptt,
+				const struct yaffs_ext_tags *t)
+{
+	ptt->chunk_id = t->chunk_id;
+	ptt->seq_number = t->seq_number;
+	ptt->n_bytes = t->n_bytes;
+	ptt->obj_id = t->obj_id;
+
+	/* Only store extra tags for object headers.
+	 * If it is a file then only store  if the file size is short\
+	 * enough to fit.
+	 */
+	if (yaffs_check_tags_extra_packable(t)) {
+		/* Store the extra header info instead */
+		/* We save the parent object in the chunk_id */
+		ptt->chunk_id = EXTRA_HEADER_INFO_FLAG | t->extra_parent_id;
+		if (t->extra_is_shrink)
+			ptt->chunk_id |= EXTRA_SHRINK_FLAG;
+		if (t->extra_shadows)
+			ptt->chunk_id |= EXTRA_SHADOWS_FLAG;
+
+		ptt->obj_id &= ~EXTRA_OBJECT_TYPE_MASK;
+		ptt->obj_id |= (t->extra_obj_type << EXTRA_OBJECT_TYPE_SHIFT);
+
+		if (t->extra_obj_type == YAFFS_OBJECT_TYPE_HARDLINK)
+			ptt->n_bytes = t->extra_equiv_id;
+		else if (t->extra_obj_type == YAFFS_OBJECT_TYPE_FILE)
+			ptt->n_bytes = (unsigned) t->extra_file_size;
+		else
+			ptt->n_bytes = 0;
+	}
+
+	yaffs_dump_packed_tags2_tags_only(ptt);
+	yaffs_dump_tags2(t);
+}
+
+void yaffs_pack_tags2(struct yaffs_packed_tags2 *pt,
+		      const struct yaffs_ext_tags *t, int tags_ecc)
+{
+	yaffs_pack_tags2_tags_only(&pt->t, t);
+
+	if (tags_ecc)
+		yaffs_ecc_calc_other((unsigned char *)&pt->t,
+				    sizeof(struct yaffs_packed_tags2_tags_only),
+				    &pt->ecc);
+}
+
+void yaffs_unpack_tags2_tags_only(struct yaffs_ext_tags *t,
+				  struct yaffs_packed_tags2_tags_only *ptt)
+{
+	memset(t, 0, sizeof(struct yaffs_ext_tags));
+
+	if (ptt->seq_number == 0xffffffff)
+		return;
+
+	t->block_bad = 0;
+	t->chunk_used = 1;
+	t->obj_id = ptt->obj_id;
+	t->chunk_id = ptt->chunk_id;
+	t->n_bytes = ptt->n_bytes;
+	t->is_deleted = 0;
+	t->serial_number = 0;
+	t->seq_number = ptt->seq_number;
+
+	/* Do extra header info stuff */
+	if (ptt->chunk_id & EXTRA_HEADER_INFO_FLAG) {
+		t->chunk_id = 0;
+		t->n_bytes = 0;
+
+		t->extra_available = 1;
+		t->extra_parent_id = ptt->chunk_id & (~(ALL_EXTRA_FLAGS));
+		t->extra_is_shrink = ptt->chunk_id & EXTRA_SHRINK_FLAG ? 1 : 0;
+		t->extra_shadows = ptt->chunk_id & EXTRA_SHADOWS_FLAG ? 1 : 0;
+		t->extra_obj_type = ptt->obj_id >> EXTRA_OBJECT_TYPE_SHIFT;
+		t->obj_id &= ~EXTRA_OBJECT_TYPE_MASK;
+
+		if (t->extra_obj_type == YAFFS_OBJECT_TYPE_HARDLINK)
+			t->extra_equiv_id = ptt->n_bytes;
+		else
+			t->extra_file_size = ptt->n_bytes;
+	}
+	yaffs_dump_packed_tags2_tags_only(ptt);
+	yaffs_dump_tags2(t);
+}
+
+void yaffs_unpack_tags2(struct yaffs_ext_tags *t, struct yaffs_packed_tags2 *pt,
+			int tags_ecc)
+{
+	enum yaffs_ecc_result ecc_result = YAFFS_ECC_RESULT_NO_ERROR;
+
+	if (pt->t.seq_number != 0xffffffff && tags_ecc) {
+		/* Chunk is in use and we need to do ECC */
+
+		struct yaffs_ecc_other ecc;
+		int result;
+		yaffs_ecc_calc_other((unsigned char *)&pt->t,
+				sizeof(struct yaffs_packed_tags2_tags_only),
+				&ecc);
+		result =
+		    yaffs_ecc_correct_other((unsigned char *)&pt->t,
+				sizeof(struct yaffs_packed_tags2_tags_only),
+				&pt->ecc, &ecc);
+		switch (result) {
+		case 0:
+			ecc_result = YAFFS_ECC_RESULT_NO_ERROR;
+			break;
+		case 1:
+			ecc_result = YAFFS_ECC_RESULT_FIXED;
+			break;
+		case -1:
+			ecc_result = YAFFS_ECC_RESULT_UNFIXED;
+			break;
+		default:
+			ecc_result = YAFFS_ECC_RESULT_UNKNOWN;
+		}
+	}
+	yaffs_unpack_tags2_tags_only(t, &pt->t);
+
+	t->ecc_result = ecc_result;
+
+	yaffs_dump_packed_tags2(pt);
+	yaffs_dump_tags2(t);
+}
diff --git a/target/linux/generic/files/fs/yaffs2/yaffs_packedtags2.h b/target/linux/generic/files/fs/yaffs2/yaffs_packedtags2.h
new file mode 100644
index 0000000..675e719
--- /dev/null
+++ b/target/linux/generic/files/fs/yaffs2/yaffs_packedtags2.h
@@ -0,0 +1,47 @@
+/*
+ * YAFFS: Yet another Flash File System . A NAND-flash specific file system.
+ *
+ * Copyright (C) 2002-2011 Aleph One Ltd.
+ *   for Toby Churchill Ltd and Brightstar Engineering
+ *
+ * Created by Charles Manning <charles@aleph1.co.uk>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU Lesser General Public License version 2.1 as
+ * published by the Free Software Foundation.
+ *
+ * Note: Only YAFFS headers are LGPL, YAFFS C code is covered by GPL.
+ */
+
+/* This is used to pack YAFFS2 tags, not YAFFS1tags. */
+
+#ifndef __YAFFS_PACKEDTAGS2_H__
+#define __YAFFS_PACKEDTAGS2_H__
+
+#include "yaffs_guts.h"
+#include "yaffs_ecc.h"
+
+struct yaffs_packed_tags2_tags_only {
+	unsigned seq_number;
+	unsigned obj_id;
+	unsigned chunk_id;
+	unsigned n_bytes;
+};
+
+struct yaffs_packed_tags2 {
+	struct yaffs_packed_tags2_tags_only t;
+	struct yaffs_ecc_other ecc;
+};
+
+/* Full packed tags with ECC, used for oob tags */
+void yaffs_pack_tags2(struct yaffs_packed_tags2 *pt,
+		      const struct yaffs_ext_tags *t, int tags_ecc);
+void yaffs_unpack_tags2(struct yaffs_ext_tags *t, struct yaffs_packed_tags2 *pt,
+			int tags_ecc);
+
+/* Only the tags part (no ECC for use with inband tags */
+void yaffs_pack_tags2_tags_only(struct yaffs_packed_tags2_tags_only *pt,
+				const struct yaffs_ext_tags *t);
+void yaffs_unpack_tags2_tags_only(struct yaffs_ext_tags *t,
+				  struct yaffs_packed_tags2_tags_only *pt);
+#endif
diff --git a/target/linux/generic/files/fs/yaffs2/yaffs_summary.c b/target/linux/generic/files/fs/yaffs2/yaffs_summary.c
new file mode 100644
index 0000000..3c9e723
--- /dev/null
+++ b/target/linux/generic/files/fs/yaffs2/yaffs_summary.c
@@ -0,0 +1,312 @@
+/*
+ * YAFFS: Yet Another Flash File System. A NAND-flash specific file system.
+ *
+ * Copyright (C) 2002-2011 Aleph One Ltd.
+ *   for Toby Churchill Ltd and Brightstar Engineering
+ *
+ * Created by Charles Manning <charles@aleph1.co.uk>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+/* Summaries write the useful part of the tags for the chunks in a block into an
+ * an array which is written to the last n chunks of the block.
+ * Reading the summaries gives all the tags for the block in one read. Much
+ * faster.
+ *
+ * Chunks holding summaries are marked with tags making it look like
+ * they are part of a fake file.
+ *
+ * The summary could also be used during gc.
+ *
+ */
+
+#include "yaffs_summary.h"
+#include "yaffs_packedtags2.h"
+#include "yaffs_nand.h"
+#include "yaffs_getblockinfo.h"
+#include "yaffs_bitmap.h"
+
+/*
+ * The summary is built up in an array of summary tags.
+ * This gets written to the last one or two (maybe more) chunks in a block.
+ * A summary header is written as the first part of each chunk of summary data.
+ * The summary header must match or the summary is rejected.
+ */
+
+/* Summary tags don't need the sequence number because that is redundant. */
+struct yaffs_summary_tags {
+	unsigned obj_id;
+	unsigned chunk_id;
+	unsigned n_bytes;
+};
+
+/* Summary header */
+struct yaffs_summary_header {
+	unsigned version;	/* Must match current version */
+	unsigned block;		/* Must be this block */
+	unsigned seq;		/* Must be this sequence number */
+	unsigned sum;		/* Just add up all the bytes in the tags */
+};
+
+
+static void yaffs_summary_clear(struct yaffs_dev *dev)
+{
+	if (!dev->sum_tags)
+		return;
+	memset(dev->sum_tags, 0, dev->chunks_per_summary *
+		sizeof(struct yaffs_summary_tags));
+}
+
+
+void yaffs_summary_deinit(struct yaffs_dev *dev)
+{
+	kfree(dev->sum_tags);
+	dev->sum_tags = NULL;
+	kfree(dev->gc_sum_tags);
+	dev->gc_sum_tags = NULL;
+	dev->chunks_per_summary = 0;
+}
+
+int yaffs_summary_init(struct yaffs_dev *dev)
+{
+	int sum_bytes;
+	int chunks_used; /* Number of chunks used by summary */
+	int sum_tags_bytes;
+
+	sum_bytes = dev->param.chunks_per_block *
+			sizeof(struct yaffs_summary_tags);
+
+	chunks_used = (sum_bytes + dev->data_bytes_per_chunk - 1)/
+			(dev->data_bytes_per_chunk -
+				sizeof(struct yaffs_summary_header));
+
+	dev->chunks_per_summary = dev->param.chunks_per_block - chunks_used;
+	sum_tags_bytes = sizeof(struct yaffs_summary_tags) *
+				dev->chunks_per_summary;
+	dev->sum_tags = kmalloc(sum_tags_bytes, GFP_NOFS);
+	dev->gc_sum_tags = kmalloc(sum_tags_bytes, GFP_NOFS);
+	if (!dev->sum_tags || !dev->gc_sum_tags) {
+		yaffs_summary_deinit(dev);
+		return YAFFS_FAIL;
+	}
+
+	yaffs_summary_clear(dev);
+
+	return YAFFS_OK;
+}
+
+static unsigned yaffs_summary_sum(struct yaffs_dev *dev)
+{
+	u8 *sum_buffer = (u8 *)dev->sum_tags;
+	int i;
+	unsigned sum = 0;
+
+	i = sizeof(struct yaffs_summary_tags) *
+				dev->chunks_per_summary;
+	while (i > 0) {
+		sum += *sum_buffer;
+		sum_buffer++;
+		i--;
+	}
+
+	return sum;
+}
+
+static int yaffs_summary_write(struct yaffs_dev *dev, int blk)
+{
+	struct yaffs_ext_tags tags;
+	u8 *buffer;
+	u8 *sum_buffer = (u8 *)dev->sum_tags;
+	int n_bytes;
+	int chunk_in_nand;
+	int chunk_in_block;
+	int result;
+	int this_tx;
+	struct yaffs_summary_header hdr;
+	int sum_bytes_per_chunk = dev->data_bytes_per_chunk - sizeof(hdr);
+	struct yaffs_block_info *bi = yaffs_get_block_info(dev, blk);
+
+	buffer = yaffs_get_temp_buffer(dev);
+	n_bytes = sizeof(struct yaffs_summary_tags) *
+				dev->chunks_per_summary;
+	memset(&tags, 0, sizeof(struct yaffs_ext_tags));
+	tags.obj_id = YAFFS_OBJECTID_SUMMARY;
+	tags.chunk_id = 1;
+	chunk_in_block = dev->chunks_per_summary;
+	chunk_in_nand = dev->alloc_block * dev->param.chunks_per_block +
+						dev->chunks_per_summary;
+	hdr.version = YAFFS_SUMMARY_VERSION;
+	hdr.block = blk;
+	hdr.seq = bi->seq_number;
+	hdr.sum = yaffs_summary_sum(dev);
+
+	do {
+		this_tx = n_bytes;
+		if (this_tx > sum_bytes_per_chunk)
+			this_tx = sum_bytes_per_chunk;
+		memcpy(buffer, &hdr, sizeof(hdr));
+		memcpy(buffer + sizeof(hdr), sum_buffer, this_tx);
+		tags.n_bytes = this_tx + sizeof(hdr);
+		result = yaffs_wr_chunk_tags_nand(dev, chunk_in_nand,
+						buffer, &tags);
+
+		if (result != YAFFS_OK)
+			break;
+		yaffs_set_chunk_bit(dev, blk, chunk_in_block);
+		bi->pages_in_use++;
+		dev->n_free_chunks--;
+
+		n_bytes -= this_tx;
+		sum_buffer += this_tx;
+		chunk_in_nand++;
+		chunk_in_block++;
+		tags.chunk_id++;
+	} while (result == YAFFS_OK && n_bytes > 0);
+	yaffs_release_temp_buffer(dev, buffer);
+
+
+	if (result == YAFFS_OK)
+		bi->has_summary = 1;
+
+
+	return result;
+}
+
+int yaffs_summary_read(struct yaffs_dev *dev,
+			struct yaffs_summary_tags *st,
+			int blk)
+{
+	struct yaffs_ext_tags tags;
+	u8 *buffer;
+	u8 *sum_buffer = (u8 *)st;
+	int n_bytes;
+	int chunk_id;
+	int chunk_in_nand;
+	int chunk_in_block;
+	int result;
+	int this_tx;
+	struct yaffs_summary_header hdr;
+	struct yaffs_block_info *bi = yaffs_get_block_info(dev, blk);
+	int sum_bytes_per_chunk = dev->data_bytes_per_chunk - sizeof(hdr);
+	int sum_tags_bytes;
+
+	sum_tags_bytes = sizeof(struct yaffs_summary_tags) *
+				dev->chunks_per_summary;
+	buffer = yaffs_get_temp_buffer(dev);
+	n_bytes = sizeof(struct yaffs_summary_tags) * dev->chunks_per_summary;
+	chunk_in_block = dev->chunks_per_summary;
+	chunk_in_nand = blk * dev->param.chunks_per_block +
+							dev->chunks_per_summary;
+	chunk_id = 1;
+	do {
+		this_tx = n_bytes;
+		if (this_tx > sum_bytes_per_chunk)
+			this_tx = sum_bytes_per_chunk;
+		result = yaffs_rd_chunk_tags_nand(dev, chunk_in_nand,
+						buffer, &tags);
+
+		if (tags.chunk_id != chunk_id ||
+			tags.obj_id != YAFFS_OBJECTID_SUMMARY ||
+			tags.chunk_used == 0 ||
+			tags.ecc_result > YAFFS_ECC_RESULT_FIXED ||
+			tags.n_bytes != (this_tx + sizeof(hdr)))
+				result = YAFFS_FAIL;
+		if (result != YAFFS_OK)
+			break;
+
+		if (st == dev->sum_tags) {
+			/* If we're scanning then update the block info */
+			yaffs_set_chunk_bit(dev, blk, chunk_in_block);
+			bi->pages_in_use++;
+		}
+		memcpy(&hdr, buffer, sizeof(hdr));
+		memcpy(sum_buffer, buffer + sizeof(hdr), this_tx);
+		n_bytes -= this_tx;
+		sum_buffer += this_tx;
+		chunk_in_nand++;
+		chunk_in_block++;
+		chunk_id++;
+	} while (result == YAFFS_OK && n_bytes > 0);
+	yaffs_release_temp_buffer(dev, buffer);
+
+	if (result == YAFFS_OK) {
+		/* Verify header */
+		if (hdr.version != YAFFS_SUMMARY_VERSION ||
+		    hdr.seq != bi->seq_number ||
+		    hdr.sum != yaffs_summary_sum(dev))
+			result = YAFFS_FAIL;
+	}
+
+	if (st == dev->sum_tags && result == YAFFS_OK)
+		bi->has_summary = 1;
+
+	return result;
+}
+
+int yaffs_summary_add(struct yaffs_dev *dev,
+			struct yaffs_ext_tags *tags,
+			int chunk_in_nand)
+{
+	struct yaffs_packed_tags2_tags_only tags_only;
+	struct yaffs_summary_tags *sum_tags;
+	int block_in_nand = chunk_in_nand / dev->param.chunks_per_block;
+	int chunk_in_block = chunk_in_nand % dev->param.chunks_per_block;
+
+	if (!dev->sum_tags)
+		return YAFFS_OK;
+
+	if (chunk_in_block >= 0 && chunk_in_block < dev->chunks_per_summary) {
+		yaffs_pack_tags2_tags_only(&tags_only, tags);
+		sum_tags = &dev->sum_tags[chunk_in_block];
+		sum_tags->chunk_id = tags_only.chunk_id;
+		sum_tags->n_bytes = tags_only.n_bytes;
+		sum_tags->obj_id = tags_only.obj_id;
+
+		if (chunk_in_block == dev->chunks_per_summary - 1) {
+			/* Time to write out the summary */
+			yaffs_summary_write(dev, block_in_nand);
+			yaffs_summary_clear(dev);
+			yaffs_skip_rest_of_block(dev);
+		}
+	}
+	return YAFFS_OK;
+}
+
+int yaffs_summary_fetch(struct yaffs_dev *dev,
+			struct yaffs_ext_tags *tags,
+			int chunk_in_block)
+{
+	struct yaffs_packed_tags2_tags_only tags_only;
+	struct yaffs_summary_tags *sum_tags;
+	if (chunk_in_block >= 0 && chunk_in_block < dev->chunks_per_summary) {
+		sum_tags = &dev->sum_tags[chunk_in_block];
+		tags_only.chunk_id = sum_tags->chunk_id;
+		tags_only.n_bytes = sum_tags->n_bytes;
+		tags_only.obj_id = sum_tags->obj_id;
+		yaffs_unpack_tags2_tags_only(tags, &tags_only);
+		return YAFFS_OK;
+	}
+	return YAFFS_FAIL;
+}
+
+void yaffs_summary_gc(struct yaffs_dev *dev, int blk)
+{
+	struct yaffs_block_info *bi = yaffs_get_block_info(dev, blk);
+	int i;
+
+	if (!bi->has_summary)
+		return;
+
+	for (i = dev->chunks_per_summary;
+	     i < dev->param.chunks_per_block;
+	     i++) {
+		if (yaffs_check_chunk_bit(dev, blk, i)) {
+			yaffs_clear_chunk_bit(dev, blk, i);
+			bi->pages_in_use--;
+			dev->n_free_chunks++;
+		}
+	}
+}
diff --git a/target/linux/generic/files/fs/yaffs2/yaffs_summary.h b/target/linux/generic/files/fs/yaffs2/yaffs_summary.h
new file mode 100644
index 0000000..be141d0
--- /dev/null
+++ b/target/linux/generic/files/fs/yaffs2/yaffs_summary.h
@@ -0,0 +1,37 @@
+/*
+ * YAFFS: Yet another Flash File System . A NAND-flash specific file system.
+ *
+ * Copyright (C) 2002-2011 Aleph One Ltd.
+ *   for Toby Churchill Ltd and Brightstar Engineering
+ *
+ * Created by Charles Manning <charles@aleph1.co.uk>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU Lesser General Public License version 2.1 as
+ * published by the Free Software Foundation.
+ *
+ * Note: Only YAFFS headers are LGPL, YAFFS C code is covered by GPL.
+ */
+
+#ifndef __YAFFS_SUMMARY_H__
+#define __YAFFS_SUMMARY_H__
+
+#include "yaffs_packedtags2.h"
+
+
+int yaffs_summary_init(struct yaffs_dev *dev);
+void yaffs_summary_deinit(struct yaffs_dev *dev);
+
+int yaffs_summary_add(struct yaffs_dev *dev,
+			struct yaffs_ext_tags *tags,
+			int chunk_in_block);
+int yaffs_summary_fetch(struct yaffs_dev *dev,
+			struct yaffs_ext_tags *tags,
+			int chunk_in_block);
+int yaffs_summary_read(struct yaffs_dev *dev,
+			struct yaffs_summary_tags *st,
+			int blk);
+void yaffs_summary_gc(struct yaffs_dev *dev, int blk);
+
+
+#endif
diff --git a/target/linux/generic/files/fs/yaffs2/yaffs_tagscompat.c b/target/linux/generic/files/fs/yaffs2/yaffs_tagscompat.c
new file mode 100644
index 0000000..092430b
--- /dev/null
+++ b/target/linux/generic/files/fs/yaffs2/yaffs_tagscompat.c
@@ -0,0 +1,381 @@
+/*
+ * YAFFS: Yet Another Flash File System. A NAND-flash specific file system.
+ *
+ * Copyright (C) 2002-2011 Aleph One Ltd.
+ *   for Toby Churchill Ltd and Brightstar Engineering
+ *
+ * Created by Charles Manning <charles@aleph1.co.uk>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+#include "yaffs_guts.h"
+#include "yaffs_tagscompat.h"
+#include "yaffs_ecc.h"
+#include "yaffs_getblockinfo.h"
+#include "yaffs_trace.h"
+
+static void yaffs_handle_rd_data_error(struct yaffs_dev *dev, int nand_chunk);
+
+
+/********** Tags ECC calculations  *********/
+
+
+void yaffs_calc_tags_ecc(struct yaffs_tags *tags)
+{
+	/* Calculate an ecc */
+	unsigned char *b = ((union yaffs_tags_union *)tags)->as_bytes;
+	unsigned i, j;
+	unsigned ecc = 0;
+	unsigned bit = 0;
+
+	tags->ecc = 0;
+
+	for (i = 0; i < 8; i++) {
+		for (j = 1; j & 0xff; j <<= 1) {
+			bit++;
+			if (b[i] & j)
+				ecc ^= bit;
+		}
+	}
+	tags->ecc = ecc;
+}
+
+int yaffs_check_tags_ecc(struct yaffs_tags *tags)
+{
+	unsigned ecc = tags->ecc;
+
+	yaffs_calc_tags_ecc(tags);
+
+	ecc ^= tags->ecc;
+
+	if (ecc && ecc <= 64) {
+		/* TODO: Handle the failure better. Retire? */
+		unsigned char *b = ((union yaffs_tags_union *)tags)->as_bytes;
+
+		ecc--;
+
+		b[ecc / 8] ^= (1 << (ecc & 7));
+
+		/* Now recvalc the ecc */
+		yaffs_calc_tags_ecc(tags);
+
+		return 1;	/* recovered error */
+	} else if (ecc) {
+		/* Wierd ecc failure value */
+		/* TODO Need to do somethiong here */
+		return -1;	/* unrecovered error */
+	}
+	return 0;
+}
+
+/********** Tags **********/
+
+static void yaffs_load_tags_to_spare(struct yaffs_spare *spare_ptr,
+				     struct yaffs_tags *tags_ptr)
+{
+	union yaffs_tags_union *tu = (union yaffs_tags_union *)tags_ptr;
+
+	yaffs_calc_tags_ecc(tags_ptr);
+
+	spare_ptr->tb0 = tu->as_bytes[0];
+	spare_ptr->tb1 = tu->as_bytes[1];
+	spare_ptr->tb2 = tu->as_bytes[2];
+	spare_ptr->tb3 = tu->as_bytes[3];
+	spare_ptr->tb4 = tu->as_bytes[4];
+	spare_ptr->tb5 = tu->as_bytes[5];
+	spare_ptr->tb6 = tu->as_bytes[6];
+	spare_ptr->tb7 = tu->as_bytes[7];
+}
+
+static void yaffs_get_tags_from_spare(struct yaffs_dev *dev,
+				      struct yaffs_spare *spare_ptr,
+				      struct yaffs_tags *tags_ptr)
+{
+	union yaffs_tags_union *tu = (union yaffs_tags_union *)tags_ptr;
+	int result;
+
+	tu->as_bytes[0] = spare_ptr->tb0;
+	tu->as_bytes[1] = spare_ptr->tb1;
+	tu->as_bytes[2] = spare_ptr->tb2;
+	tu->as_bytes[3] = spare_ptr->tb3;
+	tu->as_bytes[4] = spare_ptr->tb4;
+	tu->as_bytes[5] = spare_ptr->tb5;
+	tu->as_bytes[6] = spare_ptr->tb6;
+	tu->as_bytes[7] = spare_ptr->tb7;
+
+	result = yaffs_check_tags_ecc(tags_ptr);
+	if (result > 0)
+		dev->n_tags_ecc_fixed++;
+	else if (result < 0)
+		dev->n_tags_ecc_unfixed++;
+}
+
+static void yaffs_spare_init(struct yaffs_spare *spare)
+{
+	memset(spare, 0xff, sizeof(struct yaffs_spare));
+}
+
+static int yaffs_wr_nand(struct yaffs_dev *dev,
+			 int nand_chunk, const u8 *data,
+			 struct yaffs_spare *spare)
+{
+	int data_size = dev->data_bytes_per_chunk;
+
+	return dev->drv.drv_write_chunk_fn(dev, nand_chunk,
+				data, data_size,
+				(u8 *) spare, sizeof(*spare));
+}
+
+static int yaffs_rd_chunk_nand(struct yaffs_dev *dev,
+			       int nand_chunk,
+			       u8 *data,
+			       struct yaffs_spare *spare,
+			       enum yaffs_ecc_result *ecc_result,
+			       int correct_errors)
+{
+	int ret_val;
+	struct yaffs_spare local_spare;
+	int data_size;
+	int spare_size;
+	int ecc_result1, ecc_result2;
+	u8 calc_ecc[3];
+
+	if (!spare) {
+		/* If we don't have a real spare, then we use a local one. */
+		/* Need this for the calculation of the ecc */
+		spare = &local_spare;
+	}
+	data_size = dev->data_bytes_per_chunk;
+	spare_size = sizeof(struct yaffs_spare);
+
+	if (dev->param.use_nand_ecc)
+		return dev->drv.drv_read_chunk_fn(dev, nand_chunk,
+						data, data_size,
+						(u8 *) spare, spare_size,
+						ecc_result);
+
+
+	/* Handle the ECC at this level. */
+
+	ret_val = dev->drv.drv_read_chunk_fn(dev, nand_chunk,
+						 data, data_size,
+						 (u8 *)spare, spare_size,
+						NULL);
+	if (!data || !correct_errors)
+		return ret_val;
+
+	/* Do ECC correction if needed. */
+	yaffs_ecc_calc(data, calc_ecc);
+	ecc_result1 = yaffs_ecc_correct(data, spare->ecc1, calc_ecc);
+	yaffs_ecc_calc(&data[256], calc_ecc);
+	ecc_result2 = yaffs_ecc_correct(&data[256], spare->ecc2, calc_ecc);
+
+	if (ecc_result1 > 0) {
+		yaffs_trace(YAFFS_TRACE_ERROR,
+			"**>>yaffs ecc error fix performed on chunk %d:0",
+			nand_chunk);
+		dev->n_ecc_fixed++;
+	} else if (ecc_result1 < 0) {
+		yaffs_trace(YAFFS_TRACE_ERROR,
+			"**>>yaffs ecc error unfixed on chunk %d:0",
+			nand_chunk);
+		dev->n_ecc_unfixed++;
+	}
+
+	if (ecc_result2 > 0) {
+		yaffs_trace(YAFFS_TRACE_ERROR,
+			"**>>yaffs ecc error fix performed on chunk %d:1",
+			nand_chunk);
+		dev->n_ecc_fixed++;
+	} else if (ecc_result2 < 0) {
+		yaffs_trace(YAFFS_TRACE_ERROR,
+			"**>>yaffs ecc error unfixed on chunk %d:1",
+			nand_chunk);
+		dev->n_ecc_unfixed++;
+	}
+
+	if (ecc_result1 || ecc_result2) {
+		/* We had a data problem on this page */
+		yaffs_handle_rd_data_error(dev, nand_chunk);
+	}
+
+	if (ecc_result1 < 0 || ecc_result2 < 0)
+		*ecc_result = YAFFS_ECC_RESULT_UNFIXED;
+	else if (ecc_result1 > 0 || ecc_result2 > 0)
+		*ecc_result = YAFFS_ECC_RESULT_FIXED;
+	else
+		*ecc_result = YAFFS_ECC_RESULT_NO_ERROR;
+
+	return ret_val;
+}
+
+/*
+ * Functions for robustisizing
+ */
+
+static void yaffs_handle_rd_data_error(struct yaffs_dev *dev, int nand_chunk)
+{
+	int flash_block = nand_chunk / dev->param.chunks_per_block;
+
+	/* Mark the block for retirement */
+	yaffs_get_block_info(dev, flash_block + dev->block_offset)->
+		needs_retiring = 1;
+	yaffs_trace(YAFFS_TRACE_ERROR | YAFFS_TRACE_BAD_BLOCKS,
+		"**>>Block %d marked for retirement",
+		flash_block);
+
+	/* TODO:
+	 * Just do a garbage collection on the affected block
+	 * then retire the block
+	 * NB recursion
+	 */
+}
+
+static int yaffs_tags_compat_wr(struct yaffs_dev *dev,
+			 int nand_chunk,
+			 const u8 *data, const struct yaffs_ext_tags *ext_tags)
+{
+	struct yaffs_spare spare;
+	struct yaffs_tags tags;
+
+	yaffs_spare_init(&spare);
+
+	if (ext_tags->is_deleted)
+		spare.page_status = 0;
+	else {
+		tags.obj_id = ext_tags->obj_id;
+		tags.chunk_id = ext_tags->chunk_id;
+
+		tags.n_bytes_lsb = ext_tags->n_bytes & (1024 - 1);
+
+		if (dev->data_bytes_per_chunk >= 1024)
+			tags.n_bytes_msb = (ext_tags->n_bytes >> 10) & 3;
+		else
+			tags.n_bytes_msb = 3;
+
+		tags.serial_number = ext_tags->serial_number;
+
+		if (!dev->param.use_nand_ecc && data) {
+			yaffs_ecc_calc(data, spare.ecc1);
+			yaffs_ecc_calc(&data[256], spare.ecc2);
+		}
+
+		yaffs_load_tags_to_spare(&spare, &tags);
+	}
+	return yaffs_wr_nand(dev, nand_chunk, data, &spare);
+}
+
+static int yaffs_tags_compat_rd(struct yaffs_dev *dev,
+			 int nand_chunk,
+			 u8 *data, struct yaffs_ext_tags *ext_tags)
+{
+	struct yaffs_spare spare;
+	struct yaffs_tags tags;
+	enum yaffs_ecc_result ecc_result = YAFFS_ECC_RESULT_UNKNOWN;
+	static struct yaffs_spare spare_ff;
+	static int init;
+	int deleted;
+
+	if (!init) {
+		memset(&spare_ff, 0xff, sizeof(spare_ff));
+		init = 1;
+	}
+
+	if (!yaffs_rd_chunk_nand(dev, nand_chunk,
+					data, &spare, &ecc_result, 1))
+		return YAFFS_FAIL;
+
+	/* ext_tags may be NULL */
+	if (!ext_tags)
+		return YAFFS_OK;
+
+	deleted = (hweight8(spare.page_status) < 7) ? 1 : 0;
+
+	ext_tags->is_deleted = deleted;
+	ext_tags->ecc_result = ecc_result;
+	ext_tags->block_bad = 0;	/* We're reading it */
+	/* therefore it is not a bad block */
+	ext_tags->chunk_used =
+		memcmp(&spare_ff, &spare, sizeof(spare_ff)) ? 1 : 0;
+
+	if (ext_tags->chunk_used) {
+		yaffs_get_tags_from_spare(dev, &spare, &tags);
+		ext_tags->obj_id = tags.obj_id;
+		ext_tags->chunk_id = tags.chunk_id;
+		ext_tags->n_bytes = tags.n_bytes_lsb;
+
+		if (dev->data_bytes_per_chunk >= 1024)
+			ext_tags->n_bytes |=
+				(((unsigned)tags.n_bytes_msb) << 10);
+
+		ext_tags->serial_number = tags.serial_number;
+	}
+
+	return YAFFS_OK;
+}
+
+static int yaffs_tags_compat_mark_bad(struct yaffs_dev *dev, int flash_block)
+{
+	struct yaffs_spare spare;
+
+	memset(&spare, 0xff, sizeof(struct yaffs_spare));
+
+	spare.block_status = 'Y';
+
+	yaffs_wr_nand(dev, flash_block * dev->param.chunks_per_block, NULL,
+		      &spare);
+	yaffs_wr_nand(dev, flash_block * dev->param.chunks_per_block + 1,
+		      NULL, &spare);
+
+	return YAFFS_OK;
+}
+
+static int yaffs_tags_compat_query_block(struct yaffs_dev *dev,
+				  int block_no,
+				  enum yaffs_block_state *state,
+				  u32 *seq_number)
+{
+	struct yaffs_spare spare0, spare1;
+	static struct yaffs_spare spare_ff;
+	static int init;
+	enum yaffs_ecc_result dummy;
+
+	if (!init) {
+		memset(&spare_ff, 0xff, sizeof(spare_ff));
+		init = 1;
+	}
+
+	*seq_number = 0;
+
+	/* Look for bad block markers in the first two chunks */
+	yaffs_rd_chunk_nand(dev, block_no * dev->param.chunks_per_block,
+			    NULL, &spare0, &dummy, 0);
+	yaffs_rd_chunk_nand(dev, block_no * dev->param.chunks_per_block + 1,
+			    NULL, &spare1, &dummy, 0);
+
+	if (hweight8(spare0.block_status & spare1.block_status) < 7)
+		*state = YAFFS_BLOCK_STATE_DEAD;
+	else if (memcmp(&spare_ff, &spare0, sizeof(spare_ff)) == 0)
+		*state = YAFFS_BLOCK_STATE_EMPTY;
+	else
+		*state = YAFFS_BLOCK_STATE_NEEDS_SCAN;
+
+	return YAFFS_OK;
+}
+
+void yaffs_tags_compat_install(struct yaffs_dev *dev)
+{
+	if(dev->param.is_yaffs2)
+		return;
+	if(!dev->tagger.write_chunk_tags_fn)
+		dev->tagger.write_chunk_tags_fn = yaffs_tags_compat_wr;
+	if(!dev->tagger.read_chunk_tags_fn)
+		dev->tagger.read_chunk_tags_fn = yaffs_tags_compat_rd;
+	if(!dev->tagger.query_block_fn)
+		dev->tagger.query_block_fn = yaffs_tags_compat_query_block;
+	if(!dev->tagger.mark_bad_fn)
+		dev->tagger.mark_bad_fn = yaffs_tags_compat_mark_bad;
+}
diff --git a/target/linux/generic/files/fs/yaffs2/yaffs_tagscompat.h b/target/linux/generic/files/fs/yaffs2/yaffs_tagscompat.h
new file mode 100644
index 0000000..92d298a
--- /dev/null
+++ b/target/linux/generic/files/fs/yaffs2/yaffs_tagscompat.h
@@ -0,0 +1,44 @@
+/*
+ * YAFFS: Yet another Flash File System . A NAND-flash specific file system.
+ *
+ * Copyright (C) 2002-2011 Aleph One Ltd.
+ *   for Toby Churchill Ltd and Brightstar Engineering
+ *
+ * Created by Charles Manning <charles@aleph1.co.uk>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU Lesser General Public License version 2.1 as
+ * published by the Free Software Foundation.
+ *
+ * Note: Only YAFFS headers are LGPL, YAFFS C code is covered by GPL.
+ */
+
+#ifndef __YAFFS_TAGSCOMPAT_H__
+#define __YAFFS_TAGSCOMPAT_H__
+
+
+#include "yaffs_guts.h"
+
+#if 0
+
+
+int yaffs_tags_compat_wr(struct yaffs_dev *dev,
+			 int nand_chunk,
+			 const u8 *data, const struct yaffs_ext_tags *tags);
+int yaffs_tags_compat_rd(struct yaffs_dev *dev,
+			 int nand_chunk,
+			 u8 *data, struct yaffs_ext_tags *tags);
+int yaffs_tags_compat_mark_bad(struct yaffs_dev *dev, int block_no);
+int yaffs_tags_compat_query_block(struct yaffs_dev *dev,
+				  int block_no,
+				  enum yaffs_block_state *state,
+				  u32 *seq_number);
+
+#endif
+
+
+void yaffs_tags_compat_install(struct yaffs_dev *dev);
+void yaffs_calc_tags_ecc(struct yaffs_tags *tags);
+int yaffs_check_tags_ecc(struct yaffs_tags *tags);
+
+#endif
diff --git a/target/linux/generic/files/fs/yaffs2/yaffs_tagsmarshall.c b/target/linux/generic/files/fs/yaffs2/yaffs_tagsmarshall.c
new file mode 100644
index 0000000..44a83b1
--- /dev/null
+++ b/target/linux/generic/files/fs/yaffs2/yaffs_tagsmarshall.c
@@ -0,0 +1,199 @@
+/*
+ * YAFFS: Yet Another Flash File System. A NAND-flash specific file system.
+ *
+ * Copyright (C) 2002-2011 Aleph One Ltd.
+ *   for Toby Churchill Ltd and Brightstar Engineering
+ *
+ * Created by Charles Manning <charles@aleph1.co.uk>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+#include "yaffs_guts.h"
+#include "yaffs_trace.h"
+#include "yaffs_packedtags2.h"
+
+static int yaffs_tags_marshall_write(struct yaffs_dev *dev,
+				    int nand_chunk, const u8 *data,
+				    const struct yaffs_ext_tags *tags)
+{
+	struct yaffs_packed_tags2 pt;
+	int retval;
+
+	int packed_tags_size =
+	    dev->param.no_tags_ecc ? sizeof(pt.t) : sizeof(pt);
+	void *packed_tags_ptr =
+	    dev->param.no_tags_ecc ? (void *)&pt.t : (void *)&pt;
+
+	yaffs_trace(YAFFS_TRACE_MTD,
+		"yaffs_tags_marshall_write chunk %d data %p tags %p",
+		nand_chunk, data, tags);
+
+	/* For yaffs2 writing there must be both data and tags.
+	 * If we're using inband tags, then the tags are stuffed into
+	 * the end of the data buffer.
+	 */
+	if (!data || !tags)
+		BUG();
+	else if (dev->param.inband_tags) {
+		struct yaffs_packed_tags2_tags_only *pt2tp;
+		pt2tp =
+		    (struct yaffs_packed_tags2_tags_only *)(data +
+							dev->
+							data_bytes_per_chunk);
+		yaffs_pack_tags2_tags_only(pt2tp, tags);
+	} else {
+		yaffs_pack_tags2(&pt, tags, !dev->param.no_tags_ecc);
+	}
+
+	retval = dev->drv.drv_write_chunk_fn(dev, nand_chunk,
+			data, dev->param.total_bytes_per_chunk,
+			(dev->param.inband_tags) ? NULL : packed_tags_ptr,
+			(dev->param.inband_tags) ? 0 : packed_tags_size);
+
+	return retval;
+}
+
+static int yaffs_tags_marshall_read(struct yaffs_dev *dev,
+				   int nand_chunk, u8 *data,
+				   struct yaffs_ext_tags *tags)
+{
+	int retval = 0;
+	int local_data = 0;
+	u8 spare_buffer[100];
+	enum yaffs_ecc_result ecc_result;
+
+	struct yaffs_packed_tags2 pt;
+
+	int packed_tags_size =
+	    dev->param.no_tags_ecc ? sizeof(pt.t) : sizeof(pt);
+	void *packed_tags_ptr =
+	    dev->param.no_tags_ecc ? (void *)&pt.t : (void *)&pt;
+
+	yaffs_trace(YAFFS_TRACE_MTD,
+		"yaffs_tags_marshall_read chunk %d data %p tags %p",
+		nand_chunk, data, tags);
+
+	if (dev->param.inband_tags) {
+		if (!data) {
+			local_data = 1;
+			data = yaffs_get_temp_buffer(dev);
+		}
+	}
+
+	if (dev->param.inband_tags || (data && !tags))
+		retval = dev->drv.drv_read_chunk_fn(dev, nand_chunk,
+					data, dev->param.total_bytes_per_chunk,
+					NULL, 0,
+					&ecc_result);
+	else if (tags)
+		retval = dev->drv.drv_read_chunk_fn(dev, nand_chunk,
+					data, dev->param.total_bytes_per_chunk,
+					spare_buffer, packed_tags_size,
+					&ecc_result);
+	else
+		BUG();
+
+
+	if (dev->param.inband_tags) {
+		if (tags) {
+			struct yaffs_packed_tags2_tags_only *pt2tp;
+			pt2tp =
+				(struct yaffs_packed_tags2_tags_only *)
+				&data[dev->data_bytes_per_chunk];
+			yaffs_unpack_tags2_tags_only(tags, pt2tp);
+		}
+	} else if (tags) {
+		memcpy(packed_tags_ptr, spare_buffer, packed_tags_size);
+		yaffs_unpack_tags2(tags, &pt, !dev->param.no_tags_ecc);
+	}
+
+	if (local_data)
+		yaffs_release_temp_buffer(dev, data);
+
+	if (tags && ecc_result == YAFFS_ECC_RESULT_UNFIXED) {
+		tags->ecc_result = YAFFS_ECC_RESULT_UNFIXED;
+		dev->n_ecc_unfixed++;
+	}
+
+	if (tags && ecc_result == -YAFFS_ECC_RESULT_FIXED) {
+		if (tags->ecc_result <= YAFFS_ECC_RESULT_NO_ERROR)
+			tags->ecc_result = YAFFS_ECC_RESULT_FIXED;
+		dev->n_ecc_fixed++;
+	}
+
+	if (ecc_result < YAFFS_ECC_RESULT_UNFIXED)
+		return YAFFS_OK;
+	else
+		return YAFFS_FAIL;
+}
+
+static int yaffs_tags_marshall_query_block(struct yaffs_dev *dev, int block_no,
+			       enum yaffs_block_state *state,
+			       u32 *seq_number)
+{
+	int retval;
+
+	yaffs_trace(YAFFS_TRACE_MTD, "yaffs_tags_marshall_query_block %d",
+			block_no);
+
+	retval = dev->drv.drv_check_bad_fn(dev, block_no);
+
+	if (retval== YAFFS_FAIL) {
+		yaffs_trace(YAFFS_TRACE_MTD, "block is bad");
+
+		*state = YAFFS_BLOCK_STATE_DEAD;
+		*seq_number = 0;
+	} else {
+		struct yaffs_ext_tags t;
+
+		yaffs_tags_marshall_read(dev,
+				    block_no * dev->param.chunks_per_block,
+				    NULL, &t);
+
+		if (t.chunk_used) {
+			*seq_number = t.seq_number;
+			*state = YAFFS_BLOCK_STATE_NEEDS_SCAN;
+		} else {
+			*seq_number = 0;
+			*state = YAFFS_BLOCK_STATE_EMPTY;
+		}
+	}
+
+	yaffs_trace(YAFFS_TRACE_MTD,
+		"block query returns  seq %d state %d",
+		*seq_number, *state);
+
+	if (retval == 0)
+		return YAFFS_OK;
+	else
+		return YAFFS_FAIL;
+}
+
+static int yaffs_tags_marshall_mark_bad(struct yaffs_dev *dev, int block_no)
+{
+	return dev->drv.drv_mark_bad_fn(dev, block_no);
+
+}
+
+
+void yaffs_tags_marshall_install(struct yaffs_dev *dev)
+{
+	if (!dev->param.is_yaffs2)
+		return;
+
+	if (!dev->tagger.write_chunk_tags_fn)
+		dev->tagger.write_chunk_tags_fn = yaffs_tags_marshall_write;
+
+	if (!dev->tagger.read_chunk_tags_fn)
+		dev->tagger.read_chunk_tags_fn = yaffs_tags_marshall_read;
+
+	if (!dev->tagger.query_block_fn)
+		dev->tagger.query_block_fn = yaffs_tags_marshall_query_block;
+
+	if (!dev->tagger.mark_bad_fn)
+		dev->tagger.mark_bad_fn = yaffs_tags_marshall_mark_bad;
+
+}
diff --git a/target/linux/generic/files/fs/yaffs2/yaffs_tagsmarshall.h b/target/linux/generic/files/fs/yaffs2/yaffs_tagsmarshall.h
new file mode 100644
index 0000000..bf3e68a
--- /dev/null
+++ b/target/linux/generic/files/fs/yaffs2/yaffs_tagsmarshall.h
@@ -0,0 +1,22 @@
+/*
+ * YAFFS: Yet another Flash File System . A NAND-flash specific file system.
+ *
+ * Copyright (C) 2002-2011 Aleph One Ltd.
+ *   for Toby Churchill Ltd and Brightstar Engineering
+ *
+ * Created by Charles Manning <charles@aleph1.co.uk>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU Lesser General Public License version 2.1 as
+ * published by the Free Software Foundation.
+ *
+ * Note: Only YAFFS headers are LGPL, YAFFS C code is covered by GPL.
+ */
+
+#ifndef __YAFFS_TAGSMARSHALL_H__
+#define __YAFFS_TAGSMARSHALL_H__
+
+#include "yaffs_guts.h"
+void yaffs_tags_marshall_install(struct yaffs_dev *dev);
+
+#endif
diff --git a/target/linux/generic/files/fs/yaffs2/yaffs_trace.h b/target/linux/generic/files/fs/yaffs2/yaffs_trace.h
new file mode 100644
index 0000000..fd26054
--- /dev/null
+++ b/target/linux/generic/files/fs/yaffs2/yaffs_trace.h
@@ -0,0 +1,57 @@
+/*
+ * YAFFS: Yet another Flash File System . A NAND-flash specific file system.
+ *
+ * Copyright (C) 2002-2011 Aleph One Ltd.
+ *   for Toby Churchill Ltd and Brightstar Engineering
+ *
+ * Created by Charles Manning <charles@aleph1.co.uk>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU Lesser General Public License version 2.1 as
+ * published by the Free Software Foundation.
+ *
+ * Note: Only YAFFS headers are LGPL, YAFFS C code is covered by GPL.
+ */
+
+#ifndef __YTRACE_H__
+#define __YTRACE_H__
+
+extern unsigned int yaffs_trace_mask;
+extern unsigned int yaffs_wr_attempts;
+
+/*
+ * Tracing flags.
+ * The flags masked in YAFFS_TRACE_ALWAYS are always traced.
+ */
+
+#define YAFFS_TRACE_OS			0x00000002
+#define YAFFS_TRACE_ALLOCATE		0x00000004
+#define YAFFS_TRACE_SCAN		0x00000008
+#define YAFFS_TRACE_BAD_BLOCKS		0x00000010
+#define YAFFS_TRACE_ERASE		0x00000020
+#define YAFFS_TRACE_GC			0x00000040
+#define YAFFS_TRACE_WRITE		0x00000080
+#define YAFFS_TRACE_TRACING		0x00000100
+#define YAFFS_TRACE_DELETION		0x00000200
+#define YAFFS_TRACE_BUFFERS		0x00000400
+#define YAFFS_TRACE_NANDACCESS		0x00000800
+#define YAFFS_TRACE_GC_DETAIL		0x00001000
+#define YAFFS_TRACE_SCAN_DEBUG		0x00002000
+#define YAFFS_TRACE_MTD			0x00004000
+#define YAFFS_TRACE_CHECKPOINT		0x00008000
+
+#define YAFFS_TRACE_VERIFY		0x00010000
+#define YAFFS_TRACE_VERIFY_NAND		0x00020000
+#define YAFFS_TRACE_VERIFY_FULL		0x00040000
+#define YAFFS_TRACE_VERIFY_ALL		0x000f0000
+
+#define YAFFS_TRACE_SYNC		0x00100000
+#define YAFFS_TRACE_BACKGROUND		0x00200000
+#define YAFFS_TRACE_LOCK		0x00400000
+#define YAFFS_TRACE_MOUNT		0x00800000
+
+#define YAFFS_TRACE_ERROR		0x40000000
+#define YAFFS_TRACE_BUG			0x80000000
+#define YAFFS_TRACE_ALWAYS		0xf0000000
+
+#endif
diff --git a/target/linux/generic/files/fs/yaffs2/yaffs_verify.c b/target/linux/generic/files/fs/yaffs2/yaffs_verify.c
new file mode 100644
index 0000000..e8f2f0a
--- /dev/null
+++ b/target/linux/generic/files/fs/yaffs2/yaffs_verify.c
@@ -0,0 +1,529 @@
+/*
+ * YAFFS: Yet Another Flash File System. A NAND-flash specific file system.
+ *
+ * Copyright (C) 2002-2011 Aleph One Ltd.
+ *   for Toby Churchill Ltd and Brightstar Engineering
+ *
+ * Created by Charles Manning <charles@aleph1.co.uk>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+#include "yaffs_verify.h"
+#include "yaffs_trace.h"
+#include "yaffs_bitmap.h"
+#include "yaffs_getblockinfo.h"
+#include "yaffs_nand.h"
+
+int yaffs_skip_verification(struct yaffs_dev *dev)
+{
+	(void) dev;
+	return !(yaffs_trace_mask &
+		 (YAFFS_TRACE_VERIFY | YAFFS_TRACE_VERIFY_FULL));
+}
+
+static int yaffs_skip_full_verification(struct yaffs_dev *dev)
+{
+	(void) dev;
+	return !(yaffs_trace_mask & (YAFFS_TRACE_VERIFY_FULL));
+}
+
+static int yaffs_skip_nand_verification(struct yaffs_dev *dev)
+{
+	(void) dev;
+	return !(yaffs_trace_mask & (YAFFS_TRACE_VERIFY_NAND));
+}
+
+static const char * const block_state_name[] = {
+	"Unknown",
+	"Needs scan",
+	"Scanning",
+	"Empty",
+	"Allocating",
+	"Full",
+	"Dirty",
+	"Checkpoint",
+	"Collecting",
+	"Dead"
+};
+
+void yaffs_verify_blk(struct yaffs_dev *dev, struct yaffs_block_info *bi, int n)
+{
+	int actually_used;
+	int in_use;
+
+	if (yaffs_skip_verification(dev))
+		return;
+
+	/* Report illegal runtime states */
+	if (bi->block_state >= YAFFS_NUMBER_OF_BLOCK_STATES)
+		yaffs_trace(YAFFS_TRACE_VERIFY,
+			"Block %d has undefined state %d",
+			n, bi->block_state);
+
+	switch (bi->block_state) {
+	case YAFFS_BLOCK_STATE_UNKNOWN:
+	case YAFFS_BLOCK_STATE_SCANNING:
+	case YAFFS_BLOCK_STATE_NEEDS_SCAN:
+		yaffs_trace(YAFFS_TRACE_VERIFY,
+			"Block %d has bad run-state %s",
+			n, block_state_name[bi->block_state]);
+	}
+
+	/* Check pages in use and soft deletions are legal */
+
+	actually_used = bi->pages_in_use - bi->soft_del_pages;
+
+	if (bi->pages_in_use < 0 ||
+	    bi->pages_in_use > dev->param.chunks_per_block ||
+	    bi->soft_del_pages < 0 ||
+	    bi->soft_del_pages > dev->param.chunks_per_block ||
+	    actually_used < 0 || actually_used > dev->param.chunks_per_block)
+		yaffs_trace(YAFFS_TRACE_VERIFY,
+			"Block %d has illegal values pages_in_used %d soft_del_pages %d",
+			n, bi->pages_in_use, bi->soft_del_pages);
+
+	/* Check chunk bitmap legal */
+	in_use = yaffs_count_chunk_bits(dev, n);
+	if (in_use != bi->pages_in_use)
+		yaffs_trace(YAFFS_TRACE_VERIFY,
+			"Block %d has inconsistent values pages_in_use %d counted chunk bits %d",
+			n, bi->pages_in_use, in_use);
+}
+
+void yaffs_verify_collected_blk(struct yaffs_dev *dev,
+				struct yaffs_block_info *bi, int n)
+{
+	yaffs_verify_blk(dev, bi, n);
+
+	/* After collection the block should be in the erased state */
+
+	if (bi->block_state != YAFFS_BLOCK_STATE_COLLECTING &&
+	    bi->block_state != YAFFS_BLOCK_STATE_EMPTY) {
+		yaffs_trace(YAFFS_TRACE_ERROR,
+			"Block %d is in state %d after gc, should be erased",
+			n, bi->block_state);
+	}
+}
+
+void yaffs_verify_blocks(struct yaffs_dev *dev)
+{
+	int i;
+	int state_count[YAFFS_NUMBER_OF_BLOCK_STATES];
+	int illegal_states = 0;
+
+	if (yaffs_skip_verification(dev))
+		return;
+
+	memset(state_count, 0, sizeof(state_count));
+
+	for (i = dev->internal_start_block; i <= dev->internal_end_block; i++) {
+		struct yaffs_block_info *bi = yaffs_get_block_info(dev, i);
+		yaffs_verify_blk(dev, bi, i);
+
+		if (bi->block_state < YAFFS_NUMBER_OF_BLOCK_STATES)
+			state_count[bi->block_state]++;
+		else
+			illegal_states++;
+	}
+
+	yaffs_trace(YAFFS_TRACE_VERIFY,	"Block summary");
+
+	yaffs_trace(YAFFS_TRACE_VERIFY,
+		"%d blocks have illegal states",
+		illegal_states);
+	if (state_count[YAFFS_BLOCK_STATE_ALLOCATING] > 1)
+		yaffs_trace(YAFFS_TRACE_VERIFY,
+			"Too many allocating blocks");
+
+	for (i = 0; i < YAFFS_NUMBER_OF_BLOCK_STATES; i++)
+		yaffs_trace(YAFFS_TRACE_VERIFY,
+			"%s %d blocks",
+			block_state_name[i], state_count[i]);
+
+	if (dev->blocks_in_checkpt != state_count[YAFFS_BLOCK_STATE_CHECKPOINT])
+		yaffs_trace(YAFFS_TRACE_VERIFY,
+			"Checkpoint block count wrong dev %d count %d",
+			dev->blocks_in_checkpt,
+			state_count[YAFFS_BLOCK_STATE_CHECKPOINT]);
+
+	if (dev->n_erased_blocks != state_count[YAFFS_BLOCK_STATE_EMPTY])
+		yaffs_trace(YAFFS_TRACE_VERIFY,
+			"Erased block count wrong dev %d count %d",
+			dev->n_erased_blocks,
+			state_count[YAFFS_BLOCK_STATE_EMPTY]);
+
+	if (state_count[YAFFS_BLOCK_STATE_COLLECTING] > 1)
+		yaffs_trace(YAFFS_TRACE_VERIFY,
+			"Too many collecting blocks %d (max is 1)",
+			state_count[YAFFS_BLOCK_STATE_COLLECTING]);
+}
+
+/*
+ * Verify the object header. oh must be valid, but obj and tags may be NULL in
+ * which case those tests will not be performed.
+ */
+void yaffs_verify_oh(struct yaffs_obj *obj, struct yaffs_obj_hdr *oh,
+		     struct yaffs_ext_tags *tags, int parent_check)
+{
+	if (obj && yaffs_skip_verification(obj->my_dev))
+		return;
+
+	if (!(tags && obj && oh)) {
+		yaffs_trace(YAFFS_TRACE_VERIFY,
+			"Verifying object header tags %p obj %p oh %p",
+			tags, obj, oh);
+		return;
+	}
+
+	if (oh->type <= YAFFS_OBJECT_TYPE_UNKNOWN ||
+	    oh->type > YAFFS_OBJECT_TYPE_MAX)
+		yaffs_trace(YAFFS_TRACE_VERIFY,
+			"Obj %d header type is illegal value 0x%x",
+			tags->obj_id, oh->type);
+
+	if (tags->obj_id != obj->obj_id)
+		yaffs_trace(YAFFS_TRACE_VERIFY,
+			"Obj %d header mismatch obj_id %d",
+			tags->obj_id, obj->obj_id);
+
+	/*
+	 * Check that the object's parent ids match if parent_check requested.
+	 *
+	 * Tests do not apply to the root object.
+	 */
+
+	if (parent_check && tags->obj_id > 1 && !obj->parent)
+		yaffs_trace(YAFFS_TRACE_VERIFY,
+			"Obj %d header mismatch parent_id %d obj->parent is NULL",
+			tags->obj_id, oh->parent_obj_id);
+
+	if (parent_check && obj->parent &&
+	    oh->parent_obj_id != obj->parent->obj_id &&
+	    (oh->parent_obj_id != YAFFS_OBJECTID_UNLINKED ||
+	     obj->parent->obj_id != YAFFS_OBJECTID_DELETED))
+		yaffs_trace(YAFFS_TRACE_VERIFY,
+			"Obj %d header mismatch parent_id %d parent_obj_id %d",
+			tags->obj_id, oh->parent_obj_id,
+			obj->parent->obj_id);
+
+	if (tags->obj_id > 1 && oh->name[0] == 0)	/* Null name */
+		yaffs_trace(YAFFS_TRACE_VERIFY,
+			"Obj %d header name is NULL",
+			obj->obj_id);
+
+	if (tags->obj_id > 1 && ((u8) (oh->name[0])) == 0xff)	/* Junk name */
+		yaffs_trace(YAFFS_TRACE_VERIFY,
+			"Obj %d header name is 0xff",
+			obj->obj_id);
+}
+
+void yaffs_verify_file(struct yaffs_obj *obj)
+{
+	u32 x;
+	int required_depth;
+	int actual_depth;
+	int last_chunk;
+	u32 offset_in_chunk;
+	u32 the_chunk;
+
+	u32 i;
+	struct yaffs_dev *dev;
+	struct yaffs_ext_tags tags;
+	struct yaffs_tnode *tn;
+	u32 obj_id;
+
+	if (!obj)
+		return;
+
+	if (yaffs_skip_verification(obj->my_dev))
+		return;
+
+	dev = obj->my_dev;
+	obj_id = obj->obj_id;
+
+
+	/* Check file size is consistent with tnode depth */
+	yaffs_addr_to_chunk(dev, obj->variant.file_variant.file_size,
+				&last_chunk, &offset_in_chunk);
+	last_chunk++;
+	x = last_chunk >> YAFFS_TNODES_LEVEL0_BITS;
+	required_depth = 0;
+	while (x > 0) {
+		x >>= YAFFS_TNODES_INTERNAL_BITS;
+		required_depth++;
+	}
+
+	actual_depth = obj->variant.file_variant.top_level;
+
+	/* Check that the chunks in the tnode tree are all correct.
+	 * We do this by scanning through the tnode tree and
+	 * checking the tags for every chunk match.
+	 */
+
+	if (yaffs_skip_nand_verification(dev))
+		return;
+
+	for (i = 1; i <= last_chunk; i++) {
+		tn = yaffs_find_tnode_0(dev, &obj->variant.file_variant, i);
+
+		if (!tn)
+			continue;
+
+		the_chunk = yaffs_get_group_base(dev, tn, i);
+		if (the_chunk > 0) {
+			yaffs_rd_chunk_tags_nand(dev, the_chunk, NULL,
+						 &tags);
+			if (tags.obj_id != obj_id || tags.chunk_id != i)
+				yaffs_trace(YAFFS_TRACE_VERIFY,
+					"Object %d chunk_id %d NAND mismatch chunk %d tags (%d:%d)",
+					obj_id, i, the_chunk,
+					tags.obj_id, tags.chunk_id);
+		}
+	}
+}
+
+void yaffs_verify_link(struct yaffs_obj *obj)
+{
+	if (obj && yaffs_skip_verification(obj->my_dev))
+		return;
+
+	/* Verify sane equivalent object */
+}
+
+void yaffs_verify_symlink(struct yaffs_obj *obj)
+{
+	if (obj && yaffs_skip_verification(obj->my_dev))
+		return;
+
+	/* Verify symlink string */
+}
+
+void yaffs_verify_special(struct yaffs_obj *obj)
+{
+	if (obj && yaffs_skip_verification(obj->my_dev))
+		return;
+}
+
+void yaffs_verify_obj(struct yaffs_obj *obj)
+{
+	struct yaffs_dev *dev;
+	u32 chunk_min;
+	u32 chunk_max;
+	u32 chunk_id_ok;
+	u32 chunk_in_range;
+	u32 chunk_wrongly_deleted;
+	u32 chunk_valid;
+
+	if (!obj)
+		return;
+
+	if (obj->being_created)
+		return;
+
+	dev = obj->my_dev;
+
+	if (yaffs_skip_verification(dev))
+		return;
+
+	/* Check sane object header chunk */
+
+	chunk_min = dev->internal_start_block * dev->param.chunks_per_block;
+	chunk_max =
+	    (dev->internal_end_block + 1) * dev->param.chunks_per_block - 1;
+
+	chunk_in_range = (((unsigned)(obj->hdr_chunk)) >= chunk_min &&
+			  ((unsigned)(obj->hdr_chunk)) <= chunk_max);
+	chunk_id_ok = chunk_in_range || (obj->hdr_chunk == 0);
+	chunk_valid = chunk_in_range &&
+	    yaffs_check_chunk_bit(dev,
+				  obj->hdr_chunk / dev->param.chunks_per_block,
+				  obj->hdr_chunk % dev->param.chunks_per_block);
+	chunk_wrongly_deleted = chunk_in_range && !chunk_valid;
+
+	if (!obj->fake && (!chunk_id_ok || chunk_wrongly_deleted))
+		yaffs_trace(YAFFS_TRACE_VERIFY,
+			"Obj %d has chunk_id %d %s %s",
+			obj->obj_id, obj->hdr_chunk,
+			chunk_id_ok ? "" : ",out of range",
+			chunk_wrongly_deleted ? ",marked as deleted" : "");
+
+	if (chunk_valid && !yaffs_skip_nand_verification(dev)) {
+		struct yaffs_ext_tags tags;
+		struct yaffs_obj_hdr *oh;
+		u8 *buffer = yaffs_get_temp_buffer(dev);
+
+		oh = (struct yaffs_obj_hdr *)buffer;
+
+		yaffs_rd_chunk_tags_nand(dev, obj->hdr_chunk, buffer, &tags);
+
+		yaffs_verify_oh(obj, oh, &tags, 1);
+
+		yaffs_release_temp_buffer(dev, buffer);
+	}
+
+	/* Verify it has a parent */
+	if (obj && !obj->fake && (!obj->parent || obj->parent->my_dev != dev)) {
+		yaffs_trace(YAFFS_TRACE_VERIFY,
+			"Obj %d has parent pointer %p which does not look like an object",
+			obj->obj_id, obj->parent);
+	}
+
+	/* Verify parent is a directory */
+	if (obj->parent &&
+	    obj->parent->variant_type != YAFFS_OBJECT_TYPE_DIRECTORY) {
+		yaffs_trace(YAFFS_TRACE_VERIFY,
+			"Obj %d's parent is not a directory (type %d)",
+			obj->obj_id, obj->parent->variant_type);
+	}
+
+	switch (obj->variant_type) {
+	case YAFFS_OBJECT_TYPE_FILE:
+		yaffs_verify_file(obj);
+		break;
+	case YAFFS_OBJECT_TYPE_SYMLINK:
+		yaffs_verify_symlink(obj);
+		break;
+	case YAFFS_OBJECT_TYPE_DIRECTORY:
+		yaffs_verify_dir(obj);
+		break;
+	case YAFFS_OBJECT_TYPE_HARDLINK:
+		yaffs_verify_link(obj);
+		break;
+	case YAFFS_OBJECT_TYPE_SPECIAL:
+		yaffs_verify_special(obj);
+		break;
+	case YAFFS_OBJECT_TYPE_UNKNOWN:
+	default:
+		yaffs_trace(YAFFS_TRACE_VERIFY,
+			"Obj %d has illegaltype %d",
+		   obj->obj_id, obj->variant_type);
+		break;
+	}
+}
+
+void yaffs_verify_objects(struct yaffs_dev *dev)
+{
+	struct yaffs_obj *obj;
+	int i;
+	struct list_head *lh;
+
+	if (yaffs_skip_verification(dev))
+		return;
+
+	/* Iterate through the objects in each hash entry */
+
+	for (i = 0; i < YAFFS_NOBJECT_BUCKETS; i++) {
+		list_for_each(lh, &dev->obj_bucket[i].list) {
+			obj = list_entry(lh, struct yaffs_obj, hash_link);
+			yaffs_verify_obj(obj);
+		}
+	}
+}
+
+void yaffs_verify_obj_in_dir(struct yaffs_obj *obj)
+{
+	struct list_head *lh;
+	struct yaffs_obj *list_obj;
+	int count = 0;
+
+	if (!obj) {
+		yaffs_trace(YAFFS_TRACE_ALWAYS, "No object to verify");
+		BUG();
+		return;
+	}
+
+	if (yaffs_skip_verification(obj->my_dev))
+		return;
+
+	if (!obj->parent) {
+		yaffs_trace(YAFFS_TRACE_ALWAYS, "Object does not have parent");
+		BUG();
+		return;
+	}
+
+	if (obj->parent->variant_type != YAFFS_OBJECT_TYPE_DIRECTORY) {
+		yaffs_trace(YAFFS_TRACE_ALWAYS, "Parent is not directory");
+		BUG();
+	}
+
+	/* Iterate through the objects in each hash entry */
+
+	list_for_each(lh, &obj->parent->variant.dir_variant.children) {
+		list_obj = list_entry(lh, struct yaffs_obj, siblings);
+		yaffs_verify_obj(list_obj);
+		if (obj == list_obj)
+			count++;
+	}
+
+	if (count != 1) {
+		yaffs_trace(YAFFS_TRACE_ALWAYS,
+			"Object in directory %d times",
+			count);
+		BUG();
+	}
+}
+
+void yaffs_verify_dir(struct yaffs_obj *directory)
+{
+	struct list_head *lh;
+	struct yaffs_obj *list_obj;
+
+	if (!directory) {
+		BUG();
+		return;
+	}
+
+	if (yaffs_skip_full_verification(directory->my_dev))
+		return;
+
+	if (directory->variant_type != YAFFS_OBJECT_TYPE_DIRECTORY) {
+		yaffs_trace(YAFFS_TRACE_ALWAYS,
+			"Directory has wrong type: %d",
+			directory->variant_type);
+		BUG();
+	}
+
+	/* Iterate through the objects in each hash entry */
+
+	list_for_each(lh, &directory->variant.dir_variant.children) {
+		list_obj = list_entry(lh, struct yaffs_obj, siblings);
+		if (list_obj->parent != directory) {
+			yaffs_trace(YAFFS_TRACE_ALWAYS,
+				"Object in directory list has wrong parent %p",
+				list_obj->parent);
+			BUG();
+		}
+		yaffs_verify_obj_in_dir(list_obj);
+	}
+}
+
+static int yaffs_free_verification_failures;
+
+void yaffs_verify_free_chunks(struct yaffs_dev *dev)
+{
+	int counted;
+	int difference;
+
+	if (yaffs_skip_verification(dev))
+		return;
+
+	counted = yaffs_count_free_chunks(dev);
+
+	difference = dev->n_free_chunks - counted;
+
+	if (difference) {
+		yaffs_trace(YAFFS_TRACE_ALWAYS,
+			"Freechunks verification failure %d %d %d",
+			dev->n_free_chunks, counted, difference);
+		yaffs_free_verification_failures++;
+	}
+}
+
+int yaffs_verify_file_sane(struct yaffs_obj *in)
+{
+	(void) in;
+	return YAFFS_OK;
+}
diff --git a/target/linux/generic/files/fs/yaffs2/yaffs_verify.h b/target/linux/generic/files/fs/yaffs2/yaffs_verify.h
new file mode 100644
index 0000000..4f4af8d
--- /dev/null
+++ b/target/linux/generic/files/fs/yaffs2/yaffs_verify.h
@@ -0,0 +1,43 @@
+/*
+ * YAFFS: Yet another Flash File System . A NAND-flash specific file system.
+ *
+ * Copyright (C) 2002-2011 Aleph One Ltd.
+ *   for Toby Churchill Ltd and Brightstar Engineering
+ *
+ * Created by Charles Manning <charles@aleph1.co.uk>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU Lesser General Public License version 2.1 as
+ * published by the Free Software Foundation.
+ *
+ * Note: Only YAFFS headers are LGPL, YAFFS C code is covered by GPL.
+ */
+
+#ifndef __YAFFS_VERIFY_H__
+#define __YAFFS_VERIFY_H__
+
+#include "yaffs_guts.h"
+
+void yaffs_verify_blk(struct yaffs_dev *dev, struct yaffs_block_info *bi,
+		      int n);
+void yaffs_verify_collected_blk(struct yaffs_dev *dev,
+				struct yaffs_block_info *bi, int n);
+void yaffs_verify_blocks(struct yaffs_dev *dev);
+
+void yaffs_verify_oh(struct yaffs_obj *obj, struct yaffs_obj_hdr *oh,
+		     struct yaffs_ext_tags *tags, int parent_check);
+void yaffs_verify_file(struct yaffs_obj *obj);
+void yaffs_verify_link(struct yaffs_obj *obj);
+void yaffs_verify_symlink(struct yaffs_obj *obj);
+void yaffs_verify_special(struct yaffs_obj *obj);
+void yaffs_verify_obj(struct yaffs_obj *obj);
+void yaffs_verify_objects(struct yaffs_dev *dev);
+void yaffs_verify_obj_in_dir(struct yaffs_obj *obj);
+void yaffs_verify_dir(struct yaffs_obj *directory);
+void yaffs_verify_free_chunks(struct yaffs_dev *dev);
+
+int yaffs_verify_file_sane(struct yaffs_obj *obj);
+
+int yaffs_skip_verification(struct yaffs_dev *dev);
+
+#endif
diff --git a/target/linux/generic/files/fs/yaffs2/yaffs_vfs.c b/target/linux/generic/files/fs/yaffs2/yaffs_vfs.c
new file mode 100644
index 0000000..864a5dc
--- /dev/null
+++ b/target/linux/generic/files/fs/yaffs2/yaffs_vfs.c
@@ -0,0 +1,3665 @@
+/*
+ * YAFFS: Yet Another Flash File System. A NAND-flash specific file system.
+ *
+ * Copyright (C) 2002-2011 Aleph One Ltd.
+ *   for Toby Churchill Ltd and Brightstar Engineering
+ *
+ * Created by Charles Manning <charles@aleph1.co.uk>
+ * Acknowledgements:
+ * Luc van OostenRyck for numerous patches.
+ * Nick Bane for numerous patches.
+ * Nick Bane for 2.5/2.6 integration.
+ * Andras Toth for mknod rdev issue.
+ * Michael Fischer for finding the problem with inode inconsistency.
+ * Some code bodily lifted from JFFS
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+/*
+ *
+ * This is the file system front-end to YAFFS that hooks it up to
+ * the VFS.
+ *
+ * Special notes:
+ * >> 2.4: sb->u.generic_sbp points to the struct yaffs_dev associated with
+ *         this superblock
+ * >> 2.6: sb->s_fs_info  points to the struct yaffs_dev associated with this
+ *         superblock
+ * >> inode->u.generic_ip points to the associated struct yaffs_obj.
+ */
+
+/*
+ * There are two variants of the VFS glue code. This variant should compile
+ * for any version of Linux.
+ */
+#include <linux/version.h>
+
+#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 10))
+#define YAFFS_COMPILE_BACKGROUND
+#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 23))
+#define YAFFS_COMPILE_FREEZER
+#endif
+#endif
+
+#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 28))
+#define YAFFS_COMPILE_EXPORTFS
+#endif
+
+#if (LINUX_VERSION_CODE > KERNEL_VERSION(2, 6, 35))
+#define YAFFS_USE_SETATTR_COPY
+#define YAFFS_USE_TRUNCATE_SETSIZE
+#endif
+#if (LINUX_VERSION_CODE > KERNEL_VERSION(2, 6, 35))
+#define YAFFS_HAS_EVICT_INODE
+#endif
+
+#if (LINUX_VERSION_CODE > KERNEL_VERSION(2, 6, 13))
+#define YAFFS_NEW_FOLLOW_LINK 1
+#else
+#define YAFFS_NEW_FOLLOW_LINK 0
+#endif
+
+#if (LINUX_VERSION_CODE < KERNEL_VERSION(3, 6, 0))
+#define YAFFS_HAS_WRITE_SUPER
+#endif
+
+
+#if (LINUX_VERSION_CODE < KERNEL_VERSION(2, 6, 19))
+#include <linux/config.h>
+#endif
+
+#include <linux/kernel.h>
+#include <linux/module.h>
+#include <linux/slab.h>
+#include <linux/init.h>
+#include <linux/fs.h>
+#include <linux/proc_fs.h>
+#if (LINUX_VERSION_CODE < KERNEL_VERSION(2, 6, 39))
+#include <linux/smp_lock.h>
+#endif
+#include <linux/pagemap.h>
+#include <linux/mtd/mtd.h>
+#include <linux/interrupt.h>
+#include <linux/string.h>
+#include <linux/ctype.h>
+
+#if (YAFFS_NEW_FOLLOW_LINK == 1)
+#include <linux/namei.h>
+#endif
+
+#ifdef YAFFS_COMPILE_EXPORTFS
+#include <linux/exportfs.h>
+#endif
+
+#ifdef YAFFS_COMPILE_BACKGROUND
+#include <linux/kthread.h>
+#include <linux/delay.h>
+#endif
+#ifdef YAFFS_COMPILE_FREEZER
+#include <linux/freezer.h>
+#endif
+
+#include <asm/div64.h>
+
+#if (LINUX_VERSION_CODE > KERNEL_VERSION(2, 5, 0))
+
+#include <linux/statfs.h>
+
+#define UnlockPage(p) unlock_page(p)
+#define Page_Uptodate(page)	test_bit(PG_uptodate, &(page)->flags)
+
+/* FIXME: use sb->s_id instead ? */
+#define yaffs_devname(sb, buf)	bdevname(sb->s_bdev, buf)
+
+#else
+
+#include <linux/locks.h>
+#define	BDEVNAME_SIZE		0
+#define	yaffs_devname(sb, buf)	kdevname(sb->s_dev)
+
+#if (LINUX_VERSION_CODE < KERNEL_VERSION(2, 5, 0))
+/* added NCB 26/5/2006 for 2.4.25-vrs2-tcl1 kernel */
+#define __user
+#endif
+
+#endif
+
+#if (LINUX_VERSION_CODE < KERNEL_VERSION(2, 6, 26))
+#define YPROC_ROOT  (&proc_root)
+#else
+#define YPROC_ROOT  NULL
+#endif
+
+#if (LINUX_VERSION_CODE < KERNEL_VERSION(2, 6, 26))
+#define Y_INIT_TIMER(a)	init_timer(a)
+#else
+#define Y_INIT_TIMER(a)	init_timer_on_stack(a)
+#endif
+
+#if (LINUX_VERSION_CODE > KERNEL_VERSION(2, 6, 27))
+#define YAFFS_USE_WRITE_BEGIN_END 1
+#else
+#define YAFFS_USE_WRITE_BEGIN_END 0
+#endif
+
+#if (LINUX_VERSION_CODE < KERNEL_VERSION(3, 6, 0))
+#define YAFFS_SUPER_HAS_DIRTY
+#endif
+
+
+#if (LINUX_VERSION_CODE < KERNEL_VERSION(3, 2, 0))
+#define set_nlink(inode, count)  do { (inode)->i_nlink = (count); } while(0)
+#endif
+
+#if (LINUX_VERSION_CODE > KERNEL_VERSION(2, 6, 28))
+static uint32_t YCALCBLOCKS(uint64_t partition_size, uint32_t block_size)
+{
+	uint64_t result = partition_size;
+	do_div(result, block_size);
+	return (uint32_t) result;
+}
+#else
+#define YCALCBLOCKS(s, b) ((s)/(b))
+#endif
+
+#include <linux/uaccess.h>
+#include <linux/mtd/mtd.h>
+
+#include "yportenv.h"
+#include "yaffs_trace.h"
+#include "yaffs_guts.h"
+#include "yaffs_attribs.h"
+
+#include "yaffs_linux.h"
+
+#include "yaffs_mtdif.h"
+#include "yaffs_packedtags2.h"
+#include "yaffs_getblockinfo.h"
+
+unsigned int yaffs_trace_mask =
+		YAFFS_TRACE_BAD_BLOCKS |
+		YAFFS_TRACE_ALWAYS |
+		0;
+
+unsigned int yaffs_wr_attempts = YAFFS_WR_ATTEMPTS;
+unsigned int yaffs_auto_checkpoint = 1;
+unsigned int yaffs_gc_control = 1;
+unsigned int yaffs_bg_enable = 1;
+unsigned int yaffs_auto_select = 1;
+/* Module Parameters */
+#if (LINUX_VERSION_CODE > KERNEL_VERSION(2, 5, 0))
+module_param(yaffs_trace_mask, uint, 0644);
+module_param(yaffs_wr_attempts, uint, 0644);
+module_param(yaffs_auto_checkpoint, uint, 0644);
+module_param(yaffs_gc_control, uint, 0644);
+module_param(yaffs_bg_enable, uint, 0644);
+#else
+MODULE_PARM(yaffs_trace_mask, "i");
+MODULE_PARM(yaffs_wr_attempts, "i");
+MODULE_PARM(yaffs_auto_checkpoint, "i");
+MODULE_PARM(yaffs_gc_control, "i");
+#endif
+
+#if (LINUX_VERSION_CODE < KERNEL_VERSION(2, 6, 25))
+/* use iget and read_inode */
+#define Y_IGET(sb, inum) iget((sb), (inum))
+
+#else
+/* Call local equivalent */
+#define YAFFS_USE_OWN_IGET
+#define Y_IGET(sb, inum) yaffs_iget((sb), (inum))
+
+#endif
+
+#if (LINUX_VERSION_CODE > KERNEL_VERSION(2, 6, 18))
+#define yaffs_inode_to_obj_lv(iptr) ((iptr)->i_private)
+#else
+#define yaffs_inode_to_obj_lv(iptr) ((iptr)->u.generic_ip)
+#endif
+
+#define yaffs_inode_to_obj(iptr) \
+	((struct yaffs_obj *)(yaffs_inode_to_obj_lv(iptr)))
+#define yaffs_dentry_to_obj(dptr) yaffs_inode_to_obj((dptr)->d_inode)
+
+#if (LINUX_VERSION_CODE > KERNEL_VERSION(2, 5, 0))
+#define yaffs_super_to_dev(sb)	((struct yaffs_dev *)sb->s_fs_info)
+#else
+#define yaffs_super_to_dev(sb)	((struct yaffs_dev *)sb->u.generic_sbp)
+#endif
+
+#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 5, 0))
+#define Y_CLEAR_INODE(i) clear_inode(i)
+#else
+#define Y_CLEAR_INODE(i) end_writeback(i)
+#endif
+
+#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 12, 0))
+#define YAFFS_USE_DIR_ITERATE
+#endif
+
+#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3,12,0))
+#define YAFFS_NEW_PROCFS
+#include <linux/seq_file.h>
+#endif
+
+
+#define update_dir_time(dir) do {\
+			(dir)->i_ctime = (dir)->i_mtime = CURRENT_TIME; \
+		} while (0)
+
+static void yaffs_fill_inode_from_obj(struct inode *inode,
+				      struct yaffs_obj *obj);
+
+
+static void yaffs_gross_lock(struct yaffs_dev *dev)
+{
+	yaffs_trace(YAFFS_TRACE_LOCK, "yaffs locking %p", current);
+	mutex_lock(&(yaffs_dev_to_lc(dev)->gross_lock));
+	yaffs_trace(YAFFS_TRACE_LOCK, "yaffs locked %p", current);
+}
+
+static void yaffs_gross_unlock(struct yaffs_dev *dev)
+{
+	yaffs_trace(YAFFS_TRACE_LOCK, "yaffs unlocking %p", current);
+	mutex_unlock(&(yaffs_dev_to_lc(dev)->gross_lock));
+}
+
+
+static int yaffs_readpage_nolock(struct file *f, struct page *pg)
+{
+	/* Lifted from jffs2 */
+
+	struct yaffs_obj *obj;
+	unsigned char *pg_buf;
+	int ret;
+	loff_t pos = ((loff_t) pg->index) << PAGE_CACHE_SHIFT;
+	struct yaffs_dev *dev;
+
+	yaffs_trace(YAFFS_TRACE_OS,
+		"yaffs_readpage_nolock at %lld, size %08x",
+		(long long)pos,
+		(unsigned)PAGE_CACHE_SIZE);
+
+	obj = yaffs_dentry_to_obj(f->f_dentry);
+
+	dev = obj->my_dev;
+
+#if (LINUX_VERSION_CODE > KERNEL_VERSION(2, 5, 0))
+	BUG_ON(!PageLocked(pg));
+#else
+	if (!PageLocked(pg))
+		PAGE_BUG(pg);
+#endif
+
+	pg_buf = kmap(pg);
+	/* FIXME: Can kmap fail? */
+
+	yaffs_gross_lock(dev);
+
+	ret = yaffs_file_rd(obj, pg_buf, pos, PAGE_CACHE_SIZE);
+
+	yaffs_gross_unlock(dev);
+
+	if (ret >= 0)
+		ret = 0;
+
+	if (ret) {
+		ClearPageUptodate(pg);
+		SetPageError(pg);
+	} else {
+		SetPageUptodate(pg);
+		ClearPageError(pg);
+	}
+
+	flush_dcache_page(pg);
+	kunmap(pg);
+
+	yaffs_trace(YAFFS_TRACE_OS, "yaffs_readpage_nolock done");
+	return ret;
+}
+
+static int yaffs_readpage_unlock(struct file *f, struct page *pg)
+{
+	int ret = yaffs_readpage_nolock(f, pg);
+	UnlockPage(pg);
+	return ret;
+}
+
+static int yaffs_readpage(struct file *f, struct page *pg)
+{
+	int ret;
+
+	yaffs_trace(YAFFS_TRACE_OS, "yaffs_readpage");
+	ret = yaffs_readpage_unlock(f, pg);
+	yaffs_trace(YAFFS_TRACE_OS, "yaffs_readpage done");
+	return ret;
+}
+
+
+static void yaffs_set_super_dirty_val(struct yaffs_dev *dev, int val)
+{
+	struct yaffs_linux_context *lc = yaffs_dev_to_lc(dev);
+
+	if (lc)
+		lc->dirty = val;
+
+# ifdef YAFFS_SUPER_HAS_DIRTY
+	{
+		struct super_block *sb = lc->super;
+
+		if (sb)
+			sb->s_dirt = val;
+	}
+#endif
+
+}
+
+static void yaffs_set_super_dirty(struct yaffs_dev *dev)
+{
+	yaffs_set_super_dirty_val(dev, 1);
+}
+
+static void yaffs_clear_super_dirty(struct yaffs_dev *dev)
+{
+	yaffs_set_super_dirty_val(dev, 0);
+}
+
+static int yaffs_check_super_dirty(struct yaffs_dev *dev)
+{
+	struct yaffs_linux_context *lc = yaffs_dev_to_lc(dev);
+
+	if (lc && lc->dirty)
+		return 1;
+
+# ifdef YAFFS_SUPER_HAS_DIRTY
+	{
+		struct super_block *sb = lc->super;
+
+		if (sb && sb->s_dirt)
+			return 1;
+	}
+#endif
+	return 0;
+
+}
+
+#if (LINUX_VERSION_CODE > KERNEL_VERSION(2, 5, 0))
+static int yaffs_writepage(struct page *page, struct writeback_control *wbc)
+#else
+static int yaffs_writepage(struct page *page)
+#endif
+{
+	struct yaffs_dev *dev;
+	struct address_space *mapping = page->mapping;
+	struct inode *inode;
+	unsigned long end_index;
+	char *buffer;
+	struct yaffs_obj *obj;
+	int n_written = 0;
+	unsigned n_bytes;
+	loff_t i_size;
+
+	if (!mapping)
+		BUG();
+	inode = mapping->host;
+	if (!inode)
+		BUG();
+	i_size = i_size_read(inode);
+
+	end_index = i_size >> PAGE_CACHE_SHIFT;
+
+	if (page->index < end_index)
+		n_bytes = PAGE_CACHE_SIZE;
+	else {
+		n_bytes = i_size & (PAGE_CACHE_SIZE - 1);
+
+		if (page->index > end_index || !n_bytes) {
+			yaffs_trace(YAFFS_TRACE_OS,
+				"yaffs_writepage at %lld, inode size = %lld!!",
+				((loff_t)page->index) << PAGE_CACHE_SHIFT,
+				inode->i_size);
+			yaffs_trace(YAFFS_TRACE_OS,
+				"                -> don't care!!");
+
+			zero_user_segment(page, 0, PAGE_CACHE_SIZE);
+			set_page_writeback(page);
+			unlock_page(page);
+			end_page_writeback(page);
+			return 0;
+		}
+	}
+
+	if (n_bytes != PAGE_CACHE_SIZE)
+		zero_user_segment(page, n_bytes, PAGE_CACHE_SIZE);
+
+	get_page(page);
+
+	buffer = kmap(page);
+
+	obj = yaffs_inode_to_obj(inode);
+	dev = obj->my_dev;
+	yaffs_gross_lock(dev);
+
+	yaffs_trace(YAFFS_TRACE_OS,
+		"yaffs_writepage at %lld, size %08x",
+		((loff_t)page->index) << PAGE_CACHE_SHIFT, n_bytes);
+	yaffs_trace(YAFFS_TRACE_OS,
+		"writepag0: obj = %lld, ino = %lld",
+		obj->variant.file_variant.file_size, inode->i_size);
+
+	n_written = yaffs_wr_file(obj, buffer,
+				  ((loff_t)page->index) << PAGE_CACHE_SHIFT, n_bytes, 0);
+
+	yaffs_set_super_dirty(dev);
+
+	yaffs_trace(YAFFS_TRACE_OS,
+		"writepag1: obj = %lld, ino = %lld",
+		obj->variant.file_variant.file_size, inode->i_size);
+
+	yaffs_gross_unlock(dev);
+
+	kunmap(page);
+	set_page_writeback(page);
+	unlock_page(page);
+	end_page_writeback(page);
+	put_page(page);
+
+	return (n_written == n_bytes) ? 0 : -ENOSPC;
+}
+
+/* Space holding and freeing is done to ensure we have space available for write_begin/end */
+/* For now we just assume few parallel writes and check against a small number. */
+/* Todo: need to do this with a counter to handle parallel reads better */
+
+static ssize_t yaffs_hold_space(struct file *f)
+{
+	struct yaffs_obj *obj;
+	struct yaffs_dev *dev;
+
+	int n_free_chunks;
+
+	obj = yaffs_dentry_to_obj(f->f_dentry);
+
+	dev = obj->my_dev;
+
+	yaffs_gross_lock(dev);
+
+	n_free_chunks = yaffs_get_n_free_chunks(dev);
+
+	yaffs_gross_unlock(dev);
+
+	return (n_free_chunks > 20) ? 1 : 0;
+}
+
+static void yaffs_release_space(struct file *f)
+{
+	struct yaffs_obj *obj;
+	struct yaffs_dev *dev;
+
+	obj = yaffs_dentry_to_obj(f->f_dentry);
+
+	dev = obj->my_dev;
+
+	yaffs_gross_lock(dev);
+
+	yaffs_gross_unlock(dev);
+}
+
+#if (YAFFS_USE_WRITE_BEGIN_END > 0)
+static int yaffs_write_begin(struct file *filp, struct address_space *mapping,
+			     loff_t pos, unsigned len, unsigned flags,
+			     struct page **pagep, void **fsdata)
+{
+	struct page *pg = NULL;
+	pgoff_t index = pos >> PAGE_CACHE_SHIFT;
+
+	int ret = 0;
+	int space_held = 0;
+
+	/* Get a page */
+#if LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 28)
+	pg = grab_cache_page_write_begin(mapping, index, flags);
+#else
+	pg = __grab_cache_page(mapping, index);
+#endif
+
+	*pagep = pg;
+	if (!pg) {
+		ret = -ENOMEM;
+		goto out;
+	}
+	yaffs_trace(YAFFS_TRACE_OS,
+		"start yaffs_write_begin index %d(%x) uptodate %d",
+		(int)index, (int)index, Page_Uptodate(pg) ? 1 : 0);
+
+	/* Get fs space */
+	space_held = yaffs_hold_space(filp);
+
+	if (!space_held) {
+		ret = -ENOSPC;
+		goto out;
+	}
+
+	/* Update page if required */
+
+	if (!Page_Uptodate(pg))
+		ret = yaffs_readpage_nolock(filp, pg);
+
+	if (ret)
+		goto out;
+
+	/* Happy path return */
+	yaffs_trace(YAFFS_TRACE_OS, "end yaffs_write_begin - ok");
+
+	return 0;
+
+out:
+	yaffs_trace(YAFFS_TRACE_OS,
+		"end yaffs_write_begin fail returning %d", ret);
+	if (space_held)
+		yaffs_release_space(filp);
+	if (pg) {
+		unlock_page(pg);
+		page_cache_release(pg);
+	}
+	return ret;
+}
+
+#else
+
+static int yaffs_prepare_write(struct file *f, struct page *pg,
+			       unsigned offset, unsigned to)
+{
+	yaffs_trace(YAFFS_TRACE_OS, "yaffs_prepair_write");
+
+	if (!Page_Uptodate(pg))
+		return yaffs_readpage_nolock(f, pg);
+	return 0;
+}
+#endif
+
+
+static ssize_t yaffs_file_write(struct file *f, const char *buf, size_t n,
+				loff_t * pos)
+{
+	struct yaffs_obj *obj;
+	int n_written;
+	loff_t ipos;
+	struct inode *inode;
+	struct yaffs_dev *dev;
+
+	obj = yaffs_dentry_to_obj(f->f_dentry);
+
+	if (!obj) {
+		yaffs_trace(YAFFS_TRACE_OS,
+			"yaffs_file_write: hey obj is null!");
+                return -EINVAL;
+        }
+
+	dev = obj->my_dev;
+
+	yaffs_gross_lock(dev);
+
+	inode = f->f_dentry->d_inode;
+
+	if (!S_ISBLK(inode->i_mode) && f->f_flags & O_APPEND)
+		ipos = inode->i_size;
+	else
+		ipos = *pos;
+
+	yaffs_trace(YAFFS_TRACE_OS,
+		"yaffs_file_write about to write writing %u(%x) bytes to object %d at %lld",
+		(unsigned)n, (unsigned)n, obj->obj_id, ipos);
+
+	n_written = yaffs_wr_file(obj, buf, ipos, n, 0);
+
+	yaffs_set_super_dirty(dev);
+
+	yaffs_trace(YAFFS_TRACE_OS,
+		"yaffs_file_write: %d(%x) bytes written",
+		(unsigned)n, (unsigned)n);
+
+	if (n_written > 0) {
+		ipos += n_written;
+		*pos = ipos;
+		if (ipos > inode->i_size) {
+			inode->i_size = ipos;
+			inode->i_blocks = (ipos + 511) >> 9;
+
+			yaffs_trace(YAFFS_TRACE_OS,
+				"yaffs_file_write size updated to %lld bytes, %d blocks",
+				ipos, (int)(inode->i_blocks));
+		}
+
+	}
+	yaffs_gross_unlock(dev);
+	return (n_written == 0) && (n > 0) ? -ENOSPC : n_written;
+}
+
+
+#if (YAFFS_USE_WRITE_BEGIN_END > 0)
+static int yaffs_write_end(struct file *filp, struct address_space *mapping,
+			   loff_t pos, unsigned len, unsigned copied,
+			   struct page *pg, void *fsdadata)
+{
+	int ret = 0;
+	void *addr, *kva;
+	uint32_t offset_into_page = pos & (PAGE_CACHE_SIZE - 1);
+
+	kva = kmap(pg);
+	addr = kva + offset_into_page;
+
+	yaffs_trace(YAFFS_TRACE_OS,
+		"yaffs_write_end addr %p pos %lld n_bytes %d",
+		addr, pos, copied);
+
+	ret = yaffs_file_write(filp, addr, copied, &pos);
+
+	if (ret != copied) {
+		yaffs_trace(YAFFS_TRACE_OS,
+			"yaffs_write_end not same size ret %d  copied %d",
+			ret, copied);
+		SetPageError(pg);
+	}
+
+	kunmap(pg);
+
+	yaffs_release_space(filp);
+	unlock_page(pg);
+	page_cache_release(pg);
+	return ret;
+}
+#else
+
+static int yaffs_commit_write(struct file *f, struct page *pg, unsigned offset,
+			      unsigned to)
+{
+	void *addr, *kva;
+
+	loff_t pos = (((loff_t) pg->index) << PAGE_CACHE_SHIFT) + offset;
+	int n_bytes = to - offset;
+	int n_written;
+
+	kva = kmap(pg);
+	addr = kva + offset;
+
+	yaffs_trace(YAFFS_TRACE_OS,
+		"yaffs_commit_write addr %p pos %lld n_bytes %d",
+		addr, pos, n_bytes);
+
+	n_written = yaffs_file_write(f, addr, n_bytes, &pos);
+
+	if (n_written != n_bytes) {
+		yaffs_trace(YAFFS_TRACE_OS,
+			"yaffs_commit_write not same size n_written %d  n_bytes %d",
+			n_written, n_bytes);
+		SetPageError(pg);
+	}
+	kunmap(pg);
+
+	yaffs_trace(YAFFS_TRACE_OS,
+		"yaffs_commit_write returning %d",
+		n_written == n_bytes ? 0 : n_written);
+
+	return n_written == n_bytes ? 0 : n_written;
+}
+#endif
+
+static struct address_space_operations yaffs_file_address_operations = {
+	.readpage = yaffs_readpage,
+	.writepage = yaffs_writepage,
+#if (YAFFS_USE_WRITE_BEGIN_END > 0)
+	.write_begin = yaffs_write_begin,
+	.write_end = yaffs_write_end,
+#else
+	.prepare_write = yaffs_prepare_write,
+	.commit_write = yaffs_commit_write,
+#endif
+};
+
+
+#if (LINUX_VERSION_CODE > KERNEL_VERSION(2, 6, 17))
+static int yaffs_file_flush(struct file *file, fl_owner_t id)
+#else
+static int yaffs_file_flush(struct file *file)
+#endif
+{
+	struct yaffs_obj *obj = yaffs_dentry_to_obj(file->f_dentry);
+
+	struct yaffs_dev *dev = obj->my_dev;
+
+	yaffs_trace(YAFFS_TRACE_OS,
+		"yaffs_file_flush object %d (%s)",
+		obj->obj_id,
+		obj->dirty ? "dirty" : "clean");
+
+	yaffs_gross_lock(dev);
+
+	yaffs_flush_file(obj, 1, 0, 0);
+
+	yaffs_gross_unlock(dev);
+
+	return 0;
+}
+
+
+#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 39))
+static int yaffs_sync_object(struct file *file, loff_t start, loff_t end, int datasync)
+#elif (LINUX_VERSION_CODE > KERNEL_VERSION(2, 6, 34))
+static int yaffs_sync_object(struct file *file, int datasync)
+#else
+static int yaffs_sync_object(struct file *file, struct dentry *dentry,
+			     int datasync)
+#endif
+{
+	struct yaffs_obj *obj;
+	struct yaffs_dev *dev;
+#if (LINUX_VERSION_CODE > KERNEL_VERSION(2, 6, 34))
+	struct dentry *dentry = file->f_path.dentry;
+#endif
+
+	obj = yaffs_dentry_to_obj(dentry);
+
+	dev = obj->my_dev;
+
+	yaffs_trace(YAFFS_TRACE_OS | YAFFS_TRACE_SYNC,
+		"yaffs_sync_object");
+	yaffs_gross_lock(dev);
+	yaffs_flush_file(obj, 1, datasync, 0);
+	yaffs_gross_unlock(dev);
+	return 0;
+}
+
+
+#if (LINUX_VERSION_CODE > KERNEL_VERSION(2, 6, 22))
+static const struct file_operations yaffs_file_operations = {
+	.read = do_sync_read,
+	.write = do_sync_write,
+	.aio_read = generic_file_aio_read,
+	.aio_write = generic_file_aio_write,
+	.mmap = generic_file_mmap,
+	.flush = yaffs_file_flush,
+	.fsync = yaffs_sync_object,
+	.splice_read = generic_file_splice_read,
+	.splice_write = generic_file_splice_write,
+	.llseek = generic_file_llseek,
+};
+
+#elif (LINUX_VERSION_CODE > KERNEL_VERSION(2, 6, 18))
+
+static const struct file_operations yaffs_file_operations = {
+	.read = do_sync_read,
+	.write = do_sync_write,
+	.aio_read = generic_file_aio_read,
+	.aio_write = generic_file_aio_write,
+	.mmap = generic_file_mmap,
+	.flush = yaffs_file_flush,
+	.fsync = yaffs_sync_object,
+	.sendfile = generic_file_sendfile,
+};
+
+#else
+
+static const struct file_operations yaffs_file_operations = {
+	.read = generic_file_read,
+	.write = generic_file_write,
+	.mmap = generic_file_mmap,
+	.flush = yaffs_file_flush,
+	.fsync = yaffs_sync_object,
+#if (LINUX_VERSION_CODE > KERNEL_VERSION(2, 5, 0))
+	.sendfile = generic_file_sendfile,
+#endif
+};
+#endif
+
+
+
+
+#if (LINUX_VERSION_CODE < KERNEL_VERSION(2, 6, 25))
+static void zero_user_segment(struct page *page, unsigned start, unsigned end)
+{
+	void *kaddr = kmap_atomic(page, KM_USER0);
+	memset(kaddr + start, 0, end - start);
+	kunmap_atomic(kaddr, KM_USER0);
+	flush_dcache_page(page);
+}
+#endif
+
+
+static int yaffs_vfs_setsize(struct inode *inode, loff_t newsize)
+{
+#ifdef YAFFS_USE_TRUNCATE_SETSIZE
+	truncate_setsize(inode, newsize);
+	return 0;
+#else
+	truncate_inode_pages(&inode->i_data, newsize);
+	return 0;
+#endif
+
+}
+
+
+static int yaffs_vfs_setattr(struct inode *inode, struct iattr *attr)
+{
+#ifdef YAFFS_USE_SETATTR_COPY
+	setattr_copy(inode, attr);
+	return 0;
+#else
+	return inode_setattr(inode, attr);
+#endif
+
+}
+
+static int yaffs_setattr(struct dentry *dentry, struct iattr *attr)
+{
+	struct inode *inode = dentry->d_inode;
+	int error = 0;
+	struct yaffs_dev *dev;
+
+	yaffs_trace(YAFFS_TRACE_OS,
+		"yaffs_setattr of object %d",
+		yaffs_inode_to_obj(inode)->obj_id);
+#if 0
+	/* Fail if a requested resize >= 2GB */
+	if (attr->ia_valid & ATTR_SIZE && (attr->ia_size >> 31))
+		error = -EINVAL;
+#endif
+
+	if (error == 0)
+		error = inode_change_ok(inode, attr);
+	if (error == 0) {
+		int result;
+		if (!error) {
+			error = yaffs_vfs_setattr(inode, attr);
+			yaffs_trace(YAFFS_TRACE_OS, "inode_setattr called");
+			if (attr->ia_valid & ATTR_SIZE) {
+				yaffs_vfs_setsize(inode, attr->ia_size);
+				inode->i_blocks = (inode->i_size + 511) >> 9;
+			}
+		}
+		dev = yaffs_inode_to_obj(inode)->my_dev;
+		if (attr->ia_valid & ATTR_SIZE) {
+			yaffs_trace(YAFFS_TRACE_OS,
+				"resize to %d(%x)",
+				(int)(attr->ia_size),
+				(int)(attr->ia_size));
+		}
+		yaffs_gross_lock(dev);
+		result = yaffs_set_attribs(yaffs_inode_to_obj(inode), attr);
+		if (result == YAFFS_OK) {
+			error = 0;
+		} else {
+			error = -EPERM;
+		}
+		yaffs_gross_unlock(dev);
+
+	}
+
+	yaffs_trace(YAFFS_TRACE_OS, "yaffs_setattr done returning %d", error);
+
+	return error;
+}
+
+static int yaffs_setxattr(struct dentry *dentry, const char *name,
+		   const void *value, size_t size, int flags)
+{
+	struct inode *inode = dentry->d_inode;
+	int error = 0;
+	struct yaffs_dev *dev;
+	struct yaffs_obj *obj = yaffs_inode_to_obj(inode);
+
+	yaffs_trace(YAFFS_TRACE_OS, "yaffs_setxattr of object %d", obj->obj_id);
+
+	if (error == 0) {
+		int result;
+		dev = obj->my_dev;
+		yaffs_gross_lock(dev);
+		result = yaffs_set_xattrib(obj, name, value, size, flags);
+		if (result == YAFFS_OK)
+			error = 0;
+		else if (result < 0)
+			error = result;
+		yaffs_gross_unlock(dev);
+
+	}
+	yaffs_trace(YAFFS_TRACE_OS, "yaffs_setxattr done returning %d", error);
+
+	return error;
+}
+
+static ssize_t yaffs_getxattr(struct dentry * dentry, const char *name,
+			void *buff, size_t size)
+{
+	struct inode *inode = dentry->d_inode;
+	int error = 0;
+	struct yaffs_dev *dev;
+	struct yaffs_obj *obj = yaffs_inode_to_obj(inode);
+
+	yaffs_trace(YAFFS_TRACE_OS,
+		"yaffs_getxattr \"%s\" from object %d",
+		name, obj->obj_id);
+
+	if (error == 0) {
+		dev = obj->my_dev;
+		yaffs_gross_lock(dev);
+		error = yaffs_get_xattrib(obj, name, buff, size);
+		yaffs_gross_unlock(dev);
+
+	}
+	yaffs_trace(YAFFS_TRACE_OS, "yaffs_getxattr done returning %d", error);
+
+	return error;
+}
+
+static int yaffs_removexattr(struct dentry *dentry, const char *name)
+{
+	struct inode *inode = dentry->d_inode;
+	int error = 0;
+	struct yaffs_dev *dev;
+	struct yaffs_obj *obj = yaffs_inode_to_obj(inode);
+
+	yaffs_trace(YAFFS_TRACE_OS,
+		"yaffs_removexattr of object %d", obj->obj_id);
+
+	if (error == 0) {
+		int result;
+		dev = obj->my_dev;
+		yaffs_gross_lock(dev);
+		result = yaffs_remove_xattrib(obj, name);
+		if (result == YAFFS_OK)
+			error = 0;
+		else if (result < 0)
+			error = result;
+		yaffs_gross_unlock(dev);
+
+	}
+	yaffs_trace(YAFFS_TRACE_OS,
+		"yaffs_removexattr done returning %d", error);
+
+	return error;
+}
+
+static ssize_t yaffs_listxattr(struct dentry * dentry, char *buff, size_t size)
+{
+	struct inode *inode = dentry->d_inode;
+	int error = 0;
+	struct yaffs_dev *dev;
+	struct yaffs_obj *obj = yaffs_inode_to_obj(inode);
+
+	yaffs_trace(YAFFS_TRACE_OS,
+		"yaffs_listxattr of object %d", obj->obj_id);
+
+	if (error == 0) {
+		dev = obj->my_dev;
+		yaffs_gross_lock(dev);
+		error = yaffs_list_xattrib(obj, buff, size);
+		yaffs_gross_unlock(dev);
+
+	}
+	yaffs_trace(YAFFS_TRACE_OS,
+		"yaffs_listxattr done returning %d", error);
+
+	return error;
+}
+
+
+static const struct inode_operations yaffs_file_inode_operations = {
+	.setattr = yaffs_setattr,
+	.setxattr = yaffs_setxattr,
+	.getxattr = yaffs_getxattr,
+	.listxattr = yaffs_listxattr,
+	.removexattr = yaffs_removexattr,
+};
+
+
+static int yaffs_readlink(struct dentry *dentry, char __user * buffer,
+			  int buflen)
+{
+	unsigned char *alias;
+	int ret;
+
+	struct yaffs_dev *dev = yaffs_dentry_to_obj(dentry)->my_dev;
+
+	yaffs_gross_lock(dev);
+
+	alias = yaffs_get_symlink_alias(yaffs_dentry_to_obj(dentry));
+
+	yaffs_gross_unlock(dev);
+
+	if (!alias)
+		return -ENOMEM;
+
+#if LINUX_VERSION_CODE < KERNEL_VERSION(3, 15, 0)
+	ret = vfs_readlink(dentry, buffer, buflen, alias);
+#else
+	ret = readlink_copy(buffer, buflen, alias);
+#endif
+	kfree(alias);
+	return ret;
+}
+
+#if (YAFFS_NEW_FOLLOW_LINK == 1)
+static void *yaffs_follow_link(struct dentry *dentry, struct nameidata *nd)
+{
+	void *ret;
+#else
+static int yaffs_follow_link(struct dentry *dentry, struct nameidata *nd)
+{
+	int ret
+#endif
+	unsigned char *alias;
+	int ret_int = 0;
+	struct yaffs_dev *dev = yaffs_dentry_to_obj(dentry)->my_dev;
+
+	yaffs_gross_lock(dev);
+
+	alias = yaffs_get_symlink_alias(yaffs_dentry_to_obj(dentry));
+	yaffs_gross_unlock(dev);
+
+	if (!alias) {
+		ret_int = -ENOMEM;
+		goto out;
+	}
+#if (YAFFS_NEW_FOLLOW_LINK == 1)
+	nd_set_link(nd, alias);
+	ret = alias;
+out:
+	if (ret_int)
+		ret = ERR_PTR(ret_int);
+	return ret;
+#else
+	ret = vfs_follow_link(nd, alias);
+	kfree(alias);
+out:
+	if (ret_int)
+		ret = ret_int;
+	return ret;
+#endif
+}
+
+
+#ifdef YAFFS_HAS_PUT_INODE
+
+/* For now put inode is just for debugging
+ * Put inode is called when the inode **structure** is put.
+ */
+static void yaffs_put_inode(struct inode *inode)
+{
+	yaffs_trace(YAFFS_TRACE_OS,
+		"yaffs_put_inode: ino %d, count %d"),
+		(int)inode->i_ino, atomic_read(&inode->i_count);
+
+}
+#endif
+
+#if (YAFFS_NEW_FOLLOW_LINK == 1)
+void yaffs_put_link(struct dentry *dentry, struct nameidata *nd, void *alias)
+{
+	kfree(alias);
+}
+#endif
+
+static const struct inode_operations yaffs_symlink_inode_operations = {
+	.readlink = yaffs_readlink,
+	.follow_link = yaffs_follow_link,
+#if (YAFFS_NEW_FOLLOW_LINK == 1)
+	.put_link = yaffs_put_link,
+#endif
+	.setattr = yaffs_setattr,
+	.setxattr = yaffs_setxattr,
+	.getxattr = yaffs_getxattr,
+	.listxattr = yaffs_listxattr,
+	.removexattr = yaffs_removexattr,
+};
+
+#ifdef YAFFS_USE_OWN_IGET
+
+static struct inode *yaffs_iget(struct super_block *sb, unsigned long ino)
+{
+	struct inode *inode;
+	struct yaffs_obj *obj;
+	struct yaffs_dev *dev = yaffs_super_to_dev(sb);
+
+	yaffs_trace(YAFFS_TRACE_OS, "yaffs_iget for %lu", ino);
+
+	inode = iget_locked(sb, ino);
+	if (!inode)
+		return ERR_PTR(-ENOMEM);
+	if (!(inode->i_state & I_NEW))
+		return inode;
+
+	/* NB This is called as a side effect of other functions, but
+	 * we had to release the lock to prevent deadlocks, so
+	 * need to lock again.
+	 */
+
+	yaffs_gross_lock(dev);
+
+	obj = yaffs_find_by_number(dev, inode->i_ino);
+
+	yaffs_fill_inode_from_obj(inode, obj);
+
+	yaffs_gross_unlock(dev);
+
+	unlock_new_inode(inode);
+	return inode;
+}
+
+#else
+
+static void yaffs_read_inode(struct inode *inode)
+{
+	/* NB This is called as a side effect of other functions, but
+	 * we had to release the lock to prevent deadlocks, so
+	 * need to lock again.
+	 */
+
+	struct yaffs_obj *obj;
+	struct yaffs_dev *dev = yaffs_super_to_dev(inode->i_sb);
+
+	yaffs_trace(YAFFS_TRACE_OS,
+		"yaffs_read_inode for %d", (int)inode->i_ino);
+
+	if (current != yaffs_dev_to_lc(dev)->readdir_process)
+		yaffs_gross_lock(dev);
+
+	obj = yaffs_find_by_number(dev, inode->i_ino);
+
+	yaffs_fill_inode_from_obj(inode, obj);
+
+	if (current != yaffs_dev_to_lc(dev)->readdir_process)
+		yaffs_gross_unlock(dev);
+}
+
+#endif
+
+
+
+struct inode *yaffs_get_inode(struct super_block *sb, int mode, int dev,
+			      struct yaffs_obj *obj)
+{
+	struct inode *inode;
+
+	if (!sb) {
+		yaffs_trace(YAFFS_TRACE_OS,
+			"yaffs_get_inode for NULL super_block!!");
+		return NULL;
+
+	}
+
+	if (!obj) {
+		yaffs_trace(YAFFS_TRACE_OS,
+			"yaffs_get_inode for NULL object!!");
+		return NULL;
+
+	}
+
+	yaffs_trace(YAFFS_TRACE_OS,
+		"yaffs_get_inode for object %d", obj->obj_id);
+
+	inode = Y_IGET(sb, obj->obj_id);
+	if (IS_ERR(inode))
+		return NULL;
+
+	/* NB Side effect: iget calls back to yaffs_read_inode(). */
+	/* iget also increments the inode's i_count */
+	/* NB You can't be holding gross_lock or deadlock will happen! */
+
+	return inode;
+}
+
+
+
+#if LINUX_VERSION_CODE < KERNEL_VERSION(2, 6, 29)
+#define YCRED(x) x
+#else
+#define YCRED(x) (x->cred)
+#endif
+
+#if LINUX_VERSION_CODE < KERNEL_VERSION(3,14,0)
+#define YPROC_uid(p) (YCRED(p)->fsuid)
+#define YPROC_gid(p) (YCRED(p)->fsgid)
+#define EXTRACT_gid(x) x
+#define EXTRACT_uid(x) x
+#define MAKE_gid(x) x
+#define MAKE_uid(x) x
+#else
+#define YPROC_uid(p) from_kuid(&init_user_ns, YCRED(p)->fsuid)
+#define YPROC_gid(p) from_kgid(&init_user_ns, YCRED(p)->fsgid)
+#define EXTRACT_gid(x) from_kgid(&init_user_ns, x)
+#define EXTRACT_uid(x) from_kuid(&init_user_ns, x)
+#define MAKE_gid(x) make_kgid(&init_user_ns, x)
+#define MAKE_uid(x) make_kuid(&init_user_ns, x)
+#endif
+
+
+#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 4, 0))
+static int yaffs_mknod(struct inode *dir, struct dentry *dentry, umode_t mode,
+		       dev_t rdev)
+#elif (LINUX_VERSION_CODE > KERNEL_VERSION(2, 5, 0))
+static int yaffs_mknod(struct inode *dir, struct dentry *dentry, int mode,
+		       dev_t rdev)
+#else
+static int yaffs_mknod(struct inode *dir, struct dentry *dentry, int mode,
+		       int rdev)
+#endif
+{
+	struct inode *inode;
+
+	struct yaffs_obj *obj = NULL;
+	struct yaffs_dev *dev;
+
+	struct yaffs_obj *parent = yaffs_inode_to_obj(dir);
+
+	int error = -ENOSPC;
+	uid_t uid = YPROC_uid(current);
+	gid_t gid =
+	    (dir->i_mode & S_ISGID) ? EXTRACT_gid(dir->i_gid) : YPROC_gid(current);
+
+	if ((dir->i_mode & S_ISGID) && S_ISDIR(mode))
+		mode |= S_ISGID;
+
+	if (parent) {
+		yaffs_trace(YAFFS_TRACE_OS,
+			"yaffs_mknod: parent object %d type %d",
+			parent->obj_id, parent->variant_type);
+	} else {
+		yaffs_trace(YAFFS_TRACE_OS,
+			"yaffs_mknod: could not get parent object");
+		return -EPERM;
+	}
+
+	yaffs_trace(YAFFS_TRACE_OS,
+		"yaffs_mknod: making oject for %s, mode %x dev %x",
+		dentry->d_name.name, mode, rdev);
+
+	dev = parent->my_dev;
+
+	yaffs_gross_lock(dev);
+
+	switch (mode & S_IFMT) {
+	default:
+		/* Special (socket, fifo, device...) */
+		yaffs_trace(YAFFS_TRACE_OS, "yaffs_mknod: making special");
+#if (LINUX_VERSION_CODE > KERNEL_VERSION(2, 5, 0))
+		obj =
+		    yaffs_create_special(parent, dentry->d_name.name, mode, uid,
+					 gid, old_encode_dev(rdev));
+#else
+		obj =
+		    yaffs_create_special(parent, dentry->d_name.name, mode, uid,
+					 gid, rdev);
+#endif
+		break;
+	case S_IFREG:		/* file          */
+		yaffs_trace(YAFFS_TRACE_OS, "yaffs_mknod: making file");
+		obj = yaffs_create_file(parent, dentry->d_name.name, mode, uid,
+					gid);
+		break;
+	case S_IFDIR:		/* directory */
+		yaffs_trace(YAFFS_TRACE_OS, "yaffs_mknod: making directory");
+		obj = yaffs_create_dir(parent, dentry->d_name.name, mode,
+				       uid, gid);
+		break;
+	case S_IFLNK:		/* symlink */
+		yaffs_trace(YAFFS_TRACE_OS, "yaffs_mknod: making symlink");
+		obj = NULL;	/* Do we ever get here? */
+		break;
+	}
+
+	/* Can not call yaffs_get_inode() with gross lock held */
+	yaffs_gross_unlock(dev);
+
+	if (obj) {
+		inode = yaffs_get_inode(dir->i_sb, mode, rdev, obj);
+		d_instantiate(dentry, inode);
+		update_dir_time(dir);
+		yaffs_trace(YAFFS_TRACE_OS,
+			"yaffs_mknod created object %d count = %d",
+			obj->obj_id, atomic_read(&inode->i_count));
+		error = 0;
+		yaffs_fill_inode_from_obj(dir, parent);
+	} else {
+		yaffs_trace(YAFFS_TRACE_OS, "yaffs_mknod failed making object");
+		error = -ENOMEM;
+	}
+
+	return error;
+}
+
+#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 4, 0))
+static int yaffs_mkdir(struct inode *dir, struct dentry *dentry, umode_t mode)
+#else
+static int yaffs_mkdir(struct inode *dir, struct dentry *dentry, int mode)
+#endif
+{
+	int ret_val;
+	yaffs_trace(YAFFS_TRACE_OS, "yaffs_mkdir");
+	ret_val = yaffs_mknod(dir, dentry, mode | S_IFDIR, 0);
+	return ret_val;
+}
+
+
+#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 6, 0))
+static int yaffs_create(struct inode *dir, struct dentry *dentry, umode_t mode,
+			bool dummy)
+#elif (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 4, 0))
+static int yaffs_create(struct inode *dir, struct dentry *dentry, umode_t mode,
+			struct nameidata *n)
+#elif (LINUX_VERSION_CODE > KERNEL_VERSION(2, 5, 0))
+static int yaffs_create(struct inode *dir, struct dentry *dentry, int mode,
+			struct nameidata *n)
+#else
+static int yaffs_create(struct inode *dir, struct dentry *dentry, int mode)
+#endif
+{
+	yaffs_trace(YAFFS_TRACE_OS, "yaffs_create");
+	return yaffs_mknod(dir, dentry, mode | S_IFREG, 0);
+}
+
+#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 6, 0))
+static struct dentry *yaffs_lookup(struct inode *dir, struct dentry *dentry,
+				   unsigned int dummy)
+#elif (LINUX_VERSION_CODE > KERNEL_VERSION(2, 5, 0))
+static struct dentry *yaffs_lookup(struct inode *dir, struct dentry *dentry,
+				   struct nameidata *n)
+#else
+static struct dentry *yaffs_lookup(struct inode *dir, struct dentry *dentry)
+#endif
+{
+	struct yaffs_obj *obj;
+	struct inode *inode = NULL;	/* NCB 2.5/2.6 needs NULL here */
+
+	struct yaffs_dev *dev = yaffs_inode_to_obj(dir)->my_dev;
+
+	if (current != yaffs_dev_to_lc(dev)->readdir_process)
+		yaffs_gross_lock(dev);
+
+	yaffs_trace(YAFFS_TRACE_OS, "yaffs_lookup for %d:%s",
+		yaffs_inode_to_obj(dir)->obj_id, dentry->d_name.name);
+
+	obj = yaffs_find_by_name(yaffs_inode_to_obj(dir), dentry->d_name.name);
+
+	obj = yaffs_get_equivalent_obj(obj);	/* in case it was a hardlink */
+
+	/* Can't hold gross lock when calling yaffs_get_inode() */
+	if (current != yaffs_dev_to_lc(dev)->readdir_process)
+		yaffs_gross_unlock(dev);
+
+	if (obj) {
+		yaffs_trace(YAFFS_TRACE_OS,
+			"yaffs_lookup found %d", obj->obj_id);
+
+		inode = yaffs_get_inode(dir->i_sb, obj->yst_mode, 0, obj);
+	} else {
+		yaffs_trace(YAFFS_TRACE_OS, "yaffs_lookup not found");
+
+	}
+
+/* added NCB for 2.5/6 compatability - forces add even if inode is
+ * NULL which creates dentry hash */
+	d_add(dentry, inode);
+
+	return NULL;
+}
+
+/*
+ * Create a link...
+ */
+static int yaffs_link(struct dentry *old_dentry, struct inode *dir,
+		      struct dentry *dentry)
+{
+	struct inode *inode = old_dentry->d_inode;
+	struct yaffs_obj *obj = NULL;
+	struct yaffs_obj *link = NULL;
+	struct yaffs_dev *dev;
+
+	yaffs_trace(YAFFS_TRACE_OS, "yaffs_link");
+
+	obj = yaffs_inode_to_obj(inode);
+	dev = obj->my_dev;
+
+	yaffs_gross_lock(dev);
+
+	if (!S_ISDIR(inode->i_mode))	/* Don't link directories */
+		link =
+		    yaffs_link_obj(yaffs_inode_to_obj(dir), dentry->d_name.name,
+				   obj);
+
+	if (link) {
+		set_nlink(old_dentry->d_inode, yaffs_get_obj_link_count(obj));
+		d_instantiate(dentry, old_dentry->d_inode);
+		atomic_inc(&old_dentry->d_inode->i_count);
+		yaffs_trace(YAFFS_TRACE_OS,
+			"yaffs_link link count %d i_count %d",
+			old_dentry->d_inode->i_nlink,
+			atomic_read(&old_dentry->d_inode->i_count));
+	}
+
+	yaffs_gross_unlock(dev);
+
+	if (link) {
+		update_dir_time(dir);
+		return 0;
+	}
+
+	return -EPERM;
+}
+
+static int yaffs_symlink(struct inode *dir, struct dentry *dentry,
+			 const char *symname)
+{
+	struct yaffs_obj *obj;
+	struct yaffs_dev *dev;
+	uid_t uid = YPROC_uid(current);
+	gid_t gid =
+	    (dir->i_mode & S_ISGID) ? EXTRACT_gid(dir->i_gid) : YPROC_gid(current);
+
+	yaffs_trace(YAFFS_TRACE_OS, "yaffs_symlink");
+
+	if (strnlen(dentry->d_name.name, YAFFS_MAX_NAME_LENGTH + 1) >
+				YAFFS_MAX_NAME_LENGTH)
+		return -ENAMETOOLONG;
+
+	if (strnlen(symname, YAFFS_MAX_ALIAS_LENGTH + 1) >
+				YAFFS_MAX_ALIAS_LENGTH)
+		return -ENAMETOOLONG;
+
+	dev = yaffs_inode_to_obj(dir)->my_dev;
+	yaffs_gross_lock(dev);
+	obj = yaffs_create_symlink(yaffs_inode_to_obj(dir), dentry->d_name.name,
+				   S_IFLNK | S_IRWXUGO, uid, gid, symname);
+	yaffs_gross_unlock(dev);
+
+	if (obj) {
+		struct inode *inode;
+
+		inode = yaffs_get_inode(dir->i_sb, obj->yst_mode, 0, obj);
+		d_instantiate(dentry, inode);
+		update_dir_time(dir);
+		yaffs_trace(YAFFS_TRACE_OS, "symlink created OK");
+		return 0;
+	} else {
+		yaffs_trace(YAFFS_TRACE_OS, "symlink not created");
+	}
+
+	return -ENOMEM;
+}
+
+/*
+ * The VFS layer already does all the dentry stuff for rename.
+ *
+ * NB: POSIX says you can rename an object over an old object of the same name
+ */
+static int yaffs_rename(struct inode *old_dir, struct dentry *old_dentry,
+			struct inode *new_dir, struct dentry *new_dentry)
+{
+	struct yaffs_dev *dev;
+	int ret_val = YAFFS_FAIL;
+	struct yaffs_obj *target;
+
+	yaffs_trace(YAFFS_TRACE_OS, "yaffs_rename");
+	dev = yaffs_inode_to_obj(old_dir)->my_dev;
+
+	yaffs_gross_lock(dev);
+
+	/* Check if the target is an existing directory that is not empty. */
+	target = yaffs_find_by_name(yaffs_inode_to_obj(new_dir),
+				    new_dentry->d_name.name);
+
+	if (target && target->variant_type == YAFFS_OBJECT_TYPE_DIRECTORY &&
+	    !list_empty(&target->variant.dir_variant.children)) {
+
+		yaffs_trace(YAFFS_TRACE_OS, "target is non-empty dir");
+
+		ret_val = YAFFS_FAIL;
+	} else {
+		/* Now does unlinking internally using shadowing mechanism */
+		yaffs_trace(YAFFS_TRACE_OS, "calling yaffs_rename_obj");
+
+		ret_val = yaffs_rename_obj(yaffs_inode_to_obj(old_dir),
+					   old_dentry->d_name.name,
+					   yaffs_inode_to_obj(new_dir),
+					   new_dentry->d_name.name);
+	}
+	yaffs_gross_unlock(dev);
+
+	if (ret_val == YAFFS_OK) {
+		if (target)
+			inode_dec_link_count(new_dentry->d_inode);
+
+		update_dir_time(old_dir);
+		if (old_dir != new_dir)
+			update_dir_time(new_dir);
+		return 0;
+	} else {
+		return -ENOTEMPTY;
+	}
+}
+
+
+
+
+static int yaffs_unlink(struct inode *dir, struct dentry *dentry)
+{
+	int ret_val;
+
+	struct yaffs_dev *dev;
+	struct yaffs_obj *obj;
+
+	yaffs_trace(YAFFS_TRACE_OS, "yaffs_unlink %d:%s",
+		(int)(dir->i_ino), dentry->d_name.name);
+	obj = yaffs_inode_to_obj(dir);
+	dev = obj->my_dev;
+
+	yaffs_gross_lock(dev);
+
+	ret_val = yaffs_unlinker(obj, dentry->d_name.name);
+
+	if (ret_val == YAFFS_OK) {
+		inode_dec_link_count(dentry->d_inode);
+		dir->i_version++;
+		yaffs_gross_unlock(dev);
+		update_dir_time(dir);
+		return 0;
+	}
+	yaffs_gross_unlock(dev);
+	return -ENOTEMPTY;
+}
+
+
+
+static const struct inode_operations yaffs_dir_inode_operations = {
+	.create = yaffs_create,
+	.lookup = yaffs_lookup,
+	.link = yaffs_link,
+	.unlink = yaffs_unlink,
+	.symlink = yaffs_symlink,
+	.mkdir = yaffs_mkdir,
+	.rmdir = yaffs_unlink,
+	.mknod = yaffs_mknod,
+	.rename = yaffs_rename,
+	.setattr = yaffs_setattr,
+	.setxattr = yaffs_setxattr,
+	.getxattr = yaffs_getxattr,
+	.listxattr = yaffs_listxattr,
+	.removexattr = yaffs_removexattr,
+};
+
+/*-----------------------------------------------------------------*/
+/* Directory search context allows us to unlock access to yaffs during
+ * filldir without causing problems with the directory being modified.
+ * This is similar to the tried and tested mechanism used in yaffs direct.
+ *
+ * A search context iterates along a doubly linked list of siblings in the
+ * directory. If the iterating object is deleted then this would corrupt
+ * the list iteration, likely causing a crash. The search context avoids
+ * this by using the remove_obj_fn to move the search context to the
+ * next object before the object is deleted.
+ *
+ * Many readdirs (and thus seach conexts) may be alive simulateously so
+ * each struct yaffs_dev has a list of these.
+ *
+ * A seach context lives for the duration of a readdir.
+ *
+ * All these functions must be called while yaffs is locked.
+ */
+
+struct yaffs_search_context {
+	struct yaffs_dev *dev;
+	struct yaffs_obj *dir_obj;
+	struct yaffs_obj *next_return;
+	struct list_head others;
+};
+
+/*
+ * yaffs_new_search() creates a new search context, initialises it and
+ * adds it to the device's search context list.
+ *
+ * Called at start of readdir.
+ */
+static struct yaffs_search_context *yaffs_new_search(struct yaffs_obj *dir)
+{
+	struct yaffs_dev *dev = dir->my_dev;
+	struct yaffs_search_context *sc =
+	    kmalloc(sizeof(struct yaffs_search_context), GFP_NOFS);
+	if (sc) {
+		sc->dir_obj = dir;
+		sc->dev = dev;
+		if (list_empty(&sc->dir_obj->variant.dir_variant.children))
+			sc->next_return = NULL;
+		else
+			sc->next_return =
+			    list_entry(dir->variant.dir_variant.children.next,
+				       struct yaffs_obj, siblings);
+		INIT_LIST_HEAD(&sc->others);
+		list_add(&sc->others, &(yaffs_dev_to_lc(dev)->search_contexts));
+	}
+	return sc;
+}
+
+/*
+ * yaffs_search_end() disposes of a search context and cleans up.
+ */
+static void yaffs_search_end(struct yaffs_search_context *sc)
+{
+	if (sc) {
+		list_del(&sc->others);
+		kfree(sc);
+	}
+}
+
+/*
+ * yaffs_search_advance() moves a search context to the next object.
+ * Called when the search iterates or when an object removal causes
+ * the search context to be moved to the next object.
+ */
+static void yaffs_search_advance(struct yaffs_search_context *sc)
+{
+	if (!sc)
+		return;
+
+	if (sc->next_return == NULL ||
+	    list_empty(&sc->dir_obj->variant.dir_variant.children))
+		sc->next_return = NULL;
+	else {
+		struct list_head *next = sc->next_return->siblings.next;
+
+		if (next == &sc->dir_obj->variant.dir_variant.children)
+			sc->next_return = NULL;	/* end of list */
+		else
+			sc->next_return =
+			    list_entry(next, struct yaffs_obj, siblings);
+	}
+}
+
+/*
+ * yaffs_remove_obj_callback() is called when an object is unlinked.
+ * We check open search contexts and advance any which are currently
+ * on the object being iterated.
+ */
+static void yaffs_remove_obj_callback(struct yaffs_obj *obj)
+{
+
+	struct list_head *i;
+	struct yaffs_search_context *sc;
+	struct list_head *search_contexts =
+	    &(yaffs_dev_to_lc(obj->my_dev)->search_contexts);
+
+	/* Iterate through the directory search contexts.
+	 * If any are currently on the object being removed, then advance
+	 * the search context to the next object to prevent a hanging pointer.
+	 */
+	list_for_each(i, search_contexts) {
+		sc = list_entry(i, struct yaffs_search_context, others);
+		if (sc->next_return == obj)
+			yaffs_search_advance(sc);
+	}
+
+}
+
+
+/*-----------------------------------------------------------------*/
+
+#ifdef YAFFS_USE_DIR_ITERATE
+static int yaffs_iterate(struct file *f, struct dir_context *dc)
+{
+	struct yaffs_obj *obj;
+	struct yaffs_dev *dev;
+	struct yaffs_search_context *sc;
+	unsigned long curoffs;
+	struct yaffs_obj *l;
+	int ret_val = 0;
+
+	char name[YAFFS_MAX_NAME_LENGTH + 1];
+
+	obj = yaffs_dentry_to_obj(f->f_dentry);
+	dev = obj->my_dev;
+
+	yaffs_gross_lock(dev);
+
+	yaffs_dev_to_lc(dev)->readdir_process = current;
+
+	sc = yaffs_new_search(obj);
+	if (!sc) {
+		ret_val = -ENOMEM;
+		goto out;
+	}
+
+	if (!dir_emit_dots(f, dc))
+		return 0;
+
+	curoffs = 1;
+
+	while (sc->next_return) {
+		curoffs++;
+		l = sc->next_return;
+		if (curoffs >= dc->pos) {
+			int this_inode = yaffs_get_obj_inode(l);
+			int this_type = yaffs_get_obj_type(l);
+
+			yaffs_get_obj_name(l, name, YAFFS_MAX_NAME_LENGTH + 1);
+			yaffs_trace(YAFFS_TRACE_OS,
+				"yaffs_readdir: %s inode %d",
+				name, yaffs_get_obj_inode(l));
+
+			yaffs_gross_unlock(dev);
+
+			if (!dir_emit(dc,
+				      name,
+				      strlen(name),
+				      this_inode,
+				      this_type)) {
+				yaffs_gross_lock(dev);
+				goto out;
+			}
+
+			yaffs_gross_lock(dev);
+
+			dc->pos++;
+			f->f_pos++;
+		}
+		yaffs_search_advance(sc);
+	}
+
+out:
+	yaffs_search_end(sc);
+	yaffs_dev_to_lc(dev)->readdir_process = NULL;
+	yaffs_gross_unlock(dev);
+
+	return ret_val;
+}
+
+#else
+
+static int yaffs_readdir(struct file *f, void *dirent, filldir_t filldir)
+{
+	struct yaffs_obj *obj;
+	struct yaffs_dev *dev;
+	struct yaffs_search_context *sc;
+	struct inode *inode = f->f_dentry->d_inode;
+	unsigned long offset, curoffs;
+	struct yaffs_obj *l;
+	int ret_val = 0;
+
+	char name[YAFFS_MAX_NAME_LENGTH + 1];
+
+	obj = yaffs_dentry_to_obj(f->f_dentry);
+	dev = obj->my_dev;
+
+	yaffs_gross_lock(dev);
+
+	yaffs_dev_to_lc(dev)->readdir_process = current;
+
+	offset = f->f_pos;
+
+	sc = yaffs_new_search(obj);
+	if (!sc) {
+		ret_val = -ENOMEM;
+		goto out;
+	}
+
+	yaffs_trace(YAFFS_TRACE_OS,
+		"yaffs_readdir: starting at %d", (int)offset);
+
+	if (offset == 0) {
+		yaffs_trace(YAFFS_TRACE_OS,
+			"yaffs_readdir: entry . ino %d",
+			(int)inode->i_ino);
+		yaffs_gross_unlock(dev);
+		if (filldir(dirent, ".", 1, offset, inode->i_ino, DT_DIR) < 0) {
+			yaffs_gross_lock(dev);
+			goto out;
+		}
+		yaffs_gross_lock(dev);
+		offset++;
+		f->f_pos++;
+	}
+	if (offset == 1) {
+		yaffs_trace(YAFFS_TRACE_OS,
+			"yaffs_readdir: entry .. ino %d",
+			(int)f->f_dentry->d_parent->d_inode->i_ino);
+		yaffs_gross_unlock(dev);
+		if (filldir(dirent, "..", 2, offset,
+			    f->f_dentry->d_parent->d_inode->i_ino,
+			    DT_DIR) < 0) {
+			yaffs_gross_lock(dev);
+			goto out;
+		}
+		yaffs_gross_lock(dev);
+		offset++;
+		f->f_pos++;
+	}
+
+	curoffs = 1;
+
+	/* If the directory has changed since the open or last call to
+	   readdir, rewind to after the 2 canned entries. */
+	if (f->f_version != inode->i_version) {
+		offset = 2;
+		f->f_pos = offset;
+		f->f_version = inode->i_version;
+	}
+
+	while (sc->next_return) {
+		curoffs++;
+		l = sc->next_return;
+		if (curoffs >= offset) {
+			int this_inode = yaffs_get_obj_inode(l);
+			int this_type = yaffs_get_obj_type(l);
+
+			yaffs_get_obj_name(l, name, YAFFS_MAX_NAME_LENGTH + 1);
+			yaffs_trace(YAFFS_TRACE_OS,
+				"yaffs_readdir: %s inode %d",
+				name, yaffs_get_obj_inode(l));
+
+			yaffs_gross_unlock(dev);
+
+			if (filldir(dirent,
+				    name,
+				    strlen(name),
+				    offset, this_inode, this_type) < 0) {
+				yaffs_gross_lock(dev);
+				goto out;
+			}
+
+			yaffs_gross_lock(dev);
+
+			offset++;
+			f->f_pos++;
+		}
+		yaffs_search_advance(sc);
+	}
+
+out:
+	yaffs_search_end(sc);
+	yaffs_dev_to_lc(dev)->readdir_process = NULL;
+	yaffs_gross_unlock(dev);
+
+	return ret_val;
+}
+
+#endif
+
+static const struct file_operations yaffs_dir_operations = {
+	.read = generic_read_dir,
+#ifdef YAFFS_USE_DIR_ITERATE
+	.iterate = yaffs_iterate,
+#else
+	.readdir = yaffs_readdir,
+#endif
+	.fsync = yaffs_sync_object,
+	.llseek = generic_file_llseek,
+};
+
+static void yaffs_fill_inode_from_obj(struct inode *inode,
+				      struct yaffs_obj *obj)
+{
+	if (inode && obj) {
+
+		/* Check mode against the variant type and attempt to repair if broken. */
+		u32 mode = obj->yst_mode;
+		switch (obj->variant_type) {
+		case YAFFS_OBJECT_TYPE_FILE:
+			if (!S_ISREG(mode)) {
+				obj->yst_mode &= ~S_IFMT;
+				obj->yst_mode |= S_IFREG;
+			}
+
+			break;
+		case YAFFS_OBJECT_TYPE_SYMLINK:
+			if (!S_ISLNK(mode)) {
+				obj->yst_mode &= ~S_IFMT;
+				obj->yst_mode |= S_IFLNK;
+			}
+
+			break;
+		case YAFFS_OBJECT_TYPE_DIRECTORY:
+			if (!S_ISDIR(mode)) {
+				obj->yst_mode &= ~S_IFMT;
+				obj->yst_mode |= S_IFDIR;
+			}
+
+			break;
+		case YAFFS_OBJECT_TYPE_UNKNOWN:
+		case YAFFS_OBJECT_TYPE_HARDLINK:
+		case YAFFS_OBJECT_TYPE_SPECIAL:
+		default:
+			/* TODO? */
+			break;
+		}
+
+		inode->i_flags |= S_NOATIME;
+
+		inode->i_ino = obj->obj_id;
+		inode->i_mode = obj->yst_mode;
+		inode->i_uid = MAKE_uid(obj->yst_uid);
+		inode->i_gid = MAKE_gid(obj->yst_gid);
+#if (LINUX_VERSION_CODE < KERNEL_VERSION(2, 6, 19))
+		inode->i_blksize = inode->i_sb->s_blocksize;
+#endif
+#if (LINUX_VERSION_CODE > KERNEL_VERSION(2, 5, 0))
+
+		inode->i_rdev = old_decode_dev(obj->yst_rdev);
+		inode->i_atime.tv_sec = (time_t) (obj->yst_atime);
+		inode->i_atime.tv_nsec = 0;
+		inode->i_mtime.tv_sec = (time_t) obj->yst_mtime;
+		inode->i_mtime.tv_nsec = 0;
+		inode->i_ctime.tv_sec = (time_t) obj->yst_ctime;
+		inode->i_ctime.tv_nsec = 0;
+#else
+		inode->i_rdev = obj->yst_rdev;
+		inode->i_atime = obj->yst_atime;
+		inode->i_mtime = obj->yst_mtime;
+		inode->i_ctime = obj->yst_ctime;
+#endif
+		inode->i_size = yaffs_get_obj_length(obj);
+		inode->i_blocks = (inode->i_size + 511) >> 9;
+
+		set_nlink(inode, yaffs_get_obj_link_count(obj));
+
+		yaffs_trace(YAFFS_TRACE_OS,
+			"yaffs_fill_inode mode %x uid %d gid %d size %lld count %d",
+			inode->i_mode, obj->yst_uid, obj->yst_gid,
+			inode->i_size, atomic_read(&inode->i_count));
+
+		switch (obj->yst_mode & S_IFMT) {
+		default:	/* fifo, device or socket */
+#if (LINUX_VERSION_CODE > KERNEL_VERSION(2, 5, 0))
+			init_special_inode(inode, obj->yst_mode,
+					   old_decode_dev(obj->yst_rdev));
+#else
+			init_special_inode(inode, obj->yst_mode,
+					   (dev_t) (obj->yst_rdev));
+#endif
+			break;
+		case S_IFREG:	/* file */
+			inode->i_op = &yaffs_file_inode_operations;
+			inode->i_fop = &yaffs_file_operations;
+			inode->i_mapping->a_ops =
+			    &yaffs_file_address_operations;
+			break;
+		case S_IFDIR:	/* directory */
+			inode->i_op = &yaffs_dir_inode_operations;
+			inode->i_fop = &yaffs_dir_operations;
+			break;
+		case S_IFLNK:	/* symlink */
+			inode->i_op = &yaffs_symlink_inode_operations;
+			break;
+		}
+
+		yaffs_inode_to_obj_lv(inode) = obj;
+
+		obj->my_inode = inode;
+
+	} else {
+		yaffs_trace(YAFFS_TRACE_OS,
+			"yaffs_fill_inode invalid parameters");
+	}
+
+}
+
+
+
+/*
+ * yaffs background thread functions .
+ * yaffs_bg_thread_fn() the thread function
+ * yaffs_bg_start() launches the background thread.
+ * yaffs_bg_stop() cleans up the background thread.
+ *
+ * NB:
+ * The thread should only run after the yaffs is initialised
+ * The thread should be stopped before yaffs is unmounted.
+ * The thread should not do any writing while the fs is in read only.
+ */
+
+static unsigned yaffs_bg_gc_urgency(struct yaffs_dev *dev)
+{
+	unsigned erased_chunks =
+	    dev->n_erased_blocks * dev->param.chunks_per_block;
+	struct yaffs_linux_context *context = yaffs_dev_to_lc(dev);
+	unsigned scattered = 0;	/* Free chunks not in an erased block */
+
+	if (erased_chunks < dev->n_free_chunks)
+		scattered = (dev->n_free_chunks - erased_chunks);
+
+	if (!context->bg_running)
+		return 0;
+	else if (scattered < (dev->param.chunks_per_block * 2))
+		return 0;
+	else if (erased_chunks > dev->n_free_chunks / 2)
+		return 0;
+	else if (erased_chunks > dev->n_free_chunks / 4)
+		return 1;
+	else
+		return 2;
+}
+
+#ifdef YAFFS_COMPILE_BACKGROUND
+
+void yaffs_background_waker(unsigned long data)
+{
+	wake_up_process((struct task_struct *)data);
+}
+
+static int yaffs_bg_thread_fn(void *data)
+{
+	struct yaffs_dev *dev = (struct yaffs_dev *)data;
+	struct yaffs_linux_context *context = yaffs_dev_to_lc(dev);
+	unsigned long now = jiffies;
+	unsigned long next_dir_update = now;
+	unsigned long next_gc = now;
+	unsigned long expires;
+	unsigned int urgency;
+
+	int gc_result;
+	struct timer_list timer;
+
+	yaffs_trace(YAFFS_TRACE_BACKGROUND,
+		"yaffs_background starting for dev %p", (void *)dev);
+
+#ifdef YAFFS_COMPILE_FREEZER
+	set_freezable();
+#endif
+	while (context->bg_running) {
+		yaffs_trace(YAFFS_TRACE_BACKGROUND, "yaffs_background");
+
+		if (kthread_should_stop())
+			break;
+
+#ifdef YAFFS_COMPILE_FREEZER
+		if (try_to_freeze())
+			continue;
+#endif
+		yaffs_gross_lock(dev);
+
+		now = jiffies;
+
+		if (time_after(now, next_dir_update) && yaffs_bg_enable) {
+			yaffs_update_dirty_dirs(dev);
+			next_dir_update = now + HZ;
+		}
+
+		if (time_after(now, next_gc) && yaffs_bg_enable) {
+			if (!dev->is_checkpointed) {
+				urgency = yaffs_bg_gc_urgency(dev);
+				gc_result = yaffs_bg_gc(dev, urgency);
+				if (urgency > 1)
+					next_gc = now + HZ / 20 + 1;
+				else if (urgency > 0)
+					next_gc = now + HZ / 10 + 1;
+				else
+					next_gc = now + HZ * 2;
+			} else	{
+			        /*
+				 * gc not running so set to next_dir_update
+				 * to cut down on wake ups
+				 */
+				next_gc = next_dir_update;
+                        }
+		}
+		yaffs_gross_unlock(dev);
+#if 1
+		expires = next_dir_update;
+		if (time_before(next_gc, expires))
+			expires = next_gc;
+		if (time_before(expires, now))
+			expires = now + HZ;
+
+		Y_INIT_TIMER(&timer);
+		timer.expires = expires + 1;
+		timer.data = (unsigned long)current;
+		timer.function = yaffs_background_waker;
+
+		set_current_state(TASK_INTERRUPTIBLE);
+		add_timer(&timer);
+		schedule();
+		del_timer_sync(&timer);
+#else
+		msleep(10);
+#endif
+	}
+
+	return 0;
+}
+
+static int yaffs_bg_start(struct yaffs_dev *dev)
+{
+	int retval = 0;
+	struct yaffs_linux_context *context = yaffs_dev_to_lc(dev);
+
+	if (dev->read_only)
+		return -1;
+
+	context->bg_running = 1;
+
+	context->bg_thread = kthread_run(yaffs_bg_thread_fn,
+					 (void *)dev, "yaffs-bg-%d",
+					 context->mount_id);
+
+	if (IS_ERR(context->bg_thread)) {
+		retval = PTR_ERR(context->bg_thread);
+		context->bg_thread = NULL;
+		context->bg_running = 0;
+	}
+	return retval;
+}
+
+static void yaffs_bg_stop(struct yaffs_dev *dev)
+{
+	struct yaffs_linux_context *ctxt = yaffs_dev_to_lc(dev);
+
+	ctxt->bg_running = 0;
+
+	if (ctxt->bg_thread) {
+		kthread_stop(ctxt->bg_thread);
+		ctxt->bg_thread = NULL;
+	}
+}
+#else
+static int yaffs_bg_thread_fn(void *data)
+{
+	return 0;
+}
+
+static int yaffs_bg_start(struct yaffs_dev *dev)
+{
+	return 0;
+}
+
+static void yaffs_bg_stop(struct yaffs_dev *dev)
+{
+}
+#endif
+
+
+static void yaffs_flush_inodes(struct super_block *sb)
+{
+	struct inode *iptr;
+	struct yaffs_obj *obj;
+
+	list_for_each_entry(iptr, &sb->s_inodes, i_sb_list) {
+		obj = yaffs_inode_to_obj(iptr);
+		if (obj) {
+			yaffs_trace(YAFFS_TRACE_OS,
+				"flushing obj %d",
+				obj->obj_id);
+			yaffs_flush_file(obj, 1, 0, 0);
+		}
+	}
+}
+
+static void yaffs_flush_super(struct super_block *sb, int do_checkpoint)
+{
+	struct yaffs_dev *dev = yaffs_super_to_dev(sb);
+	if (!dev)
+		return;
+
+	yaffs_flush_inodes(sb);
+	yaffs_update_dirty_dirs(dev);
+	yaffs_flush_whole_cache(dev, 1);
+	if (do_checkpoint)
+		yaffs_checkpoint_save(dev);
+}
+
+static LIST_HEAD(yaffs_context_list);
+struct mutex yaffs_context_lock;
+
+static void yaffs_put_super(struct super_block *sb)
+{
+	struct yaffs_dev *dev = yaffs_super_to_dev(sb);
+	struct mtd_info *mtd = yaffs_dev_to_mtd(dev);
+
+	yaffs_trace(YAFFS_TRACE_OS | YAFFS_TRACE_ALWAYS,
+			"yaffs_put_super");
+
+	yaffs_trace(YAFFS_TRACE_OS | YAFFS_TRACE_BACKGROUND,
+		"Shutting down yaffs background thread");
+	yaffs_bg_stop(dev);
+	yaffs_trace(YAFFS_TRACE_OS | YAFFS_TRACE_BACKGROUND,
+		"yaffs background thread shut down");
+
+	yaffs_gross_lock(dev);
+
+	yaffs_flush_super(sb, 1);
+
+	yaffs_deinitialise(dev);
+
+	yaffs_gross_unlock(dev);
+
+	mutex_lock(&yaffs_context_lock);
+	list_del_init(&(yaffs_dev_to_lc(dev)->context_list));
+	mutex_unlock(&yaffs_context_lock);
+
+	if (yaffs_dev_to_lc(dev)->spare_buffer) {
+		kfree(yaffs_dev_to_lc(dev)->spare_buffer);
+		yaffs_dev_to_lc(dev)->spare_buffer = NULL;
+	}
+
+	kfree(dev);
+
+	yaffs_put_mtd_device(mtd);
+
+	yaffs_trace(YAFFS_TRACE_OS | YAFFS_TRACE_ALWAYS,
+			"yaffs_put_super done");
+}
+
+
+static unsigned yaffs_gc_control_callback(struct yaffs_dev *dev)
+{
+	return yaffs_gc_control;
+}
+
+
+#ifdef YAFFS_COMPILE_EXPORTFS
+
+static struct inode *yaffs2_nfs_get_inode(struct super_block *sb, uint64_t ino,
+					  uint32_t generation)
+{
+	return Y_IGET(sb, ino);
+}
+
+static struct dentry *yaffs2_fh_to_dentry(struct super_block *sb,
+					  struct fid *fid, int fh_len,
+					  int fh_type)
+{
+	return generic_fh_to_dentry(sb, fid, fh_len, fh_type,
+				    yaffs2_nfs_get_inode);
+}
+
+static struct dentry *yaffs2_fh_to_parent(struct super_block *sb,
+					  struct fid *fid, int fh_len,
+					  int fh_type)
+{
+	return generic_fh_to_parent(sb, fid, fh_len, fh_type,
+				    yaffs2_nfs_get_inode);
+}
+
+struct dentry *yaffs2_get_parent(struct dentry *dentry)
+{
+
+	struct super_block *sb = dentry->d_inode->i_sb;
+	struct dentry *parent = ERR_PTR(-ENOENT);
+	struct inode *inode;
+	unsigned long parent_ino;
+	struct yaffs_obj *d_obj;
+	struct yaffs_obj *parent_obj;
+
+	d_obj = yaffs_inode_to_obj(dentry->d_inode);
+
+	if (d_obj) {
+		parent_obj = d_obj->parent;
+		if (parent_obj) {
+			parent_ino = yaffs_get_obj_inode(parent_obj);
+			inode = Y_IGET(sb, parent_ino);
+
+			if (IS_ERR(inode)) {
+				parent = ERR_CAST(inode);
+			} else {
+				parent = d_obtain_alias(inode);
+				if (!IS_ERR(parent)) {
+					parent = ERR_PTR(-ENOMEM);
+					iput(inode);
+				}
+			}
+		}
+	}
+
+	return parent;
+}
+
+/* Just declare a zero structure as a NULL value implies
+ * using the default functions of exportfs.
+ */
+
+static struct export_operations yaffs_export_ops = {
+	.fh_to_dentry = yaffs2_fh_to_dentry,
+	.fh_to_parent = yaffs2_fh_to_parent,
+	.get_parent = yaffs2_get_parent,
+};
+
+#endif
+
+static void yaffs_unstitch_obj(struct inode *inode, struct yaffs_obj *obj)
+{
+	/* Clear the association between the inode and
+	 * the struct yaffs_obj.
+	 */
+	obj->my_inode = NULL;
+	yaffs_inode_to_obj_lv(inode) = NULL;
+
+	/* If the object freeing was deferred, then the real
+	 * free happens now.
+	 * This should fix the inode inconsistency problem.
+	 */
+	yaffs_handle_defered_free(obj);
+}
+
+#ifdef YAFFS_HAS_EVICT_INODE
+/* yaffs_evict_inode combines into one operation what was previously done in
+ * yaffs_clear_inode() and yaffs_delete_inode()
+ *
+ */
+static void yaffs_evict_inode(struct inode *inode)
+{
+	struct yaffs_obj *obj;
+	struct yaffs_dev *dev;
+	int deleteme = 0;
+
+	obj = yaffs_inode_to_obj(inode);
+
+	yaffs_trace(YAFFS_TRACE_OS,
+		"yaffs_evict_inode: ino %d, count %d %s",
+		(int)inode->i_ino, atomic_read(&inode->i_count),
+		obj ? "object exists" : "null object");
+
+	if (!inode->i_nlink && !is_bad_inode(inode))
+		deleteme = 1;
+	truncate_inode_pages(&inode->i_data, 0);
+	Y_CLEAR_INODE(inode);
+
+	if (deleteme && obj) {
+		dev = obj->my_dev;
+		yaffs_gross_lock(dev);
+		yaffs_del_obj(obj);
+		yaffs_gross_unlock(dev);
+	}
+	if (obj) {
+		dev = obj->my_dev;
+		yaffs_gross_lock(dev);
+		yaffs_unstitch_obj(inode, obj);
+		yaffs_gross_unlock(dev);
+	}
+}
+#else
+
+/* clear is called to tell the fs to release any per-inode data it holds.
+ * The object might still exist on disk and is just being thrown out of the cache
+ * or else the object has actually been deleted and we're being called via
+ * the chain
+ *   yaffs_delete_inode() -> clear_inode()->yaffs_clear_inode()
+ */
+
+static void yaffs_clear_inode(struct inode *inode)
+{
+	struct yaffs_obj *obj;
+	struct yaffs_dev *dev;
+
+	obj = yaffs_inode_to_obj(inode);
+
+	yaffs_trace(YAFFS_TRACE_OS,
+		"yaffs_clear_inode: ino %d, count %d %s",
+		(int)inode->i_ino, atomic_read(&inode->i_count),
+		obj ? "object exists" : "null object");
+
+	if (obj) {
+		dev = obj->my_dev;
+		yaffs_gross_lock(dev);
+		yaffs_unstitch_obj(inode, obj);
+		yaffs_gross_unlock(dev);
+	}
+
+}
+
+/* delete is called when the link count is zero and the inode
+ * is put (ie. nobody wants to know about it anymore, time to
+ * delete the file).
+ * NB Must call clear_inode()
+ */
+static void yaffs_delete_inode(struct inode *inode)
+{
+	struct yaffs_obj *obj = yaffs_inode_to_obj(inode);
+	struct yaffs_dev *dev;
+
+	yaffs_trace(YAFFS_TRACE_OS,
+		"yaffs_delete_inode: ino %d, count %d %s",
+		(int)inode->i_ino, atomic_read(&inode->i_count),
+		obj ? "object exists" : "null object");
+
+	if (obj) {
+		dev = obj->my_dev;
+		yaffs_gross_lock(dev);
+		yaffs_del_obj(obj);
+		yaffs_gross_unlock(dev);
+	}
+#if (LINUX_VERSION_CODE > KERNEL_VERSION(2, 6, 13))
+	truncate_inode_pages(&inode->i_data, 0);
+#endif
+	clear_inode(inode);
+}
+#endif
+
+
+
+
+#if (LINUX_VERSION_CODE > KERNEL_VERSION(2, 6, 17))
+static int yaffs_statfs(struct dentry *dentry, struct kstatfs *buf)
+{
+	struct yaffs_dev *dev = yaffs_dentry_to_obj(dentry)->my_dev;
+	struct super_block *sb = dentry->d_sb;
+#elif (LINUX_VERSION_CODE > KERNEL_VERSION(2, 5, 0))
+static int yaffs_statfs(struct super_block *sb, struct kstatfs *buf)
+{
+	struct yaffs_dev *dev = yaffs_super_to_dev(sb);
+#else
+static int yaffs_statfs(struct super_block *sb, struct statfs *buf)
+{
+	struct yaffs_dev *dev = yaffs_super_to_dev(sb);
+#endif
+
+	yaffs_trace(YAFFS_TRACE_OS, "yaffs_statfs");
+
+	yaffs_gross_lock(dev);
+
+	buf->f_type = YAFFS_MAGIC;
+	buf->f_bsize = sb->s_blocksize;
+	buf->f_namelen = 255;
+
+	if (dev->data_bytes_per_chunk & (dev->data_bytes_per_chunk - 1)) {
+		/* Do this if chunk size is not a power of 2 */
+
+		uint64_t bytes_in_dev;
+		uint64_t bytes_free;
+
+		bytes_in_dev =
+		    ((uint64_t)
+		     ((dev->param.end_block - dev->param.start_block +
+		       1))) * ((uint64_t) (dev->param.chunks_per_block *
+					   dev->data_bytes_per_chunk));
+
+		do_div(bytes_in_dev, sb->s_blocksize);	/* bytes_in_dev becomes the number of blocks */
+		buf->f_blocks = bytes_in_dev;
+
+		bytes_free = ((uint64_t) (yaffs_get_n_free_chunks(dev))) *
+		    ((uint64_t) (dev->data_bytes_per_chunk));
+
+		do_div(bytes_free, sb->s_blocksize);
+
+		buf->f_bfree = bytes_free;
+
+	} else if (sb->s_blocksize > dev->data_bytes_per_chunk) {
+
+		buf->f_blocks =
+		    (dev->param.end_block - dev->param.start_block + 1) *
+		    dev->param.chunks_per_block /
+		    (sb->s_blocksize / dev->data_bytes_per_chunk);
+		buf->f_bfree =
+		    yaffs_get_n_free_chunks(dev) /
+		    (sb->s_blocksize / dev->data_bytes_per_chunk);
+	} else {
+		buf->f_blocks =
+		    (dev->param.end_block - dev->param.start_block + 1) *
+		    dev->param.chunks_per_block *
+		    (dev->data_bytes_per_chunk / sb->s_blocksize);
+
+		buf->f_bfree =
+		    yaffs_get_n_free_chunks(dev) *
+		    (dev->data_bytes_per_chunk / sb->s_blocksize);
+	}
+
+	buf->f_files = 0;
+	buf->f_ffree = 0;
+	buf->f_bavail = buf->f_bfree;
+
+	yaffs_gross_unlock(dev);
+	return 0;
+}
+
+
+
+static int yaffs_do_sync_fs(struct super_block *sb, int request_checkpoint)
+{
+
+	struct yaffs_dev *dev = yaffs_super_to_dev(sb);
+	unsigned int oneshot_checkpoint = (yaffs_auto_checkpoint & 4);
+	unsigned gc_urgent = yaffs_bg_gc_urgency(dev);
+	int do_checkpoint;
+	int dirty = yaffs_check_super_dirty(dev);
+
+	yaffs_trace(YAFFS_TRACE_OS | YAFFS_TRACE_SYNC | YAFFS_TRACE_BACKGROUND,
+		"yaffs_do_sync_fs: gc-urgency %d %s %s%s",
+		gc_urgent,
+		dirty ? "dirty" : "clean",
+		request_checkpoint ? "checkpoint requested" : "no checkpoint",
+		oneshot_checkpoint ? " one-shot" : "");
+
+	yaffs_gross_lock(dev);
+	do_checkpoint = ((request_checkpoint && !gc_urgent) ||
+			 oneshot_checkpoint) && !dev->is_checkpointed;
+
+	if (dirty || do_checkpoint) {
+		yaffs_flush_super(sb, !dev->is_checkpointed && do_checkpoint);
+		yaffs_clear_super_dirty(dev);
+		if (oneshot_checkpoint)
+			yaffs_auto_checkpoint &= ~4;
+	}
+	yaffs_gross_unlock(dev);
+
+	return 0;
+}
+
+
+#ifdef YAFFS_HAS_WRITE_SUPER
+#if (LINUX_VERSION_CODE > KERNEL_VERSION(2, 6, 17))
+static void yaffs_write_super(struct super_block *sb)
+#else
+static int yaffs_write_super(struct super_block *sb)
+#endif
+{
+	unsigned request_checkpoint = (yaffs_auto_checkpoint >= 2);
+
+	yaffs_trace(YAFFS_TRACE_OS | YAFFS_TRACE_SYNC | YAFFS_TRACE_BACKGROUND,
+		"yaffs_write_super %s",
+		request_checkpoint ? " checkpt" : "");
+
+	yaffs_do_sync_fs(sb, request_checkpoint);
+
+#if (LINUX_VERSION_CODE < KERNEL_VERSION(2, 6, 18))
+	return 0;
+#endif
+}
+#endif
+
+#if (LINUX_VERSION_CODE > KERNEL_VERSION(2, 6, 17))
+static int yaffs_sync_fs(struct super_block *sb, int wait)
+#else
+static int yaffs_sync_fs(struct super_block *sb)
+#endif
+{
+	unsigned request_checkpoint = (yaffs_auto_checkpoint >= 1);
+
+	yaffs_trace(YAFFS_TRACE_OS | YAFFS_TRACE_SYNC,
+		"yaffs_sync_fs%s", request_checkpoint ? " checkpt" : "");
+
+	yaffs_do_sync_fs(sb, request_checkpoint);
+
+	return 0;
+}
+
+/* the function only is used to change dev->read_only when this file system
+ * is remounted.
+ */
+static int yaffs_remount_fs(struct super_block *sb, int *flags, char *data)
+{
+	int read_only = 0;
+	struct mtd_info *mtd;
+	struct yaffs_dev *dev = 0;
+
+	/* Get the device */
+	mtd = get_mtd_device(NULL, MINOR(sb->s_dev));
+	if (!mtd) {
+		yaffs_trace(YAFFS_TRACE_ALWAYS,
+			"MTD device #%u doesn't appear to exist",
+			MINOR(sb->s_dev));
+		return 1;
+	}
+
+	/* Check it's NAND */
+	if (mtd->type != MTD_NANDFLASH) {
+		yaffs_trace(YAFFS_TRACE_ALWAYS,
+			"MTD device is not NAND it's type %d",
+			mtd->type);
+		return 1;
+	}
+
+	read_only = ((*flags & MS_RDONLY) != 0);
+	if (!read_only && !(mtd->flags & MTD_WRITEABLE)) {
+		read_only = 1;
+		printk(KERN_INFO
+			"yaffs: mtd is read only, setting superblock read only");
+		*flags |= MS_RDONLY;
+	}
+
+	dev = sb->s_fs_info;
+	dev->read_only = read_only;
+
+	return 0;
+}
+
+static const struct super_operations yaffs_super_ops = {
+	.statfs = yaffs_statfs,
+
+#ifndef YAFFS_USE_OWN_IGET
+	.read_inode = yaffs_read_inode,
+#endif
+#ifdef YAFFS_HAS_PUT_INODE
+	.put_inode = yaffs_put_inode,
+#endif
+	.put_super = yaffs_put_super,
+#ifdef YAFFS_HAS_EVICT_INODE
+	.evict_inode = yaffs_evict_inode,
+#else
+	.delete_inode = yaffs_delete_inode,
+	.clear_inode = yaffs_clear_inode,
+#endif
+	.sync_fs = yaffs_sync_fs,
+#ifdef YAFFS_HAS_WRITE_SUPER
+	.write_super = yaffs_write_super,
+#endif
+	.remount_fs = yaffs_remount_fs,
+};
+
+struct yaffs_options {
+	int inband_tags;
+	int skip_checkpoint_read;
+	int skip_checkpoint_write;
+	int no_cache;
+	int tags_ecc_on;
+	int tags_ecc_overridden;
+	int lazy_loading_enabled;
+	int lazy_loading_overridden;
+	int empty_lost_and_found;
+	int empty_lost_and_found_overridden;
+	int disable_summary;
+};
+
+#define MAX_OPT_LEN 30
+static int yaffs_parse_options(struct yaffs_options *options,
+			       const char *options_str)
+{
+	char cur_opt[MAX_OPT_LEN + 1];
+	int p;
+	int error = 0;
+
+	/* Parse through the options which is a comma seperated list */
+
+	while (options_str && *options_str && !error) {
+		memset(cur_opt, 0, MAX_OPT_LEN + 1);
+		p = 0;
+
+		while (*options_str == ',')
+			options_str++;
+
+		while (*options_str && *options_str != ',') {
+			if (p < MAX_OPT_LEN) {
+				cur_opt[p] = *options_str;
+				p++;
+			}
+			options_str++;
+		}
+
+		if (!strcmp(cur_opt, "inband-tags")) {
+			options->inband_tags = 1;
+		} else if (!strcmp(cur_opt, "tags-ecc-off")) {
+			options->tags_ecc_on = 0;
+			options->tags_ecc_overridden = 1;
+		} else if (!strcmp(cur_opt, "tags-ecc-on")) {
+			options->tags_ecc_on = 1;
+			options->tags_ecc_overridden = 1;
+		} else if (!strcmp(cur_opt, "lazy-loading-off")) {
+			options->lazy_loading_enabled = 0;
+			options->lazy_loading_overridden = 1;
+		} else if (!strcmp(cur_opt, "lazy-loading-on")) {
+			options->lazy_loading_enabled = 1;
+			options->lazy_loading_overridden = 1;
+		} else if (!strcmp(cur_opt, "disable-summary")) {
+			options->disable_summary = 1;
+		} else if (!strcmp(cur_opt, "empty-lost-and-found-off")) {
+			options->empty_lost_and_found = 0;
+			options->empty_lost_and_found_overridden = 1;
+		} else if (!strcmp(cur_opt, "empty-lost-and-found-on")) {
+			options->empty_lost_and_found = 1;
+			options->empty_lost_and_found_overridden = 1;
+		} else if (!strcmp(cur_opt, "no-cache")) {
+			options->no_cache = 1;
+		} else if (!strcmp(cur_opt, "no-checkpoint-read")) {
+			options->skip_checkpoint_read = 1;
+		} else if (!strcmp(cur_opt, "no-checkpoint-write")) {
+			options->skip_checkpoint_write = 1;
+		} else if (!strcmp(cur_opt, "no-checkpoint")) {
+			options->skip_checkpoint_read = 1;
+			options->skip_checkpoint_write = 1;
+		} else {
+			printk(KERN_INFO "yaffs: Bad mount option \"%s\"\n",
+			       cur_opt);
+			error = 1;
+		}
+	}
+
+	return error;
+}
+
+
+static struct dentry *yaffs_make_root(struct inode *inode)
+{
+#if (LINUX_VERSION_CODE < KERNEL_VERSION(3, 4, 0))
+	struct dentry *root = d_alloc_root(inode);
+
+	if (!root)
+		iput(inode);
+
+        return root;
+#else
+        return d_make_root(inode);
+#endif
+}
+
+
+
+
+static struct super_block *yaffs_internal_read_super(int yaffs_version,
+						     struct super_block *sb,
+						     void *data, int silent)
+{
+	int n_blocks;
+	struct inode *inode = NULL;
+	struct dentry *root;
+	struct yaffs_dev *dev = 0;
+	char devname_buf[BDEVNAME_SIZE + 1];
+	struct mtd_info *mtd;
+	int err;
+	char *data_str = (char *)data;
+	struct yaffs_linux_context *context = NULL;
+	struct yaffs_param *param;
+
+	int read_only = 0;
+	int inband_tags = 0;
+
+	struct yaffs_options options;
+
+	unsigned mount_id;
+	int found;
+	struct yaffs_linux_context *context_iterator;
+	struct list_head *l;
+
+	if (!sb) {
+		printk(KERN_INFO "yaffs: sb is NULL\n");
+		return NULL;
+        }
+
+	sb->s_magic = YAFFS_MAGIC;
+	sb->s_op = &yaffs_super_ops;
+	sb->s_flags |= MS_NOATIME;
+
+	read_only = ((sb->s_flags & MS_RDONLY) != 0);
+
+#ifdef YAFFS_COMPILE_EXPORTFS
+	sb->s_export_op = &yaffs_export_ops;
+#endif
+
+	if (!sb->s_dev)
+		printk(KERN_INFO "yaffs: sb->s_dev is NULL\n");
+	else if (!yaffs_devname(sb, devname_buf))
+		printk(KERN_INFO "yaffs: devname is NULL\n");
+	else
+		printk(KERN_INFO "yaffs: dev is %d name is \"%s\" %s\n",
+		       sb->s_dev,
+		       yaffs_devname(sb, devname_buf), read_only ? "ro" : "rw");
+
+	if (!data_str)
+		data_str = "";
+
+	printk(KERN_INFO "yaffs: passed flags \"%s\"\n", data_str);
+
+	memset(&options, 0, sizeof(options));
+
+	if (yaffs_parse_options(&options, data_str)) {
+		/* Option parsing failed */
+		return NULL;
+	}
+
+	sb->s_blocksize = PAGE_CACHE_SIZE;
+	sb->s_blocksize_bits = PAGE_CACHE_SHIFT;
+
+	yaffs_trace(YAFFS_TRACE_OS,
+		"yaffs_read_super: Using yaffs%d", yaffs_version);
+	yaffs_trace(YAFFS_TRACE_OS,
+		"yaffs_read_super: block size %d", (int)(sb->s_blocksize));
+
+	yaffs_trace(YAFFS_TRACE_ALWAYS,
+		"yaffs: Attempting MTD mount of %u.%u,\"%s\"",
+		MAJOR(sb->s_dev), MINOR(sb->s_dev),
+		yaffs_devname(sb, devname_buf));
+
+	/* Get the device */
+	mtd = get_mtd_device(NULL, MINOR(sb->s_dev));
+	if (IS_ERR(mtd)) {
+		yaffs_trace(YAFFS_TRACE_ALWAYS,
+			"yaffs: MTD device %u either not valid or unavailable",
+			MINOR(sb->s_dev));
+		return NULL;
+	}
+
+	if (yaffs_auto_select && yaffs_version == 1 && WRITE_SIZE(mtd) >= 2048) {
+		yaffs_trace(YAFFS_TRACE_ALWAYS, "auto selecting yaffs2");
+		yaffs_version = 2;
+	}
+
+	/* Added NCB 26/5/2006 for completeness */
+	if (yaffs_version == 2 && !options.inband_tags
+	    && WRITE_SIZE(mtd) == 512) {
+		yaffs_trace(YAFFS_TRACE_ALWAYS, "auto selecting yaffs1");
+		yaffs_version = 1;
+	}
+
+	if (mtd->oobavail < sizeof(struct yaffs_packed_tags2) ||
+	    options.inband_tags)
+		inband_tags = 1;
+
+	if(yaffs_verify_mtd(mtd, yaffs_version, inband_tags) < 0)
+		return NULL;
+
+	/* OK, so if we got here, we have an MTD that's NAND and looks
+	 * like it has the right capabilities
+	 * Set the struct yaffs_dev up for mtd
+	 */
+
+	if (!read_only && !(mtd->flags & MTD_WRITEABLE)) {
+		read_only = 1;
+		printk(KERN_INFO
+		       "yaffs: mtd is read only, setting superblock read only\n"
+		);
+		sb->s_flags |= MS_RDONLY;
+	}
+
+	dev = kmalloc(sizeof(struct yaffs_dev), GFP_KERNEL);
+	context = kmalloc(sizeof(struct yaffs_linux_context), GFP_KERNEL);
+
+	if (!dev || !context) {
+		kfree(dev);
+		kfree(context);
+		dev = NULL;
+		context = NULL;
+
+		/* Deep shit could not allocate device structure */
+		yaffs_trace(YAFFS_TRACE_ALWAYS,
+			"yaffs_read_super: Failed trying to allocate struct yaffs_dev."
+		);
+		return NULL;
+	}
+	memset(dev, 0, sizeof(struct yaffs_dev));
+	param = &(dev->param);
+
+	memset(context, 0, sizeof(struct yaffs_linux_context));
+	dev->os_context = context;
+	INIT_LIST_HEAD(&(context->context_list));
+	context->dev = dev;
+	context->super = sb;
+
+	dev->read_only = read_only;
+
+#if (LINUX_VERSION_CODE > KERNEL_VERSION(2, 5, 0))
+	sb->s_fs_info = dev;
+#else
+	sb->u.generic_sbp = dev;
+#endif
+
+
+	dev->driver_context = mtd;
+	param->name = mtd->name;
+
+	/* Set up the memory size parameters.... */
+
+
+	param->n_reserved_blocks = 5;
+	param->n_caches = (options.no_cache) ? 0 : 10;
+	param->inband_tags = inband_tags;
+
+	param->enable_xattr = 1;
+	if (options.lazy_loading_overridden)
+		param->disable_lazy_load = !options.lazy_loading_enabled;
+
+	param->defered_dir_update = 1;
+
+	if (options.tags_ecc_overridden)
+		param->no_tags_ecc = !options.tags_ecc_on;
+
+	param->empty_lost_n_found = 1;
+	param->refresh_period = 500;
+	param->disable_summary = options.disable_summary;
+
+
+#ifdef CONFIG_YAFFS_DISABLE_BAD_BLOCK_MARKING
+	param->disable_bad_block_marking  = 1;
+#endif
+	if (options.empty_lost_and_found_overridden)
+		param->empty_lost_n_found = options.empty_lost_and_found;
+
+	/* ... and the functions. */
+	if (yaffs_version == 2) {
+		param->is_yaffs2 = 1;
+#if (LINUX_VERSION_CODE > KERNEL_VERSION(2, 6, 17))
+		param->total_bytes_per_chunk = mtd->writesize;
+		param->chunks_per_block = mtd->erasesize / mtd->writesize;
+#else
+		param->total_bytes_per_chunk = mtd->oobblock;
+		param->chunks_per_block = mtd->erasesize / mtd->oobblock;
+#endif
+		n_blocks = YCALCBLOCKS(mtd->size, mtd->erasesize);
+
+		param->start_block = 0;
+		param->end_block = n_blocks - 1;
+	} else {
+		param->is_yaffs2 = 0;
+		n_blocks = YCALCBLOCKS(mtd->size,
+			     YAFFS_CHUNKS_PER_BLOCK * YAFFS_BYTES_PER_CHUNK);
+
+		param->chunks_per_block = YAFFS_CHUNKS_PER_BLOCK;
+		param->total_bytes_per_chunk = YAFFS_BYTES_PER_CHUNK;
+	}
+
+	param->start_block = 0;
+	param->end_block = n_blocks - 1;
+
+	yaffs_mtd_drv_install(dev);
+
+	param->sb_dirty_fn = yaffs_set_super_dirty;
+	param->gc_control_fn = yaffs_gc_control_callback;
+
+	yaffs_dev_to_lc(dev)->super = sb;
+
+	param->use_nand_ecc = 1;
+
+	param->skip_checkpt_rd = options.skip_checkpoint_read;
+	param->skip_checkpt_wr = options.skip_checkpoint_write;
+
+	mutex_lock(&yaffs_context_lock);
+	/* Get a mount id */
+	found = 0;
+	for (mount_id = 0; !found; mount_id++) {
+		found = 1;
+		list_for_each(l, &yaffs_context_list) {
+			context_iterator =
+			    list_entry(l, struct yaffs_linux_context,
+				       context_list);
+			if (context_iterator->mount_id == mount_id)
+				found = 0;
+		}
+	}
+	context->mount_id = mount_id;
+
+	list_add_tail(&(yaffs_dev_to_lc(dev)->context_list),
+		      &yaffs_context_list);
+	mutex_unlock(&yaffs_context_lock);
+
+	/* Directory search handling... */
+	INIT_LIST_HEAD(&(yaffs_dev_to_lc(dev)->search_contexts));
+	param->remove_obj_fn = yaffs_remove_obj_callback;
+
+	mutex_init(&(yaffs_dev_to_lc(dev)->gross_lock));
+
+	yaffs_gross_lock(dev);
+
+	err = yaffs_guts_initialise(dev);
+
+	yaffs_trace(YAFFS_TRACE_OS,
+		"yaffs_read_super: guts initialised %s",
+		(err == YAFFS_OK) ? "OK" : "FAILED");
+
+	if (err == YAFFS_OK)
+		yaffs_bg_start(dev);
+
+	if (!context->bg_thread)
+		param->defered_dir_update = 0;
+
+	sb->s_maxbytes = yaffs_max_file_size(dev);
+
+	/* Release lock before yaffs_get_inode() */
+	yaffs_gross_unlock(dev);
+
+	/* Create root inode */
+	if (err == YAFFS_OK)
+		inode = yaffs_get_inode(sb, S_IFDIR | 0755, 0, yaffs_root(dev));
+
+	if (!inode)
+		return NULL;
+
+	inode->i_op = &yaffs_dir_inode_operations;
+	inode->i_fop = &yaffs_dir_operations;
+
+	yaffs_trace(YAFFS_TRACE_OS, "yaffs_read_super: got root inode");
+
+	root = yaffs_make_root(inode);
+
+	if (!root)
+		return NULL;
+
+	sb->s_root = root;
+	if(!dev->is_checkpointed)
+		yaffs_set_super_dirty(dev);
+
+	yaffs_trace(YAFFS_TRACE_ALWAYS,
+		"yaffs_read_super: is_checkpointed %d",
+		dev->is_checkpointed);
+
+	yaffs_trace(YAFFS_TRACE_OS, "yaffs_read_super: done");
+	return sb;
+}
+
+#if (LINUX_VERSION_CODE > KERNEL_VERSION(2, 5, 0))
+static int yaffs_internal_read_super_mtd(struct super_block *sb, void *data,
+					 int silent)
+{
+	return yaffs_internal_read_super(1, sb, data, silent) ? 0 : -EINVAL;
+}
+
+#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 39))
+static struct dentry *yaffs_mount(struct file_system_type *fs_type, int flags,
+        const char *dev_name, void *data)
+{
+    return mount_bdev(fs_type, flags, dev_name, data, yaffs_internal_read_super_mtd);
+}
+#elif (LINUX_VERSION_CODE > KERNEL_VERSION(2, 6, 17))
+static int yaffs_read_super(struct file_system_type *fs,
+			    int flags, const char *dev_name,
+			    void *data, struct vfsmount *mnt)
+{
+
+	return get_sb_bdev(fs, flags, dev_name, data,
+			   yaffs_internal_read_super_mtd, mnt);
+}
+#else
+static struct super_block *yaffs_read_super(struct file_system_type *fs,
+					    int flags, const char *dev_name,
+					    void *data)
+{
+
+	return get_sb_bdev(fs, flags, dev_name, data,
+			   yaffs_internal_read_super_mtd);
+}
+#endif
+
+static struct file_system_type yaffs_fs_type = {
+	.owner = THIS_MODULE,
+	.name = "yaffs",
+#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 39))
+        .mount = yaffs_mount,
+#else
+        .get_sb = yaffs_read_super,
+#endif
+     	.kill_sb = kill_block_super,
+	.fs_flags = FS_REQUIRES_DEV,
+};
+#else
+static struct super_block *yaffs_read_super(struct super_block *sb, void *data,
+					    int silent)
+{
+	return yaffs_internal_read_super(1, sb, data, silent);
+}
+
+static DECLARE_FSTYPE(yaffs_fs_type, "yaffs", yaffs_read_super,
+		      FS_REQUIRES_DEV);
+#endif
+
+
+#if (LINUX_VERSION_CODE > KERNEL_VERSION(2, 5, 0))
+static int yaffs2_internal_read_super_mtd(struct super_block *sb, void *data,
+					  int silent)
+{
+	return yaffs_internal_read_super(2, sb, data, silent) ? 0 : -EINVAL;
+}
+
+#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 39))
+static struct dentry *yaffs2_mount(struct file_system_type *fs_type, int flags,
+        const char *dev_name, void *data)
+{
+        return mount_bdev(fs_type, flags, dev_name, data, yaffs2_internal_read_super_mtd);
+}
+#elif (LINUX_VERSION_CODE > KERNEL_VERSION(2, 6, 17))
+static int yaffs2_read_super(struct file_system_type *fs,
+			     int flags, const char *dev_name, void *data,
+			     struct vfsmount *mnt)
+{
+	return get_sb_bdev(fs, flags, dev_name, data,
+			   yaffs2_internal_read_super_mtd, mnt);
+}
+#else
+static struct super_block *yaffs2_read_super(struct file_system_type *fs,
+					     int flags, const char *dev_name,
+					     void *data)
+{
+
+	return get_sb_bdev(fs, flags, dev_name, data,
+			   yaffs2_internal_read_super_mtd);
+}
+#endif
+
+static struct file_system_type yaffs2_fs_type = {
+	.owner = THIS_MODULE,
+	.name = "yaffs2",
+#if (LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 39))
+        .mount = yaffs2_mount,
+#else
+        .get_sb = yaffs2_read_super,
+#endif
+     	.kill_sb = kill_block_super,
+	.fs_flags = FS_REQUIRES_DEV,
+};
+#else
+static struct super_block *yaffs2_read_super(struct super_block *sb,
+					     void *data, int silent)
+{
+	return yaffs_internal_read_super(2, sb, data, silent);
+}
+
+static DECLARE_FSTYPE(yaffs2_fs_type, "yaffs2", yaffs2_read_super,
+		      FS_REQUIRES_DEV);
+#endif
+
+
+static struct proc_dir_entry *my_proc_entry;
+
+static char *yaffs_dump_dev_part0(char *buf, struct yaffs_dev *dev)
+{
+	struct yaffs_param *param = &dev->param;
+	int bs[10];
+
+	yaffs_count_blocks_by_state(dev,bs);
+
+	buf += sprintf(buf, "start_block.......... %d\n", param->start_block);
+	buf += sprintf(buf, "end_block............ %d\n", param->end_block);
+	buf += sprintf(buf, "total_bytes_per_chunk %d\n",
+				param->total_bytes_per_chunk);
+	buf += sprintf(buf, "use_nand_ecc......... %d\n", param->use_nand_ecc);
+	buf += sprintf(buf, "no_tags_ecc.......... %d\n", param->no_tags_ecc);
+	buf += sprintf(buf, "is_yaffs2............ %d\n", param->is_yaffs2);
+	buf += sprintf(buf, "inband_tags.......... %d\n", param->inband_tags);
+	buf += sprintf(buf, "empty_lost_n_found... %d\n",
+				param->empty_lost_n_found);
+	buf += sprintf(buf, "disable_lazy_load.... %d\n",
+				param->disable_lazy_load);
+	buf += sprintf(buf, "disable_bad_block_mrk %d\n",
+				param->disable_bad_block_marking);
+	buf += sprintf(buf, "refresh_period....... %d\n",
+				param->refresh_period);
+	buf += sprintf(buf, "n_caches............. %d\n", param->n_caches);
+	buf += sprintf(buf, "n_reserved_blocks.... %d\n",
+				param->n_reserved_blocks);
+	buf += sprintf(buf, "always_check_erased.. %d\n",
+				param->always_check_erased);
+	buf += sprintf(buf, "\n");
+	buf += sprintf(buf, "block count by state\n");
+	buf += sprintf(buf, "0:%d 1:%d 2:%d 3:%d 4:%d\n",
+				bs[0], bs[1], bs[2], bs[3], bs[4]);
+	buf += sprintf(buf, "5:%d 6:%d 7:%d 8:%d 9:%d\n",
+				bs[5], bs[6], bs[7], bs[8], bs[9]);
+
+	return buf;
+}
+
+static char *yaffs_dump_dev_part1(char *buf, struct yaffs_dev *dev)
+{
+	buf += sprintf(buf, "max file size....... %lld\n",
+				(long long) yaffs_max_file_size(dev));
+	buf += sprintf(buf, "data_bytes_per_chunk. %d\n",
+				dev->data_bytes_per_chunk);
+	buf += sprintf(buf, "chunk_grp_bits....... %d\n", dev->chunk_grp_bits);
+	buf += sprintf(buf, "chunk_grp_size....... %d\n", dev->chunk_grp_size);
+	buf += sprintf(buf, "n_erased_blocks...... %d\n", dev->n_erased_blocks);
+	buf += sprintf(buf, "blocks_in_checkpt.... %d\n",
+				dev->blocks_in_checkpt);
+	buf += sprintf(buf, "\n");
+	buf += sprintf(buf, "n_tnodes............. %d\n", dev->n_tnodes);
+	buf += sprintf(buf, "n_obj................ %d\n", dev->n_obj);
+	buf += sprintf(buf, "n_free_chunks........ %d\n", dev->n_free_chunks);
+	buf += sprintf(buf, "\n");
+	buf += sprintf(buf, "n_page_writes........ %u\n", dev->n_page_writes);
+	buf += sprintf(buf, "n_page_reads......... %u\n", dev->n_page_reads);
+	buf += sprintf(buf, "n_erasures........... %u\n", dev->n_erasures);
+	buf += sprintf(buf, "n_gc_copies.......... %u\n", dev->n_gc_copies);
+	buf += sprintf(buf, "all_gcs.............. %u\n", dev->all_gcs);
+	buf += sprintf(buf, "passive_gc_count..... %u\n",
+				dev->passive_gc_count);
+	buf += sprintf(buf, "oldest_dirty_gc_count %u\n",
+				dev->oldest_dirty_gc_count);
+	buf += sprintf(buf, "n_gc_blocks.......... %u\n", dev->n_gc_blocks);
+	buf += sprintf(buf, "bg_gcs............... %u\n", dev->bg_gcs);
+	buf += sprintf(buf, "n_retried_writes..... %u\n",
+				dev->n_retried_writes);
+	buf += sprintf(buf, "n_retired_blocks..... %u\n",
+				dev->n_retired_blocks);
+	buf += sprintf(buf, "n_ecc_fixed.......... %u\n", dev->n_ecc_fixed);
+	buf += sprintf(buf, "n_ecc_unfixed........ %u\n", dev->n_ecc_unfixed);
+	buf += sprintf(buf, "n_tags_ecc_fixed..... %u\n",
+				dev->n_tags_ecc_fixed);
+	buf += sprintf(buf, "n_tags_ecc_unfixed... %u\n",
+				dev->n_tags_ecc_unfixed);
+	buf += sprintf(buf, "cache_hits........... %u\n", dev->cache_hits);
+	buf += sprintf(buf, "n_deleted_files...... %u\n", dev->n_deleted_files);
+	buf += sprintf(buf, "n_unlinked_files..... %u\n",
+				dev->n_unlinked_files);
+	buf += sprintf(buf, "refresh_count........ %u\n", dev->refresh_count);
+	buf += sprintf(buf, "n_bg_deletions....... %u\n", dev->n_bg_deletions);
+	buf += sprintf(buf, "tags_used............ %u\n", dev->tags_used);
+	buf += sprintf(buf, "summary_used......... %u\n", dev->summary_used);
+
+	return buf;
+}
+
+static int yaffs_proc_read(char *page,
+			   char **start,
+			   off_t offset, int count, int *eof, void *data)
+{
+	struct list_head *item;
+	char *buf = page;
+	int step = offset;
+	int n = 0;
+
+	/* Get proc_file_read() to step 'offset' by one on each sucessive call.
+	 * We use 'offset' (*ppos) to indicate where we are in dev_list.
+	 * This also assumes the user has posted a read buffer large
+	 * enough to hold the complete output; but that's life in /proc.
+	 */
+
+	*(int *)start = 1;
+
+	/* Print header first */
+	if (step == 0)
+		buf +=
+		    sprintf(buf,
+			    "Multi-version YAFFS."
+			    "\n");
+	else if (step == 1)
+		buf += sprintf(buf, "\n");
+	else {
+		step -= 2;
+
+		mutex_lock(&yaffs_context_lock);
+
+		/* Locate and print the Nth entry.  Order N-squared but N is small. */
+		list_for_each(item, &yaffs_context_list) {
+			struct yaffs_linux_context *dc =
+			    list_entry(item, struct yaffs_linux_context,
+				       context_list);
+			struct yaffs_dev *dev = dc->dev;
+
+			if (n < (step & ~1)) {
+				n += 2;
+				continue;
+			}
+			if ((step & 1) == 0) {
+				buf +=
+				    sprintf(buf, "\nDevice %d \"%s\"\n", n,
+					    dev->param.name);
+				buf = yaffs_dump_dev_part0(buf, dev);
+			} else {
+				buf = yaffs_dump_dev_part1(buf, dev);
+                        }
+
+			break;
+		}
+		mutex_unlock(&yaffs_context_lock);
+	}
+
+	return buf - page < count ? buf - page : count;
+}
+
+/**
+ * Set the verbosity of the warnings and error messages.
+ *
+ * Note that the names can only be a..z or _ with the current code.
+ */
+
+static struct {
+	char *mask_name;
+	unsigned mask_bitfield;
+} mask_flags[] = {
+	{"allocate", YAFFS_TRACE_ALLOCATE},
+	{"always", YAFFS_TRACE_ALWAYS},
+	{"background", YAFFS_TRACE_BACKGROUND},
+	{"bad_blocks", YAFFS_TRACE_BAD_BLOCKS},
+	{"buffers", YAFFS_TRACE_BUFFERS},
+	{"bug", YAFFS_TRACE_BUG},
+	{"checkpt", YAFFS_TRACE_CHECKPOINT},
+	{"deletion", YAFFS_TRACE_DELETION},
+	{"erase", YAFFS_TRACE_ERASE},
+	{"error", YAFFS_TRACE_ERROR},
+	{"gc_detail", YAFFS_TRACE_GC_DETAIL},
+	{"gc", YAFFS_TRACE_GC},
+	{"lock", YAFFS_TRACE_LOCK},
+	{"mtd", YAFFS_TRACE_MTD},
+	{"nandaccess", YAFFS_TRACE_NANDACCESS},
+	{"os", YAFFS_TRACE_OS},
+	{"scan_debug", YAFFS_TRACE_SCAN_DEBUG},
+	{"scan", YAFFS_TRACE_SCAN},
+	{"mount", YAFFS_TRACE_MOUNT},
+	{"tracing", YAFFS_TRACE_TRACING},
+	{"sync", YAFFS_TRACE_SYNC},
+	{"write", YAFFS_TRACE_WRITE},
+	{"verify", YAFFS_TRACE_VERIFY},
+	{"verify_nand", YAFFS_TRACE_VERIFY_NAND},
+	{"verify_full", YAFFS_TRACE_VERIFY_FULL},
+	{"verify_all", YAFFS_TRACE_VERIFY_ALL},
+	{"all", 0xffffffff},
+	{"none", 0},
+	{NULL, 0},
+};
+
+#define MAX_MASK_NAME_LENGTH 40
+static int yaffs_proc_write_trace_options(struct file *file, const char *buf,
+					  unsigned long count)
+{
+	unsigned rg = 0, mask_bitfield;
+	char *end;
+	char *mask_name;
+	const char *x;
+	char substring[MAX_MASK_NAME_LENGTH + 1];
+	int i;
+	int done = 0;
+	int add, len = 0;
+	int pos = 0;
+
+	rg = yaffs_trace_mask;
+
+	while (!done && (pos < count)) {
+		done = 1;
+		while ((pos < count) && isspace(buf[pos]))
+			pos++;
+
+		switch (buf[pos]) {
+		case '+':
+		case '-':
+		case '=':
+			add = buf[pos];
+			pos++;
+			break;
+
+		default:
+			add = ' ';
+			break;
+		}
+		mask_name = NULL;
+
+		mask_bitfield = simple_strtoul(buf + pos, &end, 0);
+
+		if (end > buf + pos) {
+			mask_name = "numeral";
+			len = end - (buf + pos);
+			pos += len;
+			done = 0;
+		} else {
+			for (x = buf + pos, i = 0;
+			     (*x == '_' || (*x >= 'a' && *x <= 'z')) &&
+			     i < MAX_MASK_NAME_LENGTH; x++, i++, pos++)
+				substring[i] = *x;
+			substring[i] = '\0';
+
+			for (i = 0; mask_flags[i].mask_name != NULL; i++) {
+				if (strcmp(substring, mask_flags[i].mask_name)
+				    == 0) {
+					mask_name = mask_flags[i].mask_name;
+					mask_bitfield =
+					    mask_flags[i].mask_bitfield;
+					done = 0;
+					break;
+				}
+			}
+		}
+
+		if (mask_name != NULL) {
+			done = 0;
+			switch (add) {
+			case '-':
+				rg &= ~mask_bitfield;
+				break;
+			case '+':
+				rg |= mask_bitfield;
+				break;
+			case '=':
+				rg = mask_bitfield;
+				break;
+			default:
+				rg |= mask_bitfield;
+				break;
+			}
+		}
+	}
+
+	yaffs_trace_mask = rg | YAFFS_TRACE_ALWAYS;
+
+	printk(KERN_DEBUG "new trace = 0x%08X\n", yaffs_trace_mask);
+
+	if (rg & YAFFS_TRACE_ALWAYS) {
+		for (i = 0; mask_flags[i].mask_name != NULL; i++) {
+			char flag;
+			flag = ((rg & mask_flags[i].mask_bitfield) ==
+				mask_flags[i].mask_bitfield) ? '+' : '-';
+			printk(KERN_DEBUG "%c%s\n", flag,
+			       mask_flags[i].mask_name);
+		}
+	}
+
+	return count;
+}
+
+/* Debug strings are of the form:
+ * .bnnn         print info on block n
+ * .cobjn,chunkn print nand chunk id for objn:chunkn
+ */
+
+static int yaffs_proc_debug_write(struct file *file, const char *buf,
+					  unsigned long count)
+{
+
+	char str[100];
+	char *p0;
+	char *p1;
+	long p1_val;
+	long p0_val;
+	char cmd;
+	struct list_head *item;
+
+	memset(str, 0, sizeof(str));
+	memcpy(str, buf, min((size_t)count, sizeof(str) -1));
+
+	cmd = str[1];
+
+	p0 = str + 2;
+
+	p1 = p0;
+
+	while (*p1 && *p1 != ',') {
+		p1++;
+	}
+	*p1 = '\0';
+	p1++;
+
+	p0_val = simple_strtol(p0, NULL, 0);
+	p1_val = simple_strtol(p1, NULL, 0);
+
+
+	mutex_lock(&yaffs_context_lock);
+
+	/* Locate and print the Nth entry.  Order N-squared but N is small. */
+	list_for_each(item, &yaffs_context_list) {
+		struct yaffs_linux_context *dc =
+		    list_entry(item, struct yaffs_linux_context,
+			       context_list);
+		struct yaffs_dev *dev = dc->dev;
+
+		if (cmd == 'b') {
+			struct yaffs_block_info *bi;
+
+			bi = yaffs_get_block_info(dev,p0_val);
+
+			if(bi) {
+				printk("Block %d: state %d, retire %d, use %d, seq %d\n",
+					(int)p0_val, bi->block_state,
+					bi->needs_retiring, bi->pages_in_use,
+					bi->seq_number);
+			}
+		} else if (cmd == 'c') {
+			struct yaffs_obj *obj;
+			int nand_chunk;
+
+			obj = yaffs_find_by_number(dev, p0_val);
+			if (!obj)
+				printk("No obj %d\n", (int)p0_val);
+			else {
+				if(p1_val == 0)
+					nand_chunk = obj->hdr_chunk;
+				else
+					nand_chunk =
+						yaffs_find_chunk_in_file(obj,
+							p1_val, NULL);
+				printk("Nand chunk for %d:%d is %d\n",
+					(int)p0_val, (int)p1_val, nand_chunk);
+			}
+		}
+	}
+
+	mutex_unlock(&yaffs_context_lock);
+
+	return count;
+}
+
+
+#if (LINUX_VERSION_CODE < KERNEL_VERSION(3, 14, 0))
+static int yaffs_proc_write(struct file *file, const char *buf,
+			    unsigned long count, void *ppos)
+#else
+static ssize_t yaffs_proc_write(struct file *file, const char __user *buf,
+			    size_t count, loff_t *ppos)
+#endif
+{
+	if (buf[0] == '.')
+		return yaffs_proc_debug_write(file, buf, count);
+	return yaffs_proc_write_trace_options(file, buf, count);
+}
+
+/* Stuff to handle installation of file systems */
+struct file_system_to_install {
+	struct file_system_type *fst;
+	int installed;
+};
+
+static struct file_system_to_install fs_to_install[] = {
+	{&yaffs_fs_type, 0},
+	{&yaffs2_fs_type, 0},
+	{NULL, 0}
+};
+
+
+#ifdef YAFFS_NEW_PROCFS
+static int yaffs_proc_show(struct seq_file *m, void *v)
+{
+	/* FIXME: Unify in a better way? */
+	char buffer[512];
+	char *start;
+	int len;
+
+	len = yaffs_proc_read(buffer, &start, 0, sizeof(buffer), NULL, NULL);
+	seq_puts(m, buffer);
+	return 0;
+}
+
+static int yaffs_proc_open(struct inode *inode, struct file *file)
+{
+	return single_open(file, yaffs_proc_show, NULL);
+}
+
+static struct file_operations procfs_ops = {
+	.owner = THIS_MODULE,
+	.open  = yaffs_proc_open,
+	.read  = seq_read,
+	.write = yaffs_proc_write,
+};
+
+static int yaffs_procfs_init(void)
+{
+	/* Install the proc_fs entries */
+	my_proc_entry = proc_create("yaffs",
+				    S_IRUGO | S_IFREG,
+				    YPROC_ROOT,
+				    &procfs_ops);
+
+	if (my_proc_entry) {
+		return 0;
+	} else {
+		return -ENOMEM;
+	}
+}
+
+#else
+
+
+static int yaffs_procfs_init(void)
+{
+	/* Install the proc_fs entries */
+	my_proc_entry = create_proc_entry("yaffs",
+					  S_IRUGO | S_IFREG, YPROC_ROOT);
+
+	if (my_proc_entry) {
+		my_proc_entry->write_proc = yaffs_proc_write;
+		my_proc_entry->read_proc = yaffs_proc_read;
+		my_proc_entry->data = NULL;
+		return 0;
+	} else {
+		return -ENOMEM;
+	}
+}
+
+#endif
+
+
+static int __init init_yaffs_fs(void)
+{
+	int error = 0;
+	struct file_system_to_install *fsinst;
+
+	yaffs_trace(YAFFS_TRACE_ALWAYS,
+		"yaffs Installing.");
+
+	mutex_init(&yaffs_context_lock);
+
+	error = yaffs_procfs_init();
+	if (error)
+		return error;
+
+	/* Now add the file system entries */
+
+	fsinst = fs_to_install;
+
+	while (fsinst->fst && !error) {
+		error = register_filesystem(fsinst->fst);
+		if (!error)
+			fsinst->installed = 1;
+		fsinst++;
+	}
+
+	/* Any errors? uninstall  */
+	if (error) {
+		fsinst = fs_to_install;
+
+		while (fsinst->fst) {
+			if (fsinst->installed) {
+				unregister_filesystem(fsinst->fst);
+				fsinst->installed = 0;
+			}
+			fsinst++;
+		}
+	}
+
+	return error;
+}
+
+static void __exit exit_yaffs_fs(void)
+{
+
+	struct file_system_to_install *fsinst;
+
+	yaffs_trace(YAFFS_TRACE_ALWAYS,
+		"yaffs removing.");
+
+	remove_proc_entry("yaffs", YPROC_ROOT);
+
+	fsinst = fs_to_install;
+
+	while (fsinst->fst) {
+		if (fsinst->installed) {
+			unregister_filesystem(fsinst->fst);
+			fsinst->installed = 0;
+		}
+		fsinst++;
+	}
+}
+
+module_init(init_yaffs_fs)
+    module_exit(exit_yaffs_fs)
+
+    MODULE_DESCRIPTION("YAFFS2 - a NAND specific flash file system");
+MODULE_AUTHOR("Charles Manning, Aleph One Ltd., 2002-2011");
+MODULE_LICENSE("GPL");
diff --git a/target/linux/generic/files/fs/yaffs2/yaffs_yaffs1.c b/target/linux/generic/files/fs/yaffs2/yaffs_yaffs1.c
new file mode 100644
index 0000000..d277e20
--- /dev/null
+++ b/target/linux/generic/files/fs/yaffs2/yaffs_yaffs1.c
@@ -0,0 +1,422 @@
+/*
+ * YAFFS: Yet Another Flash File System. A NAND-flash specific file system.
+ *
+ * Copyright (C) 2002-2011 Aleph One Ltd.
+ *   for Toby Churchill Ltd and Brightstar Engineering
+ *
+ * Created by Charles Manning <charles@aleph1.co.uk>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+#include "yaffs_yaffs1.h"
+#include "yportenv.h"
+#include "yaffs_trace.h"
+#include "yaffs_bitmap.h"
+#include "yaffs_getblockinfo.h"
+#include "yaffs_nand.h"
+#include "yaffs_attribs.h"
+
+int yaffs1_scan(struct yaffs_dev *dev)
+{
+	struct yaffs_ext_tags tags;
+	int blk;
+	int result;
+	int chunk;
+	int c;
+	int deleted;
+	enum yaffs_block_state state;
+	LIST_HEAD(hard_list);
+	struct yaffs_block_info *bi;
+	u32 seq_number;
+	struct yaffs_obj_hdr *oh;
+	struct yaffs_obj *in;
+	struct yaffs_obj *parent;
+	int alloc_failed = 0;
+	struct yaffs_shadow_fixer *shadow_fixers = NULL;
+	u8 *chunk_data;
+
+	yaffs_trace(YAFFS_TRACE_SCAN,
+		"yaffs1_scan starts  intstartblk %d intendblk %d...",
+		dev->internal_start_block, dev->internal_end_block);
+
+	chunk_data = yaffs_get_temp_buffer(dev);
+
+	dev->seq_number = YAFFS_LOWEST_SEQUENCE_NUMBER;
+
+	/* Scan all the blocks to determine their state */
+	bi = dev->block_info;
+	for (blk = dev->internal_start_block; blk <= dev->internal_end_block;
+	     blk++) {
+		yaffs_clear_chunk_bits(dev, blk);
+		bi->pages_in_use = 0;
+		bi->soft_del_pages = 0;
+
+		yaffs_query_init_block_state(dev, blk, &state, &seq_number);
+
+		bi->block_state = state;
+		bi->seq_number = seq_number;
+
+		if (bi->seq_number == YAFFS_SEQUENCE_BAD_BLOCK)
+			bi->block_state = state = YAFFS_BLOCK_STATE_DEAD;
+
+		yaffs_trace(YAFFS_TRACE_SCAN_DEBUG,
+			"Block scanning block %d state %d seq %d",
+			blk, state, seq_number);
+
+		if (state == YAFFS_BLOCK_STATE_DEAD) {
+			yaffs_trace(YAFFS_TRACE_BAD_BLOCKS,
+				"block %d is bad", blk);
+		} else if (state == YAFFS_BLOCK_STATE_EMPTY) {
+			yaffs_trace(YAFFS_TRACE_SCAN_DEBUG, "Block empty ");
+			dev->n_erased_blocks++;
+			dev->n_free_chunks += dev->param.chunks_per_block;
+		}
+		bi++;
+	}
+
+	/* For each block.... */
+	for (blk = dev->internal_start_block;
+	     !alloc_failed && blk <= dev->internal_end_block; blk++) {
+
+		cond_resched();
+
+		bi = yaffs_get_block_info(dev, blk);
+		state = bi->block_state;
+
+		deleted = 0;
+
+		/* For each chunk in each block that needs scanning.... */
+		for (c = 0;
+			!alloc_failed && c < dev->param.chunks_per_block &&
+			state == YAFFS_BLOCK_STATE_NEEDS_SCAN; c++) {
+			/* Read the tags and decide what to do */
+			chunk = blk * dev->param.chunks_per_block + c;
+
+			result = yaffs_rd_chunk_tags_nand(dev, chunk, NULL,
+							  &tags);
+
+			/* Let's have a good look at this chunk... */
+
+			if (tags.ecc_result == YAFFS_ECC_RESULT_UNFIXED ||
+			    tags.is_deleted) {
+				/* YAFFS1 only...
+				 * A deleted chunk
+				 */
+				deleted++;
+				dev->n_free_chunks++;
+			} else if (!tags.chunk_used) {
+				/* An unassigned chunk in the block
+				 * This means that either the block is empty or
+				 * this is the one being allocated from
+				 */
+
+				if (c == 0) {
+					/* We're looking at the first chunk in
+					 *the block so the block is unused */
+					state = YAFFS_BLOCK_STATE_EMPTY;
+					dev->n_erased_blocks++;
+				} else {
+					/* this is the block being allocated */
+					yaffs_trace(YAFFS_TRACE_SCAN,
+						" Allocating from %d %d",
+						blk, c);
+					state = YAFFS_BLOCK_STATE_ALLOCATING;
+					dev->alloc_block = blk;
+					dev->alloc_page = c;
+					dev->alloc_block_finder = blk;
+
+				}
+
+				dev->n_free_chunks +=
+				    (dev->param.chunks_per_block - c);
+			} else if (tags.chunk_id > 0) {
+				/* chunk_id > 0 so it is a data chunk... */
+				unsigned int endpos;
+
+				yaffs_set_chunk_bit(dev, blk, c);
+				bi->pages_in_use++;
+
+				in = yaffs_find_or_create_by_number(dev,
+							tags.obj_id,
+							YAFFS_OBJECT_TYPE_FILE);
+				/* PutChunkIntoFile checks for a clash
+				 * (two data chunks with the same chunk_id).
+				 */
+
+				if (!in)
+					alloc_failed = 1;
+
+				if (in) {
+					if (!yaffs_put_chunk_in_file
+					    (in, tags.chunk_id, chunk, 1))
+						alloc_failed = 1;
+				}
+
+				endpos =
+				    (tags.chunk_id - 1) *
+				    dev->data_bytes_per_chunk +
+				    tags.n_bytes;
+				if (in &&
+				    in->variant_type ==
+				     YAFFS_OBJECT_TYPE_FILE &&
+				    in->variant.file_variant.scanned_size <
+				      endpos) {
+					in->variant.file_variant.scanned_size =
+					    endpos;
+					if (!dev->param.use_header_file_size) {
+						in->variant.
+						    file_variant.file_size =
+						    in->variant.
+						    file_variant.scanned_size;
+					}
+
+				}
+			} else {
+				/* chunk_id == 0, so it is an ObjectHeader.
+				 * Make the object
+				 */
+				yaffs_set_chunk_bit(dev, blk, c);
+				bi->pages_in_use++;
+
+				result = yaffs_rd_chunk_tags_nand(dev, chunk,
+								  chunk_data,
+								  NULL);
+
+				oh = (struct yaffs_obj_hdr *)chunk_data;
+
+				in = yaffs_find_by_number(dev, tags.obj_id);
+				if (in && in->variant_type != oh->type) {
+					/* This should not happen, but somehow
+					 * Wev'e ended up with an obj_id that
+					 * has been reused but not yet deleted,
+					 * and worse still it has changed type.
+					 * Delete the old object.
+					 */
+
+					yaffs_del_obj(in);
+					in = NULL;
+				}
+
+				in = yaffs_find_or_create_by_number(dev,
+								tags.obj_id,
+								oh->type);
+
+				if (!in)
+					alloc_failed = 1;
+
+				if (in && oh->shadows_obj > 0) {
+
+					struct yaffs_shadow_fixer *fixer;
+					fixer =
+						kmalloc(sizeof
+						(struct yaffs_shadow_fixer),
+						GFP_NOFS);
+					if (fixer) {
+						fixer->next = shadow_fixers;
+						shadow_fixers = fixer;
+						fixer->obj_id = tags.obj_id;
+						fixer->shadowed_id =
+						    oh->shadows_obj;
+						yaffs_trace(YAFFS_TRACE_SCAN,
+							" Shadow fixer: %d shadows %d",
+							fixer->obj_id,
+							fixer->shadowed_id);
+
+					}
+
+				}
+
+				if (in && in->valid) {
+					/* We have already filled this one.
+					 * We have a duplicate and need to
+					 * resolve it. */
+
+					unsigned existing_serial = in->serial;
+					unsigned new_serial =
+					    tags.serial_number;
+
+					if (((existing_serial + 1) & 3) ==
+					    new_serial) {
+						/* Use new one - destroy the
+						 * exisiting one */
+						yaffs_chunk_del(dev,
+								in->hdr_chunk,
+								1, __LINE__);
+						in->valid = 0;
+					} else {
+						/* Use existing - destroy
+						 * this one. */
+						yaffs_chunk_del(dev, chunk, 1,
+								__LINE__);
+					}
+				}
+
+				if (in && !in->valid &&
+				    (tags.obj_id == YAFFS_OBJECTID_ROOT ||
+				     tags.obj_id ==
+				     YAFFS_OBJECTID_LOSTNFOUND)) {
+					/* We only load some info, don't fiddle
+					 * with directory structure */
+					in->valid = 1;
+					in->variant_type = oh->type;
+
+					in->yst_mode = oh->yst_mode;
+					yaffs_load_attribs(in, oh);
+					in->hdr_chunk = chunk;
+					in->serial = tags.serial_number;
+
+				} else if (in && !in->valid) {
+					/* we need to load this info */
+
+					in->valid = 1;
+					in->variant_type = oh->type;
+
+					in->yst_mode = oh->yst_mode;
+					yaffs_load_attribs(in, oh);
+					in->hdr_chunk = chunk;
+					in->serial = tags.serial_number;
+
+					yaffs_set_obj_name_from_oh(in, oh);
+					in->dirty = 0;
+
+					/* directory stuff...
+					 * hook up to parent
+					 */
+
+					parent =
+					    yaffs_find_or_create_by_number
+					    (dev, oh->parent_obj_id,
+					     YAFFS_OBJECT_TYPE_DIRECTORY);
+					if (!parent)
+						alloc_failed = 1;
+					if (parent && parent->variant_type ==
+					    YAFFS_OBJECT_TYPE_UNKNOWN) {
+						/* Set up as a directory */
+						parent->variant_type =
+						    YAFFS_OBJECT_TYPE_DIRECTORY;
+						INIT_LIST_HEAD(&parent->
+							variant.dir_variant.
+							children);
+					} else if (!parent ||
+						parent->variant_type !=
+						YAFFS_OBJECT_TYPE_DIRECTORY) {
+						/* Hoosterman, a problem....
+						 * We're trying to use a
+						 * non-directory as a directory
+						 */
+
+						yaffs_trace(YAFFS_TRACE_ERROR,
+							"yaffs tragedy: attempting to use non-directory as a directory in scan. Put in lost+found."
+							);
+						parent = dev->lost_n_found;
+					}
+
+					yaffs_add_obj_to_dir(parent, in);
+
+					switch (in->variant_type) {
+					case YAFFS_OBJECT_TYPE_UNKNOWN:
+						/* Todo got a problem */
+						break;
+					case YAFFS_OBJECT_TYPE_FILE:
+						if (dev->param.
+						    use_header_file_size)
+							in->variant.
+							file_variant.file_size
+							= yaffs_oh_to_size(oh);
+						break;
+					case YAFFS_OBJECT_TYPE_HARDLINK:
+						in->variant.
+						    hardlink_variant.equiv_id =
+						    oh->equiv_id;
+						list_add(&in->hard_links,
+								&hard_list);
+						break;
+					case YAFFS_OBJECT_TYPE_DIRECTORY:
+						/* Do nothing */
+						break;
+					case YAFFS_OBJECT_TYPE_SPECIAL:
+						/* Do nothing */
+						break;
+					case YAFFS_OBJECT_TYPE_SYMLINK:
+						in->variant.symlink_variant.
+						    alias =
+						    yaffs_clone_str(oh->alias);
+						if (!in->variant.
+						    symlink_variant.alias)
+							alloc_failed = 1;
+						break;
+					}
+				}
+			}
+		}
+
+		if (state == YAFFS_BLOCK_STATE_NEEDS_SCAN) {
+			/* If we got this far while scanning,
+			 * then the block is fully allocated. */
+			state = YAFFS_BLOCK_STATE_FULL;
+		}
+
+		if (state == YAFFS_BLOCK_STATE_ALLOCATING) {
+			/* If the block was partially allocated then
+			 * treat it as fully allocated. */
+			state = YAFFS_BLOCK_STATE_FULL;
+			dev->alloc_block = -1;
+		}
+
+		bi->block_state = state;
+
+		/* Now let's see if it was dirty */
+		if (bi->pages_in_use == 0 &&
+		    !bi->has_shrink_hdr &&
+		    bi->block_state == YAFFS_BLOCK_STATE_FULL)
+			yaffs_block_became_dirty(dev, blk);
+	}
+
+	/* Ok, we've done all the scanning.
+	 * Fix up the hard link chains.
+	 * We should now have scanned all the objects, now it's time to add
+	 * these hardlinks.
+	 */
+
+	yaffs_link_fixup(dev, &hard_list);
+
+	/*
+	 * Fix up any shadowed objects.
+	 * There should not be more than one of these.
+	 */
+	{
+		struct yaffs_shadow_fixer *fixer;
+		struct yaffs_obj *obj;
+
+		while (shadow_fixers) {
+			fixer = shadow_fixers;
+			shadow_fixers = fixer->next;
+			/* Complete the rename transaction by deleting the
+			 * shadowed object then setting the object header
+			 to unshadowed.
+			 */
+			obj = yaffs_find_by_number(dev, fixer->shadowed_id);
+			if (obj)
+				yaffs_del_obj(obj);
+
+			obj = yaffs_find_by_number(dev, fixer->obj_id);
+
+			if (obj)
+				yaffs_update_oh(obj, NULL, 1, 0, 0, NULL);
+
+			kfree(fixer);
+		}
+	}
+
+	yaffs_release_temp_buffer(dev, chunk_data);
+
+	if (alloc_failed)
+		return YAFFS_FAIL;
+
+	yaffs_trace(YAFFS_TRACE_SCAN, "yaffs1_scan ends");
+
+	return YAFFS_OK;
+}
diff --git a/target/linux/generic/files/fs/yaffs2/yaffs_yaffs1.h b/target/linux/generic/files/fs/yaffs2/yaffs_yaffs1.h
new file mode 100644
index 0000000..97e2fdd
--- /dev/null
+++ b/target/linux/generic/files/fs/yaffs2/yaffs_yaffs1.h
@@ -0,0 +1,22 @@
+/*
+ * YAFFS: Yet another Flash File System . A NAND-flash specific file system.
+ *
+ * Copyright (C) 2002-2011 Aleph One Ltd.
+ *   for Toby Churchill Ltd and Brightstar Engineering
+ *
+ * Created by Charles Manning <charles@aleph1.co.uk>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU Lesser General Public License version 2.1 as
+ * published by the Free Software Foundation.
+ *
+ * Note: Only YAFFS headers are LGPL, YAFFS C code is covered by GPL.
+ */
+
+#ifndef __YAFFS_YAFFS1_H__
+#define __YAFFS_YAFFS1_H__
+
+#include "yaffs_guts.h"
+int yaffs1_scan(struct yaffs_dev *dev);
+
+#endif
diff --git a/target/linux/generic/files/fs/yaffs2/yaffs_yaffs2.c b/target/linux/generic/files/fs/yaffs2/yaffs_yaffs2.c
new file mode 100644
index 0000000..9fb7c94
--- /dev/null
+++ b/target/linux/generic/files/fs/yaffs2/yaffs_yaffs2.c
@@ -0,0 +1,1532 @@
+/*
+ * YAFFS: Yet Another Flash File System. A NAND-flash specific file system.
+ *
+ * Copyright (C) 2002-2011 Aleph One Ltd.
+ *   for Toby Churchill Ltd and Brightstar Engineering
+ *
+ * Created by Charles Manning <charles@aleph1.co.uk>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+#include "yaffs_guts.h"
+#include "yaffs_trace.h"
+#include "yaffs_yaffs2.h"
+#include "yaffs_checkptrw.h"
+#include "yaffs_bitmap.h"
+#include "yaffs_nand.h"
+#include "yaffs_getblockinfo.h"
+#include "yaffs_verify.h"
+#include "yaffs_attribs.h"
+#include "yaffs_summary.h"
+
+/*
+ * Checkpoints are really no benefit on very small partitions.
+ *
+ * To save space on small partitions don't bother with checkpoints unless
+ * the partition is at least this big.
+ */
+#define YAFFS_CHECKPOINT_MIN_BLOCKS 60
+#define YAFFS_SMALL_HOLE_THRESHOLD 4
+
+/*
+ * Oldest Dirty Sequence Number handling.
+ */
+
+/* yaffs_calc_oldest_dirty_seq()
+ * yaffs2_find_oldest_dirty_seq()
+ * Calculate the oldest dirty sequence number if we don't know it.
+ */
+void yaffs_calc_oldest_dirty_seq(struct yaffs_dev *dev)
+{
+	int i;
+	unsigned seq;
+	unsigned block_no = 0;
+	struct yaffs_block_info *b;
+
+	if (!dev->param.is_yaffs2)
+		return;
+
+	/* Find the oldest dirty sequence number. */
+	seq = dev->seq_number + 1;
+	b = dev->block_info;
+	for (i = dev->internal_start_block; i <= dev->internal_end_block; i++) {
+		if (b->block_state == YAFFS_BLOCK_STATE_FULL &&
+		    (b->pages_in_use - b->soft_del_pages) <
+		    dev->param.chunks_per_block &&
+		    b->seq_number < seq) {
+			seq = b->seq_number;
+			block_no = i;
+		}
+		b++;
+	}
+
+	if (block_no) {
+		dev->oldest_dirty_seq = seq;
+		dev->oldest_dirty_block = block_no;
+	}
+}
+
+void yaffs2_find_oldest_dirty_seq(struct yaffs_dev *dev)
+{
+	if (!dev->param.is_yaffs2)
+		return;
+
+	if (!dev->oldest_dirty_seq)
+		yaffs_calc_oldest_dirty_seq(dev);
+}
+
+/*
+ * yaffs_clear_oldest_dirty_seq()
+ * Called when a block is erased or marked bad. (ie. when its seq_number
+ * becomes invalid). If the value matches the oldest then we clear
+ * dev->oldest_dirty_seq to force its recomputation.
+ */
+void yaffs2_clear_oldest_dirty_seq(struct yaffs_dev *dev,
+				   struct yaffs_block_info *bi)
+{
+
+	if (!dev->param.is_yaffs2)
+		return;
+
+	if (!bi || bi->seq_number == dev->oldest_dirty_seq) {
+		dev->oldest_dirty_seq = 0;
+		dev->oldest_dirty_block = 0;
+	}
+}
+
+/*
+ * yaffs2_update_oldest_dirty_seq()
+ * Update the oldest dirty sequence number whenever we dirty a block.
+ * Only do this if the oldest_dirty_seq is actually being tracked.
+ */
+void yaffs2_update_oldest_dirty_seq(struct yaffs_dev *dev, unsigned block_no,
+				    struct yaffs_block_info *bi)
+{
+	if (!dev->param.is_yaffs2)
+		return;
+
+	if (dev->oldest_dirty_seq) {
+		if (dev->oldest_dirty_seq > bi->seq_number) {
+			dev->oldest_dirty_seq = bi->seq_number;
+			dev->oldest_dirty_block = block_no;
+		}
+	}
+}
+
+int yaffs_block_ok_for_gc(struct yaffs_dev *dev, struct yaffs_block_info *bi)
+{
+
+	if (!dev->param.is_yaffs2)
+		return 1;	/* disqualification only applies to yaffs2. */
+
+	if (!bi->has_shrink_hdr)
+		return 1;	/* can gc */
+
+	yaffs2_find_oldest_dirty_seq(dev);
+
+	/* Can't do gc of this block if there are any blocks older than this
+	 * one that have discarded pages.
+	 */
+	return (bi->seq_number <= dev->oldest_dirty_seq);
+}
+
+/*
+ * yaffs2_find_refresh_block()
+ * periodically finds the oldest full block by sequence number for refreshing.
+ * Only for yaffs2.
+ */
+u32 yaffs2_find_refresh_block(struct yaffs_dev *dev)
+{
+	u32 b;
+	u32 oldest = 0;
+	u32 oldest_seq = 0;
+	struct yaffs_block_info *bi;
+
+	if (!dev->param.is_yaffs2)
+		return oldest;
+
+	/*
+	 * If refresh period < 10 then refreshing is disabled.
+	 */
+	if (dev->param.refresh_period < 10)
+		return oldest;
+
+	/*
+	 * Fix broken values.
+	 */
+	if (dev->refresh_skip > dev->param.refresh_period)
+		dev->refresh_skip = dev->param.refresh_period;
+
+	if (dev->refresh_skip > 0)
+		return oldest;
+
+	/*
+	 * Refresh skip is now zero.
+	 * We'll do a refresh this time around....
+	 * Update the refresh skip and find the oldest block.
+	 */
+	dev->refresh_skip = dev->param.refresh_period;
+	dev->refresh_count++;
+	bi = dev->block_info;
+	for (b = dev->internal_start_block; b <= dev->internal_end_block; b++) {
+
+		if (bi->block_state == YAFFS_BLOCK_STATE_FULL) {
+
+			if (oldest < 1 || bi->seq_number < oldest_seq) {
+				oldest = b;
+				oldest_seq = bi->seq_number;
+			}
+		}
+		bi++;
+	}
+
+	if (oldest > 0) {
+		yaffs_trace(YAFFS_TRACE_GC,
+			"GC refresh count %d selected block %d with seq_number %d",
+			dev->refresh_count, oldest, oldest_seq);
+	}
+
+	return oldest;
+}
+
+int yaffs2_checkpt_required(struct yaffs_dev *dev)
+{
+	int nblocks;
+
+	if (!dev->param.is_yaffs2)
+		return 0;
+
+	nblocks = dev->internal_end_block - dev->internal_start_block + 1;
+
+	return !dev->param.skip_checkpt_wr &&
+	    !dev->read_only && (nblocks >= YAFFS_CHECKPOINT_MIN_BLOCKS);
+}
+
+int yaffs_calc_checkpt_blocks_required(struct yaffs_dev *dev)
+{
+	int retval;
+	int n_bytes = 0;
+	int n_blocks;
+	int dev_blocks;
+
+	if (!dev->param.is_yaffs2)
+		return 0;
+
+	if (!dev->checkpoint_blocks_required && yaffs2_checkpt_required(dev)) {
+		/* Not a valid value so recalculate */
+		dev_blocks = dev->param.end_block - dev->param.start_block + 1;
+		n_bytes += sizeof(struct yaffs_checkpt_validity);
+		n_bytes += sizeof(struct yaffs_checkpt_dev);
+		n_bytes += dev_blocks * sizeof(struct yaffs_block_info);
+		n_bytes += dev_blocks * dev->chunk_bit_stride;
+		n_bytes +=
+		    (sizeof(struct yaffs_checkpt_obj) + sizeof(u32)) *
+		    dev->n_obj;
+		n_bytes += (dev->tnode_size + sizeof(u32)) * dev->n_tnodes;
+		n_bytes += sizeof(struct yaffs_checkpt_validity);
+		n_bytes += sizeof(u32);	/* checksum */
+
+		/* Round up and add 2 blocks to allow for some bad blocks,
+		 * so add 3 */
+
+		n_blocks =
+		    (n_bytes /
+		     (dev->data_bytes_per_chunk *
+		      dev->param.chunks_per_block)) + 3;
+
+		dev->checkpoint_blocks_required = n_blocks;
+	}
+
+	retval = dev->checkpoint_blocks_required - dev->blocks_in_checkpt;
+	if (retval < 0)
+		retval = 0;
+	return retval;
+}
+
+/*--------------------- Checkpointing --------------------*/
+
+static int yaffs2_wr_checkpt_validity_marker(struct yaffs_dev *dev, int head)
+{
+	struct yaffs_checkpt_validity cp;
+
+	memset(&cp, 0, sizeof(cp));
+
+	cp.struct_type = sizeof(cp);
+	cp.magic = YAFFS_MAGIC;
+	cp.version = YAFFS_CHECKPOINT_VERSION;
+	cp.head = (head) ? 1 : 0;
+
+	return (yaffs2_checkpt_wr(dev, &cp, sizeof(cp)) == sizeof(cp)) ? 1 : 0;
+}
+
+static int yaffs2_rd_checkpt_validity_marker(struct yaffs_dev *dev, int head)
+{
+	struct yaffs_checkpt_validity cp;
+	int ok;
+
+	ok = (yaffs2_checkpt_rd(dev, &cp, sizeof(cp)) == sizeof(cp));
+
+	if (ok)
+		ok = (cp.struct_type == sizeof(cp)) &&
+		    (cp.magic == YAFFS_MAGIC) &&
+		    (cp.version == YAFFS_CHECKPOINT_VERSION) &&
+		    (cp.head == ((head) ? 1 : 0));
+	return ok ? 1 : 0;
+}
+
+static void yaffs2_dev_to_checkpt_dev(struct yaffs_checkpt_dev *cp,
+				      struct yaffs_dev *dev)
+{
+	cp->n_erased_blocks = dev->n_erased_blocks;
+	cp->alloc_block = dev->alloc_block;
+	cp->alloc_page = dev->alloc_page;
+	cp->n_free_chunks = dev->n_free_chunks;
+
+	cp->n_deleted_files = dev->n_deleted_files;
+	cp->n_unlinked_files = dev->n_unlinked_files;
+	cp->n_bg_deletions = dev->n_bg_deletions;
+	cp->seq_number = dev->seq_number;
+
+}
+
+static void yaffs_checkpt_dev_to_dev(struct yaffs_dev *dev,
+				     struct yaffs_checkpt_dev *cp)
+{
+	dev->n_erased_blocks = cp->n_erased_blocks;
+	dev->alloc_block = cp->alloc_block;
+	dev->alloc_page = cp->alloc_page;
+	dev->n_free_chunks = cp->n_free_chunks;
+
+	dev->n_deleted_files = cp->n_deleted_files;
+	dev->n_unlinked_files = cp->n_unlinked_files;
+	dev->n_bg_deletions = cp->n_bg_deletions;
+	dev->seq_number = cp->seq_number;
+}
+
+static int yaffs2_wr_checkpt_dev(struct yaffs_dev *dev)
+{
+	struct yaffs_checkpt_dev cp;
+	u32 n_bytes;
+	u32 n_blocks = dev->internal_end_block - dev->internal_start_block + 1;
+	int ok;
+
+	/* Write device runtime values */
+	yaffs2_dev_to_checkpt_dev(&cp, dev);
+	cp.struct_type = sizeof(cp);
+
+	ok = (yaffs2_checkpt_wr(dev, &cp, sizeof(cp)) == sizeof(cp));
+	if (!ok)
+		return 0;
+
+	/* Write block info */
+	n_bytes = n_blocks * sizeof(struct yaffs_block_info);
+	ok = (yaffs2_checkpt_wr(dev, dev->block_info, n_bytes) == n_bytes);
+	if (!ok)
+		return 0;
+
+	/* Write chunk bits */
+	n_bytes = n_blocks * dev->chunk_bit_stride;
+	ok = (yaffs2_checkpt_wr(dev, dev->chunk_bits, n_bytes) == n_bytes);
+
+	return ok ? 1 : 0;
+}
+
+static int yaffs2_rd_checkpt_dev(struct yaffs_dev *dev)
+{
+	struct yaffs_checkpt_dev cp;
+	u32 n_bytes;
+	u32 n_blocks =
+	    (dev->internal_end_block - dev->internal_start_block + 1);
+	int ok;
+
+	ok = (yaffs2_checkpt_rd(dev, &cp, sizeof(cp)) == sizeof(cp));
+	if (!ok)
+		return 0;
+
+	if (cp.struct_type != sizeof(cp))
+		return 0;
+
+	yaffs_checkpt_dev_to_dev(dev, &cp);
+
+	n_bytes = n_blocks * sizeof(struct yaffs_block_info);
+
+	ok = (yaffs2_checkpt_rd(dev, dev->block_info, n_bytes) == n_bytes);
+
+	if (!ok)
+		return 0;
+
+	n_bytes = n_blocks * dev->chunk_bit_stride;
+
+	ok = (yaffs2_checkpt_rd(dev, dev->chunk_bits, n_bytes) == n_bytes);
+
+	return ok ? 1 : 0;
+}
+
+static void yaffs2_obj_checkpt_obj(struct yaffs_checkpt_obj *cp,
+				   struct yaffs_obj *obj)
+{
+	cp->obj_id = obj->obj_id;
+	cp->parent_id = (obj->parent) ? obj->parent->obj_id : 0;
+	cp->hdr_chunk = obj->hdr_chunk;
+	cp->variant_type = obj->variant_type;
+	cp->deleted = obj->deleted;
+	cp->soft_del = obj->soft_del;
+	cp->unlinked = obj->unlinked;
+	cp->fake = obj->fake;
+	cp->rename_allowed = obj->rename_allowed;
+	cp->unlink_allowed = obj->unlink_allowed;
+	cp->serial = obj->serial;
+	cp->n_data_chunks = obj->n_data_chunks;
+
+	if (obj->variant_type == YAFFS_OBJECT_TYPE_FILE)
+		cp->size_or_equiv_obj = obj->variant.file_variant.file_size;
+	else if (obj->variant_type == YAFFS_OBJECT_TYPE_HARDLINK)
+		cp->size_or_equiv_obj = obj->variant.hardlink_variant.equiv_id;
+}
+
+static int yaffs2_checkpt_obj_to_obj(struct yaffs_obj *obj,
+				     struct yaffs_checkpt_obj *cp)
+{
+	struct yaffs_obj *parent;
+
+	if (obj->variant_type != cp->variant_type) {
+		yaffs_trace(YAFFS_TRACE_ERROR,
+			"Checkpoint read object %d type %d chunk %d does not match existing object type %d",
+			cp->obj_id, cp->variant_type, cp->hdr_chunk,
+			obj->variant_type);
+		return 0;
+	}
+
+	obj->obj_id = cp->obj_id;
+
+	if (cp->parent_id)
+		parent = yaffs_find_or_create_by_number(obj->my_dev,
+						cp->parent_id,
+						YAFFS_OBJECT_TYPE_DIRECTORY);
+	else
+		parent = NULL;
+
+	if (parent) {
+		if (parent->variant_type != YAFFS_OBJECT_TYPE_DIRECTORY) {
+			yaffs_trace(YAFFS_TRACE_ALWAYS,
+				"Checkpoint read object %d parent %d type %d chunk %d Parent type, %d, not directory",
+				cp->obj_id, cp->parent_id,
+				cp->variant_type, cp->hdr_chunk,
+				parent->variant_type);
+			return 0;
+		}
+		yaffs_add_obj_to_dir(parent, obj);
+	}
+
+	obj->hdr_chunk = cp->hdr_chunk;
+	obj->variant_type = cp->variant_type;
+	obj->deleted = cp->deleted;
+	obj->soft_del = cp->soft_del;
+	obj->unlinked = cp->unlinked;
+	obj->fake = cp->fake;
+	obj->rename_allowed = cp->rename_allowed;
+	obj->unlink_allowed = cp->unlink_allowed;
+	obj->serial = cp->serial;
+	obj->n_data_chunks = cp->n_data_chunks;
+
+	if (obj->variant_type == YAFFS_OBJECT_TYPE_FILE)
+		obj->variant.file_variant.file_size = cp->size_or_equiv_obj;
+	else if (obj->variant_type == YAFFS_OBJECT_TYPE_HARDLINK)
+		obj->variant.hardlink_variant.equiv_id = cp->size_or_equiv_obj;
+
+	if (obj->hdr_chunk > 0)
+		obj->lazy_loaded = 1;
+	return 1;
+}
+
+static int yaffs2_checkpt_tnode_worker(struct yaffs_obj *in,
+				       struct yaffs_tnode *tn, u32 level,
+				       int chunk_offset)
+{
+	int i;
+	struct yaffs_dev *dev = in->my_dev;
+	int ok = 1;
+	u32 base_offset;
+
+	if (!tn)
+		return 1;
+
+	if (level > 0) {
+		for (i = 0; i < YAFFS_NTNODES_INTERNAL && ok; i++) {
+			if (!tn->internal[i])
+				continue;
+			ok = yaffs2_checkpt_tnode_worker(in,
+				 tn->internal[i],
+				 level - 1,
+				 (chunk_offset <<
+				  YAFFS_TNODES_INTERNAL_BITS) + i);
+		}
+		return ok;
+	}
+
+	/* Level 0 tnode */
+	base_offset = chunk_offset << YAFFS_TNODES_LEVEL0_BITS;
+	ok = (yaffs2_checkpt_wr(dev, &base_offset, sizeof(base_offset)) ==
+			sizeof(base_offset));
+	if (ok)
+		ok = (yaffs2_checkpt_wr(dev, tn, dev->tnode_size) ==
+			dev->tnode_size);
+
+	return ok;
+}
+
+static int yaffs2_wr_checkpt_tnodes(struct yaffs_obj *obj)
+{
+	u32 end_marker = ~0;
+	int ok = 1;
+
+	if (obj->variant_type != YAFFS_OBJECT_TYPE_FILE)
+		return ok;
+
+	ok = yaffs2_checkpt_tnode_worker(obj,
+					 obj->variant.file_variant.top,
+					 obj->variant.file_variant.
+					 top_level, 0);
+	if (ok)
+		ok = (yaffs2_checkpt_wr(obj->my_dev, &end_marker,
+				sizeof(end_marker)) == sizeof(end_marker));
+
+	return ok ? 1 : 0;
+}
+
+static int yaffs2_rd_checkpt_tnodes(struct yaffs_obj *obj)
+{
+	u32 base_chunk;
+	int ok = 1;
+	struct yaffs_dev *dev = obj->my_dev;
+	struct yaffs_file_var *file_stuct_ptr = &obj->variant.file_variant;
+	struct yaffs_tnode *tn;
+	int nread = 0;
+
+	ok = (yaffs2_checkpt_rd(dev, &base_chunk, sizeof(base_chunk)) ==
+	      sizeof(base_chunk));
+
+	while (ok && (~base_chunk)) {
+		nread++;
+		/* Read level 0 tnode */
+
+		tn = yaffs_get_tnode(dev);
+		if (tn)
+			ok = (yaffs2_checkpt_rd(dev, tn, dev->tnode_size) ==
+				dev->tnode_size);
+		else
+			ok = 0;
+
+		if (tn && ok)
+			ok = yaffs_add_find_tnode_0(dev,
+						    file_stuct_ptr,
+						    base_chunk, tn) ? 1 : 0;
+
+		if (ok)
+			ok = (yaffs2_checkpt_rd
+			      (dev, &base_chunk,
+			       sizeof(base_chunk)) == sizeof(base_chunk));
+	}
+
+	yaffs_trace(YAFFS_TRACE_CHECKPOINT,
+		"Checkpoint read tnodes %d records, last %d. ok %d",
+		nread, base_chunk, ok);
+
+	return ok ? 1 : 0;
+}
+
+static int yaffs2_wr_checkpt_objs(struct yaffs_dev *dev)
+{
+	struct yaffs_obj *obj;
+	struct yaffs_checkpt_obj cp;
+	int i;
+	int ok = 1;
+	struct list_head *lh;
+
+	/* Iterate through the objects in each hash entry,
+	 * dumping them to the checkpointing stream.
+	 */
+
+	for (i = 0; ok && i < YAFFS_NOBJECT_BUCKETS; i++) {
+		list_for_each(lh, &dev->obj_bucket[i].list) {
+			obj = list_entry(lh, struct yaffs_obj, hash_link);
+			if (!obj->defered_free) {
+				yaffs2_obj_checkpt_obj(&cp, obj);
+				cp.struct_type = sizeof(cp);
+
+				yaffs_trace(YAFFS_TRACE_CHECKPOINT,
+					"Checkpoint write object %d parent %d type %d chunk %d obj addr %p",
+					cp.obj_id, cp.parent_id,
+					cp.variant_type, cp.hdr_chunk, obj);
+
+				ok = (yaffs2_checkpt_wr(dev, &cp,
+						sizeof(cp)) == sizeof(cp));
+
+				if (ok &&
+					obj->variant_type ==
+					YAFFS_OBJECT_TYPE_FILE)
+					ok = yaffs2_wr_checkpt_tnodes(obj);
+			}
+		}
+	}
+
+	/* Dump end of list */
+	memset(&cp, 0xff, sizeof(struct yaffs_checkpt_obj));
+	cp.struct_type = sizeof(cp);
+
+	if (ok)
+		ok = (yaffs2_checkpt_wr(dev, &cp, sizeof(cp)) == sizeof(cp));
+
+	return ok ? 1 : 0;
+}
+
+static int yaffs2_rd_checkpt_objs(struct yaffs_dev *dev)
+{
+	struct yaffs_obj *obj;
+	struct yaffs_checkpt_obj cp;
+	int ok = 1;
+	int done = 0;
+	LIST_HEAD(hard_list);
+
+
+	while (ok && !done) {
+		ok = (yaffs2_checkpt_rd(dev, &cp, sizeof(cp)) == sizeof(cp));
+		if (cp.struct_type != sizeof(cp)) {
+			yaffs_trace(YAFFS_TRACE_CHECKPOINT,
+				"struct size %d instead of %d ok %d",
+				cp.struct_type, (int)sizeof(cp), ok);
+			ok = 0;
+		}
+
+		yaffs_trace(YAFFS_TRACE_CHECKPOINT,
+			"Checkpoint read object %d parent %d type %d chunk %d ",
+			cp.obj_id, cp.parent_id, cp.variant_type,
+			cp.hdr_chunk);
+
+		if (ok && cp.obj_id == ~0) {
+			done = 1;
+		} else if (ok) {
+			obj =
+			    yaffs_find_or_create_by_number(dev, cp.obj_id,
+							   cp.variant_type);
+			if (obj) {
+				ok = yaffs2_checkpt_obj_to_obj(obj, &cp);
+				if (!ok)
+					break;
+				if (obj->variant_type ==
+					YAFFS_OBJECT_TYPE_FILE) {
+					ok = yaffs2_rd_checkpt_tnodes(obj);
+				} else if (obj->variant_type ==
+					YAFFS_OBJECT_TYPE_HARDLINK) {
+					list_add(&obj->hard_links, &hard_list);
+				}
+			} else {
+				ok = 0;
+			}
+		}
+	}
+
+	if (ok)
+		yaffs_link_fixup(dev, &hard_list);
+
+	return ok ? 1 : 0;
+}
+
+static int yaffs2_wr_checkpt_sum(struct yaffs_dev *dev)
+{
+	u32 checkpt_sum;
+	int ok;
+
+	yaffs2_get_checkpt_sum(dev, &checkpt_sum);
+
+	ok = (yaffs2_checkpt_wr(dev, &checkpt_sum, sizeof(checkpt_sum)) ==
+		sizeof(checkpt_sum));
+
+	if (!ok)
+		return 0;
+
+	return 1;
+}
+
+static int yaffs2_rd_checkpt_sum(struct yaffs_dev *dev)
+{
+	u32 checkpt_sum0;
+	u32 checkpt_sum1;
+	int ok;
+
+	yaffs2_get_checkpt_sum(dev, &checkpt_sum0);
+
+	ok = (yaffs2_checkpt_rd(dev, &checkpt_sum1, sizeof(checkpt_sum1)) ==
+		sizeof(checkpt_sum1));
+
+	if (!ok)
+		return 0;
+
+	if (checkpt_sum0 != checkpt_sum1)
+		return 0;
+
+	return 1;
+}
+
+static int yaffs2_wr_checkpt_data(struct yaffs_dev *dev)
+{
+	int ok = 1;
+
+	if (!yaffs2_checkpt_required(dev)) {
+		yaffs_trace(YAFFS_TRACE_CHECKPOINT,
+			"skipping checkpoint write");
+		ok = 0;
+	}
+
+	if (ok)
+		ok = yaffs2_checkpt_open(dev, 1);
+
+	if (ok) {
+		yaffs_trace(YAFFS_TRACE_CHECKPOINT,
+			"write checkpoint validity");
+		ok = yaffs2_wr_checkpt_validity_marker(dev, 1);
+	}
+	if (ok) {
+		yaffs_trace(YAFFS_TRACE_CHECKPOINT,
+			"write checkpoint device");
+		ok = yaffs2_wr_checkpt_dev(dev);
+	}
+	if (ok) {
+		yaffs_trace(YAFFS_TRACE_CHECKPOINT,
+			"write checkpoint objects");
+		ok = yaffs2_wr_checkpt_objs(dev);
+	}
+	if (ok) {
+		yaffs_trace(YAFFS_TRACE_CHECKPOINT,
+			"write checkpoint validity");
+		ok = yaffs2_wr_checkpt_validity_marker(dev, 0);
+	}
+
+	if (ok)
+		ok = yaffs2_wr_checkpt_sum(dev);
+
+	if (!yaffs_checkpt_close(dev))
+		ok = 0;
+
+	if (ok)
+		dev->is_checkpointed = 1;
+	else
+		dev->is_checkpointed = 0;
+
+	return dev->is_checkpointed;
+}
+
+static int yaffs2_rd_checkpt_data(struct yaffs_dev *dev)
+{
+	int ok = 1;
+
+	if (!dev->param.is_yaffs2)
+		ok = 0;
+
+	if (ok && dev->param.skip_checkpt_rd) {
+		yaffs_trace(YAFFS_TRACE_CHECKPOINT,
+			"skipping checkpoint read");
+		ok = 0;
+	}
+
+	if (ok)
+		ok = yaffs2_checkpt_open(dev, 0); /* open for read */
+
+	if (ok) {
+		yaffs_trace(YAFFS_TRACE_CHECKPOINT,
+			"read checkpoint validity");
+		ok = yaffs2_rd_checkpt_validity_marker(dev, 1);
+	}
+	if (ok) {
+		yaffs_trace(YAFFS_TRACE_CHECKPOINT,
+			"read checkpoint device");
+		ok = yaffs2_rd_checkpt_dev(dev);
+	}
+	if (ok) {
+		yaffs_trace(YAFFS_TRACE_CHECKPOINT,
+			"read checkpoint objects");
+		ok = yaffs2_rd_checkpt_objs(dev);
+	}
+	if (ok) {
+		yaffs_trace(YAFFS_TRACE_CHECKPOINT,
+			"read checkpoint validity");
+		ok = yaffs2_rd_checkpt_validity_marker(dev, 0);
+	}
+
+	if (ok) {
+		ok = yaffs2_rd_checkpt_sum(dev);
+		yaffs_trace(YAFFS_TRACE_CHECKPOINT,
+			"read checkpoint checksum %d", ok);
+	}
+
+	if (!yaffs_checkpt_close(dev))
+		ok = 0;
+
+	if (ok)
+		dev->is_checkpointed = 1;
+	else
+		dev->is_checkpointed = 0;
+
+	return ok ? 1 : 0;
+}
+
+void yaffs2_checkpt_invalidate(struct yaffs_dev *dev)
+{
+	if (dev->is_checkpointed || dev->blocks_in_checkpt > 0) {
+		dev->is_checkpointed = 0;
+		yaffs2_checkpt_invalidate_stream(dev);
+	}
+	if (dev->param.sb_dirty_fn)
+		dev->param.sb_dirty_fn(dev);
+}
+
+int yaffs_checkpoint_save(struct yaffs_dev *dev)
+{
+	yaffs_trace(YAFFS_TRACE_CHECKPOINT,
+		"save entry: is_checkpointed %d",
+		dev->is_checkpointed);
+
+	yaffs_verify_objects(dev);
+	yaffs_verify_blocks(dev);
+	yaffs_verify_free_chunks(dev);
+
+	if (!dev->is_checkpointed) {
+		yaffs2_checkpt_invalidate(dev);
+		yaffs2_wr_checkpt_data(dev);
+	}
+
+	yaffs_trace(YAFFS_TRACE_CHECKPOINT | YAFFS_TRACE_MOUNT,
+		"save exit: is_checkpointed %d",
+		dev->is_checkpointed);
+
+	return dev->is_checkpointed;
+}
+
+int yaffs2_checkpt_restore(struct yaffs_dev *dev)
+{
+	int retval;
+
+	yaffs_trace(YAFFS_TRACE_CHECKPOINT,
+		"restore entry: is_checkpointed %d",
+		dev->is_checkpointed);
+
+	retval = yaffs2_rd_checkpt_data(dev);
+
+	if (dev->is_checkpointed) {
+		yaffs_verify_objects(dev);
+		yaffs_verify_blocks(dev);
+		yaffs_verify_free_chunks(dev);
+	}
+
+	yaffs_trace(YAFFS_TRACE_CHECKPOINT,
+		"restore exit: is_checkpointed %d",
+		dev->is_checkpointed);
+
+	return retval;
+}
+
+int yaffs2_handle_hole(struct yaffs_obj *obj, loff_t new_size)
+{
+	/* if new_size > old_file_size.
+	 * We're going to be writing a hole.
+	 * If the hole is small then write zeros otherwise write a start
+	 * of hole marker.
+	 */
+	loff_t old_file_size;
+	loff_t increase;
+	int small_hole;
+	int result = YAFFS_OK;
+	struct yaffs_dev *dev = NULL;
+	u8 *local_buffer = NULL;
+	int small_increase_ok = 0;
+
+	if (!obj)
+		return YAFFS_FAIL;
+
+	if (obj->variant_type != YAFFS_OBJECT_TYPE_FILE)
+		return YAFFS_FAIL;
+
+	dev = obj->my_dev;
+
+	/* Bail out if not yaffs2 mode */
+	if (!dev->param.is_yaffs2)
+		return YAFFS_OK;
+
+	old_file_size = obj->variant.file_variant.file_size;
+
+	if (new_size <= old_file_size)
+		return YAFFS_OK;
+
+	increase = new_size - old_file_size;
+
+	if (increase < YAFFS_SMALL_HOLE_THRESHOLD * dev->data_bytes_per_chunk &&
+	    yaffs_check_alloc_available(dev, YAFFS_SMALL_HOLE_THRESHOLD + 1))
+		small_hole = 1;
+	else
+		small_hole = 0;
+
+	if (small_hole)
+		local_buffer = yaffs_get_temp_buffer(dev);
+
+	if (local_buffer) {
+		/* fill hole with zero bytes */
+		loff_t pos = old_file_size;
+		int this_write;
+		int written;
+		memset(local_buffer, 0, dev->data_bytes_per_chunk);
+		small_increase_ok = 1;
+
+		while (increase > 0 && small_increase_ok) {
+			this_write = increase;
+			if (this_write > dev->data_bytes_per_chunk)
+				this_write = dev->data_bytes_per_chunk;
+			written =
+			    yaffs_do_file_wr(obj, local_buffer, pos, this_write,
+					     0);
+			if (written == this_write) {
+				pos += this_write;
+				increase -= this_write;
+			} else {
+				small_increase_ok = 0;
+			}
+		}
+
+		yaffs_release_temp_buffer(dev, local_buffer);
+
+		/* If out of space then reverse any chunks we've added */
+		if (!small_increase_ok)
+			yaffs_resize_file_down(obj, old_file_size);
+	}
+
+	if (!small_increase_ok &&
+	    obj->parent &&
+	    obj->parent->obj_id != YAFFS_OBJECTID_UNLINKED &&
+	    obj->parent->obj_id != YAFFS_OBJECTID_DELETED) {
+		/* Write a hole start header with the old file size */
+		yaffs_update_oh(obj, NULL, 0, 1, 0, NULL);
+	}
+
+	return result;
+}
+
+struct yaffs_block_index {
+	int seq;
+	int block;
+};
+
+static int yaffs2_ybicmp(const void *a, const void *b)
+{
+	int aseq = ((struct yaffs_block_index *)a)->seq;
+	int bseq = ((struct yaffs_block_index *)b)->seq;
+	int ablock = ((struct yaffs_block_index *)a)->block;
+	int bblock = ((struct yaffs_block_index *)b)->block;
+
+	if (aseq == bseq)
+		return ablock - bblock;
+
+	return aseq - bseq;
+}
+
+static inline int yaffs2_scan_chunk(struct yaffs_dev *dev,
+		struct yaffs_block_info *bi,
+		int blk, int chunk_in_block,
+		int *found_chunks,
+		u8 *chunk_data,
+		struct list_head *hard_list,
+		int summary_available)
+{
+	struct yaffs_obj_hdr *oh;
+	struct yaffs_obj *in;
+	struct yaffs_obj *parent;
+	int equiv_id;
+	loff_t file_size;
+	int is_shrink;
+	int is_unlinked;
+	struct yaffs_ext_tags tags;
+	int result;
+	int alloc_failed = 0;
+	int chunk = blk * dev->param.chunks_per_block + chunk_in_block;
+	struct yaffs_file_var *file_var;
+	struct yaffs_hardlink_var *hl_var;
+	struct yaffs_symlink_var *sl_var;
+
+	if (summary_available) {
+		result = yaffs_summary_fetch(dev, &tags, chunk_in_block);
+		tags.seq_number = bi->seq_number;
+	}
+
+	if (!summary_available || tags.obj_id == 0) {
+		result = yaffs_rd_chunk_tags_nand(dev, chunk, NULL, &tags);
+		dev->tags_used++;
+	} else {
+		dev->summary_used++;
+	}
+
+	/* Let's have a good look at this chunk... */
+
+	if (!tags.chunk_used) {
+		/* An unassigned chunk in the block.
+		 * If there are used chunks after this one, then
+		 * it is a chunk that was skipped due to failing
+		 * the erased check. Just skip it so that it can
+		 * be deleted.
+		 * But, more typically, We get here when this is
+		 * an unallocated chunk and his means that
+		 * either the block is empty or this is the one
+		 * being allocated from
+		 */
+
+		if (*found_chunks) {
+			/* This is a chunk that was skipped due
+			 * to failing the erased check */
+		} else if (chunk_in_block == 0) {
+			/* We're looking at the first chunk in
+			 * the block so the block is unused */
+			bi->block_state = YAFFS_BLOCK_STATE_EMPTY;
+			dev->n_erased_blocks++;
+		} else {
+			if (bi->block_state == YAFFS_BLOCK_STATE_NEEDS_SCAN ||
+			    bi->block_state == YAFFS_BLOCK_STATE_ALLOCATING) {
+				if (dev->seq_number == bi->seq_number) {
+					/* Allocating from this block*/
+					yaffs_trace(YAFFS_TRACE_SCAN,
+					    " Allocating from %d %d",
+					    blk, chunk_in_block);
+
+					bi->block_state =
+						YAFFS_BLOCK_STATE_ALLOCATING;
+					dev->alloc_block = blk;
+					dev->alloc_page = chunk_in_block;
+					dev->alloc_block_finder = blk;
+				} else {
+					/* This is a partially written block
+					 * that is not the current
+					 * allocation block.
+					 */
+					yaffs_trace(YAFFS_TRACE_SCAN,
+						"Partially written block %d detected. gc will fix this.",
+						blk);
+				}
+			}
+		}
+
+		dev->n_free_chunks++;
+
+	} else if (tags.ecc_result ==
+		YAFFS_ECC_RESULT_UNFIXED) {
+		yaffs_trace(YAFFS_TRACE_SCAN,
+			" Unfixed ECC in chunk(%d:%d), chunk ignored",
+			blk, chunk_in_block);
+			dev->n_free_chunks++;
+	} else if (tags.obj_id > YAFFS_MAX_OBJECT_ID ||
+		   tags.chunk_id > YAFFS_MAX_CHUNK_ID ||
+		   tags.obj_id == YAFFS_OBJECTID_SUMMARY ||
+		   (tags.chunk_id > 0 &&
+		     tags.n_bytes > dev->data_bytes_per_chunk) ||
+		   tags.seq_number != bi->seq_number) {
+		yaffs_trace(YAFFS_TRACE_SCAN,
+			"Chunk (%d:%d) with bad tags:obj = %d, chunk_id = %d, n_bytes = %d, ignored",
+			blk, chunk_in_block, tags.obj_id,
+			tags.chunk_id, tags.n_bytes);
+		dev->n_free_chunks++;
+	} else if (tags.chunk_id > 0) {
+		/* chunk_id > 0 so it is a data chunk... */
+		loff_t endpos;
+		loff_t chunk_base = (tags.chunk_id - 1) *
+					dev->data_bytes_per_chunk;
+
+		*found_chunks = 1;
+
+		yaffs_set_chunk_bit(dev, blk, chunk_in_block);
+		bi->pages_in_use++;
+
+		in = yaffs_find_or_create_by_number(dev,
+					tags.obj_id,
+					YAFFS_OBJECT_TYPE_FILE);
+		if (!in)
+			/* Out of memory */
+			alloc_failed = 1;
+
+		if (in &&
+		    in->variant_type == YAFFS_OBJECT_TYPE_FILE &&
+		    chunk_base < in->variant.file_variant.shrink_size) {
+			/* This has not been invalidated by
+			 * a resize */
+			if (!yaffs_put_chunk_in_file(in, tags.chunk_id,
+								chunk, -1))
+				alloc_failed = 1;
+
+			/* File size is calculated by looking at
+			 * the data chunks if we have not
+			 * seen an object header yet.
+			 * Stop this practice once we find an
+			 * object header.
+			 */
+			endpos = chunk_base + tags.n_bytes;
+
+			if (!in->valid &&
+			    in->variant.file_variant.scanned_size < endpos) {
+				in->variant.file_variant.
+				    scanned_size = endpos;
+				in->variant.file_variant.
+				    file_size = endpos;
+			}
+		} else if (in) {
+			/* This chunk has been invalidated by a
+			 * resize, or a past file deletion
+			 * so delete the chunk*/
+			yaffs_chunk_del(dev, chunk, 1, __LINE__);
+		}
+	} else {
+		/* chunk_id == 0, so it is an ObjectHeader.
+		 * Thus, we read in the object header and make
+		 * the object
+		 */
+		*found_chunks = 1;
+
+		yaffs_set_chunk_bit(dev, blk, chunk_in_block);
+		bi->pages_in_use++;
+
+		oh = NULL;
+		in = NULL;
+
+		if (tags.extra_available) {
+			in = yaffs_find_or_create_by_number(dev,
+					tags.obj_id,
+					tags.extra_obj_type);
+			if (!in)
+				alloc_failed = 1;
+		}
+
+		if (!in ||
+		    (!in->valid && dev->param.disable_lazy_load) ||
+		    tags.extra_shadows ||
+		    (!in->valid && (tags.obj_id == YAFFS_OBJECTID_ROOT ||
+				 tags.obj_id == YAFFS_OBJECTID_LOSTNFOUND))) {
+
+			/* If we don't have  valid info then we
+			 * need to read the chunk
+			 * TODO In future we can probably defer
+			 * reading the chunk and living with
+			 * invalid data until needed.
+			 */
+
+			result = yaffs_rd_chunk_tags_nand(dev,
+						  chunk,
+						  chunk_data,
+						  NULL);
+
+			oh = (struct yaffs_obj_hdr *)chunk_data;
+
+			if (dev->param.inband_tags) {
+				/* Fix up the header if they got
+				 * corrupted by inband tags */
+				oh->shadows_obj =
+				    oh->inband_shadowed_obj_id;
+				oh->is_shrink =
+				    oh->inband_is_shrink;
+			}
+
+			if (!in) {
+				in = yaffs_find_or_create_by_number(dev,
+							tags.obj_id, oh->type);
+				if (!in)
+					alloc_failed = 1;
+			}
+		}
+
+		if (!in) {
+			/* TODO Hoosterman we have a problem! */
+			yaffs_trace(YAFFS_TRACE_ERROR,
+				"yaffs tragedy: Could not make object for object  %d at chunk %d during scan",
+				tags.obj_id, chunk);
+			return YAFFS_FAIL;
+		}
+
+		if (in->valid) {
+			/* We have already filled this one.
+			 * We have a duplicate that will be
+			 * discarded, but we first have to suck
+			 * out resize info if it is a file.
+			 */
+			if ((in->variant_type == YAFFS_OBJECT_TYPE_FILE) &&
+				((oh && oh->type == YAFFS_OBJECT_TYPE_FILE) ||
+				 (tags.extra_available &&
+				  tags.extra_obj_type == YAFFS_OBJECT_TYPE_FILE)
+				)) {
+				loff_t this_size = (oh) ?
+					yaffs_oh_to_size(oh) :
+					tags.extra_file_size;
+				u32 parent_obj_id = (oh) ?
+					oh->parent_obj_id :
+					tags.extra_parent_id;
+
+				is_shrink = (oh) ?
+					oh->is_shrink :
+					tags.extra_is_shrink;
+
+				/* If it is deleted (unlinked
+				 * at start also means deleted)
+				 * we treat the file size as
+				 * being zeroed at this point.
+				 */
+				if (parent_obj_id == YAFFS_OBJECTID_DELETED ||
+				    parent_obj_id == YAFFS_OBJECTID_UNLINKED) {
+					this_size = 0;
+					is_shrink = 1;
+				}
+
+				if (is_shrink &&
+				    in->variant.file_variant.shrink_size >
+				    this_size)
+					in->variant.file_variant.shrink_size =
+					this_size;
+
+				if (is_shrink)
+					bi->has_shrink_hdr = 1;
+			}
+			/* Use existing - destroy this one. */
+			yaffs_chunk_del(dev, chunk, 1, __LINE__);
+		}
+
+		if (!in->valid && in->variant_type !=
+		    (oh ? oh->type : tags.extra_obj_type)) {
+			yaffs_trace(YAFFS_TRACE_ERROR,
+				"yaffs tragedy: Bad type, %d != %d, for object %d at chunk %d during scan",
+				oh ? oh->type : tags.extra_obj_type,
+				in->variant_type, tags.obj_id,
+				chunk);
+			in = yaffs_retype_obj(in, oh ? oh->type : tags.extra_obj_type);
+		}
+
+		if (!in->valid &&
+		    (tags.obj_id == YAFFS_OBJECTID_ROOT ||
+		     tags.obj_id == YAFFS_OBJECTID_LOSTNFOUND)) {
+			/* We only load some info, don't fiddle
+			 * with directory structure */
+			in->valid = 1;
+
+			if (oh) {
+				in->yst_mode = oh->yst_mode;
+				yaffs_load_attribs(in, oh);
+				in->lazy_loaded = 0;
+			} else {
+				in->lazy_loaded = 1;
+			}
+			in->hdr_chunk = chunk;
+
+		} else if (!in->valid) {
+			/* we need to load this info */
+			in->valid = 1;
+			in->hdr_chunk = chunk;
+			if (oh) {
+				in->variant_type = oh->type;
+				in->yst_mode = oh->yst_mode;
+				yaffs_load_attribs(in, oh);
+
+				if (oh->shadows_obj > 0)
+					yaffs_handle_shadowed_obj(dev,
+					     oh->shadows_obj, 1);
+
+				yaffs_set_obj_name_from_oh(in, oh);
+				parent = yaffs_find_or_create_by_number(dev,
+						oh->parent_obj_id,
+						YAFFS_OBJECT_TYPE_DIRECTORY);
+				file_size = yaffs_oh_to_size(oh);
+				is_shrink = oh->is_shrink;
+				equiv_id = oh->equiv_id;
+			} else {
+				in->variant_type = tags.extra_obj_type;
+				parent = yaffs_find_or_create_by_number(dev,
+						tags.extra_parent_id,
+						YAFFS_OBJECT_TYPE_DIRECTORY);
+				file_size = tags.extra_file_size;
+				is_shrink = tags.extra_is_shrink;
+				equiv_id = tags.extra_equiv_id;
+				in->lazy_loaded = 1;
+			}
+			in->dirty = 0;
+
+			if (!parent)
+				alloc_failed = 1;
+
+			/* directory stuff...
+			 * hook up to parent
+			 */
+
+			if (parent &&
+			    parent->variant_type == YAFFS_OBJECT_TYPE_UNKNOWN) {
+				/* Set up as a directory */
+				parent->variant_type =
+					YAFFS_OBJECT_TYPE_DIRECTORY;
+				INIT_LIST_HEAD(&parent->
+						variant.dir_variant.children);
+			} else if (!parent ||
+				   parent->variant_type !=
+					YAFFS_OBJECT_TYPE_DIRECTORY) {
+				/* Hoosterman, another problem....
+				 * Trying to use a non-directory as a directory
+				 */
+
+				yaffs_trace(YAFFS_TRACE_ERROR,
+					"yaffs tragedy: attempting to use non-directory as a directory in scan. Put in lost+found."
+					);
+				parent = dev->lost_n_found;
+			}
+			yaffs_add_obj_to_dir(parent, in);
+
+			is_unlinked = (parent == dev->del_dir) ||
+					(parent == dev->unlinked_dir);
+
+			if (is_shrink)
+				/* Mark the block */
+				bi->has_shrink_hdr = 1;
+
+			/* Note re hardlinks.
+			 * Since we might scan a hardlink before its equivalent
+			 * object is scanned we put them all in a list.
+			 * After scanning is complete, we should have all the
+			 * objects, so we run through this list and fix up all
+			 * the chains.
+			 */
+
+			switch (in->variant_type) {
+			case YAFFS_OBJECT_TYPE_UNKNOWN:
+				/* Todo got a problem */
+				break;
+			case YAFFS_OBJECT_TYPE_FILE:
+				file_var = &in->variant.file_variant;
+				if (file_var->scanned_size < file_size) {
+					/* This covers the case where the file
+					 * size is greater than the data held.
+					 * This will happen if the file is
+					 * resized to be larger than its
+					 * current data extents.
+					 */
+					file_var->file_size = file_size;
+					file_var->scanned_size = file_size;
+				}
+
+				if (file_var->shrink_size > file_size)
+					file_var->shrink_size = file_size;
+
+				break;
+			case YAFFS_OBJECT_TYPE_HARDLINK:
+				hl_var = &in->variant.hardlink_variant;
+				if (!is_unlinked) {
+					hl_var->equiv_id = equiv_id;
+					list_add(&in->hard_links, hard_list);
+				}
+				break;
+			case YAFFS_OBJECT_TYPE_DIRECTORY:
+				/* Do nothing */
+				break;
+			case YAFFS_OBJECT_TYPE_SPECIAL:
+				/* Do nothing */
+				break;
+			case YAFFS_OBJECT_TYPE_SYMLINK:
+				sl_var = &in->variant.symlink_variant;
+				if (oh) {
+					sl_var->alias =
+					    yaffs_clone_str(oh->alias);
+					if (!sl_var->alias)
+						alloc_failed = 1;
+				}
+				break;
+			}
+		}
+	}
+	return alloc_failed ? YAFFS_FAIL : YAFFS_OK;
+}
+
+int yaffs2_scan_backwards(struct yaffs_dev *dev)
+{
+	int blk;
+	int block_iter;
+	int start_iter;
+	int end_iter;
+	int n_to_scan = 0;
+	enum yaffs_block_state state;
+	int c;
+	LIST_HEAD(hard_list);
+	struct yaffs_block_info *bi;
+	u32 seq_number;
+	int n_blocks = dev->internal_end_block - dev->internal_start_block + 1;
+	u8 *chunk_data;
+	int found_chunks;
+	int alloc_failed = 0;
+	struct yaffs_block_index *block_index = NULL;
+	int alt_block_index = 0;
+	int summary_available;
+
+	yaffs_trace(YAFFS_TRACE_SCAN,
+		"yaffs2_scan_backwards starts  intstartblk %d intendblk %d...",
+		dev->internal_start_block, dev->internal_end_block);
+
+	dev->seq_number = YAFFS_LOWEST_SEQUENCE_NUMBER;
+
+	block_index =
+		kmalloc(n_blocks * sizeof(struct yaffs_block_index), GFP_NOFS);
+
+	if (!block_index) {
+		block_index =
+		    vmalloc(n_blocks * sizeof(struct yaffs_block_index));
+		alt_block_index = 1;
+	}
+
+	if (!block_index) {
+		yaffs_trace(YAFFS_TRACE_SCAN,
+			"yaffs2_scan_backwards() could not allocate block index!"
+			);
+		return YAFFS_FAIL;
+	}
+
+	dev->blocks_in_checkpt = 0;
+
+	chunk_data = yaffs_get_temp_buffer(dev);
+
+	/* Scan all the blocks to determine their state */
+	bi = dev->block_info;
+	for (blk = dev->internal_start_block; blk <= dev->internal_end_block;
+	     blk++) {
+		yaffs_clear_chunk_bits(dev, blk);
+		bi->pages_in_use = 0;
+		bi->soft_del_pages = 0;
+
+		yaffs_query_init_block_state(dev, blk, &state, &seq_number);
+
+		bi->block_state = state;
+		bi->seq_number = seq_number;
+
+		if (bi->seq_number == YAFFS_SEQUENCE_CHECKPOINT_DATA)
+			bi->block_state = YAFFS_BLOCK_STATE_CHECKPOINT;
+		if (bi->seq_number == YAFFS_SEQUENCE_BAD_BLOCK)
+			bi->block_state = YAFFS_BLOCK_STATE_DEAD;
+
+		yaffs_trace(YAFFS_TRACE_SCAN_DEBUG,
+			"Block scanning block %d state %d seq %d",
+			blk, bi->block_state, seq_number);
+
+		if (bi->block_state == YAFFS_BLOCK_STATE_CHECKPOINT) {
+			dev->blocks_in_checkpt++;
+
+		} else if (bi->block_state == YAFFS_BLOCK_STATE_DEAD) {
+			yaffs_trace(YAFFS_TRACE_BAD_BLOCKS,
+				"block %d is bad", blk);
+		} else if (bi->block_state == YAFFS_BLOCK_STATE_EMPTY) {
+			yaffs_trace(YAFFS_TRACE_SCAN_DEBUG, "Block empty ");
+			dev->n_erased_blocks++;
+			dev->n_free_chunks += dev->param.chunks_per_block;
+		} else if (bi->block_state ==
+				YAFFS_BLOCK_STATE_NEEDS_SCAN) {
+			/* Determine the highest sequence number */
+			if (seq_number >= YAFFS_LOWEST_SEQUENCE_NUMBER &&
+			    seq_number < YAFFS_HIGHEST_SEQUENCE_NUMBER) {
+				block_index[n_to_scan].seq = seq_number;
+				block_index[n_to_scan].block = blk;
+				n_to_scan++;
+				if (seq_number >= dev->seq_number)
+					dev->seq_number = seq_number;
+			} else {
+				/* TODO: Nasty sequence number! */
+				yaffs_trace(YAFFS_TRACE_SCAN,
+					"Block scanning block %d has bad sequence number %d",
+					blk, seq_number);
+			}
+		}
+		bi++;
+	}
+
+	yaffs_trace(YAFFS_TRACE_ALWAYS, "%d blocks to be sorted...", n_to_scan);
+
+	cond_resched();
+
+	/* Sort the blocks by sequence number */
+	sort(block_index, n_to_scan, sizeof(struct yaffs_block_index),
+		   yaffs2_ybicmp, NULL);
+
+	cond_resched();
+
+	yaffs_trace(YAFFS_TRACE_SCAN, "...done");
+
+	/* Now scan the blocks looking at the data. */
+	start_iter = 0;
+	end_iter = n_to_scan - 1;
+	yaffs_trace(YAFFS_TRACE_SCAN_DEBUG, "%d blocks to scan", n_to_scan);
+
+	/* For each block.... backwards */
+	for (block_iter = end_iter;
+	     !alloc_failed && block_iter >= start_iter;
+	     block_iter--) {
+		/* Cooperative multitasking! This loop can run for so
+		   long that watchdog timers expire. */
+		cond_resched();
+
+		/* get the block to scan in the correct order */
+		blk = block_index[block_iter].block;
+		bi = yaffs_get_block_info(dev, blk);
+
+		summary_available = yaffs_summary_read(dev, dev->sum_tags, blk);
+
+		/* For each chunk in each block that needs scanning.... */
+		found_chunks = 0;
+		if (summary_available)
+			c = dev->chunks_per_summary - 1;
+		else
+			c = dev->param.chunks_per_block - 1;
+
+		for (/* c is already initialised */;
+		     !alloc_failed && c >= 0 &&
+		     (bi->block_state == YAFFS_BLOCK_STATE_NEEDS_SCAN ||
+		      bi->block_state == YAFFS_BLOCK_STATE_ALLOCATING);
+		      c--) {
+			/* Scan backwards...
+			 * Read the tags and decide what to do
+			 */
+			if (yaffs2_scan_chunk(dev, bi, blk, c,
+					&found_chunks, chunk_data,
+					&hard_list, summary_available) ==
+					YAFFS_FAIL)
+				alloc_failed = 1;
+		}
+
+		if (bi->block_state == YAFFS_BLOCK_STATE_NEEDS_SCAN) {
+			/* If we got this far while scanning, then the block
+			 * is fully allocated. */
+			bi->block_state = YAFFS_BLOCK_STATE_FULL;
+		}
+
+		/* Now let's see if it was dirty */
+		if (bi->pages_in_use == 0 &&
+		    !bi->has_shrink_hdr &&
+		    bi->block_state == YAFFS_BLOCK_STATE_FULL) {
+			yaffs_block_became_dirty(dev, blk);
+		}
+	}
+
+	yaffs_skip_rest_of_block(dev);
+
+	if (alt_block_index)
+		vfree(block_index);
+	else
+		kfree(block_index);
+
+	/* Ok, we've done all the scanning.
+	 * Fix up the hard link chains.
+	 * We have scanned all the objects, now it's time to add these
+	 * hardlinks.
+	 */
+	yaffs_link_fixup(dev, &hard_list);
+
+	yaffs_release_temp_buffer(dev, chunk_data);
+
+	if (alloc_failed)
+		return YAFFS_FAIL;
+
+	yaffs_trace(YAFFS_TRACE_SCAN, "yaffs2_scan_backwards ends");
+
+	return YAFFS_OK;
+}
diff --git a/target/linux/generic/files/fs/yaffs2/yaffs_yaffs2.h b/target/linux/generic/files/fs/yaffs2/yaffs_yaffs2.h
new file mode 100644
index 0000000..2363bfd
--- /dev/null
+++ b/target/linux/generic/files/fs/yaffs2/yaffs_yaffs2.h
@@ -0,0 +1,39 @@
+/*
+ * YAFFS: Yet another Flash File System . A NAND-flash specific file system.
+ *
+ * Copyright (C) 2002-2011 Aleph One Ltd.
+ *   for Toby Churchill Ltd and Brightstar Engineering
+ *
+ * Created by Charles Manning <charles@aleph1.co.uk>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU Lesser General Public License version 2.1 as
+ * published by the Free Software Foundation.
+ *
+ * Note: Only YAFFS headers are LGPL, YAFFS C code is covered by GPL.
+ */
+
+#ifndef __YAFFS_YAFFS2_H__
+#define __YAFFS_YAFFS2_H__
+
+#include "yaffs_guts.h"
+
+void yaffs_calc_oldest_dirty_seq(struct yaffs_dev *dev);
+void yaffs2_find_oldest_dirty_seq(struct yaffs_dev *dev);
+void yaffs2_clear_oldest_dirty_seq(struct yaffs_dev *dev,
+				   struct yaffs_block_info *bi);
+void yaffs2_update_oldest_dirty_seq(struct yaffs_dev *dev, unsigned block_no,
+				    struct yaffs_block_info *bi);
+int yaffs_block_ok_for_gc(struct yaffs_dev *dev, struct yaffs_block_info *bi);
+u32 yaffs2_find_refresh_block(struct yaffs_dev *dev);
+int yaffs2_checkpt_required(struct yaffs_dev *dev);
+int yaffs_calc_checkpt_blocks_required(struct yaffs_dev *dev);
+
+void yaffs2_checkpt_invalidate(struct yaffs_dev *dev);
+int yaffs2_checkpt_save(struct yaffs_dev *dev);
+int yaffs2_checkpt_restore(struct yaffs_dev *dev);
+
+int yaffs2_handle_hole(struct yaffs_obj *obj, loff_t new_size);
+int yaffs2_scan_backwards(struct yaffs_dev *dev);
+
+#endif
diff --git a/target/linux/generic/files/fs/yaffs2/yportenv.h b/target/linux/generic/files/fs/yaffs2/yportenv.h
new file mode 100644
index 0000000..8975af3
--- /dev/null
+++ b/target/linux/generic/files/fs/yaffs2/yportenv.h
@@ -0,0 +1,85 @@
+/*
+ * YAFFS: Yet another Flash File System . A NAND-flash specific file system.
+ *
+ * Copyright (C) 2002-2011 Aleph One Ltd.
+ *   for Toby Churchill Ltd and Brightstar Engineering
+ *
+ * Created by Charles Manning <charles@aleph1.co.uk>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU Lesser General Public License version 2.1 as
+ * published by the Free Software Foundation.
+ *
+ * Note: Only YAFFS headers are LGPL, YAFFS C code is covered by GPL.
+ */
+
+#ifndef __YPORTENV_H__
+#define __YPORTENV_H__
+
+/*
+ * Define the MTD version in terms of Linux Kernel versions
+ * This allows yaffs to be used independantly of the kernel
+ * as well as with it.
+ */
+
+#define MTD_VERSION(a, b, c) (((a) << 16) + ((b) << 8) + (c))
+
+#ifdef YAFFS_OUT_OF_TREE
+#include "moduleconfig.h"
+#endif
+
+#include <linux/version.h>
+#define MTD_VERSION_CODE LINUX_VERSION_CODE
+
+#if (LINUX_VERSION_CODE < KERNEL_VERSION(2, 6, 19))
+#include <linux/config.h>
+#endif
+#include <linux/version.h>
+#include <linux/kernel.h>
+#include <linux/mm.h>
+#include <linux/sched.h>
+#include <linux/string.h>
+#include <linux/slab.h>
+#include <linux/vmalloc.h>
+#include <linux/xattr.h>
+#include <linux/list.h>
+#include <linux/types.h>
+#include <linux/fs.h>
+#include <linux/stat.h>
+#include <linux/sort.h>
+#include <linux/bitops.h>
+
+/*  These type wrappings are used to support Unicode names in WinCE. */
+#define YCHAR char
+#define YUCHAR unsigned char
+#define _Y(x)     x
+
+#define YAFFS_LOSTNFOUND_NAME		"lost+found"
+#define YAFFS_LOSTNFOUND_PREFIX		"obj"
+
+
+#define YAFFS_ROOT_MODE			0755
+#define YAFFS_LOSTNFOUND_MODE		0700
+
+#if (LINUX_VERSION_CODE > KERNEL_VERSION(2, 5, 0))
+#define Y_CURRENT_TIME CURRENT_TIME.tv_sec
+#define Y_TIME_CONVERT(x) (x).tv_sec
+#else
+#define Y_CURRENT_TIME CURRENT_TIME
+#define Y_TIME_CONVERT(x) (x)
+#endif
+
+#define compile_time_assertion(assertion) \
+	({ int x = __builtin_choose_expr(assertion, 0, (void)0); (void) x; })
+
+
+#define yaffs_printf(msk, fmt, ...) \
+	printk(KERN_DEBUG "yaffs: " fmt "\n", ##__VA_ARGS__)
+
+#define yaffs_trace(msk, fmt, ...) do { \
+	if (yaffs_trace_mask & (msk)) \
+		printk(KERN_DEBUG "yaffs: " fmt "\n", ##__VA_ARGS__); \
+} while (0)
+
+
+#endif
diff --git a/target/linux/generic/files/include/linux/ar8216_platform.h b/target/linux/generic/files/include/linux/ar8216_platform.h
new file mode 100644
index 0000000..d70f11a
--- /dev/null
+++ b/target/linux/generic/files/include/linux/ar8216_platform.h
@@ -0,0 +1,133 @@
+/*
+ * AR8216 switch driver platform data
+ *
+ * Copyright (C) 2012 Gabor Juhos <juhosg@openwrt.org>
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+#ifndef AR8216_PLATFORM_H
+#define AR8216_PLATFORM_H
+
+enum ar8327_pad_mode {
+	AR8327_PAD_NC = 0,
+	AR8327_PAD_MAC2MAC_MII,
+	AR8327_PAD_MAC2MAC_GMII,
+	AR8327_PAD_MAC_SGMII,
+	AR8327_PAD_MAC2PHY_MII,
+	AR8327_PAD_MAC2PHY_GMII,
+	AR8327_PAD_MAC_RGMII,
+	AR8327_PAD_PHY_GMII,
+	AR8327_PAD_PHY_RGMII,
+	AR8327_PAD_PHY_MII,
+};
+
+enum ar8327_clk_delay_sel {
+	AR8327_CLK_DELAY_SEL0 = 0,
+	AR8327_CLK_DELAY_SEL1,
+	AR8327_CLK_DELAY_SEL2,
+	AR8327_CLK_DELAY_SEL3,
+};
+
+struct ar8327_pad_cfg {
+	enum ar8327_pad_mode mode;
+	bool rxclk_sel;
+	bool txclk_sel;
+	bool pipe_rxclk_sel;
+	bool txclk_delay_en;
+	bool rxclk_delay_en;
+	bool sgmii_delay_en;
+	enum ar8327_clk_delay_sel txclk_delay_sel;
+	enum ar8327_clk_delay_sel rxclk_delay_sel;
+	bool mac06_exchange_en;
+};
+
+enum ar8327_port_speed {
+	AR8327_PORT_SPEED_10 = 0,
+	AR8327_PORT_SPEED_100,
+	AR8327_PORT_SPEED_1000,
+};
+
+struct ar8327_port_cfg {
+	int force_link:1;
+	enum ar8327_port_speed speed;
+	int txpause:1;
+	int rxpause:1;
+	int duplex:1;
+};
+
+struct ar8327_sgmii_cfg {
+	u32 sgmii_ctrl;
+	bool serdes_aen;
+};
+
+struct ar8327_led_cfg {
+	u32 led_ctrl0;
+	u32 led_ctrl1;
+	u32 led_ctrl2;
+	u32 led_ctrl3;
+	bool open_drain;
+};
+
+enum ar8327_led_num {
+	AR8327_LED_PHY0_0 = 0,
+	AR8327_LED_PHY0_1,
+	AR8327_LED_PHY0_2,
+	AR8327_LED_PHY1_0,
+	AR8327_LED_PHY1_1,
+	AR8327_LED_PHY1_2,
+	AR8327_LED_PHY2_0,
+	AR8327_LED_PHY2_1,
+	AR8327_LED_PHY2_2,
+	AR8327_LED_PHY3_0,
+	AR8327_LED_PHY3_1,
+	AR8327_LED_PHY3_2,
+	AR8327_LED_PHY4_0,
+	AR8327_LED_PHY4_1,
+	AR8327_LED_PHY4_2,
+};
+
+enum ar8327_led_mode {
+	AR8327_LED_MODE_HW = 0,
+	AR8327_LED_MODE_SW,
+};
+
+struct ar8327_led_info {
+	const char *name;
+	const char *default_trigger;
+	bool active_low;
+	enum ar8327_led_num led_num;
+	enum ar8327_led_mode mode;
+};
+
+#define AR8327_LED_INFO(_led, _mode, _name) {	\
+	.name = (_name), 	   		\
+	.led_num = AR8327_LED_ ## _led,		\
+	.mode = AR8327_LED_MODE_ ## _mode 	\
+}
+
+struct ar8327_platform_data {
+	struct ar8327_pad_cfg *pad0_cfg;
+	struct ar8327_pad_cfg *pad5_cfg;
+	struct ar8327_pad_cfg *pad6_cfg;
+	struct ar8327_sgmii_cfg *sgmii_cfg;
+	struct ar8327_port_cfg port0_cfg;
+	struct ar8327_port_cfg port6_cfg;
+	struct ar8327_led_cfg *led_cfg;
+
+	int (*get_port_link)(unsigned port);
+
+	unsigned num_leds;
+	const struct ar8327_led_info *leds;
+};
+
+#endif /* AR8216_PLATFORM_H */
+
diff --git a/target/linux/generic/files/include/linux/ath5k_platform.h b/target/linux/generic/files/include/linux/ath5k_platform.h
new file mode 100644
index 0000000..ec85224
--- /dev/null
+++ b/target/linux/generic/files/include/linux/ath5k_platform.h
@@ -0,0 +1,30 @@
+/*
+ * Copyright (c) 2008 Atheros Communications Inc.
+ * Copyright (c) 2009 Gabor Juhos <juhosg@openwrt.org>
+ * Copyright (c) 2009 Imre Kaloz <kaloz@openwrt.org>
+ * Copyright (c) 2010 Daniel Golle <daniel.golle@gmail.com>
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ */
+
+#ifndef _LINUX_ATH5K_PLATFORM_H
+#define _LINUX_ATH5K_PLATFORM_H
+
+#define ATH5K_PLAT_EEP_MAX_WORDS	2048
+
+struct ath5k_platform_data {
+	u16 *eeprom_data;
+	u8 *macaddr;
+};
+
+#endif /* _LINUX_ATH5K_PLATFORM_H */
diff --git a/target/linux/generic/files/include/linux/ath9k_platform.h b/target/linux/generic/files/include/linux/ath9k_platform.h
new file mode 100644
index 0000000..9fa7016
--- /dev/null
+++ b/target/linux/generic/files/include/linux/ath9k_platform.h
@@ -0,0 +1,49 @@
+/*
+ * Copyright (c) 2008 Atheros Communications Inc.
+ * Copyright (c) 2009 Gabor Juhos <juhosg@openwrt.org>
+ * Copyright (c) 2009 Imre Kaloz <kaloz@openwrt.org>
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ */
+
+#ifndef _LINUX_ATH9K_PLATFORM_H
+#define _LINUX_ATH9K_PLATFORM_H
+
+#define ATH9K_PLAT_EEP_MAX_WORDS	2048
+
+struct ath9k_platform_data {
+	const char *eeprom_name;
+
+	u16 eeprom_data[ATH9K_PLAT_EEP_MAX_WORDS];
+	u8 *macaddr;
+
+	int led_pin;
+	u32 gpio_mask;
+	u32 gpio_val;
+
+	bool endian_check;
+	bool is_clk_25mhz;
+	bool tx_gain_buffalo;
+	bool disable_2ghz;
+	bool disable_5ghz;
+
+	int (*get_mac_revision)(void);
+	int (*external_reset)(void);
+
+	bool use_eeprom;
+
+	int num_leds;
+	const struct gpio_led *leds;
+};
+
+#endif /* _LINUX_ATH9K_PLATFORM_H */
diff --git a/target/linux/generic/files/include/linux/myloader.h b/target/linux/generic/files/include/linux/myloader.h
new file mode 100644
index 0000000..d89e415
--- /dev/null
+++ b/target/linux/generic/files/include/linux/myloader.h
@@ -0,0 +1,121 @@
+/*
+ *  Compex's MyLoader specific definitions
+ *
+ *  Copyright (C) 2006-2008 Gabor Juhos <juhosg@openwrt.org>
+ *
+ *  This program is free software; you can redistribute it and/or modify it
+ *  under the terms of the GNU General Public License version 2 as published
+ *  by the Free Software Foundation.
+ *
+ */
+
+#ifndef _MYLOADER_H_
+#define _MYLOADER_H_
+
+/* Myloader specific magic numbers */
+#define MYLO_MAGIC_SYS_PARAMS	0x20021107
+#define MYLO_MAGIC_PARTITIONS	0x20021103
+#define MYLO_MAGIC_BOARD_PARAMS	0x20021103
+
+/* Vendor ID's (seems to be same as the PCI vendor ID's) */
+#define VENID_COMPEX		0x11F6
+
+/* Devices based on the ADM5120 */
+#define DEVID_COMPEX_NP27G	0x0078
+#define DEVID_COMPEX_NP28G	0x044C
+#define DEVID_COMPEX_NP28GHS	0x044E
+#define DEVID_COMPEX_WP54Gv1C	0x0514
+#define DEVID_COMPEX_WP54G	0x0515
+#define DEVID_COMPEX_WP54AG	0x0546
+#define DEVID_COMPEX_WPP54AG	0x0550
+#define DEVID_COMPEX_WPP54G	0x0555
+
+/* Devices based on the Atheros AR2317 */
+#define DEVID_COMPEX_NP25G	0x05E6
+#define DEVID_COMPEX_WPE53G	0x05DC
+
+/* Devices based on the Atheros AR71xx */
+#define DEVID_COMPEX_WP543	0x0640
+#define DEVID_COMPEX_WPE72	0x0672
+
+/* Devices based on the IXP422 */
+#define DEVID_COMPEX_WP18	0x047E
+#define DEVID_COMPEX_NP18A	0x0489
+
+/* Other devices */
+#define DEVID_COMPEX_NP26G8M	0x03E8
+#define DEVID_COMPEX_NP26G16M	0x03E9
+
+struct mylo_partition {
+	uint16_t	flags;	/* partition flags */
+	uint16_t	type;	/* type of the partition */
+	uint32_t	addr;	/* relative address of the partition from the
+				   flash start */
+	uint32_t	size;	/* size of the partition in bytes */
+	uint32_t	param;	/* if this is the active partition, the
+				   MyLoader load code to this address */
+};
+
+#define PARTITION_FLAG_ACTIVE	0x8000 /* this is the active partition,
+					* MyLoader loads firmware from here */
+#define PARTITION_FLAG_ISRAM	0x2000 /* FIXME: this is a RAM partition? */
+#define PARTIIION_FLAG_RAMLOAD	0x1000 /* FIXME: load this partition into the RAM? */
+#define PARTITION_FLAG_PRELOAD	0x0800 /* the partition data preloaded to RAM
+					* before decompression */
+#define PARTITION_FLAG_LZMA	0x0100 /* partition data compressed by LZMA */
+#define PARTITION_FLAG_HAVEHDR  0x0002 /* the partition data have a header */
+
+#define PARTITION_TYPE_FREE	0
+#define PARTITION_TYPE_USED	1
+
+#define MYLO_MAX_PARTITIONS	8	/* maximum number of partitions in the
+					   partition table */
+
+struct mylo_partition_table {
+	uint32_t	magic;		/* must be MYLO_MAGIC_PARTITIONS */
+	uint32_t	res0;		/* unknown/unused */
+	uint32_t	res1;		/* unknown/unused */
+	uint32_t 	res2;		/* unknown/unused */
+	struct mylo_partition partitions[MYLO_MAX_PARTITIONS];
+};
+
+struct mylo_partition_header {
+	uint32_t	len;		/* length of the partition data */
+	uint32_t	crc;		/* CRC value of the partition data */
+};
+
+struct mylo_system_params {
+	uint32_t	magic;		/* must be MYLO_MAGIC_SYS_PARAMS */
+	uint32_t	res0;
+	uint32_t	res1;
+	uint32_t	mylo_ver;
+	uint16_t	vid;		/* Vendor ID */
+	uint16_t	did;		/* Device ID */
+	uint16_t	svid;		/* Sub Vendor ID */
+	uint16_t	sdid;		/* Sub Device ID */
+	uint32_t	rev;		/* device revision */
+	uint32_t	fwhi;
+	uint32_t	fwlo;
+	uint32_t	tftp_addr;
+	uint32_t	prog_start;
+	uint32_t	flash_size;	/* size of boot FLASH in bytes */
+	uint32_t	dram_size;	/* size of onboard RAM in bytes */
+};
+
+struct mylo_eth_addr {
+	uint8_t	mac[6];
+	uint8_t	csum[2];
+};
+
+#define MYLO_ETHADDR_COUNT	8	/* maximum number of ethernet address
+					   in the board parameters */
+
+struct mylo_board_params {
+	uint32_t	magic;	/* must be MYLO_MAGIC_BOARD_PARAMS */
+	uint32_t	res0;
+	uint32_t	res1;
+	uint32_t	res2;
+	struct mylo_eth_addr addr[MYLO_ETHADDR_COUNT];
+};
+
+#endif /* _MYLOADER_H_*/
diff --git a/target/linux/generic/files/include/linux/platform_data/adm6996-gpio.h b/target/linux/generic/files/include/linux/platform_data/adm6996-gpio.h
new file mode 100644
index 0000000..e4fcfaf
--- /dev/null
+++ b/target/linux/generic/files/include/linux/platform_data/adm6996-gpio.h
@@ -0,0 +1,30 @@
+/*
+ * ADM6996 GPIO platform data
+ *
+ * Copyright (C) 2013 Hauke Mehrtens <hauke@hauke-m.de>
+ *
+ * This program is free software; you can redistribute  it and/or modify it
+ * under  the terms of the GNU General Public License v2 as published by the
+ * Free Software Foundation
+ */
+
+#ifndef __PLATFORM_ADM6996_GPIO_H
+#define __PLATFORM_ADM6996_GPIO_H
+
+#include <linux/kernel.h>
+
+enum adm6996_model {
+	ADM6996FC = 1,
+	ADM6996M = 2,
+	ADM6996L = 3,
+};
+
+struct adm6996_gpio_platform_data {
+	u8 eecs;
+	u8 eesk;
+	u8 eedi;
+	u8 eerc;
+	enum adm6996_model model;
+};
+
+#endif
diff --git a/target/linux/generic/files/include/linux/platform_data/b53.h b/target/linux/generic/files/include/linux/platform_data/b53.h
new file mode 100644
index 0000000..7842741
--- /dev/null
+++ b/target/linux/generic/files/include/linux/platform_data/b53.h
@@ -0,0 +1,36 @@
+/*
+ * B53 platform data
+ *
+ * Copyright (C) 2013 Jonas Gorski <jogo@openwrt.org>
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ */
+
+#ifndef __B53_H
+#define __B53_H
+
+#include <linux/kernel.h>
+
+struct b53_platform_data {
+	u32 chip_id;
+	u16 enabled_ports;
+
+	/* allow to specify an ethX alias */
+	const char *alias;
+
+	/* only used by MMAP'd driver */
+	unsigned big_endian:1;
+	void __iomem *regs;
+};
+
+#endif
diff --git a/target/linux/generic/files/include/linux/platform_data/brcmfmac-sdio.h b/target/linux/generic/files/include/linux/platform_data/brcmfmac-sdio.h
new file mode 100644
index 0000000..1ade657
--- /dev/null
+++ b/target/linux/generic/files/include/linux/platform_data/brcmfmac-sdio.h
@@ -0,0 +1,124 @@
+/*
+ * Copyright (c) 2013 Broadcom Corporation
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY
+ * SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN ACTION
+ * OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF OR IN
+ * CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ */
+
+#ifndef _LINUX_BRCMFMAC_PLATFORM_H
+#define _LINUX_BRCMFMAC_PLATFORM_H
+
+/*
+ * Platform specific driver functions and data. Through the platform specific
+ * device data functions can be provided to help the brcmfmac driver to
+ * operate with the device in combination with the used platform.
+ *
+ * Use the platform data in the following (similar) way:
+ *
+ *
+#include <brcmfmac_platform.h>
+
+
+static void brcmfmac_power_on(void)
+{
+}
+
+static void brcmfmac_power_off(void)
+{
+}
+
+static void brcmfmac_reset(void)
+{
+}
+
+static struct brcmfmac_sdio_platform_data brcmfmac_sdio_pdata = {
+	.power_on		= brcmfmac_power_on,
+	.power_off		= brcmfmac_power_off,
+	.reset			= brcmfmac_reset
+};
+
+static struct platform_device brcmfmac_device = {
+	.name			= BRCMFMAC_SDIO_PDATA_NAME,
+	.id			= PLATFORM_DEVID_NONE,
+	.dev.platform_data	= &brcmfmac_sdio_pdata
+};
+
+void __init brcmfmac_init_pdata(void)
+{
+	brcmfmac_sdio_pdata.oob_irq_supported = true;
+	brcmfmac_sdio_pdata.oob_irq_nr = gpio_to_irq(GPIO_BRCMF_SDIO_OOB);
+	brcmfmac_sdio_pdata.oob_irq_flags = IORESOURCE_IRQ |
+					    IORESOURCE_IRQ_HIGHLEVEL;
+	platform_device_register(&brcmfmac_device);
+}
+ *
+ *
+ * Note: the brcmfmac can be loaded as module or be statically built-in into
+ * the kernel. If built-in then do note that it uses module_init (and
+ * module_exit) routines which equal device_initcall. So if you intend to
+ * create a module with the platform specific data for the brcmfmac and have
+ * it built-in to the kernel then use a higher initcall then device_initcall
+ * (see init.h). If this is not done then brcmfmac will load without problems
+ * but will not pickup the platform data.
+ *
+ * When the driver does not "detect" platform driver data then it will continue
+ * without reporting anything and just assume there is no data needed. Which is
+ * probably true for most platforms.
+ *
+ * Explanation of the platform_data fields:
+ *
+ * drive_strength: is the preferred drive_strength to be used for the SDIO
+ * pins. If 0 then a default value will be used. This is the target drive
+ * strength, the exact drive strength which will be used depends on the
+ * capabilities of the device.
+ *
+ * oob_irq_supported: does the board have support for OOB interrupts. SDIO
+ * in-band interrupts are relatively slow and for having less overhead on
+ * interrupt processing an out of band interrupt can be used. If the HW
+ * supports this then enable this by setting this field to true and configure
+ * the oob related fields.
+ *
+ * oob_irq_nr, oob_irq_flags: the OOB interrupt information. The values are
+ * used for registering the irq using request_irq function.
+ *
+ * power_on: This function is called by the brcmfmac when the module gets
+ * loaded. This can be particularly useful for low power devices. The platform
+ * spcific routine may for example decide to power up the complete device.
+ * If there is no use-case for this function then provide NULL.
+ *
+ * power_off: This function is called by the brcmfmac when the module gets
+ * unloaded. At this point the device can be powered down or otherwise be reset.
+ * So if an actual power_off is not supported but reset is then reset the device
+ * when this function gets called. This can be particularly useful for low power
+ * devices. If there is no use-case for this function (either power-down or
+ * reset) then provide NULL.
+ *
+ * reset: This function can get called if the device communication broke down.
+ * This functionality is particularly useful in case of SDIO type devices. It is
+ * possible to reset a dongle via sdio data interface, but it requires that
+ * this is fully functional. This function is chip/module specific and this
+ * function should return only after the complete reset has completed.
+ */
+
+#define BRCMFMAC_SDIO_PDATA_NAME	"brcmfmac_sdio"
+
+struct brcmfmac_sdio_platform_data {
+	unsigned int drive_strength;
+	bool oob_irq_supported;
+	unsigned int oob_irq_nr;
+	unsigned long oob_irq_flags;
+	void (*power_on)(void);
+	void (*power_off)(void);
+	void (*reset)(void);
+};
+
+#endif /* _LINUX_BRCMFMAC_PLATFORM_H */
diff --git a/target/linux/generic/files/include/linux/routerboot.h b/target/linux/generic/files/include/linux/routerboot.h
new file mode 100644
index 0000000..3cda858
--- /dev/null
+++ b/target/linux/generic/files/include/linux/routerboot.h
@@ -0,0 +1,106 @@
+/*
+ *  Mikrotik's RouterBOOT definitions
+ *
+ *  Copyright (C) 2007-2008 Gabor Juhos <juhosg@openwrt.org>
+ *
+ *  This program is free software; you can redistribute it and/or modify it
+ *  under the terms of the GNU General Public License version 2 as published
+ *  by the Free Software Foundation.
+ *
+ */
+
+#ifndef _ROUTERBOOT_H
+#define _ROUTERBOOT_H
+
+#define RB_MAC_SIZE		6
+
+/*
+ * Magic numbers
+ */
+#define RB_MAGIC_HARD	0x64726148 /* "Hard" */
+#define RB_MAGIC_SOFT	0x74666F53 /* "Soft" */
+#define RB_MAGIC_DAWN	0x6E776144 /* "Dawn" */
+
+#define RB_ID_TERMINATOR	0
+
+/*
+ * ID values for Hardware settings
+ */
+#define RB_ID_HARD_01		1
+#define RB_ID_HARD_02		2
+#define RB_ID_FLASH_INFO	3
+#define RB_ID_MAC_ADDRESS_PACK	4
+#define RB_ID_BOARD_NAME	5
+#define RB_ID_BIOS_VERSION	6
+#define RB_ID_HARD_07		7
+#define RB_ID_SDRAM_TIMINGS	8
+#define RB_ID_DEVICE_TIMINGS	9
+#define RB_ID_SOFTWARE_ID	10
+#define RB_ID_SERIAL_NUMBER	11
+#define RB_ID_HARD_12		12
+#define RB_ID_MEMORY_SIZE	13
+#define RB_ID_MAC_ADDRESS_COUNT	14
+#define RB_ID_HW_OPTIONS	21
+#define RB_ID_WLAN_DATA		22
+
+/*
+ * ID values for Software settings
+ */
+#define RB_ID_UART_SPEED	1
+#define RB_ID_BOOT_DELAY	2
+#define RB_ID_BOOT_DEVICE	3
+#define RB_ID_BOOT_KEY		4
+#define RB_ID_CPU_MODE		5
+#define RB_ID_FW_VERSION	6
+#define RB_ID_SOFT_07		7
+#define RB_ID_SOFT_08		8
+#define RB_ID_BOOT_PROTOCOL	9
+#define RB_ID_SOFT_10		10
+#define RB_ID_SOFT_11		11
+
+/*
+ * UART_SPEED values
+ */
+#define RB_UART_SPEED_115200	0
+#define RB_UART_SPEED_57600	1
+#define RB_UART_SPEED_38400	2
+#define RB_UART_SPEED_19200	3
+#define RB_UART_SPEED_9600	4
+#define RB_UART_SPEED_4800	5
+#define RB_UART_SPEED_2400	6
+#define RB_UART_SPEED_1200	7
+
+/*
+ * BOOT_DELAY values
+ */
+#define RB_BOOT_DELAY_0SEC	0
+#define RB_BOOT_DELAY_1SEC	1
+#define RB_BOOT_DELAY_2SEC	2
+
+/*
+ * BOOT_DEVICE values
+ */
+#define RB_BOOT_DEVICE_ETHER	0
+#define RB_BOOT_DEVICE_NANDETH	1
+#define RB_BOOT_DEVICE_ETHONCE	2
+#define RB_BOOT_DEVICE_NANDONLY	3
+
+/*
+ * BOOT_KEY values
+ */
+#define RB_BOOT_KEY_ANY		0
+#define RB_BOOT_KEY_DEL		1
+
+/*
+ * CPU_MODE values
+ */
+#define RB_CPU_MODE_POWERSAVE	0
+#define RB_CPU_MODE_REGULAR	1
+
+/*
+ * BOOT_PROTOCOL values
+ */
+#define RB_BOOT_PROTOCOL_BOOTP	0
+#define RB_BOOT_PROTOCOL_DHCP	1
+
+#endif /* _ROUTERBOOT_H */
diff --git a/target/linux/generic/files/include/linux/rt2x00_platform.h b/target/linux/generic/files/include/linux/rt2x00_platform.h
new file mode 100644
index 0000000..80483ef
--- /dev/null
+++ b/target/linux/generic/files/include/linux/rt2x00_platform.h
@@ -0,0 +1,24 @@
+/*
+ * Platform data definition for the rt2x00 driver
+ *
+ * Copyright (C) 2011 Gabor Juhos <juhosg@openwrt.org>
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms of the GNU General Public License version 2 as published
+ * by the Free Software Foundation.
+ *
+ */
+
+#ifndef _RT2X00_PLATFORM_H
+#define _RT2X00_PLATFORM_H
+
+struct rt2x00_platform_data {
+	char *eeprom_file_name;
+	const u8 *mac_address;
+
+	int disable_2ghz;
+	int disable_5ghz;
+	int clk_is_20mhz;
+};
+
+#endif /* _RT2X00_PLATFORM_H */
diff --git a/target/linux/generic/files/include/linux/rtl8366.h b/target/linux/generic/files/include/linux/rtl8366.h
new file mode 100644
index 0000000..78daed2
--- /dev/null
+++ b/target/linux/generic/files/include/linux/rtl8366.h
@@ -0,0 +1,40 @@
+/*
+ * Platform data definition for the Realtek RTL8366RB/S ethernet switch driver
+ *
+ * Copyright (C) 2009-2010 Gabor Juhos <juhosg@openwrt.org>
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms of the GNU General Public License version 2 as published
+ * by the Free Software Foundation.
+ */
+
+#ifndef _RTL8366_H
+#define _RTL8366_H
+
+#define RTL8366_DRIVER_NAME	"rtl8366"
+#define RTL8366S_DRIVER_NAME	"rtl8366s"
+#define RTL8366RB_DRIVER_NAME	"rtl8366rb"
+
+enum rtl8366_type {
+	RTL8366_TYPE_UNKNOWN,
+	RTL8366_TYPE_S,
+	RTL8366_TYPE_RB,
+};
+
+struct rtl8366_initval {
+	unsigned	reg;
+	u16		val;
+};
+
+struct rtl8366_platform_data {
+	unsigned	gpio_sda;
+	unsigned	gpio_sck;
+	void		(*hw_reset)(bool active);
+
+	unsigned	num_initvals;
+	struct rtl8366_initval *initvals;
+};
+
+enum rtl8366_type rtl8366_smi_detect(struct rtl8366_platform_data *pdata);
+
+#endif /*  _RTL8366_H */
diff --git a/target/linux/generic/files/include/linux/rtl8367.h b/target/linux/generic/files/include/linux/rtl8367.h
new file mode 100644
index 0000000..855de6a
--- /dev/null
+++ b/target/linux/generic/files/include/linux/rtl8367.h
@@ -0,0 +1,60 @@
+/*
+ * Platform data definition for the Realtek RTL8367 ethernet switch driver
+ *
+ * Copyright (C) 2011 Gabor Juhos <juhosg@openwrt.org>
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms of the GNU General Public License version 2 as published
+ * by the Free Software Foundation.
+ */
+
+#ifndef _RTL8367_H
+#define _RTL8367_H
+
+#define RTL8367_DRIVER_NAME	"rtl8367"
+#define RTL8367B_DRIVER_NAME	"rtl8367b"
+
+enum rtl8367_port_speed {
+	RTL8367_PORT_SPEED_10 = 0,
+	RTL8367_PORT_SPEED_100,
+	RTL8367_PORT_SPEED_1000,
+};
+
+struct rtl8367_port_ability {
+	int force_mode;
+	int nway;
+	int txpause;
+	int rxpause;
+	int link;
+	int duplex;
+	enum rtl8367_port_speed speed;
+};
+
+enum rtl8367_extif_mode {
+	RTL8367_EXTIF_MODE_DISABLED = 0,
+	RTL8367_EXTIF_MODE_RGMII,
+	RTL8367_EXTIF_MODE_MII_MAC,
+	RTL8367_EXTIF_MODE_MII_PHY,
+	RTL8367_EXTIF_MODE_TMII_MAC,
+	RTL8367_EXTIF_MODE_TMII_PHY,
+	RTL8367_EXTIF_MODE_GMII,
+	RTL8367_EXTIF_MODE_RGMII_33V,
+};
+
+struct rtl8367_extif_config {
+	unsigned int txdelay;
+	unsigned int rxdelay;
+	enum rtl8367_extif_mode mode;
+	struct rtl8367_port_ability ability;
+};
+
+struct rtl8367_platform_data {
+	unsigned gpio_sda;
+	unsigned gpio_sck;
+	void (*hw_reset)(bool active);
+
+	struct rtl8367_extif_config *extif0_cfg;
+	struct rtl8367_extif_config *extif1_cfg;
+};
+
+#endif /*  _RTL8367_H */
diff --git a/target/linux/generic/files/include/linux/switch.h b/target/linux/generic/files/include/linux/switch.h
new file mode 100644
index 0000000..4291364
--- /dev/null
+++ b/target/linux/generic/files/include/linux/switch.h
@@ -0,0 +1,169 @@
+/*
+ * switch.h: Switch configuration API
+ *
+ * Copyright (C) 2008 Felix Fietkau <nbd@openwrt.org>
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+#ifndef _LINUX_SWITCH_H
+#define _LINUX_SWITCH_H
+
+#include <net/genetlink.h>
+#include <uapi/linux/switch.h>
+
+struct switch_dev;
+struct switch_op;
+struct switch_val;
+struct switch_attr;
+struct switch_attrlist;
+struct switch_led_trigger;
+
+int register_switch(struct switch_dev *dev, struct net_device *netdev);
+void unregister_switch(struct switch_dev *dev);
+
+/**
+ * struct switch_attrlist - attribute list
+ *
+ * @n_attr: number of attributes
+ * @attr: pointer to the attributes array
+ */
+struct switch_attrlist {
+	int n_attr;
+	const struct switch_attr *attr;
+};
+
+enum switch_port_speed {
+	SWITCH_PORT_SPEED_UNKNOWN = 0,
+	SWITCH_PORT_SPEED_10 = 10,
+	SWITCH_PORT_SPEED_100 = 100,
+	SWITCH_PORT_SPEED_1000 = 1000,
+};
+
+struct switch_port_link {
+	bool link;
+	bool duplex;
+	bool aneg;
+	bool tx_flow;
+	bool rx_flow;
+	enum switch_port_speed speed;
+	/* in ethtool adv_t format */
+	u32 eee;
+};
+
+struct switch_port_stats {
+	unsigned long tx_bytes;
+	unsigned long rx_bytes;
+};
+
+/**
+ * struct switch_dev_ops - switch driver operations
+ *
+ * @attr_global: global switch attribute list
+ * @attr_port: port attribute list
+ * @attr_vlan: vlan attribute list
+ *
+ * Callbacks:
+ *
+ * @get_vlan_ports: read the port list of a VLAN
+ * @set_vlan_ports: set the port list of a VLAN
+ *
+ * @get_port_pvid: get the primary VLAN ID of a port
+ * @set_port_pvid: set the primary VLAN ID of a port
+ *
+ * @apply_config: apply all changed settings to the switch
+ * @reset_switch: resetting the switch
+ */
+struct switch_dev_ops {
+	struct switch_attrlist attr_global, attr_port, attr_vlan;
+
+	int (*get_vlan_ports)(struct switch_dev *dev, struct switch_val *val);
+	int (*set_vlan_ports)(struct switch_dev *dev, struct switch_val *val);
+
+	int (*get_port_pvid)(struct switch_dev *dev, int port, int *val);
+	int (*set_port_pvid)(struct switch_dev *dev, int port, int val);
+
+	int (*apply_config)(struct switch_dev *dev);
+	int (*reset_switch)(struct switch_dev *dev);
+
+	int (*get_port_link)(struct switch_dev *dev, int port,
+			     struct switch_port_link *link);
+	int (*get_port_stats)(struct switch_dev *dev, int port,
+			      struct switch_port_stats *stats);
+};
+
+struct switch_dev {
+	struct device_node *of_node;
+	const struct switch_dev_ops *ops;
+	/* will be automatically filled */
+	char devname[IFNAMSIZ];
+
+	const char *name;
+	/* NB: either alias or netdev must be set */
+	const char *alias;
+	struct net_device *netdev;
+
+	int ports;
+	int vlans;
+	int cpu_port;
+
+	/* the following fields are internal for swconfig */
+	int id;
+	struct list_head dev_list;
+	unsigned long def_global, def_port, def_vlan;
+
+	struct mutex sw_mutex;
+	struct switch_port *portbuf;
+	struct switch_portmap *portmap;
+
+	char buf[128];
+
+#ifdef CONFIG_SWCONFIG_LEDS
+	struct switch_led_trigger *led_trigger;
+#endif
+};
+
+struct switch_port {
+	u32 id;
+	u32 flags;
+};
+
+struct switch_portmap {
+	u32 virt;
+	const char *s;
+};
+
+struct switch_val {
+	const struct switch_attr *attr;
+	int port_vlan;
+	int len;
+	union {
+		const char *s;
+		u32 i;
+		struct switch_port *ports;
+	} value;
+};
+
+struct switch_attr {
+	int disabled;
+	int type;
+	const char *name;
+	const char *description;
+
+	int (*set)(struct switch_dev *dev, const struct switch_attr *attr, struct switch_val *val);
+	int (*get)(struct switch_dev *dev, const struct switch_attr *attr, struct switch_val *val);
+
+	/* for driver internal use */
+	int id;
+	int ofs;
+	int max;
+};
+
+#endif /* _LINUX_SWITCH_H */
diff --git a/target/linux/generic/files/include/uapi/linux/switch.h b/target/linux/generic/files/include/uapi/linux/switch.h
new file mode 100644
index 0000000..a59b239
--- /dev/null
+++ b/target/linux/generic/files/include/uapi/linux/switch.h
@@ -0,0 +1,103 @@
+/*
+ * switch.h: Switch configuration API
+ *
+ * Copyright (C) 2008 Felix Fietkau <nbd@openwrt.org>
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+#ifndef _UAPI_LINUX_SWITCH_H
+#define _UAPI_LINUX_SWITCH_H
+
+#include <linux/types.h>
+#include <linux/netdevice.h>
+#include <linux/netlink.h>
+#include <linux/genetlink.h>
+#ifndef __KERNEL__
+#include <netlink/netlink.h>
+#include <netlink/genl/genl.h>
+#include <netlink/genl/ctrl.h>
+#endif
+
+/* main attributes */
+enum {
+	SWITCH_ATTR_UNSPEC,
+	/* global */
+	SWITCH_ATTR_TYPE,
+	/* device */
+	SWITCH_ATTR_ID,
+	SWITCH_ATTR_DEV_NAME,
+	SWITCH_ATTR_ALIAS,
+	SWITCH_ATTR_NAME,
+	SWITCH_ATTR_VLANS,
+	SWITCH_ATTR_PORTS,
+	SWITCH_ATTR_PORTMAP,
+	SWITCH_ATTR_CPU_PORT,
+	/* attributes */
+	SWITCH_ATTR_OP_ID,
+	SWITCH_ATTR_OP_TYPE,
+	SWITCH_ATTR_OP_NAME,
+	SWITCH_ATTR_OP_PORT,
+	SWITCH_ATTR_OP_VLAN,
+	SWITCH_ATTR_OP_VALUE_INT,
+	SWITCH_ATTR_OP_VALUE_STR,
+	SWITCH_ATTR_OP_VALUE_PORTS,
+	SWITCH_ATTR_OP_DESCRIPTION,
+	/* port lists */
+	SWITCH_ATTR_PORT,
+	SWITCH_ATTR_MAX
+};
+
+enum {
+	/* port map */
+	SWITCH_PORTMAP_PORTS,
+	SWITCH_PORTMAP_SEGMENT,
+	SWITCH_PORTMAP_VIRT,
+	SWITCH_PORTMAP_MAX
+};
+
+/* commands */
+enum {
+	SWITCH_CMD_UNSPEC,
+	SWITCH_CMD_GET_SWITCH,
+	SWITCH_CMD_NEW_ATTR,
+	SWITCH_CMD_LIST_GLOBAL,
+	SWITCH_CMD_GET_GLOBAL,
+	SWITCH_CMD_SET_GLOBAL,
+	SWITCH_CMD_LIST_PORT,
+	SWITCH_CMD_GET_PORT,
+	SWITCH_CMD_SET_PORT,
+	SWITCH_CMD_LIST_VLAN,
+	SWITCH_CMD_GET_VLAN,
+	SWITCH_CMD_SET_VLAN
+};
+
+/* data types */
+enum switch_val_type {
+	SWITCH_TYPE_UNSPEC,
+	SWITCH_TYPE_INT,
+	SWITCH_TYPE_STRING,
+	SWITCH_TYPE_PORTS,
+	SWITCH_TYPE_NOVAL,
+};
+
+/* port nested attributes */
+enum {
+	SWITCH_PORT_UNSPEC,
+	SWITCH_PORT_ID,
+	SWITCH_PORT_FLAG_TAGGED,
+	SWITCH_PORT_ATTR_MAX
+};
+
+#define SWITCH_ATTR_DEFAULTS_OFFSET	0x1000
+
+
+#endif /* _UAPI_LINUX_SWITCH_H */
diff --git a/target/linux/generic/image/Makefile b/target/linux/generic/image/Makefile
new file mode 100644
index 0000000..e733e0a
--- /dev/null
+++ b/target/linux/generic/image/Makefile
@@ -0,0 +1,12 @@
+# 
+# Copyright (C) 2006-2010 OpenWrt.org
+#
+# This is free software, licensed under the GNU General Public License v2.
+# See /LICENSE for more information.
+#
+include $(TOPDIR)/rules.mk
+include $(INCLUDE_DIR)/image.mk
+
+# use default targets for everything
+
+$(eval $(call BuildImage))
diff --git a/target/linux/generic/image/initramfs-base-files.txt b/target/linux/generic/image/initramfs-base-files.txt
new file mode 100644
index 0000000..eda5d0d
--- /dev/null
+++ b/target/linux/generic/image/initramfs-base-files.txt
@@ -0,0 +1,9 @@
+nod /dev/console 600 0 0 c 5 1
+nod /dev/null 666 0 0 c 1 3
+nod /dev/zero 666 0 0 c 1 5
+nod /dev/tty 666 0 0 c 5 0
+nod /dev/tty0 660 0 0 c 4 0
+nod /dev/tty1 660 0 0 c 4 1
+nod /dev/random 666 0 0 c 1 8
+nod /dev/urandom 666 0 0 c 1 9
+dir /dev/pts 755 0 0
diff --git a/target/linux/generic/image/lzma-loader/Makefile b/target/linux/generic/image/lzma-loader/Makefile
new file mode 100644
index 0000000..d75a446
--- /dev/null
+++ b/target/linux/generic/image/lzma-loader/Makefile
@@ -0,0 +1,46 @@
+# 
+# Copyright (C) 2006 OpenWrt.org
+#
+# This is free software, licensed under the GNU General Public License v2.
+# See /LICENSE for more information.
+#
+
+include $(TOPDIR)/rules.mk
+
+PKG_NAME := loader
+PKG_VERSION := 0.05
+
+PKG_BUILD_DIR := $(KDIR)/$(PKG_NAME)-$(PKG_VERSION)$(LOADER_TYPE)
+
+$(PKG_BUILD_DIR)/.prepared:
+	mkdir $(PKG_BUILD_DIR)
+	$(CP) ./src/* $(PKG_BUILD_DIR)/
+	touch $@
+
+$(PKG_BUILD_DIR)/lzma.elf: $(PKG_BUILD_DIR)/.prepared $(PKG_BUILD_DIR)/vmlinux.lzma
+	PATH="$(TARGET_PATH)" $(MAKE) -C $(PKG_BUILD_DIR) \
+		CC="$(TARGET_CC)" CROSS_COMPILE="$(TARGET_CROSS)" \
+		RAMSIZE=$(RAMSIZE) \
+		LOADADDR=$(LOADADDR) \
+		KERNEL_ENTRY=$(KERNEL_ENTRY) \
+		IMAGE_COPY=$(IMAGE_COPY)
+
+
+$(PKG_BUILD_DIR)/vmlinux.lzma: $(KDIR)/vmlinux.lzma
+	$(CP) $< $@
+
+$(KDIR)/loader$(LOADER_TYPE).elf: $(PKG_BUILD_DIR)/lzma.elf
+	$(CP) $< $@
+
+$(KDIR)/loader$(LOADER_TYPE).bin: $(PKG_BUILD_DIR)/lzma.bin
+	$(CP) $< $@
+
+download: 
+prepare: $(PKG_BUILD_DIR)/.prepared
+compile: $(KDIR)/loader$(LOADER_TYPE).elf $(KDIR)/loader$(LOADER_TYPE).bin
+install:
+
+clean:
+	rm -rf $(PKG_BUILD_DIR)
+	rm -f $(KDIR)/loader.elf
+	rm -f $(KDIR)/loader.bin
diff --git a/target/linux/generic/image/lzma-loader/src/LzmaDecode.c b/target/linux/generic/image/lzma-loader/src/LzmaDecode.c
new file mode 100644
index 0000000..c90a0d3
--- /dev/null
+++ b/target/linux/generic/image/lzma-loader/src/LzmaDecode.c
@@ -0,0 +1,590 @@
+/*
+  LzmaDecode.c
+  LZMA Decoder (optimized for Speed version)
+  
+  LZMA SDK 4.22 Copyright (c) 1999-2005 Igor Pavlov (2005-06-10)
+  http://www.7-zip.org/
+
+  LZMA SDK is licensed under two licenses:
+  1) GNU Lesser General Public License (GNU LGPL)
+  2) Common Public License (CPL)
+  It means that you can select one of these two licenses and 
+  follow rules of that license.
+
+  SPECIAL EXCEPTION:
+  Igor Pavlov, as the author of this Code, expressly permits you to 
+  statically or dynamically link your Code (or bind by name) to the 
+  interfaces of this file without subjecting your linked Code to the 
+  terms of the CPL or GNU LGPL. Any modifications or additions 
+  to this file, however, are subject to the LGPL or CPL terms.
+*/
+
+#include "LzmaDecode.h"
+
+#ifndef Byte
+#define Byte unsigned char
+#endif
+
+#define kNumTopBits 24
+#define kTopValue ((UInt32)1 << kNumTopBits)
+
+#define kNumBitModelTotalBits 11
+#define kBitModelTotal (1 << kNumBitModelTotalBits)
+#define kNumMoveBits 5
+
+#define RC_READ_BYTE (*Buffer++)
+
+#define RC_INIT2 Code = 0; Range = 0xFFFFFFFF; \
+  { int i; for(i = 0; i < 5; i++) { RC_TEST; Code = (Code << 8) | RC_READ_BYTE; }}
+
+#ifdef _LZMA_IN_CB
+
+#define RC_TEST { if (Buffer == BufferLim) \
+  { SizeT size; int result = InCallback->Read(InCallback, &Buffer, &size); if (result != LZMA_RESULT_OK) return result; \
+  BufferLim = Buffer + size; if (size == 0) return LZMA_RESULT_DATA_ERROR; }}
+
+#define RC_INIT Buffer = BufferLim = 0; RC_INIT2
+
+#else
+
+#define RC_TEST { if (Buffer == BufferLim) return LZMA_RESULT_DATA_ERROR; }
+
+#define RC_INIT(buffer, bufferSize) Buffer = buffer; BufferLim = buffer + bufferSize; RC_INIT2
+ 
+#endif
+
+#define RC_NORMALIZE if (Range < kTopValue) { RC_TEST; Range <<= 8; Code = (Code << 8) | RC_READ_BYTE; }
+
+#define IfBit0(p) RC_NORMALIZE; bound = (Range >> kNumBitModelTotalBits) * *(p); if (Code < bound)
+#define UpdateBit0(p) Range = bound; *(p) += (kBitModelTotal - *(p)) >> kNumMoveBits;
+#define UpdateBit1(p) Range -= bound; Code -= bound; *(p) -= (*(p)) >> kNumMoveBits;
+
+#define RC_GET_BIT2(p, mi, A0, A1) IfBit0(p) \
+  { UpdateBit0(p); mi <<= 1; A0; } else \
+  { UpdateBit1(p); mi = (mi + mi) + 1; A1; } 
+  
+#define RC_GET_BIT(p, mi) RC_GET_BIT2(p, mi, ; , ;)               
+
+#define RangeDecoderBitTreeDecode(probs, numLevels, res) \
+  { int i = numLevels; res = 1; \
+  do { CProb *p = probs + res; RC_GET_BIT(p, res) } while(--i != 0); \
+  res -= (1 << numLevels); }
+
+
+#define kNumPosBitsMax 4
+#define kNumPosStatesMax (1 << kNumPosBitsMax)
+
+#define kLenNumLowBits 3
+#define kLenNumLowSymbols (1 << kLenNumLowBits)
+#define kLenNumMidBits 3
+#define kLenNumMidSymbols (1 << kLenNumMidBits)
+#define kLenNumHighBits 8
+#define kLenNumHighSymbols (1 << kLenNumHighBits)
+
+#define LenChoice 0
+#define LenChoice2 (LenChoice + 1)
+#define LenLow (LenChoice2 + 1)
+#define LenMid (LenLow + (kNumPosStatesMax << kLenNumLowBits))
+#define LenHigh (LenMid + (kNumPosStatesMax << kLenNumMidBits))
+#define kNumLenProbs (LenHigh + kLenNumHighSymbols) 
+
+
+#define kNumStates 12
+#define kNumLitStates 7
+
+#define kStartPosModelIndex 4
+#define kEndPosModelIndex 14
+#define kNumFullDistances (1 << (kEndPosModelIndex >> 1))
+
+#define kNumPosSlotBits 6
+#define kNumLenToPosStates 4
+
+#define kNumAlignBits 4
+#define kAlignTableSize (1 << kNumAlignBits)
+
+#define kMatchMinLen 2
+
+#define IsMatch 0
+#define IsRep (IsMatch + (kNumStates << kNumPosBitsMax))
+#define IsRepG0 (IsRep + kNumStates)
+#define IsRepG1 (IsRepG0 + kNumStates)
+#define IsRepG2 (IsRepG1 + kNumStates)
+#define IsRep0Long (IsRepG2 + kNumStates)
+#define PosSlot (IsRep0Long + (kNumStates << kNumPosBitsMax))
+#define SpecPos (PosSlot + (kNumLenToPosStates << kNumPosSlotBits))
+#define Align (SpecPos + kNumFullDistances - kEndPosModelIndex)
+#define LenCoder (Align + kAlignTableSize)
+#define RepLenCoder (LenCoder + kNumLenProbs)
+#define Literal (RepLenCoder + kNumLenProbs)
+
+#if Literal != LZMA_BASE_SIZE
+StopCompilingDueBUG
+#endif
+
+#if 0
+int LzmaDecodeProperties(CLzmaProperties *propsRes, const unsigned char *propsData, int size)
+{
+  unsigned char prop0;
+  if (size < LZMA_PROPERTIES_SIZE)
+    return LZMA_RESULT_DATA_ERROR;
+  prop0 = propsData[0];
+  if (prop0 >= (9 * 5 * 5))
+    return LZMA_RESULT_DATA_ERROR;
+  {
+    for (propsRes->pb = 0; prop0 >= (9 * 5); propsRes->pb++, prop0 -= (9 * 5));
+    for (propsRes->lp = 0; prop0 >= 9; propsRes->lp++, prop0 -= 9);
+    propsRes->lc = prop0;
+    /*
+    unsigned char remainder = (unsigned char)(prop0 / 9);
+    propsRes->lc = prop0 % 9;
+    propsRes->pb = remainder / 5;
+    propsRes->lp = remainder % 5;
+    */
+  }
+
+  #ifdef _LZMA_OUT_READ
+  {
+    int i;
+    propsRes->DictionarySize = 0;
+    for (i = 0; i < 4; i++)
+      propsRes->DictionarySize += (UInt32)(propsData[1 + i]) << (i * 8);
+    if (propsRes->DictionarySize == 0)
+      propsRes->DictionarySize = 1;
+  }
+  #endif
+  return LZMA_RESULT_OK;
+}
+#endif
+
+#define kLzmaStreamWasFinishedId (-1)
+
+int LzmaDecode(CLzmaDecoderState *vs,
+    #ifdef _LZMA_IN_CB
+    ILzmaInCallback *InCallback,
+    #else
+    const unsigned char *inStream, SizeT inSize, SizeT *inSizeProcessed,
+    #endif
+    unsigned char *outStream, SizeT outSize, SizeT *outSizeProcessed)
+{
+  CProb *p = vs->Probs;
+  SizeT nowPos = 0;
+  Byte previousByte = 0;
+  UInt32 posStateMask = (1 << (vs->Properties.pb)) - 1;
+  UInt32 literalPosMask = (1 << (vs->Properties.lp)) - 1;
+  int lc = vs->Properties.lc;
+
+  #ifdef _LZMA_OUT_READ
+  
+  UInt32 Range = vs->Range;
+  UInt32 Code = vs->Code;
+  #ifdef _LZMA_IN_CB
+  const Byte *Buffer = vs->Buffer;
+  const Byte *BufferLim = vs->BufferLim;
+  #else
+  const Byte *Buffer = inStream;
+  const Byte *BufferLim = inStream + inSize;
+  #endif
+  int state = vs->State;
+  UInt32 rep0 = vs->Reps[0], rep1 = vs->Reps[1], rep2 = vs->Reps[2], rep3 = vs->Reps[3];
+  int len = vs->RemainLen;
+  UInt32 globalPos = vs->GlobalPos;
+  UInt32 distanceLimit = vs->DistanceLimit;
+
+  Byte *dictionary = vs->Dictionary;
+  UInt32 dictionarySize = vs->Properties.DictionarySize;
+  UInt32 dictionaryPos = vs->DictionaryPos;
+
+  Byte tempDictionary[4];
+
+  #ifndef _LZMA_IN_CB
+  *inSizeProcessed = 0;
+  #endif
+  *outSizeProcessed = 0;
+  if (len == kLzmaStreamWasFinishedId)
+    return LZMA_RESULT_OK;
+
+  if (dictionarySize == 0)
+  {
+    dictionary = tempDictionary;
+    dictionarySize = 1;
+    tempDictionary[0] = vs->TempDictionary[0];
+  }
+
+  if (len == kLzmaNeedInitId)
+  {
+    {
+      UInt32 numProbs = Literal + ((UInt32)LZMA_LIT_SIZE << (lc + vs->Properties.lp));
+      UInt32 i;
+      for (i = 0; i < numProbs; i++)
+        p[i] = kBitModelTotal >> 1; 
+      rep0 = rep1 = rep2 = rep3 = 1;
+      state = 0;
+      globalPos = 0;
+      distanceLimit = 0;
+      dictionaryPos = 0;
+      dictionary[dictionarySize - 1] = 0;
+      #ifdef _LZMA_IN_CB
+      RC_INIT;
+      #else
+      RC_INIT(inStream, inSize);
+      #endif
+    }
+    len = 0;
+  }
+  while(len != 0 && nowPos < outSize)
+  {
+    UInt32 pos = dictionaryPos - rep0;
+    if (pos >= dictionarySize)
+      pos += dictionarySize;
+    outStream[nowPos++] = dictionary[dictionaryPos] = dictionary[pos];
+    if (++dictionaryPos == dictionarySize)
+      dictionaryPos = 0;
+    len--;
+  }
+  if (dictionaryPos == 0)
+    previousByte = dictionary[dictionarySize - 1];
+  else
+    previousByte = dictionary[dictionaryPos - 1];
+
+  #else /* if !_LZMA_OUT_READ */
+
+  int state = 0;
+  UInt32 rep0 = 1, rep1 = 1, rep2 = 1, rep3 = 1;
+  int len = 0;
+  const Byte *Buffer;
+  const Byte *BufferLim;
+  UInt32 Range;
+  UInt32 Code;
+
+  #ifndef _LZMA_IN_CB
+  *inSizeProcessed = 0;
+  #endif
+  *outSizeProcessed = 0;
+
+  {
+    UInt32 i;
+    UInt32 numProbs = Literal + ((UInt32)LZMA_LIT_SIZE << (lc + vs->Properties.lp));
+    for (i = 0; i < numProbs; i++)
+      p[i] = kBitModelTotal >> 1;
+  }
+  
+  #ifdef _LZMA_IN_CB
+  RC_INIT;
+  #else
+  RC_INIT(inStream, inSize);
+  #endif
+
+  #endif /* _LZMA_OUT_READ */
+
+  while(nowPos < outSize)
+  {
+    CProb *prob;
+    UInt32 bound;
+    int posState = (int)(
+        (nowPos 
+        #ifdef _LZMA_OUT_READ
+        + globalPos
+        #endif
+        )
+        & posStateMask);
+
+    prob = p + IsMatch + (state << kNumPosBitsMax) + posState;
+    IfBit0(prob)
+    {
+      int symbol = 1;
+      UpdateBit0(prob)
+      prob = p + Literal + (LZMA_LIT_SIZE * 
+        (((
+        (nowPos 
+        #ifdef _LZMA_OUT_READ
+        + globalPos
+        #endif
+        )
+        & literalPosMask) << lc) + (previousByte >> (8 - lc))));
+
+      if (state >= kNumLitStates)
+      {
+        int matchByte;
+        #ifdef _LZMA_OUT_READ
+        UInt32 pos = dictionaryPos - rep0;
+        if (pos >= dictionarySize)
+          pos += dictionarySize;
+        matchByte = dictionary[pos];
+        #else
+        matchByte = outStream[nowPos - rep0];
+        #endif
+        do
+        {
+          int bit;
+          CProb *probLit;
+          matchByte <<= 1;
+          bit = (matchByte & 0x100);
+          probLit = prob + 0x100 + bit + symbol;
+          RC_GET_BIT2(probLit, symbol, if (bit != 0) break, if (bit == 0) break)
+        }
+        while (symbol < 0x100);
+      }
+      while (symbol < 0x100)
+      {
+        CProb *probLit = prob + symbol;
+        RC_GET_BIT(probLit, symbol)
+      }
+      previousByte = (Byte)symbol;
+
+      outStream[nowPos++] = previousByte;
+      #ifdef _LZMA_OUT_READ
+      if (distanceLimit < dictionarySize)
+        distanceLimit++;
+
+      dictionary[dictionaryPos] = previousByte;
+      if (++dictionaryPos == dictionarySize)
+        dictionaryPos = 0;
+      #endif
+      if (state < 4) state = 0;
+      else if (state < 10) state -= 3;
+      else state -= 6;
+    }
+    else             
+    {
+      UpdateBit1(prob);
+      prob = p + IsRep + state;
+      IfBit0(prob)
+      {
+        UpdateBit0(prob);
+        rep3 = rep2;
+        rep2 = rep1;
+        rep1 = rep0;
+        state = state < kNumLitStates ? 0 : 3;
+        prob = p + LenCoder;
+      }
+      else
+      {
+        UpdateBit1(prob);
+        prob = p + IsRepG0 + state;
+        IfBit0(prob)
+        {
+          UpdateBit0(prob);
+          prob = p + IsRep0Long + (state << kNumPosBitsMax) + posState;
+          IfBit0(prob)
+          {
+            #ifdef _LZMA_OUT_READ
+            UInt32 pos;
+            #endif
+            UpdateBit0(prob);
+            
+            #ifdef _LZMA_OUT_READ
+            if (distanceLimit == 0)
+            #else
+            if (nowPos == 0)
+            #endif
+              return LZMA_RESULT_DATA_ERROR;
+            
+            state = state < kNumLitStates ? 9 : 11;
+            #ifdef _LZMA_OUT_READ
+            pos = dictionaryPos - rep0;
+            if (pos >= dictionarySize)
+              pos += dictionarySize;
+            previousByte = dictionary[pos];
+            dictionary[dictionaryPos] = previousByte;
+            if (++dictionaryPos == dictionarySize)
+              dictionaryPos = 0;
+            #else
+            previousByte = outStream[nowPos - rep0];
+            #endif
+            outStream[nowPos++] = previousByte;
+            #ifdef _LZMA_OUT_READ
+            if (distanceLimit < dictionarySize)
+              distanceLimit++;
+            #endif
+
+            continue;
+          }
+          else
+          {
+            UpdateBit1(prob);
+          }
+        }
+        else
+        {
+          UInt32 distance;
+          UpdateBit1(prob);
+          prob = p + IsRepG1 + state;
+          IfBit0(prob)
+          {
+            UpdateBit0(prob);
+            distance = rep1;
+          }
+          else 
+          {
+            UpdateBit1(prob);
+            prob = p + IsRepG2 + state;
+            IfBit0(prob)
+            {
+              UpdateBit0(prob);
+              distance = rep2;
+            }
+            else
+            {
+              UpdateBit1(prob);
+              distance = rep3;
+              rep3 = rep2;
+            }
+            rep2 = rep1;
+          }
+          rep1 = rep0;
+          rep0 = distance;
+        }
+        state = state < kNumLitStates ? 8 : 11;
+        prob = p + RepLenCoder;
+      }
+      {
+        int numBits, offset;
+        CProb *probLen = prob + LenChoice;
+        IfBit0(probLen)
+        {
+          UpdateBit0(probLen);
+          probLen = prob + LenLow + (posState << kLenNumLowBits);
+          offset = 0;
+          numBits = kLenNumLowBits;
+        }
+        else
+        {
+          UpdateBit1(probLen);
+          probLen = prob + LenChoice2;
+          IfBit0(probLen)
+          {
+            UpdateBit0(probLen);
+            probLen = prob + LenMid + (posState << kLenNumMidBits);
+            offset = kLenNumLowSymbols;
+            numBits = kLenNumMidBits;
+          }
+          else
+          {
+            UpdateBit1(probLen);
+            probLen = prob + LenHigh;
+            offset = kLenNumLowSymbols + kLenNumMidSymbols;
+            numBits = kLenNumHighBits;
+          }
+        }
+        RangeDecoderBitTreeDecode(probLen, numBits, len);
+        len += offset;
+      }
+
+      if (state < 4)
+      {
+        int posSlot;
+        state += kNumLitStates;
+        prob = p + PosSlot +
+            ((len < kNumLenToPosStates ? len : kNumLenToPosStates - 1) << 
+            kNumPosSlotBits);
+        RangeDecoderBitTreeDecode(prob, kNumPosSlotBits, posSlot);
+        if (posSlot >= kStartPosModelIndex)
+        {
+          int numDirectBits = ((posSlot >> 1) - 1);
+          rep0 = (2 | ((UInt32)posSlot & 1));
+          if (posSlot < kEndPosModelIndex)
+          {
+            rep0 <<= numDirectBits;
+            prob = p + SpecPos + rep0 - posSlot - 1;
+          }
+          else
+          {
+            numDirectBits -= kNumAlignBits;
+            do
+            {
+              RC_NORMALIZE
+              Range >>= 1;
+              rep0 <<= 1;
+              if (Code >= Range)
+              {
+                Code -= Range;
+                rep0 |= 1;
+              }
+            }
+            while (--numDirectBits != 0);
+            prob = p + Align;
+            rep0 <<= kNumAlignBits;
+            numDirectBits = kNumAlignBits;
+          }
+          {
+            int i = 1;
+            int mi = 1;
+            do
+            {
+              CProb *prob3 = prob + mi;
+              RC_GET_BIT2(prob3, mi, ; , rep0 |= i);
+              i <<= 1;
+            }
+            while(--numDirectBits != 0);
+          }
+        }
+        else
+          rep0 = posSlot;
+        if (++rep0 == (UInt32)(0))
+        {
+          /* it's for stream version */
+          len = kLzmaStreamWasFinishedId;
+          break;
+        }
+      }
+
+      len += kMatchMinLen;
+      #ifdef _LZMA_OUT_READ
+      if (rep0 > distanceLimit) 
+      #else
+      if (rep0 > nowPos)
+      #endif
+        return LZMA_RESULT_DATA_ERROR;
+
+      #ifdef _LZMA_OUT_READ
+      if (dictionarySize - distanceLimit > (UInt32)len)
+        distanceLimit += len;
+      else
+        distanceLimit = dictionarySize;
+      #endif
+
+      do
+      {
+        #ifdef _LZMA_OUT_READ
+        UInt32 pos = dictionaryPos - rep0;
+        if (pos >= dictionarySize)
+          pos += dictionarySize;
+        previousByte = dictionary[pos];
+        dictionary[dictionaryPos] = previousByte;
+        if (++dictionaryPos == dictionarySize)
+          dictionaryPos = 0;
+        #else
+        previousByte = outStream[nowPos - rep0];
+        #endif
+        len--;
+        outStream[nowPos++] = previousByte;
+      }
+      while(len != 0 && nowPos < outSize);
+    }
+  }
+  RC_NORMALIZE;
+
+  #ifdef _LZMA_OUT_READ
+  vs->Range = Range;
+  vs->Code = Code;
+  vs->DictionaryPos = dictionaryPos;
+  vs->GlobalPos = globalPos + (UInt32)nowPos;
+  vs->DistanceLimit = distanceLimit;
+  vs->Reps[0] = rep0;
+  vs->Reps[1] = rep1;
+  vs->Reps[2] = rep2;
+  vs->Reps[3] = rep3;
+  vs->State = state;
+  vs->RemainLen = len;
+  vs->TempDictionary[0] = tempDictionary[0];
+  #endif
+
+  #ifdef _LZMA_IN_CB
+  vs->Buffer = Buffer;
+  vs->BufferLim = BufferLim;
+  #else
+  *inSizeProcessed = (SizeT)(Buffer - inStream);
+  #endif
+  *outSizeProcessed = nowPos;
+  return LZMA_RESULT_OK;
+}
diff --git a/target/linux/generic/image/lzma-loader/src/LzmaDecode.h b/target/linux/generic/image/lzma-loader/src/LzmaDecode.h
new file mode 100644
index 0000000..213062a
--- /dev/null
+++ b/target/linux/generic/image/lzma-loader/src/LzmaDecode.h
@@ -0,0 +1,131 @@
+/* 
+  LzmaDecode.h
+  LZMA Decoder interface
+
+  LZMA SDK 4.21 Copyright (c) 1999-2005 Igor Pavlov (2005-06-08)
+  http://www.7-zip.org/
+
+  LZMA SDK is licensed under two licenses:
+  1) GNU Lesser General Public License (GNU LGPL)
+  2) Common Public License (CPL)
+  It means that you can select one of these two licenses and 
+  follow rules of that license.
+
+  SPECIAL EXCEPTION:
+  Igor Pavlov, as the author of this code, expressly permits you to 
+  statically or dynamically link your code (or bind by name) to the 
+  interfaces of this file without subjecting your linked code to the 
+  terms of the CPL or GNU LGPL. Any modifications or additions 
+  to this file, however, are subject to the LGPL or CPL terms.
+*/
+
+#ifndef __LZMADECODE_H
+#define __LZMADECODE_H
+
+/* #define _LZMA_IN_CB */
+/* Use callback for input data */
+
+/* #define _LZMA_OUT_READ */
+/* Use read function for output data */
+
+/* #define _LZMA_PROB32 */
+/* It can increase speed on some 32-bit CPUs, 
+   but memory usage will be doubled in that case */
+
+/* #define _LZMA_LOC_OPT */
+/* Enable local speed optimizations inside code */
+
+/* #define _LZMA_SYSTEM_SIZE_T */
+/* Use system's size_t. You can use it to enable 64-bit sizes supporting*/
+
+#ifndef UInt32
+#ifdef _LZMA_UINT32_IS_ULONG
+#define UInt32 unsigned long
+#else
+#define UInt32 unsigned int
+#endif
+#endif
+
+#ifndef SizeT
+#ifdef _LZMA_SYSTEM_SIZE_T
+#include <stddef.h>
+#define SizeT size_t
+#else
+#define SizeT UInt32
+#endif
+#endif
+
+#ifdef _LZMA_PROB32
+#define CProb UInt32
+#else
+#define CProb unsigned short
+#endif
+
+#define LZMA_RESULT_OK 0
+#define LZMA_RESULT_DATA_ERROR 1
+
+#ifdef _LZMA_IN_CB
+typedef struct _ILzmaInCallback
+{
+  int (*Read)(void *object, const unsigned char **buffer, SizeT *bufferSize);
+} ILzmaInCallback;
+#endif
+
+#define LZMA_BASE_SIZE 1846
+#define LZMA_LIT_SIZE 768
+
+#define LZMA_PROPERTIES_SIZE 5
+
+typedef struct _CLzmaProperties
+{
+  int lc;
+  int lp;
+  int pb;
+  #ifdef _LZMA_OUT_READ
+  UInt32 DictionarySize;
+  #endif
+}CLzmaProperties;
+
+int LzmaDecodeProperties(CLzmaProperties *propsRes, const unsigned char *propsData, int size);
+
+#define LzmaGetNumProbs(Properties) (LZMA_BASE_SIZE + (LZMA_LIT_SIZE << ((Properties)->lc + (Properties)->lp)))
+
+#define kLzmaNeedInitId (-2)
+
+typedef struct _CLzmaDecoderState
+{
+  CLzmaProperties Properties;
+  CProb *Probs;
+
+  #ifdef _LZMA_IN_CB
+  const unsigned char *Buffer;
+  const unsigned char *BufferLim;
+  #endif
+
+  #ifdef _LZMA_OUT_READ
+  unsigned char *Dictionary;
+  UInt32 Range;
+  UInt32 Code;
+  UInt32 DictionaryPos;
+  UInt32 GlobalPos;
+  UInt32 DistanceLimit;
+  UInt32 Reps[4];
+  int State;
+  int RemainLen;
+  unsigned char TempDictionary[4];
+  #endif
+} CLzmaDecoderState;
+
+#ifdef _LZMA_OUT_READ
+#define LzmaDecoderInit(vs) { (vs)->RemainLen = kLzmaNeedInitId; }
+#endif
+
+int LzmaDecode(CLzmaDecoderState *vs,
+    #ifdef _LZMA_IN_CB
+    ILzmaInCallback *inCallback,
+    #else
+    const unsigned char *inStream, SizeT inSize, SizeT *inSizeProcessed,
+    #endif
+    unsigned char *outStream, SizeT outSize, SizeT *outSizeProcessed);
+
+#endif
diff --git a/target/linux/generic/image/lzma-loader/src/Makefile b/target/linux/generic/image/lzma-loader/src/Makefile
new file mode 100644
index 0000000..910172c
--- /dev/null
+++ b/target/linux/generic/image/lzma-loader/src/Makefile
@@ -0,0 +1,68 @@
+# 
+# Copyright (C) 2006 OpenWrt.org
+#
+# This is free software, licensed under the GNU General Public License v2.
+# See /LICENSE for more information.
+#
+RAMSTART = 0x80000000
+RAMSIZE = 0x00100000		# 1MB
+LOADADDR = 0x80400000		# RAM start + 4M
+KERNEL_ENTRY = 0x80001000
+IMAGE_COPY:=0
+
+CROSS_COMPILE = mips-linux-
+
+OBJCOPY:= $(CROSS_COMPILE)objcopy -O binary -R .reginfo -R .note -R .comment -R .mdebug -S
+CFLAGS := -fno-builtin -Os -G 0 -ffunction-sections -mno-abicalls -fno-pic -mabi=32 -march=mips32 -Wa,-32 -Wa,-march=mips32 -Wa,-mips32 -Wa,--trap -Wall -DRAMSTART=${RAMSTART} -DRAMSIZE=${RAMSIZE} -DKERNEL_ENTRY=${KERNEL_ENTRY} -D_LZMA_IN_CB
+ifeq ($(IMAGE_COPY),1)
+CFLAGS += -DLOADADDR=${LOADADDR} -DIMAGE_COPY=1
+endif
+
+.S.s:
+	$(CPP) $(CFLAGS) $< -o $*.s
+.S.o:
+	$(CC) $(CFLAGS) -c $< -o $*.o
+.c.o:
+	$(CC) $(CFLAGS) -c $< -o $*.o
+
+CC =       $(CROSS_COMPILE)gcc
+LD =       $(CROSS_COMPILE)ld
+OBJDUMP =  $(CROSS_COMPILE)objdump
+
+O_FORMAT = $(shell $(OBJDUMP) -i | head -2 | grep elf32)
+
+# Drop some uninteresting sections in the kernel.
+# This is only relevant for ELF kernels but doesn't hurt a.out
+drop-sections   = .reginfo .mdebug .comment
+strip-flags     = $(addprefix --remove-section=,$(drop-sections))
+
+all : lzma.elf lzma.bin
+
+lzma.lds: lzma.lds.in
+	sed -e 's,@LOADADDR@,$(LOADADDR),g' -e 's,@ENTRY@,_start,g' $< >$@
+
+kernel.o: vmlinux.lzma lzma.lds
+	$(LD) -r -b binary --oformat $(O_FORMAT) -o $@ $<
+
+lzma.bin: lzma.elf
+	$(OBJCOPY) $< $@
+
+ifeq ($(IMAGE_COPY),1)
+LOADER_ENTRY ?= $(KERNEL_ENTRY)
+lzma.o: decompress.o LzmaDecode.o kernel.o
+	sed -e 's,@LOADADDR@,$(LOADADDR),g' -e 's,@ENTRY@,entry,g' lzma.lds.in >lzma-stage2.lds
+	$(LD) -static --no-warn-mismatch -e entry -Tlzma-stage2.lds -o temp-$@ $^
+	$(OBJCOPY) temp-$@ lzma.tmp
+	@echo "SECTIONS { .data : { code_start = .; *(.data) code_stop = .; }}" > lzma-data.lds
+	$(LD) -no-warn-mismatch -T lzma-data.lds -r -o $@ -b binary lzma.tmp --oformat $(O_FORMAT)
+	
+lzma.elf: start.o lzma.o
+	sed -e 's,@LOADADDR@,$(LOADER_ENTRY),g' lzma-copy.lds.in >lzma-copy.lds
+	$(LD) -s -Tlzma-copy.lds -o $@ $^
+else
+lzma.elf: start.o decompress.o LzmaDecode.o kernel.o
+	$(LD) -s -Tlzma.lds -o $@ $^
+endif
+
+clean:
+	rm -f *.o lzma.elf lzma.bin *.tmp *.lds
diff --git a/target/linux/generic/image/lzma-loader/src/decompress.c b/target/linux/generic/image/lzma-loader/src/decompress.c
new file mode 100644
index 0000000..45ac509
--- /dev/null
+++ b/target/linux/generic/image/lzma-loader/src/decompress.c
@@ -0,0 +1,157 @@
+/*
+ * LZMA compressed kernel decompressor for bcm947xx boards
+ *
+ * Copyright (C) 2005 by Oleg I. Vdovikin <oleg@cs.msu.su>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
+ * General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
+ *
+ *
+ * Please note, this was code based on the bunzip2 decompressor code
+ * by Manuel Novoa III  (mjn3@codepoet.org), although the only thing left
+ * is an idea and part of original vendor code
+ *
+ *
+ * 12-Mar-2005  Mineharu Takahara <mtakahar@yahoo.com>
+ *   pass actual output size to decoder (stream mode
+ *   compressed input is not a requirement anymore)
+ *
+ * 24-Apr-2005 Oleg I. Vdovikin
+ *   reordered functions using lds script, removed forward decl
+ *
+ * ??-Nov-2005 Mike Baker
+ *   reorder the script as an lzma wrapper; do not depend on flash access
+ */
+
+#include "LzmaDecode.h"
+
+#define KSEG0			0x80000000
+#define KSEG1			0xa0000000
+
+#define KSEG1ADDR(a)		((((unsigned)(a)) & 0x1fffffffU) | KSEG1)
+
+#define Index_Invalidate_I	0x00
+#define Index_Writeback_Inv_D   0x01
+
+#define cache_unroll(base,op)	\
+	__asm__ __volatile__(		\
+		".set noreorder;\n"		\
+		".set mips3;\n"			\
+		"cache %1, (%0);\n"		\
+		".set mips0;\n"			\
+		".set reorder\n"		\
+		:						\
+		: "r" (base),			\
+		  "i" (op));
+
+
+static __inline__ void blast_icache(unsigned long size, unsigned long lsize)
+{
+	unsigned long start = KSEG0;
+	unsigned long end = (start + size);
+
+	while(start < end) {
+		cache_unroll(start,Index_Invalidate_I);
+		start += lsize;
+	}
+}
+
+static __inline__ void blast_dcache(unsigned long size, unsigned long lsize)
+{
+	unsigned long start = KSEG0;
+	unsigned long end = (start + size);
+
+	while(start < end) {
+		cache_unroll(start,Index_Writeback_Inv_D);
+		start += lsize;
+	}
+}
+
+unsigned char *data;
+
+static int read_byte(void *object, unsigned char **buffer, UInt32 *bufferSize)
+{
+	*bufferSize = 1;
+	*buffer = data;
+	++data;
+	return LZMA_RESULT_OK;
+}
+
+static __inline__ unsigned char get_byte(void)
+{
+	unsigned char *buffer;
+	UInt32 fake;
+	
+	return read_byte(0, &buffer, &fake), *buffer;
+}
+
+/* This puts lzma workspace 128k below RAM end. 
+ * That should be enough for both lzma and stack
+ */
+static char *buffer = (char *)(RAMSTART + RAMSIZE - 0x00020000);
+extern char lzma_start[];
+extern char lzma_end[];
+
+/* should be the first function */
+void entry(unsigned long icache_size, unsigned long icache_lsize, 
+	unsigned long dcache_size, unsigned long dcache_lsize)
+{
+	unsigned int i;  /* temp value */
+	unsigned int osize; /* uncompressed size */
+	volatile unsigned int arg0, arg1, arg2, arg3;
+
+	/* restore argument registers */
+	__asm__ __volatile__ ("ori %0, $12, 0":"=r"(arg0));
+	__asm__ __volatile__ ("ori %0, $13, 0":"=r"(arg1));
+	__asm__ __volatile__ ("ori %0, $14, 0":"=r"(arg2));
+	__asm__ __volatile__ ("ori %0, $15, 0":"=r"(arg3));
+
+	ILzmaInCallback callback;
+	CLzmaDecoderState vs;
+	callback.Read = read_byte;
+
+	data = lzma_start;
+
+	/* lzma args */
+	i = get_byte();
+	vs.Properties.lc = i % 9, i = i / 9;
+	vs.Properties.lp = i % 5, vs.Properties.pb = i / 5;
+
+	vs.Probs = (CProb *)buffer;
+
+	/* skip rest of the LZMA coder property */
+	for (i = 0; i < 4; i++)
+		get_byte();
+
+	/* read the lower half of uncompressed size in the header */
+	osize = ((unsigned int)get_byte()) +
+		((unsigned int)get_byte() << 8) +
+		((unsigned int)get_byte() << 16) +
+		((unsigned int)get_byte() << 24);
+
+	/* skip rest of the header (upper half of uncompressed size) */
+	for (i = 0; i < 4; i++) 
+		get_byte();
+
+	/* decompress kernel */
+	if ((i = LzmaDecode(&vs, &callback,
+	(unsigned char*)KERNEL_ENTRY, osize, &osize)) == LZMA_RESULT_OK)
+	{
+		blast_dcache(dcache_size, dcache_lsize);
+		blast_icache(icache_size, icache_lsize);
+
+		/* Jump to load address */
+		((void (*)(int a0, int a1, int a2, int a3)) KERNEL_ENTRY)(arg0, arg1, arg2, arg3);
+	}
+}
diff --git a/target/linux/generic/image/lzma-loader/src/lzma-copy.lds.in b/target/linux/generic/image/lzma-loader/src/lzma-copy.lds.in
new file mode 100644
index 0000000..fbc87ab
--- /dev/null
+++ b/target/linux/generic/image/lzma-loader/src/lzma-copy.lds.in
@@ -0,0 +1,20 @@
+OUTPUT_ARCH(mips)
+ENTRY(_start)
+SECTIONS
+{
+  /* Read-only sections, merged into text segment: */
+  . = @LOADADDR@;
+  .text      :
+  {
+    _ftext = . ;
+    *(.text)
+    *(.rodata)
+  } =0
+
+  .reginfo : { *(.reginfo) }
+
+  .bss       :
+  {
+   *(.bss)
+  }
+}
diff --git a/target/linux/generic/image/lzma-loader/src/lzma.lds.in b/target/linux/generic/image/lzma-loader/src/lzma.lds.in
new file mode 100644
index 0000000..6021cec
--- /dev/null
+++ b/target/linux/generic/image/lzma-loader/src/lzma.lds.in
@@ -0,0 +1,24 @@
+OUTPUT_ARCH(mips)
+ENTRY(@ENTRY@)
+SECTIONS
+{
+  /* Read-only sections, merged into text segment: */
+  . = @LOADADDR@;
+  .text      :
+  {
+    _ftext = . ;
+    *(.text.entry)
+    *(.text)
+    *(.rodata)
+    lzma_start = .;
+    kernel.o
+    lzma_end = .;
+  } =0
+
+  .reginfo : { *(.reginfo) }
+
+  .bss       :
+  {
+   *(.bss)
+  }
+}
diff --git a/target/linux/generic/image/lzma-loader/src/print.c b/target/linux/generic/image/lzma-loader/src/print.c
new file mode 100644
index 0000000..950687b
--- /dev/null
+++ b/target/linux/generic/image/lzma-loader/src/print.c
@@ -0,0 +1,324 @@
+/*
+ * Copyright (C) 2001 MontaVista Software Inc.
+ * Author: Jun Sun, jsun@mvista.com or jsun@junsun.net
+ *
+ * This program is free software; you can redistribute  it and/or modify it
+ * under  the terms of  the GNU General  Public License as published by the
+ * Free Software Foundation;  either version 2 of the  License, or (at your
+ * option) any later version.
+ *
+ */
+
+#include	"print.h"
+
+/* macros */
+#define		IsDigit(x)	( ((x) >= '0') && ((x) <= '9') )
+#define		Ctod(x)		( (x) - '0')
+
+/* forward declaration */
+extern int PrintChar(char *, char, int, int);
+extern int PrintString(char *, char *, int, int);
+extern int PrintNum(char *, unsigned long, int, int, int, int, char, int);
+
+/* private variable */
+static const char theFatalMsg[] = "fatal error in lp_Print!";
+
+/* -*-
+ * A low level printf() function.
+ */
+void
+lp_Print(void (*output)(void *, char *, int), 
+	 void * arg,
+	 char *fmt, 
+	 va_list ap)
+{
+
+#define 	OUTPUT(arg, s, l)  \
+  { if (((l) < 0) || ((l) > LP_MAX_BUF)) { \
+       (*output)(arg, (char*)theFatalMsg, sizeof(theFatalMsg)-1); for(;;); \
+    } else { \
+      (*output)(arg, s, l); \
+    } \
+  }
+    
+    char buf[LP_MAX_BUF];
+
+    char c;
+    char *s;
+    long int num;
+
+    int longFlag;
+    int negFlag;
+    int width;
+    int prec;
+    int ladjust;
+    char padc;
+
+    int length;
+
+    for(;;) {
+	{ 
+	    /* scan for the next '%' */
+	    char *fmtStart = fmt;
+	    while ( (*fmt != '\0') && (*fmt != '%')) {
+		fmt ++;
+	    }
+
+	    /* flush the string found so far */
+	    OUTPUT(arg, fmtStart, fmt-fmtStart);
+
+	    /* are we hitting the end? */
+	    if (*fmt == '\0') break;
+	}
+
+	/* we found a '%' */
+	fmt ++;
+	
+	/* check for long */
+	if (*fmt == 'l') {
+	    longFlag = 1;
+	    fmt ++;
+	} else {
+	    longFlag = 0;
+	}
+
+	/* check for other prefixes */
+	width = 0;
+	prec = -1;
+	ladjust = 0;
+	padc = ' ';
+
+	if (*fmt == '-') {
+	    ladjust = 1;
+	    fmt ++;
+	}
+
+	if (*fmt == '0') {
+	    padc = '0';
+	    fmt++;
+	}
+
+	if (IsDigit(*fmt)) {
+	    while (IsDigit(*fmt)) {
+		width = 10 * width + Ctod(*fmt++);
+	    }
+	}
+
+	if (*fmt == '.') {
+	    fmt ++;
+	    if (IsDigit(*fmt)) {
+		prec = 0;
+		while (IsDigit(*fmt)) {
+		    prec = prec*10 + Ctod(*fmt++);
+		}
+	    }
+	}
+
+
+	/* check format flag */
+	negFlag = 0;
+	switch (*fmt) {
+	 case 'b':
+	    if (longFlag) { 
+		num = va_arg(ap, long int); 
+	    } else { 
+		num = va_arg(ap, int);
+	    }
+	    length = PrintNum(buf, num, 2, 0, width, ladjust, padc, 0);
+	    OUTPUT(arg, buf, length);
+	    break;
+
+	 case 'd':
+	 case 'D':
+	    if (longFlag) { 
+		num = va_arg(ap, long int);
+	    } else { 
+		num = va_arg(ap, int); 
+	    }
+	    if (num < 0) {
+		num = - num;
+		negFlag = 1;
+	    }
+	    length = PrintNum(buf, num, 10, negFlag, width, ladjust, padc, 0);
+	    OUTPUT(arg, buf, length);
+	    break;
+
+	 case 'o':
+	 case 'O':
+	    if (longFlag) { 
+		num = va_arg(ap, long int);
+	    } else { 
+		num = va_arg(ap, int); 
+	    }
+	    length = PrintNum(buf, num, 8, 0, width, ladjust, padc, 0);
+	    OUTPUT(arg, buf, length);
+	    break;
+
+	 case 'u':
+	 case 'U':
+	    if (longFlag) { 
+		num = va_arg(ap, long int);
+	    } else { 
+		num = va_arg(ap, int); 
+	    }
+	    length = PrintNum(buf, num, 10, 0, width, ladjust, padc, 0);
+	    OUTPUT(arg, buf, length);
+	    break;
+	    
+	 case 'x':
+	    if (longFlag) { 
+		num = va_arg(ap, long int);
+	    } else { 
+		num = va_arg(ap, int); 
+	    }
+	    length = PrintNum(buf, num, 16, 0, width, ladjust, padc, 0);
+	    OUTPUT(arg, buf, length);
+	    break;
+
+	 case 'X':
+	    if (longFlag) { 
+		num = va_arg(ap, long int);
+	    } else { 
+		num = va_arg(ap, int); 
+	    }
+	    length = PrintNum(buf, num, 16, 0, width, ladjust, padc, 1);
+	    OUTPUT(arg, buf, length);
+	    break;
+
+	 case 'c':
+	    c = (char)va_arg(ap, int);
+	    length = PrintChar(buf, c, width, ladjust);
+	    OUTPUT(arg, buf, length);
+	    break;
+
+	 case 's':
+	    s = (char*)va_arg(ap, char *);
+	    length = PrintString(buf, s, width, ladjust);
+	    OUTPUT(arg, buf, length);
+	    break;
+
+	 case '\0':
+	    fmt --;
+	    break;
+
+	 default:
+	    /* output this char as it is */
+	    OUTPUT(arg, fmt, 1);
+	}	/* switch (*fmt) */
+
+	fmt ++;
+    }		/* for(;;) */
+
+    /* special termination call */
+    OUTPUT(arg, "\0", 1);
+}
+
+
+/* --------------- local help functions --------------------- */
+int
+PrintChar(char * buf, char c, int length, int ladjust)
+{
+    int i;
+    
+    if (length < 1) length = 1;
+    if (ladjust) {
+	*buf = c;
+	for (i=1; i< length; i++) buf[i] = ' ';
+    } else {
+	for (i=0; i< length-1; i++) buf[i] = ' ';
+	buf[length - 1] = c;
+    }
+    return length;
+}
+
+int
+PrintString(char * buf, char* s, int length, int ladjust)
+{
+    int i;
+    int len=0;
+    char* s1 = s;
+    while (*s1++) len++;
+    if (length < len) length = len;
+
+    if (ladjust) {
+	for (i=0; i< len; i++) buf[i] = s[i];
+	for (i=len; i< length; i++) buf[i] = ' ';
+    } else {
+	for (i=0; i< length-len; i++) buf[i] = ' ';
+	for (i=length-len; i < length; i++) buf[i] = s[i-length+len];
+    }
+    return length;
+}
+
+int
+PrintNum(char * buf, unsigned long u, int base, int negFlag, 
+	 int length, int ladjust, char padc, int upcase)
+{
+    /* algorithm :
+     *  1. prints the number from left to right in reverse form.
+     *  2. fill the remaining spaces with padc if length is longer than
+     *     the actual length
+     *     TRICKY : if left adjusted, no "0" padding.
+     *		    if negtive, insert  "0" padding between "0" and number.
+     *  3. if (!ladjust) we reverse the whole string including paddings
+     *  4. otherwise we only reverse the actual string representing the num.
+     */
+
+    int actualLength =0;
+    char *p = buf;
+    int i;
+
+    do {
+	int tmp = u %base;
+	if (tmp <= 9) {
+	    *p++ = '0' + tmp;
+	} else if (upcase) {
+	    *p++ = 'A' + tmp - 10;
+	} else {
+	    *p++ = 'a' + tmp - 10;
+	}
+	u /= base;
+    } while (u != 0);
+
+    if (negFlag) {
+	*p++ = '-';
+    }
+
+    /* figure out actual length and adjust the maximum length */
+    actualLength = p - buf;
+    if (length < actualLength) length = actualLength;
+
+    /* add padding */
+    if (ladjust) {
+	padc = ' ';
+    }
+    if (negFlag && !ladjust && (padc == '0')) {
+	for (i = actualLength-1; i< length-1; i++) buf[i] = padc;
+	buf[length -1] = '-';
+    } else {
+	for (i = actualLength; i< length; i++) buf[i] = padc;
+    }
+	    
+
+    /* prepare to reverse the string */
+    {
+	int begin = 0;
+	int end;
+	if (ladjust) {
+	    end = actualLength - 1;
+	} else {
+	    end = length -1;
+	}
+
+	while (end > begin) {
+	    char tmp = buf[begin];
+	    buf[begin] = buf[end];
+	    buf[end] = tmp;
+	    begin ++;
+	    end --;
+	}
+    }
+
+    /* adjust the string pointer */
+    return length;
+}
diff --git a/target/linux/generic/image/lzma-loader/src/print.h b/target/linux/generic/image/lzma-loader/src/print.h
new file mode 100644
index 0000000..b051463
--- /dev/null
+++ b/target/linux/generic/image/lzma-loader/src/print.h
@@ -0,0 +1,36 @@
+/*
+ * Copyright (C) 2001 MontaVista Software Inc.
+ * Author: Jun Sun, jsun@mvista.com or jsun@junsun.net
+ *
+ * This program is free software; you can redistribute  it and/or modify it
+ * under  the terms of  the GNU General  Public License as published by the
+ * Free Software Foundation;  either version 2 of the  License, or (at your
+ * option) any later version.
+ *
+ */
+
+#ifndef _print_h_
+#define _print_h_
+
+#include <stdarg.h>
+
+/* this is the maximum width for a variable */
+#define		LP_MAX_BUF	80
+
+/* -*-
+ * output function takes an void pointer which is passed in as the
+ * second argument in lp_Print().  This black-box argument gives output
+ * function a way to track state.
+ *
+ * The second argument in output function is a pointer to char buffer.
+ * The third argument specifies the number of chars to outputed.
+ *
+ * output function cannot assume the buffer is null-terminated after
+ * l number of chars.
+ */
+void lp_Print(void (*output)(void *, char *, int), 
+	      void * arg,
+	      char *fmt, 
+	      va_list ap);
+
+#endif
diff --git a/target/linux/generic/image/lzma-loader/src/printf.c b/target/linux/generic/image/lzma-loader/src/printf.c
new file mode 100644
index 0000000..49bd50d
--- /dev/null
+++ b/target/linux/generic/image/lzma-loader/src/printf.c
@@ -0,0 +1,35 @@
+/*
+ * Copyright (C) 2001 MontaVista Software Inc.
+ * Author: Jun Sun, jsun@mvista.com or jsun@junsun.net
+ *
+ * This program is free software; you can redistribute  it and/or modify it
+ * under  the terms of  the GNU General  Public License as published by the
+ * Free Software Foundation;  either version 2 of the  License, or (at your
+ * option) any later version.
+ *
+ */
+
+#include "printf.h"
+#include "print.h"
+#include "uart16550.h"
+
+static void myoutput(void *arg, char *s, int l)
+{
+    int i;
+
+    // special termination call
+    if ((l==1) && (s[0] == '\0')) return;
+    
+    for (i=0; i< l; i++) {
+	Uart16550Put(s[i]);
+	if (s[i] == '\n') Uart16550Put('\r');
+    }
+}
+
+void printf(char *fmt, ...)
+{
+    va_list ap;
+    va_start(ap, fmt);
+    lp_Print(myoutput, 0, fmt, ap);
+    va_end(ap);
+}
diff --git a/target/linux/generic/image/lzma-loader/src/printf.h b/target/linux/generic/image/lzma-loader/src/printf.h
new file mode 100644
index 0000000..9b1c1df
--- /dev/null
+++ b/target/linux/generic/image/lzma-loader/src/printf.h
@@ -0,0 +1,18 @@
+/*
+ * Copyright (C) 2001 MontaVista Software Inc.
+ * Author: Jun Sun, jsun@mvista.com or jsun@junsun.net
+ *
+ * This program is free software; you can redistribute  it and/or modify it
+ * under  the terms of  the GNU General  Public License as published by the
+ * Free Software Foundation;  either version 2 of the  License, or (at your
+ * option) any later version.
+ *
+ */
+
+#ifndef _printf_h_
+#define _printf_h_
+
+#include <stdarg.h>
+void printf(char *fmt, ...);
+
+#endif /* _printf_h_ */
diff --git a/target/linux/generic/image/lzma-loader/src/start.S b/target/linux/generic/image/lzma-loader/src/start.S
new file mode 100644
index 0000000..8642933
--- /dev/null
+++ b/target/linux/generic/image/lzma-loader/src/start.S
@@ -0,0 +1,160 @@
+#include <asm/asm.h>
+#include <asm/regdef.h>
+
+#define KSEG0		0x80000000
+
+#define C0_CONFIG	$16
+#define C0_TAGLO	$28
+#define C0_TAGHI	$29
+
+#define	CONF1_DA_SHIFT	7			/* D$ associativity */
+#define CONF1_DA_MASK	0x00000380
+#define CONF1_DA_BASE	1
+#define CONF1_DL_SHIFT	10			/* D$ line size */
+#define CONF1_DL_MASK	0x00001c00
+#define CONF1_DL_BASE	2
+#define CONF1_DS_SHIFT	13			/* D$ sets/way */
+#define CONF1_DS_MASK	0x0000e000
+#define CONF1_DS_BASE	64
+#define CONF1_IA_SHIFT	16			/* I$ associativity */
+#define CONF1_IA_MASK	0x00070000
+#define CONF1_IA_BASE	1
+#define CONF1_IL_SHIFT	19			/* I$ line size */
+#define CONF1_IL_MASK	0x00380000
+#define CONF1_IL_BASE	2
+#define CONF1_IS_SHIFT	22			/* Instruction cache sets/way */
+#define CONF1_IS_MASK	0x01c00000
+#define CONF1_IS_BASE	64
+
+#define Index_Invalidate_I	0x00
+#define Index_Writeback_Inv_D   0x01
+
+LEAF(_start)
+	
+	.set	mips32
+	.set noreorder
+
+	/* save argument registers */
+	move t4, a0
+	move t5, a1
+	move t6, a2
+	move t7, a3
+	
+	/* set up stack */
+	li	sp, RAMSTART + RAMSIZE - 16
+
+#ifdef IMAGE_COPY
+	/* Copy decompressor code to the right place */
+	li  t2, LOADADDR
+	add a0, t2, 0
+	la  a1, code_start
+	la  a2, code_stop
+$L1:
+	lw  t0, 0(a1)
+	sw  t0, 0(a0)
+	add a1, 4
+	add a0, 4
+	blt a1, a2, $L1
+	nop
+#endif
+
+	/* At this point we need to invalidate dcache and */
+	/* icache before jumping to new code */
+
+1:	/* Get cache sizes */
+	mfc0	s0,C0_CONFIG,1
+
+	li	s1,CONF1_DL_MASK
+	and	s1,s0
+	beq	s1,zero,nodc
+	nop
+
+	srl	s1,CONF1_DL_SHIFT
+	li	t0,CONF1_DL_BASE
+	sll	s1,t0,s1		/* s1 has D$ cache line size */
+
+	li	s2,CONF1_DA_MASK
+	and	s2,s0
+	srl	s2,CONF1_DA_SHIFT
+	addiu	s2,CONF1_DA_BASE	/* s2 now has D$ associativity */
+
+	li	t0,CONF1_DS_MASK
+	and	t0,s0
+	srl	t0,CONF1_DS_SHIFT
+	li	s3,CONF1_DS_BASE
+	sll	s3,s3,t0		/* s3 has D$ sets per way */
+
+	multu	s2,s3			/* sets/way * associativity */
+	mflo	t0			/* total cache lines */
+
+	multu	s1,t0			/* D$ linesize * lines */
+	mflo	s2			/* s2 is now D$ size in bytes */
+
+	/* Initilize the D$: */
+	mtc0	zero,C0_TAGLO
+	mtc0	zero,C0_TAGHI
+
+	li	t0,KSEG0		/* Just an address for the first $ line */
+	addu	t1,t0,s2		/*  + size of cache == end */
+
+1:	cache	Index_Writeback_Inv_D,0(t0)
+	bne	t0,t1,1b
+	addu	t0,s1
+	
+nodc:
+	/* Now we get to do it all again for the I$ */
+	
+	move	s3,zero			/* just in case there is no icache */
+	move	s4,zero
+
+	li	t0,CONF1_IL_MASK
+	and	t0,s0
+	beq	t0,zero,noic
+	nop
+
+	srl	t0,CONF1_IL_SHIFT
+	li	s3,CONF1_IL_BASE
+	sll	s3,t0			/* s3 has I$ cache line size */
+
+	li	t0,CONF1_IA_MASK
+	and	t0,s0
+	srl	t0,CONF1_IA_SHIFT
+	addiu	s4,t0,CONF1_IA_BASE	/* s4 now has I$ associativity */
+
+	li	t0,CONF1_IS_MASK
+	and	t0,s0
+	srl	t0,CONF1_IS_SHIFT
+	li	s5,CONF1_IS_BASE
+	sll	s5,t0			/* s5 has I$ sets per way */
+
+	multu	s4,s5			/* sets/way * associativity */
+	mflo	t0			/* s4 is now total cache lines */
+
+	multu	s3,t0			/* I$ linesize * lines */
+	mflo	s4			/* s4 is cache size in bytes */
+
+	/* Initilize the I$: */
+	mtc0	zero,C0_TAGLO
+	mtc0	zero,C0_TAGHI
+
+	li	t0,KSEG0		/* Just an address for the first $ line */
+	addu	t1,t0,s4		/*  + size of cache == end */
+
+1:	cache	Index_Invalidate_I,0(t0)
+	bne	t0,t1,1b
+	addu	t0,s3
+noic:
+	/* jump to main */
+	move    a0,s3                   /* icache line size */
+	move    a1,s4                   /* icache size */
+	move    a2,s1                   /* dcache line size */
+#ifdef IMAGE_COPY
+	jal		t2
+#else
+	jal     entry
+#endif
+	move    a3,s2                   /* dcache size */
+
+	.set reorder
+END(_start)
+
diff --git a/target/linux/generic/image/lzma-loader/src/uart16550.c b/target/linux/generic/image/lzma-loader/src/uart16550.c
new file mode 100644
index 0000000..7df5727
--- /dev/null
+++ b/target/linux/generic/image/lzma-loader/src/uart16550.c
@@ -0,0 +1,86 @@
+/*
+ * Copyright (C) 2001 MontaVista Software Inc.
+ * Author: Jun Sun, jsun@mvista.com or jsun@junsun.net
+ *
+ * This program is free software; you can redistribute  it and/or modify it
+ * under  the terms of  the GNU General  Public License as published by the
+ * Free Software Foundation;  either version 2 of the  License, or (at your
+ * option) any later version.
+ *
+ */
+
+
+#include "uart16550.h"
+
+/* === CONFIG === */
+
+#define         BASE                    0xb8058000
+#define         MAX_BAUD                1152000
+#define         REG_OFFSET              4
+
+/* === END OF CONFIG === */
+
+/* register offset */
+#define         OFS_RCV_BUFFER          (0*REG_OFFSET)
+#define         OFS_TRANS_HOLD          (0*REG_OFFSET)
+#define         OFS_SEND_BUFFER         (0*REG_OFFSET)
+#define         OFS_INTR_ENABLE         (1*REG_OFFSET)
+#define         OFS_INTR_ID             (2*REG_OFFSET)
+#define         OFS_DATA_FORMAT         (3*REG_OFFSET)
+#define         OFS_LINE_CONTROL        (3*REG_OFFSET)
+#define         OFS_MODEM_CONTROL       (4*REG_OFFSET)
+#define         OFS_RS232_OUTPUT        (4*REG_OFFSET)
+#define         OFS_LINE_STATUS         (5*REG_OFFSET)
+#define         OFS_MODEM_STATUS        (6*REG_OFFSET)
+#define         OFS_RS232_INPUT         (6*REG_OFFSET)
+#define         OFS_SCRATCH_PAD         (7*REG_OFFSET)
+
+#define         OFS_DIVISOR_LSB         (0*REG_OFFSET)
+#define         OFS_DIVISOR_MSB         (1*REG_OFFSET)
+
+
+/* memory-mapped read/write of the port */
+#define         UART16550_READ(y)    (*((volatile uint32*)(BASE + y)))
+#define         UART16550_WRITE(y, z)  ((*((volatile uint32*)(BASE + y))) = z)
+
+#define DEBUG_LED (*(unsigned short*)0xb7ffffc0)
+#define OutputLED(x)  (DEBUG_LED = x)
+
+void Uart16550Init(uint32 baud, uint8 data, uint8 parity, uint8 stop)
+{
+    /* disable interrupts */
+    UART16550_WRITE(OFS_INTR_ENABLE, 0);
+
+    /* set up buad rate */
+    { 
+        uint32 divisor;
+       
+        /* set DIAB bit */
+        UART16550_WRITE(OFS_LINE_CONTROL, 0x80);
+        
+        /* set divisor */
+        divisor = MAX_BAUD / baud;
+        UART16550_WRITE(OFS_DIVISOR_LSB, divisor & 0xff);
+        UART16550_WRITE(OFS_DIVISOR_MSB, (divisor & 0xff00)>>8);
+
+        /* clear DIAB bit */
+        UART16550_WRITE(OFS_LINE_CONTROL, 0x0);
+    }
+
+    /* set data format */
+    UART16550_WRITE(OFS_DATA_FORMAT, data | parity | stop);
+}
+
+uint8 Uart16550GetPoll()
+{
+    while((UART16550_READ(OFS_LINE_STATUS) & 0x1) == 0);
+    return UART16550_READ(OFS_RCV_BUFFER);
+}
+
+
+void Uart16550Put(uint8 byte)
+{
+    while ((UART16550_READ(OFS_LINE_STATUS) &0x20) == 0);
+    UART16550_WRITE(OFS_SEND_BUFFER, byte);
+}
+
diff --git a/target/linux/generic/image/lzma-loader/src/uart16550.h b/target/linux/generic/image/lzma-loader/src/uart16550.h
new file mode 100644
index 0000000..b3fd6fd
--- /dev/null
+++ b/target/linux/generic/image/lzma-loader/src/uart16550.h
@@ -0,0 +1,47 @@
+/*
+ * Copyright (C) 2001 MontaVista Software Inc.
+ * Author: Jun Sun, jsun@mvista.com or jsun@junsun.net
+ *
+ * This program is free software; you can redistribute  it and/or modify it
+ * under  the terms of  the GNU General  Public License as published by the
+ * Free Software Foundation;  either version 2 of the  License, or (at your
+ * option) any later version.
+ *
+ */
+
+#ifndef _uart16550_h_
+#define _uart16550_h_
+
+typedef         unsigned char uint8;
+typedef         unsigned int  uint32;
+
+#define         UART16550_BAUD_2400             2400
+#define         UART16550_BAUD_4800             4800
+#define         UART16550_BAUD_9600             9600
+#define         UART16550_BAUD_19200            19200
+#define         UART16550_BAUD_38400            38400
+#define         UART16550_BAUD_57600            57600
+#define         UART16550_BAUD_115200           115200
+
+#define         UART16550_PARITY_NONE           0
+#define         UART16550_PARITY_ODD            0x08
+#define         UART16550_PARITY_EVEN           0x18
+#define         UART16550_PARITY_MARK           0x28
+#define         UART16550_PARITY_SPACE          0x38
+
+#define         UART16550_DATA_5BIT             0x0
+#define         UART16550_DATA_6BIT             0x1
+#define         UART16550_DATA_7BIT             0x2
+#define         UART16550_DATA_8BIT             0x3
+
+#define         UART16550_STOP_1BIT             0x0
+#define         UART16550_STOP_2BIT             0x4
+
+void Uart16550Init(uint32 baud, uint8 data, uint8 parity, uint8 stop);
+
+/* blocking call */
+uint8 Uart16550GetPoll();
+
+void Uart16550Put(uint8 byte);
+
+#endif
diff --git a/target/linux/generic/image/relocate/Makefile b/target/linux/generic/image/relocate/Makefile
new file mode 100644
index 0000000..5f6ebeb
--- /dev/null
+++ b/target/linux/generic/image/relocate/Makefile
@@ -0,0 +1,74 @@
+#
+# Makefile for the kernel relocation stub for MIPS devices
+#
+# Copyright (C) 2011 Gabor Juhos <juhosg@openwrt.org>
+# Copyright (C) 2015 Felix Fietkau <nbd@openwrt.org>
+#
+# Some parts of this file was based on the OpenWrt specific lzma-loader
+# for the BCM47xx and ADM5120 based boards:
+#	Copyright (C) 2004 Manuel Novoa III (mjn3@codepoet.org)
+#	Copyright (C) 2005 Mineharu Takahara <mtakahar@yahoo.com>
+#	Copyright (C) 2005 by Oleg I. Vdovikin <oleg@cs.msu.su>
+#
+# This program is free software; you can redistribute it and/or modify it
+# under the terms of the GNU General Public License version 2 as published
+# by the Free Software Foundation.
+#
+
+LOADADDR	:=
+LZMA_TEXT_START	:= 0x81000000
+LOADER_DATA	:=
+BOARD		:=
+FLASH_OFFS	:=
+FLASH_MAX	:=
+PLATFORM	:=
+CACHELINE_SIZE	:= 32
+
+CC		:= $(CROSS_COMPILE)gcc
+LD		:= $(CROSS_COMPILE)ld
+OBJCOPY		:= $(CROSS_COMPILE)objcopy
+OBJDUMP		:= $(CROSS_COMPILE)objdump
+
+BIN_FLAGS	:= -O binary -R .reginfo -R .note -R .comment -R .mdebug -S
+
+CFLAGS		= -D__KERNEL__ -Wall -Wstrict-prototypes -Wno-trigraphs -Os \
+		  -fno-strict-aliasing -fno-common -fomit-frame-pointer -G 0 \
+		  -mno-abicalls -fno-pic -ffunction-sections -pipe -mlong-calls \
+		  -fno-common -ffreestanding -fhonour-copts \
+		  -mabi=32 -march=mips32r2 \
+		  -Wa,-32 -Wa,-march=mips32r2 -Wa,-mips32r2 -Wa,--trap \
+		  -DCONFIG_CACHELINE_SIZE=$(CACHELINE_SIZE) \
+		  -DKERNEL_ADDR=$(KERNEL_ADDR)
+
+ASFLAGS		= $(CFLAGS) -D__ASSEMBLY__
+
+LDFLAGS		= -static --gc-sections -no-warn-mismatch
+LDFLAGS		+= -e startup -T loader.lds -Ttext $(LZMA_TEXT_START)
+
+O_FORMAT 	= $(shell $(OBJDUMP) -i | head -2 | grep elf32)
+
+OBJECTS		:= head.o
+
+all: head.o loader.bin
+
+# Don't build dependencies, this may die if $(CC) isn't gcc
+dep:
+
+install:
+
+%.o : %.c
+	$(CC) $(CFLAGS) -c -o $@ $<
+
+%.o : %.S
+	$(CC) $(ASFLAGS) -c -o $@ $<
+
+loader: $(OBJECTS)
+	$(LD) $(LDFLAGS) -o $@ $(OBJECTS)
+
+loader.bin: loader
+	$(OBJCOPY) $(BIN_FLAGS) $< $@
+
+mrproper: clean
+
+clean:
+	rm -f loader *.elf *.bin *.o
diff --git a/target/linux/generic/image/relocate/cacheops.h b/target/linux/generic/image/relocate/cacheops.h
new file mode 100644
index 0000000..70bcad7
--- /dev/null
+++ b/target/linux/generic/image/relocate/cacheops.h
@@ -0,0 +1,85 @@
+/*
+ * Cache operations for the cache instruction.
+ *
+ * This file is subject to the terms and conditions of the GNU General Public
+ * License.  See the file "COPYING" in the main directory of this archive
+ * for more details.
+ *
+ * (C) Copyright 1996, 97, 99, 2002, 03 Ralf Baechle
+ * (C) Copyright 1999 Silicon Graphics, Inc.
+ */
+#ifndef	__ASM_CACHEOPS_H
+#define	__ASM_CACHEOPS_H
+
+/*
+ * Cache Operations available on all MIPS processors with R4000-style caches
+ */
+#define Index_Invalidate_I      0x00
+#define Index_Writeback_Inv_D   0x01
+#define Index_Load_Tag_I	0x04
+#define Index_Load_Tag_D	0x05
+#define Index_Store_Tag_I	0x08
+#define Index_Store_Tag_D	0x09
+#if defined(CONFIG_CPU_LOONGSON2)
+#define Hit_Invalidate_I	0x00
+#else
+#define Hit_Invalidate_I	0x10
+#endif
+#define Hit_Invalidate_D	0x11
+#define Hit_Writeback_Inv_D	0x15
+
+/*
+ * R4000-specific cacheops
+ */
+#define Create_Dirty_Excl_D	0x0d
+#define Fill			0x14
+#define Hit_Writeback_I		0x18
+#define Hit_Writeback_D		0x19
+
+/*
+ * R4000SC and R4400SC-specific cacheops
+ */
+#define Index_Invalidate_SI     0x02
+#define Index_Writeback_Inv_SD  0x03
+#define Index_Load_Tag_SI	0x06
+#define Index_Load_Tag_SD	0x07
+#define Index_Store_Tag_SI	0x0A
+#define Index_Store_Tag_SD	0x0B
+#define Create_Dirty_Excl_SD	0x0f
+#define Hit_Invalidate_SI	0x12
+#define Hit_Invalidate_SD	0x13
+#define Hit_Writeback_Inv_SD	0x17
+#define Hit_Writeback_SD	0x1b
+#define Hit_Set_Virtual_SI	0x1e
+#define Hit_Set_Virtual_SD	0x1f
+
+/*
+ * R5000-specific cacheops
+ */
+#define R5K_Page_Invalidate_S	0x17
+
+/*
+ * RM7000-specific cacheops
+ */
+#define Page_Invalidate_T	0x16
+
+/*
+ * R10000-specific cacheops
+ *
+ * Cacheops 0x02, 0x06, 0x0a, 0x0c-0x0e, 0x16, 0x1a and 0x1e are unused.
+ * Most of the _S cacheops are identical to the R4000SC _SD cacheops.
+ */
+#define Index_Writeback_Inv_S	0x03
+#define Index_Load_Tag_S	0x07
+#define Index_Store_Tag_S	0x0B
+#define Hit_Invalidate_S	0x13
+#define Cache_Barrier		0x14
+#define Hit_Writeback_Inv_S	0x17
+#define Index_Load_Data_I	0x18
+#define Index_Load_Data_D	0x19
+#define Index_Load_Data_S	0x1b
+#define Index_Store_Data_I	0x1c
+#define Index_Store_Data_D	0x1d
+#define Index_Store_Data_S	0x1f
+
+#endif	/* __ASM_CACHEOPS_H */
diff --git a/target/linux/generic/image/relocate/cp0regdef.h b/target/linux/generic/image/relocate/cp0regdef.h
new file mode 100644
index 0000000..c1188ad
--- /dev/null
+++ b/target/linux/generic/image/relocate/cp0regdef.h
@@ -0,0 +1,39 @@
+/*
+ * Copyright (C) 1994, 1995, 1996, 1997, 2000, 2001 by Ralf Baechle
+ *
+ * Copyright (C) 2001, Monta Vista Software
+ * Author: jsun@mvista.com or jsun@junsun.net
+ */
+#ifndef _cp0regdef_h_
+#define _cp0regdef_h_
+
+#define CP0_INDEX $0
+#define CP0_RANDOM $1
+#define CP0_ENTRYLO0 $2
+#define CP0_ENTRYLO1 $3
+#define CP0_CONTEXT $4
+#define CP0_PAGEMASK $5
+#define CP0_WIRED $6
+#define CP0_BADVADDR $8
+#define CP0_COUNT $9
+#define CP0_ENTRYHI $10
+#define CP0_COMPARE $11
+#define CP0_STATUS $12
+#define CP0_CAUSE $13
+#define CP0_EPC $14
+#define CP0_PRID $15
+#define CP0_CONFIG $16
+#define CP0_LLADDR $17
+#define CP0_WATCHLO $18
+#define CP0_WATCHHI $19
+#define CP0_XCONTEXT $20
+#define CP0_FRAMEMASK $21
+#define CP0_DIAGNOSTIC $22
+#define CP0_PERFORMANCE $25
+#define CP0_ECC $26
+#define CP0_CACHEERR $27
+#define CP0_TAGLO $28
+#define CP0_TAGHI $29
+#define CP0_ERROREPC $30
+
+#endif
diff --git a/target/linux/generic/image/relocate/head.S b/target/linux/generic/image/relocate/head.S
new file mode 100644
index 0000000..3e5b374
--- /dev/null
+++ b/target/linux/generic/image/relocate/head.S
@@ -0,0 +1,159 @@
+/*
+ * Kernel relocation stub for MIPS devices
+ *
+ * Copyright (C) 2015 Felix Fietkau <nbd@openwrt.org>
+ *
+ * Based on:
+ *
+ * LZMA compressed kernel loader for Atheros AR7XXX/AR9XXX based boards
+ *
+ * Copyright (C) 2011 Gabor Juhos <juhosg@openwrt.org>
+ *
+ * Some parts of this code was based on the OpenWrt specific lzma-loader
+ * for the BCM47xx and ADM5120 based boards:
+ *	Copyright (C) 2004 Manuel Novoa III (mjn3@codepoet.org)
+ *	Copyright (C) 2005 by Oleg I. Vdovikin <oleg@cs.msu.su>
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms of the GNU General Public License version 2 as published
+ * by the Free Software Foundation.
+ */
+
+#include <asm/asm.h>
+#include <asm/regdef.h>
+#include "cp0regdef.h"
+#include "cacheops.h"
+
+#define KSEG0		0x80000000
+
+	.macro	ehb
+	sll     zero, 3
+	.endm
+
+	.macro reset
+	li t0, 0xbe000034
+	lw t1, 0(t0)
+	ori t1, 1
+	sw t1, 0(t0)
+	.endm
+
+	.text
+
+LEAF(startup)
+	.set noreorder
+	.set mips32
+
+	.fill 0x10000
+
+	mtc0	zero, CP0_WATCHLO	# clear watch registers
+	mtc0	zero, CP0_WATCHHI
+	mtc0	zero, CP0_CAUSE		# clear before writing status register
+
+	mfc0	t0, CP0_STATUS
+	li	t1, 0x1000001f
+	or	t0, t1
+	xori	t0, 0x1f
+	mtc0	t0, CP0_STATUS
+	ehb
+
+	mtc0	zero, CP0_COUNT
+	mtc0	zero, CP0_COMPARE
+	ehb
+
+	la	t0, __reloc_label	# get linked address of label
+	bal	__reloc_label		# branch and link to label to
+	nop				# get actual address
+__reloc_label:
+	subu	t0, ra, t0		# get reloc_delta
+
+	/* Copy our code to the right place */
+	la	t1, _code_start		# get linked address of _code_start
+	la	t2, _code_end		# get linked address of _code_end
+
+	addu	t4, t2, t0		# calculate actual address of _code_end
+	lw	t5, 0(t4)		# get extra data size
+
+	add	t2, t5
+	add	t2, 4
+
+	add	t0, t1			# calculate actual address of _code_start
+
+__reloc_copy:
+	lw	t3, 0(t0)
+	sw	t3, 0(t1)
+	add	t1, 4
+	blt	t1, t2, __reloc_copy
+	add	t0, 4
+
+	/* flush cache */
+	la	t0, _code_start
+	la	t1, _code_end
+
+	li	t2, ~(CONFIG_CACHELINE_SIZE - 1)
+	and	t0, t2
+	and	t1, t2
+	li	t2, CONFIG_CACHELINE_SIZE
+
+	b	__flush_check
+	nop
+
+__flush_line:
+	cache	Hit_Writeback_Inv_D, 0(t0)
+	cache	Hit_Invalidate_I, 0(t0)
+	add	t0, t2
+
+__flush_check:
+	bne	t0, t1, __flush_line
+	nop
+
+	sync
+
+	la	t0, __reloc_back
+	j	t0
+	nop
+
+__reloc_back:
+	la	t0, _code_end
+	add	t0, 4
+
+	addu	t1, t0, t5
+
+	li	t2, KERNEL_ADDR
+
+__kernel_copy:
+	lw	t3, 0(t0)
+	sw	t3, 0(t2)
+	add	t0, 4
+	blt	t0, t1, __kernel_copy
+	add	t2, 4
+
+	/* flush cache */
+	li	t0, KERNEL_ADDR
+	addu	t1, t0, t5
+
+	add t1, CONFIG_CACHELINE_SIZE - 1
+	li	t2, ~(CONFIG_CACHELINE_SIZE - 1)
+	and	t0, t2
+	and	t1, t2
+	li	t2, CONFIG_CACHELINE_SIZE
+
+	b	__kernel_flush_check
+	nop
+
+__kernel_flush_line:
+	cache	Hit_Writeback_Inv_D, 0(t0)
+	cache	Hit_Invalidate_I, 0(t0)
+	add	t0, t2
+
+__kernel_flush_check:
+	bne	t0, t1, __kernel_flush_line
+	nop
+
+	sync
+
+	li	t0, KERNEL_ADDR
+	jr	t0
+	nop
+
+	.set reorder
+END(startup)
diff --git a/target/linux/generic/image/relocate/loader.lds b/target/linux/generic/image/relocate/loader.lds
new file mode 100644
index 0000000..98ca209
--- /dev/null
+++ b/target/linux/generic/image/relocate/loader.lds
@@ -0,0 +1,16 @@
+OUTPUT_ARCH(mips)
+SECTIONS {
+	.text : {
+		_code_start = .;
+		*(.text)
+		*(.text.*)
+		*(.rodata)
+		*(.rodata.*)
+		*(.data)
+		*(.data.*)
+	}
+
+	. = ALIGN(32);
+
+	_code_end = .;
+}
diff --git a/target/linux/generic/patches-3.18/000-keep_initrafs_the_default.patch b/target/linux/generic/patches-3.18/000-keep_initrafs_the_default.patch
new file mode 100644
index 0000000..d4164ca
--- /dev/null
+++ b/target/linux/generic/patches-3.18/000-keep_initrafs_the_default.patch
@@ -0,0 +1,25 @@
+Upstream changed the default rootfs to tmpfs when none has been passed
+to the kernel - this doesn't fit our purposes, so change it back.
+
+Signed-off-by: Imre Kaloz <kaloz@openwrt.org>
+
+--- a/init/do_mounts.c
++++ b/init/do_mounts.c
+@@ -623,6 +623,7 @@ int __init init_rootfs(void)
+ 	if (err)
+ 		return err;
+ 
++#if 0
+ 	if (IS_ENABLED(CONFIG_TMPFS) && !saved_root_name[0] &&
+ 		(!root_fs_names || strstr(root_fs_names, "tmpfs"))) {
+ 		err = shmem_init();
+@@ -630,6 +631,9 @@ int __init init_rootfs(void)
+ 	} else {
+ 		err = init_ramfs_fs();
+ 	}
++#else
++	err = init_ramfs_fs();
++#endif
+ 
+ 	if (err)
+ 		unregister_filesystem(&rootfs_fs_type);
diff --git a/target/linux/generic/patches-3.18/020-ssb_update.patch b/target/linux/generic/patches-3.18/020-ssb_update.patch
new file mode 100644
index 0000000..f94d160
--- /dev/null
+++ b/target/linux/generic/patches-3.18/020-ssb_update.patch
@@ -0,0 +1,134 @@
+--- a/drivers/ssb/pcihost_wrapper.c
++++ b/drivers/ssb/pcihost_wrapper.c
+@@ -11,15 +11,17 @@
+  * Licensed under the GNU/GPL. See COPYING for details.
+  */
+ 
++#include <linux/pm.h>
+ #include <linux/pci.h>
+ #include <linux/export.h>
+ #include <linux/slab.h>
+ #include <linux/ssb/ssb.h>
+ 
+ 
+-#ifdef CONFIG_PM
+-static int ssb_pcihost_suspend(struct pci_dev *dev, pm_message_t state)
++#ifdef CONFIG_PM_SLEEP
++static int ssb_pcihost_suspend(struct device *d)
+ {
++	struct pci_dev *dev = to_pci_dev(d);
+ 	struct ssb_bus *ssb = pci_get_drvdata(dev);
+ 	int err;
+ 
+@@ -28,17 +30,23 @@ static int ssb_pcihost_suspend(struct pc
+ 		return err;
+ 	pci_save_state(dev);
+ 	pci_disable_device(dev);
+-	pci_set_power_state(dev, pci_choose_state(dev, state));
++
++	/* if there is a wakeup enabled child device on ssb bus,
++	   enable pci wakeup posibility. */
++	device_set_wakeup_enable(d, d->power.wakeup_path);
++
++	pci_prepare_to_sleep(dev);
+ 
+ 	return 0;
+ }
+ 
+-static int ssb_pcihost_resume(struct pci_dev *dev)
++static int ssb_pcihost_resume(struct device *d)
+ {
++	struct pci_dev *dev = to_pci_dev(d);
+ 	struct ssb_bus *ssb = pci_get_drvdata(dev);
+ 	int err;
+ 
+-	pci_set_power_state(dev, PCI_D0);
++	pci_back_from_sleep(dev);
+ 	err = pci_enable_device(dev);
+ 	if (err)
+ 		return err;
+@@ -49,10 +57,12 @@ static int ssb_pcihost_resume(struct pci
+ 
+ 	return 0;
+ }
+-#else /* CONFIG_PM */
+-# define ssb_pcihost_suspend	NULL
+-# define ssb_pcihost_resume	NULL
+-#endif /* CONFIG_PM */
++
++static const struct dev_pm_ops ssb_pcihost_pm_ops = {
++	SET_SYSTEM_SLEEP_PM_OPS(ssb_pcihost_suspend, ssb_pcihost_resume)
++};
++
++#endif /* CONFIG_PM_SLEEP */
+ 
+ static int ssb_pcihost_probe(struct pci_dev *dev,
+ 			     const struct pci_device_id *id)
+@@ -115,8 +125,9 @@ int ssb_pcihost_register(struct pci_driv
+ {
+ 	driver->probe = ssb_pcihost_probe;
+ 	driver->remove = ssb_pcihost_remove;
+-	driver->suspend = ssb_pcihost_suspend;
+-	driver->resume = ssb_pcihost_resume;
++#ifdef CONFIG_PM_SLEEP
++	driver->driver.pm = &ssb_pcihost_pm_ops;
++#endif
+ 
+ 	return pci_register_driver(driver);
+ }
+--- a/drivers/ssb/driver_pcicore.c
++++ b/drivers/ssb/driver_pcicore.c
+@@ -357,6 +357,16 @@ static void ssb_pcicore_init_hostmode(st
+ 	pcicore_write32(pc, SSB_PCICORE_SBTOPCI2,
+ 			SSB_PCICORE_SBTOPCI_MEM | SSB_PCI_DMA);
+ 
++	/*
++	 * Accessing PCI config without a proper delay after devices reset (not
++	 * GPIO reset) was causing reboots on WRT300N v1.0 (BCM4704).
++	 * Tested delay 850 us lowered reboot chance to 50-80%, 1000 us fixed it
++	 * completely. Flushing all writes was also tested but with no luck.
++	 * The same problem was reported for WRT350N v1 (BCM4705), so we just
++	 * sleep here unconditionally.
++	 */
++	usleep_range(1000, 2000);
++
+ 	/* Enable PCI bridge BAR0 prefetch and burst */
+ 	val = PCI_COMMAND_MASTER | PCI_COMMAND_MEMORY;
+ 	ssb_extpci_write_config(pc, 0, 0, 0, PCI_COMMAND, &val, 2);
+--- a/drivers/ssb/main.c
++++ b/drivers/ssb/main.c
+@@ -90,25 +90,6 @@ found:
+ }
+ #endif /* CONFIG_SSB_PCMCIAHOST */
+ 
+-#ifdef CONFIG_SSB_SDIOHOST
+-struct ssb_bus *ssb_sdio_func_to_bus(struct sdio_func *func)
+-{
+-	struct ssb_bus *bus;
+-
+-	ssb_buses_lock();
+-	list_for_each_entry(bus, &buses, list) {
+-		if (bus->bustype == SSB_BUSTYPE_SDIO &&
+-		    bus->host_sdio == func)
+-			goto found;
+-	}
+-	bus = NULL;
+-found:
+-	ssb_buses_unlock();
+-
+-	return bus;
+-}
+-#endif /* CONFIG_SSB_SDIOHOST */
+-
+ int ssb_for_each_bus_call(unsigned long data,
+ 			  int (*func)(struct ssb_bus *bus, unsigned long data))
+ {
+@@ -1154,6 +1135,8 @@ static u32 ssb_tmslow_reject_bitmask(str
+ 	case SSB_IDLOW_SSBREV_25:     /* TODO - find the proper REJECT bit */
+ 	case SSB_IDLOW_SSBREV_27:     /* same here */
+ 		return SSB_TMSLOW_REJECT;	/* this is a guess */
++	case SSB_IDLOW_SSBREV:
++		break;
+ 	default:
+ 		WARN(1, KERN_INFO "ssb: Backplane Revision 0x%.8X\n", rev);
+ 	}
diff --git a/target/linux/generic/patches-3.18/021-ssb_sprom.patch b/target/linux/generic/patches-3.18/021-ssb_sprom.patch
new file mode 100644
index 0000000..52d8080
--- /dev/null
+++ b/target/linux/generic/patches-3.18/021-ssb_sprom.patch
@@ -0,0 +1,32 @@
+--- a/include/linux/ssb/ssb.h
++++ b/include/linux/ssb/ssb.h
+@@ -29,10 +29,13 @@ struct ssb_sprom {
+ 	u8 il0mac[6] __aligned(sizeof(u16));	/* MAC address for 802.11b/g */
+ 	u8 et0mac[6] __aligned(sizeof(u16));	/* MAC address for Ethernet */
+ 	u8 et1mac[6] __aligned(sizeof(u16));	/* MAC address for 802.11a */
++	u8 et2mac[6] __aligned(sizeof(u16));	/* MAC address for extra Ethernet */
+ 	u8 et0phyaddr;		/* MII address for enet0 */
+ 	u8 et1phyaddr;		/* MII address for enet1 */
++	u8 et2phyaddr;		/* MII address for enet2 */
+ 	u8 et0mdcport;		/* MDIO for enet0 */
+ 	u8 et1mdcport;		/* MDIO for enet1 */
++	u8 et2mdcport;		/* MDIO for enet2 */
+ 	u16 dev_id;		/* Device ID overriding e.g. PCI ID */
+ 	u16 board_rev;		/* Board revision number from SPROM. */
+ 	u16 board_num;		/* Board number from SPROM. */
+@@ -88,11 +91,14 @@ struct ssb_sprom {
+ 	u32 ofdm5glpo;		/* 5.2GHz OFDM power offset */
+ 	u32 ofdm5gpo;		/* 5.3GHz OFDM power offset */
+ 	u32 ofdm5ghpo;		/* 5.8GHz OFDM power offset */
++	u32 boardflags;
++	u32 boardflags2;
++	u32 boardflags3;
++	/* TODO: Switch all drivers to new u32 fields and drop below ones */
+ 	u16 boardflags_lo;	/* Board flags (bits 0-15) */
+ 	u16 boardflags_hi;	/* Board flags (bits 16-31) */
+ 	u16 boardflags2_lo;	/* Board flags (bits 32-47) */
+ 	u16 boardflags2_hi;	/* Board flags (bits 48-63) */
+-	/* TODO store board flags in a single u64 */
+ 
+ 	struct ssb_sprom_core_pwr_info core_pwr_info[4];
+ 
diff --git a/target/linux/generic/patches-3.18/025-bcma_backport.patch b/target/linux/generic/patches-3.18/025-bcma_backport.patch
new file mode 100644
index 0000000..ca24e86
--- /dev/null
+++ b/target/linux/generic/patches-3.18/025-bcma_backport.patch
@@ -0,0 +1,286 @@
+--- a/drivers/bcma/bcma_private.h
++++ b/drivers/bcma/bcma_private.h
+@@ -24,6 +24,7 @@ struct bcma_bus;
+ /* main.c */
+ bool bcma_wait_value(struct bcma_device *core, u16 reg, u32 mask, u32 value,
+ 		     int timeout);
++void bcma_prepare_core(struct bcma_bus *bus, struct bcma_device *core);
+ int bcma_bus_register(struct bcma_bus *bus);
+ void bcma_bus_unregister(struct bcma_bus *bus);
+ int __init bcma_bus_early_register(struct bcma_bus *bus,
+--- a/drivers/bcma/driver_chipcommon.c
++++ b/drivers/bcma/driver_chipcommon.c
+@@ -339,7 +339,7 @@ void bcma_chipco_serial_init(struct bcma
+ 		return;
+ 	}
+ 
+-	irq = bcma_core_irq(cc->core);
++	irq = bcma_core_irq(cc->core, 0);
+ 
+ 	/* Determine the registers of the UARTs */
+ 	cc->nr_serial_ports = (cc->capabilities & BCMA_CC_CAP_NRUART);
+--- a/drivers/bcma/driver_gpio.c
++++ b/drivers/bcma/driver_gpio.c
+@@ -152,7 +152,7 @@ static int bcma_gpio_irq_domain_init(str
+ 					 handle_simple_irq);
+ 	}
+ 
+-	hwirq = bcma_core_irq(cc->core);
++	hwirq = bcma_core_irq(cc->core, 0);
+ 	err = request_irq(hwirq, bcma_gpio_irq_handler, IRQF_SHARED, "gpio",
+ 			  cc);
+ 	if (err)
+@@ -183,7 +183,7 @@ static void bcma_gpio_irq_domain_exit(st
+ 		return;
+ 
+ 	bcma_cc_mask32(cc, BCMA_CC_IRQMASK, ~BCMA_CC_IRQ_GPIO);
+-	free_irq(bcma_core_irq(cc->core), cc);
++	free_irq(bcma_core_irq(cc->core, 0), cc);
+ 	for (gpio = 0; gpio < chip->ngpio; gpio++) {
+ 		int irq = irq_find_mapping(cc->irq_domain, gpio);
+ 
+--- a/drivers/bcma/driver_mips.c
++++ b/drivers/bcma/driver_mips.c
+@@ -115,7 +115,7 @@ static u32 bcma_core_mips_irqflag(struct
+  * If disabled, 5 is returned.
+  * If not supported, 6 is returned.
+  */
+-static unsigned int bcma_core_mips_irq(struct bcma_device *dev)
++unsigned int bcma_core_mips_irq(struct bcma_device *dev)
+ {
+ 	struct bcma_device *mdev = dev->bus->drv_mips.core;
+ 	u32 irqflag;
+@@ -133,13 +133,6 @@ static unsigned int bcma_core_mips_irq(s
+ 	return 5;
+ }
+ 
+-unsigned int bcma_core_irq(struct bcma_device *dev)
+-{
+-	unsigned int mips_irq = bcma_core_mips_irq(dev);
+-	return mips_irq <= 4 ? mips_irq + 2 : 0;
+-}
+-EXPORT_SYMBOL(bcma_core_irq);
+-
+ static void bcma_core_mips_set_irq(struct bcma_device *dev, unsigned int irq)
+ {
+ 	unsigned int oldirq = bcma_core_mips_irq(dev);
+@@ -423,7 +416,7 @@ void bcma_core_mips_init(struct bcma_drv
+ 		break;
+ 	default:
+ 		list_for_each_entry(core, &bus->cores, list) {
+-			core->irq = bcma_core_irq(core);
++			core->irq = bcma_core_irq(core, 0);
+ 		}
+ 		bcma_err(bus,
+ 			 "Unknown device (0x%x) found, can not configure IRQs\n",
+--- a/drivers/bcma/driver_pci_host.c
++++ b/drivers/bcma/driver_pci_host.c
+@@ -593,7 +593,7 @@ int bcma_core_pci_plat_dev_init(struct p
+ 	pr_info("PCI: Fixing up device %s\n", pci_name(dev));
+ 
+ 	/* Fix up interrupt lines */
+-	dev->irq = bcma_core_irq(pc_host->pdev->core);
++	dev->irq = bcma_core_irq(pc_host->pdev->core, 0);
+ 	pci_write_config_byte(dev, PCI_INTERRUPT_LINE, dev->irq);
+ 
+ 	readrq = pcie_get_readrq(dev);
+@@ -617,6 +617,6 @@ int bcma_core_pci_pcibios_map_irq(const
+ 
+ 	pc_host = container_of(dev->bus->ops, struct bcma_drv_pci_host,
+ 			       pci_ops);
+-	return bcma_core_irq(pc_host->pdev->core);
++	return bcma_core_irq(pc_host->pdev->core, 0);
+ }
+ EXPORT_SYMBOL(bcma_core_pci_pcibios_map_irq);
+--- a/drivers/bcma/main.c
++++ b/drivers/bcma/main.c
+@@ -11,6 +11,7 @@
+ #include <linux/bcma/bcma.h>
+ #include <linux/slab.h>
+ #include <linux/of_address.h>
++#include <linux/of_irq.h>
+ 
+ MODULE_DESCRIPTION("Broadcom's specific AMBA driver");
+ MODULE_LICENSE("GPL");
+@@ -153,6 +154,46 @@ static struct device_node *bcma_of_find_
+ 	return NULL;
+ }
+ 
++static int bcma_of_irq_parse(struct platform_device *parent,
++			     struct bcma_device *core,
++			     struct of_phandle_args *out_irq, int num)
++{
++	__be32 laddr[1];
++	int rc;
++
++	if (core->dev.of_node) {
++		rc = of_irq_parse_one(core->dev.of_node, num, out_irq);
++		if (!rc)
++			return rc;
++	}
++
++	out_irq->np = parent->dev.of_node;
++	out_irq->args_count = 1;
++	out_irq->args[0] = num;
++
++	laddr[0] = cpu_to_be32(core->addr);
++	return of_irq_parse_raw(laddr, out_irq);
++}
++
++static unsigned int bcma_of_get_irq(struct platform_device *parent,
++				    struct bcma_device *core, int num)
++{
++	struct of_phandle_args out_irq;
++	int ret;
++
++	if (!parent || !parent->dev.of_node)
++		return 0;
++
++	ret = bcma_of_irq_parse(parent, core, &out_irq, num);
++	if (ret) {
++		bcma_debug(core->bus, "bcma_of_get_irq() failed with rc=%d\n",
++			   ret);
++		return 0;
++	}
++
++	return irq_create_of_mapping(&out_irq);
++}
++
+ static void bcma_of_fill_device(struct platform_device *parent,
+ 				struct bcma_device *core)
+ {
+@@ -161,18 +202,47 @@ static void bcma_of_fill_device(struct p
+ 	node = bcma_of_find_child_device(parent, core);
+ 	if (node)
+ 		core->dev.of_node = node;
++
++	core->irq = bcma_of_get_irq(parent, core, 0);
+ }
+ #else
+ static void bcma_of_fill_device(struct platform_device *parent,
+ 				struct bcma_device *core)
+ {
+ }
++static inline unsigned int bcma_of_get_irq(struct platform_device *parent,
++					   struct bcma_device *core, int num)
++{
++	return 0;
++}
+ #endif /* CONFIG_OF */
+ 
+-static void bcma_register_core(struct bcma_bus *bus, struct bcma_device *core)
++unsigned int bcma_core_irq(struct bcma_device *core, int num)
+ {
+-	int err;
++	struct bcma_bus *bus = core->bus;
++	unsigned int mips_irq;
++
++	switch (bus->hosttype) {
++	case BCMA_HOSTTYPE_PCI:
++		return bus->host_pci->irq;
++	case BCMA_HOSTTYPE_SOC:
++		if (bus->drv_mips.core && num == 0) {
++			mips_irq = bcma_core_mips_irq(core);
++			return mips_irq <= 4 ? mips_irq + 2 : 0;
++		}
++		if (bus->host_pdev)
++			return bcma_of_get_irq(bus->host_pdev, core, num);
++		return 0;
++	case BCMA_HOSTTYPE_SDIO:
++		return 0;
++	}
+ 
++	return 0;
++}
++EXPORT_SYMBOL(bcma_core_irq);
++
++void bcma_prepare_core(struct bcma_bus *bus, struct bcma_device *core)
++{
+ 	core->dev.release = bcma_release_core_dev;
+ 	core->dev.bus = &bcma_bus_type;
+ 	dev_set_name(&core->dev, "bcma%d:%d", bus->num, core->core_index);
+@@ -196,6 +266,11 @@ static void bcma_register_core(struct bc
+ 	case BCMA_HOSTTYPE_SDIO:
+ 		break;
+ 	}
++}
++
++static void bcma_register_core(struct bcma_bus *bus, struct bcma_device *core)
++{
++	int err;
+ 
+ 	err = device_register(&core->dev);
+ 	if (err) {
+--- a/drivers/bcma/scan.c
++++ b/drivers/bcma/scan.c
+@@ -505,6 +505,7 @@ int bcma_bus_scan(struct bcma_bus *bus)
+ 		bus->nr_cores++;
+ 		other_core = bcma_find_core_reverse(bus, core->id.id);
+ 		core->core_unit = (other_core == NULL) ? 0 : other_core->core_unit + 1;
++		bcma_prepare_core(bus, core);
+ 
+ 		bcma_info(bus, "Core %d found: %s (manuf 0x%03X, id 0x%03X, rev 0x%02X, class 0x%X)\n",
+ 			  core->core_index, bcma_device_name(&core->id),
+--- a/include/linux/bcma/bcma.h
++++ b/include/linux/bcma/bcma.h
+@@ -447,4 +447,6 @@ extern u32 bcma_chipco_pll_read(struct b
+ #define  BCMA_DMA_TRANSLATION_DMA64_CMT	0x80000000 /* Client Mode Translation for 64-bit DMA */
+ extern u32 bcma_core_dma_translation(struct bcma_device *core);
+ 
++extern unsigned int bcma_core_irq(struct bcma_device *core, int num);
++
+ #endif /* LINUX_BCMA_H_ */
+--- a/include/linux/bcma/bcma_driver_mips.h
++++ b/include/linux/bcma/bcma_driver_mips.h
+@@ -43,12 +43,12 @@ struct bcma_drv_mips {
+ extern void bcma_core_mips_init(struct bcma_drv_mips *mcore);
+ extern void bcma_core_mips_early_init(struct bcma_drv_mips *mcore);
+ 
+-extern unsigned int bcma_core_irq(struct bcma_device *core);
++extern unsigned int bcma_core_mips_irq(struct bcma_device *dev);
+ #else
+ static inline void bcma_core_mips_init(struct bcma_drv_mips *mcore) { }
+ static inline void bcma_core_mips_early_init(struct bcma_drv_mips *mcore) { }
+ 
+-static inline unsigned int bcma_core_irq(struct bcma_device *core)
++static inline unsigned int bcma_core_mips_irq(struct bcma_device *dev)
+ {
+ 	return 0;
+ }
+--- a/Documentation/devicetree/bindings/bus/bcma.txt
++++ b/Documentation/devicetree/bindings/bus/bcma.txt
+@@ -8,6 +8,11 @@ Required properties:
+ 
+ The cores on the AXI bus are automatically detected by bcma with the
+ memory ranges they are using and they get registered afterwards.
++Automatic detection of the IRQ number is not working on
++BCM47xx/BCM53xx ARM SoCs. To assign IRQ numbers to the cores, provide
++them manually through device tree. Use an interrupt-map to specify the
++IRQ used by the devices on the bus. The first address is just an index,
++because we do not have any special register.
+ 
+ The top-level axi bus may contain children representing attached cores
+ (devices). This is needed since some hardware details can't be auto
+@@ -22,6 +27,22 @@ Example:
+ 		ranges = <0x00000000 0x18000000 0x00100000>;
+ 		#address-cells = <1>;
+ 		#size-cells = <1>;
++		#interrupt-cells = <1>;
++		interrupt-map-mask = <0x000fffff 0xffff>;
++		interrupt-map =
++			/* Ethernet Controller 0 */
++			<0x00024000 0 &gic GIC_SPI 147 IRQ_TYPE_LEVEL_HIGH>,
++
++			/* Ethernet Controller 1 */
++			<0x00025000 0 &gic GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH>;
++
++			/* PCIe Controller 0 */
++			<0x00012000 0 &gic GIC_SPI 126 IRQ_TYPE_LEVEL_HIGH>,
++			<0x00012000 1 &gic GIC_SPI 127 IRQ_TYPE_LEVEL_HIGH>,
++			<0x00012000 2 &gic GIC_SPI 128 IRQ_TYPE_LEVEL_HIGH>,
++			<0x00012000 3 &gic GIC_SPI 129 IRQ_TYPE_LEVEL_HIGH>,
++			<0x00012000 4 &gic GIC_SPI 130 IRQ_TYPE_LEVEL_HIGH>,
++			<0x00012000 5 &gic GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH>;
+ 
+ 		chipcommon {
+ 			reg = <0x00000000 0x1000>;
diff --git a/target/linux/generic/patches-3.18/026-bcma-from-3.20.patch b/target/linux/generic/patches-3.18/026-bcma-from-3.20.patch
new file mode 100644
index 0000000..17c06b0
--- /dev/null
+++ b/target/linux/generic/patches-3.18/026-bcma-from-3.20.patch
@@ -0,0 +1,527 @@
+--- a/drivers/bcma/bcma_private.h
++++ b/drivers/bcma/bcma_private.h
+@@ -25,22 +25,18 @@ struct bcma_bus;
+ bool bcma_wait_value(struct bcma_device *core, u16 reg, u32 mask, u32 value,
+ 		     int timeout);
+ void bcma_prepare_core(struct bcma_bus *bus, struct bcma_device *core);
++void bcma_init_bus(struct bcma_bus *bus);
+ int bcma_bus_register(struct bcma_bus *bus);
+ void bcma_bus_unregister(struct bcma_bus *bus);
+-int __init bcma_bus_early_register(struct bcma_bus *bus,
+-				   struct bcma_device *core_cc,
+-				   struct bcma_device *core_mips);
++int __init bcma_bus_early_register(struct bcma_bus *bus);
+ #ifdef CONFIG_PM
+ int bcma_bus_suspend(struct bcma_bus *bus);
+ int bcma_bus_resume(struct bcma_bus *bus);
+ #endif
+ 
+ /* scan.c */
++void bcma_detect_chip(struct bcma_bus *bus);
+ int bcma_bus_scan(struct bcma_bus *bus);
+-int __init bcma_bus_scan_early(struct bcma_bus *bus,
+-			       struct bcma_device_id *match,
+-			       struct bcma_device *core);
+-void bcma_init_bus(struct bcma_bus *bus);
+ 
+ /* sprom.c */
+ int bcma_sprom_get(struct bcma_bus *bus);
+@@ -111,6 +107,14 @@ extern int bcma_chipco_watchdog_register
+ #ifdef CONFIG_BCMA_DRIVER_PCI_HOSTMODE
+ bool bcma_core_pci_is_in_hostmode(struct bcma_drv_pci *pc);
+ void bcma_core_pci_hostmode_init(struct bcma_drv_pci *pc);
++#else
++static inline bool bcma_core_pci_is_in_hostmode(struct bcma_drv_pci *pc)
++{
++	return false;
++}
++static inline void bcma_core_pci_hostmode_init(struct bcma_drv_pci *pc)
++{
++}
+ #endif /* CONFIG_BCMA_DRIVER_PCI_HOSTMODE */
+ 
+ #ifdef CONFIG_BCMA_DRIVER_GPIO
+--- a/drivers/bcma/driver_chipcommon.c
++++ b/drivers/bcma/driver_chipcommon.c
+@@ -79,7 +79,9 @@ static int bcma_chipco_watchdog_ticks_pe
+ 
+ 	if (cc->capabilities & BCMA_CC_CAP_PMU) {
+ 		if (bus->chipinfo.id == BCMA_CHIP_ID_BCM4706)
+-			/* 4706 CC and PMU watchdogs are clocked at 1/4 of ALP clock */
++			/* 4706 CC and PMU watchdogs are clocked at 1/4 of ALP
++			 * clock
++			 */
+ 			return bcma_chipco_get_alp_clock(cc) / 4000;
+ 		else
+ 			/* based on 32KHz ILP clock */
+@@ -97,7 +99,8 @@ int bcma_chipco_watchdog_register(struct
+ 	wdt.driver_data = cc;
+ 	wdt.timer_set = bcma_chipco_watchdog_timer_set_wdt;
+ 	wdt.timer_set_ms = bcma_chipco_watchdog_timer_set_ms_wdt;
+-	wdt.max_timer_ms = bcma_chipco_watchdog_get_max_timer(cc) / cc->ticks_per_ms;
++	wdt.max_timer_ms =
++		bcma_chipco_watchdog_get_max_timer(cc) / cc->ticks_per_ms;
+ 
+ 	pdev = platform_device_register_data(NULL, "bcm47xx-wdt",
+ 					     cc->core->bus->num, &wdt,
+@@ -175,7 +178,6 @@ void bcma_core_chipcommon_init(struct bc
+ u32 bcma_chipco_watchdog_timer_set(struct bcma_drv_cc *cc, u32 ticks)
+ {
+ 	u32 maxt;
+-	enum bcma_clkmode clkmode;
+ 
+ 	maxt = bcma_chipco_watchdog_get_max_timer(cc);
+ 	if (cc->capabilities & BCMA_CC_CAP_PMU) {
+@@ -185,8 +187,13 @@ u32 bcma_chipco_watchdog_timer_set(struc
+ 			ticks = maxt;
+ 		bcma_cc_write32(cc, BCMA_CC_PMU_WATCHDOG, ticks);
+ 	} else {
+-		clkmode = ticks ? BCMA_CLKMODE_FAST : BCMA_CLKMODE_DYNAMIC;
+-		bcma_core_set_clockmode(cc->core, clkmode);
++		struct bcma_bus *bus = cc->core->bus;
++
++		if (bus->chipinfo.id != BCMA_CHIP_ID_BCM4707 &&
++		    bus->chipinfo.id != BCMA_CHIP_ID_BCM53018)
++			bcma_core_set_clockmode(cc->core,
++						ticks ? BCMA_CLKMODE_FAST : BCMA_CLKMODE_DYNAMIC);
++
+ 		if (ticks > maxt)
+ 			ticks = maxt;
+ 		/* instant NMI */
+@@ -335,7 +342,8 @@ void bcma_chipco_serial_init(struct bcma
+ 				       | BCMA_CC_CORECTL_UARTCLKEN);
+ 		}
+ 	} else {
+-		bcma_err(cc->core->bus, "serial not supported on this device ccrev: 0x%x\n", ccrev);
++		bcma_err(cc->core->bus, "serial not supported on this device ccrev: 0x%x\n",
++			 ccrev);
+ 		return;
+ 	}
+ 
+--- a/drivers/bcma/driver_pci.c
++++ b/drivers/bcma/driver_pci.c
+@@ -145,6 +145,47 @@ static u16 bcma_pcie_mdio_writeread(stru
+ }
+ 
+ /**************************************************
++ * Early init.
++ **************************************************/
++
++static void bcma_core_pci_fixcfg(struct bcma_drv_pci *pc)
++{
++	struct bcma_device *core = pc->core;
++	u16 val16, core_index;
++	uint regoff;
++
++	regoff = BCMA_CORE_PCI_SPROM(BCMA_CORE_PCI_SPROM_PI_OFFSET);
++	core_index = (u16)core->core_index;
++
++	val16 = pcicore_read16(pc, regoff);
++	if (((val16 & BCMA_CORE_PCI_SPROM_PI_MASK) >> BCMA_CORE_PCI_SPROM_PI_SHIFT)
++	     != core_index) {
++		val16 = (core_index << BCMA_CORE_PCI_SPROM_PI_SHIFT) |
++			(val16 & ~BCMA_CORE_PCI_SPROM_PI_MASK);
++		pcicore_write16(pc, regoff, val16);
++	}
++}
++
++/*
++ * Apply some early fixes required before accessing SPROM.
++ * See also si_pci_fixcfg.
++ */
++void bcma_core_pci_early_init(struct bcma_drv_pci *pc)
++{
++	if (pc->early_setup_done)
++		return;
++
++	pc->hostmode = bcma_core_pci_is_in_hostmode(pc);
++	if (pc->hostmode)
++		goto out;
++
++	bcma_core_pci_fixcfg(pc);
++
++out:
++	pc->early_setup_done = true;
++}
++
++/**************************************************
+  * Workarounds.
+  **************************************************/
+ 
+@@ -175,24 +216,6 @@ static void bcma_pcicore_serdes_workarou
+ 		                     tmp & ~BCMA_CORE_PCI_PLL_CTRL_FREQDET_EN);
+ }
+ 
+-static void bcma_core_pci_fixcfg(struct bcma_drv_pci *pc)
+-{
+-	struct bcma_device *core = pc->core;
+-	u16 val16, core_index;
+-	uint regoff;
+-
+-	regoff = BCMA_CORE_PCI_SPROM(BCMA_CORE_PCI_SPROM_PI_OFFSET);
+-	core_index = (u16)core->core_index;
+-
+-	val16 = pcicore_read16(pc, regoff);
+-	if (((val16 & BCMA_CORE_PCI_SPROM_PI_MASK) >> BCMA_CORE_PCI_SPROM_PI_SHIFT)
+-	     != core_index) {
+-		val16 = (core_index << BCMA_CORE_PCI_SPROM_PI_SHIFT) |
+-			(val16 & ~BCMA_CORE_PCI_SPROM_PI_MASK);
+-		pcicore_write16(pc, regoff, val16);
+-	}
+-}
+-
+ /* Fix MISC config to allow coming out of L2/L3-Ready state w/o PRST */
+ /* Needs to happen when coming out of 'standby'/'hibernate' */
+ static void bcma_core_pci_config_fixup(struct bcma_drv_pci *pc)
+@@ -216,7 +239,6 @@ static void bcma_core_pci_config_fixup(s
+ 
+ static void bcma_core_pci_clientmode_init(struct bcma_drv_pci *pc)
+ {
+-	bcma_core_pci_fixcfg(pc);
+ 	bcma_pcicore_serdes_workaround(pc);
+ 	bcma_core_pci_config_fixup(pc);
+ }
+@@ -226,13 +248,11 @@ void bcma_core_pci_init(struct bcma_drv_
+ 	if (pc->setup_done)
+ 		return;
+ 
+-#ifdef CONFIG_BCMA_DRIVER_PCI_HOSTMODE
+-	pc->hostmode = bcma_core_pci_is_in_hostmode(pc);
++	bcma_core_pci_early_init(pc);
++
+ 	if (pc->hostmode)
+ 		bcma_core_pci_hostmode_init(pc);
+-#endif /* CONFIG_BCMA_DRIVER_PCI_HOSTMODE */
+-
+-	if (!pc->hostmode)
++	else
+ 		bcma_core_pci_clientmode_init(pc);
+ }
+ 
+--- a/drivers/bcma/host_pci.c
++++ b/drivers/bcma/host_pci.c
+@@ -13,10 +13,12 @@
+ 
+ static void bcma_host_pci_switch_core(struct bcma_device *core)
+ {
++	int win2 = core->bus->host_is_pcie2 ?
++		BCMA_PCIE2_BAR0_WIN2 : BCMA_PCI_BAR0_WIN2;
++
+ 	pci_write_config_dword(core->bus->host_pci, BCMA_PCI_BAR0_WIN,
+ 			       core->addr);
+-	pci_write_config_dword(core->bus->host_pci, BCMA_PCI_BAR0_WIN2,
+-			       core->wrap);
++	pci_write_config_dword(core->bus->host_pci, win2, core->wrap);
+ 	core->bus->mapped_core = core;
+ 	bcma_debug(core->bus, "Switched to core: 0x%X\n", core->id.id);
+ }
+--- a/drivers/bcma/host_soc.c
++++ b/drivers/bcma/host_soc.c
+@@ -193,7 +193,7 @@ int __init bcma_host_soc_init(struct bcm
+ 	int err;
+ 
+ 	/* Scan bus and initialize it */
+-	err = bcma_bus_early_register(bus, &soc->core_cc, &soc->core_mips);
++	err = bcma_bus_early_register(bus);
+ 	if (err)
+ 		iounmap(bus->mmio);
+ 
+--- a/drivers/bcma/main.c
++++ b/drivers/bcma/main.c
+@@ -268,6 +268,18 @@ void bcma_prepare_core(struct bcma_bus *
+ 	}
+ }
+ 
++void bcma_init_bus(struct bcma_bus *bus)
++{
++	mutex_lock(&bcma_buses_mutex);
++	bus->num = bcma_bus_next_num++;
++	mutex_unlock(&bcma_buses_mutex);
++
++	INIT_LIST_HEAD(&bus->cores);
++	bus->nr_cores = 0;
++
++	bcma_detect_chip(bus);
++}
++
+ static void bcma_register_core(struct bcma_bus *bus, struct bcma_device *core)
+ {
+ 	int err;
+@@ -356,12 +368,19 @@ static void bcma_unregister_cores(struct
+ 	struct bcma_device *core, *tmp;
+ 
+ 	list_for_each_entry_safe(core, tmp, &bus->cores, list) {
++		if (!core->dev_registered)
++			continue;
+ 		list_del(&core->list);
+-		if (core->dev_registered)
+-			device_unregister(&core->dev);
++		device_unregister(&core->dev);
+ 	}
+ 	if (bus->hosttype == BCMA_HOSTTYPE_SOC)
+ 		platform_device_unregister(bus->drv_cc.watchdog);
++
++	/* Now noone uses internally-handled cores, we can free them */
++	list_for_each_entry_safe(core, tmp, &bus->cores, list) {
++		list_del(&core->list);
++		kfree(core);
++	}
+ }
+ 
+ int bcma_bus_register(struct bcma_bus *bus)
+@@ -369,10 +388,6 @@ int bcma_bus_register(struct bcma_bus *b
+ 	int err;
+ 	struct bcma_device *core;
+ 
+-	mutex_lock(&bcma_buses_mutex);
+-	bus->num = bcma_bus_next_num++;
+-	mutex_unlock(&bcma_buses_mutex);
+-
+ 	/* Scan for devices (cores) */
+ 	err = bcma_bus_scan(bus);
+ 	if (err) {
+@@ -387,6 +402,13 @@ int bcma_bus_register(struct bcma_bus *b
+ 		bcma_core_chipcommon_early_init(&bus->drv_cc);
+ 	}
+ 
++	/* Early init PCIE core */
++	core = bcma_find_core(bus, BCMA_CORE_PCIE);
++	if (core) {
++		bus->drv_pci[0].core = core;
++		bcma_core_pci_early_init(&bus->drv_pci[0]);
++	}
++
+ 	/* Cores providing flash access go before SPROM init */
+ 	list_for_each_entry(core, &bus->cores, list) {
+ 		if (bcma_is_core_needed_early(core->id.id))
+@@ -459,7 +481,6 @@ int bcma_bus_register(struct bcma_bus *b
+ 
+ void bcma_bus_unregister(struct bcma_bus *bus)
+ {
+-	struct bcma_device *cores[3];
+ 	int err;
+ 
+ 	err = bcma_gpio_unregister(&bus->drv_cc);
+@@ -470,46 +491,23 @@ void bcma_bus_unregister(struct bcma_bus
+ 
+ 	bcma_core_chipcommon_b_free(&bus->drv_cc_b);
+ 
+-	cores[0] = bcma_find_core(bus, BCMA_CORE_MIPS_74K);
+-	cores[1] = bcma_find_core(bus, BCMA_CORE_PCIE);
+-	cores[2] = bcma_find_core(bus, BCMA_CORE_4706_MAC_GBIT_COMMON);
+-
+ 	bcma_unregister_cores(bus);
+-
+-	kfree(cores[2]);
+-	kfree(cores[1]);
+-	kfree(cores[0]);
+ }
+ 
+-int __init bcma_bus_early_register(struct bcma_bus *bus,
+-				   struct bcma_device *core_cc,
+-				   struct bcma_device *core_mips)
++/*
++ * This is a special version of bus registration function designed for SoCs.
++ * It scans bus and performs basic initialization of main cores only.
++ * Please note it requires memory allocation, however it won't try to sleep.
++ */
++int __init bcma_bus_early_register(struct bcma_bus *bus)
+ {
+ 	int err;
+ 	struct bcma_device *core;
+-	struct bcma_device_id match;
+-
+-	match.manuf = BCMA_MANUF_BCM;
+-	match.id = bcma_cc_core_id(bus);
+-	match.class = BCMA_CL_SIM;
+-	match.rev = BCMA_ANY_REV;
+ 
+-	/* Scan for chip common core */
+-	err = bcma_bus_scan_early(bus, &match, core_cc);
+-	if (err) {
+-		bcma_err(bus, "Failed to scan for common core: %d\n", err);
+-		return -1;
+-	}
+-
+-	match.manuf = BCMA_MANUF_MIPS;
+-	match.id = BCMA_CORE_MIPS_74K;
+-	match.class = BCMA_CL_SIM;
+-	match.rev = BCMA_ANY_REV;
+-
+-	/* Scan for mips core */
+-	err = bcma_bus_scan_early(bus, &match, core_mips);
++	/* Scan for devices (cores) */
++	err = bcma_bus_scan(bus);
+ 	if (err) {
+-		bcma_err(bus, "Failed to scan for mips core: %d\n", err);
++		bcma_err(bus, "Failed to scan bus: %d\n", err);
+ 		return -1;
+ 	}
+ 
+--- a/drivers/bcma/scan.c
++++ b/drivers/bcma/scan.c
+@@ -435,15 +435,12 @@ static int bcma_get_next_core(struct bcm
+ 	return 0;
+ }
+ 
+-void bcma_init_bus(struct bcma_bus *bus)
++void bcma_detect_chip(struct bcma_bus *bus)
+ {
+ 	s32 tmp;
+ 	struct bcma_chipinfo *chipinfo = &(bus->chipinfo);
+ 	char chip_id[8];
+ 
+-	INIT_LIST_HEAD(&bus->cores);
+-	bus->nr_cores = 0;
+-
+ 	bcma_scan_switch_core(bus, BCMA_ADDR_BASE);
+ 
+ 	tmp = bcma_scan_read32(bus, 0, BCMA_CC_ID);
+@@ -464,6 +461,10 @@ int bcma_bus_scan(struct bcma_bus *bus)
+ 
+ 	int err, core_num = 0;
+ 
++	/* Skip if bus was already scanned (e.g. during early register) */
++	if (bus->nr_cores)
++		return 0;
++
+ 	erombase = bcma_scan_read32(bus, 0, BCMA_CC_EROM);
+ 	if (bus->hosttype == BCMA_HOSTTYPE_SOC) {
+ 		eromptr = ioremap_nocache(erombase, BCMA_CORE_SIZE);
+@@ -519,64 +520,6 @@ int bcma_bus_scan(struct bcma_bus *bus)
+ out:
+ 	if (bus->hosttype == BCMA_HOSTTYPE_SOC)
+ 		iounmap(eromptr);
+-
+-	return err;
+-}
+-
+-int __init bcma_bus_scan_early(struct bcma_bus *bus,
+-			       struct bcma_device_id *match,
+-			       struct bcma_device *core)
+-{
+-	u32 erombase;
+-	u32 __iomem *eromptr, *eromend;
+-
+-	int err = -ENODEV;
+-	int core_num = 0;
+-
+-	erombase = bcma_scan_read32(bus, 0, BCMA_CC_EROM);
+-	if (bus->hosttype == BCMA_HOSTTYPE_SOC) {
+-		eromptr = ioremap_nocache(erombase, BCMA_CORE_SIZE);
+-		if (!eromptr)
+-			return -ENOMEM;
+-	} else {
+-		eromptr = bus->mmio;
+-	}
+-
+-	eromend = eromptr + BCMA_CORE_SIZE / sizeof(u32);
+-
+-	bcma_scan_switch_core(bus, erombase);
+-
+-	while (eromptr < eromend) {
+-		memset(core, 0, sizeof(*core));
+-		INIT_LIST_HEAD(&core->list);
+-		core->bus = bus;
+-
+-		err = bcma_get_next_core(bus, &eromptr, match, core_num, core);
+-		if (err == -ENODEV) {
+-			core_num++;
+-			continue;
+-		} else if (err == -ENXIO)
+-			continue;
+-		else if (err == -ESPIPE)
+-			break;
+-		else if (err < 0)
+-			goto out;
+-
+-		core->core_index = core_num++;
+-		bus->nr_cores++;
+-		bcma_info(bus, "Core %d found: %s (manuf 0x%03X, id 0x%03X, rev 0x%02X, class 0x%X)\n",
+-			  core->core_index, bcma_device_name(&core->id),
+-			  core->id.manuf, core->id.id, core->id.rev,
+-			  core->id.class);
+-
+-		list_add_tail(&core->list, &bus->cores);
+-		err = 0;
+-		break;
+-	}
+-
+-out:
+-	if (bus->hosttype == BCMA_HOSTTYPE_SOC)
+-		iounmap(eromptr);
+ 
+ 	return err;
+ }
+--- a/drivers/bcma/sprom.c
++++ b/drivers/bcma/sprom.c
+@@ -579,7 +579,8 @@ int bcma_sprom_get(struct bcma_bus *bus)
+ 	u16 offset = BCMA_CC_SPROM;
+ 	u16 *sprom;
+ 	size_t sprom_sizes[] = { SSB_SPROMSIZE_WORDS_R4,
+-				 SSB_SPROMSIZE_WORDS_R10, };
++				 SSB_SPROMSIZE_WORDS_R10,
++				 SSB_SPROMSIZE_WORDS_R11, };
+ 	int i, err = 0;
+ 
+ 	if (!bus->drv_cc.core)
+--- a/include/linux/bcma/bcma.h
++++ b/include/linux/bcma/bcma.h
+@@ -318,6 +318,7 @@ struct bcma_bus {
+ 	const struct bcma_host_ops *ops;
+ 
+ 	enum bcma_hosttype hosttype;
++	bool host_is_pcie2; /* Used for BCMA_HOSTTYPE_PCI only */
+ 	union {
+ 		/* Pointer to the PCI bus (only for BCMA_HOSTTYPE_PCI) */
+ 		struct pci_dev *host_pci;
+--- a/include/linux/bcma/bcma_driver_pci.h
++++ b/include/linux/bcma/bcma_driver_pci.h
+@@ -223,6 +223,7 @@ struct bcma_drv_pci_host {
+ 
+ struct bcma_drv_pci {
+ 	struct bcma_device *core;
++	u8 early_setup_done:1;
+ 	u8 setup_done:1;
+ 	u8 hostmode:1;
+ 
+@@ -237,6 +238,7 @@ struct bcma_drv_pci {
+ #define pcicore_write16(pc, offset, val)	bcma_write16((pc)->core, offset, val)
+ #define pcicore_write32(pc, offset, val)	bcma_write32((pc)->core, offset, val)
+ 
++extern void bcma_core_pci_early_init(struct bcma_drv_pci *pc);
+ extern void bcma_core_pci_init(struct bcma_drv_pci *pc);
+ extern int bcma_core_pci_irq_ctl(struct bcma_drv_pci *pc,
+ 				 struct bcma_device *core, bool enable);
+--- a/include/linux/bcma/bcma_regs.h
++++ b/include/linux/bcma/bcma_regs.h
+@@ -64,6 +64,8 @@
+ #define  BCMA_PCI_GPIO_XTAL		0x40	/* PCI config space GPIO 14 for Xtal powerup */
+ #define  BCMA_PCI_GPIO_PLL		0x80	/* PCI config space GPIO 15 for PLL powerdown */
+ 
++#define BCMA_PCIE2_BAR0_WIN2		0x70
++
+ /* SiliconBackplane Address Map.
+  * All regions may not exist on all chips.
+  */
+--- a/include/linux/bcma/bcma_soc.h
++++ b/include/linux/bcma/bcma_soc.h
+@@ -5,8 +5,6 @@
+ 
+ struct bcma_soc {
+ 	struct bcma_bus bus;
+-	struct bcma_device core_cc;
+-	struct bcma_device core_mips;
+ };
+ 
+ int __init bcma_host_soc_register(struct bcma_soc *soc);
+--- a/include/linux/ssb/ssb_regs.h
++++ b/include/linux/ssb/ssb_regs.h
+@@ -173,6 +173,7 @@
+ #define SSB_SPROMSIZE_BYTES_R123	(SSB_SPROMSIZE_WORDS_R123 * sizeof(u16))
+ #define SSB_SPROMSIZE_BYTES_R4		(SSB_SPROMSIZE_WORDS_R4 * sizeof(u16))
+ #define SSB_SPROMSIZE_WORDS_R10		230
++#define SSB_SPROMSIZE_WORDS_R11		234
+ #define SSB_SPROM_BASE1			0x1000
+ #define SSB_SPROM_BASE31		0x0800
+ #define SSB_SPROM_REVISION		0x007E
diff --git a/target/linux/generic/patches-3.18/027-bcma-from-4.1.patch b/target/linux/generic/patches-3.18/027-bcma-from-4.1.patch
new file mode 100644
index 0000000..1d751a0
--- /dev/null
+++ b/target/linux/generic/patches-3.18/027-bcma-from-4.1.patch
@@ -0,0 +1,680 @@
+--- a/drivers/bcma/bcma_private.h
++++ b/drivers/bcma/bcma_private.h
+@@ -26,6 +26,7 @@ bool bcma_wait_value(struct bcma_device
+ 		     int timeout);
+ void bcma_prepare_core(struct bcma_bus *bus, struct bcma_device *core);
+ void bcma_init_bus(struct bcma_bus *bus);
++void bcma_unregister_cores(struct bcma_bus *bus);
+ int bcma_bus_register(struct bcma_bus *bus);
+ void bcma_bus_unregister(struct bcma_bus *bus);
+ int __init bcma_bus_early_register(struct bcma_bus *bus);
+@@ -42,6 +43,9 @@ int bcma_bus_scan(struct bcma_bus *bus);
+ int bcma_sprom_get(struct bcma_bus *bus);
+ 
+ /* driver_chipcommon.c */
++void bcma_core_chipcommon_early_init(struct bcma_drv_cc *cc);
++void bcma_core_chipcommon_init(struct bcma_drv_cc *cc);
++void bcma_chipco_bcm4331_ext_pa_lines_ctl(struct bcma_drv_cc *cc, bool enable);
+ #ifdef CONFIG_BCMA_DRIVER_MIPS
+ void bcma_chipco_serial_init(struct bcma_drv_cc *cc);
+ extern struct platform_device bcma_pflash_dev;
+@@ -52,6 +56,8 @@ int bcma_core_chipcommon_b_init(struct b
+ void bcma_core_chipcommon_b_free(struct bcma_drv_cc_b *ccb);
+ 
+ /* driver_chipcommon_pmu.c */
++void bcma_pmu_early_init(struct bcma_drv_cc *cc);
++void bcma_pmu_init(struct bcma_drv_cc *cc);
+ u32 bcma_pmu_get_alp_clock(struct bcma_drv_cc *cc);
+ u32 bcma_pmu_get_cpu_clock(struct bcma_drv_cc *cc);
+ 
+@@ -100,7 +106,35 @@ static inline void __exit bcma_host_soc_
+ #endif /* CONFIG_BCMA_HOST_SOC && CONFIG_OF */
+ 
+ /* driver_pci.c */
++#ifdef CONFIG_BCMA_DRIVER_PCI
+ u32 bcma_pcie_read(struct bcma_drv_pci *pc, u32 address);
++void bcma_core_pci_early_init(struct bcma_drv_pci *pc);
++void bcma_core_pci_init(struct bcma_drv_pci *pc);
++void bcma_core_pci_up(struct bcma_drv_pci *pc);
++void bcma_core_pci_down(struct bcma_drv_pci *pc);
++#else
++static inline void bcma_core_pci_early_init(struct bcma_drv_pci *pc)
++{
++	WARN_ON(pc->core->bus->hosttype == BCMA_HOSTTYPE_PCI);
++}
++static inline void bcma_core_pci_init(struct bcma_drv_pci *pc)
++{
++	/* Initialization is required for PCI hosted bus */
++	WARN_ON(pc->core->bus->hosttype == BCMA_HOSTTYPE_PCI);
++}
++#endif
++
++/* driver_pcie2.c */
++#ifdef CONFIG_BCMA_DRIVER_PCI
++void bcma_core_pcie2_init(struct bcma_drv_pcie2 *pcie2);
++void bcma_core_pcie2_up(struct bcma_drv_pcie2 *pcie2);
++#else
++static inline void bcma_core_pcie2_init(struct bcma_drv_pcie2 *pcie2)
++{
++	/* Initialization is required for PCI hosted bus */
++	WARN_ON(pcie2->core->bus->hosttype == BCMA_HOSTTYPE_PCI);
++}
++#endif
+ 
+ extern int bcma_chipco_watchdog_register(struct bcma_drv_cc *cc);
+ 
+@@ -117,6 +151,39 @@ static inline void bcma_core_pci_hostmod
+ }
+ #endif /* CONFIG_BCMA_DRIVER_PCI_HOSTMODE */
+ 
++/**************************************************
++ * driver_mips.c
++ **************************************************/
++
++#ifdef CONFIG_BCMA_DRIVER_MIPS
++unsigned int bcma_core_mips_irq(struct bcma_device *dev);
++void bcma_core_mips_early_init(struct bcma_drv_mips *mcore);
++void bcma_core_mips_init(struct bcma_drv_mips *mcore);
++#else
++static inline unsigned int bcma_core_mips_irq(struct bcma_device *dev)
++{
++	return 0;
++}
++static inline void bcma_core_mips_early_init(struct bcma_drv_mips *mcore)
++{
++}
++static inline void bcma_core_mips_init(struct bcma_drv_mips *mcore)
++{
++}
++#endif
++
++/**************************************************
++ * driver_gmac_cmn.c
++ **************************************************/
++
++#ifdef CONFIG_BCMA_DRIVER_GMAC_CMN
++void bcma_core_gmac_cmn_init(struct bcma_drv_gmac_cmn *gc);
++#else
++static inline void bcma_core_gmac_cmn_init(struct bcma_drv_gmac_cmn *gc)
++{
++}
++#endif
++
+ #ifdef CONFIG_BCMA_DRIVER_GPIO
+ /* driver_gpio.c */
+ int bcma_gpio_init(struct bcma_drv_cc *cc);
+--- a/drivers/bcma/driver_gpio.c
++++ b/drivers/bcma/driver_gpio.c
+@@ -17,6 +17,8 @@
+ 
+ #include "bcma_private.h"
+ 
++#define BCMA_GPIO_MAX_PINS	32
++
+ static inline struct bcma_drv_cc *bcma_gpio_get_cc(struct gpio_chip *chip)
+ {
+ 	return container_of(chip, struct bcma_drv_cc, gpio);
+@@ -76,7 +78,7 @@ static void bcma_gpio_free(struct gpio_c
+ 	bcma_chipco_gpio_pullup(cc, 1 << gpio, 0);
+ }
+ 
+-#if IS_BUILTIN(CONFIG_BCM47XX)
++#if IS_BUILTIN(CONFIG_BCM47XX) || IS_BUILTIN(CONFIG_ARCH_BCM_5301X)
+ static int bcma_gpio_to_irq(struct gpio_chip *chip, unsigned gpio)
+ {
+ 	struct bcma_drv_cc *cc = bcma_gpio_get_cc(chip);
+@@ -204,6 +206,7 @@ static void bcma_gpio_irq_domain_exit(st
+ 
+ int bcma_gpio_init(struct bcma_drv_cc *cc)
+ {
++	struct bcma_bus *bus = cc->core->bus;
+ 	struct gpio_chip *chip = &cc->gpio;
+ 	int err;
+ 
+@@ -215,14 +218,14 @@ int bcma_gpio_init(struct bcma_drv_cc *c
+ 	chip->set		= bcma_gpio_set_value;
+ 	chip->direction_input	= bcma_gpio_direction_input;
+ 	chip->direction_output	= bcma_gpio_direction_output;
+-#if IS_BUILTIN(CONFIG_BCM47XX)
++#if IS_BUILTIN(CONFIG_BCM47XX) || IS_BUILTIN(CONFIG_ARCH_BCM_5301X)
+ 	chip->to_irq		= bcma_gpio_to_irq;
+ #endif
+ #if IS_BUILTIN(CONFIG_OF)
+ 	if (cc->core->bus->hosttype == BCMA_HOSTTYPE_SOC)
+ 		chip->of_node	= cc->core->dev.of_node;
+ #endif
+-	switch (cc->core->bus->chipinfo.id) {
++	switch (bus->chipinfo.id) {
+ 	case BCMA_CHIP_ID_BCM5357:
+ 	case BCMA_CHIP_ID_BCM53572:
+ 		chip->ngpio	= 32;
+@@ -231,13 +234,17 @@ int bcma_gpio_init(struct bcma_drv_cc *c
+ 		chip->ngpio	= 16;
+ 	}
+ 
+-	/* There is just one SoC in one device and its GPIO addresses should be
+-	 * deterministic to address them more easily. The other buses could get
+-	 * a random base number. */
+-	if (cc->core->bus->hosttype == BCMA_HOSTTYPE_SOC)
+-		chip->base		= 0;
+-	else
+-		chip->base		= -1;
++	/*
++	 * On MIPS we register GPIO devices (LEDs, buttons) using absolute GPIO
++	 * pin numbers. We don't have Device Tree there and we can't really use
++	 * relative (per chip) numbers.
++	 * So let's use predictable base for BCM47XX and "random" for all other.
++	 */
++#if IS_BUILTIN(CONFIG_BCM47XX)
++	chip->base		= bus->num * BCMA_GPIO_MAX_PINS;
++#else
++	chip->base		= -1;
++#endif
+ 
+ 	err = bcma_gpio_irq_domain_init(cc);
+ 	if (err)
+--- a/drivers/bcma/driver_pci.c
++++ b/drivers/bcma/driver_pci.c
+@@ -282,39 +282,6 @@ void bcma_core_pci_power_save(struct bcm
+ }
+ EXPORT_SYMBOL_GPL(bcma_core_pci_power_save);
+ 
+-int bcma_core_pci_irq_ctl(struct bcma_drv_pci *pc, struct bcma_device *core,
+-			  bool enable)
+-{
+-	struct pci_dev *pdev;
+-	u32 coremask, tmp;
+-	int err = 0;
+-
+-	if (!pc || core->bus->hosttype != BCMA_HOSTTYPE_PCI) {
+-		/* This bcma device is not on a PCI host-bus. So the IRQs are
+-		 * not routed through the PCI core.
+-		 * So we must not enable routing through the PCI core. */
+-		goto out;
+-	}
+-
+-	pdev = pc->core->bus->host_pci;
+-
+-	err = pci_read_config_dword(pdev, BCMA_PCI_IRQMASK, &tmp);
+-	if (err)
+-		goto out;
+-
+-	coremask = BIT(core->core_index) << 8;
+-	if (enable)
+-		tmp |= coremask;
+-	else
+-		tmp &= ~coremask;
+-
+-	err = pci_write_config_dword(pdev, BCMA_PCI_IRQMASK, tmp);
+-
+-out:
+-	return err;
+-}
+-EXPORT_SYMBOL_GPL(bcma_core_pci_irq_ctl);
+-
+ static void bcma_core_pci_extend_L1timer(struct bcma_drv_pci *pc, bool extend)
+ {
+ 	u32 w;
+@@ -328,28 +295,12 @@ static void bcma_core_pci_extend_L1timer
+ 	bcma_pcie_read(pc, BCMA_CORE_PCI_DLLP_PMTHRESHREG);
+ }
+ 
+-void bcma_core_pci_up(struct bcma_bus *bus)
++void bcma_core_pci_up(struct bcma_drv_pci *pc)
+ {
+-	struct bcma_drv_pci *pc;
+-
+-	if (bus->hosttype != BCMA_HOSTTYPE_PCI)
+-		return;
+-
+-	pc = &bus->drv_pci[0];
+-
+ 	bcma_core_pci_extend_L1timer(pc, true);
+ }
+-EXPORT_SYMBOL_GPL(bcma_core_pci_up);
+ 
+-void bcma_core_pci_down(struct bcma_bus *bus)
++void bcma_core_pci_down(struct bcma_drv_pci *pc)
+ {
+-	struct bcma_drv_pci *pc;
+-
+-	if (bus->hosttype != BCMA_HOSTTYPE_PCI)
+-		return;
+-
+-	pc = &bus->drv_pci[0];
+-
+ 	bcma_core_pci_extend_L1timer(pc, false);
+ }
+-EXPORT_SYMBOL_GPL(bcma_core_pci_down);
+--- a/drivers/bcma/driver_pci_host.c
++++ b/drivers/bcma/driver_pci_host.c
+@@ -11,6 +11,7 @@
+ 
+ #include "bcma_private.h"
+ #include <linux/pci.h>
++#include <linux/slab.h>
+ #include <linux/export.h>
+ #include <linux/bcma/bcma.h>
+ #include <asm/paccess.h>
+--- a/drivers/bcma/driver_pcie2.c
++++ b/drivers/bcma/driver_pcie2.c
+@@ -10,6 +10,7 @@
+ 
+ #include "bcma_private.h"
+ #include <linux/bcma/bcma.h>
++#include <linux/pci.h>
+ 
+ /**************************************************
+  * R/W ops.
+@@ -156,14 +157,23 @@ static void pciedev_reg_pm_clk_period(st
+ 
+ void bcma_core_pcie2_init(struct bcma_drv_pcie2 *pcie2)
+ {
+-	struct bcma_chipinfo *ci = &pcie2->core->bus->chipinfo;
++	struct bcma_bus *bus = pcie2->core->bus;
++	struct bcma_chipinfo *ci = &bus->chipinfo;
+ 	u32 tmp;
+ 
+ 	tmp = pcie2_read32(pcie2, BCMA_CORE_PCIE2_SPROM(54));
+ 	if ((tmp & 0xe) >> 1 == 2)
+ 		bcma_core_pcie2_cfg_write(pcie2, 0x4e0, 0x17);
+ 
+-	/* TODO: Do we need pcie_reqsize? */
++	switch (bus->chipinfo.id) {
++	case BCMA_CHIP_ID_BCM4360:
++	case BCMA_CHIP_ID_BCM4352:
++		pcie2->reqsize = 1024;
++		break;
++	default:
++		pcie2->reqsize = 128;
++		break;
++	}
+ 
+ 	if (ci->id == BCMA_CHIP_ID_BCM4360 && ci->rev > 3)
+ 		bcma_core_pcie2_war_delay_perst_enab(pcie2, true);
+@@ -173,3 +183,18 @@ void bcma_core_pcie2_init(struct bcma_dr
+ 	pciedev_crwlpciegen2_180(pcie2);
+ 	pciedev_crwlpciegen2_182(pcie2);
+ }
++
++/**************************************************
++ * Runtime ops.
++ **************************************************/
++
++void bcma_core_pcie2_up(struct bcma_drv_pcie2 *pcie2)
++{
++	struct bcma_bus *bus = pcie2->core->bus;
++	struct pci_dev *dev = bus->host_pci;
++	int err;
++
++	err = pcie_set_readrq(dev, pcie2->reqsize);
++	if (err)
++		bcma_err(bus, "Error setting PCI_EXP_DEVCTL_READRQ: %d\n", err);
++}
+--- a/drivers/bcma/host_pci.c
++++ b/drivers/bcma/host_pci.c
+@@ -213,16 +213,26 @@ static int bcma_host_pci_probe(struct pc
+ 	/* Initialize struct, detect chip */
+ 	bcma_init_bus(bus);
+ 
++	/* Scan bus to find out generation of PCIe core */
++	err = bcma_bus_scan(bus);
++	if (err)
++		goto err_pci_unmap_mmio;
++
++	if (bcma_find_core(bus, BCMA_CORE_PCIE2))
++		bus->host_is_pcie2 = true;
++
+ 	/* Register */
+ 	err = bcma_bus_register(bus);
+ 	if (err)
+-		goto err_pci_unmap_mmio;
++		goto err_unregister_cores;
+ 
+ 	pci_set_drvdata(dev, bus);
+ 
+ out:
+ 	return err;
+ 
++err_unregister_cores:
++	bcma_unregister_cores(bus);
+ err_pci_unmap_mmio:
+ 	pci_iounmap(dev, bus->mmio);
+ err_pci_release_regions:
+@@ -283,9 +293,12 @@ static const struct pci_device_id bcma_p
+ 	{ PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, 0x4357) },
+ 	{ PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, 0x4358) },
+ 	{ PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, 0x4359) },
++	{ PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, 0x4360) },
+ 	{ PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, 0x4365) },
++	{ PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, 0x43a0) },
+ 	{ PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, 0x43a9) },
+ 	{ PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, 0x43aa) },
++	{ PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, 0x43b1) },
+ 	{ PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, 0x4727) },
+ 	{ PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, 43227) },	/* 0xa8db, BCM43217 (sic!) */
+ 	{ PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, 43228) },	/* 0xa8dc */
+@@ -310,3 +323,65 @@ void __exit bcma_host_pci_exit(void)
+ {
+ 	pci_unregister_driver(&bcma_pci_bridge_driver);
+ }
++
++/**************************************************
++ * Runtime ops for drivers.
++ **************************************************/
++
++/* See also pcicore_up */
++void bcma_host_pci_up(struct bcma_bus *bus)
++{
++	if (bus->hosttype != BCMA_HOSTTYPE_PCI)
++		return;
++
++	if (bus->host_is_pcie2)
++		bcma_core_pcie2_up(&bus->drv_pcie2);
++	else
++		bcma_core_pci_up(&bus->drv_pci[0]);
++}
++EXPORT_SYMBOL_GPL(bcma_host_pci_up);
++
++/* See also pcicore_down */
++void bcma_host_pci_down(struct bcma_bus *bus)
++{
++	if (bus->hosttype != BCMA_HOSTTYPE_PCI)
++		return;
++
++	if (!bus->host_is_pcie2)
++		bcma_core_pci_down(&bus->drv_pci[0]);
++}
++EXPORT_SYMBOL_GPL(bcma_host_pci_down);
++
++/* See also si_pci_setup */
++int bcma_host_pci_irq_ctl(struct bcma_bus *bus, struct bcma_device *core,
++			  bool enable)
++{
++	struct pci_dev *pdev;
++	u32 coremask, tmp;
++	int err = 0;
++
++	if (bus->hosttype != BCMA_HOSTTYPE_PCI) {
++		/* This bcma device is not on a PCI host-bus. So the IRQs are
++		 * not routed through the PCI core.
++		 * So we must not enable routing through the PCI core. */
++		goto out;
++	}
++
++	pdev = bus->host_pci;
++
++	err = pci_read_config_dword(pdev, BCMA_PCI_IRQMASK, &tmp);
++	if (err)
++		goto out;
++
++	coremask = BIT(core->core_index) << 8;
++	if (enable)
++		tmp |= coremask;
++	else
++		tmp &= ~coremask;
++
++	err = pci_write_config_dword(pdev, BCMA_PCI_IRQMASK, tmp);
++
++out:
++	return err;
++}
++EXPORT_SYMBOL_GPL(bcma_host_pci_irq_ctl);
+--- a/drivers/bcma/main.c
++++ b/drivers/bcma/main.c
+@@ -363,7 +363,7 @@ static int bcma_register_devices(struct
+ 	return 0;
+ }
+ 
+-static void bcma_unregister_cores(struct bcma_bus *bus)
++void bcma_unregister_cores(struct bcma_bus *bus)
+ {
+ 	struct bcma_device *core, *tmp;
+ 
+--- a/drivers/net/wireless/b43/main.c
++++ b/drivers/net/wireless/b43/main.c
+@@ -4770,7 +4770,7 @@ static void b43_wireless_core_exit(struc
+ 	switch (dev->dev->bus_type) {
+ #ifdef CONFIG_B43_BCMA
+ 	case B43_BUS_BCMA:
+-		bcma_core_pci_down(dev->dev->bdev->bus);
++		bcma_host_pci_down(dev->dev->bdev->bus);
+ 		break;
+ #endif
+ #ifdef CONFIG_B43_SSB
+@@ -4817,9 +4817,9 @@ static int b43_wireless_core_init(struct
+ 	switch (dev->dev->bus_type) {
+ #ifdef CONFIG_B43_BCMA
+ 	case B43_BUS_BCMA:
+-		bcma_core_pci_irq_ctl(&dev->dev->bdev->bus->drv_pci[0],
++		bcma_host_pci_irq_ctl(dev->dev->bdev->bus,
+ 				      dev->dev->bdev, true);
+-		bcma_core_pci_up(dev->dev->bdev->bus);
++		bcma_host_pci_up(dev->dev->bdev->bus);
+ 		break;
+ #endif
+ #ifdef CONFIG_B43_SSB
+--- a/drivers/net/wireless/brcm80211/brcmsmac/main.c
++++ b/drivers/net/wireless/brcm80211/brcmsmac/main.c
+@@ -4669,7 +4669,7 @@ static int brcms_b_attach(struct brcms_c
+ 	brcms_c_coredisable(wlc_hw);
+ 
+ 	/* Match driver "down" state */
+-	bcma_core_pci_down(wlc_hw->d11core->bus);
++	bcma_host_pci_down(wlc_hw->d11core->bus);
+ 
+ 	/* turn off pll and xtal to match driver "down" state */
+ 	brcms_b_xtal(wlc_hw, OFF);
+@@ -4960,7 +4960,7 @@ static int brcms_b_up_prep(struct brcms_
+ 	 * Configure pci/pcmcia here instead of in brcms_c_attach()
+ 	 * to allow mfg hotswap:  down, hotswap (chip power cycle), up.
+ 	 */
+-	bcma_core_pci_irq_ctl(&wlc_hw->d11core->bus->drv_pci[0], wlc_hw->d11core,
++	bcma_host_pci_irq_ctl(wlc_hw->d11core->bus, wlc_hw->d11core,
+ 			      true);
+ 
+ 	/*
+@@ -4970,12 +4970,12 @@ static int brcms_b_up_prep(struct brcms_
+ 	 */
+ 	if (brcms_b_radio_read_hwdisabled(wlc_hw)) {
+ 		/* put SB PCI in down state again */
+-		bcma_core_pci_down(wlc_hw->d11core->bus);
++		bcma_host_pci_down(wlc_hw->d11core->bus);
+ 		brcms_b_xtal(wlc_hw, OFF);
+ 		return -ENOMEDIUM;
+ 	}
+ 
+-	bcma_core_pci_up(wlc_hw->d11core->bus);
++	bcma_host_pci_up(wlc_hw->d11core->bus);
+ 
+ 	/* reset the d11 core */
+ 	brcms_b_corereset(wlc_hw, BRCMS_USE_COREFLAGS);
+@@ -5172,7 +5172,7 @@ static int brcms_b_down_finish(struct br
+ 
+ 		/* turn off primary xtal and pll */
+ 		if (!wlc_hw->noreset) {
+-			bcma_core_pci_down(wlc_hw->d11core->bus);
++			bcma_host_pci_down(wlc_hw->d11core->bus);
+ 			brcms_b_xtal(wlc_hw, OFF);
+ 		}
+ 	}
+--- a/include/linux/bcma/bcma.h
++++ b/include/linux/bcma/bcma.h
+@@ -434,6 +434,27 @@ static inline struct bcma_device *bcma_f
+ 	return bcma_find_core_unit(bus, coreid, 0);
+ }
+ 
++#ifdef CONFIG_BCMA_HOST_PCI
++extern void bcma_host_pci_up(struct bcma_bus *bus);
++extern void bcma_host_pci_down(struct bcma_bus *bus);
++extern int bcma_host_pci_irq_ctl(struct bcma_bus *bus,
++				 struct bcma_device *core, bool enable);
++#else
++static inline void bcma_host_pci_up(struct bcma_bus *bus)
++{
++}
++static inline void bcma_host_pci_down(struct bcma_bus *bus)
++{
++}
++static inline int bcma_host_pci_irq_ctl(struct bcma_bus *bus,
++					struct bcma_device *core, bool enable)
++{
++	if (bus->hosttype == BCMA_HOSTTYPE_PCI)
++		return -ENOTSUPP;
++	return 0;
++}
++#endif
++
+ extern bool bcma_core_is_enabled(struct bcma_device *core);
+ extern void bcma_core_disable(struct bcma_device *core, u32 flags);
+ extern int bcma_core_enable(struct bcma_device *core, u32 flags);
+--- a/include/linux/bcma/bcma_driver_pci.h
++++ b/include/linux/bcma/bcma_driver_pci.h
+@@ -238,13 +238,13 @@ struct bcma_drv_pci {
+ #define pcicore_write16(pc, offset, val)	bcma_write16((pc)->core, offset, val)
+ #define pcicore_write32(pc, offset, val)	bcma_write32((pc)->core, offset, val)
+ 
+-extern void bcma_core_pci_early_init(struct bcma_drv_pci *pc);
+-extern void bcma_core_pci_init(struct bcma_drv_pci *pc);
+-extern int bcma_core_pci_irq_ctl(struct bcma_drv_pci *pc,
+-				 struct bcma_device *core, bool enable);
+-extern void bcma_core_pci_up(struct bcma_bus *bus);
+-extern void bcma_core_pci_down(struct bcma_bus *bus);
++#ifdef CONFIG_BCMA_DRIVER_PCI
+ extern void bcma_core_pci_power_save(struct bcma_bus *bus, bool up);
++#else
++static inline void bcma_core_pci_power_save(struct bcma_bus *bus, bool up)
++{
++}
++#endif
+ 
+ extern int bcma_core_pci_pcibios_map_irq(const struct pci_dev *dev);
+ extern int bcma_core_pci_plat_dev_init(struct pci_dev *dev);
+--- a/include/linux/bcma/bcma_driver_pcie2.h
++++ b/include/linux/bcma/bcma_driver_pcie2.h
+@@ -143,6 +143,8 @@
+ 
+ struct bcma_drv_pcie2 {
+ 	struct bcma_device *core;
++
++	u16 reqsize;
+ };
+ 
+ #define pcie2_read16(pcie2, offset)		bcma_read16((pcie2)->core, offset)
+@@ -153,6 +155,4 @@ struct bcma_drv_pcie2 {
+ #define pcie2_set32(pcie2, offset, set)		bcma_set32((pcie2)->core, offset, set)
+ #define pcie2_mask32(pcie2, offset, mask)	bcma_mask32((pcie2)->core, offset, mask)
+ 
+-void bcma_core_pcie2_init(struct bcma_drv_pcie2 *pcie2);
+-
+ #endif /* LINUX_BCMA_DRIVER_PCIE2_H_ */
+--- a/drivers/bcma/Kconfig
++++ b/drivers/bcma/Kconfig
+@@ -26,6 +26,7 @@ config BCMA_HOST_PCI_POSSIBLE
+ config BCMA_HOST_PCI
+ 	bool "Support for BCMA on PCI-host bus"
+ 	depends on BCMA_HOST_PCI_POSSIBLE
++	select BCMA_DRIVER_PCI
+ 	default y
+ 
+ config BCMA_DRIVER_PCI_HOSTMODE
+@@ -44,6 +45,22 @@ config BCMA_HOST_SOC
+ 
+ 	  If unsure, say N
+ 
++config BCMA_DRIVER_PCI
++	bool "BCMA Broadcom PCI core driver"
++	depends on BCMA && PCI
++	default y
++	help
++	  BCMA bus may have many versions of PCIe core. This driver
++	  supports:
++	  1) PCIe core working in clientmode
++	  2) PCIe Gen 2 clientmode core
++
++	  In general PCIe (Gen 2) clientmode core is required on PCIe
++	  hosted buses. It's responsible for initialization and basic
++	  hardware management.
++	  This driver is also prerequisite for a hostmode PCIe core
++	  support.
++
+ config BCMA_DRIVER_MIPS
+ 	bool "BCMA Broadcom MIPS core driver"
+ 	depends on BCMA && MIPS
+--- a/drivers/bcma/Makefile
++++ b/drivers/bcma/Makefile
+@@ -3,8 +3,8 @@ bcma-y					+= driver_chipcommon.o driver
+ bcma-y					+= driver_chipcommon_b.o
+ bcma-$(CONFIG_BCMA_SFLASH)		+= driver_chipcommon_sflash.o
+ bcma-$(CONFIG_BCMA_NFLASH)		+= driver_chipcommon_nflash.o
+-bcma-y					+= driver_pci.o
+-bcma-y					+= driver_pcie2.o
++bcma-$(CONFIG_BCMA_DRIVER_PCI)		+= driver_pci.o
++bcma-$(CONFIG_BCMA_DRIVER_PCI)		+= driver_pcie2.o
+ bcma-$(CONFIG_BCMA_DRIVER_PCI_HOSTMODE)	+= driver_pci_host.o
+ bcma-$(CONFIG_BCMA_DRIVER_MIPS)		+= driver_mips.o
+ bcma-$(CONFIG_BCMA_DRIVER_GMAC_CMN)	+= driver_gmac_cmn.o
+--- a/include/linux/bcma/bcma_driver_chipcommon.h
++++ b/include/linux/bcma/bcma_driver_chipcommon.h
+@@ -663,14 +663,6 @@ struct bcma_drv_cc_b {
+ #define bcma_cc_maskset32(cc, offset, mask, set) \
+ 	bcma_cc_write32(cc, offset, (bcma_cc_read32(cc, offset) & (mask)) | (set))
+ 
+-extern void bcma_core_chipcommon_init(struct bcma_drv_cc *cc);
+-extern void bcma_core_chipcommon_early_init(struct bcma_drv_cc *cc);
+-
+-extern void bcma_chipco_suspend(struct bcma_drv_cc *cc);
+-extern void bcma_chipco_resume(struct bcma_drv_cc *cc);
+-
+-void bcma_chipco_bcm4331_ext_pa_lines_ctl(struct bcma_drv_cc *cc, bool enable);
+-
+ extern u32 bcma_chipco_watchdog_timer_set(struct bcma_drv_cc *cc, u32 ticks);
+ 
+ extern u32 bcma_chipco_get_alp_clock(struct bcma_drv_cc *cc);
+@@ -690,9 +682,6 @@ u32 bcma_chipco_gpio_pullup(struct bcma_
+ u32 bcma_chipco_gpio_pulldown(struct bcma_drv_cc *cc, u32 mask, u32 value);
+ 
+ /* PMU support */
+-extern void bcma_pmu_init(struct bcma_drv_cc *cc);
+-extern void bcma_pmu_early_init(struct bcma_drv_cc *cc);
+-
+ extern void bcma_chipco_pll_write(struct bcma_drv_cc *cc, u32 offset,
+ 				  u32 value);
+ extern void bcma_chipco_pll_maskset(struct bcma_drv_cc *cc, u32 offset,
+--- a/include/linux/bcma/bcma_driver_gmac_cmn.h
++++ b/include/linux/bcma/bcma_driver_gmac_cmn.h
+@@ -91,10 +91,4 @@ struct bcma_drv_gmac_cmn {
+ #define gmac_cmn_write16(gc, offset, val)	bcma_write16((gc)->core, offset, val)
+ #define gmac_cmn_write32(gc, offset, val)	bcma_write32((gc)->core, offset, val)
+ 
+-#ifdef CONFIG_BCMA_DRIVER_GMAC_CMN
+-extern void bcma_core_gmac_cmn_init(struct bcma_drv_gmac_cmn *gc);
+-#else
+-static inline void bcma_core_gmac_cmn_init(struct bcma_drv_gmac_cmn *gc) { }
+-#endif
+-
+ #endif /* LINUX_BCMA_DRIVER_GMAC_CMN_H_ */
+--- a/include/linux/bcma/bcma_driver_mips.h
++++ b/include/linux/bcma/bcma_driver_mips.h
+@@ -39,21 +39,6 @@ struct bcma_drv_mips {
+ 	u8 early_setup_done:1;
+ };
+ 
+-#ifdef CONFIG_BCMA_DRIVER_MIPS
+-extern void bcma_core_mips_init(struct bcma_drv_mips *mcore);
+-extern void bcma_core_mips_early_init(struct bcma_drv_mips *mcore);
+-
+-extern unsigned int bcma_core_mips_irq(struct bcma_device *dev);
+-#else
+-static inline void bcma_core_mips_init(struct bcma_drv_mips *mcore) { }
+-static inline void bcma_core_mips_early_init(struct bcma_drv_mips *mcore) { }
+-
+-static inline unsigned int bcma_core_mips_irq(struct bcma_device *dev)
+-{
+-	return 0;
+-}
+-#endif
+-
+ extern u32 bcma_cpu_clock(struct bcma_drv_mips *mcore);
+ 
+ #endif /* LINUX_BCMA_DRIVER_MIPS_H_ */
diff --git a/target/linux/generic/patches-3.18/028-bcma-from-4.2.patch b/target/linux/generic/patches-3.18/028-bcma-from-4.2.patch
new file mode 100644
index 0000000..ba3df18
--- /dev/null
+++ b/target/linux/generic/patches-3.18/028-bcma-from-4.2.patch
@@ -0,0 +1,86 @@
+--- a/drivers/bcma/driver_gpio.c
++++ b/drivers/bcma/driver_gpio.c
+@@ -226,6 +226,7 @@ int bcma_gpio_init(struct bcma_drv_cc *c
+ 		chip->of_node	= cc->core->dev.of_node;
+ #endif
+ 	switch (bus->chipinfo.id) {
++	case BCMA_CHIP_ID_BCM4707:
+ 	case BCMA_CHIP_ID_BCM5357:
+ 	case BCMA_CHIP_ID_BCM53572:
+ 		chip->ngpio	= 32;
+@@ -235,16 +236,17 @@ int bcma_gpio_init(struct bcma_drv_cc *c
+ 	}
+ 
+ 	/*
+-	 * On MIPS we register GPIO devices (LEDs, buttons) using absolute GPIO
+-	 * pin numbers. We don't have Device Tree there and we can't really use
+-	 * relative (per chip) numbers.
+-	 * So let's use predictable base for BCM47XX and "random" for all other.
++	 * Register SoC GPIO devices with absolute GPIO pin base.
++	 * On MIPS, we don't have Device Tree and we can't use relative (per chip)
++	 * GPIO numbers.
++	 * On some ARM devices, user space may want to access some system GPIO
++	 * pins directly, which is easier to do with a predictable GPIO base.
+ 	 */
+-#if IS_BUILTIN(CONFIG_BCM47XX)
+-	chip->base		= bus->num * BCMA_GPIO_MAX_PINS;
+-#else
+-	chip->base		= -1;
+-#endif
++	if (IS_BUILTIN(CONFIG_BCM47XX) ||
++	    cc->core->bus->hosttype == BCMA_HOSTTYPE_SOC)
++		chip->base		= bus->num * BCMA_GPIO_MAX_PINS;
++	else
++		chip->base		= -1;
+ 
+ 	err = bcma_gpio_irq_domain_init(cc);
+ 	if (err)
+--- a/drivers/bcma/Kconfig
++++ b/drivers/bcma/Kconfig
+@@ -29,12 +29,6 @@ config BCMA_HOST_PCI
+ 	select BCMA_DRIVER_PCI
+ 	default y
+ 
+-config BCMA_DRIVER_PCI_HOSTMODE
+-	bool "Driver for PCI core working in hostmode"
+-	depends on BCMA && MIPS && BCMA_HOST_PCI
+-	help
+-	  PCI core hostmode operation (external PCI bus).
+-
+ config BCMA_HOST_SOC
+ 	bool "Support for BCMA in a SoC"
+ 	depends on BCMA
+@@ -61,6 +55,12 @@ config BCMA_DRIVER_PCI
+ 	  This driver is also prerequisite for a hostmode PCIe core
+ 	  support.
+ 
++config BCMA_DRIVER_PCI_HOSTMODE
++	bool "Driver for PCI core working in hostmode"
++	depends on BCMA && MIPS && BCMA_DRIVER_PCI
++	help
++	  PCI core hostmode operation (external PCI bus).
++
+ config BCMA_DRIVER_MIPS
+ 	bool "BCMA Broadcom MIPS core driver"
+ 	depends on BCMA && MIPS
+--- a/include/linux/bcma/bcma_driver_pci.h
++++ b/include/linux/bcma/bcma_driver_pci.h
+@@ -246,7 +246,18 @@ static inline void bcma_core_pci_power_s
+ }
+ #endif
+ 
++#ifdef CONFIG_BCMA_DRIVER_PCI_HOSTMODE
+ extern int bcma_core_pci_pcibios_map_irq(const struct pci_dev *dev);
+ extern int bcma_core_pci_plat_dev_init(struct pci_dev *dev);
++#else
++static inline int bcma_core_pci_pcibios_map_irq(const struct pci_dev *dev)
++{
++	return -ENOTSUPP;
++}
++static inline int bcma_core_pci_plat_dev_init(struct pci_dev *dev)
++{
++	return -ENOTSUPP;
++}
++#endif
+ 
+ #endif /* LINUX_BCMA_DRIVER_PCI_H_ */
diff --git a/target/linux/generic/patches-3.18/029-bcma-from-4.4.patch b/target/linux/generic/patches-3.18/029-bcma-from-4.4.patch
new file mode 100644
index 0000000..5704081
--- /dev/null
+++ b/target/linux/generic/patches-3.18/029-bcma-from-4.4.patch
@@ -0,0 +1,26 @@
+commit 55acca90da52b85299c033354e51ddaa7b73e019
+Author: Hante Meuleman <meuleman@broadcom.com>
+Date:   Fri Sep 18 22:08:17 2015 +0200
+
+    brcmfmac: Add support for the BCM4365 and BCM4366 PCIE devices.
+    
+    This patch adds support for the BCM4365 and BCM4366 11ac Wave2
+    PCIE devices.
+    
+    Reviewed-by: Arend Van Spriel <arend@broadcom.com>
+    Reviewed-by: Pieter-Paul Giesberts <pieterpg@broadcom.com>
+    Signed-off-by: Hante Meuleman <meuleman@broadcom.com>
+    Signed-off-by: Arend van Spriel <arend@broadcom.com>
+    Signed-off-by: Kalle Valo <kvalo@codeaurora.org>
+
+--- a/include/linux/bcma/bcma.h
++++ b/include/linux/bcma/bcma.h
+@@ -151,6 +151,8 @@ struct bcma_host_ops {
+ #define BCMA_CORE_PCIE2			0x83C	/* PCI Express Gen2 */
+ #define BCMA_CORE_USB30_DEV		0x83D
+ #define BCMA_CORE_ARM_CR4		0x83E
++#define BCMA_CORE_ARM_CA7		0x847
++#define BCMA_CORE_SYS_MEM		0x849
+ #define BCMA_CORE_DEFAULT		0xFFF
+ 
+ #define BCMA_MAX_NR_CORES		16
diff --git a/target/linux/generic/patches-3.18/030-nl80211-Allow-set-network-namespace-by-fd.patch b/target/linux/generic/patches-3.18/030-nl80211-Allow-set-network-namespace-by-fd.patch
new file mode 100644
index 0000000..52a2391
--- /dev/null
+++ b/target/linux/generic/patches-3.18/030-nl80211-Allow-set-network-namespace-by-fd.patch
@@ -0,0 +1,21 @@
+From: Vadim Kochan <vadim4j@gmail.com>
+Date: Mon, 12 Jan 2015 16:34:05 +0200
+Subject: [PATCH] nl80211: Allow set network namespace by fd
+
+Added new NL80211_ATTR_NETNS_FD which allows to
+set namespace via nl80211 by fd.
+
+Signed-off-by: Vadim Kochan <vadim4j@gmail.com>
+Signed-off-by: Johannes Berg <johannes.berg@intel.com>
+---
+
+--- a/net/core/net_namespace.c
++++ b/net/core/net_namespace.c
+@@ -361,6 +361,7 @@ struct net *get_net_ns_by_fd(int fd)
+ 	return ERR_PTR(-EINVAL);
+ }
+ #endif
++EXPORT_SYMBOL_GPL(get_net_ns_by_fd);
+ 
+ struct net *get_net_ns_by_pid(pid_t pid)
+ {
diff --git a/target/linux/generic/patches-3.18/040-mtd-bcm47xxpart-backports-from-3.19.patch b/target/linux/generic/patches-3.18/040-mtd-bcm47xxpart-backports-from-3.19.patch
new file mode 100644
index 0000000..b2d53f9
--- /dev/null
+++ b/target/linux/generic/patches-3.18/040-mtd-bcm47xxpart-backports-from-3.19.patch
@@ -0,0 +1,50 @@
+--- a/drivers/mtd/bcm47xxpart.c
++++ b/drivers/mtd/bcm47xxpart.c
+@@ -15,8 +15,12 @@
+ #include <linux/mtd/mtd.h>
+ #include <linux/mtd/partitions.h>
+ 
+-/* 10 parts were found on sflash on Netgear WNDR4500 */
+-#define BCM47XXPART_MAX_PARTS		12
++/*
++ * NAND flash on Netgear R6250 was verified to contain 15 partitions.
++ * This will result in allocating too big array for some old devices, but the
++ * memory will be freed soon anyway (see mtd_device_parse_register).
++ */
++#define BCM47XXPART_MAX_PARTS		20
+ 
+ /*
+  * Amount of bytes we read when analyzing each block of flash memory.
+@@ -168,18 +172,26 @@ static int bcm47xxpart_parse(struct mtd_
+ 				i++;
+ 			}
+ 
+-			bcm47xxpart_add_part(&parts[curr_part++], "linux",
+-					     offset + trx->offset[i], 0);
+-			i++;
++			if (trx->offset[i]) {
++				bcm47xxpart_add_part(&parts[curr_part++],
++						     "linux",
++						     offset + trx->offset[i],
++						     0);
++				i++;
++			}
+ 
+ 			/*
+ 			 * Pure rootfs size is known and can be calculated as:
+ 			 * trx->length - trx->offset[i]. We don't fill it as
+ 			 * we want to have jffs2 (overlay) in the same mtd.
+ 			 */
+-			bcm47xxpart_add_part(&parts[curr_part++], "rootfs",
+-					     offset + trx->offset[i], 0);
+-			i++;
++			if (trx->offset[i]) {
++				bcm47xxpart_add_part(&parts[curr_part++],
++						     "rootfs",
++						     offset + trx->offset[i],
++						     0);
++				i++;
++			}
+ 
+ 			last_trx_part = curr_part - 1;
+ 
diff --git a/target/linux/generic/patches-3.18/041-mtd-bcm47xxpart-backports-from-3.20.patch b/target/linux/generic/patches-3.18/041-mtd-bcm47xxpart-backports-from-3.20.patch
new file mode 100644
index 0000000..59180c2
--- /dev/null
+++ b/target/linux/generic/patches-3.18/041-mtd-bcm47xxpart-backports-from-3.20.patch
@@ -0,0 +1,95 @@
+--- a/drivers/mtd/bcm47xxpart.c
++++ b/drivers/mtd/bcm47xxpart.c
+@@ -15,6 +15,8 @@
+ #include <linux/mtd/mtd.h>
+ #include <linux/mtd/partitions.h>
+ 
++#include <uapi/linux/magic.h>
++
+ /*
+  * NAND flash on Netgear R6250 was verified to contain 15 partitions.
+  * This will result in allocating too big array for some old devices, but the
+@@ -39,7 +41,8 @@
+ #define ML_MAGIC1			0x39685a42
+ #define ML_MAGIC2			0x26594131
+ #define TRX_MAGIC			0x30524448
+-#define SQSH_MAGIC			0x71736873	/* shsq */
++#define SHSQ_MAGIC			0x71736873	/* shsq (weird ZTE H218N endianness) */
++#define UBI_EC_MAGIC			0x23494255	/* UBI# */
+ 
+ struct trx_header {
+ 	uint32_t magic;
+@@ -50,7 +53,7 @@ struct trx_header {
+ 	uint32_t offset[3];
+ } __packed;
+ 
+-static void bcm47xxpart_add_part(struct mtd_partition *part, char *name,
++static void bcm47xxpart_add_part(struct mtd_partition *part, const char *name,
+ 				 u64 offset, uint32_t mask_flags)
+ {
+ 	part->name = name;
+@@ -58,6 +61,26 @@ static void bcm47xxpart_add_part(struct
+ 	part->mask_flags = mask_flags;
+ }
+ 
++static const char *bcm47xxpart_trx_data_part_name(struct mtd_info *master,
++						  size_t offset)
++{
++	uint32_t buf;
++	size_t bytes_read;
++
++	if (mtd_read(master, offset, sizeof(buf), &bytes_read,
++		     (uint8_t *)&buf) < 0) {
++		pr_err("mtd_read error while parsing (offset: 0x%X)!\n",
++			offset);
++		goto out_default;
++	}
++
++	if (buf == UBI_EC_MAGIC)
++		return "ubi";
++
++out_default:
++	return "rootfs";
++}
++
+ static int bcm47xxpart_parse(struct mtd_info *master,
+ 			     struct mtd_partition **pparts,
+ 			     struct mtd_part_parser_data *data)
+@@ -73,8 +96,12 @@ static int bcm47xxpart_parse(struct mtd_
+ 	int last_trx_part = -1;
+ 	int possible_nvram_sizes[] = { 0x8000, 0xF000, 0x10000, };
+ 
+-	if (blocksize <= 0x10000)
+-		blocksize = 0x10000;
++	/*
++	 * Some really old flashes (like AT45DB*) had smaller erasesize-s, but
++	 * partitions were aligned to at least 0x1000 anyway.
++	 */
++	if (blocksize < 0x1000)
++		blocksize = 0x1000;
+ 
+ 	/* Alloc */
+ 	parts = kzalloc(sizeof(struct mtd_partition) * BCM47XXPART_MAX_PARTS,
+@@ -186,8 +213,11 @@ static int bcm47xxpart_parse(struct mtd_
+ 			 * we want to have jffs2 (overlay) in the same mtd.
+ 			 */
+ 			if (trx->offset[i]) {
++				const char *name;
++
++				name = bcm47xxpart_trx_data_part_name(master, offset + trx->offset[i]);
+ 				bcm47xxpart_add_part(&parts[curr_part++],
+-						     "rootfs",
++						     name,
+ 						     offset + trx->offset[i],
+ 						     0);
+ 				i++;
+@@ -205,7 +235,8 @@ static int bcm47xxpart_parse(struct mtd_
+ 		}
+ 
+ 		/* Squashfs on devices not using TRX */
+-		if (buf[0x000 / 4] == SQSH_MAGIC) {
++		if (le32_to_cpu(buf[0x000 / 4]) == SQUASHFS_MAGIC ||
++		    buf[0x000 / 4] == SHSQ_MAGIC) {
+ 			bcm47xxpart_add_part(&parts[curr_part++], "rootfs",
+ 					     offset, 0);
+ 			continue;
diff --git a/target/linux/generic/patches-3.18/050-backport_netfilter_rtcache.patch b/target/linux/generic/patches-3.18/050-backport_netfilter_rtcache.patch
new file mode 100644
index 0000000..9f23db6
--- /dev/null
+++ b/target/linux/generic/patches-3.18/050-backport_netfilter_rtcache.patch
@@ -0,0 +1,509 @@
+Subject: netfilter: conntrack: cache route for forwarded connections
+
+... to avoid per-packet FIB lookup if possible.
+
+The cached dst is re-used provided the input interface
+is the same as that of the previous packet in the same direction.
+
+If not, the cached dst is invalidated.
+
+For ipv6 we also need to store sernum, else dst_check doesn't work,
+pointed out by Eric Dumazet.
+
+This should speed up forwarding when conntrack is already in use
+anyway, especially when using reverse path filtering -- active RPF
+enforces two FIB lookups for each packet.
+
+Before the routing cache removal this didn't matter since RPF was performed
+only when route cache didn't yield a result; but without route cache it
+comes at higher price.
+
+Julian Anastasov suggested to add NETDEV_UNREGISTER handler to
+avoid holding on to dsts of 'frozen' conntracks.
+
+Signed-off-by: Florian Westphal <fw@strlen.de>
+
+--- a/include/net/netfilter/nf_conntrack_extend.h
++++ b/include/net/netfilter/nf_conntrack_extend.h
+@@ -30,6 +30,9 @@ enum nf_ct_ext_id {
+ #if IS_ENABLED(CONFIG_NETFILTER_SYNPROXY)
+ 	NF_CT_EXT_SYNPROXY,
+ #endif
++#if IS_ENABLED(CONFIG_NF_CONNTRACK_RTCACHE)
++	NF_CT_EXT_RTCACHE,
++#endif
+ 	NF_CT_EXT_NUM,
+ };
+ 
+@@ -43,6 +46,7 @@ enum nf_ct_ext_id {
+ #define NF_CT_EXT_TIMEOUT_TYPE struct nf_conn_timeout
+ #define NF_CT_EXT_LABELS_TYPE struct nf_conn_labels
+ #define NF_CT_EXT_SYNPROXY_TYPE struct nf_conn_synproxy
++#define NF_CT_EXT_RTCACHE_TYPE struct nf_conn_rtcache
+ 
+ /* Extensions: optional stuff which isn't permanently in struct. */
+ struct nf_ct_ext {
+--- /dev/null
++++ b/include/net/netfilter/nf_conntrack_rtcache.h
+@@ -0,0 +1,34 @@
++#include <linux/gfp.h>
++#include <net/netfilter/nf_conntrack.h>
++#include <net/netfilter/nf_conntrack_extend.h>
++
++struct dst_entry;
++
++struct nf_conn_dst_cache {
++	struct dst_entry *dst;
++	int iif;
++#if IS_ENABLED(CONFIG_NF_CONNTRACK_IPV6)
++	u32 cookie;
++#endif
++
++};
++
++struct nf_conn_rtcache {
++	struct nf_conn_dst_cache cached_dst[IP_CT_DIR_MAX];
++};
++
++static inline
++struct nf_conn_rtcache *nf_ct_rtcache_find(const struct nf_conn *ct)
++{
++#if IS_ENABLED(CONFIG_NF_CONNTRACK_RTCACHE)
++	return nf_ct_ext_find(ct, NF_CT_EXT_RTCACHE);
++#else
++	return NULL;
++#endif
++}
++
++static inline int nf_conn_rtcache_iif_get(const struct nf_conn_rtcache *rtc,
++					  enum ip_conntrack_dir dir)
++{
++	return rtc->cached_dst[dir].iif;
++}
+--- a/net/netfilter/Kconfig
++++ b/net/netfilter/Kconfig
+@@ -106,6 +106,18 @@ config NF_CONNTRACK_EVENTS
+ 
+ 	  If unsure, say `N'.
+ 
++config NF_CONNTRACK_RTCACHE
++	tristate "Cache route entries in conntrack objects"
++	depends on NETFILTER_ADVANCED
++	depends on NF_CONNTRACK
++	help
++	  If this option is enabled, the connection tracking code will
++	  cache routing information for each connection that is being
++	  forwarded, at a cost of 32 bytes per conntrack object.
++
++	  To compile it as a module, choose M here.  If unsure, say N.
++	  The module will be called nf_conntrack_rtcache.
++
+ config NF_CONNTRACK_TIMEOUT
+ 	bool  'Connection tracking timeout'
+ 	depends on NETFILTER_ADVANCED
+--- a/net/netfilter/Makefile
++++ b/net/netfilter/Makefile
+@@ -18,6 +18,9 @@ obj-$(CONFIG_NETFILTER_NETLINK_LOG) += n
+ # connection tracking
+ obj-$(CONFIG_NF_CONNTRACK) += nf_conntrack.o
+ 
++# optional conntrack route cache extension
++obj-$(CONFIG_NF_CONNTRACK_RTCACHE) += nf_conntrack_rtcache.o
++
+ # SCTP protocol connection tracking
+ obj-$(CONFIG_NF_CT_PROTO_DCCP) += nf_conntrack_proto_dccp.o
+ obj-$(CONFIG_NF_CT_PROTO_GRE) += nf_conntrack_proto_gre.o
+--- /dev/null
++++ b/net/netfilter/nf_conntrack_rtcache.c
+@@ -0,0 +1,391 @@
++/* route cache for netfilter.
++ *
++ * (C) 2014 Red Hat GmbH
++ *
++ * This program is free software; you can redistribute it and/or modify
++ * it under the terms of the GNU General Public License version 2 as
++ * published by the Free Software Foundation.
++ */
++
++#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
++
++#include <linux/types.h>
++#include <linux/netfilter.h>
++#include <linux/skbuff.h>
++#include <linux/stddef.h>
++#include <linux/kernel.h>
++#include <linux/netdevice.h>
++#include <linux/export.h>
++#include <linux/module.h>
++
++#include <net/dst.h>
++
++#include <net/netfilter/nf_conntrack.h>
++#include <net/netfilter/nf_conntrack_core.h>
++#include <net/netfilter/nf_conntrack_extend.h>
++#include <net/netfilter/nf_conntrack_rtcache.h>
++
++#if IS_ENABLED(CONFIG_NF_CONNTRACK_IPV6)
++#include <net/ip6_fib.h>
++#endif
++
++static void __nf_conn_rtcache_destroy(struct nf_conn_rtcache *rtc,
++				      enum ip_conntrack_dir dir)
++{
++	struct dst_entry *dst = rtc->cached_dst[dir].dst;
++
++	dst_release(dst);
++}
++
++static void nf_conn_rtcache_destroy(struct nf_conn *ct)
++{
++	struct nf_conn_rtcache *rtc = nf_ct_rtcache_find(ct);
++
++	if (!rtc)
++		return;
++
++	__nf_conn_rtcache_destroy(rtc, IP_CT_DIR_ORIGINAL);
++	__nf_conn_rtcache_destroy(rtc, IP_CT_DIR_REPLY);
++}
++
++static void nf_ct_rtcache_ext_add(struct nf_conn *ct)
++{
++	struct nf_conn_rtcache *rtc;
++
++	rtc = nf_ct_ext_add(ct, NF_CT_EXT_RTCACHE, GFP_ATOMIC);
++	if (rtc) {
++		rtc->cached_dst[IP_CT_DIR_ORIGINAL].iif = -1;
++		rtc->cached_dst[IP_CT_DIR_ORIGINAL].dst = NULL;
++		rtc->cached_dst[IP_CT_DIR_REPLY].iif = -1;
++		rtc->cached_dst[IP_CT_DIR_REPLY].dst = NULL;
++	}
++}
++
++static struct nf_conn_rtcache *nf_ct_rtcache_find_usable(struct nf_conn *ct)
++{
++	if (nf_ct_is_untracked(ct))
++		return NULL;
++	return nf_ct_rtcache_find(ct);
++}
++
++static struct dst_entry *
++nf_conn_rtcache_dst_get(const struct nf_conn_rtcache *rtc,
++			enum ip_conntrack_dir dir)
++{
++	return rtc->cached_dst[dir].dst;
++}
++
++static u32 nf_rtcache_get_cookie(int pf, const struct dst_entry *dst)
++{
++#if IS_ENABLED(CONFIG_NF_CONNTRACK_IPV6)
++	if (pf == NFPROTO_IPV6) {
++		const struct rt6_info *rt = (const struct rt6_info *)dst;
++
++		if (rt->rt6i_node)
++			return (u32)rt->rt6i_node->fn_sernum;
++	}
++#endif
++	return 0;
++}
++
++static void nf_conn_rtcache_dst_set(int pf,
++				    struct nf_conn_rtcache *rtc,
++				    struct dst_entry *dst,
++				    enum ip_conntrack_dir dir, int iif)
++{
++	if (rtc->cached_dst[dir].iif != iif)
++		rtc->cached_dst[dir].iif = iif;
++
++	if (rtc->cached_dst[dir].dst != dst) {
++		struct dst_entry *old;
++
++		dst_hold(dst);
++
++		old = xchg(&rtc->cached_dst[dir].dst, dst);
++		dst_release(old);
++
++#if IS_ENABLED(CONFIG_NF_CONNTRACK_IPV6)
++		if (pf == NFPROTO_IPV6)
++			rtc->cached_dst[dir].cookie =
++				nf_rtcache_get_cookie(pf, dst);
++#endif
++	}
++}
++
++static void nf_conn_rtcache_dst_obsolete(struct nf_conn_rtcache *rtc,
++					 enum ip_conntrack_dir dir)
++{
++	struct dst_entry *old;
++
++	pr_debug("Invalidate iif %d for dir %d on cache %p\n",
++		 rtc->cached_dst[dir].iif, dir, rtc);
++
++	old = xchg(&rtc->cached_dst[dir].dst, NULL);
++	dst_release(old);
++	rtc->cached_dst[dir].iif = -1;
++}
++
++static unsigned int nf_rtcache_in(const struct nf_hook_ops *ops,
++				  struct sk_buff *skb,
++				  const struct net_device *in,
++				  const struct net_device *out,
++				  int (*okfn)(struct sk_buff *))
++{
++	struct nf_conn_rtcache *rtc;
++	enum ip_conntrack_info ctinfo;
++	enum ip_conntrack_dir dir;
++	struct dst_entry *dst;
++	struct nf_conn *ct;
++	int iif;
++	u32 cookie;
++
++	if (skb_dst(skb) || skb->sk)
++		return NF_ACCEPT;
++
++	ct = nf_ct_get(skb, &ctinfo);
++	if (!ct)
++		return NF_ACCEPT;
++
++	rtc = nf_ct_rtcache_find_usable(ct);
++	if (!rtc)
++		return NF_ACCEPT;
++
++	/* if iif changes, don't use cache and let ip stack
++	 * do route lookup.
++	 *
++	 * If rp_filter is enabled it might toss skb, so
++	 * we don't want to avoid these checks.
++	 */
++	dir = CTINFO2DIR(ctinfo);
++	iif = nf_conn_rtcache_iif_get(rtc, dir);
++	if (in->ifindex != iif) {
++		pr_debug("ct %p, iif %d, cached iif %d, skip cached entry\n",
++			 ct, iif, in->ifindex);
++		return NF_ACCEPT;
++	}
++	dst = nf_conn_rtcache_dst_get(rtc, dir);
++	if (dst == NULL)
++		return NF_ACCEPT;
++
++	cookie = nf_rtcache_get_cookie(ops->pf, dst);
++
++	dst = dst_check(dst, cookie);
++	pr_debug("obtained dst %p for skb %p, cookie %d\n", dst, skb, cookie);
++	if (likely(dst))
++		skb_dst_set_noref_force(skb, dst);
++	else
++		nf_conn_rtcache_dst_obsolete(rtc, dir);
++
++	return NF_ACCEPT;
++}
++
++static unsigned int nf_rtcache_forward(const struct nf_hook_ops *ops,
++				       struct sk_buff *skb,
++				       const struct net_device *in,
++				       const struct net_device *out,
++				       int (*okfn)(struct sk_buff *))
++{
++	struct nf_conn_rtcache *rtc;
++	enum ip_conntrack_info ctinfo;
++	enum ip_conntrack_dir dir;
++	struct nf_conn *ct;
++	struct dst_entry *dst = skb_dst(skb);
++	int iif;
++
++	ct = nf_ct_get(skb, &ctinfo);
++	if (!ct)
++		return NF_ACCEPT;
++
++	if (dst && dst_xfrm(dst))
++		return NF_ACCEPT;
++
++	if (!nf_ct_is_confirmed(ct)) {
++		if (WARN_ON(nf_ct_rtcache_find(ct)))
++			return NF_ACCEPT;
++		nf_ct_rtcache_ext_add(ct);
++		return NF_ACCEPT;
++	}
++
++	rtc = nf_ct_rtcache_find_usable(ct);
++	if (!rtc)
++		return NF_ACCEPT;
++
++	dir = CTINFO2DIR(ctinfo);
++	iif = nf_conn_rtcache_iif_get(rtc, dir);
++	pr_debug("ct %p, skb %p, dir %d, iif %d, cached iif %d\n",
++		 ct, skb, dir, iif, in->ifindex);
++	if (likely(in->ifindex == iif))
++		return NF_ACCEPT;
++
++	nf_conn_rtcache_dst_set(ops->pf, rtc, skb_dst(skb), dir, in->ifindex);
++	return NF_ACCEPT;
++}
++
++static int nf_rtcache_dst_remove(struct nf_conn *ct, void *data)
++{
++	struct nf_conn_rtcache *rtc = nf_ct_rtcache_find(ct);
++	struct net_device *dev = data;
++
++	if (!rtc)
++		return 0;
++
++	if (dev->ifindex == rtc->cached_dst[IP_CT_DIR_ORIGINAL].iif ||
++	    dev->ifindex == rtc->cached_dst[IP_CT_DIR_REPLY].iif) {
++		nf_conn_rtcache_dst_obsolete(rtc, IP_CT_DIR_ORIGINAL);
++		nf_conn_rtcache_dst_obsolete(rtc, IP_CT_DIR_REPLY);
++	}
++
++	return 0;
++}
++
++static int nf_rtcache_netdev_event(struct notifier_block *this,
++				   unsigned long event, void *ptr)
++{
++	struct net_device *dev = netdev_notifier_info_to_dev(ptr);
++	struct net *net = dev_net(dev);
++
++	if (event == NETDEV_DOWN)
++		nf_ct_iterate_cleanup(net, nf_rtcache_dst_remove, dev, 0, 0);
++
++	return NOTIFY_DONE;
++}
++
++static struct notifier_block nf_rtcache_notifier = {
++	.notifier_call = nf_rtcache_netdev_event,
++};
++
++static struct nf_hook_ops rtcache_ops[] = {
++	{
++		.hook		= nf_rtcache_in,
++		.owner		= THIS_MODULE,
++		.pf		= NFPROTO_IPV4,
++		.hooknum	= NF_INET_PRE_ROUTING,
++		.priority       = NF_IP_PRI_LAST,
++	},
++	{
++		.hook           = nf_rtcache_forward,
++		.owner          = THIS_MODULE,
++		.pf             = NFPROTO_IPV4,
++		.hooknum        = NF_INET_FORWARD,
++		.priority       = NF_IP_PRI_LAST,
++	},
++#if IS_ENABLED(CONFIG_NF_CONNTRACK_IPV6)
++	{
++		.hook		= nf_rtcache_in,
++		.owner		= THIS_MODULE,
++		.pf		= NFPROTO_IPV6,
++		.hooknum	= NF_INET_PRE_ROUTING,
++		.priority       = NF_IP_PRI_LAST,
++	},
++	{
++		.hook           = nf_rtcache_forward,
++		.owner          = THIS_MODULE,
++		.pf             = NFPROTO_IPV6,
++		.hooknum        = NF_INET_FORWARD,
++		.priority       = NF_IP_PRI_LAST,
++	},
++#endif
++};
++
++static struct nf_ct_ext_type rtcache_extend __read_mostly = {
++	.len	= sizeof(struct nf_conn_rtcache),
++	.align	= __alignof__(struct nf_conn_rtcache),
++	.id	= NF_CT_EXT_RTCACHE,
++	.destroy = nf_conn_rtcache_destroy,
++};
++
++static int __init nf_conntrack_rtcache_init(void)
++{
++	int ret = nf_ct_extend_register(&rtcache_extend);
++
++	if (ret < 0) {
++		pr_err("nf_conntrack_rtcache: Unable to register extension\n");
++		return ret;
++	}
++
++	ret = nf_register_hooks(rtcache_ops, ARRAY_SIZE(rtcache_ops));
++	if (ret < 0) {
++		nf_ct_extend_unregister(&rtcache_extend);
++		return ret;
++	}
++
++	ret = register_netdevice_notifier(&nf_rtcache_notifier);
++	if (ret) {
++		nf_unregister_hooks(rtcache_ops, ARRAY_SIZE(rtcache_ops));
++		nf_ct_extend_unregister(&rtcache_extend);
++	}
++
++	return ret;
++}
++
++static int nf_rtcache_ext_remove(struct nf_conn *ct, void *data)
++{
++	struct nf_conn_rtcache *rtc = nf_ct_rtcache_find(ct);
++
++	return rtc != NULL;
++}
++
++static bool __exit nf_conntrack_rtcache_wait_for_dying(struct net *net)
++{
++	bool wait = false;
++	int cpu;
++
++	for_each_possible_cpu(cpu) {
++		struct nf_conntrack_tuple_hash *h;
++		struct hlist_nulls_node *n;
++		struct nf_conn *ct;
++		struct ct_pcpu *pcpu = per_cpu_ptr(net->ct.pcpu_lists, cpu);
++
++		rcu_read_lock();
++		spin_lock_bh(&pcpu->lock);
++
++		hlist_nulls_for_each_entry(h, n, &pcpu->dying, hnnode) {
++			ct = nf_ct_tuplehash_to_ctrack(h);
++			if (nf_ct_rtcache_find(ct) != NULL) {
++				wait = true;
++				break;
++			}
++		}
++		spin_unlock_bh(&pcpu->lock);
++		rcu_read_unlock();
++	}
++
++	return wait;
++}
++
++static void __exit nf_conntrack_rtcache_fini(void)
++{
++	struct net *net;
++	int count = 0;
++
++	/* remove hooks so no new connections get rtcache extension */
++	nf_unregister_hooks(rtcache_ops, ARRAY_SIZE(rtcache_ops));
++
++	synchronize_net();
++
++	unregister_netdevice_notifier(&nf_rtcache_notifier);
++
++	rtnl_lock();
++
++	/* zap all conntracks with rtcache extension */
++	for_each_net(net)
++		nf_ct_iterate_cleanup(net, nf_rtcache_ext_remove, NULL, 0, 0);
++
++	for_each_net(net) {
++		/* .. and make sure they're gone from dying list, too */
++		while (nf_conntrack_rtcache_wait_for_dying(net)) {
++			msleep(200);
++			WARN_ONCE(++count > 25, "Waiting for all rtcache conntracks to go away\n");
++		}
++	}
++
++	rtnl_unlock();
++	synchronize_net();
++	nf_ct_extend_unregister(&rtcache_extend);
++}
++module_init(nf_conntrack_rtcache_init);
++module_exit(nf_conntrack_rtcache_fini);
++
++MODULE_LICENSE("GPL");
++MODULE_AUTHOR("Florian Westphal <fw@strlen.de>");
++MODULE_DESCRIPTION("Conntrack route cache extension");
diff --git a/target/linux/generic/patches-3.18/051-02-bridge-allow-setting-hash_max-multicast_router-if-in.patch b/target/linux/generic/patches-3.18/051-02-bridge-allow-setting-hash_max-multicast_router-if-in.patch
new file mode 100644
index 0000000..f7f88f8
--- /dev/null
+++ b/target/linux/generic/patches-3.18/051-02-bridge-allow-setting-hash_max-multicast_router-if-in.patch
@@ -0,0 +1,99 @@
+From 6ae4ae8e512bd229f806c22f8a2cd751e4f987c2 Mon Sep 17 00:00:00 2001
+From: =?UTF-8?q?Linus=20L=C3=BCssing?= <linus.luessing@c0d3.blue>
+Date: Sat, 23 May 2015 03:12:34 +0200
+Subject: [PATCH] bridge: allow setting hash_max + multicast_router if
+ interface is down
+MIME-Version: 1.0
+Content-Type: text/plain; charset=UTF-8
+Content-Transfer-Encoding: 8bit
+
+Network managers like netifd (used in OpenWRT for instance) try to
+configure interface options after creation but before setting the
+interface up.
+
+Unfortunately the sysfs / bridge currently only allows to configure the
+hash_max and multicast_router options when the bridge interface is up.
+But since br_multicast_init() doesn't start any timers and only sets
+default values and initializes timers it should be save to reconfigure
+the default values after that, before things actually get active after
+the bridge is set up.
+
+Signed-off-by: Linus Lüssing <linus.luessing@c0d3.blue>
+Signed-off-by: David S. Miller <davem@davemloft.net>
+---
+ net/bridge/br_multicast.c |   24 +++---------------------
+ 1 file changed, 3 insertions(+), 21 deletions(-)
+
+--- a/net/bridge/br_multicast.c
++++ b/net/bridge/br_multicast.c
+@@ -1948,11 +1948,9 @@ out:
+ 
+ int br_multicast_set_router(struct net_bridge *br, unsigned long val)
+ {
+-	int err = -ENOENT;
++	int err = -EINVAL;
+ 
+ 	spin_lock_bh(&br->multicast_lock);
+-	if (!netif_running(br->dev))
+-		goto unlock;
+ 
+ 	switch (val) {
+ 	case 0:
+@@ -1963,13 +1961,8 @@ int br_multicast_set_router(struct net_b
+ 		br->multicast_router = val;
+ 		err = 0;
+ 		break;
+-
+-	default:
+-		err = -EINVAL;
+-		break;
+ 	}
+ 
+-unlock:
+ 	spin_unlock_bh(&br->multicast_lock);
+ 
+ 	return err;
+@@ -1978,11 +1971,9 @@ unlock:
+ int br_multicast_set_port_router(struct net_bridge_port *p, unsigned long val)
+ {
+ 	struct net_bridge *br = p->br;
+-	int err = -ENOENT;
++	int err = -EINVAL;
+ 
+ 	spin_lock(&br->multicast_lock);
+-	if (!netif_running(br->dev) || p->state == BR_STATE_DISABLED)
+-		goto unlock;
+ 
+ 	switch (val) {
+ 	case 0:
+@@ -2004,13 +1995,8 @@ int br_multicast_set_port_router(struct
+ 
+ 		br_multicast_add_router(br, p);
+ 		break;
+-
+-	default:
+-		err = -EINVAL;
+-		break;
+ 	}
+ 
+-unlock:
+ 	spin_unlock(&br->multicast_lock);
+ 
+ 	return err;
+@@ -2115,15 +2101,11 @@ unlock:
+ 
+ int br_multicast_set_hash_max(struct net_bridge *br, unsigned long val)
+ {
+-	int err = -ENOENT;
++	int err = -EINVAL;
+ 	u32 old;
+ 	struct net_bridge_mdb_htable *mdb;
+ 
+ 	spin_lock_bh(&br->multicast_lock);
+-	if (!netif_running(br->dev))
+-		goto unlock;
+-
+-	err = -EINVAL;
+ 	if (!is_power_of_2(val))
+ 		goto unlock;
+ 
diff --git a/target/linux/generic/patches-3.18/060-mips_decompressor_memmove.patch b/target/linux/generic/patches-3.18/060-mips_decompressor_memmove.patch
new file mode 100644
index 0000000..d215b80
--- /dev/null
+++ b/target/linux/generic/patches-3.18/060-mips_decompressor_memmove.patch
@@ -0,0 +1,22 @@
+--- a/arch/mips/boot/compressed/string.c
++++ b/arch/mips/boot/compressed/string.c
+@@ -26,3 +26,19 @@ void *memset(void *s, int c, size_t n)
+ 		ss[i] = c;
+ 	return s;
+ }
++
++void *memmove(void *__dest, __const void *__src, size_t count)
++{
++	unsigned char *d = __dest;
++	const unsigned char *s = __src;
++
++	if (__dest == __src)
++		return __dest;
++
++	if (__dest < __src)
++		return memcpy(__dest, __src, count);
++
++	while (count--)
++		d[count] = s[count];
++	return __dest;
++}
diff --git a/target/linux/generic/patches-3.18/070-bgmac-register-napi-before-the-device.patch b/target/linux/generic/patches-3.18/070-bgmac-register-napi-before-the-device.patch
new file mode 100644
index 0000000..aa45860
--- /dev/null
+++ b/target/linux/generic/patches-3.18/070-bgmac-register-napi-before-the-device.patch
@@ -0,0 +1,44 @@
+From 6216642f200258708e47170ff14ba8ecb486f4f0 Mon Sep 17 00:00:00 2001
+From: Hauke Mehrtens <hauke@hauke-m.de>
+Date: Sun, 18 Jan 2015 19:49:58 +0100
+Subject: [PATCH] bgmac: register napi before the device
+
+napi should get registered before the netdev and not after.
+
+Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>
+Signed-off-by: David S. Miller <davem@davemloft.net>
+---
+ drivers/net/ethernet/broadcom/bgmac.c | 6 +++---
+ 1 file changed, 3 insertions(+), 3 deletions(-)
+
+--- a/drivers/net/ethernet/broadcom/bgmac.c
++++ b/drivers/net/ethernet/broadcom/bgmac.c
+@@ -1515,6 +1515,8 @@ static int bgmac_probe(struct bcma_devic
+ 	if (core->bus->sprom.boardflags_lo & BGMAC_BFL_ENETADM)
+ 		bgmac_warn(bgmac, "Support for ADMtek ethernet switch not implemented\n");
+ 
++	netif_napi_add(net_dev, &bgmac->napi, bgmac_poll, BGMAC_WEIGHT);
++
+ 	err = bgmac_mii_register(bgmac);
+ 	if (err) {
+ 		bgmac_err(bgmac, "Cannot register MDIO\n");
+@@ -1529,8 +1531,6 @@ static int bgmac_probe(struct bcma_devic
+ 
+ 	netif_carrier_off(net_dev);
+ 
+-	netif_napi_add(net_dev, &bgmac->napi, bgmac_poll, BGMAC_WEIGHT);
+-
+ 	return 0;
+ 
+ err_mii_unregister:
+@@ -1549,9 +1549,9 @@ static void bgmac_remove(struct bcma_dev
+ {
+ 	struct bgmac *bgmac = bcma_get_drvdata(core);
+ 
+-	netif_napi_del(&bgmac->napi);
+ 	unregister_netdev(bgmac->net_dev);
+ 	bgmac_mii_unregister(bgmac);
++	netif_napi_del(&bgmac->napi);
+ 	bgmac_dma_free(bgmac);
+ 	bcma_set_drvdata(core, NULL);
+ 	free_netdev(bgmac->net_dev);
diff --git a/target/linux/generic/patches-3.18/071-bgmac-activate-irqs-only-if-there-is-nothing-to-poll.patch b/target/linux/generic/patches-3.18/071-bgmac-activate-irqs-only-if-there-is-nothing-to-poll.patch
new file mode 100644
index 0000000..cc43d36
--- /dev/null
+++ b/target/linux/generic/patches-3.18/071-bgmac-activate-irqs-only-if-there-is-nothing-to-poll.patch
@@ -0,0 +1,30 @@
+From 43f159c60a99318b1ef7d1d7c16c4dfdd06bfd90 Mon Sep 17 00:00:00 2001
+From: Hauke Mehrtens <hauke@hauke-m.de>
+Date: Sun, 18 Jan 2015 19:49:59 +0100
+Subject: [PATCH] bgmac: activate irqs only if there is nothing to poll
+
+IRQs should only get activated when there is nothing to poll in the
+queue any more and to after every poll.
+
+Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>
+Signed-off-by: David S. Miller <davem@davemloft.net>
+---
+ drivers/net/ethernet/broadcom/bgmac.c | 6 +++---
+ 1 file changed, 3 insertions(+), 3 deletions(-)
+
+--- a/drivers/net/ethernet/broadcom/bgmac.c
++++ b/drivers/net/ethernet/broadcom/bgmac.c
+@@ -1167,10 +1167,10 @@ static int bgmac_poll(struct napi_struct
+ 		bgmac->int_status = 0;
+ 	}
+ 
+-	if (handled < weight)
++	if (handled < weight) {
+ 		napi_complete(napi);
+-
+-	bgmac_chip_intrs_on(bgmac);
++		bgmac_chip_intrs_on(bgmac);
++	}
+ 
+ 	return handled;
+ }
diff --git a/target/linux/generic/patches-3.18/072-bgmac-fix-device-initialization-on-Northstar-SoCs-co.patch b/target/linux/generic/patches-3.18/072-bgmac-fix-device-initialization-on-Northstar-SoCs-co.patch
new file mode 100644
index 0000000..121d2f4
--- /dev/null
+++ b/target/linux/generic/patches-3.18/072-bgmac-fix-device-initialization-on-Northstar-SoCs-co.patch
@@ -0,0 +1,40 @@
+From 21697336d46b71dd031f29e426dda0b1e7f06cc0 Mon Sep 17 00:00:00 2001
+From: =?UTF-8?q?Rafa=C5=82=20Mi=C5=82ecki?= <zajec5@gmail.com>
+Date: Wed, 11 Feb 2015 18:06:34 +0100
+Subject: [PATCH] bgmac: fix device initialization on Northstar SoCs (condition
+ typo)
+MIME-Version: 1.0
+Content-Type: text/plain; charset=UTF-8
+Content-Transfer-Encoding: 8bit
+
+On Northstar (Broadcom's ARM architecture) we need to manually enable
+all cores. Code for that is already in place, but the condition for it
+was wrong.
+
+Signed-off-by: Rafał Miłecki <zajec5@gmail.com>
+Signed-off-by: David S. Miller <davem@davemloft.net>
+---
+ drivers/net/ethernet/broadcom/bgmac.c | 5 +++--
+ 1 file changed, 3 insertions(+), 2 deletions(-)
+
+--- a/drivers/net/ethernet/broadcom/bgmac.c
++++ b/drivers/net/ethernet/broadcom/bgmac.c
+@@ -1412,6 +1412,7 @@ static void bgmac_mii_unregister(struct
+ /* http://bcm-v4.sipsolutions.net/mac-gbit/gmac/chipattach */
+ static int bgmac_probe(struct bcma_device *core)
+ {
++	struct bcma_chipinfo *ci = &core->bus->chipinfo;
+ 	struct net_device *net_dev;
+ 	struct bgmac *bgmac;
+ 	struct ssb_sprom *sprom = &core->bus->sprom;
+@@ -1474,8 +1475,8 @@ static int bgmac_probe(struct bcma_devic
+ 	bgmac_chip_reset(bgmac);
+ 
+ 	/* For Northstar, we have to take all GMAC core out of reset */
+-	if (core->id.id == BCMA_CHIP_ID_BCM4707 ||
+-	    core->id.id == BCMA_CHIP_ID_BCM53018) {
++	if (ci->id == BCMA_CHIP_ID_BCM4707 ||
++	    ci->id == BCMA_CHIP_ID_BCM53018) {
+ 		struct bcma_device *ns_core;
+ 		int ns_gmac;
+ 
diff --git a/target/linux/generic/patches-3.18/073-bgmac-Clean-warning-messages.patch b/target/linux/generic/patches-3.18/073-bgmac-Clean-warning-messages.patch
new file mode 100644
index 0000000..17fe5df
--- /dev/null
+++ b/target/linux/generic/patches-3.18/073-bgmac-Clean-warning-messages.patch
@@ -0,0 +1,50 @@
+From 8edfe3b6fad28da191c8fa15e4e0d8f7335a0091 Mon Sep 17 00:00:00 2001
+From: Peter Senna Tschudin <peter.senna@gmail.com>
+Date: Sat, 7 Mar 2015 12:10:26 +0100
+Subject: [PATCH] bgmac: Clean warning messages
+MIME-Version: 1.0
+Content-Type: text/plain; charset=UTF-8
+Content-Transfer-Encoding: 8bit
+
+On my test environment the throughput of a file transfer drops
+from 4.4MBps to 116KBps due the number of repeated warning
+messages. This patch removes the warning messages as DMA works
+correctly with addresses using 0xC0000000 bits.
+
+Signed-off-by: Peter Senna Tschudin <peter.senna@gmail.com>
+Acked-by: Rafał Miłecki <zajec5@gmail.com>
+Signed-off-by: David S. Miller <davem@davemloft.net>
+---
+ drivers/net/ethernet/broadcom/bgmac.c | 7 -------
+ 1 file changed, 7 deletions(-)
+
+--- a/drivers/net/ethernet/broadcom/bgmac.c
++++ b/drivers/net/ethernet/broadcom/bgmac.c
+@@ -302,9 +302,6 @@ static int bgmac_dma_rx_skb_for_slot(str
+ 	slot->skb = skb;
+ 	slot->dma_addr = dma_addr;
+ 
+-	if (slot->dma_addr & 0xC0000000)
+-		bgmac_warn(bgmac, "DMA address using 0xC0000000 bit(s), it may need translation trick\n");
+-
+ 	return 0;
+ }
+ 
+@@ -505,8 +502,6 @@ static int bgmac_dma_alloc(struct bgmac
+ 				  ring->mmio_base);
+ 			goto err_dma_free;
+ 		}
+-		if (ring->dma_base & 0xC0000000)
+-			bgmac_warn(bgmac, "DMA address using 0xC0000000 bit(s), it may need translation trick\n");
+ 
+ 		ring->unaligned = bgmac_dma_unaligned(bgmac, ring,
+ 						      BGMAC_DMA_RING_TX);
+@@ -536,8 +531,6 @@ static int bgmac_dma_alloc(struct bgmac
+ 			err = -ENOMEM;
+ 			goto err_dma_free;
+ 		}
+-		if (ring->dma_base & 0xC0000000)
+-			bgmac_warn(bgmac, "DMA address using 0xC0000000 bit(s), it may need translation trick\n");
+ 
+ 		ring->unaligned = bgmac_dma_unaligned(bgmac, ring,
+ 						      BGMAC_DMA_RING_RX);
diff --git a/target/linux/generic/patches-3.18/074-bgmac-register-fixed-PHY-for-ARM-BCM470X-BCM5301X-ch.patch b/target/linux/generic/patches-3.18/074-bgmac-register-fixed-PHY-for-ARM-BCM470X-BCM5301X-ch.patch
new file mode 100644
index 0000000..9f0baff
--- /dev/null
+++ b/target/linux/generic/patches-3.18/074-bgmac-register-fixed-PHY-for-ARM-BCM470X-BCM5301X-ch.patch
@@ -0,0 +1,76 @@
+From c25b23b8a387e7d31f7a74af8e37b61e9e6ebb21 Mon Sep 17 00:00:00 2001
+From: =?UTF-8?q?Rafa=C5=82=20Mi=C5=82ecki?= <zajec5@gmail.com>
+Date: Fri, 20 Mar 2015 23:14:31 +0100
+Subject: [PATCH] bgmac: register fixed PHY for ARM BCM470X / BCM5301X chipsets
+MIME-Version: 1.0
+Content-Type: text/plain; charset=UTF-8
+Content-Transfer-Encoding: 8bit
+
+On ARM SoCs with bgmac Ethernet hardware we don't have any normal PHY.
+There is always a switch attached but it's not even controlled over MDIO
+like in case of MIPS devices.
+We need a fixed PHY to be able to send/receive packets from the switch.
+
+Signed-off-by: Rafał Miłecki <zajec5@gmail.com>
+Signed-off-by: David S. Miller <davem@davemloft.net>
+---
+ drivers/net/ethernet/broadcom/bgmac.c | 34 ++++++++++++++++++++++++++++++++++
+ 1 file changed, 34 insertions(+)
+
+--- a/drivers/net/ethernet/broadcom/bgmac.c
++++ b/drivers/net/ethernet/broadcom/bgmac.c
+@@ -14,6 +14,7 @@
+ #include <linux/etherdevice.h>
+ #include <linux/mii.h>
+ #include <linux/phy.h>
++#include <linux/phy_fixed.h>
+ #include <linux/interrupt.h>
+ #include <linux/dma-mapping.h>
+ #include <bcm47xx_nvram.h>
+@@ -1330,13 +1331,46 @@ static void bgmac_adjust_link(struct net
+ 	}
+ }
+ 
++static int bgmac_fixed_phy_register(struct bgmac *bgmac)
++{
++	struct fixed_phy_status fphy_status = {
++		.link = 1,
++		.speed = SPEED_1000,
++		.duplex = DUPLEX_FULL,
++	};
++	struct phy_device *phy_dev;
++	int err;
++
++	phy_dev = fixed_phy_register(PHY_POLL, &fphy_status, NULL);
++	if (!phy_dev || IS_ERR(phy_dev)) {
++		bgmac_err(bgmac, "Failed to register fixed PHY device\n");
++		return -ENODEV;
++	}
++
++	err = phy_connect_direct(bgmac->net_dev, phy_dev, bgmac_adjust_link,
++				 PHY_INTERFACE_MODE_MII);
++	if (err) {
++		bgmac_err(bgmac, "Connecting PHY failed\n");
++		return err;
++	}
++
++	bgmac->phy_dev = phy_dev;
++
++	return err;
++}
++
+ static int bgmac_mii_register(struct bgmac *bgmac)
+ {
++	struct bcma_chipinfo *ci = &bgmac->core->bus->chipinfo;
+ 	struct mii_bus *mii_bus;
+ 	struct phy_device *phy_dev;
+ 	char bus_id[MII_BUS_ID_SIZE + 3];
+ 	int i, err = 0;
+ 
++	if (ci->id == BCMA_CHIP_ID_BCM4707 ||
++	    ci->id == BCMA_CHIP_ID_BCM53018)
++		return bgmac_fixed_phy_register(bgmac);
++
+ 	mii_bus = mdiobus_alloc();
+ 	if (!mii_bus)
+ 		return -ENOMEM;
diff --git a/target/linux/generic/patches-3.18/075-bgmac-allow-enabling-on-ARCH_BCM_5301X.patch b/target/linux/generic/patches-3.18/075-bgmac-allow-enabling-on-ARCH_BCM_5301X.patch
new file mode 100644
index 0000000..4513667
--- /dev/null
+++ b/target/linux/generic/patches-3.18/075-bgmac-allow-enabling-on-ARCH_BCM_5301X.patch
@@ -0,0 +1,28 @@
+From fc300dc3733fdc328e6e10c7b8379b60c26cd648 Mon Sep 17 00:00:00 2001
+From: =?UTF-8?q?Rafa=C5=82=20Mi=C5=82ecki?= <zajec5@gmail.com>
+Date: Fri, 20 Mar 2015 23:14:32 +0100
+Subject: [PATCH] bgmac: allow enabling on ARCH_BCM_5301X
+MIME-Version: 1.0
+Content-Type: text/plain; charset=UTF-8
+Content-Transfer-Encoding: 8bit
+
+Home routers based on ARM SoCs like BCM4708 also have bcma bus with core
+supported by bgmac.
+
+Signed-off-by: Rafał Miłecki <zajec5@gmail.com>
+Signed-off-by: David S. Miller <davem@davemloft.net>
+---
+ drivers/net/ethernet/broadcom/Kconfig | 2 +-
+ 1 file changed, 1 insertion(+), 1 deletion(-)
+
+--- a/drivers/net/ethernet/broadcom/Kconfig
++++ b/drivers/net/ethernet/broadcom/Kconfig
+@@ -143,7 +143,7 @@ config BNX2X_SRIOV
+ 
+ config BGMAC
+ 	tristate "BCMA bus GBit core support"
+-	depends on BCMA_HOST_SOC && HAS_DMA && BCM47XX
++	depends on BCMA_HOST_SOC && HAS_DMA && (BCM47XX || ARCH_BCM_5301X)
+ 	select PHYLIB
+ 	---help---
+ 	  This driver supports GBit MAC and BCM4706 GBit MAC cores on BCMA bus.
diff --git a/target/linux/generic/patches-3.18/076-net-phy-export-fixed_phy_register.patch b/target/linux/generic/patches-3.18/076-net-phy-export-fixed_phy_register.patch
new file mode 100644
index 0000000..939016c
--- /dev/null
+++ b/target/linux/generic/patches-3.18/076-net-phy-export-fixed_phy_register.patch
@@ -0,0 +1,30 @@
+From 37e9a6904520b525b542ecd67201164d06fdb95a Mon Sep 17 00:00:00 2001
+From: Mark Salter <msalter@redhat.com>
+Date: Thu, 11 Dec 2014 23:03:26 -0500
+Subject: [PATCH] net: phy: export fixed_phy_register()
+
+When building the bcmgenet driver as module, I get:
+
+ERROR: "fixed_phy_register" [drivers/net/ethernet/broadcom/genet/genet.ko] undefined!
+
+commit b0ba512e225d72 ("net: bcmgenet: enable driver to work without device
+tree") which added a call to fixed_phy_register. But fixed_phy_register
+needs to be exported if used from a module.
+
+Signed-off-by: Mark Salter <msalter@redhat.com>
+Acked-by: Florian Fainelli <f.fainelli@gmail.com>
+Signed-off-by: David S. Miller <davem@davemloft.net>
+---
+ drivers/net/phy/fixed.c | 1 +
+ 1 file changed, 1 insertion(+)
+
+--- a/drivers/net/phy/fixed.c
++++ b/drivers/net/phy/fixed.c
+@@ -274,6 +274,7 @@ struct phy_device *fixed_phy_register(un
+ 
+ 	return phy;
+ }
++EXPORT_SYMBOL_GPL(fixed_phy_register);
+ 
+ static int __init fixed_mdio_bus_init(void)
+ {
diff --git a/target/linux/generic/patches-3.18/077-01-bgmac-fix-descriptor-frame-start-end-definitions.patch b/target/linux/generic/patches-3.18/077-01-bgmac-fix-descriptor-frame-start-end-definitions.patch
new file mode 100644
index 0000000..fdfae3a
--- /dev/null
+++ b/target/linux/generic/patches-3.18/077-01-bgmac-fix-descriptor-frame-start-end-definitions.patch
@@ -0,0 +1,24 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Date: Mon, 23 Mar 2015 02:40:06 +0100
+Subject: [PATCH] bgmac: fix descriptor frame start/end definitions
+
+The start-of-frame and end-of-frame bits were accidentally swapped.
+In the current code it does not make any difference, since they are
+always used together.
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+---
+
+--- a/drivers/net/ethernet/broadcom/bgmac.h
++++ b/drivers/net/ethernet/broadcom/bgmac.h
+@@ -345,8 +345,8 @@
+ 
+ #define BGMAC_DESC_CTL0_EOT			0x10000000	/* End of ring */
+ #define BGMAC_DESC_CTL0_IOC			0x20000000	/* IRQ on complete */
+-#define BGMAC_DESC_CTL0_SOF			0x40000000	/* Start of frame */
+-#define BGMAC_DESC_CTL0_EOF			0x80000000	/* End of frame */
++#define BGMAC_DESC_CTL0_EOF			0x40000000	/* End of frame */
++#define BGMAC_DESC_CTL0_SOF			0x80000000	/* Start of frame */
+ #define BGMAC_DESC_CTL1_LEN			0x00001FFF
+ 
+ #define BGMAC_PHY_NOREGS			0x1E
diff --git a/target/linux/generic/patches-3.18/077-02-bgmac-implement-GRO-and-use-build_skb.patch b/target/linux/generic/patches-3.18/077-02-bgmac-implement-GRO-and-use-build_skb.patch
new file mode 100644
index 0000000..2a2df60
--- /dev/null
+++ b/target/linux/generic/patches-3.18/077-02-bgmac-implement-GRO-and-use-build_skb.patch
@@ -0,0 +1,189 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Date: Mon, 23 Mar 2015 02:41:25 +0100
+Subject: [PATCH] bgmac: implement GRO and use build_skb
+
+This improves performance for routing and local rx
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+---
+
+--- a/drivers/net/ethernet/broadcom/bgmac.c
++++ b/drivers/net/ethernet/broadcom/bgmac.c
+@@ -276,31 +276,31 @@ static int bgmac_dma_rx_skb_for_slot(str
+ 				     struct bgmac_slot_info *slot)
+ {
+ 	struct device *dma_dev = bgmac->core->dma_dev;
+-	struct sk_buff *skb;
+ 	dma_addr_t dma_addr;
+ 	struct bgmac_rx_header *rx;
++	void *buf;
+ 
+ 	/* Alloc skb */
+-	skb = netdev_alloc_skb(bgmac->net_dev, BGMAC_RX_BUF_SIZE);
+-	if (!skb)
++	buf = netdev_alloc_frag(BGMAC_RX_ALLOC_SIZE);
++	if (!buf)
+ 		return -ENOMEM;
+ 
+ 	/* Poison - if everything goes fine, hardware will overwrite it */
+-	rx = (struct bgmac_rx_header *)skb->data;
++	rx = buf;
+ 	rx->len = cpu_to_le16(0xdead);
+ 	rx->flags = cpu_to_le16(0xbeef);
+ 
+ 	/* Map skb for the DMA */
+-	dma_addr = dma_map_single(dma_dev, skb->data,
+-				  BGMAC_RX_BUF_SIZE, DMA_FROM_DEVICE);
++	dma_addr = dma_map_single(dma_dev, buf, BGMAC_RX_BUF_SIZE,
++				  DMA_FROM_DEVICE);
+ 	if (dma_mapping_error(dma_dev, dma_addr)) {
+ 		bgmac_err(bgmac, "DMA mapping error\n");
+-		dev_kfree_skb(skb);
++		put_page(virt_to_head_page(buf));
+ 		return -ENOMEM;
+ 	}
+ 
+ 	/* Update the slot */
+-	slot->skb = skb;
++	slot->buf = buf;
+ 	slot->dma_addr = dma_addr;
+ 
+ 	return 0;
+@@ -343,8 +343,9 @@ static int bgmac_dma_rx_read(struct bgma
+ 	while (ring->start != ring->end) {
+ 		struct device *dma_dev = bgmac->core->dma_dev;
+ 		struct bgmac_slot_info *slot = &ring->slots[ring->start];
+-		struct sk_buff *skb = slot->skb;
+-		struct bgmac_rx_header *rx;
++		struct bgmac_rx_header *rx = slot->buf;
++		struct sk_buff *skb;
++		void *buf = slot->buf;
+ 		u16 len, flags;
+ 
+ 		/* Unmap buffer to make it accessible to the CPU */
+@@ -352,7 +353,6 @@ static int bgmac_dma_rx_read(struct bgma
+ 					BGMAC_RX_BUF_SIZE, DMA_FROM_DEVICE);
+ 
+ 		/* Get info from the header */
+-		rx = (struct bgmac_rx_header *)skb->data;
+ 		len = le16_to_cpu(rx->len);
+ 		flags = le16_to_cpu(rx->flags);
+ 
+@@ -393,12 +393,13 @@ static int bgmac_dma_rx_read(struct bgma
+ 			dma_unmap_single(dma_dev, old_dma_addr,
+ 					 BGMAC_RX_BUF_SIZE, DMA_FROM_DEVICE);
+ 
++			skb = build_skb(buf, BGMAC_RX_ALLOC_SIZE);
+ 			skb_put(skb, BGMAC_RX_FRAME_OFFSET + len);
+ 			skb_pull(skb, BGMAC_RX_FRAME_OFFSET);
+ 
+ 			skb_checksum_none_assert(skb);
+ 			skb->protocol = eth_type_trans(skb, bgmac->net_dev);
+-			netif_receive_skb(skb);
++			napi_gro_receive(&bgmac->napi, skb);
+ 			handled++;
+ 		} while (0);
+ 
+@@ -434,12 +435,11 @@ static bool bgmac_dma_unaligned(struct b
+ 	return false;
+ }
+ 
+-static void bgmac_dma_ring_free(struct bgmac *bgmac,
+-				struct bgmac_dma_ring *ring)
++static void bgmac_dma_tx_ring_free(struct bgmac *bgmac,
++				   struct bgmac_dma_ring *ring)
+ {
+ 	struct device *dma_dev = bgmac->core->dma_dev;
+ 	struct bgmac_slot_info *slot;
+-	int size;
+ 	int i;
+ 
+ 	for (i = 0; i < ring->num_slots; i++) {
+@@ -451,23 +451,55 @@ static void bgmac_dma_ring_free(struct b
+ 			dev_kfree_skb(slot->skb);
+ 		}
+ 	}
++}
++
++static void bgmac_dma_rx_ring_free(struct bgmac *bgmac,
++				   struct bgmac_dma_ring *ring)
++{
++	struct device *dma_dev = bgmac->core->dma_dev;
++	struct bgmac_slot_info *slot;
++	int i;
++
++	for (i = 0; i < ring->num_slots; i++) {
++		slot = &ring->slots[i];
++		if (!slot->buf)
++			continue;
+ 
+-	if (ring->cpu_base) {
+-		/* Free ring of descriptors */
+-		size = ring->num_slots * sizeof(struct bgmac_dma_desc);
+-		dma_free_coherent(dma_dev, size, ring->cpu_base,
+-				  ring->dma_base);
++		if (slot->dma_addr)
++			dma_unmap_single(dma_dev, slot->dma_addr,
++					 BGMAC_RX_BUF_SIZE,
++					 DMA_FROM_DEVICE);
++		put_page(virt_to_head_page(slot->buf));
+ 	}
+ }
+ 
++static void bgmac_dma_ring_desc_free(struct bgmac *bgmac,
++				     struct bgmac_dma_ring *ring)
++{
++	struct device *dma_dev = bgmac->core->dma_dev;
++	int size;
++
++	if (!ring->cpu_base)
++	    return;
++
++	/* Free ring of descriptors */
++	size = ring->num_slots * sizeof(struct bgmac_dma_desc);
++	dma_free_coherent(dma_dev, size, ring->cpu_base,
++			  ring->dma_base);
++}
++
+ static void bgmac_dma_free(struct bgmac *bgmac)
+ {
+ 	int i;
+ 
+-	for (i = 0; i < BGMAC_MAX_TX_RINGS; i++)
+-		bgmac_dma_ring_free(bgmac, &bgmac->tx_ring[i]);
+-	for (i = 0; i < BGMAC_MAX_RX_RINGS; i++)
+-		bgmac_dma_ring_free(bgmac, &bgmac->rx_ring[i]);
++	for (i = 0; i < BGMAC_MAX_TX_RINGS; i++) {
++		bgmac_dma_tx_ring_free(bgmac, &bgmac->tx_ring[i]);
++		bgmac_dma_ring_desc_free(bgmac, &bgmac->tx_ring[i]);
++	}
++	for (i = 0; i < BGMAC_MAX_RX_RINGS; i++) {
++		bgmac_dma_rx_ring_free(bgmac, &bgmac->rx_ring[i]);
++		bgmac_dma_ring_desc_free(bgmac, &bgmac->rx_ring[i]);
++	}
+ }
+ 
+ static int bgmac_dma_alloc(struct bgmac *bgmac)
+--- a/drivers/net/ethernet/broadcom/bgmac.h
++++ b/drivers/net/ethernet/broadcom/bgmac.h
+@@ -362,6 +362,8 @@
+ #define BGMAC_RX_FRAME_OFFSET			30		/* There are 2 unused bytes between header and real data */
+ #define BGMAC_RX_MAX_FRAME_SIZE			1536		/* Copied from b44/tg3 */
+ #define BGMAC_RX_BUF_SIZE			(BGMAC_RX_FRAME_OFFSET + BGMAC_RX_MAX_FRAME_SIZE)
++#define BGMAC_RX_ALLOC_SIZE			(SKB_DATA_ALIGN(BGMAC_RX_BUF_SIZE) + \
++						 SKB_DATA_ALIGN(sizeof(struct skb_shared_info)))
+ 
+ #define BGMAC_BFL_ENETROBO			0x0010		/* has ephy roboswitch spi */
+ #define BGMAC_BFL_ENETADM			0x0080		/* has ADMtek switch */
+@@ -383,7 +385,10 @@
+ #define ETHER_MAX_LEN   1518
+ 
+ struct bgmac_slot_info {
+-	struct sk_buff *skb;
++	union {
++		struct sk_buff *skb;
++		void *buf;
++	};
+ 	dma_addr_t dma_addr;
+ };
+ 
diff --git a/target/linux/generic/patches-3.18/077-03-bgmac-implement-scatter-gather-support.patch b/target/linux/generic/patches-3.18/077-03-bgmac-implement-scatter-gather-support.patch
new file mode 100644
index 0000000..5cb21a5
--- /dev/null
+++ b/target/linux/generic/patches-3.18/077-03-bgmac-implement-scatter-gather-support.patch
@@ -0,0 +1,267 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Date: Mon, 23 Mar 2015 02:42:26 +0100
+Subject: [PATCH] bgmac: implement scatter/gather support
+
+Always use software checksumming, since the hardware does not have any
+checksum offload support.
+This significantly improves local TCP tx performance.
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+---
+
+--- a/drivers/net/ethernet/broadcom/bgmac.c
++++ b/drivers/net/ethernet/broadcom/bgmac.c
+@@ -115,53 +115,91 @@ static void bgmac_dma_tx_enable(struct b
+ 	bgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_TX_CTL, ctl);
+ }
+ 
++static void
++bgmac_dma_tx_add_buf(struct bgmac *bgmac, struct bgmac_dma_ring *ring,
++		     int i, int len, u32 ctl0)
++{
++	struct bgmac_slot_info *slot;
++	struct bgmac_dma_desc *dma_desc;
++	u32 ctl1;
++
++	if (i == ring->num_slots - 1)
++		ctl0 |= BGMAC_DESC_CTL0_EOT;
++
++	ctl1 = len & BGMAC_DESC_CTL1_LEN;
++
++	slot = &ring->slots[i];
++	dma_desc = &ring->cpu_base[i];
++	dma_desc->addr_low = cpu_to_le32(lower_32_bits(slot->dma_addr));
++	dma_desc->addr_high = cpu_to_le32(upper_32_bits(slot->dma_addr));
++	dma_desc->ctl0 = cpu_to_le32(ctl0);
++	dma_desc->ctl1 = cpu_to_le32(ctl1);
++}
++
+ static netdev_tx_t bgmac_dma_tx_add(struct bgmac *bgmac,
+ 				    struct bgmac_dma_ring *ring,
+ 				    struct sk_buff *skb)
+ {
+ 	struct device *dma_dev = bgmac->core->dma_dev;
+ 	struct net_device *net_dev = bgmac->net_dev;
+-	struct bgmac_dma_desc *dma_desc;
+-	struct bgmac_slot_info *slot;
+-	u32 ctl0, ctl1;
++	struct bgmac_slot_info *slot = &ring->slots[ring->end];
+ 	int free_slots;
++	int nr_frags;
++	u32 flags;
++	int index = ring->end;
++	int i;
+ 
+ 	if (skb->len > BGMAC_DESC_CTL1_LEN) {
+ 		bgmac_err(bgmac, "Too long skb (%d)\n", skb->len);
+-		goto err_stop_drop;
++		goto err_drop;
+ 	}
+ 
++	if (skb->ip_summed == CHECKSUM_PARTIAL)
++		skb_checksum_help(skb);
++
++	nr_frags = skb_shinfo(skb)->nr_frags;
++
+ 	if (ring->start <= ring->end)
+ 		free_slots = ring->start - ring->end + BGMAC_TX_RING_SLOTS;
+ 	else
+ 		free_slots = ring->start - ring->end;
+-	if (free_slots == 1) {
++
++	if (free_slots <= nr_frags + 1) {
+ 		bgmac_err(bgmac, "TX ring is full, queue should be stopped!\n");
+ 		netif_stop_queue(net_dev);
+ 		return NETDEV_TX_BUSY;
+ 	}
+ 
+-	slot = &ring->slots[ring->end];
+-	slot->skb = skb;
+-	slot->dma_addr = dma_map_single(dma_dev, skb->data, skb->len,
++	slot->dma_addr = dma_map_single(dma_dev, skb->data, skb_headlen(skb),
+ 					DMA_TO_DEVICE);
+-	if (dma_mapping_error(dma_dev, slot->dma_addr)) {
+-		bgmac_err(bgmac, "Mapping error of skb on ring 0x%X\n",
+-			  ring->mmio_base);
+-		goto err_stop_drop;
+-	}
++	if (unlikely(dma_mapping_error(dma_dev, slot->dma_addr)))
++		goto err_dma_head;
+ 
+-	ctl0 = BGMAC_DESC_CTL0_IOC | BGMAC_DESC_CTL0_SOF | BGMAC_DESC_CTL0_EOF;
+-	if (ring->end == ring->num_slots - 1)
+-		ctl0 |= BGMAC_DESC_CTL0_EOT;
+-	ctl1 = skb->len & BGMAC_DESC_CTL1_LEN;
++	flags = BGMAC_DESC_CTL0_SOF;
++	if (!nr_frags)
++		flags |= BGMAC_DESC_CTL0_EOF | BGMAC_DESC_CTL0_IOC;
++
++	bgmac_dma_tx_add_buf(bgmac, ring, index, skb_headlen(skb), flags);
++	flags = 0;
++
++	for (i = 0; i < nr_frags; i++) {
++		struct skb_frag_struct *frag = &skb_shinfo(skb)->frags[i];
++		int len = skb_frag_size(frag);
++
++		index = (index + 1) % BGMAC_TX_RING_SLOTS;
++		slot = &ring->slots[index];
++		slot->dma_addr = skb_frag_dma_map(dma_dev, frag, 0,
++						  len, DMA_TO_DEVICE);
++		if (unlikely(dma_mapping_error(dma_dev, slot->dma_addr)))
++			goto err_dma;
+ 
+-	dma_desc = ring->cpu_base;
+-	dma_desc += ring->end;
+-	dma_desc->addr_low = cpu_to_le32(lower_32_bits(slot->dma_addr));
+-	dma_desc->addr_high = cpu_to_le32(upper_32_bits(slot->dma_addr));
+-	dma_desc->ctl0 = cpu_to_le32(ctl0);
+-	dma_desc->ctl1 = cpu_to_le32(ctl1);
++		if (i == nr_frags - 1)
++			flags |= BGMAC_DESC_CTL0_EOF | BGMAC_DESC_CTL0_IOC;
++
++		bgmac_dma_tx_add_buf(bgmac, ring, index, len, flags);
++	}
++
++	slot->skb = skb;
+ 
+ 	netdev_sent_queue(net_dev, skb->len);
+ 
+@@ -170,20 +208,35 @@ static netdev_tx_t bgmac_dma_tx_add(stru
+ 	/* Increase ring->end to point empty slot. We tell hardware the first
+ 	 * slot it should *not* read.
+ 	 */
+-	if (++ring->end >= BGMAC_TX_RING_SLOTS)
+-		ring->end = 0;
++	ring->end = (index + 1) % BGMAC_TX_RING_SLOTS;
+ 	bgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_TX_INDEX,
+ 		    ring->index_base +
+ 		    ring->end * sizeof(struct bgmac_dma_desc));
+ 
+-	/* Always keep one slot free to allow detecting bugged calls. */
+-	if (--free_slots == 1)
++	free_slots -= nr_frags + 1;
++	if (free_slots < 8)
+ 		netif_stop_queue(net_dev);
+ 
+ 	return NETDEV_TX_OK;
+ 
+-err_stop_drop:
+-	netif_stop_queue(net_dev);
++err_dma:
++	dma_unmap_single(dma_dev, slot->dma_addr, skb_headlen(skb),
++			 DMA_TO_DEVICE);
++
++	while (i > 0) {
++		int index = (ring->end + i) % BGMAC_TX_RING_SLOTS;
++		struct bgmac_slot_info *slot = &ring->slots[index];
++		u32 ctl1 = le32_to_cpu(ring->cpu_base[index].ctl1);
++		int len = ctl1 & BGMAC_DESC_CTL1_LEN;
++
++		dma_unmap_page(dma_dev, slot->dma_addr, len, DMA_TO_DEVICE);
++	}
++
++err_dma_head:
++	bgmac_err(bgmac, "Mapping error of skb on ring 0x%X\n",
++		  ring->mmio_base);
++
++err_drop:
+ 	dev_kfree_skb(skb);
+ 	return NETDEV_TX_OK;
+ }
+@@ -205,32 +258,45 @@ static void bgmac_dma_tx_free(struct bgm
+ 
+ 	while (ring->start != empty_slot) {
+ 		struct bgmac_slot_info *slot = &ring->slots[ring->start];
++		u32 ctl1 = le32_to_cpu(ring->cpu_base[ring->start].ctl1);
++		int len = ctl1 & BGMAC_DESC_CTL1_LEN;
+ 
+-		if (slot->skb) {
++		if (!slot->dma_addr) {
++			bgmac_err(bgmac, "Hardware reported transmission for empty TX ring slot %d! End of ring: %d\n",
++				  ring->start, ring->end);
++			goto next;
++		}
++
++		if (ctl1 & BGMAC_DESC_CTL0_SOF)
+ 			/* Unmap no longer used buffer */
+-			dma_unmap_single(dma_dev, slot->dma_addr,
+-					 slot->skb->len, DMA_TO_DEVICE);
+-			slot->dma_addr = 0;
++			dma_unmap_single(dma_dev, slot->dma_addr, len,
++					 DMA_TO_DEVICE);
++		else
++			dma_unmap_page(dma_dev, slot->dma_addr, len,
++				       DMA_TO_DEVICE);
+ 
++		if (slot->skb) {
+ 			bytes_compl += slot->skb->len;
+ 			pkts_compl++;
+ 
+ 			/* Free memory! :) */
+ 			dev_kfree_skb(slot->skb);
+ 			slot->skb = NULL;
+-		} else {
+-			bgmac_err(bgmac, "Hardware reported transmission for empty TX ring slot %d! End of ring: %d\n",
+-				  ring->start, ring->end);
+ 		}
+ 
++next:
++		slot->dma_addr = 0;
+ 		if (++ring->start >= BGMAC_TX_RING_SLOTS)
+ 			ring->start = 0;
+ 		freed = true;
+ 	}
+ 
++	if (!pkts_compl)
++		return;
++
+ 	netdev_completed_queue(bgmac->net_dev, pkts_compl, bytes_compl);
+ 
+-	if (freed && netif_queue_stopped(bgmac->net_dev))
++	if (netif_queue_stopped(bgmac->net_dev))
+ 		netif_wake_queue(bgmac->net_dev);
+ }
+ 
+@@ -439,17 +505,25 @@ static void bgmac_dma_tx_ring_free(struc
+ 				   struct bgmac_dma_ring *ring)
+ {
+ 	struct device *dma_dev = bgmac->core->dma_dev;
++	struct bgmac_dma_desc *dma_desc = ring->cpu_base;
+ 	struct bgmac_slot_info *slot;
+ 	int i;
+ 
+ 	for (i = 0; i < ring->num_slots; i++) {
++		int len = dma_desc[i].ctl1 & BGMAC_DESC_CTL1_LEN;
++
+ 		slot = &ring->slots[i];
+-		if (slot->skb) {
+-			if (slot->dma_addr)
+-				dma_unmap_single(dma_dev, slot->dma_addr,
+-						 slot->skb->len, DMA_TO_DEVICE);
+-			dev_kfree_skb(slot->skb);
+-		}
++		dev_kfree_skb(slot->skb);
++
++		if (!slot->dma_addr)
++			continue;
++
++		if (slot->skb)
++			dma_unmap_single(dma_dev, slot->dma_addr,
++					 len, DMA_TO_DEVICE);
++		else
++			dma_unmap_page(dma_dev, slot->dma_addr,
++				       len, DMA_TO_DEVICE);
+ 	}
+ }
+ 
+@@ -1583,6 +1657,10 @@ static int bgmac_probe(struct bcma_devic
+ 		goto err_dma_free;
+ 	}
+ 
++	net_dev->features = NETIF_F_SG | NETIF_F_IP_CSUM | NETIF_F_IPV6_CSUM;
++	net_dev->hw_features = net_dev->features;
++	net_dev->vlan_features = net_dev->features;
++
+ 	err = register_netdev(bgmac->net_dev);
+ 	if (err) {
+ 		bgmac_err(bgmac, "Cannot register net device\n");
diff --git a/target/linux/generic/patches-3.18/077-04-bgmac-simplify-tx-ring-index-handling.patch b/target/linux/generic/patches-3.18/077-04-bgmac-simplify-tx-ring-index-handling.patch
new file mode 100644
index 0000000..241a308
--- /dev/null
+++ b/target/linux/generic/patches-3.18/077-04-bgmac-simplify-tx-ring-index-handling.patch
@@ -0,0 +1,125 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Date: Sun, 12 Apr 2015 09:58:56 +0200
+Subject: [PATCH] bgmac: simplify tx ring index handling
+
+Keep incrementing ring->start and ring->end instead of pointing it to
+the actual ring slot entry. This simplifies the calculation of the
+number of free slots.
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+---
+
+--- a/drivers/net/ethernet/broadcom/bgmac.c
++++ b/drivers/net/ethernet/broadcom/bgmac.c
+@@ -142,11 +142,10 @@ static netdev_tx_t bgmac_dma_tx_add(stru
+ {
+ 	struct device *dma_dev = bgmac->core->dma_dev;
+ 	struct net_device *net_dev = bgmac->net_dev;
+-	struct bgmac_slot_info *slot = &ring->slots[ring->end];
+-	int free_slots;
++	int index = ring->end % BGMAC_TX_RING_SLOTS;
++	struct bgmac_slot_info *slot = &ring->slots[index];
+ 	int nr_frags;
+ 	u32 flags;
+-	int index = ring->end;
+ 	int i;
+ 
+ 	if (skb->len > BGMAC_DESC_CTL1_LEN) {
+@@ -159,12 +158,10 @@ static netdev_tx_t bgmac_dma_tx_add(stru
+ 
+ 	nr_frags = skb_shinfo(skb)->nr_frags;
+ 
+-	if (ring->start <= ring->end)
+-		free_slots = ring->start - ring->end + BGMAC_TX_RING_SLOTS;
+-	else
+-		free_slots = ring->start - ring->end;
+-
+-	if (free_slots <= nr_frags + 1) {
++	/* ring->end - ring->start will return the number of valid slots,
++	 * even when ring->end overflows
++	 */
++	if (ring->end - ring->start + nr_frags + 1 >= BGMAC_TX_RING_SLOTS) {
+ 		bgmac_err(bgmac, "TX ring is full, queue should be stopped!\n");
+ 		netif_stop_queue(net_dev);
+ 		return NETDEV_TX_BUSY;
+@@ -200,7 +197,7 @@ static netdev_tx_t bgmac_dma_tx_add(stru
+ 	}
+ 
+ 	slot->skb = skb;
+-
++	ring->end += nr_frags + 1;
+ 	netdev_sent_queue(net_dev, skb->len);
+ 
+ 	wmb();
+@@ -208,13 +205,12 @@ static netdev_tx_t bgmac_dma_tx_add(stru
+ 	/* Increase ring->end to point empty slot. We tell hardware the first
+ 	 * slot it should *not* read.
+ 	 */
+-	ring->end = (index + 1) % BGMAC_TX_RING_SLOTS;
+ 	bgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_TX_INDEX,
+ 		    ring->index_base +
+-		    ring->end * sizeof(struct bgmac_dma_desc));
++		    (ring->end % BGMAC_TX_RING_SLOTS) *
++		    sizeof(struct bgmac_dma_desc));
+ 
+-	free_slots -= nr_frags + 1;
+-	if (free_slots < 8)
++	if (ring->end - ring->start >= BGMAC_TX_RING_SLOTS - 8)
+ 		netif_stop_queue(net_dev);
+ 
+ 	return NETDEV_TX_OK;
+@@ -256,17 +252,17 @@ static void bgmac_dma_tx_free(struct bgm
+ 	empty_slot &= BGMAC_DMA_TX_STATDPTR;
+ 	empty_slot /= sizeof(struct bgmac_dma_desc);
+ 
+-	while (ring->start != empty_slot) {
+-		struct bgmac_slot_info *slot = &ring->slots[ring->start];
+-		u32 ctl1 = le32_to_cpu(ring->cpu_base[ring->start].ctl1);
+-		int len = ctl1 & BGMAC_DESC_CTL1_LEN;
++	while (ring->start != ring->end) {
++		int slot_idx = ring->start % BGMAC_TX_RING_SLOTS;
++		struct bgmac_slot_info *slot = &ring->slots[slot_idx];
++		u32 ctl1;
++		int len;
+ 
+-		if (!slot->dma_addr) {
+-			bgmac_err(bgmac, "Hardware reported transmission for empty TX ring slot %d! End of ring: %d\n",
+-				  ring->start, ring->end);
+-			goto next;
+-		}
++		if (slot_idx == empty_slot)
++			break;
+ 
++		ctl1 = le32_to_cpu(ring->cpu_base[slot_idx].ctl1);
++		len = ctl1 & BGMAC_DESC_CTL1_LEN;
+ 		if (ctl1 & BGMAC_DESC_CTL0_SOF)
+ 			/* Unmap no longer used buffer */
+ 			dma_unmap_single(dma_dev, slot->dma_addr, len,
+@@ -284,10 +280,8 @@ static void bgmac_dma_tx_free(struct bgm
+ 			slot->skb = NULL;
+ 		}
+ 
+-next:
+ 		slot->dma_addr = 0;
+-		if (++ring->start >= BGMAC_TX_RING_SLOTS)
+-			ring->start = 0;
++		ring->start++;
+ 		freed = true;
+ 	}
+ 
+--- a/drivers/net/ethernet/broadcom/bgmac.h
++++ b/drivers/net/ethernet/broadcom/bgmac.h
+@@ -414,10 +414,10 @@ enum bgmac_dma_ring_type {
+  * empty.
+  */
+ struct bgmac_dma_ring {
+-	u16 num_slots;
+-	u16 start;
+-	u16 end;
++	u32 start;
++	u32 end;
+ 
++	u16 num_slots;
+ 	u16 mmio_base;
+ 	struct bgmac_dma_desc *cpu_base;
+ 	dma_addr_t dma_base;
diff --git a/target/linux/generic/patches-3.18/077-05-bgmac-leave-interrupts-disabled-as-long-as-there-is-.patch b/target/linux/generic/patches-3.18/077-05-bgmac-leave-interrupts-disabled-as-long-as-there-is-.patch
new file mode 100644
index 0000000..3bbe9ea
--- /dev/null
+++ b/target/linux/generic/patches-3.18/077-05-bgmac-leave-interrupts-disabled-as-long-as-there-is-.patch
@@ -0,0 +1,87 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Date: Sun, 12 Apr 2015 10:08:04 +0200
+Subject: [PATCH] bgmac: leave interrupts disabled as long as there is work
+ to do
+
+Always poll rx and tx during NAPI poll instead of relying on the status
+of the first interrupt. This prevents bgmac_poll from leaving unfinished
+work around until the next IRQ.
+In my tests this makes bridging/routing throughput under heavy load more
+stable and ensures that no new IRQs arrive as long as bgmac_poll uses up
+the entire budget.
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+---
+
+--- a/drivers/net/ethernet/broadcom/bgmac.c
++++ b/drivers/net/ethernet/broadcom/bgmac.c
+@@ -1109,8 +1109,6 @@ static void bgmac_chip_reset(struct bgma
+ 	bgmac_phy_init(bgmac);
+ 
+ 	netdev_reset_queue(bgmac->net_dev);
+-
+-	bgmac->int_status = 0;
+ }
+ 
+ static void bgmac_chip_intrs_on(struct bgmac *bgmac)
+@@ -1225,14 +1223,13 @@ static irqreturn_t bgmac_interrupt(int i
+ 	if (!int_status)
+ 		return IRQ_NONE;
+ 
+-	/* Ack */
+-	bgmac_write(bgmac, BGMAC_INT_STATUS, int_status);
++	int_status &= ~(BGMAC_IS_TX0 | BGMAC_IS_RX);
++	if (int_status)
++		bgmac_err(bgmac, "Unknown IRQs: 0x%08X\n", int_status);
+ 
+ 	/* Disable new interrupts until handling existing ones */
+ 	bgmac_chip_intrs_off(bgmac);
+ 
+-	bgmac->int_status = int_status;
+-
+ 	napi_schedule(&bgmac->napi);
+ 
+ 	return IRQ_HANDLED;
+@@ -1241,25 +1238,17 @@ static irqreturn_t bgmac_interrupt(int i
+ static int bgmac_poll(struct napi_struct *napi, int weight)
+ {
+ 	struct bgmac *bgmac = container_of(napi, struct bgmac, napi);
+-	struct bgmac_dma_ring *ring;
+ 	int handled = 0;
+ 
+-	if (bgmac->int_status & BGMAC_IS_TX0) {
+-		ring = &bgmac->tx_ring[0];
+-		bgmac_dma_tx_free(bgmac, ring);
+-		bgmac->int_status &= ~BGMAC_IS_TX0;
+-	}
++	/* Ack */
++	bgmac_write(bgmac, BGMAC_INT_STATUS, ~0);
+ 
+-	if (bgmac->int_status & BGMAC_IS_RX) {
+-		ring = &bgmac->rx_ring[0];
+-		handled += bgmac_dma_rx_read(bgmac, ring, weight);
+-		bgmac->int_status &= ~BGMAC_IS_RX;
+-	}
++	bgmac_dma_tx_free(bgmac, &bgmac->tx_ring[0]);
++	handled += bgmac_dma_rx_read(bgmac, &bgmac->rx_ring[0], weight);
+ 
+-	if (bgmac->int_status) {
+-		bgmac_err(bgmac, "Unknown IRQs: 0x%08X\n", bgmac->int_status);
+-		bgmac->int_status = 0;
+-	}
++	/* Poll again if more events arrived in the meantime */
++	if (bgmac_read(bgmac, BGMAC_INT_STATUS) & (BGMAC_IS_TX0 | BGMAC_IS_RX))
++		return handled;
+ 
+ 	if (handled < weight) {
+ 		napi_complete(napi);
+--- a/drivers/net/ethernet/broadcom/bgmac.h
++++ b/drivers/net/ethernet/broadcom/bgmac.h
+@@ -452,7 +452,6 @@ struct bgmac {
+ 
+ 	/* Int */
+ 	u32 int_mask;
+-	u32 int_status;
+ 
+ 	/* Current MAC state */
+ 	int mac_speed;
diff --git a/target/linux/generic/patches-3.18/077-06-bgmac-set-received-skb-headroom-to-NET_SKB_PAD.patch b/target/linux/generic/patches-3.18/077-06-bgmac-set-received-skb-headroom-to-NET_SKB_PAD.patch
new file mode 100644
index 0000000..2c490ef
--- /dev/null
+++ b/target/linux/generic/patches-3.18/077-06-bgmac-set-received-skb-headroom-to-NET_SKB_PAD.patch
@@ -0,0 +1,66 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Date: Sun, 12 Apr 2015 10:13:28 +0200
+Subject: [PATCH] bgmac: set received skb headroom to NET_SKB_PAD
+
+A packet buffer offset of 30 bytes is inefficient, because the first 2
+bytes end up in a different cacheline.
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+---
+
+--- a/drivers/net/ethernet/broadcom/bgmac.c
++++ b/drivers/net/ethernet/broadcom/bgmac.c
+@@ -346,13 +346,13 @@ static int bgmac_dma_rx_skb_for_slot(str
+ 		return -ENOMEM;
+ 
+ 	/* Poison - if everything goes fine, hardware will overwrite it */
+-	rx = buf;
++	rx = buf + BGMAC_RX_BUF_OFFSET;
+ 	rx->len = cpu_to_le16(0xdead);
+ 	rx->flags = cpu_to_le16(0xbeef);
+ 
+ 	/* Map skb for the DMA */
+-	dma_addr = dma_map_single(dma_dev, buf, BGMAC_RX_BUF_SIZE,
+-				  DMA_FROM_DEVICE);
++	dma_addr = dma_map_single(dma_dev, buf + BGMAC_RX_BUF_OFFSET,
++				  BGMAC_RX_BUF_SIZE, DMA_FROM_DEVICE);
+ 	if (dma_mapping_error(dma_dev, dma_addr)) {
+ 		bgmac_err(bgmac, "DMA mapping error\n");
+ 		put_page(virt_to_head_page(buf));
+@@ -403,7 +403,7 @@ static int bgmac_dma_rx_read(struct bgma
+ 	while (ring->start != ring->end) {
+ 		struct device *dma_dev = bgmac->core->dma_dev;
+ 		struct bgmac_slot_info *slot = &ring->slots[ring->start];
+-		struct bgmac_rx_header *rx = slot->buf;
++		struct bgmac_rx_header *rx = slot->buf + BGMAC_RX_BUF_OFFSET;
+ 		struct sk_buff *skb;
+ 		void *buf = slot->buf;
+ 		u16 len, flags;
+@@ -454,8 +454,10 @@ static int bgmac_dma_rx_read(struct bgma
+ 					 BGMAC_RX_BUF_SIZE, DMA_FROM_DEVICE);
+ 
+ 			skb = build_skb(buf, BGMAC_RX_ALLOC_SIZE);
+-			skb_put(skb, BGMAC_RX_FRAME_OFFSET + len);
+-			skb_pull(skb, BGMAC_RX_FRAME_OFFSET);
++			skb_put(skb, BGMAC_RX_FRAME_OFFSET +
++				BGMAC_RX_BUF_OFFSET + len);
++			skb_pull(skb, BGMAC_RX_FRAME_OFFSET +
++				 BGMAC_RX_BUF_OFFSET);
+ 
+ 			skb_checksum_none_assert(skb);
+ 			skb->protocol = eth_type_trans(skb, bgmac->net_dev);
+--- a/drivers/net/ethernet/broadcom/bgmac.h
++++ b/drivers/net/ethernet/broadcom/bgmac.h
+@@ -360,9 +360,11 @@
+ 
+ #define BGMAC_RX_HEADER_LEN			28		/* Last 24 bytes are unused. Well... */
+ #define BGMAC_RX_FRAME_OFFSET			30		/* There are 2 unused bytes between header and real data */
++#define BGMAC_RX_BUF_OFFSET			(NET_SKB_PAD + NET_IP_ALIGN - \
++						 BGMAC_RX_FRAME_OFFSET)
+ #define BGMAC_RX_MAX_FRAME_SIZE			1536		/* Copied from b44/tg3 */
+ #define BGMAC_RX_BUF_SIZE			(BGMAC_RX_FRAME_OFFSET + BGMAC_RX_MAX_FRAME_SIZE)
+-#define BGMAC_RX_ALLOC_SIZE			(SKB_DATA_ALIGN(BGMAC_RX_BUF_SIZE) + \
++#define BGMAC_RX_ALLOC_SIZE			(SKB_DATA_ALIGN(BGMAC_RX_BUF_SIZE + BGMAC_RX_BUF_OFFSET) + \
+ 						 SKB_DATA_ALIGN(sizeof(struct skb_shared_info)))
+ 
+ #define BGMAC_BFL_ENETROBO			0x0010		/* has ephy roboswitch spi */
diff --git a/target/linux/generic/patches-3.18/077-07-bgmac-simplify-rx-DMA-error-handling.patch b/target/linux/generic/patches-3.18/077-07-bgmac-simplify-rx-DMA-error-handling.patch
new file mode 100644
index 0000000..2ca9d10
--- /dev/null
+++ b/target/linux/generic/patches-3.18/077-07-bgmac-simplify-rx-DMA-error-handling.patch
@@ -0,0 +1,130 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Date: Sun, 12 Apr 2015 22:23:07 +0200
+Subject: [PATCH] bgmac: simplify/optimize rx DMA error handling
+
+Allocate a new buffer before processing the completed one. If allocation
+fails, reuse the old buffer.
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+---
+
+--- a/drivers/net/ethernet/broadcom/bgmac.c
++++ b/drivers/net/ethernet/broadcom/bgmac.c
+@@ -386,6 +386,19 @@ static void bgmac_dma_rx_setup_desc(stru
+ 	dma_desc->ctl1 = cpu_to_le32(ctl1);
+ }
+ 
++static void bgmac_dma_rx_poison_buf(struct device *dma_dev,
++				    struct bgmac_slot_info *slot)
++{
++	struct bgmac_rx_header *rx = slot->buf + BGMAC_RX_BUF_OFFSET;
++
++	dma_sync_single_for_cpu(dma_dev, slot->dma_addr, BGMAC_RX_BUF_SIZE,
++				DMA_FROM_DEVICE);
++	rx->len = cpu_to_le16(0xdead);
++	rx->flags = cpu_to_le16(0xbeef);
++	dma_sync_single_for_device(dma_dev, slot->dma_addr, BGMAC_RX_BUF_SIZE,
++				   DMA_FROM_DEVICE);
++}
++
+ static int bgmac_dma_rx_read(struct bgmac *bgmac, struct bgmac_dma_ring *ring,
+ 			     int weight)
+ {
+@@ -406,53 +419,35 @@ static int bgmac_dma_rx_read(struct bgma
+ 		struct bgmac_rx_header *rx = slot->buf + BGMAC_RX_BUF_OFFSET;
+ 		struct sk_buff *skb;
+ 		void *buf = slot->buf;
++		dma_addr_t dma_addr = slot->dma_addr;
+ 		u16 len, flags;
+ 
+-		/* Unmap buffer to make it accessible to the CPU */
+-		dma_sync_single_for_cpu(dma_dev, slot->dma_addr,
+-					BGMAC_RX_BUF_SIZE, DMA_FROM_DEVICE);
+-
+-		/* Get info from the header */
+-		len = le16_to_cpu(rx->len);
+-		flags = le16_to_cpu(rx->flags);
+-
+ 		do {
+-			dma_addr_t old_dma_addr = slot->dma_addr;
+-			int err;
++			/* Prepare new skb as replacement */
++			if (bgmac_dma_rx_skb_for_slot(bgmac, slot)) {
++				bgmac_dma_rx_poison_buf(dma_dev, slot);
++				break;
++			}
++
++			/* Unmap buffer to make it accessible to the CPU */
++			dma_unmap_single(dma_dev, dma_addr,
++					 BGMAC_RX_BUF_SIZE, DMA_FROM_DEVICE);
++
++			/* Get info from the header */
++			len = le16_to_cpu(rx->len);
++			flags = le16_to_cpu(rx->flags);
+ 
+ 			/* Check for poison and drop or pass the packet */
+ 			if (len == 0xdead && flags == 0xbeef) {
+ 				bgmac_err(bgmac, "Found poisoned packet at slot %d, DMA issue!\n",
+ 					  ring->start);
+-				dma_sync_single_for_device(dma_dev,
+-							   slot->dma_addr,
+-							   BGMAC_RX_BUF_SIZE,
+-							   DMA_FROM_DEVICE);
++				put_page(virt_to_head_page(buf));
+ 				break;
+ 			}
+ 
+ 			/* Omit CRC. */
+ 			len -= ETH_FCS_LEN;
+ 
+-			/* Prepare new skb as replacement */
+-			err = bgmac_dma_rx_skb_for_slot(bgmac, slot);
+-			if (err) {
+-				/* Poison the old skb */
+-				rx->len = cpu_to_le16(0xdead);
+-				rx->flags = cpu_to_le16(0xbeef);
+-
+-				dma_sync_single_for_device(dma_dev,
+-							   slot->dma_addr,
+-							   BGMAC_RX_BUF_SIZE,
+-							   DMA_FROM_DEVICE);
+-				break;
+-			}
+-			bgmac_dma_rx_setup_desc(bgmac, ring, ring->start);
+-
+-			/* Unmap old skb, we'll pass it to the netfif */
+-			dma_unmap_single(dma_dev, old_dma_addr,
+-					 BGMAC_RX_BUF_SIZE, DMA_FROM_DEVICE);
+-
+ 			skb = build_skb(buf, BGMAC_RX_ALLOC_SIZE);
+ 			skb_put(skb, BGMAC_RX_FRAME_OFFSET +
+ 				BGMAC_RX_BUF_OFFSET + len);
+@@ -465,6 +460,8 @@ static int bgmac_dma_rx_read(struct bgma
+ 			handled++;
+ 		} while (0);
+ 
++		bgmac_dma_rx_setup_desc(bgmac, ring, ring->start);
++
+ 		if (++ring->start >= BGMAC_RX_RING_SLOTS)
+ 			ring->start = 0;
+ 
+@@ -532,14 +529,14 @@ static void bgmac_dma_rx_ring_free(struc
+ 
+ 	for (i = 0; i < ring->num_slots; i++) {
+ 		slot = &ring->slots[i];
+-		if (!slot->buf)
++		if (!slot->dma_addr)
+ 			continue;
+ 
+-		if (slot->dma_addr)
+-			dma_unmap_single(dma_dev, slot->dma_addr,
+-					 BGMAC_RX_BUF_SIZE,
+-					 DMA_FROM_DEVICE);
++		dma_unmap_single(dma_dev, slot->dma_addr,
++				 BGMAC_RX_BUF_SIZE,
++				 DMA_FROM_DEVICE);
+ 		put_page(virt_to_head_page(slot->buf));
++		slot->dma_addr = 0;
+ 	}
+ }
+ 
diff --git a/target/linux/generic/patches-3.18/077-08-bgmac-add-check-for-oversized-packets.patch b/target/linux/generic/patches-3.18/077-08-bgmac-add-check-for-oversized-packets.patch
new file mode 100644
index 0000000..705aa2d
--- /dev/null
+++ b/target/linux/generic/patches-3.18/077-08-bgmac-add-check-for-oversized-packets.patch
@@ -0,0 +1,27 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Date: Sun, 12 Apr 2015 22:28:20 +0200
+Subject: [PATCH] bgmac: add check for oversized packets
+
+In very rare cases, the MAC can catch an internal buffer that is bigger
+than it's supposed to be. Instead of crashing the kernel, simply pass
+the buffer back to the hardware
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+---
+
+--- a/drivers/net/ethernet/broadcom/bgmac.c
++++ b/drivers/net/ethernet/broadcom/bgmac.c
+@@ -445,6 +445,13 @@ static int bgmac_dma_rx_read(struct bgma
+ 				break;
+ 			}
+ 
++			if (len > BGMAC_RX_ALLOC_SIZE) {
++				bgmac_err(bgmac, "Found oversized packet at slot %d, DMA issue!\n",
++					  ring->start);
++				put_page(virt_to_head_page(buf));
++				break;
++			}
++
+ 			/* Omit CRC. */
+ 			len -= ETH_FCS_LEN;
+ 
diff --git a/target/linux/generic/patches-3.18/077-09-bgmac-increase-rx-ring-size-from-511-to-512.patch b/target/linux/generic/patches-3.18/077-09-bgmac-increase-rx-ring-size-from-511-to-512.patch
new file mode 100644
index 0000000..4888cc3
--- /dev/null
+++ b/target/linux/generic/patches-3.18/077-09-bgmac-increase-rx-ring-size-from-511-to-512.patch
@@ -0,0 +1,23 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Date: Sun, 12 Apr 2015 22:36:16 +0200
+Subject: [PATCH] bgmac: increase rx ring size from 511 to 512
+
+Limiting it to 511 looks like a failed attempt at leaving one descriptor
+empty to allow the hardware to stop processing a buffer that has not
+been prepared yet. However, this doesn't work because this affects the
+total ring size as well
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+---
+
+--- a/drivers/net/ethernet/broadcom/bgmac.h
++++ b/drivers/net/ethernet/broadcom/bgmac.h
+@@ -356,7 +356,7 @@
+ #define BGMAC_MAX_RX_RINGS			1
+ 
+ #define BGMAC_TX_RING_SLOTS			128
+-#define BGMAC_RX_RING_SLOTS			512 - 1		/* Why -1? Well, Broadcom does that... */
++#define BGMAC_RX_RING_SLOTS			512
+ 
+ #define BGMAC_RX_HEADER_LEN			28		/* Last 24 bytes are unused. Well... */
+ #define BGMAC_RX_FRAME_OFFSET			30		/* There are 2 unused bytes between header and real data */
diff --git a/target/linux/generic/patches-3.18/077-10-bgmac-simplify-dma-init-cleanup.patch b/target/linux/generic/patches-3.18/077-10-bgmac-simplify-dma-init-cleanup.patch
new file mode 100644
index 0000000..f8d7921
--- /dev/null
+++ b/target/linux/generic/patches-3.18/077-10-bgmac-simplify-dma-init-cleanup.patch
@@ -0,0 +1,184 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Date: Sun, 12 Apr 2015 23:19:32 +0200
+Subject: [PATCH] bgmac: simplify dma init/cleanup
+
+Instead of allocating buffers at device init time and initializing
+descriptors at device open, do both at the same time (during open).
+Free all buffers when closing the device.
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+---
+
+--- a/drivers/net/ethernet/broadcom/bgmac.c
++++ b/drivers/net/ethernet/broadcom/bgmac.c
+@@ -562,18 +562,26 @@ static void bgmac_dma_ring_desc_free(str
+ 			  ring->dma_base);
+ }
+ 
+-static void bgmac_dma_free(struct bgmac *bgmac)
++static void bgmac_dma_cleanup(struct bgmac *bgmac)
+ {
+ 	int i;
+ 
+-	for (i = 0; i < BGMAC_MAX_TX_RINGS; i++) {
++	for (i = 0; i < BGMAC_MAX_TX_RINGS; i++)
+ 		bgmac_dma_tx_ring_free(bgmac, &bgmac->tx_ring[i]);
+-		bgmac_dma_ring_desc_free(bgmac, &bgmac->tx_ring[i]);
+-	}
+-	for (i = 0; i < BGMAC_MAX_RX_RINGS; i++) {
++
++	for (i = 0; i < BGMAC_MAX_RX_RINGS; i++)
+ 		bgmac_dma_rx_ring_free(bgmac, &bgmac->rx_ring[i]);
++}
++
++static void bgmac_dma_free(struct bgmac *bgmac)
++{
++	int i;
++
++	for (i = 0; i < BGMAC_MAX_TX_RINGS; i++)
++		bgmac_dma_ring_desc_free(bgmac, &bgmac->tx_ring[i]);
++
++	for (i = 0; i < BGMAC_MAX_RX_RINGS; i++)
+ 		bgmac_dma_ring_desc_free(bgmac, &bgmac->rx_ring[i]);
+-	}
+ }
+ 
+ static int bgmac_dma_alloc(struct bgmac *bgmac)
+@@ -621,8 +629,6 @@ static int bgmac_dma_alloc(struct bgmac
+ 	}
+ 
+ 	for (i = 0; i < BGMAC_MAX_RX_RINGS; i++) {
+-		int j;
+-
+ 		ring = &bgmac->rx_ring[i];
+ 		ring->num_slots = BGMAC_RX_RING_SLOTS;
+ 		ring->mmio_base = ring_base[i];
+@@ -645,15 +651,6 @@ static int bgmac_dma_alloc(struct bgmac
+ 			ring->index_base = lower_32_bits(ring->dma_base);
+ 		else
+ 			ring->index_base = 0;
+-
+-		/* Alloc RX slots */
+-		for (j = 0; j < ring->num_slots; j++) {
+-			err = bgmac_dma_rx_skb_for_slot(bgmac, &ring->slots[j]);
+-			if (err) {
+-				bgmac_err(bgmac, "Can't allocate skb for slot in RX ring\n");
+-				goto err_dma_free;
+-			}
+-		}
+ 	}
+ 
+ 	return 0;
+@@ -663,10 +660,10 @@ err_dma_free:
+ 	return -ENOMEM;
+ }
+ 
+-static void bgmac_dma_init(struct bgmac *bgmac)
++static int bgmac_dma_init(struct bgmac *bgmac)
+ {
+ 	struct bgmac_dma_ring *ring;
+-	int i;
++	int i, err;
+ 
+ 	for (i = 0; i < BGMAC_MAX_TX_RINGS; i++) {
+ 		ring = &bgmac->tx_ring[i];
+@@ -698,8 +695,13 @@ static void bgmac_dma_init(struct bgmac
+ 		if (ring->unaligned)
+ 			bgmac_dma_rx_enable(bgmac, ring);
+ 
+-		for (j = 0; j < ring->num_slots; j++)
++		for (j = 0; j < ring->num_slots; j++) {
++			err = bgmac_dma_rx_skb_for_slot(bgmac, &ring->slots[j]);
++			if (err)
++				goto error;
++
+ 			bgmac_dma_rx_setup_desc(bgmac, ring, j);
++		}
+ 
+ 		bgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_RX_INDEX,
+ 			    ring->index_base +
+@@ -708,6 +710,12 @@ static void bgmac_dma_init(struct bgmac
+ 		ring->start = 0;
+ 		ring->end = 0;
+ 	}
++
++	return 0;
++
++error:
++	bgmac_dma_cleanup(bgmac);
++	return err;
+ }
+ 
+ /**************************************************
+@@ -1183,11 +1191,8 @@ static void bgmac_enable(struct bgmac *b
+ }
+ 
+ /* http://bcm-v4.sipsolutions.net/mac-gbit/gmac/chipinit */
+-static void bgmac_chip_init(struct bgmac *bgmac, bool full_init)
++static void bgmac_chip_init(struct bgmac *bgmac)
+ {
+-	struct bgmac_dma_ring *ring;
+-	int i;
+-
+ 	/* 1 interrupt per received frame */
+ 	bgmac_write(bgmac, BGMAC_INT_RECV_LAZY, 1 << BGMAC_IRL_FC_SHIFT);
+ 
+@@ -1205,16 +1210,7 @@ static void bgmac_chip_init(struct bgmac
+ 
+ 	bgmac_write(bgmac, BGMAC_RXMAX_LENGTH, 32 + ETHER_MAX_LEN);
+ 
+-	if (full_init) {
+-		bgmac_dma_init(bgmac);
+-		if (1) /* FIXME: is there any case we don't want IRQs? */
+-			bgmac_chip_intrs_on(bgmac);
+-	} else {
+-		for (i = 0; i < BGMAC_MAX_RX_RINGS; i++) {
+-			ring = &bgmac->rx_ring[i];
+-			bgmac_dma_rx_enable(bgmac, ring);
+-		}
+-	}
++	bgmac_chip_intrs_on(bgmac);
+ 
+ 	bgmac_enable(bgmac);
+ }
+@@ -1274,23 +1270,27 @@ static int bgmac_open(struct net_device
+ 	int err = 0;
+ 
+ 	bgmac_chip_reset(bgmac);
++
++	err = bgmac_dma_init(bgmac);
++	if (err)
++		return err;
++
+ 	/* Specs say about reclaiming rings here, but we do that in DMA init */
+-	bgmac_chip_init(bgmac, true);
++	bgmac_chip_init(bgmac);
+ 
+ 	err = request_irq(bgmac->core->irq, bgmac_interrupt, IRQF_SHARED,
+ 			  KBUILD_MODNAME, net_dev);
+ 	if (err < 0) {
+ 		bgmac_err(bgmac, "IRQ request error: %d!\n", err);
+-		goto err_out;
++		bgmac_dma_cleanup(bgmac);
++		return err;
+ 	}
+ 	napi_enable(&bgmac->napi);
+ 
+ 	phy_start(bgmac->phy_dev);
+ 
+ 	netif_carrier_on(net_dev);
+-
+-err_out:
+-	return err;
++	return 0;
+ }
+ 
+ static int bgmac_stop(struct net_device *net_dev)
+@@ -1306,6 +1306,7 @@ static int bgmac_stop(struct net_device
+ 	free_irq(bgmac->core->irq, net_dev);
+ 
+ 	bgmac_chip_reset(bgmac);
++	bgmac_dma_cleanup(bgmac);
+ 
+ 	return 0;
+ }
diff --git a/target/linux/generic/patches-3.18/077-11-bgmac-fix-DMA-rx-corruption.patch b/target/linux/generic/patches-3.18/077-11-bgmac-fix-DMA-rx-corruption.patch
new file mode 100644
index 0000000..2e670d8
--- /dev/null
+++ b/target/linux/generic/patches-3.18/077-11-bgmac-fix-DMA-rx-corruption.patch
@@ -0,0 +1,88 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Date: Sun, 12 Apr 2015 11:59:47 +0200
+Subject: [PATCH] bgmac: fix DMA rx corruption
+
+The driver needs to inform the hardware about the first invalid (not yet
+filled) rx slot, by writing its DMA descriptor pointer offset to the
+BGMAC_DMA_RX_INDEX register.
+
+This register was set to a value exceeding the rx ring size, effectively
+allowing the hardware constant access to the full ring, regardless of
+which slots are initialized.
+
+To fix this issue, always mark the last filled rx slot as invalid.
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+---
+
+--- a/drivers/net/ethernet/broadcom/bgmac.c
++++ b/drivers/net/ethernet/broadcom/bgmac.c
+@@ -366,6 +366,16 @@ static int bgmac_dma_rx_skb_for_slot(str
+ 	return 0;
+ }
+ 
++static void bgmac_dma_rx_update_index(struct bgmac *bgmac,
++				      struct bgmac_dma_ring *ring)
++{
++	wmb();
++
++	bgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_RX_INDEX,
++		    ring->index_base +
++		    ring->end * sizeof(struct bgmac_dma_desc));
++}
++
+ static void bgmac_dma_rx_setup_desc(struct bgmac *bgmac,
+ 				    struct bgmac_dma_ring *ring, int desc_idx)
+ {
+@@ -384,6 +394,8 @@ static void bgmac_dma_rx_setup_desc(stru
+ 	dma_desc->addr_high = cpu_to_le32(upper_32_bits(ring->slots[desc_idx].dma_addr));
+ 	dma_desc->ctl0 = cpu_to_le32(ctl0);
+ 	dma_desc->ctl1 = cpu_to_le32(ctl1);
++
++	ring->end = desc_idx;
+ }
+ 
+ static void bgmac_dma_rx_poison_buf(struct device *dma_dev,
+@@ -411,9 +423,7 @@ static int bgmac_dma_rx_read(struct bgma
+ 	end_slot &= BGMAC_DMA_RX_STATDPTR;
+ 	end_slot /= sizeof(struct bgmac_dma_desc);
+ 
+-	ring->end = end_slot;
+-
+-	while (ring->start != ring->end) {
++	while (ring->start != end_slot) {
+ 		struct device *dma_dev = bgmac->core->dma_dev;
+ 		struct bgmac_slot_info *slot = &ring->slots[ring->start];
+ 		struct bgmac_rx_header *rx = slot->buf + BGMAC_RX_BUF_OFFSET;
+@@ -476,6 +486,8 @@ static int bgmac_dma_rx_read(struct bgma
+ 			break;
+ 	}
+ 
++	bgmac_dma_rx_update_index(bgmac, ring);
++
+ 	return handled;
+ }
+ 
+@@ -695,6 +707,8 @@ static int bgmac_dma_init(struct bgmac *
+ 		if (ring->unaligned)
+ 			bgmac_dma_rx_enable(bgmac, ring);
+ 
++		ring->start = 0;
++		ring->end = 0;
+ 		for (j = 0; j < ring->num_slots; j++) {
+ 			err = bgmac_dma_rx_skb_for_slot(bgmac, &ring->slots[j]);
+ 			if (err)
+@@ -703,12 +717,7 @@ static int bgmac_dma_init(struct bgmac *
+ 			bgmac_dma_rx_setup_desc(bgmac, ring, j);
+ 		}
+ 
+-		bgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_RX_INDEX,
+-			    ring->index_base +
+-			    ring->num_slots * sizeof(struct bgmac_dma_desc));
+-
+-		ring->start = 0;
+-		ring->end = 0;
++		bgmac_dma_rx_update_index(bgmac, ring);
+ 	}
+ 
+ 	return 0;
diff --git a/target/linux/generic/patches-3.18/077-12-bgmac-drop-ring-num_slots.patch b/target/linux/generic/patches-3.18/077-12-bgmac-drop-ring-num_slots.patch
new file mode 100644
index 0000000..4cd2e3f
--- /dev/null
+++ b/target/linux/generic/patches-3.18/077-12-bgmac-drop-ring-num_slots.patch
@@ -0,0 +1,132 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Date: Sun, 12 Apr 2015 23:28:38 +0200
+Subject: [PATCH] bgmac: drop ring->num_slots
+
+The ring size is always known at compile time, so make the code a bit
+more efficient
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+---
+
+--- a/drivers/net/ethernet/broadcom/bgmac.c
++++ b/drivers/net/ethernet/broadcom/bgmac.c
+@@ -123,7 +123,7 @@ bgmac_dma_tx_add_buf(struct bgmac *bgmac
+ 	struct bgmac_dma_desc *dma_desc;
+ 	u32 ctl1;
+ 
+-	if (i == ring->num_slots - 1)
++	if (i == BGMAC_TX_RING_SLOTS - 1)
+ 		ctl0 |= BGMAC_DESC_CTL0_EOT;
+ 
+ 	ctl1 = len & BGMAC_DESC_CTL1_LEN;
+@@ -382,7 +382,7 @@ static void bgmac_dma_rx_setup_desc(stru
+ 	struct bgmac_dma_desc *dma_desc = ring->cpu_base + desc_idx;
+ 	u32 ctl0 = 0, ctl1 = 0;
+ 
+-	if (desc_idx == ring->num_slots - 1)
++	if (desc_idx == BGMAC_RX_RING_SLOTS - 1)
+ 		ctl0 |= BGMAC_DESC_CTL0_EOT;
+ 	ctl1 |= BGMAC_RX_BUF_SIZE & BGMAC_DESC_CTL1_LEN;
+ 	/* Is there any BGMAC device that requires extension? */
+@@ -521,7 +521,7 @@ static void bgmac_dma_tx_ring_free(struc
+ 	struct bgmac_slot_info *slot;
+ 	int i;
+ 
+-	for (i = 0; i < ring->num_slots; i++) {
++	for (i = 0; i < BGMAC_TX_RING_SLOTS; i++) {
+ 		int len = dma_desc[i].ctl1 & BGMAC_DESC_CTL1_LEN;
+ 
+ 		slot = &ring->slots[i];
+@@ -546,7 +546,7 @@ static void bgmac_dma_rx_ring_free(struc
+ 	struct bgmac_slot_info *slot;
+ 	int i;
+ 
+-	for (i = 0; i < ring->num_slots; i++) {
++	for (i = 0; i < BGMAC_RX_RING_SLOTS; i++) {
+ 		slot = &ring->slots[i];
+ 		if (!slot->dma_addr)
+ 			continue;
+@@ -560,7 +560,8 @@ static void bgmac_dma_rx_ring_free(struc
+ }
+ 
+ static void bgmac_dma_ring_desc_free(struct bgmac *bgmac,
+-				     struct bgmac_dma_ring *ring)
++				     struct bgmac_dma_ring *ring,
++				     int num_slots)
+ {
+ 	struct device *dma_dev = bgmac->core->dma_dev;
+ 	int size;
+@@ -569,7 +570,7 @@ static void bgmac_dma_ring_desc_free(str
+ 	    return;
+ 
+ 	/* Free ring of descriptors */
+-	size = ring->num_slots * sizeof(struct bgmac_dma_desc);
++	size = num_slots * sizeof(struct bgmac_dma_desc);
+ 	dma_free_coherent(dma_dev, size, ring->cpu_base,
+ 			  ring->dma_base);
+ }
+@@ -590,10 +591,12 @@ static void bgmac_dma_free(struct bgmac
+ 	int i;
+ 
+ 	for (i = 0; i < BGMAC_MAX_TX_RINGS; i++)
+-		bgmac_dma_ring_desc_free(bgmac, &bgmac->tx_ring[i]);
++		bgmac_dma_ring_desc_free(bgmac, &bgmac->tx_ring[i],
++					 BGMAC_TX_RING_SLOTS);
+ 
+ 	for (i = 0; i < BGMAC_MAX_RX_RINGS; i++)
+-		bgmac_dma_ring_desc_free(bgmac, &bgmac->rx_ring[i]);
++		bgmac_dma_ring_desc_free(bgmac, &bgmac->rx_ring[i],
++					 BGMAC_RX_RING_SLOTS);
+ }
+ 
+ static int bgmac_dma_alloc(struct bgmac *bgmac)
+@@ -616,11 +619,10 @@ static int bgmac_dma_alloc(struct bgmac
+ 
+ 	for (i = 0; i < BGMAC_MAX_TX_RINGS; i++) {
+ 		ring = &bgmac->tx_ring[i];
+-		ring->num_slots = BGMAC_TX_RING_SLOTS;
+ 		ring->mmio_base = ring_base[i];
+ 
+ 		/* Alloc ring of descriptors */
+-		size = ring->num_slots * sizeof(struct bgmac_dma_desc);
++		size = BGMAC_TX_RING_SLOTS * sizeof(struct bgmac_dma_desc);
+ 		ring->cpu_base = dma_zalloc_coherent(dma_dev, size,
+ 						     &ring->dma_base,
+ 						     GFP_KERNEL);
+@@ -642,11 +644,10 @@ static int bgmac_dma_alloc(struct bgmac
+ 
+ 	for (i = 0; i < BGMAC_MAX_RX_RINGS; i++) {
+ 		ring = &bgmac->rx_ring[i];
+-		ring->num_slots = BGMAC_RX_RING_SLOTS;
+ 		ring->mmio_base = ring_base[i];
+ 
+ 		/* Alloc ring of descriptors */
+-		size = ring->num_slots * sizeof(struct bgmac_dma_desc);
++		size = BGMAC_RX_RING_SLOTS * sizeof(struct bgmac_dma_desc);
+ 		ring->cpu_base = dma_zalloc_coherent(dma_dev, size,
+ 						     &ring->dma_base,
+ 						     GFP_KERNEL);
+@@ -709,7 +710,7 @@ static int bgmac_dma_init(struct bgmac *
+ 
+ 		ring->start = 0;
+ 		ring->end = 0;
+-		for (j = 0; j < ring->num_slots; j++) {
++		for (j = 0; j < BGMAC_RX_RING_SLOTS; j++) {
+ 			err = bgmac_dma_rx_skb_for_slot(bgmac, &ring->slots[j]);
+ 			if (err)
+ 				goto error;
+--- a/drivers/net/ethernet/broadcom/bgmac.h
++++ b/drivers/net/ethernet/broadcom/bgmac.h
+@@ -419,11 +419,10 @@ struct bgmac_dma_ring {
+ 	u32 start;
+ 	u32 end;
+ 
+-	u16 num_slots;
+-	u16 mmio_base;
+ 	struct bgmac_dma_desc *cpu_base;
+ 	dma_addr_t dma_base;
+ 	u32 index_base; /* Used for unaligned rings only, otherwise 0 */
++	u16 mmio_base;
+ 	bool unaligned;
+ 
+ 	struct bgmac_slot_info slots[BGMAC_RX_RING_SLOTS];
diff --git a/target/linux/generic/patches-3.18/077-13-bgmac-fix-MAC-soft-reset-bit-for-corerev-4.patch b/target/linux/generic/patches-3.18/077-13-bgmac-fix-MAC-soft-reset-bit-for-corerev-4.patch
new file mode 100644
index 0000000..a3d9fd6
--- /dev/null
+++ b/target/linux/generic/patches-3.18/077-13-bgmac-fix-MAC-soft-reset-bit-for-corerev-4.patch
@@ -0,0 +1,24 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Date: Mon, 13 Apr 2015 15:54:04 +0200
+Subject: [PATCH] bgmac: fix MAC soft-reset bit for corerev > 4
+
+Only core revisions older than 4 use BGMAC_CMDCFG_SR_REV0
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+---
+
+--- a/drivers/net/ethernet/broadcom/bgmac.h
++++ b/drivers/net/ethernet/broadcom/bgmac.h
+@@ -198,9 +198,9 @@
+ #define  BGMAC_CMDCFG_TAI			0x00000200
+ #define  BGMAC_CMDCFG_HD			0x00000400	/* Set if in half duplex mode */
+ #define  BGMAC_CMDCFG_HD_SHIFT			10
+-#define  BGMAC_CMDCFG_SR_REV0			0x00000800	/* Set to reset mode, for other revs */
+-#define  BGMAC_CMDCFG_SR_REV4			0x00002000	/* Set to reset mode, only for core rev 4 */
+-#define  BGMAC_CMDCFG_SR(rev)  ((rev == 4) ? BGMAC_CMDCFG_SR_REV4 : BGMAC_CMDCFG_SR_REV0)
++#define  BGMAC_CMDCFG_SR_REV0			0x00000800	/* Set to reset mode, for core rev 0-3 */
++#define  BGMAC_CMDCFG_SR_REV4			0x00002000	/* Set to reset mode, for core rev >= 4 */
++#define  BGMAC_CMDCFG_SR(rev)  ((rev >= 4) ? BGMAC_CMDCFG_SR_REV4 : BGMAC_CMDCFG_SR_REV0)
+ #define  BGMAC_CMDCFG_ML			0x00008000	/* Set to activate mac loopback mode */
+ #define  BGMAC_CMDCFG_AE			0x00400000
+ #define  BGMAC_CMDCFG_CFE			0x00800000
diff --git a/target/linux/generic/patches-3.18/077-14-bgmac-reset-all-4-GMAC-cores-on-init.patch b/target/linux/generic/patches-3.18/077-14-bgmac-reset-all-4-GMAC-cores-on-init.patch
new file mode 100644
index 0000000..2a913a6
--- /dev/null
+++ b/target/linux/generic/patches-3.18/077-14-bgmac-reset-all-4-GMAC-cores-on-init.patch
@@ -0,0 +1,28 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Date: Mon, 13 Apr 2015 15:56:26 +0200
+Subject: [PATCH] bgmac: reset all 4 GMAC cores on init
+
+On a BCM4709 based device, I found that GMAC cores may be enabled at
+probe time, but only become usable after a full reset.
+Disable cores before re-enabling them to ensure that they are properly
+reset.
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+---
+
+--- a/drivers/net/ethernet/broadcom/bgmac.c
++++ b/drivers/net/ethernet/broadcom/bgmac.c
+@@ -1623,8 +1623,11 @@ static int bgmac_probe(struct bcma_devic
+ 			ns_core = bcma_find_core_unit(core->bus,
+ 						      BCMA_CORE_MAC_GBIT,
+ 						      ns_gmac);
+-			if (ns_core && !bcma_core_is_enabled(ns_core))
+-				bcma_core_enable(ns_core, 0);
++			if (!ns_core)
++				continue;
++
++			bcma_core_disable(ns_core, 0);
++			bcma_core_enable(ns_core, 0);
+ 		}
+ 	}
+ 
diff --git a/target/linux/generic/patches-3.18/080-00-fib_trie-Fix-proc-net-fib_trie-when-CONFIG_IP_MULTIP.patch b/target/linux/generic/patches-3.18/080-00-fib_trie-Fix-proc-net-fib_trie-when-CONFIG_IP_MULTIP.patch
new file mode 100644
index 0000000..5d99367
--- /dev/null
+++ b/target/linux/generic/patches-3.18/080-00-fib_trie-Fix-proc-net-fib_trie-when-CONFIG_IP_MULTIP.patch
@@ -0,0 +1,46 @@
+From: Alexander Duyck <alexander.h.duyck@redhat.com>
+Date: Tue, 2 Dec 2014 10:58:21 -0800
+Subject: [PATCH] fib_trie: Fix /proc/net/fib_trie when
+ CONFIG_IP_MULTIPLE_TABLES is not defined
+
+In recent testing I had disabled CONFIG_IP_MULTIPLE_TABLES and as a result
+when I ran "cat /proc/net/fib_trie" the main trie was displayed multiple
+times.  I found that the problem line of code was in the function
+fib_trie_seq_next.  Specifically the line below caused the indexes to go in
+the opposite direction of our traversal:
+
+	h = tb->tb_id & (FIB_TABLE_HASHSZ - 1);
+
+This issue was that the RT tables are defined such that RT_TABLE_LOCAL is ID
+255, while it is located at TABLE_LOCAL_INDEX of 0, and RT_TABLE_MAIN is 254
+with a TABLE_MAIN_INDEX of 1.  This means that the above line will return 1
+for the local table and 0 for main.  The result is that fib_trie_seq_next
+will return NULL at the end of the local table, fib_trie_seq_start will
+return the start of the main table, and then fib_trie_seq_next will loop on
+main forever as h will always return 0.
+
+The fix for this is to reverse the ordering of the two tables.  It has the
+advantage of making it so that the tables now print in the same order
+regardless of if multiple tables are enabled or not.  In order to make the
+definition consistent with the multiple tables case I simply masked the to
+RT_TABLE_XXX values by (FIB_TABLE_HASHSZ - 1).  This way the two table
+layouts should always stay consistent.
+
+Fixes: 93456b6 ("[IPV4]: Unify access to the routing tables")
+Signed-off-by: Alexander Duyck <alexander.h.duyck@redhat.com>
+Signed-off-by: David S. Miller <davem@davemloft.net>
+---
+
+--- a/include/net/ip_fib.h
++++ b/include/net/ip_fib.h
+@@ -201,8 +201,8 @@ void fib_free_table(struct fib_table *tb
+ 
+ #ifndef CONFIG_IP_MULTIPLE_TABLES
+ 
+-#define TABLE_LOCAL_INDEX	0
+-#define TABLE_MAIN_INDEX	1
++#define TABLE_LOCAL_INDEX	(RT_TABLE_LOCAL & (FIB_TABLE_HASHSZ - 1))
++#define TABLE_MAIN_INDEX	(RT_TABLE_MAIN  & (FIB_TABLE_HASHSZ - 1))
+ 
+ static inline struct fib_table *fib_get_table(struct net *net, u32 id)
+ {
diff --git a/target/linux/generic/patches-3.18/080-01-fib_trie-Fix-trie-balancing-issue-if-new-node-pushes.patch b/target/linux/generic/patches-3.18/080-01-fib_trie-Fix-trie-balancing-issue-if-new-node-pushes.patch
new file mode 100644
index 0000000..4e09f8a
--- /dev/null
+++ b/target/linux/generic/patches-3.18/080-01-fib_trie-Fix-trie-balancing-issue-if-new-node-pushes.patch
@@ -0,0 +1,72 @@
+From: Alexander Duyck <alexander.h.duyck@redhat.com>
+Date: Wed, 10 Dec 2014 21:49:22 -0800
+Subject: [PATCH] fib_trie: Fix trie balancing issue if new node pushes down
+ existing node
+
+This patch addresses an issue with the level compression of the fib_trie.
+Specifically in the case of adding a new leaf that triggers a new node to
+be added that takes the place of the old node.  The result is a trie where
+the 1 child tnode is on one side and one leaf is on the other which gives
+you a very deep trie.  Below is the script I used to generate a trie on
+dummy0 with a 10.X.X.X family of addresses.
+
+  ip link add type dummy
+  ipval=184549374
+  bit=2
+  for i in `seq 1 23`
+  do
+    ifconfig dummy0:$bit $ipval/8
+    ipval=`expr $ipval - $bit`
+    bit=`expr $bit \* 2`
+  done
+  cat /proc/net/fib_triestat
+
+Running the script before the patch:
+
+	Local:
+		Aver depth:     10.82
+		Max depth:      23
+		Leaves:         29
+		Prefixes:       30
+		Internal nodes: 27
+		  1: 26  2: 1
+		Pointers: 56
+	Null ptrs: 1
+	Total size: 5  kB
+
+After applying the patch and repeating:
+
+	Local:
+		Aver depth:     4.72
+		Max depth:      9
+		Leaves:         29
+		Prefixes:       30
+		Internal nodes: 12
+		  1: 3  2: 2  3: 7
+		Pointers: 70
+	Null ptrs: 30
+	Total size: 4  kB
+
+What this fix does is start the rebalance at the newly created tnode
+instead of at the parent tnode.  This way if there is a gap between the
+parent and the new node it doesn't prevent the new tnode from being
+coalesced with any pre-existing nodes that may have been pushed into one
+of the new nodes child branches.
+
+Signed-off-by: Alexander Duyck <alexander.h.duyck@redhat.com>
+Signed-off-by: David S. Miller <davem@davemloft.net>
+---
+
+--- a/net/ipv4/fib_trie.c
++++ b/net/ipv4/fib_trie.c
+@@ -1143,8 +1143,9 @@ static struct list_head *fib_insert_node
+ 			put_child(tp, cindex, (struct rt_trie_node *)tn);
+ 		} else {
+ 			rcu_assign_pointer(t->trie, (struct rt_trie_node *)tn);
+-			tp = tn;
+ 		}
++
++		tp = tn;
+ 	}
+ 
+ 	if (tp && tp->pos + tp->bits > 32)
diff --git a/target/linux/generic/patches-3.18/080-02-fib_trie-Update-usage-stats-to-be-percpu-instead-of-.patch b/target/linux/generic/patches-3.18/080-02-fib_trie-Update-usage-stats-to-be-percpu-instead-of-.patch
new file mode 100644
index 0000000..2e6deb5
--- /dev/null
+++ b/target/linux/generic/patches-3.18/080-02-fib_trie-Update-usage-stats-to-be-percpu-instead-of-.patch
@@ -0,0 +1,200 @@
+From: Alexander Duyck <alexander.h.duyck@redhat.com>
+Date: Wed, 31 Dec 2014 10:55:29 -0800
+Subject: [PATCH] fib_trie: Update usage stats to be percpu instead of
+ global variables
+
+The trie usage stats were currently being shared by all threads that were
+calling fib_table_lookup.  As a result when multiple threads were
+performing lookups simultaneously the trie would begin to cache bounce
+between those threads.
+
+In order to prevent this I have updated the usage stats to use a set of
+percpu variables.  By doing this we should be able to avoid the cache
+bouncing and still make use of these stats.
+
+Signed-off-by: Alexander Duyck <alexander.h.duyck@redhat.com>
+Signed-off-by: David S. Miller <davem@davemloft.net>
+---
+
+--- a/net/ipv4/fib_frontend.c
++++ b/net/ipv4/fib_frontend.c
+@@ -67,7 +67,7 @@ static int __net_init fib4_rules_init(st
+ 	return 0;
+ 
+ fail:
+-	kfree(local_table);
++	fib_free_table(local_table);
+ 	return -ENOMEM;
+ }
+ #else
+--- a/net/ipv4/fib_trie.c
++++ b/net/ipv4/fib_trie.c
+@@ -153,7 +153,7 @@ struct trie_stat {
+ struct trie {
+ 	struct rt_trie_node __rcu *trie;
+ #ifdef CONFIG_IP_FIB_TRIE_STATS
+-	struct trie_use_stats stats;
++	struct trie_use_stats __percpu *stats;
+ #endif
+ };
+ 
+@@ -631,7 +631,7 @@ static struct rt_trie_node *resize(struc
+ 		if (IS_ERR(tn)) {
+ 			tn = old_tn;
+ #ifdef CONFIG_IP_FIB_TRIE_STATS
+-			t->stats.resize_node_skipped++;
++			this_cpu_inc(t->stats->resize_node_skipped);
+ #endif
+ 			break;
+ 		}
+@@ -658,7 +658,7 @@ static struct rt_trie_node *resize(struc
+ 		if (IS_ERR(tn)) {
+ 			tn = old_tn;
+ #ifdef CONFIG_IP_FIB_TRIE_STATS
+-			t->stats.resize_node_skipped++;
++			this_cpu_inc(t->stats->resize_node_skipped);
+ #endif
+ 			break;
+ 		}
+@@ -1357,7 +1357,7 @@ static int check_leaf(struct fib_table *
+ 			err = fib_props[fa->fa_type].error;
+ 			if (err) {
+ #ifdef CONFIG_IP_FIB_TRIE_STATS
+-				t->stats.semantic_match_passed++;
++				this_cpu_inc(t->stats->semantic_match_passed);
+ #endif
+ 				return err;
+ 			}
+@@ -1372,7 +1372,7 @@ static int check_leaf(struct fib_table *
+ 					continue;
+ 
+ #ifdef CONFIG_IP_FIB_TRIE_STATS
+-				t->stats.semantic_match_passed++;
++				this_cpu_inc(t->stats->semantic_match_passed);
+ #endif
+ 				res->prefixlen = li->plen;
+ 				res->nh_sel = nhsel;
+@@ -1388,7 +1388,7 @@ static int check_leaf(struct fib_table *
+ 		}
+ 
+ #ifdef CONFIG_IP_FIB_TRIE_STATS
+-		t->stats.semantic_match_miss++;
++		this_cpu_inc(t->stats->semantic_match_miss);
+ #endif
+ 	}
+ 
+@@ -1399,6 +1399,9 @@ int fib_table_lookup(struct fib_table *t
+ 		     struct fib_result *res, int fib_flags)
+ {
+ 	struct trie *t = (struct trie *) tb->tb_data;
++#ifdef CONFIG_IP_FIB_TRIE_STATS
++	struct trie_use_stats __percpu *stats = t->stats;
++#endif
+ 	int ret;
+ 	struct rt_trie_node *n;
+ 	struct tnode *pn;
+@@ -1417,7 +1420,7 @@ int fib_table_lookup(struct fib_table *t
+ 		goto failed;
+ 
+ #ifdef CONFIG_IP_FIB_TRIE_STATS
+-	t->stats.gets++;
++	this_cpu_inc(stats->gets);
+ #endif
+ 
+ 	/* Just a leaf? */
+@@ -1441,7 +1444,7 @@ int fib_table_lookup(struct fib_table *t
+ 
+ 		if (n == NULL) {
+ #ifdef CONFIG_IP_FIB_TRIE_STATS
+-			t->stats.null_node_hit++;
++			this_cpu_inc(stats->null_node_hit);
+ #endif
+ 			goto backtrace;
+ 		}
+@@ -1576,7 +1579,7 @@ backtrace:
+ 			chopped_off = 0;
+ 
+ #ifdef CONFIG_IP_FIB_TRIE_STATS
+-			t->stats.backtrack++;
++			this_cpu_inc(stats->backtrack);
+ #endif
+ 			goto backtrace;
+ 		}
+@@ -1830,6 +1833,11 @@ int fib_table_flush(struct fib_table *tb
+ 
+ void fib_free_table(struct fib_table *tb)
+ {
++#ifdef CONFIG_IP_FIB_TRIE_STATS
++	struct trie *t = (struct trie *)tb->tb_data;
++
++	free_percpu(t->stats);
++#endif /* CONFIG_IP_FIB_TRIE_STATS */
+ 	kfree(tb);
+ }
+ 
+@@ -1973,7 +1981,14 @@ struct fib_table *fib_trie_table(u32 id)
+ 	tb->tb_num_default = 0;
+ 
+ 	t = (struct trie *) tb->tb_data;
+-	memset(t, 0, sizeof(*t));
++	RCU_INIT_POINTER(t->trie, NULL);
++#ifdef CONFIG_IP_FIB_TRIE_STATS
++	t->stats = alloc_percpu(struct trie_use_stats);
++	if (!t->stats) {
++		kfree(tb);
++		tb = NULL;
++	}
++#endif
+ 
+ 	return tb;
+ }
+@@ -2139,18 +2154,31 @@ static void trie_show_stats(struct seq_f
+ 
+ #ifdef CONFIG_IP_FIB_TRIE_STATS
+ static void trie_show_usage(struct seq_file *seq,
+-			    const struct trie_use_stats *stats)
++			    const struct trie_use_stats __percpu *stats)
+ {
++	struct trie_use_stats s = { 0 };
++	int cpu;
++
++	/* loop through all of the CPUs and gather up the stats */
++	for_each_possible_cpu(cpu) {
++		const struct trie_use_stats *pcpu = per_cpu_ptr(stats, cpu);
++
++		s.gets += pcpu->gets;
++		s.backtrack += pcpu->backtrack;
++		s.semantic_match_passed += pcpu->semantic_match_passed;
++		s.semantic_match_miss += pcpu->semantic_match_miss;
++		s.null_node_hit += pcpu->null_node_hit;
++		s.resize_node_skipped += pcpu->resize_node_skipped;
++	}
++
+ 	seq_printf(seq, "\nCounters:\n---------\n");
+-	seq_printf(seq, "gets = %u\n", stats->gets);
+-	seq_printf(seq, "backtracks = %u\n", stats->backtrack);
++	seq_printf(seq, "gets = %u\n", s.gets);
++	seq_printf(seq, "backtracks = %u\n", s.backtrack);
+ 	seq_printf(seq, "semantic match passed = %u\n",
+-		   stats->semantic_match_passed);
+-	seq_printf(seq, "semantic match miss = %u\n",
+-		   stats->semantic_match_miss);
+-	seq_printf(seq, "null node hit= %u\n", stats->null_node_hit);
+-	seq_printf(seq, "skipped node resize = %u\n\n",
+-		   stats->resize_node_skipped);
++		   s.semantic_match_passed);
++	seq_printf(seq, "semantic match miss = %u\n", s.semantic_match_miss);
++	seq_printf(seq, "null node hit= %u\n", s.null_node_hit);
++	seq_printf(seq, "skipped node resize = %u\n\n", s.resize_node_skipped);
+ }
+ #endif /*  CONFIG_IP_FIB_TRIE_STATS */
+ 
+@@ -2191,7 +2219,7 @@ static int fib_triestat_seq_show(struct
+ 			trie_collect_stats(t, &stat);
+ 			trie_show_stats(seq, &stat);
+ #ifdef CONFIG_IP_FIB_TRIE_STATS
+-			trie_show_usage(seq, &t->stats);
++			trie_show_usage(seq, t->stats);
+ #endif
+ 		}
+ 	}
diff --git a/target/linux/generic/patches-3.18/080-03-fib_trie-Make-leaf-and-tnode-more-uniform.patch b/target/linux/generic/patches-3.18/080-03-fib_trie-Make-leaf-and-tnode-more-uniform.patch
new file mode 100644
index 0000000..4c727cd
--- /dev/null
+++ b/target/linux/generic/patches-3.18/080-03-fib_trie-Make-leaf-and-tnode-more-uniform.patch
@@ -0,0 +1,421 @@
+From: Alexander Duyck <alexander.h.duyck@redhat.com>
+Date: Wed, 31 Dec 2014 10:55:35 -0800
+Subject: [PATCH] fib_trie: Make leaf and tnode more uniform
+
+This change makes some fundamental changes to the way leaves and tnodes are
+constructed.  The big differences are:
+1.  Leaves now populate pos and bits indicating their full key size.
+2.  Trie nodes now mask out their lower bits to be consistent with the leaf
+3.  Both structures have been reordered so that rt_trie_node now consisists
+    of a much larger region including the pos, bits, and rcu portions of
+    the tnode structure.
+
+On 32b systems this will result in the leaf being 4B larger as the pos and
+bits values were added to a hole created by the key as it was only 4B in
+length.
+
+Signed-off-by: Alexander Duyck <alexander.h.duyck@redhat.com>
+Signed-off-by: David S. Miller <davem@davemloft.net>
+---
+
+--- a/net/ipv4/fib_trie.c
++++ b/net/ipv4/fib_trie.c
+@@ -87,24 +87,38 @@
+ 
+ typedef unsigned int t_key;
+ 
+-#define T_TNODE 0
+-#define T_LEAF  1
+-#define NODE_TYPE_MASK	0x1UL
+-#define NODE_TYPE(node) ((node)->parent & NODE_TYPE_MASK)
++#define IS_TNODE(n) ((n)->bits)
++#define IS_LEAF(n) (!(n)->bits)
+ 
+-#define IS_TNODE(n) (!(n->parent & T_LEAF))
+-#define IS_LEAF(n) (n->parent & T_LEAF)
++struct tnode {
++	t_key key;
++	unsigned char bits;		/* 2log(KEYLENGTH) bits needed */
++	unsigned char pos;		/* 2log(KEYLENGTH) bits needed */
++	struct tnode __rcu *parent;
++	union {
++		struct rcu_head rcu;
++		struct tnode *tnode_free;
++	};
++	unsigned int full_children;	/* KEYLENGTH bits needed */
++	unsigned int empty_children;	/* KEYLENGTH bits needed */
++	struct rt_trie_node __rcu *child[0];
++};
+ 
+ struct rt_trie_node {
+-	unsigned long parent;
+ 	t_key key;
++	unsigned char bits;
++	unsigned char pos;
++	struct tnode __rcu *parent;
++	struct rcu_head rcu;
+ };
+ 
+ struct leaf {
+-	unsigned long parent;
+ 	t_key key;
+-	struct hlist_head list;
++	unsigned char bits;
++	unsigned char pos;
++	struct tnode __rcu *parent;
+ 	struct rcu_head rcu;
++	struct hlist_head list;
+ };
+ 
+ struct leaf_info {
+@@ -115,20 +129,6 @@ struct leaf_info {
+ 	struct rcu_head rcu;
+ };
+ 
+-struct tnode {
+-	unsigned long parent;
+-	t_key key;
+-	unsigned char pos;		/* 2log(KEYLENGTH) bits needed */
+-	unsigned char bits;		/* 2log(KEYLENGTH) bits needed */
+-	unsigned int full_children;	/* KEYLENGTH bits needed */
+-	unsigned int empty_children;	/* KEYLENGTH bits needed */
+-	union {
+-		struct rcu_head rcu;
+-		struct tnode *tnode_free;
+-	};
+-	struct rt_trie_node __rcu *child[0];
+-};
+-
+ #ifdef CONFIG_IP_FIB_TRIE_STATS
+ struct trie_use_stats {
+ 	unsigned int gets;
+@@ -176,38 +176,27 @@ static const int sync_pages = 128;
+ static struct kmem_cache *fn_alias_kmem __read_mostly;
+ static struct kmem_cache *trie_leaf_kmem __read_mostly;
+ 
+-/*
+- * caller must hold RTNL
+- */
+-static inline struct tnode *node_parent(const struct rt_trie_node *node)
+-{
+-	unsigned long parent;
++/* caller must hold RTNL */
++#define node_parent(n) rtnl_dereference((n)->parent)
+ 
+-	parent = rcu_dereference_index_check(node->parent, lockdep_rtnl_is_held());
++/* caller must hold RCU read lock or RTNL */
++#define node_parent_rcu(n) rcu_dereference_rtnl((n)->parent)
+ 
+-	return (struct tnode *)(parent & ~NODE_TYPE_MASK);
+-}
+-
+-/*
+- * caller must hold RCU read lock or RTNL
+- */
+-static inline struct tnode *node_parent_rcu(const struct rt_trie_node *node)
++/* wrapper for rcu_assign_pointer */
++static inline void node_set_parent(struct rt_trie_node *node, struct tnode *ptr)
+ {
+-	unsigned long parent;
+-
+-	parent = rcu_dereference_index_check(node->parent, rcu_read_lock_held() ||
+-							   lockdep_rtnl_is_held());
+-
+-	return (struct tnode *)(parent & ~NODE_TYPE_MASK);
++	if (node)
++		rcu_assign_pointer(node->parent, ptr);
+ }
+ 
+-/* Same as rcu_assign_pointer
+- * but that macro() assumes that value is a pointer.
++#define NODE_INIT_PARENT(n, p) RCU_INIT_POINTER((n)->parent, p)
++
++/* This provides us with the number of children in this node, in the case of a
++ * leaf this will return 0 meaning none of the children are accessible.
+  */
+-static inline void node_set_parent(struct rt_trie_node *node, struct tnode *ptr)
++static inline int tnode_child_length(const struct tnode *tn)
+ {
+-	smp_wmb();
+-	node->parent = (unsigned long)ptr | NODE_TYPE(node);
++	return (1ul << tn->bits) & ~(1ul);
+ }
+ 
+ /*
+@@ -215,7 +204,7 @@ static inline void node_set_parent(struc
+  */
+ static inline struct rt_trie_node *tnode_get_child(const struct tnode *tn, unsigned int i)
+ {
+-	BUG_ON(i >= 1U << tn->bits);
++	BUG_ON(i >= tnode_child_length(tn));
+ 
+ 	return rtnl_dereference(tn->child[i]);
+ }
+@@ -225,16 +214,11 @@ static inline struct rt_trie_node *tnode
+  */
+ static inline struct rt_trie_node *tnode_get_child_rcu(const struct tnode *tn, unsigned int i)
+ {
+-	BUG_ON(i >= 1U << tn->bits);
++	BUG_ON(i >= tnode_child_length(tn));
+ 
+ 	return rcu_dereference_rtnl(tn->child[i]);
+ }
+ 
+-static inline int tnode_child_length(const struct tnode *tn)
+-{
+-	return 1 << tn->bits;
+-}
+-
+ static inline t_key mask_pfx(t_key k, unsigned int l)
+ {
+ 	return (l == 0) ? 0 : k >> (KEYLENGTH-l) << (KEYLENGTH-l);
+@@ -336,11 +320,6 @@ static inline int tkey_mismatch(t_key a,
+ 
+ */
+ 
+-static inline void check_tnode(const struct tnode *tn)
+-{
+-	WARN_ON(tn && tn->pos+tn->bits > 32);
+-}
+-
+ static const int halve_threshold = 25;
+ static const int inflate_threshold = 50;
+ static const int halve_threshold_root = 15;
+@@ -426,11 +405,20 @@ static void tnode_free_flush(void)
+ 	}
+ }
+ 
+-static struct leaf *leaf_new(void)
++static struct leaf *leaf_new(t_key key)
+ {
+ 	struct leaf *l = kmem_cache_alloc(trie_leaf_kmem, GFP_KERNEL);
+ 	if (l) {
+-		l->parent = T_LEAF;
++		l->parent = NULL;
++		/* set key and pos to reflect full key value
++		 * any trailing zeros in the key should be ignored
++		 * as the nodes are searched
++		 */
++		l->key = key;
++		l->pos = KEYLENGTH;
++		/* set bits to 0 indicating we are not a tnode */
++		l->bits = 0;
++
+ 		INIT_HLIST_HEAD(&l->list);
+ 	}
+ 	return l;
+@@ -451,12 +439,16 @@ static struct tnode *tnode_new(t_key key
+ {
+ 	size_t sz = sizeof(struct tnode) + (sizeof(struct rt_trie_node *) << bits);
+ 	struct tnode *tn = tnode_alloc(sz);
++	unsigned int shift = pos + bits;
++
++	/* verify bits and pos their msb bits clear and values are valid */
++	BUG_ON(!bits || (shift > KEYLENGTH));
+ 
+ 	if (tn) {
+-		tn->parent = T_TNODE;
++		tn->parent = NULL;
+ 		tn->pos = pos;
+ 		tn->bits = bits;
+-		tn->key = key;
++		tn->key = mask_pfx(key, pos);
+ 		tn->full_children = 0;
+ 		tn->empty_children = 1<<bits;
+ 	}
+@@ -473,10 +465,7 @@ static struct tnode *tnode_new(t_key key
+ 
+ static inline int tnode_full(const struct tnode *tn, const struct rt_trie_node *n)
+ {
+-	if (n == NULL || IS_LEAF(n))
+-		return 0;
+-
+-	return ((struct tnode *) n)->pos == tn->pos + tn->bits;
++	return n && IS_TNODE(n) && (n->pos == (tn->pos + tn->bits));
+ }
+ 
+ static inline void put_child(struct tnode *tn, int i,
+@@ -514,8 +503,7 @@ static void tnode_put_child_reorg(struct
+ 	else if (!wasfull && isfull)
+ 		tn->full_children++;
+ 
+-	if (n)
+-		node_set_parent(n, tn);
++	node_set_parent(n, tn);
+ 
+ 	rcu_assign_pointer(tn->child[i], n);
+ }
+@@ -523,7 +511,7 @@ static void tnode_put_child_reorg(struct
+ #define MAX_WORK 10
+ static struct rt_trie_node *resize(struct trie *t, struct tnode *tn)
+ {
+-	int i;
++	struct rt_trie_node *n = NULL;
+ 	struct tnode *old_tn;
+ 	int inflate_threshold_use;
+ 	int halve_threshold_use;
+@@ -536,12 +524,11 @@ static struct rt_trie_node *resize(struc
+ 		 tn, inflate_threshold, halve_threshold);
+ 
+ 	/* No children */
+-	if (tn->empty_children == tnode_child_length(tn)) {
+-		tnode_free_safe(tn);
+-		return NULL;
+-	}
++	if (tn->empty_children > (tnode_child_length(tn) - 1))
++		goto no_children;
++
+ 	/* One child */
+-	if (tn->empty_children == tnode_child_length(tn) - 1)
++	if (tn->empty_children == (tnode_child_length(tn) - 1))
+ 		goto one_child;
+ 	/*
+ 	 * Double as long as the resulting node has a number of
+@@ -607,11 +594,9 @@ static struct rt_trie_node *resize(struc
+ 	 *
+ 	 */
+ 
+-	check_tnode(tn);
+-
+ 	/* Keep root node larger  */
+ 
+-	if (!node_parent((struct rt_trie_node *)tn)) {
++	if (!node_parent(tn)) {
+ 		inflate_threshold_use = inflate_threshold_root;
+ 		halve_threshold_use = halve_threshold_root;
+ 	} else {
+@@ -637,8 +622,6 @@ static struct rt_trie_node *resize(struc
+ 		}
+ 	}
+ 
+-	check_tnode(tn);
+-
+ 	/* Return if at least one inflate is run */
+ 	if (max_work != MAX_WORK)
+ 		return (struct rt_trie_node *) tn;
+@@ -666,21 +649,16 @@ static struct rt_trie_node *resize(struc
+ 
+ 
+ 	/* Only one child remains */
+-	if (tn->empty_children == tnode_child_length(tn) - 1) {
++	if (tn->empty_children == (tnode_child_length(tn) - 1)) {
++		unsigned long i;
+ one_child:
+-		for (i = 0; i < tnode_child_length(tn); i++) {
+-			struct rt_trie_node *n;
+-
+-			n = rtnl_dereference(tn->child[i]);
+-			if (!n)
+-				continue;
+-
+-			/* compress one level */
+-
+-			node_set_parent(n, NULL);
+-			tnode_free_safe(tn);
+-			return n;
+-		}
++		for (i = tnode_child_length(tn); !n && i;)
++			n = tnode_get_child(tn, --i);
++no_children:
++		/* compress one level */
++		node_set_parent(n, NULL);
++		tnode_free_safe(tn);
++		return n;
+ 	}
+ 	return (struct rt_trie_node *) tn;
+ }
+@@ -760,8 +738,7 @@ static struct tnode *inflate(struct trie
+ 
+ 		/* A leaf or an internal node with skipped bits */
+ 
+-		if (IS_LEAF(node) || ((struct tnode *) node)->pos >
+-		   tn->pos + tn->bits - 1) {
++		if (IS_LEAF(node) || (node->pos > (tn->pos + tn->bits - 1))) {
+ 			put_child(tn,
+ 				tkey_extract_bits(node->key, oldtnode->pos, oldtnode->bits + 1),
+ 				node);
+@@ -958,11 +935,9 @@ fib_find_node(struct trie *t, u32 key)
+ 	pos = 0;
+ 	n = rcu_dereference_rtnl(t->trie);
+ 
+-	while (n != NULL &&  NODE_TYPE(n) == T_TNODE) {
++	while (n && IS_TNODE(n)) {
+ 		tn = (struct tnode *) n;
+ 
+-		check_tnode(tn);
+-
+ 		if (tkey_sub_equals(tn->key, pos, tn->pos-pos, key)) {
+ 			pos = tn->pos + tn->bits;
+ 			n = tnode_get_child_rcu(tn,
+@@ -988,7 +963,7 @@ static void trie_rebalance(struct trie *
+ 
+ 	key = tn->key;
+ 
+-	while (tn != NULL && (tp = node_parent((struct rt_trie_node *)tn)) != NULL) {
++	while (tn != NULL && (tp = node_parent(tn)) != NULL) {
+ 		cindex = tkey_extract_bits(key, tp->pos, tp->bits);
+ 		wasfull = tnode_full(tp, tnode_get_child(tp, cindex));
+ 		tn = (struct tnode *)resize(t, tn);
+@@ -996,7 +971,7 @@ static void trie_rebalance(struct trie *
+ 		tnode_put_child_reorg(tp, cindex,
+ 				      (struct rt_trie_node *)tn, wasfull);
+ 
+-		tp = node_parent((struct rt_trie_node *) tn);
++		tp = node_parent(tn);
+ 		if (!tp)
+ 			rcu_assign_pointer(t->trie, (struct rt_trie_node *)tn);
+ 
+@@ -1048,11 +1023,9 @@ static struct list_head *fib_insert_node
+ 	 * If it doesn't, we need to replace it with a T_TNODE.
+ 	 */
+ 
+-	while (n != NULL &&  NODE_TYPE(n) == T_TNODE) {
++	while (n && IS_TNODE(n)) {
+ 		tn = (struct tnode *) n;
+ 
+-		check_tnode(tn);
+-
+ 		if (tkey_sub_equals(tn->key, pos, tn->pos-pos, key)) {
+ 			tp = tn;
+ 			pos = tn->pos + tn->bits;
+@@ -1087,12 +1060,11 @@ static struct list_head *fib_insert_node
+ 		insert_leaf_info(&l->list, li);
+ 		goto done;
+ 	}
+-	l = leaf_new();
++	l = leaf_new(key);
+ 
+ 	if (!l)
+ 		return NULL;
+ 
+-	l->key = key;
+ 	li = leaf_info_new(plen);
+ 
+ 	if (!li) {
+@@ -1569,7 +1541,7 @@ backtrace:
+ 		if (chopped_off <= pn->bits) {
+ 			cindex &= ~(1 << (chopped_off-1));
+ 		} else {
+-			struct tnode *parent = node_parent_rcu((struct rt_trie_node *) pn);
++			struct tnode *parent = node_parent_rcu(pn);
+ 			if (!parent)
+ 				goto failed;
+ 
+@@ -1597,7 +1569,7 @@ EXPORT_SYMBOL_GPL(fib_table_lookup);
+  */
+ static void trie_leaf_remove(struct trie *t, struct leaf *l)
+ {
+-	struct tnode *tp = node_parent((struct rt_trie_node *) l);
++	struct tnode *tp = node_parent(l);
+ 
+ 	pr_debug("entering trie_leaf_remove(%p)\n", l);
+ 
+@@ -2374,7 +2346,7 @@ static int fib_trie_seq_show(struct seq_
+ 
+ 	if (IS_TNODE(n)) {
+ 		struct tnode *tn = (struct tnode *) n;
+-		__be32 prf = htonl(mask_pfx(tn->key, tn->pos));
++		__be32 prf = htonl(tn->key);
+ 
+ 		seq_indent(seq, iter->depth-1);
+ 		seq_printf(seq, "  +-- %pI4/%d %d %d %d\n",
diff --git a/target/linux/generic/patches-3.18/080-04-fib_trie-Merge-tnode_free-and-leaf_free-into-node_fr.patch b/target/linux/generic/patches-3.18/080-04-fib_trie-Merge-tnode_free-and-leaf_free-into-node_fr.patch
new file mode 100644
index 0000000..3f8d030
--- /dev/null
+++ b/target/linux/generic/patches-3.18/080-04-fib_trie-Merge-tnode_free-and-leaf_free-into-node_fr.patch
@@ -0,0 +1,209 @@
+From: Alexander Duyck <alexander.h.duyck@redhat.com>
+Date: Wed, 31 Dec 2014 10:55:41 -0800
+Subject: [PATCH] fib_trie: Merge tnode_free and leaf_free into node_free
+
+Both the leaf and the tnode had an rcu_head in them, but they had them in
+slightly different places.  Since we now have them in the same spot and
+know that any node with bits == 0 is a leaf and the rest are either vmalloc
+or kmalloc tnodes depending on the value of bits it makes it easy to combine
+the functions and reduce overhead.
+
+In addition I have taken advantage of the rcu_head pointer to go ahead and
+put together a simple linked list instead of using the tnode pointer as
+this way we can merge either type of structure for freeing.
+
+Signed-off-by: Alexander Duyck <alexander.h.duyck@redhat.com>
+Signed-off-by: David S. Miller <davem@davemloft.net>
+---
+
+--- a/net/ipv4/fib_trie.c
++++ b/net/ipv4/fib_trie.c
+@@ -95,15 +95,17 @@ struct tnode {
+ 	unsigned char bits;		/* 2log(KEYLENGTH) bits needed */
+ 	unsigned char pos;		/* 2log(KEYLENGTH) bits needed */
+ 	struct tnode __rcu *parent;
+-	union {
+-		struct rcu_head rcu;
+-		struct tnode *tnode_free;
+-	};
++	struct rcu_head rcu;
++	/* everything above this comment must be the same as rt_trie_node */
+ 	unsigned int full_children;	/* KEYLENGTH bits needed */
+ 	unsigned int empty_children;	/* KEYLENGTH bits needed */
+ 	struct rt_trie_node __rcu *child[0];
+ };
+ 
++/* This struct represents the shared bits between tnode and leaf.  If any
++ * ordering is changed here is must also be updated in tnode and leaf as
++ * well.
++ */
+ struct rt_trie_node {
+ 	t_key key;
+ 	unsigned char bits;
+@@ -118,6 +120,7 @@ struct leaf {
+ 	unsigned char pos;
+ 	struct tnode __rcu *parent;
+ 	struct rcu_head rcu;
++	/* everything above this comment must be the same as rt_trie_node */
+ 	struct hlist_head list;
+ };
+ 
+@@ -163,7 +166,7 @@ static struct rt_trie_node *resize(struc
+ static struct tnode *inflate(struct trie *t, struct tnode *tn);
+ static struct tnode *halve(struct trie *t, struct tnode *tn);
+ /* tnodes to free after resize(); protected by RTNL */
+-static struct tnode *tnode_free_head;
++static struct callback_head *tnode_free_head;
+ static size_t tnode_free_size;
+ 
+ /*
+@@ -336,17 +339,23 @@ static inline void alias_free_mem_rcu(st
+ 	call_rcu(&fa->rcu, __alias_free_mem);
+ }
+ 
+-static void __leaf_free_rcu(struct rcu_head *head)
+-{
+-	struct leaf *l = container_of(head, struct leaf, rcu);
+-	kmem_cache_free(trie_leaf_kmem, l);
+-}
++#define TNODE_KMALLOC_MAX \
++	ilog2((PAGE_SIZE - sizeof(struct tnode)) / sizeof(struct rt_trie_node *))
+ 
+-static inline void free_leaf(struct leaf *l)
++static void __node_free_rcu(struct rcu_head *head)
+ {
+-	call_rcu(&l->rcu, __leaf_free_rcu);
++	struct rt_trie_node *n = container_of(head, struct rt_trie_node, rcu);
++
++	if (IS_LEAF(n))
++		kmem_cache_free(trie_leaf_kmem, n);
++	else if (n->bits <= TNODE_KMALLOC_MAX)
++		kfree(n);
++	else
++		vfree(n);
+ }
+ 
++#define node_free(n) call_rcu(&n->rcu, __node_free_rcu)
++
+ static inline void free_leaf_info(struct leaf_info *leaf)
+ {
+ 	kfree_rcu(leaf, rcu);
+@@ -360,43 +369,24 @@ static struct tnode *tnode_alloc(size_t
+ 		return vzalloc(size);
+ }
+ 
+-static void __tnode_free_rcu(struct rcu_head *head)
+-{
+-	struct tnode *tn = container_of(head, struct tnode, rcu);
+-	size_t size = sizeof(struct tnode) +
+-		      (sizeof(struct rt_trie_node *) << tn->bits);
+-
+-	if (size <= PAGE_SIZE)
+-		kfree(tn);
+-	else
+-		vfree(tn);
+-}
+-
+-static inline void tnode_free(struct tnode *tn)
+-{
+-	if (IS_LEAF(tn))
+-		free_leaf((struct leaf *) tn);
+-	else
+-		call_rcu(&tn->rcu, __tnode_free_rcu);
+-}
+-
+ static void tnode_free_safe(struct tnode *tn)
+ {
+ 	BUG_ON(IS_LEAF(tn));
+-	tn->tnode_free = tnode_free_head;
+-	tnode_free_head = tn;
+-	tnode_free_size += sizeof(struct tnode) +
+-			   (sizeof(struct rt_trie_node *) << tn->bits);
++	tn->rcu.next = tnode_free_head;
++	tnode_free_head = &tn->rcu;
+ }
+ 
+ static void tnode_free_flush(void)
+ {
+-	struct tnode *tn;
++	struct callback_head *head;
++
++	while ((head = tnode_free_head)) {
++		struct tnode *tn = container_of(head, struct tnode, rcu);
++
++		tnode_free_head = head->next;
++		tnode_free_size += offsetof(struct tnode, child[1 << tn->bits]);
+ 
+-	while ((tn = tnode_free_head)) {
+-		tnode_free_head = tn->tnode_free;
+-		tn->tnode_free = NULL;
+-		tnode_free(tn);
++		node_free(tn);
+ 	}
+ 
+ 	if (tnode_free_size >= PAGE_SIZE * sync_pages) {
+@@ -437,7 +427,7 @@ static struct leaf_info *leaf_info_new(i
+ 
+ static struct tnode *tnode_new(t_key key, int pos, int bits)
+ {
+-	size_t sz = sizeof(struct tnode) + (sizeof(struct rt_trie_node *) << bits);
++	size_t sz = offsetof(struct tnode, child[1 << bits]);
+ 	struct tnode *tn = tnode_alloc(sz);
+ 	unsigned int shift = pos + bits;
+ 
+@@ -666,15 +656,15 @@ no_children:
+ 
+ static void tnode_clean_free(struct tnode *tn)
+ {
++	struct rt_trie_node *tofree;
+ 	int i;
+-	struct tnode *tofree;
+ 
+ 	for (i = 0; i < tnode_child_length(tn); i++) {
+-		tofree = (struct tnode *)rtnl_dereference(tn->child[i]);
++		tofree = rtnl_dereference(tn->child[i]);
+ 		if (tofree)
+-			tnode_free(tofree);
++			node_free(tofree);
+ 	}
+-	tnode_free(tn);
++	node_free(tn);
+ }
+ 
+ static struct tnode *inflate(struct trie *t, struct tnode *tn)
+@@ -717,7 +707,7 @@ static struct tnode *inflate(struct trie
+ 					  inode->bits - 1);
+ 
+ 			if (!right) {
+-				tnode_free(left);
++				node_free(left);
+ 				goto nomem;
+ 			}
+ 
+@@ -1068,7 +1058,7 @@ static struct list_head *fib_insert_node
+ 	li = leaf_info_new(plen);
+ 
+ 	if (!li) {
+-		free_leaf(l);
++		node_free(l);
+ 		return NULL;
+ 	}
+ 
+@@ -1100,7 +1090,7 @@ static struct list_head *fib_insert_node
+ 
+ 		if (!tn) {
+ 			free_leaf_info(li);
+-			free_leaf(l);
++			node_free(l);
+ 			return NULL;
+ 		}
+ 
+@@ -1580,7 +1570,7 @@ static void trie_leaf_remove(struct trie
+ 	} else
+ 		RCU_INIT_POINTER(t->trie, NULL);
+ 
+-	free_leaf(l);
++	node_free(l);
+ }
+ 
+ /*
diff --git a/target/linux/generic/patches-3.18/080-05-fib_trie-Merge-leaf-into-tnode.patch b/target/linux/generic/patches-3.18/080-05-fib_trie-Merge-leaf-into-tnode.patch
new file mode 100644
index 0000000..a3393bf
--- /dev/null
+++ b/target/linux/generic/patches-3.18/080-05-fib_trie-Merge-leaf-into-tnode.patch
@@ -0,0 +1,928 @@
+From: Alexander Duyck <alexander.h.duyck@redhat.com>
+Date: Wed, 31 Dec 2014 10:55:47 -0800
+Subject: [PATCH] fib_trie: Merge leaf into tnode
+
+This change makes it so that leaf and tnode are the same struct.  As a
+result there is no need for rt_trie_node anymore since everyting can be
+merged into tnode.
+
+On 32b systems this results in the leaf being 4 bytes larger, however I
+don't know if that is really an issue as this and an eariler patch that
+added bits & pos have increased the size from 20 to 28.  If I am not
+mistaken slub/slab allocate on power of 2 sizes so 20 was likely being
+rounded up to 32 anyway.
+
+Signed-off-by: Alexander Duyck <alexander.h.duyck@redhat.com>
+Signed-off-by: David S. Miller <davem@davemloft.net>
+---
+
+--- a/net/ipv4/fib_trie.c
++++ b/net/ipv4/fib_trie.c
+@@ -96,32 +96,16 @@ struct tnode {
+ 	unsigned char pos;		/* 2log(KEYLENGTH) bits needed */
+ 	struct tnode __rcu *parent;
+ 	struct rcu_head rcu;
+-	/* everything above this comment must be the same as rt_trie_node */
+-	unsigned int full_children;	/* KEYLENGTH bits needed */
+-	unsigned int empty_children;	/* KEYLENGTH bits needed */
+-	struct rt_trie_node __rcu *child[0];
+-};
+-
+-/* This struct represents the shared bits between tnode and leaf.  If any
+- * ordering is changed here is must also be updated in tnode and leaf as
+- * well.
+- */
+-struct rt_trie_node {
+-	t_key key;
+-	unsigned char bits;
+-	unsigned char pos;
+-	struct tnode __rcu *parent;
+-	struct rcu_head rcu;
+-};
+-
+-struct leaf {
+-	t_key key;
+-	unsigned char bits;
+-	unsigned char pos;
+-	struct tnode __rcu *parent;
+-	struct rcu_head rcu;
+-	/* everything above this comment must be the same as rt_trie_node */
+-	struct hlist_head list;
++	union {
++		/* The fields in this struct are valid if bits > 0 (TNODE) */
++		struct {
++			unsigned int full_children;  /* KEYLENGTH bits needed */
++			unsigned int empty_children; /* KEYLENGTH bits needed */
++			struct tnode __rcu *child[0];
++		};
++		/* This list pointer if valid if bits == 0 (LEAF) */
++		struct hlist_head list;
++	};
+ };
+ 
+ struct leaf_info {
+@@ -154,15 +138,15 @@ struct trie_stat {
+ };
+ 
+ struct trie {
+-	struct rt_trie_node __rcu *trie;
++	struct tnode __rcu *trie;
+ #ifdef CONFIG_IP_FIB_TRIE_STATS
+ 	struct trie_use_stats __percpu *stats;
+ #endif
+ };
+ 
+-static void tnode_put_child_reorg(struct tnode *tn, int i, struct rt_trie_node *n,
++static void tnode_put_child_reorg(struct tnode *tn, int i, struct tnode *n,
+ 				  int wasfull);
+-static struct rt_trie_node *resize(struct trie *t, struct tnode *tn);
++static struct tnode *resize(struct trie *t, struct tnode *tn);
+ static struct tnode *inflate(struct trie *t, struct tnode *tn);
+ static struct tnode *halve(struct trie *t, struct tnode *tn);
+ /* tnodes to free after resize(); protected by RTNL */
+@@ -186,10 +170,10 @@ static struct kmem_cache *trie_leaf_kmem
+ #define node_parent_rcu(n) rcu_dereference_rtnl((n)->parent)
+ 
+ /* wrapper for rcu_assign_pointer */
+-static inline void node_set_parent(struct rt_trie_node *node, struct tnode *ptr)
++static inline void node_set_parent(struct tnode *n, struct tnode *tp)
+ {
+-	if (node)
+-		rcu_assign_pointer(node->parent, ptr);
++	if (n)
++		rcu_assign_pointer(n->parent, tp);
+ }
+ 
+ #define NODE_INIT_PARENT(n, p) RCU_INIT_POINTER((n)->parent, p)
+@@ -205,7 +189,7 @@ static inline int tnode_child_length(con
+ /*
+  * caller must hold RTNL
+  */
+-static inline struct rt_trie_node *tnode_get_child(const struct tnode *tn, unsigned int i)
++static inline struct tnode *tnode_get_child(const struct tnode *tn, unsigned int i)
+ {
+ 	BUG_ON(i >= tnode_child_length(tn));
+ 
+@@ -215,7 +199,7 @@ static inline struct rt_trie_node *tnode
+ /*
+  * caller must hold RCU read lock or RTNL
+  */
+-static inline struct rt_trie_node *tnode_get_child_rcu(const struct tnode *tn, unsigned int i)
++static inline struct tnode *tnode_get_child_rcu(const struct tnode *tn, unsigned int i)
+ {
+ 	BUG_ON(i >= tnode_child_length(tn));
+ 
+@@ -340,11 +324,11 @@ static inline void alias_free_mem_rcu(st
+ }
+ 
+ #define TNODE_KMALLOC_MAX \
+-	ilog2((PAGE_SIZE - sizeof(struct tnode)) / sizeof(struct rt_trie_node *))
++	ilog2((PAGE_SIZE - sizeof(struct tnode)) / sizeof(struct tnode *))
+ 
+ static void __node_free_rcu(struct rcu_head *head)
+ {
+-	struct rt_trie_node *n = container_of(head, struct rt_trie_node, rcu);
++	struct tnode *n = container_of(head, struct tnode, rcu);
+ 
+ 	if (IS_LEAF(n))
+ 		kmem_cache_free(trie_leaf_kmem, n);
+@@ -395,9 +379,9 @@ static void tnode_free_flush(void)
+ 	}
+ }
+ 
+-static struct leaf *leaf_new(t_key key)
++static struct tnode *leaf_new(t_key key)
+ {
+-	struct leaf *l = kmem_cache_alloc(trie_leaf_kmem, GFP_KERNEL);
++	struct tnode *l = kmem_cache_alloc(trie_leaf_kmem, GFP_KERNEL);
+ 	if (l) {
+ 		l->parent = NULL;
+ 		/* set key and pos to reflect full key value
+@@ -444,7 +428,7 @@ static struct tnode *tnode_new(t_key key
+ 	}
+ 
+ 	pr_debug("AT %p s=%zu %zu\n", tn, sizeof(struct tnode),
+-		 sizeof(struct rt_trie_node *) << bits);
++		 sizeof(struct tnode *) << bits);
+ 	return tn;
+ }
+ 
+@@ -453,13 +437,13 @@ static struct tnode *tnode_new(t_key key
+  * and no bits are skipped. See discussion in dyntree paper p. 6
+  */
+ 
+-static inline int tnode_full(const struct tnode *tn, const struct rt_trie_node *n)
++static inline int tnode_full(const struct tnode *tn, const struct tnode *n)
+ {
+ 	return n && IS_TNODE(n) && (n->pos == (tn->pos + tn->bits));
+ }
+ 
+ static inline void put_child(struct tnode *tn, int i,
+-			     struct rt_trie_node *n)
++			     struct tnode *n)
+ {
+ 	tnode_put_child_reorg(tn, i, n, -1);
+ }
+@@ -469,10 +453,10 @@ static inline void put_child(struct tnod
+   * Update the value of full_children and empty_children.
+   */
+ 
+-static void tnode_put_child_reorg(struct tnode *tn, int i, struct rt_trie_node *n,
++static void tnode_put_child_reorg(struct tnode *tn, int i, struct tnode *n,
+ 				  int wasfull)
+ {
+-	struct rt_trie_node *chi = rtnl_dereference(tn->child[i]);
++	struct tnode *chi = rtnl_dereference(tn->child[i]);
+ 	int isfull;
+ 
+ 	BUG_ON(i >= 1<<tn->bits);
+@@ -499,10 +483,9 @@ static void tnode_put_child_reorg(struct
+ }
+ 
+ #define MAX_WORK 10
+-static struct rt_trie_node *resize(struct trie *t, struct tnode *tn)
++static struct tnode *resize(struct trie *t, struct tnode *tn)
+ {
+-	struct rt_trie_node *n = NULL;
+-	struct tnode *old_tn;
++	struct tnode *old_tn, *n = NULL;
+ 	int inflate_threshold_use;
+ 	int halve_threshold_use;
+ 	int max_work;
+@@ -614,7 +597,7 @@ static struct rt_trie_node *resize(struc
+ 
+ 	/* Return if at least one inflate is run */
+ 	if (max_work != MAX_WORK)
+-		return (struct rt_trie_node *) tn;
++		return tn;
+ 
+ 	/*
+ 	 * Halve as long as the number of empty children in this
+@@ -650,13 +633,13 @@ no_children:
+ 		tnode_free_safe(tn);
+ 		return n;
+ 	}
+-	return (struct rt_trie_node *) tn;
++	return tn;
+ }
+ 
+ 
+ static void tnode_clean_free(struct tnode *tn)
+ {
+-	struct rt_trie_node *tofree;
++	struct tnode *tofree;
+ 	int i;
+ 
+ 	for (i = 0; i < tnode_child_length(tn); i++) {
+@@ -667,10 +650,10 @@ static void tnode_clean_free(struct tnod
+ 	node_free(tn);
+ }
+ 
+-static struct tnode *inflate(struct trie *t, struct tnode *tn)
++static struct tnode *inflate(struct trie *t, struct tnode *oldtnode)
+ {
+-	struct tnode *oldtnode = tn;
+-	int olen = tnode_child_length(tn);
++	int olen = tnode_child_length(oldtnode);
++	struct tnode *tn;
+ 	int i;
+ 
+ 	pr_debug("In inflate\n");
+@@ -690,11 +673,8 @@ static struct tnode *inflate(struct trie
+ 	for (i = 0; i < olen; i++) {
+ 		struct tnode *inode;
+ 
+-		inode = (struct tnode *) tnode_get_child(oldtnode, i);
+-		if (inode &&
+-		    IS_TNODE(inode) &&
+-		    inode->pos == oldtnode->pos + oldtnode->bits &&
+-		    inode->bits > 1) {
++		inode = tnode_get_child(oldtnode, i);
++		if (tnode_full(oldtnode, inode) && inode->bits > 1) {
+ 			struct tnode *left, *right;
+ 			t_key m = ~0U << (KEYLENGTH - 1) >> inode->pos;
+ 
+@@ -711,33 +691,29 @@ static struct tnode *inflate(struct trie
+ 				goto nomem;
+ 			}
+ 
+-			put_child(tn, 2*i, (struct rt_trie_node *) left);
+-			put_child(tn, 2*i+1, (struct rt_trie_node *) right);
++			put_child(tn, 2*i, left);
++			put_child(tn, 2*i+1, right);
+ 		}
+ 	}
+ 
+ 	for (i = 0; i < olen; i++) {
+-		struct tnode *inode;
+-		struct rt_trie_node *node = tnode_get_child(oldtnode, i);
++		struct tnode *inode = tnode_get_child(oldtnode, i);
+ 		struct tnode *left, *right;
+ 		int size, j;
+ 
+ 		/* An empty child */
+-		if (node == NULL)
++		if (inode == NULL)
+ 			continue;
+ 
+ 		/* A leaf or an internal node with skipped bits */
+-
+-		if (IS_LEAF(node) || (node->pos > (tn->pos + tn->bits - 1))) {
++		if (!tnode_full(oldtnode, inode)) {
+ 			put_child(tn,
+-				tkey_extract_bits(node->key, oldtnode->pos, oldtnode->bits + 1),
+-				node);
++				tkey_extract_bits(inode->key, tn->pos, tn->bits),
++				inode);
+ 			continue;
+ 		}
+ 
+ 		/* An internal node with two children */
+-		inode = (struct tnode *) node;
+-
+ 		if (inode->bits == 1) {
+ 			put_child(tn, 2*i, rtnl_dereference(inode->child[0]));
+ 			put_child(tn, 2*i+1, rtnl_dereference(inode->child[1]));
+@@ -769,12 +745,12 @@ static struct tnode *inflate(struct trie
+ 		 *   bit to zero.
+ 		 */
+ 
+-		left = (struct tnode *) tnode_get_child(tn, 2*i);
++		left = tnode_get_child(tn, 2*i);
+ 		put_child(tn, 2*i, NULL);
+ 
+ 		BUG_ON(!left);
+ 
+-		right = (struct tnode *) tnode_get_child(tn, 2*i+1);
++		right = tnode_get_child(tn, 2*i+1);
+ 		put_child(tn, 2*i+1, NULL);
+ 
+ 		BUG_ON(!right);
+@@ -796,12 +772,11 @@ nomem:
+ 	return ERR_PTR(-ENOMEM);
+ }
+ 
+-static struct tnode *halve(struct trie *t, struct tnode *tn)
++static struct tnode *halve(struct trie *t, struct tnode *oldtnode)
+ {
+-	struct tnode *oldtnode = tn;
+-	struct rt_trie_node *left, *right;
++	int olen = tnode_child_length(oldtnode);
++	struct tnode *tn, *left, *right;
+ 	int i;
+-	int olen = tnode_child_length(tn);
+ 
+ 	pr_debug("In halve\n");
+ 
+@@ -830,7 +805,7 @@ static struct tnode *halve(struct trie *
+ 			if (!newn)
+ 				goto nomem;
+ 
+-			put_child(tn, i/2, (struct rt_trie_node *)newn);
++			put_child(tn, i/2, newn);
+ 		}
+ 
+ 	}
+@@ -855,7 +830,7 @@ static struct tnode *halve(struct trie *
+ 		}
+ 
+ 		/* Two nonempty children */
+-		newBinNode = (struct tnode *) tnode_get_child(tn, i/2);
++		newBinNode = tnode_get_child(tn, i/2);
+ 		put_child(tn, i/2, NULL);
+ 		put_child(newBinNode, 0, left);
+ 		put_child(newBinNode, 1, right);
+@@ -871,7 +846,7 @@ nomem:
+ /* readside must use rcu_read_lock currently dump routines
+  via get_fa_head and dump */
+ 
+-static struct leaf_info *find_leaf_info(struct leaf *l, int plen)
++static struct leaf_info *find_leaf_info(struct tnode *l, int plen)
+ {
+ 	struct hlist_head *head = &l->list;
+ 	struct leaf_info *li;
+@@ -883,7 +858,7 @@ static struct leaf_info *find_leaf_info(
+ 	return NULL;
+ }
+ 
+-static inline struct list_head *get_fa_head(struct leaf *l, int plen)
++static inline struct list_head *get_fa_head(struct tnode *l, int plen)
+ {
+ 	struct leaf_info *li = find_leaf_info(l, plen);
+ 
+@@ -915,32 +890,25 @@ static void insert_leaf_info(struct hlis
+ 
+ /* rcu_read_lock needs to be hold by caller from readside */
+ 
+-static struct leaf *
+-fib_find_node(struct trie *t, u32 key)
++static struct tnode *fib_find_node(struct trie *t, u32 key)
+ {
+-	int pos;
+-	struct tnode *tn;
+-	struct rt_trie_node *n;
+-
+-	pos = 0;
+-	n = rcu_dereference_rtnl(t->trie);
++	struct tnode *n = rcu_dereference_rtnl(t->trie);
++	int pos = 0;
+ 
+ 	while (n && IS_TNODE(n)) {
+-		tn = (struct tnode *) n;
+-
+-		if (tkey_sub_equals(tn->key, pos, tn->pos-pos, key)) {
+-			pos = tn->pos + tn->bits;
+-			n = tnode_get_child_rcu(tn,
++		if (tkey_sub_equals(n->key, pos, n->pos-pos, key)) {
++			pos = n->pos + n->bits;
++			n = tnode_get_child_rcu(n,
+ 						tkey_extract_bits(key,
+-								  tn->pos,
+-								  tn->bits));
++								  n->pos,
++								  n->bits));
+ 		} else
+ 			break;
+ 	}
+ 	/* Case we have found a leaf. Compare prefixes */
+ 
+ 	if (n != NULL && IS_LEAF(n) && tkey_equals(key, n->key))
+-		return (struct leaf *)n;
++		return n;
+ 
+ 	return NULL;
+ }
+@@ -956,14 +924,13 @@ static void trie_rebalance(struct trie *
+ 	while (tn != NULL && (tp = node_parent(tn)) != NULL) {
+ 		cindex = tkey_extract_bits(key, tp->pos, tp->bits);
+ 		wasfull = tnode_full(tp, tnode_get_child(tp, cindex));
+-		tn = (struct tnode *)resize(t, tn);
++		tn = resize(t, tn);
+ 
+-		tnode_put_child_reorg(tp, cindex,
+-				      (struct rt_trie_node *)tn, wasfull);
++		tnode_put_child_reorg(tp, cindex, tn, wasfull);
+ 
+ 		tp = node_parent(tn);
+ 		if (!tp)
+-			rcu_assign_pointer(t->trie, (struct rt_trie_node *)tn);
++			rcu_assign_pointer(t->trie, tn);
+ 
+ 		tnode_free_flush();
+ 		if (!tp)
+@@ -973,9 +940,9 @@ static void trie_rebalance(struct trie *
+ 
+ 	/* Handle last (top) tnode */
+ 	if (IS_TNODE(tn))
+-		tn = (struct tnode *)resize(t, tn);
++		tn = resize(t, tn);
+ 
+-	rcu_assign_pointer(t->trie, (struct rt_trie_node *)tn);
++	rcu_assign_pointer(t->trie, tn);
+ 	tnode_free_flush();
+ }
+ 
+@@ -985,8 +952,8 @@ static struct list_head *fib_insert_node
+ {
+ 	int pos, newpos;
+ 	struct tnode *tp = NULL, *tn = NULL;
+-	struct rt_trie_node *n;
+-	struct leaf *l;
++	struct tnode *n;
++	struct tnode *l;
+ 	int missbit;
+ 	struct list_head *fa_head = NULL;
+ 	struct leaf_info *li;
+@@ -1014,17 +981,15 @@ static struct list_head *fib_insert_node
+ 	 */
+ 
+ 	while (n && IS_TNODE(n)) {
+-		tn = (struct tnode *) n;
+-
+-		if (tkey_sub_equals(tn->key, pos, tn->pos-pos, key)) {
+-			tp = tn;
+-			pos = tn->pos + tn->bits;
+-			n = tnode_get_child(tn,
++		if (tkey_sub_equals(n->key, pos, n->pos-pos, key)) {
++			tp = n;
++			pos = n->pos + n->bits;
++			n = tnode_get_child(n,
+ 					    tkey_extract_bits(key,
+-							      tn->pos,
+-							      tn->bits));
++							      n->pos,
++							      n->bits));
+ 
+-			BUG_ON(n && node_parent(n) != tn);
++			BUG_ON(n && node_parent(n) != tp);
+ 		} else
+ 			break;
+ 	}
+@@ -1040,14 +1005,13 @@ static struct list_head *fib_insert_node
+ 	/* Case 1: n is a leaf. Compare prefixes */
+ 
+ 	if (n != NULL && IS_LEAF(n) && tkey_equals(key, n->key)) {
+-		l = (struct leaf *) n;
+ 		li = leaf_info_new(plen);
+ 
+ 		if (!li)
+ 			return NULL;
+ 
+ 		fa_head = &li->falh;
+-		insert_leaf_info(&l->list, li);
++		insert_leaf_info(&n->list, li);
+ 		goto done;
+ 	}
+ 	l = leaf_new(key);
+@@ -1068,10 +1032,10 @@ static struct list_head *fib_insert_node
+ 	if (t->trie && n == NULL) {
+ 		/* Case 2: n is NULL, and will just insert a new leaf */
+ 
+-		node_set_parent((struct rt_trie_node *)l, tp);
++		node_set_parent(l, tp);
+ 
+ 		cindex = tkey_extract_bits(key, tp->pos, tp->bits);
+-		put_child(tp, cindex, (struct rt_trie_node *)l);
++		put_child(tp, cindex, l);
+ 	} else {
+ 		/* Case 3: n is a LEAF or a TNODE and the key doesn't match. */
+ 		/*
+@@ -1094,17 +1058,17 @@ static struct list_head *fib_insert_node
+ 			return NULL;
+ 		}
+ 
+-		node_set_parent((struct rt_trie_node *)tn, tp);
++		node_set_parent(tn, tp);
+ 
+ 		missbit = tkey_extract_bits(key, newpos, 1);
+-		put_child(tn, missbit, (struct rt_trie_node *)l);
++		put_child(tn, missbit, l);
+ 		put_child(tn, 1-missbit, n);
+ 
+ 		if (tp) {
+ 			cindex = tkey_extract_bits(key, tp->pos, tp->bits);
+-			put_child(tp, cindex, (struct rt_trie_node *)tn);
++			put_child(tp, cindex, tn);
+ 		} else {
+-			rcu_assign_pointer(t->trie, (struct rt_trie_node *)tn);
++			rcu_assign_pointer(t->trie, tn);
+ 		}
+ 
+ 		tp = tn;
+@@ -1134,7 +1098,7 @@ int fib_table_insert(struct fib_table *t
+ 	u8 tos = cfg->fc_tos;
+ 	u32 key, mask;
+ 	int err;
+-	struct leaf *l;
++	struct tnode *l;
+ 
+ 	if (plen > 32)
+ 		return -EINVAL;
+@@ -1292,7 +1256,7 @@ err:
+ }
+ 
+ /* should be called with rcu_read_lock */
+-static int check_leaf(struct fib_table *tb, struct trie *t, struct leaf *l,
++static int check_leaf(struct fib_table *tb, struct trie *t, struct tnode *l,
+ 		      t_key key,  const struct flowi4 *flp,
+ 		      struct fib_result *res, int fib_flags)
+ {
+@@ -1365,7 +1329,7 @@ int fib_table_lookup(struct fib_table *t
+ 	struct trie_use_stats __percpu *stats = t->stats;
+ #endif
+ 	int ret;
+-	struct rt_trie_node *n;
++	struct tnode *n;
+ 	struct tnode *pn;
+ 	unsigned int pos, bits;
+ 	t_key key = ntohl(flp->daddr);
+@@ -1387,11 +1351,11 @@ int fib_table_lookup(struct fib_table *t
+ 
+ 	/* Just a leaf? */
+ 	if (IS_LEAF(n)) {
+-		ret = check_leaf(tb, t, (struct leaf *)n, key, flp, res, fib_flags);
++		ret = check_leaf(tb, t, n, key, flp, res, fib_flags);
+ 		goto found;
+ 	}
+ 
+-	pn = (struct tnode *) n;
++	pn = n;
+ 	chopped_off = 0;
+ 
+ 	while (pn) {
+@@ -1412,13 +1376,13 @@ int fib_table_lookup(struct fib_table *t
+ 		}
+ 
+ 		if (IS_LEAF(n)) {
+-			ret = check_leaf(tb, t, (struct leaf *)n, key, flp, res, fib_flags);
++			ret = check_leaf(tb, t, n, key, flp, res, fib_flags);
+ 			if (ret > 0)
+ 				goto backtrace;
+ 			goto found;
+ 		}
+ 
+-		cn = (struct tnode *)n;
++		cn = n;
+ 
+ 		/*
+ 		 * It's a tnode, and we can do some extra checks here if we
+@@ -1506,7 +1470,7 @@ int fib_table_lookup(struct fib_table *t
+ 				current_prefix_length = mp;
+ 		}
+ 
+-		pn = (struct tnode *)n; /* Descend */
++		pn = n; /* Descend */
+ 		chopped_off = 0;
+ 		continue;
+ 
+@@ -1557,7 +1521,7 @@ EXPORT_SYMBOL_GPL(fib_table_lookup);
+ /*
+  * Remove the leaf and return parent.
+  */
+-static void trie_leaf_remove(struct trie *t, struct leaf *l)
++static void trie_leaf_remove(struct trie *t, struct tnode *l)
+ {
+ 	struct tnode *tp = node_parent(l);
+ 
+@@ -1584,7 +1548,7 @@ int fib_table_delete(struct fib_table *t
+ 	u8 tos = cfg->fc_tos;
+ 	struct fib_alias *fa, *fa_to_delete;
+ 	struct list_head *fa_head;
+-	struct leaf *l;
++	struct tnode *l;
+ 	struct leaf_info *li;
+ 
+ 	if (plen > 32)
+@@ -1682,7 +1646,7 @@ static int trie_flush_list(struct list_h
+ 	return found;
+ }
+ 
+-static int trie_flush_leaf(struct leaf *l)
++static int trie_flush_leaf(struct tnode *l)
+ {
+ 	int found = 0;
+ 	struct hlist_head *lih = &l->list;
+@@ -1704,7 +1668,7 @@ static int trie_flush_leaf(struct leaf *
+  * Scan for the next right leaf starting at node p->child[idx]
+  * Since we have back pointer, no recursion necessary.
+  */
+-static struct leaf *leaf_walk_rcu(struct tnode *p, struct rt_trie_node *c)
++static struct tnode *leaf_walk_rcu(struct tnode *p, struct tnode *c)
+ {
+ 	do {
+ 		t_key idx;
+@@ -1720,47 +1684,46 @@ static struct leaf *leaf_walk_rcu(struct
+ 				continue;
+ 
+ 			if (IS_LEAF(c))
+-				return (struct leaf *) c;
++				return c;
+ 
+ 			/* Rescan start scanning in new node */
+-			p = (struct tnode *) c;
++			p = c;
+ 			idx = 0;
+ 		}
+ 
+ 		/* Node empty, walk back up to parent */
+-		c = (struct rt_trie_node *) p;
++		c = p;
+ 	} while ((p = node_parent_rcu(c)) != NULL);
+ 
+ 	return NULL; /* Root of trie */
+ }
+ 
+-static struct leaf *trie_firstleaf(struct trie *t)
++static struct tnode *trie_firstleaf(struct trie *t)
+ {
+-	struct tnode *n = (struct tnode *)rcu_dereference_rtnl(t->trie);
++	struct tnode *n = rcu_dereference_rtnl(t->trie);
+ 
+ 	if (!n)
+ 		return NULL;
+ 
+ 	if (IS_LEAF(n))          /* trie is just a leaf */
+-		return (struct leaf *) n;
++		return n;
+ 
+ 	return leaf_walk_rcu(n, NULL);
+ }
+ 
+-static struct leaf *trie_nextleaf(struct leaf *l)
++static struct tnode *trie_nextleaf(struct tnode *l)
+ {
+-	struct rt_trie_node *c = (struct rt_trie_node *) l;
+-	struct tnode *p = node_parent_rcu(c);
++	struct tnode *p = node_parent_rcu(l);
+ 
+ 	if (!p)
+ 		return NULL;	/* trie with just one leaf */
+ 
+-	return leaf_walk_rcu(p, c);
++	return leaf_walk_rcu(p, l);
+ }
+ 
+-static struct leaf *trie_leafindex(struct trie *t, int index)
++static struct tnode *trie_leafindex(struct trie *t, int index)
+ {
+-	struct leaf *l = trie_firstleaf(t);
++	struct tnode *l = trie_firstleaf(t);
+ 
+ 	while (l && index-- > 0)
+ 		l = trie_nextleaf(l);
+@@ -1775,7 +1738,7 @@ static struct leaf *trie_leafindex(struc
+ int fib_table_flush(struct fib_table *tb)
+ {
+ 	struct trie *t = (struct trie *) tb->tb_data;
+-	struct leaf *l, *ll = NULL;
++	struct tnode *l, *ll = NULL;
+ 	int found = 0;
+ 
+ 	for (l = trie_firstleaf(t); l; l = trie_nextleaf(l)) {
+@@ -1840,7 +1803,7 @@ static int fn_trie_dump_fa(t_key key, in
+ 	return skb->len;
+ }
+ 
+-static int fn_trie_dump_leaf(struct leaf *l, struct fib_table *tb,
++static int fn_trie_dump_leaf(struct tnode *l, struct fib_table *tb,
+ 			struct sk_buff *skb, struct netlink_callback *cb)
+ {
+ 	struct leaf_info *li;
+@@ -1876,7 +1839,7 @@ static int fn_trie_dump_leaf(struct leaf
+ int fib_table_dump(struct fib_table *tb, struct sk_buff *skb,
+ 		   struct netlink_callback *cb)
+ {
+-	struct leaf *l;
++	struct tnode *l;
+ 	struct trie *t = (struct trie *) tb->tb_data;
+ 	t_key key = cb->args[2];
+ 	int count = cb->args[3];
+@@ -1922,7 +1885,7 @@ void __init fib_trie_init(void)
+ 					  0, SLAB_PANIC, NULL);
+ 
+ 	trie_leaf_kmem = kmem_cache_create("ip_fib_trie",
+-					   max(sizeof(struct leaf),
++					   max(sizeof(struct tnode),
+ 					       sizeof(struct leaf_info)),
+ 					   0, SLAB_PANIC, NULL);
+ }
+@@ -1965,7 +1928,7 @@ struct fib_trie_iter {
+ 	unsigned int depth;
+ };
+ 
+-static struct rt_trie_node *fib_trie_get_next(struct fib_trie_iter *iter)
++static struct tnode *fib_trie_get_next(struct fib_trie_iter *iter)
+ {
+ 	struct tnode *tn = iter->tnode;
+ 	unsigned int cindex = iter->index;
+@@ -1979,7 +1942,7 @@ static struct rt_trie_node *fib_trie_get
+ 		 iter->tnode, iter->index, iter->depth);
+ rescan:
+ 	while (cindex < (1<<tn->bits)) {
+-		struct rt_trie_node *n = tnode_get_child_rcu(tn, cindex);
++		struct tnode *n = tnode_get_child_rcu(tn, cindex);
+ 
+ 		if (n) {
+ 			if (IS_LEAF(n)) {
+@@ -1987,7 +1950,7 @@ rescan:
+ 				iter->index = cindex + 1;
+ 			} else {
+ 				/* push down one level */
+-				iter->tnode = (struct tnode *) n;
++				iter->tnode = n;
+ 				iter->index = 0;
+ 				++iter->depth;
+ 			}
+@@ -1998,7 +1961,7 @@ rescan:
+ 	}
+ 
+ 	/* Current node exhausted, pop back up */
+-	p = node_parent_rcu((struct rt_trie_node *)tn);
++	p = node_parent_rcu(tn);
+ 	if (p) {
+ 		cindex = tkey_extract_bits(tn->key, p->pos, p->bits)+1;
+ 		tn = p;
+@@ -2010,10 +1973,10 @@ rescan:
+ 	return NULL;
+ }
+ 
+-static struct rt_trie_node *fib_trie_get_first(struct fib_trie_iter *iter,
++static struct tnode *fib_trie_get_first(struct fib_trie_iter *iter,
+ 				       struct trie *t)
+ {
+-	struct rt_trie_node *n;
++	struct tnode *n;
+ 
+ 	if (!t)
+ 		return NULL;
+@@ -2023,7 +1986,7 @@ static struct rt_trie_node *fib_trie_get
+ 		return NULL;
+ 
+ 	if (IS_TNODE(n)) {
+-		iter->tnode = (struct tnode *) n;
++		iter->tnode = n;
+ 		iter->index = 0;
+ 		iter->depth = 1;
+ 	} else {
+@@ -2037,7 +2000,7 @@ static struct rt_trie_node *fib_trie_get
+ 
+ static void trie_collect_stats(struct trie *t, struct trie_stat *s)
+ {
+-	struct rt_trie_node *n;
++	struct tnode *n;
+ 	struct fib_trie_iter iter;
+ 
+ 	memset(s, 0, sizeof(*s));
+@@ -2045,7 +2008,6 @@ static void trie_collect_stats(struct tr
+ 	rcu_read_lock();
+ 	for (n = fib_trie_get_first(&iter, t); n; n = fib_trie_get_next(&iter)) {
+ 		if (IS_LEAF(n)) {
+-			struct leaf *l = (struct leaf *)n;
+ 			struct leaf_info *li;
+ 
+ 			s->leaves++;
+@@ -2053,18 +2015,17 @@ static void trie_collect_stats(struct tr
+ 			if (iter.depth > s->maxdepth)
+ 				s->maxdepth = iter.depth;
+ 
+-			hlist_for_each_entry_rcu(li, &l->list, hlist)
++			hlist_for_each_entry_rcu(li, &n->list, hlist)
+ 				++s->prefixes;
+ 		} else {
+-			const struct tnode *tn = (const struct tnode *) n;
+ 			int i;
+ 
+ 			s->tnodes++;
+-			if (tn->bits < MAX_STAT_DEPTH)
+-				s->nodesizes[tn->bits]++;
++			if (n->bits < MAX_STAT_DEPTH)
++				s->nodesizes[n->bits]++;
+ 
+-			for (i = 0; i < (1<<tn->bits); i++)
+-				if (!tn->child[i])
++			for (i = 0; i < tnode_child_length(n); i++)
++				if (!rcu_access_pointer(n->child[i]))
+ 					s->nullpointers++;
+ 		}
+ 	}
+@@ -2088,7 +2049,7 @@ static void trie_show_stats(struct seq_f
+ 	seq_printf(seq, "\tMax depth:      %u\n", stat->maxdepth);
+ 
+ 	seq_printf(seq, "\tLeaves:         %u\n", stat->leaves);
+-	bytes = sizeof(struct leaf) * stat->leaves;
++	bytes = sizeof(struct tnode) * stat->leaves;
+ 
+ 	seq_printf(seq, "\tPrefixes:       %u\n", stat->prefixes);
+ 	bytes += sizeof(struct leaf_info) * stat->prefixes;
+@@ -2109,7 +2070,7 @@ static void trie_show_stats(struct seq_f
+ 	seq_putc(seq, '\n');
+ 	seq_printf(seq, "\tPointers: %u\n", pointers);
+ 
+-	bytes += sizeof(struct rt_trie_node *) * pointers;
++	bytes += sizeof(struct tnode *) * pointers;
+ 	seq_printf(seq, "Null ptrs: %u\n", stat->nullpointers);
+ 	seq_printf(seq, "Total size: %u  kB\n", (bytes + 1023) / 1024);
+ }
+@@ -2163,7 +2124,7 @@ static int fib_triestat_seq_show(struct
+ 	seq_printf(seq,
+ 		   "Basic info: size of leaf:"
+ 		   " %Zd bytes, size of tnode: %Zd bytes.\n",
+-		   sizeof(struct leaf), sizeof(struct tnode));
++		   sizeof(struct tnode), sizeof(struct tnode));
+ 
+ 	for (h = 0; h < FIB_TABLE_HASHSZ; h++) {
+ 		struct hlist_head *head = &net->ipv4.fib_table_hash[h];
+@@ -2202,7 +2163,7 @@ static const struct file_operations fib_
+ 	.release = single_release_net,
+ };
+ 
+-static struct rt_trie_node *fib_trie_get_idx(struct seq_file *seq, loff_t pos)
++static struct tnode *fib_trie_get_idx(struct seq_file *seq, loff_t pos)
+ {
+ 	struct fib_trie_iter *iter = seq->private;
+ 	struct net *net = seq_file_net(seq);
+@@ -2214,7 +2175,7 @@ static struct rt_trie_node *fib_trie_get
+ 		struct fib_table *tb;
+ 
+ 		hlist_for_each_entry_rcu(tb, head, tb_hlist) {
+-			struct rt_trie_node *n;
++			struct tnode *n;
+ 
+ 			for (n = fib_trie_get_first(iter,
+ 						    (struct trie *) tb->tb_data);
+@@ -2243,7 +2204,7 @@ static void *fib_trie_seq_next(struct se
+ 	struct fib_table *tb = iter->tb;
+ 	struct hlist_node *tb_node;
+ 	unsigned int h;
+-	struct rt_trie_node *n;
++	struct tnode *n;
+ 
+ 	++*pos;
+ 	/* next node in same table */
+@@ -2329,29 +2290,26 @@ static inline const char *rtn_type(char
+ static int fib_trie_seq_show(struct seq_file *seq, void *v)
+ {
+ 	const struct fib_trie_iter *iter = seq->private;
+-	struct rt_trie_node *n = v;
++	struct tnode *n = v;
+ 
+ 	if (!node_parent_rcu(n))
+ 		fib_table_print(seq, iter->tb);
+ 
+ 	if (IS_TNODE(n)) {
+-		struct tnode *tn = (struct tnode *) n;
+-		__be32 prf = htonl(tn->key);
++		__be32 prf = htonl(n->key);
+ 
+-		seq_indent(seq, iter->depth-1);
++		seq_indent(seq, iter->depth - 1);
+ 		seq_printf(seq, "  +-- %pI4/%d %d %d %d\n",
+-			   &prf, tn->pos, tn->bits, tn->full_children,
+-			   tn->empty_children);
+-
++			   &prf, n->pos, n->bits, n->full_children,
++			   n->empty_children);
+ 	} else {
+-		struct leaf *l = (struct leaf *) n;
+ 		struct leaf_info *li;
+-		__be32 val = htonl(l->key);
++		__be32 val = htonl(n->key);
+ 
+ 		seq_indent(seq, iter->depth);
+ 		seq_printf(seq, "  |-- %pI4\n", &val);
+ 
+-		hlist_for_each_entry_rcu(li, &l->list, hlist) {
++		hlist_for_each_entry_rcu(li, &n->list, hlist) {
+ 			struct fib_alias *fa;
+ 
+ 			list_for_each_entry_rcu(fa, &li->falh, fa_list) {
+@@ -2401,9 +2359,9 @@ struct fib_route_iter {
+ 	t_key	key;
+ };
+ 
+-static struct leaf *fib_route_get_idx(struct fib_route_iter *iter, loff_t pos)
++static struct tnode *fib_route_get_idx(struct fib_route_iter *iter, loff_t pos)
+ {
+-	struct leaf *l = NULL;
++	struct tnode *l = NULL;
+ 	struct trie *t = iter->main_trie;
+ 
+ 	/* use cache location of last found key */
+@@ -2448,7 +2406,7 @@ static void *fib_route_seq_start(struct
+ static void *fib_route_seq_next(struct seq_file *seq, void *v, loff_t *pos)
+ {
+ 	struct fib_route_iter *iter = seq->private;
+-	struct leaf *l = v;
++	struct tnode *l = v;
+ 
+ 	++*pos;
+ 	if (v == SEQ_START_TOKEN) {
+@@ -2494,7 +2452,7 @@ static unsigned int fib_flag_trans(int t
+  */
+ static int fib_route_seq_show(struct seq_file *seq, void *v)
+ {
+-	struct leaf *l = v;
++	struct tnode *l = v;
+ 	struct leaf_info *li;
+ 
+ 	if (v == SEQ_START_TOKEN) {
diff --git a/target/linux/generic/patches-3.18/080-06-fib_trie-Optimize-fib_table_lookup-to-avoid-wasting-.patch b/target/linux/generic/patches-3.18/080-06-fib_trie-Optimize-fib_table_lookup-to-avoid-wasting-.patch
new file mode 100644
index 0000000..e844126
--- /dev/null
+++ b/target/linux/generic/patches-3.18/080-06-fib_trie-Optimize-fib_table_lookup-to-avoid-wasting-.patch
@@ -0,0 +1,343 @@
+From: Alexander Duyck <alexander.h.duyck@redhat.com>
+Date: Wed, 31 Dec 2014 10:55:54 -0800
+Subject: [PATCH] fib_trie: Optimize fib_table_lookup to avoid wasting
+ time on loops/variables
+
+This patch is meant to reduce the complexity of fib_table_lookup by reducing
+the number of variables to the bare minimum while still keeping the same if
+not improved functionality versus the original.
+
+Most of this change was started off by the desire to rid the function of
+chopped_off and current_prefix_length as they actually added very little to
+the function since they only applied when computing the cindex.  I was able
+to replace them mostly with just a check for the prefix match.  As long as
+the prefix between the key and the node being tested was the same we know
+we can search the tnode fully versus just testing cindex 0.
+
+The second portion of the change ended up being a massive reordering.
+Originally the calls to check_leaf were up near the start of the loop, and
+the backtracing and descending into lower levels of tnodes was later.  This
+didn't make much sense as the structure of the tree means the leaves are
+always the last thing to be tested.  As such I reordered things so that we
+instead have a loop that will delve into the tree and only exit when we
+have either found a leaf or we have exhausted the tree.  The advantage of
+rearranging things like this is that we can fully inline check_leaf since
+there is now only one reference to it in the function.
+
+Signed-off-by: Alexander Duyck <alexander.h.duyck@redhat.com>
+Signed-off-by: David S. Miller <davem@davemloft.net>
+---
+
+--- a/net/ipv4/fib_trie.c
++++ b/net/ipv4/fib_trie.c
+@@ -90,6 +90,9 @@ typedef unsigned int t_key;
+ #define IS_TNODE(n) ((n)->bits)
+ #define IS_LEAF(n) (!(n)->bits)
+ 
++#define get_shift(_kv) (KEYLENGTH - (_kv)->pos - (_kv)->bits)
++#define get_index(_key, _kv) (((_key) ^ (_kv)->key) >> get_shift(_kv))
++
+ struct tnode {
+ 	t_key key;
+ 	unsigned char bits;		/* 2log(KEYLENGTH) bits needed */
+@@ -1281,7 +1284,7 @@ static int check_leaf(struct fib_table *
+ 				continue;
+ 			fib_alias_accessed(fa);
+ 			err = fib_props[fa->fa_type].error;
+-			if (err) {
++			if (unlikely(err < 0)) {
+ #ifdef CONFIG_IP_FIB_TRIE_STATS
+ 				this_cpu_inc(t->stats->semantic_match_passed);
+ #endif
+@@ -1303,7 +1306,7 @@ static int check_leaf(struct fib_table *
+ 				res->prefixlen = li->plen;
+ 				res->nh_sel = nhsel;
+ 				res->type = fa->fa_type;
+-				res->scope = fa->fa_info->fib_scope;
++				res->scope = fi->fib_scope;
+ 				res->fi = fi;
+ 				res->table = tb;
+ 				res->fa_head = &li->falh;
+@@ -1321,23 +1324,24 @@ static int check_leaf(struct fib_table *
+ 	return 1;
+ }
+ 
++static inline t_key prefix_mismatch(t_key key, struct tnode *n)
++{
++	t_key prefix = n->key;
++
++	return (key ^ prefix) & (prefix | -prefix);
++}
++
+ int fib_table_lookup(struct fib_table *tb, const struct flowi4 *flp,
+ 		     struct fib_result *res, int fib_flags)
+ {
+-	struct trie *t = (struct trie *) tb->tb_data;
++	struct trie *t = (struct trie *)tb->tb_data;
+ #ifdef CONFIG_IP_FIB_TRIE_STATS
+ 	struct trie_use_stats __percpu *stats = t->stats;
+ #endif
+-	int ret;
+-	struct tnode *n;
+-	struct tnode *pn;
+-	unsigned int pos, bits;
+-	t_key key = ntohl(flp->daddr);
+-	unsigned int chopped_off;
+-	t_key cindex = 0;
+-	unsigned int current_prefix_length = KEYLENGTH;
+-	struct tnode *cn;
+-	t_key pref_mismatch;
++	const t_key key = ntohl(flp->daddr);
++	struct tnode *n, *pn;
++	t_key cindex;
++	int ret = 1;
+ 
+ 	rcu_read_lock();
+ 
+@@ -1349,170 +1353,102 @@ int fib_table_lookup(struct fib_table *t
+ 	this_cpu_inc(stats->gets);
+ #endif
+ 
+-	/* Just a leaf? */
+-	if (IS_LEAF(n)) {
+-		ret = check_leaf(tb, t, n, key, flp, res, fib_flags);
+-		goto found;
+-	}
+-
+ 	pn = n;
+-	chopped_off = 0;
+-
+-	while (pn) {
+-		pos = pn->pos;
+-		bits = pn->bits;
++	cindex = 0;
+ 
+-		if (!chopped_off)
+-			cindex = tkey_extract_bits(mask_pfx(key, current_prefix_length),
+-						   pos, bits);
+-
+-		n = tnode_get_child_rcu(pn, cindex);
+-
+-		if (n == NULL) {
+-#ifdef CONFIG_IP_FIB_TRIE_STATS
+-			this_cpu_inc(stats->null_node_hit);
+-#endif
+-			goto backtrace;
+-		}
++	/* Step 1: Travel to the longest prefix match in the trie */
++	for (;;) {
++		unsigned long index = get_index(key, n);
++
++		/* This bit of code is a bit tricky but it combines multiple
++		 * checks into a single check.  The prefix consists of the
++		 * prefix plus zeros for the "bits" in the prefix. The index
++		 * is the difference between the key and this value.  From
++		 * this we can actually derive several pieces of data.
++		 *   if !(index >> bits)
++		 *     we know the value is child index
++		 *   else
++		 *     we have a mismatch in skip bits and failed
++		 */
++		if (index >> n->bits)
++			break;
+ 
+-		if (IS_LEAF(n)) {
+-			ret = check_leaf(tb, t, n, key, flp, res, fib_flags);
+-			if (ret > 0)
+-				goto backtrace;
++		/* we have found a leaf. Prefixes have already been compared */
++		if (IS_LEAF(n))
+ 			goto found;
+-		}
+-
+-		cn = n;
+ 
+-		/*
+-		 * It's a tnode, and we can do some extra checks here if we
+-		 * like, to avoid descending into a dead-end branch.
+-		 * This tnode is in the parent's child array at index
+-		 * key[p_pos..p_pos+p_bits] but potentially with some bits
+-		 * chopped off, so in reality the index may be just a
+-		 * subprefix, padded with zero at the end.
+-		 * We can also take a look at any skipped bits in this
+-		 * tnode - everything up to p_pos is supposed to be ok,
+-		 * and the non-chopped bits of the index (se previous
+-		 * paragraph) are also guaranteed ok, but the rest is
+-		 * considered unknown.
+-		 *
+-		 * The skipped bits are key[pos+bits..cn->pos].
+-		 */
+-
+-		/* If current_prefix_length < pos+bits, we are already doing
+-		 * actual prefix  matching, which means everything from
+-		 * pos+(bits-chopped_off) onward must be zero along some
+-		 * branch of this subtree - otherwise there is *no* valid
+-		 * prefix present. Here we can only check the skipped
+-		 * bits. Remember, since we have already indexed into the
+-		 * parent's child array, we know that the bits we chopped of
+-		 * *are* zero.
++		/* only record pn and cindex if we are going to be chopping
++		 * bits later.  Otherwise we are just wasting cycles.
+ 		 */
+-
+-		/* NOTA BENE: Checking only skipped bits
+-		   for the new node here */
+-
+-		if (current_prefix_length < pos+bits) {
+-			if (tkey_extract_bits(cn->key, current_prefix_length,
+-						cn->pos - current_prefix_length)
+-			    || !(cn->child[0]))
+-				goto backtrace;
++		if (index) {
++			pn = n;
++			cindex = index;
+ 		}
+ 
+-		/*
+-		 * If chopped_off=0, the index is fully validated and we
+-		 * only need to look at the skipped bits for this, the new,
+-		 * tnode. What we actually want to do is to find out if
+-		 * these skipped bits match our key perfectly, or if we will
+-		 * have to count on finding a matching prefix further down,
+-		 * because if we do, we would like to have some way of
+-		 * verifying the existence of such a prefix at this point.
+-		 */
+-
+-		/* The only thing we can do at this point is to verify that
+-		 * any such matching prefix can indeed be a prefix to our
+-		 * key, and if the bits in the node we are inspecting that
+-		 * do not match our key are not ZERO, this cannot be true.
+-		 * Thus, find out where there is a mismatch (before cn->pos)
+-		 * and verify that all the mismatching bits are zero in the
+-		 * new tnode's key.
+-		 */
++		n = rcu_dereference(n->child[index]);
++		if (unlikely(!n))
++			goto backtrace;
++	}
+ 
+-		/*
+-		 * Note: We aren't very concerned about the piece of
+-		 * the key that precede pn->pos+pn->bits, since these
+-		 * have already been checked. The bits after cn->pos
+-		 * aren't checked since these are by definition
+-		 * "unknown" at this point. Thus, what we want to see
+-		 * is if we are about to enter the "prefix matching"
+-		 * state, and in that case verify that the skipped
+-		 * bits that will prevail throughout this subtree are
+-		 * zero, as they have to be if we are to find a
+-		 * matching prefix.
++	/* Step 2: Sort out leaves and begin backtracing for longest prefix */
++	for (;;) {
++		/* record the pointer where our next node pointer is stored */
++		struct tnode __rcu **cptr = n->child;
++
++		/* This test verifies that none of the bits that differ
++		 * between the key and the prefix exist in the region of
++		 * the lsb and higher in the prefix.
+ 		 */
++		if (unlikely(prefix_mismatch(key, n)))
++			goto backtrace;
+ 
+-		pref_mismatch = mask_pfx(cn->key ^ key, cn->pos);
++		/* exit out and process leaf */
++		if (unlikely(IS_LEAF(n)))
++			break;
+ 
+-		/*
+-		 * In short: If skipped bits in this node do not match
+-		 * the search key, enter the "prefix matching"
+-		 * state.directly.
++		/* Don't bother recording parent info.  Since we are in
++		 * prefix match mode we will have to come back to wherever
++		 * we started this traversal anyway
+ 		 */
+-		if (pref_mismatch) {
+-			/* fls(x) = __fls(x) + 1 */
+-			int mp = KEYLENGTH - __fls(pref_mismatch) - 1;
+-
+-			if (tkey_extract_bits(cn->key, mp, cn->pos - mp) != 0)
+-				goto backtrace;
+-
+-			if (current_prefix_length >= cn->pos)
+-				current_prefix_length = mp;
+-		}
+-
+-		pn = n; /* Descend */
+-		chopped_off = 0;
+-		continue;
+ 
++		while ((n = rcu_dereference(*cptr)) == NULL) {
+ backtrace:
+-		chopped_off++;
+-
+-		/* As zero don't change the child key (cindex) */
+-		while ((chopped_off <= pn->bits)
+-		       && !(cindex & (1<<(chopped_off-1))))
+-			chopped_off++;
+-
+-		/* Decrease current_... with bits chopped off */
+-		if (current_prefix_length > pn->pos + pn->bits - chopped_off)
+-			current_prefix_length = pn->pos + pn->bits
+-				- chopped_off;
+-
+-		/*
+-		 * Either we do the actual chop off according or if we have
+-		 * chopped off all bits in this tnode walk up to our parent.
+-		 */
+-
+-		if (chopped_off <= pn->bits) {
+-			cindex &= ~(1 << (chopped_off-1));
+-		} else {
+-			struct tnode *parent = node_parent_rcu(pn);
+-			if (!parent)
+-				goto failed;
+-
+-			/* Get Child's index */
+-			cindex = tkey_extract_bits(pn->key, parent->pos, parent->bits);
+-			pn = parent;
+-			chopped_off = 0;
+-
+ #ifdef CONFIG_IP_FIB_TRIE_STATS
+-			this_cpu_inc(stats->backtrack);
++			if (!n)
++				this_cpu_inc(stats->null_node_hit);
+ #endif
+-			goto backtrace;
++			/* If we are at cindex 0 there are no more bits for
++			 * us to strip at this level so we must ascend back
++			 * up one level to see if there are any more bits to
++			 * be stripped there.
++			 */
++			while (!cindex) {
++				t_key pkey = pn->key;
++
++				pn = node_parent_rcu(pn);
++				if (unlikely(!pn))
++					goto failed;
++#ifdef CONFIG_IP_FIB_TRIE_STATS
++				this_cpu_inc(stats->backtrack);
++#endif
++				/* Get Child's index */
++				cindex = get_index(pkey, pn);
++			}
++
++			/* strip the least significant bit from the cindex */
++			cindex &= cindex - 1;
++
++			/* grab pointer for next child node */
++			cptr = &pn->child[cindex];
+ 		}
+ 	}
+-failed:
+-	ret = 1;
++
+ found:
++	/* Step 3: Process the leaf, if that fails fall back to backtracing */
++	ret = check_leaf(tb, t, n, key, flp, res, fib_flags);
++	if (unlikely(ret > 0))
++		goto backtrace;
++failed:
+ 	rcu_read_unlock();
+ 	return ret;
+ }
diff --git a/target/linux/generic/patches-3.18/080-07-fib_trie-Optimize-fib_find_node.patch b/target/linux/generic/patches-3.18/080-07-fib_trie-Optimize-fib_find_node.patch
new file mode 100644
index 0000000..0193f75
--- /dev/null
+++ b/target/linux/generic/patches-3.18/080-07-fib_trie-Optimize-fib_find_node.patch
@@ -0,0 +1,64 @@
+From: Alexander Duyck <alexander.h.duyck@redhat.com>
+Date: Wed, 31 Dec 2014 10:56:00 -0800
+Subject: [PATCH] fib_trie: Optimize fib_find_node
+
+This patch makes use of the same features I made use of for
+fib_table_lookup to streamline fib_find_node.  The resultant code should be
+smaller and run faster than the original.
+
+Signed-off-by: Alexander Duyck <alexander.h.duyck@redhat.com>
+Signed-off-by: David S. Miller <davem@davemloft.net>
+---
+
+--- a/net/ipv4/fib_trie.c
++++ b/net/ipv4/fib_trie.c
+@@ -892,28 +892,34 @@ static void insert_leaf_info(struct hlis
+ }
+ 
+ /* rcu_read_lock needs to be hold by caller from readside */
+-
+ static struct tnode *fib_find_node(struct trie *t, u32 key)
+ {
+ 	struct tnode *n = rcu_dereference_rtnl(t->trie);
+-	int pos = 0;
+ 
+-	while (n && IS_TNODE(n)) {
+-		if (tkey_sub_equals(n->key, pos, n->pos-pos, key)) {
+-			pos = n->pos + n->bits;
+-			n = tnode_get_child_rcu(n,
+-						tkey_extract_bits(key,
+-								  n->pos,
+-								  n->bits));
+-		} else
++	while (n) {
++		unsigned long index = get_index(key, n);
++
++		/* This bit of code is a bit tricky but it combines multiple
++		 * checks into a single check.  The prefix consists of the
++		 * prefix plus zeros for the bits in the cindex. The index
++		 * is the difference between the key and this value.  From
++		 * this we can actually derive several pieces of data.
++		 *   if !(index >> bits)
++		 *     we know the value is cindex
++		 *   else
++		 *     we have a mismatch in skip bits and failed
++		 */
++		if (index >> n->bits)
++			return NULL;
++
++		/* we have found a leaf. Prefixes have already been compared */
++		if (IS_LEAF(n))
+ 			break;
+-	}
+-	/* Case we have found a leaf. Compare prefixes */
+ 
+-	if (n != NULL && IS_LEAF(n) && tkey_equals(key, n->key))
+-		return n;
++		n = rcu_dereference_rtnl(n->child[index]);
++	}
+ 
+-	return NULL;
++	return n;
+ }
+ 
+ static void trie_rebalance(struct trie *t, struct tnode *tn)
diff --git a/target/linux/generic/patches-3.18/080-08-fib_trie-Optimize-fib_table_insert.patch b/target/linux/generic/patches-3.18/080-08-fib_trie-Optimize-fib_table_insert.patch
new file mode 100644
index 0000000..b328d2c
--- /dev/null
+++ b/target/linux/generic/patches-3.18/080-08-fib_trie-Optimize-fib_table_insert.patch
@@ -0,0 +1,276 @@
+From: Alexander Duyck <alexander.h.duyck@redhat.com>
+Date: Wed, 31 Dec 2014 10:56:06 -0800
+Subject: [PATCH] fib_trie: Optimize fib_table_insert
+
+This patch updates the fib_table_insert function to take advantage of the
+changes made to improve the performance of fib_table_lookup.  As a result
+the code should be smaller and run faster then the original.
+
+Signed-off-by: Alexander Duyck <alexander.h.duyck@redhat.com>
+Signed-off-by: David S. Miller <davem@davemloft.net>
+---
+
+--- a/net/ipv4/fib_trie.c
++++ b/net/ipv4/fib_trie.c
+@@ -222,31 +222,6 @@ static inline t_key tkey_extract_bits(t_
+ 		return 0;
+ }
+ 
+-static inline int tkey_equals(t_key a, t_key b)
+-{
+-	return a == b;
+-}
+-
+-static inline int tkey_sub_equals(t_key a, int offset, int bits, t_key b)
+-{
+-	if (bits == 0 || offset >= KEYLENGTH)
+-		return 1;
+-	bits = bits > KEYLENGTH ? KEYLENGTH : bits;
+-	return ((a ^ b) << offset) >> (KEYLENGTH - bits) == 0;
+-}
+-
+-static inline int tkey_mismatch(t_key a, int offset, t_key b)
+-{
+-	t_key diff = a ^ b;
+-	int i = offset;
+-
+-	if (!diff)
+-		return 0;
+-	while ((diff << i) >> (KEYLENGTH-1) == 0)
+-		i++;
+-	return i;
+-}
+-
+ /*
+   To understand this stuff, an understanding of keys and all their bits is
+   necessary. Every node in the trie has a key associated with it, but not
+@@ -485,6 +460,15 @@ static void tnode_put_child_reorg(struct
+ 	rcu_assign_pointer(tn->child[i], n);
+ }
+ 
++static void put_child_root(struct tnode *tp, struct trie *t,
++			   t_key key, struct tnode *n)
++{
++	if (tp)
++		put_child(tp, get_index(key, tp), n);
++	else
++		rcu_assign_pointer(t->trie, n);
++}
++
+ #define MAX_WORK 10
+ static struct tnode *resize(struct trie *t, struct tnode *tn)
+ {
+@@ -959,138 +943,100 @@ static void trie_rebalance(struct trie *
+ 
+ static struct list_head *fib_insert_node(struct trie *t, u32 key, int plen)
+ {
+-	int pos, newpos;
+-	struct tnode *tp = NULL, *tn = NULL;
+-	struct tnode *n;
+-	struct tnode *l;
+-	int missbit;
+ 	struct list_head *fa_head = NULL;
++	struct tnode *l, *n, *tp = NULL;
+ 	struct leaf_info *li;
+-	t_key cindex;
+ 
+-	pos = 0;
++	li = leaf_info_new(plen);
++	if (!li)
++		return NULL;
++	fa_head = &li->falh;
++
+ 	n = rtnl_dereference(t->trie);
+ 
+ 	/* If we point to NULL, stop. Either the tree is empty and we should
+ 	 * just put a new leaf in if, or we have reached an empty child slot,
+ 	 * and we should just put our new leaf in that.
+-	 * If we point to a T_TNODE, check if it matches our key. Note that
+-	 * a T_TNODE might be skipping any number of bits - its 'pos' need
+-	 * not be the parent's 'pos'+'bits'!
+-	 *
+-	 * If it does match the current key, get pos/bits from it, extract
+-	 * the index from our key, push the T_TNODE and walk the tree.
+-	 *
+-	 * If it doesn't, we have to replace it with a new T_TNODE.
+ 	 *
+-	 * If we point to a T_LEAF, it might or might not have the same key
+-	 * as we do. If it does, just change the value, update the T_LEAF's
+-	 * value, and return it.
+-	 * If it doesn't, we need to replace it with a T_TNODE.
++	 * If we hit a node with a key that does't match then we should stop
++	 * and create a new tnode to replace that node and insert ourselves
++	 * and the other node into the new tnode.
+ 	 */
++	while (n) {
++		unsigned long index = get_index(key, n);
+ 
+-	while (n && IS_TNODE(n)) {
+-		if (tkey_sub_equals(n->key, pos, n->pos-pos, key)) {
+-			tp = n;
+-			pos = n->pos + n->bits;
+-			n = tnode_get_child(n,
+-					    tkey_extract_bits(key,
+-							      n->pos,
+-							      n->bits));
+-
+-			BUG_ON(n && node_parent(n) != tp);
+-		} else
++		/* This bit of code is a bit tricky but it combines multiple
++		 * checks into a single check.  The prefix consists of the
++		 * prefix plus zeros for the "bits" in the prefix. The index
++		 * is the difference between the key and this value.  From
++		 * this we can actually derive several pieces of data.
++		 *   if !(index >> bits)
++		 *     we know the value is child index
++		 *   else
++		 *     we have a mismatch in skip bits and failed
++		 */
++		if (index >> n->bits)
+ 			break;
+-	}
+-
+-	/*
+-	 * n  ----> NULL, LEAF or TNODE
+-	 *
+-	 * tp is n's (parent) ----> NULL or TNODE
+-	 */
+ 
+-	BUG_ON(tp && IS_LEAF(tp));
+-
+-	/* Case 1: n is a leaf. Compare prefixes */
+-
+-	if (n != NULL && IS_LEAF(n) && tkey_equals(key, n->key)) {
+-		li = leaf_info_new(plen);
+-
+-		if (!li)
+-			return NULL;
++		/* we have found a leaf. Prefixes have already been compared */
++		if (IS_LEAF(n)) {
++			/* Case 1: n is a leaf, and prefixes match*/
++			insert_leaf_info(&n->list, li);
++			return fa_head;
++		}
+ 
+-		fa_head = &li->falh;
+-		insert_leaf_info(&n->list, li);
+-		goto done;
++		tp = n;
++		n = rcu_dereference_rtnl(n->child[index]);
+ 	}
+-	l = leaf_new(key);
+-
+-	if (!l)
+-		return NULL;
+ 
+-	li = leaf_info_new(plen);
+-
+-	if (!li) {
+-		node_free(l);
++	l = leaf_new(key);
++	if (!l) {
++		free_leaf_info(li);
+ 		return NULL;
+ 	}
+ 
+-	fa_head = &li->falh;
+ 	insert_leaf_info(&l->list, li);
+ 
+-	if (t->trie && n == NULL) {
+-		/* Case 2: n is NULL, and will just insert a new leaf */
+-
+-		node_set_parent(l, tp);
+-
+-		cindex = tkey_extract_bits(key, tp->pos, tp->bits);
+-		put_child(tp, cindex, l);
+-	} else {
+-		/* Case 3: n is a LEAF or a TNODE and the key doesn't match. */
+-		/*
+-		 *  Add a new tnode here
+-		 *  first tnode need some special handling
+-		 */
++	/* Case 2: n is a LEAF or a TNODE and the key doesn't match.
++	 *
++	 *  Add a new tnode here
++	 *  first tnode need some special handling
++	 *  leaves us in position for handling as case 3
++	 */
++	if (n) {
++		struct tnode *tn;
++		int newpos;
+ 
+-		if (n) {
+-			pos = tp ? tp->pos+tp->bits : 0;
+-			newpos = tkey_mismatch(key, pos, n->key);
+-			tn = tnode_new(n->key, newpos, 1);
+-		} else {
+-			newpos = 0;
+-			tn = tnode_new(key, newpos, 1); /* First tnode */
+-		}
++		newpos = KEYLENGTH - __fls(n->key ^ key) - 1;
+ 
++		tn = tnode_new(key, newpos, 1);
+ 		if (!tn) {
+ 			free_leaf_info(li);
+ 			node_free(l);
+ 			return NULL;
+ 		}
+ 
+-		node_set_parent(tn, tp);
+-
+-		missbit = tkey_extract_bits(key, newpos, 1);
+-		put_child(tn, missbit, l);
+-		put_child(tn, 1-missbit, n);
+-
+-		if (tp) {
+-			cindex = tkey_extract_bits(key, tp->pos, tp->bits);
+-			put_child(tp, cindex, tn);
+-		} else {
+-			rcu_assign_pointer(t->trie, tn);
+-		}
++		/* initialize routes out of node */
++		NODE_INIT_PARENT(tn, tp);
++		put_child(tn, get_index(key, tn) ^ 1, n);
++
++		/* start adding routes into the node */
++		put_child_root(tp, t, key, tn);
++		node_set_parent(n, tn);
+ 
++		/* parent now has a NULL spot where the leaf can go */
+ 		tp = tn;
+ 	}
+ 
+-	if (tp && tp->pos + tp->bits > 32)
+-		pr_warn("fib_trie tp=%p pos=%d, bits=%d, key=%0x plen=%d\n",
+-			tp, tp->pos, tp->bits, key, plen);
+-
+-	/* Rebalance the trie */
++	/* Case 3: n is NULL, and will just insert a new leaf */
++	if (tp) {
++		NODE_INIT_PARENT(l, tp);
++		put_child(tp, get_index(key, tp), l);
++		trie_rebalance(t, tp);
++	} else {
++		rcu_assign_pointer(t->trie, l);
++	}
+ 
+-	trie_rebalance(t, tp);
+-done:
+ 	return fa_head;
+ }
+ 
+@@ -1470,11 +1416,11 @@ static void trie_leaf_remove(struct trie
+ 	pr_debug("entering trie_leaf_remove(%p)\n", l);
+ 
+ 	if (tp) {
+-		t_key cindex = tkey_extract_bits(l->key, tp->pos, tp->bits);
+-		put_child(tp, cindex, NULL);
++		put_child(tp, get_index(l->key, tp), NULL);
+ 		trie_rebalance(t, tp);
+-	} else
++	} else {
+ 		RCU_INIT_POINTER(t->trie, NULL);
++	}
+ 
+ 	node_free(l);
+ }
diff --git a/target/linux/generic/patches-3.18/080-09-fib_trie-Update-meaning-of-pos-to-represent-unchecke.patch b/target/linux/generic/patches-3.18/080-09-fib_trie-Update-meaning-of-pos-to-represent-unchecke.patch
new file mode 100644
index 0000000..a0d3476
--- /dev/null
+++ b/target/linux/generic/patches-3.18/080-09-fib_trie-Update-meaning-of-pos-to-represent-unchecke.patch
@@ -0,0 +1,346 @@
+From: Alexander Duyck <alexander.h.duyck@redhat.com>
+Date: Wed, 31 Dec 2014 10:56:12 -0800
+Subject: [PATCH] fib_trie: Update meaning of pos to represent unchecked
+ bits
+
+This change moves the pos value to the other side of the "bits" field.  By
+doing this it actually simplifies a significant amount of code in the trie.
+
+For example when halving a tree we know that the bit lost exists at
+oldnode->pos, and if we inflate the tree the new bit being add is at
+tn->pos.  Previously to find those bits you would have to subtract pos and
+bits from the keylength or start with a value of (1 << 31) and then shift
+that.
+
+There are a number of spots throughout the code that benefit from this.  In
+the case of the hot-path searches the main advantage is that we can drop 2
+or more operations from the search path as we no longer need to compute the
+value for the index to be shifted by and can instead just use the raw pos
+value.
+
+In addition the tkey_extract_bits is now defunct and can be replaced by
+get_index since the two operations were doing the same thing, but now
+get_index does it much more quickly as it is only an xor and shift versus a
+pair of shifts and a subtraction.
+
+Signed-off-by: Alexander Duyck <alexander.h.duyck@redhat.com>
+Signed-off-by: David S. Miller <davem@davemloft.net>
+---
+
+--- a/net/ipv4/fib_trie.c
++++ b/net/ipv4/fib_trie.c
+@@ -90,8 +90,7 @@ typedef unsigned int t_key;
+ #define IS_TNODE(n) ((n)->bits)
+ #define IS_LEAF(n) (!(n)->bits)
+ 
+-#define get_shift(_kv) (KEYLENGTH - (_kv)->pos - (_kv)->bits)
+-#define get_index(_key, _kv) (((_key) ^ (_kv)->key) >> get_shift(_kv))
++#define get_index(_key, _kv) (((_key) ^ (_kv)->key) >> (_kv)->pos)
+ 
+ struct tnode {
+ 	t_key key;
+@@ -209,81 +208,64 @@ static inline struct tnode *tnode_get_ch
+ 	return rcu_dereference_rtnl(tn->child[i]);
+ }
+ 
+-static inline t_key mask_pfx(t_key k, unsigned int l)
+-{
+-	return (l == 0) ? 0 : k >> (KEYLENGTH-l) << (KEYLENGTH-l);
+-}
+-
+-static inline t_key tkey_extract_bits(t_key a, unsigned int offset, unsigned int bits)
+-{
+-	if (offset < KEYLENGTH)
+-		return ((t_key)(a << offset)) >> (KEYLENGTH - bits);
+-	else
+-		return 0;
+-}
+-
+-/*
+-  To understand this stuff, an understanding of keys and all their bits is
+-  necessary. Every node in the trie has a key associated with it, but not
+-  all of the bits in that key are significant.
+-
+-  Consider a node 'n' and its parent 'tp'.
+-
+-  If n is a leaf, every bit in its key is significant. Its presence is
+-  necessitated by path compression, since during a tree traversal (when
+-  searching for a leaf - unless we are doing an insertion) we will completely
+-  ignore all skipped bits we encounter. Thus we need to verify, at the end of
+-  a potentially successful search, that we have indeed been walking the
+-  correct key path.
+-
+-  Note that we can never "miss" the correct key in the tree if present by
+-  following the wrong path. Path compression ensures that segments of the key
+-  that are the same for all keys with a given prefix are skipped, but the
+-  skipped part *is* identical for each node in the subtrie below the skipped
+-  bit! trie_insert() in this implementation takes care of that - note the
+-  call to tkey_sub_equals() in trie_insert().
+-
+-  if n is an internal node - a 'tnode' here, the various parts of its key
+-  have many different meanings.
+-
+-  Example:
+-  _________________________________________________________________
+-  | i | i | i | i | i | i | i | N | N | N | S | S | S | S | S | C |
+-  -----------------------------------------------------------------
+-    0   1   2   3   4   5   6   7   8   9  10  11  12  13  14  15
+-
+-  _________________________________________________________________
+-  | C | C | C | u | u | u | u | u | u | u | u | u | u | u | u | u |
+-  -----------------------------------------------------------------
+-   16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31
+-
+-  tp->pos = 7
+-  tp->bits = 3
+-  n->pos = 15
+-  n->bits = 4
+-
+-  First, let's just ignore the bits that come before the parent tp, that is
+-  the bits from 0 to (tp->pos-1). They are *known* but at this point we do
+-  not use them for anything.
+-
+-  The bits from (tp->pos) to (tp->pos + tp->bits - 1) - "N", above - are the
+-  index into the parent's child array. That is, they will be used to find
+-  'n' among tp's children.
+-
+-  The bits from (tp->pos + tp->bits) to (n->pos - 1) - "S" - are skipped bits
+-  for the node n.
+-
+-  All the bits we have seen so far are significant to the node n. The rest
+-  of the bits are really not needed or indeed known in n->key.
+-
+-  The bits from (n->pos) to (n->pos + n->bits - 1) - "C" - are the index into
+-  n's child array, and will of course be different for each child.
+-
+-
+-  The rest of the bits, from (n->pos + n->bits) onward, are completely unknown
+-  at this point.
+-
+-*/
++/* To understand this stuff, an understanding of keys and all their bits is
++ * necessary. Every node in the trie has a key associated with it, but not
++ * all of the bits in that key are significant.
++ *
++ * Consider a node 'n' and its parent 'tp'.
++ *
++ * If n is a leaf, every bit in its key is significant. Its presence is
++ * necessitated by path compression, since during a tree traversal (when
++ * searching for a leaf - unless we are doing an insertion) we will completely
++ * ignore all skipped bits we encounter. Thus we need to verify, at the end of
++ * a potentially successful search, that we have indeed been walking the
++ * correct key path.
++ *
++ * Note that we can never "miss" the correct key in the tree if present by
++ * following the wrong path. Path compression ensures that segments of the key
++ * that are the same for all keys with a given prefix are skipped, but the
++ * skipped part *is* identical for each node in the subtrie below the skipped
++ * bit! trie_insert() in this implementation takes care of that.
++ *
++ * if n is an internal node - a 'tnode' here, the various parts of its key
++ * have many different meanings.
++ *
++ * Example:
++ * _________________________________________________________________
++ * | i | i | i | i | i | i | i | N | N | N | S | S | S | S | S | C |
++ * -----------------------------------------------------------------
++ *  31  30  29  28  27  26  25  24  23  22  21  20  19  18  17  16
++ *
++ * _________________________________________________________________
++ * | C | C | C | u | u | u | u | u | u | u | u | u | u | u | u | u |
++ * -----------------------------------------------------------------
++ *  15  14  13  12  11  10   9   8   7   6   5   4   3   2   1   0
++ *
++ * tp->pos = 22
++ * tp->bits = 3
++ * n->pos = 13
++ * n->bits = 4
++ *
++ * First, let's just ignore the bits that come before the parent tp, that is
++ * the bits from (tp->pos + tp->bits) to 31. They are *known* but at this
++ * point we do not use them for anything.
++ *
++ * The bits from (tp->pos) to (tp->pos + tp->bits - 1) - "N", above - are the
++ * index into the parent's child array. That is, they will be used to find
++ * 'n' among tp's children.
++ *
++ * The bits from (n->pos + n->bits) to (tn->pos - 1) - "S" - are skipped bits
++ * for the node n.
++ *
++ * All the bits we have seen so far are significant to the node n. The rest
++ * of the bits are really not needed or indeed known in n->key.
++ *
++ * The bits from (n->pos) to (n->pos + n->bits - 1) - "C" - are the index into
++ * n's child array, and will of course be different for each child.
++ *
++ * The rest of the bits, from 0 to (n->pos + n->bits), are completely unknown
++ * at this point.
++ */
+ 
+ static const int halve_threshold = 25;
+ static const int inflate_threshold = 50;
+@@ -367,7 +349,7 @@ static struct tnode *leaf_new(t_key key)
+ 		 * as the nodes are searched
+ 		 */
+ 		l->key = key;
+-		l->pos = KEYLENGTH;
++		l->pos = 0;
+ 		/* set bits to 0 indicating we are not a tnode */
+ 		l->bits = 0;
+ 
+@@ -400,7 +382,7 @@ static struct tnode *tnode_new(t_key key
+ 		tn->parent = NULL;
+ 		tn->pos = pos;
+ 		tn->bits = bits;
+-		tn->key = mask_pfx(key, pos);
++		tn->key = (shift < KEYLENGTH) ? (key >> shift) << shift : 0;
+ 		tn->full_children = 0;
+ 		tn->empty_children = 1<<bits;
+ 	}
+@@ -410,14 +392,12 @@ static struct tnode *tnode_new(t_key key
+ 	return tn;
+ }
+ 
+-/*
+- * Check whether a tnode 'n' is "full", i.e. it is an internal node
++/* Check whether a tnode 'n' is "full", i.e. it is an internal node
+  * and no bits are skipped. See discussion in dyntree paper p. 6
+  */
+-
+ static inline int tnode_full(const struct tnode *tn, const struct tnode *n)
+ {
+-	return n && IS_TNODE(n) && (n->pos == (tn->pos + tn->bits));
++	return n && ((n->pos + n->bits) == tn->pos) && IS_TNODE(n);
+ }
+ 
+ static inline void put_child(struct tnode *tn, int i,
+@@ -641,11 +621,12 @@ static struct tnode *inflate(struct trie
+ {
+ 	int olen = tnode_child_length(oldtnode);
+ 	struct tnode *tn;
++	t_key m;
+ 	int i;
+ 
+ 	pr_debug("In inflate\n");
+ 
+-	tn = tnode_new(oldtnode->key, oldtnode->pos, oldtnode->bits + 1);
++	tn = tnode_new(oldtnode->key, oldtnode->pos - 1, oldtnode->bits + 1);
+ 
+ 	if (!tn)
+ 		return ERR_PTR(-ENOMEM);
+@@ -656,21 +637,18 @@ static struct tnode *inflate(struct trie
+ 	 * fails. In case of failure we return the oldnode and  inflate
+ 	 * of tnode is ignored.
+ 	 */
++	for (i = 0, m = 1u << tn->pos; i < olen; i++) {
++		struct tnode *inode = tnode_get_child(oldtnode, i);
+ 
+-	for (i = 0; i < olen; i++) {
+-		struct tnode *inode;
+-
+-		inode = tnode_get_child(oldtnode, i);
+-		if (tnode_full(oldtnode, inode) && inode->bits > 1) {
++		if (tnode_full(oldtnode, inode) && (inode->bits > 1)) {
+ 			struct tnode *left, *right;
+-			t_key m = ~0U << (KEYLENGTH - 1) >> inode->pos;
+ 
+-			left = tnode_new(inode->key&(~m), inode->pos + 1,
++			left = tnode_new(inode->key & ~m, inode->pos,
+ 					 inode->bits - 1);
+ 			if (!left)
+ 				goto nomem;
+ 
+-			right = tnode_new(inode->key|m, inode->pos + 1,
++			right = tnode_new(inode->key | m, inode->pos,
+ 					  inode->bits - 1);
+ 
+ 			if (!right) {
+@@ -694,9 +672,7 @@ static struct tnode *inflate(struct trie
+ 
+ 		/* A leaf or an internal node with skipped bits */
+ 		if (!tnode_full(oldtnode, inode)) {
+-			put_child(tn,
+-				tkey_extract_bits(inode->key, tn->pos, tn->bits),
+-				inode);
++			put_child(tn, get_index(inode->key, tn), inode);
+ 			continue;
+ 		}
+ 
+@@ -767,7 +743,7 @@ static struct tnode *halve(struct trie *
+ 
+ 	pr_debug("In halve\n");
+ 
+-	tn = tnode_new(oldtnode->key, oldtnode->pos, oldtnode->bits - 1);
++	tn = tnode_new(oldtnode->key, oldtnode->pos + 1, oldtnode->bits - 1);
+ 
+ 	if (!tn)
+ 		return ERR_PTR(-ENOMEM);
+@@ -787,7 +763,7 @@ static struct tnode *halve(struct trie *
+ 		if (left && right) {
+ 			struct tnode *newn;
+ 
+-			newn = tnode_new(left->key, tn->pos + tn->bits, 1);
++			newn = tnode_new(left->key, oldtnode->pos, 1);
+ 
+ 			if (!newn)
+ 				goto nomem;
+@@ -915,7 +891,7 @@ static void trie_rebalance(struct trie *
+ 	key = tn->key;
+ 
+ 	while (tn != NULL && (tp = node_parent(tn)) != NULL) {
+-		cindex = tkey_extract_bits(key, tp->pos, tp->bits);
++		cindex = get_index(key, tp);
+ 		wasfull = tnode_full(tp, tnode_get_child(tp, cindex));
+ 		tn = resize(t, tn);
+ 
+@@ -1005,11 +981,8 @@ static struct list_head *fib_insert_node
+ 	 */
+ 	if (n) {
+ 		struct tnode *tn;
+-		int newpos;
+-
+-		newpos = KEYLENGTH - __fls(n->key ^ key) - 1;
+ 
+-		tn = tnode_new(key, newpos, 1);
++		tn = tnode_new(key, __fls(key ^ n->key), 1);
+ 		if (!tn) {
+ 			free_leaf_info(li);
+ 			node_free(l);
+@@ -1559,12 +1532,7 @@ static int trie_flush_leaf(struct tnode
+ static struct tnode *leaf_walk_rcu(struct tnode *p, struct tnode *c)
+ {
+ 	do {
+-		t_key idx;
+-
+-		if (c)
+-			idx = tkey_extract_bits(c->key, p->pos, p->bits) + 1;
+-		else
+-			idx = 0;
++		t_key idx = c ? idx = get_index(c->key, p) + 1 : 0;
+ 
+ 		while (idx < 1u << p->bits) {
+ 			c = tnode_get_child_rcu(p, idx++);
+@@ -1851,7 +1819,7 @@ rescan:
+ 	/* Current node exhausted, pop back up */
+ 	p = node_parent_rcu(tn);
+ 	if (p) {
+-		cindex = tkey_extract_bits(tn->key, p->pos, p->bits)+1;
++		cindex = get_index(tn->key, p) + 1;
+ 		tn = p;
+ 		--iter->depth;
+ 		goto rescan;
+@@ -2186,10 +2154,10 @@ static int fib_trie_seq_show(struct seq_
+ 	if (IS_TNODE(n)) {
+ 		__be32 prf = htonl(n->key);
+ 
+-		seq_indent(seq, iter->depth - 1);
+-		seq_printf(seq, "  +-- %pI4/%d %d %d %d\n",
+-			   &prf, n->pos, n->bits, n->full_children,
+-			   n->empty_children);
++		seq_indent(seq, iter->depth-1);
++		seq_printf(seq, "  +-- %pI4/%zu %u %u %u\n",
++			   &prf, KEYLENGTH - n->pos - n->bits, n->bits,
++			   n->full_children, n->empty_children);
+ 	} else {
+ 		struct leaf_info *li;
+ 		__be32 val = htonl(n->key);
diff --git a/target/linux/generic/patches-3.18/080-10-fib_trie-Use-unsigned-long-for-anything-dealing-with.patch b/target/linux/generic/patches-3.18/080-10-fib_trie-Use-unsigned-long-for-anything-dealing-with.patch
new file mode 100644
index 0000000..487a25f
--- /dev/null
+++ b/target/linux/generic/patches-3.18/080-10-fib_trie-Use-unsigned-long-for-anything-dealing-with.patch
@@ -0,0 +1,186 @@
+From: Alexander Duyck <alexander.h.duyck@redhat.com>
+Date: Wed, 31 Dec 2014 10:56:18 -0800
+Subject: [PATCH] fib_trie: Use unsigned long for anything dealing with a
+ shift by bits
+
+This change makes it so that anything that can be shifted by, or compared
+to a value shifted by bits is updated to be an unsigned long.  This is
+mostly a precaution against an insanely huge address space that somehow
+starts coming close to the 2^32 root node size which would require
+something like 1.5 billion addresses.
+
+I chose unsigned long instead of unsigned long long since I do not believe
+it is possible to allocate a 32 bit tnode on a 32 bit system as the memory
+consumed would be 16GB + 28B which exceeds the addressible space for any
+one process.
+
+Signed-off-by: Alexander Duyck <alexander.h.duyck@redhat.com>
+Signed-off-by: David S. Miller <davem@davemloft.net>
+---
+
+--- a/net/ipv4/fib_trie.c
++++ b/net/ipv4/fib_trie.c
+@@ -146,8 +146,8 @@ struct trie {
+ #endif
+ };
+ 
+-static void tnode_put_child_reorg(struct tnode *tn, int i, struct tnode *n,
+-				  int wasfull);
++static void tnode_put_child_reorg(struct tnode *tn, unsigned long i,
++				  struct tnode *n, int wasfull);
+ static struct tnode *resize(struct trie *t, struct tnode *tn);
+ static struct tnode *inflate(struct trie *t, struct tnode *tn);
+ static struct tnode *halve(struct trie *t, struct tnode *tn);
+@@ -183,25 +183,23 @@ static inline void node_set_parent(struc
+ /* This provides us with the number of children in this node, in the case of a
+  * leaf this will return 0 meaning none of the children are accessible.
+  */
+-static inline int tnode_child_length(const struct tnode *tn)
++static inline unsigned long tnode_child_length(const struct tnode *tn)
+ {
+ 	return (1ul << tn->bits) & ~(1ul);
+ }
+ 
+-/*
+- * caller must hold RTNL
+- */
+-static inline struct tnode *tnode_get_child(const struct tnode *tn, unsigned int i)
++/* caller must hold RTNL */
++static inline struct tnode *tnode_get_child(const struct tnode *tn,
++					    unsigned long i)
+ {
+ 	BUG_ON(i >= tnode_child_length(tn));
+ 
+ 	return rtnl_dereference(tn->child[i]);
+ }
+ 
+-/*
+- * caller must hold RCU read lock or RTNL
+- */
+-static inline struct tnode *tnode_get_child_rcu(const struct tnode *tn, unsigned int i)
++/* caller must hold RCU read lock or RTNL */
++static inline struct tnode *tnode_get_child_rcu(const struct tnode *tn,
++						unsigned long i)
+ {
+ 	BUG_ON(i >= tnode_child_length(tn));
+ 
+@@ -400,7 +398,7 @@ static inline int tnode_full(const struc
+ 	return n && ((n->pos + n->bits) == tn->pos) && IS_TNODE(n);
+ }
+ 
+-static inline void put_child(struct tnode *tn, int i,
++static inline void put_child(struct tnode *tn, unsigned long i,
+ 			     struct tnode *n)
+ {
+ 	tnode_put_child_reorg(tn, i, n, -1);
+@@ -411,13 +409,13 @@ static inline void put_child(struct tnod
+   * Update the value of full_children and empty_children.
+   */
+ 
+-static void tnode_put_child_reorg(struct tnode *tn, int i, struct tnode *n,
+-				  int wasfull)
++static void tnode_put_child_reorg(struct tnode *tn, unsigned long i,
++				  struct tnode *n, int wasfull)
+ {
+ 	struct tnode *chi = rtnl_dereference(tn->child[i]);
+ 	int isfull;
+ 
+-	BUG_ON(i >= 1<<tn->bits);
++	BUG_ON(i >= tnode_child_length(tn));
+ 
+ 	/* update emptyChildren */
+ 	if (n == NULL && chi != NULL)
+@@ -607,10 +605,10 @@ no_children:
+ static void tnode_clean_free(struct tnode *tn)
+ {
+ 	struct tnode *tofree;
+-	int i;
++	unsigned long i;
+ 
+ 	for (i = 0; i < tnode_child_length(tn); i++) {
+-		tofree = rtnl_dereference(tn->child[i]);
++		tofree = tnode_get_child(tn, i);
+ 		if (tofree)
+ 			node_free(tofree);
+ 	}
+@@ -619,10 +617,10 @@ static void tnode_clean_free(struct tnod
+ 
+ static struct tnode *inflate(struct trie *t, struct tnode *oldtnode)
+ {
+-	int olen = tnode_child_length(oldtnode);
++	unsigned long olen = tnode_child_length(oldtnode);
+ 	struct tnode *tn;
++	unsigned long i;
+ 	t_key m;
+-	int i;
+ 
+ 	pr_debug("In inflate\n");
+ 
+@@ -664,7 +662,7 @@ static struct tnode *inflate(struct trie
+ 	for (i = 0; i < olen; i++) {
+ 		struct tnode *inode = tnode_get_child(oldtnode, i);
+ 		struct tnode *left, *right;
+-		int size, j;
++		unsigned long size, j;
+ 
+ 		/* An empty child */
+ 		if (inode == NULL)
+@@ -737,7 +735,7 @@ nomem:
+ 
+ static struct tnode *halve(struct trie *t, struct tnode *oldtnode)
+ {
+-	int olen = tnode_child_length(oldtnode);
++	unsigned long olen = tnode_child_length(oldtnode);
+ 	struct tnode *tn, *left, *right;
+ 	int i;
+ 
+@@ -1532,9 +1530,9 @@ static int trie_flush_leaf(struct tnode
+ static struct tnode *leaf_walk_rcu(struct tnode *p, struct tnode *c)
+ {
+ 	do {
+-		t_key idx = c ? idx = get_index(c->key, p) + 1 : 0;
++		unsigned long idx = c ? idx = get_index(c->key, p) + 1 : 0;
+ 
+-		while (idx < 1u << p->bits) {
++		while (idx < tnode_child_length(p)) {
+ 			c = tnode_get_child_rcu(p, idx++);
+ 			if (!c)
+ 				continue;
+@@ -1786,8 +1784,8 @@ struct fib_trie_iter {
+ 
+ static struct tnode *fib_trie_get_next(struct fib_trie_iter *iter)
+ {
++	unsigned long cindex = iter->index;
+ 	struct tnode *tn = iter->tnode;
+-	unsigned int cindex = iter->index;
+ 	struct tnode *p;
+ 
+ 	/* A single entry routing table */
+@@ -1797,7 +1795,7 @@ static struct tnode *fib_trie_get_next(s
+ 	pr_debug("get_next iter={node=%p index=%d depth=%d}\n",
+ 		 iter->tnode, iter->index, iter->depth);
+ rescan:
+-	while (cindex < (1<<tn->bits)) {
++	while (cindex < tnode_child_length(tn)) {
+ 		struct tnode *n = tnode_get_child_rcu(tn, cindex);
+ 
+ 		if (n) {
+@@ -1874,15 +1872,16 @@ static void trie_collect_stats(struct tr
+ 			hlist_for_each_entry_rcu(li, &n->list, hlist)
+ 				++s->prefixes;
+ 		} else {
+-			int i;
++			unsigned long i;
+ 
+ 			s->tnodes++;
+ 			if (n->bits < MAX_STAT_DEPTH)
+ 				s->nodesizes[n->bits]++;
+ 
+-			for (i = 0; i < tnode_child_length(n); i++)
++			for (i = 0; i < tnode_child_length(n); i++) {
+ 				if (!rcu_access_pointer(n->child[i]))
+ 					s->nullpointers++;
++			}
+ 		}
+ 	}
+ 	rcu_read_unlock();
diff --git a/target/linux/generic/patches-3.18/080-11-fib_trie-Push-rcu_read_lock-unlock-to-callers.patch b/target/linux/generic/patches-3.18/080-11-fib_trie-Push-rcu_read_lock-unlock-to-callers.patch
new file mode 100644
index 0000000..b36bcd8
--- /dev/null
+++ b/target/linux/generic/patches-3.18/080-11-fib_trie-Push-rcu_read_lock-unlock-to-callers.patch
@@ -0,0 +1,403 @@
+From: Alexander Duyck <alexander.h.duyck@redhat.com>
+Date: Wed, 31 Dec 2014 10:56:24 -0800
+Subject: [PATCH] fib_trie: Push rcu_read_lock/unlock to callers
+
+This change is to start cleaning up some of the rcu_read_lock/unlock
+handling.  I realized while reviewing the code there are several spots that
+I don't believe are being handled correctly or are masking warnings by
+locally calling rcu_read_lock/unlock instead of calling them at the correct
+level.
+
+A common example is a call to fib_get_table followed by fib_table_lookup.
+The rcu_read_lock/unlock ought to wrap both but there are several spots where
+they were not wrapped.
+
+Signed-off-by: Alexander Duyck <alexander.h.duyck@redhat.com>
+Signed-off-by: David S. Miller <davem@davemloft.net>
+---
+
+--- a/include/net/ip_fib.h
++++ b/include/net/ip_fib.h
+@@ -222,16 +222,19 @@ static inline struct fib_table *fib_new_
+ static inline int fib_lookup(struct net *net, const struct flowi4 *flp,
+ 			     struct fib_result *res)
+ {
+-	struct fib_table *table;
++	int err = -ENETUNREACH;
+ 
+-	table = fib_get_table(net, RT_TABLE_LOCAL);
+-	if (!fib_table_lookup(table, flp, res, FIB_LOOKUP_NOREF))
+-		return 0;
+-
+-	table = fib_get_table(net, RT_TABLE_MAIN);
+-	if (!fib_table_lookup(table, flp, res, FIB_LOOKUP_NOREF))
+-		return 0;
+-	return -ENETUNREACH;
++	rcu_read_lock();
++
++	if (!fib_table_lookup(fib_get_table(net, RT_TABLE_LOCAL), flp, res,
++			      FIB_LOOKUP_NOREF) ||
++	    !fib_table_lookup(fib_get_table(net, RT_TABLE_MAIN), flp, res,
++			      FIB_LOOKUP_NOREF))
++		err = 0;
++
++	rcu_read_unlock();
++
++	return err;
+ }
+ 
+ #else /* CONFIG_IP_MULTIPLE_TABLES */
+@@ -247,20 +250,25 @@ static inline int fib_lookup(struct net
+ 			     struct fib_result *res)
+ {
+ 	if (!net->ipv4.fib_has_custom_rules) {
++		int err = -ENETUNREACH;
++
++		rcu_read_lock();
++
+ 		res->tclassid = 0;
+-		if (net->ipv4.fib_local &&
+-		    !fib_table_lookup(net->ipv4.fib_local, flp, res,
+-				      FIB_LOOKUP_NOREF))
+-			return 0;
+-		if (net->ipv4.fib_main &&
+-		    !fib_table_lookup(net->ipv4.fib_main, flp, res,
+-				      FIB_LOOKUP_NOREF))
+-			return 0;
+-		if (net->ipv4.fib_default &&
+-		    !fib_table_lookup(net->ipv4.fib_default, flp, res,
+-				      FIB_LOOKUP_NOREF))
+-			return 0;
+-		return -ENETUNREACH;
++		if ((net->ipv4.fib_local &&
++		     !fib_table_lookup(net->ipv4.fib_local, flp, res,
++				       FIB_LOOKUP_NOREF)) ||
++		    (net->ipv4.fib_main &&
++		     !fib_table_lookup(net->ipv4.fib_main, flp, res,
++				       FIB_LOOKUP_NOREF)) ||
++		    (net->ipv4.fib_default &&
++		     !fib_table_lookup(net->ipv4.fib_default, flp, res,
++				       FIB_LOOKUP_NOREF)))
++			err = 0;
++
++		rcu_read_unlock();
++
++		return err;
+ 	}
+ 	return __fib_lookup(net, flp, res);
+ }
+--- a/net/ipv4/fib_frontend.c
++++ b/net/ipv4/fib_frontend.c
+@@ -109,6 +109,7 @@ struct fib_table *fib_new_table(struct n
+ 	return tb;
+ }
+ 
++/* caller must hold either rtnl or rcu read lock */
+ struct fib_table *fib_get_table(struct net *net, u32 id)
+ {
+ 	struct fib_table *tb;
+@@ -119,15 +120,11 @@ struct fib_table *fib_get_table(struct n
+ 		id = RT_TABLE_MAIN;
+ 	h = id & (FIB_TABLE_HASHSZ - 1);
+ 
+-	rcu_read_lock();
+ 	head = &net->ipv4.fib_table_hash[h];
+ 	hlist_for_each_entry_rcu(tb, head, tb_hlist) {
+-		if (tb->tb_id == id) {
+-			rcu_read_unlock();
++		if (tb->tb_id == id)
+ 			return tb;
+-		}
+ 	}
+-	rcu_read_unlock();
+ 	return NULL;
+ }
+ #endif /* CONFIG_IP_MULTIPLE_TABLES */
+@@ -167,16 +164,18 @@ static inline unsigned int __inet_dev_ad
+ 	if (ipv4_is_multicast(addr))
+ 		return RTN_MULTICAST;
+ 
++	rcu_read_lock();
++
+ 	local_table = fib_get_table(net, RT_TABLE_LOCAL);
+ 	if (local_table) {
+ 		ret = RTN_UNICAST;
+-		rcu_read_lock();
+ 		if (!fib_table_lookup(local_table, &fl4, &res, FIB_LOOKUP_NOREF)) {
+ 			if (!dev || dev == res.fi->fib_dev)
+ 				ret = res.type;
+ 		}
+-		rcu_read_unlock();
+ 	}
++
++	rcu_read_unlock();
+ 	return ret;
+ }
+ 
+@@ -919,7 +918,7 @@ void fib_del_ifaddr(struct in_ifaddr *if
+ #undef BRD1_OK
+ }
+ 
+-static void nl_fib_lookup(struct fib_result_nl *frn, struct fib_table *tb)
++static void nl_fib_lookup(struct net *net, struct fib_result_nl *frn)
+ {
+ 
+ 	struct fib_result       res;
+@@ -929,6 +928,11 @@ static void nl_fib_lookup(struct fib_res
+ 		.flowi4_tos = frn->fl_tos,
+ 		.flowi4_scope = frn->fl_scope,
+ 	};
++	struct fib_table *tb;
++
++	rcu_read_lock();
++
++	tb = fib_get_table(net, frn->tb_id_in);
+ 
+ 	frn->err = -ENOENT;
+ 	if (tb) {
+@@ -945,6 +949,8 @@ static void nl_fib_lookup(struct fib_res
+ 		}
+ 		local_bh_enable();
+ 	}
++
++	rcu_read_unlock();
+ }
+ 
+ static void nl_fib_input(struct sk_buff *skb)
+@@ -952,7 +958,6 @@ static void nl_fib_input(struct sk_buff
+ 	struct net *net;
+ 	struct fib_result_nl *frn;
+ 	struct nlmsghdr *nlh;
+-	struct fib_table *tb;
+ 	u32 portid;
+ 
+ 	net = sock_net(skb->sk);
+@@ -967,9 +972,7 @@ static void nl_fib_input(struct sk_buff
+ 	nlh = nlmsg_hdr(skb);
+ 
+ 	frn = (struct fib_result_nl *) nlmsg_data(nlh);
+-	tb = fib_get_table(net, frn->tb_id_in);
+-
+-	nl_fib_lookup(frn, tb);
++	nl_fib_lookup(net, frn);
+ 
+ 	portid = NETLINK_CB(skb).portid;      /* netlink portid */
+ 	NETLINK_CB(skb).portid = 0;        /* from kernel */
+--- a/net/ipv4/fib_rules.c
++++ b/net/ipv4/fib_rules.c
+@@ -81,27 +81,25 @@ static int fib4_rule_action(struct fib_r
+ 		break;
+ 
+ 	case FR_ACT_UNREACHABLE:
+-		err = -ENETUNREACH;
+-		goto errout;
++		return -ENETUNREACH;
+ 
+ 	case FR_ACT_PROHIBIT:
+-		err = -EACCES;
+-		goto errout;
++		return -EACCES;
+ 
+ 	case FR_ACT_BLACKHOLE:
+ 	default:
+-		err = -EINVAL;
+-		goto errout;
++		return -EINVAL;
+ 	}
+ 
++	rcu_read_lock();
++
+ 	tbl = fib_get_table(rule->fr_net, rule->table);
+-	if (!tbl)
+-		goto errout;
++	if (tbl)
++		err = fib_table_lookup(tbl, &flp->u.ip4,
++				       (struct fib_result *)arg->result,
++				       arg->flags);
+ 
+-	err = fib_table_lookup(tbl, &flp->u.ip4, (struct fib_result *) arg->result, arg->flags);
+-	if (err > 0)
+-		err = -EAGAIN;
+-errout:
++	rcu_read_unlock();
+ 	return err;
+ }
+ 
+--- a/net/ipv4/fib_trie.c
++++ b/net/ipv4/fib_trie.c
+@@ -1181,72 +1181,6 @@ err:
+ 	return err;
+ }
+ 
+-/* should be called with rcu_read_lock */
+-static int check_leaf(struct fib_table *tb, struct trie *t, struct tnode *l,
+-		      t_key key,  const struct flowi4 *flp,
+-		      struct fib_result *res, int fib_flags)
+-{
+-	struct leaf_info *li;
+-	struct hlist_head *hhead = &l->list;
+-
+-	hlist_for_each_entry_rcu(li, hhead, hlist) {
+-		struct fib_alias *fa;
+-
+-		if (l->key != (key & li->mask_plen))
+-			continue;
+-
+-		list_for_each_entry_rcu(fa, &li->falh, fa_list) {
+-			struct fib_info *fi = fa->fa_info;
+-			int nhsel, err;
+-
+-			if (fa->fa_tos && fa->fa_tos != flp->flowi4_tos)
+-				continue;
+-			if (fi->fib_dead)
+-				continue;
+-			if (fa->fa_info->fib_scope < flp->flowi4_scope)
+-				continue;
+-			fib_alias_accessed(fa);
+-			err = fib_props[fa->fa_type].error;
+-			if (unlikely(err < 0)) {
+-#ifdef CONFIG_IP_FIB_TRIE_STATS
+-				this_cpu_inc(t->stats->semantic_match_passed);
+-#endif
+-				return err;
+-			}
+-			if (fi->fib_flags & RTNH_F_DEAD)
+-				continue;
+-			for (nhsel = 0; nhsel < fi->fib_nhs; nhsel++) {
+-				const struct fib_nh *nh = &fi->fib_nh[nhsel];
+-
+-				if (nh->nh_flags & RTNH_F_DEAD)
+-					continue;
+-				if (flp->flowi4_oif && flp->flowi4_oif != nh->nh_oif)
+-					continue;
+-
+-#ifdef CONFIG_IP_FIB_TRIE_STATS
+-				this_cpu_inc(t->stats->semantic_match_passed);
+-#endif
+-				res->prefixlen = li->plen;
+-				res->nh_sel = nhsel;
+-				res->type = fa->fa_type;
+-				res->scope = fi->fib_scope;
+-				res->fi = fi;
+-				res->table = tb;
+-				res->fa_head = &li->falh;
+-				if (!(fib_flags & FIB_LOOKUP_NOREF))
+-					atomic_inc(&fi->fib_clntref);
+-				return 0;
+-			}
+-		}
+-
+-#ifdef CONFIG_IP_FIB_TRIE_STATS
+-		this_cpu_inc(t->stats->semantic_match_miss);
+-#endif
+-	}
+-
+-	return 1;
+-}
+-
+ static inline t_key prefix_mismatch(t_key key, struct tnode *n)
+ {
+ 	t_key prefix = n->key;
+@@ -1254,6 +1188,7 @@ static inline t_key prefix_mismatch(t_ke
+ 	return (key ^ prefix) & (prefix | -prefix);
+ }
+ 
++/* should be called with rcu_read_lock */
+ int fib_table_lookup(struct fib_table *tb, const struct flowi4 *flp,
+ 		     struct fib_result *res, int fib_flags)
+ {
+@@ -1263,14 +1198,12 @@ int fib_table_lookup(struct fib_table *t
+ #endif
+ 	const t_key key = ntohl(flp->daddr);
+ 	struct tnode *n, *pn;
++	struct leaf_info *li;
+ 	t_key cindex;
+-	int ret = 1;
+-
+-	rcu_read_lock();
+ 
+ 	n = rcu_dereference(t->trie);
+ 	if (!n)
+-		goto failed;
++		return -EAGAIN;
+ 
+ #ifdef CONFIG_IP_FIB_TRIE_STATS
+ 	this_cpu_inc(stats->gets);
+@@ -1350,7 +1283,7 @@ backtrace:
+ 
+ 				pn = node_parent_rcu(pn);
+ 				if (unlikely(!pn))
+-					goto failed;
++					return -EAGAIN;
+ #ifdef CONFIG_IP_FIB_TRIE_STATS
+ 				this_cpu_inc(stats->backtrack);
+ #endif
+@@ -1368,12 +1301,62 @@ backtrace:
+ 
+ found:
+ 	/* Step 3: Process the leaf, if that fails fall back to backtracing */
+-	ret = check_leaf(tb, t, n, key, flp, res, fib_flags);
+-	if (unlikely(ret > 0))
+-		goto backtrace;
+-failed:
+-	rcu_read_unlock();
+-	return ret;
++	hlist_for_each_entry_rcu(li, &n->list, hlist) {
++		struct fib_alias *fa;
++
++		if ((key ^ n->key) & li->mask_plen)
++			continue;
++
++		list_for_each_entry_rcu(fa, &li->falh, fa_list) {
++			struct fib_info *fi = fa->fa_info;
++			int nhsel, err;
++
++			if (fa->fa_tos && fa->fa_tos != flp->flowi4_tos)
++				continue;
++			if (fi->fib_dead)
++				continue;
++			if (fa->fa_info->fib_scope < flp->flowi4_scope)
++				continue;
++			fib_alias_accessed(fa);
++			err = fib_props[fa->fa_type].error;
++			if (unlikely(err < 0)) {
++#ifdef CONFIG_IP_FIB_TRIE_STATS
++				this_cpu_inc(stats->semantic_match_passed);
++#endif
++				return err;
++			}
++			if (fi->fib_flags & RTNH_F_DEAD)
++				continue;
++			for (nhsel = 0; nhsel < fi->fib_nhs; nhsel++) {
++				const struct fib_nh *nh = &fi->fib_nh[nhsel];
++
++				if (nh->nh_flags & RTNH_F_DEAD)
++					continue;
++				if (flp->flowi4_oif && flp->flowi4_oif != nh->nh_oif)
++					continue;
++
++				if (!(fib_flags & FIB_LOOKUP_NOREF))
++					atomic_inc(&fi->fib_clntref);
++
++				res->prefixlen = li->plen;
++				res->nh_sel = nhsel;
++				res->type = fa->fa_type;
++				res->scope = fi->fib_scope;
++				res->fi = fi;
++				res->table = tb;
++				res->fa_head = &li->falh;
++#ifdef CONFIG_IP_FIB_TRIE_STATS
++				this_cpu_inc(stats->semantic_match_passed);
++#endif
++				return err;
++			}
++		}
++
++#ifdef CONFIG_IP_FIB_TRIE_STATS
++		this_cpu_inc(stats->semantic_match_miss);
++#endif
++	}
++	goto backtrace;
+ }
+ EXPORT_SYMBOL_GPL(fib_table_lookup);
+ 
diff --git a/target/linux/generic/patches-3.18/080-12-fib_trie-Move-resize-to-after-inflate-halve.patch b/target/linux/generic/patches-3.18/080-12-fib_trie-Move-resize-to-after-inflate-halve.patch
new file mode 100644
index 0000000..a373add
--- /dev/null
+++ b/target/linux/generic/patches-3.18/080-12-fib_trie-Move-resize-to-after-inflate-halve.patch
@@ -0,0 +1,345 @@
+From: Alexander Duyck <alexander.h.duyck@redhat.com>
+Date: Wed, 31 Dec 2014 10:56:31 -0800
+Subject: [PATCH] fib_trie: Move resize to after inflate/halve
+
+This change consists of a cut/paste of resize to behind inflate and halve
+so that I could remove the two function prototypes.
+
+Signed-off-by: Alexander Duyck <alexander.h.duyck@redhat.com>
+Signed-off-by: David S. Miller <davem@davemloft.net>
+---
+
+--- a/net/ipv4/fib_trie.c
++++ b/net/ipv4/fib_trie.c
+@@ -149,8 +149,6 @@ struct trie {
+ static void tnode_put_child_reorg(struct tnode *tn, unsigned long i,
+ 				  struct tnode *n, int wasfull);
+ static struct tnode *resize(struct trie *t, struct tnode *tn);
+-static struct tnode *inflate(struct trie *t, struct tnode *tn);
+-static struct tnode *halve(struct trie *t, struct tnode *tn);
+ /* tnodes to free after resize(); protected by RTNL */
+ static struct callback_head *tnode_free_head;
+ static size_t tnode_free_size;
+@@ -447,161 +445,6 @@ static void put_child_root(struct tnode
+ 		rcu_assign_pointer(t->trie, n);
+ }
+ 
+-#define MAX_WORK 10
+-static struct tnode *resize(struct trie *t, struct tnode *tn)
+-{
+-	struct tnode *old_tn, *n = NULL;
+-	int inflate_threshold_use;
+-	int halve_threshold_use;
+-	int max_work;
+-
+-	if (!tn)
+-		return NULL;
+-
+-	pr_debug("In tnode_resize %p inflate_threshold=%d threshold=%d\n",
+-		 tn, inflate_threshold, halve_threshold);
+-
+-	/* No children */
+-	if (tn->empty_children > (tnode_child_length(tn) - 1))
+-		goto no_children;
+-
+-	/* One child */
+-	if (tn->empty_children == (tnode_child_length(tn) - 1))
+-		goto one_child;
+-	/*
+-	 * Double as long as the resulting node has a number of
+-	 * nonempty nodes that are above the threshold.
+-	 */
+-
+-	/*
+-	 * From "Implementing a dynamic compressed trie" by Stefan Nilsson of
+-	 * the Helsinki University of Technology and Matti Tikkanen of Nokia
+-	 * Telecommunications, page 6:
+-	 * "A node is doubled if the ratio of non-empty children to all
+-	 * children in the *doubled* node is at least 'high'."
+-	 *
+-	 * 'high' in this instance is the variable 'inflate_threshold'. It
+-	 * is expressed as a percentage, so we multiply it with
+-	 * tnode_child_length() and instead of multiplying by 2 (since the
+-	 * child array will be doubled by inflate()) and multiplying
+-	 * the left-hand side by 100 (to handle the percentage thing) we
+-	 * multiply the left-hand side by 50.
+-	 *
+-	 * The left-hand side may look a bit weird: tnode_child_length(tn)
+-	 * - tn->empty_children is of course the number of non-null children
+-	 * in the current node. tn->full_children is the number of "full"
+-	 * children, that is non-null tnodes with a skip value of 0.
+-	 * All of those will be doubled in the resulting inflated tnode, so
+-	 * we just count them one extra time here.
+-	 *
+-	 * A clearer way to write this would be:
+-	 *
+-	 * to_be_doubled = tn->full_children;
+-	 * not_to_be_doubled = tnode_child_length(tn) - tn->empty_children -
+-	 *     tn->full_children;
+-	 *
+-	 * new_child_length = tnode_child_length(tn) * 2;
+-	 *
+-	 * new_fill_factor = 100 * (not_to_be_doubled + 2*to_be_doubled) /
+-	 *      new_child_length;
+-	 * if (new_fill_factor >= inflate_threshold)
+-	 *
+-	 * ...and so on, tho it would mess up the while () loop.
+-	 *
+-	 * anyway,
+-	 * 100 * (not_to_be_doubled + 2*to_be_doubled) / new_child_length >=
+-	 *      inflate_threshold
+-	 *
+-	 * avoid a division:
+-	 * 100 * (not_to_be_doubled + 2*to_be_doubled) >=
+-	 *      inflate_threshold * new_child_length
+-	 *
+-	 * expand not_to_be_doubled and to_be_doubled, and shorten:
+-	 * 100 * (tnode_child_length(tn) - tn->empty_children +
+-	 *    tn->full_children) >= inflate_threshold * new_child_length
+-	 *
+-	 * expand new_child_length:
+-	 * 100 * (tnode_child_length(tn) - tn->empty_children +
+-	 *    tn->full_children) >=
+-	 *      inflate_threshold * tnode_child_length(tn) * 2
+-	 *
+-	 * shorten again:
+-	 * 50 * (tn->full_children + tnode_child_length(tn) -
+-	 *    tn->empty_children) >= inflate_threshold *
+-	 *    tnode_child_length(tn)
+-	 *
+-	 */
+-
+-	/* Keep root node larger  */
+-
+-	if (!node_parent(tn)) {
+-		inflate_threshold_use = inflate_threshold_root;
+-		halve_threshold_use = halve_threshold_root;
+-	} else {
+-		inflate_threshold_use = inflate_threshold;
+-		halve_threshold_use = halve_threshold;
+-	}
+-
+-	max_work = MAX_WORK;
+-	while ((tn->full_children > 0 &&  max_work-- &&
+-		50 * (tn->full_children + tnode_child_length(tn)
+-		      - tn->empty_children)
+-		>= inflate_threshold_use * tnode_child_length(tn))) {
+-
+-		old_tn = tn;
+-		tn = inflate(t, tn);
+-
+-		if (IS_ERR(tn)) {
+-			tn = old_tn;
+-#ifdef CONFIG_IP_FIB_TRIE_STATS
+-			this_cpu_inc(t->stats->resize_node_skipped);
+-#endif
+-			break;
+-		}
+-	}
+-
+-	/* Return if at least one inflate is run */
+-	if (max_work != MAX_WORK)
+-		return tn;
+-
+-	/*
+-	 * Halve as long as the number of empty children in this
+-	 * node is above threshold.
+-	 */
+-
+-	max_work = MAX_WORK;
+-	while (tn->bits > 1 &&  max_work-- &&
+-	       100 * (tnode_child_length(tn) - tn->empty_children) <
+-	       halve_threshold_use * tnode_child_length(tn)) {
+-
+-		old_tn = tn;
+-		tn = halve(t, tn);
+-		if (IS_ERR(tn)) {
+-			tn = old_tn;
+-#ifdef CONFIG_IP_FIB_TRIE_STATS
+-			this_cpu_inc(t->stats->resize_node_skipped);
+-#endif
+-			break;
+-		}
+-	}
+-
+-
+-	/* Only one child remains */
+-	if (tn->empty_children == (tnode_child_length(tn) - 1)) {
+-		unsigned long i;
+-one_child:
+-		for (i = tnode_child_length(tn); !n && i;)
+-			n = tnode_get_child(tn, --i);
+-no_children:
+-		/* compress one level */
+-		node_set_parent(n, NULL);
+-		tnode_free_safe(tn);
+-		return n;
+-	}
+-	return tn;
+-}
+-
+-
+ static void tnode_clean_free(struct tnode *tn)
+ {
+ 	struct tnode *tofree;
+@@ -804,6 +647,160 @@ nomem:
+ 	return ERR_PTR(-ENOMEM);
+ }
+ 
++#define MAX_WORK 10
++static struct tnode *resize(struct trie *t, struct tnode *tn)
++{
++	struct tnode *old_tn, *n = NULL;
++	int inflate_threshold_use;
++	int halve_threshold_use;
++	int max_work;
++
++	if (!tn)
++		return NULL;
++
++	pr_debug("In tnode_resize %p inflate_threshold=%d threshold=%d\n",
++		 tn, inflate_threshold, halve_threshold);
++
++	/* No children */
++	if (tn->empty_children > (tnode_child_length(tn) - 1))
++		goto no_children;
++
++	/* One child */
++	if (tn->empty_children == (tnode_child_length(tn) - 1))
++		goto one_child;
++	/*
++	 * Double as long as the resulting node has a number of
++	 * nonempty nodes that are above the threshold.
++	 */
++
++	/*
++	 * From "Implementing a dynamic compressed trie" by Stefan Nilsson of
++	 * the Helsinki University of Technology and Matti Tikkanen of Nokia
++	 * Telecommunications, page 6:
++	 * "A node is doubled if the ratio of non-empty children to all
++	 * children in the *doubled* node is at least 'high'."
++	 *
++	 * 'high' in this instance is the variable 'inflate_threshold'. It
++	 * is expressed as a percentage, so we multiply it with
++	 * tnode_child_length() and instead of multiplying by 2 (since the
++	 * child array will be doubled by inflate()) and multiplying
++	 * the left-hand side by 100 (to handle the percentage thing) we
++	 * multiply the left-hand side by 50.
++	 *
++	 * The left-hand side may look a bit weird: tnode_child_length(tn)
++	 * - tn->empty_children is of course the number of non-null children
++	 * in the current node. tn->full_children is the number of "full"
++	 * children, that is non-null tnodes with a skip value of 0.
++	 * All of those will be doubled in the resulting inflated tnode, so
++	 * we just count them one extra time here.
++	 *
++	 * A clearer way to write this would be:
++	 *
++	 * to_be_doubled = tn->full_children;
++	 * not_to_be_doubled = tnode_child_length(tn) - tn->empty_children -
++	 *     tn->full_children;
++	 *
++	 * new_child_length = tnode_child_length(tn) * 2;
++	 *
++	 * new_fill_factor = 100 * (not_to_be_doubled + 2*to_be_doubled) /
++	 *      new_child_length;
++	 * if (new_fill_factor >= inflate_threshold)
++	 *
++	 * ...and so on, tho it would mess up the while () loop.
++	 *
++	 * anyway,
++	 * 100 * (not_to_be_doubled + 2*to_be_doubled) / new_child_length >=
++	 *      inflate_threshold
++	 *
++	 * avoid a division:
++	 * 100 * (not_to_be_doubled + 2*to_be_doubled) >=
++	 *      inflate_threshold * new_child_length
++	 *
++	 * expand not_to_be_doubled and to_be_doubled, and shorten:
++	 * 100 * (tnode_child_length(tn) - tn->empty_children +
++	 *    tn->full_children) >= inflate_threshold * new_child_length
++	 *
++	 * expand new_child_length:
++	 * 100 * (tnode_child_length(tn) - tn->empty_children +
++	 *    tn->full_children) >=
++	 *      inflate_threshold * tnode_child_length(tn) * 2
++	 *
++	 * shorten again:
++	 * 50 * (tn->full_children + tnode_child_length(tn) -
++	 *    tn->empty_children) >= inflate_threshold *
++	 *    tnode_child_length(tn)
++	 *
++	 */
++
++	/* Keep root node larger  */
++
++	if (!node_parent(tn)) {
++		inflate_threshold_use = inflate_threshold_root;
++		halve_threshold_use = halve_threshold_root;
++	} else {
++		inflate_threshold_use = inflate_threshold;
++		halve_threshold_use = halve_threshold;
++	}
++
++	max_work = MAX_WORK;
++	while ((tn->full_children > 0 &&  max_work-- &&
++		50 * (tn->full_children + tnode_child_length(tn)
++		      - tn->empty_children)
++		>= inflate_threshold_use * tnode_child_length(tn))) {
++
++		old_tn = tn;
++		tn = inflate(t, tn);
++
++		if (IS_ERR(tn)) {
++			tn = old_tn;
++#ifdef CONFIG_IP_FIB_TRIE_STATS
++			this_cpu_inc(t->stats->resize_node_skipped);
++#endif
++			break;
++		}
++	}
++
++	/* Return if at least one inflate is run */
++	if (max_work != MAX_WORK)
++		return tn;
++
++	/*
++	 * Halve as long as the number of empty children in this
++	 * node is above threshold.
++	 */
++
++	max_work = MAX_WORK;
++	while (tn->bits > 1 &&  max_work-- &&
++	       100 * (tnode_child_length(tn) - tn->empty_children) <
++	       halve_threshold_use * tnode_child_length(tn)) {
++
++		old_tn = tn;
++		tn = halve(t, tn);
++		if (IS_ERR(tn)) {
++			tn = old_tn;
++#ifdef CONFIG_IP_FIB_TRIE_STATS
++			this_cpu_inc(t->stats->resize_node_skipped);
++#endif
++			break;
++		}
++	}
++
++
++	/* Only one child remains */
++	if (tn->empty_children == (tnode_child_length(tn) - 1)) {
++		unsigned long i;
++one_child:
++		for (i = tnode_child_length(tn); !n && i;)
++			n = tnode_get_child(tn, --i);
++no_children:
++		/* compress one level */
++		node_set_parent(n, NULL);
++		tnode_free_safe(tn);
++		return n;
++	}
++	return tn;
++}
++
+ /* readside must use rcu_read_lock currently dump routines
+  via get_fa_head and dump */
+ 
diff --git a/target/linux/generic/patches-3.18/080-13-fib_trie-Add-functions-should_inflate-and-should_hal.patch b/target/linux/generic/patches-3.18/080-13-fib_trie-Add-functions-should_inflate-and-should_hal.patch
new file mode 100644
index 0000000..c01d57a
--- /dev/null
+++ b/target/linux/generic/patches-3.18/080-13-fib_trie-Add-functions-should_inflate-and-should_hal.patch
@@ -0,0 +1,250 @@
+From: Alexander Duyck <alexander.h.duyck@redhat.com>
+Date: Wed, 31 Dec 2014 10:56:37 -0800
+Subject: [PATCH] fib_trie: Add functions should_inflate and should_halve
+
+This change pulls the logic for if we should inflate/halve the nodes out
+into separate functions.  It also addresses what I believe is a bug where 1
+full node is all that is needed to keep a node from ever being halved.
+
+Simple script to reproduce the issue:
+	modprobe dummy;	ifconfig dummy0 up
+	for i in `seq 0 255`; do ifconfig dummy0:$i 10.0.${i}.1/24 up; done
+	ifconfig dummy0:256 10.0.255.33/16 up
+	for i in `seq 0 254`; do ifconfig dummy0:$i down; done
+
+Results from /proc/net/fib_triestat
+Before:
+	Local:
+		Aver depth:     3.00
+		Max depth:      4
+		Leaves:         17
+		Prefixes:       18
+		Internal nodes: 11
+		  1: 8  2: 2  10: 1
+		Pointers: 1048
+	Null ptrs: 1021
+	Total size: 11  kB
+After:
+	Local:
+		Aver depth:     3.41
+		Max depth:      5
+		Leaves:         17
+		Prefixes:       18
+		Internal nodes: 12
+		  1: 8  2: 3  3: 1
+		Pointers: 36
+	Null ptrs: 8
+	Total size: 3  kB
+
+Signed-off-by: Alexander Duyck <alexander.h.duyck@redhat.com>
+Signed-off-by: David S. Miller <davem@davemloft.net>
+---
+
+--- a/net/ipv4/fib_trie.c
++++ b/net/ipv4/fib_trie.c
+@@ -647,12 +647,94 @@ nomem:
+ 	return ERR_PTR(-ENOMEM);
+ }
+ 
++/* From "Implementing a dynamic compressed trie" by Stefan Nilsson of
++ * the Helsinki University of Technology and Matti Tikkanen of Nokia
++ * Telecommunications, page 6:
++ * "A node is doubled if the ratio of non-empty children to all
++ * children in the *doubled* node is at least 'high'."
++ *
++ * 'high' in this instance is the variable 'inflate_threshold'. It
++ * is expressed as a percentage, so we multiply it with
++ * tnode_child_length() and instead of multiplying by 2 (since the
++ * child array will be doubled by inflate()) and multiplying
++ * the left-hand side by 100 (to handle the percentage thing) we
++ * multiply the left-hand side by 50.
++ *
++ * The left-hand side may look a bit weird: tnode_child_length(tn)
++ * - tn->empty_children is of course the number of non-null children
++ * in the current node. tn->full_children is the number of "full"
++ * children, that is non-null tnodes with a skip value of 0.
++ * All of those will be doubled in the resulting inflated tnode, so
++ * we just count them one extra time here.
++ *
++ * A clearer way to write this would be:
++ *
++ * to_be_doubled = tn->full_children;
++ * not_to_be_doubled = tnode_child_length(tn) - tn->empty_children -
++ *     tn->full_children;
++ *
++ * new_child_length = tnode_child_length(tn) * 2;
++ *
++ * new_fill_factor = 100 * (not_to_be_doubled + 2*to_be_doubled) /
++ *      new_child_length;
++ * if (new_fill_factor >= inflate_threshold)
++ *
++ * ...and so on, tho it would mess up the while () loop.
++ *
++ * anyway,
++ * 100 * (not_to_be_doubled + 2*to_be_doubled) / new_child_length >=
++ *      inflate_threshold
++ *
++ * avoid a division:
++ * 100 * (not_to_be_doubled + 2*to_be_doubled) >=
++ *      inflate_threshold * new_child_length
++ *
++ * expand not_to_be_doubled and to_be_doubled, and shorten:
++ * 100 * (tnode_child_length(tn) - tn->empty_children +
++ *    tn->full_children) >= inflate_threshold * new_child_length
++ *
++ * expand new_child_length:
++ * 100 * (tnode_child_length(tn) - tn->empty_children +
++ *    tn->full_children) >=
++ *      inflate_threshold * tnode_child_length(tn) * 2
++ *
++ * shorten again:
++ * 50 * (tn->full_children + tnode_child_length(tn) -
++ *    tn->empty_children) >= inflate_threshold *
++ *    tnode_child_length(tn)
++ *
++ */
++static bool should_inflate(const struct tnode *tn)
++{
++	unsigned long used = tnode_child_length(tn);
++	unsigned long threshold = used;
++
++	/* Keep root node larger */
++	threshold *= node_parent(tn) ? inflate_threshold :
++				       inflate_threshold_root;
++	used += tn->full_children;
++	used -= tn->empty_children;
++
++	return tn->pos && ((50 * used) >= threshold);
++}
++
++static bool should_halve(const struct tnode *tn)
++{
++	unsigned long used = tnode_child_length(tn);
++	unsigned long threshold = used;
++
++	/* Keep root node larger */
++	threshold *= node_parent(tn) ? halve_threshold :
++				       halve_threshold_root;
++	used -= tn->empty_children;
++
++	return (tn->bits > 1) && ((100 * used) < threshold);
++}
++
+ #define MAX_WORK 10
+ static struct tnode *resize(struct trie *t, struct tnode *tn)
+ {
+ 	struct tnode *old_tn, *n = NULL;
+-	int inflate_threshold_use;
+-	int halve_threshold_use;
+ 	int max_work;
+ 
+ 	if (!tn)
+@@ -668,86 +750,12 @@ static struct tnode *resize(struct trie
+ 	/* One child */
+ 	if (tn->empty_children == (tnode_child_length(tn) - 1))
+ 		goto one_child;
+-	/*
+-	 * Double as long as the resulting node has a number of
+-	 * nonempty nodes that are above the threshold.
+-	 */
+ 
+-	/*
+-	 * From "Implementing a dynamic compressed trie" by Stefan Nilsson of
+-	 * the Helsinki University of Technology and Matti Tikkanen of Nokia
+-	 * Telecommunications, page 6:
+-	 * "A node is doubled if the ratio of non-empty children to all
+-	 * children in the *doubled* node is at least 'high'."
+-	 *
+-	 * 'high' in this instance is the variable 'inflate_threshold'. It
+-	 * is expressed as a percentage, so we multiply it with
+-	 * tnode_child_length() and instead of multiplying by 2 (since the
+-	 * child array will be doubled by inflate()) and multiplying
+-	 * the left-hand side by 100 (to handle the percentage thing) we
+-	 * multiply the left-hand side by 50.
+-	 *
+-	 * The left-hand side may look a bit weird: tnode_child_length(tn)
+-	 * - tn->empty_children is of course the number of non-null children
+-	 * in the current node. tn->full_children is the number of "full"
+-	 * children, that is non-null tnodes with a skip value of 0.
+-	 * All of those will be doubled in the resulting inflated tnode, so
+-	 * we just count them one extra time here.
+-	 *
+-	 * A clearer way to write this would be:
+-	 *
+-	 * to_be_doubled = tn->full_children;
+-	 * not_to_be_doubled = tnode_child_length(tn) - tn->empty_children -
+-	 *     tn->full_children;
+-	 *
+-	 * new_child_length = tnode_child_length(tn) * 2;
+-	 *
+-	 * new_fill_factor = 100 * (not_to_be_doubled + 2*to_be_doubled) /
+-	 *      new_child_length;
+-	 * if (new_fill_factor >= inflate_threshold)
+-	 *
+-	 * ...and so on, tho it would mess up the while () loop.
+-	 *
+-	 * anyway,
+-	 * 100 * (not_to_be_doubled + 2*to_be_doubled) / new_child_length >=
+-	 *      inflate_threshold
+-	 *
+-	 * avoid a division:
+-	 * 100 * (not_to_be_doubled + 2*to_be_doubled) >=
+-	 *      inflate_threshold * new_child_length
+-	 *
+-	 * expand not_to_be_doubled and to_be_doubled, and shorten:
+-	 * 100 * (tnode_child_length(tn) - tn->empty_children +
+-	 *    tn->full_children) >= inflate_threshold * new_child_length
+-	 *
+-	 * expand new_child_length:
+-	 * 100 * (tnode_child_length(tn) - tn->empty_children +
+-	 *    tn->full_children) >=
+-	 *      inflate_threshold * tnode_child_length(tn) * 2
+-	 *
+-	 * shorten again:
+-	 * 50 * (tn->full_children + tnode_child_length(tn) -
+-	 *    tn->empty_children) >= inflate_threshold *
+-	 *    tnode_child_length(tn)
+-	 *
++	/* Double as long as the resulting node has a number of
++	 * nonempty nodes that are above the threshold.
+ 	 */
+-
+-	/* Keep root node larger  */
+-
+-	if (!node_parent(tn)) {
+-		inflate_threshold_use = inflate_threshold_root;
+-		halve_threshold_use = halve_threshold_root;
+-	} else {
+-		inflate_threshold_use = inflate_threshold;
+-		halve_threshold_use = halve_threshold;
+-	}
+-
+ 	max_work = MAX_WORK;
+-	while ((tn->full_children > 0 &&  max_work-- &&
+-		50 * (tn->full_children + tnode_child_length(tn)
+-		      - tn->empty_children)
+-		>= inflate_threshold_use * tnode_child_length(tn))) {
+-
++	while (should_inflate(tn) && max_work--) {
+ 		old_tn = tn;
+ 		tn = inflate(t, tn);
+ 
+@@ -764,16 +772,11 @@ static struct tnode *resize(struct trie
+ 	if (max_work != MAX_WORK)
+ 		return tn;
+ 
+-	/*
+-	 * Halve as long as the number of empty children in this
++	/* Halve as long as the number of empty children in this
+ 	 * node is above threshold.
+ 	 */
+-
+ 	max_work = MAX_WORK;
+-	while (tn->bits > 1 &&  max_work-- &&
+-	       100 * (tnode_child_length(tn) - tn->empty_children) <
+-	       halve_threshold_use * tnode_child_length(tn)) {
+-
++	while (should_halve(tn) && max_work--) {
+ 		old_tn = tn;
+ 		tn = halve(t, tn);
+ 		if (IS_ERR(tn)) {
diff --git a/target/linux/generic/patches-3.18/080-14-fib_trie-Push-assignment-of-child-to-parent-down-int.patch b/target/linux/generic/patches-3.18/080-14-fib_trie-Push-assignment-of-child-to-parent-down-int.patch
new file mode 100644
index 0000000..8f26e32
--- /dev/null
+++ b/target/linux/generic/patches-3.18/080-14-fib_trie-Push-assignment-of-child-to-parent-down-int.patch
@@ -0,0 +1,336 @@
+From: Alexander Duyck <alexander.h.duyck@redhat.com>
+Date: Wed, 31 Dec 2014 10:56:43 -0800
+Subject: [PATCH] fib_trie: Push assignment of child to parent down into
+ inflate/halve
+
+This change makes it so that the assignment of the tnode to the parent is
+handled directly within whatever function is currently handling the node be
+it inflate, halve, or resize.  By doing this we can avoid some of the need
+to set NULL pointers in the tree while we are resizing the subnodes.
+
+Signed-off-by: Alexander Duyck <alexander.h.duyck@redhat.com>
+Signed-off-by: David S. Miller <davem@davemloft.net>
+---
+
+--- a/net/ipv4/fib_trie.c
++++ b/net/ipv4/fib_trie.c
+@@ -146,9 +146,7 @@ struct trie {
+ #endif
+ };
+ 
+-static void tnode_put_child_reorg(struct tnode *tn, unsigned long i,
+-				  struct tnode *n, int wasfull);
+-static struct tnode *resize(struct trie *t, struct tnode *tn);
++static void resize(struct trie *t, struct tnode *tn);
+ /* tnodes to free after resize(); protected by RTNL */
+ static struct callback_head *tnode_free_head;
+ static size_t tnode_free_size;
+@@ -396,22 +394,13 @@ static inline int tnode_full(const struc
+ 	return n && ((n->pos + n->bits) == tn->pos) && IS_TNODE(n);
+ }
+ 
+-static inline void put_child(struct tnode *tn, unsigned long i,
+-			     struct tnode *n)
+-{
+-	tnode_put_child_reorg(tn, i, n, -1);
+-}
+-
+- /*
+-  * Add a child at position i overwriting the old value.
+-  * Update the value of full_children and empty_children.
+-  */
+-
+-static void tnode_put_child_reorg(struct tnode *tn, unsigned long i,
+-				  struct tnode *n, int wasfull)
++/* Add a child at position i overwriting the old value.
++ * Update the value of full_children and empty_children.
++ */
++static void put_child(struct tnode *tn, unsigned long i, struct tnode *n)
+ {
+ 	struct tnode *chi = rtnl_dereference(tn->child[i]);
+-	int isfull;
++	int isfull, wasfull;
+ 
+ 	BUG_ON(i >= tnode_child_length(tn));
+ 
+@@ -422,10 +411,9 @@ static void tnode_put_child_reorg(struct
+ 		tn->empty_children--;
+ 
+ 	/* update fullChildren */
+-	if (wasfull == -1)
+-		wasfull = tnode_full(tn, chi);
+-
++	wasfull = tnode_full(tn, chi);
+ 	isfull = tnode_full(tn, n);
++
+ 	if (wasfull && !isfull)
+ 		tn->full_children--;
+ 	else if (!wasfull && isfull)
+@@ -458,9 +446,10 @@ static void tnode_clean_free(struct tnod
+ 	node_free(tn);
+ }
+ 
+-static struct tnode *inflate(struct trie *t, struct tnode *oldtnode)
++static int inflate(struct trie *t, struct tnode *oldtnode)
+ {
+ 	unsigned long olen = tnode_child_length(oldtnode);
++	struct tnode *tp = node_parent(oldtnode);
+ 	struct tnode *tn;
+ 	unsigned long i;
+ 	t_key m;
+@@ -468,9 +457,8 @@ static struct tnode *inflate(struct trie
+ 	pr_debug("In inflate\n");
+ 
+ 	tn = tnode_new(oldtnode->key, oldtnode->pos - 1, oldtnode->bits + 1);
+-
+ 	if (!tn)
+-		return ERR_PTR(-ENOMEM);
++		return -ENOMEM;
+ 
+ 	/*
+ 	 * Preallocate and store tnodes before the actual work so we
+@@ -564,30 +552,36 @@ static struct tnode *inflate(struct trie
+ 			put_child(left, j, rtnl_dereference(inode->child[j]));
+ 			put_child(right, j, rtnl_dereference(inode->child[j + size]));
+ 		}
+-		put_child(tn, 2*i, resize(t, left));
+-		put_child(tn, 2*i+1, resize(t, right));
++
++		put_child(tn, 2 * i, left);
++		put_child(tn, 2 * i + 1, right);
+ 
+ 		tnode_free_safe(inode);
++
++		resize(t, left);
++		resize(t, right);
+ 	}
++
++	put_child_root(tp, t, tn->key, tn);
+ 	tnode_free_safe(oldtnode);
+-	return tn;
++	return 0;
+ nomem:
+ 	tnode_clean_free(tn);
+-	return ERR_PTR(-ENOMEM);
++	return -ENOMEM;
+ }
+ 
+-static struct tnode *halve(struct trie *t, struct tnode *oldtnode)
++static int halve(struct trie *t, struct tnode *oldtnode)
+ {
+ 	unsigned long olen = tnode_child_length(oldtnode);
++	struct tnode *tp = node_parent(oldtnode);
+ 	struct tnode *tn, *left, *right;
+ 	int i;
+ 
+ 	pr_debug("In halve\n");
+ 
+ 	tn = tnode_new(oldtnode->key, oldtnode->pos + 1, oldtnode->bits - 1);
+-
+ 	if (!tn)
+-		return ERR_PTR(-ENOMEM);
++		return -ENOMEM;
+ 
+ 	/*
+ 	 * Preallocate and store tnodes before the actual work so we
+@@ -606,8 +600,10 @@ static struct tnode *halve(struct trie *
+ 
+ 			newn = tnode_new(left->key, oldtnode->pos, 1);
+ 
+-			if (!newn)
+-				goto nomem;
++			if (!newn) {
++				tnode_clean_free(tn);
++				return -ENOMEM;
++			}
+ 
+ 			put_child(tn, i/2, newn);
+ 		}
+@@ -635,16 +631,18 @@ static struct tnode *halve(struct trie *
+ 
+ 		/* Two nonempty children */
+ 		newBinNode = tnode_get_child(tn, i/2);
+-		put_child(tn, i/2, NULL);
+ 		put_child(newBinNode, 0, left);
+ 		put_child(newBinNode, 1, right);
+-		put_child(tn, i/2, resize(t, newBinNode));
++
++		put_child(tn, i / 2, newBinNode);
++
++		resize(t, newBinNode);
+ 	}
++
++	put_child_root(tp, t, tn->key, tn);
+ 	tnode_free_safe(oldtnode);
+-	return tn;
+-nomem:
+-	tnode_clean_free(tn);
+-	return ERR_PTR(-ENOMEM);
++
++	return 0;
+ }
+ 
+ /* From "Implementing a dynamic compressed trie" by Stefan Nilsson of
+@@ -704,45 +702,48 @@ nomem:
+  *    tnode_child_length(tn)
+  *
+  */
+-static bool should_inflate(const struct tnode *tn)
++static bool should_inflate(const struct tnode *tp, const struct tnode *tn)
+ {
+ 	unsigned long used = tnode_child_length(tn);
+ 	unsigned long threshold = used;
+ 
+ 	/* Keep root node larger */
+-	threshold *= node_parent(tn) ? inflate_threshold :
+-				       inflate_threshold_root;
++	threshold *= tp ? inflate_threshold : inflate_threshold_root;
+ 	used += tn->full_children;
+ 	used -= tn->empty_children;
+ 
+ 	return tn->pos && ((50 * used) >= threshold);
+ }
+ 
+-static bool should_halve(const struct tnode *tn)
++static bool should_halve(const struct tnode *tp, const struct tnode *tn)
+ {
+ 	unsigned long used = tnode_child_length(tn);
+ 	unsigned long threshold = used;
+ 
+ 	/* Keep root node larger */
+-	threshold *= node_parent(tn) ? halve_threshold :
+-				       halve_threshold_root;
++	threshold *= tp ? halve_threshold : halve_threshold_root;
+ 	used -= tn->empty_children;
+ 
+ 	return (tn->bits > 1) && ((100 * used) < threshold);
+ }
+ 
+ #define MAX_WORK 10
+-static struct tnode *resize(struct trie *t, struct tnode *tn)
++static void resize(struct trie *t, struct tnode *tn)
+ {
+-	struct tnode *old_tn, *n = NULL;
++	struct tnode *tp = node_parent(tn), *n = NULL;
++	struct tnode __rcu **cptr;
+ 	int max_work;
+ 
+-	if (!tn)
+-		return NULL;
+-
+ 	pr_debug("In tnode_resize %p inflate_threshold=%d threshold=%d\n",
+ 		 tn, inflate_threshold, halve_threshold);
+ 
++	/* track the tnode via the pointer from the parent instead of
++	 * doing it ourselves.  This way we can let RCU fully do its
++	 * thing without us interfering
++	 */
++	cptr = tp ? &tp->child[get_index(tn->key, tp)] : &t->trie;
++	BUG_ON(tn != rtnl_dereference(*cptr));
++
+ 	/* No children */
+ 	if (tn->empty_children > (tnode_child_length(tn) - 1))
+ 		goto no_children;
+@@ -755,39 +756,35 @@ static struct tnode *resize(struct trie
+ 	 * nonempty nodes that are above the threshold.
+ 	 */
+ 	max_work = MAX_WORK;
+-	while (should_inflate(tn) && max_work--) {
+-		old_tn = tn;
+-		tn = inflate(t, tn);
+-
+-		if (IS_ERR(tn)) {
+-			tn = old_tn;
++	while (should_inflate(tp, tn) && max_work--) {
++		if (inflate(t, tn)) {
+ #ifdef CONFIG_IP_FIB_TRIE_STATS
+ 			this_cpu_inc(t->stats->resize_node_skipped);
+ #endif
+ 			break;
+ 		}
++
++		tn = rtnl_dereference(*cptr);
+ 	}
+ 
+ 	/* Return if at least one inflate is run */
+ 	if (max_work != MAX_WORK)
+-		return tn;
++		return;
+ 
+ 	/* Halve as long as the number of empty children in this
+ 	 * node is above threshold.
+ 	 */
+ 	max_work = MAX_WORK;
+-	while (should_halve(tn) && max_work--) {
+-		old_tn = tn;
+-		tn = halve(t, tn);
+-		if (IS_ERR(tn)) {
+-			tn = old_tn;
++	while (should_halve(tp, tn) && max_work--) {
++		if (halve(t, tn)) {
+ #ifdef CONFIG_IP_FIB_TRIE_STATS
+ 			this_cpu_inc(t->stats->resize_node_skipped);
+ #endif
+ 			break;
+ 		}
+-	}
+ 
++		tn = rtnl_dereference(*cptr);
++	}
+ 
+ 	/* Only one child remains */
+ 	if (tn->empty_children == (tnode_child_length(tn) - 1)) {
+@@ -797,11 +794,12 @@ one_child:
+ 			n = tnode_get_child(tn, --i);
+ no_children:
+ 		/* compress one level */
+-		node_set_parent(n, NULL);
++		put_child_root(tp, t, tn->key, n);
++		node_set_parent(n, tp);
++
++		/* drop dead node */
+ 		tnode_free_safe(tn);
+-		return n;
+ 	}
+-	return tn;
+ }
+ 
+ /* readside must use rcu_read_lock currently dump routines
+@@ -882,34 +880,19 @@ static struct tnode *fib_find_node(struc
+ 
+ static void trie_rebalance(struct trie *t, struct tnode *tn)
+ {
+-	int wasfull;
+-	t_key cindex, key;
+ 	struct tnode *tp;
+ 
+-	key = tn->key;
+-
+-	while (tn != NULL && (tp = node_parent(tn)) != NULL) {
+-		cindex = get_index(key, tp);
+-		wasfull = tnode_full(tp, tnode_get_child(tp, cindex));
+-		tn = resize(t, tn);
+-
+-		tnode_put_child_reorg(tp, cindex, tn, wasfull);
+-
+-		tp = node_parent(tn);
+-		if (!tp)
+-			rcu_assign_pointer(t->trie, tn);
++	while ((tp = node_parent(tn)) != NULL) {
++		resize(t, tn);
+ 
+ 		tnode_free_flush();
+-		if (!tp)
+-			break;
+ 		tn = tp;
+ 	}
+ 
+ 	/* Handle last (top) tnode */
+ 	if (IS_TNODE(tn))
+-		tn = resize(t, tn);
++		resize(t, tn);
+ 
+-	rcu_assign_pointer(t->trie, tn);
+ 	tnode_free_flush();
+ }
+ 
diff --git a/target/linux/generic/patches-3.18/080-15-fib_trie-Push-tnode-flushing-down-to-inflate-halve.patch b/target/linux/generic/patches-3.18/080-15-fib_trie-Push-tnode-flushing-down-to-inflate-halve.patch
new file mode 100644
index 0000000..51178a0
--- /dev/null
+++ b/target/linux/generic/patches-3.18/080-15-fib_trie-Push-tnode-flushing-down-to-inflate-halve.patch
@@ -0,0 +1,237 @@
+From: Alexander Duyck <alexander.h.duyck@redhat.com>
+Date: Wed, 31 Dec 2014 10:56:49 -0800
+Subject: [PATCH] fib_trie: Push tnode flushing down to inflate/halve
+
+This change pushes the tnode freeing down into the inflate and halve
+functions.  It makes more sense here as we have a better grasp of what is
+going on and when a given cluster of nodes is ready to be freed.
+
+I believe this may address a bug in the freeing logic as well.  For some
+reason if the freelist got to a certain size we would call
+synchronize_rcu().  I'm assuming that what they meant to do is call
+synchronize_rcu() after they had handed off that much memory via
+call_rcu().  As such that is what I have updated the behavior to be.
+
+Signed-off-by: Alexander Duyck <alexander.h.duyck@redhat.com>
+Signed-off-by: David S. Miller <davem@davemloft.net>
+---
+
+--- a/net/ipv4/fib_trie.c
++++ b/net/ipv4/fib_trie.c
+@@ -147,8 +147,6 @@ struct trie {
+ };
+ 
+ static void resize(struct trie *t, struct tnode *tn);
+-/* tnodes to free after resize(); protected by RTNL */
+-static struct callback_head *tnode_free_head;
+ static size_t tnode_free_size;
+ 
+ /*
+@@ -307,32 +305,6 @@ static struct tnode *tnode_alloc(size_t
+ 		return vzalloc(size);
+ }
+ 
+-static void tnode_free_safe(struct tnode *tn)
+-{
+-	BUG_ON(IS_LEAF(tn));
+-	tn->rcu.next = tnode_free_head;
+-	tnode_free_head = &tn->rcu;
+-}
+-
+-static void tnode_free_flush(void)
+-{
+-	struct callback_head *head;
+-
+-	while ((head = tnode_free_head)) {
+-		struct tnode *tn = container_of(head, struct tnode, rcu);
+-
+-		tnode_free_head = head->next;
+-		tnode_free_size += offsetof(struct tnode, child[1 << tn->bits]);
+-
+-		node_free(tn);
+-	}
+-
+-	if (tnode_free_size >= PAGE_SIZE * sync_pages) {
+-		tnode_free_size = 0;
+-		synchronize_rcu();
+-	}
+-}
+-
+ static struct tnode *leaf_new(t_key key)
+ {
+ 	struct tnode *l = kmem_cache_alloc(trie_leaf_kmem, GFP_KERNEL);
+@@ -433,17 +405,33 @@ static void put_child_root(struct tnode
+ 		rcu_assign_pointer(t->trie, n);
+ }
+ 
+-static void tnode_clean_free(struct tnode *tn)
++static inline void tnode_free_init(struct tnode *tn)
+ {
+-	struct tnode *tofree;
+-	unsigned long i;
++	tn->rcu.next = NULL;
++}
++
++static inline void tnode_free_append(struct tnode *tn, struct tnode *n)
++{
++	n->rcu.next = tn->rcu.next;
++	tn->rcu.next = &n->rcu;
++}
+ 
+-	for (i = 0; i < tnode_child_length(tn); i++) {
+-		tofree = tnode_get_child(tn, i);
+-		if (tofree)
+-			node_free(tofree);
++static void tnode_free(struct tnode *tn)
++{
++	struct callback_head *head = &tn->rcu;
++
++	while (head) {
++		head = head->next;
++		tnode_free_size += offsetof(struct tnode, child[1 << tn->bits]);
++		node_free(tn);
++
++		tn = container_of(head, struct tnode, rcu);
++	}
++
++	if (tnode_free_size >= PAGE_SIZE * sync_pages) {
++		tnode_free_size = 0;
++		synchronize_rcu();
+ 	}
+-	node_free(tn);
+ }
+ 
+ static int inflate(struct trie *t, struct tnode *oldtnode)
+@@ -476,20 +464,23 @@ static int inflate(struct trie *t, struc
+ 					 inode->bits - 1);
+ 			if (!left)
+ 				goto nomem;
++			tnode_free_append(tn, left);
+ 
+ 			right = tnode_new(inode->key | m, inode->pos,
+ 					  inode->bits - 1);
+ 
+-			if (!right) {
+-				node_free(left);
++			if (!right)
+ 				goto nomem;
+-			}
++			tnode_free_append(tn, right);
+ 
+ 			put_child(tn, 2*i, left);
+ 			put_child(tn, 2*i+1, right);
+ 		}
+ 	}
+ 
++	/* prepare oldtnode to be freed */
++	tnode_free_init(oldtnode);
++
+ 	for (i = 0; i < olen; i++) {
+ 		struct tnode *inode = tnode_get_child(oldtnode, i);
+ 		struct tnode *left, *right;
+@@ -505,12 +496,13 @@ static int inflate(struct trie *t, struc
+ 			continue;
+ 		}
+ 
++		/* drop the node in the old tnode free list */
++		tnode_free_append(oldtnode, inode);
++
+ 		/* An internal node with two children */
+ 		if (inode->bits == 1) {
+ 			put_child(tn, 2*i, rtnl_dereference(inode->child[0]));
+ 			put_child(tn, 2*i+1, rtnl_dereference(inode->child[1]));
+-
+-			tnode_free_safe(inode);
+ 			continue;
+ 		}
+ 
+@@ -556,17 +548,19 @@ static int inflate(struct trie *t, struc
+ 		put_child(tn, 2 * i, left);
+ 		put_child(tn, 2 * i + 1, right);
+ 
+-		tnode_free_safe(inode);
+-
++		/* resize child nodes */
+ 		resize(t, left);
+ 		resize(t, right);
+ 	}
+ 
+ 	put_child_root(tp, t, tn->key, tn);
+-	tnode_free_safe(oldtnode);
++
++	/* we completed without error, prepare to free old node */
++	tnode_free(oldtnode);
+ 	return 0;
+ nomem:
+-	tnode_clean_free(tn);
++	/* all pointers should be clean so we are done */
++	tnode_free(tn);
+ 	return -ENOMEM;
+ }
+ 
+@@ -599,17 +593,20 @@ static int halve(struct trie *t, struct
+ 			struct tnode *newn;
+ 
+ 			newn = tnode_new(left->key, oldtnode->pos, 1);
+-
+ 			if (!newn) {
+-				tnode_clean_free(tn);
++				tnode_free(tn);
+ 				return -ENOMEM;
+ 			}
++			tnode_free_append(tn, newn);
+ 
+ 			put_child(tn, i/2, newn);
+ 		}
+ 
+ 	}
+ 
++	/* prepare oldtnode to be freed */
++	tnode_free_init(oldtnode);
++
+ 	for (i = 0; i < olen; i += 2) {
+ 		struct tnode *newBinNode;
+ 
+@@ -636,11 +633,14 @@ static int halve(struct trie *t, struct
+ 
+ 		put_child(tn, i / 2, newBinNode);
+ 
++		/* resize child node */
+ 		resize(t, newBinNode);
+ 	}
+ 
+ 	put_child_root(tp, t, tn->key, tn);
+-	tnode_free_safe(oldtnode);
++
++	/* all pointers should be clean so we are done */
++	tnode_free(oldtnode);
+ 
+ 	return 0;
+ }
+@@ -798,7 +798,8 @@ no_children:
+ 		node_set_parent(n, tp);
+ 
+ 		/* drop dead node */
+-		tnode_free_safe(tn);
++		tnode_free_init(tn);
++		tnode_free(tn);
+ 	}
+ }
+ 
+@@ -884,16 +885,12 @@ static void trie_rebalance(struct trie *
+ 
+ 	while ((tp = node_parent(tn)) != NULL) {
+ 		resize(t, tn);
+-
+-		tnode_free_flush();
+ 		tn = tp;
+ 	}
+ 
+ 	/* Handle last (top) tnode */
+ 	if (IS_TNODE(tn))
+ 		resize(t, tn);
+-
+-	tnode_free_flush();
+ }
+ 
+ /* only used from updater-side */
diff --git a/target/linux/generic/patches-3.18/080-16-fib_trie-inflate-halve-nodes-in-a-more-RCU-friendly-.patch b/target/linux/generic/patches-3.18/080-16-fib_trie-inflate-halve-nodes-in-a-more-RCU-friendly-.patch
new file mode 100644
index 0000000..d6b600c
--- /dev/null
+++ b/target/linux/generic/patches-3.18/080-16-fib_trie-inflate-halve-nodes-in-a-more-RCU-friendly-.patch
@@ -0,0 +1,345 @@
+From: Alexander Duyck <alexander.h.duyck@redhat.com>
+Date: Wed, 31 Dec 2014 10:56:55 -0800
+Subject: [PATCH] fib_trie: inflate/halve nodes in a more RCU friendly
+ way
+
+This change pulls the node_set_parent functionality out of put_child_reorg
+and instead leaves that to the function to take care of as well.  By doing
+this we can fully construct the new cluster of tnodes and all of the
+pointers out of it before we start routing pointers into it.
+
+I am suspecting this will likely fix some concurency issues though I don't
+have a good test to show as such.
+
+Signed-off-by: Alexander Duyck <alexander.h.duyck@redhat.com>
+Signed-off-by: David S. Miller <davem@davemloft.net>
+---
+
+--- a/net/ipv4/fib_trie.c
++++ b/net/ipv4/fib_trie.c
+@@ -391,8 +391,6 @@ static void put_child(struct tnode *tn,
+ 	else if (!wasfull && isfull)
+ 		tn->full_children++;
+ 
+-	node_set_parent(n, tn);
+-
+ 	rcu_assign_pointer(tn->child[i], n);
+ }
+ 
+@@ -436,10 +434,8 @@ static void tnode_free(struct tnode *tn)
+ 
+ static int inflate(struct trie *t, struct tnode *oldtnode)
+ {
+-	unsigned long olen = tnode_child_length(oldtnode);
+-	struct tnode *tp = node_parent(oldtnode);
+-	struct tnode *tn;
+-	unsigned long i;
++	struct tnode *inode, *node0, *node1, *tn, *tp;
++	unsigned long i, j, k;
+ 	t_key m;
+ 
+ 	pr_debug("In inflate\n");
+@@ -448,43 +444,13 @@ static int inflate(struct trie *t, struc
+ 	if (!tn)
+ 		return -ENOMEM;
+ 
+-	/*
+-	 * Preallocate and store tnodes before the actual work so we
+-	 * don't get into an inconsistent state if memory allocation
+-	 * fails. In case of failure we return the oldnode and  inflate
+-	 * of tnode is ignored.
++	/* Assemble all of the pointers in our cluster, in this case that
++	 * represents all of the pointers out of our allocated nodes that
++	 * point to existing tnodes and the links between our allocated
++	 * nodes.
+ 	 */
+-	for (i = 0, m = 1u << tn->pos; i < olen; i++) {
+-		struct tnode *inode = tnode_get_child(oldtnode, i);
+-
+-		if (tnode_full(oldtnode, inode) && (inode->bits > 1)) {
+-			struct tnode *left, *right;
+-
+-			left = tnode_new(inode->key & ~m, inode->pos,
+-					 inode->bits - 1);
+-			if (!left)
+-				goto nomem;
+-			tnode_free_append(tn, left);
+-
+-			right = tnode_new(inode->key | m, inode->pos,
+-					  inode->bits - 1);
+-
+-			if (!right)
+-				goto nomem;
+-			tnode_free_append(tn, right);
+-
+-			put_child(tn, 2*i, left);
+-			put_child(tn, 2*i+1, right);
+-		}
+-	}
+-
+-	/* prepare oldtnode to be freed */
+-	tnode_free_init(oldtnode);
+-
+-	for (i = 0; i < olen; i++) {
+-		struct tnode *inode = tnode_get_child(oldtnode, i);
+-		struct tnode *left, *right;
+-		unsigned long size, j;
++	for (i = tnode_child_length(oldtnode), m = 1u << tn->pos; i;) {
++		inode = tnode_get_child(oldtnode, --i);
+ 
+ 		/* An empty child */
+ 		if (inode == NULL)
+@@ -496,65 +462,99 @@ static int inflate(struct trie *t, struc
+ 			continue;
+ 		}
+ 
+-		/* drop the node in the old tnode free list */
+-		tnode_free_append(oldtnode, inode);
+-
+ 		/* An internal node with two children */
+ 		if (inode->bits == 1) {
+-			put_child(tn, 2*i, rtnl_dereference(inode->child[0]));
+-			put_child(tn, 2*i+1, rtnl_dereference(inode->child[1]));
++			put_child(tn, 2 * i + 1, tnode_get_child(inode, 1));
++			put_child(tn, 2 * i, tnode_get_child(inode, 0));
+ 			continue;
+ 		}
+ 
+-		/* An internal node with more than two children */
+-
+ 		/* We will replace this node 'inode' with two new
+-		 * ones, 'left' and 'right', each with half of the
++		 * ones, 'node0' and 'node1', each with half of the
+ 		 * original children. The two new nodes will have
+ 		 * a position one bit further down the key and this
+ 		 * means that the "significant" part of their keys
+ 		 * (see the discussion near the top of this file)
+ 		 * will differ by one bit, which will be "0" in
+-		 * left's key and "1" in right's key. Since we are
++		 * node0's key and "1" in node1's key. Since we are
+ 		 * moving the key position by one step, the bit that
+ 		 * we are moving away from - the bit at position
+-		 * (inode->pos) - is the one that will differ between
+-		 * left and right. So... we synthesize that bit in the
+-		 * two  new keys.
+-		 * The mask 'm' below will be a single "one" bit at
+-		 * the position (inode->pos)
++		 * (tn->pos) - is the one that will differ between
++		 * node0 and node1. So... we synthesize that bit in the
++		 * two new keys.
+ 		 */
++		node1 = tnode_new(inode->key | m, inode->pos, inode->bits - 1);
++		if (!node1)
++			goto nomem;
++		tnode_free_append(tn, node1);
++
++		node0 = tnode_new(inode->key & ~m, inode->pos, inode->bits - 1);
++		if (!node0)
++			goto nomem;
++		tnode_free_append(tn, node0);
++
++		/* populate child pointers in new nodes */
++		for (k = tnode_child_length(inode), j = k / 2; j;) {
++			put_child(node1, --j, tnode_get_child(inode, --k));
++			put_child(node0, j, tnode_get_child(inode, j));
++			put_child(node1, --j, tnode_get_child(inode, --k));
++			put_child(node0, j, tnode_get_child(inode, j));
++		}
++
++		/* link new nodes to parent */
++		NODE_INIT_PARENT(node1, tn);
++		NODE_INIT_PARENT(node0, tn);
++
++		/* link parent to nodes */
++		put_child(tn, 2 * i + 1, node1);
++		put_child(tn, 2 * i, node0);
++	}
++
++	/* setup the parent pointer into and out of this node */
++	tp = node_parent(oldtnode);
++	NODE_INIT_PARENT(tn, tp);
++	put_child_root(tp, t, tn->key, tn);
+ 
+-		/* Use the old key, but set the new significant
+-		 *   bit to zero.
+-		 */
++	/* prepare oldtnode to be freed */
++	tnode_free_init(oldtnode);
+ 
+-		left = tnode_get_child(tn, 2*i);
+-		put_child(tn, 2*i, NULL);
++	/* update all child nodes parent pointers to route to us */
++	for (i = tnode_child_length(oldtnode); i;) {
++		inode = tnode_get_child(oldtnode, --i);
+ 
+-		BUG_ON(!left);
++		/* A leaf or an internal node with skipped bits */
++		if (!tnode_full(oldtnode, inode)) {
++			node_set_parent(inode, tn);
++			continue;
++		}
+ 
+-		right = tnode_get_child(tn, 2*i+1);
+-		put_child(tn, 2*i+1, NULL);
++		/* drop the node in the old tnode free list */
++		tnode_free_append(oldtnode, inode);
+ 
+-		BUG_ON(!right);
++		/* fetch new nodes */
++		node1 = tnode_get_child(tn, 2 * i + 1);
++		node0 = tnode_get_child(tn, 2 * i);
+ 
+-		size = tnode_child_length(left);
+-		for (j = 0; j < size; j++) {
+-			put_child(left, j, rtnl_dereference(inode->child[j]));
+-			put_child(right, j, rtnl_dereference(inode->child[j + size]));
++		/* bits == 1 then node0 and node1 represent inode's children */
++		if (inode->bits == 1) {
++			node_set_parent(node1, tn);
++			node_set_parent(node0, tn);
++			continue;
+ 		}
+ 
+-		put_child(tn, 2 * i, left);
+-		put_child(tn, 2 * i + 1, right);
++		/* update parent pointers in child node's children */
++		for (k = tnode_child_length(inode), j = k / 2; j;) {
++			node_set_parent(tnode_get_child(inode, --k), node1);
++			node_set_parent(tnode_get_child(inode, --j), node0);
++			node_set_parent(tnode_get_child(inode, --k), node1);
++			node_set_parent(tnode_get_child(inode, --j), node0);
++		}
+ 
+ 		/* resize child nodes */
+-		resize(t, left);
+-		resize(t, right);
++		resize(t, node1);
++		resize(t, node0);
+ 	}
+ 
+-	put_child_root(tp, t, tn->key, tn);
+-
+ 	/* we completed without error, prepare to free old node */
+ 	tnode_free(oldtnode);
+ 	return 0;
+@@ -566,10 +566,8 @@ nomem:
+ 
+ static int halve(struct trie *t, struct tnode *oldtnode)
+ {
+-	unsigned long olen = tnode_child_length(oldtnode);
+-	struct tnode *tp = node_parent(oldtnode);
+-	struct tnode *tn, *left, *right;
+-	int i;
++	struct tnode *tn, *tp, *inode, *node0, *node1;
++	unsigned long i;
+ 
+ 	pr_debug("In halve\n");
+ 
+@@ -577,68 +575,64 @@ static int halve(struct trie *t, struct
+ 	if (!tn)
+ 		return -ENOMEM;
+ 
+-	/*
+-	 * Preallocate and store tnodes before the actual work so we
+-	 * don't get into an inconsistent state if memory allocation
+-	 * fails. In case of failure we return the oldnode and halve
+-	 * of tnode is ignored.
++	/* Assemble all of the pointers in our cluster, in this case that
++	 * represents all of the pointers out of our allocated nodes that
++	 * point to existing tnodes and the links between our allocated
++	 * nodes.
+ 	 */
++	for (i = tnode_child_length(oldtnode); i;) {
++		node1 = tnode_get_child(oldtnode, --i);
++		node0 = tnode_get_child(oldtnode, --i);
+ 
+-	for (i = 0; i < olen; i += 2) {
+-		left = tnode_get_child(oldtnode, i);
+-		right = tnode_get_child(oldtnode, i+1);
++		/* At least one of the children is empty */
++		if (!node1 || !node0) {
++			put_child(tn, i / 2, node1 ? : node0);
++			continue;
++		}
+ 
+ 		/* Two nonempty children */
+-		if (left && right) {
+-			struct tnode *newn;
+-
+-			newn = tnode_new(left->key, oldtnode->pos, 1);
+-			if (!newn) {
+-				tnode_free(tn);
+-				return -ENOMEM;
+-			}
+-			tnode_free_append(tn, newn);
+-
+-			put_child(tn, i/2, newn);
++		inode = tnode_new(node0->key, oldtnode->pos, 1);
++		if (!inode) {
++			tnode_free(tn);
++			return -ENOMEM;
+ 		}
++		tnode_free_append(tn, inode);
+ 
++		/* initialize pointers out of node */
++		put_child(inode, 1, node1);
++		put_child(inode, 0, node0);
++		NODE_INIT_PARENT(inode, tn);
++
++		/* link parent to node */
++		put_child(tn, i / 2, inode);
+ 	}
+ 
++	/* setup the parent pointer out of and back into this node */
++	tp = node_parent(oldtnode);
++	NODE_INIT_PARENT(tn, tp);
++	put_child_root(tp, t, tn->key, tn);
++
+ 	/* prepare oldtnode to be freed */
+ 	tnode_free_init(oldtnode);
+ 
+-	for (i = 0; i < olen; i += 2) {
+-		struct tnode *newBinNode;
+-
+-		left = tnode_get_child(oldtnode, i);
+-		right = tnode_get_child(oldtnode, i+1);
+-
+-		/* At least one of the children is empty */
+-		if (left == NULL) {
+-			if (right == NULL)    /* Both are empty */
+-				continue;
+-			put_child(tn, i/2, right);
+-			continue;
+-		}
+-
+-		if (right == NULL) {
+-			put_child(tn, i/2, left);
++	/* update all of the child parent pointers */
++	for (i = tnode_child_length(tn); i;) {
++		inode = tnode_get_child(tn, --i);
++
++		/* only new tnodes will be considered "full" nodes */
++		if (!tnode_full(tn, inode)) {
++			node_set_parent(inode, tn);
+ 			continue;
+ 		}
+ 
+ 		/* Two nonempty children */
+-		newBinNode = tnode_get_child(tn, i/2);
+-		put_child(newBinNode, 0, left);
+-		put_child(newBinNode, 1, right);
+-
+-		put_child(tn, i / 2, newBinNode);
++		node_set_parent(tnode_get_child(inode, 1), inode);
++		node_set_parent(tnode_get_child(inode, 0), inode);
+ 
+ 		/* resize child node */
+-		resize(t, newBinNode);
++		resize(t, inode);
+ 	}
+ 
+-	put_child_root(tp, t, tn->key, tn);
+-
+ 	/* all pointers should be clean so we are done */
+ 	tnode_free(oldtnode);
+ 
diff --git a/target/linux/generic/patches-3.18/080-17-fib_trie-Remove-checks-for-index-tnode_child_length-.patch b/target/linux/generic/patches-3.18/080-17-fib_trie-Remove-checks-for-index-tnode_child_length-.patch
new file mode 100644
index 0000000..8f7c671
--- /dev/null
+++ b/target/linux/generic/patches-3.18/080-17-fib_trie-Remove-checks-for-index-tnode_child_length-.patch
@@ -0,0 +1,95 @@
+From: Alexander Duyck <alexander.h.duyck@redhat.com>
+Date: Wed, 31 Dec 2014 10:57:02 -0800
+Subject: [PATCH] fib_trie: Remove checks for index >= tnode_child_length
+ from tnode_get_child
+
+For some reason the compiler doesn't seem to understand that when we are in
+a loop that runs from tnode_child_length - 1 to 0 we don't expect the value
+of tn->bits to change.  As such every call to tnode_get_child was rerunning
+tnode_chile_length which ended up consuming quite a bit of space in the
+resultant assembly code.
+
+I have gone though and verified that in all cases where tnode_get_child
+is used we are either winding though a fixed loop from tnode_child_length -
+1 to 0, or are in a fastpath case where we are verifying the value by
+either checking for any remaining bits after shifting index by bits and
+testing for leaf, or by using tnode_child_length.
+
+size net/ipv4/fib_trie.o
+Before:
+   text	   data	    bss	    dec	    hex	filename
+  15506	    376	      8	  15890	   3e12	net/ipv4/fib_trie.o
+
+After:
+   text	   data	    bss	    dec	    hex	filename
+  14827	    376	      8	  15211	   3b6b	net/ipv4/fib_trie.o
+
+Signed-off-by: Alexander Duyck <alexander.h.duyck@redhat.com>
+Signed-off-by: David S. Miller <davem@davemloft.net>
+---
+
+--- a/net/ipv4/fib_trie.c
++++ b/net/ipv4/fib_trie.c
+@@ -186,8 +186,6 @@ static inline unsigned long tnode_child_
+ static inline struct tnode *tnode_get_child(const struct tnode *tn,
+ 					    unsigned long i)
+ {
+-	BUG_ON(i >= tnode_child_length(tn));
+-
+ 	return rtnl_dereference(tn->child[i]);
+ }
+ 
+@@ -195,8 +193,6 @@ static inline struct tnode *tnode_get_ch
+ static inline struct tnode *tnode_get_child_rcu(const struct tnode *tn,
+ 						unsigned long i)
+ {
+-	BUG_ON(i >= tnode_child_length(tn));
+-
+ 	return rcu_dereference_rtnl(tn->child[i]);
+ }
+ 
+@@ -371,7 +367,7 @@ static inline int tnode_full(const struc
+  */
+ static void put_child(struct tnode *tn, unsigned long i, struct tnode *n)
+ {
+-	struct tnode *chi = rtnl_dereference(tn->child[i]);
++	struct tnode *chi = tnode_get_child(tn, i);
+ 	int isfull, wasfull;
+ 
+ 	BUG_ON(i >= tnode_child_length(tn));
+@@ -867,7 +863,7 @@ static struct tnode *fib_find_node(struc
+ 		if (IS_LEAF(n))
+ 			break;
+ 
+-		n = rcu_dereference_rtnl(n->child[index]);
++		n = tnode_get_child_rcu(n, index);
+ 	}
+ 
+ 	return n;
+@@ -934,7 +930,7 @@ static struct list_head *fib_insert_node
+ 		}
+ 
+ 		tp = n;
+-		n = rcu_dereference_rtnl(n->child[index]);
++		n = tnode_get_child_rcu(n, index);
+ 	}
+ 
+ 	l = leaf_new(key);
+@@ -1215,7 +1211,7 @@ int fib_table_lookup(struct fib_table *t
+ 			cindex = index;
+ 		}
+ 
+-		n = rcu_dereference(n->child[index]);
++		n = tnode_get_child_rcu(n, index);
+ 		if (unlikely(!n))
+ 			goto backtrace;
+ 	}
+@@ -1835,7 +1831,7 @@ static void trie_collect_stats(struct tr
+ 			if (n->bits < MAX_STAT_DEPTH)
+ 				s->nodesizes[n->bits]++;
+ 
+-			for (i = 0; i < tnode_child_length(n); i++) {
++			for (i = tnode_child_length(n); i--;) {
+ 				if (!rcu_access_pointer(n->child[i]))
+ 					s->nullpointers++;
+ 			}
diff --git a/target/linux/generic/patches-3.18/080-18-fib_trie-Add-tracking-value-for-suffix-length.patch b/target/linux/generic/patches-3.18/080-18-fib_trie-Add-tracking-value-for-suffix-length.patch
new file mode 100644
index 0000000..6a4a45e
--- /dev/null
+++ b/target/linux/generic/patches-3.18/080-18-fib_trie-Add-tracking-value-for-suffix-length.patch
@@ -0,0 +1,234 @@
+From: Alexander Duyck <alexander.h.duyck@redhat.com>
+Date: Wed, 31 Dec 2014 10:57:08 -0800
+Subject: [PATCH] fib_trie: Add tracking value for suffix length
+
+This change adds a tracking value for the maximum suffix length of all
+prefixes stored in any given tnode.  With this value we can determine if we
+need to backtrace or not based on if the suffix is greater than the pos
+value.
+
+By doing this we can reduce the CPU overhead for lookups in the local table
+as many of the prefixes there are 32b long and have a suffix length of 0
+meaning we can immediately backtrace to the root node without needing to
+test any of the nodes between it and where we ended up.
+
+Signed-off-by: Alexander Duyck <alexander.h.duyck@redhat.com>
+Signed-off-by: David S. Miller <davem@davemloft.net>
+---
+
+--- a/net/ipv4/fib_trie.c
++++ b/net/ipv4/fib_trie.c
+@@ -96,6 +96,7 @@ struct tnode {
+ 	t_key key;
+ 	unsigned char bits;		/* 2log(KEYLENGTH) bits needed */
+ 	unsigned char pos;		/* 2log(KEYLENGTH) bits needed */
++	unsigned char slen;
+ 	struct tnode __rcu *parent;
+ 	struct rcu_head rcu;
+ 	union {
+@@ -311,6 +312,7 @@ static struct tnode *leaf_new(t_key key)
+ 		 * as the nodes are searched
+ 		 */
+ 		l->key = key;
++		l->slen = 0;
+ 		l->pos = 0;
+ 		/* set bits to 0 indicating we are not a tnode */
+ 		l->bits = 0;
+@@ -342,6 +344,7 @@ static struct tnode *tnode_new(t_key key
+ 
+ 	if (tn) {
+ 		tn->parent = NULL;
++		tn->slen = pos;
+ 		tn->pos = pos;
+ 		tn->bits = bits;
+ 		tn->key = (shift < KEYLENGTH) ? (key >> shift) << shift : 0;
+@@ -387,6 +390,9 @@ static void put_child(struct tnode *tn,
+ 	else if (!wasfull && isfull)
+ 		tn->full_children++;
+ 
++	if (n && (tn->slen < n->slen))
++		tn->slen = n->slen;
++
+ 	rcu_assign_pointer(tn->child[i], n);
+ }
+ 
+@@ -635,6 +641,41 @@ static int halve(struct trie *t, struct
+ 	return 0;
+ }
+ 
++static unsigned char update_suffix(struct tnode *tn)
++{
++	unsigned char slen = tn->pos;
++	unsigned long stride, i;
++
++	/* search though the list of children looking for nodes that might
++	 * have a suffix greater than the one we currently have.  This is
++	 * why we start with a stride of 2 since a stride of 1 would
++	 * represent the nodes with suffix length equal to tn->pos
++	 */
++	for (i = 0, stride = 0x2ul ; i < tnode_child_length(tn); i += stride) {
++		struct tnode *n = tnode_get_child(tn, i);
++
++		if (!n || (n->slen <= slen))
++			continue;
++
++		/* update stride and slen based on new value */
++		stride <<= (n->slen - slen);
++		slen = n->slen;
++		i &= ~(stride - 1);
++
++		/* if slen covers all but the last bit we can stop here
++		 * there will be nothing longer than that since only node
++		 * 0 and 1 << (bits - 1) could have that as their suffix
++		 * length.
++		 */
++		if ((slen + 1) >= (tn->pos + tn->bits))
++			break;
++	}
++
++	tn->slen = slen;
++
++	return slen;
++}
++
+ /* From "Implementing a dynamic compressed trie" by Stefan Nilsson of
+  * the Helsinki University of Technology and Matti Tikkanen of Nokia
+  * Telecommunications, page 6:
+@@ -790,6 +831,19 @@ no_children:
+ 		/* drop dead node */
+ 		tnode_free_init(tn);
+ 		tnode_free(tn);
++		return;
++	}
++
++	/* Return if at least one deflate was run */
++	if (max_work != MAX_WORK)
++		return;
++
++	/* push the suffix length to the parent node */
++	if (tn->slen > tn->pos) {
++		unsigned char slen = update_suffix(tn);
++
++		if (tp && (slen > tp->slen))
++			tp->slen = slen;
+ 	}
+ }
+ 
+@@ -818,8 +872,58 @@ static inline struct list_head *get_fa_h
+ 	return &li->falh;
+ }
+ 
+-static void insert_leaf_info(struct hlist_head *head, struct leaf_info *new)
++static void leaf_pull_suffix(struct tnode *l)
++{
++	struct tnode *tp = node_parent(l);
++
++	while (tp && (tp->slen > tp->pos) && (tp->slen > l->slen)) {
++		if (update_suffix(tp) > l->slen)
++			break;
++		tp = node_parent(tp);
++	}
++}
++
++static void leaf_push_suffix(struct tnode *l)
++{
++	struct tnode *tn = node_parent(l);
++
++	/* if this is a new leaf then tn will be NULL and we can sort
++	 * out parent suffix lengths as a part of trie_rebalance
++	 */
++	while (tn && (tn->slen < l->slen)) {
++		tn->slen = l->slen;
++		tn = node_parent(tn);
++	}
++}
++
++static void remove_leaf_info(struct tnode *l, struct leaf_info *old)
++{
++	struct hlist_node *prev;
++
++	/* record the location of the pointer to this object */
++	prev = rtnl_dereference(hlist_pprev_rcu(&old->hlist));
++
++	/* remove the leaf info from the list */
++	hlist_del_rcu(&old->hlist);
++
++	/* if we emptied the list this leaf will be freed and we can sort
++	 * out parent suffix lengths as a part of trie_rebalance
++	 */
++	if (hlist_empty(&l->list))
++		return;
++
++	/* if we removed the tail then we need to update slen */
++	if (!rcu_access_pointer(hlist_next_rcu(prev))) {
++		struct leaf_info *li = hlist_entry(prev, typeof(*li), hlist);
++
++		l->slen = KEYLENGTH - li->plen;
++		leaf_pull_suffix(l);
++	}
++}
++
++static void insert_leaf_info(struct tnode *l, struct leaf_info *new)
+ {
++	struct hlist_head *head = &l->list;
+ 	struct leaf_info *li = NULL, *last = NULL;
+ 
+ 	if (hlist_empty(head)) {
+@@ -836,6 +940,12 @@ static void insert_leaf_info(struct hlis
+ 		else
+ 			hlist_add_before_rcu(&new->hlist, &li->hlist);
+ 	}
++
++	/* if we added to the tail node then we need to update slen */
++	if (!rcu_access_pointer(hlist_next_rcu(&new->hlist))) {
++		l->slen = KEYLENGTH - new->plen;
++		leaf_push_suffix(l);
++	}
+ }
+ 
+ /* rcu_read_lock needs to be hold by caller from readside */
+@@ -925,7 +1035,7 @@ static struct list_head *fib_insert_node
+ 		/* we have found a leaf. Prefixes have already been compared */
+ 		if (IS_LEAF(n)) {
+ 			/* Case 1: n is a leaf, and prefixes match*/
+-			insert_leaf_info(&n->list, li);
++			insert_leaf_info(n, li);
+ 			return fa_head;
+ 		}
+ 
+@@ -939,7 +1049,7 @@ static struct list_head *fib_insert_node
+ 		return NULL;
+ 	}
+ 
+-	insert_leaf_info(&l->list, li);
++	insert_leaf_info(l, li);
+ 
+ 	/* Case 2: n is a LEAF or a TNODE and the key doesn't match.
+ 	 *
+@@ -1206,7 +1316,7 @@ int fib_table_lookup(struct fib_table *t
+ 		/* only record pn and cindex if we are going to be chopping
+ 		 * bits later.  Otherwise we are just wasting cycles.
+ 		 */
+-		if (index) {
++		if (n->slen > n->pos) {
+ 			pn = n;
+ 			cindex = index;
+ 		}
+@@ -1225,7 +1335,7 @@ int fib_table_lookup(struct fib_table *t
+ 		 * between the key and the prefix exist in the region of
+ 		 * the lsb and higher in the prefix.
+ 		 */
+-		if (unlikely(prefix_mismatch(key, n)))
++		if (unlikely(prefix_mismatch(key, n)) || (n->slen == n->pos))
+ 			goto backtrace;
+ 
+ 		/* exit out and process leaf */
+@@ -1425,7 +1535,7 @@ int fib_table_delete(struct fib_table *t
+ 		tb->tb_num_default--;
+ 
+ 	if (list_empty(fa_head)) {
+-		hlist_del_rcu(&li->hlist);
++		remove_leaf_info(l, li);
+ 		free_leaf_info(li);
+ 	}
+ 
diff --git a/target/linux/generic/patches-3.18/080-19-fib_trie-Use-index-0ul-n-bits-instead-of-index-n-bit.patch b/target/linux/generic/patches-3.18/080-19-fib_trie-Use-index-0ul-n-bits-instead-of-index-n-bit.patch
new file mode 100644
index 0000000..d5fc112
--- /dev/null
+++ b/target/linux/generic/patches-3.18/080-19-fib_trie-Use-index-0ul-n-bits-instead-of-index-n-bit.patch
@@ -0,0 +1,52 @@
+From: Alexander Duyck <alexander.h.duyck@redhat.com>
+Date: Thu, 22 Jan 2015 15:51:08 -0800
+Subject: [PATCH] fib_trie: Use index & (~0ul << n->bits) instead of index >>
+ n->bits
+
+In doing performance testing and analysis of the changes I recently found
+that by shifting the index I had created an unnecessary dependency.
+
+I have updated the code so that we instead shift a mask by bits and then
+just test against that as that should save us about 2 CPU cycles since we
+can generate the mask while the key and pos are being processed.
+
+Signed-off-by: Alexander Duyck <alexander.h.duyck@redhat.com>
+Signed-off-by: David S. Miller <davem@davemloft.net>
+---
+
+--- a/net/ipv4/fib_trie.c
++++ b/net/ipv4/fib_trie.c
+@@ -961,12 +961,12 @@ static struct tnode *fib_find_node(struc
+ 		 * prefix plus zeros for the bits in the cindex. The index
+ 		 * is the difference between the key and this value.  From
+ 		 * this we can actually derive several pieces of data.
+-		 *   if !(index >> bits)
+-		 *     we know the value is cindex
+-		 *   else
++		 *   if (index & (~0ul << bits))
+ 		 *     we have a mismatch in skip bits and failed
++		 *   else
++		 *     we know the value is cindex
+ 		 */
+-		if (index >> n->bits)
++		if (index & (~0ul << n->bits))
+ 			return NULL;
+ 
+ 		/* we have found a leaf. Prefixes have already been compared */
+@@ -1301,12 +1301,12 @@ int fib_table_lookup(struct fib_table *t
+ 		 * prefix plus zeros for the "bits" in the prefix. The index
+ 		 * is the difference between the key and this value.  From
+ 		 * this we can actually derive several pieces of data.
+-		 *   if !(index >> bits)
+-		 *     we know the value is child index
+-		 *   else
++		 *   if (index & (~0ul << bits))
+ 		 *     we have a mismatch in skip bits and failed
++		 *   else
++		 *     we know the value is cindex
+ 		 */
+-		if (index >> n->bits)
++		if (index & (~0ul << n->bits))
+ 			break;
+ 
+ 		/* we have found a leaf. Prefixes have already been compared */
diff --git a/target/linux/generic/patches-3.18/080-20-fib_trie-Fix-RCU-bug-and-merge-similar-bits-of-infla.patch b/target/linux/generic/patches-3.18/080-20-fib_trie-Fix-RCU-bug-and-merge-similar-bits-of-infla.patch
new file mode 100644
index 0000000..7e26127
--- /dev/null
+++ b/target/linux/generic/patches-3.18/080-20-fib_trie-Fix-RCU-bug-and-merge-similar-bits-of-infla.patch
@@ -0,0 +1,267 @@
+From: Alexander Duyck <alexander.h.duyck@redhat.com>
+Date: Thu, 22 Jan 2015 15:51:14 -0800
+Subject: [PATCH] fib_trie: Fix RCU bug and merge similar bits of inflate/halve
+
+This patch addresses two issues.
+
+The first issue is the fact that I believe I had the RCU freeing sequence
+slightly out of order.  As a result we could get into an issue if a caller
+went into a child of a child of the new node, then backtraced into the to be
+freed parent, and then attempted to access a child of a child that may have
+been consumed in a resize of one of the new nodes children.  To resolve this I
+have moved the resize after we have freed the oldtnode.  The only side effect
+of this is that we will now be calling resize on more nodes in the case of
+inflate due to the fact that we don't have a good way to test to see if a
+full_tnode on the new node was there before or after the allocation.  This
+should have minimal impact however since the node should already be
+correctly size so it is just the cost of calling should_inflate that we
+will be taking on the node which is only a couple of cycles.
+
+The second issue is the fact that inflate and halve were essentially doing
+the same thing after the new node was added to the trie replacing the old
+one.  As such it wasn't really necessary to keep the code in both functions
+so I have split it out into two other functions, called replace and
+update_children.
+
+Signed-off-by: Alexander Duyck <alexander.h.duyck@redhat.com>
+Signed-off-by: David S. Miller <davem@davemloft.net>
+---
+
+--- a/net/ipv4/fib_trie.c
++++ b/net/ipv4/fib_trie.c
+@@ -396,8 +396,30 @@ static void put_child(struct tnode *tn,
+ 	rcu_assign_pointer(tn->child[i], n);
+ }
+ 
+-static void put_child_root(struct tnode *tp, struct trie *t,
+-			   t_key key, struct tnode *n)
++static void update_children(struct tnode *tn)
++{
++	unsigned long i;
++
++	/* update all of the child parent pointers */
++	for (i = tnode_child_length(tn); i;) {
++		struct tnode *inode = tnode_get_child(tn, --i);
++
++		if (!inode)
++			continue;
++
++		/* Either update the children of a tnode that
++		 * already belongs to us or update the child
++		 * to point to ourselves.
++		 */
++		if (node_parent(inode) == tn)
++			update_children(inode);
++		else
++			node_set_parent(inode, tn);
++	}
++}
++
++static inline void put_child_root(struct tnode *tp, struct trie *t,
++				  t_key key, struct tnode *n)
+ {
+ 	if (tp)
+ 		put_child(tp, get_index(key, tp), n);
+@@ -434,10 +456,35 @@ static void tnode_free(struct tnode *tn)
+ 	}
+ }
+ 
++static void replace(struct trie *t, struct tnode *oldtnode, struct tnode *tn)
++{
++	struct tnode *tp = node_parent(oldtnode);
++	unsigned long i;
++
++	/* setup the parent pointer out of and back into this node */
++	NODE_INIT_PARENT(tn, tp);
++	put_child_root(tp, t, tn->key, tn);
++
++	/* update all of the child parent pointers */
++	update_children(tn);
++
++	/* all pointers should be clean so we are done */
++	tnode_free(oldtnode);
++
++	/* resize children now that oldtnode is freed */
++	for (i = tnode_child_length(tn); i;) {
++		struct tnode *inode = tnode_get_child(tn, --i);
++
++		/* resize child node */
++		if (tnode_full(tn, inode))
++			resize(t, inode);
++	}
++}
++
+ static int inflate(struct trie *t, struct tnode *oldtnode)
+ {
+-	struct tnode *inode, *node0, *node1, *tn, *tp;
+-	unsigned long i, j, k;
++	struct tnode *tn;
++	unsigned long i;
+ 	t_key m;
+ 
+ 	pr_debug("In inflate\n");
+@@ -446,13 +493,18 @@ static int inflate(struct trie *t, struc
+ 	if (!tn)
+ 		return -ENOMEM;
+ 
++	/* prepare oldtnode to be freed */
++	tnode_free_init(oldtnode);
++
+ 	/* Assemble all of the pointers in our cluster, in this case that
+ 	 * represents all of the pointers out of our allocated nodes that
+ 	 * point to existing tnodes and the links between our allocated
+ 	 * nodes.
+ 	 */
+ 	for (i = tnode_child_length(oldtnode), m = 1u << tn->pos; i;) {
+-		inode = tnode_get_child(oldtnode, --i);
++		struct tnode *inode = tnode_get_child(oldtnode, --i);
++		struct tnode *node0, *node1;
++		unsigned long j, k;
+ 
+ 		/* An empty child */
+ 		if (inode == NULL)
+@@ -464,6 +516,9 @@ static int inflate(struct trie *t, struc
+ 			continue;
+ 		}
+ 
++		/* drop the node in the old tnode free list */
++		tnode_free_append(oldtnode, inode);
++
+ 		/* An internal node with two children */
+ 		if (inode->bits == 1) {
+ 			put_child(tn, 2 * i + 1, tnode_get_child(inode, 1));
+@@ -488,9 +543,9 @@ static int inflate(struct trie *t, struc
+ 		node1 = tnode_new(inode->key | m, inode->pos, inode->bits - 1);
+ 		if (!node1)
+ 			goto nomem;
+-		tnode_free_append(tn, node1);
++		node0 = tnode_new(inode->key, inode->pos, inode->bits - 1);
+ 
+-		node0 = tnode_new(inode->key & ~m, inode->pos, inode->bits - 1);
++		tnode_free_append(tn, node1);
+ 		if (!node0)
+ 			goto nomem;
+ 		tnode_free_append(tn, node0);
+@@ -512,53 +567,9 @@ static int inflate(struct trie *t, struc
+ 		put_child(tn, 2 * i, node0);
+ 	}
+ 
+-	/* setup the parent pointer into and out of this node */
+-	tp = node_parent(oldtnode);
+-	NODE_INIT_PARENT(tn, tp);
+-	put_child_root(tp, t, tn->key, tn);
++	/* setup the parent pointers into and out of this node */
++	replace(t, oldtnode, tn);
+ 
+-	/* prepare oldtnode to be freed */
+-	tnode_free_init(oldtnode);
+-
+-	/* update all child nodes parent pointers to route to us */
+-	for (i = tnode_child_length(oldtnode); i;) {
+-		inode = tnode_get_child(oldtnode, --i);
+-
+-		/* A leaf or an internal node with skipped bits */
+-		if (!tnode_full(oldtnode, inode)) {
+-			node_set_parent(inode, tn);
+-			continue;
+-		}
+-
+-		/* drop the node in the old tnode free list */
+-		tnode_free_append(oldtnode, inode);
+-
+-		/* fetch new nodes */
+-		node1 = tnode_get_child(tn, 2 * i + 1);
+-		node0 = tnode_get_child(tn, 2 * i);
+-
+-		/* bits == 1 then node0 and node1 represent inode's children */
+-		if (inode->bits == 1) {
+-			node_set_parent(node1, tn);
+-			node_set_parent(node0, tn);
+-			continue;
+-		}
+-
+-		/* update parent pointers in child node's children */
+-		for (k = tnode_child_length(inode), j = k / 2; j;) {
+-			node_set_parent(tnode_get_child(inode, --k), node1);
+-			node_set_parent(tnode_get_child(inode, --j), node0);
+-			node_set_parent(tnode_get_child(inode, --k), node1);
+-			node_set_parent(tnode_get_child(inode, --j), node0);
+-		}
+-
+-		/* resize child nodes */
+-		resize(t, node1);
+-		resize(t, node0);
+-	}
+-
+-	/* we completed without error, prepare to free old node */
+-	tnode_free(oldtnode);
+ 	return 0;
+ nomem:
+ 	/* all pointers should be clean so we are done */
+@@ -568,7 +579,7 @@ nomem:
+ 
+ static int halve(struct trie *t, struct tnode *oldtnode)
+ {
+-	struct tnode *tn, *tp, *inode, *node0, *node1;
++	struct tnode *tn;
+ 	unsigned long i;
+ 
+ 	pr_debug("In halve\n");
+@@ -577,14 +588,18 @@ static int halve(struct trie *t, struct
+ 	if (!tn)
+ 		return -ENOMEM;
+ 
++	/* prepare oldtnode to be freed */
++	tnode_free_init(oldtnode);
++
+ 	/* Assemble all of the pointers in our cluster, in this case that
+ 	 * represents all of the pointers out of our allocated nodes that
+ 	 * point to existing tnodes and the links between our allocated
+ 	 * nodes.
+ 	 */
+ 	for (i = tnode_child_length(oldtnode); i;) {
+-		node1 = tnode_get_child(oldtnode, --i);
+-		node0 = tnode_get_child(oldtnode, --i);
++		struct tnode *node1 = tnode_get_child(oldtnode, --i);
++		struct tnode *node0 = tnode_get_child(oldtnode, --i);
++		struct tnode *inode;
+ 
+ 		/* At least one of the children is empty */
+ 		if (!node1 || !node0) {
+@@ -609,34 +624,8 @@ static int halve(struct trie *t, struct
+ 		put_child(tn, i / 2, inode);
+ 	}
+ 
+-	/* setup the parent pointer out of and back into this node */
+-	tp = node_parent(oldtnode);
+-	NODE_INIT_PARENT(tn, tp);
+-	put_child_root(tp, t, tn->key, tn);
+-
+-	/* prepare oldtnode to be freed */
+-	tnode_free_init(oldtnode);
+-
+-	/* update all of the child parent pointers */
+-	for (i = tnode_child_length(tn); i;) {
+-		inode = tnode_get_child(tn, --i);
+-
+-		/* only new tnodes will be considered "full" nodes */
+-		if (!tnode_full(tn, inode)) {
+-			node_set_parent(inode, tn);
+-			continue;
+-		}
+-
+-		/* Two nonempty children */
+-		node_set_parent(tnode_get_child(inode, 1), inode);
+-		node_set_parent(tnode_get_child(inode, 0), inode);
+-
+-		/* resize child node */
+-		resize(t, inode);
+-	}
+-
+-	/* all pointers should be clean so we are done */
+-	tnode_free(oldtnode);
++	/* setup the parent pointers into and out of this node */
++	replace(t, oldtnode, tn);
+ 
+ 	return 0;
+ }
diff --git a/target/linux/generic/patches-3.18/080-21-fib_trie-Fall-back-to-slen-update-on-inflate-halve-f.patch b/target/linux/generic/patches-3.18/080-21-fib_trie-Fall-back-to-slen-update-on-inflate-halve-f.patch
new file mode 100644
index 0000000..058b33b
--- /dev/null
+++ b/target/linux/generic/patches-3.18/080-21-fib_trie-Fall-back-to-slen-update-on-inflate-halve-f.patch
@@ -0,0 +1,61 @@
+From: Alexander Duyck <alexander.h.duyck@redhat.com>
+Date: Thu, 22 Jan 2015 15:51:20 -0800
+Subject: [PATCH] fib_trie: Fall back to slen update on inflate/halve failure
+
+This change corrects an issue where if inflate or halve fails we were
+exiting the resize function without at least updating the slen for the
+node.  To correct this I have moved the update of max_size into the while
+loop so that it is only decremented on a successful call to either inflate
+or halve.
+
+Signed-off-by: Alexander Duyck <alexander.h.duyck@redhat.com>
+Signed-off-by: David S. Miller <davem@davemloft.net>
+---
+
+--- a/net/ipv4/fib_trie.c
++++ b/net/ipv4/fib_trie.c
+@@ -752,7 +752,7 @@ static void resize(struct trie *t, struc
+ {
+ 	struct tnode *tp = node_parent(tn), *n = NULL;
+ 	struct tnode __rcu **cptr;
+-	int max_work;
++	int max_work = MAX_WORK;
+ 
+ 	pr_debug("In tnode_resize %p inflate_threshold=%d threshold=%d\n",
+ 		 tn, inflate_threshold, halve_threshold);
+@@ -775,8 +775,7 @@ static void resize(struct trie *t, struc
+ 	/* Double as long as the resulting node has a number of
+ 	 * nonempty nodes that are above the threshold.
+ 	 */
+-	max_work = MAX_WORK;
+-	while (should_inflate(tp, tn) && max_work--) {
++	while (should_inflate(tp, tn) && max_work) {
+ 		if (inflate(t, tn)) {
+ #ifdef CONFIG_IP_FIB_TRIE_STATS
+ 			this_cpu_inc(t->stats->resize_node_skipped);
+@@ -784,6 +783,7 @@ static void resize(struct trie *t, struc
+ 			break;
+ 		}
+ 
++		max_work--;
+ 		tn = rtnl_dereference(*cptr);
+ 	}
+ 
+@@ -794,8 +794,7 @@ static void resize(struct trie *t, struc
+ 	/* Halve as long as the number of empty children in this
+ 	 * node is above threshold.
+ 	 */
+-	max_work = MAX_WORK;
+-	while (should_halve(tp, tn) && max_work--) {
++	while (should_halve(tp, tn) && max_work) {
+ 		if (halve(t, tn)) {
+ #ifdef CONFIG_IP_FIB_TRIE_STATS
+ 			this_cpu_inc(t->stats->resize_node_skipped);
+@@ -803,6 +802,7 @@ static void resize(struct trie *t, struc
+ 			break;
+ 		}
+ 
++		max_work--;
+ 		tn = rtnl_dereference(*cptr);
+ 	}
+ 
diff --git a/target/linux/generic/patches-3.18/080-22-fib_trie-Add-collapse-and-should_collapse-to-resize.patch b/target/linux/generic/patches-3.18/080-22-fib_trie-Add-collapse-and-should_collapse-to-resize.patch
new file mode 100644
index 0000000..19b7db7
--- /dev/null
+++ b/target/linux/generic/patches-3.18/080-22-fib_trie-Add-collapse-and-should_collapse-to-resize.patch
@@ -0,0 +1,206 @@
+From: Alexander Duyck <alexander.h.duyck@redhat.com>
+Date: Thu, 22 Jan 2015 15:51:26 -0800
+Subject: [PATCH] fib_trie: Add collapse() and should_collapse() to resize
+
+This patch really does two things.
+
+First it pulls the logic for determining if we should collapse one node out
+of the tree and the actual code doing the collapse into a separate pair of
+functions.  This helps to make the changes to these areas more readable.
+
+Second it encodes the upper 32b of the empty_children value onto the
+full_children value in the case of bits == KEYLENGTH.  By doing this we are
+able to handle the case of a 32b node where empty_children would appear to
+be 0 when it was actually 1ul << 32.
+
+Signed-off-by: Alexander Duyck <alexander.h.duyck@redhat.com>
+Signed-off-by: David S. Miller <davem@davemloft.net>
+---
+
+--- a/net/ipv4/fib_trie.c
++++ b/net/ipv4/fib_trie.c
+@@ -83,7 +83,8 @@
+ 
+ #define MAX_STAT_DEPTH 32
+ 
+-#define KEYLENGTH (8*sizeof(t_key))
++#define KEYLENGTH	(8*sizeof(t_key))
++#define KEY_MAX		((t_key)~0)
+ 
+ typedef unsigned int t_key;
+ 
+@@ -102,8 +103,8 @@ struct tnode {
+ 	union {
+ 		/* The fields in this struct are valid if bits > 0 (TNODE) */
+ 		struct {
+-			unsigned int full_children;  /* KEYLENGTH bits needed */
+-			unsigned int empty_children; /* KEYLENGTH bits needed */
++			t_key empty_children; /* KEYLENGTH bits needed */
++			t_key full_children;  /* KEYLENGTH bits needed */
+ 			struct tnode __rcu *child[0];
+ 		};
+ 		/* This list pointer if valid if bits == 0 (LEAF) */
+@@ -302,6 +303,16 @@ static struct tnode *tnode_alloc(size_t
+ 		return vzalloc(size);
+ }
+ 
++static inline void empty_child_inc(struct tnode *n)
++{
++	++n->empty_children ? : ++n->full_children;
++}
++
++static inline void empty_child_dec(struct tnode *n)
++{
++	n->empty_children-- ? : n->full_children--;
++}
++
+ static struct tnode *leaf_new(t_key key)
+ {
+ 	struct tnode *l = kmem_cache_alloc(trie_leaf_kmem, GFP_KERNEL);
+@@ -335,7 +346,7 @@ static struct leaf_info *leaf_info_new(i
+ 
+ static struct tnode *tnode_new(t_key key, int pos, int bits)
+ {
+-	size_t sz = offsetof(struct tnode, child[1 << bits]);
++	size_t sz = offsetof(struct tnode, child[1ul << bits]);
+ 	struct tnode *tn = tnode_alloc(sz);
+ 	unsigned int shift = pos + bits;
+ 
+@@ -348,8 +359,10 @@ static struct tnode *tnode_new(t_key key
+ 		tn->pos = pos;
+ 		tn->bits = bits;
+ 		tn->key = (shift < KEYLENGTH) ? (key >> shift) << shift : 0;
+-		tn->full_children = 0;
+-		tn->empty_children = 1<<bits;
++		if (bits == KEYLENGTH)
++			tn->full_children = 1;
++		else
++			tn->empty_children = 1ul << bits;
+ 	}
+ 
+ 	pr_debug("AT %p s=%zu %zu\n", tn, sizeof(struct tnode),
+@@ -375,11 +388,11 @@ static void put_child(struct tnode *tn,
+ 
+ 	BUG_ON(i >= tnode_child_length(tn));
+ 
+-	/* update emptyChildren */
++	/* update emptyChildren, overflow into fullChildren */
+ 	if (n == NULL && chi != NULL)
+-		tn->empty_children++;
+-	else if (n != NULL && chi == NULL)
+-		tn->empty_children--;
++		empty_child_inc(tn);
++	if (n != NULL && chi == NULL)
++		empty_child_dec(tn);
+ 
+ 	/* update fullChildren */
+ 	wasfull = tnode_full(tn, chi);
+@@ -630,6 +643,24 @@ static int halve(struct trie *t, struct
+ 	return 0;
+ }
+ 
++static void collapse(struct trie *t, struct tnode *oldtnode)
++{
++	struct tnode *n, *tp;
++	unsigned long i;
++
++	/* scan the tnode looking for that one child that might still exist */
++	for (n = NULL, i = tnode_child_length(oldtnode); !n && i;)
++		n = tnode_get_child(oldtnode, --i);
++
++	/* compress one level */
++	tp = node_parent(oldtnode);
++	put_child_root(tp, t, oldtnode->key, n);
++	node_set_parent(n, tp);
++
++	/* drop dead node */
++	node_free(oldtnode);
++}
++
+ static unsigned char update_suffix(struct tnode *tn)
+ {
+ 	unsigned char slen = tn->pos;
+@@ -729,10 +760,12 @@ static bool should_inflate(const struct
+ 
+ 	/* Keep root node larger */
+ 	threshold *= tp ? inflate_threshold : inflate_threshold_root;
+-	used += tn->full_children;
+ 	used -= tn->empty_children;
++	used += tn->full_children;
+ 
+-	return tn->pos && ((50 * used) >= threshold);
++	/* if bits == KEYLENGTH then pos = 0, and will fail below */
++
++	return (used > 1) && tn->pos && ((50 * used) >= threshold);
+ }
+ 
+ static bool should_halve(const struct tnode *tp, const struct tnode *tn)
+@@ -744,13 +777,29 @@ static bool should_halve(const struct tn
+ 	threshold *= tp ? halve_threshold : halve_threshold_root;
+ 	used -= tn->empty_children;
+ 
+-	return (tn->bits > 1) && ((100 * used) < threshold);
++	/* if bits == KEYLENGTH then used = 100% on wrap, and will fail below */
++
++	return (used > 1) && (tn->bits > 1) && ((100 * used) < threshold);
++}
++
++static bool should_collapse(const struct tnode *tn)
++{
++	unsigned long used = tnode_child_length(tn);
++
++	used -= tn->empty_children;
++
++	/* account for bits == KEYLENGTH case */
++	if ((tn->bits == KEYLENGTH) && tn->full_children)
++		used -= KEY_MAX;
++
++	/* One child or none, time to drop us from the trie */
++	return used < 2;
+ }
+ 
+ #define MAX_WORK 10
+ static void resize(struct trie *t, struct tnode *tn)
+ {
+-	struct tnode *tp = node_parent(tn), *n = NULL;
++	struct tnode *tp = node_parent(tn);
+ 	struct tnode __rcu **cptr;
+ 	int max_work = MAX_WORK;
+ 
+@@ -764,14 +813,6 @@ static void resize(struct trie *t, struc
+ 	cptr = tp ? &tp->child[get_index(tn->key, tp)] : &t->trie;
+ 	BUG_ON(tn != rtnl_dereference(*cptr));
+ 
+-	/* No children */
+-	if (tn->empty_children > (tnode_child_length(tn) - 1))
+-		goto no_children;
+-
+-	/* One child */
+-	if (tn->empty_children == (tnode_child_length(tn) - 1))
+-		goto one_child;
+-
+ 	/* Double as long as the resulting node has a number of
+ 	 * nonempty nodes that are above the threshold.
+ 	 */
+@@ -807,19 +848,8 @@ static void resize(struct trie *t, struc
+ 	}
+ 
+ 	/* Only one child remains */
+-	if (tn->empty_children == (tnode_child_length(tn) - 1)) {
+-		unsigned long i;
+-one_child:
+-		for (i = tnode_child_length(tn); !n && i;)
+-			n = tnode_get_child(tn, --i);
+-no_children:
+-		/* compress one level */
+-		put_child_root(tp, t, tn->key, n);
+-		node_set_parent(n, tp);
+-
+-		/* drop dead node */
+-		tnode_free_init(tn);
+-		tnode_free(tn);
++	if (should_collapse(tn)) {
++		collapse(t, tn);
+ 		return;
+ 	}
+ 
diff --git a/target/linux/generic/patches-3.18/080-23-fib_trie-Use-empty_children-instead-of-counting-empt.patch b/target/linux/generic/patches-3.18/080-23-fib_trie-Use-empty_children-instead-of-counting-empt.patch
new file mode 100644
index 0000000..160fbe1
--- /dev/null
+++ b/target/linux/generic/patches-3.18/080-23-fib_trie-Use-empty_children-instead-of-counting-empt.patch
@@ -0,0 +1,34 @@
+From: Alexander Duyck <alexander.h.duyck@redhat.com>
+Date: Thu, 22 Jan 2015 15:51:33 -0800
+Subject: [PATCH] fib_trie: Use empty_children instead of counting empty nodes
+ in stats collection
+
+It doesn't make much sense to count the pointers ourselves when
+empty_children already has a count for the number of NULL pointers stored
+in the tnode.  As such save ourselves the cycles and just use
+empty_children.
+
+Signed-off-by: Alexander Duyck <alexander.h.duyck@redhat.com>
+Signed-off-by: David S. Miller <davem@davemloft.net>
+---
+
+--- a/net/ipv4/fib_trie.c
++++ b/net/ipv4/fib_trie.c
+@@ -1954,16 +1954,10 @@ static void trie_collect_stats(struct tr
+ 			hlist_for_each_entry_rcu(li, &n->list, hlist)
+ 				++s->prefixes;
+ 		} else {
+-			unsigned long i;
+-
+ 			s->tnodes++;
+ 			if (n->bits < MAX_STAT_DEPTH)
+ 				s->nodesizes[n->bits]++;
+-
+-			for (i = tnode_child_length(n); i--;) {
+-				if (!rcu_access_pointer(n->child[i]))
+-					s->nullpointers++;
+-			}
++			s->nullpointers += n->empty_children;
+ 		}
+ 	}
+ 	rcu_read_unlock();
diff --git a/target/linux/generic/patches-3.18/080-24-fib_trie-Move-fib_find_alias-to-file-where-it-is-use.patch b/target/linux/generic/patches-3.18/080-24-fib_trie-Move-fib_find_alias-to-file-where-it-is-use.patch
new file mode 100644
index 0000000..5eba700
--- /dev/null
+++ b/target/linux/generic/patches-3.18/080-24-fib_trie-Move-fib_find_alias-to-file-where-it-is-use.patch
@@ -0,0 +1,79 @@
+From: Alexander Duyck <alexander.h.duyck@redhat.com>
+Date: Thu, 22 Jan 2015 15:51:39 -0800
+Subject: [PATCH] fib_trie: Move fib_find_alias to file where it is used
+
+The function fib_find_alias is only accessed by functions in fib_trie.c as
+such it makes sense to relocate it and cast it as static so that the
+compiler can take advantage of optimizations it can do to it as a local
+function.
+
+Signed-off-by: Alexander Duyck <alexander.h.duyck@redhat.com>
+Signed-off-by: David S. Miller <davem@davemloft.net>
+---
+
+--- a/net/ipv4/fib_lookup.h
++++ b/net/ipv4/fib_lookup.h
+@@ -32,7 +32,6 @@ int fib_dump_info(struct sk_buff *skb, u
+ 		  unsigned int);
+ void rtmsg_fib(int event, __be32 key, struct fib_alias *fa, int dst_len,
+ 	       u32 tb_id, const struct nl_info *info, unsigned int nlm_flags);
+-struct fib_alias *fib_find_alias(struct list_head *fah, u8 tos, u32 prio);
+ 
+ static inline void fib_result_assign(struct fib_result *res,
+ 				     struct fib_info *fi)
+--- a/net/ipv4/fib_semantics.c
++++ b/net/ipv4/fib_semantics.c
+@@ -410,24 +410,6 @@ errout:
+ 		rtnl_set_sk_err(info->nl_net, RTNLGRP_IPV4_ROUTE, err);
+ }
+ 
+-/* Return the first fib alias matching TOS with
+- * priority less than or equal to PRIO.
+- */
+-struct fib_alias *fib_find_alias(struct list_head *fah, u8 tos, u32 prio)
+-{
+-	if (fah) {
+-		struct fib_alias *fa;
+-		list_for_each_entry(fa, fah, fa_list) {
+-			if (fa->fa_tos > tos)
+-				continue;
+-			if (fa->fa_info->fib_priority >= prio ||
+-			    fa->fa_tos < tos)
+-				return fa;
+-		}
+-	}
+-	return NULL;
+-}
+-
+ static int fib_detect_death(struct fib_info *fi, int order,
+ 			    struct fib_info **last_resort, int *last_idx,
+ 			    int dflt)
+--- a/net/ipv4/fib_trie.c
++++ b/net/ipv4/fib_trie.c
+@@ -998,6 +998,26 @@ static struct tnode *fib_find_node(struc
+ 	return n;
+ }
+ 
++/* Return the first fib alias matching TOS with
++ * priority less than or equal to PRIO.
++ */
++static struct fib_alias *fib_find_alias(struct list_head *fah, u8 tos, u32 prio)
++{
++	struct fib_alias *fa;
++
++	if (!fah)
++		return NULL;
++
++	list_for_each_entry(fa, fah, fa_list) {
++		if (fa->fa_tos > tos)
++			continue;
++		if (fa->fa_info->fib_priority >= prio || fa->fa_tos < tos)
++			return fa;
++	}
++
++	return NULL;
++}
++
+ static void trie_rebalance(struct trie *t, struct tnode *tn)
+ {
+ 	struct tnode *tp;
diff --git a/target/linux/generic/patches-3.18/080-25-fib_trie-Various-clean-ups-for-handling-slen.patch b/target/linux/generic/patches-3.18/080-25-fib_trie-Various-clean-ups-for-handling-slen.patch
new file mode 100644
index 0000000..c7739d0
--- /dev/null
+++ b/target/linux/generic/patches-3.18/080-25-fib_trie-Various-clean-ups-for-handling-slen.patch
@@ -0,0 +1,116 @@
+From: Alexander Duyck <alexander.h.duyck@redhat.com>
+Date: Thu, 22 Jan 2015 15:51:45 -0800
+Subject: [PATCH] fib_trie: Various clean-ups for handling slen
+
+While doing further work on the fib_trie I noted a few items.
+
+First I was using calls that were far more complicated than they needed to
+be for determining when to push/pull the suffix length.  I have updated the
+code to reflect the simplier logic.
+
+The second issue is that I realised we weren't necessarily handling the
+case of a leaf_info struct surviving a flush.  I have updated the logic so
+that now we will call pull_suffix in the event of having a leaf info value
+left in the leaf after flushing it.
+
+Signed-off-by: Alexander Duyck <alexander.h.duyck@redhat.com>
+Signed-off-by: David S. Miller <davem@davemloft.net>
+---
+
+--- a/net/ipv4/fib_trie.c
++++ b/net/ipv4/fib_trie.c
+@@ -917,27 +917,20 @@ static void leaf_push_suffix(struct tnod
+ 
+ static void remove_leaf_info(struct tnode *l, struct leaf_info *old)
+ {
+-	struct hlist_node *prev;
+-
+-	/* record the location of the pointer to this object */
+-	prev = rtnl_dereference(hlist_pprev_rcu(&old->hlist));
++	/* record the location of the previous list_info entry */
++	struct hlist_node **pprev = old->hlist.pprev;
++	struct leaf_info *li = hlist_entry(pprev, typeof(*li), hlist.next);
+ 
+ 	/* remove the leaf info from the list */
+ 	hlist_del_rcu(&old->hlist);
+ 
+-	/* if we emptied the list this leaf will be freed and we can sort
+-	 * out parent suffix lengths as a part of trie_rebalance
+-	 */
+-	if (hlist_empty(&l->list))
++	/* only access li if it is pointing at the last valid hlist_node */
++	if (hlist_empty(&l->list) || (*pprev))
+ 		return;
+ 
+-	/* if we removed the tail then we need to update slen */
+-	if (!rcu_access_pointer(hlist_next_rcu(prev))) {
+-		struct leaf_info *li = hlist_entry(prev, typeof(*li), hlist);
+-
+-		l->slen = KEYLENGTH - li->plen;
+-		leaf_pull_suffix(l);
+-	}
++	/* update the trie with the latest suffix length */
++	l->slen = KEYLENGTH - li->plen;
++	leaf_pull_suffix(l);
+ }
+ 
+ static void insert_leaf_info(struct tnode *l, struct leaf_info *new)
+@@ -961,7 +954,7 @@ static void insert_leaf_info(struct tnod
+ 	}
+ 
+ 	/* if we added to the tail node then we need to update slen */
+-	if (!rcu_access_pointer(hlist_next_rcu(&new->hlist))) {
++	if (l->slen < (KEYLENGTH - new->plen)) {
+ 		l->slen = KEYLENGTH - new->plen;
+ 		leaf_push_suffix(l);
+ 	}
+@@ -1613,6 +1606,7 @@ static int trie_flush_leaf(struct tnode
+ 	struct hlist_head *lih = &l->list;
+ 	struct hlist_node *tmp;
+ 	struct leaf_info *li = NULL;
++	unsigned char plen = KEYLENGTH;
+ 
+ 	hlist_for_each_entry_safe(li, tmp, lih, hlist) {
+ 		found += trie_flush_list(&li->falh);
+@@ -1620,8 +1614,14 @@ static int trie_flush_leaf(struct tnode
+ 		if (list_empty(&li->falh)) {
+ 			hlist_del_rcu(&li->hlist);
+ 			free_leaf_info(li);
++			continue;
+ 		}
++
++		plen = li->plen;
+ 	}
++
++	l->slen = KEYLENGTH - plen;
++
+ 	return found;
+ }
+ 
+@@ -1700,13 +1700,22 @@ int fib_table_flush(struct fib_table *tb
+ 	for (l = trie_firstleaf(t); l; l = trie_nextleaf(l)) {
+ 		found += trie_flush_leaf(l);
+ 
+-		if (ll && hlist_empty(&ll->list))
+-			trie_leaf_remove(t, ll);
++		if (ll) {
++			if (hlist_empty(&ll->list))
++				trie_leaf_remove(t, ll);
++			else
++				leaf_pull_suffix(ll);
++		}
++
+ 		ll = l;
+ 	}
+ 
+-	if (ll && hlist_empty(&ll->list))
+-		trie_leaf_remove(t, ll);
++	if (ll) {
++		if (hlist_empty(&ll->list))
++			trie_leaf_remove(t, ll);
++		else
++			leaf_pull_suffix(ll);
++	}
+ 
+ 	pr_debug("trie_flush found=%d\n", found);
+ 	return found;
diff --git a/target/linux/generic/patches-3.18/081-pppoe-Use-workqueue-to-die-properly-when-a-PADT-is-r.patch b/target/linux/generic/patches-3.18/081-pppoe-Use-workqueue-to-die-properly-when-a-PADT-is-r.patch
new file mode 100644
index 0000000..de85830
--- /dev/null
+++ b/target/linux/generic/patches-3.18/081-pppoe-Use-workqueue-to-die-properly-when-a-PADT-is-r.patch
@@ -0,0 +1,89 @@
+From: Simon Farnsworth <simon@farnz.org.uk>
+Date: Sun, 1 Mar 2015 10:54:39 +0000
+Subject: [PATCH] pppoe: Use workqueue to die properly when a PADT is received
+
+When a PADT frame is received, the socket may not be in a good state to
+close down the PPP interface. The current implementation handles this by
+simply blocking all further PPP traffic, and hoping that the lack of traffic
+will trigger the user to investigate.
+
+Use schedule_work to get to a process context from which we clear down the
+PPP interface, in a fashion analogous to hangup on a TTY-based PPP
+interface. This causes pppd to disconnect immediately, and allows tools to
+take immediate corrective action.
+
+Note that pppd's rp_pppoe.so plugin has code in it to disable the session
+when it disconnects; however, as a consequence of this patch, the session is
+already disabled before rp_pppoe.so is asked to disable the session. The
+result is a harmless error message:
+
+Failed to disconnect PPPoE socket: 114 Operation already in progress
+
+This message is safe to ignore, as long as the error is 114 Operation
+already in progress; in that specific case, it means that the PPPoE session
+has already been disabled before pppd tried to disable it.
+
+Signed-off-by: Simon Farnsworth <simon@farnz.org.uk>
+Tested-by: Dan Williams <dcbw@redhat.com>
+Tested-by: Christoph Schulz <develop@kristov.de>
+Signed-off-by: David S. Miller <davem@davemloft.net>
+---
+
+--- a/drivers/net/ppp/pppoe.c
++++ b/drivers/net/ppp/pppoe.c
+@@ -455,6 +455,18 @@ out:
+ 	return NET_RX_DROP;
+ }
+ 
++static void pppoe_unbind_sock_work(struct work_struct *work)
++{
++	struct pppox_sock *po = container_of(work, struct pppox_sock,
++					     proto.pppoe.padt_work);
++	struct sock *sk = sk_pppox(po);
++
++	lock_sock(sk);
++	pppox_unbind_sock(sk);
++	release_sock(sk);
++	sock_put(sk);
++}
++
+ /************************************************************************
+  *
+  * Receive a PPPoE Discovery frame.
+@@ -500,7 +512,8 @@ static int pppoe_disc_rcv(struct sk_buff
+ 		}
+ 
+ 		bh_unlock_sock(sk);
+-		sock_put(sk);
++		if (!schedule_work(&po->proto.pppoe.padt_work))
++			sock_put(sk);
+ 	}
+ 
+ abort:
+@@ -613,6 +626,8 @@ static int pppoe_connect(struct socket *
+ 
+ 	lock_sock(sk);
+ 
++	INIT_WORK(&po->proto.pppoe.padt_work, pppoe_unbind_sock_work);
++
+ 	error = -EINVAL;
+ 	if (sp->sa_protocol != PX_PROTO_OE)
+ 		goto end;
+--- a/include/linux/if_pppox.h
++++ b/include/linux/if_pppox.h
+@@ -19,6 +19,7 @@
+ #include <linux/netdevice.h>
+ #include <linux/ppp_channel.h>
+ #include <linux/skbuff.h>
++#include <linux/workqueue.h>
+ #include <uapi/linux/if_pppox.h>
+ 
+ static inline struct pppoe_hdr *pppoe_hdr(const struct sk_buff *skb)
+@@ -32,6 +33,7 @@ struct pppoe_opt {
+ 	struct pppoe_addr	pa;	  /* what this socket is bound to*/
+ 	struct sockaddr_pppox	relay;	  /* what socket data will be
+ 					     relayed to (PPPoE relaying) */
++	struct work_struct      padt_work;/* Work item for handling PADT */
+ };
+ 
+ struct pptp_opt {
diff --git a/target/linux/generic/patches-3.18/082-ipv6-ip6_fragment-fix-headroom-tests-and-skb-leak.patch b/target/linux/generic/patches-3.18/082-ipv6-ip6_fragment-fix-headroom-tests-and-skb-leak.patch
new file mode 100644
index 0000000..7c833c4
--- /dev/null
+++ b/target/linux/generic/patches-3.18/082-ipv6-ip6_fragment-fix-headroom-tests-and-skb-leak.patch
@@ -0,0 +1,101 @@
+From: Florian Westphal <fw@strlen.de>
+Date: Thu, 17 Sep 2015 11:24:48 +0100
+Subject: [PATCH] ipv6: ip6_fragment: fix headroom tests and skb leak
+
+David Woodhouse reports skb_under_panic when we try to push ethernet
+header to fragmented ipv6 skbs:
+
+ skbuff: skb_under_panic: text:c1277f1e len:1294 put:14 head:dec98000
+ data:dec97ffc tail:0xdec9850a end:0xdec98f40 dev:br-lan
+[..]
+ip6_finish_output2+0x196/0x4da
+
+David further debugged this:
+  [..] offending fragments were arriving here with skb_headroom(skb)==10.
+  Which is reasonable, being the Solos ADSL card's header of 8 bytes
+  followed by 2 bytes of PPP frame type.
+
+The problem is that if netfilter ipv6 defragmentation is used, skb_cow()
+in ip6_forward will only see reassembled skb.
+
+Therefore, headroom is overestimated by 8 bytes (we pulled fragment
+header) and we don't check the skbs in the frag_list either.
+
+We can't do these checks in netfilter defrag since outdev isn't known yet.
+
+Furthermore, existing tests in ip6_fragment did not consider the fragment
+or ipv6 header size when checking headroom of the fraglist skbs.
+
+While at it, also fix a skb leak on memory allocation -- ip6_fragment
+must consume the skb.
+
+I tested this e1000 driver hacked to not allocate additional headroom
+(we end up in slowpath, since LL_RESERVED_SPACE is 16).
+
+If 2 bytes of headroom are allocated, fastpath is taken (14 byte
+ethernet header was pulled, so 16 byte headroom available in all
+fragments).
+
+Reported-by: David Woodhouse <dwmw2@infradead.org>
+Diagnosed-by: David Woodhouse <dwmw2@infradead.org>
+Signed-off-by: Florian Westphal <fw@strlen.de>
+Closes 20532
+---
+
+--- a/net/ipv6/ip6_output.c
++++ b/net/ipv6/ip6_output.c
+@@ -594,20 +594,22 @@ int ip6_fragment(struct sk_buff *skb, in
+ 	}
+ 	mtu -= hlen + sizeof(struct frag_hdr);
+ 
++	hroom = LL_RESERVED_SPACE(rt->dst.dev);
+ 	if (skb_has_frag_list(skb)) {
+ 		int first_len = skb_pagelen(skb);
+ 		struct sk_buff *frag2;
+ 
+ 		if (first_len - hlen > mtu ||
+ 		    ((first_len - hlen) & 7) ||
+-		    skb_cloned(skb))
++		    skb_cloned(skb) ||
++		    skb_headroom(skb) < (hroom + sizeof(struct frag_hdr)))
+ 			goto slow_path;
+ 
+ 		skb_walk_frags(skb, frag) {
+ 			/* Correct geometry. */
+ 			if (frag->len > mtu ||
+ 			    ((frag->len & 7) && frag->next) ||
+-			    skb_headroom(frag) < hlen)
++			    skb_headroom(frag) < (hlen + hroom + sizeof(struct frag_hdr)))
+ 				goto slow_path_clean;
+ 
+ 			/* Partially cloned skb? */
+@@ -624,8 +626,6 @@ int ip6_fragment(struct sk_buff *skb, in
+ 
+ 		err = 0;
+ 		offset = 0;
+-		frag = skb_shinfo(skb)->frag_list;
+-		skb_frag_list_init(skb);
+ 		/* BUILD HEADER */
+ 
+ 		*prevhdr = NEXTHDR_FRAGMENT;
+@@ -633,8 +633,11 @@ int ip6_fragment(struct sk_buff *skb, in
+ 		if (!tmp_hdr) {
+ 			IP6_INC_STATS(net, ip6_dst_idev(skb_dst(skb)),
+ 				      IPSTATS_MIB_FRAGFAILS);
+-			return -ENOMEM;
++			err = -ENOMEM;
++			goto fail;
+ 		}
++		frag = skb_shinfo(skb)->frag_list;
++		skb_frag_list_init(skb);
+ 
+ 		__skb_pull(skb, hlen);
+ 		fh = (struct frag_hdr *)__skb_push(skb, sizeof(struct frag_hdr));
+@@ -732,7 +735,6 @@ slow_path:
+ 	 */
+ 
+ 	*prevhdr = NEXTHDR_FRAGMENT;
+-	hroom = LL_RESERVED_SPACE(rt->dst.dev);
+ 	troom = rt->dst.dev->needed_tailroom;
+ 
+ 	/*
diff --git a/target/linux/generic/patches-3.18/083-solos-pci-Increase-headroom-on-received-packets.patch b/target/linux/generic/patches-3.18/083-solos-pci-Increase-headroom-on-received-packets.patch
new file mode 100644
index 0000000..7f9f926
--- /dev/null
+++ b/target/linux/generic/patches-3.18/083-solos-pci-Increase-headroom-on-received-packets.patch
@@ -0,0 +1,54 @@
+From: David Woodhouse <dwmw2@infradead.org>
+Date: Thu, 17 Sep 2015 11:19:53 +0100
+Subject: [PATCH] solos-pci: Increase headroom on received packets
+MIME-Version: 1.0
+Content-Type: text/plain; charset=UTF-8
+Content-Transfer-Encoding: 8bit
+
+A comment in include/linux/skbuff.h says that:
+
+ * Various parts of the networking layer expect at least 32 bytes of
+ * headroom, you should not reduce this.
+
+This was demonstrated by a panic when handling fragmented IPv6 packets:
+http://marc.info/?l=linux-netdev&m=144236093519172&w=2
+
+It's not entirely clear if that comment is still valid — and if it is,
+perhaps netif_rx() ought to be enforcing it with a warning.
+
+But either way, it is rather stupid from a performance point of view
+for us to be receiving packets into a buffer which doesn't have enough
+room to prepend an Ethernet header — it means that *every* incoming
+packet is going to be need to be reallocated. So let's fix that.
+
+Signed-off-by: David Woodhouse <David.Woodhouse@intel.com>
+---
+
+--- a/drivers/atm/solos-pci.c
++++ b/drivers/atm/solos-pci.c
+@@ -805,7 +805,12 @@ static void solos_bh(unsigned long card_
+ 					continue;
+ 				}
+ 
+-				skb = alloc_skb(size + 1, GFP_ATOMIC);
++				/* Use netdev_alloc_skb() because it adds NET_SKB_PAD of
++				 * headroom, and ensures we can route packets back out an
++				 * Ethernet interface (for example) without having to
++				 * reallocate. Adding NET_IP_ALIGN also ensures that both
++				 * PPPoATM and PPPoEoBR2684 packets end up aligned. */
++				skb = netdev_alloc_skb_ip_align(NULL, size + 1);
+ 				if (!skb) {
+ 					if (net_ratelimit())
+ 						dev_warn(&card->dev->dev, "Failed to allocate sk_buff for RX\n");
+@@ -869,7 +874,10 @@ static void solos_bh(unsigned long card_
+ 		/* Allocate RX skbs for any ports which need them */
+ 		if (card->using_dma && card->atmdev[port] &&
+ 		    !card->rx_skb[port]) {
+-			struct sk_buff *skb = alloc_skb(RX_DMA_SIZE, GFP_ATOMIC);
++			/* Unlike the MMIO case (qv) we can't add NET_IP_ALIGN
++			 * here; the FPGA can only DMA to addresses which are
++			 * aligned to 4 bytes. */
++			struct sk_buff *skb = dev_alloc_skb(RX_DMA_SIZE);
+ 			if (skb) {
+ 				SKB_CB(skb)->dma_addr =
+ 					pci_map_single(card->dev, skb->data,
diff --git a/target/linux/generic/patches-3.18/090-overlayfs-fallback-to-readonly-when-full.patch b/target/linux/generic/patches-3.18/090-overlayfs-fallback-to-readonly-when-full.patch
new file mode 100644
index 0000000..6fbbc25
--- /dev/null
+++ b/target/linux/generic/patches-3.18/090-overlayfs-fallback-to-readonly-when-full.patch
@@ -0,0 +1,109 @@
+[linux-unionfs added to Cc]
+
+On Tue, May 19, 2015 at 09:51:20AM +0200, Bastian Bittorf wrote:
+> Hi Miklos,
+>
+> sorry for writing directly to you, feel free to forward
+> this to the appropriate mailinglist.
+>
+> we have a problem with mainline overlay filesystem on kernel 3.18:
+> https://dev.openwrt.org/ticket/19564
+>
+> 2 things are odd:
+> when the working filesystem is full, overlays fails with:
+>
+> overlayfs: failed to create directory /overlay/work/work
+>
+> what is strange, that we call it with:
+>
+> mount(overlay, "/mnt", "overlay", MS_NOATIME, lowerdir)
+>
+> see here:
+> http://nbd.name/gitweb.cgi?p=fstools.git;a=blob;f=libfstools/mount.c;h=81176ce399b4cd8e2d347c0008c13dec92407f55;hb=e6004000ff15d7bd32cf5663e8690fc94d7ec747#l125
+>
+> do you have an idea whats wrong?
+> 1) is it really needed, that we need space for creating dir "/overlay/work"?
+> 2) why does overlay need "/overlay/work/work"?
+
+The work directory is needed for atomic copy-up and similar.  It is not actually
+necessary to mount a read-only overlay.  Post 4.0 it is possible to mount the
+overlay without workdir (but even then it won't happen automatically in case the
+upper fs is full, so this should be fixed in the latest kernel too).
+
+Could you please try the following patch?  If the workdir can't be created it
+will fall back to mounting the overlay read-only.
+
+Thanks,
+Miklos
+
+---
+ fs/overlayfs/copy_up.c |    3 +++
+ fs/overlayfs/dir.c     |    9 +++++++++
+ fs/overlayfs/super.c   |   12 +++++++++---
+ 3 files changed, 21 insertions(+), 3 deletions(-)
+
+--- a/fs/overlayfs/copy_up.c
++++ b/fs/overlayfs/copy_up.c
+@@ -300,6 +300,9 @@ int ovl_copy_up_one(struct dentry *paren
+ 	struct cred *override_cred;
+ 	char *link = NULL;
+ 
++	if (WARN_ON(!workdir))
++		return -EROFS;
++
+ 	ovl_path_upper(parent, &parentpath);
+ 	upperdir = parentpath.dentry;
+ 
+--- a/fs/overlayfs/dir.c
++++ b/fs/overlayfs/dir.c
+@@ -222,6 +222,9 @@ static struct dentry *ovl_clear_empty(st
+ 	struct kstat stat;
+ 	int err;
+ 
++	if (WARN_ON(!workdir))
++		return ERR_PTR(-EROFS);
++
+ 	err = ovl_lock_rename_workdir(workdir, upperdir);
+ 	if (err)
+ 		goto out;
+@@ -322,6 +325,9 @@ static int ovl_create_over_whiteout(stru
+ 	struct dentry *newdentry;
+ 	int err;
+ 
++	if (WARN_ON(!workdir))
++		return -EROFS;
++
+ 	err = ovl_lock_rename_workdir(workdir, upperdir);
+ 	if (err)
+ 		goto out;
+@@ -506,6 +512,9 @@ static int ovl_remove_and_whiteout(struc
+ 	struct dentry *opaquedir = NULL;
+ 	int err;
+ 
++	if (WARN_ON(!workdir))
++		return -EROFS;
++
+ 	if (is_dir) {
+ 		opaquedir = ovl_check_empty_and_clear(dentry);
+ 		err = PTR_ERR(opaquedir);
+--- a/fs/overlayfs/super.c
++++ b/fs/overlayfs/super.c
+@@ -741,9 +741,15 @@ static int ovl_fill_super(struct super_b
+ 	ufs->workdir = ovl_workdir_create(ufs->upper_mnt, workpath.dentry);
+ 	err = PTR_ERR(ufs->workdir);
+ 	if (IS_ERR(ufs->workdir)) {
+-		pr_err("overlayfs: failed to create directory %s/%s\n",
+-		       ufs->config.workdir, OVL_WORKDIR_NAME);
+-		goto out_put_lower_mnt;
++		if (err == -ENOSPC || err == -EROFS) {
++			pr_warning("overlayfs: failed to create work directory (%s), mounting read-only\n", err == ENOSPC ? "ENOSPC" : "EROFS");
++			sb->s_flags |= MS_RDONLY;
++			ufs->workdir = NULL;
++		} else {
++			pr_err("overlayfs: failed to create directory %s/%s\n",
++			       ufs->config.workdir, OVL_WORKDIR_NAME);
++			goto out_put_lower_mnt;
++		}
+ 	}
+ 
+ 	/*
diff --git a/target/linux/generic/patches-3.18/091-mtd-spi-nor-add-support-Spansion_S25FL164K b/target/linux/generic/patches-3.18/091-mtd-spi-nor-add-support-Spansion_S25FL164K
new file mode 100644
index 0000000..d9831f4
--- /dev/null
+++ b/target/linux/generic/patches-3.18/091-mtd-spi-nor-add-support-Spansion_S25FL164K
@@ -0,0 +1,10 @@
+--- a/drivers/mtd/spi-nor/spi-nor.c
++++ b/drivers/mtd/spi-nor/spi-nor.c
+@@ -566,6 +566,7 @@ static const struct spi_device_id spi_no
+ 	{ "s25fl008k",  INFO(0xef4014,      0,  64 * 1024,  16, SECT_4K) },
+ 	{ "s25fl016k",  INFO(0xef4015,      0,  64 * 1024,  32, SECT_4K) },
+ 	{ "s25fl064k",  INFO(0xef4017,      0,  64 * 1024, 128, SECT_4K) },
++	{ "s25fl164k",  INFO(0x014017,      0,  64 * 1024, 128, SECT_4K) },
+ 
+ 	/* SST -- large erase sizes are "overlays", "sectors" are 4K */
+ 	{ "sst25vf040b", INFO(0xbf258d, 0, 64 * 1024,  8, SECT_4K | SST_WRITE) },
diff --git a/target/linux/generic/patches-3.18/092-01-spi-Check-to-see-if-the-device-is-processing-a-messa.patch b/target/linux/generic/patches-3.18/092-01-spi-Check-to-see-if-the-device-is-processing-a-messa.patch
new file mode 100644
index 0000000..fa3ab6a
--- /dev/null
+++ b/target/linux/generic/patches-3.18/092-01-spi-Check-to-see-if-the-device-is-processing-a-messa.patch
@@ -0,0 +1,47 @@
+From: Mark Brown <broonie@kernel.org>
+Date: Tue, 9 Dec 2014 19:46:56 +0000
+Subject: [PATCH] spi: Check to see if the device is processing a message
+ before we idle
+
+cur_msg is updated under the queue lock and holds the message we are
+currently processing. Since currently we only ever do removals in the
+pump kthread it doesn't matter in what order we do things but we want
+to be able to push things out from the submitting thread so pull the
+check to see if we're currently handling a message before we check to
+see if the queue is idle.
+
+Signed-off-by: Mark Brown <broonie@kernel.org>
+---
+
+--- a/drivers/spi/spi.c
++++ b/drivers/spi/spi.c
+@@ -891,8 +891,16 @@ static void spi_pump_messages(struct kth
+ 	bool was_busy = false;
+ 	int ret;
+ 
+-	/* Lock queue and check for queue work */
++	/* Lock queue */
+ 	spin_lock_irqsave(&master->queue_lock, flags);
++
++	/* Make sure we are not already running a message */
++	if (master->cur_msg) {
++		spin_unlock_irqrestore(&master->queue_lock, flags);
++		return;
++	}
++
++	/* Check if the queue is idle */
+ 	if (list_empty(&master->queue) || !master->running) {
+ 		if (!master->busy) {
+ 			spin_unlock_irqrestore(&master->queue_lock, flags);
+@@ -916,11 +924,6 @@ static void spi_pump_messages(struct kth
+ 		return;
+ 	}
+ 
+-	/* Make sure we are not already running a message */
+-	if (master->cur_msg) {
+-		spin_unlock_irqrestore(&master->queue_lock, flags);
+-		return;
+-	}
+ 	/* Extract head of queue */
+ 	master->cur_msg =
+ 		list_first_entry(&master->queue, struct spi_message, queue);
diff --git a/target/linux/generic/patches-3.18/092-02-spi-Pump-transfers-inside-calling-context-for-spi_sy.patch b/target/linux/generic/patches-3.18/092-02-spi-Pump-transfers-inside-calling-context-for-spi_sy.patch
new file mode 100644
index 0000000..b74b4cb
--- /dev/null
+++ b/target/linux/generic/patches-3.18/092-02-spi-Pump-transfers-inside-calling-context-for-spi_sy.patch
@@ -0,0 +1,184 @@
+From: Mark Brown <broonie@kernel.org>
+Date: Tue, 9 Dec 2014 21:38:05 +0000
+Subject: [PATCH] spi: Pump transfers inside calling context for spi_sync()
+
+If we are using the standard SPI message pump (which all drivers should be
+transitioning over to) then special case the message enqueue and instead of
+starting the worker thread to push messages to the hardware do so in the
+context of the caller if the controller is idle. This avoids a context
+switch in the common case where the controller has a single user in a
+single thread, for short PIO transfers there may be no need to context
+switch away from the calling context to complete the transfer.
+
+The code is a bit more complex than is desirable in part due to the need
+to handle drivers not using the standard queue and in part due to handling
+the various combinations of bus locking and asynchronous submission in
+interrupt context.
+
+It is still suboptimal since it will still wake the message pump for each
+transfer in order to schedule idling of the hardware and if multiple
+contexts are using the controller simultaneously a caller may end up
+pumping a message for some random other thread rather than for itself,
+and if the thread ends up deferring due to another context idling the
+hardware then it will just busy wait.  It can, however, have the benefit
+of aggregating power up and down of the hardware when a caller performs
+a series of transfers back to back without any need for the use of
+spi_async().
+
+Signed-off-by: Mark Brown <broonie@kernel.org>
+---
+
+--- a/drivers/spi/spi.c
++++ b/drivers/spi/spi.c
+@@ -882,6 +882,9 @@ EXPORT_SYMBOL_GPL(spi_finalize_current_t
+  * needs processing and if so call out to the driver to initialize hardware
+  * and transfer each message.
+  *
++ * Note that it is called both from the kthread itself and also from
++ * inside spi_sync(); the queue extraction handling at the top of the
++ * function should deal with this safely.
+  */
+ static void spi_pump_messages(struct kthread_work *work)
+ {
+@@ -900,6 +903,13 @@ static void spi_pump_messages(struct kth
+ 		return;
+ 	}
+ 
++	/* If another context is idling the device then defer */
++	if (master->idling) {
++		queue_kthread_work(&master->kworker, &master->pump_messages);
++		spin_unlock_irqrestore(&master->queue_lock, flags);
++		return;
++	}
++
+ 	/* Check if the queue is idle */
+ 	if (list_empty(&master->queue) || !master->running) {
+ 		if (!master->busy) {
+@@ -907,7 +917,9 @@ static void spi_pump_messages(struct kth
+ 			return;
+ 		}
+ 		master->busy = false;
++		master->idling = true;
+ 		spin_unlock_irqrestore(&master->queue_lock, flags);
++
+ 		kfree(master->dummy_rx);
+ 		master->dummy_rx = NULL;
+ 		kfree(master->dummy_tx);
+@@ -921,6 +933,10 @@ static void spi_pump_messages(struct kth
+ 			pm_runtime_put_autosuspend(master->dev.parent);
+ 		}
+ 		trace_spi_master_idle(master);
++
++		spin_lock_irqsave(&master->queue_lock, flags);
++		master->idling = false;
++		spin_unlock_irqrestore(&master->queue_lock, flags);
+ 		return;
+ 	}
+ 
+@@ -1166,12 +1182,9 @@ static int spi_destroy_queue(struct spi_
+ 	return 0;
+ }
+ 
+-/**
+- * spi_queued_transfer - transfer function for queued transfers
+- * @spi: spi device which is requesting transfer
+- * @msg: spi message which is to handled is queued to driver queue
+- */
+-static int spi_queued_transfer(struct spi_device *spi, struct spi_message *msg)
++static int __spi_queued_transfer(struct spi_device *spi,
++				 struct spi_message *msg,
++				 bool need_pump)
+ {
+ 	struct spi_master *master = spi->master;
+ 	unsigned long flags;
+@@ -1186,13 +1199,23 @@ static int spi_queued_transfer(struct sp
+ 	msg->status = -EINPROGRESS;
+ 
+ 	list_add_tail(&msg->queue, &master->queue);
+-	if (!master->busy)
++	if (!master->busy && need_pump)
+ 		queue_kthread_work(&master->kworker, &master->pump_messages);
+ 
+ 	spin_unlock_irqrestore(&master->queue_lock, flags);
+ 	return 0;
+ }
+ 
++/**
++ * spi_queued_transfer - transfer function for queued transfers
++ * @spi: spi device which is requesting transfer
++ * @msg: spi message which is to handled is queued to driver queue
++ */
++static int spi_queued_transfer(struct spi_device *spi, struct spi_message *msg)
++{
++	return __spi_queued_transfer(spi, msg, true);
++}
++
+ static int spi_master_initialize_queue(struct spi_master *master)
+ {
+ 	int ret;
+@@ -2104,19 +2127,46 @@ static int __spi_sync(struct spi_device
+ 	DECLARE_COMPLETION_ONSTACK(done);
+ 	int status;
+ 	struct spi_master *master = spi->master;
++	unsigned long flags;
++
++	status = __spi_validate(spi, message);
++	if (status != 0)
++		return status;
+ 
+ 	message->complete = spi_complete;
+ 	message->context = &done;
++	message->spi = spi;
+ 
+ 	if (!bus_locked)
+ 		mutex_lock(&master->bus_lock_mutex);
+ 
+-	status = spi_async_locked(spi, message);
++	/* If we're not using the legacy transfer method then we will
++	 * try to transfer in the calling context so special case.
++	 * This code would be less tricky if we could remove the
++	 * support for driver implemented message queues.
++	 */
++	if (master->transfer == spi_queued_transfer) {
++		spin_lock_irqsave(&master->bus_lock_spinlock, flags);
++
++		trace_spi_message_submit(message);
++
++		status = __spi_queued_transfer(spi, message, false);
++
++		spin_unlock_irqrestore(&master->bus_lock_spinlock, flags);
++	} else {
++		status = spi_async_locked(spi, message);
++	}
+ 
+ 	if (!bus_locked)
+ 		mutex_unlock(&master->bus_lock_mutex);
+ 
+ 	if (status == 0) {
++		/* Push out the messages in the calling context if we
++		 * can.
++		 */
++		if (master->transfer == spi_queued_transfer)
++			spi_pump_messages(&master->pump_messages);
++
+ 		wait_for_completion(&done);
+ 		status = message->status;
+ 	}
+--- a/include/linux/spi/spi.h
++++ b/include/linux/spi/spi.h
+@@ -260,6 +260,7 @@ static inline void spi_unregister_driver
+  * @pump_messages: work struct for scheduling work to the message pump
+  * @queue_lock: spinlock to syncronise access to message queue
+  * @queue: message queue
++ * @idling: the device is entering idle state
+  * @cur_msg: the currently in-flight message
+  * @cur_msg_prepared: spi_prepare_message was called for the currently
+  *                    in-flight message
+@@ -425,6 +426,7 @@ struct spi_master {
+ 	spinlock_t			queue_lock;
+ 	struct list_head		queue;
+ 	struct spi_message		*cur_msg;
++	bool				idling;
+ 	bool				busy;
+ 	bool				running;
+ 	bool				rt;
diff --git a/target/linux/generic/patches-3.18/092-03-spi-Only-idle-the-message-pump-in-the-worker-kthread.patch b/target/linux/generic/patches-3.18/092-03-spi-Only-idle-the-message-pump-in-the-worker-kthread.patch
new file mode 100644
index 0000000..a5d85be
--- /dev/null
+++ b/target/linux/generic/patches-3.18/092-03-spi-Only-idle-the-message-pump-in-the-worker-kthread.patch
@@ -0,0 +1,83 @@
+From: Mark Brown <broonie@kernel.org>
+Date: Wed, 10 Dec 2014 13:46:33 +0000
+Subject: [PATCH] spi: Only idle the message pump in the worker kthread
+
+In order to avoid the situation where the kthread is waiting for another
+context to make the hardware idle let the message pump know if it's being
+called from the worker thread context and if it isn't then defer to the
+worker thread instead of idling the hardware immediately. This will ensure
+that if this situation happens we block rather than busy waiting.
+
+Signed-off-by: Mark Brown <broonie@kernel.org>
+---
+
+--- a/drivers/spi/spi.c
++++ b/drivers/spi/spi.c
+@@ -875,8 +875,9 @@ void spi_finalize_current_transfer(struc
+ EXPORT_SYMBOL_GPL(spi_finalize_current_transfer);
+ 
+ /**
+- * spi_pump_messages - kthread work function which processes spi message queue
+- * @work: pointer to kthread work struct contained in the master struct
++ * __spi_pump_messages - function which processes spi message queue
++ * @master: master to process queue for
++ * @in_kthread: true if we are in the context of the message pump thread
+  *
+  * This function checks if there is any spi message in the queue that
+  * needs processing and if so call out to the driver to initialize hardware
+@@ -886,10 +887,8 @@ EXPORT_SYMBOL_GPL(spi_finalize_current_t
+  * inside spi_sync(); the queue extraction handling at the top of the
+  * function should deal with this safely.
+  */
+-static void spi_pump_messages(struct kthread_work *work)
++static void __spi_pump_messages(struct spi_master *master, bool in_kthread)
+ {
+-	struct spi_master *master =
+-		container_of(work, struct spi_master, pump_messages);
+ 	unsigned long flags;
+ 	bool was_busy = false;
+ 	int ret;
+@@ -916,6 +915,15 @@ static void spi_pump_messages(struct kth
+ 			spin_unlock_irqrestore(&master->queue_lock, flags);
+ 			return;
+ 		}
++
++		/* Only do teardown in the thread */
++		if (!in_kthread) {
++			queue_kthread_work(&master->kworker,
++					   &master->pump_messages);
++			spin_unlock_irqrestore(&master->queue_lock, flags);
++			return;
++		}
++
+ 		master->busy = false;
+ 		master->idling = true;
+ 		spin_unlock_irqrestore(&master->queue_lock, flags);
+@@ -1004,6 +1012,18 @@ static void spi_pump_messages(struct kth
+ 	}
+ }
+ 
++/**
++ * spi_pump_messages - kthread work function which processes spi message queue
++ * @work: pointer to kthread work struct contained in the master struct
++ */
++static void spi_pump_messages(struct kthread_work *work)
++{
++	struct spi_master *master =
++		container_of(work, struct spi_master, pump_messages);
++
++	__spi_pump_messages(master, true);
++}
++
+ static int spi_init_queue(struct spi_master *master)
+ {
+ 	struct sched_param param = { .sched_priority = MAX_RT_PRIO - 1 };
+@@ -2165,7 +2185,7 @@ static int __spi_sync(struct spi_device
+ 		 * can.
+ 		 */
+ 		if (master->transfer == spi_queued_transfer)
+-			spi_pump_messages(&master->pump_messages);
++			__spi_pump_messages(master, false);
+ 
+ 		wait_for_completion(&done);
+ 		status = message->status;
diff --git a/target/linux/generic/patches-3.18/095-api-fix-compatibility-of-linux-in.h-with-netinet-in..patch b/target/linux/generic/patches-3.18/095-api-fix-compatibility-of-linux-in.h-with-netinet-in..patch
new file mode 100644
index 0000000..4c5cd59
--- /dev/null
+++ b/target/linux/generic/patches-3.18/095-api-fix-compatibility-of-linux-in.h-with-netinet-in..patch
@@ -0,0 +1,146 @@
+From 279c6c7fa64f5763e6b9f05e7ab3840092e702e7 Mon Sep 17 00:00:00 2001
+From: Stephen Hemminger <stephen@networkplumber.org>
+Date: Mon, 29 Jun 2015 14:57:48 -1000
+Subject: [PATCH] api: fix compatibility of linux/in.h with netinet/in.h
+
+u
+This fixes breakage to iproute2 build with recent kernel headers
+caused by:
+   commit a263653ed798216c0069922d7b5237ca49436007
+   Author: Pablo Neira Ayuso <pablo@netfilter.org>
+   Date:   Wed Jun 17 10:28:27 2015 -0500
+
+   netfilter: don't pull include/linux/netfilter.h from netns headers
+
+The issue is that definitions in linux/in.h overlap with those
+in netinet/in.h. This patch solves this by introducing the same
+mechanism as was used to solve the same problem with linux/in6.h
+
+Signed-off-by: Stephen Hemminger <stephen@networkplumber.org>
+Signed-off-by: David S. Miller <davem@davemloft.net>
+---
+ include/uapi/linux/in.h          | 16 +++++++++++++---
+ include/uapi/linux/libc-compat.h | 22 ++++++++++++++++++++++
+ 2 files changed, 35 insertions(+), 3 deletions(-)
+
+--- a/include/uapi/linux/in.h
++++ b/include/uapi/linux/in.h
+@@ -19,8 +19,10 @@
+ #define _UAPI_LINUX_IN_H
+ 
+ #include <linux/types.h>
++#include <linux/libc-compat.h>
+ #include <linux/socket.h>
+ 
++#if __UAPI_DEF_IN_IPPROTO
+ /* Standard well-defined IP protocols.  */
+ enum {
+   IPPROTO_IP = 0,		/* Dummy protocol for TCP		*/
+@@ -73,12 +75,14 @@ enum {
+ #define IPPROTO_RAW		IPPROTO_RAW
+   IPPROTO_MAX
+ };
++#endif
+ 
+-
++#if __UAPI_DEF_IN_ADDR
+ /* Internet address. */
+ struct in_addr {
+ 	__be32	s_addr;
+ };
++#endif
+ 
+ #define IP_TOS		1
+ #define IP_TTL		2
+@@ -154,6 +158,7 @@ struct in_addr {
+ 
+ /* Request struct for multicast socket ops */
+ 
++#if __UAPI_DEF_IP_MREQ
+ struct ip_mreq  {
+ 	struct in_addr imr_multiaddr;	/* IP multicast address of group */
+ 	struct in_addr imr_interface;	/* local IP address of interface */
+@@ -205,14 +210,18 @@ struct group_filter {
+ #define GROUP_FILTER_SIZE(numsrc) \
+ 	(sizeof(struct group_filter) - sizeof(struct __kernel_sockaddr_storage) \
+ 	+ (numsrc) * sizeof(struct __kernel_sockaddr_storage))
++#endif
+ 
++#if __UAPI_DEF_IN_PKTINFO
+ struct in_pktinfo {
+ 	int		ipi_ifindex;
+ 	struct in_addr	ipi_spec_dst;
+ 	struct in_addr	ipi_addr;
+ };
++#endif
+ 
+ /* Structure describing an Internet (IP) socket address. */
++#if  __UAPI_DEF_SOCKADDR_IN
+ #define __SOCK_SIZE__	16		/* sizeof(struct sockaddr)	*/
+ struct sockaddr_in {
+   __kernel_sa_family_t	sin_family;	/* Address family		*/
+@@ -224,8 +233,9 @@ struct sockaddr_in {
+ 			sizeof(unsigned short int) - sizeof(struct in_addr)];
+ };
+ #define sin_zero	__pad		/* for BSD UNIX comp. -FvK	*/
++#endif
+ 
+-
++#if __UAPI_DEF_IN_CLASS
+ /*
+  * Definitions of the bits in an Internet address integer.
+  * On subnets, host and network parts are found according
+@@ -276,7 +286,7 @@ struct sockaddr_in {
+ #define INADDR_ALLHOSTS_GROUP 	0xe0000001U	/* 224.0.0.1   */
+ #define INADDR_ALLRTRS_GROUP    0xe0000002U	/* 224.0.0.2 */
+ #define INADDR_MAX_LOCAL_GROUP  0xe00000ffU	/* 224.0.0.255 */
+-
++#endif
+ 
+ /* <asm/byteorder.h> contains the htonl type stuff.. */
+ #include <asm/byteorder.h> 
+--- a/include/uapi/linux/libc-compat.h
++++ b/include/uapi/linux/libc-compat.h
+@@ -56,6 +56,13 @@
+ 
+ /* GLIBC headers included first so don't define anything
+  * that would already be defined. */
++#define __UAPI_DEF_IN_ADDR		0
++#define __UAPI_DEF_IN_IPPROTO		0
++#define __UAPI_DEF_IN_PKTINFO		0
++#define __UAPI_DEF_IP_MREQ		0
++#define __UAPI_DEF_SOCKADDR_IN		0
++#define __UAPI_DEF_IN_CLASS		0
++
+ #define __UAPI_DEF_IN6_ADDR		0
+ /* The exception is the in6_addr macros which must be defined
+  * if the glibc code didn't define them. This guard matches
+@@ -76,6 +83,13 @@
+ /* Linux headers included first, and we must define everything
+  * we need. The expectation is that glibc will check the
+  * __UAPI_DEF_* defines and adjust appropriately. */
++#define __UAPI_DEF_IN_ADDR		1
++#define __UAPI_DEF_IN_IPPROTO		1
++#define __UAPI_DEF_IN_PKTINFO		1
++#define __UAPI_DEF_IP_MREQ		1
++#define __UAPI_DEF_SOCKADDR_IN		1
++#define __UAPI_DEF_IN_CLASS		1
++
+ #define __UAPI_DEF_IN6_ADDR		1
+ /* We unconditionally define the in6_addr macros and glibc must
+  * coordinate. */
+@@ -99,6 +113,14 @@
+  * that we need. */
+ #else /* !defined(__GLIBC__) */
+ 
++/* Definitions for in.h */
++#define __UAPI_DEF_IN_ADDR		1
++#define __UAPI_DEF_IN_IPPROTO		1
++#define __UAPI_DEF_IN_PKTINFO		1
++#define __UAPI_DEF_IP_MREQ		1
++#define __UAPI_DEF_SOCKADDR_IN		1
++#define __UAPI_DEF_IN_CLASS		1
++
+ /* Definitions for in6.h */
+ #define __UAPI_DEF_IN6_ADDR		1
+ #define __UAPI_DEF_IN6_ADDR_ALT		1
diff --git a/target/linux/generic/patches-3.18/099-module_arch_freeing_init-new-hook-for-archs-before-m.patch b/target/linux/generic/patches-3.18/099-module_arch_freeing_init-new-hook-for-archs-before-m.patch
new file mode 100644
index 0000000..d00f751
--- /dev/null
+++ b/target/linux/generic/patches-3.18/099-module_arch_freeing_init-new-hook-for-archs-before-m.patch
@@ -0,0 +1,182 @@
+From: Rusty Russell <rusty@rustcorp.com.au>
+Date: Tue, 20 Jan 2015 09:07:04 +1030
+Subject: [PATCH] module_arch_freeing_init(): new hook for archs before module->module_init freed.
+
+Archs have been abusing module_free() to clean up their arch-specific
+allocations.  Since module_free() is also (ab)used by BPF and trace code,
+let's keep it to simple allocations, and provide a hook called before
+that.
+
+This means that avr32, ia64, parisc and s390 no longer need to implement
+their own module_free() at all.  avr32 doesn't need module_finalize()
+either.
+
+Signed-off-by: Rusty Russell <rusty@rustcorp.com.au>
+Cc: Chris Metcalf <cmetcalf@ezchip.com>
+Cc: Haavard Skinnemoen <hskinnemoen@gmail.com>
+Cc: Hans-Christian Egtvedt <egtvedt@samfundet.no>
+Cc: Tony Luck <tony.luck@intel.com>
+Cc: Fenghua Yu <fenghua.yu@intel.com>
+Cc: "James E.J. Bottomley" <jejb@parisc-linux.org>
+Cc: Helge Deller <deller@gmx.de>
+Cc: Martin Schwidefsky <schwidefsky@de.ibm.com>
+Cc: Heiko Carstens <heiko.carstens@de.ibm.com>
+Cc: linux-kernel@vger.kernel.org
+Cc: linux-ia64@vger.kernel.org
+Cc: linux-parisc@vger.kernel.org
+Cc: linux-s390@vger.kernel.org
+
+Origin: backport, https://git.kernel.org/cgit/linux/kernel/git/torvalds/linux.git/commit/?id=d453cded05ee219b77815ea194dc36efa5398bca
+---
+ arch/avr32/kernel/module.c   | 13 +------------
+ arch/ia64/kernel/module.c    |  6 ++----
+ arch/parisc/kernel/module.c  |  6 +-----
+ arch/s390/kernel/module.c    | 10 +++-------
+ arch/tile/kernel/module.c    |  2 +-
+ include/linux/moduleloader.h |  2 ++
+ kernel/module.c              |  7 +++++++
+ 7 files changed, 17 insertions(+), 29 deletions(-)
+
+--- a/arch/avr32/kernel/module.c
++++ b/arch/avr32/kernel/module.c
+@@ -19,12 +19,10 @@
+ #include <linux/moduleloader.h>
+ #include <linux/vmalloc.h>
+ 
+-void module_free(struct module *mod, void *module_region)
++void module_arch_freeing_init(struct module *mod)
+ {
+ 	vfree(mod->arch.syminfo);
+ 	mod->arch.syminfo = NULL;
+-
+-	vfree(module_region);
+ }
+ 
+ static inline int check_rela(Elf32_Rela *rela, struct module *module,
+@@ -291,12 +289,3 @@ int apply_relocate_add(Elf32_Shdr *sechd
+ 
+ 	return ret;
+ }
+-
+-int module_finalize(const Elf_Ehdr *hdr, const Elf_Shdr *sechdrs,
+-		    struct module *module)
+-{
+-	vfree(module->arch.syminfo);
+-	module->arch.syminfo = NULL;
+-
+-	return 0;
+-}
+--- a/arch/ia64/kernel/module.c
++++ b/arch/ia64/kernel/module.c
+@@ -305,14 +305,12 @@ plt_target (struct plt_entry *plt)
+ #endif /* !USE_BRL */
+ 
+ void
+-module_free (struct module *mod, void *module_region)
++module_arch_freeing_init (struct module *mod)
+ {
+-	if (mod && mod->arch.init_unw_table &&
+-	    module_region == mod->module_init) {
++	if (mod->arch.init_unw_table) {
+ 		unw_remove_unwind_table(mod->arch.init_unw_table);
+ 		mod->arch.init_unw_table = NULL;
+ 	}
+-	vfree(module_region);
+ }
+ 
+ /* Have we already seen one of these relocations? */
+--- a/arch/parisc/kernel/module.c
++++ b/arch/parisc/kernel/module.c
+@@ -298,14 +298,10 @@ static inline unsigned long count_stubs(
+ }
+ #endif
+ 
+-
+-/* Free memory returned from module_alloc */
+-void module_free(struct module *mod, void *module_region)
++void module_arch_freeing_init(struct module *mod)
+ {
+ 	kfree(mod->arch.section);
+ 	mod->arch.section = NULL;
+-
+-	vfree(module_region);
+ }
+ 
+ /* Additional bytes needed in front of individual sections */
+--- a/arch/s390/kernel/module.c
++++ b/arch/s390/kernel/module.c
+@@ -55,14 +55,10 @@ void *module_alloc(unsigned long size)
+ }
+ #endif
+ 
+-/* Free memory returned from module_alloc */
+-void module_free(struct module *mod, void *module_region)
++void module_arch_freeing_init(struct module *mod)
+ {
+-	if (mod) {
+-		vfree(mod->arch.syminfo);
+-		mod->arch.syminfo = NULL;
+-	}
+-	vfree(module_region);
++	vfree(mod->arch.syminfo);
++	mod->arch.syminfo = NULL;
+ }
+ 
+ static void check_rela(Elf_Rela *rela, struct module *me)
+--- a/arch/tile/kernel/module.c
++++ b/arch/tile/kernel/module.c
+@@ -83,7 +83,7 @@ void module_free(struct module *mod, voi
+ 		     0, 0, 0, NULL, NULL, 0);
+ 
+ 	/*
+-	 * FIXME: If module_region == mod->module_init, trim exception
++	 * FIXME: Add module_arch_freeing_init to trim exception
+ 	 * table entries.
+ 	 */
+ }
+--- a/include/linux/moduleloader.h
++++ b/include/linux/moduleloader.h
+@@ -82,4 +82,6 @@ int module_finalize(const Elf_Ehdr *hdr,
+ /* Any cleanup needed when module leaves. */
+ void module_arch_cleanup(struct module *mod);
+ 
++/* Any cleanup before freeing mod->module_init */
++void module_arch_freeing_init(struct module *mod);
+ #endif
+--- a/kernel/module.c
++++ b/kernel/module.c
+@@ -1833,6 +1833,10 @@ void __weak module_arch_cleanup(struct m
+ {
+ }
+ 
++void __weak module_arch_freeing_init(struct module *mod)
++{
++}
++
+ /* Free a module, remove from lists, etc. */
+ static void free_module(struct module *mod)
+ {
+@@ -1865,6 +1869,7 @@ static void free_module(struct module *m
+ 
+ 	/* This may be NULL, but that's OK */
+ 	unset_module_init_ro_nx(mod);
++	module_arch_freeing_init(mod);
+ 	module_free(mod, mod->module_init);
+ 	kfree(mod->args);
+ 	percpu_modfree(mod);
+@@ -2954,6 +2959,7 @@ static struct module *layout_and_allocat
+ static void module_deallocate(struct module *mod, struct load_info *info)
+ {
+ 	percpu_modfree(mod);
++	module_arch_freeing_init(mod);
+ 	module_free(mod, mod->module_init);
+ 	module_free(mod, mod->module_core);
+ }
+@@ -3077,6 +3083,7 @@ static int do_init_module(struct module
+ 	mod->strtab = mod->core_strtab;
+ #endif
+ 	unset_module_init_ro_nx(mod);
++	module_arch_freeing_init(mod);
+ 	module_free(mod, mod->module_init);
+ 	mod->module_init = NULL;
+ 	mod->init_size = 0;
diff --git a/target/linux/generic/patches-3.18/100-pppoe-drop-pppoe-device-in-pppoe_unbind_sock_work.patch b/target/linux/generic/patches-3.18/100-pppoe-drop-pppoe-device-in-pppoe_unbind_sock_work.patch
new file mode 100644
index 0000000..c461b3e
--- /dev/null
+++ b/target/linux/generic/patches-3.18/100-pppoe-drop-pppoe-device-in-pppoe_unbind_sock_work.patch
@@ -0,0 +1,27 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Date: Sat, 9 May 2015 23:03:47 +0200
+Subject: [PATCH] pppoe: drop pppoe device in pppoe_unbind_sock_work
+
+After receiving a PADT and the socket is closed, user space will no
+longer drop the reference to the pppoe device.
+This leads to errors like this:
+
+[  488.570000] unregister_netdevice: waiting for eth0.2 to become free. Usage count = 2
+
+Fixes: 287f3a943fe ("pppoe: Use workqueue to die properly when a PADT is received")
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+---
+
+--- a/drivers/net/ppp/pppoe.c
++++ b/drivers/net/ppp/pppoe.c
+@@ -462,6 +462,10 @@ static void pppoe_unbind_sock_work(struc
+ 	struct sock *sk = sk_pppox(po);
+ 
+ 	lock_sock(sk);
++	if (po->pppoe_dev) {
++		dev_put(po->pppoe_dev);
++		po->pppoe_dev = NULL;
++	}
+ 	pppox_unbind_sock(sk);
+ 	release_sock(sk);
+ 	sock_put(sk);
diff --git a/target/linux/generic/patches-3.18/101-pppoe-fix-disconnect-crash.patch b/target/linux/generic/patches-3.18/101-pppoe-fix-disconnect-crash.patch
new file mode 100644
index 0000000..f2e6e45
--- /dev/null
+++ b/target/linux/generic/patches-3.18/101-pppoe-fix-disconnect-crash.patch
@@ -0,0 +1,16 @@
+Fix crash with actions performed on the underlying interface (MAC address,
+MTU or link state update). This triggers pppoe_flush_dev(), which cleans up
+the device without announcing it in sk->sk_state.
+
+Patch by Guillaume Nault (pulled from netdev@vger)
+
+--- a/drivers/net/ppp/pppoe.c
++++ b/drivers/net/ppp/pppoe.c
+@@ -313,7 +313,6 @@ static void pppoe_flush_dev(struct net_d
+ 			if (po->pppoe_dev == dev &&
+ 			    sk->sk_state & (PPPOX_CONNECTED | PPPOX_BOUND | PPPOX_ZOMBIE)) {
+ 				pppox_unbind_sock(sk);
+-				sk->sk_state = PPPOX_ZOMBIE;
+ 				sk->sk_state_change(sk);
+ 				po->pppoe_dev = NULL;
+ 				dev_put(dev);
diff --git a/target/linux/generic/patches-3.18/102-ehci_hcd_ignore_oc.patch b/target/linux/generic/patches-3.18/102-ehci_hcd_ignore_oc.patch
new file mode 100644
index 0000000..a564559
--- /dev/null
+++ b/target/linux/generic/patches-3.18/102-ehci_hcd_ignore_oc.patch
@@ -0,0 +1,82 @@
+From 1e311820ec3055e3f08e687de6564692a7cec675 Mon Sep 17 00:00:00 2001
+From: Florian Fainelli <florian@openwrt.org>
+Date: Mon, 28 Jan 2013 20:06:29 +0100
+Subject: [PATCH 11/12] USB: EHCI: add ignore_oc flag to disable overcurrent
+ checking
+
+This patch adds an ignore_oc flag which can be set by EHCI controller
+not supporting or wanting to disable overcurrent checking. The EHCI
+platform data in include/linux/usb/ehci_pdriver.h is also augmented to
+take advantage of this new flag.
+
+Signed-off-by: Florian Fainelli <florian@openwrt.org>
+---
+ drivers/usb/host/ehci-hcd.c      |    2 +-
+ drivers/usb/host/ehci-hub.c      |    4 ++--
+ drivers/usb/host/ehci-platform.c |    1 +
+ drivers/usb/host/ehci.h          |    1 +
+ include/linux/usb/ehci_pdriver.h |    1 +
+ 5 files changed, 6 insertions(+), 3 deletions(-)
+
+--- a/drivers/usb/host/ehci-hcd.c
++++ b/drivers/usb/host/ehci-hcd.c
+@@ -633,7 +633,7 @@ static int ehci_run (struct usb_hcd *hcd
+ 		"USB %x.%x started, EHCI %x.%02x%s\n",
+ 		((ehci->sbrn & 0xf0)>>4), (ehci->sbrn & 0x0f),
+ 		temp >> 8, temp & 0xff,
+-		ignore_oc ? ", overcurrent ignored" : "");
++		(ignore_oc || ehci->ignore_oc) ? ", overcurrent ignored" : "");
+ 
+ 	ehci_writel(ehci, INTR_MASK,
+ 		    &ehci->regs->intr_enable); /* Turn On Interrupts */
+--- a/drivers/usb/host/ehci-hub.c
++++ b/drivers/usb/host/ehci-hub.c
+@@ -635,7 +635,7 @@ ehci_hub_status_data (struct usb_hcd *hc
+ 	 * always set, seem to clear PORT_OCC and PORT_CSC when writing to
+ 	 * PORT_POWER; that's surprising, but maybe within-spec.
+ 	 */
+-	if (!ignore_oc)
++	if (!ignore_oc && !ehci->ignore_oc)
+ 		mask = PORT_CSC | PORT_PEC | PORT_OCC;
+ 	else
+ 		mask = PORT_CSC | PORT_PEC;
+@@ -995,7 +995,7 @@ int ehci_hub_control(
+ 		if (temp & PORT_PEC)
+ 			status |= USB_PORT_STAT_C_ENABLE << 16;
+ 
+-		if ((temp & PORT_OCC) && !ignore_oc){
++		if ((temp & PORT_OCC) && (!ignore_oc && !ehci->ignore_oc)){
+ 			status |= USB_PORT_STAT_C_OVERCURRENT << 16;
+ 
+ 			/*
+--- a/drivers/usb/host/ehci-platform.c
++++ b/drivers/usb/host/ehci-platform.c
+@@ -226,6 +226,8 @@ static int ehci_platform_probe(struct pl
+ 		ehci->big_endian_desc = 1;
+ 	if (pdata->big_endian_mmio)
+ 		ehci->big_endian_mmio = 1;
++	if (pdata->ignore_oc)
++		ehci->ignore_oc = 1;
+ 
+ #ifndef CONFIG_USB_EHCI_BIG_ENDIAN_MMIO
+ 	if (ehci->big_endian_mmio) {
+--- a/drivers/usb/host/ehci.h
++++ b/drivers/usb/host/ehci.h
+@@ -226,6 +226,7 @@ struct ehci_hcd {			/* one per controlle
+ 	unsigned		frame_index_bug:1; /* MosChip (AKA NetMos) */
+ 	unsigned		need_oc_pp_cycle:1; /* MPC834X port power */
+ 	unsigned		imx28_write_fix:1; /* For Freescale i.MX28 */
++	unsigned		ignore_oc:1;
+ 
+ 	/* required for usb32 quirk */
+ 	#define OHCI_CTRL_HCFS          (3 << 6)
+--- a/include/linux/usb/ehci_pdriver.h
++++ b/include/linux/usb/ehci_pdriver.h
+@@ -45,6 +45,7 @@ struct usb_ehci_pdata {
+ 	unsigned	big_endian_desc:1;
+ 	unsigned	big_endian_mmio:1;
+ 	unsigned	no_io_watchdog:1;
++	unsigned	ignore_oc:1;
+ 
+ 	/* Turn on all power and clocks */
+ 	int (*power_on)(struct platform_device *pdev);
diff --git a/target/linux/generic/patches-3.18/110-jffs2-use-.rename2-and-add-RENAME_WHITEOUT-support.patch b/target/linux/generic/patches-3.18/110-jffs2-use-.rename2-and-add-RENAME_WHITEOUT-support.patch
new file mode 100644
index 0000000..4ffa3c2
--- /dev/null
+++ b/target/linux/generic/patches-3.18/110-jffs2-use-.rename2-and-add-RENAME_WHITEOUT-support.patch
@@ -0,0 +1,86 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Date: Fri, 10 Apr 2015 13:35:29 +0200
+Subject: [PATCH] jffs2: use .rename2 and add RENAME_WHITEOUT support
+
+It is required for renames on overlayfs
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+---
+
+--- a/fs/jffs2/dir.c
++++ b/fs/jffs2/dir.c
+@@ -35,7 +35,7 @@ static int jffs2_mkdir (struct inode *,s
+ static int jffs2_rmdir (struct inode *,struct dentry *);
+ static int jffs2_mknod (struct inode *,struct dentry *,umode_t,dev_t);
+ static int jffs2_rename (struct inode *, struct dentry *,
+-			 struct inode *, struct dentry *);
++			 struct inode *, struct dentry *, unsigned int);
+ 
+ const struct file_operations jffs2_dir_operations =
+ {
+@@ -57,7 +57,7 @@ const struct inode_operations jffs2_dir_
+ 	.mkdir =	jffs2_mkdir,
+ 	.rmdir =	jffs2_rmdir,
+ 	.mknod =	jffs2_mknod,
+-	.rename =	jffs2_rename,
++	.rename2 =	jffs2_rename,
+ 	.get_acl =	jffs2_get_acl,
+ 	.set_acl =	jffs2_set_acl,
+ 	.setattr =	jffs2_setattr,
+@@ -756,8 +756,27 @@ static int jffs2_mknod (struct inode *di
+ 	return ret;
+ }
+ 
++static int jffs2_whiteout(struct inode *old_dir, struct dentry *old_dentry)
++{
++	struct dentry *wh;
++	int err;
++
++	wh = d_alloc(old_dentry->d_parent, &old_dentry->d_name);
++	if (!wh)
++		return -ENOMEM;
++
++	err = jffs2_mknod(old_dir, wh, S_IFCHR | WHITEOUT_MODE,
++			  WHITEOUT_DEV);
++	if (err)
++		return err;
++
++	d_rehash(wh);
++	return 0;
++}
++
+ static int jffs2_rename (struct inode *old_dir_i, struct dentry *old_dentry,
+-			 struct inode *new_dir_i, struct dentry *new_dentry)
++			 struct inode *new_dir_i, struct dentry *new_dentry,
++			 unsigned int flags)
+ {
+ 	int ret;
+ 	struct jffs2_sb_info *c = JFFS2_SB_INFO(old_dir_i->i_sb);
+@@ -765,6 +784,9 @@ static int jffs2_rename (struct inode *o
+ 	uint8_t type;
+ 	uint32_t now;
+ 
++	if (flags & ~RENAME_WHITEOUT)
++		return -EINVAL;
++
+ 	/* The VFS will check for us and prevent trying to rename a
+ 	 * file over a directory and vice versa, but if it's a directory,
+ 	 * the VFS can't check whether the victim is empty. The filesystem
+@@ -828,9 +850,14 @@ static int jffs2_rename (struct inode *o
+ 	if (S_ISDIR(old_dentry->d_inode->i_mode) && !victim_f)
+ 		inc_nlink(new_dir_i);
+ 
+-	/* Unlink the original */
+-	ret = jffs2_do_unlink(c, JFFS2_INODE_INFO(old_dir_i),
+-			      old_dentry->d_name.name, old_dentry->d_name.len, NULL, now);
++	if (flags & RENAME_WHITEOUT)
++		/* Replace with whiteout */
++		ret = jffs2_whiteout(old_dir_i, old_dentry);
++	else
++		/* Unlink the original */
++		ret = jffs2_do_unlink(c, JFFS2_INODE_INFO(old_dir_i),
++				      old_dentry->d_name.name,
++				      old_dentry->d_name.len, NULL, now);
+ 
+ 	/* We don't touch inode->i_nlink */
+ 
diff --git a/target/linux/generic/patches-3.18/111-jffs2-add-RENAME_EXCHANGE-support.patch b/target/linux/generic/patches-3.18/111-jffs2-add-RENAME_EXCHANGE-support.patch
new file mode 100644
index 0000000..df208da
--- /dev/null
+++ b/target/linux/generic/patches-3.18/111-jffs2-add-RENAME_EXCHANGE-support.patch
@@ -0,0 +1,58 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Date: Sat, 25 Apr 2015 12:41:32 +0200
+Subject: [PATCH] jffs2: add RENAME_EXCHANGE support
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+---
+
+--- a/fs/jffs2/dir.c
++++ b/fs/jffs2/dir.c
+@@ -784,7 +784,7 @@ static int jffs2_rename (struct inode *o
+ 	uint8_t type;
+ 	uint32_t now;
+ 
+-	if (flags & ~RENAME_WHITEOUT)
++	if (flags & ~(RENAME_WHITEOUT | RENAME_EXCHANGE))
+ 		return -EINVAL;
+ 
+ 	/* The VFS will check for us and prevent trying to rename a
+@@ -792,7 +792,7 @@ static int jffs2_rename (struct inode *o
+ 	 * the VFS can't check whether the victim is empty. The filesystem
+ 	 * needs to do that for itself.
+ 	 */
+-	if (new_dentry->d_inode) {
++	if (new_dentry->d_inode && !(flags & RENAME_EXCHANGE)) {
+ 		victim_f = JFFS2_INODE_INFO(new_dentry->d_inode);
+ 		if (S_ISDIR(new_dentry->d_inode->i_mode)) {
+ 			struct jffs2_full_dirent *fd;
+@@ -827,7 +827,7 @@ static int jffs2_rename (struct inode *o
+ 	if (ret)
+ 		return ret;
+ 
+-	if (victim_f) {
++	if (victim_f && !(flags & RENAME_EXCHANGE)) {
+ 		/* There was a victim. Kill it off nicely */
+ 		if (S_ISDIR(new_dentry->d_inode->i_mode))
+ 			clear_nlink(new_dentry->d_inode);
+@@ -853,6 +853,12 @@ static int jffs2_rename (struct inode *o
+ 	if (flags & RENAME_WHITEOUT)
+ 		/* Replace with whiteout */
+ 		ret = jffs2_whiteout(old_dir_i, old_dentry);
++	else if (flags & RENAME_EXCHANGE)
++		/* Replace the original */
++		ret = jffs2_do_link(c, JFFS2_INODE_INFO(old_dir_i),
++				    new_dentry->d_inode->i_ino, type,
++				    old_dentry->d_name.name, old_dentry->d_name.len,
++				    now);
+ 	else
+ 		/* Unlink the original */
+ 		ret = jffs2_do_unlink(c, JFFS2_INODE_INFO(old_dir_i),
+@@ -879,7 +885,7 @@ static int jffs2_rename (struct inode *o
+ 		return ret;
+ 	}
+ 
+-	if (S_ISDIR(old_dentry->d_inode->i_mode))
++	if (S_ISDIR(old_dentry->d_inode->i_mode) && !(flags & RENAME_EXCHANGE))
+ 		drop_nlink(old_dir_i);
+ 
+ 	new_dir_i->i_mtime = new_dir_i->i_ctime = old_dir_i->i_mtime = old_dir_i->i_ctime = ITIME(now);
diff --git a/target/linux/generic/patches-3.18/120-bridge_allow_receiption_on_disabled_port.patch b/target/linux/generic/patches-3.18/120-bridge_allow_receiption_on_disabled_port.patch
new file mode 100644
index 0000000..d80ef18
--- /dev/null
+++ b/target/linux/generic/patches-3.18/120-bridge_allow_receiption_on_disabled_port.patch
@@ -0,0 +1,54 @@
+From: Stephen Hemminger <stephen@networkplumber.org>
+Subject: bridge: allow receiption on disabled port
+
+When an ethernet device is enslaved to a bridge, and the bridge STP
+detects loss of carrier (or operational state down), then normally
+packet receiption is blocked.
+
+This breaks control applications like WPA which maybe expecting to
+receive packets to negotiate to bring link up. The bridge needs to
+block forwarding packets from these disabled ports, but there is no
+hard requirement to not allow local packet delivery.
+
+Signed-off-by: Stephen Hemminger <stephen@networkplumber.org>
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+
+--- a/net/bridge/br_input.c
++++ b/net/bridge/br_input.c
+@@ -146,11 +146,13 @@ EXPORT_SYMBOL_GPL(br_handle_frame_finish
+ static int br_handle_local_finish(struct sk_buff *skb)
+ {
+ 	struct net_bridge_port *p = br_port_get_rcu(skb->dev);
+-	u16 vid = 0;
++	if (p->state != BR_STATE_DISABLED) {
++		u16 vid = 0;
+ 
+-	/* check if vlan is allowed, to avoid spoofing */
+-	if (p->flags & BR_LEARNING && br_should_learn(p, skb, &vid))
+-		br_fdb_update(p->br, p, eth_hdr(skb)->h_source, vid, false);
++		/* check if vlan is allowed, to avoid spoofing */
++		if (p->flags & BR_LEARNING && br_should_learn(p, skb, &vid))
++			br_fdb_update(p->br, p, eth_hdr(skb)->h_source, vid, false);
++	}
+ 	return 0;	 /* process further */
+ }
+ 
+@@ -224,6 +226,18 @@ rx_handler_result_t br_handle_frame(stru
+ 
+ forward:
+ 	switch (p->state) {
++	case BR_STATE_DISABLED:
++		if (ether_addr_equal(p->br->dev->dev_addr, dest))
++			skb->pkt_type = PACKET_HOST;
++
++		if (NF_HOOK(NFPROTO_BRIDGE, NF_BR_PRE_ROUTING, skb, skb->dev, NULL,
++			br_handle_local_finish))
++			break;
++
++		BR_INPUT_SKB_CB(skb)->brdev = p->br->dev;
++		br_pass_frame_up(skb);
++		break;
++
+ 	case BR_STATE_FORWARDING:
+ 		rhook = rcu_dereference(br_should_route_hook);
+ 		if (rhook) {
diff --git a/target/linux/generic/patches-3.18/132-mips_inline_dma_ops.patch b/target/linux/generic/patches-3.18/132-mips_inline_dma_ops.patch
new file mode 100644
index 0000000..8795bde
--- /dev/null
+++ b/target/linux/generic/patches-3.18/132-mips_inline_dma_ops.patch
@@ -0,0 +1,688 @@
+From 2c58080407554e1bac8fd50d23cb02420524caed Mon Sep 17 00:00:00 2001
+From: Felix Fietkau <nbd@openwrt.org>
+Date: Mon, 12 Aug 2013 12:50:22 +0200
+Subject: [PATCH] MIPS: partially inline dma ops
+
+Several DMA ops are no-op on many platforms, and the indirection through
+the mips_dma_map_ops function table is causing the compiler to emit
+unnecessary code.
+
+Inlining visibly improves network performance in my tests (on a 24Kc
+based system), and also slightly reduces code size of a few drivers.
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+---
+ arch/mips/Kconfig                   |   4 +
+ arch/mips/include/asm/dma-mapping.h | 360 +++++++++++++++++++++++++++++++++++-
+ arch/mips/mm/dma-default.c          | 163 ++--------------
+ 3 files changed, 373 insertions(+), 154 deletions(-)
+
+--- a/arch/mips/Kconfig
++++ b/arch/mips/Kconfig
+@@ -1450,6 +1450,7 @@ config CPU_CAVIUM_OCTEON
+ 	select CPU_SUPPORTS_HUGEPAGES
+ 	select USB_EHCI_BIG_ENDIAN_MMIO
+ 	select MIPS_L1_CACHE_SHIFT_7
++	select SYS_HAS_DMA_OPS
+ 	help
+ 	  The Cavium Octeon processor is a highly integrated chip containing
+ 	  many ethernet hardware widgets for networking tasks. The processor
+@@ -1705,6 +1706,9 @@ config MIPS_MALTA_PM
+ 	bool
+ 	default y
+ 
++config SYS_HAS_DMA_OPS
++	bool
++
+ #
+ # CPU may reorder R->R, R->W, W->R, W->W
+ # Reordering beyond LL and SC is handled in WEAK_REORDERING_BEYOND_LLSC
+--- a/arch/mips/include/asm/dma-mapping.h
++++ b/arch/mips/include/asm/dma-mapping.h
+@@ -1,9 +1,16 @@
+ #ifndef _ASM_DMA_MAPPING_H
+ #define _ASM_DMA_MAPPING_H
+ 
++#include <linux/kmemcheck.h>
++#include <linux/bug.h>
++#include <linux/scatterlist.h>
++#include <linux/dma-debug.h>
++#include <linux/dma-attrs.h>
++
+ #include <asm/scatterlist.h>
+ #include <asm/dma-coherence.h>
+ #include <asm/cache.h>
++#include <asm/cpu-type.h>
+ #include <asm-generic/dma-coherent.h>
+ 
+ #ifndef CONFIG_SGI_IP27 /* Kludge to fix 2.6.39 build for IP27 */
+@@ -12,12 +19,48 @@
+ 
+ extern struct dma_map_ops *mips_dma_map_ops;
+ 
++void __dma_sync(struct page *page, unsigned long offset, size_t size,
++		enum dma_data_direction direction);
++void *mips_dma_alloc_coherent(struct device *dev, size_t size,
++			      dma_addr_t *dma_handle, gfp_t gfp,
++			      struct dma_attrs *attrs);
++void mips_dma_free_coherent(struct device *dev, size_t size, void *vaddr,
++			    dma_addr_t dma_handle, struct dma_attrs *attrs);
++
+ static inline struct dma_map_ops *get_dma_ops(struct device *dev)
+ {
++#ifdef CONFIG_SYS_HAS_DMA_OPS
+ 	if (dev && dev->archdata.dma_ops)
+ 		return dev->archdata.dma_ops;
+ 	else
+ 		return mips_dma_map_ops;
++#else
++	return NULL;
++#endif
++}
++
++/*
++ * Warning on the terminology - Linux calls an uncached area coherent;
++ * MIPS terminology calls memory areas with hardware maintained coherency
++ * coherent.
++ */
++
++static inline int cpu_needs_post_dma_flush(struct device *dev)
++{
++#ifndef CONFIG_SYS_HAS_CPU_R10000
++	return 0;
++#endif
++	return !plat_device_is_coherent(dev) &&
++	       (boot_cpu_type() == CPU_R10000 ||
++		boot_cpu_type() == CPU_R12000 ||
++		boot_cpu_type() == CPU_BMIPS5000);
++}
++
++static inline struct page *dma_addr_to_page(struct device *dev,
++	dma_addr_t dma_addr)
++{
++	return pfn_to_page(
++		plat_dma_addr_to_phys(dev, dma_addr) >> PAGE_SHIFT);
+ }
+ 
+ static inline bool dma_capable(struct device *dev, dma_addr_t addr, size_t size)
+@@ -30,12 +73,304 @@ static inline bool dma_capable(struct de
+ 
+ static inline void dma_mark_clean(void *addr, size_t size) {}
+ 
+-#include <asm-generic/dma-mapping-common.h>
++static inline dma_addr_t dma_map_single_attrs(struct device *dev, void *ptr,
++					      size_t size,
++					      enum dma_data_direction dir,
++					      struct dma_attrs *attrs)
++{
++	struct dma_map_ops *ops = get_dma_ops(dev);
++	unsigned long offset = (unsigned long)ptr & ~PAGE_MASK;
++	struct page *page = virt_to_page(ptr);
++	dma_addr_t addr;
++
++	kmemcheck_mark_initialized(ptr, size);
++	BUG_ON(!valid_dma_direction(dir));
++	if (ops) {
++		addr = ops->map_page(dev, page, offset, size, dir, attrs);
++	} else {
++		if (!plat_device_is_coherent(dev))
++			__dma_sync(page, offset, size, dir);
++
++		addr = plat_map_dma_mem_page(dev, page) + offset;
++	}
++	debug_dma_map_page(dev, page, offset, size, dir, addr, true);
++	return addr;
++}
++
++static inline void dma_unmap_single_attrs(struct device *dev, dma_addr_t addr,
++					  size_t size,
++					  enum dma_data_direction dir,
++					  struct dma_attrs *attrs)
++{
++	struct dma_map_ops *ops = get_dma_ops(dev);
++
++	BUG_ON(!valid_dma_direction(dir));
++	if (ops) {
++		ops->unmap_page(dev, addr, size, dir, attrs);
++	} else {
++		if (cpu_needs_post_dma_flush(dev))
++			__dma_sync(dma_addr_to_page(dev, addr),
++				   addr & ~PAGE_MASK, size, dir);
++
++		plat_unmap_dma_mem(dev, addr, size, dir);
++	}
++	debug_dma_unmap_page(dev, addr, size, dir, true);
++}
++
++static inline int dma_map_sg_attrs(struct device *dev, struct scatterlist *sg,
++				   int nents, enum dma_data_direction dir,
++				   struct dma_attrs *attrs)
++{
++	struct dma_map_ops *ops = get_dma_ops(dev);
++	int i, ents;
++	struct scatterlist *s;
++
++	for_each_sg(sg, s, nents, i)
++		kmemcheck_mark_initialized(sg_virt(s), s->length);
++	BUG_ON(!valid_dma_direction(dir));
++	if (ops) {
++		ents = ops->map_sg(dev, sg, nents, dir, attrs);
++	} else {
++		for_each_sg(sg, s, nents, i) {
++			struct page *page = sg_page(s);
++
++			if (!plat_device_is_coherent(dev))
++				__dma_sync(page, s->offset, s->length, dir);
++#ifdef CONFIG_NEED_SG_DMA_LENGTH
++			s->dma_length = s->length;
++#endif
++			s->dma_address =
++				plat_map_dma_mem_page(dev, page) + s->offset;
++		}
++		ents = nents;
++	}
++	debug_dma_map_sg(dev, sg, nents, ents, dir);
++
++	return ents;
++}
++
++static inline void dma_unmap_sg_attrs(struct device *dev, struct scatterlist *sg,
++				      int nents, enum dma_data_direction dir,
++				      struct dma_attrs *attrs)
++{
++	struct dma_map_ops *ops = get_dma_ops(dev);
++	struct scatterlist *s;
++	int i;
++
++	BUG_ON(!valid_dma_direction(dir));
++	debug_dma_unmap_sg(dev, sg, nents, dir);
++	if (ops) {
++		ops->unmap_sg(dev, sg, nents, dir, attrs);
++		return;
++	}
++
++	for_each_sg(sg, s, nents, i) {
++		if (!plat_device_is_coherent(dev) && dir != DMA_TO_DEVICE)
++			__dma_sync(sg_page(s), s->offset, s->length, dir);
++		plat_unmap_dma_mem(dev, s->dma_address, s->length, dir);
++	}
++}
++
++static inline dma_addr_t dma_map_page(struct device *dev, struct page *page,
++				      size_t offset, size_t size,
++				      enum dma_data_direction dir)
++{
++	struct dma_map_ops *ops = get_dma_ops(dev);
++	dma_addr_t addr;
++
++	kmemcheck_mark_initialized(page_address(page) + offset, size);
++	BUG_ON(!valid_dma_direction(dir));
++	if (ops) {
++		addr = ops->map_page(dev, page, offset, size, dir, NULL);
++	} else {
++		if (!plat_device_is_coherent(dev))
++			__dma_sync(page, offset, size, dir);
++
++		addr = plat_map_dma_mem_page(dev, page) + offset;
++	}
++	debug_dma_map_page(dev, page, offset, size, dir, addr, false);
++
++	return addr;
++}
++
++static inline void dma_unmap_page(struct device *dev, dma_addr_t addr,
++				  size_t size, enum dma_data_direction dir)
++{
++	struct dma_map_ops *ops = get_dma_ops(dev);
++
++	BUG_ON(!valid_dma_direction(dir));
++	if (ops) {
++		ops->unmap_page(dev, addr, size, dir, NULL);
++	} else {
++		if (cpu_needs_post_dma_flush(dev))
++			__dma_sync(dma_addr_to_page(dev, addr),
++				   addr & ~PAGE_MASK, size, dir);
++
++		plat_unmap_dma_mem(dev, addr, size, dir);
++	}
++	debug_dma_unmap_page(dev, addr, size, dir, false);
++}
++
++static inline void dma_sync_single_for_cpu(struct device *dev, dma_addr_t addr,
++					   size_t size,
++					   enum dma_data_direction dir)
++{
++	struct dma_map_ops *ops = get_dma_ops(dev);
++
++	BUG_ON(!valid_dma_direction(dir));
++	if (ops)
++		ops->sync_single_for_cpu(dev, addr, size, dir);
++	else if (cpu_needs_post_dma_flush(dev))
++		__dma_sync(dma_addr_to_page(dev, addr),
++			   addr & ~PAGE_MASK, size, dir);
++	debug_dma_sync_single_for_cpu(dev, addr, size, dir);
++}
++
++static inline void dma_sync_single_for_device(struct device *dev,
++					      dma_addr_t addr, size_t size,
++					      enum dma_data_direction dir)
++{
++	struct dma_map_ops *ops = get_dma_ops(dev);
++
++	BUG_ON(!valid_dma_direction(dir));
++	if (ops)
++		ops->sync_single_for_device(dev, addr, size, dir);
++	else if (!plat_device_is_coherent(dev))
++		__dma_sync(dma_addr_to_page(dev, addr),
++			   addr & ~PAGE_MASK, size, dir);
++	debug_dma_sync_single_for_device(dev, addr, size, dir);
++}
++
++static inline void dma_sync_single_range_for_cpu(struct device *dev,
++						 dma_addr_t addr,
++						 unsigned long offset,
++						 size_t size,
++						 enum dma_data_direction dir)
++{
++	const struct dma_map_ops *ops = get_dma_ops(dev);
++
++	BUG_ON(!valid_dma_direction(dir));
++	if (ops)
++		ops->sync_single_for_cpu(dev, addr + offset, size, dir);
++	else if (cpu_needs_post_dma_flush(dev))
++		__dma_sync(dma_addr_to_page(dev, addr + offset),
++			   (addr + offset) & ~PAGE_MASK, size, dir);
++	debug_dma_sync_single_range_for_cpu(dev, addr, offset, size, dir);
++}
++
++static inline void dma_sync_single_range_for_device(struct device *dev,
++						    dma_addr_t addr,
++						    unsigned long offset,
++						    size_t size,
++						    enum dma_data_direction dir)
++{
++	const struct dma_map_ops *ops = get_dma_ops(dev);
++
++	BUG_ON(!valid_dma_direction(dir));
++	if (ops)
++		ops->sync_single_for_device(dev, addr + offset, size, dir);
++	else if (!plat_device_is_coherent(dev))
++		__dma_sync(dma_addr_to_page(dev, addr + offset),
++			   (addr + offset) & ~PAGE_MASK, size, dir);
++	debug_dma_sync_single_range_for_device(dev, addr, offset, size, dir);
++}
++
++static inline void
++dma_sync_sg_for_cpu(struct device *dev, struct scatterlist *sg,
++		    int nelems, enum dma_data_direction dir)
++{
++	struct dma_map_ops *ops = get_dma_ops(dev);
++	struct scatterlist *s;
++	int i;
++
++	BUG_ON(!valid_dma_direction(dir));
++	if (ops)
++		ops->sync_sg_for_cpu(dev, sg, nelems, dir);
++	else if (cpu_needs_post_dma_flush(dev)) {
++		for_each_sg(sg, s, nelems, i)
++			__dma_sync(sg_page(s), s->offset, s->length, dir);
++	}
++	debug_dma_sync_sg_for_cpu(dev, sg, nelems, dir);
++}
++
++static inline void
++dma_sync_sg_for_device(struct device *dev, struct scatterlist *sg,
++		       int nelems, enum dma_data_direction dir)
++{
++	struct dma_map_ops *ops = get_dma_ops(dev);
++	struct scatterlist *s;
++	int i;
++
++	BUG_ON(!valid_dma_direction(dir));
++	if (ops)
++		ops->sync_sg_for_device(dev, sg, nelems, dir);
++	else if (!plat_device_is_coherent(dev)) {
++		for_each_sg(sg, s, nelems, i)
++			__dma_sync(sg_page(s), s->offset, s->length, dir);
++	}
++	debug_dma_sync_sg_for_device(dev, sg, nelems, dir);
++
++}
++
++#define dma_map_single(d, a, s, r) dma_map_single_attrs(d, a, s, r, NULL)
++#define dma_unmap_single(d, a, s, r) dma_unmap_single_attrs(d, a, s, r, NULL)
++#define dma_map_sg(d, s, n, r) dma_map_sg_attrs(d, s, n, r, NULL)
++#define dma_unmap_sg(d, s, n, r) dma_unmap_sg_attrs(d, s, n, r, NULL)
++
++extern int dma_common_mmap(struct device *dev, struct vm_area_struct *vma,
++			   void *cpu_addr, dma_addr_t dma_addr, size_t size);
++
++/**
++ * dma_mmap_attrs - map a coherent DMA allocation into user space
++ * @dev: valid struct device pointer, or NULL for ISA and EISA-like devices
++ * @vma: vm_area_struct describing requested user mapping
++ * @cpu_addr: kernel CPU-view address returned from dma_alloc_attrs
++ * @handle: device-view address returned from dma_alloc_attrs
++ * @size: size of memory originally requested in dma_alloc_attrs
++ * @attrs: attributes of mapping properties requested in dma_alloc_attrs
++ *
++ * Map a coherent DMA buffer previously allocated by dma_alloc_attrs
++ * into user space.  The coherent DMA buffer must not be freed by the
++ * driver until the user space mapping has been released.
++ */
++static inline int
++dma_mmap_attrs(struct device *dev, struct vm_area_struct *vma, void *cpu_addr,
++	       dma_addr_t dma_addr, size_t size, struct dma_attrs *attrs)
++{
++	struct dma_map_ops *ops = get_dma_ops(dev);
++	BUG_ON(!ops);
++	if (ops && ops->mmap)
++		return ops->mmap(dev, vma, cpu_addr, dma_addr, size, attrs);
++	return dma_common_mmap(dev, vma, cpu_addr, dma_addr, size);
++}
++
++#define dma_mmap_coherent(d, v, c, h, s) dma_mmap_attrs(d, v, c, h, s, NULL)
++
++int
++dma_common_get_sgtable(struct device *dev, struct sg_table *sgt,
++		       void *cpu_addr, dma_addr_t dma_addr, size_t size);
++
++static inline int
++dma_get_sgtable_attrs(struct device *dev, struct sg_table *sgt, void *cpu_addr,
++		      dma_addr_t dma_addr, size_t size, struct dma_attrs *attrs)
++{
++	struct dma_map_ops *ops = get_dma_ops(dev);
++	BUG_ON(!ops);
++	if (ops && ops->get_sgtable)
++		return ops->get_sgtable(dev, sgt, cpu_addr, dma_addr, size,
++					attrs);
++	return dma_common_get_sgtable(dev, sgt, cpu_addr, dma_addr, size);
++}
++
++#define dma_get_sgtable(d, t, v, h, s) dma_get_sgtable_attrs(d, t, v, h, s, NULL)
++
+ 
+ static inline int dma_supported(struct device *dev, u64 mask)
+ {
+ 	struct dma_map_ops *ops = get_dma_ops(dev);
+-	return ops->dma_supported(dev, mask);
++	if (ops)
++		return ops->dma_supported(dev, mask);
++	return plat_dma_supported(dev, mask);
+ }
+ 
+ static inline int dma_mapping_error(struct device *dev, u64 mask)
+@@ -43,7 +378,9 @@ static inline int dma_mapping_error(stru
+ 	struct dma_map_ops *ops = get_dma_ops(dev);
+ 
+ 	debug_dma_mapping_error(dev, mask);
+-	return ops->mapping_error(dev, mask);
++	if (ops)
++		return ops->mapping_error(dev, mask);
++	return 0;
+ }
+ 
+ static inline int
+@@ -54,7 +391,7 @@ dma_set_mask(struct device *dev, u64 mas
+ 	if(!dev->dma_mask || !dma_supported(dev, mask))
+ 		return -EIO;
+ 
+-	if (ops->set_dma_mask)
++	if (ops && ops->set_dma_mask)
+ 		return ops->set_dma_mask(dev, mask);
+ 
+ 	*dev->dma_mask = mask;
+@@ -74,7 +411,11 @@ static inline void *dma_alloc_attrs(stru
+ 	void *ret;
+ 	struct dma_map_ops *ops = get_dma_ops(dev);
+ 
+-	ret = ops->alloc(dev, size, dma_handle, gfp, attrs);
++	if (ops)
++		ret = ops->alloc(dev, size, dma_handle, gfp, attrs);
++	else
++		ret = mips_dma_alloc_coherent(dev, size, dma_handle, gfp,
++					      attrs);
+ 
+ 	debug_dma_alloc_coherent(dev, size, *dma_handle, ret);
+ 
+@@ -89,7 +430,10 @@ static inline void dma_free_attrs(struct
+ {
+ 	struct dma_map_ops *ops = get_dma_ops(dev);
+ 
+-	ops->free(dev, size, vaddr, dma_handle, attrs);
++	if (ops)
++		ops->free(dev, size, vaddr, dma_handle, attrs);
++	else
++		mips_dma_free_coherent(dev, size, vaddr, dma_handle, attrs);
+ 
+ 	debug_dma_free_coherent(dev, size, vaddr, dma_handle);
+ }
+--- a/arch/mips/mm/dma-default.c
++++ b/arch/mips/mm/dma-default.c
+@@ -26,7 +26,7 @@
+ 
+ #ifdef CONFIG_DMA_MAYBE_COHERENT
+ int coherentio = 0;	/* User defined DMA coherency from command line. */
+-EXPORT_SYMBOL_GPL(coherentio);
++EXPORT_SYMBOL(coherentio);
+ int hw_coherentio = 0;	/* Actual hardware supported DMA coherency setting. */
+ 
+ static int __init setcoherentio(char *str)
+@@ -46,30 +46,6 @@ static int __init setnocoherentio(char *
+ early_param("nocoherentio", setnocoherentio);
+ #endif
+ 
+-static inline struct page *dma_addr_to_page(struct device *dev,
+-	dma_addr_t dma_addr)
+-{
+-	return pfn_to_page(
+-		plat_dma_addr_to_phys(dev, dma_addr) >> PAGE_SHIFT);
+-}
+-
+-/*
+- * The affected CPUs below in 'cpu_needs_post_dma_flush()' can
+- * speculatively fill random cachelines with stale data at any time,
+- * requiring an extra flush post-DMA.
+- *
+- * Warning on the terminology - Linux calls an uncached area coherent;
+- * MIPS terminology calls memory areas with hardware maintained coherency
+- * coherent.
+- */
+-static inline int cpu_needs_post_dma_flush(struct device *dev)
+-{
+-	return !plat_device_is_coherent(dev) &&
+-	       (boot_cpu_type() == CPU_R10000 ||
+-		boot_cpu_type() == CPU_R12000 ||
+-		boot_cpu_type() == CPU_BMIPS5000);
+-}
+-
+ static gfp_t massage_gfp_flags(const struct device *dev, gfp_t gfp)
+ {
+ 	gfp_t dma_flag;
+@@ -125,8 +101,9 @@ void *dma_alloc_noncoherent(struct devic
+ }
+ EXPORT_SYMBOL(dma_alloc_noncoherent);
+ 
+-static void *mips_dma_alloc_coherent(struct device *dev, size_t size,
+-	dma_addr_t * dma_handle, gfp_t gfp, struct dma_attrs *attrs)
++void *mips_dma_alloc_coherent(struct device *dev, size_t size,
++			      dma_addr_t *dma_handle, gfp_t gfp,
++			      struct dma_attrs *attrs)
+ {
+ 	void *ret;
+ 	struct page *page = NULL;
+@@ -157,6 +134,7 @@ static void *mips_dma_alloc_coherent(str
+ 
+ 	return ret;
+ }
++EXPORT_SYMBOL(mips_dma_alloc_coherent);
+ 
+ 
+ void dma_free_noncoherent(struct device *dev, size_t size, void *vaddr,
+@@ -167,8 +145,8 @@ void dma_free_noncoherent(struct device
+ }
+ EXPORT_SYMBOL(dma_free_noncoherent);
+ 
+-static void mips_dma_free_coherent(struct device *dev, size_t size, void *vaddr,
+-	dma_addr_t dma_handle, struct dma_attrs *attrs)
++void mips_dma_free_coherent(struct device *dev, size_t size, void *vaddr,
++			    dma_addr_t dma_handle, struct dma_attrs *attrs)
+ {
+ 	unsigned long addr = (unsigned long) vaddr;
+ 	int order = get_order(size);
+@@ -188,6 +166,7 @@ static void mips_dma_free_coherent(struc
+ 	if (!dma_release_from_contiguous(dev, page, count))
+ 		__free_pages(page, get_order(size));
+ }
++EXPORT_SYMBOL(mips_dma_free_coherent);
+ 
+ static inline void __dma_sync_virtual(void *addr, size_t size,
+ 	enum dma_data_direction direction)
+@@ -216,8 +195,8 @@ static inline void __dma_sync_virtual(vo
+  * If highmem is not configured then the bulk of this loop gets
+  * optimized out.
+  */
+-static inline void __dma_sync(struct page *page,
+-	unsigned long offset, size_t size, enum dma_data_direction direction)
++void __dma_sync(struct page *page, unsigned long offset, size_t size,
++		enum dma_data_direction direction)
+ {
+ 	size_t left = size;
+ 
+@@ -246,108 +225,7 @@ static inline void __dma_sync(struct pag
+ 		left -= len;
+ 	} while (left);
+ }
+-
+-static void mips_dma_unmap_page(struct device *dev, dma_addr_t dma_addr,
+-	size_t size, enum dma_data_direction direction, struct dma_attrs *attrs)
+-{
+-	if (cpu_needs_post_dma_flush(dev))
+-		__dma_sync(dma_addr_to_page(dev, dma_addr),
+-			   dma_addr & ~PAGE_MASK, size, direction);
+-
+-	plat_unmap_dma_mem(dev, dma_addr, size, direction);
+-}
+-
+-static int mips_dma_map_sg(struct device *dev, struct scatterlist *sg,
+-	int nents, enum dma_data_direction direction, struct dma_attrs *attrs)
+-{
+-	int i;
+-
+-	for (i = 0; i < nents; i++, sg++) {
+-		if (!plat_device_is_coherent(dev))
+-			__dma_sync(sg_page(sg), sg->offset, sg->length,
+-				   direction);
+-#ifdef CONFIG_NEED_SG_DMA_LENGTH
+-		sg->dma_length = sg->length;
+-#endif
+-		sg->dma_address = plat_map_dma_mem_page(dev, sg_page(sg)) +
+-				  sg->offset;
+-	}
+-
+-	return nents;
+-}
+-
+-static dma_addr_t mips_dma_map_page(struct device *dev, struct page *page,
+-	unsigned long offset, size_t size, enum dma_data_direction direction,
+-	struct dma_attrs *attrs)
+-{
+-	if (!plat_device_is_coherent(dev))
+-		__dma_sync(page, offset, size, direction);
+-
+-	return plat_map_dma_mem_page(dev, page) + offset;
+-}
+-
+-static void mips_dma_unmap_sg(struct device *dev, struct scatterlist *sg,
+-	int nhwentries, enum dma_data_direction direction,
+-	struct dma_attrs *attrs)
+-{
+-	int i;
+-
+-	for (i = 0; i < nhwentries; i++, sg++) {
+-		if (!plat_device_is_coherent(dev) &&
+-		    direction != DMA_TO_DEVICE)
+-			__dma_sync(sg_page(sg), sg->offset, sg->length,
+-				   direction);
+-		plat_unmap_dma_mem(dev, sg->dma_address, sg->length, direction);
+-	}
+-}
+-
+-static void mips_dma_sync_single_for_cpu(struct device *dev,
+-	dma_addr_t dma_handle, size_t size, enum dma_data_direction direction)
+-{
+-	if (cpu_needs_post_dma_flush(dev))
+-		__dma_sync(dma_addr_to_page(dev, dma_handle),
+-			   dma_handle & ~PAGE_MASK, size, direction);
+-}
+-
+-static void mips_dma_sync_single_for_device(struct device *dev,
+-	dma_addr_t dma_handle, size_t size, enum dma_data_direction direction)
+-{
+-	if (!plat_device_is_coherent(dev))
+-		__dma_sync(dma_addr_to_page(dev, dma_handle),
+-			   dma_handle & ~PAGE_MASK, size, direction);
+-}
+-
+-static void mips_dma_sync_sg_for_cpu(struct device *dev,
+-	struct scatterlist *sg, int nelems, enum dma_data_direction direction)
+-{
+-	int i;
+-
+-	if (cpu_needs_post_dma_flush(dev))
+-		for (i = 0; i < nelems; i++, sg++)
+-			__dma_sync(sg_page(sg), sg->offset, sg->length,
+-				   direction);
+-}
+-
+-static void mips_dma_sync_sg_for_device(struct device *dev,
+-	struct scatterlist *sg, int nelems, enum dma_data_direction direction)
+-{
+-	int i;
+-
+-	if (!plat_device_is_coherent(dev))
+-		for (i = 0; i < nelems; i++, sg++)
+-			__dma_sync(sg_page(sg), sg->offset, sg->length,
+-				   direction);
+-}
+-
+-int mips_dma_mapping_error(struct device *dev, dma_addr_t dma_addr)
+-{
+-	return 0;
+-}
+-
+-int mips_dma_supported(struct device *dev, u64 mask)
+-{
+-	return plat_dma_supported(dev, mask);
+-}
++EXPORT_SYMBOL(__dma_sync);
+ 
+ void dma_cache_sync(struct device *dev, void *vaddr, size_t size,
+ 			 enum dma_data_direction direction)
+@@ -360,23 +238,10 @@ void dma_cache_sync(struct device *dev,
+ 
+ EXPORT_SYMBOL(dma_cache_sync);
+ 
+-static struct dma_map_ops mips_default_dma_map_ops = {
+-	.alloc = mips_dma_alloc_coherent,
+-	.free = mips_dma_free_coherent,
+-	.map_page = mips_dma_map_page,
+-	.unmap_page = mips_dma_unmap_page,
+-	.map_sg = mips_dma_map_sg,
+-	.unmap_sg = mips_dma_unmap_sg,
+-	.sync_single_for_cpu = mips_dma_sync_single_for_cpu,
+-	.sync_single_for_device = mips_dma_sync_single_for_device,
+-	.sync_sg_for_cpu = mips_dma_sync_sg_for_cpu,
+-	.sync_sg_for_device = mips_dma_sync_sg_for_device,
+-	.mapping_error = mips_dma_mapping_error,
+-	.dma_supported = mips_dma_supported
+-};
+-
+-struct dma_map_ops *mips_dma_map_ops = &mips_default_dma_map_ops;
++#ifdef CONFIG_SYS_HAS_DMA_OPS
++struct dma_map_ops *mips_dma_map_ops = NULL;
+ EXPORT_SYMBOL(mips_dma_map_ops);
++#endif
+ 
+ #define PREALLOC_DMA_DEBUG_ENTRIES (1 << 16)
+ 
diff --git a/target/linux/generic/patches-3.18/133-MIPS-UAPI-Ignore-__arch_swab-16-32-64-when-using-MIP.patch b/target/linux/generic/patches-3.18/133-MIPS-UAPI-Ignore-__arch_swab-16-32-64-when-using-MIP.patch
new file mode 100644
index 0000000..ebbe1bb
--- /dev/null
+++ b/target/linux/generic/patches-3.18/133-MIPS-UAPI-Ignore-__arch_swab-16-32-64-when-using-MIP.patch
@@ -0,0 +1,53 @@
+From 71a0a72456b48de972d7ed613b06a22a3aa9057f Mon Sep 17 00:00:00 2001
+From: Yousong Zhou <yszhou4tech@gmail.com>
+Date: Sat, 26 Sep 2015 13:41:43 +0800
+Subject: [PATCH] MIPS: UAPI: Ignore __arch_swab{16,32,64} when using MIPS16
+
+Some GCC versions (e.g. 4.8.3) can incorrectly inline a function with
+MIPS32 instructions into another function with MIPS16 code [1], causing
+the assembler to genereate incorrect binary code or fail right away
+complaining about unrecognized opcode.
+
+In the case of __arch_swab{16,32}, when inlined by the compiler with
+flags `-mips32r2 -mips16 -Os', the assembler can fail with the following
+error.
+
+    {standard input}:79: Error: unrecognized opcode `wsbh $2,$2'
+
+For performance concerns and to workaround the issue already existing in
+older compilers, just ignore these 2 functions when compiling with
+mips16 enabled.
+
+ [1] Inlining nomips16 function into mips16 function can result in
+     undefined builtins, https://gcc.gnu.org/bugzilla/show_bug.cgi?id=55777
+
+Signed-off-by: Yousong Zhou <yszhou4tech@gmail.com>
+Cc: Maciej W. Rozycki <macro@linux-mips.org>
+Cc: linux-mips@linux-mips.org
+Patchwork: https://patchwork.linux-mips.org/patch/11241/
+Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
+---
+ arch/mips/include/uapi/asm/swab.h |    7 ++++---
+ 1 file changed, 4 insertions(+), 3 deletions(-)
+
+--- a/arch/mips/include/uapi/asm/swab.h
++++ b/arch/mips/include/uapi/asm/swab.h
+@@ -13,8 +13,9 @@
+ 
+ #define __SWAB_64_THRU_32__
+ 
+-#if (defined(__mips_isa_rev) && (__mips_isa_rev >= 2)) ||		\
+-    defined(_MIPS_ARCH_LOONGSON3A)
++#if !defined(__mips16) &&					\
++	((defined(__mips_isa_rev) && (__mips_isa_rev >= 2)) ||	\
++	 defined(_MIPS_ARCH_LOONGSON3A))
+ 
+ static inline __attribute_const__ __u16 __arch_swab16(__u16 x)
+ {
+@@ -65,5 +66,5 @@ static inline __attribute_const__ __u64
+ }
+ #define __arch_swab64 __arch_swab64
+ #endif /* __mips64 */
+-#endif /* MIPS R2 or newer or Loongson 3A */
++#endif /* (not __mips16) and (MIPS R2 or newer or Loongson 3A) */
+ #endif /* _ASM_SWAB_H */
diff --git a/target/linux/generic/patches-3.18/140-mtd-part-add-generic-parsing-of-linux-part-probe.patch b/target/linux/generic/patches-3.18/140-mtd-part-add-generic-parsing-of-linux-part-probe.patch
new file mode 100644
index 0000000..bd34f96
--- /dev/null
+++ b/target/linux/generic/patches-3.18/140-mtd-part-add-generic-parsing-of-linux-part-probe.patch
@@ -0,0 +1,175 @@
+From 173b0add0cff6558f950c0cb1eacfb729d482711 Mon Sep 17 00:00:00 2001
+From: Hauke Mehrtens <hauke@hauke-m.de>
+Date: Sun, 17 May 2015 18:48:38 +0200
+Subject: [PATCH 4/8] mtd: part: add generic parsing of linux,part-probe
+
+This moves the linux,part-probe device tree parsing code from
+physmap_of.c to mtdpart.c. Now all drivers can use this feature by just
+providing a reference to their device tree node in struct
+mtd_part_parser_data.
+
+Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>
+---
+ Documentation/devicetree/bindings/mtd/nand.txt | 16 ++++++++++
+ drivers/mtd/maps/physmap_of.c                  | 40 +-----------------------
+ drivers/mtd/mtdpart.c                          | 43 ++++++++++++++++++++++++++
+ 3 files changed, 60 insertions(+), 39 deletions(-)
+
+--- a/Documentation/devicetree/bindings/mtd/nand.txt
++++ b/Documentation/devicetree/bindings/mtd/nand.txt
+@@ -12,6 +12,22 @@
+ - nand-ecc-step-size: integer representing the number of data bytes
+ 		      that are covered by a single ECC step.
+ 
++- linux,part-probe: list of name as strings of the partition parser
++		    which should be used to parse the partition table.
++		    They will be tried in the specified ordering and
++		    the next one will be used if the previous one
++		    failed.
++
++		    Example: linux,part-probe = "cmdlinepart", "ofpart";
++
++		    This is also the default value, which will be used
++		    if this attribute is not specified. It could be
++		    that the flash driver in use overwrote the default
++		    value and uses some other default.
++
++		    Possible values are: bcm47xxpart, afs, ar7part,
++		    ofoldpart, ofpart, bcm63xxpart, RedBoot, cmdlinepart
++
+ The ECC strength and ECC step size properties define the correction capability
+ of a controller. Together, they say a controller can correct "{strength} bit
+ errors per {size} bytes".
+--- a/drivers/mtd/maps/physmap_of.c
++++ b/drivers/mtd/maps/physmap_of.c
+@@ -114,45 +114,9 @@ static struct mtd_info *obsolete_probe(s
+ static const char * const part_probe_types_def[] = {
+ 	"cmdlinepart", "RedBoot", "ofpart", "ofoldpart", NULL };
+ 
+-static const char * const *of_get_probes(struct device_node *dp)
+-{
+-	const char *cp;
+-	int cplen;
+-	unsigned int l;
+-	unsigned int count;
+-	const char **res;
+-
+-	cp = of_get_property(dp, "linux,part-probe", &cplen);
+-	if (cp == NULL)
+-		return part_probe_types_def;
+-
+-	count = 0;
+-	for (l = 0; l != cplen; l++)
+-		if (cp[l] == 0)
+-			count++;
+-
+-	res = kzalloc((count + 1)*sizeof(*res), GFP_KERNEL);
+-	count = 0;
+-	while (cplen > 0) {
+-		res[count] = cp;
+-		l = strlen(cp) + 1;
+-		cp += l;
+-		cplen -= l;
+-		count++;
+-	}
+-	return res;
+-}
+-
+-static void of_free_probes(const char * const *probes)
+-{
+-	if (probes != part_probe_types_def)
+-		kfree(probes);
+-}
+-
+ static struct of_device_id of_flash_match[];
+ static int of_flash_probe(struct platform_device *dev)
+ {
+-	const char * const *part_probe_types;
+ 	const struct of_device_id *match;
+ 	struct device_node *dp = dev->dev.of_node;
+ 	struct resource res;
+@@ -302,10 +266,8 @@ static int of_flash_probe(struct platfor
+ 		goto err_out;
+ 
+ 	ppdata.of_node = dp;
+-	part_probe_types = of_get_probes(dp);
+-	mtd_device_parse_register(info->cmtd, part_probe_types, &ppdata,
++	mtd_device_parse_register(info->cmtd, part_probe_types_def, &ppdata,
+ 			NULL, 0);
+-	of_free_probes(part_probe_types);
+ 
+ 	kfree(mtd_list);
+ 
+--- a/drivers/mtd/mtdpart.c
++++ b/drivers/mtd/mtdpart.c
+@@ -29,6 +29,7 @@
+ #include <linux/kmod.h>
+ #include <linux/mtd/mtd.h>
+ #include <linux/mtd/partitions.h>
++#include <linux/of.h>
+ #include <linux/err.h>
+ 
+ #include "mtdcore.h"
+@@ -702,6 +703,40 @@ void deregister_mtd_parser(struct mtd_pa
+ EXPORT_SYMBOL_GPL(deregister_mtd_parser);
+ 
+ /*
++ * Parses the linux,part-probe device tree property.
++ * When a non null value is returned it has to be freed with kfree() by
++ * the caller.
++ */
++static const char * const *of_get_probes(struct device_node *dp)
++{
++	const char *cp;
++	int cplen;
++	unsigned int l;
++	unsigned int count;
++	const char **res;
++
++	cp = of_get_property(dp, "linux,part-probe", &cplen);
++	if (cp == NULL)
++		return NULL;
++
++	count = 0;
++	for (l = 0; l != cplen; l++)
++		if (cp[l] == 0)
++			count++;
++
++	res = kzalloc((count + 1) * sizeof(*res), GFP_KERNEL);
++	count = 0;
++	while (cplen > 0) {
++		res[count] = cp;
++		l = strlen(cp) + 1;
++		cp += l;
++		cplen -= l;
++		count++;
++	}
++	return res;
++}
++
++/*
+  * Do not forget to update 'parse_mtd_partitions()' kerneldoc comment if you
+  * are changing this array!
+  */
+@@ -737,6 +772,13 @@ int parse_mtd_partitions(struct mtd_info
+ {
+ 	struct mtd_part_parser *parser;
+ 	int ret = 0;
++	const char *const *types_of = NULL;
++
++	if (data && data->of_node) {
++		types_of = of_get_probes(data->of_node);
++		if (types_of != NULL)
++			types = types_of;
++	}
+ 
+ 	if (!types)
+ 		types = default_mtd_part_types;
+@@ -755,6 +797,7 @@ int parse_mtd_partitions(struct mtd_info
+ 			break;
+ 		}
+ 	}
++	kfree(types_of);
+ 	return ret;
+ }
+ 
diff --git a/target/linux/generic/patches-3.18/180-usb-xhci-make-USB_XHCI_PLATFORM-selectable.patch b/target/linux/generic/patches-3.18/180-usb-xhci-make-USB_XHCI_PLATFORM-selectable.patch
new file mode 100644
index 0000000..a17e398
--- /dev/null
+++ b/target/linux/generic/patches-3.18/180-usb-xhci-make-USB_XHCI_PLATFORM-selectable.patch
@@ -0,0 +1,41 @@
+From 9612e686b235dc9e33c8dfb5e6d2ff2b2140fb9d Mon Sep 17 00:00:00 2001
+From: =?UTF-8?q?Rafa=C5=82=20Mi=C5=82ecki?= <zajec5@gmail.com>
+Date: Tue, 16 Jun 2015 21:01:30 +0200
+Subject: [PATCH V2] usb: xhci: make USB_XHCI_PLATFORM selectable
+MIME-Version: 1.0
+Content-Type: text/plain; charset=UTF-8
+Content-Transfer-Encoding: 8bit
+
+Right now xhci-plat-hcd can be built when using one of platform specific
+drivers only (mvebu/rcar). There shouldn't be such limitation as some
+platforms may not require any quirks and may want to just use a generic
+driver ("generic-xhci" / "xhci-hcd").
+
+Signed-off-by: Rafał Miłecki <zajec5@gmail.com>
+---
+Greg/Mathias: I'm not sure if it's more like USB subsystem stuff or xHCI
+Could you decide which one of you could pick that, please?
+
+V2: Drop useless "default n", thanks Sergei :)
+---
+ drivers/usb/host/Kconfig | 9 ++++++++-
+ 1 file changed, 8 insertions(+), 1 deletion(-)
+
+--- a/drivers/usb/host/Kconfig
++++ b/drivers/usb/host/Kconfig
+@@ -32,7 +32,14 @@ config USB_XHCI_PCI
+        default y
+ 
+ config USB_XHCI_PLATFORM
+-	tristate
++	tristate "Generic xHCI driver for a platform device"
++	---help---
++	  Adds an xHCI host driver for a generic platform device, which
++	  provides a memory space and an irq.
++	  It is also a prerequisite for platform specific drivers that
++	  implement some extra quirks.
++
++	  If unsure, say N.
+ 
+ config USB_XHCI_MVEBU
+ 	tristate "xHCI support for Marvell Armada 375/38x"
diff --git a/target/linux/generic/patches-3.18/190-cdc_ncm_add_support_for_moving_ndp_to_end_of_ncm_frame.patch b/target/linux/generic/patches-3.18/190-cdc_ncm_add_support_for_moving_ndp_to_end_of_ncm_frame.patch
new file mode 100644
index 0000000..09cbe0c
--- /dev/null
+++ b/target/linux/generic/patches-3.18/190-cdc_ncm_add_support_for_moving_ndp_to_end_of_ncm_frame.patch
@@ -0,0 +1,228 @@
+From 4a0e3e989d66bb7204b163d9cfaa7fa96d0f2023 Mon Sep 17 00:00:00 2001
+From: Enrico Mioso <mrkiko.rs@gmail.com>
+Date: Wed, 8 Jul 2015 13:05:57 +0200
+Subject: [PATCH] cdc_ncm: Add support for moving NDP to end of NCM frame
+
+NCM specs are not actually mandating a specific position in the frame for
+the NDP (Network Datagram Pointer). However, some Huawei devices will
+ignore our aggregates if it is not placed after the datagrams it points
+to. Add support for doing just this, in a per-device configurable way.
+While at it, update NCM subdrivers, disabling this functionality in all of
+them, except in huawei_cdc_ncm where it is enabled instead.
+We aren't making any distinction between different Huawei NCM devices,
+based on what the vendor driver does. Standard NCM devices are left
+unaffected: if they are compliant, they should be always usable, still
+stay on the safe side.
+
+This change has been tested and working with a Huawei E3131 device (which
+works regardless of NDP position), a Huawei E3531 (also working both
+ways) and an E3372 (which mandates NDP to be after indexed datagrams).
+
+V1->V2:
+- corrected wrong NDP acronym definition
+- fixed possible NULL pointer dereference
+- patch cleanup
+V2->V3:
+- Properly account for the NDP size when writing new packets to SKB
+
+Signed-off-by: Enrico Mioso <mrkiko.rs@gmail.com>
+Signed-off-by: David S. Miller <davem@davemloft.net>
+---
+ drivers/net/usb/cdc_mbim.c       |  2 +-
+ drivers/net/usb/cdc_ncm.c        | 61 ++++++++++++++++++++++++++++++++++++----
+ drivers/net/usb/huawei_cdc_ncm.c |  7 +++--
+ include/linux/usb/cdc_ncm.h      |  7 ++++-
+ 4 files changed, 67 insertions(+), 10 deletions(-)
+
+--- a/drivers/net/usb/cdc_mbim.c
++++ b/drivers/net/usb/cdc_mbim.c
+@@ -158,7 +158,7 @@ static int cdc_mbim_bind(struct usbnet *
+ 	if (!cdc_ncm_comm_intf_is_mbim(intf->cur_altsetting))
+ 		goto err;
+ 
+-	ret = cdc_ncm_bind_common(dev, intf, data_altsetting);
++	ret = cdc_ncm_bind_common(dev, intf, data_altsetting, 0);
+ 	if (ret)
+ 		goto err;
+ 
+--- a/drivers/net/usb/cdc_ncm.c
++++ b/drivers/net/usb/cdc_ncm.c
+@@ -684,10 +684,12 @@ static void cdc_ncm_free(struct cdc_ncm_
+ 		ctx->tx_curr_skb = NULL;
+ 	}
+ 
++	kfree(ctx->delayed_ndp16);
++
+ 	kfree(ctx);
+ }
+ 
+-int cdc_ncm_bind_common(struct usbnet *dev, struct usb_interface *intf, u8 data_altsetting)
++int cdc_ncm_bind_common(struct usbnet *dev, struct usb_interface *intf, u8 data_altsetting, int drvflags)
+ {
+ 	const struct usb_cdc_union_desc *union_desc = NULL;
+ 	struct cdc_ncm_ctx *ctx;
+@@ -855,6 +857,17 @@ advance:
+ 	/* finish setting up the device specific data */
+ 	cdc_ncm_setup(dev);
+ 
++	/* Device-specific flags */
++	ctx->drvflags = drvflags;
++
++	/* Allocate the delayed NDP if needed. */
++	if (ctx->drvflags & CDC_NCM_FLAG_NDP_TO_END) {
++		ctx->delayed_ndp16 = kzalloc(ctx->max_ndp_size, GFP_KERNEL);
++		if (!ctx->delayed_ndp16)
++			goto error2;
++		dev_info(&intf->dev, "NDP will be placed at end of frame for this device.");
++	}
++
+ 	/* override ethtool_ops */
+ 	dev->net->ethtool_ops = &cdc_ncm_ethtool_ops;
+ 
+@@ -954,8 +967,11 @@ static int cdc_ncm_bind(struct usbnet *d
+ 	if (cdc_ncm_select_altsetting(intf) != CDC_NCM_COMM_ALTSETTING_NCM)
+ 		return -ENODEV;
+ 
+-	/* The NCM data altsetting is fixed */
+-	ret = cdc_ncm_bind_common(dev, intf, CDC_NCM_DATA_ALTSETTING_NCM);
++	/* The NCM data altsetting is fixed, so we hard-coded it.
++	 * Additionally, generic NCM devices are assumed to accept arbitrarily
++	 * placed NDP.
++	 */
++	ret = cdc_ncm_bind_common(dev, intf, CDC_NCM_DATA_ALTSETTING_NCM, 0);
+ 
+ 	/*
+ 	 * We should get an event when network connection is "connected" or
+@@ -986,6 +1002,14 @@ static struct usb_cdc_ncm_ndp16 *cdc_ncm
+ 	struct usb_cdc_ncm_nth16 *nth16 = (void *)skb->data;
+ 	size_t ndpoffset = le16_to_cpu(nth16->wNdpIndex);
+ 
++	/* If NDP should be moved to the end of the NCM package, we can't follow the
++	* NTH16 header as we would normally do. NDP isn't written to the SKB yet, and
++	* the wNdpIndex field in the header is actually not consistent with reality. It will be later.
++	*/
++	if (ctx->drvflags & CDC_NCM_FLAG_NDP_TO_END)
++		if (ctx->delayed_ndp16->dwSignature == sign)
++			return ctx->delayed_ndp16;
++
+ 	/* follow the chain of NDPs, looking for a match */
+ 	while (ndpoffset) {
+ 		ndp16 = (struct usb_cdc_ncm_ndp16 *)(skb->data + ndpoffset);
+@@ -995,7 +1019,8 @@ static struct usb_cdc_ncm_ndp16 *cdc_ncm
+ 	}
+ 
+ 	/* align new NDP */
+-	cdc_ncm_align_tail(skb, ctx->tx_ndp_modulus, 0, ctx->tx_max);
++	if (!(ctx->drvflags & CDC_NCM_FLAG_NDP_TO_END))
++		cdc_ncm_align_tail(skb, ctx->tx_ndp_modulus, 0, ctx->tx_max);
+ 
+ 	/* verify that there is room for the NDP and the datagram (reserve) */
+ 	if ((ctx->tx_max - skb->len - reserve) < ctx->max_ndp_size)
+@@ -1008,7 +1033,11 @@ static struct usb_cdc_ncm_ndp16 *cdc_ncm
+ 		nth16->wNdpIndex = cpu_to_le16(skb->len);
+ 
+ 	/* push a new empty NDP */
+-	ndp16 = (struct usb_cdc_ncm_ndp16 *)memset(skb_put(skb, ctx->max_ndp_size), 0, ctx->max_ndp_size);
++	if (!(ctx->drvflags & CDC_NCM_FLAG_NDP_TO_END))
++		ndp16 = (struct usb_cdc_ncm_ndp16 *)memset(skb_put(skb, ctx->max_ndp_size), 0, ctx->max_ndp_size);
++	else
++		ndp16 = ctx->delayed_ndp16;
++
+ 	ndp16->dwSignature = sign;
+ 	ndp16->wLength = cpu_to_le16(sizeof(struct usb_cdc_ncm_ndp16) + sizeof(struct usb_cdc_ncm_dpe16));
+ 	return ndp16;
+@@ -1023,6 +1052,15 @@ cdc_ncm_fill_tx_frame(struct usbnet *dev
+ 	struct sk_buff *skb_out;
+ 	u16 n = 0, index, ndplen;
+ 	u8 ready2send = 0;
++	u32 delayed_ndp_size;
++
++	/* When our NDP gets written in cdc_ncm_ndp(), then skb_out->len gets updated
++	 * accordingly. Otherwise, we should check here.
++	 */
++	if (ctx->drvflags & CDC_NCM_FLAG_NDP_TO_END)
++		delayed_ndp_size = ctx->max_ndp_size;
++	else
++		delayed_ndp_size = 0;
+ 
+ 	/* if there is a remaining skb, it gets priority */
+ 	if (skb != NULL) {
+@@ -1077,7 +1115,7 @@ cdc_ncm_fill_tx_frame(struct usbnet *dev
+ 		cdc_ncm_align_tail(skb_out,  ctx->tx_modulus, ctx->tx_remainder, ctx->tx_max);
+ 
+ 		/* check if we had enough room left for both NDP and frame */
+-		if (!ndp16 || skb_out->len + skb->len > ctx->tx_max) {
++		if (!ndp16 || skb_out->len + skb->len + delayed_ndp_size > ctx->tx_max) {
+ 			if (n == 0) {
+ 				/* won't fit, MTU problem? */
+ 				dev_kfree_skb_any(skb);
+@@ -1150,6 +1188,17 @@ cdc_ncm_fill_tx_frame(struct usbnet *dev
+ 		/* variables will be reset at next call */
+ 	}
+ 
++	/* If requested, put NDP at end of frame. */
++	if (ctx->drvflags & CDC_NCM_FLAG_NDP_TO_END) {
++		nth16 = (struct usb_cdc_ncm_nth16 *)skb_out->data;
++		cdc_ncm_align_tail(skb_out, ctx->tx_ndp_modulus, 0, ctx->tx_max);
++		nth16->wNdpIndex = cpu_to_le16(skb_out->len);
++		memcpy(skb_put(skb_out, ctx->max_ndp_size), ctx->delayed_ndp16, ctx->max_ndp_size);
++
++		/* Zero out delayed NDP - signature checking will naturally fail. */
++		ndp16 = memset(ctx->delayed_ndp16, 0, ctx->max_ndp_size);
++	}
++
+ 	/* If collected data size is less or equal ctx->min_tx_pkt
+ 	 * bytes, we send buffers as it is. If we get more data, it
+ 	 * would be more efficient for USB HS mobile device with DMA
+--- a/drivers/net/usb/huawei_cdc_ncm.c
++++ b/drivers/net/usb/huawei_cdc_ncm.c
+@@ -73,11 +73,14 @@ static int huawei_cdc_ncm_bind(struct us
+ 	struct usb_driver *subdriver = ERR_PTR(-ENODEV);
+ 	int ret = -ENODEV;
+ 	struct huawei_cdc_ncm_state *drvstate = (void *)&usbnet_dev->data;
++	int drvflags = 0;
+ 
+ 	/* altsetting should always be 1 for NCM devices - so we hard-coded
+-	 * it here
++	 * it here. Some huawei devices will need the NDP part of the NCM package to
++	 * be at the end of the frame.
+ 	 */
+-	ret = cdc_ncm_bind_common(usbnet_dev, intf, 1);
++	drvflags |= CDC_NCM_FLAG_NDP_TO_END;
++	ret = cdc_ncm_bind_common(usbnet_dev, intf, 1, drvflags);
+ 	if (ret)
+ 		goto err;
+ 
+--- a/include/linux/usb/cdc_ncm.h
++++ b/include/linux/usb/cdc_ncm.h
+@@ -80,6 +80,9 @@
+ #define CDC_NCM_TIMER_INTERVAL_MIN		5UL
+ #define CDC_NCM_TIMER_INTERVAL_MAX		(U32_MAX / NSEC_PER_USEC)
+ 
++/* Driver flags */
++#define CDC_NCM_FLAG_NDP_TO_END	0x02		/* NDP is placed at end of frame */
++
+ #define cdc_ncm_comm_intf_is_mbim(x)  ((x)->desc.bInterfaceSubClass == USB_CDC_SUBCLASS_MBIM && \
+ 				       (x)->desc.bInterfaceProtocol == USB_CDC_PROTO_NONE)
+ #define cdc_ncm_data_intf_is_mbim(x)  ((x)->desc.bInterfaceProtocol == USB_CDC_MBIM_PROTO_NTB)
+@@ -103,9 +106,11 @@ struct cdc_ncm_ctx {
+ 
+ 	spinlock_t mtx;
+ 	atomic_t stop;
++	int drvflags;
+ 
+ 	u32 timer_interval;
+ 	u32 max_ndp_size;
++	struct usb_cdc_ncm_ndp16 *delayed_ndp16;
+ 
+ 	u32 tx_timer_pending;
+ 	u32 tx_curr_frame_num;
+@@ -133,7 +138,7 @@ struct cdc_ncm_ctx {
+ };
+ 
+ u8 cdc_ncm_select_altsetting(struct usb_interface *intf);
+-int cdc_ncm_bind_common(struct usbnet *dev, struct usb_interface *intf, u8 data_altsetting);
++int cdc_ncm_bind_common(struct usbnet *dev, struct usb_interface *intf, u8 data_altsetting, int drvflags);
+ void cdc_ncm_unbind(struct usbnet *dev, struct usb_interface *intf);
+ struct sk_buff *cdc_ncm_fill_tx_frame(struct usbnet *dev, struct sk_buff *skb, __le32 sign);
+ int cdc_ncm_rx_verify_nth16(struct cdc_ncm_ctx *ctx, struct sk_buff *skb_in);
diff --git a/target/linux/generic/patches-3.18/191-usb-ehci-orion-fix-probe-for-GENERIC_PHY.patch b/target/linux/generic/patches-3.18/191-usb-ehci-orion-fix-probe-for-GENERIC_PHY.patch
new file mode 100644
index 0000000..5a3dc06
--- /dev/null
+++ b/target/linux/generic/patches-3.18/191-usb-ehci-orion-fix-probe-for-GENERIC_PHY.patch
@@ -0,0 +1,35 @@
+From a95f03e51471dbdbafd3391991d867ac2358ed02 Mon Sep 17 00:00:00 2001
+From: Jonas Gorski <jogo@openwrt.org>
+Date: Sun, 23 Aug 2015 14:23:29 +0200
+Subject: [PATCH] usb: ehci-orion: fix probe for !GENERIC_PHY
+
+Commit d445913ce0ab7f ("usb: ehci-orion: add optional PHY support")
+added support for optional phys, but devm_phy_optional_get returns
+-ENOSYS if GENERIC_PHY is not enabled.
+
+This causes probe failures, even when there are no phys specified:
+
+[    1.443365] orion-ehci f1058000.usb: init f1058000.usb fail, -38
+[    1.449403] orion-ehci: probe of f1058000.usb failed with error -38
+
+Similar to dwc3, treat -ENOSYS as no phy.
+
+Fixes: d445913ce0ab7f ("usb: ehci-orion: add optional PHY support")
+
+Signed-off-by: Jonas Gorski <jogo@openwrt.org>
+---
+ drivers/usb/host/ehci-orion.c | 3 ++-
+ 1 file changed, 2 insertions(+), 1 deletion(-)
+
+--- a/drivers/usb/host/ehci-orion.c
++++ b/drivers/usb/host/ehci-orion.c
+@@ -226,7 +226,8 @@ static int ehci_orion_drv_probe(struct p
+ 	priv->phy = devm_phy_optional_get(&pdev->dev, "usb");
+ 	if (IS_ERR(priv->phy)) {
+ 		err = PTR_ERR(priv->phy);
+-		goto err_phy_get;
++		if (err != -ENOSYS)
++			goto err_phy_get;
+ 	} else {
+ 		err = phy_init(priv->phy);
+ 		if (err)
diff --git a/target/linux/generic/patches-3.18/200-fix_localversion.patch b/target/linux/generic/patches-3.18/200-fix_localversion.patch
new file mode 100644
index 0000000..70228bb
--- /dev/null
+++ b/target/linux/generic/patches-3.18/200-fix_localversion.patch
@@ -0,0 +1,11 @@
+--- a/scripts/setlocalversion
++++ b/scripts/setlocalversion
+@@ -165,7 +165,7 @@ else
+ 	# annotated or signed tagged state (as git describe only
+ 	# looks at signed or annotated tags - git tag -a/-s) and
+ 	# LOCALVERSION= is not specified
+-	if test "${LOCALVERSION+set}" != "set"; then
++	if test "${CONFIG_LOCALVERSION+set}" != "set"; then
+ 		scm=$(scm_version --short)
+ 		res="$res${scm:++}"
+ 	fi
diff --git a/target/linux/generic/patches-3.18/201-extra_optimization.patch b/target/linux/generic/patches-3.18/201-extra_optimization.patch
new file mode 100644
index 0000000..7ec93a4
--- /dev/null
+++ b/target/linux/generic/patches-3.18/201-extra_optimization.patch
@@ -0,0 +1,14 @@
+--- a/Makefile
++++ b/Makefile
+@@ -612,9 +612,9 @@ include $(srctree)/arch/$(SRCARCH)/Makef
+ KBUILD_CFLAGS	+= $(call cc-option,-fno-delete-null-pointer-checks,)
+ 
+ ifdef CONFIG_CC_OPTIMIZE_FOR_SIZE
+-KBUILD_CFLAGS	+= -Os $(call cc-disable-warning,maybe-uninitialized,)
++KBUILD_CFLAGS	+= -Os $(EXTRA_OPTIMIZATION) $(call cc-disable-warning,maybe-uninitialized,)
+ else
+-KBUILD_CFLAGS	+= -O2
++KBUILD_CFLAGS	+= -O2 -fno-reorder-blocks -fno-tree-ch $(EXTRA_OPTIMIZATION)
+ endif
+ 
+ # Tell gcc to never replace conditional load with a non-conditional one
diff --git a/target/linux/generic/patches-3.18/202-reduce_module_size.patch b/target/linux/generic/patches-3.18/202-reduce_module_size.patch
new file mode 100644
index 0000000..b98ea4e
--- /dev/null
+++ b/target/linux/generic/patches-3.18/202-reduce_module_size.patch
@@ -0,0 +1,11 @@
+--- a/Makefile
++++ b/Makefile
+@@ -409,7 +409,7 @@ KBUILD_CFLAGS_KERNEL :=
+ KBUILD_AFLAGS   := -D__ASSEMBLY__
+ KBUILD_AFLAGS_MODULE  := -DMODULE
+ KBUILD_CFLAGS_MODULE  := -DMODULE
+-KBUILD_LDFLAGS_MODULE := -T $(srctree)/scripts/module-common.lds
++KBUILD_LDFLAGS_MODULE = -T $(srctree)/scripts/module-common.lds $(if $(CONFIG_PROFILING),,-s)
+ 
+ # Read KERNELRELEASE from include/config/kernel.release (if it exists)
+ KERNELRELEASE = $(shell cat include/config/kernel.release 2> /dev/null)
diff --git a/target/linux/generic/patches-3.18/203-kallsyms_uncompressed.patch b/target/linux/generic/patches-3.18/203-kallsyms_uncompressed.patch
new file mode 100644
index 0000000..b9d8220
--- /dev/null
+++ b/target/linux/generic/patches-3.18/203-kallsyms_uncompressed.patch
@@ -0,0 +1,108 @@
+--- a/scripts/kallsyms.c
++++ b/scripts/kallsyms.c
+@@ -58,6 +58,7 @@ static struct addr_range percpu_range =
+ static struct sym_entry *table;
+ static unsigned int table_size, table_cnt;
+ static int all_symbols = 0;
++static int uncompressed = 0;
+ static int absolute_percpu = 0;
+ static char symbol_prefix_char = '\0';
+ static unsigned long long kernel_start_addr = 0;
+@@ -392,6 +393,9 @@ static void write_src(void)
+ 
+ 	free(markers);
+ 
++	if (uncompressed)
++		return;
++
+ 	output_label("kallsyms_token_table");
+ 	off = 0;
+ 	for (i = 0; i < 256; i++) {
+@@ -450,6 +454,9 @@ static void *find_token(unsigned char *s
+ {
+ 	int i;
+ 
++	if (uncompressed)
++		return NULL;
++
+ 	for (i = 0; i < len - 1; i++) {
+ 		if (str[i] == token[0] && str[i+1] == token[1])
+ 			return &str[i];
+@@ -522,6 +529,9 @@ static void optimize_result(void)
+ {
+ 	int i, best;
+ 
++	if (uncompressed)
++		return;
++
+ 	/* using the '\0' symbol last allows compress_symbols to use standard
+ 	 * fast string functions */
+ 	for (i = 255; i >= 0; i--) {
+@@ -692,7 +702,9 @@ int main(int argc, char **argv)
+ 			} else if (strncmp(argv[i], "--page-offset=", 14) == 0) {
+ 				const char *p = &argv[i][14];
+ 				kernel_start_addr = strtoull(p, NULL, 16);
+-			} else
++			} else if (strcmp(argv[i], "--uncompressed") == 0)
++				uncompressed = 1;
++			else
+ 				usage();
+ 		}
+ 	} else if (argc != 1)
+--- a/init/Kconfig
++++ b/init/Kconfig
+@@ -1338,6 +1338,17 @@ config SYSCTL_ARCH_UNALIGN_ALLOW
+ 	  the unaligned access emulation.
+ 	  see arch/parisc/kernel/unaligned.c for reference
+ 
++config KALLSYMS_UNCOMPRESSED
++	bool "Keep kallsyms uncompressed"
++	depends on KALLSYMS
++	help
++		Normally kallsyms contains compressed symbols (using a token table),
++		reducing the uncompressed kernel image size. Keeping the symbol table
++		uncompressed significantly improves the size of this part in compressed
++		kernel images.
++
++		Say N unless you need compressed kernel images to be small.
++
+ config HAVE_PCSPKR_PLATFORM
+ 	bool
+ 
+--- a/scripts/link-vmlinux.sh
++++ b/scripts/link-vmlinux.sh
+@@ -90,6 +90,10 @@ kallsyms()
+ 		kallsymopt="${kallsymopt} --absolute-percpu"
+ 	fi
+ 
++	if [ -n "${CONFIG_KALLSYMS_UNCOMPRESSED}" ]; then
++		kallsymopt="${kallsymopt} --uncompressed"
++	fi
++
+ 	local aflags="${KBUILD_AFLAGS} ${KBUILD_AFLAGS_KERNEL}               \
+ 		      ${NOSTDINC_FLAGS} ${LINUXINCLUDE} ${KBUILD_CPPFLAGS}"
+ 
+--- a/kernel/kallsyms.c
++++ b/kernel/kallsyms.c
+@@ -109,6 +109,11 @@ static unsigned int kallsyms_expand_symb
+ 	 * For every byte on the compressed symbol data, copy the table
+ 	 * entry for that byte.
+ 	 */
++#ifdef CONFIG_KALLSYMS_UNCOMPRESSED
++	memcpy(result, data + 1, len - 1);
++	result += len - 1;
++	len = 0;
++#endif
+ 	while (len) {
+ 		tptr = &kallsyms_token_table[kallsyms_token_index[*data]];
+ 		data++;
+@@ -141,6 +146,9 @@ tail:
+  */
+ static char kallsyms_get_symbol_type(unsigned int off)
+ {
++#ifdef CONFIG_KALLSYMS_UNCOMPRESSED
++	return kallsyms_names[off + 1];
++#endif
+ 	/*
+ 	 * Get just the first code, look it up in the token table,
+ 	 * and return the first char from this token.
diff --git a/target/linux/generic/patches-3.18/204-module_strip.patch b/target/linux/generic/patches-3.18/204-module_strip.patch
new file mode 100644
index 0000000..09bffe0
--- /dev/null
+++ b/target/linux/generic/patches-3.18/204-module_strip.patch
@@ -0,0 +1,194 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Subject: [PATCH] build: add a hack for removing non-essential module info
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+---
+--- a/include/linux/module.h
++++ b/include/linux/module.h
+@@ -84,9 +84,10 @@ void trim_init_extable(struct module *m)
+ 
+ /* Generic info of form tag = "info" */
+ #define MODULE_INFO(tag, info) __MODULE_INFO(tag, tag, info)
++#define MODULE_INFO_STRIP(tag, info) __MODULE_INFO_STRIP(tag, tag, info)
+ 
+ /* For userspace: you can also call me... */
+-#define MODULE_ALIAS(_alias) MODULE_INFO(alias, _alias)
++#define MODULE_ALIAS(_alias) MODULE_INFO_STRIP(alias, _alias)
+ 
+ /* Soft module dependencies. See man modprobe.d for details.
+  * Example: MODULE_SOFTDEP("pre: module-foo module-bar post: module-baz")
+@@ -127,12 +128,12 @@ void trim_init_extable(struct module *m)
+  * Author(s), use "Name <email>" or just "Name", for multiple
+  * authors use multiple MODULE_AUTHOR() statements/lines.
+  */
+-#define MODULE_AUTHOR(_author) MODULE_INFO(author, _author)
++#define MODULE_AUTHOR(_author) MODULE_INFO_STRIP(author, _author)
+ 
+ /* What your module does. */
+-#define MODULE_DESCRIPTION(_description) MODULE_INFO(description, _description)
++#define MODULE_DESCRIPTION(_description) MODULE_INFO_STRIP(description, _description)
+ 
+-#ifdef MODULE
++#if defined(MODULE) && !defined(CONFIG_MODULE_STRIPPED)
+ /* Creates an alias so file2alias.c can find device table. */
+ #define MODULE_DEVICE_TABLE(type, name)					\
+   extern const struct type##_device_id __mod_##type##__##name##_device_table \
+@@ -159,7 +160,9 @@ void trim_init_extable(struct module *m)
+  */
+ 
+ #if defined(MODULE) || !defined(CONFIG_SYSFS)
+-#define MODULE_VERSION(_version) MODULE_INFO(version, _version)
++#define MODULE_VERSION(_version) MODULE_INFO_STRIP(version, _version)
++#elif defined(CONFIG_MODULE_STRIPPED)
++#define MODULE_VERSION(_version) __MODULE_INFO_DISABLED(version)
+ #else
+ #define MODULE_VERSION(_version)					\
+ 	static struct module_version_attribute ___modver_attr = {	\
+@@ -181,7 +184,7 @@ void trim_init_extable(struct module *m)
+ /* Optional firmware file (or files) needed by the module
+  * format is simply firmware file name.  Multiple firmware
+  * files require multiple MODULE_FIRMWARE() specifiers */
+-#define MODULE_FIRMWARE(_firmware) MODULE_INFO(firmware, _firmware)
++#define MODULE_FIRMWARE(_firmware) MODULE_INFO_STRIP(firmware, _firmware)
+ 
+ /* Given an address, look for it in the exception tables */
+ const struct exception_table_entry *search_exception_tables(unsigned long add);
+--- a/include/linux/moduleparam.h
++++ b/include/linux/moduleparam.h
+@@ -16,6 +16,16 @@
+ /* Chosen so that structs with an unsigned long line up. */
+ #define MAX_PARAM_PREFIX_LEN (64 - sizeof(unsigned long))
+ 
++/* This struct is here for syntactic coherency, it is not used */
++#define __MODULE_INFO_DISABLED(name)					  \
++  struct __UNIQUE_ID(name) {}
++
++#ifdef CONFIG_MODULE_STRIPPED
++#define __MODULE_INFO_STRIP(tag, name, info) __MODULE_INFO_DISABLED(name)
++#else
++#define __MODULE_INFO_STRIP(tag, name, info) __MODULE_INFO(tag, name, info)
++#endif
++
+ #ifdef MODULE
+ #define __MODULE_INFO(tag, name, info)					  \
+ static const char __UNIQUE_ID(name)[]					  \
+@@ -23,8 +33,7 @@ static const char __UNIQUE_ID(name)[]
+   = __stringify(tag) "=" info
+ #else  /* !MODULE */
+ /* This struct is here for syntactic coherency, it is not used */
+-#define __MODULE_INFO(tag, name, info)					  \
+-  struct __UNIQUE_ID(name) {}
++#define __MODULE_INFO(tag, name, info) __MODULE_INFO_DISABLED(name)
+ #endif
+ #define __MODULE_PARM_TYPE(name, _type)					  \
+   __MODULE_INFO(parmtype, name##type, #name ":" _type)
+@@ -32,7 +41,7 @@ static const char __UNIQUE_ID(name)[]
+ /* One for each parameter, describing how to use it.  Some files do
+    multiple of these per line, so can't just use MODULE_INFO. */
+ #define MODULE_PARM_DESC(_parm, desc) \
+-	__MODULE_INFO(parm, _parm, #_parm ":" desc)
++	__MODULE_INFO_STRIP(parm, _parm, #_parm ":" desc)
+ 
+ struct kernel_param;
+ 
+--- a/init/Kconfig
++++ b/init/Kconfig
+@@ -1987,6 +1987,13 @@ config MODULE_COMPRESS_XZ
+ 
+ endchoice
+ 
++config MODULE_STRIPPED
++	bool "Reduce module size"
++	depends on MODULES
++	help
++	  Remove module parameter descriptions, author info, version, aliases,
++	  device tables, etc.
++
+ endif # MODULES
+ 
+ config INIT_ALL_POSSIBLE
+--- a/kernel/module.c
++++ b/kernel/module.c
+@@ -2670,6 +2670,7 @@ static struct module *setup_load_info(st
+ 
+ static int check_modinfo(struct module *mod, struct load_info *info, int flags)
+ {
++#ifndef CONFIG_MODULE_STRIPPED
+ 	const char *modmagic = get_modinfo(info, "vermagic");
+ 	int err;
+ 
+@@ -2695,6 +2696,7 @@ static int check_modinfo(struct module *
+ 		pr_warn("%s: module is from the staging directory, the quality "
+ 			"is unknown, you have been warned.\n", mod->name);
+ 	}
++#endif
+ 
+ 	/* Set up license info based on the info section */
+ 	set_license(mod, get_modinfo(info, "license"));
+--- a/scripts/mod/modpost.c
++++ b/scripts/mod/modpost.c
+@@ -1726,7 +1726,9 @@ static void read_symbols(char *modname)
+ 		symname = remove_dot(info.strtab + sym->st_name);
+ 
+ 		handle_modversions(mod, &info, sym, symname);
++#ifndef CONFIG_MODULE_STRIPPED
+ 		handle_moddevtable(mod, &info, sym, symname);
++#endif
+ 	}
+ 	if (!is_vmlinux(modname) ||
+ 	     (is_vmlinux(modname) && vmlinux_section_warnings))
+@@ -1870,7 +1872,9 @@ static void add_header(struct buffer *b,
+ 	buf_printf(b, "#include <linux/vermagic.h>\n");
+ 	buf_printf(b, "#include <linux/compiler.h>\n");
+ 	buf_printf(b, "\n");
++#ifndef CONFIG_MODULE_STRIPPED
+ 	buf_printf(b, "MODULE_INFO(vermagic, VERMAGIC_STRING);\n");
++#endif
+ 	buf_printf(b, "\n");
+ 	buf_printf(b, "__visible struct module __this_module\n");
+ 	buf_printf(b, "__attribute__((section(\".gnu.linkonce.this_module\"))) = {\n");
+@@ -1887,16 +1891,20 @@ static void add_header(struct buffer *b,
+ 
+ static void add_intree_flag(struct buffer *b, int is_intree)
+ {
++#ifndef CONFIG_MODULE_STRIPPED
+ 	if (is_intree)
+ 		buf_printf(b, "\nMODULE_INFO(intree, \"Y\");\n");
++#endif
+ }
+ 
+ static void add_staging_flag(struct buffer *b, const char *name)
+ {
++#ifndef CONFIG_MODULE_STRIPPED
+ 	static const char *staging_dir = "drivers/staging";
+ 
+ 	if (strncmp(staging_dir, name, strlen(staging_dir)) == 0)
+ 		buf_printf(b, "\nMODULE_INFO(staging, \"Y\");\n");
++#endif
+ }
+ 
+ /**
+@@ -1989,11 +1997,13 @@ static void add_depends(struct buffer *b
+ 
+ static void add_srcversion(struct buffer *b, struct module *mod)
+ {
++#ifndef CONFIG_MODULE_STRIPPED
+ 	if (mod->srcversion[0]) {
+ 		buf_printf(b, "\n");
+ 		buf_printf(b, "MODULE_INFO(srcversion, \"%s\");\n",
+ 			   mod->srcversion);
+ 	}
++#endif
+ }
+ 
+ static void write_if_changed(struct buffer *b, const char *fname)
+@@ -2224,7 +2234,9 @@ int main(int argc, char **argv)
+ 		add_staging_flag(&buf, mod->name);
+ 		err |= add_versions(&buf, mod);
+ 		add_depends(&buf, mod, modules);
++#ifndef CONFIG_MODULE_STRIPPED
+ 		add_moddevtable(&buf, mod);
++#endif
+ 		add_srcversion(&buf, mod);
+ 
+ 		sprintf(fname, "%s.mod.c", mod->name);
diff --git a/target/linux/generic/patches-3.18/205-backtrace_module_info.patch b/target/linux/generic/patches-3.18/205-backtrace_module_info.patch
new file mode 100644
index 0000000..f83b21e
--- /dev/null
+++ b/target/linux/generic/patches-3.18/205-backtrace_module_info.patch
@@ -0,0 +1,36 @@
+--- a/lib/vsprintf.c
++++ b/lib/vsprintf.c
+@@ -614,8 +614,10 @@ char *symbol_string(char *buf, char *end
+ 		    struct printf_spec spec, const char *fmt)
+ {
+ 	unsigned long value;
+-#ifdef CONFIG_KALLSYMS
+ 	char sym[KSYM_SYMBOL_LEN];
++#ifndef CONFIG_KALLSYMS
++	struct module *mod;
++	int len;
+ #endif
+ 
+ 	if (fmt[1] == 'R')
+@@ -629,15 +631,15 @@ char *symbol_string(char *buf, char *end
+ 		sprint_symbol(sym, value);
+ 	else
+ 		sprint_symbol_no_offset(sym, value);
+-
+-	return string(buf, end, sym, spec);
+ #else
+-	spec.field_width = 2 * sizeof(void *);
+-	spec.flags |= SPECIAL | SMALL | ZEROPAD;
+-	spec.base = 16;
++	len = snprintf(sym, sizeof(sym), "0x%lx", value);
+ 
+-	return number(buf, end, value, spec);
++	mod = __module_address(value);
++	if (mod)
++		snprintf(sym + len, sizeof(sym) - len, " [%s@%p+0x%x]",
++			 mod->name, mod->module_core, mod->core_size);
+ #endif
++	return string(buf, end, sym, spec);
+ }
+ 
+ static noinline_for_stack
diff --git a/target/linux/generic/patches-3.18/210-darwin_scripts_include.patch b/target/linux/generic/patches-3.18/210-darwin_scripts_include.patch
new file mode 100644
index 0000000..dc554de
--- /dev/null
+++ b/target/linux/generic/patches-3.18/210-darwin_scripts_include.patch
@@ -0,0 +1,3088 @@
+--- a/scripts/kallsyms.c
++++ b/scripts/kallsyms.c
+@@ -22,6 +22,35 @@
+ #include <stdlib.h>
+ #include <string.h>
+ #include <ctype.h>
++#ifdef __APPLE__
++/* Darwin has no memmem implementation, this one is ripped of the uClibc-0.9.28 source */
++void *memmem (const void *haystack, size_t haystack_len,
++                          const void *needle,  size_t needle_len)
++{
++  const char *begin;
++  const char *const last_possible
++    = (const char *) haystack + haystack_len - needle_len;
++
++  if (needle_len == 0)
++    /* The first occurrence of the empty string is deemed to occur at
++       the beginning of the string.  */
++    return (void *) haystack;
++
++  /* Sanity check, otherwise the loop might search through the whole
++     memory.  */
++  if (__builtin_expect (haystack_len < needle_len, 0))
++    return NULL;
++
++  for (begin = (const char *) haystack; begin <= last_possible; ++begin)
++    if (begin[0] == ((const char *) needle)[0] &&
++        !memcmp ((const void *) &begin[1],
++                 (const void *) ((const char *) needle + 1),
++                 needle_len - 1))
++      return (void *) begin;
++
++  return NULL;
++}
++#endif
+ 
+ #ifndef ARRAY_SIZE
+ #define ARRAY_SIZE(arr) (sizeof(arr) / sizeof(arr[0]))
+--- a/scripts/kconfig/Makefile
++++ b/scripts/kconfig/Makefile
+@@ -151,6 +151,9 @@ check-lxdialog  := $(srctree)/$(src)/lxd
+ # we really need to do so. (Do not call gcc as part of make mrproper)
+ HOST_EXTRACFLAGS += $(shell $(CONFIG_SHELL) $(check-lxdialog) -ccflags) \
+                     -DLOCALE
++ifeq ($(shell uname -s),Darwin)
++HOST_LOADLIBES  += -lncurses
++endif
+ 
+ # ===========================================================================
+ # Shared Makefile for the various kconfig executables:
+--- a/scripts/mod/mk_elfconfig.c
++++ b/scripts/mod/mk_elfconfig.c
+@@ -1,7 +1,11 @@
+ #include <stdio.h>
+ #include <stdlib.h>
+ #include <string.h>
++#ifndef __APPLE__
+ #include <elf.h>
++#else
++#include "elf.h"
++#endif
+ 
+ int
+ main(int argc, char **argv)
+--- a/scripts/mod/modpost.h
++++ b/scripts/mod/modpost.h
+@@ -7,7 +7,11 @@
+ #include <sys/mman.h>
+ #include <fcntl.h>
+ #include <unistd.h>
++#if !(defined(__APPLE__) || defined(__CYGWIN__))
+ #include <elf.h>
++#else
++#include "elf.h"
++#endif
+ 
+ #include "elfconfig.h"
+ 
+--- /dev/null
++++ b/scripts/mod/elf.h
+@@ -0,0 +1,3007 @@
++/* This file defines standard ELF types, structures, and macros.
++   Copyright (C) 1995-2012 Free Software Foundation, Inc.
++   This file is part of the GNU C Library.
++
++   The GNU C Library is free software; you can redistribute it and/or
++   modify it under the terms of the GNU Lesser General Public
++   License as published by the Free Software Foundation; either
++   version 2.1 of the License, or (at your option) any later version.
++
++   The GNU C Library is distributed in the hope that it will be useful,
++   but WITHOUT ANY WARRANTY; without even the implied warranty of
++   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
++   Lesser General Public License for more details.
++
++   You should have received a copy of the GNU Lesser General Public
++   License along with the GNU C Library; if not, see
++   <http://www.gnu.org/licenses/>.  */
++
++#ifndef _ELF_H
++#define	_ELF_H 1
++
++/* Standard ELF types.  */
++
++#include <stdint.h>
++
++/* Type for a 16-bit quantity.  */
++typedef uint16_t Elf32_Half;
++typedef uint16_t Elf64_Half;
++
++/* Types for signed and unsigned 32-bit quantities.  */
++typedef uint32_t Elf32_Word;
++typedef	int32_t  Elf32_Sword;
++typedef uint32_t Elf64_Word;
++typedef	int32_t  Elf64_Sword;
++
++/* Types for signed and unsigned 64-bit quantities.  */
++typedef uint64_t Elf32_Xword;
++typedef	int64_t  Elf32_Sxword;
++typedef uint64_t Elf64_Xword;
++typedef	int64_t  Elf64_Sxword;
++
++/* Type of addresses.  */
++typedef uint32_t Elf32_Addr;
++typedef uint64_t Elf64_Addr;
++
++/* Type of file offsets.  */
++typedef uint32_t Elf32_Off;
++typedef uint64_t Elf64_Off;
++
++/* Type for section indices, which are 16-bit quantities.  */
++typedef uint16_t Elf32_Section;
++typedef uint16_t Elf64_Section;
++
++/* Type for version symbol information.  */
++typedef Elf32_Half Elf32_Versym;
++typedef Elf64_Half Elf64_Versym;
++
++
++/* The ELF file header.  This appears at the start of every ELF file.  */
++
++#define EI_NIDENT (16)
++
++typedef struct
++{
++  unsigned char	e_ident[EI_NIDENT];	/* Magic number and other info */
++  Elf32_Half	e_type;			/* Object file type */
++  Elf32_Half	e_machine;		/* Architecture */
++  Elf32_Word	e_version;		/* Object file version */
++  Elf32_Addr	e_entry;		/* Entry point virtual address */
++  Elf32_Off	e_phoff;		/* Program header table file offset */
++  Elf32_Off	e_shoff;		/* Section header table file offset */
++  Elf32_Word	e_flags;		/* Processor-specific flags */
++  Elf32_Half	e_ehsize;		/* ELF header size in bytes */
++  Elf32_Half	e_phentsize;		/* Program header table entry size */
++  Elf32_Half	e_phnum;		/* Program header table entry count */
++  Elf32_Half	e_shentsize;		/* Section header table entry size */
++  Elf32_Half	e_shnum;		/* Section header table entry count */
++  Elf32_Half	e_shstrndx;		/* Section header string table index */
++} Elf32_Ehdr;
++
++typedef struct
++{
++  unsigned char	e_ident[EI_NIDENT];	/* Magic number and other info */
++  Elf64_Half	e_type;			/* Object file type */
++  Elf64_Half	e_machine;		/* Architecture */
++  Elf64_Word	e_version;		/* Object file version */
++  Elf64_Addr	e_entry;		/* Entry point virtual address */
++  Elf64_Off	e_phoff;		/* Program header table file offset */
++  Elf64_Off	e_shoff;		/* Section header table file offset */
++  Elf64_Word	e_flags;		/* Processor-specific flags */
++  Elf64_Half	e_ehsize;		/* ELF header size in bytes */
++  Elf64_Half	e_phentsize;		/* Program header table entry size */
++  Elf64_Half	e_phnum;		/* Program header table entry count */
++  Elf64_Half	e_shentsize;		/* Section header table entry size */
++  Elf64_Half	e_shnum;		/* Section header table entry count */
++  Elf64_Half	e_shstrndx;		/* Section header string table index */
++} Elf64_Ehdr;
++
++/* Fields in the e_ident array.  The EI_* macros are indices into the
++   array.  The macros under each EI_* macro are the values the byte
++   may have.  */
++
++#define EI_MAG0		0		/* File identification byte 0 index */
++#define ELFMAG0		0x7f		/* Magic number byte 0 */
++
++#define EI_MAG1		1		/* File identification byte 1 index */
++#define ELFMAG1		'E'		/* Magic number byte 1 */
++
++#define EI_MAG2		2		/* File identification byte 2 index */
++#define ELFMAG2		'L'		/* Magic number byte 2 */
++
++#define EI_MAG3		3		/* File identification byte 3 index */
++#define ELFMAG3		'F'		/* Magic number byte 3 */
++
++/* Conglomeration of the identification bytes, for easy testing as a word.  */
++#define	ELFMAG		"\177ELF"
++#define	SELFMAG		4
++
++#define EI_CLASS	4		/* File class byte index */
++#define ELFCLASSNONE	0		/* Invalid class */
++#define ELFCLASS32	1		/* 32-bit objects */
++#define ELFCLASS64	2		/* 64-bit objects */
++#define ELFCLASSNUM	3
++
++#define EI_DATA		5		/* Data encoding byte index */
++#define ELFDATANONE	0		/* Invalid data encoding */
++#define ELFDATA2LSB	1		/* 2's complement, little endian */
++#define ELFDATA2MSB	2		/* 2's complement, big endian */
++#define ELFDATANUM	3
++
++#define EI_VERSION	6		/* File version byte index */
++					/* Value must be EV_CURRENT */
++
++#define EI_OSABI	7		/* OS ABI identification */
++#define ELFOSABI_NONE		0	/* UNIX System V ABI */
++#define ELFOSABI_SYSV		0	/* Alias.  */
++#define ELFOSABI_HPUX		1	/* HP-UX */
++#define ELFOSABI_NETBSD		2	/* NetBSD.  */
++#define ELFOSABI_GNU		3	/* Object uses GNU ELF extensions.  */
++#define ELFOSABI_LINUX		ELFOSABI_GNU /* Compatibility alias.  */
++#define ELFOSABI_SOLARIS	6	/* Sun Solaris.  */
++#define ELFOSABI_AIX		7	/* IBM AIX.  */
++#define ELFOSABI_IRIX		8	/* SGI Irix.  */
++#define ELFOSABI_FREEBSD	9	/* FreeBSD.  */
++#define ELFOSABI_TRU64		10	/* Compaq TRU64 UNIX.  */
++#define ELFOSABI_MODESTO	11	/* Novell Modesto.  */
++#define ELFOSABI_OPENBSD	12	/* OpenBSD.  */
++#define ELFOSABI_ARM_AEABI	64	/* ARM EABI */
++#define ELFOSABI_ARM		97	/* ARM */
++#define ELFOSABI_STANDALONE	255	/* Standalone (embedded) application */
++
++#define EI_ABIVERSION	8		/* ABI version */
++
++#define EI_PAD		9		/* Byte index of padding bytes */
++
++/* Legal values for e_type (object file type).  */
++
++#define ET_NONE		0		/* No file type */
++#define ET_REL		1		/* Relocatable file */
++#define ET_EXEC		2		/* Executable file */
++#define ET_DYN		3		/* Shared object file */
++#define ET_CORE		4		/* Core file */
++#define	ET_NUM		5		/* Number of defined types */
++#define ET_LOOS		0xfe00		/* OS-specific range start */
++#define ET_HIOS		0xfeff		/* OS-specific range end */
++#define ET_LOPROC	0xff00		/* Processor-specific range start */
++#define ET_HIPROC	0xffff		/* Processor-specific range end */
++
++/* Legal values for e_machine (architecture).  */
++
++#define EM_NONE		 0		/* No machine */
++#define EM_M32		 1		/* AT&T WE 32100 */
++#define EM_SPARC	 2		/* SUN SPARC */
++#define EM_386		 3		/* Intel 80386 */
++#define EM_68K		 4		/* Motorola m68k family */
++#define EM_88K		 5		/* Motorola m88k family */
++#define EM_860		 7		/* Intel 80860 */
++#define EM_MIPS		 8		/* MIPS R3000 big-endian */
++#define EM_S370		 9		/* IBM System/370 */
++#define EM_MIPS_RS3_LE	10		/* MIPS R3000 little-endian */
++
++#define EM_PARISC	15		/* HPPA */
++#define EM_VPP500	17		/* Fujitsu VPP500 */
++#define EM_SPARC32PLUS	18		/* Sun's "v8plus" */
++#define EM_960		19		/* Intel 80960 */
++#define EM_PPC		20		/* PowerPC */
++#define EM_PPC64	21		/* PowerPC 64-bit */
++#define EM_S390		22		/* IBM S390 */
++
++#define EM_V800		36		/* NEC V800 series */
++#define EM_FR20		37		/* Fujitsu FR20 */
++#define EM_RH32		38		/* TRW RH-32 */
++#define EM_RCE		39		/* Motorola RCE */
++#define EM_ARM		40		/* ARM */
++#define EM_FAKE_ALPHA	41		/* Digital Alpha */
++#define EM_SH		42		/* Hitachi SH */
++#define EM_SPARCV9	43		/* SPARC v9 64-bit */
++#define EM_TRICORE	44		/* Siemens Tricore */
++#define EM_ARC		45		/* Argonaut RISC Core */
++#define EM_H8_300	46		/* Hitachi H8/300 */
++#define EM_H8_300H	47		/* Hitachi H8/300H */
++#define EM_H8S		48		/* Hitachi H8S */
++#define EM_H8_500	49		/* Hitachi H8/500 */
++#define EM_IA_64	50		/* Intel Merced */
++#define EM_MIPS_X	51		/* Stanford MIPS-X */
++#define EM_COLDFIRE	52		/* Motorola Coldfire */
++#define EM_68HC12	53		/* Motorola M68HC12 */
++#define EM_MMA		54		/* Fujitsu MMA Multimedia Accelerator*/
++#define EM_PCP		55		/* Siemens PCP */
++#define EM_NCPU		56		/* Sony nCPU embeeded RISC */
++#define EM_NDR1		57		/* Denso NDR1 microprocessor */
++#define EM_STARCORE	58		/* Motorola Start*Core processor */
++#define EM_ME16		59		/* Toyota ME16 processor */
++#define EM_ST100	60		/* STMicroelectronic ST100 processor */
++#define EM_TINYJ	61		/* Advanced Logic Corp. Tinyj emb.fam*/
++#define EM_X86_64	62		/* AMD x86-64 architecture */
++#define EM_PDSP		63		/* Sony DSP Processor */
++
++#define EM_FX66		66		/* Siemens FX66 microcontroller */
++#define EM_ST9PLUS	67		/* STMicroelectronics ST9+ 8/16 mc */
++#define EM_ST7		68		/* STmicroelectronics ST7 8 bit mc */
++#define EM_68HC16	69		/* Motorola MC68HC16 microcontroller */
++#define EM_68HC11	70		/* Motorola MC68HC11 microcontroller */
++#define EM_68HC08	71		/* Motorola MC68HC08 microcontroller */
++#define EM_68HC05	72		/* Motorola MC68HC05 microcontroller */
++#define EM_SVX		73		/* Silicon Graphics SVx */
++#define EM_ST19		74		/* STMicroelectronics ST19 8 bit mc */
++#define EM_VAX		75		/* Digital VAX */
++#define EM_CRIS		76		/* Axis Communications 32-bit embedded processor */
++#define EM_JAVELIN	77		/* Infineon Technologies 32-bit embedded processor */
++#define EM_FIREPATH	78		/* Element 14 64-bit DSP Processor */
++#define EM_ZSP		79		/* LSI Logic 16-bit DSP Processor */
++#define EM_MMIX		80		/* Donald Knuth's educational 64-bit processor */
++#define EM_HUANY	81		/* Harvard University machine-independent object files */
++#define EM_PRISM	82		/* SiTera Prism */
++#define EM_AVR		83		/* Atmel AVR 8-bit microcontroller */
++#define EM_FR30		84		/* Fujitsu FR30 */
++#define EM_D10V		85		/* Mitsubishi D10V */
++#define EM_D30V		86		/* Mitsubishi D30V */
++#define EM_V850		87		/* NEC v850 */
++#define EM_M32R		88		/* Mitsubishi M32R */
++#define EM_MN10300	89		/* Matsushita MN10300 */
++#define EM_MN10200	90		/* Matsushita MN10200 */
++#define EM_PJ		91		/* picoJava */
++#define EM_OPENRISC	92		/* OpenRISC 32-bit embedded processor */
++#define EM_ARC_A5	93		/* ARC Cores Tangent-A5 */
++#define EM_XTENSA	94		/* Tensilica Xtensa Architecture */
++#define EM_TILEPRO	188		/* Tilera TILEPro */
++#define EM_TILEGX	191		/* Tilera TILE-Gx */
++#define EM_NUM		192
++
++/* If it is necessary to assign new unofficial EM_* values, please
++   pick large random numbers (0x8523, 0xa7f2, etc.) to minimize the
++   chances of collision with official or non-GNU unofficial values.  */
++
++#define EM_ALPHA	0x9026
++
++/* Legal values for e_version (version).  */
++
++#define EV_NONE		0		/* Invalid ELF version */
++#define EV_CURRENT	1		/* Current version */
++#define EV_NUM		2
++
++/* Section header.  */
++
++typedef struct
++{
++  Elf32_Word	sh_name;		/* Section name (string tbl index) */
++  Elf32_Word	sh_type;		/* Section type */
++  Elf32_Word	sh_flags;		/* Section flags */
++  Elf32_Addr	sh_addr;		/* Section virtual addr at execution */
++  Elf32_Off	sh_offset;		/* Section file offset */
++  Elf32_Word	sh_size;		/* Section size in bytes */
++  Elf32_Word	sh_link;		/* Link to another section */
++  Elf32_Word	sh_info;		/* Additional section information */
++  Elf32_Word	sh_addralign;		/* Section alignment */
++  Elf32_Word	sh_entsize;		/* Entry size if section holds table */
++} Elf32_Shdr;
++
++typedef struct
++{
++  Elf64_Word	sh_name;		/* Section name (string tbl index) */
++  Elf64_Word	sh_type;		/* Section type */
++  Elf64_Xword	sh_flags;		/* Section flags */
++  Elf64_Addr	sh_addr;		/* Section virtual addr at execution */
++  Elf64_Off	sh_offset;		/* Section file offset */
++  Elf64_Xword	sh_size;		/* Section size in bytes */
++  Elf64_Word	sh_link;		/* Link to another section */
++  Elf64_Word	sh_info;		/* Additional section information */
++  Elf64_Xword	sh_addralign;		/* Section alignment */
++  Elf64_Xword	sh_entsize;		/* Entry size if section holds table */
++} Elf64_Shdr;
++
++/* Special section indices.  */
++
++#define SHN_UNDEF	0		/* Undefined section */
++#define SHN_LORESERVE	0xff00		/* Start of reserved indices */
++#define SHN_LOPROC	0xff00		/* Start of processor-specific */
++#define SHN_BEFORE	0xff00		/* Order section before all others
++					   (Solaris).  */
++#define SHN_AFTER	0xff01		/* Order section after all others
++					   (Solaris).  */
++#define SHN_HIPROC	0xff1f		/* End of processor-specific */
++#define SHN_LOOS	0xff20		/* Start of OS-specific */
++#define SHN_HIOS	0xff3f		/* End of OS-specific */
++#define SHN_ABS		0xfff1		/* Associated symbol is absolute */
++#define SHN_COMMON	0xfff2		/* Associated symbol is common */
++#define SHN_XINDEX	0xffff		/* Index is in extra table.  */
++#define SHN_HIRESERVE	0xffff		/* End of reserved indices */
++
++/* Legal values for sh_type (section type).  */
++
++#define SHT_NULL	  0		/* Section header table entry unused */
++#define SHT_PROGBITS	  1		/* Program data */
++#define SHT_SYMTAB	  2		/* Symbol table */
++#define SHT_STRTAB	  3		/* String table */
++#define SHT_RELA	  4		/* Relocation entries with addends */
++#define SHT_HASH	  5		/* Symbol hash table */
++#define SHT_DYNAMIC	  6		/* Dynamic linking information */
++#define SHT_NOTE	  7		/* Notes */
++#define SHT_NOBITS	  8		/* Program space with no data (bss) */
++#define SHT_REL		  9		/* Relocation entries, no addends */
++#define SHT_SHLIB	  10		/* Reserved */
++#define SHT_DYNSYM	  11		/* Dynamic linker symbol table */
++#define SHT_INIT_ARRAY	  14		/* Array of constructors */
++#define SHT_FINI_ARRAY	  15		/* Array of destructors */
++#define SHT_PREINIT_ARRAY 16		/* Array of pre-constructors */
++#define SHT_GROUP	  17		/* Section group */
++#define SHT_SYMTAB_SHNDX  18		/* Extended section indeces */
++#define	SHT_NUM		  19		/* Number of defined types.  */
++#define SHT_LOOS	  0x60000000	/* Start OS-specific.  */
++#define SHT_GNU_ATTRIBUTES 0x6ffffff5	/* Object attributes.  */
++#define SHT_GNU_HASH	  0x6ffffff6	/* GNU-style hash table.  */
++#define SHT_GNU_LIBLIST	  0x6ffffff7	/* Prelink library list */
++#define SHT_CHECKSUM	  0x6ffffff8	/* Checksum for DSO content.  */
++#define SHT_LOSUNW	  0x6ffffffa	/* Sun-specific low bound.  */
++#define SHT_SUNW_move	  0x6ffffffa
++#define SHT_SUNW_COMDAT   0x6ffffffb
++#define SHT_SUNW_syminfo  0x6ffffffc
++#define SHT_GNU_verdef	  0x6ffffffd	/* Version definition section.  */
++#define SHT_GNU_verneed	  0x6ffffffe	/* Version needs section.  */
++#define SHT_GNU_versym	  0x6fffffff	/* Version symbol table.  */
++#define SHT_HISUNW	  0x6fffffff	/* Sun-specific high bound.  */
++#define SHT_HIOS	  0x6fffffff	/* End OS-specific type */
++#define SHT_LOPROC	  0x70000000	/* Start of processor-specific */
++#define SHT_HIPROC	  0x7fffffff	/* End of processor-specific */
++#define SHT_LOUSER	  0x80000000	/* Start of application-specific */
++#define SHT_HIUSER	  0x8fffffff	/* End of application-specific */
++
++/* Legal values for sh_flags (section flags).  */
++
++#define SHF_WRITE	     (1 << 0)	/* Writable */
++#define SHF_ALLOC	     (1 << 1)	/* Occupies memory during execution */
++#define SHF_EXECINSTR	     (1 << 2)	/* Executable */
++#define SHF_MERGE	     (1 << 4)	/* Might be merged */
++#define SHF_STRINGS	     (1 << 5)	/* Contains nul-terminated strings */
++#define SHF_INFO_LINK	     (1 << 6)	/* `sh_info' contains SHT index */
++#define SHF_LINK_ORDER	     (1 << 7)	/* Preserve order after combining */
++#define SHF_OS_NONCONFORMING (1 << 8)	/* Non-standard OS specific handling
++					   required */
++#define SHF_GROUP	     (1 << 9)	/* Section is member of a group.  */
++#define SHF_TLS		     (1 << 10)	/* Section hold thread-local data.  */
++#define SHF_MASKOS	     0x0ff00000	/* OS-specific.  */
++#define SHF_MASKPROC	     0xf0000000	/* Processor-specific */
++#define SHF_ORDERED	     (1 << 30)	/* Special ordering requirement
++					   (Solaris).  */
++#define SHF_EXCLUDE	     (1 << 31)	/* Section is excluded unless
++					   referenced or allocated (Solaris).*/
++
++/* Section group handling.  */
++#define GRP_COMDAT	0x1		/* Mark group as COMDAT.  */
++
++/* Symbol table entry.  */
++
++typedef struct
++{
++  Elf32_Word	st_name;		/* Symbol name (string tbl index) */
++  Elf32_Addr	st_value;		/* Symbol value */
++  Elf32_Word	st_size;		/* Symbol size */
++  unsigned char	st_info;		/* Symbol type and binding */
++  unsigned char	st_other;		/* Symbol visibility */
++  Elf32_Section	st_shndx;		/* Section index */
++} Elf32_Sym;
++
++typedef struct
++{
++  Elf64_Word	st_name;		/* Symbol name (string tbl index) */
++  unsigned char	st_info;		/* Symbol type and binding */
++  unsigned char st_other;		/* Symbol visibility */
++  Elf64_Section	st_shndx;		/* Section index */
++  Elf64_Addr	st_value;		/* Symbol value */
++  Elf64_Xword	st_size;		/* Symbol size */
++} Elf64_Sym;
++
++/* The syminfo section if available contains additional information about
++   every dynamic symbol.  */
++
++typedef struct
++{
++  Elf32_Half si_boundto;		/* Direct bindings, symbol bound to */
++  Elf32_Half si_flags;			/* Per symbol flags */
++} Elf32_Syminfo;
++
++typedef struct
++{
++  Elf64_Half si_boundto;		/* Direct bindings, symbol bound to */
++  Elf64_Half si_flags;			/* Per symbol flags */
++} Elf64_Syminfo;
++
++/* Possible values for si_boundto.  */
++#define SYMINFO_BT_SELF		0xffff	/* Symbol bound to self */
++#define SYMINFO_BT_PARENT	0xfffe	/* Symbol bound to parent */
++#define SYMINFO_BT_LOWRESERVE	0xff00	/* Beginning of reserved entries */
++
++/* Possible bitmasks for si_flags.  */
++#define SYMINFO_FLG_DIRECT	0x0001	/* Direct bound symbol */
++#define SYMINFO_FLG_PASSTHRU	0x0002	/* Pass-thru symbol for translator */
++#define SYMINFO_FLG_COPY	0x0004	/* Symbol is a copy-reloc */
++#define SYMINFO_FLG_LAZYLOAD	0x0008	/* Symbol bound to object to be lazy
++					   loaded */
++/* Syminfo version values.  */
++#define SYMINFO_NONE		0
++#define SYMINFO_CURRENT		1
++#define SYMINFO_NUM		2
++
++
++/* How to extract and insert information held in the st_info field.  */
++
++#define ELF32_ST_BIND(val)		(((unsigned char) (val)) >> 4)
++#define ELF32_ST_TYPE(val)		((val) & 0xf)
++#define ELF32_ST_INFO(bind, type)	(((bind) << 4) + ((type) & 0xf))
++
++/* Both Elf32_Sym and Elf64_Sym use the same one-byte st_info field.  */
++#define ELF64_ST_BIND(val)		ELF32_ST_BIND (val)
++#define ELF64_ST_TYPE(val)		ELF32_ST_TYPE (val)
++#define ELF64_ST_INFO(bind, type)	ELF32_ST_INFO ((bind), (type))
++
++/* Legal values for ST_BIND subfield of st_info (symbol binding).  */
++
++#define STB_LOCAL	0		/* Local symbol */
++#define STB_GLOBAL	1		/* Global symbol */
++#define STB_WEAK	2		/* Weak symbol */
++#define	STB_NUM		3		/* Number of defined types.  */
++#define STB_LOOS	10		/* Start of OS-specific */
++#define STB_GNU_UNIQUE	10		/* Unique symbol.  */
++#define STB_HIOS	12		/* End of OS-specific */
++#define STB_LOPROC	13		/* Start of processor-specific */
++#define STB_HIPROC	15		/* End of processor-specific */
++
++/* Legal values for ST_TYPE subfield of st_info (symbol type).  */
++
++#define STT_NOTYPE	0		/* Symbol type is unspecified */
++#define STT_OBJECT	1		/* Symbol is a data object */
++#define STT_FUNC	2		/* Symbol is a code object */
++#define STT_SECTION	3		/* Symbol associated with a section */
++#define STT_FILE	4		/* Symbol's name is file name */
++#define STT_COMMON	5		/* Symbol is a common data object */
++#define STT_TLS		6		/* Symbol is thread-local data object*/
++#define	STT_NUM		7		/* Number of defined types.  */
++#define STT_LOOS	10		/* Start of OS-specific */
++#define STT_GNU_IFUNC	10		/* Symbol is indirect code object */
++#define STT_HIOS	12		/* End of OS-specific */
++#define STT_LOPROC	13		/* Start of processor-specific */
++#define STT_HIPROC	15		/* End of processor-specific */
++
++
++/* Symbol table indices are found in the hash buckets and chain table
++   of a symbol hash table section.  This special index value indicates
++   the end of a chain, meaning no further symbols are found in that bucket.  */
++
++#define STN_UNDEF	0		/* End of a chain.  */
++
++
++/* How to extract and insert information held in the st_other field.  */
++
++#define ELF32_ST_VISIBILITY(o)	((o) & 0x03)
++
++/* For ELF64 the definitions are the same.  */
++#define ELF64_ST_VISIBILITY(o)	ELF32_ST_VISIBILITY (o)
++
++/* Symbol visibility specification encoded in the st_other field.  */
++#define STV_DEFAULT	0		/* Default symbol visibility rules */
++#define STV_INTERNAL	1		/* Processor specific hidden class */
++#define STV_HIDDEN	2		/* Sym unavailable in other modules */
++#define STV_PROTECTED	3		/* Not preemptible, not exported */
++
++
++/* Relocation table entry without addend (in section of type SHT_REL).  */
++
++typedef struct
++{
++  Elf32_Addr	r_offset;		/* Address */
++  Elf32_Word	r_info;			/* Relocation type and symbol index */
++} Elf32_Rel;
++
++/* I have seen two different definitions of the Elf64_Rel and
++   Elf64_Rela structures, so we'll leave them out until Novell (or
++   whoever) gets their act together.  */
++/* The following, at least, is used on Sparc v9, MIPS, and Alpha.  */
++
++typedef struct
++{
++  Elf64_Addr	r_offset;		/* Address */
++  Elf64_Xword	r_info;			/* Relocation type and symbol index */
++} Elf64_Rel;
++
++/* Relocation table entry with addend (in section of type SHT_RELA).  */
++
++typedef struct
++{
++  Elf32_Addr	r_offset;		/* Address */
++  Elf32_Word	r_info;			/* Relocation type and symbol index */
++  Elf32_Sword	r_addend;		/* Addend */
++} Elf32_Rela;
++
++typedef struct
++{
++  Elf64_Addr	r_offset;		/* Address */
++  Elf64_Xword	r_info;			/* Relocation type and symbol index */
++  Elf64_Sxword	r_addend;		/* Addend */
++} Elf64_Rela;
++
++/* How to extract and insert information held in the r_info field.  */
++
++#define ELF32_R_SYM(val)		((val) >> 8)
++#define ELF32_R_TYPE(val)		((val) & 0xff)
++#define ELF32_R_INFO(sym, type)		(((sym) << 8) + ((type) & 0xff))
++
++#define ELF64_R_SYM(i)			((i) >> 32)
++#define ELF64_R_TYPE(i)			((i) & 0xffffffff)
++#define ELF64_R_INFO(sym,type)		((((Elf64_Xword) (sym)) << 32) + (type))
++
++/* Program segment header.  */
++
++typedef struct
++{
++  Elf32_Word	p_type;			/* Segment type */
++  Elf32_Off	p_offset;		/* Segment file offset */
++  Elf32_Addr	p_vaddr;		/* Segment virtual address */
++  Elf32_Addr	p_paddr;		/* Segment physical address */
++  Elf32_Word	p_filesz;		/* Segment size in file */
++  Elf32_Word	p_memsz;		/* Segment size in memory */
++  Elf32_Word	p_flags;		/* Segment flags */
++  Elf32_Word	p_align;		/* Segment alignment */
++} Elf32_Phdr;
++
++typedef struct
++{
++  Elf64_Word	p_type;			/* Segment type */
++  Elf64_Word	p_flags;		/* Segment flags */
++  Elf64_Off	p_offset;		/* Segment file offset */
++  Elf64_Addr	p_vaddr;		/* Segment virtual address */
++  Elf64_Addr	p_paddr;		/* Segment physical address */
++  Elf64_Xword	p_filesz;		/* Segment size in file */
++  Elf64_Xword	p_memsz;		/* Segment size in memory */
++  Elf64_Xword	p_align;		/* Segment alignment */
++} Elf64_Phdr;
++
++/* Special value for e_phnum.  This indicates that the real number of
++   program headers is too large to fit into e_phnum.  Instead the real
++   value is in the field sh_info of section 0.  */
++
++#define PN_XNUM		0xffff
++
++/* Legal values for p_type (segment type).  */
++
++#define	PT_NULL		0		/* Program header table entry unused */
++#define PT_LOAD		1		/* Loadable program segment */
++#define PT_DYNAMIC	2		/* Dynamic linking information */
++#define PT_INTERP	3		/* Program interpreter */
++#define PT_NOTE		4		/* Auxiliary information */
++#define PT_SHLIB	5		/* Reserved */
++#define PT_PHDR		6		/* Entry for header table itself */
++#define PT_TLS		7		/* Thread-local storage segment */
++#define	PT_NUM		8		/* Number of defined types */
++#define PT_LOOS		0x60000000	/* Start of OS-specific */
++#define PT_GNU_EH_FRAME	0x6474e550	/* GCC .eh_frame_hdr segment */
++#define PT_GNU_STACK	0x6474e551	/* Indicates stack executability */
++#define PT_GNU_RELRO	0x6474e552	/* Read-only after relocation */
++#define PT_LOSUNW	0x6ffffffa
++#define PT_SUNWBSS	0x6ffffffa	/* Sun Specific segment */
++#define PT_SUNWSTACK	0x6ffffffb	/* Stack segment */
++#define PT_HISUNW	0x6fffffff
++#define PT_HIOS		0x6fffffff	/* End of OS-specific */
++#define PT_LOPROC	0x70000000	/* Start of processor-specific */
++#define PT_HIPROC	0x7fffffff	/* End of processor-specific */
++
++/* Legal values for p_flags (segment flags).  */
++
++#define PF_X		(1 << 0)	/* Segment is executable */
++#define PF_W		(1 << 1)	/* Segment is writable */
++#define PF_R		(1 << 2)	/* Segment is readable */
++#define PF_MASKOS	0x0ff00000	/* OS-specific */
++#define PF_MASKPROC	0xf0000000	/* Processor-specific */
++
++/* Legal values for note segment descriptor types for core files. */
++
++#define NT_PRSTATUS	1		/* Contains copy of prstatus struct */
++#define NT_FPREGSET	2		/* Contains copy of fpregset struct */
++#define NT_PRPSINFO	3		/* Contains copy of prpsinfo struct */
++#define NT_PRXREG	4		/* Contains copy of prxregset struct */
++#define NT_TASKSTRUCT	4		/* Contains copy of task structure */
++#define NT_PLATFORM	5		/* String from sysinfo(SI_PLATFORM) */
++#define NT_AUXV		6		/* Contains copy of auxv array */
++#define NT_GWINDOWS	7		/* Contains copy of gwindows struct */
++#define NT_ASRS		8		/* Contains copy of asrset struct */
++#define NT_PSTATUS	10		/* Contains copy of pstatus struct */
++#define NT_PSINFO	13		/* Contains copy of psinfo struct */
++#define NT_PRCRED	14		/* Contains copy of prcred struct */
++#define NT_UTSNAME	15		/* Contains copy of utsname struct */
++#define NT_LWPSTATUS	16		/* Contains copy of lwpstatus struct */
++#define NT_LWPSINFO	17		/* Contains copy of lwpinfo struct */
++#define NT_PRFPXREG	20		/* Contains copy of fprxregset struct */
++#define NT_PRXFPREG	0x46e62b7f	/* Contains copy of user_fxsr_struct */
++#define NT_PPC_VMX	0x100		/* PowerPC Altivec/VMX registers */
++#define NT_PPC_SPE	0x101		/* PowerPC SPE/EVR registers */
++#define NT_PPC_VSX	0x102		/* PowerPC VSX registers */
++#define NT_386_TLS	0x200		/* i386 TLS slots (struct user_desc) */
++#define NT_386_IOPERM	0x201		/* x86 io permission bitmap (1=deny) */
++#define NT_X86_XSTATE	0x202		/* x86 extended state using xsave */
++
++/* Legal values for the note segment descriptor types for object files.  */
++
++#define NT_VERSION	1		/* Contains a version string.  */
++
++
++/* Dynamic section entry.  */
++
++typedef struct
++{
++  Elf32_Sword	d_tag;			/* Dynamic entry type */
++  union
++    {
++      Elf32_Word d_val;			/* Integer value */
++      Elf32_Addr d_ptr;			/* Address value */
++    } d_un;
++} Elf32_Dyn;
++
++typedef struct
++{
++  Elf64_Sxword	d_tag;			/* Dynamic entry type */
++  union
++    {
++      Elf64_Xword d_val;		/* Integer value */
++      Elf64_Addr d_ptr;			/* Address value */
++    } d_un;
++} Elf64_Dyn;
++
++/* Legal values for d_tag (dynamic entry type).  */
++
++#define DT_NULL		0		/* Marks end of dynamic section */
++#define DT_NEEDED	1		/* Name of needed library */
++#define DT_PLTRELSZ	2		/* Size in bytes of PLT relocs */
++#define DT_PLTGOT	3		/* Processor defined value */
++#define DT_HASH		4		/* Address of symbol hash table */
++#define DT_STRTAB	5		/* Address of string table */
++#define DT_SYMTAB	6		/* Address of symbol table */
++#define DT_RELA		7		/* Address of Rela relocs */
++#define DT_RELASZ	8		/* Total size of Rela relocs */
++#define DT_RELAENT	9		/* Size of one Rela reloc */
++#define DT_STRSZ	10		/* Size of string table */
++#define DT_SYMENT	11		/* Size of one symbol table entry */
++#define DT_INIT		12		/* Address of init function */
++#define DT_FINI		13		/* Address of termination function */
++#define DT_SONAME	14		/* Name of shared object */
++#define DT_RPATH	15		/* Library search path (deprecated) */
++#define DT_SYMBOLIC	16		/* Start symbol search here */
++#define DT_REL		17		/* Address of Rel relocs */
++#define DT_RELSZ	18		/* Total size of Rel relocs */
++#define DT_RELENT	19		/* Size of one Rel reloc */
++#define DT_PLTREL	20		/* Type of reloc in PLT */
++#define DT_DEBUG	21		/* For debugging; unspecified */
++#define DT_TEXTREL	22		/* Reloc might modify .text */
++#define DT_JMPREL	23		/* Address of PLT relocs */
++#define	DT_BIND_NOW	24		/* Process relocations of object */
++#define	DT_INIT_ARRAY	25		/* Array with addresses of init fct */
++#define	DT_FINI_ARRAY	26		/* Array with addresses of fini fct */
++#define	DT_INIT_ARRAYSZ	27		/* Size in bytes of DT_INIT_ARRAY */
++#define	DT_FINI_ARRAYSZ	28		/* Size in bytes of DT_FINI_ARRAY */
++#define DT_RUNPATH	29		/* Library search path */
++#define DT_FLAGS	30		/* Flags for the object being loaded */
++#define DT_ENCODING	32		/* Start of encoded range */
++#define DT_PREINIT_ARRAY 32		/* Array with addresses of preinit fct*/
++#define DT_PREINIT_ARRAYSZ 33		/* size in bytes of DT_PREINIT_ARRAY */
++#define	DT_NUM		34		/* Number used */
++#define DT_LOOS		0x6000000d	/* Start of OS-specific */
++#define DT_HIOS		0x6ffff000	/* End of OS-specific */
++#define DT_LOPROC	0x70000000	/* Start of processor-specific */
++#define DT_HIPROC	0x7fffffff	/* End of processor-specific */
++#define	DT_PROCNUM	DT_MIPS_NUM	/* Most used by any processor */
++
++/* DT_* entries which fall between DT_VALRNGHI & DT_VALRNGLO use the
++   Dyn.d_un.d_val field of the Elf*_Dyn structure.  This follows Sun's
++   approach.  */
++#define DT_VALRNGLO	0x6ffffd00
++#define DT_GNU_PRELINKED 0x6ffffdf5	/* Prelinking timestamp */
++#define DT_GNU_CONFLICTSZ 0x6ffffdf6	/* Size of conflict section */
++#define DT_GNU_LIBLISTSZ 0x6ffffdf7	/* Size of library list */
++#define DT_CHECKSUM	0x6ffffdf8
++#define DT_PLTPADSZ	0x6ffffdf9
++#define DT_MOVEENT	0x6ffffdfa
++#define DT_MOVESZ	0x6ffffdfb
++#define DT_FEATURE_1	0x6ffffdfc	/* Feature selection (DTF_*).  */
++#define DT_POSFLAG_1	0x6ffffdfd	/* Flags for DT_* entries, effecting
++					   the following DT_* entry.  */
++#define DT_SYMINSZ	0x6ffffdfe	/* Size of syminfo table (in bytes) */
++#define DT_SYMINENT	0x6ffffdff	/* Entry size of syminfo */
++#define DT_VALRNGHI	0x6ffffdff
++#define DT_VALTAGIDX(tag)	(DT_VALRNGHI - (tag))	/* Reverse order! */
++#define DT_VALNUM 12
++
++/* DT_* entries which fall between DT_ADDRRNGHI & DT_ADDRRNGLO use the
++   Dyn.d_un.d_ptr field of the Elf*_Dyn structure.
++
++   If any adjustment is made to the ELF object after it has been
++   built these entries will need to be adjusted.  */
++#define DT_ADDRRNGLO	0x6ffffe00
++#define DT_GNU_HASH	0x6ffffef5	/* GNU-style hash table.  */
++#define DT_TLSDESC_PLT	0x6ffffef6
++#define DT_TLSDESC_GOT	0x6ffffef7
++#define DT_GNU_CONFLICT	0x6ffffef8	/* Start of conflict section */
++#define DT_GNU_LIBLIST	0x6ffffef9	/* Library list */
++#define DT_CONFIG	0x6ffffefa	/* Configuration information.  */
++#define DT_DEPAUDIT	0x6ffffefb	/* Dependency auditing.  */
++#define DT_AUDIT	0x6ffffefc	/* Object auditing.  */
++#define	DT_PLTPAD	0x6ffffefd	/* PLT padding.  */
++#define	DT_MOVETAB	0x6ffffefe	/* Move table.  */
++#define DT_SYMINFO	0x6ffffeff	/* Syminfo table.  */
++#define DT_ADDRRNGHI	0x6ffffeff
++#define DT_ADDRTAGIDX(tag)	(DT_ADDRRNGHI - (tag))	/* Reverse order! */
++#define DT_ADDRNUM 11
++
++/* The versioning entry types.  The next are defined as part of the
++   GNU extension.  */
++#define DT_VERSYM	0x6ffffff0
++
++#define DT_RELACOUNT	0x6ffffff9
++#define DT_RELCOUNT	0x6ffffffa
++
++/* These were chosen by Sun.  */
++#define DT_FLAGS_1	0x6ffffffb	/* State flags, see DF_1_* below.  */
++#define	DT_VERDEF	0x6ffffffc	/* Address of version definition
++					   table */
++#define	DT_VERDEFNUM	0x6ffffffd	/* Number of version definitions */
++#define	DT_VERNEED	0x6ffffffe	/* Address of table with needed
++					   versions */
++#define	DT_VERNEEDNUM	0x6fffffff	/* Number of needed versions */
++#define DT_VERSIONTAGIDX(tag)	(DT_VERNEEDNUM - (tag))	/* Reverse order! */
++#define DT_VERSIONTAGNUM 16
++
++/* Sun added these machine-independent extensions in the "processor-specific"
++   range.  Be compatible.  */
++#define DT_AUXILIARY    0x7ffffffd      /* Shared object to load before self */
++#define DT_FILTER       0x7fffffff      /* Shared object to get values from */
++#define DT_EXTRATAGIDX(tag)	((Elf32_Word)-((Elf32_Sword) (tag) <<1>>1)-1)
++#define DT_EXTRANUM	3
++
++/* Values of `d_un.d_val' in the DT_FLAGS entry.  */
++#define DF_ORIGIN	0x00000001	/* Object may use DF_ORIGIN */
++#define DF_SYMBOLIC	0x00000002	/* Symbol resolutions starts here */
++#define DF_TEXTREL	0x00000004	/* Object contains text relocations */
++#define DF_BIND_NOW	0x00000008	/* No lazy binding for this object */
++#define DF_STATIC_TLS	0x00000010	/* Module uses the static TLS model */
++
++/* State flags selectable in the `d_un.d_val' element of the DT_FLAGS_1
++   entry in the dynamic section.  */
++#define DF_1_NOW	0x00000001	/* Set RTLD_NOW for this object.  */
++#define DF_1_GLOBAL	0x00000002	/* Set RTLD_GLOBAL for this object.  */
++#define DF_1_GROUP	0x00000004	/* Set RTLD_GROUP for this object.  */
++#define DF_1_NODELETE	0x00000008	/* Set RTLD_NODELETE for this object.*/
++#define DF_1_LOADFLTR	0x00000010	/* Trigger filtee loading at runtime.*/
++#define DF_1_INITFIRST	0x00000020	/* Set RTLD_INITFIRST for this object*/
++#define DF_1_NOOPEN	0x00000040	/* Set RTLD_NOOPEN for this object.  */
++#define DF_1_ORIGIN	0x00000080	/* $ORIGIN must be handled.  */
++#define DF_1_DIRECT	0x00000100	/* Direct binding enabled.  */
++#define DF_1_TRANS	0x00000200
++#define DF_1_INTERPOSE	0x00000400	/* Object is used to interpose.  */
++#define DF_1_NODEFLIB	0x00000800	/* Ignore default lib search path.  */
++#define DF_1_NODUMP	0x00001000	/* Object can't be dldump'ed.  */
++#define DF_1_CONFALT	0x00002000	/* Configuration alternative created.*/
++#define DF_1_ENDFILTEE	0x00004000	/* Filtee terminates filters search. */
++#define	DF_1_DISPRELDNE	0x00008000	/* Disp reloc applied at build time. */
++#define	DF_1_DISPRELPND	0x00010000	/* Disp reloc applied at run-time.  */
++
++/* Flags for the feature selection in DT_FEATURE_1.  */
++#define DTF_1_PARINIT	0x00000001
++#define DTF_1_CONFEXP	0x00000002
++
++/* Flags in the DT_POSFLAG_1 entry effecting only the next DT_* entry.  */
++#define DF_P1_LAZYLOAD	0x00000001	/* Lazyload following object.  */
++#define DF_P1_GROUPPERM	0x00000002	/* Symbols from next object are not
++					   generally available.  */
++
++/* Version definition sections.  */
++
++typedef struct
++{
++  Elf32_Half	vd_version;		/* Version revision */
++  Elf32_Half	vd_flags;		/* Version information */
++  Elf32_Half	vd_ndx;			/* Version Index */
++  Elf32_Half	vd_cnt;			/* Number of associated aux entries */
++  Elf32_Word	vd_hash;		/* Version name hash value */
++  Elf32_Word	vd_aux;			/* Offset in bytes to verdaux array */
++  Elf32_Word	vd_next;		/* Offset in bytes to next verdef
++					   entry */
++} Elf32_Verdef;
++
++typedef struct
++{
++  Elf64_Half	vd_version;		/* Version revision */
++  Elf64_Half	vd_flags;		/* Version information */
++  Elf64_Half	vd_ndx;			/* Version Index */
++  Elf64_Half	vd_cnt;			/* Number of associated aux entries */
++  Elf64_Word	vd_hash;		/* Version name hash value */
++  Elf64_Word	vd_aux;			/* Offset in bytes to verdaux array */
++  Elf64_Word	vd_next;		/* Offset in bytes to next verdef
++					   entry */
++} Elf64_Verdef;
++
++
++/* Legal values for vd_version (version revision).  */
++#define VER_DEF_NONE	0		/* No version */
++#define VER_DEF_CURRENT	1		/* Current version */
++#define VER_DEF_NUM	2		/* Given version number */
++
++/* Legal values for vd_flags (version information flags).  */
++#define VER_FLG_BASE	0x1		/* Version definition of file itself */
++#define VER_FLG_WEAK	0x2		/* Weak version identifier */
++
++/* Versym symbol index values.  */
++#define	VER_NDX_LOCAL		0	/* Symbol is local.  */
++#define	VER_NDX_GLOBAL		1	/* Symbol is global.  */
++#define	VER_NDX_LORESERVE	0xff00	/* Beginning of reserved entries.  */
++#define	VER_NDX_ELIMINATE	0xff01	/* Symbol is to be eliminated.  */
++
++/* Auxialiary version information.  */
++
++typedef struct
++{
++  Elf32_Word	vda_name;		/* Version or dependency names */
++  Elf32_Word	vda_next;		/* Offset in bytes to next verdaux
++					   entry */
++} Elf32_Verdaux;
++
++typedef struct
++{
++  Elf64_Word	vda_name;		/* Version or dependency names */
++  Elf64_Word	vda_next;		/* Offset in bytes to next verdaux
++					   entry */
++} Elf64_Verdaux;
++
++
++/* Version dependency section.  */
++
++typedef struct
++{
++  Elf32_Half	vn_version;		/* Version of structure */
++  Elf32_Half	vn_cnt;			/* Number of associated aux entries */
++  Elf32_Word	vn_file;		/* Offset of filename for this
++					   dependency */
++  Elf32_Word	vn_aux;			/* Offset in bytes to vernaux array */
++  Elf32_Word	vn_next;		/* Offset in bytes to next verneed
++					   entry */
++} Elf32_Verneed;
++
++typedef struct
++{
++  Elf64_Half	vn_version;		/* Version of structure */
++  Elf64_Half	vn_cnt;			/* Number of associated aux entries */
++  Elf64_Word	vn_file;		/* Offset of filename for this
++					   dependency */
++  Elf64_Word	vn_aux;			/* Offset in bytes to vernaux array */
++  Elf64_Word	vn_next;		/* Offset in bytes to next verneed
++					   entry */
++} Elf64_Verneed;
++
++
++/* Legal values for vn_version (version revision).  */
++#define VER_NEED_NONE	 0		/* No version */
++#define VER_NEED_CURRENT 1		/* Current version */
++#define VER_NEED_NUM	 2		/* Given version number */
++
++/* Auxiliary needed version information.  */
++
++typedef struct
++{
++  Elf32_Word	vna_hash;		/* Hash value of dependency name */
++  Elf32_Half	vna_flags;		/* Dependency specific information */
++  Elf32_Half	vna_other;		/* Unused */
++  Elf32_Word	vna_name;		/* Dependency name string offset */
++  Elf32_Word	vna_next;		/* Offset in bytes to next vernaux
++					   entry */
++} Elf32_Vernaux;
++
++typedef struct
++{
++  Elf64_Word	vna_hash;		/* Hash value of dependency name */
++  Elf64_Half	vna_flags;		/* Dependency specific information */
++  Elf64_Half	vna_other;		/* Unused */
++  Elf64_Word	vna_name;		/* Dependency name string offset */
++  Elf64_Word	vna_next;		/* Offset in bytes to next vernaux
++					   entry */
++} Elf64_Vernaux;
++
++
++/* Legal values for vna_flags.  */
++#define VER_FLG_WEAK	0x2		/* Weak version identifier */
++
++
++/* Auxiliary vector.  */
++
++/* This vector is normally only used by the program interpreter.  The
++   usual definition in an ABI supplement uses the name auxv_t.  The
++   vector is not usually defined in a standard <elf.h> file, but it
++   can't hurt.  We rename it to avoid conflicts.  The sizes of these
++   types are an arrangement between the exec server and the program
++   interpreter, so we don't fully specify them here.  */
++
++typedef struct
++{
++  uint32_t a_type;		/* Entry type */
++  union
++    {
++      uint32_t a_val;		/* Integer value */
++      /* We use to have pointer elements added here.  We cannot do that,
++	 though, since it does not work when using 32-bit definitions
++	 on 64-bit platforms and vice versa.  */
++    } a_un;
++} Elf32_auxv_t;
++
++typedef struct
++{
++  uint64_t a_type;		/* Entry type */
++  union
++    {
++      uint64_t a_val;		/* Integer value */
++      /* We use to have pointer elements added here.  We cannot do that,
++	 though, since it does not work when using 32-bit definitions
++	 on 64-bit platforms and vice versa.  */
++    } a_un;
++} Elf64_auxv_t;
++
++/* Legal values for a_type (entry type).  */
++
++#define AT_NULL		0		/* End of vector */
++#define AT_IGNORE	1		/* Entry should be ignored */
++#define AT_EXECFD	2		/* File descriptor of program */
++#define AT_PHDR		3		/* Program headers for program */
++#define AT_PHENT	4		/* Size of program header entry */
++#define AT_PHNUM	5		/* Number of program headers */
++#define AT_PAGESZ	6		/* System page size */
++#define AT_BASE		7		/* Base address of interpreter */
++#define AT_FLAGS	8		/* Flags */
++#define AT_ENTRY	9		/* Entry point of program */
++#define AT_NOTELF	10		/* Program is not ELF */
++#define AT_UID		11		/* Real uid */
++#define AT_EUID		12		/* Effective uid */
++#define AT_GID		13		/* Real gid */
++#define AT_EGID		14		/* Effective gid */
++#define AT_CLKTCK	17		/* Frequency of times() */
++
++/* Some more special a_type values describing the hardware.  */
++#define AT_PLATFORM	15		/* String identifying platform.  */
++#define AT_HWCAP	16		/* Machine dependent hints about
++					   processor capabilities.  */
++
++/* This entry gives some information about the FPU initialization
++   performed by the kernel.  */
++#define AT_FPUCW	18		/* Used FPU control word.  */
++
++/* Cache block sizes.  */
++#define AT_DCACHEBSIZE	19		/* Data cache block size.  */
++#define AT_ICACHEBSIZE	20		/* Instruction cache block size.  */
++#define AT_UCACHEBSIZE	21		/* Unified cache block size.  */
++
++/* A special ignored value for PPC, used by the kernel to control the
++   interpretation of the AUXV. Must be > 16.  */
++#define AT_IGNOREPPC	22		/* Entry should be ignored.  */
++
++#define	AT_SECURE	23		/* Boolean, was exec setuid-like?  */
++
++#define AT_BASE_PLATFORM 24		/* String identifying real platforms.*/
++
++#define AT_RANDOM	25		/* Address of 16 random bytes.  */
++
++#define AT_EXECFN	31		/* Filename of executable.  */
++
++/* Pointer to the global system page used for system calls and other
++   nice things.  */
++#define AT_SYSINFO	32
++#define AT_SYSINFO_EHDR	33
++
++/* Shapes of the caches.  Bits 0-3 contains associativity; bits 4-7 contains
++   log2 of line size; mask those to get cache size.  */
++#define AT_L1I_CACHESHAPE	34
++#define AT_L1D_CACHESHAPE	35
++#define AT_L2_CACHESHAPE	36
++#define AT_L3_CACHESHAPE	37
++
++/* Note section contents.  Each entry in the note section begins with
++   a header of a fixed form.  */
++
++typedef struct
++{
++  Elf32_Word n_namesz;			/* Length of the note's name.  */
++  Elf32_Word n_descsz;			/* Length of the note's descriptor.  */
++  Elf32_Word n_type;			/* Type of the note.  */
++} Elf32_Nhdr;
++
++typedef struct
++{
++  Elf64_Word n_namesz;			/* Length of the note's name.  */
++  Elf64_Word n_descsz;			/* Length of the note's descriptor.  */
++  Elf64_Word n_type;			/* Type of the note.  */
++} Elf64_Nhdr;
++
++/* Known names of notes.  */
++
++/* Solaris entries in the note section have this name.  */
++#define ELF_NOTE_SOLARIS	"SUNW Solaris"
++
++/* Note entries for GNU systems have this name.  */
++#define ELF_NOTE_GNU		"GNU"
++
++
++/* Defined types of notes for Solaris.  */
++
++/* Value of descriptor (one word) is desired pagesize for the binary.  */
++#define ELF_NOTE_PAGESIZE_HINT	1
++
++
++/* Defined note types for GNU systems.  */
++
++/* ABI information.  The descriptor consists of words:
++   word 0: OS descriptor
++   word 1: major version of the ABI
++   word 2: minor version of the ABI
++   word 3: subminor version of the ABI
++*/
++#define NT_GNU_ABI_TAG	1
++#define ELF_NOTE_ABI	NT_GNU_ABI_TAG /* Old name.  */
++
++/* Known OSes.  These values can appear in word 0 of an
++   NT_GNU_ABI_TAG note section entry.  */
++#define ELF_NOTE_OS_LINUX	0
++#define ELF_NOTE_OS_GNU		1
++#define ELF_NOTE_OS_SOLARIS2	2
++#define ELF_NOTE_OS_FREEBSD	3
++
++/* Synthetic hwcap information.  The descriptor begins with two words:
++   word 0: number of entries
++   word 1: bitmask of enabled entries
++   Then follow variable-length entries, one byte followed by a
++   '\0'-terminated hwcap name string.  The byte gives the bit
++   number to test if enabled, (1U << bit) & bitmask.  */
++#define NT_GNU_HWCAP	2
++
++/* Build ID bits as generated by ld --build-id.
++   The descriptor consists of any nonzero number of bytes.  */
++#define NT_GNU_BUILD_ID	3
++
++/* Version note generated by GNU gold containing a version string.  */
++#define NT_GNU_GOLD_VERSION	4
++
++
++/* Move records.  */
++typedef struct
++{
++  Elf32_Xword m_value;		/* Symbol value.  */
++  Elf32_Word m_info;		/* Size and index.  */
++  Elf32_Word m_poffset;		/* Symbol offset.  */
++  Elf32_Half m_repeat;		/* Repeat count.  */
++  Elf32_Half m_stride;		/* Stride info.  */
++} Elf32_Move;
++
++typedef struct
++{
++  Elf64_Xword m_value;		/* Symbol value.  */
++  Elf64_Xword m_info;		/* Size and index.  */
++  Elf64_Xword m_poffset;	/* Symbol offset.  */
++  Elf64_Half m_repeat;		/* Repeat count.  */
++  Elf64_Half m_stride;		/* Stride info.  */
++} Elf64_Move;
++
++/* Macro to construct move records.  */
++#define ELF32_M_SYM(info)	((info) >> 8)
++#define ELF32_M_SIZE(info)	((unsigned char) (info))
++#define ELF32_M_INFO(sym, size)	(((sym) << 8) + (unsigned char) (size))
++
++#define ELF64_M_SYM(info)	ELF32_M_SYM (info)
++#define ELF64_M_SIZE(info)	ELF32_M_SIZE (info)
++#define ELF64_M_INFO(sym, size)	ELF32_M_INFO (sym, size)
++
++
++/* Motorola 68k specific definitions.  */
++
++/* Values for Elf32_Ehdr.e_flags.  */
++#define EF_CPU32	0x00810000
++
++/* m68k relocs.  */
++
++#define R_68K_NONE	0		/* No reloc */
++#define R_68K_32	1		/* Direct 32 bit  */
++#define R_68K_16	2		/* Direct 16 bit  */
++#define R_68K_8		3		/* Direct 8 bit  */
++#define R_68K_PC32	4		/* PC relative 32 bit */
++#define R_68K_PC16	5		/* PC relative 16 bit */
++#define R_68K_PC8	6		/* PC relative 8 bit */
++#define R_68K_GOT32	7		/* 32 bit PC relative GOT entry */
++#define R_68K_GOT16	8		/* 16 bit PC relative GOT entry */
++#define R_68K_GOT8	9		/* 8 bit PC relative GOT entry */
++#define R_68K_GOT32O	10		/* 32 bit GOT offset */
++#define R_68K_GOT16O	11		/* 16 bit GOT offset */
++#define R_68K_GOT8O	12		/* 8 bit GOT offset */
++#define R_68K_PLT32	13		/* 32 bit PC relative PLT address */
++#define R_68K_PLT16	14		/* 16 bit PC relative PLT address */
++#define R_68K_PLT8	15		/* 8 bit PC relative PLT address */
++#define R_68K_PLT32O	16		/* 32 bit PLT offset */
++#define R_68K_PLT16O	17		/* 16 bit PLT offset */
++#define R_68K_PLT8O	18		/* 8 bit PLT offset */
++#define R_68K_COPY	19		/* Copy symbol at runtime */
++#define R_68K_GLOB_DAT	20		/* Create GOT entry */
++#define R_68K_JMP_SLOT	21		/* Create PLT entry */
++#define R_68K_RELATIVE	22		/* Adjust by program base */
++#define R_68K_TLS_GD32      25          /* 32 bit GOT offset for GD */
++#define R_68K_TLS_GD16      26          /* 16 bit GOT offset for GD */
++#define R_68K_TLS_GD8       27          /* 8 bit GOT offset for GD */
++#define R_68K_TLS_LDM32     28          /* 32 bit GOT offset for LDM */
++#define R_68K_TLS_LDM16     29          /* 16 bit GOT offset for LDM */
++#define R_68K_TLS_LDM8      30          /* 8 bit GOT offset for LDM */
++#define R_68K_TLS_LDO32     31          /* 32 bit module-relative offset */
++#define R_68K_TLS_LDO16     32          /* 16 bit module-relative offset */
++#define R_68K_TLS_LDO8      33          /* 8 bit module-relative offset */
++#define R_68K_TLS_IE32      34          /* 32 bit GOT offset for IE */
++#define R_68K_TLS_IE16      35          /* 16 bit GOT offset for IE */
++#define R_68K_TLS_IE8       36          /* 8 bit GOT offset for IE */
++#define R_68K_TLS_LE32      37          /* 32 bit offset relative to
++					   static TLS block */
++#define R_68K_TLS_LE16      38          /* 16 bit offset relative to
++					   static TLS block */
++#define R_68K_TLS_LE8       39          /* 8 bit offset relative to
++					   static TLS block */
++#define R_68K_TLS_DTPMOD32  40          /* 32 bit module number */
++#define R_68K_TLS_DTPREL32  41          /* 32 bit module-relative offset */
++#define R_68K_TLS_TPREL32   42          /* 32 bit TP-relative offset */
++/* Keep this the last entry.  */
++#define R_68K_NUM	43
++
++/* Intel 80386 specific definitions.  */
++
++/* i386 relocs.  */
++
++#define R_386_NONE	   0		/* No reloc */
++#define R_386_32	   1		/* Direct 32 bit  */
++#define R_386_PC32	   2		/* PC relative 32 bit */
++#define R_386_GOT32	   3		/* 32 bit GOT entry */
++#define R_386_PLT32	   4		/* 32 bit PLT address */
++#define R_386_COPY	   5		/* Copy symbol at runtime */
++#define R_386_GLOB_DAT	   6		/* Create GOT entry */
++#define R_386_JMP_SLOT	   7		/* Create PLT entry */
++#define R_386_RELATIVE	   8		/* Adjust by program base */
++#define R_386_GOTOFF	   9		/* 32 bit offset to GOT */
++#define R_386_GOTPC	   10		/* 32 bit PC relative offset to GOT */
++#define R_386_32PLT	   11
++#define R_386_TLS_TPOFF	   14		/* Offset in static TLS block */
++#define R_386_TLS_IE	   15		/* Address of GOT entry for static TLS
++					   block offset */
++#define R_386_TLS_GOTIE	   16		/* GOT entry for static TLS block
++					   offset */
++#define R_386_TLS_LE	   17		/* Offset relative to static TLS
++					   block */
++#define R_386_TLS_GD	   18		/* Direct 32 bit for GNU version of
++					   general dynamic thread local data */
++#define R_386_TLS_LDM	   19		/* Direct 32 bit for GNU version of
++					   local dynamic thread local data
++					   in LE code */
++#define R_386_16	   20
++#define R_386_PC16	   21
++#define R_386_8		   22
++#define R_386_PC8	   23
++#define R_386_TLS_GD_32	   24		/* Direct 32 bit for general dynamic
++					   thread local data */
++#define R_386_TLS_GD_PUSH  25		/* Tag for pushl in GD TLS code */
++#define R_386_TLS_GD_CALL  26		/* Relocation for call to
++					   __tls_get_addr() */
++#define R_386_TLS_GD_POP   27		/* Tag for popl in GD TLS code */
++#define R_386_TLS_LDM_32   28		/* Direct 32 bit for local dynamic
++					   thread local data in LE code */
++#define R_386_TLS_LDM_PUSH 29		/* Tag for pushl in LDM TLS code */
++#define R_386_TLS_LDM_CALL 30		/* Relocation for call to
++					   __tls_get_addr() in LDM code */
++#define R_386_TLS_LDM_POP  31		/* Tag for popl in LDM TLS code */
++#define R_386_TLS_LDO_32   32		/* Offset relative to TLS block */
++#define R_386_TLS_IE_32	   33		/* GOT entry for negated static TLS
++					   block offset */
++#define R_386_TLS_LE_32	   34		/* Negated offset relative to static
++					   TLS block */
++#define R_386_TLS_DTPMOD32 35		/* ID of module containing symbol */
++#define R_386_TLS_DTPOFF32 36		/* Offset in TLS block */
++#define R_386_TLS_TPOFF32  37		/* Negated offset in static TLS block */
++/* 38? */
++#define R_386_TLS_GOTDESC  39		/* GOT offset for TLS descriptor.  */
++#define R_386_TLS_DESC_CALL 40		/* Marker of call through TLS
++					   descriptor for
++					   relaxation.  */
++#define R_386_TLS_DESC     41		/* TLS descriptor containing
++					   pointer to code and to
++					   argument, returning the TLS
++					   offset for the symbol.  */
++#define R_386_IRELATIVE	   42		/* Adjust indirectly by program base */
++/* Keep this the last entry.  */
++#define R_386_NUM	   43
++
++/* SUN SPARC specific definitions.  */
++
++/* Legal values for ST_TYPE subfield of st_info (symbol type).  */
++
++#define STT_SPARC_REGISTER	13	/* Global register reserved to app. */
++
++/* Values for Elf64_Ehdr.e_flags.  */
++
++#define EF_SPARCV9_MM		3
++#define EF_SPARCV9_TSO		0
++#define EF_SPARCV9_PSO		1
++#define EF_SPARCV9_RMO		2
++#define EF_SPARC_LEDATA		0x800000 /* little endian data */
++#define EF_SPARC_EXT_MASK	0xFFFF00
++#define EF_SPARC_32PLUS		0x000100 /* generic V8+ features */
++#define EF_SPARC_SUN_US1	0x000200 /* Sun UltraSPARC1 extensions */
++#define EF_SPARC_HAL_R1		0x000400 /* HAL R1 extensions */
++#define EF_SPARC_SUN_US3	0x000800 /* Sun UltraSPARCIII extensions */
++
++/* SPARC relocs.  */
++
++#define R_SPARC_NONE		0	/* No reloc */
++#define R_SPARC_8		1	/* Direct 8 bit */
++#define R_SPARC_16		2	/* Direct 16 bit */
++#define R_SPARC_32		3	/* Direct 32 bit */
++#define R_SPARC_DISP8		4	/* PC relative 8 bit */
++#define R_SPARC_DISP16		5	/* PC relative 16 bit */
++#define R_SPARC_DISP32		6	/* PC relative 32 bit */
++#define R_SPARC_WDISP30		7	/* PC relative 30 bit shifted */
++#define R_SPARC_WDISP22		8	/* PC relative 22 bit shifted */
++#define R_SPARC_HI22		9	/* High 22 bit */
++#define R_SPARC_22		10	/* Direct 22 bit */
++#define R_SPARC_13		11	/* Direct 13 bit */
++#define R_SPARC_LO10		12	/* Truncated 10 bit */
++#define R_SPARC_GOT10		13	/* Truncated 10 bit GOT entry */
++#define R_SPARC_GOT13		14	/* 13 bit GOT entry */
++#define R_SPARC_GOT22		15	/* 22 bit GOT entry shifted */
++#define R_SPARC_PC10		16	/* PC relative 10 bit truncated */
++#define R_SPARC_PC22		17	/* PC relative 22 bit shifted */
++#define R_SPARC_WPLT30		18	/* 30 bit PC relative PLT address */
++#define R_SPARC_COPY		19	/* Copy symbol at runtime */
++#define R_SPARC_GLOB_DAT	20	/* Create GOT entry */
++#define R_SPARC_JMP_SLOT	21	/* Create PLT entry */
++#define R_SPARC_RELATIVE	22	/* Adjust by program base */
++#define R_SPARC_UA32		23	/* Direct 32 bit unaligned */
++
++/* Additional Sparc64 relocs.  */
++
++#define R_SPARC_PLT32		24	/* Direct 32 bit ref to PLT entry */
++#define R_SPARC_HIPLT22		25	/* High 22 bit PLT entry */
++#define R_SPARC_LOPLT10		26	/* Truncated 10 bit PLT entry */
++#define R_SPARC_PCPLT32		27	/* PC rel 32 bit ref to PLT entry */
++#define R_SPARC_PCPLT22		28	/* PC rel high 22 bit PLT entry */
++#define R_SPARC_PCPLT10		29	/* PC rel trunc 10 bit PLT entry */
++#define R_SPARC_10		30	/* Direct 10 bit */
++#define R_SPARC_11		31	/* Direct 11 bit */
++#define R_SPARC_64		32	/* Direct 64 bit */
++#define R_SPARC_OLO10		33	/* 10bit with secondary 13bit addend */
++#define R_SPARC_HH22		34	/* Top 22 bits of direct 64 bit */
++#define R_SPARC_HM10		35	/* High middle 10 bits of ... */
++#define R_SPARC_LM22		36	/* Low middle 22 bits of ... */
++#define R_SPARC_PC_HH22		37	/* Top 22 bits of pc rel 64 bit */
++#define R_SPARC_PC_HM10		38	/* High middle 10 bit of ... */
++#define R_SPARC_PC_LM22		39	/* Low miggle 22 bits of ... */
++#define R_SPARC_WDISP16		40	/* PC relative 16 bit shifted */
++#define R_SPARC_WDISP19		41	/* PC relative 19 bit shifted */
++#define R_SPARC_GLOB_JMP	42	/* was part of v9 ABI but was removed */
++#define R_SPARC_7		43	/* Direct 7 bit */
++#define R_SPARC_5		44	/* Direct 5 bit */
++#define R_SPARC_6		45	/* Direct 6 bit */
++#define R_SPARC_DISP64		46	/* PC relative 64 bit */
++#define R_SPARC_PLT64		47	/* Direct 64 bit ref to PLT entry */
++#define R_SPARC_HIX22		48	/* High 22 bit complemented */
++#define R_SPARC_LOX10		49	/* Truncated 11 bit complemented */
++#define R_SPARC_H44		50	/* Direct high 12 of 44 bit */
++#define R_SPARC_M44		51	/* Direct mid 22 of 44 bit */
++#define R_SPARC_L44		52	/* Direct low 10 of 44 bit */
++#define R_SPARC_REGISTER	53	/* Global register usage */
++#define R_SPARC_UA64		54	/* Direct 64 bit unaligned */
++#define R_SPARC_UA16		55	/* Direct 16 bit unaligned */
++#define R_SPARC_TLS_GD_HI22	56
++#define R_SPARC_TLS_GD_LO10	57
++#define R_SPARC_TLS_GD_ADD	58
++#define R_SPARC_TLS_GD_CALL	59
++#define R_SPARC_TLS_LDM_HI22	60
++#define R_SPARC_TLS_LDM_LO10	61
++#define R_SPARC_TLS_LDM_ADD	62
++#define R_SPARC_TLS_LDM_CALL	63
++#define R_SPARC_TLS_LDO_HIX22	64
++#define R_SPARC_TLS_LDO_LOX10	65
++#define R_SPARC_TLS_LDO_ADD	66
++#define R_SPARC_TLS_IE_HI22	67
++#define R_SPARC_TLS_IE_LO10	68
++#define R_SPARC_TLS_IE_LD	69
++#define R_SPARC_TLS_IE_LDX	70
++#define R_SPARC_TLS_IE_ADD	71
++#define R_SPARC_TLS_LE_HIX22	72
++#define R_SPARC_TLS_LE_LOX10	73
++#define R_SPARC_TLS_DTPMOD32	74
++#define R_SPARC_TLS_DTPMOD64	75
++#define R_SPARC_TLS_DTPOFF32	76
++#define R_SPARC_TLS_DTPOFF64	77
++#define R_SPARC_TLS_TPOFF32	78
++#define R_SPARC_TLS_TPOFF64	79
++#define R_SPARC_GOTDATA_HIX22	80
++#define R_SPARC_GOTDATA_LOX10	81
++#define R_SPARC_GOTDATA_OP_HIX22	82
++#define R_SPARC_GOTDATA_OP_LOX10	83
++#define R_SPARC_GOTDATA_OP	84
++#define R_SPARC_H34		85
++#define R_SPARC_SIZE32		86
++#define R_SPARC_SIZE64		87
++#define R_SPARC_WDISP10		88
++#define R_SPARC_JMP_IREL	248
++#define R_SPARC_IRELATIVE	249
++#define R_SPARC_GNU_VTINHERIT	250
++#define R_SPARC_GNU_VTENTRY	251
++#define R_SPARC_REV32		252
++/* Keep this the last entry.  */
++#define R_SPARC_NUM		253
++
++/* For Sparc64, legal values for d_tag of Elf64_Dyn.  */
++
++#define DT_SPARC_REGISTER 0x70000001
++#define DT_SPARC_NUM	2
++
++/* MIPS R3000 specific definitions.  */
++
++/* Legal values for e_flags field of Elf32_Ehdr.  */
++
++#define EF_MIPS_NOREORDER   1		/* A .noreorder directive was used */
++#define EF_MIPS_PIC	    2		/* Contains PIC code */
++#define EF_MIPS_CPIC	    4		/* Uses PIC calling sequence */
++#define EF_MIPS_XGOT	    8
++#define EF_MIPS_64BIT_WHIRL 16
++#define EF_MIPS_ABI2	    32
++#define EF_MIPS_ABI_ON32    64
++#define EF_MIPS_ARCH	    0xf0000000	/* MIPS architecture level */
++
++/* Legal values for MIPS architecture level.  */
++
++#define EF_MIPS_ARCH_1	    0x00000000	/* -mips1 code.  */
++#define EF_MIPS_ARCH_2	    0x10000000	/* -mips2 code.  */
++#define EF_MIPS_ARCH_3	    0x20000000	/* -mips3 code.  */
++#define EF_MIPS_ARCH_4	    0x30000000	/* -mips4 code.  */
++#define EF_MIPS_ARCH_5	    0x40000000	/* -mips5 code.  */
++#define EF_MIPS_ARCH_32	    0x60000000	/* MIPS32 code.  */
++#define EF_MIPS_ARCH_64	    0x70000000	/* MIPS64 code.  */
++
++/* The following are non-official names and should not be used.  */
++
++#define E_MIPS_ARCH_1	  0x00000000	/* -mips1 code.  */
++#define E_MIPS_ARCH_2	  0x10000000	/* -mips2 code.  */
++#define E_MIPS_ARCH_3	  0x20000000	/* -mips3 code.  */
++#define E_MIPS_ARCH_4	  0x30000000	/* -mips4 code.  */
++#define E_MIPS_ARCH_5	  0x40000000	/* -mips5 code.  */
++#define E_MIPS_ARCH_32	  0x60000000	/* MIPS32 code.  */
++#define E_MIPS_ARCH_64	  0x70000000	/* MIPS64 code.  */
++
++/* Special section indices.  */
++
++#define SHN_MIPS_ACOMMON    0xff00	/* Allocated common symbols */
++#define SHN_MIPS_TEXT	    0xff01	/* Allocated test symbols.  */
++#define SHN_MIPS_DATA	    0xff02	/* Allocated data symbols.  */
++#define SHN_MIPS_SCOMMON    0xff03	/* Small common symbols */
++#define SHN_MIPS_SUNDEFINED 0xff04	/* Small undefined symbols */
++
++/* Legal values for sh_type field of Elf32_Shdr.  */
++
++#define SHT_MIPS_LIBLIST       0x70000000 /* Shared objects used in link */
++#define SHT_MIPS_MSYM	       0x70000001
++#define SHT_MIPS_CONFLICT      0x70000002 /* Conflicting symbols */
++#define SHT_MIPS_GPTAB	       0x70000003 /* Global data area sizes */
++#define SHT_MIPS_UCODE	       0x70000004 /* Reserved for SGI/MIPS compilers */
++#define SHT_MIPS_DEBUG	       0x70000005 /* MIPS ECOFF debugging information*/
++#define SHT_MIPS_REGINFO       0x70000006 /* Register usage information */
++#define SHT_MIPS_PACKAGE       0x70000007
++#define SHT_MIPS_PACKSYM       0x70000008
++#define SHT_MIPS_RELD	       0x70000009
++#define SHT_MIPS_IFACE         0x7000000b
++#define SHT_MIPS_CONTENT       0x7000000c
++#define SHT_MIPS_OPTIONS       0x7000000d /* Miscellaneous options.  */
++#define SHT_MIPS_SHDR	       0x70000010
++#define SHT_MIPS_FDESC	       0x70000011
++#define SHT_MIPS_EXTSYM	       0x70000012
++#define SHT_MIPS_DENSE	       0x70000013
++#define SHT_MIPS_PDESC	       0x70000014
++#define SHT_MIPS_LOCSYM	       0x70000015
++#define SHT_MIPS_AUXSYM	       0x70000016
++#define SHT_MIPS_OPTSYM	       0x70000017
++#define SHT_MIPS_LOCSTR	       0x70000018
++#define SHT_MIPS_LINE	       0x70000019
++#define SHT_MIPS_RFDESC	       0x7000001a
++#define SHT_MIPS_DELTASYM      0x7000001b
++#define SHT_MIPS_DELTAINST     0x7000001c
++#define SHT_MIPS_DELTACLASS    0x7000001d
++#define SHT_MIPS_DWARF         0x7000001e /* DWARF debugging information.  */
++#define SHT_MIPS_DELTADECL     0x7000001f
++#define SHT_MIPS_SYMBOL_LIB    0x70000020
++#define SHT_MIPS_EVENTS	       0x70000021 /* Event section.  */
++#define SHT_MIPS_TRANSLATE     0x70000022
++#define SHT_MIPS_PIXIE	       0x70000023
++#define SHT_MIPS_XLATE	       0x70000024
++#define SHT_MIPS_XLATE_DEBUG   0x70000025
++#define SHT_MIPS_WHIRL	       0x70000026
++#define SHT_MIPS_EH_REGION     0x70000027
++#define SHT_MIPS_XLATE_OLD     0x70000028
++#define SHT_MIPS_PDR_EXCEPTION 0x70000029
++
++/* Legal values for sh_flags field of Elf32_Shdr.  */
++
++#define SHF_MIPS_GPREL	 0x10000000	/* Must be part of global data area */
++#define SHF_MIPS_MERGE	 0x20000000
++#define SHF_MIPS_ADDR	 0x40000000
++#define SHF_MIPS_STRINGS 0x80000000
++#define SHF_MIPS_NOSTRIP 0x08000000
++#define SHF_MIPS_LOCAL	 0x04000000
++#define SHF_MIPS_NAMES	 0x02000000
++#define SHF_MIPS_NODUPE	 0x01000000
++
++
++/* Symbol tables.  */
++
++/* MIPS specific values for `st_other'.  */
++#define STO_MIPS_DEFAULT		0x0
++#define STO_MIPS_INTERNAL		0x1
++#define STO_MIPS_HIDDEN			0x2
++#define STO_MIPS_PROTECTED		0x3
++#define STO_MIPS_PLT			0x8
++#define STO_MIPS_SC_ALIGN_UNUSED	0xff
++
++/* MIPS specific values for `st_info'.  */
++#define STB_MIPS_SPLIT_COMMON		13
++
++/* Entries found in sections of type SHT_MIPS_GPTAB.  */
++
++typedef union
++{
++  struct
++    {
++      Elf32_Word gt_current_g_value;	/* -G value used for compilation */
++      Elf32_Word gt_unused;		/* Not used */
++    } gt_header;			/* First entry in section */
++  struct
++    {
++      Elf32_Word gt_g_value;		/* If this value were used for -G */
++      Elf32_Word gt_bytes;		/* This many bytes would be used */
++    } gt_entry;				/* Subsequent entries in section */
++} Elf32_gptab;
++
++/* Entry found in sections of type SHT_MIPS_REGINFO.  */
++
++typedef struct
++{
++  Elf32_Word	ri_gprmask;		/* General registers used */
++  Elf32_Word	ri_cprmask[4];		/* Coprocessor registers used */
++  Elf32_Sword	ri_gp_value;		/* $gp register value */
++} Elf32_RegInfo;
++
++/* Entries found in sections of type SHT_MIPS_OPTIONS.  */
++
++typedef struct
++{
++  unsigned char kind;		/* Determines interpretation of the
++				   variable part of descriptor.  */
++  unsigned char size;		/* Size of descriptor, including header.  */
++  Elf32_Section section;	/* Section header index of section affected,
++				   0 for global options.  */
++  Elf32_Word info;		/* Kind-specific information.  */
++} Elf_Options;
++
++/* Values for `kind' field in Elf_Options.  */
++
++#define ODK_NULL	0	/* Undefined.  */
++#define ODK_REGINFO	1	/* Register usage information.  */
++#define ODK_EXCEPTIONS	2	/* Exception processing options.  */
++#define ODK_PAD		3	/* Section padding options.  */
++#define ODK_HWPATCH	4	/* Hardware workarounds performed */
++#define ODK_FILL	5	/* record the fill value used by the linker. */
++#define ODK_TAGS	6	/* reserve space for desktop tools to write. */
++#define ODK_HWAND	7	/* HW workarounds.  'AND' bits when merging. */
++#define ODK_HWOR	8	/* HW workarounds.  'OR' bits when merging.  */
++
++/* Values for `info' in Elf_Options for ODK_EXCEPTIONS entries.  */
++
++#define OEX_FPU_MIN	0x1f	/* FPE's which MUST be enabled.  */
++#define OEX_FPU_MAX	0x1f00	/* FPE's which MAY be enabled.  */
++#define OEX_PAGE0	0x10000	/* page zero must be mapped.  */
++#define OEX_SMM		0x20000	/* Force sequential memory mode?  */
++#define OEX_FPDBUG	0x40000	/* Force floating point debug mode?  */
++#define OEX_PRECISEFP	OEX_FPDBUG
++#define OEX_DISMISS	0x80000	/* Dismiss invalid address faults?  */
++
++#define OEX_FPU_INVAL	0x10
++#define OEX_FPU_DIV0	0x08
++#define OEX_FPU_OFLO	0x04
++#define OEX_FPU_UFLO	0x02
++#define OEX_FPU_INEX	0x01
++
++/* Masks for `info' in Elf_Options for an ODK_HWPATCH entry.  */
++
++#define OHW_R4KEOP	0x1	/* R4000 end-of-page patch.  */
++#define OHW_R8KPFETCH	0x2	/* may need R8000 prefetch patch.  */
++#define OHW_R5KEOP	0x4	/* R5000 end-of-page patch.  */
++#define OHW_R5KCVTL	0x8	/* R5000 cvt.[ds].l bug.  clean=1.  */
++
++#define OPAD_PREFIX	0x1
++#define OPAD_POSTFIX	0x2
++#define OPAD_SYMBOL	0x4
++
++/* Entry found in `.options' section.  */
++
++typedef struct
++{
++  Elf32_Word hwp_flags1;	/* Extra flags.  */
++  Elf32_Word hwp_flags2;	/* Extra flags.  */
++} Elf_Options_Hw;
++
++/* Masks for `info' in ElfOptions for ODK_HWAND and ODK_HWOR entries.  */
++
++#define OHWA0_R4KEOP_CHECKED	0x00000001
++#define OHWA1_R4KEOP_CLEAN	0x00000002
++
++/* MIPS relocs.  */
++
++#define R_MIPS_NONE		0	/* No reloc */
++#define R_MIPS_16		1	/* Direct 16 bit */
++#define R_MIPS_32		2	/* Direct 32 bit */
++#define R_MIPS_REL32		3	/* PC relative 32 bit */
++#define R_MIPS_26		4	/* Direct 26 bit shifted */
++#define R_MIPS_HI16		5	/* High 16 bit */
++#define R_MIPS_LO16		6	/* Low 16 bit */
++#define R_MIPS_GPREL16		7	/* GP relative 16 bit */
++#define R_MIPS_LITERAL		8	/* 16 bit literal entry */
++#define R_MIPS_GOT16		9	/* 16 bit GOT entry */
++#define R_MIPS_PC16		10	/* PC relative 16 bit */
++#define R_MIPS_CALL16		11	/* 16 bit GOT entry for function */
++#define R_MIPS_GPREL32		12	/* GP relative 32 bit */
++
++#define R_MIPS_SHIFT5		16
++#define R_MIPS_SHIFT6		17
++#define R_MIPS_64		18
++#define R_MIPS_GOT_DISP		19
++#define R_MIPS_GOT_PAGE		20
++#define R_MIPS_GOT_OFST		21
++#define R_MIPS_GOT_HI16		22
++#define R_MIPS_GOT_LO16		23
++#define R_MIPS_SUB		24
++#define R_MIPS_INSERT_A		25
++#define R_MIPS_INSERT_B		26
++#define R_MIPS_DELETE		27
++#define R_MIPS_HIGHER		28
++#define R_MIPS_HIGHEST		29
++#define R_MIPS_CALL_HI16	30
++#define R_MIPS_CALL_LO16	31
++#define R_MIPS_SCN_DISP		32
++#define R_MIPS_REL16		33
++#define R_MIPS_ADD_IMMEDIATE	34
++#define R_MIPS_PJUMP		35
++#define R_MIPS_RELGOT		36
++#define R_MIPS_JALR		37
++#define R_MIPS_TLS_DTPMOD32	38	/* Module number 32 bit */
++#define R_MIPS_TLS_DTPREL32	39	/* Module-relative offset 32 bit */
++#define R_MIPS_TLS_DTPMOD64	40	/* Module number 64 bit */
++#define R_MIPS_TLS_DTPREL64	41	/* Module-relative offset 64 bit */
++#define R_MIPS_TLS_GD		42	/* 16 bit GOT offset for GD */
++#define R_MIPS_TLS_LDM		43	/* 16 bit GOT offset for LDM */
++#define R_MIPS_TLS_DTPREL_HI16	44	/* Module-relative offset, high 16 bits */
++#define R_MIPS_TLS_DTPREL_LO16	45	/* Module-relative offset, low 16 bits */
++#define R_MIPS_TLS_GOTTPREL	46	/* 16 bit GOT offset for IE */
++#define R_MIPS_TLS_TPREL32	47	/* TP-relative offset, 32 bit */
++#define R_MIPS_TLS_TPREL64	48	/* TP-relative offset, 64 bit */
++#define R_MIPS_TLS_TPREL_HI16	49	/* TP-relative offset, high 16 bits */
++#define R_MIPS_TLS_TPREL_LO16	50	/* TP-relative offset, low 16 bits */
++#define R_MIPS_GLOB_DAT		51
++#define R_MIPS_COPY		126
++#define R_MIPS_JUMP_SLOT        127
++/* Keep this the last entry.  */
++#define R_MIPS_NUM		128
++
++/* Legal values for p_type field of Elf32_Phdr.  */
++
++#define PT_MIPS_REGINFO	0x70000000	/* Register usage information */
++#define PT_MIPS_RTPROC  0x70000001	/* Runtime procedure table. */
++#define PT_MIPS_OPTIONS 0x70000002
++
++/* Special program header types.  */
++
++#define PF_MIPS_LOCAL	0x10000000
++
++/* Legal values for d_tag field of Elf32_Dyn.  */
++
++#define DT_MIPS_RLD_VERSION  0x70000001	/* Runtime linker interface version */
++#define DT_MIPS_TIME_STAMP   0x70000002	/* Timestamp */
++#define DT_MIPS_ICHECKSUM    0x70000003	/* Checksum */
++#define DT_MIPS_IVERSION     0x70000004	/* Version string (string tbl index) */
++#define DT_MIPS_FLAGS	     0x70000005	/* Flags */
++#define DT_MIPS_BASE_ADDRESS 0x70000006	/* Base address */
++#define DT_MIPS_MSYM	     0x70000007
++#define DT_MIPS_CONFLICT     0x70000008	/* Address of CONFLICT section */
++#define DT_MIPS_LIBLIST	     0x70000009	/* Address of LIBLIST section */
++#define DT_MIPS_LOCAL_GOTNO  0x7000000a	/* Number of local GOT entries */
++#define DT_MIPS_CONFLICTNO   0x7000000b	/* Number of CONFLICT entries */
++#define DT_MIPS_LIBLISTNO    0x70000010	/* Number of LIBLIST entries */
++#define DT_MIPS_SYMTABNO     0x70000011	/* Number of DYNSYM entries */
++#define DT_MIPS_UNREFEXTNO   0x70000012	/* First external DYNSYM */
++#define DT_MIPS_GOTSYM	     0x70000013	/* First GOT entry in DYNSYM */
++#define DT_MIPS_HIPAGENO     0x70000014	/* Number of GOT page table entries */
++#define DT_MIPS_RLD_MAP	     0x70000016	/* Address of run time loader map.  */
++#define DT_MIPS_DELTA_CLASS  0x70000017	/* Delta C++ class definition.  */
++#define DT_MIPS_DELTA_CLASS_NO    0x70000018 /* Number of entries in
++						DT_MIPS_DELTA_CLASS.  */
++#define DT_MIPS_DELTA_INSTANCE    0x70000019 /* Delta C++ class instances.  */
++#define DT_MIPS_DELTA_INSTANCE_NO 0x7000001a /* Number of entries in
++						DT_MIPS_DELTA_INSTANCE.  */
++#define DT_MIPS_DELTA_RELOC  0x7000001b /* Delta relocations.  */
++#define DT_MIPS_DELTA_RELOC_NO 0x7000001c /* Number of entries in
++					     DT_MIPS_DELTA_RELOC.  */
++#define DT_MIPS_DELTA_SYM    0x7000001d /* Delta symbols that Delta
++					   relocations refer to.  */
++#define DT_MIPS_DELTA_SYM_NO 0x7000001e /* Number of entries in
++					   DT_MIPS_DELTA_SYM.  */
++#define DT_MIPS_DELTA_CLASSSYM 0x70000020 /* Delta symbols that hold the
++					     class declaration.  */
++#define DT_MIPS_DELTA_CLASSSYM_NO 0x70000021 /* Number of entries in
++						DT_MIPS_DELTA_CLASSSYM.  */
++#define DT_MIPS_CXX_FLAGS    0x70000022 /* Flags indicating for C++ flavor.  */
++#define DT_MIPS_PIXIE_INIT   0x70000023
++#define DT_MIPS_SYMBOL_LIB   0x70000024
++#define DT_MIPS_LOCALPAGE_GOTIDX 0x70000025
++#define DT_MIPS_LOCAL_GOTIDX 0x70000026
++#define DT_MIPS_HIDDEN_GOTIDX 0x70000027
++#define DT_MIPS_PROTECTED_GOTIDX 0x70000028
++#define DT_MIPS_OPTIONS	     0x70000029 /* Address of .options.  */
++#define DT_MIPS_INTERFACE    0x7000002a /* Address of .interface.  */
++#define DT_MIPS_DYNSTR_ALIGN 0x7000002b
++#define DT_MIPS_INTERFACE_SIZE 0x7000002c /* Size of the .interface section. */
++#define DT_MIPS_RLD_TEXT_RESOLVE_ADDR 0x7000002d /* Address of rld_text_rsolve
++						    function stored in GOT.  */
++#define DT_MIPS_PERF_SUFFIX  0x7000002e /* Default suffix of dso to be added
++					   by rld on dlopen() calls.  */
++#define DT_MIPS_COMPACT_SIZE 0x7000002f /* (O32)Size of compact rel section. */
++#define DT_MIPS_GP_VALUE     0x70000030 /* GP value for aux GOTs.  */
++#define DT_MIPS_AUX_DYNAMIC  0x70000031 /* Address of aux .dynamic.  */
++/* The address of .got.plt in an executable using the new non-PIC ABI.  */
++#define DT_MIPS_PLTGOT	     0x70000032
++/* The base of the PLT in an executable using the new non-PIC ABI if that
++   PLT is writable.  For a non-writable PLT, this is omitted or has a zero
++   value.  */
++#define DT_MIPS_RWPLT        0x70000034
++#define DT_MIPS_NUM	     0x35
++
++/* Legal values for DT_MIPS_FLAGS Elf32_Dyn entry.  */
++
++#define RHF_NONE		   0		/* No flags */
++#define RHF_QUICKSTART		   (1 << 0)	/* Use quickstart */
++#define RHF_NOTPOT		   (1 << 1)	/* Hash size not power of 2 */
++#define RHF_NO_LIBRARY_REPLACEMENT (1 << 2)	/* Ignore LD_LIBRARY_PATH */
++#define RHF_NO_MOVE		   (1 << 3)
++#define RHF_SGI_ONLY		   (1 << 4)
++#define RHF_GUARANTEE_INIT	   (1 << 5)
++#define RHF_DELTA_C_PLUS_PLUS	   (1 << 6)
++#define RHF_GUARANTEE_START_INIT   (1 << 7)
++#define RHF_PIXIE		   (1 << 8)
++#define RHF_DEFAULT_DELAY_LOAD	   (1 << 9)
++#define RHF_REQUICKSTART	   (1 << 10)
++#define RHF_REQUICKSTARTED	   (1 << 11)
++#define RHF_CORD		   (1 << 12)
++#define RHF_NO_UNRES_UNDEF	   (1 << 13)
++#define RHF_RLD_ORDER_SAFE	   (1 << 14)
++
++/* Entries found in sections of type SHT_MIPS_LIBLIST.  */
++
++typedef struct
++{
++  Elf32_Word l_name;		/* Name (string table index) */
++  Elf32_Word l_time_stamp;	/* Timestamp */
++  Elf32_Word l_checksum;	/* Checksum */
++  Elf32_Word l_version;		/* Interface version */
++  Elf32_Word l_flags;		/* Flags */
++} Elf32_Lib;
++
++typedef struct
++{
++  Elf64_Word l_name;		/* Name (string table index) */
++  Elf64_Word l_time_stamp;	/* Timestamp */
++  Elf64_Word l_checksum;	/* Checksum */
++  Elf64_Word l_version;		/* Interface version */
++  Elf64_Word l_flags;		/* Flags */
++} Elf64_Lib;
++
++
++/* Legal values for l_flags.  */
++
++#define LL_NONE		  0
++#define LL_EXACT_MATCH	  (1 << 0)	/* Require exact match */
++#define LL_IGNORE_INT_VER (1 << 1)	/* Ignore interface version */
++#define LL_REQUIRE_MINOR  (1 << 2)
++#define LL_EXPORTS	  (1 << 3)
++#define LL_DELAY_LOAD	  (1 << 4)
++#define LL_DELTA	  (1 << 5)
++
++/* Entries found in sections of type SHT_MIPS_CONFLICT.  */
++
++typedef Elf32_Addr Elf32_Conflict;
++
++
++/* HPPA specific definitions.  */
++
++/* Legal values for e_flags field of Elf32_Ehdr.  */
++
++#define EF_PARISC_TRAPNIL	0x00010000 /* Trap nil pointer dereference.  */
++#define EF_PARISC_EXT		0x00020000 /* Program uses arch. extensions. */
++#define EF_PARISC_LSB		0x00040000 /* Program expects little endian. */
++#define EF_PARISC_WIDE		0x00080000 /* Program expects wide mode.  */
++#define EF_PARISC_NO_KABP	0x00100000 /* No kernel assisted branch
++					      prediction.  */
++#define EF_PARISC_LAZYSWAP	0x00400000 /* Allow lazy swapping.  */
++#define EF_PARISC_ARCH		0x0000ffff /* Architecture version.  */
++
++/* Defined values for `e_flags & EF_PARISC_ARCH' are:  */
++
++#define EFA_PARISC_1_0		    0x020b /* PA-RISC 1.0 big-endian.  */
++#define EFA_PARISC_1_1		    0x0210 /* PA-RISC 1.1 big-endian.  */
++#define EFA_PARISC_2_0		    0x0214 /* PA-RISC 2.0 big-endian.  */
++
++/* Additional section indeces.  */
++
++#define SHN_PARISC_ANSI_COMMON	0xff00	   /* Section for tenatively declared
++					      symbols in ANSI C.  */
++#define SHN_PARISC_HUGE_COMMON	0xff01	   /* Common blocks in huge model.  */
++
++/* Legal values for sh_type field of Elf32_Shdr.  */
++
++#define SHT_PARISC_EXT		0x70000000 /* Contains product specific ext. */
++#define SHT_PARISC_UNWIND	0x70000001 /* Unwind information.  */
++#define SHT_PARISC_DOC		0x70000002 /* Debug info for optimized code. */
++
++/* Legal values for sh_flags field of Elf32_Shdr.  */
++
++#define SHF_PARISC_SHORT	0x20000000 /* Section with short addressing. */
++#define SHF_PARISC_HUGE		0x40000000 /* Section far from gp.  */
++#define SHF_PARISC_SBP		0x80000000 /* Static branch prediction code. */
++
++/* Legal values for ST_TYPE subfield of st_info (symbol type).  */
++
++#define STT_PARISC_MILLICODE	13	/* Millicode function entry point.  */
++
++#define STT_HP_OPAQUE		(STT_LOOS + 0x1)
++#define STT_HP_STUB		(STT_LOOS + 0x2)
++
++/* HPPA relocs.  */
++
++#define R_PARISC_NONE		0	/* No reloc.  */
++#define R_PARISC_DIR32		1	/* Direct 32-bit reference.  */
++#define R_PARISC_DIR21L		2	/* Left 21 bits of eff. address.  */
++#define R_PARISC_DIR17R		3	/* Right 17 bits of eff. address.  */
++#define R_PARISC_DIR17F		4	/* 17 bits of eff. address.  */
++#define R_PARISC_DIR14R		6	/* Right 14 bits of eff. address.  */
++#define R_PARISC_PCREL32	9	/* 32-bit rel. address.  */
++#define R_PARISC_PCREL21L	10	/* Left 21 bits of rel. address.  */
++#define R_PARISC_PCREL17R	11	/* Right 17 bits of rel. address.  */
++#define R_PARISC_PCREL17F	12	/* 17 bits of rel. address.  */
++#define R_PARISC_PCREL14R	14	/* Right 14 bits of rel. address.  */
++#define R_PARISC_DPREL21L	18	/* Left 21 bits of rel. address.  */
++#define R_PARISC_DPREL14R	22	/* Right 14 bits of rel. address.  */
++#define R_PARISC_GPREL21L	26	/* GP-relative, left 21 bits.  */
++#define R_PARISC_GPREL14R	30	/* GP-relative, right 14 bits.  */
++#define R_PARISC_LTOFF21L	34	/* LT-relative, left 21 bits.  */
++#define R_PARISC_LTOFF14R	38	/* LT-relative, right 14 bits.  */
++#define R_PARISC_SECREL32	41	/* 32 bits section rel. address.  */
++#define R_PARISC_SEGBASE	48	/* No relocation, set segment base.  */
++#define R_PARISC_SEGREL32	49	/* 32 bits segment rel. address.  */
++#define R_PARISC_PLTOFF21L	50	/* PLT rel. address, left 21 bits.  */
++#define R_PARISC_PLTOFF14R	54	/* PLT rel. address, right 14 bits.  */
++#define R_PARISC_LTOFF_FPTR32	57	/* 32 bits LT-rel. function pointer. */
++#define R_PARISC_LTOFF_FPTR21L	58	/* LT-rel. fct ptr, left 21 bits. */
++#define R_PARISC_LTOFF_FPTR14R	62	/* LT-rel. fct ptr, right 14 bits. */
++#define R_PARISC_FPTR64		64	/* 64 bits function address.  */
++#define R_PARISC_PLABEL32	65	/* 32 bits function address.  */
++#define R_PARISC_PLABEL21L	66	/* Left 21 bits of fdesc address.  */
++#define R_PARISC_PLABEL14R	70	/* Right 14 bits of fdesc address.  */
++#define R_PARISC_PCREL64	72	/* 64 bits PC-rel. address.  */
++#define R_PARISC_PCREL22F	74	/* 22 bits PC-rel. address.  */
++#define R_PARISC_PCREL14WR	75	/* PC-rel. address, right 14 bits.  */
++#define R_PARISC_PCREL14DR	76	/* PC rel. address, right 14 bits.  */
++#define R_PARISC_PCREL16F	77	/* 16 bits PC-rel. address.  */
++#define R_PARISC_PCREL16WF	78	/* 16 bits PC-rel. address.  */
++#define R_PARISC_PCREL16DF	79	/* 16 bits PC-rel. address.  */
++#define R_PARISC_DIR64		80	/* 64 bits of eff. address.  */
++#define R_PARISC_DIR14WR	83	/* 14 bits of eff. address.  */
++#define R_PARISC_DIR14DR	84	/* 14 bits of eff. address.  */
++#define R_PARISC_DIR16F		85	/* 16 bits of eff. address.  */
++#define R_PARISC_DIR16WF	86	/* 16 bits of eff. address.  */
++#define R_PARISC_DIR16DF	87	/* 16 bits of eff. address.  */
++#define R_PARISC_GPREL64	88	/* 64 bits of GP-rel. address.  */
++#define R_PARISC_GPREL14WR	91	/* GP-rel. address, right 14 bits.  */
++#define R_PARISC_GPREL14DR	92	/* GP-rel. address, right 14 bits.  */
++#define R_PARISC_GPREL16F	93	/* 16 bits GP-rel. address.  */
++#define R_PARISC_GPREL16WF	94	/* 16 bits GP-rel. address.  */
++#define R_PARISC_GPREL16DF	95	/* 16 bits GP-rel. address.  */
++#define R_PARISC_LTOFF64	96	/* 64 bits LT-rel. address.  */
++#define R_PARISC_LTOFF14WR	99	/* LT-rel. address, right 14 bits.  */
++#define R_PARISC_LTOFF14DR	100	/* LT-rel. address, right 14 bits.  */
++#define R_PARISC_LTOFF16F	101	/* 16 bits LT-rel. address.  */
++#define R_PARISC_LTOFF16WF	102	/* 16 bits LT-rel. address.  */
++#define R_PARISC_LTOFF16DF	103	/* 16 bits LT-rel. address.  */
++#define R_PARISC_SECREL64	104	/* 64 bits section rel. address.  */
++#define R_PARISC_SEGREL64	112	/* 64 bits segment rel. address.  */
++#define R_PARISC_PLTOFF14WR	115	/* PLT-rel. address, right 14 bits.  */
++#define R_PARISC_PLTOFF14DR	116	/* PLT-rel. address, right 14 bits.  */
++#define R_PARISC_PLTOFF16F	117	/* 16 bits LT-rel. address.  */
++#define R_PARISC_PLTOFF16WF	118	/* 16 bits PLT-rel. address.  */
++#define R_PARISC_PLTOFF16DF	119	/* 16 bits PLT-rel. address.  */
++#define R_PARISC_LTOFF_FPTR64	120	/* 64 bits LT-rel. function ptr.  */
++#define R_PARISC_LTOFF_FPTR14WR	123	/* LT-rel. fct. ptr., right 14 bits. */
++#define R_PARISC_LTOFF_FPTR14DR	124	/* LT-rel. fct. ptr., right 14 bits. */
++#define R_PARISC_LTOFF_FPTR16F	125	/* 16 bits LT-rel. function ptr.  */
++#define R_PARISC_LTOFF_FPTR16WF	126	/* 16 bits LT-rel. function ptr.  */
++#define R_PARISC_LTOFF_FPTR16DF	127	/* 16 bits LT-rel. function ptr.  */
++#define R_PARISC_LORESERVE	128
++#define R_PARISC_COPY		128	/* Copy relocation.  */
++#define R_PARISC_IPLT		129	/* Dynamic reloc, imported PLT */
++#define R_PARISC_EPLT		130	/* Dynamic reloc, exported PLT */
++#define R_PARISC_TPREL32	153	/* 32 bits TP-rel. address.  */
++#define R_PARISC_TPREL21L	154	/* TP-rel. address, left 21 bits.  */
++#define R_PARISC_TPREL14R	158	/* TP-rel. address, right 14 bits.  */
++#define R_PARISC_LTOFF_TP21L	162	/* LT-TP-rel. address, left 21 bits. */
++#define R_PARISC_LTOFF_TP14R	166	/* LT-TP-rel. address, right 14 bits.*/
++#define R_PARISC_LTOFF_TP14F	167	/* 14 bits LT-TP-rel. address.  */
++#define R_PARISC_TPREL64	216	/* 64 bits TP-rel. address.  */
++#define R_PARISC_TPREL14WR	219	/* TP-rel. address, right 14 bits.  */
++#define R_PARISC_TPREL14DR	220	/* TP-rel. address, right 14 bits.  */
++#define R_PARISC_TPREL16F	221	/* 16 bits TP-rel. address.  */
++#define R_PARISC_TPREL16WF	222	/* 16 bits TP-rel. address.  */
++#define R_PARISC_TPREL16DF	223	/* 16 bits TP-rel. address.  */
++#define R_PARISC_LTOFF_TP64	224	/* 64 bits LT-TP-rel. address.  */
++#define R_PARISC_LTOFF_TP14WR	227	/* LT-TP-rel. address, right 14 bits.*/
++#define R_PARISC_LTOFF_TP14DR	228	/* LT-TP-rel. address, right 14 bits.*/
++#define R_PARISC_LTOFF_TP16F	229	/* 16 bits LT-TP-rel. address.  */
++#define R_PARISC_LTOFF_TP16WF	230	/* 16 bits LT-TP-rel. address.  */
++#define R_PARISC_LTOFF_TP16DF	231	/* 16 bits LT-TP-rel. address.  */
++#define R_PARISC_GNU_VTENTRY	232
++#define R_PARISC_GNU_VTINHERIT	233
++#define R_PARISC_TLS_GD21L	234	/* GD 21-bit left.  */
++#define R_PARISC_TLS_GD14R	235	/* GD 14-bit right.  */
++#define R_PARISC_TLS_GDCALL	236	/* GD call to __t_g_a.  */
++#define R_PARISC_TLS_LDM21L	237	/* LD module 21-bit left.  */
++#define R_PARISC_TLS_LDM14R	238	/* LD module 14-bit right.  */
++#define R_PARISC_TLS_LDMCALL	239	/* LD module call to __t_g_a.  */
++#define R_PARISC_TLS_LDO21L	240	/* LD offset 21-bit left.  */
++#define R_PARISC_TLS_LDO14R	241	/* LD offset 14-bit right.  */
++#define R_PARISC_TLS_DTPMOD32	242	/* DTP module 32-bit.  */
++#define R_PARISC_TLS_DTPMOD64	243	/* DTP module 64-bit.  */
++#define R_PARISC_TLS_DTPOFF32	244	/* DTP offset 32-bit.  */
++#define R_PARISC_TLS_DTPOFF64	245	/* DTP offset 32-bit.  */
++#define R_PARISC_TLS_LE21L	R_PARISC_TPREL21L
++#define R_PARISC_TLS_LE14R	R_PARISC_TPREL14R
++#define R_PARISC_TLS_IE21L	R_PARISC_LTOFF_TP21L
++#define R_PARISC_TLS_IE14R	R_PARISC_LTOFF_TP14R
++#define R_PARISC_TLS_TPREL32	R_PARISC_TPREL32
++#define R_PARISC_TLS_TPREL64	R_PARISC_TPREL64
++#define R_PARISC_HIRESERVE	255
++
++/* Legal values for p_type field of Elf32_Phdr/Elf64_Phdr.  */
++
++#define PT_HP_TLS		(PT_LOOS + 0x0)
++#define PT_HP_CORE_NONE		(PT_LOOS + 0x1)
++#define PT_HP_CORE_VERSION	(PT_LOOS + 0x2)
++#define PT_HP_CORE_KERNEL	(PT_LOOS + 0x3)
++#define PT_HP_CORE_COMM		(PT_LOOS + 0x4)
++#define PT_HP_CORE_PROC		(PT_LOOS + 0x5)
++#define PT_HP_CORE_LOADABLE	(PT_LOOS + 0x6)
++#define PT_HP_CORE_STACK	(PT_LOOS + 0x7)
++#define PT_HP_CORE_SHM		(PT_LOOS + 0x8)
++#define PT_HP_CORE_MMF		(PT_LOOS + 0x9)
++#define PT_HP_PARALLEL		(PT_LOOS + 0x10)
++#define PT_HP_FASTBIND		(PT_LOOS + 0x11)
++#define PT_HP_OPT_ANNOT		(PT_LOOS + 0x12)
++#define PT_HP_HSL_ANNOT		(PT_LOOS + 0x13)
++#define PT_HP_STACK		(PT_LOOS + 0x14)
++
++#define PT_PARISC_ARCHEXT	0x70000000
++#define PT_PARISC_UNWIND	0x70000001
++
++/* Legal values for p_flags field of Elf32_Phdr/Elf64_Phdr.  */
++
++#define PF_PARISC_SBP		0x08000000
++
++#define PF_HP_PAGE_SIZE		0x00100000
++#define PF_HP_FAR_SHARED	0x00200000
++#define PF_HP_NEAR_SHARED	0x00400000
++#define PF_HP_CODE		0x01000000
++#define PF_HP_MODIFY		0x02000000
++#define PF_HP_LAZYSWAP		0x04000000
++#define PF_HP_SBP		0x08000000
++
++
++/* Alpha specific definitions.  */
++
++/* Legal values for e_flags field of Elf64_Ehdr.  */
++
++#define EF_ALPHA_32BIT		1	/* All addresses must be < 2GB.  */
++#define EF_ALPHA_CANRELAX	2	/* Relocations for relaxing exist.  */
++
++/* Legal values for sh_type field of Elf64_Shdr.  */
++
++/* These two are primerily concerned with ECOFF debugging info.  */
++#define SHT_ALPHA_DEBUG		0x70000001
++#define SHT_ALPHA_REGINFO	0x70000002
++
++/* Legal values for sh_flags field of Elf64_Shdr.  */
++
++#define SHF_ALPHA_GPREL		0x10000000
++
++/* Legal values for st_other field of Elf64_Sym.  */
++#define STO_ALPHA_NOPV		0x80	/* No PV required.  */
++#define STO_ALPHA_STD_GPLOAD	0x88	/* PV only used for initial ldgp.  */
++
++/* Alpha relocs.  */
++
++#define R_ALPHA_NONE		0	/* No reloc */
++#define R_ALPHA_REFLONG		1	/* Direct 32 bit */
++#define R_ALPHA_REFQUAD		2	/* Direct 64 bit */
++#define R_ALPHA_GPREL32		3	/* GP relative 32 bit */
++#define R_ALPHA_LITERAL		4	/* GP relative 16 bit w/optimization */
++#define R_ALPHA_LITUSE		5	/* Optimization hint for LITERAL */
++#define R_ALPHA_GPDISP		6	/* Add displacement to GP */
++#define R_ALPHA_BRADDR		7	/* PC+4 relative 23 bit shifted */
++#define R_ALPHA_HINT		8	/* PC+4 relative 16 bit shifted */
++#define R_ALPHA_SREL16		9	/* PC relative 16 bit */
++#define R_ALPHA_SREL32		10	/* PC relative 32 bit */
++#define R_ALPHA_SREL64		11	/* PC relative 64 bit */
++#define R_ALPHA_GPRELHIGH	17	/* GP relative 32 bit, high 16 bits */
++#define R_ALPHA_GPRELLOW	18	/* GP relative 32 bit, low 16 bits */
++#define R_ALPHA_GPREL16		19	/* GP relative 16 bit */
++#define R_ALPHA_COPY		24	/* Copy symbol at runtime */
++#define R_ALPHA_GLOB_DAT	25	/* Create GOT entry */
++#define R_ALPHA_JMP_SLOT	26	/* Create PLT entry */
++#define R_ALPHA_RELATIVE	27	/* Adjust by program base */
++#define R_ALPHA_TLS_GD_HI	28
++#define R_ALPHA_TLSGD		29
++#define R_ALPHA_TLS_LDM		30
++#define R_ALPHA_DTPMOD64	31
++#define R_ALPHA_GOTDTPREL	32
++#define R_ALPHA_DTPREL64	33
++#define R_ALPHA_DTPRELHI	34
++#define R_ALPHA_DTPRELLO	35
++#define R_ALPHA_DTPREL16	36
++#define R_ALPHA_GOTTPREL	37
++#define R_ALPHA_TPREL64		38
++#define R_ALPHA_TPRELHI		39
++#define R_ALPHA_TPRELLO		40
++#define R_ALPHA_TPREL16		41
++/* Keep this the last entry.  */
++#define R_ALPHA_NUM		46
++
++/* Magic values of the LITUSE relocation addend.  */
++#define LITUSE_ALPHA_ADDR	0
++#define LITUSE_ALPHA_BASE	1
++#define LITUSE_ALPHA_BYTOFF	2
++#define LITUSE_ALPHA_JSR	3
++#define LITUSE_ALPHA_TLS_GD	4
++#define LITUSE_ALPHA_TLS_LDM	5
++
++/* Legal values for d_tag of Elf64_Dyn.  */
++#define DT_ALPHA_PLTRO		(DT_LOPROC + 0)
++#define DT_ALPHA_NUM		1
++
++/* PowerPC specific declarations */
++
++/* Values for Elf32/64_Ehdr.e_flags.  */
++#define EF_PPC_EMB		0x80000000	/* PowerPC embedded flag */
++
++/* Cygnus local bits below */
++#define EF_PPC_RELOCATABLE	0x00010000	/* PowerPC -mrelocatable flag*/
++#define EF_PPC_RELOCATABLE_LIB	0x00008000	/* PowerPC -mrelocatable-lib
++						   flag */
++
++/* PowerPC relocations defined by the ABIs */
++#define R_PPC_NONE		0
++#define R_PPC_ADDR32		1	/* 32bit absolute address */
++#define R_PPC_ADDR24		2	/* 26bit address, 2 bits ignored.  */
++#define R_PPC_ADDR16		3	/* 16bit absolute address */
++#define R_PPC_ADDR16_LO		4	/* lower 16bit of absolute address */
++#define R_PPC_ADDR16_HI		5	/* high 16bit of absolute address */
++#define R_PPC_ADDR16_HA		6	/* adjusted high 16bit */
++#define R_PPC_ADDR14		7	/* 16bit address, 2 bits ignored */
++#define R_PPC_ADDR14_BRTAKEN	8
++#define R_PPC_ADDR14_BRNTAKEN	9
++#define R_PPC_REL24		10	/* PC relative 26 bit */
++#define R_PPC_REL14		11	/* PC relative 16 bit */
++#define R_PPC_REL14_BRTAKEN	12
++#define R_PPC_REL14_BRNTAKEN	13
++#define R_PPC_GOT16		14
++#define R_PPC_GOT16_LO		15
++#define R_PPC_GOT16_HI		16
++#define R_PPC_GOT16_HA		17
++#define R_PPC_PLTREL24		18
++#define R_PPC_COPY		19
++#define R_PPC_GLOB_DAT		20
++#define R_PPC_JMP_SLOT		21
++#define R_PPC_RELATIVE		22
++#define R_PPC_LOCAL24PC		23
++#define R_PPC_UADDR32		24
++#define R_PPC_UADDR16		25
++#define R_PPC_REL32		26
++#define R_PPC_PLT32		27
++#define R_PPC_PLTREL32		28
++#define R_PPC_PLT16_LO		29
++#define R_PPC_PLT16_HI		30
++#define R_PPC_PLT16_HA		31
++#define R_PPC_SDAREL16		32
++#define R_PPC_SECTOFF		33
++#define R_PPC_SECTOFF_LO	34
++#define R_PPC_SECTOFF_HI	35
++#define R_PPC_SECTOFF_HA	36
++
++/* PowerPC relocations defined for the TLS access ABI.  */
++#define R_PPC_TLS		67 /* none	(sym+add)@tls */
++#define R_PPC_DTPMOD32		68 /* word32	(sym+add)@dtpmod */
++#define R_PPC_TPREL16		69 /* half16*	(sym+add)@tprel */
++#define R_PPC_TPREL16_LO	70 /* half16	(sym+add)@tprel@l */
++#define R_PPC_TPREL16_HI	71 /* half16	(sym+add)@tprel@h */
++#define R_PPC_TPREL16_HA	72 /* half16	(sym+add)@tprel@ha */
++#define R_PPC_TPREL32		73 /* word32	(sym+add)@tprel */
++#define R_PPC_DTPREL16		74 /* half16*	(sym+add)@dtprel */
++#define R_PPC_DTPREL16_LO	75 /* half16	(sym+add)@dtprel@l */
++#define R_PPC_DTPREL16_HI	76 /* half16	(sym+add)@dtprel@h */
++#define R_PPC_DTPREL16_HA	77 /* half16	(sym+add)@dtprel@ha */
++#define R_PPC_DTPREL32		78 /* word32	(sym+add)@dtprel */
++#define R_PPC_GOT_TLSGD16	79 /* half16*	(sym+add)@got@tlsgd */
++#define R_PPC_GOT_TLSGD16_LO	80 /* half16	(sym+add)@got@tlsgd@l */
++#define R_PPC_GOT_TLSGD16_HI	81 /* half16	(sym+add)@got@tlsgd@h */
++#define R_PPC_GOT_TLSGD16_HA	82 /* half16	(sym+add)@got@tlsgd@ha */
++#define R_PPC_GOT_TLSLD16	83 /* half16*	(sym+add)@got@tlsld */
++#define R_PPC_GOT_TLSLD16_LO	84 /* half16	(sym+add)@got@tlsld@l */
++#define R_PPC_GOT_TLSLD16_HI	85 /* half16	(sym+add)@got@tlsld@h */
++#define R_PPC_GOT_TLSLD16_HA	86 /* half16	(sym+add)@got@tlsld@ha */
++#define R_PPC_GOT_TPREL16	87 /* half16*	(sym+add)@got@tprel */
++#define R_PPC_GOT_TPREL16_LO	88 /* half16	(sym+add)@got@tprel@l */
++#define R_PPC_GOT_TPREL16_HI	89 /* half16	(sym+add)@got@tprel@h */
++#define R_PPC_GOT_TPREL16_HA	90 /* half16	(sym+add)@got@tprel@ha */
++#define R_PPC_GOT_DTPREL16	91 /* half16*	(sym+add)@got@dtprel */
++#define R_PPC_GOT_DTPREL16_LO	92 /* half16*	(sym+add)@got@dtprel@l */
++#define R_PPC_GOT_DTPREL16_HI	93 /* half16*	(sym+add)@got@dtprel@h */
++#define R_PPC_GOT_DTPREL16_HA	94 /* half16*	(sym+add)@got@dtprel@ha */
++
++/* The remaining relocs are from the Embedded ELF ABI, and are not
++   in the SVR4 ELF ABI.  */
++#define R_PPC_EMB_NADDR32	101
++#define R_PPC_EMB_NADDR16	102
++#define R_PPC_EMB_NADDR16_LO	103
++#define R_PPC_EMB_NADDR16_HI	104
++#define R_PPC_EMB_NADDR16_HA	105
++#define R_PPC_EMB_SDAI16	106
++#define R_PPC_EMB_SDA2I16	107
++#define R_PPC_EMB_SDA2REL	108
++#define R_PPC_EMB_SDA21		109	/* 16 bit offset in SDA */
++#define R_PPC_EMB_MRKREF	110
++#define R_PPC_EMB_RELSEC16	111
++#define R_PPC_EMB_RELST_LO	112
++#define R_PPC_EMB_RELST_HI	113
++#define R_PPC_EMB_RELST_HA	114
++#define R_PPC_EMB_BIT_FLD	115
++#define R_PPC_EMB_RELSDA	116	/* 16 bit relative offset in SDA */
++
++/* Diab tool relocations.  */
++#define R_PPC_DIAB_SDA21_LO	180	/* like EMB_SDA21, but lower 16 bit */
++#define R_PPC_DIAB_SDA21_HI	181	/* like EMB_SDA21, but high 16 bit */
++#define R_PPC_DIAB_SDA21_HA	182	/* like EMB_SDA21, adjusted high 16 */
++#define R_PPC_DIAB_RELSDA_LO	183	/* like EMB_RELSDA, but lower 16 bit */
++#define R_PPC_DIAB_RELSDA_HI	184	/* like EMB_RELSDA, but high 16 bit */
++#define R_PPC_DIAB_RELSDA_HA	185	/* like EMB_RELSDA, adjusted high 16 */
++
++/* GNU extension to support local ifunc.  */
++#define R_PPC_IRELATIVE		248
++
++/* GNU relocs used in PIC code sequences.  */
++#define R_PPC_REL16		249	/* half16   (sym+add-.) */
++#define R_PPC_REL16_LO		250	/* half16   (sym+add-.)@l */
++#define R_PPC_REL16_HI		251	/* half16   (sym+add-.)@h */
++#define R_PPC_REL16_HA		252	/* half16   (sym+add-.)@ha */
++
++/* This is a phony reloc to handle any old fashioned TOC16 references
++   that may still be in object files.  */
++#define R_PPC_TOC16		255
++
++/* PowerPC specific values for the Dyn d_tag field.  */
++#define DT_PPC_GOT		(DT_LOPROC + 0)
++#define DT_PPC_NUM		1
++
++/* PowerPC64 relocations defined by the ABIs */
++#define R_PPC64_NONE		R_PPC_NONE
++#define R_PPC64_ADDR32		R_PPC_ADDR32 /* 32bit absolute address */
++#define R_PPC64_ADDR24		R_PPC_ADDR24 /* 26bit address, word aligned */
++#define R_PPC64_ADDR16		R_PPC_ADDR16 /* 16bit absolute address */
++#define R_PPC64_ADDR16_LO	R_PPC_ADDR16_LO	/* lower 16bits of address */
++#define R_PPC64_ADDR16_HI	R_PPC_ADDR16_HI	/* high 16bits of address. */
++#define R_PPC64_ADDR16_HA	R_PPC_ADDR16_HA /* adjusted high 16bits.  */
++#define R_PPC64_ADDR14		R_PPC_ADDR14 /* 16bit address, word aligned */
++#define R_PPC64_ADDR14_BRTAKEN	R_PPC_ADDR14_BRTAKEN
++#define R_PPC64_ADDR14_BRNTAKEN	R_PPC_ADDR14_BRNTAKEN
++#define R_PPC64_REL24		R_PPC_REL24 /* PC-rel. 26 bit, word aligned */
++#define R_PPC64_REL14		R_PPC_REL14 /* PC relative 16 bit */
++#define R_PPC64_REL14_BRTAKEN	R_PPC_REL14_BRTAKEN
++#define R_PPC64_REL14_BRNTAKEN	R_PPC_REL14_BRNTAKEN
++#define R_PPC64_GOT16		R_PPC_GOT16
++#define R_PPC64_GOT16_LO	R_PPC_GOT16_LO
++#define R_PPC64_GOT16_HI	R_PPC_GOT16_HI
++#define R_PPC64_GOT16_HA	R_PPC_GOT16_HA
++
++#define R_PPC64_COPY		R_PPC_COPY
++#define R_PPC64_GLOB_DAT	R_PPC_GLOB_DAT
++#define R_PPC64_JMP_SLOT	R_PPC_JMP_SLOT
++#define R_PPC64_RELATIVE	R_PPC_RELATIVE
++
++#define R_PPC64_UADDR32		R_PPC_UADDR32
++#define R_PPC64_UADDR16		R_PPC_UADDR16
++#define R_PPC64_REL32		R_PPC_REL32
++#define R_PPC64_PLT32		R_PPC_PLT32
++#define R_PPC64_PLTREL32	R_PPC_PLTREL32
++#define R_PPC64_PLT16_LO	R_PPC_PLT16_LO
++#define R_PPC64_PLT16_HI	R_PPC_PLT16_HI
++#define R_PPC64_PLT16_HA	R_PPC_PLT16_HA
++
++#define R_PPC64_SECTOFF		R_PPC_SECTOFF
++#define R_PPC64_SECTOFF_LO	R_PPC_SECTOFF_LO
++#define R_PPC64_SECTOFF_HI	R_PPC_SECTOFF_HI
++#define R_PPC64_SECTOFF_HA	R_PPC_SECTOFF_HA
++#define R_PPC64_ADDR30		37 /* word30 (S + A - P) >> 2 */
++#define R_PPC64_ADDR64		38 /* doubleword64 S + A */
++#define R_PPC64_ADDR16_HIGHER	39 /* half16 #higher(S + A) */
++#define R_PPC64_ADDR16_HIGHERA	40 /* half16 #highera(S + A) */
++#define R_PPC64_ADDR16_HIGHEST	41 /* half16 #highest(S + A) */
++#define R_PPC64_ADDR16_HIGHESTA	42 /* half16 #highesta(S + A) */
++#define R_PPC64_UADDR64		43 /* doubleword64 S + A */
++#define R_PPC64_REL64		44 /* doubleword64 S + A - P */
++#define R_PPC64_PLT64		45 /* doubleword64 L + A */
++#define R_PPC64_PLTREL64	46 /* doubleword64 L + A - P */
++#define R_PPC64_TOC16		47 /* half16* S + A - .TOC */
++#define R_PPC64_TOC16_LO	48 /* half16 #lo(S + A - .TOC.) */
++#define R_PPC64_TOC16_HI	49 /* half16 #hi(S + A - .TOC.) */
++#define R_PPC64_TOC16_HA	50 /* half16 #ha(S + A - .TOC.) */
++#define R_PPC64_TOC		51 /* doubleword64 .TOC */
++#define R_PPC64_PLTGOT16	52 /* half16* M + A */
++#define R_PPC64_PLTGOT16_LO	53 /* half16 #lo(M + A) */
++#define R_PPC64_PLTGOT16_HI	54 /* half16 #hi(M + A) */
++#define R_PPC64_PLTGOT16_HA	55 /* half16 #ha(M + A) */
++
++#define R_PPC64_ADDR16_DS	56 /* half16ds* (S + A) >> 2 */
++#define R_PPC64_ADDR16_LO_DS	57 /* half16ds  #lo(S + A) >> 2 */
++#define R_PPC64_GOT16_DS	58 /* half16ds* (G + A) >> 2 */
++#define R_PPC64_GOT16_LO_DS	59 /* half16ds  #lo(G + A) >> 2 */
++#define R_PPC64_PLT16_LO_DS	60 /* half16ds  #lo(L + A) >> 2 */
++#define R_PPC64_SECTOFF_DS	61 /* half16ds* (R + A) >> 2 */
++#define R_PPC64_SECTOFF_LO_DS	62 /* half16ds  #lo(R + A) >> 2 */
++#define R_PPC64_TOC16_DS	63 /* half16ds* (S + A - .TOC.) >> 2 */
++#define R_PPC64_TOC16_LO_DS	64 /* half16ds  #lo(S + A - .TOC.) >> 2 */
++#define R_PPC64_PLTGOT16_DS	65 /* half16ds* (M + A) >> 2 */
++#define R_PPC64_PLTGOT16_LO_DS	66 /* half16ds  #lo(M + A) >> 2 */
++
++/* PowerPC64 relocations defined for the TLS access ABI.  */
++#define R_PPC64_TLS		67 /* none	(sym+add)@tls */
++#define R_PPC64_DTPMOD64	68 /* doubleword64 (sym+add)@dtpmod */
++#define R_PPC64_TPREL16		69 /* half16*	(sym+add)@tprel */
++#define R_PPC64_TPREL16_LO	70 /* half16	(sym+add)@tprel@l */
++#define R_PPC64_TPREL16_HI	71 /* half16	(sym+add)@tprel@h */
++#define R_PPC64_TPREL16_HA	72 /* half16	(sym+add)@tprel@ha */
++#define R_PPC64_TPREL64		73 /* doubleword64 (sym+add)@tprel */
++#define R_PPC64_DTPREL16	74 /* half16*	(sym+add)@dtprel */
++#define R_PPC64_DTPREL16_LO	75 /* half16	(sym+add)@dtprel@l */
++#define R_PPC64_DTPREL16_HI	76 /* half16	(sym+add)@dtprel@h */
++#define R_PPC64_DTPREL16_HA	77 /* half16	(sym+add)@dtprel@ha */
++#define R_PPC64_DTPREL64	78 /* doubleword64 (sym+add)@dtprel */
++#define R_PPC64_GOT_TLSGD16	79 /* half16*	(sym+add)@got@tlsgd */
++#define R_PPC64_GOT_TLSGD16_LO	80 /* half16	(sym+add)@got@tlsgd@l */
++#define R_PPC64_GOT_TLSGD16_HI	81 /* half16	(sym+add)@got@tlsgd@h */
++#define R_PPC64_GOT_TLSGD16_HA	82 /* half16	(sym+add)@got@tlsgd@ha */
++#define R_PPC64_GOT_TLSLD16	83 /* half16*	(sym+add)@got@tlsld */
++#define R_PPC64_GOT_TLSLD16_LO	84 /* half16	(sym+add)@got@tlsld@l */
++#define R_PPC64_GOT_TLSLD16_HI	85 /* half16	(sym+add)@got@tlsld@h */
++#define R_PPC64_GOT_TLSLD16_HA	86 /* half16	(sym+add)@got@tlsld@ha */
++#define R_PPC64_GOT_TPREL16_DS	87 /* half16ds*	(sym+add)@got@tprel */
++#define R_PPC64_GOT_TPREL16_LO_DS 88 /* half16ds (sym+add)@got@tprel@l */
++#define R_PPC64_GOT_TPREL16_HI	89 /* half16	(sym+add)@got@tprel@h */
++#define R_PPC64_GOT_TPREL16_HA	90 /* half16	(sym+add)@got@tprel@ha */
++#define R_PPC64_GOT_DTPREL16_DS	91 /* half16ds*	(sym+add)@got@dtprel */
++#define R_PPC64_GOT_DTPREL16_LO_DS 92 /* half16ds (sym+add)@got@dtprel@l */
++#define R_PPC64_GOT_DTPREL16_HI	93 /* half16	(sym+add)@got@dtprel@h */
++#define R_PPC64_GOT_DTPREL16_HA	94 /* half16	(sym+add)@got@dtprel@ha */
++#define R_PPC64_TPREL16_DS	95 /* half16ds*	(sym+add)@tprel */
++#define R_PPC64_TPREL16_LO_DS	96 /* half16ds	(sym+add)@tprel@l */
++#define R_PPC64_TPREL16_HIGHER	97 /* half16	(sym+add)@tprel@higher */
++#define R_PPC64_TPREL16_HIGHERA	98 /* half16	(sym+add)@tprel@highera */
++#define R_PPC64_TPREL16_HIGHEST	99 /* half16	(sym+add)@tprel@highest */
++#define R_PPC64_TPREL16_HIGHESTA 100 /* half16	(sym+add)@tprel@highesta */
++#define R_PPC64_DTPREL16_DS	101 /* half16ds* (sym+add)@dtprel */
++#define R_PPC64_DTPREL16_LO_DS	102 /* half16ds	(sym+add)@dtprel@l */
++#define R_PPC64_DTPREL16_HIGHER	103 /* half16	(sym+add)@dtprel@higher */
++#define R_PPC64_DTPREL16_HIGHERA 104 /* half16	(sym+add)@dtprel@highera */
++#define R_PPC64_DTPREL16_HIGHEST 105 /* half16	(sym+add)@dtprel@highest */
++#define R_PPC64_DTPREL16_HIGHESTA 106 /* half16	(sym+add)@dtprel@highesta */
++
++/* GNU extension to support local ifunc.  */
++#define R_PPC64_JMP_IREL	247
++#define R_PPC64_IRELATIVE	248
++#define R_PPC64_REL16		249	/* half16   (sym+add-.) */
++#define R_PPC64_REL16_LO	250	/* half16   (sym+add-.)@l */
++#define R_PPC64_REL16_HI	251	/* half16   (sym+add-.)@h */
++#define R_PPC64_REL16_HA	252	/* half16   (sym+add-.)@ha */
++
++/* PowerPC64 specific values for the Dyn d_tag field.  */
++#define DT_PPC64_GLINK  (DT_LOPROC + 0)
++#define DT_PPC64_OPD	(DT_LOPROC + 1)
++#define DT_PPC64_OPDSZ	(DT_LOPROC + 2)
++#define DT_PPC64_NUM    3
++
++
++/* ARM specific declarations */
++
++/* Processor specific flags for the ELF header e_flags field.  */
++#define EF_ARM_RELEXEC		0x01
++#define EF_ARM_HASENTRY		0x02
++#define EF_ARM_INTERWORK	0x04
++#define EF_ARM_APCS_26		0x08
++#define EF_ARM_APCS_FLOAT	0x10
++#define EF_ARM_PIC		0x20
++#define EF_ARM_ALIGN8		0x40 /* 8-bit structure alignment is in use */
++#define EF_ARM_NEW_ABI		0x80
++#define EF_ARM_OLD_ABI		0x100
++#define EF_ARM_SOFT_FLOAT	0x200
++#define EF_ARM_VFP_FLOAT	0x400
++#define EF_ARM_MAVERICK_FLOAT	0x800
++
++
++/* Other constants defined in the ARM ELF spec. version B-01.  */
++/* NB. These conflict with values defined above.  */
++#define EF_ARM_SYMSARESORTED	0x04
++#define EF_ARM_DYNSYMSUSESEGIDX	0x08
++#define EF_ARM_MAPSYMSFIRST	0x10
++#define EF_ARM_EABIMASK		0XFF000000
++
++/* Constants defined in AAELF.  */
++#define EF_ARM_BE8	    0x00800000
++#define EF_ARM_LE8	    0x00400000
++
++#define EF_ARM_EABI_VERSION(flags)	((flags) & EF_ARM_EABIMASK)
++#define EF_ARM_EABI_UNKNOWN	0x00000000
++#define EF_ARM_EABI_VER1	0x01000000
++#define EF_ARM_EABI_VER2	0x02000000
++#define EF_ARM_EABI_VER3	0x03000000
++#define EF_ARM_EABI_VER4	0x04000000
++#define EF_ARM_EABI_VER5	0x05000000
++
++/* Additional symbol types for Thumb.  */
++#define STT_ARM_TFUNC		STT_LOPROC /* A Thumb function.  */
++#define STT_ARM_16BIT		STT_HIPROC /* A Thumb label.  */
++
++/* ARM-specific values for sh_flags */
++#define SHF_ARM_ENTRYSECT	0x10000000 /* Section contains an entry point */
++#define SHF_ARM_COMDEF		0x80000000 /* Section may be multiply defined
++					      in the input to a link step.  */
++
++/* ARM-specific program header flags */
++#define PF_ARM_SB		0x10000000 /* Segment contains the location
++					      addressed by the static base. */
++#define PF_ARM_PI		0x20000000 /* Position-independent segment.  */
++#define PF_ARM_ABS		0x40000000 /* Absolute segment.  */
++
++/* Processor specific values for the Phdr p_type field.  */
++#define PT_ARM_EXIDX		(PT_LOPROC + 1)	/* ARM unwind segment.  */
++
++/* Processor specific values for the Shdr sh_type field.  */
++#define SHT_ARM_EXIDX		(SHT_LOPROC + 1) /* ARM unwind section.  */
++#define SHT_ARM_PREEMPTMAP	(SHT_LOPROC + 2) /* Preemption details.  */
++#define SHT_ARM_ATTRIBUTES	(SHT_LOPROC + 3) /* ARM attributes section.  */
++
++
++/* ARM relocs.  */
++
++#define R_ARM_NONE		0	/* No reloc */
++#define R_ARM_PC24		1	/* PC relative 26 bit branch */
++#define R_ARM_ABS32		2	/* Direct 32 bit  */
++#define R_ARM_REL32		3	/* PC relative 32 bit */
++#define R_ARM_PC13		4
++#define R_ARM_ABS16		5	/* Direct 16 bit */
++#define R_ARM_ABS12		6	/* Direct 12 bit */
++#define R_ARM_THM_ABS5		7
++#define R_ARM_ABS8		8	/* Direct 8 bit */
++#define R_ARM_SBREL32		9
++#define R_ARM_THM_PC22		10
++#define R_ARM_THM_PC8		11
++#define R_ARM_AMP_VCALL9	12
++#define R_ARM_SWI24		13	/* Obsolete static relocation.  */
++#define R_ARM_TLS_DESC		13      /* Dynamic relocation.  */
++#define R_ARM_THM_SWI8		14
++#define R_ARM_XPC25		15
++#define R_ARM_THM_XPC22		16
++#define R_ARM_TLS_DTPMOD32	17	/* ID of module containing symbol */
++#define R_ARM_TLS_DTPOFF32	18	/* Offset in TLS block */
++#define R_ARM_TLS_TPOFF32	19	/* Offset in static TLS block */
++#define R_ARM_COPY		20	/* Copy symbol at runtime */
++#define R_ARM_GLOB_DAT		21	/* Create GOT entry */
++#define R_ARM_JUMP_SLOT		22	/* Create PLT entry */
++#define R_ARM_RELATIVE		23	/* Adjust by program base */
++#define R_ARM_GOTOFF		24	/* 32 bit offset to GOT */
++#define R_ARM_GOTPC		25	/* 32 bit PC relative offset to GOT */
++#define R_ARM_GOT32		26	/* 32 bit GOT entry */
++#define R_ARM_PLT32		27	/* 32 bit PLT address */
++#define R_ARM_ALU_PCREL_7_0	32
++#define R_ARM_ALU_PCREL_15_8	33
++#define R_ARM_ALU_PCREL_23_15	34
++#define R_ARM_LDR_SBREL_11_0	35
++#define R_ARM_ALU_SBREL_19_12	36
++#define R_ARM_ALU_SBREL_27_20	37
++#define R_ARM_TLS_GOTDESC	90
++#define R_ARM_TLS_CALL		91
++#define R_ARM_TLS_DESCSEQ	92
++#define R_ARM_THM_TLS_CALL	93
++#define R_ARM_GNU_VTENTRY	100
++#define R_ARM_GNU_VTINHERIT	101
++#define R_ARM_THM_PC11		102	/* thumb unconditional branch */
++#define R_ARM_THM_PC9		103	/* thumb conditional branch */
++#define R_ARM_TLS_GD32		104	/* PC-rel 32 bit for global dynamic
++					   thread local data */
++#define R_ARM_TLS_LDM32		105	/* PC-rel 32 bit for local dynamic
++					   thread local data */
++#define R_ARM_TLS_LDO32		106	/* 32 bit offset relative to TLS
++					   block */
++#define R_ARM_TLS_IE32		107	/* PC-rel 32 bit for GOT entry of
++					   static TLS block offset */
++#define R_ARM_TLS_LE32		108	/* 32 bit offset relative to static
++					   TLS block */
++#define	R_ARM_THM_TLS_DESCSEQ	129
++#define R_ARM_IRELATIVE		160
++#define R_ARM_RXPC25		249
++#define R_ARM_RSBREL32		250
++#define R_ARM_THM_RPC22		251
++#define R_ARM_RREL32		252
++#define R_ARM_RABS22		253
++#define R_ARM_RPC24		254
++#define R_ARM_RBASE		255
++/* Keep this the last entry.  */
++#define R_ARM_NUM		256
++
++/* IA-64 specific declarations.  */
++
++/* Processor specific flags for the Ehdr e_flags field.  */
++#define EF_IA_64_MASKOS		0x0000000f	/* os-specific flags */
++#define EF_IA_64_ABI64		0x00000010	/* 64-bit ABI */
++#define EF_IA_64_ARCH		0xff000000	/* arch. version mask */
++
++/* Processor specific values for the Phdr p_type field.  */
++#define PT_IA_64_ARCHEXT	(PT_LOPROC + 0)	/* arch extension bits */
++#define PT_IA_64_UNWIND		(PT_LOPROC + 1)	/* ia64 unwind bits */
++#define PT_IA_64_HP_OPT_ANOT	(PT_LOOS + 0x12)
++#define PT_IA_64_HP_HSL_ANOT	(PT_LOOS + 0x13)
++#define PT_IA_64_HP_STACK	(PT_LOOS + 0x14)
++
++/* Processor specific flags for the Phdr p_flags field.  */
++#define PF_IA_64_NORECOV	0x80000000	/* spec insns w/o recovery */
++
++/* Processor specific values for the Shdr sh_type field.  */
++#define SHT_IA_64_EXT		(SHT_LOPROC + 0) /* extension bits */
++#define SHT_IA_64_UNWIND	(SHT_LOPROC + 1) /* unwind bits */
++
++/* Processor specific flags for the Shdr sh_flags field.  */
++#define SHF_IA_64_SHORT		0x10000000	/* section near gp */
++#define SHF_IA_64_NORECOV	0x20000000	/* spec insns w/o recovery */
++
++/* Processor specific values for the Dyn d_tag field.  */
++#define DT_IA_64_PLT_RESERVE	(DT_LOPROC + 0)
++#define DT_IA_64_NUM		1
++
++/* IA-64 relocations.  */
++#define R_IA64_NONE		0x00	/* none */
++#define R_IA64_IMM14		0x21	/* symbol + addend, add imm14 */
++#define R_IA64_IMM22		0x22	/* symbol + addend, add imm22 */
++#define R_IA64_IMM64		0x23	/* symbol + addend, mov imm64 */
++#define R_IA64_DIR32MSB		0x24	/* symbol + addend, data4 MSB */
++#define R_IA64_DIR32LSB		0x25	/* symbol + addend, data4 LSB */
++#define R_IA64_DIR64MSB		0x26	/* symbol + addend, data8 MSB */
++#define R_IA64_DIR64LSB		0x27	/* symbol + addend, data8 LSB */
++#define R_IA64_GPREL22		0x2a	/* @gprel(sym + add), add imm22 */
++#define R_IA64_GPREL64I		0x2b	/* @gprel(sym + add), mov imm64 */
++#define R_IA64_GPREL32MSB	0x2c	/* @gprel(sym + add), data4 MSB */
++#define R_IA64_GPREL32LSB	0x2d	/* @gprel(sym + add), data4 LSB */
++#define R_IA64_GPREL64MSB	0x2e	/* @gprel(sym + add), data8 MSB */
++#define R_IA64_GPREL64LSB	0x2f	/* @gprel(sym + add), data8 LSB */
++#define R_IA64_LTOFF22		0x32	/* @ltoff(sym + add), add imm22 */
++#define R_IA64_LTOFF64I		0x33	/* @ltoff(sym + add), mov imm64 */
++#define R_IA64_PLTOFF22		0x3a	/* @pltoff(sym + add), add imm22 */
++#define R_IA64_PLTOFF64I	0x3b	/* @pltoff(sym + add), mov imm64 */
++#define R_IA64_PLTOFF64MSB	0x3e	/* @pltoff(sym + add), data8 MSB */
++#define R_IA64_PLTOFF64LSB	0x3f	/* @pltoff(sym + add), data8 LSB */
++#define R_IA64_FPTR64I		0x43	/* @fptr(sym + add), mov imm64 */
++#define R_IA64_FPTR32MSB	0x44	/* @fptr(sym + add), data4 MSB */
++#define R_IA64_FPTR32LSB	0x45	/* @fptr(sym + add), data4 LSB */
++#define R_IA64_FPTR64MSB	0x46	/* @fptr(sym + add), data8 MSB */
++#define R_IA64_FPTR64LSB	0x47	/* @fptr(sym + add), data8 LSB */
++#define R_IA64_PCREL60B		0x48	/* @pcrel(sym + add), brl */
++#define R_IA64_PCREL21B		0x49	/* @pcrel(sym + add), ptb, call */
++#define R_IA64_PCREL21M		0x4a	/* @pcrel(sym + add), chk.s */
++#define R_IA64_PCREL21F		0x4b	/* @pcrel(sym + add), fchkf */
++#define R_IA64_PCREL32MSB	0x4c	/* @pcrel(sym + add), data4 MSB */
++#define R_IA64_PCREL32LSB	0x4d	/* @pcrel(sym + add), data4 LSB */
++#define R_IA64_PCREL64MSB	0x4e	/* @pcrel(sym + add), data8 MSB */
++#define R_IA64_PCREL64LSB	0x4f	/* @pcrel(sym + add), data8 LSB */
++#define R_IA64_LTOFF_FPTR22	0x52	/* @ltoff(@fptr(s+a)), imm22 */
++#define R_IA64_LTOFF_FPTR64I	0x53	/* @ltoff(@fptr(s+a)), imm64 */
++#define R_IA64_LTOFF_FPTR32MSB	0x54	/* @ltoff(@fptr(s+a)), data4 MSB */
++#define R_IA64_LTOFF_FPTR32LSB	0x55	/* @ltoff(@fptr(s+a)), data4 LSB */
++#define R_IA64_LTOFF_FPTR64MSB	0x56	/* @ltoff(@fptr(s+a)), data8 MSB */
++#define R_IA64_LTOFF_FPTR64LSB	0x57	/* @ltoff(@fptr(s+a)), data8 LSB */
++#define R_IA64_SEGREL32MSB	0x5c	/* @segrel(sym + add), data4 MSB */
++#define R_IA64_SEGREL32LSB	0x5d	/* @segrel(sym + add), data4 LSB */
++#define R_IA64_SEGREL64MSB	0x5e	/* @segrel(sym + add), data8 MSB */
++#define R_IA64_SEGREL64LSB	0x5f	/* @segrel(sym + add), data8 LSB */
++#define R_IA64_SECREL32MSB	0x64	/* @secrel(sym + add), data4 MSB */
++#define R_IA64_SECREL32LSB	0x65	/* @secrel(sym + add), data4 LSB */
++#define R_IA64_SECREL64MSB	0x66	/* @secrel(sym + add), data8 MSB */
++#define R_IA64_SECREL64LSB	0x67	/* @secrel(sym + add), data8 LSB */
++#define R_IA64_REL32MSB		0x6c	/* data 4 + REL */
++#define R_IA64_REL32LSB		0x6d	/* data 4 + REL */
++#define R_IA64_REL64MSB		0x6e	/* data 8 + REL */
++#define R_IA64_REL64LSB		0x6f	/* data 8 + REL */
++#define R_IA64_LTV32MSB		0x74	/* symbol + addend, data4 MSB */
++#define R_IA64_LTV32LSB		0x75	/* symbol + addend, data4 LSB */
++#define R_IA64_LTV64MSB		0x76	/* symbol + addend, data8 MSB */
++#define R_IA64_LTV64LSB		0x77	/* symbol + addend, data8 LSB */
++#define R_IA64_PCREL21BI	0x79	/* @pcrel(sym + add), 21bit inst */
++#define R_IA64_PCREL22		0x7a	/* @pcrel(sym + add), 22bit inst */
++#define R_IA64_PCREL64I		0x7b	/* @pcrel(sym + add), 64bit inst */
++#define R_IA64_IPLTMSB		0x80	/* dynamic reloc, imported PLT, MSB */
++#define R_IA64_IPLTLSB		0x81	/* dynamic reloc, imported PLT, LSB */
++#define R_IA64_COPY		0x84	/* copy relocation */
++#define R_IA64_SUB		0x85	/* Addend and symbol difference */
++#define R_IA64_LTOFF22X		0x86	/* LTOFF22, relaxable.  */
++#define R_IA64_LDXMOV		0x87	/* Use of LTOFF22X.  */
++#define R_IA64_TPREL14		0x91	/* @tprel(sym + add), imm14 */
++#define R_IA64_TPREL22		0x92	/* @tprel(sym + add), imm22 */
++#define R_IA64_TPREL64I		0x93	/* @tprel(sym + add), imm64 */
++#define R_IA64_TPREL64MSB	0x96	/* @tprel(sym + add), data8 MSB */
++#define R_IA64_TPREL64LSB	0x97	/* @tprel(sym + add), data8 LSB */
++#define R_IA64_LTOFF_TPREL22	0x9a	/* @ltoff(@tprel(s+a)), imm2 */
++#define R_IA64_DTPMOD64MSB	0xa6	/* @dtpmod(sym + add), data8 MSB */
++#define R_IA64_DTPMOD64LSB	0xa7	/* @dtpmod(sym + add), data8 LSB */
++#define R_IA64_LTOFF_DTPMOD22	0xaa	/* @ltoff(@dtpmod(sym + add)), imm22 */
++#define R_IA64_DTPREL14		0xb1	/* @dtprel(sym + add), imm14 */
++#define R_IA64_DTPREL22		0xb2	/* @dtprel(sym + add), imm22 */
++#define R_IA64_DTPREL64I	0xb3	/* @dtprel(sym + add), imm64 */
++#define R_IA64_DTPREL32MSB	0xb4	/* @dtprel(sym + add), data4 MSB */
++#define R_IA64_DTPREL32LSB	0xb5	/* @dtprel(sym + add), data4 LSB */
++#define R_IA64_DTPREL64MSB	0xb6	/* @dtprel(sym + add), data8 MSB */
++#define R_IA64_DTPREL64LSB	0xb7	/* @dtprel(sym + add), data8 LSB */
++#define R_IA64_LTOFF_DTPREL22	0xba	/* @ltoff(@dtprel(s+a)), imm22 */
++
++/* SH specific declarations */
++
++/* Processor specific flags for the ELF header e_flags field.  */
++#define EF_SH_MACH_MASK		0x1f
++#define EF_SH_UNKNOWN		0x0
++#define EF_SH1			0x1
++#define EF_SH2			0x2
++#define EF_SH3			0x3
++#define EF_SH_DSP		0x4
++#define EF_SH3_DSP		0x5
++#define EF_SH4AL_DSP		0x6
++#define EF_SH3E			0x8
++#define EF_SH4			0x9
++#define EF_SH2E			0xb
++#define EF_SH4A			0xc
++#define EF_SH2A			0xd
++#define EF_SH4_NOFPU		0x10
++#define EF_SH4A_NOFPU		0x11
++#define EF_SH4_NOMMU_NOFPU	0x12
++#define EF_SH2A_NOFPU		0x13
++#define EF_SH3_NOMMU		0x14
++#define EF_SH2A_SH4_NOFPU	0x15
++#define EF_SH2A_SH3_NOFPU	0x16
++#define EF_SH2A_SH4		0x17
++#define EF_SH2A_SH3E		0x18
++
++/* SH relocs.  */
++#define	R_SH_NONE		0
++#define	R_SH_DIR32		1
++#define	R_SH_REL32		2
++#define	R_SH_DIR8WPN		3
++#define	R_SH_IND12W		4
++#define	R_SH_DIR8WPL		5
++#define	R_SH_DIR8WPZ		6
++#define	R_SH_DIR8BP		7
++#define	R_SH_DIR8W		8
++#define	R_SH_DIR8L		9
++#define	R_SH_SWITCH16		25
++#define	R_SH_SWITCH32		26
++#define	R_SH_USES		27
++#define	R_SH_COUNT		28
++#define	R_SH_ALIGN		29
++#define	R_SH_CODE		30
++#define	R_SH_DATA		31
++#define	R_SH_LABEL		32
++#define	R_SH_SWITCH8		33
++#define	R_SH_GNU_VTINHERIT	34
++#define	R_SH_GNU_VTENTRY	35
++#define	R_SH_TLS_GD_32		144
++#define	R_SH_TLS_LD_32		145
++#define	R_SH_TLS_LDO_32		146
++#define	R_SH_TLS_IE_32		147
++#define	R_SH_TLS_LE_32		148
++#define	R_SH_TLS_DTPMOD32	149
++#define	R_SH_TLS_DTPOFF32	150
++#define	R_SH_TLS_TPOFF32	151
++#define	R_SH_GOT32		160
++#define	R_SH_PLT32		161
++#define	R_SH_COPY		162
++#define	R_SH_GLOB_DAT		163
++#define	R_SH_JMP_SLOT		164
++#define	R_SH_RELATIVE		165
++#define	R_SH_GOTOFF		166
++#define	R_SH_GOTPC		167
++/* Keep this the last entry.  */
++#define	R_SH_NUM		256
++
++/* S/390 specific definitions.  */
++
++/* Valid values for the e_flags field.  */
++
++#define EF_S390_HIGH_GPRS    0x00000001  /* High GPRs kernel facility needed.  */
++
++/* Additional s390 relocs */
++
++#define R_390_NONE		0	/* No reloc.  */
++#define R_390_8			1	/* Direct 8 bit.  */
++#define R_390_12		2	/* Direct 12 bit.  */
++#define R_390_16		3	/* Direct 16 bit.  */
++#define R_390_32		4	/* Direct 32 bit.  */
++#define R_390_PC32		5	/* PC relative 32 bit.	*/
++#define R_390_GOT12		6	/* 12 bit GOT offset.  */
++#define R_390_GOT32		7	/* 32 bit GOT offset.  */
++#define R_390_PLT32		8	/* 32 bit PC relative PLT address.  */
++#define R_390_COPY		9	/* Copy symbol at runtime.  */
++#define R_390_GLOB_DAT		10	/* Create GOT entry.  */
++#define R_390_JMP_SLOT		11	/* Create PLT entry.  */
++#define R_390_RELATIVE		12	/* Adjust by program base.  */
++#define R_390_GOTOFF32		13	/* 32 bit offset to GOT.	 */
++#define R_390_GOTPC		14	/* 32 bit PC relative offset to GOT.  */
++#define R_390_GOT16		15	/* 16 bit GOT offset.  */
++#define R_390_PC16		16	/* PC relative 16 bit.	*/
++#define R_390_PC16DBL		17	/* PC relative 16 bit shifted by 1.  */
++#define R_390_PLT16DBL		18	/* 16 bit PC rel. PLT shifted by 1.  */
++#define R_390_PC32DBL		19	/* PC relative 32 bit shifted by 1.  */
++#define R_390_PLT32DBL		20	/* 32 bit PC rel. PLT shifted by 1.  */
++#define R_390_GOTPCDBL		21	/* 32 bit PC rel. GOT shifted by 1.  */
++#define R_390_64		22	/* Direct 64 bit.  */
++#define R_390_PC64		23	/* PC relative 64 bit.	*/
++#define R_390_GOT64		24	/* 64 bit GOT offset.  */
++#define R_390_PLT64		25	/* 64 bit PC relative PLT address.  */
++#define R_390_GOTENT		26	/* 32 bit PC rel. to GOT entry >> 1. */
++#define R_390_GOTOFF16		27	/* 16 bit offset to GOT. */
++#define R_390_GOTOFF64		28	/* 64 bit offset to GOT. */
++#define R_390_GOTPLT12		29	/* 12 bit offset to jump slot.	*/
++#define R_390_GOTPLT16		30	/* 16 bit offset to jump slot.	*/
++#define R_390_GOTPLT32		31	/* 32 bit offset to jump slot.	*/
++#define R_390_GOTPLT64		32	/* 64 bit offset to jump slot.	*/
++#define R_390_GOTPLTENT		33	/* 32 bit rel. offset to jump slot.  */
++#define R_390_PLTOFF16		34	/* 16 bit offset from GOT to PLT. */
++#define R_390_PLTOFF32		35	/* 32 bit offset from GOT to PLT. */
++#define R_390_PLTOFF64		36	/* 16 bit offset from GOT to PLT. */
++#define R_390_TLS_LOAD		37	/* Tag for load insn in TLS code.  */
++#define R_390_TLS_GDCALL	38	/* Tag for function call in general
++					   dynamic TLS code. */
++#define R_390_TLS_LDCALL	39	/* Tag for function call in local
++					   dynamic TLS code. */
++#define R_390_TLS_GD32		40	/* Direct 32 bit for general dynamic
++					   thread local data.  */
++#define R_390_TLS_GD64		41	/* Direct 64 bit for general dynamic
++					  thread local data.  */
++#define R_390_TLS_GOTIE12	42	/* 12 bit GOT offset for static TLS
++					   block offset.  */
++#define R_390_TLS_GOTIE32	43	/* 32 bit GOT offset for static TLS
++					   block offset.  */
++#define R_390_TLS_GOTIE64	44	/* 64 bit GOT offset for static TLS
++					   block offset. */
++#define R_390_TLS_LDM32		45	/* Direct 32 bit for local dynamic
++					   thread local data in LE code.  */
++#define R_390_TLS_LDM64		46	/* Direct 64 bit for local dynamic
++					   thread local data in LE code.  */
++#define R_390_TLS_IE32		47	/* 32 bit address of GOT entry for
++					   negated static TLS block offset.  */
++#define R_390_TLS_IE64		48	/* 64 bit address of GOT entry for
++					   negated static TLS block offset.  */
++#define R_390_TLS_IEENT		49	/* 32 bit rel. offset to GOT entry for
++					   negated static TLS block offset.  */
++#define R_390_TLS_LE32		50	/* 32 bit negated offset relative to
++					   static TLS block.  */
++#define R_390_TLS_LE64		51	/* 64 bit negated offset relative to
++					   static TLS block.  */
++#define R_390_TLS_LDO32		52	/* 32 bit offset relative to TLS
++					   block.  */
++#define R_390_TLS_LDO64		53	/* 64 bit offset relative to TLS
++					   block.  */
++#define R_390_TLS_DTPMOD	54	/* ID of module containing symbol.  */
++#define R_390_TLS_DTPOFF	55	/* Offset in TLS block.	 */
++#define R_390_TLS_TPOFF		56	/* Negated offset in static TLS
++					   block.  */
++#define R_390_20		57	/* Direct 20 bit.  */
++#define R_390_GOT20		58	/* 20 bit GOT offset.  */
++#define R_390_GOTPLT20		59	/* 20 bit offset to jump slot.  */
++#define R_390_TLS_GOTIE20	60	/* 20 bit GOT offset for static TLS
++					   block offset.  */
++#define R_390_IRELATIVE         61      /* STT_GNU_IFUNC relocation.  */
++/* Keep this the last entry.  */
++#define R_390_NUM		62
++
++
++/* CRIS relocations.  */
++#define R_CRIS_NONE		0
++#define R_CRIS_8		1
++#define R_CRIS_16		2
++#define R_CRIS_32		3
++#define R_CRIS_8_PCREL		4
++#define R_CRIS_16_PCREL		5
++#define R_CRIS_32_PCREL		6
++#define R_CRIS_GNU_VTINHERIT	7
++#define R_CRIS_GNU_VTENTRY	8
++#define R_CRIS_COPY		9
++#define R_CRIS_GLOB_DAT		10
++#define R_CRIS_JUMP_SLOT	11
++#define R_CRIS_RELATIVE		12
++#define R_CRIS_16_GOT		13
++#define R_CRIS_32_GOT		14
++#define R_CRIS_16_GOTPLT	15
++#define R_CRIS_32_GOTPLT	16
++#define R_CRIS_32_GOTREL	17
++#define R_CRIS_32_PLT_GOTREL	18
++#define R_CRIS_32_PLT_PCREL	19
++
++#define R_CRIS_NUM		20
++
++
++/* AMD x86-64 relocations.  */
++#define R_X86_64_NONE		0	/* No reloc */
++#define R_X86_64_64		1	/* Direct 64 bit  */
++#define R_X86_64_PC32		2	/* PC relative 32 bit signed */
++#define R_X86_64_GOT32		3	/* 32 bit GOT entry */
++#define R_X86_64_PLT32		4	/* 32 bit PLT address */
++#define R_X86_64_COPY		5	/* Copy symbol at runtime */
++#define R_X86_64_GLOB_DAT	6	/* Create GOT entry */
++#define R_X86_64_JUMP_SLOT	7	/* Create PLT entry */
++#define R_X86_64_RELATIVE	8	/* Adjust by program base */
++#define R_X86_64_GOTPCREL	9	/* 32 bit signed PC relative
++					   offset to GOT */
++#define R_X86_64_32		10	/* Direct 32 bit zero extended */
++#define R_X86_64_32S		11	/* Direct 32 bit sign extended */
++#define R_X86_64_16		12	/* Direct 16 bit zero extended */
++#define R_X86_64_PC16		13	/* 16 bit sign extended pc relative */
++#define R_X86_64_8		14	/* Direct 8 bit sign extended  */
++#define R_X86_64_PC8		15	/* 8 bit sign extended pc relative */
++#define R_X86_64_DTPMOD64	16	/* ID of module containing symbol */
++#define R_X86_64_DTPOFF64	17	/* Offset in module's TLS block */
++#define R_X86_64_TPOFF64	18	/* Offset in initial TLS block */
++#define R_X86_64_TLSGD		19	/* 32 bit signed PC relative offset
++					   to two GOT entries for GD symbol */
++#define R_X86_64_TLSLD		20	/* 32 bit signed PC relative offset
++					   to two GOT entries for LD symbol */
++#define R_X86_64_DTPOFF32	21	/* Offset in TLS block */
++#define R_X86_64_GOTTPOFF	22	/* 32 bit signed PC relative offset
++					   to GOT entry for IE symbol */
++#define R_X86_64_TPOFF32	23	/* Offset in initial TLS block */
++#define R_X86_64_PC64		24	/* PC relative 64 bit */
++#define R_X86_64_GOTOFF64	25	/* 64 bit offset to GOT */
++#define R_X86_64_GOTPC32	26	/* 32 bit signed pc relative
++					   offset to GOT */
++#define R_X86_64_GOT64		27	/* 64-bit GOT entry offset */
++#define R_X86_64_GOTPCREL64	28	/* 64-bit PC relative offset
++					   to GOT entry */
++#define R_X86_64_GOTPC64	29	/* 64-bit PC relative offset to GOT */
++#define R_X86_64_GOTPLT64	30 	/* like GOT64, says PLT entry needed */
++#define R_X86_64_PLTOFF64	31	/* 64-bit GOT relative offset
++					   to PLT entry */
++#define R_X86_64_SIZE32		32	/* Size of symbol plus 32-bit addend */
++#define R_X86_64_SIZE64		33	/* Size of symbol plus 64-bit addend */
++#define R_X86_64_GOTPC32_TLSDESC 34	/* GOT offset for TLS descriptor.  */
++#define R_X86_64_TLSDESC_CALL   35	/* Marker for call through TLS
++					   descriptor.  */
++#define R_X86_64_TLSDESC        36	/* TLS descriptor.  */
++#define R_X86_64_IRELATIVE	37	/* Adjust indirectly by program base */
++#define R_X86_64_RELATIVE64	38	/* 64-bit adjust by program base */
++
++#define R_X86_64_NUM		39
++
++
++/* AM33 relocations.  */
++#define R_MN10300_NONE		0	/* No reloc.  */
++#define R_MN10300_32		1	/* Direct 32 bit.  */
++#define R_MN10300_16		2	/* Direct 16 bit.  */
++#define R_MN10300_8		3	/* Direct 8 bit.  */
++#define R_MN10300_PCREL32	4	/* PC-relative 32-bit.  */
++#define R_MN10300_PCREL16	5	/* PC-relative 16-bit signed.  */
++#define R_MN10300_PCREL8	6	/* PC-relative 8-bit signed.  */
++#define R_MN10300_GNU_VTINHERIT	7	/* Ancient C++ vtable garbage... */
++#define R_MN10300_GNU_VTENTRY	8	/* ... collection annotation.  */
++#define R_MN10300_24		9	/* Direct 24 bit.  */
++#define R_MN10300_GOTPC32	10	/* 32-bit PCrel offset to GOT.  */
++#define R_MN10300_GOTPC16	11	/* 16-bit PCrel offset to GOT.  */
++#define R_MN10300_GOTOFF32	12	/* 32-bit offset from GOT.  */
++#define R_MN10300_GOTOFF24	13	/* 24-bit offset from GOT.  */
++#define R_MN10300_GOTOFF16	14	/* 16-bit offset from GOT.  */
++#define R_MN10300_PLT32		15	/* 32-bit PCrel to PLT entry.  */
++#define R_MN10300_PLT16		16	/* 16-bit PCrel to PLT entry.  */
++#define R_MN10300_GOT32		17	/* 32-bit offset to GOT entry.  */
++#define R_MN10300_GOT24		18	/* 24-bit offset to GOT entry.  */
++#define R_MN10300_GOT16		19	/* 16-bit offset to GOT entry.  */
++#define R_MN10300_COPY		20	/* Copy symbol at runtime.  */
++#define R_MN10300_GLOB_DAT	21	/* Create GOT entry.  */
++#define R_MN10300_JMP_SLOT	22	/* Create PLT entry.  */
++#define R_MN10300_RELATIVE	23	/* Adjust by program base.  */
++
++#define R_MN10300_NUM		24
++
++
++/* M32R relocs.  */
++#define R_M32R_NONE		0	/* No reloc. */
++#define R_M32R_16		1	/* Direct 16 bit. */
++#define R_M32R_32		2	/* Direct 32 bit. */
++#define R_M32R_24		3	/* Direct 24 bit. */
++#define R_M32R_10_PCREL		4	/* PC relative 10 bit shifted. */
++#define R_M32R_18_PCREL		5	/* PC relative 18 bit shifted. */
++#define R_M32R_26_PCREL		6	/* PC relative 26 bit shifted. */
++#define R_M32R_HI16_ULO		7	/* High 16 bit with unsigned low. */
++#define R_M32R_HI16_SLO		8	/* High 16 bit with signed low. */
++#define R_M32R_LO16		9	/* Low 16 bit. */
++#define R_M32R_SDA16		10	/* 16 bit offset in SDA. */
++#define R_M32R_GNU_VTINHERIT	11
++#define R_M32R_GNU_VTENTRY	12
++/* M32R relocs use SHT_RELA.  */
++#define R_M32R_16_RELA		33	/* Direct 16 bit. */
++#define R_M32R_32_RELA		34	/* Direct 32 bit. */
++#define R_M32R_24_RELA		35	/* Direct 24 bit. */
++#define R_M32R_10_PCREL_RELA	36	/* PC relative 10 bit shifted. */
++#define R_M32R_18_PCREL_RELA	37	/* PC relative 18 bit shifted. */
++#define R_M32R_26_PCREL_RELA	38	/* PC relative 26 bit shifted. */
++#define R_M32R_HI16_ULO_RELA	39	/* High 16 bit with unsigned low */
++#define R_M32R_HI16_SLO_RELA	40	/* High 16 bit with signed low */
++#define R_M32R_LO16_RELA	41	/* Low 16 bit */
++#define R_M32R_SDA16_RELA	42	/* 16 bit offset in SDA */
++#define R_M32R_RELA_GNU_VTINHERIT	43
++#define R_M32R_RELA_GNU_VTENTRY	44
++#define R_M32R_REL32		45	/* PC relative 32 bit.  */
++
++#define R_M32R_GOT24		48	/* 24 bit GOT entry */
++#define R_M32R_26_PLTREL	49	/* 26 bit PC relative to PLT shifted */
++#define R_M32R_COPY		50	/* Copy symbol at runtime */
++#define R_M32R_GLOB_DAT		51	/* Create GOT entry */
++#define R_M32R_JMP_SLOT		52	/* Create PLT entry */
++#define R_M32R_RELATIVE		53	/* Adjust by program base */
++#define R_M32R_GOTOFF		54	/* 24 bit offset to GOT */
++#define R_M32R_GOTPC24		55	/* 24 bit PC relative offset to GOT */
++#define R_M32R_GOT16_HI_ULO	56	/* High 16 bit GOT entry with unsigned
++					   low */
++#define R_M32R_GOT16_HI_SLO	57	/* High 16 bit GOT entry with signed
++					   low */
++#define R_M32R_GOT16_LO		58	/* Low 16 bit GOT entry */
++#define R_M32R_GOTPC_HI_ULO	59	/* High 16 bit PC relative offset to
++					   GOT with unsigned low */
++#define R_M32R_GOTPC_HI_SLO	60	/* High 16 bit PC relative offset to
++					   GOT with signed low */
++#define R_M32R_GOTPC_LO		61	/* Low 16 bit PC relative offset to
++					   GOT */
++#define R_M32R_GOTOFF_HI_ULO	62	/* High 16 bit offset to GOT
++					   with unsigned low */
++#define R_M32R_GOTOFF_HI_SLO	63	/* High 16 bit offset to GOT
++					   with signed low */
++#define R_M32R_GOTOFF_LO	64	/* Low 16 bit offset to GOT */
++#define R_M32R_NUM		256	/* Keep this the last entry. */
++
++
++/* TILEPro relocations.  */
++#define R_TILEPRO_NONE		0	/* No reloc */
++#define R_TILEPRO_32		1	/* Direct 32 bit */
++#define R_TILEPRO_16		2	/* Direct 16 bit */
++#define R_TILEPRO_8		3	/* Direct 8 bit */
++#define R_TILEPRO_32_PCREL	4	/* PC relative 32 bit */
++#define R_TILEPRO_16_PCREL	5	/* PC relative 16 bit */
++#define R_TILEPRO_8_PCREL	6	/* PC relative 8 bit */
++#define R_TILEPRO_LO16		7	/* Low 16 bit */
++#define R_TILEPRO_HI16		8	/* High 16 bit */
++#define R_TILEPRO_HA16		9	/* High 16 bit, adjusted */
++#define R_TILEPRO_COPY		10	/* Copy relocation */
++#define R_TILEPRO_GLOB_DAT	11	/* Create GOT entry */
++#define R_TILEPRO_JMP_SLOT	12	/* Create PLT entry */
++#define R_TILEPRO_RELATIVE	13	/* Adjust by program base */
++#define R_TILEPRO_BROFF_X1	14	/* X1 pipe branch offset */
++#define R_TILEPRO_JOFFLONG_X1	15	/* X1 pipe jump offset */
++#define R_TILEPRO_JOFFLONG_X1_PLT 16	/* X1 pipe jump offset to PLT */
++#define R_TILEPRO_IMM8_X0	17	/* X0 pipe 8-bit */
++#define R_TILEPRO_IMM8_Y0	18	/* Y0 pipe 8-bit */
++#define R_TILEPRO_IMM8_X1	19	/* X1 pipe 8-bit */
++#define R_TILEPRO_IMM8_Y1	20	/* Y1 pipe 8-bit */
++#define R_TILEPRO_MT_IMM15_X1	21	/* X1 pipe mtspr */
++#define R_TILEPRO_MF_IMM15_X1	22	/* X1 pipe mfspr */
++#define R_TILEPRO_IMM16_X0	23	/* X0 pipe 16-bit */
++#define R_TILEPRO_IMM16_X1	24	/* X1 pipe 16-bit */
++#define R_TILEPRO_IMM16_X0_LO	25	/* X0 pipe low 16-bit */
++#define R_TILEPRO_IMM16_X1_LO	26	/* X1 pipe low 16-bit */
++#define R_TILEPRO_IMM16_X0_HI	27	/* X0 pipe high 16-bit */
++#define R_TILEPRO_IMM16_X1_HI	28	/* X1 pipe high 16-bit */
++#define R_TILEPRO_IMM16_X0_HA	29	/* X0 pipe high 16-bit, adjusted */
++#define R_TILEPRO_IMM16_X1_HA	30	/* X1 pipe high 16-bit, adjusted */
++#define R_TILEPRO_IMM16_X0_PCREL 31	/* X0 pipe PC relative 16 bit */
++#define R_TILEPRO_IMM16_X1_PCREL 32	/* X1 pipe PC relative 16 bit */
++#define R_TILEPRO_IMM16_X0_LO_PCREL 33	/* X0 pipe PC relative low 16 bit */
++#define R_TILEPRO_IMM16_X1_LO_PCREL 34	/* X1 pipe PC relative low 16 bit */
++#define R_TILEPRO_IMM16_X0_HI_PCREL 35	/* X0 pipe PC relative high 16 bit */
++#define R_TILEPRO_IMM16_X1_HI_PCREL 36	/* X1 pipe PC relative high 16 bit */
++#define R_TILEPRO_IMM16_X0_HA_PCREL 37	/* X0 pipe PC relative ha() 16 bit */
++#define R_TILEPRO_IMM16_X1_HA_PCREL 38	/* X1 pipe PC relative ha() 16 bit */
++#define R_TILEPRO_IMM16_X0_GOT	39	/* X0 pipe 16-bit GOT offset */
++#define R_TILEPRO_IMM16_X1_GOT	40	/* X1 pipe 16-bit GOT offset */
++#define R_TILEPRO_IMM16_X0_GOT_LO 41	/* X0 pipe low 16-bit GOT offset */
++#define R_TILEPRO_IMM16_X1_GOT_LO 42	/* X1 pipe low 16-bit GOT offset */
++#define R_TILEPRO_IMM16_X0_GOT_HI 43	/* X0 pipe high 16-bit GOT offset */
++#define R_TILEPRO_IMM16_X1_GOT_HI 44	/* X1 pipe high 16-bit GOT offset */
++#define R_TILEPRO_IMM16_X0_GOT_HA 45	/* X0 pipe ha() 16-bit GOT offset */
++#define R_TILEPRO_IMM16_X1_GOT_HA 46	/* X1 pipe ha() 16-bit GOT offset */
++#define R_TILEPRO_MMSTART_X0	47	/* X0 pipe mm "start" */
++#define R_TILEPRO_MMEND_X0	48	/* X0 pipe mm "end" */
++#define R_TILEPRO_MMSTART_X1	49	/* X1 pipe mm "start" */
++#define R_TILEPRO_MMEND_X1	50	/* X1 pipe mm "end" */
++#define R_TILEPRO_SHAMT_X0	51	/* X0 pipe shift amount */
++#define R_TILEPRO_SHAMT_X1	52	/* X1 pipe shift amount */
++#define R_TILEPRO_SHAMT_Y0	53	/* Y0 pipe shift amount */
++#define R_TILEPRO_SHAMT_Y1	54	/* Y1 pipe shift amount */
++#define R_TILEPRO_DEST_IMM8_X1	55	/* X1 pipe destination 8-bit */
++/* Relocs 56-59 are currently not defined.  */
++#define R_TILEPRO_TLS_GD_CALL	60	/* "jal" for TLS GD */
++#define R_TILEPRO_IMM8_X0_TLS_GD_ADD 61	/* X0 pipe "addi" for TLS GD */
++#define R_TILEPRO_IMM8_X1_TLS_GD_ADD 62	/* X1 pipe "addi" for TLS GD */
++#define R_TILEPRO_IMM8_Y0_TLS_GD_ADD 63	/* Y0 pipe "addi" for TLS GD */
++#define R_TILEPRO_IMM8_Y1_TLS_GD_ADD 64	/* Y1 pipe "addi" for TLS GD */
++#define R_TILEPRO_TLS_IE_LOAD	65	/* "lw_tls" for TLS IE */
++#define R_TILEPRO_IMM16_X0_TLS_GD 66	/* X0 pipe 16-bit TLS GD offset */
++#define R_TILEPRO_IMM16_X1_TLS_GD 67	/* X1 pipe 16-bit TLS GD offset */
++#define R_TILEPRO_IMM16_X0_TLS_GD_LO 68	/* X0 pipe low 16-bit TLS GD offset */
++#define R_TILEPRO_IMM16_X1_TLS_GD_LO 69	/* X1 pipe low 16-bit TLS GD offset */
++#define R_TILEPRO_IMM16_X0_TLS_GD_HI 70	/* X0 pipe high 16-bit TLS GD offset */
++#define R_TILEPRO_IMM16_X1_TLS_GD_HI 71	/* X1 pipe high 16-bit TLS GD offset */
++#define R_TILEPRO_IMM16_X0_TLS_GD_HA 72	/* X0 pipe ha() 16-bit TLS GD offset */
++#define R_TILEPRO_IMM16_X1_TLS_GD_HA 73	/* X1 pipe ha() 16-bit TLS GD offset */
++#define R_TILEPRO_IMM16_X0_TLS_IE 74	/* X0 pipe 16-bit TLS IE offset */
++#define R_TILEPRO_IMM16_X1_TLS_IE 75	/* X1 pipe 16-bit TLS IE offset */
++#define R_TILEPRO_IMM16_X0_TLS_IE_LO 76	/* X0 pipe low 16-bit TLS IE offset */
++#define R_TILEPRO_IMM16_X1_TLS_IE_LO 77	/* X1 pipe low 16-bit TLS IE offset */
++#define R_TILEPRO_IMM16_X0_TLS_IE_HI 78	/* X0 pipe high 16-bit TLS IE offset */
++#define R_TILEPRO_IMM16_X1_TLS_IE_HI 79	/* X1 pipe high 16-bit TLS IE offset */
++#define R_TILEPRO_IMM16_X0_TLS_IE_HA 80	/* X0 pipe ha() 16-bit TLS IE offset */
++#define R_TILEPRO_IMM16_X1_TLS_IE_HA 81	/* X1 pipe ha() 16-bit TLS IE offset */
++#define R_TILEPRO_TLS_DTPMOD32	82	/* ID of module containing symbol */
++#define R_TILEPRO_TLS_DTPOFF32	83	/* Offset in TLS block */
++#define R_TILEPRO_TLS_TPOFF32	84	/* Offset in static TLS block */
++#define R_TILEPRO_IMM16_X0_TLS_LE 85	/* X0 pipe 16-bit TLS LE offset */
++#define R_TILEPRO_IMM16_X1_TLS_LE 86	/* X1 pipe 16-bit TLS LE offset */
++#define R_TILEPRO_IMM16_X0_TLS_LE_LO 87	/* X0 pipe low 16-bit TLS LE offset */
++#define R_TILEPRO_IMM16_X1_TLS_LE_LO 88	/* X1 pipe low 16-bit TLS LE offset */
++#define R_TILEPRO_IMM16_X0_TLS_LE_HI 89	/* X0 pipe high 16-bit TLS LE offset */
++#define R_TILEPRO_IMM16_X1_TLS_LE_HI 90	/* X1 pipe high 16-bit TLS LE offset */
++#define R_TILEPRO_IMM16_X0_TLS_LE_HA 91	/* X0 pipe ha() 16-bit TLS LE offset */
++#define R_TILEPRO_IMM16_X1_TLS_LE_HA 92	/* X1 pipe ha() 16-bit TLS LE offset */
++
++#define R_TILEPRO_GNU_VTINHERIT	128	/* GNU C++ vtable hierarchy */
++#define R_TILEPRO_GNU_VTENTRY	129	/* GNU C++ vtable member usage */
++
++#define R_TILEPRO_NUM		130
++
++
++/* TILE-Gx relocations.  */
++#define R_TILEGX_NONE		0	/* No reloc */
++#define R_TILEGX_64		1	/* Direct 64 bit */
++#define R_TILEGX_32		2	/* Direct 32 bit */
++#define R_TILEGX_16		3	/* Direct 16 bit */
++#define R_TILEGX_8		4	/* Direct 8 bit */
++#define R_TILEGX_64_PCREL	5	/* PC relative 64 bit */
++#define R_TILEGX_32_PCREL	6	/* PC relative 32 bit */
++#define R_TILEGX_16_PCREL	7	/* PC relative 16 bit */
++#define R_TILEGX_8_PCREL	8	/* PC relative 8 bit */
++#define R_TILEGX_HW0		9	/* hword 0 16-bit */
++#define R_TILEGX_HW1		10	/* hword 1 16-bit */
++#define R_TILEGX_HW2		11	/* hword 2 16-bit */
++#define R_TILEGX_HW3		12	/* hword 3 16-bit */
++#define R_TILEGX_HW0_LAST	13	/* last hword 0 16-bit */
++#define R_TILEGX_HW1_LAST	14	/* last hword 1 16-bit */
++#define R_TILEGX_HW2_LAST	15	/* last hword 2 16-bit */
++#define R_TILEGX_COPY		16	/* Copy relocation */
++#define R_TILEGX_GLOB_DAT	17	/* Create GOT entry */
++#define R_TILEGX_JMP_SLOT	18	/* Create PLT entry */
++#define R_TILEGX_RELATIVE	19	/* Adjust by program base */
++#define R_TILEGX_BROFF_X1	20	/* X1 pipe branch offset */
++#define R_TILEGX_JUMPOFF_X1	21	/* X1 pipe jump offset */
++#define R_TILEGX_JUMPOFF_X1_PLT	22	/* X1 pipe jump offset to PLT */
++#define R_TILEGX_IMM8_X0	23	/* X0 pipe 8-bit */
++#define R_TILEGX_IMM8_Y0	24	/* Y0 pipe 8-bit */
++#define R_TILEGX_IMM8_X1	25	/* X1 pipe 8-bit */
++#define R_TILEGX_IMM8_Y1	26	/* Y1 pipe 8-bit */
++#define R_TILEGX_DEST_IMM8_X1	27	/* X1 pipe destination 8-bit */
++#define R_TILEGX_MT_IMM14_X1	28	/* X1 pipe mtspr */
++#define R_TILEGX_MF_IMM14_X1	29	/* X1 pipe mfspr */
++#define R_TILEGX_MMSTART_X0	30	/* X0 pipe mm "start" */
++#define R_TILEGX_MMEND_X0	31	/* X0 pipe mm "end" */
++#define R_TILEGX_SHAMT_X0	32	/* X0 pipe shift amount */
++#define R_TILEGX_SHAMT_X1	33	/* X1 pipe shift amount */
++#define R_TILEGX_SHAMT_Y0	34	/* Y0 pipe shift amount */
++#define R_TILEGX_SHAMT_Y1	35	/* Y1 pipe shift amount */
++#define R_TILEGX_IMM16_X0_HW0	36	/* X0 pipe hword 0 */
++#define R_TILEGX_IMM16_X1_HW0	37	/* X1 pipe hword 0 */
++#define R_TILEGX_IMM16_X0_HW1	38	/* X0 pipe hword 1 */
++#define R_TILEGX_IMM16_X1_HW1	39	/* X1 pipe hword 1 */
++#define R_TILEGX_IMM16_X0_HW2	40	/* X0 pipe hword 2 */
++#define R_TILEGX_IMM16_X1_HW2	41	/* X1 pipe hword 2 */
++#define R_TILEGX_IMM16_X0_HW3	42	/* X0 pipe hword 3 */
++#define R_TILEGX_IMM16_X1_HW3	43	/* X1 pipe hword 3 */
++#define R_TILEGX_IMM16_X0_HW0_LAST 44	/* X0 pipe last hword 0 */
++#define R_TILEGX_IMM16_X1_HW0_LAST 45	/* X1 pipe last hword 0 */
++#define R_TILEGX_IMM16_X0_HW1_LAST 46	/* X0 pipe last hword 1 */
++#define R_TILEGX_IMM16_X1_HW1_LAST 47	/* X1 pipe last hword 1 */
++#define R_TILEGX_IMM16_X0_HW2_LAST 48	/* X0 pipe last hword 2 */
++#define R_TILEGX_IMM16_X1_HW2_LAST 49	/* X1 pipe last hword 2 */
++#define R_TILEGX_IMM16_X0_HW0_PCREL 50	/* X0 pipe PC relative hword 0 */
++#define R_TILEGX_IMM16_X1_HW0_PCREL 51	/* X1 pipe PC relative hword 0 */
++#define R_TILEGX_IMM16_X0_HW1_PCREL 52	/* X0 pipe PC relative hword 1 */
++#define R_TILEGX_IMM16_X1_HW1_PCREL 53	/* X1 pipe PC relative hword 1 */
++#define R_TILEGX_IMM16_X0_HW2_PCREL 54	/* X0 pipe PC relative hword 2 */
++#define R_TILEGX_IMM16_X1_HW2_PCREL 55	/* X1 pipe PC relative hword 2 */
++#define R_TILEGX_IMM16_X0_HW3_PCREL 56	/* X0 pipe PC relative hword 3 */
++#define R_TILEGX_IMM16_X1_HW3_PCREL 57	/* X1 pipe PC relative hword 3 */
++#define R_TILEGX_IMM16_X0_HW0_LAST_PCREL 58 /* X0 pipe PC-rel last hword 0 */
++#define R_TILEGX_IMM16_X1_HW0_LAST_PCREL 59 /* X1 pipe PC-rel last hword 0 */
++#define R_TILEGX_IMM16_X0_HW1_LAST_PCREL 60 /* X0 pipe PC-rel last hword 1 */
++#define R_TILEGX_IMM16_X1_HW1_LAST_PCREL 61 /* X1 pipe PC-rel last hword 1 */
++#define R_TILEGX_IMM16_X0_HW2_LAST_PCREL 62 /* X0 pipe PC-rel last hword 2 */
++#define R_TILEGX_IMM16_X1_HW2_LAST_PCREL 63 /* X1 pipe PC-rel last hword 2 */
++#define R_TILEGX_IMM16_X0_HW0_GOT 64	/* X0 pipe hword 0 GOT offset */
++#define R_TILEGX_IMM16_X1_HW0_GOT 65	/* X1 pipe hword 0 GOT offset */
++/* Relocs 66-71 are currently not defined.  */
++#define R_TILEGX_IMM16_X0_HW0_LAST_GOT 72 /* X0 pipe last hword 0 GOT offset */
++#define R_TILEGX_IMM16_X1_HW0_LAST_GOT 73 /* X1 pipe last hword 0 GOT offset */
++#define R_TILEGX_IMM16_X0_HW1_LAST_GOT 74 /* X0 pipe last hword 1 GOT offset */
++#define R_TILEGX_IMM16_X1_HW1_LAST_GOT 75 /* X1 pipe last hword 1 GOT offset */
++/* Relocs 76-77 are currently not defined.  */
++#define R_TILEGX_IMM16_X0_HW0_TLS_GD 78	/* X0 pipe hword 0 TLS GD offset */
++#define R_TILEGX_IMM16_X1_HW0_TLS_GD 79	/* X1 pipe hword 0 TLS GD offset */
++#define R_TILEGX_IMM16_X0_HW0_TLS_LE 80	/* X0 pipe hword 0 TLS LE offset */
++#define R_TILEGX_IMM16_X1_HW0_TLS_LE 81	/* X1 pipe hword 0 TLS LE offset */
++#define R_TILEGX_IMM16_X0_HW0_LAST_TLS_LE 82 /* X0 pipe last hword 0 LE off */
++#define R_TILEGX_IMM16_X1_HW0_LAST_TLS_LE 83 /* X1 pipe last hword 0 LE off */
++#define R_TILEGX_IMM16_X0_HW1_LAST_TLS_LE 84 /* X0 pipe last hword 1 LE off */
++#define R_TILEGX_IMM16_X1_HW1_LAST_TLS_LE 85 /* X1 pipe last hword 1 LE off */
++#define R_TILEGX_IMM16_X0_HW0_LAST_TLS_GD 86 /* X0 pipe last hword 0 GD off */
++#define R_TILEGX_IMM16_X1_HW0_LAST_TLS_GD 87 /* X1 pipe last hword 0 GD off */
++#define R_TILEGX_IMM16_X0_HW1_LAST_TLS_GD 88 /* X0 pipe last hword 1 GD off */
++#define R_TILEGX_IMM16_X1_HW1_LAST_TLS_GD 89 /* X1 pipe last hword 1 GD off */
++/* Relocs 90-91 are currently not defined.  */
++#define R_TILEGX_IMM16_X0_HW0_TLS_IE 92	/* X0 pipe hword 0 TLS IE offset */
++#define R_TILEGX_IMM16_X1_HW0_TLS_IE 93	/* X1 pipe hword 0 TLS IE offset */
++/* Relocs 94-99 are currently not defined.  */
++#define R_TILEGX_IMM16_X0_HW0_LAST_TLS_IE 100 /* X0 pipe last hword 0 IE off */
++#define R_TILEGX_IMM16_X1_HW0_LAST_TLS_IE 101 /* X1 pipe last hword 0 IE off */
++#define R_TILEGX_IMM16_X0_HW1_LAST_TLS_IE 102 /* X0 pipe last hword 1 IE off */
++#define R_TILEGX_IMM16_X1_HW1_LAST_TLS_IE 103 /* X1 pipe last hword 1 IE off */
++/* Relocs 104-105 are currently not defined.  */
++#define R_TILEGX_TLS_DTPMOD64	106	/* 64-bit ID of symbol's module */
++#define R_TILEGX_TLS_DTPOFF64	107	/* 64-bit offset in TLS block */
++#define R_TILEGX_TLS_TPOFF64	108	/* 64-bit offset in static TLS block */
++#define R_TILEGX_TLS_DTPMOD32	109	/* 32-bit ID of symbol's module */
++#define R_TILEGX_TLS_DTPOFF32	110	/* 32-bit offset in TLS block */
++#define R_TILEGX_TLS_TPOFF32	111	/* 32-bit offset in static TLS block */
++#define R_TILEGX_TLS_GD_CALL	112	/* "jal" for TLS GD */
++#define R_TILEGX_IMM8_X0_TLS_GD_ADD 113	/* X0 pipe "addi" for TLS GD */
++#define R_TILEGX_IMM8_X1_TLS_GD_ADD 114	/* X1 pipe "addi" for TLS GD */
++#define R_TILEGX_IMM8_Y0_TLS_GD_ADD 115	/* Y0 pipe "addi" for TLS GD */
++#define R_TILEGX_IMM8_Y1_TLS_GD_ADD 116	/* Y1 pipe "addi" for TLS GD */
++#define R_TILEGX_TLS_IE_LOAD	117	/* "ld_tls" for TLS IE */
++#define R_TILEGX_IMM8_X0_TLS_ADD 118	/* X0 pipe "addi" for TLS GD/IE */
++#define R_TILEGX_IMM8_X1_TLS_ADD 119	/* X1 pipe "addi" for TLS GD/IE */
++#define R_TILEGX_IMM8_Y0_TLS_ADD 120	/* Y0 pipe "addi" for TLS GD/IE */
++#define R_TILEGX_IMM8_Y1_TLS_ADD 121	/* Y1 pipe "addi" for TLS GD/IE */
++
++#define R_TILEGX_GNU_VTINHERIT	128	/* GNU C++ vtable hierarchy */
++#define R_TILEGX_GNU_VTENTRY	129	/* GNU C++ vtable member usage */
++
++#define R_TILEGX_NUM		130
++
++#endif	/* elf.h */
diff --git a/target/linux/generic/patches-3.18/212-byteshift_portability.patch b/target/linux/generic/patches-3.18/212-byteshift_portability.patch
new file mode 100644
index 0000000..0f23ba9
--- /dev/null
+++ b/target/linux/generic/patches-3.18/212-byteshift_portability.patch
@@ -0,0 +1,51 @@
+--- a/tools/include/tools/be_byteshift.h
++++ b/tools/include/tools/be_byteshift.h
+@@ -1,6 +1,10 @@
+ #ifndef _TOOLS_BE_BYTESHIFT_H
+ #define _TOOLS_BE_BYTESHIFT_H
+ 
++#ifndef __linux__
++#include "linux_types.h"
++#endif
++
+ #include <stdint.h>
+ 
+ static inline uint16_t __get_unaligned_be16(const uint8_t *p)
+--- a/tools/include/tools/le_byteshift.h
++++ b/tools/include/tools/le_byteshift.h
+@@ -1,6 +1,10 @@
+ #ifndef _TOOLS_LE_BYTESHIFT_H
+ #define _TOOLS_LE_BYTESHIFT_H
+ 
++#ifndef __linux__
++#include "linux_types.h"
++#endif
++
+ #include <stdint.h>
+ 
+ static inline uint16_t __get_unaligned_le16(const uint8_t *p)
+--- /dev/null
++++ b/tools/include/tools/linux_types.h
+@@ -0,0 +1,22 @@
++#ifndef __LINUX_TYPES_H
++#define __LINUX_TYPES_H
++
++#include <stdint.h>
++
++typedef uint8_t __u8;
++typedef uint8_t __be8;
++typedef uint8_t __le8;
++
++typedef uint16_t __u16;
++typedef uint16_t __be16;
++typedef uint16_t __le16;
++
++typedef uint32_t __u32;
++typedef uint32_t __be32;
++typedef uint32_t __le32;
++
++typedef uint64_t __u64;
++typedef uint64_t __be64;
++typedef uint64_t __le64;
++
++#endif
diff --git a/target/linux/generic/patches-3.18/213-x86_vdso_portability.patch b/target/linux/generic/patches-3.18/213-x86_vdso_portability.patch
new file mode 100644
index 0000000..937ab90
--- /dev/null
+++ b/target/linux/generic/patches-3.18/213-x86_vdso_portability.patch
@@ -0,0 +1,13 @@
+--- a/arch/x86/vdso/vdso2c.c
++++ b/arch/x86/vdso/vdso2c.c
+@@ -63,8 +63,8 @@
+ 
+ #include <tools/le_byteshift.h>
+ 
+-#include <linux/elf.h>
+-#include <linux/types.h>
++#include <elf.h>
++#include <stdbool.h>
+ 
+ const char *outfilename;
+ 
diff --git a/target/linux/generic/patches-3.18/214-spidev_h_portability.patch b/target/linux/generic/patches-3.18/214-spidev_h_portability.patch
new file mode 100644
index 0000000..dbee090
--- /dev/null
+++ b/target/linux/generic/patches-3.18/214-spidev_h_portability.patch
@@ -0,0 +1,11 @@
+--- a/include/uapi/linux/spi/spidev.h
++++ b/include/uapi/linux/spi/spidev.h
+@@ -111,7 +111,7 @@ struct spi_ioc_transfer {
+ 
+ /* not all platforms use <asm-generic/ioctl.h> or _IOC_TYPECHECK() ... */
+ #define SPI_MSGSIZE(N) \
+-	((((N)*(sizeof (struct spi_ioc_transfer))) < (1 << _IOC_SIZEBITS)) \
++	((((N)*(sizeof (struct spi_ioc_transfer))) < (1 << 13)) \
+ 		? ((N)*(sizeof (struct spi_ioc_transfer))) : 0)
+ #define SPI_IOC_MESSAGE(N) _IOW(SPI_IOC_MAGIC, 0, char[SPI_MSGSIZE(N)])
+ 
diff --git a/target/linux/generic/patches-3.18/220-gc_sections.patch b/target/linux/generic/patches-3.18/220-gc_sections.patch
new file mode 100644
index 0000000..775e11c
--- /dev/null
+++ b/target/linux/generic/patches-3.18/220-gc_sections.patch
@@ -0,0 +1,531 @@
+From: Felix Fietkau <nbd@openwrt.org>
+
+use -ffunction-sections, -fdata-sections and --gc-sections
+
+In combination with kernel symbol export stripping this significantly reduces
+the kernel image size. Used on both ARM and MIPS architectures.
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+Signed-off-by: Jonas Gorski <jogo@openwrt.org>
+Signed-off-by: Gabor Juhos <juhosg@openwrt.org>
+---
+
+--- a/arch/mips/Makefile
++++ b/arch/mips/Makefile
+@@ -89,10 +89,14 @@ all-$(CONFIG_SYS_SUPPORTS_ZBOOT)+= vmlin
+ #
+ cflags-y			+= -G 0 -mno-abicalls -fno-pic -pipe
+ cflags-y			+= -msoft-float
+-LDFLAGS_vmlinux			+= -G 0 -static -n -nostdlib
++LDFLAGS_vmlinux			+= -G 0 -static -n -nostdlib --gc-sections
+ KBUILD_AFLAGS_MODULE		+= -mlong-calls
+ KBUILD_CFLAGS_MODULE		+= -mlong-calls
+ 
++ifndef CONFIG_FUNCTION_TRACER
++KBUILD_CFLAGS_KERNEL		+= -ffunction-sections -fdata-sections
++endif
++
+ #
+ # pass -msoft-float to GAS if it supports it.  However on newer binutils
+ # (specifically newer than 2.24.51.20140728) we then also need to explicitly
+--- a/arch/mips/kernel/vmlinux.lds.S
++++ b/arch/mips/kernel/vmlinux.lds.S
+@@ -67,7 +67,7 @@ SECTIONS
+ 	/* Exception table for data bus errors */
+ 	__dbe_table : {
+ 		__start___dbe_table = .;
+-		*(__dbe_table)
++		KEEP(*(__dbe_table))
+ 		__stop___dbe_table = .;
+ 	}
+ 
+@@ -112,7 +112,7 @@ SECTIONS
+ 	. = ALIGN(4);
+ 	.mips.machines.init : AT(ADDR(.mips.machines.init) - LOAD_OFFSET) {
+ 		__mips_machines_start = .;
+-		*(.mips.machines.init)
++		KEEP(*(.mips.machines.init))
+ 		__mips_machines_end = .;
+ 	}
+ 
+--- a/include/asm-generic/vmlinux.lds.h
++++ b/include/asm-generic/vmlinux.lds.h
+@@ -89,7 +89,7 @@
+ #ifdef CONFIG_FTRACE_MCOUNT_RECORD
+ #define MCOUNT_REC()	. = ALIGN(8);				\
+ 			VMLINUX_SYMBOL(__start_mcount_loc) = .; \
+-			*(__mcount_loc)				\
++			KEEP(*(__mcount_loc))			\
+ 			VMLINUX_SYMBOL(__stop_mcount_loc) = .;
+ #else
+ #define MCOUNT_REC()
+@@ -97,7 +97,7 @@
+ 
+ #ifdef CONFIG_TRACE_BRANCH_PROFILING
+ #define LIKELY_PROFILE()	VMLINUX_SYMBOL(__start_annotated_branch_profile) = .; \
+-				*(_ftrace_annotated_branch)			      \
++				KEEP(*(_ftrace_annotated_branch))		      \
+ 				VMLINUX_SYMBOL(__stop_annotated_branch_profile) = .;
+ #else
+ #define LIKELY_PROFILE()
+@@ -105,7 +105,7 @@
+ 
+ #ifdef CONFIG_PROFILE_ALL_BRANCHES
+ #define BRANCH_PROFILE()	VMLINUX_SYMBOL(__start_branch_profile) = .;   \
+-				*(_ftrace_branch)			      \
++				KEEP(*(_ftrace_branch))			      \
+ 				VMLINUX_SYMBOL(__stop_branch_profile) = .;
+ #else
+ #define BRANCH_PROFILE()
+@@ -114,7 +114,7 @@
+ #ifdef CONFIG_KPROBES
+ #define KPROBE_BLACKLIST()	. = ALIGN(8);				      \
+ 				VMLINUX_SYMBOL(__start_kprobe_blacklist) = .; \
+-				*(_kprobe_blacklist)			      \
++				KEEP(*(_kprobe_blacklist))		      \
+ 				VMLINUX_SYMBOL(__stop_kprobe_blacklist) = .;
+ #else
+ #define KPROBE_BLACKLIST()
+@@ -123,7 +123,7 @@
+ #ifdef CONFIG_EVENT_TRACING
+ #define FTRACE_EVENTS()	. = ALIGN(8);					\
+ 			VMLINUX_SYMBOL(__start_ftrace_events) = .;	\
+-			*(_ftrace_events)				\
++			KEEP(*(_ftrace_events))				\
+ 			VMLINUX_SYMBOL(__stop_ftrace_events) = .;
+ #else
+ #define FTRACE_EVENTS()
+@@ -131,7 +131,7 @@
+ 
+ #ifdef CONFIG_TRACING
+ #define TRACE_PRINTKS() VMLINUX_SYMBOL(__start___trace_bprintk_fmt) = .;      \
+-			 *(__trace_printk_fmt) /* Trace_printk fmt' pointer */ \
++			 KEEP(*(__trace_printk_fmt)) /* Trace_printk fmt' pointer */ \
+ 			 VMLINUX_SYMBOL(__stop___trace_bprintk_fmt) = .;
+ #define TRACEPOINT_STR() VMLINUX_SYMBOL(__start___tracepoint_str) = .;	\
+ 			 *(__tracepoint_str) /* Trace_printk fmt' pointer */ \
+@@ -144,7 +144,7 @@
+ #ifdef CONFIG_FTRACE_SYSCALLS
+ #define TRACE_SYSCALLS() . = ALIGN(8);					\
+ 			 VMLINUX_SYMBOL(__start_syscalls_metadata) = .;	\
+-			 *(__syscalls_metadata)				\
++			 KEEP(*(__syscalls_metadata))			\
+ 			 VMLINUX_SYMBOL(__stop_syscalls_metadata) = .;
+ #else
+ #define TRACE_SYSCALLS()
+@@ -158,8 +158,8 @@
+ #define _OF_TABLE_1(name)						\
+ 	. = ALIGN(8);							\
+ 	VMLINUX_SYMBOL(__##name##_of_table) = .;			\
+-	*(__##name##_of_table)						\
+-	*(__##name##_of_table_end)
++	KEEP(*(__##name##_of_table))					\
++	KEEP(*(__##name##_of_table_end))
+ 
+ #define CLKSRC_OF_TABLES()	OF_TABLE(CONFIG_CLKSRC_OF, clksrc)
+ #define IRQCHIP_OF_MATCH_TABLE() OF_TABLE(CONFIG_IRQCHIP, irqchip)
+@@ -171,7 +171,7 @@
+ #define KERNEL_DTB()							\
+ 	STRUCT_ALIGN();							\
+ 	VMLINUX_SYMBOL(__dtb_start) = .;				\
+-	*(.dtb.init.rodata)						\
++	KEEP(*(.dtb.init.rodata))					\
+ 	VMLINUX_SYMBOL(__dtb_end) = .;
+ 
+ /* .data section */
+@@ -187,16 +187,17 @@
+ 	/* implement dynamic printk debug */				\
+ 	. = ALIGN(8);                                                   \
+ 	VMLINUX_SYMBOL(__start___jump_table) = .;                       \
+-	*(__jump_table)                                                 \
++	KEEP(*(__jump_table))                                           \
+ 	VMLINUX_SYMBOL(__stop___jump_table) = .;                        \
+ 	. = ALIGN(8);							\
+ 	VMLINUX_SYMBOL(__start___verbose) = .;                          \
+-	*(__verbose)                                                    \
++	KEEP(*(__verbose))                                              \
+ 	VMLINUX_SYMBOL(__stop___verbose) = .;				\
+ 	LIKELY_PROFILE()		       				\
+ 	BRANCH_PROFILE()						\
+ 	TRACE_PRINTKS()							\
+-	TRACEPOINT_STR()
++	TRACEPOINT_STR()                                                \
++	*(.data.[a-zA-Z_]*)
+ 
+ /*
+  * Data section helpers
+@@ -250,35 +251,35 @@
+ 	/* PCI quirks */						\
+ 	.pci_fixup        : AT(ADDR(.pci_fixup) - LOAD_OFFSET) {	\
+ 		VMLINUX_SYMBOL(__start_pci_fixups_early) = .;		\
+-		*(.pci_fixup_early)					\
++		KEEP(*(.pci_fixup_early))				\
+ 		VMLINUX_SYMBOL(__end_pci_fixups_early) = .;		\
+ 		VMLINUX_SYMBOL(__start_pci_fixups_header) = .;		\
+-		*(.pci_fixup_header)					\
++		KEEP(*(.pci_fixup_header))				\
+ 		VMLINUX_SYMBOL(__end_pci_fixups_header) = .;		\
+ 		VMLINUX_SYMBOL(__start_pci_fixups_final) = .;		\
+-		*(.pci_fixup_final)					\
++		KEEP(*(.pci_fixup_final))				\
+ 		VMLINUX_SYMBOL(__end_pci_fixups_final) = .;		\
+ 		VMLINUX_SYMBOL(__start_pci_fixups_enable) = .;		\
+-		*(.pci_fixup_enable)					\
++		KEEP(*(.pci_fixup_enable))				\
+ 		VMLINUX_SYMBOL(__end_pci_fixups_enable) = .;		\
+ 		VMLINUX_SYMBOL(__start_pci_fixups_resume) = .;		\
+-		*(.pci_fixup_resume)					\
++		KEEP(*(.pci_fixup_resume))				\
+ 		VMLINUX_SYMBOL(__end_pci_fixups_resume) = .;		\
+ 		VMLINUX_SYMBOL(__start_pci_fixups_resume_early) = .;	\
+-		*(.pci_fixup_resume_early)				\
++		KEEP(*(.pci_fixup_resume_early))			\
+ 		VMLINUX_SYMBOL(__end_pci_fixups_resume_early) = .;	\
+ 		VMLINUX_SYMBOL(__start_pci_fixups_suspend) = .;		\
+-		*(.pci_fixup_suspend)					\
++		KEEP(*(.pci_fixup_suspend))				\
+ 		VMLINUX_SYMBOL(__end_pci_fixups_suspend) = .;		\
+ 		VMLINUX_SYMBOL(__start_pci_fixups_suspend_late) = .;	\
+-		*(.pci_fixup_suspend_late)				\
++		KEEP(*(.pci_fixup_suspend_late))			\
+ 		VMLINUX_SYMBOL(__end_pci_fixups_suspend_late) = .;	\
+ 	}								\
+ 									\
+ 	/* Built-in firmware blobs */					\
+ 	.builtin_fw        : AT(ADDR(.builtin_fw) - LOAD_OFFSET) {	\
+ 		VMLINUX_SYMBOL(__start_builtin_fw) = .;			\
+-		*(.builtin_fw)						\
++		KEEP(*(.builtin_fw))					\
+ 		VMLINUX_SYMBOL(__end_builtin_fw) = .;			\
+ 	}								\
+ 									\
+@@ -287,49 +288,49 @@
+ 	/* Kernel symbol table: Normal symbols */			\
+ 	__ksymtab         : AT(ADDR(__ksymtab) - LOAD_OFFSET) {		\
+ 		VMLINUX_SYMBOL(__start___ksymtab) = .;			\
+-		*(SORT(___ksymtab+*))					\
++		KEEP(*(SORT(___ksymtab+*)))				\
+ 		VMLINUX_SYMBOL(__stop___ksymtab) = .;			\
+ 	}								\
+ 									\
+ 	/* Kernel symbol table: GPL-only symbols */			\
+ 	__ksymtab_gpl     : AT(ADDR(__ksymtab_gpl) - LOAD_OFFSET) {	\
+ 		VMLINUX_SYMBOL(__start___ksymtab_gpl) = .;		\
+-		*(SORT(___ksymtab_gpl+*))				\
++		KEEP(*(SORT(___ksymtab_gpl+*)))				\
+ 		VMLINUX_SYMBOL(__stop___ksymtab_gpl) = .;		\
+ 	}								\
+ 									\
+ 	/* Kernel symbol table: Normal unused symbols */		\
+ 	__ksymtab_unused  : AT(ADDR(__ksymtab_unused) - LOAD_OFFSET) {	\
+ 		VMLINUX_SYMBOL(__start___ksymtab_unused) = .;		\
+-		*(SORT(___ksymtab_unused+*))				\
++		KEEP(*(SORT(___ksymtab_unused+*)))			\
+ 		VMLINUX_SYMBOL(__stop___ksymtab_unused) = .;		\
+ 	}								\
+ 									\
+ 	/* Kernel symbol table: GPL-only unused symbols */		\
+ 	__ksymtab_unused_gpl : AT(ADDR(__ksymtab_unused_gpl) - LOAD_OFFSET) { \
+ 		VMLINUX_SYMBOL(__start___ksymtab_unused_gpl) = .;	\
+-		*(SORT(___ksymtab_unused_gpl+*))			\
++		KEEP(*(SORT(___ksymtab_unused_gpl+*)))			\
+ 		VMLINUX_SYMBOL(__stop___ksymtab_unused_gpl) = .;	\
+ 	}								\
+ 									\
+ 	/* Kernel symbol table: GPL-future-only symbols */		\
+ 	__ksymtab_gpl_future : AT(ADDR(__ksymtab_gpl_future) - LOAD_OFFSET) { \
+ 		VMLINUX_SYMBOL(__start___ksymtab_gpl_future) = .;	\
+-		*(SORT(___ksymtab_gpl_future+*))			\
++		KEEP(*(SORT(___ksymtab_gpl_future+*)))			\
+ 		VMLINUX_SYMBOL(__stop___ksymtab_gpl_future) = .;	\
+ 	}								\
+ 									\
+ 	/* Kernel symbol table: Normal symbols */			\
+ 	__kcrctab         : AT(ADDR(__kcrctab) - LOAD_OFFSET) {		\
+ 		VMLINUX_SYMBOL(__start___kcrctab) = .;			\
+-		*(SORT(___kcrctab+*))					\
++		KEEP(*(SORT(___kcrctab+*)))				\
+ 		VMLINUX_SYMBOL(__stop___kcrctab) = .;			\
+ 	}								\
+ 									\
+ 	/* Kernel symbol table: GPL-only symbols */			\
+ 	__kcrctab_gpl     : AT(ADDR(__kcrctab_gpl) - LOAD_OFFSET) {	\
+ 		VMLINUX_SYMBOL(__start___kcrctab_gpl) = .;		\
+-		*(SORT(___kcrctab_gpl+*))				\
++		KEEP(*(SORT(___kcrctab_gpl+*)))				\
+ 		VMLINUX_SYMBOL(__stop___kcrctab_gpl) = .;		\
+ 	}								\
+ 									\
+@@ -343,14 +344,14 @@
+ 	/* Kernel symbol table: GPL-only unused symbols */		\
+ 	__kcrctab_unused_gpl : AT(ADDR(__kcrctab_unused_gpl) - LOAD_OFFSET) { \
+ 		VMLINUX_SYMBOL(__start___kcrctab_unused_gpl) = .;	\
+-		*(SORT(___kcrctab_unused_gpl+*))			\
++		KEEP(*(SORT(___kcrctab_unused_gpl+*)))			\
+ 		VMLINUX_SYMBOL(__stop___kcrctab_unused_gpl) = .;	\
+ 	}								\
+ 									\
+ 	/* Kernel symbol table: GPL-future-only symbols */		\
+ 	__kcrctab_gpl_future : AT(ADDR(__kcrctab_gpl_future) - LOAD_OFFSET) { \
+ 		VMLINUX_SYMBOL(__start___kcrctab_gpl_future) = .;	\
+-		*(SORT(___kcrctab_gpl_future+*))			\
++		KEEP(*(SORT(___kcrctab_gpl_future+*)))			\
+ 		VMLINUX_SYMBOL(__stop___kcrctab_gpl_future) = .;	\
+ 	}								\
+ 									\
+@@ -369,14 +370,14 @@
+ 	/* Built-in module parameters. */				\
+ 	__param : AT(ADDR(__param) - LOAD_OFFSET) {			\
+ 		VMLINUX_SYMBOL(__start___param) = .;			\
+-		*(__param)						\
++		KEEP(*(__param))					\
+ 		VMLINUX_SYMBOL(__stop___param) = .;			\
+ 	}								\
+ 									\
+ 	/* Built-in module versions. */					\
+ 	__modver : AT(ADDR(__modver) - LOAD_OFFSET) {			\
+ 		VMLINUX_SYMBOL(__start___modver) = .;			\
+-		*(__modver)						\
++		KEEP(*(__modver))					\
+ 		VMLINUX_SYMBOL(__stop___modver) = .;			\
+ 		. = ALIGN((align));					\
+ 		VMLINUX_SYMBOL(__end_rodata) = .;			\
+@@ -432,7 +433,7 @@
+ #define ENTRY_TEXT							\
+ 		ALIGN_FUNCTION();					\
+ 		VMLINUX_SYMBOL(__entry_text_start) = .;			\
+-		*(.entry.text)						\
++		KEEP(*(.entry.text))					\
+ 		VMLINUX_SYMBOL(__entry_text_end) = .;
+ 
+ #ifdef CONFIG_FUNCTION_GRAPH_TRACER
+@@ -460,7 +461,7 @@
+ 	. = ALIGN(align);						\
+ 	__ex_table : AT(ADDR(__ex_table) - LOAD_OFFSET) {		\
+ 		VMLINUX_SYMBOL(__start___ex_table) = .;			\
+-		*(__ex_table)						\
++		KEEP(*(__ex_table))						\
+ 		VMLINUX_SYMBOL(__stop___ex_table) = .;			\
+ 	}
+ 
+@@ -476,8 +477,8 @@
+ #ifdef CONFIG_CONSTRUCTORS
+ #define KERNEL_CTORS()	. = ALIGN(8);			   \
+ 			VMLINUX_SYMBOL(__ctors_start) = .; \
+-			*(.ctors)			   \
+-			*(.init_array)			   \
++			KEEP(*(.ctors))			   \
++			KEEP(*(.init_array))		   \
+ 			VMLINUX_SYMBOL(__ctors_end) = .;
+ #else
+ #define KERNEL_CTORS()
+@@ -525,7 +526,7 @@
+ #define SBSS(sbss_align)						\
+ 	. = ALIGN(sbss_align);						\
+ 	.sbss : AT(ADDR(.sbss) - LOAD_OFFSET) {				\
+-		*(.sbss)						\
++		*(.sbss .sbss.*)					\
+ 		*(.scommon)						\
+ 	}
+ 
+@@ -543,7 +544,7 @@
+ 		BSS_FIRST_SECTIONS					\
+ 		*(.bss..page_aligned)					\
+ 		*(.dynbss)						\
+-		*(.bss)							\
++		*(.bss .bss.*)						\
+ 		*(COMMON)						\
+ 	}
+ 
+@@ -592,7 +593,7 @@
+ 	. = ALIGN(8);							\
+ 	__bug_table : AT(ADDR(__bug_table) - LOAD_OFFSET) {		\
+ 		VMLINUX_SYMBOL(__start___bug_table) = .;		\
+-		*(__bug_table)						\
++		KEEP(*(__bug_table))					\
+ 		VMLINUX_SYMBOL(__stop___bug_table) = .;			\
+ 	}
+ #else
+@@ -604,7 +605,7 @@
+ 	. = ALIGN(4);							\
+ 	.tracedata : AT(ADDR(.tracedata) - LOAD_OFFSET) {		\
+ 		VMLINUX_SYMBOL(__tracedata_start) = .;			\
+-		*(.tracedata)						\
++		KEEP(*(.tracedata))					\
+ 		VMLINUX_SYMBOL(__tracedata_end) = .;			\
+ 	}
+ #else
+@@ -621,17 +622,17 @@
+ #define INIT_SETUP(initsetup_align)					\
+ 		. = ALIGN(initsetup_align);				\
+ 		VMLINUX_SYMBOL(__setup_start) = .;			\
+-		*(.init.setup)						\
++		KEEP(*(.init.setup))					\
+ 		VMLINUX_SYMBOL(__setup_end) = .;
+ 
+ #define INIT_CALLS_LEVEL(level)						\
+ 		VMLINUX_SYMBOL(__initcall##level##_start) = .;		\
+-		*(.initcall##level##.init)				\
+-		*(.initcall##level##s.init)				\
++		KEEP(*(.initcall##level##.init))			\
++		KEEP(*(.initcall##level##s.init))			\
+ 
+ #define INIT_CALLS							\
+ 		VMLINUX_SYMBOL(__initcall_start) = .;			\
+-		*(.initcallearly.init)					\
++		KEEP(*(.initcallearly.init))				\
+ 		INIT_CALLS_LEVEL(0)					\
+ 		INIT_CALLS_LEVEL(1)					\
+ 		INIT_CALLS_LEVEL(2)					\
+@@ -645,21 +646,21 @@
+ 
+ #define CON_INITCALL							\
+ 		VMLINUX_SYMBOL(__con_initcall_start) = .;		\
+-		*(.con_initcall.init)					\
++		KEEP(*(.con_initcall.init))				\
+ 		VMLINUX_SYMBOL(__con_initcall_end) = .;
+ 
+ #define SECURITY_INITCALL						\
+ 		VMLINUX_SYMBOL(__security_initcall_start) = .;		\
+-		*(.security_initcall.init)				\
++		KEEP(*(.security_initcall.init))			\
+ 		VMLINUX_SYMBOL(__security_initcall_end) = .;
+ 
+ #ifdef CONFIG_BLK_DEV_INITRD
+ #define INIT_RAM_FS							\
+ 	. = ALIGN(4);							\
+ 	VMLINUX_SYMBOL(__initramfs_start) = .;				\
+-	*(.init.ramfs)							\
++	KEEP(*(.init.ramfs))						\
+ 	. = ALIGN(8);							\
+-	*(.init.ramfs.info)
++	KEEP(*(.init.ramfs.info))
+ #else
+ #define INIT_RAM_FS
+ #endif
+--- a/arch/arm/Makefile
++++ b/arch/arm/Makefile
+@@ -18,11 +18,16 @@ ifeq ($(CONFIG_CPU_ENDIAN_BE8),y)
+ LDFLAGS_vmlinux	+= --be8
+ LDFLAGS_MODULE	+= --be8
+ endif
++LDFLAGS_vmlinux += --gc-sections
+ 
+ OBJCOPYFLAGS	:=-O binary -R .comment -S
+ GZFLAGS		:=-9
+ #KBUILD_CFLAGS	+=-pipe
+ 
++ifndef CONFIG_FUNCTION_TRACER
++KBUILD_CFLAGS_KERNEL += -ffunction-sections -fdata-sections
++endif
++
+ # Never generate .eh_frame
+ KBUILD_CFLAGS	+= $(call cc-option,-fno-dwarf2-cfi-asm)
+ 
+--- a/arch/arm/kernel/vmlinux.lds.S
++++ b/arch/arm/kernel/vmlinux.lds.S
+@@ -12,13 +12,13 @@
+ #define PROC_INFO							\
+ 	. = ALIGN(4);							\
+ 	VMLINUX_SYMBOL(__proc_info_begin) = .;				\
+-	*(.proc.info.init)						\
++	KEEP(*(.proc.info.init))					\
+ 	VMLINUX_SYMBOL(__proc_info_end) = .;
+ 
+ #define IDMAP_TEXT							\
+ 	ALIGN_FUNCTION();						\
+ 	VMLINUX_SYMBOL(__idmap_text_start) = .;				\
+-	*(.idmap.text)							\
++	KEEP(*(.idmap.text))						\
+ 	VMLINUX_SYMBOL(__idmap_text_end) = .;				\
+ 	. = ALIGN(32);							\
+ 	VMLINUX_SYMBOL(__hyp_idmap_text_start) = .;			\
+@@ -93,7 +93,7 @@ SECTIONS
+ 	.text : {			/* Real text segment		*/
+ 		_stext = .;		/* Text and read-only data	*/
+ 			__exception_text_start = .;
+-			*(.exception.text)
++			KEEP(*(.exception.text))
+ 			__exception_text_end = .;
+ 			IRQENTRY_TEXT
+ 			TEXT_TEXT
+@@ -118,7 +118,7 @@ SECTIONS
+ 	__ex_table : AT(ADDR(__ex_table) - LOAD_OFFSET) {
+ 		__start___ex_table = .;
+ #ifdef CONFIG_MMU
+-		*(__ex_table)
++		KEEP(*(__ex_table))
+ #endif
+ 		__stop___ex_table = .;
+ 	}
+@@ -130,12 +130,12 @@ SECTIONS
+ 	. = ALIGN(8);
+ 	.ARM.unwind_idx : {
+ 		__start_unwind_idx = .;
+-		*(.ARM.exidx*)
++		KEEP(*(.ARM.exidx*))
+ 		__stop_unwind_idx = .;
+ 	}
+ 	.ARM.unwind_tab : {
+ 		__start_unwind_tab = .;
+-		*(.ARM.extab*)
++		KEEP(*(.ARM.extab*))
+ 		__stop_unwind_tab = .;
+ 	}
+ #endif
+@@ -154,14 +154,14 @@ SECTIONS
+ 	 */
+ 	__vectors_start = .;
+ 	.vectors 0 : AT(__vectors_start) {
+-		*(.vectors)
++		KEEP(*(.vectors))
+ 	}
+ 	. = __vectors_start + SIZEOF(.vectors);
+ 	__vectors_end = .;
+ 
+ 	__stubs_start = .;
+ 	.stubs 0x1000 : AT(__stubs_start) {
+-		*(.stubs)
++		KEEP(*(.stubs))
+ 	}
+ 	. = __stubs_start + SIZEOF(.stubs);
+ 	__stubs_end = .;
+@@ -175,24 +175,24 @@ SECTIONS
+ 	}
+ 	.init.arch.info : {
+ 		__arch_info_begin = .;
+-		*(.arch.info.init)
++		KEEP(*(.arch.info.init))
+ 		__arch_info_end = .;
+ 	}
+ 	.init.tagtable : {
+ 		__tagtable_begin = .;
+-		*(.taglist.init)
++		KEEP(*(.taglist.init))
+ 		__tagtable_end = .;
+ 	}
+ #ifdef CONFIG_SMP_ON_UP
+ 	.init.smpalt : {
+ 		__smpalt_begin = .;
+-		*(.alt.smp.init)
++		KEEP(*(.alt.smp.init))
+ 		__smpalt_end = .;
+ 	}
+ #endif
+ 	.init.pv_table : {
+ 		__pv_table_begin = .;
+-		*(.pv_table)
++		KEEP(*(.pv_table))
+ 		__pv_table_end = .;
+ 	}
+ 	.init.data : {
+--- a/arch/arm/boot/compressed/Makefile
++++ b/arch/arm/boot/compressed/Makefile
+@@ -122,6 +122,7 @@ ifeq ($(CONFIG_FUNCTION_TRACER),y)
+ ORIG_CFLAGS := $(KBUILD_CFLAGS)
+ KBUILD_CFLAGS = $(subst -pg, , $(ORIG_CFLAGS))
+ endif
++KBUILD_CFLAGS_KERNEL := $(patsubst -f%-sections,,$(KBUILD_CFLAGS_KERNEL))
+ 
+ ccflags-y := -fpic -mno-single-pic-base -fno-builtin -I$(obj)
+ asflags-y := -DZIMAGE
diff --git a/target/linux/generic/patches-3.18/221-module_exports.patch b/target/linux/generic/patches-3.18/221-module_exports.patch
new file mode 100644
index 0000000..f2cad7a
--- /dev/null
+++ b/target/linux/generic/patches-3.18/221-module_exports.patch
@@ -0,0 +1,88 @@
+--- a/include/asm-generic/vmlinux.lds.h
++++ b/include/asm-generic/vmlinux.lds.h
+@@ -54,6 +54,16 @@
+ #define LOAD_OFFSET 0
+ #endif
+ 
++#ifndef SYMTAB_KEEP
++#define SYMTAB_KEEP KEEP(*(SORT(___ksymtab+*)))
++#define SYMTAB_KEEP_GPL KEEP(*(SORT(___ksymtab_gpl+*)))
++#endif
++
++#ifndef SYMTAB_DISCARD
++#define SYMTAB_DISCARD
++#define SYMTAB_DISCARD_GPL
++#endif
++
+ #include <linux/export.h>
+ 
+ /* Align . to a 8 byte boundary equals to maximum function alignment. */
+@@ -288,14 +298,14 @@
+ 	/* Kernel symbol table: Normal symbols */			\
+ 	__ksymtab         : AT(ADDR(__ksymtab) - LOAD_OFFSET) {		\
+ 		VMLINUX_SYMBOL(__start___ksymtab) = .;			\
+-		KEEP(*(SORT(___ksymtab+*)))				\
++		SYMTAB_KEEP						\
+ 		VMLINUX_SYMBOL(__stop___ksymtab) = .;			\
+ 	}								\
+ 									\
+ 	/* Kernel symbol table: GPL-only symbols */			\
+ 	__ksymtab_gpl     : AT(ADDR(__ksymtab_gpl) - LOAD_OFFSET) {	\
+ 		VMLINUX_SYMBOL(__start___ksymtab_gpl) = .;		\
+-		KEEP(*(SORT(___ksymtab_gpl+*)))				\
++		SYMTAB_KEEP_GPL						\
+ 		VMLINUX_SYMBOL(__stop___ksymtab_gpl) = .;		\
+ 	}								\
+ 									\
+@@ -357,7 +367,7 @@
+ 									\
+ 	/* Kernel symbol table: strings */				\
+         __ksymtab_strings : AT(ADDR(__ksymtab_strings) - LOAD_OFFSET) {	\
+-		*(__ksymtab_strings)					\
++		*(__ksymtab_strings+*)					\
+ 	}								\
+ 									\
+ 	/* __*init sections */						\
+@@ -679,6 +689,8 @@
+ 	EXIT_TEXT							\
+ 	EXIT_DATA							\
+ 	EXIT_CALL							\
++	SYMTAB_DISCARD							\
++	SYMTAB_DISCARD_GPL						\
+ 	*(.discard)							\
+ 	*(.discard.*)							\
+ 	}
+--- a/scripts/Makefile.build
++++ b/scripts/Makefile.build
+@@ -298,7 +298,7 @@ targets += $(extra-y) $(MAKECMDGOALS) $(
+ # Linker scripts preprocessor (.lds.S -> .lds)
+ # ---------------------------------------------------------------------------
+ quiet_cmd_cpp_lds_S = LDS     $@
+-      cmd_cpp_lds_S = $(CPP) $(cpp_flags) -P -C -U$(ARCH) \
++      cmd_cpp_lds_S = $(CPP) $(EXTRA_LDSFLAGS) $(cpp_flags) -P -C -U$(ARCH) \
+ 	                     -D__ASSEMBLY__ -DLINKER_SCRIPT -o $@ $<
+ 
+ $(obj)/%.lds: $(src)/%.lds.S FORCE
+--- a/include/linux/export.h
++++ b/include/linux/export.h
+@@ -52,12 +52,19 @@ extern struct module __this_module;
+ #define __CRC_SYMBOL(sym, sec)
+ #endif
+ 
++#ifdef MODULE
++#define __EXPORT_SUFFIX(sym)
++#else
++#define __EXPORT_SUFFIX(sym) "+" #sym
++#endif
++
+ /* For every exported symbol, place a struct in the __ksymtab section */
+ #define __EXPORT_SYMBOL(sym, sec)				\
+ 	extern typeof(sym) sym;					\
+ 	__CRC_SYMBOL(sym, sec)					\
+ 	static const char __kstrtab_##sym[]			\
+-	__attribute__((section("__ksymtab_strings"), aligned(1))) \
++	__attribute__((section("__ksymtab_strings"		\
++	  __EXPORT_SUFFIX(sym)), aligned(1)))			\
+ 	= VMLINUX_SYMBOL_STR(sym);				\
+ 	extern const struct kernel_symbol __ksymtab_##sym;	\
+ 	__visible const struct kernel_symbol __ksymtab_##sym	\
diff --git a/target/linux/generic/patches-3.18/230-openwrt_lzma_options.patch b/target/linux/generic/patches-3.18/230-openwrt_lzma_options.patch
new file mode 100644
index 0000000..e59fdcd
--- /dev/null
+++ b/target/linux/generic/patches-3.18/230-openwrt_lzma_options.patch
@@ -0,0 +1,58 @@
+--- a/scripts/Makefile.lib
++++ b/scripts/Makefile.lib
+@@ -325,7 +325,7 @@ cmd_bzip2 = (cat $(filter-out FORCE,$^)
+ 
+ quiet_cmd_lzma = LZMA    $@
+ cmd_lzma = (cat $(filter-out FORCE,$^) | \
+-	lzma -9 && $(call size_append, $(filter-out FORCE,$^))) > $@ || \
++	lzma e -d20 -lc1 -lp2 -pb2 -eos -si -so && $(call size_append, $(filter-out FORCE,$^))) > $@ || \
+ 	(rm -f $@ ; false)
+ 
+ quiet_cmd_lzo = LZO     $@
+--- a/scripts/gen_initramfs_list.sh
++++ b/scripts/gen_initramfs_list.sh
+@@ -226,7 +226,7 @@ cpio_list=
+ output="/dev/stdout"
+ output_file=""
+ is_cpio_compressed=
+-compr="gzip -n -9 -f"
++compr="gzip -n -9 -f -"
+ 
+ arg="$1"
+ case "$arg" in
+@@ -242,13 +242,13 @@ case "$arg" in
+ 		output=${cpio_list}
+ 		echo "$output_file" | grep -q "\.gz$" \
+                 && [ -x "`which gzip 2> /dev/null`" ] \
+-                && compr="gzip -n -9 -f"
++                && compr="gzip -n -9 -f -"
+ 		echo "$output_file" | grep -q "\.bz2$" \
+                 && [ -x "`which bzip2 2> /dev/null`" ] \
+-                && compr="bzip2 -9 -f"
++                && compr="bzip2 -9 -f -"
+ 		echo "$output_file" | grep -q "\.lzma$" \
+                 && [ -x "`which lzma 2> /dev/null`" ] \
+-                && compr="lzma -9 -f"
++                && compr="lzma e -d20 -lc1 -lp2 -pb2 -eos -si -so"
+ 		echo "$output_file" | grep -q "\.xz$" \
+                 && [ -x "`which xz 2> /dev/null`" ] \
+                 && compr="xz --check=crc32 --lzma2=dict=1MiB"
+@@ -315,7 +315,7 @@ if [ ! -z ${output_file} ]; then
+ 	if [ "${is_cpio_compressed}" = "compressed" ]; then
+ 		cat ${cpio_tfile} > ${output_file}
+ 	else
+-		(cat ${cpio_tfile} | ${compr}  - > ${output_file}) \
++		(cat ${cpio_tfile} | ${compr} > ${output_file}) \
+ 		|| (rm -f ${output_file} ; false)
+ 	fi
+ 	[ -z ${cpio_file} ] && rm ${cpio_tfile}
+--- a/lib/decompress.c
++++ b/lib/decompress.c
+@@ -48,6 +48,7 @@ static const struct compress_format comp
+ 	{ {037, 0236}, "gzip", gunzip },
+ 	{ {0x42, 0x5a}, "bzip2", bunzip2 },
+ 	{ {0x5d, 0x00}, "lzma", unlzma },
++	{ {0x6d, 0x00}, "lzma-openwrt", unlzma },
+ 	{ {0xfd, 0x37}, "xz", unxz },
+ 	{ {0x89, 0x4c}, "lzo", unlzo },
+ 	{ {0x02, 0x21}, "lz4", unlz4 },
diff --git a/target/linux/generic/patches-3.18/250-netfilter_depends.patch b/target/linux/generic/patches-3.18/250-netfilter_depends.patch
new file mode 100644
index 0000000..47be4a0
--- /dev/null
+++ b/target/linux/generic/patches-3.18/250-netfilter_depends.patch
@@ -0,0 +1,18 @@
+--- a/net/netfilter/Kconfig
++++ b/net/netfilter/Kconfig
+@@ -210,7 +210,6 @@ config NF_CONNTRACK_FTP
+ 
+ config NF_CONNTRACK_H323
+ 	tristate "H.323 protocol support"
+-	depends on (IPV6 || IPV6=n)
+ 	depends on NETFILTER_ADVANCED
+ 	help
+ 	  H.323 is a VoIP signalling protocol from ITU-T. As one of the most
+@@ -907,7 +906,6 @@ config NETFILTER_XT_TARGET_SECMARK
+ 
+ config NETFILTER_XT_TARGET_TCPMSS
+ 	tristate '"TCPMSS" target support'
+-	depends on (IPV6 || IPV6=n)
+ 	default m if NETFILTER_ADVANCED=n
+ 	---help---
+ 	  This option adds a `TCPMSS' target, which allows you to alter the
diff --git a/target/linux/generic/patches-3.18/251-sound_kconfig.patch b/target/linux/generic/patches-3.18/251-sound_kconfig.patch
new file mode 100644
index 0000000..c2ebace
--- /dev/null
+++ b/target/linux/generic/patches-3.18/251-sound_kconfig.patch
@@ -0,0 +1,18 @@
+--- a/sound/core/Kconfig
++++ b/sound/core/Kconfig
+@@ -10,13 +10,13 @@ config SND_DMAENGINE_PCM
+ 	tristate
+ 
+ config SND_HWDEP
+-	tristate
++	tristate "Sound hardware support"
+ 
+ config SND_RAWMIDI
+ 	tristate
+ 
+ config SND_COMPRESS_OFFLOAD
+-	tristate
++	tristate "Compression offloading support"
+ 
+ # To be effective this also requires INPUT - users should say:
+ #    select SND_JACK if INPUT=y || INPUT=SND
diff --git a/target/linux/generic/patches-3.18/252-mv_cesa_depends.patch b/target/linux/generic/patches-3.18/252-mv_cesa_depends.patch
new file mode 100644
index 0000000..fee28db
--- /dev/null
+++ b/target/linux/generic/patches-3.18/252-mv_cesa_depends.patch
@@ -0,0 +1,10 @@
+--- a/drivers/crypto/Kconfig
++++ b/drivers/crypto/Kconfig
+@@ -164,6 +164,7 @@ config CRYPTO_DEV_MV_CESA
+ 	depends on PLAT_ORION
+ 	select CRYPTO_ALGAPI
+ 	select CRYPTO_AES
++	select CRYPTO_HASH2
+ 	select CRYPTO_BLKCIPHER2
+ 	select CRYPTO_HASH
+ 	help
diff --git a/target/linux/generic/patches-3.18/253-ssb_b43_default_on.patch b/target/linux/generic/patches-3.18/253-ssb_b43_default_on.patch
new file mode 100644
index 0000000..29d2a41
--- /dev/null
+++ b/target/linux/generic/patches-3.18/253-ssb_b43_default_on.patch
@@ -0,0 +1,29 @@
+--- a/drivers/ssb/Kconfig
++++ b/drivers/ssb/Kconfig
+@@ -29,6 +29,7 @@ config SSB_SPROM
+ config SSB_BLOCKIO
+ 	bool
+ 	depends on SSB
++	default y
+ 
+ config SSB_PCIHOST_POSSIBLE
+ 	bool
+@@ -49,7 +50,7 @@ config SSB_PCIHOST
+ config SSB_B43_PCI_BRIDGE
+ 	bool
+ 	depends on SSB_PCIHOST
+-	default n
++	default y
+ 
+ config SSB_PCMCIAHOST_POSSIBLE
+ 	bool
+--- a/drivers/bcma/Kconfig
++++ b/drivers/bcma/Kconfig
+@@ -17,6 +17,7 @@ config BCMA
+ config BCMA_BLOCKIO
+ 	bool
+ 	depends on BCMA
++	default y
+ 
+ config BCMA_HOST_PCI_POSSIBLE
+ 	bool
diff --git a/target/linux/generic/patches-3.18/254-textsearch_kconfig_hacks.patch b/target/linux/generic/patches-3.18/254-textsearch_kconfig_hacks.patch
new file mode 100644
index 0000000..3c3b1e1
--- /dev/null
+++ b/target/linux/generic/patches-3.18/254-textsearch_kconfig_hacks.patch
@@ -0,0 +1,23 @@
+--- a/lib/Kconfig
++++ b/lib/Kconfig
+@@ -320,16 +320,16 @@ config BCH_CONST_T
+ # Textsearch support is select'ed if needed
+ #
+ config TEXTSEARCH
+-	boolean
++	boolean	"Textsearch support"
+ 
+ config TEXTSEARCH_KMP
+-	tristate
++	tristate "Textsearch KMP"
+ 
+ config TEXTSEARCH_BM
+-	tristate
++	tristate "Textsearch BM"
+ 
+ config TEXTSEARCH_FSM
+-	tristate
++	tristate "Textsearch FSM"
+ 
+ config BTREE
+ 	boolean
diff --git a/target/linux/generic/patches-3.18/255-lib80211_kconfig_hacks.patch b/target/linux/generic/patches-3.18/255-lib80211_kconfig_hacks.patch
new file mode 100644
index 0000000..d875235
--- /dev/null
+++ b/target/linux/generic/patches-3.18/255-lib80211_kconfig_hacks.patch
@@ -0,0 +1,31 @@
+--- a/net/wireless/Kconfig
++++ b/net/wireless/Kconfig
+@@ -183,7 +183,7 @@ config CFG80211_WEXT
+ 	  extensions with cfg80211-based drivers.
+ 
+ config LIB80211
+-	tristate
++	tristate "LIB80211"
+ 	default n
+ 	help
+ 	  This options enables a library of common routines used
+@@ -192,13 +192,16 @@ config LIB80211
+ 	  Drivers should select this themselves if needed.
+ 
+ config LIB80211_CRYPT_WEP
+-	tristate
++	tristate "LIB80211_CRYPT_WEP"
++	select LIB80211
+ 
+ config LIB80211_CRYPT_CCMP
+-	tristate
++	tristate "LIB80211_CRYPT_CCMP"
++	select LIB80211
+ 
+ config LIB80211_CRYPT_TKIP
+-	tristate
++	tristate "LIB80211_CRYPT_TKIP"
++	select LIB80211
+ 
+ config LIB80211_DEBUG
+ 	bool "lib80211 debugging messages"
diff --git a/target/linux/generic/patches-3.18/256-crypto_add_kconfig_prompts.patch b/target/linux/generic/patches-3.18/256-crypto_add_kconfig_prompts.patch
new file mode 100644
index 0000000..f9f6c0e
--- /dev/null
+++ b/target/linux/generic/patches-3.18/256-crypto_add_kconfig_prompts.patch
@@ -0,0 +1,47 @@
+--- a/crypto/Kconfig
++++ b/crypto/Kconfig
+@@ -32,7 +32,7 @@ config CRYPTO_FIPS
+ 	  this is.
+ 
+ config CRYPTO_ALGAPI
+-	tristate
++	tristate "ALGAPI"
+ 	select CRYPTO_ALGAPI2
+ 	help
+ 	  This option provides the API for cryptographic algorithms.
+@@ -41,7 +41,7 @@ config CRYPTO_ALGAPI2
+ 	tristate
+ 
+ config CRYPTO_AEAD
+-	tristate
++	tristate "AEAD"
+ 	select CRYPTO_AEAD2
+ 	select CRYPTO_ALGAPI
+ 
+@@ -50,7 +50,7 @@ config CRYPTO_AEAD2
+ 	select CRYPTO_ALGAPI2
+ 
+ config CRYPTO_BLKCIPHER
+-	tristate
++	tristate "BLKCIPHER"
+ 	select CRYPTO_BLKCIPHER2
+ 	select CRYPTO_ALGAPI
+ 
+@@ -61,7 +61,7 @@ config CRYPTO_BLKCIPHER2
+ 	select CRYPTO_WORKQUEUE
+ 
+ config CRYPTO_HASH
+-	tristate
++	tristate "HASH"
+ 	select CRYPTO_HASH2
+ 	select CRYPTO_ALGAPI
+ 
+@@ -70,7 +70,7 @@ config CRYPTO_HASH2
+ 	select CRYPTO_ALGAPI2
+ 
+ config CRYPTO_RNG
+-	tristate
++	tristate "RNG"
+ 	select CRYPTO_RNG2
+ 	select CRYPTO_ALGAPI
+ 
diff --git a/target/linux/generic/patches-3.18/257-wireless_ext_kconfig_hack.patch b/target/linux/generic/patches-3.18/257-wireless_ext_kconfig_hack.patch
new file mode 100644
index 0000000..daac589
--- /dev/null
+++ b/target/linux/generic/patches-3.18/257-wireless_ext_kconfig_hack.patch
@@ -0,0 +1,22 @@
+--- a/net/wireless/Kconfig
++++ b/net/wireless/Kconfig
+@@ -1,5 +1,5 @@
+ config WIRELESS_EXT
+-	bool
++	bool "Wireless extensions"
+ 
+ config WEXT_CORE
+ 	def_bool y
+@@ -11,10 +11,10 @@ config WEXT_PROC
+ 	depends on WEXT_CORE
+ 
+ config WEXT_SPY
+-	bool
++	bool "WEXT_SPY"
+ 
+ config WEXT_PRIV
+-	bool
++	bool "WEXT_PRIV"
+ 
+ config CFG80211
+ 	tristate "cfg80211 - wireless configuration API"
diff --git a/target/linux/generic/patches-3.18/258-netfilter_netlink_kconfig_hack.patch b/target/linux/generic/patches-3.18/258-netfilter_netlink_kconfig_hack.patch
new file mode 100644
index 0000000..9d827c2
--- /dev/null
+++ b/target/linux/generic/patches-3.18/258-netfilter_netlink_kconfig_hack.patch
@@ -0,0 +1,11 @@
+--- a/net/netfilter/Kconfig
++++ b/net/netfilter/Kconfig
+@@ -2,7 +2,7 @@ menu "Core Netfilter Configuration"
+ 	depends on NET && INET && NETFILTER
+ 
+ config NETFILTER_NETLINK
+-	tristate
++	tristate "Netfilter NFNETLINK interface"
+ 
+ config NETFILTER_NETLINK_ACCT
+ tristate "Netfilter NFACCT over NFNETLINK interface"
diff --git a/target/linux/generic/patches-3.18/259-regmap_dynamic.patch b/target/linux/generic/patches-3.18/259-regmap_dynamic.patch
new file mode 100644
index 0000000..b1d4ad2
--- /dev/null
+++ b/target/linux/generic/patches-3.18/259-regmap_dynamic.patch
@@ -0,0 +1,80 @@
+--- a/drivers/base/regmap/Kconfig
++++ b/drivers/base/regmap/Kconfig
+@@ -3,26 +3,31 @@
+ # subsystems should select the appropriate symbols.
+ 
+ config REGMAP
+-	default y if (REGMAP_I2C || REGMAP_SPI || REGMAP_SPMI || REGMAP_MMIO || REGMAP_IRQ)
+ 	select LZO_COMPRESS
+ 	select LZO_DECOMPRESS
+ 	select IRQ_DOMAIN if REGMAP_IRQ
+-	bool
++	tristate "Regmap"
+ 
+ config REGMAP_I2C
+-	tristate
++	tristate "Regmap I2C"
++	select REGMAP
+ 	depends on I2C
+ 
+ config REGMAP_SPI
+-	tristate
++	tristate "Regmap SPI"
++	select REGMAP
++	depends on SPI_MASTER
+ 	depends on SPI
+ 
+ config REGMAP_SPMI
++	select REGMAP
+ 	tristate
+ 	depends on SPMI
+ 
+ config REGMAP_MMIO
+-	tristate
++	tristate "Regmap MMIO"
++	select REGMAP
+ 
+ config REGMAP_IRQ
++	select REGMAP
+ 	bool
+--- a/include/linux/regmap.h
++++ b/include/linux/regmap.h
+@@ -49,7 +49,7 @@ struct reg_default {
+ 	unsigned int def;
+ };
+ 
+-#ifdef CONFIG_REGMAP
++#if IS_ENABLED(CONFIG_REGMAP)
+ 
+ enum regmap_endian {
+ 	/* Unspecified -> 0 -> Backwards compatible default */
+--- a/drivers/base/regmap/Makefile
++++ b/drivers/base/regmap/Makefile
+@@ -1,6 +1,8 @@
+-obj-$(CONFIG_REGMAP) += regmap.o regcache.o
+-obj-$(CONFIG_REGMAP) += regcache-rbtree.o regcache-lzo.o regcache-flat.o
+-obj-$(CONFIG_DEBUG_FS) += regmap-debugfs.o
++regmap-core-objs = regmap.o regcache.o regcache-rbtree.o regcache-lzo.o regcache-flat.o
++ifdef CONFIG_DEBUG_FS
++regmap-core-objs += regmap-debugfs.o
++endif
++obj-$(CONFIG_REGMAP) += regmap-core.o
+ obj-$(CONFIG_REGMAP_I2C) += regmap-i2c.o
+ obj-$(CONFIG_REGMAP_SPI) += regmap-spi.o
+ obj-$(CONFIG_REGMAP_SPMI) += regmap-spmi.o
+--- a/drivers/base/regmap/regmap.c
++++ b/drivers/base/regmap/regmap.c
+@@ -13,6 +13,7 @@
+ #include <linux/device.h>
+ #include <linux/slab.h>
+ #include <linux/export.h>
++#include <linux/module.h>
+ #include <linux/mutex.h>
+ #include <linux/err.h>
+ #include <linux/of.h>
+@@ -2630,3 +2631,5 @@ static int __init regmap_initcall(void)
+ 	return 0;
+ }
+ postcore_initcall(regmap_initcall);
++
++MODULE_LICENSE("GPL");
diff --git a/target/linux/generic/patches-3.18/260-crypto_test_dependencies.patch b/target/linux/generic/patches-3.18/260-crypto_test_dependencies.patch
new file mode 100644
index 0000000..8a96fd9
--- /dev/null
+++ b/target/linux/generic/patches-3.18/260-crypto_test_dependencies.patch
@@ -0,0 +1,37 @@
+--- a/crypto/Kconfig
++++ b/crypto/Kconfig
+@@ -96,10 +96,10 @@ config CRYPTO_MANAGER
+ 
+ config CRYPTO_MANAGER2
+ 	def_tristate CRYPTO_MANAGER || (CRYPTO_MANAGER!=n && CRYPTO_ALGAPI=y)
+-	select CRYPTO_AEAD2
+-	select CRYPTO_HASH2
+-	select CRYPTO_BLKCIPHER2
+-	select CRYPTO_PCOMP2
++	select CRYPTO_AEAD2 if !CRYPTO_MANAGER_DISABLE_TESTS
++	select CRYPTO_HASH2 if !CRYPTO_MANAGER_DISABLE_TESTS
++	select CRYPTO_BLKCIPHER2 if !CRYPTO_MANAGER_DISABLE_TESTS
++	select CRYPTO_PCOMP2 if !CRYPTO_MANAGER_DISABLE_TESTS
+ 
+ config CRYPTO_USER
+ 	tristate "Userspace cryptographic algorithm configuration"
+--- a/crypto/algboss.c
++++ b/crypto/algboss.c
+@@ -248,6 +248,9 @@ static int cryptomgr_schedule_test(struc
+ 	type = alg->cra_flags;
+ 
+ 	/* This piece of crap needs to disappear into per-type test hooks. */
++#ifdef CONFIG_CRYPTO_MANAGER_DISABLE_TESTS
++	type |= CRYPTO_ALG_TESTED;
++#else
+ 	if ((!((type ^ CRYPTO_ALG_TYPE_BLKCIPHER) &
+ 	       CRYPTO_ALG_TYPE_BLKCIPHER_MASK) && !(type & CRYPTO_ALG_GENIV) &&
+ 	     ((alg->cra_flags & CRYPTO_ALG_TYPE_MASK) ==
+@@ -256,6 +259,7 @@ static int cryptomgr_schedule_test(struc
+ 	    (!((type ^ CRYPTO_ALG_TYPE_AEAD) & CRYPTO_ALG_TYPE_MASK) &&
+ 	     alg->cra_type == &crypto_nivaead_type && alg->cra_aead.ivsize))
+ 		type |= CRYPTO_ALG_TESTED;
++#endif
+ 
+ 	param->type = type;
+ 
diff --git a/target/linux/generic/patches-3.18/262-compressor_kconfig_hack.patch b/target/linux/generic/patches-3.18/262-compressor_kconfig_hack.patch
new file mode 100644
index 0000000..51b4fc8
--- /dev/null
+++ b/target/linux/generic/patches-3.18/262-compressor_kconfig_hack.patch
@@ -0,0 +1,35 @@
+--- a/lib/Kconfig
++++ b/lib/Kconfig
+@@ -205,25 +205,25 @@ config RANDOM32_SELFTEST
+ # compression support is select'ed if needed
+ #
+ config ZLIB_INFLATE
+-	tristate
++	tristate "ZLIB inflate support"
+ 
+ config ZLIB_DEFLATE
+-	tristate
++	tristate "ZLIB deflate support"
+ 
+ config LZO_COMPRESS
+-	tristate
++	tristate "LZO compress support"
+ 
+ config LZO_DECOMPRESS
+-	tristate
++	tristate "LZO decompress support"
+ 
+ config LZ4_COMPRESS
+-	tristate
++	tristate "LZ4 compress support"
+ 
+ config LZ4HC_COMPRESS
+-	tristate
++	tristate "LZ4HC compress support"
+ 
+ config LZ4_DECOMPRESS
+-	tristate
++	tristate "LZ4 decompress support"
+ 
+ source "lib/xz/Kconfig"
+ 
diff --git a/target/linux/generic/patches-3.18/270-uapi-kernel.h-glibc-specific-inclusion-of-sysinfo.h.patch b/target/linux/generic/patches-3.18/270-uapi-kernel.h-glibc-specific-inclusion-of-sysinfo.h.patch
new file mode 100644
index 0000000..762f498
--- /dev/null
+++ b/target/linux/generic/patches-3.18/270-uapi-kernel.h-glibc-specific-inclusion-of-sysinfo.h.patch
@@ -0,0 +1,34 @@
+From 8b05e325824d3b38e52a7748b3b5dc34dc1c0f6d Mon Sep 17 00:00:00 2001
+From: David Heidelberger <david.heidelberger@ixit.cz>
+Date: Mon, 29 Jun 2015 14:37:54 +0200
+Subject: [PATCH 1/3] uapi/kernel.h: glibc specific inclusion of sysinfo.h
+
+including sysinfo.h from kernel.h makes no sense whatsoever,
+but removing it breaks glibc's userspace header,
+which includes kernel.h instead of sysinfo.h from their sys/sysinfo.h.
+this seems to be a historical mistake.
+on musl, including any header that uses kernel.h directly or indirectly
+plus sys/sysinfo.h will produce a compile error due to redefinition of
+struct sysinfo from sys/sysinfo.h.
+so for now, only include it on glibc or when including from kernel
+in order not to break their headers.
+
+Signed-off-by: John Spencer <maillist-linux@barfooze.de>
+Signed-off-by: David Heidelberger <david.heidelberger@ixit.cz>
+Signed-off-by: Jonas Gorski <jogo@openwrt.org>
+---
+ include/uapi/linux/kernel.h | 2 ++
+ 1 file changed, 2 insertions(+)
+
+--- a/include/uapi/linux/kernel.h
++++ b/include/uapi/linux/kernel.h
+@@ -1,7 +1,9 @@
+ #ifndef _UAPI_LINUX_KERNEL_H
+ #define _UAPI_LINUX_KERNEL_H
+ 
++#if defined(__KERNEL__) || defined( __GLIBC__)
+ #include <linux/sysinfo.h>
++#endif
+ 
+ /*
+  * 'kernel.h' contains some often-used function prototypes etc
diff --git a/target/linux/generic/patches-3.18/271-uapi-libc-compat.h-do-not-rely-on-__GLIBC__.patch b/target/linux/generic/patches-3.18/271-uapi-libc-compat.h-do-not-rely-on-__GLIBC__.patch
new file mode 100644
index 0000000..891299e
--- /dev/null
+++ b/target/linux/generic/patches-3.18/271-uapi-libc-compat.h-do-not-rely-on-__GLIBC__.patch
@@ -0,0 +1,81 @@
+From f972afc2509eebcb00d370256c55b112a3b5ffca Mon Sep 17 00:00:00 2001
+From: David Heidelberger <david.heidelberger@ixit.cz>
+Date: Mon, 29 Jun 2015 16:50:40 +0200
+Subject: [PATCH 2/3] uapi/libc-compat.h: do not rely on __GLIBC__
+
+Musl provides the same structs as glibc, but does not provide a define to
+allow its detection. Since the absence of __GLIBC__ also can mean that it
+is included from the kernel, change the __GLIBC__ detection to
+!__KERNEL__, which should always be true when included from userspace.
+
+Signed-off-by: John Spencer <maillist-linux@barfooze.de>
+Tested-by: David Heidelberger <david.heidelberger@ixit.cz>
+Signed-off-by: Jonas Gorski <jogo@openwrt.org>
+---
+ include/uapi/linux/libc-compat.h | 18 +++++++++---------
+ 1 file changed, 9 insertions(+), 9 deletions(-)
+
+--- a/include/uapi/linux/libc-compat.h
++++ b/include/uapi/linux/libc-compat.h
+@@ -48,13 +48,13 @@
+ #ifndef _UAPI_LIBC_COMPAT_H
+ #define _UAPI_LIBC_COMPAT_H
+ 
+-/* We have included glibc headers... */
+-#if defined(__GLIBC__)
++/* We have included libc headers... */
++#if !defined(__KERNEL__)
+ 
+-/* Coordinate with glibc netinet/in.h header. */
++/* Coordinate with libc netinet/in.h header. */
+ #if defined(_NETINET_IN_H)
+ 
+-/* GLIBC headers included first so don't define anything
++/* LIBC headers included first so don't define anything
+  * that would already be defined. */
+ #define __UAPI_DEF_IN_ADDR		0
+ #define __UAPI_DEF_IN_IPPROTO		0
+@@ -68,7 +68,7 @@
+  * if the glibc code didn't define them. This guard matches
+  * the guard in glibc/inet/netinet/in.h which defines the
+  * additional in6_addr macros e.g. s6_addr16, and s6_addr32. */
+-#if defined(__USE_MISC) || defined (__USE_GNU)
++#if !defined(__GLIBC__) || defined(__USE_MISC) || defined (__USE_GNU)
+ #define __UAPI_DEF_IN6_ADDR_ALT		0
+ #else
+ #define __UAPI_DEF_IN6_ADDR_ALT		1
+@@ -81,7 +81,7 @@
+ #else
+ 
+ /* Linux headers included first, and we must define everything
+- * we need. The expectation is that glibc will check the
++ * we need. The expectation is that the libc will check the
+  * __UAPI_DEF_* defines and adjust appropriately. */
+ #define __UAPI_DEF_IN_ADDR		1
+ #define __UAPI_DEF_IN_IPPROTO		1
+@@ -91,7 +91,7 @@
+ #define __UAPI_DEF_IN_CLASS		1
+ 
+ #define __UAPI_DEF_IN6_ADDR		1
+-/* We unconditionally define the in6_addr macros and glibc must
++/* We unconditionally define the in6_addr macros and the libc must
+  * coordinate. */
+ #define __UAPI_DEF_IN6_ADDR_ALT		1
+ #define __UAPI_DEF_SOCKADDR_IN6		1
+@@ -111,7 +111,7 @@
+ /* If we did not see any headers from any supported C libraries,
+  * or we are being included in the kernel, then define everything
+  * that we need. */
+-#else /* !defined(__GLIBC__) */
++#else /* defined(__KERNEL__) */
+ 
+ /* Definitions for in.h */
+ #define __UAPI_DEF_IN_ADDR		1
+@@ -132,6 +132,6 @@
+ /* Definitions for xattr.h */
+ #define __UAPI_DEF_XATTR		1
+ 
+-#endif /* __GLIBC__ */
++#endif /* __KERNEL__ */
+ 
+ #endif /* _UAPI_LIBC_COMPAT_H */
diff --git a/target/linux/generic/patches-3.18/272-uapi-if_ether.h-prevent-redefinition-of-struct-ethhd.patch b/target/linux/generic/patches-3.18/272-uapi-if_ether.h-prevent-redefinition-of-struct-ethhd.patch
new file mode 100644
index 0000000..feea4c3
--- /dev/null
+++ b/target/linux/generic/patches-3.18/272-uapi-if_ether.h-prevent-redefinition-of-struct-ethhd.patch
@@ -0,0 +1,67 @@
+From fcbb6fed85ea9ff4feb4f1ebd4f0f235fdaf06b6 Mon Sep 17 00:00:00 2001
+From: David Heidelberger <david.heidelberger@ixit.cz>
+Date: Mon, 29 Jun 2015 16:53:03 +0200
+Subject: [PATCH 3/3] uapi/if_ether.h: prevent redefinition of struct ethhdr
+
+Musl provides its own ethhdr struct definition. Add a guard to prevent
+its definition of the appropriate musl header has already been included.
+
+Signed-off-by: John Spencer <maillist-linux@barfooze.de>
+Tested-by: David Heidelberger <david.heidelberger@ixit.cz>
+Signed-off-by: Jonas Gorski <jogo@openwrt.org>
+---
+ include/uapi/linux/if_ether.h    |  3 +++
+ include/uapi/linux/libc-compat.h | 11 +++++++++++
+ 2 files changed, 14 insertions(+)
+
+--- a/include/uapi/linux/if_ether.h
++++ b/include/uapi/linux/if_ether.h
+@@ -22,6 +22,7 @@
+ #define _UAPI_LINUX_IF_ETHER_H
+ 
+ #include <linux/types.h>
++#include <linux/libc-compat.h>
+ 
+ /*
+  *	IEEE 802.3 Ethernet magic constants.  The frame sizes omit the preamble
+@@ -134,11 +135,13 @@
+  *	This is an Ethernet frame header.
+  */
+ 
++#if __UAPI_DEF_ETHHDR
+ struct ethhdr {
+ 	unsigned char	h_dest[ETH_ALEN];	/* destination eth addr	*/
+ 	unsigned char	h_source[ETH_ALEN];	/* source ether addr	*/
+ 	__be16		h_proto;		/* packet type ID field	*/
+ } __attribute__((packed));
++#endif
+ 
+ 
+ #endif /* _UAPI_LINUX_IF_ETHER_H */
+--- a/include/uapi/linux/libc-compat.h
++++ b/include/uapi/linux/libc-compat.h
+@@ -51,6 +51,14 @@
+ /* We have included libc headers... */
+ #if !defined(__KERNEL__)
+ 
++/* musl defines the ethhdr struct itself in its netinet/if_ether.h.
++ * Glibc just includes the kernel header and uses a different guard. */
++#if defined(_NETINET_IF_ETHER_H)
++#define __UAPI_DEF_ETHHDR		0
++#else
++#define __UAPI_DEF_ETHHDR		1
++#endif
++
+ /* Coordinate with libc netinet/in.h header. */
+ #if defined(_NETINET_IN_H)
+ 
+@@ -113,6 +121,9 @@
+  * that we need. */
+ #else /* defined(__KERNEL__) */
+ 
++/* Definitions for if_ether.h */
++#define __UAPI_DEF_ETHHDR 		1
++
+ /* Definitions for in.h */
+ #define __UAPI_DEF_IN_ADDR		1
+ #define __UAPI_DEF_IN_IPPROTO		1
diff --git a/target/linux/generic/patches-3.18/300-mips_expose_boot_raw.patch b/target/linux/generic/patches-3.18/300-mips_expose_boot_raw.patch
new file mode 100644
index 0000000..69d61f2
--- /dev/null
+++ b/target/linux/generic/patches-3.18/300-mips_expose_boot_raw.patch
@@ -0,0 +1,39 @@
+From: Mark Miller <mark@mirell.org>
+
+This exposes the CONFIG_BOOT_RAW symbol in Kconfig. This is needed on
+certain Broadcom chipsets running CFE in order to load the kernel.
+
+Signed-off-by: Mark Miller <mark@mirell.org>
+Acked-by: Rob Landley <rob@landley.net>
+---
+--- a/arch/mips/Kconfig
++++ b/arch/mips/Kconfig
+@@ -892,9 +892,6 @@ config FW_ARC
+ config ARCH_MAY_HAVE_PC_FDC
+ 	bool
+ 
+-config BOOT_RAW
+-	bool
+-
+ config CEVT_BCM1480
+ 	bool
+ 
+@@ -2503,6 +2500,18 @@ config USE_OF
+ config BUILTIN_DTB
+ 	bool
+ 
++config BOOT_RAW
++	bool "Enable the kernel to be executed from the load address"
++	default n
++	help
++	 Allow the kernel to be executed from the load address for
++	 bootloaders which cannot read the ELF format. This places
++	 a jump to start_kernel at the load address.
++
++	 If unsure, say N.
++
++
++
+ endmenu
+ 
+ config LOCKDEP_SUPPORT
diff --git a/target/linux/generic/patches-3.18/301-mips_image_cmdline_hack.patch b/target/linux/generic/patches-3.18/301-mips_image_cmdline_hack.patch
new file mode 100644
index 0000000..c87d448
--- /dev/null
+++ b/target/linux/generic/patches-3.18/301-mips_image_cmdline_hack.patch
@@ -0,0 +1,28 @@
+--- a/arch/mips/Kconfig
++++ b/arch/mips/Kconfig
+@@ -988,6 +988,10 @@ config SYNC_R4K
+ config MIPS_MACHINE
+ 	def_bool n
+ 
++config IMAGE_CMDLINE_HACK
++	bool "OpenWrt specific image command line hack"
++	default n
++
+ config NO_IOPORT_MAP
+ 	def_bool n
+ 
+--- a/arch/mips/kernel/head.S
++++ b/arch/mips/kernel/head.S
+@@ -80,6 +80,12 @@ FEXPORT(__kernel_entry)
+ 	j	kernel_entry
+ #endif
+ 
++#ifdef CONFIG_IMAGE_CMDLINE_HACK
++	.ascii	"CMDLINE:"
++EXPORT(__image_cmdline)
++	.fill	0x400
++#endif /* CONFIG_IMAGE_CMDLINE_HACK */
++
+ 	__REF
+ 
+ NESTED(kernel_entry, 16, sp)			# kernel entry point
diff --git a/target/linux/generic/patches-3.18/302-mips_no_branch_likely.patch b/target/linux/generic/patches-3.18/302-mips_no_branch_likely.patch
new file mode 100644
index 0000000..44c6b04
--- /dev/null
+++ b/target/linux/generic/patches-3.18/302-mips_no_branch_likely.patch
@@ -0,0 +1,11 @@
+--- a/arch/mips/Makefile
++++ b/arch/mips/Makefile
+@@ -87,7 +87,7 @@ all-$(CONFIG_SYS_SUPPORTS_ZBOOT)+= vmlin
+ # machines may also.  Since BFD is incredibly buggy with respect to
+ # crossformat linking we rely on the elf2ecoff tool for format conversion.
+ #
+-cflags-y			+= -G 0 -mno-abicalls -fno-pic -pipe
++cflags-y			+= -G 0 -mno-abicalls -fno-pic -pipe -mno-branch-likely
+ cflags-y			+= -msoft-float
+ LDFLAGS_vmlinux			+= -G 0 -static -n -nostdlib --gc-sections
+ KBUILD_AFLAGS_MODULE		+= -mlong-calls
diff --git a/target/linux/generic/patches-3.18/304-mips_disable_fpu.patch b/target/linux/generic/patches-3.18/304-mips_disable_fpu.patch
new file mode 100644
index 0000000..779e20a
--- /dev/null
+++ b/target/linux/generic/patches-3.18/304-mips_disable_fpu.patch
@@ -0,0 +1,105 @@
+From:   Manuel Lauss <manuel.lauss@gmail.com>

+Subject: [RFC PATCH v4 2/2] MIPS: make FPU emulator optional

+Date:   Mon,  7 Apr 2014 12:57:04 +0200

+Message-Id: <1396868224-252888-2-git-send-email-manuel.lauss@gmail.com>

+

+This small patch makes the MIPS FPU emulator optional. The kernel

+kills float-users on systems without a hardware FPU by sending a SIGILL.

+

+Disabling the emulator shrinks vmlinux by about 54kBytes (32bit,

+optimizing for size).

+

+Signed-off-by: Manuel Lauss <manuel.lauss@gmail.com>

+---

+v4: rediffed because of patch 1/2, should now work with micromips as well

+v3: updated patch description with size savings.

+v2: incorporated changes suggested by Jonas Gorski

+    force the fpu emulator on for micromips: relocating the parts

+    of the mmips code in the emulator to other areas would be a

+    much larger change; I went the cheap route instead with this.

+

+ arch/mips/Kbuild                     |  2 +-

+ arch/mips/Kconfig                    | 14 ++++++++++++++

+ arch/mips/include/asm/fpu.h          |  5 +++--

+ arch/mips/include/asm/fpu_emulator.h | 15 +++++++++++++++

+ 4 files changed, 33 insertions(+), 3 deletions(-)

+

+--- a/arch/mips/Kconfig
++++ b/arch/mips/Kconfig
+@@ -2495,6 +2495,20 @@ config MIPS_O32_FP64_SUPPORT
+ 
+ 	  If unsure, say N.
+ 
++config MIPS_FPU_EMULATOR
++	bool "MIPS FPU Emulator"
++	default y
++	help
++	  This option lets you disable the built-in MIPS FPU (Coprocessor 1)
++	  emulator, which handles floating-point instructions on processors
++	  without a hardware FPU.  It is generally a good idea to keep the
++	  emulator built-in, unless you are perfectly sure you have a
++	  complete soft-float environment.  With the emulator disabled, all
++	  users of float operations will be killed with an illegal instr-
++	  uction exception.
++
++	  Say Y, please.
++
+ config USE_OF
+ 	bool
+ 	select OF
+--- a/arch/mips/Makefile
++++ b/arch/mips/Makefile
+@@ -275,7 +275,7 @@ OBJCOPYFLAGS		+= --remove-section=.regin
+ head-y := arch/mips/kernel/head.o
+ 
+ libs-y			+= arch/mips/lib/
+-libs-y			+= arch/mips/math-emu/
++libs-$(CONFIG_MIPS_FPU_EMULATOR)	+= arch/mips/math-emu/
+ 
+ # See arch/mips/Kbuild for content of core part of the kernel
+ core-y += arch/mips/
+--- a/arch/mips/include/asm/fpu.h
++++ b/arch/mips/include/asm/fpu.h
+@@ -169,8 +169,10 @@ static inline int init_fpu(void)
+ 		ret = __own_fpu();
+ 		if (!ret)
+ 			_init_fpu();
+-	} else
++	} else if (IS_ENABLED(CONFIG_MIPS_FPU_EMULATOR))
+ 		fpu_emulator_init_fpu();
++	else
++		ret = SIGILL;
+ 
+ 	return ret;
+ }
+--- a/arch/mips/include/asm/fpu_emulator.h
++++ b/arch/mips/include/asm/fpu_emulator.h
+@@ -30,6 +30,7 @@
+ #include <asm/local.h>
+ #include <asm/processor.h>
+ 
++#ifdef CONFIG_MIPS_FPU_EMULATOR
+ #ifdef CONFIG_DEBUG_FS
+ 
+ struct mips_fpu_emulator_stats {
+@@ -65,6 +66,20 @@ extern int do_dsemulret(struct pt_regs *
+ extern int fpu_emulator_cop1Handler(struct pt_regs *xcp,
+ 				    struct mips_fpu_struct *ctx, int has_fpu,
+ 				    void *__user *fault_addr);
++#else	/* no CONFIG_MIPS_FPU_EMULATOR */
++static inline int do_dsemulret(struct pt_regs *xcp)
++{
++	return 0;	/* 0 means error, should never get here anyway */
++}
++
++static inline int fpu_emulator_cop1Handler(struct pt_regs *xcp,
++				struct mips_fpu_struct *ctx, int has_fpu,
++				void *__user *fault_addr)
++{
++	return SIGILL;	/* we don't speak MIPS FPU */
++}
++#endif	/* CONFIG_MIPS_FPU_EMULATOR */
++
+ int process_fpemu_return(int sig, void __user *fault_addr);
+ int mm_isBranchInstr(struct pt_regs *regs, struct mm_decoded_insn dec_insn,
+ 		     unsigned long *contpc);
diff --git a/target/linux/generic/patches-3.18/305-mips_module_reloc.patch b/target/linux/generic/patches-3.18/305-mips_module_reloc.patch
new file mode 100644
index 0000000..f8ca914
--- /dev/null
+++ b/target/linux/generic/patches-3.18/305-mips_module_reloc.patch
@@ -0,0 +1,353 @@
+--- a/arch/mips/Makefile
++++ b/arch/mips/Makefile
+@@ -90,8 +90,13 @@ all-$(CONFIG_SYS_SUPPORTS_ZBOOT)+= vmlin
+ cflags-y			+= -G 0 -mno-abicalls -fno-pic -pipe -mno-branch-likely
+ cflags-y			+= -msoft-float
+ LDFLAGS_vmlinux			+= -G 0 -static -n -nostdlib --gc-sections
++ifdef CONFIG_64BIT
+ KBUILD_AFLAGS_MODULE		+= -mlong-calls
+ KBUILD_CFLAGS_MODULE		+= -mlong-calls
++else
++KBUILD_AFLAGS_MODULE		+= -mno-long-calls
++KBUILD_CFLAGS_MODULE		+= -mno-long-calls
++endif
+ 
+ ifndef CONFIG_FUNCTION_TRACER
+ KBUILD_CFLAGS_KERNEL		+= -ffunction-sections -fdata-sections
+--- a/arch/mips/include/asm/module.h
++++ b/arch/mips/include/asm/module.h
+@@ -11,6 +11,11 @@ struct mod_arch_specific {
+ 	const struct exception_table_entry *dbe_start;
+ 	const struct exception_table_entry *dbe_end;
+ 	struct mips_hi16 *r_mips_hi16_list;
++
++	void *phys_plt_tbl;
++	void *virt_plt_tbl;
++	unsigned int phys_plt_offset;
++	unsigned int virt_plt_offset;
+ };
+ 
+ typedef uint8_t Elf64_Byte;		/* Type for a 8-bit quantity.  */
+--- a/arch/mips/kernel/module.c
++++ b/arch/mips/kernel/module.c
+@@ -43,14 +43,222 @@ struct mips_hi16 {
+ static LIST_HEAD(dbe_list);
+ static DEFINE_SPINLOCK(dbe_lock);
+ 
+-#ifdef MODULE_START
++/*
++ * Get the potential max trampolines size required of the init and
++ * non-init sections. Only used if we cannot find enough contiguous
++ * physically mapped memory to put the module into.
++ */
++static unsigned int
++get_plt_size(const Elf_Ehdr *hdr, const Elf_Shdr *sechdrs,
++             const char *secstrings, unsigned int symindex, bool is_init)
++{
++	unsigned long ret = 0;
++	unsigned int i, j;
++	Elf_Sym *syms;
++
++	/* Everything marked ALLOC (this includes the exported symbols) */
++	for (i = 1; i < hdr->e_shnum; ++i) {
++		unsigned int info = sechdrs[i].sh_info;
++
++		if (sechdrs[i].sh_type != SHT_REL
++		    && sechdrs[i].sh_type != SHT_RELA)
++			continue;
++
++		/* Not a valid relocation section? */
++		if (info >= hdr->e_shnum)
++			continue;
++
++		/* Don't bother with non-allocated sections */
++		if (!(sechdrs[info].sh_flags & SHF_ALLOC))
++			continue;
++
++		/* If it's called *.init*, and we're not init, we're
++                   not interested */
++		if ((strstr(secstrings + sechdrs[i].sh_name, ".init") != 0)
++		    != is_init)
++			continue;
++
++		syms = (Elf_Sym *) sechdrs[symindex].sh_addr;
++		if (sechdrs[i].sh_type == SHT_REL) {
++			Elf_Mips_Rel *rel = (void *) sechdrs[i].sh_addr;
++			unsigned int size = sechdrs[i].sh_size / sizeof(*rel);
++
++			for (j = 0; j < size; ++j) {
++				Elf_Sym *sym;
++
++				if (ELF_MIPS_R_TYPE(rel[j]) != R_MIPS_26)
++					continue;
++
++				sym = syms + ELF_MIPS_R_SYM(rel[j]);
++				if (!is_init && sym->st_shndx != SHN_UNDEF)
++					continue;
++
++				ret += 4 * sizeof(int);
++			}
++		} else {
++			Elf_Mips_Rela *rela = (void *) sechdrs[i].sh_addr;
++			unsigned int size = sechdrs[i].sh_size / sizeof(*rela);
++
++			for (j = 0; j < size; ++j) {
++				Elf_Sym *sym;
++
++				if (ELF_MIPS_R_TYPE(rela[j]) != R_MIPS_26)
++					continue;
++
++				sym = syms + ELF_MIPS_R_SYM(rela[j]);
++				if (!is_init && sym->st_shndx != SHN_UNDEF)
++					continue;
++
++				ret += 4 * sizeof(int);
++			}
++		}
++	}
++
++	return ret;
++}
++
++#ifndef MODULE_START
++static void *alloc_phys(unsigned long size)
++{
++	unsigned order;
++	struct page *page;
++	struct page *p;
++
++	size = PAGE_ALIGN(size);
++	order = get_order(size);
++
++	page = alloc_pages(GFP_KERNEL | __GFP_NORETRY | __GFP_NOWARN |
++			__GFP_THISNODE, order);
++	if (!page)
++		return NULL;
++
++	split_page(page, order);
++
++	for (p = page + (size >> PAGE_SHIFT); p < page + (1 << order); ++p)
++		__free_page(p);
++
++	return page_address(page);
++}
++#endif
++
++static void free_phys(void *ptr, unsigned long size)
++{
++	struct page *page;
++	struct page *end;
++
++	page = virt_to_page(ptr);
++	end = page + (PAGE_ALIGN(size) >> PAGE_SHIFT);
++
++	for (; page < end; ++page)
++		__free_page(page);
++}
++
++
+ void *module_alloc(unsigned long size)
+ {
++#ifdef MODULE_START
+ 	return __vmalloc_node_range(size, 1, MODULE_START, MODULE_END,
+ 				GFP_KERNEL, PAGE_KERNEL, NUMA_NO_NODE,
+ 				__builtin_return_address(0));
++#else
++	void *ptr;
++
++	if (size == 0)
++		return NULL;
++
++	ptr = alloc_phys(size);
++
++	/* If we failed to allocate physically contiguous memory,
++	 * fall back to regular vmalloc. The module loader code will
++	 * create jump tables to handle long jumps */
++	if (!ptr)
++		return vmalloc(size);
++
++	return ptr;
++#endif
+ }
++
++static inline bool is_phys_addr(void *ptr)
++{
++#ifdef CONFIG_64BIT
++	return (KSEGX((unsigned long)ptr) == CKSEG0);
++#else
++	return (KSEGX(ptr) == KSEG0);
+ #endif
++}
++
++/* Free memory returned from module_alloc */
++void module_free(struct module *mod, void *module_region)
++{
++	if (is_phys_addr(module_region)) {
++		if (mod->module_init == module_region)
++			free_phys(module_region, mod->init_size);
++		else if (mod->module_core == module_region)
++			free_phys(module_region, mod->core_size);
++		else
++			BUG();
++	} else {
++		vfree(module_region);
++	}
++}
++
++static void *__module_alloc(int size, bool phys)
++{
++	void *ptr;
++
++	if (phys)
++		ptr = kmalloc(size, GFP_KERNEL);
++	else
++		ptr = vmalloc(size);
++	return ptr;
++}
++
++static void __module_free(void *ptr)
++{
++	if (is_phys_addr(ptr))
++		kfree(ptr);
++	else
++		vfree(ptr);
++}
++
++int module_frob_arch_sections(Elf_Ehdr *hdr, Elf_Shdr *sechdrs,
++			      char *secstrings, struct module *mod)
++{
++	unsigned int symindex = 0;
++	unsigned int core_size, init_size;
++	int i;
++
++	mod->arch.phys_plt_offset = 0;
++	mod->arch.virt_plt_offset = 0;
++	mod->arch.phys_plt_tbl = NULL;
++	mod->arch.virt_plt_tbl = NULL;
++
++	if (IS_ENABLED(CONFIG_64BIT))
++		return 0;
++
++	for (i = 1; i < hdr->e_shnum; i++)
++		if (sechdrs[i].sh_type == SHT_SYMTAB)
++			symindex = i;
++
++	core_size = get_plt_size(hdr, sechdrs, secstrings, symindex, false);
++	init_size = get_plt_size(hdr, sechdrs, secstrings, symindex, true);
++
++	if ((core_size + init_size) == 0)
++		return 0;
++
++	mod->arch.phys_plt_tbl = __module_alloc(core_size + init_size, 1);
++	if (!mod->arch.phys_plt_tbl)
++		return -ENOMEM;
++
++	mod->arch.virt_plt_tbl = __module_alloc(core_size + init_size, 0);
++	if (!mod->arch.virt_plt_tbl) {
++		__module_free(mod->arch.phys_plt_tbl);
++		mod->arch.phys_plt_tbl = NULL;
++		return -ENOMEM;
++	}
++
++	return 0;
++}
+ 
+ int apply_r_mips_none(struct module *me, u32 *location, Elf_Addr v)
+ {
+@@ -64,8 +272,39 @@ static int apply_r_mips_32_rel(struct mo
+ 	return 0;
+ }
+ 
++static Elf_Addr add_plt_entry_to(unsigned *plt_offset,
++				 void *start, Elf_Addr v)
++{
++	unsigned *tramp = start + *plt_offset;
++	*plt_offset += 4 * sizeof(int);
++
++	/* adjust carry for addiu */
++	if (v & 0x00008000)
++		v += 0x10000;
++
++	tramp[0] = 0x3c190000 | (v >> 16);      /* lui t9, hi16 */
++	tramp[1] = 0x27390000 | (v & 0xffff);   /* addiu t9, t9, lo16 */
++	tramp[2] = 0x03200008;                  /* jr t9 */
++	tramp[3] = 0x00000000;                  /* nop */
++
++	return (Elf_Addr) tramp;
++}
++
++static Elf_Addr add_plt_entry(struct module *me, void *location, Elf_Addr v)
++{
++	if (is_phys_addr(location))
++		return add_plt_entry_to(&me->arch.phys_plt_offset,
++				me->arch.phys_plt_tbl, v);
++	else
++		return add_plt_entry_to(&me->arch.virt_plt_offset,
++				me->arch.virt_plt_tbl, v);
++
++}
++
+ static int apply_r_mips_26_rel(struct module *me, u32 *location, Elf_Addr v)
+ {
++	u32 ofs = *location & 0x03ffffff;
++
+ 	if (v % 4) {
+ 		pr_err("module %s: dangerous R_MIPS_26 REL relocation\n",
+ 		       me->name);
+@@ -73,14 +312,17 @@ static int apply_r_mips_26_rel(struct mo
+ 	}
+ 
+ 	if ((v & 0xf0000000) != (((unsigned long)location + 4) & 0xf0000000)) {
+-		printk(KERN_ERR
+-		       "module %s: relocation overflow\n",
+-		       me->name);
+-		return -ENOEXEC;
++		v = add_plt_entry(me, location, v + (ofs << 2));
++		if (!v) {
++			printk(KERN_ERR
++				"module %s: relocation overflow\n", me->name);
++			return -ENOEXEC;
++		}
++		ofs = 0;
+ 	}
+ 
+ 	*location = (*location & ~0x03ffffff) |
+-		    ((*location + (v >> 2)) & 0x03ffffff);
++		    ((ofs + (v >> 2)) & 0x03ffffff);
+ 
+ 	return 0;
+ }
+@@ -287,9 +529,33 @@ int module_finalize(const Elf_Ehdr *hdr,
+ 		list_add(&me->arch.dbe_list, &dbe_list);
+ 		spin_unlock_irq(&dbe_lock);
+ 	}
++
++	/* Get rid of the fixup trampoline if we're running the module
++	 * from physically mapped address space */
++	if (me->arch.phys_plt_offset == 0) {
++		__module_free(me->arch.phys_plt_tbl);
++		me->arch.phys_plt_tbl = NULL;
++	}
++	if (me->arch.virt_plt_offset == 0) {
++		__module_free(me->arch.virt_plt_tbl);
++		me->arch.virt_plt_tbl = NULL;
++	}
++
+ 	return 0;
+ }
+ 
++void module_arch_freeing_init(struct module *mod)
++{
++	if (mod->arch.phys_plt_tbl) {
++		__module_free(mod->arch.phys_plt_tbl);
++		mod->arch.phys_plt_tbl = NULL;
++	}
++	if (mod->arch.virt_plt_tbl) {
++		__module_free(mod->arch.virt_plt_tbl);
++		mod->arch.virt_plt_tbl = NULL;
++	}
++}
++
+ void module_arch_cleanup(struct module *mod)
+ {
+ 	spin_lock_irq(&dbe_lock);
diff --git a/target/linux/generic/patches-3.18/306-mips_mem_functions_performance.patch b/target/linux/generic/patches-3.18/306-mips_mem_functions_performance.patch
new file mode 100644
index 0000000..9818677
--- /dev/null
+++ b/target/linux/generic/patches-3.18/306-mips_mem_functions_performance.patch
@@ -0,0 +1,83 @@
+--- a/arch/mips/include/asm/string.h
++++ b/arch/mips/include/asm/string.h
+@@ -133,11 +133,44 @@ strncmp(__const__ char *__cs, __const__
+ 
+ #define __HAVE_ARCH_MEMSET
+ extern void *memset(void *__s, int __c, size_t __count);
++#define memset(__s, __c, len)					\
++({								\
++	size_t __len = (len);					\
++	void *__ret;						\
++	if (__builtin_constant_p(len) && __len >= 64)		\
++		__ret = memset((__s), (__c), __len);		\
++	else							\
++		__ret = __builtin_memset((__s), (__c), __len);	\
++	__ret;							\
++})
+ 
+ #define __HAVE_ARCH_MEMCPY
+ extern void *memcpy(void *__to, __const__ void *__from, size_t __n);
++#define memcpy(dst, src, len)					\
++({								\
++	size_t __len = (len);					\
++	void *__ret;						\
++	if (__builtin_constant_p(len) && __len >= 64)		\
++		__ret = memcpy((dst), (src), __len);		\
++	else							\
++		__ret = __builtin_memcpy((dst), (src), __len);	\
++	__ret;							\
++})
+ 
+ #define __HAVE_ARCH_MEMMOVE
+ extern void *memmove(void *__dest, __const__ void *__src, size_t __n);
++#define memmove(dst, src, len)					\
++({								\
++	size_t __len = (len);					\
++	void *__ret;						\
++	if (__builtin_constant_p(len) && __len >= 64)		\
++		__ret = memmove((dst), (src), __len);		\
++	else							\
++		__ret = __builtin_memmove((dst), (src), __len);	\
++	__ret;							\
++})
++
++#define __HAVE_ARCH_MEMCMP
++#define memcmp(src1, src2, len) __builtin_memcmp((src1), (src2), (len))
+ 
+ #endif /* _ASM_STRING_H */
+--- a/arch/mips/lib/Makefile
++++ b/arch/mips/lib/Makefile
+@@ -4,7 +4,7 @@
+ 
+ lib-y	+= bitops.o csum_partial.o delay.o memcpy.o memset.o \
+ 	   mips-atomic.o strlen_user.o strncpy_user.o \
+-	   strnlen_user.o uncached.o
++	   strnlen_user.o uncached.o memcmp.o
+ 
+ obj-y			+= iomap.o
+ obj-$(CONFIG_PCI)	+= iomap-pci.o
+--- /dev/null
++++ b/arch/mips/lib/memcmp.c
+@@ -0,0 +1,22 @@
++/*
++ *  copied from linux/lib/string.c
++ *
++ *  Copyright (C) 1991, 1992  Linus Torvalds
++ */
++
++#include <linux/module.h>
++#include <linux/string.h>
++
++#undef memcmp
++int memcmp(const void *cs, const void *ct, size_t count)
++{
++	const unsigned char *su1, *su2;
++	int res = 0;
++
++	for (su1 = cs, su2 = ct; 0 < count; ++su1, ++su2, count--)
++		if ((res = *su1 - *su2) != 0)
++			break;
++	return res;
++}
++EXPORT_SYMBOL(memcmp);
++
diff --git a/target/linux/generic/patches-3.18/307-mips_highmem_offset.patch b/target/linux/generic/patches-3.18/307-mips_highmem_offset.patch
new file mode 100644
index 0000000..c9f0c84
--- /dev/null
+++ b/target/linux/generic/patches-3.18/307-mips_highmem_offset.patch
@@ -0,0 +1,17 @@
+Adjust highmem offset to 0x10000000 to ensure that all kmalloc allocations
+stay within the same 256M boundary. This ensures that -mlong-calls is not
+needed on systems with more than 256M RAM.
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+---
+--- a/arch/mips/include/asm/mach-generic/spaces.h
++++ b/arch/mips/include/asm/mach-generic/spaces.h
+@@ -44,7 +44,7 @@
+  * Memory above this physical address will be considered highmem.
+  */
+ #ifndef HIGHMEM_START
+-#define HIGHMEM_START		_AC(0x20000000, UL)
++#define HIGHMEM_START		_AC(0x10000000, UL)
+ #endif
+ 
+ #endif /* CONFIG_32BIT */
diff --git a/target/linux/generic/patches-3.18/309-mips_fuse_workaround.patch b/target/linux/generic/patches-3.18/309-mips_fuse_workaround.patch
new file mode 100644
index 0000000..934b119
--- /dev/null
+++ b/target/linux/generic/patches-3.18/309-mips_fuse_workaround.patch
@@ -0,0 +1,32 @@
+--- a/arch/mips/mm/cache.c
++++ b/arch/mips/mm/cache.c
+@@ -38,6 +38,7 @@ void (*__flush_cache_vunmap)(void);
+ 
+ void (*__flush_kernel_vmap_range)(unsigned long vaddr, int size);
+ EXPORT_SYMBOL_GPL(__flush_kernel_vmap_range);
++EXPORT_SYMBOL(__flush_cache_all);
+ void (*__invalidate_kernel_vmap_range)(unsigned long vaddr, int size);
+ 
+ /* MIPS specific cache operations */
+--- a/fs/fuse/dev.c
++++ b/fs/fuse/dev.c
+@@ -20,6 +20,9 @@
+ #include <linux/swap.h>
+ #include <linux/splice.h>
+ #include <linux/aio.h>
++#ifdef CONFIG_MIPS
++#include <asm/cacheflush.h>
++#endif
+ 
+ MODULE_ALIAS_MISCDEV(FUSE_MINOR);
+ MODULE_ALIAS("devname:fuse");
+@@ -749,6 +752,9 @@ static int fuse_copy_fill(struct fuse_co
+ static int fuse_copy_do(struct fuse_copy_state *cs, void **val, unsigned *size)
+ {
+ 	unsigned ncpy = min(*size, cs->len);
++#ifdef CONFIG_MIPS
++	__flush_cache_all();
++#endif
+ 	if (val) {
+ 		void *pgaddr = kmap_atomic(cs->pg);
+ 		void *buf = pgaddr + cs->offset;
diff --git a/target/linux/generic/patches-3.18/310-arm_module_unresolved_weak_sym.patch b/target/linux/generic/patches-3.18/310-arm_module_unresolved_weak_sym.patch
new file mode 100644
index 0000000..9210c1d
--- /dev/null
+++ b/target/linux/generic/patches-3.18/310-arm_module_unresolved_weak_sym.patch
@@ -0,0 +1,13 @@
+--- a/arch/arm/kernel/module.c
++++ b/arch/arm/kernel/module.c
+@@ -83,6 +83,10 @@ apply_relocate(Elf32_Shdr *sechdrs, cons
+ 			return -ENOEXEC;
+ 		}
+ 
++		if ((IS_ERR_VALUE(sym->st_value) || !sym->st_value) &&
++		    ELF_ST_BIND(sym->st_info) == STB_WEAK)
++			continue;
++
+ 		loc = dstsec->sh_addr + rel->r_offset;
+ 
+ 		switch (ELF32_R_TYPE(rel->r_info)) {
diff --git a/target/linux/generic/patches-3.18/320-ppc4xx_optimization.patch b/target/linux/generic/patches-3.18/320-ppc4xx_optimization.patch
new file mode 100644
index 0000000..8673de4
--- /dev/null
+++ b/target/linux/generic/patches-3.18/320-ppc4xx_optimization.patch
@@ -0,0 +1,31 @@
+Upstream doesn't optimize the kernel and bootwrappers for ppc44x because
+they still want to support gcc 3.3 -- well, we don't.
+
+--- a/arch/powerpc/Makefile
++++ b/arch/powerpc/Makefile
+@@ -203,7 +203,8 @@ ifeq ($(CONFIG_FUNCTION_TRACER),y)
+ KBUILD_CFLAGS		+= -mno-sched-epilog
+ endif
+ 
+-cpu-as-$(CONFIG_4xx)		+= -Wa,-m405
++cpu-as-$(CONFIG_40x)		+= -Wa,-m405
++cpu-as-$(CONFIG_44x)		+= -Wa,-m440
+ cpu-as-$(CONFIG_ALTIVEC)	+= -Wa,-maltivec
+ cpu-as-$(CONFIG_E200)		+= -Wa,-me200
+ 
+--- a/arch/powerpc/boot/Makefile
++++ b/arch/powerpc/boot/Makefile
+@@ -45,10 +45,10 @@ BOOTCFLAGS	+= -I$(obj) -I$(srctree)/$(ob
+ DTC_FLAGS	?= -p 1024
+ 
+ $(obj)/4xx.o: BOOTCFLAGS += -mcpu=405
+-$(obj)/ebony.o: BOOTCFLAGS += -mcpu=405
++$(obj)/ebony.o: BOOTCFLAGS += -mcpu=440
+ $(obj)/cuboot-hotfoot.o: BOOTCFLAGS += -mcpu=405
+-$(obj)/cuboot-taishan.o: BOOTCFLAGS += -mcpu=405
+-$(obj)/cuboot-katmai.o: BOOTCFLAGS += -mcpu=405
++$(obj)/cuboot-taishan.o: BOOTCFLAGS += -mcpu=440
++$(obj)/cuboot-katmai.o: BOOTCFLAGS += -mcpu=440
+ $(obj)/cuboot-acadia.o: BOOTCFLAGS += -mcpu=405
+ $(obj)/treeboot-walnut.o: BOOTCFLAGS += -mcpu=405
+ $(obj)/treeboot-iss4xx.o: BOOTCFLAGS += -mcpu=405
diff --git a/target/linux/generic/patches-3.18/321-powerpc_crtsavres_prereq.patch b/target/linux/generic/patches-3.18/321-powerpc_crtsavres_prereq.patch
new file mode 100644
index 0000000..ab6ea7b
--- /dev/null
+++ b/target/linux/generic/patches-3.18/321-powerpc_crtsavres_prereq.patch
@@ -0,0 +1,10 @@
+--- a/arch/powerpc/Makefile
++++ b/arch/powerpc/Makefile
+@@ -165,7 +165,6 @@ CPP		= $(CC) -E $(KBUILD_CFLAGS)
+ 
+ CHECKFLAGS	+= -m$(CONFIG_WORD_SIZE) -D__powerpc__ -D__powerpc$(CONFIG_WORD_SIZE)__
+ 
+-KBUILD_LDFLAGS_MODULE += arch/powerpc/lib/crtsavres.o
+ 
+ ifeq ($(CONFIG_476FPE_ERR46),y)
+ 	KBUILD_LDFLAGS_MODULE += --ppc476-workaround \
diff --git a/target/linux/generic/patches-3.18/330-MIPS-kexec-Accept-command-line-parameters-from-users.patch b/target/linux/generic/patches-3.18/330-MIPS-kexec-Accept-command-line-parameters-from-users.patch
new file mode 100644
index 0000000..a69d197
--- /dev/null
+++ b/target/linux/generic/patches-3.18/330-MIPS-kexec-Accept-command-line-parameters-from-users.patch
@@ -0,0 +1,298 @@
+From d8582dcf1ed66eee88a11e4760f42c0d6c8822be Mon Sep 17 00:00:00 2001
+From: Yousong Zhou <yszhou4tech@gmail.com>
+Date: Sat, 31 Jan 2015 22:26:03 +0800
+Subject: [PATCH 331/331] MIPS: kexec: Accept command line parameters from
+ userspace.
+
+Signed-off-by: Yousong Zhou <yszhou4tech@gmail.com>
+---
+ arch/mips/kernel/machine_kexec.c   |  153 +++++++++++++++++++++++++++++++-----
+ arch/mips/kernel/machine_kexec.h   |   20 +++++
+ arch/mips/kernel/relocate_kernel.S |   21 +++--
+ 3 files changed, 167 insertions(+), 27 deletions(-)
+ create mode 100644 arch/mips/kernel/machine_kexec.h
+
+--- a/arch/mips/kernel/machine_kexec.c
++++ b/arch/mips/kernel/machine_kexec.c
+@@ -10,45 +10,145 @@
+ #include <linux/mm.h>
+ #include <linux/delay.h>
+ 
++#include <asm/bootinfo.h>
+ #include <asm/cacheflush.h>
+ #include <asm/page.h>
+-
+-extern const unsigned char relocate_new_kernel[];
+-extern const size_t relocate_new_kernel_size;
+-
+-extern unsigned long kexec_start_address;
+-extern unsigned long kexec_indirection_page;
++#include <asm/uaccess.h>
++#include "machine_kexec.h"
+ 
+ int (*_machine_kexec_prepare)(struct kimage *) = NULL;
+ void (*_machine_kexec_shutdown)(void) = NULL;
+ void (*_machine_crash_shutdown)(struct pt_regs *regs) = NULL;
++
+ #ifdef CONFIG_SMP
+ void (*relocated_kexec_smp_wait) (void *);
+ atomic_t kexec_ready_to_reboot = ATOMIC_INIT(0);
+ #endif
+ 
+-int
+-machine_kexec_prepare(struct kimage *kimage)
++static void machine_kexec_print_args(void)
+ {
++	unsigned long argc = (int)kexec_args[0];
++	int i;
++
++	pr_info("kexec_args[0] (argc): %lu\n", argc);
++	pr_info("kexec_args[1] (argv): %p\n", (void *)kexec_args[1]);
++	pr_info("kexec_args[2] (env ): %p\n", (void *)kexec_args[2]);
++	pr_info("kexec_args[3] (desc): %p\n", (void *)kexec_args[3]);
++
++	for (i = 0; i < argc; i++) {
++		pr_info("kexec_argv[%d] = %p, %s\n",
++				i, kexec_argv[i], kexec_argv[i]);
++	}
++}
++
++static void machine_kexec_init_argv(struct kimage *image)
++{
++	void __user *buf = NULL;
++	size_t bufsz;
++	size_t size;
++	int i;
++
++	bufsz = 0;
++	for (i = 0; i < image->nr_segments; i++) {
++		struct kexec_segment *seg;
++
++		seg = &image->segment[i];
++		if (seg->bufsz < 6)
++			continue;
++
++		if (strncmp((char *) seg->buf, "kexec ", 6))
++			continue;
++
++		buf = seg->buf;
++		bufsz = seg->bufsz;
++		break;
++	}
++
++	if (!buf)
++		return;
++
++	size = KEXEC_COMMAND_LINE_SIZE;
++	size = min(size, bufsz);
++	if (size < bufsz)
++		pr_warn("kexec command line truncated to %zd bytes\n", size);
++
++	/* Copy to kernel space */
++	copy_from_user(kexec_argv_buf, buf, size);
++	kexec_argv_buf[size - 1] = 0;
++}
++
++static void machine_kexec_parse_argv(struct kimage *image)
++{
++	char *reboot_code_buffer;
++	int reloc_delta;
++	char *ptr;
++	int argc;
++	int i;
++
++	ptr = kexec_argv_buf;
++	argc = 0;
++
++	/*
++	 * convert command line string to array of parameters
++	 * (as bootloader does).
++	 */
++	while (ptr && *ptr && (KEXEC_MAX_ARGC > argc)) {
++		if (*ptr == ' ') {
++			*ptr++ = '\0';
++			continue;
++		}
++
++		kexec_argv[argc++] = ptr;
++		ptr = strchr(ptr, ' ');
++	}
++
++	if (!argc)
++		return;
++
++	kexec_args[0] = argc;
++	kexec_args[1] = (unsigned long)kexec_argv;
++	kexec_args[2] = 0;
++	kexec_args[3] = 0;
++
++	reboot_code_buffer = page_address(image->control_code_page);
++	reloc_delta = reboot_code_buffer - (char *)kexec_relocate_new_kernel;
++
++	kexec_args[1] += reloc_delta;
++	for (i = 0; i < argc; i++)
++		kexec_argv[i] += reloc_delta;
++}
++
++int machine_kexec_prepare(struct kimage *kimage)
++{
++	/*
++	 * Whenever arguments passed from kexec-tools, Init the arguments as
++	 * the original ones to try avoiding booting failure.
++	 */
++
++	kexec_args[0] = fw_arg0;
++	kexec_args[1] = fw_arg1;
++	kexec_args[2] = fw_arg2;
++	kexec_args[3] = fw_arg3;
++
++	machine_kexec_init_argv(kimage);
++	machine_kexec_parse_argv(kimage);
++
+ 	if (_machine_kexec_prepare)
+ 		return _machine_kexec_prepare(kimage);
+ 	return 0;
+ }
+ 
+-void
+-machine_kexec_cleanup(struct kimage *kimage)
++void machine_kexec_cleanup(struct kimage *kimage)
+ {
+ }
+ 
+-void
+-machine_shutdown(void)
++void machine_shutdown(void)
+ {
+ 	if (_machine_kexec_shutdown)
+ 		_machine_kexec_shutdown();
+ }
+ 
+-void
+-machine_crash_shutdown(struct pt_regs *regs)
++void machine_crash_shutdown(struct pt_regs *regs)
+ {
+ 	if (_machine_crash_shutdown)
+ 		_machine_crash_shutdown(regs);
+@@ -66,10 +166,12 @@ machine_kexec(struct kimage *image)
+ 	unsigned long *ptr;
+ 
+ 	reboot_code_buffer =
+-	  (unsigned long)page_address(image->control_code_page);
++		(unsigned long)page_address(image->control_code_page);
++	pr_info("reboot_code_buffer = %p\n", (void *)reboot_code_buffer);
+ 
+ 	kexec_start_address =
+ 		(unsigned long) phys_to_virt(image->start);
++	pr_info("kexec_start_address = %p\n", (void *)kexec_start_address);
+ 
+ 	if (image->type == KEXEC_TYPE_DEFAULT) {
+ 		kexec_indirection_page =
+@@ -77,9 +179,19 @@ machine_kexec(struct kimage *image)
+ 	} else {
+ 		kexec_indirection_page = (unsigned long)&image->head;
+ 	}
++	pr_info("kexec_indirection_page = %p\n", (void *)kexec_indirection_page);
+ 
+-	memcpy((void*)reboot_code_buffer, relocate_new_kernel,
+-	       relocate_new_kernel_size);
++	pr_info("Where is memcpy: %p\n", memcpy);
++	pr_info("kexec_relocate_new_kernel = %p, kexec_relocate_new_kernel_end = %p\n",
++		(void *)kexec_relocate_new_kernel, &kexec_relocate_new_kernel_end);
++	pr_info("Copy %lu bytes from %p to %p\n", KEXEC_RELOCATE_NEW_KERNEL_SIZE,
++		(void *)kexec_relocate_new_kernel, (void *)reboot_code_buffer);
++	memcpy((void*)reboot_code_buffer, kexec_relocate_new_kernel,
++	       KEXEC_RELOCATE_NEW_KERNEL_SIZE);
++
++	pr_info("Before _print_args().\n");
++	machine_kexec_print_args();
++	pr_info("Before eval loop.\n");
+ 
+ 	/*
+ 	 * The generic kexec code builds a page list with physical
+@@ -98,15 +210,16 @@ machine_kexec(struct kimage *image)
+ 	/*
+ 	 * we do not want to be bothered.
+ 	 */
++	pr_info("Before irq_disable.\n");
+ 	local_irq_disable();
+ 
+-	printk("Will call new kernel at %08lx\n", image->start);
+-	printk("Bye ...\n");
++	pr_info("Will call new kernel at %08lx\n", image->start);
++	pr_info("Bye ...\n");
+ 	__flush_cache_all();
+ #ifdef CONFIG_SMP
+ 	/* All secondary cpus now may jump to kexec_wait cycle */
+ 	relocated_kexec_smp_wait = reboot_code_buffer +
+-		(void *)(kexec_smp_wait - relocate_new_kernel);
++		(void *)(kexec_smp_wait - kexec_relocate_new_kernel);
+ 	smp_wmb();
+ 	atomic_set(&kexec_ready_to_reboot, 1);
+ #endif
+--- /dev/null
++++ b/arch/mips/kernel/machine_kexec.h
+@@ -0,0 +1,20 @@
++#ifndef _MACHINE_KEXEC_H
++#define _MACHINE_KEXEC_H
++
++#ifndef __ASSEMBLY__
++extern const unsigned char kexec_relocate_new_kernel[];
++extern unsigned long kexec_relocate_new_kernel_end;
++extern unsigned long kexec_start_address;
++extern unsigned long kexec_indirection_page;
++
++extern char kexec_argv_buf[];
++extern char *kexec_argv[];
++
++#define KEXEC_RELOCATE_NEW_KERNEL_SIZE	((unsigned long)&kexec_relocate_new_kernel_end - (unsigned long)kexec_relocate_new_kernel)
++#endif /* !__ASSEMBLY__ */
++
++#define KEXEC_COMMAND_LINE_SIZE		256
++#define KEXEC_ARGV_SIZE			(KEXEC_COMMAND_LINE_SIZE / 16)
++#define KEXEC_MAX_ARGC			(KEXEC_ARGV_SIZE / sizeof(long))
++
++#endif
+--- a/arch/mips/kernel/relocate_kernel.S
++++ b/arch/mips/kernel/relocate_kernel.S
+@@ -12,8 +12,9 @@
+ #include <asm/mipsregs.h>
+ #include <asm/stackframe.h>
+ #include <asm/addrspace.h>
++#include "machine_kexec.h"
+ 
+-LEAF(relocate_new_kernel)
++LEAF(kexec_relocate_new_kernel)
+ 	PTR_L a0,	arg0
+ 	PTR_L a1,	arg1
+ 	PTR_L a2,	arg2
+@@ -98,7 +99,7 @@ done:
+ #endif
+ 	/* jump to kexec_start_address */
+ 	j		s1
+-	END(relocate_new_kernel)
++	END(kexec_relocate_new_kernel)
+ 
+ #ifdef CONFIG_SMP
+ /*
+@@ -184,9 +185,15 @@ kexec_indirection_page:
+ 	PTR		0
+ 	.size		kexec_indirection_page, PTRSIZE
+ 
+-relocate_new_kernel_end:
++kexec_argv_buf:
++	EXPORT(kexec_argv_buf)
++	.skip		KEXEC_COMMAND_LINE_SIZE
++	.size		kexec_argv_buf, KEXEC_COMMAND_LINE_SIZE
++
++kexec_argv:
++	EXPORT(kexec_argv)
++	.skip		KEXEC_ARGV_SIZE
++	.size		kexec_argv, KEXEC_ARGV_SIZE
+ 
+-relocate_new_kernel_size:
+-	EXPORT(relocate_new_kernel_size)
+-	PTR		relocate_new_kernel_end - relocate_new_kernel
+-	.size		relocate_new_kernel_size, PTRSIZE
++kexec_relocate_new_kernel_end:
++	EXPORT(kexec_relocate_new_kernel_end)
diff --git a/target/linux/generic/patches-3.18/400-mtd-add-rootfs-split-support.patch b/target/linux/generic/patches-3.18/400-mtd-add-rootfs-split-support.patch
new file mode 100644
index 0000000..0a6e134
--- /dev/null
+++ b/target/linux/generic/patches-3.18/400-mtd-add-rootfs-split-support.patch
@@ -0,0 +1,171 @@
+--- a/drivers/mtd/Kconfig
++++ b/drivers/mtd/Kconfig
+@@ -12,6 +12,23 @@ menuconfig MTD
+ 
+ if MTD
+ 
++menu "OpenWrt specific MTD options"
++
++config MTD_ROOTFS_ROOT_DEV
++	bool "Automatically set 'rootfs' partition to be root filesystem"
++	default y
++
++config MTD_SPLIT_FIRMWARE
++	bool "Automatically split firmware partition for kernel+rootfs"
++	default y
++
++config MTD_SPLIT_FIRMWARE_NAME
++	string "Firmware partition name"
++	depends on MTD_SPLIT_FIRMWARE
++	default "firmware"
++
++endmenu
++
+ config MTD_TESTS
+ 	tristate "MTD tests support (DANGEROUS)"
+ 	depends on m
+--- a/drivers/mtd/mtdpart.c
++++ b/drivers/mtd/mtdpart.c
+@@ -30,9 +30,11 @@
+ #include <linux/mtd/mtd.h>
+ #include <linux/mtd/partitions.h>
+ #include <linux/of.h>
++#include <linux/magic.h>
+ #include <linux/err.h>
+ 
+ #include "mtdcore.h"
++#include "mtdsplit/mtdsplit.h"
+ 
+ /* Our partition linked list */
+ static LIST_HEAD(mtd_partitions);
+@@ -46,13 +48,14 @@ struct mtd_part {
+ 	struct list_head list;
+ };
+ 
++static void mtd_partition_split(struct mtd_info *master, struct mtd_part *part);
++
+ /*
+  * Given a pointer to the MTD object in the mtd_part structure, we can retrieve
+  * the pointer to that structure with this macro.
+  */
+ #define PART(x)  ((struct mtd_part *)(x))
+ 
+-
+ /*
+  * MTD methods which simply translate the effective address and pass through
+  * to the _real_ device.
+@@ -548,8 +551,10 @@ out_register:
+ 	return slave;
+ }
+ 
+-int mtd_add_partition(struct mtd_info *master, const char *name,
+-		      long long offset, long long length)
++
++static int
++__mtd_add_partition(struct mtd_info *master, const char *name,
++		    long long offset, long long length, bool dup_check)
+ {
+ 	struct mtd_partition part;
+ 	struct mtd_part *p, *new;
+@@ -581,21 +586,24 @@ int mtd_add_partition(struct mtd_info *m
+ 	end = offset + length;
+ 
+ 	mutex_lock(&mtd_partitions_mutex);
+-	list_for_each_entry(p, &mtd_partitions, list)
+-		if (p->master == master) {
+-			if ((start >= p->offset) &&
+-			    (start < (p->offset + p->mtd.size)))
+-				goto err_inv;
+-
+-			if ((end >= p->offset) &&
+-			    (end < (p->offset + p->mtd.size)))
+-				goto err_inv;
+-		}
++	if (dup_check) {
++		list_for_each_entry(p, &mtd_partitions, list)
++			if (p->master == master) {
++				if ((start >= p->offset) &&
++				    (start < (p->offset + p->mtd.size)))
++					goto err_inv;
++
++				if ((end >= p->offset) &&
++				    (end < (p->offset + p->mtd.size)))
++					goto err_inv;
++			}
++	}
+ 
+ 	list_add(&new->list, &mtd_partitions);
+ 	mutex_unlock(&mtd_partitions_mutex);
+ 
+ 	add_mtd_device(&new->mtd);
++	mtd_partition_split(master, new);
+ 
+ 	return ret;
+ err_inv:
+@@ -605,6 +613,12 @@ err_inv:
+ }
+ EXPORT_SYMBOL_GPL(mtd_add_partition);
+ 
++int mtd_add_partition(struct mtd_info *master, const char *name,
++		      long long offset, long long length)
++{
++	return __mtd_add_partition(master, name, offset, length, true);
++}
++
+ int mtd_del_partition(struct mtd_info *master, int partno)
+ {
+ 	struct mtd_part *slave, *next;
+@@ -628,6 +642,35 @@ int mtd_del_partition(struct mtd_info *m
+ }
+ EXPORT_SYMBOL_GPL(mtd_del_partition);
+ 
++#ifdef CONFIG_MTD_SPLIT_FIRMWARE_NAME
++#define SPLIT_FIRMWARE_NAME	CONFIG_MTD_SPLIT_FIRMWARE_NAME
++#else
++#define SPLIT_FIRMWARE_NAME	"unused"
++#endif
++
++static void split_firmware(struct mtd_info *master, struct mtd_part *part)
++{
++}
++
++void __weak arch_split_mtd_part(struct mtd_info *master, const char *name,
++                                int offset, int size)
++{
++}
++
++static void mtd_partition_split(struct mtd_info *master, struct mtd_part *part)
++{
++	static int rootfs_found = 0;
++
++	if (rootfs_found)
++		return;
++
++	if (!strcmp(part->mtd.name, SPLIT_FIRMWARE_NAME) &&
++	    config_enabled(CONFIG_MTD_SPLIT_FIRMWARE))
++		split_firmware(master, part);
++
++	arch_split_mtd_part(master, part->mtd.name, part->offset,
++			    part->mtd.size);
++}
+ /*
+  * This function, given a master MTD object and a partition table, creates
+  * and registers slave MTD objects which are bound to the master according to
+@@ -657,6 +700,7 @@ int add_mtd_partitions(struct mtd_info *
+ 		mutex_unlock(&mtd_partitions_mutex);
+ 
+ 		add_mtd_device(&slave->mtd);
++		mtd_partition_split(master, slave);
+ 
+ 		cur_offset = slave->offset + slave->mtd.size;
+ 	}
+--- a/include/linux/mtd/partitions.h
++++ b/include/linux/mtd/partitions.h
+@@ -84,5 +84,7 @@ int mtd_add_partition(struct mtd_info *m
+ 		      long long offset, long long length);
+ int mtd_del_partition(struct mtd_info *master, int partno);
+ uint64_t mtd_get_device_size(const struct mtd_info *mtd);
++extern void __weak arch_split_mtd_part(struct mtd_info *master,
++				       const char *name, int offset, int size);
+ 
+ #endif
diff --git a/target/linux/generic/patches-3.18/401-mtd-add-support-for-different-partition-parser-types.patch b/target/linux/generic/patches-3.18/401-mtd-add-support-for-different-partition-parser-types.patch
new file mode 100644
index 0000000..6842341
--- /dev/null
+++ b/target/linux/generic/patches-3.18/401-mtd-add-support-for-different-partition-parser-types.patch
@@ -0,0 +1,113 @@
+From 02cff0ccaa6d364f5c1eeea83f47ac80ccc967d4 Mon Sep 17 00:00:00 2001
+From: Gabor Juhos <juhosg@openwrt.org>
+Date: Tue, 3 Sep 2013 18:11:50 +0200
+Subject: [PATCH] mtd: add support for different partition parser types
+
+Signed-off-by: Gabor Juhos <juhosg@openwrt.org>
+---
+ drivers/mtd/mtdpart.c          |   56 ++++++++++++++++++++++++++++++++++++++++
+ include/linux/mtd/partitions.h |   11 ++++++++
+ 2 files changed, 67 insertions(+)
+
+--- a/drivers/mtd/mtdpart.c
++++ b/drivers/mtd/mtdpart.c
+@@ -730,6 +730,30 @@ static struct mtd_part_parser *get_parti
+ 
+ #define put_partition_parser(p) do { module_put((p)->owner); } while (0)
+ 
++static struct mtd_part_parser *
++get_partition_parser_by_type(enum mtd_parser_type type,
++			     struct mtd_part_parser *start)
++{
++	struct mtd_part_parser *p, *ret = NULL;
++
++	spin_lock(&part_parser_lock);
++
++	p = list_prepare_entry(start, &part_parsers, list);
++	if (start)
++		put_partition_parser(start);
++
++	list_for_each_entry_continue(p, &part_parsers, list) {
++		if (p->type == type && try_module_get(p->owner)) {
++			ret = p;
++			break;
++		}
++	}
++
++	spin_unlock(&part_parser_lock);
++
++	return ret;
++}
++
+ void register_mtd_parser(struct mtd_part_parser *p)
+ {
+ 	spin_lock(&part_parser_lock);
+@@ -845,6 +869,38 @@ int parse_mtd_partitions(struct mtd_info
+ 	return ret;
+ }
+ 
++int parse_mtd_partitions_by_type(struct mtd_info *master,
++				 enum mtd_parser_type type,
++				 struct mtd_partition **pparts,
++				 struct mtd_part_parser_data *data)
++{
++	struct mtd_part_parser *prev = NULL;
++	int ret = 0;
++
++	while (1) {
++		struct mtd_part_parser *parser;
++
++		parser = get_partition_parser_by_type(type, prev);
++		if (!parser)
++			break;
++
++		ret = (*parser->parse_fn)(master, pparts, data);
++
++		if (ret > 0) {
++			put_partition_parser(parser);
++			printk(KERN_NOTICE
++			       "%d %s partitions found on MTD device %s\n",
++			       ret, parser->name, master->name);
++			break;
++		}
++
++		prev = parser;
++	}
++
++	return ret;
++}
++EXPORT_SYMBOL_GPL(parse_mtd_partitions_by_type);
++
+ int mtd_is_partition(const struct mtd_info *mtd)
+ {
+ 	struct mtd_part *part;
+--- a/include/linux/mtd/partitions.h
++++ b/include/linux/mtd/partitions.h
+@@ -68,12 +68,17 @@ struct mtd_part_parser_data {
+  * Functions dealing with the various ways of partitioning the space
+  */
+ 
++enum mtd_parser_type {
++	MTD_PARSER_TYPE_DEVICE = 0,
++};
++
+ struct mtd_part_parser {
+ 	struct list_head list;
+ 	struct module *owner;
+ 	const char *name;
+ 	int (*parse_fn)(struct mtd_info *, struct mtd_partition **,
+ 			struct mtd_part_parser_data *);
++	enum mtd_parser_type type;
+ };
+ 
+ extern void register_mtd_parser(struct mtd_part_parser *parser);
+@@ -87,4 +92,9 @@ uint64_t mtd_get_device_size(const struc
+ extern void __weak arch_split_mtd_part(struct mtd_info *master,
+ 				       const char *name, int offset, int size);
+ 
++int parse_mtd_partitions_by_type(struct mtd_info *master,
++				 enum mtd_parser_type type,
++				 struct mtd_partition **pparts,
++				 struct mtd_part_parser_data *data);
++
+ #endif
diff --git a/target/linux/generic/patches-3.18/402-mtd-use-typed-mtd-parsers-for-rootfs-and-firmware-split.patch b/target/linux/generic/patches-3.18/402-mtd-use-typed-mtd-parsers-for-rootfs-and-firmware-split.patch
new file mode 100644
index 0000000..dead0fb
--- /dev/null
+++ b/target/linux/generic/patches-3.18/402-mtd-use-typed-mtd-parsers-for-rootfs-and-firmware-split.patch
@@ -0,0 +1,72 @@
+--- a/drivers/mtd/mtdpart.c
++++ b/drivers/mtd/mtdpart.c
+@@ -642,6 +642,37 @@ int mtd_del_partition(struct mtd_info *m
+ }
+ EXPORT_SYMBOL_GPL(mtd_del_partition);
+ 
++static int
++run_parsers_by_type(struct mtd_part *slave, enum mtd_parser_type type)
++{
++	struct mtd_partition *parts;
++	int nr_parts;
++	int i;
++
++	nr_parts = parse_mtd_partitions_by_type(&slave->mtd, type, &parts,
++						NULL);
++	if (nr_parts <= 0)
++		return nr_parts;
++
++	if (WARN_ON(!parts))
++		return 0;
++
++	for (i = 0; i < nr_parts; i++) {
++		/* adjust partition offsets */
++		parts[i].offset += slave->offset;
++
++		__mtd_add_partition(slave->master,
++				    parts[i].name,
++				    parts[i].offset,
++				    parts[i].size,
++				    false);
++	}
++
++	kfree(parts);
++
++	return nr_parts;
++}
++
+ #ifdef CONFIG_MTD_SPLIT_FIRMWARE_NAME
+ #define SPLIT_FIRMWARE_NAME	CONFIG_MTD_SPLIT_FIRMWARE_NAME
+ #else
+@@ -650,6 +681,7 @@ EXPORT_SYMBOL_GPL(mtd_del_partition);
+ 
+ static void split_firmware(struct mtd_info *master, struct mtd_part *part)
+ {
++	run_parsers_by_type(part, MTD_PARSER_TYPE_FIRMWARE);
+ }
+ 
+ void __weak arch_split_mtd_part(struct mtd_info *master, const char *name,
+@@ -664,6 +696,12 @@ static void mtd_partition_split(struct m
+ 	if (rootfs_found)
+ 		return;
+ 
++	if (!strcmp(part->mtd.name, "rootfs")) {
++		run_parsers_by_type(part, MTD_PARSER_TYPE_ROOTFS);
++
++		rootfs_found = 1;
++	}
++
+ 	if (!strcmp(part->mtd.name, SPLIT_FIRMWARE_NAME) &&
+ 	    config_enabled(CONFIG_MTD_SPLIT_FIRMWARE))
+ 		split_firmware(master, part);
+--- a/include/linux/mtd/partitions.h
++++ b/include/linux/mtd/partitions.h
+@@ -70,6 +70,8 @@ struct mtd_part_parser_data {
+ 
+ enum mtd_parser_type {
+ 	MTD_PARSER_TYPE_DEVICE = 0,
++	MTD_PARSER_TYPE_ROOTFS,
++	MTD_PARSER_TYPE_FIRMWARE,
+ };
+ 
+ struct mtd_part_parser {
diff --git a/target/linux/generic/patches-3.18/403-mtd-hook-mtdsplit-to-Kbuild.patch b/target/linux/generic/patches-3.18/403-mtd-hook-mtdsplit-to-Kbuild.patch
new file mode 100644
index 0000000..0cf1c38
--- /dev/null
+++ b/target/linux/generic/patches-3.18/403-mtd-hook-mtdsplit-to-Kbuild.patch
@@ -0,0 +1,22 @@
+--- a/drivers/mtd/Kconfig
++++ b/drivers/mtd/Kconfig
+@@ -27,6 +27,8 @@ config MTD_SPLIT_FIRMWARE_NAME
+ 	depends on MTD_SPLIT_FIRMWARE
+ 	default "firmware"
+ 
++source "drivers/mtd/mtdsplit/Kconfig"
++
+ endmenu
+ 
+ config MTD_TESTS
+--- a/drivers/mtd/Makefile
++++ b/drivers/mtd/Makefile
+@@ -6,6 +6,8 @@
+ obj-$(CONFIG_MTD)		+= mtd.o
+ mtd-y				:= mtdcore.o mtdsuper.o mtdconcat.o mtdpart.o mtdchar.o
+ 
++obj-$(CONFIG_MTD_SPLIT)		+= mtdsplit/
++
+ obj-$(CONFIG_MTD_OF_PARTS)	+= ofpart.o
+ obj-$(CONFIG_MTD_REDBOOT_PARTS) += redboot.o
+ obj-$(CONFIG_MTD_CMDLINE_PARTS) += cmdlinepart.o
diff --git a/target/linux/generic/patches-3.18/404-mtd-add-more-helper-functions.patch b/target/linux/generic/patches-3.18/404-mtd-add-more-helper-functions.patch
new file mode 100644
index 0000000..b2f62c1
--- /dev/null
+++ b/target/linux/generic/patches-3.18/404-mtd-add-more-helper-functions.patch
@@ -0,0 +1,101 @@
+--- a/drivers/mtd/mtdpart.c
++++ b/drivers/mtd/mtdpart.c
+@@ -446,14 +446,12 @@ static struct mtd_part *allocate_partiti
+ 	if (slave->offset == MTDPART_OFS_APPEND)
+ 		slave->offset = cur_offset;
+ 	if (slave->offset == MTDPART_OFS_NXTBLK) {
+-		slave->offset = cur_offset;
+-		if (mtd_mod_by_eb(cur_offset, master) != 0) {
+-			/* Round up to next erasesize */
+-			slave->offset = (mtd_div_by_eb(cur_offset, master) + 1) * master->erasesize;
++		/* Round up to next erasesize */
++		slave->offset = mtd_roundup_to_eb(cur_offset, master);
++		if (slave->offset != cur_offset)
+ 			printk(KERN_NOTICE "Moving partition %d: "
+ 			       "0x%012llx -> 0x%012llx\n", partno,
+ 			       (unsigned long long)cur_offset, (unsigned long long)slave->offset);
+-		}
+ 	}
+ 	if (slave->offset == MTDPART_OFS_RETAIN) {
+ 		slave->offset = cur_offset;
+@@ -673,6 +671,17 @@ run_parsers_by_type(struct mtd_part *sla
+ 	return nr_parts;
+ }
+ 
++static inline unsigned long
++mtd_pad_erasesize(struct mtd_info *mtd, int offset, int len)
++{
++	unsigned long mask = mtd->erasesize - 1;
++
++	len += offset & mask;
++	len = (len + mask) & ~mask;
++	len -= offset & mask;
++	return len;
++}
++
+ #ifdef CONFIG_MTD_SPLIT_FIRMWARE_NAME
+ #define SPLIT_FIRMWARE_NAME	CONFIG_MTD_SPLIT_FIRMWARE_NAME
+ #else
+@@ -956,6 +965,24 @@ int mtd_is_partition(const struct mtd_in
+ }
+ EXPORT_SYMBOL_GPL(mtd_is_partition);
+ 
++struct mtd_info *mtdpart_get_master(const struct mtd_info *mtd)
++{
++	if (!mtd_is_partition(mtd))
++		return (struct mtd_info *)mtd;
++
++	return PART(mtd)->master;
++}
++EXPORT_SYMBOL_GPL(mtdpart_get_master);
++
++uint64_t mtdpart_get_offset(const struct mtd_info *mtd)
++{
++	if (!mtd_is_partition(mtd))
++		return 0;
++
++	return PART(mtd)->offset;
++}
++EXPORT_SYMBOL_GPL(mtdpart_get_offset);
++
+ /* Returns the size of the entire flash chip */
+ uint64_t mtd_get_device_size(const struct mtd_info *mtd)
+ {
+--- a/include/linux/mtd/partitions.h
++++ b/include/linux/mtd/partitions.h
+@@ -90,6 +90,8 @@ int mtd_is_partition(const struct mtd_in
+ int mtd_add_partition(struct mtd_info *master, const char *name,
+ 		      long long offset, long long length);
+ int mtd_del_partition(struct mtd_info *master, int partno);
++struct mtd_info *mtdpart_get_master(const struct mtd_info *mtd);
++uint64_t mtdpart_get_offset(const struct mtd_info *mtd);
+ uint64_t mtd_get_device_size(const struct mtd_info *mtd);
+ extern void __weak arch_split_mtd_part(struct mtd_info *master,
+ 				       const char *name, int offset, int size);
+--- a/include/linux/mtd/mtd.h
++++ b/include/linux/mtd/mtd.h
+@@ -333,6 +333,24 @@ static inline uint32_t mtd_mod_by_eb(uin
+ 	return do_div(sz, mtd->erasesize);
+ }
+ 
++static inline uint64_t mtd_roundup_to_eb(uint64_t sz, struct mtd_info *mtd)
++{
++	if (mtd_mod_by_eb(sz, mtd) == 0)
++		return sz;
++
++	/* Round up to next erase block */
++	return (mtd_div_by_eb(sz, mtd) + 1) * mtd->erasesize;
++}
++
++static inline uint64_t mtd_rounddown_to_eb(uint64_t sz, struct mtd_info *mtd)
++{
++	if (mtd_mod_by_eb(sz, mtd) == 0)
++		return sz;
++
++	/* Round down to the start of the current erase block */
++	return (mtd_div_by_eb(sz, mtd)) * mtd->erasesize;
++}
++
+ static inline uint32_t mtd_div_by_ws(uint64_t sz, struct mtd_info *mtd)
+ {
+ 	if (mtd->writesize_shift)
diff --git a/target/linux/generic/patches-3.18/405-mtd-old-firmware-uimage-splitter.patch b/target/linux/generic/patches-3.18/405-mtd-old-firmware-uimage-splitter.patch
new file mode 100644
index 0000000..7e74c4e
--- /dev/null
+++ b/target/linux/generic/patches-3.18/405-mtd-old-firmware-uimage-splitter.patch
@@ -0,0 +1,70 @@
+--- a/drivers/mtd/Kconfig
++++ b/drivers/mtd/Kconfig
+@@ -27,6 +27,11 @@ config MTD_SPLIT_FIRMWARE_NAME
+ 	depends on MTD_SPLIT_FIRMWARE
+ 	default "firmware"
+ 
++config MTD_UIMAGE_SPLIT
++	bool "Enable split support for firmware partitions containing a uImage"
++	depends on MTD_SPLIT_FIRMWARE
++	default y
++
+ source "drivers/mtd/mtdsplit/Kconfig"
+ 
+ endmenu
+--- a/drivers/mtd/mtdpart.c
++++ b/drivers/mtd/mtdpart.c
+@@ -682,6 +682,37 @@ mtd_pad_erasesize(struct mtd_info *mtd,
+ 	return len;
+ }
+ 
++#define UBOOT_MAGIC	0x27051956
++
++static void split_uimage(struct mtd_info *master, struct mtd_part *part)
++{
++	struct {
++		__be32 magic;
++		__be32 pad[2];
++		__be32 size;
++	} hdr;
++	size_t len;
++
++	if (mtd_read(master, part->offset, sizeof(hdr), &len, (void *) &hdr))
++		return;
++
++	if (len != sizeof(hdr) || hdr.magic != cpu_to_be32(UBOOT_MAGIC))
++		return;
++
++	len = be32_to_cpu(hdr.size) + 0x40;
++	len = mtd_pad_erasesize(master, part->offset, len);
++	if (len + master->erasesize > part->mtd.size)
++		return;
++
++	if (config_enabled(CONFIG_MTD_SPLIT_UIMAGE_FW))
++		pr_err("Dedicated partitioner didn't split firmware partition, please fill a bug report!\n");
++	else
++		pr_warn("Support for built-in firmware splitter will be removed, please use CONFIG_MTD_SPLIT_UIMAGE_FW\n");
++
++	__mtd_add_partition(master, "rootfs", part->offset + len,
++			    part->mtd.size - len, false);
++}
++
+ #ifdef CONFIG_MTD_SPLIT_FIRMWARE_NAME
+ #define SPLIT_FIRMWARE_NAME	CONFIG_MTD_SPLIT_FIRMWARE_NAME
+ #else
+@@ -690,7 +721,14 @@ mtd_pad_erasesize(struct mtd_info *mtd,
+ 
+ static void split_firmware(struct mtd_info *master, struct mtd_part *part)
+ {
+-	run_parsers_by_type(part, MTD_PARSER_TYPE_FIRMWARE);
++	int ret;
++
++	ret = run_parsers_by_type(part, MTD_PARSER_TYPE_FIRMWARE);
++	if (ret > 0)
++		return;
++
++	if (config_enabled(CONFIG_MTD_UIMAGE_SPLIT))
++		split_uimage(master, part);
+ }
+ 
+ void __weak arch_split_mtd_part(struct mtd_info *master, const char *name,
diff --git a/target/linux/generic/patches-3.18/406-mtd-old-rootfs-squashfs-splitter.patch b/target/linux/generic/patches-3.18/406-mtd-old-rootfs-squashfs-splitter.patch
new file mode 100644
index 0000000..cc548ef
--- /dev/null
+++ b/target/linux/generic/patches-3.18/406-mtd-old-rootfs-squashfs-splitter.patch
@@ -0,0 +1,76 @@
+--- a/drivers/mtd/Kconfig
++++ b/drivers/mtd/Kconfig
+@@ -18,6 +18,11 @@ config MTD_ROOTFS_ROOT_DEV
+ 	bool "Automatically set 'rootfs' partition to be root filesystem"
+ 	default y
+ 
++config MTD_ROOTFS_SPLIT
++	bool "Automatically split 'rootfs' partition for squashfs"
++	select MTD_SPLIT
++	default y
++
+ config MTD_SPLIT_FIRMWARE
+ 	bool "Automatically split firmware partition for kernel+rootfs"
+ 	default y
+--- a/drivers/mtd/mtdpart.c
++++ b/drivers/mtd/mtdpart.c
+@@ -682,6 +682,47 @@ mtd_pad_erasesize(struct mtd_info *mtd,
+ 	return len;
+ }
+ 
++static int split_squashfs(struct mtd_info *master, int offset, int *split_offset)
++{
++	size_t squashfs_len;
++	int len, ret;
++
++	ret = mtd_get_squashfs_len(master, offset, &squashfs_len);
++	if (ret)
++		return ret;
++
++	len = mtd_pad_erasesize(master, offset, squashfs_len);
++	*split_offset = offset + len;
++
++	return 0;
++}
++
++static void split_rootfs_data(struct mtd_info *master, struct mtd_part *part)
++{
++	unsigned int split_offset = 0;
++	unsigned int split_size;
++	int ret;
++
++	ret = split_squashfs(master, part->offset, &split_offset);
++	if (ret)
++		return;
++
++	if (split_offset <= 0)
++		return;
++
++	if (config_enabled(CONFIG_MTD_SPLIT_SQUASHFS_ROOT))
++		pr_err("Dedicated partitioner didn't create \"rootfs_data\" partition, please fill a bug report!\n");
++	else
++		pr_warn("Support for built-in \"rootfs_data\" splitter will be removed, please use CONFIG_MTD_SPLIT_SQUASHFS_ROOT\n");
++
++	split_size = part->mtd.size - (split_offset - part->offset);
++	printk(KERN_INFO "mtd: partition \"%s\" created automatically, ofs=0x%x, len=0x%x\n",
++		ROOTFS_SPLIT_NAME, split_offset, split_size);
++
++	__mtd_add_partition(master, ROOTFS_SPLIT_NAME, split_offset,
++			    split_size, false);
++}
++
+ #define UBOOT_MAGIC	0x27051956
+ 
+ static void split_uimage(struct mtd_info *master, struct mtd_part *part)
+@@ -744,7 +785,10 @@ static void mtd_partition_split(struct m
+ 		return;
+ 
+ 	if (!strcmp(part->mtd.name, "rootfs")) {
+-		run_parsers_by_type(part, MTD_PARSER_TYPE_ROOTFS);
++		int num = run_parsers_by_type(part, MTD_PARSER_TYPE_ROOTFS);
++
++		if (num <= 0 && config_enabled(CONFIG_MTD_ROOTFS_SPLIT))
++			split_rootfs_data(master, part);
+ 
+ 		rootfs_found = 1;
+ 	}
diff --git a/target/linux/generic/patches-3.18/410-mtd-move-forward-declaration-of-struct-mtd_info.patch b/target/linux/generic/patches-3.18/410-mtd-move-forward-declaration-of-struct-mtd_info.patch
new file mode 100644
index 0000000..78ebbf8
--- /dev/null
+++ b/target/linux/generic/patches-3.18/410-mtd-move-forward-declaration-of-struct-mtd_info.patch
@@ -0,0 +1,18 @@
+--- a/include/linux/mtd/partitions.h
++++ b/include/linux/mtd/partitions.h
+@@ -35,6 +35,7 @@
+  * Note: writeable partitions require their size and offset be
+  * erasesize aligned (e.g. use MTDPART_OFS_NEXTBLK).
+  */
++struct mtd_info;
+ 
+ struct mtd_partition {
+ 	const char *name;		/* identifier string */
+@@ -50,7 +51,6 @@ struct mtd_partition {
+ #define MTDPART_SIZ_FULL	(0)
+ 
+ 
+-struct mtd_info;
+ struct device_node;
+ 
+ /**
diff --git a/target/linux/generic/patches-3.18/411-mtd-partial_eraseblock_write.patch b/target/linux/generic/patches-3.18/411-mtd-partial_eraseblock_write.patch
new file mode 100644
index 0000000..5d5c6ed
--- /dev/null
+++ b/target/linux/generic/patches-3.18/411-mtd-partial_eraseblock_write.patch
@@ -0,0 +1,142 @@
+--- a/drivers/mtd/mtdpart.c
++++ b/drivers/mtd/mtdpart.c
+@@ -36,6 +36,8 @@
+ #include "mtdcore.h"
+ #include "mtdsplit/mtdsplit.h"
+ 
++#define MTD_ERASE_PARTIAL	0x8000 /* partition only covers parts of an erase block */
++
+ /* Our partition linked list */
+ static LIST_HEAD(mtd_partitions);
+ static DEFINE_MUTEX(mtd_partitions_mutex);
+@@ -234,13 +236,61 @@ static int part_erase(struct mtd_info *m
+ 	struct mtd_part *part = PART(mtd);
+ 	int ret;
+ 
++
++	instr->partial_start = false;
++	if (mtd->flags & MTD_ERASE_PARTIAL) {
++		size_t readlen = 0;
++		u64 mtd_ofs;
++
++		instr->erase_buf = kmalloc(part->master->erasesize, GFP_ATOMIC);
++		if (!instr->erase_buf)
++			return -ENOMEM;
++
++		mtd_ofs = part->offset + instr->addr;
++		instr->erase_buf_ofs = do_div(mtd_ofs, part->master->erasesize);
++
++		if (instr->erase_buf_ofs > 0) {
++			instr->addr -= instr->erase_buf_ofs;
++			ret = mtd_read(part->master,
++				instr->addr + part->offset,
++				part->master->erasesize,
++				&readlen, instr->erase_buf);
++
++			instr->len += instr->erase_buf_ofs;
++			instr->partial_start = true;
++		} else {
++			mtd_ofs = part->offset + part->mtd.size;
++			instr->erase_buf_ofs = part->master->erasesize -
++				do_div(mtd_ofs, part->master->erasesize);
++
++			if (instr->erase_buf_ofs > 0) {
++				instr->len += instr->erase_buf_ofs;
++				ret = mtd_read(part->master,
++					part->offset + instr->addr +
++					instr->len - part->master->erasesize,
++					part->master->erasesize, &readlen,
++					instr->erase_buf);
++			} else {
++				ret = 0;
++			}
++		}
++		if (ret < 0) {
++			kfree(instr->erase_buf);
++			return ret;
++		}
++
++	}
++
+ 	instr->addr += part->offset;
+ 	ret = part->master->_erase(part->master, instr);
+ 	if (ret) {
+ 		if (instr->fail_addr != MTD_FAIL_ADDR_UNKNOWN)
+ 			instr->fail_addr -= part->offset;
+ 		instr->addr -= part->offset;
++		if (mtd->flags & MTD_ERASE_PARTIAL)
++			kfree(instr->erase_buf);
+ 	}
++
+ 	return ret;
+ }
+ 
+@@ -248,7 +298,25 @@ void mtd_erase_callback(struct erase_inf
+ {
+ 	if (instr->mtd->_erase == part_erase) {
+ 		struct mtd_part *part = PART(instr->mtd);
++		size_t wrlen = 0;
+ 
++		if (instr->mtd->flags & MTD_ERASE_PARTIAL) {
++			if (instr->partial_start) {
++				part->master->_write(part->master,
++					instr->addr, instr->erase_buf_ofs,
++					&wrlen, instr->erase_buf);
++				instr->addr += instr->erase_buf_ofs;
++			} else {
++				instr->len -= instr->erase_buf_ofs;
++				part->master->_write(part->master,
++					instr->addr + instr->len,
++					instr->erase_buf_ofs, &wrlen,
++					instr->erase_buf +
++					part->master->erasesize -
++					instr->erase_buf_ofs);
++			}
++			kfree(instr->erase_buf);
++		}
+ 		if (instr->fail_addr != MTD_FAIL_ADDR_UNKNOWN)
+ 			instr->fail_addr -= part->offset;
+ 		instr->addr -= part->offset;
+@@ -515,17 +583,20 @@ static struct mtd_part *allocate_partiti
+ 	if ((slave->mtd.flags & MTD_WRITEABLE) &&
+ 	    mtd_mod_by_eb(slave->offset, &slave->mtd)) {
+ 		/* Doesn't start on a boundary of major erase size */
+-		/* FIXME: Let it be writable if it is on a boundary of
+-		 * _minor_ erase size though */
+-		slave->mtd.flags &= ~MTD_WRITEABLE;
+-		printk(KERN_WARNING"mtd: partition \"%s\" doesn't start on an erase block boundary -- force read-only\n",
+-			part->name);
++		slave->mtd.flags |= MTD_ERASE_PARTIAL;
++		if (((u32) slave->mtd.size) > master->erasesize)
++			slave->mtd.flags &= ~MTD_WRITEABLE;
++		else
++			slave->mtd.erasesize = slave->mtd.size;
+ 	}
+ 	if ((slave->mtd.flags & MTD_WRITEABLE) &&
+-	    mtd_mod_by_eb(slave->mtd.size, &slave->mtd)) {
+-		slave->mtd.flags &= ~MTD_WRITEABLE;
+-		printk(KERN_WARNING"mtd: partition \"%s\" doesn't end on an erase block -- force read-only\n",
+-			part->name);
++	    mtd_mod_by_eb(slave->offset + slave->mtd.size, &slave->mtd)) {
++		slave->mtd.flags |= MTD_ERASE_PARTIAL;
++
++		if ((u32) slave->mtd.size > master->erasesize)
++			slave->mtd.flags &= ~MTD_WRITEABLE;
++		else
++			slave->mtd.erasesize = slave->mtd.size;
+ 	}
+ 
+ 	slave->mtd.ecclayout = master->ecclayout;
+--- a/include/linux/mtd/mtd.h
++++ b/include/linux/mtd/mtd.h
+@@ -55,6 +55,10 @@ struct erase_info {
+ 	u_long priv;
+ 	u_char state;
+ 	struct erase_info *next;
++
++	u8 *erase_buf;
++	u32 erase_buf_ofs;
++	bool partial_start;
+ };
+ 
+ struct mtd_erase_region_info {
diff --git a/target/linux/generic/patches-3.18/412-mtd-partial_eraseblock_unlock.patch b/target/linux/generic/patches-3.18/412-mtd-partial_eraseblock_unlock.patch
new file mode 100644
index 0000000..62f9d5b
--- /dev/null
+++ b/target/linux/generic/patches-3.18/412-mtd-partial_eraseblock_unlock.patch
@@ -0,0 +1,18 @@
+--- a/drivers/mtd/mtdpart.c
++++ b/drivers/mtd/mtdpart.c
+@@ -335,7 +335,14 @@ static int part_lock(struct mtd_info *mt
+ static int part_unlock(struct mtd_info *mtd, loff_t ofs, uint64_t len)
+ {
+ 	struct mtd_part *part = PART(mtd);
+-	return part->master->_unlock(part->master, ofs + part->offset, len);
++
++	ofs += part->offset;
++	if (mtd->flags & MTD_ERASE_PARTIAL) {
++		/* round up len to next erasesize and round down offset to prev block */
++		len = (mtd_div_by_eb(len, part->master) + 1) * part->master->erasesize;
++		ofs &= ~(part->master->erasesize - 1);
++	}
++	return part->master->_unlock(part->master, ofs, len);
+ }
+ 
+ static int part_is_locked(struct mtd_info *mtd, loff_t ofs, uint64_t len)
diff --git a/target/linux/generic/patches-3.18/420-mtd-redboot_space.patch b/target/linux/generic/patches-3.18/420-mtd-redboot_space.patch
new file mode 100644
index 0000000..f74affc
--- /dev/null
+++ b/target/linux/generic/patches-3.18/420-mtd-redboot_space.patch
@@ -0,0 +1,30 @@
+--- a/drivers/mtd/redboot.c
++++ b/drivers/mtd/redboot.c
+@@ -265,14 +265,21 @@ static int parse_redboot_partitions(stru
+ #endif
+ 		names += strlen(names)+1;
+ 
+-#ifdef CONFIG_MTD_REDBOOT_PARTS_UNALLOCATED
+ 		if(fl->next && fl->img->flash_base + fl->img->size + master->erasesize <= fl->next->img->flash_base) {
+-			i++;
+-			parts[i].offset = parts[i-1].size + parts[i-1].offset;
+-			parts[i].size = fl->next->img->flash_base - parts[i].offset;
+-			parts[i].name = nullname;
+-		}
++			if (!strcmp(parts[i].name, "rootfs")) {
++				parts[i].size = fl->next->img->flash_base;
++				parts[i].size &= ~(master->erasesize - 1);
++				parts[i].size -= parts[i].offset;
++#ifdef CONFIG_MTD_REDBOOT_PARTS_UNALLOCATED
++				nrparts--;
++			} else {
++				i++;
++				parts[i].offset = parts[i-1].size + parts[i-1].offset;
++				parts[i].size = fl->next->img->flash_base - parts[i].offset;
++				parts[i].name = nullname;
+ #endif
++			}
++		}
+ 		tmp_fl = fl;
+ 		fl = fl->next;
+ 		kfree(tmp_fl);
diff --git a/target/linux/generic/patches-3.18/430-mtd-add-myloader-partition-parser.patch b/target/linux/generic/patches-3.18/430-mtd-add-myloader-partition-parser.patch
new file mode 100644
index 0000000..25e0ecd
--- /dev/null
+++ b/target/linux/generic/patches-3.18/430-mtd-add-myloader-partition-parser.patch
@@ -0,0 +1,35 @@
+--- a/drivers/mtd/Kconfig
++++ b/drivers/mtd/Kconfig
+@@ -184,6 +184,22 @@ config MTD_BCM47XX_PARTS
+ 	  This provides partitions parser for devices based on BCM47xx
+ 	  boards.
+ 
++config MTD_MYLOADER_PARTS
++	tristate "MyLoader partition parsing"
++	depends on ADM5120 || ATH25 || ATH79
++	---help---
++	  MyLoader is a bootloader which allows the user to define partitions
++	  in flash devices, by putting a table in the second erase block
++	  on the device, similar to a partition table. This table gives the 
++	  offsets and lengths of the user defined partitions.
++
++	  If you need code which can detect and parse these tables, and
++	  register MTD 'partitions' corresponding to each image detected,
++	  enable this option.
++
++	  You will still need the parsing functions to be called by the driver
++	  for your particular device. It won't happen automatically.
++
+ comment "User Modules And Translation Layers"
+ 
+ #
+--- a/drivers/mtd/Makefile
++++ b/drivers/mtd/Makefile
+@@ -15,6 +15,7 @@ obj-$(CONFIG_MTD_AFS_PARTS)	+= afs.o
+ obj-$(CONFIG_MTD_AR7_PARTS)	+= ar7part.o
+ obj-$(CONFIG_MTD_BCM63XX_PARTS)	+= bcm63xxpart.o
+ obj-$(CONFIG_MTD_BCM47XX_PARTS)	+= bcm47xxpart.o
++obj-$(CONFIG_MTD_MYLOADER_PARTS) += myloader.o
+ 
+ # 'Users' - code which presents functionality to userspace.
+ obj-$(CONFIG_MTD_BLKDEVS)	+= mtd_blkdevs.o
diff --git a/target/linux/generic/patches-3.18/431-mtd-bcm47xxpart-support-for-Xiaomi-specific-board_da.patch b/target/linux/generic/patches-3.18/431-mtd-bcm47xxpart-support-for-Xiaomi-specific-board_da.patch
new file mode 100644
index 0000000..a30e698
--- /dev/null
+++ b/target/linux/generic/patches-3.18/431-mtd-bcm47xxpart-support-for-Xiaomi-specific-board_da.patch
@@ -0,0 +1,34 @@
+From 841e59ba3e496d86ca5f069204d5e5c1ad43c01d Mon Sep 17 00:00:00 2001
+From: =?UTF-8?q?Rafa=C5=82=20Mi=C5=82ecki?= <zajec5@gmail.com>
+Date: Tue, 27 Jan 2015 22:29:21 +0100
+Subject: [PATCH] mtd: bcm47xxpart: support for Xiaomi specific board_data
+ partition
+MIME-Version: 1.0
+Content-Type: text/plain; charset=UTF-8
+Content-Transfer-Encoding: 8bit
+
+Signed-off-by: Rafał Miłecki <zajec5@gmail.com>
+---
+ drivers/mtd/bcm47xxpart.c | 4 +++-
+ 1 file changed, 3 insertions(+), 1 deletion(-)
+
+--- a/drivers/mtd/bcm47xxpart.c
++++ b/drivers/mtd/bcm47xxpart.c
+@@ -33,6 +33,7 @@
+ /* Magics */
+ #define BOARD_DATA_MAGIC		0x5246504D	/* MPFR */
+ #define BOARD_DATA_MAGIC2		0xBD0D0BBD
++#define BOARD_DATA_XIAOMI_MAGIC		0x474D4442	/* GMDB */
+ #define CFE_MAGIC			0x43464531	/* 1EFC */
+ #define FACTORY_MAGIC			0x59544346	/* FCTY */
+ #define NVRAM_HEADER			0x48534C46	/* FLSH */
+@@ -262,7 +263,8 @@ static int bcm47xxpart_parse(struct mtd_
+ 		}
+ 
+ 		/* Some devices (ex. WNDR3700v3) don't have a standard 'MPFR' */
+-		if (buf[0x000 / 4] == BOARD_DATA_MAGIC2) {
++		if (buf[0x000 / 4] == BOARD_DATA_MAGIC2 ||
++		    le32_to_cpu(buf[0x000 / 4]) == BOARD_DATA_XIAOMI_MAGIC) {
+ 			bcm47xxpart_add_part(&parts[curr_part++], "board_data",
+ 					     offset, MTD_WRITEABLE);
+ 			continue;
diff --git a/target/linux/generic/patches-3.18/432-mtd-bcm47xxpart-detect-T_Meter-partition.patch b/target/linux/generic/patches-3.18/432-mtd-bcm47xxpart-detect-T_Meter-partition.patch
new file mode 100644
index 0000000..1edc995
--- /dev/null
+++ b/target/linux/generic/patches-3.18/432-mtd-bcm47xxpart-detect-T_Meter-partition.patch
@@ -0,0 +1,42 @@
+From fd54aa583296f9adfb1f519affbc10ba521eb809 Mon Sep 17 00:00:00 2001
+From: =?UTF-8?q?Rafa=C5=82=20Mi=C5=82ecki?= <zajec5@gmail.com>
+Date: Wed, 28 Jan 2015 22:14:41 +0100
+Subject: [PATCH] mtd: bcm47xxpart: detect T_Meter partition
+MIME-Version: 1.0
+Content-Type: text/plain; charset=UTF-8
+Content-Transfer-Encoding: 8bit
+
+It can be found on many Netgear devices. It consists of many 0x30 blocks
+starting with 4D 54.
+
+Signed-off-by: Rafał Miłecki <zajec5@gmail.com>
+---
+ drivers/mtd/bcm47xxpart.c | 10 ++++++++++
+ 1 file changed, 10 insertions(+)
+
+--- a/drivers/mtd/bcm47xxpart.c
++++ b/drivers/mtd/bcm47xxpart.c
+@@ -39,6 +39,7 @@
+ #define NVRAM_HEADER			0x48534C46	/* FLSH */
+ #define POT_MAGIC1			0x54544f50	/* POTT */
+ #define POT_MAGIC2			0x504f		/* OP */
++#define T_METER_MAGIC			0x4D540000	/* MT */
+ #define ML_MAGIC1			0x39685a42
+ #define ML_MAGIC2			0x26594131
+ #define TRX_MAGIC			0x30524448
+@@ -176,6 +177,15 @@ static int bcm47xxpart_parse(struct mtd_
+ 					     MTD_WRITEABLE);
+ 			continue;
+ 		}
++
++		/* T_Meter */
++		if ((le32_to_cpu(buf[0x000 / 4]) & 0xFFFF0000) == T_METER_MAGIC &&
++		    (le32_to_cpu(buf[0x030 / 4]) & 0xFFFF0000) == T_METER_MAGIC &&
++		    (le32_to_cpu(buf[0x060 / 4]) & 0xFFFF0000) == T_METER_MAGIC) {
++			bcm47xxpart_add_part(&parts[curr_part++], "T_Meter", offset,
++					     MTD_WRITEABLE);
++			continue;
++		}
+ 
+ 		/* TRX */
+ 		if (buf[0x000 / 4] == TRX_MAGIC) {
diff --git a/target/linux/generic/patches-3.18/440-block2mtd_init.patch b/target/linux/generic/patches-3.18/440-block2mtd_init.patch
new file mode 100644
index 0000000..5ab6026
--- /dev/null
+++ b/target/linux/generic/patches-3.18/440-block2mtd_init.patch
@@ -0,0 +1,107 @@
+--- a/drivers/mtd/devices/block2mtd.c
++++ b/drivers/mtd/devices/block2mtd.c
+@@ -17,6 +17,7 @@
+ #include <linux/list.h>
+ #include <linux/init.h>
+ #include <linux/mtd/mtd.h>
++#include <linux/mtd/partitions.h>
+ #include <linux/mutex.h>
+ #include <linux/mount.h>
+ #include <linux/slab.h>
+@@ -209,11 +210,12 @@ static void block2mtd_free_device(struct
+ }
+ 
+ 
+-static struct block2mtd_dev *add_device(char *devname, int erase_size)
++static struct block2mtd_dev *add_device(char *devname, int erase_size, const char *mtdname)
+ {
+ 	const fmode_t mode = FMODE_READ | FMODE_WRITE | FMODE_EXCL;
+ 	struct block_device *bdev;
+ 	struct block2mtd_dev *dev;
++	struct mtd_partition *part;
+ 	char *name;
+ 
+ 	if (!devname)
+@@ -257,13 +259,16 @@ static struct block2mtd_dev *add_device(
+ 
+ 	/* Setup the MTD structure */
+ 	/* make the name contain the block device in */
+-	name = kasprintf(GFP_KERNEL, "block2mtd: %s", devname);
++	if (!mtdname)
++		mtdname = devname;
++	name = kmalloc(strlen(mtdname) + 1, GFP_KERNEL);
+ 	if (!name)
+ 		goto err_destroy_mutex;
+ 
++	strcpy(name, mtdname);
+ 	dev->mtd.name = name;
+ 
+-	dev->mtd.size = dev->blkdev->bd_inode->i_size & PAGE_MASK;
++	dev->mtd.size = dev->blkdev->bd_inode->i_size & PAGE_MASK & ~(erase_size - 1);
+ 	dev->mtd.erasesize = erase_size;
+ 	dev->mtd.writesize = 1;
+ 	dev->mtd.writebufsize = PAGE_SIZE;
+@@ -276,15 +281,18 @@ static struct block2mtd_dev *add_device(
+ 	dev->mtd.priv = dev;
+ 	dev->mtd.owner = THIS_MODULE;
+ 
+-	if (mtd_device_register(&dev->mtd, NULL, 0)) {
++	part = kzalloc(sizeof(struct mtd_partition), GFP_KERNEL);
++	part->name = name;
++	part->offset = 0;
++	part->size = dev->mtd.size;
++	if (mtd_device_register(&dev->mtd, part, 1)) {
+ 		/* Device didn't get added, so free the entry */
+ 		goto err_destroy_mutex;
+ 	}
+ 	list_add(&dev->list, &blkmtd_device_list);
+ 	pr_info("mtd%d: [%s] erase_size = %dKiB [%d]\n",
+ 		dev->mtd.index,
+-		dev->mtd.name + strlen("block2mtd: "),
+-		dev->mtd.erasesize >> 10, dev->mtd.erasesize);
++		mtdname, dev->mtd.erasesize >> 10, dev->mtd.erasesize);
+ 	return dev;
+ 
+ err_destroy_mutex:
+@@ -353,9 +361,9 @@ static char block2mtd_paramline[80 + 12]
+ 
+ static int block2mtd_setup2(const char *val)
+ {
+-	char buf[80 + 12]; /* 80 for device, 12 for erase size */
++	char buf[80 + 12 + 80]; /* 80 for device, 12 for erase size, 80 for name */
+ 	char *str = buf;
+-	char *token[2];
++	char *token[3];
+ 	char *name;
+ 	size_t erase_size = PAGE_SIZE;
+ 	int i, ret;
+@@ -368,7 +376,7 @@ static int block2mtd_setup2(const char *
+ 	strcpy(str, val);
+ 	kill_final_newline(str);
+ 
+-	for (i = 0; i < 2; i++)
++	for (i = 0; i < 3; i++)
+ 		token[i] = strsep(&str, ",");
+ 
+ 	if (str) {
+@@ -394,8 +402,10 @@ static int block2mtd_setup2(const char *
+ 			return 0;
+ 		}
+ 	}
++	if (token[2] && (strlen(token[2]) + 1 > 80))
++		pr_err("mtd device name too long\n");
+ 
+-	add_device(name, erase_size);
++	add_device(name, erase_size, token[2]);
+ 
+ 	return 0;
+ }
+@@ -429,7 +439,7 @@ static int block2mtd_setup(const char *v
+ 
+ 
+ module_param_call(block2mtd, block2mtd_setup, NULL, NULL, 0200);
+-MODULE_PARM_DESC(block2mtd, "Device to use. \"block2mtd=<dev>[,<erasesize>]\"");
++MODULE_PARM_DESC(block2mtd, "Device to use. \"block2mtd=<dev>[,<erasesize>[,<name>]]\"");
+ 
+ static int __init block2mtd_init(void)
+ {
diff --git a/target/linux/generic/patches-3.18/441-block2mtd_probe.patch b/target/linux/generic/patches-3.18/441-block2mtd_probe.patch
new file mode 100644
index 0000000..6836a48
--- /dev/null
+++ b/target/linux/generic/patches-3.18/441-block2mtd_probe.patch
@@ -0,0 +1,110 @@
+--- a/drivers/mtd/devices/block2mtd.c
++++ b/drivers/mtd/devices/block2mtd.c
+@@ -10,6 +10,7 @@
+ #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
+ 
+ #include <linux/module.h>
++#include <linux/delay.h>
+ #include <linux/fs.h>
+ #include <linux/blkdev.h>
+ #include <linux/bio.h>
+@@ -210,13 +211,16 @@ static void block2mtd_free_device(struct
+ }
+ 
+ 
+-static struct block2mtd_dev *add_device(char *devname, int erase_size, const char *mtdname)
++static struct block2mtd_dev *add_device(char *devname, int erase_size, const char *mtdname, int timeout)
+ {
+ 	const fmode_t mode = FMODE_READ | FMODE_WRITE | FMODE_EXCL;
+-	struct block_device *bdev;
++	struct block_device *bdev = ERR_PTR(-ENODEV);
+ 	struct block2mtd_dev *dev;
+ 	struct mtd_partition *part;
+ 	char *name;
++#ifndef MODULE
++	int i;
++#endif
+ 
+ 	if (!devname)
+ 		return NULL;
+@@ -227,15 +231,20 @@ static struct block2mtd_dev *add_device(
+ 
+ 	/* Get a handle on the device */
+ 	bdev = blkdev_get_by_path(devname, mode, dev);
++
+ #ifndef MODULE
+-	if (IS_ERR(bdev)) {
++	for (i = 0; IS_ERR(bdev) && i <= timeout; i++) {
++		dev_t devt;
+ 
+-		/* We might not have rootfs mounted at this point. Try
+-		   to resolve the device name by other means. */
++		if (i)
++			msleep(1000);
++		wait_for_device_probe();
++
++		devt = name_to_dev_t(devname);
++		if (!devt)
++			continue;
+ 
+-		dev_t devt = name_to_dev_t(devname);
+-		if (devt)
+-			bdev = blkdev_get_by_dev(devt, mode, dev);
++		bdev = blkdev_get_by_dev(devt, mode, dev);
+ 	}
+ #endif
+ 
+@@ -361,11 +370,12 @@ static char block2mtd_paramline[80 + 12]
+ 
+ static int block2mtd_setup2(const char *val)
+ {
+-	char buf[80 + 12 + 80]; /* 80 for device, 12 for erase size, 80 for name */
++	char buf[80 + 12 + 80 + 8]; /* 80 for device, 12 for erase size, 80 for name, 8 for timeout */
+ 	char *str = buf;
+-	char *token[3];
++	char *token[4];
+ 	char *name;
+ 	size_t erase_size = PAGE_SIZE;
++	unsigned long timeout = 0;
+ 	int i, ret;
+ 
+ 	if (strnlen(val, sizeof(buf)) >= sizeof(buf)) {
+@@ -376,7 +386,7 @@ static int block2mtd_setup2(const char *
+ 	strcpy(str, val);
+ 	kill_final_newline(str);
+ 
+-	for (i = 0; i < 3; i++)
++	for (i = 0; i < 4; i++)
+ 		token[i] = strsep(&str, ",");
+ 
+ 	if (str) {
+@@ -405,7 +415,10 @@ static int block2mtd_setup2(const char *
+ 	if (token[2] && (strlen(token[2]) + 1 > 80))
+ 		pr_err("mtd device name too long\n");
+ 
+-	add_device(name, erase_size, token[2]);
++	if (token[3] && kstrtoul(token[3], 0, &timeout))
++		pr_err("invalid timeout\n");
++
++	add_device(name, erase_size, token[2], timeout);
+ 
+ 	return 0;
+ }
+@@ -439,7 +452,7 @@ static int block2mtd_setup(const char *v
+ 
+ 
+ module_param_call(block2mtd, block2mtd_setup, NULL, NULL, 0200);
+-MODULE_PARM_DESC(block2mtd, "Device to use. \"block2mtd=<dev>[,<erasesize>[,<name>]]\"");
++MODULE_PARM_DESC(block2mtd, "Device to use. \"block2mtd=<dev>[,<erasesize>[,<name>[,<timeout>]]]\"");
+ 
+ static int __init block2mtd_init(void)
+ {
+@@ -474,7 +487,7 @@ static void block2mtd_exit(void)
+ }
+ 
+ 
+-module_init(block2mtd_init);
++late_initcall(block2mtd_init);
+ module_exit(block2mtd_exit);
+ 
+ MODULE_LICENSE("GPL");
diff --git a/target/linux/generic/patches-3.18/450-mtd-nand-allow-to-use-platform-specific-chip-fixup.patch b/target/linux/generic/patches-3.18/450-mtd-nand-allow-to-use-platform-specific-chip-fixup.patch
new file mode 100644
index 0000000..0f5abaa
--- /dev/null
+++ b/target/linux/generic/patches-3.18/450-mtd-nand-allow-to-use-platform-specific-chip-fixup.patch
@@ -0,0 +1,37 @@
+---
+ drivers/mtd/nand/plat_nand.c |   13 ++++++++++++-
+ include/linux/mtd/nand.h     |    1 +
+ 2 files changed, 13 insertions(+), 1 deletion(-)
+
+--- a/include/linux/mtd/nand.h
++++ b/include/linux/mtd/nand.h
+@@ -851,6 +851,7 @@ struct platform_nand_chip {
+ 	unsigned int options;
+ 	unsigned int bbt_options;
+ 	const char **part_probe_types;
++	int (*chip_fixup)(struct mtd_info *mtd);
+ };
+ 
+ /* Keep gcc happy */
+--- a/drivers/mtd/nand/plat_nand.c
++++ b/drivers/mtd/nand/plat_nand.c
+@@ -90,7 +90,18 @@ static int plat_nand_probe(struct platfo
+ 	}
+ 
+ 	/* Scan to find existence of the device */
+-	if (nand_scan(&data->mtd, pdata->chip.nr_chips)) {
++	if (nand_scan_ident(&data->mtd, pdata->chip.nr_chips, NULL)) {
++		err = -ENXIO;
++		goto out;
++	}
++
++	if (pdata->chip.chip_fixup) {
++		err = pdata->chip.chip_fixup(&data->mtd);
++		if (err)
++			goto out;
++	}
++
++	if (nand_scan_tail(&data->mtd)) {
+ 		err = -ENXIO;
+ 		goto out;
+ 	}
diff --git a/target/linux/generic/patches-3.18/451-mtd-nand-fix-return-code-of-nand_correct_data-function.patch b/target/linux/generic/patches-3.18/451-mtd-nand-fix-return-code-of-nand_correct_data-function.patch
new file mode 100644
index 0000000..6a2092c
--- /dev/null
+++ b/target/linux/generic/patches-3.18/451-mtd-nand-fix-return-code-of-nand_correct_data-function.patch
@@ -0,0 +1,11 @@
+--- a/drivers/mtd/nand/nand_ecc.c
++++ b/drivers/mtd/nand/nand_ecc.c
+@@ -507,7 +507,7 @@ int __nand_correct_data(unsigned char *b
+ 		return 1;	/* error in ECC data; no action needed */
+ 
+ 	pr_err("%s: uncorrectable ECC error\n", __func__);
+-	return -1;
++	return -EBADMSG;
+ }
+ EXPORT_SYMBOL(__nand_correct_data);
+ 
diff --git a/target/linux/generic/patches-3.18/460-mtd-cfi_cmdset_0002-no-erase_suspend.patch b/target/linux/generic/patches-3.18/460-mtd-cfi_cmdset_0002-no-erase_suspend.patch
new file mode 100644
index 0000000..68fbd12
--- /dev/null
+++ b/target/linux/generic/patches-3.18/460-mtd-cfi_cmdset_0002-no-erase_suspend.patch
@@ -0,0 +1,11 @@
+--- a/drivers/mtd/chips/cfi_cmdset_0002.c
++++ b/drivers/mtd/chips/cfi_cmdset_0002.c
+@@ -809,7 +809,7 @@ static int get_chip(struct map_info *map
+ 		return 0;
+ 
+ 	case FL_ERASING:
+-		if (!cfip || !(cfip->EraseSuspend & (0x1|0x2)) ||
++		if (1 /* no suspend */ || !cfip || !(cfip->EraseSuspend & (0x1|0x2)) ||
+ 		    !(mode == FL_READY || mode == FL_POINT ||
+ 		    (mode == FL_WRITING && (cfip->EraseSuspend & 0x2))))
+ 			goto sleep;
diff --git a/target/linux/generic/patches-3.18/461-mtd-cfi_cmdset_0002-add-buffer-write-cmd-timeout.patch b/target/linux/generic/patches-3.18/461-mtd-cfi_cmdset_0002-add-buffer-write-cmd-timeout.patch
new file mode 100644
index 0000000..c437a14
--- /dev/null
+++ b/target/linux/generic/patches-3.18/461-mtd-cfi_cmdset_0002-add-buffer-write-cmd-timeout.patch
@@ -0,0 +1,18 @@
+From: George Kashperko <george@znau.edu.ua>
+
+Issue map read after Write Buffer Load command to ensure chip is ready
+to receive data.
+Signed-off-by: George Kashperko <george@znau.edu.ua>
+---
+ drivers/mtd/chips/cfi_cmdset_0002.c |    1 +
+ 1 file changed, 1 insertion(+)
+--- a/drivers/mtd/chips/cfi_cmdset_0002.c
++++ b/drivers/mtd/chips/cfi_cmdset_0002.c
+@@ -1830,6 +1830,7 @@ static int __xipram do_write_buffer(stru
+ 
+ 	/* Write Buffer Load */
+ 	map_write(map, CMD(0x25), cmd_adr);
++	(void) map_read(map, cmd_adr);
+ 
+ 	chip->state = FL_WRITING_TO_BUFFER;
+ 
diff --git a/target/linux/generic/patches-3.18/472-mtd-m25p80-add-support-for-Winbond-W25X05-flash.patch b/target/linux/generic/patches-3.18/472-mtd-m25p80-add-support-for-Winbond-W25X05-flash.patch
new file mode 100644
index 0000000..dca6895
--- /dev/null
+++ b/target/linux/generic/patches-3.18/472-mtd-m25p80-add-support-for-Winbond-W25X05-flash.patch
@@ -0,0 +1,20 @@
+From eef9dfc4e821408af1af13aa0cc707fc496fb7c6 Mon Sep 17 00:00:00 2001
+From: Gabor Juhos <juhosg@openwrt.org>
+Date: Wed, 11 Dec 2013 19:05:59 +0100
+Subject: [PATCH] m25p80: add support for the Winbond W25X05 flash
+
+Signed-off-by: Gabor Juhos <juhosg@openwrt.org>
+---
+ drivers/mtd/devices/m25p80.c |    1 +
+ 1 file changed, 1 insertion(+)
+
+--- a/drivers/mtd/spi-nor/spi-nor.c
++++ b/drivers/mtd/spi-nor/spi-nor.c
+@@ -617,6 +617,7 @@ static const struct spi_device_id spi_no
+ 	{ "m25px80",    INFO(0x207114,  0, 64 * 1024, 16, 0) },
+ 
+ 	/* Winbond -- w25x "blocks" are 64K, "sectors" are 4KiB */
++	{ "w25x05", INFO(0xef3010, 0, 64 * 1024,  1,  SECT_4K) },
+ 	{ "w25x10", INFO(0xef3011, 0, 64 * 1024,  2,  SECT_4K) },
+ 	{ "w25x20", INFO(0xef3012, 0, 64 * 1024,  4,  SECT_4K) },
+ 	{ "w25x40", INFO(0xef3013, 0, 64 * 1024,  8,  SECT_4K) },
diff --git a/target/linux/generic/patches-3.18/473-mtd-spi-nor-add-support-for-the-Macronix-MX25L512E-S.patch b/target/linux/generic/patches-3.18/473-mtd-spi-nor-add-support-for-the-Macronix-MX25L512E-S.patch
new file mode 100644
index 0000000..8082fa6
--- /dev/null
+++ b/target/linux/generic/patches-3.18/473-mtd-spi-nor-add-support-for-the-Macronix-MX25L512E-S.patch
@@ -0,0 +1,21 @@
+From 0d7388de0911c1a4fc4a8a3898ef9d0ab818ca08 Mon Sep 17 00:00:00 2001
+From: Gabor Juhos <juhosg@openwrt.org>
+Date: Tue, 7 Apr 2015 18:35:15 +0200
+Subject: [PATCH] mtd: spi-nor: add support for the Macronix MX25L512E SPI
+ flash chip
+
+Signed-off-by: Gabor Juhos <juhosg@openwrt.org>
+---
+ drivers/mtd/spi-nor/spi-nor.c |    1 +
+ 1 file changed, 1 insertion(+)
+
+--- a/drivers/mtd/spi-nor/spi-nor.c
++++ b/drivers/mtd/spi-nor/spi-nor.c
+@@ -517,6 +517,7 @@ static const struct spi_device_id spi_no
+ 	{ "640s33b",  INFO(0x898913, 0, 64 * 1024, 128, 0) },
+ 
+ 	/* Macronix */
++	{ "mx25l512e",   INFO(0xc22010, 0, 64 * 1024,   1, SECT_4K) },
+ 	{ "mx25l2005a",  INFO(0xc22012, 0, 64 * 1024,   4, SECT_4K) },
+ 	{ "mx25l4005a",  INFO(0xc22013, 0, 64 * 1024,   8, SECT_4K) },
+ 	{ "mx25l8005",   INFO(0xc22014, 0, 64 * 1024,  16, 0) },
diff --git a/target/linux/generic/patches-3.18/474-mtd-spi-nor-add-support-for-the-ISSI-SI25CD512-SPI-f.patch b/target/linux/generic/patches-3.18/474-mtd-spi-nor-add-support-for-the-ISSI-SI25CD512-SPI-f.patch
new file mode 100644
index 0000000..f572237
--- /dev/null
+++ b/target/linux/generic/patches-3.18/474-mtd-spi-nor-add-support-for-the-ISSI-SI25CD512-SPI-f.patch
@@ -0,0 +1,22 @@
+From 34e2b403040a2f9d3ba071d95a7f42457e2950f9 Mon Sep 17 00:00:00 2001
+From: Gabor Juhos <juhosg@openwrt.org>
+Date: Tue, 7 Apr 2015 18:35:15 +0200
+Subject: [PATCH] mtd: spi-nor: add support for the ISSI SI25CD512 SPI flash
+
+Signed-off-by: Gabor Juhos <juhosg@openwrt.org>
+---
+ drivers/mtd/spi-nor/spi-nor.c |    3 +++
+ 1 file changed, 3 insertions(+)
+
+--- a/drivers/mtd/spi-nor/spi-nor.c
++++ b/drivers/mtd/spi-nor/spi-nor.c
+@@ -516,6 +516,9 @@ static const struct spi_device_id spi_no
+ 	{ "320s33b",  INFO(0x898912, 0, 64 * 1024,  64, 0) },
+ 	{ "640s33b",  INFO(0x898913, 0, 64 * 1024, 128, 0) },
+ 
++	/* ISSI */
++	{ "is25cd512", INFO(0x7f9d20, 0, 32 * 1024,   2, SECT_4K) },
++
+ 	/* Macronix */
+ 	{ "mx25l512e",   INFO(0xc22010, 0, 64 * 1024,   1, SECT_4K) },
+ 	{ "mx25l2005a",  INFO(0xc22012, 0, 64 * 1024,   4, SECT_4K) },
diff --git a/target/linux/generic/patches-3.18/480-mtd-set-rootfs-to-be-root-dev.patch b/target/linux/generic/patches-3.18/480-mtd-set-rootfs-to-be-root-dev.patch
new file mode 100644
index 0000000..8fc3578
--- /dev/null
+++ b/target/linux/generic/patches-3.18/480-mtd-set-rootfs-to-be-root-dev.patch
@@ -0,0 +1,26 @@
+--- a/drivers/mtd/mtdcore.c
++++ b/drivers/mtd/mtdcore.c
+@@ -37,6 +37,7 @@
+ #include <linux/backing-dev.h>
+ #include <linux/gfp.h>
+ #include <linux/slab.h>
++#include <linux/root_dev.h>
+ 
+ #include <linux/mtd/mtd.h>
+ #include <linux/mtd/partitions.h>
+@@ -456,6 +457,15 @@ int add_mtd_device(struct mtd_info *mtd)
+ 	   of this try_ nonsense, and no bitching about it
+ 	   either. :) */
+ 	__module_get(THIS_MODULE);
++
++	if (!strcmp(mtd->name, "rootfs") &&
++	    config_enabled(CONFIG_MTD_ROOTFS_ROOT_DEV) &&
++	    ROOT_DEV == 0) {
++		pr_notice("mtd: device %d (%s) set to be root filesystem\n",
++			  mtd->index, mtd->name);
++		ROOT_DEV = MKDEV(MTD_BLOCK_MAJOR, mtd->index);
++	}
++
+ 	return 0;
+ 
+ fail_added:
diff --git a/target/linux/generic/patches-3.18/490-ubi-auto-attach-mtd-device-named-ubi-or-data-on-boot.patch b/target/linux/generic/patches-3.18/490-ubi-auto-attach-mtd-device-named-ubi-or-data-on-boot.patch
new file mode 100644
index 0000000..d7b20b8
--- /dev/null
+++ b/target/linux/generic/patches-3.18/490-ubi-auto-attach-mtd-device-named-ubi-or-data-on-boot.patch
@@ -0,0 +1,76 @@
+From 8a52e4100d7c3a4a1dfddfa02b8864a9b0068c13 Mon Sep 17 00:00:00 2001
+From: Daniel Golle <daniel@makrotopia.org>
+Date: Sat, 17 May 2014 03:36:18 +0200
+Subject: [PATCH 1/5] ubi: auto-attach mtd device named "ubi" or "data" on boot
+To: openwrt-devel@lists.openwrt.org
+
+Signed-off-by: Daniel Golle <daniel@makrotopia.org>
+---
+ drivers/mtd/ubi/build.c | 36 ++++++++++++++++++++++++++++++++++++
+ 1 file changed, 36 insertions(+)
+
+--- a/drivers/mtd/ubi/build.c
++++ b/drivers/mtd/ubi/build.c
+@@ -1209,6 +1209,49 @@ static struct mtd_info * __init open_mtd
+ 	return mtd;
+ }
+ 
++/*
++ * This function tries attaching mtd partitions named either "ubi" or "data"
++ * during boot.
++ */
++static void __init ubi_auto_attach(void)
++{
++	int err;
++	struct mtd_info *mtd;
++
++	/* try attaching mtd device named "ubi" or "data" */
++	mtd = open_mtd_device("ubi");
++	if (IS_ERR(mtd))
++		mtd = open_mtd_device("data");
++
++	if (!IS_ERR(mtd)) {
++		size_t len;
++		char magic[4];
++
++		/* check for a valid ubi magic */
++		err = mtd_read(mtd, 0, 4, &len, (void *) magic);
++		if (!err && len == 4 && strncmp(magic, "UBI#", 4)) {
++			ubi_err("no valid UBI magic found inside mtd%d", mtd->index);
++			put_mtd_device(mtd);
++			return;
++		}
++
++		/* auto-add only media types where UBI makes sense */
++		if (mtd->type == MTD_NANDFLASH ||
++		    mtd->type == MTD_NORFLASH ||
++		    mtd->type == MTD_DATAFLASH ||
++		    mtd->type == MTD_MLCNANDFLASH) {
++			mutex_lock(&ubi_devices_mutex);
++			ubi_msg("auto-attach mtd%d", mtd->index);
++			err = ubi_attach_mtd_dev(mtd, UBI_DEV_NUM_AUTO, 0, 0);
++			mutex_unlock(&ubi_devices_mutex);
++			if (err < 0) {
++				ubi_err("cannot attach mtd%d", mtd->index);
++				put_mtd_device(mtd);
++			}
++		}
++	}
++}
++
+ static int __init ubi_init(void)
+ {
+ 	int err, i, k;
+@@ -1298,6 +1341,12 @@ static int __init ubi_init(void)
+ 		}
+ 	}
+ 
++	/* auto-attach mtd devices only if built-in to the kernel and no ubi.mtd
++	 * parameter was given */
++	if (config_enabled(CONFIG_MTD_ROOTFS_ROOT_DEV) &&
++	    !ubi_is_module() && !mtd_devs)
++		ubi_auto_attach();
++
+ 	err = ubiblock_init();
+ 	if (err) {
+ 		ubi_err("block: cannot initialize, error %d", err);
diff --git a/target/linux/generic/patches-3.18/491-ubi-auto-create-ubiblock-device-for-rootfs.patch b/target/linux/generic/patches-3.18/491-ubi-auto-create-ubiblock-device-for-rootfs.patch
new file mode 100644
index 0000000..b152fba
--- /dev/null
+++ b/target/linux/generic/patches-3.18/491-ubi-auto-create-ubiblock-device-for-rootfs.patch
@@ -0,0 +1,69 @@
+From 0f3966579815f889bb2fcb4846152c35f65e79c4 Mon Sep 17 00:00:00 2001
+From: Daniel Golle <daniel@makrotopia.org>
+Date: Thu, 15 May 2014 21:06:33 +0200
+Subject: [PATCH 2/5] ubi: auto-create ubiblock device for rootfs
+To: openwrt-devel@lists.openwrt.org
+
+Signed-off-by: Daniel Golle <daniel@makrotopia.org>
+---
+ drivers/mtd/ubi/block.c | 42 ++++++++++++++++++++++++++++++++++++++++++
+ 1 file changed, 42 insertions(+)
+
+--- a/drivers/mtd/ubi/block.c
++++ b/drivers/mtd/ubi/block.c
+@@ -615,6 +615,44 @@ static int __init ubiblock_create_from_p
+ 	return ret;
+ }
+ 
++#define UBIFS_NODE_MAGIC  0x06101831
++static inline int ubi_vol_is_ubifs(struct ubi_volume_desc *desc)
++{
++	int ret;
++	uint32_t magic_of, magic;
++	ret = ubi_read(desc, 0, (char *)&magic_of, 0, 4);
++	if (ret)
++		return 0;
++	magic = le32_to_cpu(magic_of);
++	return magic == UBIFS_NODE_MAGIC;
++}
++
++static void __init ubiblock_create_auto_rootfs(void)
++{
++	int ubi_num, ret, is_ubifs;
++	struct ubi_volume_desc *desc;
++	struct ubi_volume_info vi;
++
++	for (ubi_num = 0; ubi_num < UBI_MAX_DEVICES; ubi_num++) {
++		desc = ubi_open_volume_nm(ubi_num, "rootfs", UBI_READONLY);
++		if (IS_ERR(desc))
++			continue;
++
++		ubi_get_volume_info(desc, &vi);
++		is_ubifs = ubi_vol_is_ubifs(desc);
++		ubi_close_volume(desc);
++		if (is_ubifs)
++			break;
++
++		ret = ubiblock_create(&vi);
++		if (ret)
++			ubi_err("block: can't add '%s' volume, err=%d\n",
++				vi.name, ret);
++		/* always break if we get here */
++		break;
++	}
++}
++
+ static void ubiblock_remove_all(void)
+ {
+ 	struct ubiblock *next;
+@@ -645,6 +683,10 @@ int __init ubiblock_init(void)
+ 	if (ret)
+ 		goto err_remove;
+ 
++	/* auto-attach "rootfs" volume if existing and non-ubifs */
++	if (config_enabled(CONFIG_MTD_ROOTFS_ROOT_DEV))
++		ubiblock_create_auto_rootfs();
++
+ 	/*
+ 	 * Block devices are only created upon user requests, so we ignore
+ 	 * existing volumes.
diff --git a/target/linux/generic/patches-3.18/492-try-auto-mounting-ubi0-rootfs-in-init-do_mounts.c.patch b/target/linux/generic/patches-3.18/492-try-auto-mounting-ubi0-rootfs-in-init-do_mounts.c.patch
new file mode 100644
index 0000000..e4f31fd
--- /dev/null
+++ b/target/linux/generic/patches-3.18/492-try-auto-mounting-ubi0-rootfs-in-init-do_mounts.c.patch
@@ -0,0 +1,53 @@
+From eea9e1785e4c05c2a3444506aabafa0ae958538f Mon Sep 17 00:00:00 2001
+From: Daniel Golle <daniel@makrotopia.org>
+Date: Sat, 17 May 2014 03:35:02 +0200
+Subject: [PATCH 4/5] try auto-mounting ubi0:rootfs in init/do_mounts.c
+To: openwrt-devel@lists.openwrt.org
+
+Signed-off-by: Daniel Golle <daniel@makrotopia.org>
+---
+ init/do_mounts.c | 26 +++++++++++++++++++++++++-
+ 1 file changed, 25 insertions(+), 1 deletion(-)
+
+--- a/init/do_mounts.c
++++ b/init/do_mounts.c
+@@ -433,7 +433,27 @@ retry:
+ out:
+ 	put_page(page);
+ }
+- 
++
++static int __init mount_ubi_rootfs(void)
++{
++	int flags = MS_SILENT;
++	int err, tried = 0;
++
++	while (tried < 2) {
++		err = do_mount_root("ubi0:rootfs", "ubifs", flags, \
++					root_mount_data);
++		switch (err) {
++			case -EACCES:
++				flags |= MS_RDONLY;
++				tried++;
++			default:
++				return err;
++		}
++	}
++
++	return -EINVAL;
++}
++
+ #ifdef CONFIG_ROOT_NFS
+ 
+ #define NFSROOT_TIMEOUT_MIN	5
+@@ -527,6 +547,10 @@ void __init mount_root(void)
+ 			change_floppy("root floppy");
+ 	}
+ #endif
++#ifdef CONFIG_MTD_ROOTFS_ROOT_DEV
++	if (!mount_ubi_rootfs())
++		return;
++#endif
+ #ifdef CONFIG_BLOCK
+ 	create_dev("/dev/root", ROOT_DEV);
+ 	mount_block_root("/dev/root", root_mountflags);
diff --git a/target/linux/generic/patches-3.18/493-ubi-set-ROOT_DEV-to-ubiblock-rootfs-if-unset.patch b/target/linux/generic/patches-3.18/493-ubi-set-ROOT_DEV-to-ubiblock-rootfs-if-unset.patch
new file mode 100644
index 0000000..46917d1
--- /dev/null
+++ b/target/linux/generic/patches-3.18/493-ubi-set-ROOT_DEV-to-ubiblock-rootfs-if-unset.patch
@@ -0,0 +1,37 @@
+From cd68d1b12b5ea4c01a664c064179ada42bf55d3d Mon Sep 17 00:00:00 2001
+From: Daniel Golle <daniel@makrotopia.org>
+Date: Thu, 15 May 2014 20:55:42 +0200
+Subject: [PATCH 5/5] ubi: set ROOT_DEV to ubiblock "rootfs" if unset
+To: openwrt-devel@lists.openwrt.org
+
+Signed-off-by: Daniel Golle <daniel@makrotopia.org>
+---
+ drivers/mtd/ubi/block.c | 10 ++++++++++
+ 1 file changed, 10 insertions(+)
+
+--- a/drivers/mtd/ubi/block.c
++++ b/drivers/mtd/ubi/block.c
+@@ -48,6 +48,7 @@
+ #include <linux/blkdev.h>
+ #include <linux/hdreg.h>
+ #include <asm/div64.h>
++#include <linux/root_dev.h>
+ 
+ #include "ubi-media.h"
+ #include "ubi.h"
+@@ -448,6 +449,15 @@ int ubiblock_create(struct ubi_volume_in
+ 	add_disk(dev->gd);
+ 	ubi_msg("%s created from ubi%d:%d(%s)",
+ 		dev->gd->disk_name, dev->ubi_num, dev->vol_id, vi->name);
++
++	if (!strcmp(vi->name, "rootfs") &&
++	    config_enabled(CONFIG_MTD_ROOTFS_ROOT_DEV) &&
++	    ROOT_DEV == 0) {
++		pr_notice("ubiblock: device ubiblock%d_%d (%s) set to be root filesystem\n",
++			  dev->ubi_num, dev->vol_id, vi->name);
++		ROOT_DEV = MKDEV(gd->major, gd->first_minor);
++	}
++
+ 	return 0;
+ 
+ out_free_queue:
diff --git a/target/linux/generic/patches-3.18/494-mtd-ubi-add-EOF-marker-support.patch b/target/linux/generic/patches-3.18/494-mtd-ubi-add-EOF-marker-support.patch
new file mode 100644
index 0000000..cd02c13
--- /dev/null
+++ b/target/linux/generic/patches-3.18/494-mtd-ubi-add-EOF-marker-support.patch
@@ -0,0 +1,51 @@
+--- a/drivers/mtd/ubi/attach.c
++++ b/drivers/mtd/ubi/attach.c
+@@ -800,6 +800,13 @@ out_unlock:
+ 	return err;
+ }
+ 
++static bool ec_hdr_has_eof(struct ubi_ec_hdr *ech)
++{
++	return ech->padding1[0] == 'E' &&
++	       ech->padding1[1] == 'O' &&
++	       ech->padding1[2] == 'F';
++}
++
+ /**
+  * scan_peb - scan and process UBI headers of a PEB.
+  * @ubi: UBI device description object
+@@ -830,9 +837,21 @@ static int scan_peb(struct ubi_device *u
+ 		return 0;
+ 	}
+ 
+-	err = ubi_io_read_ec_hdr(ubi, pnum, ech, 0);
+-	if (err < 0)
+-		return err;
++	if (!ai->eof_found) {
++		err = ubi_io_read_ec_hdr(ubi, pnum, ech, 0);
++		if (err < 0)
++			return err;
++
++		if (ec_hdr_has_eof(ech)) {
++			ubi_msg("EOF marker found, PEBs from %d will be erased",
++				pnum);
++			ai->eof_found = true;
++		}
++	}
++
++	if (ai->eof_found)
++		err = UBI_IO_FF_BITFLIPS;
++
+ 	switch (err) {
+ 	case 0:
+ 		break;
+--- a/drivers/mtd/ubi/ubi.h
++++ b/drivers/mtd/ubi/ubi.h
+@@ -701,6 +701,7 @@ struct ubi_attach_info {
+ 	int mean_ec;
+ 	uint64_t ec_sum;
+ 	int ec_count;
++	bool eof_found;
+ 	struct kmem_cache *aeb_slab_cache;
+ };
+ 
diff --git a/target/linux/generic/patches-3.18/500-yaffs-Kbuild-integration.patch b/target/linux/generic/patches-3.18/500-yaffs-Kbuild-integration.patch
new file mode 100644
index 0000000..de6643a
--- /dev/null
+++ b/target/linux/generic/patches-3.18/500-yaffs-Kbuild-integration.patch
@@ -0,0 +1,18 @@
+--- a/fs/Kconfig
++++ b/fs/Kconfig
+@@ -39,6 +39,7 @@ source "fs/gfs2/Kconfig"
+ source "fs/ocfs2/Kconfig"
+ source "fs/btrfs/Kconfig"
+ source "fs/nilfs2/Kconfig"
++source "fs/yaffs2/Kconfig"
+ 
+ endif # BLOCK
+ 
+--- a/fs/Makefile
++++ b/fs/Makefile
+@@ -126,3 +126,5 @@ obj-y				+= exofs/ # Multiple modules
+ obj-$(CONFIG_CEPH_FS)		+= ceph/
+ obj-$(CONFIG_PSTORE)		+= pstore/
+ obj-$(CONFIG_EFIVAR_FS)		+= efivarfs/
++obj-$(CONFIG_YAFFS_FS)		+= yaffs2/
++
diff --git a/target/linux/generic/patches-3.18/502-yaffs-fix-compat-tags-handling.patch b/target/linux/generic/patches-3.18/502-yaffs-fix-compat-tags-handling.patch
new file mode 100644
index 0000000..a18cf6f
--- /dev/null
+++ b/target/linux/generic/patches-3.18/502-yaffs-fix-compat-tags-handling.patch
@@ -0,0 +1,239 @@
+Subject: yaffs: fix compat tags handling
+
+Signed-off-by: Gabor Juhos <juhosg@openwrt.org>
+---
+--- a/fs/yaffs2/yaffs_tagscompat.c
++++ b/fs/yaffs2/yaffs_tagscompat.c
+@@ -17,7 +17,9 @@
+ #include "yaffs_getblockinfo.h"
+ #include "yaffs_trace.h"
+ 
++#if 0
+ static void yaffs_handle_rd_data_error(struct yaffs_dev *dev, int nand_chunk);
++#endif
+ 
+ 
+ /********** Tags ECC calculations  *********/
+@@ -71,6 +73,7 @@ int yaffs_check_tags_ecc(struct yaffs_ta
+ 	return 0;
+ }
+ 
++#if 0
+ /********** Tags **********/
+ 
+ static void yaffs_load_tags_to_spare(struct yaffs_spare *spare_ptr,
+@@ -379,3 +382,214 @@ void yaffs_tags_compat_install(struct ya
+ 	if(!dev->tagger.mark_bad_fn)
+ 		dev->tagger.mark_bad_fn = yaffs_tags_compat_mark_bad;
+ }
++#else
++
++#include "yaffs_packedtags1.h"
++
++static int yaffs_tags_compat_write(struct yaffs_dev *dev,
++				   int nand_chunk,
++				   const u8 *data,
++				   const struct yaffs_ext_tags *tags)
++{
++	struct yaffs_packed_tags1 pt1;
++	u8 tag_buf[9];
++	int retval;
++
++	/* we assume that yaffs_packed_tags1 and yaffs_tags are compatible */
++	compile_time_assertion(sizeof(struct yaffs_packed_tags1) == 12);
++	compile_time_assertion(sizeof(struct yaffs_tags) == 8);
++
++	yaffs_pack_tags1(&pt1, tags);
++	yaffs_calc_tags_ecc((struct yaffs_tags *)&pt1);
++
++	/* When deleting a chunk, the upper layer provides only skeletal
++	 * tags, one with is_deleted set.  However, we need to update the
++	 * tags, not erase them completely.  So we use the NAND write property
++	 * that only zeroed-bits stick and set tag bytes to all-ones and
++	 * zero just the (not) deleted bit.
++	 */
++	if (!dev->param.tags_9bytes) {
++		if (tags->is_deleted) {
++			memset(&pt1, 0xff, 8);
++			/* clear delete status bit to indicate deleted */
++			pt1.deleted = 0;
++		}
++		memcpy(tag_buf, &pt1, 8);
++	} else {
++		if (tags->is_deleted) {
++			memset(tag_buf, 0xff, 8);
++			tag_buf[8] = 0;
++		} else {
++			memcpy(tag_buf, &pt1, 8);
++			tag_buf[8] = 0xff;
++		}
++	}
++
++	retval = dev->drv.drv_write_chunk_fn(dev, nand_chunk,
++			data,
++			(data) ? dev->data_bytes_per_chunk : 0,
++			tag_buf,
++			(dev->param.tags_9bytes) ? 9 : 8);
++
++	return retval;
++}
++
++/* Return with empty extended tags but add ecc_result.
++ */
++static int return_empty_tags(struct yaffs_ext_tags *tags,
++			     enum yaffs_ecc_result ecc_result,
++			     int retval)
++{
++	if (tags) {
++		memset(tags, 0, sizeof(*tags));
++		tags->ecc_result = ecc_result;
++	}
++
++	return retval;
++}
++
++static int yaffs_tags_compat_read(struct yaffs_dev *dev,
++				  int nand_chunk,
++				  u8 *data,
++				  struct yaffs_ext_tags *tags)
++{
++	struct yaffs_packed_tags1 pt1;
++	enum yaffs_ecc_result ecc_result;
++	int retval;
++	int deleted;
++	u8 tag_buf[9];
++
++	retval = dev->drv.drv_read_chunk_fn(dev, nand_chunk,
++			data, dev->param.total_bytes_per_chunk,
++			tag_buf,
++			(dev->param.tags_9bytes) ? 9 : 8,
++			&ecc_result);
++
++	switch (ecc_result) {
++	case YAFFS_ECC_RESULT_NO_ERROR:
++	case YAFFS_ECC_RESULT_FIXED:
++		break;
++
++	case YAFFS_ECC_RESULT_UNFIXED:
++	default:
++		return_empty_tags(tags, YAFFS_ECC_RESULT_UNFIXED, 0);
++		tags->block_bad = dev->drv.drv_check_bad_fn(dev, nand_chunk);
++		return YAFFS_FAIL;
++	}
++
++	/* Check for a blank/erased chunk. */
++	if (yaffs_check_ff(tag_buf, 8)) {
++		/* when blank, upper layers want ecc_result to be <= NO_ERROR */
++		return return_empty_tags(tags, YAFFS_ECC_RESULT_NO_ERROR,
++					 YAFFS_OK);
++	}
++
++	memcpy(&pt1, tag_buf, 8);
++
++	if (!dev->param.tags_9bytes) {
++		/* Read deleted status (bit) then return it to it's non-deleted
++		 * state before performing tags mini-ECC check. pt1.deleted is
++		 * inverted.
++		 */
++		deleted = !pt1.deleted;
++		pt1.deleted = 1;
++	} else {
++		deleted = (hweight8(tag_buf[8]) < 7) ? 1 : 0;
++	}
++
++	/* Check the packed tags mini-ECC and correct if necessary/possible. */
++	retval = yaffs_check_tags_ecc((struct yaffs_tags *)&pt1);
++	switch (retval) {
++	case 0:
++		/* no tags error, use MTD result */
++		break;
++	case 1:
++		/* recovered tags-ECC error */
++		dev->n_tags_ecc_fixed++;
++		if (ecc_result == YAFFS_ECC_RESULT_NO_ERROR)
++			ecc_result = YAFFS_ECC_RESULT_FIXED;
++		break;
++	default:
++		/* unrecovered tags-ECC error */
++		dev->n_tags_ecc_unfixed++;
++		return return_empty_tags(tags, YAFFS_ECC_RESULT_UNFIXED,
++					 YAFFS_FAIL);
++	}
++
++	/* Unpack the tags to extended form and set ECC result.
++	 * [set should_be_ff just to keep yaffs_unpack_tags1 happy]
++	 */
++	pt1.should_be_ff = 0xffffffff;
++	yaffs_unpack_tags1(tags, &pt1);
++	tags->ecc_result = ecc_result;
++
++	/* Set deleted state */
++	tags->is_deleted = deleted;
++	return YAFFS_OK;
++}
++
++static int yaffs_tags_compat_mark_bad(struct yaffs_dev *dev, int block_no)
++{
++	return dev->drv.drv_mark_bad_fn(dev, block_no);
++}
++
++static int yaffs_tags_compat_query_block(struct yaffs_dev *dev,
++					 int block_no,
++					 enum yaffs_block_state *state,
++					 u32 *seq_number)
++{
++	struct yaffs_ext_tags tags;
++	int retval;
++
++	yaffs_trace(YAFFS_TRACE_MTD, "%s %d", __func__, block_no);
++
++	*seq_number = 0;
++
++	retval = dev->drv.drv_check_bad_fn(dev, block_no);
++	if (retval == YAFFS_FAIL) {
++		*state = YAFFS_BLOCK_STATE_DEAD;
++		goto out;
++	}
++
++	yaffs_tags_compat_read(dev, block_no * dev->param.chunks_per_block,
++			       NULL, &tags);
++
++	if (tags.ecc_result != YAFFS_ECC_RESULT_NO_ERROR) {
++		yaffs_trace(YAFFS_TRACE_MTD, "block %d is marked bad",
++			    block_no);
++		*state = YAFFS_BLOCK_STATE_NEEDS_SCAN;
++	} else if (tags.chunk_used) {
++		*seq_number = tags.seq_number;
++		*state = YAFFS_BLOCK_STATE_NEEDS_SCAN;
++	} else {
++		*state = YAFFS_BLOCK_STATE_EMPTY;
++	}
++
++	retval = YAFFS_OK;
++
++out:
++	yaffs_trace(YAFFS_TRACE_MTD,
++		    "block query returns seq %u state %d",
++		    *seq_number, *state);
++
++	return retval;
++}
++
++void yaffs_tags_compat_install(struct yaffs_dev *dev)
++{
++	if (dev->param.is_yaffs2)
++		return;
++
++	if (!dev->tagger.write_chunk_tags_fn)
++		dev->tagger.write_chunk_tags_fn = yaffs_tags_compat_write;
++
++	if (!dev->tagger.read_chunk_tags_fn)
++		dev->tagger.read_chunk_tags_fn = yaffs_tags_compat_read;
++
++	if (!dev->tagger.query_block_fn)
++		dev->tagger.query_block_fn = yaffs_tags_compat_query_block;
++
++	if (!dev->tagger.mark_bad_fn)
++		dev->tagger.mark_bad_fn = yaffs_tags_compat_mark_bad;
++}
++#endif
diff --git a/target/linux/generic/patches-3.18/503-yaffs-add-tags-9bytes-mount-option.patch b/target/linux/generic/patches-3.18/503-yaffs-add-tags-9bytes-mount-option.patch
new file mode 100644
index 0000000..3f51baf
--- /dev/null
+++ b/target/linux/generic/patches-3.18/503-yaffs-add-tags-9bytes-mount-option.patch
@@ -0,0 +1,115 @@
+Subject: yaffs: add support for tags-9bytes mount option
+
+Signed-off-by: Gabor Juhos <juhosg@openwrt.org>
+---
+--- a/fs/yaffs2/yaffs_vfs.c
++++ b/fs/yaffs2/yaffs_vfs.c
+@@ -2644,6 +2644,7 @@ static const struct super_operations yaf
+ 
+ struct yaffs_options {
+ 	int inband_tags;
++	int tags_9bytes;
+ 	int skip_checkpoint_read;
+ 	int skip_checkpoint_write;
+ 	int no_cache;
+@@ -2683,6 +2684,8 @@ static int yaffs_parse_options(struct ya
+ 
+ 		if (!strcmp(cur_opt, "inband-tags")) {
+ 			options->inband_tags = 1;
++		} else if (!strcmp(cur_opt, "tags-9bytes")) {
++			options->tags_9bytes = 1;
+ 		} else if (!strcmp(cur_opt, "tags-ecc-off")) {
+ 			options->tags_ecc_on = 0;
+ 			options->tags_ecc_overridden = 1;
+@@ -2756,7 +2759,6 @@ static struct super_block *yaffs_interna
+ 	struct yaffs_param *param;
+ 
+ 	int read_only = 0;
+-	int inband_tags = 0;
+ 
+ 	struct yaffs_options options;
+ 
+@@ -2796,6 +2798,9 @@ static struct super_block *yaffs_interna
+ 
+ 	memset(&options, 0, sizeof(options));
+ 
++	if (IS_ENABLED(CONFIG_YAFFS_9BYTE_TAGS))
++		options.tags_9bytes = 1;
++
+ 	if (yaffs_parse_options(&options, data_str)) {
+ 		/* Option parsing failed */
+ 		return NULL;
+@@ -2829,17 +2834,22 @@ static struct super_block *yaffs_interna
+ 	}
+ 
+ 	/* Added NCB 26/5/2006 for completeness */
+-	if (yaffs_version == 2 && !options.inband_tags
+-	    && WRITE_SIZE(mtd) == 512) {
++	if (yaffs_version == 2 &&
++	    (!options.inband_tags || options.tags_9bytes) &&
++	    WRITE_SIZE(mtd) == 512) {
+ 		yaffs_trace(YAFFS_TRACE_ALWAYS, "auto selecting yaffs1");
+ 		yaffs_version = 1;
+ 	}
+ 
+-	if (mtd->oobavail < sizeof(struct yaffs_packed_tags2) ||
+-	    options.inband_tags)
+-		inband_tags = 1;
++	if (yaffs_version == 2 &&
++	    mtd->oobavail < sizeof(struct yaffs_packed_tags2)) {
++		yaffs_trace(YAFFS_TRACE_ALWAYS, "auto selecting inband tags");
++		options.inband_tags = 1;
++	}
+ 
+-	if(yaffs_verify_mtd(mtd, yaffs_version, inband_tags) < 0)
++	err = yaffs_verify_mtd(mtd, yaffs_version, options.inband_tags,
++			       options.tags_9bytes);
++	if (err < 0)
+ 		return NULL;
+ 
+ 	/* OK, so if we got here, we have an MTD that's NAND and looks
+@@ -2896,7 +2906,8 @@ static struct super_block *yaffs_interna
+ 
+ 	param->n_reserved_blocks = 5;
+ 	param->n_caches = (options.no_cache) ? 0 : 10;
+-	param->inband_tags = inband_tags;
++	param->inband_tags = options.inband_tags;
++	param->tags_9bytes = options.tags_9bytes;
+ 
+ 	param->enable_xattr = 1;
+ 	if (options.lazy_loading_overridden)
+--- a/fs/yaffs2/yaffs_mtdif.c
++++ b/fs/yaffs2/yaffs_mtdif.c
+@@ -278,7 +278,8 @@ struct mtd_info * yaffs_get_mtd_device(d
+ 	return mtd;
+ }
+ 
+-int yaffs_verify_mtd(struct mtd_info *mtd, int yaffs_version, int inband_tags)
++int yaffs_verify_mtd(struct mtd_info *mtd, int yaffs_version, int inband_tags,
++		     int tags_9bytes)
+ {
+ 	if (yaffs_version == 2) {
+ 		if ((WRITE_SIZE(mtd) < YAFFS_MIN_YAFFS2_CHUNK_SIZE ||
+@@ -297,6 +298,12 @@ int yaffs_verify_mtd(struct mtd_info *mt
+ 			);
+ 			return -1;
+ 		}
++
++		if (tags_9bytes && mtd->oobavail < 9) {
++			yaffs_trace(YAFFS_TRACE_ALWAYS,
++				    "MTD device does not support 9-byte tags");
++			return -1;
++		}
+ 	}
+ 
+ 	return 0;
+--- a/fs/yaffs2/yaffs_mtdif.h
++++ b/fs/yaffs2/yaffs_mtdif.h
+@@ -21,5 +21,6 @@
+ void yaffs_mtd_drv_install(struct yaffs_dev *dev);
+ struct mtd_info * yaffs_get_mtd_device(dev_t sdev);
+ void yaffs_put_mtd_device(struct mtd_info *mtd);
+-int yaffs_verify_mtd(struct mtd_info *mtd, int yaffs_version, int inband_tags);
++int yaffs_verify_mtd(struct mtd_info *mtd, int yaffs_version, int inband_tags,
++		     int tags_9bytes);
+ #endif
diff --git a/target/linux/generic/patches-3.18/504-yaffs-3.16-new-fops.patch b/target/linux/generic/patches-3.18/504-yaffs-3.16-new-fops.patch
new file mode 100644
index 0000000..11c6da0
--- /dev/null
+++ b/target/linux/generic/patches-3.18/504-yaffs-3.16-new-fops.patch
@@ -0,0 +1,25 @@
+--- a/fs/yaffs2/yaffs_vfs.c
++++ b/fs/yaffs2/yaffs_vfs.c
+@@ -774,7 +774,21 @@ static int yaffs_sync_object(struct file
+ }
+ 
+ 
+-#if (LINUX_VERSION_CODE > KERNEL_VERSION(2, 6, 22))
++#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 16, 0))
++static const struct file_operations yaffs_file_operations = {
++	.read = new_sync_read,
++	.read_iter = generic_file_read_iter,
++	.write = new_sync_write,
++	.write_iter = generic_file_write_iter,
++	.mmap = generic_file_mmap,
++	.flush = yaffs_file_flush,
++	.fsync = yaffs_sync_object,
++	.splice_read = generic_file_splice_read,
++	.splice_write = iter_file_splice_write,
++	.llseek = generic_file_llseek,
++};
++
++#elif (LINUX_VERSION_CODE > KERNEL_VERSION(2, 6, 22))
+ static const struct file_operations yaffs_file_operations = {
+ 	.read = do_sync_read,
+ 	.write = do_sync_write,
diff --git a/target/linux/generic/patches-3.18/520-squashfs_update_xz_comp_opts.patch b/target/linux/generic/patches-3.18/520-squashfs_update_xz_comp_opts.patch
new file mode 100644
index 0000000..ad11b30
--- /dev/null
+++ b/target/linux/generic/patches-3.18/520-squashfs_update_xz_comp_opts.patch
@@ -0,0 +1,25 @@
+From f31b7c0efa255dd17a5f584022a319387f09b0d8 Mon Sep 17 00:00:00 2001
+From: Jonas Gorski <jonas.gorski@gmail.com>
+Date: Tue, 12 Apr 2011 19:55:41 +0200
+Subject: [PATCH] squashfs: update xz compressor options struct.
+
+Update the xz compressor options struct to match the squashfs userspace
+one.
+---
+ fs/squashfs/xz_wrapper.c |    4 +++-
+ 1 files changed, 3 insertions(+), 1 deletions(-)
+
+--- a/fs/squashfs/xz_wrapper.c
++++ b/fs/squashfs/xz_wrapper.c
+@@ -40,8 +40,10 @@ struct squashfs_xz {
+ };
+ 
+ struct disk_comp_opts {
+-	__le32 dictionary_size;
+ 	__le32 flags;
++	__le16 bit_opts;
++	__le16 fb;
++	__le32 dictionary_size;
+ };
+ 
+ struct comp_opts {
diff --git a/target/linux/generic/patches-3.18/530-jffs2_make_lzma_available.patch b/target/linux/generic/patches-3.18/530-jffs2_make_lzma_available.patch
new file mode 100644
index 0000000..c92209a
--- /dev/null
+++ b/target/linux/generic/patches-3.18/530-jffs2_make_lzma_available.patch
@@ -0,0 +1,5142 @@
+--- a/fs/jffs2/Kconfig
++++ b/fs/jffs2/Kconfig
+@@ -139,6 +139,15 @@ config JFFS2_LZO
+ 	  This feature was added in July, 2007. Say 'N' if you need
+ 	  compatibility with older bootloaders or kernels.
+ 
++config JFFS2_LZMA
++	bool "JFFS2 LZMA compression support" if JFFS2_COMPRESSION_OPTIONS
++	select LZMA_COMPRESS
++	select LZMA_DECOMPRESS
++	depends on JFFS2_FS
++	default n
++	help
++	  JFFS2 wrapper to the LZMA C SDK
++
+ config JFFS2_RTIME
+ 	bool "JFFS2 RTIME compression support" if JFFS2_COMPRESSION_OPTIONS
+ 	depends on JFFS2_FS
+--- a/fs/jffs2/Makefile
++++ b/fs/jffs2/Makefile
+@@ -18,4 +18,7 @@ jffs2-$(CONFIG_JFFS2_RUBIN)	+= compr_rub
+ jffs2-$(CONFIG_JFFS2_RTIME)	+= compr_rtime.o
+ jffs2-$(CONFIG_JFFS2_ZLIB)	+= compr_zlib.o
+ jffs2-$(CONFIG_JFFS2_LZO)	+= compr_lzo.o
++jffs2-$(CONFIG_JFFS2_LZMA)      += compr_lzma.o
+ jffs2-$(CONFIG_JFFS2_SUMMARY)   += summary.o
++
++CFLAGS_compr_lzma.o += -Iinclude/linux -Ilib/lzma
+--- a/fs/jffs2/compr.c
++++ b/fs/jffs2/compr.c
+@@ -378,6 +378,9 @@ int __init jffs2_compressors_init(void)
+ #ifdef CONFIG_JFFS2_LZO
+ 	jffs2_lzo_init();
+ #endif
++#ifdef CONFIG_JFFS2_LZMA
++        jffs2_lzma_init();
++#endif
+ /* Setting default compression mode */
+ #ifdef CONFIG_JFFS2_CMODE_NONE
+ 	jffs2_compression_mode = JFFS2_COMPR_MODE_NONE;
+@@ -401,6 +404,9 @@ int __init jffs2_compressors_init(void)
+ int jffs2_compressors_exit(void)
+ {
+ /* Unregistering compressors */
++#ifdef CONFIG_JFFS2_LZMA
++        jffs2_lzma_exit();
++#endif
+ #ifdef CONFIG_JFFS2_LZO
+ 	jffs2_lzo_exit();
+ #endif
+--- a/fs/jffs2/compr.h
++++ b/fs/jffs2/compr.h
+@@ -29,9 +29,9 @@
+ #define JFFS2_DYNRUBIN_PRIORITY  20
+ #define JFFS2_LZARI_PRIORITY     30
+ #define JFFS2_RTIME_PRIORITY     50
+-#define JFFS2_ZLIB_PRIORITY      60
+-#define JFFS2_LZO_PRIORITY       80
+-
++#define JFFS2_LZMA_PRIORITY      70
++#define JFFS2_ZLIB_PRIORITY      80
++#define JFFS2_LZO_PRIORITY       90
+ 
+ #define JFFS2_RUBINMIPS_DISABLED /* RUBINs will be used only */
+ #define JFFS2_DYNRUBIN_DISABLED  /*	   for decompression */
+@@ -101,5 +101,9 @@ void jffs2_zlib_exit(void);
+ int jffs2_lzo_init(void);
+ void jffs2_lzo_exit(void);
+ #endif
++#ifdef CONFIG_JFFS2_LZMA
++int jffs2_lzma_init(void);
++void jffs2_lzma_exit(void);
++#endif
+ 
+ #endif /* __JFFS2_COMPR_H__ */
+--- /dev/null
++++ b/fs/jffs2/compr_lzma.c
+@@ -0,0 +1,128 @@
++/*
++ * JFFS2 -- Journalling Flash File System, Version 2.
++ *
++ * For licensing information, see the file 'LICENCE' in this directory.
++ *
++ * JFFS2 wrapper to the LZMA C SDK
++ *
++ */
++
++#include <linux/lzma.h>
++#include "compr.h"
++
++#ifdef __KERNEL__
++	static DEFINE_MUTEX(deflate_mutex);
++#endif
++
++CLzmaEncHandle *p;
++Byte propsEncoded[LZMA_PROPS_SIZE];
++SizeT propsSize = sizeof(propsEncoded);
++
++STATIC void lzma_free_workspace(void)
++{
++	LzmaEnc_Destroy(p, &lzma_alloc, &lzma_alloc);
++}
++
++STATIC int INIT lzma_alloc_workspace(CLzmaEncProps *props)
++{
++	if ((p = (CLzmaEncHandle *)LzmaEnc_Create(&lzma_alloc)) == NULL)
++	{
++		PRINT_ERROR("Failed to allocate lzma deflate workspace\n");
++		return -ENOMEM;
++	}
++
++	if (LzmaEnc_SetProps(p, props) != SZ_OK)
++	{
++		lzma_free_workspace();
++		return -1;
++	}
++	
++	if (LzmaEnc_WriteProperties(p, propsEncoded, &propsSize) != SZ_OK)
++	{
++		lzma_free_workspace();
++		return -1;
++	}
++
++        return 0;
++}
++
++STATIC int jffs2_lzma_compress(unsigned char *data_in, unsigned char *cpage_out,
++			      uint32_t *sourcelen, uint32_t *dstlen)
++{
++	SizeT compress_size = (SizeT)(*dstlen);
++	int ret;
++
++	#ifdef __KERNEL__
++		mutex_lock(&deflate_mutex);
++	#endif
++
++	ret = LzmaEnc_MemEncode(p, cpage_out, &compress_size, data_in, *sourcelen,
++		0, NULL, &lzma_alloc, &lzma_alloc);
++
++	#ifdef __KERNEL__
++		mutex_unlock(&deflate_mutex);
++	#endif
++
++	if (ret != SZ_OK)
++		return -1;
++
++	*dstlen = (uint32_t)compress_size;
++
++	return 0;
++}
++
++STATIC int jffs2_lzma_decompress(unsigned char *data_in, unsigned char *cpage_out,
++				 uint32_t srclen, uint32_t destlen)
++{
++	int ret;
++	SizeT dl = (SizeT)destlen;
++	SizeT sl = (SizeT)srclen;
++	ELzmaStatus status;
++	
++	ret = LzmaDecode(cpage_out, &dl, data_in, &sl, propsEncoded,
++		propsSize, LZMA_FINISH_ANY, &status, &lzma_alloc);
++
++	if (ret != SZ_OK || status == LZMA_STATUS_NOT_FINISHED || dl != (SizeT)destlen)
++		return -1;
++
++	return 0;
++}
++
++static struct jffs2_compressor jffs2_lzma_comp = {
++	.priority = JFFS2_LZMA_PRIORITY,
++	.name = "lzma",
++	.compr = JFFS2_COMPR_LZMA,
++	.compress = &jffs2_lzma_compress,
++	.decompress = &jffs2_lzma_decompress,
++	.disabled = 0,
++};
++
++int INIT jffs2_lzma_init(void)
++{
++        int ret;
++	CLzmaEncProps props;
++	LzmaEncProps_Init(&props);
++
++        props.dictSize = LZMA_BEST_DICT(0x2000);
++        props.level = LZMA_BEST_LEVEL;
++        props.lc = LZMA_BEST_LC;
++        props.lp = LZMA_BEST_LP;
++        props.pb = LZMA_BEST_PB;
++        props.fb = LZMA_BEST_FB;
++
++	ret = lzma_alloc_workspace(&props);
++        if (ret < 0)
++                return ret;
++
++	ret = jffs2_register_compressor(&jffs2_lzma_comp);
++	if (ret)
++		lzma_free_workspace();
++	
++        return ret;
++}
++
++void jffs2_lzma_exit(void)
++{
++	jffs2_unregister_compressor(&jffs2_lzma_comp);
++	lzma_free_workspace();
++}
+--- a/fs/jffs2/super.c
++++ b/fs/jffs2/super.c
+@@ -375,14 +375,41 @@ static int __init init_jffs2_fs(void)
+ 	BUILD_BUG_ON(sizeof(struct jffs2_raw_inode) != 68);
+ 	BUILD_BUG_ON(sizeof(struct jffs2_raw_summary) != 32);
+ 
+-	pr_info("version 2.2."
++	pr_info("version 2.2"
+ #ifdef CONFIG_JFFS2_FS_WRITEBUFFER
+ 	       " (NAND)"
+ #endif
+ #ifdef CONFIG_JFFS2_SUMMARY
+-	       " (SUMMARY) "
++	       " (SUMMARY)"
+ #endif
+-	       " © 2001-2006 Red Hat, Inc.\n");
++#ifdef CONFIG_JFFS2_ZLIB
++	       " (ZLIB)"
++#endif
++#ifdef CONFIG_JFFS2_LZO
++	       " (LZO)"
++#endif
++#ifdef CONFIG_JFFS2_LZMA
++	       " (LZMA)"
++#endif
++#ifdef CONFIG_JFFS2_RTIME
++	       " (RTIME)"
++#endif
++#ifdef CONFIG_JFFS2_RUBIN
++	       " (RUBIN)"
++#endif
++#ifdef  CONFIG_JFFS2_CMODE_NONE
++	       " (CMODE_NONE)"
++#endif
++#ifdef CONFIG_JFFS2_CMODE_PRIORITY
++	       " (CMODE_PRIORITY)"
++#endif
++#ifdef CONFIG_JFFS2_CMODE_SIZE
++	       " (CMODE_SIZE)"
++#endif
++#ifdef CONFIG_JFFS2_CMODE_FAVOURLZO
++	       " (CMODE_FAVOURLZO)"
++#endif
++	       " (c) 2001-2006 Red Hat, Inc.\n");
+ 
+ 	jffs2_inode_cachep = kmem_cache_create("jffs2_i",
+ 					     sizeof(struct jffs2_inode_info),
+--- a/include/uapi/linux/jffs2.h
++++ b/include/uapi/linux/jffs2.h
+@@ -46,6 +46,7 @@
+ #define JFFS2_COMPR_DYNRUBIN	0x05
+ #define JFFS2_COMPR_ZLIB	0x06
+ #define JFFS2_COMPR_LZO		0x07
++#define JFFS2_COMPR_LZMA	0x08
+ /* Compatibility flags. */
+ #define JFFS2_COMPAT_MASK 0xc000      /* What do to if an unknown nodetype is found */
+ #define JFFS2_NODE_ACCURATE 0x2000
+--- /dev/null
++++ b/include/linux/lzma.h
+@@ -0,0 +1,62 @@
++#ifndef __LZMA_H__
++#define __LZMA_H__
++
++#ifdef __KERNEL__
++	#include <linux/kernel.h>
++	#include <linux/sched.h>
++	#include <linux/slab.h>
++	#include <linux/vmalloc.h>
++	#include <linux/init.h>
++	#define LZMA_MALLOC vmalloc
++	#define LZMA_FREE vfree
++	#define PRINT_ERROR(msg) printk(KERN_WARNING #msg)
++	#define INIT __init
++	#define STATIC static
++#else
++	#include <stdint.h>
++	#include <stdlib.h>
++	#include <stdio.h>
++	#include <unistd.h>
++	#include <string.h>
++	#include <asm/types.h>
++	#include <errno.h>
++	#include <linux/jffs2.h>
++	#ifndef PAGE_SIZE
++		extern int page_size;
++		#define PAGE_SIZE page_size
++	#endif
++	#define LZMA_MALLOC malloc
++	#define LZMA_FREE free
++	#define PRINT_ERROR(msg) fprintf(stderr, msg)
++	#define INIT
++	#define STATIC
++#endif
++
++#include "lzma/LzmaDec.h"
++#include "lzma/LzmaEnc.h"
++
++#define LZMA_BEST_LEVEL (9)
++#define LZMA_BEST_LC    (0)
++#define LZMA_BEST_LP    (0)
++#define LZMA_BEST_PB    (0)
++#define LZMA_BEST_FB  (273)
++
++#define LZMA_BEST_DICT(n) (((int)((n) / 2)) * 2)
++
++static void *p_lzma_malloc(void *p, size_t size)
++{
++        if (size == 0)
++                return NULL;
++
++        return LZMA_MALLOC(size);
++}
++
++static void p_lzma_free(void *p, void *address)
++{
++        if (address != NULL)
++                LZMA_FREE(address);
++}
++
++static ISzAlloc lzma_alloc = {p_lzma_malloc, p_lzma_free};
++
++#endif
+--- /dev/null
++++ b/include/linux/lzma/LzFind.h
+@@ -0,0 +1,115 @@
++/* LzFind.h -- Match finder for LZ algorithms
++2009-04-22 : Igor Pavlov : Public domain */
++
++#ifndef __LZ_FIND_H
++#define __LZ_FIND_H
++
++#include "Types.h"
++
++#ifdef __cplusplus
++extern "C" {
++#endif
++
++typedef UInt32 CLzRef;
++
++typedef struct _CMatchFinder
++{
++  Byte *buffer;
++  UInt32 pos;
++  UInt32 posLimit;
++  UInt32 streamPos;
++  UInt32 lenLimit;
++
++  UInt32 cyclicBufferPos;
++  UInt32 cyclicBufferSize; /* it must be = (historySize + 1) */
++
++  UInt32 matchMaxLen;
++  CLzRef *hash;
++  CLzRef *son;
++  UInt32 hashMask;
++  UInt32 cutValue;
++
++  Byte *bufferBase;
++  ISeqInStream *stream;
++  int streamEndWasReached;
++
++  UInt32 blockSize;
++  UInt32 keepSizeBefore;
++  UInt32 keepSizeAfter;
++
++  UInt32 numHashBytes;
++  int directInput;
++  size_t directInputRem;
++  int btMode;
++  int bigHash;
++  UInt32 historySize;
++  UInt32 fixedHashSize;
++  UInt32 hashSizeSum;
++  UInt32 numSons;
++  SRes result;
++  UInt32 crc[256];
++} CMatchFinder;
++
++#define Inline_MatchFinder_GetPointerToCurrentPos(p) ((p)->buffer)
++#define Inline_MatchFinder_GetIndexByte(p, index) ((p)->buffer[(Int32)(index)])
++
++#define Inline_MatchFinder_GetNumAvailableBytes(p) ((p)->streamPos - (p)->pos)
++
++int MatchFinder_NeedMove(CMatchFinder *p);
++Byte *MatchFinder_GetPointerToCurrentPos(CMatchFinder *p);
++void MatchFinder_MoveBlock(CMatchFinder *p);
++void MatchFinder_ReadIfRequired(CMatchFinder *p);
++
++void MatchFinder_Construct(CMatchFinder *p);
++
++/* Conditions:
++     historySize <= 3 GB
++     keepAddBufferBefore + matchMaxLen + keepAddBufferAfter < 511MB
++*/
++int MatchFinder_Create(CMatchFinder *p, UInt32 historySize,
++    UInt32 keepAddBufferBefore, UInt32 matchMaxLen, UInt32 keepAddBufferAfter,
++    ISzAlloc *alloc);
++void MatchFinder_Free(CMatchFinder *p, ISzAlloc *alloc);
++void MatchFinder_Normalize3(UInt32 subValue, CLzRef *items, UInt32 numItems);
++void MatchFinder_ReduceOffsets(CMatchFinder *p, UInt32 subValue);
++
++UInt32 * GetMatchesSpec1(UInt32 lenLimit, UInt32 curMatch, UInt32 pos, const Byte *buffer, CLzRef *son,
++    UInt32 _cyclicBufferPos, UInt32 _cyclicBufferSize, UInt32 _cutValue,
++    UInt32 *distances, UInt32 maxLen);
++
++/*
++Conditions:
++  Mf_GetNumAvailableBytes_Func must be called before each Mf_GetMatchLen_Func.
++  Mf_GetPointerToCurrentPos_Func's result must be used only before any other function
++*/
++
++typedef void (*Mf_Init_Func)(void *object);
++typedef Byte (*Mf_GetIndexByte_Func)(void *object, Int32 index);
++typedef UInt32 (*Mf_GetNumAvailableBytes_Func)(void *object);
++typedef const Byte * (*Mf_GetPointerToCurrentPos_Func)(void *object);
++typedef UInt32 (*Mf_GetMatches_Func)(void *object, UInt32 *distances);
++typedef void (*Mf_Skip_Func)(void *object, UInt32);
++
++typedef struct _IMatchFinder
++{
++  Mf_Init_Func Init;
++  Mf_GetIndexByte_Func GetIndexByte;
++  Mf_GetNumAvailableBytes_Func GetNumAvailableBytes;
++  Mf_GetPointerToCurrentPos_Func GetPointerToCurrentPos;
++  Mf_GetMatches_Func GetMatches;
++  Mf_Skip_Func Skip;
++} IMatchFinder;
++
++void MatchFinder_CreateVTable(CMatchFinder *p, IMatchFinder *vTable);
++
++void MatchFinder_Init(CMatchFinder *p);
++UInt32 Bt3Zip_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances);
++UInt32 Hc3Zip_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances);
++void Bt3Zip_MatchFinder_Skip(CMatchFinder *p, UInt32 num);
++void Hc3Zip_MatchFinder_Skip(CMatchFinder *p, UInt32 num);
++
++#ifdef __cplusplus
++}
++#endif
++
++#endif
+--- /dev/null
++++ b/include/linux/lzma/LzHash.h
+@@ -0,0 +1,54 @@
++/* LzHash.h -- HASH functions for LZ algorithms
++2009-02-07 : Igor Pavlov : Public domain */
++
++#ifndef __LZ_HASH_H
++#define __LZ_HASH_H
++
++#define kHash2Size (1 << 10)
++#define kHash3Size (1 << 16)
++#define kHash4Size (1 << 20)
++
++#define kFix3HashSize (kHash2Size)
++#define kFix4HashSize (kHash2Size + kHash3Size)
++#define kFix5HashSize (kHash2Size + kHash3Size + kHash4Size)
++
++#define HASH2_CALC hashValue = cur[0] | ((UInt32)cur[1] << 8);
++
++#define HASH3_CALC { \
++  UInt32 temp = p->crc[cur[0]] ^ cur[1]; \
++  hash2Value = temp & (kHash2Size - 1); \
++  hashValue = (temp ^ ((UInt32)cur[2] << 8)) & p->hashMask; }
++
++#define HASH4_CALC { \
++  UInt32 temp = p->crc[cur[0]] ^ cur[1]; \
++  hash2Value = temp & (kHash2Size - 1); \
++  hash3Value = (temp ^ ((UInt32)cur[2] << 8)) & (kHash3Size - 1); \
++  hashValue = (temp ^ ((UInt32)cur[2] << 8) ^ (p->crc[cur[3]] << 5)) & p->hashMask; }
++
++#define HASH5_CALC { \
++  UInt32 temp = p->crc[cur[0]] ^ cur[1]; \
++  hash2Value = temp & (kHash2Size - 1); \
++  hash3Value = (temp ^ ((UInt32)cur[2] << 8)) & (kHash3Size - 1); \
++  hash4Value = (temp ^ ((UInt32)cur[2] << 8) ^ (p->crc[cur[3]] << 5)); \
++  hashValue = (hash4Value ^ (p->crc[cur[4]] << 3)) & p->hashMask; \
++  hash4Value &= (kHash4Size - 1); }
++
++/* #define HASH_ZIP_CALC hashValue = ((cur[0] | ((UInt32)cur[1] << 8)) ^ p->crc[cur[2]]) & 0xFFFF; */
++#define HASH_ZIP_CALC hashValue = ((cur[2] | ((UInt32)cur[0] << 8)) ^ p->crc[cur[1]]) & 0xFFFF;
++
++
++#define MT_HASH2_CALC \
++  hash2Value = (p->crc[cur[0]] ^ cur[1]) & (kHash2Size - 1);
++
++#define MT_HASH3_CALC { \
++  UInt32 temp = p->crc[cur[0]] ^ cur[1]; \
++  hash2Value = temp & (kHash2Size - 1); \
++  hash3Value = (temp ^ ((UInt32)cur[2] << 8)) & (kHash3Size - 1); }
++
++#define MT_HASH4_CALC { \
++  UInt32 temp = p->crc[cur[0]] ^ cur[1]; \
++  hash2Value = temp & (kHash2Size - 1); \
++  hash3Value = (temp ^ ((UInt32)cur[2] << 8)) & (kHash3Size - 1); \
++  hash4Value = (temp ^ ((UInt32)cur[2] << 8) ^ (p->crc[cur[3]] << 5)) & (kHash4Size - 1); }
++
++#endif
+--- /dev/null
++++ b/include/linux/lzma/LzmaDec.h
+@@ -0,0 +1,231 @@
++/* LzmaDec.h -- LZMA Decoder
++2009-02-07 : Igor Pavlov : Public domain */
++
++#ifndef __LZMA_DEC_H
++#define __LZMA_DEC_H
++
++#include "Types.h"
++
++#ifdef __cplusplus
++extern "C" {
++#endif
++
++/* #define _LZMA_PROB32 */
++/* _LZMA_PROB32 can increase the speed on some CPUs,
++   but memory usage for CLzmaDec::probs will be doubled in that case */
++
++#ifdef _LZMA_PROB32
++#define CLzmaProb UInt32
++#else
++#define CLzmaProb UInt16
++#endif
++
++
++/* ---------- LZMA Properties ---------- */
++
++#define LZMA_PROPS_SIZE 5
++
++typedef struct _CLzmaProps
++{
++  unsigned lc, lp, pb;
++  UInt32 dicSize;
++} CLzmaProps;
++
++/* LzmaProps_Decode - decodes properties
++Returns:
++  SZ_OK
++  SZ_ERROR_UNSUPPORTED - Unsupported properties
++*/
++
++SRes LzmaProps_Decode(CLzmaProps *p, const Byte *data, unsigned size);
++
++
++/* ---------- LZMA Decoder state ---------- */
++
++/* LZMA_REQUIRED_INPUT_MAX = number of required input bytes for worst case.
++   Num bits = log2((2^11 / 31) ^ 22) + 26 < 134 + 26 = 160; */
++
++#define LZMA_REQUIRED_INPUT_MAX 20
++
++typedef struct
++{
++  CLzmaProps prop;
++  CLzmaProb *probs;
++  Byte *dic;
++  const Byte *buf;
++  UInt32 range, code;
++  SizeT dicPos;
++  SizeT dicBufSize;
++  UInt32 processedPos;
++  UInt32 checkDicSize;
++  unsigned state;
++  UInt32 reps[4];
++  unsigned remainLen;
++  int needFlush;
++  int needInitState;
++  UInt32 numProbs;
++  unsigned tempBufSize;
++  Byte tempBuf[LZMA_REQUIRED_INPUT_MAX];
++} CLzmaDec;
++
++#define LzmaDec_Construct(p) { (p)->dic = 0; (p)->probs = 0; }
++
++void LzmaDec_Init(CLzmaDec *p);
++
++/* There are two types of LZMA streams:
++     0) Stream with end mark. That end mark adds about 6 bytes to compressed size.
++     1) Stream without end mark. You must know exact uncompressed size to decompress such stream. */
++
++typedef enum
++{
++  LZMA_FINISH_ANY,   /* finish at any point */
++  LZMA_FINISH_END    /* block must be finished at the end */
++} ELzmaFinishMode;
++
++/* ELzmaFinishMode has meaning only if the decoding reaches output limit !!!
++
++   You must use LZMA_FINISH_END, when you know that current output buffer
++   covers last bytes of block. In other cases you must use LZMA_FINISH_ANY.
++
++   If LZMA decoder sees end marker before reaching output limit, it returns SZ_OK,
++   and output value of destLen will be less than output buffer size limit.
++   You can check status result also.
++
++   You can use multiple checks to test data integrity after full decompression:
++     1) Check Result and "status" variable.
++     2) Check that output(destLen) = uncompressedSize, if you know real uncompressedSize.
++     3) Check that output(srcLen) = compressedSize, if you know real compressedSize.
++        You must use correct finish mode in that case. */
++
++typedef enum
++{
++  LZMA_STATUS_NOT_SPECIFIED,               /* use main error code instead */
++  LZMA_STATUS_FINISHED_WITH_MARK,          /* stream was finished with end mark. */
++  LZMA_STATUS_NOT_FINISHED,                /* stream was not finished */
++  LZMA_STATUS_NEEDS_MORE_INPUT,            /* you must provide more input bytes */
++  LZMA_STATUS_MAYBE_FINISHED_WITHOUT_MARK  /* there is probability that stream was finished without end mark */
++} ELzmaStatus;
++
++/* ELzmaStatus is used only as output value for function call */
++
++
++/* ---------- Interfaces ---------- */
++
++/* There are 3 levels of interfaces:
++     1) Dictionary Interface
++     2) Buffer Interface
++     3) One Call Interface
++   You can select any of these interfaces, but don't mix functions from different
++   groups for same object. */
++
++
++/* There are two variants to allocate state for Dictionary Interface:
++     1) LzmaDec_Allocate / LzmaDec_Free
++     2) LzmaDec_AllocateProbs / LzmaDec_FreeProbs
++   You can use variant 2, if you set dictionary buffer manually.
++   For Buffer Interface you must always use variant 1.
++
++LzmaDec_Allocate* can return:
++  SZ_OK
++  SZ_ERROR_MEM         - Memory allocation error
++  SZ_ERROR_UNSUPPORTED - Unsupported properties
++*/
++   
++SRes LzmaDec_AllocateProbs(CLzmaDec *p, const Byte *props, unsigned propsSize, ISzAlloc *alloc);
++void LzmaDec_FreeProbs(CLzmaDec *p, ISzAlloc *alloc);
++
++SRes LzmaDec_Allocate(CLzmaDec *state, const Byte *prop, unsigned propsSize, ISzAlloc *alloc);
++void LzmaDec_Free(CLzmaDec *state, ISzAlloc *alloc);
++
++/* ---------- Dictionary Interface ---------- */
++
++/* You can use it, if you want to eliminate the overhead for data copying from
++   dictionary to some other external buffer.
++   You must work with CLzmaDec variables directly in this interface.
++
++   STEPS:
++     LzmaDec_Constr()
++     LzmaDec_Allocate()
++     for (each new stream)
++     {
++       LzmaDec_Init()
++       while (it needs more decompression)
++       {
++         LzmaDec_DecodeToDic()
++         use data from CLzmaDec::dic and update CLzmaDec::dicPos
++       }
++     }
++     LzmaDec_Free()
++*/
++
++/* LzmaDec_DecodeToDic
++   
++   The decoding to internal dictionary buffer (CLzmaDec::dic).
++   You must manually update CLzmaDec::dicPos, if it reaches CLzmaDec::dicBufSize !!!
++
++finishMode:
++  It has meaning only if the decoding reaches output limit (dicLimit).
++  LZMA_FINISH_ANY - Decode just dicLimit bytes.
++  LZMA_FINISH_END - Stream must be finished after dicLimit.
++
++Returns:
++  SZ_OK
++    status:
++      LZMA_STATUS_FINISHED_WITH_MARK
++      LZMA_STATUS_NOT_FINISHED
++      LZMA_STATUS_NEEDS_MORE_INPUT
++      LZMA_STATUS_MAYBE_FINISHED_WITHOUT_MARK
++  SZ_ERROR_DATA - Data error
++*/
++
++SRes LzmaDec_DecodeToDic(CLzmaDec *p, SizeT dicLimit,
++    const Byte *src, SizeT *srcLen, ELzmaFinishMode finishMode, ELzmaStatus *status);
++
++
++/* ---------- Buffer Interface ---------- */
++
++/* It's zlib-like interface.
++   See LzmaDec_DecodeToDic description for information about STEPS and return results,
++   but you must use LzmaDec_DecodeToBuf instead of LzmaDec_DecodeToDic and you don't need
++   to work with CLzmaDec variables manually.
++
++finishMode:
++  It has meaning only if the decoding reaches output limit (*destLen).
++  LZMA_FINISH_ANY - Decode just destLen bytes.
++  LZMA_FINISH_END - Stream must be finished after (*destLen).
++*/
++
++SRes LzmaDec_DecodeToBuf(CLzmaDec *p, Byte *dest, SizeT *destLen,
++    const Byte *src, SizeT *srcLen, ELzmaFinishMode finishMode, ELzmaStatus *status);
++
++
++/* ---------- One Call Interface ---------- */
++
++/* LzmaDecode
++
++finishMode:
++  It has meaning only if the decoding reaches output limit (*destLen).
++  LZMA_FINISH_ANY - Decode just destLen bytes.
++  LZMA_FINISH_END - Stream must be finished after (*destLen).
++
++Returns:
++  SZ_OK
++    status:
++      LZMA_STATUS_FINISHED_WITH_MARK
++      LZMA_STATUS_NOT_FINISHED
++      LZMA_STATUS_MAYBE_FINISHED_WITHOUT_MARK
++  SZ_ERROR_DATA - Data error
++  SZ_ERROR_MEM  - Memory allocation error
++  SZ_ERROR_UNSUPPORTED - Unsupported properties
++  SZ_ERROR_INPUT_EOF - It needs more bytes in input buffer (src).
++*/
++
++SRes LzmaDecode(Byte *dest, SizeT *destLen, const Byte *src, SizeT *srcLen,
++    const Byte *propData, unsigned propSize, ELzmaFinishMode finishMode,
++    ELzmaStatus *status, ISzAlloc *alloc);
++
++#ifdef __cplusplus
++}
++#endif
++
++#endif
+--- /dev/null
++++ b/include/linux/lzma/LzmaEnc.h
+@@ -0,0 +1,80 @@
++/*  LzmaEnc.h -- LZMA Encoder
++2009-02-07 : Igor Pavlov : Public domain */
++
++#ifndef __LZMA_ENC_H
++#define __LZMA_ENC_H
++
++#include "Types.h"
++
++#ifdef __cplusplus
++extern "C" {
++#endif
++
++#define LZMA_PROPS_SIZE 5
++
++typedef struct _CLzmaEncProps
++{
++  int level;       /*  0 <= level <= 9 */
++  UInt32 dictSize; /* (1 << 12) <= dictSize <= (1 << 27) for 32-bit version
++                      (1 << 12) <= dictSize <= (1 << 30) for 64-bit version
++                       default = (1 << 24) */
++  int lc;          /* 0 <= lc <= 8, default = 3 */
++  int lp;          /* 0 <= lp <= 4, default = 0 */
++  int pb;          /* 0 <= pb <= 4, default = 2 */
++  int algo;        /* 0 - fast, 1 - normal, default = 1 */
++  int fb;          /* 5 <= fb <= 273, default = 32 */
++  int btMode;      /* 0 - hashChain Mode, 1 - binTree mode - normal, default = 1 */
++  int numHashBytes; /* 2, 3 or 4, default = 4 */
++  UInt32 mc;        /* 1 <= mc <= (1 << 30), default = 32 */
++  unsigned writeEndMark;  /* 0 - do not write EOPM, 1 - write EOPM, default = 0 */
++  int numThreads;  /* 1 or 2, default = 2 */
++} CLzmaEncProps;
++
++void LzmaEncProps_Init(CLzmaEncProps *p);
++void LzmaEncProps_Normalize(CLzmaEncProps *p);
++UInt32 LzmaEncProps_GetDictSize(const CLzmaEncProps *props2);
++
++
++/* ---------- CLzmaEncHandle Interface ---------- */
++
++/* LzmaEnc_* functions can return the following exit codes:
++Returns:
++  SZ_OK           - OK
++  SZ_ERROR_MEM    - Memory allocation error
++  SZ_ERROR_PARAM  - Incorrect paramater in props
++  SZ_ERROR_WRITE  - Write callback error.
++  SZ_ERROR_PROGRESS - some break from progress callback
++  SZ_ERROR_THREAD - errors in multithreading functions (only for Mt version)
++*/
++
++typedef void * CLzmaEncHandle;
++
++CLzmaEncHandle LzmaEnc_Create(ISzAlloc *alloc);
++void LzmaEnc_Destroy(CLzmaEncHandle p, ISzAlloc *alloc, ISzAlloc *allocBig);
++SRes LzmaEnc_SetProps(CLzmaEncHandle p, const CLzmaEncProps *props);
++SRes LzmaEnc_WriteProperties(CLzmaEncHandle p, Byte *properties, SizeT *size);
++SRes LzmaEnc_Encode(CLzmaEncHandle p, ISeqOutStream *outStream, ISeqInStream *inStream,
++    ICompressProgress *progress, ISzAlloc *alloc, ISzAlloc *allocBig);
++SRes LzmaEnc_MemEncode(CLzmaEncHandle p, Byte *dest, SizeT *destLen, const Byte *src, SizeT srcLen,
++    int writeEndMark, ICompressProgress *progress, ISzAlloc *alloc, ISzAlloc *allocBig);
++
++/* ---------- One Call Interface ---------- */
++
++/* LzmaEncode
++Return code:
++  SZ_OK               - OK
++  SZ_ERROR_MEM        - Memory allocation error
++  SZ_ERROR_PARAM      - Incorrect paramater
++  SZ_ERROR_OUTPUT_EOF - output buffer overflow
++  SZ_ERROR_THREAD     - errors in multithreading functions (only for Mt version)
++*/
++
++SRes LzmaEncode(Byte *dest, SizeT *destLen, const Byte *src, SizeT srcLen,
++    const CLzmaEncProps *props, Byte *propsEncoded, SizeT *propsSize, int writeEndMark,
++    ICompressProgress *progress, ISzAlloc *alloc, ISzAlloc *allocBig);
++
++#ifdef __cplusplus
++}
++#endif
++
++#endif
+--- /dev/null
++++ b/include/linux/lzma/Types.h
+@@ -0,0 +1,226 @@
++/* Types.h -- Basic types
++2009-11-23 : Igor Pavlov : Public domain */
++
++#ifndef __7Z_TYPES_H
++#define __7Z_TYPES_H
++
++#include <stddef.h>
++
++#ifdef _WIN32
++#include <windows.h>
++#endif
++
++#ifndef EXTERN_C_BEGIN
++#ifdef __cplusplus
++#define EXTERN_C_BEGIN extern "C" {
++#define EXTERN_C_END }
++#else
++#define EXTERN_C_BEGIN
++#define EXTERN_C_END
++#endif
++#endif
++
++EXTERN_C_BEGIN
++
++#define SZ_OK 0
++
++#define SZ_ERROR_DATA 1
++#define SZ_ERROR_MEM 2
++#define SZ_ERROR_CRC 3
++#define SZ_ERROR_UNSUPPORTED 4
++#define SZ_ERROR_PARAM 5
++#define SZ_ERROR_INPUT_EOF 6
++#define SZ_ERROR_OUTPUT_EOF 7
++#define SZ_ERROR_READ 8
++#define SZ_ERROR_WRITE 9
++#define SZ_ERROR_PROGRESS 10
++#define SZ_ERROR_FAIL 11
++#define SZ_ERROR_THREAD 12
++
++#define SZ_ERROR_ARCHIVE 16
++#define SZ_ERROR_NO_ARCHIVE 17
++
++typedef int SRes;
++
++#ifdef _WIN32
++typedef DWORD WRes;
++#else
++typedef int WRes;
++#endif
++
++#ifndef RINOK
++#define RINOK(x) { int __result__ = (x); if (__result__ != 0) return __result__; }
++#endif
++
++typedef unsigned char Byte;
++typedef short Int16;
++typedef unsigned short UInt16;
++
++#ifdef _LZMA_UINT32_IS_ULONG
++typedef long Int32;
++typedef unsigned long UInt32;
++#else
++typedef int Int32;
++typedef unsigned int UInt32;
++#endif
++
++#ifdef _SZ_NO_INT_64
++
++/* define _SZ_NO_INT_64, if your compiler doesn't support 64-bit integers.
++   NOTES: Some code will work incorrectly in that case! */
++
++typedef long Int64;
++typedef unsigned long UInt64;
++
++#else
++
++#if defined(_MSC_VER) || defined(__BORLANDC__)
++typedef __int64 Int64;
++typedef unsigned __int64 UInt64;
++#else
++typedef long long int Int64;
++typedef unsigned long long int UInt64;
++#endif
++
++#endif
++
++#ifdef _LZMA_NO_SYSTEM_SIZE_T
++typedef UInt32 SizeT;
++#else
++typedef size_t SizeT;
++#endif
++
++typedef int Bool;
++#define True 1
++#define False 0
++
++
++#ifdef _WIN32
++#define MY_STD_CALL __stdcall
++#else
++#define MY_STD_CALL
++#endif
++
++#ifdef _MSC_VER
++
++#if _MSC_VER >= 1300
++#define MY_NO_INLINE __declspec(noinline)
++#else
++#define MY_NO_INLINE
++#endif
++
++#define MY_CDECL __cdecl
++#define MY_FAST_CALL __fastcall
++
++#else
++
++#define MY_CDECL
++#define MY_FAST_CALL
++
++#endif
++
++
++/* The following interfaces use first parameter as pointer to structure */
++
++typedef struct
++{
++  SRes (*Read)(void *p, void *buf, size_t *size);
++    /* if (input(*size) != 0 && output(*size) == 0) means end_of_stream.
++       (output(*size) < input(*size)) is allowed */
++} ISeqInStream;
++
++/* it can return SZ_ERROR_INPUT_EOF */
++SRes SeqInStream_Read(ISeqInStream *stream, void *buf, size_t size);
++SRes SeqInStream_Read2(ISeqInStream *stream, void *buf, size_t size, SRes errorType);
++SRes SeqInStream_ReadByte(ISeqInStream *stream, Byte *buf);
++
++typedef struct
++{
++  size_t (*Write)(void *p, const void *buf, size_t size);
++    /* Returns: result - the number of actually written bytes.
++       (result < size) means error */
++} ISeqOutStream;
++
++typedef enum
++{
++  SZ_SEEK_SET = 0,
++  SZ_SEEK_CUR = 1,
++  SZ_SEEK_END = 2
++} ESzSeek;
++
++typedef struct
++{
++  SRes (*Read)(void *p, void *buf, size_t *size);  /* same as ISeqInStream::Read */
++  SRes (*Seek)(void *p, Int64 *pos, ESzSeek origin);
++} ISeekInStream;
++
++typedef struct
++{
++  SRes (*Look)(void *p, void **buf, size_t *size);
++    /* if (input(*size) != 0 && output(*size) == 0) means end_of_stream.
++       (output(*size) > input(*size)) is not allowed
++       (output(*size) < input(*size)) is allowed */
++  SRes (*Skip)(void *p, size_t offset);
++    /* offset must be <= output(*size) of Look */
++
++  SRes (*Read)(void *p, void *buf, size_t *size);
++    /* reads directly (without buffer). It's same as ISeqInStream::Read */
++  SRes (*Seek)(void *p, Int64 *pos, ESzSeek origin);
++} ILookInStream;
++
++SRes LookInStream_LookRead(ILookInStream *stream, void *buf, size_t *size);
++SRes LookInStream_SeekTo(ILookInStream *stream, UInt64 offset);
++
++/* reads via ILookInStream::Read */
++SRes LookInStream_Read2(ILookInStream *stream, void *buf, size_t size, SRes errorType);
++SRes LookInStream_Read(ILookInStream *stream, void *buf, size_t size);
++
++#define LookToRead_BUF_SIZE (1 << 14)
++
++typedef struct
++{
++  ILookInStream s;
++  ISeekInStream *realStream;
++  size_t pos;
++  size_t size;
++  Byte buf[LookToRead_BUF_SIZE];
++} CLookToRead;
++
++void LookToRead_CreateVTable(CLookToRead *p, int lookahead);
++void LookToRead_Init(CLookToRead *p);
++
++typedef struct
++{
++  ISeqInStream s;
++  ILookInStream *realStream;
++} CSecToLook;
++
++void SecToLook_CreateVTable(CSecToLook *p);
++
++typedef struct
++{
++  ISeqInStream s;
++  ILookInStream *realStream;
++} CSecToRead;
++
++void SecToRead_CreateVTable(CSecToRead *p);
++
++typedef struct
++{
++  SRes (*Progress)(void *p, UInt64 inSize, UInt64 outSize);
++    /* Returns: result. (result != SZ_OK) means break.
++       Value (UInt64)(Int64)-1 for size means unknown value. */
++} ICompressProgress;
++
++typedef struct
++{
++  void *(*Alloc)(void *p, size_t size);
++  void (*Free)(void *p, void *address); /* address can be 0 */
++} ISzAlloc;
++
++#define IAlloc_Alloc(p, size) (p)->Alloc((p), size)
++#define IAlloc_Free(p, a) (p)->Free((p), a)
++
++EXTERN_C_END
++
++#endif
+--- a/lib/Kconfig
++++ b/lib/Kconfig
+@@ -227,6 +227,12 @@ config LZ4_DECOMPRESS
+ 
+ source "lib/xz/Kconfig"
+ 
++config LZMA_COMPRESS
++    tristate
++
++config LZMA_DECOMPRESS
++    tristate
++
+ #
+ # These all provide a common interface (hence the apparent duplication with
+ # ZLIB_INFLATE; DECOMPRESS_GZIP is just a wrapper.)
+--- a/lib/Makefile
++++ b/lib/Makefile
+@@ -2,6 +2,16 @@
+ # Makefile for some libs needed in the kernel.
+ #
+ 
++ifdef CONFIG_JFFS2_ZLIB
++	CONFIG_ZLIB_INFLATE:=y
++	CONFIG_ZLIB_DEFLATE:=y
++endif
++
++ifdef CONFIG_JFFS2_LZMA
++	CONFIG_LZMA_DECOMPRESS:=y
++	CONFIG_LZMA_COMPRESS:=y
++endif
++
+ ifdef CONFIG_FUNCTION_TRACER
+ ORIG_CFLAGS := $(KBUILD_CFLAGS)
+ KBUILD_CFLAGS = $(subst -pg,,$(ORIG_CFLAGS))
+@@ -85,6 +95,8 @@ obj-$(CONFIG_LZ4HC_COMPRESS) += lz4/
+ obj-$(CONFIG_LZ4_DECOMPRESS) += lz4/
+ obj-$(CONFIG_XZ_DEC) += xz/
+ obj-$(CONFIG_RAID6_PQ) += raid6/
++obj-$(CONFIG_LZMA_COMPRESS) += lzma/
++obj-$(CONFIG_LZMA_DECOMPRESS) += lzma/
+ 
+ lib-$(CONFIG_DECOMPRESS_GZIP) += decompress_inflate.o
+ lib-$(CONFIG_DECOMPRESS_BZIP2) += decompress_bunzip2.o
+--- /dev/null
++++ b/lib/lzma/LzFind.c
+@@ -0,0 +1,761 @@
++/* LzFind.c -- Match finder for LZ algorithms
++2009-04-22 : Igor Pavlov : Public domain */
++
++#include <string.h>
++
++#include "LzFind.h"
++#include "LzHash.h"
++
++#define kEmptyHashValue 0
++#define kMaxValForNormalize ((UInt32)0xFFFFFFFF)
++#define kNormalizeStepMin (1 << 10) /* it must be power of 2 */
++#define kNormalizeMask (~(kNormalizeStepMin - 1))
++#define kMaxHistorySize ((UInt32)3 << 30)
++
++#define kStartMaxLen 3
++
++static void LzInWindow_Free(CMatchFinder *p, ISzAlloc *alloc)
++{
++  if (!p->directInput)
++  {
++    alloc->Free(alloc, p->bufferBase);
++    p->bufferBase = 0;
++  }
++}
++
++/* keepSizeBefore + keepSizeAfter + keepSizeReserv must be < 4G) */
++
++static int LzInWindow_Create(CMatchFinder *p, UInt32 keepSizeReserv, ISzAlloc *alloc)
++{
++  UInt32 blockSize = p->keepSizeBefore + p->keepSizeAfter + keepSizeReserv;
++  if (p->directInput)
++  {
++    p->blockSize = blockSize;
++    return 1;
++  }
++  if (p->bufferBase == 0 || p->blockSize != blockSize)
++  {
++    LzInWindow_Free(p, alloc);
++    p->blockSize = blockSize;
++    p->bufferBase = (Byte *)alloc->Alloc(alloc, (size_t)blockSize);
++  }
++  return (p->bufferBase != 0);
++}
++
++Byte *MatchFinder_GetPointerToCurrentPos(CMatchFinder *p) { return p->buffer; }
++Byte MatchFinder_GetIndexByte(CMatchFinder *p, Int32 index) { return p->buffer[index]; }
++
++UInt32 MatchFinder_GetNumAvailableBytes(CMatchFinder *p) { return p->streamPos - p->pos; }
++
++void MatchFinder_ReduceOffsets(CMatchFinder *p, UInt32 subValue)
++{
++  p->posLimit -= subValue;
++  p->pos -= subValue;
++  p->streamPos -= subValue;
++}
++
++static void MatchFinder_ReadBlock(CMatchFinder *p)
++{
++  if (p->streamEndWasReached || p->result != SZ_OK)
++    return;
++  if (p->directInput)
++  {
++    UInt32 curSize = 0xFFFFFFFF - p->streamPos;
++    if (curSize > p->directInputRem)
++      curSize = (UInt32)p->directInputRem;
++    p->directInputRem -= curSize;
++    p->streamPos += curSize;
++    if (p->directInputRem == 0)
++      p->streamEndWasReached = 1;
++    return;
++  }
++  for (;;)
++  {
++    Byte *dest = p->buffer + (p->streamPos - p->pos);
++    size_t size = (p->bufferBase + p->blockSize - dest);
++    if (size == 0)
++      return;
++    p->result = p->stream->Read(p->stream, dest, &size);
++    if (p->result != SZ_OK)
++      return;
++    if (size == 0)
++    {
++      p->streamEndWasReached = 1;
++      return;
++    }
++    p->streamPos += (UInt32)size;
++    if (p->streamPos - p->pos > p->keepSizeAfter)
++      return;
++  }
++}
++
++void MatchFinder_MoveBlock(CMatchFinder *p)
++{
++  memmove(p->bufferBase,
++    p->buffer - p->keepSizeBefore,
++    (size_t)(p->streamPos - p->pos + p->keepSizeBefore));
++  p->buffer = p->bufferBase + p->keepSizeBefore;
++}
++
++int MatchFinder_NeedMove(CMatchFinder *p)
++{
++  if (p->directInput)
++    return 0;
++  /* if (p->streamEndWasReached) return 0; */
++  return ((size_t)(p->bufferBase + p->blockSize - p->buffer) <= p->keepSizeAfter);
++}
++
++void MatchFinder_ReadIfRequired(CMatchFinder *p)
++{
++  if (p->streamEndWasReached)
++    return;
++  if (p->keepSizeAfter >= p->streamPos - p->pos)
++    MatchFinder_ReadBlock(p);
++}
++
++static void MatchFinder_CheckAndMoveAndRead(CMatchFinder *p)
++{
++  if (MatchFinder_NeedMove(p))
++    MatchFinder_MoveBlock(p);
++  MatchFinder_ReadBlock(p);
++}
++
++static void MatchFinder_SetDefaultSettings(CMatchFinder *p)
++{
++  p->cutValue = 32;
++  p->btMode = 1;
++  p->numHashBytes = 4;
++  p->bigHash = 0;
++}
++
++#define kCrcPoly 0xEDB88320
++
++void MatchFinder_Construct(CMatchFinder *p)
++{
++  UInt32 i;
++  p->bufferBase = 0;
++  p->directInput = 0;
++  p->hash = 0;
++  MatchFinder_SetDefaultSettings(p);
++
++  for (i = 0; i < 256; i++)
++  {
++    UInt32 r = i;
++    int j;
++    for (j = 0; j < 8; j++)
++      r = (r >> 1) ^ (kCrcPoly & ~((r & 1) - 1));
++    p->crc[i] = r;
++  }
++}
++
++static void MatchFinder_FreeThisClassMemory(CMatchFinder *p, ISzAlloc *alloc)
++{
++  alloc->Free(alloc, p->hash);
++  p->hash = 0;
++}
++
++void MatchFinder_Free(CMatchFinder *p, ISzAlloc *alloc)
++{
++  MatchFinder_FreeThisClassMemory(p, alloc);
++  LzInWindow_Free(p, alloc);
++}
++
++static CLzRef* AllocRefs(UInt32 num, ISzAlloc *alloc)
++{
++  size_t sizeInBytes = (size_t)num * sizeof(CLzRef);
++  if (sizeInBytes / sizeof(CLzRef) != num)
++    return 0;
++  return (CLzRef *)alloc->Alloc(alloc, sizeInBytes);
++}
++
++int MatchFinder_Create(CMatchFinder *p, UInt32 historySize,
++    UInt32 keepAddBufferBefore, UInt32 matchMaxLen, UInt32 keepAddBufferAfter,
++    ISzAlloc *alloc)
++{
++  UInt32 sizeReserv;
++  if (historySize > kMaxHistorySize)
++  {
++    MatchFinder_Free(p, alloc);
++    return 0;
++  }
++  sizeReserv = historySize >> 1;
++  if (historySize > ((UInt32)2 << 30))
++    sizeReserv = historySize >> 2;
++  sizeReserv += (keepAddBufferBefore + matchMaxLen + keepAddBufferAfter) / 2 + (1 << 19);
++
++  p->keepSizeBefore = historySize + keepAddBufferBefore + 1;
++  p->keepSizeAfter = matchMaxLen + keepAddBufferAfter;
++  /* we need one additional byte, since we use MoveBlock after pos++ and before dictionary using */
++  if (LzInWindow_Create(p, sizeReserv, alloc))
++  {
++    UInt32 newCyclicBufferSize = historySize + 1;
++    UInt32 hs;
++    p->matchMaxLen = matchMaxLen;
++    {
++      p->fixedHashSize = 0;
++      if (p->numHashBytes == 2)
++        hs = (1 << 16) - 1;
++      else
++      {
++        hs = historySize - 1;
++        hs |= (hs >> 1);
++        hs |= (hs >> 2);
++        hs |= (hs >> 4);
++        hs |= (hs >> 8);
++        hs >>= 1;
++        hs |= 0xFFFF; /* don't change it! It's required for Deflate */
++        if (hs > (1 << 24))
++        {
++          if (p->numHashBytes == 3)
++            hs = (1 << 24) - 1;
++          else
++            hs >>= 1;
++        }
++      }
++      p->hashMask = hs;
++      hs++;
++      if (p->numHashBytes > 2) p->fixedHashSize += kHash2Size;
++      if (p->numHashBytes > 3) p->fixedHashSize += kHash3Size;
++      if (p->numHashBytes > 4) p->fixedHashSize += kHash4Size;
++      hs += p->fixedHashSize;
++    }
++
++    {
++      UInt32 prevSize = p->hashSizeSum + p->numSons;
++      UInt32 newSize;
++      p->historySize = historySize;
++      p->hashSizeSum = hs;
++      p->cyclicBufferSize = newCyclicBufferSize;
++      p->numSons = (p->btMode ? newCyclicBufferSize * 2 : newCyclicBufferSize);
++      newSize = p->hashSizeSum + p->numSons;
++      if (p->hash != 0 && prevSize == newSize)
++        return 1;
++      MatchFinder_FreeThisClassMemory(p, alloc);
++      p->hash = AllocRefs(newSize, alloc);
++      if (p->hash != 0)
++      {
++        p->son = p->hash + p->hashSizeSum;
++        return 1;
++      }
++    }
++  }
++  MatchFinder_Free(p, alloc);
++  return 0;
++}
++
++static void MatchFinder_SetLimits(CMatchFinder *p)
++{
++  UInt32 limit = kMaxValForNormalize - p->pos;
++  UInt32 limit2 = p->cyclicBufferSize - p->cyclicBufferPos;
++  if (limit2 < limit)
++    limit = limit2;
++  limit2 = p->streamPos - p->pos;
++  if (limit2 <= p->keepSizeAfter)
++  {
++    if (limit2 > 0)
++      limit2 = 1;
++  }
++  else
++    limit2 -= p->keepSizeAfter;
++  if (limit2 < limit)
++    limit = limit2;
++  {
++    UInt32 lenLimit = p->streamPos - p->pos;
++    if (lenLimit > p->matchMaxLen)
++      lenLimit = p->matchMaxLen;
++    p->lenLimit = lenLimit;
++  }
++  p->posLimit = p->pos + limit;
++}
++
++void MatchFinder_Init(CMatchFinder *p)
++{
++  UInt32 i;
++  for (i = 0; i < p->hashSizeSum; i++)
++    p->hash[i] = kEmptyHashValue;
++  p->cyclicBufferPos = 0;
++  p->buffer = p->bufferBase;
++  p->pos = p->streamPos = p->cyclicBufferSize;
++  p->result = SZ_OK;
++  p->streamEndWasReached = 0;
++  MatchFinder_ReadBlock(p);
++  MatchFinder_SetLimits(p);
++}
++
++static UInt32 MatchFinder_GetSubValue(CMatchFinder *p)
++{
++  return (p->pos - p->historySize - 1) & kNormalizeMask;
++}
++
++void MatchFinder_Normalize3(UInt32 subValue, CLzRef *items, UInt32 numItems)
++{
++  UInt32 i;
++  for (i = 0; i < numItems; i++)
++  {
++    UInt32 value = items[i];
++    if (value <= subValue)
++      value = kEmptyHashValue;
++    else
++      value -= subValue;
++    items[i] = value;
++  }
++}
++
++static void MatchFinder_Normalize(CMatchFinder *p)
++{
++  UInt32 subValue = MatchFinder_GetSubValue(p);
++  MatchFinder_Normalize3(subValue, p->hash, p->hashSizeSum + p->numSons);
++  MatchFinder_ReduceOffsets(p, subValue);
++}
++
++static void MatchFinder_CheckLimits(CMatchFinder *p)
++{
++  if (p->pos == kMaxValForNormalize)
++    MatchFinder_Normalize(p);
++  if (!p->streamEndWasReached && p->keepSizeAfter == p->streamPos - p->pos)
++    MatchFinder_CheckAndMoveAndRead(p);
++  if (p->cyclicBufferPos == p->cyclicBufferSize)
++    p->cyclicBufferPos = 0;
++  MatchFinder_SetLimits(p);
++}
++
++static UInt32 * Hc_GetMatchesSpec(UInt32 lenLimit, UInt32 curMatch, UInt32 pos, const Byte *cur, CLzRef *son,
++    UInt32 _cyclicBufferPos, UInt32 _cyclicBufferSize, UInt32 cutValue,
++    UInt32 *distances, UInt32 maxLen)
++{
++  son[_cyclicBufferPos] = curMatch;
++  for (;;)
++  {
++    UInt32 delta = pos - curMatch;
++    if (cutValue-- == 0 || delta >= _cyclicBufferSize)
++      return distances;
++    {
++      const Byte *pb = cur - delta;
++      curMatch = son[_cyclicBufferPos - delta + ((delta > _cyclicBufferPos) ? _cyclicBufferSize : 0)];
++      if (pb[maxLen] == cur[maxLen] && *pb == *cur)
++      {
++        UInt32 len = 0;
++        while (++len != lenLimit)
++          if (pb[len] != cur[len])
++            break;
++        if (maxLen < len)
++        {
++          *distances++ = maxLen = len;
++          *distances++ = delta - 1;
++          if (len == lenLimit)
++            return distances;
++        }
++      }
++    }
++  }
++}
++
++UInt32 * GetMatchesSpec1(UInt32 lenLimit, UInt32 curMatch, UInt32 pos, const Byte *cur, CLzRef *son,
++    UInt32 _cyclicBufferPos, UInt32 _cyclicBufferSize, UInt32 cutValue,
++    UInt32 *distances, UInt32 maxLen)
++{
++  CLzRef *ptr0 = son + (_cyclicBufferPos << 1) + 1;
++  CLzRef *ptr1 = son + (_cyclicBufferPos << 1);
++  UInt32 len0 = 0, len1 = 0;
++  for (;;)
++  {
++    UInt32 delta = pos - curMatch;
++    if (cutValue-- == 0 || delta >= _cyclicBufferSize)
++    {
++      *ptr0 = *ptr1 = kEmptyHashValue;
++      return distances;
++    }
++    {
++      CLzRef *pair = son + ((_cyclicBufferPos - delta + ((delta > _cyclicBufferPos) ? _cyclicBufferSize : 0)) << 1);
++      const Byte *pb = cur - delta;
++      UInt32 len = (len0 < len1 ? len0 : len1);
++      if (pb[len] == cur[len])
++      {
++        if (++len != lenLimit && pb[len] == cur[len])
++          while (++len != lenLimit)
++            if (pb[len] != cur[len])
++              break;
++        if (maxLen < len)
++        {
++          *distances++ = maxLen = len;
++          *distances++ = delta - 1;
++          if (len == lenLimit)
++          {
++            *ptr1 = pair[0];
++            *ptr0 = pair[1];
++            return distances;
++          }
++        }
++      }
++      if (pb[len] < cur[len])
++      {
++        *ptr1 = curMatch;
++        ptr1 = pair + 1;
++        curMatch = *ptr1;
++        len1 = len;
++      }
++      else
++      {
++        *ptr0 = curMatch;
++        ptr0 = pair;
++        curMatch = *ptr0;
++        len0 = len;
++      }
++    }
++  }
++}
++
++static void SkipMatchesSpec(UInt32 lenLimit, UInt32 curMatch, UInt32 pos, const Byte *cur, CLzRef *son,
++    UInt32 _cyclicBufferPos, UInt32 _cyclicBufferSize, UInt32 cutValue)
++{
++  CLzRef *ptr0 = son + (_cyclicBufferPos << 1) + 1;
++  CLzRef *ptr1 = son + (_cyclicBufferPos << 1);
++  UInt32 len0 = 0, len1 = 0;
++  for (;;)
++  {
++    UInt32 delta = pos - curMatch;
++    if (cutValue-- == 0 || delta >= _cyclicBufferSize)
++    {
++      *ptr0 = *ptr1 = kEmptyHashValue;
++      return;
++    }
++    {
++      CLzRef *pair = son + ((_cyclicBufferPos - delta + ((delta > _cyclicBufferPos) ? _cyclicBufferSize : 0)) << 1);
++      const Byte *pb = cur - delta;
++      UInt32 len = (len0 < len1 ? len0 : len1);
++      if (pb[len] == cur[len])
++      {
++        while (++len != lenLimit)
++          if (pb[len] != cur[len])
++            break;
++        {
++          if (len == lenLimit)
++          {
++            *ptr1 = pair[0];
++            *ptr0 = pair[1];
++            return;
++          }
++        }
++      }
++      if (pb[len] < cur[len])
++      {
++        *ptr1 = curMatch;
++        ptr1 = pair + 1;
++        curMatch = *ptr1;
++        len1 = len;
++      }
++      else
++      {
++        *ptr0 = curMatch;
++        ptr0 = pair;
++        curMatch = *ptr0;
++        len0 = len;
++      }
++    }
++  }
++}
++
++#define MOVE_POS \
++  ++p->cyclicBufferPos; \
++  p->buffer++; \
++  if (++p->pos == p->posLimit) MatchFinder_CheckLimits(p);
++
++#define MOVE_POS_RET MOVE_POS return offset;
++
++static void MatchFinder_MovePos(CMatchFinder *p) { MOVE_POS; }
++
++#define GET_MATCHES_HEADER2(minLen, ret_op) \
++  UInt32 lenLimit; UInt32 hashValue; const Byte *cur; UInt32 curMatch; \
++  lenLimit = p->lenLimit; { if (lenLimit < minLen) { MatchFinder_MovePos(p); ret_op; }} \
++  cur = p->buffer;
++
++#define GET_MATCHES_HEADER(minLen) GET_MATCHES_HEADER2(minLen, return 0)
++#define SKIP_HEADER(minLen)        GET_MATCHES_HEADER2(minLen, continue)
++
++#define MF_PARAMS(p) p->pos, p->buffer, p->son, p->cyclicBufferPos, p->cyclicBufferSize, p->cutValue
++
++#define GET_MATCHES_FOOTER(offset, maxLen) \
++  offset = (UInt32)(GetMatchesSpec1(lenLimit, curMatch, MF_PARAMS(p), \
++  distances + offset, maxLen) - distances); MOVE_POS_RET;
++
++#define SKIP_FOOTER \
++  SkipMatchesSpec(lenLimit, curMatch, MF_PARAMS(p)); MOVE_POS;
++
++static UInt32 Bt2_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances)
++{
++  UInt32 offset;
++  GET_MATCHES_HEADER(2)
++  HASH2_CALC;
++  curMatch = p->hash[hashValue];
++  p->hash[hashValue] = p->pos;
++  offset = 0;
++  GET_MATCHES_FOOTER(offset, 1)
++}
++
++UInt32 Bt3Zip_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances)
++{
++  UInt32 offset;
++  GET_MATCHES_HEADER(3)
++  HASH_ZIP_CALC;
++  curMatch = p->hash[hashValue];
++  p->hash[hashValue] = p->pos;
++  offset = 0;
++  GET_MATCHES_FOOTER(offset, 2)
++}
++
++static UInt32 Bt3_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances)
++{
++  UInt32 hash2Value, delta2, maxLen, offset;
++  GET_MATCHES_HEADER(3)
++
++  HASH3_CALC;
++
++  delta2 = p->pos - p->hash[hash2Value];
++  curMatch = p->hash[kFix3HashSize + hashValue];
++  
++  p->hash[hash2Value] =
++  p->hash[kFix3HashSize + hashValue] = p->pos;
++
++
++  maxLen = 2;
++  offset = 0;
++  if (delta2 < p->cyclicBufferSize && *(cur - delta2) == *cur)
++  {
++    for (; maxLen != lenLimit; maxLen++)
++      if (cur[(ptrdiff_t)maxLen - delta2] != cur[maxLen])
++        break;
++    distances[0] = maxLen;
++    distances[1] = delta2 - 1;
++    offset = 2;
++    if (maxLen == lenLimit)
++    {
++      SkipMatchesSpec(lenLimit, curMatch, MF_PARAMS(p));
++      MOVE_POS_RET;
++    }
++  }
++  GET_MATCHES_FOOTER(offset, maxLen)
++}
++
++static UInt32 Bt4_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances)
++{
++  UInt32 hash2Value, hash3Value, delta2, delta3, maxLen, offset;
++  GET_MATCHES_HEADER(4)
++
++  HASH4_CALC;
++
++  delta2 = p->pos - p->hash[                hash2Value];
++  delta3 = p->pos - p->hash[kFix3HashSize + hash3Value];
++  curMatch = p->hash[kFix4HashSize + hashValue];
++  
++  p->hash[                hash2Value] =
++  p->hash[kFix3HashSize + hash3Value] =
++  p->hash[kFix4HashSize + hashValue] = p->pos;
++
++  maxLen = 1;
++  offset = 0;
++  if (delta2 < p->cyclicBufferSize && *(cur - delta2) == *cur)
++  {
++    distances[0] = maxLen = 2;
++    distances[1] = delta2 - 1;
++    offset = 2;
++  }
++  if (delta2 != delta3 && delta3 < p->cyclicBufferSize && *(cur - delta3) == *cur)
++  {
++    maxLen = 3;
++    distances[offset + 1] = delta3 - 1;
++    offset += 2;
++    delta2 = delta3;
++  }
++  if (offset != 0)
++  {
++    for (; maxLen != lenLimit; maxLen++)
++      if (cur[(ptrdiff_t)maxLen - delta2] != cur[maxLen])
++        break;
++    distances[offset - 2] = maxLen;
++    if (maxLen == lenLimit)
++    {
++      SkipMatchesSpec(lenLimit, curMatch, MF_PARAMS(p));
++      MOVE_POS_RET;
++    }
++  }
++  if (maxLen < 3)
++    maxLen = 3;
++  GET_MATCHES_FOOTER(offset, maxLen)
++}
++
++static UInt32 Hc4_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances)
++{
++  UInt32 hash2Value, hash3Value, delta2, delta3, maxLen, offset;
++  GET_MATCHES_HEADER(4)
++
++  HASH4_CALC;
++
++  delta2 = p->pos - p->hash[                hash2Value];
++  delta3 = p->pos - p->hash[kFix3HashSize + hash3Value];
++  curMatch = p->hash[kFix4HashSize + hashValue];
++
++  p->hash[                hash2Value] =
++  p->hash[kFix3HashSize + hash3Value] =
++  p->hash[kFix4HashSize + hashValue] = p->pos;
++
++  maxLen = 1;
++  offset = 0;
++  if (delta2 < p->cyclicBufferSize && *(cur - delta2) == *cur)
++  {
++    distances[0] = maxLen = 2;
++    distances[1] = delta2 - 1;
++    offset = 2;
++  }
++  if (delta2 != delta3 && delta3 < p->cyclicBufferSize && *(cur - delta3) == *cur)
++  {
++    maxLen = 3;
++    distances[offset + 1] = delta3 - 1;
++    offset += 2;
++    delta2 = delta3;
++  }
++  if (offset != 0)
++  {
++    for (; maxLen != lenLimit; maxLen++)
++      if (cur[(ptrdiff_t)maxLen - delta2] != cur[maxLen])
++        break;
++    distances[offset - 2] = maxLen;
++    if (maxLen == lenLimit)
++    {
++      p->son[p->cyclicBufferPos] = curMatch;
++      MOVE_POS_RET;
++    }
++  }
++  if (maxLen < 3)
++    maxLen = 3;
++  offset = (UInt32)(Hc_GetMatchesSpec(lenLimit, curMatch, MF_PARAMS(p),
++    distances + offset, maxLen) - (distances));
++  MOVE_POS_RET
++}
++
++UInt32 Hc3Zip_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances)
++{
++  UInt32 offset;
++  GET_MATCHES_HEADER(3)
++  HASH_ZIP_CALC;
++  curMatch = p->hash[hashValue];
++  p->hash[hashValue] = p->pos;
++  offset = (UInt32)(Hc_GetMatchesSpec(lenLimit, curMatch, MF_PARAMS(p),
++    distances, 2) - (distances));
++  MOVE_POS_RET
++}
++
++static void Bt2_MatchFinder_Skip(CMatchFinder *p, UInt32 num)
++{
++  do
++  {
++    SKIP_HEADER(2)
++    HASH2_CALC;
++    curMatch = p->hash[hashValue];
++    p->hash[hashValue] = p->pos;
++    SKIP_FOOTER
++  }
++  while (--num != 0);
++}
++
++void Bt3Zip_MatchFinder_Skip(CMatchFinder *p, UInt32 num)
++{
++  do
++  {
++    SKIP_HEADER(3)
++    HASH_ZIP_CALC;
++    curMatch = p->hash[hashValue];
++    p->hash[hashValue] = p->pos;
++    SKIP_FOOTER
++  }
++  while (--num != 0);
++}
++
++static void Bt3_MatchFinder_Skip(CMatchFinder *p, UInt32 num)
++{
++  do
++  {
++    UInt32 hash2Value;
++    SKIP_HEADER(3)
++    HASH3_CALC;
++    curMatch = p->hash[kFix3HashSize + hashValue];
++    p->hash[hash2Value] =
++    p->hash[kFix3HashSize + hashValue] = p->pos;
++    SKIP_FOOTER
++  }
++  while (--num != 0);
++}
++
++static void Bt4_MatchFinder_Skip(CMatchFinder *p, UInt32 num)
++{
++  do
++  {
++    UInt32 hash2Value, hash3Value;
++    SKIP_HEADER(4)
++    HASH4_CALC;
++    curMatch = p->hash[kFix4HashSize + hashValue];
++    p->hash[                hash2Value] =
++    p->hash[kFix3HashSize + hash3Value] = p->pos;
++    p->hash[kFix4HashSize + hashValue] = p->pos;
++    SKIP_FOOTER
++  }
++  while (--num != 0);
++}
++
++static void Hc4_MatchFinder_Skip(CMatchFinder *p, UInt32 num)
++{
++  do
++  {
++    UInt32 hash2Value, hash3Value;
++    SKIP_HEADER(4)
++    HASH4_CALC;
++    curMatch = p->hash[kFix4HashSize + hashValue];
++    p->hash[                hash2Value] =
++    p->hash[kFix3HashSize + hash3Value] =
++    p->hash[kFix4HashSize + hashValue] = p->pos;
++    p->son[p->cyclicBufferPos] = curMatch;
++    MOVE_POS
++  }
++  while (--num != 0);
++}
++
++void Hc3Zip_MatchFinder_Skip(CMatchFinder *p, UInt32 num)
++{
++  do
++  {
++    SKIP_HEADER(3)
++    HASH_ZIP_CALC;
++    curMatch = p->hash[hashValue];
++    p->hash[hashValue] = p->pos;
++    p->son[p->cyclicBufferPos] = curMatch;
++    MOVE_POS
++  }
++  while (--num != 0);
++}
++
++void MatchFinder_CreateVTable(CMatchFinder *p, IMatchFinder *vTable)
++{
++  vTable->Init = (Mf_Init_Func)MatchFinder_Init;
++  vTable->GetIndexByte = (Mf_GetIndexByte_Func)MatchFinder_GetIndexByte;
++  vTable->GetNumAvailableBytes = (Mf_GetNumAvailableBytes_Func)MatchFinder_GetNumAvailableBytes;
++  vTable->GetPointerToCurrentPos = (Mf_GetPointerToCurrentPos_Func)MatchFinder_GetPointerToCurrentPos;
++  if (!p->btMode)
++  {
++    vTable->GetMatches = (Mf_GetMatches_Func)Hc4_MatchFinder_GetMatches;
++    vTable->Skip = (Mf_Skip_Func)Hc4_MatchFinder_Skip;
++  }
++  else if (p->numHashBytes == 2)
++  {
++    vTable->GetMatches = (Mf_GetMatches_Func)Bt2_MatchFinder_GetMatches;
++    vTable->Skip = (Mf_Skip_Func)Bt2_MatchFinder_Skip;
++  }
++  else if (p->numHashBytes == 3)
++  {
++    vTable->GetMatches = (Mf_GetMatches_Func)Bt3_MatchFinder_GetMatches;
++    vTable->Skip = (Mf_Skip_Func)Bt3_MatchFinder_Skip;
++  }
++  else
++  {
++    vTable->GetMatches = (Mf_GetMatches_Func)Bt4_MatchFinder_GetMatches;
++    vTable->Skip = (Mf_Skip_Func)Bt4_MatchFinder_Skip;
++  }
++}
+--- /dev/null
++++ b/lib/lzma/LzmaDec.c
+@@ -0,0 +1,999 @@
++/* LzmaDec.c -- LZMA Decoder
++2009-09-20 : Igor Pavlov : Public domain */
++
++#include "LzmaDec.h"
++
++#include <string.h>
++
++#define kNumTopBits 24
++#define kTopValue ((UInt32)1 << kNumTopBits)
++
++#define kNumBitModelTotalBits 11
++#define kBitModelTotal (1 << kNumBitModelTotalBits)
++#define kNumMoveBits 5
++
++#define RC_INIT_SIZE 5
++
++#define NORMALIZE if (range < kTopValue) { range <<= 8; code = (code << 8) | (*buf++); }
++
++#define IF_BIT_0(p) ttt = *(p); NORMALIZE; bound = (range >> kNumBitModelTotalBits) * ttt; if (code < bound)
++#define UPDATE_0(p) range = bound; *(p) = (CLzmaProb)(ttt + ((kBitModelTotal - ttt) >> kNumMoveBits));
++#define UPDATE_1(p) range -= bound; code -= bound; *(p) = (CLzmaProb)(ttt - (ttt >> kNumMoveBits));
++#define GET_BIT2(p, i, A0, A1) IF_BIT_0(p) \
++  { UPDATE_0(p); i = (i + i); A0; } else \
++  { UPDATE_1(p); i = (i + i) + 1; A1; }
++#define GET_BIT(p, i) GET_BIT2(p, i, ; , ;)
++
++#define TREE_GET_BIT(probs, i) { GET_BIT((probs + i), i); }
++#define TREE_DECODE(probs, limit, i) \
++  { i = 1; do { TREE_GET_BIT(probs, i); } while (i < limit); i -= limit; }
++
++/* #define _LZMA_SIZE_OPT */
++
++#ifdef _LZMA_SIZE_OPT
++#define TREE_6_DECODE(probs, i) TREE_DECODE(probs, (1 << 6), i)
++#else
++#define TREE_6_DECODE(probs, i) \
++  { i = 1; \
++  TREE_GET_BIT(probs, i); \
++  TREE_GET_BIT(probs, i); \
++  TREE_GET_BIT(probs, i); \
++  TREE_GET_BIT(probs, i); \
++  TREE_GET_BIT(probs, i); \
++  TREE_GET_BIT(probs, i); \
++  i -= 0x40; }
++#endif
++
++#define NORMALIZE_CHECK if (range < kTopValue) { if (buf >= bufLimit) return DUMMY_ERROR; range <<= 8; code = (code << 8) | (*buf++); }
++
++#define IF_BIT_0_CHECK(p) ttt = *(p); NORMALIZE_CHECK; bound = (range >> kNumBitModelTotalBits) * ttt; if (code < bound)
++#define UPDATE_0_CHECK range = bound;
++#define UPDATE_1_CHECK range -= bound; code -= bound;
++#define GET_BIT2_CHECK(p, i, A0, A1) IF_BIT_0_CHECK(p) \
++  { UPDATE_0_CHECK; i = (i + i); A0; } else \
++  { UPDATE_1_CHECK; i = (i + i) + 1; A1; }
++#define GET_BIT_CHECK(p, i) GET_BIT2_CHECK(p, i, ; , ;)
++#define TREE_DECODE_CHECK(probs, limit, i) \
++  { i = 1; do { GET_BIT_CHECK(probs + i, i) } while (i < limit); i -= limit; }
++
++
++#define kNumPosBitsMax 4
++#define kNumPosStatesMax (1 << kNumPosBitsMax)
++
++#define kLenNumLowBits 3
++#define kLenNumLowSymbols (1 << kLenNumLowBits)
++#define kLenNumMidBits 3
++#define kLenNumMidSymbols (1 << kLenNumMidBits)
++#define kLenNumHighBits 8
++#define kLenNumHighSymbols (1 << kLenNumHighBits)
++
++#define LenChoice 0
++#define LenChoice2 (LenChoice + 1)
++#define LenLow (LenChoice2 + 1)
++#define LenMid (LenLow + (kNumPosStatesMax << kLenNumLowBits))
++#define LenHigh (LenMid + (kNumPosStatesMax << kLenNumMidBits))
++#define kNumLenProbs (LenHigh + kLenNumHighSymbols)
++
++
++#define kNumStates 12
++#define kNumLitStates 7
++
++#define kStartPosModelIndex 4
++#define kEndPosModelIndex 14
++#define kNumFullDistances (1 << (kEndPosModelIndex >> 1))
++
++#define kNumPosSlotBits 6
++#define kNumLenToPosStates 4
++
++#define kNumAlignBits 4
++#define kAlignTableSize (1 << kNumAlignBits)
++
++#define kMatchMinLen 2
++#define kMatchSpecLenStart (kMatchMinLen + kLenNumLowSymbols + kLenNumMidSymbols + kLenNumHighSymbols)
++
++#define IsMatch 0
++#define IsRep (IsMatch + (kNumStates << kNumPosBitsMax))
++#define IsRepG0 (IsRep + kNumStates)
++#define IsRepG1 (IsRepG0 + kNumStates)
++#define IsRepG2 (IsRepG1 + kNumStates)
++#define IsRep0Long (IsRepG2 + kNumStates)
++#define PosSlot (IsRep0Long + (kNumStates << kNumPosBitsMax))
++#define SpecPos (PosSlot + (kNumLenToPosStates << kNumPosSlotBits))
++#define Align (SpecPos + kNumFullDistances - kEndPosModelIndex)
++#define LenCoder (Align + kAlignTableSize)
++#define RepLenCoder (LenCoder + kNumLenProbs)
++#define Literal (RepLenCoder + kNumLenProbs)
++
++#define LZMA_BASE_SIZE 1846
++#define LZMA_LIT_SIZE 768
++
++#define LzmaProps_GetNumProbs(p) ((UInt32)LZMA_BASE_SIZE + (LZMA_LIT_SIZE << ((p)->lc + (p)->lp)))
++
++#if Literal != LZMA_BASE_SIZE
++StopCompilingDueBUG
++#endif
++
++#define LZMA_DIC_MIN (1 << 12)
++
++/* First LZMA-symbol is always decoded.
++And it decodes new LZMA-symbols while (buf < bufLimit), but "buf" is without last normalization
++Out:
++  Result:
++    SZ_OK - OK
++    SZ_ERROR_DATA - Error
++  p->remainLen:
++    < kMatchSpecLenStart : normal remain
++    = kMatchSpecLenStart : finished
++    = kMatchSpecLenStart + 1 : Flush marker
++    = kMatchSpecLenStart + 2 : State Init Marker
++*/
++
++static int MY_FAST_CALL LzmaDec_DecodeReal(CLzmaDec *p, SizeT limit, const Byte *bufLimit)
++{
++  CLzmaProb *probs = p->probs;
++
++  unsigned state = p->state;
++  UInt32 rep0 = p->reps[0], rep1 = p->reps[1], rep2 = p->reps[2], rep3 = p->reps[3];
++  unsigned pbMask = ((unsigned)1 << (p->prop.pb)) - 1;
++  unsigned lpMask = ((unsigned)1 << (p->prop.lp)) - 1;
++  unsigned lc = p->prop.lc;
++
++  Byte *dic = p->dic;
++  SizeT dicBufSize = p->dicBufSize;
++  SizeT dicPos = p->dicPos;
++  
++  UInt32 processedPos = p->processedPos;
++  UInt32 checkDicSize = p->checkDicSize;
++  unsigned len = 0;
++
++  const Byte *buf = p->buf;
++  UInt32 range = p->range;
++  UInt32 code = p->code;
++
++  do
++  {
++    CLzmaProb *prob;
++    UInt32 bound;
++    unsigned ttt;
++    unsigned posState = processedPos & pbMask;
++
++    prob = probs + IsMatch + (state << kNumPosBitsMax) + posState;
++    IF_BIT_0(prob)
++    {
++      unsigned symbol;
++      UPDATE_0(prob);
++      prob = probs + Literal;
++      if (checkDicSize != 0 || processedPos != 0)
++        prob += (LZMA_LIT_SIZE * (((processedPos & lpMask) << lc) +
++        (dic[(dicPos == 0 ? dicBufSize : dicPos) - 1] >> (8 - lc))));
++
++      if (state < kNumLitStates)
++      {
++        state -= (state < 4) ? state : 3;
++        symbol = 1;
++        do { GET_BIT(prob + symbol, symbol) } while (symbol < 0x100);
++      }
++      else
++      {
++        unsigned matchByte = p->dic[(dicPos - rep0) + ((dicPos < rep0) ? dicBufSize : 0)];
++        unsigned offs = 0x100;
++        state -= (state < 10) ? 3 : 6;
++        symbol = 1;
++        do
++        {
++          unsigned bit;
++          CLzmaProb *probLit;
++          matchByte <<= 1;
++          bit = (matchByte & offs);
++          probLit = prob + offs + bit + symbol;
++          GET_BIT2(probLit, symbol, offs &= ~bit, offs &= bit)
++        }
++        while (symbol < 0x100);
++      }
++      dic[dicPos++] = (Byte)symbol;
++      processedPos++;
++      continue;
++    }
++    else
++    {
++      UPDATE_1(prob);
++      prob = probs + IsRep + state;
++      IF_BIT_0(prob)
++      {
++        UPDATE_0(prob);
++        state += kNumStates;
++        prob = probs + LenCoder;
++      }
++      else
++      {
++        UPDATE_1(prob);
++        if (checkDicSize == 0 && processedPos == 0)
++          return SZ_ERROR_DATA;
++        prob = probs + IsRepG0 + state;
++        IF_BIT_0(prob)
++        {
++          UPDATE_0(prob);
++          prob = probs + IsRep0Long + (state << kNumPosBitsMax) + posState;
++          IF_BIT_0(prob)
++          {
++            UPDATE_0(prob);
++            dic[dicPos] = dic[(dicPos - rep0) + ((dicPos < rep0) ? dicBufSize : 0)];
++            dicPos++;
++            processedPos++;
++            state = state < kNumLitStates ? 9 : 11;
++            continue;
++          }
++          UPDATE_1(prob);
++        }
++        else
++        {
++          UInt32 distance;
++          UPDATE_1(prob);
++          prob = probs + IsRepG1 + state;
++          IF_BIT_0(prob)
++          {
++            UPDATE_0(prob);
++            distance = rep1;
++          }
++          else
++          {
++            UPDATE_1(prob);
++            prob = probs + IsRepG2 + state;
++            IF_BIT_0(prob)
++            {
++              UPDATE_0(prob);
++              distance = rep2;
++            }
++            else
++            {
++              UPDATE_1(prob);
++              distance = rep3;
++              rep3 = rep2;
++            }
++            rep2 = rep1;
++          }
++          rep1 = rep0;
++          rep0 = distance;
++        }
++        state = state < kNumLitStates ? 8 : 11;
++        prob = probs + RepLenCoder;
++      }
++      {
++        unsigned limit, offset;
++        CLzmaProb *probLen = prob + LenChoice;
++        IF_BIT_0(probLen)
++        {
++          UPDATE_0(probLen);
++          probLen = prob + LenLow + (posState << kLenNumLowBits);
++          offset = 0;
++          limit = (1 << kLenNumLowBits);
++        }
++        else
++        {
++          UPDATE_1(probLen);
++          probLen = prob + LenChoice2;
++          IF_BIT_0(probLen)
++          {
++            UPDATE_0(probLen);
++            probLen = prob + LenMid + (posState << kLenNumMidBits);
++            offset = kLenNumLowSymbols;
++            limit = (1 << kLenNumMidBits);
++          }
++          else
++          {
++            UPDATE_1(probLen);
++            probLen = prob + LenHigh;
++            offset = kLenNumLowSymbols + kLenNumMidSymbols;
++            limit = (1 << kLenNumHighBits);
++          }
++        }
++        TREE_DECODE(probLen, limit, len);
++        len += offset;
++      }
++
++      if (state >= kNumStates)
++      {
++        UInt32 distance;
++        prob = probs + PosSlot +
++            ((len < kNumLenToPosStates ? len : kNumLenToPosStates - 1) << kNumPosSlotBits);
++        TREE_6_DECODE(prob, distance);
++        if (distance >= kStartPosModelIndex)
++        {
++          unsigned posSlot = (unsigned)distance;
++          int numDirectBits = (int)(((distance >> 1) - 1));
++          distance = (2 | (distance & 1));
++          if (posSlot < kEndPosModelIndex)
++          {
++            distance <<= numDirectBits;
++            prob = probs + SpecPos + distance - posSlot - 1;
++            {
++              UInt32 mask = 1;
++              unsigned i = 1;
++              do
++              {
++                GET_BIT2(prob + i, i, ; , distance |= mask);
++                mask <<= 1;
++              }
++              while (--numDirectBits != 0);
++            }
++          }
++          else
++          {
++            numDirectBits -= kNumAlignBits;
++            do
++            {
++              NORMALIZE
++              range >>= 1;
++              
++              {
++                UInt32 t;
++                code -= range;
++                t = (0 - ((UInt32)code >> 31)); /* (UInt32)((Int32)code >> 31) */
++                distance = (distance << 1) + (t + 1);
++                code += range & t;
++              }
++              /*
++              distance <<= 1;
++              if (code >= range)
++              {
++                code -= range;
++                distance |= 1;
++              }
++              */
++            }
++            while (--numDirectBits != 0);
++            prob = probs + Align;
++            distance <<= kNumAlignBits;
++            {
++              unsigned i = 1;
++              GET_BIT2(prob + i, i, ; , distance |= 1);
++              GET_BIT2(prob + i, i, ; , distance |= 2);
++              GET_BIT2(prob + i, i, ; , distance |= 4);
++              GET_BIT2(prob + i, i, ; , distance |= 8);
++            }
++            if (distance == (UInt32)0xFFFFFFFF)
++            {
++              len += kMatchSpecLenStart;
++              state -= kNumStates;
++              break;
++            }
++          }
++        }
++        rep3 = rep2;
++        rep2 = rep1;
++        rep1 = rep0;
++        rep0 = distance + 1;
++        if (checkDicSize == 0)
++        {
++          if (distance >= processedPos)
++            return SZ_ERROR_DATA;
++        }
++        else if (distance >= checkDicSize)
++          return SZ_ERROR_DATA;
++        state = (state < kNumStates + kNumLitStates) ? kNumLitStates : kNumLitStates + 3;
++      }
++
++      len += kMatchMinLen;
++
++      if (limit == dicPos)
++        return SZ_ERROR_DATA;
++      {
++        SizeT rem = limit - dicPos;
++        unsigned curLen = ((rem < len) ? (unsigned)rem : len);
++        SizeT pos = (dicPos - rep0) + ((dicPos < rep0) ? dicBufSize : 0);
++
++        processedPos += curLen;
++
++        len -= curLen;
++        if (pos + curLen <= dicBufSize)
++        {
++          Byte *dest = dic + dicPos;
++          ptrdiff_t src = (ptrdiff_t)pos - (ptrdiff_t)dicPos;
++          const Byte *lim = dest + curLen;
++          dicPos += curLen;
++          do
++            *(dest) = (Byte)*(dest + src);
++          while (++dest != lim);
++        }
++        else
++        {
++          do
++          {
++            dic[dicPos++] = dic[pos];
++            if (++pos == dicBufSize)
++              pos = 0;
++          }
++          while (--curLen != 0);
++        }
++      }
++    }
++  }
++  while (dicPos < limit && buf < bufLimit);
++  NORMALIZE;
++  p->buf = buf;
++  p->range = range;
++  p->code = code;
++  p->remainLen = len;
++  p->dicPos = dicPos;
++  p->processedPos = processedPos;
++  p->reps[0] = rep0;
++  p->reps[1] = rep1;
++  p->reps[2] = rep2;
++  p->reps[3] = rep3;
++  p->state = state;
++
++  return SZ_OK;
++}
++
++static void MY_FAST_CALL LzmaDec_WriteRem(CLzmaDec *p, SizeT limit)
++{
++  if (p->remainLen != 0 && p->remainLen < kMatchSpecLenStart)
++  {
++    Byte *dic = p->dic;
++    SizeT dicPos = p->dicPos;
++    SizeT dicBufSize = p->dicBufSize;
++    unsigned len = p->remainLen;
++    UInt32 rep0 = p->reps[0];
++    if (limit - dicPos < len)
++      len = (unsigned)(limit - dicPos);
++
++    if (p->checkDicSize == 0 && p->prop.dicSize - p->processedPos <= len)
++      p->checkDicSize = p->prop.dicSize;
++
++    p->processedPos += len;
++    p->remainLen -= len;
++    while (len-- != 0)
++    {
++      dic[dicPos] = dic[(dicPos - rep0) + ((dicPos < rep0) ? dicBufSize : 0)];
++      dicPos++;
++    }
++    p->dicPos = dicPos;
++  }
++}
++
++static int MY_FAST_CALL LzmaDec_DecodeReal2(CLzmaDec *p, SizeT limit, const Byte *bufLimit)
++{
++  do
++  {
++    SizeT limit2 = limit;
++    if (p->checkDicSize == 0)
++    {
++      UInt32 rem = p->prop.dicSize - p->processedPos;
++      if (limit - p->dicPos > rem)
++        limit2 = p->dicPos + rem;
++    }
++    RINOK(LzmaDec_DecodeReal(p, limit2, bufLimit));
++    if (p->processedPos >= p->prop.dicSize)
++      p->checkDicSize = p->prop.dicSize;
++    LzmaDec_WriteRem(p, limit);
++  }
++  while (p->dicPos < limit && p->buf < bufLimit && p->remainLen < kMatchSpecLenStart);
++
++  if (p->remainLen > kMatchSpecLenStart)
++  {
++    p->remainLen = kMatchSpecLenStart;
++  }
++  return 0;
++}
++
++typedef enum
++{
++  DUMMY_ERROR, /* unexpected end of input stream */
++  DUMMY_LIT,
++  DUMMY_MATCH,
++  DUMMY_REP
++} ELzmaDummy;
++
++static ELzmaDummy LzmaDec_TryDummy(const CLzmaDec *p, const Byte *buf, SizeT inSize)
++{
++  UInt32 range = p->range;
++  UInt32 code = p->code;
++  const Byte *bufLimit = buf + inSize;
++  CLzmaProb *probs = p->probs;
++  unsigned state = p->state;
++  ELzmaDummy res;
++
++  {
++    CLzmaProb *prob;
++    UInt32 bound;
++    unsigned ttt;
++    unsigned posState = (p->processedPos) & ((1 << p->prop.pb) - 1);
++
++    prob = probs + IsMatch + (state << kNumPosBitsMax) + posState;
++    IF_BIT_0_CHECK(prob)
++    {
++      UPDATE_0_CHECK
++
++      /* if (bufLimit - buf >= 7) return DUMMY_LIT; */
++
++      prob = probs + Literal;
++      if (p->checkDicSize != 0 || p->processedPos != 0)
++        prob += (LZMA_LIT_SIZE *
++          ((((p->processedPos) & ((1 << (p->prop.lp)) - 1)) << p->prop.lc) +
++          (p->dic[(p->dicPos == 0 ? p->dicBufSize : p->dicPos) - 1] >> (8 - p->prop.lc))));
++
++      if (state < kNumLitStates)
++      {
++        unsigned symbol = 1;
++        do { GET_BIT_CHECK(prob + symbol, symbol) } while (symbol < 0x100);
++      }
++      else
++      {
++        unsigned matchByte = p->dic[p->dicPos - p->reps[0] +
++            ((p->dicPos < p->reps[0]) ? p->dicBufSize : 0)];
++        unsigned offs = 0x100;
++        unsigned symbol = 1;
++        do
++        {
++          unsigned bit;
++          CLzmaProb *probLit;
++          matchByte <<= 1;
++          bit = (matchByte & offs);
++          probLit = prob + offs + bit + symbol;
++          GET_BIT2_CHECK(probLit, symbol, offs &= ~bit, offs &= bit)
++        }
++        while (symbol < 0x100);
++      }
++      res = DUMMY_LIT;
++    }
++    else
++    {
++      unsigned len;
++      UPDATE_1_CHECK;
++
++      prob = probs + IsRep + state;
++      IF_BIT_0_CHECK(prob)
++      {
++        UPDATE_0_CHECK;
++        state = 0;
++        prob = probs + LenCoder;
++        res = DUMMY_MATCH;
++      }
++      else
++      {
++        UPDATE_1_CHECK;
++        res = DUMMY_REP;
++        prob = probs + IsRepG0 + state;
++        IF_BIT_0_CHECK(prob)
++        {
++          UPDATE_0_CHECK;
++          prob = probs + IsRep0Long + (state << kNumPosBitsMax) + posState;
++          IF_BIT_0_CHECK(prob)
++          {
++            UPDATE_0_CHECK;
++            NORMALIZE_CHECK;
++            return DUMMY_REP;
++          }
++          else
++          {
++            UPDATE_1_CHECK;
++          }
++        }
++        else
++        {
++          UPDATE_1_CHECK;
++          prob = probs + IsRepG1 + state;
++          IF_BIT_0_CHECK(prob)
++          {
++            UPDATE_0_CHECK;
++          }
++          else
++          {
++            UPDATE_1_CHECK;
++            prob = probs + IsRepG2 + state;
++            IF_BIT_0_CHECK(prob)
++            {
++              UPDATE_0_CHECK;
++            }
++            else
++            {
++              UPDATE_1_CHECK;
++            }
++          }
++        }
++        state = kNumStates;
++        prob = probs + RepLenCoder;
++      }
++      {
++        unsigned limit, offset;
++        CLzmaProb *probLen = prob + LenChoice;
++        IF_BIT_0_CHECK(probLen)
++        {
++          UPDATE_0_CHECK;
++          probLen = prob + LenLow + (posState << kLenNumLowBits);
++          offset = 0;
++          limit = 1 << kLenNumLowBits;
++        }
++        else
++        {
++          UPDATE_1_CHECK;
++          probLen = prob + LenChoice2;
++          IF_BIT_0_CHECK(probLen)
++          {
++            UPDATE_0_CHECK;
++            probLen = prob + LenMid + (posState << kLenNumMidBits);
++            offset = kLenNumLowSymbols;
++            limit = 1 << kLenNumMidBits;
++          }
++          else
++          {
++            UPDATE_1_CHECK;
++            probLen = prob + LenHigh;
++            offset = kLenNumLowSymbols + kLenNumMidSymbols;
++            limit = 1 << kLenNumHighBits;
++          }
++        }
++        TREE_DECODE_CHECK(probLen, limit, len);
++        len += offset;
++      }
++
++      if (state < 4)
++      {
++        unsigned posSlot;
++        prob = probs + PosSlot +
++            ((len < kNumLenToPosStates ? len : kNumLenToPosStates - 1) <<
++            kNumPosSlotBits);
++        TREE_DECODE_CHECK(prob, 1 << kNumPosSlotBits, posSlot);
++        if (posSlot >= kStartPosModelIndex)
++        {
++          int numDirectBits = ((posSlot >> 1) - 1);
++
++          /* if (bufLimit - buf >= 8) return DUMMY_MATCH; */
++
++          if (posSlot < kEndPosModelIndex)
++          {
++            prob = probs + SpecPos + ((2 | (posSlot & 1)) << numDirectBits) - posSlot - 1;
++          }
++          else
++          {
++            numDirectBits -= kNumAlignBits;
++            do
++            {
++              NORMALIZE_CHECK
++              range >>= 1;
++              code -= range & (((code - range) >> 31) - 1);
++              /* if (code >= range) code -= range; */
++            }
++            while (--numDirectBits != 0);
++            prob = probs + Align;
++            numDirectBits = kNumAlignBits;
++          }
++          {
++            unsigned i = 1;
++            do
++            {
++              GET_BIT_CHECK(prob + i, i);
++            }
++            while (--numDirectBits != 0);
++          }
++        }
++      }
++    }
++  }
++  NORMALIZE_CHECK;
++  return res;
++}
++
++
++static void LzmaDec_InitRc(CLzmaDec *p, const Byte *data)
++{
++  p->code = ((UInt32)data[1] << 24) | ((UInt32)data[2] << 16) | ((UInt32)data[3] << 8) | ((UInt32)data[4]);
++  p->range = 0xFFFFFFFF;
++  p->needFlush = 0;
++}
++
++void LzmaDec_InitDicAndState(CLzmaDec *p, Bool initDic, Bool initState)
++{
++  p->needFlush = 1;
++  p->remainLen = 0;
++  p->tempBufSize = 0;
++
++  if (initDic)
++  {
++    p->processedPos = 0;
++    p->checkDicSize = 0;
++    p->needInitState = 1;
++  }
++  if (initState)
++    p->needInitState = 1;
++}
++
++void LzmaDec_Init(CLzmaDec *p)
++{
++  p->dicPos = 0;
++  LzmaDec_InitDicAndState(p, True, True);
++}
++
++static void LzmaDec_InitStateReal(CLzmaDec *p)
++{
++  UInt32 numProbs = Literal + ((UInt32)LZMA_LIT_SIZE << (p->prop.lc + p->prop.lp));
++  UInt32 i;
++  CLzmaProb *probs = p->probs;
++  for (i = 0; i < numProbs; i++)
++    probs[i] = kBitModelTotal >> 1;
++  p->reps[0] = p->reps[1] = p->reps[2] = p->reps[3] = 1;
++  p->state = 0;
++  p->needInitState = 0;
++}
++
++SRes LzmaDec_DecodeToDic(CLzmaDec *p, SizeT dicLimit, const Byte *src, SizeT *srcLen,
++    ELzmaFinishMode finishMode, ELzmaStatus *status)
++{
++  SizeT inSize = *srcLen;
++  (*srcLen) = 0;
++  LzmaDec_WriteRem(p, dicLimit);
++  
++  *status = LZMA_STATUS_NOT_SPECIFIED;
++
++  while (p->remainLen != kMatchSpecLenStart)
++  {
++      int checkEndMarkNow;
++
++      if (p->needFlush != 0)
++      {
++        for (; inSize > 0 && p->tempBufSize < RC_INIT_SIZE; (*srcLen)++, inSize--)
++          p->tempBuf[p->tempBufSize++] = *src++;
++        if (p->tempBufSize < RC_INIT_SIZE)
++        {
++          *status = LZMA_STATUS_NEEDS_MORE_INPUT;
++          return SZ_OK;
++        }
++        if (p->tempBuf[0] != 0)
++          return SZ_ERROR_DATA;
++
++        LzmaDec_InitRc(p, p->tempBuf);
++        p->tempBufSize = 0;
++      }
++
++      checkEndMarkNow = 0;
++      if (p->dicPos >= dicLimit)
++      {
++        if (p->remainLen == 0 && p->code == 0)
++        {
++          *status = LZMA_STATUS_MAYBE_FINISHED_WITHOUT_MARK;
++          return SZ_OK;
++        }
++        if (finishMode == LZMA_FINISH_ANY)
++        {
++          *status = LZMA_STATUS_NOT_FINISHED;
++          return SZ_OK;
++        }
++        if (p->remainLen != 0)
++        {
++          *status = LZMA_STATUS_NOT_FINISHED;
++          return SZ_ERROR_DATA;
++        }
++        checkEndMarkNow = 1;
++      }
++
++      if (p->needInitState)
++        LzmaDec_InitStateReal(p);
++  
++      if (p->tempBufSize == 0)
++      {
++        SizeT processed;
++        const Byte *bufLimit;
++        if (inSize < LZMA_REQUIRED_INPUT_MAX || checkEndMarkNow)
++        {
++          int dummyRes = LzmaDec_TryDummy(p, src, inSize);
++          if (dummyRes == DUMMY_ERROR)
++          {
++            memcpy(p->tempBuf, src, inSize);
++            p->tempBufSize = (unsigned)inSize;
++            (*srcLen) += inSize;
++            *status = LZMA_STATUS_NEEDS_MORE_INPUT;
++            return SZ_OK;
++          }
++          if (checkEndMarkNow && dummyRes != DUMMY_MATCH)
++          {
++            *status = LZMA_STATUS_NOT_FINISHED;
++            return SZ_ERROR_DATA;
++          }
++          bufLimit = src;
++        }
++        else
++          bufLimit = src + inSize - LZMA_REQUIRED_INPUT_MAX;
++        p->buf = src;
++        if (LzmaDec_DecodeReal2(p, dicLimit, bufLimit) != 0)
++          return SZ_ERROR_DATA;
++        processed = (SizeT)(p->buf - src);
++        (*srcLen) += processed;
++        src += processed;
++        inSize -= processed;
++      }
++      else
++      {
++        unsigned rem = p->tempBufSize, lookAhead = 0;
++        while (rem < LZMA_REQUIRED_INPUT_MAX && lookAhead < inSize)
++          p->tempBuf[rem++] = src[lookAhead++];
++        p->tempBufSize = rem;
++        if (rem < LZMA_REQUIRED_INPUT_MAX || checkEndMarkNow)
++        {
++          int dummyRes = LzmaDec_TryDummy(p, p->tempBuf, rem);
++          if (dummyRes == DUMMY_ERROR)
++          {
++            (*srcLen) += lookAhead;
++            *status = LZMA_STATUS_NEEDS_MORE_INPUT;
++            return SZ_OK;
++          }
++          if (checkEndMarkNow && dummyRes != DUMMY_MATCH)
++          {
++            *status = LZMA_STATUS_NOT_FINISHED;
++            return SZ_ERROR_DATA;
++          }
++        }
++        p->buf = p->tempBuf;
++        if (LzmaDec_DecodeReal2(p, dicLimit, p->buf) != 0)
++          return SZ_ERROR_DATA;
++        lookAhead -= (rem - (unsigned)(p->buf - p->tempBuf));
++        (*srcLen) += lookAhead;
++        src += lookAhead;
++        inSize -= lookAhead;
++        p->tempBufSize = 0;
++      }
++  }
++  if (p->code == 0)
++    *status = LZMA_STATUS_FINISHED_WITH_MARK;
++  return (p->code == 0) ? SZ_OK : SZ_ERROR_DATA;
++}
++
++SRes LzmaDec_DecodeToBuf(CLzmaDec *p, Byte *dest, SizeT *destLen, const Byte *src, SizeT *srcLen, ELzmaFinishMode finishMode, ELzmaStatus *status)
++{
++  SizeT outSize = *destLen;
++  SizeT inSize = *srcLen;
++  *srcLen = *destLen = 0;
++  for (;;)
++  {
++    SizeT inSizeCur = inSize, outSizeCur, dicPos;
++    ELzmaFinishMode curFinishMode;
++    SRes res;
++    if (p->dicPos == p->dicBufSize)
++      p->dicPos = 0;
++    dicPos = p->dicPos;
++    if (outSize > p->dicBufSize - dicPos)
++    {
++      outSizeCur = p->dicBufSize;
++      curFinishMode = LZMA_FINISH_ANY;
++    }
++    else
++    {
++      outSizeCur = dicPos + outSize;
++      curFinishMode = finishMode;
++    }
++
++    res = LzmaDec_DecodeToDic(p, outSizeCur, src, &inSizeCur, curFinishMode, status);
++    src += inSizeCur;
++    inSize -= inSizeCur;
++    *srcLen += inSizeCur;
++    outSizeCur = p->dicPos - dicPos;
++    memcpy(dest, p->dic + dicPos, outSizeCur);
++    dest += outSizeCur;
++    outSize -= outSizeCur;
++    *destLen += outSizeCur;
++    if (res != 0)
++      return res;
++    if (outSizeCur == 0 || outSize == 0)
++      return SZ_OK;
++  }
++}
++
++void LzmaDec_FreeProbs(CLzmaDec *p, ISzAlloc *alloc)
++{
++  alloc->Free(alloc, p->probs);
++  p->probs = 0;
++}
++
++static void LzmaDec_FreeDict(CLzmaDec *p, ISzAlloc *alloc)
++{
++  alloc->Free(alloc, p->dic);
++  p->dic = 0;
++}
++
++void LzmaDec_Free(CLzmaDec *p, ISzAlloc *alloc)
++{
++  LzmaDec_FreeProbs(p, alloc);
++  LzmaDec_FreeDict(p, alloc);
++}
++
++SRes LzmaProps_Decode(CLzmaProps *p, const Byte *data, unsigned size)
++{
++  UInt32 dicSize;
++  Byte d;
++  
++  if (size < LZMA_PROPS_SIZE)
++    return SZ_ERROR_UNSUPPORTED;
++  else
++    dicSize = data[1] | ((UInt32)data[2] << 8) | ((UInt32)data[3] << 16) | ((UInt32)data[4] << 24);
++ 
++  if (dicSize < LZMA_DIC_MIN)
++    dicSize = LZMA_DIC_MIN;
++  p->dicSize = dicSize;
++
++  d = data[0];
++  if (d >= (9 * 5 * 5))
++    return SZ_ERROR_UNSUPPORTED;
++
++  p->lc = d % 9;
++  d /= 9;
++  p->pb = d / 5;
++  p->lp = d % 5;
++
++  return SZ_OK;
++}
++
++static SRes LzmaDec_AllocateProbs2(CLzmaDec *p, const CLzmaProps *propNew, ISzAlloc *alloc)
++{
++  UInt32 numProbs = LzmaProps_GetNumProbs(propNew);
++  if (p->probs == 0 || numProbs != p->numProbs)
++  {
++    LzmaDec_FreeProbs(p, alloc);
++    p->probs = (CLzmaProb *)alloc->Alloc(alloc, numProbs * sizeof(CLzmaProb));
++    p->numProbs = numProbs;
++    if (p->probs == 0)
++      return SZ_ERROR_MEM;
++  }
++  return SZ_OK;
++}
++
++SRes LzmaDec_AllocateProbs(CLzmaDec *p, const Byte *props, unsigned propsSize, ISzAlloc *alloc)
++{
++  CLzmaProps propNew;
++  RINOK(LzmaProps_Decode(&propNew, props, propsSize));
++  RINOK(LzmaDec_AllocateProbs2(p, &propNew, alloc));
++  p->prop = propNew;
++  return SZ_OK;
++}
++
++SRes LzmaDec_Allocate(CLzmaDec *p, const Byte *props, unsigned propsSize, ISzAlloc *alloc)
++{
++  CLzmaProps propNew;
++  SizeT dicBufSize;
++  RINOK(LzmaProps_Decode(&propNew, props, propsSize));
++  RINOK(LzmaDec_AllocateProbs2(p, &propNew, alloc));
++  dicBufSize = propNew.dicSize;
++  if (p->dic == 0 || dicBufSize != p->dicBufSize)
++  {
++    LzmaDec_FreeDict(p, alloc);
++    p->dic = (Byte *)alloc->Alloc(alloc, dicBufSize);
++    if (p->dic == 0)
++    {
++      LzmaDec_FreeProbs(p, alloc);
++      return SZ_ERROR_MEM;
++    }
++  }
++  p->dicBufSize = dicBufSize;
++  p->prop = propNew;
++  return SZ_OK;
++}
++
++SRes LzmaDecode(Byte *dest, SizeT *destLen, const Byte *src, SizeT *srcLen,
++    const Byte *propData, unsigned propSize, ELzmaFinishMode finishMode,
++    ELzmaStatus *status, ISzAlloc *alloc)
++{
++  CLzmaDec p;
++  SRes res;
++  SizeT inSize = *srcLen;
++  SizeT outSize = *destLen;
++  *srcLen = *destLen = 0;
++  if (inSize < RC_INIT_SIZE)
++    return SZ_ERROR_INPUT_EOF;
++
++  LzmaDec_Construct(&p);
++  res = LzmaDec_AllocateProbs(&p, propData, propSize, alloc);
++  if (res != 0)
++    return res;
++  p.dic = dest;
++  p.dicBufSize = outSize;
++
++  LzmaDec_Init(&p);
++  
++  *srcLen = inSize;
++  res = LzmaDec_DecodeToDic(&p, outSize, src, srcLen, finishMode, status);
++
++  if (res == SZ_OK && *status == LZMA_STATUS_NEEDS_MORE_INPUT)
++    res = SZ_ERROR_INPUT_EOF;
++
++  (*destLen) = p.dicPos;
++  LzmaDec_FreeProbs(&p, alloc);
++  return res;
++}
+--- /dev/null
++++ b/lib/lzma/LzmaEnc.c
+@@ -0,0 +1,2271 @@
++/* LzmaEnc.c -- LZMA Encoder
++2009-11-24 : Igor Pavlov : Public domain */
++
++#include <string.h>
++
++/* #define SHOW_STAT */
++/* #define SHOW_STAT2 */
++
++#if defined(SHOW_STAT) || defined(SHOW_STAT2)
++#include <stdio.h>
++#endif
++
++#include "LzmaEnc.h"
++
++/* disable MT */
++#define _7ZIP_ST
++
++#include "LzFind.h"
++#ifndef _7ZIP_ST
++#include "LzFindMt.h"
++#endif
++
++#ifdef SHOW_STAT
++static int ttt = 0;
++#endif
++
++#define kBlockSizeMax ((1 << LZMA_NUM_BLOCK_SIZE_BITS) - 1)
++
++#define kBlockSize (9 << 10)
++#define kUnpackBlockSize (1 << 18)
++#define kMatchArraySize (1 << 21)
++#define kMatchRecordMaxSize ((LZMA_MATCH_LEN_MAX * 2 + 3) * LZMA_MATCH_LEN_MAX)
++
++#define kNumMaxDirectBits (31)
++
++#define kNumTopBits 24
++#define kTopValue ((UInt32)1 << kNumTopBits)
++
++#define kNumBitModelTotalBits 11
++#define kBitModelTotal (1 << kNumBitModelTotalBits)
++#define kNumMoveBits 5
++#define kProbInitValue (kBitModelTotal >> 1)
++
++#define kNumMoveReducingBits 4
++#define kNumBitPriceShiftBits 4
++#define kBitPrice (1 << kNumBitPriceShiftBits)
++
++void LzmaEncProps_Init(CLzmaEncProps *p)
++{
++  p->level = 5;
++  p->dictSize = p->mc = 0;
++  p->lc = p->lp = p->pb = p->algo = p->fb = p->btMode = p->numHashBytes = p->numThreads = -1;
++  p->writeEndMark = 0;
++}
++
++void LzmaEncProps_Normalize(CLzmaEncProps *p)
++{
++  int level = p->level;
++  if (level < 0) level = 5;
++  p->level = level;
++  if (p->dictSize == 0) p->dictSize = (level <= 5 ? (1 << (level * 2 + 14)) : (level == 6 ? (1 << 25) : (1 << 26)));
++  if (p->lc < 0) p->lc = 3;
++  if (p->lp < 0) p->lp = 0;
++  if (p->pb < 0) p->pb = 2;
++  if (p->algo < 0) p->algo = (level < 5 ? 0 : 1);
++  if (p->fb < 0) p->fb = (level < 7 ? 32 : 64);
++  if (p->btMode < 0) p->btMode = (p->algo == 0 ? 0 : 1);
++  if (p->numHashBytes < 0) p->numHashBytes = 4;
++  if (p->mc == 0)  p->mc = (16 + (p->fb >> 1)) >> (p->btMode ? 0 : 1);
++  if (p->numThreads < 0)
++    p->numThreads =
++      #ifndef _7ZIP_ST
++      ((p->btMode && p->algo) ? 2 : 1);
++      #else
++      1;
++      #endif
++}
++
++UInt32 LzmaEncProps_GetDictSize(const CLzmaEncProps *props2)
++{
++  CLzmaEncProps props = *props2;
++  LzmaEncProps_Normalize(&props);
++  return props.dictSize;
++}
++
++/* #define LZMA_LOG_BSR */
++/* Define it for Intel's CPU */
++
++
++#ifdef LZMA_LOG_BSR
++
++#define kDicLogSizeMaxCompress 30
++
++#define BSR2_RET(pos, res) { unsigned long i; _BitScanReverse(&i, (pos)); res = (i + i) + ((pos >> (i - 1)) & 1); }
++
++UInt32 GetPosSlot1(UInt32 pos)
++{
++  UInt32 res;
++  BSR2_RET(pos, res);
++  return res;
++}
++#define GetPosSlot2(pos, res) { BSR2_RET(pos, res); }
++#define GetPosSlot(pos, res) { if (pos < 2) res = pos; else BSR2_RET(pos, res); }
++
++#else
++
++#define kNumLogBits (9 + (int)sizeof(size_t) / 2)
++#define kDicLogSizeMaxCompress ((kNumLogBits - 1) * 2 + 7)
++
++void LzmaEnc_FastPosInit(Byte *g_FastPos)
++{
++  int c = 2, slotFast;
++  g_FastPos[0] = 0;
++  g_FastPos[1] = 1;
++  
++  for (slotFast = 2; slotFast < kNumLogBits * 2; slotFast++)
++  {
++    UInt32 k = (1 << ((slotFast >> 1) - 1));
++    UInt32 j;
++    for (j = 0; j < k; j++, c++)
++      g_FastPos[c] = (Byte)slotFast;
++  }
++}
++
++#define BSR2_RET(pos, res) { UInt32 i = 6 + ((kNumLogBits - 1) & \
++  (0 - (((((UInt32)1 << (kNumLogBits + 6)) - 1) - pos) >> 31))); \
++  res = p->g_FastPos[pos >> i] + (i * 2); }
++/*
++#define BSR2_RET(pos, res) { res = (pos < (1 << (kNumLogBits + 6))) ? \
++  p->g_FastPos[pos >> 6] + 12 : \
++  p->g_FastPos[pos >> (6 + kNumLogBits - 1)] + (6 + (kNumLogBits - 1)) * 2; }
++*/
++
++#define GetPosSlot1(pos) p->g_FastPos[pos]
++#define GetPosSlot2(pos, res) { BSR2_RET(pos, res); }
++#define GetPosSlot(pos, res) { if (pos < kNumFullDistances) res = p->g_FastPos[pos]; else BSR2_RET(pos, res); }
++
++#endif
++
++
++#define LZMA_NUM_REPS 4
++
++typedef unsigned CState;
++
++typedef struct
++{
++  UInt32 price;
++
++  CState state;
++  int prev1IsChar;
++  int prev2;
++
++  UInt32 posPrev2;
++  UInt32 backPrev2;
++
++  UInt32 posPrev;
++  UInt32 backPrev;
++  UInt32 backs[LZMA_NUM_REPS];
++} COptimal;
++
++#define kNumOpts (1 << 12)
++
++#define kNumLenToPosStates 4
++#define kNumPosSlotBits 6
++#define kDicLogSizeMin 0
++#define kDicLogSizeMax 32
++#define kDistTableSizeMax (kDicLogSizeMax * 2)
++
++
++#define kNumAlignBits 4
++#define kAlignTableSize (1 << kNumAlignBits)
++#define kAlignMask (kAlignTableSize - 1)
++
++#define kStartPosModelIndex 4
++#define kEndPosModelIndex 14
++#define kNumPosModels (kEndPosModelIndex - kStartPosModelIndex)
++
++#define kNumFullDistances (1 << (kEndPosModelIndex >> 1))
++
++#ifdef _LZMA_PROB32
++#define CLzmaProb UInt32
++#else
++#define CLzmaProb UInt16
++#endif
++
++#define LZMA_PB_MAX 4
++#define LZMA_LC_MAX 8
++#define LZMA_LP_MAX 4
++
++#define LZMA_NUM_PB_STATES_MAX (1 << LZMA_PB_MAX)
++
++
++#define kLenNumLowBits 3
++#define kLenNumLowSymbols (1 << kLenNumLowBits)
++#define kLenNumMidBits 3
++#define kLenNumMidSymbols (1 << kLenNumMidBits)
++#define kLenNumHighBits 8
++#define kLenNumHighSymbols (1 << kLenNumHighBits)
++
++#define kLenNumSymbolsTotal (kLenNumLowSymbols + kLenNumMidSymbols + kLenNumHighSymbols)
++
++#define LZMA_MATCH_LEN_MIN 2
++#define LZMA_MATCH_LEN_MAX (LZMA_MATCH_LEN_MIN + kLenNumSymbolsTotal - 1)
++
++#define kNumStates 12
++
++typedef struct
++{
++  CLzmaProb choice;
++  CLzmaProb choice2;
++  CLzmaProb low[LZMA_NUM_PB_STATES_MAX << kLenNumLowBits];
++  CLzmaProb mid[LZMA_NUM_PB_STATES_MAX << kLenNumMidBits];
++  CLzmaProb high[kLenNumHighSymbols];
++} CLenEnc;
++
++typedef struct
++{
++  CLenEnc p;
++  UInt32 prices[LZMA_NUM_PB_STATES_MAX][kLenNumSymbolsTotal];
++  UInt32 tableSize;
++  UInt32 counters[LZMA_NUM_PB_STATES_MAX];
++} CLenPriceEnc;
++
++typedef struct
++{
++  UInt32 range;
++  Byte cache;
++  UInt64 low;
++  UInt64 cacheSize;
++  Byte *buf;
++  Byte *bufLim;
++  Byte *bufBase;
++  ISeqOutStream *outStream;
++  UInt64 processed;
++  SRes res;
++} CRangeEnc;
++
++typedef struct
++{
++  CLzmaProb *litProbs;
++
++  CLzmaProb isMatch[kNumStates][LZMA_NUM_PB_STATES_MAX];
++  CLzmaProb isRep[kNumStates];
++  CLzmaProb isRepG0[kNumStates];
++  CLzmaProb isRepG1[kNumStates];
++  CLzmaProb isRepG2[kNumStates];
++  CLzmaProb isRep0Long[kNumStates][LZMA_NUM_PB_STATES_MAX];
++
++  CLzmaProb posSlotEncoder[kNumLenToPosStates][1 << kNumPosSlotBits];
++  CLzmaProb posEncoders[kNumFullDistances - kEndPosModelIndex];
++  CLzmaProb posAlignEncoder[1 << kNumAlignBits];
++  
++  CLenPriceEnc lenEnc;
++  CLenPriceEnc repLenEnc;
++
++  UInt32 reps[LZMA_NUM_REPS];
++  UInt32 state;
++} CSaveState;
++
++typedef struct
++{
++  IMatchFinder matchFinder;
++  void *matchFinderObj;
++
++  #ifndef _7ZIP_ST
++  Bool mtMode;
++  CMatchFinderMt matchFinderMt;
++  #endif
++
++  CMatchFinder matchFinderBase;
++
++  #ifndef _7ZIP_ST
++  Byte pad[128];
++  #endif
++  
++  UInt32 optimumEndIndex;
++  UInt32 optimumCurrentIndex;
++
++  UInt32 longestMatchLength;
++  UInt32 numPairs;
++  UInt32 numAvail;
++  COptimal opt[kNumOpts];
++  
++  #ifndef LZMA_LOG_BSR
++  Byte g_FastPos[1 << kNumLogBits];
++  #endif
++
++  UInt32 ProbPrices[kBitModelTotal >> kNumMoveReducingBits];
++  UInt32 matches[LZMA_MATCH_LEN_MAX * 2 + 2 + 1];
++  UInt32 numFastBytes;
++  UInt32 additionalOffset;
++  UInt32 reps[LZMA_NUM_REPS];
++  UInt32 state;
++
++  UInt32 posSlotPrices[kNumLenToPosStates][kDistTableSizeMax];
++  UInt32 distancesPrices[kNumLenToPosStates][kNumFullDistances];
++  UInt32 alignPrices[kAlignTableSize];
++  UInt32 alignPriceCount;
++
++  UInt32 distTableSize;
++
++  unsigned lc, lp, pb;
++  unsigned lpMask, pbMask;
++
++  CLzmaProb *litProbs;
++
++  CLzmaProb isMatch[kNumStates][LZMA_NUM_PB_STATES_MAX];
++  CLzmaProb isRep[kNumStates];
++  CLzmaProb isRepG0[kNumStates];
++  CLzmaProb isRepG1[kNumStates];
++  CLzmaProb isRepG2[kNumStates];
++  CLzmaProb isRep0Long[kNumStates][LZMA_NUM_PB_STATES_MAX];
++
++  CLzmaProb posSlotEncoder[kNumLenToPosStates][1 << kNumPosSlotBits];
++  CLzmaProb posEncoders[kNumFullDistances - kEndPosModelIndex];
++  CLzmaProb posAlignEncoder[1 << kNumAlignBits];
++  
++  CLenPriceEnc lenEnc;
++  CLenPriceEnc repLenEnc;
++
++  unsigned lclp;
++
++  Bool fastMode;
++  
++  CRangeEnc rc;
++
++  Bool writeEndMark;
++  UInt64 nowPos64;
++  UInt32 matchPriceCount;
++  Bool finished;
++  Bool multiThread;
++
++  SRes result;
++  UInt32 dictSize;
++  UInt32 matchFinderCycles;
++
++  int needInit;
++
++  CSaveState saveState;
++} CLzmaEnc;
++
++void LzmaEnc_SaveState(CLzmaEncHandle pp)
++{
++  CLzmaEnc *p = (CLzmaEnc *)pp;
++  CSaveState *dest = &p->saveState;
++  int i;
++  dest->lenEnc = p->lenEnc;
++  dest->repLenEnc = p->repLenEnc;
++  dest->state = p->state;
++
++  for (i = 0; i < kNumStates; i++)
++  {
++    memcpy(dest->isMatch[i], p->isMatch[i], sizeof(p->isMatch[i]));
++    memcpy(dest->isRep0Long[i], p->isRep0Long[i], sizeof(p->isRep0Long[i]));
++  }
++  for (i = 0; i < kNumLenToPosStates; i++)
++    memcpy(dest->posSlotEncoder[i], p->posSlotEncoder[i], sizeof(p->posSlotEncoder[i]));
++  memcpy(dest->isRep, p->isRep, sizeof(p->isRep));
++  memcpy(dest->isRepG0, p->isRepG0, sizeof(p->isRepG0));
++  memcpy(dest->isRepG1, p->isRepG1, sizeof(p->isRepG1));
++  memcpy(dest->isRepG2, p->isRepG2, sizeof(p->isRepG2));
++  memcpy(dest->posEncoders, p->posEncoders, sizeof(p->posEncoders));
++  memcpy(dest->posAlignEncoder, p->posAlignEncoder, sizeof(p->posAlignEncoder));
++  memcpy(dest->reps, p->reps, sizeof(p->reps));
++  memcpy(dest->litProbs, p->litProbs, (0x300 << p->lclp) * sizeof(CLzmaProb));
++}
++
++void LzmaEnc_RestoreState(CLzmaEncHandle pp)
++{
++  CLzmaEnc *dest = (CLzmaEnc *)pp;
++  const CSaveState *p = &dest->saveState;
++  int i;
++  dest->lenEnc = p->lenEnc;
++  dest->repLenEnc = p->repLenEnc;
++  dest->state = p->state;
++
++  for (i = 0; i < kNumStates; i++)
++  {
++    memcpy(dest->isMatch[i], p->isMatch[i], sizeof(p->isMatch[i]));
++    memcpy(dest->isRep0Long[i], p->isRep0Long[i], sizeof(p->isRep0Long[i]));
++  }
++  for (i = 0; i < kNumLenToPosStates; i++)
++    memcpy(dest->posSlotEncoder[i], p->posSlotEncoder[i], sizeof(p->posSlotEncoder[i]));
++  memcpy(dest->isRep, p->isRep, sizeof(p->isRep));
++  memcpy(dest->isRepG0, p->isRepG0, sizeof(p->isRepG0));
++  memcpy(dest->isRepG1, p->isRepG1, sizeof(p->isRepG1));
++  memcpy(dest->isRepG2, p->isRepG2, sizeof(p->isRepG2));
++  memcpy(dest->posEncoders, p->posEncoders, sizeof(p->posEncoders));
++  memcpy(dest->posAlignEncoder, p->posAlignEncoder, sizeof(p->posAlignEncoder));
++  memcpy(dest->reps, p->reps, sizeof(p->reps));
++  memcpy(dest->litProbs, p->litProbs, (0x300 << dest->lclp) * sizeof(CLzmaProb));
++}
++
++SRes LzmaEnc_SetProps(CLzmaEncHandle pp, const CLzmaEncProps *props2)
++{
++  CLzmaEnc *p = (CLzmaEnc *)pp;
++  CLzmaEncProps props = *props2;
++  LzmaEncProps_Normalize(&props);
++
++  if (props.lc > LZMA_LC_MAX || props.lp > LZMA_LP_MAX || props.pb > LZMA_PB_MAX ||
++      props.dictSize > (1 << kDicLogSizeMaxCompress) || props.dictSize > (1 << 30))
++    return SZ_ERROR_PARAM;
++  p->dictSize = props.dictSize;
++  p->matchFinderCycles = props.mc;
++  {
++    unsigned fb = props.fb;
++    if (fb < 5)
++      fb = 5;
++    if (fb > LZMA_MATCH_LEN_MAX)
++      fb = LZMA_MATCH_LEN_MAX;
++    p->numFastBytes = fb;
++  }
++  p->lc = props.lc;
++  p->lp = props.lp;
++  p->pb = props.pb;
++  p->fastMode = (props.algo == 0);
++  p->matchFinderBase.btMode = props.btMode;
++  {
++    UInt32 numHashBytes = 4;
++    if (props.btMode)
++    {
++      if (props.numHashBytes < 2)
++        numHashBytes = 2;
++      else if (props.numHashBytes < 4)
++        numHashBytes = props.numHashBytes;
++    }
++    p->matchFinderBase.numHashBytes = numHashBytes;
++  }
++
++  p->matchFinderBase.cutValue = props.mc;
++
++  p->writeEndMark = props.writeEndMark;
++
++  #ifndef _7ZIP_ST
++  /*
++  if (newMultiThread != _multiThread)
++  {
++    ReleaseMatchFinder();
++    _multiThread = newMultiThread;
++  }
++  */
++  p->multiThread = (props.numThreads > 1);
++  #endif
++
++  return SZ_OK;
++}
++
++static const int kLiteralNextStates[kNumStates] = {0, 0, 0, 0, 1, 2, 3, 4,  5,  6,   4, 5};
++static const int kMatchNextStates[kNumStates]   = {7, 7, 7, 7, 7, 7, 7, 10, 10, 10, 10, 10};
++static const int kRepNextStates[kNumStates]     = {8, 8, 8, 8, 8, 8, 8, 11, 11, 11, 11, 11};
++static const int kShortRepNextStates[kNumStates]= {9, 9, 9, 9, 9, 9, 9, 11, 11, 11, 11, 11};
++
++#define IsCharState(s) ((s) < 7)
++
++#define GetLenToPosState(len) (((len) < kNumLenToPosStates + 1) ? (len) - 2 : kNumLenToPosStates - 1)
++
++#define kInfinityPrice (1 << 30)
++
++static void RangeEnc_Construct(CRangeEnc *p)
++{
++  p->outStream = 0;
++  p->bufBase = 0;
++}
++
++#define RangeEnc_GetProcessed(p) ((p)->processed + ((p)->buf - (p)->bufBase) + (p)->cacheSize)
++
++#define RC_BUF_SIZE (1 << 16)
++static int RangeEnc_Alloc(CRangeEnc *p, ISzAlloc *alloc)
++{
++  if (p->bufBase == 0)
++  {
++    p->bufBase = (Byte *)alloc->Alloc(alloc, RC_BUF_SIZE);
++    if (p->bufBase == 0)
++      return 0;
++    p->bufLim = p->bufBase + RC_BUF_SIZE;
++  }
++  return 1;
++}
++
++static void RangeEnc_Free(CRangeEnc *p, ISzAlloc *alloc)
++{
++  alloc->Free(alloc, p->bufBase);
++  p->bufBase = 0;
++}
++
++static void RangeEnc_Init(CRangeEnc *p)
++{
++  /* Stream.Init(); */
++  p->low = 0;
++  p->range = 0xFFFFFFFF;
++  p->cacheSize = 1;
++  p->cache = 0;
++
++  p->buf = p->bufBase;
++
++  p->processed = 0;
++  p->res = SZ_OK;
++}
++
++static void RangeEnc_FlushStream(CRangeEnc *p)
++{
++  size_t num;
++  if (p->res != SZ_OK)
++    return;
++  num = p->buf - p->bufBase;
++  if (num != p->outStream->Write(p->outStream, p->bufBase, num))
++    p->res = SZ_ERROR_WRITE;
++  p->processed += num;
++  p->buf = p->bufBase;
++}
++
++static void MY_FAST_CALL RangeEnc_ShiftLow(CRangeEnc *p)
++{
++  if ((UInt32)p->low < (UInt32)0xFF000000 || (int)(p->low >> 32) != 0)
++  {
++    Byte temp = p->cache;
++    do
++    {
++      Byte *buf = p->buf;
++      *buf++ = (Byte)(temp + (Byte)(p->low >> 32));
++      p->buf = buf;
++      if (buf == p->bufLim)
++        RangeEnc_FlushStream(p);
++      temp = 0xFF;
++    }
++    while (--p->cacheSize != 0);
++    p->cache = (Byte)((UInt32)p->low >> 24);
++  }
++  p->cacheSize++;
++  p->low = (UInt32)p->low << 8;
++}
++
++static void RangeEnc_FlushData(CRangeEnc *p)
++{
++  int i;
++  for (i = 0; i < 5; i++)
++    RangeEnc_ShiftLow(p);
++}
++
++static void RangeEnc_EncodeDirectBits(CRangeEnc *p, UInt32 value, int numBits)
++{
++  do
++  {
++    p->range >>= 1;
++    p->low += p->range & (0 - ((value >> --numBits) & 1));
++    if (p->range < kTopValue)
++    {
++      p->range <<= 8;
++      RangeEnc_ShiftLow(p);
++    }
++  }
++  while (numBits != 0);
++}
++
++static void RangeEnc_EncodeBit(CRangeEnc *p, CLzmaProb *prob, UInt32 symbol)
++{
++  UInt32 ttt = *prob;
++  UInt32 newBound = (p->range >> kNumBitModelTotalBits) * ttt;
++  if (symbol == 0)
++  {
++    p->range = newBound;
++    ttt += (kBitModelTotal - ttt) >> kNumMoveBits;
++  }
++  else
++  {
++    p->low += newBound;
++    p->range -= newBound;
++    ttt -= ttt >> kNumMoveBits;
++  }
++  *prob = (CLzmaProb)ttt;
++  if (p->range < kTopValue)
++  {
++    p->range <<= 8;
++    RangeEnc_ShiftLow(p);
++  }
++}
++
++static void LitEnc_Encode(CRangeEnc *p, CLzmaProb *probs, UInt32 symbol)
++{
++  symbol |= 0x100;
++  do
++  {
++    RangeEnc_EncodeBit(p, probs + (symbol >> 8), (symbol >> 7) & 1);
++    symbol <<= 1;
++  }
++  while (symbol < 0x10000);
++}
++
++static void LitEnc_EncodeMatched(CRangeEnc *p, CLzmaProb *probs, UInt32 symbol, UInt32 matchByte)
++{
++  UInt32 offs = 0x100;
++  symbol |= 0x100;
++  do
++  {
++    matchByte <<= 1;
++    RangeEnc_EncodeBit(p, probs + (offs + (matchByte & offs) + (symbol >> 8)), (symbol >> 7) & 1);
++    symbol <<= 1;
++    offs &= ~(matchByte ^ symbol);
++  }
++  while (symbol < 0x10000);
++}
++
++void LzmaEnc_InitPriceTables(UInt32 *ProbPrices)
++{
++  UInt32 i;
++  for (i = (1 << kNumMoveReducingBits) / 2; i < kBitModelTotal; i += (1 << kNumMoveReducingBits))
++  {
++    const int kCyclesBits = kNumBitPriceShiftBits;
++    UInt32 w = i;
++    UInt32 bitCount = 0;
++    int j;
++    for (j = 0; j < kCyclesBits; j++)
++    {
++      w = w * w;
++      bitCount <<= 1;
++      while (w >= ((UInt32)1 << 16))
++      {
++        w >>= 1;
++        bitCount++;
++      }
++    }
++    ProbPrices[i >> kNumMoveReducingBits] = ((kNumBitModelTotalBits << kCyclesBits) - 15 - bitCount);
++  }
++}
++
++
++#define GET_PRICE(prob, symbol) \
++  p->ProbPrices[((prob) ^ (((-(int)(symbol))) & (kBitModelTotal - 1))) >> kNumMoveReducingBits];
++
++#define GET_PRICEa(prob, symbol) \
++  ProbPrices[((prob) ^ ((-((int)(symbol))) & (kBitModelTotal - 1))) >> kNumMoveReducingBits];
++
++#define GET_PRICE_0(prob) p->ProbPrices[(prob) >> kNumMoveReducingBits]
++#define GET_PRICE_1(prob) p->ProbPrices[((prob) ^ (kBitModelTotal - 1)) >> kNumMoveReducingBits]
++
++#define GET_PRICE_0a(prob) ProbPrices[(prob) >> kNumMoveReducingBits]
++#define GET_PRICE_1a(prob) ProbPrices[((prob) ^ (kBitModelTotal - 1)) >> kNumMoveReducingBits]
++
++static UInt32 LitEnc_GetPrice(const CLzmaProb *probs, UInt32 symbol, UInt32 *ProbPrices)
++{
++  UInt32 price = 0;
++  symbol |= 0x100;
++  do
++  {
++    price += GET_PRICEa(probs[symbol >> 8], (symbol >> 7) & 1);
++    symbol <<= 1;
++  }
++  while (symbol < 0x10000);
++  return price;
++}
++
++static UInt32 LitEnc_GetPriceMatched(const CLzmaProb *probs, UInt32 symbol, UInt32 matchByte, UInt32 *ProbPrices)
++{
++  UInt32 price = 0;
++  UInt32 offs = 0x100;
++  symbol |= 0x100;
++  do
++  {
++    matchByte <<= 1;
++    price += GET_PRICEa(probs[offs + (matchByte & offs) + (symbol >> 8)], (symbol >> 7) & 1);
++    symbol <<= 1;
++    offs &= ~(matchByte ^ symbol);
++  }
++  while (symbol < 0x10000);
++  return price;
++}
++
++
++static void RcTree_Encode(CRangeEnc *rc, CLzmaProb *probs, int numBitLevels, UInt32 symbol)
++{
++  UInt32 m = 1;
++  int i;
++  for (i = numBitLevels; i != 0;)
++  {
++    UInt32 bit;
++    i--;
++    bit = (symbol >> i) & 1;
++    RangeEnc_EncodeBit(rc, probs + m, bit);
++    m = (m << 1) | bit;
++  }
++}
++
++static void RcTree_ReverseEncode(CRangeEnc *rc, CLzmaProb *probs, int numBitLevels, UInt32 symbol)
++{
++  UInt32 m = 1;
++  int i;
++  for (i = 0; i < numBitLevels; i++)
++  {
++    UInt32 bit = symbol & 1;
++    RangeEnc_EncodeBit(rc, probs + m, bit);
++    m = (m << 1) | bit;
++    symbol >>= 1;
++  }
++}
++
++static UInt32 RcTree_GetPrice(const CLzmaProb *probs, int numBitLevels, UInt32 symbol, UInt32 *ProbPrices)
++{
++  UInt32 price = 0;
++  symbol |= (1 << numBitLevels);
++  while (symbol != 1)
++  {
++    price += GET_PRICEa(probs[symbol >> 1], symbol & 1);
++    symbol >>= 1;
++  }
++  return price;
++}
++
++static UInt32 RcTree_ReverseGetPrice(const CLzmaProb *probs, int numBitLevels, UInt32 symbol, UInt32 *ProbPrices)
++{
++  UInt32 price = 0;
++  UInt32 m = 1;
++  int i;
++  for (i = numBitLevels; i != 0; i--)
++  {
++    UInt32 bit = symbol & 1;
++    symbol >>= 1;
++    price += GET_PRICEa(probs[m], bit);
++    m = (m << 1) | bit;
++  }
++  return price;
++}
++
++
++static void LenEnc_Init(CLenEnc *p)
++{
++  unsigned i;
++  p->choice = p->choice2 = kProbInitValue;
++  for (i = 0; i < (LZMA_NUM_PB_STATES_MAX << kLenNumLowBits); i++)
++    p->low[i] = kProbInitValue;
++  for (i = 0; i < (LZMA_NUM_PB_STATES_MAX << kLenNumMidBits); i++)
++    p->mid[i] = kProbInitValue;
++  for (i = 0; i < kLenNumHighSymbols; i++)
++    p->high[i] = kProbInitValue;
++}
++
++static void LenEnc_Encode(CLenEnc *p, CRangeEnc *rc, UInt32 symbol, UInt32 posState)
++{
++  if (symbol < kLenNumLowSymbols)
++  {
++    RangeEnc_EncodeBit(rc, &p->choice, 0);
++    RcTree_Encode(rc, p->low + (posState << kLenNumLowBits), kLenNumLowBits, symbol);
++  }
++  else
++  {
++    RangeEnc_EncodeBit(rc, &p->choice, 1);
++    if (symbol < kLenNumLowSymbols + kLenNumMidSymbols)
++    {
++      RangeEnc_EncodeBit(rc, &p->choice2, 0);
++      RcTree_Encode(rc, p->mid + (posState << kLenNumMidBits), kLenNumMidBits, symbol - kLenNumLowSymbols);
++    }
++    else
++    {
++      RangeEnc_EncodeBit(rc, &p->choice2, 1);
++      RcTree_Encode(rc, p->high, kLenNumHighBits, symbol - kLenNumLowSymbols - kLenNumMidSymbols);
++    }
++  }
++}
++
++static void LenEnc_SetPrices(CLenEnc *p, UInt32 posState, UInt32 numSymbols, UInt32 *prices, UInt32 *ProbPrices)
++{
++  UInt32 a0 = GET_PRICE_0a(p->choice);
++  UInt32 a1 = GET_PRICE_1a(p->choice);
++  UInt32 b0 = a1 + GET_PRICE_0a(p->choice2);
++  UInt32 b1 = a1 + GET_PRICE_1a(p->choice2);
++  UInt32 i = 0;
++  for (i = 0; i < kLenNumLowSymbols; i++)
++  {
++    if (i >= numSymbols)
++      return;
++    prices[i] = a0 + RcTree_GetPrice(p->low + (posState << kLenNumLowBits), kLenNumLowBits, i, ProbPrices);
++  }
++  for (; i < kLenNumLowSymbols + kLenNumMidSymbols; i++)
++  {
++    if (i >= numSymbols)
++      return;
++    prices[i] = b0 + RcTree_GetPrice(p->mid + (posState << kLenNumMidBits), kLenNumMidBits, i - kLenNumLowSymbols, ProbPrices);
++  }
++  for (; i < numSymbols; i++)
++    prices[i] = b1 + RcTree_GetPrice(p->high, kLenNumHighBits, i - kLenNumLowSymbols - kLenNumMidSymbols, ProbPrices);
++}
++
++static void MY_FAST_CALL LenPriceEnc_UpdateTable(CLenPriceEnc *p, UInt32 posState, UInt32 *ProbPrices)
++{
++  LenEnc_SetPrices(&p->p, posState, p->tableSize, p->prices[posState], ProbPrices);
++  p->counters[posState] = p->tableSize;
++}
++
++static void LenPriceEnc_UpdateTables(CLenPriceEnc *p, UInt32 numPosStates, UInt32 *ProbPrices)
++{
++  UInt32 posState;
++  for (posState = 0; posState < numPosStates; posState++)
++    LenPriceEnc_UpdateTable(p, posState, ProbPrices);
++}
++
++static void LenEnc_Encode2(CLenPriceEnc *p, CRangeEnc *rc, UInt32 symbol, UInt32 posState, Bool updatePrice, UInt32 *ProbPrices)
++{
++  LenEnc_Encode(&p->p, rc, symbol, posState);
++  if (updatePrice)
++    if (--p->counters[posState] == 0)
++      LenPriceEnc_UpdateTable(p, posState, ProbPrices);
++}
++
++
++
++
++static void MovePos(CLzmaEnc *p, UInt32 num)
++{
++  #ifdef SHOW_STAT
++  ttt += num;
++  printf("\n MovePos %d", num);
++  #endif
++  if (num != 0)
++  {
++    p->additionalOffset += num;
++    p->matchFinder.Skip(p->matchFinderObj, num);
++  }
++}
++
++static UInt32 ReadMatchDistances(CLzmaEnc *p, UInt32 *numDistancePairsRes)
++{
++  UInt32 lenRes = 0, numPairs;
++  p->numAvail = p->matchFinder.GetNumAvailableBytes(p->matchFinderObj);
++  numPairs = p->matchFinder.GetMatches(p->matchFinderObj, p->matches);
++  #ifdef SHOW_STAT
++  printf("\n i = %d numPairs = %d    ", ttt, numPairs / 2);
++  ttt++;
++  {
++    UInt32 i;
++    for (i = 0; i < numPairs; i += 2)
++      printf("%2d %6d   | ", p->matches[i], p->matches[i + 1]);
++  }
++  #endif
++  if (numPairs > 0)
++  {
++    lenRes = p->matches[numPairs - 2];
++    if (lenRes == p->numFastBytes)
++    {
++      const Byte *pby = p->matchFinder.GetPointerToCurrentPos(p->matchFinderObj) - 1;
++      UInt32 distance = p->matches[numPairs - 1] + 1;
++      UInt32 numAvail = p->numAvail;
++      if (numAvail > LZMA_MATCH_LEN_MAX)
++        numAvail = LZMA_MATCH_LEN_MAX;
++      {
++        const Byte *pby2 = pby - distance;
++        for (; lenRes < numAvail && pby[lenRes] == pby2[lenRes]; lenRes++);
++      }
++    }
++  }
++  p->additionalOffset++;
++  *numDistancePairsRes = numPairs;
++  return lenRes;
++}
++
++
++#define MakeAsChar(p) (p)->backPrev = (UInt32)(-1); (p)->prev1IsChar = False;
++#define MakeAsShortRep(p) (p)->backPrev = 0; (p)->prev1IsChar = False;
++#define IsShortRep(p) ((p)->backPrev == 0)
++
++static UInt32 GetRepLen1Price(CLzmaEnc *p, UInt32 state, UInt32 posState)
++{
++  return
++    GET_PRICE_0(p->isRepG0[state]) +
++    GET_PRICE_0(p->isRep0Long[state][posState]);
++}
++
++static UInt32 GetPureRepPrice(CLzmaEnc *p, UInt32 repIndex, UInt32 state, UInt32 posState)
++{
++  UInt32 price;
++  if (repIndex == 0)
++  {
++    price = GET_PRICE_0(p->isRepG0[state]);
++    price += GET_PRICE_1(p->isRep0Long[state][posState]);
++  }
++  else
++  {
++    price = GET_PRICE_1(p->isRepG0[state]);
++    if (repIndex == 1)
++      price += GET_PRICE_0(p->isRepG1[state]);
++    else
++    {
++      price += GET_PRICE_1(p->isRepG1[state]);
++      price += GET_PRICE(p->isRepG2[state], repIndex - 2);
++    }
++  }
++  return price;
++}
++
++static UInt32 GetRepPrice(CLzmaEnc *p, UInt32 repIndex, UInt32 len, UInt32 state, UInt32 posState)
++{
++  return p->repLenEnc.prices[posState][len - LZMA_MATCH_LEN_MIN] +
++    GetPureRepPrice(p, repIndex, state, posState);
++}
++
++static UInt32 Backward(CLzmaEnc *p, UInt32 *backRes, UInt32 cur)
++{
++  UInt32 posMem = p->opt[cur].posPrev;
++  UInt32 backMem = p->opt[cur].backPrev;
++  p->optimumEndIndex = cur;
++  do
++  {
++    if (p->opt[cur].prev1IsChar)
++    {
++      MakeAsChar(&p->opt[posMem])
++      p->opt[posMem].posPrev = posMem - 1;
++      if (p->opt[cur].prev2)
++      {
++        p->opt[posMem - 1].prev1IsChar = False;
++        p->opt[posMem - 1].posPrev = p->opt[cur].posPrev2;
++        p->opt[posMem - 1].backPrev = p->opt[cur].backPrev2;
++      }
++    }
++    {
++      UInt32 posPrev = posMem;
++      UInt32 backCur = backMem;
++      
++      backMem = p->opt[posPrev].backPrev;
++      posMem = p->opt[posPrev].posPrev;
++      
++      p->opt[posPrev].backPrev = backCur;
++      p->opt[posPrev].posPrev = cur;
++      cur = posPrev;
++    }
++  }
++  while (cur != 0);
++  *backRes = p->opt[0].backPrev;
++  p->optimumCurrentIndex  = p->opt[0].posPrev;
++  return p->optimumCurrentIndex;
++}
++
++#define LIT_PROBS(pos, prevByte) (p->litProbs + ((((pos) & p->lpMask) << p->lc) + ((prevByte) >> (8 - p->lc))) * 0x300)
++
++static UInt32 GetOptimum(CLzmaEnc *p, UInt32 position, UInt32 *backRes)
++{
++  UInt32 numAvail, mainLen, numPairs, repMaxIndex, i, posState, lenEnd, len, cur;
++  UInt32 matchPrice, repMatchPrice, normalMatchPrice;
++  UInt32 reps[LZMA_NUM_REPS], repLens[LZMA_NUM_REPS];
++  UInt32 *matches;
++  const Byte *data;
++  Byte curByte, matchByte;
++  if (p->optimumEndIndex != p->optimumCurrentIndex)
++  {
++    const COptimal *opt = &p->opt[p->optimumCurrentIndex];
++    UInt32 lenRes = opt->posPrev - p->optimumCurrentIndex;
++    *backRes = opt->backPrev;
++    p->optimumCurrentIndex = opt->posPrev;
++    return lenRes;
++  }
++  p->optimumCurrentIndex = p->optimumEndIndex = 0;
++  
++  if (p->additionalOffset == 0)
++    mainLen = ReadMatchDistances(p, &numPairs);
++  else
++  {
++    mainLen = p->longestMatchLength;
++    numPairs = p->numPairs;
++  }
++
++  numAvail = p->numAvail;
++  if (numAvail < 2)
++  {
++    *backRes = (UInt32)(-1);
++    return 1;
++  }
++  if (numAvail > LZMA_MATCH_LEN_MAX)
++    numAvail = LZMA_MATCH_LEN_MAX;
++
++  data = p->matchFinder.GetPointerToCurrentPos(p->matchFinderObj) - 1;
++  repMaxIndex = 0;
++  for (i = 0; i < LZMA_NUM_REPS; i++)
++  {
++    UInt32 lenTest;
++    const Byte *data2;
++    reps[i] = p->reps[i];
++    data2 = data - (reps[i] + 1);
++    if (data[0] != data2[0] || data[1] != data2[1])
++    {
++      repLens[i] = 0;
++      continue;
++    }
++    for (lenTest = 2; lenTest < numAvail && data[lenTest] == data2[lenTest]; lenTest++);
++    repLens[i] = lenTest;
++    if (lenTest > repLens[repMaxIndex])
++      repMaxIndex = i;
++  }
++  if (repLens[repMaxIndex] >= p->numFastBytes)
++  {
++    UInt32 lenRes;
++    *backRes = repMaxIndex;
++    lenRes = repLens[repMaxIndex];
++    MovePos(p, lenRes - 1);
++    return lenRes;
++  }
++
++  matches = p->matches;
++  if (mainLen >= p->numFastBytes)
++  {
++    *backRes = matches[numPairs - 1] + LZMA_NUM_REPS;
++    MovePos(p, mainLen - 1);
++    return mainLen;
++  }
++  curByte = *data;
++  matchByte = *(data - (reps[0] + 1));
++
++  if (mainLen < 2 && curByte != matchByte && repLens[repMaxIndex] < 2)
++  {
++    *backRes = (UInt32)-1;
++    return 1;
++  }
++
++  p->opt[0].state = (CState)p->state;
++
++  posState = (position & p->pbMask);
++
++  {
++    const CLzmaProb *probs = LIT_PROBS(position, *(data - 1));
++    p->opt[1].price = GET_PRICE_0(p->isMatch[p->state][posState]) +
++        (!IsCharState(p->state) ?
++          LitEnc_GetPriceMatched(probs, curByte, matchByte, p->ProbPrices) :
++          LitEnc_GetPrice(probs, curByte, p->ProbPrices));
++  }
++
++  MakeAsChar(&p->opt[1]);
++
++  matchPrice = GET_PRICE_1(p->isMatch[p->state][posState]);
++  repMatchPrice = matchPrice + GET_PRICE_1(p->isRep[p->state]);
++
++  if (matchByte == curByte)
++  {
++    UInt32 shortRepPrice = repMatchPrice + GetRepLen1Price(p, p->state, posState);
++    if (shortRepPrice < p->opt[1].price)
++    {
++      p->opt[1].price = shortRepPrice;
++      MakeAsShortRep(&p->opt[1]);
++    }
++  }
++  lenEnd = ((mainLen >= repLens[repMaxIndex]) ? mainLen : repLens[repMaxIndex]);
++
++  if (lenEnd < 2)
++  {
++    *backRes = p->opt[1].backPrev;
++    return 1;
++  }
++
++  p->opt[1].posPrev = 0;
++  for (i = 0; i < LZMA_NUM_REPS; i++)
++    p->opt[0].backs[i] = reps[i];
++
++  len = lenEnd;
++  do
++    p->opt[len--].price = kInfinityPrice;
++  while (len >= 2);
++
++  for (i = 0; i < LZMA_NUM_REPS; i++)
++  {
++    UInt32 repLen = repLens[i];
++    UInt32 price;
++    if (repLen < 2)
++      continue;
++    price = repMatchPrice + GetPureRepPrice(p, i, p->state, posState);
++    do
++    {
++      UInt32 curAndLenPrice = price + p->repLenEnc.prices[posState][repLen - 2];
++      COptimal *opt = &p->opt[repLen];
++      if (curAndLenPrice < opt->price)
++      {
++        opt->price = curAndLenPrice;
++        opt->posPrev = 0;
++        opt->backPrev = i;
++        opt->prev1IsChar = False;
++      }
++    }
++    while (--repLen >= 2);
++  }
++
++  normalMatchPrice = matchPrice + GET_PRICE_0(p->isRep[p->state]);
++
++  len = ((repLens[0] >= 2) ? repLens[0] + 1 : 2);
++  if (len <= mainLen)
++  {
++    UInt32 offs = 0;
++    while (len > matches[offs])
++      offs += 2;
++    for (; ; len++)
++    {
++      COptimal *opt;
++      UInt32 distance = matches[offs + 1];
++
++      UInt32 curAndLenPrice = normalMatchPrice + p->lenEnc.prices[posState][len - LZMA_MATCH_LEN_MIN];
++      UInt32 lenToPosState = GetLenToPosState(len);
++      if (distance < kNumFullDistances)
++        curAndLenPrice += p->distancesPrices[lenToPosState][distance];
++      else
++      {
++        UInt32 slot;
++        GetPosSlot2(distance, slot);
++        curAndLenPrice += p->alignPrices[distance & kAlignMask] + p->posSlotPrices[lenToPosState][slot];
++      }
++      opt = &p->opt[len];
++      if (curAndLenPrice < opt->price)
++      {
++        opt->price = curAndLenPrice;
++        opt->posPrev = 0;
++        opt->backPrev = distance + LZMA_NUM_REPS;
++        opt->prev1IsChar = False;
++      }
++      if (len == matches[offs])
++      {
++        offs += 2;
++        if (offs == numPairs)
++          break;
++      }
++    }
++  }
++
++  cur = 0;
++
++    #ifdef SHOW_STAT2
++    if (position >= 0)
++    {
++      unsigned i;
++      printf("\n pos = %4X", position);
++      for (i = cur; i <= lenEnd; i++)
++      printf("\nprice[%4X] = %d", position - cur + i, p->opt[i].price);
++    }
++    #endif
++
++  for (;;)
++  {
++    UInt32 numAvailFull, newLen, numPairs, posPrev, state, posState, startLen;
++    UInt32 curPrice, curAnd1Price, matchPrice, repMatchPrice;
++    Bool nextIsChar;
++    Byte curByte, matchByte;
++    const Byte *data;
++    COptimal *curOpt;
++    COptimal *nextOpt;
++
++    cur++;
++    if (cur == lenEnd)
++      return Backward(p, backRes, cur);
++
++    newLen = ReadMatchDistances(p, &numPairs);
++    if (newLen >= p->numFastBytes)
++    {
++      p->numPairs = numPairs;
++      p->longestMatchLength = newLen;
++      return Backward(p, backRes, cur);
++    }
++    position++;
++    curOpt = &p->opt[cur];
++    posPrev = curOpt->posPrev;
++    if (curOpt->prev1IsChar)
++    {
++      posPrev--;
++      if (curOpt->prev2)
++      {
++        state = p->opt[curOpt->posPrev2].state;
++        if (curOpt->backPrev2 < LZMA_NUM_REPS)
++          state = kRepNextStates[state];
++        else
++          state = kMatchNextStates[state];
++      }
++      else
++        state = p->opt[posPrev].state;
++      state = kLiteralNextStates[state];
++    }
++    else
++      state = p->opt[posPrev].state;
++    if (posPrev == cur - 1)
++    {
++      if (IsShortRep(curOpt))
++        state = kShortRepNextStates[state];
++      else
++        state = kLiteralNextStates[state];
++    }
++    else
++    {
++      UInt32 pos;
++      const COptimal *prevOpt;
++      if (curOpt->prev1IsChar && curOpt->prev2)
++      {
++        posPrev = curOpt->posPrev2;
++        pos = curOpt->backPrev2;
++        state = kRepNextStates[state];
++      }
++      else
++      {
++        pos = curOpt->backPrev;
++        if (pos < LZMA_NUM_REPS)
++          state = kRepNextStates[state];
++        else
++          state = kMatchNextStates[state];
++      }
++      prevOpt = &p->opt[posPrev];
++      if (pos < LZMA_NUM_REPS)
++      {
++        UInt32 i;
++        reps[0] = prevOpt->backs[pos];
++        for (i = 1; i <= pos; i++)
++          reps[i] = prevOpt->backs[i - 1];
++        for (; i < LZMA_NUM_REPS; i++)
++          reps[i] = prevOpt->backs[i];
++      }
++      else
++      {
++        UInt32 i;
++        reps[0] = (pos - LZMA_NUM_REPS);
++        for (i = 1; i < LZMA_NUM_REPS; i++)
++          reps[i] = prevOpt->backs[i - 1];
++      }
++    }
++    curOpt->state = (CState)state;
++
++    curOpt->backs[0] = reps[0];
++    curOpt->backs[1] = reps[1];
++    curOpt->backs[2] = reps[2];
++    curOpt->backs[3] = reps[3];
++
++    curPrice = curOpt->price;
++    nextIsChar = False;
++    data = p->matchFinder.GetPointerToCurrentPos(p->matchFinderObj) - 1;
++    curByte = *data;
++    matchByte = *(data - (reps[0] + 1));
++
++    posState = (position & p->pbMask);
++
++    curAnd1Price = curPrice + GET_PRICE_0(p->isMatch[state][posState]);
++    {
++      const CLzmaProb *probs = LIT_PROBS(position, *(data - 1));
++      curAnd1Price +=
++        (!IsCharState(state) ?
++          LitEnc_GetPriceMatched(probs, curByte, matchByte, p->ProbPrices) :
++          LitEnc_GetPrice(probs, curByte, p->ProbPrices));
++    }
++
++    nextOpt = &p->opt[cur + 1];
++
++    if (curAnd1Price < nextOpt->price)
++    {
++      nextOpt->price = curAnd1Price;
++      nextOpt->posPrev = cur;
++      MakeAsChar(nextOpt);
++      nextIsChar = True;
++    }
++
++    matchPrice = curPrice + GET_PRICE_1(p->isMatch[state][posState]);
++    repMatchPrice = matchPrice + GET_PRICE_1(p->isRep[state]);
++    
++    if (matchByte == curByte && !(nextOpt->posPrev < cur && nextOpt->backPrev == 0))
++    {
++      UInt32 shortRepPrice = repMatchPrice + GetRepLen1Price(p, state, posState);
++      if (shortRepPrice <= nextOpt->price)
++      {
++        nextOpt->price = shortRepPrice;
++        nextOpt->posPrev = cur;
++        MakeAsShortRep(nextOpt);
++        nextIsChar = True;
++      }
++    }
++    numAvailFull = p->numAvail;
++    {
++      UInt32 temp = kNumOpts - 1 - cur;
++      if (temp < numAvailFull)
++        numAvailFull = temp;
++    }
++
++    if (numAvailFull < 2)
++      continue;
++    numAvail = (numAvailFull <= p->numFastBytes ? numAvailFull : p->numFastBytes);
++
++    if (!nextIsChar && matchByte != curByte) /* speed optimization */
++    {
++      /* try Literal + rep0 */
++      UInt32 temp;
++      UInt32 lenTest2;
++      const Byte *data2 = data - (reps[0] + 1);
++      UInt32 limit = p->numFastBytes + 1;
++      if (limit > numAvailFull)
++        limit = numAvailFull;
++
++      for (temp = 1; temp < limit && data[temp] == data2[temp]; temp++);
++      lenTest2 = temp - 1;
++      if (lenTest2 >= 2)
++      {
++        UInt32 state2 = kLiteralNextStates[state];
++        UInt32 posStateNext = (position + 1) & p->pbMask;
++        UInt32 nextRepMatchPrice = curAnd1Price +
++            GET_PRICE_1(p->isMatch[state2][posStateNext]) +
++            GET_PRICE_1(p->isRep[state2]);
++        /* for (; lenTest2 >= 2; lenTest2--) */
++        {
++          UInt32 curAndLenPrice;
++          COptimal *opt;
++          UInt32 offset = cur + 1 + lenTest2;
++          while (lenEnd < offset)
++            p->opt[++lenEnd].price = kInfinityPrice;
++          curAndLenPrice = nextRepMatchPrice + GetRepPrice(p, 0, lenTest2, state2, posStateNext);
++          opt = &p->opt[offset];
++          if (curAndLenPrice < opt->price)
++          {
++            opt->price = curAndLenPrice;
++            opt->posPrev = cur + 1;
++            opt->backPrev = 0;
++            opt->prev1IsChar = True;
++            opt->prev2 = False;
++          }
++        }
++      }
++    }
++    
++    startLen = 2; /* speed optimization */
++    {
++    UInt32 repIndex;
++    for (repIndex = 0; repIndex < LZMA_NUM_REPS; repIndex++)
++    {
++      UInt32 lenTest;
++      UInt32 lenTestTemp;
++      UInt32 price;
++      const Byte *data2 = data - (reps[repIndex] + 1);
++      if (data[0] != data2[0] || data[1] != data2[1])
++        continue;
++      for (lenTest = 2; lenTest < numAvail && data[lenTest] == data2[lenTest]; lenTest++);
++      while (lenEnd < cur + lenTest)
++        p->opt[++lenEnd].price = kInfinityPrice;
++      lenTestTemp = lenTest;
++      price = repMatchPrice + GetPureRepPrice(p, repIndex, state, posState);
++      do
++      {
++        UInt32 curAndLenPrice = price + p->repLenEnc.prices[posState][lenTest - 2];
++        COptimal *opt = &p->opt[cur + lenTest];
++        if (curAndLenPrice < opt->price)
++        {
++          opt->price = curAndLenPrice;
++          opt->posPrev = cur;
++          opt->backPrev = repIndex;
++          opt->prev1IsChar = False;
++        }
++      }
++      while (--lenTest >= 2);
++      lenTest = lenTestTemp;
++      
++      if (repIndex == 0)
++        startLen = lenTest + 1;
++        
++      /* if (_maxMode) */
++        {
++          UInt32 lenTest2 = lenTest + 1;
++          UInt32 limit = lenTest2 + p->numFastBytes;
++          UInt32 nextRepMatchPrice;
++          if (limit > numAvailFull)
++            limit = numAvailFull;
++          for (; lenTest2 < limit && data[lenTest2] == data2[lenTest2]; lenTest2++);
++          lenTest2 -= lenTest + 1;
++          if (lenTest2 >= 2)
++          {
++            UInt32 state2 = kRepNextStates[state];
++            UInt32 posStateNext = (position + lenTest) & p->pbMask;
++            UInt32 curAndLenCharPrice =
++                price + p->repLenEnc.prices[posState][lenTest - 2] +
++                GET_PRICE_0(p->isMatch[state2][posStateNext]) +
++                LitEnc_GetPriceMatched(LIT_PROBS(position + lenTest, data[lenTest - 1]),
++                    data[lenTest], data2[lenTest], p->ProbPrices);
++            state2 = kLiteralNextStates[state2];
++            posStateNext = (position + lenTest + 1) & p->pbMask;
++            nextRepMatchPrice = curAndLenCharPrice +
++                GET_PRICE_1(p->isMatch[state2][posStateNext]) +
++                GET_PRICE_1(p->isRep[state2]);
++            
++            /* for (; lenTest2 >= 2; lenTest2--) */
++            {
++              UInt32 curAndLenPrice;
++              COptimal *opt;
++              UInt32 offset = cur + lenTest + 1 + lenTest2;
++              while (lenEnd < offset)
++                p->opt[++lenEnd].price = kInfinityPrice;
++              curAndLenPrice = nextRepMatchPrice + GetRepPrice(p, 0, lenTest2, state2, posStateNext);
++              opt = &p->opt[offset];
++              if (curAndLenPrice < opt->price)
++              {
++                opt->price = curAndLenPrice;
++                opt->posPrev = cur + lenTest + 1;
++                opt->backPrev = 0;
++                opt->prev1IsChar = True;
++                opt->prev2 = True;
++                opt->posPrev2 = cur;
++                opt->backPrev2 = repIndex;
++              }
++            }
++          }
++        }
++    }
++    }
++    /* for (UInt32 lenTest = 2; lenTest <= newLen; lenTest++) */
++    if (newLen > numAvail)
++    {
++      newLen = numAvail;
++      for (numPairs = 0; newLen > matches[numPairs]; numPairs += 2);
++      matches[numPairs] = newLen;
++      numPairs += 2;
++    }
++    if (newLen >= startLen)
++    {
++      UInt32 normalMatchPrice = matchPrice + GET_PRICE_0(p->isRep[state]);
++      UInt32 offs, curBack, posSlot;
++      UInt32 lenTest;
++      while (lenEnd < cur + newLen)
++        p->opt[++lenEnd].price = kInfinityPrice;
++
++      offs = 0;
++      while (startLen > matches[offs])
++        offs += 2;
++      curBack = matches[offs + 1];
++      GetPosSlot2(curBack, posSlot);
++      for (lenTest = /*2*/ startLen; ; lenTest++)
++      {
++        UInt32 curAndLenPrice = normalMatchPrice + p->lenEnc.prices[posState][lenTest - LZMA_MATCH_LEN_MIN];
++        UInt32 lenToPosState = GetLenToPosState(lenTest);
++        COptimal *opt;
++        if (curBack < kNumFullDistances)
++          curAndLenPrice += p->distancesPrices[lenToPosState][curBack];
++        else
++          curAndLenPrice += p->posSlotPrices[lenToPosState][posSlot] + p->alignPrices[curBack & kAlignMask];
++        
++        opt = &p->opt[cur + lenTest];
++        if (curAndLenPrice < opt->price)
++        {
++          opt->price = curAndLenPrice;
++          opt->posPrev = cur;
++          opt->backPrev = curBack + LZMA_NUM_REPS;
++          opt->prev1IsChar = False;
++        }
++
++        if (/*_maxMode && */lenTest == matches[offs])
++        {
++          /* Try Match + Literal + Rep0 */
++          const Byte *data2 = data - (curBack + 1);
++          UInt32 lenTest2 = lenTest + 1;
++          UInt32 limit = lenTest2 + p->numFastBytes;
++          UInt32 nextRepMatchPrice;
++          if (limit > numAvailFull)
++            limit = numAvailFull;
++          for (; lenTest2 < limit && data[lenTest2] == data2[lenTest2]; lenTest2++);
++          lenTest2 -= lenTest + 1;
++          if (lenTest2 >= 2)
++          {
++            UInt32 state2 = kMatchNextStates[state];
++            UInt32 posStateNext = (position + lenTest) & p->pbMask;
++            UInt32 curAndLenCharPrice = curAndLenPrice +
++                GET_PRICE_0(p->isMatch[state2][posStateNext]) +
++                LitEnc_GetPriceMatched(LIT_PROBS(position + lenTest, data[lenTest - 1]),
++                    data[lenTest], data2[lenTest], p->ProbPrices);
++            state2 = kLiteralNextStates[state2];
++            posStateNext = (posStateNext + 1) & p->pbMask;
++            nextRepMatchPrice = curAndLenCharPrice +
++                GET_PRICE_1(p->isMatch[state2][posStateNext]) +
++                GET_PRICE_1(p->isRep[state2]);
++            
++            /* for (; lenTest2 >= 2; lenTest2--) */
++            {
++              UInt32 offset = cur + lenTest + 1 + lenTest2;
++              UInt32 curAndLenPrice;
++              COptimal *opt;
++              while (lenEnd < offset)
++                p->opt[++lenEnd].price = kInfinityPrice;
++              curAndLenPrice = nextRepMatchPrice + GetRepPrice(p, 0, lenTest2, state2, posStateNext);
++              opt = &p->opt[offset];
++              if (curAndLenPrice < opt->price)
++              {
++                opt->price = curAndLenPrice;
++                opt->posPrev = cur + lenTest + 1;
++                opt->backPrev = 0;
++                opt->prev1IsChar = True;
++                opt->prev2 = True;
++                opt->posPrev2 = cur;
++                opt->backPrev2 = curBack + LZMA_NUM_REPS;
++              }
++            }
++          }
++          offs += 2;
++          if (offs == numPairs)
++            break;
++          curBack = matches[offs + 1];
++          if (curBack >= kNumFullDistances)
++            GetPosSlot2(curBack, posSlot);
++        }
++      }
++    }
++  }
++}
++
++#define ChangePair(smallDist, bigDist) (((bigDist) >> 7) > (smallDist))
++
++static UInt32 GetOptimumFast(CLzmaEnc *p, UInt32 *backRes)
++{
++  UInt32 numAvail, mainLen, mainDist, numPairs, repIndex, repLen, i;
++  const Byte *data;
++  const UInt32 *matches;
++
++  if (p->additionalOffset == 0)
++    mainLen = ReadMatchDistances(p, &numPairs);
++  else
++  {
++    mainLen = p->longestMatchLength;
++    numPairs = p->numPairs;
++  }
++
++  numAvail = p->numAvail;
++  *backRes = (UInt32)-1;
++  if (numAvail < 2)
++    return 1;
++  if (numAvail > LZMA_MATCH_LEN_MAX)
++    numAvail = LZMA_MATCH_LEN_MAX;
++  data = p->matchFinder.GetPointerToCurrentPos(p->matchFinderObj) - 1;
++
++  repLen = repIndex = 0;
++  for (i = 0; i < LZMA_NUM_REPS; i++)
++  {
++    UInt32 len;
++    const Byte *data2 = data - (p->reps[i] + 1);
++    if (data[0] != data2[0] || data[1] != data2[1])
++      continue;
++    for (len = 2; len < numAvail && data[len] == data2[len]; len++);
++    if (len >= p->numFastBytes)
++    {
++      *backRes = i;
++      MovePos(p, len - 1);
++      return len;
++    }
++    if (len > repLen)
++    {
++      repIndex = i;
++      repLen = len;
++    }
++  }
++
++  matches = p->matches;
++  if (mainLen >= p->numFastBytes)
++  {
++    *backRes = matches[numPairs - 1] + LZMA_NUM_REPS;
++    MovePos(p, mainLen - 1);
++    return mainLen;
++  }
++
++  mainDist = 0; /* for GCC */
++  if (mainLen >= 2)
++  {
++    mainDist = matches[numPairs - 1];
++    while (numPairs > 2 && mainLen == matches[numPairs - 4] + 1)
++    {
++      if (!ChangePair(matches[numPairs - 3], mainDist))
++        break;
++      numPairs -= 2;
++      mainLen = matches[numPairs - 2];
++      mainDist = matches[numPairs - 1];
++    }
++    if (mainLen == 2 && mainDist >= 0x80)
++      mainLen = 1;
++  }
++
++  if (repLen >= 2 && (
++        (repLen + 1 >= mainLen) ||
++        (repLen + 2 >= mainLen && mainDist >= (1 << 9)) ||
++        (repLen + 3 >= mainLen && mainDist >= (1 << 15))))
++  {
++    *backRes = repIndex;
++    MovePos(p, repLen - 1);
++    return repLen;
++  }
++  
++  if (mainLen < 2 || numAvail <= 2)
++    return 1;
++
++  p->longestMatchLength = ReadMatchDistances(p, &p->numPairs);
++  if (p->longestMatchLength >= 2)
++  {
++    UInt32 newDistance = matches[p->numPairs - 1];
++    if ((p->longestMatchLength >= mainLen && newDistance < mainDist) ||
++        (p->longestMatchLength == mainLen + 1 && !ChangePair(mainDist, newDistance)) ||
++        (p->longestMatchLength > mainLen + 1) ||
++        (p->longestMatchLength + 1 >= mainLen && mainLen >= 3 && ChangePair(newDistance, mainDist)))
++      return 1;
++  }
++  
++  data = p->matchFinder.GetPointerToCurrentPos(p->matchFinderObj) - 1;
++  for (i = 0; i < LZMA_NUM_REPS; i++)
++  {
++    UInt32 len, limit;
++    const Byte *data2 = data - (p->reps[i] + 1);
++    if (data[0] != data2[0] || data[1] != data2[1])
++      continue;
++    limit = mainLen - 1;
++    for (len = 2; len < limit && data[len] == data2[len]; len++);
++    if (len >= limit)
++      return 1;
++  }
++  *backRes = mainDist + LZMA_NUM_REPS;
++  MovePos(p, mainLen - 2);
++  return mainLen;
++}
++
++static void WriteEndMarker(CLzmaEnc *p, UInt32 posState)
++{
++  UInt32 len;
++  RangeEnc_EncodeBit(&p->rc, &p->isMatch[p->state][posState], 1);
++  RangeEnc_EncodeBit(&p->rc, &p->isRep[p->state], 0);
++  p->state = kMatchNextStates[p->state];
++  len = LZMA_MATCH_LEN_MIN;
++  LenEnc_Encode2(&p->lenEnc, &p->rc, len - LZMA_MATCH_LEN_MIN, posState, !p->fastMode, p->ProbPrices);
++  RcTree_Encode(&p->rc, p->posSlotEncoder[GetLenToPosState(len)], kNumPosSlotBits, (1 << kNumPosSlotBits) - 1);
++  RangeEnc_EncodeDirectBits(&p->rc, (((UInt32)1 << 30) - 1) >> kNumAlignBits, 30 - kNumAlignBits);
++  RcTree_ReverseEncode(&p->rc, p->posAlignEncoder, kNumAlignBits, kAlignMask);
++}
++
++static SRes CheckErrors(CLzmaEnc *p)
++{
++  if (p->result != SZ_OK)
++    return p->result;
++  if (p->rc.res != SZ_OK)
++    p->result = SZ_ERROR_WRITE;
++  if (p->matchFinderBase.result != SZ_OK)
++    p->result = SZ_ERROR_READ;
++  if (p->result != SZ_OK)
++    p->finished = True;
++  return p->result;
++}
++
++static SRes Flush(CLzmaEnc *p, UInt32 nowPos)
++{
++  /* ReleaseMFStream(); */
++  p->finished = True;
++  if (p->writeEndMark)
++    WriteEndMarker(p, nowPos & p->pbMask);
++  RangeEnc_FlushData(&p->rc);
++  RangeEnc_FlushStream(&p->rc);
++  return CheckErrors(p);
++}
++
++static void FillAlignPrices(CLzmaEnc *p)
++{
++  UInt32 i;
++  for (i = 0; i < kAlignTableSize; i++)
++    p->alignPrices[i] = RcTree_ReverseGetPrice(p->posAlignEncoder, kNumAlignBits, i, p->ProbPrices);
++  p->alignPriceCount = 0;
++}
++
++static void FillDistancesPrices(CLzmaEnc *p)
++{
++  UInt32 tempPrices[kNumFullDistances];
++  UInt32 i, lenToPosState;
++  for (i = kStartPosModelIndex; i < kNumFullDistances; i++)
++  {
++    UInt32 posSlot = GetPosSlot1(i);
++    UInt32 footerBits = ((posSlot >> 1) - 1);
++    UInt32 base = ((2 | (posSlot & 1)) << footerBits);
++    tempPrices[i] = RcTree_ReverseGetPrice(p->posEncoders + base - posSlot - 1, footerBits, i - base, p->ProbPrices);
++  }
++
++  for (lenToPosState = 0; lenToPosState < kNumLenToPosStates; lenToPosState++)
++  {
++    UInt32 posSlot;
++    const CLzmaProb *encoder = p->posSlotEncoder[lenToPosState];
++    UInt32 *posSlotPrices = p->posSlotPrices[lenToPosState];
++    for (posSlot = 0; posSlot < p->distTableSize; posSlot++)
++      posSlotPrices[posSlot] = RcTree_GetPrice(encoder, kNumPosSlotBits, posSlot, p->ProbPrices);
++    for (posSlot = kEndPosModelIndex; posSlot < p->distTableSize; posSlot++)
++      posSlotPrices[posSlot] += ((((posSlot >> 1) - 1) - kNumAlignBits) << kNumBitPriceShiftBits);
++
++    {
++      UInt32 *distancesPrices = p->distancesPrices[lenToPosState];
++      UInt32 i;
++      for (i = 0; i < kStartPosModelIndex; i++)
++        distancesPrices[i] = posSlotPrices[i];
++      for (; i < kNumFullDistances; i++)
++        distancesPrices[i] = posSlotPrices[GetPosSlot1(i)] + tempPrices[i];
++    }
++  }
++  p->matchPriceCount = 0;
++}
++
++void LzmaEnc_Construct(CLzmaEnc *p)
++{
++  RangeEnc_Construct(&p->rc);
++  MatchFinder_Construct(&p->matchFinderBase);
++  #ifndef _7ZIP_ST
++  MatchFinderMt_Construct(&p->matchFinderMt);
++  p->matchFinderMt.MatchFinder = &p->matchFinderBase;
++  #endif
++
++  {
++    CLzmaEncProps props;
++    LzmaEncProps_Init(&props);
++    LzmaEnc_SetProps(p, &props);
++  }
++
++  #ifndef LZMA_LOG_BSR
++  LzmaEnc_FastPosInit(p->g_FastPos);
++  #endif
++
++  LzmaEnc_InitPriceTables(p->ProbPrices);
++  p->litProbs = 0;
++  p->saveState.litProbs = 0;
++}
++
++CLzmaEncHandle LzmaEnc_Create(ISzAlloc *alloc)
++{
++  void *p;
++  p = alloc->Alloc(alloc, sizeof(CLzmaEnc));
++  if (p != 0)
++    LzmaEnc_Construct((CLzmaEnc *)p);
++  return p;
++}
++
++void LzmaEnc_FreeLits(CLzmaEnc *p, ISzAlloc *alloc)
++{
++  alloc->Free(alloc, p->litProbs);
++  alloc->Free(alloc, p->saveState.litProbs);
++  p->litProbs = 0;
++  p->saveState.litProbs = 0;
++}
++
++void LzmaEnc_Destruct(CLzmaEnc *p, ISzAlloc *alloc, ISzAlloc *allocBig)
++{
++  #ifndef _7ZIP_ST
++  MatchFinderMt_Destruct(&p->matchFinderMt, allocBig);
++  #endif
++  MatchFinder_Free(&p->matchFinderBase, allocBig);
++  LzmaEnc_FreeLits(p, alloc);
++  RangeEnc_Free(&p->rc, alloc);
++}
++
++void LzmaEnc_Destroy(CLzmaEncHandle p, ISzAlloc *alloc, ISzAlloc *allocBig)
++{
++  LzmaEnc_Destruct((CLzmaEnc *)p, alloc, allocBig);
++  alloc->Free(alloc, p);
++}
++
++static SRes LzmaEnc_CodeOneBlock(CLzmaEnc *p, Bool useLimits, UInt32 maxPackSize, UInt32 maxUnpackSize)
++{
++  UInt32 nowPos32, startPos32;
++  if (p->needInit)
++  {
++    p->matchFinder.Init(p->matchFinderObj);
++    p->needInit = 0;
++  }
++
++  if (p->finished)
++    return p->result;
++  RINOK(CheckErrors(p));
++
++  nowPos32 = (UInt32)p->nowPos64;
++  startPos32 = nowPos32;
++
++  if (p->nowPos64 == 0)
++  {
++    UInt32 numPairs;
++    Byte curByte;
++    if (p->matchFinder.GetNumAvailableBytes(p->matchFinderObj) == 0)
++      return Flush(p, nowPos32);
++    ReadMatchDistances(p, &numPairs);
++    RangeEnc_EncodeBit(&p->rc, &p->isMatch[p->state][0], 0);
++    p->state = kLiteralNextStates[p->state];
++    curByte = p->matchFinder.GetIndexByte(p->matchFinderObj, 0 - p->additionalOffset);
++    LitEnc_Encode(&p->rc, p->litProbs, curByte);
++    p->additionalOffset--;
++    nowPos32++;
++  }
++
++  if (p->matchFinder.GetNumAvailableBytes(p->matchFinderObj) != 0)
++  for (;;)
++  {
++    UInt32 pos, len, posState;
++
++    if (p->fastMode)
++      len = GetOptimumFast(p, &pos);
++    else
++      len = GetOptimum(p, nowPos32, &pos);
++
++    #ifdef SHOW_STAT2
++    printf("\n pos = %4X,   len = %d   pos = %d", nowPos32, len, pos);
++    #endif
++
++    posState = nowPos32 & p->pbMask;
++    if (len == 1 && pos == (UInt32)-1)
++    {
++      Byte curByte;
++      CLzmaProb *probs;
++      const Byte *data;
++
++      RangeEnc_EncodeBit(&p->rc, &p->isMatch[p->state][posState], 0);
++      data = p->matchFinder.GetPointerToCurrentPos(p->matchFinderObj) - p->additionalOffset;
++      curByte = *data;
++      probs = LIT_PROBS(nowPos32, *(data - 1));
++      if (IsCharState(p->state))
++        LitEnc_Encode(&p->rc, probs, curByte);
++      else
++        LitEnc_EncodeMatched(&p->rc, probs, curByte, *(data - p->reps[0] - 1));
++      p->state = kLiteralNextStates[p->state];
++    }
++    else
++    {
++      RangeEnc_EncodeBit(&p->rc, &p->isMatch[p->state][posState], 1);
++      if (pos < LZMA_NUM_REPS)
++      {
++        RangeEnc_EncodeBit(&p->rc, &p->isRep[p->state], 1);
++        if (pos == 0)
++        {
++          RangeEnc_EncodeBit(&p->rc, &p->isRepG0[p->state], 0);
++          RangeEnc_EncodeBit(&p->rc, &p->isRep0Long[p->state][posState], ((len == 1) ? 0 : 1));
++        }
++        else
++        {
++          UInt32 distance = p->reps[pos];
++          RangeEnc_EncodeBit(&p->rc, &p->isRepG0[p->state], 1);
++          if (pos == 1)
++            RangeEnc_EncodeBit(&p->rc, &p->isRepG1[p->state], 0);
++          else
++          {
++            RangeEnc_EncodeBit(&p->rc, &p->isRepG1[p->state], 1);
++            RangeEnc_EncodeBit(&p->rc, &p->isRepG2[p->state], pos - 2);
++            if (pos == 3)
++              p->reps[3] = p->reps[2];
++            p->reps[2] = p->reps[1];
++          }
++          p->reps[1] = p->reps[0];
++          p->reps[0] = distance;
++        }
++        if (len == 1)
++          p->state = kShortRepNextStates[p->state];
++        else
++        {
++          LenEnc_Encode2(&p->repLenEnc, &p->rc, len - LZMA_MATCH_LEN_MIN, posState, !p->fastMode, p->ProbPrices);
++          p->state = kRepNextStates[p->state];
++        }
++      }
++      else
++      {
++        UInt32 posSlot;
++        RangeEnc_EncodeBit(&p->rc, &p->isRep[p->state], 0);
++        p->state = kMatchNextStates[p->state];
++        LenEnc_Encode2(&p->lenEnc, &p->rc, len - LZMA_MATCH_LEN_MIN, posState, !p->fastMode, p->ProbPrices);
++        pos -= LZMA_NUM_REPS;
++        GetPosSlot(pos, posSlot);
++        RcTree_Encode(&p->rc, p->posSlotEncoder[GetLenToPosState(len)], kNumPosSlotBits, posSlot);
++        
++        if (posSlot >= kStartPosModelIndex)
++        {
++          UInt32 footerBits = ((posSlot >> 1) - 1);
++          UInt32 base = ((2 | (posSlot & 1)) << footerBits);
++          UInt32 posReduced = pos - base;
++
++          if (posSlot < kEndPosModelIndex)
++            RcTree_ReverseEncode(&p->rc, p->posEncoders + base - posSlot - 1, footerBits, posReduced);
++          else
++          {
++            RangeEnc_EncodeDirectBits(&p->rc, posReduced >> kNumAlignBits, footerBits - kNumAlignBits);
++            RcTree_ReverseEncode(&p->rc, p->posAlignEncoder, kNumAlignBits, posReduced & kAlignMask);
++            p->alignPriceCount++;
++          }
++        }
++        p->reps[3] = p->reps[2];
++        p->reps[2] = p->reps[1];
++        p->reps[1] = p->reps[0];
++        p->reps[0] = pos;
++        p->matchPriceCount++;
++      }
++    }
++    p->additionalOffset -= len;
++    nowPos32 += len;
++    if (p->additionalOffset == 0)
++    {
++      UInt32 processed;
++      if (!p->fastMode)
++      {
++        if (p->matchPriceCount >= (1 << 7))
++          FillDistancesPrices(p);
++        if (p->alignPriceCount >= kAlignTableSize)
++          FillAlignPrices(p);
++      }
++      if (p->matchFinder.GetNumAvailableBytes(p->matchFinderObj) == 0)
++        break;
++      processed = nowPos32 - startPos32;
++      if (useLimits)
++      {
++        if (processed + kNumOpts + 300 >= maxUnpackSize ||
++            RangeEnc_GetProcessed(&p->rc) + kNumOpts * 2 >= maxPackSize)
++          break;
++      }
++      else if (processed >= (1 << 15))
++      {
++        p->nowPos64 += nowPos32 - startPos32;
++        return CheckErrors(p);
++      }
++    }
++  }
++  p->nowPos64 += nowPos32 - startPos32;
++  return Flush(p, nowPos32);
++}
++
++#define kBigHashDicLimit ((UInt32)1 << 24)
++
++static SRes LzmaEnc_Alloc(CLzmaEnc *p, UInt32 keepWindowSize, ISzAlloc *alloc, ISzAlloc *allocBig)
++{
++  UInt32 beforeSize = kNumOpts;
++  Bool btMode;
++  if (!RangeEnc_Alloc(&p->rc, alloc))
++    return SZ_ERROR_MEM;
++  btMode = (p->matchFinderBase.btMode != 0);
++  #ifndef _7ZIP_ST
++  p->mtMode = (p->multiThread && !p->fastMode && btMode);
++  #endif
++
++  {
++    unsigned lclp = p->lc + p->lp;
++    if (p->litProbs == 0 || p->saveState.litProbs == 0 || p->lclp != lclp)
++    {
++      LzmaEnc_FreeLits(p, alloc);
++      p->litProbs = (CLzmaProb *)alloc->Alloc(alloc, (0x300 << lclp) * sizeof(CLzmaProb));
++      p->saveState.litProbs = (CLzmaProb *)alloc->Alloc(alloc, (0x300 << lclp) * sizeof(CLzmaProb));
++      if (p->litProbs == 0 || p->saveState.litProbs == 0)
++      {
++        LzmaEnc_FreeLits(p, alloc);
++        return SZ_ERROR_MEM;
++      }
++      p->lclp = lclp;
++    }
++  }
++
++  p->matchFinderBase.bigHash = (p->dictSize > kBigHashDicLimit);
++
++  if (beforeSize + p->dictSize < keepWindowSize)
++    beforeSize = keepWindowSize - p->dictSize;
++
++  #ifndef _7ZIP_ST
++  if (p->mtMode)
++  {
++    RINOK(MatchFinderMt_Create(&p->matchFinderMt, p->dictSize, beforeSize, p->numFastBytes, LZMA_MATCH_LEN_MAX, allocBig));
++    p->matchFinderObj = &p->matchFinderMt;
++    MatchFinderMt_CreateVTable(&p->matchFinderMt, &p->matchFinder);
++  }
++  else
++  #endif
++  {
++    if (!MatchFinder_Create(&p->matchFinderBase, p->dictSize, beforeSize, p->numFastBytes, LZMA_MATCH_LEN_MAX, allocBig))
++      return SZ_ERROR_MEM;
++    p->matchFinderObj = &p->matchFinderBase;
++    MatchFinder_CreateVTable(&p->matchFinderBase, &p->matchFinder);
++  }
++  return SZ_OK;
++}
++
++void LzmaEnc_Init(CLzmaEnc *p)
++{
++  UInt32 i;
++  p->state = 0;
++  for (i = 0 ; i < LZMA_NUM_REPS; i++)
++    p->reps[i] = 0;
++
++  RangeEnc_Init(&p->rc);
++
++
++  for (i = 0; i < kNumStates; i++)
++  {
++    UInt32 j;
++    for (j = 0; j < LZMA_NUM_PB_STATES_MAX; j++)
++    {
++      p->isMatch[i][j] = kProbInitValue;
++      p->isRep0Long[i][j] = kProbInitValue;
++    }
++    p->isRep[i] = kProbInitValue;
++    p->isRepG0[i] = kProbInitValue;
++    p->isRepG1[i] = kProbInitValue;
++    p->isRepG2[i] = kProbInitValue;
++  }
++
++  {
++    UInt32 num = 0x300 << (p->lp + p->lc);
++    for (i = 0; i < num; i++)
++      p->litProbs[i] = kProbInitValue;
++  }
++
++  {
++    for (i = 0; i < kNumLenToPosStates; i++)
++    {
++      CLzmaProb *probs = p->posSlotEncoder[i];
++      UInt32 j;
++      for (j = 0; j < (1 << kNumPosSlotBits); j++)
++        probs[j] = kProbInitValue;
++    }
++  }
++  {
++    for (i = 0; i < kNumFullDistances - kEndPosModelIndex; i++)
++      p->posEncoders[i] = kProbInitValue;
++  }
++
++  LenEnc_Init(&p->lenEnc.p);
++  LenEnc_Init(&p->repLenEnc.p);
++
++  for (i = 0; i < (1 << kNumAlignBits); i++)
++    p->posAlignEncoder[i] = kProbInitValue;
++
++  p->optimumEndIndex = 0;
++  p->optimumCurrentIndex = 0;
++  p->additionalOffset = 0;
++
++  p->pbMask = (1 << p->pb) - 1;
++  p->lpMask = (1 << p->lp) - 1;
++}
++
++void LzmaEnc_InitPrices(CLzmaEnc *p)
++{
++  if (!p->fastMode)
++  {
++    FillDistancesPrices(p);
++    FillAlignPrices(p);
++  }
++
++  p->lenEnc.tableSize =
++  p->repLenEnc.tableSize =
++      p->numFastBytes + 1 - LZMA_MATCH_LEN_MIN;
++  LenPriceEnc_UpdateTables(&p->lenEnc, 1 << p->pb, p->ProbPrices);
++  LenPriceEnc_UpdateTables(&p->repLenEnc, 1 << p->pb, p->ProbPrices);
++}
++
++static SRes LzmaEnc_AllocAndInit(CLzmaEnc *p, UInt32 keepWindowSize, ISzAlloc *alloc, ISzAlloc *allocBig)
++{
++  UInt32 i;
++  for (i = 0; i < (UInt32)kDicLogSizeMaxCompress; i++)
++    if (p->dictSize <= ((UInt32)1 << i))
++      break;
++  p->distTableSize = i * 2;
++
++  p->finished = False;
++  p->result = SZ_OK;
++  RINOK(LzmaEnc_Alloc(p, keepWindowSize, alloc, allocBig));
++  LzmaEnc_Init(p);
++  LzmaEnc_InitPrices(p);
++  p->nowPos64 = 0;
++  return SZ_OK;
++}
++
++static SRes LzmaEnc_Prepare(CLzmaEncHandle pp, ISeqOutStream *outStream, ISeqInStream *inStream,
++    ISzAlloc *alloc, ISzAlloc *allocBig)
++{
++  CLzmaEnc *p = (CLzmaEnc *)pp;
++  p->matchFinderBase.stream = inStream;
++  p->needInit = 1;
++  p->rc.outStream = outStream;
++  return LzmaEnc_AllocAndInit(p, 0, alloc, allocBig);
++}
++
++SRes LzmaEnc_PrepareForLzma2(CLzmaEncHandle pp,
++    ISeqInStream *inStream, UInt32 keepWindowSize,
++    ISzAlloc *alloc, ISzAlloc *allocBig)
++{
++  CLzmaEnc *p = (CLzmaEnc *)pp;
++  p->matchFinderBase.stream = inStream;
++  p->needInit = 1;
++  return LzmaEnc_AllocAndInit(p, keepWindowSize, alloc, allocBig);
++}
++
++static void LzmaEnc_SetInputBuf(CLzmaEnc *p, const Byte *src, SizeT srcLen)
++{
++  p->matchFinderBase.directInput = 1;
++  p->matchFinderBase.bufferBase = (Byte *)src;
++  p->matchFinderBase.directInputRem = srcLen;
++}
++
++SRes LzmaEnc_MemPrepare(CLzmaEncHandle pp, const Byte *src, SizeT srcLen,
++    UInt32 keepWindowSize, ISzAlloc *alloc, ISzAlloc *allocBig)
++{
++  CLzmaEnc *p = (CLzmaEnc *)pp;
++  LzmaEnc_SetInputBuf(p, src, srcLen);
++  p->needInit = 1;
++
++  return LzmaEnc_AllocAndInit(p, keepWindowSize, alloc, allocBig);
++}
++
++void LzmaEnc_Finish(CLzmaEncHandle pp)
++{
++  #ifndef _7ZIP_ST
++  CLzmaEnc *p = (CLzmaEnc *)pp;
++  if (p->mtMode)
++    MatchFinderMt_ReleaseStream(&p->matchFinderMt);
++  #else
++  pp = pp;
++  #endif
++}
++
++typedef struct
++{
++  ISeqOutStream funcTable;
++  Byte *data;
++  SizeT rem;
++  Bool overflow;
++} CSeqOutStreamBuf;
++
++static size_t MyWrite(void *pp, const void *data, size_t size)
++{
++  CSeqOutStreamBuf *p = (CSeqOutStreamBuf *)pp;
++  if (p->rem < size)
++  {
++    size = p->rem;
++    p->overflow = True;
++  }
++  memcpy(p->data, data, size);
++  p->rem -= size;
++  p->data += size;
++  return size;
++}
++
++
++UInt32 LzmaEnc_GetNumAvailableBytes(CLzmaEncHandle pp)
++{
++  const CLzmaEnc *p = (CLzmaEnc *)pp;
++  return p->matchFinder.GetNumAvailableBytes(p->matchFinderObj);
++}
++
++const Byte *LzmaEnc_GetCurBuf(CLzmaEncHandle pp)
++{
++  const CLzmaEnc *p = (CLzmaEnc *)pp;
++  return p->matchFinder.GetPointerToCurrentPos(p->matchFinderObj) - p->additionalOffset;
++}
++
++SRes LzmaEnc_CodeOneMemBlock(CLzmaEncHandle pp, Bool reInit,
++    Byte *dest, size_t *destLen, UInt32 desiredPackSize, UInt32 *unpackSize)
++{
++  CLzmaEnc *p = (CLzmaEnc *)pp;
++  UInt64 nowPos64;
++  SRes res;
++  CSeqOutStreamBuf outStream;
++
++  outStream.funcTable.Write = MyWrite;
++  outStream.data = dest;
++  outStream.rem = *destLen;
++  outStream.overflow = False;
++
++  p->writeEndMark = False;
++  p->finished = False;
++  p->result = SZ_OK;
++
++  if (reInit)
++    LzmaEnc_Init(p);
++  LzmaEnc_InitPrices(p);
++  nowPos64 = p->nowPos64;
++  RangeEnc_Init(&p->rc);
++  p->rc.outStream = &outStream.funcTable;
++
++  res = LzmaEnc_CodeOneBlock(p, True, desiredPackSize, *unpackSize);
++  
++  *unpackSize = (UInt32)(p->nowPos64 - nowPos64);
++  *destLen -= outStream.rem;
++  if (outStream.overflow)
++    return SZ_ERROR_OUTPUT_EOF;
++
++  return res;
++}
++
++static SRes LzmaEnc_Encode2(CLzmaEnc *p, ICompressProgress *progress)
++{
++  SRes res = SZ_OK;
++
++  #ifndef _7ZIP_ST
++  Byte allocaDummy[0x300];
++  int i = 0;
++  for (i = 0; i < 16; i++)
++    allocaDummy[i] = (Byte)i;
++  #endif
++
++  for (;;)
++  {
++    res = LzmaEnc_CodeOneBlock(p, False, 0, 0);
++    if (res != SZ_OK || p->finished != 0)
++      break;
++    if (progress != 0)
++    {
++      res = progress->Progress(progress, p->nowPos64, RangeEnc_GetProcessed(&p->rc));
++      if (res != SZ_OK)
++      {
++        res = SZ_ERROR_PROGRESS;
++        break;
++      }
++    }
++  }
++  LzmaEnc_Finish(p);
++  return res;
++}
++
++SRes LzmaEnc_Encode(CLzmaEncHandle pp, ISeqOutStream *outStream, ISeqInStream *inStream, ICompressProgress *progress,
++    ISzAlloc *alloc, ISzAlloc *allocBig)
++{
++  RINOK(LzmaEnc_Prepare(pp, outStream, inStream, alloc, allocBig));
++  return LzmaEnc_Encode2((CLzmaEnc *)pp, progress);
++}
++
++SRes LzmaEnc_WriteProperties(CLzmaEncHandle pp, Byte *props, SizeT *size)
++{
++  CLzmaEnc *p = (CLzmaEnc *)pp;
++  int i;
++  UInt32 dictSize = p->dictSize;
++  if (*size < LZMA_PROPS_SIZE)
++    return SZ_ERROR_PARAM;
++  *size = LZMA_PROPS_SIZE;
++  props[0] = (Byte)((p->pb * 5 + p->lp) * 9 + p->lc);
++
++  for (i = 11; i <= 30; i++)
++  {
++    if (dictSize <= ((UInt32)2 << i))
++    {
++      dictSize = (2 << i);
++      break;
++    }
++    if (dictSize <= ((UInt32)3 << i))
++    {
++      dictSize = (3 << i);
++      break;
++    }
++  }
++
++  for (i = 0; i < 4; i++)
++    props[1 + i] = (Byte)(dictSize >> (8 * i));
++  return SZ_OK;
++}
++
++SRes LzmaEnc_MemEncode(CLzmaEncHandle pp, Byte *dest, SizeT *destLen, const Byte *src, SizeT srcLen,
++    int writeEndMark, ICompressProgress *progress, ISzAlloc *alloc, ISzAlloc *allocBig)
++{
++  SRes res;
++  CLzmaEnc *p = (CLzmaEnc *)pp;
++
++  CSeqOutStreamBuf outStream;
++
++  LzmaEnc_SetInputBuf(p, src, srcLen);
++
++  outStream.funcTable.Write = MyWrite;
++  outStream.data = dest;
++  outStream.rem = *destLen;
++  outStream.overflow = False;
++
++  p->writeEndMark = writeEndMark;
++
++  p->rc.outStream = &outStream.funcTable;
++  res = LzmaEnc_MemPrepare(pp, src, srcLen, 0, alloc, allocBig);
++  if (res == SZ_OK)
++    res = LzmaEnc_Encode2(p, progress);
++
++  *destLen -= outStream.rem;
++  if (outStream.overflow)
++    return SZ_ERROR_OUTPUT_EOF;
++  return res;
++}
++
++SRes LzmaEncode(Byte *dest, SizeT *destLen, const Byte *src, SizeT srcLen,
++    const CLzmaEncProps *props, Byte *propsEncoded, SizeT *propsSize, int writeEndMark,
++    ICompressProgress *progress, ISzAlloc *alloc, ISzAlloc *allocBig)
++{
++  CLzmaEnc *p = (CLzmaEnc *)LzmaEnc_Create(alloc);
++  SRes res;
++  if (p == 0)
++    return SZ_ERROR_MEM;
++
++  res = LzmaEnc_SetProps(p, props);
++  if (res == SZ_OK)
++  {
++    res = LzmaEnc_WriteProperties(p, propsEncoded, propsSize);
++    if (res == SZ_OK)
++      res = LzmaEnc_MemEncode(p, dest, destLen, src, srcLen,
++          writeEndMark, progress, alloc, allocBig);
++  }
++
++  LzmaEnc_Destroy(p, alloc, allocBig);
++  return res;
++}
+--- /dev/null
++++ b/lib/lzma/Makefile
+@@ -0,0 +1,7 @@
++lzma_compress-objs := LzFind.o LzmaEnc.o
++lzma_decompress-objs := LzmaDec.o
++
++obj-$(CONFIG_LZMA_COMPRESS) += lzma_compress.o
++obj-$(CONFIG_LZMA_DECOMPRESS) += lzma_decompress.o
++
++EXTRA_CFLAGS += -Iinclude/linux -Iinclude/linux/lzma -include types.h
diff --git a/target/linux/generic/patches-3.18/531-debloat_lzma.patch b/target/linux/generic/patches-3.18/531-debloat_lzma.patch
new file mode 100644
index 0000000..aa3c498
--- /dev/null
+++ b/target/linux/generic/patches-3.18/531-debloat_lzma.patch
@@ -0,0 +1,1024 @@
+--- a/include/linux/lzma/LzmaDec.h
++++ b/include/linux/lzma/LzmaDec.h
+@@ -31,14 +31,6 @@ typedef struct _CLzmaProps
+   UInt32 dicSize;
+ } CLzmaProps;
+ 
+-/* LzmaProps_Decode - decodes properties
+-Returns:
+-  SZ_OK
+-  SZ_ERROR_UNSUPPORTED - Unsupported properties
+-*/
+-
+-SRes LzmaProps_Decode(CLzmaProps *p, const Byte *data, unsigned size);
+-
+ 
+ /* ---------- LZMA Decoder state ---------- */
+ 
+@@ -70,8 +62,6 @@ typedef struct
+ 
+ #define LzmaDec_Construct(p) { (p)->dic = 0; (p)->probs = 0; }
+ 
+-void LzmaDec_Init(CLzmaDec *p);
+-
+ /* There are two types of LZMA streams:
+      0) Stream with end mark. That end mark adds about 6 bytes to compressed size.
+      1) Stream without end mark. You must know exact uncompressed size to decompress such stream. */
+@@ -108,97 +98,6 @@ typedef enum
+ 
+ /* ELzmaStatus is used only as output value for function call */
+ 
+-
+-/* ---------- Interfaces ---------- */
+-
+-/* There are 3 levels of interfaces:
+-     1) Dictionary Interface
+-     2) Buffer Interface
+-     3) One Call Interface
+-   You can select any of these interfaces, but don't mix functions from different
+-   groups for same object. */
+-
+-
+-/* There are two variants to allocate state for Dictionary Interface:
+-     1) LzmaDec_Allocate / LzmaDec_Free
+-     2) LzmaDec_AllocateProbs / LzmaDec_FreeProbs
+-   You can use variant 2, if you set dictionary buffer manually.
+-   For Buffer Interface you must always use variant 1.
+-
+-LzmaDec_Allocate* can return:
+-  SZ_OK
+-  SZ_ERROR_MEM         - Memory allocation error
+-  SZ_ERROR_UNSUPPORTED - Unsupported properties
+-*/
+-   
+-SRes LzmaDec_AllocateProbs(CLzmaDec *p, const Byte *props, unsigned propsSize, ISzAlloc *alloc);
+-void LzmaDec_FreeProbs(CLzmaDec *p, ISzAlloc *alloc);
+-
+-SRes LzmaDec_Allocate(CLzmaDec *state, const Byte *prop, unsigned propsSize, ISzAlloc *alloc);
+-void LzmaDec_Free(CLzmaDec *state, ISzAlloc *alloc);
+-
+-/* ---------- Dictionary Interface ---------- */
+-
+-/* You can use it, if you want to eliminate the overhead for data copying from
+-   dictionary to some other external buffer.
+-   You must work with CLzmaDec variables directly in this interface.
+-
+-   STEPS:
+-     LzmaDec_Constr()
+-     LzmaDec_Allocate()
+-     for (each new stream)
+-     {
+-       LzmaDec_Init()
+-       while (it needs more decompression)
+-       {
+-         LzmaDec_DecodeToDic()
+-         use data from CLzmaDec::dic and update CLzmaDec::dicPos
+-       }
+-     }
+-     LzmaDec_Free()
+-*/
+-
+-/* LzmaDec_DecodeToDic
+-   
+-   The decoding to internal dictionary buffer (CLzmaDec::dic).
+-   You must manually update CLzmaDec::dicPos, if it reaches CLzmaDec::dicBufSize !!!
+-
+-finishMode:
+-  It has meaning only if the decoding reaches output limit (dicLimit).
+-  LZMA_FINISH_ANY - Decode just dicLimit bytes.
+-  LZMA_FINISH_END - Stream must be finished after dicLimit.
+-
+-Returns:
+-  SZ_OK
+-    status:
+-      LZMA_STATUS_FINISHED_WITH_MARK
+-      LZMA_STATUS_NOT_FINISHED
+-      LZMA_STATUS_NEEDS_MORE_INPUT
+-      LZMA_STATUS_MAYBE_FINISHED_WITHOUT_MARK
+-  SZ_ERROR_DATA - Data error
+-*/
+-
+-SRes LzmaDec_DecodeToDic(CLzmaDec *p, SizeT dicLimit,
+-    const Byte *src, SizeT *srcLen, ELzmaFinishMode finishMode, ELzmaStatus *status);
+-
+-
+-/* ---------- Buffer Interface ---------- */
+-
+-/* It's zlib-like interface.
+-   See LzmaDec_DecodeToDic description for information about STEPS and return results,
+-   but you must use LzmaDec_DecodeToBuf instead of LzmaDec_DecodeToDic and you don't need
+-   to work with CLzmaDec variables manually.
+-
+-finishMode:
+-  It has meaning only if the decoding reaches output limit (*destLen).
+-  LZMA_FINISH_ANY - Decode just destLen bytes.
+-  LZMA_FINISH_END - Stream must be finished after (*destLen).
+-*/
+-
+-SRes LzmaDec_DecodeToBuf(CLzmaDec *p, Byte *dest, SizeT *destLen,
+-    const Byte *src, SizeT *srcLen, ELzmaFinishMode finishMode, ELzmaStatus *status);
+-
+-
+ /* ---------- One Call Interface ---------- */
+ 
+ /* LzmaDecode
+--- a/lib/lzma/LzmaDec.c
++++ b/lib/lzma/LzmaDec.c
+@@ -682,7 +682,7 @@ static void LzmaDec_InitRc(CLzmaDec *p,
+   p->needFlush = 0;
+ }
+ 
+-void LzmaDec_InitDicAndState(CLzmaDec *p, Bool initDic, Bool initState)
++static void LzmaDec_InitDicAndState(CLzmaDec *p, Bool initDic, Bool initState)
+ {
+   p->needFlush = 1;
+   p->remainLen = 0;
+@@ -698,7 +698,7 @@ void LzmaDec_InitDicAndState(CLzmaDec *p
+     p->needInitState = 1;
+ }
+ 
+-void LzmaDec_Init(CLzmaDec *p)
++static void LzmaDec_Init(CLzmaDec *p)
+ {
+   p->dicPos = 0;
+   LzmaDec_InitDicAndState(p, True, True);
+@@ -716,7 +716,7 @@ static void LzmaDec_InitStateReal(CLzmaD
+   p->needInitState = 0;
+ }
+ 
+-SRes LzmaDec_DecodeToDic(CLzmaDec *p, SizeT dicLimit, const Byte *src, SizeT *srcLen,
++static SRes LzmaDec_DecodeToDic(CLzmaDec *p, SizeT dicLimit, const Byte *src, SizeT *srcLen,
+     ELzmaFinishMode finishMode, ELzmaStatus *status)
+ {
+   SizeT inSize = *srcLen;
+@@ -837,65 +837,13 @@ SRes LzmaDec_DecodeToDic(CLzmaDec *p, Si
+   return (p->code == 0) ? SZ_OK : SZ_ERROR_DATA;
+ }
+ 
+-SRes LzmaDec_DecodeToBuf(CLzmaDec *p, Byte *dest, SizeT *destLen, const Byte *src, SizeT *srcLen, ELzmaFinishMode finishMode, ELzmaStatus *status)
+-{
+-  SizeT outSize = *destLen;
+-  SizeT inSize = *srcLen;
+-  *srcLen = *destLen = 0;
+-  for (;;)
+-  {
+-    SizeT inSizeCur = inSize, outSizeCur, dicPos;
+-    ELzmaFinishMode curFinishMode;
+-    SRes res;
+-    if (p->dicPos == p->dicBufSize)
+-      p->dicPos = 0;
+-    dicPos = p->dicPos;
+-    if (outSize > p->dicBufSize - dicPos)
+-    {
+-      outSizeCur = p->dicBufSize;
+-      curFinishMode = LZMA_FINISH_ANY;
+-    }
+-    else
+-    {
+-      outSizeCur = dicPos + outSize;
+-      curFinishMode = finishMode;
+-    }
+-
+-    res = LzmaDec_DecodeToDic(p, outSizeCur, src, &inSizeCur, curFinishMode, status);
+-    src += inSizeCur;
+-    inSize -= inSizeCur;
+-    *srcLen += inSizeCur;
+-    outSizeCur = p->dicPos - dicPos;
+-    memcpy(dest, p->dic + dicPos, outSizeCur);
+-    dest += outSizeCur;
+-    outSize -= outSizeCur;
+-    *destLen += outSizeCur;
+-    if (res != 0)
+-      return res;
+-    if (outSizeCur == 0 || outSize == 0)
+-      return SZ_OK;
+-  }
+-}
+-
+-void LzmaDec_FreeProbs(CLzmaDec *p, ISzAlloc *alloc)
++static void LzmaDec_FreeProbs(CLzmaDec *p, ISzAlloc *alloc)
+ {
+   alloc->Free(alloc, p->probs);
+   p->probs = 0;
+ }
+ 
+-static void LzmaDec_FreeDict(CLzmaDec *p, ISzAlloc *alloc)
+-{
+-  alloc->Free(alloc, p->dic);
+-  p->dic = 0;
+-}
+-
+-void LzmaDec_Free(CLzmaDec *p, ISzAlloc *alloc)
+-{
+-  LzmaDec_FreeProbs(p, alloc);
+-  LzmaDec_FreeDict(p, alloc);
+-}
+-
+-SRes LzmaProps_Decode(CLzmaProps *p, const Byte *data, unsigned size)
++static SRes LzmaProps_Decode(CLzmaProps *p, const Byte *data, unsigned size)
+ {
+   UInt32 dicSize;
+   Byte d;
+@@ -935,7 +883,7 @@ static SRes LzmaDec_AllocateProbs2(CLzma
+   return SZ_OK;
+ }
+ 
+-SRes LzmaDec_AllocateProbs(CLzmaDec *p, const Byte *props, unsigned propsSize, ISzAlloc *alloc)
++static SRes LzmaDec_AllocateProbs(CLzmaDec *p, const Byte *props, unsigned propsSize, ISzAlloc *alloc)
+ {
+   CLzmaProps propNew;
+   RINOK(LzmaProps_Decode(&propNew, props, propsSize));
+@@ -943,28 +891,6 @@ SRes LzmaDec_AllocateProbs(CLzmaDec *p,
+   p->prop = propNew;
+   return SZ_OK;
+ }
+-
+-SRes LzmaDec_Allocate(CLzmaDec *p, const Byte *props, unsigned propsSize, ISzAlloc *alloc)
+-{
+-  CLzmaProps propNew;
+-  SizeT dicBufSize;
+-  RINOK(LzmaProps_Decode(&propNew, props, propsSize));
+-  RINOK(LzmaDec_AllocateProbs2(p, &propNew, alloc));
+-  dicBufSize = propNew.dicSize;
+-  if (p->dic == 0 || dicBufSize != p->dicBufSize)
+-  {
+-    LzmaDec_FreeDict(p, alloc);
+-    p->dic = (Byte *)alloc->Alloc(alloc, dicBufSize);
+-    if (p->dic == 0)
+-    {
+-      LzmaDec_FreeProbs(p, alloc);
+-      return SZ_ERROR_MEM;
+-    }
+-  }
+-  p->dicBufSize = dicBufSize;
+-  p->prop = propNew;
+-  return SZ_OK;
+-}
+ 
+ SRes LzmaDecode(Byte *dest, SizeT *destLen, const Byte *src, SizeT *srcLen,
+     const Byte *propData, unsigned propSize, ELzmaFinishMode finishMode,
+--- a/include/linux/lzma/LzmaEnc.h
++++ b/include/linux/lzma/LzmaEnc.h
+@@ -31,9 +31,6 @@ typedef struct _CLzmaEncProps
+ } CLzmaEncProps;
+ 
+ void LzmaEncProps_Init(CLzmaEncProps *p);
+-void LzmaEncProps_Normalize(CLzmaEncProps *p);
+-UInt32 LzmaEncProps_GetDictSize(const CLzmaEncProps *props2);
+-
+ 
+ /* ---------- CLzmaEncHandle Interface ---------- */
+ 
+@@ -53,26 +50,9 @@ CLzmaEncHandle LzmaEnc_Create(ISzAlloc *
+ void LzmaEnc_Destroy(CLzmaEncHandle p, ISzAlloc *alloc, ISzAlloc *allocBig);
+ SRes LzmaEnc_SetProps(CLzmaEncHandle p, const CLzmaEncProps *props);
+ SRes LzmaEnc_WriteProperties(CLzmaEncHandle p, Byte *properties, SizeT *size);
+-SRes LzmaEnc_Encode(CLzmaEncHandle p, ISeqOutStream *outStream, ISeqInStream *inStream,
+-    ICompressProgress *progress, ISzAlloc *alloc, ISzAlloc *allocBig);
+ SRes LzmaEnc_MemEncode(CLzmaEncHandle p, Byte *dest, SizeT *destLen, const Byte *src, SizeT srcLen,
+     int writeEndMark, ICompressProgress *progress, ISzAlloc *alloc, ISzAlloc *allocBig);
+ 
+-/* ---------- One Call Interface ---------- */
+-
+-/* LzmaEncode
+-Return code:
+-  SZ_OK               - OK
+-  SZ_ERROR_MEM        - Memory allocation error
+-  SZ_ERROR_PARAM      - Incorrect paramater
+-  SZ_ERROR_OUTPUT_EOF - output buffer overflow
+-  SZ_ERROR_THREAD     - errors in multithreading functions (only for Mt version)
+-*/
+-
+-SRes LzmaEncode(Byte *dest, SizeT *destLen, const Byte *src, SizeT srcLen,
+-    const CLzmaEncProps *props, Byte *propsEncoded, SizeT *propsSize, int writeEndMark,
+-    ICompressProgress *progress, ISzAlloc *alloc, ISzAlloc *allocBig);
+-
+ #ifdef __cplusplus
+ }
+ #endif
+--- a/lib/lzma/LzmaEnc.c
++++ b/lib/lzma/LzmaEnc.c
+@@ -53,7 +53,7 @@ void LzmaEncProps_Init(CLzmaEncProps *p)
+   p->writeEndMark = 0;
+ }
+ 
+-void LzmaEncProps_Normalize(CLzmaEncProps *p)
++static void LzmaEncProps_Normalize(CLzmaEncProps *p)
+ {
+   int level = p->level;
+   if (level < 0) level = 5;
+@@ -76,7 +76,7 @@ void LzmaEncProps_Normalize(CLzmaEncProp
+       #endif
+ }
+ 
+-UInt32 LzmaEncProps_GetDictSize(const CLzmaEncProps *props2)
++static UInt32 __maybe_unused LzmaEncProps_GetDictSize(const CLzmaEncProps *props2)
+ {
+   CLzmaEncProps props = *props2;
+   LzmaEncProps_Normalize(&props);
+@@ -93,7 +93,7 @@ UInt32 LzmaEncProps_GetDictSize(const CL
+ 
+ #define BSR2_RET(pos, res) { unsigned long i; _BitScanReverse(&i, (pos)); res = (i + i) + ((pos >> (i - 1)) & 1); }
+ 
+-UInt32 GetPosSlot1(UInt32 pos)
++static UInt32 GetPosSlot1(UInt32 pos)
+ {
+   UInt32 res;
+   BSR2_RET(pos, res);
+@@ -107,7 +107,7 @@ UInt32 GetPosSlot1(UInt32 pos)
+ #define kNumLogBits (9 + (int)sizeof(size_t) / 2)
+ #define kDicLogSizeMaxCompress ((kNumLogBits - 1) * 2 + 7)
+ 
+-void LzmaEnc_FastPosInit(Byte *g_FastPos)
++static void LzmaEnc_FastPosInit(Byte *g_FastPos)
+ {
+   int c = 2, slotFast;
+   g_FastPos[0] = 0;
+@@ -339,58 +339,6 @@ typedef struct
+   CSaveState saveState;
+ } CLzmaEnc;
+ 
+-void LzmaEnc_SaveState(CLzmaEncHandle pp)
+-{
+-  CLzmaEnc *p = (CLzmaEnc *)pp;
+-  CSaveState *dest = &p->saveState;
+-  int i;
+-  dest->lenEnc = p->lenEnc;
+-  dest->repLenEnc = p->repLenEnc;
+-  dest->state = p->state;
+-
+-  for (i = 0; i < kNumStates; i++)
+-  {
+-    memcpy(dest->isMatch[i], p->isMatch[i], sizeof(p->isMatch[i]));
+-    memcpy(dest->isRep0Long[i], p->isRep0Long[i], sizeof(p->isRep0Long[i]));
+-  }
+-  for (i = 0; i < kNumLenToPosStates; i++)
+-    memcpy(dest->posSlotEncoder[i], p->posSlotEncoder[i], sizeof(p->posSlotEncoder[i]));
+-  memcpy(dest->isRep, p->isRep, sizeof(p->isRep));
+-  memcpy(dest->isRepG0, p->isRepG0, sizeof(p->isRepG0));
+-  memcpy(dest->isRepG1, p->isRepG1, sizeof(p->isRepG1));
+-  memcpy(dest->isRepG2, p->isRepG2, sizeof(p->isRepG2));
+-  memcpy(dest->posEncoders, p->posEncoders, sizeof(p->posEncoders));
+-  memcpy(dest->posAlignEncoder, p->posAlignEncoder, sizeof(p->posAlignEncoder));
+-  memcpy(dest->reps, p->reps, sizeof(p->reps));
+-  memcpy(dest->litProbs, p->litProbs, (0x300 << p->lclp) * sizeof(CLzmaProb));
+-}
+-
+-void LzmaEnc_RestoreState(CLzmaEncHandle pp)
+-{
+-  CLzmaEnc *dest = (CLzmaEnc *)pp;
+-  const CSaveState *p = &dest->saveState;
+-  int i;
+-  dest->lenEnc = p->lenEnc;
+-  dest->repLenEnc = p->repLenEnc;
+-  dest->state = p->state;
+-
+-  for (i = 0; i < kNumStates; i++)
+-  {
+-    memcpy(dest->isMatch[i], p->isMatch[i], sizeof(p->isMatch[i]));
+-    memcpy(dest->isRep0Long[i], p->isRep0Long[i], sizeof(p->isRep0Long[i]));
+-  }
+-  for (i = 0; i < kNumLenToPosStates; i++)
+-    memcpy(dest->posSlotEncoder[i], p->posSlotEncoder[i], sizeof(p->posSlotEncoder[i]));
+-  memcpy(dest->isRep, p->isRep, sizeof(p->isRep));
+-  memcpy(dest->isRepG0, p->isRepG0, sizeof(p->isRepG0));
+-  memcpy(dest->isRepG1, p->isRepG1, sizeof(p->isRepG1));
+-  memcpy(dest->isRepG2, p->isRepG2, sizeof(p->isRepG2));
+-  memcpy(dest->posEncoders, p->posEncoders, sizeof(p->posEncoders));
+-  memcpy(dest->posAlignEncoder, p->posAlignEncoder, sizeof(p->posAlignEncoder));
+-  memcpy(dest->reps, p->reps, sizeof(p->reps));
+-  memcpy(dest->litProbs, p->litProbs, (0x300 << dest->lclp) * sizeof(CLzmaProb));
+-}
+-
+ SRes LzmaEnc_SetProps(CLzmaEncHandle pp, const CLzmaEncProps *props2)
+ {
+   CLzmaEnc *p = (CLzmaEnc *)pp;
+@@ -600,7 +548,7 @@ static void LitEnc_EncodeMatched(CRangeE
+   while (symbol < 0x10000);
+ }
+ 
+-void LzmaEnc_InitPriceTables(UInt32 *ProbPrices)
++static void LzmaEnc_InitPriceTables(UInt32 *ProbPrices)
+ {
+   UInt32 i;
+   for (i = (1 << kNumMoveReducingBits) / 2; i < kBitModelTotal; i += (1 << kNumMoveReducingBits))
+@@ -1676,7 +1624,7 @@ static void FillDistancesPrices(CLzmaEnc
+   p->matchPriceCount = 0;
+ }
+ 
+-void LzmaEnc_Construct(CLzmaEnc *p)
++static void LzmaEnc_Construct(CLzmaEnc *p)
+ {
+   RangeEnc_Construct(&p->rc);
+   MatchFinder_Construct(&p->matchFinderBase);
+@@ -1709,7 +1657,7 @@ CLzmaEncHandle LzmaEnc_Create(ISzAlloc *
+   return p;
+ }
+ 
+-void LzmaEnc_FreeLits(CLzmaEnc *p, ISzAlloc *alloc)
++static void LzmaEnc_FreeLits(CLzmaEnc *p, ISzAlloc *alloc)
+ {
+   alloc->Free(alloc, p->litProbs);
+   alloc->Free(alloc, p->saveState.litProbs);
+@@ -1717,7 +1665,7 @@ void LzmaEnc_FreeLits(CLzmaEnc *p, ISzAl
+   p->saveState.litProbs = 0;
+ }
+ 
+-void LzmaEnc_Destruct(CLzmaEnc *p, ISzAlloc *alloc, ISzAlloc *allocBig)
++static void LzmaEnc_Destruct(CLzmaEnc *p, ISzAlloc *alloc, ISzAlloc *allocBig)
+ {
+   #ifndef _7ZIP_ST
+   MatchFinderMt_Destruct(&p->matchFinderMt, allocBig);
+@@ -1947,7 +1895,7 @@ static SRes LzmaEnc_Alloc(CLzmaEnc *p, U
+   return SZ_OK;
+ }
+ 
+-void LzmaEnc_Init(CLzmaEnc *p)
++static void LzmaEnc_Init(CLzmaEnc *p)
+ {
+   UInt32 i;
+   p->state = 0;
+@@ -2005,7 +1953,7 @@ void LzmaEnc_Init(CLzmaEnc *p)
+   p->lpMask = (1 << p->lp) - 1;
+ }
+ 
+-void LzmaEnc_InitPrices(CLzmaEnc *p)
++static void LzmaEnc_InitPrices(CLzmaEnc *p)
+ {
+   if (!p->fastMode)
+   {
+@@ -2037,26 +1985,6 @@ static SRes LzmaEnc_AllocAndInit(CLzmaEn
+   return SZ_OK;
+ }
+ 
+-static SRes LzmaEnc_Prepare(CLzmaEncHandle pp, ISeqOutStream *outStream, ISeqInStream *inStream,
+-    ISzAlloc *alloc, ISzAlloc *allocBig)
+-{
+-  CLzmaEnc *p = (CLzmaEnc *)pp;
+-  p->matchFinderBase.stream = inStream;
+-  p->needInit = 1;
+-  p->rc.outStream = outStream;
+-  return LzmaEnc_AllocAndInit(p, 0, alloc, allocBig);
+-}
+-
+-SRes LzmaEnc_PrepareForLzma2(CLzmaEncHandle pp,
+-    ISeqInStream *inStream, UInt32 keepWindowSize,
+-    ISzAlloc *alloc, ISzAlloc *allocBig)
+-{
+-  CLzmaEnc *p = (CLzmaEnc *)pp;
+-  p->matchFinderBase.stream = inStream;
+-  p->needInit = 1;
+-  return LzmaEnc_AllocAndInit(p, keepWindowSize, alloc, allocBig);
+-}
+-
+ static void LzmaEnc_SetInputBuf(CLzmaEnc *p, const Byte *src, SizeT srcLen)
+ {
+   p->matchFinderBase.directInput = 1;
+@@ -2064,7 +1992,7 @@ static void LzmaEnc_SetInputBuf(CLzmaEnc
+   p->matchFinderBase.directInputRem = srcLen;
+ }
+ 
+-SRes LzmaEnc_MemPrepare(CLzmaEncHandle pp, const Byte *src, SizeT srcLen,
++static SRes LzmaEnc_MemPrepare(CLzmaEncHandle pp, const Byte *src, SizeT srcLen,
+     UInt32 keepWindowSize, ISzAlloc *alloc, ISzAlloc *allocBig)
+ {
+   CLzmaEnc *p = (CLzmaEnc *)pp;
+@@ -2074,7 +2002,7 @@ SRes LzmaEnc_MemPrepare(CLzmaEncHandle p
+   return LzmaEnc_AllocAndInit(p, keepWindowSize, alloc, allocBig);
+ }
+ 
+-void LzmaEnc_Finish(CLzmaEncHandle pp)
++static void LzmaEnc_Finish(CLzmaEncHandle pp)
+ {
+   #ifndef _7ZIP_ST
+   CLzmaEnc *p = (CLzmaEnc *)pp;
+@@ -2107,53 +2035,6 @@ static size_t MyWrite(void *pp, const vo
+   return size;
+ }
+ 
+-
+-UInt32 LzmaEnc_GetNumAvailableBytes(CLzmaEncHandle pp)
+-{
+-  const CLzmaEnc *p = (CLzmaEnc *)pp;
+-  return p->matchFinder.GetNumAvailableBytes(p->matchFinderObj);
+-}
+-
+-const Byte *LzmaEnc_GetCurBuf(CLzmaEncHandle pp)
+-{
+-  const CLzmaEnc *p = (CLzmaEnc *)pp;
+-  return p->matchFinder.GetPointerToCurrentPos(p->matchFinderObj) - p->additionalOffset;
+-}
+-
+-SRes LzmaEnc_CodeOneMemBlock(CLzmaEncHandle pp, Bool reInit,
+-    Byte *dest, size_t *destLen, UInt32 desiredPackSize, UInt32 *unpackSize)
+-{
+-  CLzmaEnc *p = (CLzmaEnc *)pp;
+-  UInt64 nowPos64;
+-  SRes res;
+-  CSeqOutStreamBuf outStream;
+-
+-  outStream.funcTable.Write = MyWrite;
+-  outStream.data = dest;
+-  outStream.rem = *destLen;
+-  outStream.overflow = False;
+-
+-  p->writeEndMark = False;
+-  p->finished = False;
+-  p->result = SZ_OK;
+-
+-  if (reInit)
+-    LzmaEnc_Init(p);
+-  LzmaEnc_InitPrices(p);
+-  nowPos64 = p->nowPos64;
+-  RangeEnc_Init(&p->rc);
+-  p->rc.outStream = &outStream.funcTable;
+-
+-  res = LzmaEnc_CodeOneBlock(p, True, desiredPackSize, *unpackSize);
+-  
+-  *unpackSize = (UInt32)(p->nowPos64 - nowPos64);
+-  *destLen -= outStream.rem;
+-  if (outStream.overflow)
+-    return SZ_ERROR_OUTPUT_EOF;
+-
+-  return res;
+-}
+-
+ static SRes LzmaEnc_Encode2(CLzmaEnc *p, ICompressProgress *progress)
+ {
+   SRes res = SZ_OK;
+@@ -2184,13 +2065,6 @@ static SRes LzmaEnc_Encode2(CLzmaEnc *p,
+   return res;
+ }
+ 
+-SRes LzmaEnc_Encode(CLzmaEncHandle pp, ISeqOutStream *outStream, ISeqInStream *inStream, ICompressProgress *progress,
+-    ISzAlloc *alloc, ISzAlloc *allocBig)
+-{
+-  RINOK(LzmaEnc_Prepare(pp, outStream, inStream, alloc, allocBig));
+-  return LzmaEnc_Encode2((CLzmaEnc *)pp, progress);
+-}
+-
+ SRes LzmaEnc_WriteProperties(CLzmaEncHandle pp, Byte *props, SizeT *size)
+ {
+   CLzmaEnc *p = (CLzmaEnc *)pp;
+@@ -2247,25 +2121,3 @@ SRes LzmaEnc_MemEncode(CLzmaEncHandle pp
+     return SZ_ERROR_OUTPUT_EOF;
+   return res;
+ }
+-
+-SRes LzmaEncode(Byte *dest, SizeT *destLen, const Byte *src, SizeT srcLen,
+-    const CLzmaEncProps *props, Byte *propsEncoded, SizeT *propsSize, int writeEndMark,
+-    ICompressProgress *progress, ISzAlloc *alloc, ISzAlloc *allocBig)
+-{
+-  CLzmaEnc *p = (CLzmaEnc *)LzmaEnc_Create(alloc);
+-  SRes res;
+-  if (p == 0)
+-    return SZ_ERROR_MEM;
+-
+-  res = LzmaEnc_SetProps(p, props);
+-  if (res == SZ_OK)
+-  {
+-    res = LzmaEnc_WriteProperties(p, propsEncoded, propsSize);
+-    if (res == SZ_OK)
+-      res = LzmaEnc_MemEncode(p, dest, destLen, src, srcLen,
+-          writeEndMark, progress, alloc, allocBig);
+-  }
+-
+-  LzmaEnc_Destroy(p, alloc, allocBig);
+-  return res;
+-}
+--- a/include/linux/lzma/LzFind.h
++++ b/include/linux/lzma/LzFind.h
+@@ -55,11 +55,6 @@ typedef struct _CMatchFinder
+ 
+ #define Inline_MatchFinder_GetNumAvailableBytes(p) ((p)->streamPos - (p)->pos)
+ 
+-int MatchFinder_NeedMove(CMatchFinder *p);
+-Byte *MatchFinder_GetPointerToCurrentPos(CMatchFinder *p);
+-void MatchFinder_MoveBlock(CMatchFinder *p);
+-void MatchFinder_ReadIfRequired(CMatchFinder *p);
+-
+ void MatchFinder_Construct(CMatchFinder *p);
+ 
+ /* Conditions:
+@@ -70,12 +65,6 @@ int MatchFinder_Create(CMatchFinder *p,
+     UInt32 keepAddBufferBefore, UInt32 matchMaxLen, UInt32 keepAddBufferAfter,
+     ISzAlloc *alloc);
+ void MatchFinder_Free(CMatchFinder *p, ISzAlloc *alloc);
+-void MatchFinder_Normalize3(UInt32 subValue, CLzRef *items, UInt32 numItems);
+-void MatchFinder_ReduceOffsets(CMatchFinder *p, UInt32 subValue);
+-
+-UInt32 * GetMatchesSpec1(UInt32 lenLimit, UInt32 curMatch, UInt32 pos, const Byte *buffer, CLzRef *son,
+-    UInt32 _cyclicBufferPos, UInt32 _cyclicBufferSize, UInt32 _cutValue,
+-    UInt32 *distances, UInt32 maxLen);
+ 
+ /*
+ Conditions:
+@@ -102,12 +91,6 @@ typedef struct _IMatchFinder
+ 
+ void MatchFinder_CreateVTable(CMatchFinder *p, IMatchFinder *vTable);
+ 
+-void MatchFinder_Init(CMatchFinder *p);
+-UInt32 Bt3Zip_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances);
+-UInt32 Hc3Zip_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances);
+-void Bt3Zip_MatchFinder_Skip(CMatchFinder *p, UInt32 num);
+-void Hc3Zip_MatchFinder_Skip(CMatchFinder *p, UInt32 num);
+-
+ #ifdef __cplusplus
+ }
+ #endif
+--- a/lib/lzma/LzFind.c
++++ b/lib/lzma/LzFind.c
+@@ -14,9 +14,15 @@
+ 
+ #define kStartMaxLen 3
+ 
++#if 0
++#define DIRECT_INPUT	p->directInput
++#else
++#define DIRECT_INPUT	1
++#endif
++
+ static void LzInWindow_Free(CMatchFinder *p, ISzAlloc *alloc)
+ {
+-  if (!p->directInput)
++  if (!DIRECT_INPUT)
+   {
+     alloc->Free(alloc, p->bufferBase);
+     p->bufferBase = 0;
+@@ -28,7 +34,7 @@ static void LzInWindow_Free(CMatchFinder
+ static int LzInWindow_Create(CMatchFinder *p, UInt32 keepSizeReserv, ISzAlloc *alloc)
+ {
+   UInt32 blockSize = p->keepSizeBefore + p->keepSizeAfter + keepSizeReserv;
+-  if (p->directInput)
++  if (DIRECT_INPUT)
+   {
+     p->blockSize = blockSize;
+     return 1;
+@@ -42,12 +48,12 @@ static int LzInWindow_Create(CMatchFinde
+   return (p->bufferBase != 0);
+ }
+ 
+-Byte *MatchFinder_GetPointerToCurrentPos(CMatchFinder *p) { return p->buffer; }
+-Byte MatchFinder_GetIndexByte(CMatchFinder *p, Int32 index) { return p->buffer[index]; }
++static Byte *MatchFinder_GetPointerToCurrentPos(CMatchFinder *p) { return p->buffer; }
++static Byte MatchFinder_GetIndexByte(CMatchFinder *p, Int32 index) { return p->buffer[index]; }
+ 
+-UInt32 MatchFinder_GetNumAvailableBytes(CMatchFinder *p) { return p->streamPos - p->pos; }
++static UInt32 MatchFinder_GetNumAvailableBytes(CMatchFinder *p) { return p->streamPos - p->pos; }
+ 
+-void MatchFinder_ReduceOffsets(CMatchFinder *p, UInt32 subValue)
++static void MatchFinder_ReduceOffsets(CMatchFinder *p, UInt32 subValue)
+ {
+   p->posLimit -= subValue;
+   p->pos -= subValue;
+@@ -58,7 +64,7 @@ static void MatchFinder_ReadBlock(CMatch
+ {
+   if (p->streamEndWasReached || p->result != SZ_OK)
+     return;
+-  if (p->directInput)
++  if (DIRECT_INPUT)
+   {
+     UInt32 curSize = 0xFFFFFFFF - p->streamPos;
+     if (curSize > p->directInputRem)
+@@ -89,7 +95,7 @@ static void MatchFinder_ReadBlock(CMatch
+   }
+ }
+ 
+-void MatchFinder_MoveBlock(CMatchFinder *p)
++static void MatchFinder_MoveBlock(CMatchFinder *p)
+ {
+   memmove(p->bufferBase,
+     p->buffer - p->keepSizeBefore,
+@@ -97,22 +103,14 @@ void MatchFinder_MoveBlock(CMatchFinder
+   p->buffer = p->bufferBase + p->keepSizeBefore;
+ }
+ 
+-int MatchFinder_NeedMove(CMatchFinder *p)
++static int MatchFinder_NeedMove(CMatchFinder *p)
+ {
+-  if (p->directInput)
++  if (DIRECT_INPUT)
+     return 0;
+   /* if (p->streamEndWasReached) return 0; */
+   return ((size_t)(p->bufferBase + p->blockSize - p->buffer) <= p->keepSizeAfter);
+ }
+ 
+-void MatchFinder_ReadIfRequired(CMatchFinder *p)
+-{
+-  if (p->streamEndWasReached)
+-    return;
+-  if (p->keepSizeAfter >= p->streamPos - p->pos)
+-    MatchFinder_ReadBlock(p);
+-}
+-
+ static void MatchFinder_CheckAndMoveAndRead(CMatchFinder *p)
+ {
+   if (MatchFinder_NeedMove(p))
+@@ -268,7 +266,7 @@ static void MatchFinder_SetLimits(CMatch
+   p->posLimit = p->pos + limit;
+ }
+ 
+-void MatchFinder_Init(CMatchFinder *p)
++static void MatchFinder_Init(CMatchFinder *p)
+ {
+   UInt32 i;
+   for (i = 0; i < p->hashSizeSum; i++)
+@@ -287,7 +285,7 @@ static UInt32 MatchFinder_GetSubValue(CM
+   return (p->pos - p->historySize - 1) & kNormalizeMask;
+ }
+ 
+-void MatchFinder_Normalize3(UInt32 subValue, CLzRef *items, UInt32 numItems)
++static void MatchFinder_Normalize3(UInt32 subValue, CLzRef *items, UInt32 numItems)
+ {
+   UInt32 i;
+   for (i = 0; i < numItems; i++)
+@@ -319,38 +317,7 @@ static void MatchFinder_CheckLimits(CMat
+   MatchFinder_SetLimits(p);
+ }
+ 
+-static UInt32 * Hc_GetMatchesSpec(UInt32 lenLimit, UInt32 curMatch, UInt32 pos, const Byte *cur, CLzRef *son,
+-    UInt32 _cyclicBufferPos, UInt32 _cyclicBufferSize, UInt32 cutValue,
+-    UInt32 *distances, UInt32 maxLen)
+-{
+-  son[_cyclicBufferPos] = curMatch;
+-  for (;;)
+-  {
+-    UInt32 delta = pos - curMatch;
+-    if (cutValue-- == 0 || delta >= _cyclicBufferSize)
+-      return distances;
+-    {
+-      const Byte *pb = cur - delta;
+-      curMatch = son[_cyclicBufferPos - delta + ((delta > _cyclicBufferPos) ? _cyclicBufferSize : 0)];
+-      if (pb[maxLen] == cur[maxLen] && *pb == *cur)
+-      {
+-        UInt32 len = 0;
+-        while (++len != lenLimit)
+-          if (pb[len] != cur[len])
+-            break;
+-        if (maxLen < len)
+-        {
+-          *distances++ = maxLen = len;
+-          *distances++ = delta - 1;
+-          if (len == lenLimit)
+-            return distances;
+-        }
+-      }
+-    }
+-  }
+-}
+-
+-UInt32 * GetMatchesSpec1(UInt32 lenLimit, UInt32 curMatch, UInt32 pos, const Byte *cur, CLzRef *son,
++static UInt32 * GetMatchesSpec1(UInt32 lenLimit, UInt32 curMatch, UInt32 pos, const Byte *cur, CLzRef *son,
+     UInt32 _cyclicBufferPos, UInt32 _cyclicBufferSize, UInt32 cutValue,
+     UInt32 *distances, UInt32 maxLen)
+ {
+@@ -460,10 +427,10 @@ static void SkipMatchesSpec(UInt32 lenLi
+   p->buffer++; \
+   if (++p->pos == p->posLimit) MatchFinder_CheckLimits(p);
+ 
+-#define MOVE_POS_RET MOVE_POS return offset;
+-
+ static void MatchFinder_MovePos(CMatchFinder *p) { MOVE_POS; }
+ 
++#define MOVE_POS_RET MatchFinder_MovePos(p); return offset;
++
+ #define GET_MATCHES_HEADER2(minLen, ret_op) \
+   UInt32 lenLimit; UInt32 hashValue; const Byte *cur; UInt32 curMatch; \
+   lenLimit = p->lenLimit; { if (lenLimit < minLen) { MatchFinder_MovePos(p); ret_op; }} \
+@@ -479,62 +446,7 @@ static void MatchFinder_MovePos(CMatchFi
+   distances + offset, maxLen) - distances); MOVE_POS_RET;
+ 
+ #define SKIP_FOOTER \
+-  SkipMatchesSpec(lenLimit, curMatch, MF_PARAMS(p)); MOVE_POS;
+-
+-static UInt32 Bt2_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances)
+-{
+-  UInt32 offset;
+-  GET_MATCHES_HEADER(2)
+-  HASH2_CALC;
+-  curMatch = p->hash[hashValue];
+-  p->hash[hashValue] = p->pos;
+-  offset = 0;
+-  GET_MATCHES_FOOTER(offset, 1)
+-}
+-
+-UInt32 Bt3Zip_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances)
+-{
+-  UInt32 offset;
+-  GET_MATCHES_HEADER(3)
+-  HASH_ZIP_CALC;
+-  curMatch = p->hash[hashValue];
+-  p->hash[hashValue] = p->pos;
+-  offset = 0;
+-  GET_MATCHES_FOOTER(offset, 2)
+-}
+-
+-static UInt32 Bt3_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances)
+-{
+-  UInt32 hash2Value, delta2, maxLen, offset;
+-  GET_MATCHES_HEADER(3)
+-
+-  HASH3_CALC;
+-
+-  delta2 = p->pos - p->hash[hash2Value];
+-  curMatch = p->hash[kFix3HashSize + hashValue];
+-  
+-  p->hash[hash2Value] =
+-  p->hash[kFix3HashSize + hashValue] = p->pos;
+-
+-
+-  maxLen = 2;
+-  offset = 0;
+-  if (delta2 < p->cyclicBufferSize && *(cur - delta2) == *cur)
+-  {
+-    for (; maxLen != lenLimit; maxLen++)
+-      if (cur[(ptrdiff_t)maxLen - delta2] != cur[maxLen])
+-        break;
+-    distances[0] = maxLen;
+-    distances[1] = delta2 - 1;
+-    offset = 2;
+-    if (maxLen == lenLimit)
+-    {
+-      SkipMatchesSpec(lenLimit, curMatch, MF_PARAMS(p));
+-      MOVE_POS_RET;
+-    }
+-  }
+-  GET_MATCHES_FOOTER(offset, maxLen)
+-}
++  SkipMatchesSpec(lenLimit, curMatch, MF_PARAMS(p)); MatchFinder_MovePos(p);
+ 
+ static UInt32 Bt4_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances)
+ {
+@@ -583,108 +495,6 @@ static UInt32 Bt4_MatchFinder_GetMatches
+   GET_MATCHES_FOOTER(offset, maxLen)
+ }
+ 
+-static UInt32 Hc4_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances)
+-{
+-  UInt32 hash2Value, hash3Value, delta2, delta3, maxLen, offset;
+-  GET_MATCHES_HEADER(4)
+-
+-  HASH4_CALC;
+-
+-  delta2 = p->pos - p->hash[                hash2Value];
+-  delta3 = p->pos - p->hash[kFix3HashSize + hash3Value];
+-  curMatch = p->hash[kFix4HashSize + hashValue];
+-
+-  p->hash[                hash2Value] =
+-  p->hash[kFix3HashSize + hash3Value] =
+-  p->hash[kFix4HashSize + hashValue] = p->pos;
+-
+-  maxLen = 1;
+-  offset = 0;
+-  if (delta2 < p->cyclicBufferSize && *(cur - delta2) == *cur)
+-  {
+-    distances[0] = maxLen = 2;
+-    distances[1] = delta2 - 1;
+-    offset = 2;
+-  }
+-  if (delta2 != delta3 && delta3 < p->cyclicBufferSize && *(cur - delta3) == *cur)
+-  {
+-    maxLen = 3;
+-    distances[offset + 1] = delta3 - 1;
+-    offset += 2;
+-    delta2 = delta3;
+-  }
+-  if (offset != 0)
+-  {
+-    for (; maxLen != lenLimit; maxLen++)
+-      if (cur[(ptrdiff_t)maxLen - delta2] != cur[maxLen])
+-        break;
+-    distances[offset - 2] = maxLen;
+-    if (maxLen == lenLimit)
+-    {
+-      p->son[p->cyclicBufferPos] = curMatch;
+-      MOVE_POS_RET;
+-    }
+-  }
+-  if (maxLen < 3)
+-    maxLen = 3;
+-  offset = (UInt32)(Hc_GetMatchesSpec(lenLimit, curMatch, MF_PARAMS(p),
+-    distances + offset, maxLen) - (distances));
+-  MOVE_POS_RET
+-}
+-
+-UInt32 Hc3Zip_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances)
+-{
+-  UInt32 offset;
+-  GET_MATCHES_HEADER(3)
+-  HASH_ZIP_CALC;
+-  curMatch = p->hash[hashValue];
+-  p->hash[hashValue] = p->pos;
+-  offset = (UInt32)(Hc_GetMatchesSpec(lenLimit, curMatch, MF_PARAMS(p),
+-    distances, 2) - (distances));
+-  MOVE_POS_RET
+-}
+-
+-static void Bt2_MatchFinder_Skip(CMatchFinder *p, UInt32 num)
+-{
+-  do
+-  {
+-    SKIP_HEADER(2)
+-    HASH2_CALC;
+-    curMatch = p->hash[hashValue];
+-    p->hash[hashValue] = p->pos;
+-    SKIP_FOOTER
+-  }
+-  while (--num != 0);
+-}
+-
+-void Bt3Zip_MatchFinder_Skip(CMatchFinder *p, UInt32 num)
+-{
+-  do
+-  {
+-    SKIP_HEADER(3)
+-    HASH_ZIP_CALC;
+-    curMatch = p->hash[hashValue];
+-    p->hash[hashValue] = p->pos;
+-    SKIP_FOOTER
+-  }
+-  while (--num != 0);
+-}
+-
+-static void Bt3_MatchFinder_Skip(CMatchFinder *p, UInt32 num)
+-{
+-  do
+-  {
+-    UInt32 hash2Value;
+-    SKIP_HEADER(3)
+-    HASH3_CALC;
+-    curMatch = p->hash[kFix3HashSize + hashValue];
+-    p->hash[hash2Value] =
+-    p->hash[kFix3HashSize + hashValue] = p->pos;
+-    SKIP_FOOTER
+-  }
+-  while (--num != 0);
+-}
+-
+ static void Bt4_MatchFinder_Skip(CMatchFinder *p, UInt32 num)
+ {
+   do
+@@ -701,61 +511,12 @@ static void Bt4_MatchFinder_Skip(CMatchF
+   while (--num != 0);
+ }
+ 
+-static void Hc4_MatchFinder_Skip(CMatchFinder *p, UInt32 num)
+-{
+-  do
+-  {
+-    UInt32 hash2Value, hash3Value;
+-    SKIP_HEADER(4)
+-    HASH4_CALC;
+-    curMatch = p->hash[kFix4HashSize + hashValue];
+-    p->hash[                hash2Value] =
+-    p->hash[kFix3HashSize + hash3Value] =
+-    p->hash[kFix4HashSize + hashValue] = p->pos;
+-    p->son[p->cyclicBufferPos] = curMatch;
+-    MOVE_POS
+-  }
+-  while (--num != 0);
+-}
+-
+-void Hc3Zip_MatchFinder_Skip(CMatchFinder *p, UInt32 num)
+-{
+-  do
+-  {
+-    SKIP_HEADER(3)
+-    HASH_ZIP_CALC;
+-    curMatch = p->hash[hashValue];
+-    p->hash[hashValue] = p->pos;
+-    p->son[p->cyclicBufferPos] = curMatch;
+-    MOVE_POS
+-  }
+-  while (--num != 0);
+-}
+-
+ void MatchFinder_CreateVTable(CMatchFinder *p, IMatchFinder *vTable)
+ {
+   vTable->Init = (Mf_Init_Func)MatchFinder_Init;
+   vTable->GetIndexByte = (Mf_GetIndexByte_Func)MatchFinder_GetIndexByte;
+   vTable->GetNumAvailableBytes = (Mf_GetNumAvailableBytes_Func)MatchFinder_GetNumAvailableBytes;
+   vTable->GetPointerToCurrentPos = (Mf_GetPointerToCurrentPos_Func)MatchFinder_GetPointerToCurrentPos;
+-  if (!p->btMode)
+-  {
+-    vTable->GetMatches = (Mf_GetMatches_Func)Hc4_MatchFinder_GetMatches;
+-    vTable->Skip = (Mf_Skip_Func)Hc4_MatchFinder_Skip;
+-  }
+-  else if (p->numHashBytes == 2)
+-  {
+-    vTable->GetMatches = (Mf_GetMatches_Func)Bt2_MatchFinder_GetMatches;
+-    vTable->Skip = (Mf_Skip_Func)Bt2_MatchFinder_Skip;
+-  }
+-  else if (p->numHashBytes == 3)
+-  {
+-    vTable->GetMatches = (Mf_GetMatches_Func)Bt3_MatchFinder_GetMatches;
+-    vTable->Skip = (Mf_Skip_Func)Bt3_MatchFinder_Skip;
+-  }
+-  else
+-  {
+-    vTable->GetMatches = (Mf_GetMatches_Func)Bt4_MatchFinder_GetMatches;
+-    vTable->Skip = (Mf_Skip_Func)Bt4_MatchFinder_Skip;
+-  }
++  vTable->GetMatches = (Mf_GetMatches_Func)Bt4_MatchFinder_GetMatches;
++  vTable->Skip = (Mf_Skip_Func)Bt4_MatchFinder_Skip;
+ }
diff --git a/target/linux/generic/patches-3.18/532-jffs2_eofdetect.patch b/target/linux/generic/patches-3.18/532-jffs2_eofdetect.patch
new file mode 100644
index 0000000..9cbe183
--- /dev/null
+++ b/target/linux/generic/patches-3.18/532-jffs2_eofdetect.patch
@@ -0,0 +1,56 @@
+--- a/fs/jffs2/build.c
++++ b/fs/jffs2/build.c
+@@ -114,6 +114,16 @@ static int jffs2_build_filesystem(struct
+ 	dbg_fsbuild("scanned flash completely\n");
+ 	jffs2_dbg_dump_block_lists_nolock(c);
+ 
++	if (c->flags & (1 << 7)) {
++		printk("%s(): unlocking the mtd device... ", __func__);
++		mtd_unlock(c->mtd, 0, c->mtd->size);
++		printk("done.\n");
++
++		printk("%s(): erasing all blocks after the end marker... ", __func__);
++		jffs2_erase_pending_blocks(c, -1);
++		printk("done.\n");
++	}
++
+ 	dbg_fsbuild("pass 1 starting\n");
+ 	c->flags |= JFFS2_SB_FLAG_BUILDING;
+ 	/* Now scan the directory tree, increasing nlink according to every dirent found. */
+--- a/fs/jffs2/scan.c
++++ b/fs/jffs2/scan.c
+@@ -148,8 +148,14 @@ int jffs2_scan_medium(struct jffs2_sb_in
+ 		/* reset summary info for next eraseblock scan */
+ 		jffs2_sum_reset_collected(s);
+ 
+-		ret = jffs2_scan_eraseblock(c, jeb, buf_size?flashbuf:(flashbuf+jeb->offset),
+-						buf_size, s);
++		if (c->flags & (1 << 7)) {
++			if (mtd_block_isbad(c->mtd, jeb->offset))
++				ret = BLK_STATE_BADBLOCK;
++			else
++				ret = BLK_STATE_ALLFF;
++		} else
++			ret = jffs2_scan_eraseblock(c, jeb, buf_size?flashbuf:(flashbuf+jeb->offset),
++							buf_size, s);
+ 
+ 		if (ret < 0)
+ 			goto out;
+@@ -561,6 +567,17 @@ full_scan:
+ 			return err;
+ 	}
+ 
++	if ((buf[0] == 0xde) &&
++		(buf[1] == 0xad) &&
++		(buf[2] == 0xc0) &&
++		(buf[3] == 0xde)) {
++		/* end of filesystem. erase everything after this point */
++		printk("%s(): End of filesystem marker found at 0x%x\n", __func__, jeb->offset);
++		c->flags |= (1 << 7);
++
++		return BLK_STATE_ALLFF;
++	}
++
+ 	/* We temporarily use 'ofs' as a pointer into the buffer/jeb */
+ 	ofs = 0;
+ 	max_ofs = EMPTY_SCAN_SIZE(c->sector_size);
diff --git a/target/linux/generic/patches-3.18/540-crypto-xz-decompression-support.patch b/target/linux/generic/patches-3.18/540-crypto-xz-decompression-support.patch
new file mode 100644
index 0000000..00b0b7c
--- /dev/null
+++ b/target/linux/generic/patches-3.18/540-crypto-xz-decompression-support.patch
@@ -0,0 +1,146 @@
+--- a/crypto/Kconfig
++++ b/crypto/Kconfig
+@@ -1437,6 +1437,13 @@ config CRYPTO_LZ4HC
+ 	help
+ 	  This is the LZ4 high compression mode algorithm.
+ 
++config CRYPTO_XZ
++	tristate "XZ compression algorithm"
++	select CRYPTO_ALGAPI
++	select XZ_DEC
++	help
++	  This is the XZ algorithm. Only decompression is supported for now.
++
+ comment "Random Number Generation"
+ 
+ config CRYPTO_ANSI_CPRNG
+--- a/crypto/Makefile
++++ b/crypto/Makefile
+@@ -89,6 +89,7 @@ obj-$(CONFIG_CRYPTO_AUTHENC) += authenc.
+ obj-$(CONFIG_CRYPTO_LZO) += lzo.o
+ obj-$(CONFIG_CRYPTO_LZ4) += lz4.o
+ obj-$(CONFIG_CRYPTO_LZ4HC) += lz4hc.o
++obj-$(CONFIG_CRYPTO_XZ) += xz.o
+ obj-$(CONFIG_CRYPTO_842) += 842.o
+ obj-$(CONFIG_CRYPTO_RNG2) += rng.o
+ obj-$(CONFIG_CRYPTO_RNG2) += krng.o
+--- /dev/null
++++ b/crypto/xz.c
+@@ -0,0 +1,117 @@
++/*
++ * Cryptographic API.
++ *
++ * XZ decompression support.
++ *
++ * Copyright (c) 2012 Gabor Juhos <juhosg@openwrt.org>
++ *
++ * This program is free software; you can redistribute it and/or modify it
++ * under the terms of the GNU General Public License version 2 as published by
++ * the Free Software Foundation.
++ *
++ */
++#include <linux/init.h>
++#include <linux/module.h>
++#include <linux/crypto.h>
++#include <linux/xz.h>
++#include <linux/interrupt.h>
++#include <linux/mm.h>
++#include <linux/net.h>
++
++struct xz_comp_ctx {
++	struct xz_dec	*decomp_state;
++	struct xz_buf	decomp_buf;
++};
++
++static int crypto_xz_decomp_init(struct xz_comp_ctx *ctx)
++{
++	ctx->decomp_state = xz_dec_init(XZ_SINGLE, 0);
++	if (!ctx->decomp_state)
++		return -ENOMEM;
++
++	return 0;
++}
++
++static void crypto_xz_decomp_exit(struct xz_comp_ctx *ctx)
++{
++	xz_dec_end(ctx->decomp_state);
++}
++
++static int crypto_xz_init(struct crypto_tfm *tfm)
++{
++	struct xz_comp_ctx *ctx = crypto_tfm_ctx(tfm);
++
++	return crypto_xz_decomp_init(ctx);
++}
++
++static void crypto_xz_exit(struct crypto_tfm *tfm)
++{
++	struct xz_comp_ctx *ctx = crypto_tfm_ctx(tfm);
++
++	crypto_xz_decomp_exit(ctx);
++}
++
++static int crypto_xz_compress(struct crypto_tfm *tfm, const u8 *src,
++			      unsigned int slen, u8 *dst, unsigned int *dlen)
++{
++	return -EOPNOTSUPP;
++}
++
++static int crypto_xz_decompress(struct crypto_tfm *tfm, const u8 *src,
++				unsigned int slen, u8 *dst, unsigned int *dlen)
++{
++	struct xz_comp_ctx *dctx = crypto_tfm_ctx(tfm);
++	struct xz_buf *xz_buf = &dctx->decomp_buf;
++	int ret;
++
++	memset(xz_buf, '\0', sizeof(struct xz_buf));
++
++	xz_buf->in = (u8 *) src;
++	xz_buf->in_pos = 0;
++	xz_buf->in_size = slen;
++	xz_buf->out = (u8 *) dst;
++	xz_buf->out_pos = 0;
++	xz_buf->out_size = *dlen;
++
++	ret = xz_dec_run(dctx->decomp_state, xz_buf);
++	if (ret != XZ_STREAM_END) {
++		ret = -EINVAL;
++		goto out;
++	}
++
++	*dlen = xz_buf->out_pos;
++	ret = 0;
++
++out:
++	return ret;
++}
++
++static struct crypto_alg crypto_xz_alg = {
++	.cra_name		= "xz",
++	.cra_flags		= CRYPTO_ALG_TYPE_COMPRESS,
++	.cra_ctxsize		= sizeof(struct xz_comp_ctx),
++	.cra_module		= THIS_MODULE,
++	.cra_list		= LIST_HEAD_INIT(crypto_xz_alg.cra_list),
++	.cra_init		= crypto_xz_init,
++	.cra_exit		= crypto_xz_exit,
++	.cra_u			= { .compress = {
++	.coa_compress 		= crypto_xz_compress,
++	.coa_decompress  	= crypto_xz_decompress } }
++};
++
++static int __init crypto_xz_mod_init(void)
++{
++	return crypto_register_alg(&crypto_xz_alg);
++}
++
++static void __exit crypto_xz_mod_exit(void)
++{
++	crypto_unregister_alg(&crypto_xz_alg);
++}
++
++module_init(crypto_xz_mod_init);
++module_exit(crypto_xz_mod_exit);
++
++MODULE_LICENSE("GPL v2");
++MODULE_DESCRIPTION("Crypto XZ decompression support");
++MODULE_AUTHOR("Gabor Juhos <juhosg@openwrt.org>");
diff --git a/target/linux/generic/patches-3.18/541-ubifs-xz-decompression-support.patch b/target/linux/generic/patches-3.18/541-ubifs-xz-decompression-support.patch
new file mode 100644
index 0000000..f85689c
--- /dev/null
+++ b/target/linux/generic/patches-3.18/541-ubifs-xz-decompression-support.patch
@@ -0,0 +1,92 @@
+--- a/fs/ubifs/Kconfig
++++ b/fs/ubifs/Kconfig
+@@ -5,8 +5,10 @@ config UBIFS_FS
+ 	select CRYPTO if UBIFS_FS_ADVANCED_COMPR
+ 	select CRYPTO if UBIFS_FS_LZO
+ 	select CRYPTO if UBIFS_FS_ZLIB
++	select CRYPTO if UBIFS_FS_XZ
+ 	select CRYPTO_LZO if UBIFS_FS_LZO
+ 	select CRYPTO_DEFLATE if UBIFS_FS_ZLIB
++	select CRYPTO_XZ if UBIFS_FS_XZ
+ 	depends on MTD_UBI
+ 	help
+ 	  UBIFS is a file system for flash devices which works on top of UBI.
+@@ -35,3 +37,12 @@ config UBIFS_FS_ZLIB
+ 	default y
+ 	help
+ 	  Zlib compresses better than LZO but it is slower. Say 'Y' if unsure.
++
++config UBIFS_FS_XZ
++	bool "XZ decompression support" if UBIFS_FS_ADVANCED_COMPR
++	depends on UBIFS_FS
++	default y
++	help
++	  XZ compresses better the ZLIB but it is slower..
++	  Say 'Y' if unsure.
++
+--- a/fs/ubifs/compress.c
++++ b/fs/ubifs/compress.c
+@@ -71,6 +71,24 @@ static struct ubifs_compressor zlib_comp
+ };
+ #endif
+ 
++#ifdef CONFIG_UBIFS_FS_XZ
++static DEFINE_MUTEX(xz_enc_mutex);
++static DEFINE_MUTEX(xz_dec_mutex);
++
++static struct ubifs_compressor xz_compr = {
++	.compr_type = UBIFS_COMPR_XZ,
++	.comp_mutex = &xz_enc_mutex,
++	.decomp_mutex = &xz_dec_mutex,
++	.name = "xz",
++	.capi_name = "xz",
++};
++#else
++static struct ubifs_compressor xz_compr = {
++	.compr_type = UBIFS_COMPR_XZ,
++	.name = "xz",
++};
++#endif
++
+ /* All UBIFS compressors */
+ struct ubifs_compressor *ubifs_compressors[UBIFS_COMPR_TYPES_CNT];
+ 
+@@ -232,9 +250,15 @@ int __init ubifs_compressors_init(void)
+ 	if (err)
+ 		goto out_lzo;
+ 
++	err = compr_init(&xz_compr);
++	if (err)
++		goto out_zlib;
++
+ 	ubifs_compressors[UBIFS_COMPR_NONE] = &none_compr;
+ 	return 0;
+ 
++out_zlib:
++	compr_exit(&zlib_compr);
+ out_lzo:
+ 	compr_exit(&lzo_compr);
+ 	return err;
+@@ -247,4 +271,5 @@ void ubifs_compressors_exit(void)
+ {
+ 	compr_exit(&lzo_compr);
+ 	compr_exit(&zlib_compr);
++	compr_exit(&xz_compr);
+ }
+--- a/fs/ubifs/ubifs-media.h
++++ b/fs/ubifs/ubifs-media.h
+@@ -332,12 +332,14 @@ enum {
+  * UBIFS_COMPR_NONE: no compression
+  * UBIFS_COMPR_LZO: LZO compression
+  * UBIFS_COMPR_ZLIB: ZLIB compression
++ * UBIFS_COMPR_XZ: XZ compression
+  * UBIFS_COMPR_TYPES_CNT: count of supported compression types
+  */
+ enum {
+ 	UBIFS_COMPR_NONE,
+ 	UBIFS_COMPR_LZO,
+ 	UBIFS_COMPR_ZLIB,
++	UBIFS_COMPR_XZ,
+ 	UBIFS_COMPR_TYPES_CNT,
+ };
+ 
diff --git a/target/linux/generic/patches-3.18/550-ubifs-symlink-xattr-support.patch b/target/linux/generic/patches-3.18/550-ubifs-symlink-xattr-support.patch
new file mode 100644
index 0000000..d3f2ccc
--- /dev/null
+++ b/target/linux/generic/patches-3.18/550-ubifs-symlink-xattr-support.patch
@@ -0,0 +1,55 @@
+--- a/fs/ubifs/file.c
++++ b/fs/ubifs/file.c
+@@ -1573,6 +1573,10 @@ const struct inode_operations ubifs_syml
+ 	.follow_link = ubifs_follow_link,
+ 	.setattr     = ubifs_setattr,
+ 	.getattr     = ubifs_getattr,
++	.setxattr    = ubifs_setxattr,
++	.getxattr    = ubifs_getxattr,
++	.listxattr   = ubifs_listxattr,
++	.removexattr = ubifs_removexattr,
+ };
+ 
+ const struct file_operations ubifs_file_operations = {
+--- a/fs/ubifs/journal.c
++++ b/fs/ubifs/journal.c
+@@ -572,6 +572,13 @@ int ubifs_jnl_update(struct ubifs_info *
+ 	aligned_dlen = ALIGN(dlen, 8);
+ 	aligned_ilen = ALIGN(ilen, 8);
+ 	len = aligned_dlen + aligned_ilen + UBIFS_INO_NODE_SZ;
++	if (xent) {
++		/*
++		 * Make sure to account for host_ui->data_len in
++		 * length calculation in case there is extended attribute.
++		 */
++		len += host_ui->data_len;
++	}
+ 	dent = kmalloc(len, GFP_NOFS);
+ 	if (!dent)
+ 		return -ENOMEM;
+@@ -648,7 +655,8 @@ int ubifs_jnl_update(struct ubifs_info *
+ 
+ 	ino_key_init(c, &ino_key, dir->i_ino);
+ 	ino_offs += aligned_ilen;
+-	err = ubifs_tnc_add(c, &ino_key, lnum, ino_offs, UBIFS_INO_NODE_SZ);
++	err = ubifs_tnc_add(c, &ino_key, lnum, ino_offs,
++			    UBIFS_INO_NODE_SZ + host_ui->data_len);
+ 	if (err)
+ 		goto out_ro;
+ 
+--- a/fs/ubifs/xattr.c
++++ b/fs/ubifs/xattr.c
+@@ -209,12 +209,12 @@ static int change_xattr(struct ubifs_inf
+ 		goto out_free;
+ 	}
+ 	inode->i_size = ui->ui_size = size;
+-	ui->data_len = size;
+ 
+ 	mutex_lock(&host_ui->ui_mutex);
+ 	host->i_ctime = ubifs_current_time(host);
+ 	host_ui->xattr_size -= CALC_XATTR_BYTES(ui->data_len);
+ 	host_ui->xattr_size += CALC_XATTR_BYTES(size);
++	ui->data_len = size;
+ 
+ 	/*
+ 	 * It is important to write the host inode after the xattr inode
diff --git a/target/linux/generic/patches-3.18/551-ubifs-fix-default-compression-selection.patch b/target/linux/generic/patches-3.18/551-ubifs-fix-default-compression-selection.patch
new file mode 100644
index 0000000..1b0f307
--- /dev/null
+++ b/target/linux/generic/patches-3.18/551-ubifs-fix-default-compression-selection.patch
@@ -0,0 +1,29 @@
+--- a/fs/ubifs/sb.c
++++ b/fs/ubifs/sb.c
+@@ -63,6 +63,17 @@
+ /* Default time granularity in nanoseconds */
+ #define DEFAULT_TIME_GRAN 1000000000
+ 
++static int get_default_compressor(void)
++{
++	if (ubifs_compr_present(UBIFS_COMPR_LZO))
++		return UBIFS_COMPR_LZO;
++
++	if (ubifs_compr_present(UBIFS_COMPR_ZLIB))
++		return UBIFS_COMPR_ZLIB;
++
++	return UBIFS_COMPR_NONE;
++}
++
+ /**
+  * create_default_filesystem - format empty UBI volume.
+  * @c: UBIFS file-system description object
+@@ -183,7 +194,7 @@ static int create_default_filesystem(str
+ 	if (c->mount_opts.override_compr)
+ 		sup->default_compr = cpu_to_le16(c->mount_opts.compr_type);
+ 	else
+-		sup->default_compr = cpu_to_le16(UBIFS_COMPR_LZO);
++		sup->default_compr = cpu_to_le16(get_default_compressor());
+ 
+ 	generate_random_uuid(sup->uuid);
+ 
diff --git a/target/linux/generic/patches-3.18/600-netfilter_conntrack_flush.patch b/target/linux/generic/patches-3.18/600-netfilter_conntrack_flush.patch
new file mode 100644
index 0000000..bc6ed3e
--- /dev/null
+++ b/target/linux/generic/patches-3.18/600-netfilter_conntrack_flush.patch
@@ -0,0 +1,86 @@
+--- a/net/netfilter/nf_conntrack_standalone.c
++++ b/net/netfilter/nf_conntrack_standalone.c
+@@ -17,6 +17,7 @@
+ #include <linux/percpu.h>
+ #include <linux/netdevice.h>
+ #include <linux/security.h>
++#include <linux/inet.h>
+ #include <net/net_namespace.h>
+ #ifdef CONFIG_SYSCTL
+ #include <linux/sysctl.h>
+@@ -262,10 +263,66 @@ static int ct_open(struct inode *inode,
+ 			sizeof(struct ct_iter_state));
+ }
+ 
++struct kill_request {
++	u16 family;
++	union nf_inet_addr addr;
++};
++
++static int kill_matching(struct nf_conn *i, void *data)
++{
++	struct kill_request *kr = data;
++	struct nf_conntrack_tuple *t1 = &i->tuplehash[IP_CT_DIR_ORIGINAL].tuple;
++	struct nf_conntrack_tuple *t2 = &i->tuplehash[IP_CT_DIR_REPLY].tuple;
++
++	if (!kr->family)
++		return 1;
++
++	if (t1->src.l3num != kr->family)
++		return 0;
++
++	return (nf_inet_addr_cmp(&kr->addr, &t1->src.u3) ||
++	        nf_inet_addr_cmp(&kr->addr, &t1->dst.u3) ||
++	        nf_inet_addr_cmp(&kr->addr, &t2->src.u3) ||
++	        nf_inet_addr_cmp(&kr->addr, &t2->dst.u3));
++}
++
++static ssize_t ct_file_write(struct file *file, const char __user *buf,
++			     size_t count, loff_t *ppos)
++{
++	struct seq_file *seq = file->private_data;
++	struct net *net = seq_file_net(seq);
++	struct kill_request kr = { };
++	char req[INET6_ADDRSTRLEN] = { };
++
++	if (count == 0)
++		return 0;
++
++	if (count >= INET6_ADDRSTRLEN)
++		count = INET6_ADDRSTRLEN - 1;
++
++	if (copy_from_user(req, buf, count))
++		return -EFAULT;
++
++	if (strnchr(req, count, ':')) {
++		kr.family = AF_INET6;
++		if (!in6_pton(req, count, (void *)&kr.addr, '\n', NULL))
++			return -EINVAL;
++	} else if (strnchr(req, count, '.')) {
++		kr.family = AF_INET;
++		if (!in4_pton(req, count, (void *)&kr.addr, '\n', NULL))
++			return -EINVAL;
++	}
++
++	nf_ct_iterate_cleanup(net, kill_matching, &kr, 0, 0);
++
++	return count;
++}
++
+ static const struct file_operations ct_file_ops = {
+ 	.owner   = THIS_MODULE,
+ 	.open    = ct_open,
+ 	.read    = seq_read,
++	.write	 = ct_file_write,
+ 	.llseek  = seq_lseek,
+ 	.release = seq_release_net,
+ };
+@@ -367,7 +424,7 @@ static int nf_conntrack_standalone_init_
+ {
+ 	struct proc_dir_entry *pde;
+ 
+-	pde = proc_create("nf_conntrack", 0440, net->proc_net, &ct_file_ops);
++	pde = proc_create("nf_conntrack", 0660, net->proc_net, &ct_file_ops);
+ 	if (!pde)
+ 		goto out_nf_conntrack;
+ 
diff --git a/target/linux/generic/patches-3.18/610-netfilter_match_bypass_default_checks.patch b/target/linux/generic/patches-3.18/610-netfilter_match_bypass_default_checks.patch
new file mode 100644
index 0000000..358d64b
--- /dev/null
+++ b/target/linux/generic/patches-3.18/610-netfilter_match_bypass_default_checks.patch
@@ -0,0 +1,93 @@
+--- a/include/uapi/linux/netfilter_ipv4/ip_tables.h
++++ b/include/uapi/linux/netfilter_ipv4/ip_tables.h
+@@ -87,6 +87,7 @@ struct ipt_ip {
+ #define IPT_F_FRAG		0x01	/* Set if rule is a fragment rule */
+ #define IPT_F_GOTO		0x02	/* Set if jump is a goto */
+ #define IPT_F_MASK		0x03	/* All possible flag bits mask. */
++#define IPT_F_NO_DEF_MATCH	0x80	/* Internal: no default match rules present */
+ 
+ /* Values for "inv" field in struct ipt_ip. */
+ #define IPT_INV_VIA_IN		0x01	/* Invert the sense of IN IFACE. */
+--- a/net/ipv4/netfilter/ip_tables.c
++++ b/net/ipv4/netfilter/ip_tables.c
+@@ -82,6 +82,9 @@ ip_packet_match(const struct iphdr *ip,
+ 
+ #define FWINV(bool, invflg) ((bool) ^ !!(ipinfo->invflags & (invflg)))
+ 
++	if (ipinfo->flags & IPT_F_NO_DEF_MATCH)
++		return true;
++
+ 	if (FWINV((ip->saddr&ipinfo->smsk.s_addr) != ipinfo->src.s_addr,
+ 		  IPT_INV_SRCIP) ||
+ 	    FWINV((ip->daddr&ipinfo->dmsk.s_addr) != ipinfo->dst.s_addr,
+@@ -135,6 +138,29 @@ ip_packet_match(const struct iphdr *ip,
+ 	return true;
+ }
+ 
++static void
++ip_checkdefault(struct ipt_ip *ip)
++{
++	static const char iface_mask[IFNAMSIZ] = {};
++
++	if (ip->invflags || ip->flags & IPT_F_FRAG)
++		return;
++
++	if (memcmp(ip->iniface_mask, iface_mask, IFNAMSIZ) != 0)
++		return;
++
++	if (memcmp(ip->outiface_mask, iface_mask, IFNAMSIZ) != 0)
++		return;
++
++	if (ip->smsk.s_addr || ip->dmsk.s_addr)
++		return;
++
++	if (ip->proto)
++		return;
++
++	ip->flags |= IPT_F_NO_DEF_MATCH;
++}
++
+ static bool
+ ip_checkentry(const struct ipt_ip *ip)
+ {
+@@ -565,7 +591,7 @@ static void cleanup_match(struct xt_entr
+ }
+ 
+ static int
+-check_entry(const struct ipt_entry *e, const char *name)
++check_entry(struct ipt_entry *e, const char *name)
+ {
+ 	const struct xt_entry_target *t;
+ 
+@@ -574,6 +600,8 @@ check_entry(const struct ipt_entry *e, c
+ 		return -EINVAL;
+ 	}
+ 
++	ip_checkdefault(&e->ip);
++
+ 	if (e->target_offset + sizeof(struct xt_entry_target) >
+ 	    e->next_offset)
+ 		return -EINVAL;
+@@ -935,6 +963,7 @@ copy_entries_to_user(unsigned int total_
+ 	const struct xt_table_info *private = table->private;
+ 	int ret = 0;
+ 	const void *loc_cpu_entry;
++	u8 flags;
+ 
+ 	counters = alloc_counters(table);
+ 	if (IS_ERR(counters))
+@@ -965,6 +994,14 @@ copy_entries_to_user(unsigned int total_
+ 			ret = -EFAULT;
+ 			goto free_counters;
+ 		}
++
++		flags = e->ip.flags & IPT_F_MASK;
++		if (copy_to_user(userptr + off
++				 + offsetof(struct ipt_entry, ip.flags),
++				 &flags, sizeof(flags)) != 0) {
++			ret = -EFAULT;
++			goto free_counters;
++		}
+ 
+ 		for (i = sizeof(struct ipt_entry);
+ 		     i < e->target_offset;
diff --git a/target/linux/generic/patches-3.18/611-netfilter_match_bypass_default_table.patch b/target/linux/generic/patches-3.18/611-netfilter_match_bypass_default_table.patch
new file mode 100644
index 0000000..ef993c8
--- /dev/null
+++ b/target/linux/generic/patches-3.18/611-netfilter_match_bypass_default_table.patch
@@ -0,0 +1,94 @@
+--- a/net/ipv4/netfilter/ip_tables.c
++++ b/net/ipv4/netfilter/ip_tables.c
+@@ -310,6 +310,33 @@ struct ipt_entry *ipt_next_entry(const s
+ 	return (void *)entry + entry->next_offset;
+ }
+ 
++static bool
++ipt_handle_default_rule(struct ipt_entry *e, unsigned int *verdict)
++{
++	struct xt_entry_target *t;
++	struct xt_standard_target *st;
++
++	if (e->target_offset != sizeof(struct ipt_entry))
++		return false;
++
++	if (!(e->ip.flags & IPT_F_NO_DEF_MATCH))
++		return false;
++
++	t = ipt_get_target(e);
++	if (t->u.kernel.target->target)
++		return false;
++
++	st = (struct xt_standard_target *) t;
++	if (st->verdict == XT_RETURN)
++		return false;
++
++	if (st->verdict >= 0)
++		return false;
++
++	*verdict = (unsigned)(-st->verdict) - 1;
++	return true;
++}
++
+ /* Returns one of the generic firewall policies, like NF_ACCEPT. */
+ unsigned int
+ ipt_do_table(struct sk_buff *skb,
+@@ -331,9 +358,33 @@ ipt_do_table(struct sk_buff *skb,
+ 	unsigned int addend;
+ 
+ 	/* Initialization */
++	IP_NF_ASSERT(table->valid_hooks & (1 << hook));
++	local_bh_disable();
++	private = table->private;
++	cpu        = smp_processor_id();
++	/*
++	 * Ensure we load private-> members after we've fetched the base
++	 * pointer.
++	 */
++	smp_read_barrier_depends();
++	table_base = private->entries[cpu];
++
++	e = get_entry(table_base, private->hook_entry[hook]);
++	if (ipt_handle_default_rule(e, &verdict)) {
++		ADD_COUNTER(e->counters, skb->len, 1);
++		local_bh_enable();
++		return verdict;
++	}
++
+ 	ip = ip_hdr(skb);
+ 	indev = in ? in->name : nulldevname;
+ 	outdev = out ? out->name : nulldevname;
++
++	addend = xt_write_recseq_begin();
++	jumpstack  = (struct ipt_entry **)private->jumpstack[cpu];
++	stackptr   = per_cpu_ptr(private->stackptr, cpu);
++	origptr    = *stackptr;
++
+ 	/* We handle fragments by dealing with the first fragment as
+ 	 * if it was a normal packet.  All other fragments are treated
+ 	 * normally, except that they will NEVER match rules that ask
+@@ -348,23 +399,6 @@ ipt_do_table(struct sk_buff *skb,
+ 	acpar.family  = NFPROTO_IPV4;
+ 	acpar.hooknum = hook;
+ 
+-	IP_NF_ASSERT(table->valid_hooks & (1 << hook));
+-	local_bh_disable();
+-	addend = xt_write_recseq_begin();
+-	private = table->private;
+-	cpu        = smp_processor_id();
+-	/*
+-	 * Ensure we load private-> members after we've fetched the base
+-	 * pointer.
+-	 */
+-	smp_read_barrier_depends();
+-	table_base = private->entries[cpu];
+-	jumpstack  = (struct ipt_entry **)private->jumpstack[cpu];
+-	stackptr   = per_cpu_ptr(private->stackptr, cpu);
+-	origptr    = *stackptr;
+-
+-	e = get_entry(table_base, private->hook_entry[hook]);
+-
+ 	pr_debug("Entering %s(hook %u); sp at %u (UF %p)\n",
+ 		 table->name, hook, origptr,
+ 		 get_entry(table_base, private->underflow[hook]));
diff --git a/target/linux/generic/patches-3.18/612-netfilter_match_reduce_memory_access.patch b/target/linux/generic/patches-3.18/612-netfilter_match_reduce_memory_access.patch
new file mode 100644
index 0000000..72172d8
--- /dev/null
+++ b/target/linux/generic/patches-3.18/612-netfilter_match_reduce_memory_access.patch
@@ -0,0 +1,16 @@
+--- a/net/ipv4/netfilter/ip_tables.c
++++ b/net/ipv4/netfilter/ip_tables.c
+@@ -85,9 +85,11 @@ ip_packet_match(const struct iphdr *ip,
+ 	if (ipinfo->flags & IPT_F_NO_DEF_MATCH)
+ 		return true;
+ 
+-	if (FWINV((ip->saddr&ipinfo->smsk.s_addr) != ipinfo->src.s_addr,
++	if (FWINV(ipinfo->smsk.s_addr &&
++		  (ip->saddr&ipinfo->smsk.s_addr) != ipinfo->src.s_addr,
+ 		  IPT_INV_SRCIP) ||
+-	    FWINV((ip->daddr&ipinfo->dmsk.s_addr) != ipinfo->dst.s_addr,
++	    FWINV(ipinfo->dmsk.s_addr &&
++		  (ip->daddr&ipinfo->dmsk.s_addr) != ipinfo->dst.s_addr,
+ 		  IPT_INV_DSTIP)) {
+ 		dprintf("Source or dest mismatch.\n");
+ 
diff --git a/target/linux/generic/patches-3.18/613-netfilter_optional_tcp_window_check.patch b/target/linux/generic/patches-3.18/613-netfilter_optional_tcp_window_check.patch
new file mode 100644
index 0000000..1d3b37c
--- /dev/null
+++ b/target/linux/generic/patches-3.18/613-netfilter_optional_tcp_window_check.patch
@@ -0,0 +1,36 @@
+--- a/net/netfilter/nf_conntrack_proto_tcp.c
++++ b/net/netfilter/nf_conntrack_proto_tcp.c
+@@ -33,6 +33,9 @@
+ #include <net/netfilter/ipv4/nf_conntrack_ipv4.h>
+ #include <net/netfilter/ipv6/nf_conntrack_ipv6.h>
+ 
++/* Do not check the TCP window for incoming packets  */
++static int nf_ct_tcp_no_window_check __read_mostly = 1;
++
+ /* "Be conservative in what you do,
+     be liberal in what you accept from others."
+     If it's non-zero, we mark only out of window RST segments as INVALID. */
+@@ -515,6 +518,9 @@ static bool tcp_in_window(const struct n
+ 	s32 receiver_offset;
+ 	bool res, in_recv_win;
+ 
++	if (nf_ct_tcp_no_window_check)
++		return true;
++
+ 	/*
+ 	 * Get the required data from the packet.
+ 	 */
+@@ -1452,6 +1458,13 @@ static struct ctl_table tcp_sysctl_table
+ 		.mode		= 0644,
+ 		.proc_handler	= proc_dointvec,
+ 	},
++	{
++		.procname       = "nf_conntrack_tcp_no_window_check",
++		.data           = &nf_ct_tcp_no_window_check,
++		.maxlen         = sizeof(unsigned int),
++		.mode           = 0644,
++		.proc_handler   = proc_dointvec,
++	},
+ 	{ }
+ };
+ 
diff --git a/target/linux/generic/patches-3.18/615-netfilter_add_xt_id_match.patch b/target/linux/generic/patches-3.18/615-netfilter_add_xt_id_match.patch
new file mode 100644
index 0000000..45f59a2
--- /dev/null
+++ b/target/linux/generic/patches-3.18/615-netfilter_add_xt_id_match.patch
@@ -0,0 +1,95 @@
+--- a/include/uapi/linux/netfilter/Kbuild
++++ b/include/uapi/linux/netfilter/Kbuild
+@@ -55,6 +55,7 @@ header-y += xt_ecn.h
+ header-y += xt_esp.h
+ header-y += xt_hashlimit.h
+ header-y += xt_helper.h
++header-y += xt_id.h
+ header-y += xt_ipcomp.h
+ header-y += xt_iprange.h
+ header-y += xt_ipvs.h
+--- /dev/null
++++ b/include/uapi/linux/netfilter/xt_id.h
+@@ -0,0 +1,8 @@
++#ifndef _XT_ID_H
++#define _XT_ID_H
++
++struct xt_id_info {
++	u32 id;
++};
++
++#endif /* XT_ID_H */
+--- a/net/netfilter/Kconfig
++++ b/net/netfilter/Kconfig
+@@ -1157,6 +1157,13 @@ config NETFILTER_XT_MATCH_IPCOMP
+ 
+ 	  To compile it as a module, choose M here.  If unsure, say N.
+ 
++config NETFILTER_XT_MATCH_ID
++	tristate '"id" match support'
++	depends on NETFILTER_ADVANCED
++	---help---
++	This option adds a `id' dummy-match, which allows you to put
++	numeric IDs into your iptables ruleset.
++
+ config NETFILTER_XT_MATCH_IPRANGE
+ 	tristate '"iprange" address range match support'
+ 	depends on NETFILTER_ADVANCED
+--- a/net/netfilter/Makefile
++++ b/net/netfilter/Makefile
+@@ -143,6 +143,7 @@ obj-$(CONFIG_NETFILTER_XT_MATCH_ESP) +=
+ obj-$(CONFIG_NETFILTER_XT_MATCH_HASHLIMIT) += xt_hashlimit.o
+ obj-$(CONFIG_NETFILTER_XT_MATCH_HELPER) += xt_helper.o
+ obj-$(CONFIG_NETFILTER_XT_MATCH_HL) += xt_hl.o
++obj-$(CONFIG_NETFILTER_XT_MATCH_ID) += xt_id.o
+ obj-$(CONFIG_NETFILTER_XT_MATCH_IPCOMP) += xt_ipcomp.o
+ obj-$(CONFIG_NETFILTER_XT_MATCH_IPRANGE) += xt_iprange.o
+ obj-$(CONFIG_NETFILTER_XT_MATCH_IPVS) += xt_ipvs.o
+--- /dev/null
++++ b/net/netfilter/xt_id.c
+@@ -0,0 +1,45 @@
++/*
++ * Implements a dummy match to allow attaching IDs to rules
++ *
++ * 2014-08-01 Jo-Philipp Wich <jow@openwrt.org>
++ */
++
++#include <linux/module.h>
++#include <linux/skbuff.h>
++#include <linux/netfilter/x_tables.h>
++#include <linux/netfilter/xt_id.h>
++
++MODULE_AUTHOR("Jo-Philipp Wich <jow@openwrt.org>");
++MODULE_DESCRIPTION("Xtables: No-op match which can be tagged with a 32bit ID");
++MODULE_LICENSE("GPL");
++MODULE_ALIAS("ipt_id");
++MODULE_ALIAS("ip6t_id");
++
++static bool
++id_mt(const struct sk_buff *skb, struct xt_action_param *par)
++{
++	/* We always match */
++	return true;
++}
++
++static struct xt_match id_mt_reg __read_mostly = {
++	.name      = "id",
++	.revision  = 0,
++	.family    = NFPROTO_UNSPEC,
++	.match     = id_mt,
++	.matchsize = sizeof(struct xt_id_info),
++	.me        = THIS_MODULE,
++};
++
++static int __init id_mt_init(void)
++{
++	return xt_register_match(&id_mt_reg);
++}
++
++static void __exit id_mt_exit(void)
++{
++	xt_unregister_match(&id_mt_reg);
++}
++
++module_init(id_mt_init);
++module_exit(id_mt_exit);
diff --git a/target/linux/generic/patches-3.18/616-net_optimize_xfrm_calls.patch b/target/linux/generic/patches-3.18/616-net_optimize_xfrm_calls.patch
new file mode 100644
index 0000000..2a64d54
--- /dev/null
+++ b/target/linux/generic/patches-3.18/616-net_optimize_xfrm_calls.patch
@@ -0,0 +1,12 @@
+--- a/net/netfilter/nf_nat_core.c
++++ b/net/netfilter/nf_nat_core.c
+@@ -90,6 +90,9 @@ int nf_xfrm_me_harder(struct sk_buff *sk
+ 	struct dst_entry *dst;
+ 	int err;
+ 
++	if (skb->dev && !dev_net(skb->dev)->xfrm.policy_count[XFRM_POLICY_OUT])
++		return 0;
++
+ 	err = xfrm_decode_session(skb, &fl, family);
+ 	if (err < 0)
+ 		return err;
diff --git a/target/linux/generic/patches-3.18/620-sched_esfq.patch b/target/linux/generic/patches-3.18/620-sched_esfq.patch
new file mode 100644
index 0000000..9726e4a
--- /dev/null
+++ b/target/linux/generic/patches-3.18/620-sched_esfq.patch
@@ -0,0 +1,791 @@
+--- a/include/uapi/linux/pkt_sched.h
++++ b/include/uapi/linux/pkt_sched.h
+@@ -226,6 +226,33 @@ struct tc_sfq_xstats {
+ 	__s32		allot;
+ };
+ 
++/* ESFQ section */
++
++enum
++{
++        /* traditional */
++	TCA_SFQ_HASH_CLASSIC,
++	TCA_SFQ_HASH_DST,
++	TCA_SFQ_HASH_SRC,
++	TCA_SFQ_HASH_FWMARK,
++	/* conntrack */
++	TCA_SFQ_HASH_CTORIGDST,
++	TCA_SFQ_HASH_CTORIGSRC,
++	TCA_SFQ_HASH_CTREPLDST,
++	TCA_SFQ_HASH_CTREPLSRC,
++	TCA_SFQ_HASH_CTNATCHG,
++};
++
++struct tc_esfq_qopt
++{
++	unsigned	quantum;	/* Bytes per round allocated to flow */
++	int		perturb_period;	/* Period of hash perturbation */
++	__u32		limit;		/* Maximal packets in queue */
++	unsigned	divisor;	/* Hash divisor  */
++	unsigned	flows;		/* Maximal number of flows  */
++	unsigned	hash_kind;	/* Hash function to use for flow identification */
++};
++
+ /* RED section */
+ 
+ enum {
+--- a/net/sched/Kconfig
++++ b/net/sched/Kconfig
+@@ -148,6 +148,37 @@ config NET_SCH_SFQ
+ 	  To compile this code as a module, choose M here: the
+ 	  module will be called sch_sfq.
+ 
++config NET_SCH_ESFQ
++	tristate "Enhanced Stochastic Fairness Queueing (ESFQ)"
++	---help---
++	  Say Y here if you want to use the Enhanced Stochastic Fairness
++	  Queueing (ESFQ) packet scheduling algorithm for some of your network
++	  devices or as a leaf discipline for a classful qdisc such as HTB or
++	  CBQ (see the top of <file:net/sched/sch_esfq.c> for details and
++	  references to the SFQ algorithm).
++
++	  This is an enchanced SFQ version which allows you to control some
++	  hardcoded values in the SFQ scheduler.
++
++	  ESFQ also adds control of the hash function used to identify packet
++	  flows. The original SFQ discipline hashes by connection; ESFQ add
++	  several other hashing methods, such as by src IP or by dst IP, which
++	  can be more fair to users in some networking situations.
++
++	  To compile this code as a module, choose M here: the
++	  module will be called sch_esfq.
++
++config NET_SCH_ESFQ_NFCT
++	bool "Connection Tracking Hash Types"
++	depends on NET_SCH_ESFQ && NF_CONNTRACK
++	---help---
++	  Say Y here to enable support for hashing based on netfilter connection
++	  tracking information. This is useful for a router that is also using
++	  NAT to connect privately-addressed hosts to the Internet. If you want
++	  to provide fair distribution of upstream bandwidth, ESFQ must use
++	  connection tracking information, since all outgoing packets will share
++	  the same source address.
++
+ config NET_SCH_TEQL
+ 	tristate "True Link Equalizer (TEQL)"
+ 	---help---
+--- a/net/sched/Makefile
++++ b/net/sched/Makefile
+@@ -26,6 +26,7 @@ obj-$(CONFIG_NET_SCH_INGRESS)	+= sch_ing
+ obj-$(CONFIG_NET_SCH_DSMARK)	+= sch_dsmark.o
+ obj-$(CONFIG_NET_SCH_SFB)	+= sch_sfb.o
+ obj-$(CONFIG_NET_SCH_SFQ)	+= sch_sfq.o
++obj-$(CONFIG_NET_SCH_ESFQ)	+= sch_esfq.o
+ obj-$(CONFIG_NET_SCH_TBF)	+= sch_tbf.o
+ obj-$(CONFIG_NET_SCH_TEQL)	+= sch_teql.o
+ obj-$(CONFIG_NET_SCH_PRIO)	+= sch_prio.o
+--- /dev/null
++++ b/net/sched/sch_esfq.c
+@@ -0,0 +1,702 @@
++/*
++ * net/sched/sch_esfq.c	Extended Stochastic Fairness Queueing discipline.
++ *
++ *		This program is free software; you can redistribute it and/or
++ *		modify it under the terms of the GNU General Public License
++ *		as published by the Free Software Foundation; either version
++ *		2 of the License, or (at your option) any later version.
++ *
++ * Authors:	Alexey Kuznetsov, <kuznet@ms2.inr.ac.ru>
++ *
++ * Changes:	Alexander Atanasov, <alex@ssi.bg>
++ *		Added dynamic depth,limit,divisor,hash_kind options.
++ *		Added dst and src hashes.
++ *
++ * 		Alexander Clouter, <alex@digriz.org.uk>
++ *		Ported ESFQ to Linux 2.6.
++ *
++ * 		Corey Hickey, <bugfood-c@fatooh.org>
++ *		Maintenance of the Linux 2.6 port.
++ *		Added fwmark hash (thanks to Robert Kurjata).
++ *		Added usage of jhash.
++ *		Added conntrack support.
++ *		Added ctnatchg hash (thanks to Ben Pfountz).
++ */
++
++#include <linux/module.h>
++#include <asm/uaccess.h>
++#include <linux/bitops.h>
++#include <linux/types.h>
++#include <linux/kernel.h>
++#include <linux/jiffies.h>
++#include <linux/string.h>
++#include <linux/mm.h>
++#include <linux/socket.h>
++#include <linux/sockios.h>
++#include <linux/in.h>
++#include <linux/errno.h>
++#include <linux/interrupt.h>
++#include <linux/if_ether.h>
++#include <linux/inet.h>
++#include <linux/netdevice.h>
++#include <linux/etherdevice.h>
++#include <linux/notifier.h>
++#include <linux/init.h>
++#include <net/ip.h>
++#include <net/netlink.h>
++#include <linux/ipv6.h>
++#include <net/route.h>
++#include <linux/skbuff.h>
++#include <net/sock.h>
++#include <net/pkt_sched.h>
++#include <linux/jhash.h>
++#ifdef CONFIG_NET_SCH_ESFQ_NFCT
++#include <net/netfilter/nf_conntrack.h>
++#endif
++
++/*	Stochastic Fairness Queuing algorithm.
++	For more comments look at sch_sfq.c.
++	The difference is that you can change limit, depth,
++	hash table size and choose alternate hash types.
++
++	classic:	same as in sch_sfq.c
++	dst:		destination IP address
++	src:		source IP address
++	fwmark:		netfilter mark value
++	ctorigdst:	original destination IP address
++	ctorigsrc:	original source IP address
++	ctrepldst:	reply destination IP address
++	ctreplsrc:	reply source IP
++
++*/
++
++#define ESFQ_HEAD 0
++#define ESFQ_TAIL 1
++
++/* This type should contain at least SFQ_DEPTH*2 values */
++typedef unsigned int esfq_index;
++
++struct esfq_head
++{
++	esfq_index	next;
++	esfq_index	prev;
++};
++
++struct esfq_sched_data
++{
++/* Parameters */
++	int		perturb_period;
++	unsigned	quantum;	/* Allotment per round: MUST BE >= MTU */
++	int		limit;
++	unsigned	depth;
++	unsigned	hash_divisor;
++	unsigned	hash_kind;
++/* Variables */
++	struct timer_list perturb_timer;
++	int		perturbation;
++	esfq_index	tail;		/* Index of current slot in round */
++	esfq_index	max_depth;	/* Maximal depth */
++
++	esfq_index	*ht;			/* Hash table */
++	esfq_index	*next;			/* Active slots link */
++	short		*allot;			/* Current allotment per slot */
++	unsigned short	*hash;			/* Hash value indexed by slots */
++	struct sk_buff_head	*qs;		/* Slot queue */
++	struct esfq_head	*dep;		/* Linked list of slots, indexed by depth */
++};
++
++/* This contains the info we will hash. */
++struct esfq_packet_info
++{
++	u32	proto;		/* protocol or port */
++	u32	src;		/* source from packet header */
++	u32	dst;		/* destination from packet header */
++	u32	ctorigsrc;	/* original source from conntrack */
++	u32	ctorigdst;	/* original destination from conntrack */
++	u32	ctreplsrc;	/* reply source from conntrack */
++	u32	ctrepldst;	/* reply destination from conntrack */
++	u32	mark;		/* netfilter mark (fwmark) */
++};
++
++static __inline__ unsigned esfq_jhash_1word(struct esfq_sched_data *q,u32 a)
++{
++	return jhash_1word(a, q->perturbation) & (q->hash_divisor-1);
++}
++
++static __inline__ unsigned esfq_jhash_2words(struct esfq_sched_data *q, u32 a, u32 b)
++{
++	return jhash_2words(a, b, q->perturbation) & (q->hash_divisor-1);
++}
++
++static __inline__ unsigned esfq_jhash_3words(struct esfq_sched_data *q, u32 a, u32 b, u32 c)
++{
++	return jhash_3words(a, b, c, q->perturbation) & (q->hash_divisor-1);
++}
++
++static unsigned esfq_hash(struct esfq_sched_data *q, struct sk_buff *skb)
++{
++	struct esfq_packet_info info;
++#ifdef CONFIG_NET_SCH_ESFQ_NFCT
++	enum ip_conntrack_info ctinfo;
++	struct nf_conn *ct = nf_ct_get(skb, &ctinfo);
++#endif
++
++	switch (skb->protocol) {
++	case __constant_htons(ETH_P_IP):
++	{
++		struct iphdr *iph = ip_hdr(skb);
++		info.dst = iph->daddr;
++		info.src = iph->saddr;
++		if (!(iph->frag_off&htons(IP_MF|IP_OFFSET)) &&
++		    (iph->protocol == IPPROTO_TCP ||
++		     iph->protocol == IPPROTO_UDP ||
++		     iph->protocol == IPPROTO_SCTP ||
++		     iph->protocol == IPPROTO_DCCP ||
++		     iph->protocol == IPPROTO_ESP))
++			info.proto = *(((u32*)iph) + iph->ihl);
++		else
++			info.proto = iph->protocol;
++		break;
++	}
++	case __constant_htons(ETH_P_IPV6):
++	{
++		struct ipv6hdr *iph = ipv6_hdr(skb);
++		/* Hash ipv6 addresses into a u32. This isn't ideal,
++		 * but the code is simple. */
++		info.dst = jhash2(iph->daddr.s6_addr32, 4, q->perturbation);
++		info.src = jhash2(iph->saddr.s6_addr32, 4, q->perturbation);
++		if (iph->nexthdr == IPPROTO_TCP ||
++		    iph->nexthdr == IPPROTO_UDP ||
++		    iph->nexthdr == IPPROTO_SCTP ||
++		    iph->nexthdr == IPPROTO_DCCP ||
++		    iph->nexthdr == IPPROTO_ESP)
++			info.proto = *(u32*)&iph[1];
++		else
++			info.proto = iph->nexthdr;
++		break;
++	}
++	default:
++		info.dst   = (u32)(unsigned long)skb_dst(skb);
++		info.src   = (u32)(unsigned long)skb->sk;
++		info.proto = skb->protocol;
++	}
++
++	info.mark = skb->mark;
++
++#ifdef CONFIG_NET_SCH_ESFQ_NFCT
++	/* defaults if there is no conntrack info */
++	info.ctorigsrc = info.src;
++	info.ctorigdst = info.dst;
++	info.ctreplsrc = info.dst;
++	info.ctrepldst = info.src;
++	/* collect conntrack info */
++	if (ct && ct != &nf_conntrack_untracked) {
++		if (skb->protocol == __constant_htons(ETH_P_IP)) {
++			info.ctorigsrc = ct->tuplehash[IP_CT_DIR_ORIGINAL].tuple.src.u3.ip;
++			info.ctorigdst = ct->tuplehash[IP_CT_DIR_ORIGINAL].tuple.dst.u3.ip;
++			info.ctreplsrc = ct->tuplehash[IP_CT_DIR_REPLY].tuple.src.u3.ip;
++			info.ctrepldst = ct->tuplehash[IP_CT_DIR_REPLY].tuple.dst.u3.ip;
++		}
++		else if (skb->protocol == __constant_htons(ETH_P_IPV6)) {
++			/* Again, hash ipv6 addresses into a single u32. */
++			info.ctorigsrc = jhash2(ct->tuplehash[IP_CT_DIR_ORIGINAL].tuple.src.u3.ip6, 4, q->perturbation);
++			info.ctorigdst = jhash2(ct->tuplehash[IP_CT_DIR_ORIGINAL].tuple.dst.u3.ip6, 4, q->perturbation);
++			info.ctreplsrc = jhash2(ct->tuplehash[IP_CT_DIR_REPLY].tuple.src.u3.ip6, 4, q->perturbation);
++			info.ctrepldst = jhash2(ct->tuplehash[IP_CT_DIR_REPLY].tuple.dst.u3.ip6, 4, q->perturbation);
++		}
++
++	}
++#endif
++
++	switch(q->hash_kind) {
++	case TCA_SFQ_HASH_CLASSIC:
++		return esfq_jhash_3words(q, info.dst, info.src, info.proto);
++	case TCA_SFQ_HASH_DST:
++		return esfq_jhash_1word(q, info.dst);
++	case TCA_SFQ_HASH_SRC:
++		return esfq_jhash_1word(q, info.src);
++	case TCA_SFQ_HASH_FWMARK:
++		return esfq_jhash_1word(q, info.mark);
++#ifdef CONFIG_NET_SCH_ESFQ_NFCT
++	case TCA_SFQ_HASH_CTORIGDST:
++		return esfq_jhash_1word(q, info.ctorigdst);
++	case TCA_SFQ_HASH_CTORIGSRC:
++		return esfq_jhash_1word(q, info.ctorigsrc);
++	case TCA_SFQ_HASH_CTREPLDST:
++		return esfq_jhash_1word(q, info.ctrepldst);
++	case TCA_SFQ_HASH_CTREPLSRC:
++		return esfq_jhash_1word(q, info.ctreplsrc);
++	case TCA_SFQ_HASH_CTNATCHG:
++	{
++		if (info.ctorigdst == info.ctreplsrc)
++			return esfq_jhash_1word(q, info.ctorigsrc);
++		return esfq_jhash_1word(q, info.ctreplsrc);
++	}
++#endif
++	default:
++		if (net_ratelimit())
++			printk(KERN_WARNING "ESFQ: Unknown hash method. Falling back to classic.\n");
++	}
++	return esfq_jhash_3words(q, info.dst, info.src, info.proto);
++}
++
++static inline void esfq_link(struct esfq_sched_data *q, esfq_index x)
++{
++	esfq_index p, n;
++	int d = q->qs[x].qlen + q->depth;
++
++	p = d;
++	n = q->dep[d].next;
++	q->dep[x].next = n;
++	q->dep[x].prev = p;
++	q->dep[p].next = q->dep[n].prev = x;
++}
++
++static inline void esfq_dec(struct esfq_sched_data *q, esfq_index x)
++{
++	esfq_index p, n;
++
++	n = q->dep[x].next;
++	p = q->dep[x].prev;
++	q->dep[p].next = n;
++	q->dep[n].prev = p;
++
++	if (n == p && q->max_depth == q->qs[x].qlen + 1)
++		q->max_depth--;
++
++	esfq_link(q, x);
++}
++
++static inline void esfq_inc(struct esfq_sched_data *q, esfq_index x)
++{
++	esfq_index p, n;
++	int d;
++
++	n = q->dep[x].next;
++	p = q->dep[x].prev;
++	q->dep[p].next = n;
++	q->dep[n].prev = p;
++	d = q->qs[x].qlen;
++	if (q->max_depth < d)
++		q->max_depth = d;
++
++	esfq_link(q, x);
++}
++
++static unsigned int esfq_drop(struct Qdisc *sch)
++{
++	struct esfq_sched_data *q = qdisc_priv(sch);
++	esfq_index d = q->max_depth;
++	struct sk_buff *skb;
++	unsigned int len;
++
++	/* Queue is full! Find the longest slot and
++	   drop a packet from it */
++
++	if (d > 1) {
++		esfq_index x = q->dep[d+q->depth].next;
++		skb = q->qs[x].prev;
++		len = skb->len;
++		__skb_unlink(skb, &q->qs[x]);
++		kfree_skb(skb);
++		esfq_dec(q, x);
++		sch->q.qlen--;
++		sch->qstats.drops++;
++		sch->qstats.backlog -= len;
++		return len;
++	}
++
++	if (d == 1) {
++		/* It is difficult to believe, but ALL THE SLOTS HAVE LENGTH 1. */
++		d = q->next[q->tail];
++		q->next[q->tail] = q->next[d];
++		q->allot[q->next[d]] += q->quantum;
++		skb = q->qs[d].prev;
++		len = skb->len;
++		__skb_unlink(skb, &q->qs[d]);
++		kfree_skb(skb);
++		esfq_dec(q, d);
++		sch->q.qlen--;
++		q->ht[q->hash[d]] = q->depth;
++		sch->qstats.drops++;
++		sch->qstats.backlog -= len;
++		return len;
++	}
++
++	return 0;
++}
++
++static void esfq_q_enqueue(struct sk_buff *skb, struct esfq_sched_data *q, unsigned int end)
++{
++	unsigned hash = esfq_hash(q, skb);
++	unsigned depth = q->depth;
++	esfq_index x;
++
++	x = q->ht[hash];
++	if (x == depth) {
++		q->ht[hash] = x = q->dep[depth].next;
++		q->hash[x] = hash;
++	}
++
++	if (end == ESFQ_TAIL)
++		__skb_queue_tail(&q->qs[x], skb);
++	else
++		__skb_queue_head(&q->qs[x], skb);
++
++	esfq_inc(q, x);
++	if (q->qs[x].qlen == 1) {		/* The flow is new */
++		if (q->tail == depth) {	/* It is the first flow */
++			q->tail = x;
++			q->next[x] = x;
++			q->allot[x] = q->quantum;
++		} else {
++			q->next[x] = q->next[q->tail];
++			q->next[q->tail] = x;
++			q->tail = x;
++		}
++	}
++}
++
++static int esfq_enqueue(struct sk_buff *skb, struct Qdisc* sch)
++{
++	struct esfq_sched_data *q = qdisc_priv(sch);
++	esfq_q_enqueue(skb, q, ESFQ_TAIL);
++	sch->qstats.backlog += skb->len;
++	if (++sch->q.qlen < q->limit-1) {
++		sch->bstats.bytes += skb->len;
++		sch->bstats.packets++;
++		return 0;
++	}
++
++	sch->qstats.drops++;
++	esfq_drop(sch);
++	return NET_XMIT_CN;
++}
++
++static struct sk_buff *esfq_peek(struct Qdisc* sch)
++{
++	struct esfq_sched_data *q = qdisc_priv(sch);
++	esfq_index a;
++
++	/* No active slots */
++	if (q->tail == q->depth)
++		return NULL;
++
++	a = q->next[q->tail];
++	return skb_peek(&q->qs[a]);
++}
++
++static struct sk_buff *esfq_q_dequeue(struct esfq_sched_data *q)
++{
++	struct sk_buff *skb;
++	unsigned depth = q->depth;
++	esfq_index a, old_a;
++
++	/* No active slots */
++	if (q->tail == depth)
++		return NULL;
++
++	a = old_a = q->next[q->tail];
++
++	/* Grab packet */
++	skb = __skb_dequeue(&q->qs[a]);
++	esfq_dec(q, a);
++
++	/* Is the slot empty? */
++	if (q->qs[a].qlen == 0) {
++		q->ht[q->hash[a]] = depth;
++		a = q->next[a];
++		if (a == old_a) {
++			q->tail = depth;
++			return skb;
++		}
++		q->next[q->tail] = a;
++		q->allot[a] += q->quantum;
++	} else if ((q->allot[a] -= skb->len) <= 0) {
++		q->tail = a;
++		a = q->next[a];
++		q->allot[a] += q->quantum;
++	}
++
++	return skb;
++}
++
++static struct sk_buff *esfq_dequeue(struct Qdisc* sch)
++{
++	struct esfq_sched_data *q = qdisc_priv(sch);
++	struct sk_buff *skb;
++
++	skb = esfq_q_dequeue(q);
++	if (skb == NULL)
++		return NULL;
++	sch->q.qlen--;
++	sch->qstats.backlog -= skb->len;
++	return skb;
++}
++
++static void esfq_q_destroy(struct esfq_sched_data *q)
++{
++	del_timer(&q->perturb_timer);
++	if(q->ht)
++		kfree(q->ht);
++	if(q->dep)
++		kfree(q->dep);
++	if(q->next)
++		kfree(q->next);
++	if(q->allot)
++		kfree(q->allot);
++	if(q->hash)
++		kfree(q->hash);
++	if(q->qs)
++		kfree(q->qs);
++}
++
++static void esfq_destroy(struct Qdisc *sch)
++{
++	struct esfq_sched_data *q = qdisc_priv(sch);
++	esfq_q_destroy(q);
++}
++
++
++static void esfq_reset(struct Qdisc* sch)
++{
++	struct sk_buff *skb;
++
++	while ((skb = esfq_dequeue(sch)) != NULL)
++		kfree_skb(skb);
++}
++
++static void esfq_perturbation(unsigned long arg)
++{
++	struct Qdisc *sch = (struct Qdisc*)arg;
++	struct esfq_sched_data *q = qdisc_priv(sch);
++
++	q->perturbation = prandom_u32()&0x1F;
++
++	if (q->perturb_period) {
++		q->perturb_timer.expires = jiffies + q->perturb_period;
++		add_timer(&q->perturb_timer);
++	}
++}
++
++static unsigned int esfq_check_hash(unsigned int kind)
++{
++	switch (kind) {
++	case TCA_SFQ_HASH_CTORIGDST:
++	case TCA_SFQ_HASH_CTORIGSRC:
++	case TCA_SFQ_HASH_CTREPLDST:
++	case TCA_SFQ_HASH_CTREPLSRC:
++	case TCA_SFQ_HASH_CTNATCHG:
++#ifndef CONFIG_NET_SCH_ESFQ_NFCT
++	{
++		if (net_ratelimit())
++			printk(KERN_WARNING "ESFQ: Conntrack hash types disabled in kernel config. Falling back to classic.\n");
++		return TCA_SFQ_HASH_CLASSIC;
++	}
++#endif
++	case TCA_SFQ_HASH_CLASSIC:
++	case TCA_SFQ_HASH_DST:
++	case TCA_SFQ_HASH_SRC:
++	case TCA_SFQ_HASH_FWMARK:
++		return kind;
++	default:
++	{
++		if (net_ratelimit())
++			printk(KERN_WARNING "ESFQ: Unknown hash type. Falling back to classic.\n");
++		return TCA_SFQ_HASH_CLASSIC;
++	}
++	}
++}
++
++static int esfq_q_init(struct esfq_sched_data *q, struct nlattr *opt)
++{
++	struct tc_esfq_qopt *ctl = nla_data(opt);
++	esfq_index p = ~0U/2;
++	int i;
++
++	if (opt && opt->nla_len < nla_attr_size(sizeof(*ctl)))
++		return -EINVAL;
++
++	q->perturbation = 0;
++	q->hash_kind = TCA_SFQ_HASH_CLASSIC;
++	q->max_depth = 0;
++	if (opt == NULL) {
++		q->perturb_period = 0;
++		q->hash_divisor = 1024;
++		q->tail = q->limit = q->depth = 128;
++
++	} else {
++		struct tc_esfq_qopt *ctl = nla_data(opt);
++		if (ctl->quantum)
++			q->quantum = ctl->quantum;
++		q->perturb_period = ctl->perturb_period*HZ;
++		q->hash_divisor = ctl->divisor ? : 1024;
++		q->tail = q->limit = q->depth = ctl->flows ? : 128;
++
++		if ( q->depth > p - 1 )
++			return -EINVAL;
++
++		if (ctl->limit)
++			q->limit = min_t(u32, ctl->limit, q->depth);
++
++		if (ctl->hash_kind) {
++			q->hash_kind = esfq_check_hash(ctl->hash_kind);
++		}
++	}
++
++	q->ht = kmalloc(q->hash_divisor*sizeof(esfq_index), GFP_KERNEL);
++	if (!q->ht)
++		goto err_case;
++	q->dep = kmalloc((1+q->depth*2)*sizeof(struct esfq_head), GFP_KERNEL);
++	if (!q->dep)
++		goto err_case;
++	q->next = kmalloc(q->depth*sizeof(esfq_index), GFP_KERNEL);
++	if (!q->next)
++		goto err_case;
++	q->allot = kmalloc(q->depth*sizeof(short), GFP_KERNEL);
++	if (!q->allot)
++		goto err_case;
++	q->hash = kmalloc(q->depth*sizeof(unsigned short), GFP_KERNEL);
++	if (!q->hash)
++		goto err_case;
++	q->qs = kmalloc(q->depth*sizeof(struct sk_buff_head), GFP_KERNEL);
++	if (!q->qs)
++		goto err_case;
++
++	for (i=0; i< q->hash_divisor; i++)
++		q->ht[i] = q->depth;
++	for (i=0; i<q->depth; i++) {
++		skb_queue_head_init(&q->qs[i]);
++		q->dep[i+q->depth].next = i+q->depth;
++		q->dep[i+q->depth].prev = i+q->depth;
++	}
++
++	for (i=0; i<q->depth; i++)
++		esfq_link(q, i);
++	return 0;
++err_case:
++	esfq_q_destroy(q);
++	return -ENOBUFS;
++}
++
++static int esfq_init(struct Qdisc *sch, struct nlattr *opt)
++{
++	struct esfq_sched_data *q = qdisc_priv(sch);
++	int err;
++
++	q->quantum = psched_mtu(qdisc_dev(sch)); /* default */
++	if ((err = esfq_q_init(q, opt)))
++		return err;
++
++	init_timer(&q->perturb_timer);
++	q->perturb_timer.data = (unsigned long)sch;
++	q->perturb_timer.function = esfq_perturbation;
++	if (q->perturb_period) {
++		q->perturb_timer.expires = jiffies + q->perturb_period;
++		add_timer(&q->perturb_timer);
++	}
++
++	return 0;
++}
++
++static int esfq_change(struct Qdisc *sch, struct nlattr *opt)
++{
++	struct esfq_sched_data *q = qdisc_priv(sch);
++	struct esfq_sched_data new;
++	struct sk_buff *skb;
++	int err;
++
++	/* set up new queue */
++	memset(&new, 0, sizeof(struct esfq_sched_data));
++	new.quantum = psched_mtu(qdisc_dev(sch)); /* default */
++	if ((err = esfq_q_init(&new, opt)))
++		return err;
++
++	/* copy all packets from the old queue to the new queue */
++	sch_tree_lock(sch);
++	while ((skb = esfq_q_dequeue(q)) != NULL)
++		esfq_q_enqueue(skb, &new, ESFQ_TAIL);
++
++	/* clean up the old queue */
++	esfq_q_destroy(q);
++
++	/* copy elements of the new queue into the old queue */
++	q->perturb_period = new.perturb_period;
++	q->quantum        = new.quantum;
++	q->limit          = new.limit;
++	q->depth          = new.depth;
++	q->hash_divisor   = new.hash_divisor;
++	q->hash_kind      = new.hash_kind;
++	q->tail           = new.tail;
++	q->max_depth      = new.max_depth;
++	q->ht    = new.ht;
++	q->dep   = new.dep;
++	q->next  = new.next;
++	q->allot = new.allot;
++	q->hash  = new.hash;
++	q->qs    = new.qs;
++
++	/* finish up */
++	if (q->perturb_period) {
++		q->perturb_timer.expires = jiffies + q->perturb_period;
++		add_timer(&q->perturb_timer);
++	} else {
++		q->perturbation = 0;
++	}
++	sch_tree_unlock(sch);
++	return 0;
++}
++
++static int esfq_dump(struct Qdisc *sch, struct sk_buff *skb)
++{
++	struct esfq_sched_data *q = qdisc_priv(sch);
++	unsigned char *b = skb_tail_pointer(skb);
++	struct tc_esfq_qopt opt;
++
++	opt.quantum = q->quantum;
++	opt.perturb_period = q->perturb_period/HZ;
++
++	opt.limit = q->limit;
++	opt.divisor = q->hash_divisor;
++	opt.flows = q->depth;
++	opt.hash_kind = q->hash_kind;
++
++	if (nla_put(skb, TCA_OPTIONS, sizeof(opt), &opt))
++		goto nla_put_failure;
++
++	return skb->len;
++
++nla_put_failure:
++	nlmsg_trim(skb, b);
++	return -1;
++}
++
++static struct Qdisc_ops esfq_qdisc_ops =
++{
++	.next		=	NULL,
++	.cl_ops		=	NULL,
++	.id		=	"esfq",
++	.priv_size	=	sizeof(struct esfq_sched_data),
++	.enqueue	=	esfq_enqueue,
++	.dequeue	=	esfq_dequeue,
++	.peek		=	esfq_peek,
++	.drop		=	esfq_drop,
++	.init		=	esfq_init,
++	.reset		=	esfq_reset,
++	.destroy	=	esfq_destroy,
++	.change		=	esfq_change,
++	.dump		=	esfq_dump,
++	.owner		=	THIS_MODULE,
++};
++
++static int __init esfq_module_init(void)
++{
++	return register_qdisc(&esfq_qdisc_ops);
++}
++static void __exit esfq_module_exit(void)
++{
++	unregister_qdisc(&esfq_qdisc_ops);
++}
++module_init(esfq_module_init)
++module_exit(esfq_module_exit)
++MODULE_LICENSE("GPL");
diff --git a/target/linux/generic/patches-3.18/621-sched_act_connmark.patch b/target/linux/generic/patches-3.18/621-sched_act_connmark.patch
new file mode 100644
index 0000000..9459749
--- /dev/null
+++ b/target/linux/generic/patches-3.18/621-sched_act_connmark.patch
@@ -0,0 +1,161 @@
+--- /dev/null
++++ b/net/sched/act_connmark.c
+@@ -0,0 +1,126 @@
++/*
++ * Copyright (c) 2011 Felix Fietkau <nbd@openwrt.org>
++ *
++ * This program is free software; you can redistribute it and/or modify it
++ * under the terms and conditions of the GNU General Public License,
++ * version 2, as published by the Free Software Foundation.
++ *
++ * This program is distributed in the hope it will be useful, but WITHOUT
++ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
++ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
++ * more details.
++ *
++ * You should have received a copy of the GNU General Public License along with
++ * this program; if not, write to the Free Software Foundation, Inc., 59 Temple
++ * Place - Suite 330, Boston, MA 02111-1307 USA.
++ */
++
++#include <linux/module.h>
++#include <linux/init.h>
++#include <linux/kernel.h>
++#include <linux/skbuff.h>
++#include <linux/rtnetlink.h>
++#include <linux/pkt_cls.h>
++#include <linux/ip.h>
++#include <linux/ipv6.h>
++#include <net/netlink.h>
++#include <net/pkt_sched.h>
++#include <net/act_api.h>
++
++#include <net/netfilter/nf_conntrack.h>
++#include <net/netfilter/nf_conntrack_core.h>
++
++#define TCA_ACT_CONNMARK	20
++
++#define CONNMARK_TAB_MASK     3
++
++static int tcf_connmark(struct sk_buff *skb, const struct tc_action *a,
++		       struct tcf_result *res)
++{
++	struct nf_conn *c;
++	enum ip_conntrack_info ctinfo;
++	int proto;
++	int r;
++
++	if (skb->protocol == htons(ETH_P_IP)) {
++		if (skb->len < sizeof(struct iphdr))
++			goto out;
++		proto = PF_INET;
++	} else if (skb->protocol == htons(ETH_P_IPV6)) {
++		if (skb->len < sizeof(struct ipv6hdr))
++			goto out;
++		proto = PF_INET6;
++	} else
++		goto out;
++
++	r = nf_conntrack_in(dev_net(skb->dev), proto, NF_INET_PRE_ROUTING, skb);
++	if (r != NF_ACCEPT)
++		goto out;
++
++	c = nf_ct_get(skb, &ctinfo);
++	if (!c)
++		goto out;
++
++	skb->mark = c->mark;
++	nf_conntrack_put(skb->nfct);
++	skb->nfct = NULL;
++
++out:
++	return TC_ACT_PIPE;
++}
++
++static int tcf_connmark_init(struct net *net, struct nlattr *nla,
++			     struct nlattr *est, struct tc_action *a,
++			     int ovr, int bind)
++{
++	int ret = 0;
++
++	if (!tcf_hash_check(0, a, bind)) {
++		ret = tcf_hash_create(0, est, a, sizeof(struct tcf_common), bind);
++		if (ret)
++		    return ret;
++
++		tcf_hash_insert(a);
++		ret = ACT_P_CREATED;
++	} else {
++		if (!ovr) {
++			tcf_hash_release(a, bind);
++			return -EEXIST;
++		}
++	}
++
++	return ret;
++}
++
++static inline int tcf_connmark_dump(struct sk_buff *skb, struct tc_action *a,
++				int bind, int ref)
++{
++	return skb->len;
++}
++
++static struct tc_action_ops act_connmark_ops = {
++	.kind		=	"connmark",
++	.type		=	TCA_ACT_CONNMARK,
++	.owner		=	THIS_MODULE,
++	.act		=	tcf_connmark,
++	.dump		=	tcf_connmark_dump,
++	.init		=	tcf_connmark_init,
++};
++
++MODULE_AUTHOR("Felix Fietkau <nbd@openwrt.org>");
++MODULE_DESCRIPTION("Connection tracking mark restoring");
++MODULE_LICENSE("GPL");
++
++static int __init connmark_init_module(void)
++{
++
++	return tcf_register_action(&act_connmark_ops, CONNMARK_TAB_MASK);
++}
++
++static void __exit connmark_cleanup_module(void)
++{
++	tcf_unregister_action(&act_connmark_ops);
++}
++
++module_init(connmark_init_module);
++module_exit(connmark_cleanup_module);
+--- a/net/sched/Kconfig
++++ b/net/sched/Kconfig
+@@ -717,6 +717,19 @@ config NET_ACT_CSUM
+ 	  To compile this code as a module, choose M here: the
+ 	  module will be called act_csum.
+ 
++config NET_ACT_CONNMARK
++        tristate "Connection Tracking Marking"
++        depends on NET_CLS_ACT
++        depends on NF_CONNTRACK
++	 depends on NF_CONNTRACK_MARK
++        ---help---
++	  Say Y here to restore the connmark from a scheduler action
++
++	  If unsure, say N.
++
++	  To compile this code as a module, choose M here: the
++	  module will be called act_connmark.
++
+ config NET_CLS_IND
+ 	bool "Incoming device classification"
+ 	depends on NET_CLS_U32 || NET_CLS_FW
+--- a/net/sched/Makefile
++++ b/net/sched/Makefile
+@@ -16,6 +16,7 @@ obj-$(CONFIG_NET_ACT_PEDIT)	+= act_pedit
+ obj-$(CONFIG_NET_ACT_SIMP)	+= act_simple.o
+ obj-$(CONFIG_NET_ACT_SKBEDIT)	+= act_skbedit.o
+ obj-$(CONFIG_NET_ACT_CSUM)	+= act_csum.o
++obj-$(CONFIG_NET_ACT_CONNMARK)	+= act_connmark.o
+ obj-$(CONFIG_NET_SCH_FIFO)	+= sch_fifo.o
+ obj-$(CONFIG_NET_SCH_CBQ)	+= sch_cbq.o
+ obj-$(CONFIG_NET_SCH_HTB)	+= sch_htb.o
diff --git a/target/linux/generic/patches-3.18/630-packet_socket_type.patch b/target/linux/generic/patches-3.18/630-packet_socket_type.patch
new file mode 100644
index 0000000..31f4bca
--- /dev/null
+++ b/target/linux/generic/patches-3.18/630-packet_socket_type.patch
@@ -0,0 +1,134 @@
+This patch allows the user to specify desired packet types (outgoing,
+broadcast, unicast, etc.) on packet sockets via setsockopt.
+This can reduce the load in situations where only a limited number
+of packet types are necessary
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+
+--- a/include/uapi/linux/if_packet.h
++++ b/include/uapi/linux/if_packet.h
+@@ -31,6 +31,8 @@ struct sockaddr_ll {
+ #define PACKET_KERNEL		7		/* To kernel space	*/
+ /* Unused, PACKET_FASTROUTE and PACKET_LOOPBACK are invisible to user space */
+ #define PACKET_FASTROUTE	6		/* Fastrouted frame	*/
++#define PACKET_MASK_ANY		0xffffffff	/* mask for packet type bits */
++
+ 
+ /* Packet socket options */
+ 
+@@ -54,6 +56,7 @@ struct sockaddr_ll {
+ #define PACKET_FANOUT			18
+ #define PACKET_TX_HAS_OFF		19
+ #define PACKET_QDISC_BYPASS		20
++#define PACKET_RECV_TYPE		21
+ 
+ #define PACKET_FANOUT_HASH		0
+ #define PACKET_FANOUT_LB		1
+--- a/net/packet/af_packet.c
++++ b/net/packet/af_packet.c
+@@ -1516,6 +1516,7 @@ static int packet_rcv_spkt(struct sk_buf
+ {
+ 	struct sock *sk;
+ 	struct sockaddr_pkt *spkt;
++	struct packet_sock *po;
+ 
+ 	/*
+ 	 *	When we registered the protocol we saved the socket in the data
+@@ -1523,6 +1524,7 @@ static int packet_rcv_spkt(struct sk_buf
+ 	 */
+ 
+ 	sk = pt->af_packet_priv;
++	po = pkt_sk(sk);
+ 
+ 	/*
+ 	 *	Yank back the headers [hope the device set this
+@@ -1535,7 +1537,7 @@ static int packet_rcv_spkt(struct sk_buf
+ 	 *	so that this procedure is noop.
+ 	 */
+ 
+-	if (skb->pkt_type == PACKET_LOOPBACK)
++	if (!(po->pkt_type & (1 << skb->pkt_type)))
+ 		goto out;
+ 
+ 	if (!net_eq(dev_net(dev), sock_net(sk)))
+@@ -1742,12 +1744,12 @@ static int packet_rcv(struct sk_buff *sk
+ 	int skb_len = skb->len;
+ 	unsigned int snaplen, res;
+ 
+-	if (skb->pkt_type == PACKET_LOOPBACK)
+-		goto drop;
+-
+ 	sk = pt->af_packet_priv;
+ 	po = pkt_sk(sk);
+ 
++	if (!(po->pkt_type & (1 << skb->pkt_type)))
++		goto drop;
++
+ 	if (!net_eq(dev_net(dev), sock_net(sk)))
+ 		goto drop;
+ 
+@@ -1867,12 +1869,12 @@ static int tpacket_rcv(struct sk_buff *s
+ 	BUILD_BUG_ON(TPACKET_ALIGN(sizeof(*h.h2)) != 32);
+ 	BUILD_BUG_ON(TPACKET_ALIGN(sizeof(*h.h3)) != 48);
+ 
+-	if (skb->pkt_type == PACKET_LOOPBACK)
+-		goto drop;
+-
+ 	sk = pt->af_packet_priv;
+ 	po = pkt_sk(sk);
+ 
++	if (!(po->pkt_type & (1 << skb->pkt_type)))
++		goto drop;
++
+ 	if (!net_eq(dev_net(dev), sock_net(sk)))
+ 		goto drop;
+ 
+@@ -2807,6 +2809,7 @@ static int packet_create(struct net *net
+ 	spin_lock_init(&po->bind_lock);
+ 	mutex_init(&po->pg_vec_lock);
+ 	po->prot_hook.func = packet_rcv;
++	po->pkt_type = PACKET_MASK_ANY & ~(1 << PACKET_LOOPBACK);
+ 
+ 	if (sock->type == SOCK_PACKET)
+ 		po->prot_hook.func = packet_rcv_spkt;
+@@ -3387,6 +3390,16 @@ packet_setsockopt(struct socket *sock, i
+ 		po->xmit = val ? packet_direct_xmit : dev_queue_xmit;
+ 		return 0;
+ 	}
++        case PACKET_RECV_TYPE:
++        {
++                unsigned int val;
++                if (optlen != sizeof(val))
++                        return -EINVAL;
++                if (copy_from_user(&val, optval, sizeof(val)))
++                        return -EFAULT;
++                po->pkt_type = val & ~BIT(PACKET_LOOPBACK);
++                return 0;
++        }
+ 	default:
+ 		return -ENOPROTOOPT;
+ 	}
+@@ -3438,6 +3451,13 @@ static int packet_getsockopt(struct sock
+ 	case PACKET_VNET_HDR:
+ 		val = po->has_vnet_hdr;
+ 		break;
++	case PACKET_RECV_TYPE:
++		if (len > sizeof(unsigned int))
++			len = sizeof(unsigned int);
++		val = po->pkt_type;
++
++		data = &val;
++		break;
+ 	case PACKET_VERSION:
+ 		val = po->tp_version;
+ 		break;
+--- a/net/packet/internal.h
++++ b/net/packet/internal.h
+@@ -117,6 +117,7 @@ struct packet_sock {
+ 	struct net_device __rcu	*cached_dev;
+ 	int			(*xmit)(struct sk_buff *skb);
+ 	struct packet_type	prot_hook ____cacheline_aligned_in_smp;
++	unsigned int		pkt_type;
+ };
+ 
+ static struct packet_sock *pkt_sk(struct sock *sk)
diff --git a/target/linux/generic/patches-3.18/640-bridge_no_eap_forward.patch b/target/linux/generic/patches-3.18/640-bridge_no_eap_forward.patch
new file mode 100644
index 0000000..7f38c4a
--- /dev/null
+++ b/target/linux/generic/patches-3.18/640-bridge_no_eap_forward.patch
@@ -0,0 +1,23 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Subject: [PATCH] bridge: no EAP forward
+
+When bridging, do not forward EAP frames to other ports, only deliver
+them locally.
+Fixes WPA authentication issues with multiples APs that are connected to
+each other via bridges.
+---
+--- a/net/bridge/br_input.c
++++ b/net/bridge/br_input.c
+@@ -97,7 +97,11 @@ int br_handle_frame_finish(struct sk_buf
+ 
+ 	dst = NULL;
+ 
+-	if (is_broadcast_ether_addr(dest)) {
++	if (skb->protocol == htons(ETH_P_PAE)) {
++		skb2 = skb;
++		/* Do not forward 802.1x/EAP frames */
++		skb = NULL;
++	} else if (is_broadcast_ether_addr(dest)) {
+ 		skb2 = skb;
+ 		unicast = false;
+ 	} else if (is_multicast_ether_addr(dest)) {
diff --git a/target/linux/generic/patches-3.18/641-bridge_always_accept_eap.patch b/target/linux/generic/patches-3.18/641-bridge_always_accept_eap.patch
new file mode 100644
index 0000000..7d314ad
--- /dev/null
+++ b/target/linux/generic/patches-3.18/641-bridge_always_accept_eap.patch
@@ -0,0 +1,17 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Subject: [PATCH] bridge: always accept EAP
+
+Allow EAP frames to pass through bridges even in learning state. Fixes
+issues with WDS.
+---
+--- a/net/bridge/br_input.c
++++ b/net/bridge/br_input.c
+@@ -84,7 +84,7 @@ int br_handle_frame_finish(struct sk_buf
+ 	    br_multicast_rcv(br, p, skb, vid))
+ 		goto drop;
+ 
+-	if (p->state == BR_STATE_LEARNING)
++	if ((p->state == BR_STATE_LEARNING) && skb->protocol != htons(ETH_P_PAE))
+ 		goto drop;
+ 
+ 	BR_INPUT_SKB_CB(skb)->brdev = br->dev;
diff --git a/target/linux/generic/patches-3.18/642-bridge_port_isolate.patch b/target/linux/generic/patches-3.18/642-bridge_port_isolate.patch
new file mode 100644
index 0000000..df3a657
--- /dev/null
+++ b/target/linux/generic/patches-3.18/642-bridge_port_isolate.patch
@@ -0,0 +1,107 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Subject: [PATCH] bridge: port isolate
+
+Isolating individual bridge ports
+---
+--- a/net/bridge/br_private.h
++++ b/net/bridge/br_private.h
+@@ -172,6 +172,7 @@ struct net_bridge_port
+ #define BR_FLOOD		0x00000040
+ #define BR_AUTO_MASK (BR_FLOOD | BR_LEARNING)
+ #define BR_PROMISC		0x00000080
++#define BR_ISOLATE_MODE		0x00000100
+ 
+ #ifdef CONFIG_BRIDGE_IGMP_SNOOPING
+ 	struct bridge_mcast_own_query	ip4_own_query;
+--- a/net/bridge/br_sysfs_if.c
++++ b/net/bridge/br_sysfs_if.c
+@@ -171,6 +171,22 @@ BRPORT_ATTR_FLAG(root_block, BR_ROOT_BLO
+ BRPORT_ATTR_FLAG(learning, BR_LEARNING);
+ BRPORT_ATTR_FLAG(unicast_flood, BR_FLOOD);
+ 
++static ssize_t show_isolate_mode(struct net_bridge_port *p, char *buf)
++{
++	int isolate_mode = (p->flags & BR_ISOLATE_MODE) ? 1 : 0;
++	return sprintf(buf, "%d\n", isolate_mode);
++}
++static ssize_t store_isolate_mode(struct net_bridge_port *p, unsigned long v)
++{
++	if (v)
++		p->flags |= BR_ISOLATE_MODE;
++	else
++		p->flags &= ~BR_ISOLATE_MODE;
++	return 0;
++}
++static BRPORT_ATTR(isolate_mode, S_IRUGO | S_IWUSR,
++		   show_isolate_mode, store_isolate_mode);
++
+ #ifdef CONFIG_BRIDGE_IGMP_SNOOPING
+ static ssize_t show_multicast_router(struct net_bridge_port *p, char *buf)
+ {
+@@ -213,6 +229,7 @@ static const struct brport_attribute *br
+ 	&brport_attr_multicast_router,
+ 	&brport_attr_multicast_fast_leave,
+ #endif
++	&brport_attr_isolate_mode,
+ 	NULL
+ };
+ 
+--- a/net/bridge/br_input.c
++++ b/net/bridge/br_input.c
+@@ -120,8 +120,8 @@ int br_handle_frame_finish(struct sk_buf
+ 
+ 		unicast = false;
+ 		br->dev->stats.multicast++;
+-	} else if ((dst = __br_fdb_get(br, dest, vid)) &&
+-			dst->is_local) {
++	} else if ((p->flags & BR_ISOLATE_MODE) ||
++		   ((dst = __br_fdb_get(br, dest, vid)) && dst->is_local)) {
+ 		skb2 = skb;
+ 		/* Do not forward the packet since it's local. */
+ 		skb = NULL;
+--- a/net/bridge/br_forward.c
++++ b/net/bridge/br_forward.c
+@@ -117,7 +117,7 @@ EXPORT_SYMBOL_GPL(br_deliver);
+ /* called with rcu_read_lock */
+ void br_forward(const struct net_bridge_port *to, struct sk_buff *skb, struct sk_buff *skb0)
+ {
+-	if (should_deliver(to, skb)) {
++	if (should_deliver(to, skb) && !(to->flags & BR_ISOLATE_MODE)) {
+ 		if (skb0)
+ 			deliver_clone(to, skb, __br_forward);
+ 		else
+@@ -173,7 +173,7 @@ static void br_flood(struct net_bridge *
+ 		     struct sk_buff *skb0,
+ 		     void (*__packet_hook)(const struct net_bridge_port *p,
+ 					   struct sk_buff *skb),
+-		     bool unicast)
++		     				bool unicast, bool forward)
+ {
+ 	struct net_bridge_port *p;
+ 	struct net_bridge_port *prev;
+@@ -181,6 +181,8 @@ static void br_flood(struct net_bridge *
+ 	prev = NULL;
+ 
+ 	list_for_each_entry_rcu(p, &br->port_list, list) {
++		if (forward && (p->flags & BR_ISOLATE_MODE))
++			continue;
+ 		/* Do not flood unicast traffic to ports that turn it off */
+ 		if (unicast && !(p->flags & BR_FLOOD))
+ 			continue;
+@@ -207,14 +209,14 @@ out:
+ /* called with rcu_read_lock */
+ void br_flood_deliver(struct net_bridge *br, struct sk_buff *skb, bool unicast)
+ {
+-	br_flood(br, skb, NULL, __br_deliver, unicast);
++	br_flood(br, skb, NULL, __br_deliver, unicast, false);
+ }
+ 
+ /* called under bridge lock */
+ void br_flood_forward(struct net_bridge *br, struct sk_buff *skb,
+ 		      struct sk_buff *skb2, bool unicast)
+ {
+-	br_flood(br, skb, skb2, __br_forward, unicast);
++	br_flood(br, skb, skb2, __br_forward, unicast, true);
+ }
+ 
+ #ifdef CONFIG_BRIDGE_IGMP_SNOOPING
diff --git a/target/linux/generic/patches-3.18/643-bridge_remove_ipv6_dependency.patch b/target/linux/generic/patches-3.18/643-bridge_remove_ipv6_dependency.patch
new file mode 100644
index 0000000..25f49c0
--- /dev/null
+++ b/target/linux/generic/patches-3.18/643-bridge_remove_ipv6_dependency.patch
@@ -0,0 +1,123 @@
+From: Jonas Gorski <jonas.gorski+openwrt@gmail.com>
+Subject: [PATCH] bridge: remove IPv6 depependency of bridge in 2.6.38+
+
+Since 2.6.38 the bridge module has a dependency to IPv6 if IPv6 is
+enabled. Since the IPv6 module isn't exactly lightweight and bridge also
+only needs a single function from IPv6, it's rather easy to create a
+common "lib" module with a RCU pointer to the actual implementation, if
+the IPv6 module is loaded (although slightly hackish).
+
+The codepath seems to be only taken when using IPv6, so there should be
+no negative side effects when IPv6 isn't loaded. I did not measure how
+big the performance impact is.
+---
+--- a/include/net/addrconf.h
++++ b/include/net/addrconf.h
+@@ -88,6 +88,12 @@ int ipv6_rcv_saddr_equal(const struct so
+ void addrconf_join_solict(struct net_device *dev, const struct in6_addr *addr);
+ void addrconf_leave_solict(struct inet6_dev *idev, const struct in6_addr *addr);
+ 
++extern int			(*ipv6_dev_get_saddr_hook)(struct net *net,
++						const struct net_device *dev,
++						const struct in6_addr *daddr,
++						unsigned int prefs,
++						struct in6_addr *saddr);
++
+ static inline unsigned long addrconf_timeout_fixup(u32 timeout,
+ 						   unsigned int unit)
+ {
+--- a/net/bridge/Kconfig
++++ b/net/bridge/Kconfig
+@@ -6,7 +6,6 @@ config BRIDGE
+ 	tristate "802.1d Ethernet Bridging"
+ 	select LLC
+ 	select STP
+-	depends on IPV6 || IPV6=n
+ 	---help---
+ 	  If you say Y here, then your Linux box will be able to act as an
+ 	  Ethernet bridge, which means that the different Ethernet segments it
+--- a/net/ipv6/Makefile
++++ b/net/ipv6/Makefile
+@@ -45,6 +45,7 @@ obj-y += addrconf_core.o exthdrs_core.o
+ obj-$(CONFIG_INET) += output_core.o protocol.o $(ipv6-offload)
+ 
+ obj-$(subst m,y,$(CONFIG_IPV6)) += inet6_hashtables.o
++obj-$(subst m,y,$(CONFIG_IPV6)) += inet6_stubs.o
+ 
+ ifneq ($(CONFIG_IPV6),)
+ obj-$(CONFIG_NET_UDP_TUNNEL) += ip6_udp_tunnel.o
+--- a/net/ipv6/addrconf.c
++++ b/net/ipv6/addrconf.c
+@@ -1317,7 +1317,7 @@ out:
+ 	return ret;
+ }
+ 
+-int ipv6_dev_get_saddr(struct net *net, const struct net_device *dst_dev,
++static int __ipv6_dev_get_saddr(struct net *net, const struct net_device *dst_dev,
+ 		       const struct in6_addr *daddr, unsigned int prefs,
+ 		       struct in6_addr *saddr)
+ {
+@@ -1442,7 +1442,6 @@ try_nextdev:
+ 	in6_ifa_put(hiscore->ifa);
+ 	return 0;
+ }
+-EXPORT_SYMBOL(ipv6_dev_get_saddr);
+ 
+ int __ipv6_get_lladdr(struct inet6_dev *idev, struct in6_addr *addr,
+ 		      u32 banned_flags)
+@@ -5451,6 +5450,9 @@ int __init addrconf_init(void)
+ 
+ 	ipv6_addr_label_rtnl_register();
+ 
++	BUG_ON(ipv6_dev_get_saddr_hook != NULL);
++	rcu_assign_pointer(ipv6_dev_get_saddr_hook, __ipv6_dev_get_saddr);
++
+ 	return 0;
+ errout:
+ 	rtnl_af_unregister(&inet6_ops);
+@@ -5470,6 +5472,9 @@ void addrconf_cleanup(void)
+ 	struct net_device *dev;
+ 	int i;
+ 
++	rcu_assign_pointer(ipv6_dev_get_saddr_hook, NULL);
++	synchronize_rcu();
++
+ 	unregister_netdevice_notifier(&ipv6_dev_notf);
+ 	unregister_pernet_subsys(&addrconf_ops);
+ 	ipv6_addr_label_cleanup();
+--- /dev/null
++++ b/net/ipv6/inet6_stubs.c
+@@ -0,0 +1,33 @@
++/*
++ *      This program is free software; you can redistribute it and/or
++ *      modify it under the terms of the GNU General Public License
++ *      as published by the Free Software Foundation; either version
++ *      2 of the License, or (at your option) any later version.
++ */
++#include <linux/export.h>
++#include <net/ipv6.h>
++
++int (*ipv6_dev_get_saddr_hook)(struct net *net, const struct net_device *dev,
++			const struct in6_addr *daddr, unsigned int prefs,
++			struct in6_addr *saddr);
++
++EXPORT_SYMBOL(ipv6_dev_get_saddr_hook);
++
++int ipv6_dev_get_saddr(struct net *net, const struct net_device *dst_dev,
++			const struct in6_addr *daddr, unsigned int prefs,
++			struct in6_addr *saddr)
++{
++	int ret = -EADDRNOTAVAIL;
++	typeof(ipv6_dev_get_saddr_hook) dev_get_saddr;
++
++	rcu_read_lock();
++	dev_get_saddr = rcu_dereference(ipv6_dev_get_saddr_hook);
++
++	if (dev_get_saddr)
++		ret = dev_get_saddr(net, dst_dev, daddr, prefs, saddr);
++
++	rcu_read_unlock();
++	return ret;
++}
++EXPORT_SYMBOL(ipv6_dev_get_saddr);
++
diff --git a/target/linux/generic/patches-3.18/645-bridge_multicast_to_unicast.patch b/target/linux/generic/patches-3.18/645-bridge_multicast_to_unicast.patch
new file mode 100644
index 0000000..e23a6c4
--- /dev/null
+++ b/target/linux/generic/patches-3.18/645-bridge_multicast_to_unicast.patch
@@ -0,0 +1,390 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Subject: [PATCH] bridge: multicast to unicast
+
+Implement optinal multicast->unicast conversion for igmp snooping
+---
+--- a/net/bridge/br_multicast.c
++++ b/net/bridge/br_multicast.c
+@@ -635,7 +635,8 @@ struct net_bridge_port_group *br_multica
+ 			struct net_bridge_port *port,
+ 			struct br_ip *group,
+ 			struct net_bridge_port_group __rcu *next,
+-			unsigned char state)
++			unsigned char state,
++			const unsigned char *src)
+ {
+ 	struct net_bridge_port_group *p;
+ 
+@@ -650,12 +651,33 @@ struct net_bridge_port_group *br_multica
+ 	hlist_add_head(&p->mglist, &port->mglist);
+ 	setup_timer(&p->timer, br_multicast_port_group_expired,
+ 		    (unsigned long)p);
++	if ((port->flags & BR_MULTICAST_TO_UCAST) && src) {
++		memcpy(p->eth_addr, src, ETH_ALEN);
++		p->unicast = true;
++	}
+ 	return p;
+ }
+ 
++static bool br_port_group_equal(struct net_bridge_port_group *p,
++				struct net_bridge_port *port,
++				const unsigned char *src)
++{
++	if (p->port != port)
++		return false;
++
++	if (!p->unicast)
++		return true;
++
++	if (!src)
++		return false;
++
++	return ether_addr_equal(src, p->eth_addr);
++}
++
+ static int br_multicast_add_group(struct net_bridge *br,
+ 				  struct net_bridge_port *port,
+-				  struct br_ip *group)
++				  struct br_ip *group,
++				  const unsigned char *src)
+ {
+ 	struct net_bridge_mdb_entry *mp;
+ 	struct net_bridge_port_group *p;
+@@ -682,13 +704,13 @@ static int br_multicast_add_group(struct
+ 	for (pp = &mp->ports;
+ 	     (p = mlock_dereference(*pp, br)) != NULL;
+ 	     pp = &p->next) {
+-		if (p->port == port)
++		if (br_port_group_equal(p, port, src))
+ 			goto found;
+ 		if ((unsigned long)p->port < (unsigned long)port)
+ 			break;
+ 	}
+ 
+-	p = br_multicast_new_port_group(port, group, *pp, MDB_TEMPORARY);
++	p = br_multicast_new_port_group(port, group, *pp, MDB_TEMPORARY, src);
+ 	if (unlikely(!p))
+ 		goto err;
+ 	rcu_assign_pointer(*pp, p);
+@@ -707,7 +729,7 @@ err:
+ static int br_ip4_multicast_add_group(struct net_bridge *br,
+ 				      struct net_bridge_port *port,
+ 				      __be32 group,
+-				      __u16 vid)
++				      __u16 vid, const unsigned char *src)
+ {
+ 	struct br_ip br_group;
+ 
+@@ -718,14 +740,14 @@ static int br_ip4_multicast_add_group(st
+ 	br_group.proto = htons(ETH_P_IP);
+ 	br_group.vid = vid;
+ 
+-	return br_multicast_add_group(br, port, &br_group);
++	return br_multicast_add_group(br, port, &br_group, src);
+ }
+ 
+ #if IS_ENABLED(CONFIG_IPV6)
+ static int br_ip6_multicast_add_group(struct net_bridge *br,
+ 				      struct net_bridge_port *port,
+ 				      const struct in6_addr *group,
+-				      __u16 vid)
++				      __u16 vid, const unsigned char *src)
+ {
+ 	struct br_ip br_group;
+ 
+@@ -736,7 +758,7 @@ static int br_ip6_multicast_add_group(st
+ 	br_group.proto = htons(ETH_P_IPV6);
+ 	br_group.vid = vid;
+ 
+-	return br_multicast_add_group(br, port, &br_group);
++	return br_multicast_add_group(br, port, &br_group, src);
+ }
+ #endif
+ 
+@@ -965,6 +987,7 @@ static int br_ip4_multicast_igmp3_report
+ 					 struct sk_buff *skb,
+ 					 u16 vid)
+ {
++	const unsigned char *src;
+ 	struct igmpv3_report *ih;
+ 	struct igmpv3_grec *grec;
+ 	int i;
+@@ -1008,7 +1031,8 @@ static int br_ip4_multicast_igmp3_report
+ 			continue;
+ 		}
+ 
+-		err = br_ip4_multicast_add_group(br, port, group, vid);
++		src = eth_hdr(skb)->h_source;
++		err = br_ip4_multicast_add_group(br, port, group, vid, src);
+ 		if (err)
+ 			break;
+ 	}
+@@ -1022,6 +1046,7 @@ static int br_ip6_multicast_mld2_report(
+ 					struct sk_buff *skb,
+ 					u16 vid)
+ {
++	const unsigned char *src;
+ 	struct icmp6hdr *icmp6h;
+ 	struct mld2_grec *grec;
+ 	int i;
+@@ -1069,8 +1094,9 @@ static int br_ip6_multicast_mld2_report(
+ 			continue;
+ 		}
+ 
++		src = eth_hdr(skb)->h_source;
+ 		err = br_ip6_multicast_add_group(br, port, &grec->grec_mca,
+-						 vid);
++						 vid, src);
+ 		if (err)
+ 			break;
+ 	}
+@@ -1406,7 +1432,8 @@ br_multicast_leave_group(struct net_brid
+ 			 struct net_bridge_port *port,
+ 			 struct br_ip *group,
+ 			 struct bridge_mcast_other_query *other_query,
+-			 struct bridge_mcast_own_query *own_query)
++			 struct bridge_mcast_own_query *own_query,
++			 const unsigned char *src)
+ {
+ 	struct net_bridge_mdb_htable *mdb;
+ 	struct net_bridge_mdb_entry *mp;
+@@ -1456,7 +1483,7 @@ br_multicast_leave_group(struct net_brid
+ 		for (pp = &mp->ports;
+ 		     (p = mlock_dereference(*pp, br)) != NULL;
+ 		     pp = &p->next) {
+-			if (p->port != port)
++			if (!br_port_group_equal(p, port, src))
+ 				continue;
+ 
+ 			rcu_assign_pointer(*pp, p->next);
+@@ -1490,7 +1517,7 @@ br_multicast_leave_group(struct net_brid
+ 	for (p = mlock_dereference(mp->ports, br);
+ 	     p != NULL;
+ 	     p = mlock_dereference(p->next, br)) {
+-		if (p->port != port)
++		if (!br_port_group_equal(p, port, src))
+ 			continue;
+ 
+ 		if (!hlist_unhashed(&p->mglist) &&
+@@ -1508,8 +1535,8 @@ out:
+ 
+ static void br_ip4_multicast_leave_group(struct net_bridge *br,
+ 					 struct net_bridge_port *port,
+-					 __be32 group,
+-					 __u16 vid)
++					 __be32 group, __u16 vid,
++					 const unsigned char *src)
+ {
+ 	struct br_ip br_group;
+ 	struct bridge_mcast_own_query *own_query;
+@@ -1524,14 +1551,14 @@ static void br_ip4_multicast_leave_group
+ 	br_group.vid = vid;
+ 
+ 	br_multicast_leave_group(br, port, &br_group, &br->ip4_other_query,
+-				 own_query);
++				 own_query, src);
+ }
+ 
+ #if IS_ENABLED(CONFIG_IPV6)
+ static void br_ip6_multicast_leave_group(struct net_bridge *br,
+ 					 struct net_bridge_port *port,
+ 					 const struct in6_addr *group,
+-					 __u16 vid)
++					 __u16 vid, const unsigned char *src)
+ {
+ 	struct br_ip br_group;
+ 	struct bridge_mcast_own_query *own_query;
+@@ -1546,7 +1573,7 @@ static void br_ip6_multicast_leave_group
+ 	br_group.vid = vid;
+ 
+ 	br_multicast_leave_group(br, port, &br_group, &br->ip6_other_query,
+-				 own_query);
++				 own_query, src);
+ }
+ #endif
+ 
+@@ -1555,6 +1582,7 @@ static int br_multicast_ipv4_rcv(struct
+ 				 struct sk_buff *skb,
+ 				 u16 vid)
+ {
++	const unsigned char *src;
+ 	struct sk_buff *skb2 = skb;
+ 	const struct iphdr *iph;
+ 	struct igmphdr *ih;
+@@ -1628,7 +1656,8 @@ static int br_multicast_ipv4_rcv(struct
+ 	case IGMP_HOST_MEMBERSHIP_REPORT:
+ 	case IGMPV2_HOST_MEMBERSHIP_REPORT:
+ 		BR_INPUT_SKB_CB(skb)->mrouters_only = 1;
+-		err = br_ip4_multicast_add_group(br, port, ih->group, vid);
++		src = eth_hdr(skb)->h_source;
++		err = br_ip4_multicast_add_group(br, port, ih->group, vid, src);
+ 		break;
+ 	case IGMPV3_HOST_MEMBERSHIP_REPORT:
+ 		err = br_ip4_multicast_igmp3_report(br, port, skb2, vid);
+@@ -1637,7 +1666,8 @@ static int br_multicast_ipv4_rcv(struct
+ 		err = br_ip4_multicast_query(br, port, skb2, vid);
+ 		break;
+ 	case IGMP_HOST_LEAVE_MESSAGE:
+-		br_ip4_multicast_leave_group(br, port, ih->group, vid);
++		src = eth_hdr(skb)->h_source;
++		br_ip4_multicast_leave_group(br, port, ih->group, vid, src);
+ 		break;
+ 	}
+ 
+@@ -1655,6 +1685,7 @@ static int br_multicast_ipv6_rcv(struct
+ 				 struct sk_buff *skb,
+ 				 u16 vid)
+ {
++	const unsigned char *src;
+ 	struct sk_buff *skb2;
+ 	const struct ipv6hdr *ip6h;
+ 	u8 icmp6_type;
+@@ -1764,7 +1795,9 @@ static int br_multicast_ipv6_rcv(struct
+ 		}
+ 		mld = (struct mld_msg *)skb_transport_header(skb2);
+ 		BR_INPUT_SKB_CB(skb)->mrouters_only = 1;
+-		err = br_ip6_multicast_add_group(br, port, &mld->mld_mca, vid);
++		src = eth_hdr(skb)->h_source;
++		err = br_ip6_multicast_add_group(br, port, &mld->mld_mca, vid,
++						 src);
+ 		break;
+ 	    }
+ 	case ICMPV6_MLD2_REPORT:
+@@ -1781,7 +1814,8 @@ static int br_multicast_ipv6_rcv(struct
+ 			goto out;
+ 		}
+ 		mld = (struct mld_msg *)skb_transport_header(skb2);
+-		br_ip6_multicast_leave_group(br, port, &mld->mld_mca, vid);
++		src = eth_hdr(skb)->h_source;
++		br_ip6_multicast_leave_group(br, port, &mld->mld_mca, vid, src);
+ 	    }
+ 	}
+ 
+--- a/net/bridge/br_private.h
++++ b/net/bridge/br_private.h
+@@ -112,6 +112,9 @@ struct net_bridge_port_group {
+ 	struct timer_list		timer;
+ 	struct br_ip			addr;
+ 	unsigned char			state;
++
++	unsigned char			eth_addr[ETH_ALEN];
++	bool				unicast;
+ };
+ 
+ struct net_bridge_mdb_entry
+@@ -173,6 +176,7 @@ struct net_bridge_port
+ #define BR_AUTO_MASK (BR_FLOOD | BR_LEARNING)
+ #define BR_PROMISC		0x00000080
+ #define BR_ISOLATE_MODE		0x00000100
++#define BR_MULTICAST_TO_UCAST	0x00000200
+ 
+ #ifdef CONFIG_BRIDGE_IGMP_SNOOPING
+ 	struct bridge_mcast_own_query	ip4_own_query;
+@@ -485,7 +489,8 @@ void br_multicast_free_pg(struct rcu_hea
+ struct net_bridge_port_group *
+ br_multicast_new_port_group(struct net_bridge_port *port, struct br_ip *group,
+ 			    struct net_bridge_port_group __rcu *next,
+-			    unsigned char state);
++			    unsigned char state,
++		       const unsigned char *src);
+ void br_mdb_init(void);
+ void br_mdb_uninit(void);
+ void br_mdb_notify(struct net_device *dev, struct net_bridge_port *port,
+--- a/net/bridge/br_mdb.c
++++ b/net/bridge/br_mdb.c
+@@ -342,7 +342,7 @@ static int br_mdb_add_group(struct net_b
+ 			break;
+ 	}
+ 
+-	p = br_multicast_new_port_group(port, group, *pp, state);
++	p = br_multicast_new_port_group(port, group, *pp, state, NULL);
+ 	if (unlikely(!p))
+ 		return -ENOMEM;
+ 	rcu_assign_pointer(*pp, p);
+--- a/net/bridge/br_forward.c
++++ b/net/bridge/br_forward.c
+@@ -168,6 +168,34 @@ out:
+ 	return p;
+ }
+ 
++static struct net_bridge_port *maybe_deliver_addr(
++	struct net_bridge_port *prev, struct net_bridge_port *p,
++	struct sk_buff *skb, const unsigned char *addr,
++	void (*__packet_hook)(const struct net_bridge_port *p,
++			      struct sk_buff *skb))
++{
++	struct net_device *dev = BR_INPUT_SKB_CB(skb)->brdev;
++	const unsigned char *src = eth_hdr(skb)->h_source;
++
++	if (!should_deliver(p, skb))
++		return prev;
++
++	/* Even with hairpin, no soliloquies - prevent breaking IPv6 DAD */
++	if (skb->dev == p->dev && ether_addr_equal(src, addr))
++		return prev;
++
++	skb = skb_copy(skb, GFP_ATOMIC);
++	if (!skb) {
++		dev->stats.tx_dropped++;
++		return prev;
++	}
++
++	memcpy(eth_hdr(skb)->h_dest, addr, ETH_ALEN);
++	__packet_hook(p, skb);
++
++	return prev;
++}
++
+ /* called under bridge lock */
+ static void br_flood(struct net_bridge *br, struct sk_buff *skb,
+ 		     struct sk_buff *skb0,
+@@ -232,6 +260,7 @@ static void br_multicast_flood(struct ne
+ 	struct net_bridge_port *prev = NULL;
+ 	struct net_bridge_port_group *p;
+ 	struct hlist_node *rp;
++	const unsigned char *addr;
+ 
+ 	rp = rcu_dereference(hlist_first_rcu(&br->router_list));
+ 	p = mdst ? rcu_dereference(mdst->ports) : NULL;
+@@ -242,10 +271,19 @@ static void br_multicast_flood(struct ne
+ 		rport = rp ? hlist_entry(rp, struct net_bridge_port, rlist) :
+ 			     NULL;
+ 
+-		port = (unsigned long)lport > (unsigned long)rport ?
+-		       lport : rport;
+-
+-		prev = maybe_deliver(prev, port, skb, __packet_hook);
++		if ((unsigned long)lport > (unsigned long)rport) {
++			port = lport;
++			addr = p->unicast ? p->eth_addr : NULL;
++		} else {
++			port = rport;
++			addr = NULL;
++		}
++
++		if (addr)
++			prev = maybe_deliver_addr(prev, port, skb, addr,
++						  __packet_hook);
++		else
++			prev = maybe_deliver(prev, port, skb, __packet_hook);
+ 		if (IS_ERR(prev))
+ 			goto out;
+ 
+--- a/net/bridge/br_sysfs_if.c
++++ b/net/bridge/br_sysfs_if.c
+@@ -202,6 +202,7 @@ static BRPORT_ATTR(multicast_router, S_I
+ 		   store_multicast_router);
+ 
+ BRPORT_ATTR_FLAG(multicast_fast_leave, BR_MULTICAST_FAST_LEAVE);
++BRPORT_ATTR_FLAG(multicast_to_unicast, BR_MULTICAST_TO_UCAST);
+ #endif
+ 
+ static const struct brport_attribute *brport_attrs[] = {
+@@ -228,6 +229,7 @@ static const struct brport_attribute *br
+ #ifdef CONFIG_BRIDGE_IGMP_SNOOPING
+ 	&brport_attr_multicast_router,
+ 	&brport_attr_multicast_fast_leave,
++	&brport_attr_multicast_to_unicast,
+ #endif
+ 	&brport_attr_isolate_mode,
+ 	NULL
diff --git a/target/linux/generic/patches-3.18/650-pppoe_header_pad.patch b/target/linux/generic/patches-3.18/650-pppoe_header_pad.patch
new file mode 100644
index 0000000..4b623fa
--- /dev/null
+++ b/target/linux/generic/patches-3.18/650-pppoe_header_pad.patch
@@ -0,0 +1,20 @@
+--- a/drivers/net/ppp/pppoe.c
++++ b/drivers/net/ppp/pppoe.c
+@@ -868,7 +868,7 @@ static int pppoe_sendmsg(struct kiocb *i
+ 		goto end;
+ 
+ 
+-	skb = sock_wmalloc(sk, total_len + dev->hard_header_len + 32,
++	skb = sock_wmalloc(sk, total_len + dev->hard_header_len + 32 + NET_SKB_PAD,
+ 			   0, GFP_KERNEL);
+ 	if (!skb) {
+ 		error = -ENOMEM;
+@@ -876,7 +876,7 @@ static int pppoe_sendmsg(struct kiocb *i
+ 	}
+ 
+ 	/* Reserve space for headers. */
+-	skb_reserve(skb, dev->hard_header_len);
++	skb_reserve(skb, dev->hard_header_len + NET_SKB_PAD);
+ 	skb_reset_network_header(skb);
+ 
+ 	skb->dev = dev;
diff --git a/target/linux/generic/patches-3.18/651-wireless_mesh_header.patch b/target/linux/generic/patches-3.18/651-wireless_mesh_header.patch
new file mode 100644
index 0000000..16da5cd
--- /dev/null
+++ b/target/linux/generic/patches-3.18/651-wireless_mesh_header.patch
@@ -0,0 +1,11 @@
+--- a/include/linux/netdevice.h
++++ b/include/linux/netdevice.h
+@@ -130,7 +130,7 @@ static inline bool dev_xmit_complete(int
+  */
+ 
+ #if defined(CONFIG_WLAN) || IS_ENABLED(CONFIG_AX25)
+-# if defined(CONFIG_MAC80211_MESH)
++# if 1 || defined(CONFIG_MAC80211_MESH)
+ #  define LL_MAX_HEADER 128
+ # else
+ #  define LL_MAX_HEADER 96
diff --git a/target/linux/generic/patches-3.18/653-disable_netlink_trim.patch b/target/linux/generic/patches-3.18/653-disable_netlink_trim.patch
new file mode 100644
index 0000000..b38b87b
--- /dev/null
+++ b/target/linux/generic/patches-3.18/653-disable_netlink_trim.patch
@@ -0,0 +1,30 @@
+--- a/net/netlink/af_netlink.c
++++ b/net/netlink/af_netlink.c
+@@ -1721,27 +1721,7 @@ void netlink_detachskb(struct sock *sk,
+ 
+ static struct sk_buff *netlink_trim(struct sk_buff *skb, gfp_t allocation)
+ {
+-	int delta;
+-
+ 	WARN_ON(skb->sk != NULL);
+-	if (netlink_skb_is_mmaped(skb))
+-		return skb;
+-
+-	delta = skb->end - skb->tail;
+-	if (is_vmalloc_addr(skb->head) || delta * 2 < skb->truesize)
+-		return skb;
+-
+-	if (skb_shared(skb)) {
+-		struct sk_buff *nskb = skb_clone(skb, allocation);
+-		if (!nskb)
+-			return skb;
+-		consume_skb(skb);
+-		skb = nskb;
+-	}
+-
+-	if (!pskb_expand_head(skb, 0, -delta, allocation))
+-		skb->truesize -= delta;
+-
+ 	return skb;
+ }
+ 
diff --git a/target/linux/generic/patches-3.18/655-increase_skb_pad.patch b/target/linux/generic/patches-3.18/655-increase_skb_pad.patch
new file mode 100644
index 0000000..19344cc
--- /dev/null
+++ b/target/linux/generic/patches-3.18/655-increase_skb_pad.patch
@@ -0,0 +1,11 @@
+--- a/include/linux/skbuff.h
++++ b/include/linux/skbuff.h
+@@ -2023,7 +2023,7 @@ static inline int pskb_network_may_pull(
+  * NET_IP_ALIGN(2) + ethernet_header(14) + IP_header(20/40) + ports(8)
+  */
+ #ifndef NET_SKB_PAD
+-#define NET_SKB_PAD	max(32, L1_CACHE_BYTES)
++#define NET_SKB_PAD	max(64, L1_CACHE_BYTES)
+ #endif
+ 
+ int ___pskb_trim(struct sk_buff *skb, unsigned int len);
diff --git a/target/linux/generic/patches-3.18/656-skb_reduce_truesize-helper.patch b/target/linux/generic/patches-3.18/656-skb_reduce_truesize-helper.patch
new file mode 100644
index 0000000..b326a8b
--- /dev/null
+++ b/target/linux/generic/patches-3.18/656-skb_reduce_truesize-helper.patch
@@ -0,0 +1,41 @@
+From 4593a806e31119c5bd3faa00c7210ad862d515af Mon Sep 17 00:00:00 2001
+From: Dave Taht <dave.taht@bufferbloat.net>
+Date: Mon, 31 Dec 2012 10:02:21 -0800
+Subject: [PATCH 3/7] skb_reduce_truesize: helper function for shrinking skbs
+ whenever needed
+
+On embedded devices in particular, large queues of small packets from the rx
+path with a large truesize can exist. Reducing their size can reduce
+memory pressure. skb_reduce_truesize is a helper function for doing this,
+when needed.
+---
+ include/linux/skbuff.h |   18 ++++++++++++++++++
+ 1 file changed, 18 insertions(+)
+
+--- a/include/linux/skbuff.h
++++ b/include/linux/skbuff.h
+@@ -2068,6 +2068,24 @@ static inline void pskb_trim_unique(stru
+ 	BUG_ON(err);
+ }
+ 
++/*
++ * Caller wants to reduce memory needs before queueing skb
++ * The (expensive) copy should not be be done in fast path.
++ */
++static inline struct sk_buff *skb_reduce_truesize(struct sk_buff *skb)
++{
++	if (skb->truesize > 2 * SKB_TRUESIZE(skb->len)) {
++		struct sk_buff *nskb;
++		nskb = skb_copy_expand(skb, skb_headroom(skb), 0,
++			GFP_ATOMIC | __GFP_NOWARN);
++		if (nskb) {
++			__kfree_skb(skb);
++			skb = nskb;
++		}
++	}
++	return skb;
++}
++
+ /**
+  *	skb_orphan - orphan a buffer
+  *	@skb: buffer to orphan
diff --git a/target/linux/generic/patches-3.18/657-qdisc_reduce_truesize.patch b/target/linux/generic/patches-3.18/657-qdisc_reduce_truesize.patch
new file mode 100644
index 0000000..6777eec
--- /dev/null
+++ b/target/linux/generic/patches-3.18/657-qdisc_reduce_truesize.patch
@@ -0,0 +1,63 @@
+From bc9fec2f87d57bdbff30d296605e24504513f65c Mon Sep 17 00:00:00 2001
+From: =?UTF-8?q?Dave=20T=C3=A4ht?= <dave.taht@bufferbloat.net>
+Date: Mon, 17 Sep 2012 19:20:22 -0700
+Subject: [PATCH 4/7] net: add skb_reduce_truesize support to common qdiscs
+
+Reduce skb size under load when queues begin to fill on the
+commont qdiscs.
+---
+ net/sched/sch_codel.c    |    2 ++
+ net/sched/sch_fifo.c     |   12 ++++++++----
+ net/sched/sch_fq_codel.c |    2 ++
+ 3 files changed, 12 insertions(+), 4 deletions(-)
+
+--- a/net/sched/sch_codel.c
++++ b/net/sched/sch_codel.c
+@@ -96,6 +96,8 @@ static int codel_qdisc_enqueue(struct sk
+ 	struct codel_sched_data *q;
+ 
+ 	if (likely(qdisc_qlen(sch) < sch->limit)) {
++		if(qdisc_qlen(sch) > 128)
++			skb = skb_reduce_truesize(skb);
+ 		codel_set_enqueue_time(skb);
+ 		return qdisc_enqueue_tail(skb, sch);
+ 	}
+--- a/net/sched/sch_fifo.c
++++ b/net/sched/sch_fifo.c
+@@ -29,17 +29,21 @@ static int bfifo_enqueue(struct sk_buff
+ 
+ static int pfifo_enqueue(struct sk_buff *skb, struct Qdisc *sch)
+ {
+-	if (likely(skb_queue_len(&sch->q) < sch->limit))
++	if (likely(skb_queue_len(&sch->q) < sch->limit)) {
++		if (skb_queue_len(&sch->q) > 128)
++			skb = skb_reduce_truesize(skb);
+ 		return qdisc_enqueue_tail(skb, sch);
+-
++	}
+ 	return qdisc_reshape_fail(skb, sch);
+ }
+ 
+ static int pfifo_tail_enqueue(struct sk_buff *skb, struct Qdisc *sch)
+ {
+-	if (likely(skb_queue_len(&sch->q) < sch->limit))
++	if (likely(skb_queue_len(&sch->q) < sch->limit)) {
++		if (skb_queue_len(&sch->q) > 128)
++			skb = skb_reduce_truesize(skb);
+ 		return qdisc_enqueue_tail(skb, sch);
+-
++	}
+ 	/* queue full, remove one skb to fulfill the limit */
+ 	__qdisc_queue_drop_head(sch, &sch->q);
+ 	qdisc_qstats_drop(sch);
+--- a/net/sched/sch_fq_codel.c
++++ b/net/sched/sch_fq_codel.c
+@@ -185,6 +185,8 @@ static int fq_codel_enqueue(struct sk_bu
+ 		return ret;
+ 	}
+ 	idx--;
++	if (sch->q.qlen > 128)
++		skb = skb_reduce_truesize(skb);
+ 
+ 	codel_set_enqueue_time(skb);
+ 	flow = &q->flows[idx];
diff --git a/target/linux/generic/patches-3.18/660-fq_codel_defaults.patch b/target/linux/generic/patches-3.18/660-fq_codel_defaults.patch
new file mode 100644
index 0000000..f7f4659
--- /dev/null
+++ b/target/linux/generic/patches-3.18/660-fq_codel_defaults.patch
@@ -0,0 +1,14 @@
+--- a/net/sched/sch_fq_codel.c
++++ b/net/sched/sch_fq_codel.c
+@@ -387,9 +387,9 @@ static int fq_codel_init(struct Qdisc *s
+ 	struct fq_codel_sched_data *q = qdisc_priv(sch);
+ 	int i;
+ 
+-	sch->limit = 10*1024;
++	sch->limit = 1024;
+ 	q->flows_cnt = 1024;
+-	q->quantum = psched_mtu(qdisc_dev(sch));
++	q->quantum = 300;
+ 	q->perturbation = prandom_u32();
+ 	INIT_LIST_HEAD(&q->new_flows);
+ 	INIT_LIST_HEAD(&q->old_flows);
diff --git a/target/linux/generic/patches-3.18/661-fq_codel_keep_dropped_stats.patch b/target/linux/generic/patches-3.18/661-fq_codel_keep_dropped_stats.patch
new file mode 100644
index 0000000..45a8d68
--- /dev/null
+++ b/target/linux/generic/patches-3.18/661-fq_codel_keep_dropped_stats.patch
@@ -0,0 +1,10 @@
+--- a/net/sched/sch_fq_codel.c
++++ b/net/sched/sch_fq_codel.c
+@@ -198,7 +198,6 @@ static int fq_codel_enqueue(struct sk_bu
+ 		list_add_tail(&flow->flowchain, &q->new_flows);
+ 		q->new_flow_count++;
+ 		flow->deficit = q->quantum;
+-		flow->dropped = 0;
+ 	}
+ 	if (++sch->q.qlen <= sch->limit)
+ 		return NET_XMIT_SUCCESS;
diff --git a/target/linux/generic/patches-3.18/662-use_fq_codel_by_default.patch b/target/linux/generic/patches-3.18/662-use_fq_codel_by_default.patch
new file mode 100644
index 0000000..ba7c384
--- /dev/null
+++ b/target/linux/generic/patches-3.18/662-use_fq_codel_by_default.patch
@@ -0,0 +1,95 @@
+--- a/net/sched/Kconfig
++++ b/net/sched/Kconfig
+@@ -3,8 +3,9 @@
+ # 
+ 
+ menuconfig NET_SCHED
+-	bool "QoS and/or fair queueing"
++	def_bool y
+ 	select NET_SCH_FIFO
++	select NET_SCH_FQ_CODEL
+ 	---help---
+ 	  When the kernel has several packets to send out over a network
+ 	  device, it has to decide which ones to send first, which ones to
+--- a/net/sched/sch_fq_codel.c
++++ b/net/sched/sch_fq_codel.c
+@@ -592,7 +592,7 @@ static const struct Qdisc_class_ops fq_c
+ 	.walk		=	fq_codel_walk,
+ };
+ 
+-static struct Qdisc_ops fq_codel_qdisc_ops __read_mostly = {
++struct Qdisc_ops fq_codel_qdisc_ops __read_mostly = {
+ 	.cl_ops		=	&fq_codel_class_ops,
+ 	.id		=	"fq_codel",
+ 	.priv_size	=	sizeof(struct fq_codel_sched_data),
+@@ -608,6 +608,7 @@ static struct Qdisc_ops fq_codel_qdisc_o
+ 	.dump_stats =	fq_codel_dump_stats,
+ 	.owner		=	THIS_MODULE,
+ };
++EXPORT_SYMBOL(fq_codel_qdisc_ops);
+ 
+ static int __init fq_codel_module_init(void)
+ {
+--- a/include/net/sch_generic.h
++++ b/include/net/sch_generic.h
+@@ -341,6 +341,7 @@ extern struct Qdisc noop_qdisc;
+ extern struct Qdisc_ops noop_qdisc_ops;
+ extern struct Qdisc_ops pfifo_fast_ops;
+ extern struct Qdisc_ops mq_qdisc_ops;
++extern struct Qdisc_ops fq_codel_qdisc_ops;
+ extern const struct Qdisc_ops *default_qdisc_ops;
+ 
+ struct Qdisc_class_common {
+--- a/net/sched/sch_generic.c
++++ b/net/sched/sch_generic.c
+@@ -31,7 +31,7 @@
+ #include <net/dst.h>
+ 
+ /* Qdisc to use by default */
+-const struct Qdisc_ops *default_qdisc_ops = &pfifo_fast_ops;
++const struct Qdisc_ops *default_qdisc_ops = &fq_codel_qdisc_ops;
+ EXPORT_SYMBOL(default_qdisc_ops);
+ 
+ /* Main transmission queue. */
+@@ -737,7 +737,7 @@ static void attach_one_default_qdisc(str
+ 
+ 	if (dev->tx_queue_len) {
+ 		qdisc = qdisc_create_dflt(dev_queue,
+-					  default_qdisc_ops, TC_H_ROOT);
++					  &fq_codel_qdisc_ops, TC_H_ROOT);
+ 		if (!qdisc) {
+ 			netdev_info(dev, "activation failed\n");
+ 			return;
+--- a/net/sched/sch_mq.c
++++ b/net/sched/sch_mq.c
+@@ -57,7 +57,7 @@ static int mq_init(struct Qdisc *sch, st
+ 
+ 	for (ntx = 0; ntx < dev->num_tx_queues; ntx++) {
+ 		dev_queue = netdev_get_tx_queue(dev, ntx);
+-		qdisc = qdisc_create_dflt(dev_queue, default_qdisc_ops,
++		qdisc = qdisc_create_dflt(dev_queue, &fq_codel_qdisc_ops,
+ 					  TC_H_MAKE(TC_H_MAJ(sch->handle),
+ 						    TC_H_MIN(ntx + 1)));
+ 		if (qdisc == NULL)
+--- a/net/sched/sch_mqprio.c
++++ b/net/sched/sch_mqprio.c
+@@ -124,7 +124,7 @@ static int mqprio_init(struct Qdisc *sch
+ 
+ 	for (i = 0; i < dev->num_tx_queues; i++) {
+ 		dev_queue = netdev_get_tx_queue(dev, i);
+-		qdisc = qdisc_create_dflt(dev_queue, default_qdisc_ops,
++		qdisc = qdisc_create_dflt(dev_queue, &fq_codel_qdisc_ops,
+ 					  TC_H_MAKE(TC_H_MAJ(sch->handle),
+ 						    TC_H_MIN(i + 1)));
+ 		if (qdisc == NULL) {
+--- a/net/sched/sch_api.c
++++ b/net/sched/sch_api.c
+@@ -1947,7 +1947,7 @@ static int __init pktsched_init(void)
+ 		return err;
+ 	}
+ 
+-	register_qdisc(&pfifo_fast_ops);
++	register_qdisc(&fq_codel_qdisc_ops);
+ 	register_qdisc(&pfifo_qdisc_ops);
+ 	register_qdisc(&bfifo_qdisc_ops);
+ 	register_qdisc(&pfifo_head_drop_qdisc_ops);
diff --git a/target/linux/generic/patches-3.18/663-remove_pfifo_fast.patch b/target/linux/generic/patches-3.18/663-remove_pfifo_fast.patch
new file mode 100644
index 0000000..5b26ca3
--- /dev/null
+++ b/target/linux/generic/patches-3.18/663-remove_pfifo_fast.patch
@@ -0,0 +1,143 @@
+--- a/net/sched/sch_generic.c
++++ b/net/sched/sch_generic.c
+@@ -442,140 +442,6 @@ static struct Qdisc noqueue_qdisc = {
+ 	.busylock	=	__SPIN_LOCK_UNLOCKED(noqueue_qdisc.busylock),
+ };
+ 
+-
+-static const u8 prio2band[TC_PRIO_MAX + 1] = {
+-	1, 2, 2, 2, 1, 2, 0, 0 , 1, 1, 1, 1, 1, 1, 1, 1
+-};
+-
+-/* 3-band FIFO queue: old style, but should be a bit faster than
+-   generic prio+fifo combination.
+- */
+-
+-#define PFIFO_FAST_BANDS 3
+-
+-/*
+- * Private data for a pfifo_fast scheduler containing:
+- * 	- queues for the three band
+- * 	- bitmap indicating which of the bands contain skbs
+- */
+-struct pfifo_fast_priv {
+-	u32 bitmap;
+-	struct sk_buff_head q[PFIFO_FAST_BANDS];
+-};
+-
+-/*
+- * Convert a bitmap to the first band number where an skb is queued, where:
+- * 	bitmap=0 means there are no skbs on any band.
+- * 	bitmap=1 means there is an skb on band 0.
+- *	bitmap=7 means there are skbs on all 3 bands, etc.
+- */
+-static const int bitmap2band[] = {-1, 0, 1, 0, 2, 0, 1, 0};
+-
+-static inline struct sk_buff_head *band2list(struct pfifo_fast_priv *priv,
+-					     int band)
+-{
+-	return priv->q + band;
+-}
+-
+-static int pfifo_fast_enqueue(struct sk_buff *skb, struct Qdisc *qdisc)
+-{
+-	if (skb_queue_len(&qdisc->q) < qdisc_dev(qdisc)->tx_queue_len) {
+-		int band = prio2band[skb->priority & TC_PRIO_MAX];
+-		struct pfifo_fast_priv *priv = qdisc_priv(qdisc);
+-		struct sk_buff_head *list = band2list(priv, band);
+-
+-		priv->bitmap |= (1 << band);
+-		qdisc->q.qlen++;
+-		return __qdisc_enqueue_tail(skb, qdisc, list);
+-	}
+-
+-	return qdisc_drop(skb, qdisc);
+-}
+-
+-static struct sk_buff *pfifo_fast_dequeue(struct Qdisc *qdisc)
+-{
+-	struct pfifo_fast_priv *priv = qdisc_priv(qdisc);
+-	int band = bitmap2band[priv->bitmap];
+-
+-	if (likely(band >= 0)) {
+-		struct sk_buff_head *list = band2list(priv, band);
+-		struct sk_buff *skb = __qdisc_dequeue_head(qdisc, list);
+-
+-		qdisc->q.qlen--;
+-		if (skb_queue_empty(list))
+-			priv->bitmap &= ~(1 << band);
+-
+-		return skb;
+-	}
+-
+-	return NULL;
+-}
+-
+-static struct sk_buff *pfifo_fast_peek(struct Qdisc *qdisc)
+-{
+-	struct pfifo_fast_priv *priv = qdisc_priv(qdisc);
+-	int band = bitmap2band[priv->bitmap];
+-
+-	if (band >= 0) {
+-		struct sk_buff_head *list = band2list(priv, band);
+-
+-		return skb_peek(list);
+-	}
+-
+-	return NULL;
+-}
+-
+-static void pfifo_fast_reset(struct Qdisc *qdisc)
+-{
+-	int prio;
+-	struct pfifo_fast_priv *priv = qdisc_priv(qdisc);
+-
+-	for (prio = 0; prio < PFIFO_FAST_BANDS; prio++)
+-		__qdisc_reset_queue(qdisc, band2list(priv, prio));
+-
+-	priv->bitmap = 0;
+-	qdisc->qstats.backlog = 0;
+-	qdisc->q.qlen = 0;
+-}
+-
+-static int pfifo_fast_dump(struct Qdisc *qdisc, struct sk_buff *skb)
+-{
+-	struct tc_prio_qopt opt = { .bands = PFIFO_FAST_BANDS };
+-
+-	memcpy(&opt.priomap, prio2band, TC_PRIO_MAX + 1);
+-	if (nla_put(skb, TCA_OPTIONS, sizeof(opt), &opt))
+-		goto nla_put_failure;
+-	return skb->len;
+-
+-nla_put_failure:
+-	return -1;
+-}
+-
+-static int pfifo_fast_init(struct Qdisc *qdisc, struct nlattr *opt)
+-{
+-	int prio;
+-	struct pfifo_fast_priv *priv = qdisc_priv(qdisc);
+-
+-	for (prio = 0; prio < PFIFO_FAST_BANDS; prio++)
+-		__skb_queue_head_init(band2list(priv, prio));
+-
+-	/* Can by-pass the queue discipline */
+-	qdisc->flags |= TCQ_F_CAN_BYPASS;
+-	return 0;
+-}
+-
+-struct Qdisc_ops pfifo_fast_ops __read_mostly = {
+-	.id		=	"pfifo_fast",
+-	.priv_size	=	sizeof(struct pfifo_fast_priv),
+-	.enqueue	=	pfifo_fast_enqueue,
+-	.dequeue	=	pfifo_fast_dequeue,
+-	.peek		=	pfifo_fast_peek,
+-	.init		=	pfifo_fast_init,
+-	.reset		=	pfifo_fast_reset,
+-	.dump		=	pfifo_fast_dump,
+-	.owner		=	THIS_MODULE,
+-};
+-
+ static struct lock_class_key qdisc_tx_busylock;
+ 
+ struct Qdisc *qdisc_alloc(struct netdev_queue *dev_queue,
diff --git a/target/linux/generic/patches-3.18/666-Add-support-for-MAP-E-FMRs-mesh-mode.patch b/target/linux/generic/patches-3.18/666-Add-support-for-MAP-E-FMRs-mesh-mode.patch
new file mode 100644
index 0000000..000665f
--- /dev/null
+++ b/target/linux/generic/patches-3.18/666-Add-support-for-MAP-E-FMRs-mesh-mode.patch
@@ -0,0 +1,481 @@
+From 775d6fe74d1eaec2ba387535b068dde2dc89de9e Mon Sep 17 00:00:00 2001
+From: Steven Barth <steven@midlink.org>
+Date: Thu, 22 May 2014 09:49:05 +0200
+Subject: [PATCH] Add support for MAP-E FMRs (mesh mode)
+
+MAP-E FMRs (draft-ietf-softwire-map-10) are rules for IPv4-communication
+between MAP CEs (mesh mode) without the need to forward such data to a
+border relay. This is similar to how 6rd works but for IPv4 over IPv6.
+
+Signed-off-by: Steven Barth <cyrus@openwrt.org>
+---
+ include/net/ip6_tunnel.h       |  13 ++
+ include/uapi/linux/if_tunnel.h |  13 ++
+ net/ipv6/ip6_tunnel.c          | 276 +++++++++++++++++++++++++++++++++++++++--
+ 3 files changed, 291 insertions(+), 11 deletions(-)
+
+--- a/include/net/ip6_tunnel.h
++++ b/include/net/ip6_tunnel.h
+@@ -15,6 +15,18 @@
+ /* determine capability on a per-packet basis */
+ #define IP6_TNL_F_CAP_PER_PACKET 0x40000
+ 
++/* IPv6 tunnel FMR */
++struct __ip6_tnl_fmr {
++	struct __ip6_tnl_fmr *next; /* next fmr in list */
++	struct in6_addr ip6_prefix;
++	struct in_addr ip4_prefix;
++
++	__u8 ip6_prefix_len;
++	__u8 ip4_prefix_len;
++	__u8 ea_len;
++	__u8 offset;
++};
++
+ struct __ip6_tnl_parm {
+ 	char name[IFNAMSIZ];	/* name of tunnel device */
+ 	int link;		/* ifindex of underlying L2 interface */
+@@ -25,6 +37,7 @@ struct __ip6_tnl_parm {
+ 	__u32 flags;		/* tunnel flags */
+ 	struct in6_addr laddr;	/* local tunnel end-point address */
+ 	struct in6_addr raddr;	/* remote tunnel end-point address */
++	struct __ip6_tnl_fmr *fmrs;	/* FMRs */
+ 
+ 	__be16			i_flags;
+ 	__be16			o_flags;
+--- a/include/uapi/linux/if_tunnel.h
++++ b/include/uapi/linux/if_tunnel.h
+@@ -57,10 +57,23 @@ enum {
+ 	IFLA_IPTUN_ENCAP_FLAGS,
+ 	IFLA_IPTUN_ENCAP_SPORT,
+ 	IFLA_IPTUN_ENCAP_DPORT,
++	IFLA_IPTUN_FMRS,
+ 	__IFLA_IPTUN_MAX,
+ };
+ #define IFLA_IPTUN_MAX	(__IFLA_IPTUN_MAX - 1)
+ 
++enum {
++	IFLA_IPTUN_FMR_UNSPEC,
++	IFLA_IPTUN_FMR_IP6_PREFIX,
++	IFLA_IPTUN_FMR_IP4_PREFIX,
++	IFLA_IPTUN_FMR_IP6_PREFIX_LEN,
++	IFLA_IPTUN_FMR_IP4_PREFIX_LEN,
++	IFLA_IPTUN_FMR_EA_LEN,
++	IFLA_IPTUN_FMR_OFFSET,
++	__IFLA_IPTUN_FMR_MAX,
++};
++#define IFLA_IPTUN_FMR_MAX (__IFLA_IPTUN_FMR_MAX - 1)
++
+ enum tunnel_encap_types {
+ 	TUNNEL_ENCAP_NONE,
+ 	TUNNEL_ENCAP_FOU,
+--- a/net/ipv6/ip6_tunnel.c
++++ b/net/ipv6/ip6_tunnel.c
+@@ -16,6 +16,8 @@
+  *      as published by the Free Software Foundation; either version
+  *      2 of the License, or (at your option) any later version.
+  *
++ *	Changes:
++ * Steven Barth <cyrus@openwrt.org>:		MAP-E FMR support
+  */
+ 
+ #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
+@@ -77,11 +79,9 @@ static bool log_ecn_error = true;
+ module_param(log_ecn_error, bool, 0644);
+ MODULE_PARM_DESC(log_ecn_error, "Log packets received with corrupted ECN");
+ 
+-static u32 HASH(const struct in6_addr *addr1, const struct in6_addr *addr2)
++static u32 HASH(const struct in6_addr *addr)
+ {
+-	u32 hash = ipv6_addr_hash(addr1) ^ ipv6_addr_hash(addr2);
+-
+-	return hash_32(hash, HASH_SIZE_SHIFT);
++	return hash_32(ipv6_addr_hash(addr), HASH_SIZE_SHIFT);
+ }
+ 
+ static int ip6_tnl_dev_init(struct net_device *dev);
+@@ -180,15 +180,24 @@ EXPORT_SYMBOL_GPL(ip6_tnl_dst_store);
+ static struct ip6_tnl *
+ ip6_tnl_lookup(struct net *net, const struct in6_addr *remote, const struct in6_addr *local)
+ {
+-	unsigned int hash = HASH(remote, local);
++	unsigned int hash = HASH(local);
+ 	struct ip6_tnl *t;
+ 	struct ip6_tnl_net *ip6n = net_generic(net, ip6_tnl_net_id);
++	struct __ip6_tnl_fmr *fmr;
+ 
+ 	for_each_ip6_tunnel_rcu(ip6n->tnls_r_l[hash]) {
+-		if (ipv6_addr_equal(local, &t->parms.laddr) &&
+-		    ipv6_addr_equal(remote, &t->parms.raddr) &&
+-		    (t->dev->flags & IFF_UP))
++		if (!ipv6_addr_equal(local, &t->parms.laddr) ||
++				!(t->dev->flags & IFF_UP))
++			continue;
++
++		if (ipv6_addr_equal(remote, &t->parms.raddr))
+ 			return t;
++
++		for (fmr = t->parms.fmrs; fmr; fmr = fmr->next) {
++			if (ipv6_prefix_equal(remote, &fmr->ip6_prefix,
++					fmr->ip6_prefix_len))
++				return t;
++		}
+ 	}
+ 	t = rcu_dereference(ip6n->tnls_wc[0]);
+ 	if (t && (t->dev->flags & IFF_UP))
+@@ -218,7 +227,7 @@ ip6_tnl_bucket(struct ip6_tnl_net *ip6n,
+ 
+ 	if (!ipv6_addr_any(remote) || !ipv6_addr_any(local)) {
+ 		prio = 1;
+-		h = HASH(remote, local);
++		h = HASH(local);
+ 	}
+ 	return &ip6n->tnls[prio][h];
+ }
+@@ -388,6 +397,12 @@ ip6_tnl_dev_uninit(struct net_device *de
+ 	struct net *net = t->net;
+ 	struct ip6_tnl_net *ip6n = net_generic(net, ip6_tnl_net_id);
+ 
++	while (t->parms.fmrs) {
++		struct __ip6_tnl_fmr *next = t->parms.fmrs->next;
++		kfree(t->parms.fmrs);
++		t->parms.fmrs = next;
++	}
++
+ 	if (dev == ip6n->fb_tnl_dev)
+ 		RCU_INIT_POINTER(ip6n->tnls_wc[0], NULL);
+ 	else
+@@ -771,6 +786,108 @@ int ip6_tnl_rcv_ctl(struct ip6_tnl *t,
+ }
+ EXPORT_SYMBOL_GPL(ip6_tnl_rcv_ctl);
+ 
++
++/**
++ * ip4ip6_fmr_calc - calculate target / source IPv6-address based on FMR
++ *   @dest: destination IPv6 address buffer
++ *   @skb: received socket buffer
++ *   @fmr: MAP FMR
++ *   @xmit: Calculate for xmit or rcv
++ **/
++static void ip4ip6_fmr_calc(struct in6_addr *dest,
++		const struct iphdr *iph, const uint8_t *end,
++		const struct __ip6_tnl_fmr *fmr, bool xmit)
++{
++	int psidlen = fmr->ea_len - (32 - fmr->ip4_prefix_len);
++	u8 *portp = NULL;
++	bool use_dest_addr;
++	const struct iphdr *dsth = iph;
++
++	if ((u8*)dsth >= end)
++		return;
++
++	/* find significant IP header */
++	if (iph->protocol == IPPROTO_ICMP) {
++		struct icmphdr *ih = (struct icmphdr*)(((u8*)dsth) + dsth->ihl * 4);
++		if (ih && ((u8*)&ih[1]) <= end && (
++			ih->type == ICMP_DEST_UNREACH ||
++			ih->type == ICMP_SOURCE_QUENCH ||
++			ih->type == ICMP_TIME_EXCEEDED ||
++			ih->type == ICMP_PARAMETERPROB ||
++			ih->type == ICMP_REDIRECT))
++				dsth = (const struct iphdr*)&ih[1];
++	}
++
++	/* in xmit-path use dest port by default and source port only if
++		this is an ICMP reply to something else; vice versa in rcv-path */
++	use_dest_addr = (xmit && dsth == iph) || (!xmit && dsth != iph);
++
++	/* get dst port */
++	if (((u8*)&dsth[1]) <= end && (
++		dsth->protocol == IPPROTO_UDP ||
++		dsth->protocol == IPPROTO_TCP ||
++		dsth->protocol == IPPROTO_SCTP ||
++		dsth->protocol == IPPROTO_DCCP)) {
++			/* for UDP, TCP, SCTP and DCCP source and dest port
++			follow IPv4 header directly */
++			portp = ((u8*)dsth) + dsth->ihl * 4;
++
++			if (use_dest_addr)
++				portp += sizeof(u16);
++	} else if (iph->protocol == IPPROTO_ICMP) {
++		struct icmphdr *ih = (struct icmphdr*)(((u8*)dsth) + dsth->ihl * 4);
++
++		/* use icmp identifier as port */
++		if (((u8*)&ih) <= end && (
++		    (use_dest_addr && (
++		    ih->type == ICMP_ECHOREPLY ||
++			ih->type == ICMP_TIMESTAMPREPLY ||
++			ih->type == ICMP_INFO_REPLY ||
++			ih->type == ICMP_ADDRESSREPLY)) ||
++			(!use_dest_addr && (
++			ih->type == ICMP_ECHO ||
++			ih->type == ICMP_TIMESTAMP ||
++			ih->type == ICMP_INFO_REQUEST ||
++			ih->type == ICMP_ADDRESS)
++			)))
++				portp = (u8*)&ih->un.echo.id;
++	}
++
++	if ((portp && &portp[2] <= end) || psidlen == 0) {
++		int frombyte = fmr->ip6_prefix_len / 8;
++		int fromrem = fmr->ip6_prefix_len % 8;
++		int bytes = sizeof(struct in6_addr) - frombyte;
++		const u32 *addr = (use_dest_addr) ? &iph->daddr : &iph->saddr;
++		u64 eabits = ((u64)ntohl(*addr)) << (32 + fmr->ip4_prefix_len);
++		u64 t = 0;
++
++		/* extract PSID from port and add it to eabits */
++		u16 psidbits = 0;
++		if (psidlen > 0) {
++			psidbits = ((u16)portp[0]) << 8 | ((u16)portp[1]);
++			psidbits >>= 16 - psidlen - fmr->offset;
++			psidbits = (u16)(psidbits << (16 - psidlen));
++			eabits |= ((u64)psidbits) << (48 - (fmr->ea_len - psidlen));
++		}
++
++		/* rewrite destination address */
++		*dest = fmr->ip6_prefix;
++		memcpy(&dest->s6_addr[10], addr, sizeof(*addr));
++		dest->s6_addr16[7] = htons(psidbits >> (16 - psidlen));
++
++		if (bytes > sizeof(u64))
++			bytes = sizeof(u64);
++
++		/* insert eabits */
++		memcpy(&t, &dest->s6_addr[frombyte], bytes);
++		t = be64_to_cpu(t) & ~(((((u64)1) << fmr->ea_len) - 1)
++			<< (64 - fmr->ea_len - fromrem));
++		t = cpu_to_be64(t | (eabits >> fromrem));
++		memcpy(&dest->s6_addr[frombyte], &t, bytes);
++	}
++}
++
++
+ /**
+  * ip6_tnl_rcv - decapsulate IPv6 packet and retransmit it locally
+  *   @skb: received socket buffer
+@@ -815,6 +932,26 @@ static int ip6_tnl_rcv(struct sk_buff *s
+ 		skb_reset_network_header(skb);
+ 		skb->protocol = htons(protocol);
+ 		memset(skb->cb, 0, sizeof(struct inet6_skb_parm));
++		if (protocol == ETH_P_IP &&
++			!ipv6_addr_equal(&ipv6h->saddr, &t->parms.raddr)) {
++				/* Packet didn't come from BR, so lookup FMR */
++				struct __ip6_tnl_fmr *fmr;
++				struct in6_addr expected = t->parms.raddr;
++				for (fmr = t->parms.fmrs; fmr; fmr = fmr->next)
++					if (ipv6_prefix_equal(&ipv6h->saddr,
++						&fmr->ip6_prefix, fmr->ip6_prefix_len))
++							break;
++
++				/* Check that IPv6 matches IPv4 source to prevent spoofing */
++				if (fmr)
++					ip4ip6_fmr_calc(&expected, ip_hdr(skb),
++							skb_tail_pointer(skb), fmr, false);
++
++				if (!ipv6_addr_equal(&ipv6h->saddr, &expected)) {
++					rcu_read_unlock();
++					goto discard;
++				}
++		}
+ 
+ 		__skb_tunnel_rx(skb, t->dev, t->net);
+ 
+@@ -1076,6 +1213,7 @@ ip4ip6_tnl_xmit(struct sk_buff *skb, str
+ 	__u8 dsfield;
+ 	__u32 mtu;
+ 	int err;
++	struct __ip6_tnl_fmr *fmr;
+ 
+ 	if ((t->parms.proto != IPPROTO_IPIP && t->parms.proto != 0) ||
+ 	    !ip6_tnl_xmit_ctl(t))
+@@ -1095,6 +1233,18 @@ ip4ip6_tnl_xmit(struct sk_buff *skb, str
+ 	if (t->parms.flags & IP6_TNL_F_USE_ORIG_FWMARK)
+ 		fl6.flowi6_mark = skb->mark;
+ 
++	/* try to find matching FMR */
++	for (fmr = t->parms.fmrs; fmr; fmr = fmr->next) {
++		unsigned mshift = 32 - fmr->ip4_prefix_len;
++		if (ntohl(fmr->ip4_prefix.s_addr) >> mshift ==
++				ntohl(iph->daddr) >> mshift)
++			break;
++	}
++
++	/* change dstaddr according to FMR */
++	if (fmr)
++		ip4ip6_fmr_calc(&fl6.daddr, iph, skb_tail_pointer(skb), fmr, true);
++
+ 	err = ip6_tnl_xmit2(skb, dev, dsfield, &fl6, encap_limit, &mtu);
+ 	if (err != 0) {
+ 		/* XXX: send ICMP error even if DF is not set. */
+@@ -1263,6 +1413,14 @@ ip6_tnl_change(struct ip6_tnl *t, const
+ 	t->parms.flowinfo = p->flowinfo;
+ 	t->parms.link = p->link;
+ 	t->parms.proto = p->proto;
++
++	while (t->parms.fmrs) {
++		struct __ip6_tnl_fmr *next = t->parms.fmrs->next;
++		kfree(t->parms.fmrs);
++		t->parms.fmrs = next;
++	}
++	t->parms.fmrs = p->fmrs;
++
+ 	ip6_tnl_dst_reset(t);
+ 	ip6_tnl_link_config(t);
+ 	return 0;
+@@ -1293,6 +1451,7 @@ ip6_tnl_parm_from_user(struct __ip6_tnl_
+ 	p->flowinfo = u->flowinfo;
+ 	p->link = u->link;
+ 	p->proto = u->proto;
++	p->fmrs = NULL;
+ 	memcpy(p->name, u->name, sizeof(u->name));
+ }
+ 
+@@ -1568,6 +1727,15 @@ static int ip6_tnl_validate(struct nlatt
+ 	return 0;
+ }
+ 
++static const struct nla_policy ip6_tnl_fmr_policy[IFLA_IPTUN_FMR_MAX + 1] = {
++	[IFLA_IPTUN_FMR_IP6_PREFIX] = { .len = sizeof(struct in6_addr) },
++	[IFLA_IPTUN_FMR_IP4_PREFIX] = { .len = sizeof(struct in_addr) },
++	[IFLA_IPTUN_FMR_IP6_PREFIX_LEN] = { .type = NLA_U8 },
++	[IFLA_IPTUN_FMR_IP4_PREFIX_LEN] = { .type = NLA_U8 },
++	[IFLA_IPTUN_FMR_EA_LEN] = { .type = NLA_U8 },
++	[IFLA_IPTUN_FMR_OFFSET] = { .type = NLA_U8 }
++};
++
+ static void ip6_tnl_netlink_parms(struct nlattr *data[],
+ 				  struct __ip6_tnl_parm *parms)
+ {
+@@ -1601,6 +1769,46 @@ static void ip6_tnl_netlink_parms(struct
+ 
+ 	if (data[IFLA_IPTUN_PROTO])
+ 		parms->proto = nla_get_u8(data[IFLA_IPTUN_PROTO]);
++
++	if (data[IFLA_IPTUN_FMRS]) {
++		unsigned rem;
++		struct nlattr *fmr;
++		nla_for_each_nested(fmr, data[IFLA_IPTUN_FMRS], rem) {
++			struct nlattr *fmrd[IFLA_IPTUN_FMR_MAX + 1], *c;
++			struct __ip6_tnl_fmr *nfmr;
++
++			nla_parse_nested(fmrd, IFLA_IPTUN_FMR_MAX,
++				fmr, ip6_tnl_fmr_policy);
++
++			if (!(nfmr = kzalloc(sizeof(*nfmr), GFP_KERNEL)))
++				continue;
++
++			nfmr->offset = 6;
++
++			if ((c = fmrd[IFLA_IPTUN_FMR_IP6_PREFIX]))
++				nla_memcpy(&nfmr->ip6_prefix, fmrd[IFLA_IPTUN_FMR_IP6_PREFIX],
++					sizeof(nfmr->ip6_prefix));
++
++			if ((c = fmrd[IFLA_IPTUN_FMR_IP4_PREFIX]))
++				nla_memcpy(&nfmr->ip4_prefix, fmrd[IFLA_IPTUN_FMR_IP4_PREFIX],
++					sizeof(nfmr->ip4_prefix));
++
++			if ((c = fmrd[IFLA_IPTUN_FMR_IP6_PREFIX_LEN]))
++				nfmr->ip6_prefix_len = nla_get_u8(c);
++
++			if ((c = fmrd[IFLA_IPTUN_FMR_IP4_PREFIX_LEN]))
++				nfmr->ip4_prefix_len = nla_get_u8(c);
++
++			if ((c = fmrd[IFLA_IPTUN_FMR_EA_LEN]))
++				nfmr->ea_len = nla_get_u8(c);
++
++			if ((c = fmrd[IFLA_IPTUN_FMR_OFFSET]))
++				nfmr->offset = nla_get_u8(c);
++
++			nfmr->next = parms->fmrs;
++			parms->fmrs = nfmr;
++		}
++	}
+ }
+ 
+ static int ip6_tnl_newlink(struct net *src_net, struct net_device *dev,
+@@ -1653,6 +1861,12 @@ static void ip6_tnl_dellink(struct net_d
+ 
+ static size_t ip6_tnl_get_size(const struct net_device *dev)
+ {
++	const struct ip6_tnl *t = netdev_priv(dev);
++	struct __ip6_tnl_fmr *c;
++	int fmrs = 0;
++	for (c = t->parms.fmrs; c; c = c->next)
++		++fmrs;
++
+ 	return
+ 		/* IFLA_IPTUN_LINK */
+ 		nla_total_size(4) +
+@@ -1670,6 +1884,24 @@ static size_t ip6_tnl_get_size(const str
+ 		nla_total_size(4) +
+ 		/* IFLA_IPTUN_PROTO */
+ 		nla_total_size(1) +
++		/* IFLA_IPTUN_FMRS */
++		nla_total_size(0) +
++		(
++			/* nest */
++			nla_total_size(0) +
++			/* IFLA_IPTUN_FMR_IP6_PREFIX */
++			nla_total_size(sizeof(struct in6_addr)) +
++			/* IFLA_IPTUN_FMR_IP4_PREFIX */
++			nla_total_size(sizeof(struct in_addr)) +
++			/* IFLA_IPTUN_FMR_EA_LEN */
++			nla_total_size(1) +
++			/* IFLA_IPTUN_FMR_IP6_PREFIX_LEN */
++			nla_total_size(1) +
++			/* IFLA_IPTUN_FMR_IP4_PREFIX_LEN */
++			nla_total_size(1) +
++			/* IFLA_IPTUN_FMR_OFFSET */
++			nla_total_size(1)
++		) * fmrs +
+ 		0;
+ }
+ 
+@@ -1677,6 +1909,9 @@ static int ip6_tnl_fill_info(struct sk_b
+ {
+ 	struct ip6_tnl *tunnel = netdev_priv(dev);
+ 	struct __ip6_tnl_parm *parm = &tunnel->parms;
++	struct __ip6_tnl_fmr *c;
++	int fmrcnt = 0;
++	struct nlattr *fmrs;
+ 
+ 	if (nla_put_u32(skb, IFLA_IPTUN_LINK, parm->link) ||
+ 	    nla_put(skb, IFLA_IPTUN_LOCAL, sizeof(struct in6_addr),
+@@ -1687,8 +1922,27 @@ static int ip6_tnl_fill_info(struct sk_b
+ 	    nla_put_u8(skb, IFLA_IPTUN_ENCAP_LIMIT, parm->encap_limit) ||
+ 	    nla_put_be32(skb, IFLA_IPTUN_FLOWINFO, parm->flowinfo) ||
+ 	    nla_put_u32(skb, IFLA_IPTUN_FLAGS, parm->flags) ||
+-	    nla_put_u8(skb, IFLA_IPTUN_PROTO, parm->proto))
++	    nla_put_u8(skb, IFLA_IPTUN_PROTO, parm->proto) ||
++	    !(fmrs = nla_nest_start(skb, IFLA_IPTUN_FMRS)))
+ 		goto nla_put_failure;
++
++	for (c = parm->fmrs; c; c = c->next) {
++		struct nlattr *fmr = nla_nest_start(skb, ++fmrcnt);
++		if (!fmr ||
++			nla_put(skb, IFLA_IPTUN_FMR_IP6_PREFIX,
++				sizeof(c->ip6_prefix), &c->ip6_prefix) ||
++			nla_put(skb, IFLA_IPTUN_FMR_IP4_PREFIX,
++				sizeof(c->ip4_prefix), &c->ip4_prefix) ||
++			nla_put_u8(skb, IFLA_IPTUN_FMR_IP6_PREFIX_LEN, c->ip6_prefix_len) ||
++			nla_put_u8(skb, IFLA_IPTUN_FMR_IP4_PREFIX_LEN, c->ip4_prefix_len) ||
++			nla_put_u8(skb, IFLA_IPTUN_FMR_EA_LEN, c->ea_len) ||
++			nla_put_u8(skb, IFLA_IPTUN_FMR_OFFSET, c->offset))
++				goto nla_put_failure;
++
++		nla_nest_end(skb, fmr);
++	}
++	nla_nest_end(skb, fmrs);
++
+ 	return 0;
+ 
+ nla_put_failure:
+@@ -1704,6 +1958,7 @@ static const struct nla_policy ip6_tnl_p
+ 	[IFLA_IPTUN_FLOWINFO]		= { .type = NLA_U32 },
+ 	[IFLA_IPTUN_FLAGS]		= { .type = NLA_U32 },
+ 	[IFLA_IPTUN_PROTO]		= { .type = NLA_U8 },
++	[IFLA_IPTUN_FMRS]		= { .type = NLA_NESTED },
+ };
+ 
+ static struct rtnl_link_ops ip6_link_ops __read_mostly = {
diff --git a/target/linux/generic/patches-3.18/667-ipv6-Fixed-source-specific-default-route-handling.patch b/target/linux/generic/patches-3.18/667-ipv6-Fixed-source-specific-default-route-handling.patch
new file mode 100644
index 0000000..d02e085
--- /dev/null
+++ b/target/linux/generic/patches-3.18/667-ipv6-Fixed-source-specific-default-route-handling.patch
@@ -0,0 +1,96 @@
+From e16e888b525503be05b3aea64190e8b3bdef44d0 Mon Sep 17 00:00:00 2001
+From: Markus Stenberg <markus.stenberg@iki.fi>
+Date: Tue, 5 May 2015 13:36:59 +0300
+Subject: [PATCH] ipv6: Fixed source specific default route handling.
+
+If there are only IPv6 source specific default routes present, the
+host gets -ENETUNREACH on e.g. connect() because ip6_dst_lookup_tail
+calls ip6_route_output first, and given source address any, it fails,
+and ip6_route_get_saddr is never called.
+
+The change is to use the ip6_route_get_saddr, even if the initial
+ip6_route_output fails, and then doing ip6_route_output _again_ after
+we have appropriate source address available.
+
+Note that this is '99% fix' to the problem; a correct fix would be to
+do route lookups only within addrconf.c when picking a source address,
+and never call ip6_route_output before source address has been
+populated.
+
+Signed-off-by: Markus Stenberg <markus.stenberg@iki.fi>
+Signed-off-by: David S. Miller <davem@davemloft.net>
+---
+ net/ipv6/ip6_output.c | 39 +++++++++++++++++++++++++++++++--------
+ net/ipv6/route.c      |  5 +++--
+ 2 files changed, 34 insertions(+), 10 deletions(-)
+
+--- a/net/ipv6/ip6_output.c
++++ b/net/ipv6/ip6_output.c
+@@ -900,21 +900,45 @@ static int ip6_dst_lookup_tail(struct so
+ #endif
+ 	int err;
+ 
+-	if (*dst == NULL)
+-		*dst = ip6_route_output(net, sk, fl6);
+-
+-	if ((err = (*dst)->error))
+-		goto out_err_release;
++	/* The correct way to handle this would be to do
++	 * ip6_route_get_saddr, and then ip6_route_output; however,
++	 * the route-specific preferred source forces the
++	 * ip6_route_output call _before_ ip6_route_get_saddr.
++	 *
++	 * In source specific routing (no src=any default route),
++	 * ip6_route_output will fail given src=any saddr, though, so
++	 * that's why we try it again later.
++	 */
++	if (ipv6_addr_any(&fl6->saddr) && (!*dst || !(*dst)->error)) {
++		struct rt6_info *rt;
++		bool had_dst = *dst != NULL;
+ 
+-	if (ipv6_addr_any(&fl6->saddr)) {
+-		struct rt6_info *rt = (struct rt6_info *) *dst;
++		if (!had_dst)
++			*dst = ip6_route_output(net, sk, fl6);
++		rt = (*dst)->error ? NULL : (struct rt6_info *)*dst;
+ 		err = ip6_route_get_saddr(net, rt, &fl6->daddr,
+ 					  sk ? inet6_sk(sk)->srcprefs : 0,
+ 					  &fl6->saddr);
+ 		if (err)
+ 			goto out_err_release;
++
++		/* If we had an erroneous initial result, pretend it
++		 * never existed and let the SA-enabled version take
++		 * over.
++		 */
++		if (!had_dst && (*dst)->error) {
++			dst_release(*dst);
++			*dst = NULL;
++		}
+ 	}
+ 
++	if (!*dst)
++		*dst = ip6_route_output(net, sk, fl6);
++
++	err = (*dst)->error;
++	if (err)
++		goto out_err_release;
++
+ #ifdef CONFIG_IPV6_OPTIMISTIC_DAD
+ 	/*
+ 	 * Here if the dst entry we've looked up
+--- a/net/ipv6/route.c
++++ b/net/ipv6/route.c
+@@ -2182,9 +2182,10 @@ int ip6_route_get_saddr(struct net *net,
+ 			unsigned int prefs,
+ 			struct in6_addr *saddr)
+ {
+-	struct inet6_dev *idev = ip6_dst_idev((struct dst_entry *)rt);
++	struct inet6_dev *idev =
++		rt ? ip6_dst_idev((struct dst_entry *)rt) : NULL;
+ 	int err = 0;
+-	if (rt->rt6i_prefsrc.plen)
++	if (rt && rt->rt6i_prefsrc.plen)
+ 		*saddr = rt->rt6i_prefsrc.addr;
+ 	else
+ 		err = ipv6_dev_get_saddr(net, idev ? idev->dev : NULL,
diff --git a/target/linux/generic/patches-3.18/670-ipv6-allow-rejecting-with-source-address-failed-policy.patch b/target/linux/generic/patches-3.18/670-ipv6-allow-rejecting-with-source-address-failed-policy.patch
new file mode 100644
index 0000000..1bf9dc9
--- /dev/null
+++ b/target/linux/generic/patches-3.18/670-ipv6-allow-rejecting-with-source-address-failed-policy.patch
@@ -0,0 +1,249 @@
+From 1b5aaa4b16f6e6471ab1c07b38068197a1b4c395 Mon Sep 17 00:00:00 2001
+From: Jonas Gorski <jogo@openwrt.org>
+Date: Fri, 24 May 2013 14:40:54 +0200
+Subject: [PATCH 1/2] ipv6: allow rejecting with "source address failed policy"
+
+RFC6204 L-14 requires rejecting traffic from invalid addresses with
+ICMPv6 Destination Unreachable, Code 5 (Source address failed ingress/
+egress policy) on the LAN side, so add an appropriate rule for that.
+
+Signed-off-by: Jonas Gorski <jogo@openwrt.org>
+---
+ include/net/netns/ipv6.h       |  1 +
+ include/uapi/linux/fib_rules.h |  4 +++
+ include/uapi/linux/rtnetlink.h |  1 +
+ net/ipv4/fib_semantics.c       |  4 +++
+ net/ipv4/fib_trie.c            |  1 +
+ net/ipv4/ipmr.c                |  1 +
+ net/ipv6/fib6_rules.c          |  4 +++
+ net/ipv6/ip6mr.c               |  2 ++
+ net/ipv6/route.c               | 58 +++++++++++++++++++++++++++++++++++++++++-
+ 9 files changed, 75 insertions(+), 1 deletion(-)
+
+--- a/include/net/netns/ipv6.h
++++ b/include/net/netns/ipv6.h
+@@ -59,6 +59,7 @@ struct netns_ipv6 {
+ 	unsigned long		 ip6_rt_last_gc;
+ #ifdef CONFIG_IPV6_MULTIPLE_TABLES
+ 	struct rt6_info         *ip6_prohibit_entry;
++	struct rt6_info		*ip6_policy_failed_entry;
+ 	struct rt6_info         *ip6_blk_hole_entry;
+ 	struct fib6_table       *fib6_local_tbl;
+ 	struct fib_rules_ops    *fib6_rules_ops;
+--- a/include/uapi/linux/fib_rules.h
++++ b/include/uapi/linux/fib_rules.h
+@@ -64,6 +64,10 @@ enum {
+ 	FR_ACT_BLACKHOLE,	/* Drop without notification */
+ 	FR_ACT_UNREACHABLE,	/* Drop with ENETUNREACH */
+ 	FR_ACT_PROHIBIT,	/* Drop with EACCES */
++	FR_ACT_RES9,
++	FR_ACT_RES10,
++	FR_ACT_RES11,
++	FR_ACT_POLICY_FAILED,	/* Drop with EACCES */
+ 	__FR_ACT_MAX,
+ };
+ 
+--- a/include/uapi/linux/rtnetlink.h
++++ b/include/uapi/linux/rtnetlink.h
+@@ -203,6 +203,7 @@ enum {
+ 	RTN_THROW,		/* Not in this table		*/
+ 	RTN_NAT,		/* Translate this address	*/
+ 	RTN_XRESOLVE,		/* Use external resolver	*/
++	RTN_POLICY_FAILED,	/* Failed ingress/egress policy */
+ 	__RTN_MAX
+ };
+ 
+--- a/net/ipv4/fib_semantics.c
++++ b/net/ipv4/fib_semantics.c
+@@ -138,6 +138,10 @@ const struct fib_prop fib_props[RTN_MAX
+ 		.error	= -EINVAL,
+ 		.scope	= RT_SCOPE_NOWHERE,
+ 	},
++	[RTN_POLICY_FAILED] = {
++		.error	= -EACCES,
++		.scope	= RT_SCOPE_UNIVERSE,
++	},
+ };
+ 
+ static void rt_fibinfo_free(struct rtable __rcu **rtp)
+--- a/net/ipv4/fib_trie.c
++++ b/net/ipv4/fib_trie.c
+@@ -2236,6 +2236,7 @@ static const char *const rtn_type_names[
+ 	[RTN_THROW] = "THROW",
+ 	[RTN_NAT] = "NAT",
+ 	[RTN_XRESOLVE] = "XRESOLVE",
++	[RTN_POLICY_FAILED] = "POLICY_FAILED",
+ };
+ 
+ static inline const char *rtn_type(char *buf, size_t len, unsigned int t)
+--- a/net/ipv4/ipmr.c
++++ b/net/ipv4/ipmr.c
+@@ -184,6 +184,7 @@ static int ipmr_rule_action(struct fib_r
+ 	case FR_ACT_UNREACHABLE:
+ 		return -ENETUNREACH;
+ 	case FR_ACT_PROHIBIT:
++	case FR_ACT_POLICY_FAILED:
+ 		return -EACCES;
+ 	case FR_ACT_BLACKHOLE:
+ 	default:
+--- a/net/ipv6/fib6_rules.c
++++ b/net/ipv6/fib6_rules.c
+@@ -73,6 +73,10 @@ static int fib6_rule_action(struct fib_r
+ 		err = -EACCES;
+ 		rt = net->ipv6.ip6_prohibit_entry;
+ 		goto discard_pkt;
++	case FR_ACT_POLICY_FAILED:
++		err = -EACCES;
++		rt = net->ipv6.ip6_policy_failed_entry;
++		goto discard_pkt;
+ 	}
+ 
+ 	table = fib6_get_table(net, rule->table);
+--- a/net/ipv6/ip6mr.c
++++ b/net/ipv6/ip6mr.c
+@@ -169,6 +169,8 @@ static int ip6mr_rule_action(struct fib_
+ 		return -ENETUNREACH;
+ 	case FR_ACT_PROHIBIT:
+ 		return -EACCES;
++	case FR_ACT_POLICY_FAILED:
++		return -EACCES;
+ 	case FR_ACT_BLACKHOLE:
+ 	default:
+ 		return -EINVAL;
+--- a/net/ipv6/route.c
++++ b/net/ipv6/route.c
+@@ -87,6 +87,8 @@ static int		ip6_pkt_discard(struct sk_bu
+ static int		ip6_pkt_discard_out(struct sock *sk, struct sk_buff *skb);
+ static int		ip6_pkt_prohibit(struct sk_buff *skb);
+ static int		ip6_pkt_prohibit_out(struct sock *sk, struct sk_buff *skb);
++static int		ip6_pkt_policy_failed(struct sk_buff *skb);
++static int		ip6_pkt_policy_failed_out(struct sock *sk, struct sk_buff *skb);
+ static void		ip6_link_failure(struct sk_buff *skb);
+ static void		ip6_rt_update_pmtu(struct dst_entry *dst, struct sock *sk,
+ 					   struct sk_buff *skb, u32 mtu);
+@@ -283,6 +285,21 @@ static const struct rt6_info ip6_prohibi
+ 	.rt6i_ref	= ATOMIC_INIT(1),
+ };
+ 
++static const struct rt6_info ip6_policy_failed_entry_template = {
++	.dst = {
++		.__refcnt	= ATOMIC_INIT(1),
++		.__use		= 1,
++		.obsolete	= DST_OBSOLETE_FORCE_CHK,
++		.error		= -EACCES,
++		.input		= ip6_pkt_policy_failed,
++		.output		= ip6_pkt_policy_failed_out,
++	},
++	.rt6i_flags	= (RTF_REJECT | RTF_NONEXTHOP),
++	.rt6i_protocol	= RTPROT_KERNEL,
++	.rt6i_metric	= ~(u32) 0,
++	.rt6i_ref	= ATOMIC_INIT(1),
++};
++
+ static const struct rt6_info ip6_blk_hole_entry_template = {
+ 	.dst = {
+ 		.__refcnt	= ATOMIC_INIT(1),
+@@ -1578,6 +1595,11 @@ int ip6_route_add(struct fib6_config *cf
+ 			rt->dst.output = ip6_pkt_prohibit_out;
+ 			rt->dst.input = ip6_pkt_prohibit;
+ 			break;
++		case RTN_POLICY_FAILED:
++			rt->dst.error = -EACCES;
++			rt->dst.output = ip6_pkt_policy_failed_out;
++			rt->dst.input = ip6_pkt_policy_failed;
++			break;
+ 		case RTN_THROW:
+ 		default:
+ 			rt->dst.error = (cfg->fc_type == RTN_THROW) ? -EAGAIN
+@@ -2139,6 +2161,17 @@ static int ip6_pkt_prohibit_out(struct s
+ 	return ip6_pkt_drop(skb, ICMPV6_ADM_PROHIBITED, IPSTATS_MIB_OUTNOROUTES);
+ }
+ 
++static int ip6_pkt_policy_failed(struct sk_buff *skb)
++{
++	return ip6_pkt_drop(skb, ICMPV6_POLICY_FAIL, IPSTATS_MIB_INNOROUTES);
++}
++
++static int ip6_pkt_policy_failed_out(struct sock *sk, struct sk_buff *skb)
++{
++	skb->dev = skb_dst(skb)->dev;
++	return ip6_pkt_drop(skb, ICMPV6_POLICY_FAIL, IPSTATS_MIB_OUTNOROUTES);
++}
++
+ /*
+  *	Allocate a dst for local (unicast / anycast) address.
+  */
+@@ -2363,7 +2396,8 @@ static int rtm_to_fib6_config(struct sk_
+ 	if (rtm->rtm_type == RTN_UNREACHABLE ||
+ 	    rtm->rtm_type == RTN_BLACKHOLE ||
+ 	    rtm->rtm_type == RTN_PROHIBIT ||
+-	    rtm->rtm_type == RTN_THROW)
++	    rtm->rtm_type == RTN_THROW ||
++	    rtm->rtm_type == RTN_POLICY_FAILED)
+ 		cfg->fc_flags |= RTF_REJECT;
+ 
+ 	if (rtm->rtm_type == RTN_LOCAL)
+@@ -2565,6 +2599,9 @@ static int rt6_fill_node(struct net *net
+ 		case -EACCES:
+ 			rtm->rtm_type = RTN_PROHIBIT;
+ 			break;
++		case -EPERM:
++			rtm->rtm_type = RTN_POLICY_FAILED;
++			break;
+ 		case -EAGAIN:
+ 			rtm->rtm_type = RTN_THROW;
+ 			break;
+@@ -2818,6 +2855,8 @@ static int ip6_route_dev_notify(struct n
+ #ifdef CONFIG_IPV6_MULTIPLE_TABLES
+ 		net->ipv6.ip6_prohibit_entry->dst.dev = dev;
+ 		net->ipv6.ip6_prohibit_entry->rt6i_idev = in6_dev_get(dev);
++		net->ipv6.ip6_policy_failed_entry->dst.dev = dev;
++		net->ipv6.ip6_policy_failed_entry->rt6i_idev = in6_dev_get(dev);
+ 		net->ipv6.ip6_blk_hole_entry->dst.dev = dev;
+ 		net->ipv6.ip6_blk_hole_entry->rt6i_idev = in6_dev_get(dev);
+ #endif
+@@ -3034,6 +3073,17 @@ static int __net_init ip6_route_net_init
+ 	net->ipv6.ip6_blk_hole_entry->dst.ops = &net->ipv6.ip6_dst_ops;
+ 	dst_init_metrics(&net->ipv6.ip6_blk_hole_entry->dst,
+ 			 ip6_template_metrics, true);
++
++	net->ipv6.ip6_policy_failed_entry =
++		kmemdup(&ip6_policy_failed_entry_template,
++			sizeof(*net->ipv6.ip6_policy_failed_entry), GFP_KERNEL);
++	if (!net->ipv6.ip6_policy_failed_entry)
++		goto out_ip6_blk_hole_entry;
++	net->ipv6.ip6_policy_failed_entry->dst.path =
++		(struct dst_entry *)net->ipv6.ip6_policy_failed_entry;
++	net->ipv6.ip6_policy_failed_entry->dst.ops = &net->ipv6.ip6_dst_ops;
++	dst_init_metrics(&net->ipv6.ip6_policy_failed_entry->dst,
++			 ip6_template_metrics, true);
+ #endif
+ 
+ 	net->ipv6.sysctl.flush_delay = 0;
+@@ -3052,6 +3102,8 @@ out:
+ 	return ret;
+ 
+ #ifdef CONFIG_IPV6_MULTIPLE_TABLES
++out_ip6_blk_hole_entry:
++	kfree(net->ipv6.ip6_blk_hole_entry);
+ out_ip6_prohibit_entry:
+ 	kfree(net->ipv6.ip6_prohibit_entry);
+ out_ip6_null_entry:
+@@ -3069,6 +3121,7 @@ static void __net_exit ip6_route_net_exi
+ #ifdef CONFIG_IPV6_MULTIPLE_TABLES
+ 	kfree(net->ipv6.ip6_prohibit_entry);
+ 	kfree(net->ipv6.ip6_blk_hole_entry);
++	kfree(net->ipv6.ip6_policy_failed_entry);
+ #endif
+ 	dst_entries_destroy(&net->ipv6.ip6_dst_ops);
+ }
+@@ -3165,6 +3218,9 @@ int __init ip6_route_init(void)
+ 	init_net.ipv6.ip6_prohibit_entry->rt6i_idev = in6_dev_get(init_net.loopback_dev);
+ 	init_net.ipv6.ip6_blk_hole_entry->dst.dev = init_net.loopback_dev;
+ 	init_net.ipv6.ip6_blk_hole_entry->rt6i_idev = in6_dev_get(init_net.loopback_dev);
++	init_net.ipv6.ip6_policy_failed_entry->dst.dev = init_net.loopback_dev;
++	init_net.ipv6.ip6_policy_failed_entry->rt6i_idev =
++		in6_dev_get(init_net.loopback_dev);
+   #endif
+ 	ret = fib6_init();
+ 	if (ret)
diff --git a/target/linux/generic/patches-3.18/671-net-provide-defines-for-_POLICY_FAILED-until-all-cod.patch b/target/linux/generic/patches-3.18/671-net-provide-defines-for-_POLICY_FAILED-until-all-cod.patch
new file mode 100644
index 0000000..25a8639
--- /dev/null
+++ b/target/linux/generic/patches-3.18/671-net-provide-defines-for-_POLICY_FAILED-until-all-cod.patch
@@ -0,0 +1,53 @@
+From 7749b481ce5d7e232b1f7da5e6b2c44816f51681 Mon Sep 17 00:00:00 2001
+From: Jonas Gorski <jogo@openwrt.org>
+Date: Sun, 19 Jan 2014 20:45:51 +0100
+Subject: [PATCH 2/2] net: provide defines for _POLICY_FAILED until all code is
+ updated
+
+Upstream introduced ICMPV6_POLICY_FAIL for code 5 of destination
+unreachable, conflicting with our name.
+
+Add appropriate defines to allow our code to build with the new
+name until we have updated our local patches for older kernels
+and userspace packages.
+
+Signed-off-by: Jonas Gorski <jogo@openwrt.org>
+---
+ include/uapi/linux/fib_rules.h | 2 ++
+ include/uapi/linux/icmpv6.h    | 2 ++
+ include/uapi/linux/rtnetlink.h | 2 ++
+ 3 files changed, 6 insertions(+)
+
+--- a/include/uapi/linux/fib_rules.h
++++ b/include/uapi/linux/fib_rules.h
+@@ -71,6 +71,8 @@ enum {
+ 	__FR_ACT_MAX,
+ };
+ 
++#define FR_ACT_FAILED_POLICY FR_ACT_POLICY_FAILED
++
+ #define FR_ACT_MAX (__FR_ACT_MAX - 1)
+ 
+ #endif
+--- a/include/uapi/linux/icmpv6.h
++++ b/include/uapi/linux/icmpv6.h
+@@ -118,6 +118,8 @@ struct icmp6hdr {
+ #define ICMPV6_POLICY_FAIL		5
+ #define ICMPV6_REJECT_ROUTE		6
+ 
++#define ICMPV6_FAILED_POLICY		ICMPV6_POLICY_FAIL
++
+ /*
+  *	Codes for Time Exceeded
+  */
+--- a/include/uapi/linux/rtnetlink.h
++++ b/include/uapi/linux/rtnetlink.h
+@@ -207,6 +207,8 @@ enum {
+ 	__RTN_MAX
+ };
+ 
++#define RTN_FAILED_POLICY RTN_POLICY_FAILED
++
+ #define RTN_MAX (__RTN_MAX - 1)
+ 
+ 
diff --git a/target/linux/generic/patches-3.18/680-NET-skip-GRO-for-foreign-MAC-addresses.patch b/target/linux/generic/patches-3.18/680-NET-skip-GRO-for-foreign-MAC-addresses.patch
new file mode 100644
index 0000000..21199fe
--- /dev/null
+++ b/target/linux/generic/patches-3.18/680-NET-skip-GRO-for-foreign-MAC-addresses.patch
@@ -0,0 +1,160 @@
+Subject: NET: skip GRO for foreign MAC addresses
+
+For network drivers using napi_gro_receive, packets are run through GRO,
+even when the destination MAC address does not match, and they're supposed
+to be delivered to another host behind a different bridge port.
+
+This can be very expensive, because for drivers without TSO or scatter-
+gather, this can only be undone by copying the skb and checksumming it
+again.
+
+To be able to track foreign MAC addresses in an inexpensive way, create
+a mask of changed bits in MAC addresses of upper devices. This allows
+handling VLANs and bridge devices with different addresses (as long as
+they are not too different).
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+
+--- a/net/core/dev.c
++++ b/net/core/dev.c
+@@ -4002,6 +4002,9 @@ static enum gro_result dev_gro_receive(s
+ 	enum gro_result ret;
+ 	int grow;
+ 
++	if (skb->gro_skip)
++		goto normal;
++
+ 	if (!(skb->dev->features & NETIF_F_GRO))
+ 		goto normal;
+ 
+@@ -5067,6 +5070,48 @@ static void __netdev_adjacent_dev_unlink
+ 					   &upper_dev->adj_list.lower);
+ }
+ 
++static void __netdev_addr_mask(unsigned char *mask, const unsigned char *addr,
++			       struct net_device *dev)
++{
++	int i;
++
++	for (i = 0; i < dev->addr_len; i++)
++		mask[i] |= addr[i] ^ dev->dev_addr[i];
++}
++
++static void __netdev_upper_mask(unsigned char *mask, struct net_device *dev,
++				struct net_device *lower)
++{
++	struct net_device *cur;
++	struct list_head *iter;
++
++	netdev_for_each_upper_dev_rcu(dev, cur, iter) {
++		__netdev_addr_mask(mask, cur->dev_addr, lower);
++		__netdev_upper_mask(mask, cur, lower);
++	}
++}
++
++static void __netdev_update_addr_mask(struct net_device *dev)
++{
++	unsigned char mask[MAX_ADDR_LEN];
++	struct net_device *cur;
++	struct list_head *iter;
++
++	memset(mask, 0, sizeof(mask));
++	__netdev_upper_mask(mask, dev, dev);
++	memcpy(dev->local_addr_mask, mask, dev->addr_len);
++
++	netdev_for_each_lower_dev(dev, cur, iter)
++		__netdev_update_addr_mask(cur);
++}
++
++static void netdev_update_addr_mask(struct net_device *dev)
++{
++	rcu_read_lock();
++	__netdev_update_addr_mask(dev);
++	rcu_read_unlock();
++}
++
+ static int __netdev_upper_dev_link(struct net_device *dev,
+ 				   struct net_device *upper_dev, bool master,
+ 				   void *private)
+@@ -5127,6 +5172,7 @@ static int __netdev_upper_dev_link(struc
+ 			goto rollback_lower_mesh;
+ 	}
+ 
++	netdev_update_addr_mask(dev);
+ 	call_netdevice_notifiers(NETDEV_CHANGEUPPER, dev);
+ 	return 0;
+ 
+@@ -5244,6 +5290,7 @@ void netdev_upper_dev_unlink(struct net_
+ 	list_for_each_entry(i, &upper_dev->all_adj_list.upper, list)
+ 		__netdev_adjacent_dev_unlink(dev, i->dev);
+ 
++	netdev_update_addr_mask(dev);
+ 	call_netdevice_notifiers(NETDEV_CHANGEUPPER, dev);
+ }
+ EXPORT_SYMBOL(netdev_upper_dev_unlink);
+@@ -5763,6 +5810,7 @@ int dev_set_mac_address(struct net_devic
+ 	if (err)
+ 		return err;
+ 	dev->addr_assign_type = NET_ADDR_SET;
++	netdev_update_addr_mask(dev);
+ 	call_netdevice_notifiers(NETDEV_CHANGEADDR, dev);
+ 	add_device_randomness(dev->dev_addr, dev->addr_len);
+ 	return 0;
+--- a/include/linux/netdevice.h
++++ b/include/linux/netdevice.h
+@@ -1556,6 +1556,8 @@ struct net_device {
+ 	struct netdev_hw_addr_list	mc;
+ 	struct netdev_hw_addr_list	dev_addrs;
+ 
++	unsigned char		local_addr_mask[MAX_ADDR_LEN];
++
+ #ifdef CONFIG_SYSFS
+ 	struct kset		*queues_kset;
+ #endif
+--- a/include/linux/skbuff.h
++++ b/include/linux/skbuff.h
+@@ -597,7 +597,8 @@ struct sk_buff {
+ #endif
+ 	__u8			ipvs_property:1;
+ 	__u8			inner_protocol_type:1;
+-	/* 4 or 6 bit hole */
++	__u8			gro_skip:1;
++	/* 3 or 5 bit hole */
+ 
+ #ifdef CONFIG_NET_SCHED
+ 	__u16			tc_index;	/* traffic control index */
+--- a/net/ethernet/eth.c
++++ b/net/ethernet/eth.c
+@@ -172,6 +172,18 @@ u32 eth_get_headlen(void *data, unsigned
+ }
+ EXPORT_SYMBOL(eth_get_headlen);
+ 
++static inline bool
++eth_check_local_mask(const void *addr1, const void *addr2, const void *mask)
++{
++	const u16 *a1 = addr1;
++	const u16 *a2 = addr2;
++	const u16 *m = mask;
++
++	return (((a1[0] ^ a2[0]) & ~m[0]) |
++		((a1[1] ^ a2[1]) & ~m[1]) |
++		((a1[2] ^ a2[2]) & ~m[2]));
++}
++
+ /**
+  * eth_type_trans - determine the packet's protocol ID.
+  * @skb: received socket data
+@@ -199,8 +211,12 @@ __be16 eth_type_trans(struct sk_buff *sk
+ 			skb->pkt_type = PACKET_MULTICAST;
+ 	}
+ 	else if (unlikely(!ether_addr_equal_64bits(eth->h_dest,
+-						   dev->dev_addr)))
++						   dev->dev_addr))) {
+ 		skb->pkt_type = PACKET_OTHERHOST;
++		if (eth_check_local_mask(eth->h_dest, dev->dev_addr,
++					 dev->local_addr_mask))
++			skb->gro_skip = 1;
++	}
+ 
+ 	/*
+ 	 * Some variants of DSA tagging don't have an ethertype field
diff --git a/target/linux/generic/patches-3.18/681-NET-add-of_get_mac_address_mtd.patch b/target/linux/generic/patches-3.18/681-NET-add-of_get_mac_address_mtd.patch
new file mode 100644
index 0000000..a836eed
--- /dev/null
+++ b/target/linux/generic/patches-3.18/681-NET-add-of_get_mac_address_mtd.patch
@@ -0,0 +1,88 @@
+From: John Crispin <blogic@openwrt.org>
+Date: Sun, 27 Jul 2014 09:40:01 +0100
+Subject: NET: add of_get_mac_address_mtd()
+
+Many embedded devices have information such as mac addresses stored inside mtd
+devices. This patch allows us to add a property inside a node describing a
+network interface. The new property points at a mtd partition with an offset
+where the mac address can be found.
+
+Signed-off-by: John Crispin <blogic@openwrt.org>
+---
+ drivers/of/of_net.c    |   37 +++++++++++++++++++++++++++++++++++++
+ include/linux/of_net.h |    1 +
+ 2 files changed, 38 insertions(+)
+
+--- a/drivers/of/of_net.c
++++ b/drivers/of/of_net.c
+@@ -10,6 +10,7 @@
+ #include <linux/of_net.h>
+ #include <linux/phy.h>
+ #include <linux/export.h>
++#include <linux/mtd/mtd.h>
+ 
+ /**
+  * of_get_phy_mode - Get phy mode for given device_node
+@@ -75,3 +76,45 @@ const void *of_get_mac_address(struct de
+ 	return NULL;
+ }
+ EXPORT_SYMBOL(of_get_mac_address);
++
++#ifdef CONFIG_MTD
++int of_get_mac_address_mtd(struct device_node *np, unsigned char *mac)
++{
++	struct device_node *mtd_np = NULL;
++	size_t retlen;
++	int size, ret;
++	struct mtd_info *mtd;
++	const char *part;
++	const __be32 *list;
++	phandle phandle;
++	u32 mac_inc = 0;
++
++	list = of_get_property(np, "mtd-mac-address", &size);
++	if (!list || (size != (2 * sizeof(*list))))
++		return -ENOENT;
++
++	phandle = be32_to_cpup(list++);
++	if (phandle)
++		mtd_np = of_find_node_by_phandle(phandle);
++
++	if (!mtd_np)
++		return -ENOENT;
++
++	part = of_get_property(mtd_np, "label", NULL);
++	if (!part)
++		part = mtd_np->name;
++
++	mtd = get_mtd_device_nm(part);
++	if (IS_ERR(mtd))
++		return PTR_ERR(mtd);
++
++	ret = mtd_read(mtd, be32_to_cpup(list), 6, &retlen, mac);
++	put_mtd_device(mtd);
++
++	if (!of_property_read_u32(np, "mtd-mac-address-increment", &mac_inc))
++		mac[5] += mac_inc;
++
++	return ret;
++}
++EXPORT_SYMBOL_GPL(of_get_mac_address_mtd);
++#endif
+--- a/include/linux/of_net.h
++++ b/include/linux/of_net.h
+@@ -11,6 +11,14 @@
+ #include <linux/of.h>
+ extern int of_get_phy_mode(struct device_node *np);
+ extern const void *of_get_mac_address(struct device_node *np);
++#ifdef CONFIG_MTD
++extern int of_get_mac_address_mtd(struct device_node *np, unsigned char *mac);
++#else
++static inline int of_get_mac_address_mtd(struct device_node *np, unsigned char *mac)
++{
++	return -ENOENT;
++}
++#endif
+ #else
+ static inline int of_get_phy_mode(struct device_node *np)
+ {
diff --git a/target/linux/generic/patches-3.18/700-swconfig.patch b/target/linux/generic/patches-3.18/700-swconfig.patch
new file mode 100644
index 0000000..7cf525a
--- /dev/null
+++ b/target/linux/generic/patches-3.18/700-swconfig.patch
@@ -0,0 +1,39 @@
+--- a/drivers/net/phy/Kconfig
++++ b/drivers/net/phy/Kconfig
+@@ -12,6 +12,16 @@ menuconfig PHYLIB
+ 
+ if PHYLIB
+ 
++config SWCONFIG
++	tristate "Switch configuration API"
++	---help---
++	  Switch configuration API using netlink. This allows
++	  you to configure the VLAN features of certain switches.
++
++config SWCONFIG_LEDS
++	bool "Switch LED trigger support"
++	depends on (SWCONFIG && LEDS_TRIGGERS)
++
+ comment "MII PHY device drivers"
+ 
+ config AT803X_PHY
+--- a/drivers/net/phy/Makefile
++++ b/drivers/net/phy/Makefile
+@@ -3,6 +3,7 @@
+ libphy-objs			:= phy.o phy_device.o mdio_bus.o
+ 
+ obj-$(CONFIG_PHYLIB)		+= libphy.o
++obj-$(CONFIG_SWCONFIG)		+= swconfig.o
+ obj-$(CONFIG_MARVELL_PHY)	+= marvell.o
+ obj-$(CONFIG_DAVICOM_PHY)	+= davicom.o
+ obj-$(CONFIG_CICADA_PHY)	+= cicada.o
+--- a/include/uapi/linux/Kbuild
++++ b/include/uapi/linux/Kbuild
+@@ -374,6 +374,7 @@ header-y += stddef.h
+ header-y += string.h
+ header-y += suspend_ioctls.h
+ header-y += swab.h
++header-y += switch.h
+ header-y += synclink.h
+ header-y += sysctl.h
+ header-y += sysinfo.h
diff --git a/target/linux/generic/patches-3.18/701-phy_extension.patch b/target/linux/generic/patches-3.18/701-phy_extension.patch
new file mode 100644
index 0000000..5c63dbe
--- /dev/null
+++ b/target/linux/generic/patches-3.18/701-phy_extension.patch
@@ -0,0 +1,63 @@
+--- a/drivers/net/phy/phy.c
++++ b/drivers/net/phy/phy.c
+@@ -357,6 +357,50 @@ int phy_ethtool_gset(struct phy_device *
+ }
+ EXPORT_SYMBOL(phy_ethtool_gset);
+ 
++int phy_ethtool_ioctl(struct phy_device *phydev, void *useraddr)
++{
++	u32 cmd;
++	int tmp;
++	struct ethtool_cmd ecmd = { ETHTOOL_GSET };
++	struct ethtool_value edata = { ETHTOOL_GLINK };
++
++	if (get_user(cmd, (u32 *) useraddr))
++		return -EFAULT;
++
++	switch (cmd) {
++	case ETHTOOL_GSET:
++		phy_ethtool_gset(phydev, &ecmd);
++		if (copy_to_user(useraddr, &ecmd, sizeof(ecmd)))
++			return -EFAULT;
++		return 0;
++
++	case ETHTOOL_SSET:
++		if (copy_from_user(&ecmd, useraddr, sizeof(ecmd)))
++			return -EFAULT;
++		return phy_ethtool_sset(phydev, &ecmd);
++
++	case ETHTOOL_NWAY_RST:
++		/* if autoneg is off, it's an error */
++		tmp = phy_read(phydev, MII_BMCR);
++		if (tmp & BMCR_ANENABLE) {
++			tmp |= (BMCR_ANRESTART);
++			phy_write(phydev, MII_BMCR, tmp);
++			return 0;
++		}
++		return -EINVAL;
++
++	case ETHTOOL_GLINK:
++		edata.data = (phy_read(phydev,
++				MII_BMSR) & BMSR_LSTATUS) ? 1 : 0;
++		if (copy_to_user(useraddr, &edata, sizeof(edata)))
++			return -EFAULT;
++		return 0;
++	}
++
++	return -EOPNOTSUPP;
++}
++EXPORT_SYMBOL(phy_ethtool_ioctl);
++
+ /**
+  * phy_mii_ioctl - generic PHY MII ioctl interface
+  * @phydev: the phy_device struct
+--- a/include/linux/phy.h
++++ b/include/linux/phy.h
+@@ -748,6 +748,7 @@ void phy_start_machine(struct phy_device
+ void phy_stop_machine(struct phy_device *phydev);
+ int phy_ethtool_sset(struct phy_device *phydev, struct ethtool_cmd *cmd);
+ int phy_ethtool_gset(struct phy_device *phydev, struct ethtool_cmd *cmd);
++int phy_ethtool_ioctl(struct phy_device *phydev, void *useraddr);
+ int phy_mii_ioctl(struct phy_device *phydev, struct ifreq *ifr, int cmd);
+ int phy_start_interrupts(struct phy_device *phydev);
+ void phy_print_status(struct phy_device *phydev);
diff --git a/target/linux/generic/patches-3.18/702-phy_add_aneg_done_function.patch b/target/linux/generic/patches-3.18/702-phy_add_aneg_done_function.patch
new file mode 100644
index 0000000..d20fc04
--- /dev/null
+++ b/target/linux/generic/patches-3.18/702-phy_add_aneg_done_function.patch
@@ -0,0 +1,27 @@
+--- a/include/linux/phy.h
++++ b/include/linux/phy.h
+@@ -484,6 +484,12 @@ struct phy_driver {
+ 	/* Determines the negotiated speed and duplex */
+ 	int (*read_status)(struct phy_device *phydev);
+ 
++	/* 
++	 * Update the value in phydev->link to reflect the 
++	 * current link value
++	 */
++	int (*update_link)(struct phy_device *phydev);
++
+ 	/* Clears any pending interrupts */
+ 	int (*ack_interrupt)(struct phy_device *phydev);
+ 
+--- a/drivers/net/phy/phy_device.c
++++ b/drivers/net/phy/phy_device.c
+@@ -915,6 +915,9 @@ int genphy_update_link(struct phy_device
+ {
+ 	int status;
+ 
++	if (phydev->drv->update_link)
++		return phydev->drv->update_link(phydev);
++
+ 	/* Do a fake read */
+ 	status = phy_read(phydev, MII_BMSR);
+ 	if (status < 0)
diff --git a/target/linux/generic/patches-3.18/703-phy-add-detach-callback-to-struct-phy_driver.patch b/target/linux/generic/patches-3.18/703-phy-add-detach-callback-to-struct-phy_driver.patch
new file mode 100644
index 0000000..061e40f
--- /dev/null
+++ b/target/linux/generic/patches-3.18/703-phy-add-detach-callback-to-struct-phy_driver.patch
@@ -0,0 +1,27 @@
+--- a/drivers/net/phy/phy_device.c
++++ b/drivers/net/phy/phy_device.c
+@@ -674,6 +674,9 @@ void phy_detach(struct phy_device *phyde
+ {
+ 	int i;
+ 
++	if (phydev->drv && phydev->drv->detach)
++		phydev->drv->detach(phydev);
++
+ 	if (phydev->bus->dev.driver)
+ 		module_put(phydev->bus->dev.driver->owner);
+ 
+--- a/include/linux/phy.h
++++ b/include/linux/phy.h
+@@ -502,6 +502,12 @@ struct phy_driver {
+ 	 */
+ 	int (*did_interrupt)(struct phy_device *phydev);
+ 
++	/*
++	 * Called before an ethernet device is detached
++	 * from the PHY.
++	 */
++	void (*detach)(struct phy_device *phydev);
++
+ 	/* Clears up any memory if needed */
+ 	void (*remove)(struct phy_device *phydev);
+ 
diff --git a/target/linux/generic/patches-3.18/704-phy-no-genphy-soft-reset.patch b/target/linux/generic/patches-3.18/704-phy-no-genphy-soft-reset.patch
new file mode 100644
index 0000000..0350f9e
--- /dev/null
+++ b/target/linux/generic/patches-3.18/704-phy-no-genphy-soft-reset.patch
@@ -0,0 +1,29 @@
+--- a/drivers/net/phy/phy_device.c
++++ b/drivers/net/phy/phy_device.c
+@@ -1133,7 +1133,7 @@ int genphy_config_init(struct phy_device
+ 	return 0;
+ }
+ 
+-static int gen10g_soft_reset(struct phy_device *phydev)
++static int no_soft_reset(struct phy_device *phydev)
+ {
+ 	/* Do nothing for now */
+ 	return 0;
+@@ -1347,7 +1347,7 @@ static struct phy_driver genphy_driver[]
+ 	.phy_id		= 0xffffffff,
+ 	.phy_id_mask	= 0xffffffff,
+ 	.name		= "Generic PHY",
+-	.soft_reset	= genphy_soft_reset,
++	.soft_reset	= no_soft_reset,
+ 	.config_init	= genphy_config_init,
+ 	.features	= PHY_GBIT_FEATURES | SUPPORTED_MII |
+ 			  SUPPORTED_AUI | SUPPORTED_FIBRE |
+@@ -1362,7 +1362,7 @@ static struct phy_driver genphy_driver[]
+ 	.phy_id         = 0xffffffff,
+ 	.phy_id_mask    = 0xffffffff,
+ 	.name           = "Generic 10G PHY",
+-	.soft_reset	= gen10g_soft_reset,
++	.soft_reset	= no_soft_reset,
+ 	.config_init    = gen10g_config_init,
+ 	.features       = 0,
+ 	.config_aneg    = gen10g_config_aneg,
diff --git a/target/linux/generic/patches-3.18/710-phy-add-mdio_register_board_info.patch b/target/linux/generic/patches-3.18/710-phy-add-mdio_register_board_info.patch
new file mode 100644
index 0000000..cc3cb24
--- /dev/null
+++ b/target/linux/generic/patches-3.18/710-phy-add-mdio_register_board_info.patch
@@ -0,0 +1,192 @@
+--- a/drivers/net/phy/mdio_bus.c
++++ b/drivers/net/phy/mdio_bus.c
+@@ -38,6 +38,8 @@
+ 
+ #include <asm/irq.h>
+ 
++#include "mdio-boardinfo.h"
++
+ /**
+  * mdiobus_alloc_size - allocate a mii_bus structure
+  * @size: extra amount of memory to allocate for private storage.
+@@ -335,9 +337,21 @@ void mdiobus_free(struct mii_bus *bus)
+ }
+ EXPORT_SYMBOL(mdiobus_free);
+ 
++static void mdiobus_setup_phydev_from_boardinfo(struct mii_bus *bus,
++						struct phy_device *phydev,
++						struct mdio_board_info *bi)
++{
++	if (strcmp(bus->id, bi->bus_id) ||
++	    bi->phy_addr != phydev->addr)
++	    return;
++
++	phydev->dev.platform_data = (void *) bi->platform_data;
++}
++
+ struct phy_device *mdiobus_scan(struct mii_bus *bus, int addr)
+ {
+ 	struct phy_device *phydev;
++	struct mdio_board_entry *be;
+ 	int err;
+ 
+ 	phydev = get_phy_device(bus, addr, false);
+@@ -350,6 +364,12 @@ struct phy_device *mdiobus_scan(struct m
+ 	 */
+ 	of_mdiobus_link_phydev(bus, phydev);
+ 
++	mutex_lock(&__mdio_board_lock);
++	list_for_each_entry(be, &__mdio_board_list, list)
++		mdiobus_setup_phydev_from_boardinfo(bus, phydev,
++						    &be->board_info);
++	mutex_unlock(&__mdio_board_lock);
++
+ 	err = phy_device_register(phydev);
+ 	if (err) {
+ 		phy_device_free(phydev);
+--- a/include/linux/phy.h
++++ b/include/linux/phy.h
+@@ -785,4 +785,22 @@ int __init mdio_bus_init(void);
+ void mdio_bus_exit(void);
+ 
+ extern struct bus_type mdio_bus_type;
++
++struct mdio_board_info {
++	const char	*bus_id;
++	int		phy_addr;
++
++	const void	*platform_data;
++};
++
++#ifdef CONFIG_MDIO_BOARDINFO
++int mdiobus_register_board_info(const struct mdio_board_info *info, unsigned n);
++#else
++static inline int
++mdiobus_register_board_info(const struct mdio_board_info *info, unsigned n)
++{
++	return 0;
++}
++#endif
++
+ #endif /* __PHY_H */
+--- a/drivers/net/phy/Kconfig
++++ b/drivers/net/phy/Kconfig
+@@ -12,6 +12,10 @@ menuconfig PHYLIB
+ 
+ if PHYLIB
+ 
++config MDIO_BOARDINFO
++	bool
++	default y
++
+ config SWCONFIG
+ 	tristate "Switch configuration API"
+ 	---help---
+--- a/drivers/net/phy/Makefile
++++ b/drivers/net/phy/Makefile
+@@ -2,6 +2,8 @@
+ 
+ libphy-objs			:= phy.o phy_device.o mdio_bus.o
+ 
++obj-$(CONFIG_MDIO_BOARDINFO)	+= mdio-boardinfo.o
++
+ obj-$(CONFIG_PHYLIB)		+= libphy.o
+ obj-$(CONFIG_SWCONFIG)		+= swconfig.o
+ obj-$(CONFIG_MARVELL_PHY)	+= marvell.o
+--- /dev/null
++++ b/drivers/net/phy/mdio-boardinfo.c
+@@ -0,0 +1,58 @@
++/*
++ * mdio-boardinfo.c - collect pre-declarations of PHY devices
++ *
++ * This program is free software; you can redistribute  it and/or modify it
++ * under  the terms of  the GNU General  Public License as published by the
++ * Free Software Foundation;  either version 2 of the  License, or (at your
++ * option) any later version.
++ *
++ */
++
++#include <linux/kernel.h>
++#include <linux/phy.h>
++#include <linux/slab.h>
++#include <linux/export.h>
++#include <linux/mutex.h>
++#include <linux/phy.h>
++
++#include "mdio-boardinfo.h"
++
++/*
++ * These symbols are exported ONLY FOR the mdio_bus component.
++ * No other users will be supported.
++ */
++
++LIST_HEAD(__mdio_board_list);
++EXPORT_SYMBOL_GPL(__mdio_board_list);
++
++DEFINE_MUTEX(__mdio_board_lock);
++EXPORT_SYMBOL_GPL(__mdio_board_lock);
++
++/**
++ * mdio_register_board_info - register PHY devices for a given board
++ * @info: array of chip descriptors
++ * @n: how many descriptors are provided
++ * Context: can sleep
++ *
++ * The board info passed can safely be __initdata ... but be careful of
++ * any embedded pointers (platform_data, etc), they're copied as-is.
++ */
++int __init
++mdiobus_register_board_info(struct mdio_board_info const *info, unsigned n)
++{
++	struct mdio_board_entry *be;
++	int i;
++
++	be = kzalloc(n * sizeof(*be), GFP_KERNEL);
++	if (!be)
++		return -ENOMEM;
++
++	for (i = 0; i < n; i++, be++, info++) {
++		memcpy(&be->board_info, info, sizeof(*info));
++		mutex_lock(&__mdio_board_lock);
++		list_add_tail(&be->list, &__mdio_board_list);
++		mutex_unlock(&__mdio_board_lock);
++	}
++
++	return 0;
++}
+--- /dev/null
++++ b/drivers/net/phy/mdio-boardinfo.h
+@@ -0,0 +1,22 @@
++/*
++ * mdio-boardinfo.h - boardinfo interface internal to the mdio_bus component
++ *
++ * This program is free software; you can redistribute  it and/or modify it
++ * under  the terms of  the GNU General  Public License as published by the
++ * Free Software Foundation;  either version 2 of the  License, or (at your
++ * option) any later version.
++ *
++ */
++
++#include <linux/mutex.h>
++
++struct mdio_board_entry {
++	struct list_head	list;
++	struct mdio_board_info	board_info;
++};
++
++/* __mdio_board_lock protects __mdio_board_list
++ * only mdio_bus components are allowed to use these symbols.
++ */
++extern struct mutex __mdio_board_lock;
++extern struct list_head __mdio_board_list;
+--- a/drivers/net/Makefile
++++ b/drivers/net/Makefile
+@@ -15,7 +15,7 @@ obj-$(CONFIG_MII) += mii.o
+ obj-$(CONFIG_MDIO) += mdio.o
+ obj-$(CONFIG_NET) += Space.o loopback.o
+ obj-$(CONFIG_NETCONSOLE) += netconsole.o
+-obj-$(CONFIG_PHYLIB) += phy/
++obj-y += phy/
+ obj-$(CONFIG_RIONET) += rionet.o
+ obj-$(CONFIG_NET_TEAM) += team/
+ obj-$(CONFIG_TUN) += tun.o
diff --git a/target/linux/generic/patches-3.18/720-phy_adm6996.patch b/target/linux/generic/patches-3.18/720-phy_adm6996.patch
new file mode 100644
index 0000000..b0b8db4
--- /dev/null
+++ b/target/linux/generic/patches-3.18/720-phy_adm6996.patch
@@ -0,0 +1,26 @@
+--- a/drivers/net/phy/Kconfig
++++ b/drivers/net/phy/Kconfig
+@@ -132,6 +132,13 @@ config MICREL_PHY
+ 	---help---
+ 	  Supports the KSZ9021, VSC8201, KS8001 PHYs.
+ 
++config ADM6996_PHY
++	tristate "Driver for ADM6996 switches"
++	select SWCONFIG
++	---help---
++	  Currently supports the ADM6996FC and ADM6996M switches.
++	  Support for FC is very limited.
++
+ config FIXED_PHY
+ 	bool "Driver for MDIO Bus/PHY emulation with fixed speed/link PHYs"
+ 	depends on PHYLIB=y
+--- a/drivers/net/phy/Makefile
++++ b/drivers/net/phy/Makefile
+@@ -18,6 +18,7 @@ obj-$(CONFIG_BCM63XX_PHY)	+= bcm63xx.o
+ obj-$(CONFIG_BCM7XXX_PHY)	+= bcm7xxx.o
+ obj-$(CONFIG_BCM87XX_PHY)	+= bcm87xx.o
+ obj-$(CONFIG_ICPLUS_PHY)	+= icplus.o
++obj-$(CONFIG_ADM6996_PHY)	+= adm6996.o
+ obj-$(CONFIG_REALTEK_PHY)	+= realtek.o
+ obj-$(CONFIG_LSI_ET1011C_PHY)	+= et1011c.o
+ obj-$(CONFIG_FIXED_PHY)		+= fixed.o
diff --git a/target/linux/generic/patches-3.18/721-phy_packets.patch b/target/linux/generic/patches-3.18/721-phy_packets.patch
new file mode 100644
index 0000000..99811c6
--- /dev/null
+++ b/target/linux/generic/patches-3.18/721-phy_packets.patch
@@ -0,0 +1,161 @@
+--- a/include/linux/netdevice.h
++++ b/include/linux/netdevice.h
+@@ -1228,6 +1228,7 @@ enum netdev_priv_flags {
+ 	IFF_LIVE_ADDR_CHANGE		= 1<<20,
+ 	IFF_MACVLAN			= 1<<21,
+ 	IFF_XMIT_DST_RELEASE_PERM	= 1<<22,
++	IFF_NO_IP_ALIGN			= 1<<23,
+ };
+ 
+ #define IFF_802_1Q_VLAN			IFF_802_1Q_VLAN
+@@ -1253,6 +1254,7 @@ enum netdev_priv_flags {
+ #define IFF_LIVE_ADDR_CHANGE		IFF_LIVE_ADDR_CHANGE
+ #define IFF_MACVLAN			IFF_MACVLAN
+ #define IFF_XMIT_DST_RELEASE_PERM	IFF_XMIT_DST_RELEASE_PERM
++#define IFF_NO_IP_ALIGN		IFF_NO_IP_ALIGN
+ 
+ /**
+  *	struct net_device - The DEVICE structure.
+@@ -1523,6 +1525,11 @@ struct net_device {
+ 	const struct ethtool_ops *ethtool_ops;
+ 	const struct forwarding_accel_ops *fwd_ops;
+ 
++#ifdef CONFIG_ETHERNET_PACKET_MANGLE
++	void (*eth_mangle_rx)(struct net_device *dev, struct sk_buff *skb);
++	struct sk_buff *(*eth_mangle_tx)(struct net_device *dev, struct sk_buff *skb);
++#endif
++
+ 	const struct header_ops *header_ops;
+ 
+ 	unsigned int		flags;
+@@ -1587,6 +1594,10 @@ struct net_device {
+ 	void			*ax25_ptr;
+ 	struct wireless_dev	*ieee80211_ptr;
+ 
++#ifdef CONFIG_ETHERNET_PACKET_MANGLE
++	void			*phy_ptr; /* PHY device specific data */
++#endif
++
+ /*
+  * Cache lines mostly used on receive path (including eth_type_trans())
+  */
+--- a/include/linux/skbuff.h
++++ b/include/linux/skbuff.h
+@@ -2054,6 +2054,10 @@ static inline int pskb_trim(struct sk_bu
+ 	return (len < skb->len) ? __pskb_trim(skb, len) : 0;
+ }
+ 
++extern struct sk_buff *__netdev_alloc_skb_ip_align(struct net_device *dev,
++		unsigned int length, gfp_t gfp);
++
++
+ /**
+  *	pskb_trim_unique - remove end from a paged unique (not cloned) buffer
+  *	@skb: buffer to alter
+@@ -2180,16 +2184,6 @@ static inline struct sk_buff *dev_alloc_
+ }
+ 
+ 
+-static inline struct sk_buff *__netdev_alloc_skb_ip_align(struct net_device *dev,
+-		unsigned int length, gfp_t gfp)
+-{
+-	struct sk_buff *skb = __netdev_alloc_skb(dev, length + NET_IP_ALIGN, gfp);
+-
+-	if (NET_IP_ALIGN && skb)
+-		skb_reserve(skb, NET_IP_ALIGN);
+-	return skb;
+-}
+-
+ static inline struct sk_buff *netdev_alloc_skb_ip_align(struct net_device *dev,
+ 		unsigned int length)
+ {
+--- a/net/Kconfig
++++ b/net/Kconfig
+@@ -25,6 +25,12 @@ menuconfig NET
+ 
+ if NET
+ 
++config ETHERNET_PACKET_MANGLE
++	bool
++	help
++	  This option can be selected by phy drivers that need to mangle
++	  packets going in or out of an ethernet device.
++
+ config WANT_COMPAT_NETLINK_MESSAGES
+ 	bool
+ 	help
+--- a/net/core/dev.c
++++ b/net/core/dev.c
+@@ -2623,10 +2623,20 @@ static int xmit_one(struct sk_buff *skb,
+ 	if (!list_empty(&ptype_all))
+ 		dev_queue_xmit_nit(skb, dev);
+ 
+-	len = skb->len;
+-	trace_net_dev_start_xmit(skb, dev);
+-	rc = netdev_start_xmit(skb, dev, txq, more);
+-	trace_net_dev_xmit(skb, rc, dev, len);
++#ifdef CONFIG_ETHERNET_PACKET_MANGLE
++	if (!dev->eth_mangle_tx ||
++	    (skb = dev->eth_mangle_tx(dev, skb)) != NULL)
++#else
++	if (1)
++#endif
++	{
++		len = skb->len;
++		trace_net_dev_start_xmit(skb, dev);
++		rc = netdev_start_xmit(skb, dev, txq, more);
++		trace_net_dev_xmit(skb, rc, dev, len);
++	} else {
++		rc = NETDEV_TX_OK;
++	}
+ 
+ 	return rc;
+ }
+--- a/net/core/skbuff.c
++++ b/net/core/skbuff.c
+@@ -63,6 +63,7 @@
+ #include <linux/errqueue.h>
+ #include <linux/prefetch.h>
+ #include <linux/if_vlan.h>
++#include <linux/if.h>
+ 
+ #include <net/protocol.h>
+ #include <net/dst.h>
+@@ -469,6 +470,22 @@ struct sk_buff *__netdev_alloc_skb(struc
+ }
+ EXPORT_SYMBOL(__netdev_alloc_skb);
+ 
++struct sk_buff *__netdev_alloc_skb_ip_align(struct net_device *dev,
++		unsigned int length, gfp_t gfp)
++{
++	struct sk_buff *skb = __netdev_alloc_skb(dev, length + NET_IP_ALIGN, gfp);
++
++#ifdef CONFIG_ETHERNET_PACKET_MANGLE
++	if (dev && (dev->priv_flags & IFF_NO_IP_ALIGN))
++		return skb;
++#endif
++
++	if (NET_IP_ALIGN && skb)
++		skb_reserve(skb, NET_IP_ALIGN);
++	return skb;
++}
++EXPORT_SYMBOL(__netdev_alloc_skb_ip_align);
++
+ void skb_add_rx_frag(struct sk_buff *skb, int i, struct page *page, int off,
+ 		     int size, unsigned int truesize)
+ {
+--- a/net/ethernet/eth.c
++++ b/net/ethernet/eth.c
+@@ -200,6 +200,12 @@ __be16 eth_type_trans(struct sk_buff *sk
+ 	const struct ethhdr *eth;
+ 
+ 	skb->dev = dev;
++
++#ifdef CONFIG_ETHERNET_PACKET_MANGLE
++	if (dev->eth_mangle_rx)
++		dev->eth_mangle_rx(dev, skb);
++#endif
++
+ 	skb_reset_mac_header(skb);
+ 	skb_pull_inline(skb, ETH_HLEN);
+ 	eth = eth_hdr(skb);
diff --git a/target/linux/generic/patches-3.18/722-phy_mvswitch.patch b/target/linux/generic/patches-3.18/722-phy_mvswitch.patch
new file mode 100644
index 0000000..f577a9f
--- /dev/null
+++ b/target/linux/generic/patches-3.18/722-phy_mvswitch.patch
@@ -0,0 +1,23 @@
+--- a/drivers/net/phy/Kconfig
++++ b/drivers/net/phy/Kconfig
+@@ -139,6 +139,10 @@ config ADM6996_PHY
+ 	  Currently supports the ADM6996FC and ADM6996M switches.
+ 	  Support for FC is very limited.
+ 
++config MVSWITCH_PHY
++	tristate "Driver for Marvell 88E6060 switches"
++	select ETHERNET_PACKET_MANGLE
++
+ config FIXED_PHY
+ 	bool "Driver for MDIO Bus/PHY emulation with fixed speed/link PHYs"
+ 	depends on PHYLIB=y
+--- a/drivers/net/phy/Makefile
++++ b/drivers/net/phy/Makefile
+@@ -19,6 +19,7 @@ obj-$(CONFIG_BCM7XXX_PHY)	+= bcm7xxx.o
+ obj-$(CONFIG_BCM87XX_PHY)	+= bcm87xx.o
+ obj-$(CONFIG_ICPLUS_PHY)	+= icplus.o
+ obj-$(CONFIG_ADM6996_PHY)	+= adm6996.o
++obj-$(CONFIG_MVSWITCH_PHY)	+= mvswitch.o
+ obj-$(CONFIG_REALTEK_PHY)	+= realtek.o
+ obj-$(CONFIG_LSI_ET1011C_PHY)	+= et1011c.o
+ obj-$(CONFIG_FIXED_PHY)		+= fixed.o
diff --git a/target/linux/generic/patches-3.18/723-phy_ip175c.patch b/target/linux/generic/patches-3.18/723-phy_ip175c.patch
new file mode 100644
index 0000000..c7c4f99
--- /dev/null
+++ b/target/linux/generic/patches-3.18/723-phy_ip175c.patch
@@ -0,0 +1,23 @@
+--- a/drivers/net/phy/Kconfig
++++ b/drivers/net/phy/Kconfig
+@@ -143,6 +143,10 @@ config MVSWITCH_PHY
+ 	tristate "Driver for Marvell 88E6060 switches"
+ 	select ETHERNET_PACKET_MANGLE
+ 
++config IP17XX_PHY
++	tristate "Driver for IC+ IP17xx switches"
++	select SWCONFIG
++
+ config FIXED_PHY
+ 	bool "Driver for MDIO Bus/PHY emulation with fixed speed/link PHYs"
+ 	depends on PHYLIB=y
+--- a/drivers/net/phy/Makefile
++++ b/drivers/net/phy/Makefile
+@@ -20,6 +20,7 @@ obj-$(CONFIG_BCM87XX_PHY)	+= bcm87xx.o
+ obj-$(CONFIG_ICPLUS_PHY)	+= icplus.o
+ obj-$(CONFIG_ADM6996_PHY)	+= adm6996.o
+ obj-$(CONFIG_MVSWITCH_PHY)	+= mvswitch.o
++obj-$(CONFIG_IP17XX_PHY)	+= ip17xx.o
+ obj-$(CONFIG_REALTEK_PHY)	+= realtek.o
+ obj-$(CONFIG_LSI_ET1011C_PHY)	+= et1011c.o
+ obj-$(CONFIG_FIXED_PHY)		+= fixed.o
diff --git a/target/linux/generic/patches-3.18/724-phy_ar8216.patch b/target/linux/generic/patches-3.18/724-phy_ar8216.patch
new file mode 100644
index 0000000..acb2df8
--- /dev/null
+++ b/target/linux/generic/patches-3.18/724-phy_ar8216.patch
@@ -0,0 +1,24 @@
+--- a/drivers/net/phy/Kconfig
++++ b/drivers/net/phy/Kconfig
+@@ -147,6 +147,11 @@ config IP17XX_PHY
+ 	tristate "Driver for IC+ IP17xx switches"
+ 	select SWCONFIG
+ 
++config AR8216_PHY
++	tristate "Driver for Atheros AR8216 switches"
++	select ETHERNET_PACKET_MANGLE
++	select SWCONFIG
++
+ config FIXED_PHY
+ 	bool "Driver for MDIO Bus/PHY emulation with fixed speed/link PHYs"
+ 	depends on PHYLIB=y
+--- a/drivers/net/phy/Makefile
++++ b/drivers/net/phy/Makefile
+@@ -22,6 +22,7 @@ obj-$(CONFIG_ADM6996_PHY)	+= adm6996.o
+ obj-$(CONFIG_MVSWITCH_PHY)	+= mvswitch.o
+ obj-$(CONFIG_IP17XX_PHY)	+= ip17xx.o
+ obj-$(CONFIG_REALTEK_PHY)	+= realtek.o
++obj-$(CONFIG_AR8216_PHY)	+= ar8216.o ar8327.o
+ obj-$(CONFIG_LSI_ET1011C_PHY)	+= et1011c.o
+ obj-$(CONFIG_FIXED_PHY)		+= fixed.o
+ obj-$(CONFIG_MDIO_BITBANG)	+= mdio-bitbang.o
diff --git a/target/linux/generic/patches-3.18/725-phy_rtl8306.patch b/target/linux/generic/patches-3.18/725-phy_rtl8306.patch
new file mode 100644
index 0000000..78ac6ce
--- /dev/null
+++ b/target/linux/generic/patches-3.18/725-phy_rtl8306.patch
@@ -0,0 +1,23 @@
+--- a/drivers/net/phy/Kconfig
++++ b/drivers/net/phy/Kconfig
+@@ -152,6 +152,10 @@ config AR8216_PHY
+ 	select ETHERNET_PACKET_MANGLE
+ 	select SWCONFIG
+ 
++config RTL8306_PHY
++	tristate "Driver for Realtek RTL8306S switches"
++	select SWCONFIG
++
+ config FIXED_PHY
+ 	bool "Driver for MDIO Bus/PHY emulation with fixed speed/link PHYs"
+ 	depends on PHYLIB=y
+--- a/drivers/net/phy/Makefile
++++ b/drivers/net/phy/Makefile
+@@ -23,6 +23,7 @@ obj-$(CONFIG_MVSWITCH_PHY)	+= mvswitch.o
+ obj-$(CONFIG_IP17XX_PHY)	+= ip17xx.o
+ obj-$(CONFIG_REALTEK_PHY)	+= realtek.o
+ obj-$(CONFIG_AR8216_PHY)	+= ar8216.o ar8327.o
++obj-$(CONFIG_RTL8306_PHY)	+= rtl8306.o
+ obj-$(CONFIG_LSI_ET1011C_PHY)	+= et1011c.o
+ obj-$(CONFIG_FIXED_PHY)		+= fixed.o
+ obj-$(CONFIG_MDIO_BITBANG)	+= mdio-bitbang.o
diff --git a/target/linux/generic/patches-3.18/726-phy_rtl8366.patch b/target/linux/generic/patches-3.18/726-phy_rtl8366.patch
new file mode 100644
index 0000000..4a4a4ac
--- /dev/null
+++ b/target/linux/generic/patches-3.18/726-phy_rtl8366.patch
@@ -0,0 +1,45 @@
+--- a/drivers/net/phy/Kconfig
++++ b/drivers/net/phy/Kconfig
+@@ -250,6 +250,30 @@ config MDIO_BCM_UNIMAC
+ 	  controllers as well as some Broadcom Ethernet switches such as the
+ 	  Starfighter 2 switches.
+ 
++config RTL8366_SMI
++	tristate "Driver for the RTL8366 SMI interface"
++	depends on GPIOLIB
++	---help---
++	  This module implements the SMI interface protocol which is used
++	  by some RTL8366 ethernet switch devices via the generic GPIO API.
++
++if RTL8366_SMI
++
++config RTL8366_SMI_DEBUG_FS
++	bool "RTL8366 SMI interface debugfs support"
++        depends on DEBUG_FS
++        default n
++
++config RTL8366S_PHY
++	tristate "Driver for the Realtek RTL8366S switch"
++	select SWCONFIG
++
++config RTL8366RB_PHY
++	tristate "Driver for the Realtek RTL8366RB switch"
++	select SWCONFIG
++
++endif # RTL8366_SMI
++
+ endif # PHYLIB
+ 
+ config MICREL_KS8995MA
+--- a/drivers/net/phy/Makefile
++++ b/drivers/net/phy/Makefile
+@@ -24,6 +24,9 @@ obj-$(CONFIG_IP17XX_PHY)	+= ip17xx.o
+ obj-$(CONFIG_REALTEK_PHY)	+= realtek.o
+ obj-$(CONFIG_AR8216_PHY)	+= ar8216.o ar8327.o
+ obj-$(CONFIG_RTL8306_PHY)	+= rtl8306.o
++obj-$(CONFIG_RTL8366_SMI)	+= rtl8366_smi.o
++obj-$(CONFIG_RTL8366S_PHY)	+= rtl8366s.o
++obj-$(CONFIG_RTL8366RB_PHY)	+= rtl8366rb.o
+ obj-$(CONFIG_LSI_ET1011C_PHY)	+= et1011c.o
+ obj-$(CONFIG_FIXED_PHY)		+= fixed.o
+ obj-$(CONFIG_MDIO_BITBANG)	+= mdio-bitbang.o
diff --git a/target/linux/generic/patches-3.18/727-phy-rtl8367.patch b/target/linux/generic/patches-3.18/727-phy-rtl8367.patch
new file mode 100644
index 0000000..8481b58
--- /dev/null
+++ b/target/linux/generic/patches-3.18/727-phy-rtl8367.patch
@@ -0,0 +1,23 @@
+--- a/drivers/net/phy/Kconfig
++++ b/drivers/net/phy/Kconfig
+@@ -272,6 +272,10 @@ config RTL8366RB_PHY
+ 	tristate "Driver for the Realtek RTL8366RB switch"
+ 	select SWCONFIG
+ 
++config RTL8367_PHY
++	tristate "Driver for the Realtek RTL8367R/M switches"
++	select SWCONFIG
++
+ endif # RTL8366_SMI
+ 
+ endif # PHYLIB
+--- a/drivers/net/phy/Makefile
++++ b/drivers/net/phy/Makefile
+@@ -27,6 +27,7 @@ obj-$(CONFIG_RTL8306_PHY)	+= rtl8306.o
+ obj-$(CONFIG_RTL8366_SMI)	+= rtl8366_smi.o
+ obj-$(CONFIG_RTL8366S_PHY)	+= rtl8366s.o
+ obj-$(CONFIG_RTL8366RB_PHY)	+= rtl8366rb.o
++obj-$(CONFIG_RTL8367_PHY)	+= rtl8367.o
+ obj-$(CONFIG_LSI_ET1011C_PHY)	+= et1011c.o
+ obj-$(CONFIG_FIXED_PHY)		+= fixed.o
+ obj-$(CONFIG_MDIO_BITBANG)	+= mdio-bitbang.o
diff --git a/target/linux/generic/patches-3.18/728-phy-rtl8367b.patch b/target/linux/generic/patches-3.18/728-phy-rtl8367b.patch
new file mode 100644
index 0000000..958ff58
--- /dev/null
+++ b/target/linux/generic/patches-3.18/728-phy-rtl8367b.patch
@@ -0,0 +1,23 @@
+--- a/drivers/net/phy/Kconfig
++++ b/drivers/net/phy/Kconfig
+@@ -276,6 +276,10 @@ config RTL8367_PHY
+ 	tristate "Driver for the Realtek RTL8367R/M switches"
+ 	select SWCONFIG
+ 
++config RTL8367B_PHY
++	tristate "Driver fot the Realtek RTL8367R-VB switch"
++	select SWCONFIG
++
+ endif # RTL8366_SMI
+ 
+ endif # PHYLIB
+--- a/drivers/net/phy/Makefile
++++ b/drivers/net/phy/Makefile
+@@ -28,6 +28,7 @@ obj-$(CONFIG_RTL8366_SMI)	+= rtl8366_smi
+ obj-$(CONFIG_RTL8366S_PHY)	+= rtl8366s.o
+ obj-$(CONFIG_RTL8366RB_PHY)	+= rtl8366rb.o
+ obj-$(CONFIG_RTL8367_PHY)	+= rtl8367.o
++obj-$(CONFIG_RTL8367B_PHY)	+= rtl8367b.o
+ obj-$(CONFIG_LSI_ET1011C_PHY)	+= et1011c.o
+ obj-$(CONFIG_FIXED_PHY)		+= fixed.o
+ obj-$(CONFIG_MDIO_BITBANG)	+= mdio-bitbang.o
diff --git a/target/linux/generic/patches-3.18/729-phy-tantos.patch b/target/linux/generic/patches-3.18/729-phy-tantos.patch
new file mode 100644
index 0000000..019f919
--- /dev/null
+++ b/target/linux/generic/patches-3.18/729-phy-tantos.patch
@@ -0,0 +1,21 @@
+--- a/drivers/net/phy/Kconfig
++++ b/drivers/net/phy/Kconfig
+@@ -287,3 +287,8 @@ endif # PHYLIB
+ config MICREL_KS8995MA
+ 	tristate "Micrel KS8995MA 5-ports 10/100 managed Ethernet switch"
+ 	depends on SPI
++
++config PSB6970_PHY
++	tristate "Lantiq XWAY Tantos (PSB6970) Ethernet switch"
++	select SWCONFIG
++	select ETHERNET_PACKET_MANGLE
+--- a/drivers/net/phy/Makefile
++++ b/drivers/net/phy/Makefile
+@@ -30,6 +30,7 @@ obj-$(CONFIG_RTL8366RB_PHY)	+= rtl8366rb
+ obj-$(CONFIG_RTL8367_PHY)	+= rtl8367.o
+ obj-$(CONFIG_RTL8367B_PHY)	+= rtl8367b.o
+ obj-$(CONFIG_LSI_ET1011C_PHY)	+= et1011c.o
++obj-$(CONFIG_PSB6970_PHY)	+= psb6970.o
+ obj-$(CONFIG_FIXED_PHY)		+= fixed.o
+ obj-$(CONFIG_MDIO_BITBANG)	+= mdio-bitbang.o
+ obj-$(CONFIG_MDIO_GPIO)		+= mdio-gpio.o
diff --git a/target/linux/generic/patches-3.18/730-phy_b53.patch b/target/linux/generic/patches-3.18/730-phy_b53.patch
new file mode 100644
index 0000000..c2dfcfa
--- /dev/null
+++ b/target/linux/generic/patches-3.18/730-phy_b53.patch
@@ -0,0 +1,21 @@
+--- a/drivers/net/phy/Kconfig
++++ b/drivers/net/phy/Kconfig
+@@ -282,6 +282,8 @@ config RTL8367B_PHY
+ 
+ endif # RTL8366_SMI
+ 
++source "drivers/net/phy/b53/Kconfig"
++
+ endif # PHYLIB
+ 
+ config MICREL_KS8995MA
+--- a/drivers/net/phy/Makefile
++++ b/drivers/net/phy/Makefile
+@@ -31,6 +31,7 @@ obj-$(CONFIG_RTL8367_PHY)	+= rtl8367.o
+ obj-$(CONFIG_RTL8367B_PHY)	+= rtl8367b.o
+ obj-$(CONFIG_LSI_ET1011C_PHY)	+= et1011c.o
+ obj-$(CONFIG_PSB6970_PHY)	+= psb6970.o
++obj-$(CONFIG_B53)		+= b53/
+ obj-$(CONFIG_FIXED_PHY)		+= fixed.o
+ obj-$(CONFIG_MDIO_BITBANG)	+= mdio-bitbang.o
+ obj-$(CONFIG_MDIO_GPIO)		+= mdio-gpio.o
diff --git a/target/linux/generic/patches-3.18/731-phy_mvswitch_3.10_compilation.patch b/target/linux/generic/patches-3.18/731-phy_mvswitch_3.10_compilation.patch
new file mode 100644
index 0000000..2053bd2
--- /dev/null
+++ b/target/linux/generic/patches-3.18/731-phy_mvswitch_3.10_compilation.patch
@@ -0,0 +1,35 @@
+From e6a5abb9a02be0bceb4782d9f736bfb4ae217505 Mon Sep 17 00:00:00 2001
+From: Jonas Gorski <jogo@openwrt.org>
+Date: Sat, 21 Sep 2013 13:56:51 +0200
+Subject: [PATCH] phy: mvswitch: fix 3.10 compilation
+
+Update to API changes in 3.10.
+
+Signed-off-by: Jonas Gorsi <jogo@openwrt.org>
+---
+ target/linux/generic/files/drivers/net/phy/mvswitch.c | 6 +++---
+ 1 file changed, 3 insertions(+), 3 deletions(-)
+
+--- a/drivers/net/phy/mvswitch.c
++++ b/drivers/net/phy/mvswitch.c
+@@ -173,7 +173,7 @@ mvswitch_mangle_rx(struct net_device *de
+ 	if (vlan == -1)
+ 		return;
+ 
+-	__vlan_hwaccel_put_tag(skb, vlan);
++	__vlan_hwaccel_put_tag(skb, htons(ETH_P_8021Q), vlan);
+ }
+ 
+ 
+@@ -307,9 +307,9 @@ mvswitch_config_init(struct phy_device *
+ 
+ #ifdef HEADER_MODE
+ 	dev->priv_flags |= IFF_NO_IP_ALIGN;
+-	dev->features |= NETIF_F_HW_VLAN_RX | NETIF_F_HW_VLAN_TX;
++	dev->features |= NETIF_F_HW_VLAN_CTAG_RX | NETIF_F_HW_VLAN_CTAG_TX;
+ #else
+-	dev->features |= NETIF_F_HW_VLAN_RX;
++	dev->features |= NETIF_F_HW_VLAN_CTAG_RX;
+ #endif
+ 
+ 	return 0;
diff --git a/target/linux/generic/patches-3.18/732-phy-ar8216-led-support.patch b/target/linux/generic/patches-3.18/732-phy-ar8216-led-support.patch
new file mode 100644
index 0000000..c753967
--- /dev/null
+++ b/target/linux/generic/patches-3.18/732-phy-ar8216-led-support.patch
@@ -0,0 +1,13 @@
+--- a/drivers/net/phy/Kconfig
++++ b/drivers/net/phy/Kconfig
+@@ -152,6 +152,10 @@ config AR8216_PHY
+ 	select ETHERNET_PACKET_MANGLE
+ 	select SWCONFIG
+ 
++config AR8216_PHY_LEDS
++	bool "Atheros AR8216 switch LED support"
++	depends on (AR8216_PHY && LEDS_CLASS)
++
+ config RTL8306_PHY
+ 	tristate "Driver for Realtek RTL8306S switches"
+ 	select SWCONFIG
diff --git a/target/linux/generic/patches-3.18/733-phy_mvsw61xx.patch b/target/linux/generic/patches-3.18/733-phy_mvsw61xx.patch
new file mode 100644
index 0000000..041d168
--- /dev/null
+++ b/target/linux/generic/patches-3.18/733-phy_mvsw61xx.patch
@@ -0,0 +1,23 @@
+--- a/drivers/net/phy/Kconfig
++++ b/drivers/net/phy/Kconfig
+@@ -143,6 +143,10 @@ config MVSWITCH_PHY
+ 	tristate "Driver for Marvell 88E6060 switches"
+ 	select ETHERNET_PACKET_MANGLE
+ 
++config MVSW61XX_PHY
++	tristate "Driver for Marvell 88E6171/6172 switches"
++	select SWCONFIG
++
+ config IP17XX_PHY
+ 	tristate "Driver for IC+ IP17xx switches"
+ 	select SWCONFIG
+--- a/drivers/net/phy/Makefile
++++ b/drivers/net/phy/Makefile
+@@ -20,6 +20,7 @@ obj-$(CONFIG_BCM87XX_PHY)	+= bcm87xx.o
+ obj-$(CONFIG_ICPLUS_PHY)	+= icplus.o
+ obj-$(CONFIG_ADM6996_PHY)	+= adm6996.o
+ obj-$(CONFIG_MVSWITCH_PHY)	+= mvswitch.o
++obj-$(CONFIG_MVSW61XX_PHY)	+= mvsw61xx.o
+ obj-$(CONFIG_IP17XX_PHY)	+= ip17xx.o
+ obj-$(CONFIG_REALTEK_PHY)	+= realtek.o
+ obj-$(CONFIG_AR8216_PHY)	+= ar8216.o ar8327.o
diff --git a/target/linux/generic/patches-3.18/750-hostap_txpower.patch b/target/linux/generic/patches-3.18/750-hostap_txpower.patch
new file mode 100644
index 0000000..768c80f
--- /dev/null
+++ b/target/linux/generic/patches-3.18/750-hostap_txpower.patch
@@ -0,0 +1,154 @@
+--- a/drivers/net/wireless/hostap/hostap_ap.c
++++ b/drivers/net/wireless/hostap/hostap_ap.c
+@@ -2403,13 +2403,13 @@ int prism2_ap_get_sta_qual(local_info_t
+ 		addr[count].sa_family = ARPHRD_ETHER;
+ 		memcpy(addr[count].sa_data, sta->addr, ETH_ALEN);
+ 		if (sta->last_rx_silence == 0)
+-			qual[count].qual = sta->last_rx_signal < 27 ?
+-				0 : (sta->last_rx_signal - 27) * 92 / 127;
++                        qual[count].qual = (sta->last_rx_signal - 156) == 0 ?
++                                0 : (sta->last_rx_signal - 156) * 92 / 64;
+ 		else
+-			qual[count].qual = sta->last_rx_signal -
+-				sta->last_rx_silence - 35;
+-		qual[count].level = HFA384X_LEVEL_TO_dBm(sta->last_rx_signal);
+-		qual[count].noise = HFA384X_LEVEL_TO_dBm(sta->last_rx_silence);
++                        qual[count].qual = (sta->last_rx_signal -
++                                sta->last_rx_silence) * 92 / 64;
++                qual[count].level = sta->last_rx_signal;
++                qual[count].noise = sta->last_rx_silence;
+ 		qual[count].updated = sta->last_rx_updated;
+ 
+ 		sta->last_rx_updated = IW_QUAL_DBM;
+@@ -2475,13 +2475,13 @@ int prism2_ap_translate_scan(struct net_
+ 		memset(&iwe, 0, sizeof(iwe));
+ 		iwe.cmd = IWEVQUAL;
+ 		if (sta->last_rx_silence == 0)
+-			iwe.u.qual.qual = sta->last_rx_signal < 27 ?
+-				0 : (sta->last_rx_signal - 27) * 92 / 127;
++	                iwe.u.qual.qual = (sta->last_rx_signal -156) == 0 ?
++	                        0 : (sta->last_rx_signal - 156) * 92 / 64;
+ 		else
+-			iwe.u.qual.qual = sta->last_rx_signal -
+-				sta->last_rx_silence - 35;
+-		iwe.u.qual.level = HFA384X_LEVEL_TO_dBm(sta->last_rx_signal);
+-		iwe.u.qual.noise = HFA384X_LEVEL_TO_dBm(sta->last_rx_silence);
++                        iwe.u.qual.qual = (sta->last_rx_signal -
++                                sta->last_rx_silence) * 92 / 64;
++                iwe.u.qual.level = sta->last_rx_signal;
++                iwe.u.qual.noise = sta->last_rx_silence;
+ 		iwe.u.qual.updated = sta->last_rx_updated;
+ 		iwe.len = IW_EV_QUAL_LEN;
+ 		current_ev = iwe_stream_add_event(info, current_ev, end_buf,
+--- a/drivers/net/wireless/hostap/hostap_config.h
++++ b/drivers/net/wireless/hostap/hostap_config.h
+@@ -45,4 +45,9 @@
+  */
+ /* #define PRISM2_NO_STATION_MODES */
+ 
++/* Enable TX power Setting functions
++ * (min att = -128 , max att =  127)
++ */
++#define RAW_TXPOWER_SETTING
++
+ #endif /* HOSTAP_CONFIG_H */
+--- a/drivers/net/wireless/hostap/hostap.h
++++ b/drivers/net/wireless/hostap/hostap.h
+@@ -90,6 +90,7 @@ extern const struct iw_handler_def hosta
+ extern const struct ethtool_ops prism2_ethtool_ops;
+ 
+ int hostap_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd);
++int hostap_restore_power(struct net_device *dev);
+ 
+ 
+ #endif /* HOSTAP_H */
+--- a/drivers/net/wireless/hostap/hostap_hw.c
++++ b/drivers/net/wireless/hostap/hostap_hw.c
+@@ -928,6 +928,7 @@ static int hfa384x_set_rid(struct net_de
+ 			prism2_hw_reset(dev);
+ 	}
+ 
++	hostap_restore_power(dev);
+ 	return res;
+ }
+ 
+--- a/drivers/net/wireless/hostap/hostap_info.c
++++ b/drivers/net/wireless/hostap/hostap_info.c
+@@ -435,6 +435,11 @@ static void handle_info_queue_linkstatus
+ 	}
+ 
+ 	/* Get BSSID if we have a valid AP address */
++
++	if ( val == HFA384X_LINKSTATUS_CONNECTED ||
++	     val == HFA384X_LINKSTATUS_DISCONNECTED )
++			hostap_restore_power(local->dev);
++
+ 	if (connected) {
+ 		netif_carrier_on(local->dev);
+ 		netif_carrier_on(local->ddev);
+--- a/drivers/net/wireless/hostap/hostap_ioctl.c
++++ b/drivers/net/wireless/hostap/hostap_ioctl.c
+@@ -1479,23 +1479,20 @@ static int prism2_txpower_hfa386x_to_dBm
+ 		val = 255;
+ 
+ 	tmp = val;
+-	tmp >>= 2;
+ 
+-	return -12 - tmp;
++	return tmp;
+ }
+ 
+ static u16 prism2_txpower_dBm_to_hfa386x(int val)
+ {
+ 	signed char tmp;
+ 
+-	if (val > 20)
+-		return 128;
+-	else if (val < -43)
++	if (val > 127)
+ 		return 127;
++	else if (val < -128)
++		return 128;
+ 
+ 	tmp = val;
+-	tmp = -12 - tmp;
+-	tmp <<= 2;
+ 
+ 	return (unsigned char) tmp;
+ }
+@@ -4052,3 +4049,35 @@ int hostap_ioctl(struct net_device *dev,
+ 
+ 	return ret;
+ }
++
++/* BUG FIX: Restore power setting value when lost due to F/W bug */
++
++int hostap_restore_power(struct net_device *dev)
++{
++        struct hostap_interface *iface = netdev_priv(dev);
++       local_info_t *local = iface->local;
++
++       u16 val;
++       int ret = 0;
++
++       if (local->txpower_type == PRISM2_TXPOWER_OFF) {
++                       val = 0xff; /* use all standby and sleep modes */
++                       ret = local->func->cmd(dev, HFA384X_CMDCODE_WRITEMIF,
++                                              HFA386X_CR_A_D_TEST_MODES2,
++                                              &val, NULL);
++       }
++
++#ifdef RAW_TXPOWER_SETTING
++       if (local->txpower_type == PRISM2_TXPOWER_FIXED) {
++               val = HFA384X_TEST_CFG_BIT_ALC;
++               local->func->cmd(dev, HFA384X_CMDCODE_TEST |
++                                (HFA384X_TEST_CFG_BITS << 8), 0, &val, NULL);
++               val = prism2_txpower_dBm_to_hfa386x(local->txpower);
++               ret = (local->func->cmd(dev, HFA384X_CMDCODE_WRITEMIF,
++                            HFA386X_CR_MANUAL_TX_POWER, &val, NULL));
++       }
++#endif /* RAW_TXPOWER_SETTING */
++       return (ret ? -EOPNOTSUPP : 0);
++}
++
++EXPORT_SYMBOL(hostap_restore_power);
diff --git a/target/linux/generic/patches-3.18/760-8139cp-fixes-from-4.3.patch b/target/linux/generic/patches-3.18/760-8139cp-fixes-from-4.3.patch
new file mode 100644
index 0000000..7051843
--- /dev/null
+++ b/target/linux/generic/patches-3.18/760-8139cp-fixes-from-4.3.patch
@@ -0,0 +1,365 @@
+commit 41b976414c88016e2c9d9b2f6667ee67a998d388
+Author: David Woodhouse <David.Woodhouse@intel.com>
+Date:   Wed Sep 23 09:45:31 2015 +0100
+
+    8139cp: Dump contents of descriptor ring on TX timeout
+    
+    We are seeing unexplained TX timeouts under heavy load. Let's try to get
+    a better idea of what's going on.
+    
+    Signed-off-by: David Woodhouse <David.Woodhouse@intel.com>
+    Signed-off-by: David S. Miller <davem@davemloft.net>
+
+commit 7f4c685633e2df9ba10d49a31dda13715745db37
+Author: David Woodhouse <David.Woodhouse@intel.com>
+Date:   Wed Sep 23 09:45:16 2015 +0100
+
+    8139cp: Fix DMA unmapping of transmitted buffers
+    
+    The low 16 bits of the 'opts1' field in the TX descriptor are supposed
+    to still contain the buffer length when the descriptor is handed back to
+    us. In practice, at least on my hardware, they don't. So stash the
+    original value of the opts1 field and get the length to unmap from
+    there.
+    
+    There are other ways we could have worked out the length, but I actually
+    want a stash of the opts1 field anyway so that I can dump it alongside
+    the contents of the descriptor ring when we suffer a TX timeout.
+    
+    Signed-off-by: David Woodhouse <David.Woodhouse@intel.com>
+    Signed-off-by: David S. Miller <davem@davemloft.net>
+
+commit 0a5aeee0b79fa99d8e04c98dd4e87d4f52aa497b
+Author: David Woodhouse <David.Woodhouse@intel.com>
+Date:   Wed Sep 23 09:44:57 2015 +0100
+
+    8139cp: Reduce duplicate csum/tso code in cp_start_xmit()
+    
+    We calculate the value of the opts1 descriptor field in three different
+    places. With two different behaviours when given an invalid packet to
+    be checksummed — none of them correct. Sort that out.
+    
+    Signed-off-by: David Woodhouse <David.Woodhouse@intel.com>
+    Signed-off-by: David S. Miller <davem@davemloft.net>
+
+commit a3b804043f490aeec57d8ca5baccdd35e6250857
+Author: David Woodhouse <David.Woodhouse@intel.com>
+Date:   Wed Sep 23 09:44:38 2015 +0100
+
+    8139cp: Fix TSO/scatter-gather descriptor setup
+    
+    When sending a TSO frame in multiple buffers, we were neglecting to set
+    the first descriptor up in TSO mode.
+    
+    Signed-off-by: David Woodhouse <David.Woodhouse@intel.com>
+    Signed-off-by: David S. Miller <davem@davemloft.net>
+
+commit 26b0bad6ac3a0167792dc4ffb276c29bc597d239
+Author: David Woodhouse <David.Woodhouse@intel.com>
+Date:   Wed Sep 23 09:44:06 2015 +0100
+
+    8139cp: Fix tx_queued debug message to print correct slot numbers
+    
+    After a certain amount of staring at the debug output of this driver, I
+    realised it was lying to me.
+    
+    Signed-off-by: David Woodhouse <David.Woodhouse@intel.com>
+    Signed-off-by: David S. Miller <davem@davemloft.net>
+
+commit aaa0062ecf4877a26dea66bee1039c6eaf906c94
+Author: David Woodhouse <David.Woodhouse@intel.com>
+Date:   Wed Sep 23 09:43:41 2015 +0100
+
+    8139cp: Do not re-enable RX interrupts in cp_tx_timeout()
+    
+    If an RX interrupt was already received but NAPI has not yet run when
+    the RX timeout happens, we end up in cp_tx_timeout() with RX interrupts
+    already disabled. Blindly re-enabling them will cause an IRQ storm.
+    
+    (This is made particularly horrid by the fact that cp_interrupt() always
+    returns that it's handled the interrupt, even when it hasn't actually
+    done anything. If it didn't do that, the core IRQ code would have
+    detected the storm and handled it, I'd have had a clear smoking gun
+    backtrace instead of just a spontaneously resetting router, and I'd have
+    at *least* two days of my life back. Changing the return value of
+    cp_interrupt() will be argued about under separate cover.)
+    
+    Unconditionally leave RX interrupts disabled after the reset, and
+    schedule NAPI to check the receive ring and re-enable them.
+    
+    Signed-off-by: David Woodhouse <David.Woodhouse@intel.com>
+    Signed-off-by: David S. Miller <davem@davemloft.net>
+
+commit 7a8a8e75d505147358b225173e890ada43a267e2
+Author: David Woodhouse <dwmw2@infradead.org>
+Date:   Fri Sep 18 00:21:54 2015 +0100
+
+    8139cp: Call __cp_set_rx_mode() from cp_tx_timeout()
+    
+    Unless we reset the RX config, on real hardware I don't seem to receive
+    any packets after a TX timeout.
+    
+    Signed-off-by: David Woodhouse <David.Woodhouse@intel.com>
+    Signed-off-by: David S. Miller <davem@davemloft.net>
+
+commit fc27bd115b334e3ebdc682a42a47c3aea2566dcc
+Author: David Woodhouse <dwmw2@infradead.org>
+Date:   Fri Sep 18 00:19:08 2015 +0100
+
+    8139cp: Use dev_kfree_skb_any() instead of dev_kfree_skb() in cp_clean_rings()
+    
+    This can be called from cp_tx_timeout() with interrupts disabled.
+    Spotted by Francois Romieu <romieu@fr.zoreil.com>
+    
+    Signed-off-by: David Woodhouse <David.Woodhouse@intel.com>
+    Signed-off-by: David S. Miller <davem@davemloft.net>
+--- a/drivers/net/ethernet/realtek/8139cp.c
++++ b/drivers/net/ethernet/realtek/8139cp.c
+@@ -157,6 +157,7 @@ enum {
+ 	NWayAdvert	= 0x66, /* MII ADVERTISE */
+ 	NWayLPAR	= 0x68, /* MII LPA */
+ 	NWayExpansion	= 0x6A, /* MII Expansion */
++	TxDmaOkLowDesc  = 0x82, /* Low 16 bit address of a Tx descriptor. */
+ 	Config5		= 0xD8,	/* Config5 */
+ 	TxPoll		= 0xD9,	/* Tell chip to check Tx descriptors for work */
+ 	RxMaxSize	= 0xDA, /* Max size of an Rx packet (8169 only) */
+@@ -341,6 +342,7 @@ struct cp_private {
+ 	unsigned		tx_tail;
+ 	struct cp_desc		*tx_ring;
+ 	struct sk_buff		*tx_skb[CP_TX_RING_SIZE];
++	u32			tx_opts[CP_TX_RING_SIZE];
+ 
+ 	unsigned		rx_buf_sz;
+ 	unsigned		wol_enabled : 1; /* Is Wake-on-LAN enabled? */
+@@ -665,7 +667,7 @@ static void cp_tx (struct cp_private *cp
+ 		BUG_ON(!skb);
+ 
+ 		dma_unmap_single(&cp->pdev->dev, le64_to_cpu(txd->addr),
+-				 le32_to_cpu(txd->opts1) & 0xffff,
++				 cp->tx_opts[tx_tail] & 0xffff,
+ 				 PCI_DMA_TODEVICE);
+ 
+ 		if (status & LastFrag) {
+@@ -733,7 +735,7 @@ static netdev_tx_t cp_start_xmit (struct
+ {
+ 	struct cp_private *cp = netdev_priv(dev);
+ 	unsigned entry;
+-	u32 eor, flags;
++	u32 eor, opts1;
+ 	unsigned long intr_flags;
+ 	__le32 opts2;
+ 	int mss = 0;
+@@ -753,6 +755,21 @@ static netdev_tx_t cp_start_xmit (struct
+ 	mss = skb_shinfo(skb)->gso_size;
+ 
+ 	opts2 = cpu_to_le32(cp_tx_vlan_tag(skb));
++	opts1 = DescOwn;
++	if (mss)
++		opts1 |= LargeSend | ((mss & MSSMask) << MSSShift);
++	else if (skb->ip_summed == CHECKSUM_PARTIAL) {
++		const struct iphdr *ip = ip_hdr(skb);
++		if (ip->protocol == IPPROTO_TCP)
++			opts1 |= IPCS | TCPCS;
++		else if (ip->protocol == IPPROTO_UDP)
++			opts1 |= IPCS | UDPCS;
++		else {
++			WARN_ONCE(1,
++				  "Net bug: asked to checksum invalid Legacy IP packet\n");
++			goto out_dma_error;
++		}
++	}
+ 
+ 	if (skb_shinfo(skb)->nr_frags == 0) {
+ 		struct cp_desc *txd = &cp->tx_ring[entry];
+@@ -768,31 +785,20 @@ static netdev_tx_t cp_start_xmit (struct
+ 		txd->addr = cpu_to_le64(mapping);
+ 		wmb();
+ 
+-		flags = eor | len | DescOwn | FirstFrag | LastFrag;
+-
+-		if (mss)
+-			flags |= LargeSend | ((mss & MSSMask) << MSSShift);
+-		else if (skb->ip_summed == CHECKSUM_PARTIAL) {
+-			const struct iphdr *ip = ip_hdr(skb);
+-			if (ip->protocol == IPPROTO_TCP)
+-				flags |= IPCS | TCPCS;
+-			else if (ip->protocol == IPPROTO_UDP)
+-				flags |= IPCS | UDPCS;
+-			else
+-				WARN_ON(1);	/* we need a WARN() */
+-		}
++		opts1 |= eor | len | FirstFrag | LastFrag;
+ 
+-		txd->opts1 = cpu_to_le32(flags);
++		txd->opts1 = cpu_to_le32(opts1);
+ 		wmb();
+ 
+ 		cp->tx_skb[entry] = skb;
+-		entry = NEXT_TX(entry);
++		cp->tx_opts[entry] = opts1;
++		netif_dbg(cp, tx_queued, cp->dev, "tx queued, slot %d, skblen %d\n",
++			  entry, skb->len);
+ 	} else {
+ 		struct cp_desc *txd;
+-		u32 first_len, first_eor;
++		u32 first_len, first_eor, ctrl;
+ 		dma_addr_t first_mapping;
+ 		int frag, first_entry = entry;
+-		const struct iphdr *ip = ip_hdr(skb);
+ 
+ 		/* We must give this initial chunk to the device last.
+ 		 * Otherwise we could race with the device.
+@@ -805,14 +811,14 @@ static netdev_tx_t cp_start_xmit (struct
+ 			goto out_dma_error;
+ 
+ 		cp->tx_skb[entry] = skb;
+-		entry = NEXT_TX(entry);
+ 
+ 		for (frag = 0; frag < skb_shinfo(skb)->nr_frags; frag++) {
+ 			const skb_frag_t *this_frag = &skb_shinfo(skb)->frags[frag];
+ 			u32 len;
+-			u32 ctrl;
+ 			dma_addr_t mapping;
+ 
++			entry = NEXT_TX(entry);
++
+ 			len = skb_frag_size(this_frag);
+ 			mapping = dma_map_single(&cp->pdev->dev,
+ 						 skb_frag_address(this_frag),
+@@ -824,19 +830,7 @@ static netdev_tx_t cp_start_xmit (struct
+ 
+ 			eor = (entry == (CP_TX_RING_SIZE - 1)) ? RingEnd : 0;
+ 
+-			ctrl = eor | len | DescOwn;
+-
+-			if (mss)
+-				ctrl |= LargeSend |
+-					((mss & MSSMask) << MSSShift);
+-			else if (skb->ip_summed == CHECKSUM_PARTIAL) {
+-				if (ip->protocol == IPPROTO_TCP)
+-					ctrl |= IPCS | TCPCS;
+-				else if (ip->protocol == IPPROTO_UDP)
+-					ctrl |= IPCS | UDPCS;
+-				else
+-					BUG();
+-			}
++			ctrl = opts1 | eor | len;
+ 
+ 			if (frag == skb_shinfo(skb)->nr_frags - 1)
+ 				ctrl |= LastFrag;
+@@ -849,8 +843,8 @@ static netdev_tx_t cp_start_xmit (struct
+ 			txd->opts1 = cpu_to_le32(ctrl);
+ 			wmb();
+ 
++			cp->tx_opts[entry] = ctrl;
+ 			cp->tx_skb[entry] = skb;
+-			entry = NEXT_TX(entry);
+ 		}
+ 
+ 		txd = &cp->tx_ring[first_entry];
+@@ -858,27 +852,17 @@ static netdev_tx_t cp_start_xmit (struct
+ 		txd->addr = cpu_to_le64(first_mapping);
+ 		wmb();
+ 
+-		if (skb->ip_summed == CHECKSUM_PARTIAL) {
+-			if (ip->protocol == IPPROTO_TCP)
+-				txd->opts1 = cpu_to_le32(first_eor | first_len |
+-							 FirstFrag | DescOwn |
+-							 IPCS | TCPCS);
+-			else if (ip->protocol == IPPROTO_UDP)
+-				txd->opts1 = cpu_to_le32(first_eor | first_len |
+-							 FirstFrag | DescOwn |
+-							 IPCS | UDPCS);
+-			else
+-				BUG();
+-		} else
+-			txd->opts1 = cpu_to_le32(first_eor | first_len |
+-						 FirstFrag | DescOwn);
++		ctrl = opts1 | first_eor | first_len | FirstFrag;
++		txd->opts1 = cpu_to_le32(ctrl);
+ 		wmb();
++
++		cp->tx_opts[first_entry] = ctrl;
++		netif_dbg(cp, tx_queued, cp->dev, "tx queued, slots %d-%d, skblen %d\n",
++			  first_entry, entry, skb->len);
+ 	}
+-	cp->tx_head = entry;
++	cp->tx_head = NEXT_TX(entry);
+ 
+ 	netdev_sent_queue(dev, skb->len);
+-	netif_dbg(cp, tx_queued, cp->dev, "tx queued, slot %d, skblen %d\n",
+-		  entry, skb->len);
+ 	if (TX_BUFFS_AVAIL(cp) <= (MAX_SKB_FRAGS + 1))
+ 		netif_stop_queue(dev);
+ 
+@@ -1115,6 +1099,7 @@ static int cp_init_rings (struct cp_priv
+ {
+ 	memset(cp->tx_ring, 0, sizeof(struct cp_desc) * CP_TX_RING_SIZE);
+ 	cp->tx_ring[CP_TX_RING_SIZE - 1].opts1 = cpu_to_le32(RingEnd);
++	memset(cp->tx_opts, 0, sizeof(cp->tx_opts));
+ 
+ 	cp_init_rings_index(cp);
+ 
+@@ -1151,7 +1136,7 @@ static void cp_clean_rings (struct cp_pr
+ 			desc = cp->rx_ring + i;
+ 			dma_unmap_single(&cp->pdev->dev,le64_to_cpu(desc->addr),
+ 					 cp->rx_buf_sz, PCI_DMA_FROMDEVICE);
+-			dev_kfree_skb(cp->rx_skb[i]);
++			dev_kfree_skb_any(cp->rx_skb[i]);
+ 		}
+ 	}
+ 
+@@ -1164,7 +1149,7 @@ static void cp_clean_rings (struct cp_pr
+ 					 le32_to_cpu(desc->opts1) & 0xffff,
+ 					 PCI_DMA_TODEVICE);
+ 			if (le32_to_cpu(desc->opts1) & LastFrag)
+-				dev_kfree_skb(skb);
++				dev_kfree_skb_any(skb);
+ 			cp->dev->stats.tx_dropped++;
+ 		}
+ 	}
+@@ -1172,6 +1157,7 @@ static void cp_clean_rings (struct cp_pr
+ 
+ 	memset(cp->rx_ring, 0, sizeof(struct cp_desc) * CP_RX_RING_SIZE);
+ 	memset(cp->tx_ring, 0, sizeof(struct cp_desc) * CP_TX_RING_SIZE);
++	memset(cp->tx_opts, 0, sizeof(cp->tx_opts));
+ 
+ 	memset(cp->rx_skb, 0, sizeof(struct sk_buff *) * CP_RX_RING_SIZE);
+ 	memset(cp->tx_skb, 0, sizeof(struct sk_buff *) * CP_TX_RING_SIZE);
+@@ -1249,7 +1235,7 @@ static void cp_tx_timeout(struct net_dev
+ {
+ 	struct cp_private *cp = netdev_priv(dev);
+ 	unsigned long flags;
+-	int rc;
++	int rc, i;
+ 
+ 	netdev_warn(dev, "Transmit timeout, status %2x %4x %4x %4x\n",
+ 		    cpr8(Cmd), cpr16(CpCmd),
+@@ -1257,13 +1243,26 @@ static void cp_tx_timeout(struct net_dev
+ 
+ 	spin_lock_irqsave(&cp->lock, flags);
+ 
++	netif_dbg(cp, tx_err, cp->dev, "TX ring head %d tail %d desc %x\n",
++		  cp->tx_head, cp->tx_tail, cpr16(TxDmaOkLowDesc));
++	for (i = 0; i < CP_TX_RING_SIZE; i++) {
++		netif_dbg(cp, tx_err, cp->dev,
++			  "TX slot %d @%p: %08x (%08x) %08x %llx %p\n",
++			  i, &cp->tx_ring[i], le32_to_cpu(cp->tx_ring[i].opts1),
++			  cp->tx_opts[i], le32_to_cpu(cp->tx_ring[i].opts2),
++			  le64_to_cpu(cp->tx_ring[i].addr),
++			  cp->tx_skb[i]);
++	}
++
+ 	cp_stop_hw(cp);
+ 	cp_clean_rings(cp);
+ 	rc = cp_init_rings(cp);
+ 	cp_start_hw(cp);
+-	cp_enable_irq(cp);
++	__cp_set_rx_mode(dev);
++	cpw16_f(IntrMask, cp_norx_intr_mask);
+ 
+ 	netif_wake_queue(dev);
++	napi_schedule(&cp->napi);
+ 
+ 	spin_unlock_irqrestore(&cp->lock, flags);
+ }
diff --git a/target/linux/generic/patches-3.18/773-bgmac-add-srab-switch.patch b/target/linux/generic/patches-3.18/773-bgmac-add-srab-switch.patch
new file mode 100644
index 0000000..b883d73
--- /dev/null
+++ b/target/linux/generic/patches-3.18/773-bgmac-add-srab-switch.patch
@@ -0,0 +1,72 @@
+Register switch connected to srab
+
+Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>
+
+--- a/drivers/net/ethernet/broadcom/bgmac.c
++++ b/drivers/net/ethernet/broadcom/bgmac.c
+@@ -17,6 +17,7 @@
+ #include <linux/phy_fixed.h>
+ #include <linux/interrupt.h>
+ #include <linux/dma-mapping.h>
++#include <linux/platform_data/b53.h>
+ #include <bcm47xx_nvram.h>
+ 
+ static const struct bcma_device_id bgmac_bcma_tbl[] = {
+@@ -1538,6 +1539,17 @@ static void bgmac_mii_unregister(struct
+ 	mdiobus_free(mii_bus);
+ }
+ 
++static struct b53_platform_data bgmac_b53_pdata = {
++};
++
++static struct platform_device bgmac_b53_dev = {
++	.name		= "b53-srab-switch",
++	.id		= -1,
++	.dev		= {
++		.platform_data = &bgmac_b53_pdata,
++	},
++};
++
+ /**************************************************
+  * BCMA bus ops
+  **************************************************/
+@@ -1664,6 +1676,16 @@ static int bgmac_probe(struct bcma_devic
+ 	net_dev->hw_features = net_dev->features;
+ 	net_dev->vlan_features = net_dev->features;
+ 
++	if ((ci->id == BCMA_CHIP_ID_BCM4707 ||
++	     ci->id == BCMA_CHIP_ID_BCM53018) &&
++	    !bgmac_b53_pdata.regs) {
++		bgmac_b53_pdata.regs = ioremap_nocache(0x18007000, 0x1000);
++
++		err = platform_device_register(&bgmac_b53_dev);
++		if (!err)
++			bgmac->b53_device = &bgmac_b53_dev;
++	}
++
+ 	err = register_netdev(bgmac->net_dev);
+ 	if (err) {
+ 		bgmac_err(bgmac, "Cannot register net device\n");
+@@ -1690,6 +1712,10 @@ static void bgmac_remove(struct bcma_dev
+ {
+ 	struct bgmac *bgmac = bcma_get_drvdata(core);
+ 
++	if (bgmac->b53_device)
++		platform_device_unregister(&bgmac_b53_dev);
++	bgmac->b53_device = NULL;
++
+ 	unregister_netdev(bgmac->net_dev);
+ 	bgmac_mii_unregister(bgmac);
+ 	netif_napi_del(&bgmac->napi);
+--- a/drivers/net/ethernet/broadcom/bgmac.h
++++ b/drivers/net/ethernet/broadcom/bgmac.h
+@@ -462,6 +462,9 @@ struct bgmac {
+ 	bool has_robosw;
+ 
+ 	bool loopback;
++
++	/* platform device for associated switch */
++	struct platform_device *b53_device;
+ };
+ 
+ static inline u32 bgmac_read(struct bgmac *bgmac, u16 offset)
diff --git a/target/linux/generic/patches-3.18/780-igb-Fix-Null-pointer-dereference-in-igb_reset_q_vect.patch b/target/linux/generic/patches-3.18/780-igb-Fix-Null-pointer-dereference-in-igb_reset_q_vect.patch
new file mode 100644
index 0000000..e541b2c
--- /dev/null
+++ b/target/linux/generic/patches-3.18/780-igb-Fix-Null-pointer-dereference-in-igb_reset_q_vect.patch
@@ -0,0 +1,40 @@
+From cb06d102327eadcd1bdc480bfd9f8876251d1007 Mon Sep 17 00:00:00 2001
+From: Christoph Paasch <christoph.paasch@uclouvain.be>
+Date: Fri, 21 Mar 2014 03:48:19 -0700
+Subject: [PATCH] igb: Fix Null-pointer dereference in igb_reset_q_vector
+
+When igb_set_interrupt_capability() calls
+igb_reset_interrupt_capability() (e.g., because CONFIG_PCI_MSI is unset),
+num_q_vectors has been set but no vector has yet been allocated.
+
+igb_reset_interrupt_capability() will then call igb_reset_q_vector,
+which assumes that the vector is allocated. As this is not the case, we
+are accessing a NULL-pointer.
+
+This patch fixes it by checking that q_vector is indeed different from
+NULL.
+
+Fixes: 02ef6e1d0b0023 (igb: Fix queue allocation method to accommodate changing during runtime)
+Cc: Carolyn Wyborny <carolyn.wyborny@intel.com>
+Signed-off-by: Christoph Paasch <christoph.paasch@uclouvain.be>
+Tested-by: Jeff Pieper <jeffrey.e.pieper@intel.com>
+Signed-off-by: Jeff Kirsher <jeffrey.t.kirsher@intel.com>
+---
+ drivers/net/ethernet/intel/igb/igb_main.c | 6 ++++++
+ 1 file changed, 6 insertions(+)
+
+--- a/drivers/net/ethernet/intel/igb/igb_main.c
++++ b/drivers/net/ethernet/intel/igb/igb_main.c
+@@ -1034,6 +1034,12 @@ static void igb_reset_q_vector(struct ig
+ 	if (!q_vector)
+ 		return;
+ 
++	/* Coming from igb_set_interrupt_capability, the vectors are not yet
++	 * allocated. So, q_vector is NULL so we should stop here.
++	 */
++	if (!q_vector)
++		return;
++
+ 	if (q_vector->tx.ring)
+ 		adapter->tx_ring[q_vector->tx.ring->queue_index] = NULL;
+ 
diff --git a/target/linux/generic/patches-3.18/785-hso-support-0af0-9300.patch b/target/linux/generic/patches-3.18/785-hso-support-0af0-9300.patch
new file mode 100644
index 0000000..50bccc4
--- /dev/null
+++ b/target/linux/generic/patches-3.18/785-hso-support-0af0-9300.patch
@@ -0,0 +1,25 @@
+--- a/drivers/net/usb/hso.c
++++ b/drivers/net/usb/hso.c
+@@ -468,6 +468,7 @@ static const struct usb_device_id hso_id
+ 	{USB_DEVICE(0x0af0, 0x8900)},
+ 	{USB_DEVICE(0x0af0, 0x9000)},
+ 	{USB_DEVICE(0x0af0, 0x9200)},		/* Option GTM671WFS */
++	{USB_DEVICE(0x0af0, 0x9300)},		/* GTM 66xxWFS */
+ 	{USB_DEVICE(0x0af0, 0xd035)},
+ 	{USB_DEVICE(0x0af0, 0xd055)},
+ 	{USB_DEVICE(0x0af0, 0xd155)},
+--- a/drivers/usb/storage/unusual_devs.h
++++ b/drivers/usb/storage/unusual_devs.h
+@@ -1330,6 +1330,12 @@ UNUSUAL_DEV( 0x0af0, 0x8304, 0x0000, 0x0
+ 		USB_SC_DEVICE, USB_PR_DEVICE, NULL,
+ 		0 ),
+ 
++UNUSUAL_DEV( 0x0af0, 0x9300, 0x0000, 0x0000,
++		"Option",
++		"Globetrotter 66xxWFS SD-Card",
++		USB_SC_DEVICE, USB_PR_DEVICE, NULL,
++		0 ),
++
+ UNUSUAL_DEV( 0x0af0, 0xc100, 0x0000, 0x0000,
+ 		"Option",
+ 		"GI 070x SD-Card",
diff --git a/target/linux/generic/patches-3.18/810-pci_disable_common_quirks.patch b/target/linux/generic/patches-3.18/810-pci_disable_common_quirks.patch
new file mode 100644
index 0000000..b9b3e0a
--- /dev/null
+++ b/target/linux/generic/patches-3.18/810-pci_disable_common_quirks.patch
@@ -0,0 +1,51 @@
+--- a/drivers/pci/Kconfig
++++ b/drivers/pci/Kconfig
+@@ -58,6 +58,12 @@ config XEN_PCIDEV_FRONTEND
+           The PCI device frontend driver allows the kernel to import arbitrary
+           PCI devices from a PCI backend to support PCI driver domains.
+ 
++config PCI_DISABLE_COMMON_QUIRKS
++	bool "PCI disable common quirks"
++	depends on PCI
++	help
++	  If you don't know what to do here, say N.
++
+ config HT_IRQ
+ 	bool "Interrupts on hypertransport devices"
+ 	default y
+--- a/drivers/pci/quirks.c
++++ b/drivers/pci/quirks.c
+@@ -41,6 +41,7 @@ static void quirk_mmio_always_on(struct
+ DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_ANY_ID, PCI_ANY_ID,
+ 				PCI_CLASS_BRIDGE_HOST, 8, quirk_mmio_always_on);
+ 
++#ifndef CONFIG_PCI_DISABLE_COMMON_QUIRKS
+ /* The Mellanox Tavor device gives false positive parity errors
+  * Mark this device with a broken_parity_status, to allow
+  * PCI scanning code to "skip" this now blacklisted device.
+@@ -2908,6 +2909,7 @@ DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_I
+ DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, 0x65f9, quirk_intel_mc_errata);
+ DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, 0x65fa, quirk_intel_mc_errata);
+ 
++#endif /* !CONFIG_PCI_DISABLE_COMMON_QUIRKS */
+ 
+ /*
+  * Ivytown NTB BAR sizes are misreported by the hardware due to an erratum.  To
+@@ -2964,6 +2966,8 @@ static void fixup_debug_report(struct pc
+ 	}
+ }
+ 
++#ifndef CONFIG_PCI_DISABLE_COMMON_QUIRKS
++
+ /*
+  * Some BIOS implementations leave the Intel GPU interrupts enabled,
+  * even though no one is handling them (f.e. i915 driver is never loaded).
+@@ -2998,6 +3002,8 @@ DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_IN
+ DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x010a, disable_igfx_irq);
+ DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x0152, disable_igfx_irq);
+ 
++#endif /* !CONFIG_PCI_DISABLE_COMMON_QUIRKS */
++
+ /*
+  * PCI devices which are on Intel chips can skip the 10ms delay
+  * before entering D3 mode.
diff --git a/target/linux/generic/patches-3.18/811-pci_disable_usb_common_quirks.patch b/target/linux/generic/patches-3.18/811-pci_disable_usb_common_quirks.patch
new file mode 100644
index 0000000..b54d150
--- /dev/null
+++ b/target/linux/generic/patches-3.18/811-pci_disable_usb_common_quirks.patch
@@ -0,0 +1,101 @@
+
+--- a/drivers/usb/host/pci-quirks.c
++++ b/drivers/usb/host/pci-quirks.c
+@@ -97,6 +97,8 @@ struct amd_chipset_type {
+ 	u8 rev;
+ };
+ 
++#ifndef CONFIG_PCI_DISABLE_COMMON_QUIRKS
++
+ static struct amd_chipset_info {
+ 	struct pci_dev	*nb_dev;
+ 	struct pci_dev	*smbus_dev;
+@@ -454,6 +456,10 @@ void usb_amd_dev_put(void)
+ }
+ EXPORT_SYMBOL_GPL(usb_amd_dev_put);
+ 
++#endif /* CONFIG_PCI_DISABLE_COMMON_QUIRKS */
++
++#if IS_ENABLED(CONFIG_USB_UHCI_HCD)
++
+ /*
+  * Make sure the controller is completely inactive, unable to
+  * generate interrupts or do DMA.
+@@ -533,8 +539,17 @@ reset_needed:
+ 	uhci_reset_hc(pdev, base);
+ 	return 1;
+ }
++#else
++int uhci_check_and_reset_hc(struct pci_dev *pdev, unsigned long base)
++{
++	return 0;
++}
++
++#endif
+ EXPORT_SYMBOL_GPL(uhci_check_and_reset_hc);
+ 
++#ifndef CONFIG_PCI_DISABLE_COMMON_QUIRKS
++
+ static inline int io_type_enabled(struct pci_dev *pdev, unsigned int mask)
+ {
+ 	u16 cmd;
+@@ -1095,3 +1110,4 @@ static void quirk_usb_early_handoff(stru
+ }
+ DECLARE_PCI_FIXUP_CLASS_FINAL(PCI_ANY_ID, PCI_ANY_ID,
+ 			PCI_CLASS_SERIAL_USB, 8, quirk_usb_early_handoff);
++#endif
+--- a/drivers/usb/host/pci-quirks.h
++++ b/drivers/usb/host/pci-quirks.h
+@@ -4,6 +4,9 @@
+ #ifdef CONFIG_PCI
+ void uhci_reset_hc(struct pci_dev *pdev, unsigned long base);
+ int uhci_check_and_reset_hc(struct pci_dev *pdev, unsigned long base);
++#endif  /* CONFIG_PCI */
++
++#if defined(CONFIG_PCI) && !defined(CONFIG_PCI_DISABLE_COMMON_QUIRKS)
+ int usb_amd_find_chipset_info(void);
+ int usb_hcd_amd_remote_wakeup_quirk(struct pci_dev *pdev);
+ bool usb_amd_hang_symptom_quirk(void);
+@@ -16,11 +19,24 @@ void usb_disable_xhci_ports(struct pci_d
+ void sb800_prefetch(struct device *dev, int on);
+ #else
+ struct pci_dev;
++static inline int usb_amd_find_chipset_info(void)
++{
++	return 0;
++}
++static inline bool usb_amd_hang_symptom_quirk(void)
++{
++	return false;
++}
++static inline bool usb_amd_prefetch_quirk(void)
++{
++	return false;
++}
+ static inline void usb_amd_quirk_pll_disable(void) {}
+ static inline void usb_amd_quirk_pll_enable(void) {}
+ static inline void usb_amd_dev_put(void) {}
+ static inline void usb_disable_xhci_ports(struct pci_dev *xhci_pdev) {}
+ static inline void sb800_prefetch(struct device *dev, int on) {}
+-#endif  /* CONFIG_PCI */
++static inline void usb_enable_intel_xhci_ports(struct pci_dev *xhci_pdev) {}
++#endif
+ 
+ #endif  /*  __LINUX_USB_PCI_QUIRKS_H  */
+--- a/include/linux/usb/hcd.h
++++ b/include/linux/usb/hcd.h
+@@ -444,7 +444,14 @@ extern int usb_hcd_pci_probe(struct pci_
+ extern void usb_hcd_pci_remove(struct pci_dev *dev);
+ extern void usb_hcd_pci_shutdown(struct pci_dev *dev);
+ 
++#ifndef CONFIG_PCI_DISABLE_COMMON_QUIRKS
+ extern int usb_hcd_amd_remote_wakeup_quirk(struct pci_dev *dev);
++#else
++static inline int usb_hcd_amd_remote_wakeup_quirk(struct pci_dev *dev)
++{
++	return 0;
++}
++#endif
+ 
+ #ifdef CONFIG_PM
+ extern const struct dev_pm_ops usb_hcd_pci_pm_ops;
diff --git a/target/linux/generic/patches-3.18/820-usb_add_usb_find_device_by_name.patch b/target/linux/generic/patches-3.18/820-usb_add_usb_find_device_by_name.patch
new file mode 100644
index 0000000..e381cc9
--- /dev/null
+++ b/target/linux/generic/patches-3.18/820-usb_add_usb_find_device_by_name.patch
@@ -0,0 +1,84 @@
+--- a/drivers/usb/core/usb.c
++++ b/drivers/usb/core/usb.c
+@@ -690,6 +690,71 @@ int __usb_get_extra_descriptor(char *buf
+ }
+ EXPORT_SYMBOL_GPL(__usb_get_extra_descriptor);
+ 
++static struct usb_device *match_device_name(struct usb_device *dev,
++					    const char *name)
++{
++	struct usb_device *ret_dev = NULL;
++	struct usb_device *childdev = NULL;
++	int child;
++
++	dev_dbg(&dev->dev, "check for name %s ...\n", name);
++
++	/* see if this device matches */
++	if (strcmp(dev_name(&dev->dev), name) == 0 ) {
++		dev_dbg(&dev->dev, "matched this device!\n");
++		ret_dev = usb_get_dev(dev);
++		goto exit;
++	}
++	/* look through all of the children of this device */
++	usb_hub_for_each_child(dev, child, childdev) {
++		if (childdev) {
++			usb_lock_device(childdev);
++			ret_dev = match_device_name(childdev, name);
++			usb_unlock_device(childdev);
++			if (ret_dev)
++				goto exit;
++		}
++	}
++exit:
++	return ret_dev;
++}
++
++/**
++ * usb_find_device_by_name - find a specific usb device in the system
++ * @name: the name of the device to find
++ *
++ * Returns a pointer to a struct usb_device if such a specified usb
++ * device is present in the system currently.  The usage count of the
++ * device will be incremented if a device is found.  Make sure to call
++ * usb_put_dev() when the caller is finished with the device.
++ *
++ * If a device with the specified bus id is not found, NULL is returned.
++ */
++struct usb_device *usb_find_device_by_name(const char *name)
++{
++	struct list_head *buslist;
++	struct usb_bus *bus;
++	struct usb_device *dev = NULL;
++
++	mutex_lock(&usb_bus_list_lock);
++	for (buslist = usb_bus_list.next;
++	     buslist != &usb_bus_list;
++	     buslist = buslist->next) {
++		bus = container_of(buslist, struct usb_bus, bus_list);
++		if (!bus->root_hub)
++			continue;
++		usb_lock_device(bus->root_hub);
++		dev = match_device_name(bus->root_hub, name);
++		usb_unlock_device(bus->root_hub);
++		if (dev)
++			goto exit;
++	}
++exit:
++	mutex_unlock(&usb_bus_list_lock);
++	return dev;
++}
++EXPORT_SYMBOL_GPL(usb_find_device_by_name);
++
+ /**
+  * usb_alloc_coherent - allocate dma-consistent buffer for URB_NO_xxx_DMA_MAP
+  * @dev: device the buffer will be used with
+--- a/include/linux/usb.h
++++ b/include/linux/usb.h
+@@ -721,6 +721,7 @@ static inline bool usb_device_no_sg_cons
+ 	return udev && udev->bus && udev->bus->no_sg_constraint;
+ }
+ 
++extern struct usb_device *usb_find_device_by_name(const char *name);
+ 
+ /*-------------------------------------------------------------------------*/
+ 
diff --git a/target/linux/generic/patches-3.18/821-usb-dwc2-dualrole.patch b/target/linux/generic/patches-3.18/821-usb-dwc2-dualrole.patch
new file mode 100644
index 0000000..9e841cb
--- /dev/null
+++ b/target/linux/generic/patches-3.18/821-usb-dwc2-dualrole.patch
@@ -0,0 +1,146 @@
+--- a/drivers/usb/dwc2/Kconfig
++++ b/drivers/usb/dwc2/Kconfig
+@@ -1,6 +1,6 @@
+ config USB_DWC2
+-	bool "DesignWare USB2 DRD Core Support"
+-	depends on USB
++	tristate "DesignWare USB2 DRD Core Support"
++	depends on USB || USB_GADGET
+ 	help
+ 	  Say Y here if your system has a Dual Role Hi-Speed USB
+ 	  controller based on the DesignWare HSOTG IP Core.
+@@ -10,49 +10,61 @@ config USB_DWC2
+ 	  bus interface module (if you have a PCI bus system) will be
+ 	  called dwc2_pci.ko, and the platform interface module (for
+ 	  controllers directly connected to the CPU) will be called
+-	  dwc2_platform.ko. For gadget mode, there will be a single
+-	  module called dwc2_gadget.ko.
+-
+-	  NOTE: The s3c-hsotg driver is now renamed to dwc2_gadget. The
+-	  host and gadget drivers are still currently separate drivers.
+-	  There are plans to merge the dwc2_gadget driver with the dwc2
+-	  host driver in the near future to create a dual-role driver.
++	  dwc2_platform.ko. For all modes(host, gadget and dual-role), there
++	  will be an additional module named dwc2.ko.
+ 
+ if USB_DWC2
+ 
++choice
++	bool "DWC2 Mode Selection"
++	default USB_DWC2_DUAL_ROLE if (USB && USB_GADGET)
++	default USB_DWC2_HOST if (USB && !USB_GADGET)
++	default USB_DWC2_PERIPHERAL if (!USB && USB_GADGET)
++
+ config USB_DWC2_HOST
+-	tristate "Host only mode"
++	bool "Host only mode"
+ 	depends on USB
+ 	help
+ 	  The Designware USB2.0 high-speed host controller
+-	  integrated into many SoCs.
++	  integrated into many SoCs. Select this option if you want the
++	  driver to operate in Host-only mode.
+ 
+-config USB_DWC2_PLATFORM
+-	bool "DWC2 Platform"
+-	depends on USB_DWC2_HOST
+-	default USB_DWC2_HOST
++comment "Gadget/Dual-role mode requires USB Gadget support to be enabled"
++
++config USB_DWC2_PERIPHERAL
++	bool "Gadget only mode"
++	depends on USB_GADGET=y || USB_GADGET=USB_DWC2
++	help
++	  The Designware USB2.0 high-speed gadget controller
++	  integrated into many SoCs. Select this option if you want the
++	  driver to operate in Peripheral-only mode. This option requires
++	  USB_GADGET to be enabled.
++
++config USB_DWC2_DUAL_ROLE
++	bool "Dual Role mode"
++	depends on (USB=y || USB=USB_DWC2) && (USB_GADGET=y || USB_GADGET=USB_DWC2)
+ 	help
+-	  The Designware USB2.0 platform interface module for
+-	  controllers directly connected to the CPU. This is only
+-	  used for host mode.
++	  Select this option if you want the driver to work in a dual-role
++	  mode. In this mode both host and gadget features are enabled, and
++	  the role will be determined by the cable that gets plugged-in. This
++	  option requires USB_GADGET to be enabled.
++endchoice
++
++config USB_DWC2_PLATFORM
++	tristate "DWC2 Platform"
++	default USB_DWC2_HOST || USB_DWC2_PERIPHERAL
++        help
++          The Designware USB2.0 platform interface module for
++          controllers directly connected to the CPU.
+ 
+ config USB_DWC2_PCI
+-	bool "DWC2 PCI"
++	tristate "DWC2 PCI"
+ 	depends on USB_DWC2_HOST && PCI
+ 	default USB_DWC2_HOST
+ 	help
+ 	  The Designware USB2.0 PCI interface module for controllers
+ 	  connected to a PCI bus. This is only used for host mode.
+ 
+-comment "Gadget mode requires USB Gadget support to be enabled"
+-
+-config USB_DWC2_PERIPHERAL
+-	tristate "Gadget only mode"
+-	depends on USB_GADGET
+-	help
+-	  The Designware USB2.0 high-speed gadget controller
+-	  integrated into many SoCs.
+-
+ config USB_DWC2_DEBUG
+ 	bool "Enable Debugging Messages"
+ 	help
+--- a/drivers/usb/dwc2/Makefile
++++ b/drivers/usb/dwc2/Makefile
+@@ -1,28 +1,28 @@
+ ccflags-$(CONFIG_USB_DWC2_DEBUG)	+= -DDEBUG
+ ccflags-$(CONFIG_USB_DWC2_VERBOSE)	+= -DVERBOSE_DEBUG
+ 
+-obj-$(CONFIG_USB_DWC2_HOST)		+= dwc2.o
++obj-$(CONFIG_USB_DWC2)			+= dwc2.o
+ dwc2-y					:= core.o core_intr.o
+-dwc2-y					+= hcd.o hcd_intr.o
+-dwc2-y					+= hcd_queue.o hcd_ddma.o
++
++ifneq ($(filter y,$(CONFIG_USB_DWC2_HOST) $(CONFIG_USB_DWC2_DUAL_ROLE)),)
++	dwc2-y				+= hcd.o hcd_intr.o
++	dwc2-y				+= hcd_queue.o hcd_ddma.o
++endif
++
++ifneq ($(filter y,$(CONFIG_USB_DWC2_PERIPHERAL) $(CONFIG_USB_DWC2_DUAL_ROLE)),)
++	dwc2-y       			+= gadget.o
++endif
+ 
+ # NOTE: The previous s3c-hsotg peripheral mode only driver has been moved to
+ # this location and renamed gadget.c. When building for dynamically linked
+-# modules, dwc2_gadget.ko will get built for peripheral mode. For host mode,
+-# the core module will be dwc2.ko, the PCI bus interface module will called
+-# dwc2_pci.ko and the platform interface module will be called dwc2_platform.ko.
+-# At present the host and gadget driver will be separate drivers, but there
+-# are plans in the near future to create a dual-role driver.
++# modules, dwc2.ko will get built for host mode, peripheral mode, and dual-role
++# mode. The PCI bus interface module will called dwc2_pci.ko and the platform
++# interface module will be called dwc2_platform.ko.
+ 
+ ifneq ($(CONFIG_USB_DWC2_PCI),)
+-	obj-$(CONFIG_USB_DWC2_HOST)	+= dwc2_pci.o
++	obj-$(CONFIG_USB_DWC2)		+= dwc2_pci.o
+ 	dwc2_pci-y			:= pci.o
+ endif
+ 
+-ifneq ($(CONFIG_USB_DWC2_PLATFORM),)
+-	obj-$(CONFIG_USB_DWC2_HOST)	+= dwc2_platform.o
+-	dwc2_platform-y			:= platform.o
+-endif
+-
+-obj-$(CONFIG_USB_DWC2_PERIPHERAL)	+= dwc2_gadget.o
+-dwc2_gadget-y				:= gadget.o
++obj-$(CONFIG_USB_DWC2_PLATFORM)		+= dwc2_platform.o
++dwc2_platform-y				:= platform.o
diff --git a/target/linux/generic/patches-3.18/830-ledtrig_morse.patch b/target/linux/generic/patches-3.18/830-ledtrig_morse.patch
new file mode 100644
index 0000000..a41facc
--- /dev/null
+++ b/target/linux/generic/patches-3.18/830-ledtrig_morse.patch
@@ -0,0 +1,28 @@
+--- a/drivers/leds/trigger/Kconfig
++++ b/drivers/leds/trigger/Kconfig
+@@ -108,4 +108,8 @@ config LEDS_TRIGGER_CAMERA
+ 	  This enables direct flash/torch on/off by the driver, kernel space.
+ 	  If unsure, say Y.
+ 
++config LEDS_TRIGGER_MORSE
++	tristate "LED Morse Trigger"
++	depends on LEDS_TRIGGERS
++
+ endif # LEDS_TRIGGERS
+--- a/drivers/leds/Makefile
++++ b/drivers/leds/Makefile
+@@ -62,3 +62,4 @@ obj-$(CONFIG_LEDS_DAC124S085)		+= leds-d
+ 
+ # LED Triggers
+ obj-$(CONFIG_LEDS_TRIGGERS)		+= trigger/
++obj-$(CONFIG_LEDS_TRIGGER_MORSE)	+= ledtrig-morse.o
+--- a/drivers/leds/ledtrig-morse.c
++++ b/drivers/leds/ledtrig-morse.c
+@@ -26,7 +26,6 @@
+ #include <linux/list.h>
+ #include <linux/spinlock.h>
+ #include <linux/device.h>
+-#include <linux/sysdev.h>
+ #include <linux/timer.h>
+ #include <linux/ctype.h>
+ #include <linux/leds.h>
diff --git a/target/linux/generic/patches-3.18/831-ledtrig_netdev.patch b/target/linux/generic/patches-3.18/831-ledtrig_netdev.patch
new file mode 100644
index 0000000..3f39fb6
--- /dev/null
+++ b/target/linux/generic/patches-3.18/831-ledtrig_netdev.patch
@@ -0,0 +1,60 @@
+--- a/drivers/leds/trigger/Kconfig
++++ b/drivers/leds/trigger/Kconfig
+@@ -112,4 +112,11 @@ config LEDS_TRIGGER_MORSE
+ 	tristate "LED Morse Trigger"
+ 	depends on LEDS_TRIGGERS
+ 
++config LEDS_TRIGGER_NETDEV
++	tristate "LED Netdev Trigger"
++	depends on NET && LEDS_TRIGGERS
++	help
++	  This allows LEDs to be controlled by network device activity.
++	  If unsure, say Y.
++
+ endif # LEDS_TRIGGERS
+--- a/drivers/leds/Makefile
++++ b/drivers/leds/Makefile
+@@ -63,3 +63,4 @@ obj-$(CONFIG_LEDS_DAC124S085)		+= leds-d
+ # LED Triggers
+ obj-$(CONFIG_LEDS_TRIGGERS)		+= trigger/
+ obj-$(CONFIG_LEDS_TRIGGER_MORSE)	+= ledtrig-morse.o
++obj-$(CONFIG_LEDS_TRIGGER_NETDEV)	+= ledtrig-netdev.o
+--- a/drivers/leds/ledtrig-netdev.c
++++ b/drivers/leds/ledtrig-netdev.c
+@@ -22,7 +22,6 @@
+ #include <linux/list.h>
+ #include <linux/spinlock.h>
+ #include <linux/device.h>
+-#include <linux/sysdev.h>
+ #include <linux/netdevice.h>
+ #include <linux/timer.h>
+ #include <linux/ctype.h>
+@@ -254,7 +253,7 @@ static int netdev_trig_notify(struct not
+ 			      unsigned long evt,
+ 			      void *dv)
+ {
+-	struct net_device *dev = dv;
++	struct net_device *dev = netdev_notifier_info_to_dev((struct netdev_notifier_info *) dv);
+ 	struct led_netdev_data *trigger_data = container_of(nb, struct led_netdev_data, notifier);
+ 
+ 	if (evt != NETDEV_UP && evt != NETDEV_DOWN && evt != NETDEV_CHANGE && evt != NETDEV_REGISTER && evt != NETDEV_UNREGISTER)
+@@ -294,8 +293,9 @@ done:
+ static void netdev_trig_timer(unsigned long arg)
+ {
+ 	struct led_netdev_data *trigger_data = (struct led_netdev_data *)arg;
+-	const struct net_device_stats *dev_stats;
++	struct rtnl_link_stats64 *dev_stats;
+ 	unsigned new_activity;
++	struct rtnl_link_stats64 temp;
+ 
+ 	write_lock(&trigger_data->lock);
+ 
+@@ -305,7 +305,7 @@ static void netdev_trig_timer(unsigned l
+ 		goto no_restart;
+ 	}
+ 
+-	dev_stats = dev_get_stats(trigger_data->net_dev);
++	dev_stats = dev_get_stats(trigger_data->net_dev, &temp);
+ 	new_activity =
+ 		((trigger_data->mode & MODE_TX) ? dev_stats->tx_packets : 0) +
+ 		((trigger_data->mode & MODE_RX) ? dev_stats->rx_packets : 0);
diff --git a/target/linux/generic/patches-3.18/832-ledtrig_usbdev.patch b/target/linux/generic/patches-3.18/832-ledtrig_usbdev.patch
new file mode 100644
index 0000000..d8c9492
--- /dev/null
+++ b/target/linux/generic/patches-3.18/832-ledtrig_usbdev.patch
@@ -0,0 +1,31 @@
+--- a/drivers/leds/trigger/Kconfig
++++ b/drivers/leds/trigger/Kconfig
+@@ -119,4 +119,11 @@ config LEDS_TRIGGER_NETDEV
+ 	  This allows LEDs to be controlled by network device activity.
+ 	  If unsure, say Y.
+ 
++config LEDS_TRIGGER_USBDEV
++	tristate "LED USB device Trigger"
++	depends on USB && LEDS_TRIGGERS
++	help
++	  This allows LEDs to be controlled by the presence/activity of
++	  an USB device. If unsure, say N.
++
+ endif # LEDS_TRIGGERS
+--- a/drivers/leds/Makefile
++++ b/drivers/leds/Makefile
+@@ -64,3 +64,4 @@ obj-$(CONFIG_LEDS_DAC124S085)		+= leds-d
+ obj-$(CONFIG_LEDS_TRIGGERS)		+= trigger/
+ obj-$(CONFIG_LEDS_TRIGGER_MORSE)	+= ledtrig-morse.o
+ obj-$(CONFIG_LEDS_TRIGGER_NETDEV)	+= ledtrig-netdev.o
++obj-$(CONFIG_LEDS_TRIGGER_USBDEV)	+= ledtrig-usbdev.o
+--- a/drivers/leds/ledtrig-usbdev.c
++++ b/drivers/leds/ledtrig-usbdev.c
+@@ -24,7 +24,6 @@
+ #include <linux/list.h>
+ #include <linux/spinlock.h>
+ #include <linux/device.h>
+-#include <linux/sysdev.h>
+ #include <linux/timer.h>
+ #include <linux/ctype.h>
+ #include <linux/slab.h>
diff --git a/target/linux/generic/patches-3.18/834-ledtrig-libata.patch b/target/linux/generic/patches-3.18/834-ledtrig-libata.patch
new file mode 100644
index 0000000..d0aee1c
--- /dev/null
+++ b/target/linux/generic/patches-3.18/834-ledtrig-libata.patch
@@ -0,0 +1,153 @@
+From 52cfd51cdf6a6e14d4fb270c6343abac3bac00f4 Mon Sep 17 00:00:00 2001
+From: Daniel Golle <daniel@makrotopia.org>
+Date: Fri, 12 Dec 2014 13:38:33 +0100
+Subject: [PATCH] libata: add ledtrig support
+To: linux-ide@vger.kernel.org,
+    Tejun Heo <tj@kernel.org>
+
+This adds a LED trigger for each ATA port indicating disk activity.
+
+As this is needed only on specific platforms (NAS SoCs and such),
+these platforms should define ARCH_WANTS_LIBATA_LEDS if there
+are boards with LED(s) intended to indicate ATA disk activity and
+need the OS to take care of that.
+In that way, if not selected, LED trigger support not will be
+included in libata-core and both, codepaths and structures remain
+untouched.
+
+Signed-off-by: Daniel Golle <daniel@makrotopia.org>
+---
+ drivers/ata/Kconfig       | 16 ++++++++++++++++
+ drivers/ata/libata-core.c | 41 +++++++++++++++++++++++++++++++++++++++++
+ include/linux/libata.h    |  9 +++++++++
+ 3 files changed, 66 insertions(+)
+
+--- a/drivers/ata/Kconfig
++++ b/drivers/ata/Kconfig
+@@ -46,6 +46,22 @@ config ATA_VERBOSE_ERROR
+ 
+ 	  If unsure, say Y.
+ 
++config ARCH_WANT_LIBATA_LEDS
++	bool
++
++config ATA_LEDS
++	bool "support ATA port LED triggers"
++	depends on ARCH_WANT_LIBATA_LEDS
++	select NEW_LEDS
++	select LEDS_CLASS
++	select LEDS_TRIGGERS
++	default y
++	help
++	  This option adds a LED trigger for each registered ATA port.
++	  It is used to drive disk activity leds connected via GPIO.
++
++	  If unsure, say N.
++
+ config ATA_ACPI
+ 	bool "ATA ACPI Support"
+ 	depends on ACPI && PCI
+--- a/drivers/ata/libata-core.c
++++ b/drivers/ata/libata-core.c
+@@ -725,6 +725,19 @@ u64 ata_tf_read_block(struct ata_taskfil
+ 	return block;
+ }
+ 
++#ifdef CONFIG_ATA_LEDS
++#define LIBATA_BLINK_DELAY 20 /* ms */
++static inline void ata_led_act(struct ata_port *ap)
++{
++	unsigned long led_delay = LIBATA_BLINK_DELAY;
++
++	if (unlikely(!ap->ledtrig))
++		return;
++
++	led_trigger_blink_oneshot(ap->ledtrig, &led_delay, &led_delay, 0);
++}
++#endif
++
+ /**
+  *	ata_build_rw_tf - Build ATA taskfile for given read/write request
+  *	@tf: Target ATA taskfile
+@@ -4800,6 +4813,9 @@ static struct ata_queued_cmd *ata_qc_new
+ 			break;
+ 		}
+ 	}
++#ifdef CONFIG_ATA_LEDS
++	ata_led_act(ap);
++#endif
+ 
+ 	return qc;
+ }
+@@ -5710,6 +5726,9 @@ struct ata_port *ata_port_alloc(struct a
+ 	ap->stats.unhandled_irq = 1;
+ 	ap->stats.idle_irq = 1;
+ #endif
++#ifdef CONFIG_ATA_LEDS
++	ap->ledtrig = kzalloc(sizeof(struct led_trigger), GFP_KERNEL);
++#endif
+ 	ata_sff_port_init(ap);
+ 
+ 	return ap;
+@@ -5731,6 +5750,12 @@ static void ata_host_release(struct devi
+ 
+ 		kfree(ap->pmp_link);
+ 		kfree(ap->slave_link);
++#ifdef CONFIG_ATA_LEDS
++		if (ap->ledtrig) {
++			led_trigger_unregister(ap->ledtrig);
++			kfree(ap->ledtrig);
++		};
++#endif
+ 		kfree(ap);
+ 		host->ports[i] = NULL;
+ 	}
+@@ -6177,7 +6202,23 @@ int ata_host_register(struct ata_host *h
+ 		host->ports[i]->print_id = atomic_inc_return(&ata_print_id);
+ 		host->ports[i]->local_port_no = i + 1;
+ 	}
++#ifdef CONFIG_ATA_LEDS
++	for (i = 0; i < host->n_ports; i++) {
++		if (unlikely(!host->ports[i]->ledtrig))
++			continue;
+ 
++		snprintf(host->ports[i]->ledtrig_name,
++			sizeof(host->ports[i]->ledtrig_name), "ata%u",
++			host->ports[i]->print_id);
++
++		host->ports[i]->ledtrig->name = host->ports[i]->ledtrig_name;
++
++		if (led_trigger_register(host->ports[i]->ledtrig)) {
++			kfree(host->ports[i]->ledtrig);
++			host->ports[i]->ledtrig = NULL;
++		}
++	}
++#endif
+ 	/* Create associated sysfs transport objects  */
+ 	for (i = 0; i < host->n_ports; i++) {
+ 		rc = ata_tport_add(host->dev,host->ports[i]);
+--- a/include/linux/libata.h
++++ b/include/linux/libata.h
+@@ -38,6 +38,9 @@
+ #include <linux/acpi.h>
+ #include <linux/cdrom.h>
+ #include <linux/sched.h>
++#ifdef CONFIG_ATA_LEDS
++#include <linux/leds.h>
++#endif
+ 
+ /*
+  * Define if arch has non-standard setup.  This is a _PCI_ standard
+@@ -874,6 +877,12 @@ struct ata_port {
+ #ifdef CONFIG_ATA_ACPI
+ 	struct ata_acpi_gtm	__acpi_init_gtm; /* use ata_acpi_init_gtm() */
+ #endif
++
++#ifdef CONFIG_ATA_LEDS
++	struct led_trigger	*ledtrig;
++	char			ledtrig_name[8];
++#endif
++
+ 	/* owned by EH */
+ 	u8			sector_buf[ATA_SECT_SIZE] ____cacheline_aligned;
+ };
diff --git a/target/linux/generic/patches-3.18/840-rtc7301.patch b/target/linux/generic/patches-3.18/840-rtc7301.patch
new file mode 100644
index 0000000..2134d87
--- /dev/null
+++ b/target/linux/generic/patches-3.18/840-rtc7301.patch
@@ -0,0 +1,250 @@
+--- a/drivers/rtc/Kconfig
++++ b/drivers/rtc/Kconfig
+@@ -979,6 +979,15 @@ config RTC_DRV_NUC900
+ 	  If you say yes here you get support for the RTC subsystem of the
+ 	  NUC910/NUC920 used in embedded systems.
+ 
++config RTC_DRV_RTC7301
++	tristate "Epson RTC-7301 SF/DG"
++	help
++	  If you say Y here you will get support for the
++	  Epson RTC-7301 SF/DG RTC chips.
++
++	  This driver can also be built as a module. If so, the module
++	  will be called rtc-7301.
++
+ comment "on-CPU RTC drivers"
+ 
+ config RTC_DRV_DAVINCI
+--- a/drivers/rtc/Makefile
++++ b/drivers/rtc/Makefile
+@@ -115,6 +115,7 @@ obj-$(CONFIG_RTC_DRV_RP5C01)	+= rtc-rp5c
+ obj-$(CONFIG_RTC_DRV_RS5C313)	+= rtc-rs5c313.o
+ obj-$(CONFIG_RTC_DRV_RS5C348)	+= rtc-rs5c348.o
+ obj-$(CONFIG_RTC_DRV_RS5C372)	+= rtc-rs5c372.o
++obj-$(CONFIG_RTC_DRV_RTC7301)	+= rtc-rtc7301.o
+ obj-$(CONFIG_RTC_DRV_RV3029C2)	+= rtc-rv3029c2.o
+ obj-$(CONFIG_RTC_DRV_RX4581)	+= rtc-rx4581.o
+ obj-$(CONFIG_RTC_DRV_RX8025)	+= rtc-rx8025.o
+--- /dev/null
++++ b/drivers/rtc/rtc-rtc7301.c
+@@ -0,0 +1,219 @@
++/*
++ * Driver for Epson RTC-7301SF/DG
++ *
++ * Copyright (C) 2009 Jose Vasconcellos
++ *
++ * This program is free software; you can redistribute it and/or modify
++ * it under the terms of the GNU General Public License version 2 as
++ * published by the Free Software Foundation.
++ */
++
++#include <linux/module.h>
++#include <linux/rtc.h>
++#include <linux/platform_device.h>
++#include <linux/io.h>
++#include <linux/delay.h>
++#include <linux/bcd.h>
++
++#define RTC_NAME "rtc7301"
++#define RTC_VERSION "0.1"
++
++/* Epson RTC-7301 register addresses */
++#define RTC7301_SEC		0x00
++#define RTC7301_SEC10		0x01
++#define RTC7301_MIN		0x02
++#define RTC7301_MIN10		0x03
++#define RTC7301_HOUR		0x04
++#define RTC7301_HOUR10		0x05
++#define RTC7301_WEEKDAY		0x06
++#define RTC7301_DAY		0x07
++#define RTC7301_DAY10		0x08
++#define RTC7301_MON		0x09
++#define RTC7301_MON10		0x0A
++#define RTC7301_YEAR		0x0B
++#define RTC7301_YEAR10		0x0C
++#define RTC7301_YEAR100		0x0D
++#define RTC7301_YEAR1000	0x0E
++#define RTC7301_CTRLREG		0x0F
++
++static uint8_t __iomem *rtc7301_base;
++
++#define read_reg(offset) (readb(rtc7301_base + offset) & 0xf)
++#define write_reg(offset, data) writeb(data, rtc7301_base + (offset))
++
++#define rtc7301_isbusy() (read_reg(RTC7301_CTRLREG) & 1)
++
++static void rtc7301_init_settings(void)
++{
++	int i;
++
++	write_reg(RTC7301_CTRLREG, 2);
++	write_reg(RTC7301_YEAR1000, 2);
++	udelay(122);
++
++	/* bank 1 */
++	write_reg(RTC7301_CTRLREG, 6);
++	for (i=0; i<15; i++)
++		write_reg(i, 0);
++
++	/* bank 2 */
++	write_reg(RTC7301_CTRLREG, 14);
++	for (i=0; i<15; i++)
++		write_reg(i, 0);
++	write_reg(RTC7301_CTRLREG, 0);
++}
++
++static int rtc7301_get_datetime(struct device *dev, struct rtc_time *dt)
++{
++	int cnt;
++	uint8_t buf[16];
++
++	cnt = 0;
++	while (rtc7301_isbusy()) {
++		udelay(244);
++		if (cnt++ > 100) {
++			dev_err(dev, "%s: timeout error %x\n", __func__, rtc7301_base[RTC7301_CTRLREG]);
++			return -EIO;
++		}
++	}
++
++	for (cnt=0; cnt<16; cnt++)
++		buf[cnt] = read_reg(cnt);
++
++	if (buf[RTC7301_SEC10] & 8) {
++		dev_err(dev, "%s: RTC not set\n", __func__);
++		return -EINVAL;
++	}
++
++	memset(dt, 0, sizeof(*dt));
++
++	dt->tm_sec =  buf[RTC7301_SEC] + buf[RTC7301_SEC10]*10;
++	dt->tm_min =  buf[RTC7301_MIN] + buf[RTC7301_MIN10]*10;
++	dt->tm_hour = buf[RTC7301_HOUR] + buf[RTC7301_HOUR10]*10;
++
++	dt->tm_mday = buf[RTC7301_DAY] + buf[RTC7301_DAY10]*10;
++	dt->tm_mon =  buf[RTC7301_MON] + buf[RTC7301_MON10]*10 - 1;
++	dt->tm_year = buf[RTC7301_YEAR] + buf[RTC7301_YEAR10]*10 +
++		      buf[RTC7301_YEAR100]*100 +
++		      ((buf[RTC7301_YEAR1000] & 3)*1000) - 1900;
++
++	/* the rtc device may contain illegal values on power up
++	 * according to the data sheet. make sure they are valid.
++	 */
++
++	return rtc_valid_tm(dt);
++}
++
++static int rtc7301_set_datetime(struct device *dev, struct rtc_time *dt)
++{
++	int data;
++
++	data = dt->tm_year + 1900;
++	if (data >= 2100 || data < 1900)
++		return -EINVAL;
++
++	write_reg(RTC7301_CTRLREG, 2);
++       	udelay(122);
++
++	data = bin2bcd(dt->tm_sec);
++	write_reg(RTC7301_SEC, data);
++	write_reg(RTC7301_SEC10, (data >> 4));
++
++	data = bin2bcd(dt->tm_min);
++	write_reg(RTC7301_MIN, data );
++	write_reg(RTC7301_MIN10, (data >> 4));
++
++	data = bin2bcd(dt->tm_hour);
++	write_reg(RTC7301_HOUR, data);
++	write_reg(RTC7301_HOUR10, (data >> 4));
++
++	data = bin2bcd(dt->tm_mday);
++	write_reg(RTC7301_DAY, data);
++	write_reg(RTC7301_DAY10, (data>> 4));
++
++	data = bin2bcd(dt->tm_mon + 1);
++	write_reg(RTC7301_MON, data);
++	write_reg(RTC7301_MON10, (data >> 4));
++
++	data = bin2bcd(dt->tm_year % 100);
++	write_reg(RTC7301_YEAR, data);
++	write_reg(RTC7301_YEAR10, (data >> 4));
++	data = bin2bcd((1900 + dt->tm_year) / 100);
++	write_reg(RTC7301_YEAR100, data);
++
++	data = bin2bcd(dt->tm_wday);
++	write_reg(RTC7301_WEEKDAY, data);
++
++	write_reg(RTC7301_CTRLREG, 0);
++
++	return 0;
++}
++
++static const struct rtc_class_ops rtc7301_rtc_ops = {
++	.read_time	= rtc7301_get_datetime,
++	.set_time	= rtc7301_set_datetime,
++};
++
++static int rtc7301_probe(struct platform_device *pdev)
++{
++	struct rtc_device *rtc;
++	struct resource *res;
++
++	res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
++	if (!res)
++		return -ENOENT;
++
++	rtc7301_base = ioremap_nocache(res->start, 0x1000 /*res->end - res->start + 1*/);
++	if (!rtc7301_base)
++		return -EINVAL;
++
++	rtc = rtc_device_register(RTC_NAME, &pdev->dev,
++				&rtc7301_rtc_ops, THIS_MODULE);
++	if (IS_ERR(rtc)) {
++		iounmap(rtc7301_base);
++		return PTR_ERR(rtc);
++	}
++
++	platform_set_drvdata(pdev, rtc);
++
++	rtc7301_init_settings();
++	return 0;
++}
++
++static int rtc7301_remove(struct platform_device *pdev)
++{
++	struct rtc_device *rtc = platform_get_drvdata(pdev);
++
++	if (rtc)
++		rtc_device_unregister(rtc);
++	if (rtc7301_base)
++		iounmap(rtc7301_base);
++	return 0;
++}
++
++static struct platform_driver rtc7301_driver = {
++	.driver = {
++		.name	= RTC_NAME,
++		.owner	= THIS_MODULE,
++	},
++	.probe	= rtc7301_probe,
++	.remove = rtc7301_remove,
++};
++
++static __init int rtc7301_init(void)
++{
++	return platform_driver_register(&rtc7301_driver);
++}
++module_init(rtc7301_init);
++
++static __exit void rtc7301_exit(void)
++{
++	platform_driver_unregister(&rtc7301_driver);
++}
++module_exit(rtc7301_exit);
++
++MODULE_DESCRIPTION("Epson 7301 RTC driver");
++MODULE_AUTHOR("Jose Vasconcellos <jvasco@verizon.net>");
++MODULE_LICENSE("GPL");
++MODULE_ALIAS("platform:" RTC_NAME);
++MODULE_VERSION(RTC_VERSION);
diff --git a/target/linux/generic/patches-3.18/841-rtc_pt7c4338.patch b/target/linux/generic/patches-3.18/841-rtc_pt7c4338.patch
new file mode 100644
index 0000000..83b0232
--- /dev/null
+++ b/target/linux/generic/patches-3.18/841-rtc_pt7c4338.patch
@@ -0,0 +1,247 @@
+--- a/drivers/rtc/Kconfig
++++ b/drivers/rtc/Kconfig
+@@ -567,6 +567,15 @@ config RTC_DRV_S5M
+ 	  This driver can also be built as a module. If so, the module
+ 	  will be called rtc-s5m.
+ 
++config RTC_DRV_PT7C4338
++	tristate "Pericom Technology Inc. PT7C4338 RTC"
++	help
++	  If you say yes here you get support for the Pericom Technology
++	  Inc. PT7C4338 RTC chip.
++
++	  This driver can also be built as a module. If so, the module
++	  will be called rtc-pt7c4338.
++
+ endif # I2C
+ 
+ comment "SPI RTC drivers"
+--- a/drivers/rtc/Makefile
++++ b/drivers/rtc/Makefile
+@@ -106,6 +106,7 @@ obj-$(CONFIG_RTC_DRV_PL030)	+= rtc-pl030
+ obj-$(CONFIG_RTC_DRV_PL031)	+= rtc-pl031.o
+ obj-$(CONFIG_RTC_DRV_PM8XXX)	+= rtc-pm8xxx.o
+ obj-$(CONFIG_RTC_DRV_PS3)	+= rtc-ps3.o
++obj-$(CONFIG_RTC_DRV_PT7C4338)	+= rtc-pt7c4338.o
+ obj-$(CONFIG_RTC_DRV_PUV3)	+= rtc-puv3.o
+ obj-$(CONFIG_RTC_DRV_PXA)	+= rtc-pxa.o
+ obj-$(CONFIG_RTC_DRV_R9701)	+= rtc-r9701.o
+--- /dev/null
++++ b/drivers/rtc/rtc-pt7c4338.c
+@@ -0,0 +1,216 @@
++/*
++ * Copyright 2010 Freescale Semiconductor, Inc.
++ *
++ * Author:	Priyanka Jain <Priyanka.Jain@freescale.com>
++ *
++ * See file CREDITS for list of people who contributed to this
++ * project.
++ *
++ * This program is free software; you can redistribute it and/or
++ * modify it under the terms of the GNU General Public License as
++ * published by the Free Software Foundation; either version 2 of
++ * the License, or (at your option) any later version.
++ *
++ * This program is distributed in the hope that it will be useful,
++ * but WITHOUT ANY WARRANTY; without even the implied warranty of
++ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.See the
++ * GNU General Public License for more details.
++ *
++ * You should have received a copy of the GNU General Public License
++ * along with this program; if not, write to the Free Software
++ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
++ * MA 02111-1307 USA
++ */
++
++/*
++ * This file provides Date & Time support (no alarms) for PT7C4338 chip.
++ *
++ * This file is based on drivers/rtc/rtc-ds1307.c
++ *
++ * PT7C4338 chip is manufactured by Pericom Technology Inc.
++ * It is a serial real-time clock which provides
++ * 1)Low-power clock/calendar.
++ * 2)Programmable square-wave output.
++ * It has 56 bytes of nonvolatile RAM.
++ */
++
++#include <linux/kernel.h>
++#include <linux/module.h>
++#include <linux/slab.h>
++#include <linux/i2c.h>
++#include <linux/rtc.h>
++#include <linux/bcd.h>
++
++/* RTC register addresses */
++#define PT7C4338_REG_SECONDS          0x00
++#define PT7C4338_REG_MINUTES          0x01
++#define PT7C4338_REG_HOURS            0x02
++#define PT7C4338_REG_AMPM             0x02
++#define PT7C4338_REG_DAY              0x03
++#define PT7C4338_REG_DATE             0x04
++#define PT7C4338_REG_MONTH            0x05
++#define PT7C4338_REG_YEAR             0x06
++#define PT7C4338_REG_CTRL_STAT        0x07
++
++/* RTC second register address bit */
++#define PT7C4338_SEC_BIT_CH           0x80	/*Clock Halt (in Register 0)*/
++
++/* RTC control and status register bits */
++#define PT7C4338_CTRL_STAT_BIT_RS0    0x1	/*Rate select 0*/
++#define PT7C4338_CTRL_STAT_BIT_RS1    0x2	/*Rate select 1*/
++#define PT7C4338_CTRL_STAT_BIT_SQWE   0x10	/*Square Wave Enable*/
++#define PT7C4338_CTRL_STAT_BIT_OSF    0x20	/*Oscillator Stop Flag*/
++#define PT7C4338_CTRL_STAT_BIT_OUT    0x80	/*Output Level Control*/
++
++static const struct i2c_device_id pt7c4338_id[] = {
++	{ "pt7c4338", 0 },
++	{ }
++};
++MODULE_DEVICE_TABLE(i2c, pt7c4338_id);
++
++struct pt7c4338{
++	struct i2c_client *client;
++	struct rtc_device *rtc;
++};
++
++static int pt7c4338_read_time(struct device *dev, struct rtc_time *time)
++{
++	struct i2c_client *client = to_i2c_client(dev);
++	int ret;
++	u8 buf[7];
++	u8 year, month, day, hour, minute, second;
++	u8 week, twelve_hr, am_pm;
++
++	ret = i2c_smbus_read_i2c_block_data(client,
++			PT7C4338_REG_SECONDS, 7, buf);
++	if (ret < 0)
++		return ret;
++	if (ret < 7)
++		return -EIO;
++
++	second = buf[0];
++	minute = buf[1];
++	hour = buf[2];
++	week = buf[3];
++	day = buf[4];
++	month = buf[5];
++	year = buf[6];
++
++	/* Extract additional information for AM/PM */
++	twelve_hr = hour & 0x40;
++	am_pm = hour & 0x20;
++
++	/* Write to rtc_time structure */
++	time->tm_sec = bcd2bin(second & 0x7f);
++	time->tm_min = bcd2bin(minute & 0x7f);
++	if (twelve_hr) {
++		/* Convert to 24 hr */
++		if (am_pm)
++			time->tm_hour = bcd2bin(hour & 0x10) + 12;
++		else
++			time->tm_hour = bcd2bin(hour & 0xBF);
++	} else {
++		time->tm_hour = bcd2bin(hour);
++	}
++
++	time->tm_wday = bcd2bin(week & 0x07) - 1;
++	time->tm_mday = bcd2bin(day & 0x3f);
++	time->tm_mon = bcd2bin(month & 0x1F) - 1;
++	/* assume 20YY not 19YY */
++	time->tm_year = bcd2bin(year) + 100;
++
++	return 0;
++}
++
++static int pt7c4338_set_time(struct device *dev, struct rtc_time *time)
++{
++	struct i2c_client *client = to_i2c_client(dev);
++	u8 buf[7];
++
++	/* Extract time from rtc_time and load into pt7c4338*/
++	buf[0] = bin2bcd(time->tm_sec);
++	buf[1] = bin2bcd(time->tm_min);
++	buf[2] = bin2bcd(time->tm_hour);
++	buf[3] = bin2bcd(time->tm_wday + 1); /* Day of the week */
++	buf[4] = bin2bcd(time->tm_mday); /* Date */
++	buf[5] = bin2bcd(time->tm_mon + 1);
++
++	/* assume 20YY not 19YY */
++	if (time->tm_year >= 100)
++		buf[6] = bin2bcd(time->tm_year - 100);
++	else
++		buf[6] = bin2bcd(time->tm_year);
++
++	return i2c_smbus_write_i2c_block_data(client,
++					PT7C4338_REG_SECONDS, 7, buf);
++}
++
++static const struct rtc_class_ops pt7c4338_rtc_ops = {
++	.read_time = pt7c4338_read_time,
++	.set_time = pt7c4338_set_time,
++};
++
++static int pt7c4338_probe(struct i2c_client *client,
++		const struct i2c_device_id *id)
++{
++	struct pt7c4338 *pt7c4338;
++	struct i2c_adapter *adapter = to_i2c_adapter(client->dev.parent);
++	int ret;
++
++	pt7c4338 = kzalloc(sizeof(struct pt7c4338), GFP_KERNEL);
++	if (!pt7c4338)
++		return -ENOMEM;
++
++	pt7c4338->client = client;
++	i2c_set_clientdata(client, pt7c4338);
++	pt7c4338->rtc = rtc_device_register(client->name, &client->dev,
++					&pt7c4338_rtc_ops, THIS_MODULE);
++	if (IS_ERR(pt7c4338->rtc)) {
++		ret = PTR_ERR(pt7c4338->rtc);
++		dev_err(&client->dev, "unable to register the class device\n");
++		goto out_free;
++	}
++
++	return 0;
++out_free:
++	i2c_set_clientdata(client, NULL);
++	kfree(pt7c4338);
++	return ret;
++}
++
++static int pt7c4338_remove(struct i2c_client *client)
++{
++	struct pt7c4338 *pt7c4338 = i2c_get_clientdata(client);
++
++	rtc_device_unregister(pt7c4338->rtc);
++	i2c_set_clientdata(client, NULL);
++	kfree(pt7c4338);
++	return 0;
++}
++
++static struct i2c_driver pt7c4338_driver = {
++	.driver = {
++		.name = "rtc-pt7c4338",
++		.owner = THIS_MODULE,
++	},
++	.probe = pt7c4338_probe,
++	.remove = pt7c4338_remove,
++	.id_table = pt7c4338_id,
++};
++
++static int __init pt7c4338_init(void)
++{
++	return i2c_add_driver(&pt7c4338_driver);
++}
++
++static void __exit pt7c4338_exit(void)
++{
++	i2c_del_driver(&pt7c4338_driver);
++}
++
++module_init(pt7c4338_init);
++module_exit(pt7c4338_exit);
++
++MODULE_AUTHOR("Priyanka Jain <Priyanka.Jain@freescale.com>");
++MODULE_DESCRIPTION("pericom Technology Inc. PT7C4338 RTC Driver");
++MODULE_LICENSE("GPL");
diff --git a/target/linux/generic/patches-3.18/861-04_spi_gpio_implement_spi_delay.patch b/target/linux/generic/patches-3.18/861-04_spi_gpio_implement_spi_delay.patch
new file mode 100644
index 0000000..e7b32a5
--- /dev/null
+++ b/target/linux/generic/patches-3.18/861-04_spi_gpio_implement_spi_delay.patch
@@ -0,0 +1,58 @@
+Implement the SPI-GPIO delay function for busses that need speed limitation.
+
+--mb
+
+
+
+--- a/drivers/spi/spi-gpio.c
++++ b/drivers/spi/spi-gpio.c
+@@ -21,6 +21,7 @@
+ #include <linux/module.h>
+ #include <linux/platform_device.h>
+ #include <linux/gpio.h>
++#include <linux/delay.h>
+ #include <linux/of.h>
+ #include <linux/of_device.h>
+ #include <linux/of_gpio.h>
+@@ -73,6 +74,7 @@ struct spi_gpio {
+  *		#define	SPI_MOSI_GPIO	120
+  *		#define	SPI_SCK_GPIO	121
+  *		#define	SPI_N_CHIPSEL	4
++ *		#undef NEED_SPIDELAY
+  *		#include "spi-gpio.c"
+  */
+ 
+@@ -80,6 +82,7 @@ struct spi_gpio {
+ #define DRIVER_NAME	"spi_gpio"
+ 
+ #define GENERIC_BITBANG	/* vs tight inlines */
++#define NEED_SPIDELAY	1
+ 
+ /* all functions referencing these symbols must define pdata */
+ #define SPI_MISO_GPIO	((pdata)->miso)
+@@ -130,12 +133,20 @@ static inline int getmiso(const struct s
+ #undef pdata
+ 
+ /*
+- * NOTE:  this clocks "as fast as we can".  It "should" be a function of the
+- * requested device clock.  Software overhead means we usually have trouble
+- * reaching even one Mbit/sec (except when we can inline bitops), so for now
+- * we'll just assume we never need additional per-bit slowdowns.
++ * NOTE:  to clock "as fast as we can", set spi_device.max_speed_hz
++ * and spi_transfer.speed_hz to 0.
++ * Otherwise this is a function of the requested device clock.
++ * Software overhead means we usually have trouble
++ * reaching even one Mbit/sec (except when we can inline bitops). So on small
++ * embedded devices with fast SPI slaves you usually don't need a delay.
+  */
+-#define spidelay(nsecs)	do {} while (0)
++static inline void spidelay(unsigned nsecs)
++{
++#ifdef NEED_SPIDELAY
++	if (unlikely(nsecs))
++		ndelay(nsecs);
++#endif /* NEED_SPIDELAY */
++}
+ 
+ #include "spi-bitbang-txrx.h"
+ 
diff --git a/target/linux/generic/patches-3.18/862-gpio_spi_driver.patch b/target/linux/generic/patches-3.18/862-gpio_spi_driver.patch
new file mode 100644
index 0000000..70bf11f
--- /dev/null
+++ b/target/linux/generic/patches-3.18/862-gpio_spi_driver.patch
@@ -0,0 +1,373 @@
+THIS CODE IS DEPRECATED.
+
+Please use the new mainline SPI-GPIO driver, as of 2.6.29.
+
+--mb
+
+
+
+---
+ drivers/spi/Kconfig              |    9 +
+ drivers/spi/Makefile             |    1 
+ drivers/spi/spi_gpio_old.c       |  251 +++++++++++++++++++++++++++++++++++++++
+ include/linux/spi/spi_gpio_old.h |   73 +++++++++++
+ 4 files changed, 334 insertions(+)
+
+--- /dev/null
++++ b/include/linux/spi/spi_gpio_old.h
+@@ -0,0 +1,73 @@
++/*
++ * spi_gpio interface to platform code
++ *
++ * Copyright (c) 2008 Piotr Skamruk
++ * Copyright (c) 2008 Michael Buesch
++ *
++ * This program is free software; you can redistribute it and/or modify
++ * it under the terms of the GNU General Public License version 2 as
++ * published by the Free Software Foundation.
++ */
++#ifndef _LINUX_SPI_SPI_GPIO
++#define _LINUX_SPI_SPI_GPIO
++
++#include <linux/types.h>
++#include <linux/spi/spi.h>
++
++
++/**
++ * struct spi_gpio_platform_data - Data definitions for a SPI-GPIO device.
++ *
++ * This structure holds information about a GPIO-based SPI device.
++ *
++ * @pin_clk: The GPIO pin number of the CLOCK pin.
++ *
++ * @pin_miso: The GPIO pin number of the MISO pin.
++ *
++ * @pin_mosi: The GPIO pin number of the MOSI pin.
++ *
++ * @pin_cs: The GPIO pin number of the CHIPSELECT pin.
++ *
++ * @cs_activelow: If true, the chip is selected when the CS line is low.
++ *
++ * @no_spi_delay: If true, no delay is done in the lowlevel bitbanging.
++ *                Note that doing no delay is not standards compliant,
++ *                but it might be needed to speed up transfers on some
++ *                slow embedded machines.
++ *
++ * @boardinfo_setup: This callback is called after the
++ *                   SPI master device was registered, but before the
++ *                   device is registered.
++ * @boardinfo_setup_data: Data argument passed to boardinfo_setup().
++ */
++struct spi_gpio_platform_data {
++	unsigned int pin_clk;
++	unsigned int pin_miso;
++	unsigned int pin_mosi;
++	unsigned int pin_cs;
++	bool cs_activelow;
++	bool no_spi_delay;
++	int (*boardinfo_setup)(struct spi_board_info *bi,
++			       struct spi_master *master,
++			       void *data);
++	void *boardinfo_setup_data;
++};
++
++/**
++ * SPI_GPIO_PLATDEV_NAME - The platform device name string.
++ *
++ * The name string that has to be used for platform_device_alloc
++ * when allocating a spi-gpio device.
++ */
++#define SPI_GPIO_PLATDEV_NAME	"spi-gpio"
++
++/**
++ * spi_gpio_next_id - Get another platform device ID number.
++ *
++ * This returns the next platform device ID number that has to be used
++ * for platform_device_alloc. The ID is opaque and should not be used for
++ * anything else.
++ */
++int spi_gpio_next_id(void);
++
++#endif /* _LINUX_SPI_SPI_GPIO */
+--- /dev/null
++++ b/drivers/spi/spi_gpio_old.c
+@@ -0,0 +1,251 @@
++/*
++ * Bitbanging SPI bus driver using GPIO API
++ *
++ * Copyright (c) 2008 Piotr Skamruk
++ * Copyright (c) 2008 Michael Buesch
++ *
++ * based on spi_s3c2410_gpio.c
++ *   Copyright (c) 2006 Ben Dooks
++ *   Copyright (c) 2006 Simtec Electronics
++ * and on i2c-gpio.c
++ *   Copyright (C) 2007 Atmel Corporation
++ *
++ * This program is free software; you can redistribute it and/or modify
++ * it under the terms of the GNU General Public License version 2 as
++ * published by the Free Software Foundation.
++ */
++
++#include <linux/kernel.h>
++#include <linux/init.h>
++#include <linux/delay.h>
++#include <linux/spinlock.h>
++#include <linux/workqueue.h>
++#include <linux/module.h>
++#include <linux/platform_device.h>
++#include <linux/spi/spi.h>
++#include <linux/spi/spi_bitbang.h>
++#include <linux/spi/spi_gpio_old.h>
++#include <linux/gpio.h>
++#include <asm/atomic.h>
++
++
++struct spi_gpio {
++	struct spi_bitbang bitbang;
++	struct spi_gpio_platform_data *info;
++	struct platform_device *pdev;
++	struct spi_board_info bi;
++};
++
++
++static inline struct spi_gpio *spidev_to_sg(struct spi_device *dev)
++{
++	return dev->controller_data;
++}
++
++static inline void setsck(struct spi_device *dev, int val)
++{
++	struct spi_gpio *sp = spidev_to_sg(dev);
++	gpio_set_value(sp->info->pin_clk, val ? 1 : 0);
++}
++
++static inline void setmosi(struct spi_device *dev, int val)
++{
++	struct spi_gpio *sp = spidev_to_sg(dev);
++	gpio_set_value(sp->info->pin_mosi, val ? 1 : 0);
++}
++
++static inline u32 getmiso(struct spi_device *dev)
++{
++	struct spi_gpio *sp = spidev_to_sg(dev);
++	return gpio_get_value(sp->info->pin_miso) ? 1 : 0;
++}
++
++static inline void do_spidelay(struct spi_device *dev, unsigned nsecs)
++{
++	struct spi_gpio *sp = spidev_to_sg(dev);
++
++	if (!sp->info->no_spi_delay)
++		ndelay(nsecs);
++}
++
++#define spidelay(nsecs) do {					\
++	/* Steal the spi_device pointer from our caller.	\
++	 * The bitbang-API should probably get fixed here... */	\
++	do_spidelay(spi, nsecs);				\
++  } while (0)
++
++#define EXPAND_BITBANG_TXRX
++#include "spi-bitbang-txrx.h"
++
++static u32 spi_gpio_txrx_mode0(struct spi_device *spi,
++			       unsigned nsecs, u32 word, u8 bits)
++{
++	return bitbang_txrx_be_cpha0(spi, nsecs, 0, 0, word, bits);
++}
++
++static u32 spi_gpio_txrx_mode1(struct spi_device *spi,
++			       unsigned nsecs, u32 word, u8 bits)
++{
++	return bitbang_txrx_be_cpha1(spi, nsecs, 0, 0, word, bits);
++}
++
++static u32 spi_gpio_txrx_mode2(struct spi_device *spi,
++			       unsigned nsecs, u32 word, u8 bits)
++{
++	return bitbang_txrx_be_cpha0(spi, nsecs, 1, 0, word, bits);
++}
++
++static u32 spi_gpio_txrx_mode3(struct spi_device *spi,
++			       unsigned nsecs, u32 word, u8 bits)
++{
++	return bitbang_txrx_be_cpha1(spi, nsecs, 1, 0, word, bits);
++}
++
++static void spi_gpio_chipselect(struct spi_device *dev, int on)
++{
++	struct spi_gpio *sp = spidev_to_sg(dev);
++
++	if (sp->info->cs_activelow)
++		on = !on;
++	gpio_set_value(sp->info->pin_cs, on ? 1 : 0);
++}
++
++static int spi_gpio_probe(struct platform_device *pdev)
++{
++	struct spi_master *master;
++	struct spi_gpio_platform_data *pdata;
++	struct spi_gpio *sp;
++	struct spi_device *spidev;
++	int err;
++
++	pdata = pdev->dev.platform_data;
++	if (!pdata)
++		return -ENXIO;
++
++	err = -ENOMEM;
++	master = spi_alloc_master(&pdev->dev, sizeof(struct spi_gpio));
++	if (!master)
++		goto err_alloc_master;
++
++	sp = spi_master_get_devdata(master);
++	platform_set_drvdata(pdev, sp);
++	sp->info = pdata;
++
++	err = gpio_request(pdata->pin_clk, "spi_clock");
++	if (err)
++		goto err_request_clk;
++	err = gpio_request(pdata->pin_mosi, "spi_mosi");
++	if (err)
++		goto err_request_mosi;
++	err = gpio_request(pdata->pin_miso, "spi_miso");
++	if (err)
++		goto err_request_miso;
++	err = gpio_request(pdata->pin_cs, "spi_cs");
++	if (err)
++		goto err_request_cs;
++
++	sp->bitbang.master = spi_master_get(master);
++	sp->bitbang.master->bus_num = -1;
++	sp->bitbang.master->num_chipselect = 1;
++	sp->bitbang.chipselect = spi_gpio_chipselect;
++	sp->bitbang.txrx_word[SPI_MODE_0] = spi_gpio_txrx_mode0;
++	sp->bitbang.txrx_word[SPI_MODE_1] = spi_gpio_txrx_mode1;
++	sp->bitbang.txrx_word[SPI_MODE_2] = spi_gpio_txrx_mode2;
++	sp->bitbang.txrx_word[SPI_MODE_3] = spi_gpio_txrx_mode3;
++
++	gpio_direction_output(pdata->pin_clk, 0);
++	gpio_direction_output(pdata->pin_mosi, 0);
++	gpio_direction_output(pdata->pin_cs,
++			      pdata->cs_activelow ? 1 : 0);
++	gpio_direction_input(pdata->pin_miso);
++
++	err = spi_bitbang_start(&sp->bitbang);
++	if (err)
++		goto err_no_bitbang;
++	err = pdata->boardinfo_setup(&sp->bi, master,
++				     pdata->boardinfo_setup_data);
++	if (err)
++		goto err_bi_setup;
++	sp->bi.controller_data = sp;
++	spidev = spi_new_device(master, &sp->bi);
++	if (!spidev)
++		goto err_new_dev;
++
++	return 0;
++
++err_new_dev:
++err_bi_setup:
++	spi_bitbang_stop(&sp->bitbang);
++err_no_bitbang:
++	spi_master_put(sp->bitbang.master);
++	gpio_free(pdata->pin_cs);
++err_request_cs:
++	gpio_free(pdata->pin_miso);
++err_request_miso:
++	gpio_free(pdata->pin_mosi);
++err_request_mosi:
++	gpio_free(pdata->pin_clk);
++err_request_clk:
++	kfree(master);
++
++err_alloc_master:
++	return err;
++}
++
++static int spi_gpio_remove(struct platform_device *pdev)
++{
++	struct spi_gpio *sp;
++	struct spi_gpio_platform_data *pdata;
++
++	pdata = pdev->dev.platform_data;
++	sp = platform_get_drvdata(pdev);
++
++	gpio_free(pdata->pin_clk);
++	gpio_free(pdata->pin_mosi);
++	gpio_free(pdata->pin_miso);
++	gpio_free(pdata->pin_cs);
++	spi_bitbang_stop(&sp->bitbang);
++	spi_master_put(sp->bitbang.master);
++
++	return 0;
++}
++
++static struct platform_driver spi_gpio_driver = {
++	.driver		= {
++		.name	= SPI_GPIO_PLATDEV_NAME,
++		.owner	= THIS_MODULE,
++	},
++	.probe		= spi_gpio_probe,
++	.remove		= spi_gpio_remove,
++};
++
++int spi_gpio_next_id(void)
++{
++	static atomic_t counter = ATOMIC_INIT(-1);
++
++	return atomic_inc_return(&counter);
++}
++EXPORT_SYMBOL(spi_gpio_next_id);
++
++static int __init spi_gpio_init(void)
++{
++	int err;
++
++	err = platform_driver_register(&spi_gpio_driver);
++	if (err)
++		printk(KERN_ERR "spi-gpio: register failed: %d\n", err);
++
++	return err;
++}
++module_init(spi_gpio_init);
++
++static void __exit spi_gpio_exit(void)
++{
++	platform_driver_unregister(&spi_gpio_driver);
++}
++module_exit(spi_gpio_exit);
++
++MODULE_AUTHOR("Piot Skamruk <piotr.skamruk at gmail.com>");
++MODULE_AUTHOR("Michael Buesch");
++MODULE_DESCRIPTION("Platform independent GPIO bitbanging SPI driver");
++MODULE_LICENSE("GPL v2");
+--- a/drivers/spi/Kconfig
++++ b/drivers/spi/Kconfig
+@@ -225,6 +225,15 @@ config SPI_GPIO
+ 	  GPIO operations, you should be able to leverage that for better
+ 	  speed with a custom version of this driver; see the source code.
+ 
++config SPI_GPIO_OLD
++	tristate "Old GPIO API based bitbanging SPI controller (DEPRECATED)"
++	depends on SPI_MASTER && GPIOLIB
++	select SPI_BITBANG
++	help
++	  This code is deprecated. Please use the new mainline SPI-GPIO driver.
++
++	  If unsure, say N.
++
+ config SPI_IMX
+ 	tristate "Freescale i.MX SPI controllers"
+ 	depends on ARCH_MXC || COMPILE_TEST
+--- a/drivers/spi/Makefile
++++ b/drivers/spi/Makefile
+@@ -40,6 +40,7 @@ obj-$(CONFIG_SPI_FSL_LIB)		+= spi-fsl-li
+ obj-$(CONFIG_SPI_FSL_ESPI)		+= spi-fsl-espi.o
+ obj-$(CONFIG_SPI_FSL_SPI)		+= spi-fsl-spi.o
+ obj-$(CONFIG_SPI_GPIO)			+= spi-gpio.o
++obj-$(CONFIG_SPI_GPIO_OLD)		+= spi_gpio_old.o
+ obj-$(CONFIG_SPI_IMX)			+= spi-imx.o
+ obj-$(CONFIG_SPI_LM70_LLP)		+= spi-lm70llp.o
+ obj-$(CONFIG_SPI_MPC512x_PSC)		+= spi-mpc512x-psc.o
diff --git a/target/linux/generic/patches-3.18/863-gpiommc.patch b/target/linux/generic/patches-3.18/863-gpiommc.patch
new file mode 100644
index 0000000..2929333
--- /dev/null
+++ b/target/linux/generic/patches-3.18/863-gpiommc.patch
@@ -0,0 +1,844 @@
+--- /dev/null
++++ b/drivers/mmc/host/gpiommc.c
+@@ -0,0 +1,609 @@
++/*
++ * Driver an MMC/SD card on a bitbanging GPIO SPI bus.
++ * This module hooks up the mmc_spi and spi_gpio modules and also
++ * provides a configfs interface.
++ *
++ * Copyright 2008 Michael Buesch <mb@bu3sch.de>
++ *
++ * Licensed under the GNU/GPL. See COPYING for details.
++ */
++
++#include <linux/module.h>
++#include <linux/mmc/gpiommc.h>
++#include <linux/platform_device.h>
++#include <linux/list.h>
++#include <linux/mutex.h>
++#include <linux/spi/spi_gpio_old.h>
++#include <linux/configfs.h>
++#include <linux/gpio.h>
++#include <asm/atomic.h>
++
++
++#define PFX				"gpio-mmc: "
++
++
++struct gpiommc_device {
++	struct platform_device *pdev;
++	struct platform_device *spi_pdev;
++	struct spi_board_info boardinfo;
++};
++
++
++MODULE_DESCRIPTION("GPIO based MMC driver");
++MODULE_AUTHOR("Michael Buesch");
++MODULE_LICENSE("GPL");
++
++
++static int gpiommc_boardinfo_setup(struct spi_board_info *bi,
++				   struct spi_master *master,
++				   void *data)
++{
++	struct gpiommc_device *d = data;
++	struct gpiommc_platform_data *pdata = d->pdev->dev.platform_data;
++
++	/* Bind the SPI master to the MMC-SPI host driver. */
++	strlcpy(bi->modalias, "mmc_spi", sizeof(bi->modalias));
++
++	bi->max_speed_hz = pdata->max_bus_speed;
++	bi->bus_num = master->bus_num;
++	bi->mode = pdata->mode;
++
++	return 0;
++}
++
++static int gpiommc_probe(struct platform_device *pdev)
++{
++	struct gpiommc_platform_data *mmc_pdata = pdev->dev.platform_data;
++	struct spi_gpio_platform_data spi_pdata;
++	struct gpiommc_device *d;
++	int err;
++
++	err = -ENXIO;
++	if (!mmc_pdata)
++		goto error;
++
++#ifdef CONFIG_MMC_SPI_MODULE
++	err = request_module("mmc_spi");
++	if (err) {
++		printk(KERN_WARNING PFX
++		       "Failed to request mmc_spi module.\n");
++	}
++#endif /* CONFIG_MMC_SPI_MODULE */
++
++	/* Allocate the GPIO-MMC device */
++	err = -ENOMEM;
++	d = kzalloc(sizeof(*d), GFP_KERNEL);
++	if (!d)
++		goto error;
++	d->pdev = pdev;
++
++	/* Create the SPI-GPIO device */
++	d->spi_pdev = platform_device_alloc(SPI_GPIO_PLATDEV_NAME,
++					    spi_gpio_next_id());
++	if (!d->spi_pdev)
++		goto err_free_d;
++
++	memset(&spi_pdata, 0, sizeof(spi_pdata));
++	spi_pdata.pin_clk = mmc_pdata->pins.gpio_clk;
++	spi_pdata.pin_miso = mmc_pdata->pins.gpio_do;
++	spi_pdata.pin_mosi = mmc_pdata->pins.gpio_di;
++	spi_pdata.pin_cs = mmc_pdata->pins.gpio_cs;
++	spi_pdata.cs_activelow = mmc_pdata->pins.cs_activelow;
++	spi_pdata.no_spi_delay = mmc_pdata->no_spi_delay;
++	spi_pdata.boardinfo_setup = gpiommc_boardinfo_setup;
++	spi_pdata.boardinfo_setup_data = d;
++
++	err = platform_device_add_data(d->spi_pdev, &spi_pdata,
++				       sizeof(spi_pdata));
++	if (err)
++		goto err_free_pdev;
++	err = platform_device_add(d->spi_pdev);
++	if (err)
++		goto err_free_pdata;
++	platform_set_drvdata(pdev, d);
++
++	printk(KERN_INFO PFX "MMC-Card \"%s\" "
++	       "attached to GPIO pins di=%u, do=%u, clk=%u, cs=%u\n",
++	       mmc_pdata->name, mmc_pdata->pins.gpio_di,
++	       mmc_pdata->pins.gpio_do,
++	       mmc_pdata->pins.gpio_clk,
++	       mmc_pdata->pins.gpio_cs);
++
++	return 0;
++
++err_free_pdata:
++	kfree(d->spi_pdev->dev.platform_data);
++	d->spi_pdev->dev.platform_data = NULL;
++err_free_pdev:
++	platform_device_put(d->spi_pdev);
++err_free_d:
++	kfree(d);
++error:
++	return err;
++}
++
++static int gpiommc_remove(struct platform_device *pdev)
++{
++	struct gpiommc_device *d = platform_get_drvdata(pdev);
++	struct gpiommc_platform_data *pdata = d->pdev->dev.platform_data;
++
++	platform_device_unregister(d->spi_pdev);
++	printk(KERN_INFO PFX "GPIO based MMC-Card \"%s\" removed\n",
++	       pdata->name);
++	platform_device_put(d->spi_pdev);
++
++	return 0;
++}
++
++#ifdef CONFIG_GPIOMMC_CONFIGFS
++
++/* A device that was created through configfs */
++struct gpiommc_configfs_device {
++	struct config_item item;
++	/* The platform device, after registration. */
++	struct platform_device *pdev;
++	/* The configuration */
++	struct gpiommc_platform_data pdata;
++};
++
++#define GPIO_INVALID	-1
++
++static inline bool gpiommc_is_registered(struct gpiommc_configfs_device *dev)
++{
++	return (dev->pdev != NULL);
++}
++
++static inline struct gpiommc_configfs_device *ci_to_gpiommc(struct config_item *item)
++{
++	return item ? container_of(item, struct gpiommc_configfs_device, item) : NULL;
++}
++
++static struct configfs_attribute gpiommc_attr_DI = {
++	.ca_owner = THIS_MODULE,
++	.ca_name = "gpio_data_in",
++	.ca_mode = S_IRUGO | S_IWUSR,
++};
++
++static struct configfs_attribute gpiommc_attr_DO = {
++	.ca_owner = THIS_MODULE,
++	.ca_name = "gpio_data_out",
++	.ca_mode = S_IRUGO | S_IWUSR,
++};
++
++static struct configfs_attribute gpiommc_attr_CLK = {
++	.ca_owner = THIS_MODULE,
++	.ca_name = "gpio_clock",
++	.ca_mode = S_IRUGO | S_IWUSR,
++};
++
++static struct configfs_attribute gpiommc_attr_CS = {
++	.ca_owner = THIS_MODULE,
++	.ca_name = "gpio_chipselect",
++	.ca_mode = S_IRUGO | S_IWUSR,
++};
++
++static struct configfs_attribute gpiommc_attr_CS_activelow = {
++	.ca_owner = THIS_MODULE,
++	.ca_name = "gpio_chipselect_activelow",
++	.ca_mode = S_IRUGO | S_IWUSR,
++};
++
++static struct configfs_attribute gpiommc_attr_spimode = {
++	.ca_owner = THIS_MODULE,
++	.ca_name = "spi_mode",
++	.ca_mode = S_IRUGO | S_IWUSR,
++};
++
++static struct configfs_attribute gpiommc_attr_spidelay = {
++	.ca_owner = THIS_MODULE,
++	.ca_name = "spi_delay",
++	.ca_mode = S_IRUGO | S_IWUSR,
++};
++
++static struct configfs_attribute gpiommc_attr_max_bus_speed = {
++	.ca_owner = THIS_MODULE,
++	.ca_name = "max_bus_speed",
++	.ca_mode = S_IRUGO | S_IWUSR,
++};
++
++static struct configfs_attribute gpiommc_attr_register = {
++	.ca_owner = THIS_MODULE,
++	.ca_name = "register",
++	.ca_mode = S_IRUGO | S_IWUSR,
++};
++
++static struct configfs_attribute *gpiommc_config_attrs[] = {
++	&gpiommc_attr_DI,
++	&gpiommc_attr_DO,
++	&gpiommc_attr_CLK,
++	&gpiommc_attr_CS,
++	&gpiommc_attr_CS_activelow,
++	&gpiommc_attr_spimode,
++	&gpiommc_attr_spidelay,
++	&gpiommc_attr_max_bus_speed,
++	&gpiommc_attr_register,
++	NULL,
++};
++
++static ssize_t gpiommc_config_attr_show(struct config_item *item,
++					struct configfs_attribute *attr,
++					char *page)
++{
++	struct gpiommc_configfs_device *dev = ci_to_gpiommc(item);
++	ssize_t count = 0;
++	unsigned int gpio;
++	int err = 0;
++
++	if (attr == &gpiommc_attr_DI) {
++		gpio = dev->pdata.pins.gpio_di;
++		if (gpio == GPIO_INVALID)
++			count = snprintf(page, PAGE_SIZE, "not configured\n");
++		else
++			count = snprintf(page, PAGE_SIZE, "%u\n", gpio);
++		goto out;
++	}
++	if (attr == &gpiommc_attr_DO) {
++		gpio = dev->pdata.pins.gpio_do;
++		if (gpio == GPIO_INVALID)
++			count = snprintf(page, PAGE_SIZE, "not configured\n");
++		else
++			count = snprintf(page, PAGE_SIZE, "%u\n", gpio);
++		goto out;
++	}
++	if (attr == &gpiommc_attr_CLK) {
++		gpio = dev->pdata.pins.gpio_clk;
++		if (gpio == GPIO_INVALID)
++			count = snprintf(page, PAGE_SIZE, "not configured\n");
++		else
++			count = snprintf(page, PAGE_SIZE, "%u\n", gpio);
++		goto out;
++	}
++	if (attr == &gpiommc_attr_CS) {
++		gpio = dev->pdata.pins.gpio_cs;
++		if (gpio == GPIO_INVALID)
++			count = snprintf(page, PAGE_SIZE, "not configured\n");
++		else
++			count = snprintf(page, PAGE_SIZE, "%u\n", gpio);
++		goto out;
++	}
++	if (attr == &gpiommc_attr_CS_activelow) {
++		count = snprintf(page, PAGE_SIZE, "%u\n",
++				 dev->pdata.pins.cs_activelow);
++		goto out;
++	}
++	if (attr == &gpiommc_attr_spimode) {
++		count = snprintf(page, PAGE_SIZE, "%u\n",
++				 dev->pdata.mode);
++		goto out;
++	}
++	if (attr == &gpiommc_attr_spidelay) {
++		count = snprintf(page, PAGE_SIZE, "%u\n",
++				 !dev->pdata.no_spi_delay);
++		goto out;
++	}
++	if (attr == &gpiommc_attr_max_bus_speed) {
++		count = snprintf(page, PAGE_SIZE, "%u\n",
++				 dev->pdata.max_bus_speed);
++		goto out;
++	}
++	if (attr == &gpiommc_attr_register) {
++		count = snprintf(page, PAGE_SIZE, "%u\n",
++				 gpiommc_is_registered(dev));
++		goto out;
++	}
++	WARN_ON(1);
++	err = -ENOSYS;
++out:
++	return err ? err : count;
++}
++
++static int gpiommc_do_register(struct gpiommc_configfs_device *dev,
++			       const char *name)
++{
++	int err;
++
++	if (gpiommc_is_registered(dev))
++		return 0;
++
++	if (!gpio_is_valid(dev->pdata.pins.gpio_di) ||
++	    !gpio_is_valid(dev->pdata.pins.gpio_do) ||
++	    !gpio_is_valid(dev->pdata.pins.gpio_clk) ||
++	    !gpio_is_valid(dev->pdata.pins.gpio_cs)) {
++		printk(KERN_ERR PFX
++		       "configfs: Invalid GPIO pin number(s)\n");
++		return -EINVAL;
++	}
++
++	strlcpy(dev->pdata.name, name,
++		sizeof(dev->pdata.name));
++
++	dev->pdev = platform_device_alloc(GPIOMMC_PLATDEV_NAME,
++					  gpiommc_next_id());
++	if (!dev->pdev)
++		return -ENOMEM;
++	err = platform_device_add_data(dev->pdev, &dev->pdata,
++				       sizeof(dev->pdata));
++	if (err) {
++		platform_device_put(dev->pdev);
++		return err;
++	}
++	err = platform_device_add(dev->pdev);
++	if (err) {
++		platform_device_put(dev->pdev);
++		return err;
++	}
++
++	return 0;
++}
++
++static void gpiommc_do_unregister(struct gpiommc_configfs_device *dev)
++{
++	if (!gpiommc_is_registered(dev))
++		return;
++
++	platform_device_unregister(dev->pdev);
++	dev->pdev = NULL;
++}
++
++static ssize_t gpiommc_config_attr_store(struct config_item *item,
++					 struct configfs_attribute *attr,
++					 const char *page, size_t count)
++{
++	struct gpiommc_configfs_device *dev = ci_to_gpiommc(item);
++	int err = -EINVAL;
++	unsigned long data;
++
++	if (attr == &gpiommc_attr_register) {
++		err = kstrtoul(page, 10, &data);
++		if (err)
++			goto out;
++		err = -EINVAL;
++		if (data == 1)
++			err = gpiommc_do_register(dev, item->ci_name);
++		if (data == 0) {
++			gpiommc_do_unregister(dev);
++			err = 0;
++		}
++		goto out;
++	}
++
++	if (gpiommc_is_registered(dev)) {
++		/* The rest of the config parameters can only be set
++		 * as long as the device is not registered, yet. */
++		err = -EBUSY;
++		goto out;
++	}
++
++	if (attr == &gpiommc_attr_DI) {
++		err = kstrtoul(page, 10, &data);
++		if (err)
++			goto out;
++		err = -EINVAL;
++		if (!gpio_is_valid(data))
++			goto out;
++		dev->pdata.pins.gpio_di = data;
++		err = 0;
++		goto out;
++	}
++	if (attr == &gpiommc_attr_DO) {
++		err = kstrtoul(page, 10, &data);
++		if (err)
++			goto out;
++		err = -EINVAL;
++		if (!gpio_is_valid(data))
++			goto out;
++		dev->pdata.pins.gpio_do = data;
++		err = 0;
++		goto out;
++	}
++	if (attr == &gpiommc_attr_CLK) {
++		err = kstrtoul(page, 10, &data);
++		if (err)
++			goto out;
++		err = -EINVAL;
++		if (!gpio_is_valid(data))
++			goto out;
++		dev->pdata.pins.gpio_clk = data;
++		err = 0;
++		goto out;
++	}
++	if (attr == &gpiommc_attr_CS) {
++		err = kstrtoul(page, 10, &data);
++		if (err)
++			goto out;
++		err = -EINVAL;
++		if (!gpio_is_valid(data))
++			goto out;
++		dev->pdata.pins.gpio_cs = data;
++		err = 0;
++		goto out;
++	}
++	if (attr == &gpiommc_attr_CS_activelow) {
++		err = kstrtoul(page, 10, &data);
++		if (err)
++			goto out;
++		err = -EINVAL;
++		if (data != 0 && data != 1)
++			goto out;
++		dev->pdata.pins.cs_activelow = data;
++		err = 0;
++		goto out;
++	}
++	if (attr == &gpiommc_attr_spimode) {
++		err = kstrtoul(page, 10, &data);
++		if (err)
++			goto out;
++		err = -EINVAL;
++		switch (data) {
++		case 0:
++			dev->pdata.mode = SPI_MODE_0;
++			break;
++		case 1:
++			dev->pdata.mode = SPI_MODE_1;
++			break;
++		case 2:
++			dev->pdata.mode = SPI_MODE_2;
++			break;
++		case 3:
++			dev->pdata.mode = SPI_MODE_3;
++			break;
++		default:
++			goto out;
++		}
++		err = 0;
++		goto out;
++	}
++	if (attr == &gpiommc_attr_spidelay) {
++		err = kstrtoul(page, 10, &data);
++		if (err)
++			goto out;
++		err = -EINVAL;
++		if (data != 0 && data != 1)
++			goto out;
++		dev->pdata.no_spi_delay = !data;
++		err = 0;
++		goto out;
++	}
++	if (attr == &gpiommc_attr_max_bus_speed) {
++		err = kstrtoul(page, 10, &data);
++		if (err)
++			goto out;
++		err = -EINVAL;
++		if (data > UINT_MAX)
++			goto out;
++		dev->pdata.max_bus_speed = data;
++		err = 0;
++		goto out;
++	}
++	WARN_ON(1);
++	err = -ENOSYS;
++out:
++	return err ? err : count;
++}
++
++static void gpiommc_config_item_release(struct config_item *item)
++{
++	struct gpiommc_configfs_device *dev = ci_to_gpiommc(item);
++
++	kfree(dev);
++}
++
++static struct configfs_item_operations gpiommc_config_item_ops = {
++	.release		= gpiommc_config_item_release,
++	.show_attribute		= gpiommc_config_attr_show,
++	.store_attribute	= gpiommc_config_attr_store,
++};
++
++static struct config_item_type gpiommc_dev_ci_type = {
++	.ct_item_ops	= &gpiommc_config_item_ops,
++	.ct_attrs	= gpiommc_config_attrs,
++	.ct_owner	= THIS_MODULE,
++};
++
++static struct config_item *gpiommc_make_item(struct config_group *group,
++					     const char *name)
++{
++	struct gpiommc_configfs_device *dev;
++
++	if (strlen(name) > GPIOMMC_MAX_NAMELEN) {
++		printk(KERN_ERR PFX "configfs: device name too long\n");
++		return NULL;
++	}
++
++	dev = kzalloc(sizeof(*dev), GFP_KERNEL);
++	if (!dev)
++		return NULL;
++
++	config_item_init_type_name(&dev->item, name,
++				   &gpiommc_dev_ci_type);
++
++	/* Assign default configuration */
++	dev->pdata.pins.gpio_di = GPIO_INVALID;
++	dev->pdata.pins.gpio_do = GPIO_INVALID;
++	dev->pdata.pins.gpio_clk = GPIO_INVALID;
++	dev->pdata.pins.gpio_cs = GPIO_INVALID;
++	dev->pdata.pins.cs_activelow = 1;
++	dev->pdata.mode = SPI_MODE_0;
++	dev->pdata.no_spi_delay = 0;
++	dev->pdata.max_bus_speed = 5000000; /* 5 MHz */
++
++	return &(dev->item);
++}
++
++static void gpiommc_drop_item(struct config_group *group,
++			      struct config_item *item)
++{
++	struct gpiommc_configfs_device *dev = ci_to_gpiommc(item);
++
++	gpiommc_do_unregister(dev);
++	kfree(dev);
++}
++
++static struct configfs_group_operations gpiommc_ct_group_ops = {
++	.make_item	= gpiommc_make_item,
++	.drop_item	= gpiommc_drop_item,
++};
++
++static struct config_item_type gpiommc_ci_type = {
++	.ct_group_ops	= &gpiommc_ct_group_ops,
++	.ct_owner	= THIS_MODULE,
++};
++
++static struct configfs_subsystem gpiommc_subsys = {
++	.su_group = {
++		.cg_item = {
++			.ci_namebuf = GPIOMMC_PLATDEV_NAME,
++			.ci_type = &gpiommc_ci_type,
++		},
++	},
++	.su_mutex = __MUTEX_INITIALIZER(gpiommc_subsys.su_mutex),
++};
++
++#endif /* CONFIG_GPIOMMC_CONFIGFS */
++
++static struct platform_driver gpiommc_plat_driver = {
++	.probe	= gpiommc_probe,
++	.remove	= gpiommc_remove,
++	.driver	= {
++		.name	= GPIOMMC_PLATDEV_NAME,
++		.owner	= THIS_MODULE,
++	},
++};
++
++int gpiommc_next_id(void)
++{
++	static atomic_t counter = ATOMIC_INIT(-1);
++
++	return atomic_inc_return(&counter);
++}
++EXPORT_SYMBOL(gpiommc_next_id);
++
++static int __init gpiommc_modinit(void)
++{
++	int err;
++
++	err = platform_driver_register(&gpiommc_plat_driver);
++	if (err)
++		return err;
++
++#ifdef CONFIG_GPIOMMC_CONFIGFS
++	config_group_init(&gpiommc_subsys.su_group);
++	err = configfs_register_subsystem(&gpiommc_subsys);
++	if (err) {
++		platform_driver_unregister(&gpiommc_plat_driver);
++		return err;
++	}
++#endif /* CONFIG_GPIOMMC_CONFIGFS */
++
++	return 0;
++}
++module_init(gpiommc_modinit);
++
++static void __exit gpiommc_modexit(void)
++{
++#ifdef CONFIG_GPIOMMC_CONFIGFS
++	configfs_unregister_subsystem(&gpiommc_subsys);
++#endif
++	platform_driver_unregister(&gpiommc_plat_driver);
++}
++module_exit(gpiommc_modexit);
+--- a/drivers/mmc/host/Kconfig
++++ b/drivers/mmc/host/Kconfig
+@@ -534,6 +534,31 @@ config MMC_SDHI
+ 	  This provides support for the SDHI SD/SDIO controller found in
+ 	  SuperH and ARM SH-Mobile SoCs
+ 
++config GPIOMMC
++	tristate "MMC/SD over GPIO-based SPI"
++	depends on MMC && MMC_SPI && SPI_GPIO_OLD
++	help
++	  This driver hooks up the mmc_spi and spi_gpio modules so that
++	  MMC/SD cards can be used on a GPIO based bus by bitbanging
++	  the SPI protocol in software.
++
++	  This driver provides a configfs interface to dynamically create
++	  and destroy GPIO-based MMC/SD card devices. It also provides
++	  a platform device interface API.
++	  See Documentation/gpiommc.txt for details.
++
++	  The module will be called gpiommc.
++
++	  If unsure, say N.
++
++config GPIOMMC_CONFIGFS
++	bool
++	depends on GPIOMMC && CONFIGFS_FS
++	default y
++	help
++	  This option automatically enables configfs support for gpiommc
++	  if configfs is available.
++
+ config MMC_CB710
+ 	tristate "ENE CB710 MMC/SD Interface support"
+ 	depends on PCI
+--- a/drivers/mmc/host/Makefile
++++ b/drivers/mmc/host/Makefile
+@@ -40,6 +40,7 @@ tmio_mmc_core-$(subst m,y,$(CONFIG_MMC_S
+ obj-$(CONFIG_MMC_SDHI)		+= sh_mobile_sdhi.o
+ obj-$(CONFIG_MMC_CB710)		+= cb710-mmc.o
+ obj-$(CONFIG_MMC_VIA_SDMMC)	+= via-sdmmc.o
++obj-$(CONFIG_GPIOMMC)		+= gpiommc.o
+ obj-$(CONFIG_SDH_BFIN)		+= bfin_sdh.o
+ obj-$(CONFIG_MMC_DW)		+= dw_mmc.o
+ obj-$(CONFIG_MMC_DW_PLTFM)	+= dw_mmc-pltfm.o
+--- /dev/null
++++ b/include/linux/mmc/gpiommc.h
+@@ -0,0 +1,71 @@
++/*
++ * Device driver for MMC/SD cards driven over a GPIO bus.
++ *
++ * Copyright (c) 2008 Michael Buesch
++ *
++ * Licensed under the GNU/GPL version 2.
++ */
++#ifndef LINUX_GPIOMMC_H_
++#define LINUX_GPIOMMC_H_
++
++#include <linux/types.h>
++
++
++#define GPIOMMC_MAX_NAMELEN		15
++#define GPIOMMC_MAX_NAMELEN_STR		__stringify(GPIOMMC_MAX_NAMELEN)
++
++/**
++ * struct gpiommc_pins - Hardware pin assignments
++ *
++ * @gpio_di: The GPIO number of the DATA IN pin
++ * @gpio_do: The GPIO number of the DATA OUT pin
++ * @gpio_clk: The GPIO number of the CLOCK pin
++ * @gpio_cs: The GPIO number of the CHIPSELECT pin
++ * @cs_activelow: If true, the chip is considered selected if @gpio_cs is low.
++ */
++struct gpiommc_pins {
++	unsigned int gpio_di;
++	unsigned int gpio_do;
++	unsigned int gpio_clk;
++	unsigned int gpio_cs;
++	bool cs_activelow;
++};
++
++/**
++ * struct gpiommc_platform_data - Platform data for a MMC-over-SPI-GPIO device.
++ *
++ * @name: The unique name string of the device.
++ * @pins: The hardware pin assignments.
++ * @mode: The hardware mode. This is either SPI_MODE_0,
++ *        SPI_MODE_1, SPI_MODE_2 or SPI_MODE_3. See the SPI documentation.
++ * @no_spi_delay: Do not use delays in the lowlevel SPI bitbanging code.
++ *                This is not standards compliant, but may be required for some
++ *                embedded machines to gain reasonable speed.
++ * @max_bus_speed: The maximum speed of the SPI bus, in Hertz.
++ */
++struct gpiommc_platform_data {
++	char name[GPIOMMC_MAX_NAMELEN + 1];
++	struct gpiommc_pins pins;
++	u8 mode;
++	bool no_spi_delay;
++	unsigned int max_bus_speed;
++};
++
++/**
++ * GPIOMMC_PLATDEV_NAME - The platform device name string.
++ *
++ * The name string that has to be used for platform_device_alloc
++ * when allocating a gpiommc device.
++ */
++#define GPIOMMC_PLATDEV_NAME	"gpiommc"
++
++/**
++ * gpiommc_next_id - Get another platform device ID number.
++ *
++ * This returns the next platform device ID number that has to be used
++ * for platform_device_alloc. The ID is opaque and should not be used for
++ * anything else.
++ */
++int gpiommc_next_id(void);
++
++#endif /* LINUX_GPIOMMC_H_ */
+--- /dev/null
++++ b/Documentation/gpiommc.txt
+@@ -0,0 +1,97 @@
++GPIOMMC - Driver for an MMC/SD card on a bitbanging GPIO SPI bus
++================================================================
++
++The gpiommc module hooks up the mmc_spi and spi_gpio modules for running an
++MMC or SD card on GPIO pins.
++
++Two interfaces for registering a new MMC/SD card device are provided:
++A static platform-device based mechanism and a dynamic configfs based interface.
++
++
++Registering devices via platform-device
++=======================================
++
++The platform-device interface is used for registering MMC/SD devices that are
++part of the hardware platform. This is most useful only for embedded machines
++with MMC/SD devices statically connected to the platform GPIO bus.
++
++The data structures are declared in <linux/mmc/gpiommc.h>.
++
++To register a new device, define an instance of struct gpiommc_platform_data.
++This structure holds any information about how the device is hooked up to the
++GPIO pins and what hardware modes the device supports. See the docbook-style
++documentation in the header file for more information on the struct fields.
++
++Then allocate a new instance of a platform device by doing:
++
++	pdev = platform_device_alloc(GPIOMMC_PLATDEV_NAME, gpiommc_next_id());
++
++This will allocate the platform device data structures and hook it up to the
++gpiommc driver.
++Then add the gpiommc_platform_data to the platform device.
++
++	err = platform_device_add_data(pdev, pdata, sizeof(struct gpiommc_platform_data));
++
++You may free the local instance of struct gpiommc_platform_data now. (So the
++struct may be allocated on the stack, too).
++Now simply register the platform device.
++
++	err = platform_device_add(pdev);
++
++Done. The gpiommc probe routine will be invoked now and you should see a kernel
++log message for the added device.
++
++
++Registering devices via configfs
++================================
++
++MMC/SD cards connected via GPIO often are a pretty dynamic thing, as for example
++selfmade hacks for soldering an MMC/SD card to standard GPIO pins on embedded
++hardware are a common situation.
++So we provide a dynamic interface to conveniently handle adding and removing
++devices from userspace, without the need to recompile the kernel.
++
++The "gpiommc" subdirectory at the configfs mountpoint is used for handling
++the dynamic configuration.
++
++To create a new device, it must first be allocated with mkdir.
++The following command will allocate a device named "my_mmc":
++	mkdir /config/gpiommc/my_mmc
++
++There are several configuration files available in the new
++/config/gpiommc/my_mmc/ directory:
++
++gpio_data_in			= The SPI data-IN GPIO pin number.
++gpio_data_out			= The SPI data-OUT GPIO pin number.
++gpio_clock			= The SPI Clock GPIO pin number.
++gpio_chipselect			= The SPI Chipselect GPIO pin number.
++gpio_chipselect_activelow	= Boolean. If 0, Chipselect is active-HIGH.
++				  If 1, Chipselect is active-LOW.
++spi_mode			= The SPI data mode. Can be 0-3.
++spi_delay			= Enable all delays in the lowlevel bitbanging.
++max_bus_speed			= The maximum SPI bus speed. In Hertz.
++
++register			= Not a configuration parameter.
++				  Used to register the configured card
++				  with the kernel.
++
++The device must first get configured and then registered by writing "1" to
++the "register" file.
++The configuration parameters "gpio_data_in", "gpio_data_out", "gpio_clock"
++and "gpio_chipselect" are essential and _must_ be configured before writing
++"1" to the "register" file. The registration will fail, otherwise.
++
++The default values for the other parameters are:
++gpio_chipselect_activelow	= 1		(CS active-LOW)
++spi_mode			= 0		(SPI_MODE_0)
++spi_delay			= 1		(enabled)
++max_bus_speed			= 5000000	(5 Mhz)
++
++Configuration values can not be changed after registration. To unregister
++the device, write a "0" to the "register" file. The configuration can be
++changed again after unregistering.
++
++To completely remove the device, simply rmdir the directory
++(/config/gpiommc/my_mmc in this example).
++There's no need to first unregister the device before removing it. That will
++be done automatically.
+--- a/MAINTAINERS
++++ b/MAINTAINERS
+@@ -4279,6 +4279,11 @@ T:	git git://linuxtv.org/anttip/media_tr
+ S:	Maintained
+ F:	drivers/media/usb/hackrf/
+ 
++GPIOMMC DRIVER
++P:	Michael Buesch
++M:	mb@bu3sch.de
++S:	Maintained
++
+ HARDWARE MONITORING
+ M:	Jean Delvare <jdelvare@suse.de>
+ M:	Guenter Roeck <linux@roeck-us.net>
diff --git a/target/linux/generic/patches-3.18/864-gpiommc_configfs_locking.patch b/target/linux/generic/patches-3.18/864-gpiommc_configfs_locking.patch
new file mode 100644
index 0000000..92815d9
--- /dev/null
+++ b/target/linux/generic/patches-3.18/864-gpiommc_configfs_locking.patch
@@ -0,0 +1,58 @@
+The gpiommc configfs context structure needs locking, as configfs
+does not lock access between files.
+
+--- a/drivers/mmc/host/gpiommc.c
++++ b/drivers/mmc/host/gpiommc.c
+@@ -144,6 +144,8 @@ struct gpiommc_configfs_device {
+ 	struct platform_device *pdev;
+ 	/* The configuration */
+ 	struct gpiommc_platform_data pdata;
++	/* Mutex to protect this structure */
++	struct mutex mutex;
+ };
+ 
+ #define GPIO_INVALID	-1
+@@ -234,6 +236,8 @@ static ssize_t gpiommc_config_attr_show(
+ 	unsigned int gpio;
+ 	int err = 0;
+ 
++	mutex_lock(&dev->mutex);
++
+ 	if (attr == &gpiommc_attr_DI) {
+ 		gpio = dev->pdata.pins.gpio_di;
+ 		if (gpio == GPIO_INVALID)
+@@ -294,6 +298,8 @@ static ssize_t gpiommc_config_attr_show(
+ 	WARN_ON(1);
+ 	err = -ENOSYS;
+ out:
++	mutex_unlock(&dev->mutex);
++
+ 	return err ? err : count;
+ }
+ 
+@@ -353,6 +359,8 @@ static ssize_t gpiommc_config_attr_store
+ 	int err = -EINVAL;
+ 	unsigned long data;
+ 
++	mutex_lock(&dev->mutex);
++
+ 	if (attr == &gpiommc_attr_register) {
+ 		err = kstrtoul(page, 10, &data);
+ 		if (err)
+@@ -478,6 +486,8 @@ static ssize_t gpiommc_config_attr_store
+ 	WARN_ON(1);
+ 	err = -ENOSYS;
+ out:
++	mutex_unlock(&dev->mutex);
++
+ 	return err ? err : count;
+ }
+ 
+@@ -514,6 +524,7 @@ static struct config_item *gpiommc_make_
+ 	if (!dev)
+ 		return NULL;
+ 
++	mutex_init(&dev->mutex);
+ 	config_item_init_type_name(&dev->item, name,
+ 				   &gpiommc_dev_ci_type);
+ 
diff --git a/target/linux/generic/patches-3.18/870-hifn795x_byteswap.patch b/target/linux/generic/patches-3.18/870-hifn795x_byteswap.patch
new file mode 100644
index 0000000..3a37c95
--- /dev/null
+++ b/target/linux/generic/patches-3.18/870-hifn795x_byteswap.patch
@@ -0,0 +1,17 @@
+--- a/drivers/crypto/hifn_795x.c
++++ b/drivers/crypto/hifn_795x.c
+@@ -682,12 +682,12 @@ static inline u32 hifn_read_1(struct hif
+ 
+ static inline void hifn_write_0(struct hifn_device *dev, u32 reg, u32 val)
+ {
+-	writel((__force u32)cpu_to_le32(val), dev->bar[0] + reg);
++	writel(val, dev->bar[0] + reg);
+ }
+ 
+ static inline void hifn_write_1(struct hifn_device *dev, u32 reg, u32 val)
+ {
+-	writel((__force u32)cpu_to_le32(val), dev->bar[1] + reg);
++	writel(val, dev->bar[1] + reg);
+ }
+ 
+ static void hifn_wait_puc(struct hifn_device *dev)
diff --git a/target/linux/generic/patches-3.18/880-gateworks_system_controller.patch b/target/linux/generic/patches-3.18/880-gateworks_system_controller.patch
new file mode 100644
index 0000000..55e95be
--- /dev/null
+++ b/target/linux/generic/patches-3.18/880-gateworks_system_controller.patch
@@ -0,0 +1,339 @@
+--- a/drivers/hwmon/Kconfig
++++ b/drivers/hwmon/Kconfig
+@@ -507,6 +507,15 @@ config SENSORS_G762
+ 	  This driver can also be built as a module.  If so, the module
+ 	  will be called g762.
+ 
++config SENSORS_GSC
++	tristate "Gateworks System Controller"
++	depends on I2C
++	help
++	  If you say yes here you get support for the Gateworks System Controller.
++
++	  This driver can also be built as a module. If so, the module
++	  will be called gsc.
++
+ config SENSORS_GPIO_FAN
+ 	tristate "GPIO fan"
+ 	depends on GPIOLIB
+--- a/drivers/hwmon/Makefile
++++ b/drivers/hwmon/Makefile
+@@ -153,6 +153,7 @@ obj-$(CONFIG_SENSORS_W83L785TS)	+= w83l7
+ obj-$(CONFIG_SENSORS_W83L786NG)	+= w83l786ng.o
+ obj-$(CONFIG_SENSORS_WM831X)	+= wm831x-hwmon.o
+ obj-$(CONFIG_SENSORS_WM8350)	+= wm8350-hwmon.o
++obj-$(CONFIG_SENSORS_GSC)	+= gsc.o
+ 
+ obj-$(CONFIG_PMBUS)		+= pmbus/
+ 
+--- /dev/null
++++ b/drivers/hwmon/gsc.c
+@@ -0,0 +1,308 @@
++/*
++ * A hwmon driver for the Gateworks System Controller 
++ * Copyright (C) 2009 Gateworks Corporation
++ *
++ * Author: Chris Lang <clang@gateworks.com>
++ *
++ * This program is free software; you can redistribute it and/or modify
++ * it under the terms of the GNU General Public License,
++ * as published by the Free Software Foundation - version 2.
++ */
++
++#include <linux/module.h>
++#include <linux/i2c.h>
++#include <linux/hwmon.h>
++#include <linux/hwmon-sysfs.h>
++#include <linux/err.h>
++#include <linux/slab.h>
++
++#define DRV_VERSION "0.2"
++
++enum chips { gsp };
++
++/* AD7418 registers */
++#define GSP_REG_TEMP_IN		0x00
++#define GSP_REG_VIN		0x02
++#define GSP_REG_3P3		0x05
++#define GSP_REG_BAT		0x08
++#define GSP_REG_5P0		0x0b
++#define GSP_REG_CORE		0x0e
++#define GSP_REG_CPU1		0x11
++#define GSP_REG_CPU2		0x14
++#define GSP_REG_DRAM		0x17
++#define GSP_REG_EXT_BAT		0x1a
++#define GSP_REG_IO1		0x1d
++#define GSP_REG_IO2 		0x20
++#define GSP_REG_PCIE		0x23
++#define GSP_REG_CURRENT		0x26
++#define GSP_FAN_0		0x2C
++#define GSP_FAN_1		0x2E
++#define GSP_FAN_2		0x30
++#define GSP_FAN_3		0x32
++#define GSP_FAN_4		0x34
++#define GSP_FAN_5		0x36
++
++struct gsp_sensor_info {
++	const char* name;
++	int reg;
++};
++
++static const struct gsp_sensor_info gsp_sensors[] = {
++	{"temp", GSP_REG_TEMP_IN},
++	{"vin", GSP_REG_VIN},
++	{"3p3", GSP_REG_3P3},
++	{"bat", GSP_REG_BAT},
++	{"5p0", GSP_REG_5P0},
++	{"core", GSP_REG_CORE},
++	{"cpu1", GSP_REG_CPU1},
++	{"cpu2", GSP_REG_CPU2},
++	{"dram", GSP_REG_DRAM},
++	{"ext_bat", GSP_REG_EXT_BAT},
++	{"io1", GSP_REG_IO1},
++	{"io2", GSP_REG_IO2},
++	{"pci2", GSP_REG_PCIE},
++	{"current", GSP_REG_CURRENT},
++	{"fan_point0", GSP_FAN_0},
++	{"fan_point1", GSP_FAN_1},
++	{"fan_point2", GSP_FAN_2},
++	{"fan_point3", GSP_FAN_3},
++	{"fan_point4", GSP_FAN_4},
++	{"fan_point5", GSP_FAN_5},
++};
++
++struct gsp_data {
++	struct device		*hwmon_dev;
++	struct attribute_group	attrs;
++	enum chips		type;
++};
++
++static int gsp_probe(struct i2c_client *client,
++			const struct i2c_device_id *id);
++static int gsp_remove(struct i2c_client *client);
++
++static const struct i2c_device_id gsp_id[] = {
++	{ "gsp", 0 },
++	{ }
++};
++MODULE_DEVICE_TABLE(i2c, gsp_id);
++
++static struct i2c_driver gsp_driver = {
++	.driver = {
++		.name	= "gsp",
++	},
++	.probe		= gsp_probe,
++	.remove		= gsp_remove,
++	.id_table	= gsp_id,
++};
++
++/* All registers are word-sized, except for the configuration registers.
++ * AD7418 uses a high-byte first convention. Do NOT use those functions to
++ * access the configuration registers CONF and CONF2, as they are byte-sized.
++ */
++static inline int gsp_read(struct i2c_client *client, u8 reg)
++{
++	unsigned int adc = 0;
++	if (reg == GSP_REG_TEMP_IN || reg > GSP_REG_CURRENT)
++	{
++		adc |= i2c_smbus_read_byte_data(client, reg);
++		adc |= i2c_smbus_read_byte_data(client, reg + 1) << 8;
++		return adc;
++	}
++	else
++	{
++		adc |= i2c_smbus_read_byte_data(client, reg);
++		adc |= i2c_smbus_read_byte_data(client, reg + 1) << 8;
++		adc |= i2c_smbus_read_byte_data(client, reg + 2) << 16;
++		return adc;
++	}
++}
++
++static inline int gsp_write(struct i2c_client *client, u8 reg, u16 value)
++{
++	i2c_smbus_write_byte_data(client, reg, value & 0xff);
++	i2c_smbus_write_byte_data(client, reg + 1, ((value >> 8) & 0xff));
++	return 1;
++}
++
++static ssize_t show_adc(struct device *dev, struct device_attribute *devattr,
++			char *buf)
++{
++	struct sensor_device_attribute *attr = to_sensor_dev_attr(devattr);
++	struct i2c_client *client = to_i2c_client(dev);
++	return sprintf(buf, "%d\n", gsp_read(client, gsp_sensors[attr->index].reg));
++}
++
++static ssize_t show_label(struct device *dev,
++			struct device_attribute *devattr, char *buf)
++{
++	struct sensor_device_attribute *attr = to_sensor_dev_attr(devattr);
++
++	return sprintf(buf, "%s\n", gsp_sensors[attr->index].name);
++}
++
++static ssize_t store_fan(struct device *dev,
++			struct device_attribute *devattr, const char *buf, size_t count)
++{
++	u16 val;
++	struct sensor_device_attribute *attr = to_sensor_dev_attr(devattr);
++	struct i2c_client *client = to_i2c_client(dev);
++	val = simple_strtoul(buf, NULL, 10);
++	gsp_write(client, gsp_sensors[attr->index].reg, val);
++	return count;
++}
++
++static SENSOR_DEVICE_ATTR(temp0_input, S_IRUGO, show_adc, NULL, 0);
++static SENSOR_DEVICE_ATTR(temp0_label, S_IRUGO, show_label, NULL, 0);
++
++static SENSOR_DEVICE_ATTR(in0_input, S_IRUGO, show_adc, NULL, 1);
++static SENSOR_DEVICE_ATTR(in0_label, S_IRUGO, show_label, NULL, 1);
++static SENSOR_DEVICE_ATTR(in1_input, S_IRUGO, show_adc, NULL, 2);
++static SENSOR_DEVICE_ATTR(in1_label, S_IRUGO, show_label, NULL, 2);
++static SENSOR_DEVICE_ATTR(in2_input, S_IRUGO, show_adc, NULL, 3);
++static SENSOR_DEVICE_ATTR(in2_label, S_IRUGO, show_label, NULL, 3);
++static SENSOR_DEVICE_ATTR(in3_input, S_IRUGO, show_adc, NULL, 4);
++static SENSOR_DEVICE_ATTR(in3_label, S_IRUGO, show_label, NULL, 4);
++static SENSOR_DEVICE_ATTR(in4_input, S_IRUGO, show_adc, NULL, 5);
++static SENSOR_DEVICE_ATTR(in4_label, S_IRUGO, show_label, NULL, 5);
++static SENSOR_DEVICE_ATTR(in5_input, S_IRUGO, show_adc, NULL, 6);
++static SENSOR_DEVICE_ATTR(in5_label, S_IRUGO, show_label, NULL, 6);
++static SENSOR_DEVICE_ATTR(in6_input, S_IRUGO, show_adc, NULL, 7);
++static SENSOR_DEVICE_ATTR(in6_label, S_IRUGO, show_label, NULL, 7);
++static SENSOR_DEVICE_ATTR(in7_input, S_IRUGO, show_adc, NULL, 8);
++static SENSOR_DEVICE_ATTR(in7_label, S_IRUGO, show_label, NULL, 8);
++static SENSOR_DEVICE_ATTR(in8_input, S_IRUGO, show_adc, NULL, 9);
++static SENSOR_DEVICE_ATTR(in8_label, S_IRUGO, show_label, NULL, 9);
++static SENSOR_DEVICE_ATTR(in9_input, S_IRUGO, show_adc, NULL, 10);
++static SENSOR_DEVICE_ATTR(in9_label, S_IRUGO, show_label, NULL, 10);
++static SENSOR_DEVICE_ATTR(in10_input, S_IRUGO, show_adc, NULL, 11);
++static SENSOR_DEVICE_ATTR(in10_label, S_IRUGO, show_label, NULL, 11);
++static SENSOR_DEVICE_ATTR(in11_input, S_IRUGO, show_adc, NULL, 12);
++static SENSOR_DEVICE_ATTR(in11_label, S_IRUGO, show_label, NULL, 12);
++static SENSOR_DEVICE_ATTR(in12_input, S_IRUGO, show_adc, NULL, 13);
++static SENSOR_DEVICE_ATTR(in12_label, S_IRUGO, show_label, NULL, 13);
++
++static SENSOR_DEVICE_ATTR(fan0_point0, S_IRUGO | S_IWUSR, show_adc, store_fan, 14);
++static SENSOR_DEVICE_ATTR(fan0_point1, S_IRUGO | S_IWUSR, show_adc, store_fan, 15);
++static SENSOR_DEVICE_ATTR(fan0_point2, S_IRUGO | S_IWUSR, show_adc, store_fan, 16);
++static SENSOR_DEVICE_ATTR(fan0_point3, S_IRUGO | S_IWUSR, show_adc, store_fan, 17);
++static SENSOR_DEVICE_ATTR(fan0_point4, S_IRUGO | S_IWUSR, show_adc, store_fan, 18);
++static SENSOR_DEVICE_ATTR(fan0_point5, S_IRUGO | S_IWUSR, show_adc, store_fan, 19);
++
++static struct attribute *gsp_attributes[] = {
++	&sensor_dev_attr_temp0_input.dev_attr.attr,
++	&sensor_dev_attr_in0_input.dev_attr.attr,
++	&sensor_dev_attr_in1_input.dev_attr.attr,
++	&sensor_dev_attr_in2_input.dev_attr.attr,
++	&sensor_dev_attr_in3_input.dev_attr.attr,
++	&sensor_dev_attr_in4_input.dev_attr.attr,
++	&sensor_dev_attr_in5_input.dev_attr.attr,
++	&sensor_dev_attr_in6_input.dev_attr.attr,
++	&sensor_dev_attr_in7_input.dev_attr.attr,
++	&sensor_dev_attr_in8_input.dev_attr.attr,
++	&sensor_dev_attr_in9_input.dev_attr.attr,
++	&sensor_dev_attr_in10_input.dev_attr.attr,
++	&sensor_dev_attr_in11_input.dev_attr.attr,
++	&sensor_dev_attr_in12_input.dev_attr.attr,
++
++	&sensor_dev_attr_temp0_label.dev_attr.attr,
++	&sensor_dev_attr_in0_label.dev_attr.attr,
++	&sensor_dev_attr_in1_label.dev_attr.attr,
++	&sensor_dev_attr_in2_label.dev_attr.attr,
++	&sensor_dev_attr_in3_label.dev_attr.attr,
++	&sensor_dev_attr_in4_label.dev_attr.attr,
++	&sensor_dev_attr_in5_label.dev_attr.attr,
++	&sensor_dev_attr_in6_label.dev_attr.attr,
++	&sensor_dev_attr_in7_label.dev_attr.attr,
++	&sensor_dev_attr_in8_label.dev_attr.attr,
++	&sensor_dev_attr_in9_label.dev_attr.attr,
++	&sensor_dev_attr_in10_label.dev_attr.attr,
++	&sensor_dev_attr_in11_label.dev_attr.attr,
++	&sensor_dev_attr_in12_label.dev_attr.attr,
++
++	&sensor_dev_attr_fan0_point0.dev_attr.attr,
++	&sensor_dev_attr_fan0_point1.dev_attr.attr,
++	&sensor_dev_attr_fan0_point2.dev_attr.attr,
++	&sensor_dev_attr_fan0_point3.dev_attr.attr,
++	&sensor_dev_attr_fan0_point4.dev_attr.attr,
++	&sensor_dev_attr_fan0_point5.dev_attr.attr,
++	NULL
++};
++
++
++static int gsp_probe(struct i2c_client *client,
++			 const struct i2c_device_id *id)
++{
++	struct i2c_adapter *adapter = client->adapter;
++	struct gsp_data *data;
++	int err;
++
++	if (!i2c_check_functionality(adapter, I2C_FUNC_SMBUS_BYTE_DATA |
++					I2C_FUNC_SMBUS_WORD_DATA)) {
++		err = -EOPNOTSUPP;
++		goto exit;
++	}
++
++	if (!(data = kzalloc(sizeof(struct gsp_data), GFP_KERNEL))) {
++		err = -ENOMEM;
++		goto exit;
++	}
++
++	i2c_set_clientdata(client, data);
++
++	data->type = id->driver_data;
++
++	switch (data->type) {
++	case 0:
++		data->attrs.attrs = gsp_attributes;
++		break;
++	}
++
++	dev_info(&client->dev, "%s chip found\n", client->name);
++
++	/* Register sysfs hooks */
++	if ((err = sysfs_create_group(&client->dev.kobj, &data->attrs)))
++		goto exit_free;
++
++	data->hwmon_dev = hwmon_device_register(&client->dev);
++	if (IS_ERR(data->hwmon_dev)) {
++		err = PTR_ERR(data->hwmon_dev);
++		goto exit_remove;
++	}
++
++	return 0;
++
++exit_remove:
++	sysfs_remove_group(&client->dev.kobj, &data->attrs);
++exit_free:
++	kfree(data);
++exit:
++	return err;
++}
++
++static int gsp_remove(struct i2c_client *client)
++{
++	struct gsp_data *data = i2c_get_clientdata(client);
++	hwmon_device_unregister(data->hwmon_dev);
++	sysfs_remove_group(&client->dev.kobj, &data->attrs);
++	kfree(data);
++	return 0;
++}
++
++static int __init gsp_init(void)
++{
++	return i2c_add_driver(&gsp_driver);
++}
++
++static void __exit gsp_exit(void)
++{
++	i2c_del_driver(&gsp_driver);
++}
++
++module_init(gsp_init);
++module_exit(gsp_exit);
++
++MODULE_AUTHOR("Chris Lang <clang@gateworks.com>");
++MODULE_DESCRIPTION("GSC HWMON driver");
++MODULE_LICENSE("GPL");
++MODULE_VERSION(DRV_VERSION);
++
diff --git a/target/linux/generic/patches-3.18/890-8250_optional_sysrq.patch b/target/linux/generic/patches-3.18/890-8250_optional_sysrq.patch
new file mode 100644
index 0000000..8815e4c
--- /dev/null
+++ b/target/linux/generic/patches-3.18/890-8250_optional_sysrq.patch
@@ -0,0 +1,24 @@
+--- a/drivers/tty/serial/8250/8250_core.c
++++ b/drivers/tty/serial/8250/8250_core.c
+@@ -16,7 +16,7 @@
+  *  membase is an 'ioremapped' cookie.
+  */
+ 
+-#if defined(CONFIG_SERIAL_8250_CONSOLE) && defined(CONFIG_MAGIC_SYSRQ)
++#if defined(CONFIG_SERIAL_8250_SYSRQ) && defined(CONFIG_MAGIC_SYSRQ)
+ #define SUPPORT_SYSRQ
+ #endif
+ 
+--- a/drivers/tty/serial/8250/Kconfig
++++ b/drivers/tty/serial/8250/Kconfig
+@@ -91,6 +91,10 @@ config SERIAL_8250_CONSOLE
+ 
+ 	  If unsure, say N.
+ 
++config SERIAL_8250_SYSRQ
++	bool "Magic sysrq support on 8250/16550 devices"
++	depends on SERIAL_8250_CONSOLE
++
+ config SERIAL_8250_GSC
+ 	tristate
+ 	depends on SERIAL_8250 && GSC
diff --git a/target/linux/generic/patches-3.18/900-slab_maxsize.patch b/target/linux/generic/patches-3.18/900-slab_maxsize.patch
new file mode 100644
index 0000000..9375305
--- /dev/null
+++ b/target/linux/generic/patches-3.18/900-slab_maxsize.patch
@@ -0,0 +1,13 @@
+--- a/include/linux/slab.h
++++ b/include/linux/slab.h
+@@ -172,8 +172,8 @@ size_t ksize(const void *);
+  * to do various tricks to work around compiler limitations in order to
+  * ensure proper constant folding.
+  */
+-#define KMALLOC_SHIFT_HIGH	((MAX_ORDER + PAGE_SHIFT - 1) <= 25 ? \
+-				(MAX_ORDER + PAGE_SHIFT - 1) : 25)
++#define KMALLOC_SHIFT_HIGH	((MAX_ORDER + PAGE_SHIFT - 1) <= 17 ? \
++				(MAX_ORDER + PAGE_SHIFT - 1) : 17)
+ #define KMALLOC_SHIFT_MAX	KMALLOC_SHIFT_HIGH
+ #ifndef KMALLOC_SHIFT_LOW
+ #define KMALLOC_SHIFT_LOW	5
diff --git a/target/linux/generic/patches-3.18/901-debloat_sock_diag.patch b/target/linux/generic/patches-3.18/901-debloat_sock_diag.patch
new file mode 100644
index 0000000..99f23a0
--- /dev/null
+++ b/target/linux/generic/patches-3.18/901-debloat_sock_diag.patch
@@ -0,0 +1,65 @@
+--- a/net/Kconfig
++++ b/net/Kconfig
+@@ -89,6 +89,9 @@ source "net/netlabel/Kconfig"
+ 
+ endif # if INET
+ 
++config SOCK_DIAG
++	bool
++
+ config NETWORK_SECMARK
+ 	bool "Security Marking"
+ 	help
+--- a/net/core/Makefile
++++ b/net/core/Makefile
+@@ -9,8 +9,9 @@ obj-$(CONFIG_SYSCTL) += sysctl_net_core.
+ 
+ obj-y		     += dev.o ethtool.o dev_addr_lists.o dst.o netevent.o \
+ 			neighbour.o rtnetlink.o utils.o link_watch.o filter.o \
+-			sock_diag.o dev_ioctl.o tso.o
++			dev_ioctl.o tso.o
+ 
++obj-$(CONFIG_SOCK_DIAG) += sock_diag.o
+ obj-$(CONFIG_XFRM) += flow.o
+ obj-y += net-sysfs.o
+ obj-$(CONFIG_PROC_FS) += net-procfs.o
+--- a/net/ipv4/Kconfig
++++ b/net/ipv4/Kconfig
+@@ -419,6 +419,7 @@ config INET_LRO
+ 
+ config INET_DIAG
+ 	tristate "INET: socket monitoring interface"
++	select SOCK_DIAG
+ 	default y
+ 	---help---
+ 	  Support for INET (TCP, DCCP, etc) socket monitoring interface used by
+--- a/net/unix/Kconfig
++++ b/net/unix/Kconfig
+@@ -22,6 +22,7 @@ config UNIX
+ config UNIX_DIAG
+ 	tristate "UNIX: socket monitoring interface"
+ 	depends on UNIX
++	select SOCK_DIAG
+ 	default n
+ 	---help---
+ 	  Support for UNIX socket monitoring interface used by the ss tool.
+--- a/net/netlink/Kconfig
++++ b/net/netlink/Kconfig
+@@ -13,6 +13,7 @@ config NETLINK_MMAP
+ 
+ config NETLINK_DIAG
+ 	tristate "NETLINK: socket monitoring interface"
++	select SOCK_DIAG
+ 	default n
+ 	---help---
+ 	  Support for NETLINK socket monitoring interface used by the ss tool.
+--- a/net/packet/Kconfig
++++ b/net/packet/Kconfig
+@@ -18,6 +18,7 @@ config PACKET
+ config PACKET_DIAG
+ 	tristate "Packet: sockets monitoring interface"
+ 	depends on PACKET
++	select SOCK_DIAG
+ 	default n
+ 	---help---
+ 	  Support for PF_PACKET sockets monitoring interface used by the ss tool.
diff --git a/target/linux/generic/patches-3.18/902-debloat_proc.patch b/target/linux/generic/patches-3.18/902-debloat_proc.patch
new file mode 100644
index 0000000..5cecd1e
--- /dev/null
+++ b/target/linux/generic/patches-3.18/902-debloat_proc.patch
@@ -0,0 +1,341 @@
+--- a/fs/locks.c
++++ b/fs/locks.c
+@@ -2611,6 +2611,8 @@ static const struct file_operations proc
+ 
+ static int __init proc_locks_init(void)
+ {
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return 0;
+ 	proc_create("locks", 0, NULL, &proc_locks_operations);
+ 	return 0;
+ }
+--- a/fs/proc/Kconfig
++++ b/fs/proc/Kconfig
+@@ -71,3 +71,8 @@ config PROC_PAGE_MONITOR
+ 	  /proc/pid/smaps, /proc/pid/clear_refs, /proc/pid/pagemap,
+ 	  /proc/kpagecount, and /proc/kpageflags. Disabling these
+           interfaces will reduce the size of the kernel by approximately 4kb.
++
++config PROC_STRIPPED
++	default n
++	depends on EXPERT
++	bool "Strip non-essential /proc functionality to reduce code size"
+--- a/fs/proc/consoles.c
++++ b/fs/proc/consoles.c
+@@ -106,6 +106,9 @@ static const struct file_operations proc
+ 
+ static int __init proc_consoles_init(void)
+ {
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return 0;
++
+ 	proc_create("consoles", 0, NULL, &proc_consoles_operations);
+ 	return 0;
+ }
+--- a/fs/proc/proc_tty.c
++++ b/fs/proc/proc_tty.c
+@@ -143,7 +143,10 @@ static const struct file_operations proc
+ void proc_tty_register_driver(struct tty_driver *driver)
+ {
+ 	struct proc_dir_entry *ent;
+-		
++
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return;
++
+ 	if (!driver->driver_name || driver->proc_entry ||
+ 	    !driver->ops->proc_fops)
+ 		return;
+@@ -160,6 +163,9 @@ void proc_tty_unregister_driver(struct t
+ {
+ 	struct proc_dir_entry *ent;
+ 
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return;
++
+ 	ent = driver->proc_entry;
+ 	if (!ent)
+ 		return;
+@@ -174,6 +180,9 @@ void proc_tty_unregister_driver(struct t
+  */
+ void __init proc_tty_init(void)
+ {
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return;
++
+ 	if (!proc_mkdir("tty", NULL))
+ 		return;
+ 	proc_mkdir("tty/ldisc", NULL);	/* Preserved: it's userspace visible */
+--- a/kernel/exec_domain.c
++++ b/kernel/exec_domain.c
+@@ -176,6 +176,8 @@ static const struct file_operations exec
+ 
+ static int __init proc_execdomains_init(void)
+ {
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return 0;
+ 	proc_create("execdomains", 0, NULL, &execdomains_proc_fops);
+ 	return 0;
+ }
+--- a/kernel/irq/proc.c
++++ b/kernel/irq/proc.c
+@@ -330,6 +330,9 @@ void register_irq_proc(unsigned int irq,
+ 	static DEFINE_MUTEX(register_lock);
+ 	char name [MAX_NAMELEN];
+ 
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED) && !IS_ENABLED(CONFIG_SMP))
++		return;
++
+ 	if (!root_irq_dir || (desc->irq_data.chip == &no_irq_chip))
+ 		return;
+ 
+@@ -379,6 +382,9 @@ void unregister_irq_proc(unsigned int ir
+ {
+ 	char name [MAX_NAMELEN];
+ 
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED) && !IS_ENABLED(CONFIG_SMP))
++		return;
++
+ 	if (!root_irq_dir || !desc->dir)
+ 		return;
+ #ifdef CONFIG_SMP
+@@ -414,6 +420,9 @@ void init_irq_proc(void)
+ 	unsigned int irq;
+ 	struct irq_desc *desc;
+ 
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED) && !IS_ENABLED(CONFIG_SMP))
++		return;
++
+ 	/* create /proc/irq */
+ 	root_irq_dir = proc_mkdir("irq", NULL);
+ 	if (!root_irq_dir)
+--- a/kernel/time/timer_list.c
++++ b/kernel/time/timer_list.c
+@@ -362,6 +362,8 @@ static int __init init_timer_list_procfs
+ {
+ 	struct proc_dir_entry *pe;
+ 
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return 0;
+ 	pe = proc_create("timer_list", 0444, NULL, &timer_list_fops);
+ 	if (!pe)
+ 		return -ENOMEM;
+--- a/mm/vmalloc.c
++++ b/mm/vmalloc.c
+@@ -2662,6 +2662,8 @@ static const struct file_operations proc
+ 
+ static int __init proc_vmalloc_init(void)
+ {
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return 0;
+ 	proc_create("vmallocinfo", S_IRUSR, NULL, &proc_vmalloc_operations);
+ 	return 0;
+ }
+--- a/mm/vmstat.c
++++ b/mm/vmstat.c
+@@ -1424,10 +1424,12 @@ static int __init setup_vmstat(void)
+ 	cpu_notifier_register_done();
+ #endif
+ #ifdef CONFIG_PROC_FS
+-	proc_create("buddyinfo", S_IRUGO, NULL, &fragmentation_file_operations);
+-	proc_create("pagetypeinfo", S_IRUGO, NULL, &pagetypeinfo_file_ops);
++	if (!IS_ENABLED(CONFIG_PROC_STRIPPED)) {
++		proc_create("buddyinfo", S_IRUGO, NULL, &fragmentation_file_operations);
++		proc_create("pagetypeinfo", S_IRUGO, NULL, &pagetypeinfo_file_ops);
++		proc_create("zoneinfo", S_IRUGO, NULL, &proc_zoneinfo_file_operations);
++	}
+ 	proc_create("vmstat", S_IRUGO, NULL, &proc_vmstat_file_operations);
+-	proc_create("zoneinfo", S_IRUGO, NULL, &proc_zoneinfo_file_operations);
+ #endif
+ 	return 0;
+ }
+--- a/net/8021q/vlanproc.c
++++ b/net/8021q/vlanproc.c
+@@ -127,6 +127,9 @@ void vlan_proc_cleanup(struct net *net)
+ {
+ 	struct vlan_net *vn = net_generic(net, vlan_net_id);
+ 
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return;
++
+ 	if (vn->proc_vlan_conf)
+ 		remove_proc_entry(name_conf, vn->proc_vlan_dir);
+ 
+@@ -146,6 +149,9 @@ int __net_init vlan_proc_init(struct net
+ {
+ 	struct vlan_net *vn = net_generic(net, vlan_net_id);
+ 
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return 0;
++
+ 	vn->proc_vlan_dir = proc_net_mkdir(net, name_root, net->proc_net);
+ 	if (!vn->proc_vlan_dir)
+ 		goto err;
+--- a/net/core/sock.c
++++ b/net/core/sock.c
+@@ -2934,6 +2934,8 @@ static __net_initdata struct pernet_oper
+ 
+ static int __init proto_init(void)
+ {
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return 0;
+ 	return register_pernet_subsys(&proto_net_ops);
+ }
+ 
+--- a/net/ipv4/fib_trie.c
++++ b/net/ipv4/fib_trie.c
+@@ -2490,10 +2490,12 @@ static const struct file_operations fib_
+ 
+ int __net_init fib_proc_init(struct net *net)
+ {
+-	if (!proc_create("fib_trie", S_IRUGO, net->proc_net, &fib_trie_fops))
++	if (!IS_ENABLED(CONFIG_PROC_STRIPPED) &&
++		!proc_create("fib_trie", S_IRUGO, net->proc_net, &fib_trie_fops))
+ 		goto out1;
+ 
+-	if (!proc_create("fib_triestat", S_IRUGO, net->proc_net,
++	if (!IS_ENABLED(CONFIG_PROC_STRIPPED) &&
++		!proc_create("fib_triestat", S_IRUGO, net->proc_net,
+ 			 &fib_triestat_fops))
+ 		goto out2;
+ 
+@@ -2503,17 +2505,21 @@ int __net_init fib_proc_init(struct net
+ 	return 0;
+ 
+ out3:
+-	remove_proc_entry("fib_triestat", net->proc_net);
++	if (!IS_ENABLED(CONFIG_PROC_STRIPPED))
++		remove_proc_entry("fib_triestat", net->proc_net);
+ out2:
+-	remove_proc_entry("fib_trie", net->proc_net);
++	if (!IS_ENABLED(CONFIG_PROC_STRIPPED))
++		remove_proc_entry("fib_trie", net->proc_net);
+ out1:
+ 	return -ENOMEM;
+ }
+ 
+ void __net_exit fib_proc_exit(struct net *net)
+ {
+-	remove_proc_entry("fib_trie", net->proc_net);
+-	remove_proc_entry("fib_triestat", net->proc_net);
++	if (!IS_ENABLED(CONFIG_PROC_STRIPPED)) {
++		remove_proc_entry("fib_trie", net->proc_net);
++		remove_proc_entry("fib_triestat", net->proc_net);
++	}
+ 	remove_proc_entry("route", net->proc_net);
+ }
+ 
+--- a/net/ipv4/proc.c
++++ b/net/ipv4/proc.c
+@@ -524,6 +524,9 @@ static __net_initdata struct pernet_oper
+ 
+ int __init ip_misc_proc_init(void)
+ {
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return 0;
++
+ 	return register_pernet_subsys(&ip_proc_ops);
+ }
+ 
+--- a/net/ipv4/route.c
++++ b/net/ipv4/route.c
+@@ -416,6 +416,9 @@ static struct pernet_operations ip_rt_pr
+ 
+ static int __init ip_rt_proc_init(void)
+ {
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return 0;
++
+ 	return register_pernet_subsys(&ip_rt_proc_ops);
+ }
+ 
+--- a/ipc/msg.c
++++ b/ipc/msg.c
+@@ -1072,6 +1072,9 @@ void __init msg_init(void)
+ 	printk(KERN_INFO "msgmni has been set to %d\n",
+ 		init_ipc_ns.msg_ctlmni);
+ 
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return;
++
+ 	ipc_init_proc_interface("sysvipc/msg",
+ 				"       key      msqid perms      cbytes       qnum lspid lrpid   uid   gid  cuid  cgid      stime      rtime      ctime\n",
+ 				IPC_MSG_IDS, sysvipc_msg_proc_show);
+--- a/ipc/sem.c
++++ b/ipc/sem.c
+@@ -191,6 +191,8 @@ void sem_exit_ns(struct ipc_namespace *n
+ void __init sem_init(void)
+ {
+ 	sem_init_ns(&init_ipc_ns);
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return;
+ 	ipc_init_proc_interface("sysvipc/sem",
+ 				"       key      semid perms      nsems   uid   gid  cuid  cgid      otime      ctime\n",
+ 				IPC_SEM_IDS, sysvipc_sem_proc_show);
+--- a/ipc/shm.c
++++ b/ipc/shm.c
+@@ -118,6 +118,8 @@ pure_initcall(ipc_ns_init);
+ 
+ void __init shm_init(void)
+ {
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return;
+ 	ipc_init_proc_interface("sysvipc/shm",
+ #if BITS_PER_LONG <= 32
+ 				"       key      shmid perms       size  cpid  lpid nattch   uid   gid  cuid  cgid      atime      dtime      ctime        rss       swap\n",
+--- a/ipc/util.c
++++ b/ipc/util.c
+@@ -161,6 +161,9 @@ void __init ipc_init_proc_interface(cons
+ 	struct proc_dir_entry *pde;
+ 	struct ipc_proc_iface *iface;
+ 
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return;
++
+ 	iface = kmalloc(sizeof(*iface), GFP_KERNEL);
+ 	if (!iface)
+ 		return;
+--- a/net/core/net-procfs.c
++++ b/net/core/net-procfs.c
+@@ -318,10 +318,12 @@ static int __net_init dev_proc_net_init(
+ 
+ 	if (!proc_create("dev", S_IRUGO, net->proc_net, &dev_seq_fops))
+ 		goto out;
+-	if (!proc_create("softnet_stat", S_IRUGO, net->proc_net,
++	if (!IS_ENABLED(CONFIG_PROC_STRIPPED) &&
++		!proc_create("softnet_stat", S_IRUGO, net->proc_net,
+ 			 &softnet_seq_fops))
+ 		goto out_dev;
+-	if (!proc_create("ptype", S_IRUGO, net->proc_net, &ptype_seq_fops))
++	if (!IS_ENABLED(CONFIG_PROC_STRIPPED) &&
++		!proc_create("ptype", S_IRUGO, net->proc_net, &ptype_seq_fops))
+ 		goto out_softnet;
+ 
+ 	if (wext_proc_init(net))
+@@ -330,9 +332,11 @@ static int __net_init dev_proc_net_init(
+ out:
+ 	return rc;
+ out_ptype:
+-	remove_proc_entry("ptype", net->proc_net);
++	if (!IS_ENABLED(CONFIG_PROC_STRIPPED))
++		remove_proc_entry("ptype", net->proc_net);
+ out_softnet:
+-	remove_proc_entry("softnet_stat", net->proc_net);
++	if (!IS_ENABLED(CONFIG_PROC_STRIPPED))
++		remove_proc_entry("softnet_stat", net->proc_net);
+ out_dev:
+ 	remove_proc_entry("dev", net->proc_net);
+ 	goto out;
+@@ -342,8 +346,10 @@ static void __net_exit dev_proc_net_exit
+ {
+ 	wext_proc_exit(net);
+ 
+-	remove_proc_entry("ptype", net->proc_net);
+-	remove_proc_entry("softnet_stat", net->proc_net);
++	if (!IS_ENABLED(CONFIG_PROC_STRIPPED)) {
++		remove_proc_entry("ptype", net->proc_net);
++		remove_proc_entry("softnet_stat", net->proc_net);
++	}
+ 	remove_proc_entry("dev", net->proc_net);
+ }
+ 
diff --git a/target/linux/generic/patches-3.18/903-debloat_direct_io.patch b/target/linux/generic/patches-3.18/903-debloat_direct_io.patch
new file mode 100644
index 0000000..92190e4
--- /dev/null
+++ b/target/linux/generic/patches-3.18/903-debloat_direct_io.patch
@@ -0,0 +1,83 @@
+--- a/fs/Kconfig
++++ b/fs/Kconfig
+@@ -62,6 +62,11 @@ config FILE_LOCKING
+           for filesystems like NFS and for the flock() system
+           call. Disabling this option saves about 11k.
+ 
++config DIRECT_IO
++	bool "Enable O_DIRECT support" if EXPERT
++	depends on BLOCK
++	default y
++
+ source "fs/notify/Kconfig"
+ 
+ source "fs/quota/Kconfig"
+--- a/fs/Makefile
++++ b/fs/Makefile
+@@ -14,7 +14,8 @@ obj-y :=	open.o read_write.o file_table.
+ 		stack.o fs_struct.o statfs.o fs_pin.o
+ 
+ ifeq ($(CONFIG_BLOCK),y)
+-obj-y +=	buffer.o block_dev.o direct-io.o mpage.o
++obj-y +=	buffer.o block_dev.o mpage.o
++obj-$(CONFIG_DIRECT_IO) += direct-io.o
+ else
+ obj-y +=	no-block.o
+ endif
+--- a/include/linux/fs.h
++++ b/include/linux/fs.h
+@@ -2528,12 +2528,25 @@ enum {
+ 	DIO_ASYNC_EXTEND = 0x04,
+ };
+ 
++#ifdef CONFIG_DIRECT_IO
+ void dio_end_io(struct bio *bio, int error);
+ 
+ ssize_t __blockdev_direct_IO(int rw, struct kiocb *iocb, struct inode *inode,
+ 	struct block_device *bdev, struct iov_iter *iter, loff_t offset,
+ 	get_block_t get_block, dio_iodone_t end_io,
+ 	dio_submit_t submit_io,	int flags);
++#else
++static inline void dio_end_io(struct bio *bio, int error)
++{
++}
++static inline ssize_t __blockdev_direct_IO(int rw, struct kiocb *iocb, struct inode *inode,
++	struct block_device *bdev, struct iov_iter *iter, loff_t offset,
++	get_block_t get_block, dio_iodone_t end_io,
++	dio_submit_t submit_io,	int flags)
++{
++	return -EOPNOTSUPP;
++}
++#endif
+ 
+ static inline ssize_t blockdev_direct_IO(int rw, struct kiocb *iocb,
+ 		struct inode *inode, struct iov_iter *iter, loff_t offset,
+--- a/fs/fcntl.c
++++ b/fs/fcntl.c
+@@ -52,8 +52,10 @@ static int setfl(int fd, struct file * f
+ 		   arg |= O_NONBLOCK;
+ 
+ 	if (arg & O_DIRECT) {
++#ifdef CONFIG_DIRECT_IO
+ 		if (!filp->f_mapping || !filp->f_mapping->a_ops ||
+ 			!filp->f_mapping->a_ops->direct_IO)
++#endif
+ 				return -EINVAL;
+ 	}
+ 
+--- a/fs/open.c
++++ b/fs/open.c
+@@ -655,9 +655,12 @@ int open_check_o_direct(struct file *f)
+ {
+ 	/* NB: we're sure to have correct a_ops only after f_op->open */
+ 	if (f->f_flags & O_DIRECT) {
++#ifdef CONFIG_DIRECT_IO
+ 		if (!f->f_mapping->a_ops ||
+ 		    ((!f->f_mapping->a_ops->direct_IO) &&
+-		    (!f->f_mapping->a_ops->get_xip_mem))) {
++		    (!f->f_mapping->a_ops->get_xip_mem)))
++#endif
++		{
+ 			return -EINVAL;
+ 		}
+ 	}
diff --git a/target/linux/generic/patches-3.18/910-kobject_uevent.patch b/target/linux/generic/patches-3.18/910-kobject_uevent.patch
new file mode 100644
index 0000000..f69294b
--- /dev/null
+++ b/target/linux/generic/patches-3.18/910-kobject_uevent.patch
@@ -0,0 +1,21 @@
+--- a/lib/kobject_uevent.c
++++ b/lib/kobject_uevent.c
+@@ -53,6 +53,18 @@ static const char *kobject_actions[] = {
+ 	[KOBJ_OFFLINE] =	"offline",
+ };
+ 
++u64 uevent_next_seqnum(void)
++{
++	u64 seq;
++
++	mutex_lock(&uevent_sock_mutex);
++	seq = ++uevent_seqnum;
++	mutex_unlock(&uevent_sock_mutex);
++
++	return seq;
++}
++EXPORT_SYMBOL_GPL(uevent_next_seqnum);
++
+ /**
+  * kobject_action_type - translate action string to numeric type
+  *
diff --git a/target/linux/generic/patches-3.18/911-kobject_add_broadcast_uevent.patch b/target/linux/generic/patches-3.18/911-kobject_add_broadcast_uevent.patch
new file mode 100644
index 0000000..6e4c140
--- /dev/null
+++ b/target/linux/generic/patches-3.18/911-kobject_add_broadcast_uevent.patch
@@ -0,0 +1,65 @@
+--- a/include/linux/kobject.h
++++ b/include/linux/kobject.h
+@@ -32,6 +32,8 @@
+ #define UEVENT_NUM_ENVP			32	/* number of env pointers */
+ #define UEVENT_BUFFER_SIZE		2048	/* buffer for the variables */
+ 
++struct sk_buff;
++
+ #ifdef CONFIG_UEVENT_HELPER
+ /* path to the userspace helper executed on an event */
+ extern char uevent_helper[];
+@@ -221,4 +223,7 @@ int add_uevent_var(struct kobj_uevent_en
+ int kobject_action_type(const char *buf, size_t count,
+ 			enum kobject_action *type);
+ 
++int broadcast_uevent(struct sk_buff *skb, __u32 pid, __u32 group,
++		     gfp_t allocation);
++
+ #endif /* _KOBJECT_H_ */
+--- a/lib/kobject_uevent.c
++++ b/lib/kobject_uevent.c
+@@ -424,6 +424,43 @@ int add_uevent_var(struct kobj_uevent_en
+ EXPORT_SYMBOL_GPL(add_uevent_var);
+ 
+ #if defined(CONFIG_NET)
++int broadcast_uevent(struct sk_buff *skb, __u32 pid, __u32 group,
++		     gfp_t allocation)
++{
++	struct uevent_sock *ue_sk;
++	int err = 0;
++
++	/* send netlink message */
++	mutex_lock(&uevent_sock_mutex);
++	list_for_each_entry(ue_sk, &uevent_sock_list, list) {
++		struct sock *uevent_sock = ue_sk->sk;
++		struct sk_buff *skb2;
++
++		skb2 = skb_clone(skb, allocation);
++		if (!skb2)
++			break;
++
++		err = netlink_broadcast(uevent_sock, skb2, pid, group,
++					allocation);
++		if (err)
++			break;
++	}
++	mutex_unlock(&uevent_sock_mutex);
++
++	kfree_skb(skb);
++	return err;
++}
++#else
++int broadcast_uevent(struct sk_buff *skb, __u32 pid, __u32 group,
++		     gfp_t allocation)
++{
++	kfree_skb(skb);
++	return 0;
++}
++#endif
++EXPORT_SYMBOL_GPL(broadcast_uevent);
++
++#if defined(CONFIG_NET)
+ static int uevent_net_init(struct net *net)
+ {
+ 	struct uevent_sock *ue_sk;
diff --git a/target/linux/generic/patches-3.18/921-use_preinit_as_init.patch b/target/linux/generic/patches-3.18/921-use_preinit_as_init.patch
new file mode 100644
index 0000000..57c2fe2
--- /dev/null
+++ b/target/linux/generic/patches-3.18/921-use_preinit_as_init.patch
@@ -0,0 +1,12 @@
+--- a/init/main.c
++++ b/init/main.c
+@@ -963,7 +963,8 @@ static int __ref kernel_init(void *unuse
+ 		pr_err("Failed to execute %s (error %d).  Attempting defaults...\n",
+ 			execute_command, ret);
+ 	}
+-	if (!try_to_run_init_process("/sbin/init") ||
++	if (!try_to_run_init_process("/etc/preinit") ||
++	    !try_to_run_init_process("/sbin/init") ||
+ 	    !try_to_run_init_process("/etc/init") ||
+ 	    !try_to_run_init_process("/bin/init") ||
+ 	    !try_to_run_init_process("/bin/sh"))
diff --git a/target/linux/generic/patches-3.18/922-always-create-console-node-in-initramfs.patch b/target/linux/generic/patches-3.18/922-always-create-console-node-in-initramfs.patch
new file mode 100644
index 0000000..988de35
--- /dev/null
+++ b/target/linux/generic/patches-3.18/922-always-create-console-node-in-initramfs.patch
@@ -0,0 +1,30 @@
+--- a/scripts/gen_initramfs_list.sh
++++ b/scripts/gen_initramfs_list.sh
+@@ -59,6 +59,18 @@ default_initramfs() {
+ 	EOF
+ }
+ 
++list_openwrt_initramfs() {
++	:
++}
++
++openwrt_initramfs() {
++	# make sure that /dev/console exists
++	cat <<-EOF >> ${output}
++		dir /dev 0755 0 0
++		nod /dev/console 0600 0 0 c 5 1
++	EOF
++}
++
+ filetype() {
+ 	local argv1="$1"
+ 
+@@ -177,6 +189,8 @@ dir_filelist() {
+ 	if [  "$(echo "${dirlist}" | wc -l)" -gt 1 ]; then
+ 		${dep_list}print_mtime "$1"
+ 
++		${dep_list}openwrt_initramfs
++
+ 		echo "${dirlist}" | \
+ 		while read x; do
+ 			${dep_list}parse ${x}
diff --git a/target/linux/generic/patches-3.18/930-crashlog.patch b/target/linux/generic/patches-3.18/930-crashlog.patch
new file mode 100644
index 0000000..b1c38a7
--- /dev/null
+++ b/target/linux/generic/patches-3.18/930-crashlog.patch
@@ -0,0 +1,276 @@
+--- /dev/null
++++ b/include/linux/crashlog.h
+@@ -0,0 +1,17 @@
++#ifndef __CRASHLOG_H
++#define __CRASHLOG_H
++
++#ifdef CONFIG_CRASHLOG
++void crashlog_init_bootmem(struct bootmem_data *bdata);
++void crashlog_init_memblock(phys_addr_t addr, phys_addr_t size);
++#else
++static inline void crashlog_init_bootmem(struct bootmem_data *bdata)
++{
++}
++
++static inline void crashlog_init_memblock(phys_addr_t addr, phys_addr_t size)
++{
++}
++#endif
++
++#endif
+--- a/init/Kconfig
++++ b/init/Kconfig
+@@ -1279,6 +1279,10 @@ config RELAY
+ 
+ 	  If unsure, say N.
+ 
++config CRASHLOG
++	bool "Crash logging"
++	depends on (!NO_BOOTMEM || HAVE_MEMBLOCK) && !(ARM || SPARC || PPC)
++
+ config BLK_DEV_INITRD
+ 	bool "Initial RAM filesystem and RAM disk (initramfs/initrd) support"
+ 	depends on BROKEN || !FRV
+--- a/kernel/Makefile
++++ b/kernel/Makefile
+@@ -96,6 +96,7 @@ obj-$(CONFIG_CRASH_DUMP) += crash_dump.o
+ obj-$(CONFIG_JUMP_LABEL) += jump_label.o
+ obj-$(CONFIG_CONTEXT_TRACKING) += context_tracking.o
+ obj-$(CONFIG_TORTURE_TEST) += torture.o
++obj-$(CONFIG_CRASHLOG) += crashlog.o
+ 
+ $(obj)/configs.o: $(obj)/config_data.h
+ 
+--- /dev/null
++++ b/kernel/crashlog.c
+@@ -0,0 +1,181 @@
++/*
++ * Crash information logger
++ * Copyright (C) 2010 Felix Fietkau <nbd@openwrt.org>
++ *
++ * Based on ramoops.c
++ *   Copyright (C) 2010 Marco Stornelli <marco.stornelli@gmail.com>
++ *
++ * This program is free software; you can redistribute it and/or
++ * modify it under the terms of the GNU General Public License
++ * version 2 as published by the Free Software Foundation.
++ *
++ * This program is distributed in the hope that it will be useful, but
++ * WITHOUT ANY WARRANTY; without even the implied warranty of
++ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
++ * General Public License for more details.
++ *
++ * You should have received a copy of the GNU General Public License
++ * along with this program; if not, write to the Free Software
++ * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA
++ * 02110-1301 USA
++ *
++ */
++
++#include <linux/module.h>
++#include <linux/bootmem.h>
++#include <linux/memblock.h>
++#include <linux/debugfs.h>
++#include <linux/crashlog.h>
++#include <linux/kmsg_dump.h>
++#include <linux/module.h>
++#include <linux/pfn.h>
++#include <asm/io.h>
++
++#define CRASHLOG_PAGES	4
++#define CRASHLOG_SIZE	(CRASHLOG_PAGES * PAGE_SIZE)
++#define CRASHLOG_MAGIC	0xa1eedead
++
++/*
++ * Start the log at 1M before the end of RAM, as some boot loaders like
++ * to use the end of the RAM for stack usage and other things
++ * If this fails, fall back to using the last part.
++ */
++#define CRASHLOG_OFFSET	(1024 * 1024)
++
++struct crashlog_data {
++	u32 magic;
++	u32 len;
++	u8 data[];
++};
++
++static struct debugfs_blob_wrapper crashlog_blob;
++static unsigned long crashlog_addr = 0;
++static struct crashlog_data *crashlog_buf;
++static struct kmsg_dumper dump;
++static bool first = true;
++
++extern struct list_head *crashlog_modules;
++
++#ifndef CONFIG_NO_BOOTMEM
++void __init crashlog_init_bootmem(bootmem_data_t *bdata)
++{
++	unsigned long addr;
++
++	if (crashlog_addr)
++		return;
++
++	addr = PFN_PHYS(bdata->node_low_pfn) - CRASHLOG_OFFSET;
++	if (reserve_bootmem(addr, CRASHLOG_SIZE, BOOTMEM_EXCLUSIVE) < 0) {
++		printk("Crashlog failed to allocate RAM at address 0x%lx\n", addr);
++		bdata->node_low_pfn -= CRASHLOG_PAGES;
++		addr = PFN_PHYS(bdata->node_low_pfn);
++	}
++	crashlog_addr = addr;
++}
++#endif
++
++#ifdef CONFIG_HAVE_MEMBLOCK
++void __meminit crashlog_init_memblock(phys_addr_t addr, phys_addr_t size)
++{
++	if (crashlog_addr)
++		return;
++
++	addr += size - CRASHLOG_OFFSET;
++	if (memblock_reserve(addr, CRASHLOG_SIZE)) {
++		printk("Crashlog failed to allocate RAM at address 0x%lx\n", (unsigned long) addr);
++		return;
++	}
++
++	crashlog_addr = addr;
++}
++#endif
++
++static void __init crashlog_copy(void)
++{
++	if (crashlog_buf->magic != CRASHLOG_MAGIC)
++		return;
++
++	if (!crashlog_buf->len || crashlog_buf->len >
++	    CRASHLOG_SIZE - sizeof(*crashlog_buf))
++		return;
++
++	crashlog_blob.size = crashlog_buf->len;
++	crashlog_blob.data = kmemdup(crashlog_buf->data,
++		crashlog_buf->len, GFP_KERNEL);
++
++	debugfs_create_blob("crashlog", 0700, NULL, &crashlog_blob);
++}
++
++static int get_maxlen(void)
++{
++	return CRASHLOG_SIZE - sizeof(*crashlog_buf) - crashlog_buf->len;
++}
++
++static void crashlog_printf(const char *fmt, ...)
++{
++	va_list args;
++	int len = get_maxlen();
++
++	if (!len)
++		return;
++
++	va_start(args, fmt);
++	crashlog_buf->len += vscnprintf(
++		&crashlog_buf->data[crashlog_buf->len],
++		len, fmt, args);
++	va_end(args);
++}
++
++static void crashlog_do_dump(struct kmsg_dumper *dumper,
++		enum kmsg_dump_reason reason)
++{
++	struct timeval tv;
++	struct module *m;
++	char *buf;
++	size_t len;
++
++	if (!first)
++		crashlog_printf("\n===================================\n");
++
++	do_gettimeofday(&tv);
++	crashlog_printf("Time: %lu.%lu\n",
++		(long)tv.tv_sec, (long)tv.tv_usec);
++
++	if (first) {
++		crashlog_printf("Modules:");
++		list_for_each_entry(m, crashlog_modules, list) {
++			crashlog_printf("\t%s@%p+%x", m->name,
++			m->module_core, m->core_size,
++			m->module_init, m->init_size);
++		}
++		crashlog_printf("\n");
++		first = false;
++	}
++
++	buf = (char *)&crashlog_buf->data[crashlog_buf->len];
++
++	kmsg_dump_get_buffer(dumper, true, buf, get_maxlen(), &len);
++
++	crashlog_buf->len += len;
++}
++
++
++int __init crashlog_init_fs(void)
++{
++	if (!crashlog_addr)
++		return -ENOMEM;
++
++	crashlog_buf = ioremap(crashlog_addr, CRASHLOG_SIZE);
++
++	crashlog_copy();
++
++	crashlog_buf->magic = CRASHLOG_MAGIC;
++	crashlog_buf->len = 0;
++
++	dump.max_reason = KMSG_DUMP_OOPS;
++	dump.dump = crashlog_do_dump;
++	kmsg_dump_register(&dump);
++
++	return 0;
++}
++module_init(crashlog_init_fs);
+--- a/mm/bootmem.c
++++ b/mm/bootmem.c
+@@ -15,6 +15,7 @@
+ #include <linux/export.h>
+ #include <linux/kmemleak.h>
+ #include <linux/range.h>
++#include <linux/crashlog.h>
+ #include <linux/memblock.h>
+ #include <linux/bug.h>
+ #include <linux/io.h>
+@@ -177,6 +178,7 @@ static unsigned long __init free_all_boo
+ 	if (!bdata->node_bootmem_map)
+ 		return 0;
+ 
++	crashlog_init_bootmem(bdata);
+ 	map = bdata->node_bootmem_map;
+ 	start = bdata->node_min_pfn;
+ 	end = bdata->node_low_pfn;
+--- a/kernel/module.c
++++ b/kernel/module.c
+@@ -105,6 +105,9 @@ static LIST_HEAD(modules);
+ #ifdef CONFIG_KGDB_KDB
+ struct list_head *kdb_modules = &modules; /* kdb needs the list of modules */
+ #endif /* CONFIG_KGDB_KDB */
++#ifdef CONFIG_CRASHLOG
++struct list_head *crashlog_modules = &modules;
++#endif
+ 
+ #ifdef CONFIG_MODULE_SIG
+ #ifdef CONFIG_MODULE_SIG_FORCE
+--- a/mm/memblock.c
++++ b/mm/memblock.c
+@@ -19,6 +19,7 @@
+ #include <linux/debugfs.h>
+ #include <linux/seq_file.h>
+ #include <linux/memblock.h>
++#include <linux/crashlog.h>
+ 
+ #include <asm-generic/sections.h>
+ #include <linux/io.h>
+@@ -477,6 +478,8 @@ static void __init_memblock memblock_ins
+ 	memblock_set_region_node(rgn, nid);
+ 	type->cnt++;
+ 	type->total_size += size;
++	if (type == &memblock.memory && idx == 0)
++		crashlog_init_memblock(base, size);
+ }
+ 
+ /**
diff --git a/target/linux/generic/patches-3.18/940-ocf_kbuild_integration.patch b/target/linux/generic/patches-3.18/940-ocf_kbuild_integration.patch
new file mode 100644
index 0000000..240f15e
--- /dev/null
+++ b/target/linux/generic/patches-3.18/940-ocf_kbuild_integration.patch
@@ -0,0 +1,20 @@
+--- a/crypto/Kconfig
++++ b/crypto/Kconfig
+@@ -1519,3 +1519,6 @@ source "drivers/crypto/Kconfig"
+ source crypto/asymmetric_keys/Kconfig
+ 
+ endif	# if CRYPTO
++
++source "crypto/ocf/Kconfig"
++
+--- a/crypto/Makefile
++++ b/crypto/Makefile
+@@ -101,6 +101,8 @@ obj-$(CONFIG_CRYPTO_USER_API) += af_alg.
+ obj-$(CONFIG_CRYPTO_USER_API_HASH) += algif_hash.o
+ obj-$(CONFIG_CRYPTO_USER_API_SKCIPHER) += algif_skcipher.o
+ 
++obj-$(CONFIG_OCF_OCF) += ocf/
++
+ #
+ # generic algorithms and the async_tx api
+ #
diff --git a/target/linux/generic/patches-3.18/941-ocf_20120127.patch b/target/linux/generic/patches-3.18/941-ocf_20120127.patch
new file mode 100644
index 0000000..ee36f1e
--- /dev/null
+++ b/target/linux/generic/patches-3.18/941-ocf_20120127.patch
@@ -0,0 +1,166 @@
+--- a/drivers/char/random.c
++++ b/drivers/char/random.c
+@@ -139,6 +139,9 @@
+  * that might otherwise be identical and have very little entropy
+  * available to them (particularly common in the embedded world).
+  *
++ *      void random_input_words(__u32 *buf, size_t wordcount, int ent_count)
++ *      int random_input_wait(void);
++ *
+  * add_input_randomness() uses the input layer interrupt timing, as well as
+  * the event type information from the hardware.
+  *
+@@ -152,6 +155,13 @@
+  * seek times do not make for good sources of entropy, as their seek
+  * times are usually fairly consistent.
+  *
++ * random_input_words() just provides a raw block of entropy to the input
++ * pool, such as from a hardware entropy generator.
++ *
++ * random_input_wait() suspends the caller until such time as the
++ * entropy pool falls below the write threshold, and returns a count of how
++ * much entropy (in bits) is needed to sustain the pool.
++ *
+  * All of these routines try to estimate how many bits of randomness a
+  * particular randomness source.  They do this by keeping track of the
+  * first and second order deltas of the event timings.
+@@ -938,6 +948,63 @@ void add_disk_randomness(struct gendisk
+ EXPORT_SYMBOL_GPL(add_disk_randomness);
+ #endif
+ 
++/*
++ * random_input_words - add bulk entropy to pool
++ *
++ * @buf: buffer to add
++ * @wordcount: number of __u32 words to add
++ * @ent_count: total amount of entropy (in bits) to credit
++ *
++ * this provides bulk input of entropy to the input pool
++ *
++ */
++void random_input_words(__u32 *buf, size_t wordcount, int ent_count)
++{
++	mix_pool_bytes(&input_pool, buf, wordcount*4);
++
++	credit_entropy_bits(&input_pool, ent_count);
++
++	pr_notice("crediting %d bits => %d\n",
++		  ent_count, input_pool.entropy_count);
++	/*
++	 * Wake up waiting processes if we have enough
++	 * entropy.
++	 */
++	if (input_pool.entropy_count >= random_read_wakeup_bits)
++		wake_up_interruptible(&random_read_wait);
++}
++EXPORT_SYMBOL(random_input_words);
++
++/*
++ * random_input_wait - wait until random needs entropy
++ *
++ * this function sleeps until the /dev/random subsystem actually
++ * needs more entropy, and then return the amount of entropy
++ * that it would be nice to have added to the system.
++ */
++int random_input_wait(void)
++{
++	int count;
++
++	wait_event_interruptible(random_write_wait, 
++			 input_pool.entropy_count < random_write_wakeup_bits);
++
++	count = random_write_wakeup_bits - input_pool.entropy_count;
++
++        /* likely we got woken up due to a signal */
++	if (count <= 0) count = random_read_wakeup_bits; 
++
++	pr_notice("requesting %d bits from input_wait()er %d<%d\n",
++		  count,
++		  input_pool.entropy_count, random_write_wakeup_bits);
++
++	return count;
++}
++EXPORT_SYMBOL(random_input_wait);
++
++
++#define EXTRACT_SIZE 10
++
+ /*********************************************************************
+  *
+  * Entropy extraction routines
+--- a/fs/fcntl.c
++++ b/fs/fcntl.c
+@@ -140,6 +140,7 @@ pid_t f_getown(struct file *filp)
+ 	read_unlock(&filp->f_owner.lock);
+ 	return pid;
+ }
++EXPORT_SYMBOL(sys_dup);
+ 
+ static int f_setown_ex(struct file *filp, unsigned long arg)
+ {
+--- a/include/linux/miscdevice.h
++++ b/include/linux/miscdevice.h
+@@ -19,6 +19,7 @@
+ #define APOLLO_MOUSE_MINOR	7	/* unused */
+ #define PC110PAD_MINOR		9	/* unused */
+ /*#define ADB_MOUSE_MINOR	10	FIXME OBSOLETE */
++#define CRYPTODEV_MINOR		70	/* /dev/crypto */
+ #define WATCHDOG_MINOR		130	/* Watchdog timer     */
+ #define TEMP_MINOR		131	/* Temperature Sensor */
+ #define RTC_MINOR		135
+--- a/include/uapi/linux/random.h
++++ b/include/uapi/linux/random.h
+@@ -34,6 +34,30 @@
+ /* Clear the entropy pool and associated counters.  (Superuser only.) */
+ #define RNDCLEARPOOL	_IO( 'R', 0x06 )
+ 
++#ifdef CONFIG_FIPS_RNG
++
++/* Size of seed value - equal to AES blocksize */
++#define AES_BLOCK_SIZE_BYTES	16
++#define SEED_SIZE_BYTES			AES_BLOCK_SIZE_BYTES
++/* Size of AES key */
++#define KEY_SIZE_BYTES		16
++
++/* ioctl() structure used by FIPS 140-2 Tests */
++struct rand_fips_test {
++	unsigned char key[KEY_SIZE_BYTES];			/* Input */
++	unsigned char datetime[SEED_SIZE_BYTES];	/* Input */
++	unsigned char seed[SEED_SIZE_BYTES];		/* Input */
++	unsigned char result[SEED_SIZE_BYTES];		/* Output */
++};
++
++/* FIPS 140-2 RNG Variable Seed Test. (Superuser only.) */
++#define RNDFIPSVST	_IOWR('R', 0x10, struct rand_fips_test)
++
++/* FIPS 140-2 RNG Monte Carlo Test. (Superuser only.) */
++#define RNDFIPSMCT	_IOWR('R', 0x11, struct rand_fips_test)
++
++#endif /* #ifdef CONFIG_FIPS_RNG */
++
+ struct rand_pool_info {
+ 	int	entropy_count;
+ 	int	buf_size;
+--- a/include/linux/random.h
++++ b/include/linux/random.h
+@@ -13,6 +13,10 @@ extern void add_input_randomness(unsigne
+ 				 unsigned int value);
+ extern void add_interrupt_randomness(int irq, int irq_flags);
+ 
++extern void random_input_words(__u32 *buf, size_t wordcount, int ent_count);
++extern int random_input_wait(void);
++#define HAS_RANDOM_INPUT_WAIT 1
++
+ extern void get_random_bytes(void *buf, int nbytes);
+ extern void get_random_bytes_arch(void *buf, int nbytes);
+ void generate_random_uuid(unsigned char uuid_out[16]);
+--- a/kernel/pid.c
++++ b/kernel/pid.c
+@@ -427,6 +427,7 @@ void transfer_pid(struct task_struct *ol
+ 	new->pids[type].pid = old->pids[type].pid;
+ 	hlist_replace_rcu(&old->pids[type].node, &new->pids[type].node);
+ }
++EXPORT_SYMBOL(find_task_by_vpid);
+ 
+ struct task_struct *pid_task(struct pid *pid, enum pid_type type)
+ {
diff --git a/target/linux/generic/patches-3.18/960-decompress_unlzo_fix.patch b/target/linux/generic/patches-3.18/960-decompress_unlzo_fix.patch
new file mode 100644
index 0000000..ee7c118
--- /dev/null
+++ b/target/linux/generic/patches-3.18/960-decompress_unlzo_fix.patch
@@ -0,0 +1,23 @@
+--- /dev/null
++++ b/include/linux/decompress/unlzo_mm.h
+@@ -0,0 +1,10 @@
++#ifndef UNLZO_MM_H
++#define UNLZO_MM_H
++
++#ifdef STATIC
++#define INIT
++#else
++#define INIT __init
++#endif
++
++#endif
+--- a/lib/decompress_unlzo.c
++++ b/lib/decompress_unlzo.c
+@@ -38,6 +38,7 @@
+ 
+ #include <linux/types.h>
+ #include <linux/lzo.h>
++#include <linux/decompress/unlzo_mm.h>
+ #include <linux/decompress/mm.h>
+ 
+ #include <linux/compiler.h>
diff --git a/target/linux/generic/patches-3.18/970-remove-unsane-filenames-from-deps_initramfs-list.patch b/target/linux/generic/patches-3.18/970-remove-unsane-filenames-from-deps_initramfs-list.patch
new file mode 100644
index 0000000..ac13c9e
--- /dev/null
+++ b/target/linux/generic/patches-3.18/970-remove-unsane-filenames-from-deps_initramfs-list.patch
@@ -0,0 +1,29 @@
+--- a/usr/Makefile
++++ b/usr/Makefile
+@@ -53,6 +53,8 @@ ifneq ($(wildcard $(obj)/.initramfs_data
+ 	include $(obj)/.initramfs_data.cpio.d
+ endif
+ 
++deps_initramfs_sane := $(foreach v,$(deps_initramfs),$(if $(findstring :,$(v)),,$(v)))
++
+ quiet_cmd_initfs = GEN     $@
+       cmd_initfs = $(initramfs) -o $@ $(ramfs-args) $(ramfs-input)
+ 
+@@ -61,14 +63,14 @@ targets := initramfs_data.cpio.gz initra
+ 	initramfs_data.cpio.lzo initramfs_data.cpio.lz4 \
+ 	initramfs_data.cpio
+ # do not try to update files included in initramfs
+-$(deps_initramfs): ;
++$(deps_initramfs_sane): ;
+ 
+-$(deps_initramfs): klibcdirs
++$(deps_initramfs_sane): klibcdirs
+ # We rebuild initramfs_data.cpio if:
+ # 1) Any included file is newer then initramfs_data.cpio
+ # 2) There are changes in which files are included (added or deleted)
+ # 3) If gen_init_cpio are newer than initramfs_data.cpio
+ # 4) arguments to gen_initramfs.sh changes
+-$(obj)/initramfs_data.cpio$(suffix_y): $(obj)/gen_init_cpio $(deps_initramfs) klibcdirs
++$(obj)/initramfs_data.cpio$(suffix_y): $(obj)/gen_init_cpio $(deps_initramfs_sane) klibcdirs
+ 	$(Q)$(initramfs) -l $(ramfs-input) > $(obj)/.initramfs_data.cpio.d
+ 	$(call if_changed,initfs)
diff --git a/target/linux/generic/patches-3.18/980-arm_openwrt_machtypes.patch b/target/linux/generic/patches-3.18/980-arm_openwrt_machtypes.patch
new file mode 100644
index 0000000..5e9718b
--- /dev/null
+++ b/target/linux/generic/patches-3.18/980-arm_openwrt_machtypes.patch
@@ -0,0 +1,32 @@
+--- a/arch/arm/tools/mach-types
++++ b/arch/arm/tools/mach-types
+@@ -1007,3 +1007,29 @@ eco5_bx2		MACH_ECO5_BX2		ECO5_BX2		4572
+ eukrea_cpuimx28sd	MACH_EUKREA_CPUIMX28SD	EUKREA_CPUIMX28SD	4573
+ domotab			MACH_DOMOTAB		DOMOTAB			4574
+ pfla03			MACH_PFLA03		PFLA03			4575
++#
++# Additional mach-types supported by OpenWrt
++#
++wg302v1			MACH_WG302V1		WG302V1			889
++pronghorn		MACH_PRONGHORN		PRONGHORN		928
++pronghorn_metro		MACH_PRONGHORNMETRO	PRONGHORNMETRO		1040
++sidewinder		MACH_SIDEWINDER		SIDEWINDER		1041
++wrt300nv2		MACH_WRT300NV2		WRT300NV2		1077
++compex42x		MACH_COMPEXWP18		COMPEXWP18		1273
++goldfish		MACH_GOLDFISH		GOLDFISH		1441
++cambria			MACH_CAMBRIA		CAMBRIA			1468
++dt2			MACH_DT2		DT2			1514
++ap1000			MACH_AP1000		AP1000			1543
++tw2662			MACH_TW2662		TW2662			1658
++tw5334			MACH_TW5334		TW5334			1664
++usr8200			MACH_USR8200		USR8200			1762
++mi424wr			MACH_MI424WR		MI424WR			1778
++gw2388			MACH_GW2388		GW2388			2635
++iconnect		MACH_ICONNECT		ICONNECT		2870
++nsb3ast			MACH_NSB3AST		NSB3AST			2917
++goflexnet		MACH_GOFLEXNET		GOFLEXNET		3089
++nas6210			MACH_NAS6210		NAS6210			3104
++ns_k330			MACH_NS_K330		NS_K330			3108
++bcm2708			MACH_BCM2708		BCM2708			3138
++wn802t			MACH_WN802T		WN802T			3306
++nsa310			MACH_NSA310		NSA310			4022
diff --git a/target/linux/generic/patches-3.18/990-gpio_wdt.patch b/target/linux/generic/patches-3.18/990-gpio_wdt.patch
new file mode 100644
index 0000000..4742273
--- /dev/null
+++ b/target/linux/generic/patches-3.18/990-gpio_wdt.patch
@@ -0,0 +1,360 @@
+This generic GPIO watchdog is used on Huawei E970 (brcm47xx)
+
+Signed-off-by: Mathias Adam <m.adam--openwrt@adamis.de>
+
+--- a/drivers/watchdog/Kconfig
++++ b/drivers/watchdog/Kconfig
+@@ -1139,6 +1139,15 @@ config WDT_MTX1
+ 	  Hardware driver for the MTX-1 boards. This is a watchdog timer that
+ 	  will reboot the machine after a 100 seconds timer expired.
+ 
++config GPIO_WDT
++	tristate "GPIO Hardware Watchdog"
++ 	help
++	  Hardware driver for GPIO-controlled watchdogs. GPIO pin and
++	  toggle interval settings are platform-specific. The driver
++	  will stop toggling the GPIO (i.e. machine reboots) after a
++	  100 second timer expired and no process has written to
++	  /dev/watchdog during that time.
++
+ config PNX833X_WDT
+ 	tristate "PNX833x Hardware Watchdog"
+ 	depends on SOC_PNX8335
+--- a/drivers/watchdog/Makefile
++++ b/drivers/watchdog/Makefile
+@@ -134,6 +134,7 @@ obj-$(CONFIG_RC32434_WDT) += rc32434_wdt
+ obj-$(CONFIG_INDYDOG) += indydog.o
+ obj-$(CONFIG_JZ4740_WDT) += jz4740_wdt.o
+ obj-$(CONFIG_WDT_MTX1) += mtx-1_wdt.o
++obj-$(CONFIG_GPIO_WDT) += old_gpio_wdt.o
+ obj-$(CONFIG_PNX833X_WDT) += pnx833x_wdt.o
+ obj-$(CONFIG_SIBYTE_WDOG) += sb_wdog.o
+ obj-$(CONFIG_AR7_WDT) += ar7_wdt.o
+--- /dev/null
++++ b/drivers/watchdog/old_gpio_wdt.c
+@@ -0,0 +1,301 @@
++/*
++ *      Driver for GPIO-controlled Hardware Watchdogs.
++ *
++ *      Copyright (C) 2013 Mathias Adam <m.adam--linux@adamis.de>
++ *
++ *      Replaces mtx1_wdt (driver for the MTX-1 Watchdog):
++ *
++ *      (C) Copyright 2005 4G Systems <info@4g-systems.biz>,
++ *                              All Rights Reserved.
++ *                              http://www.4g-systems.biz
++ *
++ *      (C) Copyright 2007 OpenWrt.org, Florian Fainelli <florian@openwrt.org>
++ *
++ *      This program is free software; you can redistribute it and/or
++ *      modify it under the terms of the GNU General Public License
++ *      as published by the Free Software Foundation; either version
++ *      2 of the License, or (at your option) any later version.
++ *
++ *      Neither Michael Stickel nor 4G Systems admit liability nor provide
++ *      warranty for any of this software. This material is provided
++ *      "AS-IS" and at no charge.
++ *
++ *      (c) Copyright 2005    4G Systems <info@4g-systems.biz>
++ *
++ *      Release 0.01.
++ *      Author: Michael Stickel  michael.stickel@4g-systems.biz
++ *
++ *      Release 0.02.
++ *      Author: Florian Fainelli florian@openwrt.org
++ *              use the Linux watchdog/timer APIs
++ *
++ *      Release 0.03.
++ *      Author: Mathias Adam <m.adam--linux@adamis.de>
++ *              make it a generic gpio watchdog driver
++ *
++ *      The Watchdog is configured to reset the MTX-1
++ *      if it is not triggered for 100 seconds.
++ *      It should not be triggered more often than 1.6 seconds.
++ *
++ *      A timer triggers the watchdog every 5 seconds, until
++ *      it is opened for the first time. After the first open
++ *      it MUST be triggered every 2..95 seconds.
++ */
++
++#include <linux/module.h>
++#include <linux/moduleparam.h>
++#include <linux/types.h>
++#include <linux/errno.h>
++#include <linux/miscdevice.h>
++#include <linux/fs.h>
++#include <linux/init.h>
++#include <linux/ioport.h>
++#include <linux/timer.h>
++#include <linux/completion.h>
++#include <linux/jiffies.h>
++#include <linux/watchdog.h>
++#include <linux/platform_device.h>
++#include <linux/io.h>
++#include <linux/uaccess.h>
++#include <linux/gpio.h>
++#include <linux/old_gpio_wdt.h>
++
++static int ticks = 100 * HZ;
++
++static struct {
++	struct completion stop;
++	spinlock_t lock;
++	int running;
++	struct timer_list timer;
++	int queue;
++	int default_ticks;
++	unsigned long inuse;
++	unsigned gpio;
++	unsigned int gstate;
++	int interval;
++	int first_interval;
++} gpio_wdt_device;
++
++static void gpio_wdt_trigger(unsigned long unused)
++{
++	spin_lock(&gpio_wdt_device.lock);
++	if (gpio_wdt_device.running && ticks > 0)
++		ticks -= gpio_wdt_device.interval;
++
++	/* toggle wdt gpio */
++	gpio_wdt_device.gstate = !gpio_wdt_device.gstate;
++	gpio_set_value(gpio_wdt_device.gpio, gpio_wdt_device.gstate);
++
++	if (gpio_wdt_device.queue && ticks > 0)
++		mod_timer(&gpio_wdt_device.timer, jiffies + gpio_wdt_device.interval);
++	else
++		complete(&gpio_wdt_device.stop);
++	spin_unlock(&gpio_wdt_device.lock);
++}
++
++static void gpio_wdt_reset(void)
++{
++	ticks = gpio_wdt_device.default_ticks;
++}
++
++
++static void gpio_wdt_start(void)
++{
++	unsigned long flags;
++
++	spin_lock_irqsave(&gpio_wdt_device.lock, flags);
++	if (!gpio_wdt_device.queue) {
++		gpio_wdt_device.queue = 1;
++		gpio_wdt_device.gstate = 1;
++		gpio_set_value(gpio_wdt_device.gpio, 1);
++		mod_timer(&gpio_wdt_device.timer, jiffies + gpio_wdt_device.first_interval);
++	}
++	gpio_wdt_device.running++;
++	spin_unlock_irqrestore(&gpio_wdt_device.lock, flags);
++}
++
++static int gpio_wdt_stop(void)
++{
++	unsigned long flags;
++
++	spin_lock_irqsave(&gpio_wdt_device.lock, flags);
++	if (gpio_wdt_device.queue) {
++		gpio_wdt_device.queue = 0;
++		gpio_wdt_device.gstate = 0;
++		gpio_set_value(gpio_wdt_device.gpio, 0);
++	}
++	ticks = gpio_wdt_device.default_ticks;
++	spin_unlock_irqrestore(&gpio_wdt_device.lock, flags);
++	return 0;
++}
++
++/* Filesystem functions */
++
++static int gpio_wdt_open(struct inode *inode, struct file *file)
++{
++	if (test_and_set_bit(0, &gpio_wdt_device.inuse))
++		return -EBUSY;
++	return nonseekable_open(inode, file);
++}
++
++
++static int gpio_wdt_release(struct inode *inode, struct file *file)
++{
++	clear_bit(0, &gpio_wdt_device.inuse);
++	return 0;
++}
++
++static long gpio_wdt_ioctl(struct file *file, unsigned int cmd,
++							unsigned long arg)
++{
++	void __user *argp = (void __user *)arg;
++	int __user *p = (int __user *)argp;
++	unsigned int value;
++	static const struct watchdog_info ident = {
++		.options = WDIOF_CARDRESET,
++		.identity = "GPIO WDT",
++	};
++
++	switch (cmd) {
++	case WDIOC_GETSUPPORT:
++		if (copy_to_user(argp, &ident, sizeof(ident)))
++			return -EFAULT;
++		break;
++	case WDIOC_GETSTATUS:
++	case WDIOC_GETBOOTSTATUS:
++		put_user(0, p);
++		break;
++	case WDIOC_SETOPTIONS:
++		if (get_user(value, p))
++			return -EFAULT;
++		if (value & WDIOS_ENABLECARD)
++			gpio_wdt_start();
++		else if (value & WDIOS_DISABLECARD)
++			gpio_wdt_stop();
++		else
++			return -EINVAL;
++		return 0;
++	case WDIOC_KEEPALIVE:
++		gpio_wdt_reset();
++		break;
++	default:
++		return -ENOTTY;
++	}
++	return 0;
++}
++
++
++static ssize_t gpio_wdt_write(struct file *file, const char *buf,
++						size_t count, loff_t *ppos)
++{
++	if (!count)
++		return -EIO;
++	gpio_wdt_reset();
++	return count;
++}
++
++static const struct file_operations gpio_wdt_fops = {
++	.owner		= THIS_MODULE,
++	.llseek		= no_llseek,
++	.unlocked_ioctl	= gpio_wdt_ioctl,
++	.open		= gpio_wdt_open,
++	.write		= gpio_wdt_write,
++	.release	= gpio_wdt_release,
++};
++
++
++static struct miscdevice gpio_wdt_misc = {
++	.minor	= WATCHDOG_MINOR,
++	.name	= "watchdog",
++	.fops	= &gpio_wdt_fops,
++};
++
++
++static int gpio_wdt_probe(struct platform_device *pdev)
++{
++	int ret;
++	struct gpio_wdt_platform_data *gpio_wdt_data = pdev->dev.platform_data;
++
++	gpio_wdt_device.gpio = gpio_wdt_data->gpio;
++	gpio_wdt_device.interval = gpio_wdt_data->interval;
++	gpio_wdt_device.first_interval = gpio_wdt_data->first_interval;
++	if (gpio_wdt_device.first_interval <= 0) {
++		gpio_wdt_device.first_interval = gpio_wdt_device.interval;
++	}
++
++	ret = gpio_request(gpio_wdt_device.gpio, "gpio-wdt");
++	if (ret < 0) {
++		dev_err(&pdev->dev, "failed to request gpio");
++		return ret;
++	}
++
++	spin_lock_init(&gpio_wdt_device.lock);
++	init_completion(&gpio_wdt_device.stop);
++	gpio_wdt_device.queue = 0;
++	clear_bit(0, &gpio_wdt_device.inuse);
++	setup_timer(&gpio_wdt_device.timer, gpio_wdt_trigger, 0L);
++	gpio_wdt_device.default_ticks = ticks;
++
++	gpio_wdt_start();
++	dev_info(&pdev->dev, "GPIO Hardware Watchdog driver (gpio=%i interval=%i/%i)\n",
++		gpio_wdt_data->gpio, gpio_wdt_data->first_interval, gpio_wdt_data->interval);
++	return 0;
++}
++
++static int gpio_wdt_remove(struct platform_device *pdev)
++{
++	/* FIXME: do we need to lock this test ? */
++	if (gpio_wdt_device.queue) {
++		gpio_wdt_device.queue = 0;
++		wait_for_completion(&gpio_wdt_device.stop);
++	}
++
++	gpio_free(gpio_wdt_device.gpio);
++	misc_deregister(&gpio_wdt_misc);
++	return 0;
++}
++
++static struct platform_driver gpio_wdt_driver = {
++	.probe = gpio_wdt_probe,
++	.remove = gpio_wdt_remove,
++	.driver.name = "gpio-wdt",
++	.driver.owner = THIS_MODULE,
++};
++
++static int __init gpio_wdt_init(void)
++{
++	return platform_driver_register(&gpio_wdt_driver);
++}
++arch_initcall(gpio_wdt_init);
++
++/*
++ * We do wdt initialization in two steps: arch_initcall probes the wdt
++ * very early to start pinging the watchdog (misc devices are not yet
++ * available), and later module_init() just registers the misc device.
++ */
++static int gpio_wdt_init_late(void)
++{
++	int ret;
++
++	ret = misc_register(&gpio_wdt_misc);
++	if (ret < 0) {
++		pr_err("GPIO_WDT: failed to register misc device\n");
++		return ret;
++	}
++	return 0;
++}
++#ifndef MODULE
++module_init(gpio_wdt_init_late);
++#endif
++
++static void __exit gpio_wdt_exit(void)
++{
++	platform_driver_unregister(&gpio_wdt_driver);
++}
++module_exit(gpio_wdt_exit);
++
++MODULE_AUTHOR("Michael Stickel, Florian Fainelli, Mathias Adam");
++MODULE_DESCRIPTION("Driver for GPIO hardware watchdogs");
++MODULE_LICENSE("GPL");
++MODULE_ALIAS_MISCDEV(WATCHDOG_MINOR);
++MODULE_ALIAS("platform:gpio-wdt");
+--- /dev/null
++++ b/include/linux/old_gpio_wdt.h
+@@ -0,0 +1,21 @@
++/*
++ *  Definitions for the GPIO watchdog driver
++ *
++ *  Copyright (C) 2013 Mathias Adam <m.adam--linux@adamis.de>
++ *
++ *  This program is free software; you can redistribute it and/or modify
++ *  it under the terms of the GNU General Public License version 2 as
++ *  published by the Free Software Foundation.
++ *
++ */
++
++#ifndef _GPIO_WDT_H_
++#define _GPIO_WDT_H_
++
++struct gpio_wdt_platform_data {
++	int	gpio;		/* GPIO line number */
++	int	interval;	/* watchdog reset interval in system ticks */
++	int	first_interval;	/* first wd reset interval in system ticks */
++};
++
++#endif /* _GPIO_WDT_H_ */
diff --git a/target/linux/generic/patches-3.18/995-mangle_bootargs.patch b/target/linux/generic/patches-3.18/995-mangle_bootargs.patch
new file mode 100644
index 0000000..0029e90
--- /dev/null
+++ b/target/linux/generic/patches-3.18/995-mangle_bootargs.patch
@@ -0,0 +1,58 @@
+--- a/init/main.c
++++ b/init/main.c
+@@ -362,6 +362,29 @@ static inline void setup_nr_cpu_ids(void
+ static inline void smp_prepare_cpus(unsigned int maxcpus) { }
+ #endif
+ 
++#ifdef CONFIG_MANGLE_BOOTARGS
++static void __init mangle_bootargs(char *command_line)
++{
++	char *rootdev;
++	char *rootfs;
++
++	rootdev = strstr(command_line, "root=/dev/mtdblock");
++
++	if (rootdev)
++		strncpy(rootdev, "mangled_rootblock=", 18);
++
++	rootfs = strstr(command_line, "rootfstype");
++
++	if (rootfs)
++		strncpy(rootfs, "mangled_fs", 10);
++
++}
++#else
++static void __init mangle_bootargs(char *command_line)
++{
++}
++#endif
++
+ /*
+  * We need to store the untouched command line for future reference.
+  * We also need to store the touched command line since the parameter
+@@ -530,6 +553,7 @@ asmlinkage __visible void __init start_k
+ 	pr_notice("%s", linux_banner);
+ 	setup_arch(&command_line);
+ 	mm_init_cpumask(&init_mm);
++	mangle_bootargs(command_line);
+ 	setup_command_line(command_line);
+ 	setup_nr_cpu_ids();
+ 	setup_per_cpu_areas();
+--- a/init/Kconfig
++++ b/init/Kconfig
+@@ -1597,6 +1597,15 @@ config EMBEDDED
+ 	  an embedded system so certain expert options are available
+ 	  for configuration.
+ 
++config MANGLE_BOOTARGS
++	bool "Rename offending bootargs"
++	depends on EXPERT
++	help
++	  Sometimes the bootloader passed bogus root= and rootfstype=
++	  parameters to the kernel, and while you want to ignore them,
++	  you need to know the values f.e. to support dual firmware
++	  layouts on the flash.
++
+ config HAVE_PERF_EVENTS
+ 	bool
+ 	help
diff --git a/target/linux/generic/patches-3.18/997-device_tree_cmdline.patch b/target/linux/generic/patches-3.18/997-device_tree_cmdline.patch
new file mode 100644
index 0000000..dd725b0
--- /dev/null
+++ b/target/linux/generic/patches-3.18/997-device_tree_cmdline.patch
@@ -0,0 +1,24 @@
+--- a/drivers/of/fdt.c
++++ b/drivers/of/fdt.c
+@@ -903,6 +903,9 @@ int __init early_init_dt_scan_chosen(uns
+ 	p = of_get_flat_dt_prop(node, "bootargs", &l);
+ 	if (p != NULL && l > 0)
+ 		strlcpy(data, p, min((int)l, COMMAND_LINE_SIZE));
++	p = of_get_flat_dt_prop(node, "bootargs-append", &l);
++	if (p != NULL && l > 0)
++		strlcat(data, p, min_t(int, strlen(data) + (int)l, COMMAND_LINE_SIZE));
+ 
+ 	/*
+ 	 * CONFIG_CMDLINE is meant to be a default in case nothing else
+--- a/arch/mips/kernel/prom.c
++++ b/arch/mips/kernel/prom.c
+@@ -49,6 +49,9 @@ void * __init early_init_dt_alloc_memory
+ 
+ void __init __dt_setup_arch(void *bph)
+ {
++	if (boot_command_line[0] == '\0')
++		strcpy(boot_command_line, arcs_cmdline);
++
+ 	if (!early_init_dt_scan(bph))
+ 		return;
+ 
diff --git a/target/linux/generic/patches-3.18/998-enable_wilink_platform_without_drivers.patch b/target/linux/generic/patches-3.18/998-enable_wilink_platform_without_drivers.patch
new file mode 100644
index 0000000..d317de1
--- /dev/null
+++ b/target/linux/generic/patches-3.18/998-enable_wilink_platform_without_drivers.patch
@@ -0,0 +1,15 @@
+We use backports for driver updates - make sure we can compile in the glue code regardless
+
+Signed-off-by: Imre Kaloz <kaloz@openwrt.org>
+
+--- a/drivers/net/wireless/ti/Kconfig
++++ b/drivers/net/wireless/ti/Kconfig
+@@ -15,7 +15,7 @@ source "drivers/net/wireless/ti/wlcore/K
+ 
+ config WILINK_PLATFORM_DATA
+ 	bool "TI WiLink platform data"
+-	depends on WLCORE_SDIO || WL1251_SDIO
++	depends on WLCORE_SDIO || WL1251_SDIO || ARCH_OMAP2PLUS
+ 	default y
+ 	---help---
+ 	Small platform data bit needed to pass data to the sdio modules.
diff --git a/target/linux/generic/patches-3.18/999-seccomp_log.patch b/target/linux/generic/patches-3.18/999-seccomp_log.patch
new file mode 100644
index 0000000..1db6b18
--- /dev/null
+++ b/target/linux/generic/patches-3.18/999-seccomp_log.patch
@@ -0,0 +1,34 @@
+--- a/kernel/seccomp.c
++++ b/kernel/seccomp.c
+@@ -614,6 +614,7 @@ int __secure_computing(void)
+ #ifdef CONFIG_SECCOMP_FILTER
+ static u32 __seccomp_phase1_filter(int this_syscall, struct seccomp_data *sd)
+ {
++	char name[sizeof(current->comm)];
+ 	u32 filter_ret, action;
+ 	int data;
+ 
+@@ -644,6 +645,13 @@ static u32 __seccomp_phase1_filter(int t
+ 	case SECCOMP_RET_TRACE:
+ 		return filter_ret;  /* Save the rest for phase 2. */
+ 
++	case SECCOMP_RET_LOG:
++		get_task_comm(name, current);
++		pr_err_ratelimited("seccomp: %s [%u] tried to call non-whitelisted syscall: %d\n", name, current->pid, this_syscall);
++		syscall_set_return_value(current, task_pt_regs(current),
++					 -data, 0);
++		goto skip;
++
+ 	case SECCOMP_RET_ALLOW:
+ 		return SECCOMP_PHASE1_OK;
+ 
+--- a/include/uapi/linux/seccomp.h
++++ b/include/uapi/linux/seccomp.h
+@@ -28,6 +28,7 @@
+ #define SECCOMP_RET_KILL	0x00000000U /* kill the task immediately */
+ #define SECCOMP_RET_TRAP	0x00030000U /* disallow and force a SIGSYS */
+ #define SECCOMP_RET_ERRNO	0x00050000U /* returns an errno */
++#define SECCOMP_RET_LOG		0x00070000U /* allow + logline */
+ #define SECCOMP_RET_TRACE	0x7ff00000U /* pass to a tracer or disallow */
+ #define SECCOMP_RET_ALLOW	0x7fff0000U /* allow */
+ 
diff --git a/target/linux/generic/patches-4.0/000-keep_initrafs_the_default.patch b/target/linux/generic/patches-4.0/000-keep_initrafs_the_default.patch
new file mode 100644
index 0000000..7d28e02
--- /dev/null
+++ b/target/linux/generic/patches-4.0/000-keep_initrafs_the_default.patch
@@ -0,0 +1,25 @@
+Upstream changed the default rootfs to tmpfs when none has been passed
+to the kernel - this doesn't fit our purposes, so change it back.
+
+Signed-off-by: Imre Kaloz <kaloz@openwrt.org>
+
+--- a/init/do_mounts.c
++++ b/init/do_mounts.c
+@@ -625,6 +625,7 @@ int __init init_rootfs(void)
+ 	if (err)
+ 		return err;
+ 
++#if 0
+ 	if (IS_ENABLED(CONFIG_TMPFS) && !saved_root_name[0] &&
+ 		(!root_fs_names || strstr(root_fs_names, "tmpfs"))) {
+ 		err = shmem_init();
+@@ -632,6 +633,9 @@ int __init init_rootfs(void)
+ 	} else {
+ 		err = init_ramfs_fs();
+ 	}
++#else
++	err = init_ramfs_fs();
++#endif
+ 
+ 	if (err)
+ 		unregister_filesystem(&rootfs_fs_type);
diff --git a/target/linux/generic/patches-4.0/020-ssb_update.patch b/target/linux/generic/patches-4.0/020-ssb_update.patch
new file mode 100644
index 0000000..d7e15ae
--- /dev/null
+++ b/target/linux/generic/patches-4.0/020-ssb_update.patch
@@ -0,0 +1,30 @@
+--- a/drivers/ssb/driver_pcicore.c
++++ b/drivers/ssb/driver_pcicore.c
+@@ -357,6 +357,16 @@ static void ssb_pcicore_init_hostmode(st
+ 	pcicore_write32(pc, SSB_PCICORE_SBTOPCI2,
+ 			SSB_PCICORE_SBTOPCI_MEM | SSB_PCI_DMA);
+ 
++	/*
++	 * Accessing PCI config without a proper delay after devices reset (not
++	 * GPIO reset) was causing reboots on WRT300N v1.0 (BCM4704).
++	 * Tested delay 850 us lowered reboot chance to 50-80%, 1000 us fixed it
++	 * completely. Flushing all writes was also tested but with no luck.
++	 * The same problem was reported for WRT350N v1 (BCM4705), so we just
++	 * sleep here unconditionally.
++	 */
++	usleep_range(1000, 2000);
++
+ 	/* Enable PCI bridge BAR0 prefetch and burst */
+ 	val = PCI_COMMAND_MASTER | PCI_COMMAND_MEMORY;
+ 	ssb_extpci_write_config(pc, 0, 0, 0, PCI_COMMAND, &val, 2);
+--- a/drivers/ssb/main.c
++++ b/drivers/ssb/main.c
+@@ -1135,6 +1135,8 @@ static u32 ssb_tmslow_reject_bitmask(str
+ 	case SSB_IDLOW_SSBREV_25:     /* TODO - find the proper REJECT bit */
+ 	case SSB_IDLOW_SSBREV_27:     /* same here */
+ 		return SSB_TMSLOW_REJECT;	/* this is a guess */
++	case SSB_IDLOW_SSBREV:
++		break;
+ 	default:
+ 		WARN(1, KERN_INFO "ssb: Backplane Revision 0x%.8X\n", rev);
+ 	}
diff --git a/target/linux/generic/patches-4.0/021-bcma-from-4.1.patch b/target/linux/generic/patches-4.0/021-bcma-from-4.1.patch
new file mode 100644
index 0000000..8f3e167
--- /dev/null
+++ b/target/linux/generic/patches-4.0/021-bcma-from-4.1.patch
@@ -0,0 +1,680 @@
+--- a/drivers/bcma/bcma_private.h
++++ b/drivers/bcma/bcma_private.h
+@@ -26,6 +26,7 @@ bool bcma_wait_value(struct bcma_device
+ 		     int timeout);
+ void bcma_prepare_core(struct bcma_bus *bus, struct bcma_device *core);
+ void bcma_init_bus(struct bcma_bus *bus);
++void bcma_unregister_cores(struct bcma_bus *bus);
+ int bcma_bus_register(struct bcma_bus *bus);
+ void bcma_bus_unregister(struct bcma_bus *bus);
+ int __init bcma_bus_early_register(struct bcma_bus *bus);
+@@ -42,6 +43,9 @@ int bcma_bus_scan(struct bcma_bus *bus);
+ int bcma_sprom_get(struct bcma_bus *bus);
+ 
+ /* driver_chipcommon.c */
++void bcma_core_chipcommon_early_init(struct bcma_drv_cc *cc);
++void bcma_core_chipcommon_init(struct bcma_drv_cc *cc);
++void bcma_chipco_bcm4331_ext_pa_lines_ctl(struct bcma_drv_cc *cc, bool enable);
+ #ifdef CONFIG_BCMA_DRIVER_MIPS
+ void bcma_chipco_serial_init(struct bcma_drv_cc *cc);
+ extern struct platform_device bcma_pflash_dev;
+@@ -52,6 +56,8 @@ int bcma_core_chipcommon_b_init(struct b
+ void bcma_core_chipcommon_b_free(struct bcma_drv_cc_b *ccb);
+ 
+ /* driver_chipcommon_pmu.c */
++void bcma_pmu_early_init(struct bcma_drv_cc *cc);
++void bcma_pmu_init(struct bcma_drv_cc *cc);
+ u32 bcma_pmu_get_alp_clock(struct bcma_drv_cc *cc);
+ u32 bcma_pmu_get_cpu_clock(struct bcma_drv_cc *cc);
+ 
+@@ -100,7 +106,35 @@ static inline void __exit bcma_host_soc_
+ #endif /* CONFIG_BCMA_HOST_SOC && CONFIG_OF */
+ 
+ /* driver_pci.c */
++#ifdef CONFIG_BCMA_DRIVER_PCI
+ u32 bcma_pcie_read(struct bcma_drv_pci *pc, u32 address);
++void bcma_core_pci_early_init(struct bcma_drv_pci *pc);
++void bcma_core_pci_init(struct bcma_drv_pci *pc);
++void bcma_core_pci_up(struct bcma_drv_pci *pc);
++void bcma_core_pci_down(struct bcma_drv_pci *pc);
++#else
++static inline void bcma_core_pci_early_init(struct bcma_drv_pci *pc)
++{
++	WARN_ON(pc->core->bus->hosttype == BCMA_HOSTTYPE_PCI);
++}
++static inline void bcma_core_pci_init(struct bcma_drv_pci *pc)
++{
++	/* Initialization is required for PCI hosted bus */
++	WARN_ON(pc->core->bus->hosttype == BCMA_HOSTTYPE_PCI);
++}
++#endif
++
++/* driver_pcie2.c */
++#ifdef CONFIG_BCMA_DRIVER_PCI
++void bcma_core_pcie2_init(struct bcma_drv_pcie2 *pcie2);
++void bcma_core_pcie2_up(struct bcma_drv_pcie2 *pcie2);
++#else
++static inline void bcma_core_pcie2_init(struct bcma_drv_pcie2 *pcie2)
++{
++	/* Initialization is required for PCI hosted bus */
++	WARN_ON(pcie2->core->bus->hosttype == BCMA_HOSTTYPE_PCI);
++}
++#endif
+ 
+ extern int bcma_chipco_watchdog_register(struct bcma_drv_cc *cc);
+ 
+@@ -117,6 +151,39 @@ static inline void bcma_core_pci_hostmod
+ }
+ #endif /* CONFIG_BCMA_DRIVER_PCI_HOSTMODE */
+ 
++/**************************************************
++ * driver_mips.c
++ **************************************************/
++
++#ifdef CONFIG_BCMA_DRIVER_MIPS
++unsigned int bcma_core_mips_irq(struct bcma_device *dev);
++void bcma_core_mips_early_init(struct bcma_drv_mips *mcore);
++void bcma_core_mips_init(struct bcma_drv_mips *mcore);
++#else
++static inline unsigned int bcma_core_mips_irq(struct bcma_device *dev)
++{
++	return 0;
++}
++static inline void bcma_core_mips_early_init(struct bcma_drv_mips *mcore)
++{
++}
++static inline void bcma_core_mips_init(struct bcma_drv_mips *mcore)
++{
++}
++#endif
++
++/**************************************************
++ * driver_gmac_cmn.c
++ **************************************************/
++
++#ifdef CONFIG_BCMA_DRIVER_GMAC_CMN
++void bcma_core_gmac_cmn_init(struct bcma_drv_gmac_cmn *gc);
++#else
++static inline void bcma_core_gmac_cmn_init(struct bcma_drv_gmac_cmn *gc)
++{
++}
++#endif
++
+ #ifdef CONFIG_BCMA_DRIVER_GPIO
+ /* driver_gpio.c */
+ int bcma_gpio_init(struct bcma_drv_cc *cc);
+--- a/drivers/bcma/driver_gpio.c
++++ b/drivers/bcma/driver_gpio.c
+@@ -17,6 +17,8 @@
+ 
+ #include "bcma_private.h"
+ 
++#define BCMA_GPIO_MAX_PINS	32
++
+ static inline struct bcma_drv_cc *bcma_gpio_get_cc(struct gpio_chip *chip)
+ {
+ 	return container_of(chip, struct bcma_drv_cc, gpio);
+@@ -76,7 +78,7 @@ static void bcma_gpio_free(struct gpio_c
+ 	bcma_chipco_gpio_pullup(cc, 1 << gpio, 0);
+ }
+ 
+-#if IS_BUILTIN(CONFIG_BCM47XX)
++#if IS_BUILTIN(CONFIG_BCM47XX) || IS_BUILTIN(CONFIG_ARCH_BCM_5301X)
+ static int bcma_gpio_to_irq(struct gpio_chip *chip, unsigned gpio)
+ {
+ 	struct bcma_drv_cc *cc = bcma_gpio_get_cc(chip);
+@@ -204,6 +206,7 @@ static void bcma_gpio_irq_domain_exit(st
+ 
+ int bcma_gpio_init(struct bcma_drv_cc *cc)
+ {
++	struct bcma_bus *bus = cc->core->bus;
+ 	struct gpio_chip *chip = &cc->gpio;
+ 	int err;
+ 
+@@ -215,14 +218,14 @@ int bcma_gpio_init(struct bcma_drv_cc *c
+ 	chip->set		= bcma_gpio_set_value;
+ 	chip->direction_input	= bcma_gpio_direction_input;
+ 	chip->direction_output	= bcma_gpio_direction_output;
+-#if IS_BUILTIN(CONFIG_BCM47XX)
++#if IS_BUILTIN(CONFIG_BCM47XX) || IS_BUILTIN(CONFIG_ARCH_BCM_5301X)
+ 	chip->to_irq		= bcma_gpio_to_irq;
+ #endif
+ #if IS_BUILTIN(CONFIG_OF)
+ 	if (cc->core->bus->hosttype == BCMA_HOSTTYPE_SOC)
+ 		chip->of_node	= cc->core->dev.of_node;
+ #endif
+-	switch (cc->core->bus->chipinfo.id) {
++	switch (bus->chipinfo.id) {
+ 	case BCMA_CHIP_ID_BCM5357:
+ 	case BCMA_CHIP_ID_BCM53572:
+ 		chip->ngpio	= 32;
+@@ -231,13 +234,17 @@ int bcma_gpio_init(struct bcma_drv_cc *c
+ 		chip->ngpio	= 16;
+ 	}
+ 
+-	/* There is just one SoC in one device and its GPIO addresses should be
+-	 * deterministic to address them more easily. The other buses could get
+-	 * a random base number. */
+-	if (cc->core->bus->hosttype == BCMA_HOSTTYPE_SOC)
+-		chip->base		= 0;
+-	else
+-		chip->base		= -1;
++	/*
++	 * On MIPS we register GPIO devices (LEDs, buttons) using absolute GPIO
++	 * pin numbers. We don't have Device Tree there and we can't really use
++	 * relative (per chip) numbers.
++	 * So let's use predictable base for BCM47XX and "random" for all other.
++	 */
++#if IS_BUILTIN(CONFIG_BCM47XX)
++	chip->base		= bus->num * BCMA_GPIO_MAX_PINS;
++#else
++	chip->base		= -1;
++#endif
+ 
+ 	err = bcma_gpio_irq_domain_init(cc);
+ 	if (err)
+--- a/drivers/bcma/driver_pci.c
++++ b/drivers/bcma/driver_pci.c
+@@ -282,39 +282,6 @@ void bcma_core_pci_power_save(struct bcm
+ }
+ EXPORT_SYMBOL_GPL(bcma_core_pci_power_save);
+ 
+-int bcma_core_pci_irq_ctl(struct bcma_drv_pci *pc, struct bcma_device *core,
+-			  bool enable)
+-{
+-	struct pci_dev *pdev;
+-	u32 coremask, tmp;
+-	int err = 0;
+-
+-	if (!pc || core->bus->hosttype != BCMA_HOSTTYPE_PCI) {
+-		/* This bcma device is not on a PCI host-bus. So the IRQs are
+-		 * not routed through the PCI core.
+-		 * So we must not enable routing through the PCI core. */
+-		goto out;
+-	}
+-
+-	pdev = pc->core->bus->host_pci;
+-
+-	err = pci_read_config_dword(pdev, BCMA_PCI_IRQMASK, &tmp);
+-	if (err)
+-		goto out;
+-
+-	coremask = BIT(core->core_index) << 8;
+-	if (enable)
+-		tmp |= coremask;
+-	else
+-		tmp &= ~coremask;
+-
+-	err = pci_write_config_dword(pdev, BCMA_PCI_IRQMASK, tmp);
+-
+-out:
+-	return err;
+-}
+-EXPORT_SYMBOL_GPL(bcma_core_pci_irq_ctl);
+-
+ static void bcma_core_pci_extend_L1timer(struct bcma_drv_pci *pc, bool extend)
+ {
+ 	u32 w;
+@@ -328,28 +295,12 @@ static void bcma_core_pci_extend_L1timer
+ 	bcma_pcie_read(pc, BCMA_CORE_PCI_DLLP_PMTHRESHREG);
+ }
+ 
+-void bcma_core_pci_up(struct bcma_bus *bus)
++void bcma_core_pci_up(struct bcma_drv_pci *pc)
+ {
+-	struct bcma_drv_pci *pc;
+-
+-	if (bus->hosttype != BCMA_HOSTTYPE_PCI)
+-		return;
+-
+-	pc = &bus->drv_pci[0];
+-
+ 	bcma_core_pci_extend_L1timer(pc, true);
+ }
+-EXPORT_SYMBOL_GPL(bcma_core_pci_up);
+ 
+-void bcma_core_pci_down(struct bcma_bus *bus)
++void bcma_core_pci_down(struct bcma_drv_pci *pc)
+ {
+-	struct bcma_drv_pci *pc;
+-
+-	if (bus->hosttype != BCMA_HOSTTYPE_PCI)
+-		return;
+-
+-	pc = &bus->drv_pci[0];
+-
+ 	bcma_core_pci_extend_L1timer(pc, false);
+ }
+-EXPORT_SYMBOL_GPL(bcma_core_pci_down);
+--- a/drivers/bcma/driver_pci_host.c
++++ b/drivers/bcma/driver_pci_host.c
+@@ -11,6 +11,7 @@
+ 
+ #include "bcma_private.h"
+ #include <linux/pci.h>
++#include <linux/slab.h>
+ #include <linux/export.h>
+ #include <linux/bcma/bcma.h>
+ #include <asm/paccess.h>
+--- a/drivers/bcma/driver_pcie2.c
++++ b/drivers/bcma/driver_pcie2.c
+@@ -10,6 +10,7 @@
+ 
+ #include "bcma_private.h"
+ #include <linux/bcma/bcma.h>
++#include <linux/pci.h>
+ 
+ /**************************************************
+  * R/W ops.
+@@ -156,14 +157,23 @@ static void pciedev_reg_pm_clk_period(st
+ 
+ void bcma_core_pcie2_init(struct bcma_drv_pcie2 *pcie2)
+ {
+-	struct bcma_chipinfo *ci = &pcie2->core->bus->chipinfo;
++	struct bcma_bus *bus = pcie2->core->bus;
++	struct bcma_chipinfo *ci = &bus->chipinfo;
+ 	u32 tmp;
+ 
+ 	tmp = pcie2_read32(pcie2, BCMA_CORE_PCIE2_SPROM(54));
+ 	if ((tmp & 0xe) >> 1 == 2)
+ 		bcma_core_pcie2_cfg_write(pcie2, 0x4e0, 0x17);
+ 
+-	/* TODO: Do we need pcie_reqsize? */
++	switch (bus->chipinfo.id) {
++	case BCMA_CHIP_ID_BCM4360:
++	case BCMA_CHIP_ID_BCM4352:
++		pcie2->reqsize = 1024;
++		break;
++	default:
++		pcie2->reqsize = 128;
++		break;
++	}
+ 
+ 	if (ci->id == BCMA_CHIP_ID_BCM4360 && ci->rev > 3)
+ 		bcma_core_pcie2_war_delay_perst_enab(pcie2, true);
+@@ -173,3 +183,18 @@ void bcma_core_pcie2_init(struct bcma_dr
+ 	pciedev_crwlpciegen2_180(pcie2);
+ 	pciedev_crwlpciegen2_182(pcie2);
+ }
++
++/**************************************************
++ * Runtime ops.
++ **************************************************/
++
++void bcma_core_pcie2_up(struct bcma_drv_pcie2 *pcie2)
++{
++	struct bcma_bus *bus = pcie2->core->bus;
++	struct pci_dev *dev = bus->host_pci;
++	int err;
++
++	err = pcie_set_readrq(dev, pcie2->reqsize);
++	if (err)
++		bcma_err(bus, "Error setting PCI_EXP_DEVCTL_READRQ: %d\n", err);
++}
+--- a/drivers/bcma/host_pci.c
++++ b/drivers/bcma/host_pci.c
+@@ -213,16 +213,26 @@ static int bcma_host_pci_probe(struct pc
+ 	/* Initialize struct, detect chip */
+ 	bcma_init_bus(bus);
+ 
++	/* Scan bus to find out generation of PCIe core */
++	err = bcma_bus_scan(bus);
++	if (err)
++		goto err_pci_unmap_mmio;
++
++	if (bcma_find_core(bus, BCMA_CORE_PCIE2))
++		bus->host_is_pcie2 = true;
++
+ 	/* Register */
+ 	err = bcma_bus_register(bus);
+ 	if (err)
+-		goto err_pci_unmap_mmio;
++		goto err_unregister_cores;
+ 
+ 	pci_set_drvdata(dev, bus);
+ 
+ out:
+ 	return err;
+ 
++err_unregister_cores:
++	bcma_unregister_cores(bus);
+ err_pci_unmap_mmio:
+ 	pci_iounmap(dev, bus->mmio);
+ err_pci_release_regions:
+@@ -283,9 +293,12 @@ static const struct pci_device_id bcma_p
+ 	{ PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, 0x4357) },
+ 	{ PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, 0x4358) },
+ 	{ PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, 0x4359) },
++	{ PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, 0x4360) },
+ 	{ PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, 0x4365) },
++	{ PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, 0x43a0) },
+ 	{ PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, 0x43a9) },
+ 	{ PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, 0x43aa) },
++	{ PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, 0x43b1) },
+ 	{ PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, 0x4727) },
+ 	{ PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, 43227) },	/* 0xa8db, BCM43217 (sic!) */
+ 	{ PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, 43228) },	/* 0xa8dc */
+@@ -310,3 +323,65 @@ void __exit bcma_host_pci_exit(void)
+ {
+ 	pci_unregister_driver(&bcma_pci_bridge_driver);
+ }
++
++/**************************************************
++ * Runtime ops for drivers.
++ **************************************************/
++
++/* See also pcicore_up */
++void bcma_host_pci_up(struct bcma_bus *bus)
++{
++	if (bus->hosttype != BCMA_HOSTTYPE_PCI)
++		return;
++
++	if (bus->host_is_pcie2)
++		bcma_core_pcie2_up(&bus->drv_pcie2);
++	else
++		bcma_core_pci_up(&bus->drv_pci[0]);
++}
++EXPORT_SYMBOL_GPL(bcma_host_pci_up);
++
++/* See also pcicore_down */
++void bcma_host_pci_down(struct bcma_bus *bus)
++{
++	if (bus->hosttype != BCMA_HOSTTYPE_PCI)
++		return;
++
++	if (!bus->host_is_pcie2)
++		bcma_core_pci_down(&bus->drv_pci[0]);
++}
++EXPORT_SYMBOL_GPL(bcma_host_pci_down);
++
++/* See also si_pci_setup */
++int bcma_host_pci_irq_ctl(struct bcma_bus *bus, struct bcma_device *core,
++			  bool enable)
++{
++	struct pci_dev *pdev;
++	u32 coremask, tmp;
++	int err = 0;
++
++	if (bus->hosttype != BCMA_HOSTTYPE_PCI) {
++		/* This bcma device is not on a PCI host-bus. So the IRQs are
++		 * not routed through the PCI core.
++		 * So we must not enable routing through the PCI core. */
++		goto out;
++	}
++
++	pdev = bus->host_pci;
++
++	err = pci_read_config_dword(pdev, BCMA_PCI_IRQMASK, &tmp);
++	if (err)
++		goto out;
++
++	coremask = BIT(core->core_index) << 8;
++	if (enable)
++		tmp |= coremask;
++	else
++		tmp &= ~coremask;
++
++	err = pci_write_config_dword(pdev, BCMA_PCI_IRQMASK, tmp);
++
++out:
++	return err;
++}
++EXPORT_SYMBOL_GPL(bcma_host_pci_irq_ctl);
+--- a/drivers/bcma/main.c
++++ b/drivers/bcma/main.c
+@@ -363,7 +363,7 @@ static int bcma_register_devices(struct
+ 	return 0;
+ }
+ 
+-static void bcma_unregister_cores(struct bcma_bus *bus)
++void bcma_unregister_cores(struct bcma_bus *bus)
+ {
+ 	struct bcma_device *core, *tmp;
+ 
+--- a/drivers/net/wireless/b43/main.c
++++ b/drivers/net/wireless/b43/main.c
+@@ -4819,7 +4819,7 @@ static void b43_wireless_core_exit(struc
+ 	switch (dev->dev->bus_type) {
+ #ifdef CONFIG_B43_BCMA
+ 	case B43_BUS_BCMA:
+-		bcma_core_pci_down(dev->dev->bdev->bus);
++		bcma_host_pci_down(dev->dev->bdev->bus);
+ 		break;
+ #endif
+ #ifdef CONFIG_B43_SSB
+@@ -4866,9 +4866,9 @@ static int b43_wireless_core_init(struct
+ 	switch (dev->dev->bus_type) {
+ #ifdef CONFIG_B43_BCMA
+ 	case B43_BUS_BCMA:
+-		bcma_core_pci_irq_ctl(&dev->dev->bdev->bus->drv_pci[0],
++		bcma_host_pci_irq_ctl(dev->dev->bdev->bus,
+ 				      dev->dev->bdev, true);
+-		bcma_core_pci_up(dev->dev->bdev->bus);
++		bcma_host_pci_up(dev->dev->bdev->bus);
+ 		break;
+ #endif
+ #ifdef CONFIG_B43_SSB
+--- a/drivers/net/wireless/brcm80211/brcmsmac/main.c
++++ b/drivers/net/wireless/brcm80211/brcmsmac/main.c
+@@ -4668,7 +4668,7 @@ static int brcms_b_attach(struct brcms_c
+ 	brcms_c_coredisable(wlc_hw);
+ 
+ 	/* Match driver "down" state */
+-	bcma_core_pci_down(wlc_hw->d11core->bus);
++	bcma_host_pci_down(wlc_hw->d11core->bus);
+ 
+ 	/* turn off pll and xtal to match driver "down" state */
+ 	brcms_b_xtal(wlc_hw, OFF);
+@@ -4959,7 +4959,7 @@ static int brcms_b_up_prep(struct brcms_
+ 	 * Configure pci/pcmcia here instead of in brcms_c_attach()
+ 	 * to allow mfg hotswap:  down, hotswap (chip power cycle), up.
+ 	 */
+-	bcma_core_pci_irq_ctl(&wlc_hw->d11core->bus->drv_pci[0], wlc_hw->d11core,
++	bcma_host_pci_irq_ctl(wlc_hw->d11core->bus, wlc_hw->d11core,
+ 			      true);
+ 
+ 	/*
+@@ -4969,12 +4969,12 @@ static int brcms_b_up_prep(struct brcms_
+ 	 */
+ 	if (brcms_b_radio_read_hwdisabled(wlc_hw)) {
+ 		/* put SB PCI in down state again */
+-		bcma_core_pci_down(wlc_hw->d11core->bus);
++		bcma_host_pci_down(wlc_hw->d11core->bus);
+ 		brcms_b_xtal(wlc_hw, OFF);
+ 		return -ENOMEDIUM;
+ 	}
+ 
+-	bcma_core_pci_up(wlc_hw->d11core->bus);
++	bcma_host_pci_up(wlc_hw->d11core->bus);
+ 
+ 	/* reset the d11 core */
+ 	brcms_b_corereset(wlc_hw, BRCMS_USE_COREFLAGS);
+@@ -5171,7 +5171,7 @@ static int brcms_b_down_finish(struct br
+ 
+ 		/* turn off primary xtal and pll */
+ 		if (!wlc_hw->noreset) {
+-			bcma_core_pci_down(wlc_hw->d11core->bus);
++			bcma_host_pci_down(wlc_hw->d11core->bus);
+ 			brcms_b_xtal(wlc_hw, OFF);
+ 		}
+ 	}
+--- a/include/linux/bcma/bcma.h
++++ b/include/linux/bcma/bcma.h
+@@ -434,6 +434,27 @@ static inline struct bcma_device *bcma_f
+ 	return bcma_find_core_unit(bus, coreid, 0);
+ }
+ 
++#ifdef CONFIG_BCMA_HOST_PCI
++extern void bcma_host_pci_up(struct bcma_bus *bus);
++extern void bcma_host_pci_down(struct bcma_bus *bus);
++extern int bcma_host_pci_irq_ctl(struct bcma_bus *bus,
++				 struct bcma_device *core, bool enable);
++#else
++static inline void bcma_host_pci_up(struct bcma_bus *bus)
++{
++}
++static inline void bcma_host_pci_down(struct bcma_bus *bus)
++{
++}
++static inline int bcma_host_pci_irq_ctl(struct bcma_bus *bus,
++					struct bcma_device *core, bool enable)
++{
++	if (bus->hosttype == BCMA_HOSTTYPE_PCI)
++		return -ENOTSUPP;
++	return 0;
++}
++#endif
++
+ extern bool bcma_core_is_enabled(struct bcma_device *core);
+ extern void bcma_core_disable(struct bcma_device *core, u32 flags);
+ extern int bcma_core_enable(struct bcma_device *core, u32 flags);
+--- a/include/linux/bcma/bcma_driver_pci.h
++++ b/include/linux/bcma/bcma_driver_pci.h
+@@ -238,13 +238,13 @@ struct bcma_drv_pci {
+ #define pcicore_write16(pc, offset, val)	bcma_write16((pc)->core, offset, val)
+ #define pcicore_write32(pc, offset, val)	bcma_write32((pc)->core, offset, val)
+ 
+-extern void bcma_core_pci_early_init(struct bcma_drv_pci *pc);
+-extern void bcma_core_pci_init(struct bcma_drv_pci *pc);
+-extern int bcma_core_pci_irq_ctl(struct bcma_drv_pci *pc,
+-				 struct bcma_device *core, bool enable);
+-extern void bcma_core_pci_up(struct bcma_bus *bus);
+-extern void bcma_core_pci_down(struct bcma_bus *bus);
++#ifdef CONFIG_BCMA_DRIVER_PCI
+ extern void bcma_core_pci_power_save(struct bcma_bus *bus, bool up);
++#else
++static inline void bcma_core_pci_power_save(struct bcma_bus *bus, bool up)
++{
++}
++#endif
+ 
+ extern int bcma_core_pci_pcibios_map_irq(const struct pci_dev *dev);
+ extern int bcma_core_pci_plat_dev_init(struct pci_dev *dev);
+--- a/include/linux/bcma/bcma_driver_pcie2.h
++++ b/include/linux/bcma/bcma_driver_pcie2.h
+@@ -143,6 +143,8 @@
+ 
+ struct bcma_drv_pcie2 {
+ 	struct bcma_device *core;
++
++	u16 reqsize;
+ };
+ 
+ #define pcie2_read16(pcie2, offset)		bcma_read16((pcie2)->core, offset)
+@@ -153,6 +155,4 @@ struct bcma_drv_pcie2 {
+ #define pcie2_set32(pcie2, offset, set)		bcma_set32((pcie2)->core, offset, set)
+ #define pcie2_mask32(pcie2, offset, mask)	bcma_mask32((pcie2)->core, offset, mask)
+ 
+-void bcma_core_pcie2_init(struct bcma_drv_pcie2 *pcie2);
+-
+ #endif /* LINUX_BCMA_DRIVER_PCIE2_H_ */
+--- a/drivers/bcma/Kconfig
++++ b/drivers/bcma/Kconfig
+@@ -26,6 +26,7 @@ config BCMA_HOST_PCI_POSSIBLE
+ config BCMA_HOST_PCI
+ 	bool "Support for BCMA on PCI-host bus"
+ 	depends on BCMA_HOST_PCI_POSSIBLE
++	select BCMA_DRIVER_PCI
+ 	default y
+ 
+ config BCMA_DRIVER_PCI_HOSTMODE
+@@ -44,6 +45,22 @@ config BCMA_HOST_SOC
+ 
+ 	  If unsure, say N
+ 
++config BCMA_DRIVER_PCI
++	bool "BCMA Broadcom PCI core driver"
++	depends on BCMA && PCI
++	default y
++	help
++	  BCMA bus may have many versions of PCIe core. This driver
++	  supports:
++	  1) PCIe core working in clientmode
++	  2) PCIe Gen 2 clientmode core
++
++	  In general PCIe (Gen 2) clientmode core is required on PCIe
++	  hosted buses. It's responsible for initialization and basic
++	  hardware management.
++	  This driver is also prerequisite for a hostmode PCIe core
++	  support.
++
+ config BCMA_DRIVER_MIPS
+ 	bool "BCMA Broadcom MIPS core driver"
+ 	depends on BCMA && MIPS
+--- a/drivers/bcma/Makefile
++++ b/drivers/bcma/Makefile
+@@ -3,8 +3,8 @@ bcma-y					+= driver_chipcommon.o driver
+ bcma-y					+= driver_chipcommon_b.o
+ bcma-$(CONFIG_BCMA_SFLASH)		+= driver_chipcommon_sflash.o
+ bcma-$(CONFIG_BCMA_NFLASH)		+= driver_chipcommon_nflash.o
+-bcma-y					+= driver_pci.o
+-bcma-y					+= driver_pcie2.o
++bcma-$(CONFIG_BCMA_DRIVER_PCI)		+= driver_pci.o
++bcma-$(CONFIG_BCMA_DRIVER_PCI)		+= driver_pcie2.o
+ bcma-$(CONFIG_BCMA_DRIVER_PCI_HOSTMODE)	+= driver_pci_host.o
+ bcma-$(CONFIG_BCMA_DRIVER_MIPS)		+= driver_mips.o
+ bcma-$(CONFIG_BCMA_DRIVER_GMAC_CMN)	+= driver_gmac_cmn.o
+--- a/include/linux/bcma/bcma_driver_chipcommon.h
++++ b/include/linux/bcma/bcma_driver_chipcommon.h
+@@ -663,14 +663,6 @@ struct bcma_drv_cc_b {
+ #define bcma_cc_maskset32(cc, offset, mask, set) \
+ 	bcma_cc_write32(cc, offset, (bcma_cc_read32(cc, offset) & (mask)) | (set))
+ 
+-extern void bcma_core_chipcommon_init(struct bcma_drv_cc *cc);
+-extern void bcma_core_chipcommon_early_init(struct bcma_drv_cc *cc);
+-
+-extern void bcma_chipco_suspend(struct bcma_drv_cc *cc);
+-extern void bcma_chipco_resume(struct bcma_drv_cc *cc);
+-
+-void bcma_chipco_bcm4331_ext_pa_lines_ctl(struct bcma_drv_cc *cc, bool enable);
+-
+ extern u32 bcma_chipco_watchdog_timer_set(struct bcma_drv_cc *cc, u32 ticks);
+ 
+ extern u32 bcma_chipco_get_alp_clock(struct bcma_drv_cc *cc);
+@@ -690,9 +682,6 @@ u32 bcma_chipco_gpio_pullup(struct bcma_
+ u32 bcma_chipco_gpio_pulldown(struct bcma_drv_cc *cc, u32 mask, u32 value);
+ 
+ /* PMU support */
+-extern void bcma_pmu_init(struct bcma_drv_cc *cc);
+-extern void bcma_pmu_early_init(struct bcma_drv_cc *cc);
+-
+ extern void bcma_chipco_pll_write(struct bcma_drv_cc *cc, u32 offset,
+ 				  u32 value);
+ extern void bcma_chipco_pll_maskset(struct bcma_drv_cc *cc, u32 offset,
+--- a/include/linux/bcma/bcma_driver_gmac_cmn.h
++++ b/include/linux/bcma/bcma_driver_gmac_cmn.h
+@@ -91,10 +91,4 @@ struct bcma_drv_gmac_cmn {
+ #define gmac_cmn_write16(gc, offset, val)	bcma_write16((gc)->core, offset, val)
+ #define gmac_cmn_write32(gc, offset, val)	bcma_write32((gc)->core, offset, val)
+ 
+-#ifdef CONFIG_BCMA_DRIVER_GMAC_CMN
+-extern void bcma_core_gmac_cmn_init(struct bcma_drv_gmac_cmn *gc);
+-#else
+-static inline void bcma_core_gmac_cmn_init(struct bcma_drv_gmac_cmn *gc) { }
+-#endif
+-
+ #endif /* LINUX_BCMA_DRIVER_GMAC_CMN_H_ */
+--- a/include/linux/bcma/bcma_driver_mips.h
++++ b/include/linux/bcma/bcma_driver_mips.h
+@@ -39,21 +39,6 @@ struct bcma_drv_mips {
+ 	u8 early_setup_done:1;
+ };
+ 
+-#ifdef CONFIG_BCMA_DRIVER_MIPS
+-extern void bcma_core_mips_init(struct bcma_drv_mips *mcore);
+-extern void bcma_core_mips_early_init(struct bcma_drv_mips *mcore);
+-
+-extern unsigned int bcma_core_mips_irq(struct bcma_device *dev);
+-#else
+-static inline void bcma_core_mips_init(struct bcma_drv_mips *mcore) { }
+-static inline void bcma_core_mips_early_init(struct bcma_drv_mips *mcore) { }
+-
+-static inline unsigned int bcma_core_mips_irq(struct bcma_device *dev)
+-{
+-	return 0;
+-}
+-#endif
+-
+ extern u32 bcma_cpu_clock(struct bcma_drv_mips *mcore);
+ 
+ #endif /* LINUX_BCMA_DRIVER_MIPS_H_ */
diff --git a/target/linux/generic/patches-4.0/021-ssb_sprom.patch b/target/linux/generic/patches-4.0/021-ssb_sprom.patch
new file mode 100644
index 0000000..52d8080
--- /dev/null
+++ b/target/linux/generic/patches-4.0/021-ssb_sprom.patch
@@ -0,0 +1,32 @@
+--- a/include/linux/ssb/ssb.h
++++ b/include/linux/ssb/ssb.h
+@@ -29,10 +29,13 @@ struct ssb_sprom {
+ 	u8 il0mac[6] __aligned(sizeof(u16));	/* MAC address for 802.11b/g */
+ 	u8 et0mac[6] __aligned(sizeof(u16));	/* MAC address for Ethernet */
+ 	u8 et1mac[6] __aligned(sizeof(u16));	/* MAC address for 802.11a */
++	u8 et2mac[6] __aligned(sizeof(u16));	/* MAC address for extra Ethernet */
+ 	u8 et0phyaddr;		/* MII address for enet0 */
+ 	u8 et1phyaddr;		/* MII address for enet1 */
++	u8 et2phyaddr;		/* MII address for enet2 */
+ 	u8 et0mdcport;		/* MDIO for enet0 */
+ 	u8 et1mdcport;		/* MDIO for enet1 */
++	u8 et2mdcport;		/* MDIO for enet2 */
+ 	u16 dev_id;		/* Device ID overriding e.g. PCI ID */
+ 	u16 board_rev;		/* Board revision number from SPROM. */
+ 	u16 board_num;		/* Board number from SPROM. */
+@@ -88,11 +91,14 @@ struct ssb_sprom {
+ 	u32 ofdm5glpo;		/* 5.2GHz OFDM power offset */
+ 	u32 ofdm5gpo;		/* 5.3GHz OFDM power offset */
+ 	u32 ofdm5ghpo;		/* 5.8GHz OFDM power offset */
++	u32 boardflags;
++	u32 boardflags2;
++	u32 boardflags3;
++	/* TODO: Switch all drivers to new u32 fields and drop below ones */
+ 	u16 boardflags_lo;	/* Board flags (bits 0-15) */
+ 	u16 boardflags_hi;	/* Board flags (bits 16-31) */
+ 	u16 boardflags2_lo;	/* Board flags (bits 32-47) */
+ 	u16 boardflags2_hi;	/* Board flags (bits 48-63) */
+-	/* TODO store board flags in a single u64 */
+ 
+ 	struct ssb_sprom_core_pwr_info core_pwr_info[4];
+ 
diff --git a/target/linux/generic/patches-4.0/022-bcma-from-4.2.patch b/target/linux/generic/patches-4.0/022-bcma-from-4.2.patch
new file mode 100644
index 0000000..ba3df18
--- /dev/null
+++ b/target/linux/generic/patches-4.0/022-bcma-from-4.2.patch
@@ -0,0 +1,86 @@
+--- a/drivers/bcma/driver_gpio.c
++++ b/drivers/bcma/driver_gpio.c
+@@ -226,6 +226,7 @@ int bcma_gpio_init(struct bcma_drv_cc *c
+ 		chip->of_node	= cc->core->dev.of_node;
+ #endif
+ 	switch (bus->chipinfo.id) {
++	case BCMA_CHIP_ID_BCM4707:
+ 	case BCMA_CHIP_ID_BCM5357:
+ 	case BCMA_CHIP_ID_BCM53572:
+ 		chip->ngpio	= 32;
+@@ -235,16 +236,17 @@ int bcma_gpio_init(struct bcma_drv_cc *c
+ 	}
+ 
+ 	/*
+-	 * On MIPS we register GPIO devices (LEDs, buttons) using absolute GPIO
+-	 * pin numbers. We don't have Device Tree there and we can't really use
+-	 * relative (per chip) numbers.
+-	 * So let's use predictable base for BCM47XX and "random" for all other.
++	 * Register SoC GPIO devices with absolute GPIO pin base.
++	 * On MIPS, we don't have Device Tree and we can't use relative (per chip)
++	 * GPIO numbers.
++	 * On some ARM devices, user space may want to access some system GPIO
++	 * pins directly, which is easier to do with a predictable GPIO base.
+ 	 */
+-#if IS_BUILTIN(CONFIG_BCM47XX)
+-	chip->base		= bus->num * BCMA_GPIO_MAX_PINS;
+-#else
+-	chip->base		= -1;
+-#endif
++	if (IS_BUILTIN(CONFIG_BCM47XX) ||
++	    cc->core->bus->hosttype == BCMA_HOSTTYPE_SOC)
++		chip->base		= bus->num * BCMA_GPIO_MAX_PINS;
++	else
++		chip->base		= -1;
+ 
+ 	err = bcma_gpio_irq_domain_init(cc);
+ 	if (err)
+--- a/drivers/bcma/Kconfig
++++ b/drivers/bcma/Kconfig
+@@ -29,12 +29,6 @@ config BCMA_HOST_PCI
+ 	select BCMA_DRIVER_PCI
+ 	default y
+ 
+-config BCMA_DRIVER_PCI_HOSTMODE
+-	bool "Driver for PCI core working in hostmode"
+-	depends on BCMA && MIPS && BCMA_HOST_PCI
+-	help
+-	  PCI core hostmode operation (external PCI bus).
+-
+ config BCMA_HOST_SOC
+ 	bool "Support for BCMA in a SoC"
+ 	depends on BCMA
+@@ -61,6 +55,12 @@ config BCMA_DRIVER_PCI
+ 	  This driver is also prerequisite for a hostmode PCIe core
+ 	  support.
+ 
++config BCMA_DRIVER_PCI_HOSTMODE
++	bool "Driver for PCI core working in hostmode"
++	depends on BCMA && MIPS && BCMA_DRIVER_PCI
++	help
++	  PCI core hostmode operation (external PCI bus).
++
+ config BCMA_DRIVER_MIPS
+ 	bool "BCMA Broadcom MIPS core driver"
+ 	depends on BCMA && MIPS
+--- a/include/linux/bcma/bcma_driver_pci.h
++++ b/include/linux/bcma/bcma_driver_pci.h
+@@ -246,7 +246,18 @@ static inline void bcma_core_pci_power_s
+ }
+ #endif
+ 
++#ifdef CONFIG_BCMA_DRIVER_PCI_HOSTMODE
+ extern int bcma_core_pci_pcibios_map_irq(const struct pci_dev *dev);
+ extern int bcma_core_pci_plat_dev_init(struct pci_dev *dev);
++#else
++static inline int bcma_core_pci_pcibios_map_irq(const struct pci_dev *dev)
++{
++	return -ENOTSUPP;
++}
++static inline int bcma_core_pci_plat_dev_init(struct pci_dev *dev)
++{
++	return -ENOTSUPP;
++}
++#endif
+ 
+ #endif /* LINUX_BCMA_DRIVER_PCI_H_ */
diff --git a/target/linux/generic/patches-4.0/050-backport_netfilter_rtcache.patch b/target/linux/generic/patches-4.0/050-backport_netfilter_rtcache.patch
new file mode 100644
index 0000000..f4783fd
--- /dev/null
+++ b/target/linux/generic/patches-4.0/050-backport_netfilter_rtcache.patch
@@ -0,0 +1,509 @@
+Subject: netfilter: conntrack: cache route for forwarded connections
+
+... to avoid per-packet FIB lookup if possible.
+
+The cached dst is re-used provided the input interface
+is the same as that of the previous packet in the same direction.
+
+If not, the cached dst is invalidated.
+
+For ipv6 we also need to store sernum, else dst_check doesn't work,
+pointed out by Eric Dumazet.
+
+This should speed up forwarding when conntrack is already in use
+anyway, especially when using reverse path filtering -- active RPF
+enforces two FIB lookups for each packet.
+
+Before the routing cache removal this didn't matter since RPF was performed
+only when route cache didn't yield a result; but without route cache it
+comes at higher price.
+
+Julian Anastasov suggested to add NETDEV_UNREGISTER handler to
+avoid holding on to dsts of 'frozen' conntracks.
+
+Signed-off-by: Florian Westphal <fw@strlen.de>
+
+--- a/include/net/netfilter/nf_conntrack_extend.h
++++ b/include/net/netfilter/nf_conntrack_extend.h
+@@ -30,6 +30,9 @@ enum nf_ct_ext_id {
+ #if IS_ENABLED(CONFIG_NETFILTER_SYNPROXY)
+ 	NF_CT_EXT_SYNPROXY,
+ #endif
++#if IS_ENABLED(CONFIG_NF_CONNTRACK_RTCACHE)
++	NF_CT_EXT_RTCACHE,
++#endif
+ 	NF_CT_EXT_NUM,
+ };
+ 
+@@ -43,6 +46,7 @@ enum nf_ct_ext_id {
+ #define NF_CT_EXT_TIMEOUT_TYPE struct nf_conn_timeout
+ #define NF_CT_EXT_LABELS_TYPE struct nf_conn_labels
+ #define NF_CT_EXT_SYNPROXY_TYPE struct nf_conn_synproxy
++#define NF_CT_EXT_RTCACHE_TYPE struct nf_conn_rtcache
+ 
+ /* Extensions: optional stuff which isn't permanently in struct. */
+ struct nf_ct_ext {
+--- /dev/null
++++ b/include/net/netfilter/nf_conntrack_rtcache.h
+@@ -0,0 +1,34 @@
++#include <linux/gfp.h>
++#include <net/netfilter/nf_conntrack.h>
++#include <net/netfilter/nf_conntrack_extend.h>
++
++struct dst_entry;
++
++struct nf_conn_dst_cache {
++	struct dst_entry *dst;
++	int iif;
++#if IS_ENABLED(CONFIG_NF_CONNTRACK_IPV6)
++	u32 cookie;
++#endif
++
++};
++
++struct nf_conn_rtcache {
++	struct nf_conn_dst_cache cached_dst[IP_CT_DIR_MAX];
++};
++
++static inline
++struct nf_conn_rtcache *nf_ct_rtcache_find(const struct nf_conn *ct)
++{
++#if IS_ENABLED(CONFIG_NF_CONNTRACK_RTCACHE)
++	return nf_ct_ext_find(ct, NF_CT_EXT_RTCACHE);
++#else
++	return NULL;
++#endif
++}
++
++static inline int nf_conn_rtcache_iif_get(const struct nf_conn_rtcache *rtc,
++					  enum ip_conntrack_dir dir)
++{
++	return rtc->cached_dst[dir].iif;
++}
+--- a/net/netfilter/Kconfig
++++ b/net/netfilter/Kconfig
+@@ -106,6 +106,18 @@ config NF_CONNTRACK_EVENTS
+ 
+ 	  If unsure, say `N'.
+ 
++config NF_CONNTRACK_RTCACHE
++	tristate "Cache route entries in conntrack objects"
++	depends on NETFILTER_ADVANCED
++	depends on NF_CONNTRACK
++	help
++	  If this option is enabled, the connection tracking code will
++	  cache routing information for each connection that is being
++	  forwarded, at a cost of 32 bytes per conntrack object.
++
++	  To compile it as a module, choose M here.  If unsure, say N.
++	  The module will be called nf_conntrack_rtcache.
++
+ config NF_CONNTRACK_TIMEOUT
+ 	bool  'Connection tracking timeout'
+ 	depends on NETFILTER_ADVANCED
+--- a/net/netfilter/Makefile
++++ b/net/netfilter/Makefile
+@@ -18,6 +18,9 @@ obj-$(CONFIG_NETFILTER_NETLINK_LOG) += n
+ # connection tracking
+ obj-$(CONFIG_NF_CONNTRACK) += nf_conntrack.o
+ 
++# optional conntrack route cache extension
++obj-$(CONFIG_NF_CONNTRACK_RTCACHE) += nf_conntrack_rtcache.o
++
+ # SCTP protocol connection tracking
+ obj-$(CONFIG_NF_CT_PROTO_DCCP) += nf_conntrack_proto_dccp.o
+ obj-$(CONFIG_NF_CT_PROTO_GRE) += nf_conntrack_proto_gre.o
+--- /dev/null
++++ b/net/netfilter/nf_conntrack_rtcache.c
+@@ -0,0 +1,391 @@
++/* route cache for netfilter.
++ *
++ * (C) 2014 Red Hat GmbH
++ *
++ * This program is free software; you can redistribute it and/or modify
++ * it under the terms of the GNU General Public License version 2 as
++ * published by the Free Software Foundation.
++ */
++
++#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
++
++#include <linux/types.h>
++#include <linux/netfilter.h>
++#include <linux/skbuff.h>
++#include <linux/stddef.h>
++#include <linux/kernel.h>
++#include <linux/netdevice.h>
++#include <linux/export.h>
++#include <linux/module.h>
++
++#include <net/dst.h>
++
++#include <net/netfilter/nf_conntrack.h>
++#include <net/netfilter/nf_conntrack_core.h>
++#include <net/netfilter/nf_conntrack_extend.h>
++#include <net/netfilter/nf_conntrack_rtcache.h>
++
++#if IS_ENABLED(CONFIG_NF_CONNTRACK_IPV6)
++#include <net/ip6_fib.h>
++#endif
++
++static void __nf_conn_rtcache_destroy(struct nf_conn_rtcache *rtc,
++				      enum ip_conntrack_dir dir)
++{
++	struct dst_entry *dst = rtc->cached_dst[dir].dst;
++
++	dst_release(dst);
++}
++
++static void nf_conn_rtcache_destroy(struct nf_conn *ct)
++{
++	struct nf_conn_rtcache *rtc = nf_ct_rtcache_find(ct);
++
++	if (!rtc)
++		return;
++
++	__nf_conn_rtcache_destroy(rtc, IP_CT_DIR_ORIGINAL);
++	__nf_conn_rtcache_destroy(rtc, IP_CT_DIR_REPLY);
++}
++
++static void nf_ct_rtcache_ext_add(struct nf_conn *ct)
++{
++	struct nf_conn_rtcache *rtc;
++
++	rtc = nf_ct_ext_add(ct, NF_CT_EXT_RTCACHE, GFP_ATOMIC);
++	if (rtc) {
++		rtc->cached_dst[IP_CT_DIR_ORIGINAL].iif = -1;
++		rtc->cached_dst[IP_CT_DIR_ORIGINAL].dst = NULL;
++		rtc->cached_dst[IP_CT_DIR_REPLY].iif = -1;
++		rtc->cached_dst[IP_CT_DIR_REPLY].dst = NULL;
++	}
++}
++
++static struct nf_conn_rtcache *nf_ct_rtcache_find_usable(struct nf_conn *ct)
++{
++	if (nf_ct_is_untracked(ct))
++		return NULL;
++	return nf_ct_rtcache_find(ct);
++}
++
++static struct dst_entry *
++nf_conn_rtcache_dst_get(const struct nf_conn_rtcache *rtc,
++			enum ip_conntrack_dir dir)
++{
++	return rtc->cached_dst[dir].dst;
++}
++
++static u32 nf_rtcache_get_cookie(int pf, const struct dst_entry *dst)
++{
++#if IS_ENABLED(CONFIG_NF_CONNTRACK_IPV6)
++	if (pf == NFPROTO_IPV6) {
++		const struct rt6_info *rt = (const struct rt6_info *)dst;
++
++		if (rt->rt6i_node)
++			return (u32)rt->rt6i_node->fn_sernum;
++	}
++#endif
++	return 0;
++}
++
++static void nf_conn_rtcache_dst_set(int pf,
++				    struct nf_conn_rtcache *rtc,
++				    struct dst_entry *dst,
++				    enum ip_conntrack_dir dir, int iif)
++{
++	if (rtc->cached_dst[dir].iif != iif)
++		rtc->cached_dst[dir].iif = iif;
++
++	if (rtc->cached_dst[dir].dst != dst) {
++		struct dst_entry *old;
++
++		dst_hold(dst);
++
++		old = xchg(&rtc->cached_dst[dir].dst, dst);
++		dst_release(old);
++
++#if IS_ENABLED(CONFIG_NF_CONNTRACK_IPV6)
++		if (pf == NFPROTO_IPV6)
++			rtc->cached_dst[dir].cookie =
++				nf_rtcache_get_cookie(pf, dst);
++#endif
++	}
++}
++
++static void nf_conn_rtcache_dst_obsolete(struct nf_conn_rtcache *rtc,
++					 enum ip_conntrack_dir dir)
++{
++	struct dst_entry *old;
++
++	pr_debug("Invalidate iif %d for dir %d on cache %p\n",
++		 rtc->cached_dst[dir].iif, dir, rtc);
++
++	old = xchg(&rtc->cached_dst[dir].dst, NULL);
++	dst_release(old);
++	rtc->cached_dst[dir].iif = -1;
++}
++
++static unsigned int nf_rtcache_in(const struct nf_hook_ops *ops,
++				  struct sk_buff *skb,
++				  const struct net_device *in,
++				  const struct net_device *out,
++				  int (*okfn)(struct sk_buff *))
++{
++	struct nf_conn_rtcache *rtc;
++	enum ip_conntrack_info ctinfo;
++	enum ip_conntrack_dir dir;
++	struct dst_entry *dst;
++	struct nf_conn *ct;
++	int iif;
++	u32 cookie;
++
++	if (skb_dst(skb) || skb->sk)
++		return NF_ACCEPT;
++
++	ct = nf_ct_get(skb, &ctinfo);
++	if (!ct)
++		return NF_ACCEPT;
++
++	rtc = nf_ct_rtcache_find_usable(ct);
++	if (!rtc)
++		return NF_ACCEPT;
++
++	/* if iif changes, don't use cache and let ip stack
++	 * do route lookup.
++	 *
++	 * If rp_filter is enabled it might toss skb, so
++	 * we don't want to avoid these checks.
++	 */
++	dir = CTINFO2DIR(ctinfo);
++	iif = nf_conn_rtcache_iif_get(rtc, dir);
++	if (in->ifindex != iif) {
++		pr_debug("ct %p, iif %d, cached iif %d, skip cached entry\n",
++			 ct, iif, in->ifindex);
++		return NF_ACCEPT;
++	}
++	dst = nf_conn_rtcache_dst_get(rtc, dir);
++	if (dst == NULL)
++		return NF_ACCEPT;
++
++	cookie = nf_rtcache_get_cookie(ops->pf, dst);
++
++	dst = dst_check(dst, cookie);
++	pr_debug("obtained dst %p for skb %p, cookie %d\n", dst, skb, cookie);
++	if (likely(dst))
++		skb_dst_set_noref(skb, dst);
++	else
++		nf_conn_rtcache_dst_obsolete(rtc, dir);
++
++	return NF_ACCEPT;
++}
++
++static unsigned int nf_rtcache_forward(const struct nf_hook_ops *ops,
++				       struct sk_buff *skb,
++				       const struct net_device *in,
++				       const struct net_device *out,
++				       int (*okfn)(struct sk_buff *))
++{
++	struct nf_conn_rtcache *rtc;
++	enum ip_conntrack_info ctinfo;
++	enum ip_conntrack_dir dir;
++	struct nf_conn *ct;
++	struct dst_entry *dst = skb_dst(skb);
++	int iif;
++
++	ct = nf_ct_get(skb, &ctinfo);
++	if (!ct)
++		return NF_ACCEPT;
++
++	if (dst && dst_xfrm(dst))
++		return NF_ACCEPT;
++
++	if (!nf_ct_is_confirmed(ct)) {
++		if (WARN_ON(nf_ct_rtcache_find(ct)))
++			return NF_ACCEPT;
++		nf_ct_rtcache_ext_add(ct);
++		return NF_ACCEPT;
++	}
++
++	rtc = nf_ct_rtcache_find_usable(ct);
++	if (!rtc)
++		return NF_ACCEPT;
++
++	dir = CTINFO2DIR(ctinfo);
++	iif = nf_conn_rtcache_iif_get(rtc, dir);
++	pr_debug("ct %p, skb %p, dir %d, iif %d, cached iif %d\n",
++		 ct, skb, dir, iif, in->ifindex);
++	if (likely(in->ifindex == iif))
++		return NF_ACCEPT;
++
++	nf_conn_rtcache_dst_set(ops->pf, rtc, skb_dst(skb), dir, in->ifindex);
++	return NF_ACCEPT;
++}
++
++static int nf_rtcache_dst_remove(struct nf_conn *ct, void *data)
++{
++	struct nf_conn_rtcache *rtc = nf_ct_rtcache_find(ct);
++	struct net_device *dev = data;
++
++	if (!rtc)
++		return 0;
++
++	if (dev->ifindex == rtc->cached_dst[IP_CT_DIR_ORIGINAL].iif ||
++	    dev->ifindex == rtc->cached_dst[IP_CT_DIR_REPLY].iif) {
++		nf_conn_rtcache_dst_obsolete(rtc, IP_CT_DIR_ORIGINAL);
++		nf_conn_rtcache_dst_obsolete(rtc, IP_CT_DIR_REPLY);
++	}
++
++	return 0;
++}
++
++static int nf_rtcache_netdev_event(struct notifier_block *this,
++				   unsigned long event, void *ptr)
++{
++	struct net_device *dev = netdev_notifier_info_to_dev(ptr);
++	struct net *net = dev_net(dev);
++
++	if (event == NETDEV_DOWN)
++		nf_ct_iterate_cleanup(net, nf_rtcache_dst_remove, dev, 0, 0);
++
++	return NOTIFY_DONE;
++}
++
++static struct notifier_block nf_rtcache_notifier = {
++	.notifier_call = nf_rtcache_netdev_event,
++};
++
++static struct nf_hook_ops rtcache_ops[] = {
++	{
++		.hook		= nf_rtcache_in,
++		.owner		= THIS_MODULE,
++		.pf		= NFPROTO_IPV4,
++		.hooknum	= NF_INET_PRE_ROUTING,
++		.priority       = NF_IP_PRI_LAST,
++	},
++	{
++		.hook           = nf_rtcache_forward,
++		.owner          = THIS_MODULE,
++		.pf             = NFPROTO_IPV4,
++		.hooknum        = NF_INET_FORWARD,
++		.priority       = NF_IP_PRI_LAST,
++	},
++#if IS_ENABLED(CONFIG_NF_CONNTRACK_IPV6)
++	{
++		.hook		= nf_rtcache_in,
++		.owner		= THIS_MODULE,
++		.pf		= NFPROTO_IPV6,
++		.hooknum	= NF_INET_PRE_ROUTING,
++		.priority       = NF_IP_PRI_LAST,
++	},
++	{
++		.hook           = nf_rtcache_forward,
++		.owner          = THIS_MODULE,
++		.pf             = NFPROTO_IPV6,
++		.hooknum        = NF_INET_FORWARD,
++		.priority       = NF_IP_PRI_LAST,
++	},
++#endif
++};
++
++static struct nf_ct_ext_type rtcache_extend __read_mostly = {
++	.len	= sizeof(struct nf_conn_rtcache),
++	.align	= __alignof__(struct nf_conn_rtcache),
++	.id	= NF_CT_EXT_RTCACHE,
++	.destroy = nf_conn_rtcache_destroy,
++};
++
++static int __init nf_conntrack_rtcache_init(void)
++{
++	int ret = nf_ct_extend_register(&rtcache_extend);
++
++	if (ret < 0) {
++		pr_err("nf_conntrack_rtcache: Unable to register extension\n");
++		return ret;
++	}
++
++	ret = nf_register_hooks(rtcache_ops, ARRAY_SIZE(rtcache_ops));
++	if (ret < 0) {
++		nf_ct_extend_unregister(&rtcache_extend);
++		return ret;
++	}
++
++	ret = register_netdevice_notifier(&nf_rtcache_notifier);
++	if (ret) {
++		nf_unregister_hooks(rtcache_ops, ARRAY_SIZE(rtcache_ops));
++		nf_ct_extend_unregister(&rtcache_extend);
++	}
++
++	return ret;
++}
++
++static int nf_rtcache_ext_remove(struct nf_conn *ct, void *data)
++{
++	struct nf_conn_rtcache *rtc = nf_ct_rtcache_find(ct);
++
++	return rtc != NULL;
++}
++
++static bool __exit nf_conntrack_rtcache_wait_for_dying(struct net *net)
++{
++	bool wait = false;
++	int cpu;
++
++	for_each_possible_cpu(cpu) {
++		struct nf_conntrack_tuple_hash *h;
++		struct hlist_nulls_node *n;
++		struct nf_conn *ct;
++		struct ct_pcpu *pcpu = per_cpu_ptr(net->ct.pcpu_lists, cpu);
++
++		rcu_read_lock();
++		spin_lock_bh(&pcpu->lock);
++
++		hlist_nulls_for_each_entry(h, n, &pcpu->dying, hnnode) {
++			ct = nf_ct_tuplehash_to_ctrack(h);
++			if (nf_ct_rtcache_find(ct) != NULL) {
++				wait = true;
++				break;
++			}
++		}
++		spin_unlock_bh(&pcpu->lock);
++		rcu_read_unlock();
++	}
++
++	return wait;
++}
++
++static void __exit nf_conntrack_rtcache_fini(void)
++{
++	struct net *net;
++	int count = 0;
++
++	/* remove hooks so no new connections get rtcache extension */
++	nf_unregister_hooks(rtcache_ops, ARRAY_SIZE(rtcache_ops));
++
++	synchronize_net();
++
++	unregister_netdevice_notifier(&nf_rtcache_notifier);
++
++	rtnl_lock();
++
++	/* zap all conntracks with rtcache extension */
++	for_each_net(net)
++		nf_ct_iterate_cleanup(net, nf_rtcache_ext_remove, NULL, 0, 0);
++
++	for_each_net(net) {
++		/* .. and make sure they're gone from dying list, too */
++		while (nf_conntrack_rtcache_wait_for_dying(net)) {
++			msleep(200);
++			WARN_ONCE(++count > 25, "Waiting for all rtcache conntracks to go away\n");
++		}
++	}
++
++	rtnl_unlock();
++	synchronize_net();
++	nf_ct_extend_unregister(&rtcache_extend);
++}
++module_init(nf_conntrack_rtcache_init);
++module_exit(nf_conntrack_rtcache_fini);
++
++MODULE_LICENSE("GPL");
++MODULE_AUTHOR("Florian Westphal <fw@strlen.de>");
++MODULE_DESCRIPTION("Conntrack route cache extension");
diff --git a/target/linux/generic/patches-4.0/060-mips_decompressor_memmove.patch b/target/linux/generic/patches-4.0/060-mips_decompressor_memmove.patch
new file mode 100644
index 0000000..d215b80
--- /dev/null
+++ b/target/linux/generic/patches-4.0/060-mips_decompressor_memmove.patch
@@ -0,0 +1,22 @@
+--- a/arch/mips/boot/compressed/string.c
++++ b/arch/mips/boot/compressed/string.c
+@@ -26,3 +26,19 @@ void *memset(void *s, int c, size_t n)
+ 		ss[i] = c;
+ 	return s;
+ }
++
++void *memmove(void *__dest, __const void *__src, size_t count)
++{
++	unsigned char *d = __dest;
++	const unsigned char *s = __src;
++
++	if (__dest == __src)
++		return __dest;
++
++	if (__dest < __src)
++		return memcpy(__dest, __src, count);
++
++	while (count--)
++		d[count] = s[count];
++	return __dest;
++}
diff --git a/target/linux/generic/patches-4.0/070-bgmac-register-fixed-PHY-for-ARM-BCM470X-BCM5301X-ch.patch b/target/linux/generic/patches-4.0/070-bgmac-register-fixed-PHY-for-ARM-BCM470X-BCM5301X-ch.patch
new file mode 100644
index 0000000..9f0baff
--- /dev/null
+++ b/target/linux/generic/patches-4.0/070-bgmac-register-fixed-PHY-for-ARM-BCM470X-BCM5301X-ch.patch
@@ -0,0 +1,76 @@
+From c25b23b8a387e7d31f7a74af8e37b61e9e6ebb21 Mon Sep 17 00:00:00 2001
+From: =?UTF-8?q?Rafa=C5=82=20Mi=C5=82ecki?= <zajec5@gmail.com>
+Date: Fri, 20 Mar 2015 23:14:31 +0100
+Subject: [PATCH] bgmac: register fixed PHY for ARM BCM470X / BCM5301X chipsets
+MIME-Version: 1.0
+Content-Type: text/plain; charset=UTF-8
+Content-Transfer-Encoding: 8bit
+
+On ARM SoCs with bgmac Ethernet hardware we don't have any normal PHY.
+There is always a switch attached but it's not even controlled over MDIO
+like in case of MIPS devices.
+We need a fixed PHY to be able to send/receive packets from the switch.
+
+Signed-off-by: Rafał Miłecki <zajec5@gmail.com>
+Signed-off-by: David S. Miller <davem@davemloft.net>
+---
+ drivers/net/ethernet/broadcom/bgmac.c | 34 ++++++++++++++++++++++++++++++++++
+ 1 file changed, 34 insertions(+)
+
+--- a/drivers/net/ethernet/broadcom/bgmac.c
++++ b/drivers/net/ethernet/broadcom/bgmac.c
+@@ -14,6 +14,7 @@
+ #include <linux/etherdevice.h>
+ #include <linux/mii.h>
+ #include <linux/phy.h>
++#include <linux/phy_fixed.h>
+ #include <linux/interrupt.h>
+ #include <linux/dma-mapping.h>
+ #include <bcm47xx_nvram.h>
+@@ -1330,13 +1331,46 @@ static void bgmac_adjust_link(struct net
+ 	}
+ }
+ 
++static int bgmac_fixed_phy_register(struct bgmac *bgmac)
++{
++	struct fixed_phy_status fphy_status = {
++		.link = 1,
++		.speed = SPEED_1000,
++		.duplex = DUPLEX_FULL,
++	};
++	struct phy_device *phy_dev;
++	int err;
++
++	phy_dev = fixed_phy_register(PHY_POLL, &fphy_status, NULL);
++	if (!phy_dev || IS_ERR(phy_dev)) {
++		bgmac_err(bgmac, "Failed to register fixed PHY device\n");
++		return -ENODEV;
++	}
++
++	err = phy_connect_direct(bgmac->net_dev, phy_dev, bgmac_adjust_link,
++				 PHY_INTERFACE_MODE_MII);
++	if (err) {
++		bgmac_err(bgmac, "Connecting PHY failed\n");
++		return err;
++	}
++
++	bgmac->phy_dev = phy_dev;
++
++	return err;
++}
++
+ static int bgmac_mii_register(struct bgmac *bgmac)
+ {
++	struct bcma_chipinfo *ci = &bgmac->core->bus->chipinfo;
+ 	struct mii_bus *mii_bus;
+ 	struct phy_device *phy_dev;
+ 	char bus_id[MII_BUS_ID_SIZE + 3];
+ 	int i, err = 0;
+ 
++	if (ci->id == BCMA_CHIP_ID_BCM4707 ||
++	    ci->id == BCMA_CHIP_ID_BCM53018)
++		return bgmac_fixed_phy_register(bgmac);
++
+ 	mii_bus = mdiobus_alloc();
+ 	if (!mii_bus)
+ 		return -ENOMEM;
diff --git a/target/linux/generic/patches-4.0/071-bgmac-allow-enabling-on-ARCH_BCM_5301X.patch b/target/linux/generic/patches-4.0/071-bgmac-allow-enabling-on-ARCH_BCM_5301X.patch
new file mode 100644
index 0000000..3c5b79d
--- /dev/null
+++ b/target/linux/generic/patches-4.0/071-bgmac-allow-enabling-on-ARCH_BCM_5301X.patch
@@ -0,0 +1,28 @@
+From fc300dc3733fdc328e6e10c7b8379b60c26cd648 Mon Sep 17 00:00:00 2001
+From: =?UTF-8?q?Rafa=C5=82=20Mi=C5=82ecki?= <zajec5@gmail.com>
+Date: Fri, 20 Mar 2015 23:14:32 +0100
+Subject: [PATCH] bgmac: allow enabling on ARCH_BCM_5301X
+MIME-Version: 1.0
+Content-Type: text/plain; charset=UTF-8
+Content-Transfer-Encoding: 8bit
+
+Home routers based on ARM SoCs like BCM4708 also have bcma bus with core
+supported by bgmac.
+
+Signed-off-by: Rafał Miłecki <zajec5@gmail.com>
+Signed-off-by: David S. Miller <davem@davemloft.net>
+---
+ drivers/net/ethernet/broadcom/Kconfig | 2 +-
+ 1 file changed, 1 insertion(+), 1 deletion(-)
+
+--- a/drivers/net/ethernet/broadcom/Kconfig
++++ b/drivers/net/ethernet/broadcom/Kconfig
+@@ -142,7 +142,7 @@ config BNX2X_SRIOV
+ 
+ config BGMAC
+ 	tristate "BCMA bus GBit core support"
+-	depends on BCMA_HOST_SOC && HAS_DMA && BCM47XX
++	depends on BCMA_HOST_SOC && HAS_DMA && (BCM47XX || ARCH_BCM_5301X)
+ 	select PHYLIB
+ 	---help---
+ 	  This driver supports GBit MAC and BCM4706 GBit MAC cores on BCMA bus.
diff --git a/target/linux/generic/patches-4.0/072-01-bgmac-fix-descriptor-frame-start-end-definitions.patch b/target/linux/generic/patches-4.0/072-01-bgmac-fix-descriptor-frame-start-end-definitions.patch
new file mode 100644
index 0000000..fdfae3a
--- /dev/null
+++ b/target/linux/generic/patches-4.0/072-01-bgmac-fix-descriptor-frame-start-end-definitions.patch
@@ -0,0 +1,24 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Date: Mon, 23 Mar 2015 02:40:06 +0100
+Subject: [PATCH] bgmac: fix descriptor frame start/end definitions
+
+The start-of-frame and end-of-frame bits were accidentally swapped.
+In the current code it does not make any difference, since they are
+always used together.
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+---
+
+--- a/drivers/net/ethernet/broadcom/bgmac.h
++++ b/drivers/net/ethernet/broadcom/bgmac.h
+@@ -345,8 +345,8 @@
+ 
+ #define BGMAC_DESC_CTL0_EOT			0x10000000	/* End of ring */
+ #define BGMAC_DESC_CTL0_IOC			0x20000000	/* IRQ on complete */
+-#define BGMAC_DESC_CTL0_SOF			0x40000000	/* Start of frame */
+-#define BGMAC_DESC_CTL0_EOF			0x80000000	/* End of frame */
++#define BGMAC_DESC_CTL0_EOF			0x40000000	/* End of frame */
++#define BGMAC_DESC_CTL0_SOF			0x80000000	/* Start of frame */
+ #define BGMAC_DESC_CTL1_LEN			0x00001FFF
+ 
+ #define BGMAC_PHY_NOREGS			0x1E
diff --git a/target/linux/generic/patches-4.0/072-02-bgmac-implement-GRO-and-use-build_skb.patch b/target/linux/generic/patches-4.0/072-02-bgmac-implement-GRO-and-use-build_skb.patch
new file mode 100644
index 0000000..2a2df60
--- /dev/null
+++ b/target/linux/generic/patches-4.0/072-02-bgmac-implement-GRO-and-use-build_skb.patch
@@ -0,0 +1,189 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Date: Mon, 23 Mar 2015 02:41:25 +0100
+Subject: [PATCH] bgmac: implement GRO and use build_skb
+
+This improves performance for routing and local rx
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+---
+
+--- a/drivers/net/ethernet/broadcom/bgmac.c
++++ b/drivers/net/ethernet/broadcom/bgmac.c
+@@ -276,31 +276,31 @@ static int bgmac_dma_rx_skb_for_slot(str
+ 				     struct bgmac_slot_info *slot)
+ {
+ 	struct device *dma_dev = bgmac->core->dma_dev;
+-	struct sk_buff *skb;
+ 	dma_addr_t dma_addr;
+ 	struct bgmac_rx_header *rx;
++	void *buf;
+ 
+ 	/* Alloc skb */
+-	skb = netdev_alloc_skb(bgmac->net_dev, BGMAC_RX_BUF_SIZE);
+-	if (!skb)
++	buf = netdev_alloc_frag(BGMAC_RX_ALLOC_SIZE);
++	if (!buf)
+ 		return -ENOMEM;
+ 
+ 	/* Poison - if everything goes fine, hardware will overwrite it */
+-	rx = (struct bgmac_rx_header *)skb->data;
++	rx = buf;
+ 	rx->len = cpu_to_le16(0xdead);
+ 	rx->flags = cpu_to_le16(0xbeef);
+ 
+ 	/* Map skb for the DMA */
+-	dma_addr = dma_map_single(dma_dev, skb->data,
+-				  BGMAC_RX_BUF_SIZE, DMA_FROM_DEVICE);
++	dma_addr = dma_map_single(dma_dev, buf, BGMAC_RX_BUF_SIZE,
++				  DMA_FROM_DEVICE);
+ 	if (dma_mapping_error(dma_dev, dma_addr)) {
+ 		bgmac_err(bgmac, "DMA mapping error\n");
+-		dev_kfree_skb(skb);
++		put_page(virt_to_head_page(buf));
+ 		return -ENOMEM;
+ 	}
+ 
+ 	/* Update the slot */
+-	slot->skb = skb;
++	slot->buf = buf;
+ 	slot->dma_addr = dma_addr;
+ 
+ 	return 0;
+@@ -343,8 +343,9 @@ static int bgmac_dma_rx_read(struct bgma
+ 	while (ring->start != ring->end) {
+ 		struct device *dma_dev = bgmac->core->dma_dev;
+ 		struct bgmac_slot_info *slot = &ring->slots[ring->start];
+-		struct sk_buff *skb = slot->skb;
+-		struct bgmac_rx_header *rx;
++		struct bgmac_rx_header *rx = slot->buf;
++		struct sk_buff *skb;
++		void *buf = slot->buf;
+ 		u16 len, flags;
+ 
+ 		/* Unmap buffer to make it accessible to the CPU */
+@@ -352,7 +353,6 @@ static int bgmac_dma_rx_read(struct bgma
+ 					BGMAC_RX_BUF_SIZE, DMA_FROM_DEVICE);
+ 
+ 		/* Get info from the header */
+-		rx = (struct bgmac_rx_header *)skb->data;
+ 		len = le16_to_cpu(rx->len);
+ 		flags = le16_to_cpu(rx->flags);
+ 
+@@ -393,12 +393,13 @@ static int bgmac_dma_rx_read(struct bgma
+ 			dma_unmap_single(dma_dev, old_dma_addr,
+ 					 BGMAC_RX_BUF_SIZE, DMA_FROM_DEVICE);
+ 
++			skb = build_skb(buf, BGMAC_RX_ALLOC_SIZE);
+ 			skb_put(skb, BGMAC_RX_FRAME_OFFSET + len);
+ 			skb_pull(skb, BGMAC_RX_FRAME_OFFSET);
+ 
+ 			skb_checksum_none_assert(skb);
+ 			skb->protocol = eth_type_trans(skb, bgmac->net_dev);
+-			netif_receive_skb(skb);
++			napi_gro_receive(&bgmac->napi, skb);
+ 			handled++;
+ 		} while (0);
+ 
+@@ -434,12 +435,11 @@ static bool bgmac_dma_unaligned(struct b
+ 	return false;
+ }
+ 
+-static void bgmac_dma_ring_free(struct bgmac *bgmac,
+-				struct bgmac_dma_ring *ring)
++static void bgmac_dma_tx_ring_free(struct bgmac *bgmac,
++				   struct bgmac_dma_ring *ring)
+ {
+ 	struct device *dma_dev = bgmac->core->dma_dev;
+ 	struct bgmac_slot_info *slot;
+-	int size;
+ 	int i;
+ 
+ 	for (i = 0; i < ring->num_slots; i++) {
+@@ -451,23 +451,55 @@ static void bgmac_dma_ring_free(struct b
+ 			dev_kfree_skb(slot->skb);
+ 		}
+ 	}
++}
++
++static void bgmac_dma_rx_ring_free(struct bgmac *bgmac,
++				   struct bgmac_dma_ring *ring)
++{
++	struct device *dma_dev = bgmac->core->dma_dev;
++	struct bgmac_slot_info *slot;
++	int i;
++
++	for (i = 0; i < ring->num_slots; i++) {
++		slot = &ring->slots[i];
++		if (!slot->buf)
++			continue;
+ 
+-	if (ring->cpu_base) {
+-		/* Free ring of descriptors */
+-		size = ring->num_slots * sizeof(struct bgmac_dma_desc);
+-		dma_free_coherent(dma_dev, size, ring->cpu_base,
+-				  ring->dma_base);
++		if (slot->dma_addr)
++			dma_unmap_single(dma_dev, slot->dma_addr,
++					 BGMAC_RX_BUF_SIZE,
++					 DMA_FROM_DEVICE);
++		put_page(virt_to_head_page(slot->buf));
+ 	}
+ }
+ 
++static void bgmac_dma_ring_desc_free(struct bgmac *bgmac,
++				     struct bgmac_dma_ring *ring)
++{
++	struct device *dma_dev = bgmac->core->dma_dev;
++	int size;
++
++	if (!ring->cpu_base)
++	    return;
++
++	/* Free ring of descriptors */
++	size = ring->num_slots * sizeof(struct bgmac_dma_desc);
++	dma_free_coherent(dma_dev, size, ring->cpu_base,
++			  ring->dma_base);
++}
++
+ static void bgmac_dma_free(struct bgmac *bgmac)
+ {
+ 	int i;
+ 
+-	for (i = 0; i < BGMAC_MAX_TX_RINGS; i++)
+-		bgmac_dma_ring_free(bgmac, &bgmac->tx_ring[i]);
+-	for (i = 0; i < BGMAC_MAX_RX_RINGS; i++)
+-		bgmac_dma_ring_free(bgmac, &bgmac->rx_ring[i]);
++	for (i = 0; i < BGMAC_MAX_TX_RINGS; i++) {
++		bgmac_dma_tx_ring_free(bgmac, &bgmac->tx_ring[i]);
++		bgmac_dma_ring_desc_free(bgmac, &bgmac->tx_ring[i]);
++	}
++	for (i = 0; i < BGMAC_MAX_RX_RINGS; i++) {
++		bgmac_dma_rx_ring_free(bgmac, &bgmac->rx_ring[i]);
++		bgmac_dma_ring_desc_free(bgmac, &bgmac->rx_ring[i]);
++	}
+ }
+ 
+ static int bgmac_dma_alloc(struct bgmac *bgmac)
+--- a/drivers/net/ethernet/broadcom/bgmac.h
++++ b/drivers/net/ethernet/broadcom/bgmac.h
+@@ -362,6 +362,8 @@
+ #define BGMAC_RX_FRAME_OFFSET			30		/* There are 2 unused bytes between header and real data */
+ #define BGMAC_RX_MAX_FRAME_SIZE			1536		/* Copied from b44/tg3 */
+ #define BGMAC_RX_BUF_SIZE			(BGMAC_RX_FRAME_OFFSET + BGMAC_RX_MAX_FRAME_SIZE)
++#define BGMAC_RX_ALLOC_SIZE			(SKB_DATA_ALIGN(BGMAC_RX_BUF_SIZE) + \
++						 SKB_DATA_ALIGN(sizeof(struct skb_shared_info)))
+ 
+ #define BGMAC_BFL_ENETROBO			0x0010		/* has ephy roboswitch spi */
+ #define BGMAC_BFL_ENETADM			0x0080		/* has ADMtek switch */
+@@ -383,7 +385,10 @@
+ #define ETHER_MAX_LEN   1518
+ 
+ struct bgmac_slot_info {
+-	struct sk_buff *skb;
++	union {
++		struct sk_buff *skb;
++		void *buf;
++	};
+ 	dma_addr_t dma_addr;
+ };
+ 
diff --git a/target/linux/generic/patches-4.0/072-03-bgmac-implement-scatter-gather-support.patch b/target/linux/generic/patches-4.0/072-03-bgmac-implement-scatter-gather-support.patch
new file mode 100644
index 0000000..5cb21a5
--- /dev/null
+++ b/target/linux/generic/patches-4.0/072-03-bgmac-implement-scatter-gather-support.patch
@@ -0,0 +1,267 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Date: Mon, 23 Mar 2015 02:42:26 +0100
+Subject: [PATCH] bgmac: implement scatter/gather support
+
+Always use software checksumming, since the hardware does not have any
+checksum offload support.
+This significantly improves local TCP tx performance.
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+---
+
+--- a/drivers/net/ethernet/broadcom/bgmac.c
++++ b/drivers/net/ethernet/broadcom/bgmac.c
+@@ -115,53 +115,91 @@ static void bgmac_dma_tx_enable(struct b
+ 	bgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_TX_CTL, ctl);
+ }
+ 
++static void
++bgmac_dma_tx_add_buf(struct bgmac *bgmac, struct bgmac_dma_ring *ring,
++		     int i, int len, u32 ctl0)
++{
++	struct bgmac_slot_info *slot;
++	struct bgmac_dma_desc *dma_desc;
++	u32 ctl1;
++
++	if (i == ring->num_slots - 1)
++		ctl0 |= BGMAC_DESC_CTL0_EOT;
++
++	ctl1 = len & BGMAC_DESC_CTL1_LEN;
++
++	slot = &ring->slots[i];
++	dma_desc = &ring->cpu_base[i];
++	dma_desc->addr_low = cpu_to_le32(lower_32_bits(slot->dma_addr));
++	dma_desc->addr_high = cpu_to_le32(upper_32_bits(slot->dma_addr));
++	dma_desc->ctl0 = cpu_to_le32(ctl0);
++	dma_desc->ctl1 = cpu_to_le32(ctl1);
++}
++
+ static netdev_tx_t bgmac_dma_tx_add(struct bgmac *bgmac,
+ 				    struct bgmac_dma_ring *ring,
+ 				    struct sk_buff *skb)
+ {
+ 	struct device *dma_dev = bgmac->core->dma_dev;
+ 	struct net_device *net_dev = bgmac->net_dev;
+-	struct bgmac_dma_desc *dma_desc;
+-	struct bgmac_slot_info *slot;
+-	u32 ctl0, ctl1;
++	struct bgmac_slot_info *slot = &ring->slots[ring->end];
+ 	int free_slots;
++	int nr_frags;
++	u32 flags;
++	int index = ring->end;
++	int i;
+ 
+ 	if (skb->len > BGMAC_DESC_CTL1_LEN) {
+ 		bgmac_err(bgmac, "Too long skb (%d)\n", skb->len);
+-		goto err_stop_drop;
++		goto err_drop;
+ 	}
+ 
++	if (skb->ip_summed == CHECKSUM_PARTIAL)
++		skb_checksum_help(skb);
++
++	nr_frags = skb_shinfo(skb)->nr_frags;
++
+ 	if (ring->start <= ring->end)
+ 		free_slots = ring->start - ring->end + BGMAC_TX_RING_SLOTS;
+ 	else
+ 		free_slots = ring->start - ring->end;
+-	if (free_slots == 1) {
++
++	if (free_slots <= nr_frags + 1) {
+ 		bgmac_err(bgmac, "TX ring is full, queue should be stopped!\n");
+ 		netif_stop_queue(net_dev);
+ 		return NETDEV_TX_BUSY;
+ 	}
+ 
+-	slot = &ring->slots[ring->end];
+-	slot->skb = skb;
+-	slot->dma_addr = dma_map_single(dma_dev, skb->data, skb->len,
++	slot->dma_addr = dma_map_single(dma_dev, skb->data, skb_headlen(skb),
+ 					DMA_TO_DEVICE);
+-	if (dma_mapping_error(dma_dev, slot->dma_addr)) {
+-		bgmac_err(bgmac, "Mapping error of skb on ring 0x%X\n",
+-			  ring->mmio_base);
+-		goto err_stop_drop;
+-	}
++	if (unlikely(dma_mapping_error(dma_dev, slot->dma_addr)))
++		goto err_dma_head;
+ 
+-	ctl0 = BGMAC_DESC_CTL0_IOC | BGMAC_DESC_CTL0_SOF | BGMAC_DESC_CTL0_EOF;
+-	if (ring->end == ring->num_slots - 1)
+-		ctl0 |= BGMAC_DESC_CTL0_EOT;
+-	ctl1 = skb->len & BGMAC_DESC_CTL1_LEN;
++	flags = BGMAC_DESC_CTL0_SOF;
++	if (!nr_frags)
++		flags |= BGMAC_DESC_CTL0_EOF | BGMAC_DESC_CTL0_IOC;
++
++	bgmac_dma_tx_add_buf(bgmac, ring, index, skb_headlen(skb), flags);
++	flags = 0;
++
++	for (i = 0; i < nr_frags; i++) {
++		struct skb_frag_struct *frag = &skb_shinfo(skb)->frags[i];
++		int len = skb_frag_size(frag);
++
++		index = (index + 1) % BGMAC_TX_RING_SLOTS;
++		slot = &ring->slots[index];
++		slot->dma_addr = skb_frag_dma_map(dma_dev, frag, 0,
++						  len, DMA_TO_DEVICE);
++		if (unlikely(dma_mapping_error(dma_dev, slot->dma_addr)))
++			goto err_dma;
+ 
+-	dma_desc = ring->cpu_base;
+-	dma_desc += ring->end;
+-	dma_desc->addr_low = cpu_to_le32(lower_32_bits(slot->dma_addr));
+-	dma_desc->addr_high = cpu_to_le32(upper_32_bits(slot->dma_addr));
+-	dma_desc->ctl0 = cpu_to_le32(ctl0);
+-	dma_desc->ctl1 = cpu_to_le32(ctl1);
++		if (i == nr_frags - 1)
++			flags |= BGMAC_DESC_CTL0_EOF | BGMAC_DESC_CTL0_IOC;
++
++		bgmac_dma_tx_add_buf(bgmac, ring, index, len, flags);
++	}
++
++	slot->skb = skb;
+ 
+ 	netdev_sent_queue(net_dev, skb->len);
+ 
+@@ -170,20 +208,35 @@ static netdev_tx_t bgmac_dma_tx_add(stru
+ 	/* Increase ring->end to point empty slot. We tell hardware the first
+ 	 * slot it should *not* read.
+ 	 */
+-	if (++ring->end >= BGMAC_TX_RING_SLOTS)
+-		ring->end = 0;
++	ring->end = (index + 1) % BGMAC_TX_RING_SLOTS;
+ 	bgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_TX_INDEX,
+ 		    ring->index_base +
+ 		    ring->end * sizeof(struct bgmac_dma_desc));
+ 
+-	/* Always keep one slot free to allow detecting bugged calls. */
+-	if (--free_slots == 1)
++	free_slots -= nr_frags + 1;
++	if (free_slots < 8)
+ 		netif_stop_queue(net_dev);
+ 
+ 	return NETDEV_TX_OK;
+ 
+-err_stop_drop:
+-	netif_stop_queue(net_dev);
++err_dma:
++	dma_unmap_single(dma_dev, slot->dma_addr, skb_headlen(skb),
++			 DMA_TO_DEVICE);
++
++	while (i > 0) {
++		int index = (ring->end + i) % BGMAC_TX_RING_SLOTS;
++		struct bgmac_slot_info *slot = &ring->slots[index];
++		u32 ctl1 = le32_to_cpu(ring->cpu_base[index].ctl1);
++		int len = ctl1 & BGMAC_DESC_CTL1_LEN;
++
++		dma_unmap_page(dma_dev, slot->dma_addr, len, DMA_TO_DEVICE);
++	}
++
++err_dma_head:
++	bgmac_err(bgmac, "Mapping error of skb on ring 0x%X\n",
++		  ring->mmio_base);
++
++err_drop:
+ 	dev_kfree_skb(skb);
+ 	return NETDEV_TX_OK;
+ }
+@@ -205,32 +258,45 @@ static void bgmac_dma_tx_free(struct bgm
+ 
+ 	while (ring->start != empty_slot) {
+ 		struct bgmac_slot_info *slot = &ring->slots[ring->start];
++		u32 ctl1 = le32_to_cpu(ring->cpu_base[ring->start].ctl1);
++		int len = ctl1 & BGMAC_DESC_CTL1_LEN;
+ 
+-		if (slot->skb) {
++		if (!slot->dma_addr) {
++			bgmac_err(bgmac, "Hardware reported transmission for empty TX ring slot %d! End of ring: %d\n",
++				  ring->start, ring->end);
++			goto next;
++		}
++
++		if (ctl1 & BGMAC_DESC_CTL0_SOF)
+ 			/* Unmap no longer used buffer */
+-			dma_unmap_single(dma_dev, slot->dma_addr,
+-					 slot->skb->len, DMA_TO_DEVICE);
+-			slot->dma_addr = 0;
++			dma_unmap_single(dma_dev, slot->dma_addr, len,
++					 DMA_TO_DEVICE);
++		else
++			dma_unmap_page(dma_dev, slot->dma_addr, len,
++				       DMA_TO_DEVICE);
+ 
++		if (slot->skb) {
+ 			bytes_compl += slot->skb->len;
+ 			pkts_compl++;
+ 
+ 			/* Free memory! :) */
+ 			dev_kfree_skb(slot->skb);
+ 			slot->skb = NULL;
+-		} else {
+-			bgmac_err(bgmac, "Hardware reported transmission for empty TX ring slot %d! End of ring: %d\n",
+-				  ring->start, ring->end);
+ 		}
+ 
++next:
++		slot->dma_addr = 0;
+ 		if (++ring->start >= BGMAC_TX_RING_SLOTS)
+ 			ring->start = 0;
+ 		freed = true;
+ 	}
+ 
++	if (!pkts_compl)
++		return;
++
+ 	netdev_completed_queue(bgmac->net_dev, pkts_compl, bytes_compl);
+ 
+-	if (freed && netif_queue_stopped(bgmac->net_dev))
++	if (netif_queue_stopped(bgmac->net_dev))
+ 		netif_wake_queue(bgmac->net_dev);
+ }
+ 
+@@ -439,17 +505,25 @@ static void bgmac_dma_tx_ring_free(struc
+ 				   struct bgmac_dma_ring *ring)
+ {
+ 	struct device *dma_dev = bgmac->core->dma_dev;
++	struct bgmac_dma_desc *dma_desc = ring->cpu_base;
+ 	struct bgmac_slot_info *slot;
+ 	int i;
+ 
+ 	for (i = 0; i < ring->num_slots; i++) {
++		int len = dma_desc[i].ctl1 & BGMAC_DESC_CTL1_LEN;
++
+ 		slot = &ring->slots[i];
+-		if (slot->skb) {
+-			if (slot->dma_addr)
+-				dma_unmap_single(dma_dev, slot->dma_addr,
+-						 slot->skb->len, DMA_TO_DEVICE);
+-			dev_kfree_skb(slot->skb);
+-		}
++		dev_kfree_skb(slot->skb);
++
++		if (!slot->dma_addr)
++			continue;
++
++		if (slot->skb)
++			dma_unmap_single(dma_dev, slot->dma_addr,
++					 len, DMA_TO_DEVICE);
++		else
++			dma_unmap_page(dma_dev, slot->dma_addr,
++				       len, DMA_TO_DEVICE);
+ 	}
+ }
+ 
+@@ -1583,6 +1657,10 @@ static int bgmac_probe(struct bcma_devic
+ 		goto err_dma_free;
+ 	}
+ 
++	net_dev->features = NETIF_F_SG | NETIF_F_IP_CSUM | NETIF_F_IPV6_CSUM;
++	net_dev->hw_features = net_dev->features;
++	net_dev->vlan_features = net_dev->features;
++
+ 	err = register_netdev(bgmac->net_dev);
+ 	if (err) {
+ 		bgmac_err(bgmac, "Cannot register net device\n");
diff --git a/target/linux/generic/patches-4.0/072-04-bgmac-simplify-tx-ring-index-handling.patch b/target/linux/generic/patches-4.0/072-04-bgmac-simplify-tx-ring-index-handling.patch
new file mode 100644
index 0000000..241a308
--- /dev/null
+++ b/target/linux/generic/patches-4.0/072-04-bgmac-simplify-tx-ring-index-handling.patch
@@ -0,0 +1,125 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Date: Sun, 12 Apr 2015 09:58:56 +0200
+Subject: [PATCH] bgmac: simplify tx ring index handling
+
+Keep incrementing ring->start and ring->end instead of pointing it to
+the actual ring slot entry. This simplifies the calculation of the
+number of free slots.
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+---
+
+--- a/drivers/net/ethernet/broadcom/bgmac.c
++++ b/drivers/net/ethernet/broadcom/bgmac.c
+@@ -142,11 +142,10 @@ static netdev_tx_t bgmac_dma_tx_add(stru
+ {
+ 	struct device *dma_dev = bgmac->core->dma_dev;
+ 	struct net_device *net_dev = bgmac->net_dev;
+-	struct bgmac_slot_info *slot = &ring->slots[ring->end];
+-	int free_slots;
++	int index = ring->end % BGMAC_TX_RING_SLOTS;
++	struct bgmac_slot_info *slot = &ring->slots[index];
+ 	int nr_frags;
+ 	u32 flags;
+-	int index = ring->end;
+ 	int i;
+ 
+ 	if (skb->len > BGMAC_DESC_CTL1_LEN) {
+@@ -159,12 +158,10 @@ static netdev_tx_t bgmac_dma_tx_add(stru
+ 
+ 	nr_frags = skb_shinfo(skb)->nr_frags;
+ 
+-	if (ring->start <= ring->end)
+-		free_slots = ring->start - ring->end + BGMAC_TX_RING_SLOTS;
+-	else
+-		free_slots = ring->start - ring->end;
+-
+-	if (free_slots <= nr_frags + 1) {
++	/* ring->end - ring->start will return the number of valid slots,
++	 * even when ring->end overflows
++	 */
++	if (ring->end - ring->start + nr_frags + 1 >= BGMAC_TX_RING_SLOTS) {
+ 		bgmac_err(bgmac, "TX ring is full, queue should be stopped!\n");
+ 		netif_stop_queue(net_dev);
+ 		return NETDEV_TX_BUSY;
+@@ -200,7 +197,7 @@ static netdev_tx_t bgmac_dma_tx_add(stru
+ 	}
+ 
+ 	slot->skb = skb;
+-
++	ring->end += nr_frags + 1;
+ 	netdev_sent_queue(net_dev, skb->len);
+ 
+ 	wmb();
+@@ -208,13 +205,12 @@ static netdev_tx_t bgmac_dma_tx_add(stru
+ 	/* Increase ring->end to point empty slot. We tell hardware the first
+ 	 * slot it should *not* read.
+ 	 */
+-	ring->end = (index + 1) % BGMAC_TX_RING_SLOTS;
+ 	bgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_TX_INDEX,
+ 		    ring->index_base +
+-		    ring->end * sizeof(struct bgmac_dma_desc));
++		    (ring->end % BGMAC_TX_RING_SLOTS) *
++		    sizeof(struct bgmac_dma_desc));
+ 
+-	free_slots -= nr_frags + 1;
+-	if (free_slots < 8)
++	if (ring->end - ring->start >= BGMAC_TX_RING_SLOTS - 8)
+ 		netif_stop_queue(net_dev);
+ 
+ 	return NETDEV_TX_OK;
+@@ -256,17 +252,17 @@ static void bgmac_dma_tx_free(struct bgm
+ 	empty_slot &= BGMAC_DMA_TX_STATDPTR;
+ 	empty_slot /= sizeof(struct bgmac_dma_desc);
+ 
+-	while (ring->start != empty_slot) {
+-		struct bgmac_slot_info *slot = &ring->slots[ring->start];
+-		u32 ctl1 = le32_to_cpu(ring->cpu_base[ring->start].ctl1);
+-		int len = ctl1 & BGMAC_DESC_CTL1_LEN;
++	while (ring->start != ring->end) {
++		int slot_idx = ring->start % BGMAC_TX_RING_SLOTS;
++		struct bgmac_slot_info *slot = &ring->slots[slot_idx];
++		u32 ctl1;
++		int len;
+ 
+-		if (!slot->dma_addr) {
+-			bgmac_err(bgmac, "Hardware reported transmission for empty TX ring slot %d! End of ring: %d\n",
+-				  ring->start, ring->end);
+-			goto next;
+-		}
++		if (slot_idx == empty_slot)
++			break;
+ 
++		ctl1 = le32_to_cpu(ring->cpu_base[slot_idx].ctl1);
++		len = ctl1 & BGMAC_DESC_CTL1_LEN;
+ 		if (ctl1 & BGMAC_DESC_CTL0_SOF)
+ 			/* Unmap no longer used buffer */
+ 			dma_unmap_single(dma_dev, slot->dma_addr, len,
+@@ -284,10 +280,8 @@ static void bgmac_dma_tx_free(struct bgm
+ 			slot->skb = NULL;
+ 		}
+ 
+-next:
+ 		slot->dma_addr = 0;
+-		if (++ring->start >= BGMAC_TX_RING_SLOTS)
+-			ring->start = 0;
++		ring->start++;
+ 		freed = true;
+ 	}
+ 
+--- a/drivers/net/ethernet/broadcom/bgmac.h
++++ b/drivers/net/ethernet/broadcom/bgmac.h
+@@ -414,10 +414,10 @@ enum bgmac_dma_ring_type {
+  * empty.
+  */
+ struct bgmac_dma_ring {
+-	u16 num_slots;
+-	u16 start;
+-	u16 end;
++	u32 start;
++	u32 end;
+ 
++	u16 num_slots;
+ 	u16 mmio_base;
+ 	struct bgmac_dma_desc *cpu_base;
+ 	dma_addr_t dma_base;
diff --git a/target/linux/generic/patches-4.0/072-05-bgmac-leave-interrupts-disabled-as-long-as-there-is-.patch b/target/linux/generic/patches-4.0/072-05-bgmac-leave-interrupts-disabled-as-long-as-there-is-.patch
new file mode 100644
index 0000000..3bbe9ea
--- /dev/null
+++ b/target/linux/generic/patches-4.0/072-05-bgmac-leave-interrupts-disabled-as-long-as-there-is-.patch
@@ -0,0 +1,87 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Date: Sun, 12 Apr 2015 10:08:04 +0200
+Subject: [PATCH] bgmac: leave interrupts disabled as long as there is work
+ to do
+
+Always poll rx and tx during NAPI poll instead of relying on the status
+of the first interrupt. This prevents bgmac_poll from leaving unfinished
+work around until the next IRQ.
+In my tests this makes bridging/routing throughput under heavy load more
+stable and ensures that no new IRQs arrive as long as bgmac_poll uses up
+the entire budget.
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+---
+
+--- a/drivers/net/ethernet/broadcom/bgmac.c
++++ b/drivers/net/ethernet/broadcom/bgmac.c
+@@ -1109,8 +1109,6 @@ static void bgmac_chip_reset(struct bgma
+ 	bgmac_phy_init(bgmac);
+ 
+ 	netdev_reset_queue(bgmac->net_dev);
+-
+-	bgmac->int_status = 0;
+ }
+ 
+ static void bgmac_chip_intrs_on(struct bgmac *bgmac)
+@@ -1225,14 +1223,13 @@ static irqreturn_t bgmac_interrupt(int i
+ 	if (!int_status)
+ 		return IRQ_NONE;
+ 
+-	/* Ack */
+-	bgmac_write(bgmac, BGMAC_INT_STATUS, int_status);
++	int_status &= ~(BGMAC_IS_TX0 | BGMAC_IS_RX);
++	if (int_status)
++		bgmac_err(bgmac, "Unknown IRQs: 0x%08X\n", int_status);
+ 
+ 	/* Disable new interrupts until handling existing ones */
+ 	bgmac_chip_intrs_off(bgmac);
+ 
+-	bgmac->int_status = int_status;
+-
+ 	napi_schedule(&bgmac->napi);
+ 
+ 	return IRQ_HANDLED;
+@@ -1241,25 +1238,17 @@ static irqreturn_t bgmac_interrupt(int i
+ static int bgmac_poll(struct napi_struct *napi, int weight)
+ {
+ 	struct bgmac *bgmac = container_of(napi, struct bgmac, napi);
+-	struct bgmac_dma_ring *ring;
+ 	int handled = 0;
+ 
+-	if (bgmac->int_status & BGMAC_IS_TX0) {
+-		ring = &bgmac->tx_ring[0];
+-		bgmac_dma_tx_free(bgmac, ring);
+-		bgmac->int_status &= ~BGMAC_IS_TX0;
+-	}
++	/* Ack */
++	bgmac_write(bgmac, BGMAC_INT_STATUS, ~0);
+ 
+-	if (bgmac->int_status & BGMAC_IS_RX) {
+-		ring = &bgmac->rx_ring[0];
+-		handled += bgmac_dma_rx_read(bgmac, ring, weight);
+-		bgmac->int_status &= ~BGMAC_IS_RX;
+-	}
++	bgmac_dma_tx_free(bgmac, &bgmac->tx_ring[0]);
++	handled += bgmac_dma_rx_read(bgmac, &bgmac->rx_ring[0], weight);
+ 
+-	if (bgmac->int_status) {
+-		bgmac_err(bgmac, "Unknown IRQs: 0x%08X\n", bgmac->int_status);
+-		bgmac->int_status = 0;
+-	}
++	/* Poll again if more events arrived in the meantime */
++	if (bgmac_read(bgmac, BGMAC_INT_STATUS) & (BGMAC_IS_TX0 | BGMAC_IS_RX))
++		return handled;
+ 
+ 	if (handled < weight) {
+ 		napi_complete(napi);
+--- a/drivers/net/ethernet/broadcom/bgmac.h
++++ b/drivers/net/ethernet/broadcom/bgmac.h
+@@ -452,7 +452,6 @@ struct bgmac {
+ 
+ 	/* Int */
+ 	u32 int_mask;
+-	u32 int_status;
+ 
+ 	/* Current MAC state */
+ 	int mac_speed;
diff --git a/target/linux/generic/patches-4.0/072-06-bgmac-set-received-skb-headroom-to-NET_SKB_PAD.patch b/target/linux/generic/patches-4.0/072-06-bgmac-set-received-skb-headroom-to-NET_SKB_PAD.patch
new file mode 100644
index 0000000..2c490ef
--- /dev/null
+++ b/target/linux/generic/patches-4.0/072-06-bgmac-set-received-skb-headroom-to-NET_SKB_PAD.patch
@@ -0,0 +1,66 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Date: Sun, 12 Apr 2015 10:13:28 +0200
+Subject: [PATCH] bgmac: set received skb headroom to NET_SKB_PAD
+
+A packet buffer offset of 30 bytes is inefficient, because the first 2
+bytes end up in a different cacheline.
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+---
+
+--- a/drivers/net/ethernet/broadcom/bgmac.c
++++ b/drivers/net/ethernet/broadcom/bgmac.c
+@@ -346,13 +346,13 @@ static int bgmac_dma_rx_skb_for_slot(str
+ 		return -ENOMEM;
+ 
+ 	/* Poison - if everything goes fine, hardware will overwrite it */
+-	rx = buf;
++	rx = buf + BGMAC_RX_BUF_OFFSET;
+ 	rx->len = cpu_to_le16(0xdead);
+ 	rx->flags = cpu_to_le16(0xbeef);
+ 
+ 	/* Map skb for the DMA */
+-	dma_addr = dma_map_single(dma_dev, buf, BGMAC_RX_BUF_SIZE,
+-				  DMA_FROM_DEVICE);
++	dma_addr = dma_map_single(dma_dev, buf + BGMAC_RX_BUF_OFFSET,
++				  BGMAC_RX_BUF_SIZE, DMA_FROM_DEVICE);
+ 	if (dma_mapping_error(dma_dev, dma_addr)) {
+ 		bgmac_err(bgmac, "DMA mapping error\n");
+ 		put_page(virt_to_head_page(buf));
+@@ -403,7 +403,7 @@ static int bgmac_dma_rx_read(struct bgma
+ 	while (ring->start != ring->end) {
+ 		struct device *dma_dev = bgmac->core->dma_dev;
+ 		struct bgmac_slot_info *slot = &ring->slots[ring->start];
+-		struct bgmac_rx_header *rx = slot->buf;
++		struct bgmac_rx_header *rx = slot->buf + BGMAC_RX_BUF_OFFSET;
+ 		struct sk_buff *skb;
+ 		void *buf = slot->buf;
+ 		u16 len, flags;
+@@ -454,8 +454,10 @@ static int bgmac_dma_rx_read(struct bgma
+ 					 BGMAC_RX_BUF_SIZE, DMA_FROM_DEVICE);
+ 
+ 			skb = build_skb(buf, BGMAC_RX_ALLOC_SIZE);
+-			skb_put(skb, BGMAC_RX_FRAME_OFFSET + len);
+-			skb_pull(skb, BGMAC_RX_FRAME_OFFSET);
++			skb_put(skb, BGMAC_RX_FRAME_OFFSET +
++				BGMAC_RX_BUF_OFFSET + len);
++			skb_pull(skb, BGMAC_RX_FRAME_OFFSET +
++				 BGMAC_RX_BUF_OFFSET);
+ 
+ 			skb_checksum_none_assert(skb);
+ 			skb->protocol = eth_type_trans(skb, bgmac->net_dev);
+--- a/drivers/net/ethernet/broadcom/bgmac.h
++++ b/drivers/net/ethernet/broadcom/bgmac.h
+@@ -360,9 +360,11 @@
+ 
+ #define BGMAC_RX_HEADER_LEN			28		/* Last 24 bytes are unused. Well... */
+ #define BGMAC_RX_FRAME_OFFSET			30		/* There are 2 unused bytes between header and real data */
++#define BGMAC_RX_BUF_OFFSET			(NET_SKB_PAD + NET_IP_ALIGN - \
++						 BGMAC_RX_FRAME_OFFSET)
+ #define BGMAC_RX_MAX_FRAME_SIZE			1536		/* Copied from b44/tg3 */
+ #define BGMAC_RX_BUF_SIZE			(BGMAC_RX_FRAME_OFFSET + BGMAC_RX_MAX_FRAME_SIZE)
+-#define BGMAC_RX_ALLOC_SIZE			(SKB_DATA_ALIGN(BGMAC_RX_BUF_SIZE) + \
++#define BGMAC_RX_ALLOC_SIZE			(SKB_DATA_ALIGN(BGMAC_RX_BUF_SIZE + BGMAC_RX_BUF_OFFSET) + \
+ 						 SKB_DATA_ALIGN(sizeof(struct skb_shared_info)))
+ 
+ #define BGMAC_BFL_ENETROBO			0x0010		/* has ephy roboswitch spi */
diff --git a/target/linux/generic/patches-4.0/072-07-bgmac-simplify-rx-DMA-error-handling.patch b/target/linux/generic/patches-4.0/072-07-bgmac-simplify-rx-DMA-error-handling.patch
new file mode 100644
index 0000000..2ca9d10
--- /dev/null
+++ b/target/linux/generic/patches-4.0/072-07-bgmac-simplify-rx-DMA-error-handling.patch
@@ -0,0 +1,130 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Date: Sun, 12 Apr 2015 22:23:07 +0200
+Subject: [PATCH] bgmac: simplify/optimize rx DMA error handling
+
+Allocate a new buffer before processing the completed one. If allocation
+fails, reuse the old buffer.
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+---
+
+--- a/drivers/net/ethernet/broadcom/bgmac.c
++++ b/drivers/net/ethernet/broadcom/bgmac.c
+@@ -386,6 +386,19 @@ static void bgmac_dma_rx_setup_desc(stru
+ 	dma_desc->ctl1 = cpu_to_le32(ctl1);
+ }
+ 
++static void bgmac_dma_rx_poison_buf(struct device *dma_dev,
++				    struct bgmac_slot_info *slot)
++{
++	struct bgmac_rx_header *rx = slot->buf + BGMAC_RX_BUF_OFFSET;
++
++	dma_sync_single_for_cpu(dma_dev, slot->dma_addr, BGMAC_RX_BUF_SIZE,
++				DMA_FROM_DEVICE);
++	rx->len = cpu_to_le16(0xdead);
++	rx->flags = cpu_to_le16(0xbeef);
++	dma_sync_single_for_device(dma_dev, slot->dma_addr, BGMAC_RX_BUF_SIZE,
++				   DMA_FROM_DEVICE);
++}
++
+ static int bgmac_dma_rx_read(struct bgmac *bgmac, struct bgmac_dma_ring *ring,
+ 			     int weight)
+ {
+@@ -406,53 +419,35 @@ static int bgmac_dma_rx_read(struct bgma
+ 		struct bgmac_rx_header *rx = slot->buf + BGMAC_RX_BUF_OFFSET;
+ 		struct sk_buff *skb;
+ 		void *buf = slot->buf;
++		dma_addr_t dma_addr = slot->dma_addr;
+ 		u16 len, flags;
+ 
+-		/* Unmap buffer to make it accessible to the CPU */
+-		dma_sync_single_for_cpu(dma_dev, slot->dma_addr,
+-					BGMAC_RX_BUF_SIZE, DMA_FROM_DEVICE);
+-
+-		/* Get info from the header */
+-		len = le16_to_cpu(rx->len);
+-		flags = le16_to_cpu(rx->flags);
+-
+ 		do {
+-			dma_addr_t old_dma_addr = slot->dma_addr;
+-			int err;
++			/* Prepare new skb as replacement */
++			if (bgmac_dma_rx_skb_for_slot(bgmac, slot)) {
++				bgmac_dma_rx_poison_buf(dma_dev, slot);
++				break;
++			}
++
++			/* Unmap buffer to make it accessible to the CPU */
++			dma_unmap_single(dma_dev, dma_addr,
++					 BGMAC_RX_BUF_SIZE, DMA_FROM_DEVICE);
++
++			/* Get info from the header */
++			len = le16_to_cpu(rx->len);
++			flags = le16_to_cpu(rx->flags);
+ 
+ 			/* Check for poison and drop or pass the packet */
+ 			if (len == 0xdead && flags == 0xbeef) {
+ 				bgmac_err(bgmac, "Found poisoned packet at slot %d, DMA issue!\n",
+ 					  ring->start);
+-				dma_sync_single_for_device(dma_dev,
+-							   slot->dma_addr,
+-							   BGMAC_RX_BUF_SIZE,
+-							   DMA_FROM_DEVICE);
++				put_page(virt_to_head_page(buf));
+ 				break;
+ 			}
+ 
+ 			/* Omit CRC. */
+ 			len -= ETH_FCS_LEN;
+ 
+-			/* Prepare new skb as replacement */
+-			err = bgmac_dma_rx_skb_for_slot(bgmac, slot);
+-			if (err) {
+-				/* Poison the old skb */
+-				rx->len = cpu_to_le16(0xdead);
+-				rx->flags = cpu_to_le16(0xbeef);
+-
+-				dma_sync_single_for_device(dma_dev,
+-							   slot->dma_addr,
+-							   BGMAC_RX_BUF_SIZE,
+-							   DMA_FROM_DEVICE);
+-				break;
+-			}
+-			bgmac_dma_rx_setup_desc(bgmac, ring, ring->start);
+-
+-			/* Unmap old skb, we'll pass it to the netfif */
+-			dma_unmap_single(dma_dev, old_dma_addr,
+-					 BGMAC_RX_BUF_SIZE, DMA_FROM_DEVICE);
+-
+ 			skb = build_skb(buf, BGMAC_RX_ALLOC_SIZE);
+ 			skb_put(skb, BGMAC_RX_FRAME_OFFSET +
+ 				BGMAC_RX_BUF_OFFSET + len);
+@@ -465,6 +460,8 @@ static int bgmac_dma_rx_read(struct bgma
+ 			handled++;
+ 		} while (0);
+ 
++		bgmac_dma_rx_setup_desc(bgmac, ring, ring->start);
++
+ 		if (++ring->start >= BGMAC_RX_RING_SLOTS)
+ 			ring->start = 0;
+ 
+@@ -532,14 +529,14 @@ static void bgmac_dma_rx_ring_free(struc
+ 
+ 	for (i = 0; i < ring->num_slots; i++) {
+ 		slot = &ring->slots[i];
+-		if (!slot->buf)
++		if (!slot->dma_addr)
+ 			continue;
+ 
+-		if (slot->dma_addr)
+-			dma_unmap_single(dma_dev, slot->dma_addr,
+-					 BGMAC_RX_BUF_SIZE,
+-					 DMA_FROM_DEVICE);
++		dma_unmap_single(dma_dev, slot->dma_addr,
++				 BGMAC_RX_BUF_SIZE,
++				 DMA_FROM_DEVICE);
+ 		put_page(virt_to_head_page(slot->buf));
++		slot->dma_addr = 0;
+ 	}
+ }
+ 
diff --git a/target/linux/generic/patches-4.0/072-08-bgmac-add-check-for-oversized-packets.patch b/target/linux/generic/patches-4.0/072-08-bgmac-add-check-for-oversized-packets.patch
new file mode 100644
index 0000000..705aa2d
--- /dev/null
+++ b/target/linux/generic/patches-4.0/072-08-bgmac-add-check-for-oversized-packets.patch
@@ -0,0 +1,27 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Date: Sun, 12 Apr 2015 22:28:20 +0200
+Subject: [PATCH] bgmac: add check for oversized packets
+
+In very rare cases, the MAC can catch an internal buffer that is bigger
+than it's supposed to be. Instead of crashing the kernel, simply pass
+the buffer back to the hardware
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+---
+
+--- a/drivers/net/ethernet/broadcom/bgmac.c
++++ b/drivers/net/ethernet/broadcom/bgmac.c
+@@ -445,6 +445,13 @@ static int bgmac_dma_rx_read(struct bgma
+ 				break;
+ 			}
+ 
++			if (len > BGMAC_RX_ALLOC_SIZE) {
++				bgmac_err(bgmac, "Found oversized packet at slot %d, DMA issue!\n",
++					  ring->start);
++				put_page(virt_to_head_page(buf));
++				break;
++			}
++
+ 			/* Omit CRC. */
+ 			len -= ETH_FCS_LEN;
+ 
diff --git a/target/linux/generic/patches-4.0/072-09-bgmac-increase-rx-ring-size-from-511-to-512.patch b/target/linux/generic/patches-4.0/072-09-bgmac-increase-rx-ring-size-from-511-to-512.patch
new file mode 100644
index 0000000..4888cc3
--- /dev/null
+++ b/target/linux/generic/patches-4.0/072-09-bgmac-increase-rx-ring-size-from-511-to-512.patch
@@ -0,0 +1,23 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Date: Sun, 12 Apr 2015 22:36:16 +0200
+Subject: [PATCH] bgmac: increase rx ring size from 511 to 512
+
+Limiting it to 511 looks like a failed attempt at leaving one descriptor
+empty to allow the hardware to stop processing a buffer that has not
+been prepared yet. However, this doesn't work because this affects the
+total ring size as well
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+---
+
+--- a/drivers/net/ethernet/broadcom/bgmac.h
++++ b/drivers/net/ethernet/broadcom/bgmac.h
+@@ -356,7 +356,7 @@
+ #define BGMAC_MAX_RX_RINGS			1
+ 
+ #define BGMAC_TX_RING_SLOTS			128
+-#define BGMAC_RX_RING_SLOTS			512 - 1		/* Why -1? Well, Broadcom does that... */
++#define BGMAC_RX_RING_SLOTS			512
+ 
+ #define BGMAC_RX_HEADER_LEN			28		/* Last 24 bytes are unused. Well... */
+ #define BGMAC_RX_FRAME_OFFSET			30		/* There are 2 unused bytes between header and real data */
diff --git a/target/linux/generic/patches-4.0/072-10-bgmac-simplify-dma-init-cleanup.patch b/target/linux/generic/patches-4.0/072-10-bgmac-simplify-dma-init-cleanup.patch
new file mode 100644
index 0000000..f8d7921
--- /dev/null
+++ b/target/linux/generic/patches-4.0/072-10-bgmac-simplify-dma-init-cleanup.patch
@@ -0,0 +1,184 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Date: Sun, 12 Apr 2015 23:19:32 +0200
+Subject: [PATCH] bgmac: simplify dma init/cleanup
+
+Instead of allocating buffers at device init time and initializing
+descriptors at device open, do both at the same time (during open).
+Free all buffers when closing the device.
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+---
+
+--- a/drivers/net/ethernet/broadcom/bgmac.c
++++ b/drivers/net/ethernet/broadcom/bgmac.c
+@@ -562,18 +562,26 @@ static void bgmac_dma_ring_desc_free(str
+ 			  ring->dma_base);
+ }
+ 
+-static void bgmac_dma_free(struct bgmac *bgmac)
++static void bgmac_dma_cleanup(struct bgmac *bgmac)
+ {
+ 	int i;
+ 
+-	for (i = 0; i < BGMAC_MAX_TX_RINGS; i++) {
++	for (i = 0; i < BGMAC_MAX_TX_RINGS; i++)
+ 		bgmac_dma_tx_ring_free(bgmac, &bgmac->tx_ring[i]);
+-		bgmac_dma_ring_desc_free(bgmac, &bgmac->tx_ring[i]);
+-	}
+-	for (i = 0; i < BGMAC_MAX_RX_RINGS; i++) {
++
++	for (i = 0; i < BGMAC_MAX_RX_RINGS; i++)
+ 		bgmac_dma_rx_ring_free(bgmac, &bgmac->rx_ring[i]);
++}
++
++static void bgmac_dma_free(struct bgmac *bgmac)
++{
++	int i;
++
++	for (i = 0; i < BGMAC_MAX_TX_RINGS; i++)
++		bgmac_dma_ring_desc_free(bgmac, &bgmac->tx_ring[i]);
++
++	for (i = 0; i < BGMAC_MAX_RX_RINGS; i++)
+ 		bgmac_dma_ring_desc_free(bgmac, &bgmac->rx_ring[i]);
+-	}
+ }
+ 
+ static int bgmac_dma_alloc(struct bgmac *bgmac)
+@@ -621,8 +629,6 @@ static int bgmac_dma_alloc(struct bgmac
+ 	}
+ 
+ 	for (i = 0; i < BGMAC_MAX_RX_RINGS; i++) {
+-		int j;
+-
+ 		ring = &bgmac->rx_ring[i];
+ 		ring->num_slots = BGMAC_RX_RING_SLOTS;
+ 		ring->mmio_base = ring_base[i];
+@@ -645,15 +651,6 @@ static int bgmac_dma_alloc(struct bgmac
+ 			ring->index_base = lower_32_bits(ring->dma_base);
+ 		else
+ 			ring->index_base = 0;
+-
+-		/* Alloc RX slots */
+-		for (j = 0; j < ring->num_slots; j++) {
+-			err = bgmac_dma_rx_skb_for_slot(bgmac, &ring->slots[j]);
+-			if (err) {
+-				bgmac_err(bgmac, "Can't allocate skb for slot in RX ring\n");
+-				goto err_dma_free;
+-			}
+-		}
+ 	}
+ 
+ 	return 0;
+@@ -663,10 +660,10 @@ err_dma_free:
+ 	return -ENOMEM;
+ }
+ 
+-static void bgmac_dma_init(struct bgmac *bgmac)
++static int bgmac_dma_init(struct bgmac *bgmac)
+ {
+ 	struct bgmac_dma_ring *ring;
+-	int i;
++	int i, err;
+ 
+ 	for (i = 0; i < BGMAC_MAX_TX_RINGS; i++) {
+ 		ring = &bgmac->tx_ring[i];
+@@ -698,8 +695,13 @@ static void bgmac_dma_init(struct bgmac
+ 		if (ring->unaligned)
+ 			bgmac_dma_rx_enable(bgmac, ring);
+ 
+-		for (j = 0; j < ring->num_slots; j++)
++		for (j = 0; j < ring->num_slots; j++) {
++			err = bgmac_dma_rx_skb_for_slot(bgmac, &ring->slots[j]);
++			if (err)
++				goto error;
++
+ 			bgmac_dma_rx_setup_desc(bgmac, ring, j);
++		}
+ 
+ 		bgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_RX_INDEX,
+ 			    ring->index_base +
+@@ -708,6 +710,12 @@ static void bgmac_dma_init(struct bgmac
+ 		ring->start = 0;
+ 		ring->end = 0;
+ 	}
++
++	return 0;
++
++error:
++	bgmac_dma_cleanup(bgmac);
++	return err;
+ }
+ 
+ /**************************************************
+@@ -1183,11 +1191,8 @@ static void bgmac_enable(struct bgmac *b
+ }
+ 
+ /* http://bcm-v4.sipsolutions.net/mac-gbit/gmac/chipinit */
+-static void bgmac_chip_init(struct bgmac *bgmac, bool full_init)
++static void bgmac_chip_init(struct bgmac *bgmac)
+ {
+-	struct bgmac_dma_ring *ring;
+-	int i;
+-
+ 	/* 1 interrupt per received frame */
+ 	bgmac_write(bgmac, BGMAC_INT_RECV_LAZY, 1 << BGMAC_IRL_FC_SHIFT);
+ 
+@@ -1205,16 +1210,7 @@ static void bgmac_chip_init(struct bgmac
+ 
+ 	bgmac_write(bgmac, BGMAC_RXMAX_LENGTH, 32 + ETHER_MAX_LEN);
+ 
+-	if (full_init) {
+-		bgmac_dma_init(bgmac);
+-		if (1) /* FIXME: is there any case we don't want IRQs? */
+-			bgmac_chip_intrs_on(bgmac);
+-	} else {
+-		for (i = 0; i < BGMAC_MAX_RX_RINGS; i++) {
+-			ring = &bgmac->rx_ring[i];
+-			bgmac_dma_rx_enable(bgmac, ring);
+-		}
+-	}
++	bgmac_chip_intrs_on(bgmac);
+ 
+ 	bgmac_enable(bgmac);
+ }
+@@ -1274,23 +1270,27 @@ static int bgmac_open(struct net_device
+ 	int err = 0;
+ 
+ 	bgmac_chip_reset(bgmac);
++
++	err = bgmac_dma_init(bgmac);
++	if (err)
++		return err;
++
+ 	/* Specs say about reclaiming rings here, but we do that in DMA init */
+-	bgmac_chip_init(bgmac, true);
++	bgmac_chip_init(bgmac);
+ 
+ 	err = request_irq(bgmac->core->irq, bgmac_interrupt, IRQF_SHARED,
+ 			  KBUILD_MODNAME, net_dev);
+ 	if (err < 0) {
+ 		bgmac_err(bgmac, "IRQ request error: %d!\n", err);
+-		goto err_out;
++		bgmac_dma_cleanup(bgmac);
++		return err;
+ 	}
+ 	napi_enable(&bgmac->napi);
+ 
+ 	phy_start(bgmac->phy_dev);
+ 
+ 	netif_carrier_on(net_dev);
+-
+-err_out:
+-	return err;
++	return 0;
+ }
+ 
+ static int bgmac_stop(struct net_device *net_dev)
+@@ -1306,6 +1306,7 @@ static int bgmac_stop(struct net_device
+ 	free_irq(bgmac->core->irq, net_dev);
+ 
+ 	bgmac_chip_reset(bgmac);
++	bgmac_dma_cleanup(bgmac);
+ 
+ 	return 0;
+ }
diff --git a/target/linux/generic/patches-4.0/072-11-bgmac-fix-DMA-rx-corruption.patch b/target/linux/generic/patches-4.0/072-11-bgmac-fix-DMA-rx-corruption.patch
new file mode 100644
index 0000000..2e670d8
--- /dev/null
+++ b/target/linux/generic/patches-4.0/072-11-bgmac-fix-DMA-rx-corruption.patch
@@ -0,0 +1,88 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Date: Sun, 12 Apr 2015 11:59:47 +0200
+Subject: [PATCH] bgmac: fix DMA rx corruption
+
+The driver needs to inform the hardware about the first invalid (not yet
+filled) rx slot, by writing its DMA descriptor pointer offset to the
+BGMAC_DMA_RX_INDEX register.
+
+This register was set to a value exceeding the rx ring size, effectively
+allowing the hardware constant access to the full ring, regardless of
+which slots are initialized.
+
+To fix this issue, always mark the last filled rx slot as invalid.
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+---
+
+--- a/drivers/net/ethernet/broadcom/bgmac.c
++++ b/drivers/net/ethernet/broadcom/bgmac.c
+@@ -366,6 +366,16 @@ static int bgmac_dma_rx_skb_for_slot(str
+ 	return 0;
+ }
+ 
++static void bgmac_dma_rx_update_index(struct bgmac *bgmac,
++				      struct bgmac_dma_ring *ring)
++{
++	wmb();
++
++	bgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_RX_INDEX,
++		    ring->index_base +
++		    ring->end * sizeof(struct bgmac_dma_desc));
++}
++
+ static void bgmac_dma_rx_setup_desc(struct bgmac *bgmac,
+ 				    struct bgmac_dma_ring *ring, int desc_idx)
+ {
+@@ -384,6 +394,8 @@ static void bgmac_dma_rx_setup_desc(stru
+ 	dma_desc->addr_high = cpu_to_le32(upper_32_bits(ring->slots[desc_idx].dma_addr));
+ 	dma_desc->ctl0 = cpu_to_le32(ctl0);
+ 	dma_desc->ctl1 = cpu_to_le32(ctl1);
++
++	ring->end = desc_idx;
+ }
+ 
+ static void bgmac_dma_rx_poison_buf(struct device *dma_dev,
+@@ -411,9 +423,7 @@ static int bgmac_dma_rx_read(struct bgma
+ 	end_slot &= BGMAC_DMA_RX_STATDPTR;
+ 	end_slot /= sizeof(struct bgmac_dma_desc);
+ 
+-	ring->end = end_slot;
+-
+-	while (ring->start != ring->end) {
++	while (ring->start != end_slot) {
+ 		struct device *dma_dev = bgmac->core->dma_dev;
+ 		struct bgmac_slot_info *slot = &ring->slots[ring->start];
+ 		struct bgmac_rx_header *rx = slot->buf + BGMAC_RX_BUF_OFFSET;
+@@ -476,6 +486,8 @@ static int bgmac_dma_rx_read(struct bgma
+ 			break;
+ 	}
+ 
++	bgmac_dma_rx_update_index(bgmac, ring);
++
+ 	return handled;
+ }
+ 
+@@ -695,6 +707,8 @@ static int bgmac_dma_init(struct bgmac *
+ 		if (ring->unaligned)
+ 			bgmac_dma_rx_enable(bgmac, ring);
+ 
++		ring->start = 0;
++		ring->end = 0;
+ 		for (j = 0; j < ring->num_slots; j++) {
+ 			err = bgmac_dma_rx_skb_for_slot(bgmac, &ring->slots[j]);
+ 			if (err)
+@@ -703,12 +717,7 @@ static int bgmac_dma_init(struct bgmac *
+ 			bgmac_dma_rx_setup_desc(bgmac, ring, j);
+ 		}
+ 
+-		bgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_RX_INDEX,
+-			    ring->index_base +
+-			    ring->num_slots * sizeof(struct bgmac_dma_desc));
+-
+-		ring->start = 0;
+-		ring->end = 0;
++		bgmac_dma_rx_update_index(bgmac, ring);
+ 	}
+ 
+ 	return 0;
diff --git a/target/linux/generic/patches-4.0/072-12-bgmac-drop-ring-num_slots.patch b/target/linux/generic/patches-4.0/072-12-bgmac-drop-ring-num_slots.patch
new file mode 100644
index 0000000..4cd2e3f
--- /dev/null
+++ b/target/linux/generic/patches-4.0/072-12-bgmac-drop-ring-num_slots.patch
@@ -0,0 +1,132 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Date: Sun, 12 Apr 2015 23:28:38 +0200
+Subject: [PATCH] bgmac: drop ring->num_slots
+
+The ring size is always known at compile time, so make the code a bit
+more efficient
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+---
+
+--- a/drivers/net/ethernet/broadcom/bgmac.c
++++ b/drivers/net/ethernet/broadcom/bgmac.c
+@@ -123,7 +123,7 @@ bgmac_dma_tx_add_buf(struct bgmac *bgmac
+ 	struct bgmac_dma_desc *dma_desc;
+ 	u32 ctl1;
+ 
+-	if (i == ring->num_slots - 1)
++	if (i == BGMAC_TX_RING_SLOTS - 1)
+ 		ctl0 |= BGMAC_DESC_CTL0_EOT;
+ 
+ 	ctl1 = len & BGMAC_DESC_CTL1_LEN;
+@@ -382,7 +382,7 @@ static void bgmac_dma_rx_setup_desc(stru
+ 	struct bgmac_dma_desc *dma_desc = ring->cpu_base + desc_idx;
+ 	u32 ctl0 = 0, ctl1 = 0;
+ 
+-	if (desc_idx == ring->num_slots - 1)
++	if (desc_idx == BGMAC_RX_RING_SLOTS - 1)
+ 		ctl0 |= BGMAC_DESC_CTL0_EOT;
+ 	ctl1 |= BGMAC_RX_BUF_SIZE & BGMAC_DESC_CTL1_LEN;
+ 	/* Is there any BGMAC device that requires extension? */
+@@ -521,7 +521,7 @@ static void bgmac_dma_tx_ring_free(struc
+ 	struct bgmac_slot_info *slot;
+ 	int i;
+ 
+-	for (i = 0; i < ring->num_slots; i++) {
++	for (i = 0; i < BGMAC_TX_RING_SLOTS; i++) {
+ 		int len = dma_desc[i].ctl1 & BGMAC_DESC_CTL1_LEN;
+ 
+ 		slot = &ring->slots[i];
+@@ -546,7 +546,7 @@ static void bgmac_dma_rx_ring_free(struc
+ 	struct bgmac_slot_info *slot;
+ 	int i;
+ 
+-	for (i = 0; i < ring->num_slots; i++) {
++	for (i = 0; i < BGMAC_RX_RING_SLOTS; i++) {
+ 		slot = &ring->slots[i];
+ 		if (!slot->dma_addr)
+ 			continue;
+@@ -560,7 +560,8 @@ static void bgmac_dma_rx_ring_free(struc
+ }
+ 
+ static void bgmac_dma_ring_desc_free(struct bgmac *bgmac,
+-				     struct bgmac_dma_ring *ring)
++				     struct bgmac_dma_ring *ring,
++				     int num_slots)
+ {
+ 	struct device *dma_dev = bgmac->core->dma_dev;
+ 	int size;
+@@ -569,7 +570,7 @@ static void bgmac_dma_ring_desc_free(str
+ 	    return;
+ 
+ 	/* Free ring of descriptors */
+-	size = ring->num_slots * sizeof(struct bgmac_dma_desc);
++	size = num_slots * sizeof(struct bgmac_dma_desc);
+ 	dma_free_coherent(dma_dev, size, ring->cpu_base,
+ 			  ring->dma_base);
+ }
+@@ -590,10 +591,12 @@ static void bgmac_dma_free(struct bgmac
+ 	int i;
+ 
+ 	for (i = 0; i < BGMAC_MAX_TX_RINGS; i++)
+-		bgmac_dma_ring_desc_free(bgmac, &bgmac->tx_ring[i]);
++		bgmac_dma_ring_desc_free(bgmac, &bgmac->tx_ring[i],
++					 BGMAC_TX_RING_SLOTS);
+ 
+ 	for (i = 0; i < BGMAC_MAX_RX_RINGS; i++)
+-		bgmac_dma_ring_desc_free(bgmac, &bgmac->rx_ring[i]);
++		bgmac_dma_ring_desc_free(bgmac, &bgmac->rx_ring[i],
++					 BGMAC_RX_RING_SLOTS);
+ }
+ 
+ static int bgmac_dma_alloc(struct bgmac *bgmac)
+@@ -616,11 +619,10 @@ static int bgmac_dma_alloc(struct bgmac
+ 
+ 	for (i = 0; i < BGMAC_MAX_TX_RINGS; i++) {
+ 		ring = &bgmac->tx_ring[i];
+-		ring->num_slots = BGMAC_TX_RING_SLOTS;
+ 		ring->mmio_base = ring_base[i];
+ 
+ 		/* Alloc ring of descriptors */
+-		size = ring->num_slots * sizeof(struct bgmac_dma_desc);
++		size = BGMAC_TX_RING_SLOTS * sizeof(struct bgmac_dma_desc);
+ 		ring->cpu_base = dma_zalloc_coherent(dma_dev, size,
+ 						     &ring->dma_base,
+ 						     GFP_KERNEL);
+@@ -642,11 +644,10 @@ static int bgmac_dma_alloc(struct bgmac
+ 
+ 	for (i = 0; i < BGMAC_MAX_RX_RINGS; i++) {
+ 		ring = &bgmac->rx_ring[i];
+-		ring->num_slots = BGMAC_RX_RING_SLOTS;
+ 		ring->mmio_base = ring_base[i];
+ 
+ 		/* Alloc ring of descriptors */
+-		size = ring->num_slots * sizeof(struct bgmac_dma_desc);
++		size = BGMAC_RX_RING_SLOTS * sizeof(struct bgmac_dma_desc);
+ 		ring->cpu_base = dma_zalloc_coherent(dma_dev, size,
+ 						     &ring->dma_base,
+ 						     GFP_KERNEL);
+@@ -709,7 +710,7 @@ static int bgmac_dma_init(struct bgmac *
+ 
+ 		ring->start = 0;
+ 		ring->end = 0;
+-		for (j = 0; j < ring->num_slots; j++) {
++		for (j = 0; j < BGMAC_RX_RING_SLOTS; j++) {
+ 			err = bgmac_dma_rx_skb_for_slot(bgmac, &ring->slots[j]);
+ 			if (err)
+ 				goto error;
+--- a/drivers/net/ethernet/broadcom/bgmac.h
++++ b/drivers/net/ethernet/broadcom/bgmac.h
+@@ -419,11 +419,10 @@ struct bgmac_dma_ring {
+ 	u32 start;
+ 	u32 end;
+ 
+-	u16 num_slots;
+-	u16 mmio_base;
+ 	struct bgmac_dma_desc *cpu_base;
+ 	dma_addr_t dma_base;
+ 	u32 index_base; /* Used for unaligned rings only, otherwise 0 */
++	u16 mmio_base;
+ 	bool unaligned;
+ 
+ 	struct bgmac_slot_info slots[BGMAC_RX_RING_SLOTS];
diff --git a/target/linux/generic/patches-4.0/072-13-bgmac-fix-MAC-soft-reset-bit-for-corerev-4.patch b/target/linux/generic/patches-4.0/072-13-bgmac-fix-MAC-soft-reset-bit-for-corerev-4.patch
new file mode 100644
index 0000000..a3d9fd6
--- /dev/null
+++ b/target/linux/generic/patches-4.0/072-13-bgmac-fix-MAC-soft-reset-bit-for-corerev-4.patch
@@ -0,0 +1,24 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Date: Mon, 13 Apr 2015 15:54:04 +0200
+Subject: [PATCH] bgmac: fix MAC soft-reset bit for corerev > 4
+
+Only core revisions older than 4 use BGMAC_CMDCFG_SR_REV0
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+---
+
+--- a/drivers/net/ethernet/broadcom/bgmac.h
++++ b/drivers/net/ethernet/broadcom/bgmac.h
+@@ -198,9 +198,9 @@
+ #define  BGMAC_CMDCFG_TAI			0x00000200
+ #define  BGMAC_CMDCFG_HD			0x00000400	/* Set if in half duplex mode */
+ #define  BGMAC_CMDCFG_HD_SHIFT			10
+-#define  BGMAC_CMDCFG_SR_REV0			0x00000800	/* Set to reset mode, for other revs */
+-#define  BGMAC_CMDCFG_SR_REV4			0x00002000	/* Set to reset mode, only for core rev 4 */
+-#define  BGMAC_CMDCFG_SR(rev)  ((rev == 4) ? BGMAC_CMDCFG_SR_REV4 : BGMAC_CMDCFG_SR_REV0)
++#define  BGMAC_CMDCFG_SR_REV0			0x00000800	/* Set to reset mode, for core rev 0-3 */
++#define  BGMAC_CMDCFG_SR_REV4			0x00002000	/* Set to reset mode, for core rev >= 4 */
++#define  BGMAC_CMDCFG_SR(rev)  ((rev >= 4) ? BGMAC_CMDCFG_SR_REV4 : BGMAC_CMDCFG_SR_REV0)
+ #define  BGMAC_CMDCFG_ML			0x00008000	/* Set to activate mac loopback mode */
+ #define  BGMAC_CMDCFG_AE			0x00400000
+ #define  BGMAC_CMDCFG_CFE			0x00800000
diff --git a/target/linux/generic/patches-4.0/072-14-bgmac-reset-all-4-GMAC-cores-on-init.patch b/target/linux/generic/patches-4.0/072-14-bgmac-reset-all-4-GMAC-cores-on-init.patch
new file mode 100644
index 0000000..2a913a6
--- /dev/null
+++ b/target/linux/generic/patches-4.0/072-14-bgmac-reset-all-4-GMAC-cores-on-init.patch
@@ -0,0 +1,28 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Date: Mon, 13 Apr 2015 15:56:26 +0200
+Subject: [PATCH] bgmac: reset all 4 GMAC cores on init
+
+On a BCM4709 based device, I found that GMAC cores may be enabled at
+probe time, but only become usable after a full reset.
+Disable cores before re-enabling them to ensure that they are properly
+reset.
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+---
+
+--- a/drivers/net/ethernet/broadcom/bgmac.c
++++ b/drivers/net/ethernet/broadcom/bgmac.c
+@@ -1623,8 +1623,11 @@ static int bgmac_probe(struct bcma_devic
+ 			ns_core = bcma_find_core_unit(core->bus,
+ 						      BCMA_CORE_MAC_GBIT,
+ 						      ns_gmac);
+-			if (ns_core && !bcma_core_is_enabled(ns_core))
+-				bcma_core_enable(ns_core, 0);
++			if (!ns_core)
++				continue;
++
++			bcma_core_disable(ns_core, 0);
++			bcma_core_enable(ns_core, 0);
+ 		}
+ 	}
+ 
diff --git a/target/linux/generic/patches-4.0/072-15-bgmac-fix-requests-for-extra-polling-calls-from-NAPI.patch b/target/linux/generic/patches-4.0/072-15-bgmac-fix-requests-for-extra-polling-calls-from-NAPI.patch
new file mode 100644
index 0000000..62e9379
--- /dev/null
+++ b/target/linux/generic/patches-4.0/072-15-bgmac-fix-requests-for-extra-polling-calls-from-NAPI.patch
@@ -0,0 +1,30 @@
+From 047f89922c6381432501f248d08226ff9adc4ee3 Mon Sep 17 00:00:00 2001
+From: =?UTF-8?q?Rafa=C5=82=20Mi=C5=82ecki?= <zajec5@gmail.com>
+Date: Thu, 23 Apr 2015 20:45:25 +0200
+Subject: [PATCH][FIX 4.1] bgmac: fix requests for extra polling calls from
+ NAPI
+MIME-Version: 1.0
+Content-Type: text/plain; charset=UTF-8
+Content-Transfer-Encoding: 8bit
+
+After d75b1ade567f ("net: less interrupt masking in NAPI") polling
+function has to return whole budget when it wants NAPI to call it again.
+
+Signed-off-by: Rafał Miłecki <zajec5@gmail.com>
+Cc: Felix Fietkau <nbd@openwrt.org>
+Fixes: eb64e2923a886 ("bgmac: leave interrupts disabled as long as there is work to do")
+---
+ drivers/net/ethernet/broadcom/bgmac.c | 2 +-
+ 1 file changed, 1 insertion(+), 1 deletion(-)
+
+--- a/drivers/net/ethernet/broadcom/bgmac.c
++++ b/drivers/net/ethernet/broadcom/bgmac.c
+@@ -1260,7 +1260,7 @@ static int bgmac_poll(struct napi_struct
+ 
+ 	/* Poll again if more events arrived in the meantime */
+ 	if (bgmac_read(bgmac, BGMAC_INT_STATUS) & (BGMAC_IS_TX0 | BGMAC_IS_RX))
+-		return handled;
++		return weight;
+ 
+ 	if (handled < weight) {
+ 		napi_complete(napi);
diff --git a/target/linux/generic/patches-4.0/073-pppoe-Use-workqueue-to-die-properly-when-a-PADT-is-r.patch b/target/linux/generic/patches-4.0/073-pppoe-Use-workqueue-to-die-properly-when-a-PADT-is-r.patch
new file mode 100644
index 0000000..de85830
--- /dev/null
+++ b/target/linux/generic/patches-4.0/073-pppoe-Use-workqueue-to-die-properly-when-a-PADT-is-r.patch
@@ -0,0 +1,89 @@
+From: Simon Farnsworth <simon@farnz.org.uk>
+Date: Sun, 1 Mar 2015 10:54:39 +0000
+Subject: [PATCH] pppoe: Use workqueue to die properly when a PADT is received
+
+When a PADT frame is received, the socket may not be in a good state to
+close down the PPP interface. The current implementation handles this by
+simply blocking all further PPP traffic, and hoping that the lack of traffic
+will trigger the user to investigate.
+
+Use schedule_work to get to a process context from which we clear down the
+PPP interface, in a fashion analogous to hangup on a TTY-based PPP
+interface. This causes pppd to disconnect immediately, and allows tools to
+take immediate corrective action.
+
+Note that pppd's rp_pppoe.so plugin has code in it to disable the session
+when it disconnects; however, as a consequence of this patch, the session is
+already disabled before rp_pppoe.so is asked to disable the session. The
+result is a harmless error message:
+
+Failed to disconnect PPPoE socket: 114 Operation already in progress
+
+This message is safe to ignore, as long as the error is 114 Operation
+already in progress; in that specific case, it means that the PPPoE session
+has already been disabled before pppd tried to disable it.
+
+Signed-off-by: Simon Farnsworth <simon@farnz.org.uk>
+Tested-by: Dan Williams <dcbw@redhat.com>
+Tested-by: Christoph Schulz <develop@kristov.de>
+Signed-off-by: David S. Miller <davem@davemloft.net>
+---
+
+--- a/drivers/net/ppp/pppoe.c
++++ b/drivers/net/ppp/pppoe.c
+@@ -455,6 +455,18 @@ out:
+ 	return NET_RX_DROP;
+ }
+ 
++static void pppoe_unbind_sock_work(struct work_struct *work)
++{
++	struct pppox_sock *po = container_of(work, struct pppox_sock,
++					     proto.pppoe.padt_work);
++	struct sock *sk = sk_pppox(po);
++
++	lock_sock(sk);
++	pppox_unbind_sock(sk);
++	release_sock(sk);
++	sock_put(sk);
++}
++
+ /************************************************************************
+  *
+  * Receive a PPPoE Discovery frame.
+@@ -500,7 +512,8 @@ static int pppoe_disc_rcv(struct sk_buff
+ 		}
+ 
+ 		bh_unlock_sock(sk);
+-		sock_put(sk);
++		if (!schedule_work(&po->proto.pppoe.padt_work))
++			sock_put(sk);
+ 	}
+ 
+ abort:
+@@ -613,6 +626,8 @@ static int pppoe_connect(struct socket *
+ 
+ 	lock_sock(sk);
+ 
++	INIT_WORK(&po->proto.pppoe.padt_work, pppoe_unbind_sock_work);
++
+ 	error = -EINVAL;
+ 	if (sp->sa_protocol != PX_PROTO_OE)
+ 		goto end;
+--- a/include/linux/if_pppox.h
++++ b/include/linux/if_pppox.h
+@@ -19,6 +19,7 @@
+ #include <linux/netdevice.h>
+ #include <linux/ppp_channel.h>
+ #include <linux/skbuff.h>
++#include <linux/workqueue.h>
+ #include <uapi/linux/if_pppox.h>
+ 
+ static inline struct pppoe_hdr *pppoe_hdr(const struct sk_buff *skb)
+@@ -32,6 +33,7 @@ struct pppoe_opt {
+ 	struct pppoe_addr	pa;	  /* what this socket is bound to*/
+ 	struct sockaddr_pppox	relay;	  /* what socket data will be
+ 					     relayed to (PPPoE relaying) */
++	struct work_struct      padt_work;/* Work item for handling PADT */
+ };
+ 
+ struct pptp_opt {
diff --git a/target/linux/generic/patches-4.0/091-mtd-spi-nor-add-support-Spansion_S25FL164K b/target/linux/generic/patches-4.0/091-mtd-spi-nor-add-support-Spansion_S25FL164K
new file mode 100644
index 0000000..51d93de
--- /dev/null
+++ b/target/linux/generic/patches-4.0/091-mtd-spi-nor-add-support-Spansion_S25FL164K
@@ -0,0 +1,10 @@
+--- a/drivers/mtd/spi-nor/spi-nor.c
++++ b/drivers/mtd/spi-nor/spi-nor.c
+@@ -598,6 +598,7 @@ static const struct spi_device_id spi_no
+ 	{ "s25fl016k",  INFO(0xef4015,      0,  64 * 1024,  32, SECT_4K) },
+ 	{ "s25fl064k",  INFO(0xef4017,      0,  64 * 1024, 128, SECT_4K) },
+ 	{ "s25fl132k",  INFO(0x014016,      0,  64 * 1024,  64, 0) },
++	{ "s25fl164k",  INFO(0x014017,      0,  64 * 1024, 128, SECT_4K) },
+ 
+ 	/* SST -- large erase sizes are "overlays", "sectors" are 4K */
+ 	{ "sst25vf040b", INFO(0xbf258d, 0, 64 * 1024,  8, SECT_4K | SST_WRITE) },
diff --git a/target/linux/generic/patches-4.0/095-api-fix-compatibility-of-linux-in.h-with-netinet-in..patch b/target/linux/generic/patches-4.0/095-api-fix-compatibility-of-linux-in.h-with-netinet-in..patch
new file mode 100644
index 0000000..d0bea94
--- /dev/null
+++ b/target/linux/generic/patches-4.0/095-api-fix-compatibility-of-linux-in.h-with-netinet-in..patch
@@ -0,0 +1,146 @@
+From 279c6c7fa64f5763e6b9f05e7ab3840092e702e7 Mon Sep 17 00:00:00 2001
+From: Stephen Hemminger <stephen@networkplumber.org>
+Date: Mon, 29 Jun 2015 14:57:48 -1000
+Subject: [PATCH] api: fix compatibility of linux/in.h with netinet/in.h
+
+u
+This fixes breakage to iproute2 build with recent kernel headers
+caused by:
+   commit a263653ed798216c0069922d7b5237ca49436007
+   Author: Pablo Neira Ayuso <pablo@netfilter.org>
+   Date:   Wed Jun 17 10:28:27 2015 -0500
+
+   netfilter: don't pull include/linux/netfilter.h from netns headers
+
+The issue is that definitions in linux/in.h overlap with those
+in netinet/in.h. This patch solves this by introducing the same
+mechanism as was used to solve the same problem with linux/in6.h
+
+Signed-off-by: Stephen Hemminger <stephen@networkplumber.org>
+Signed-off-by: David S. Miller <davem@davemloft.net>
+---
+ include/uapi/linux/in.h          | 16 +++++++++++++---
+ include/uapi/linux/libc-compat.h | 22 ++++++++++++++++++++++
+ 2 files changed, 35 insertions(+), 3 deletions(-)
+
+--- a/include/uapi/linux/in.h
++++ b/include/uapi/linux/in.h
+@@ -19,8 +19,10 @@
+ #define _UAPI_LINUX_IN_H
+ 
+ #include <linux/types.h>
++#include <linux/libc-compat.h>
+ #include <linux/socket.h>
+ 
++#if __UAPI_DEF_IN_IPPROTO
+ /* Standard well-defined IP protocols.  */
+ enum {
+   IPPROTO_IP = 0,		/* Dummy protocol for TCP		*/
+@@ -73,12 +75,14 @@ enum {
+ #define IPPROTO_RAW		IPPROTO_RAW
+   IPPROTO_MAX
+ };
++#endif
+ 
+-
++#if __UAPI_DEF_IN_ADDR
+ /* Internet address. */
+ struct in_addr {
+ 	__be32	s_addr;
+ };
++#endif
+ 
+ #define IP_TOS		1
+ #define IP_TTL		2
+@@ -155,6 +159,7 @@ struct in_addr {
+ 
+ /* Request struct for multicast socket ops */
+ 
++#if __UAPI_DEF_IP_MREQ
+ struct ip_mreq  {
+ 	struct in_addr imr_multiaddr;	/* IP multicast address of group */
+ 	struct in_addr imr_interface;	/* local IP address of interface */
+@@ -206,14 +211,18 @@ struct group_filter {
+ #define GROUP_FILTER_SIZE(numsrc) \
+ 	(sizeof(struct group_filter) - sizeof(struct __kernel_sockaddr_storage) \
+ 	+ (numsrc) * sizeof(struct __kernel_sockaddr_storage))
++#endif
+ 
++#if __UAPI_DEF_IN_PKTINFO
+ struct in_pktinfo {
+ 	int		ipi_ifindex;
+ 	struct in_addr	ipi_spec_dst;
+ 	struct in_addr	ipi_addr;
+ };
++#endif
+ 
+ /* Structure describing an Internet (IP) socket address. */
++#if  __UAPI_DEF_SOCKADDR_IN
+ #define __SOCK_SIZE__	16		/* sizeof(struct sockaddr)	*/
+ struct sockaddr_in {
+   __kernel_sa_family_t	sin_family;	/* Address family		*/
+@@ -225,8 +234,9 @@ struct sockaddr_in {
+ 			sizeof(unsigned short int) - sizeof(struct in_addr)];
+ };
+ #define sin_zero	__pad		/* for BSD UNIX comp. -FvK	*/
++#endif
+ 
+-
++#if __UAPI_DEF_IN_CLASS
+ /*
+  * Definitions of the bits in an Internet address integer.
+  * On subnets, host and network parts are found according
+@@ -277,7 +287,7 @@ struct sockaddr_in {
+ #define INADDR_ALLHOSTS_GROUP 	0xe0000001U	/* 224.0.0.1   */
+ #define INADDR_ALLRTRS_GROUP    0xe0000002U	/* 224.0.0.2 */
+ #define INADDR_MAX_LOCAL_GROUP  0xe00000ffU	/* 224.0.0.255 */
+-
++#endif
+ 
+ /* <asm/byteorder.h> contains the htonl type stuff.. */
+ #include <asm/byteorder.h> 
+--- a/include/uapi/linux/libc-compat.h
++++ b/include/uapi/linux/libc-compat.h
+@@ -56,6 +56,13 @@
+ 
+ /* GLIBC headers included first so don't define anything
+  * that would already be defined. */
++#define __UAPI_DEF_IN_ADDR		0
++#define __UAPI_DEF_IN_IPPROTO		0
++#define __UAPI_DEF_IN_PKTINFO		0
++#define __UAPI_DEF_IP_MREQ		0
++#define __UAPI_DEF_SOCKADDR_IN		0
++#define __UAPI_DEF_IN_CLASS		0
++
+ #define __UAPI_DEF_IN6_ADDR		0
+ /* The exception is the in6_addr macros which must be defined
+  * if the glibc code didn't define them. This guard matches
+@@ -78,6 +85,13 @@
+ /* Linux headers included first, and we must define everything
+  * we need. The expectation is that glibc will check the
+  * __UAPI_DEF_* defines and adjust appropriately. */
++#define __UAPI_DEF_IN_ADDR		1
++#define __UAPI_DEF_IN_IPPROTO		1
++#define __UAPI_DEF_IN_PKTINFO		1
++#define __UAPI_DEF_IP_MREQ		1
++#define __UAPI_DEF_SOCKADDR_IN		1
++#define __UAPI_DEF_IN_CLASS		1
++
+ #define __UAPI_DEF_IN6_ADDR		1
+ /* We unconditionally define the in6_addr macros and glibc must
+  * coordinate. */
+@@ -103,6 +117,14 @@
+  * that we need. */
+ #else /* !defined(__GLIBC__) */
+ 
++/* Definitions for in.h */
++#define __UAPI_DEF_IN_ADDR		1
++#define __UAPI_DEF_IN_IPPROTO		1
++#define __UAPI_DEF_IN_PKTINFO		1
++#define __UAPI_DEF_IP_MREQ		1
++#define __UAPI_DEF_SOCKADDR_IN		1
++#define __UAPI_DEF_IN_CLASS		1
++
+ /* Definitions for in6.h */
+ #define __UAPI_DEF_IN6_ADDR		1
+ #define __UAPI_DEF_IN6_ADDR_ALT		1
diff --git a/target/linux/generic/patches-4.0/100-pppoe-drop-pppoe-device-in-pppoe_unbind_sock_work.patch b/target/linux/generic/patches-4.0/100-pppoe-drop-pppoe-device-in-pppoe_unbind_sock_work.patch
new file mode 100644
index 0000000..c461b3e
--- /dev/null
+++ b/target/linux/generic/patches-4.0/100-pppoe-drop-pppoe-device-in-pppoe_unbind_sock_work.patch
@@ -0,0 +1,27 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Date: Sat, 9 May 2015 23:03:47 +0200
+Subject: [PATCH] pppoe: drop pppoe device in pppoe_unbind_sock_work
+
+After receiving a PADT and the socket is closed, user space will no
+longer drop the reference to the pppoe device.
+This leads to errors like this:
+
+[  488.570000] unregister_netdevice: waiting for eth0.2 to become free. Usage count = 2
+
+Fixes: 287f3a943fe ("pppoe: Use workqueue to die properly when a PADT is received")
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+---
+
+--- a/drivers/net/ppp/pppoe.c
++++ b/drivers/net/ppp/pppoe.c
+@@ -462,6 +462,10 @@ static void pppoe_unbind_sock_work(struc
+ 	struct sock *sk = sk_pppox(po);
+ 
+ 	lock_sock(sk);
++	if (po->pppoe_dev) {
++		dev_put(po->pppoe_dev);
++		po->pppoe_dev = NULL;
++	}
+ 	pppox_unbind_sock(sk);
+ 	release_sock(sk);
+ 	sock_put(sk);
diff --git a/target/linux/generic/patches-4.0/102-ehci_hcd_ignore_oc.patch b/target/linux/generic/patches-4.0/102-ehci_hcd_ignore_oc.patch
new file mode 100644
index 0000000..4da579c
--- /dev/null
+++ b/target/linux/generic/patches-4.0/102-ehci_hcd_ignore_oc.patch
@@ -0,0 +1,82 @@
+From 1e311820ec3055e3f08e687de6564692a7cec675 Mon Sep 17 00:00:00 2001
+From: Florian Fainelli <florian@openwrt.org>
+Date: Mon, 28 Jan 2013 20:06:29 +0100
+Subject: [PATCH 11/12] USB: EHCI: add ignore_oc flag to disable overcurrent
+ checking
+
+This patch adds an ignore_oc flag which can be set by EHCI controller
+not supporting or wanting to disable overcurrent checking. The EHCI
+platform data in include/linux/usb/ehci_pdriver.h is also augmented to
+take advantage of this new flag.
+
+Signed-off-by: Florian Fainelli <florian@openwrt.org>
+---
+ drivers/usb/host/ehci-hcd.c      |    2 +-
+ drivers/usb/host/ehci-hub.c      |    4 ++--
+ drivers/usb/host/ehci-platform.c |    1 +
+ drivers/usb/host/ehci.h          |    1 +
+ include/linux/usb/ehci_pdriver.h |    1 +
+ 5 files changed, 6 insertions(+), 3 deletions(-)
+
+--- a/drivers/usb/host/ehci-hcd.c
++++ b/drivers/usb/host/ehci-hcd.c
+@@ -638,7 +638,7 @@ static int ehci_run (struct usb_hcd *hcd
+ 		"USB %x.%x started, EHCI %x.%02x%s\n",
+ 		((ehci->sbrn & 0xf0)>>4), (ehci->sbrn & 0x0f),
+ 		temp >> 8, temp & 0xff,
+-		ignore_oc ? ", overcurrent ignored" : "");
++		(ignore_oc || ehci->ignore_oc) ? ", overcurrent ignored" : "");
+ 
+ 	ehci_writel(ehci, INTR_MASK,
+ 		    &ehci->regs->intr_enable); /* Turn On Interrupts */
+--- a/drivers/usb/host/ehci-hub.c
++++ b/drivers/usb/host/ehci-hub.c
+@@ -633,7 +633,7 @@ ehci_hub_status_data (struct usb_hcd *hc
+ 	 * always set, seem to clear PORT_OCC and PORT_CSC when writing to
+ 	 * PORT_POWER; that's surprising, but maybe within-spec.
+ 	 */
+-	if (!ignore_oc)
++	if (!ignore_oc && !ehci->ignore_oc)
+ 		mask = PORT_CSC | PORT_PEC | PORT_OCC;
+ 	else
+ 		mask = PORT_CSC | PORT_PEC;
+@@ -995,7 +995,7 @@ int ehci_hub_control(
+ 		if (temp & PORT_PEC)
+ 			status |= USB_PORT_STAT_C_ENABLE << 16;
+ 
+-		if ((temp & PORT_OCC) && !ignore_oc){
++		if ((temp & PORT_OCC) && (!ignore_oc && !ehci->ignore_oc)){
+ 			status |= USB_PORT_STAT_C_OVERCURRENT << 16;
+ 
+ 			/*
+--- a/drivers/usb/host/ehci-platform.c
++++ b/drivers/usb/host/ehci-platform.c
+@@ -264,6 +264,8 @@ static int ehci_platform_probe(struct pl
+ 		ehci->big_endian_desc = 1;
+ 	if (pdata->big_endian_mmio)
+ 		ehci->big_endian_mmio = 1;
++	if (pdata->ignore_oc)
++		ehci->ignore_oc = 1;
+ 
+ #ifndef CONFIG_USB_EHCI_BIG_ENDIAN_MMIO
+ 	if (ehci->big_endian_mmio) {
+--- a/drivers/usb/host/ehci.h
++++ b/drivers/usb/host/ehci.h
+@@ -226,6 +226,7 @@ struct ehci_hcd {			/* one per controlle
+ 	unsigned		frame_index_bug:1; /* MosChip (AKA NetMos) */
+ 	unsigned		need_oc_pp_cycle:1; /* MPC834X port power */
+ 	unsigned		imx28_write_fix:1; /* For Freescale i.MX28 */
++	unsigned		ignore_oc:1;
+ 
+ 	/* required for usb32 quirk */
+ 	#define OHCI_CTRL_HCFS          (3 << 6)
+--- a/include/linux/usb/ehci_pdriver.h
++++ b/include/linux/usb/ehci_pdriver.h
+@@ -49,6 +49,7 @@ struct usb_ehci_pdata {
+ 	unsigned	no_io_watchdog:1;
+ 	unsigned	reset_on_resume:1;
+ 	unsigned	dma_mask_64:1;
++	unsigned	ignore_oc:1;
+ 
+ 	/* Turn on all power and clocks */
+ 	int (*power_on)(struct platform_device *pdev);
diff --git a/target/linux/generic/patches-4.0/110-jffs2-use-.rename2-and-add-RENAME_WHITEOUT-support.patch b/target/linux/generic/patches-4.0/110-jffs2-use-.rename2-and-add-RENAME_WHITEOUT-support.patch
new file mode 100644
index 0000000..9d32777
--- /dev/null
+++ b/target/linux/generic/patches-4.0/110-jffs2-use-.rename2-and-add-RENAME_WHITEOUT-support.patch
@@ -0,0 +1,86 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Date: Fri, 10 Apr 2015 13:35:29 +0200
+Subject: [PATCH] jffs2: use .rename2 and add RENAME_WHITEOUT support
+
+It is required for renames on overlayfs
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+---
+
+--- a/fs/jffs2/dir.c
++++ b/fs/jffs2/dir.c
+@@ -35,7 +35,7 @@ static int jffs2_mkdir (struct inode *,s
+ static int jffs2_rmdir (struct inode *,struct dentry *);
+ static int jffs2_mknod (struct inode *,struct dentry *,umode_t,dev_t);
+ static int jffs2_rename (struct inode *, struct dentry *,
+-			 struct inode *, struct dentry *);
++			 struct inode *, struct dentry *, unsigned int);
+ 
+ const struct file_operations jffs2_dir_operations =
+ {
+@@ -57,7 +57,7 @@ const struct inode_operations jffs2_dir_
+ 	.mkdir =	jffs2_mkdir,
+ 	.rmdir =	jffs2_rmdir,
+ 	.mknod =	jffs2_mknod,
+-	.rename =	jffs2_rename,
++	.rename2 =	jffs2_rename,
+ 	.get_acl =	jffs2_get_acl,
+ 	.set_acl =	jffs2_set_acl,
+ 	.setattr =	jffs2_setattr,
+@@ -756,8 +756,27 @@ static int jffs2_mknod (struct inode *di
+ 	return ret;
+ }
+ 
++static int jffs2_whiteout(struct inode *old_dir, struct dentry *old_dentry)
++{
++	struct dentry *wh;
++	int err;
++
++	wh = d_alloc(old_dentry->d_parent, &old_dentry->d_name);
++	if (!wh)
++		return -ENOMEM;
++
++	err = jffs2_mknod(old_dir, wh, S_IFCHR | WHITEOUT_MODE,
++			  WHITEOUT_DEV);
++	if (err)
++		return err;
++
++	d_rehash(wh);
++	return 0;
++}
++
+ static int jffs2_rename (struct inode *old_dir_i, struct dentry *old_dentry,
+-			 struct inode *new_dir_i, struct dentry *new_dentry)
++			 struct inode *new_dir_i, struct dentry *new_dentry,
++			 unsigned int flags)
+ {
+ 	int ret;
+ 	struct jffs2_sb_info *c = JFFS2_SB_INFO(old_dir_i->i_sb);
+@@ -765,6 +784,9 @@ static int jffs2_rename (struct inode *o
+ 	uint8_t type;
+ 	uint32_t now;
+ 
++	if (flags & ~RENAME_WHITEOUT)
++		return -EINVAL;
++
+ 	/* The VFS will check for us and prevent trying to rename a
+ 	 * file over a directory and vice versa, but if it's a directory,
+ 	 * the VFS can't check whether the victim is empty. The filesystem
+@@ -828,9 +850,14 @@ static int jffs2_rename (struct inode *o
+ 	if (d_is_dir(old_dentry) && !victim_f)
+ 		inc_nlink(new_dir_i);
+ 
+-	/* Unlink the original */
+-	ret = jffs2_do_unlink(c, JFFS2_INODE_INFO(old_dir_i),
+-			      old_dentry->d_name.name, old_dentry->d_name.len, NULL, now);
++	if (flags & RENAME_WHITEOUT)
++		/* Replace with whiteout */
++		ret = jffs2_whiteout(old_dir_i, old_dentry);
++	else
++		/* Unlink the original */
++		ret = jffs2_do_unlink(c, JFFS2_INODE_INFO(old_dir_i),
++				      old_dentry->d_name.name,
++				      old_dentry->d_name.len, NULL, now);
+ 
+ 	/* We don't touch inode->i_nlink */
+ 
diff --git a/target/linux/generic/patches-4.0/111-jffs2-add-RENAME_EXCHANGE-support.patch b/target/linux/generic/patches-4.0/111-jffs2-add-RENAME_EXCHANGE-support.patch
new file mode 100644
index 0000000..5e4722d
--- /dev/null
+++ b/target/linux/generic/patches-4.0/111-jffs2-add-RENAME_EXCHANGE-support.patch
@@ -0,0 +1,58 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Date: Sat, 25 Apr 2015 12:41:32 +0200
+Subject: [PATCH] jffs2: add RENAME_EXCHANGE support
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+---
+
+--- a/fs/jffs2/dir.c
++++ b/fs/jffs2/dir.c
+@@ -784,7 +784,7 @@ static int jffs2_rename (struct inode *o
+ 	uint8_t type;
+ 	uint32_t now;
+ 
+-	if (flags & ~RENAME_WHITEOUT)
++	if (flags & ~(RENAME_WHITEOUT | RENAME_EXCHANGE))
+ 		return -EINVAL;
+ 
+ 	/* The VFS will check for us and prevent trying to rename a
+@@ -792,7 +792,7 @@ static int jffs2_rename (struct inode *o
+ 	 * the VFS can't check whether the victim is empty. The filesystem
+ 	 * needs to do that for itself.
+ 	 */
+-	if (new_dentry->d_inode) {
++	if (new_dentry->d_inode && !(flags & RENAME_EXCHANGE)) {
+ 		victim_f = JFFS2_INODE_INFO(new_dentry->d_inode);
+ 		if (d_is_dir(new_dentry)) {
+ 			struct jffs2_full_dirent *fd;
+@@ -827,7 +827,7 @@ static int jffs2_rename (struct inode *o
+ 	if (ret)
+ 		return ret;
+ 
+-	if (victim_f) {
++	if (victim_f && !(flags & RENAME_EXCHANGE)) {
+ 		/* There was a victim. Kill it off nicely */
+ 		if (d_is_dir(new_dentry))
+ 			clear_nlink(new_dentry->d_inode);
+@@ -853,6 +853,12 @@ static int jffs2_rename (struct inode *o
+ 	if (flags & RENAME_WHITEOUT)
+ 		/* Replace with whiteout */
+ 		ret = jffs2_whiteout(old_dir_i, old_dentry);
++	else if (flags & RENAME_EXCHANGE)
++		/* Replace the original */
++		ret = jffs2_do_link(c, JFFS2_INODE_INFO(old_dir_i),
++				    new_dentry->d_inode->i_ino, type,
++				    old_dentry->d_name.name, old_dentry->d_name.len,
++				    now);
+ 	else
+ 		/* Unlink the original */
+ 		ret = jffs2_do_unlink(c, JFFS2_INODE_INFO(old_dir_i),
+@@ -879,7 +885,7 @@ static int jffs2_rename (struct inode *o
+ 		return ret;
+ 	}
+ 
+-	if (d_is_dir(old_dentry))
++	if (d_is_dir(old_dentry) && !(flags & RENAME_EXCHANGE))
+ 		drop_nlink(old_dir_i);
+ 
+ 	new_dir_i->i_mtime = new_dir_i->i_ctime = old_dir_i->i_mtime = old_dir_i->i_ctime = ITIME(now);
diff --git a/target/linux/generic/patches-4.0/120-bridge_allow_receiption_on_disabled_port.patch b/target/linux/generic/patches-4.0/120-bridge_allow_receiption_on_disabled_port.patch
new file mode 100644
index 0000000..bd24fdb
--- /dev/null
+++ b/target/linux/generic/patches-4.0/120-bridge_allow_receiption_on_disabled_port.patch
@@ -0,0 +1,54 @@
+From: Stephen Hemminger <stephen@networkplumber.org>
+Subject: bridge: allow receiption on disabled port
+
+When an ethernet device is enslaved to a bridge, and the bridge STP
+detects loss of carrier (or operational state down), then normally
+packet receiption is blocked.
+
+This breaks control applications like WPA which maybe expecting to
+receive packets to negotiate to bring link up. The bridge needs to
+block forwarding packets from these disabled ports, but there is no
+hard requirement to not allow local packet delivery.
+
+Signed-off-by: Stephen Hemminger <stephen@networkplumber.org>
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+
+--- a/net/bridge/br_input.c
++++ b/net/bridge/br_input.c
+@@ -207,11 +207,13 @@ EXPORT_SYMBOL_GPL(br_handle_frame_finish
+ static int br_handle_local_finish(struct sk_buff *skb)
+ {
+ 	struct net_bridge_port *p = br_port_get_rcu(skb->dev);
+-	u16 vid = 0;
++	if (p->state != BR_STATE_DISABLED) {
++		u16 vid = 0;
+ 
+-	/* check if vlan is allowed, to avoid spoofing */
+-	if (p->flags & BR_LEARNING && br_should_learn(p, skb, &vid))
+-		br_fdb_update(p->br, p, eth_hdr(skb)->h_source, vid, false);
++		/* check if vlan is allowed, to avoid spoofing */
++		if (p->flags & BR_LEARNING && br_should_learn(p, skb, &vid))
++			br_fdb_update(p->br, p, eth_hdr(skb)->h_source, vid, false);
++	}
+ 	return 0;	 /* process further */
+ }
+ 
+@@ -285,6 +287,18 @@ rx_handler_result_t br_handle_frame(stru
+ 
+ forward:
+ 	switch (p->state) {
++	case BR_STATE_DISABLED:
++		if (ether_addr_equal(p->br->dev->dev_addr, dest))
++			skb->pkt_type = PACKET_HOST;
++
++		if (NF_HOOK(NFPROTO_BRIDGE, NF_BR_PRE_ROUTING, skb, skb->dev, NULL,
++			br_handle_local_finish))
++			break;
++
++		BR_INPUT_SKB_CB(skb)->brdev = p->br->dev;
++		br_pass_frame_up(skb);
++		break;
++
+ 	case BR_STATE_FORWARDING:
+ 		rhook = rcu_dereference(br_should_route_hook);
+ 		if (rhook) {
diff --git a/target/linux/generic/patches-4.0/130-MIPS-kernel-fix-sched_getaffinity-with-MT-FPAFF-enab.patch b/target/linux/generic/patches-4.0/130-MIPS-kernel-fix-sched_getaffinity-with-MT-FPAFF-enab.patch
new file mode 100644
index 0000000..a7bfef3
--- /dev/null
+++ b/target/linux/generic/patches-4.0/130-MIPS-kernel-fix-sched_getaffinity-with-MT-FPAFF-enab.patch
@@ -0,0 +1,35 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Date: Sun, 19 Jul 2015 00:21:57 +0200
+Subject: [PATCH] MIPS: kernel: fix sched_getaffinity with MT FPAFF enabled
+
+p->thread.user_cpus_allowed is zero-initialized and is only filled on
+the first sched_setaffinity call.
+
+To avoid adding overhead in the task initialization codepath, simply OR
+the returned mask in sched_getaffinity with p->cpus_allowed.
+
+Cc: stable@vger.kernel.org
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+---
+
+--- a/arch/mips/kernel/mips-mt-fpaff.c
++++ b/arch/mips/kernel/mips-mt-fpaff.c
+@@ -154,7 +154,7 @@ asmlinkage long mipsmt_sys_sched_getaffi
+ 				      unsigned long __user *user_mask_ptr)
+ {
+ 	unsigned int real_len;
+-	cpumask_t mask;
++	cpumask_t allowed, mask;
+ 	int retval;
+ 	struct task_struct *p;
+ 
+@@ -173,7 +173,8 @@ asmlinkage long mipsmt_sys_sched_getaffi
+ 	if (retval)
+ 		goto out_unlock;
+ 
+-	cpumask_and(&mask, &p->thread.user_cpus_allowed, cpu_possible_mask);
++	cpumask_or(&allowed, &p->thread.user_cpus_allowed, &p->cpus_allowed);
++	cpumask_and(&mask, &allowed, cpu_active_mask);
+ 
+ out_unlock:
+ 	read_unlock(&tasklist_lock);
diff --git a/target/linux/generic/patches-4.0/132-mips_inline_dma_ops.patch b/target/linux/generic/patches-4.0/132-mips_inline_dma_ops.patch
new file mode 100644
index 0000000..eb12a28
--- /dev/null
+++ b/target/linux/generic/patches-4.0/132-mips_inline_dma_ops.patch
@@ -0,0 +1,693 @@
+From 2c58080407554e1bac8fd50d23cb02420524caed Mon Sep 17 00:00:00 2001
+From: Felix Fietkau <nbd@openwrt.org>
+Date: Mon, 12 Aug 2013 12:50:22 +0200
+Subject: [PATCH] MIPS: partially inline dma ops
+
+Several DMA ops are no-op on many platforms, and the indirection through
+the mips_dma_map_ops function table is causing the compiler to emit
+unnecessary code.
+
+Inlining visibly improves network performance in my tests (on a 24Kc
+based system), and also slightly reduces code size of a few drivers.
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+---
+ arch/mips/Kconfig                   |   4 +
+ arch/mips/include/asm/dma-mapping.h | 360 +++++++++++++++++++++++++++++++++++-
+ arch/mips/mm/dma-default.c          | 163 ++--------------
+ 3 files changed, 373 insertions(+), 154 deletions(-)
+
+--- a/arch/mips/Kconfig
++++ b/arch/mips/Kconfig
+@@ -1526,6 +1526,7 @@ config CPU_CAVIUM_OCTEON
+ 	select CPU_SUPPORTS_HUGEPAGES
+ 	select USB_EHCI_BIG_ENDIAN_MMIO
+ 	select MIPS_L1_CACHE_SHIFT_7
++	select SYS_HAS_DMA_OPS
+ 	help
+ 	  The Cavium Octeon processor is a highly integrated chip containing
+ 	  many ethernet hardware widgets for networking tasks. The processor
+@@ -1790,6 +1791,9 @@ config MIPS_MALTA_PM
+ 	bool
+ 	default y
+ 
++config SYS_HAS_DMA_OPS
++	bool
++
+ #
+ # CPU may reorder R->R, R->W, W->R, W->W
+ # Reordering beyond LL and SC is handled in WEAK_REORDERING_BEYOND_LLSC
+--- a/arch/mips/include/asm/dma-mapping.h
++++ b/arch/mips/include/asm/dma-mapping.h
+@@ -1,9 +1,16 @@
+ #ifndef _ASM_DMA_MAPPING_H
+ #define _ASM_DMA_MAPPING_H
+ 
++#include <linux/kmemcheck.h>
++#include <linux/bug.h>
++#include <linux/scatterlist.h>
++#include <linux/dma-debug.h>
++#include <linux/dma-attrs.h>
++
+ #include <asm/scatterlist.h>
+ #include <asm/dma-coherence.h>
+ #include <asm/cache.h>
++#include <asm/cpu-type.h>
+ #include <asm-generic/dma-coherent.h>
+ 
+ #ifndef CONFIG_SGI_IP27 /* Kludge to fix 2.6.39 build for IP27 */
+@@ -12,12 +19,48 @@
+ 
+ extern struct dma_map_ops *mips_dma_map_ops;
+ 
++void __dma_sync(struct page *page, unsigned long offset, size_t size,
++		enum dma_data_direction direction);
++void *mips_dma_alloc_coherent(struct device *dev, size_t size,
++			      dma_addr_t *dma_handle, gfp_t gfp,
++			      struct dma_attrs *attrs);
++void mips_dma_free_coherent(struct device *dev, size_t size, void *vaddr,
++			    dma_addr_t dma_handle, struct dma_attrs *attrs);
++
+ static inline struct dma_map_ops *get_dma_ops(struct device *dev)
+ {
++#ifdef CONFIG_SYS_HAS_DMA_OPS
+ 	if (dev && dev->archdata.dma_ops)
+ 		return dev->archdata.dma_ops;
+ 	else
+ 		return mips_dma_map_ops;
++#else
++	return NULL;
++#endif
++}
++
++/*
++ * Warning on the terminology - Linux calls an uncached area coherent;
++ * MIPS terminology calls memory areas with hardware maintained coherency
++ * coherent.
++ */
++
++static inline int cpu_needs_post_dma_flush(struct device *dev)
++{
++#ifndef CONFIG_SYS_HAS_CPU_R10000
++	return 0;
++#endif
++	return !plat_device_is_coherent(dev) &&
++	       (boot_cpu_type() == CPU_R10000 ||
++		boot_cpu_type() == CPU_R12000 ||
++		boot_cpu_type() == CPU_BMIPS5000);
++}
++
++static inline struct page *dma_addr_to_page(struct device *dev,
++	dma_addr_t dma_addr)
++{
++	return pfn_to_page(
++		plat_dma_addr_to_phys(dev, dma_addr) >> PAGE_SHIFT);
+ }
+ 
+ static inline bool dma_capable(struct device *dev, dma_addr_t addr, size_t size)
+@@ -30,12 +73,304 @@ static inline bool dma_capable(struct de
+ 
+ static inline void dma_mark_clean(void *addr, size_t size) {}
+ 
+-#include <asm-generic/dma-mapping-common.h>
++static inline dma_addr_t dma_map_single_attrs(struct device *dev, void *ptr,
++					      size_t size,
++					      enum dma_data_direction dir,
++					      struct dma_attrs *attrs)
++{
++	struct dma_map_ops *ops = get_dma_ops(dev);
++	unsigned long offset = (unsigned long)ptr & ~PAGE_MASK;
++	struct page *page = virt_to_page(ptr);
++	dma_addr_t addr;
++
++	kmemcheck_mark_initialized(ptr, size);
++	BUG_ON(!valid_dma_direction(dir));
++	if (ops) {
++		addr = ops->map_page(dev, page, offset, size, dir, attrs);
++	} else {
++		if (!plat_device_is_coherent(dev))
++			__dma_sync(page, offset, size, dir);
++
++		addr = plat_map_dma_mem_page(dev, page) + offset;
++	}
++	debug_dma_map_page(dev, page, offset, size, dir, addr, true);
++	return addr;
++}
++
++static inline void dma_unmap_single_attrs(struct device *dev, dma_addr_t addr,
++					  size_t size,
++					  enum dma_data_direction dir,
++					  struct dma_attrs *attrs)
++{
++	struct dma_map_ops *ops = get_dma_ops(dev);
++
++	BUG_ON(!valid_dma_direction(dir));
++	if (ops) {
++		ops->unmap_page(dev, addr, size, dir, attrs);
++	} else {
++		if (cpu_needs_post_dma_flush(dev))
++			__dma_sync(dma_addr_to_page(dev, addr),
++				   addr & ~PAGE_MASK, size, dir);
++
++		plat_unmap_dma_mem(dev, addr, size, dir);
++	}
++	debug_dma_unmap_page(dev, addr, size, dir, true);
++}
++
++static inline int dma_map_sg_attrs(struct device *dev, struct scatterlist *sg,
++				   int nents, enum dma_data_direction dir,
++				   struct dma_attrs *attrs)
++{
++	struct dma_map_ops *ops = get_dma_ops(dev);
++	int i, ents;
++	struct scatterlist *s;
++
++	for_each_sg(sg, s, nents, i)
++		kmemcheck_mark_initialized(sg_virt(s), s->length);
++	BUG_ON(!valid_dma_direction(dir));
++	if (ops) {
++		ents = ops->map_sg(dev, sg, nents, dir, attrs);
++	} else {
++		for_each_sg(sg, s, nents, i) {
++			struct page *page = sg_page(s);
++
++			if (!plat_device_is_coherent(dev))
++				__dma_sync(page, s->offset, s->length, dir);
++#ifdef CONFIG_NEED_SG_DMA_LENGTH
++			s->dma_length = s->length;
++#endif
++			s->dma_address =
++				plat_map_dma_mem_page(dev, page) + s->offset;
++		}
++		ents = nents;
++	}
++	debug_dma_map_sg(dev, sg, nents, ents, dir);
++
++	return ents;
++}
++
++static inline void dma_unmap_sg_attrs(struct device *dev, struct scatterlist *sg,
++				      int nents, enum dma_data_direction dir,
++				      struct dma_attrs *attrs)
++{
++	struct dma_map_ops *ops = get_dma_ops(dev);
++	struct scatterlist *s;
++	int i;
++
++	BUG_ON(!valid_dma_direction(dir));
++	debug_dma_unmap_sg(dev, sg, nents, dir);
++	if (ops) {
++		ops->unmap_sg(dev, sg, nents, dir, attrs);
++		return;
++	}
++
++	for_each_sg(sg, s, nents, i) {
++		if (!plat_device_is_coherent(dev) && dir != DMA_TO_DEVICE)
++			__dma_sync(sg_page(s), s->offset, s->length, dir);
++		plat_unmap_dma_mem(dev, s->dma_address, s->length, dir);
++	}
++}
++
++static inline dma_addr_t dma_map_page(struct device *dev, struct page *page,
++				      size_t offset, size_t size,
++				      enum dma_data_direction dir)
++{
++	struct dma_map_ops *ops = get_dma_ops(dev);
++	dma_addr_t addr;
++
++	kmemcheck_mark_initialized(page_address(page) + offset, size);
++	BUG_ON(!valid_dma_direction(dir));
++	if (ops) {
++		addr = ops->map_page(dev, page, offset, size, dir, NULL);
++	} else {
++		if (!plat_device_is_coherent(dev))
++			__dma_sync(page, offset, size, dir);
++
++		addr = plat_map_dma_mem_page(dev, page) + offset;
++	}
++	debug_dma_map_page(dev, page, offset, size, dir, addr, false);
++
++	return addr;
++}
++
++static inline void dma_unmap_page(struct device *dev, dma_addr_t addr,
++				  size_t size, enum dma_data_direction dir)
++{
++	struct dma_map_ops *ops = get_dma_ops(dev);
++
++	BUG_ON(!valid_dma_direction(dir));
++	if (ops) {
++		ops->unmap_page(dev, addr, size, dir, NULL);
++	} else {
++		if (cpu_needs_post_dma_flush(dev))
++			__dma_sync(dma_addr_to_page(dev, addr),
++				   addr & ~PAGE_MASK, size, dir);
++
++		plat_unmap_dma_mem(dev, addr, size, dir);
++	}
++	debug_dma_unmap_page(dev, addr, size, dir, false);
++}
++
++static inline void dma_sync_single_for_cpu(struct device *dev, dma_addr_t addr,
++					   size_t size,
++					   enum dma_data_direction dir)
++{
++	struct dma_map_ops *ops = get_dma_ops(dev);
++
++	BUG_ON(!valid_dma_direction(dir));
++	if (ops)
++		ops->sync_single_for_cpu(dev, addr, size, dir);
++	else if (cpu_needs_post_dma_flush(dev))
++		__dma_sync(dma_addr_to_page(dev, addr),
++			   addr & ~PAGE_MASK, size, dir);
++	debug_dma_sync_single_for_cpu(dev, addr, size, dir);
++}
++
++static inline void dma_sync_single_for_device(struct device *dev,
++					      dma_addr_t addr, size_t size,
++					      enum dma_data_direction dir)
++{
++	struct dma_map_ops *ops = get_dma_ops(dev);
++
++	BUG_ON(!valid_dma_direction(dir));
++	if (ops)
++		ops->sync_single_for_device(dev, addr, size, dir);
++	else if (!plat_device_is_coherent(dev))
++		__dma_sync(dma_addr_to_page(dev, addr),
++			   addr & ~PAGE_MASK, size, dir);
++	debug_dma_sync_single_for_device(dev, addr, size, dir);
++}
++
++static inline void dma_sync_single_range_for_cpu(struct device *dev,
++						 dma_addr_t addr,
++						 unsigned long offset,
++						 size_t size,
++						 enum dma_data_direction dir)
++{
++	const struct dma_map_ops *ops = get_dma_ops(dev);
++
++	BUG_ON(!valid_dma_direction(dir));
++	if (ops)
++		ops->sync_single_for_cpu(dev, addr + offset, size, dir);
++	else if (cpu_needs_post_dma_flush(dev))
++		__dma_sync(dma_addr_to_page(dev, addr + offset),
++			   (addr + offset) & ~PAGE_MASK, size, dir);
++	debug_dma_sync_single_range_for_cpu(dev, addr, offset, size, dir);
++}
++
++static inline void dma_sync_single_range_for_device(struct device *dev,
++						    dma_addr_t addr,
++						    unsigned long offset,
++						    size_t size,
++						    enum dma_data_direction dir)
++{
++	const struct dma_map_ops *ops = get_dma_ops(dev);
++
++	BUG_ON(!valid_dma_direction(dir));
++	if (ops)
++		ops->sync_single_for_device(dev, addr + offset, size, dir);
++	else if (!plat_device_is_coherent(dev))
++		__dma_sync(dma_addr_to_page(dev, addr + offset),
++			   (addr + offset) & ~PAGE_MASK, size, dir);
++	debug_dma_sync_single_range_for_device(dev, addr, offset, size, dir);
++}
++
++static inline void
++dma_sync_sg_for_cpu(struct device *dev, struct scatterlist *sg,
++		    int nelems, enum dma_data_direction dir)
++{
++	struct dma_map_ops *ops = get_dma_ops(dev);
++	struct scatterlist *s;
++	int i;
++
++	BUG_ON(!valid_dma_direction(dir));
++	if (ops)
++		ops->sync_sg_for_cpu(dev, sg, nelems, dir);
++	else if (cpu_needs_post_dma_flush(dev)) {
++		for_each_sg(sg, s, nelems, i)
++			__dma_sync(sg_page(s), s->offset, s->length, dir);
++	}
++	debug_dma_sync_sg_for_cpu(dev, sg, nelems, dir);
++}
++
++static inline void
++dma_sync_sg_for_device(struct device *dev, struct scatterlist *sg,
++		       int nelems, enum dma_data_direction dir)
++{
++	struct dma_map_ops *ops = get_dma_ops(dev);
++	struct scatterlist *s;
++	int i;
++
++	BUG_ON(!valid_dma_direction(dir));
++	if (ops)
++		ops->sync_sg_for_device(dev, sg, nelems, dir);
++	else if (!plat_device_is_coherent(dev)) {
++		for_each_sg(sg, s, nelems, i)
++			__dma_sync(sg_page(s), s->offset, s->length, dir);
++	}
++	debug_dma_sync_sg_for_device(dev, sg, nelems, dir);
++
++}
++
++#define dma_map_single(d, a, s, r) dma_map_single_attrs(d, a, s, r, NULL)
++#define dma_unmap_single(d, a, s, r) dma_unmap_single_attrs(d, a, s, r, NULL)
++#define dma_map_sg(d, s, n, r) dma_map_sg_attrs(d, s, n, r, NULL)
++#define dma_unmap_sg(d, s, n, r) dma_unmap_sg_attrs(d, s, n, r, NULL)
++
++extern int dma_common_mmap(struct device *dev, struct vm_area_struct *vma,
++			   void *cpu_addr, dma_addr_t dma_addr, size_t size);
++
++/**
++ * dma_mmap_attrs - map a coherent DMA allocation into user space
++ * @dev: valid struct device pointer, or NULL for ISA and EISA-like devices
++ * @vma: vm_area_struct describing requested user mapping
++ * @cpu_addr: kernel CPU-view address returned from dma_alloc_attrs
++ * @handle: device-view address returned from dma_alloc_attrs
++ * @size: size of memory originally requested in dma_alloc_attrs
++ * @attrs: attributes of mapping properties requested in dma_alloc_attrs
++ *
++ * Map a coherent DMA buffer previously allocated by dma_alloc_attrs
++ * into user space.  The coherent DMA buffer must not be freed by the
++ * driver until the user space mapping has been released.
++ */
++static inline int
++dma_mmap_attrs(struct device *dev, struct vm_area_struct *vma, void *cpu_addr,
++	       dma_addr_t dma_addr, size_t size, struct dma_attrs *attrs)
++{
++	struct dma_map_ops *ops = get_dma_ops(dev);
++	BUG_ON(!ops);
++	if (ops && ops->mmap)
++		return ops->mmap(dev, vma, cpu_addr, dma_addr, size, attrs);
++	return dma_common_mmap(dev, vma, cpu_addr, dma_addr, size);
++}
++
++#define dma_mmap_coherent(d, v, c, h, s) dma_mmap_attrs(d, v, c, h, s, NULL)
++
++int
++dma_common_get_sgtable(struct device *dev, struct sg_table *sgt,
++		       void *cpu_addr, dma_addr_t dma_addr, size_t size);
++
++static inline int
++dma_get_sgtable_attrs(struct device *dev, struct sg_table *sgt, void *cpu_addr,
++		      dma_addr_t dma_addr, size_t size, struct dma_attrs *attrs)
++{
++	struct dma_map_ops *ops = get_dma_ops(dev);
++	BUG_ON(!ops);
++	if (ops && ops->get_sgtable)
++		return ops->get_sgtable(dev, sgt, cpu_addr, dma_addr, size,
++					attrs);
++	return dma_common_get_sgtable(dev, sgt, cpu_addr, dma_addr, size);
++}
++
++#define dma_get_sgtable(d, t, v, h, s) dma_get_sgtable_attrs(d, t, v, h, s, NULL)
++
+ 
+ static inline int dma_supported(struct device *dev, u64 mask)
+ {
+ 	struct dma_map_ops *ops = get_dma_ops(dev);
+-	return ops->dma_supported(dev, mask);
++	if (ops)
++		return ops->dma_supported(dev, mask);
++	return plat_dma_supported(dev, mask);
+ }
+ 
+ static inline int dma_mapping_error(struct device *dev, u64 mask)
+@@ -43,7 +378,9 @@ static inline int dma_mapping_error(stru
+ 	struct dma_map_ops *ops = get_dma_ops(dev);
+ 
+ 	debug_dma_mapping_error(dev, mask);
+-	return ops->mapping_error(dev, mask);
++	if (ops)
++		return ops->mapping_error(dev, mask);
++	return 0;
+ }
+ 
+ static inline int
+@@ -54,7 +391,7 @@ dma_set_mask(struct device *dev, u64 mas
+ 	if(!dev->dma_mask || !dma_supported(dev, mask))
+ 		return -EIO;
+ 
+-	if (ops->set_dma_mask)
++	if (ops && ops->set_dma_mask)
+ 		return ops->set_dma_mask(dev, mask);
+ 
+ 	*dev->dma_mask = mask;
+@@ -74,7 +411,11 @@ static inline void *dma_alloc_attrs(stru
+ 	void *ret;
+ 	struct dma_map_ops *ops = get_dma_ops(dev);
+ 
+-	ret = ops->alloc(dev, size, dma_handle, gfp, attrs);
++	if (ops)
++		ret = ops->alloc(dev, size, dma_handle, gfp, attrs);
++	else
++		ret = mips_dma_alloc_coherent(dev, size, dma_handle, gfp,
++					      attrs);
+ 
+ 	debug_dma_alloc_coherent(dev, size, *dma_handle, ret);
+ 
+@@ -89,7 +430,10 @@ static inline void dma_free_attrs(struct
+ {
+ 	struct dma_map_ops *ops = get_dma_ops(dev);
+ 
+-	ops->free(dev, size, vaddr, dma_handle, attrs);
++	if (ops)
++		ops->free(dev, size, vaddr, dma_handle, attrs);
++	else
++		mips_dma_free_coherent(dev, size, vaddr, dma_handle, attrs);
+ 
+ 	debug_dma_free_coherent(dev, size, vaddr, dma_handle);
+ }
+--- a/arch/mips/mm/dma-default.c
++++ b/arch/mips/mm/dma-default.c
+@@ -26,7 +26,7 @@
+ 
+ #ifdef CONFIG_DMA_MAYBE_COHERENT
+ int coherentio = 0;	/* User defined DMA coherency from command line. */
+-EXPORT_SYMBOL_GPL(coherentio);
++EXPORT_SYMBOL(coherentio);
+ int hw_coherentio = 0;	/* Actual hardware supported DMA coherency setting. */
+ 
+ static int __init setcoherentio(char *str)
+@@ -46,35 +46,6 @@ static int __init setnocoherentio(char *
+ early_param("nocoherentio", setnocoherentio);
+ #endif
+ 
+-static inline struct page *dma_addr_to_page(struct device *dev,
+-	dma_addr_t dma_addr)
+-{
+-	return pfn_to_page(
+-		plat_dma_addr_to_phys(dev, dma_addr) >> PAGE_SHIFT);
+-}
+-
+-/*
+- * The affected CPUs below in 'cpu_needs_post_dma_flush()' can
+- * speculatively fill random cachelines with stale data at any time,
+- * requiring an extra flush post-DMA.
+- *
+- * Warning on the terminology - Linux calls an uncached area coherent;
+- * MIPS terminology calls memory areas with hardware maintained coherency
+- * coherent.
+- *
+- * Note that the R14000 and R16000 should also be checked for in this
+- * condition.  However this function is only called on non-I/O-coherent
+- * systems and only the R10000 and R12000 are used in such systems, the
+- * SGI IP28 Indigo² rsp. SGI IP32 aka O2.
+- */
+-static inline int cpu_needs_post_dma_flush(struct device *dev)
+-{
+-	return !plat_device_is_coherent(dev) &&
+-	       (boot_cpu_type() == CPU_R10000 ||
+-		boot_cpu_type() == CPU_R12000 ||
+-		boot_cpu_type() == CPU_BMIPS5000);
+-}
+-
+ static gfp_t massage_gfp_flags(const struct device *dev, gfp_t gfp)
+ {
+ 	gfp_t dma_flag;
+@@ -130,8 +101,9 @@ void *dma_alloc_noncoherent(struct devic
+ }
+ EXPORT_SYMBOL(dma_alloc_noncoherent);
+ 
+-static void *mips_dma_alloc_coherent(struct device *dev, size_t size,
+-	dma_addr_t * dma_handle, gfp_t gfp, struct dma_attrs *attrs)
++void *mips_dma_alloc_coherent(struct device *dev, size_t size,
++			      dma_addr_t *dma_handle, gfp_t gfp,
++			      struct dma_attrs *attrs)
+ {
+ 	void *ret;
+ 	struct page *page = NULL;
+@@ -162,6 +134,7 @@ static void *mips_dma_alloc_coherent(str
+ 
+ 	return ret;
+ }
++EXPORT_SYMBOL(mips_dma_alloc_coherent);
+ 
+ 
+ void dma_free_noncoherent(struct device *dev, size_t size, void *vaddr,
+@@ -172,8 +145,8 @@ void dma_free_noncoherent(struct device
+ }
+ EXPORT_SYMBOL(dma_free_noncoherent);
+ 
+-static void mips_dma_free_coherent(struct device *dev, size_t size, void *vaddr,
+-	dma_addr_t dma_handle, struct dma_attrs *attrs)
++void mips_dma_free_coherent(struct device *dev, size_t size, void *vaddr,
++			    dma_addr_t dma_handle, struct dma_attrs *attrs)
+ {
+ 	unsigned long addr = (unsigned long) vaddr;
+ 	int order = get_order(size);
+@@ -193,6 +166,7 @@ static void mips_dma_free_coherent(struc
+ 	if (!dma_release_from_contiguous(dev, page, count))
+ 		__free_pages(page, get_order(size));
+ }
++EXPORT_SYMBOL(mips_dma_free_coherent);
+ 
+ static inline void __dma_sync_virtual(void *addr, size_t size,
+ 	enum dma_data_direction direction)
+@@ -221,8 +195,8 @@ static inline void __dma_sync_virtual(vo
+  * If highmem is not configured then the bulk of this loop gets
+  * optimized out.
+  */
+-static inline void __dma_sync(struct page *page,
+-	unsigned long offset, size_t size, enum dma_data_direction direction)
++void __dma_sync(struct page *page, unsigned long offset, size_t size,
++		enum dma_data_direction direction)
+ {
+ 	size_t left = size;
+ 
+@@ -251,108 +225,7 @@ static inline void __dma_sync(struct pag
+ 		left -= len;
+ 	} while (left);
+ }
+-
+-static void mips_dma_unmap_page(struct device *dev, dma_addr_t dma_addr,
+-	size_t size, enum dma_data_direction direction, struct dma_attrs *attrs)
+-{
+-	if (cpu_needs_post_dma_flush(dev))
+-		__dma_sync(dma_addr_to_page(dev, dma_addr),
+-			   dma_addr & ~PAGE_MASK, size, direction);
+-
+-	plat_unmap_dma_mem(dev, dma_addr, size, direction);
+-}
+-
+-static int mips_dma_map_sg(struct device *dev, struct scatterlist *sg,
+-	int nents, enum dma_data_direction direction, struct dma_attrs *attrs)
+-{
+-	int i;
+-
+-	for (i = 0; i < nents; i++, sg++) {
+-		if (!plat_device_is_coherent(dev))
+-			__dma_sync(sg_page(sg), sg->offset, sg->length,
+-				   direction);
+-#ifdef CONFIG_NEED_SG_DMA_LENGTH
+-		sg->dma_length = sg->length;
+-#endif
+-		sg->dma_address = plat_map_dma_mem_page(dev, sg_page(sg)) +
+-				  sg->offset;
+-	}
+-
+-	return nents;
+-}
+-
+-static dma_addr_t mips_dma_map_page(struct device *dev, struct page *page,
+-	unsigned long offset, size_t size, enum dma_data_direction direction,
+-	struct dma_attrs *attrs)
+-{
+-	if (!plat_device_is_coherent(dev))
+-		__dma_sync(page, offset, size, direction);
+-
+-	return plat_map_dma_mem_page(dev, page) + offset;
+-}
+-
+-static void mips_dma_unmap_sg(struct device *dev, struct scatterlist *sg,
+-	int nhwentries, enum dma_data_direction direction,
+-	struct dma_attrs *attrs)
+-{
+-	int i;
+-
+-	for (i = 0; i < nhwentries; i++, sg++) {
+-		if (!plat_device_is_coherent(dev) &&
+-		    direction != DMA_TO_DEVICE)
+-			__dma_sync(sg_page(sg), sg->offset, sg->length,
+-				   direction);
+-		plat_unmap_dma_mem(dev, sg->dma_address, sg->length, direction);
+-	}
+-}
+-
+-static void mips_dma_sync_single_for_cpu(struct device *dev,
+-	dma_addr_t dma_handle, size_t size, enum dma_data_direction direction)
+-{
+-	if (cpu_needs_post_dma_flush(dev))
+-		__dma_sync(dma_addr_to_page(dev, dma_handle),
+-			   dma_handle & ~PAGE_MASK, size, direction);
+-}
+-
+-static void mips_dma_sync_single_for_device(struct device *dev,
+-	dma_addr_t dma_handle, size_t size, enum dma_data_direction direction)
+-{
+-	if (!plat_device_is_coherent(dev))
+-		__dma_sync(dma_addr_to_page(dev, dma_handle),
+-			   dma_handle & ~PAGE_MASK, size, direction);
+-}
+-
+-static void mips_dma_sync_sg_for_cpu(struct device *dev,
+-	struct scatterlist *sg, int nelems, enum dma_data_direction direction)
+-{
+-	int i;
+-
+-	if (cpu_needs_post_dma_flush(dev))
+-		for (i = 0; i < nelems; i++, sg++)
+-			__dma_sync(sg_page(sg), sg->offset, sg->length,
+-				   direction);
+-}
+-
+-static void mips_dma_sync_sg_for_device(struct device *dev,
+-	struct scatterlist *sg, int nelems, enum dma_data_direction direction)
+-{
+-	int i;
+-
+-	if (!plat_device_is_coherent(dev))
+-		for (i = 0; i < nelems; i++, sg++)
+-			__dma_sync(sg_page(sg), sg->offset, sg->length,
+-				   direction);
+-}
+-
+-int mips_dma_mapping_error(struct device *dev, dma_addr_t dma_addr)
+-{
+-	return 0;
+-}
+-
+-int mips_dma_supported(struct device *dev, u64 mask)
+-{
+-	return plat_dma_supported(dev, mask);
+-}
++EXPORT_SYMBOL(__dma_sync);
+ 
+ void dma_cache_sync(struct device *dev, void *vaddr, size_t size,
+ 			 enum dma_data_direction direction)
+@@ -365,23 +238,10 @@ void dma_cache_sync(struct device *dev,
+ 
+ EXPORT_SYMBOL(dma_cache_sync);
+ 
+-static struct dma_map_ops mips_default_dma_map_ops = {
+-	.alloc = mips_dma_alloc_coherent,
+-	.free = mips_dma_free_coherent,
+-	.map_page = mips_dma_map_page,
+-	.unmap_page = mips_dma_unmap_page,
+-	.map_sg = mips_dma_map_sg,
+-	.unmap_sg = mips_dma_unmap_sg,
+-	.sync_single_for_cpu = mips_dma_sync_single_for_cpu,
+-	.sync_single_for_device = mips_dma_sync_single_for_device,
+-	.sync_sg_for_cpu = mips_dma_sync_sg_for_cpu,
+-	.sync_sg_for_device = mips_dma_sync_sg_for_device,
+-	.mapping_error = mips_dma_mapping_error,
+-	.dma_supported = mips_dma_supported
+-};
+-
+-struct dma_map_ops *mips_dma_map_ops = &mips_default_dma_map_ops;
++#ifdef CONFIG_SYS_HAS_DMA_OPS
++struct dma_map_ops *mips_dma_map_ops = NULL;
+ EXPORT_SYMBOL(mips_dma_map_ops);
++#endif
+ 
+ #define PREALLOC_DMA_DEBUG_ENTRIES (1 << 16)
+ 
diff --git a/target/linux/generic/patches-4.0/133-MIPS-UAPI-Ignore-__arch_swab-16-32-64-when-using-MIP.patch b/target/linux/generic/patches-4.0/133-MIPS-UAPI-Ignore-__arch_swab-16-32-64-when-using-MIP.patch
new file mode 100644
index 0000000..d8f25ac
--- /dev/null
+++ b/target/linux/generic/patches-4.0/133-MIPS-UAPI-Ignore-__arch_swab-16-32-64-when-using-MIP.patch
@@ -0,0 +1,58 @@
+From 71a0a72456b48de972d7ed613b06a22a3aa9057f Mon Sep 17 00:00:00 2001
+From: Yousong Zhou <yszhou4tech@gmail.com>
+Date: Sat, 26 Sep 2015 13:41:43 +0800
+Subject: [PATCH] MIPS: UAPI: Ignore __arch_swab{16,32,64} when using MIPS16
+
+Some GCC versions (e.g. 4.8.3) can incorrectly inline a function with
+MIPS32 instructions into another function with MIPS16 code [1], causing
+the assembler to genereate incorrect binary code or fail right away
+complaining about unrecognized opcode.
+
+In the case of __arch_swab{16,32}, when inlined by the compiler with
+flags `-mips32r2 -mips16 -Os', the assembler can fail with the following
+error.
+
+    {standard input}:79: Error: unrecognized opcode `wsbh $2,$2'
+
+For performance concerns and to workaround the issue already existing in
+older compilers, just ignore these 2 functions when compiling with
+mips16 enabled.
+
+ [1] Inlining nomips16 function into mips16 function can result in
+     undefined builtins, https://gcc.gnu.org/bugzilla/show_bug.cgi?id=55777
+
+Signed-off-by: Yousong Zhou <yszhou4tech@gmail.com>
+Cc: Maciej W. Rozycki <macro@linux-mips.org>
+Cc: linux-mips@linux-mips.org
+Patchwork: https://patchwork.linux-mips.org/patch/11241/
+Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
+---
+ arch/mips/include/uapi/asm/swab.h |    7 ++++---
+ 1 file changed, 4 insertions(+), 3 deletions(-)
+
+diff --git a/arch/mips/include/uapi/asm/swab.h b/arch/mips/include/uapi/asm/swab.h
+index 8f2d184..23cd9b1 100644
+--- a/arch/mips/include/uapi/asm/swab.h
++++ b/arch/mips/include/uapi/asm/swab.h
+@@ -13,8 +13,9 @@
+ 
+ #define __SWAB_64_THRU_32__
+ 
+-#if (defined(__mips_isa_rev) && (__mips_isa_rev >= 2)) ||		\
+-    defined(_MIPS_ARCH_LOONGSON3A)
++#if !defined(__mips16) &&					\
++	((defined(__mips_isa_rev) && (__mips_isa_rev >= 2)) ||	\
++	 defined(_MIPS_ARCH_LOONGSON3A))
+ 
+ static inline __attribute_const__ __u16 __arch_swab16(__u16 x)
+ {
+@@ -65,5 +66,5 @@ static inline __attribute_const__ __u64 __arch_swab64(__u64 x)
+ }
+ #define __arch_swab64 __arch_swab64
+ #endif /* __mips64 */
+-#endif /* MIPS R2 or newer or Loongson 3A */
++#endif /* (not __mips16) and (MIPS R2 or newer or Loongson 3A) */
+ #endif /* _ASM_SWAB_H */
+-- 
+1.7.10.4
+
diff --git a/target/linux/generic/patches-4.0/140-overlayfs_readdir_locking_fix.patch b/target/linux/generic/patches-4.0/140-overlayfs_readdir_locking_fix.patch
new file mode 100644
index 0000000..67dff98
--- /dev/null
+++ b/target/linux/generic/patches-4.0/140-overlayfs_readdir_locking_fix.patch
@@ -0,0 +1,148 @@
+Patch by: Miklos Szeredi <miklos@szeredi.hu>
+
+Some filesystems (e.g. jffs2) lock the same resources for both readdir
+and lookup, leading to a deadlock in ovl_cache_entry_new, which is called
+from the filldir, and calls lookup itself.
+
+--- a/fs/overlayfs/readdir.c
++++ b/fs/overlayfs/readdir.c
+@@ -23,6 +23,7 @@ struct ovl_cache_entry {
+ 	u64 ino;
+ 	struct list_head l_node;
+ 	struct rb_node node;
++	struct ovl_cache_entry *next_maybe_whiteout;
+ 	bool is_whiteout;
+ 	char name[];
+ };
+@@ -39,7 +40,7 @@ struct ovl_readdir_data {
+ 	struct rb_root root;
+ 	struct list_head *list;
+ 	struct list_head middle;
+-	struct dentry *dir;
++	struct ovl_cache_entry *first_maybe_whiteout;
+ 	int count;
+ 	int err;
+ };
+@@ -79,7 +80,7 @@ static struct ovl_cache_entry *ovl_cache
+ 	return NULL;
+ }
+ 
+-static struct ovl_cache_entry *ovl_cache_entry_new(struct dentry *dir,
++static struct ovl_cache_entry *ovl_cache_entry_new(struct ovl_readdir_data *rdd,
+ 						   const char *name, int len,
+ 						   u64 ino, unsigned int d_type)
+ {
+@@ -98,29 +99,8 @@ static struct ovl_cache_entry *ovl_cache
+ 	p->is_whiteout = false;
+ 
+ 	if (d_type == DT_CHR) {
+-		struct dentry *dentry;
+-		const struct cred *old_cred;
+-		struct cred *override_cred;
+-
+-		override_cred = prepare_creds();
+-		if (!override_cred) {
+-			kfree(p);
+-			return NULL;
+-		}
+-
+-		/*
+-		 * CAP_DAC_OVERRIDE for lookup
+-		 */
+-		cap_raise(override_cred->cap_effective, CAP_DAC_OVERRIDE);
+-		old_cred = override_creds(override_cred);
+-
+-		dentry = lookup_one_len(name, dir, len);
+-		if (!IS_ERR(dentry)) {
+-			p->is_whiteout = ovl_is_whiteout(dentry);
+-			dput(dentry);
+-		}
+-		revert_creds(old_cred);
+-		put_cred(override_cred);
++		p->next_maybe_whiteout = rdd->first_maybe_whiteout;
++		rdd->first_maybe_whiteout = p;
+ 	}
+ 	return p;
+ }
+@@ -148,7 +128,7 @@ static int ovl_cache_entry_add_rb(struct
+ 			return 0;
+ 	}
+ 
+-	p = ovl_cache_entry_new(rdd->dir, name, len, ino, d_type);
++	p = ovl_cache_entry_new(rdd, name, len, ino, d_type);
+ 	if (p == NULL)
+ 		return -ENOMEM;
+ 
+@@ -169,7 +149,7 @@ static int ovl_fill_lower(struct ovl_rea
+ 	if (p) {
+ 		list_move_tail(&p->l_node, &rdd->middle);
+ 	} else {
+-		p = ovl_cache_entry_new(rdd->dir, name, namelen, ino, d_type);
++		p = ovl_cache_entry_new(rdd, name, namelen, ino, d_type);
+ 		if (p == NULL)
+ 			rdd->err = -ENOMEM;
+ 		else
+@@ -219,6 +199,43 @@ static int ovl_fill_merge(struct dir_con
+ 		return ovl_fill_lower(rdd, name, namelen, offset, ino, d_type);
+ }
+ 
++static int ovl_check_whiteouts(struct dentry *dir, struct ovl_readdir_data *rdd)
++{
++	int err = 0;
++
++	mutex_lock(&dir->d_inode->i_mutex);
++	while (rdd->first_maybe_whiteout) {
++		struct dentry *dentry;
++		const struct cred *old_cred;
++		struct cred *override_cred;
++		struct ovl_cache_entry *p = rdd->first_maybe_whiteout;
++
++		rdd->first_maybe_whiteout = p->next_maybe_whiteout;
++
++		override_cred = prepare_creds();
++		if (!override_cred) {
++			err = -ENOMEM;
++			break;
++		}
++		/*
++		 * CAP_DAC_OVERRIDE for lookup
++		 */
++		cap_raise(override_cred->cap_effective, CAP_DAC_OVERRIDE);
++		old_cred = override_creds(override_cred);
++
++		dentry = lookup_one_len(p->name, dir, p->len);
++		if (!IS_ERR(dentry)) {
++			p->is_whiteout = ovl_is_whiteout(dentry);
++			dput(dentry);
++		}
++		revert_creds(old_cred);
++		put_cred(override_cred);
++	}
++	mutex_unlock(&dir->d_inode->i_mutex);
++
++	return err;
++}
++
+ static inline int ovl_dir_read(struct path *realpath,
+ 			       struct ovl_readdir_data *rdd)
+ {
+@@ -229,7 +246,7 @@ static inline int ovl_dir_read(struct pa
+ 	if (IS_ERR(realfile))
+ 		return PTR_ERR(realfile);
+ 
+-	rdd->dir = realpath->dentry;
++	rdd->first_maybe_whiteout = NULL;
+ 	rdd->ctx.pos = 0;
+ 	do {
+ 		rdd->count = 0;
+@@ -238,6 +255,10 @@ static inline int ovl_dir_read(struct pa
+ 		if (err >= 0)
+ 			err = rdd->err;
+ 	} while (!err && rdd->count);
++
++	if (!err && rdd->first_maybe_whiteout)
++		err = ovl_check_whiteouts(realpath->dentry, rdd);
++
+ 	fput(realfile);
+ 
+ 	return err;
diff --git a/target/linux/generic/patches-4.0/180-usb-xhci-make-USB_XHCI_PLATFORM-selectable.patch b/target/linux/generic/patches-4.0/180-usb-xhci-make-USB_XHCI_PLATFORM-selectable.patch
new file mode 100644
index 0000000..a17e398
--- /dev/null
+++ b/target/linux/generic/patches-4.0/180-usb-xhci-make-USB_XHCI_PLATFORM-selectable.patch
@@ -0,0 +1,41 @@
+From 9612e686b235dc9e33c8dfb5e6d2ff2b2140fb9d Mon Sep 17 00:00:00 2001
+From: =?UTF-8?q?Rafa=C5=82=20Mi=C5=82ecki?= <zajec5@gmail.com>
+Date: Tue, 16 Jun 2015 21:01:30 +0200
+Subject: [PATCH V2] usb: xhci: make USB_XHCI_PLATFORM selectable
+MIME-Version: 1.0
+Content-Type: text/plain; charset=UTF-8
+Content-Transfer-Encoding: 8bit
+
+Right now xhci-plat-hcd can be built when using one of platform specific
+drivers only (mvebu/rcar). There shouldn't be such limitation as some
+platforms may not require any quirks and may want to just use a generic
+driver ("generic-xhci" / "xhci-hcd").
+
+Signed-off-by: Rafał Miłecki <zajec5@gmail.com>
+---
+Greg/Mathias: I'm not sure if it's more like USB subsystem stuff or xHCI
+Could you decide which one of you could pick that, please?
+
+V2: Drop useless "default n", thanks Sergei :)
+---
+ drivers/usb/host/Kconfig | 9 ++++++++-
+ 1 file changed, 8 insertions(+), 1 deletion(-)
+
+--- a/drivers/usb/host/Kconfig
++++ b/drivers/usb/host/Kconfig
+@@ -32,7 +32,14 @@ config USB_XHCI_PCI
+        default y
+ 
+ config USB_XHCI_PLATFORM
+-	tristate
++	tristate "Generic xHCI driver for a platform device"
++	---help---
++	  Adds an xHCI host driver for a generic platform device, which
++	  provides a memory space and an irq.
++	  It is also a prerequisite for platform specific drivers that
++	  implement some extra quirks.
++
++	  If unsure, say N.
+ 
+ config USB_XHCI_MVEBU
+ 	tristate "xHCI support for Marvell Armada 375/38x"
diff --git a/target/linux/generic/patches-4.0/190-cdc_ncm_add_support_for_moving_ndp_to_end_of_ncm_frame.patch b/target/linux/generic/patches-4.0/190-cdc_ncm_add_support_for_moving_ndp_to_end_of_ncm_frame.patch
new file mode 100644
index 0000000..09cbe0c
--- /dev/null
+++ b/target/linux/generic/patches-4.0/190-cdc_ncm_add_support_for_moving_ndp_to_end_of_ncm_frame.patch
@@ -0,0 +1,228 @@
+From 4a0e3e989d66bb7204b163d9cfaa7fa96d0f2023 Mon Sep 17 00:00:00 2001
+From: Enrico Mioso <mrkiko.rs@gmail.com>
+Date: Wed, 8 Jul 2015 13:05:57 +0200
+Subject: [PATCH] cdc_ncm: Add support for moving NDP to end of NCM frame
+
+NCM specs are not actually mandating a specific position in the frame for
+the NDP (Network Datagram Pointer). However, some Huawei devices will
+ignore our aggregates if it is not placed after the datagrams it points
+to. Add support for doing just this, in a per-device configurable way.
+While at it, update NCM subdrivers, disabling this functionality in all of
+them, except in huawei_cdc_ncm where it is enabled instead.
+We aren't making any distinction between different Huawei NCM devices,
+based on what the vendor driver does. Standard NCM devices are left
+unaffected: if they are compliant, they should be always usable, still
+stay on the safe side.
+
+This change has been tested and working with a Huawei E3131 device (which
+works regardless of NDP position), a Huawei E3531 (also working both
+ways) and an E3372 (which mandates NDP to be after indexed datagrams).
+
+V1->V2:
+- corrected wrong NDP acronym definition
+- fixed possible NULL pointer dereference
+- patch cleanup
+V2->V3:
+- Properly account for the NDP size when writing new packets to SKB
+
+Signed-off-by: Enrico Mioso <mrkiko.rs@gmail.com>
+Signed-off-by: David S. Miller <davem@davemloft.net>
+---
+ drivers/net/usb/cdc_mbim.c       |  2 +-
+ drivers/net/usb/cdc_ncm.c        | 61 ++++++++++++++++++++++++++++++++++++----
+ drivers/net/usb/huawei_cdc_ncm.c |  7 +++--
+ include/linux/usb/cdc_ncm.h      |  7 ++++-
+ 4 files changed, 67 insertions(+), 10 deletions(-)
+
+--- a/drivers/net/usb/cdc_mbim.c
++++ b/drivers/net/usb/cdc_mbim.c
+@@ -158,7 +158,7 @@ static int cdc_mbim_bind(struct usbnet *
+ 	if (!cdc_ncm_comm_intf_is_mbim(intf->cur_altsetting))
+ 		goto err;
+ 
+-	ret = cdc_ncm_bind_common(dev, intf, data_altsetting);
++	ret = cdc_ncm_bind_common(dev, intf, data_altsetting, 0);
+ 	if (ret)
+ 		goto err;
+ 
+--- a/drivers/net/usb/cdc_ncm.c
++++ b/drivers/net/usb/cdc_ncm.c
+@@ -684,10 +684,12 @@ static void cdc_ncm_free(struct cdc_ncm_
+ 		ctx->tx_curr_skb = NULL;
+ 	}
+ 
++	kfree(ctx->delayed_ndp16);
++
+ 	kfree(ctx);
+ }
+ 
+-int cdc_ncm_bind_common(struct usbnet *dev, struct usb_interface *intf, u8 data_altsetting)
++int cdc_ncm_bind_common(struct usbnet *dev, struct usb_interface *intf, u8 data_altsetting, int drvflags)
+ {
+ 	const struct usb_cdc_union_desc *union_desc = NULL;
+ 	struct cdc_ncm_ctx *ctx;
+@@ -855,6 +857,17 @@ advance:
+ 	/* finish setting up the device specific data */
+ 	cdc_ncm_setup(dev);
+ 
++	/* Device-specific flags */
++	ctx->drvflags = drvflags;
++
++	/* Allocate the delayed NDP if needed. */
++	if (ctx->drvflags & CDC_NCM_FLAG_NDP_TO_END) {
++		ctx->delayed_ndp16 = kzalloc(ctx->max_ndp_size, GFP_KERNEL);
++		if (!ctx->delayed_ndp16)
++			goto error2;
++		dev_info(&intf->dev, "NDP will be placed at end of frame for this device.");
++	}
++
+ 	/* override ethtool_ops */
+ 	dev->net->ethtool_ops = &cdc_ncm_ethtool_ops;
+ 
+@@ -954,8 +967,11 @@ static int cdc_ncm_bind(struct usbnet *d
+ 	if (cdc_ncm_select_altsetting(intf) != CDC_NCM_COMM_ALTSETTING_NCM)
+ 		return -ENODEV;
+ 
+-	/* The NCM data altsetting is fixed */
+-	ret = cdc_ncm_bind_common(dev, intf, CDC_NCM_DATA_ALTSETTING_NCM);
++	/* The NCM data altsetting is fixed, so we hard-coded it.
++	 * Additionally, generic NCM devices are assumed to accept arbitrarily
++	 * placed NDP.
++	 */
++	ret = cdc_ncm_bind_common(dev, intf, CDC_NCM_DATA_ALTSETTING_NCM, 0);
+ 
+ 	/*
+ 	 * We should get an event when network connection is "connected" or
+@@ -986,6 +1002,14 @@ static struct usb_cdc_ncm_ndp16 *cdc_ncm
+ 	struct usb_cdc_ncm_nth16 *nth16 = (void *)skb->data;
+ 	size_t ndpoffset = le16_to_cpu(nth16->wNdpIndex);
+ 
++	/* If NDP should be moved to the end of the NCM package, we can't follow the
++	* NTH16 header as we would normally do. NDP isn't written to the SKB yet, and
++	* the wNdpIndex field in the header is actually not consistent with reality. It will be later.
++	*/
++	if (ctx->drvflags & CDC_NCM_FLAG_NDP_TO_END)
++		if (ctx->delayed_ndp16->dwSignature == sign)
++			return ctx->delayed_ndp16;
++
+ 	/* follow the chain of NDPs, looking for a match */
+ 	while (ndpoffset) {
+ 		ndp16 = (struct usb_cdc_ncm_ndp16 *)(skb->data + ndpoffset);
+@@ -995,7 +1019,8 @@ static struct usb_cdc_ncm_ndp16 *cdc_ncm
+ 	}
+ 
+ 	/* align new NDP */
+-	cdc_ncm_align_tail(skb, ctx->tx_ndp_modulus, 0, ctx->tx_max);
++	if (!(ctx->drvflags & CDC_NCM_FLAG_NDP_TO_END))
++		cdc_ncm_align_tail(skb, ctx->tx_ndp_modulus, 0, ctx->tx_max);
+ 
+ 	/* verify that there is room for the NDP and the datagram (reserve) */
+ 	if ((ctx->tx_max - skb->len - reserve) < ctx->max_ndp_size)
+@@ -1008,7 +1033,11 @@ static struct usb_cdc_ncm_ndp16 *cdc_ncm
+ 		nth16->wNdpIndex = cpu_to_le16(skb->len);
+ 
+ 	/* push a new empty NDP */
+-	ndp16 = (struct usb_cdc_ncm_ndp16 *)memset(skb_put(skb, ctx->max_ndp_size), 0, ctx->max_ndp_size);
++	if (!(ctx->drvflags & CDC_NCM_FLAG_NDP_TO_END))
++		ndp16 = (struct usb_cdc_ncm_ndp16 *)memset(skb_put(skb, ctx->max_ndp_size), 0, ctx->max_ndp_size);
++	else
++		ndp16 = ctx->delayed_ndp16;
++
+ 	ndp16->dwSignature = sign;
+ 	ndp16->wLength = cpu_to_le16(sizeof(struct usb_cdc_ncm_ndp16) + sizeof(struct usb_cdc_ncm_dpe16));
+ 	return ndp16;
+@@ -1023,6 +1052,15 @@ cdc_ncm_fill_tx_frame(struct usbnet *dev
+ 	struct sk_buff *skb_out;
+ 	u16 n = 0, index, ndplen;
+ 	u8 ready2send = 0;
++	u32 delayed_ndp_size;
++
++	/* When our NDP gets written in cdc_ncm_ndp(), then skb_out->len gets updated
++	 * accordingly. Otherwise, we should check here.
++	 */
++	if (ctx->drvflags & CDC_NCM_FLAG_NDP_TO_END)
++		delayed_ndp_size = ctx->max_ndp_size;
++	else
++		delayed_ndp_size = 0;
+ 
+ 	/* if there is a remaining skb, it gets priority */
+ 	if (skb != NULL) {
+@@ -1077,7 +1115,7 @@ cdc_ncm_fill_tx_frame(struct usbnet *dev
+ 		cdc_ncm_align_tail(skb_out,  ctx->tx_modulus, ctx->tx_remainder, ctx->tx_max);
+ 
+ 		/* check if we had enough room left for both NDP and frame */
+-		if (!ndp16 || skb_out->len + skb->len > ctx->tx_max) {
++		if (!ndp16 || skb_out->len + skb->len + delayed_ndp_size > ctx->tx_max) {
+ 			if (n == 0) {
+ 				/* won't fit, MTU problem? */
+ 				dev_kfree_skb_any(skb);
+@@ -1150,6 +1188,17 @@ cdc_ncm_fill_tx_frame(struct usbnet *dev
+ 		/* variables will be reset at next call */
+ 	}
+ 
++	/* If requested, put NDP at end of frame. */
++	if (ctx->drvflags & CDC_NCM_FLAG_NDP_TO_END) {
++		nth16 = (struct usb_cdc_ncm_nth16 *)skb_out->data;
++		cdc_ncm_align_tail(skb_out, ctx->tx_ndp_modulus, 0, ctx->tx_max);
++		nth16->wNdpIndex = cpu_to_le16(skb_out->len);
++		memcpy(skb_put(skb_out, ctx->max_ndp_size), ctx->delayed_ndp16, ctx->max_ndp_size);
++
++		/* Zero out delayed NDP - signature checking will naturally fail. */
++		ndp16 = memset(ctx->delayed_ndp16, 0, ctx->max_ndp_size);
++	}
++
+ 	/* If collected data size is less or equal ctx->min_tx_pkt
+ 	 * bytes, we send buffers as it is. If we get more data, it
+ 	 * would be more efficient for USB HS mobile device with DMA
+--- a/drivers/net/usb/huawei_cdc_ncm.c
++++ b/drivers/net/usb/huawei_cdc_ncm.c
+@@ -73,11 +73,14 @@ static int huawei_cdc_ncm_bind(struct us
+ 	struct usb_driver *subdriver = ERR_PTR(-ENODEV);
+ 	int ret = -ENODEV;
+ 	struct huawei_cdc_ncm_state *drvstate = (void *)&usbnet_dev->data;
++	int drvflags = 0;
+ 
+ 	/* altsetting should always be 1 for NCM devices - so we hard-coded
+-	 * it here
++	 * it here. Some huawei devices will need the NDP part of the NCM package to
++	 * be at the end of the frame.
+ 	 */
+-	ret = cdc_ncm_bind_common(usbnet_dev, intf, 1);
++	drvflags |= CDC_NCM_FLAG_NDP_TO_END;
++	ret = cdc_ncm_bind_common(usbnet_dev, intf, 1, drvflags);
+ 	if (ret)
+ 		goto err;
+ 
+--- a/include/linux/usb/cdc_ncm.h
++++ b/include/linux/usb/cdc_ncm.h
+@@ -80,6 +80,9 @@
+ #define CDC_NCM_TIMER_INTERVAL_MIN		5UL
+ #define CDC_NCM_TIMER_INTERVAL_MAX		(U32_MAX / NSEC_PER_USEC)
+ 
++/* Driver flags */
++#define CDC_NCM_FLAG_NDP_TO_END	0x02		/* NDP is placed at end of frame */
++
+ #define cdc_ncm_comm_intf_is_mbim(x)  ((x)->desc.bInterfaceSubClass == USB_CDC_SUBCLASS_MBIM && \
+ 				       (x)->desc.bInterfaceProtocol == USB_CDC_PROTO_NONE)
+ #define cdc_ncm_data_intf_is_mbim(x)  ((x)->desc.bInterfaceProtocol == USB_CDC_MBIM_PROTO_NTB)
+@@ -103,9 +106,11 @@ struct cdc_ncm_ctx {
+ 
+ 	spinlock_t mtx;
+ 	atomic_t stop;
++	int drvflags;
+ 
+ 	u32 timer_interval;
+ 	u32 max_ndp_size;
++	struct usb_cdc_ncm_ndp16 *delayed_ndp16;
+ 
+ 	u32 tx_timer_pending;
+ 	u32 tx_curr_frame_num;
+@@ -133,7 +138,7 @@ struct cdc_ncm_ctx {
+ };
+ 
+ u8 cdc_ncm_select_altsetting(struct usb_interface *intf);
+-int cdc_ncm_bind_common(struct usbnet *dev, struct usb_interface *intf, u8 data_altsetting);
++int cdc_ncm_bind_common(struct usbnet *dev, struct usb_interface *intf, u8 data_altsetting, int drvflags);
+ void cdc_ncm_unbind(struct usbnet *dev, struct usb_interface *intf);
+ struct sk_buff *cdc_ncm_fill_tx_frame(struct usbnet *dev, struct sk_buff *skb, __le32 sign);
+ int cdc_ncm_rx_verify_nth16(struct cdc_ncm_ctx *ctx, struct sk_buff *skb_in);
diff --git a/target/linux/generic/patches-4.0/191-usb-ehci-orion-fix-probe-for-GENERIC_PHY.patch b/target/linux/generic/patches-4.0/191-usb-ehci-orion-fix-probe-for-GENERIC_PHY.patch
new file mode 100644
index 0000000..cda4ca0
--- /dev/null
+++ b/target/linux/generic/patches-4.0/191-usb-ehci-orion-fix-probe-for-GENERIC_PHY.patch
@@ -0,0 +1,35 @@
+From a95f03e51471dbdbafd3391991d867ac2358ed02 Mon Sep 17 00:00:00 2001
+From: Jonas Gorski <jogo@openwrt.org>
+Date: Sun, 23 Aug 2015 14:23:29 +0200
+Subject: [PATCH] usb: ehci-orion: fix probe for !GENERIC_PHY
+
+Commit d445913ce0ab7f ("usb: ehci-orion: add optional PHY support")
+added support for optional phys, but devm_phy_optional_get returns
+-ENOSYS if GENERIC_PHY is not enabled.
+
+This causes probe failures, even when there are no phys specified:
+
+[    1.443365] orion-ehci f1058000.usb: init f1058000.usb fail, -38
+[    1.449403] orion-ehci: probe of f1058000.usb failed with error -38
+
+Similar to dwc3, treat -ENOSYS as no phy.
+
+Fixes: d445913ce0ab7f ("usb: ehci-orion: add optional PHY support")
+
+Signed-off-by: Jonas Gorski <jogo@openwrt.org>
+---
+ drivers/usb/host/ehci-orion.c | 3 ++-
+ 1 file changed, 2 insertions(+), 1 deletion(-)
+
+--- a/drivers/usb/host/ehci-orion.c
++++ b/drivers/usb/host/ehci-orion.c
+@@ -218,7 +218,8 @@ static int ehci_orion_drv_probe(struct p
+ 	priv->phy = devm_phy_optional_get(&pdev->dev, "usb");
+ 	if (IS_ERR(priv->phy)) {
+ 		err = PTR_ERR(priv->phy);
+-		goto err_phy_get;
++		if (err != -ENOSYS)
++			goto err_phy_get;
+ 	} else {
+ 		err = phy_init(priv->phy);
+ 		if (err)
diff --git a/target/linux/generic/patches-4.0/200-fix_localversion.patch b/target/linux/generic/patches-4.0/200-fix_localversion.patch
new file mode 100644
index 0000000..70228bb
--- /dev/null
+++ b/target/linux/generic/patches-4.0/200-fix_localversion.patch
@@ -0,0 +1,11 @@
+--- a/scripts/setlocalversion
++++ b/scripts/setlocalversion
+@@ -165,7 +165,7 @@ else
+ 	# annotated or signed tagged state (as git describe only
+ 	# looks at signed or annotated tags - git tag -a/-s) and
+ 	# LOCALVERSION= is not specified
+-	if test "${LOCALVERSION+set}" != "set"; then
++	if test "${CONFIG_LOCALVERSION+set}" != "set"; then
+ 		scm=$(scm_version --short)
+ 		res="$res${scm:++}"
+ 	fi
diff --git a/target/linux/generic/patches-4.0/201-extra_optimization.patch b/target/linux/generic/patches-4.0/201-extra_optimization.patch
new file mode 100644
index 0000000..a339826
--- /dev/null
+++ b/target/linux/generic/patches-4.0/201-extra_optimization.patch
@@ -0,0 +1,14 @@
+--- a/Makefile
++++ b/Makefile
+@@ -614,9 +614,9 @@ include $(srctree)/arch/$(SRCARCH)/Makef
+ KBUILD_CFLAGS	+= $(call cc-option,-fno-delete-null-pointer-checks,)
+ 
+ ifdef CONFIG_CC_OPTIMIZE_FOR_SIZE
+-KBUILD_CFLAGS	+= -Os $(call cc-disable-warning,maybe-uninitialized,)
++KBUILD_CFLAGS	+= -Os $(EXTRA_OPTIMIZATION) $(call cc-disable-warning,maybe-uninitialized,)
+ else
+-KBUILD_CFLAGS	+= -O2
++KBUILD_CFLAGS	+= -O2 -fno-reorder-blocks -fno-tree-ch $(EXTRA_OPTIMIZATION)
+ endif
+ 
+ # Tell gcc to never replace conditional load with a non-conditional one
diff --git a/target/linux/generic/patches-4.0/202-reduce_module_size.patch b/target/linux/generic/patches-4.0/202-reduce_module_size.patch
new file mode 100644
index 0000000..3f36af8
--- /dev/null
+++ b/target/linux/generic/patches-4.0/202-reduce_module_size.patch
@@ -0,0 +1,11 @@
+--- a/Makefile
++++ b/Makefile
+@@ -410,7 +410,7 @@ KBUILD_CFLAGS_KERNEL :=
+ KBUILD_AFLAGS   := -D__ASSEMBLY__
+ KBUILD_AFLAGS_MODULE  := -DMODULE
+ KBUILD_CFLAGS_MODULE  := -DMODULE
+-KBUILD_LDFLAGS_MODULE := -T $(srctree)/scripts/module-common.lds
++KBUILD_LDFLAGS_MODULE = -T $(srctree)/scripts/module-common.lds $(if $(CONFIG_PROFILING),,-s)
+ 
+ # Read KERNELRELEASE from include/config/kernel.release (if it exists)
+ KERNELRELEASE = $(shell cat include/config/kernel.release 2> /dev/null)
diff --git a/target/linux/generic/patches-4.0/203-kallsyms_uncompressed.patch b/target/linux/generic/patches-4.0/203-kallsyms_uncompressed.patch
new file mode 100644
index 0000000..99f0ad2
--- /dev/null
+++ b/target/linux/generic/patches-4.0/203-kallsyms_uncompressed.patch
@@ -0,0 +1,108 @@
+--- a/scripts/kallsyms.c
++++ b/scripts/kallsyms.c
+@@ -58,6 +58,7 @@ static struct addr_range percpu_range =
+ static struct sym_entry *table;
+ static unsigned int table_size, table_cnt;
+ static int all_symbols = 0;
++static int uncompressed = 0;
+ static int absolute_percpu = 0;
+ static char symbol_prefix_char = '\0';
+ static unsigned long long kernel_start_addr = 0;
+@@ -392,6 +393,9 @@ static void write_src(void)
+ 
+ 	free(markers);
+ 
++	if (uncompressed)
++		return;
++
+ 	output_label("kallsyms_token_table");
+ 	off = 0;
+ 	for (i = 0; i < 256; i++) {
+@@ -450,6 +454,9 @@ static void *find_token(unsigned char *s
+ {
+ 	int i;
+ 
++	if (uncompressed)
++		return NULL;
++
+ 	for (i = 0; i < len - 1; i++) {
+ 		if (str[i] == token[0] && str[i+1] == token[1])
+ 			return &str[i];
+@@ -522,6 +529,9 @@ static void optimize_result(void)
+ {
+ 	int i, best;
+ 
++	if (uncompressed)
++		return;
++
+ 	/* using the '\0' symbol last allows compress_symbols to use standard
+ 	 * fast string functions */
+ 	for (i = 255; i >= 0; i--) {
+@@ -692,7 +702,9 @@ int main(int argc, char **argv)
+ 			} else if (strncmp(argv[i], "--page-offset=", 14) == 0) {
+ 				const char *p = &argv[i][14];
+ 				kernel_start_addr = strtoull(p, NULL, 16);
+-			} else
++			} else if (strcmp(argv[i], "--uncompressed") == 0)
++				uncompressed = 1;
++			else
+ 				usage();
+ 		}
+ 	} else if (argc != 1)
+--- a/init/Kconfig
++++ b/init/Kconfig
+@@ -1324,6 +1324,17 @@ config SYSCTL_ARCH_UNALIGN_ALLOW
+ 	  the unaligned access emulation.
+ 	  see arch/parisc/kernel/unaligned.c for reference
+ 
++config KALLSYMS_UNCOMPRESSED
++	bool "Keep kallsyms uncompressed"
++	depends on KALLSYMS
++	help
++		Normally kallsyms contains compressed symbols (using a token table),
++		reducing the uncompressed kernel image size. Keeping the symbol table
++		uncompressed significantly improves the size of this part in compressed
++		kernel images.
++
++		Say N unless you need compressed kernel images to be small.
++
+ config HAVE_PCSPKR_PLATFORM
+ 	bool
+ 
+--- a/scripts/link-vmlinux.sh
++++ b/scripts/link-vmlinux.sh
+@@ -90,6 +90,10 @@ kallsyms()
+ 		kallsymopt="${kallsymopt} --absolute-percpu"
+ 	fi
+ 
++	if [ -n "${CONFIG_KALLSYMS_UNCOMPRESSED}" ]; then
++		kallsymopt="${kallsymopt} --uncompressed"
++	fi
++
+ 	local aflags="${KBUILD_AFLAGS} ${KBUILD_AFLAGS_KERNEL}               \
+ 		      ${NOSTDINC_FLAGS} ${LINUXINCLUDE} ${KBUILD_CPPFLAGS}"
+ 
+--- a/kernel/kallsyms.c
++++ b/kernel/kallsyms.c
+@@ -109,6 +109,11 @@ static unsigned int kallsyms_expand_symb
+ 	 * For every byte on the compressed symbol data, copy the table
+ 	 * entry for that byte.
+ 	 */
++#ifdef CONFIG_KALLSYMS_UNCOMPRESSED
++	memcpy(result, data + 1, len - 1);
++	result += len - 1;
++	len = 0;
++#endif
+ 	while (len) {
+ 		tptr = &kallsyms_token_table[kallsyms_token_index[*data]];
+ 		data++;
+@@ -141,6 +146,9 @@ tail:
+  */
+ static char kallsyms_get_symbol_type(unsigned int off)
+ {
++#ifdef CONFIG_KALLSYMS_UNCOMPRESSED
++	return kallsyms_names[off + 1];
++#endif
+ 	/*
+ 	 * Get just the first code, look it up in the token table,
+ 	 * and return the first char from this token.
diff --git a/target/linux/generic/patches-4.0/204-module_strip.patch b/target/linux/generic/patches-4.0/204-module_strip.patch
new file mode 100644
index 0000000..584839a
--- /dev/null
+++ b/target/linux/generic/patches-4.0/204-module_strip.patch
@@ -0,0 +1,194 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Subject: [PATCH] build: add a hack for removing non-essential module info
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+---
+--- a/include/linux/module.h
++++ b/include/linux/module.h
+@@ -84,9 +84,10 @@ void trim_init_extable(struct module *m)
+ 
+ /* Generic info of form tag = "info" */
+ #define MODULE_INFO(tag, info) __MODULE_INFO(tag, tag, info)
++#define MODULE_INFO_STRIP(tag, info) __MODULE_INFO_STRIP(tag, tag, info)
+ 
+ /* For userspace: you can also call me... */
+-#define MODULE_ALIAS(_alias) MODULE_INFO(alias, _alias)
++#define MODULE_ALIAS(_alias) MODULE_INFO_STRIP(alias, _alias)
+ 
+ /* Soft module dependencies. See man modprobe.d for details.
+  * Example: MODULE_SOFTDEP("pre: module-foo module-bar post: module-baz")
+@@ -127,12 +128,12 @@ void trim_init_extable(struct module *m)
+  * Author(s), use "Name <email>" or just "Name", for multiple
+  * authors use multiple MODULE_AUTHOR() statements/lines.
+  */
+-#define MODULE_AUTHOR(_author) MODULE_INFO(author, _author)
++#define MODULE_AUTHOR(_author) MODULE_INFO_STRIP(author, _author)
+ 
+ /* What your module does. */
+-#define MODULE_DESCRIPTION(_description) MODULE_INFO(description, _description)
++#define MODULE_DESCRIPTION(_description) MODULE_INFO_STRIP(description, _description)
+ 
+-#ifdef MODULE
++#if defined(MODULE) && !defined(CONFIG_MODULE_STRIPPED)
+ /* Creates an alias so file2alias.c can find device table. */
+ #define MODULE_DEVICE_TABLE(type, name)					\
+ extern const typeof(name) __mod_##type##__##name##_device_table		\
+@@ -159,7 +160,9 @@ extern const typeof(name) __mod_##type##
+  */
+ 
+ #if defined(MODULE) || !defined(CONFIG_SYSFS)
+-#define MODULE_VERSION(_version) MODULE_INFO(version, _version)
++#define MODULE_VERSION(_version) MODULE_INFO_STRIP(version, _version)
++#elif defined(CONFIG_MODULE_STRIPPED)
++#define MODULE_VERSION(_version) __MODULE_INFO_DISABLED(version)
+ #else
+ #define MODULE_VERSION(_version)					\
+ 	static struct module_version_attribute ___modver_attr = {	\
+@@ -181,7 +184,7 @@ extern const typeof(name) __mod_##type##
+ /* Optional firmware file (or files) needed by the module
+  * format is simply firmware file name.  Multiple firmware
+  * files require multiple MODULE_FIRMWARE() specifiers */
+-#define MODULE_FIRMWARE(_firmware) MODULE_INFO(firmware, _firmware)
++#define MODULE_FIRMWARE(_firmware) MODULE_INFO_STRIP(firmware, _firmware)
+ 
+ /* Given an address, look for it in the exception tables */
+ const struct exception_table_entry *search_exception_tables(unsigned long add);
+--- a/include/linux/moduleparam.h
++++ b/include/linux/moduleparam.h
+@@ -16,6 +16,16 @@
+ /* Chosen so that structs with an unsigned long line up. */
+ #define MAX_PARAM_PREFIX_LEN (64 - sizeof(unsigned long))
+ 
++/* This struct is here for syntactic coherency, it is not used */
++#define __MODULE_INFO_DISABLED(name)					  \
++  struct __UNIQUE_ID(name) {}
++
++#ifdef CONFIG_MODULE_STRIPPED
++#define __MODULE_INFO_STRIP(tag, name, info) __MODULE_INFO_DISABLED(name)
++#else
++#define __MODULE_INFO_STRIP(tag, name, info) __MODULE_INFO(tag, name, info)
++#endif
++
+ #ifdef MODULE
+ #define __MODULE_INFO(tag, name, info)					  \
+ static const char __UNIQUE_ID(name)[]					  \
+@@ -23,8 +33,7 @@ static const char __UNIQUE_ID(name)[]
+   = __stringify(tag) "=" info
+ #else  /* !MODULE */
+ /* This struct is here for syntactic coherency, it is not used */
+-#define __MODULE_INFO(tag, name, info)					  \
+-  struct __UNIQUE_ID(name) {}
++#define __MODULE_INFO(tag, name, info) __MODULE_INFO_DISABLED(name)
+ #endif
+ #define __MODULE_PARM_TYPE(name, _type)					  \
+   __MODULE_INFO(parmtype, name##type, #name ":" _type)
+@@ -32,7 +41,7 @@ static const char __UNIQUE_ID(name)[]
+ /* One for each parameter, describing how to use it.  Some files do
+    multiple of these per line, so can't just use MODULE_INFO. */
+ #define MODULE_PARM_DESC(_parm, desc) \
+-	__MODULE_INFO(parm, _parm, #_parm ":" desc)
++	__MODULE_INFO_STRIP(parm, _parm, #_parm ":" desc)
+ 
+ struct kernel_param;
+ 
+--- a/init/Kconfig
++++ b/init/Kconfig
+@@ -1974,6 +1974,13 @@ config MODULE_COMPRESS_XZ
+ 
+ endchoice
+ 
++config MODULE_STRIPPED
++	bool "Reduce module size"
++	depends on MODULES
++	help
++	  Remove module parameter descriptions, author info, version, aliases,
++	  device tables, etc.
++
+ endif # MODULES
+ 
+ config INIT_ALL_POSSIBLE
+--- a/kernel/module.c
++++ b/kernel/module.c
+@@ -2680,6 +2680,7 @@ static struct module *setup_load_info(st
+ 
+ static int check_modinfo(struct module *mod, struct load_info *info, int flags)
+ {
++#ifndef CONFIG_MODULE_STRIPPED
+ 	const char *modmagic = get_modinfo(info, "vermagic");
+ 	int err;
+ 
+@@ -2705,6 +2706,7 @@ static int check_modinfo(struct module *
+ 		pr_warn("%s: module is from the staging directory, the quality "
+ 			"is unknown, you have been warned.\n", mod->name);
+ 	}
++#endif
+ 
+ 	/* Set up license info based on the info section */
+ 	set_license(mod, get_modinfo(info, "license"));
+--- a/scripts/mod/modpost.c
++++ b/scripts/mod/modpost.c
+@@ -1726,7 +1726,9 @@ static void read_symbols(char *modname)
+ 		symname = remove_dot(info.strtab + sym->st_name);
+ 
+ 		handle_modversions(mod, &info, sym, symname);
++#ifndef CONFIG_MODULE_STRIPPED
+ 		handle_moddevtable(mod, &info, sym, symname);
++#endif
+ 	}
+ 	if (!is_vmlinux(modname) ||
+ 	     (is_vmlinux(modname) && vmlinux_section_warnings))
+@@ -1870,7 +1872,9 @@ static void add_header(struct buffer *b,
+ 	buf_printf(b, "#include <linux/vermagic.h>\n");
+ 	buf_printf(b, "#include <linux/compiler.h>\n");
+ 	buf_printf(b, "\n");
++#ifndef CONFIG_MODULE_STRIPPED
+ 	buf_printf(b, "MODULE_INFO(vermagic, VERMAGIC_STRING);\n");
++#endif
+ 	buf_printf(b, "\n");
+ 	buf_printf(b, "__visible struct module __this_module\n");
+ 	buf_printf(b, "__attribute__((section(\".gnu.linkonce.this_module\"))) = {\n");
+@@ -1887,16 +1891,20 @@ static void add_header(struct buffer *b,
+ 
+ static void add_intree_flag(struct buffer *b, int is_intree)
+ {
++#ifndef CONFIG_MODULE_STRIPPED
+ 	if (is_intree)
+ 		buf_printf(b, "\nMODULE_INFO(intree, \"Y\");\n");
++#endif
+ }
+ 
+ static void add_staging_flag(struct buffer *b, const char *name)
+ {
++#ifndef CONFIG_MODULE_STRIPPED
+ 	static const char *staging_dir = "drivers/staging";
+ 
+ 	if (strncmp(staging_dir, name, strlen(staging_dir)) == 0)
+ 		buf_printf(b, "\nMODULE_INFO(staging, \"Y\");\n");
++#endif
+ }
+ 
+ /**
+@@ -1989,11 +1997,13 @@ static void add_depends(struct buffer *b
+ 
+ static void add_srcversion(struct buffer *b, struct module *mod)
+ {
++#ifndef CONFIG_MODULE_STRIPPED
+ 	if (mod->srcversion[0]) {
+ 		buf_printf(b, "\n");
+ 		buf_printf(b, "MODULE_INFO(srcversion, \"%s\");\n",
+ 			   mod->srcversion);
+ 	}
++#endif
+ }
+ 
+ static void write_if_changed(struct buffer *b, const char *fname)
+@@ -2224,7 +2234,9 @@ int main(int argc, char **argv)
+ 		add_staging_flag(&buf, mod->name);
+ 		err |= add_versions(&buf, mod);
+ 		add_depends(&buf, mod, modules);
++#ifndef CONFIG_MODULE_STRIPPED
+ 		add_moddevtable(&buf, mod);
++#endif
+ 		add_srcversion(&buf, mod);
+ 
+ 		sprintf(fname, "%s.mod.c", mod->name);
diff --git a/target/linux/generic/patches-4.0/205-backtrace_module_info.patch b/target/linux/generic/patches-4.0/205-backtrace_module_info.patch
new file mode 100644
index 0000000..2d0cc5a
--- /dev/null
+++ b/target/linux/generic/patches-4.0/205-backtrace_module_info.patch
@@ -0,0 +1,36 @@
+--- a/lib/vsprintf.c
++++ b/lib/vsprintf.c
+@@ -615,8 +615,10 @@ char *symbol_string(char *buf, char *end
+ 		    struct printf_spec spec, const char *fmt)
+ {
+ 	unsigned long value;
+-#ifdef CONFIG_KALLSYMS
+ 	char sym[KSYM_SYMBOL_LEN];
++#ifndef CONFIG_KALLSYMS
++	struct module *mod;
++	int len;
+ #endif
+ 
+ 	if (fmt[1] == 'R')
+@@ -630,15 +632,15 @@ char *symbol_string(char *buf, char *end
+ 		sprint_symbol(sym, value);
+ 	else
+ 		sprint_symbol_no_offset(sym, value);
+-
+-	return string(buf, end, sym, spec);
+ #else
+-	spec.field_width = 2 * sizeof(void *);
+-	spec.flags |= SPECIAL | SMALL | ZEROPAD;
+-	spec.base = 16;
++	len = snprintf(sym, sizeof(sym), "0x%lx", value);
+ 
+-	return number(buf, end, value, spec);
++	mod = __module_address(value);
++	if (mod)
++		snprintf(sym + len, sizeof(sym) - len, " [%s@%p+0x%x]",
++			 mod->name, mod->module_core, mod->core_size);
+ #endif
++	return string(buf, end, sym, spec);
+ }
+ 
+ static noinline_for_stack
diff --git a/target/linux/generic/patches-4.0/210-darwin_scripts_include.patch b/target/linux/generic/patches-4.0/210-darwin_scripts_include.patch
new file mode 100644
index 0000000..dc554de
--- /dev/null
+++ b/target/linux/generic/patches-4.0/210-darwin_scripts_include.patch
@@ -0,0 +1,3088 @@
+--- a/scripts/kallsyms.c
++++ b/scripts/kallsyms.c
+@@ -22,6 +22,35 @@
+ #include <stdlib.h>
+ #include <string.h>
+ #include <ctype.h>
++#ifdef __APPLE__
++/* Darwin has no memmem implementation, this one is ripped of the uClibc-0.9.28 source */
++void *memmem (const void *haystack, size_t haystack_len,
++                          const void *needle,  size_t needle_len)
++{
++  const char *begin;
++  const char *const last_possible
++    = (const char *) haystack + haystack_len - needle_len;
++
++  if (needle_len == 0)
++    /* The first occurrence of the empty string is deemed to occur at
++       the beginning of the string.  */
++    return (void *) haystack;
++
++  /* Sanity check, otherwise the loop might search through the whole
++     memory.  */
++  if (__builtin_expect (haystack_len < needle_len, 0))
++    return NULL;
++
++  for (begin = (const char *) haystack; begin <= last_possible; ++begin)
++    if (begin[0] == ((const char *) needle)[0] &&
++        !memcmp ((const void *) &begin[1],
++                 (const void *) ((const char *) needle + 1),
++                 needle_len - 1))
++      return (void *) begin;
++
++  return NULL;
++}
++#endif
+ 
+ #ifndef ARRAY_SIZE
+ #define ARRAY_SIZE(arr) (sizeof(arr) / sizeof(arr[0]))
+--- a/scripts/kconfig/Makefile
++++ b/scripts/kconfig/Makefile
+@@ -151,6 +151,9 @@ check-lxdialog  := $(srctree)/$(src)/lxd
+ # we really need to do so. (Do not call gcc as part of make mrproper)
+ HOST_EXTRACFLAGS += $(shell $(CONFIG_SHELL) $(check-lxdialog) -ccflags) \
+                     -DLOCALE
++ifeq ($(shell uname -s),Darwin)
++HOST_LOADLIBES  += -lncurses
++endif
+ 
+ # ===========================================================================
+ # Shared Makefile for the various kconfig executables:
+--- a/scripts/mod/mk_elfconfig.c
++++ b/scripts/mod/mk_elfconfig.c
+@@ -1,7 +1,11 @@
+ #include <stdio.h>
+ #include <stdlib.h>
+ #include <string.h>
++#ifndef __APPLE__
+ #include <elf.h>
++#else
++#include "elf.h"
++#endif
+ 
+ int
+ main(int argc, char **argv)
+--- a/scripts/mod/modpost.h
++++ b/scripts/mod/modpost.h
+@@ -7,7 +7,11 @@
+ #include <sys/mman.h>
+ #include <fcntl.h>
+ #include <unistd.h>
++#if !(defined(__APPLE__) || defined(__CYGWIN__))
+ #include <elf.h>
++#else
++#include "elf.h"
++#endif
+ 
+ #include "elfconfig.h"
+ 
+--- /dev/null
++++ b/scripts/mod/elf.h
+@@ -0,0 +1,3007 @@
++/* This file defines standard ELF types, structures, and macros.
++   Copyright (C) 1995-2012 Free Software Foundation, Inc.
++   This file is part of the GNU C Library.
++
++   The GNU C Library is free software; you can redistribute it and/or
++   modify it under the terms of the GNU Lesser General Public
++   License as published by the Free Software Foundation; either
++   version 2.1 of the License, or (at your option) any later version.
++
++   The GNU C Library is distributed in the hope that it will be useful,
++   but WITHOUT ANY WARRANTY; without even the implied warranty of
++   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
++   Lesser General Public License for more details.
++
++   You should have received a copy of the GNU Lesser General Public
++   License along with the GNU C Library; if not, see
++   <http://www.gnu.org/licenses/>.  */
++
++#ifndef _ELF_H
++#define	_ELF_H 1
++
++/* Standard ELF types.  */
++
++#include <stdint.h>
++
++/* Type for a 16-bit quantity.  */
++typedef uint16_t Elf32_Half;
++typedef uint16_t Elf64_Half;
++
++/* Types for signed and unsigned 32-bit quantities.  */
++typedef uint32_t Elf32_Word;
++typedef	int32_t  Elf32_Sword;
++typedef uint32_t Elf64_Word;
++typedef	int32_t  Elf64_Sword;
++
++/* Types for signed and unsigned 64-bit quantities.  */
++typedef uint64_t Elf32_Xword;
++typedef	int64_t  Elf32_Sxword;
++typedef uint64_t Elf64_Xword;
++typedef	int64_t  Elf64_Sxword;
++
++/* Type of addresses.  */
++typedef uint32_t Elf32_Addr;
++typedef uint64_t Elf64_Addr;
++
++/* Type of file offsets.  */
++typedef uint32_t Elf32_Off;
++typedef uint64_t Elf64_Off;
++
++/* Type for section indices, which are 16-bit quantities.  */
++typedef uint16_t Elf32_Section;
++typedef uint16_t Elf64_Section;
++
++/* Type for version symbol information.  */
++typedef Elf32_Half Elf32_Versym;
++typedef Elf64_Half Elf64_Versym;
++
++
++/* The ELF file header.  This appears at the start of every ELF file.  */
++
++#define EI_NIDENT (16)
++
++typedef struct
++{
++  unsigned char	e_ident[EI_NIDENT];	/* Magic number and other info */
++  Elf32_Half	e_type;			/* Object file type */
++  Elf32_Half	e_machine;		/* Architecture */
++  Elf32_Word	e_version;		/* Object file version */
++  Elf32_Addr	e_entry;		/* Entry point virtual address */
++  Elf32_Off	e_phoff;		/* Program header table file offset */
++  Elf32_Off	e_shoff;		/* Section header table file offset */
++  Elf32_Word	e_flags;		/* Processor-specific flags */
++  Elf32_Half	e_ehsize;		/* ELF header size in bytes */
++  Elf32_Half	e_phentsize;		/* Program header table entry size */
++  Elf32_Half	e_phnum;		/* Program header table entry count */
++  Elf32_Half	e_shentsize;		/* Section header table entry size */
++  Elf32_Half	e_shnum;		/* Section header table entry count */
++  Elf32_Half	e_shstrndx;		/* Section header string table index */
++} Elf32_Ehdr;
++
++typedef struct
++{
++  unsigned char	e_ident[EI_NIDENT];	/* Magic number and other info */
++  Elf64_Half	e_type;			/* Object file type */
++  Elf64_Half	e_machine;		/* Architecture */
++  Elf64_Word	e_version;		/* Object file version */
++  Elf64_Addr	e_entry;		/* Entry point virtual address */
++  Elf64_Off	e_phoff;		/* Program header table file offset */
++  Elf64_Off	e_shoff;		/* Section header table file offset */
++  Elf64_Word	e_flags;		/* Processor-specific flags */
++  Elf64_Half	e_ehsize;		/* ELF header size in bytes */
++  Elf64_Half	e_phentsize;		/* Program header table entry size */
++  Elf64_Half	e_phnum;		/* Program header table entry count */
++  Elf64_Half	e_shentsize;		/* Section header table entry size */
++  Elf64_Half	e_shnum;		/* Section header table entry count */
++  Elf64_Half	e_shstrndx;		/* Section header string table index */
++} Elf64_Ehdr;
++
++/* Fields in the e_ident array.  The EI_* macros are indices into the
++   array.  The macros under each EI_* macro are the values the byte
++   may have.  */
++
++#define EI_MAG0		0		/* File identification byte 0 index */
++#define ELFMAG0		0x7f		/* Magic number byte 0 */
++
++#define EI_MAG1		1		/* File identification byte 1 index */
++#define ELFMAG1		'E'		/* Magic number byte 1 */
++
++#define EI_MAG2		2		/* File identification byte 2 index */
++#define ELFMAG2		'L'		/* Magic number byte 2 */
++
++#define EI_MAG3		3		/* File identification byte 3 index */
++#define ELFMAG3		'F'		/* Magic number byte 3 */
++
++/* Conglomeration of the identification bytes, for easy testing as a word.  */
++#define	ELFMAG		"\177ELF"
++#define	SELFMAG		4
++
++#define EI_CLASS	4		/* File class byte index */
++#define ELFCLASSNONE	0		/* Invalid class */
++#define ELFCLASS32	1		/* 32-bit objects */
++#define ELFCLASS64	2		/* 64-bit objects */
++#define ELFCLASSNUM	3
++
++#define EI_DATA		5		/* Data encoding byte index */
++#define ELFDATANONE	0		/* Invalid data encoding */
++#define ELFDATA2LSB	1		/* 2's complement, little endian */
++#define ELFDATA2MSB	2		/* 2's complement, big endian */
++#define ELFDATANUM	3
++
++#define EI_VERSION	6		/* File version byte index */
++					/* Value must be EV_CURRENT */
++
++#define EI_OSABI	7		/* OS ABI identification */
++#define ELFOSABI_NONE		0	/* UNIX System V ABI */
++#define ELFOSABI_SYSV		0	/* Alias.  */
++#define ELFOSABI_HPUX		1	/* HP-UX */
++#define ELFOSABI_NETBSD		2	/* NetBSD.  */
++#define ELFOSABI_GNU		3	/* Object uses GNU ELF extensions.  */
++#define ELFOSABI_LINUX		ELFOSABI_GNU /* Compatibility alias.  */
++#define ELFOSABI_SOLARIS	6	/* Sun Solaris.  */
++#define ELFOSABI_AIX		7	/* IBM AIX.  */
++#define ELFOSABI_IRIX		8	/* SGI Irix.  */
++#define ELFOSABI_FREEBSD	9	/* FreeBSD.  */
++#define ELFOSABI_TRU64		10	/* Compaq TRU64 UNIX.  */
++#define ELFOSABI_MODESTO	11	/* Novell Modesto.  */
++#define ELFOSABI_OPENBSD	12	/* OpenBSD.  */
++#define ELFOSABI_ARM_AEABI	64	/* ARM EABI */
++#define ELFOSABI_ARM		97	/* ARM */
++#define ELFOSABI_STANDALONE	255	/* Standalone (embedded) application */
++
++#define EI_ABIVERSION	8		/* ABI version */
++
++#define EI_PAD		9		/* Byte index of padding bytes */
++
++/* Legal values for e_type (object file type).  */
++
++#define ET_NONE		0		/* No file type */
++#define ET_REL		1		/* Relocatable file */
++#define ET_EXEC		2		/* Executable file */
++#define ET_DYN		3		/* Shared object file */
++#define ET_CORE		4		/* Core file */
++#define	ET_NUM		5		/* Number of defined types */
++#define ET_LOOS		0xfe00		/* OS-specific range start */
++#define ET_HIOS		0xfeff		/* OS-specific range end */
++#define ET_LOPROC	0xff00		/* Processor-specific range start */
++#define ET_HIPROC	0xffff		/* Processor-specific range end */
++
++/* Legal values for e_machine (architecture).  */
++
++#define EM_NONE		 0		/* No machine */
++#define EM_M32		 1		/* AT&T WE 32100 */
++#define EM_SPARC	 2		/* SUN SPARC */
++#define EM_386		 3		/* Intel 80386 */
++#define EM_68K		 4		/* Motorola m68k family */
++#define EM_88K		 5		/* Motorola m88k family */
++#define EM_860		 7		/* Intel 80860 */
++#define EM_MIPS		 8		/* MIPS R3000 big-endian */
++#define EM_S370		 9		/* IBM System/370 */
++#define EM_MIPS_RS3_LE	10		/* MIPS R3000 little-endian */
++
++#define EM_PARISC	15		/* HPPA */
++#define EM_VPP500	17		/* Fujitsu VPP500 */
++#define EM_SPARC32PLUS	18		/* Sun's "v8plus" */
++#define EM_960		19		/* Intel 80960 */
++#define EM_PPC		20		/* PowerPC */
++#define EM_PPC64	21		/* PowerPC 64-bit */
++#define EM_S390		22		/* IBM S390 */
++
++#define EM_V800		36		/* NEC V800 series */
++#define EM_FR20		37		/* Fujitsu FR20 */
++#define EM_RH32		38		/* TRW RH-32 */
++#define EM_RCE		39		/* Motorola RCE */
++#define EM_ARM		40		/* ARM */
++#define EM_FAKE_ALPHA	41		/* Digital Alpha */
++#define EM_SH		42		/* Hitachi SH */
++#define EM_SPARCV9	43		/* SPARC v9 64-bit */
++#define EM_TRICORE	44		/* Siemens Tricore */
++#define EM_ARC		45		/* Argonaut RISC Core */
++#define EM_H8_300	46		/* Hitachi H8/300 */
++#define EM_H8_300H	47		/* Hitachi H8/300H */
++#define EM_H8S		48		/* Hitachi H8S */
++#define EM_H8_500	49		/* Hitachi H8/500 */
++#define EM_IA_64	50		/* Intel Merced */
++#define EM_MIPS_X	51		/* Stanford MIPS-X */
++#define EM_COLDFIRE	52		/* Motorola Coldfire */
++#define EM_68HC12	53		/* Motorola M68HC12 */
++#define EM_MMA		54		/* Fujitsu MMA Multimedia Accelerator*/
++#define EM_PCP		55		/* Siemens PCP */
++#define EM_NCPU		56		/* Sony nCPU embeeded RISC */
++#define EM_NDR1		57		/* Denso NDR1 microprocessor */
++#define EM_STARCORE	58		/* Motorola Start*Core processor */
++#define EM_ME16		59		/* Toyota ME16 processor */
++#define EM_ST100	60		/* STMicroelectronic ST100 processor */
++#define EM_TINYJ	61		/* Advanced Logic Corp. Tinyj emb.fam*/
++#define EM_X86_64	62		/* AMD x86-64 architecture */
++#define EM_PDSP		63		/* Sony DSP Processor */
++
++#define EM_FX66		66		/* Siemens FX66 microcontroller */
++#define EM_ST9PLUS	67		/* STMicroelectronics ST9+ 8/16 mc */
++#define EM_ST7		68		/* STmicroelectronics ST7 8 bit mc */
++#define EM_68HC16	69		/* Motorola MC68HC16 microcontroller */
++#define EM_68HC11	70		/* Motorola MC68HC11 microcontroller */
++#define EM_68HC08	71		/* Motorola MC68HC08 microcontroller */
++#define EM_68HC05	72		/* Motorola MC68HC05 microcontroller */
++#define EM_SVX		73		/* Silicon Graphics SVx */
++#define EM_ST19		74		/* STMicroelectronics ST19 8 bit mc */
++#define EM_VAX		75		/* Digital VAX */
++#define EM_CRIS		76		/* Axis Communications 32-bit embedded processor */
++#define EM_JAVELIN	77		/* Infineon Technologies 32-bit embedded processor */
++#define EM_FIREPATH	78		/* Element 14 64-bit DSP Processor */
++#define EM_ZSP		79		/* LSI Logic 16-bit DSP Processor */
++#define EM_MMIX		80		/* Donald Knuth's educational 64-bit processor */
++#define EM_HUANY	81		/* Harvard University machine-independent object files */
++#define EM_PRISM	82		/* SiTera Prism */
++#define EM_AVR		83		/* Atmel AVR 8-bit microcontroller */
++#define EM_FR30		84		/* Fujitsu FR30 */
++#define EM_D10V		85		/* Mitsubishi D10V */
++#define EM_D30V		86		/* Mitsubishi D30V */
++#define EM_V850		87		/* NEC v850 */
++#define EM_M32R		88		/* Mitsubishi M32R */
++#define EM_MN10300	89		/* Matsushita MN10300 */
++#define EM_MN10200	90		/* Matsushita MN10200 */
++#define EM_PJ		91		/* picoJava */
++#define EM_OPENRISC	92		/* OpenRISC 32-bit embedded processor */
++#define EM_ARC_A5	93		/* ARC Cores Tangent-A5 */
++#define EM_XTENSA	94		/* Tensilica Xtensa Architecture */
++#define EM_TILEPRO	188		/* Tilera TILEPro */
++#define EM_TILEGX	191		/* Tilera TILE-Gx */
++#define EM_NUM		192
++
++/* If it is necessary to assign new unofficial EM_* values, please
++   pick large random numbers (0x8523, 0xa7f2, etc.) to minimize the
++   chances of collision with official or non-GNU unofficial values.  */
++
++#define EM_ALPHA	0x9026
++
++/* Legal values for e_version (version).  */
++
++#define EV_NONE		0		/* Invalid ELF version */
++#define EV_CURRENT	1		/* Current version */
++#define EV_NUM		2
++
++/* Section header.  */
++
++typedef struct
++{
++  Elf32_Word	sh_name;		/* Section name (string tbl index) */
++  Elf32_Word	sh_type;		/* Section type */
++  Elf32_Word	sh_flags;		/* Section flags */
++  Elf32_Addr	sh_addr;		/* Section virtual addr at execution */
++  Elf32_Off	sh_offset;		/* Section file offset */
++  Elf32_Word	sh_size;		/* Section size in bytes */
++  Elf32_Word	sh_link;		/* Link to another section */
++  Elf32_Word	sh_info;		/* Additional section information */
++  Elf32_Word	sh_addralign;		/* Section alignment */
++  Elf32_Word	sh_entsize;		/* Entry size if section holds table */
++} Elf32_Shdr;
++
++typedef struct
++{
++  Elf64_Word	sh_name;		/* Section name (string tbl index) */
++  Elf64_Word	sh_type;		/* Section type */
++  Elf64_Xword	sh_flags;		/* Section flags */
++  Elf64_Addr	sh_addr;		/* Section virtual addr at execution */
++  Elf64_Off	sh_offset;		/* Section file offset */
++  Elf64_Xword	sh_size;		/* Section size in bytes */
++  Elf64_Word	sh_link;		/* Link to another section */
++  Elf64_Word	sh_info;		/* Additional section information */
++  Elf64_Xword	sh_addralign;		/* Section alignment */
++  Elf64_Xword	sh_entsize;		/* Entry size if section holds table */
++} Elf64_Shdr;
++
++/* Special section indices.  */
++
++#define SHN_UNDEF	0		/* Undefined section */
++#define SHN_LORESERVE	0xff00		/* Start of reserved indices */
++#define SHN_LOPROC	0xff00		/* Start of processor-specific */
++#define SHN_BEFORE	0xff00		/* Order section before all others
++					   (Solaris).  */
++#define SHN_AFTER	0xff01		/* Order section after all others
++					   (Solaris).  */
++#define SHN_HIPROC	0xff1f		/* End of processor-specific */
++#define SHN_LOOS	0xff20		/* Start of OS-specific */
++#define SHN_HIOS	0xff3f		/* End of OS-specific */
++#define SHN_ABS		0xfff1		/* Associated symbol is absolute */
++#define SHN_COMMON	0xfff2		/* Associated symbol is common */
++#define SHN_XINDEX	0xffff		/* Index is in extra table.  */
++#define SHN_HIRESERVE	0xffff		/* End of reserved indices */
++
++/* Legal values for sh_type (section type).  */
++
++#define SHT_NULL	  0		/* Section header table entry unused */
++#define SHT_PROGBITS	  1		/* Program data */
++#define SHT_SYMTAB	  2		/* Symbol table */
++#define SHT_STRTAB	  3		/* String table */
++#define SHT_RELA	  4		/* Relocation entries with addends */
++#define SHT_HASH	  5		/* Symbol hash table */
++#define SHT_DYNAMIC	  6		/* Dynamic linking information */
++#define SHT_NOTE	  7		/* Notes */
++#define SHT_NOBITS	  8		/* Program space with no data (bss) */
++#define SHT_REL		  9		/* Relocation entries, no addends */
++#define SHT_SHLIB	  10		/* Reserved */
++#define SHT_DYNSYM	  11		/* Dynamic linker symbol table */
++#define SHT_INIT_ARRAY	  14		/* Array of constructors */
++#define SHT_FINI_ARRAY	  15		/* Array of destructors */
++#define SHT_PREINIT_ARRAY 16		/* Array of pre-constructors */
++#define SHT_GROUP	  17		/* Section group */
++#define SHT_SYMTAB_SHNDX  18		/* Extended section indeces */
++#define	SHT_NUM		  19		/* Number of defined types.  */
++#define SHT_LOOS	  0x60000000	/* Start OS-specific.  */
++#define SHT_GNU_ATTRIBUTES 0x6ffffff5	/* Object attributes.  */
++#define SHT_GNU_HASH	  0x6ffffff6	/* GNU-style hash table.  */
++#define SHT_GNU_LIBLIST	  0x6ffffff7	/* Prelink library list */
++#define SHT_CHECKSUM	  0x6ffffff8	/* Checksum for DSO content.  */
++#define SHT_LOSUNW	  0x6ffffffa	/* Sun-specific low bound.  */
++#define SHT_SUNW_move	  0x6ffffffa
++#define SHT_SUNW_COMDAT   0x6ffffffb
++#define SHT_SUNW_syminfo  0x6ffffffc
++#define SHT_GNU_verdef	  0x6ffffffd	/* Version definition section.  */
++#define SHT_GNU_verneed	  0x6ffffffe	/* Version needs section.  */
++#define SHT_GNU_versym	  0x6fffffff	/* Version symbol table.  */
++#define SHT_HISUNW	  0x6fffffff	/* Sun-specific high bound.  */
++#define SHT_HIOS	  0x6fffffff	/* End OS-specific type */
++#define SHT_LOPROC	  0x70000000	/* Start of processor-specific */
++#define SHT_HIPROC	  0x7fffffff	/* End of processor-specific */
++#define SHT_LOUSER	  0x80000000	/* Start of application-specific */
++#define SHT_HIUSER	  0x8fffffff	/* End of application-specific */
++
++/* Legal values for sh_flags (section flags).  */
++
++#define SHF_WRITE	     (1 << 0)	/* Writable */
++#define SHF_ALLOC	     (1 << 1)	/* Occupies memory during execution */
++#define SHF_EXECINSTR	     (1 << 2)	/* Executable */
++#define SHF_MERGE	     (1 << 4)	/* Might be merged */
++#define SHF_STRINGS	     (1 << 5)	/* Contains nul-terminated strings */
++#define SHF_INFO_LINK	     (1 << 6)	/* `sh_info' contains SHT index */
++#define SHF_LINK_ORDER	     (1 << 7)	/* Preserve order after combining */
++#define SHF_OS_NONCONFORMING (1 << 8)	/* Non-standard OS specific handling
++					   required */
++#define SHF_GROUP	     (1 << 9)	/* Section is member of a group.  */
++#define SHF_TLS		     (1 << 10)	/* Section hold thread-local data.  */
++#define SHF_MASKOS	     0x0ff00000	/* OS-specific.  */
++#define SHF_MASKPROC	     0xf0000000	/* Processor-specific */
++#define SHF_ORDERED	     (1 << 30)	/* Special ordering requirement
++					   (Solaris).  */
++#define SHF_EXCLUDE	     (1 << 31)	/* Section is excluded unless
++					   referenced or allocated (Solaris).*/
++
++/* Section group handling.  */
++#define GRP_COMDAT	0x1		/* Mark group as COMDAT.  */
++
++/* Symbol table entry.  */
++
++typedef struct
++{
++  Elf32_Word	st_name;		/* Symbol name (string tbl index) */
++  Elf32_Addr	st_value;		/* Symbol value */
++  Elf32_Word	st_size;		/* Symbol size */
++  unsigned char	st_info;		/* Symbol type and binding */
++  unsigned char	st_other;		/* Symbol visibility */
++  Elf32_Section	st_shndx;		/* Section index */
++} Elf32_Sym;
++
++typedef struct
++{
++  Elf64_Word	st_name;		/* Symbol name (string tbl index) */
++  unsigned char	st_info;		/* Symbol type and binding */
++  unsigned char st_other;		/* Symbol visibility */
++  Elf64_Section	st_shndx;		/* Section index */
++  Elf64_Addr	st_value;		/* Symbol value */
++  Elf64_Xword	st_size;		/* Symbol size */
++} Elf64_Sym;
++
++/* The syminfo section if available contains additional information about
++   every dynamic symbol.  */
++
++typedef struct
++{
++  Elf32_Half si_boundto;		/* Direct bindings, symbol bound to */
++  Elf32_Half si_flags;			/* Per symbol flags */
++} Elf32_Syminfo;
++
++typedef struct
++{
++  Elf64_Half si_boundto;		/* Direct bindings, symbol bound to */
++  Elf64_Half si_flags;			/* Per symbol flags */
++} Elf64_Syminfo;
++
++/* Possible values for si_boundto.  */
++#define SYMINFO_BT_SELF		0xffff	/* Symbol bound to self */
++#define SYMINFO_BT_PARENT	0xfffe	/* Symbol bound to parent */
++#define SYMINFO_BT_LOWRESERVE	0xff00	/* Beginning of reserved entries */
++
++/* Possible bitmasks for si_flags.  */
++#define SYMINFO_FLG_DIRECT	0x0001	/* Direct bound symbol */
++#define SYMINFO_FLG_PASSTHRU	0x0002	/* Pass-thru symbol for translator */
++#define SYMINFO_FLG_COPY	0x0004	/* Symbol is a copy-reloc */
++#define SYMINFO_FLG_LAZYLOAD	0x0008	/* Symbol bound to object to be lazy
++					   loaded */
++/* Syminfo version values.  */
++#define SYMINFO_NONE		0
++#define SYMINFO_CURRENT		1
++#define SYMINFO_NUM		2
++
++
++/* How to extract and insert information held in the st_info field.  */
++
++#define ELF32_ST_BIND(val)		(((unsigned char) (val)) >> 4)
++#define ELF32_ST_TYPE(val)		((val) & 0xf)
++#define ELF32_ST_INFO(bind, type)	(((bind) << 4) + ((type) & 0xf))
++
++/* Both Elf32_Sym and Elf64_Sym use the same one-byte st_info field.  */
++#define ELF64_ST_BIND(val)		ELF32_ST_BIND (val)
++#define ELF64_ST_TYPE(val)		ELF32_ST_TYPE (val)
++#define ELF64_ST_INFO(bind, type)	ELF32_ST_INFO ((bind), (type))
++
++/* Legal values for ST_BIND subfield of st_info (symbol binding).  */
++
++#define STB_LOCAL	0		/* Local symbol */
++#define STB_GLOBAL	1		/* Global symbol */
++#define STB_WEAK	2		/* Weak symbol */
++#define	STB_NUM		3		/* Number of defined types.  */
++#define STB_LOOS	10		/* Start of OS-specific */
++#define STB_GNU_UNIQUE	10		/* Unique symbol.  */
++#define STB_HIOS	12		/* End of OS-specific */
++#define STB_LOPROC	13		/* Start of processor-specific */
++#define STB_HIPROC	15		/* End of processor-specific */
++
++/* Legal values for ST_TYPE subfield of st_info (symbol type).  */
++
++#define STT_NOTYPE	0		/* Symbol type is unspecified */
++#define STT_OBJECT	1		/* Symbol is a data object */
++#define STT_FUNC	2		/* Symbol is a code object */
++#define STT_SECTION	3		/* Symbol associated with a section */
++#define STT_FILE	4		/* Symbol's name is file name */
++#define STT_COMMON	5		/* Symbol is a common data object */
++#define STT_TLS		6		/* Symbol is thread-local data object*/
++#define	STT_NUM		7		/* Number of defined types.  */
++#define STT_LOOS	10		/* Start of OS-specific */
++#define STT_GNU_IFUNC	10		/* Symbol is indirect code object */
++#define STT_HIOS	12		/* End of OS-specific */
++#define STT_LOPROC	13		/* Start of processor-specific */
++#define STT_HIPROC	15		/* End of processor-specific */
++
++
++/* Symbol table indices are found in the hash buckets and chain table
++   of a symbol hash table section.  This special index value indicates
++   the end of a chain, meaning no further symbols are found in that bucket.  */
++
++#define STN_UNDEF	0		/* End of a chain.  */
++
++
++/* How to extract and insert information held in the st_other field.  */
++
++#define ELF32_ST_VISIBILITY(o)	((o) & 0x03)
++
++/* For ELF64 the definitions are the same.  */
++#define ELF64_ST_VISIBILITY(o)	ELF32_ST_VISIBILITY (o)
++
++/* Symbol visibility specification encoded in the st_other field.  */
++#define STV_DEFAULT	0		/* Default symbol visibility rules */
++#define STV_INTERNAL	1		/* Processor specific hidden class */
++#define STV_HIDDEN	2		/* Sym unavailable in other modules */
++#define STV_PROTECTED	3		/* Not preemptible, not exported */
++
++
++/* Relocation table entry without addend (in section of type SHT_REL).  */
++
++typedef struct
++{
++  Elf32_Addr	r_offset;		/* Address */
++  Elf32_Word	r_info;			/* Relocation type and symbol index */
++} Elf32_Rel;
++
++/* I have seen two different definitions of the Elf64_Rel and
++   Elf64_Rela structures, so we'll leave them out until Novell (or
++   whoever) gets their act together.  */
++/* The following, at least, is used on Sparc v9, MIPS, and Alpha.  */
++
++typedef struct
++{
++  Elf64_Addr	r_offset;		/* Address */
++  Elf64_Xword	r_info;			/* Relocation type and symbol index */
++} Elf64_Rel;
++
++/* Relocation table entry with addend (in section of type SHT_RELA).  */
++
++typedef struct
++{
++  Elf32_Addr	r_offset;		/* Address */
++  Elf32_Word	r_info;			/* Relocation type and symbol index */
++  Elf32_Sword	r_addend;		/* Addend */
++} Elf32_Rela;
++
++typedef struct
++{
++  Elf64_Addr	r_offset;		/* Address */
++  Elf64_Xword	r_info;			/* Relocation type and symbol index */
++  Elf64_Sxword	r_addend;		/* Addend */
++} Elf64_Rela;
++
++/* How to extract and insert information held in the r_info field.  */
++
++#define ELF32_R_SYM(val)		((val) >> 8)
++#define ELF32_R_TYPE(val)		((val) & 0xff)
++#define ELF32_R_INFO(sym, type)		(((sym) << 8) + ((type) & 0xff))
++
++#define ELF64_R_SYM(i)			((i) >> 32)
++#define ELF64_R_TYPE(i)			((i) & 0xffffffff)
++#define ELF64_R_INFO(sym,type)		((((Elf64_Xword) (sym)) << 32) + (type))
++
++/* Program segment header.  */
++
++typedef struct
++{
++  Elf32_Word	p_type;			/* Segment type */
++  Elf32_Off	p_offset;		/* Segment file offset */
++  Elf32_Addr	p_vaddr;		/* Segment virtual address */
++  Elf32_Addr	p_paddr;		/* Segment physical address */
++  Elf32_Word	p_filesz;		/* Segment size in file */
++  Elf32_Word	p_memsz;		/* Segment size in memory */
++  Elf32_Word	p_flags;		/* Segment flags */
++  Elf32_Word	p_align;		/* Segment alignment */
++} Elf32_Phdr;
++
++typedef struct
++{
++  Elf64_Word	p_type;			/* Segment type */
++  Elf64_Word	p_flags;		/* Segment flags */
++  Elf64_Off	p_offset;		/* Segment file offset */
++  Elf64_Addr	p_vaddr;		/* Segment virtual address */
++  Elf64_Addr	p_paddr;		/* Segment physical address */
++  Elf64_Xword	p_filesz;		/* Segment size in file */
++  Elf64_Xword	p_memsz;		/* Segment size in memory */
++  Elf64_Xword	p_align;		/* Segment alignment */
++} Elf64_Phdr;
++
++/* Special value for e_phnum.  This indicates that the real number of
++   program headers is too large to fit into e_phnum.  Instead the real
++   value is in the field sh_info of section 0.  */
++
++#define PN_XNUM		0xffff
++
++/* Legal values for p_type (segment type).  */
++
++#define	PT_NULL		0		/* Program header table entry unused */
++#define PT_LOAD		1		/* Loadable program segment */
++#define PT_DYNAMIC	2		/* Dynamic linking information */
++#define PT_INTERP	3		/* Program interpreter */
++#define PT_NOTE		4		/* Auxiliary information */
++#define PT_SHLIB	5		/* Reserved */
++#define PT_PHDR		6		/* Entry for header table itself */
++#define PT_TLS		7		/* Thread-local storage segment */
++#define	PT_NUM		8		/* Number of defined types */
++#define PT_LOOS		0x60000000	/* Start of OS-specific */
++#define PT_GNU_EH_FRAME	0x6474e550	/* GCC .eh_frame_hdr segment */
++#define PT_GNU_STACK	0x6474e551	/* Indicates stack executability */
++#define PT_GNU_RELRO	0x6474e552	/* Read-only after relocation */
++#define PT_LOSUNW	0x6ffffffa
++#define PT_SUNWBSS	0x6ffffffa	/* Sun Specific segment */
++#define PT_SUNWSTACK	0x6ffffffb	/* Stack segment */
++#define PT_HISUNW	0x6fffffff
++#define PT_HIOS		0x6fffffff	/* End of OS-specific */
++#define PT_LOPROC	0x70000000	/* Start of processor-specific */
++#define PT_HIPROC	0x7fffffff	/* End of processor-specific */
++
++/* Legal values for p_flags (segment flags).  */
++
++#define PF_X		(1 << 0)	/* Segment is executable */
++#define PF_W		(1 << 1)	/* Segment is writable */
++#define PF_R		(1 << 2)	/* Segment is readable */
++#define PF_MASKOS	0x0ff00000	/* OS-specific */
++#define PF_MASKPROC	0xf0000000	/* Processor-specific */
++
++/* Legal values for note segment descriptor types for core files. */
++
++#define NT_PRSTATUS	1		/* Contains copy of prstatus struct */
++#define NT_FPREGSET	2		/* Contains copy of fpregset struct */
++#define NT_PRPSINFO	3		/* Contains copy of prpsinfo struct */
++#define NT_PRXREG	4		/* Contains copy of prxregset struct */
++#define NT_TASKSTRUCT	4		/* Contains copy of task structure */
++#define NT_PLATFORM	5		/* String from sysinfo(SI_PLATFORM) */
++#define NT_AUXV		6		/* Contains copy of auxv array */
++#define NT_GWINDOWS	7		/* Contains copy of gwindows struct */
++#define NT_ASRS		8		/* Contains copy of asrset struct */
++#define NT_PSTATUS	10		/* Contains copy of pstatus struct */
++#define NT_PSINFO	13		/* Contains copy of psinfo struct */
++#define NT_PRCRED	14		/* Contains copy of prcred struct */
++#define NT_UTSNAME	15		/* Contains copy of utsname struct */
++#define NT_LWPSTATUS	16		/* Contains copy of lwpstatus struct */
++#define NT_LWPSINFO	17		/* Contains copy of lwpinfo struct */
++#define NT_PRFPXREG	20		/* Contains copy of fprxregset struct */
++#define NT_PRXFPREG	0x46e62b7f	/* Contains copy of user_fxsr_struct */
++#define NT_PPC_VMX	0x100		/* PowerPC Altivec/VMX registers */
++#define NT_PPC_SPE	0x101		/* PowerPC SPE/EVR registers */
++#define NT_PPC_VSX	0x102		/* PowerPC VSX registers */
++#define NT_386_TLS	0x200		/* i386 TLS slots (struct user_desc) */
++#define NT_386_IOPERM	0x201		/* x86 io permission bitmap (1=deny) */
++#define NT_X86_XSTATE	0x202		/* x86 extended state using xsave */
++
++/* Legal values for the note segment descriptor types for object files.  */
++
++#define NT_VERSION	1		/* Contains a version string.  */
++
++
++/* Dynamic section entry.  */
++
++typedef struct
++{
++  Elf32_Sword	d_tag;			/* Dynamic entry type */
++  union
++    {
++      Elf32_Word d_val;			/* Integer value */
++      Elf32_Addr d_ptr;			/* Address value */
++    } d_un;
++} Elf32_Dyn;
++
++typedef struct
++{
++  Elf64_Sxword	d_tag;			/* Dynamic entry type */
++  union
++    {
++      Elf64_Xword d_val;		/* Integer value */
++      Elf64_Addr d_ptr;			/* Address value */
++    } d_un;
++} Elf64_Dyn;
++
++/* Legal values for d_tag (dynamic entry type).  */
++
++#define DT_NULL		0		/* Marks end of dynamic section */
++#define DT_NEEDED	1		/* Name of needed library */
++#define DT_PLTRELSZ	2		/* Size in bytes of PLT relocs */
++#define DT_PLTGOT	3		/* Processor defined value */
++#define DT_HASH		4		/* Address of symbol hash table */
++#define DT_STRTAB	5		/* Address of string table */
++#define DT_SYMTAB	6		/* Address of symbol table */
++#define DT_RELA		7		/* Address of Rela relocs */
++#define DT_RELASZ	8		/* Total size of Rela relocs */
++#define DT_RELAENT	9		/* Size of one Rela reloc */
++#define DT_STRSZ	10		/* Size of string table */
++#define DT_SYMENT	11		/* Size of one symbol table entry */
++#define DT_INIT		12		/* Address of init function */
++#define DT_FINI		13		/* Address of termination function */
++#define DT_SONAME	14		/* Name of shared object */
++#define DT_RPATH	15		/* Library search path (deprecated) */
++#define DT_SYMBOLIC	16		/* Start symbol search here */
++#define DT_REL		17		/* Address of Rel relocs */
++#define DT_RELSZ	18		/* Total size of Rel relocs */
++#define DT_RELENT	19		/* Size of one Rel reloc */
++#define DT_PLTREL	20		/* Type of reloc in PLT */
++#define DT_DEBUG	21		/* For debugging; unspecified */
++#define DT_TEXTREL	22		/* Reloc might modify .text */
++#define DT_JMPREL	23		/* Address of PLT relocs */
++#define	DT_BIND_NOW	24		/* Process relocations of object */
++#define	DT_INIT_ARRAY	25		/* Array with addresses of init fct */
++#define	DT_FINI_ARRAY	26		/* Array with addresses of fini fct */
++#define	DT_INIT_ARRAYSZ	27		/* Size in bytes of DT_INIT_ARRAY */
++#define	DT_FINI_ARRAYSZ	28		/* Size in bytes of DT_FINI_ARRAY */
++#define DT_RUNPATH	29		/* Library search path */
++#define DT_FLAGS	30		/* Flags for the object being loaded */
++#define DT_ENCODING	32		/* Start of encoded range */
++#define DT_PREINIT_ARRAY 32		/* Array with addresses of preinit fct*/
++#define DT_PREINIT_ARRAYSZ 33		/* size in bytes of DT_PREINIT_ARRAY */
++#define	DT_NUM		34		/* Number used */
++#define DT_LOOS		0x6000000d	/* Start of OS-specific */
++#define DT_HIOS		0x6ffff000	/* End of OS-specific */
++#define DT_LOPROC	0x70000000	/* Start of processor-specific */
++#define DT_HIPROC	0x7fffffff	/* End of processor-specific */
++#define	DT_PROCNUM	DT_MIPS_NUM	/* Most used by any processor */
++
++/* DT_* entries which fall between DT_VALRNGHI & DT_VALRNGLO use the
++   Dyn.d_un.d_val field of the Elf*_Dyn structure.  This follows Sun's
++   approach.  */
++#define DT_VALRNGLO	0x6ffffd00
++#define DT_GNU_PRELINKED 0x6ffffdf5	/* Prelinking timestamp */
++#define DT_GNU_CONFLICTSZ 0x6ffffdf6	/* Size of conflict section */
++#define DT_GNU_LIBLISTSZ 0x6ffffdf7	/* Size of library list */
++#define DT_CHECKSUM	0x6ffffdf8
++#define DT_PLTPADSZ	0x6ffffdf9
++#define DT_MOVEENT	0x6ffffdfa
++#define DT_MOVESZ	0x6ffffdfb
++#define DT_FEATURE_1	0x6ffffdfc	/* Feature selection (DTF_*).  */
++#define DT_POSFLAG_1	0x6ffffdfd	/* Flags for DT_* entries, effecting
++					   the following DT_* entry.  */
++#define DT_SYMINSZ	0x6ffffdfe	/* Size of syminfo table (in bytes) */
++#define DT_SYMINENT	0x6ffffdff	/* Entry size of syminfo */
++#define DT_VALRNGHI	0x6ffffdff
++#define DT_VALTAGIDX(tag)	(DT_VALRNGHI - (tag))	/* Reverse order! */
++#define DT_VALNUM 12
++
++/* DT_* entries which fall between DT_ADDRRNGHI & DT_ADDRRNGLO use the
++   Dyn.d_un.d_ptr field of the Elf*_Dyn structure.
++
++   If any adjustment is made to the ELF object after it has been
++   built these entries will need to be adjusted.  */
++#define DT_ADDRRNGLO	0x6ffffe00
++#define DT_GNU_HASH	0x6ffffef5	/* GNU-style hash table.  */
++#define DT_TLSDESC_PLT	0x6ffffef6
++#define DT_TLSDESC_GOT	0x6ffffef7
++#define DT_GNU_CONFLICT	0x6ffffef8	/* Start of conflict section */
++#define DT_GNU_LIBLIST	0x6ffffef9	/* Library list */
++#define DT_CONFIG	0x6ffffefa	/* Configuration information.  */
++#define DT_DEPAUDIT	0x6ffffefb	/* Dependency auditing.  */
++#define DT_AUDIT	0x6ffffefc	/* Object auditing.  */
++#define	DT_PLTPAD	0x6ffffefd	/* PLT padding.  */
++#define	DT_MOVETAB	0x6ffffefe	/* Move table.  */
++#define DT_SYMINFO	0x6ffffeff	/* Syminfo table.  */
++#define DT_ADDRRNGHI	0x6ffffeff
++#define DT_ADDRTAGIDX(tag)	(DT_ADDRRNGHI - (tag))	/* Reverse order! */
++#define DT_ADDRNUM 11
++
++/* The versioning entry types.  The next are defined as part of the
++   GNU extension.  */
++#define DT_VERSYM	0x6ffffff0
++
++#define DT_RELACOUNT	0x6ffffff9
++#define DT_RELCOUNT	0x6ffffffa
++
++/* These were chosen by Sun.  */
++#define DT_FLAGS_1	0x6ffffffb	/* State flags, see DF_1_* below.  */
++#define	DT_VERDEF	0x6ffffffc	/* Address of version definition
++					   table */
++#define	DT_VERDEFNUM	0x6ffffffd	/* Number of version definitions */
++#define	DT_VERNEED	0x6ffffffe	/* Address of table with needed
++					   versions */
++#define	DT_VERNEEDNUM	0x6fffffff	/* Number of needed versions */
++#define DT_VERSIONTAGIDX(tag)	(DT_VERNEEDNUM - (tag))	/* Reverse order! */
++#define DT_VERSIONTAGNUM 16
++
++/* Sun added these machine-independent extensions in the "processor-specific"
++   range.  Be compatible.  */
++#define DT_AUXILIARY    0x7ffffffd      /* Shared object to load before self */
++#define DT_FILTER       0x7fffffff      /* Shared object to get values from */
++#define DT_EXTRATAGIDX(tag)	((Elf32_Word)-((Elf32_Sword) (tag) <<1>>1)-1)
++#define DT_EXTRANUM	3
++
++/* Values of `d_un.d_val' in the DT_FLAGS entry.  */
++#define DF_ORIGIN	0x00000001	/* Object may use DF_ORIGIN */
++#define DF_SYMBOLIC	0x00000002	/* Symbol resolutions starts here */
++#define DF_TEXTREL	0x00000004	/* Object contains text relocations */
++#define DF_BIND_NOW	0x00000008	/* No lazy binding for this object */
++#define DF_STATIC_TLS	0x00000010	/* Module uses the static TLS model */
++
++/* State flags selectable in the `d_un.d_val' element of the DT_FLAGS_1
++   entry in the dynamic section.  */
++#define DF_1_NOW	0x00000001	/* Set RTLD_NOW for this object.  */
++#define DF_1_GLOBAL	0x00000002	/* Set RTLD_GLOBAL for this object.  */
++#define DF_1_GROUP	0x00000004	/* Set RTLD_GROUP for this object.  */
++#define DF_1_NODELETE	0x00000008	/* Set RTLD_NODELETE for this object.*/
++#define DF_1_LOADFLTR	0x00000010	/* Trigger filtee loading at runtime.*/
++#define DF_1_INITFIRST	0x00000020	/* Set RTLD_INITFIRST for this object*/
++#define DF_1_NOOPEN	0x00000040	/* Set RTLD_NOOPEN for this object.  */
++#define DF_1_ORIGIN	0x00000080	/* $ORIGIN must be handled.  */
++#define DF_1_DIRECT	0x00000100	/* Direct binding enabled.  */
++#define DF_1_TRANS	0x00000200
++#define DF_1_INTERPOSE	0x00000400	/* Object is used to interpose.  */
++#define DF_1_NODEFLIB	0x00000800	/* Ignore default lib search path.  */
++#define DF_1_NODUMP	0x00001000	/* Object can't be dldump'ed.  */
++#define DF_1_CONFALT	0x00002000	/* Configuration alternative created.*/
++#define DF_1_ENDFILTEE	0x00004000	/* Filtee terminates filters search. */
++#define	DF_1_DISPRELDNE	0x00008000	/* Disp reloc applied at build time. */
++#define	DF_1_DISPRELPND	0x00010000	/* Disp reloc applied at run-time.  */
++
++/* Flags for the feature selection in DT_FEATURE_1.  */
++#define DTF_1_PARINIT	0x00000001
++#define DTF_1_CONFEXP	0x00000002
++
++/* Flags in the DT_POSFLAG_1 entry effecting only the next DT_* entry.  */
++#define DF_P1_LAZYLOAD	0x00000001	/* Lazyload following object.  */
++#define DF_P1_GROUPPERM	0x00000002	/* Symbols from next object are not
++					   generally available.  */
++
++/* Version definition sections.  */
++
++typedef struct
++{
++  Elf32_Half	vd_version;		/* Version revision */
++  Elf32_Half	vd_flags;		/* Version information */
++  Elf32_Half	vd_ndx;			/* Version Index */
++  Elf32_Half	vd_cnt;			/* Number of associated aux entries */
++  Elf32_Word	vd_hash;		/* Version name hash value */
++  Elf32_Word	vd_aux;			/* Offset in bytes to verdaux array */
++  Elf32_Word	vd_next;		/* Offset in bytes to next verdef
++					   entry */
++} Elf32_Verdef;
++
++typedef struct
++{
++  Elf64_Half	vd_version;		/* Version revision */
++  Elf64_Half	vd_flags;		/* Version information */
++  Elf64_Half	vd_ndx;			/* Version Index */
++  Elf64_Half	vd_cnt;			/* Number of associated aux entries */
++  Elf64_Word	vd_hash;		/* Version name hash value */
++  Elf64_Word	vd_aux;			/* Offset in bytes to verdaux array */
++  Elf64_Word	vd_next;		/* Offset in bytes to next verdef
++					   entry */
++} Elf64_Verdef;
++
++
++/* Legal values for vd_version (version revision).  */
++#define VER_DEF_NONE	0		/* No version */
++#define VER_DEF_CURRENT	1		/* Current version */
++#define VER_DEF_NUM	2		/* Given version number */
++
++/* Legal values for vd_flags (version information flags).  */
++#define VER_FLG_BASE	0x1		/* Version definition of file itself */
++#define VER_FLG_WEAK	0x2		/* Weak version identifier */
++
++/* Versym symbol index values.  */
++#define	VER_NDX_LOCAL		0	/* Symbol is local.  */
++#define	VER_NDX_GLOBAL		1	/* Symbol is global.  */
++#define	VER_NDX_LORESERVE	0xff00	/* Beginning of reserved entries.  */
++#define	VER_NDX_ELIMINATE	0xff01	/* Symbol is to be eliminated.  */
++
++/* Auxialiary version information.  */
++
++typedef struct
++{
++  Elf32_Word	vda_name;		/* Version or dependency names */
++  Elf32_Word	vda_next;		/* Offset in bytes to next verdaux
++					   entry */
++} Elf32_Verdaux;
++
++typedef struct
++{
++  Elf64_Word	vda_name;		/* Version or dependency names */
++  Elf64_Word	vda_next;		/* Offset in bytes to next verdaux
++					   entry */
++} Elf64_Verdaux;
++
++
++/* Version dependency section.  */
++
++typedef struct
++{
++  Elf32_Half	vn_version;		/* Version of structure */
++  Elf32_Half	vn_cnt;			/* Number of associated aux entries */
++  Elf32_Word	vn_file;		/* Offset of filename for this
++					   dependency */
++  Elf32_Word	vn_aux;			/* Offset in bytes to vernaux array */
++  Elf32_Word	vn_next;		/* Offset in bytes to next verneed
++					   entry */
++} Elf32_Verneed;
++
++typedef struct
++{
++  Elf64_Half	vn_version;		/* Version of structure */
++  Elf64_Half	vn_cnt;			/* Number of associated aux entries */
++  Elf64_Word	vn_file;		/* Offset of filename for this
++					   dependency */
++  Elf64_Word	vn_aux;			/* Offset in bytes to vernaux array */
++  Elf64_Word	vn_next;		/* Offset in bytes to next verneed
++					   entry */
++} Elf64_Verneed;
++
++
++/* Legal values for vn_version (version revision).  */
++#define VER_NEED_NONE	 0		/* No version */
++#define VER_NEED_CURRENT 1		/* Current version */
++#define VER_NEED_NUM	 2		/* Given version number */
++
++/* Auxiliary needed version information.  */
++
++typedef struct
++{
++  Elf32_Word	vna_hash;		/* Hash value of dependency name */
++  Elf32_Half	vna_flags;		/* Dependency specific information */
++  Elf32_Half	vna_other;		/* Unused */
++  Elf32_Word	vna_name;		/* Dependency name string offset */
++  Elf32_Word	vna_next;		/* Offset in bytes to next vernaux
++					   entry */
++} Elf32_Vernaux;
++
++typedef struct
++{
++  Elf64_Word	vna_hash;		/* Hash value of dependency name */
++  Elf64_Half	vna_flags;		/* Dependency specific information */
++  Elf64_Half	vna_other;		/* Unused */
++  Elf64_Word	vna_name;		/* Dependency name string offset */
++  Elf64_Word	vna_next;		/* Offset in bytes to next vernaux
++					   entry */
++} Elf64_Vernaux;
++
++
++/* Legal values for vna_flags.  */
++#define VER_FLG_WEAK	0x2		/* Weak version identifier */
++
++
++/* Auxiliary vector.  */
++
++/* This vector is normally only used by the program interpreter.  The
++   usual definition in an ABI supplement uses the name auxv_t.  The
++   vector is not usually defined in a standard <elf.h> file, but it
++   can't hurt.  We rename it to avoid conflicts.  The sizes of these
++   types are an arrangement between the exec server and the program
++   interpreter, so we don't fully specify them here.  */
++
++typedef struct
++{
++  uint32_t a_type;		/* Entry type */
++  union
++    {
++      uint32_t a_val;		/* Integer value */
++      /* We use to have pointer elements added here.  We cannot do that,
++	 though, since it does not work when using 32-bit definitions
++	 on 64-bit platforms and vice versa.  */
++    } a_un;
++} Elf32_auxv_t;
++
++typedef struct
++{
++  uint64_t a_type;		/* Entry type */
++  union
++    {
++      uint64_t a_val;		/* Integer value */
++      /* We use to have pointer elements added here.  We cannot do that,
++	 though, since it does not work when using 32-bit definitions
++	 on 64-bit platforms and vice versa.  */
++    } a_un;
++} Elf64_auxv_t;
++
++/* Legal values for a_type (entry type).  */
++
++#define AT_NULL		0		/* End of vector */
++#define AT_IGNORE	1		/* Entry should be ignored */
++#define AT_EXECFD	2		/* File descriptor of program */
++#define AT_PHDR		3		/* Program headers for program */
++#define AT_PHENT	4		/* Size of program header entry */
++#define AT_PHNUM	5		/* Number of program headers */
++#define AT_PAGESZ	6		/* System page size */
++#define AT_BASE		7		/* Base address of interpreter */
++#define AT_FLAGS	8		/* Flags */
++#define AT_ENTRY	9		/* Entry point of program */
++#define AT_NOTELF	10		/* Program is not ELF */
++#define AT_UID		11		/* Real uid */
++#define AT_EUID		12		/* Effective uid */
++#define AT_GID		13		/* Real gid */
++#define AT_EGID		14		/* Effective gid */
++#define AT_CLKTCK	17		/* Frequency of times() */
++
++/* Some more special a_type values describing the hardware.  */
++#define AT_PLATFORM	15		/* String identifying platform.  */
++#define AT_HWCAP	16		/* Machine dependent hints about
++					   processor capabilities.  */
++
++/* This entry gives some information about the FPU initialization
++   performed by the kernel.  */
++#define AT_FPUCW	18		/* Used FPU control word.  */
++
++/* Cache block sizes.  */
++#define AT_DCACHEBSIZE	19		/* Data cache block size.  */
++#define AT_ICACHEBSIZE	20		/* Instruction cache block size.  */
++#define AT_UCACHEBSIZE	21		/* Unified cache block size.  */
++
++/* A special ignored value for PPC, used by the kernel to control the
++   interpretation of the AUXV. Must be > 16.  */
++#define AT_IGNOREPPC	22		/* Entry should be ignored.  */
++
++#define	AT_SECURE	23		/* Boolean, was exec setuid-like?  */
++
++#define AT_BASE_PLATFORM 24		/* String identifying real platforms.*/
++
++#define AT_RANDOM	25		/* Address of 16 random bytes.  */
++
++#define AT_EXECFN	31		/* Filename of executable.  */
++
++/* Pointer to the global system page used for system calls and other
++   nice things.  */
++#define AT_SYSINFO	32
++#define AT_SYSINFO_EHDR	33
++
++/* Shapes of the caches.  Bits 0-3 contains associativity; bits 4-7 contains
++   log2 of line size; mask those to get cache size.  */
++#define AT_L1I_CACHESHAPE	34
++#define AT_L1D_CACHESHAPE	35
++#define AT_L2_CACHESHAPE	36
++#define AT_L3_CACHESHAPE	37
++
++/* Note section contents.  Each entry in the note section begins with
++   a header of a fixed form.  */
++
++typedef struct
++{
++  Elf32_Word n_namesz;			/* Length of the note's name.  */
++  Elf32_Word n_descsz;			/* Length of the note's descriptor.  */
++  Elf32_Word n_type;			/* Type of the note.  */
++} Elf32_Nhdr;
++
++typedef struct
++{
++  Elf64_Word n_namesz;			/* Length of the note's name.  */
++  Elf64_Word n_descsz;			/* Length of the note's descriptor.  */
++  Elf64_Word n_type;			/* Type of the note.  */
++} Elf64_Nhdr;
++
++/* Known names of notes.  */
++
++/* Solaris entries in the note section have this name.  */
++#define ELF_NOTE_SOLARIS	"SUNW Solaris"
++
++/* Note entries for GNU systems have this name.  */
++#define ELF_NOTE_GNU		"GNU"
++
++
++/* Defined types of notes for Solaris.  */
++
++/* Value of descriptor (one word) is desired pagesize for the binary.  */
++#define ELF_NOTE_PAGESIZE_HINT	1
++
++
++/* Defined note types for GNU systems.  */
++
++/* ABI information.  The descriptor consists of words:
++   word 0: OS descriptor
++   word 1: major version of the ABI
++   word 2: minor version of the ABI
++   word 3: subminor version of the ABI
++*/
++#define NT_GNU_ABI_TAG	1
++#define ELF_NOTE_ABI	NT_GNU_ABI_TAG /* Old name.  */
++
++/* Known OSes.  These values can appear in word 0 of an
++   NT_GNU_ABI_TAG note section entry.  */
++#define ELF_NOTE_OS_LINUX	0
++#define ELF_NOTE_OS_GNU		1
++#define ELF_NOTE_OS_SOLARIS2	2
++#define ELF_NOTE_OS_FREEBSD	3
++
++/* Synthetic hwcap information.  The descriptor begins with two words:
++   word 0: number of entries
++   word 1: bitmask of enabled entries
++   Then follow variable-length entries, one byte followed by a
++   '\0'-terminated hwcap name string.  The byte gives the bit
++   number to test if enabled, (1U << bit) & bitmask.  */
++#define NT_GNU_HWCAP	2
++
++/* Build ID bits as generated by ld --build-id.
++   The descriptor consists of any nonzero number of bytes.  */
++#define NT_GNU_BUILD_ID	3
++
++/* Version note generated by GNU gold containing a version string.  */
++#define NT_GNU_GOLD_VERSION	4
++
++
++/* Move records.  */
++typedef struct
++{
++  Elf32_Xword m_value;		/* Symbol value.  */
++  Elf32_Word m_info;		/* Size and index.  */
++  Elf32_Word m_poffset;		/* Symbol offset.  */
++  Elf32_Half m_repeat;		/* Repeat count.  */
++  Elf32_Half m_stride;		/* Stride info.  */
++} Elf32_Move;
++
++typedef struct
++{
++  Elf64_Xword m_value;		/* Symbol value.  */
++  Elf64_Xword m_info;		/* Size and index.  */
++  Elf64_Xword m_poffset;	/* Symbol offset.  */
++  Elf64_Half m_repeat;		/* Repeat count.  */
++  Elf64_Half m_stride;		/* Stride info.  */
++} Elf64_Move;
++
++/* Macro to construct move records.  */
++#define ELF32_M_SYM(info)	((info) >> 8)
++#define ELF32_M_SIZE(info)	((unsigned char) (info))
++#define ELF32_M_INFO(sym, size)	(((sym) << 8) + (unsigned char) (size))
++
++#define ELF64_M_SYM(info)	ELF32_M_SYM (info)
++#define ELF64_M_SIZE(info)	ELF32_M_SIZE (info)
++#define ELF64_M_INFO(sym, size)	ELF32_M_INFO (sym, size)
++
++
++/* Motorola 68k specific definitions.  */
++
++/* Values for Elf32_Ehdr.e_flags.  */
++#define EF_CPU32	0x00810000
++
++/* m68k relocs.  */
++
++#define R_68K_NONE	0		/* No reloc */
++#define R_68K_32	1		/* Direct 32 bit  */
++#define R_68K_16	2		/* Direct 16 bit  */
++#define R_68K_8		3		/* Direct 8 bit  */
++#define R_68K_PC32	4		/* PC relative 32 bit */
++#define R_68K_PC16	5		/* PC relative 16 bit */
++#define R_68K_PC8	6		/* PC relative 8 bit */
++#define R_68K_GOT32	7		/* 32 bit PC relative GOT entry */
++#define R_68K_GOT16	8		/* 16 bit PC relative GOT entry */
++#define R_68K_GOT8	9		/* 8 bit PC relative GOT entry */
++#define R_68K_GOT32O	10		/* 32 bit GOT offset */
++#define R_68K_GOT16O	11		/* 16 bit GOT offset */
++#define R_68K_GOT8O	12		/* 8 bit GOT offset */
++#define R_68K_PLT32	13		/* 32 bit PC relative PLT address */
++#define R_68K_PLT16	14		/* 16 bit PC relative PLT address */
++#define R_68K_PLT8	15		/* 8 bit PC relative PLT address */
++#define R_68K_PLT32O	16		/* 32 bit PLT offset */
++#define R_68K_PLT16O	17		/* 16 bit PLT offset */
++#define R_68K_PLT8O	18		/* 8 bit PLT offset */
++#define R_68K_COPY	19		/* Copy symbol at runtime */
++#define R_68K_GLOB_DAT	20		/* Create GOT entry */
++#define R_68K_JMP_SLOT	21		/* Create PLT entry */
++#define R_68K_RELATIVE	22		/* Adjust by program base */
++#define R_68K_TLS_GD32      25          /* 32 bit GOT offset for GD */
++#define R_68K_TLS_GD16      26          /* 16 bit GOT offset for GD */
++#define R_68K_TLS_GD8       27          /* 8 bit GOT offset for GD */
++#define R_68K_TLS_LDM32     28          /* 32 bit GOT offset for LDM */
++#define R_68K_TLS_LDM16     29          /* 16 bit GOT offset for LDM */
++#define R_68K_TLS_LDM8      30          /* 8 bit GOT offset for LDM */
++#define R_68K_TLS_LDO32     31          /* 32 bit module-relative offset */
++#define R_68K_TLS_LDO16     32          /* 16 bit module-relative offset */
++#define R_68K_TLS_LDO8      33          /* 8 bit module-relative offset */
++#define R_68K_TLS_IE32      34          /* 32 bit GOT offset for IE */
++#define R_68K_TLS_IE16      35          /* 16 bit GOT offset for IE */
++#define R_68K_TLS_IE8       36          /* 8 bit GOT offset for IE */
++#define R_68K_TLS_LE32      37          /* 32 bit offset relative to
++					   static TLS block */
++#define R_68K_TLS_LE16      38          /* 16 bit offset relative to
++					   static TLS block */
++#define R_68K_TLS_LE8       39          /* 8 bit offset relative to
++					   static TLS block */
++#define R_68K_TLS_DTPMOD32  40          /* 32 bit module number */
++#define R_68K_TLS_DTPREL32  41          /* 32 bit module-relative offset */
++#define R_68K_TLS_TPREL32   42          /* 32 bit TP-relative offset */
++/* Keep this the last entry.  */
++#define R_68K_NUM	43
++
++/* Intel 80386 specific definitions.  */
++
++/* i386 relocs.  */
++
++#define R_386_NONE	   0		/* No reloc */
++#define R_386_32	   1		/* Direct 32 bit  */
++#define R_386_PC32	   2		/* PC relative 32 bit */
++#define R_386_GOT32	   3		/* 32 bit GOT entry */
++#define R_386_PLT32	   4		/* 32 bit PLT address */
++#define R_386_COPY	   5		/* Copy symbol at runtime */
++#define R_386_GLOB_DAT	   6		/* Create GOT entry */
++#define R_386_JMP_SLOT	   7		/* Create PLT entry */
++#define R_386_RELATIVE	   8		/* Adjust by program base */
++#define R_386_GOTOFF	   9		/* 32 bit offset to GOT */
++#define R_386_GOTPC	   10		/* 32 bit PC relative offset to GOT */
++#define R_386_32PLT	   11
++#define R_386_TLS_TPOFF	   14		/* Offset in static TLS block */
++#define R_386_TLS_IE	   15		/* Address of GOT entry for static TLS
++					   block offset */
++#define R_386_TLS_GOTIE	   16		/* GOT entry for static TLS block
++					   offset */
++#define R_386_TLS_LE	   17		/* Offset relative to static TLS
++					   block */
++#define R_386_TLS_GD	   18		/* Direct 32 bit for GNU version of
++					   general dynamic thread local data */
++#define R_386_TLS_LDM	   19		/* Direct 32 bit for GNU version of
++					   local dynamic thread local data
++					   in LE code */
++#define R_386_16	   20
++#define R_386_PC16	   21
++#define R_386_8		   22
++#define R_386_PC8	   23
++#define R_386_TLS_GD_32	   24		/* Direct 32 bit for general dynamic
++					   thread local data */
++#define R_386_TLS_GD_PUSH  25		/* Tag for pushl in GD TLS code */
++#define R_386_TLS_GD_CALL  26		/* Relocation for call to
++					   __tls_get_addr() */
++#define R_386_TLS_GD_POP   27		/* Tag for popl in GD TLS code */
++#define R_386_TLS_LDM_32   28		/* Direct 32 bit for local dynamic
++					   thread local data in LE code */
++#define R_386_TLS_LDM_PUSH 29		/* Tag for pushl in LDM TLS code */
++#define R_386_TLS_LDM_CALL 30		/* Relocation for call to
++					   __tls_get_addr() in LDM code */
++#define R_386_TLS_LDM_POP  31		/* Tag for popl in LDM TLS code */
++#define R_386_TLS_LDO_32   32		/* Offset relative to TLS block */
++#define R_386_TLS_IE_32	   33		/* GOT entry for negated static TLS
++					   block offset */
++#define R_386_TLS_LE_32	   34		/* Negated offset relative to static
++					   TLS block */
++#define R_386_TLS_DTPMOD32 35		/* ID of module containing symbol */
++#define R_386_TLS_DTPOFF32 36		/* Offset in TLS block */
++#define R_386_TLS_TPOFF32  37		/* Negated offset in static TLS block */
++/* 38? */
++#define R_386_TLS_GOTDESC  39		/* GOT offset for TLS descriptor.  */
++#define R_386_TLS_DESC_CALL 40		/* Marker of call through TLS
++					   descriptor for
++					   relaxation.  */
++#define R_386_TLS_DESC     41		/* TLS descriptor containing
++					   pointer to code and to
++					   argument, returning the TLS
++					   offset for the symbol.  */
++#define R_386_IRELATIVE	   42		/* Adjust indirectly by program base */
++/* Keep this the last entry.  */
++#define R_386_NUM	   43
++
++/* SUN SPARC specific definitions.  */
++
++/* Legal values for ST_TYPE subfield of st_info (symbol type).  */
++
++#define STT_SPARC_REGISTER	13	/* Global register reserved to app. */
++
++/* Values for Elf64_Ehdr.e_flags.  */
++
++#define EF_SPARCV9_MM		3
++#define EF_SPARCV9_TSO		0
++#define EF_SPARCV9_PSO		1
++#define EF_SPARCV9_RMO		2
++#define EF_SPARC_LEDATA		0x800000 /* little endian data */
++#define EF_SPARC_EXT_MASK	0xFFFF00
++#define EF_SPARC_32PLUS		0x000100 /* generic V8+ features */
++#define EF_SPARC_SUN_US1	0x000200 /* Sun UltraSPARC1 extensions */
++#define EF_SPARC_HAL_R1		0x000400 /* HAL R1 extensions */
++#define EF_SPARC_SUN_US3	0x000800 /* Sun UltraSPARCIII extensions */
++
++/* SPARC relocs.  */
++
++#define R_SPARC_NONE		0	/* No reloc */
++#define R_SPARC_8		1	/* Direct 8 bit */
++#define R_SPARC_16		2	/* Direct 16 bit */
++#define R_SPARC_32		3	/* Direct 32 bit */
++#define R_SPARC_DISP8		4	/* PC relative 8 bit */
++#define R_SPARC_DISP16		5	/* PC relative 16 bit */
++#define R_SPARC_DISP32		6	/* PC relative 32 bit */
++#define R_SPARC_WDISP30		7	/* PC relative 30 bit shifted */
++#define R_SPARC_WDISP22		8	/* PC relative 22 bit shifted */
++#define R_SPARC_HI22		9	/* High 22 bit */
++#define R_SPARC_22		10	/* Direct 22 bit */
++#define R_SPARC_13		11	/* Direct 13 bit */
++#define R_SPARC_LO10		12	/* Truncated 10 bit */
++#define R_SPARC_GOT10		13	/* Truncated 10 bit GOT entry */
++#define R_SPARC_GOT13		14	/* 13 bit GOT entry */
++#define R_SPARC_GOT22		15	/* 22 bit GOT entry shifted */
++#define R_SPARC_PC10		16	/* PC relative 10 bit truncated */
++#define R_SPARC_PC22		17	/* PC relative 22 bit shifted */
++#define R_SPARC_WPLT30		18	/* 30 bit PC relative PLT address */
++#define R_SPARC_COPY		19	/* Copy symbol at runtime */
++#define R_SPARC_GLOB_DAT	20	/* Create GOT entry */
++#define R_SPARC_JMP_SLOT	21	/* Create PLT entry */
++#define R_SPARC_RELATIVE	22	/* Adjust by program base */
++#define R_SPARC_UA32		23	/* Direct 32 bit unaligned */
++
++/* Additional Sparc64 relocs.  */
++
++#define R_SPARC_PLT32		24	/* Direct 32 bit ref to PLT entry */
++#define R_SPARC_HIPLT22		25	/* High 22 bit PLT entry */
++#define R_SPARC_LOPLT10		26	/* Truncated 10 bit PLT entry */
++#define R_SPARC_PCPLT32		27	/* PC rel 32 bit ref to PLT entry */
++#define R_SPARC_PCPLT22		28	/* PC rel high 22 bit PLT entry */
++#define R_SPARC_PCPLT10		29	/* PC rel trunc 10 bit PLT entry */
++#define R_SPARC_10		30	/* Direct 10 bit */
++#define R_SPARC_11		31	/* Direct 11 bit */
++#define R_SPARC_64		32	/* Direct 64 bit */
++#define R_SPARC_OLO10		33	/* 10bit with secondary 13bit addend */
++#define R_SPARC_HH22		34	/* Top 22 bits of direct 64 bit */
++#define R_SPARC_HM10		35	/* High middle 10 bits of ... */
++#define R_SPARC_LM22		36	/* Low middle 22 bits of ... */
++#define R_SPARC_PC_HH22		37	/* Top 22 bits of pc rel 64 bit */
++#define R_SPARC_PC_HM10		38	/* High middle 10 bit of ... */
++#define R_SPARC_PC_LM22		39	/* Low miggle 22 bits of ... */
++#define R_SPARC_WDISP16		40	/* PC relative 16 bit shifted */
++#define R_SPARC_WDISP19		41	/* PC relative 19 bit shifted */
++#define R_SPARC_GLOB_JMP	42	/* was part of v9 ABI but was removed */
++#define R_SPARC_7		43	/* Direct 7 bit */
++#define R_SPARC_5		44	/* Direct 5 bit */
++#define R_SPARC_6		45	/* Direct 6 bit */
++#define R_SPARC_DISP64		46	/* PC relative 64 bit */
++#define R_SPARC_PLT64		47	/* Direct 64 bit ref to PLT entry */
++#define R_SPARC_HIX22		48	/* High 22 bit complemented */
++#define R_SPARC_LOX10		49	/* Truncated 11 bit complemented */
++#define R_SPARC_H44		50	/* Direct high 12 of 44 bit */
++#define R_SPARC_M44		51	/* Direct mid 22 of 44 bit */
++#define R_SPARC_L44		52	/* Direct low 10 of 44 bit */
++#define R_SPARC_REGISTER	53	/* Global register usage */
++#define R_SPARC_UA64		54	/* Direct 64 bit unaligned */
++#define R_SPARC_UA16		55	/* Direct 16 bit unaligned */
++#define R_SPARC_TLS_GD_HI22	56
++#define R_SPARC_TLS_GD_LO10	57
++#define R_SPARC_TLS_GD_ADD	58
++#define R_SPARC_TLS_GD_CALL	59
++#define R_SPARC_TLS_LDM_HI22	60
++#define R_SPARC_TLS_LDM_LO10	61
++#define R_SPARC_TLS_LDM_ADD	62
++#define R_SPARC_TLS_LDM_CALL	63
++#define R_SPARC_TLS_LDO_HIX22	64
++#define R_SPARC_TLS_LDO_LOX10	65
++#define R_SPARC_TLS_LDO_ADD	66
++#define R_SPARC_TLS_IE_HI22	67
++#define R_SPARC_TLS_IE_LO10	68
++#define R_SPARC_TLS_IE_LD	69
++#define R_SPARC_TLS_IE_LDX	70
++#define R_SPARC_TLS_IE_ADD	71
++#define R_SPARC_TLS_LE_HIX22	72
++#define R_SPARC_TLS_LE_LOX10	73
++#define R_SPARC_TLS_DTPMOD32	74
++#define R_SPARC_TLS_DTPMOD64	75
++#define R_SPARC_TLS_DTPOFF32	76
++#define R_SPARC_TLS_DTPOFF64	77
++#define R_SPARC_TLS_TPOFF32	78
++#define R_SPARC_TLS_TPOFF64	79
++#define R_SPARC_GOTDATA_HIX22	80
++#define R_SPARC_GOTDATA_LOX10	81
++#define R_SPARC_GOTDATA_OP_HIX22	82
++#define R_SPARC_GOTDATA_OP_LOX10	83
++#define R_SPARC_GOTDATA_OP	84
++#define R_SPARC_H34		85
++#define R_SPARC_SIZE32		86
++#define R_SPARC_SIZE64		87
++#define R_SPARC_WDISP10		88
++#define R_SPARC_JMP_IREL	248
++#define R_SPARC_IRELATIVE	249
++#define R_SPARC_GNU_VTINHERIT	250
++#define R_SPARC_GNU_VTENTRY	251
++#define R_SPARC_REV32		252
++/* Keep this the last entry.  */
++#define R_SPARC_NUM		253
++
++/* For Sparc64, legal values for d_tag of Elf64_Dyn.  */
++
++#define DT_SPARC_REGISTER 0x70000001
++#define DT_SPARC_NUM	2
++
++/* MIPS R3000 specific definitions.  */
++
++/* Legal values for e_flags field of Elf32_Ehdr.  */
++
++#define EF_MIPS_NOREORDER   1		/* A .noreorder directive was used */
++#define EF_MIPS_PIC	    2		/* Contains PIC code */
++#define EF_MIPS_CPIC	    4		/* Uses PIC calling sequence */
++#define EF_MIPS_XGOT	    8
++#define EF_MIPS_64BIT_WHIRL 16
++#define EF_MIPS_ABI2	    32
++#define EF_MIPS_ABI_ON32    64
++#define EF_MIPS_ARCH	    0xf0000000	/* MIPS architecture level */
++
++/* Legal values for MIPS architecture level.  */
++
++#define EF_MIPS_ARCH_1	    0x00000000	/* -mips1 code.  */
++#define EF_MIPS_ARCH_2	    0x10000000	/* -mips2 code.  */
++#define EF_MIPS_ARCH_3	    0x20000000	/* -mips3 code.  */
++#define EF_MIPS_ARCH_4	    0x30000000	/* -mips4 code.  */
++#define EF_MIPS_ARCH_5	    0x40000000	/* -mips5 code.  */
++#define EF_MIPS_ARCH_32	    0x60000000	/* MIPS32 code.  */
++#define EF_MIPS_ARCH_64	    0x70000000	/* MIPS64 code.  */
++
++/* The following are non-official names and should not be used.  */
++
++#define E_MIPS_ARCH_1	  0x00000000	/* -mips1 code.  */
++#define E_MIPS_ARCH_2	  0x10000000	/* -mips2 code.  */
++#define E_MIPS_ARCH_3	  0x20000000	/* -mips3 code.  */
++#define E_MIPS_ARCH_4	  0x30000000	/* -mips4 code.  */
++#define E_MIPS_ARCH_5	  0x40000000	/* -mips5 code.  */
++#define E_MIPS_ARCH_32	  0x60000000	/* MIPS32 code.  */
++#define E_MIPS_ARCH_64	  0x70000000	/* MIPS64 code.  */
++
++/* Special section indices.  */
++
++#define SHN_MIPS_ACOMMON    0xff00	/* Allocated common symbols */
++#define SHN_MIPS_TEXT	    0xff01	/* Allocated test symbols.  */
++#define SHN_MIPS_DATA	    0xff02	/* Allocated data symbols.  */
++#define SHN_MIPS_SCOMMON    0xff03	/* Small common symbols */
++#define SHN_MIPS_SUNDEFINED 0xff04	/* Small undefined symbols */
++
++/* Legal values for sh_type field of Elf32_Shdr.  */
++
++#define SHT_MIPS_LIBLIST       0x70000000 /* Shared objects used in link */
++#define SHT_MIPS_MSYM	       0x70000001
++#define SHT_MIPS_CONFLICT      0x70000002 /* Conflicting symbols */
++#define SHT_MIPS_GPTAB	       0x70000003 /* Global data area sizes */
++#define SHT_MIPS_UCODE	       0x70000004 /* Reserved for SGI/MIPS compilers */
++#define SHT_MIPS_DEBUG	       0x70000005 /* MIPS ECOFF debugging information*/
++#define SHT_MIPS_REGINFO       0x70000006 /* Register usage information */
++#define SHT_MIPS_PACKAGE       0x70000007
++#define SHT_MIPS_PACKSYM       0x70000008
++#define SHT_MIPS_RELD	       0x70000009
++#define SHT_MIPS_IFACE         0x7000000b
++#define SHT_MIPS_CONTENT       0x7000000c
++#define SHT_MIPS_OPTIONS       0x7000000d /* Miscellaneous options.  */
++#define SHT_MIPS_SHDR	       0x70000010
++#define SHT_MIPS_FDESC	       0x70000011
++#define SHT_MIPS_EXTSYM	       0x70000012
++#define SHT_MIPS_DENSE	       0x70000013
++#define SHT_MIPS_PDESC	       0x70000014
++#define SHT_MIPS_LOCSYM	       0x70000015
++#define SHT_MIPS_AUXSYM	       0x70000016
++#define SHT_MIPS_OPTSYM	       0x70000017
++#define SHT_MIPS_LOCSTR	       0x70000018
++#define SHT_MIPS_LINE	       0x70000019
++#define SHT_MIPS_RFDESC	       0x7000001a
++#define SHT_MIPS_DELTASYM      0x7000001b
++#define SHT_MIPS_DELTAINST     0x7000001c
++#define SHT_MIPS_DELTACLASS    0x7000001d
++#define SHT_MIPS_DWARF         0x7000001e /* DWARF debugging information.  */
++#define SHT_MIPS_DELTADECL     0x7000001f
++#define SHT_MIPS_SYMBOL_LIB    0x70000020
++#define SHT_MIPS_EVENTS	       0x70000021 /* Event section.  */
++#define SHT_MIPS_TRANSLATE     0x70000022
++#define SHT_MIPS_PIXIE	       0x70000023
++#define SHT_MIPS_XLATE	       0x70000024
++#define SHT_MIPS_XLATE_DEBUG   0x70000025
++#define SHT_MIPS_WHIRL	       0x70000026
++#define SHT_MIPS_EH_REGION     0x70000027
++#define SHT_MIPS_XLATE_OLD     0x70000028
++#define SHT_MIPS_PDR_EXCEPTION 0x70000029
++
++/* Legal values for sh_flags field of Elf32_Shdr.  */
++
++#define SHF_MIPS_GPREL	 0x10000000	/* Must be part of global data area */
++#define SHF_MIPS_MERGE	 0x20000000
++#define SHF_MIPS_ADDR	 0x40000000
++#define SHF_MIPS_STRINGS 0x80000000
++#define SHF_MIPS_NOSTRIP 0x08000000
++#define SHF_MIPS_LOCAL	 0x04000000
++#define SHF_MIPS_NAMES	 0x02000000
++#define SHF_MIPS_NODUPE	 0x01000000
++
++
++/* Symbol tables.  */
++
++/* MIPS specific values for `st_other'.  */
++#define STO_MIPS_DEFAULT		0x0
++#define STO_MIPS_INTERNAL		0x1
++#define STO_MIPS_HIDDEN			0x2
++#define STO_MIPS_PROTECTED		0x3
++#define STO_MIPS_PLT			0x8
++#define STO_MIPS_SC_ALIGN_UNUSED	0xff
++
++/* MIPS specific values for `st_info'.  */
++#define STB_MIPS_SPLIT_COMMON		13
++
++/* Entries found in sections of type SHT_MIPS_GPTAB.  */
++
++typedef union
++{
++  struct
++    {
++      Elf32_Word gt_current_g_value;	/* -G value used for compilation */
++      Elf32_Word gt_unused;		/* Not used */
++    } gt_header;			/* First entry in section */
++  struct
++    {
++      Elf32_Word gt_g_value;		/* If this value were used for -G */
++      Elf32_Word gt_bytes;		/* This many bytes would be used */
++    } gt_entry;				/* Subsequent entries in section */
++} Elf32_gptab;
++
++/* Entry found in sections of type SHT_MIPS_REGINFO.  */
++
++typedef struct
++{
++  Elf32_Word	ri_gprmask;		/* General registers used */
++  Elf32_Word	ri_cprmask[4];		/* Coprocessor registers used */
++  Elf32_Sword	ri_gp_value;		/* $gp register value */
++} Elf32_RegInfo;
++
++/* Entries found in sections of type SHT_MIPS_OPTIONS.  */
++
++typedef struct
++{
++  unsigned char kind;		/* Determines interpretation of the
++				   variable part of descriptor.  */
++  unsigned char size;		/* Size of descriptor, including header.  */
++  Elf32_Section section;	/* Section header index of section affected,
++				   0 for global options.  */
++  Elf32_Word info;		/* Kind-specific information.  */
++} Elf_Options;
++
++/* Values for `kind' field in Elf_Options.  */
++
++#define ODK_NULL	0	/* Undefined.  */
++#define ODK_REGINFO	1	/* Register usage information.  */
++#define ODK_EXCEPTIONS	2	/* Exception processing options.  */
++#define ODK_PAD		3	/* Section padding options.  */
++#define ODK_HWPATCH	4	/* Hardware workarounds performed */
++#define ODK_FILL	5	/* record the fill value used by the linker. */
++#define ODK_TAGS	6	/* reserve space for desktop tools to write. */
++#define ODK_HWAND	7	/* HW workarounds.  'AND' bits when merging. */
++#define ODK_HWOR	8	/* HW workarounds.  'OR' bits when merging.  */
++
++/* Values for `info' in Elf_Options for ODK_EXCEPTIONS entries.  */
++
++#define OEX_FPU_MIN	0x1f	/* FPE's which MUST be enabled.  */
++#define OEX_FPU_MAX	0x1f00	/* FPE's which MAY be enabled.  */
++#define OEX_PAGE0	0x10000	/* page zero must be mapped.  */
++#define OEX_SMM		0x20000	/* Force sequential memory mode?  */
++#define OEX_FPDBUG	0x40000	/* Force floating point debug mode?  */
++#define OEX_PRECISEFP	OEX_FPDBUG
++#define OEX_DISMISS	0x80000	/* Dismiss invalid address faults?  */
++
++#define OEX_FPU_INVAL	0x10
++#define OEX_FPU_DIV0	0x08
++#define OEX_FPU_OFLO	0x04
++#define OEX_FPU_UFLO	0x02
++#define OEX_FPU_INEX	0x01
++
++/* Masks for `info' in Elf_Options for an ODK_HWPATCH entry.  */
++
++#define OHW_R4KEOP	0x1	/* R4000 end-of-page patch.  */
++#define OHW_R8KPFETCH	0x2	/* may need R8000 prefetch patch.  */
++#define OHW_R5KEOP	0x4	/* R5000 end-of-page patch.  */
++#define OHW_R5KCVTL	0x8	/* R5000 cvt.[ds].l bug.  clean=1.  */
++
++#define OPAD_PREFIX	0x1
++#define OPAD_POSTFIX	0x2
++#define OPAD_SYMBOL	0x4
++
++/* Entry found in `.options' section.  */
++
++typedef struct
++{
++  Elf32_Word hwp_flags1;	/* Extra flags.  */
++  Elf32_Word hwp_flags2;	/* Extra flags.  */
++} Elf_Options_Hw;
++
++/* Masks for `info' in ElfOptions for ODK_HWAND and ODK_HWOR entries.  */
++
++#define OHWA0_R4KEOP_CHECKED	0x00000001
++#define OHWA1_R4KEOP_CLEAN	0x00000002
++
++/* MIPS relocs.  */
++
++#define R_MIPS_NONE		0	/* No reloc */
++#define R_MIPS_16		1	/* Direct 16 bit */
++#define R_MIPS_32		2	/* Direct 32 bit */
++#define R_MIPS_REL32		3	/* PC relative 32 bit */
++#define R_MIPS_26		4	/* Direct 26 bit shifted */
++#define R_MIPS_HI16		5	/* High 16 bit */
++#define R_MIPS_LO16		6	/* Low 16 bit */
++#define R_MIPS_GPREL16		7	/* GP relative 16 bit */
++#define R_MIPS_LITERAL		8	/* 16 bit literal entry */
++#define R_MIPS_GOT16		9	/* 16 bit GOT entry */
++#define R_MIPS_PC16		10	/* PC relative 16 bit */
++#define R_MIPS_CALL16		11	/* 16 bit GOT entry for function */
++#define R_MIPS_GPREL32		12	/* GP relative 32 bit */
++
++#define R_MIPS_SHIFT5		16
++#define R_MIPS_SHIFT6		17
++#define R_MIPS_64		18
++#define R_MIPS_GOT_DISP		19
++#define R_MIPS_GOT_PAGE		20
++#define R_MIPS_GOT_OFST		21
++#define R_MIPS_GOT_HI16		22
++#define R_MIPS_GOT_LO16		23
++#define R_MIPS_SUB		24
++#define R_MIPS_INSERT_A		25
++#define R_MIPS_INSERT_B		26
++#define R_MIPS_DELETE		27
++#define R_MIPS_HIGHER		28
++#define R_MIPS_HIGHEST		29
++#define R_MIPS_CALL_HI16	30
++#define R_MIPS_CALL_LO16	31
++#define R_MIPS_SCN_DISP		32
++#define R_MIPS_REL16		33
++#define R_MIPS_ADD_IMMEDIATE	34
++#define R_MIPS_PJUMP		35
++#define R_MIPS_RELGOT		36
++#define R_MIPS_JALR		37
++#define R_MIPS_TLS_DTPMOD32	38	/* Module number 32 bit */
++#define R_MIPS_TLS_DTPREL32	39	/* Module-relative offset 32 bit */
++#define R_MIPS_TLS_DTPMOD64	40	/* Module number 64 bit */
++#define R_MIPS_TLS_DTPREL64	41	/* Module-relative offset 64 bit */
++#define R_MIPS_TLS_GD		42	/* 16 bit GOT offset for GD */
++#define R_MIPS_TLS_LDM		43	/* 16 bit GOT offset for LDM */
++#define R_MIPS_TLS_DTPREL_HI16	44	/* Module-relative offset, high 16 bits */
++#define R_MIPS_TLS_DTPREL_LO16	45	/* Module-relative offset, low 16 bits */
++#define R_MIPS_TLS_GOTTPREL	46	/* 16 bit GOT offset for IE */
++#define R_MIPS_TLS_TPREL32	47	/* TP-relative offset, 32 bit */
++#define R_MIPS_TLS_TPREL64	48	/* TP-relative offset, 64 bit */
++#define R_MIPS_TLS_TPREL_HI16	49	/* TP-relative offset, high 16 bits */
++#define R_MIPS_TLS_TPREL_LO16	50	/* TP-relative offset, low 16 bits */
++#define R_MIPS_GLOB_DAT		51
++#define R_MIPS_COPY		126
++#define R_MIPS_JUMP_SLOT        127
++/* Keep this the last entry.  */
++#define R_MIPS_NUM		128
++
++/* Legal values for p_type field of Elf32_Phdr.  */
++
++#define PT_MIPS_REGINFO	0x70000000	/* Register usage information */
++#define PT_MIPS_RTPROC  0x70000001	/* Runtime procedure table. */
++#define PT_MIPS_OPTIONS 0x70000002
++
++/* Special program header types.  */
++
++#define PF_MIPS_LOCAL	0x10000000
++
++/* Legal values for d_tag field of Elf32_Dyn.  */
++
++#define DT_MIPS_RLD_VERSION  0x70000001	/* Runtime linker interface version */
++#define DT_MIPS_TIME_STAMP   0x70000002	/* Timestamp */
++#define DT_MIPS_ICHECKSUM    0x70000003	/* Checksum */
++#define DT_MIPS_IVERSION     0x70000004	/* Version string (string tbl index) */
++#define DT_MIPS_FLAGS	     0x70000005	/* Flags */
++#define DT_MIPS_BASE_ADDRESS 0x70000006	/* Base address */
++#define DT_MIPS_MSYM	     0x70000007
++#define DT_MIPS_CONFLICT     0x70000008	/* Address of CONFLICT section */
++#define DT_MIPS_LIBLIST	     0x70000009	/* Address of LIBLIST section */
++#define DT_MIPS_LOCAL_GOTNO  0x7000000a	/* Number of local GOT entries */
++#define DT_MIPS_CONFLICTNO   0x7000000b	/* Number of CONFLICT entries */
++#define DT_MIPS_LIBLISTNO    0x70000010	/* Number of LIBLIST entries */
++#define DT_MIPS_SYMTABNO     0x70000011	/* Number of DYNSYM entries */
++#define DT_MIPS_UNREFEXTNO   0x70000012	/* First external DYNSYM */
++#define DT_MIPS_GOTSYM	     0x70000013	/* First GOT entry in DYNSYM */
++#define DT_MIPS_HIPAGENO     0x70000014	/* Number of GOT page table entries */
++#define DT_MIPS_RLD_MAP	     0x70000016	/* Address of run time loader map.  */
++#define DT_MIPS_DELTA_CLASS  0x70000017	/* Delta C++ class definition.  */
++#define DT_MIPS_DELTA_CLASS_NO    0x70000018 /* Number of entries in
++						DT_MIPS_DELTA_CLASS.  */
++#define DT_MIPS_DELTA_INSTANCE    0x70000019 /* Delta C++ class instances.  */
++#define DT_MIPS_DELTA_INSTANCE_NO 0x7000001a /* Number of entries in
++						DT_MIPS_DELTA_INSTANCE.  */
++#define DT_MIPS_DELTA_RELOC  0x7000001b /* Delta relocations.  */
++#define DT_MIPS_DELTA_RELOC_NO 0x7000001c /* Number of entries in
++					     DT_MIPS_DELTA_RELOC.  */
++#define DT_MIPS_DELTA_SYM    0x7000001d /* Delta symbols that Delta
++					   relocations refer to.  */
++#define DT_MIPS_DELTA_SYM_NO 0x7000001e /* Number of entries in
++					   DT_MIPS_DELTA_SYM.  */
++#define DT_MIPS_DELTA_CLASSSYM 0x70000020 /* Delta symbols that hold the
++					     class declaration.  */
++#define DT_MIPS_DELTA_CLASSSYM_NO 0x70000021 /* Number of entries in
++						DT_MIPS_DELTA_CLASSSYM.  */
++#define DT_MIPS_CXX_FLAGS    0x70000022 /* Flags indicating for C++ flavor.  */
++#define DT_MIPS_PIXIE_INIT   0x70000023
++#define DT_MIPS_SYMBOL_LIB   0x70000024
++#define DT_MIPS_LOCALPAGE_GOTIDX 0x70000025
++#define DT_MIPS_LOCAL_GOTIDX 0x70000026
++#define DT_MIPS_HIDDEN_GOTIDX 0x70000027
++#define DT_MIPS_PROTECTED_GOTIDX 0x70000028
++#define DT_MIPS_OPTIONS	     0x70000029 /* Address of .options.  */
++#define DT_MIPS_INTERFACE    0x7000002a /* Address of .interface.  */
++#define DT_MIPS_DYNSTR_ALIGN 0x7000002b
++#define DT_MIPS_INTERFACE_SIZE 0x7000002c /* Size of the .interface section. */
++#define DT_MIPS_RLD_TEXT_RESOLVE_ADDR 0x7000002d /* Address of rld_text_rsolve
++						    function stored in GOT.  */
++#define DT_MIPS_PERF_SUFFIX  0x7000002e /* Default suffix of dso to be added
++					   by rld on dlopen() calls.  */
++#define DT_MIPS_COMPACT_SIZE 0x7000002f /* (O32)Size of compact rel section. */
++#define DT_MIPS_GP_VALUE     0x70000030 /* GP value for aux GOTs.  */
++#define DT_MIPS_AUX_DYNAMIC  0x70000031 /* Address of aux .dynamic.  */
++/* The address of .got.plt in an executable using the new non-PIC ABI.  */
++#define DT_MIPS_PLTGOT	     0x70000032
++/* The base of the PLT in an executable using the new non-PIC ABI if that
++   PLT is writable.  For a non-writable PLT, this is omitted or has a zero
++   value.  */
++#define DT_MIPS_RWPLT        0x70000034
++#define DT_MIPS_NUM	     0x35
++
++/* Legal values for DT_MIPS_FLAGS Elf32_Dyn entry.  */
++
++#define RHF_NONE		   0		/* No flags */
++#define RHF_QUICKSTART		   (1 << 0)	/* Use quickstart */
++#define RHF_NOTPOT		   (1 << 1)	/* Hash size not power of 2 */
++#define RHF_NO_LIBRARY_REPLACEMENT (1 << 2)	/* Ignore LD_LIBRARY_PATH */
++#define RHF_NO_MOVE		   (1 << 3)
++#define RHF_SGI_ONLY		   (1 << 4)
++#define RHF_GUARANTEE_INIT	   (1 << 5)
++#define RHF_DELTA_C_PLUS_PLUS	   (1 << 6)
++#define RHF_GUARANTEE_START_INIT   (1 << 7)
++#define RHF_PIXIE		   (1 << 8)
++#define RHF_DEFAULT_DELAY_LOAD	   (1 << 9)
++#define RHF_REQUICKSTART	   (1 << 10)
++#define RHF_REQUICKSTARTED	   (1 << 11)
++#define RHF_CORD		   (1 << 12)
++#define RHF_NO_UNRES_UNDEF	   (1 << 13)
++#define RHF_RLD_ORDER_SAFE	   (1 << 14)
++
++/* Entries found in sections of type SHT_MIPS_LIBLIST.  */
++
++typedef struct
++{
++  Elf32_Word l_name;		/* Name (string table index) */
++  Elf32_Word l_time_stamp;	/* Timestamp */
++  Elf32_Word l_checksum;	/* Checksum */
++  Elf32_Word l_version;		/* Interface version */
++  Elf32_Word l_flags;		/* Flags */
++} Elf32_Lib;
++
++typedef struct
++{
++  Elf64_Word l_name;		/* Name (string table index) */
++  Elf64_Word l_time_stamp;	/* Timestamp */
++  Elf64_Word l_checksum;	/* Checksum */
++  Elf64_Word l_version;		/* Interface version */
++  Elf64_Word l_flags;		/* Flags */
++} Elf64_Lib;
++
++
++/* Legal values for l_flags.  */
++
++#define LL_NONE		  0
++#define LL_EXACT_MATCH	  (1 << 0)	/* Require exact match */
++#define LL_IGNORE_INT_VER (1 << 1)	/* Ignore interface version */
++#define LL_REQUIRE_MINOR  (1 << 2)
++#define LL_EXPORTS	  (1 << 3)
++#define LL_DELAY_LOAD	  (1 << 4)
++#define LL_DELTA	  (1 << 5)
++
++/* Entries found in sections of type SHT_MIPS_CONFLICT.  */
++
++typedef Elf32_Addr Elf32_Conflict;
++
++
++/* HPPA specific definitions.  */
++
++/* Legal values for e_flags field of Elf32_Ehdr.  */
++
++#define EF_PARISC_TRAPNIL	0x00010000 /* Trap nil pointer dereference.  */
++#define EF_PARISC_EXT		0x00020000 /* Program uses arch. extensions. */
++#define EF_PARISC_LSB		0x00040000 /* Program expects little endian. */
++#define EF_PARISC_WIDE		0x00080000 /* Program expects wide mode.  */
++#define EF_PARISC_NO_KABP	0x00100000 /* No kernel assisted branch
++					      prediction.  */
++#define EF_PARISC_LAZYSWAP	0x00400000 /* Allow lazy swapping.  */
++#define EF_PARISC_ARCH		0x0000ffff /* Architecture version.  */
++
++/* Defined values for `e_flags & EF_PARISC_ARCH' are:  */
++
++#define EFA_PARISC_1_0		    0x020b /* PA-RISC 1.0 big-endian.  */
++#define EFA_PARISC_1_1		    0x0210 /* PA-RISC 1.1 big-endian.  */
++#define EFA_PARISC_2_0		    0x0214 /* PA-RISC 2.0 big-endian.  */
++
++/* Additional section indeces.  */
++
++#define SHN_PARISC_ANSI_COMMON	0xff00	   /* Section for tenatively declared
++					      symbols in ANSI C.  */
++#define SHN_PARISC_HUGE_COMMON	0xff01	   /* Common blocks in huge model.  */
++
++/* Legal values for sh_type field of Elf32_Shdr.  */
++
++#define SHT_PARISC_EXT		0x70000000 /* Contains product specific ext. */
++#define SHT_PARISC_UNWIND	0x70000001 /* Unwind information.  */
++#define SHT_PARISC_DOC		0x70000002 /* Debug info for optimized code. */
++
++/* Legal values for sh_flags field of Elf32_Shdr.  */
++
++#define SHF_PARISC_SHORT	0x20000000 /* Section with short addressing. */
++#define SHF_PARISC_HUGE		0x40000000 /* Section far from gp.  */
++#define SHF_PARISC_SBP		0x80000000 /* Static branch prediction code. */
++
++/* Legal values for ST_TYPE subfield of st_info (symbol type).  */
++
++#define STT_PARISC_MILLICODE	13	/* Millicode function entry point.  */
++
++#define STT_HP_OPAQUE		(STT_LOOS + 0x1)
++#define STT_HP_STUB		(STT_LOOS + 0x2)
++
++/* HPPA relocs.  */
++
++#define R_PARISC_NONE		0	/* No reloc.  */
++#define R_PARISC_DIR32		1	/* Direct 32-bit reference.  */
++#define R_PARISC_DIR21L		2	/* Left 21 bits of eff. address.  */
++#define R_PARISC_DIR17R		3	/* Right 17 bits of eff. address.  */
++#define R_PARISC_DIR17F		4	/* 17 bits of eff. address.  */
++#define R_PARISC_DIR14R		6	/* Right 14 bits of eff. address.  */
++#define R_PARISC_PCREL32	9	/* 32-bit rel. address.  */
++#define R_PARISC_PCREL21L	10	/* Left 21 bits of rel. address.  */
++#define R_PARISC_PCREL17R	11	/* Right 17 bits of rel. address.  */
++#define R_PARISC_PCREL17F	12	/* 17 bits of rel. address.  */
++#define R_PARISC_PCREL14R	14	/* Right 14 bits of rel. address.  */
++#define R_PARISC_DPREL21L	18	/* Left 21 bits of rel. address.  */
++#define R_PARISC_DPREL14R	22	/* Right 14 bits of rel. address.  */
++#define R_PARISC_GPREL21L	26	/* GP-relative, left 21 bits.  */
++#define R_PARISC_GPREL14R	30	/* GP-relative, right 14 bits.  */
++#define R_PARISC_LTOFF21L	34	/* LT-relative, left 21 bits.  */
++#define R_PARISC_LTOFF14R	38	/* LT-relative, right 14 bits.  */
++#define R_PARISC_SECREL32	41	/* 32 bits section rel. address.  */
++#define R_PARISC_SEGBASE	48	/* No relocation, set segment base.  */
++#define R_PARISC_SEGREL32	49	/* 32 bits segment rel. address.  */
++#define R_PARISC_PLTOFF21L	50	/* PLT rel. address, left 21 bits.  */
++#define R_PARISC_PLTOFF14R	54	/* PLT rel. address, right 14 bits.  */
++#define R_PARISC_LTOFF_FPTR32	57	/* 32 bits LT-rel. function pointer. */
++#define R_PARISC_LTOFF_FPTR21L	58	/* LT-rel. fct ptr, left 21 bits. */
++#define R_PARISC_LTOFF_FPTR14R	62	/* LT-rel. fct ptr, right 14 bits. */
++#define R_PARISC_FPTR64		64	/* 64 bits function address.  */
++#define R_PARISC_PLABEL32	65	/* 32 bits function address.  */
++#define R_PARISC_PLABEL21L	66	/* Left 21 bits of fdesc address.  */
++#define R_PARISC_PLABEL14R	70	/* Right 14 bits of fdesc address.  */
++#define R_PARISC_PCREL64	72	/* 64 bits PC-rel. address.  */
++#define R_PARISC_PCREL22F	74	/* 22 bits PC-rel. address.  */
++#define R_PARISC_PCREL14WR	75	/* PC-rel. address, right 14 bits.  */
++#define R_PARISC_PCREL14DR	76	/* PC rel. address, right 14 bits.  */
++#define R_PARISC_PCREL16F	77	/* 16 bits PC-rel. address.  */
++#define R_PARISC_PCREL16WF	78	/* 16 bits PC-rel. address.  */
++#define R_PARISC_PCREL16DF	79	/* 16 bits PC-rel. address.  */
++#define R_PARISC_DIR64		80	/* 64 bits of eff. address.  */
++#define R_PARISC_DIR14WR	83	/* 14 bits of eff. address.  */
++#define R_PARISC_DIR14DR	84	/* 14 bits of eff. address.  */
++#define R_PARISC_DIR16F		85	/* 16 bits of eff. address.  */
++#define R_PARISC_DIR16WF	86	/* 16 bits of eff. address.  */
++#define R_PARISC_DIR16DF	87	/* 16 bits of eff. address.  */
++#define R_PARISC_GPREL64	88	/* 64 bits of GP-rel. address.  */
++#define R_PARISC_GPREL14WR	91	/* GP-rel. address, right 14 bits.  */
++#define R_PARISC_GPREL14DR	92	/* GP-rel. address, right 14 bits.  */
++#define R_PARISC_GPREL16F	93	/* 16 bits GP-rel. address.  */
++#define R_PARISC_GPREL16WF	94	/* 16 bits GP-rel. address.  */
++#define R_PARISC_GPREL16DF	95	/* 16 bits GP-rel. address.  */
++#define R_PARISC_LTOFF64	96	/* 64 bits LT-rel. address.  */
++#define R_PARISC_LTOFF14WR	99	/* LT-rel. address, right 14 bits.  */
++#define R_PARISC_LTOFF14DR	100	/* LT-rel. address, right 14 bits.  */
++#define R_PARISC_LTOFF16F	101	/* 16 bits LT-rel. address.  */
++#define R_PARISC_LTOFF16WF	102	/* 16 bits LT-rel. address.  */
++#define R_PARISC_LTOFF16DF	103	/* 16 bits LT-rel. address.  */
++#define R_PARISC_SECREL64	104	/* 64 bits section rel. address.  */
++#define R_PARISC_SEGREL64	112	/* 64 bits segment rel. address.  */
++#define R_PARISC_PLTOFF14WR	115	/* PLT-rel. address, right 14 bits.  */
++#define R_PARISC_PLTOFF14DR	116	/* PLT-rel. address, right 14 bits.  */
++#define R_PARISC_PLTOFF16F	117	/* 16 bits LT-rel. address.  */
++#define R_PARISC_PLTOFF16WF	118	/* 16 bits PLT-rel. address.  */
++#define R_PARISC_PLTOFF16DF	119	/* 16 bits PLT-rel. address.  */
++#define R_PARISC_LTOFF_FPTR64	120	/* 64 bits LT-rel. function ptr.  */
++#define R_PARISC_LTOFF_FPTR14WR	123	/* LT-rel. fct. ptr., right 14 bits. */
++#define R_PARISC_LTOFF_FPTR14DR	124	/* LT-rel. fct. ptr., right 14 bits. */
++#define R_PARISC_LTOFF_FPTR16F	125	/* 16 bits LT-rel. function ptr.  */
++#define R_PARISC_LTOFF_FPTR16WF	126	/* 16 bits LT-rel. function ptr.  */
++#define R_PARISC_LTOFF_FPTR16DF	127	/* 16 bits LT-rel. function ptr.  */
++#define R_PARISC_LORESERVE	128
++#define R_PARISC_COPY		128	/* Copy relocation.  */
++#define R_PARISC_IPLT		129	/* Dynamic reloc, imported PLT */
++#define R_PARISC_EPLT		130	/* Dynamic reloc, exported PLT */
++#define R_PARISC_TPREL32	153	/* 32 bits TP-rel. address.  */
++#define R_PARISC_TPREL21L	154	/* TP-rel. address, left 21 bits.  */
++#define R_PARISC_TPREL14R	158	/* TP-rel. address, right 14 bits.  */
++#define R_PARISC_LTOFF_TP21L	162	/* LT-TP-rel. address, left 21 bits. */
++#define R_PARISC_LTOFF_TP14R	166	/* LT-TP-rel. address, right 14 bits.*/
++#define R_PARISC_LTOFF_TP14F	167	/* 14 bits LT-TP-rel. address.  */
++#define R_PARISC_TPREL64	216	/* 64 bits TP-rel. address.  */
++#define R_PARISC_TPREL14WR	219	/* TP-rel. address, right 14 bits.  */
++#define R_PARISC_TPREL14DR	220	/* TP-rel. address, right 14 bits.  */
++#define R_PARISC_TPREL16F	221	/* 16 bits TP-rel. address.  */
++#define R_PARISC_TPREL16WF	222	/* 16 bits TP-rel. address.  */
++#define R_PARISC_TPREL16DF	223	/* 16 bits TP-rel. address.  */
++#define R_PARISC_LTOFF_TP64	224	/* 64 bits LT-TP-rel. address.  */
++#define R_PARISC_LTOFF_TP14WR	227	/* LT-TP-rel. address, right 14 bits.*/
++#define R_PARISC_LTOFF_TP14DR	228	/* LT-TP-rel. address, right 14 bits.*/
++#define R_PARISC_LTOFF_TP16F	229	/* 16 bits LT-TP-rel. address.  */
++#define R_PARISC_LTOFF_TP16WF	230	/* 16 bits LT-TP-rel. address.  */
++#define R_PARISC_LTOFF_TP16DF	231	/* 16 bits LT-TP-rel. address.  */
++#define R_PARISC_GNU_VTENTRY	232
++#define R_PARISC_GNU_VTINHERIT	233
++#define R_PARISC_TLS_GD21L	234	/* GD 21-bit left.  */
++#define R_PARISC_TLS_GD14R	235	/* GD 14-bit right.  */
++#define R_PARISC_TLS_GDCALL	236	/* GD call to __t_g_a.  */
++#define R_PARISC_TLS_LDM21L	237	/* LD module 21-bit left.  */
++#define R_PARISC_TLS_LDM14R	238	/* LD module 14-bit right.  */
++#define R_PARISC_TLS_LDMCALL	239	/* LD module call to __t_g_a.  */
++#define R_PARISC_TLS_LDO21L	240	/* LD offset 21-bit left.  */
++#define R_PARISC_TLS_LDO14R	241	/* LD offset 14-bit right.  */
++#define R_PARISC_TLS_DTPMOD32	242	/* DTP module 32-bit.  */
++#define R_PARISC_TLS_DTPMOD64	243	/* DTP module 64-bit.  */
++#define R_PARISC_TLS_DTPOFF32	244	/* DTP offset 32-bit.  */
++#define R_PARISC_TLS_DTPOFF64	245	/* DTP offset 32-bit.  */
++#define R_PARISC_TLS_LE21L	R_PARISC_TPREL21L
++#define R_PARISC_TLS_LE14R	R_PARISC_TPREL14R
++#define R_PARISC_TLS_IE21L	R_PARISC_LTOFF_TP21L
++#define R_PARISC_TLS_IE14R	R_PARISC_LTOFF_TP14R
++#define R_PARISC_TLS_TPREL32	R_PARISC_TPREL32
++#define R_PARISC_TLS_TPREL64	R_PARISC_TPREL64
++#define R_PARISC_HIRESERVE	255
++
++/* Legal values for p_type field of Elf32_Phdr/Elf64_Phdr.  */
++
++#define PT_HP_TLS		(PT_LOOS + 0x0)
++#define PT_HP_CORE_NONE		(PT_LOOS + 0x1)
++#define PT_HP_CORE_VERSION	(PT_LOOS + 0x2)
++#define PT_HP_CORE_KERNEL	(PT_LOOS + 0x3)
++#define PT_HP_CORE_COMM		(PT_LOOS + 0x4)
++#define PT_HP_CORE_PROC		(PT_LOOS + 0x5)
++#define PT_HP_CORE_LOADABLE	(PT_LOOS + 0x6)
++#define PT_HP_CORE_STACK	(PT_LOOS + 0x7)
++#define PT_HP_CORE_SHM		(PT_LOOS + 0x8)
++#define PT_HP_CORE_MMF		(PT_LOOS + 0x9)
++#define PT_HP_PARALLEL		(PT_LOOS + 0x10)
++#define PT_HP_FASTBIND		(PT_LOOS + 0x11)
++#define PT_HP_OPT_ANNOT		(PT_LOOS + 0x12)
++#define PT_HP_HSL_ANNOT		(PT_LOOS + 0x13)
++#define PT_HP_STACK		(PT_LOOS + 0x14)
++
++#define PT_PARISC_ARCHEXT	0x70000000
++#define PT_PARISC_UNWIND	0x70000001
++
++/* Legal values for p_flags field of Elf32_Phdr/Elf64_Phdr.  */
++
++#define PF_PARISC_SBP		0x08000000
++
++#define PF_HP_PAGE_SIZE		0x00100000
++#define PF_HP_FAR_SHARED	0x00200000
++#define PF_HP_NEAR_SHARED	0x00400000
++#define PF_HP_CODE		0x01000000
++#define PF_HP_MODIFY		0x02000000
++#define PF_HP_LAZYSWAP		0x04000000
++#define PF_HP_SBP		0x08000000
++
++
++/* Alpha specific definitions.  */
++
++/* Legal values for e_flags field of Elf64_Ehdr.  */
++
++#define EF_ALPHA_32BIT		1	/* All addresses must be < 2GB.  */
++#define EF_ALPHA_CANRELAX	2	/* Relocations for relaxing exist.  */
++
++/* Legal values for sh_type field of Elf64_Shdr.  */
++
++/* These two are primerily concerned with ECOFF debugging info.  */
++#define SHT_ALPHA_DEBUG		0x70000001
++#define SHT_ALPHA_REGINFO	0x70000002
++
++/* Legal values for sh_flags field of Elf64_Shdr.  */
++
++#define SHF_ALPHA_GPREL		0x10000000
++
++/* Legal values for st_other field of Elf64_Sym.  */
++#define STO_ALPHA_NOPV		0x80	/* No PV required.  */
++#define STO_ALPHA_STD_GPLOAD	0x88	/* PV only used for initial ldgp.  */
++
++/* Alpha relocs.  */
++
++#define R_ALPHA_NONE		0	/* No reloc */
++#define R_ALPHA_REFLONG		1	/* Direct 32 bit */
++#define R_ALPHA_REFQUAD		2	/* Direct 64 bit */
++#define R_ALPHA_GPREL32		3	/* GP relative 32 bit */
++#define R_ALPHA_LITERAL		4	/* GP relative 16 bit w/optimization */
++#define R_ALPHA_LITUSE		5	/* Optimization hint for LITERAL */
++#define R_ALPHA_GPDISP		6	/* Add displacement to GP */
++#define R_ALPHA_BRADDR		7	/* PC+4 relative 23 bit shifted */
++#define R_ALPHA_HINT		8	/* PC+4 relative 16 bit shifted */
++#define R_ALPHA_SREL16		9	/* PC relative 16 bit */
++#define R_ALPHA_SREL32		10	/* PC relative 32 bit */
++#define R_ALPHA_SREL64		11	/* PC relative 64 bit */
++#define R_ALPHA_GPRELHIGH	17	/* GP relative 32 bit, high 16 bits */
++#define R_ALPHA_GPRELLOW	18	/* GP relative 32 bit, low 16 bits */
++#define R_ALPHA_GPREL16		19	/* GP relative 16 bit */
++#define R_ALPHA_COPY		24	/* Copy symbol at runtime */
++#define R_ALPHA_GLOB_DAT	25	/* Create GOT entry */
++#define R_ALPHA_JMP_SLOT	26	/* Create PLT entry */
++#define R_ALPHA_RELATIVE	27	/* Adjust by program base */
++#define R_ALPHA_TLS_GD_HI	28
++#define R_ALPHA_TLSGD		29
++#define R_ALPHA_TLS_LDM		30
++#define R_ALPHA_DTPMOD64	31
++#define R_ALPHA_GOTDTPREL	32
++#define R_ALPHA_DTPREL64	33
++#define R_ALPHA_DTPRELHI	34
++#define R_ALPHA_DTPRELLO	35
++#define R_ALPHA_DTPREL16	36
++#define R_ALPHA_GOTTPREL	37
++#define R_ALPHA_TPREL64		38
++#define R_ALPHA_TPRELHI		39
++#define R_ALPHA_TPRELLO		40
++#define R_ALPHA_TPREL16		41
++/* Keep this the last entry.  */
++#define R_ALPHA_NUM		46
++
++/* Magic values of the LITUSE relocation addend.  */
++#define LITUSE_ALPHA_ADDR	0
++#define LITUSE_ALPHA_BASE	1
++#define LITUSE_ALPHA_BYTOFF	2
++#define LITUSE_ALPHA_JSR	3
++#define LITUSE_ALPHA_TLS_GD	4
++#define LITUSE_ALPHA_TLS_LDM	5
++
++/* Legal values for d_tag of Elf64_Dyn.  */
++#define DT_ALPHA_PLTRO		(DT_LOPROC + 0)
++#define DT_ALPHA_NUM		1
++
++/* PowerPC specific declarations */
++
++/* Values for Elf32/64_Ehdr.e_flags.  */
++#define EF_PPC_EMB		0x80000000	/* PowerPC embedded flag */
++
++/* Cygnus local bits below */
++#define EF_PPC_RELOCATABLE	0x00010000	/* PowerPC -mrelocatable flag*/
++#define EF_PPC_RELOCATABLE_LIB	0x00008000	/* PowerPC -mrelocatable-lib
++						   flag */
++
++/* PowerPC relocations defined by the ABIs */
++#define R_PPC_NONE		0
++#define R_PPC_ADDR32		1	/* 32bit absolute address */
++#define R_PPC_ADDR24		2	/* 26bit address, 2 bits ignored.  */
++#define R_PPC_ADDR16		3	/* 16bit absolute address */
++#define R_PPC_ADDR16_LO		4	/* lower 16bit of absolute address */
++#define R_PPC_ADDR16_HI		5	/* high 16bit of absolute address */
++#define R_PPC_ADDR16_HA		6	/* adjusted high 16bit */
++#define R_PPC_ADDR14		7	/* 16bit address, 2 bits ignored */
++#define R_PPC_ADDR14_BRTAKEN	8
++#define R_PPC_ADDR14_BRNTAKEN	9
++#define R_PPC_REL24		10	/* PC relative 26 bit */
++#define R_PPC_REL14		11	/* PC relative 16 bit */
++#define R_PPC_REL14_BRTAKEN	12
++#define R_PPC_REL14_BRNTAKEN	13
++#define R_PPC_GOT16		14
++#define R_PPC_GOT16_LO		15
++#define R_PPC_GOT16_HI		16
++#define R_PPC_GOT16_HA		17
++#define R_PPC_PLTREL24		18
++#define R_PPC_COPY		19
++#define R_PPC_GLOB_DAT		20
++#define R_PPC_JMP_SLOT		21
++#define R_PPC_RELATIVE		22
++#define R_PPC_LOCAL24PC		23
++#define R_PPC_UADDR32		24
++#define R_PPC_UADDR16		25
++#define R_PPC_REL32		26
++#define R_PPC_PLT32		27
++#define R_PPC_PLTREL32		28
++#define R_PPC_PLT16_LO		29
++#define R_PPC_PLT16_HI		30
++#define R_PPC_PLT16_HA		31
++#define R_PPC_SDAREL16		32
++#define R_PPC_SECTOFF		33
++#define R_PPC_SECTOFF_LO	34
++#define R_PPC_SECTOFF_HI	35
++#define R_PPC_SECTOFF_HA	36
++
++/* PowerPC relocations defined for the TLS access ABI.  */
++#define R_PPC_TLS		67 /* none	(sym+add)@tls */
++#define R_PPC_DTPMOD32		68 /* word32	(sym+add)@dtpmod */
++#define R_PPC_TPREL16		69 /* half16*	(sym+add)@tprel */
++#define R_PPC_TPREL16_LO	70 /* half16	(sym+add)@tprel@l */
++#define R_PPC_TPREL16_HI	71 /* half16	(sym+add)@tprel@h */
++#define R_PPC_TPREL16_HA	72 /* half16	(sym+add)@tprel@ha */
++#define R_PPC_TPREL32		73 /* word32	(sym+add)@tprel */
++#define R_PPC_DTPREL16		74 /* half16*	(sym+add)@dtprel */
++#define R_PPC_DTPREL16_LO	75 /* half16	(sym+add)@dtprel@l */
++#define R_PPC_DTPREL16_HI	76 /* half16	(sym+add)@dtprel@h */
++#define R_PPC_DTPREL16_HA	77 /* half16	(sym+add)@dtprel@ha */
++#define R_PPC_DTPREL32		78 /* word32	(sym+add)@dtprel */
++#define R_PPC_GOT_TLSGD16	79 /* half16*	(sym+add)@got@tlsgd */
++#define R_PPC_GOT_TLSGD16_LO	80 /* half16	(sym+add)@got@tlsgd@l */
++#define R_PPC_GOT_TLSGD16_HI	81 /* half16	(sym+add)@got@tlsgd@h */
++#define R_PPC_GOT_TLSGD16_HA	82 /* half16	(sym+add)@got@tlsgd@ha */
++#define R_PPC_GOT_TLSLD16	83 /* half16*	(sym+add)@got@tlsld */
++#define R_PPC_GOT_TLSLD16_LO	84 /* half16	(sym+add)@got@tlsld@l */
++#define R_PPC_GOT_TLSLD16_HI	85 /* half16	(sym+add)@got@tlsld@h */
++#define R_PPC_GOT_TLSLD16_HA	86 /* half16	(sym+add)@got@tlsld@ha */
++#define R_PPC_GOT_TPREL16	87 /* half16*	(sym+add)@got@tprel */
++#define R_PPC_GOT_TPREL16_LO	88 /* half16	(sym+add)@got@tprel@l */
++#define R_PPC_GOT_TPREL16_HI	89 /* half16	(sym+add)@got@tprel@h */
++#define R_PPC_GOT_TPREL16_HA	90 /* half16	(sym+add)@got@tprel@ha */
++#define R_PPC_GOT_DTPREL16	91 /* half16*	(sym+add)@got@dtprel */
++#define R_PPC_GOT_DTPREL16_LO	92 /* half16*	(sym+add)@got@dtprel@l */
++#define R_PPC_GOT_DTPREL16_HI	93 /* half16*	(sym+add)@got@dtprel@h */
++#define R_PPC_GOT_DTPREL16_HA	94 /* half16*	(sym+add)@got@dtprel@ha */
++
++/* The remaining relocs are from the Embedded ELF ABI, and are not
++   in the SVR4 ELF ABI.  */
++#define R_PPC_EMB_NADDR32	101
++#define R_PPC_EMB_NADDR16	102
++#define R_PPC_EMB_NADDR16_LO	103
++#define R_PPC_EMB_NADDR16_HI	104
++#define R_PPC_EMB_NADDR16_HA	105
++#define R_PPC_EMB_SDAI16	106
++#define R_PPC_EMB_SDA2I16	107
++#define R_PPC_EMB_SDA2REL	108
++#define R_PPC_EMB_SDA21		109	/* 16 bit offset in SDA */
++#define R_PPC_EMB_MRKREF	110
++#define R_PPC_EMB_RELSEC16	111
++#define R_PPC_EMB_RELST_LO	112
++#define R_PPC_EMB_RELST_HI	113
++#define R_PPC_EMB_RELST_HA	114
++#define R_PPC_EMB_BIT_FLD	115
++#define R_PPC_EMB_RELSDA	116	/* 16 bit relative offset in SDA */
++
++/* Diab tool relocations.  */
++#define R_PPC_DIAB_SDA21_LO	180	/* like EMB_SDA21, but lower 16 bit */
++#define R_PPC_DIAB_SDA21_HI	181	/* like EMB_SDA21, but high 16 bit */
++#define R_PPC_DIAB_SDA21_HA	182	/* like EMB_SDA21, adjusted high 16 */
++#define R_PPC_DIAB_RELSDA_LO	183	/* like EMB_RELSDA, but lower 16 bit */
++#define R_PPC_DIAB_RELSDA_HI	184	/* like EMB_RELSDA, but high 16 bit */
++#define R_PPC_DIAB_RELSDA_HA	185	/* like EMB_RELSDA, adjusted high 16 */
++
++/* GNU extension to support local ifunc.  */
++#define R_PPC_IRELATIVE		248
++
++/* GNU relocs used in PIC code sequences.  */
++#define R_PPC_REL16		249	/* half16   (sym+add-.) */
++#define R_PPC_REL16_LO		250	/* half16   (sym+add-.)@l */
++#define R_PPC_REL16_HI		251	/* half16   (sym+add-.)@h */
++#define R_PPC_REL16_HA		252	/* half16   (sym+add-.)@ha */
++
++/* This is a phony reloc to handle any old fashioned TOC16 references
++   that may still be in object files.  */
++#define R_PPC_TOC16		255
++
++/* PowerPC specific values for the Dyn d_tag field.  */
++#define DT_PPC_GOT		(DT_LOPROC + 0)
++#define DT_PPC_NUM		1
++
++/* PowerPC64 relocations defined by the ABIs */
++#define R_PPC64_NONE		R_PPC_NONE
++#define R_PPC64_ADDR32		R_PPC_ADDR32 /* 32bit absolute address */
++#define R_PPC64_ADDR24		R_PPC_ADDR24 /* 26bit address, word aligned */
++#define R_PPC64_ADDR16		R_PPC_ADDR16 /* 16bit absolute address */
++#define R_PPC64_ADDR16_LO	R_PPC_ADDR16_LO	/* lower 16bits of address */
++#define R_PPC64_ADDR16_HI	R_PPC_ADDR16_HI	/* high 16bits of address. */
++#define R_PPC64_ADDR16_HA	R_PPC_ADDR16_HA /* adjusted high 16bits.  */
++#define R_PPC64_ADDR14		R_PPC_ADDR14 /* 16bit address, word aligned */
++#define R_PPC64_ADDR14_BRTAKEN	R_PPC_ADDR14_BRTAKEN
++#define R_PPC64_ADDR14_BRNTAKEN	R_PPC_ADDR14_BRNTAKEN
++#define R_PPC64_REL24		R_PPC_REL24 /* PC-rel. 26 bit, word aligned */
++#define R_PPC64_REL14		R_PPC_REL14 /* PC relative 16 bit */
++#define R_PPC64_REL14_BRTAKEN	R_PPC_REL14_BRTAKEN
++#define R_PPC64_REL14_BRNTAKEN	R_PPC_REL14_BRNTAKEN
++#define R_PPC64_GOT16		R_PPC_GOT16
++#define R_PPC64_GOT16_LO	R_PPC_GOT16_LO
++#define R_PPC64_GOT16_HI	R_PPC_GOT16_HI
++#define R_PPC64_GOT16_HA	R_PPC_GOT16_HA
++
++#define R_PPC64_COPY		R_PPC_COPY
++#define R_PPC64_GLOB_DAT	R_PPC_GLOB_DAT
++#define R_PPC64_JMP_SLOT	R_PPC_JMP_SLOT
++#define R_PPC64_RELATIVE	R_PPC_RELATIVE
++
++#define R_PPC64_UADDR32		R_PPC_UADDR32
++#define R_PPC64_UADDR16		R_PPC_UADDR16
++#define R_PPC64_REL32		R_PPC_REL32
++#define R_PPC64_PLT32		R_PPC_PLT32
++#define R_PPC64_PLTREL32	R_PPC_PLTREL32
++#define R_PPC64_PLT16_LO	R_PPC_PLT16_LO
++#define R_PPC64_PLT16_HI	R_PPC_PLT16_HI
++#define R_PPC64_PLT16_HA	R_PPC_PLT16_HA
++
++#define R_PPC64_SECTOFF		R_PPC_SECTOFF
++#define R_PPC64_SECTOFF_LO	R_PPC_SECTOFF_LO
++#define R_PPC64_SECTOFF_HI	R_PPC_SECTOFF_HI
++#define R_PPC64_SECTOFF_HA	R_PPC_SECTOFF_HA
++#define R_PPC64_ADDR30		37 /* word30 (S + A - P) >> 2 */
++#define R_PPC64_ADDR64		38 /* doubleword64 S + A */
++#define R_PPC64_ADDR16_HIGHER	39 /* half16 #higher(S + A) */
++#define R_PPC64_ADDR16_HIGHERA	40 /* half16 #highera(S + A) */
++#define R_PPC64_ADDR16_HIGHEST	41 /* half16 #highest(S + A) */
++#define R_PPC64_ADDR16_HIGHESTA	42 /* half16 #highesta(S + A) */
++#define R_PPC64_UADDR64		43 /* doubleword64 S + A */
++#define R_PPC64_REL64		44 /* doubleword64 S + A - P */
++#define R_PPC64_PLT64		45 /* doubleword64 L + A */
++#define R_PPC64_PLTREL64	46 /* doubleword64 L + A - P */
++#define R_PPC64_TOC16		47 /* half16* S + A - .TOC */
++#define R_PPC64_TOC16_LO	48 /* half16 #lo(S + A - .TOC.) */
++#define R_PPC64_TOC16_HI	49 /* half16 #hi(S + A - .TOC.) */
++#define R_PPC64_TOC16_HA	50 /* half16 #ha(S + A - .TOC.) */
++#define R_PPC64_TOC		51 /* doubleword64 .TOC */
++#define R_PPC64_PLTGOT16	52 /* half16* M + A */
++#define R_PPC64_PLTGOT16_LO	53 /* half16 #lo(M + A) */
++#define R_PPC64_PLTGOT16_HI	54 /* half16 #hi(M + A) */
++#define R_PPC64_PLTGOT16_HA	55 /* half16 #ha(M + A) */
++
++#define R_PPC64_ADDR16_DS	56 /* half16ds* (S + A) >> 2 */
++#define R_PPC64_ADDR16_LO_DS	57 /* half16ds  #lo(S + A) >> 2 */
++#define R_PPC64_GOT16_DS	58 /* half16ds* (G + A) >> 2 */
++#define R_PPC64_GOT16_LO_DS	59 /* half16ds  #lo(G + A) >> 2 */
++#define R_PPC64_PLT16_LO_DS	60 /* half16ds  #lo(L + A) >> 2 */
++#define R_PPC64_SECTOFF_DS	61 /* half16ds* (R + A) >> 2 */
++#define R_PPC64_SECTOFF_LO_DS	62 /* half16ds  #lo(R + A) >> 2 */
++#define R_PPC64_TOC16_DS	63 /* half16ds* (S + A - .TOC.) >> 2 */
++#define R_PPC64_TOC16_LO_DS	64 /* half16ds  #lo(S + A - .TOC.) >> 2 */
++#define R_PPC64_PLTGOT16_DS	65 /* half16ds* (M + A) >> 2 */
++#define R_PPC64_PLTGOT16_LO_DS	66 /* half16ds  #lo(M + A) >> 2 */
++
++/* PowerPC64 relocations defined for the TLS access ABI.  */
++#define R_PPC64_TLS		67 /* none	(sym+add)@tls */
++#define R_PPC64_DTPMOD64	68 /* doubleword64 (sym+add)@dtpmod */
++#define R_PPC64_TPREL16		69 /* half16*	(sym+add)@tprel */
++#define R_PPC64_TPREL16_LO	70 /* half16	(sym+add)@tprel@l */
++#define R_PPC64_TPREL16_HI	71 /* half16	(sym+add)@tprel@h */
++#define R_PPC64_TPREL16_HA	72 /* half16	(sym+add)@tprel@ha */
++#define R_PPC64_TPREL64		73 /* doubleword64 (sym+add)@tprel */
++#define R_PPC64_DTPREL16	74 /* half16*	(sym+add)@dtprel */
++#define R_PPC64_DTPREL16_LO	75 /* half16	(sym+add)@dtprel@l */
++#define R_PPC64_DTPREL16_HI	76 /* half16	(sym+add)@dtprel@h */
++#define R_PPC64_DTPREL16_HA	77 /* half16	(sym+add)@dtprel@ha */
++#define R_PPC64_DTPREL64	78 /* doubleword64 (sym+add)@dtprel */
++#define R_PPC64_GOT_TLSGD16	79 /* half16*	(sym+add)@got@tlsgd */
++#define R_PPC64_GOT_TLSGD16_LO	80 /* half16	(sym+add)@got@tlsgd@l */
++#define R_PPC64_GOT_TLSGD16_HI	81 /* half16	(sym+add)@got@tlsgd@h */
++#define R_PPC64_GOT_TLSGD16_HA	82 /* half16	(sym+add)@got@tlsgd@ha */
++#define R_PPC64_GOT_TLSLD16	83 /* half16*	(sym+add)@got@tlsld */
++#define R_PPC64_GOT_TLSLD16_LO	84 /* half16	(sym+add)@got@tlsld@l */
++#define R_PPC64_GOT_TLSLD16_HI	85 /* half16	(sym+add)@got@tlsld@h */
++#define R_PPC64_GOT_TLSLD16_HA	86 /* half16	(sym+add)@got@tlsld@ha */
++#define R_PPC64_GOT_TPREL16_DS	87 /* half16ds*	(sym+add)@got@tprel */
++#define R_PPC64_GOT_TPREL16_LO_DS 88 /* half16ds (sym+add)@got@tprel@l */
++#define R_PPC64_GOT_TPREL16_HI	89 /* half16	(sym+add)@got@tprel@h */
++#define R_PPC64_GOT_TPREL16_HA	90 /* half16	(sym+add)@got@tprel@ha */
++#define R_PPC64_GOT_DTPREL16_DS	91 /* half16ds*	(sym+add)@got@dtprel */
++#define R_PPC64_GOT_DTPREL16_LO_DS 92 /* half16ds (sym+add)@got@dtprel@l */
++#define R_PPC64_GOT_DTPREL16_HI	93 /* half16	(sym+add)@got@dtprel@h */
++#define R_PPC64_GOT_DTPREL16_HA	94 /* half16	(sym+add)@got@dtprel@ha */
++#define R_PPC64_TPREL16_DS	95 /* half16ds*	(sym+add)@tprel */
++#define R_PPC64_TPREL16_LO_DS	96 /* half16ds	(sym+add)@tprel@l */
++#define R_PPC64_TPREL16_HIGHER	97 /* half16	(sym+add)@tprel@higher */
++#define R_PPC64_TPREL16_HIGHERA	98 /* half16	(sym+add)@tprel@highera */
++#define R_PPC64_TPREL16_HIGHEST	99 /* half16	(sym+add)@tprel@highest */
++#define R_PPC64_TPREL16_HIGHESTA 100 /* half16	(sym+add)@tprel@highesta */
++#define R_PPC64_DTPREL16_DS	101 /* half16ds* (sym+add)@dtprel */
++#define R_PPC64_DTPREL16_LO_DS	102 /* half16ds	(sym+add)@dtprel@l */
++#define R_PPC64_DTPREL16_HIGHER	103 /* half16	(sym+add)@dtprel@higher */
++#define R_PPC64_DTPREL16_HIGHERA 104 /* half16	(sym+add)@dtprel@highera */
++#define R_PPC64_DTPREL16_HIGHEST 105 /* half16	(sym+add)@dtprel@highest */
++#define R_PPC64_DTPREL16_HIGHESTA 106 /* half16	(sym+add)@dtprel@highesta */
++
++/* GNU extension to support local ifunc.  */
++#define R_PPC64_JMP_IREL	247
++#define R_PPC64_IRELATIVE	248
++#define R_PPC64_REL16		249	/* half16   (sym+add-.) */
++#define R_PPC64_REL16_LO	250	/* half16   (sym+add-.)@l */
++#define R_PPC64_REL16_HI	251	/* half16   (sym+add-.)@h */
++#define R_PPC64_REL16_HA	252	/* half16   (sym+add-.)@ha */
++
++/* PowerPC64 specific values for the Dyn d_tag field.  */
++#define DT_PPC64_GLINK  (DT_LOPROC + 0)
++#define DT_PPC64_OPD	(DT_LOPROC + 1)
++#define DT_PPC64_OPDSZ	(DT_LOPROC + 2)
++#define DT_PPC64_NUM    3
++
++
++/* ARM specific declarations */
++
++/* Processor specific flags for the ELF header e_flags field.  */
++#define EF_ARM_RELEXEC		0x01
++#define EF_ARM_HASENTRY		0x02
++#define EF_ARM_INTERWORK	0x04
++#define EF_ARM_APCS_26		0x08
++#define EF_ARM_APCS_FLOAT	0x10
++#define EF_ARM_PIC		0x20
++#define EF_ARM_ALIGN8		0x40 /* 8-bit structure alignment is in use */
++#define EF_ARM_NEW_ABI		0x80
++#define EF_ARM_OLD_ABI		0x100
++#define EF_ARM_SOFT_FLOAT	0x200
++#define EF_ARM_VFP_FLOAT	0x400
++#define EF_ARM_MAVERICK_FLOAT	0x800
++
++
++/* Other constants defined in the ARM ELF spec. version B-01.  */
++/* NB. These conflict with values defined above.  */
++#define EF_ARM_SYMSARESORTED	0x04
++#define EF_ARM_DYNSYMSUSESEGIDX	0x08
++#define EF_ARM_MAPSYMSFIRST	0x10
++#define EF_ARM_EABIMASK		0XFF000000
++
++/* Constants defined in AAELF.  */
++#define EF_ARM_BE8	    0x00800000
++#define EF_ARM_LE8	    0x00400000
++
++#define EF_ARM_EABI_VERSION(flags)	((flags) & EF_ARM_EABIMASK)
++#define EF_ARM_EABI_UNKNOWN	0x00000000
++#define EF_ARM_EABI_VER1	0x01000000
++#define EF_ARM_EABI_VER2	0x02000000
++#define EF_ARM_EABI_VER3	0x03000000
++#define EF_ARM_EABI_VER4	0x04000000
++#define EF_ARM_EABI_VER5	0x05000000
++
++/* Additional symbol types for Thumb.  */
++#define STT_ARM_TFUNC		STT_LOPROC /* A Thumb function.  */
++#define STT_ARM_16BIT		STT_HIPROC /* A Thumb label.  */
++
++/* ARM-specific values for sh_flags */
++#define SHF_ARM_ENTRYSECT	0x10000000 /* Section contains an entry point */
++#define SHF_ARM_COMDEF		0x80000000 /* Section may be multiply defined
++					      in the input to a link step.  */
++
++/* ARM-specific program header flags */
++#define PF_ARM_SB		0x10000000 /* Segment contains the location
++					      addressed by the static base. */
++#define PF_ARM_PI		0x20000000 /* Position-independent segment.  */
++#define PF_ARM_ABS		0x40000000 /* Absolute segment.  */
++
++/* Processor specific values for the Phdr p_type field.  */
++#define PT_ARM_EXIDX		(PT_LOPROC + 1)	/* ARM unwind segment.  */
++
++/* Processor specific values for the Shdr sh_type field.  */
++#define SHT_ARM_EXIDX		(SHT_LOPROC + 1) /* ARM unwind section.  */
++#define SHT_ARM_PREEMPTMAP	(SHT_LOPROC + 2) /* Preemption details.  */
++#define SHT_ARM_ATTRIBUTES	(SHT_LOPROC + 3) /* ARM attributes section.  */
++
++
++/* ARM relocs.  */
++
++#define R_ARM_NONE		0	/* No reloc */
++#define R_ARM_PC24		1	/* PC relative 26 bit branch */
++#define R_ARM_ABS32		2	/* Direct 32 bit  */
++#define R_ARM_REL32		3	/* PC relative 32 bit */
++#define R_ARM_PC13		4
++#define R_ARM_ABS16		5	/* Direct 16 bit */
++#define R_ARM_ABS12		6	/* Direct 12 bit */
++#define R_ARM_THM_ABS5		7
++#define R_ARM_ABS8		8	/* Direct 8 bit */
++#define R_ARM_SBREL32		9
++#define R_ARM_THM_PC22		10
++#define R_ARM_THM_PC8		11
++#define R_ARM_AMP_VCALL9	12
++#define R_ARM_SWI24		13	/* Obsolete static relocation.  */
++#define R_ARM_TLS_DESC		13      /* Dynamic relocation.  */
++#define R_ARM_THM_SWI8		14
++#define R_ARM_XPC25		15
++#define R_ARM_THM_XPC22		16
++#define R_ARM_TLS_DTPMOD32	17	/* ID of module containing symbol */
++#define R_ARM_TLS_DTPOFF32	18	/* Offset in TLS block */
++#define R_ARM_TLS_TPOFF32	19	/* Offset in static TLS block */
++#define R_ARM_COPY		20	/* Copy symbol at runtime */
++#define R_ARM_GLOB_DAT		21	/* Create GOT entry */
++#define R_ARM_JUMP_SLOT		22	/* Create PLT entry */
++#define R_ARM_RELATIVE		23	/* Adjust by program base */
++#define R_ARM_GOTOFF		24	/* 32 bit offset to GOT */
++#define R_ARM_GOTPC		25	/* 32 bit PC relative offset to GOT */
++#define R_ARM_GOT32		26	/* 32 bit GOT entry */
++#define R_ARM_PLT32		27	/* 32 bit PLT address */
++#define R_ARM_ALU_PCREL_7_0	32
++#define R_ARM_ALU_PCREL_15_8	33
++#define R_ARM_ALU_PCREL_23_15	34
++#define R_ARM_LDR_SBREL_11_0	35
++#define R_ARM_ALU_SBREL_19_12	36
++#define R_ARM_ALU_SBREL_27_20	37
++#define R_ARM_TLS_GOTDESC	90
++#define R_ARM_TLS_CALL		91
++#define R_ARM_TLS_DESCSEQ	92
++#define R_ARM_THM_TLS_CALL	93
++#define R_ARM_GNU_VTENTRY	100
++#define R_ARM_GNU_VTINHERIT	101
++#define R_ARM_THM_PC11		102	/* thumb unconditional branch */
++#define R_ARM_THM_PC9		103	/* thumb conditional branch */
++#define R_ARM_TLS_GD32		104	/* PC-rel 32 bit for global dynamic
++					   thread local data */
++#define R_ARM_TLS_LDM32		105	/* PC-rel 32 bit for local dynamic
++					   thread local data */
++#define R_ARM_TLS_LDO32		106	/* 32 bit offset relative to TLS
++					   block */
++#define R_ARM_TLS_IE32		107	/* PC-rel 32 bit for GOT entry of
++					   static TLS block offset */
++#define R_ARM_TLS_LE32		108	/* 32 bit offset relative to static
++					   TLS block */
++#define	R_ARM_THM_TLS_DESCSEQ	129
++#define R_ARM_IRELATIVE		160
++#define R_ARM_RXPC25		249
++#define R_ARM_RSBREL32		250
++#define R_ARM_THM_RPC22		251
++#define R_ARM_RREL32		252
++#define R_ARM_RABS22		253
++#define R_ARM_RPC24		254
++#define R_ARM_RBASE		255
++/* Keep this the last entry.  */
++#define R_ARM_NUM		256
++
++/* IA-64 specific declarations.  */
++
++/* Processor specific flags for the Ehdr e_flags field.  */
++#define EF_IA_64_MASKOS		0x0000000f	/* os-specific flags */
++#define EF_IA_64_ABI64		0x00000010	/* 64-bit ABI */
++#define EF_IA_64_ARCH		0xff000000	/* arch. version mask */
++
++/* Processor specific values for the Phdr p_type field.  */
++#define PT_IA_64_ARCHEXT	(PT_LOPROC + 0)	/* arch extension bits */
++#define PT_IA_64_UNWIND		(PT_LOPROC + 1)	/* ia64 unwind bits */
++#define PT_IA_64_HP_OPT_ANOT	(PT_LOOS + 0x12)
++#define PT_IA_64_HP_HSL_ANOT	(PT_LOOS + 0x13)
++#define PT_IA_64_HP_STACK	(PT_LOOS + 0x14)
++
++/* Processor specific flags for the Phdr p_flags field.  */
++#define PF_IA_64_NORECOV	0x80000000	/* spec insns w/o recovery */
++
++/* Processor specific values for the Shdr sh_type field.  */
++#define SHT_IA_64_EXT		(SHT_LOPROC + 0) /* extension bits */
++#define SHT_IA_64_UNWIND	(SHT_LOPROC + 1) /* unwind bits */
++
++/* Processor specific flags for the Shdr sh_flags field.  */
++#define SHF_IA_64_SHORT		0x10000000	/* section near gp */
++#define SHF_IA_64_NORECOV	0x20000000	/* spec insns w/o recovery */
++
++/* Processor specific values for the Dyn d_tag field.  */
++#define DT_IA_64_PLT_RESERVE	(DT_LOPROC + 0)
++#define DT_IA_64_NUM		1
++
++/* IA-64 relocations.  */
++#define R_IA64_NONE		0x00	/* none */
++#define R_IA64_IMM14		0x21	/* symbol + addend, add imm14 */
++#define R_IA64_IMM22		0x22	/* symbol + addend, add imm22 */
++#define R_IA64_IMM64		0x23	/* symbol + addend, mov imm64 */
++#define R_IA64_DIR32MSB		0x24	/* symbol + addend, data4 MSB */
++#define R_IA64_DIR32LSB		0x25	/* symbol + addend, data4 LSB */
++#define R_IA64_DIR64MSB		0x26	/* symbol + addend, data8 MSB */
++#define R_IA64_DIR64LSB		0x27	/* symbol + addend, data8 LSB */
++#define R_IA64_GPREL22		0x2a	/* @gprel(sym + add), add imm22 */
++#define R_IA64_GPREL64I		0x2b	/* @gprel(sym + add), mov imm64 */
++#define R_IA64_GPREL32MSB	0x2c	/* @gprel(sym + add), data4 MSB */
++#define R_IA64_GPREL32LSB	0x2d	/* @gprel(sym + add), data4 LSB */
++#define R_IA64_GPREL64MSB	0x2e	/* @gprel(sym + add), data8 MSB */
++#define R_IA64_GPREL64LSB	0x2f	/* @gprel(sym + add), data8 LSB */
++#define R_IA64_LTOFF22		0x32	/* @ltoff(sym + add), add imm22 */
++#define R_IA64_LTOFF64I		0x33	/* @ltoff(sym + add), mov imm64 */
++#define R_IA64_PLTOFF22		0x3a	/* @pltoff(sym + add), add imm22 */
++#define R_IA64_PLTOFF64I	0x3b	/* @pltoff(sym + add), mov imm64 */
++#define R_IA64_PLTOFF64MSB	0x3e	/* @pltoff(sym + add), data8 MSB */
++#define R_IA64_PLTOFF64LSB	0x3f	/* @pltoff(sym + add), data8 LSB */
++#define R_IA64_FPTR64I		0x43	/* @fptr(sym + add), mov imm64 */
++#define R_IA64_FPTR32MSB	0x44	/* @fptr(sym + add), data4 MSB */
++#define R_IA64_FPTR32LSB	0x45	/* @fptr(sym + add), data4 LSB */
++#define R_IA64_FPTR64MSB	0x46	/* @fptr(sym + add), data8 MSB */
++#define R_IA64_FPTR64LSB	0x47	/* @fptr(sym + add), data8 LSB */
++#define R_IA64_PCREL60B		0x48	/* @pcrel(sym + add), brl */
++#define R_IA64_PCREL21B		0x49	/* @pcrel(sym + add), ptb, call */
++#define R_IA64_PCREL21M		0x4a	/* @pcrel(sym + add), chk.s */
++#define R_IA64_PCREL21F		0x4b	/* @pcrel(sym + add), fchkf */
++#define R_IA64_PCREL32MSB	0x4c	/* @pcrel(sym + add), data4 MSB */
++#define R_IA64_PCREL32LSB	0x4d	/* @pcrel(sym + add), data4 LSB */
++#define R_IA64_PCREL64MSB	0x4e	/* @pcrel(sym + add), data8 MSB */
++#define R_IA64_PCREL64LSB	0x4f	/* @pcrel(sym + add), data8 LSB */
++#define R_IA64_LTOFF_FPTR22	0x52	/* @ltoff(@fptr(s+a)), imm22 */
++#define R_IA64_LTOFF_FPTR64I	0x53	/* @ltoff(@fptr(s+a)), imm64 */
++#define R_IA64_LTOFF_FPTR32MSB	0x54	/* @ltoff(@fptr(s+a)), data4 MSB */
++#define R_IA64_LTOFF_FPTR32LSB	0x55	/* @ltoff(@fptr(s+a)), data4 LSB */
++#define R_IA64_LTOFF_FPTR64MSB	0x56	/* @ltoff(@fptr(s+a)), data8 MSB */
++#define R_IA64_LTOFF_FPTR64LSB	0x57	/* @ltoff(@fptr(s+a)), data8 LSB */
++#define R_IA64_SEGREL32MSB	0x5c	/* @segrel(sym + add), data4 MSB */
++#define R_IA64_SEGREL32LSB	0x5d	/* @segrel(sym + add), data4 LSB */
++#define R_IA64_SEGREL64MSB	0x5e	/* @segrel(sym + add), data8 MSB */
++#define R_IA64_SEGREL64LSB	0x5f	/* @segrel(sym + add), data8 LSB */
++#define R_IA64_SECREL32MSB	0x64	/* @secrel(sym + add), data4 MSB */
++#define R_IA64_SECREL32LSB	0x65	/* @secrel(sym + add), data4 LSB */
++#define R_IA64_SECREL64MSB	0x66	/* @secrel(sym + add), data8 MSB */
++#define R_IA64_SECREL64LSB	0x67	/* @secrel(sym + add), data8 LSB */
++#define R_IA64_REL32MSB		0x6c	/* data 4 + REL */
++#define R_IA64_REL32LSB		0x6d	/* data 4 + REL */
++#define R_IA64_REL64MSB		0x6e	/* data 8 + REL */
++#define R_IA64_REL64LSB		0x6f	/* data 8 + REL */
++#define R_IA64_LTV32MSB		0x74	/* symbol + addend, data4 MSB */
++#define R_IA64_LTV32LSB		0x75	/* symbol + addend, data4 LSB */
++#define R_IA64_LTV64MSB		0x76	/* symbol + addend, data8 MSB */
++#define R_IA64_LTV64LSB		0x77	/* symbol + addend, data8 LSB */
++#define R_IA64_PCREL21BI	0x79	/* @pcrel(sym + add), 21bit inst */
++#define R_IA64_PCREL22		0x7a	/* @pcrel(sym + add), 22bit inst */
++#define R_IA64_PCREL64I		0x7b	/* @pcrel(sym + add), 64bit inst */
++#define R_IA64_IPLTMSB		0x80	/* dynamic reloc, imported PLT, MSB */
++#define R_IA64_IPLTLSB		0x81	/* dynamic reloc, imported PLT, LSB */
++#define R_IA64_COPY		0x84	/* copy relocation */
++#define R_IA64_SUB		0x85	/* Addend and symbol difference */
++#define R_IA64_LTOFF22X		0x86	/* LTOFF22, relaxable.  */
++#define R_IA64_LDXMOV		0x87	/* Use of LTOFF22X.  */
++#define R_IA64_TPREL14		0x91	/* @tprel(sym + add), imm14 */
++#define R_IA64_TPREL22		0x92	/* @tprel(sym + add), imm22 */
++#define R_IA64_TPREL64I		0x93	/* @tprel(sym + add), imm64 */
++#define R_IA64_TPREL64MSB	0x96	/* @tprel(sym + add), data8 MSB */
++#define R_IA64_TPREL64LSB	0x97	/* @tprel(sym + add), data8 LSB */
++#define R_IA64_LTOFF_TPREL22	0x9a	/* @ltoff(@tprel(s+a)), imm2 */
++#define R_IA64_DTPMOD64MSB	0xa6	/* @dtpmod(sym + add), data8 MSB */
++#define R_IA64_DTPMOD64LSB	0xa7	/* @dtpmod(sym + add), data8 LSB */
++#define R_IA64_LTOFF_DTPMOD22	0xaa	/* @ltoff(@dtpmod(sym + add)), imm22 */
++#define R_IA64_DTPREL14		0xb1	/* @dtprel(sym + add), imm14 */
++#define R_IA64_DTPREL22		0xb2	/* @dtprel(sym + add), imm22 */
++#define R_IA64_DTPREL64I	0xb3	/* @dtprel(sym + add), imm64 */
++#define R_IA64_DTPREL32MSB	0xb4	/* @dtprel(sym + add), data4 MSB */
++#define R_IA64_DTPREL32LSB	0xb5	/* @dtprel(sym + add), data4 LSB */
++#define R_IA64_DTPREL64MSB	0xb6	/* @dtprel(sym + add), data8 MSB */
++#define R_IA64_DTPREL64LSB	0xb7	/* @dtprel(sym + add), data8 LSB */
++#define R_IA64_LTOFF_DTPREL22	0xba	/* @ltoff(@dtprel(s+a)), imm22 */
++
++/* SH specific declarations */
++
++/* Processor specific flags for the ELF header e_flags field.  */
++#define EF_SH_MACH_MASK		0x1f
++#define EF_SH_UNKNOWN		0x0
++#define EF_SH1			0x1
++#define EF_SH2			0x2
++#define EF_SH3			0x3
++#define EF_SH_DSP		0x4
++#define EF_SH3_DSP		0x5
++#define EF_SH4AL_DSP		0x6
++#define EF_SH3E			0x8
++#define EF_SH4			0x9
++#define EF_SH2E			0xb
++#define EF_SH4A			0xc
++#define EF_SH2A			0xd
++#define EF_SH4_NOFPU		0x10
++#define EF_SH4A_NOFPU		0x11
++#define EF_SH4_NOMMU_NOFPU	0x12
++#define EF_SH2A_NOFPU		0x13
++#define EF_SH3_NOMMU		0x14
++#define EF_SH2A_SH4_NOFPU	0x15
++#define EF_SH2A_SH3_NOFPU	0x16
++#define EF_SH2A_SH4		0x17
++#define EF_SH2A_SH3E		0x18
++
++/* SH relocs.  */
++#define	R_SH_NONE		0
++#define	R_SH_DIR32		1
++#define	R_SH_REL32		2
++#define	R_SH_DIR8WPN		3
++#define	R_SH_IND12W		4
++#define	R_SH_DIR8WPL		5
++#define	R_SH_DIR8WPZ		6
++#define	R_SH_DIR8BP		7
++#define	R_SH_DIR8W		8
++#define	R_SH_DIR8L		9
++#define	R_SH_SWITCH16		25
++#define	R_SH_SWITCH32		26
++#define	R_SH_USES		27
++#define	R_SH_COUNT		28
++#define	R_SH_ALIGN		29
++#define	R_SH_CODE		30
++#define	R_SH_DATA		31
++#define	R_SH_LABEL		32
++#define	R_SH_SWITCH8		33
++#define	R_SH_GNU_VTINHERIT	34
++#define	R_SH_GNU_VTENTRY	35
++#define	R_SH_TLS_GD_32		144
++#define	R_SH_TLS_LD_32		145
++#define	R_SH_TLS_LDO_32		146
++#define	R_SH_TLS_IE_32		147
++#define	R_SH_TLS_LE_32		148
++#define	R_SH_TLS_DTPMOD32	149
++#define	R_SH_TLS_DTPOFF32	150
++#define	R_SH_TLS_TPOFF32	151
++#define	R_SH_GOT32		160
++#define	R_SH_PLT32		161
++#define	R_SH_COPY		162
++#define	R_SH_GLOB_DAT		163
++#define	R_SH_JMP_SLOT		164
++#define	R_SH_RELATIVE		165
++#define	R_SH_GOTOFF		166
++#define	R_SH_GOTPC		167
++/* Keep this the last entry.  */
++#define	R_SH_NUM		256
++
++/* S/390 specific definitions.  */
++
++/* Valid values for the e_flags field.  */
++
++#define EF_S390_HIGH_GPRS    0x00000001  /* High GPRs kernel facility needed.  */
++
++/* Additional s390 relocs */
++
++#define R_390_NONE		0	/* No reloc.  */
++#define R_390_8			1	/* Direct 8 bit.  */
++#define R_390_12		2	/* Direct 12 bit.  */
++#define R_390_16		3	/* Direct 16 bit.  */
++#define R_390_32		4	/* Direct 32 bit.  */
++#define R_390_PC32		5	/* PC relative 32 bit.	*/
++#define R_390_GOT12		6	/* 12 bit GOT offset.  */
++#define R_390_GOT32		7	/* 32 bit GOT offset.  */
++#define R_390_PLT32		8	/* 32 bit PC relative PLT address.  */
++#define R_390_COPY		9	/* Copy symbol at runtime.  */
++#define R_390_GLOB_DAT		10	/* Create GOT entry.  */
++#define R_390_JMP_SLOT		11	/* Create PLT entry.  */
++#define R_390_RELATIVE		12	/* Adjust by program base.  */
++#define R_390_GOTOFF32		13	/* 32 bit offset to GOT.	 */
++#define R_390_GOTPC		14	/* 32 bit PC relative offset to GOT.  */
++#define R_390_GOT16		15	/* 16 bit GOT offset.  */
++#define R_390_PC16		16	/* PC relative 16 bit.	*/
++#define R_390_PC16DBL		17	/* PC relative 16 bit shifted by 1.  */
++#define R_390_PLT16DBL		18	/* 16 bit PC rel. PLT shifted by 1.  */
++#define R_390_PC32DBL		19	/* PC relative 32 bit shifted by 1.  */
++#define R_390_PLT32DBL		20	/* 32 bit PC rel. PLT shifted by 1.  */
++#define R_390_GOTPCDBL		21	/* 32 bit PC rel. GOT shifted by 1.  */
++#define R_390_64		22	/* Direct 64 bit.  */
++#define R_390_PC64		23	/* PC relative 64 bit.	*/
++#define R_390_GOT64		24	/* 64 bit GOT offset.  */
++#define R_390_PLT64		25	/* 64 bit PC relative PLT address.  */
++#define R_390_GOTENT		26	/* 32 bit PC rel. to GOT entry >> 1. */
++#define R_390_GOTOFF16		27	/* 16 bit offset to GOT. */
++#define R_390_GOTOFF64		28	/* 64 bit offset to GOT. */
++#define R_390_GOTPLT12		29	/* 12 bit offset to jump slot.	*/
++#define R_390_GOTPLT16		30	/* 16 bit offset to jump slot.	*/
++#define R_390_GOTPLT32		31	/* 32 bit offset to jump slot.	*/
++#define R_390_GOTPLT64		32	/* 64 bit offset to jump slot.	*/
++#define R_390_GOTPLTENT		33	/* 32 bit rel. offset to jump slot.  */
++#define R_390_PLTOFF16		34	/* 16 bit offset from GOT to PLT. */
++#define R_390_PLTOFF32		35	/* 32 bit offset from GOT to PLT. */
++#define R_390_PLTOFF64		36	/* 16 bit offset from GOT to PLT. */
++#define R_390_TLS_LOAD		37	/* Tag for load insn in TLS code.  */
++#define R_390_TLS_GDCALL	38	/* Tag for function call in general
++					   dynamic TLS code. */
++#define R_390_TLS_LDCALL	39	/* Tag for function call in local
++					   dynamic TLS code. */
++#define R_390_TLS_GD32		40	/* Direct 32 bit for general dynamic
++					   thread local data.  */
++#define R_390_TLS_GD64		41	/* Direct 64 bit for general dynamic
++					  thread local data.  */
++#define R_390_TLS_GOTIE12	42	/* 12 bit GOT offset for static TLS
++					   block offset.  */
++#define R_390_TLS_GOTIE32	43	/* 32 bit GOT offset for static TLS
++					   block offset.  */
++#define R_390_TLS_GOTIE64	44	/* 64 bit GOT offset for static TLS
++					   block offset. */
++#define R_390_TLS_LDM32		45	/* Direct 32 bit for local dynamic
++					   thread local data in LE code.  */
++#define R_390_TLS_LDM64		46	/* Direct 64 bit for local dynamic
++					   thread local data in LE code.  */
++#define R_390_TLS_IE32		47	/* 32 bit address of GOT entry for
++					   negated static TLS block offset.  */
++#define R_390_TLS_IE64		48	/* 64 bit address of GOT entry for
++					   negated static TLS block offset.  */
++#define R_390_TLS_IEENT		49	/* 32 bit rel. offset to GOT entry for
++					   negated static TLS block offset.  */
++#define R_390_TLS_LE32		50	/* 32 bit negated offset relative to
++					   static TLS block.  */
++#define R_390_TLS_LE64		51	/* 64 bit negated offset relative to
++					   static TLS block.  */
++#define R_390_TLS_LDO32		52	/* 32 bit offset relative to TLS
++					   block.  */
++#define R_390_TLS_LDO64		53	/* 64 bit offset relative to TLS
++					   block.  */
++#define R_390_TLS_DTPMOD	54	/* ID of module containing symbol.  */
++#define R_390_TLS_DTPOFF	55	/* Offset in TLS block.	 */
++#define R_390_TLS_TPOFF		56	/* Negated offset in static TLS
++					   block.  */
++#define R_390_20		57	/* Direct 20 bit.  */
++#define R_390_GOT20		58	/* 20 bit GOT offset.  */
++#define R_390_GOTPLT20		59	/* 20 bit offset to jump slot.  */
++#define R_390_TLS_GOTIE20	60	/* 20 bit GOT offset for static TLS
++					   block offset.  */
++#define R_390_IRELATIVE         61      /* STT_GNU_IFUNC relocation.  */
++/* Keep this the last entry.  */
++#define R_390_NUM		62
++
++
++/* CRIS relocations.  */
++#define R_CRIS_NONE		0
++#define R_CRIS_8		1
++#define R_CRIS_16		2
++#define R_CRIS_32		3
++#define R_CRIS_8_PCREL		4
++#define R_CRIS_16_PCREL		5
++#define R_CRIS_32_PCREL		6
++#define R_CRIS_GNU_VTINHERIT	7
++#define R_CRIS_GNU_VTENTRY	8
++#define R_CRIS_COPY		9
++#define R_CRIS_GLOB_DAT		10
++#define R_CRIS_JUMP_SLOT	11
++#define R_CRIS_RELATIVE		12
++#define R_CRIS_16_GOT		13
++#define R_CRIS_32_GOT		14
++#define R_CRIS_16_GOTPLT	15
++#define R_CRIS_32_GOTPLT	16
++#define R_CRIS_32_GOTREL	17
++#define R_CRIS_32_PLT_GOTREL	18
++#define R_CRIS_32_PLT_PCREL	19
++
++#define R_CRIS_NUM		20
++
++
++/* AMD x86-64 relocations.  */
++#define R_X86_64_NONE		0	/* No reloc */
++#define R_X86_64_64		1	/* Direct 64 bit  */
++#define R_X86_64_PC32		2	/* PC relative 32 bit signed */
++#define R_X86_64_GOT32		3	/* 32 bit GOT entry */
++#define R_X86_64_PLT32		4	/* 32 bit PLT address */
++#define R_X86_64_COPY		5	/* Copy symbol at runtime */
++#define R_X86_64_GLOB_DAT	6	/* Create GOT entry */
++#define R_X86_64_JUMP_SLOT	7	/* Create PLT entry */
++#define R_X86_64_RELATIVE	8	/* Adjust by program base */
++#define R_X86_64_GOTPCREL	9	/* 32 bit signed PC relative
++					   offset to GOT */
++#define R_X86_64_32		10	/* Direct 32 bit zero extended */
++#define R_X86_64_32S		11	/* Direct 32 bit sign extended */
++#define R_X86_64_16		12	/* Direct 16 bit zero extended */
++#define R_X86_64_PC16		13	/* 16 bit sign extended pc relative */
++#define R_X86_64_8		14	/* Direct 8 bit sign extended  */
++#define R_X86_64_PC8		15	/* 8 bit sign extended pc relative */
++#define R_X86_64_DTPMOD64	16	/* ID of module containing symbol */
++#define R_X86_64_DTPOFF64	17	/* Offset in module's TLS block */
++#define R_X86_64_TPOFF64	18	/* Offset in initial TLS block */
++#define R_X86_64_TLSGD		19	/* 32 bit signed PC relative offset
++					   to two GOT entries for GD symbol */
++#define R_X86_64_TLSLD		20	/* 32 bit signed PC relative offset
++					   to two GOT entries for LD symbol */
++#define R_X86_64_DTPOFF32	21	/* Offset in TLS block */
++#define R_X86_64_GOTTPOFF	22	/* 32 bit signed PC relative offset
++					   to GOT entry for IE symbol */
++#define R_X86_64_TPOFF32	23	/* Offset in initial TLS block */
++#define R_X86_64_PC64		24	/* PC relative 64 bit */
++#define R_X86_64_GOTOFF64	25	/* 64 bit offset to GOT */
++#define R_X86_64_GOTPC32	26	/* 32 bit signed pc relative
++					   offset to GOT */
++#define R_X86_64_GOT64		27	/* 64-bit GOT entry offset */
++#define R_X86_64_GOTPCREL64	28	/* 64-bit PC relative offset
++					   to GOT entry */
++#define R_X86_64_GOTPC64	29	/* 64-bit PC relative offset to GOT */
++#define R_X86_64_GOTPLT64	30 	/* like GOT64, says PLT entry needed */
++#define R_X86_64_PLTOFF64	31	/* 64-bit GOT relative offset
++					   to PLT entry */
++#define R_X86_64_SIZE32		32	/* Size of symbol plus 32-bit addend */
++#define R_X86_64_SIZE64		33	/* Size of symbol plus 64-bit addend */
++#define R_X86_64_GOTPC32_TLSDESC 34	/* GOT offset for TLS descriptor.  */
++#define R_X86_64_TLSDESC_CALL   35	/* Marker for call through TLS
++					   descriptor.  */
++#define R_X86_64_TLSDESC        36	/* TLS descriptor.  */
++#define R_X86_64_IRELATIVE	37	/* Adjust indirectly by program base */
++#define R_X86_64_RELATIVE64	38	/* 64-bit adjust by program base */
++
++#define R_X86_64_NUM		39
++
++
++/* AM33 relocations.  */
++#define R_MN10300_NONE		0	/* No reloc.  */
++#define R_MN10300_32		1	/* Direct 32 bit.  */
++#define R_MN10300_16		2	/* Direct 16 bit.  */
++#define R_MN10300_8		3	/* Direct 8 bit.  */
++#define R_MN10300_PCREL32	4	/* PC-relative 32-bit.  */
++#define R_MN10300_PCREL16	5	/* PC-relative 16-bit signed.  */
++#define R_MN10300_PCREL8	6	/* PC-relative 8-bit signed.  */
++#define R_MN10300_GNU_VTINHERIT	7	/* Ancient C++ vtable garbage... */
++#define R_MN10300_GNU_VTENTRY	8	/* ... collection annotation.  */
++#define R_MN10300_24		9	/* Direct 24 bit.  */
++#define R_MN10300_GOTPC32	10	/* 32-bit PCrel offset to GOT.  */
++#define R_MN10300_GOTPC16	11	/* 16-bit PCrel offset to GOT.  */
++#define R_MN10300_GOTOFF32	12	/* 32-bit offset from GOT.  */
++#define R_MN10300_GOTOFF24	13	/* 24-bit offset from GOT.  */
++#define R_MN10300_GOTOFF16	14	/* 16-bit offset from GOT.  */
++#define R_MN10300_PLT32		15	/* 32-bit PCrel to PLT entry.  */
++#define R_MN10300_PLT16		16	/* 16-bit PCrel to PLT entry.  */
++#define R_MN10300_GOT32		17	/* 32-bit offset to GOT entry.  */
++#define R_MN10300_GOT24		18	/* 24-bit offset to GOT entry.  */
++#define R_MN10300_GOT16		19	/* 16-bit offset to GOT entry.  */
++#define R_MN10300_COPY		20	/* Copy symbol at runtime.  */
++#define R_MN10300_GLOB_DAT	21	/* Create GOT entry.  */
++#define R_MN10300_JMP_SLOT	22	/* Create PLT entry.  */
++#define R_MN10300_RELATIVE	23	/* Adjust by program base.  */
++
++#define R_MN10300_NUM		24
++
++
++/* M32R relocs.  */
++#define R_M32R_NONE		0	/* No reloc. */
++#define R_M32R_16		1	/* Direct 16 bit. */
++#define R_M32R_32		2	/* Direct 32 bit. */
++#define R_M32R_24		3	/* Direct 24 bit. */
++#define R_M32R_10_PCREL		4	/* PC relative 10 bit shifted. */
++#define R_M32R_18_PCREL		5	/* PC relative 18 bit shifted. */
++#define R_M32R_26_PCREL		6	/* PC relative 26 bit shifted. */
++#define R_M32R_HI16_ULO		7	/* High 16 bit with unsigned low. */
++#define R_M32R_HI16_SLO		8	/* High 16 bit with signed low. */
++#define R_M32R_LO16		9	/* Low 16 bit. */
++#define R_M32R_SDA16		10	/* 16 bit offset in SDA. */
++#define R_M32R_GNU_VTINHERIT	11
++#define R_M32R_GNU_VTENTRY	12
++/* M32R relocs use SHT_RELA.  */
++#define R_M32R_16_RELA		33	/* Direct 16 bit. */
++#define R_M32R_32_RELA		34	/* Direct 32 bit. */
++#define R_M32R_24_RELA		35	/* Direct 24 bit. */
++#define R_M32R_10_PCREL_RELA	36	/* PC relative 10 bit shifted. */
++#define R_M32R_18_PCREL_RELA	37	/* PC relative 18 bit shifted. */
++#define R_M32R_26_PCREL_RELA	38	/* PC relative 26 bit shifted. */
++#define R_M32R_HI16_ULO_RELA	39	/* High 16 bit with unsigned low */
++#define R_M32R_HI16_SLO_RELA	40	/* High 16 bit with signed low */
++#define R_M32R_LO16_RELA	41	/* Low 16 bit */
++#define R_M32R_SDA16_RELA	42	/* 16 bit offset in SDA */
++#define R_M32R_RELA_GNU_VTINHERIT	43
++#define R_M32R_RELA_GNU_VTENTRY	44
++#define R_M32R_REL32		45	/* PC relative 32 bit.  */
++
++#define R_M32R_GOT24		48	/* 24 bit GOT entry */
++#define R_M32R_26_PLTREL	49	/* 26 bit PC relative to PLT shifted */
++#define R_M32R_COPY		50	/* Copy symbol at runtime */
++#define R_M32R_GLOB_DAT		51	/* Create GOT entry */
++#define R_M32R_JMP_SLOT		52	/* Create PLT entry */
++#define R_M32R_RELATIVE		53	/* Adjust by program base */
++#define R_M32R_GOTOFF		54	/* 24 bit offset to GOT */
++#define R_M32R_GOTPC24		55	/* 24 bit PC relative offset to GOT */
++#define R_M32R_GOT16_HI_ULO	56	/* High 16 bit GOT entry with unsigned
++					   low */
++#define R_M32R_GOT16_HI_SLO	57	/* High 16 bit GOT entry with signed
++					   low */
++#define R_M32R_GOT16_LO		58	/* Low 16 bit GOT entry */
++#define R_M32R_GOTPC_HI_ULO	59	/* High 16 bit PC relative offset to
++					   GOT with unsigned low */
++#define R_M32R_GOTPC_HI_SLO	60	/* High 16 bit PC relative offset to
++					   GOT with signed low */
++#define R_M32R_GOTPC_LO		61	/* Low 16 bit PC relative offset to
++					   GOT */
++#define R_M32R_GOTOFF_HI_ULO	62	/* High 16 bit offset to GOT
++					   with unsigned low */
++#define R_M32R_GOTOFF_HI_SLO	63	/* High 16 bit offset to GOT
++					   with signed low */
++#define R_M32R_GOTOFF_LO	64	/* Low 16 bit offset to GOT */
++#define R_M32R_NUM		256	/* Keep this the last entry. */
++
++
++/* TILEPro relocations.  */
++#define R_TILEPRO_NONE		0	/* No reloc */
++#define R_TILEPRO_32		1	/* Direct 32 bit */
++#define R_TILEPRO_16		2	/* Direct 16 bit */
++#define R_TILEPRO_8		3	/* Direct 8 bit */
++#define R_TILEPRO_32_PCREL	4	/* PC relative 32 bit */
++#define R_TILEPRO_16_PCREL	5	/* PC relative 16 bit */
++#define R_TILEPRO_8_PCREL	6	/* PC relative 8 bit */
++#define R_TILEPRO_LO16		7	/* Low 16 bit */
++#define R_TILEPRO_HI16		8	/* High 16 bit */
++#define R_TILEPRO_HA16		9	/* High 16 bit, adjusted */
++#define R_TILEPRO_COPY		10	/* Copy relocation */
++#define R_TILEPRO_GLOB_DAT	11	/* Create GOT entry */
++#define R_TILEPRO_JMP_SLOT	12	/* Create PLT entry */
++#define R_TILEPRO_RELATIVE	13	/* Adjust by program base */
++#define R_TILEPRO_BROFF_X1	14	/* X1 pipe branch offset */
++#define R_TILEPRO_JOFFLONG_X1	15	/* X1 pipe jump offset */
++#define R_TILEPRO_JOFFLONG_X1_PLT 16	/* X1 pipe jump offset to PLT */
++#define R_TILEPRO_IMM8_X0	17	/* X0 pipe 8-bit */
++#define R_TILEPRO_IMM8_Y0	18	/* Y0 pipe 8-bit */
++#define R_TILEPRO_IMM8_X1	19	/* X1 pipe 8-bit */
++#define R_TILEPRO_IMM8_Y1	20	/* Y1 pipe 8-bit */
++#define R_TILEPRO_MT_IMM15_X1	21	/* X1 pipe mtspr */
++#define R_TILEPRO_MF_IMM15_X1	22	/* X1 pipe mfspr */
++#define R_TILEPRO_IMM16_X0	23	/* X0 pipe 16-bit */
++#define R_TILEPRO_IMM16_X1	24	/* X1 pipe 16-bit */
++#define R_TILEPRO_IMM16_X0_LO	25	/* X0 pipe low 16-bit */
++#define R_TILEPRO_IMM16_X1_LO	26	/* X1 pipe low 16-bit */
++#define R_TILEPRO_IMM16_X0_HI	27	/* X0 pipe high 16-bit */
++#define R_TILEPRO_IMM16_X1_HI	28	/* X1 pipe high 16-bit */
++#define R_TILEPRO_IMM16_X0_HA	29	/* X0 pipe high 16-bit, adjusted */
++#define R_TILEPRO_IMM16_X1_HA	30	/* X1 pipe high 16-bit, adjusted */
++#define R_TILEPRO_IMM16_X0_PCREL 31	/* X0 pipe PC relative 16 bit */
++#define R_TILEPRO_IMM16_X1_PCREL 32	/* X1 pipe PC relative 16 bit */
++#define R_TILEPRO_IMM16_X0_LO_PCREL 33	/* X0 pipe PC relative low 16 bit */
++#define R_TILEPRO_IMM16_X1_LO_PCREL 34	/* X1 pipe PC relative low 16 bit */
++#define R_TILEPRO_IMM16_X0_HI_PCREL 35	/* X0 pipe PC relative high 16 bit */
++#define R_TILEPRO_IMM16_X1_HI_PCREL 36	/* X1 pipe PC relative high 16 bit */
++#define R_TILEPRO_IMM16_X0_HA_PCREL 37	/* X0 pipe PC relative ha() 16 bit */
++#define R_TILEPRO_IMM16_X1_HA_PCREL 38	/* X1 pipe PC relative ha() 16 bit */
++#define R_TILEPRO_IMM16_X0_GOT	39	/* X0 pipe 16-bit GOT offset */
++#define R_TILEPRO_IMM16_X1_GOT	40	/* X1 pipe 16-bit GOT offset */
++#define R_TILEPRO_IMM16_X0_GOT_LO 41	/* X0 pipe low 16-bit GOT offset */
++#define R_TILEPRO_IMM16_X1_GOT_LO 42	/* X1 pipe low 16-bit GOT offset */
++#define R_TILEPRO_IMM16_X0_GOT_HI 43	/* X0 pipe high 16-bit GOT offset */
++#define R_TILEPRO_IMM16_X1_GOT_HI 44	/* X1 pipe high 16-bit GOT offset */
++#define R_TILEPRO_IMM16_X0_GOT_HA 45	/* X0 pipe ha() 16-bit GOT offset */
++#define R_TILEPRO_IMM16_X1_GOT_HA 46	/* X1 pipe ha() 16-bit GOT offset */
++#define R_TILEPRO_MMSTART_X0	47	/* X0 pipe mm "start" */
++#define R_TILEPRO_MMEND_X0	48	/* X0 pipe mm "end" */
++#define R_TILEPRO_MMSTART_X1	49	/* X1 pipe mm "start" */
++#define R_TILEPRO_MMEND_X1	50	/* X1 pipe mm "end" */
++#define R_TILEPRO_SHAMT_X0	51	/* X0 pipe shift amount */
++#define R_TILEPRO_SHAMT_X1	52	/* X1 pipe shift amount */
++#define R_TILEPRO_SHAMT_Y0	53	/* Y0 pipe shift amount */
++#define R_TILEPRO_SHAMT_Y1	54	/* Y1 pipe shift amount */
++#define R_TILEPRO_DEST_IMM8_X1	55	/* X1 pipe destination 8-bit */
++/* Relocs 56-59 are currently not defined.  */
++#define R_TILEPRO_TLS_GD_CALL	60	/* "jal" for TLS GD */
++#define R_TILEPRO_IMM8_X0_TLS_GD_ADD 61	/* X0 pipe "addi" for TLS GD */
++#define R_TILEPRO_IMM8_X1_TLS_GD_ADD 62	/* X1 pipe "addi" for TLS GD */
++#define R_TILEPRO_IMM8_Y0_TLS_GD_ADD 63	/* Y0 pipe "addi" for TLS GD */
++#define R_TILEPRO_IMM8_Y1_TLS_GD_ADD 64	/* Y1 pipe "addi" for TLS GD */
++#define R_TILEPRO_TLS_IE_LOAD	65	/* "lw_tls" for TLS IE */
++#define R_TILEPRO_IMM16_X0_TLS_GD 66	/* X0 pipe 16-bit TLS GD offset */
++#define R_TILEPRO_IMM16_X1_TLS_GD 67	/* X1 pipe 16-bit TLS GD offset */
++#define R_TILEPRO_IMM16_X0_TLS_GD_LO 68	/* X0 pipe low 16-bit TLS GD offset */
++#define R_TILEPRO_IMM16_X1_TLS_GD_LO 69	/* X1 pipe low 16-bit TLS GD offset */
++#define R_TILEPRO_IMM16_X0_TLS_GD_HI 70	/* X0 pipe high 16-bit TLS GD offset */
++#define R_TILEPRO_IMM16_X1_TLS_GD_HI 71	/* X1 pipe high 16-bit TLS GD offset */
++#define R_TILEPRO_IMM16_X0_TLS_GD_HA 72	/* X0 pipe ha() 16-bit TLS GD offset */
++#define R_TILEPRO_IMM16_X1_TLS_GD_HA 73	/* X1 pipe ha() 16-bit TLS GD offset */
++#define R_TILEPRO_IMM16_X0_TLS_IE 74	/* X0 pipe 16-bit TLS IE offset */
++#define R_TILEPRO_IMM16_X1_TLS_IE 75	/* X1 pipe 16-bit TLS IE offset */
++#define R_TILEPRO_IMM16_X0_TLS_IE_LO 76	/* X0 pipe low 16-bit TLS IE offset */
++#define R_TILEPRO_IMM16_X1_TLS_IE_LO 77	/* X1 pipe low 16-bit TLS IE offset */
++#define R_TILEPRO_IMM16_X0_TLS_IE_HI 78	/* X0 pipe high 16-bit TLS IE offset */
++#define R_TILEPRO_IMM16_X1_TLS_IE_HI 79	/* X1 pipe high 16-bit TLS IE offset */
++#define R_TILEPRO_IMM16_X0_TLS_IE_HA 80	/* X0 pipe ha() 16-bit TLS IE offset */
++#define R_TILEPRO_IMM16_X1_TLS_IE_HA 81	/* X1 pipe ha() 16-bit TLS IE offset */
++#define R_TILEPRO_TLS_DTPMOD32	82	/* ID of module containing symbol */
++#define R_TILEPRO_TLS_DTPOFF32	83	/* Offset in TLS block */
++#define R_TILEPRO_TLS_TPOFF32	84	/* Offset in static TLS block */
++#define R_TILEPRO_IMM16_X0_TLS_LE 85	/* X0 pipe 16-bit TLS LE offset */
++#define R_TILEPRO_IMM16_X1_TLS_LE 86	/* X1 pipe 16-bit TLS LE offset */
++#define R_TILEPRO_IMM16_X0_TLS_LE_LO 87	/* X0 pipe low 16-bit TLS LE offset */
++#define R_TILEPRO_IMM16_X1_TLS_LE_LO 88	/* X1 pipe low 16-bit TLS LE offset */
++#define R_TILEPRO_IMM16_X0_TLS_LE_HI 89	/* X0 pipe high 16-bit TLS LE offset */
++#define R_TILEPRO_IMM16_X1_TLS_LE_HI 90	/* X1 pipe high 16-bit TLS LE offset */
++#define R_TILEPRO_IMM16_X0_TLS_LE_HA 91	/* X0 pipe ha() 16-bit TLS LE offset */
++#define R_TILEPRO_IMM16_X1_TLS_LE_HA 92	/* X1 pipe ha() 16-bit TLS LE offset */
++
++#define R_TILEPRO_GNU_VTINHERIT	128	/* GNU C++ vtable hierarchy */
++#define R_TILEPRO_GNU_VTENTRY	129	/* GNU C++ vtable member usage */
++
++#define R_TILEPRO_NUM		130
++
++
++/* TILE-Gx relocations.  */
++#define R_TILEGX_NONE		0	/* No reloc */
++#define R_TILEGX_64		1	/* Direct 64 bit */
++#define R_TILEGX_32		2	/* Direct 32 bit */
++#define R_TILEGX_16		3	/* Direct 16 bit */
++#define R_TILEGX_8		4	/* Direct 8 bit */
++#define R_TILEGX_64_PCREL	5	/* PC relative 64 bit */
++#define R_TILEGX_32_PCREL	6	/* PC relative 32 bit */
++#define R_TILEGX_16_PCREL	7	/* PC relative 16 bit */
++#define R_TILEGX_8_PCREL	8	/* PC relative 8 bit */
++#define R_TILEGX_HW0		9	/* hword 0 16-bit */
++#define R_TILEGX_HW1		10	/* hword 1 16-bit */
++#define R_TILEGX_HW2		11	/* hword 2 16-bit */
++#define R_TILEGX_HW3		12	/* hword 3 16-bit */
++#define R_TILEGX_HW0_LAST	13	/* last hword 0 16-bit */
++#define R_TILEGX_HW1_LAST	14	/* last hword 1 16-bit */
++#define R_TILEGX_HW2_LAST	15	/* last hword 2 16-bit */
++#define R_TILEGX_COPY		16	/* Copy relocation */
++#define R_TILEGX_GLOB_DAT	17	/* Create GOT entry */
++#define R_TILEGX_JMP_SLOT	18	/* Create PLT entry */
++#define R_TILEGX_RELATIVE	19	/* Adjust by program base */
++#define R_TILEGX_BROFF_X1	20	/* X1 pipe branch offset */
++#define R_TILEGX_JUMPOFF_X1	21	/* X1 pipe jump offset */
++#define R_TILEGX_JUMPOFF_X1_PLT	22	/* X1 pipe jump offset to PLT */
++#define R_TILEGX_IMM8_X0	23	/* X0 pipe 8-bit */
++#define R_TILEGX_IMM8_Y0	24	/* Y0 pipe 8-bit */
++#define R_TILEGX_IMM8_X1	25	/* X1 pipe 8-bit */
++#define R_TILEGX_IMM8_Y1	26	/* Y1 pipe 8-bit */
++#define R_TILEGX_DEST_IMM8_X1	27	/* X1 pipe destination 8-bit */
++#define R_TILEGX_MT_IMM14_X1	28	/* X1 pipe mtspr */
++#define R_TILEGX_MF_IMM14_X1	29	/* X1 pipe mfspr */
++#define R_TILEGX_MMSTART_X0	30	/* X0 pipe mm "start" */
++#define R_TILEGX_MMEND_X0	31	/* X0 pipe mm "end" */
++#define R_TILEGX_SHAMT_X0	32	/* X0 pipe shift amount */
++#define R_TILEGX_SHAMT_X1	33	/* X1 pipe shift amount */
++#define R_TILEGX_SHAMT_Y0	34	/* Y0 pipe shift amount */
++#define R_TILEGX_SHAMT_Y1	35	/* Y1 pipe shift amount */
++#define R_TILEGX_IMM16_X0_HW0	36	/* X0 pipe hword 0 */
++#define R_TILEGX_IMM16_X1_HW0	37	/* X1 pipe hword 0 */
++#define R_TILEGX_IMM16_X0_HW1	38	/* X0 pipe hword 1 */
++#define R_TILEGX_IMM16_X1_HW1	39	/* X1 pipe hword 1 */
++#define R_TILEGX_IMM16_X0_HW2	40	/* X0 pipe hword 2 */
++#define R_TILEGX_IMM16_X1_HW2	41	/* X1 pipe hword 2 */
++#define R_TILEGX_IMM16_X0_HW3	42	/* X0 pipe hword 3 */
++#define R_TILEGX_IMM16_X1_HW3	43	/* X1 pipe hword 3 */
++#define R_TILEGX_IMM16_X0_HW0_LAST 44	/* X0 pipe last hword 0 */
++#define R_TILEGX_IMM16_X1_HW0_LAST 45	/* X1 pipe last hword 0 */
++#define R_TILEGX_IMM16_X0_HW1_LAST 46	/* X0 pipe last hword 1 */
++#define R_TILEGX_IMM16_X1_HW1_LAST 47	/* X1 pipe last hword 1 */
++#define R_TILEGX_IMM16_X0_HW2_LAST 48	/* X0 pipe last hword 2 */
++#define R_TILEGX_IMM16_X1_HW2_LAST 49	/* X1 pipe last hword 2 */
++#define R_TILEGX_IMM16_X0_HW0_PCREL 50	/* X0 pipe PC relative hword 0 */
++#define R_TILEGX_IMM16_X1_HW0_PCREL 51	/* X1 pipe PC relative hword 0 */
++#define R_TILEGX_IMM16_X0_HW1_PCREL 52	/* X0 pipe PC relative hword 1 */
++#define R_TILEGX_IMM16_X1_HW1_PCREL 53	/* X1 pipe PC relative hword 1 */
++#define R_TILEGX_IMM16_X0_HW2_PCREL 54	/* X0 pipe PC relative hword 2 */
++#define R_TILEGX_IMM16_X1_HW2_PCREL 55	/* X1 pipe PC relative hword 2 */
++#define R_TILEGX_IMM16_X0_HW3_PCREL 56	/* X0 pipe PC relative hword 3 */
++#define R_TILEGX_IMM16_X1_HW3_PCREL 57	/* X1 pipe PC relative hword 3 */
++#define R_TILEGX_IMM16_X0_HW0_LAST_PCREL 58 /* X0 pipe PC-rel last hword 0 */
++#define R_TILEGX_IMM16_X1_HW0_LAST_PCREL 59 /* X1 pipe PC-rel last hword 0 */
++#define R_TILEGX_IMM16_X0_HW1_LAST_PCREL 60 /* X0 pipe PC-rel last hword 1 */
++#define R_TILEGX_IMM16_X1_HW1_LAST_PCREL 61 /* X1 pipe PC-rel last hword 1 */
++#define R_TILEGX_IMM16_X0_HW2_LAST_PCREL 62 /* X0 pipe PC-rel last hword 2 */
++#define R_TILEGX_IMM16_X1_HW2_LAST_PCREL 63 /* X1 pipe PC-rel last hword 2 */
++#define R_TILEGX_IMM16_X0_HW0_GOT 64	/* X0 pipe hword 0 GOT offset */
++#define R_TILEGX_IMM16_X1_HW0_GOT 65	/* X1 pipe hword 0 GOT offset */
++/* Relocs 66-71 are currently not defined.  */
++#define R_TILEGX_IMM16_X0_HW0_LAST_GOT 72 /* X0 pipe last hword 0 GOT offset */
++#define R_TILEGX_IMM16_X1_HW0_LAST_GOT 73 /* X1 pipe last hword 0 GOT offset */
++#define R_TILEGX_IMM16_X0_HW1_LAST_GOT 74 /* X0 pipe last hword 1 GOT offset */
++#define R_TILEGX_IMM16_X1_HW1_LAST_GOT 75 /* X1 pipe last hword 1 GOT offset */
++/* Relocs 76-77 are currently not defined.  */
++#define R_TILEGX_IMM16_X0_HW0_TLS_GD 78	/* X0 pipe hword 0 TLS GD offset */
++#define R_TILEGX_IMM16_X1_HW0_TLS_GD 79	/* X1 pipe hword 0 TLS GD offset */
++#define R_TILEGX_IMM16_X0_HW0_TLS_LE 80	/* X0 pipe hword 0 TLS LE offset */
++#define R_TILEGX_IMM16_X1_HW0_TLS_LE 81	/* X1 pipe hword 0 TLS LE offset */
++#define R_TILEGX_IMM16_X0_HW0_LAST_TLS_LE 82 /* X0 pipe last hword 0 LE off */
++#define R_TILEGX_IMM16_X1_HW0_LAST_TLS_LE 83 /* X1 pipe last hword 0 LE off */
++#define R_TILEGX_IMM16_X0_HW1_LAST_TLS_LE 84 /* X0 pipe last hword 1 LE off */
++#define R_TILEGX_IMM16_X1_HW1_LAST_TLS_LE 85 /* X1 pipe last hword 1 LE off */
++#define R_TILEGX_IMM16_X0_HW0_LAST_TLS_GD 86 /* X0 pipe last hword 0 GD off */
++#define R_TILEGX_IMM16_X1_HW0_LAST_TLS_GD 87 /* X1 pipe last hword 0 GD off */
++#define R_TILEGX_IMM16_X0_HW1_LAST_TLS_GD 88 /* X0 pipe last hword 1 GD off */
++#define R_TILEGX_IMM16_X1_HW1_LAST_TLS_GD 89 /* X1 pipe last hword 1 GD off */
++/* Relocs 90-91 are currently not defined.  */
++#define R_TILEGX_IMM16_X0_HW0_TLS_IE 92	/* X0 pipe hword 0 TLS IE offset */
++#define R_TILEGX_IMM16_X1_HW0_TLS_IE 93	/* X1 pipe hword 0 TLS IE offset */
++/* Relocs 94-99 are currently not defined.  */
++#define R_TILEGX_IMM16_X0_HW0_LAST_TLS_IE 100 /* X0 pipe last hword 0 IE off */
++#define R_TILEGX_IMM16_X1_HW0_LAST_TLS_IE 101 /* X1 pipe last hword 0 IE off */
++#define R_TILEGX_IMM16_X0_HW1_LAST_TLS_IE 102 /* X0 pipe last hword 1 IE off */
++#define R_TILEGX_IMM16_X1_HW1_LAST_TLS_IE 103 /* X1 pipe last hword 1 IE off */
++/* Relocs 104-105 are currently not defined.  */
++#define R_TILEGX_TLS_DTPMOD64	106	/* 64-bit ID of symbol's module */
++#define R_TILEGX_TLS_DTPOFF64	107	/* 64-bit offset in TLS block */
++#define R_TILEGX_TLS_TPOFF64	108	/* 64-bit offset in static TLS block */
++#define R_TILEGX_TLS_DTPMOD32	109	/* 32-bit ID of symbol's module */
++#define R_TILEGX_TLS_DTPOFF32	110	/* 32-bit offset in TLS block */
++#define R_TILEGX_TLS_TPOFF32	111	/* 32-bit offset in static TLS block */
++#define R_TILEGX_TLS_GD_CALL	112	/* "jal" for TLS GD */
++#define R_TILEGX_IMM8_X0_TLS_GD_ADD 113	/* X0 pipe "addi" for TLS GD */
++#define R_TILEGX_IMM8_X1_TLS_GD_ADD 114	/* X1 pipe "addi" for TLS GD */
++#define R_TILEGX_IMM8_Y0_TLS_GD_ADD 115	/* Y0 pipe "addi" for TLS GD */
++#define R_TILEGX_IMM8_Y1_TLS_GD_ADD 116	/* Y1 pipe "addi" for TLS GD */
++#define R_TILEGX_TLS_IE_LOAD	117	/* "ld_tls" for TLS IE */
++#define R_TILEGX_IMM8_X0_TLS_ADD 118	/* X0 pipe "addi" for TLS GD/IE */
++#define R_TILEGX_IMM8_X1_TLS_ADD 119	/* X1 pipe "addi" for TLS GD/IE */
++#define R_TILEGX_IMM8_Y0_TLS_ADD 120	/* Y0 pipe "addi" for TLS GD/IE */
++#define R_TILEGX_IMM8_Y1_TLS_ADD 121	/* Y1 pipe "addi" for TLS GD/IE */
++
++#define R_TILEGX_GNU_VTINHERIT	128	/* GNU C++ vtable hierarchy */
++#define R_TILEGX_GNU_VTENTRY	129	/* GNU C++ vtable member usage */
++
++#define R_TILEGX_NUM		130
++
++#endif	/* elf.h */
diff --git a/target/linux/generic/patches-4.0/212-byteshift_portability.patch b/target/linux/generic/patches-4.0/212-byteshift_portability.patch
new file mode 100644
index 0000000..0f23ba9
--- /dev/null
+++ b/target/linux/generic/patches-4.0/212-byteshift_portability.patch
@@ -0,0 +1,51 @@
+--- a/tools/include/tools/be_byteshift.h
++++ b/tools/include/tools/be_byteshift.h
+@@ -1,6 +1,10 @@
+ #ifndef _TOOLS_BE_BYTESHIFT_H
+ #define _TOOLS_BE_BYTESHIFT_H
+ 
++#ifndef __linux__
++#include "linux_types.h"
++#endif
++
+ #include <stdint.h>
+ 
+ static inline uint16_t __get_unaligned_be16(const uint8_t *p)
+--- a/tools/include/tools/le_byteshift.h
++++ b/tools/include/tools/le_byteshift.h
+@@ -1,6 +1,10 @@
+ #ifndef _TOOLS_LE_BYTESHIFT_H
+ #define _TOOLS_LE_BYTESHIFT_H
+ 
++#ifndef __linux__
++#include "linux_types.h"
++#endif
++
+ #include <stdint.h>
+ 
+ static inline uint16_t __get_unaligned_le16(const uint8_t *p)
+--- /dev/null
++++ b/tools/include/tools/linux_types.h
+@@ -0,0 +1,22 @@
++#ifndef __LINUX_TYPES_H
++#define __LINUX_TYPES_H
++
++#include <stdint.h>
++
++typedef uint8_t __u8;
++typedef uint8_t __be8;
++typedef uint8_t __le8;
++
++typedef uint16_t __u16;
++typedef uint16_t __be16;
++typedef uint16_t __le16;
++
++typedef uint32_t __u32;
++typedef uint32_t __be32;
++typedef uint32_t __le32;
++
++typedef uint64_t __u64;
++typedef uint64_t __be64;
++typedef uint64_t __le64;
++
++#endif
diff --git a/target/linux/generic/patches-4.0/214-spidev_h_portability.patch b/target/linux/generic/patches-4.0/214-spidev_h_portability.patch
new file mode 100644
index 0000000..dbee090
--- /dev/null
+++ b/target/linux/generic/patches-4.0/214-spidev_h_portability.patch
@@ -0,0 +1,11 @@
+--- a/include/uapi/linux/spi/spidev.h
++++ b/include/uapi/linux/spi/spidev.h
+@@ -111,7 +111,7 @@ struct spi_ioc_transfer {
+ 
+ /* not all platforms use <asm-generic/ioctl.h> or _IOC_TYPECHECK() ... */
+ #define SPI_MSGSIZE(N) \
+-	((((N)*(sizeof (struct spi_ioc_transfer))) < (1 << _IOC_SIZEBITS)) \
++	((((N)*(sizeof (struct spi_ioc_transfer))) < (1 << 13)) \
+ 		? ((N)*(sizeof (struct spi_ioc_transfer))) : 0)
+ #define SPI_IOC_MESSAGE(N) _IOW(SPI_IOC_MAGIC, 0, char[SPI_MSGSIZE(N)])
+ 
diff --git a/target/linux/generic/patches-4.0/220-gc_sections.patch b/target/linux/generic/patches-4.0/220-gc_sections.patch
new file mode 100644
index 0000000..102c18f
--- /dev/null
+++ b/target/linux/generic/patches-4.0/220-gc_sections.patch
@@ -0,0 +1,532 @@
+From: Felix Fietkau <nbd@openwrt.org>
+
+use -ffunction-sections, -fdata-sections and --gc-sections
+
+In combination with kernel symbol export stripping this significantly reduces
+the kernel image size. Used on both ARM and MIPS architectures.
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+Signed-off-by: Jonas Gorski <jogo@openwrt.org>
+Signed-off-by: Gabor Juhos <juhosg@openwrt.org>
+---
+
+--- a/arch/mips/Makefile
++++ b/arch/mips/Makefile
+@@ -89,10 +89,14 @@ all-$(CONFIG_SYS_SUPPORTS_ZBOOT)+= vmlin
+ #
+ cflags-y			+= -G 0 -mno-abicalls -fno-pic -pipe
+ cflags-y			+= -msoft-float
+-LDFLAGS_vmlinux			+= -G 0 -static -n -nostdlib
++LDFLAGS_vmlinux			+= -G 0 -static -n -nostdlib --gc-sections
+ KBUILD_AFLAGS_MODULE		+= -mlong-calls
+ KBUILD_CFLAGS_MODULE		+= -mlong-calls
+ 
++ifndef CONFIG_FUNCTION_TRACER
++KBUILD_CFLAGS_KERNEL		+= -ffunction-sections -fdata-sections
++endif
++
+ #
+ # pass -msoft-float to GAS if it supports it.  However on newer binutils
+ # (specifically newer than 2.24.51.20140728) we then also need to explicitly
+--- a/arch/mips/kernel/vmlinux.lds.S
++++ b/arch/mips/kernel/vmlinux.lds.S
+@@ -67,7 +67,7 @@ SECTIONS
+ 	/* Exception table for data bus errors */
+ 	__dbe_table : {
+ 		__start___dbe_table = .;
+-		*(__dbe_table)
++		KEEP(*(__dbe_table))
+ 		__stop___dbe_table = .;
+ 	}
+ 
+@@ -112,7 +112,7 @@ SECTIONS
+ 	. = ALIGN(4);
+ 	.mips.machines.init : AT(ADDR(.mips.machines.init) - LOAD_OFFSET) {
+ 		__mips_machines_start = .;
+-		*(.mips.machines.init)
++		KEEP(*(.mips.machines.init))
+ 		__mips_machines_end = .;
+ 	}
+ 
+--- a/include/asm-generic/vmlinux.lds.h
++++ b/include/asm-generic/vmlinux.lds.h
+@@ -89,7 +89,7 @@
+ #ifdef CONFIG_FTRACE_MCOUNT_RECORD
+ #define MCOUNT_REC()	. = ALIGN(8);				\
+ 			VMLINUX_SYMBOL(__start_mcount_loc) = .; \
+-			*(__mcount_loc)				\
++			KEEP(*(__mcount_loc))			\
+ 			VMLINUX_SYMBOL(__stop_mcount_loc) = .;
+ #else
+ #define MCOUNT_REC()
+@@ -97,7 +97,7 @@
+ 
+ #ifdef CONFIG_TRACE_BRANCH_PROFILING
+ #define LIKELY_PROFILE()	VMLINUX_SYMBOL(__start_annotated_branch_profile) = .; \
+-				*(_ftrace_annotated_branch)			      \
++				KEEP(*(_ftrace_annotated_branch))		      \
+ 				VMLINUX_SYMBOL(__stop_annotated_branch_profile) = .;
+ #else
+ #define LIKELY_PROFILE()
+@@ -105,7 +105,7 @@
+ 
+ #ifdef CONFIG_PROFILE_ALL_BRANCHES
+ #define BRANCH_PROFILE()	VMLINUX_SYMBOL(__start_branch_profile) = .;   \
+-				*(_ftrace_branch)			      \
++				KEEP(*(_ftrace_branch))			      \
+ 				VMLINUX_SYMBOL(__stop_branch_profile) = .;
+ #else
+ #define BRANCH_PROFILE()
+@@ -114,7 +114,7 @@
+ #ifdef CONFIG_KPROBES
+ #define KPROBE_BLACKLIST()	. = ALIGN(8);				      \
+ 				VMLINUX_SYMBOL(__start_kprobe_blacklist) = .; \
+-				*(_kprobe_blacklist)			      \
++				KEEP(*(_kprobe_blacklist))		      \
+ 				VMLINUX_SYMBOL(__stop_kprobe_blacklist) = .;
+ #else
+ #define KPROBE_BLACKLIST()
+@@ -123,7 +123,7 @@
+ #ifdef CONFIG_EVENT_TRACING
+ #define FTRACE_EVENTS()	. = ALIGN(8);					\
+ 			VMLINUX_SYMBOL(__start_ftrace_events) = .;	\
+-			*(_ftrace_events)				\
++			KEEP(*(_ftrace_events))				\
+ 			VMLINUX_SYMBOL(__stop_ftrace_events) = .;
+ #else
+ #define FTRACE_EVENTS()
+@@ -131,7 +131,7 @@
+ 
+ #ifdef CONFIG_TRACING
+ #define TRACE_PRINTKS() VMLINUX_SYMBOL(__start___trace_bprintk_fmt) = .;      \
+-			 *(__trace_printk_fmt) /* Trace_printk fmt' pointer */ \
++			 KEEP(*(__trace_printk_fmt)) /* Trace_printk fmt' pointer */ \
+ 			 VMLINUX_SYMBOL(__stop___trace_bprintk_fmt) = .;
+ #define TRACEPOINT_STR() VMLINUX_SYMBOL(__start___tracepoint_str) = .;	\
+ 			 *(__tracepoint_str) /* Trace_printk fmt' pointer */ \
+@@ -144,7 +144,7 @@
+ #ifdef CONFIG_FTRACE_SYSCALLS
+ #define TRACE_SYSCALLS() . = ALIGN(8);					\
+ 			 VMLINUX_SYMBOL(__start_syscalls_metadata) = .;	\
+-			 *(__syscalls_metadata)				\
++			 KEEP(*(__syscalls_metadata))			\
+ 			 VMLINUX_SYMBOL(__stop_syscalls_metadata) = .;
+ #else
+ #define TRACE_SYSCALLS()
+@@ -158,8 +158,8 @@
+ #define _OF_TABLE_1(name)						\
+ 	. = ALIGN(8);							\
+ 	VMLINUX_SYMBOL(__##name##_of_table) = .;			\
+-	*(__##name##_of_table)						\
+-	*(__##name##_of_table_end)
++	KEEP(*(__##name##_of_table))					\
++	KEEP(*(__##name##_of_table_end))
+ 
+ #define CLKSRC_OF_TABLES()	OF_TABLE(CONFIG_CLKSRC_OF, clksrc)
+ #define IRQCHIP_OF_MATCH_TABLE() OF_TABLE(CONFIG_IRQCHIP, irqchip)
+@@ -172,7 +172,7 @@
+ #define KERNEL_DTB()							\
+ 	STRUCT_ALIGN();							\
+ 	VMLINUX_SYMBOL(__dtb_start) = .;				\
+-	*(.dtb.init.rodata)						\
++	KEEP(*(.dtb.init.rodata))					\
+ 	VMLINUX_SYMBOL(__dtb_end) = .;
+ 
+ /* .data section */
+@@ -188,16 +188,17 @@
+ 	/* implement dynamic printk debug */				\
+ 	. = ALIGN(8);                                                   \
+ 	VMLINUX_SYMBOL(__start___jump_table) = .;                       \
+-	*(__jump_table)                                                 \
++	KEEP(*(__jump_table))                                           \
+ 	VMLINUX_SYMBOL(__stop___jump_table) = .;                        \
+ 	. = ALIGN(8);							\
+ 	VMLINUX_SYMBOL(__start___verbose) = .;                          \
+-	*(__verbose)                                                    \
++	KEEP(*(__verbose))                                              \
+ 	VMLINUX_SYMBOL(__stop___verbose) = .;				\
+ 	LIKELY_PROFILE()		       				\
+ 	BRANCH_PROFILE()						\
+ 	TRACE_PRINTKS()							\
+-	TRACEPOINT_STR()
++	TRACEPOINT_STR()                                                \
++	*(.data.[a-zA-Z_]*)
+ 
+ /*
+  * Data section helpers
+@@ -251,35 +252,35 @@
+ 	/* PCI quirks */						\
+ 	.pci_fixup        : AT(ADDR(.pci_fixup) - LOAD_OFFSET) {	\
+ 		VMLINUX_SYMBOL(__start_pci_fixups_early) = .;		\
+-		*(.pci_fixup_early)					\
++		KEEP(*(.pci_fixup_early))				\
+ 		VMLINUX_SYMBOL(__end_pci_fixups_early) = .;		\
+ 		VMLINUX_SYMBOL(__start_pci_fixups_header) = .;		\
+-		*(.pci_fixup_header)					\
++		KEEP(*(.pci_fixup_header))				\
+ 		VMLINUX_SYMBOL(__end_pci_fixups_header) = .;		\
+ 		VMLINUX_SYMBOL(__start_pci_fixups_final) = .;		\
+-		*(.pci_fixup_final)					\
++		KEEP(*(.pci_fixup_final))				\
+ 		VMLINUX_SYMBOL(__end_pci_fixups_final) = .;		\
+ 		VMLINUX_SYMBOL(__start_pci_fixups_enable) = .;		\
+-		*(.pci_fixup_enable)					\
++		KEEP(*(.pci_fixup_enable))				\
+ 		VMLINUX_SYMBOL(__end_pci_fixups_enable) = .;		\
+ 		VMLINUX_SYMBOL(__start_pci_fixups_resume) = .;		\
+-		*(.pci_fixup_resume)					\
++		KEEP(*(.pci_fixup_resume))				\
+ 		VMLINUX_SYMBOL(__end_pci_fixups_resume) = .;		\
+ 		VMLINUX_SYMBOL(__start_pci_fixups_resume_early) = .;	\
+-		*(.pci_fixup_resume_early)				\
++		KEEP(*(.pci_fixup_resume_early))			\
+ 		VMLINUX_SYMBOL(__end_pci_fixups_resume_early) = .;	\
+ 		VMLINUX_SYMBOL(__start_pci_fixups_suspend) = .;		\
+-		*(.pci_fixup_suspend)					\
++		KEEP(*(.pci_fixup_suspend))				\
+ 		VMLINUX_SYMBOL(__end_pci_fixups_suspend) = .;		\
+ 		VMLINUX_SYMBOL(__start_pci_fixups_suspend_late) = .;	\
+-		*(.pci_fixup_suspend_late)				\
++		KEEP(*(.pci_fixup_suspend_late))			\
+ 		VMLINUX_SYMBOL(__end_pci_fixups_suspend_late) = .;	\
+ 	}								\
+ 									\
+ 	/* Built-in firmware blobs */					\
+ 	.builtin_fw        : AT(ADDR(.builtin_fw) - LOAD_OFFSET) {	\
+ 		VMLINUX_SYMBOL(__start_builtin_fw) = .;			\
+-		*(.builtin_fw)						\
++		KEEP(*(.builtin_fw))					\
+ 		VMLINUX_SYMBOL(__end_builtin_fw) = .;			\
+ 	}								\
+ 									\
+@@ -288,49 +289,49 @@
+ 	/* Kernel symbol table: Normal symbols */			\
+ 	__ksymtab         : AT(ADDR(__ksymtab) - LOAD_OFFSET) {		\
+ 		VMLINUX_SYMBOL(__start___ksymtab) = .;			\
+-		*(SORT(___ksymtab+*))					\
++		KEEP(*(SORT(___ksymtab+*)))				\
+ 		VMLINUX_SYMBOL(__stop___ksymtab) = .;			\
+ 	}								\
+ 									\
+ 	/* Kernel symbol table: GPL-only symbols */			\
+ 	__ksymtab_gpl     : AT(ADDR(__ksymtab_gpl) - LOAD_OFFSET) {	\
+ 		VMLINUX_SYMBOL(__start___ksymtab_gpl) = .;		\
+-		*(SORT(___ksymtab_gpl+*))				\
++		KEEP(*(SORT(___ksymtab_gpl+*)))				\
+ 		VMLINUX_SYMBOL(__stop___ksymtab_gpl) = .;		\
+ 	}								\
+ 									\
+ 	/* Kernel symbol table: Normal unused symbols */		\
+ 	__ksymtab_unused  : AT(ADDR(__ksymtab_unused) - LOAD_OFFSET) {	\
+ 		VMLINUX_SYMBOL(__start___ksymtab_unused) = .;		\
+-		*(SORT(___ksymtab_unused+*))				\
++		KEEP(*(SORT(___ksymtab_unused+*)))			\
+ 		VMLINUX_SYMBOL(__stop___ksymtab_unused) = .;		\
+ 	}								\
+ 									\
+ 	/* Kernel symbol table: GPL-only unused symbols */		\
+ 	__ksymtab_unused_gpl : AT(ADDR(__ksymtab_unused_gpl) - LOAD_OFFSET) { \
+ 		VMLINUX_SYMBOL(__start___ksymtab_unused_gpl) = .;	\
+-		*(SORT(___ksymtab_unused_gpl+*))			\
++		KEEP(*(SORT(___ksymtab_unused_gpl+*)))			\
+ 		VMLINUX_SYMBOL(__stop___ksymtab_unused_gpl) = .;	\
+ 	}								\
+ 									\
+ 	/* Kernel symbol table: GPL-future-only symbols */		\
+ 	__ksymtab_gpl_future : AT(ADDR(__ksymtab_gpl_future) - LOAD_OFFSET) { \
+ 		VMLINUX_SYMBOL(__start___ksymtab_gpl_future) = .;	\
+-		*(SORT(___ksymtab_gpl_future+*))			\
++		KEEP(*(SORT(___ksymtab_gpl_future+*)))			\
+ 		VMLINUX_SYMBOL(__stop___ksymtab_gpl_future) = .;	\
+ 	}								\
+ 									\
+ 	/* Kernel symbol table: Normal symbols */			\
+ 	__kcrctab         : AT(ADDR(__kcrctab) - LOAD_OFFSET) {		\
+ 		VMLINUX_SYMBOL(__start___kcrctab) = .;			\
+-		*(SORT(___kcrctab+*))					\
++		KEEP(*(SORT(___kcrctab+*)))				\
+ 		VMLINUX_SYMBOL(__stop___kcrctab) = .;			\
+ 	}								\
+ 									\
+ 	/* Kernel symbol table: GPL-only symbols */			\
+ 	__kcrctab_gpl     : AT(ADDR(__kcrctab_gpl) - LOAD_OFFSET) {	\
+ 		VMLINUX_SYMBOL(__start___kcrctab_gpl) = .;		\
+-		*(SORT(___kcrctab_gpl+*))				\
++		KEEP(*(SORT(___kcrctab_gpl+*)))				\
+ 		VMLINUX_SYMBOL(__stop___kcrctab_gpl) = .;		\
+ 	}								\
+ 									\
+@@ -344,14 +345,14 @@
+ 	/* Kernel symbol table: GPL-only unused symbols */		\
+ 	__kcrctab_unused_gpl : AT(ADDR(__kcrctab_unused_gpl) - LOAD_OFFSET) { \
+ 		VMLINUX_SYMBOL(__start___kcrctab_unused_gpl) = .;	\
+-		*(SORT(___kcrctab_unused_gpl+*))			\
++		KEEP(*(SORT(___kcrctab_unused_gpl+*)))			\
+ 		VMLINUX_SYMBOL(__stop___kcrctab_unused_gpl) = .;	\
+ 	}								\
+ 									\
+ 	/* Kernel symbol table: GPL-future-only symbols */		\
+ 	__kcrctab_gpl_future : AT(ADDR(__kcrctab_gpl_future) - LOAD_OFFSET) { \
+ 		VMLINUX_SYMBOL(__start___kcrctab_gpl_future) = .;	\
+-		*(SORT(___kcrctab_gpl_future+*))			\
++		KEEP(*(SORT(___kcrctab_gpl_future+*)))			\
+ 		VMLINUX_SYMBOL(__stop___kcrctab_gpl_future) = .;	\
+ 	}								\
+ 									\
+@@ -370,14 +371,14 @@
+ 	/* Built-in module parameters. */				\
+ 	__param : AT(ADDR(__param) - LOAD_OFFSET) {			\
+ 		VMLINUX_SYMBOL(__start___param) = .;			\
+-		*(__param)						\
++		KEEP(*(__param))					\
+ 		VMLINUX_SYMBOL(__stop___param) = .;			\
+ 	}								\
+ 									\
+ 	/* Built-in module versions. */					\
+ 	__modver : AT(ADDR(__modver) - LOAD_OFFSET) {			\
+ 		VMLINUX_SYMBOL(__start___modver) = .;			\
+-		*(__modver)						\
++		KEEP(*(__modver))					\
+ 		VMLINUX_SYMBOL(__stop___modver) = .;			\
+ 		. = ALIGN((align));					\
+ 		VMLINUX_SYMBOL(__end_rodata) = .;			\
+@@ -433,7 +434,7 @@
+ #define ENTRY_TEXT							\
+ 		ALIGN_FUNCTION();					\
+ 		VMLINUX_SYMBOL(__entry_text_start) = .;			\
+-		*(.entry.text)						\
++		KEEP(*(.entry.text))					\
+ 		VMLINUX_SYMBOL(__entry_text_end) = .;
+ 
+ #ifdef CONFIG_FUNCTION_GRAPH_TRACER
+@@ -461,7 +462,7 @@
+ 	. = ALIGN(align);						\
+ 	__ex_table : AT(ADDR(__ex_table) - LOAD_OFFSET) {		\
+ 		VMLINUX_SYMBOL(__start___ex_table) = .;			\
+-		*(__ex_table)						\
++		KEEP(*(__ex_table))						\
+ 		VMLINUX_SYMBOL(__stop___ex_table) = .;			\
+ 	}
+ 
+@@ -477,9 +478,9 @@
+ #ifdef CONFIG_CONSTRUCTORS
+ #define KERNEL_CTORS()	. = ALIGN(8);			   \
+ 			VMLINUX_SYMBOL(__ctors_start) = .; \
+-			*(.ctors)			   \
++			KEEP(*(.ctors))			   \
+ 			*(SORT(.init_array.*))		   \
+-			*(.init_array)			   \
++			KEEP(*(.init_array))		   \
+ 			VMLINUX_SYMBOL(__ctors_end) = .;
+ #else
+ #define KERNEL_CTORS()
+@@ -528,7 +529,7 @@
+ #define SBSS(sbss_align)						\
+ 	. = ALIGN(sbss_align);						\
+ 	.sbss : AT(ADDR(.sbss) - LOAD_OFFSET) {				\
+-		*(.sbss)						\
++		*(.sbss .sbss.*)					\
+ 		*(.scommon)						\
+ 	}
+ 
+@@ -546,7 +547,7 @@
+ 		BSS_FIRST_SECTIONS					\
+ 		*(.bss..page_aligned)					\
+ 		*(.dynbss)						\
+-		*(.bss)							\
++		*(.bss .bss.*)						\
+ 		*(COMMON)						\
+ 	}
+ 
+@@ -595,7 +596,7 @@
+ 	. = ALIGN(8);							\
+ 	__bug_table : AT(ADDR(__bug_table) - LOAD_OFFSET) {		\
+ 		VMLINUX_SYMBOL(__start___bug_table) = .;		\
+-		*(__bug_table)						\
++		KEEP(*(__bug_table))					\
+ 		VMLINUX_SYMBOL(__stop___bug_table) = .;			\
+ 	}
+ #else
+@@ -607,7 +608,7 @@
+ 	. = ALIGN(4);							\
+ 	.tracedata : AT(ADDR(.tracedata) - LOAD_OFFSET) {		\
+ 		VMLINUX_SYMBOL(__tracedata_start) = .;			\
+-		*(.tracedata)						\
++		KEEP(*(.tracedata))					\
+ 		VMLINUX_SYMBOL(__tracedata_end) = .;			\
+ 	}
+ #else
+@@ -624,17 +625,17 @@
+ #define INIT_SETUP(initsetup_align)					\
+ 		. = ALIGN(initsetup_align);				\
+ 		VMLINUX_SYMBOL(__setup_start) = .;			\
+-		*(.init.setup)						\
++		KEEP(*(.init.setup))					\
+ 		VMLINUX_SYMBOL(__setup_end) = .;
+ 
+ #define INIT_CALLS_LEVEL(level)						\
+ 		VMLINUX_SYMBOL(__initcall##level##_start) = .;		\
+-		*(.initcall##level##.init)				\
+-		*(.initcall##level##s.init)				\
++		KEEP(*(.initcall##level##.init))			\
++		KEEP(*(.initcall##level##s.init))			\
+ 
+ #define INIT_CALLS							\
+ 		VMLINUX_SYMBOL(__initcall_start) = .;			\
+-		*(.initcallearly.init)					\
++		KEEP(*(.initcallearly.init))				\
+ 		INIT_CALLS_LEVEL(0)					\
+ 		INIT_CALLS_LEVEL(1)					\
+ 		INIT_CALLS_LEVEL(2)					\
+@@ -648,21 +649,21 @@
+ 
+ #define CON_INITCALL							\
+ 		VMLINUX_SYMBOL(__con_initcall_start) = .;		\
+-		*(.con_initcall.init)					\
++		KEEP(*(.con_initcall.init))				\
+ 		VMLINUX_SYMBOL(__con_initcall_end) = .;
+ 
+ #define SECURITY_INITCALL						\
+ 		VMLINUX_SYMBOL(__security_initcall_start) = .;		\
+-		*(.security_initcall.init)				\
++		KEEP(*(.security_initcall.init))			\
+ 		VMLINUX_SYMBOL(__security_initcall_end) = .;
+ 
+ #ifdef CONFIG_BLK_DEV_INITRD
+ #define INIT_RAM_FS							\
+ 	. = ALIGN(4);							\
+ 	VMLINUX_SYMBOL(__initramfs_start) = .;				\
+-	*(.init.ramfs)							\
++	KEEP(*(.init.ramfs))						\
+ 	. = ALIGN(8);							\
+-	*(.init.ramfs.info)
++	KEEP(*(.init.ramfs.info))
+ #else
+ #define INIT_RAM_FS
+ #endif
+--- a/arch/arm/Makefile
++++ b/arch/arm/Makefile
+@@ -18,11 +18,16 @@ ifeq ($(CONFIG_CPU_ENDIAN_BE8),y)
+ LDFLAGS_vmlinux	+= --be8
+ LDFLAGS_MODULE	+= --be8
+ endif
++LDFLAGS_vmlinux += --gc-sections
+ 
+ OBJCOPYFLAGS	:=-O binary -R .comment -S
+ GZFLAGS		:=-9
+ #KBUILD_CFLAGS	+=-pipe
+ 
++ifndef CONFIG_FUNCTION_TRACER
++KBUILD_CFLAGS_KERNEL += -ffunction-sections -fdata-sections
++endif
++
+ # Never generate .eh_frame
+ KBUILD_CFLAGS	+= $(call cc-option,-fno-dwarf2-cfi-asm)
+ 
+--- a/arch/arm/kernel/vmlinux.lds.S
++++ b/arch/arm/kernel/vmlinux.lds.S
+@@ -15,13 +15,13 @@
+ #define PROC_INFO							\
+ 	. = ALIGN(4);							\
+ 	VMLINUX_SYMBOL(__proc_info_begin) = .;				\
+-	*(.proc.info.init)						\
++	KEEP(*(.proc.info.init))					\
+ 	VMLINUX_SYMBOL(__proc_info_end) = .;
+ 
+ #define IDMAP_TEXT							\
+ 	ALIGN_FUNCTION();						\
+ 	VMLINUX_SYMBOL(__idmap_text_start) = .;				\
+-	*(.idmap.text)							\
++	KEEP(*(.idmap.text))						\
+ 	VMLINUX_SYMBOL(__idmap_text_end) = .;				\
+ 	. = ALIGN(32);							\
+ 	VMLINUX_SYMBOL(__hyp_idmap_text_start) = .;			\
+@@ -101,7 +101,7 @@ SECTIONS
+ 	.text : {			/* Real text segment		*/
+ 		_stext = .;		/* Text and read-only data	*/
+ 			__exception_text_start = .;
+-			*(.exception.text)
++			KEEP(*(.exception.text))
+ 			__exception_text_end = .;
+ 			IRQENTRY_TEXT
+ 			TEXT_TEXT
+@@ -129,7 +129,7 @@ SECTIONS
+ 	__ex_table : AT(ADDR(__ex_table) - LOAD_OFFSET) {
+ 		__start___ex_table = .;
+ #ifdef CONFIG_MMU
+-		*(__ex_table)
++		KEEP(*(__ex_table))
+ #endif
+ 		__stop___ex_table = .;
+ 	}
+@@ -141,12 +141,12 @@ SECTIONS
+ 	. = ALIGN(8);
+ 	.ARM.unwind_idx : {
+ 		__start_unwind_idx = .;
+-		*(.ARM.exidx*)
++		KEEP(*(.ARM.exidx*))
+ 		__stop_unwind_idx = .;
+ 	}
+ 	.ARM.unwind_tab : {
+ 		__start_unwind_tab = .;
+-		*(.ARM.extab*)
++		KEEP(*(.ARM.extab*))
+ 		__stop_unwind_tab = .;
+ 	}
+ #endif
+@@ -169,14 +169,14 @@ SECTIONS
+ 	 */
+ 	__vectors_start = .;
+ 	.vectors 0 : AT(__vectors_start) {
+-		*(.vectors)
++		KEEP(*(.vectors))
+ 	}
+ 	. = __vectors_start + SIZEOF(.vectors);
+ 	__vectors_end = .;
+ 
+ 	__stubs_start = .;
+ 	.stubs 0x1000 : AT(__stubs_start) {
+-		*(.stubs)
++		KEEP(*(.stubs))
+ 	}
+ 	. = __stubs_start + SIZEOF(.stubs);
+ 	__stubs_end = .;
+@@ -190,24 +190,24 @@ SECTIONS
+ 	}
+ 	.init.arch.info : {
+ 		__arch_info_begin = .;
+-		*(.arch.info.init)
++		KEEP(*(.arch.info.init))
+ 		__arch_info_end = .;
+ 	}
+ 	.init.tagtable : {
+ 		__tagtable_begin = .;
+-		*(.taglist.init)
++		KEEP(*(.taglist.init))
+ 		__tagtable_end = .;
+ 	}
+ #ifdef CONFIG_SMP_ON_UP
+ 	.init.smpalt : {
+ 		__smpalt_begin = .;
+-		*(.alt.smp.init)
++		KEEP(*(.alt.smp.init))
+ 		__smpalt_end = .;
+ 	}
+ #endif
+ 	.init.pv_table : {
+ 		__pv_table_begin = .;
+-		*(.pv_table)
++		KEEP(*(.pv_table))
+ 		__pv_table_end = .;
+ 	}
+ 	.init.data : {
+--- a/arch/arm/boot/compressed/Makefile
++++ b/arch/arm/boot/compressed/Makefile
+@@ -122,6 +122,7 @@ ifeq ($(CONFIG_FUNCTION_TRACER),y)
+ ORIG_CFLAGS := $(KBUILD_CFLAGS)
+ KBUILD_CFLAGS = $(subst -pg, , $(ORIG_CFLAGS))
+ endif
++KBUILD_CFLAGS_KERNEL := $(patsubst -f%-sections,,$(KBUILD_CFLAGS_KERNEL))
+ 
+ ccflags-y := -fpic -mno-single-pic-base -fno-builtin -I$(obj)
+ asflags-y := -DZIMAGE
diff --git a/target/linux/generic/patches-4.0/221-module_exports.patch b/target/linux/generic/patches-4.0/221-module_exports.patch
new file mode 100644
index 0000000..daf50fb
--- /dev/null
+++ b/target/linux/generic/patches-4.0/221-module_exports.patch
@@ -0,0 +1,88 @@
+--- a/include/asm-generic/vmlinux.lds.h
++++ b/include/asm-generic/vmlinux.lds.h
+@@ -54,6 +54,16 @@
+ #define LOAD_OFFSET 0
+ #endif
+ 
++#ifndef SYMTAB_KEEP
++#define SYMTAB_KEEP KEEP(*(SORT(___ksymtab+*)))
++#define SYMTAB_KEEP_GPL KEEP(*(SORT(___ksymtab_gpl+*)))
++#endif
++
++#ifndef SYMTAB_DISCARD
++#define SYMTAB_DISCARD
++#define SYMTAB_DISCARD_GPL
++#endif
++
+ #include <linux/export.h>
+ 
+ /* Align . to a 8 byte boundary equals to maximum function alignment. */
+@@ -289,14 +299,14 @@
+ 	/* Kernel symbol table: Normal symbols */			\
+ 	__ksymtab         : AT(ADDR(__ksymtab) - LOAD_OFFSET) {		\
+ 		VMLINUX_SYMBOL(__start___ksymtab) = .;			\
+-		KEEP(*(SORT(___ksymtab+*)))				\
++		SYMTAB_KEEP						\
+ 		VMLINUX_SYMBOL(__stop___ksymtab) = .;			\
+ 	}								\
+ 									\
+ 	/* Kernel symbol table: GPL-only symbols */			\
+ 	__ksymtab_gpl     : AT(ADDR(__ksymtab_gpl) - LOAD_OFFSET) {	\
+ 		VMLINUX_SYMBOL(__start___ksymtab_gpl) = .;		\
+-		KEEP(*(SORT(___ksymtab_gpl+*)))				\
++		SYMTAB_KEEP_GPL						\
+ 		VMLINUX_SYMBOL(__stop___ksymtab_gpl) = .;		\
+ 	}								\
+ 									\
+@@ -358,7 +368,7 @@
+ 									\
+ 	/* Kernel symbol table: strings */				\
+         __ksymtab_strings : AT(ADDR(__ksymtab_strings) - LOAD_OFFSET) {	\
+-		*(__ksymtab_strings)					\
++		*(__ksymtab_strings+*)					\
+ 	}								\
+ 									\
+ 	/* __*init sections */						\
+@@ -682,6 +692,8 @@
+ 	EXIT_TEXT							\
+ 	EXIT_DATA							\
+ 	EXIT_CALL							\
++	SYMTAB_DISCARD							\
++	SYMTAB_DISCARD_GPL						\
+ 	*(.discard)							\
+ 	*(.discard.*)							\
+ 	}
+--- a/scripts/Makefile.build
++++ b/scripts/Makefile.build
+@@ -299,7 +299,7 @@ targets += $(extra-y) $(MAKECMDGOALS) $(
+ # Linker scripts preprocessor (.lds.S -> .lds)
+ # ---------------------------------------------------------------------------
+ quiet_cmd_cpp_lds_S = LDS     $@
+-      cmd_cpp_lds_S = $(CPP) $(cpp_flags) -P -C -U$(ARCH) \
++      cmd_cpp_lds_S = $(CPP) $(EXTRA_LDSFLAGS) $(cpp_flags) -P -C -U$(ARCH) \
+ 	                     -D__ASSEMBLY__ -DLINKER_SCRIPT -o $@ $<
+ 
+ $(obj)/%.lds: $(src)/%.lds.S FORCE
+--- a/include/linux/export.h
++++ b/include/linux/export.h
+@@ -52,12 +52,19 @@ extern struct module __this_module;
+ #define __CRC_SYMBOL(sym, sec)
+ #endif
+ 
++#ifdef MODULE
++#define __EXPORT_SUFFIX(sym)
++#else
++#define __EXPORT_SUFFIX(sym) "+" #sym
++#endif
++
+ /* For every exported symbol, place a struct in the __ksymtab section */
+ #define __EXPORT_SYMBOL(sym, sec)				\
+ 	extern typeof(sym) sym;					\
+ 	__CRC_SYMBOL(sym, sec)					\
+ 	static const char __kstrtab_##sym[]			\
+-	__attribute__((section("__ksymtab_strings"), aligned(1))) \
++	__attribute__((section("__ksymtab_strings"		\
++	  __EXPORT_SUFFIX(sym)), aligned(1)))			\
+ 	= VMLINUX_SYMBOL_STR(sym);				\
+ 	extern const struct kernel_symbol __ksymtab_##sym;	\
+ 	__visible const struct kernel_symbol __ksymtab_##sym	\
diff --git a/target/linux/generic/patches-4.0/230-openwrt_lzma_options.patch b/target/linux/generic/patches-4.0/230-openwrt_lzma_options.patch
new file mode 100644
index 0000000..993fce4
--- /dev/null
+++ b/target/linux/generic/patches-4.0/230-openwrt_lzma_options.patch
@@ -0,0 +1,58 @@
+--- a/scripts/Makefile.lib
++++ b/scripts/Makefile.lib
+@@ -323,7 +323,7 @@ cmd_bzip2 = (cat $(filter-out FORCE,$^)
+ 
+ quiet_cmd_lzma = LZMA    $@
+ cmd_lzma = (cat $(filter-out FORCE,$^) | \
+-	lzma -9 && $(call size_append, $(filter-out FORCE,$^))) > $@ || \
++	lzma e -d20 -lc1 -lp2 -pb2 -eos -si -so && $(call size_append, $(filter-out FORCE,$^))) > $@ || \
+ 	(rm -f $@ ; false)
+ 
+ quiet_cmd_lzo = LZO     $@
+--- a/scripts/gen_initramfs_list.sh
++++ b/scripts/gen_initramfs_list.sh
+@@ -226,7 +226,7 @@ cpio_list=
+ output="/dev/stdout"
+ output_file=""
+ is_cpio_compressed=
+-compr="gzip -n -9 -f"
++compr="gzip -n -9 -f -"
+ 
+ arg="$1"
+ case "$arg" in
+@@ -242,13 +242,13 @@ case "$arg" in
+ 		output=${cpio_list}
+ 		echo "$output_file" | grep -q "\.gz$" \
+                 && [ -x "`which gzip 2> /dev/null`" ] \
+-                && compr="gzip -n -9 -f"
++                && compr="gzip -n -9 -f -"
+ 		echo "$output_file" | grep -q "\.bz2$" \
+                 && [ -x "`which bzip2 2> /dev/null`" ] \
+-                && compr="bzip2 -9 -f"
++                && compr="bzip2 -9 -f -"
+ 		echo "$output_file" | grep -q "\.lzma$" \
+                 && [ -x "`which lzma 2> /dev/null`" ] \
+-                && compr="lzma -9 -f"
++                && compr="lzma e -d20 -lc1 -lp2 -pb2 -eos -si -so"
+ 		echo "$output_file" | grep -q "\.xz$" \
+                 && [ -x "`which xz 2> /dev/null`" ] \
+                 && compr="xz --check=crc32 --lzma2=dict=1MiB"
+@@ -315,7 +315,7 @@ if [ ! -z ${output_file} ]; then
+ 	if [ "${is_cpio_compressed}" = "compressed" ]; then
+ 		cat ${cpio_tfile} > ${output_file}
+ 	else
+-		(cat ${cpio_tfile} | ${compr}  - > ${output_file}) \
++		(cat ${cpio_tfile} | ${compr} > ${output_file}) \
+ 		|| (rm -f ${output_file} ; false)
+ 	fi
+ 	[ -z ${cpio_file} ] && rm ${cpio_tfile}
+--- a/lib/decompress.c
++++ b/lib/decompress.c
+@@ -48,6 +48,7 @@ static const struct compress_format comp
+ 	{ {0x1f, 0x9e}, "gzip", gunzip },
+ 	{ {0x42, 0x5a}, "bzip2", bunzip2 },
+ 	{ {0x5d, 0x00}, "lzma", unlzma },
++	{ {0x6d, 0x00}, "lzma-openwrt", unlzma },
+ 	{ {0xfd, 0x37}, "xz", unxz },
+ 	{ {0x89, 0x4c}, "lzo", unlzo },
+ 	{ {0x02, 0x21}, "lz4", unlz4 },
diff --git a/target/linux/generic/patches-4.0/250-netfilter_depends.patch b/target/linux/generic/patches-4.0/250-netfilter_depends.patch
new file mode 100644
index 0000000..d4b6d73
--- /dev/null
+++ b/target/linux/generic/patches-4.0/250-netfilter_depends.patch
@@ -0,0 +1,18 @@
+--- a/net/netfilter/Kconfig
++++ b/net/netfilter/Kconfig
+@@ -210,7 +210,6 @@ config NF_CONNTRACK_FTP
+ 
+ config NF_CONNTRACK_H323
+ 	tristate "H.323 protocol support"
+-	depends on (IPV6 || IPV6=n)
+ 	depends on NETFILTER_ADVANCED
+ 	help
+ 	  H.323 is a VoIP signalling protocol from ITU-T. As one of the most
+@@ -924,7 +923,6 @@ config NETFILTER_XT_TARGET_SECMARK
+ 
+ config NETFILTER_XT_TARGET_TCPMSS
+ 	tristate '"TCPMSS" target support'
+-	depends on (IPV6 || IPV6=n)
+ 	default m if NETFILTER_ADVANCED=n
+ 	---help---
+ 	  This option adds a `TCPMSS' target, which allows you to alter the
diff --git a/target/linux/generic/patches-4.0/251-sound_kconfig.patch b/target/linux/generic/patches-4.0/251-sound_kconfig.patch
new file mode 100644
index 0000000..c2ebace
--- /dev/null
+++ b/target/linux/generic/patches-4.0/251-sound_kconfig.patch
@@ -0,0 +1,18 @@
+--- a/sound/core/Kconfig
++++ b/sound/core/Kconfig
+@@ -10,13 +10,13 @@ config SND_DMAENGINE_PCM
+ 	tristate
+ 
+ config SND_HWDEP
+-	tristate
++	tristate "Sound hardware support"
+ 
+ config SND_RAWMIDI
+ 	tristate
+ 
+ config SND_COMPRESS_OFFLOAD
+-	tristate
++	tristate "Compression offloading support"
+ 
+ # To be effective this also requires INPUT - users should say:
+ #    select SND_JACK if INPUT=y || INPUT=SND
diff --git a/target/linux/generic/patches-4.0/252-mv_cesa_depends.patch b/target/linux/generic/patches-4.0/252-mv_cesa_depends.patch
new file mode 100644
index 0000000..fee28db
--- /dev/null
+++ b/target/linux/generic/patches-4.0/252-mv_cesa_depends.patch
@@ -0,0 +1,10 @@
+--- a/drivers/crypto/Kconfig
++++ b/drivers/crypto/Kconfig
+@@ -164,6 +164,7 @@ config CRYPTO_DEV_MV_CESA
+ 	depends on PLAT_ORION
+ 	select CRYPTO_ALGAPI
+ 	select CRYPTO_AES
++	select CRYPTO_HASH2
+ 	select CRYPTO_BLKCIPHER2
+ 	select CRYPTO_HASH
+ 	help
diff --git a/target/linux/generic/patches-4.0/253-ssb_b43_default_on.patch b/target/linux/generic/patches-4.0/253-ssb_b43_default_on.patch
new file mode 100644
index 0000000..29d2a41
--- /dev/null
+++ b/target/linux/generic/patches-4.0/253-ssb_b43_default_on.patch
@@ -0,0 +1,29 @@
+--- a/drivers/ssb/Kconfig
++++ b/drivers/ssb/Kconfig
+@@ -29,6 +29,7 @@ config SSB_SPROM
+ config SSB_BLOCKIO
+ 	bool
+ 	depends on SSB
++	default y
+ 
+ config SSB_PCIHOST_POSSIBLE
+ 	bool
+@@ -49,7 +50,7 @@ config SSB_PCIHOST
+ config SSB_B43_PCI_BRIDGE
+ 	bool
+ 	depends on SSB_PCIHOST
+-	default n
++	default y
+ 
+ config SSB_PCMCIAHOST_POSSIBLE
+ 	bool
+--- a/drivers/bcma/Kconfig
++++ b/drivers/bcma/Kconfig
+@@ -17,6 +17,7 @@ config BCMA
+ config BCMA_BLOCKIO
+ 	bool
+ 	depends on BCMA
++	default y
+ 
+ config BCMA_HOST_PCI_POSSIBLE
+ 	bool
diff --git a/target/linux/generic/patches-4.0/254-textsearch_kconfig_hacks.patch b/target/linux/generic/patches-4.0/254-textsearch_kconfig_hacks.patch
new file mode 100644
index 0000000..cf75400
--- /dev/null
+++ b/target/linux/generic/patches-4.0/254-textsearch_kconfig_hacks.patch
@@ -0,0 +1,23 @@
+--- a/lib/Kconfig
++++ b/lib/Kconfig
+@@ -329,16 +329,16 @@ config BCH_CONST_T
+ # Textsearch support is select'ed if needed
+ #
+ config TEXTSEARCH
+-	bool
++	boolean	"Textsearch support"
+ 
+ config TEXTSEARCH_KMP
+-	tristate
++	tristate "Textsearch KMP"
+ 
+ config TEXTSEARCH_BM
+-	tristate
++	tristate "Textsearch BM"
+ 
+ config TEXTSEARCH_FSM
+-	tristate
++	tristate "Textsearch FSM"
+ 
+ config BTREE
+ 	bool
diff --git a/target/linux/generic/patches-4.0/255-lib80211_kconfig_hacks.patch b/target/linux/generic/patches-4.0/255-lib80211_kconfig_hacks.patch
new file mode 100644
index 0000000..d875235
--- /dev/null
+++ b/target/linux/generic/patches-4.0/255-lib80211_kconfig_hacks.patch
@@ -0,0 +1,31 @@
+--- a/net/wireless/Kconfig
++++ b/net/wireless/Kconfig
+@@ -183,7 +183,7 @@ config CFG80211_WEXT
+ 	  extensions with cfg80211-based drivers.
+ 
+ config LIB80211
+-	tristate
++	tristate "LIB80211"
+ 	default n
+ 	help
+ 	  This options enables a library of common routines used
+@@ -192,13 +192,16 @@ config LIB80211
+ 	  Drivers should select this themselves if needed.
+ 
+ config LIB80211_CRYPT_WEP
+-	tristate
++	tristate "LIB80211_CRYPT_WEP"
++	select LIB80211
+ 
+ config LIB80211_CRYPT_CCMP
+-	tristate
++	tristate "LIB80211_CRYPT_CCMP"
++	select LIB80211
+ 
+ config LIB80211_CRYPT_TKIP
+-	tristate
++	tristate "LIB80211_CRYPT_TKIP"
++	select LIB80211
+ 
+ config LIB80211_DEBUG
+ 	bool "lib80211 debugging messages"
diff --git a/target/linux/generic/patches-4.0/256-crypto_add_kconfig_prompts.patch b/target/linux/generic/patches-4.0/256-crypto_add_kconfig_prompts.patch
new file mode 100644
index 0000000..f9f6c0e
--- /dev/null
+++ b/target/linux/generic/patches-4.0/256-crypto_add_kconfig_prompts.patch
@@ -0,0 +1,47 @@
+--- a/crypto/Kconfig
++++ b/crypto/Kconfig
+@@ -32,7 +32,7 @@ config CRYPTO_FIPS
+ 	  this is.
+ 
+ config CRYPTO_ALGAPI
+-	tristate
++	tristate "ALGAPI"
+ 	select CRYPTO_ALGAPI2
+ 	help
+ 	  This option provides the API for cryptographic algorithms.
+@@ -41,7 +41,7 @@ config CRYPTO_ALGAPI2
+ 	tristate
+ 
+ config CRYPTO_AEAD
+-	tristate
++	tristate "AEAD"
+ 	select CRYPTO_AEAD2
+ 	select CRYPTO_ALGAPI
+ 
+@@ -50,7 +50,7 @@ config CRYPTO_AEAD2
+ 	select CRYPTO_ALGAPI2
+ 
+ config CRYPTO_BLKCIPHER
+-	tristate
++	tristate "BLKCIPHER"
+ 	select CRYPTO_BLKCIPHER2
+ 	select CRYPTO_ALGAPI
+ 
+@@ -61,7 +61,7 @@ config CRYPTO_BLKCIPHER2
+ 	select CRYPTO_WORKQUEUE
+ 
+ config CRYPTO_HASH
+-	tristate
++	tristate "HASH"
+ 	select CRYPTO_HASH2
+ 	select CRYPTO_ALGAPI
+ 
+@@ -70,7 +70,7 @@ config CRYPTO_HASH2
+ 	select CRYPTO_ALGAPI2
+ 
+ config CRYPTO_RNG
+-	tristate
++	tristate "RNG"
+ 	select CRYPTO_RNG2
+ 	select CRYPTO_ALGAPI
+ 
diff --git a/target/linux/generic/patches-4.0/257-wireless_ext_kconfig_hack.patch b/target/linux/generic/patches-4.0/257-wireless_ext_kconfig_hack.patch
new file mode 100644
index 0000000..daac589
--- /dev/null
+++ b/target/linux/generic/patches-4.0/257-wireless_ext_kconfig_hack.patch
@@ -0,0 +1,22 @@
+--- a/net/wireless/Kconfig
++++ b/net/wireless/Kconfig
+@@ -1,5 +1,5 @@
+ config WIRELESS_EXT
+-	bool
++	bool "Wireless extensions"
+ 
+ config WEXT_CORE
+ 	def_bool y
+@@ -11,10 +11,10 @@ config WEXT_PROC
+ 	depends on WEXT_CORE
+ 
+ config WEXT_SPY
+-	bool
++	bool "WEXT_SPY"
+ 
+ config WEXT_PRIV
+-	bool
++	bool "WEXT_PRIV"
+ 
+ config CFG80211
+ 	tristate "cfg80211 - wireless configuration API"
diff --git a/target/linux/generic/patches-4.0/258-netfilter_netlink_kconfig_hack.patch b/target/linux/generic/patches-4.0/258-netfilter_netlink_kconfig_hack.patch
new file mode 100644
index 0000000..9d827c2
--- /dev/null
+++ b/target/linux/generic/patches-4.0/258-netfilter_netlink_kconfig_hack.patch
@@ -0,0 +1,11 @@
+--- a/net/netfilter/Kconfig
++++ b/net/netfilter/Kconfig
+@@ -2,7 +2,7 @@ menu "Core Netfilter Configuration"
+ 	depends on NET && INET && NETFILTER
+ 
+ config NETFILTER_NETLINK
+-	tristate
++	tristate "Netfilter NFNETLINK interface"
+ 
+ config NETFILTER_NETLINK_ACCT
+ tristate "Netfilter NFACCT over NFNETLINK interface"
diff --git a/target/linux/generic/patches-4.0/259-regmap_dynamic.patch b/target/linux/generic/patches-4.0/259-regmap_dynamic.patch
new file mode 100644
index 0000000..084b3b4
--- /dev/null
+++ b/target/linux/generic/patches-4.0/259-regmap_dynamic.patch
@@ -0,0 +1,84 @@
+--- a/drivers/base/regmap/Kconfig
++++ b/drivers/base/regmap/Kconfig
+@@ -3,29 +3,35 @@
+ # subsystems should select the appropriate symbols.
+ 
+ config REGMAP
+-	default y if (REGMAP_I2C || REGMAP_SPI || REGMAP_SPMI || REGMAP_AC97 || REGMAP_MMIO || REGMAP_IRQ)
+ 	select LZO_COMPRESS
+ 	select LZO_DECOMPRESS
+ 	select IRQ_DOMAIN if REGMAP_IRQ
+-	bool
++	tristate "Regmap"
+ 
+ config REGMAP_AC97
++	select REGMAP
+ 	tristate
+ 
+ config REGMAP_I2C
+-	tristate
++	tristate "Regmap I2C"
++	select REGMAP
+ 	depends on I2C
+ 
+ config REGMAP_SPI
+-	tristate
++	tristate "Regmap SPI"
++	select REGMAP
++	depends on SPI_MASTER
+ 	depends on SPI
+ 
+ config REGMAP_SPMI
++	select REGMAP
+ 	tristate
+ 	depends on SPMI
+ 
+ config REGMAP_MMIO
+-	tristate
++	tristate "Regmap MMIO"
++	select REGMAP
+ 
+ config REGMAP_IRQ
++	select REGMAP
+ 	bool
+--- a/include/linux/regmap.h
++++ b/include/linux/regmap.h
+@@ -50,7 +50,7 @@ struct reg_default {
+ 	unsigned int def;
+ };
+ 
+-#ifdef CONFIG_REGMAP
++#if IS_ENABLED(CONFIG_REGMAP)
+ 
+ enum regmap_endian {
+ 	/* Unspecified -> 0 -> Backwards compatible default */
+--- a/drivers/base/regmap/Makefile
++++ b/drivers/base/regmap/Makefile
+@@ -1,6 +1,8 @@
+-obj-$(CONFIG_REGMAP) += regmap.o regcache.o
+-obj-$(CONFIG_REGMAP) += regcache-rbtree.o regcache-lzo.o regcache-flat.o
+-obj-$(CONFIG_DEBUG_FS) += regmap-debugfs.o
++regmap-core-objs = regmap.o regcache.o regcache-rbtree.o regcache-lzo.o regcache-flat.o
++ifdef CONFIG_DEBUG_FS
++regmap-core-objs += regmap-debugfs.o
++endif
++obj-$(CONFIG_REGMAP) += regmap-core.o
+ obj-$(CONFIG_REGMAP_AC97) += regmap-ac97.o
+ obj-$(CONFIG_REGMAP_I2C) += regmap-i2c.o
+ obj-$(CONFIG_REGMAP_SPI) += regmap-spi.o
+--- a/drivers/base/regmap/regmap.c
++++ b/drivers/base/regmap/regmap.c
+@@ -13,6 +13,7 @@
+ #include <linux/device.h>
+ #include <linux/slab.h>
+ #include <linux/export.h>
++#include <linux/module.h>
+ #include <linux/mutex.h>
+ #include <linux/err.h>
+ #include <linux/of.h>
+@@ -2631,3 +2632,5 @@ static int __init regmap_initcall(void)
+ 	return 0;
+ }
+ postcore_initcall(regmap_initcall);
++
++MODULE_LICENSE("GPL");
diff --git a/target/linux/generic/patches-4.0/260-crypto_test_dependencies.patch b/target/linux/generic/patches-4.0/260-crypto_test_dependencies.patch
new file mode 100644
index 0000000..8a96fd9
--- /dev/null
+++ b/target/linux/generic/patches-4.0/260-crypto_test_dependencies.patch
@@ -0,0 +1,37 @@
+--- a/crypto/Kconfig
++++ b/crypto/Kconfig
+@@ -96,10 +96,10 @@ config CRYPTO_MANAGER
+ 
+ config CRYPTO_MANAGER2
+ 	def_tristate CRYPTO_MANAGER || (CRYPTO_MANAGER!=n && CRYPTO_ALGAPI=y)
+-	select CRYPTO_AEAD2
+-	select CRYPTO_HASH2
+-	select CRYPTO_BLKCIPHER2
+-	select CRYPTO_PCOMP2
++	select CRYPTO_AEAD2 if !CRYPTO_MANAGER_DISABLE_TESTS
++	select CRYPTO_HASH2 if !CRYPTO_MANAGER_DISABLE_TESTS
++	select CRYPTO_BLKCIPHER2 if !CRYPTO_MANAGER_DISABLE_TESTS
++	select CRYPTO_PCOMP2 if !CRYPTO_MANAGER_DISABLE_TESTS
+ 
+ config CRYPTO_USER
+ 	tristate "Userspace cryptographic algorithm configuration"
+--- a/crypto/algboss.c
++++ b/crypto/algboss.c
+@@ -248,6 +248,9 @@ static int cryptomgr_schedule_test(struc
+ 	type = alg->cra_flags;
+ 
+ 	/* This piece of crap needs to disappear into per-type test hooks. */
++#ifdef CONFIG_CRYPTO_MANAGER_DISABLE_TESTS
++	type |= CRYPTO_ALG_TESTED;
++#else
+ 	if ((!((type ^ CRYPTO_ALG_TYPE_BLKCIPHER) &
+ 	       CRYPTO_ALG_TYPE_BLKCIPHER_MASK) && !(type & CRYPTO_ALG_GENIV) &&
+ 	     ((alg->cra_flags & CRYPTO_ALG_TYPE_MASK) ==
+@@ -256,6 +259,7 @@ static int cryptomgr_schedule_test(struc
+ 	    (!((type ^ CRYPTO_ALG_TYPE_AEAD) & CRYPTO_ALG_TYPE_MASK) &&
+ 	     alg->cra_type == &crypto_nivaead_type && alg->cra_aead.ivsize))
+ 		type |= CRYPTO_ALG_TESTED;
++#endif
+ 
+ 	param->type = type;
+ 
diff --git a/target/linux/generic/patches-4.0/262-compressor_kconfig_hack.patch b/target/linux/generic/patches-4.0/262-compressor_kconfig_hack.patch
new file mode 100644
index 0000000..64db082
--- /dev/null
+++ b/target/linux/generic/patches-4.0/262-compressor_kconfig_hack.patch
@@ -0,0 +1,35 @@
+--- a/lib/Kconfig
++++ b/lib/Kconfig
+@@ -214,25 +214,25 @@ config RANDOM32_SELFTEST
+ # compression support is select'ed if needed
+ #
+ config ZLIB_INFLATE
+-	tristate
++	tristate "ZLIB inflate support"
+ 
+ config ZLIB_DEFLATE
+-	tristate
++	tristate "ZLIB deflate support"
+ 
+ config LZO_COMPRESS
+-	tristate
++	tristate "LZO compress support"
+ 
+ config LZO_DECOMPRESS
+-	tristate
++	tristate "LZO decompress support"
+ 
+ config LZ4_COMPRESS
+-	tristate
++	tristate "LZ4 compress support"
+ 
+ config LZ4HC_COMPRESS
+-	tristate
++	tristate "LZ4HC compress support"
+ 
+ config LZ4_DECOMPRESS
+-	tristate
++	tristate "LZ4 decompress support"
+ 
+ source "lib/xz/Kconfig"
+ 
diff --git a/target/linux/generic/patches-4.0/270-uapi-kernel.h-glibc-specific-inclusion-of-sysinfo.h.patch b/target/linux/generic/patches-4.0/270-uapi-kernel.h-glibc-specific-inclusion-of-sysinfo.h.patch
new file mode 100644
index 0000000..762f498
--- /dev/null
+++ b/target/linux/generic/patches-4.0/270-uapi-kernel.h-glibc-specific-inclusion-of-sysinfo.h.patch
@@ -0,0 +1,34 @@
+From 8b05e325824d3b38e52a7748b3b5dc34dc1c0f6d Mon Sep 17 00:00:00 2001
+From: David Heidelberger <david.heidelberger@ixit.cz>
+Date: Mon, 29 Jun 2015 14:37:54 +0200
+Subject: [PATCH 1/3] uapi/kernel.h: glibc specific inclusion of sysinfo.h
+
+including sysinfo.h from kernel.h makes no sense whatsoever,
+but removing it breaks glibc's userspace header,
+which includes kernel.h instead of sysinfo.h from their sys/sysinfo.h.
+this seems to be a historical mistake.
+on musl, including any header that uses kernel.h directly or indirectly
+plus sys/sysinfo.h will produce a compile error due to redefinition of
+struct sysinfo from sys/sysinfo.h.
+so for now, only include it on glibc or when including from kernel
+in order not to break their headers.
+
+Signed-off-by: John Spencer <maillist-linux@barfooze.de>
+Signed-off-by: David Heidelberger <david.heidelberger@ixit.cz>
+Signed-off-by: Jonas Gorski <jogo@openwrt.org>
+---
+ include/uapi/linux/kernel.h | 2 ++
+ 1 file changed, 2 insertions(+)
+
+--- a/include/uapi/linux/kernel.h
++++ b/include/uapi/linux/kernel.h
+@@ -1,7 +1,9 @@
+ #ifndef _UAPI_LINUX_KERNEL_H
+ #define _UAPI_LINUX_KERNEL_H
+ 
++#if defined(__KERNEL__) || defined( __GLIBC__)
+ #include <linux/sysinfo.h>
++#endif
+ 
+ /*
+  * 'kernel.h' contains some often-used function prototypes etc
diff --git a/target/linux/generic/patches-4.0/271-uapi-libc-compat.h-do-not-rely-on-__GLIBC__.patch b/target/linux/generic/patches-4.0/271-uapi-libc-compat.h-do-not-rely-on-__GLIBC__.patch
new file mode 100644
index 0000000..61d3873
--- /dev/null
+++ b/target/linux/generic/patches-4.0/271-uapi-libc-compat.h-do-not-rely-on-__GLIBC__.patch
@@ -0,0 +1,81 @@
+From f972afc2509eebcb00d370256c55b112a3b5ffca Mon Sep 17 00:00:00 2001
+From: David Heidelberger <david.heidelberger@ixit.cz>
+Date: Mon, 29 Jun 2015 16:50:40 +0200
+Subject: [PATCH 2/3] uapi/libc-compat.h: do not rely on __GLIBC__
+
+Musl provides the same structs as glibc, but does not provide a define to
+allow its detection. Since the absence of __GLIBC__ also can mean that it
+is included from the kernel, change the __GLIBC__ detection to
+!__KERNEL__, which should always be true when included from userspace.
+
+Signed-off-by: John Spencer <maillist-linux@barfooze.de>
+Tested-by: David Heidelberger <david.heidelberger@ixit.cz>
+Signed-off-by: Jonas Gorski <jogo@openwrt.org>
+---
+ include/uapi/linux/libc-compat.h | 18 +++++++++---------
+ 1 file changed, 9 insertions(+), 9 deletions(-)
+
+--- a/include/uapi/linux/libc-compat.h
++++ b/include/uapi/linux/libc-compat.h
+@@ -48,13 +48,13 @@
+ #ifndef _UAPI_LIBC_COMPAT_H
+ #define _UAPI_LIBC_COMPAT_H
+ 
+-/* We have included glibc headers... */
+-#if defined(__GLIBC__)
++/* We have included libc headers... */
++#if !defined(__KERNEL__)
+ 
+-/* Coordinate with glibc netinet/in.h header. */
++/* Coordinate with libc netinet/in.h header. */
+ #if defined(_NETINET_IN_H)
+ 
+-/* GLIBC headers included first so don't define anything
++/* LIBC headers included first so don't define anything
+  * that would already be defined. */
+ #define __UAPI_DEF_IN_ADDR		0
+ #define __UAPI_DEF_IN_IPPROTO		0
+@@ -68,7 +68,7 @@
+  * if the glibc code didn't define them. This guard matches
+  * the guard in glibc/inet/netinet/in.h which defines the
+  * additional in6_addr macros e.g. s6_addr16, and s6_addr32. */
+-#if defined(__USE_MISC) || defined (__USE_GNU)
++#if !defined(__GLIBC__) || defined(__USE_MISC) || defined (__USE_GNU)
+ #define __UAPI_DEF_IN6_ADDR_ALT		0
+ #else
+ #define __UAPI_DEF_IN6_ADDR_ALT		1
+@@ -83,7 +83,7 @@
+ #else
+ 
+ /* Linux headers included first, and we must define everything
+- * we need. The expectation is that glibc will check the
++ * we need. The expectation is that the libc will check the
+  * __UAPI_DEF_* defines and adjust appropriately. */
+ #define __UAPI_DEF_IN_ADDR		1
+ #define __UAPI_DEF_IN_IPPROTO		1
+@@ -93,7 +93,7 @@
+ #define __UAPI_DEF_IN_CLASS		1
+ 
+ #define __UAPI_DEF_IN6_ADDR		1
+-/* We unconditionally define the in6_addr macros and glibc must
++/* We unconditionally define the in6_addr macros and the libc must
+  * coordinate. */
+ #define __UAPI_DEF_IN6_ADDR_ALT		1
+ #define __UAPI_DEF_SOCKADDR_IN6		1
+@@ -115,7 +115,7 @@
+ /* If we did not see any headers from any supported C libraries,
+  * or we are being included in the kernel, then define everything
+  * that we need. */
+-#else /* !defined(__GLIBC__) */
++#else /* defined(__KERNEL__) */
+ 
+ /* Definitions for in.h */
+ #define __UAPI_DEF_IN_ADDR		1
+@@ -138,6 +138,6 @@
+ /* Definitions for xattr.h */
+ #define __UAPI_DEF_XATTR		1
+ 
+-#endif /* __GLIBC__ */
++#endif /* __KERNEL__ */
+ 
+ #endif /* _UAPI_LIBC_COMPAT_H */
diff --git a/target/linux/generic/patches-4.0/272-uapi-if_ether.h-prevent-redefinition-of-struct-ethhd.patch b/target/linux/generic/patches-4.0/272-uapi-if_ether.h-prevent-redefinition-of-struct-ethhd.patch
new file mode 100644
index 0000000..257c9d7
--- /dev/null
+++ b/target/linux/generic/patches-4.0/272-uapi-if_ether.h-prevent-redefinition-of-struct-ethhd.patch
@@ -0,0 +1,67 @@
+From fcbb6fed85ea9ff4feb4f1ebd4f0f235fdaf06b6 Mon Sep 17 00:00:00 2001
+From: David Heidelberger <david.heidelberger@ixit.cz>
+Date: Mon, 29 Jun 2015 16:53:03 +0200
+Subject: [PATCH 3/3] uapi/if_ether.h: prevent redefinition of struct ethhdr
+
+Musl provides its own ethhdr struct definition. Add a guard to prevent
+its definition of the appropriate musl header has already been included.
+
+Signed-off-by: John Spencer <maillist-linux@barfooze.de>
+Tested-by: David Heidelberger <david.heidelberger@ixit.cz>
+Signed-off-by: Jonas Gorski <jogo@openwrt.org>
+---
+ include/uapi/linux/if_ether.h    |  3 +++
+ include/uapi/linux/libc-compat.h | 11 +++++++++++
+ 2 files changed, 14 insertions(+)
+
+--- a/include/uapi/linux/if_ether.h
++++ b/include/uapi/linux/if_ether.h
+@@ -22,6 +22,7 @@
+ #define _UAPI_LINUX_IF_ETHER_H
+ 
+ #include <linux/types.h>
++#include <linux/libc-compat.h>
+ 
+ /*
+  *	IEEE 802.3 Ethernet magic constants.  The frame sizes omit the preamble
+@@ -134,11 +135,13 @@
+  *	This is an Ethernet frame header.
+  */
+ 
++#if __UAPI_DEF_ETHHDR
+ struct ethhdr {
+ 	unsigned char	h_dest[ETH_ALEN];	/* destination eth addr	*/
+ 	unsigned char	h_source[ETH_ALEN];	/* source ether addr	*/
+ 	__be16		h_proto;		/* packet type ID field	*/
+ } __attribute__((packed));
++#endif
+ 
+ 
+ #endif /* _UAPI_LINUX_IF_ETHER_H */
+--- a/include/uapi/linux/libc-compat.h
++++ b/include/uapi/linux/libc-compat.h
+@@ -51,6 +51,14 @@
+ /* We have included libc headers... */
+ #if !defined(__KERNEL__)
+ 
++/* musl defines the ethhdr struct itself in its netinet/if_ether.h.
++ * Glibc just includes the kernel header and uses a different guard. */
++#if defined(_NETINET_IF_ETHER_H)
++#define __UAPI_DEF_ETHHDR		0
++#else
++#define __UAPI_DEF_ETHHDR		1
++#endif
++
+ /* Coordinate with libc netinet/in.h header. */
+ #if defined(_NETINET_IN_H)
+ 
+@@ -117,6 +125,9 @@
+  * that we need. */
+ #else /* defined(__KERNEL__) */
+ 
++/* Definitions for if_ether.h */
++#define __UAPI_DEF_ETHHDR 		1
++
+ /* Definitions for in.h */
+ #define __UAPI_DEF_IN_ADDR		1
+ #define __UAPI_DEF_IN_IPPROTO		1
diff --git a/target/linux/generic/patches-4.0/300-mips_expose_boot_raw.patch b/target/linux/generic/patches-4.0/300-mips_expose_boot_raw.patch
new file mode 100644
index 0000000..a609450
--- /dev/null
+++ b/target/linux/generic/patches-4.0/300-mips_expose_boot_raw.patch
@@ -0,0 +1,39 @@
+From: Mark Miller <mark@mirell.org>
+
+This exposes the CONFIG_BOOT_RAW symbol in Kconfig. This is needed on
+certain Broadcom chipsets running CFE in order to load the kernel.
+
+Signed-off-by: Mark Miller <mark@mirell.org>
+Acked-by: Rob Landley <rob@landley.net>
+---
+--- a/arch/mips/Kconfig
++++ b/arch/mips/Kconfig
+@@ -941,9 +941,6 @@ config FW_ARC
+ config ARCH_MAY_HAVE_PC_FDC
+ 	bool
+ 
+-config BOOT_RAW
+-	bool
+-
+ config CEVT_BCM1480
+ 	bool
+ 
+@@ -2594,6 +2591,18 @@ config USE_OF
+ config BUILTIN_DTB
+ 	bool
+ 
++config BOOT_RAW
++	bool "Enable the kernel to be executed from the load address"
++	default n
++	help
++	 Allow the kernel to be executed from the load address for
++	 bootloaders which cannot read the ELF format. This places
++	 a jump to start_kernel at the load address.
++
++	 If unsure, say N.
++
++
++
+ endmenu
+ 
+ config LOCKDEP_SUPPORT
diff --git a/target/linux/generic/patches-4.0/301-mips_image_cmdline_hack.patch b/target/linux/generic/patches-4.0/301-mips_image_cmdline_hack.patch
new file mode 100644
index 0000000..b5032e2
--- /dev/null
+++ b/target/linux/generic/patches-4.0/301-mips_image_cmdline_hack.patch
@@ -0,0 +1,28 @@
+--- a/arch/mips/Kconfig
++++ b/arch/mips/Kconfig
+@@ -1030,6 +1030,10 @@ config SYNC_R4K
+ config MIPS_MACHINE
+ 	def_bool n
+ 
++config IMAGE_CMDLINE_HACK
++	bool "OpenWrt specific image command line hack"
++	default n
++
+ config NO_IOPORT_MAP
+ 	def_bool n
+ 
+--- a/arch/mips/kernel/head.S
++++ b/arch/mips/kernel/head.S
+@@ -80,6 +80,12 @@ FEXPORT(__kernel_entry)
+ 	j	kernel_entry
+ #endif
+ 
++#ifdef CONFIG_IMAGE_CMDLINE_HACK
++	.ascii	"CMDLINE:"
++EXPORT(__image_cmdline)
++	.fill	0x400
++#endif /* CONFIG_IMAGE_CMDLINE_HACK */
++
+ 	__REF
+ 
+ NESTED(kernel_entry, 16, sp)			# kernel entry point
diff --git a/target/linux/generic/patches-4.0/302-mips_no_branch_likely.patch b/target/linux/generic/patches-4.0/302-mips_no_branch_likely.patch
new file mode 100644
index 0000000..44c6b04
--- /dev/null
+++ b/target/linux/generic/patches-4.0/302-mips_no_branch_likely.patch
@@ -0,0 +1,11 @@
+--- a/arch/mips/Makefile
++++ b/arch/mips/Makefile
+@@ -87,7 +87,7 @@ all-$(CONFIG_SYS_SUPPORTS_ZBOOT)+= vmlin
+ # machines may also.  Since BFD is incredibly buggy with respect to
+ # crossformat linking we rely on the elf2ecoff tool for format conversion.
+ #
+-cflags-y			+= -G 0 -mno-abicalls -fno-pic -pipe
++cflags-y			+= -G 0 -mno-abicalls -fno-pic -pipe -mno-branch-likely
+ cflags-y			+= -msoft-float
+ LDFLAGS_vmlinux			+= -G 0 -static -n -nostdlib --gc-sections
+ KBUILD_AFLAGS_MODULE		+= -mlong-calls
diff --git a/target/linux/generic/patches-4.0/304-mips_disable_fpu.patch b/target/linux/generic/patches-4.0/304-mips_disable_fpu.patch
new file mode 100644
index 0000000..080afa3
--- /dev/null
+++ b/target/linux/generic/patches-4.0/304-mips_disable_fpu.patch
@@ -0,0 +1,105 @@
+From:   Manuel Lauss <manuel.lauss@gmail.com>

+Subject: [RFC PATCH v4 2/2] MIPS: make FPU emulator optional

+Date:   Mon,  7 Apr 2014 12:57:04 +0200

+Message-Id: <1396868224-252888-2-git-send-email-manuel.lauss@gmail.com>

+

+This small patch makes the MIPS FPU emulator optional. The kernel

+kills float-users on systems without a hardware FPU by sending a SIGILL.

+

+Disabling the emulator shrinks vmlinux by about 54kBytes (32bit,

+optimizing for size).

+

+Signed-off-by: Manuel Lauss <manuel.lauss@gmail.com>

+---

+v4: rediffed because of patch 1/2, should now work with micromips as well

+v3: updated patch description with size savings.

+v2: incorporated changes suggested by Jonas Gorski

+    force the fpu emulator on for micromips: relocating the parts

+    of the mmips code in the emulator to other areas would be a

+    much larger change; I went the cheap route instead with this.

+

+ arch/mips/Kbuild                     |  2 +-

+ arch/mips/Kconfig                    | 14 ++++++++++++++

+ arch/mips/include/asm/fpu.h          |  5 +++--

+ arch/mips/include/asm/fpu_emulator.h | 15 +++++++++++++++

+ 4 files changed, 33 insertions(+), 3 deletions(-)

+

+--- a/arch/mips/Kconfig
++++ b/arch/mips/Kconfig
+@@ -2586,6 +2586,20 @@ config MIPS_O32_FP64_SUPPORT
+ 
+ 	  If unsure, say N.
+ 
++config MIPS_FPU_EMULATOR
++	bool "MIPS FPU Emulator"
++	default y
++	help
++	  This option lets you disable the built-in MIPS FPU (Coprocessor 1)
++	  emulator, which handles floating-point instructions on processors
++	  without a hardware FPU.  It is generally a good idea to keep the
++	  emulator built-in, unless you are perfectly sure you have a
++	  complete soft-float environment.  With the emulator disabled, all
++	  users of float operations will be killed with an illegal instr-
++	  uction exception.
++
++	  Say Y, please.
++
+ config USE_OF
+ 	bool
+ 	select OF
+--- a/arch/mips/Makefile
++++ b/arch/mips/Makefile
+@@ -292,7 +292,7 @@ OBJCOPYFLAGS		+= --remove-section=.regin
+ head-y := arch/mips/kernel/head.o
+ 
+ libs-y			+= arch/mips/lib/
+-libs-y			+= arch/mips/math-emu/
++libs-$(CONFIG_MIPS_FPU_EMULATOR)	+= arch/mips/math-emu/
+ 
+ # See arch/mips/Kbuild for content of core part of the kernel
+ core-y += arch/mips/
+--- a/arch/mips/include/asm/fpu.h
++++ b/arch/mips/include/asm/fpu.h
+@@ -212,8 +212,10 @@ static inline int init_fpu(void)
+ 		/* Restore FRE */
+ 		write_c0_config5(config5);
+ 		enable_fpu_hazard();
+-	} else
++	} else if (IS_ENABLED(CONFIG_MIPS_FPU_EMULATOR))
+ 		fpu_emulator_init_fpu();
++	else
++		ret = SIGILL;
+ 
+ 	return ret;
+ }
+--- a/arch/mips/include/asm/fpu_emulator.h
++++ b/arch/mips/include/asm/fpu_emulator.h
+@@ -30,6 +30,7 @@
+ #include <asm/local.h>
+ #include <asm/processor.h>
+ 
++#ifdef CONFIG_MIPS_FPU_EMULATOR
+ #ifdef CONFIG_DEBUG_FS
+ 
+ struct mips_fpu_emulator_stats {
+@@ -65,6 +66,20 @@ extern int do_dsemulret(struct pt_regs *
+ extern int fpu_emulator_cop1Handler(struct pt_regs *xcp,
+ 				    struct mips_fpu_struct *ctx, int has_fpu,
+ 				    void *__user *fault_addr);
++#else	/* no CONFIG_MIPS_FPU_EMULATOR */
++static inline int do_dsemulret(struct pt_regs *xcp)
++{
++	return 0;	/* 0 means error, should never get here anyway */
++}
++
++static inline int fpu_emulator_cop1Handler(struct pt_regs *xcp,
++				struct mips_fpu_struct *ctx, int has_fpu,
++				void *__user *fault_addr)
++{
++	return SIGILL;	/* we don't speak MIPS FPU */
++}
++#endif	/* CONFIG_MIPS_FPU_EMULATOR */
++
+ int process_fpemu_return(int sig, void __user *fault_addr);
+ int mm_isBranchInstr(struct pt_regs *regs, struct mm_decoded_insn dec_insn,
+ 		     unsigned long *contpc);
diff --git a/target/linux/generic/patches-4.0/305-mips_module_reloc.patch b/target/linux/generic/patches-4.0/305-mips_module_reloc.patch
new file mode 100644
index 0000000..8b3975f
--- /dev/null
+++ b/target/linux/generic/patches-4.0/305-mips_module_reloc.patch
@@ -0,0 +1,352 @@
+--- a/arch/mips/Makefile
++++ b/arch/mips/Makefile
+@@ -90,8 +90,13 @@ all-$(CONFIG_SYS_SUPPORTS_ZBOOT)+= vmlin
+ cflags-y			+= -G 0 -mno-abicalls -fno-pic -pipe -mno-branch-likely
+ cflags-y			+= -msoft-float
+ LDFLAGS_vmlinux			+= -G 0 -static -n -nostdlib --gc-sections
++ifdef CONFIG_64BIT
+ KBUILD_AFLAGS_MODULE		+= -mlong-calls
+ KBUILD_CFLAGS_MODULE		+= -mlong-calls
++else
++KBUILD_AFLAGS_MODULE		+= -mno-long-calls
++KBUILD_CFLAGS_MODULE		+= -mno-long-calls
++endif
+ 
+ ifndef CONFIG_FUNCTION_TRACER
+ KBUILD_CFLAGS_KERNEL		+= -ffunction-sections -fdata-sections
+--- a/arch/mips/include/asm/module.h
++++ b/arch/mips/include/asm/module.h
+@@ -11,6 +11,11 @@ struct mod_arch_specific {
+ 	const struct exception_table_entry *dbe_start;
+ 	const struct exception_table_entry *dbe_end;
+ 	struct mips_hi16 *r_mips_hi16_list;
++
++	void *phys_plt_tbl;
++	void *virt_plt_tbl;
++	unsigned int phys_plt_offset;
++	unsigned int virt_plt_offset;
+ };
+ 
+ typedef uint8_t Elf64_Byte;		/* Type for a 8-bit quantity.  */
+--- a/arch/mips/kernel/module.c
++++ b/arch/mips/kernel/module.c
+@@ -43,14 +43,221 @@ struct mips_hi16 {
+ static LIST_HEAD(dbe_list);
+ static DEFINE_SPINLOCK(dbe_lock);
+ 
+-#ifdef MODULE_START
++/*
++ * Get the potential max trampolines size required of the init and
++ * non-init sections. Only used if we cannot find enough contiguous
++ * physically mapped memory to put the module into.
++ */
++static unsigned int
++get_plt_size(const Elf_Ehdr *hdr, const Elf_Shdr *sechdrs,
++             const char *secstrings, unsigned int symindex, bool is_init)
++{
++	unsigned long ret = 0;
++	unsigned int i, j;
++	Elf_Sym *syms;
++
++	/* Everything marked ALLOC (this includes the exported symbols) */
++	for (i = 1; i < hdr->e_shnum; ++i) {
++		unsigned int info = sechdrs[i].sh_info;
++
++		if (sechdrs[i].sh_type != SHT_REL
++		    && sechdrs[i].sh_type != SHT_RELA)
++			continue;
++
++		/* Not a valid relocation section? */
++		if (info >= hdr->e_shnum)
++			continue;
++
++		/* Don't bother with non-allocated sections */
++		if (!(sechdrs[info].sh_flags & SHF_ALLOC))
++			continue;
++
++		/* If it's called *.init*, and we're not init, we're
++                   not interested */
++		if ((strstr(secstrings + sechdrs[i].sh_name, ".init") != 0)
++		    != is_init)
++			continue;
++
++		syms = (Elf_Sym *) sechdrs[symindex].sh_addr;
++		if (sechdrs[i].sh_type == SHT_REL) {
++			Elf_Mips_Rel *rel = (void *) sechdrs[i].sh_addr;
++			unsigned int size = sechdrs[i].sh_size / sizeof(*rel);
++
++			for (j = 0; j < size; ++j) {
++				Elf_Sym *sym;
++
++				if (ELF_MIPS_R_TYPE(rel[j]) != R_MIPS_26)
++					continue;
++
++				sym = syms + ELF_MIPS_R_SYM(rel[j]);
++				if (!is_init && sym->st_shndx != SHN_UNDEF)
++					continue;
++
++				ret += 4 * sizeof(int);
++			}
++		} else {
++			Elf_Mips_Rela *rela = (void *) sechdrs[i].sh_addr;
++			unsigned int size = sechdrs[i].sh_size / sizeof(*rela);
++
++			for (j = 0; j < size; ++j) {
++				Elf_Sym *sym;
++
++				if (ELF_MIPS_R_TYPE(rela[j]) != R_MIPS_26)
++					continue;
++
++				sym = syms + ELF_MIPS_R_SYM(rela[j]);
++				if (!is_init && sym->st_shndx != SHN_UNDEF)
++					continue;
++
++				ret += 4 * sizeof(int);
++			}
++		}
++	}
++
++	return ret;
++}
++
++#ifndef MODULE_START
++static void *alloc_phys(unsigned long size)
++{
++	unsigned order;
++	struct page *page;
++	struct page *p;
++
++	size = PAGE_ALIGN(size);
++	order = get_order(size);
++
++	page = alloc_pages(GFP_KERNEL | __GFP_NORETRY | __GFP_NOWARN |
++			__GFP_THISNODE, order);
++	if (!page)
++		return NULL;
++
++	split_page(page, order);
++
++	/* mark all pages except for the last one */
++	for (p = page; p + 1 < page + (size >> PAGE_SHIFT); ++p)
++		set_bit(PG_owner_priv_1, &p->flags);
++
++	for (p = page + (size >> PAGE_SHIFT); p < page + (1 << order); ++p)
++		__free_page(p);
++
++	return page_address(page);
++}
++#endif
++
++static void free_phys(void *ptr)
++{
++	struct page *page;
++	bool free;
++
++	page = virt_to_page(ptr);
++	do {
++		free = test_and_clear_bit(PG_owner_priv_1, &page->flags);
++		__free_page(page);
++		page++;
++	} while (free);
++}
++
++
+ void *module_alloc(unsigned long size)
+ {
++#ifdef MODULE_START
+ 	return __vmalloc_node_range(size, 1, MODULE_START, MODULE_END,
+ 				GFP_KERNEL, PAGE_KERNEL, 0, NUMA_NO_NODE,
+ 				__builtin_return_address(0));
++#else
++	void *ptr;
++
++	if (size == 0)
++		return NULL;
++
++	ptr = alloc_phys(size);
++
++	/* If we failed to allocate physically contiguous memory,
++	 * fall back to regular vmalloc. The module loader code will
++	 * create jump tables to handle long jumps */
++	if (!ptr)
++		return vmalloc(size);
++
++	return ptr;
++#endif
+ }
++
++static inline bool is_phys_addr(void *ptr)
++{
++#ifdef CONFIG_64BIT
++	return (KSEGX((unsigned long)ptr) == CKSEG0);
++#else
++	return (KSEGX(ptr) == KSEG0);
+ #endif
++}
++
++/* Free memory returned from module_alloc */
++void module_memfree(void *module_region)
++{
++	if (is_phys_addr(module_region))
++		free_phys(module_region);
++	else
++		vfree(module_region);
++}
++
++static void *__module_alloc(int size, bool phys)
++{
++	void *ptr;
++
++	if (phys)
++		ptr = kmalloc(size, GFP_KERNEL);
++	else
++		ptr = vmalloc(size);
++	return ptr;
++}
++
++static void __module_free(void *ptr)
++{
++	if (is_phys_addr(ptr))
++		kfree(ptr);
++	else
++		vfree(ptr);
++}
++
++int module_frob_arch_sections(Elf_Ehdr *hdr, Elf_Shdr *sechdrs,
++			      char *secstrings, struct module *mod)
++{
++	unsigned int symindex = 0;
++	unsigned int core_size, init_size;
++	int i;
++
++	mod->arch.phys_plt_offset = 0;
++	mod->arch.virt_plt_offset = 0;
++	mod->arch.phys_plt_tbl = NULL;
++	mod->arch.virt_plt_tbl = NULL;
++
++	if (IS_ENABLED(CONFIG_64BIT))
++		return 0;
++
++	for (i = 1; i < hdr->e_shnum; i++)
++		if (sechdrs[i].sh_type == SHT_SYMTAB)
++			symindex = i;
++
++	core_size = get_plt_size(hdr, sechdrs, secstrings, symindex, false);
++	init_size = get_plt_size(hdr, sechdrs, secstrings, symindex, true);
++
++	if ((core_size + init_size) == 0)
++		return 0;
++
++	mod->arch.phys_plt_tbl = __module_alloc(core_size + init_size, 1);
++	if (!mod->arch.phys_plt_tbl)
++		return -ENOMEM;
++
++	mod->arch.virt_plt_tbl = __module_alloc(core_size + init_size, 0);
++	if (!mod->arch.virt_plt_tbl) {
++		__module_free(mod->arch.phys_plt_tbl);
++		mod->arch.phys_plt_tbl = NULL;
++		return -ENOMEM;
++	}
++
++	return 0;
++}
+ 
+ int apply_r_mips_none(struct module *me, u32 *location, Elf_Addr v)
+ {
+@@ -64,8 +271,39 @@ static int apply_r_mips_32_rel(struct mo
+ 	return 0;
+ }
+ 
++static Elf_Addr add_plt_entry_to(unsigned *plt_offset,
++				 void *start, Elf_Addr v)
++{
++	unsigned *tramp = start + *plt_offset;
++	*plt_offset += 4 * sizeof(int);
++
++	/* adjust carry for addiu */
++	if (v & 0x00008000)
++		v += 0x10000;
++
++	tramp[0] = 0x3c190000 | (v >> 16);      /* lui t9, hi16 */
++	tramp[1] = 0x27390000 | (v & 0xffff);   /* addiu t9, t9, lo16 */
++	tramp[2] = 0x03200008;                  /* jr t9 */
++	tramp[3] = 0x00000000;                  /* nop */
++
++	return (Elf_Addr) tramp;
++}
++
++static Elf_Addr add_plt_entry(struct module *me, void *location, Elf_Addr v)
++{
++	if (is_phys_addr(location))
++		return add_plt_entry_to(&me->arch.phys_plt_offset,
++				me->arch.phys_plt_tbl, v);
++	else
++		return add_plt_entry_to(&me->arch.virt_plt_offset,
++				me->arch.virt_plt_tbl, v);
++
++}
++
+ static int apply_r_mips_26_rel(struct module *me, u32 *location, Elf_Addr v)
+ {
++	u32 ofs = *location & 0x03ffffff;
++
+ 	if (v % 4) {
+ 		pr_err("module %s: dangerous R_MIPS_26 REL relocation\n",
+ 		       me->name);
+@@ -73,14 +311,17 @@ static int apply_r_mips_26_rel(struct mo
+ 	}
+ 
+ 	if ((v & 0xf0000000) != (((unsigned long)location + 4) & 0xf0000000)) {
+-		printk(KERN_ERR
+-		       "module %s: relocation overflow\n",
+-		       me->name);
+-		return -ENOEXEC;
++		v = add_plt_entry(me, location, v + (ofs << 2));
++		if (!v) {
++			printk(KERN_ERR
++				"module %s: relocation overflow\n", me->name);
++			return -ENOEXEC;
++		}
++		ofs = 0;
+ 	}
+ 
+ 	*location = (*location & ~0x03ffffff) |
+-		    ((*location + (v >> 2)) & 0x03ffffff);
++		    ((ofs + (v >> 2)) & 0x03ffffff);
+ 
+ 	return 0;
+ }
+@@ -287,9 +528,33 @@ int module_finalize(const Elf_Ehdr *hdr,
+ 		list_add(&me->arch.dbe_list, &dbe_list);
+ 		spin_unlock_irq(&dbe_lock);
+ 	}
++
++	/* Get rid of the fixup trampoline if we're running the module
++	 * from physically mapped address space */
++	if (me->arch.phys_plt_offset == 0) {
++		__module_free(me->arch.phys_plt_tbl);
++		me->arch.phys_plt_tbl = NULL;
++	}
++	if (me->arch.virt_plt_offset == 0) {
++		__module_free(me->arch.virt_plt_tbl);
++		me->arch.virt_plt_tbl = NULL;
++	}
++
+ 	return 0;
+ }
+ 
++void module_arch_freeing_init(struct module *mod)
++{
++	if (mod->arch.phys_plt_tbl) {
++		__module_free(mod->arch.phys_plt_tbl);
++		mod->arch.phys_plt_tbl = NULL;
++	}
++	if (mod->arch.virt_plt_tbl) {
++		__module_free(mod->arch.virt_plt_tbl);
++		mod->arch.virt_plt_tbl = NULL;
++	}
++}
++
+ void module_arch_cleanup(struct module *mod)
+ {
+ 	spin_lock_irq(&dbe_lock);
diff --git a/target/linux/generic/patches-4.0/306-mips_mem_functions_performance.patch b/target/linux/generic/patches-4.0/306-mips_mem_functions_performance.patch
new file mode 100644
index 0000000..9818677
--- /dev/null
+++ b/target/linux/generic/patches-4.0/306-mips_mem_functions_performance.patch
@@ -0,0 +1,83 @@
+--- a/arch/mips/include/asm/string.h
++++ b/arch/mips/include/asm/string.h
+@@ -133,11 +133,44 @@ strncmp(__const__ char *__cs, __const__
+ 
+ #define __HAVE_ARCH_MEMSET
+ extern void *memset(void *__s, int __c, size_t __count);
++#define memset(__s, __c, len)					\
++({								\
++	size_t __len = (len);					\
++	void *__ret;						\
++	if (__builtin_constant_p(len) && __len >= 64)		\
++		__ret = memset((__s), (__c), __len);		\
++	else							\
++		__ret = __builtin_memset((__s), (__c), __len);	\
++	__ret;							\
++})
+ 
+ #define __HAVE_ARCH_MEMCPY
+ extern void *memcpy(void *__to, __const__ void *__from, size_t __n);
++#define memcpy(dst, src, len)					\
++({								\
++	size_t __len = (len);					\
++	void *__ret;						\
++	if (__builtin_constant_p(len) && __len >= 64)		\
++		__ret = memcpy((dst), (src), __len);		\
++	else							\
++		__ret = __builtin_memcpy((dst), (src), __len);	\
++	__ret;							\
++})
+ 
+ #define __HAVE_ARCH_MEMMOVE
+ extern void *memmove(void *__dest, __const__ void *__src, size_t __n);
++#define memmove(dst, src, len)					\
++({								\
++	size_t __len = (len);					\
++	void *__ret;						\
++	if (__builtin_constant_p(len) && __len >= 64)		\
++		__ret = memmove((dst), (src), __len);		\
++	else							\
++		__ret = __builtin_memmove((dst), (src), __len);	\
++	__ret;							\
++})
++
++#define __HAVE_ARCH_MEMCMP
++#define memcmp(src1, src2, len) __builtin_memcmp((src1), (src2), (len))
+ 
+ #endif /* _ASM_STRING_H */
+--- a/arch/mips/lib/Makefile
++++ b/arch/mips/lib/Makefile
+@@ -4,7 +4,7 @@
+ 
+ lib-y	+= bitops.o csum_partial.o delay.o memcpy.o memset.o \
+ 	   mips-atomic.o strlen_user.o strncpy_user.o \
+-	   strnlen_user.o uncached.o
++	   strnlen_user.o uncached.o memcmp.o
+ 
+ obj-y			+= iomap.o
+ obj-$(CONFIG_PCI)	+= iomap-pci.o
+--- /dev/null
++++ b/arch/mips/lib/memcmp.c
+@@ -0,0 +1,22 @@
++/*
++ *  copied from linux/lib/string.c
++ *
++ *  Copyright (C) 1991, 1992  Linus Torvalds
++ */
++
++#include <linux/module.h>
++#include <linux/string.h>
++
++#undef memcmp
++int memcmp(const void *cs, const void *ct, size_t count)
++{
++	const unsigned char *su1, *su2;
++	int res = 0;
++
++	for (su1 = cs, su2 = ct; 0 < count; ++su1, ++su2, count--)
++		if ((res = *su1 - *su2) != 0)
++			break;
++	return res;
++}
++EXPORT_SYMBOL(memcmp);
++
diff --git a/target/linux/generic/patches-4.0/307-mips_highmem_offset.patch b/target/linux/generic/patches-4.0/307-mips_highmem_offset.patch
new file mode 100644
index 0000000..c9f0c84
--- /dev/null
+++ b/target/linux/generic/patches-4.0/307-mips_highmem_offset.patch
@@ -0,0 +1,17 @@
+Adjust highmem offset to 0x10000000 to ensure that all kmalloc allocations
+stay within the same 256M boundary. This ensures that -mlong-calls is not
+needed on systems with more than 256M RAM.
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+---
+--- a/arch/mips/include/asm/mach-generic/spaces.h
++++ b/arch/mips/include/asm/mach-generic/spaces.h
+@@ -44,7 +44,7 @@
+  * Memory above this physical address will be considered highmem.
+  */
+ #ifndef HIGHMEM_START
+-#define HIGHMEM_START		_AC(0x20000000, UL)
++#define HIGHMEM_START		_AC(0x10000000, UL)
+ #endif
+ 
+ #endif /* CONFIG_32BIT */
diff --git a/target/linux/generic/patches-4.0/309-mips_fuse_workaround.patch b/target/linux/generic/patches-4.0/309-mips_fuse_workaround.patch
new file mode 100644
index 0000000..dc9d89f
--- /dev/null
+++ b/target/linux/generic/patches-4.0/309-mips_fuse_workaround.patch
@@ -0,0 +1,32 @@
+--- a/arch/mips/mm/cache.c
++++ b/arch/mips/mm/cache.c
+@@ -38,6 +38,7 @@ void (*__flush_cache_vunmap)(void);
+ 
+ void (*__flush_kernel_vmap_range)(unsigned long vaddr, int size);
+ EXPORT_SYMBOL_GPL(__flush_kernel_vmap_range);
++EXPORT_SYMBOL(__flush_cache_all);
+ void (*__invalidate_kernel_vmap_range)(unsigned long vaddr, int size);
+ 
+ /* MIPS specific cache operations */
+--- a/fs/fuse/dev.c
++++ b/fs/fuse/dev.c
+@@ -20,6 +20,9 @@
+ #include <linux/swap.h>
+ #include <linux/splice.h>
+ #include <linux/aio.h>
++#ifdef CONFIG_MIPS
++#include <asm/cacheflush.h>
++#endif
+ 
+ MODULE_ALIAS_MISCDEV(FUSE_MINOR);
+ MODULE_ALIAS("devname:fuse");
+@@ -825,6 +828,9 @@ static int fuse_copy_fill(struct fuse_co
+ static int fuse_copy_do(struct fuse_copy_state *cs, void **val, unsigned *size)
+ {
+ 	unsigned ncpy = min(*size, cs->len);
++#ifdef CONFIG_MIPS
++	__flush_cache_all();
++#endif
+ 	if (val) {
+ 		void *pgaddr = kmap_atomic(cs->pg);
+ 		void *buf = pgaddr + cs->offset;
diff --git a/target/linux/generic/patches-4.0/310-arm_module_unresolved_weak_sym.patch b/target/linux/generic/patches-4.0/310-arm_module_unresolved_weak_sym.patch
new file mode 100644
index 0000000..9210c1d
--- /dev/null
+++ b/target/linux/generic/patches-4.0/310-arm_module_unresolved_weak_sym.patch
@@ -0,0 +1,13 @@
+--- a/arch/arm/kernel/module.c
++++ b/arch/arm/kernel/module.c
+@@ -83,6 +83,10 @@ apply_relocate(Elf32_Shdr *sechdrs, cons
+ 			return -ENOEXEC;
+ 		}
+ 
++		if ((IS_ERR_VALUE(sym->st_value) || !sym->st_value) &&
++		    ELF_ST_BIND(sym->st_info) == STB_WEAK)
++			continue;
++
+ 		loc = dstsec->sh_addr + rel->r_offset;
+ 
+ 		switch (ELF32_R_TYPE(rel->r_info)) {
diff --git a/target/linux/generic/patches-4.0/320-ppc4xx_optimization.patch b/target/linux/generic/patches-4.0/320-ppc4xx_optimization.patch
new file mode 100644
index 0000000..8673de4
--- /dev/null
+++ b/target/linux/generic/patches-4.0/320-ppc4xx_optimization.patch
@@ -0,0 +1,31 @@
+Upstream doesn't optimize the kernel and bootwrappers for ppc44x because
+they still want to support gcc 3.3 -- well, we don't.
+
+--- a/arch/powerpc/Makefile
++++ b/arch/powerpc/Makefile
+@@ -203,7 +203,8 @@ ifeq ($(CONFIG_FUNCTION_TRACER),y)
+ KBUILD_CFLAGS		+= -mno-sched-epilog
+ endif
+ 
+-cpu-as-$(CONFIG_4xx)		+= -Wa,-m405
++cpu-as-$(CONFIG_40x)		+= -Wa,-m405
++cpu-as-$(CONFIG_44x)		+= -Wa,-m440
+ cpu-as-$(CONFIG_ALTIVEC)	+= -Wa,-maltivec
+ cpu-as-$(CONFIG_E200)		+= -Wa,-me200
+ 
+--- a/arch/powerpc/boot/Makefile
++++ b/arch/powerpc/boot/Makefile
+@@ -45,10 +45,10 @@ BOOTCFLAGS	+= -I$(obj) -I$(srctree)/$(ob
+ DTC_FLAGS	?= -p 1024
+ 
+ $(obj)/4xx.o: BOOTCFLAGS += -mcpu=405
+-$(obj)/ebony.o: BOOTCFLAGS += -mcpu=405
++$(obj)/ebony.o: BOOTCFLAGS += -mcpu=440
+ $(obj)/cuboot-hotfoot.o: BOOTCFLAGS += -mcpu=405
+-$(obj)/cuboot-taishan.o: BOOTCFLAGS += -mcpu=405
+-$(obj)/cuboot-katmai.o: BOOTCFLAGS += -mcpu=405
++$(obj)/cuboot-taishan.o: BOOTCFLAGS += -mcpu=440
++$(obj)/cuboot-katmai.o: BOOTCFLAGS += -mcpu=440
+ $(obj)/cuboot-acadia.o: BOOTCFLAGS += -mcpu=405
+ $(obj)/treeboot-walnut.o: BOOTCFLAGS += -mcpu=405
+ $(obj)/treeboot-iss4xx.o: BOOTCFLAGS += -mcpu=405
diff --git a/target/linux/generic/patches-4.0/321-powerpc_crtsavres_prereq.patch b/target/linux/generic/patches-4.0/321-powerpc_crtsavres_prereq.patch
new file mode 100644
index 0000000..ab6ea7b
--- /dev/null
+++ b/target/linux/generic/patches-4.0/321-powerpc_crtsavres_prereq.patch
@@ -0,0 +1,10 @@
+--- a/arch/powerpc/Makefile
++++ b/arch/powerpc/Makefile
+@@ -165,7 +165,6 @@ CPP		= $(CC) -E $(KBUILD_CFLAGS)
+ 
+ CHECKFLAGS	+= -m$(CONFIG_WORD_SIZE) -D__powerpc__ -D__powerpc$(CONFIG_WORD_SIZE)__
+ 
+-KBUILD_LDFLAGS_MODULE += arch/powerpc/lib/crtsavres.o
+ 
+ ifeq ($(CONFIG_476FPE_ERR46),y)
+ 	KBUILD_LDFLAGS_MODULE += --ppc476-workaround \
diff --git a/target/linux/generic/patches-4.0/330-MIPS-kexec-Accept-command-line-parameters-from-users.patch b/target/linux/generic/patches-4.0/330-MIPS-kexec-Accept-command-line-parameters-from-users.patch
new file mode 100644
index 0000000..a69d197
--- /dev/null
+++ b/target/linux/generic/patches-4.0/330-MIPS-kexec-Accept-command-line-parameters-from-users.patch
@@ -0,0 +1,298 @@
+From d8582dcf1ed66eee88a11e4760f42c0d6c8822be Mon Sep 17 00:00:00 2001
+From: Yousong Zhou <yszhou4tech@gmail.com>
+Date: Sat, 31 Jan 2015 22:26:03 +0800
+Subject: [PATCH 331/331] MIPS: kexec: Accept command line parameters from
+ userspace.
+
+Signed-off-by: Yousong Zhou <yszhou4tech@gmail.com>
+---
+ arch/mips/kernel/machine_kexec.c   |  153 +++++++++++++++++++++++++++++++-----
+ arch/mips/kernel/machine_kexec.h   |   20 +++++
+ arch/mips/kernel/relocate_kernel.S |   21 +++--
+ 3 files changed, 167 insertions(+), 27 deletions(-)
+ create mode 100644 arch/mips/kernel/machine_kexec.h
+
+--- a/arch/mips/kernel/machine_kexec.c
++++ b/arch/mips/kernel/machine_kexec.c
+@@ -10,45 +10,145 @@
+ #include <linux/mm.h>
+ #include <linux/delay.h>
+ 
++#include <asm/bootinfo.h>
+ #include <asm/cacheflush.h>
+ #include <asm/page.h>
+-
+-extern const unsigned char relocate_new_kernel[];
+-extern const size_t relocate_new_kernel_size;
+-
+-extern unsigned long kexec_start_address;
+-extern unsigned long kexec_indirection_page;
++#include <asm/uaccess.h>
++#include "machine_kexec.h"
+ 
+ int (*_machine_kexec_prepare)(struct kimage *) = NULL;
+ void (*_machine_kexec_shutdown)(void) = NULL;
+ void (*_machine_crash_shutdown)(struct pt_regs *regs) = NULL;
++
+ #ifdef CONFIG_SMP
+ void (*relocated_kexec_smp_wait) (void *);
+ atomic_t kexec_ready_to_reboot = ATOMIC_INIT(0);
+ #endif
+ 
+-int
+-machine_kexec_prepare(struct kimage *kimage)
++static void machine_kexec_print_args(void)
+ {
++	unsigned long argc = (int)kexec_args[0];
++	int i;
++
++	pr_info("kexec_args[0] (argc): %lu\n", argc);
++	pr_info("kexec_args[1] (argv): %p\n", (void *)kexec_args[1]);
++	pr_info("kexec_args[2] (env ): %p\n", (void *)kexec_args[2]);
++	pr_info("kexec_args[3] (desc): %p\n", (void *)kexec_args[3]);
++
++	for (i = 0; i < argc; i++) {
++		pr_info("kexec_argv[%d] = %p, %s\n",
++				i, kexec_argv[i], kexec_argv[i]);
++	}
++}
++
++static void machine_kexec_init_argv(struct kimage *image)
++{
++	void __user *buf = NULL;
++	size_t bufsz;
++	size_t size;
++	int i;
++
++	bufsz = 0;
++	for (i = 0; i < image->nr_segments; i++) {
++		struct kexec_segment *seg;
++
++		seg = &image->segment[i];
++		if (seg->bufsz < 6)
++			continue;
++
++		if (strncmp((char *) seg->buf, "kexec ", 6))
++			continue;
++
++		buf = seg->buf;
++		bufsz = seg->bufsz;
++		break;
++	}
++
++	if (!buf)
++		return;
++
++	size = KEXEC_COMMAND_LINE_SIZE;
++	size = min(size, bufsz);
++	if (size < bufsz)
++		pr_warn("kexec command line truncated to %zd bytes\n", size);
++
++	/* Copy to kernel space */
++	copy_from_user(kexec_argv_buf, buf, size);
++	kexec_argv_buf[size - 1] = 0;
++}
++
++static void machine_kexec_parse_argv(struct kimage *image)
++{
++	char *reboot_code_buffer;
++	int reloc_delta;
++	char *ptr;
++	int argc;
++	int i;
++
++	ptr = kexec_argv_buf;
++	argc = 0;
++
++	/*
++	 * convert command line string to array of parameters
++	 * (as bootloader does).
++	 */
++	while (ptr && *ptr && (KEXEC_MAX_ARGC > argc)) {
++		if (*ptr == ' ') {
++			*ptr++ = '\0';
++			continue;
++		}
++
++		kexec_argv[argc++] = ptr;
++		ptr = strchr(ptr, ' ');
++	}
++
++	if (!argc)
++		return;
++
++	kexec_args[0] = argc;
++	kexec_args[1] = (unsigned long)kexec_argv;
++	kexec_args[2] = 0;
++	kexec_args[3] = 0;
++
++	reboot_code_buffer = page_address(image->control_code_page);
++	reloc_delta = reboot_code_buffer - (char *)kexec_relocate_new_kernel;
++
++	kexec_args[1] += reloc_delta;
++	for (i = 0; i < argc; i++)
++		kexec_argv[i] += reloc_delta;
++}
++
++int machine_kexec_prepare(struct kimage *kimage)
++{
++	/*
++	 * Whenever arguments passed from kexec-tools, Init the arguments as
++	 * the original ones to try avoiding booting failure.
++	 */
++
++	kexec_args[0] = fw_arg0;
++	kexec_args[1] = fw_arg1;
++	kexec_args[2] = fw_arg2;
++	kexec_args[3] = fw_arg3;
++
++	machine_kexec_init_argv(kimage);
++	machine_kexec_parse_argv(kimage);
++
+ 	if (_machine_kexec_prepare)
+ 		return _machine_kexec_prepare(kimage);
+ 	return 0;
+ }
+ 
+-void
+-machine_kexec_cleanup(struct kimage *kimage)
++void machine_kexec_cleanup(struct kimage *kimage)
+ {
+ }
+ 
+-void
+-machine_shutdown(void)
++void machine_shutdown(void)
+ {
+ 	if (_machine_kexec_shutdown)
+ 		_machine_kexec_shutdown();
+ }
+ 
+-void
+-machine_crash_shutdown(struct pt_regs *regs)
++void machine_crash_shutdown(struct pt_regs *regs)
+ {
+ 	if (_machine_crash_shutdown)
+ 		_machine_crash_shutdown(regs);
+@@ -66,10 +166,12 @@ machine_kexec(struct kimage *image)
+ 	unsigned long *ptr;
+ 
+ 	reboot_code_buffer =
+-	  (unsigned long)page_address(image->control_code_page);
++		(unsigned long)page_address(image->control_code_page);
++	pr_info("reboot_code_buffer = %p\n", (void *)reboot_code_buffer);
+ 
+ 	kexec_start_address =
+ 		(unsigned long) phys_to_virt(image->start);
++	pr_info("kexec_start_address = %p\n", (void *)kexec_start_address);
+ 
+ 	if (image->type == KEXEC_TYPE_DEFAULT) {
+ 		kexec_indirection_page =
+@@ -77,9 +179,19 @@ machine_kexec(struct kimage *image)
+ 	} else {
+ 		kexec_indirection_page = (unsigned long)&image->head;
+ 	}
++	pr_info("kexec_indirection_page = %p\n", (void *)kexec_indirection_page);
+ 
+-	memcpy((void*)reboot_code_buffer, relocate_new_kernel,
+-	       relocate_new_kernel_size);
++	pr_info("Where is memcpy: %p\n", memcpy);
++	pr_info("kexec_relocate_new_kernel = %p, kexec_relocate_new_kernel_end = %p\n",
++		(void *)kexec_relocate_new_kernel, &kexec_relocate_new_kernel_end);
++	pr_info("Copy %lu bytes from %p to %p\n", KEXEC_RELOCATE_NEW_KERNEL_SIZE,
++		(void *)kexec_relocate_new_kernel, (void *)reboot_code_buffer);
++	memcpy((void*)reboot_code_buffer, kexec_relocate_new_kernel,
++	       KEXEC_RELOCATE_NEW_KERNEL_SIZE);
++
++	pr_info("Before _print_args().\n");
++	machine_kexec_print_args();
++	pr_info("Before eval loop.\n");
+ 
+ 	/*
+ 	 * The generic kexec code builds a page list with physical
+@@ -98,15 +210,16 @@ machine_kexec(struct kimage *image)
+ 	/*
+ 	 * we do not want to be bothered.
+ 	 */
++	pr_info("Before irq_disable.\n");
+ 	local_irq_disable();
+ 
+-	printk("Will call new kernel at %08lx\n", image->start);
+-	printk("Bye ...\n");
++	pr_info("Will call new kernel at %08lx\n", image->start);
++	pr_info("Bye ...\n");
+ 	__flush_cache_all();
+ #ifdef CONFIG_SMP
+ 	/* All secondary cpus now may jump to kexec_wait cycle */
+ 	relocated_kexec_smp_wait = reboot_code_buffer +
+-		(void *)(kexec_smp_wait - relocate_new_kernel);
++		(void *)(kexec_smp_wait - kexec_relocate_new_kernel);
+ 	smp_wmb();
+ 	atomic_set(&kexec_ready_to_reboot, 1);
+ #endif
+--- /dev/null
++++ b/arch/mips/kernel/machine_kexec.h
+@@ -0,0 +1,20 @@
++#ifndef _MACHINE_KEXEC_H
++#define _MACHINE_KEXEC_H
++
++#ifndef __ASSEMBLY__
++extern const unsigned char kexec_relocate_new_kernel[];
++extern unsigned long kexec_relocate_new_kernel_end;
++extern unsigned long kexec_start_address;
++extern unsigned long kexec_indirection_page;
++
++extern char kexec_argv_buf[];
++extern char *kexec_argv[];
++
++#define KEXEC_RELOCATE_NEW_KERNEL_SIZE	((unsigned long)&kexec_relocate_new_kernel_end - (unsigned long)kexec_relocate_new_kernel)
++#endif /* !__ASSEMBLY__ */
++
++#define KEXEC_COMMAND_LINE_SIZE		256
++#define KEXEC_ARGV_SIZE			(KEXEC_COMMAND_LINE_SIZE / 16)
++#define KEXEC_MAX_ARGC			(KEXEC_ARGV_SIZE / sizeof(long))
++
++#endif
+--- a/arch/mips/kernel/relocate_kernel.S
++++ b/arch/mips/kernel/relocate_kernel.S
+@@ -12,8 +12,9 @@
+ #include <asm/mipsregs.h>
+ #include <asm/stackframe.h>
+ #include <asm/addrspace.h>
++#include "machine_kexec.h"
+ 
+-LEAF(relocate_new_kernel)
++LEAF(kexec_relocate_new_kernel)
+ 	PTR_L a0,	arg0
+ 	PTR_L a1,	arg1
+ 	PTR_L a2,	arg2
+@@ -98,7 +99,7 @@ done:
+ #endif
+ 	/* jump to kexec_start_address */
+ 	j		s1
+-	END(relocate_new_kernel)
++	END(kexec_relocate_new_kernel)
+ 
+ #ifdef CONFIG_SMP
+ /*
+@@ -184,9 +185,15 @@ kexec_indirection_page:
+ 	PTR		0
+ 	.size		kexec_indirection_page, PTRSIZE
+ 
+-relocate_new_kernel_end:
++kexec_argv_buf:
++	EXPORT(kexec_argv_buf)
++	.skip		KEXEC_COMMAND_LINE_SIZE
++	.size		kexec_argv_buf, KEXEC_COMMAND_LINE_SIZE
++
++kexec_argv:
++	EXPORT(kexec_argv)
++	.skip		KEXEC_ARGV_SIZE
++	.size		kexec_argv, KEXEC_ARGV_SIZE
+ 
+-relocate_new_kernel_size:
+-	EXPORT(relocate_new_kernel_size)
+-	PTR		relocate_new_kernel_end - relocate_new_kernel
+-	.size		relocate_new_kernel_size, PTRSIZE
++kexec_relocate_new_kernel_end:
++	EXPORT(kexec_relocate_new_kernel_end)
diff --git a/target/linux/generic/patches-4.0/400-mtd-add-rootfs-split-support.patch b/target/linux/generic/patches-4.0/400-mtd-add-rootfs-split-support.patch
new file mode 100644
index 0000000..6cb31dc
--- /dev/null
+++ b/target/linux/generic/patches-4.0/400-mtd-add-rootfs-split-support.patch
@@ -0,0 +1,171 @@
+--- a/drivers/mtd/Kconfig
++++ b/drivers/mtd/Kconfig
+@@ -12,6 +12,23 @@ menuconfig MTD
+ 
+ if MTD
+ 
++menu "OpenWrt specific MTD options"
++
++config MTD_ROOTFS_ROOT_DEV
++	bool "Automatically set 'rootfs' partition to be root filesystem"
++	default y
++
++config MTD_SPLIT_FIRMWARE
++	bool "Automatically split firmware partition for kernel+rootfs"
++	default y
++
++config MTD_SPLIT_FIRMWARE_NAME
++	string "Firmware partition name"
++	depends on MTD_SPLIT_FIRMWARE
++	default "firmware"
++
++endmenu
++
+ config MTD_TESTS
+ 	tristate "MTD tests support (DANGEROUS)"
+ 	depends on m
+--- a/drivers/mtd/mtdpart.c
++++ b/drivers/mtd/mtdpart.c
+@@ -29,9 +29,11 @@
+ #include <linux/kmod.h>
+ #include <linux/mtd/mtd.h>
+ #include <linux/mtd/partitions.h>
++#include <linux/magic.h>
+ #include <linux/err.h>
+ 
+ #include "mtdcore.h"
++#include "mtdsplit/mtdsplit.h"
+ 
+ /* Our partition linked list */
+ static LIST_HEAD(mtd_partitions);
+@@ -45,13 +47,14 @@ struct mtd_part {
+ 	struct list_head list;
+ };
+ 
++static void mtd_partition_split(struct mtd_info *master, struct mtd_part *part);
++
+ /*
+  * Given a pointer to the MTD object in the mtd_part structure, we can retrieve
+  * the pointer to that structure with this macro.
+  */
+ #define PART(x)  ((struct mtd_part *)(x))
+ 
+-
+ /*
+  * MTD methods which simply translate the effective address and pass through
+  * to the _real_ device.
+@@ -546,8 +549,10 @@ out_register:
+ 	return slave;
+ }
+ 
+-int mtd_add_partition(struct mtd_info *master, const char *name,
+-		      long long offset, long long length)
++
++static int
++__mtd_add_partition(struct mtd_info *master, const char *name,
++		    long long offset, long long length, bool dup_check)
+ {
+ 	struct mtd_partition part;
+ 	struct mtd_part *p, *new;
+@@ -579,21 +584,24 @@ int mtd_add_partition(struct mtd_info *m
+ 	end = offset + length;
+ 
+ 	mutex_lock(&mtd_partitions_mutex);
+-	list_for_each_entry(p, &mtd_partitions, list)
+-		if (p->master == master) {
+-			if ((start >= p->offset) &&
+-			    (start < (p->offset + p->mtd.size)))
+-				goto err_inv;
+-
+-			if ((end >= p->offset) &&
+-			    (end < (p->offset + p->mtd.size)))
+-				goto err_inv;
+-		}
++	if (dup_check) {
++		list_for_each_entry(p, &mtd_partitions, list)
++			if (p->master == master) {
++				if ((start >= p->offset) &&
++				    (start < (p->offset + p->mtd.size)))
++					goto err_inv;
++
++				if ((end >= p->offset) &&
++				    (end < (p->offset + p->mtd.size)))
++					goto err_inv;
++			}
++	}
+ 
+ 	list_add(&new->list, &mtd_partitions);
+ 	mutex_unlock(&mtd_partitions_mutex);
+ 
+ 	add_mtd_device(&new->mtd);
++	mtd_partition_split(master, new);
+ 
+ 	return ret;
+ err_inv:
+@@ -603,6 +611,12 @@ err_inv:
+ }
+ EXPORT_SYMBOL_GPL(mtd_add_partition);
+ 
++int mtd_add_partition(struct mtd_info *master, const char *name,
++		      long long offset, long long length)
++{
++	return __mtd_add_partition(master, name, offset, length, true);
++}
++
+ int mtd_del_partition(struct mtd_info *master, int partno)
+ {
+ 	struct mtd_part *slave, *next;
+@@ -626,6 +640,35 @@ int mtd_del_partition(struct mtd_info *m
+ }
+ EXPORT_SYMBOL_GPL(mtd_del_partition);
+ 
++#ifdef CONFIG_MTD_SPLIT_FIRMWARE_NAME
++#define SPLIT_FIRMWARE_NAME	CONFIG_MTD_SPLIT_FIRMWARE_NAME
++#else
++#define SPLIT_FIRMWARE_NAME	"unused"
++#endif
++
++static void split_firmware(struct mtd_info *master, struct mtd_part *part)
++{
++}
++
++void __weak arch_split_mtd_part(struct mtd_info *master, const char *name,
++                                int offset, int size)
++{
++}
++
++static void mtd_partition_split(struct mtd_info *master, struct mtd_part *part)
++{
++	static int rootfs_found = 0;
++
++	if (rootfs_found)
++		return;
++
++	if (!strcmp(part->mtd.name, SPLIT_FIRMWARE_NAME) &&
++	    config_enabled(CONFIG_MTD_SPLIT_FIRMWARE))
++		split_firmware(master, part);
++
++	arch_split_mtd_part(master, part->mtd.name, part->offset,
++			    part->mtd.size);
++}
+ /*
+  * This function, given a master MTD object and a partition table, creates
+  * and registers slave MTD objects which are bound to the master according to
+@@ -655,6 +698,7 @@ int add_mtd_partitions(struct mtd_info *
+ 		mutex_unlock(&mtd_partitions_mutex);
+ 
+ 		add_mtd_device(&slave->mtd);
++		mtd_partition_split(master, slave);
+ 
+ 		cur_offset = slave->offset + slave->mtd.size;
+ 	}
+--- a/include/linux/mtd/partitions.h
++++ b/include/linux/mtd/partitions.h
+@@ -84,5 +84,7 @@ int mtd_add_partition(struct mtd_info *m
+ 		      long long offset, long long length);
+ int mtd_del_partition(struct mtd_info *master, int partno);
+ uint64_t mtd_get_device_size(const struct mtd_info *mtd);
++extern void __weak arch_split_mtd_part(struct mtd_info *master,
++				       const char *name, int offset, int size);
+ 
+ #endif
diff --git a/target/linux/generic/patches-4.0/401-mtd-add-support-for-different-partition-parser-types.patch b/target/linux/generic/patches-4.0/401-mtd-add-support-for-different-partition-parser-types.patch
new file mode 100644
index 0000000..7f28a25
--- /dev/null
+++ b/target/linux/generic/patches-4.0/401-mtd-add-support-for-different-partition-parser-types.patch
@@ -0,0 +1,113 @@
+From 02cff0ccaa6d364f5c1eeea83f47ac80ccc967d4 Mon Sep 17 00:00:00 2001
+From: Gabor Juhos <juhosg@openwrt.org>
+Date: Tue, 3 Sep 2013 18:11:50 +0200
+Subject: [PATCH] mtd: add support for different partition parser types
+
+Signed-off-by: Gabor Juhos <juhosg@openwrt.org>
+---
+ drivers/mtd/mtdpart.c          |   56 ++++++++++++++++++++++++++++++++++++++++
+ include/linux/mtd/partitions.h |   11 ++++++++
+ 2 files changed, 67 insertions(+)
+
+--- a/drivers/mtd/mtdpart.c
++++ b/drivers/mtd/mtdpart.c
+@@ -728,6 +728,30 @@ static struct mtd_part_parser *get_parti
+ 
+ #define put_partition_parser(p) do { module_put((p)->owner); } while (0)
+ 
++static struct mtd_part_parser *
++get_partition_parser_by_type(enum mtd_parser_type type,
++			     struct mtd_part_parser *start)
++{
++	struct mtd_part_parser *p, *ret = NULL;
++
++	spin_lock(&part_parser_lock);
++
++	p = list_prepare_entry(start, &part_parsers, list);
++	if (start)
++		put_partition_parser(start);
++
++	list_for_each_entry_continue(p, &part_parsers, list) {
++		if (p->type == type && try_module_get(p->owner)) {
++			ret = p;
++			break;
++		}
++	}
++
++	spin_unlock(&part_parser_lock);
++
++	return ret;
++}
++
+ void register_mtd_parser(struct mtd_part_parser *p)
+ {
+ 	spin_lock(&part_parser_lock);
+@@ -801,6 +825,38 @@ int parse_mtd_partitions(struct mtd_info
+ 	return ret;
+ }
+ 
++int parse_mtd_partitions_by_type(struct mtd_info *master,
++				 enum mtd_parser_type type,
++				 struct mtd_partition **pparts,
++				 struct mtd_part_parser_data *data)
++{
++	struct mtd_part_parser *prev = NULL;
++	int ret = 0;
++
++	while (1) {
++		struct mtd_part_parser *parser;
++
++		parser = get_partition_parser_by_type(type, prev);
++		if (!parser)
++			break;
++
++		ret = (*parser->parse_fn)(master, pparts, data);
++
++		if (ret > 0) {
++			put_partition_parser(parser);
++			printk(KERN_NOTICE
++			       "%d %s partitions found on MTD device %s\n",
++			       ret, parser->name, master->name);
++			break;
++		}
++
++		prev = parser;
++	}
++
++	return ret;
++}
++EXPORT_SYMBOL_GPL(parse_mtd_partitions_by_type);
++
+ int mtd_is_partition(const struct mtd_info *mtd)
+ {
+ 	struct mtd_part *part;
+--- a/include/linux/mtd/partitions.h
++++ b/include/linux/mtd/partitions.h
+@@ -68,12 +68,17 @@ struct mtd_part_parser_data {
+  * Functions dealing with the various ways of partitioning the space
+  */
+ 
++enum mtd_parser_type {
++	MTD_PARSER_TYPE_DEVICE = 0,
++};
++
+ struct mtd_part_parser {
+ 	struct list_head list;
+ 	struct module *owner;
+ 	const char *name;
+ 	int (*parse_fn)(struct mtd_info *, struct mtd_partition **,
+ 			struct mtd_part_parser_data *);
++	enum mtd_parser_type type;
+ };
+ 
+ extern void register_mtd_parser(struct mtd_part_parser *parser);
+@@ -87,4 +92,9 @@ uint64_t mtd_get_device_size(const struc
+ extern void __weak arch_split_mtd_part(struct mtd_info *master,
+ 				       const char *name, int offset, int size);
+ 
++int parse_mtd_partitions_by_type(struct mtd_info *master,
++				 enum mtd_parser_type type,
++				 struct mtd_partition **pparts,
++				 struct mtd_part_parser_data *data);
++
+ #endif
diff --git a/target/linux/generic/patches-4.0/402-mtd-use-typed-mtd-parsers-for-rootfs-and-firmware-split.patch b/target/linux/generic/patches-4.0/402-mtd-use-typed-mtd-parsers-for-rootfs-and-firmware-split.patch
new file mode 100644
index 0000000..ea881e1
--- /dev/null
+++ b/target/linux/generic/patches-4.0/402-mtd-use-typed-mtd-parsers-for-rootfs-and-firmware-split.patch
@@ -0,0 +1,72 @@
+--- a/drivers/mtd/mtdpart.c
++++ b/drivers/mtd/mtdpart.c
+@@ -640,6 +640,37 @@ int mtd_del_partition(struct mtd_info *m
+ }
+ EXPORT_SYMBOL_GPL(mtd_del_partition);
+ 
++static int
++run_parsers_by_type(struct mtd_part *slave, enum mtd_parser_type type)
++{
++	struct mtd_partition *parts;
++	int nr_parts;
++	int i;
++
++	nr_parts = parse_mtd_partitions_by_type(&slave->mtd, type, &parts,
++						NULL);
++	if (nr_parts <= 0)
++		return nr_parts;
++
++	if (WARN_ON(!parts))
++		return 0;
++
++	for (i = 0; i < nr_parts; i++) {
++		/* adjust partition offsets */
++		parts[i].offset += slave->offset;
++
++		__mtd_add_partition(slave->master,
++				    parts[i].name,
++				    parts[i].offset,
++				    parts[i].size,
++				    false);
++	}
++
++	kfree(parts);
++
++	return nr_parts;
++}
++
+ #ifdef CONFIG_MTD_SPLIT_FIRMWARE_NAME
+ #define SPLIT_FIRMWARE_NAME	CONFIG_MTD_SPLIT_FIRMWARE_NAME
+ #else
+@@ -648,6 +679,7 @@ EXPORT_SYMBOL_GPL(mtd_del_partition);
+ 
+ static void split_firmware(struct mtd_info *master, struct mtd_part *part)
+ {
++	run_parsers_by_type(part, MTD_PARSER_TYPE_FIRMWARE);
+ }
+ 
+ void __weak arch_split_mtd_part(struct mtd_info *master, const char *name,
+@@ -662,6 +694,12 @@ static void mtd_partition_split(struct m
+ 	if (rootfs_found)
+ 		return;
+ 
++	if (!strcmp(part->mtd.name, "rootfs")) {
++		run_parsers_by_type(part, MTD_PARSER_TYPE_ROOTFS);
++
++		rootfs_found = 1;
++	}
++
+ 	if (!strcmp(part->mtd.name, SPLIT_FIRMWARE_NAME) &&
+ 	    config_enabled(CONFIG_MTD_SPLIT_FIRMWARE))
+ 		split_firmware(master, part);
+--- a/include/linux/mtd/partitions.h
++++ b/include/linux/mtd/partitions.h
+@@ -70,6 +70,8 @@ struct mtd_part_parser_data {
+ 
+ enum mtd_parser_type {
+ 	MTD_PARSER_TYPE_DEVICE = 0,
++	MTD_PARSER_TYPE_ROOTFS,
++	MTD_PARSER_TYPE_FIRMWARE,
+ };
+ 
+ struct mtd_part_parser {
diff --git a/target/linux/generic/patches-4.0/403-mtd-hook-mtdsplit-to-Kbuild.patch b/target/linux/generic/patches-4.0/403-mtd-hook-mtdsplit-to-Kbuild.patch
new file mode 100644
index 0000000..0cf1c38
--- /dev/null
+++ b/target/linux/generic/patches-4.0/403-mtd-hook-mtdsplit-to-Kbuild.patch
@@ -0,0 +1,22 @@
+--- a/drivers/mtd/Kconfig
++++ b/drivers/mtd/Kconfig
+@@ -27,6 +27,8 @@ config MTD_SPLIT_FIRMWARE_NAME
+ 	depends on MTD_SPLIT_FIRMWARE
+ 	default "firmware"
+ 
++source "drivers/mtd/mtdsplit/Kconfig"
++
+ endmenu
+ 
+ config MTD_TESTS
+--- a/drivers/mtd/Makefile
++++ b/drivers/mtd/Makefile
+@@ -6,6 +6,8 @@
+ obj-$(CONFIG_MTD)		+= mtd.o
+ mtd-y				:= mtdcore.o mtdsuper.o mtdconcat.o mtdpart.o mtdchar.o
+ 
++obj-$(CONFIG_MTD_SPLIT)		+= mtdsplit/
++
+ obj-$(CONFIG_MTD_OF_PARTS)	+= ofpart.o
+ obj-$(CONFIG_MTD_REDBOOT_PARTS) += redboot.o
+ obj-$(CONFIG_MTD_CMDLINE_PARTS) += cmdlinepart.o
diff --git a/target/linux/generic/patches-4.0/404-mtd-add-more-helper-functions.patch b/target/linux/generic/patches-4.0/404-mtd-add-more-helper-functions.patch
new file mode 100644
index 0000000..3220391
--- /dev/null
+++ b/target/linux/generic/patches-4.0/404-mtd-add-more-helper-functions.patch
@@ -0,0 +1,101 @@
+--- a/drivers/mtd/mtdpart.c
++++ b/drivers/mtd/mtdpart.c
+@@ -444,14 +444,12 @@ static struct mtd_part *allocate_partiti
+ 	if (slave->offset == MTDPART_OFS_APPEND)
+ 		slave->offset = cur_offset;
+ 	if (slave->offset == MTDPART_OFS_NXTBLK) {
+-		slave->offset = cur_offset;
+-		if (mtd_mod_by_eb(cur_offset, master) != 0) {
+-			/* Round up to next erasesize */
+-			slave->offset = (mtd_div_by_eb(cur_offset, master) + 1) * master->erasesize;
++		/* Round up to next erasesize */
++		slave->offset = mtd_roundup_to_eb(cur_offset, master);
++		if (slave->offset != cur_offset)
+ 			printk(KERN_NOTICE "Moving partition %d: "
+ 			       "0x%012llx -> 0x%012llx\n", partno,
+ 			       (unsigned long long)cur_offset, (unsigned long long)slave->offset);
+-		}
+ 	}
+ 	if (slave->offset == MTDPART_OFS_RETAIN) {
+ 		slave->offset = cur_offset;
+@@ -671,6 +669,17 @@ run_parsers_by_type(struct mtd_part *sla
+ 	return nr_parts;
+ }
+ 
++static inline unsigned long
++mtd_pad_erasesize(struct mtd_info *mtd, int offset, int len)
++{
++	unsigned long mask = mtd->erasesize - 1;
++
++	len += offset & mask;
++	len = (len + mask) & ~mask;
++	len -= offset & mask;
++	return len;
++}
++
+ #ifdef CONFIG_MTD_SPLIT_FIRMWARE_NAME
+ #define SPLIT_FIRMWARE_NAME	CONFIG_MTD_SPLIT_FIRMWARE_NAME
+ #else
+@@ -912,6 +921,24 @@ int mtd_is_partition(const struct mtd_in
+ }
+ EXPORT_SYMBOL_GPL(mtd_is_partition);
+ 
++struct mtd_info *mtdpart_get_master(const struct mtd_info *mtd)
++{
++	if (!mtd_is_partition(mtd))
++		return (struct mtd_info *)mtd;
++
++	return PART(mtd)->master;
++}
++EXPORT_SYMBOL_GPL(mtdpart_get_master);
++
++uint64_t mtdpart_get_offset(const struct mtd_info *mtd)
++{
++	if (!mtd_is_partition(mtd))
++		return 0;
++
++	return PART(mtd)->offset;
++}
++EXPORT_SYMBOL_GPL(mtdpart_get_offset);
++
+ /* Returns the size of the entire flash chip */
+ uint64_t mtd_get_device_size(const struct mtd_info *mtd)
+ {
+--- a/include/linux/mtd/partitions.h
++++ b/include/linux/mtd/partitions.h
+@@ -90,6 +90,8 @@ int mtd_is_partition(const struct mtd_in
+ int mtd_add_partition(struct mtd_info *master, const char *name,
+ 		      long long offset, long long length);
+ int mtd_del_partition(struct mtd_info *master, int partno);
++struct mtd_info *mtdpart_get_master(const struct mtd_info *mtd);
++uint64_t mtdpart_get_offset(const struct mtd_info *mtd);
+ uint64_t mtd_get_device_size(const struct mtd_info *mtd);
+ extern void __weak arch_split_mtd_part(struct mtd_info *master,
+ 				       const char *name, int offset, int size);
+--- a/include/linux/mtd/mtd.h
++++ b/include/linux/mtd/mtd.h
+@@ -334,6 +334,24 @@ static inline uint32_t mtd_mod_by_eb(uin
+ 	return do_div(sz, mtd->erasesize);
+ }
+ 
++static inline uint64_t mtd_roundup_to_eb(uint64_t sz, struct mtd_info *mtd)
++{
++	if (mtd_mod_by_eb(sz, mtd) == 0)
++		return sz;
++
++	/* Round up to next erase block */
++	return (mtd_div_by_eb(sz, mtd) + 1) * mtd->erasesize;
++}
++
++static inline uint64_t mtd_rounddown_to_eb(uint64_t sz, struct mtd_info *mtd)
++{
++	if (mtd_mod_by_eb(sz, mtd) == 0)
++		return sz;
++
++	/* Round down to the start of the current erase block */
++	return (mtd_div_by_eb(sz, mtd)) * mtd->erasesize;
++}
++
+ static inline uint32_t mtd_div_by_ws(uint64_t sz, struct mtd_info *mtd)
+ {
+ 	if (mtd->writesize_shift)
diff --git a/target/linux/generic/patches-4.0/405-mtd-old-firmware-uimage-splitter.patch b/target/linux/generic/patches-4.0/405-mtd-old-firmware-uimage-splitter.patch
new file mode 100644
index 0000000..fa2fdc0
--- /dev/null
+++ b/target/linux/generic/patches-4.0/405-mtd-old-firmware-uimage-splitter.patch
@@ -0,0 +1,70 @@
+--- a/drivers/mtd/Kconfig
++++ b/drivers/mtd/Kconfig
+@@ -27,6 +27,11 @@ config MTD_SPLIT_FIRMWARE_NAME
+ 	depends on MTD_SPLIT_FIRMWARE
+ 	default "firmware"
+ 
++config MTD_UIMAGE_SPLIT
++	bool "Enable split support for firmware partitions containing a uImage"
++	depends on MTD_SPLIT_FIRMWARE
++	default y
++
+ source "drivers/mtd/mtdsplit/Kconfig"
+ 
+ endmenu
+--- a/drivers/mtd/mtdpart.c
++++ b/drivers/mtd/mtdpart.c
+@@ -680,6 +680,37 @@ mtd_pad_erasesize(struct mtd_info *mtd,
+ 	return len;
+ }
+ 
++#define UBOOT_MAGIC	0x27051956
++
++static void split_uimage(struct mtd_info *master, struct mtd_part *part)
++{
++	struct {
++		__be32 magic;
++		__be32 pad[2];
++		__be32 size;
++	} hdr;
++	size_t len;
++
++	if (mtd_read(master, part->offset, sizeof(hdr), &len, (void *) &hdr))
++		return;
++
++	if (len != sizeof(hdr) || hdr.magic != cpu_to_be32(UBOOT_MAGIC))
++		return;
++
++	len = be32_to_cpu(hdr.size) + 0x40;
++	len = mtd_pad_erasesize(master, part->offset, len);
++	if (len + master->erasesize > part->mtd.size)
++		return;
++
++	if (config_enabled(CONFIG_MTD_SPLIT_UIMAGE_FW))
++		pr_err("Dedicated partitioner didn't split firmware partition, please fill a bug report!\n");
++	else
++		pr_warn("Support for built-in firmware splitter will be removed, please use CONFIG_MTD_SPLIT_UIMAGE_FW\n");
++
++	__mtd_add_partition(master, "rootfs", part->offset + len,
++			    part->mtd.size - len, false);
++}
++
+ #ifdef CONFIG_MTD_SPLIT_FIRMWARE_NAME
+ #define SPLIT_FIRMWARE_NAME	CONFIG_MTD_SPLIT_FIRMWARE_NAME
+ #else
+@@ -688,7 +719,14 @@ mtd_pad_erasesize(struct mtd_info *mtd,
+ 
+ static void split_firmware(struct mtd_info *master, struct mtd_part *part)
+ {
+-	run_parsers_by_type(part, MTD_PARSER_TYPE_FIRMWARE);
++	int ret;
++
++	ret = run_parsers_by_type(part, MTD_PARSER_TYPE_FIRMWARE);
++	if (ret > 0)
++		return;
++
++	if (config_enabled(CONFIG_MTD_UIMAGE_SPLIT))
++		split_uimage(master, part);
+ }
+ 
+ void __weak arch_split_mtd_part(struct mtd_info *master, const char *name,
diff --git a/target/linux/generic/patches-4.0/406-mtd-old-rootfs-squashfs-splitter.patch b/target/linux/generic/patches-4.0/406-mtd-old-rootfs-squashfs-splitter.patch
new file mode 100644
index 0000000..3e72cd4
--- /dev/null
+++ b/target/linux/generic/patches-4.0/406-mtd-old-rootfs-squashfs-splitter.patch
@@ -0,0 +1,76 @@
+--- a/drivers/mtd/Kconfig
++++ b/drivers/mtd/Kconfig
+@@ -18,6 +18,11 @@ config MTD_ROOTFS_ROOT_DEV
+ 	bool "Automatically set 'rootfs' partition to be root filesystem"
+ 	default y
+ 
++config MTD_ROOTFS_SPLIT
++	bool "Automatically split 'rootfs' partition for squashfs"
++	select MTD_SPLIT
++	default y
++
+ config MTD_SPLIT_FIRMWARE
+ 	bool "Automatically split firmware partition for kernel+rootfs"
+ 	default y
+--- a/drivers/mtd/mtdpart.c
++++ b/drivers/mtd/mtdpart.c
+@@ -680,6 +680,47 @@ mtd_pad_erasesize(struct mtd_info *mtd,
+ 	return len;
+ }
+ 
++static int split_squashfs(struct mtd_info *master, int offset, int *split_offset)
++{
++	size_t squashfs_len;
++	int len, ret;
++
++	ret = mtd_get_squashfs_len(master, offset, &squashfs_len);
++	if (ret)
++		return ret;
++
++	len = mtd_pad_erasesize(master, offset, squashfs_len);
++	*split_offset = offset + len;
++
++	return 0;
++}
++
++static void split_rootfs_data(struct mtd_info *master, struct mtd_part *part)
++{
++	unsigned int split_offset = 0;
++	unsigned int split_size;
++	int ret;
++
++	ret = split_squashfs(master, part->offset, &split_offset);
++	if (ret)
++		return;
++
++	if (split_offset <= 0)
++		return;
++
++	if (config_enabled(CONFIG_MTD_SPLIT_SQUASHFS_ROOT))
++		pr_err("Dedicated partitioner didn't create \"rootfs_data\" partition, please fill a bug report!\n");
++	else
++		pr_warn("Support for built-in \"rootfs_data\" splitter will be removed, please use CONFIG_MTD_SPLIT_SQUASHFS_ROOT\n");
++
++	split_size = part->mtd.size - (split_offset - part->offset);
++	printk(KERN_INFO "mtd: partition \"%s\" created automatically, ofs=0x%x, len=0x%x\n",
++		ROOTFS_SPLIT_NAME, split_offset, split_size);
++
++	__mtd_add_partition(master, ROOTFS_SPLIT_NAME, split_offset,
++			    split_size, false);
++}
++
+ #define UBOOT_MAGIC	0x27051956
+ 
+ static void split_uimage(struct mtd_info *master, struct mtd_part *part)
+@@ -742,7 +783,10 @@ static void mtd_partition_split(struct m
+ 		return;
+ 
+ 	if (!strcmp(part->mtd.name, "rootfs")) {
+-		run_parsers_by_type(part, MTD_PARSER_TYPE_ROOTFS);
++		int num = run_parsers_by_type(part, MTD_PARSER_TYPE_ROOTFS);
++
++		if (num <= 0 && config_enabled(CONFIG_MTD_ROOTFS_SPLIT))
++			split_rootfs_data(master, part);
+ 
+ 		rootfs_found = 1;
+ 	}
diff --git a/target/linux/generic/patches-4.0/410-mtd-move-forward-declaration-of-struct-mtd_info.patch b/target/linux/generic/patches-4.0/410-mtd-move-forward-declaration-of-struct-mtd_info.patch
new file mode 100644
index 0000000..78ebbf8
--- /dev/null
+++ b/target/linux/generic/patches-4.0/410-mtd-move-forward-declaration-of-struct-mtd_info.patch
@@ -0,0 +1,18 @@
+--- a/include/linux/mtd/partitions.h
++++ b/include/linux/mtd/partitions.h
+@@ -35,6 +35,7 @@
+  * Note: writeable partitions require their size and offset be
+  * erasesize aligned (e.g. use MTDPART_OFS_NEXTBLK).
+  */
++struct mtd_info;
+ 
+ struct mtd_partition {
+ 	const char *name;		/* identifier string */
+@@ -50,7 +51,6 @@ struct mtd_partition {
+ #define MTDPART_SIZ_FULL	(0)
+ 
+ 
+-struct mtd_info;
+ struct device_node;
+ 
+ /**
diff --git a/target/linux/generic/patches-4.0/411-mtd-partial_eraseblock_write.patch b/target/linux/generic/patches-4.0/411-mtd-partial_eraseblock_write.patch
new file mode 100644
index 0000000..ada7cc1
--- /dev/null
+++ b/target/linux/generic/patches-4.0/411-mtd-partial_eraseblock_write.patch
@@ -0,0 +1,142 @@
+--- a/drivers/mtd/mtdpart.c
++++ b/drivers/mtd/mtdpart.c
+@@ -35,6 +35,8 @@
+ #include "mtdcore.h"
+ #include "mtdsplit/mtdsplit.h"
+ 
++#define MTD_ERASE_PARTIAL	0x8000 /* partition only covers parts of an erase block */
++
+ /* Our partition linked list */
+ static LIST_HEAD(mtd_partitions);
+ static DEFINE_MUTEX(mtd_partitions_mutex);
+@@ -233,13 +235,61 @@ static int part_erase(struct mtd_info *m
+ 	struct mtd_part *part = PART(mtd);
+ 	int ret;
+ 
++
++	instr->partial_start = false;
++	if (mtd->flags & MTD_ERASE_PARTIAL) {
++		size_t readlen = 0;
++		u64 mtd_ofs;
++
++		instr->erase_buf = kmalloc(part->master->erasesize, GFP_ATOMIC);
++		if (!instr->erase_buf)
++			return -ENOMEM;
++
++		mtd_ofs = part->offset + instr->addr;
++		instr->erase_buf_ofs = do_div(mtd_ofs, part->master->erasesize);
++
++		if (instr->erase_buf_ofs > 0) {
++			instr->addr -= instr->erase_buf_ofs;
++			ret = mtd_read(part->master,
++				instr->addr + part->offset,
++				part->master->erasesize,
++				&readlen, instr->erase_buf);
++
++			instr->len += instr->erase_buf_ofs;
++			instr->partial_start = true;
++		} else {
++			mtd_ofs = part->offset + part->mtd.size;
++			instr->erase_buf_ofs = part->master->erasesize -
++				do_div(mtd_ofs, part->master->erasesize);
++
++			if (instr->erase_buf_ofs > 0) {
++				instr->len += instr->erase_buf_ofs;
++				ret = mtd_read(part->master,
++					part->offset + instr->addr +
++					instr->len - part->master->erasesize,
++					part->master->erasesize, &readlen,
++					instr->erase_buf);
++			} else {
++				ret = 0;
++			}
++		}
++		if (ret < 0) {
++			kfree(instr->erase_buf);
++			return ret;
++		}
++
++	}
++
+ 	instr->addr += part->offset;
+ 	ret = part->master->_erase(part->master, instr);
+ 	if (ret) {
+ 		if (instr->fail_addr != MTD_FAIL_ADDR_UNKNOWN)
+ 			instr->fail_addr -= part->offset;
+ 		instr->addr -= part->offset;
++		if (mtd->flags & MTD_ERASE_PARTIAL)
++			kfree(instr->erase_buf);
+ 	}
++
+ 	return ret;
+ }
+ 
+@@ -247,7 +297,25 @@ void mtd_erase_callback(struct erase_inf
+ {
+ 	if (instr->mtd->_erase == part_erase) {
+ 		struct mtd_part *part = PART(instr->mtd);
++		size_t wrlen = 0;
+ 
++		if (instr->mtd->flags & MTD_ERASE_PARTIAL) {
++			if (instr->partial_start) {
++				part->master->_write(part->master,
++					instr->addr, instr->erase_buf_ofs,
++					&wrlen, instr->erase_buf);
++				instr->addr += instr->erase_buf_ofs;
++			} else {
++				instr->len -= instr->erase_buf_ofs;
++				part->master->_write(part->master,
++					instr->addr + instr->len,
++					instr->erase_buf_ofs, &wrlen,
++					instr->erase_buf +
++					part->master->erasesize -
++					instr->erase_buf_ofs);
++			}
++			kfree(instr->erase_buf);
++		}
+ 		if (instr->fail_addr != MTD_FAIL_ADDR_UNKNOWN)
+ 			instr->fail_addr -= part->offset;
+ 		instr->addr -= part->offset;
+@@ -513,17 +581,20 @@ static struct mtd_part *allocate_partiti
+ 	if ((slave->mtd.flags & MTD_WRITEABLE) &&
+ 	    mtd_mod_by_eb(slave->offset, &slave->mtd)) {
+ 		/* Doesn't start on a boundary of major erase size */
+-		/* FIXME: Let it be writable if it is on a boundary of
+-		 * _minor_ erase size though */
+-		slave->mtd.flags &= ~MTD_WRITEABLE;
+-		printk(KERN_WARNING"mtd: partition \"%s\" doesn't start on an erase block boundary -- force read-only\n",
+-			part->name);
++		slave->mtd.flags |= MTD_ERASE_PARTIAL;
++		if (((u32) slave->mtd.size) > master->erasesize)
++			slave->mtd.flags &= ~MTD_WRITEABLE;
++		else
++			slave->mtd.erasesize = slave->mtd.size;
+ 	}
+ 	if ((slave->mtd.flags & MTD_WRITEABLE) &&
+-	    mtd_mod_by_eb(slave->mtd.size, &slave->mtd)) {
+-		slave->mtd.flags &= ~MTD_WRITEABLE;
+-		printk(KERN_WARNING"mtd: partition \"%s\" doesn't end on an erase block -- force read-only\n",
+-			part->name);
++	    mtd_mod_by_eb(slave->offset + slave->mtd.size, &slave->mtd)) {
++		slave->mtd.flags |= MTD_ERASE_PARTIAL;
++
++		if ((u32) slave->mtd.size > master->erasesize)
++			slave->mtd.flags &= ~MTD_WRITEABLE;
++		else
++			slave->mtd.erasesize = slave->mtd.size;
+ 	}
+ 
+ 	slave->mtd.ecclayout = master->ecclayout;
+--- a/include/linux/mtd/mtd.h
++++ b/include/linux/mtd/mtd.h
+@@ -55,6 +55,10 @@ struct erase_info {
+ 	u_long priv;
+ 	u_char state;
+ 	struct erase_info *next;
++
++	u8 *erase_buf;
++	u32 erase_buf_ofs;
++	bool partial_start;
+ };
+ 
+ struct mtd_erase_region_info {
diff --git a/target/linux/generic/patches-4.0/412-mtd-partial_eraseblock_unlock.patch b/target/linux/generic/patches-4.0/412-mtd-partial_eraseblock_unlock.patch
new file mode 100644
index 0000000..ba45acc
--- /dev/null
+++ b/target/linux/generic/patches-4.0/412-mtd-partial_eraseblock_unlock.patch
@@ -0,0 +1,18 @@
+--- a/drivers/mtd/mtdpart.c
++++ b/drivers/mtd/mtdpart.c
+@@ -334,7 +334,14 @@ static int part_lock(struct mtd_info *mt
+ static int part_unlock(struct mtd_info *mtd, loff_t ofs, uint64_t len)
+ {
+ 	struct mtd_part *part = PART(mtd);
+-	return part->master->_unlock(part->master, ofs + part->offset, len);
++
++	ofs += part->offset;
++	if (mtd->flags & MTD_ERASE_PARTIAL) {
++		/* round up len to next erasesize and round down offset to prev block */
++		len = (mtd_div_by_eb(len, part->master) + 1) * part->master->erasesize;
++		ofs &= ~(part->master->erasesize - 1);
++	}
++	return part->master->_unlock(part->master, ofs, len);
+ }
+ 
+ static int part_is_locked(struct mtd_info *mtd, loff_t ofs, uint64_t len)
diff --git a/target/linux/generic/patches-4.0/420-mtd-redboot_space.patch b/target/linux/generic/patches-4.0/420-mtd-redboot_space.patch
new file mode 100644
index 0000000..f74affc
--- /dev/null
+++ b/target/linux/generic/patches-4.0/420-mtd-redboot_space.patch
@@ -0,0 +1,30 @@
+--- a/drivers/mtd/redboot.c
++++ b/drivers/mtd/redboot.c
+@@ -265,14 +265,21 @@ static int parse_redboot_partitions(stru
+ #endif
+ 		names += strlen(names)+1;
+ 
+-#ifdef CONFIG_MTD_REDBOOT_PARTS_UNALLOCATED
+ 		if(fl->next && fl->img->flash_base + fl->img->size + master->erasesize <= fl->next->img->flash_base) {
+-			i++;
+-			parts[i].offset = parts[i-1].size + parts[i-1].offset;
+-			parts[i].size = fl->next->img->flash_base - parts[i].offset;
+-			parts[i].name = nullname;
+-		}
++			if (!strcmp(parts[i].name, "rootfs")) {
++				parts[i].size = fl->next->img->flash_base;
++				parts[i].size &= ~(master->erasesize - 1);
++				parts[i].size -= parts[i].offset;
++#ifdef CONFIG_MTD_REDBOOT_PARTS_UNALLOCATED
++				nrparts--;
++			} else {
++				i++;
++				parts[i].offset = parts[i-1].size + parts[i-1].offset;
++				parts[i].size = fl->next->img->flash_base - parts[i].offset;
++				parts[i].name = nullname;
+ #endif
++			}
++		}
+ 		tmp_fl = fl;
+ 		fl = fl->next;
+ 		kfree(tmp_fl);
diff --git a/target/linux/generic/patches-4.0/430-mtd-add-myloader-partition-parser.patch b/target/linux/generic/patches-4.0/430-mtd-add-myloader-partition-parser.patch
new file mode 100644
index 0000000..25e0ecd
--- /dev/null
+++ b/target/linux/generic/patches-4.0/430-mtd-add-myloader-partition-parser.patch
@@ -0,0 +1,35 @@
+--- a/drivers/mtd/Kconfig
++++ b/drivers/mtd/Kconfig
+@@ -184,6 +184,22 @@ config MTD_BCM47XX_PARTS
+ 	  This provides partitions parser for devices based on BCM47xx
+ 	  boards.
+ 
++config MTD_MYLOADER_PARTS
++	tristate "MyLoader partition parsing"
++	depends on ADM5120 || ATH25 || ATH79
++	---help---
++	  MyLoader is a bootloader which allows the user to define partitions
++	  in flash devices, by putting a table in the second erase block
++	  on the device, similar to a partition table. This table gives the 
++	  offsets and lengths of the user defined partitions.
++
++	  If you need code which can detect and parse these tables, and
++	  register MTD 'partitions' corresponding to each image detected,
++	  enable this option.
++
++	  You will still need the parsing functions to be called by the driver
++	  for your particular device. It won't happen automatically.
++
+ comment "User Modules And Translation Layers"
+ 
+ #
+--- a/drivers/mtd/Makefile
++++ b/drivers/mtd/Makefile
+@@ -15,6 +15,7 @@ obj-$(CONFIG_MTD_AFS_PARTS)	+= afs.o
+ obj-$(CONFIG_MTD_AR7_PARTS)	+= ar7part.o
+ obj-$(CONFIG_MTD_BCM63XX_PARTS)	+= bcm63xxpart.o
+ obj-$(CONFIG_MTD_BCM47XX_PARTS)	+= bcm47xxpart.o
++obj-$(CONFIG_MTD_MYLOADER_PARTS) += myloader.o
+ 
+ # 'Users' - code which presents functionality to userspace.
+ obj-$(CONFIG_MTD_BLKDEVS)	+= mtd_blkdevs.o
diff --git a/target/linux/generic/patches-4.0/431-mtd-bcm47xxpart-support-for-Xiaomi-specific-board_da.patch b/target/linux/generic/patches-4.0/431-mtd-bcm47xxpart-support-for-Xiaomi-specific-board_da.patch
new file mode 100644
index 0000000..a30e698
--- /dev/null
+++ b/target/linux/generic/patches-4.0/431-mtd-bcm47xxpart-support-for-Xiaomi-specific-board_da.patch
@@ -0,0 +1,34 @@
+From 841e59ba3e496d86ca5f069204d5e5c1ad43c01d Mon Sep 17 00:00:00 2001
+From: =?UTF-8?q?Rafa=C5=82=20Mi=C5=82ecki?= <zajec5@gmail.com>
+Date: Tue, 27 Jan 2015 22:29:21 +0100
+Subject: [PATCH] mtd: bcm47xxpart: support for Xiaomi specific board_data
+ partition
+MIME-Version: 1.0
+Content-Type: text/plain; charset=UTF-8
+Content-Transfer-Encoding: 8bit
+
+Signed-off-by: Rafał Miłecki <zajec5@gmail.com>
+---
+ drivers/mtd/bcm47xxpart.c | 4 +++-
+ 1 file changed, 3 insertions(+), 1 deletion(-)
+
+--- a/drivers/mtd/bcm47xxpart.c
++++ b/drivers/mtd/bcm47xxpart.c
+@@ -33,6 +33,7 @@
+ /* Magics */
+ #define BOARD_DATA_MAGIC		0x5246504D	/* MPFR */
+ #define BOARD_DATA_MAGIC2		0xBD0D0BBD
++#define BOARD_DATA_XIAOMI_MAGIC		0x474D4442	/* GMDB */
+ #define CFE_MAGIC			0x43464531	/* 1EFC */
+ #define FACTORY_MAGIC			0x59544346	/* FCTY */
+ #define NVRAM_HEADER			0x48534C46	/* FLSH */
+@@ -262,7 +263,8 @@ static int bcm47xxpart_parse(struct mtd_
+ 		}
+ 
+ 		/* Some devices (ex. WNDR3700v3) don't have a standard 'MPFR' */
+-		if (buf[0x000 / 4] == BOARD_DATA_MAGIC2) {
++		if (buf[0x000 / 4] == BOARD_DATA_MAGIC2 ||
++		    le32_to_cpu(buf[0x000 / 4]) == BOARD_DATA_XIAOMI_MAGIC) {
+ 			bcm47xxpart_add_part(&parts[curr_part++], "board_data",
+ 					     offset, MTD_WRITEABLE);
+ 			continue;
diff --git a/target/linux/generic/patches-4.0/432-mtd-bcm47xxpart-detect-T_Meter-partition.patch b/target/linux/generic/patches-4.0/432-mtd-bcm47xxpart-detect-T_Meter-partition.patch
new file mode 100644
index 0000000..1edc995
--- /dev/null
+++ b/target/linux/generic/patches-4.0/432-mtd-bcm47xxpart-detect-T_Meter-partition.patch
@@ -0,0 +1,42 @@
+From fd54aa583296f9adfb1f519affbc10ba521eb809 Mon Sep 17 00:00:00 2001
+From: =?UTF-8?q?Rafa=C5=82=20Mi=C5=82ecki?= <zajec5@gmail.com>
+Date: Wed, 28 Jan 2015 22:14:41 +0100
+Subject: [PATCH] mtd: bcm47xxpart: detect T_Meter partition
+MIME-Version: 1.0
+Content-Type: text/plain; charset=UTF-8
+Content-Transfer-Encoding: 8bit
+
+It can be found on many Netgear devices. It consists of many 0x30 blocks
+starting with 4D 54.
+
+Signed-off-by: Rafał Miłecki <zajec5@gmail.com>
+---
+ drivers/mtd/bcm47xxpart.c | 10 ++++++++++
+ 1 file changed, 10 insertions(+)
+
+--- a/drivers/mtd/bcm47xxpart.c
++++ b/drivers/mtd/bcm47xxpart.c
+@@ -39,6 +39,7 @@
+ #define NVRAM_HEADER			0x48534C46	/* FLSH */
+ #define POT_MAGIC1			0x54544f50	/* POTT */
+ #define POT_MAGIC2			0x504f		/* OP */
++#define T_METER_MAGIC			0x4D540000	/* MT */
+ #define ML_MAGIC1			0x39685a42
+ #define ML_MAGIC2			0x26594131
+ #define TRX_MAGIC			0x30524448
+@@ -176,6 +177,15 @@ static int bcm47xxpart_parse(struct mtd_
+ 					     MTD_WRITEABLE);
+ 			continue;
+ 		}
++
++		/* T_Meter */
++		if ((le32_to_cpu(buf[0x000 / 4]) & 0xFFFF0000) == T_METER_MAGIC &&
++		    (le32_to_cpu(buf[0x030 / 4]) & 0xFFFF0000) == T_METER_MAGIC &&
++		    (le32_to_cpu(buf[0x060 / 4]) & 0xFFFF0000) == T_METER_MAGIC) {
++			bcm47xxpart_add_part(&parts[curr_part++], "T_Meter", offset,
++					     MTD_WRITEABLE);
++			continue;
++		}
+ 
+ 		/* TRX */
+ 		if (buf[0x000 / 4] == TRX_MAGIC) {
diff --git a/target/linux/generic/patches-4.0/440-block2mtd_init.patch b/target/linux/generic/patches-4.0/440-block2mtd_init.patch
new file mode 100644
index 0000000..5ab6026
--- /dev/null
+++ b/target/linux/generic/patches-4.0/440-block2mtd_init.patch
@@ -0,0 +1,107 @@
+--- a/drivers/mtd/devices/block2mtd.c
++++ b/drivers/mtd/devices/block2mtd.c
+@@ -17,6 +17,7 @@
+ #include <linux/list.h>
+ #include <linux/init.h>
+ #include <linux/mtd/mtd.h>
++#include <linux/mtd/partitions.h>
+ #include <linux/mutex.h>
+ #include <linux/mount.h>
+ #include <linux/slab.h>
+@@ -209,11 +210,12 @@ static void block2mtd_free_device(struct
+ }
+ 
+ 
+-static struct block2mtd_dev *add_device(char *devname, int erase_size)
++static struct block2mtd_dev *add_device(char *devname, int erase_size, const char *mtdname)
+ {
+ 	const fmode_t mode = FMODE_READ | FMODE_WRITE | FMODE_EXCL;
+ 	struct block_device *bdev;
+ 	struct block2mtd_dev *dev;
++	struct mtd_partition *part;
+ 	char *name;
+ 
+ 	if (!devname)
+@@ -257,13 +259,16 @@ static struct block2mtd_dev *add_device(
+ 
+ 	/* Setup the MTD structure */
+ 	/* make the name contain the block device in */
+-	name = kasprintf(GFP_KERNEL, "block2mtd: %s", devname);
++	if (!mtdname)
++		mtdname = devname;
++	name = kmalloc(strlen(mtdname) + 1, GFP_KERNEL);
+ 	if (!name)
+ 		goto err_destroy_mutex;
+ 
++	strcpy(name, mtdname);
+ 	dev->mtd.name = name;
+ 
+-	dev->mtd.size = dev->blkdev->bd_inode->i_size & PAGE_MASK;
++	dev->mtd.size = dev->blkdev->bd_inode->i_size & PAGE_MASK & ~(erase_size - 1);
+ 	dev->mtd.erasesize = erase_size;
+ 	dev->mtd.writesize = 1;
+ 	dev->mtd.writebufsize = PAGE_SIZE;
+@@ -276,15 +281,18 @@ static struct block2mtd_dev *add_device(
+ 	dev->mtd.priv = dev;
+ 	dev->mtd.owner = THIS_MODULE;
+ 
+-	if (mtd_device_register(&dev->mtd, NULL, 0)) {
++	part = kzalloc(sizeof(struct mtd_partition), GFP_KERNEL);
++	part->name = name;
++	part->offset = 0;
++	part->size = dev->mtd.size;
++	if (mtd_device_register(&dev->mtd, part, 1)) {
+ 		/* Device didn't get added, so free the entry */
+ 		goto err_destroy_mutex;
+ 	}
+ 	list_add(&dev->list, &blkmtd_device_list);
+ 	pr_info("mtd%d: [%s] erase_size = %dKiB [%d]\n",
+ 		dev->mtd.index,
+-		dev->mtd.name + strlen("block2mtd: "),
+-		dev->mtd.erasesize >> 10, dev->mtd.erasesize);
++		mtdname, dev->mtd.erasesize >> 10, dev->mtd.erasesize);
+ 	return dev;
+ 
+ err_destroy_mutex:
+@@ -353,9 +361,9 @@ static char block2mtd_paramline[80 + 12]
+ 
+ static int block2mtd_setup2(const char *val)
+ {
+-	char buf[80 + 12]; /* 80 for device, 12 for erase size */
++	char buf[80 + 12 + 80]; /* 80 for device, 12 for erase size, 80 for name */
+ 	char *str = buf;
+-	char *token[2];
++	char *token[3];
+ 	char *name;
+ 	size_t erase_size = PAGE_SIZE;
+ 	int i, ret;
+@@ -368,7 +376,7 @@ static int block2mtd_setup2(const char *
+ 	strcpy(str, val);
+ 	kill_final_newline(str);
+ 
+-	for (i = 0; i < 2; i++)
++	for (i = 0; i < 3; i++)
+ 		token[i] = strsep(&str, ",");
+ 
+ 	if (str) {
+@@ -394,8 +402,10 @@ static int block2mtd_setup2(const char *
+ 			return 0;
+ 		}
+ 	}
++	if (token[2] && (strlen(token[2]) + 1 > 80))
++		pr_err("mtd device name too long\n");
+ 
+-	add_device(name, erase_size);
++	add_device(name, erase_size, token[2]);
+ 
+ 	return 0;
+ }
+@@ -429,7 +439,7 @@ static int block2mtd_setup(const char *v
+ 
+ 
+ module_param_call(block2mtd, block2mtd_setup, NULL, NULL, 0200);
+-MODULE_PARM_DESC(block2mtd, "Device to use. \"block2mtd=<dev>[,<erasesize>]\"");
++MODULE_PARM_DESC(block2mtd, "Device to use. \"block2mtd=<dev>[,<erasesize>[,<name>]]\"");
+ 
+ static int __init block2mtd_init(void)
+ {
diff --git a/target/linux/generic/patches-4.0/441-block2mtd_probe.patch b/target/linux/generic/patches-4.0/441-block2mtd_probe.patch
new file mode 100644
index 0000000..6836a48
--- /dev/null
+++ b/target/linux/generic/patches-4.0/441-block2mtd_probe.patch
@@ -0,0 +1,110 @@
+--- a/drivers/mtd/devices/block2mtd.c
++++ b/drivers/mtd/devices/block2mtd.c
+@@ -10,6 +10,7 @@
+ #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
+ 
+ #include <linux/module.h>
++#include <linux/delay.h>
+ #include <linux/fs.h>
+ #include <linux/blkdev.h>
+ #include <linux/bio.h>
+@@ -210,13 +211,16 @@ static void block2mtd_free_device(struct
+ }
+ 
+ 
+-static struct block2mtd_dev *add_device(char *devname, int erase_size, const char *mtdname)
++static struct block2mtd_dev *add_device(char *devname, int erase_size, const char *mtdname, int timeout)
+ {
+ 	const fmode_t mode = FMODE_READ | FMODE_WRITE | FMODE_EXCL;
+-	struct block_device *bdev;
++	struct block_device *bdev = ERR_PTR(-ENODEV);
+ 	struct block2mtd_dev *dev;
+ 	struct mtd_partition *part;
+ 	char *name;
++#ifndef MODULE
++	int i;
++#endif
+ 
+ 	if (!devname)
+ 		return NULL;
+@@ -227,15 +231,20 @@ static struct block2mtd_dev *add_device(
+ 
+ 	/* Get a handle on the device */
+ 	bdev = blkdev_get_by_path(devname, mode, dev);
++
+ #ifndef MODULE
+-	if (IS_ERR(bdev)) {
++	for (i = 0; IS_ERR(bdev) && i <= timeout; i++) {
++		dev_t devt;
+ 
+-		/* We might not have rootfs mounted at this point. Try
+-		   to resolve the device name by other means. */
++		if (i)
++			msleep(1000);
++		wait_for_device_probe();
++
++		devt = name_to_dev_t(devname);
++		if (!devt)
++			continue;
+ 
+-		dev_t devt = name_to_dev_t(devname);
+-		if (devt)
+-			bdev = blkdev_get_by_dev(devt, mode, dev);
++		bdev = blkdev_get_by_dev(devt, mode, dev);
+ 	}
+ #endif
+ 
+@@ -361,11 +370,12 @@ static char block2mtd_paramline[80 + 12]
+ 
+ static int block2mtd_setup2(const char *val)
+ {
+-	char buf[80 + 12 + 80]; /* 80 for device, 12 for erase size, 80 for name */
++	char buf[80 + 12 + 80 + 8]; /* 80 for device, 12 for erase size, 80 for name, 8 for timeout */
+ 	char *str = buf;
+-	char *token[3];
++	char *token[4];
+ 	char *name;
+ 	size_t erase_size = PAGE_SIZE;
++	unsigned long timeout = 0;
+ 	int i, ret;
+ 
+ 	if (strnlen(val, sizeof(buf)) >= sizeof(buf)) {
+@@ -376,7 +386,7 @@ static int block2mtd_setup2(const char *
+ 	strcpy(str, val);
+ 	kill_final_newline(str);
+ 
+-	for (i = 0; i < 3; i++)
++	for (i = 0; i < 4; i++)
+ 		token[i] = strsep(&str, ",");
+ 
+ 	if (str) {
+@@ -405,7 +415,10 @@ static int block2mtd_setup2(const char *
+ 	if (token[2] && (strlen(token[2]) + 1 > 80))
+ 		pr_err("mtd device name too long\n");
+ 
+-	add_device(name, erase_size, token[2]);
++	if (token[3] && kstrtoul(token[3], 0, &timeout))
++		pr_err("invalid timeout\n");
++
++	add_device(name, erase_size, token[2], timeout);
+ 
+ 	return 0;
+ }
+@@ -439,7 +452,7 @@ static int block2mtd_setup(const char *v
+ 
+ 
+ module_param_call(block2mtd, block2mtd_setup, NULL, NULL, 0200);
+-MODULE_PARM_DESC(block2mtd, "Device to use. \"block2mtd=<dev>[,<erasesize>[,<name>]]\"");
++MODULE_PARM_DESC(block2mtd, "Device to use. \"block2mtd=<dev>[,<erasesize>[,<name>[,<timeout>]]]\"");
+ 
+ static int __init block2mtd_init(void)
+ {
+@@ -474,7 +487,7 @@ static void block2mtd_exit(void)
+ }
+ 
+ 
+-module_init(block2mtd_init);
++late_initcall(block2mtd_init);
+ module_exit(block2mtd_exit);
+ 
+ MODULE_LICENSE("GPL");
diff --git a/target/linux/generic/patches-4.0/450-mtd-nand-allow-to-use-platform-specific-chip-fixup.patch b/target/linux/generic/patches-4.0/450-mtd-nand-allow-to-use-platform-specific-chip-fixup.patch
new file mode 100644
index 0000000..ffaf706
--- /dev/null
+++ b/target/linux/generic/patches-4.0/450-mtd-nand-allow-to-use-platform-specific-chip-fixup.patch
@@ -0,0 +1,37 @@
+---
+ drivers/mtd/nand/plat_nand.c |   13 ++++++++++++-
+ include/linux/mtd/nand.h     |    1 +
+ 2 files changed, 13 insertions(+), 1 deletion(-)
+
+--- a/include/linux/mtd/nand.h
++++ b/include/linux/mtd/nand.h
+@@ -865,6 +865,7 @@ struct platform_nand_chip {
+ 	unsigned int options;
+ 	unsigned int bbt_options;
+ 	const char **part_probe_types;
++	int (*chip_fixup)(struct mtd_info *mtd);
+ };
+ 
+ /* Keep gcc happy */
+--- a/drivers/mtd/nand/plat_nand.c
++++ b/drivers/mtd/nand/plat_nand.c
+@@ -90,7 +90,18 @@ static int plat_nand_probe(struct platfo
+ 	}
+ 
+ 	/* Scan to find existence of the device */
+-	if (nand_scan(&data->mtd, pdata->chip.nr_chips)) {
++	if (nand_scan_ident(&data->mtd, pdata->chip.nr_chips, NULL)) {
++		err = -ENXIO;
++		goto out;
++	}
++
++	if (pdata->chip.chip_fixup) {
++		err = pdata->chip.chip_fixup(&data->mtd);
++		if (err)
++			goto out;
++	}
++
++	if (nand_scan_tail(&data->mtd)) {
+ 		err = -ENXIO;
+ 		goto out;
+ 	}
diff --git a/target/linux/generic/patches-4.0/451-mtd-nand-fix-return-code-of-nand_correct_data-function.patch b/target/linux/generic/patches-4.0/451-mtd-nand-fix-return-code-of-nand_correct_data-function.patch
new file mode 100644
index 0000000..6a2092c
--- /dev/null
+++ b/target/linux/generic/patches-4.0/451-mtd-nand-fix-return-code-of-nand_correct_data-function.patch
@@ -0,0 +1,11 @@
+--- a/drivers/mtd/nand/nand_ecc.c
++++ b/drivers/mtd/nand/nand_ecc.c
+@@ -507,7 +507,7 @@ int __nand_correct_data(unsigned char *b
+ 		return 1;	/* error in ECC data; no action needed */
+ 
+ 	pr_err("%s: uncorrectable ECC error\n", __func__);
+-	return -1;
++	return -EBADMSG;
+ }
+ EXPORT_SYMBOL(__nand_correct_data);
+ 
diff --git a/target/linux/generic/patches-4.0/460-mtd-cfi_cmdset_0002-no-erase_suspend.patch b/target/linux/generic/patches-4.0/460-mtd-cfi_cmdset_0002-no-erase_suspend.patch
new file mode 100644
index 0000000..68fbd12
--- /dev/null
+++ b/target/linux/generic/patches-4.0/460-mtd-cfi_cmdset_0002-no-erase_suspend.patch
@@ -0,0 +1,11 @@
+--- a/drivers/mtd/chips/cfi_cmdset_0002.c
++++ b/drivers/mtd/chips/cfi_cmdset_0002.c
+@@ -809,7 +809,7 @@ static int get_chip(struct map_info *map
+ 		return 0;
+ 
+ 	case FL_ERASING:
+-		if (!cfip || !(cfip->EraseSuspend & (0x1|0x2)) ||
++		if (1 /* no suspend */ || !cfip || !(cfip->EraseSuspend & (0x1|0x2)) ||
+ 		    !(mode == FL_READY || mode == FL_POINT ||
+ 		    (mode == FL_WRITING && (cfip->EraseSuspend & 0x2))))
+ 			goto sleep;
diff --git a/target/linux/generic/patches-4.0/461-mtd-cfi_cmdset_0002-add-buffer-write-cmd-timeout.patch b/target/linux/generic/patches-4.0/461-mtd-cfi_cmdset_0002-add-buffer-write-cmd-timeout.patch
new file mode 100644
index 0000000..c437a14
--- /dev/null
+++ b/target/linux/generic/patches-4.0/461-mtd-cfi_cmdset_0002-add-buffer-write-cmd-timeout.patch
@@ -0,0 +1,18 @@
+From: George Kashperko <george@znau.edu.ua>
+
+Issue map read after Write Buffer Load command to ensure chip is ready
+to receive data.
+Signed-off-by: George Kashperko <george@znau.edu.ua>
+---
+ drivers/mtd/chips/cfi_cmdset_0002.c |    1 +
+ 1 file changed, 1 insertion(+)
+--- a/drivers/mtd/chips/cfi_cmdset_0002.c
++++ b/drivers/mtd/chips/cfi_cmdset_0002.c
+@@ -1830,6 +1830,7 @@ static int __xipram do_write_buffer(stru
+ 
+ 	/* Write Buffer Load */
+ 	map_write(map, CMD(0x25), cmd_adr);
++	(void) map_read(map, cmd_adr);
+ 
+ 	chip->state = FL_WRITING_TO_BUFFER;
+ 
diff --git a/target/linux/generic/patches-4.0/472-mtd-m25p80-add-support-for-Winbond-W25X05-flash.patch b/target/linux/generic/patches-4.0/472-mtd-m25p80-add-support-for-Winbond-W25X05-flash.patch
new file mode 100644
index 0000000..37ecfb9
--- /dev/null
+++ b/target/linux/generic/patches-4.0/472-mtd-m25p80-add-support-for-Winbond-W25X05-flash.patch
@@ -0,0 +1,20 @@
+From eef9dfc4e821408af1af13aa0cc707fc496fb7c6 Mon Sep 17 00:00:00 2001
+From: Gabor Juhos <juhosg@openwrt.org>
+Date: Wed, 11 Dec 2013 19:05:59 +0100
+Subject: [PATCH] m25p80: add support for the Winbond W25X05 flash
+
+Signed-off-by: Gabor Juhos <juhosg@openwrt.org>
+---
+ drivers/mtd/devices/m25p80.c |    1 +
+ 1 file changed, 1 insertion(+)
+
+--- a/drivers/mtd/spi-nor/spi-nor.c
++++ b/drivers/mtd/spi-nor/spi-nor.c
+@@ -649,6 +649,7 @@ static const struct spi_device_id spi_no
+ 	{ "m25px80",    INFO(0x207114,  0, 64 * 1024, 16, 0) },
+ 
+ 	/* Winbond -- w25x "blocks" are 64K, "sectors" are 4KiB */
++	{ "w25x05", INFO(0xef3010, 0, 64 * 1024,  1,  SECT_4K) },
+ 	{ "w25x10", INFO(0xef3011, 0, 64 * 1024,  2,  SECT_4K) },
+ 	{ "w25x20", INFO(0xef3012, 0, 64 * 1024,  4,  SECT_4K) },
+ 	{ "w25x40", INFO(0xef3013, 0, 64 * 1024,  8,  SECT_4K) },
diff --git a/target/linux/generic/patches-4.0/473-mtd-spi-nor-add-support-for-the-Macronix-MX25L512E-S.patch b/target/linux/generic/patches-4.0/473-mtd-spi-nor-add-support-for-the-Macronix-MX25L512E-S.patch
new file mode 100644
index 0000000..81ec0c5
--- /dev/null
+++ b/target/linux/generic/patches-4.0/473-mtd-spi-nor-add-support-for-the-Macronix-MX25L512E-S.patch
@@ -0,0 +1,21 @@
+From 0d7388de0911c1a4fc4a8a3898ef9d0ab818ca08 Mon Sep 17 00:00:00 2001
+From: Gabor Juhos <juhosg@openwrt.org>
+Date: Tue, 7 Apr 2015 18:35:15 +0200
+Subject: [PATCH] mtd: spi-nor: add support for the Macronix MX25L512E SPI
+ flash chip
+
+Signed-off-by: Gabor Juhos <juhosg@openwrt.org>
+---
+ drivers/mtd/spi-nor/spi-nor.c |    1 +
+ 1 file changed, 1 insertion(+)
+
+--- a/drivers/mtd/spi-nor/spi-nor.c
++++ b/drivers/mtd/spi-nor/spi-nor.c
+@@ -546,6 +546,7 @@ static const struct spi_device_id spi_no
+ 	{ "640s33b",  INFO(0x898913, 0, 64 * 1024, 128, 0) },
+ 
+ 	/* Macronix */
++	{ "mx25l512e",   INFO(0xc22010, 0, 64 * 1024,   1, SECT_4K) },
+ 	{ "mx25l2005a",  INFO(0xc22012, 0, 64 * 1024,   4, SECT_4K) },
+ 	{ "mx25l4005a",  INFO(0xc22013, 0, 64 * 1024,   8, SECT_4K) },
+ 	{ "mx25l8005",   INFO(0xc22014, 0, 64 * 1024,  16, 0) },
diff --git a/target/linux/generic/patches-4.0/474-mtd-spi-nor-add-support-for-the-ISSI-SI25CD512-SPI-f.patch b/target/linux/generic/patches-4.0/474-mtd-spi-nor-add-support-for-the-ISSI-SI25CD512-SPI-f.patch
new file mode 100644
index 0000000..eb082e0
--- /dev/null
+++ b/target/linux/generic/patches-4.0/474-mtd-spi-nor-add-support-for-the-ISSI-SI25CD512-SPI-f.patch
@@ -0,0 +1,22 @@
+From 34e2b403040a2f9d3ba071d95a7f42457e2950f9 Mon Sep 17 00:00:00 2001
+From: Gabor Juhos <juhosg@openwrt.org>
+Date: Tue, 7 Apr 2015 18:35:15 +0200
+Subject: [PATCH] mtd: spi-nor: add support for the ISSI SI25CD512 SPI flash
+
+Signed-off-by: Gabor Juhos <juhosg@openwrt.org>
+---
+ drivers/mtd/spi-nor/spi-nor.c |    3 +++
+ 1 file changed, 3 insertions(+)
+
+--- a/drivers/mtd/spi-nor/spi-nor.c
++++ b/drivers/mtd/spi-nor/spi-nor.c
+@@ -545,6 +545,9 @@ static const struct spi_device_id spi_no
+ 	{ "320s33b",  INFO(0x898912, 0, 64 * 1024,  64, 0) },
+ 	{ "640s33b",  INFO(0x898913, 0, 64 * 1024, 128, 0) },
+ 
++	/* ISSI */
++	{ "is25cd512", INFO(0x7f9d20, 0, 32 * 1024,   2, SECT_4K) },
++
+ 	/* Macronix */
+ 	{ "mx25l512e",   INFO(0xc22010, 0, 64 * 1024,   1, SECT_4K) },
+ 	{ "mx25l2005a",  INFO(0xc22012, 0, 64 * 1024,   4, SECT_4K) },
diff --git a/target/linux/generic/patches-4.0/480-mtd-set-rootfs-to-be-root-dev.patch b/target/linux/generic/patches-4.0/480-mtd-set-rootfs-to-be-root-dev.patch
new file mode 100644
index 0000000..4b89412
--- /dev/null
+++ b/target/linux/generic/patches-4.0/480-mtd-set-rootfs-to-be-root-dev.patch
@@ -0,0 +1,26 @@
+--- a/drivers/mtd/mtdcore.c
++++ b/drivers/mtd/mtdcore.c
+@@ -38,6 +38,7 @@
+ #include <linux/gfp.h>
+ #include <linux/slab.h>
+ #include <linux/reboot.h>
++#include <linux/root_dev.h>
+ 
+ #include <linux/mtd/mtd.h>
+ #include <linux/mtd/partitions.h>
+@@ -447,6 +448,15 @@ int add_mtd_device(struct mtd_info *mtd)
+ 	   of this try_ nonsense, and no bitching about it
+ 	   either. :) */
+ 	__module_get(THIS_MODULE);
++
++	if (!strcmp(mtd->name, "rootfs") &&
++	    config_enabled(CONFIG_MTD_ROOTFS_ROOT_DEV) &&
++	    ROOT_DEV == 0) {
++		pr_notice("mtd: device %d (%s) set to be root filesystem\n",
++			  mtd->index, mtd->name);
++		ROOT_DEV = MKDEV(MTD_BLOCK_MAJOR, mtd->index);
++	}
++
+ 	return 0;
+ 
+ fail_added:
diff --git a/target/linux/generic/patches-4.0/490-ubi-auto-attach-mtd-device-named-ubi-or-data-on-boot.patch b/target/linux/generic/patches-4.0/490-ubi-auto-attach-mtd-device-named-ubi-or-data-on-boot.patch
new file mode 100644
index 0000000..bb28538
--- /dev/null
+++ b/target/linux/generic/patches-4.0/490-ubi-auto-attach-mtd-device-named-ubi-or-data-on-boot.patch
@@ -0,0 +1,76 @@
+From 8a52e4100d7c3a4a1dfddfa02b8864a9b0068c13 Mon Sep 17 00:00:00 2001
+From: Daniel Golle <daniel@makrotopia.org>
+Date: Sat, 17 May 2014 03:36:18 +0200
+Subject: [PATCH 1/5] ubi: auto-attach mtd device named "ubi" or "data" on boot
+To: openwrt-devel@lists.openwrt.org
+
+Signed-off-by: Daniel Golle <daniel@makrotopia.org>
+---
+ drivers/mtd/ubi/build.c | 36 ++++++++++++++++++++++++++++++++++++
+ 1 file changed, 36 insertions(+)
+
+--- a/drivers/mtd/ubi/build.c
++++ b/drivers/mtd/ubi/build.c
+@@ -1213,6 +1213,49 @@ static struct mtd_info * __init open_mtd
+ 	return mtd;
+ }
+ 
++/*
++ * This function tries attaching mtd partitions named either "ubi" or "data"
++ * during boot.
++ */
++static void __init ubi_auto_attach(void)
++{
++	int err;
++	struct mtd_info *mtd;
++
++	/* try attaching mtd device named "ubi" or "data" */
++	mtd = open_mtd_device("ubi");
++	if (IS_ERR(mtd))
++		mtd = open_mtd_device("data");
++
++	if (!IS_ERR(mtd)) {
++		size_t len;
++		char magic[4];
++
++		/* check for a valid ubi magic */
++		err = mtd_read(mtd, 0, 4, &len, (void *) magic);
++		if (!err && len == 4 && strncmp(magic, "UBI#", 4)) {
++			pr_err("UBI error: no valid UBI magic found inside mtd%d", mtd->index);
++			put_mtd_device(mtd);
++			return;
++		}
++
++		/* auto-add only media types where UBI makes sense */
++		if (mtd->type == MTD_NANDFLASH ||
++		    mtd->type == MTD_NORFLASH ||
++		    mtd->type == MTD_DATAFLASH ||
++		    mtd->type == MTD_MLCNANDFLASH) {
++			mutex_lock(&ubi_devices_mutex);
++			pr_notice("UBI: auto-attach mtd%d", mtd->index);
++			err = ubi_attach_mtd_dev(mtd, UBI_DEV_NUM_AUTO, 0, 0);
++			mutex_unlock(&ubi_devices_mutex);
++			if (err < 0) {
++				pr_err("UBI error: cannot attach mtd%d", mtd->index);
++				put_mtd_device(mtd);
++			}
++		}
++	}
++}
++
+ static int __init ubi_init(void)
+ {
+ 	int err, i, k;
+@@ -1305,6 +1348,12 @@ static int __init ubi_init(void)
+ 		}
+ 	}
+ 
++	/* auto-attach mtd devices only if built-in to the kernel and no ubi.mtd
++	 * parameter was given */
++	if (config_enabled(CONFIG_MTD_ROOTFS_ROOT_DEV) &&
++	    !ubi_is_module() && !mtd_devs)
++		ubi_auto_attach();
++
+ 	err = ubiblock_init();
+ 	if (err) {
+ 		pr_err("UBI error: block: cannot initialize, error %d", err);
diff --git a/target/linux/generic/patches-4.0/491-ubi-auto-create-ubiblock-device-for-rootfs.patch b/target/linux/generic/patches-4.0/491-ubi-auto-create-ubiblock-device-for-rootfs.patch
new file mode 100644
index 0000000..433d77b
--- /dev/null
+++ b/target/linux/generic/patches-4.0/491-ubi-auto-create-ubiblock-device-for-rootfs.patch
@@ -0,0 +1,69 @@
+From 0f3966579815f889bb2fcb4846152c35f65e79c4 Mon Sep 17 00:00:00 2001
+From: Daniel Golle <daniel@makrotopia.org>
+Date: Thu, 15 May 2014 21:06:33 +0200
+Subject: [PATCH 2/5] ubi: auto-create ubiblock device for rootfs
+To: openwrt-devel@lists.openwrt.org
+
+Signed-off-by: Daniel Golle <daniel@makrotopia.org>
+---
+ drivers/mtd/ubi/block.c | 42 ++++++++++++++++++++++++++++++++++++++++++
+ 1 file changed, 42 insertions(+)
+
+--- a/drivers/mtd/ubi/block.c
++++ b/drivers/mtd/ubi/block.c
+@@ -616,6 +616,44 @@ static void __init ubiblock_create_from_
+ 	}
+ }
+ 
++#define UBIFS_NODE_MAGIC  0x06101831
++static inline int ubi_vol_is_ubifs(struct ubi_volume_desc *desc)
++{
++	int ret;
++	uint32_t magic_of, magic;
++	ret = ubi_read(desc, 0, (char *)&magic_of, 0, 4);
++	if (ret)
++		return 0;
++	magic = le32_to_cpu(magic_of);
++	return magic == UBIFS_NODE_MAGIC;
++}
++
++static void __init ubiblock_create_auto_rootfs(void)
++{
++	int ubi_num, ret, is_ubifs;
++	struct ubi_volume_desc *desc;
++	struct ubi_volume_info vi;
++
++	for (ubi_num = 0; ubi_num < UBI_MAX_DEVICES; ubi_num++) {
++		desc = ubi_open_volume_nm(ubi_num, "rootfs", UBI_READONLY);
++		if (IS_ERR(desc))
++			continue;
++
++		ubi_get_volume_info(desc, &vi);
++		is_ubifs = ubi_vol_is_ubifs(desc);
++		ubi_close_volume(desc);
++		if (is_ubifs)
++			break;
++
++		ret = ubiblock_create(&vi);
++		if (ret)
++			pr_err("UBI error: block: can't add '%s' volume, err=%d\n",
++				vi.name, ret);
++		/* always break if we get here */
++		break;
++	}
++}
++
+ static void ubiblock_remove_all(void)
+ {
+ 	struct ubiblock *next;
+@@ -646,6 +684,10 @@ int __init ubiblock_init(void)
+ 	 */
+ 	ubiblock_create_from_param();
+ 
++	/* auto-attach "rootfs" volume if existing and non-ubifs */
++	if (config_enabled(CONFIG_MTD_ROOTFS_ROOT_DEV))
++		ubiblock_create_auto_rootfs();
++
+ 	/*
+ 	 * Block devices are only created upon user requests, so we ignore
+ 	 * existing volumes.
diff --git a/target/linux/generic/patches-4.0/492-try-auto-mounting-ubi0-rootfs-in-init-do_mounts.c.patch b/target/linux/generic/patches-4.0/492-try-auto-mounting-ubi0-rootfs-in-init-do_mounts.c.patch
new file mode 100644
index 0000000..406737e
--- /dev/null
+++ b/target/linux/generic/patches-4.0/492-try-auto-mounting-ubi0-rootfs-in-init-do_mounts.c.patch
@@ -0,0 +1,53 @@
+From eea9e1785e4c05c2a3444506aabafa0ae958538f Mon Sep 17 00:00:00 2001
+From: Daniel Golle <daniel@makrotopia.org>
+Date: Sat, 17 May 2014 03:35:02 +0200
+Subject: [PATCH 4/5] try auto-mounting ubi0:rootfs in init/do_mounts.c
+To: openwrt-devel@lists.openwrt.org
+
+Signed-off-by: Daniel Golle <daniel@makrotopia.org>
+---
+ init/do_mounts.c | 26 +++++++++++++++++++++++++-
+ 1 file changed, 25 insertions(+), 1 deletion(-)
+
+--- a/init/do_mounts.c
++++ b/init/do_mounts.c
+@@ -435,7 +435,27 @@ retry:
+ out:
+ 	put_page(page);
+ }
+- 
++
++static int __init mount_ubi_rootfs(void)
++{
++	int flags = MS_SILENT;
++	int err, tried = 0;
++
++	while (tried < 2) {
++		err = do_mount_root("ubi0:rootfs", "ubifs", flags, \
++					root_mount_data);
++		switch (err) {
++			case -EACCES:
++				flags |= MS_RDONLY;
++				tried++;
++			default:
++				return err;
++		}
++	}
++
++	return -EINVAL;
++}
++
+ #ifdef CONFIG_ROOT_NFS
+ 
+ #define NFSROOT_TIMEOUT_MIN	5
+@@ -529,6 +549,10 @@ void __init mount_root(void)
+ 			change_floppy("root floppy");
+ 	}
+ #endif
++#ifdef CONFIG_MTD_ROOTFS_ROOT_DEV
++	if (!mount_ubi_rootfs())
++		return;
++#endif
+ #ifdef CONFIG_BLOCK
+ 	create_dev("/dev/root", ROOT_DEV);
+ 	mount_block_root("/dev/root", root_mountflags);
diff --git a/target/linux/generic/patches-4.0/493-ubi-set-ROOT_DEV-to-ubiblock-rootfs-if-unset.patch b/target/linux/generic/patches-4.0/493-ubi-set-ROOT_DEV-to-ubiblock-rootfs-if-unset.patch
new file mode 100644
index 0000000..1873752
--- /dev/null
+++ b/target/linux/generic/patches-4.0/493-ubi-set-ROOT_DEV-to-ubiblock-rootfs-if-unset.patch
@@ -0,0 +1,37 @@
+From cd68d1b12b5ea4c01a664c064179ada42bf55d3d Mon Sep 17 00:00:00 2001
+From: Daniel Golle <daniel@makrotopia.org>
+Date: Thu, 15 May 2014 20:55:42 +0200
+Subject: [PATCH 5/5] ubi: set ROOT_DEV to ubiblock "rootfs" if unset
+To: openwrt-devel@lists.openwrt.org
+
+Signed-off-by: Daniel Golle <daniel@makrotopia.org>
+---
+ drivers/mtd/ubi/block.c | 10 ++++++++++
+ 1 file changed, 10 insertions(+)
+
+--- a/drivers/mtd/ubi/block.c
++++ b/drivers/mtd/ubi/block.c
+@@ -49,6 +49,7 @@
+ #include <linux/hdreg.h>
+ #include <linux/scatterlist.h>
+ #include <asm/div64.h>
++#include <linux/root_dev.h>
+ 
+ #include "ubi-media.h"
+ #include "ubi.h"
+@@ -439,6 +440,15 @@ int ubiblock_create(struct ubi_volume_in
+ 	add_disk(dev->gd);
+ 	dev_info(disk_to_dev(dev->gd), "created from ubi%d:%d(%s)",
+ 		 dev->ubi_num, dev->vol_id, vi->name);
++
++	if (!strcmp(vi->name, "rootfs") &&
++	    config_enabled(CONFIG_MTD_ROOTFS_ROOT_DEV) &&
++	    ROOT_DEV == 0) {
++		pr_notice("ubiblock: device ubiblock%d_%d (%s) set to be root filesystem\n",
++			  dev->ubi_num, dev->vol_id, vi->name);
++		ROOT_DEV = MKDEV(gd->major, gd->first_minor);
++	}
++
+ 	return 0;
+ 
+ out_free_queue:
diff --git a/target/linux/generic/patches-4.0/494-mtd-ubi-add-EOF-marker-support.patch b/target/linux/generic/patches-4.0/494-mtd-ubi-add-EOF-marker-support.patch
new file mode 100644
index 0000000..3763c2f
--- /dev/null
+++ b/target/linux/generic/patches-4.0/494-mtd-ubi-add-EOF-marker-support.patch
@@ -0,0 +1,51 @@
+--- a/drivers/mtd/ubi/attach.c
++++ b/drivers/mtd/ubi/attach.c
+@@ -803,6 +803,13 @@ out_unlock:
+ 	return err;
+ }
+ 
++static bool ec_hdr_has_eof(struct ubi_ec_hdr *ech)
++{
++	return ech->padding1[0] == 'E' &&
++	       ech->padding1[1] == 'O' &&
++	       ech->padding1[2] == 'F';
++}
++
+ /**
+  * scan_peb - scan and process UBI headers of a PEB.
+  * @ubi: UBI device description object
+@@ -833,9 +840,21 @@ static int scan_peb(struct ubi_device *u
+ 		return 0;
+ 	}
+ 
+-	err = ubi_io_read_ec_hdr(ubi, pnum, ech, 0);
+-	if (err < 0)
+-		return err;
++	if (!ai->eof_found) {
++		err = ubi_io_read_ec_hdr(ubi, pnum, ech, 0);
++		if (err < 0)
++			return err;
++
++		if (ec_hdr_has_eof(ech)) {
++			pr_notice("UBI: EOF marker found, PEBs from %d will be erased",
++				pnum);
++			ai->eof_found = true;
++		}
++	}
++
++	if (ai->eof_found)
++		err = UBI_IO_FF_BITFLIPS;
++
+ 	switch (err) {
+ 	case 0:
+ 		break;
+--- a/drivers/mtd/ubi/ubi.h
++++ b/drivers/mtd/ubi/ubi.h
+@@ -706,6 +706,7 @@ struct ubi_attach_info {
+ 	int mean_ec;
+ 	uint64_t ec_sum;
+ 	int ec_count;
++	bool eof_found;
+ 	struct kmem_cache *aeb_slab_cache;
+ };
+ 
diff --git a/target/linux/generic/patches-4.0/500-yaffs-Kbuild-integration.patch b/target/linux/generic/patches-4.0/500-yaffs-Kbuild-integration.patch
new file mode 100644
index 0000000..3f5b0cc
--- /dev/null
+++ b/target/linux/generic/patches-4.0/500-yaffs-Kbuild-integration.patch
@@ -0,0 +1,18 @@
+--- a/fs/Kconfig
++++ b/fs/Kconfig
+@@ -32,6 +32,7 @@ source "fs/gfs2/Kconfig"
+ source "fs/ocfs2/Kconfig"
+ source "fs/btrfs/Kconfig"
+ source "fs/nilfs2/Kconfig"
++source "fs/yaffs2/Kconfig"
+ 
+ config FS_DAX
+ 	bool "Direct Access (DAX) support"
+--- a/fs/Makefile
++++ b/fs/Makefile
+@@ -126,3 +126,5 @@ obj-y				+= exofs/ # Multiple modules
+ obj-$(CONFIG_CEPH_FS)		+= ceph/
+ obj-$(CONFIG_PSTORE)		+= pstore/
+ obj-$(CONFIG_EFIVAR_FS)		+= efivarfs/
++obj-$(CONFIG_YAFFS_FS)		+= yaffs2/
++
diff --git a/target/linux/generic/patches-4.0/502-yaffs-fix-compat-tags-handling.patch b/target/linux/generic/patches-4.0/502-yaffs-fix-compat-tags-handling.patch
new file mode 100644
index 0000000..a18cf6f
--- /dev/null
+++ b/target/linux/generic/patches-4.0/502-yaffs-fix-compat-tags-handling.patch
@@ -0,0 +1,239 @@
+Subject: yaffs: fix compat tags handling
+
+Signed-off-by: Gabor Juhos <juhosg@openwrt.org>
+---
+--- a/fs/yaffs2/yaffs_tagscompat.c
++++ b/fs/yaffs2/yaffs_tagscompat.c
+@@ -17,7 +17,9 @@
+ #include "yaffs_getblockinfo.h"
+ #include "yaffs_trace.h"
+ 
++#if 0
+ static void yaffs_handle_rd_data_error(struct yaffs_dev *dev, int nand_chunk);
++#endif
+ 
+ 
+ /********** Tags ECC calculations  *********/
+@@ -71,6 +73,7 @@ int yaffs_check_tags_ecc(struct yaffs_ta
+ 	return 0;
+ }
+ 
++#if 0
+ /********** Tags **********/
+ 
+ static void yaffs_load_tags_to_spare(struct yaffs_spare *spare_ptr,
+@@ -379,3 +382,214 @@ void yaffs_tags_compat_install(struct ya
+ 	if(!dev->tagger.mark_bad_fn)
+ 		dev->tagger.mark_bad_fn = yaffs_tags_compat_mark_bad;
+ }
++#else
++
++#include "yaffs_packedtags1.h"
++
++static int yaffs_tags_compat_write(struct yaffs_dev *dev,
++				   int nand_chunk,
++				   const u8 *data,
++				   const struct yaffs_ext_tags *tags)
++{
++	struct yaffs_packed_tags1 pt1;
++	u8 tag_buf[9];
++	int retval;
++
++	/* we assume that yaffs_packed_tags1 and yaffs_tags are compatible */
++	compile_time_assertion(sizeof(struct yaffs_packed_tags1) == 12);
++	compile_time_assertion(sizeof(struct yaffs_tags) == 8);
++
++	yaffs_pack_tags1(&pt1, tags);
++	yaffs_calc_tags_ecc((struct yaffs_tags *)&pt1);
++
++	/* When deleting a chunk, the upper layer provides only skeletal
++	 * tags, one with is_deleted set.  However, we need to update the
++	 * tags, not erase them completely.  So we use the NAND write property
++	 * that only zeroed-bits stick and set tag bytes to all-ones and
++	 * zero just the (not) deleted bit.
++	 */
++	if (!dev->param.tags_9bytes) {
++		if (tags->is_deleted) {
++			memset(&pt1, 0xff, 8);
++			/* clear delete status bit to indicate deleted */
++			pt1.deleted = 0;
++		}
++		memcpy(tag_buf, &pt1, 8);
++	} else {
++		if (tags->is_deleted) {
++			memset(tag_buf, 0xff, 8);
++			tag_buf[8] = 0;
++		} else {
++			memcpy(tag_buf, &pt1, 8);
++			tag_buf[8] = 0xff;
++		}
++	}
++
++	retval = dev->drv.drv_write_chunk_fn(dev, nand_chunk,
++			data,
++			(data) ? dev->data_bytes_per_chunk : 0,
++			tag_buf,
++			(dev->param.tags_9bytes) ? 9 : 8);
++
++	return retval;
++}
++
++/* Return with empty extended tags but add ecc_result.
++ */
++static int return_empty_tags(struct yaffs_ext_tags *tags,
++			     enum yaffs_ecc_result ecc_result,
++			     int retval)
++{
++	if (tags) {
++		memset(tags, 0, sizeof(*tags));
++		tags->ecc_result = ecc_result;
++	}
++
++	return retval;
++}
++
++static int yaffs_tags_compat_read(struct yaffs_dev *dev,
++				  int nand_chunk,
++				  u8 *data,
++				  struct yaffs_ext_tags *tags)
++{
++	struct yaffs_packed_tags1 pt1;
++	enum yaffs_ecc_result ecc_result;
++	int retval;
++	int deleted;
++	u8 tag_buf[9];
++
++	retval = dev->drv.drv_read_chunk_fn(dev, nand_chunk,
++			data, dev->param.total_bytes_per_chunk,
++			tag_buf,
++			(dev->param.tags_9bytes) ? 9 : 8,
++			&ecc_result);
++
++	switch (ecc_result) {
++	case YAFFS_ECC_RESULT_NO_ERROR:
++	case YAFFS_ECC_RESULT_FIXED:
++		break;
++
++	case YAFFS_ECC_RESULT_UNFIXED:
++	default:
++		return_empty_tags(tags, YAFFS_ECC_RESULT_UNFIXED, 0);
++		tags->block_bad = dev->drv.drv_check_bad_fn(dev, nand_chunk);
++		return YAFFS_FAIL;
++	}
++
++	/* Check for a blank/erased chunk. */
++	if (yaffs_check_ff(tag_buf, 8)) {
++		/* when blank, upper layers want ecc_result to be <= NO_ERROR */
++		return return_empty_tags(tags, YAFFS_ECC_RESULT_NO_ERROR,
++					 YAFFS_OK);
++	}
++
++	memcpy(&pt1, tag_buf, 8);
++
++	if (!dev->param.tags_9bytes) {
++		/* Read deleted status (bit) then return it to it's non-deleted
++		 * state before performing tags mini-ECC check. pt1.deleted is
++		 * inverted.
++		 */
++		deleted = !pt1.deleted;
++		pt1.deleted = 1;
++	} else {
++		deleted = (hweight8(tag_buf[8]) < 7) ? 1 : 0;
++	}
++
++	/* Check the packed tags mini-ECC and correct if necessary/possible. */
++	retval = yaffs_check_tags_ecc((struct yaffs_tags *)&pt1);
++	switch (retval) {
++	case 0:
++		/* no tags error, use MTD result */
++		break;
++	case 1:
++		/* recovered tags-ECC error */
++		dev->n_tags_ecc_fixed++;
++		if (ecc_result == YAFFS_ECC_RESULT_NO_ERROR)
++			ecc_result = YAFFS_ECC_RESULT_FIXED;
++		break;
++	default:
++		/* unrecovered tags-ECC error */
++		dev->n_tags_ecc_unfixed++;
++		return return_empty_tags(tags, YAFFS_ECC_RESULT_UNFIXED,
++					 YAFFS_FAIL);
++	}
++
++	/* Unpack the tags to extended form and set ECC result.
++	 * [set should_be_ff just to keep yaffs_unpack_tags1 happy]
++	 */
++	pt1.should_be_ff = 0xffffffff;
++	yaffs_unpack_tags1(tags, &pt1);
++	tags->ecc_result = ecc_result;
++
++	/* Set deleted state */
++	tags->is_deleted = deleted;
++	return YAFFS_OK;
++}
++
++static int yaffs_tags_compat_mark_bad(struct yaffs_dev *dev, int block_no)
++{
++	return dev->drv.drv_mark_bad_fn(dev, block_no);
++}
++
++static int yaffs_tags_compat_query_block(struct yaffs_dev *dev,
++					 int block_no,
++					 enum yaffs_block_state *state,
++					 u32 *seq_number)
++{
++	struct yaffs_ext_tags tags;
++	int retval;
++
++	yaffs_trace(YAFFS_TRACE_MTD, "%s %d", __func__, block_no);
++
++	*seq_number = 0;
++
++	retval = dev->drv.drv_check_bad_fn(dev, block_no);
++	if (retval == YAFFS_FAIL) {
++		*state = YAFFS_BLOCK_STATE_DEAD;
++		goto out;
++	}
++
++	yaffs_tags_compat_read(dev, block_no * dev->param.chunks_per_block,
++			       NULL, &tags);
++
++	if (tags.ecc_result != YAFFS_ECC_RESULT_NO_ERROR) {
++		yaffs_trace(YAFFS_TRACE_MTD, "block %d is marked bad",
++			    block_no);
++		*state = YAFFS_BLOCK_STATE_NEEDS_SCAN;
++	} else if (tags.chunk_used) {
++		*seq_number = tags.seq_number;
++		*state = YAFFS_BLOCK_STATE_NEEDS_SCAN;
++	} else {
++		*state = YAFFS_BLOCK_STATE_EMPTY;
++	}
++
++	retval = YAFFS_OK;
++
++out:
++	yaffs_trace(YAFFS_TRACE_MTD,
++		    "block query returns seq %u state %d",
++		    *seq_number, *state);
++
++	return retval;
++}
++
++void yaffs_tags_compat_install(struct yaffs_dev *dev)
++{
++	if (dev->param.is_yaffs2)
++		return;
++
++	if (!dev->tagger.write_chunk_tags_fn)
++		dev->tagger.write_chunk_tags_fn = yaffs_tags_compat_write;
++
++	if (!dev->tagger.read_chunk_tags_fn)
++		dev->tagger.read_chunk_tags_fn = yaffs_tags_compat_read;
++
++	if (!dev->tagger.query_block_fn)
++		dev->tagger.query_block_fn = yaffs_tags_compat_query_block;
++
++	if (!dev->tagger.mark_bad_fn)
++		dev->tagger.mark_bad_fn = yaffs_tags_compat_mark_bad;
++}
++#endif
diff --git a/target/linux/generic/patches-4.0/503-yaffs-add-tags-9bytes-mount-option.patch b/target/linux/generic/patches-4.0/503-yaffs-add-tags-9bytes-mount-option.patch
new file mode 100644
index 0000000..3f51baf
--- /dev/null
+++ b/target/linux/generic/patches-4.0/503-yaffs-add-tags-9bytes-mount-option.patch
@@ -0,0 +1,115 @@
+Subject: yaffs: add support for tags-9bytes mount option
+
+Signed-off-by: Gabor Juhos <juhosg@openwrt.org>
+---
+--- a/fs/yaffs2/yaffs_vfs.c
++++ b/fs/yaffs2/yaffs_vfs.c
+@@ -2644,6 +2644,7 @@ static const struct super_operations yaf
+ 
+ struct yaffs_options {
+ 	int inband_tags;
++	int tags_9bytes;
+ 	int skip_checkpoint_read;
+ 	int skip_checkpoint_write;
+ 	int no_cache;
+@@ -2683,6 +2684,8 @@ static int yaffs_parse_options(struct ya
+ 
+ 		if (!strcmp(cur_opt, "inband-tags")) {
+ 			options->inband_tags = 1;
++		} else if (!strcmp(cur_opt, "tags-9bytes")) {
++			options->tags_9bytes = 1;
+ 		} else if (!strcmp(cur_opt, "tags-ecc-off")) {
+ 			options->tags_ecc_on = 0;
+ 			options->tags_ecc_overridden = 1;
+@@ -2756,7 +2759,6 @@ static struct super_block *yaffs_interna
+ 	struct yaffs_param *param;
+ 
+ 	int read_only = 0;
+-	int inband_tags = 0;
+ 
+ 	struct yaffs_options options;
+ 
+@@ -2796,6 +2798,9 @@ static struct super_block *yaffs_interna
+ 
+ 	memset(&options, 0, sizeof(options));
+ 
++	if (IS_ENABLED(CONFIG_YAFFS_9BYTE_TAGS))
++		options.tags_9bytes = 1;
++
+ 	if (yaffs_parse_options(&options, data_str)) {
+ 		/* Option parsing failed */
+ 		return NULL;
+@@ -2829,17 +2834,22 @@ static struct super_block *yaffs_interna
+ 	}
+ 
+ 	/* Added NCB 26/5/2006 for completeness */
+-	if (yaffs_version == 2 && !options.inband_tags
+-	    && WRITE_SIZE(mtd) == 512) {
++	if (yaffs_version == 2 &&
++	    (!options.inband_tags || options.tags_9bytes) &&
++	    WRITE_SIZE(mtd) == 512) {
+ 		yaffs_trace(YAFFS_TRACE_ALWAYS, "auto selecting yaffs1");
+ 		yaffs_version = 1;
+ 	}
+ 
+-	if (mtd->oobavail < sizeof(struct yaffs_packed_tags2) ||
+-	    options.inband_tags)
+-		inband_tags = 1;
++	if (yaffs_version == 2 &&
++	    mtd->oobavail < sizeof(struct yaffs_packed_tags2)) {
++		yaffs_trace(YAFFS_TRACE_ALWAYS, "auto selecting inband tags");
++		options.inband_tags = 1;
++	}
+ 
+-	if(yaffs_verify_mtd(mtd, yaffs_version, inband_tags) < 0)
++	err = yaffs_verify_mtd(mtd, yaffs_version, options.inband_tags,
++			       options.tags_9bytes);
++	if (err < 0)
+ 		return NULL;
+ 
+ 	/* OK, so if we got here, we have an MTD that's NAND and looks
+@@ -2896,7 +2906,8 @@ static struct super_block *yaffs_interna
+ 
+ 	param->n_reserved_blocks = 5;
+ 	param->n_caches = (options.no_cache) ? 0 : 10;
+-	param->inband_tags = inband_tags;
++	param->inband_tags = options.inband_tags;
++	param->tags_9bytes = options.tags_9bytes;
+ 
+ 	param->enable_xattr = 1;
+ 	if (options.lazy_loading_overridden)
+--- a/fs/yaffs2/yaffs_mtdif.c
++++ b/fs/yaffs2/yaffs_mtdif.c
+@@ -278,7 +278,8 @@ struct mtd_info * yaffs_get_mtd_device(d
+ 	return mtd;
+ }
+ 
+-int yaffs_verify_mtd(struct mtd_info *mtd, int yaffs_version, int inband_tags)
++int yaffs_verify_mtd(struct mtd_info *mtd, int yaffs_version, int inband_tags,
++		     int tags_9bytes)
+ {
+ 	if (yaffs_version == 2) {
+ 		if ((WRITE_SIZE(mtd) < YAFFS_MIN_YAFFS2_CHUNK_SIZE ||
+@@ -297,6 +298,12 @@ int yaffs_verify_mtd(struct mtd_info *mt
+ 			);
+ 			return -1;
+ 		}
++
++		if (tags_9bytes && mtd->oobavail < 9) {
++			yaffs_trace(YAFFS_TRACE_ALWAYS,
++				    "MTD device does not support 9-byte tags");
++			return -1;
++		}
+ 	}
+ 
+ 	return 0;
+--- a/fs/yaffs2/yaffs_mtdif.h
++++ b/fs/yaffs2/yaffs_mtdif.h
+@@ -21,5 +21,6 @@
+ void yaffs_mtd_drv_install(struct yaffs_dev *dev);
+ struct mtd_info * yaffs_get_mtd_device(dev_t sdev);
+ void yaffs_put_mtd_device(struct mtd_info *mtd);
+-int yaffs_verify_mtd(struct mtd_info *mtd, int yaffs_version, int inband_tags);
++int yaffs_verify_mtd(struct mtd_info *mtd, int yaffs_version, int inband_tags,
++		     int tags_9bytes);
+ #endif
diff --git a/target/linux/generic/patches-4.0/504-yaffs-3.16-new-fops.patch b/target/linux/generic/patches-4.0/504-yaffs-3.16-new-fops.patch
new file mode 100644
index 0000000..11c6da0
--- /dev/null
+++ b/target/linux/generic/patches-4.0/504-yaffs-3.16-new-fops.patch
@@ -0,0 +1,25 @@
+--- a/fs/yaffs2/yaffs_vfs.c
++++ b/fs/yaffs2/yaffs_vfs.c
+@@ -774,7 +774,21 @@ static int yaffs_sync_object(struct file
+ }
+ 
+ 
+-#if (LINUX_VERSION_CODE > KERNEL_VERSION(2, 6, 22))
++#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 16, 0))
++static const struct file_operations yaffs_file_operations = {
++	.read = new_sync_read,
++	.read_iter = generic_file_read_iter,
++	.write = new_sync_write,
++	.write_iter = generic_file_write_iter,
++	.mmap = generic_file_mmap,
++	.flush = yaffs_file_flush,
++	.fsync = yaffs_sync_object,
++	.splice_read = generic_file_splice_read,
++	.splice_write = iter_file_splice_write,
++	.llseek = generic_file_llseek,
++};
++
++#elif (LINUX_VERSION_CODE > KERNEL_VERSION(2, 6, 22))
+ static const struct file_operations yaffs_file_operations = {
+ 	.read = do_sync_read,
+ 	.write = do_sync_write,
diff --git a/target/linux/generic/patches-4.0/505-yaffs-3.19-f_dentry-remove.patch b/target/linux/generic/patches-4.0/505-yaffs-3.19-f_dentry-remove.patch
new file mode 100644
index 0000000..4dd2afe
--- /dev/null
+++ b/target/linux/generic/patches-4.0/505-yaffs-3.19-f_dentry-remove.patch
@@ -0,0 +1,95 @@
+--- a/fs/yaffs2/yaffs_vfs.c
++++ b/fs/yaffs2/yaffs_vfs.c
+@@ -283,7 +283,7 @@ static int yaffs_readpage_nolock(struct
+ 		(long long)pos,
+ 		(unsigned)PAGE_CACHE_SIZE);
+ 
+-	obj = yaffs_dentry_to_obj(f->f_dentry);
++	obj = yaffs_dentry_to_obj(f->f_path.dentry);
+ 
+ 	dev = obj->my_dev;
+ 
+@@ -481,7 +481,7 @@ static ssize_t yaffs_hold_space(struct f
+ 
+ 	int n_free_chunks;
+ 
+-	obj = yaffs_dentry_to_obj(f->f_dentry);
++	obj = yaffs_dentry_to_obj(f->f_path.dentry);
+ 
+ 	dev = obj->my_dev;
+ 
+@@ -499,7 +499,7 @@ static void yaffs_release_space(struct f
+ 	struct yaffs_obj *obj;
+ 	struct yaffs_dev *dev;
+ 
+-	obj = yaffs_dentry_to_obj(f->f_dentry);
++	obj = yaffs_dentry_to_obj(f->f_path.dentry);
+ 
+ 	dev = obj->my_dev;
+ 
+@@ -591,7 +591,7 @@ static ssize_t yaffs_file_write(struct f
+ 	struct inode *inode;
+ 	struct yaffs_dev *dev;
+ 
+-	obj = yaffs_dentry_to_obj(f->f_dentry);
++	obj = yaffs_dentry_to_obj(f->f_path.dentry);
+ 
+ 	if (!obj) {
+ 		yaffs_trace(YAFFS_TRACE_OS,
+@@ -603,7 +603,7 @@ static ssize_t yaffs_file_write(struct f
+ 
+ 	yaffs_gross_lock(dev);
+ 
+-	inode = f->f_dentry->d_inode;
++	inode = f->f_path.dentry->d_inode;
+ 
+ 	if (!S_ISBLK(inode->i_mode) && f->f_flags & O_APPEND)
+ 		ipos = inode->i_size;
+@@ -727,7 +727,7 @@ static int yaffs_file_flush(struct file
+ static int yaffs_file_flush(struct file *file)
+ #endif
+ {
+-	struct yaffs_obj *obj = yaffs_dentry_to_obj(file->f_dentry);
++	struct yaffs_obj *obj = yaffs_dentry_to_obj(file->f_path.dentry);
+ 
+ 	struct yaffs_dev *dev = obj->my_dev;
+ 
+@@ -1730,7 +1730,7 @@ static int yaffs_iterate(struct file *f,
+ 
+ 	char name[YAFFS_MAX_NAME_LENGTH + 1];
+ 
+-	obj = yaffs_dentry_to_obj(f->f_dentry);
++	obj = yaffs_dentry_to_obj(f->f_path.dentry);
+ 	dev = obj->my_dev;
+ 
+ 	yaffs_gross_lock(dev);
+@@ -1794,14 +1794,14 @@ static int yaffs_readdir(struct file *f,
+ 	struct yaffs_obj *obj;
+ 	struct yaffs_dev *dev;
+ 	struct yaffs_search_context *sc;
+-	struct inode *inode = f->f_dentry->d_inode;
++	struct inode *inode = f->f_path.dentry->d_inode;
+ 	unsigned long offset, curoffs;
+ 	struct yaffs_obj *l;
+ 	int ret_val = 0;
+ 
+ 	char name[YAFFS_MAX_NAME_LENGTH + 1];
+ 
+-	obj = yaffs_dentry_to_obj(f->f_dentry);
++	obj = yaffs_dentry_to_obj(f->f_path.dentry);
+ 	dev = obj->my_dev;
+ 
+ 	yaffs_gross_lock(dev);
+@@ -1835,10 +1835,10 @@ static int yaffs_readdir(struct file *f,
+ 	if (offset == 1) {
+ 		yaffs_trace(YAFFS_TRACE_OS,
+ 			"yaffs_readdir: entry .. ino %d",
+-			(int)f->f_dentry->d_parent->d_inode->i_ino);
++			(int)f->f_path.dentry->d_parent->d_inode->i_ino);
+ 		yaffs_gross_unlock(dev);
+ 		if (filldir(dirent, "..", 2, offset,
+-			    f->f_dentry->d_parent->d_inode->i_ino,
++			    f->f_path.dentry->d_parent->d_inode->i_ino,
+ 			    DT_DIR) < 0) {
+ 			yaffs_gross_lock(dev);
+ 			goto out;
diff --git a/target/linux/generic/patches-4.0/520-squashfs_update_xz_comp_opts.patch b/target/linux/generic/patches-4.0/520-squashfs_update_xz_comp_opts.patch
new file mode 100644
index 0000000..ad11b30
--- /dev/null
+++ b/target/linux/generic/patches-4.0/520-squashfs_update_xz_comp_opts.patch
@@ -0,0 +1,25 @@
+From f31b7c0efa255dd17a5f584022a319387f09b0d8 Mon Sep 17 00:00:00 2001
+From: Jonas Gorski <jonas.gorski@gmail.com>
+Date: Tue, 12 Apr 2011 19:55:41 +0200
+Subject: [PATCH] squashfs: update xz compressor options struct.
+
+Update the xz compressor options struct to match the squashfs userspace
+one.
+---
+ fs/squashfs/xz_wrapper.c |    4 +++-
+ 1 files changed, 3 insertions(+), 1 deletions(-)
+
+--- a/fs/squashfs/xz_wrapper.c
++++ b/fs/squashfs/xz_wrapper.c
+@@ -40,8 +40,10 @@ struct squashfs_xz {
+ };
+ 
+ struct disk_comp_opts {
+-	__le32 dictionary_size;
+ 	__le32 flags;
++	__le16 bit_opts;
++	__le16 fb;
++	__le32 dictionary_size;
+ };
+ 
+ struct comp_opts {
diff --git a/target/linux/generic/patches-4.0/530-jffs2_make_lzma_available.patch b/target/linux/generic/patches-4.0/530-jffs2_make_lzma_available.patch
new file mode 100644
index 0000000..6a500cd
--- /dev/null
+++ b/target/linux/generic/patches-4.0/530-jffs2_make_lzma_available.patch
@@ -0,0 +1,5142 @@
+--- a/fs/jffs2/Kconfig
++++ b/fs/jffs2/Kconfig
+@@ -139,6 +139,15 @@ config JFFS2_LZO
+ 	  This feature was added in July, 2007. Say 'N' if you need
+ 	  compatibility with older bootloaders or kernels.
+ 
++config JFFS2_LZMA
++	bool "JFFS2 LZMA compression support" if JFFS2_COMPRESSION_OPTIONS
++	select LZMA_COMPRESS
++	select LZMA_DECOMPRESS
++	depends on JFFS2_FS
++	default n
++	help
++	  JFFS2 wrapper to the LZMA C SDK
++
+ config JFFS2_RTIME
+ 	bool "JFFS2 RTIME compression support" if JFFS2_COMPRESSION_OPTIONS
+ 	depends on JFFS2_FS
+--- a/fs/jffs2/Makefile
++++ b/fs/jffs2/Makefile
+@@ -18,4 +18,7 @@ jffs2-$(CONFIG_JFFS2_RUBIN)	+= compr_rub
+ jffs2-$(CONFIG_JFFS2_RTIME)	+= compr_rtime.o
+ jffs2-$(CONFIG_JFFS2_ZLIB)	+= compr_zlib.o
+ jffs2-$(CONFIG_JFFS2_LZO)	+= compr_lzo.o
++jffs2-$(CONFIG_JFFS2_LZMA)      += compr_lzma.o
+ jffs2-$(CONFIG_JFFS2_SUMMARY)   += summary.o
++
++CFLAGS_compr_lzma.o += -Iinclude/linux -Ilib/lzma
+--- a/fs/jffs2/compr.c
++++ b/fs/jffs2/compr.c
+@@ -378,6 +378,9 @@ int __init jffs2_compressors_init(void)
+ #ifdef CONFIG_JFFS2_LZO
+ 	jffs2_lzo_init();
+ #endif
++#ifdef CONFIG_JFFS2_LZMA
++        jffs2_lzma_init();
++#endif
+ /* Setting default compression mode */
+ #ifdef CONFIG_JFFS2_CMODE_NONE
+ 	jffs2_compression_mode = JFFS2_COMPR_MODE_NONE;
+@@ -401,6 +404,9 @@ int __init jffs2_compressors_init(void)
+ int jffs2_compressors_exit(void)
+ {
+ /* Unregistering compressors */
++#ifdef CONFIG_JFFS2_LZMA
++        jffs2_lzma_exit();
++#endif
+ #ifdef CONFIG_JFFS2_LZO
+ 	jffs2_lzo_exit();
+ #endif
+--- a/fs/jffs2/compr.h
++++ b/fs/jffs2/compr.h
+@@ -29,9 +29,9 @@
+ #define JFFS2_DYNRUBIN_PRIORITY  20
+ #define JFFS2_LZARI_PRIORITY     30
+ #define JFFS2_RTIME_PRIORITY     50
+-#define JFFS2_ZLIB_PRIORITY      60
+-#define JFFS2_LZO_PRIORITY       80
+-
++#define JFFS2_LZMA_PRIORITY      70
++#define JFFS2_ZLIB_PRIORITY      80
++#define JFFS2_LZO_PRIORITY       90
+ 
+ #define JFFS2_RUBINMIPS_DISABLED /* RUBINs will be used only */
+ #define JFFS2_DYNRUBIN_DISABLED  /*	   for decompression */
+@@ -101,5 +101,9 @@ void jffs2_zlib_exit(void);
+ int jffs2_lzo_init(void);
+ void jffs2_lzo_exit(void);
+ #endif
++#ifdef CONFIG_JFFS2_LZMA
++int jffs2_lzma_init(void);
++void jffs2_lzma_exit(void);
++#endif
+ 
+ #endif /* __JFFS2_COMPR_H__ */
+--- /dev/null
++++ b/fs/jffs2/compr_lzma.c
+@@ -0,0 +1,128 @@
++/*
++ * JFFS2 -- Journalling Flash File System, Version 2.
++ *
++ * For licensing information, see the file 'LICENCE' in this directory.
++ *
++ * JFFS2 wrapper to the LZMA C SDK
++ *
++ */
++
++#include <linux/lzma.h>
++#include "compr.h"
++
++#ifdef __KERNEL__
++	static DEFINE_MUTEX(deflate_mutex);
++#endif
++
++CLzmaEncHandle *p;
++Byte propsEncoded[LZMA_PROPS_SIZE];
++SizeT propsSize = sizeof(propsEncoded);
++
++STATIC void lzma_free_workspace(void)
++{
++	LzmaEnc_Destroy(p, &lzma_alloc, &lzma_alloc);
++}
++
++STATIC int INIT lzma_alloc_workspace(CLzmaEncProps *props)
++{
++	if ((p = (CLzmaEncHandle *)LzmaEnc_Create(&lzma_alloc)) == NULL)
++	{
++		PRINT_ERROR("Failed to allocate lzma deflate workspace\n");
++		return -ENOMEM;
++	}
++
++	if (LzmaEnc_SetProps(p, props) != SZ_OK)
++	{
++		lzma_free_workspace();
++		return -1;
++	}
++	
++	if (LzmaEnc_WriteProperties(p, propsEncoded, &propsSize) != SZ_OK)
++	{
++		lzma_free_workspace();
++		return -1;
++	}
++
++        return 0;
++}
++
++STATIC int jffs2_lzma_compress(unsigned char *data_in, unsigned char *cpage_out,
++			      uint32_t *sourcelen, uint32_t *dstlen)
++{
++	SizeT compress_size = (SizeT)(*dstlen);
++	int ret;
++
++	#ifdef __KERNEL__
++		mutex_lock(&deflate_mutex);
++	#endif
++
++	ret = LzmaEnc_MemEncode(p, cpage_out, &compress_size, data_in, *sourcelen,
++		0, NULL, &lzma_alloc, &lzma_alloc);
++
++	#ifdef __KERNEL__
++		mutex_unlock(&deflate_mutex);
++	#endif
++
++	if (ret != SZ_OK)
++		return -1;
++
++	*dstlen = (uint32_t)compress_size;
++
++	return 0;
++}
++
++STATIC int jffs2_lzma_decompress(unsigned char *data_in, unsigned char *cpage_out,
++				 uint32_t srclen, uint32_t destlen)
++{
++	int ret;
++	SizeT dl = (SizeT)destlen;
++	SizeT sl = (SizeT)srclen;
++	ELzmaStatus status;
++	
++	ret = LzmaDecode(cpage_out, &dl, data_in, &sl, propsEncoded,
++		propsSize, LZMA_FINISH_ANY, &status, &lzma_alloc);
++
++	if (ret != SZ_OK || status == LZMA_STATUS_NOT_FINISHED || dl != (SizeT)destlen)
++		return -1;
++
++	return 0;
++}
++
++static struct jffs2_compressor jffs2_lzma_comp = {
++	.priority = JFFS2_LZMA_PRIORITY,
++	.name = "lzma",
++	.compr = JFFS2_COMPR_LZMA,
++	.compress = &jffs2_lzma_compress,
++	.decompress = &jffs2_lzma_decompress,
++	.disabled = 0,
++};
++
++int INIT jffs2_lzma_init(void)
++{
++        int ret;
++	CLzmaEncProps props;
++	LzmaEncProps_Init(&props);
++
++        props.dictSize = LZMA_BEST_DICT(0x2000);
++        props.level = LZMA_BEST_LEVEL;
++        props.lc = LZMA_BEST_LC;
++        props.lp = LZMA_BEST_LP;
++        props.pb = LZMA_BEST_PB;
++        props.fb = LZMA_BEST_FB;
++
++	ret = lzma_alloc_workspace(&props);
++        if (ret < 0)
++                return ret;
++
++	ret = jffs2_register_compressor(&jffs2_lzma_comp);
++	if (ret)
++		lzma_free_workspace();
++	
++        return ret;
++}
++
++void jffs2_lzma_exit(void)
++{
++	jffs2_unregister_compressor(&jffs2_lzma_comp);
++	lzma_free_workspace();
++}
+--- a/fs/jffs2/super.c
++++ b/fs/jffs2/super.c
+@@ -375,14 +375,41 @@ static int __init init_jffs2_fs(void)
+ 	BUILD_BUG_ON(sizeof(struct jffs2_raw_inode) != 68);
+ 	BUILD_BUG_ON(sizeof(struct jffs2_raw_summary) != 32);
+ 
+-	pr_info("version 2.2."
++	pr_info("version 2.2"
+ #ifdef CONFIG_JFFS2_FS_WRITEBUFFER
+ 	       " (NAND)"
+ #endif
+ #ifdef CONFIG_JFFS2_SUMMARY
+-	       " (SUMMARY) "
++	       " (SUMMARY)"
+ #endif
+-	       " © 2001-2006 Red Hat, Inc.\n");
++#ifdef CONFIG_JFFS2_ZLIB
++	       " (ZLIB)"
++#endif
++#ifdef CONFIG_JFFS2_LZO
++	       " (LZO)"
++#endif
++#ifdef CONFIG_JFFS2_LZMA
++	       " (LZMA)"
++#endif
++#ifdef CONFIG_JFFS2_RTIME
++	       " (RTIME)"
++#endif
++#ifdef CONFIG_JFFS2_RUBIN
++	       " (RUBIN)"
++#endif
++#ifdef  CONFIG_JFFS2_CMODE_NONE
++	       " (CMODE_NONE)"
++#endif
++#ifdef CONFIG_JFFS2_CMODE_PRIORITY
++	       " (CMODE_PRIORITY)"
++#endif
++#ifdef CONFIG_JFFS2_CMODE_SIZE
++	       " (CMODE_SIZE)"
++#endif
++#ifdef CONFIG_JFFS2_CMODE_FAVOURLZO
++	       " (CMODE_FAVOURLZO)"
++#endif
++	       " (c) 2001-2006 Red Hat, Inc.\n");
+ 
+ 	jffs2_inode_cachep = kmem_cache_create("jffs2_i",
+ 					     sizeof(struct jffs2_inode_info),
+--- a/include/uapi/linux/jffs2.h
++++ b/include/uapi/linux/jffs2.h
+@@ -46,6 +46,7 @@
+ #define JFFS2_COMPR_DYNRUBIN	0x05
+ #define JFFS2_COMPR_ZLIB	0x06
+ #define JFFS2_COMPR_LZO		0x07
++#define JFFS2_COMPR_LZMA	0x08
+ /* Compatibility flags. */
+ #define JFFS2_COMPAT_MASK 0xc000      /* What do to if an unknown nodetype is found */
+ #define JFFS2_NODE_ACCURATE 0x2000
+--- /dev/null
++++ b/include/linux/lzma.h
+@@ -0,0 +1,62 @@
++#ifndef __LZMA_H__
++#define __LZMA_H__
++
++#ifdef __KERNEL__
++	#include <linux/kernel.h>
++	#include <linux/sched.h>
++	#include <linux/slab.h>
++	#include <linux/vmalloc.h>
++	#include <linux/init.h>
++	#define LZMA_MALLOC vmalloc
++	#define LZMA_FREE vfree
++	#define PRINT_ERROR(msg) printk(KERN_WARNING #msg)
++	#define INIT __init
++	#define STATIC static
++#else
++	#include <stdint.h>
++	#include <stdlib.h>
++	#include <stdio.h>
++	#include <unistd.h>
++	#include <string.h>
++	#include <asm/types.h>
++	#include <errno.h>
++	#include <linux/jffs2.h>
++	#ifndef PAGE_SIZE
++		extern int page_size;
++		#define PAGE_SIZE page_size
++	#endif
++	#define LZMA_MALLOC malloc
++	#define LZMA_FREE free
++	#define PRINT_ERROR(msg) fprintf(stderr, msg)
++	#define INIT
++	#define STATIC
++#endif
++
++#include "lzma/LzmaDec.h"
++#include "lzma/LzmaEnc.h"
++
++#define LZMA_BEST_LEVEL (9)
++#define LZMA_BEST_LC    (0)
++#define LZMA_BEST_LP    (0)
++#define LZMA_BEST_PB    (0)
++#define LZMA_BEST_FB  (273)
++
++#define LZMA_BEST_DICT(n) (((int)((n) / 2)) * 2)
++
++static void *p_lzma_malloc(void *p, size_t size)
++{
++        if (size == 0)
++                return NULL;
++
++        return LZMA_MALLOC(size);
++}
++
++static void p_lzma_free(void *p, void *address)
++{
++        if (address != NULL)
++                LZMA_FREE(address);
++}
++
++static ISzAlloc lzma_alloc = {p_lzma_malloc, p_lzma_free};
++
++#endif
+--- /dev/null
++++ b/include/linux/lzma/LzFind.h
+@@ -0,0 +1,115 @@
++/* LzFind.h -- Match finder for LZ algorithms
++2009-04-22 : Igor Pavlov : Public domain */
++
++#ifndef __LZ_FIND_H
++#define __LZ_FIND_H
++
++#include "Types.h"
++
++#ifdef __cplusplus
++extern "C" {
++#endif
++
++typedef UInt32 CLzRef;
++
++typedef struct _CMatchFinder
++{
++  Byte *buffer;
++  UInt32 pos;
++  UInt32 posLimit;
++  UInt32 streamPos;
++  UInt32 lenLimit;
++
++  UInt32 cyclicBufferPos;
++  UInt32 cyclicBufferSize; /* it must be = (historySize + 1) */
++
++  UInt32 matchMaxLen;
++  CLzRef *hash;
++  CLzRef *son;
++  UInt32 hashMask;
++  UInt32 cutValue;
++
++  Byte *bufferBase;
++  ISeqInStream *stream;
++  int streamEndWasReached;
++
++  UInt32 blockSize;
++  UInt32 keepSizeBefore;
++  UInt32 keepSizeAfter;
++
++  UInt32 numHashBytes;
++  int directInput;
++  size_t directInputRem;
++  int btMode;
++  int bigHash;
++  UInt32 historySize;
++  UInt32 fixedHashSize;
++  UInt32 hashSizeSum;
++  UInt32 numSons;
++  SRes result;
++  UInt32 crc[256];
++} CMatchFinder;
++
++#define Inline_MatchFinder_GetPointerToCurrentPos(p) ((p)->buffer)
++#define Inline_MatchFinder_GetIndexByte(p, index) ((p)->buffer[(Int32)(index)])
++
++#define Inline_MatchFinder_GetNumAvailableBytes(p) ((p)->streamPos - (p)->pos)
++
++int MatchFinder_NeedMove(CMatchFinder *p);
++Byte *MatchFinder_GetPointerToCurrentPos(CMatchFinder *p);
++void MatchFinder_MoveBlock(CMatchFinder *p);
++void MatchFinder_ReadIfRequired(CMatchFinder *p);
++
++void MatchFinder_Construct(CMatchFinder *p);
++
++/* Conditions:
++     historySize <= 3 GB
++     keepAddBufferBefore + matchMaxLen + keepAddBufferAfter < 511MB
++*/
++int MatchFinder_Create(CMatchFinder *p, UInt32 historySize,
++    UInt32 keepAddBufferBefore, UInt32 matchMaxLen, UInt32 keepAddBufferAfter,
++    ISzAlloc *alloc);
++void MatchFinder_Free(CMatchFinder *p, ISzAlloc *alloc);
++void MatchFinder_Normalize3(UInt32 subValue, CLzRef *items, UInt32 numItems);
++void MatchFinder_ReduceOffsets(CMatchFinder *p, UInt32 subValue);
++
++UInt32 * GetMatchesSpec1(UInt32 lenLimit, UInt32 curMatch, UInt32 pos, const Byte *buffer, CLzRef *son,
++    UInt32 _cyclicBufferPos, UInt32 _cyclicBufferSize, UInt32 _cutValue,
++    UInt32 *distances, UInt32 maxLen);
++
++/*
++Conditions:
++  Mf_GetNumAvailableBytes_Func must be called before each Mf_GetMatchLen_Func.
++  Mf_GetPointerToCurrentPos_Func's result must be used only before any other function
++*/
++
++typedef void (*Mf_Init_Func)(void *object);
++typedef Byte (*Mf_GetIndexByte_Func)(void *object, Int32 index);
++typedef UInt32 (*Mf_GetNumAvailableBytes_Func)(void *object);
++typedef const Byte * (*Mf_GetPointerToCurrentPos_Func)(void *object);
++typedef UInt32 (*Mf_GetMatches_Func)(void *object, UInt32 *distances);
++typedef void (*Mf_Skip_Func)(void *object, UInt32);
++
++typedef struct _IMatchFinder
++{
++  Mf_Init_Func Init;
++  Mf_GetIndexByte_Func GetIndexByte;
++  Mf_GetNumAvailableBytes_Func GetNumAvailableBytes;
++  Mf_GetPointerToCurrentPos_Func GetPointerToCurrentPos;
++  Mf_GetMatches_Func GetMatches;
++  Mf_Skip_Func Skip;
++} IMatchFinder;
++
++void MatchFinder_CreateVTable(CMatchFinder *p, IMatchFinder *vTable);
++
++void MatchFinder_Init(CMatchFinder *p);
++UInt32 Bt3Zip_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances);
++UInt32 Hc3Zip_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances);
++void Bt3Zip_MatchFinder_Skip(CMatchFinder *p, UInt32 num);
++void Hc3Zip_MatchFinder_Skip(CMatchFinder *p, UInt32 num);
++
++#ifdef __cplusplus
++}
++#endif
++
++#endif
+--- /dev/null
++++ b/include/linux/lzma/LzHash.h
+@@ -0,0 +1,54 @@
++/* LzHash.h -- HASH functions for LZ algorithms
++2009-02-07 : Igor Pavlov : Public domain */
++
++#ifndef __LZ_HASH_H
++#define __LZ_HASH_H
++
++#define kHash2Size (1 << 10)
++#define kHash3Size (1 << 16)
++#define kHash4Size (1 << 20)
++
++#define kFix3HashSize (kHash2Size)
++#define kFix4HashSize (kHash2Size + kHash3Size)
++#define kFix5HashSize (kHash2Size + kHash3Size + kHash4Size)
++
++#define HASH2_CALC hashValue = cur[0] | ((UInt32)cur[1] << 8);
++
++#define HASH3_CALC { \
++  UInt32 temp = p->crc[cur[0]] ^ cur[1]; \
++  hash2Value = temp & (kHash2Size - 1); \
++  hashValue = (temp ^ ((UInt32)cur[2] << 8)) & p->hashMask; }
++
++#define HASH4_CALC { \
++  UInt32 temp = p->crc[cur[0]] ^ cur[1]; \
++  hash2Value = temp & (kHash2Size - 1); \
++  hash3Value = (temp ^ ((UInt32)cur[2] << 8)) & (kHash3Size - 1); \
++  hashValue = (temp ^ ((UInt32)cur[2] << 8) ^ (p->crc[cur[3]] << 5)) & p->hashMask; }
++
++#define HASH5_CALC { \
++  UInt32 temp = p->crc[cur[0]] ^ cur[1]; \
++  hash2Value = temp & (kHash2Size - 1); \
++  hash3Value = (temp ^ ((UInt32)cur[2] << 8)) & (kHash3Size - 1); \
++  hash4Value = (temp ^ ((UInt32)cur[2] << 8) ^ (p->crc[cur[3]] << 5)); \
++  hashValue = (hash4Value ^ (p->crc[cur[4]] << 3)) & p->hashMask; \
++  hash4Value &= (kHash4Size - 1); }
++
++/* #define HASH_ZIP_CALC hashValue = ((cur[0] | ((UInt32)cur[1] << 8)) ^ p->crc[cur[2]]) & 0xFFFF; */
++#define HASH_ZIP_CALC hashValue = ((cur[2] | ((UInt32)cur[0] << 8)) ^ p->crc[cur[1]]) & 0xFFFF;
++
++
++#define MT_HASH2_CALC \
++  hash2Value = (p->crc[cur[0]] ^ cur[1]) & (kHash2Size - 1);
++
++#define MT_HASH3_CALC { \
++  UInt32 temp = p->crc[cur[0]] ^ cur[1]; \
++  hash2Value = temp & (kHash2Size - 1); \
++  hash3Value = (temp ^ ((UInt32)cur[2] << 8)) & (kHash3Size - 1); }
++
++#define MT_HASH4_CALC { \
++  UInt32 temp = p->crc[cur[0]] ^ cur[1]; \
++  hash2Value = temp & (kHash2Size - 1); \
++  hash3Value = (temp ^ ((UInt32)cur[2] << 8)) & (kHash3Size - 1); \
++  hash4Value = (temp ^ ((UInt32)cur[2] << 8) ^ (p->crc[cur[3]] << 5)) & (kHash4Size - 1); }
++
++#endif
+--- /dev/null
++++ b/include/linux/lzma/LzmaDec.h
+@@ -0,0 +1,231 @@
++/* LzmaDec.h -- LZMA Decoder
++2009-02-07 : Igor Pavlov : Public domain */
++
++#ifndef __LZMA_DEC_H
++#define __LZMA_DEC_H
++
++#include "Types.h"
++
++#ifdef __cplusplus
++extern "C" {
++#endif
++
++/* #define _LZMA_PROB32 */
++/* _LZMA_PROB32 can increase the speed on some CPUs,
++   but memory usage for CLzmaDec::probs will be doubled in that case */
++
++#ifdef _LZMA_PROB32
++#define CLzmaProb UInt32
++#else
++#define CLzmaProb UInt16
++#endif
++
++
++/* ---------- LZMA Properties ---------- */
++
++#define LZMA_PROPS_SIZE 5
++
++typedef struct _CLzmaProps
++{
++  unsigned lc, lp, pb;
++  UInt32 dicSize;
++} CLzmaProps;
++
++/* LzmaProps_Decode - decodes properties
++Returns:
++  SZ_OK
++  SZ_ERROR_UNSUPPORTED - Unsupported properties
++*/
++
++SRes LzmaProps_Decode(CLzmaProps *p, const Byte *data, unsigned size);
++
++
++/* ---------- LZMA Decoder state ---------- */
++
++/* LZMA_REQUIRED_INPUT_MAX = number of required input bytes for worst case.
++   Num bits = log2((2^11 / 31) ^ 22) + 26 < 134 + 26 = 160; */
++
++#define LZMA_REQUIRED_INPUT_MAX 20
++
++typedef struct
++{
++  CLzmaProps prop;
++  CLzmaProb *probs;
++  Byte *dic;
++  const Byte *buf;
++  UInt32 range, code;
++  SizeT dicPos;
++  SizeT dicBufSize;
++  UInt32 processedPos;
++  UInt32 checkDicSize;
++  unsigned state;
++  UInt32 reps[4];
++  unsigned remainLen;
++  int needFlush;
++  int needInitState;
++  UInt32 numProbs;
++  unsigned tempBufSize;
++  Byte tempBuf[LZMA_REQUIRED_INPUT_MAX];
++} CLzmaDec;
++
++#define LzmaDec_Construct(p) { (p)->dic = 0; (p)->probs = 0; }
++
++void LzmaDec_Init(CLzmaDec *p);
++
++/* There are two types of LZMA streams:
++     0) Stream with end mark. That end mark adds about 6 bytes to compressed size.
++     1) Stream without end mark. You must know exact uncompressed size to decompress such stream. */
++
++typedef enum
++{
++  LZMA_FINISH_ANY,   /* finish at any point */
++  LZMA_FINISH_END    /* block must be finished at the end */
++} ELzmaFinishMode;
++
++/* ELzmaFinishMode has meaning only if the decoding reaches output limit !!!
++
++   You must use LZMA_FINISH_END, when you know that current output buffer
++   covers last bytes of block. In other cases you must use LZMA_FINISH_ANY.
++
++   If LZMA decoder sees end marker before reaching output limit, it returns SZ_OK,
++   and output value of destLen will be less than output buffer size limit.
++   You can check status result also.
++
++   You can use multiple checks to test data integrity after full decompression:
++     1) Check Result and "status" variable.
++     2) Check that output(destLen) = uncompressedSize, if you know real uncompressedSize.
++     3) Check that output(srcLen) = compressedSize, if you know real compressedSize.
++        You must use correct finish mode in that case. */
++
++typedef enum
++{
++  LZMA_STATUS_NOT_SPECIFIED,               /* use main error code instead */
++  LZMA_STATUS_FINISHED_WITH_MARK,          /* stream was finished with end mark. */
++  LZMA_STATUS_NOT_FINISHED,                /* stream was not finished */
++  LZMA_STATUS_NEEDS_MORE_INPUT,            /* you must provide more input bytes */
++  LZMA_STATUS_MAYBE_FINISHED_WITHOUT_MARK  /* there is probability that stream was finished without end mark */
++} ELzmaStatus;
++
++/* ELzmaStatus is used only as output value for function call */
++
++
++/* ---------- Interfaces ---------- */
++
++/* There are 3 levels of interfaces:
++     1) Dictionary Interface
++     2) Buffer Interface
++     3) One Call Interface
++   You can select any of these interfaces, but don't mix functions from different
++   groups for same object. */
++
++
++/* There are two variants to allocate state for Dictionary Interface:
++     1) LzmaDec_Allocate / LzmaDec_Free
++     2) LzmaDec_AllocateProbs / LzmaDec_FreeProbs
++   You can use variant 2, if you set dictionary buffer manually.
++   For Buffer Interface you must always use variant 1.
++
++LzmaDec_Allocate* can return:
++  SZ_OK
++  SZ_ERROR_MEM         - Memory allocation error
++  SZ_ERROR_UNSUPPORTED - Unsupported properties
++*/
++   
++SRes LzmaDec_AllocateProbs(CLzmaDec *p, const Byte *props, unsigned propsSize, ISzAlloc *alloc);
++void LzmaDec_FreeProbs(CLzmaDec *p, ISzAlloc *alloc);
++
++SRes LzmaDec_Allocate(CLzmaDec *state, const Byte *prop, unsigned propsSize, ISzAlloc *alloc);
++void LzmaDec_Free(CLzmaDec *state, ISzAlloc *alloc);
++
++/* ---------- Dictionary Interface ---------- */
++
++/* You can use it, if you want to eliminate the overhead for data copying from
++   dictionary to some other external buffer.
++   You must work with CLzmaDec variables directly in this interface.
++
++   STEPS:
++     LzmaDec_Constr()
++     LzmaDec_Allocate()
++     for (each new stream)
++     {
++       LzmaDec_Init()
++       while (it needs more decompression)
++       {
++         LzmaDec_DecodeToDic()
++         use data from CLzmaDec::dic and update CLzmaDec::dicPos
++       }
++     }
++     LzmaDec_Free()
++*/
++
++/* LzmaDec_DecodeToDic
++   
++   The decoding to internal dictionary buffer (CLzmaDec::dic).
++   You must manually update CLzmaDec::dicPos, if it reaches CLzmaDec::dicBufSize !!!
++
++finishMode:
++  It has meaning only if the decoding reaches output limit (dicLimit).
++  LZMA_FINISH_ANY - Decode just dicLimit bytes.
++  LZMA_FINISH_END - Stream must be finished after dicLimit.
++
++Returns:
++  SZ_OK
++    status:
++      LZMA_STATUS_FINISHED_WITH_MARK
++      LZMA_STATUS_NOT_FINISHED
++      LZMA_STATUS_NEEDS_MORE_INPUT
++      LZMA_STATUS_MAYBE_FINISHED_WITHOUT_MARK
++  SZ_ERROR_DATA - Data error
++*/
++
++SRes LzmaDec_DecodeToDic(CLzmaDec *p, SizeT dicLimit,
++    const Byte *src, SizeT *srcLen, ELzmaFinishMode finishMode, ELzmaStatus *status);
++
++
++/* ---------- Buffer Interface ---------- */
++
++/* It's zlib-like interface.
++   See LzmaDec_DecodeToDic description for information about STEPS and return results,
++   but you must use LzmaDec_DecodeToBuf instead of LzmaDec_DecodeToDic and you don't need
++   to work with CLzmaDec variables manually.
++
++finishMode:
++  It has meaning only if the decoding reaches output limit (*destLen).
++  LZMA_FINISH_ANY - Decode just destLen bytes.
++  LZMA_FINISH_END - Stream must be finished after (*destLen).
++*/
++
++SRes LzmaDec_DecodeToBuf(CLzmaDec *p, Byte *dest, SizeT *destLen,
++    const Byte *src, SizeT *srcLen, ELzmaFinishMode finishMode, ELzmaStatus *status);
++
++
++/* ---------- One Call Interface ---------- */
++
++/* LzmaDecode
++
++finishMode:
++  It has meaning only if the decoding reaches output limit (*destLen).
++  LZMA_FINISH_ANY - Decode just destLen bytes.
++  LZMA_FINISH_END - Stream must be finished after (*destLen).
++
++Returns:
++  SZ_OK
++    status:
++      LZMA_STATUS_FINISHED_WITH_MARK
++      LZMA_STATUS_NOT_FINISHED
++      LZMA_STATUS_MAYBE_FINISHED_WITHOUT_MARK
++  SZ_ERROR_DATA - Data error
++  SZ_ERROR_MEM  - Memory allocation error
++  SZ_ERROR_UNSUPPORTED - Unsupported properties
++  SZ_ERROR_INPUT_EOF - It needs more bytes in input buffer (src).
++*/
++
++SRes LzmaDecode(Byte *dest, SizeT *destLen, const Byte *src, SizeT *srcLen,
++    const Byte *propData, unsigned propSize, ELzmaFinishMode finishMode,
++    ELzmaStatus *status, ISzAlloc *alloc);
++
++#ifdef __cplusplus
++}
++#endif
++
++#endif
+--- /dev/null
++++ b/include/linux/lzma/LzmaEnc.h
+@@ -0,0 +1,80 @@
++/*  LzmaEnc.h -- LZMA Encoder
++2009-02-07 : Igor Pavlov : Public domain */
++
++#ifndef __LZMA_ENC_H
++#define __LZMA_ENC_H
++
++#include "Types.h"
++
++#ifdef __cplusplus
++extern "C" {
++#endif
++
++#define LZMA_PROPS_SIZE 5
++
++typedef struct _CLzmaEncProps
++{
++  int level;       /*  0 <= level <= 9 */
++  UInt32 dictSize; /* (1 << 12) <= dictSize <= (1 << 27) for 32-bit version
++                      (1 << 12) <= dictSize <= (1 << 30) for 64-bit version
++                       default = (1 << 24) */
++  int lc;          /* 0 <= lc <= 8, default = 3 */
++  int lp;          /* 0 <= lp <= 4, default = 0 */
++  int pb;          /* 0 <= pb <= 4, default = 2 */
++  int algo;        /* 0 - fast, 1 - normal, default = 1 */
++  int fb;          /* 5 <= fb <= 273, default = 32 */
++  int btMode;      /* 0 - hashChain Mode, 1 - binTree mode - normal, default = 1 */
++  int numHashBytes; /* 2, 3 or 4, default = 4 */
++  UInt32 mc;        /* 1 <= mc <= (1 << 30), default = 32 */
++  unsigned writeEndMark;  /* 0 - do not write EOPM, 1 - write EOPM, default = 0 */
++  int numThreads;  /* 1 or 2, default = 2 */
++} CLzmaEncProps;
++
++void LzmaEncProps_Init(CLzmaEncProps *p);
++void LzmaEncProps_Normalize(CLzmaEncProps *p);
++UInt32 LzmaEncProps_GetDictSize(const CLzmaEncProps *props2);
++
++
++/* ---------- CLzmaEncHandle Interface ---------- */
++
++/* LzmaEnc_* functions can return the following exit codes:
++Returns:
++  SZ_OK           - OK
++  SZ_ERROR_MEM    - Memory allocation error
++  SZ_ERROR_PARAM  - Incorrect paramater in props
++  SZ_ERROR_WRITE  - Write callback error.
++  SZ_ERROR_PROGRESS - some break from progress callback
++  SZ_ERROR_THREAD - errors in multithreading functions (only for Mt version)
++*/
++
++typedef void * CLzmaEncHandle;
++
++CLzmaEncHandle LzmaEnc_Create(ISzAlloc *alloc);
++void LzmaEnc_Destroy(CLzmaEncHandle p, ISzAlloc *alloc, ISzAlloc *allocBig);
++SRes LzmaEnc_SetProps(CLzmaEncHandle p, const CLzmaEncProps *props);
++SRes LzmaEnc_WriteProperties(CLzmaEncHandle p, Byte *properties, SizeT *size);
++SRes LzmaEnc_Encode(CLzmaEncHandle p, ISeqOutStream *outStream, ISeqInStream *inStream,
++    ICompressProgress *progress, ISzAlloc *alloc, ISzAlloc *allocBig);
++SRes LzmaEnc_MemEncode(CLzmaEncHandle p, Byte *dest, SizeT *destLen, const Byte *src, SizeT srcLen,
++    int writeEndMark, ICompressProgress *progress, ISzAlloc *alloc, ISzAlloc *allocBig);
++
++/* ---------- One Call Interface ---------- */
++
++/* LzmaEncode
++Return code:
++  SZ_OK               - OK
++  SZ_ERROR_MEM        - Memory allocation error
++  SZ_ERROR_PARAM      - Incorrect paramater
++  SZ_ERROR_OUTPUT_EOF - output buffer overflow
++  SZ_ERROR_THREAD     - errors in multithreading functions (only for Mt version)
++*/
++
++SRes LzmaEncode(Byte *dest, SizeT *destLen, const Byte *src, SizeT srcLen,
++    const CLzmaEncProps *props, Byte *propsEncoded, SizeT *propsSize, int writeEndMark,
++    ICompressProgress *progress, ISzAlloc *alloc, ISzAlloc *allocBig);
++
++#ifdef __cplusplus
++}
++#endif
++
++#endif
+--- /dev/null
++++ b/include/linux/lzma/Types.h
+@@ -0,0 +1,226 @@
++/* Types.h -- Basic types
++2009-11-23 : Igor Pavlov : Public domain */
++
++#ifndef __7Z_TYPES_H
++#define __7Z_TYPES_H
++
++#include <stddef.h>
++
++#ifdef _WIN32
++#include <windows.h>
++#endif
++
++#ifndef EXTERN_C_BEGIN
++#ifdef __cplusplus
++#define EXTERN_C_BEGIN extern "C" {
++#define EXTERN_C_END }
++#else
++#define EXTERN_C_BEGIN
++#define EXTERN_C_END
++#endif
++#endif
++
++EXTERN_C_BEGIN
++
++#define SZ_OK 0
++
++#define SZ_ERROR_DATA 1
++#define SZ_ERROR_MEM 2
++#define SZ_ERROR_CRC 3
++#define SZ_ERROR_UNSUPPORTED 4
++#define SZ_ERROR_PARAM 5
++#define SZ_ERROR_INPUT_EOF 6
++#define SZ_ERROR_OUTPUT_EOF 7
++#define SZ_ERROR_READ 8
++#define SZ_ERROR_WRITE 9
++#define SZ_ERROR_PROGRESS 10
++#define SZ_ERROR_FAIL 11
++#define SZ_ERROR_THREAD 12
++
++#define SZ_ERROR_ARCHIVE 16
++#define SZ_ERROR_NO_ARCHIVE 17
++
++typedef int SRes;
++
++#ifdef _WIN32
++typedef DWORD WRes;
++#else
++typedef int WRes;
++#endif
++
++#ifndef RINOK
++#define RINOK(x) { int __result__ = (x); if (__result__ != 0) return __result__; }
++#endif
++
++typedef unsigned char Byte;
++typedef short Int16;
++typedef unsigned short UInt16;
++
++#ifdef _LZMA_UINT32_IS_ULONG
++typedef long Int32;
++typedef unsigned long UInt32;
++#else
++typedef int Int32;
++typedef unsigned int UInt32;
++#endif
++
++#ifdef _SZ_NO_INT_64
++
++/* define _SZ_NO_INT_64, if your compiler doesn't support 64-bit integers.
++   NOTES: Some code will work incorrectly in that case! */
++
++typedef long Int64;
++typedef unsigned long UInt64;
++
++#else
++
++#if defined(_MSC_VER) || defined(__BORLANDC__)
++typedef __int64 Int64;
++typedef unsigned __int64 UInt64;
++#else
++typedef long long int Int64;
++typedef unsigned long long int UInt64;
++#endif
++
++#endif
++
++#ifdef _LZMA_NO_SYSTEM_SIZE_T
++typedef UInt32 SizeT;
++#else
++typedef size_t SizeT;
++#endif
++
++typedef int Bool;
++#define True 1
++#define False 0
++
++
++#ifdef _WIN32
++#define MY_STD_CALL __stdcall
++#else
++#define MY_STD_CALL
++#endif
++
++#ifdef _MSC_VER
++
++#if _MSC_VER >= 1300
++#define MY_NO_INLINE __declspec(noinline)
++#else
++#define MY_NO_INLINE
++#endif
++
++#define MY_CDECL __cdecl
++#define MY_FAST_CALL __fastcall
++
++#else
++
++#define MY_CDECL
++#define MY_FAST_CALL
++
++#endif
++
++
++/* The following interfaces use first parameter as pointer to structure */
++
++typedef struct
++{
++  SRes (*Read)(void *p, void *buf, size_t *size);
++    /* if (input(*size) != 0 && output(*size) == 0) means end_of_stream.
++       (output(*size) < input(*size)) is allowed */
++} ISeqInStream;
++
++/* it can return SZ_ERROR_INPUT_EOF */
++SRes SeqInStream_Read(ISeqInStream *stream, void *buf, size_t size);
++SRes SeqInStream_Read2(ISeqInStream *stream, void *buf, size_t size, SRes errorType);
++SRes SeqInStream_ReadByte(ISeqInStream *stream, Byte *buf);
++
++typedef struct
++{
++  size_t (*Write)(void *p, const void *buf, size_t size);
++    /* Returns: result - the number of actually written bytes.
++       (result < size) means error */
++} ISeqOutStream;
++
++typedef enum
++{
++  SZ_SEEK_SET = 0,
++  SZ_SEEK_CUR = 1,
++  SZ_SEEK_END = 2
++} ESzSeek;
++
++typedef struct
++{
++  SRes (*Read)(void *p, void *buf, size_t *size);  /* same as ISeqInStream::Read */
++  SRes (*Seek)(void *p, Int64 *pos, ESzSeek origin);
++} ISeekInStream;
++
++typedef struct
++{
++  SRes (*Look)(void *p, void **buf, size_t *size);
++    /* if (input(*size) != 0 && output(*size) == 0) means end_of_stream.
++       (output(*size) > input(*size)) is not allowed
++       (output(*size) < input(*size)) is allowed */
++  SRes (*Skip)(void *p, size_t offset);
++    /* offset must be <= output(*size) of Look */
++
++  SRes (*Read)(void *p, void *buf, size_t *size);
++    /* reads directly (without buffer). It's same as ISeqInStream::Read */
++  SRes (*Seek)(void *p, Int64 *pos, ESzSeek origin);
++} ILookInStream;
++
++SRes LookInStream_LookRead(ILookInStream *stream, void *buf, size_t *size);
++SRes LookInStream_SeekTo(ILookInStream *stream, UInt64 offset);
++
++/* reads via ILookInStream::Read */
++SRes LookInStream_Read2(ILookInStream *stream, void *buf, size_t size, SRes errorType);
++SRes LookInStream_Read(ILookInStream *stream, void *buf, size_t size);
++
++#define LookToRead_BUF_SIZE (1 << 14)
++
++typedef struct
++{
++  ILookInStream s;
++  ISeekInStream *realStream;
++  size_t pos;
++  size_t size;
++  Byte buf[LookToRead_BUF_SIZE];
++} CLookToRead;
++
++void LookToRead_CreateVTable(CLookToRead *p, int lookahead);
++void LookToRead_Init(CLookToRead *p);
++
++typedef struct
++{
++  ISeqInStream s;
++  ILookInStream *realStream;
++} CSecToLook;
++
++void SecToLook_CreateVTable(CSecToLook *p);
++
++typedef struct
++{
++  ISeqInStream s;
++  ILookInStream *realStream;
++} CSecToRead;
++
++void SecToRead_CreateVTable(CSecToRead *p);
++
++typedef struct
++{
++  SRes (*Progress)(void *p, UInt64 inSize, UInt64 outSize);
++    /* Returns: result. (result != SZ_OK) means break.
++       Value (UInt64)(Int64)-1 for size means unknown value. */
++} ICompressProgress;
++
++typedef struct
++{
++  void *(*Alloc)(void *p, size_t size);
++  void (*Free)(void *p, void *address); /* address can be 0 */
++} ISzAlloc;
++
++#define IAlloc_Alloc(p, size) (p)->Alloc((p), size)
++#define IAlloc_Free(p, a) (p)->Free((p), a)
++
++EXTERN_C_END
++
++#endif
+--- a/lib/Kconfig
++++ b/lib/Kconfig
+@@ -236,6 +236,12 @@ config LZ4_DECOMPRESS
+ 
+ source "lib/xz/Kconfig"
+ 
++config LZMA_COMPRESS
++    tristate
++
++config LZMA_DECOMPRESS
++    tristate
++
+ #
+ # These all provide a common interface (hence the apparent duplication with
+ # ZLIB_INFLATE; DECOMPRESS_GZIP is just a wrapper.)
+--- a/lib/Makefile
++++ b/lib/Makefile
+@@ -2,6 +2,16 @@
+ # Makefile for some libs needed in the kernel.
+ #
+ 
++ifdef CONFIG_JFFS2_ZLIB
++	CONFIG_ZLIB_INFLATE:=y
++	CONFIG_ZLIB_DEFLATE:=y
++endif
++
++ifdef CONFIG_JFFS2_LZMA
++	CONFIG_LZMA_DECOMPRESS:=y
++	CONFIG_LZMA_COMPRESS:=y
++endif
++
+ ifdef CONFIG_FUNCTION_TRACER
+ ORIG_CFLAGS := $(KBUILD_CFLAGS)
+ KBUILD_CFLAGS = $(subst $(CC_FLAGS_FTRACE),,$(ORIG_CFLAGS))
+@@ -89,6 +99,8 @@ obj-$(CONFIG_LZ4HC_COMPRESS) += lz4/
+ obj-$(CONFIG_LZ4_DECOMPRESS) += lz4/
+ obj-$(CONFIG_XZ_DEC) += xz/
+ obj-$(CONFIG_RAID6_PQ) += raid6/
++obj-$(CONFIG_LZMA_COMPRESS) += lzma/
++obj-$(CONFIG_LZMA_DECOMPRESS) += lzma/
+ 
+ lib-$(CONFIG_DECOMPRESS_GZIP) += decompress_inflate.o
+ lib-$(CONFIG_DECOMPRESS_BZIP2) += decompress_bunzip2.o
+--- /dev/null
++++ b/lib/lzma/LzFind.c
+@@ -0,0 +1,761 @@
++/* LzFind.c -- Match finder for LZ algorithms
++2009-04-22 : Igor Pavlov : Public domain */
++
++#include <string.h>
++
++#include "LzFind.h"
++#include "LzHash.h"
++
++#define kEmptyHashValue 0
++#define kMaxValForNormalize ((UInt32)0xFFFFFFFF)
++#define kNormalizeStepMin (1 << 10) /* it must be power of 2 */
++#define kNormalizeMask (~(kNormalizeStepMin - 1))
++#define kMaxHistorySize ((UInt32)3 << 30)
++
++#define kStartMaxLen 3
++
++static void LzInWindow_Free(CMatchFinder *p, ISzAlloc *alloc)
++{
++  if (!p->directInput)
++  {
++    alloc->Free(alloc, p->bufferBase);
++    p->bufferBase = 0;
++  }
++}
++
++/* keepSizeBefore + keepSizeAfter + keepSizeReserv must be < 4G) */
++
++static int LzInWindow_Create(CMatchFinder *p, UInt32 keepSizeReserv, ISzAlloc *alloc)
++{
++  UInt32 blockSize = p->keepSizeBefore + p->keepSizeAfter + keepSizeReserv;
++  if (p->directInput)
++  {
++    p->blockSize = blockSize;
++    return 1;
++  }
++  if (p->bufferBase == 0 || p->blockSize != blockSize)
++  {
++    LzInWindow_Free(p, alloc);
++    p->blockSize = blockSize;
++    p->bufferBase = (Byte *)alloc->Alloc(alloc, (size_t)blockSize);
++  }
++  return (p->bufferBase != 0);
++}
++
++Byte *MatchFinder_GetPointerToCurrentPos(CMatchFinder *p) { return p->buffer; }
++Byte MatchFinder_GetIndexByte(CMatchFinder *p, Int32 index) { return p->buffer[index]; }
++
++UInt32 MatchFinder_GetNumAvailableBytes(CMatchFinder *p) { return p->streamPos - p->pos; }
++
++void MatchFinder_ReduceOffsets(CMatchFinder *p, UInt32 subValue)
++{
++  p->posLimit -= subValue;
++  p->pos -= subValue;
++  p->streamPos -= subValue;
++}
++
++static void MatchFinder_ReadBlock(CMatchFinder *p)
++{
++  if (p->streamEndWasReached || p->result != SZ_OK)
++    return;
++  if (p->directInput)
++  {
++    UInt32 curSize = 0xFFFFFFFF - p->streamPos;
++    if (curSize > p->directInputRem)
++      curSize = (UInt32)p->directInputRem;
++    p->directInputRem -= curSize;
++    p->streamPos += curSize;
++    if (p->directInputRem == 0)
++      p->streamEndWasReached = 1;
++    return;
++  }
++  for (;;)
++  {
++    Byte *dest = p->buffer + (p->streamPos - p->pos);
++    size_t size = (p->bufferBase + p->blockSize - dest);
++    if (size == 0)
++      return;
++    p->result = p->stream->Read(p->stream, dest, &size);
++    if (p->result != SZ_OK)
++      return;
++    if (size == 0)
++    {
++      p->streamEndWasReached = 1;
++      return;
++    }
++    p->streamPos += (UInt32)size;
++    if (p->streamPos - p->pos > p->keepSizeAfter)
++      return;
++  }
++}
++
++void MatchFinder_MoveBlock(CMatchFinder *p)
++{
++  memmove(p->bufferBase,
++    p->buffer - p->keepSizeBefore,
++    (size_t)(p->streamPos - p->pos + p->keepSizeBefore));
++  p->buffer = p->bufferBase + p->keepSizeBefore;
++}
++
++int MatchFinder_NeedMove(CMatchFinder *p)
++{
++  if (p->directInput)
++    return 0;
++  /* if (p->streamEndWasReached) return 0; */
++  return ((size_t)(p->bufferBase + p->blockSize - p->buffer) <= p->keepSizeAfter);
++}
++
++void MatchFinder_ReadIfRequired(CMatchFinder *p)
++{
++  if (p->streamEndWasReached)
++    return;
++  if (p->keepSizeAfter >= p->streamPos - p->pos)
++    MatchFinder_ReadBlock(p);
++}
++
++static void MatchFinder_CheckAndMoveAndRead(CMatchFinder *p)
++{
++  if (MatchFinder_NeedMove(p))
++    MatchFinder_MoveBlock(p);
++  MatchFinder_ReadBlock(p);
++}
++
++static void MatchFinder_SetDefaultSettings(CMatchFinder *p)
++{
++  p->cutValue = 32;
++  p->btMode = 1;
++  p->numHashBytes = 4;
++  p->bigHash = 0;
++}
++
++#define kCrcPoly 0xEDB88320
++
++void MatchFinder_Construct(CMatchFinder *p)
++{
++  UInt32 i;
++  p->bufferBase = 0;
++  p->directInput = 0;
++  p->hash = 0;
++  MatchFinder_SetDefaultSettings(p);
++
++  for (i = 0; i < 256; i++)
++  {
++    UInt32 r = i;
++    int j;
++    for (j = 0; j < 8; j++)
++      r = (r >> 1) ^ (kCrcPoly & ~((r & 1) - 1));
++    p->crc[i] = r;
++  }
++}
++
++static void MatchFinder_FreeThisClassMemory(CMatchFinder *p, ISzAlloc *alloc)
++{
++  alloc->Free(alloc, p->hash);
++  p->hash = 0;
++}
++
++void MatchFinder_Free(CMatchFinder *p, ISzAlloc *alloc)
++{
++  MatchFinder_FreeThisClassMemory(p, alloc);
++  LzInWindow_Free(p, alloc);
++}
++
++static CLzRef* AllocRefs(UInt32 num, ISzAlloc *alloc)
++{
++  size_t sizeInBytes = (size_t)num * sizeof(CLzRef);
++  if (sizeInBytes / sizeof(CLzRef) != num)
++    return 0;
++  return (CLzRef *)alloc->Alloc(alloc, sizeInBytes);
++}
++
++int MatchFinder_Create(CMatchFinder *p, UInt32 historySize,
++    UInt32 keepAddBufferBefore, UInt32 matchMaxLen, UInt32 keepAddBufferAfter,
++    ISzAlloc *alloc)
++{
++  UInt32 sizeReserv;
++  if (historySize > kMaxHistorySize)
++  {
++    MatchFinder_Free(p, alloc);
++    return 0;
++  }
++  sizeReserv = historySize >> 1;
++  if (historySize > ((UInt32)2 << 30))
++    sizeReserv = historySize >> 2;
++  sizeReserv += (keepAddBufferBefore + matchMaxLen + keepAddBufferAfter) / 2 + (1 << 19);
++
++  p->keepSizeBefore = historySize + keepAddBufferBefore + 1;
++  p->keepSizeAfter = matchMaxLen + keepAddBufferAfter;
++  /* we need one additional byte, since we use MoveBlock after pos++ and before dictionary using */
++  if (LzInWindow_Create(p, sizeReserv, alloc))
++  {
++    UInt32 newCyclicBufferSize = historySize + 1;
++    UInt32 hs;
++    p->matchMaxLen = matchMaxLen;
++    {
++      p->fixedHashSize = 0;
++      if (p->numHashBytes == 2)
++        hs = (1 << 16) - 1;
++      else
++      {
++        hs = historySize - 1;
++        hs |= (hs >> 1);
++        hs |= (hs >> 2);
++        hs |= (hs >> 4);
++        hs |= (hs >> 8);
++        hs >>= 1;
++        hs |= 0xFFFF; /* don't change it! It's required for Deflate */
++        if (hs > (1 << 24))
++        {
++          if (p->numHashBytes == 3)
++            hs = (1 << 24) - 1;
++          else
++            hs >>= 1;
++        }
++      }
++      p->hashMask = hs;
++      hs++;
++      if (p->numHashBytes > 2) p->fixedHashSize += kHash2Size;
++      if (p->numHashBytes > 3) p->fixedHashSize += kHash3Size;
++      if (p->numHashBytes > 4) p->fixedHashSize += kHash4Size;
++      hs += p->fixedHashSize;
++    }
++
++    {
++      UInt32 prevSize = p->hashSizeSum + p->numSons;
++      UInt32 newSize;
++      p->historySize = historySize;
++      p->hashSizeSum = hs;
++      p->cyclicBufferSize = newCyclicBufferSize;
++      p->numSons = (p->btMode ? newCyclicBufferSize * 2 : newCyclicBufferSize);
++      newSize = p->hashSizeSum + p->numSons;
++      if (p->hash != 0 && prevSize == newSize)
++        return 1;
++      MatchFinder_FreeThisClassMemory(p, alloc);
++      p->hash = AllocRefs(newSize, alloc);
++      if (p->hash != 0)
++      {
++        p->son = p->hash + p->hashSizeSum;
++        return 1;
++      }
++    }
++  }
++  MatchFinder_Free(p, alloc);
++  return 0;
++}
++
++static void MatchFinder_SetLimits(CMatchFinder *p)
++{
++  UInt32 limit = kMaxValForNormalize - p->pos;
++  UInt32 limit2 = p->cyclicBufferSize - p->cyclicBufferPos;
++  if (limit2 < limit)
++    limit = limit2;
++  limit2 = p->streamPos - p->pos;
++  if (limit2 <= p->keepSizeAfter)
++  {
++    if (limit2 > 0)
++      limit2 = 1;
++  }
++  else
++    limit2 -= p->keepSizeAfter;
++  if (limit2 < limit)
++    limit = limit2;
++  {
++    UInt32 lenLimit = p->streamPos - p->pos;
++    if (lenLimit > p->matchMaxLen)
++      lenLimit = p->matchMaxLen;
++    p->lenLimit = lenLimit;
++  }
++  p->posLimit = p->pos + limit;
++}
++
++void MatchFinder_Init(CMatchFinder *p)
++{
++  UInt32 i;
++  for (i = 0; i < p->hashSizeSum; i++)
++    p->hash[i] = kEmptyHashValue;
++  p->cyclicBufferPos = 0;
++  p->buffer = p->bufferBase;
++  p->pos = p->streamPos = p->cyclicBufferSize;
++  p->result = SZ_OK;
++  p->streamEndWasReached = 0;
++  MatchFinder_ReadBlock(p);
++  MatchFinder_SetLimits(p);
++}
++
++static UInt32 MatchFinder_GetSubValue(CMatchFinder *p)
++{
++  return (p->pos - p->historySize - 1) & kNormalizeMask;
++}
++
++void MatchFinder_Normalize3(UInt32 subValue, CLzRef *items, UInt32 numItems)
++{
++  UInt32 i;
++  for (i = 0; i < numItems; i++)
++  {
++    UInt32 value = items[i];
++    if (value <= subValue)
++      value = kEmptyHashValue;
++    else
++      value -= subValue;
++    items[i] = value;
++  }
++}
++
++static void MatchFinder_Normalize(CMatchFinder *p)
++{
++  UInt32 subValue = MatchFinder_GetSubValue(p);
++  MatchFinder_Normalize3(subValue, p->hash, p->hashSizeSum + p->numSons);
++  MatchFinder_ReduceOffsets(p, subValue);
++}
++
++static void MatchFinder_CheckLimits(CMatchFinder *p)
++{
++  if (p->pos == kMaxValForNormalize)
++    MatchFinder_Normalize(p);
++  if (!p->streamEndWasReached && p->keepSizeAfter == p->streamPos - p->pos)
++    MatchFinder_CheckAndMoveAndRead(p);
++  if (p->cyclicBufferPos == p->cyclicBufferSize)
++    p->cyclicBufferPos = 0;
++  MatchFinder_SetLimits(p);
++}
++
++static UInt32 * Hc_GetMatchesSpec(UInt32 lenLimit, UInt32 curMatch, UInt32 pos, const Byte *cur, CLzRef *son,
++    UInt32 _cyclicBufferPos, UInt32 _cyclicBufferSize, UInt32 cutValue,
++    UInt32 *distances, UInt32 maxLen)
++{
++  son[_cyclicBufferPos] = curMatch;
++  for (;;)
++  {
++    UInt32 delta = pos - curMatch;
++    if (cutValue-- == 0 || delta >= _cyclicBufferSize)
++      return distances;
++    {
++      const Byte *pb = cur - delta;
++      curMatch = son[_cyclicBufferPos - delta + ((delta > _cyclicBufferPos) ? _cyclicBufferSize : 0)];
++      if (pb[maxLen] == cur[maxLen] && *pb == *cur)
++      {
++        UInt32 len = 0;
++        while (++len != lenLimit)
++          if (pb[len] != cur[len])
++            break;
++        if (maxLen < len)
++        {
++          *distances++ = maxLen = len;
++          *distances++ = delta - 1;
++          if (len == lenLimit)
++            return distances;
++        }
++      }
++    }
++  }
++}
++
++UInt32 * GetMatchesSpec1(UInt32 lenLimit, UInt32 curMatch, UInt32 pos, const Byte *cur, CLzRef *son,
++    UInt32 _cyclicBufferPos, UInt32 _cyclicBufferSize, UInt32 cutValue,
++    UInt32 *distances, UInt32 maxLen)
++{
++  CLzRef *ptr0 = son + (_cyclicBufferPos << 1) + 1;
++  CLzRef *ptr1 = son + (_cyclicBufferPos << 1);
++  UInt32 len0 = 0, len1 = 0;
++  for (;;)
++  {
++    UInt32 delta = pos - curMatch;
++    if (cutValue-- == 0 || delta >= _cyclicBufferSize)
++    {
++      *ptr0 = *ptr1 = kEmptyHashValue;
++      return distances;
++    }
++    {
++      CLzRef *pair = son + ((_cyclicBufferPos - delta + ((delta > _cyclicBufferPos) ? _cyclicBufferSize : 0)) << 1);
++      const Byte *pb = cur - delta;
++      UInt32 len = (len0 < len1 ? len0 : len1);
++      if (pb[len] == cur[len])
++      {
++        if (++len != lenLimit && pb[len] == cur[len])
++          while (++len != lenLimit)
++            if (pb[len] != cur[len])
++              break;
++        if (maxLen < len)
++        {
++          *distances++ = maxLen = len;
++          *distances++ = delta - 1;
++          if (len == lenLimit)
++          {
++            *ptr1 = pair[0];
++            *ptr0 = pair[1];
++            return distances;
++          }
++        }
++      }
++      if (pb[len] < cur[len])
++      {
++        *ptr1 = curMatch;
++        ptr1 = pair + 1;
++        curMatch = *ptr1;
++        len1 = len;
++      }
++      else
++      {
++        *ptr0 = curMatch;
++        ptr0 = pair;
++        curMatch = *ptr0;
++        len0 = len;
++      }
++    }
++  }
++}
++
++static void SkipMatchesSpec(UInt32 lenLimit, UInt32 curMatch, UInt32 pos, const Byte *cur, CLzRef *son,
++    UInt32 _cyclicBufferPos, UInt32 _cyclicBufferSize, UInt32 cutValue)
++{
++  CLzRef *ptr0 = son + (_cyclicBufferPos << 1) + 1;
++  CLzRef *ptr1 = son + (_cyclicBufferPos << 1);
++  UInt32 len0 = 0, len1 = 0;
++  for (;;)
++  {
++    UInt32 delta = pos - curMatch;
++    if (cutValue-- == 0 || delta >= _cyclicBufferSize)
++    {
++      *ptr0 = *ptr1 = kEmptyHashValue;
++      return;
++    }
++    {
++      CLzRef *pair = son + ((_cyclicBufferPos - delta + ((delta > _cyclicBufferPos) ? _cyclicBufferSize : 0)) << 1);
++      const Byte *pb = cur - delta;
++      UInt32 len = (len0 < len1 ? len0 : len1);
++      if (pb[len] == cur[len])
++      {
++        while (++len != lenLimit)
++          if (pb[len] != cur[len])
++            break;
++        {
++          if (len == lenLimit)
++          {
++            *ptr1 = pair[0];
++            *ptr0 = pair[1];
++            return;
++          }
++        }
++      }
++      if (pb[len] < cur[len])
++      {
++        *ptr1 = curMatch;
++        ptr1 = pair + 1;
++        curMatch = *ptr1;
++        len1 = len;
++      }
++      else
++      {
++        *ptr0 = curMatch;
++        ptr0 = pair;
++        curMatch = *ptr0;
++        len0 = len;
++      }
++    }
++  }
++}
++
++#define MOVE_POS \
++  ++p->cyclicBufferPos; \
++  p->buffer++; \
++  if (++p->pos == p->posLimit) MatchFinder_CheckLimits(p);
++
++#define MOVE_POS_RET MOVE_POS return offset;
++
++static void MatchFinder_MovePos(CMatchFinder *p) { MOVE_POS; }
++
++#define GET_MATCHES_HEADER2(minLen, ret_op) \
++  UInt32 lenLimit; UInt32 hashValue; const Byte *cur; UInt32 curMatch; \
++  lenLimit = p->lenLimit; { if (lenLimit < minLen) { MatchFinder_MovePos(p); ret_op; }} \
++  cur = p->buffer;
++
++#define GET_MATCHES_HEADER(minLen) GET_MATCHES_HEADER2(minLen, return 0)
++#define SKIP_HEADER(minLen)        GET_MATCHES_HEADER2(minLen, continue)
++
++#define MF_PARAMS(p) p->pos, p->buffer, p->son, p->cyclicBufferPos, p->cyclicBufferSize, p->cutValue
++
++#define GET_MATCHES_FOOTER(offset, maxLen) \
++  offset = (UInt32)(GetMatchesSpec1(lenLimit, curMatch, MF_PARAMS(p), \
++  distances + offset, maxLen) - distances); MOVE_POS_RET;
++
++#define SKIP_FOOTER \
++  SkipMatchesSpec(lenLimit, curMatch, MF_PARAMS(p)); MOVE_POS;
++
++static UInt32 Bt2_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances)
++{
++  UInt32 offset;
++  GET_MATCHES_HEADER(2)
++  HASH2_CALC;
++  curMatch = p->hash[hashValue];
++  p->hash[hashValue] = p->pos;
++  offset = 0;
++  GET_MATCHES_FOOTER(offset, 1)
++}
++
++UInt32 Bt3Zip_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances)
++{
++  UInt32 offset;
++  GET_MATCHES_HEADER(3)
++  HASH_ZIP_CALC;
++  curMatch = p->hash[hashValue];
++  p->hash[hashValue] = p->pos;
++  offset = 0;
++  GET_MATCHES_FOOTER(offset, 2)
++}
++
++static UInt32 Bt3_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances)
++{
++  UInt32 hash2Value, delta2, maxLen, offset;
++  GET_MATCHES_HEADER(3)
++
++  HASH3_CALC;
++
++  delta2 = p->pos - p->hash[hash2Value];
++  curMatch = p->hash[kFix3HashSize + hashValue];
++  
++  p->hash[hash2Value] =
++  p->hash[kFix3HashSize + hashValue] = p->pos;
++
++
++  maxLen = 2;
++  offset = 0;
++  if (delta2 < p->cyclicBufferSize && *(cur - delta2) == *cur)
++  {
++    for (; maxLen != lenLimit; maxLen++)
++      if (cur[(ptrdiff_t)maxLen - delta2] != cur[maxLen])
++        break;
++    distances[0] = maxLen;
++    distances[1] = delta2 - 1;
++    offset = 2;
++    if (maxLen == lenLimit)
++    {
++      SkipMatchesSpec(lenLimit, curMatch, MF_PARAMS(p));
++      MOVE_POS_RET;
++    }
++  }
++  GET_MATCHES_FOOTER(offset, maxLen)
++}
++
++static UInt32 Bt4_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances)
++{
++  UInt32 hash2Value, hash3Value, delta2, delta3, maxLen, offset;
++  GET_MATCHES_HEADER(4)
++
++  HASH4_CALC;
++
++  delta2 = p->pos - p->hash[                hash2Value];
++  delta3 = p->pos - p->hash[kFix3HashSize + hash3Value];
++  curMatch = p->hash[kFix4HashSize + hashValue];
++  
++  p->hash[                hash2Value] =
++  p->hash[kFix3HashSize + hash3Value] =
++  p->hash[kFix4HashSize + hashValue] = p->pos;
++
++  maxLen = 1;
++  offset = 0;
++  if (delta2 < p->cyclicBufferSize && *(cur - delta2) == *cur)
++  {
++    distances[0] = maxLen = 2;
++    distances[1] = delta2 - 1;
++    offset = 2;
++  }
++  if (delta2 != delta3 && delta3 < p->cyclicBufferSize && *(cur - delta3) == *cur)
++  {
++    maxLen = 3;
++    distances[offset + 1] = delta3 - 1;
++    offset += 2;
++    delta2 = delta3;
++  }
++  if (offset != 0)
++  {
++    for (; maxLen != lenLimit; maxLen++)
++      if (cur[(ptrdiff_t)maxLen - delta2] != cur[maxLen])
++        break;
++    distances[offset - 2] = maxLen;
++    if (maxLen == lenLimit)
++    {
++      SkipMatchesSpec(lenLimit, curMatch, MF_PARAMS(p));
++      MOVE_POS_RET;
++    }
++  }
++  if (maxLen < 3)
++    maxLen = 3;
++  GET_MATCHES_FOOTER(offset, maxLen)
++}
++
++static UInt32 Hc4_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances)
++{
++  UInt32 hash2Value, hash3Value, delta2, delta3, maxLen, offset;
++  GET_MATCHES_HEADER(4)
++
++  HASH4_CALC;
++
++  delta2 = p->pos - p->hash[                hash2Value];
++  delta3 = p->pos - p->hash[kFix3HashSize + hash3Value];
++  curMatch = p->hash[kFix4HashSize + hashValue];
++
++  p->hash[                hash2Value] =
++  p->hash[kFix3HashSize + hash3Value] =
++  p->hash[kFix4HashSize + hashValue] = p->pos;
++
++  maxLen = 1;
++  offset = 0;
++  if (delta2 < p->cyclicBufferSize && *(cur - delta2) == *cur)
++  {
++    distances[0] = maxLen = 2;
++    distances[1] = delta2 - 1;
++    offset = 2;
++  }
++  if (delta2 != delta3 && delta3 < p->cyclicBufferSize && *(cur - delta3) == *cur)
++  {
++    maxLen = 3;
++    distances[offset + 1] = delta3 - 1;
++    offset += 2;
++    delta2 = delta3;
++  }
++  if (offset != 0)
++  {
++    for (; maxLen != lenLimit; maxLen++)
++      if (cur[(ptrdiff_t)maxLen - delta2] != cur[maxLen])
++        break;
++    distances[offset - 2] = maxLen;
++    if (maxLen == lenLimit)
++    {
++      p->son[p->cyclicBufferPos] = curMatch;
++      MOVE_POS_RET;
++    }
++  }
++  if (maxLen < 3)
++    maxLen = 3;
++  offset = (UInt32)(Hc_GetMatchesSpec(lenLimit, curMatch, MF_PARAMS(p),
++    distances + offset, maxLen) - (distances));
++  MOVE_POS_RET
++}
++
++UInt32 Hc3Zip_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances)
++{
++  UInt32 offset;
++  GET_MATCHES_HEADER(3)
++  HASH_ZIP_CALC;
++  curMatch = p->hash[hashValue];
++  p->hash[hashValue] = p->pos;
++  offset = (UInt32)(Hc_GetMatchesSpec(lenLimit, curMatch, MF_PARAMS(p),
++    distances, 2) - (distances));
++  MOVE_POS_RET
++}
++
++static void Bt2_MatchFinder_Skip(CMatchFinder *p, UInt32 num)
++{
++  do
++  {
++    SKIP_HEADER(2)
++    HASH2_CALC;
++    curMatch = p->hash[hashValue];
++    p->hash[hashValue] = p->pos;
++    SKIP_FOOTER
++  }
++  while (--num != 0);
++}
++
++void Bt3Zip_MatchFinder_Skip(CMatchFinder *p, UInt32 num)
++{
++  do
++  {
++    SKIP_HEADER(3)
++    HASH_ZIP_CALC;
++    curMatch = p->hash[hashValue];
++    p->hash[hashValue] = p->pos;
++    SKIP_FOOTER
++  }
++  while (--num != 0);
++}
++
++static void Bt3_MatchFinder_Skip(CMatchFinder *p, UInt32 num)
++{
++  do
++  {
++    UInt32 hash2Value;
++    SKIP_HEADER(3)
++    HASH3_CALC;
++    curMatch = p->hash[kFix3HashSize + hashValue];
++    p->hash[hash2Value] =
++    p->hash[kFix3HashSize + hashValue] = p->pos;
++    SKIP_FOOTER
++  }
++  while (--num != 0);
++}
++
++static void Bt4_MatchFinder_Skip(CMatchFinder *p, UInt32 num)
++{
++  do
++  {
++    UInt32 hash2Value, hash3Value;
++    SKIP_HEADER(4)
++    HASH4_CALC;
++    curMatch = p->hash[kFix4HashSize + hashValue];
++    p->hash[                hash2Value] =
++    p->hash[kFix3HashSize + hash3Value] = p->pos;
++    p->hash[kFix4HashSize + hashValue] = p->pos;
++    SKIP_FOOTER
++  }
++  while (--num != 0);
++}
++
++static void Hc4_MatchFinder_Skip(CMatchFinder *p, UInt32 num)
++{
++  do
++  {
++    UInt32 hash2Value, hash3Value;
++    SKIP_HEADER(4)
++    HASH4_CALC;
++    curMatch = p->hash[kFix4HashSize + hashValue];
++    p->hash[                hash2Value] =
++    p->hash[kFix3HashSize + hash3Value] =
++    p->hash[kFix4HashSize + hashValue] = p->pos;
++    p->son[p->cyclicBufferPos] = curMatch;
++    MOVE_POS
++  }
++  while (--num != 0);
++}
++
++void Hc3Zip_MatchFinder_Skip(CMatchFinder *p, UInt32 num)
++{
++  do
++  {
++    SKIP_HEADER(3)
++    HASH_ZIP_CALC;
++    curMatch = p->hash[hashValue];
++    p->hash[hashValue] = p->pos;
++    p->son[p->cyclicBufferPos] = curMatch;
++    MOVE_POS
++  }
++  while (--num != 0);
++}
++
++void MatchFinder_CreateVTable(CMatchFinder *p, IMatchFinder *vTable)
++{
++  vTable->Init = (Mf_Init_Func)MatchFinder_Init;
++  vTable->GetIndexByte = (Mf_GetIndexByte_Func)MatchFinder_GetIndexByte;
++  vTable->GetNumAvailableBytes = (Mf_GetNumAvailableBytes_Func)MatchFinder_GetNumAvailableBytes;
++  vTable->GetPointerToCurrentPos = (Mf_GetPointerToCurrentPos_Func)MatchFinder_GetPointerToCurrentPos;
++  if (!p->btMode)
++  {
++    vTable->GetMatches = (Mf_GetMatches_Func)Hc4_MatchFinder_GetMatches;
++    vTable->Skip = (Mf_Skip_Func)Hc4_MatchFinder_Skip;
++  }
++  else if (p->numHashBytes == 2)
++  {
++    vTable->GetMatches = (Mf_GetMatches_Func)Bt2_MatchFinder_GetMatches;
++    vTable->Skip = (Mf_Skip_Func)Bt2_MatchFinder_Skip;
++  }
++  else if (p->numHashBytes == 3)
++  {
++    vTable->GetMatches = (Mf_GetMatches_Func)Bt3_MatchFinder_GetMatches;
++    vTable->Skip = (Mf_Skip_Func)Bt3_MatchFinder_Skip;
++  }
++  else
++  {
++    vTable->GetMatches = (Mf_GetMatches_Func)Bt4_MatchFinder_GetMatches;
++    vTable->Skip = (Mf_Skip_Func)Bt4_MatchFinder_Skip;
++  }
++}
+--- /dev/null
++++ b/lib/lzma/LzmaDec.c
+@@ -0,0 +1,999 @@
++/* LzmaDec.c -- LZMA Decoder
++2009-09-20 : Igor Pavlov : Public domain */
++
++#include "LzmaDec.h"
++
++#include <string.h>
++
++#define kNumTopBits 24
++#define kTopValue ((UInt32)1 << kNumTopBits)
++
++#define kNumBitModelTotalBits 11
++#define kBitModelTotal (1 << kNumBitModelTotalBits)
++#define kNumMoveBits 5
++
++#define RC_INIT_SIZE 5
++
++#define NORMALIZE if (range < kTopValue) { range <<= 8; code = (code << 8) | (*buf++); }
++
++#define IF_BIT_0(p) ttt = *(p); NORMALIZE; bound = (range >> kNumBitModelTotalBits) * ttt; if (code < bound)
++#define UPDATE_0(p) range = bound; *(p) = (CLzmaProb)(ttt + ((kBitModelTotal - ttt) >> kNumMoveBits));
++#define UPDATE_1(p) range -= bound; code -= bound; *(p) = (CLzmaProb)(ttt - (ttt >> kNumMoveBits));
++#define GET_BIT2(p, i, A0, A1) IF_BIT_0(p) \
++  { UPDATE_0(p); i = (i + i); A0; } else \
++  { UPDATE_1(p); i = (i + i) + 1; A1; }
++#define GET_BIT(p, i) GET_BIT2(p, i, ; , ;)
++
++#define TREE_GET_BIT(probs, i) { GET_BIT((probs + i), i); }
++#define TREE_DECODE(probs, limit, i) \
++  { i = 1; do { TREE_GET_BIT(probs, i); } while (i < limit); i -= limit; }
++
++/* #define _LZMA_SIZE_OPT */
++
++#ifdef _LZMA_SIZE_OPT
++#define TREE_6_DECODE(probs, i) TREE_DECODE(probs, (1 << 6), i)
++#else
++#define TREE_6_DECODE(probs, i) \
++  { i = 1; \
++  TREE_GET_BIT(probs, i); \
++  TREE_GET_BIT(probs, i); \
++  TREE_GET_BIT(probs, i); \
++  TREE_GET_BIT(probs, i); \
++  TREE_GET_BIT(probs, i); \
++  TREE_GET_BIT(probs, i); \
++  i -= 0x40; }
++#endif
++
++#define NORMALIZE_CHECK if (range < kTopValue) { if (buf >= bufLimit) return DUMMY_ERROR; range <<= 8; code = (code << 8) | (*buf++); }
++
++#define IF_BIT_0_CHECK(p) ttt = *(p); NORMALIZE_CHECK; bound = (range >> kNumBitModelTotalBits) * ttt; if (code < bound)
++#define UPDATE_0_CHECK range = bound;
++#define UPDATE_1_CHECK range -= bound; code -= bound;
++#define GET_BIT2_CHECK(p, i, A0, A1) IF_BIT_0_CHECK(p) \
++  { UPDATE_0_CHECK; i = (i + i); A0; } else \
++  { UPDATE_1_CHECK; i = (i + i) + 1; A1; }
++#define GET_BIT_CHECK(p, i) GET_BIT2_CHECK(p, i, ; , ;)
++#define TREE_DECODE_CHECK(probs, limit, i) \
++  { i = 1; do { GET_BIT_CHECK(probs + i, i) } while (i < limit); i -= limit; }
++
++
++#define kNumPosBitsMax 4
++#define kNumPosStatesMax (1 << kNumPosBitsMax)
++
++#define kLenNumLowBits 3
++#define kLenNumLowSymbols (1 << kLenNumLowBits)
++#define kLenNumMidBits 3
++#define kLenNumMidSymbols (1 << kLenNumMidBits)
++#define kLenNumHighBits 8
++#define kLenNumHighSymbols (1 << kLenNumHighBits)
++
++#define LenChoice 0
++#define LenChoice2 (LenChoice + 1)
++#define LenLow (LenChoice2 + 1)
++#define LenMid (LenLow + (kNumPosStatesMax << kLenNumLowBits))
++#define LenHigh (LenMid + (kNumPosStatesMax << kLenNumMidBits))
++#define kNumLenProbs (LenHigh + kLenNumHighSymbols)
++
++
++#define kNumStates 12
++#define kNumLitStates 7
++
++#define kStartPosModelIndex 4
++#define kEndPosModelIndex 14
++#define kNumFullDistances (1 << (kEndPosModelIndex >> 1))
++
++#define kNumPosSlotBits 6
++#define kNumLenToPosStates 4
++
++#define kNumAlignBits 4
++#define kAlignTableSize (1 << kNumAlignBits)
++
++#define kMatchMinLen 2
++#define kMatchSpecLenStart (kMatchMinLen + kLenNumLowSymbols + kLenNumMidSymbols + kLenNumHighSymbols)
++
++#define IsMatch 0
++#define IsRep (IsMatch + (kNumStates << kNumPosBitsMax))
++#define IsRepG0 (IsRep + kNumStates)
++#define IsRepG1 (IsRepG0 + kNumStates)
++#define IsRepG2 (IsRepG1 + kNumStates)
++#define IsRep0Long (IsRepG2 + kNumStates)
++#define PosSlot (IsRep0Long + (kNumStates << kNumPosBitsMax))
++#define SpecPos (PosSlot + (kNumLenToPosStates << kNumPosSlotBits))
++#define Align (SpecPos + kNumFullDistances - kEndPosModelIndex)
++#define LenCoder (Align + kAlignTableSize)
++#define RepLenCoder (LenCoder + kNumLenProbs)
++#define Literal (RepLenCoder + kNumLenProbs)
++
++#define LZMA_BASE_SIZE 1846
++#define LZMA_LIT_SIZE 768
++
++#define LzmaProps_GetNumProbs(p) ((UInt32)LZMA_BASE_SIZE + (LZMA_LIT_SIZE << ((p)->lc + (p)->lp)))
++
++#if Literal != LZMA_BASE_SIZE
++StopCompilingDueBUG
++#endif
++
++#define LZMA_DIC_MIN (1 << 12)
++
++/* First LZMA-symbol is always decoded.
++And it decodes new LZMA-symbols while (buf < bufLimit), but "buf" is without last normalization
++Out:
++  Result:
++    SZ_OK - OK
++    SZ_ERROR_DATA - Error
++  p->remainLen:
++    < kMatchSpecLenStart : normal remain
++    = kMatchSpecLenStart : finished
++    = kMatchSpecLenStart + 1 : Flush marker
++    = kMatchSpecLenStart + 2 : State Init Marker
++*/
++
++static int MY_FAST_CALL LzmaDec_DecodeReal(CLzmaDec *p, SizeT limit, const Byte *bufLimit)
++{
++  CLzmaProb *probs = p->probs;
++
++  unsigned state = p->state;
++  UInt32 rep0 = p->reps[0], rep1 = p->reps[1], rep2 = p->reps[2], rep3 = p->reps[3];
++  unsigned pbMask = ((unsigned)1 << (p->prop.pb)) - 1;
++  unsigned lpMask = ((unsigned)1 << (p->prop.lp)) - 1;
++  unsigned lc = p->prop.lc;
++
++  Byte *dic = p->dic;
++  SizeT dicBufSize = p->dicBufSize;
++  SizeT dicPos = p->dicPos;
++  
++  UInt32 processedPos = p->processedPos;
++  UInt32 checkDicSize = p->checkDicSize;
++  unsigned len = 0;
++
++  const Byte *buf = p->buf;
++  UInt32 range = p->range;
++  UInt32 code = p->code;
++
++  do
++  {
++    CLzmaProb *prob;
++    UInt32 bound;
++    unsigned ttt;
++    unsigned posState = processedPos & pbMask;
++
++    prob = probs + IsMatch + (state << kNumPosBitsMax) + posState;
++    IF_BIT_0(prob)
++    {
++      unsigned symbol;
++      UPDATE_0(prob);
++      prob = probs + Literal;
++      if (checkDicSize != 0 || processedPos != 0)
++        prob += (LZMA_LIT_SIZE * (((processedPos & lpMask) << lc) +
++        (dic[(dicPos == 0 ? dicBufSize : dicPos) - 1] >> (8 - lc))));
++
++      if (state < kNumLitStates)
++      {
++        state -= (state < 4) ? state : 3;
++        symbol = 1;
++        do { GET_BIT(prob + symbol, symbol) } while (symbol < 0x100);
++      }
++      else
++      {
++        unsigned matchByte = p->dic[(dicPos - rep0) + ((dicPos < rep0) ? dicBufSize : 0)];
++        unsigned offs = 0x100;
++        state -= (state < 10) ? 3 : 6;
++        symbol = 1;
++        do
++        {
++          unsigned bit;
++          CLzmaProb *probLit;
++          matchByte <<= 1;
++          bit = (matchByte & offs);
++          probLit = prob + offs + bit + symbol;
++          GET_BIT2(probLit, symbol, offs &= ~bit, offs &= bit)
++        }
++        while (symbol < 0x100);
++      }
++      dic[dicPos++] = (Byte)symbol;
++      processedPos++;
++      continue;
++    }
++    else
++    {
++      UPDATE_1(prob);
++      prob = probs + IsRep + state;
++      IF_BIT_0(prob)
++      {
++        UPDATE_0(prob);
++        state += kNumStates;
++        prob = probs + LenCoder;
++      }
++      else
++      {
++        UPDATE_1(prob);
++        if (checkDicSize == 0 && processedPos == 0)
++          return SZ_ERROR_DATA;
++        prob = probs + IsRepG0 + state;
++        IF_BIT_0(prob)
++        {
++          UPDATE_0(prob);
++          prob = probs + IsRep0Long + (state << kNumPosBitsMax) + posState;
++          IF_BIT_0(prob)
++          {
++            UPDATE_0(prob);
++            dic[dicPos] = dic[(dicPos - rep0) + ((dicPos < rep0) ? dicBufSize : 0)];
++            dicPos++;
++            processedPos++;
++            state = state < kNumLitStates ? 9 : 11;
++            continue;
++          }
++          UPDATE_1(prob);
++        }
++        else
++        {
++          UInt32 distance;
++          UPDATE_1(prob);
++          prob = probs + IsRepG1 + state;
++          IF_BIT_0(prob)
++          {
++            UPDATE_0(prob);
++            distance = rep1;
++          }
++          else
++          {
++            UPDATE_1(prob);
++            prob = probs + IsRepG2 + state;
++            IF_BIT_0(prob)
++            {
++              UPDATE_0(prob);
++              distance = rep2;
++            }
++            else
++            {
++              UPDATE_1(prob);
++              distance = rep3;
++              rep3 = rep2;
++            }
++            rep2 = rep1;
++          }
++          rep1 = rep0;
++          rep0 = distance;
++        }
++        state = state < kNumLitStates ? 8 : 11;
++        prob = probs + RepLenCoder;
++      }
++      {
++        unsigned limit, offset;
++        CLzmaProb *probLen = prob + LenChoice;
++        IF_BIT_0(probLen)
++        {
++          UPDATE_0(probLen);
++          probLen = prob + LenLow + (posState << kLenNumLowBits);
++          offset = 0;
++          limit = (1 << kLenNumLowBits);
++        }
++        else
++        {
++          UPDATE_1(probLen);
++          probLen = prob + LenChoice2;
++          IF_BIT_0(probLen)
++          {
++            UPDATE_0(probLen);
++            probLen = prob + LenMid + (posState << kLenNumMidBits);
++            offset = kLenNumLowSymbols;
++            limit = (1 << kLenNumMidBits);
++          }
++          else
++          {
++            UPDATE_1(probLen);
++            probLen = prob + LenHigh;
++            offset = kLenNumLowSymbols + kLenNumMidSymbols;
++            limit = (1 << kLenNumHighBits);
++          }
++        }
++        TREE_DECODE(probLen, limit, len);
++        len += offset;
++      }
++
++      if (state >= kNumStates)
++      {
++        UInt32 distance;
++        prob = probs + PosSlot +
++            ((len < kNumLenToPosStates ? len : kNumLenToPosStates - 1) << kNumPosSlotBits);
++        TREE_6_DECODE(prob, distance);
++        if (distance >= kStartPosModelIndex)
++        {
++          unsigned posSlot = (unsigned)distance;
++          int numDirectBits = (int)(((distance >> 1) - 1));
++          distance = (2 | (distance & 1));
++          if (posSlot < kEndPosModelIndex)
++          {
++            distance <<= numDirectBits;
++            prob = probs + SpecPos + distance - posSlot - 1;
++            {
++              UInt32 mask = 1;
++              unsigned i = 1;
++              do
++              {
++                GET_BIT2(prob + i, i, ; , distance |= mask);
++                mask <<= 1;
++              }
++              while (--numDirectBits != 0);
++            }
++          }
++          else
++          {
++            numDirectBits -= kNumAlignBits;
++            do
++            {
++              NORMALIZE
++              range >>= 1;
++              
++              {
++                UInt32 t;
++                code -= range;
++                t = (0 - ((UInt32)code >> 31)); /* (UInt32)((Int32)code >> 31) */
++                distance = (distance << 1) + (t + 1);
++                code += range & t;
++              }
++              /*
++              distance <<= 1;
++              if (code >= range)
++              {
++                code -= range;
++                distance |= 1;
++              }
++              */
++            }
++            while (--numDirectBits != 0);
++            prob = probs + Align;
++            distance <<= kNumAlignBits;
++            {
++              unsigned i = 1;
++              GET_BIT2(prob + i, i, ; , distance |= 1);
++              GET_BIT2(prob + i, i, ; , distance |= 2);
++              GET_BIT2(prob + i, i, ; , distance |= 4);
++              GET_BIT2(prob + i, i, ; , distance |= 8);
++            }
++            if (distance == (UInt32)0xFFFFFFFF)
++            {
++              len += kMatchSpecLenStart;
++              state -= kNumStates;
++              break;
++            }
++          }
++        }
++        rep3 = rep2;
++        rep2 = rep1;
++        rep1 = rep0;
++        rep0 = distance + 1;
++        if (checkDicSize == 0)
++        {
++          if (distance >= processedPos)
++            return SZ_ERROR_DATA;
++        }
++        else if (distance >= checkDicSize)
++          return SZ_ERROR_DATA;
++        state = (state < kNumStates + kNumLitStates) ? kNumLitStates : kNumLitStates + 3;
++      }
++
++      len += kMatchMinLen;
++
++      if (limit == dicPos)
++        return SZ_ERROR_DATA;
++      {
++        SizeT rem = limit - dicPos;
++        unsigned curLen = ((rem < len) ? (unsigned)rem : len);
++        SizeT pos = (dicPos - rep0) + ((dicPos < rep0) ? dicBufSize : 0);
++
++        processedPos += curLen;
++
++        len -= curLen;
++        if (pos + curLen <= dicBufSize)
++        {
++          Byte *dest = dic + dicPos;
++          ptrdiff_t src = (ptrdiff_t)pos - (ptrdiff_t)dicPos;
++          const Byte *lim = dest + curLen;
++          dicPos += curLen;
++          do
++            *(dest) = (Byte)*(dest + src);
++          while (++dest != lim);
++        }
++        else
++        {
++          do
++          {
++            dic[dicPos++] = dic[pos];
++            if (++pos == dicBufSize)
++              pos = 0;
++          }
++          while (--curLen != 0);
++        }
++      }
++    }
++  }
++  while (dicPos < limit && buf < bufLimit);
++  NORMALIZE;
++  p->buf = buf;
++  p->range = range;
++  p->code = code;
++  p->remainLen = len;
++  p->dicPos = dicPos;
++  p->processedPos = processedPos;
++  p->reps[0] = rep0;
++  p->reps[1] = rep1;
++  p->reps[2] = rep2;
++  p->reps[3] = rep3;
++  p->state = state;
++
++  return SZ_OK;
++}
++
++static void MY_FAST_CALL LzmaDec_WriteRem(CLzmaDec *p, SizeT limit)
++{
++  if (p->remainLen != 0 && p->remainLen < kMatchSpecLenStart)
++  {
++    Byte *dic = p->dic;
++    SizeT dicPos = p->dicPos;
++    SizeT dicBufSize = p->dicBufSize;
++    unsigned len = p->remainLen;
++    UInt32 rep0 = p->reps[0];
++    if (limit - dicPos < len)
++      len = (unsigned)(limit - dicPos);
++
++    if (p->checkDicSize == 0 && p->prop.dicSize - p->processedPos <= len)
++      p->checkDicSize = p->prop.dicSize;
++
++    p->processedPos += len;
++    p->remainLen -= len;
++    while (len-- != 0)
++    {
++      dic[dicPos] = dic[(dicPos - rep0) + ((dicPos < rep0) ? dicBufSize : 0)];
++      dicPos++;
++    }
++    p->dicPos = dicPos;
++  }
++}
++
++static int MY_FAST_CALL LzmaDec_DecodeReal2(CLzmaDec *p, SizeT limit, const Byte *bufLimit)
++{
++  do
++  {
++    SizeT limit2 = limit;
++    if (p->checkDicSize == 0)
++    {
++      UInt32 rem = p->prop.dicSize - p->processedPos;
++      if (limit - p->dicPos > rem)
++        limit2 = p->dicPos + rem;
++    }
++    RINOK(LzmaDec_DecodeReal(p, limit2, bufLimit));
++    if (p->processedPos >= p->prop.dicSize)
++      p->checkDicSize = p->prop.dicSize;
++    LzmaDec_WriteRem(p, limit);
++  }
++  while (p->dicPos < limit && p->buf < bufLimit && p->remainLen < kMatchSpecLenStart);
++
++  if (p->remainLen > kMatchSpecLenStart)
++  {
++    p->remainLen = kMatchSpecLenStart;
++  }
++  return 0;
++}
++
++typedef enum
++{
++  DUMMY_ERROR, /* unexpected end of input stream */
++  DUMMY_LIT,
++  DUMMY_MATCH,
++  DUMMY_REP
++} ELzmaDummy;
++
++static ELzmaDummy LzmaDec_TryDummy(const CLzmaDec *p, const Byte *buf, SizeT inSize)
++{
++  UInt32 range = p->range;
++  UInt32 code = p->code;
++  const Byte *bufLimit = buf + inSize;
++  CLzmaProb *probs = p->probs;
++  unsigned state = p->state;
++  ELzmaDummy res;
++
++  {
++    CLzmaProb *prob;
++    UInt32 bound;
++    unsigned ttt;
++    unsigned posState = (p->processedPos) & ((1 << p->prop.pb) - 1);
++
++    prob = probs + IsMatch + (state << kNumPosBitsMax) + posState;
++    IF_BIT_0_CHECK(prob)
++    {
++      UPDATE_0_CHECK
++
++      /* if (bufLimit - buf >= 7) return DUMMY_LIT; */
++
++      prob = probs + Literal;
++      if (p->checkDicSize != 0 || p->processedPos != 0)
++        prob += (LZMA_LIT_SIZE *
++          ((((p->processedPos) & ((1 << (p->prop.lp)) - 1)) << p->prop.lc) +
++          (p->dic[(p->dicPos == 0 ? p->dicBufSize : p->dicPos) - 1] >> (8 - p->prop.lc))));
++
++      if (state < kNumLitStates)
++      {
++        unsigned symbol = 1;
++        do { GET_BIT_CHECK(prob + symbol, symbol) } while (symbol < 0x100);
++      }
++      else
++      {
++        unsigned matchByte = p->dic[p->dicPos - p->reps[0] +
++            ((p->dicPos < p->reps[0]) ? p->dicBufSize : 0)];
++        unsigned offs = 0x100;
++        unsigned symbol = 1;
++        do
++        {
++          unsigned bit;
++          CLzmaProb *probLit;
++          matchByte <<= 1;
++          bit = (matchByte & offs);
++          probLit = prob + offs + bit + symbol;
++          GET_BIT2_CHECK(probLit, symbol, offs &= ~bit, offs &= bit)
++        }
++        while (symbol < 0x100);
++      }
++      res = DUMMY_LIT;
++    }
++    else
++    {
++      unsigned len;
++      UPDATE_1_CHECK;
++
++      prob = probs + IsRep + state;
++      IF_BIT_0_CHECK(prob)
++      {
++        UPDATE_0_CHECK;
++        state = 0;
++        prob = probs + LenCoder;
++        res = DUMMY_MATCH;
++      }
++      else
++      {
++        UPDATE_1_CHECK;
++        res = DUMMY_REP;
++        prob = probs + IsRepG0 + state;
++        IF_BIT_0_CHECK(prob)
++        {
++          UPDATE_0_CHECK;
++          prob = probs + IsRep0Long + (state << kNumPosBitsMax) + posState;
++          IF_BIT_0_CHECK(prob)
++          {
++            UPDATE_0_CHECK;
++            NORMALIZE_CHECK;
++            return DUMMY_REP;
++          }
++          else
++          {
++            UPDATE_1_CHECK;
++          }
++        }
++        else
++        {
++          UPDATE_1_CHECK;
++          prob = probs + IsRepG1 + state;
++          IF_BIT_0_CHECK(prob)
++          {
++            UPDATE_0_CHECK;
++          }
++          else
++          {
++            UPDATE_1_CHECK;
++            prob = probs + IsRepG2 + state;
++            IF_BIT_0_CHECK(prob)
++            {
++              UPDATE_0_CHECK;
++            }
++            else
++            {
++              UPDATE_1_CHECK;
++            }
++          }
++        }
++        state = kNumStates;
++        prob = probs + RepLenCoder;
++      }
++      {
++        unsigned limit, offset;
++        CLzmaProb *probLen = prob + LenChoice;
++        IF_BIT_0_CHECK(probLen)
++        {
++          UPDATE_0_CHECK;
++          probLen = prob + LenLow + (posState << kLenNumLowBits);
++          offset = 0;
++          limit = 1 << kLenNumLowBits;
++        }
++        else
++        {
++          UPDATE_1_CHECK;
++          probLen = prob + LenChoice2;
++          IF_BIT_0_CHECK(probLen)
++          {
++            UPDATE_0_CHECK;
++            probLen = prob + LenMid + (posState << kLenNumMidBits);
++            offset = kLenNumLowSymbols;
++            limit = 1 << kLenNumMidBits;
++          }
++          else
++          {
++            UPDATE_1_CHECK;
++            probLen = prob + LenHigh;
++            offset = kLenNumLowSymbols + kLenNumMidSymbols;
++            limit = 1 << kLenNumHighBits;
++          }
++        }
++        TREE_DECODE_CHECK(probLen, limit, len);
++        len += offset;
++      }
++
++      if (state < 4)
++      {
++        unsigned posSlot;
++        prob = probs + PosSlot +
++            ((len < kNumLenToPosStates ? len : kNumLenToPosStates - 1) <<
++            kNumPosSlotBits);
++        TREE_DECODE_CHECK(prob, 1 << kNumPosSlotBits, posSlot);
++        if (posSlot >= kStartPosModelIndex)
++        {
++          int numDirectBits = ((posSlot >> 1) - 1);
++
++          /* if (bufLimit - buf >= 8) return DUMMY_MATCH; */
++
++          if (posSlot < kEndPosModelIndex)
++          {
++            prob = probs + SpecPos + ((2 | (posSlot & 1)) << numDirectBits) - posSlot - 1;
++          }
++          else
++          {
++            numDirectBits -= kNumAlignBits;
++            do
++            {
++              NORMALIZE_CHECK
++              range >>= 1;
++              code -= range & (((code - range) >> 31) - 1);
++              /* if (code >= range) code -= range; */
++            }
++            while (--numDirectBits != 0);
++            prob = probs + Align;
++            numDirectBits = kNumAlignBits;
++          }
++          {
++            unsigned i = 1;
++            do
++            {
++              GET_BIT_CHECK(prob + i, i);
++            }
++            while (--numDirectBits != 0);
++          }
++        }
++      }
++    }
++  }
++  NORMALIZE_CHECK;
++  return res;
++}
++
++
++static void LzmaDec_InitRc(CLzmaDec *p, const Byte *data)
++{
++  p->code = ((UInt32)data[1] << 24) | ((UInt32)data[2] << 16) | ((UInt32)data[3] << 8) | ((UInt32)data[4]);
++  p->range = 0xFFFFFFFF;
++  p->needFlush = 0;
++}
++
++void LzmaDec_InitDicAndState(CLzmaDec *p, Bool initDic, Bool initState)
++{
++  p->needFlush = 1;
++  p->remainLen = 0;
++  p->tempBufSize = 0;
++
++  if (initDic)
++  {
++    p->processedPos = 0;
++    p->checkDicSize = 0;
++    p->needInitState = 1;
++  }
++  if (initState)
++    p->needInitState = 1;
++}
++
++void LzmaDec_Init(CLzmaDec *p)
++{
++  p->dicPos = 0;
++  LzmaDec_InitDicAndState(p, True, True);
++}
++
++static void LzmaDec_InitStateReal(CLzmaDec *p)
++{
++  UInt32 numProbs = Literal + ((UInt32)LZMA_LIT_SIZE << (p->prop.lc + p->prop.lp));
++  UInt32 i;
++  CLzmaProb *probs = p->probs;
++  for (i = 0; i < numProbs; i++)
++    probs[i] = kBitModelTotal >> 1;
++  p->reps[0] = p->reps[1] = p->reps[2] = p->reps[3] = 1;
++  p->state = 0;
++  p->needInitState = 0;
++}
++
++SRes LzmaDec_DecodeToDic(CLzmaDec *p, SizeT dicLimit, const Byte *src, SizeT *srcLen,
++    ELzmaFinishMode finishMode, ELzmaStatus *status)
++{
++  SizeT inSize = *srcLen;
++  (*srcLen) = 0;
++  LzmaDec_WriteRem(p, dicLimit);
++  
++  *status = LZMA_STATUS_NOT_SPECIFIED;
++
++  while (p->remainLen != kMatchSpecLenStart)
++  {
++      int checkEndMarkNow;
++
++      if (p->needFlush != 0)
++      {
++        for (; inSize > 0 && p->tempBufSize < RC_INIT_SIZE; (*srcLen)++, inSize--)
++          p->tempBuf[p->tempBufSize++] = *src++;
++        if (p->tempBufSize < RC_INIT_SIZE)
++        {
++          *status = LZMA_STATUS_NEEDS_MORE_INPUT;
++          return SZ_OK;
++        }
++        if (p->tempBuf[0] != 0)
++          return SZ_ERROR_DATA;
++
++        LzmaDec_InitRc(p, p->tempBuf);
++        p->tempBufSize = 0;
++      }
++
++      checkEndMarkNow = 0;
++      if (p->dicPos >= dicLimit)
++      {
++        if (p->remainLen == 0 && p->code == 0)
++        {
++          *status = LZMA_STATUS_MAYBE_FINISHED_WITHOUT_MARK;
++          return SZ_OK;
++        }
++        if (finishMode == LZMA_FINISH_ANY)
++        {
++          *status = LZMA_STATUS_NOT_FINISHED;
++          return SZ_OK;
++        }
++        if (p->remainLen != 0)
++        {
++          *status = LZMA_STATUS_NOT_FINISHED;
++          return SZ_ERROR_DATA;
++        }
++        checkEndMarkNow = 1;
++      }
++
++      if (p->needInitState)
++        LzmaDec_InitStateReal(p);
++  
++      if (p->tempBufSize == 0)
++      {
++        SizeT processed;
++        const Byte *bufLimit;
++        if (inSize < LZMA_REQUIRED_INPUT_MAX || checkEndMarkNow)
++        {
++          int dummyRes = LzmaDec_TryDummy(p, src, inSize);
++          if (dummyRes == DUMMY_ERROR)
++          {
++            memcpy(p->tempBuf, src, inSize);
++            p->tempBufSize = (unsigned)inSize;
++            (*srcLen) += inSize;
++            *status = LZMA_STATUS_NEEDS_MORE_INPUT;
++            return SZ_OK;
++          }
++          if (checkEndMarkNow && dummyRes != DUMMY_MATCH)
++          {
++            *status = LZMA_STATUS_NOT_FINISHED;
++            return SZ_ERROR_DATA;
++          }
++          bufLimit = src;
++        }
++        else
++          bufLimit = src + inSize - LZMA_REQUIRED_INPUT_MAX;
++        p->buf = src;
++        if (LzmaDec_DecodeReal2(p, dicLimit, bufLimit) != 0)
++          return SZ_ERROR_DATA;
++        processed = (SizeT)(p->buf - src);
++        (*srcLen) += processed;
++        src += processed;
++        inSize -= processed;
++      }
++      else
++      {
++        unsigned rem = p->tempBufSize, lookAhead = 0;
++        while (rem < LZMA_REQUIRED_INPUT_MAX && lookAhead < inSize)
++          p->tempBuf[rem++] = src[lookAhead++];
++        p->tempBufSize = rem;
++        if (rem < LZMA_REQUIRED_INPUT_MAX || checkEndMarkNow)
++        {
++          int dummyRes = LzmaDec_TryDummy(p, p->tempBuf, rem);
++          if (dummyRes == DUMMY_ERROR)
++          {
++            (*srcLen) += lookAhead;
++            *status = LZMA_STATUS_NEEDS_MORE_INPUT;
++            return SZ_OK;
++          }
++          if (checkEndMarkNow && dummyRes != DUMMY_MATCH)
++          {
++            *status = LZMA_STATUS_NOT_FINISHED;
++            return SZ_ERROR_DATA;
++          }
++        }
++        p->buf = p->tempBuf;
++        if (LzmaDec_DecodeReal2(p, dicLimit, p->buf) != 0)
++          return SZ_ERROR_DATA;
++        lookAhead -= (rem - (unsigned)(p->buf - p->tempBuf));
++        (*srcLen) += lookAhead;
++        src += lookAhead;
++        inSize -= lookAhead;
++        p->tempBufSize = 0;
++      }
++  }
++  if (p->code == 0)
++    *status = LZMA_STATUS_FINISHED_WITH_MARK;
++  return (p->code == 0) ? SZ_OK : SZ_ERROR_DATA;
++}
++
++SRes LzmaDec_DecodeToBuf(CLzmaDec *p, Byte *dest, SizeT *destLen, const Byte *src, SizeT *srcLen, ELzmaFinishMode finishMode, ELzmaStatus *status)
++{
++  SizeT outSize = *destLen;
++  SizeT inSize = *srcLen;
++  *srcLen = *destLen = 0;
++  for (;;)
++  {
++    SizeT inSizeCur = inSize, outSizeCur, dicPos;
++    ELzmaFinishMode curFinishMode;
++    SRes res;
++    if (p->dicPos == p->dicBufSize)
++      p->dicPos = 0;
++    dicPos = p->dicPos;
++    if (outSize > p->dicBufSize - dicPos)
++    {
++      outSizeCur = p->dicBufSize;
++      curFinishMode = LZMA_FINISH_ANY;
++    }
++    else
++    {
++      outSizeCur = dicPos + outSize;
++      curFinishMode = finishMode;
++    }
++
++    res = LzmaDec_DecodeToDic(p, outSizeCur, src, &inSizeCur, curFinishMode, status);
++    src += inSizeCur;
++    inSize -= inSizeCur;
++    *srcLen += inSizeCur;
++    outSizeCur = p->dicPos - dicPos;
++    memcpy(dest, p->dic + dicPos, outSizeCur);
++    dest += outSizeCur;
++    outSize -= outSizeCur;
++    *destLen += outSizeCur;
++    if (res != 0)
++      return res;
++    if (outSizeCur == 0 || outSize == 0)
++      return SZ_OK;
++  }
++}
++
++void LzmaDec_FreeProbs(CLzmaDec *p, ISzAlloc *alloc)
++{
++  alloc->Free(alloc, p->probs);
++  p->probs = 0;
++}
++
++static void LzmaDec_FreeDict(CLzmaDec *p, ISzAlloc *alloc)
++{
++  alloc->Free(alloc, p->dic);
++  p->dic = 0;
++}
++
++void LzmaDec_Free(CLzmaDec *p, ISzAlloc *alloc)
++{
++  LzmaDec_FreeProbs(p, alloc);
++  LzmaDec_FreeDict(p, alloc);
++}
++
++SRes LzmaProps_Decode(CLzmaProps *p, const Byte *data, unsigned size)
++{
++  UInt32 dicSize;
++  Byte d;
++  
++  if (size < LZMA_PROPS_SIZE)
++    return SZ_ERROR_UNSUPPORTED;
++  else
++    dicSize = data[1] | ((UInt32)data[2] << 8) | ((UInt32)data[3] << 16) | ((UInt32)data[4] << 24);
++ 
++  if (dicSize < LZMA_DIC_MIN)
++    dicSize = LZMA_DIC_MIN;
++  p->dicSize = dicSize;
++
++  d = data[0];
++  if (d >= (9 * 5 * 5))
++    return SZ_ERROR_UNSUPPORTED;
++
++  p->lc = d % 9;
++  d /= 9;
++  p->pb = d / 5;
++  p->lp = d % 5;
++
++  return SZ_OK;
++}
++
++static SRes LzmaDec_AllocateProbs2(CLzmaDec *p, const CLzmaProps *propNew, ISzAlloc *alloc)
++{
++  UInt32 numProbs = LzmaProps_GetNumProbs(propNew);
++  if (p->probs == 0 || numProbs != p->numProbs)
++  {
++    LzmaDec_FreeProbs(p, alloc);
++    p->probs = (CLzmaProb *)alloc->Alloc(alloc, numProbs * sizeof(CLzmaProb));
++    p->numProbs = numProbs;
++    if (p->probs == 0)
++      return SZ_ERROR_MEM;
++  }
++  return SZ_OK;
++}
++
++SRes LzmaDec_AllocateProbs(CLzmaDec *p, const Byte *props, unsigned propsSize, ISzAlloc *alloc)
++{
++  CLzmaProps propNew;
++  RINOK(LzmaProps_Decode(&propNew, props, propsSize));
++  RINOK(LzmaDec_AllocateProbs2(p, &propNew, alloc));
++  p->prop = propNew;
++  return SZ_OK;
++}
++
++SRes LzmaDec_Allocate(CLzmaDec *p, const Byte *props, unsigned propsSize, ISzAlloc *alloc)
++{
++  CLzmaProps propNew;
++  SizeT dicBufSize;
++  RINOK(LzmaProps_Decode(&propNew, props, propsSize));
++  RINOK(LzmaDec_AllocateProbs2(p, &propNew, alloc));
++  dicBufSize = propNew.dicSize;
++  if (p->dic == 0 || dicBufSize != p->dicBufSize)
++  {
++    LzmaDec_FreeDict(p, alloc);
++    p->dic = (Byte *)alloc->Alloc(alloc, dicBufSize);
++    if (p->dic == 0)
++    {
++      LzmaDec_FreeProbs(p, alloc);
++      return SZ_ERROR_MEM;
++    }
++  }
++  p->dicBufSize = dicBufSize;
++  p->prop = propNew;
++  return SZ_OK;
++}
++
++SRes LzmaDecode(Byte *dest, SizeT *destLen, const Byte *src, SizeT *srcLen,
++    const Byte *propData, unsigned propSize, ELzmaFinishMode finishMode,
++    ELzmaStatus *status, ISzAlloc *alloc)
++{
++  CLzmaDec p;
++  SRes res;
++  SizeT inSize = *srcLen;
++  SizeT outSize = *destLen;
++  *srcLen = *destLen = 0;
++  if (inSize < RC_INIT_SIZE)
++    return SZ_ERROR_INPUT_EOF;
++
++  LzmaDec_Construct(&p);
++  res = LzmaDec_AllocateProbs(&p, propData, propSize, alloc);
++  if (res != 0)
++    return res;
++  p.dic = dest;
++  p.dicBufSize = outSize;
++
++  LzmaDec_Init(&p);
++  
++  *srcLen = inSize;
++  res = LzmaDec_DecodeToDic(&p, outSize, src, srcLen, finishMode, status);
++
++  if (res == SZ_OK && *status == LZMA_STATUS_NEEDS_MORE_INPUT)
++    res = SZ_ERROR_INPUT_EOF;
++
++  (*destLen) = p.dicPos;
++  LzmaDec_FreeProbs(&p, alloc);
++  return res;
++}
+--- /dev/null
++++ b/lib/lzma/LzmaEnc.c
+@@ -0,0 +1,2271 @@
++/* LzmaEnc.c -- LZMA Encoder
++2009-11-24 : Igor Pavlov : Public domain */
++
++#include <string.h>
++
++/* #define SHOW_STAT */
++/* #define SHOW_STAT2 */
++
++#if defined(SHOW_STAT) || defined(SHOW_STAT2)
++#include <stdio.h>
++#endif
++
++#include "LzmaEnc.h"
++
++/* disable MT */
++#define _7ZIP_ST
++
++#include "LzFind.h"
++#ifndef _7ZIP_ST
++#include "LzFindMt.h"
++#endif
++
++#ifdef SHOW_STAT
++static int ttt = 0;
++#endif
++
++#define kBlockSizeMax ((1 << LZMA_NUM_BLOCK_SIZE_BITS) - 1)
++
++#define kBlockSize (9 << 10)
++#define kUnpackBlockSize (1 << 18)
++#define kMatchArraySize (1 << 21)
++#define kMatchRecordMaxSize ((LZMA_MATCH_LEN_MAX * 2 + 3) * LZMA_MATCH_LEN_MAX)
++
++#define kNumMaxDirectBits (31)
++
++#define kNumTopBits 24
++#define kTopValue ((UInt32)1 << kNumTopBits)
++
++#define kNumBitModelTotalBits 11
++#define kBitModelTotal (1 << kNumBitModelTotalBits)
++#define kNumMoveBits 5
++#define kProbInitValue (kBitModelTotal >> 1)
++
++#define kNumMoveReducingBits 4
++#define kNumBitPriceShiftBits 4
++#define kBitPrice (1 << kNumBitPriceShiftBits)
++
++void LzmaEncProps_Init(CLzmaEncProps *p)
++{
++  p->level = 5;
++  p->dictSize = p->mc = 0;
++  p->lc = p->lp = p->pb = p->algo = p->fb = p->btMode = p->numHashBytes = p->numThreads = -1;
++  p->writeEndMark = 0;
++}
++
++void LzmaEncProps_Normalize(CLzmaEncProps *p)
++{
++  int level = p->level;
++  if (level < 0) level = 5;
++  p->level = level;
++  if (p->dictSize == 0) p->dictSize = (level <= 5 ? (1 << (level * 2 + 14)) : (level == 6 ? (1 << 25) : (1 << 26)));
++  if (p->lc < 0) p->lc = 3;
++  if (p->lp < 0) p->lp = 0;
++  if (p->pb < 0) p->pb = 2;
++  if (p->algo < 0) p->algo = (level < 5 ? 0 : 1);
++  if (p->fb < 0) p->fb = (level < 7 ? 32 : 64);
++  if (p->btMode < 0) p->btMode = (p->algo == 0 ? 0 : 1);
++  if (p->numHashBytes < 0) p->numHashBytes = 4;
++  if (p->mc == 0)  p->mc = (16 + (p->fb >> 1)) >> (p->btMode ? 0 : 1);
++  if (p->numThreads < 0)
++    p->numThreads =
++      #ifndef _7ZIP_ST
++      ((p->btMode && p->algo) ? 2 : 1);
++      #else
++      1;
++      #endif
++}
++
++UInt32 LzmaEncProps_GetDictSize(const CLzmaEncProps *props2)
++{
++  CLzmaEncProps props = *props2;
++  LzmaEncProps_Normalize(&props);
++  return props.dictSize;
++}
++
++/* #define LZMA_LOG_BSR */
++/* Define it for Intel's CPU */
++
++
++#ifdef LZMA_LOG_BSR
++
++#define kDicLogSizeMaxCompress 30
++
++#define BSR2_RET(pos, res) { unsigned long i; _BitScanReverse(&i, (pos)); res = (i + i) + ((pos >> (i - 1)) & 1); }
++
++UInt32 GetPosSlot1(UInt32 pos)
++{
++  UInt32 res;
++  BSR2_RET(pos, res);
++  return res;
++}
++#define GetPosSlot2(pos, res) { BSR2_RET(pos, res); }
++#define GetPosSlot(pos, res) { if (pos < 2) res = pos; else BSR2_RET(pos, res); }
++
++#else
++
++#define kNumLogBits (9 + (int)sizeof(size_t) / 2)
++#define kDicLogSizeMaxCompress ((kNumLogBits - 1) * 2 + 7)
++
++void LzmaEnc_FastPosInit(Byte *g_FastPos)
++{
++  int c = 2, slotFast;
++  g_FastPos[0] = 0;
++  g_FastPos[1] = 1;
++  
++  for (slotFast = 2; slotFast < kNumLogBits * 2; slotFast++)
++  {
++    UInt32 k = (1 << ((slotFast >> 1) - 1));
++    UInt32 j;
++    for (j = 0; j < k; j++, c++)
++      g_FastPos[c] = (Byte)slotFast;
++  }
++}
++
++#define BSR2_RET(pos, res) { UInt32 i = 6 + ((kNumLogBits - 1) & \
++  (0 - (((((UInt32)1 << (kNumLogBits + 6)) - 1) - pos) >> 31))); \
++  res = p->g_FastPos[pos >> i] + (i * 2); }
++/*
++#define BSR2_RET(pos, res) { res = (pos < (1 << (kNumLogBits + 6))) ? \
++  p->g_FastPos[pos >> 6] + 12 : \
++  p->g_FastPos[pos >> (6 + kNumLogBits - 1)] + (6 + (kNumLogBits - 1)) * 2; }
++*/
++
++#define GetPosSlot1(pos) p->g_FastPos[pos]
++#define GetPosSlot2(pos, res) { BSR2_RET(pos, res); }
++#define GetPosSlot(pos, res) { if (pos < kNumFullDistances) res = p->g_FastPos[pos]; else BSR2_RET(pos, res); }
++
++#endif
++
++
++#define LZMA_NUM_REPS 4
++
++typedef unsigned CState;
++
++typedef struct
++{
++  UInt32 price;
++
++  CState state;
++  int prev1IsChar;
++  int prev2;
++
++  UInt32 posPrev2;
++  UInt32 backPrev2;
++
++  UInt32 posPrev;
++  UInt32 backPrev;
++  UInt32 backs[LZMA_NUM_REPS];
++} COptimal;
++
++#define kNumOpts (1 << 12)
++
++#define kNumLenToPosStates 4
++#define kNumPosSlotBits 6
++#define kDicLogSizeMin 0
++#define kDicLogSizeMax 32
++#define kDistTableSizeMax (kDicLogSizeMax * 2)
++
++
++#define kNumAlignBits 4
++#define kAlignTableSize (1 << kNumAlignBits)
++#define kAlignMask (kAlignTableSize - 1)
++
++#define kStartPosModelIndex 4
++#define kEndPosModelIndex 14
++#define kNumPosModels (kEndPosModelIndex - kStartPosModelIndex)
++
++#define kNumFullDistances (1 << (kEndPosModelIndex >> 1))
++
++#ifdef _LZMA_PROB32
++#define CLzmaProb UInt32
++#else
++#define CLzmaProb UInt16
++#endif
++
++#define LZMA_PB_MAX 4
++#define LZMA_LC_MAX 8
++#define LZMA_LP_MAX 4
++
++#define LZMA_NUM_PB_STATES_MAX (1 << LZMA_PB_MAX)
++
++
++#define kLenNumLowBits 3
++#define kLenNumLowSymbols (1 << kLenNumLowBits)
++#define kLenNumMidBits 3
++#define kLenNumMidSymbols (1 << kLenNumMidBits)
++#define kLenNumHighBits 8
++#define kLenNumHighSymbols (1 << kLenNumHighBits)
++
++#define kLenNumSymbolsTotal (kLenNumLowSymbols + kLenNumMidSymbols + kLenNumHighSymbols)
++
++#define LZMA_MATCH_LEN_MIN 2
++#define LZMA_MATCH_LEN_MAX (LZMA_MATCH_LEN_MIN + kLenNumSymbolsTotal - 1)
++
++#define kNumStates 12
++
++typedef struct
++{
++  CLzmaProb choice;
++  CLzmaProb choice2;
++  CLzmaProb low[LZMA_NUM_PB_STATES_MAX << kLenNumLowBits];
++  CLzmaProb mid[LZMA_NUM_PB_STATES_MAX << kLenNumMidBits];
++  CLzmaProb high[kLenNumHighSymbols];
++} CLenEnc;
++
++typedef struct
++{
++  CLenEnc p;
++  UInt32 prices[LZMA_NUM_PB_STATES_MAX][kLenNumSymbolsTotal];
++  UInt32 tableSize;
++  UInt32 counters[LZMA_NUM_PB_STATES_MAX];
++} CLenPriceEnc;
++
++typedef struct
++{
++  UInt32 range;
++  Byte cache;
++  UInt64 low;
++  UInt64 cacheSize;
++  Byte *buf;
++  Byte *bufLim;
++  Byte *bufBase;
++  ISeqOutStream *outStream;
++  UInt64 processed;
++  SRes res;
++} CRangeEnc;
++
++typedef struct
++{
++  CLzmaProb *litProbs;
++
++  CLzmaProb isMatch[kNumStates][LZMA_NUM_PB_STATES_MAX];
++  CLzmaProb isRep[kNumStates];
++  CLzmaProb isRepG0[kNumStates];
++  CLzmaProb isRepG1[kNumStates];
++  CLzmaProb isRepG2[kNumStates];
++  CLzmaProb isRep0Long[kNumStates][LZMA_NUM_PB_STATES_MAX];
++
++  CLzmaProb posSlotEncoder[kNumLenToPosStates][1 << kNumPosSlotBits];
++  CLzmaProb posEncoders[kNumFullDistances - kEndPosModelIndex];
++  CLzmaProb posAlignEncoder[1 << kNumAlignBits];
++  
++  CLenPriceEnc lenEnc;
++  CLenPriceEnc repLenEnc;
++
++  UInt32 reps[LZMA_NUM_REPS];
++  UInt32 state;
++} CSaveState;
++
++typedef struct
++{
++  IMatchFinder matchFinder;
++  void *matchFinderObj;
++
++  #ifndef _7ZIP_ST
++  Bool mtMode;
++  CMatchFinderMt matchFinderMt;
++  #endif
++
++  CMatchFinder matchFinderBase;
++
++  #ifndef _7ZIP_ST
++  Byte pad[128];
++  #endif
++  
++  UInt32 optimumEndIndex;
++  UInt32 optimumCurrentIndex;
++
++  UInt32 longestMatchLength;
++  UInt32 numPairs;
++  UInt32 numAvail;
++  COptimal opt[kNumOpts];
++  
++  #ifndef LZMA_LOG_BSR
++  Byte g_FastPos[1 << kNumLogBits];
++  #endif
++
++  UInt32 ProbPrices[kBitModelTotal >> kNumMoveReducingBits];
++  UInt32 matches[LZMA_MATCH_LEN_MAX * 2 + 2 + 1];
++  UInt32 numFastBytes;
++  UInt32 additionalOffset;
++  UInt32 reps[LZMA_NUM_REPS];
++  UInt32 state;
++
++  UInt32 posSlotPrices[kNumLenToPosStates][kDistTableSizeMax];
++  UInt32 distancesPrices[kNumLenToPosStates][kNumFullDistances];
++  UInt32 alignPrices[kAlignTableSize];
++  UInt32 alignPriceCount;
++
++  UInt32 distTableSize;
++
++  unsigned lc, lp, pb;
++  unsigned lpMask, pbMask;
++
++  CLzmaProb *litProbs;
++
++  CLzmaProb isMatch[kNumStates][LZMA_NUM_PB_STATES_MAX];
++  CLzmaProb isRep[kNumStates];
++  CLzmaProb isRepG0[kNumStates];
++  CLzmaProb isRepG1[kNumStates];
++  CLzmaProb isRepG2[kNumStates];
++  CLzmaProb isRep0Long[kNumStates][LZMA_NUM_PB_STATES_MAX];
++
++  CLzmaProb posSlotEncoder[kNumLenToPosStates][1 << kNumPosSlotBits];
++  CLzmaProb posEncoders[kNumFullDistances - kEndPosModelIndex];
++  CLzmaProb posAlignEncoder[1 << kNumAlignBits];
++  
++  CLenPriceEnc lenEnc;
++  CLenPriceEnc repLenEnc;
++
++  unsigned lclp;
++
++  Bool fastMode;
++  
++  CRangeEnc rc;
++
++  Bool writeEndMark;
++  UInt64 nowPos64;
++  UInt32 matchPriceCount;
++  Bool finished;
++  Bool multiThread;
++
++  SRes result;
++  UInt32 dictSize;
++  UInt32 matchFinderCycles;
++
++  int needInit;
++
++  CSaveState saveState;
++} CLzmaEnc;
++
++void LzmaEnc_SaveState(CLzmaEncHandle pp)
++{
++  CLzmaEnc *p = (CLzmaEnc *)pp;
++  CSaveState *dest = &p->saveState;
++  int i;
++  dest->lenEnc = p->lenEnc;
++  dest->repLenEnc = p->repLenEnc;
++  dest->state = p->state;
++
++  for (i = 0; i < kNumStates; i++)
++  {
++    memcpy(dest->isMatch[i], p->isMatch[i], sizeof(p->isMatch[i]));
++    memcpy(dest->isRep0Long[i], p->isRep0Long[i], sizeof(p->isRep0Long[i]));
++  }
++  for (i = 0; i < kNumLenToPosStates; i++)
++    memcpy(dest->posSlotEncoder[i], p->posSlotEncoder[i], sizeof(p->posSlotEncoder[i]));
++  memcpy(dest->isRep, p->isRep, sizeof(p->isRep));
++  memcpy(dest->isRepG0, p->isRepG0, sizeof(p->isRepG0));
++  memcpy(dest->isRepG1, p->isRepG1, sizeof(p->isRepG1));
++  memcpy(dest->isRepG2, p->isRepG2, sizeof(p->isRepG2));
++  memcpy(dest->posEncoders, p->posEncoders, sizeof(p->posEncoders));
++  memcpy(dest->posAlignEncoder, p->posAlignEncoder, sizeof(p->posAlignEncoder));
++  memcpy(dest->reps, p->reps, sizeof(p->reps));
++  memcpy(dest->litProbs, p->litProbs, (0x300 << p->lclp) * sizeof(CLzmaProb));
++}
++
++void LzmaEnc_RestoreState(CLzmaEncHandle pp)
++{
++  CLzmaEnc *dest = (CLzmaEnc *)pp;
++  const CSaveState *p = &dest->saveState;
++  int i;
++  dest->lenEnc = p->lenEnc;
++  dest->repLenEnc = p->repLenEnc;
++  dest->state = p->state;
++
++  for (i = 0; i < kNumStates; i++)
++  {
++    memcpy(dest->isMatch[i], p->isMatch[i], sizeof(p->isMatch[i]));
++    memcpy(dest->isRep0Long[i], p->isRep0Long[i], sizeof(p->isRep0Long[i]));
++  }
++  for (i = 0; i < kNumLenToPosStates; i++)
++    memcpy(dest->posSlotEncoder[i], p->posSlotEncoder[i], sizeof(p->posSlotEncoder[i]));
++  memcpy(dest->isRep, p->isRep, sizeof(p->isRep));
++  memcpy(dest->isRepG0, p->isRepG0, sizeof(p->isRepG0));
++  memcpy(dest->isRepG1, p->isRepG1, sizeof(p->isRepG1));
++  memcpy(dest->isRepG2, p->isRepG2, sizeof(p->isRepG2));
++  memcpy(dest->posEncoders, p->posEncoders, sizeof(p->posEncoders));
++  memcpy(dest->posAlignEncoder, p->posAlignEncoder, sizeof(p->posAlignEncoder));
++  memcpy(dest->reps, p->reps, sizeof(p->reps));
++  memcpy(dest->litProbs, p->litProbs, (0x300 << dest->lclp) * sizeof(CLzmaProb));
++}
++
++SRes LzmaEnc_SetProps(CLzmaEncHandle pp, const CLzmaEncProps *props2)
++{
++  CLzmaEnc *p = (CLzmaEnc *)pp;
++  CLzmaEncProps props = *props2;
++  LzmaEncProps_Normalize(&props);
++
++  if (props.lc > LZMA_LC_MAX || props.lp > LZMA_LP_MAX || props.pb > LZMA_PB_MAX ||
++      props.dictSize > (1 << kDicLogSizeMaxCompress) || props.dictSize > (1 << 30))
++    return SZ_ERROR_PARAM;
++  p->dictSize = props.dictSize;
++  p->matchFinderCycles = props.mc;
++  {
++    unsigned fb = props.fb;
++    if (fb < 5)
++      fb = 5;
++    if (fb > LZMA_MATCH_LEN_MAX)
++      fb = LZMA_MATCH_LEN_MAX;
++    p->numFastBytes = fb;
++  }
++  p->lc = props.lc;
++  p->lp = props.lp;
++  p->pb = props.pb;
++  p->fastMode = (props.algo == 0);
++  p->matchFinderBase.btMode = props.btMode;
++  {
++    UInt32 numHashBytes = 4;
++    if (props.btMode)
++    {
++      if (props.numHashBytes < 2)
++        numHashBytes = 2;
++      else if (props.numHashBytes < 4)
++        numHashBytes = props.numHashBytes;
++    }
++    p->matchFinderBase.numHashBytes = numHashBytes;
++  }
++
++  p->matchFinderBase.cutValue = props.mc;
++
++  p->writeEndMark = props.writeEndMark;
++
++  #ifndef _7ZIP_ST
++  /*
++  if (newMultiThread != _multiThread)
++  {
++    ReleaseMatchFinder();
++    _multiThread = newMultiThread;
++  }
++  */
++  p->multiThread = (props.numThreads > 1);
++  #endif
++
++  return SZ_OK;
++}
++
++static const int kLiteralNextStates[kNumStates] = {0, 0, 0, 0, 1, 2, 3, 4,  5,  6,   4, 5};
++static const int kMatchNextStates[kNumStates]   = {7, 7, 7, 7, 7, 7, 7, 10, 10, 10, 10, 10};
++static const int kRepNextStates[kNumStates]     = {8, 8, 8, 8, 8, 8, 8, 11, 11, 11, 11, 11};
++static const int kShortRepNextStates[kNumStates]= {9, 9, 9, 9, 9, 9, 9, 11, 11, 11, 11, 11};
++
++#define IsCharState(s) ((s) < 7)
++
++#define GetLenToPosState(len) (((len) < kNumLenToPosStates + 1) ? (len) - 2 : kNumLenToPosStates - 1)
++
++#define kInfinityPrice (1 << 30)
++
++static void RangeEnc_Construct(CRangeEnc *p)
++{
++  p->outStream = 0;
++  p->bufBase = 0;
++}
++
++#define RangeEnc_GetProcessed(p) ((p)->processed + ((p)->buf - (p)->bufBase) + (p)->cacheSize)
++
++#define RC_BUF_SIZE (1 << 16)
++static int RangeEnc_Alloc(CRangeEnc *p, ISzAlloc *alloc)
++{
++  if (p->bufBase == 0)
++  {
++    p->bufBase = (Byte *)alloc->Alloc(alloc, RC_BUF_SIZE);
++    if (p->bufBase == 0)
++      return 0;
++    p->bufLim = p->bufBase + RC_BUF_SIZE;
++  }
++  return 1;
++}
++
++static void RangeEnc_Free(CRangeEnc *p, ISzAlloc *alloc)
++{
++  alloc->Free(alloc, p->bufBase);
++  p->bufBase = 0;
++}
++
++static void RangeEnc_Init(CRangeEnc *p)
++{
++  /* Stream.Init(); */
++  p->low = 0;
++  p->range = 0xFFFFFFFF;
++  p->cacheSize = 1;
++  p->cache = 0;
++
++  p->buf = p->bufBase;
++
++  p->processed = 0;
++  p->res = SZ_OK;
++}
++
++static void RangeEnc_FlushStream(CRangeEnc *p)
++{
++  size_t num;
++  if (p->res != SZ_OK)
++    return;
++  num = p->buf - p->bufBase;
++  if (num != p->outStream->Write(p->outStream, p->bufBase, num))
++    p->res = SZ_ERROR_WRITE;
++  p->processed += num;
++  p->buf = p->bufBase;
++}
++
++static void MY_FAST_CALL RangeEnc_ShiftLow(CRangeEnc *p)
++{
++  if ((UInt32)p->low < (UInt32)0xFF000000 || (int)(p->low >> 32) != 0)
++  {
++    Byte temp = p->cache;
++    do
++    {
++      Byte *buf = p->buf;
++      *buf++ = (Byte)(temp + (Byte)(p->low >> 32));
++      p->buf = buf;
++      if (buf == p->bufLim)
++        RangeEnc_FlushStream(p);
++      temp = 0xFF;
++    }
++    while (--p->cacheSize != 0);
++    p->cache = (Byte)((UInt32)p->low >> 24);
++  }
++  p->cacheSize++;
++  p->low = (UInt32)p->low << 8;
++}
++
++static void RangeEnc_FlushData(CRangeEnc *p)
++{
++  int i;
++  for (i = 0; i < 5; i++)
++    RangeEnc_ShiftLow(p);
++}
++
++static void RangeEnc_EncodeDirectBits(CRangeEnc *p, UInt32 value, int numBits)
++{
++  do
++  {
++    p->range >>= 1;
++    p->low += p->range & (0 - ((value >> --numBits) & 1));
++    if (p->range < kTopValue)
++    {
++      p->range <<= 8;
++      RangeEnc_ShiftLow(p);
++    }
++  }
++  while (numBits != 0);
++}
++
++static void RangeEnc_EncodeBit(CRangeEnc *p, CLzmaProb *prob, UInt32 symbol)
++{
++  UInt32 ttt = *prob;
++  UInt32 newBound = (p->range >> kNumBitModelTotalBits) * ttt;
++  if (symbol == 0)
++  {
++    p->range = newBound;
++    ttt += (kBitModelTotal - ttt) >> kNumMoveBits;
++  }
++  else
++  {
++    p->low += newBound;
++    p->range -= newBound;
++    ttt -= ttt >> kNumMoveBits;
++  }
++  *prob = (CLzmaProb)ttt;
++  if (p->range < kTopValue)
++  {
++    p->range <<= 8;
++    RangeEnc_ShiftLow(p);
++  }
++}
++
++static void LitEnc_Encode(CRangeEnc *p, CLzmaProb *probs, UInt32 symbol)
++{
++  symbol |= 0x100;
++  do
++  {
++    RangeEnc_EncodeBit(p, probs + (symbol >> 8), (symbol >> 7) & 1);
++    symbol <<= 1;
++  }
++  while (symbol < 0x10000);
++}
++
++static void LitEnc_EncodeMatched(CRangeEnc *p, CLzmaProb *probs, UInt32 symbol, UInt32 matchByte)
++{
++  UInt32 offs = 0x100;
++  symbol |= 0x100;
++  do
++  {
++    matchByte <<= 1;
++    RangeEnc_EncodeBit(p, probs + (offs + (matchByte & offs) + (symbol >> 8)), (symbol >> 7) & 1);
++    symbol <<= 1;
++    offs &= ~(matchByte ^ symbol);
++  }
++  while (symbol < 0x10000);
++}
++
++void LzmaEnc_InitPriceTables(UInt32 *ProbPrices)
++{
++  UInt32 i;
++  for (i = (1 << kNumMoveReducingBits) / 2; i < kBitModelTotal; i += (1 << kNumMoveReducingBits))
++  {
++    const int kCyclesBits = kNumBitPriceShiftBits;
++    UInt32 w = i;
++    UInt32 bitCount = 0;
++    int j;
++    for (j = 0; j < kCyclesBits; j++)
++    {
++      w = w * w;
++      bitCount <<= 1;
++      while (w >= ((UInt32)1 << 16))
++      {
++        w >>= 1;
++        bitCount++;
++      }
++    }
++    ProbPrices[i >> kNumMoveReducingBits] = ((kNumBitModelTotalBits << kCyclesBits) - 15 - bitCount);
++  }
++}
++
++
++#define GET_PRICE(prob, symbol) \
++  p->ProbPrices[((prob) ^ (((-(int)(symbol))) & (kBitModelTotal - 1))) >> kNumMoveReducingBits];
++
++#define GET_PRICEa(prob, symbol) \
++  ProbPrices[((prob) ^ ((-((int)(symbol))) & (kBitModelTotal - 1))) >> kNumMoveReducingBits];
++
++#define GET_PRICE_0(prob) p->ProbPrices[(prob) >> kNumMoveReducingBits]
++#define GET_PRICE_1(prob) p->ProbPrices[((prob) ^ (kBitModelTotal - 1)) >> kNumMoveReducingBits]
++
++#define GET_PRICE_0a(prob) ProbPrices[(prob) >> kNumMoveReducingBits]
++#define GET_PRICE_1a(prob) ProbPrices[((prob) ^ (kBitModelTotal - 1)) >> kNumMoveReducingBits]
++
++static UInt32 LitEnc_GetPrice(const CLzmaProb *probs, UInt32 symbol, UInt32 *ProbPrices)
++{
++  UInt32 price = 0;
++  symbol |= 0x100;
++  do
++  {
++    price += GET_PRICEa(probs[symbol >> 8], (symbol >> 7) & 1);
++    symbol <<= 1;
++  }
++  while (symbol < 0x10000);
++  return price;
++}
++
++static UInt32 LitEnc_GetPriceMatched(const CLzmaProb *probs, UInt32 symbol, UInt32 matchByte, UInt32 *ProbPrices)
++{
++  UInt32 price = 0;
++  UInt32 offs = 0x100;
++  symbol |= 0x100;
++  do
++  {
++    matchByte <<= 1;
++    price += GET_PRICEa(probs[offs + (matchByte & offs) + (symbol >> 8)], (symbol >> 7) & 1);
++    symbol <<= 1;
++    offs &= ~(matchByte ^ symbol);
++  }
++  while (symbol < 0x10000);
++  return price;
++}
++
++
++static void RcTree_Encode(CRangeEnc *rc, CLzmaProb *probs, int numBitLevels, UInt32 symbol)
++{
++  UInt32 m = 1;
++  int i;
++  for (i = numBitLevels; i != 0;)
++  {
++    UInt32 bit;
++    i--;
++    bit = (symbol >> i) & 1;
++    RangeEnc_EncodeBit(rc, probs + m, bit);
++    m = (m << 1) | bit;
++  }
++}
++
++static void RcTree_ReverseEncode(CRangeEnc *rc, CLzmaProb *probs, int numBitLevels, UInt32 symbol)
++{
++  UInt32 m = 1;
++  int i;
++  for (i = 0; i < numBitLevels; i++)
++  {
++    UInt32 bit = symbol & 1;
++    RangeEnc_EncodeBit(rc, probs + m, bit);
++    m = (m << 1) | bit;
++    symbol >>= 1;
++  }
++}
++
++static UInt32 RcTree_GetPrice(const CLzmaProb *probs, int numBitLevels, UInt32 symbol, UInt32 *ProbPrices)
++{
++  UInt32 price = 0;
++  symbol |= (1 << numBitLevels);
++  while (symbol != 1)
++  {
++    price += GET_PRICEa(probs[symbol >> 1], symbol & 1);
++    symbol >>= 1;
++  }
++  return price;
++}
++
++static UInt32 RcTree_ReverseGetPrice(const CLzmaProb *probs, int numBitLevels, UInt32 symbol, UInt32 *ProbPrices)
++{
++  UInt32 price = 0;
++  UInt32 m = 1;
++  int i;
++  for (i = numBitLevels; i != 0; i--)
++  {
++    UInt32 bit = symbol & 1;
++    symbol >>= 1;
++    price += GET_PRICEa(probs[m], bit);
++    m = (m << 1) | bit;
++  }
++  return price;
++}
++
++
++static void LenEnc_Init(CLenEnc *p)
++{
++  unsigned i;
++  p->choice = p->choice2 = kProbInitValue;
++  for (i = 0; i < (LZMA_NUM_PB_STATES_MAX << kLenNumLowBits); i++)
++    p->low[i] = kProbInitValue;
++  for (i = 0; i < (LZMA_NUM_PB_STATES_MAX << kLenNumMidBits); i++)
++    p->mid[i] = kProbInitValue;
++  for (i = 0; i < kLenNumHighSymbols; i++)
++    p->high[i] = kProbInitValue;
++}
++
++static void LenEnc_Encode(CLenEnc *p, CRangeEnc *rc, UInt32 symbol, UInt32 posState)
++{
++  if (symbol < kLenNumLowSymbols)
++  {
++    RangeEnc_EncodeBit(rc, &p->choice, 0);
++    RcTree_Encode(rc, p->low + (posState << kLenNumLowBits), kLenNumLowBits, symbol);
++  }
++  else
++  {
++    RangeEnc_EncodeBit(rc, &p->choice, 1);
++    if (symbol < kLenNumLowSymbols + kLenNumMidSymbols)
++    {
++      RangeEnc_EncodeBit(rc, &p->choice2, 0);
++      RcTree_Encode(rc, p->mid + (posState << kLenNumMidBits), kLenNumMidBits, symbol - kLenNumLowSymbols);
++    }
++    else
++    {
++      RangeEnc_EncodeBit(rc, &p->choice2, 1);
++      RcTree_Encode(rc, p->high, kLenNumHighBits, symbol - kLenNumLowSymbols - kLenNumMidSymbols);
++    }
++  }
++}
++
++static void LenEnc_SetPrices(CLenEnc *p, UInt32 posState, UInt32 numSymbols, UInt32 *prices, UInt32 *ProbPrices)
++{
++  UInt32 a0 = GET_PRICE_0a(p->choice);
++  UInt32 a1 = GET_PRICE_1a(p->choice);
++  UInt32 b0 = a1 + GET_PRICE_0a(p->choice2);
++  UInt32 b1 = a1 + GET_PRICE_1a(p->choice2);
++  UInt32 i = 0;
++  for (i = 0; i < kLenNumLowSymbols; i++)
++  {
++    if (i >= numSymbols)
++      return;
++    prices[i] = a0 + RcTree_GetPrice(p->low + (posState << kLenNumLowBits), kLenNumLowBits, i, ProbPrices);
++  }
++  for (; i < kLenNumLowSymbols + kLenNumMidSymbols; i++)
++  {
++    if (i >= numSymbols)
++      return;
++    prices[i] = b0 + RcTree_GetPrice(p->mid + (posState << kLenNumMidBits), kLenNumMidBits, i - kLenNumLowSymbols, ProbPrices);
++  }
++  for (; i < numSymbols; i++)
++    prices[i] = b1 + RcTree_GetPrice(p->high, kLenNumHighBits, i - kLenNumLowSymbols - kLenNumMidSymbols, ProbPrices);
++}
++
++static void MY_FAST_CALL LenPriceEnc_UpdateTable(CLenPriceEnc *p, UInt32 posState, UInt32 *ProbPrices)
++{
++  LenEnc_SetPrices(&p->p, posState, p->tableSize, p->prices[posState], ProbPrices);
++  p->counters[posState] = p->tableSize;
++}
++
++static void LenPriceEnc_UpdateTables(CLenPriceEnc *p, UInt32 numPosStates, UInt32 *ProbPrices)
++{
++  UInt32 posState;
++  for (posState = 0; posState < numPosStates; posState++)
++    LenPriceEnc_UpdateTable(p, posState, ProbPrices);
++}
++
++static void LenEnc_Encode2(CLenPriceEnc *p, CRangeEnc *rc, UInt32 symbol, UInt32 posState, Bool updatePrice, UInt32 *ProbPrices)
++{
++  LenEnc_Encode(&p->p, rc, symbol, posState);
++  if (updatePrice)
++    if (--p->counters[posState] == 0)
++      LenPriceEnc_UpdateTable(p, posState, ProbPrices);
++}
++
++
++
++
++static void MovePos(CLzmaEnc *p, UInt32 num)
++{
++  #ifdef SHOW_STAT
++  ttt += num;
++  printf("\n MovePos %d", num);
++  #endif
++  if (num != 0)
++  {
++    p->additionalOffset += num;
++    p->matchFinder.Skip(p->matchFinderObj, num);
++  }
++}
++
++static UInt32 ReadMatchDistances(CLzmaEnc *p, UInt32 *numDistancePairsRes)
++{
++  UInt32 lenRes = 0, numPairs;
++  p->numAvail = p->matchFinder.GetNumAvailableBytes(p->matchFinderObj);
++  numPairs = p->matchFinder.GetMatches(p->matchFinderObj, p->matches);
++  #ifdef SHOW_STAT
++  printf("\n i = %d numPairs = %d    ", ttt, numPairs / 2);
++  ttt++;
++  {
++    UInt32 i;
++    for (i = 0; i < numPairs; i += 2)
++      printf("%2d %6d   | ", p->matches[i], p->matches[i + 1]);
++  }
++  #endif
++  if (numPairs > 0)
++  {
++    lenRes = p->matches[numPairs - 2];
++    if (lenRes == p->numFastBytes)
++    {
++      const Byte *pby = p->matchFinder.GetPointerToCurrentPos(p->matchFinderObj) - 1;
++      UInt32 distance = p->matches[numPairs - 1] + 1;
++      UInt32 numAvail = p->numAvail;
++      if (numAvail > LZMA_MATCH_LEN_MAX)
++        numAvail = LZMA_MATCH_LEN_MAX;
++      {
++        const Byte *pby2 = pby - distance;
++        for (; lenRes < numAvail && pby[lenRes] == pby2[lenRes]; lenRes++);
++      }
++    }
++  }
++  p->additionalOffset++;
++  *numDistancePairsRes = numPairs;
++  return lenRes;
++}
++
++
++#define MakeAsChar(p) (p)->backPrev = (UInt32)(-1); (p)->prev1IsChar = False;
++#define MakeAsShortRep(p) (p)->backPrev = 0; (p)->prev1IsChar = False;
++#define IsShortRep(p) ((p)->backPrev == 0)
++
++static UInt32 GetRepLen1Price(CLzmaEnc *p, UInt32 state, UInt32 posState)
++{
++  return
++    GET_PRICE_0(p->isRepG0[state]) +
++    GET_PRICE_0(p->isRep0Long[state][posState]);
++}
++
++static UInt32 GetPureRepPrice(CLzmaEnc *p, UInt32 repIndex, UInt32 state, UInt32 posState)
++{
++  UInt32 price;
++  if (repIndex == 0)
++  {
++    price = GET_PRICE_0(p->isRepG0[state]);
++    price += GET_PRICE_1(p->isRep0Long[state][posState]);
++  }
++  else
++  {
++    price = GET_PRICE_1(p->isRepG0[state]);
++    if (repIndex == 1)
++      price += GET_PRICE_0(p->isRepG1[state]);
++    else
++    {
++      price += GET_PRICE_1(p->isRepG1[state]);
++      price += GET_PRICE(p->isRepG2[state], repIndex - 2);
++    }
++  }
++  return price;
++}
++
++static UInt32 GetRepPrice(CLzmaEnc *p, UInt32 repIndex, UInt32 len, UInt32 state, UInt32 posState)
++{
++  return p->repLenEnc.prices[posState][len - LZMA_MATCH_LEN_MIN] +
++    GetPureRepPrice(p, repIndex, state, posState);
++}
++
++static UInt32 Backward(CLzmaEnc *p, UInt32 *backRes, UInt32 cur)
++{
++  UInt32 posMem = p->opt[cur].posPrev;
++  UInt32 backMem = p->opt[cur].backPrev;
++  p->optimumEndIndex = cur;
++  do
++  {
++    if (p->opt[cur].prev1IsChar)
++    {
++      MakeAsChar(&p->opt[posMem])
++      p->opt[posMem].posPrev = posMem - 1;
++      if (p->opt[cur].prev2)
++      {
++        p->opt[posMem - 1].prev1IsChar = False;
++        p->opt[posMem - 1].posPrev = p->opt[cur].posPrev2;
++        p->opt[posMem - 1].backPrev = p->opt[cur].backPrev2;
++      }
++    }
++    {
++      UInt32 posPrev = posMem;
++      UInt32 backCur = backMem;
++      
++      backMem = p->opt[posPrev].backPrev;
++      posMem = p->opt[posPrev].posPrev;
++      
++      p->opt[posPrev].backPrev = backCur;
++      p->opt[posPrev].posPrev = cur;
++      cur = posPrev;
++    }
++  }
++  while (cur != 0);
++  *backRes = p->opt[0].backPrev;
++  p->optimumCurrentIndex  = p->opt[0].posPrev;
++  return p->optimumCurrentIndex;
++}
++
++#define LIT_PROBS(pos, prevByte) (p->litProbs + ((((pos) & p->lpMask) << p->lc) + ((prevByte) >> (8 - p->lc))) * 0x300)
++
++static UInt32 GetOptimum(CLzmaEnc *p, UInt32 position, UInt32 *backRes)
++{
++  UInt32 numAvail, mainLen, numPairs, repMaxIndex, i, posState, lenEnd, len, cur;
++  UInt32 matchPrice, repMatchPrice, normalMatchPrice;
++  UInt32 reps[LZMA_NUM_REPS], repLens[LZMA_NUM_REPS];
++  UInt32 *matches;
++  const Byte *data;
++  Byte curByte, matchByte;
++  if (p->optimumEndIndex != p->optimumCurrentIndex)
++  {
++    const COptimal *opt = &p->opt[p->optimumCurrentIndex];
++    UInt32 lenRes = opt->posPrev - p->optimumCurrentIndex;
++    *backRes = opt->backPrev;
++    p->optimumCurrentIndex = opt->posPrev;
++    return lenRes;
++  }
++  p->optimumCurrentIndex = p->optimumEndIndex = 0;
++  
++  if (p->additionalOffset == 0)
++    mainLen = ReadMatchDistances(p, &numPairs);
++  else
++  {
++    mainLen = p->longestMatchLength;
++    numPairs = p->numPairs;
++  }
++
++  numAvail = p->numAvail;
++  if (numAvail < 2)
++  {
++    *backRes = (UInt32)(-1);
++    return 1;
++  }
++  if (numAvail > LZMA_MATCH_LEN_MAX)
++    numAvail = LZMA_MATCH_LEN_MAX;
++
++  data = p->matchFinder.GetPointerToCurrentPos(p->matchFinderObj) - 1;
++  repMaxIndex = 0;
++  for (i = 0; i < LZMA_NUM_REPS; i++)
++  {
++    UInt32 lenTest;
++    const Byte *data2;
++    reps[i] = p->reps[i];
++    data2 = data - (reps[i] + 1);
++    if (data[0] != data2[0] || data[1] != data2[1])
++    {
++      repLens[i] = 0;
++      continue;
++    }
++    for (lenTest = 2; lenTest < numAvail && data[lenTest] == data2[lenTest]; lenTest++);
++    repLens[i] = lenTest;
++    if (lenTest > repLens[repMaxIndex])
++      repMaxIndex = i;
++  }
++  if (repLens[repMaxIndex] >= p->numFastBytes)
++  {
++    UInt32 lenRes;
++    *backRes = repMaxIndex;
++    lenRes = repLens[repMaxIndex];
++    MovePos(p, lenRes - 1);
++    return lenRes;
++  }
++
++  matches = p->matches;
++  if (mainLen >= p->numFastBytes)
++  {
++    *backRes = matches[numPairs - 1] + LZMA_NUM_REPS;
++    MovePos(p, mainLen - 1);
++    return mainLen;
++  }
++  curByte = *data;
++  matchByte = *(data - (reps[0] + 1));
++
++  if (mainLen < 2 && curByte != matchByte && repLens[repMaxIndex] < 2)
++  {
++    *backRes = (UInt32)-1;
++    return 1;
++  }
++
++  p->opt[0].state = (CState)p->state;
++
++  posState = (position & p->pbMask);
++
++  {
++    const CLzmaProb *probs = LIT_PROBS(position, *(data - 1));
++    p->opt[1].price = GET_PRICE_0(p->isMatch[p->state][posState]) +
++        (!IsCharState(p->state) ?
++          LitEnc_GetPriceMatched(probs, curByte, matchByte, p->ProbPrices) :
++          LitEnc_GetPrice(probs, curByte, p->ProbPrices));
++  }
++
++  MakeAsChar(&p->opt[1]);
++
++  matchPrice = GET_PRICE_1(p->isMatch[p->state][posState]);
++  repMatchPrice = matchPrice + GET_PRICE_1(p->isRep[p->state]);
++
++  if (matchByte == curByte)
++  {
++    UInt32 shortRepPrice = repMatchPrice + GetRepLen1Price(p, p->state, posState);
++    if (shortRepPrice < p->opt[1].price)
++    {
++      p->opt[1].price = shortRepPrice;
++      MakeAsShortRep(&p->opt[1]);
++    }
++  }
++  lenEnd = ((mainLen >= repLens[repMaxIndex]) ? mainLen : repLens[repMaxIndex]);
++
++  if (lenEnd < 2)
++  {
++    *backRes = p->opt[1].backPrev;
++    return 1;
++  }
++
++  p->opt[1].posPrev = 0;
++  for (i = 0; i < LZMA_NUM_REPS; i++)
++    p->opt[0].backs[i] = reps[i];
++
++  len = lenEnd;
++  do
++    p->opt[len--].price = kInfinityPrice;
++  while (len >= 2);
++
++  for (i = 0; i < LZMA_NUM_REPS; i++)
++  {
++    UInt32 repLen = repLens[i];
++    UInt32 price;
++    if (repLen < 2)
++      continue;
++    price = repMatchPrice + GetPureRepPrice(p, i, p->state, posState);
++    do
++    {
++      UInt32 curAndLenPrice = price + p->repLenEnc.prices[posState][repLen - 2];
++      COptimal *opt = &p->opt[repLen];
++      if (curAndLenPrice < opt->price)
++      {
++        opt->price = curAndLenPrice;
++        opt->posPrev = 0;
++        opt->backPrev = i;
++        opt->prev1IsChar = False;
++      }
++    }
++    while (--repLen >= 2);
++  }
++
++  normalMatchPrice = matchPrice + GET_PRICE_0(p->isRep[p->state]);
++
++  len = ((repLens[0] >= 2) ? repLens[0] + 1 : 2);
++  if (len <= mainLen)
++  {
++    UInt32 offs = 0;
++    while (len > matches[offs])
++      offs += 2;
++    for (; ; len++)
++    {
++      COptimal *opt;
++      UInt32 distance = matches[offs + 1];
++
++      UInt32 curAndLenPrice = normalMatchPrice + p->lenEnc.prices[posState][len - LZMA_MATCH_LEN_MIN];
++      UInt32 lenToPosState = GetLenToPosState(len);
++      if (distance < kNumFullDistances)
++        curAndLenPrice += p->distancesPrices[lenToPosState][distance];
++      else
++      {
++        UInt32 slot;
++        GetPosSlot2(distance, slot);
++        curAndLenPrice += p->alignPrices[distance & kAlignMask] + p->posSlotPrices[lenToPosState][slot];
++      }
++      opt = &p->opt[len];
++      if (curAndLenPrice < opt->price)
++      {
++        opt->price = curAndLenPrice;
++        opt->posPrev = 0;
++        opt->backPrev = distance + LZMA_NUM_REPS;
++        opt->prev1IsChar = False;
++      }
++      if (len == matches[offs])
++      {
++        offs += 2;
++        if (offs == numPairs)
++          break;
++      }
++    }
++  }
++
++  cur = 0;
++
++    #ifdef SHOW_STAT2
++    if (position >= 0)
++    {
++      unsigned i;
++      printf("\n pos = %4X", position);
++      for (i = cur; i <= lenEnd; i++)
++      printf("\nprice[%4X] = %d", position - cur + i, p->opt[i].price);
++    }
++    #endif
++
++  for (;;)
++  {
++    UInt32 numAvailFull, newLen, numPairs, posPrev, state, posState, startLen;
++    UInt32 curPrice, curAnd1Price, matchPrice, repMatchPrice;
++    Bool nextIsChar;
++    Byte curByte, matchByte;
++    const Byte *data;
++    COptimal *curOpt;
++    COptimal *nextOpt;
++
++    cur++;
++    if (cur == lenEnd)
++      return Backward(p, backRes, cur);
++
++    newLen = ReadMatchDistances(p, &numPairs);
++    if (newLen >= p->numFastBytes)
++    {
++      p->numPairs = numPairs;
++      p->longestMatchLength = newLen;
++      return Backward(p, backRes, cur);
++    }
++    position++;
++    curOpt = &p->opt[cur];
++    posPrev = curOpt->posPrev;
++    if (curOpt->prev1IsChar)
++    {
++      posPrev--;
++      if (curOpt->prev2)
++      {
++        state = p->opt[curOpt->posPrev2].state;
++        if (curOpt->backPrev2 < LZMA_NUM_REPS)
++          state = kRepNextStates[state];
++        else
++          state = kMatchNextStates[state];
++      }
++      else
++        state = p->opt[posPrev].state;
++      state = kLiteralNextStates[state];
++    }
++    else
++      state = p->opt[posPrev].state;
++    if (posPrev == cur - 1)
++    {
++      if (IsShortRep(curOpt))
++        state = kShortRepNextStates[state];
++      else
++        state = kLiteralNextStates[state];
++    }
++    else
++    {
++      UInt32 pos;
++      const COptimal *prevOpt;
++      if (curOpt->prev1IsChar && curOpt->prev2)
++      {
++        posPrev = curOpt->posPrev2;
++        pos = curOpt->backPrev2;
++        state = kRepNextStates[state];
++      }
++      else
++      {
++        pos = curOpt->backPrev;
++        if (pos < LZMA_NUM_REPS)
++          state = kRepNextStates[state];
++        else
++          state = kMatchNextStates[state];
++      }
++      prevOpt = &p->opt[posPrev];
++      if (pos < LZMA_NUM_REPS)
++      {
++        UInt32 i;
++        reps[0] = prevOpt->backs[pos];
++        for (i = 1; i <= pos; i++)
++          reps[i] = prevOpt->backs[i - 1];
++        for (; i < LZMA_NUM_REPS; i++)
++          reps[i] = prevOpt->backs[i];
++      }
++      else
++      {
++        UInt32 i;
++        reps[0] = (pos - LZMA_NUM_REPS);
++        for (i = 1; i < LZMA_NUM_REPS; i++)
++          reps[i] = prevOpt->backs[i - 1];
++      }
++    }
++    curOpt->state = (CState)state;
++
++    curOpt->backs[0] = reps[0];
++    curOpt->backs[1] = reps[1];
++    curOpt->backs[2] = reps[2];
++    curOpt->backs[3] = reps[3];
++
++    curPrice = curOpt->price;
++    nextIsChar = False;
++    data = p->matchFinder.GetPointerToCurrentPos(p->matchFinderObj) - 1;
++    curByte = *data;
++    matchByte = *(data - (reps[0] + 1));
++
++    posState = (position & p->pbMask);
++
++    curAnd1Price = curPrice + GET_PRICE_0(p->isMatch[state][posState]);
++    {
++      const CLzmaProb *probs = LIT_PROBS(position, *(data - 1));
++      curAnd1Price +=
++        (!IsCharState(state) ?
++          LitEnc_GetPriceMatched(probs, curByte, matchByte, p->ProbPrices) :
++          LitEnc_GetPrice(probs, curByte, p->ProbPrices));
++    }
++
++    nextOpt = &p->opt[cur + 1];
++
++    if (curAnd1Price < nextOpt->price)
++    {
++      nextOpt->price = curAnd1Price;
++      nextOpt->posPrev = cur;
++      MakeAsChar(nextOpt);
++      nextIsChar = True;
++    }
++
++    matchPrice = curPrice + GET_PRICE_1(p->isMatch[state][posState]);
++    repMatchPrice = matchPrice + GET_PRICE_1(p->isRep[state]);
++    
++    if (matchByte == curByte && !(nextOpt->posPrev < cur && nextOpt->backPrev == 0))
++    {
++      UInt32 shortRepPrice = repMatchPrice + GetRepLen1Price(p, state, posState);
++      if (shortRepPrice <= nextOpt->price)
++      {
++        nextOpt->price = shortRepPrice;
++        nextOpt->posPrev = cur;
++        MakeAsShortRep(nextOpt);
++        nextIsChar = True;
++      }
++    }
++    numAvailFull = p->numAvail;
++    {
++      UInt32 temp = kNumOpts - 1 - cur;
++      if (temp < numAvailFull)
++        numAvailFull = temp;
++    }
++
++    if (numAvailFull < 2)
++      continue;
++    numAvail = (numAvailFull <= p->numFastBytes ? numAvailFull : p->numFastBytes);
++
++    if (!nextIsChar && matchByte != curByte) /* speed optimization */
++    {
++      /* try Literal + rep0 */
++      UInt32 temp;
++      UInt32 lenTest2;
++      const Byte *data2 = data - (reps[0] + 1);
++      UInt32 limit = p->numFastBytes + 1;
++      if (limit > numAvailFull)
++        limit = numAvailFull;
++
++      for (temp = 1; temp < limit && data[temp] == data2[temp]; temp++);
++      lenTest2 = temp - 1;
++      if (lenTest2 >= 2)
++      {
++        UInt32 state2 = kLiteralNextStates[state];
++        UInt32 posStateNext = (position + 1) & p->pbMask;
++        UInt32 nextRepMatchPrice = curAnd1Price +
++            GET_PRICE_1(p->isMatch[state2][posStateNext]) +
++            GET_PRICE_1(p->isRep[state2]);
++        /* for (; lenTest2 >= 2; lenTest2--) */
++        {
++          UInt32 curAndLenPrice;
++          COptimal *opt;
++          UInt32 offset = cur + 1 + lenTest2;
++          while (lenEnd < offset)
++            p->opt[++lenEnd].price = kInfinityPrice;
++          curAndLenPrice = nextRepMatchPrice + GetRepPrice(p, 0, lenTest2, state2, posStateNext);
++          opt = &p->opt[offset];
++          if (curAndLenPrice < opt->price)
++          {
++            opt->price = curAndLenPrice;
++            opt->posPrev = cur + 1;
++            opt->backPrev = 0;
++            opt->prev1IsChar = True;
++            opt->prev2 = False;
++          }
++        }
++      }
++    }
++    
++    startLen = 2; /* speed optimization */
++    {
++    UInt32 repIndex;
++    for (repIndex = 0; repIndex < LZMA_NUM_REPS; repIndex++)
++    {
++      UInt32 lenTest;
++      UInt32 lenTestTemp;
++      UInt32 price;
++      const Byte *data2 = data - (reps[repIndex] + 1);
++      if (data[0] != data2[0] || data[1] != data2[1])
++        continue;
++      for (lenTest = 2; lenTest < numAvail && data[lenTest] == data2[lenTest]; lenTest++);
++      while (lenEnd < cur + lenTest)
++        p->opt[++lenEnd].price = kInfinityPrice;
++      lenTestTemp = lenTest;
++      price = repMatchPrice + GetPureRepPrice(p, repIndex, state, posState);
++      do
++      {
++        UInt32 curAndLenPrice = price + p->repLenEnc.prices[posState][lenTest - 2];
++        COptimal *opt = &p->opt[cur + lenTest];
++        if (curAndLenPrice < opt->price)
++        {
++          opt->price = curAndLenPrice;
++          opt->posPrev = cur;
++          opt->backPrev = repIndex;
++          opt->prev1IsChar = False;
++        }
++      }
++      while (--lenTest >= 2);
++      lenTest = lenTestTemp;
++      
++      if (repIndex == 0)
++        startLen = lenTest + 1;
++        
++      /* if (_maxMode) */
++        {
++          UInt32 lenTest2 = lenTest + 1;
++          UInt32 limit = lenTest2 + p->numFastBytes;
++          UInt32 nextRepMatchPrice;
++          if (limit > numAvailFull)
++            limit = numAvailFull;
++          for (; lenTest2 < limit && data[lenTest2] == data2[lenTest2]; lenTest2++);
++          lenTest2 -= lenTest + 1;
++          if (lenTest2 >= 2)
++          {
++            UInt32 state2 = kRepNextStates[state];
++            UInt32 posStateNext = (position + lenTest) & p->pbMask;
++            UInt32 curAndLenCharPrice =
++                price + p->repLenEnc.prices[posState][lenTest - 2] +
++                GET_PRICE_0(p->isMatch[state2][posStateNext]) +
++                LitEnc_GetPriceMatched(LIT_PROBS(position + lenTest, data[lenTest - 1]),
++                    data[lenTest], data2[lenTest], p->ProbPrices);
++            state2 = kLiteralNextStates[state2];
++            posStateNext = (position + lenTest + 1) & p->pbMask;
++            nextRepMatchPrice = curAndLenCharPrice +
++                GET_PRICE_1(p->isMatch[state2][posStateNext]) +
++                GET_PRICE_1(p->isRep[state2]);
++            
++            /* for (; lenTest2 >= 2; lenTest2--) */
++            {
++              UInt32 curAndLenPrice;
++              COptimal *opt;
++              UInt32 offset = cur + lenTest + 1 + lenTest2;
++              while (lenEnd < offset)
++                p->opt[++lenEnd].price = kInfinityPrice;
++              curAndLenPrice = nextRepMatchPrice + GetRepPrice(p, 0, lenTest2, state2, posStateNext);
++              opt = &p->opt[offset];
++              if (curAndLenPrice < opt->price)
++              {
++                opt->price = curAndLenPrice;
++                opt->posPrev = cur + lenTest + 1;
++                opt->backPrev = 0;
++                opt->prev1IsChar = True;
++                opt->prev2 = True;
++                opt->posPrev2 = cur;
++                opt->backPrev2 = repIndex;
++              }
++            }
++          }
++        }
++    }
++    }
++    /* for (UInt32 lenTest = 2; lenTest <= newLen; lenTest++) */
++    if (newLen > numAvail)
++    {
++      newLen = numAvail;
++      for (numPairs = 0; newLen > matches[numPairs]; numPairs += 2);
++      matches[numPairs] = newLen;
++      numPairs += 2;
++    }
++    if (newLen >= startLen)
++    {
++      UInt32 normalMatchPrice = matchPrice + GET_PRICE_0(p->isRep[state]);
++      UInt32 offs, curBack, posSlot;
++      UInt32 lenTest;
++      while (lenEnd < cur + newLen)
++        p->opt[++lenEnd].price = kInfinityPrice;
++
++      offs = 0;
++      while (startLen > matches[offs])
++        offs += 2;
++      curBack = matches[offs + 1];
++      GetPosSlot2(curBack, posSlot);
++      for (lenTest = /*2*/ startLen; ; lenTest++)
++      {
++        UInt32 curAndLenPrice = normalMatchPrice + p->lenEnc.prices[posState][lenTest - LZMA_MATCH_LEN_MIN];
++        UInt32 lenToPosState = GetLenToPosState(lenTest);
++        COptimal *opt;
++        if (curBack < kNumFullDistances)
++          curAndLenPrice += p->distancesPrices[lenToPosState][curBack];
++        else
++          curAndLenPrice += p->posSlotPrices[lenToPosState][posSlot] + p->alignPrices[curBack & kAlignMask];
++        
++        opt = &p->opt[cur + lenTest];
++        if (curAndLenPrice < opt->price)
++        {
++          opt->price = curAndLenPrice;
++          opt->posPrev = cur;
++          opt->backPrev = curBack + LZMA_NUM_REPS;
++          opt->prev1IsChar = False;
++        }
++
++        if (/*_maxMode && */lenTest == matches[offs])
++        {
++          /* Try Match + Literal + Rep0 */
++          const Byte *data2 = data - (curBack + 1);
++          UInt32 lenTest2 = lenTest + 1;
++          UInt32 limit = lenTest2 + p->numFastBytes;
++          UInt32 nextRepMatchPrice;
++          if (limit > numAvailFull)
++            limit = numAvailFull;
++          for (; lenTest2 < limit && data[lenTest2] == data2[lenTest2]; lenTest2++);
++          lenTest2 -= lenTest + 1;
++          if (lenTest2 >= 2)
++          {
++            UInt32 state2 = kMatchNextStates[state];
++            UInt32 posStateNext = (position + lenTest) & p->pbMask;
++            UInt32 curAndLenCharPrice = curAndLenPrice +
++                GET_PRICE_0(p->isMatch[state2][posStateNext]) +
++                LitEnc_GetPriceMatched(LIT_PROBS(position + lenTest, data[lenTest - 1]),
++                    data[lenTest], data2[lenTest], p->ProbPrices);
++            state2 = kLiteralNextStates[state2];
++            posStateNext = (posStateNext + 1) & p->pbMask;
++            nextRepMatchPrice = curAndLenCharPrice +
++                GET_PRICE_1(p->isMatch[state2][posStateNext]) +
++                GET_PRICE_1(p->isRep[state2]);
++            
++            /* for (; lenTest2 >= 2; lenTest2--) */
++            {
++              UInt32 offset = cur + lenTest + 1 + lenTest2;
++              UInt32 curAndLenPrice;
++              COptimal *opt;
++              while (lenEnd < offset)
++                p->opt[++lenEnd].price = kInfinityPrice;
++              curAndLenPrice = nextRepMatchPrice + GetRepPrice(p, 0, lenTest2, state2, posStateNext);
++              opt = &p->opt[offset];
++              if (curAndLenPrice < opt->price)
++              {
++                opt->price = curAndLenPrice;
++                opt->posPrev = cur + lenTest + 1;
++                opt->backPrev = 0;
++                opt->prev1IsChar = True;
++                opt->prev2 = True;
++                opt->posPrev2 = cur;
++                opt->backPrev2 = curBack + LZMA_NUM_REPS;
++              }
++            }
++          }
++          offs += 2;
++          if (offs == numPairs)
++            break;
++          curBack = matches[offs + 1];
++          if (curBack >= kNumFullDistances)
++            GetPosSlot2(curBack, posSlot);
++        }
++      }
++    }
++  }
++}
++
++#define ChangePair(smallDist, bigDist) (((bigDist) >> 7) > (smallDist))
++
++static UInt32 GetOptimumFast(CLzmaEnc *p, UInt32 *backRes)
++{
++  UInt32 numAvail, mainLen, mainDist, numPairs, repIndex, repLen, i;
++  const Byte *data;
++  const UInt32 *matches;
++
++  if (p->additionalOffset == 0)
++    mainLen = ReadMatchDistances(p, &numPairs);
++  else
++  {
++    mainLen = p->longestMatchLength;
++    numPairs = p->numPairs;
++  }
++
++  numAvail = p->numAvail;
++  *backRes = (UInt32)-1;
++  if (numAvail < 2)
++    return 1;
++  if (numAvail > LZMA_MATCH_LEN_MAX)
++    numAvail = LZMA_MATCH_LEN_MAX;
++  data = p->matchFinder.GetPointerToCurrentPos(p->matchFinderObj) - 1;
++
++  repLen = repIndex = 0;
++  for (i = 0; i < LZMA_NUM_REPS; i++)
++  {
++    UInt32 len;
++    const Byte *data2 = data - (p->reps[i] + 1);
++    if (data[0] != data2[0] || data[1] != data2[1])
++      continue;
++    for (len = 2; len < numAvail && data[len] == data2[len]; len++);
++    if (len >= p->numFastBytes)
++    {
++      *backRes = i;
++      MovePos(p, len - 1);
++      return len;
++    }
++    if (len > repLen)
++    {
++      repIndex = i;
++      repLen = len;
++    }
++  }
++
++  matches = p->matches;
++  if (mainLen >= p->numFastBytes)
++  {
++    *backRes = matches[numPairs - 1] + LZMA_NUM_REPS;
++    MovePos(p, mainLen - 1);
++    return mainLen;
++  }
++
++  mainDist = 0; /* for GCC */
++  if (mainLen >= 2)
++  {
++    mainDist = matches[numPairs - 1];
++    while (numPairs > 2 && mainLen == matches[numPairs - 4] + 1)
++    {
++      if (!ChangePair(matches[numPairs - 3], mainDist))
++        break;
++      numPairs -= 2;
++      mainLen = matches[numPairs - 2];
++      mainDist = matches[numPairs - 1];
++    }
++    if (mainLen == 2 && mainDist >= 0x80)
++      mainLen = 1;
++  }
++
++  if (repLen >= 2 && (
++        (repLen + 1 >= mainLen) ||
++        (repLen + 2 >= mainLen && mainDist >= (1 << 9)) ||
++        (repLen + 3 >= mainLen && mainDist >= (1 << 15))))
++  {
++    *backRes = repIndex;
++    MovePos(p, repLen - 1);
++    return repLen;
++  }
++  
++  if (mainLen < 2 || numAvail <= 2)
++    return 1;
++
++  p->longestMatchLength = ReadMatchDistances(p, &p->numPairs);
++  if (p->longestMatchLength >= 2)
++  {
++    UInt32 newDistance = matches[p->numPairs - 1];
++    if ((p->longestMatchLength >= mainLen && newDistance < mainDist) ||
++        (p->longestMatchLength == mainLen + 1 && !ChangePair(mainDist, newDistance)) ||
++        (p->longestMatchLength > mainLen + 1) ||
++        (p->longestMatchLength + 1 >= mainLen && mainLen >= 3 && ChangePair(newDistance, mainDist)))
++      return 1;
++  }
++  
++  data = p->matchFinder.GetPointerToCurrentPos(p->matchFinderObj) - 1;
++  for (i = 0; i < LZMA_NUM_REPS; i++)
++  {
++    UInt32 len, limit;
++    const Byte *data2 = data - (p->reps[i] + 1);
++    if (data[0] != data2[0] || data[1] != data2[1])
++      continue;
++    limit = mainLen - 1;
++    for (len = 2; len < limit && data[len] == data2[len]; len++);
++    if (len >= limit)
++      return 1;
++  }
++  *backRes = mainDist + LZMA_NUM_REPS;
++  MovePos(p, mainLen - 2);
++  return mainLen;
++}
++
++static void WriteEndMarker(CLzmaEnc *p, UInt32 posState)
++{
++  UInt32 len;
++  RangeEnc_EncodeBit(&p->rc, &p->isMatch[p->state][posState], 1);
++  RangeEnc_EncodeBit(&p->rc, &p->isRep[p->state], 0);
++  p->state = kMatchNextStates[p->state];
++  len = LZMA_MATCH_LEN_MIN;
++  LenEnc_Encode2(&p->lenEnc, &p->rc, len - LZMA_MATCH_LEN_MIN, posState, !p->fastMode, p->ProbPrices);
++  RcTree_Encode(&p->rc, p->posSlotEncoder[GetLenToPosState(len)], kNumPosSlotBits, (1 << kNumPosSlotBits) - 1);
++  RangeEnc_EncodeDirectBits(&p->rc, (((UInt32)1 << 30) - 1) >> kNumAlignBits, 30 - kNumAlignBits);
++  RcTree_ReverseEncode(&p->rc, p->posAlignEncoder, kNumAlignBits, kAlignMask);
++}
++
++static SRes CheckErrors(CLzmaEnc *p)
++{
++  if (p->result != SZ_OK)
++    return p->result;
++  if (p->rc.res != SZ_OK)
++    p->result = SZ_ERROR_WRITE;
++  if (p->matchFinderBase.result != SZ_OK)
++    p->result = SZ_ERROR_READ;
++  if (p->result != SZ_OK)
++    p->finished = True;
++  return p->result;
++}
++
++static SRes Flush(CLzmaEnc *p, UInt32 nowPos)
++{
++  /* ReleaseMFStream(); */
++  p->finished = True;
++  if (p->writeEndMark)
++    WriteEndMarker(p, nowPos & p->pbMask);
++  RangeEnc_FlushData(&p->rc);
++  RangeEnc_FlushStream(&p->rc);
++  return CheckErrors(p);
++}
++
++static void FillAlignPrices(CLzmaEnc *p)
++{
++  UInt32 i;
++  for (i = 0; i < kAlignTableSize; i++)
++    p->alignPrices[i] = RcTree_ReverseGetPrice(p->posAlignEncoder, kNumAlignBits, i, p->ProbPrices);
++  p->alignPriceCount = 0;
++}
++
++static void FillDistancesPrices(CLzmaEnc *p)
++{
++  UInt32 tempPrices[kNumFullDistances];
++  UInt32 i, lenToPosState;
++  for (i = kStartPosModelIndex; i < kNumFullDistances; i++)
++  {
++    UInt32 posSlot = GetPosSlot1(i);
++    UInt32 footerBits = ((posSlot >> 1) - 1);
++    UInt32 base = ((2 | (posSlot & 1)) << footerBits);
++    tempPrices[i] = RcTree_ReverseGetPrice(p->posEncoders + base - posSlot - 1, footerBits, i - base, p->ProbPrices);
++  }
++
++  for (lenToPosState = 0; lenToPosState < kNumLenToPosStates; lenToPosState++)
++  {
++    UInt32 posSlot;
++    const CLzmaProb *encoder = p->posSlotEncoder[lenToPosState];
++    UInt32 *posSlotPrices = p->posSlotPrices[lenToPosState];
++    for (posSlot = 0; posSlot < p->distTableSize; posSlot++)
++      posSlotPrices[posSlot] = RcTree_GetPrice(encoder, kNumPosSlotBits, posSlot, p->ProbPrices);
++    for (posSlot = kEndPosModelIndex; posSlot < p->distTableSize; posSlot++)
++      posSlotPrices[posSlot] += ((((posSlot >> 1) - 1) - kNumAlignBits) << kNumBitPriceShiftBits);
++
++    {
++      UInt32 *distancesPrices = p->distancesPrices[lenToPosState];
++      UInt32 i;
++      for (i = 0; i < kStartPosModelIndex; i++)
++        distancesPrices[i] = posSlotPrices[i];
++      for (; i < kNumFullDistances; i++)
++        distancesPrices[i] = posSlotPrices[GetPosSlot1(i)] + tempPrices[i];
++    }
++  }
++  p->matchPriceCount = 0;
++}
++
++void LzmaEnc_Construct(CLzmaEnc *p)
++{
++  RangeEnc_Construct(&p->rc);
++  MatchFinder_Construct(&p->matchFinderBase);
++  #ifndef _7ZIP_ST
++  MatchFinderMt_Construct(&p->matchFinderMt);
++  p->matchFinderMt.MatchFinder = &p->matchFinderBase;
++  #endif
++
++  {
++    CLzmaEncProps props;
++    LzmaEncProps_Init(&props);
++    LzmaEnc_SetProps(p, &props);
++  }
++
++  #ifndef LZMA_LOG_BSR
++  LzmaEnc_FastPosInit(p->g_FastPos);
++  #endif
++
++  LzmaEnc_InitPriceTables(p->ProbPrices);
++  p->litProbs = 0;
++  p->saveState.litProbs = 0;
++}
++
++CLzmaEncHandle LzmaEnc_Create(ISzAlloc *alloc)
++{
++  void *p;
++  p = alloc->Alloc(alloc, sizeof(CLzmaEnc));
++  if (p != 0)
++    LzmaEnc_Construct((CLzmaEnc *)p);
++  return p;
++}
++
++void LzmaEnc_FreeLits(CLzmaEnc *p, ISzAlloc *alloc)
++{
++  alloc->Free(alloc, p->litProbs);
++  alloc->Free(alloc, p->saveState.litProbs);
++  p->litProbs = 0;
++  p->saveState.litProbs = 0;
++}
++
++void LzmaEnc_Destruct(CLzmaEnc *p, ISzAlloc *alloc, ISzAlloc *allocBig)
++{
++  #ifndef _7ZIP_ST
++  MatchFinderMt_Destruct(&p->matchFinderMt, allocBig);
++  #endif
++  MatchFinder_Free(&p->matchFinderBase, allocBig);
++  LzmaEnc_FreeLits(p, alloc);
++  RangeEnc_Free(&p->rc, alloc);
++}
++
++void LzmaEnc_Destroy(CLzmaEncHandle p, ISzAlloc *alloc, ISzAlloc *allocBig)
++{
++  LzmaEnc_Destruct((CLzmaEnc *)p, alloc, allocBig);
++  alloc->Free(alloc, p);
++}
++
++static SRes LzmaEnc_CodeOneBlock(CLzmaEnc *p, Bool useLimits, UInt32 maxPackSize, UInt32 maxUnpackSize)
++{
++  UInt32 nowPos32, startPos32;
++  if (p->needInit)
++  {
++    p->matchFinder.Init(p->matchFinderObj);
++    p->needInit = 0;
++  }
++
++  if (p->finished)
++    return p->result;
++  RINOK(CheckErrors(p));
++
++  nowPos32 = (UInt32)p->nowPos64;
++  startPos32 = nowPos32;
++
++  if (p->nowPos64 == 0)
++  {
++    UInt32 numPairs;
++    Byte curByte;
++    if (p->matchFinder.GetNumAvailableBytes(p->matchFinderObj) == 0)
++      return Flush(p, nowPos32);
++    ReadMatchDistances(p, &numPairs);
++    RangeEnc_EncodeBit(&p->rc, &p->isMatch[p->state][0], 0);
++    p->state = kLiteralNextStates[p->state];
++    curByte = p->matchFinder.GetIndexByte(p->matchFinderObj, 0 - p->additionalOffset);
++    LitEnc_Encode(&p->rc, p->litProbs, curByte);
++    p->additionalOffset--;
++    nowPos32++;
++  }
++
++  if (p->matchFinder.GetNumAvailableBytes(p->matchFinderObj) != 0)
++  for (;;)
++  {
++    UInt32 pos, len, posState;
++
++    if (p->fastMode)
++      len = GetOptimumFast(p, &pos);
++    else
++      len = GetOptimum(p, nowPos32, &pos);
++
++    #ifdef SHOW_STAT2
++    printf("\n pos = %4X,   len = %d   pos = %d", nowPos32, len, pos);
++    #endif
++
++    posState = nowPos32 & p->pbMask;
++    if (len == 1 && pos == (UInt32)-1)
++    {
++      Byte curByte;
++      CLzmaProb *probs;
++      const Byte *data;
++
++      RangeEnc_EncodeBit(&p->rc, &p->isMatch[p->state][posState], 0);
++      data = p->matchFinder.GetPointerToCurrentPos(p->matchFinderObj) - p->additionalOffset;
++      curByte = *data;
++      probs = LIT_PROBS(nowPos32, *(data - 1));
++      if (IsCharState(p->state))
++        LitEnc_Encode(&p->rc, probs, curByte);
++      else
++        LitEnc_EncodeMatched(&p->rc, probs, curByte, *(data - p->reps[0] - 1));
++      p->state = kLiteralNextStates[p->state];
++    }
++    else
++    {
++      RangeEnc_EncodeBit(&p->rc, &p->isMatch[p->state][posState], 1);
++      if (pos < LZMA_NUM_REPS)
++      {
++        RangeEnc_EncodeBit(&p->rc, &p->isRep[p->state], 1);
++        if (pos == 0)
++        {
++          RangeEnc_EncodeBit(&p->rc, &p->isRepG0[p->state], 0);
++          RangeEnc_EncodeBit(&p->rc, &p->isRep0Long[p->state][posState], ((len == 1) ? 0 : 1));
++        }
++        else
++        {
++          UInt32 distance = p->reps[pos];
++          RangeEnc_EncodeBit(&p->rc, &p->isRepG0[p->state], 1);
++          if (pos == 1)
++            RangeEnc_EncodeBit(&p->rc, &p->isRepG1[p->state], 0);
++          else
++          {
++            RangeEnc_EncodeBit(&p->rc, &p->isRepG1[p->state], 1);
++            RangeEnc_EncodeBit(&p->rc, &p->isRepG2[p->state], pos - 2);
++            if (pos == 3)
++              p->reps[3] = p->reps[2];
++            p->reps[2] = p->reps[1];
++          }
++          p->reps[1] = p->reps[0];
++          p->reps[0] = distance;
++        }
++        if (len == 1)
++          p->state = kShortRepNextStates[p->state];
++        else
++        {
++          LenEnc_Encode2(&p->repLenEnc, &p->rc, len - LZMA_MATCH_LEN_MIN, posState, !p->fastMode, p->ProbPrices);
++          p->state = kRepNextStates[p->state];
++        }
++      }
++      else
++      {
++        UInt32 posSlot;
++        RangeEnc_EncodeBit(&p->rc, &p->isRep[p->state], 0);
++        p->state = kMatchNextStates[p->state];
++        LenEnc_Encode2(&p->lenEnc, &p->rc, len - LZMA_MATCH_LEN_MIN, posState, !p->fastMode, p->ProbPrices);
++        pos -= LZMA_NUM_REPS;
++        GetPosSlot(pos, posSlot);
++        RcTree_Encode(&p->rc, p->posSlotEncoder[GetLenToPosState(len)], kNumPosSlotBits, posSlot);
++        
++        if (posSlot >= kStartPosModelIndex)
++        {
++          UInt32 footerBits = ((posSlot >> 1) - 1);
++          UInt32 base = ((2 | (posSlot & 1)) << footerBits);
++          UInt32 posReduced = pos - base;
++
++          if (posSlot < kEndPosModelIndex)
++            RcTree_ReverseEncode(&p->rc, p->posEncoders + base - posSlot - 1, footerBits, posReduced);
++          else
++          {
++            RangeEnc_EncodeDirectBits(&p->rc, posReduced >> kNumAlignBits, footerBits - kNumAlignBits);
++            RcTree_ReverseEncode(&p->rc, p->posAlignEncoder, kNumAlignBits, posReduced & kAlignMask);
++            p->alignPriceCount++;
++          }
++        }
++        p->reps[3] = p->reps[2];
++        p->reps[2] = p->reps[1];
++        p->reps[1] = p->reps[0];
++        p->reps[0] = pos;
++        p->matchPriceCount++;
++      }
++    }
++    p->additionalOffset -= len;
++    nowPos32 += len;
++    if (p->additionalOffset == 0)
++    {
++      UInt32 processed;
++      if (!p->fastMode)
++      {
++        if (p->matchPriceCount >= (1 << 7))
++          FillDistancesPrices(p);
++        if (p->alignPriceCount >= kAlignTableSize)
++          FillAlignPrices(p);
++      }
++      if (p->matchFinder.GetNumAvailableBytes(p->matchFinderObj) == 0)
++        break;
++      processed = nowPos32 - startPos32;
++      if (useLimits)
++      {
++        if (processed + kNumOpts + 300 >= maxUnpackSize ||
++            RangeEnc_GetProcessed(&p->rc) + kNumOpts * 2 >= maxPackSize)
++          break;
++      }
++      else if (processed >= (1 << 15))
++      {
++        p->nowPos64 += nowPos32 - startPos32;
++        return CheckErrors(p);
++      }
++    }
++  }
++  p->nowPos64 += nowPos32 - startPos32;
++  return Flush(p, nowPos32);
++}
++
++#define kBigHashDicLimit ((UInt32)1 << 24)
++
++static SRes LzmaEnc_Alloc(CLzmaEnc *p, UInt32 keepWindowSize, ISzAlloc *alloc, ISzAlloc *allocBig)
++{
++  UInt32 beforeSize = kNumOpts;
++  Bool btMode;
++  if (!RangeEnc_Alloc(&p->rc, alloc))
++    return SZ_ERROR_MEM;
++  btMode = (p->matchFinderBase.btMode != 0);
++  #ifndef _7ZIP_ST
++  p->mtMode = (p->multiThread && !p->fastMode && btMode);
++  #endif
++
++  {
++    unsigned lclp = p->lc + p->lp;
++    if (p->litProbs == 0 || p->saveState.litProbs == 0 || p->lclp != lclp)
++    {
++      LzmaEnc_FreeLits(p, alloc);
++      p->litProbs = (CLzmaProb *)alloc->Alloc(alloc, (0x300 << lclp) * sizeof(CLzmaProb));
++      p->saveState.litProbs = (CLzmaProb *)alloc->Alloc(alloc, (0x300 << lclp) * sizeof(CLzmaProb));
++      if (p->litProbs == 0 || p->saveState.litProbs == 0)
++      {
++        LzmaEnc_FreeLits(p, alloc);
++        return SZ_ERROR_MEM;
++      }
++      p->lclp = lclp;
++    }
++  }
++
++  p->matchFinderBase.bigHash = (p->dictSize > kBigHashDicLimit);
++
++  if (beforeSize + p->dictSize < keepWindowSize)
++    beforeSize = keepWindowSize - p->dictSize;
++
++  #ifndef _7ZIP_ST
++  if (p->mtMode)
++  {
++    RINOK(MatchFinderMt_Create(&p->matchFinderMt, p->dictSize, beforeSize, p->numFastBytes, LZMA_MATCH_LEN_MAX, allocBig));
++    p->matchFinderObj = &p->matchFinderMt;
++    MatchFinderMt_CreateVTable(&p->matchFinderMt, &p->matchFinder);
++  }
++  else
++  #endif
++  {
++    if (!MatchFinder_Create(&p->matchFinderBase, p->dictSize, beforeSize, p->numFastBytes, LZMA_MATCH_LEN_MAX, allocBig))
++      return SZ_ERROR_MEM;
++    p->matchFinderObj = &p->matchFinderBase;
++    MatchFinder_CreateVTable(&p->matchFinderBase, &p->matchFinder);
++  }
++  return SZ_OK;
++}
++
++void LzmaEnc_Init(CLzmaEnc *p)
++{
++  UInt32 i;
++  p->state = 0;
++  for (i = 0 ; i < LZMA_NUM_REPS; i++)
++    p->reps[i] = 0;
++
++  RangeEnc_Init(&p->rc);
++
++
++  for (i = 0; i < kNumStates; i++)
++  {
++    UInt32 j;
++    for (j = 0; j < LZMA_NUM_PB_STATES_MAX; j++)
++    {
++      p->isMatch[i][j] = kProbInitValue;
++      p->isRep0Long[i][j] = kProbInitValue;
++    }
++    p->isRep[i] = kProbInitValue;
++    p->isRepG0[i] = kProbInitValue;
++    p->isRepG1[i] = kProbInitValue;
++    p->isRepG2[i] = kProbInitValue;
++  }
++
++  {
++    UInt32 num = 0x300 << (p->lp + p->lc);
++    for (i = 0; i < num; i++)
++      p->litProbs[i] = kProbInitValue;
++  }
++
++  {
++    for (i = 0; i < kNumLenToPosStates; i++)
++    {
++      CLzmaProb *probs = p->posSlotEncoder[i];
++      UInt32 j;
++      for (j = 0; j < (1 << kNumPosSlotBits); j++)
++        probs[j] = kProbInitValue;
++    }
++  }
++  {
++    for (i = 0; i < kNumFullDistances - kEndPosModelIndex; i++)
++      p->posEncoders[i] = kProbInitValue;
++  }
++
++  LenEnc_Init(&p->lenEnc.p);
++  LenEnc_Init(&p->repLenEnc.p);
++
++  for (i = 0; i < (1 << kNumAlignBits); i++)
++    p->posAlignEncoder[i] = kProbInitValue;
++
++  p->optimumEndIndex = 0;
++  p->optimumCurrentIndex = 0;
++  p->additionalOffset = 0;
++
++  p->pbMask = (1 << p->pb) - 1;
++  p->lpMask = (1 << p->lp) - 1;
++}
++
++void LzmaEnc_InitPrices(CLzmaEnc *p)
++{
++  if (!p->fastMode)
++  {
++    FillDistancesPrices(p);
++    FillAlignPrices(p);
++  }
++
++  p->lenEnc.tableSize =
++  p->repLenEnc.tableSize =
++      p->numFastBytes + 1 - LZMA_MATCH_LEN_MIN;
++  LenPriceEnc_UpdateTables(&p->lenEnc, 1 << p->pb, p->ProbPrices);
++  LenPriceEnc_UpdateTables(&p->repLenEnc, 1 << p->pb, p->ProbPrices);
++}
++
++static SRes LzmaEnc_AllocAndInit(CLzmaEnc *p, UInt32 keepWindowSize, ISzAlloc *alloc, ISzAlloc *allocBig)
++{
++  UInt32 i;
++  for (i = 0; i < (UInt32)kDicLogSizeMaxCompress; i++)
++    if (p->dictSize <= ((UInt32)1 << i))
++      break;
++  p->distTableSize = i * 2;
++
++  p->finished = False;
++  p->result = SZ_OK;
++  RINOK(LzmaEnc_Alloc(p, keepWindowSize, alloc, allocBig));
++  LzmaEnc_Init(p);
++  LzmaEnc_InitPrices(p);
++  p->nowPos64 = 0;
++  return SZ_OK;
++}
++
++static SRes LzmaEnc_Prepare(CLzmaEncHandle pp, ISeqOutStream *outStream, ISeqInStream *inStream,
++    ISzAlloc *alloc, ISzAlloc *allocBig)
++{
++  CLzmaEnc *p = (CLzmaEnc *)pp;
++  p->matchFinderBase.stream = inStream;
++  p->needInit = 1;
++  p->rc.outStream = outStream;
++  return LzmaEnc_AllocAndInit(p, 0, alloc, allocBig);
++}
++
++SRes LzmaEnc_PrepareForLzma2(CLzmaEncHandle pp,
++    ISeqInStream *inStream, UInt32 keepWindowSize,
++    ISzAlloc *alloc, ISzAlloc *allocBig)
++{
++  CLzmaEnc *p = (CLzmaEnc *)pp;
++  p->matchFinderBase.stream = inStream;
++  p->needInit = 1;
++  return LzmaEnc_AllocAndInit(p, keepWindowSize, alloc, allocBig);
++}
++
++static void LzmaEnc_SetInputBuf(CLzmaEnc *p, const Byte *src, SizeT srcLen)
++{
++  p->matchFinderBase.directInput = 1;
++  p->matchFinderBase.bufferBase = (Byte *)src;
++  p->matchFinderBase.directInputRem = srcLen;
++}
++
++SRes LzmaEnc_MemPrepare(CLzmaEncHandle pp, const Byte *src, SizeT srcLen,
++    UInt32 keepWindowSize, ISzAlloc *alloc, ISzAlloc *allocBig)
++{
++  CLzmaEnc *p = (CLzmaEnc *)pp;
++  LzmaEnc_SetInputBuf(p, src, srcLen);
++  p->needInit = 1;
++
++  return LzmaEnc_AllocAndInit(p, keepWindowSize, alloc, allocBig);
++}
++
++void LzmaEnc_Finish(CLzmaEncHandle pp)
++{
++  #ifndef _7ZIP_ST
++  CLzmaEnc *p = (CLzmaEnc *)pp;
++  if (p->mtMode)
++    MatchFinderMt_ReleaseStream(&p->matchFinderMt);
++  #else
++  pp = pp;
++  #endif
++}
++
++typedef struct
++{
++  ISeqOutStream funcTable;
++  Byte *data;
++  SizeT rem;
++  Bool overflow;
++} CSeqOutStreamBuf;
++
++static size_t MyWrite(void *pp, const void *data, size_t size)
++{
++  CSeqOutStreamBuf *p = (CSeqOutStreamBuf *)pp;
++  if (p->rem < size)
++  {
++    size = p->rem;
++    p->overflow = True;
++  }
++  memcpy(p->data, data, size);
++  p->rem -= size;
++  p->data += size;
++  return size;
++}
++
++
++UInt32 LzmaEnc_GetNumAvailableBytes(CLzmaEncHandle pp)
++{
++  const CLzmaEnc *p = (CLzmaEnc *)pp;
++  return p->matchFinder.GetNumAvailableBytes(p->matchFinderObj);
++}
++
++const Byte *LzmaEnc_GetCurBuf(CLzmaEncHandle pp)
++{
++  const CLzmaEnc *p = (CLzmaEnc *)pp;
++  return p->matchFinder.GetPointerToCurrentPos(p->matchFinderObj) - p->additionalOffset;
++}
++
++SRes LzmaEnc_CodeOneMemBlock(CLzmaEncHandle pp, Bool reInit,
++    Byte *dest, size_t *destLen, UInt32 desiredPackSize, UInt32 *unpackSize)
++{
++  CLzmaEnc *p = (CLzmaEnc *)pp;
++  UInt64 nowPos64;
++  SRes res;
++  CSeqOutStreamBuf outStream;
++
++  outStream.funcTable.Write = MyWrite;
++  outStream.data = dest;
++  outStream.rem = *destLen;
++  outStream.overflow = False;
++
++  p->writeEndMark = False;
++  p->finished = False;
++  p->result = SZ_OK;
++
++  if (reInit)
++    LzmaEnc_Init(p);
++  LzmaEnc_InitPrices(p);
++  nowPos64 = p->nowPos64;
++  RangeEnc_Init(&p->rc);
++  p->rc.outStream = &outStream.funcTable;
++
++  res = LzmaEnc_CodeOneBlock(p, True, desiredPackSize, *unpackSize);
++  
++  *unpackSize = (UInt32)(p->nowPos64 - nowPos64);
++  *destLen -= outStream.rem;
++  if (outStream.overflow)
++    return SZ_ERROR_OUTPUT_EOF;
++
++  return res;
++}
++
++static SRes LzmaEnc_Encode2(CLzmaEnc *p, ICompressProgress *progress)
++{
++  SRes res = SZ_OK;
++
++  #ifndef _7ZIP_ST
++  Byte allocaDummy[0x300];
++  int i = 0;
++  for (i = 0; i < 16; i++)
++    allocaDummy[i] = (Byte)i;
++  #endif
++
++  for (;;)
++  {
++    res = LzmaEnc_CodeOneBlock(p, False, 0, 0);
++    if (res != SZ_OK || p->finished != 0)
++      break;
++    if (progress != 0)
++    {
++      res = progress->Progress(progress, p->nowPos64, RangeEnc_GetProcessed(&p->rc));
++      if (res != SZ_OK)
++      {
++        res = SZ_ERROR_PROGRESS;
++        break;
++      }
++    }
++  }
++  LzmaEnc_Finish(p);
++  return res;
++}
++
++SRes LzmaEnc_Encode(CLzmaEncHandle pp, ISeqOutStream *outStream, ISeqInStream *inStream, ICompressProgress *progress,
++    ISzAlloc *alloc, ISzAlloc *allocBig)
++{
++  RINOK(LzmaEnc_Prepare(pp, outStream, inStream, alloc, allocBig));
++  return LzmaEnc_Encode2((CLzmaEnc *)pp, progress);
++}
++
++SRes LzmaEnc_WriteProperties(CLzmaEncHandle pp, Byte *props, SizeT *size)
++{
++  CLzmaEnc *p = (CLzmaEnc *)pp;
++  int i;
++  UInt32 dictSize = p->dictSize;
++  if (*size < LZMA_PROPS_SIZE)
++    return SZ_ERROR_PARAM;
++  *size = LZMA_PROPS_SIZE;
++  props[0] = (Byte)((p->pb * 5 + p->lp) * 9 + p->lc);
++
++  for (i = 11; i <= 30; i++)
++  {
++    if (dictSize <= ((UInt32)2 << i))
++    {
++      dictSize = (2 << i);
++      break;
++    }
++    if (dictSize <= ((UInt32)3 << i))
++    {
++      dictSize = (3 << i);
++      break;
++    }
++  }
++
++  for (i = 0; i < 4; i++)
++    props[1 + i] = (Byte)(dictSize >> (8 * i));
++  return SZ_OK;
++}
++
++SRes LzmaEnc_MemEncode(CLzmaEncHandle pp, Byte *dest, SizeT *destLen, const Byte *src, SizeT srcLen,
++    int writeEndMark, ICompressProgress *progress, ISzAlloc *alloc, ISzAlloc *allocBig)
++{
++  SRes res;
++  CLzmaEnc *p = (CLzmaEnc *)pp;
++
++  CSeqOutStreamBuf outStream;
++
++  LzmaEnc_SetInputBuf(p, src, srcLen);
++
++  outStream.funcTable.Write = MyWrite;
++  outStream.data = dest;
++  outStream.rem = *destLen;
++  outStream.overflow = False;
++
++  p->writeEndMark = writeEndMark;
++
++  p->rc.outStream = &outStream.funcTable;
++  res = LzmaEnc_MemPrepare(pp, src, srcLen, 0, alloc, allocBig);
++  if (res == SZ_OK)
++    res = LzmaEnc_Encode2(p, progress);
++
++  *destLen -= outStream.rem;
++  if (outStream.overflow)
++    return SZ_ERROR_OUTPUT_EOF;
++  return res;
++}
++
++SRes LzmaEncode(Byte *dest, SizeT *destLen, const Byte *src, SizeT srcLen,
++    const CLzmaEncProps *props, Byte *propsEncoded, SizeT *propsSize, int writeEndMark,
++    ICompressProgress *progress, ISzAlloc *alloc, ISzAlloc *allocBig)
++{
++  CLzmaEnc *p = (CLzmaEnc *)LzmaEnc_Create(alloc);
++  SRes res;
++  if (p == 0)
++    return SZ_ERROR_MEM;
++
++  res = LzmaEnc_SetProps(p, props);
++  if (res == SZ_OK)
++  {
++    res = LzmaEnc_WriteProperties(p, propsEncoded, propsSize);
++    if (res == SZ_OK)
++      res = LzmaEnc_MemEncode(p, dest, destLen, src, srcLen,
++          writeEndMark, progress, alloc, allocBig);
++  }
++
++  LzmaEnc_Destroy(p, alloc, allocBig);
++  return res;
++}
+--- /dev/null
++++ b/lib/lzma/Makefile
+@@ -0,0 +1,7 @@
++lzma_compress-objs := LzFind.o LzmaEnc.o
++lzma_decompress-objs := LzmaDec.o
++
++obj-$(CONFIG_LZMA_COMPRESS) += lzma_compress.o
++obj-$(CONFIG_LZMA_DECOMPRESS) += lzma_decompress.o
++
++EXTRA_CFLAGS += -Iinclude/linux -Iinclude/linux/lzma -include types.h
diff --git a/target/linux/generic/patches-4.0/531-debloat_lzma.patch b/target/linux/generic/patches-4.0/531-debloat_lzma.patch
new file mode 100644
index 0000000..aa3c498
--- /dev/null
+++ b/target/linux/generic/patches-4.0/531-debloat_lzma.patch
@@ -0,0 +1,1024 @@
+--- a/include/linux/lzma/LzmaDec.h
++++ b/include/linux/lzma/LzmaDec.h
+@@ -31,14 +31,6 @@ typedef struct _CLzmaProps
+   UInt32 dicSize;
+ } CLzmaProps;
+ 
+-/* LzmaProps_Decode - decodes properties
+-Returns:
+-  SZ_OK
+-  SZ_ERROR_UNSUPPORTED - Unsupported properties
+-*/
+-
+-SRes LzmaProps_Decode(CLzmaProps *p, const Byte *data, unsigned size);
+-
+ 
+ /* ---------- LZMA Decoder state ---------- */
+ 
+@@ -70,8 +62,6 @@ typedef struct
+ 
+ #define LzmaDec_Construct(p) { (p)->dic = 0; (p)->probs = 0; }
+ 
+-void LzmaDec_Init(CLzmaDec *p);
+-
+ /* There are two types of LZMA streams:
+      0) Stream with end mark. That end mark adds about 6 bytes to compressed size.
+      1) Stream without end mark. You must know exact uncompressed size to decompress such stream. */
+@@ -108,97 +98,6 @@ typedef enum
+ 
+ /* ELzmaStatus is used only as output value for function call */
+ 
+-
+-/* ---------- Interfaces ---------- */
+-
+-/* There are 3 levels of interfaces:
+-     1) Dictionary Interface
+-     2) Buffer Interface
+-     3) One Call Interface
+-   You can select any of these interfaces, but don't mix functions from different
+-   groups for same object. */
+-
+-
+-/* There are two variants to allocate state for Dictionary Interface:
+-     1) LzmaDec_Allocate / LzmaDec_Free
+-     2) LzmaDec_AllocateProbs / LzmaDec_FreeProbs
+-   You can use variant 2, if you set dictionary buffer manually.
+-   For Buffer Interface you must always use variant 1.
+-
+-LzmaDec_Allocate* can return:
+-  SZ_OK
+-  SZ_ERROR_MEM         - Memory allocation error
+-  SZ_ERROR_UNSUPPORTED - Unsupported properties
+-*/
+-   
+-SRes LzmaDec_AllocateProbs(CLzmaDec *p, const Byte *props, unsigned propsSize, ISzAlloc *alloc);
+-void LzmaDec_FreeProbs(CLzmaDec *p, ISzAlloc *alloc);
+-
+-SRes LzmaDec_Allocate(CLzmaDec *state, const Byte *prop, unsigned propsSize, ISzAlloc *alloc);
+-void LzmaDec_Free(CLzmaDec *state, ISzAlloc *alloc);
+-
+-/* ---------- Dictionary Interface ---------- */
+-
+-/* You can use it, if you want to eliminate the overhead for data copying from
+-   dictionary to some other external buffer.
+-   You must work with CLzmaDec variables directly in this interface.
+-
+-   STEPS:
+-     LzmaDec_Constr()
+-     LzmaDec_Allocate()
+-     for (each new stream)
+-     {
+-       LzmaDec_Init()
+-       while (it needs more decompression)
+-       {
+-         LzmaDec_DecodeToDic()
+-         use data from CLzmaDec::dic and update CLzmaDec::dicPos
+-       }
+-     }
+-     LzmaDec_Free()
+-*/
+-
+-/* LzmaDec_DecodeToDic
+-   
+-   The decoding to internal dictionary buffer (CLzmaDec::dic).
+-   You must manually update CLzmaDec::dicPos, if it reaches CLzmaDec::dicBufSize !!!
+-
+-finishMode:
+-  It has meaning only if the decoding reaches output limit (dicLimit).
+-  LZMA_FINISH_ANY - Decode just dicLimit bytes.
+-  LZMA_FINISH_END - Stream must be finished after dicLimit.
+-
+-Returns:
+-  SZ_OK
+-    status:
+-      LZMA_STATUS_FINISHED_WITH_MARK
+-      LZMA_STATUS_NOT_FINISHED
+-      LZMA_STATUS_NEEDS_MORE_INPUT
+-      LZMA_STATUS_MAYBE_FINISHED_WITHOUT_MARK
+-  SZ_ERROR_DATA - Data error
+-*/
+-
+-SRes LzmaDec_DecodeToDic(CLzmaDec *p, SizeT dicLimit,
+-    const Byte *src, SizeT *srcLen, ELzmaFinishMode finishMode, ELzmaStatus *status);
+-
+-
+-/* ---------- Buffer Interface ---------- */
+-
+-/* It's zlib-like interface.
+-   See LzmaDec_DecodeToDic description for information about STEPS and return results,
+-   but you must use LzmaDec_DecodeToBuf instead of LzmaDec_DecodeToDic and you don't need
+-   to work with CLzmaDec variables manually.
+-
+-finishMode:
+-  It has meaning only if the decoding reaches output limit (*destLen).
+-  LZMA_FINISH_ANY - Decode just destLen bytes.
+-  LZMA_FINISH_END - Stream must be finished after (*destLen).
+-*/
+-
+-SRes LzmaDec_DecodeToBuf(CLzmaDec *p, Byte *dest, SizeT *destLen,
+-    const Byte *src, SizeT *srcLen, ELzmaFinishMode finishMode, ELzmaStatus *status);
+-
+-
+ /* ---------- One Call Interface ---------- */
+ 
+ /* LzmaDecode
+--- a/lib/lzma/LzmaDec.c
++++ b/lib/lzma/LzmaDec.c
+@@ -682,7 +682,7 @@ static void LzmaDec_InitRc(CLzmaDec *p,
+   p->needFlush = 0;
+ }
+ 
+-void LzmaDec_InitDicAndState(CLzmaDec *p, Bool initDic, Bool initState)
++static void LzmaDec_InitDicAndState(CLzmaDec *p, Bool initDic, Bool initState)
+ {
+   p->needFlush = 1;
+   p->remainLen = 0;
+@@ -698,7 +698,7 @@ void LzmaDec_InitDicAndState(CLzmaDec *p
+     p->needInitState = 1;
+ }
+ 
+-void LzmaDec_Init(CLzmaDec *p)
++static void LzmaDec_Init(CLzmaDec *p)
+ {
+   p->dicPos = 0;
+   LzmaDec_InitDicAndState(p, True, True);
+@@ -716,7 +716,7 @@ static void LzmaDec_InitStateReal(CLzmaD
+   p->needInitState = 0;
+ }
+ 
+-SRes LzmaDec_DecodeToDic(CLzmaDec *p, SizeT dicLimit, const Byte *src, SizeT *srcLen,
++static SRes LzmaDec_DecodeToDic(CLzmaDec *p, SizeT dicLimit, const Byte *src, SizeT *srcLen,
+     ELzmaFinishMode finishMode, ELzmaStatus *status)
+ {
+   SizeT inSize = *srcLen;
+@@ -837,65 +837,13 @@ SRes LzmaDec_DecodeToDic(CLzmaDec *p, Si
+   return (p->code == 0) ? SZ_OK : SZ_ERROR_DATA;
+ }
+ 
+-SRes LzmaDec_DecodeToBuf(CLzmaDec *p, Byte *dest, SizeT *destLen, const Byte *src, SizeT *srcLen, ELzmaFinishMode finishMode, ELzmaStatus *status)
+-{
+-  SizeT outSize = *destLen;
+-  SizeT inSize = *srcLen;
+-  *srcLen = *destLen = 0;
+-  for (;;)
+-  {
+-    SizeT inSizeCur = inSize, outSizeCur, dicPos;
+-    ELzmaFinishMode curFinishMode;
+-    SRes res;
+-    if (p->dicPos == p->dicBufSize)
+-      p->dicPos = 0;
+-    dicPos = p->dicPos;
+-    if (outSize > p->dicBufSize - dicPos)
+-    {
+-      outSizeCur = p->dicBufSize;
+-      curFinishMode = LZMA_FINISH_ANY;
+-    }
+-    else
+-    {
+-      outSizeCur = dicPos + outSize;
+-      curFinishMode = finishMode;
+-    }
+-
+-    res = LzmaDec_DecodeToDic(p, outSizeCur, src, &inSizeCur, curFinishMode, status);
+-    src += inSizeCur;
+-    inSize -= inSizeCur;
+-    *srcLen += inSizeCur;
+-    outSizeCur = p->dicPos - dicPos;
+-    memcpy(dest, p->dic + dicPos, outSizeCur);
+-    dest += outSizeCur;
+-    outSize -= outSizeCur;
+-    *destLen += outSizeCur;
+-    if (res != 0)
+-      return res;
+-    if (outSizeCur == 0 || outSize == 0)
+-      return SZ_OK;
+-  }
+-}
+-
+-void LzmaDec_FreeProbs(CLzmaDec *p, ISzAlloc *alloc)
++static void LzmaDec_FreeProbs(CLzmaDec *p, ISzAlloc *alloc)
+ {
+   alloc->Free(alloc, p->probs);
+   p->probs = 0;
+ }
+ 
+-static void LzmaDec_FreeDict(CLzmaDec *p, ISzAlloc *alloc)
+-{
+-  alloc->Free(alloc, p->dic);
+-  p->dic = 0;
+-}
+-
+-void LzmaDec_Free(CLzmaDec *p, ISzAlloc *alloc)
+-{
+-  LzmaDec_FreeProbs(p, alloc);
+-  LzmaDec_FreeDict(p, alloc);
+-}
+-
+-SRes LzmaProps_Decode(CLzmaProps *p, const Byte *data, unsigned size)
++static SRes LzmaProps_Decode(CLzmaProps *p, const Byte *data, unsigned size)
+ {
+   UInt32 dicSize;
+   Byte d;
+@@ -935,7 +883,7 @@ static SRes LzmaDec_AllocateProbs2(CLzma
+   return SZ_OK;
+ }
+ 
+-SRes LzmaDec_AllocateProbs(CLzmaDec *p, const Byte *props, unsigned propsSize, ISzAlloc *alloc)
++static SRes LzmaDec_AllocateProbs(CLzmaDec *p, const Byte *props, unsigned propsSize, ISzAlloc *alloc)
+ {
+   CLzmaProps propNew;
+   RINOK(LzmaProps_Decode(&propNew, props, propsSize));
+@@ -943,28 +891,6 @@ SRes LzmaDec_AllocateProbs(CLzmaDec *p,
+   p->prop = propNew;
+   return SZ_OK;
+ }
+-
+-SRes LzmaDec_Allocate(CLzmaDec *p, const Byte *props, unsigned propsSize, ISzAlloc *alloc)
+-{
+-  CLzmaProps propNew;
+-  SizeT dicBufSize;
+-  RINOK(LzmaProps_Decode(&propNew, props, propsSize));
+-  RINOK(LzmaDec_AllocateProbs2(p, &propNew, alloc));
+-  dicBufSize = propNew.dicSize;
+-  if (p->dic == 0 || dicBufSize != p->dicBufSize)
+-  {
+-    LzmaDec_FreeDict(p, alloc);
+-    p->dic = (Byte *)alloc->Alloc(alloc, dicBufSize);
+-    if (p->dic == 0)
+-    {
+-      LzmaDec_FreeProbs(p, alloc);
+-      return SZ_ERROR_MEM;
+-    }
+-  }
+-  p->dicBufSize = dicBufSize;
+-  p->prop = propNew;
+-  return SZ_OK;
+-}
+ 
+ SRes LzmaDecode(Byte *dest, SizeT *destLen, const Byte *src, SizeT *srcLen,
+     const Byte *propData, unsigned propSize, ELzmaFinishMode finishMode,
+--- a/include/linux/lzma/LzmaEnc.h
++++ b/include/linux/lzma/LzmaEnc.h
+@@ -31,9 +31,6 @@ typedef struct _CLzmaEncProps
+ } CLzmaEncProps;
+ 
+ void LzmaEncProps_Init(CLzmaEncProps *p);
+-void LzmaEncProps_Normalize(CLzmaEncProps *p);
+-UInt32 LzmaEncProps_GetDictSize(const CLzmaEncProps *props2);
+-
+ 
+ /* ---------- CLzmaEncHandle Interface ---------- */
+ 
+@@ -53,26 +50,9 @@ CLzmaEncHandle LzmaEnc_Create(ISzAlloc *
+ void LzmaEnc_Destroy(CLzmaEncHandle p, ISzAlloc *alloc, ISzAlloc *allocBig);
+ SRes LzmaEnc_SetProps(CLzmaEncHandle p, const CLzmaEncProps *props);
+ SRes LzmaEnc_WriteProperties(CLzmaEncHandle p, Byte *properties, SizeT *size);
+-SRes LzmaEnc_Encode(CLzmaEncHandle p, ISeqOutStream *outStream, ISeqInStream *inStream,
+-    ICompressProgress *progress, ISzAlloc *alloc, ISzAlloc *allocBig);
+ SRes LzmaEnc_MemEncode(CLzmaEncHandle p, Byte *dest, SizeT *destLen, const Byte *src, SizeT srcLen,
+     int writeEndMark, ICompressProgress *progress, ISzAlloc *alloc, ISzAlloc *allocBig);
+ 
+-/* ---------- One Call Interface ---------- */
+-
+-/* LzmaEncode
+-Return code:
+-  SZ_OK               - OK
+-  SZ_ERROR_MEM        - Memory allocation error
+-  SZ_ERROR_PARAM      - Incorrect paramater
+-  SZ_ERROR_OUTPUT_EOF - output buffer overflow
+-  SZ_ERROR_THREAD     - errors in multithreading functions (only for Mt version)
+-*/
+-
+-SRes LzmaEncode(Byte *dest, SizeT *destLen, const Byte *src, SizeT srcLen,
+-    const CLzmaEncProps *props, Byte *propsEncoded, SizeT *propsSize, int writeEndMark,
+-    ICompressProgress *progress, ISzAlloc *alloc, ISzAlloc *allocBig);
+-
+ #ifdef __cplusplus
+ }
+ #endif
+--- a/lib/lzma/LzmaEnc.c
++++ b/lib/lzma/LzmaEnc.c
+@@ -53,7 +53,7 @@ void LzmaEncProps_Init(CLzmaEncProps *p)
+   p->writeEndMark = 0;
+ }
+ 
+-void LzmaEncProps_Normalize(CLzmaEncProps *p)
++static void LzmaEncProps_Normalize(CLzmaEncProps *p)
+ {
+   int level = p->level;
+   if (level < 0) level = 5;
+@@ -76,7 +76,7 @@ void LzmaEncProps_Normalize(CLzmaEncProp
+       #endif
+ }
+ 
+-UInt32 LzmaEncProps_GetDictSize(const CLzmaEncProps *props2)
++static UInt32 __maybe_unused LzmaEncProps_GetDictSize(const CLzmaEncProps *props2)
+ {
+   CLzmaEncProps props = *props2;
+   LzmaEncProps_Normalize(&props);
+@@ -93,7 +93,7 @@ UInt32 LzmaEncProps_GetDictSize(const CL
+ 
+ #define BSR2_RET(pos, res) { unsigned long i; _BitScanReverse(&i, (pos)); res = (i + i) + ((pos >> (i - 1)) & 1); }
+ 
+-UInt32 GetPosSlot1(UInt32 pos)
++static UInt32 GetPosSlot1(UInt32 pos)
+ {
+   UInt32 res;
+   BSR2_RET(pos, res);
+@@ -107,7 +107,7 @@ UInt32 GetPosSlot1(UInt32 pos)
+ #define kNumLogBits (9 + (int)sizeof(size_t) / 2)
+ #define kDicLogSizeMaxCompress ((kNumLogBits - 1) * 2 + 7)
+ 
+-void LzmaEnc_FastPosInit(Byte *g_FastPos)
++static void LzmaEnc_FastPosInit(Byte *g_FastPos)
+ {
+   int c = 2, slotFast;
+   g_FastPos[0] = 0;
+@@ -339,58 +339,6 @@ typedef struct
+   CSaveState saveState;
+ } CLzmaEnc;
+ 
+-void LzmaEnc_SaveState(CLzmaEncHandle pp)
+-{
+-  CLzmaEnc *p = (CLzmaEnc *)pp;
+-  CSaveState *dest = &p->saveState;
+-  int i;
+-  dest->lenEnc = p->lenEnc;
+-  dest->repLenEnc = p->repLenEnc;
+-  dest->state = p->state;
+-
+-  for (i = 0; i < kNumStates; i++)
+-  {
+-    memcpy(dest->isMatch[i], p->isMatch[i], sizeof(p->isMatch[i]));
+-    memcpy(dest->isRep0Long[i], p->isRep0Long[i], sizeof(p->isRep0Long[i]));
+-  }
+-  for (i = 0; i < kNumLenToPosStates; i++)
+-    memcpy(dest->posSlotEncoder[i], p->posSlotEncoder[i], sizeof(p->posSlotEncoder[i]));
+-  memcpy(dest->isRep, p->isRep, sizeof(p->isRep));
+-  memcpy(dest->isRepG0, p->isRepG0, sizeof(p->isRepG0));
+-  memcpy(dest->isRepG1, p->isRepG1, sizeof(p->isRepG1));
+-  memcpy(dest->isRepG2, p->isRepG2, sizeof(p->isRepG2));
+-  memcpy(dest->posEncoders, p->posEncoders, sizeof(p->posEncoders));
+-  memcpy(dest->posAlignEncoder, p->posAlignEncoder, sizeof(p->posAlignEncoder));
+-  memcpy(dest->reps, p->reps, sizeof(p->reps));
+-  memcpy(dest->litProbs, p->litProbs, (0x300 << p->lclp) * sizeof(CLzmaProb));
+-}
+-
+-void LzmaEnc_RestoreState(CLzmaEncHandle pp)
+-{
+-  CLzmaEnc *dest = (CLzmaEnc *)pp;
+-  const CSaveState *p = &dest->saveState;
+-  int i;
+-  dest->lenEnc = p->lenEnc;
+-  dest->repLenEnc = p->repLenEnc;
+-  dest->state = p->state;
+-
+-  for (i = 0; i < kNumStates; i++)
+-  {
+-    memcpy(dest->isMatch[i], p->isMatch[i], sizeof(p->isMatch[i]));
+-    memcpy(dest->isRep0Long[i], p->isRep0Long[i], sizeof(p->isRep0Long[i]));
+-  }
+-  for (i = 0; i < kNumLenToPosStates; i++)
+-    memcpy(dest->posSlotEncoder[i], p->posSlotEncoder[i], sizeof(p->posSlotEncoder[i]));
+-  memcpy(dest->isRep, p->isRep, sizeof(p->isRep));
+-  memcpy(dest->isRepG0, p->isRepG0, sizeof(p->isRepG0));
+-  memcpy(dest->isRepG1, p->isRepG1, sizeof(p->isRepG1));
+-  memcpy(dest->isRepG2, p->isRepG2, sizeof(p->isRepG2));
+-  memcpy(dest->posEncoders, p->posEncoders, sizeof(p->posEncoders));
+-  memcpy(dest->posAlignEncoder, p->posAlignEncoder, sizeof(p->posAlignEncoder));
+-  memcpy(dest->reps, p->reps, sizeof(p->reps));
+-  memcpy(dest->litProbs, p->litProbs, (0x300 << dest->lclp) * sizeof(CLzmaProb));
+-}
+-
+ SRes LzmaEnc_SetProps(CLzmaEncHandle pp, const CLzmaEncProps *props2)
+ {
+   CLzmaEnc *p = (CLzmaEnc *)pp;
+@@ -600,7 +548,7 @@ static void LitEnc_EncodeMatched(CRangeE
+   while (symbol < 0x10000);
+ }
+ 
+-void LzmaEnc_InitPriceTables(UInt32 *ProbPrices)
++static void LzmaEnc_InitPriceTables(UInt32 *ProbPrices)
+ {
+   UInt32 i;
+   for (i = (1 << kNumMoveReducingBits) / 2; i < kBitModelTotal; i += (1 << kNumMoveReducingBits))
+@@ -1676,7 +1624,7 @@ static void FillDistancesPrices(CLzmaEnc
+   p->matchPriceCount = 0;
+ }
+ 
+-void LzmaEnc_Construct(CLzmaEnc *p)
++static void LzmaEnc_Construct(CLzmaEnc *p)
+ {
+   RangeEnc_Construct(&p->rc);
+   MatchFinder_Construct(&p->matchFinderBase);
+@@ -1709,7 +1657,7 @@ CLzmaEncHandle LzmaEnc_Create(ISzAlloc *
+   return p;
+ }
+ 
+-void LzmaEnc_FreeLits(CLzmaEnc *p, ISzAlloc *alloc)
++static void LzmaEnc_FreeLits(CLzmaEnc *p, ISzAlloc *alloc)
+ {
+   alloc->Free(alloc, p->litProbs);
+   alloc->Free(alloc, p->saveState.litProbs);
+@@ -1717,7 +1665,7 @@ void LzmaEnc_FreeLits(CLzmaEnc *p, ISzAl
+   p->saveState.litProbs = 0;
+ }
+ 
+-void LzmaEnc_Destruct(CLzmaEnc *p, ISzAlloc *alloc, ISzAlloc *allocBig)
++static void LzmaEnc_Destruct(CLzmaEnc *p, ISzAlloc *alloc, ISzAlloc *allocBig)
+ {
+   #ifndef _7ZIP_ST
+   MatchFinderMt_Destruct(&p->matchFinderMt, allocBig);
+@@ -1947,7 +1895,7 @@ static SRes LzmaEnc_Alloc(CLzmaEnc *p, U
+   return SZ_OK;
+ }
+ 
+-void LzmaEnc_Init(CLzmaEnc *p)
++static void LzmaEnc_Init(CLzmaEnc *p)
+ {
+   UInt32 i;
+   p->state = 0;
+@@ -2005,7 +1953,7 @@ void LzmaEnc_Init(CLzmaEnc *p)
+   p->lpMask = (1 << p->lp) - 1;
+ }
+ 
+-void LzmaEnc_InitPrices(CLzmaEnc *p)
++static void LzmaEnc_InitPrices(CLzmaEnc *p)
+ {
+   if (!p->fastMode)
+   {
+@@ -2037,26 +1985,6 @@ static SRes LzmaEnc_AllocAndInit(CLzmaEn
+   return SZ_OK;
+ }
+ 
+-static SRes LzmaEnc_Prepare(CLzmaEncHandle pp, ISeqOutStream *outStream, ISeqInStream *inStream,
+-    ISzAlloc *alloc, ISzAlloc *allocBig)
+-{
+-  CLzmaEnc *p = (CLzmaEnc *)pp;
+-  p->matchFinderBase.stream = inStream;
+-  p->needInit = 1;
+-  p->rc.outStream = outStream;
+-  return LzmaEnc_AllocAndInit(p, 0, alloc, allocBig);
+-}
+-
+-SRes LzmaEnc_PrepareForLzma2(CLzmaEncHandle pp,
+-    ISeqInStream *inStream, UInt32 keepWindowSize,
+-    ISzAlloc *alloc, ISzAlloc *allocBig)
+-{
+-  CLzmaEnc *p = (CLzmaEnc *)pp;
+-  p->matchFinderBase.stream = inStream;
+-  p->needInit = 1;
+-  return LzmaEnc_AllocAndInit(p, keepWindowSize, alloc, allocBig);
+-}
+-
+ static void LzmaEnc_SetInputBuf(CLzmaEnc *p, const Byte *src, SizeT srcLen)
+ {
+   p->matchFinderBase.directInput = 1;
+@@ -2064,7 +1992,7 @@ static void LzmaEnc_SetInputBuf(CLzmaEnc
+   p->matchFinderBase.directInputRem = srcLen;
+ }
+ 
+-SRes LzmaEnc_MemPrepare(CLzmaEncHandle pp, const Byte *src, SizeT srcLen,
++static SRes LzmaEnc_MemPrepare(CLzmaEncHandle pp, const Byte *src, SizeT srcLen,
+     UInt32 keepWindowSize, ISzAlloc *alloc, ISzAlloc *allocBig)
+ {
+   CLzmaEnc *p = (CLzmaEnc *)pp;
+@@ -2074,7 +2002,7 @@ SRes LzmaEnc_MemPrepare(CLzmaEncHandle p
+   return LzmaEnc_AllocAndInit(p, keepWindowSize, alloc, allocBig);
+ }
+ 
+-void LzmaEnc_Finish(CLzmaEncHandle pp)
++static void LzmaEnc_Finish(CLzmaEncHandle pp)
+ {
+   #ifndef _7ZIP_ST
+   CLzmaEnc *p = (CLzmaEnc *)pp;
+@@ -2107,53 +2035,6 @@ static size_t MyWrite(void *pp, const vo
+   return size;
+ }
+ 
+-
+-UInt32 LzmaEnc_GetNumAvailableBytes(CLzmaEncHandle pp)
+-{
+-  const CLzmaEnc *p = (CLzmaEnc *)pp;
+-  return p->matchFinder.GetNumAvailableBytes(p->matchFinderObj);
+-}
+-
+-const Byte *LzmaEnc_GetCurBuf(CLzmaEncHandle pp)
+-{
+-  const CLzmaEnc *p = (CLzmaEnc *)pp;
+-  return p->matchFinder.GetPointerToCurrentPos(p->matchFinderObj) - p->additionalOffset;
+-}
+-
+-SRes LzmaEnc_CodeOneMemBlock(CLzmaEncHandle pp, Bool reInit,
+-    Byte *dest, size_t *destLen, UInt32 desiredPackSize, UInt32 *unpackSize)
+-{
+-  CLzmaEnc *p = (CLzmaEnc *)pp;
+-  UInt64 nowPos64;
+-  SRes res;
+-  CSeqOutStreamBuf outStream;
+-
+-  outStream.funcTable.Write = MyWrite;
+-  outStream.data = dest;
+-  outStream.rem = *destLen;
+-  outStream.overflow = False;
+-
+-  p->writeEndMark = False;
+-  p->finished = False;
+-  p->result = SZ_OK;
+-
+-  if (reInit)
+-    LzmaEnc_Init(p);
+-  LzmaEnc_InitPrices(p);
+-  nowPos64 = p->nowPos64;
+-  RangeEnc_Init(&p->rc);
+-  p->rc.outStream = &outStream.funcTable;
+-
+-  res = LzmaEnc_CodeOneBlock(p, True, desiredPackSize, *unpackSize);
+-  
+-  *unpackSize = (UInt32)(p->nowPos64 - nowPos64);
+-  *destLen -= outStream.rem;
+-  if (outStream.overflow)
+-    return SZ_ERROR_OUTPUT_EOF;
+-
+-  return res;
+-}
+-
+ static SRes LzmaEnc_Encode2(CLzmaEnc *p, ICompressProgress *progress)
+ {
+   SRes res = SZ_OK;
+@@ -2184,13 +2065,6 @@ static SRes LzmaEnc_Encode2(CLzmaEnc *p,
+   return res;
+ }
+ 
+-SRes LzmaEnc_Encode(CLzmaEncHandle pp, ISeqOutStream *outStream, ISeqInStream *inStream, ICompressProgress *progress,
+-    ISzAlloc *alloc, ISzAlloc *allocBig)
+-{
+-  RINOK(LzmaEnc_Prepare(pp, outStream, inStream, alloc, allocBig));
+-  return LzmaEnc_Encode2((CLzmaEnc *)pp, progress);
+-}
+-
+ SRes LzmaEnc_WriteProperties(CLzmaEncHandle pp, Byte *props, SizeT *size)
+ {
+   CLzmaEnc *p = (CLzmaEnc *)pp;
+@@ -2247,25 +2121,3 @@ SRes LzmaEnc_MemEncode(CLzmaEncHandle pp
+     return SZ_ERROR_OUTPUT_EOF;
+   return res;
+ }
+-
+-SRes LzmaEncode(Byte *dest, SizeT *destLen, const Byte *src, SizeT srcLen,
+-    const CLzmaEncProps *props, Byte *propsEncoded, SizeT *propsSize, int writeEndMark,
+-    ICompressProgress *progress, ISzAlloc *alloc, ISzAlloc *allocBig)
+-{
+-  CLzmaEnc *p = (CLzmaEnc *)LzmaEnc_Create(alloc);
+-  SRes res;
+-  if (p == 0)
+-    return SZ_ERROR_MEM;
+-
+-  res = LzmaEnc_SetProps(p, props);
+-  if (res == SZ_OK)
+-  {
+-    res = LzmaEnc_WriteProperties(p, propsEncoded, propsSize);
+-    if (res == SZ_OK)
+-      res = LzmaEnc_MemEncode(p, dest, destLen, src, srcLen,
+-          writeEndMark, progress, alloc, allocBig);
+-  }
+-
+-  LzmaEnc_Destroy(p, alloc, allocBig);
+-  return res;
+-}
+--- a/include/linux/lzma/LzFind.h
++++ b/include/linux/lzma/LzFind.h
+@@ -55,11 +55,6 @@ typedef struct _CMatchFinder
+ 
+ #define Inline_MatchFinder_GetNumAvailableBytes(p) ((p)->streamPos - (p)->pos)
+ 
+-int MatchFinder_NeedMove(CMatchFinder *p);
+-Byte *MatchFinder_GetPointerToCurrentPos(CMatchFinder *p);
+-void MatchFinder_MoveBlock(CMatchFinder *p);
+-void MatchFinder_ReadIfRequired(CMatchFinder *p);
+-
+ void MatchFinder_Construct(CMatchFinder *p);
+ 
+ /* Conditions:
+@@ -70,12 +65,6 @@ int MatchFinder_Create(CMatchFinder *p,
+     UInt32 keepAddBufferBefore, UInt32 matchMaxLen, UInt32 keepAddBufferAfter,
+     ISzAlloc *alloc);
+ void MatchFinder_Free(CMatchFinder *p, ISzAlloc *alloc);
+-void MatchFinder_Normalize3(UInt32 subValue, CLzRef *items, UInt32 numItems);
+-void MatchFinder_ReduceOffsets(CMatchFinder *p, UInt32 subValue);
+-
+-UInt32 * GetMatchesSpec1(UInt32 lenLimit, UInt32 curMatch, UInt32 pos, const Byte *buffer, CLzRef *son,
+-    UInt32 _cyclicBufferPos, UInt32 _cyclicBufferSize, UInt32 _cutValue,
+-    UInt32 *distances, UInt32 maxLen);
+ 
+ /*
+ Conditions:
+@@ -102,12 +91,6 @@ typedef struct _IMatchFinder
+ 
+ void MatchFinder_CreateVTable(CMatchFinder *p, IMatchFinder *vTable);
+ 
+-void MatchFinder_Init(CMatchFinder *p);
+-UInt32 Bt3Zip_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances);
+-UInt32 Hc3Zip_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances);
+-void Bt3Zip_MatchFinder_Skip(CMatchFinder *p, UInt32 num);
+-void Hc3Zip_MatchFinder_Skip(CMatchFinder *p, UInt32 num);
+-
+ #ifdef __cplusplus
+ }
+ #endif
+--- a/lib/lzma/LzFind.c
++++ b/lib/lzma/LzFind.c
+@@ -14,9 +14,15 @@
+ 
+ #define kStartMaxLen 3
+ 
++#if 0
++#define DIRECT_INPUT	p->directInput
++#else
++#define DIRECT_INPUT	1
++#endif
++
+ static void LzInWindow_Free(CMatchFinder *p, ISzAlloc *alloc)
+ {
+-  if (!p->directInput)
++  if (!DIRECT_INPUT)
+   {
+     alloc->Free(alloc, p->bufferBase);
+     p->bufferBase = 0;
+@@ -28,7 +34,7 @@ static void LzInWindow_Free(CMatchFinder
+ static int LzInWindow_Create(CMatchFinder *p, UInt32 keepSizeReserv, ISzAlloc *alloc)
+ {
+   UInt32 blockSize = p->keepSizeBefore + p->keepSizeAfter + keepSizeReserv;
+-  if (p->directInput)
++  if (DIRECT_INPUT)
+   {
+     p->blockSize = blockSize;
+     return 1;
+@@ -42,12 +48,12 @@ static int LzInWindow_Create(CMatchFinde
+   return (p->bufferBase != 0);
+ }
+ 
+-Byte *MatchFinder_GetPointerToCurrentPos(CMatchFinder *p) { return p->buffer; }
+-Byte MatchFinder_GetIndexByte(CMatchFinder *p, Int32 index) { return p->buffer[index]; }
++static Byte *MatchFinder_GetPointerToCurrentPos(CMatchFinder *p) { return p->buffer; }
++static Byte MatchFinder_GetIndexByte(CMatchFinder *p, Int32 index) { return p->buffer[index]; }
+ 
+-UInt32 MatchFinder_GetNumAvailableBytes(CMatchFinder *p) { return p->streamPos - p->pos; }
++static UInt32 MatchFinder_GetNumAvailableBytes(CMatchFinder *p) { return p->streamPos - p->pos; }
+ 
+-void MatchFinder_ReduceOffsets(CMatchFinder *p, UInt32 subValue)
++static void MatchFinder_ReduceOffsets(CMatchFinder *p, UInt32 subValue)
+ {
+   p->posLimit -= subValue;
+   p->pos -= subValue;
+@@ -58,7 +64,7 @@ static void MatchFinder_ReadBlock(CMatch
+ {
+   if (p->streamEndWasReached || p->result != SZ_OK)
+     return;
+-  if (p->directInput)
++  if (DIRECT_INPUT)
+   {
+     UInt32 curSize = 0xFFFFFFFF - p->streamPos;
+     if (curSize > p->directInputRem)
+@@ -89,7 +95,7 @@ static void MatchFinder_ReadBlock(CMatch
+   }
+ }
+ 
+-void MatchFinder_MoveBlock(CMatchFinder *p)
++static void MatchFinder_MoveBlock(CMatchFinder *p)
+ {
+   memmove(p->bufferBase,
+     p->buffer - p->keepSizeBefore,
+@@ -97,22 +103,14 @@ void MatchFinder_MoveBlock(CMatchFinder
+   p->buffer = p->bufferBase + p->keepSizeBefore;
+ }
+ 
+-int MatchFinder_NeedMove(CMatchFinder *p)
++static int MatchFinder_NeedMove(CMatchFinder *p)
+ {
+-  if (p->directInput)
++  if (DIRECT_INPUT)
+     return 0;
+   /* if (p->streamEndWasReached) return 0; */
+   return ((size_t)(p->bufferBase + p->blockSize - p->buffer) <= p->keepSizeAfter);
+ }
+ 
+-void MatchFinder_ReadIfRequired(CMatchFinder *p)
+-{
+-  if (p->streamEndWasReached)
+-    return;
+-  if (p->keepSizeAfter >= p->streamPos - p->pos)
+-    MatchFinder_ReadBlock(p);
+-}
+-
+ static void MatchFinder_CheckAndMoveAndRead(CMatchFinder *p)
+ {
+   if (MatchFinder_NeedMove(p))
+@@ -268,7 +266,7 @@ static void MatchFinder_SetLimits(CMatch
+   p->posLimit = p->pos + limit;
+ }
+ 
+-void MatchFinder_Init(CMatchFinder *p)
++static void MatchFinder_Init(CMatchFinder *p)
+ {
+   UInt32 i;
+   for (i = 0; i < p->hashSizeSum; i++)
+@@ -287,7 +285,7 @@ static UInt32 MatchFinder_GetSubValue(CM
+   return (p->pos - p->historySize - 1) & kNormalizeMask;
+ }
+ 
+-void MatchFinder_Normalize3(UInt32 subValue, CLzRef *items, UInt32 numItems)
++static void MatchFinder_Normalize3(UInt32 subValue, CLzRef *items, UInt32 numItems)
+ {
+   UInt32 i;
+   for (i = 0; i < numItems; i++)
+@@ -319,38 +317,7 @@ static void MatchFinder_CheckLimits(CMat
+   MatchFinder_SetLimits(p);
+ }
+ 
+-static UInt32 * Hc_GetMatchesSpec(UInt32 lenLimit, UInt32 curMatch, UInt32 pos, const Byte *cur, CLzRef *son,
+-    UInt32 _cyclicBufferPos, UInt32 _cyclicBufferSize, UInt32 cutValue,
+-    UInt32 *distances, UInt32 maxLen)
+-{
+-  son[_cyclicBufferPos] = curMatch;
+-  for (;;)
+-  {
+-    UInt32 delta = pos - curMatch;
+-    if (cutValue-- == 0 || delta >= _cyclicBufferSize)
+-      return distances;
+-    {
+-      const Byte *pb = cur - delta;
+-      curMatch = son[_cyclicBufferPos - delta + ((delta > _cyclicBufferPos) ? _cyclicBufferSize : 0)];
+-      if (pb[maxLen] == cur[maxLen] && *pb == *cur)
+-      {
+-        UInt32 len = 0;
+-        while (++len != lenLimit)
+-          if (pb[len] != cur[len])
+-            break;
+-        if (maxLen < len)
+-        {
+-          *distances++ = maxLen = len;
+-          *distances++ = delta - 1;
+-          if (len == lenLimit)
+-            return distances;
+-        }
+-      }
+-    }
+-  }
+-}
+-
+-UInt32 * GetMatchesSpec1(UInt32 lenLimit, UInt32 curMatch, UInt32 pos, const Byte *cur, CLzRef *son,
++static UInt32 * GetMatchesSpec1(UInt32 lenLimit, UInt32 curMatch, UInt32 pos, const Byte *cur, CLzRef *son,
+     UInt32 _cyclicBufferPos, UInt32 _cyclicBufferSize, UInt32 cutValue,
+     UInt32 *distances, UInt32 maxLen)
+ {
+@@ -460,10 +427,10 @@ static void SkipMatchesSpec(UInt32 lenLi
+   p->buffer++; \
+   if (++p->pos == p->posLimit) MatchFinder_CheckLimits(p);
+ 
+-#define MOVE_POS_RET MOVE_POS return offset;
+-
+ static void MatchFinder_MovePos(CMatchFinder *p) { MOVE_POS; }
+ 
++#define MOVE_POS_RET MatchFinder_MovePos(p); return offset;
++
+ #define GET_MATCHES_HEADER2(minLen, ret_op) \
+   UInt32 lenLimit; UInt32 hashValue; const Byte *cur; UInt32 curMatch; \
+   lenLimit = p->lenLimit; { if (lenLimit < minLen) { MatchFinder_MovePos(p); ret_op; }} \
+@@ -479,62 +446,7 @@ static void MatchFinder_MovePos(CMatchFi
+   distances + offset, maxLen) - distances); MOVE_POS_RET;
+ 
+ #define SKIP_FOOTER \
+-  SkipMatchesSpec(lenLimit, curMatch, MF_PARAMS(p)); MOVE_POS;
+-
+-static UInt32 Bt2_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances)
+-{
+-  UInt32 offset;
+-  GET_MATCHES_HEADER(2)
+-  HASH2_CALC;
+-  curMatch = p->hash[hashValue];
+-  p->hash[hashValue] = p->pos;
+-  offset = 0;
+-  GET_MATCHES_FOOTER(offset, 1)
+-}
+-
+-UInt32 Bt3Zip_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances)
+-{
+-  UInt32 offset;
+-  GET_MATCHES_HEADER(3)
+-  HASH_ZIP_CALC;
+-  curMatch = p->hash[hashValue];
+-  p->hash[hashValue] = p->pos;
+-  offset = 0;
+-  GET_MATCHES_FOOTER(offset, 2)
+-}
+-
+-static UInt32 Bt3_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances)
+-{
+-  UInt32 hash2Value, delta2, maxLen, offset;
+-  GET_MATCHES_HEADER(3)
+-
+-  HASH3_CALC;
+-
+-  delta2 = p->pos - p->hash[hash2Value];
+-  curMatch = p->hash[kFix3HashSize + hashValue];
+-  
+-  p->hash[hash2Value] =
+-  p->hash[kFix3HashSize + hashValue] = p->pos;
+-
+-
+-  maxLen = 2;
+-  offset = 0;
+-  if (delta2 < p->cyclicBufferSize && *(cur - delta2) == *cur)
+-  {
+-    for (; maxLen != lenLimit; maxLen++)
+-      if (cur[(ptrdiff_t)maxLen - delta2] != cur[maxLen])
+-        break;
+-    distances[0] = maxLen;
+-    distances[1] = delta2 - 1;
+-    offset = 2;
+-    if (maxLen == lenLimit)
+-    {
+-      SkipMatchesSpec(lenLimit, curMatch, MF_PARAMS(p));
+-      MOVE_POS_RET;
+-    }
+-  }
+-  GET_MATCHES_FOOTER(offset, maxLen)
+-}
++  SkipMatchesSpec(lenLimit, curMatch, MF_PARAMS(p)); MatchFinder_MovePos(p);
+ 
+ static UInt32 Bt4_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances)
+ {
+@@ -583,108 +495,6 @@ static UInt32 Bt4_MatchFinder_GetMatches
+   GET_MATCHES_FOOTER(offset, maxLen)
+ }
+ 
+-static UInt32 Hc4_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances)
+-{
+-  UInt32 hash2Value, hash3Value, delta2, delta3, maxLen, offset;
+-  GET_MATCHES_HEADER(4)
+-
+-  HASH4_CALC;
+-
+-  delta2 = p->pos - p->hash[                hash2Value];
+-  delta3 = p->pos - p->hash[kFix3HashSize + hash3Value];
+-  curMatch = p->hash[kFix4HashSize + hashValue];
+-
+-  p->hash[                hash2Value] =
+-  p->hash[kFix3HashSize + hash3Value] =
+-  p->hash[kFix4HashSize + hashValue] = p->pos;
+-
+-  maxLen = 1;
+-  offset = 0;
+-  if (delta2 < p->cyclicBufferSize && *(cur - delta2) == *cur)
+-  {
+-    distances[0] = maxLen = 2;
+-    distances[1] = delta2 - 1;
+-    offset = 2;
+-  }
+-  if (delta2 != delta3 && delta3 < p->cyclicBufferSize && *(cur - delta3) == *cur)
+-  {
+-    maxLen = 3;
+-    distances[offset + 1] = delta3 - 1;
+-    offset += 2;
+-    delta2 = delta3;
+-  }
+-  if (offset != 0)
+-  {
+-    for (; maxLen != lenLimit; maxLen++)
+-      if (cur[(ptrdiff_t)maxLen - delta2] != cur[maxLen])
+-        break;
+-    distances[offset - 2] = maxLen;
+-    if (maxLen == lenLimit)
+-    {
+-      p->son[p->cyclicBufferPos] = curMatch;
+-      MOVE_POS_RET;
+-    }
+-  }
+-  if (maxLen < 3)
+-    maxLen = 3;
+-  offset = (UInt32)(Hc_GetMatchesSpec(lenLimit, curMatch, MF_PARAMS(p),
+-    distances + offset, maxLen) - (distances));
+-  MOVE_POS_RET
+-}
+-
+-UInt32 Hc3Zip_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances)
+-{
+-  UInt32 offset;
+-  GET_MATCHES_HEADER(3)
+-  HASH_ZIP_CALC;
+-  curMatch = p->hash[hashValue];
+-  p->hash[hashValue] = p->pos;
+-  offset = (UInt32)(Hc_GetMatchesSpec(lenLimit, curMatch, MF_PARAMS(p),
+-    distances, 2) - (distances));
+-  MOVE_POS_RET
+-}
+-
+-static void Bt2_MatchFinder_Skip(CMatchFinder *p, UInt32 num)
+-{
+-  do
+-  {
+-    SKIP_HEADER(2)
+-    HASH2_CALC;
+-    curMatch = p->hash[hashValue];
+-    p->hash[hashValue] = p->pos;
+-    SKIP_FOOTER
+-  }
+-  while (--num != 0);
+-}
+-
+-void Bt3Zip_MatchFinder_Skip(CMatchFinder *p, UInt32 num)
+-{
+-  do
+-  {
+-    SKIP_HEADER(3)
+-    HASH_ZIP_CALC;
+-    curMatch = p->hash[hashValue];
+-    p->hash[hashValue] = p->pos;
+-    SKIP_FOOTER
+-  }
+-  while (--num != 0);
+-}
+-
+-static void Bt3_MatchFinder_Skip(CMatchFinder *p, UInt32 num)
+-{
+-  do
+-  {
+-    UInt32 hash2Value;
+-    SKIP_HEADER(3)
+-    HASH3_CALC;
+-    curMatch = p->hash[kFix3HashSize + hashValue];
+-    p->hash[hash2Value] =
+-    p->hash[kFix3HashSize + hashValue] = p->pos;
+-    SKIP_FOOTER
+-  }
+-  while (--num != 0);
+-}
+-
+ static void Bt4_MatchFinder_Skip(CMatchFinder *p, UInt32 num)
+ {
+   do
+@@ -701,61 +511,12 @@ static void Bt4_MatchFinder_Skip(CMatchF
+   while (--num != 0);
+ }
+ 
+-static void Hc4_MatchFinder_Skip(CMatchFinder *p, UInt32 num)
+-{
+-  do
+-  {
+-    UInt32 hash2Value, hash3Value;
+-    SKIP_HEADER(4)
+-    HASH4_CALC;
+-    curMatch = p->hash[kFix4HashSize + hashValue];
+-    p->hash[                hash2Value] =
+-    p->hash[kFix3HashSize + hash3Value] =
+-    p->hash[kFix4HashSize + hashValue] = p->pos;
+-    p->son[p->cyclicBufferPos] = curMatch;
+-    MOVE_POS
+-  }
+-  while (--num != 0);
+-}
+-
+-void Hc3Zip_MatchFinder_Skip(CMatchFinder *p, UInt32 num)
+-{
+-  do
+-  {
+-    SKIP_HEADER(3)
+-    HASH_ZIP_CALC;
+-    curMatch = p->hash[hashValue];
+-    p->hash[hashValue] = p->pos;
+-    p->son[p->cyclicBufferPos] = curMatch;
+-    MOVE_POS
+-  }
+-  while (--num != 0);
+-}
+-
+ void MatchFinder_CreateVTable(CMatchFinder *p, IMatchFinder *vTable)
+ {
+   vTable->Init = (Mf_Init_Func)MatchFinder_Init;
+   vTable->GetIndexByte = (Mf_GetIndexByte_Func)MatchFinder_GetIndexByte;
+   vTable->GetNumAvailableBytes = (Mf_GetNumAvailableBytes_Func)MatchFinder_GetNumAvailableBytes;
+   vTable->GetPointerToCurrentPos = (Mf_GetPointerToCurrentPos_Func)MatchFinder_GetPointerToCurrentPos;
+-  if (!p->btMode)
+-  {
+-    vTable->GetMatches = (Mf_GetMatches_Func)Hc4_MatchFinder_GetMatches;
+-    vTable->Skip = (Mf_Skip_Func)Hc4_MatchFinder_Skip;
+-  }
+-  else if (p->numHashBytes == 2)
+-  {
+-    vTable->GetMatches = (Mf_GetMatches_Func)Bt2_MatchFinder_GetMatches;
+-    vTable->Skip = (Mf_Skip_Func)Bt2_MatchFinder_Skip;
+-  }
+-  else if (p->numHashBytes == 3)
+-  {
+-    vTable->GetMatches = (Mf_GetMatches_Func)Bt3_MatchFinder_GetMatches;
+-    vTable->Skip = (Mf_Skip_Func)Bt3_MatchFinder_Skip;
+-  }
+-  else
+-  {
+-    vTable->GetMatches = (Mf_GetMatches_Func)Bt4_MatchFinder_GetMatches;
+-    vTable->Skip = (Mf_Skip_Func)Bt4_MatchFinder_Skip;
+-  }
++  vTable->GetMatches = (Mf_GetMatches_Func)Bt4_MatchFinder_GetMatches;
++  vTable->Skip = (Mf_Skip_Func)Bt4_MatchFinder_Skip;
+ }
diff --git a/target/linux/generic/patches-4.0/532-jffs2_eofdetect.patch b/target/linux/generic/patches-4.0/532-jffs2_eofdetect.patch
new file mode 100644
index 0000000..9cbe183
--- /dev/null
+++ b/target/linux/generic/patches-4.0/532-jffs2_eofdetect.patch
@@ -0,0 +1,56 @@
+--- a/fs/jffs2/build.c
++++ b/fs/jffs2/build.c
+@@ -114,6 +114,16 @@ static int jffs2_build_filesystem(struct
+ 	dbg_fsbuild("scanned flash completely\n");
+ 	jffs2_dbg_dump_block_lists_nolock(c);
+ 
++	if (c->flags & (1 << 7)) {
++		printk("%s(): unlocking the mtd device... ", __func__);
++		mtd_unlock(c->mtd, 0, c->mtd->size);
++		printk("done.\n");
++
++		printk("%s(): erasing all blocks after the end marker... ", __func__);
++		jffs2_erase_pending_blocks(c, -1);
++		printk("done.\n");
++	}
++
+ 	dbg_fsbuild("pass 1 starting\n");
+ 	c->flags |= JFFS2_SB_FLAG_BUILDING;
+ 	/* Now scan the directory tree, increasing nlink according to every dirent found. */
+--- a/fs/jffs2/scan.c
++++ b/fs/jffs2/scan.c
+@@ -148,8 +148,14 @@ int jffs2_scan_medium(struct jffs2_sb_in
+ 		/* reset summary info for next eraseblock scan */
+ 		jffs2_sum_reset_collected(s);
+ 
+-		ret = jffs2_scan_eraseblock(c, jeb, buf_size?flashbuf:(flashbuf+jeb->offset),
+-						buf_size, s);
++		if (c->flags & (1 << 7)) {
++			if (mtd_block_isbad(c->mtd, jeb->offset))
++				ret = BLK_STATE_BADBLOCK;
++			else
++				ret = BLK_STATE_ALLFF;
++		} else
++			ret = jffs2_scan_eraseblock(c, jeb, buf_size?flashbuf:(flashbuf+jeb->offset),
++							buf_size, s);
+ 
+ 		if (ret < 0)
+ 			goto out;
+@@ -561,6 +567,17 @@ full_scan:
+ 			return err;
+ 	}
+ 
++	if ((buf[0] == 0xde) &&
++		(buf[1] == 0xad) &&
++		(buf[2] == 0xc0) &&
++		(buf[3] == 0xde)) {
++		/* end of filesystem. erase everything after this point */
++		printk("%s(): End of filesystem marker found at 0x%x\n", __func__, jeb->offset);
++		c->flags |= (1 << 7);
++
++		return BLK_STATE_ALLFF;
++	}
++
+ 	/* We temporarily use 'ofs' as a pointer into the buffer/jeb */
+ 	ofs = 0;
+ 	max_ofs = EMPTY_SCAN_SIZE(c->sector_size);
diff --git a/target/linux/generic/patches-4.0/540-crypto-xz-decompression-support.patch b/target/linux/generic/patches-4.0/540-crypto-xz-decompression-support.patch
new file mode 100644
index 0000000..97c5a89
--- /dev/null
+++ b/target/linux/generic/patches-4.0/540-crypto-xz-decompression-support.patch
@@ -0,0 +1,146 @@
+--- a/crypto/Kconfig
++++ b/crypto/Kconfig
+@@ -1446,6 +1446,13 @@ config CRYPTO_LZ4HC
+ 	help
+ 	  This is the LZ4 high compression mode algorithm.
+ 
++config CRYPTO_XZ
++	tristate "XZ compression algorithm"
++	select CRYPTO_ALGAPI
++	select XZ_DEC
++	help
++	  This is the XZ algorithm. Only decompression is supported for now.
++
+ comment "Random Number Generation"
+ 
+ config CRYPTO_ANSI_CPRNG
+--- a/crypto/Makefile
++++ b/crypto/Makefile
+@@ -89,6 +89,7 @@ obj-$(CONFIG_CRYPTO_AUTHENC) += authenc.
+ obj-$(CONFIG_CRYPTO_LZO) += lzo.o
+ obj-$(CONFIG_CRYPTO_LZ4) += lz4.o
+ obj-$(CONFIG_CRYPTO_LZ4HC) += lz4hc.o
++obj-$(CONFIG_CRYPTO_XZ) += xz.o
+ obj-$(CONFIG_CRYPTO_842) += 842.o
+ obj-$(CONFIG_CRYPTO_RNG2) += rng.o
+ obj-$(CONFIG_CRYPTO_RNG2) += krng.o
+--- /dev/null
++++ b/crypto/xz.c
+@@ -0,0 +1,117 @@
++/*
++ * Cryptographic API.
++ *
++ * XZ decompression support.
++ *
++ * Copyright (c) 2012 Gabor Juhos <juhosg@openwrt.org>
++ *
++ * This program is free software; you can redistribute it and/or modify it
++ * under the terms of the GNU General Public License version 2 as published by
++ * the Free Software Foundation.
++ *
++ */
++#include <linux/init.h>
++#include <linux/module.h>
++#include <linux/crypto.h>
++#include <linux/xz.h>
++#include <linux/interrupt.h>
++#include <linux/mm.h>
++#include <linux/net.h>
++
++struct xz_comp_ctx {
++	struct xz_dec	*decomp_state;
++	struct xz_buf	decomp_buf;
++};
++
++static int crypto_xz_decomp_init(struct xz_comp_ctx *ctx)
++{
++	ctx->decomp_state = xz_dec_init(XZ_SINGLE, 0);
++	if (!ctx->decomp_state)
++		return -ENOMEM;
++
++	return 0;
++}
++
++static void crypto_xz_decomp_exit(struct xz_comp_ctx *ctx)
++{
++	xz_dec_end(ctx->decomp_state);
++}
++
++static int crypto_xz_init(struct crypto_tfm *tfm)
++{
++	struct xz_comp_ctx *ctx = crypto_tfm_ctx(tfm);
++
++	return crypto_xz_decomp_init(ctx);
++}
++
++static void crypto_xz_exit(struct crypto_tfm *tfm)
++{
++	struct xz_comp_ctx *ctx = crypto_tfm_ctx(tfm);
++
++	crypto_xz_decomp_exit(ctx);
++}
++
++static int crypto_xz_compress(struct crypto_tfm *tfm, const u8 *src,
++			      unsigned int slen, u8 *dst, unsigned int *dlen)
++{
++	return -EOPNOTSUPP;
++}
++
++static int crypto_xz_decompress(struct crypto_tfm *tfm, const u8 *src,
++				unsigned int slen, u8 *dst, unsigned int *dlen)
++{
++	struct xz_comp_ctx *dctx = crypto_tfm_ctx(tfm);
++	struct xz_buf *xz_buf = &dctx->decomp_buf;
++	int ret;
++
++	memset(xz_buf, '\0', sizeof(struct xz_buf));
++
++	xz_buf->in = (u8 *) src;
++	xz_buf->in_pos = 0;
++	xz_buf->in_size = slen;
++	xz_buf->out = (u8 *) dst;
++	xz_buf->out_pos = 0;
++	xz_buf->out_size = *dlen;
++
++	ret = xz_dec_run(dctx->decomp_state, xz_buf);
++	if (ret != XZ_STREAM_END) {
++		ret = -EINVAL;
++		goto out;
++	}
++
++	*dlen = xz_buf->out_pos;
++	ret = 0;
++
++out:
++	return ret;
++}
++
++static struct crypto_alg crypto_xz_alg = {
++	.cra_name		= "xz",
++	.cra_flags		= CRYPTO_ALG_TYPE_COMPRESS,
++	.cra_ctxsize		= sizeof(struct xz_comp_ctx),
++	.cra_module		= THIS_MODULE,
++	.cra_list		= LIST_HEAD_INIT(crypto_xz_alg.cra_list),
++	.cra_init		= crypto_xz_init,
++	.cra_exit		= crypto_xz_exit,
++	.cra_u			= { .compress = {
++	.coa_compress 		= crypto_xz_compress,
++	.coa_decompress  	= crypto_xz_decompress } }
++};
++
++static int __init crypto_xz_mod_init(void)
++{
++	return crypto_register_alg(&crypto_xz_alg);
++}
++
++static void __exit crypto_xz_mod_exit(void)
++{
++	crypto_unregister_alg(&crypto_xz_alg);
++}
++
++module_init(crypto_xz_mod_init);
++module_exit(crypto_xz_mod_exit);
++
++MODULE_LICENSE("GPL v2");
++MODULE_DESCRIPTION("Crypto XZ decompression support");
++MODULE_AUTHOR("Gabor Juhos <juhosg@openwrt.org>");
diff --git a/target/linux/generic/patches-4.0/541-ubifs-xz-decompression-support.patch b/target/linux/generic/patches-4.0/541-ubifs-xz-decompression-support.patch
new file mode 100644
index 0000000..f85689c
--- /dev/null
+++ b/target/linux/generic/patches-4.0/541-ubifs-xz-decompression-support.patch
@@ -0,0 +1,92 @@
+--- a/fs/ubifs/Kconfig
++++ b/fs/ubifs/Kconfig
+@@ -5,8 +5,10 @@ config UBIFS_FS
+ 	select CRYPTO if UBIFS_FS_ADVANCED_COMPR
+ 	select CRYPTO if UBIFS_FS_LZO
+ 	select CRYPTO if UBIFS_FS_ZLIB
++	select CRYPTO if UBIFS_FS_XZ
+ 	select CRYPTO_LZO if UBIFS_FS_LZO
+ 	select CRYPTO_DEFLATE if UBIFS_FS_ZLIB
++	select CRYPTO_XZ if UBIFS_FS_XZ
+ 	depends on MTD_UBI
+ 	help
+ 	  UBIFS is a file system for flash devices which works on top of UBI.
+@@ -35,3 +37,12 @@ config UBIFS_FS_ZLIB
+ 	default y
+ 	help
+ 	  Zlib compresses better than LZO but it is slower. Say 'Y' if unsure.
++
++config UBIFS_FS_XZ
++	bool "XZ decompression support" if UBIFS_FS_ADVANCED_COMPR
++	depends on UBIFS_FS
++	default y
++	help
++	  XZ compresses better the ZLIB but it is slower..
++	  Say 'Y' if unsure.
++
+--- a/fs/ubifs/compress.c
++++ b/fs/ubifs/compress.c
+@@ -71,6 +71,24 @@ static struct ubifs_compressor zlib_comp
+ };
+ #endif
+ 
++#ifdef CONFIG_UBIFS_FS_XZ
++static DEFINE_MUTEX(xz_enc_mutex);
++static DEFINE_MUTEX(xz_dec_mutex);
++
++static struct ubifs_compressor xz_compr = {
++	.compr_type = UBIFS_COMPR_XZ,
++	.comp_mutex = &xz_enc_mutex,
++	.decomp_mutex = &xz_dec_mutex,
++	.name = "xz",
++	.capi_name = "xz",
++};
++#else
++static struct ubifs_compressor xz_compr = {
++	.compr_type = UBIFS_COMPR_XZ,
++	.name = "xz",
++};
++#endif
++
+ /* All UBIFS compressors */
+ struct ubifs_compressor *ubifs_compressors[UBIFS_COMPR_TYPES_CNT];
+ 
+@@ -232,9 +250,15 @@ int __init ubifs_compressors_init(void)
+ 	if (err)
+ 		goto out_lzo;
+ 
++	err = compr_init(&xz_compr);
++	if (err)
++		goto out_zlib;
++
+ 	ubifs_compressors[UBIFS_COMPR_NONE] = &none_compr;
+ 	return 0;
+ 
++out_zlib:
++	compr_exit(&zlib_compr);
+ out_lzo:
+ 	compr_exit(&lzo_compr);
+ 	return err;
+@@ -247,4 +271,5 @@ void ubifs_compressors_exit(void)
+ {
+ 	compr_exit(&lzo_compr);
+ 	compr_exit(&zlib_compr);
++	compr_exit(&xz_compr);
+ }
+--- a/fs/ubifs/ubifs-media.h
++++ b/fs/ubifs/ubifs-media.h
+@@ -332,12 +332,14 @@ enum {
+  * UBIFS_COMPR_NONE: no compression
+  * UBIFS_COMPR_LZO: LZO compression
+  * UBIFS_COMPR_ZLIB: ZLIB compression
++ * UBIFS_COMPR_XZ: XZ compression
+  * UBIFS_COMPR_TYPES_CNT: count of supported compression types
+  */
+ enum {
+ 	UBIFS_COMPR_NONE,
+ 	UBIFS_COMPR_LZO,
+ 	UBIFS_COMPR_ZLIB,
++	UBIFS_COMPR_XZ,
+ 	UBIFS_COMPR_TYPES_CNT,
+ };
+ 
diff --git a/target/linux/generic/patches-4.0/551-ubifs-fix-default-compression-selection.patch b/target/linux/generic/patches-4.0/551-ubifs-fix-default-compression-selection.patch
new file mode 100644
index 0000000..1b0f307
--- /dev/null
+++ b/target/linux/generic/patches-4.0/551-ubifs-fix-default-compression-selection.patch
@@ -0,0 +1,29 @@
+--- a/fs/ubifs/sb.c
++++ b/fs/ubifs/sb.c
+@@ -63,6 +63,17 @@
+ /* Default time granularity in nanoseconds */
+ #define DEFAULT_TIME_GRAN 1000000000
+ 
++static int get_default_compressor(void)
++{
++	if (ubifs_compr_present(UBIFS_COMPR_LZO))
++		return UBIFS_COMPR_LZO;
++
++	if (ubifs_compr_present(UBIFS_COMPR_ZLIB))
++		return UBIFS_COMPR_ZLIB;
++
++	return UBIFS_COMPR_NONE;
++}
++
+ /**
+  * create_default_filesystem - format empty UBI volume.
+  * @c: UBIFS file-system description object
+@@ -183,7 +194,7 @@ static int create_default_filesystem(str
+ 	if (c->mount_opts.override_compr)
+ 		sup->default_compr = cpu_to_le16(c->mount_opts.compr_type);
+ 	else
+-		sup->default_compr = cpu_to_le16(UBIFS_COMPR_LZO);
++		sup->default_compr = cpu_to_le16(get_default_compressor());
+ 
+ 	generate_random_uuid(sup->uuid);
+ 
diff --git a/target/linux/generic/patches-4.0/600-netfilter_conntrack_flush.patch b/target/linux/generic/patches-4.0/600-netfilter_conntrack_flush.patch
new file mode 100644
index 0000000..bd7a7ff
--- /dev/null
+++ b/target/linux/generic/patches-4.0/600-netfilter_conntrack_flush.patch
@@ -0,0 +1,86 @@
+--- a/net/netfilter/nf_conntrack_standalone.c
++++ b/net/netfilter/nf_conntrack_standalone.c
+@@ -17,6 +17,7 @@
+ #include <linux/percpu.h>
+ #include <linux/netdevice.h>
+ #include <linux/security.h>
++#include <linux/inet.h>
+ #include <net/net_namespace.h>
+ #ifdef CONFIG_SYSCTL
+ #include <linux/sysctl.h>
+@@ -259,10 +260,66 @@ static int ct_open(struct inode *inode,
+ 			sizeof(struct ct_iter_state));
+ }
+ 
++struct kill_request {
++	u16 family;
++	union nf_inet_addr addr;
++};
++
++static int kill_matching(struct nf_conn *i, void *data)
++{
++	struct kill_request *kr = data;
++	struct nf_conntrack_tuple *t1 = &i->tuplehash[IP_CT_DIR_ORIGINAL].tuple;
++	struct nf_conntrack_tuple *t2 = &i->tuplehash[IP_CT_DIR_REPLY].tuple;
++
++	if (!kr->family)
++		return 1;
++
++	if (t1->src.l3num != kr->family)
++		return 0;
++
++	return (nf_inet_addr_cmp(&kr->addr, &t1->src.u3) ||
++	        nf_inet_addr_cmp(&kr->addr, &t1->dst.u3) ||
++	        nf_inet_addr_cmp(&kr->addr, &t2->src.u3) ||
++	        nf_inet_addr_cmp(&kr->addr, &t2->dst.u3));
++}
++
++static ssize_t ct_file_write(struct file *file, const char __user *buf,
++			     size_t count, loff_t *ppos)
++{
++	struct seq_file *seq = file->private_data;
++	struct net *net = seq_file_net(seq);
++	struct kill_request kr = { };
++	char req[INET6_ADDRSTRLEN] = { };
++
++	if (count == 0)
++		return 0;
++
++	if (count >= INET6_ADDRSTRLEN)
++		count = INET6_ADDRSTRLEN - 1;
++
++	if (copy_from_user(req, buf, count))
++		return -EFAULT;
++
++	if (strnchr(req, count, ':')) {
++		kr.family = AF_INET6;
++		if (!in6_pton(req, count, (void *)&kr.addr, '\n', NULL))
++			return -EINVAL;
++	} else if (strnchr(req, count, '.')) {
++		kr.family = AF_INET;
++		if (!in4_pton(req, count, (void *)&kr.addr, '\n', NULL))
++			return -EINVAL;
++	}
++
++	nf_ct_iterate_cleanup(net, kill_matching, &kr, 0, 0);
++
++	return count;
++}
++
+ static const struct file_operations ct_file_ops = {
+ 	.owner   = THIS_MODULE,
+ 	.open    = ct_open,
+ 	.read    = seq_read,
++	.write	 = ct_file_write,
+ 	.llseek  = seq_lseek,
+ 	.release = seq_release_net,
+ };
+@@ -364,7 +421,7 @@ static int nf_conntrack_standalone_init_
+ {
+ 	struct proc_dir_entry *pde;
+ 
+-	pde = proc_create("nf_conntrack", 0440, net->proc_net, &ct_file_ops);
++	pde = proc_create("nf_conntrack", 0660, net->proc_net, &ct_file_ops);
+ 	if (!pde)
+ 		goto out_nf_conntrack;
+ 
diff --git a/target/linux/generic/patches-4.0/610-netfilter_match_bypass_default_checks.patch b/target/linux/generic/patches-4.0/610-netfilter_match_bypass_default_checks.patch
new file mode 100644
index 0000000..358d64b
--- /dev/null
+++ b/target/linux/generic/patches-4.0/610-netfilter_match_bypass_default_checks.patch
@@ -0,0 +1,93 @@
+--- a/include/uapi/linux/netfilter_ipv4/ip_tables.h
++++ b/include/uapi/linux/netfilter_ipv4/ip_tables.h
+@@ -87,6 +87,7 @@ struct ipt_ip {
+ #define IPT_F_FRAG		0x01	/* Set if rule is a fragment rule */
+ #define IPT_F_GOTO		0x02	/* Set if jump is a goto */
+ #define IPT_F_MASK		0x03	/* All possible flag bits mask. */
++#define IPT_F_NO_DEF_MATCH	0x80	/* Internal: no default match rules present */
+ 
+ /* Values for "inv" field in struct ipt_ip. */
+ #define IPT_INV_VIA_IN		0x01	/* Invert the sense of IN IFACE. */
+--- a/net/ipv4/netfilter/ip_tables.c
++++ b/net/ipv4/netfilter/ip_tables.c
+@@ -82,6 +82,9 @@ ip_packet_match(const struct iphdr *ip,
+ 
+ #define FWINV(bool, invflg) ((bool) ^ !!(ipinfo->invflags & (invflg)))
+ 
++	if (ipinfo->flags & IPT_F_NO_DEF_MATCH)
++		return true;
++
+ 	if (FWINV((ip->saddr&ipinfo->smsk.s_addr) != ipinfo->src.s_addr,
+ 		  IPT_INV_SRCIP) ||
+ 	    FWINV((ip->daddr&ipinfo->dmsk.s_addr) != ipinfo->dst.s_addr,
+@@ -135,6 +138,29 @@ ip_packet_match(const struct iphdr *ip,
+ 	return true;
+ }
+ 
++static void
++ip_checkdefault(struct ipt_ip *ip)
++{
++	static const char iface_mask[IFNAMSIZ] = {};
++
++	if (ip->invflags || ip->flags & IPT_F_FRAG)
++		return;
++
++	if (memcmp(ip->iniface_mask, iface_mask, IFNAMSIZ) != 0)
++		return;
++
++	if (memcmp(ip->outiface_mask, iface_mask, IFNAMSIZ) != 0)
++		return;
++
++	if (ip->smsk.s_addr || ip->dmsk.s_addr)
++		return;
++
++	if (ip->proto)
++		return;
++
++	ip->flags |= IPT_F_NO_DEF_MATCH;
++}
++
+ static bool
+ ip_checkentry(const struct ipt_ip *ip)
+ {
+@@ -565,7 +591,7 @@ static void cleanup_match(struct xt_entr
+ }
+ 
+ static int
+-check_entry(const struct ipt_entry *e, const char *name)
++check_entry(struct ipt_entry *e, const char *name)
+ {
+ 	const struct xt_entry_target *t;
+ 
+@@ -574,6 +600,8 @@ check_entry(const struct ipt_entry *e, c
+ 		return -EINVAL;
+ 	}
+ 
++	ip_checkdefault(&e->ip);
++
+ 	if (e->target_offset + sizeof(struct xt_entry_target) >
+ 	    e->next_offset)
+ 		return -EINVAL;
+@@ -935,6 +963,7 @@ copy_entries_to_user(unsigned int total_
+ 	const struct xt_table_info *private = table->private;
+ 	int ret = 0;
+ 	const void *loc_cpu_entry;
++	u8 flags;
+ 
+ 	counters = alloc_counters(table);
+ 	if (IS_ERR(counters))
+@@ -965,6 +994,14 @@ copy_entries_to_user(unsigned int total_
+ 			ret = -EFAULT;
+ 			goto free_counters;
+ 		}
++
++		flags = e->ip.flags & IPT_F_MASK;
++		if (copy_to_user(userptr + off
++				 + offsetof(struct ipt_entry, ip.flags),
++				 &flags, sizeof(flags)) != 0) {
++			ret = -EFAULT;
++			goto free_counters;
++		}
+ 
+ 		for (i = sizeof(struct ipt_entry);
+ 		     i < e->target_offset;
diff --git a/target/linux/generic/patches-4.0/611-netfilter_match_bypass_default_table.patch b/target/linux/generic/patches-4.0/611-netfilter_match_bypass_default_table.patch
new file mode 100644
index 0000000..ef993c8
--- /dev/null
+++ b/target/linux/generic/patches-4.0/611-netfilter_match_bypass_default_table.patch
@@ -0,0 +1,94 @@
+--- a/net/ipv4/netfilter/ip_tables.c
++++ b/net/ipv4/netfilter/ip_tables.c
+@@ -310,6 +310,33 @@ struct ipt_entry *ipt_next_entry(const s
+ 	return (void *)entry + entry->next_offset;
+ }
+ 
++static bool
++ipt_handle_default_rule(struct ipt_entry *e, unsigned int *verdict)
++{
++	struct xt_entry_target *t;
++	struct xt_standard_target *st;
++
++	if (e->target_offset != sizeof(struct ipt_entry))
++		return false;
++
++	if (!(e->ip.flags & IPT_F_NO_DEF_MATCH))
++		return false;
++
++	t = ipt_get_target(e);
++	if (t->u.kernel.target->target)
++		return false;
++
++	st = (struct xt_standard_target *) t;
++	if (st->verdict == XT_RETURN)
++		return false;
++
++	if (st->verdict >= 0)
++		return false;
++
++	*verdict = (unsigned)(-st->verdict) - 1;
++	return true;
++}
++
+ /* Returns one of the generic firewall policies, like NF_ACCEPT. */
+ unsigned int
+ ipt_do_table(struct sk_buff *skb,
+@@ -331,9 +358,33 @@ ipt_do_table(struct sk_buff *skb,
+ 	unsigned int addend;
+ 
+ 	/* Initialization */
++	IP_NF_ASSERT(table->valid_hooks & (1 << hook));
++	local_bh_disable();
++	private = table->private;
++	cpu        = smp_processor_id();
++	/*
++	 * Ensure we load private-> members after we've fetched the base
++	 * pointer.
++	 */
++	smp_read_barrier_depends();
++	table_base = private->entries[cpu];
++
++	e = get_entry(table_base, private->hook_entry[hook]);
++	if (ipt_handle_default_rule(e, &verdict)) {
++		ADD_COUNTER(e->counters, skb->len, 1);
++		local_bh_enable();
++		return verdict;
++	}
++
+ 	ip = ip_hdr(skb);
+ 	indev = in ? in->name : nulldevname;
+ 	outdev = out ? out->name : nulldevname;
++
++	addend = xt_write_recseq_begin();
++	jumpstack  = (struct ipt_entry **)private->jumpstack[cpu];
++	stackptr   = per_cpu_ptr(private->stackptr, cpu);
++	origptr    = *stackptr;
++
+ 	/* We handle fragments by dealing with the first fragment as
+ 	 * if it was a normal packet.  All other fragments are treated
+ 	 * normally, except that they will NEVER match rules that ask
+@@ -348,23 +399,6 @@ ipt_do_table(struct sk_buff *skb,
+ 	acpar.family  = NFPROTO_IPV4;
+ 	acpar.hooknum = hook;
+ 
+-	IP_NF_ASSERT(table->valid_hooks & (1 << hook));
+-	local_bh_disable();
+-	addend = xt_write_recseq_begin();
+-	private = table->private;
+-	cpu        = smp_processor_id();
+-	/*
+-	 * Ensure we load private-> members after we've fetched the base
+-	 * pointer.
+-	 */
+-	smp_read_barrier_depends();
+-	table_base = private->entries[cpu];
+-	jumpstack  = (struct ipt_entry **)private->jumpstack[cpu];
+-	stackptr   = per_cpu_ptr(private->stackptr, cpu);
+-	origptr    = *stackptr;
+-
+-	e = get_entry(table_base, private->hook_entry[hook]);
+-
+ 	pr_debug("Entering %s(hook %u); sp at %u (UF %p)\n",
+ 		 table->name, hook, origptr,
+ 		 get_entry(table_base, private->underflow[hook]));
diff --git a/target/linux/generic/patches-4.0/612-netfilter_match_reduce_memory_access.patch b/target/linux/generic/patches-4.0/612-netfilter_match_reduce_memory_access.patch
new file mode 100644
index 0000000..72172d8
--- /dev/null
+++ b/target/linux/generic/patches-4.0/612-netfilter_match_reduce_memory_access.patch
@@ -0,0 +1,16 @@
+--- a/net/ipv4/netfilter/ip_tables.c
++++ b/net/ipv4/netfilter/ip_tables.c
+@@ -85,9 +85,11 @@ ip_packet_match(const struct iphdr *ip,
+ 	if (ipinfo->flags & IPT_F_NO_DEF_MATCH)
+ 		return true;
+ 
+-	if (FWINV((ip->saddr&ipinfo->smsk.s_addr) != ipinfo->src.s_addr,
++	if (FWINV(ipinfo->smsk.s_addr &&
++		  (ip->saddr&ipinfo->smsk.s_addr) != ipinfo->src.s_addr,
+ 		  IPT_INV_SRCIP) ||
+-	    FWINV((ip->daddr&ipinfo->dmsk.s_addr) != ipinfo->dst.s_addr,
++	    FWINV(ipinfo->dmsk.s_addr &&
++		  (ip->daddr&ipinfo->dmsk.s_addr) != ipinfo->dst.s_addr,
+ 		  IPT_INV_DSTIP)) {
+ 		dprintf("Source or dest mismatch.\n");
+ 
diff --git a/target/linux/generic/patches-4.0/613-netfilter_optional_tcp_window_check.patch b/target/linux/generic/patches-4.0/613-netfilter_optional_tcp_window_check.patch
new file mode 100644
index 0000000..1d3b37c
--- /dev/null
+++ b/target/linux/generic/patches-4.0/613-netfilter_optional_tcp_window_check.patch
@@ -0,0 +1,36 @@
+--- a/net/netfilter/nf_conntrack_proto_tcp.c
++++ b/net/netfilter/nf_conntrack_proto_tcp.c
+@@ -33,6 +33,9 @@
+ #include <net/netfilter/ipv4/nf_conntrack_ipv4.h>
+ #include <net/netfilter/ipv6/nf_conntrack_ipv6.h>
+ 
++/* Do not check the TCP window for incoming packets  */
++static int nf_ct_tcp_no_window_check __read_mostly = 1;
++
+ /* "Be conservative in what you do,
+     be liberal in what you accept from others."
+     If it's non-zero, we mark only out of window RST segments as INVALID. */
+@@ -515,6 +518,9 @@ static bool tcp_in_window(const struct n
+ 	s32 receiver_offset;
+ 	bool res, in_recv_win;
+ 
++	if (nf_ct_tcp_no_window_check)
++		return true;
++
+ 	/*
+ 	 * Get the required data from the packet.
+ 	 */
+@@ -1452,6 +1458,13 @@ static struct ctl_table tcp_sysctl_table
+ 		.mode		= 0644,
+ 		.proc_handler	= proc_dointvec,
+ 	},
++	{
++		.procname       = "nf_conntrack_tcp_no_window_check",
++		.data           = &nf_ct_tcp_no_window_check,
++		.maxlen         = sizeof(unsigned int),
++		.mode           = 0644,
++		.proc_handler   = proc_dointvec,
++	},
+ 	{ }
+ };
+ 
diff --git a/target/linux/generic/patches-4.0/615-netfilter_add_xt_id_match.patch b/target/linux/generic/patches-4.0/615-netfilter_add_xt_id_match.patch
new file mode 100644
index 0000000..50607ca
--- /dev/null
+++ b/target/linux/generic/patches-4.0/615-netfilter_add_xt_id_match.patch
@@ -0,0 +1,95 @@
+--- a/include/uapi/linux/netfilter/Kbuild
++++ b/include/uapi/linux/netfilter/Kbuild
+@@ -55,6 +55,7 @@ header-y += xt_ecn.h
+ header-y += xt_esp.h
+ header-y += xt_hashlimit.h
+ header-y += xt_helper.h
++header-y += xt_id.h
+ header-y += xt_ipcomp.h
+ header-y += xt_iprange.h
+ header-y += xt_ipvs.h
+--- /dev/null
++++ b/include/uapi/linux/netfilter/xt_id.h
+@@ -0,0 +1,8 @@
++#ifndef _XT_ID_H
++#define _XT_ID_H
++
++struct xt_id_info {
++	u32 id;
++};
++
++#endif /* XT_ID_H */
+--- a/net/netfilter/Kconfig
++++ b/net/netfilter/Kconfig
+@@ -1174,6 +1174,13 @@ config NETFILTER_XT_MATCH_IPCOMP
+ 
+ 	  To compile it as a module, choose M here.  If unsure, say N.
+ 
++config NETFILTER_XT_MATCH_ID
++	tristate '"id" match support'
++	depends on NETFILTER_ADVANCED
++	---help---
++	This option adds a `id' dummy-match, which allows you to put
++	numeric IDs into your iptables ruleset.
++
+ config NETFILTER_XT_MATCH_IPRANGE
+ 	tristate '"iprange" address range match support'
+ 	depends on NETFILTER_ADVANCED
+--- a/net/netfilter/Makefile
++++ b/net/netfilter/Makefile
+@@ -145,6 +145,7 @@ obj-$(CONFIG_NETFILTER_XT_MATCH_ESP) +=
+ obj-$(CONFIG_NETFILTER_XT_MATCH_HASHLIMIT) += xt_hashlimit.o
+ obj-$(CONFIG_NETFILTER_XT_MATCH_HELPER) += xt_helper.o
+ obj-$(CONFIG_NETFILTER_XT_MATCH_HL) += xt_hl.o
++obj-$(CONFIG_NETFILTER_XT_MATCH_ID) += xt_id.o
+ obj-$(CONFIG_NETFILTER_XT_MATCH_IPCOMP) += xt_ipcomp.o
+ obj-$(CONFIG_NETFILTER_XT_MATCH_IPRANGE) += xt_iprange.o
+ obj-$(CONFIG_NETFILTER_XT_MATCH_IPVS) += xt_ipvs.o
+--- /dev/null
++++ b/net/netfilter/xt_id.c
+@@ -0,0 +1,45 @@
++/*
++ * Implements a dummy match to allow attaching IDs to rules
++ *
++ * 2014-08-01 Jo-Philipp Wich <jow@openwrt.org>
++ */
++
++#include <linux/module.h>
++#include <linux/skbuff.h>
++#include <linux/netfilter/x_tables.h>
++#include <linux/netfilter/xt_id.h>
++
++MODULE_AUTHOR("Jo-Philipp Wich <jow@openwrt.org>");
++MODULE_DESCRIPTION("Xtables: No-op match which can be tagged with a 32bit ID");
++MODULE_LICENSE("GPL");
++MODULE_ALIAS("ipt_id");
++MODULE_ALIAS("ip6t_id");
++
++static bool
++id_mt(const struct sk_buff *skb, struct xt_action_param *par)
++{
++	/* We always match */
++	return true;
++}
++
++static struct xt_match id_mt_reg __read_mostly = {
++	.name      = "id",
++	.revision  = 0,
++	.family    = NFPROTO_UNSPEC,
++	.match     = id_mt,
++	.matchsize = sizeof(struct xt_id_info),
++	.me        = THIS_MODULE,
++};
++
++static int __init id_mt_init(void)
++{
++	return xt_register_match(&id_mt_reg);
++}
++
++static void __exit id_mt_exit(void)
++{
++	xt_unregister_match(&id_mt_reg);
++}
++
++module_init(id_mt_init);
++module_exit(id_mt_exit);
diff --git a/target/linux/generic/patches-4.0/616-net_optimize_xfrm_calls.patch b/target/linux/generic/patches-4.0/616-net_optimize_xfrm_calls.patch
new file mode 100644
index 0000000..2a64d54
--- /dev/null
+++ b/target/linux/generic/patches-4.0/616-net_optimize_xfrm_calls.patch
@@ -0,0 +1,12 @@
+--- a/net/netfilter/nf_nat_core.c
++++ b/net/netfilter/nf_nat_core.c
+@@ -90,6 +90,9 @@ int nf_xfrm_me_harder(struct sk_buff *sk
+ 	struct dst_entry *dst;
+ 	int err;
+ 
++	if (skb->dev && !dev_net(skb->dev)->xfrm.policy_count[XFRM_POLICY_OUT])
++		return 0;
++
+ 	err = xfrm_decode_session(skb, &fl, family);
+ 	if (err < 0)
+ 		return err;
diff --git a/target/linux/generic/patches-4.0/620-sched_esfq.patch b/target/linux/generic/patches-4.0/620-sched_esfq.patch
new file mode 100644
index 0000000..e1b473b
--- /dev/null
+++ b/target/linux/generic/patches-4.0/620-sched_esfq.patch
@@ -0,0 +1,791 @@
+--- a/include/uapi/linux/pkt_sched.h
++++ b/include/uapi/linux/pkt_sched.h
+@@ -226,6 +226,33 @@ struct tc_sfq_xstats {
+ 	__s32		allot;
+ };
+ 
++/* ESFQ section */
++
++enum
++{
++        /* traditional */
++	TCA_SFQ_HASH_CLASSIC,
++	TCA_SFQ_HASH_DST,
++	TCA_SFQ_HASH_SRC,
++	TCA_SFQ_HASH_FWMARK,
++	/* conntrack */
++	TCA_SFQ_HASH_CTORIGDST,
++	TCA_SFQ_HASH_CTORIGSRC,
++	TCA_SFQ_HASH_CTREPLDST,
++	TCA_SFQ_HASH_CTREPLSRC,
++	TCA_SFQ_HASH_CTNATCHG,
++};
++
++struct tc_esfq_qopt
++{
++	unsigned	quantum;	/* Bytes per round allocated to flow */
++	int		perturb_period;	/* Period of hash perturbation */
++	__u32		limit;		/* Maximal packets in queue */
++	unsigned	divisor;	/* Hash divisor  */
++	unsigned	flows;		/* Maximal number of flows  */
++	unsigned	hash_kind;	/* Hash function to use for flow identification */
++};
++
+ /* RED section */
+ 
+ enum {
+--- a/net/sched/Kconfig
++++ b/net/sched/Kconfig
+@@ -149,6 +149,37 @@ config NET_SCH_SFQ
+ 	  To compile this code as a module, choose M here: the
+ 	  module will be called sch_sfq.
+ 
++config NET_SCH_ESFQ
++	tristate "Enhanced Stochastic Fairness Queueing (ESFQ)"
++	---help---
++	  Say Y here if you want to use the Enhanced Stochastic Fairness
++	  Queueing (ESFQ) packet scheduling algorithm for some of your network
++	  devices or as a leaf discipline for a classful qdisc such as HTB or
++	  CBQ (see the top of <file:net/sched/sch_esfq.c> for details and
++	  references to the SFQ algorithm).
++
++	  This is an enchanced SFQ version which allows you to control some
++	  hardcoded values in the SFQ scheduler.
++
++	  ESFQ also adds control of the hash function used to identify packet
++	  flows. The original SFQ discipline hashes by connection; ESFQ add
++	  several other hashing methods, such as by src IP or by dst IP, which
++	  can be more fair to users in some networking situations.
++
++	  To compile this code as a module, choose M here: the
++	  module will be called sch_esfq.
++
++config NET_SCH_ESFQ_NFCT
++	bool "Connection Tracking Hash Types"
++	depends on NET_SCH_ESFQ && NF_CONNTRACK
++	---help---
++	  Say Y here to enable support for hashing based on netfilter connection
++	  tracking information. This is useful for a router that is also using
++	  NAT to connect privately-addressed hosts to the Internet. If you want
++	  to provide fair distribution of upstream bandwidth, ESFQ must use
++	  connection tracking information, since all outgoing packets will share
++	  the same source address.
++
+ config NET_SCH_TEQL
+ 	tristate "True Link Equalizer (TEQL)"
+ 	---help---
+--- a/net/sched/Makefile
++++ b/net/sched/Makefile
+@@ -29,6 +29,7 @@ obj-$(CONFIG_NET_SCH_INGRESS)	+= sch_ing
+ obj-$(CONFIG_NET_SCH_DSMARK)	+= sch_dsmark.o
+ obj-$(CONFIG_NET_SCH_SFB)	+= sch_sfb.o
+ obj-$(CONFIG_NET_SCH_SFQ)	+= sch_sfq.o
++obj-$(CONFIG_NET_SCH_ESFQ)	+= sch_esfq.o
+ obj-$(CONFIG_NET_SCH_TBF)	+= sch_tbf.o
+ obj-$(CONFIG_NET_SCH_TEQL)	+= sch_teql.o
+ obj-$(CONFIG_NET_SCH_PRIO)	+= sch_prio.o
+--- /dev/null
++++ b/net/sched/sch_esfq.c
+@@ -0,0 +1,702 @@
++/*
++ * net/sched/sch_esfq.c	Extended Stochastic Fairness Queueing discipline.
++ *
++ *		This program is free software; you can redistribute it and/or
++ *		modify it under the terms of the GNU General Public License
++ *		as published by the Free Software Foundation; either version
++ *		2 of the License, or (at your option) any later version.
++ *
++ * Authors:	Alexey Kuznetsov, <kuznet@ms2.inr.ac.ru>
++ *
++ * Changes:	Alexander Atanasov, <alex@ssi.bg>
++ *		Added dynamic depth,limit,divisor,hash_kind options.
++ *		Added dst and src hashes.
++ *
++ * 		Alexander Clouter, <alex@digriz.org.uk>
++ *		Ported ESFQ to Linux 2.6.
++ *
++ * 		Corey Hickey, <bugfood-c@fatooh.org>
++ *		Maintenance of the Linux 2.6 port.
++ *		Added fwmark hash (thanks to Robert Kurjata).
++ *		Added usage of jhash.
++ *		Added conntrack support.
++ *		Added ctnatchg hash (thanks to Ben Pfountz).
++ */
++
++#include <linux/module.h>
++#include <asm/uaccess.h>
++#include <linux/bitops.h>
++#include <linux/types.h>
++#include <linux/kernel.h>
++#include <linux/jiffies.h>
++#include <linux/string.h>
++#include <linux/mm.h>
++#include <linux/socket.h>
++#include <linux/sockios.h>
++#include <linux/in.h>
++#include <linux/errno.h>
++#include <linux/interrupt.h>
++#include <linux/if_ether.h>
++#include <linux/inet.h>
++#include <linux/netdevice.h>
++#include <linux/etherdevice.h>
++#include <linux/notifier.h>
++#include <linux/init.h>
++#include <net/ip.h>
++#include <net/netlink.h>
++#include <linux/ipv6.h>
++#include <net/route.h>
++#include <linux/skbuff.h>
++#include <net/sock.h>
++#include <net/pkt_sched.h>
++#include <linux/jhash.h>
++#ifdef CONFIG_NET_SCH_ESFQ_NFCT
++#include <net/netfilter/nf_conntrack.h>
++#endif
++
++/*	Stochastic Fairness Queuing algorithm.
++	For more comments look at sch_sfq.c.
++	The difference is that you can change limit, depth,
++	hash table size and choose alternate hash types.
++
++	classic:	same as in sch_sfq.c
++	dst:		destination IP address
++	src:		source IP address
++	fwmark:		netfilter mark value
++	ctorigdst:	original destination IP address
++	ctorigsrc:	original source IP address
++	ctrepldst:	reply destination IP address
++	ctreplsrc:	reply source IP
++
++*/
++
++#define ESFQ_HEAD 0
++#define ESFQ_TAIL 1
++
++/* This type should contain at least SFQ_DEPTH*2 values */
++typedef unsigned int esfq_index;
++
++struct esfq_head
++{
++	esfq_index	next;
++	esfq_index	prev;
++};
++
++struct esfq_sched_data
++{
++/* Parameters */
++	int		perturb_period;
++	unsigned	quantum;	/* Allotment per round: MUST BE >= MTU */
++	int		limit;
++	unsigned	depth;
++	unsigned	hash_divisor;
++	unsigned	hash_kind;
++/* Variables */
++	struct timer_list perturb_timer;
++	int		perturbation;
++	esfq_index	tail;		/* Index of current slot in round */
++	esfq_index	max_depth;	/* Maximal depth */
++
++	esfq_index	*ht;			/* Hash table */
++	esfq_index	*next;			/* Active slots link */
++	short		*allot;			/* Current allotment per slot */
++	unsigned short	*hash;			/* Hash value indexed by slots */
++	struct sk_buff_head	*qs;		/* Slot queue */
++	struct esfq_head	*dep;		/* Linked list of slots, indexed by depth */
++};
++
++/* This contains the info we will hash. */
++struct esfq_packet_info
++{
++	u32	proto;		/* protocol or port */
++	u32	src;		/* source from packet header */
++	u32	dst;		/* destination from packet header */
++	u32	ctorigsrc;	/* original source from conntrack */
++	u32	ctorigdst;	/* original destination from conntrack */
++	u32	ctreplsrc;	/* reply source from conntrack */
++	u32	ctrepldst;	/* reply destination from conntrack */
++	u32	mark;		/* netfilter mark (fwmark) */
++};
++
++static __inline__ unsigned esfq_jhash_1word(struct esfq_sched_data *q,u32 a)
++{
++	return jhash_1word(a, q->perturbation) & (q->hash_divisor-1);
++}
++
++static __inline__ unsigned esfq_jhash_2words(struct esfq_sched_data *q, u32 a, u32 b)
++{
++	return jhash_2words(a, b, q->perturbation) & (q->hash_divisor-1);
++}
++
++static __inline__ unsigned esfq_jhash_3words(struct esfq_sched_data *q, u32 a, u32 b, u32 c)
++{
++	return jhash_3words(a, b, c, q->perturbation) & (q->hash_divisor-1);
++}
++
++static unsigned esfq_hash(struct esfq_sched_data *q, struct sk_buff *skb)
++{
++	struct esfq_packet_info info;
++#ifdef CONFIG_NET_SCH_ESFQ_NFCT
++	enum ip_conntrack_info ctinfo;
++	struct nf_conn *ct = nf_ct_get(skb, &ctinfo);
++#endif
++
++	switch (skb->protocol) {
++	case __constant_htons(ETH_P_IP):
++	{
++		struct iphdr *iph = ip_hdr(skb);
++		info.dst = iph->daddr;
++		info.src = iph->saddr;
++		if (!(iph->frag_off&htons(IP_MF|IP_OFFSET)) &&
++		    (iph->protocol == IPPROTO_TCP ||
++		     iph->protocol == IPPROTO_UDP ||
++		     iph->protocol == IPPROTO_SCTP ||
++		     iph->protocol == IPPROTO_DCCP ||
++		     iph->protocol == IPPROTO_ESP))
++			info.proto = *(((u32*)iph) + iph->ihl);
++		else
++			info.proto = iph->protocol;
++		break;
++	}
++	case __constant_htons(ETH_P_IPV6):
++	{
++		struct ipv6hdr *iph = ipv6_hdr(skb);
++		/* Hash ipv6 addresses into a u32. This isn't ideal,
++		 * but the code is simple. */
++		info.dst = jhash2(iph->daddr.s6_addr32, 4, q->perturbation);
++		info.src = jhash2(iph->saddr.s6_addr32, 4, q->perturbation);
++		if (iph->nexthdr == IPPROTO_TCP ||
++		    iph->nexthdr == IPPROTO_UDP ||
++		    iph->nexthdr == IPPROTO_SCTP ||
++		    iph->nexthdr == IPPROTO_DCCP ||
++		    iph->nexthdr == IPPROTO_ESP)
++			info.proto = *(u32*)&iph[1];
++		else
++			info.proto = iph->nexthdr;
++		break;
++	}
++	default:
++		info.dst   = (u32)(unsigned long)skb_dst(skb);
++		info.src   = (u32)(unsigned long)skb->sk;
++		info.proto = skb->protocol;
++	}
++
++	info.mark = skb->mark;
++
++#ifdef CONFIG_NET_SCH_ESFQ_NFCT
++	/* defaults if there is no conntrack info */
++	info.ctorigsrc = info.src;
++	info.ctorigdst = info.dst;
++	info.ctreplsrc = info.dst;
++	info.ctrepldst = info.src;
++	/* collect conntrack info */
++	if (ct && ct != &nf_conntrack_untracked) {
++		if (skb->protocol == __constant_htons(ETH_P_IP)) {
++			info.ctorigsrc = ct->tuplehash[IP_CT_DIR_ORIGINAL].tuple.src.u3.ip;
++			info.ctorigdst = ct->tuplehash[IP_CT_DIR_ORIGINAL].tuple.dst.u3.ip;
++			info.ctreplsrc = ct->tuplehash[IP_CT_DIR_REPLY].tuple.src.u3.ip;
++			info.ctrepldst = ct->tuplehash[IP_CT_DIR_REPLY].tuple.dst.u3.ip;
++		}
++		else if (skb->protocol == __constant_htons(ETH_P_IPV6)) {
++			/* Again, hash ipv6 addresses into a single u32. */
++			info.ctorigsrc = jhash2(ct->tuplehash[IP_CT_DIR_ORIGINAL].tuple.src.u3.ip6, 4, q->perturbation);
++			info.ctorigdst = jhash2(ct->tuplehash[IP_CT_DIR_ORIGINAL].tuple.dst.u3.ip6, 4, q->perturbation);
++			info.ctreplsrc = jhash2(ct->tuplehash[IP_CT_DIR_REPLY].tuple.src.u3.ip6, 4, q->perturbation);
++			info.ctrepldst = jhash2(ct->tuplehash[IP_CT_DIR_REPLY].tuple.dst.u3.ip6, 4, q->perturbation);
++		}
++
++	}
++#endif
++
++	switch(q->hash_kind) {
++	case TCA_SFQ_HASH_CLASSIC:
++		return esfq_jhash_3words(q, info.dst, info.src, info.proto);
++	case TCA_SFQ_HASH_DST:
++		return esfq_jhash_1word(q, info.dst);
++	case TCA_SFQ_HASH_SRC:
++		return esfq_jhash_1word(q, info.src);
++	case TCA_SFQ_HASH_FWMARK:
++		return esfq_jhash_1word(q, info.mark);
++#ifdef CONFIG_NET_SCH_ESFQ_NFCT
++	case TCA_SFQ_HASH_CTORIGDST:
++		return esfq_jhash_1word(q, info.ctorigdst);
++	case TCA_SFQ_HASH_CTORIGSRC:
++		return esfq_jhash_1word(q, info.ctorigsrc);
++	case TCA_SFQ_HASH_CTREPLDST:
++		return esfq_jhash_1word(q, info.ctrepldst);
++	case TCA_SFQ_HASH_CTREPLSRC:
++		return esfq_jhash_1word(q, info.ctreplsrc);
++	case TCA_SFQ_HASH_CTNATCHG:
++	{
++		if (info.ctorigdst == info.ctreplsrc)
++			return esfq_jhash_1word(q, info.ctorigsrc);
++		return esfq_jhash_1word(q, info.ctreplsrc);
++	}
++#endif
++	default:
++		if (net_ratelimit())
++			printk(KERN_WARNING "ESFQ: Unknown hash method. Falling back to classic.\n");
++	}
++	return esfq_jhash_3words(q, info.dst, info.src, info.proto);
++}
++
++static inline void esfq_link(struct esfq_sched_data *q, esfq_index x)
++{
++	esfq_index p, n;
++	int d = q->qs[x].qlen + q->depth;
++
++	p = d;
++	n = q->dep[d].next;
++	q->dep[x].next = n;
++	q->dep[x].prev = p;
++	q->dep[p].next = q->dep[n].prev = x;
++}
++
++static inline void esfq_dec(struct esfq_sched_data *q, esfq_index x)
++{
++	esfq_index p, n;
++
++	n = q->dep[x].next;
++	p = q->dep[x].prev;
++	q->dep[p].next = n;
++	q->dep[n].prev = p;
++
++	if (n == p && q->max_depth == q->qs[x].qlen + 1)
++		q->max_depth--;
++
++	esfq_link(q, x);
++}
++
++static inline void esfq_inc(struct esfq_sched_data *q, esfq_index x)
++{
++	esfq_index p, n;
++	int d;
++
++	n = q->dep[x].next;
++	p = q->dep[x].prev;
++	q->dep[p].next = n;
++	q->dep[n].prev = p;
++	d = q->qs[x].qlen;
++	if (q->max_depth < d)
++		q->max_depth = d;
++
++	esfq_link(q, x);
++}
++
++static unsigned int esfq_drop(struct Qdisc *sch)
++{
++	struct esfq_sched_data *q = qdisc_priv(sch);
++	esfq_index d = q->max_depth;
++	struct sk_buff *skb;
++	unsigned int len;
++
++	/* Queue is full! Find the longest slot and
++	   drop a packet from it */
++
++	if (d > 1) {
++		esfq_index x = q->dep[d+q->depth].next;
++		skb = q->qs[x].prev;
++		len = skb->len;
++		__skb_unlink(skb, &q->qs[x]);
++		kfree_skb(skb);
++		esfq_dec(q, x);
++		sch->q.qlen--;
++		sch->qstats.drops++;
++		sch->qstats.backlog -= len;
++		return len;
++	}
++
++	if (d == 1) {
++		/* It is difficult to believe, but ALL THE SLOTS HAVE LENGTH 1. */
++		d = q->next[q->tail];
++		q->next[q->tail] = q->next[d];
++		q->allot[q->next[d]] += q->quantum;
++		skb = q->qs[d].prev;
++		len = skb->len;
++		__skb_unlink(skb, &q->qs[d]);
++		kfree_skb(skb);
++		esfq_dec(q, d);
++		sch->q.qlen--;
++		q->ht[q->hash[d]] = q->depth;
++		sch->qstats.drops++;
++		sch->qstats.backlog -= len;
++		return len;
++	}
++
++	return 0;
++}
++
++static void esfq_q_enqueue(struct sk_buff *skb, struct esfq_sched_data *q, unsigned int end)
++{
++	unsigned hash = esfq_hash(q, skb);
++	unsigned depth = q->depth;
++	esfq_index x;
++
++	x = q->ht[hash];
++	if (x == depth) {
++		q->ht[hash] = x = q->dep[depth].next;
++		q->hash[x] = hash;
++	}
++
++	if (end == ESFQ_TAIL)
++		__skb_queue_tail(&q->qs[x], skb);
++	else
++		__skb_queue_head(&q->qs[x], skb);
++
++	esfq_inc(q, x);
++	if (q->qs[x].qlen == 1) {		/* The flow is new */
++		if (q->tail == depth) {	/* It is the first flow */
++			q->tail = x;
++			q->next[x] = x;
++			q->allot[x] = q->quantum;
++		} else {
++			q->next[x] = q->next[q->tail];
++			q->next[q->tail] = x;
++			q->tail = x;
++		}
++	}
++}
++
++static int esfq_enqueue(struct sk_buff *skb, struct Qdisc* sch)
++{
++	struct esfq_sched_data *q = qdisc_priv(sch);
++	esfq_q_enqueue(skb, q, ESFQ_TAIL);
++	sch->qstats.backlog += skb->len;
++	if (++sch->q.qlen < q->limit-1) {
++		sch->bstats.bytes += skb->len;
++		sch->bstats.packets++;
++		return 0;
++	}
++
++	sch->qstats.drops++;
++	esfq_drop(sch);
++	return NET_XMIT_CN;
++}
++
++static struct sk_buff *esfq_peek(struct Qdisc* sch)
++{
++	struct esfq_sched_data *q = qdisc_priv(sch);
++	esfq_index a;
++
++	/* No active slots */
++	if (q->tail == q->depth)
++		return NULL;
++
++	a = q->next[q->tail];
++	return skb_peek(&q->qs[a]);
++}
++
++static struct sk_buff *esfq_q_dequeue(struct esfq_sched_data *q)
++{
++	struct sk_buff *skb;
++	unsigned depth = q->depth;
++	esfq_index a, old_a;
++
++	/* No active slots */
++	if (q->tail == depth)
++		return NULL;
++
++	a = old_a = q->next[q->tail];
++
++	/* Grab packet */
++	skb = __skb_dequeue(&q->qs[a]);
++	esfq_dec(q, a);
++
++	/* Is the slot empty? */
++	if (q->qs[a].qlen == 0) {
++		q->ht[q->hash[a]] = depth;
++		a = q->next[a];
++		if (a == old_a) {
++			q->tail = depth;
++			return skb;
++		}
++		q->next[q->tail] = a;
++		q->allot[a] += q->quantum;
++	} else if ((q->allot[a] -= skb->len) <= 0) {
++		q->tail = a;
++		a = q->next[a];
++		q->allot[a] += q->quantum;
++	}
++
++	return skb;
++}
++
++static struct sk_buff *esfq_dequeue(struct Qdisc* sch)
++{
++	struct esfq_sched_data *q = qdisc_priv(sch);
++	struct sk_buff *skb;
++
++	skb = esfq_q_dequeue(q);
++	if (skb == NULL)
++		return NULL;
++	sch->q.qlen--;
++	sch->qstats.backlog -= skb->len;
++	return skb;
++}
++
++static void esfq_q_destroy(struct esfq_sched_data *q)
++{
++	del_timer(&q->perturb_timer);
++	if(q->ht)
++		kfree(q->ht);
++	if(q->dep)
++		kfree(q->dep);
++	if(q->next)
++		kfree(q->next);
++	if(q->allot)
++		kfree(q->allot);
++	if(q->hash)
++		kfree(q->hash);
++	if(q->qs)
++		kfree(q->qs);
++}
++
++static void esfq_destroy(struct Qdisc *sch)
++{
++	struct esfq_sched_data *q = qdisc_priv(sch);
++	esfq_q_destroy(q);
++}
++
++
++static void esfq_reset(struct Qdisc* sch)
++{
++	struct sk_buff *skb;
++
++	while ((skb = esfq_dequeue(sch)) != NULL)
++		kfree_skb(skb);
++}
++
++static void esfq_perturbation(unsigned long arg)
++{
++	struct Qdisc *sch = (struct Qdisc*)arg;
++	struct esfq_sched_data *q = qdisc_priv(sch);
++
++	q->perturbation = prandom_u32()&0x1F;
++
++	if (q->perturb_period) {
++		q->perturb_timer.expires = jiffies + q->perturb_period;
++		add_timer(&q->perturb_timer);
++	}
++}
++
++static unsigned int esfq_check_hash(unsigned int kind)
++{
++	switch (kind) {
++	case TCA_SFQ_HASH_CTORIGDST:
++	case TCA_SFQ_HASH_CTORIGSRC:
++	case TCA_SFQ_HASH_CTREPLDST:
++	case TCA_SFQ_HASH_CTREPLSRC:
++	case TCA_SFQ_HASH_CTNATCHG:
++#ifndef CONFIG_NET_SCH_ESFQ_NFCT
++	{
++		if (net_ratelimit())
++			printk(KERN_WARNING "ESFQ: Conntrack hash types disabled in kernel config. Falling back to classic.\n");
++		return TCA_SFQ_HASH_CLASSIC;
++	}
++#endif
++	case TCA_SFQ_HASH_CLASSIC:
++	case TCA_SFQ_HASH_DST:
++	case TCA_SFQ_HASH_SRC:
++	case TCA_SFQ_HASH_FWMARK:
++		return kind;
++	default:
++	{
++		if (net_ratelimit())
++			printk(KERN_WARNING "ESFQ: Unknown hash type. Falling back to classic.\n");
++		return TCA_SFQ_HASH_CLASSIC;
++	}
++	}
++}
++
++static int esfq_q_init(struct esfq_sched_data *q, struct nlattr *opt)
++{
++	struct tc_esfq_qopt *ctl = nla_data(opt);
++	esfq_index p = ~0U/2;
++	int i;
++
++	if (opt && opt->nla_len < nla_attr_size(sizeof(*ctl)))
++		return -EINVAL;
++
++	q->perturbation = 0;
++	q->hash_kind = TCA_SFQ_HASH_CLASSIC;
++	q->max_depth = 0;
++	if (opt == NULL) {
++		q->perturb_period = 0;
++		q->hash_divisor = 1024;
++		q->tail = q->limit = q->depth = 128;
++
++	} else {
++		struct tc_esfq_qopt *ctl = nla_data(opt);
++		if (ctl->quantum)
++			q->quantum = ctl->quantum;
++		q->perturb_period = ctl->perturb_period*HZ;
++		q->hash_divisor = ctl->divisor ? : 1024;
++		q->tail = q->limit = q->depth = ctl->flows ? : 128;
++
++		if ( q->depth > p - 1 )
++			return -EINVAL;
++
++		if (ctl->limit)
++			q->limit = min_t(u32, ctl->limit, q->depth);
++
++		if (ctl->hash_kind) {
++			q->hash_kind = esfq_check_hash(ctl->hash_kind);
++		}
++	}
++
++	q->ht = kmalloc(q->hash_divisor*sizeof(esfq_index), GFP_KERNEL);
++	if (!q->ht)
++		goto err_case;
++	q->dep = kmalloc((1+q->depth*2)*sizeof(struct esfq_head), GFP_KERNEL);
++	if (!q->dep)
++		goto err_case;
++	q->next = kmalloc(q->depth*sizeof(esfq_index), GFP_KERNEL);
++	if (!q->next)
++		goto err_case;
++	q->allot = kmalloc(q->depth*sizeof(short), GFP_KERNEL);
++	if (!q->allot)
++		goto err_case;
++	q->hash = kmalloc(q->depth*sizeof(unsigned short), GFP_KERNEL);
++	if (!q->hash)
++		goto err_case;
++	q->qs = kmalloc(q->depth*sizeof(struct sk_buff_head), GFP_KERNEL);
++	if (!q->qs)
++		goto err_case;
++
++	for (i=0; i< q->hash_divisor; i++)
++		q->ht[i] = q->depth;
++	for (i=0; i<q->depth; i++) {
++		skb_queue_head_init(&q->qs[i]);
++		q->dep[i+q->depth].next = i+q->depth;
++		q->dep[i+q->depth].prev = i+q->depth;
++	}
++
++	for (i=0; i<q->depth; i++)
++		esfq_link(q, i);
++	return 0;
++err_case:
++	esfq_q_destroy(q);
++	return -ENOBUFS;
++}
++
++static int esfq_init(struct Qdisc *sch, struct nlattr *opt)
++{
++	struct esfq_sched_data *q = qdisc_priv(sch);
++	int err;
++
++	q->quantum = psched_mtu(qdisc_dev(sch)); /* default */
++	if ((err = esfq_q_init(q, opt)))
++		return err;
++
++	init_timer(&q->perturb_timer);
++	q->perturb_timer.data = (unsigned long)sch;
++	q->perturb_timer.function = esfq_perturbation;
++	if (q->perturb_period) {
++		q->perturb_timer.expires = jiffies + q->perturb_period;
++		add_timer(&q->perturb_timer);
++	}
++
++	return 0;
++}
++
++static int esfq_change(struct Qdisc *sch, struct nlattr *opt)
++{
++	struct esfq_sched_data *q = qdisc_priv(sch);
++	struct esfq_sched_data new;
++	struct sk_buff *skb;
++	int err;
++
++	/* set up new queue */
++	memset(&new, 0, sizeof(struct esfq_sched_data));
++	new.quantum = psched_mtu(qdisc_dev(sch)); /* default */
++	if ((err = esfq_q_init(&new, opt)))
++		return err;
++
++	/* copy all packets from the old queue to the new queue */
++	sch_tree_lock(sch);
++	while ((skb = esfq_q_dequeue(q)) != NULL)
++		esfq_q_enqueue(skb, &new, ESFQ_TAIL);
++
++	/* clean up the old queue */
++	esfq_q_destroy(q);
++
++	/* copy elements of the new queue into the old queue */
++	q->perturb_period = new.perturb_period;
++	q->quantum        = new.quantum;
++	q->limit          = new.limit;
++	q->depth          = new.depth;
++	q->hash_divisor   = new.hash_divisor;
++	q->hash_kind      = new.hash_kind;
++	q->tail           = new.tail;
++	q->max_depth      = new.max_depth;
++	q->ht    = new.ht;
++	q->dep   = new.dep;
++	q->next  = new.next;
++	q->allot = new.allot;
++	q->hash  = new.hash;
++	q->qs    = new.qs;
++
++	/* finish up */
++	if (q->perturb_period) {
++		q->perturb_timer.expires = jiffies + q->perturb_period;
++		add_timer(&q->perturb_timer);
++	} else {
++		q->perturbation = 0;
++	}
++	sch_tree_unlock(sch);
++	return 0;
++}
++
++static int esfq_dump(struct Qdisc *sch, struct sk_buff *skb)
++{
++	struct esfq_sched_data *q = qdisc_priv(sch);
++	unsigned char *b = skb_tail_pointer(skb);
++	struct tc_esfq_qopt opt;
++
++	opt.quantum = q->quantum;
++	opt.perturb_period = q->perturb_period/HZ;
++
++	opt.limit = q->limit;
++	opt.divisor = q->hash_divisor;
++	opt.flows = q->depth;
++	opt.hash_kind = q->hash_kind;
++
++	if (nla_put(skb, TCA_OPTIONS, sizeof(opt), &opt))
++		goto nla_put_failure;
++
++	return skb->len;
++
++nla_put_failure:
++	nlmsg_trim(skb, b);
++	return -1;
++}
++
++static struct Qdisc_ops esfq_qdisc_ops =
++{
++	.next		=	NULL,
++	.cl_ops		=	NULL,
++	.id		=	"esfq",
++	.priv_size	=	sizeof(struct esfq_sched_data),
++	.enqueue	=	esfq_enqueue,
++	.dequeue	=	esfq_dequeue,
++	.peek		=	esfq_peek,
++	.drop		=	esfq_drop,
++	.init		=	esfq_init,
++	.reset		=	esfq_reset,
++	.destroy	=	esfq_destroy,
++	.change		=	esfq_change,
++	.dump		=	esfq_dump,
++	.owner		=	THIS_MODULE,
++};
++
++static int __init esfq_module_init(void)
++{
++	return register_qdisc(&esfq_qdisc_ops);
++}
++static void __exit esfq_module_exit(void)
++{
++	unregister_qdisc(&esfq_qdisc_ops);
++}
++module_init(esfq_module_init)
++module_exit(esfq_module_exit)
++MODULE_LICENSE("GPL");
diff --git a/target/linux/generic/patches-4.0/630-packet_socket_type.patch b/target/linux/generic/patches-4.0/630-packet_socket_type.patch
new file mode 100644
index 0000000..3a39f2a
--- /dev/null
+++ b/target/linux/generic/patches-4.0/630-packet_socket_type.patch
@@ -0,0 +1,134 @@
+This patch allows the user to specify desired packet types (outgoing,
+broadcast, unicast, etc.) on packet sockets via setsockopt.
+This can reduce the load in situations where only a limited number
+of packet types are necessary
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+
+--- a/include/uapi/linux/if_packet.h
++++ b/include/uapi/linux/if_packet.h
+@@ -31,6 +31,8 @@ struct sockaddr_ll {
+ #define PACKET_KERNEL		7		/* To kernel space	*/
+ /* Unused, PACKET_FASTROUTE and PACKET_LOOPBACK are invisible to user space */
+ #define PACKET_FASTROUTE	6		/* Fastrouted frame	*/
++#define PACKET_MASK_ANY		0xffffffff	/* mask for packet type bits */
++
+ 
+ /* Packet socket options */
+ 
+@@ -54,6 +56,7 @@ struct sockaddr_ll {
+ #define PACKET_FANOUT			18
+ #define PACKET_TX_HAS_OFF		19
+ #define PACKET_QDISC_BYPASS		20
++#define PACKET_RECV_TYPE		21
+ 
+ #define PACKET_FANOUT_HASH		0
+ #define PACKET_FANOUT_LB		1
+--- a/net/packet/af_packet.c
++++ b/net/packet/af_packet.c
+@@ -1527,6 +1527,7 @@ static int packet_rcv_spkt(struct sk_buf
+ {
+ 	struct sock *sk;
+ 	struct sockaddr_pkt *spkt;
++	struct packet_sock *po;
+ 
+ 	/*
+ 	 *	When we registered the protocol we saved the socket in the data
+@@ -1534,6 +1535,7 @@ static int packet_rcv_spkt(struct sk_buf
+ 	 */
+ 
+ 	sk = pt->af_packet_priv;
++	po = pkt_sk(sk);
+ 
+ 	/*
+ 	 *	Yank back the headers [hope the device set this
+@@ -1546,7 +1548,7 @@ static int packet_rcv_spkt(struct sk_buf
+ 	 *	so that this procedure is noop.
+ 	 */
+ 
+-	if (skb->pkt_type == PACKET_LOOPBACK)
++	if (!(po->pkt_type & (1 << skb->pkt_type)))
+ 		goto out;
+ 
+ 	if (!net_eq(dev_net(dev), sock_net(sk)))
+@@ -1753,12 +1755,12 @@ static int packet_rcv(struct sk_buff *sk
+ 	int skb_len = skb->len;
+ 	unsigned int snaplen, res;
+ 
+-	if (skb->pkt_type == PACKET_LOOPBACK)
+-		goto drop;
+-
+ 	sk = pt->af_packet_priv;
+ 	po = pkt_sk(sk);
+ 
++	if (!(po->pkt_type & (1 << skb->pkt_type)))
++		goto drop;
++
+ 	if (!net_eq(dev_net(dev), sock_net(sk)))
+ 		goto drop;
+ 
+@@ -1878,12 +1880,12 @@ static int tpacket_rcv(struct sk_buff *s
+ 	BUILD_BUG_ON(TPACKET_ALIGN(sizeof(*h.h2)) != 32);
+ 	BUILD_BUG_ON(TPACKET_ALIGN(sizeof(*h.h3)) != 48);
+ 
+-	if (skb->pkt_type == PACKET_LOOPBACK)
+-		goto drop;
+-
+ 	sk = pt->af_packet_priv;
+ 	po = pkt_sk(sk);
+ 
++	if (!(po->pkt_type & (1 << skb->pkt_type)))
++		goto drop;
++
+ 	if (!net_eq(dev_net(dev), sock_net(sk)))
+ 		goto drop;
+ 
+@@ -2839,6 +2841,7 @@ static int packet_create(struct net *net
+ 	spin_lock_init(&po->bind_lock);
+ 	mutex_init(&po->pg_vec_lock);
+ 	po->prot_hook.func = packet_rcv;
++	po->pkt_type = PACKET_MASK_ANY & ~(1 << PACKET_LOOPBACK);
+ 
+ 	if (sock->type == SOCK_PACKET)
+ 		po->prot_hook.func = packet_rcv_spkt;
+@@ -3428,6 +3431,16 @@ packet_setsockopt(struct socket *sock, i
+ 		po->xmit = val ? packet_direct_xmit : dev_queue_xmit;
+ 		return 0;
+ 	}
++        case PACKET_RECV_TYPE:
++        {
++                unsigned int val;
++                if (optlen != sizeof(val))
++                        return -EINVAL;
++                if (copy_from_user(&val, optval, sizeof(val)))
++                        return -EFAULT;
++                po->pkt_type = val & ~BIT(PACKET_LOOPBACK);
++                return 0;
++        }
+ 	default:
+ 		return -ENOPROTOOPT;
+ 	}
+@@ -3479,6 +3492,13 @@ static int packet_getsockopt(struct sock
+ 	case PACKET_VNET_HDR:
+ 		val = po->has_vnet_hdr;
+ 		break;
++	case PACKET_RECV_TYPE:
++		if (len > sizeof(unsigned int))
++			len = sizeof(unsigned int);
++		val = po->pkt_type;
++
++		data = &val;
++		break;
+ 	case PACKET_VERSION:
+ 		val = po->tp_version;
+ 		break;
+--- a/net/packet/internal.h
++++ b/net/packet/internal.h
+@@ -117,6 +117,7 @@ struct packet_sock {
+ 	struct net_device __rcu	*cached_dev;
+ 	int			(*xmit)(struct sk_buff *skb);
+ 	struct packet_type	prot_hook ____cacheline_aligned_in_smp;
++	unsigned int		pkt_type;
+ };
+ 
+ static struct packet_sock *pkt_sk(struct sock *sk)
diff --git a/target/linux/generic/patches-4.0/640-bridge_no_eap_forward.patch b/target/linux/generic/patches-4.0/640-bridge_no_eap_forward.patch
new file mode 100644
index 0000000..fadb645
--- /dev/null
+++ b/target/linux/generic/patches-4.0/640-bridge_no_eap_forward.patch
@@ -0,0 +1,23 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Subject: [PATCH] bridge: no EAP forward
+
+When bridging, do not forward EAP frames to other ports, only deliver
+them locally.
+Fixes WPA authentication issues with multiples APs that are connected to
+each other via bridges.
+---
+--- a/net/bridge/br_input.c
++++ b/net/bridge/br_input.c
+@@ -153,7 +153,11 @@ int br_handle_frame_finish(struct sk_buf
+ 
+ 	dst = NULL;
+ 
+-	if (is_broadcast_ether_addr(dest)) {
++	if (skb->protocol == htons(ETH_P_PAE)) {
++		skb2 = skb;
++		/* Do not forward 802.1x/EAP frames */
++		skb = NULL;
++	} else if (is_broadcast_ether_addr(dest)) {
+ 		if (IS_ENABLED(CONFIG_INET) &&
+ 		    p->flags & BR_PROXYARP &&
+ 		    skb->protocol == htons(ETH_P_ARP))
diff --git a/target/linux/generic/patches-4.0/641-bridge_always_accept_eap.patch b/target/linux/generic/patches-4.0/641-bridge_always_accept_eap.patch
new file mode 100644
index 0000000..16deda4
--- /dev/null
+++ b/target/linux/generic/patches-4.0/641-bridge_always_accept_eap.patch
@@ -0,0 +1,17 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Subject: [PATCH] bridge: always accept EAP
+
+Allow EAP frames to pass through bridges even in learning state. Fixes
+issues with WDS.
+---
+--- a/net/bridge/br_input.c
++++ b/net/bridge/br_input.c
+@@ -140,7 +140,7 @@ int br_handle_frame_finish(struct sk_buf
+ 	    br_multicast_rcv(br, p, skb, vid))
+ 		goto drop;
+ 
+-	if (p->state == BR_STATE_LEARNING)
++	if ((p->state == BR_STATE_LEARNING) && skb->protocol != htons(ETH_P_PAE))
+ 		goto drop;
+ 
+ 	BR_INPUT_SKB_CB(skb)->brdev = br->dev;
diff --git a/target/linux/generic/patches-4.0/642-bridge_port_isolate.patch b/target/linux/generic/patches-4.0/642-bridge_port_isolate.patch
new file mode 100644
index 0000000..aacce56
--- /dev/null
+++ b/target/linux/generic/patches-4.0/642-bridge_port_isolate.patch
@@ -0,0 +1,107 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Subject: [PATCH] bridge: port isolate
+
+Isolating individual bridge ports
+---
+--- a/include/linux/if_bridge.h
++++ b/include/linux/if_bridge.h
+@@ -44,6 +44,7 @@ struct br_ip_list {
+ #define BR_PROMISC		BIT(7)
+ #define BR_PROXYARP		BIT(8)
+ #define BR_LEARNING_SYNC	BIT(9)
++#define BR_ISOLATE_MODE	BIT(10)
+ 
+ extern void brioctl_set(int (*ioctl_hook)(struct net *, unsigned int, void __user *));
+ 
+--- a/net/bridge/br_sysfs_if.c
++++ b/net/bridge/br_sysfs_if.c
+@@ -172,6 +172,22 @@ BRPORT_ATTR_FLAG(learning, BR_LEARNING);
+ BRPORT_ATTR_FLAG(unicast_flood, BR_FLOOD);
+ BRPORT_ATTR_FLAG(proxyarp, BR_PROXYARP);
+ 
++static ssize_t show_isolate_mode(struct net_bridge_port *p, char *buf)
++{
++	int isolate_mode = (p->flags & BR_ISOLATE_MODE) ? 1 : 0;
++	return sprintf(buf, "%d\n", isolate_mode);
++}
++static ssize_t store_isolate_mode(struct net_bridge_port *p, unsigned long v)
++{
++	if (v)
++		p->flags |= BR_ISOLATE_MODE;
++	else
++		p->flags &= ~BR_ISOLATE_MODE;
++	return 0;
++}
++static BRPORT_ATTR(isolate_mode, S_IRUGO | S_IWUSR,
++		   show_isolate_mode, store_isolate_mode);
++
+ #ifdef CONFIG_BRIDGE_IGMP_SNOOPING
+ static ssize_t show_multicast_router(struct net_bridge_port *p, char *buf)
+ {
+@@ -215,6 +231,7 @@ static const struct brport_attribute *br
+ 	&brport_attr_multicast_fast_leave,
+ #endif
+ 	&brport_attr_proxyarp,
++	&brport_attr_isolate_mode,
+ 	NULL
+ };
+ 
+--- a/net/bridge/br_input.c
++++ b/net/bridge/br_input.c
+@@ -181,8 +181,8 @@ int br_handle_frame_finish(struct sk_buf
+ 
+ 		unicast = false;
+ 		br->dev->stats.multicast++;
+-	} else if ((dst = __br_fdb_get(br, dest, vid)) &&
+-			dst->is_local) {
++	} else if ((p->flags & BR_ISOLATE_MODE) ||
++		   ((dst = __br_fdb_get(br, dest, vid)) && dst->is_local)) {
+ 		skb2 = skb;
+ 		/* Do not forward the packet since it's local. */
+ 		skb = NULL;
+--- a/net/bridge/br_forward.c
++++ b/net/bridge/br_forward.c
+@@ -117,7 +117,7 @@ EXPORT_SYMBOL_GPL(br_deliver);
+ /* called with rcu_read_lock */
+ void br_forward(const struct net_bridge_port *to, struct sk_buff *skb, struct sk_buff *skb0)
+ {
+-	if (should_deliver(to, skb)) {
++	if (should_deliver(to, skb) && !(to->flags & BR_ISOLATE_MODE)) {
+ 		if (skb0)
+ 			deliver_clone(to, skb, __br_forward);
+ 		else
+@@ -173,7 +173,7 @@ static void br_flood(struct net_bridge *
+ 		     struct sk_buff *skb0,
+ 		     void (*__packet_hook)(const struct net_bridge_port *p,
+ 					   struct sk_buff *skb),
+-		     bool unicast)
++		     				bool unicast, bool forward)
+ {
+ 	struct net_bridge_port *p;
+ 	struct net_bridge_port *prev;
+@@ -181,6 +181,8 @@ static void br_flood(struct net_bridge *
+ 	prev = NULL;
+ 
+ 	list_for_each_entry_rcu(p, &br->port_list, list) {
++		if (forward && (p->flags & BR_ISOLATE_MODE))
++			continue;
+ 		/* Do not flood unicast traffic to ports that turn it off */
+ 		if (unicast && !(p->flags & BR_FLOOD))
+ 			continue;
+@@ -212,14 +214,14 @@ out:
+ /* called with rcu_read_lock */
+ void br_flood_deliver(struct net_bridge *br, struct sk_buff *skb, bool unicast)
+ {
+-	br_flood(br, skb, NULL, __br_deliver, unicast);
++	br_flood(br, skb, NULL, __br_deliver, unicast, false);
+ }
+ 
+ /* called under bridge lock */
+ void br_flood_forward(struct net_bridge *br, struct sk_buff *skb,
+ 		      struct sk_buff *skb2, bool unicast)
+ {
+-	br_flood(br, skb, skb2, __br_forward, unicast);
++	br_flood(br, skb, skb2, __br_forward, unicast, true);
+ }
+ 
+ #ifdef CONFIG_BRIDGE_IGMP_SNOOPING
diff --git a/target/linux/generic/patches-4.0/643-bridge_remove_ipv6_dependency.patch b/target/linux/generic/patches-4.0/643-bridge_remove_ipv6_dependency.patch
new file mode 100644
index 0000000..6842d97
--- /dev/null
+++ b/target/linux/generic/patches-4.0/643-bridge_remove_ipv6_dependency.patch
@@ -0,0 +1,123 @@
+From: Jonas Gorski <jonas.gorski+openwrt@gmail.com>
+Subject: [PATCH] bridge: remove IPv6 depependency of bridge in 2.6.38+
+
+Since 2.6.38 the bridge module has a dependency to IPv6 if IPv6 is
+enabled. Since the IPv6 module isn't exactly lightweight and bridge also
+only needs a single function from IPv6, it's rather easy to create a
+common "lib" module with a RCU pointer to the actual implementation, if
+the IPv6 module is loaded (although slightly hackish).
+
+The codepath seems to be only taken when using IPv6, so there should be
+no negative side effects when IPv6 isn't loaded. I did not measure how
+big the performance impact is.
+---
+--- a/include/net/addrconf.h
++++ b/include/net/addrconf.h
+@@ -91,6 +91,12 @@ int ipv6_rcv_saddr_equal(const struct so
+ void addrconf_join_solict(struct net_device *dev, const struct in6_addr *addr);
+ void addrconf_leave_solict(struct inet6_dev *idev, const struct in6_addr *addr);
+ 
++extern int			(*ipv6_dev_get_saddr_hook)(struct net *net,
++						const struct net_device *dev,
++						const struct in6_addr *daddr,
++						unsigned int prefs,
++						struct in6_addr *saddr);
++
+ static inline unsigned long addrconf_timeout_fixup(u32 timeout,
+ 						   unsigned int unit)
+ {
+--- a/net/bridge/Kconfig
++++ b/net/bridge/Kconfig
+@@ -6,7 +6,6 @@ config BRIDGE
+ 	tristate "802.1d Ethernet Bridging"
+ 	select LLC
+ 	select STP
+-	depends on IPV6 || IPV6=n
+ 	---help---
+ 	  If you say Y here, then your Linux box will be able to act as an
+ 	  Ethernet bridge, which means that the different Ethernet segments it
+--- a/net/ipv6/Makefile
++++ b/net/ipv6/Makefile
+@@ -45,6 +45,7 @@ obj-y += addrconf_core.o exthdrs_core.o
+ obj-$(CONFIG_INET) += output_core.o protocol.o $(ipv6-offload)
+ 
+ obj-$(subst m,y,$(CONFIG_IPV6)) += inet6_hashtables.o
++obj-$(subst m,y,$(CONFIG_IPV6)) += inet6_stubs.o
+ 
+ ifneq ($(CONFIG_IPV6),)
+ obj-$(CONFIG_NET_UDP_TUNNEL) += ip6_udp_tunnel.o
+--- a/net/ipv6/addrconf.c
++++ b/net/ipv6/addrconf.c
+@@ -1346,7 +1346,7 @@ out:
+ 	return ret;
+ }
+ 
+-int ipv6_dev_get_saddr(struct net *net, const struct net_device *dst_dev,
++static int __ipv6_dev_get_saddr(struct net *net, const struct net_device *dst_dev,
+ 		       const struct in6_addr *daddr, unsigned int prefs,
+ 		       struct in6_addr *saddr)
+ {
+@@ -1469,7 +1469,6 @@ try_nextdev:
+ 	in6_ifa_put(hiscore->ifa);
+ 	return 0;
+ }
+-EXPORT_SYMBOL(ipv6_dev_get_saddr);
+ 
+ int __ipv6_get_lladdr(struct inet6_dev *idev, struct in6_addr *addr,
+ 		      u32 banned_flags)
+@@ -5539,6 +5538,9 @@ int __init addrconf_init(void)
+ 
+ 	ipv6_addr_label_rtnl_register();
+ 
++	BUG_ON(ipv6_dev_get_saddr_hook != NULL);
++	rcu_assign_pointer(ipv6_dev_get_saddr_hook, __ipv6_dev_get_saddr);
++
+ 	return 0;
+ errout:
+ 	rtnl_af_unregister(&inet6_ops);
+@@ -5558,6 +5560,9 @@ void addrconf_cleanup(void)
+ 	struct net_device *dev;
+ 	int i;
+ 
++	rcu_assign_pointer(ipv6_dev_get_saddr_hook, NULL);
++	synchronize_rcu();
++
+ 	unregister_netdevice_notifier(&ipv6_dev_notf);
+ 	unregister_pernet_subsys(&addrconf_ops);
+ 	ipv6_addr_label_cleanup();
+--- /dev/null
++++ b/net/ipv6/inet6_stubs.c
+@@ -0,0 +1,33 @@
++/*
++ *      This program is free software; you can redistribute it and/or
++ *      modify it under the terms of the GNU General Public License
++ *      as published by the Free Software Foundation; either version
++ *      2 of the License, or (at your option) any later version.
++ */
++#include <linux/export.h>
++#include <net/ipv6.h>
++
++int (*ipv6_dev_get_saddr_hook)(struct net *net, const struct net_device *dev,
++			const struct in6_addr *daddr, unsigned int prefs,
++			struct in6_addr *saddr);
++
++EXPORT_SYMBOL(ipv6_dev_get_saddr_hook);
++
++int ipv6_dev_get_saddr(struct net *net, const struct net_device *dst_dev,
++			const struct in6_addr *daddr, unsigned int prefs,
++			struct in6_addr *saddr)
++{
++	int ret = -EADDRNOTAVAIL;
++	typeof(ipv6_dev_get_saddr_hook) dev_get_saddr;
++
++	rcu_read_lock();
++	dev_get_saddr = rcu_dereference(ipv6_dev_get_saddr_hook);
++
++	if (dev_get_saddr)
++		ret = dev_get_saddr(net, dst_dev, daddr, prefs, saddr);
++
++	rcu_read_unlock();
++	return ret;
++}
++EXPORT_SYMBOL(ipv6_dev_get_saddr);
++
diff --git a/target/linux/generic/patches-4.0/645-bridge_multicast_to_unicast.patch b/target/linux/generic/patches-4.0/645-bridge_multicast_to_unicast.patch
new file mode 100644
index 0000000..a8e22c4
--- /dev/null
+++ b/target/linux/generic/patches-4.0/645-bridge_multicast_to_unicast.patch
@@ -0,0 +1,383 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Subject: [PATCH] bridge: multicast to unicast
+
+Implement optinal multicast->unicast conversion for igmp snooping
+---
+--- a/include/linux/if_bridge.h
++++ b/include/linux/if_bridge.h
+@@ -45,6 +45,7 @@ struct br_ip_list {
+ #define BR_PROXYARP		BIT(8)
+ #define BR_LEARNING_SYNC	BIT(9)
+ #define BR_ISOLATE_MODE	BIT(10)
++#define BR_MULTICAST_TO_UCAST	BIT(11)
+ 
+ extern void brioctl_set(int (*ioctl_hook)(struct net *, unsigned int, void __user *));
+ 
+--- a/net/bridge/br_multicast.c
++++ b/net/bridge/br_multicast.c
+@@ -635,7 +635,8 @@ struct net_bridge_port_group *br_multica
+ 			struct net_bridge_port *port,
+ 			struct br_ip *group,
+ 			struct net_bridge_port_group __rcu *next,
+-			unsigned char state)
++			unsigned char state,
++			const unsigned char *src)
+ {
+ 	struct net_bridge_port_group *p;
+ 
+@@ -650,12 +651,33 @@ struct net_bridge_port_group *br_multica
+ 	hlist_add_head(&p->mglist, &port->mglist);
+ 	setup_timer(&p->timer, br_multicast_port_group_expired,
+ 		    (unsigned long)p);
++	if ((port->flags & BR_MULTICAST_TO_UCAST) && src) {
++		memcpy(p->eth_addr, src, ETH_ALEN);
++		p->unicast = true;
++	}
+ 	return p;
+ }
+ 
++static bool br_port_group_equal(struct net_bridge_port_group *p,
++				struct net_bridge_port *port,
++				const unsigned char *src)
++{
++	if (p->port != port)
++		return false;
++
++	if (!p->unicast)
++		return true;
++
++	if (!src)
++		return false;
++
++	return ether_addr_equal(src, p->eth_addr);
++}
++
+ static int br_multicast_add_group(struct net_bridge *br,
+ 				  struct net_bridge_port *port,
+-				  struct br_ip *group)
++				  struct br_ip *group,
++				  const unsigned char *src)
+ {
+ 	struct net_bridge_mdb_entry *mp;
+ 	struct net_bridge_port_group *p;
+@@ -682,13 +704,13 @@ static int br_multicast_add_group(struct
+ 	for (pp = &mp->ports;
+ 	     (p = mlock_dereference(*pp, br)) != NULL;
+ 	     pp = &p->next) {
+-		if (p->port == port)
++		if (br_port_group_equal(p, port, src))
+ 			goto found;
+ 		if ((unsigned long)p->port < (unsigned long)port)
+ 			break;
+ 	}
+ 
+-	p = br_multicast_new_port_group(port, group, *pp, MDB_TEMPORARY);
++	p = br_multicast_new_port_group(port, group, *pp, MDB_TEMPORARY, src);
+ 	if (unlikely(!p))
+ 		goto err;
+ 	rcu_assign_pointer(*pp, p);
+@@ -707,7 +729,7 @@ err:
+ static int br_ip4_multicast_add_group(struct net_bridge *br,
+ 				      struct net_bridge_port *port,
+ 				      __be32 group,
+-				      __u16 vid)
++				      __u16 vid, const unsigned char *src)
+ {
+ 	struct br_ip br_group;
+ 
+@@ -718,14 +740,14 @@ static int br_ip4_multicast_add_group(st
+ 	br_group.proto = htons(ETH_P_IP);
+ 	br_group.vid = vid;
+ 
+-	return br_multicast_add_group(br, port, &br_group);
++	return br_multicast_add_group(br, port, &br_group, src);
+ }
+ 
+ #if IS_ENABLED(CONFIG_IPV6)
+ static int br_ip6_multicast_add_group(struct net_bridge *br,
+ 				      struct net_bridge_port *port,
+ 				      const struct in6_addr *group,
+-				      __u16 vid)
++				      __u16 vid, const unsigned char *src)
+ {
+ 	struct br_ip br_group;
+ 
+@@ -736,7 +758,10 @@ static int br_ip6_multicast_add_group(st
+ 	br_group.proto = htons(ETH_P_IPV6);
+ 	br_group.vid = vid;
+ 
+-	return br_multicast_add_group(br, port, &br_group);
++	if (ipv6_addr_is_solict_mult(group))
++		src = NULL;
++
++	return br_multicast_add_group(br, port, &br_group, src);
+ }
+ #endif
+ 
+@@ -965,6 +990,7 @@ static int br_ip4_multicast_igmp3_report
+ 					 struct sk_buff *skb,
+ 					 u16 vid)
+ {
++	const unsigned char *src = eth_hdr(skb)->h_source;
+ 	struct igmpv3_report *ih;
+ 	struct igmpv3_grec *grec;
+ 	int i;
+@@ -1008,7 +1034,7 @@ static int br_ip4_multicast_igmp3_report
+ 			continue;
+ 		}
+ 
+-		err = br_ip4_multicast_add_group(br, port, group, vid);
++		err = br_ip4_multicast_add_group(br, port, group, vid, src);
+ 		if (err)
+ 			break;
+ 	}
+@@ -1022,6 +1048,7 @@ static int br_ip6_multicast_mld2_report(
+ 					struct sk_buff *skb,
+ 					u16 vid)
+ {
++	const unsigned char *src = eth_hdr(skb)->h_source;
+ 	struct icmp6hdr *icmp6h;
+ 	struct mld2_grec *grec;
+ 	int i;
+@@ -1070,7 +1097,7 @@ static int br_ip6_multicast_mld2_report(
+ 		}
+ 
+ 		err = br_ip6_multicast_add_group(br, port, &grec->grec_mca,
+-						 vid);
++						 vid, src);
+ 		if (err)
+ 			break;
+ 	}
+@@ -1406,7 +1433,8 @@ br_multicast_leave_group(struct net_brid
+ 			 struct net_bridge_port *port,
+ 			 struct br_ip *group,
+ 			 struct bridge_mcast_other_query *other_query,
+-			 struct bridge_mcast_own_query *own_query)
++			 struct bridge_mcast_own_query *own_query,
++			 const unsigned char *src)
+ {
+ 	struct net_bridge_mdb_htable *mdb;
+ 	struct net_bridge_mdb_entry *mp;
+@@ -1456,7 +1484,7 @@ br_multicast_leave_group(struct net_brid
+ 		for (pp = &mp->ports;
+ 		     (p = mlock_dereference(*pp, br)) != NULL;
+ 		     pp = &p->next) {
+-			if (p->port != port)
++			if (!br_port_group_equal(p, port, src))
+ 				continue;
+ 
+ 			rcu_assign_pointer(*pp, p->next);
+@@ -1490,7 +1518,7 @@ br_multicast_leave_group(struct net_brid
+ 	for (p = mlock_dereference(mp->ports, br);
+ 	     p != NULL;
+ 	     p = mlock_dereference(p->next, br)) {
+-		if (p->port != port)
++		if (!br_port_group_equal(p, port, src))
+ 			continue;
+ 
+ 		if (!hlist_unhashed(&p->mglist) &&
+@@ -1508,8 +1536,8 @@ out:
+ 
+ static void br_ip4_multicast_leave_group(struct net_bridge *br,
+ 					 struct net_bridge_port *port,
+-					 __be32 group,
+-					 __u16 vid)
++					 __be32 group, __u16 vid,
++					 const unsigned char *src)
+ {
+ 	struct br_ip br_group;
+ 	struct bridge_mcast_own_query *own_query;
+@@ -1524,14 +1552,14 @@ static void br_ip4_multicast_leave_group
+ 	br_group.vid = vid;
+ 
+ 	br_multicast_leave_group(br, port, &br_group, &br->ip4_other_query,
+-				 own_query);
++				 own_query, src);
+ }
+ 
+ #if IS_ENABLED(CONFIG_IPV6)
+ static void br_ip6_multicast_leave_group(struct net_bridge *br,
+ 					 struct net_bridge_port *port,
+ 					 const struct in6_addr *group,
+-					 __u16 vid)
++					 __u16 vid, const unsigned char *src)
+ {
+ 	struct br_ip br_group;
+ 	struct bridge_mcast_own_query *own_query;
+@@ -1546,7 +1574,7 @@ static void br_ip6_multicast_leave_group
+ 	br_group.vid = vid;
+ 
+ 	br_multicast_leave_group(br, port, &br_group, &br->ip6_other_query,
+-				 own_query);
++				 own_query, src);
+ }
+ #endif
+ 
+@@ -1555,6 +1583,7 @@ static int br_multicast_ipv4_rcv(struct
+ 				 struct sk_buff *skb,
+ 				 u16 vid)
+ {
++	const unsigned char *src = eth_hdr(skb)->h_source;
+ 	struct sk_buff *skb2 = skb;
+ 	const struct iphdr *iph;
+ 	struct igmphdr *ih;
+@@ -1628,7 +1657,7 @@ static int br_multicast_ipv4_rcv(struct
+ 	case IGMP_HOST_MEMBERSHIP_REPORT:
+ 	case IGMPV2_HOST_MEMBERSHIP_REPORT:
+ 		BR_INPUT_SKB_CB(skb)->mrouters_only = 1;
+-		err = br_ip4_multicast_add_group(br, port, ih->group, vid);
++		err = br_ip4_multicast_add_group(br, port, ih->group, vid, src);
+ 		break;
+ 	case IGMPV3_HOST_MEMBERSHIP_REPORT:
+ 		err = br_ip4_multicast_igmp3_report(br, port, skb2, vid);
+@@ -1637,7 +1666,7 @@ static int br_multicast_ipv4_rcv(struct
+ 		err = br_ip4_multicast_query(br, port, skb2, vid);
+ 		break;
+ 	case IGMP_HOST_LEAVE_MESSAGE:
+-		br_ip4_multicast_leave_group(br, port, ih->group, vid);
++		br_ip4_multicast_leave_group(br, port, ih->group, vid, src);
+ 		break;
+ 	}
+ 
+@@ -1655,6 +1684,7 @@ static int br_multicast_ipv6_rcv(struct
+ 				 struct sk_buff *skb,
+ 				 u16 vid)
+ {
++	const unsigned char *src = eth_hdr(skb)->h_source;
+ 	struct sk_buff *skb2;
+ 	const struct ipv6hdr *ip6h;
+ 	u8 icmp6_type;
+@@ -1764,7 +1794,8 @@ static int br_multicast_ipv6_rcv(struct
+ 		}
+ 		mld = (struct mld_msg *)skb_transport_header(skb2);
+ 		BR_INPUT_SKB_CB(skb)->mrouters_only = 1;
+-		err = br_ip6_multicast_add_group(br, port, &mld->mld_mca, vid);
++		err = br_ip6_multicast_add_group(br, port, &mld->mld_mca, vid,
++						 src);
+ 		break;
+ 	    }
+ 	case ICMPV6_MLD2_REPORT:
+@@ -1781,7 +1812,7 @@ static int br_multicast_ipv6_rcv(struct
+ 			goto out;
+ 		}
+ 		mld = (struct mld_msg *)skb_transport_header(skb2);
+-		br_ip6_multicast_leave_group(br, port, &mld->mld_mca, vid);
++		br_ip6_multicast_leave_group(br, port, &mld->mld_mca, vid, src);
+ 	    }
+ 	}
+ 
+--- a/net/bridge/br_private.h
++++ b/net/bridge/br_private.h
+@@ -113,6 +113,9 @@ struct net_bridge_port_group {
+ 	struct timer_list		timer;
+ 	struct br_ip			addr;
+ 	unsigned char			state;
++
++	unsigned char			eth_addr[ETH_ALEN];
++	bool				unicast;
+ };
+ 
+ struct net_bridge_mdb_entry
+@@ -480,7 +483,8 @@ void br_multicast_free_pg(struct rcu_hea
+ struct net_bridge_port_group *
+ br_multicast_new_port_group(struct net_bridge_port *port, struct br_ip *group,
+ 			    struct net_bridge_port_group __rcu *next,
+-			    unsigned char state);
++			    unsigned char state,
++		       const unsigned char *src);
+ void br_mdb_init(void);
+ void br_mdb_uninit(void);
+ void br_mdb_notify(struct net_device *dev, struct net_bridge_port *port,
+--- a/net/bridge/br_mdb.c
++++ b/net/bridge/br_mdb.c
+@@ -343,7 +343,7 @@ static int br_mdb_add_group(struct net_b
+ 			break;
+ 	}
+ 
+-	p = br_multicast_new_port_group(port, group, *pp, state);
++	p = br_multicast_new_port_group(port, group, *pp, state, NULL);
+ 	if (unlikely(!p))
+ 		return -ENOMEM;
+ 	rcu_assign_pointer(*pp, p);
+--- a/net/bridge/br_forward.c
++++ b/net/bridge/br_forward.c
+@@ -168,6 +168,29 @@ out:
+ 	return p;
+ }
+ 
++static struct net_bridge_port *maybe_deliver_addr(
++	struct net_bridge_port *prev, struct net_bridge_port *p,
++	struct sk_buff *skb, const unsigned char *addr,
++	void (*__packet_hook)(const struct net_bridge_port *p,
++			      struct sk_buff *skb))
++{
++	struct net_device *dev = BR_INPUT_SKB_CB(skb)->brdev;
++
++	if (!should_deliver(p, skb))
++		return prev;
++
++	skb = skb_copy(skb, GFP_ATOMIC);
++	if (!skb) {
++		dev->stats.tx_dropped++;
++		return prev;
++	}
++
++	memcpy(eth_hdr(skb)->h_dest, addr, ETH_ALEN);
++	__packet_hook(p, skb);
++
++	return prev;
++}
++
+ /* called under bridge lock */
+ static void br_flood(struct net_bridge *br, struct sk_buff *skb,
+ 		     struct sk_buff *skb0,
+@@ -237,6 +260,7 @@ static void br_multicast_flood(struct ne
+ 	struct net_bridge_port *prev = NULL;
+ 	struct net_bridge_port_group *p;
+ 	struct hlist_node *rp;
++	const unsigned char *addr;
+ 
+ 	rp = rcu_dereference(hlist_first_rcu(&br->router_list));
+ 	p = mdst ? rcu_dereference(mdst->ports) : NULL;
+@@ -247,10 +271,19 @@ static void br_multicast_flood(struct ne
+ 		rport = rp ? hlist_entry(rp, struct net_bridge_port, rlist) :
+ 			     NULL;
+ 
+-		port = (unsigned long)lport > (unsigned long)rport ?
+-		       lport : rport;
+-
+-		prev = maybe_deliver(prev, port, skb, __packet_hook);
++		if ((unsigned long)lport > (unsigned long)rport) {
++			port = lport;
++			addr = p->unicast ? p->eth_addr : NULL;
++		} else {
++			port = rport;
++			addr = NULL;
++		}
++
++		if (addr)
++			prev = maybe_deliver_addr(prev, port, skb, addr,
++						  __packet_hook);
++		else
++			prev = maybe_deliver(prev, port, skb, __packet_hook);
+ 		if (IS_ERR(prev))
+ 			goto out;
+ 
+--- a/net/bridge/br_sysfs_if.c
++++ b/net/bridge/br_sysfs_if.c
+@@ -203,6 +203,7 @@ static BRPORT_ATTR(multicast_router, S_I
+ 		   store_multicast_router);
+ 
+ BRPORT_ATTR_FLAG(multicast_fast_leave, BR_MULTICAST_FAST_LEAVE);
++BRPORT_ATTR_FLAG(multicast_to_unicast, BR_MULTICAST_TO_UCAST);
+ #endif
+ 
+ static const struct brport_attribute *brport_attrs[] = {
+@@ -229,6 +230,7 @@ static const struct brport_attribute *br
+ #ifdef CONFIG_BRIDGE_IGMP_SNOOPING
+ 	&brport_attr_multicast_router,
+ 	&brport_attr_multicast_fast_leave,
++	&brport_attr_multicast_to_unicast,
+ #endif
+ 	&brport_attr_proxyarp,
+ 	&brport_attr_isolate_mode,
diff --git a/target/linux/generic/patches-4.0/650-pppoe_header_pad.patch b/target/linux/generic/patches-4.0/650-pppoe_header_pad.patch
new file mode 100644
index 0000000..3b4978b
--- /dev/null
+++ b/target/linux/generic/patches-4.0/650-pppoe_header_pad.patch
@@ -0,0 +1,20 @@
+--- a/drivers/net/ppp/pppoe.c
++++ b/drivers/net/ppp/pppoe.c
+@@ -869,7 +869,7 @@ static int pppoe_sendmsg(struct kiocb *i
+ 		goto end;
+ 
+ 
+-	skb = sock_wmalloc(sk, total_len + dev->hard_header_len + 32,
++	skb = sock_wmalloc(sk, total_len + dev->hard_header_len + 32 + NET_SKB_PAD,
+ 			   0, GFP_KERNEL);
+ 	if (!skb) {
+ 		error = -ENOMEM;
+@@ -877,7 +877,7 @@ static int pppoe_sendmsg(struct kiocb *i
+ 	}
+ 
+ 	/* Reserve space for headers. */
+-	skb_reserve(skb, dev->hard_header_len);
++	skb_reserve(skb, dev->hard_header_len + NET_SKB_PAD);
+ 	skb_reset_network_header(skb);
+ 
+ 	skb->dev = dev;
diff --git a/target/linux/generic/patches-4.0/651-wireless_mesh_header.patch b/target/linux/generic/patches-4.0/651-wireless_mesh_header.patch
new file mode 100644
index 0000000..17bcb6d
--- /dev/null
+++ b/target/linux/generic/patches-4.0/651-wireless_mesh_header.patch
@@ -0,0 +1,11 @@
+--- a/include/linux/netdevice.h
++++ b/include/linux/netdevice.h
+@@ -133,7 +133,7 @@ static inline bool dev_xmit_complete(int
+  */
+ 
+ #if defined(CONFIG_WLAN) || IS_ENABLED(CONFIG_AX25)
+-# if defined(CONFIG_MAC80211_MESH)
++# if 1 || defined(CONFIG_MAC80211_MESH)
+ #  define LL_MAX_HEADER 128
+ # else
+ #  define LL_MAX_HEADER 96
diff --git a/target/linux/generic/patches-4.0/653-disable_netlink_trim.patch b/target/linux/generic/patches-4.0/653-disable_netlink_trim.patch
new file mode 100644
index 0000000..02ab826
--- /dev/null
+++ b/target/linux/generic/patches-4.0/653-disable_netlink_trim.patch
@@ -0,0 +1,30 @@
+--- a/net/netlink/af_netlink.c
++++ b/net/netlink/af_netlink.c
+@@ -1713,27 +1713,7 @@ void netlink_detachskb(struct sock *sk,
+ 
+ static struct sk_buff *netlink_trim(struct sk_buff *skb, gfp_t allocation)
+ {
+-	int delta;
+-
+ 	WARN_ON(skb->sk != NULL);
+-	if (netlink_skb_is_mmaped(skb))
+-		return skb;
+-
+-	delta = skb->end - skb->tail;
+-	if (is_vmalloc_addr(skb->head) || delta * 2 < skb->truesize)
+-		return skb;
+-
+-	if (skb_shared(skb)) {
+-		struct sk_buff *nskb = skb_clone(skb, allocation);
+-		if (!nskb)
+-			return skb;
+-		consume_skb(skb);
+-		skb = nskb;
+-	}
+-
+-	if (!pskb_expand_head(skb, 0, -delta, allocation))
+-		skb->truesize -= delta;
+-
+ 	return skb;
+ }
+ 
diff --git a/target/linux/generic/patches-4.0/655-increase_skb_pad.patch b/target/linux/generic/patches-4.0/655-increase_skb_pad.patch
new file mode 100644
index 0000000..c4aee07
--- /dev/null
+++ b/target/linux/generic/patches-4.0/655-increase_skb_pad.patch
@@ -0,0 +1,11 @@
+--- a/include/linux/skbuff.h
++++ b/include/linux/skbuff.h
+@@ -2027,7 +2027,7 @@ static inline int pskb_network_may_pull(
+  * NET_IP_ALIGN(2) + ethernet_header(14) + IP_header(20/40) + ports(8)
+  */
+ #ifndef NET_SKB_PAD
+-#define NET_SKB_PAD	max(32, L1_CACHE_BYTES)
++#define NET_SKB_PAD	max(64, L1_CACHE_BYTES)
+ #endif
+ 
+ int ___pskb_trim(struct sk_buff *skb, unsigned int len);
diff --git a/target/linux/generic/patches-4.0/656-skb_reduce_truesize-helper.patch b/target/linux/generic/patches-4.0/656-skb_reduce_truesize-helper.patch
new file mode 100644
index 0000000..72e5c26
--- /dev/null
+++ b/target/linux/generic/patches-4.0/656-skb_reduce_truesize-helper.patch
@@ -0,0 +1,41 @@
+From 4593a806e31119c5bd3faa00c7210ad862d515af Mon Sep 17 00:00:00 2001
+From: Dave Taht <dave.taht@bufferbloat.net>
+Date: Mon, 31 Dec 2012 10:02:21 -0800
+Subject: [PATCH 3/7] skb_reduce_truesize: helper function for shrinking skbs
+ whenever needed
+
+On embedded devices in particular, large queues of small packets from the rx
+path with a large truesize can exist. Reducing their size can reduce
+memory pressure. skb_reduce_truesize is a helper function for doing this,
+when needed.
+---
+ include/linux/skbuff.h |   18 ++++++++++++++++++
+ 1 file changed, 18 insertions(+)
+
+--- a/include/linux/skbuff.h
++++ b/include/linux/skbuff.h
+@@ -2072,6 +2072,24 @@ static inline void pskb_trim_unique(stru
+ 	BUG_ON(err);
+ }
+ 
++/*
++ * Caller wants to reduce memory needs before queueing skb
++ * The (expensive) copy should not be be done in fast path.
++ */
++static inline struct sk_buff *skb_reduce_truesize(struct sk_buff *skb)
++{
++	if (skb->truesize > 2 * SKB_TRUESIZE(skb->len)) {
++		struct sk_buff *nskb;
++		nskb = skb_copy_expand(skb, skb_headroom(skb), 0,
++			GFP_ATOMIC | __GFP_NOWARN);
++		if (nskb) {
++			__kfree_skb(skb);
++			skb = nskb;
++		}
++	}
++	return skb;
++}
++
+ /**
+  *	skb_orphan - orphan a buffer
+  *	@skb: buffer to orphan
diff --git a/target/linux/generic/patches-4.0/657-qdisc_reduce_truesize.patch b/target/linux/generic/patches-4.0/657-qdisc_reduce_truesize.patch
new file mode 100644
index 0000000..6777eec
--- /dev/null
+++ b/target/linux/generic/patches-4.0/657-qdisc_reduce_truesize.patch
@@ -0,0 +1,63 @@
+From bc9fec2f87d57bdbff30d296605e24504513f65c Mon Sep 17 00:00:00 2001
+From: =?UTF-8?q?Dave=20T=C3=A4ht?= <dave.taht@bufferbloat.net>
+Date: Mon, 17 Sep 2012 19:20:22 -0700
+Subject: [PATCH 4/7] net: add skb_reduce_truesize support to common qdiscs
+
+Reduce skb size under load when queues begin to fill on the
+commont qdiscs.
+---
+ net/sched/sch_codel.c    |    2 ++
+ net/sched/sch_fifo.c     |   12 ++++++++----
+ net/sched/sch_fq_codel.c |    2 ++
+ 3 files changed, 12 insertions(+), 4 deletions(-)
+
+--- a/net/sched/sch_codel.c
++++ b/net/sched/sch_codel.c
+@@ -96,6 +96,8 @@ static int codel_qdisc_enqueue(struct sk
+ 	struct codel_sched_data *q;
+ 
+ 	if (likely(qdisc_qlen(sch) < sch->limit)) {
++		if(qdisc_qlen(sch) > 128)
++			skb = skb_reduce_truesize(skb);
+ 		codel_set_enqueue_time(skb);
+ 		return qdisc_enqueue_tail(skb, sch);
+ 	}
+--- a/net/sched/sch_fifo.c
++++ b/net/sched/sch_fifo.c
+@@ -29,17 +29,21 @@ static int bfifo_enqueue(struct sk_buff
+ 
+ static int pfifo_enqueue(struct sk_buff *skb, struct Qdisc *sch)
+ {
+-	if (likely(skb_queue_len(&sch->q) < sch->limit))
++	if (likely(skb_queue_len(&sch->q) < sch->limit)) {
++		if (skb_queue_len(&sch->q) > 128)
++			skb = skb_reduce_truesize(skb);
+ 		return qdisc_enqueue_tail(skb, sch);
+-
++	}
+ 	return qdisc_reshape_fail(skb, sch);
+ }
+ 
+ static int pfifo_tail_enqueue(struct sk_buff *skb, struct Qdisc *sch)
+ {
+-	if (likely(skb_queue_len(&sch->q) < sch->limit))
++	if (likely(skb_queue_len(&sch->q) < sch->limit)) {
++		if (skb_queue_len(&sch->q) > 128)
++			skb = skb_reduce_truesize(skb);
+ 		return qdisc_enqueue_tail(skb, sch);
+-
++	}
+ 	/* queue full, remove one skb to fulfill the limit */
+ 	__qdisc_queue_drop_head(sch, &sch->q);
+ 	qdisc_qstats_drop(sch);
+--- a/net/sched/sch_fq_codel.c
++++ b/net/sched/sch_fq_codel.c
+@@ -185,6 +185,8 @@ static int fq_codel_enqueue(struct sk_bu
+ 		return ret;
+ 	}
+ 	idx--;
++	if (sch->q.qlen > 128)
++		skb = skb_reduce_truesize(skb);
+ 
+ 	codel_set_enqueue_time(skb);
+ 	flow = &q->flows[idx];
diff --git a/target/linux/generic/patches-4.0/660-fq_codel_defaults.patch b/target/linux/generic/patches-4.0/660-fq_codel_defaults.patch
new file mode 100644
index 0000000..f7f4659
--- /dev/null
+++ b/target/linux/generic/patches-4.0/660-fq_codel_defaults.patch
@@ -0,0 +1,14 @@
+--- a/net/sched/sch_fq_codel.c
++++ b/net/sched/sch_fq_codel.c
+@@ -387,9 +387,9 @@ static int fq_codel_init(struct Qdisc *s
+ 	struct fq_codel_sched_data *q = qdisc_priv(sch);
+ 	int i;
+ 
+-	sch->limit = 10*1024;
++	sch->limit = 1024;
+ 	q->flows_cnt = 1024;
+-	q->quantum = psched_mtu(qdisc_dev(sch));
++	q->quantum = 300;
+ 	q->perturbation = prandom_u32();
+ 	INIT_LIST_HEAD(&q->new_flows);
+ 	INIT_LIST_HEAD(&q->old_flows);
diff --git a/target/linux/generic/patches-4.0/661-fq_codel_keep_dropped_stats.patch b/target/linux/generic/patches-4.0/661-fq_codel_keep_dropped_stats.patch
new file mode 100644
index 0000000..45a8d68
--- /dev/null
+++ b/target/linux/generic/patches-4.0/661-fq_codel_keep_dropped_stats.patch
@@ -0,0 +1,10 @@
+--- a/net/sched/sch_fq_codel.c
++++ b/net/sched/sch_fq_codel.c
+@@ -198,7 +198,6 @@ static int fq_codel_enqueue(struct sk_bu
+ 		list_add_tail(&flow->flowchain, &q->new_flows);
+ 		q->new_flow_count++;
+ 		flow->deficit = q->quantum;
+-		flow->dropped = 0;
+ 	}
+ 	if (++sch->q.qlen <= sch->limit)
+ 		return NET_XMIT_SUCCESS;
diff --git a/target/linux/generic/patches-4.0/662-use_fq_codel_by_default.patch b/target/linux/generic/patches-4.0/662-use_fq_codel_by_default.patch
new file mode 100644
index 0000000..e7b781b
--- /dev/null
+++ b/target/linux/generic/patches-4.0/662-use_fq_codel_by_default.patch
@@ -0,0 +1,75 @@
+--- a/net/sched/Kconfig
++++ b/net/sched/Kconfig
+@@ -3,8 +3,9 @@
+ # 
+ 
+ menuconfig NET_SCHED
+-	bool "QoS and/or fair queueing"
++	def_bool y
+ 	select NET_SCH_FIFO
++	select NET_SCH_FQ_CODEL
+ 	---help---
+ 	  When the kernel has several packets to send out over a network
+ 	  device, it has to decide which ones to send first, which ones to
+--- a/net/sched/sch_fq_codel.c
++++ b/net/sched/sch_fq_codel.c
+@@ -592,7 +592,7 @@ static const struct Qdisc_class_ops fq_c
+ 	.walk		=	fq_codel_walk,
+ };
+ 
+-static struct Qdisc_ops fq_codel_qdisc_ops __read_mostly = {
++struct Qdisc_ops fq_codel_qdisc_ops __read_mostly = {
+ 	.cl_ops		=	&fq_codel_class_ops,
+ 	.id		=	"fq_codel",
+ 	.priv_size	=	sizeof(struct fq_codel_sched_data),
+@@ -608,6 +608,7 @@ static struct Qdisc_ops fq_codel_qdisc_o
+ 	.dump_stats =	fq_codel_dump_stats,
+ 	.owner		=	THIS_MODULE,
+ };
++EXPORT_SYMBOL(fq_codel_qdisc_ops);
+ 
+ static int __init fq_codel_module_init(void)
+ {
+--- a/include/net/sch_generic.h
++++ b/include/net/sch_generic.h
+@@ -340,6 +340,7 @@ extern struct Qdisc noop_qdisc;
+ extern struct Qdisc_ops noop_qdisc_ops;
+ extern struct Qdisc_ops pfifo_fast_ops;
+ extern struct Qdisc_ops mq_qdisc_ops;
++extern struct Qdisc_ops fq_codel_qdisc_ops;
+ extern const struct Qdisc_ops *default_qdisc_ops;
+ 
+ struct Qdisc_class_common {
+--- a/net/sched/sch_generic.c
++++ b/net/sched/sch_generic.c
+@@ -737,7 +737,7 @@ static void attach_one_default_qdisc(str
+ 
+ 	if (dev->tx_queue_len) {
+ 		qdisc = qdisc_create_dflt(dev_queue,
+-					  default_qdisc_ops, TC_H_ROOT);
++					  &fq_codel_qdisc_ops, TC_H_ROOT);
+ 		if (!qdisc) {
+ 			netdev_info(dev, "activation failed\n");
+ 			return;
+--- a/net/sched/sch_mq.c
++++ b/net/sched/sch_mq.c
+@@ -57,7 +57,7 @@ static int mq_init(struct Qdisc *sch, st
+ 
+ 	for (ntx = 0; ntx < dev->num_tx_queues; ntx++) {
+ 		dev_queue = netdev_get_tx_queue(dev, ntx);
+-		qdisc = qdisc_create_dflt(dev_queue, default_qdisc_ops,
++		qdisc = qdisc_create_dflt(dev_queue, &fq_codel_qdisc_ops,
+ 					  TC_H_MAKE(TC_H_MAJ(sch->handle),
+ 						    TC_H_MIN(ntx + 1)));
+ 		if (qdisc == NULL)
+--- a/net/sched/sch_mqprio.c
++++ b/net/sched/sch_mqprio.c
+@@ -124,7 +124,7 @@ static int mqprio_init(struct Qdisc *sch
+ 
+ 	for (i = 0; i < dev->num_tx_queues; i++) {
+ 		dev_queue = netdev_get_tx_queue(dev, i);
+-		qdisc = qdisc_create_dflt(dev_queue, default_qdisc_ops,
++		qdisc = qdisc_create_dflt(dev_queue, &fq_codel_qdisc_ops,
+ 					  TC_H_MAKE(TC_H_MAJ(sch->handle),
+ 						    TC_H_MIN(i + 1)));
+ 		if (qdisc == NULL) {
diff --git a/target/linux/generic/patches-4.0/663-remove_pfifo_fast.patch b/target/linux/generic/patches-4.0/663-remove_pfifo_fast.patch
new file mode 100644
index 0000000..5b26ca3
--- /dev/null
+++ b/target/linux/generic/patches-4.0/663-remove_pfifo_fast.patch
@@ -0,0 +1,143 @@
+--- a/net/sched/sch_generic.c
++++ b/net/sched/sch_generic.c
+@@ -442,140 +442,6 @@ static struct Qdisc noqueue_qdisc = {
+ 	.busylock	=	__SPIN_LOCK_UNLOCKED(noqueue_qdisc.busylock),
+ };
+ 
+-
+-static const u8 prio2band[TC_PRIO_MAX + 1] = {
+-	1, 2, 2, 2, 1, 2, 0, 0 , 1, 1, 1, 1, 1, 1, 1, 1
+-};
+-
+-/* 3-band FIFO queue: old style, but should be a bit faster than
+-   generic prio+fifo combination.
+- */
+-
+-#define PFIFO_FAST_BANDS 3
+-
+-/*
+- * Private data for a pfifo_fast scheduler containing:
+- * 	- queues for the three band
+- * 	- bitmap indicating which of the bands contain skbs
+- */
+-struct pfifo_fast_priv {
+-	u32 bitmap;
+-	struct sk_buff_head q[PFIFO_FAST_BANDS];
+-};
+-
+-/*
+- * Convert a bitmap to the first band number where an skb is queued, where:
+- * 	bitmap=0 means there are no skbs on any band.
+- * 	bitmap=1 means there is an skb on band 0.
+- *	bitmap=7 means there are skbs on all 3 bands, etc.
+- */
+-static const int bitmap2band[] = {-1, 0, 1, 0, 2, 0, 1, 0};
+-
+-static inline struct sk_buff_head *band2list(struct pfifo_fast_priv *priv,
+-					     int band)
+-{
+-	return priv->q + band;
+-}
+-
+-static int pfifo_fast_enqueue(struct sk_buff *skb, struct Qdisc *qdisc)
+-{
+-	if (skb_queue_len(&qdisc->q) < qdisc_dev(qdisc)->tx_queue_len) {
+-		int band = prio2band[skb->priority & TC_PRIO_MAX];
+-		struct pfifo_fast_priv *priv = qdisc_priv(qdisc);
+-		struct sk_buff_head *list = band2list(priv, band);
+-
+-		priv->bitmap |= (1 << band);
+-		qdisc->q.qlen++;
+-		return __qdisc_enqueue_tail(skb, qdisc, list);
+-	}
+-
+-	return qdisc_drop(skb, qdisc);
+-}
+-
+-static struct sk_buff *pfifo_fast_dequeue(struct Qdisc *qdisc)
+-{
+-	struct pfifo_fast_priv *priv = qdisc_priv(qdisc);
+-	int band = bitmap2band[priv->bitmap];
+-
+-	if (likely(band >= 0)) {
+-		struct sk_buff_head *list = band2list(priv, band);
+-		struct sk_buff *skb = __qdisc_dequeue_head(qdisc, list);
+-
+-		qdisc->q.qlen--;
+-		if (skb_queue_empty(list))
+-			priv->bitmap &= ~(1 << band);
+-
+-		return skb;
+-	}
+-
+-	return NULL;
+-}
+-
+-static struct sk_buff *pfifo_fast_peek(struct Qdisc *qdisc)
+-{
+-	struct pfifo_fast_priv *priv = qdisc_priv(qdisc);
+-	int band = bitmap2band[priv->bitmap];
+-
+-	if (band >= 0) {
+-		struct sk_buff_head *list = band2list(priv, band);
+-
+-		return skb_peek(list);
+-	}
+-
+-	return NULL;
+-}
+-
+-static void pfifo_fast_reset(struct Qdisc *qdisc)
+-{
+-	int prio;
+-	struct pfifo_fast_priv *priv = qdisc_priv(qdisc);
+-
+-	for (prio = 0; prio < PFIFO_FAST_BANDS; prio++)
+-		__qdisc_reset_queue(qdisc, band2list(priv, prio));
+-
+-	priv->bitmap = 0;
+-	qdisc->qstats.backlog = 0;
+-	qdisc->q.qlen = 0;
+-}
+-
+-static int pfifo_fast_dump(struct Qdisc *qdisc, struct sk_buff *skb)
+-{
+-	struct tc_prio_qopt opt = { .bands = PFIFO_FAST_BANDS };
+-
+-	memcpy(&opt.priomap, prio2band, TC_PRIO_MAX + 1);
+-	if (nla_put(skb, TCA_OPTIONS, sizeof(opt), &opt))
+-		goto nla_put_failure;
+-	return skb->len;
+-
+-nla_put_failure:
+-	return -1;
+-}
+-
+-static int pfifo_fast_init(struct Qdisc *qdisc, struct nlattr *opt)
+-{
+-	int prio;
+-	struct pfifo_fast_priv *priv = qdisc_priv(qdisc);
+-
+-	for (prio = 0; prio < PFIFO_FAST_BANDS; prio++)
+-		__skb_queue_head_init(band2list(priv, prio));
+-
+-	/* Can by-pass the queue discipline */
+-	qdisc->flags |= TCQ_F_CAN_BYPASS;
+-	return 0;
+-}
+-
+-struct Qdisc_ops pfifo_fast_ops __read_mostly = {
+-	.id		=	"pfifo_fast",
+-	.priv_size	=	sizeof(struct pfifo_fast_priv),
+-	.enqueue	=	pfifo_fast_enqueue,
+-	.dequeue	=	pfifo_fast_dequeue,
+-	.peek		=	pfifo_fast_peek,
+-	.init		=	pfifo_fast_init,
+-	.reset		=	pfifo_fast_reset,
+-	.dump		=	pfifo_fast_dump,
+-	.owner		=	THIS_MODULE,
+-};
+-
+ static struct lock_class_key qdisc_tx_busylock;
+ 
+ struct Qdisc *qdisc_alloc(struct netdev_queue *dev_queue,
diff --git a/target/linux/generic/patches-4.0/664-codel_fix_3_12.patch b/target/linux/generic/patches-4.0/664-codel_fix_3_12.patch
new file mode 100644
index 0000000..726c428
--- /dev/null
+++ b/target/linux/generic/patches-4.0/664-codel_fix_3_12.patch
@@ -0,0 +1,22 @@
+--- a/net/sched/sch_api.c
++++ b/net/sched/sch_api.c
+@@ -1947,7 +1947,7 @@ static int __init pktsched_init(void)
+ 		return err;
+ 	}
+ 
+-	register_qdisc(&pfifo_fast_ops);
++	register_qdisc(&fq_codel_qdisc_ops);
+ 	register_qdisc(&pfifo_qdisc_ops);
+ 	register_qdisc(&bfifo_qdisc_ops);
+ 	register_qdisc(&pfifo_head_drop_qdisc_ops);
+--- a/net/sched/sch_generic.c
++++ b/net/sched/sch_generic.c
+@@ -31,7 +31,7 @@
+ #include <net/dst.h>
+ 
+ /* Qdisc to use by default */
+-const struct Qdisc_ops *default_qdisc_ops = &pfifo_fast_ops;
++const struct Qdisc_ops *default_qdisc_ops = &fq_codel_qdisc_ops;
+ EXPORT_SYMBOL(default_qdisc_ops);
+ 
+ /* Main transmission queue. */
diff --git a/target/linux/generic/patches-4.0/666-Add-support-for-MAP-E-FMRs-mesh-mode.patch b/target/linux/generic/patches-4.0/666-Add-support-for-MAP-E-FMRs-mesh-mode.patch
new file mode 100644
index 0000000..41454c9
--- /dev/null
+++ b/target/linux/generic/patches-4.0/666-Add-support-for-MAP-E-FMRs-mesh-mode.patch
@@ -0,0 +1,495 @@
+From 775d6fe74d1eaec2ba387535b068dde2dc89de9e Mon Sep 17 00:00:00 2001
+From: Steven Barth <steven@midlink.org>
+Date: Thu, 22 May 2014 09:49:05 +0200
+Subject: [PATCH] Add support for MAP-E FMRs (mesh mode)
+
+MAP-E FMRs (draft-ietf-softwire-map-10) are rules for IPv4-communication
+between MAP CEs (mesh mode) without the need to forward such data to a
+border relay. This is similar to how 6rd works but for IPv4 over IPv6.
+
+Signed-off-by: Steven Barth <cyrus@openwrt.org>
+---
+ include/net/ip6_tunnel.h       |  13 ++
+ include/uapi/linux/if_tunnel.h |  13 ++
+ net/ipv6/ip6_tunnel.c          | 276 +++++++++++++++++++++++++++++++++++++++--
+ 3 files changed, 291 insertions(+), 11 deletions(-)
+
+--- a/include/net/ip6_tunnel.h
++++ b/include/net/ip6_tunnel.h
+@@ -15,6 +15,18 @@
+ /* determine capability on a per-packet basis */
+ #define IP6_TNL_F_CAP_PER_PACKET 0x40000
+ 
++/* IPv6 tunnel FMR */
++struct __ip6_tnl_fmr {
++	struct __ip6_tnl_fmr *next; /* next fmr in list */
++	struct in6_addr ip6_prefix;
++	struct in_addr ip4_prefix;
++
++	__u8 ip6_prefix_len;
++	__u8 ip4_prefix_len;
++	__u8 ea_len;
++	__u8 offset;
++};
++
+ struct __ip6_tnl_parm {
+ 	char name[IFNAMSIZ];	/* name of tunnel device */
+ 	int link;		/* ifindex of underlying L2 interface */
+@@ -25,6 +37,7 @@ struct __ip6_tnl_parm {
+ 	__u32 flags;		/* tunnel flags */
+ 	struct in6_addr laddr;	/* local tunnel end-point address */
+ 	struct in6_addr raddr;	/* remote tunnel end-point address */
++	struct __ip6_tnl_fmr *fmrs;	/* FMRs */
+ 
+ 	__be16			i_flags;
+ 	__be16			o_flags;
+--- a/include/uapi/linux/if_tunnel.h
++++ b/include/uapi/linux/if_tunnel.h
+@@ -57,10 +57,23 @@ enum {
+ 	IFLA_IPTUN_ENCAP_FLAGS,
+ 	IFLA_IPTUN_ENCAP_SPORT,
+ 	IFLA_IPTUN_ENCAP_DPORT,
++	IFLA_IPTUN_FMRS,
+ 	__IFLA_IPTUN_MAX,
+ };
+ #define IFLA_IPTUN_MAX	(__IFLA_IPTUN_MAX - 1)
+ 
++enum {
++	IFLA_IPTUN_FMR_UNSPEC,
++	IFLA_IPTUN_FMR_IP6_PREFIX,
++	IFLA_IPTUN_FMR_IP4_PREFIX,
++	IFLA_IPTUN_FMR_IP6_PREFIX_LEN,
++	IFLA_IPTUN_FMR_IP4_PREFIX_LEN,
++	IFLA_IPTUN_FMR_EA_LEN,
++	IFLA_IPTUN_FMR_OFFSET,
++	__IFLA_IPTUN_FMR_MAX,
++};
++#define IFLA_IPTUN_FMR_MAX (__IFLA_IPTUN_FMR_MAX - 1)
++
+ enum tunnel_encap_types {
+ 	TUNNEL_ENCAP_NONE,
+ 	TUNNEL_ENCAP_FOU,
+--- a/net/ipv6/ip6_tunnel.c
++++ b/net/ipv6/ip6_tunnel.c
+@@ -16,6 +16,8 @@
+  *      as published by the Free Software Foundation; either version
+  *      2 of the License, or (at your option) any later version.
+  *
++ *	Changes:
++ * Steven Barth <cyrus@openwrt.org>:		MAP-E FMR support
+  */
+ 
+ #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
+@@ -77,11 +79,9 @@ static bool log_ecn_error = true;
+ module_param(log_ecn_error, bool, 0644);
+ MODULE_PARM_DESC(log_ecn_error, "Log packets received with corrupted ECN");
+ 
+-static u32 HASH(const struct in6_addr *addr1, const struct in6_addr *addr2)
++static u32 HASH(const struct in6_addr *addr)
+ {
+-	u32 hash = ipv6_addr_hash(addr1) ^ ipv6_addr_hash(addr2);
+-
+-	return hash_32(hash, HASH_SIZE_SHIFT);
++	return hash_32(ipv6_addr_hash(addr), HASH_SIZE_SHIFT);
+ }
+ 
+ static int ip6_tnl_dev_init(struct net_device *dev);
+@@ -180,27 +180,36 @@ EXPORT_SYMBOL_GPL(ip6_tnl_dst_store);
+ static struct ip6_tnl *
+ ip6_tnl_lookup(struct net *net, const struct in6_addr *remote, const struct in6_addr *local)
+ {
+-	unsigned int hash = HASH(remote, local);
++	unsigned int hash = HASH(local);
+ 	struct ip6_tnl *t;
+ 	struct ip6_tnl_net *ip6n = net_generic(net, ip6_tnl_net_id);
+ 	struct in6_addr any;
++	struct __ip6_tnl_fmr *fmr;
+ 
+ 	for_each_ip6_tunnel_rcu(ip6n->tnls_r_l[hash]) {
+-		if (ipv6_addr_equal(local, &t->parms.laddr) &&
+-		    ipv6_addr_equal(remote, &t->parms.raddr) &&
+-		    (t->dev->flags & IFF_UP))
++		if (!ipv6_addr_equal(local, &t->parms.laddr) ||
++				!(t->dev->flags & IFF_UP))
++			continue;
++
++		if (ipv6_addr_equal(remote, &t->parms.raddr))
+ 			return t;
++
++		for (fmr = t->parms.fmrs; fmr; fmr = fmr->next) {
++			if (ipv6_prefix_equal(remote, &fmr->ip6_prefix,
++					fmr->ip6_prefix_len))
++				return t;
++		}
+ 	}
+ 
+ 	memset(&any, 0, sizeof(any));
+-	hash = HASH(&any, local);
++	hash = HASH(local);
+ 	for_each_ip6_tunnel_rcu(ip6n->tnls_r_l[hash]) {
+ 		if (ipv6_addr_equal(local, &t->parms.laddr) &&
+ 		    (t->dev->flags & IFF_UP))
+ 			return t;
+ 	}
+ 
+-	hash = HASH(remote, &any);
++	hash = HASH(&any);
+ 	for_each_ip6_tunnel_rcu(ip6n->tnls_r_l[hash]) {
+ 		if (ipv6_addr_equal(remote, &t->parms.raddr) &&
+ 		    (t->dev->flags & IFF_UP))
+@@ -235,7 +244,7 @@ ip6_tnl_bucket(struct ip6_tnl_net *ip6n,
+ 
+ 	if (!ipv6_addr_any(remote) || !ipv6_addr_any(local)) {
+ 		prio = 1;
+-		h = HASH(remote, local);
++		h = HASH(local);
+ 	}
+ 	return &ip6n->tnls[prio][h];
+ }
+@@ -405,6 +414,12 @@ ip6_tnl_dev_uninit(struct net_device *de
+ 	struct net *net = t->net;
+ 	struct ip6_tnl_net *ip6n = net_generic(net, ip6_tnl_net_id);
+ 
++	while (t->parms.fmrs) {
++		struct __ip6_tnl_fmr *next = t->parms.fmrs->next;
++		kfree(t->parms.fmrs);
++		t->parms.fmrs = next;
++	}
++
+ 	if (dev == ip6n->fb_tnl_dev)
+ 		RCU_INIT_POINTER(ip6n->tnls_wc[0], NULL);
+ 	else
+@@ -791,6 +806,108 @@ int ip6_tnl_rcv_ctl(struct ip6_tnl *t,
+ }
+ EXPORT_SYMBOL_GPL(ip6_tnl_rcv_ctl);
+ 
++
++/**
++ * ip4ip6_fmr_calc - calculate target / source IPv6-address based on FMR
++ *   @dest: destination IPv6 address buffer
++ *   @skb: received socket buffer
++ *   @fmr: MAP FMR
++ *   @xmit: Calculate for xmit or rcv
++ **/
++static void ip4ip6_fmr_calc(struct in6_addr *dest,
++		const struct iphdr *iph, const uint8_t *end,
++		const struct __ip6_tnl_fmr *fmr, bool xmit)
++{
++	int psidlen = fmr->ea_len - (32 - fmr->ip4_prefix_len);
++	u8 *portp = NULL;
++	bool use_dest_addr;
++	const struct iphdr *dsth = iph;
++
++	if ((u8*)dsth >= end)
++		return;
++
++	/* find significant IP header */
++	if (iph->protocol == IPPROTO_ICMP) {
++		struct icmphdr *ih = (struct icmphdr*)(((u8*)dsth) + dsth->ihl * 4);
++		if (ih && ((u8*)&ih[1]) <= end && (
++			ih->type == ICMP_DEST_UNREACH ||
++			ih->type == ICMP_SOURCE_QUENCH ||
++			ih->type == ICMP_TIME_EXCEEDED ||
++			ih->type == ICMP_PARAMETERPROB ||
++			ih->type == ICMP_REDIRECT))
++				dsth = (const struct iphdr*)&ih[1];
++	}
++
++	/* in xmit-path use dest port by default and source port only if
++		this is an ICMP reply to something else; vice versa in rcv-path */
++	use_dest_addr = (xmit && dsth == iph) || (!xmit && dsth != iph);
++
++	/* get dst port */
++	if (((u8*)&dsth[1]) <= end && (
++		dsth->protocol == IPPROTO_UDP ||
++		dsth->protocol == IPPROTO_TCP ||
++		dsth->protocol == IPPROTO_SCTP ||
++		dsth->protocol == IPPROTO_DCCP)) {
++			/* for UDP, TCP, SCTP and DCCP source and dest port
++			follow IPv4 header directly */
++			portp = ((u8*)dsth) + dsth->ihl * 4;
++
++			if (use_dest_addr)
++				portp += sizeof(u16);
++	} else if (iph->protocol == IPPROTO_ICMP) {
++		struct icmphdr *ih = (struct icmphdr*)(((u8*)dsth) + dsth->ihl * 4);
++
++		/* use icmp identifier as port */
++		if (((u8*)&ih) <= end && (
++		    (use_dest_addr && (
++		    ih->type == ICMP_ECHOREPLY ||
++			ih->type == ICMP_TIMESTAMPREPLY ||
++			ih->type == ICMP_INFO_REPLY ||
++			ih->type == ICMP_ADDRESSREPLY)) ||
++			(!use_dest_addr && (
++			ih->type == ICMP_ECHO ||
++			ih->type == ICMP_TIMESTAMP ||
++			ih->type == ICMP_INFO_REQUEST ||
++			ih->type == ICMP_ADDRESS)
++			)))
++				portp = (u8*)&ih->un.echo.id;
++	}
++
++	if ((portp && &portp[2] <= end) || psidlen == 0) {
++		int frombyte = fmr->ip6_prefix_len / 8;
++		int fromrem = fmr->ip6_prefix_len % 8;
++		int bytes = sizeof(struct in6_addr) - frombyte;
++		const u32 *addr = (use_dest_addr) ? &iph->daddr : &iph->saddr;
++		u64 eabits = ((u64)ntohl(*addr)) << (32 + fmr->ip4_prefix_len);
++		u64 t = 0;
++
++		/* extract PSID from port and add it to eabits */
++		u16 psidbits = 0;
++		if (psidlen > 0) {
++			psidbits = ((u16)portp[0]) << 8 | ((u16)portp[1]);
++			psidbits >>= 16 - psidlen - fmr->offset;
++			psidbits = (u16)(psidbits << (16 - psidlen));
++			eabits |= ((u64)psidbits) << (48 - (fmr->ea_len - psidlen));
++		}
++
++		/* rewrite destination address */
++		*dest = fmr->ip6_prefix;
++		memcpy(&dest->s6_addr[10], addr, sizeof(*addr));
++		dest->s6_addr16[7] = htons(psidbits >> (16 - psidlen));
++
++		if (bytes > sizeof(u64))
++			bytes = sizeof(u64);
++
++		/* insert eabits */
++		memcpy(&t, &dest->s6_addr[frombyte], bytes);
++		t = be64_to_cpu(t) & ~(((((u64)1) << fmr->ea_len) - 1)
++			<< (64 - fmr->ea_len - fromrem));
++		t = cpu_to_be64(t | (eabits >> fromrem));
++		memcpy(&dest->s6_addr[frombyte], &t, bytes);
++	}
++}
++
++
+ /**
+  * ip6_tnl_rcv - decapsulate IPv6 packet and retransmit it locally
+  *   @skb: received socket buffer
+@@ -836,6 +953,26 @@ static int ip6_tnl_rcv(struct sk_buff *s
+ 		skb_reset_network_header(skb);
+ 		skb->protocol = htons(protocol);
+ 		memset(skb->cb, 0, sizeof(struct inet6_skb_parm));
++		if (protocol == ETH_P_IP &&
++			!ipv6_addr_equal(&ipv6h->saddr, &t->parms.raddr)) {
++				/* Packet didn't come from BR, so lookup FMR */
++				struct __ip6_tnl_fmr *fmr;
++				struct in6_addr expected = t->parms.raddr;
++				for (fmr = t->parms.fmrs; fmr; fmr = fmr->next)
++					if (ipv6_prefix_equal(&ipv6h->saddr,
++						&fmr->ip6_prefix, fmr->ip6_prefix_len))
++							break;
++
++				/* Check that IPv6 matches IPv4 source to prevent spoofing */
++				if (fmr)
++					ip4ip6_fmr_calc(&expected, ip_hdr(skb),
++							skb_tail_pointer(skb), fmr, false);
++
++				if (!ipv6_addr_equal(&ipv6h->saddr, &expected)) {
++					rcu_read_unlock();
++					goto discard;
++				}
++		}
+ 
+ 		__skb_tunnel_rx(skb, t->dev, t->net);
+ 
+@@ -1129,6 +1266,7 @@ ip4ip6_tnl_xmit(struct sk_buff *skb, str
+ 	__u32 mtu;
+ 	u8 tproto;
+ 	int err;
++	struct __ip6_tnl_fmr *fmr;
+ 
+ 	tproto = ACCESS_ONCE(t->parms.proto);
+ 	if (tproto != IPPROTO_IPIP && tproto != 0)
+@@ -1148,6 +1286,18 @@ ip4ip6_tnl_xmit(struct sk_buff *skb, str
+ 	if (t->parms.flags & IP6_TNL_F_USE_ORIG_FWMARK)
+ 		fl6.flowi6_mark = skb->mark;
+ 
++	/* try to find matching FMR */
++	for (fmr = t->parms.fmrs; fmr; fmr = fmr->next) {
++		unsigned mshift = 32 - fmr->ip4_prefix_len;
++		if (ntohl(fmr->ip4_prefix.s_addr) >> mshift ==
++				ntohl(iph->daddr) >> mshift)
++			break;
++	}
++
++	/* change dstaddr according to FMR */
++	if (fmr)
++		ip4ip6_fmr_calc(&fl6.daddr, iph, skb_tail_pointer(skb), fmr, true);
++
+ 	err = ip6_tnl_xmit2(skb, dev, dsfield, &fl6, encap_limit, &mtu);
+ 	if (err != 0) {
+ 		/* XXX: send ICMP error even if DF is not set. */
+@@ -1318,6 +1468,14 @@ ip6_tnl_change(struct ip6_tnl *t, const
+ 	t->parms.flowinfo = p->flowinfo;
+ 	t->parms.link = p->link;
+ 	t->parms.proto = p->proto;
++
++	while (t->parms.fmrs) {
++		struct __ip6_tnl_fmr *next = t->parms.fmrs->next;
++		kfree(t->parms.fmrs);
++		t->parms.fmrs = next;
++	}
++	t->parms.fmrs = p->fmrs;
++
+ 	ip6_tnl_dst_reset(t);
+ 	ip6_tnl_link_config(t);
+ 	return 0;
+@@ -1356,6 +1514,7 @@ ip6_tnl_parm_from_user(struct __ip6_tnl_
+ 	p->flowinfo = u->flowinfo;
+ 	p->link = u->link;
+ 	p->proto = u->proto;
++	p->fmrs = NULL;
+ 	memcpy(p->name, u->name, sizeof(u->name));
+ }
+ 
+@@ -1634,6 +1793,15 @@ static int ip6_tnl_validate(struct nlatt
+ 	return 0;
+ }
+ 
++static const struct nla_policy ip6_tnl_fmr_policy[IFLA_IPTUN_FMR_MAX + 1] = {
++	[IFLA_IPTUN_FMR_IP6_PREFIX] = { .len = sizeof(struct in6_addr) },
++	[IFLA_IPTUN_FMR_IP4_PREFIX] = { .len = sizeof(struct in_addr) },
++	[IFLA_IPTUN_FMR_IP6_PREFIX_LEN] = { .type = NLA_U8 },
++	[IFLA_IPTUN_FMR_IP4_PREFIX_LEN] = { .type = NLA_U8 },
++	[IFLA_IPTUN_FMR_EA_LEN] = { .type = NLA_U8 },
++	[IFLA_IPTUN_FMR_OFFSET] = { .type = NLA_U8 }
++};
++
+ static void ip6_tnl_netlink_parms(struct nlattr *data[],
+ 				  struct __ip6_tnl_parm *parms)
+ {
+@@ -1667,6 +1835,46 @@ static void ip6_tnl_netlink_parms(struct
+ 
+ 	if (data[IFLA_IPTUN_PROTO])
+ 		parms->proto = nla_get_u8(data[IFLA_IPTUN_PROTO]);
++
++	if (data[IFLA_IPTUN_FMRS]) {
++		unsigned rem;
++		struct nlattr *fmr;
++		nla_for_each_nested(fmr, data[IFLA_IPTUN_FMRS], rem) {
++			struct nlattr *fmrd[IFLA_IPTUN_FMR_MAX + 1], *c;
++			struct __ip6_tnl_fmr *nfmr;
++
++			nla_parse_nested(fmrd, IFLA_IPTUN_FMR_MAX,
++				fmr, ip6_tnl_fmr_policy);
++
++			if (!(nfmr = kzalloc(sizeof(*nfmr), GFP_KERNEL)))
++				continue;
++
++			nfmr->offset = 6;
++
++			if ((c = fmrd[IFLA_IPTUN_FMR_IP6_PREFIX]))
++				nla_memcpy(&nfmr->ip6_prefix, fmrd[IFLA_IPTUN_FMR_IP6_PREFIX],
++					sizeof(nfmr->ip6_prefix));
++
++			if ((c = fmrd[IFLA_IPTUN_FMR_IP4_PREFIX]))
++				nla_memcpy(&nfmr->ip4_prefix, fmrd[IFLA_IPTUN_FMR_IP4_PREFIX],
++					sizeof(nfmr->ip4_prefix));
++
++			if ((c = fmrd[IFLA_IPTUN_FMR_IP6_PREFIX_LEN]))
++				nfmr->ip6_prefix_len = nla_get_u8(c);
++
++			if ((c = fmrd[IFLA_IPTUN_FMR_IP4_PREFIX_LEN]))
++				nfmr->ip4_prefix_len = nla_get_u8(c);
++
++			if ((c = fmrd[IFLA_IPTUN_FMR_EA_LEN]))
++				nfmr->ea_len = nla_get_u8(c);
++
++			if ((c = fmrd[IFLA_IPTUN_FMR_OFFSET]))
++				nfmr->offset = nla_get_u8(c);
++
++			nfmr->next = parms->fmrs;
++			parms->fmrs = nfmr;
++		}
++	}
+ }
+ 
+ static int ip6_tnl_newlink(struct net *src_net, struct net_device *dev,
+@@ -1719,6 +1927,12 @@ static void ip6_tnl_dellink(struct net_d
+ 
+ static size_t ip6_tnl_get_size(const struct net_device *dev)
+ {
++	const struct ip6_tnl *t = netdev_priv(dev);
++	struct __ip6_tnl_fmr *c;
++	int fmrs = 0;
++	for (c = t->parms.fmrs; c; c = c->next)
++		++fmrs;
++
+ 	return
+ 		/* IFLA_IPTUN_LINK */
+ 		nla_total_size(4) +
+@@ -1736,6 +1950,24 @@ static size_t ip6_tnl_get_size(const str
+ 		nla_total_size(4) +
+ 		/* IFLA_IPTUN_PROTO */
+ 		nla_total_size(1) +
++		/* IFLA_IPTUN_FMRS */
++		nla_total_size(0) +
++		(
++			/* nest */
++			nla_total_size(0) +
++			/* IFLA_IPTUN_FMR_IP6_PREFIX */
++			nla_total_size(sizeof(struct in6_addr)) +
++			/* IFLA_IPTUN_FMR_IP4_PREFIX */
++			nla_total_size(sizeof(struct in_addr)) +
++			/* IFLA_IPTUN_FMR_EA_LEN */
++			nla_total_size(1) +
++			/* IFLA_IPTUN_FMR_IP6_PREFIX_LEN */
++			nla_total_size(1) +
++			/* IFLA_IPTUN_FMR_IP4_PREFIX_LEN */
++			nla_total_size(1) +
++			/* IFLA_IPTUN_FMR_OFFSET */
++			nla_total_size(1)
++		) * fmrs +
+ 		0;
+ }
+ 
+@@ -1743,6 +1975,9 @@ static int ip6_tnl_fill_info(struct sk_b
+ {
+ 	struct ip6_tnl *tunnel = netdev_priv(dev);
+ 	struct __ip6_tnl_parm *parm = &tunnel->parms;
++	struct __ip6_tnl_fmr *c;
++	int fmrcnt = 0;
++	struct nlattr *fmrs;
+ 
+ 	if (nla_put_u32(skb, IFLA_IPTUN_LINK, parm->link) ||
+ 	    nla_put(skb, IFLA_IPTUN_LOCAL, sizeof(struct in6_addr),
+@@ -1753,8 +1988,27 @@ static int ip6_tnl_fill_info(struct sk_b
+ 	    nla_put_u8(skb, IFLA_IPTUN_ENCAP_LIMIT, parm->encap_limit) ||
+ 	    nla_put_be32(skb, IFLA_IPTUN_FLOWINFO, parm->flowinfo) ||
+ 	    nla_put_u32(skb, IFLA_IPTUN_FLAGS, parm->flags) ||
+-	    nla_put_u8(skb, IFLA_IPTUN_PROTO, parm->proto))
++	    nla_put_u8(skb, IFLA_IPTUN_PROTO, parm->proto) ||
++	    !(fmrs = nla_nest_start(skb, IFLA_IPTUN_FMRS)))
+ 		goto nla_put_failure;
++
++	for (c = parm->fmrs; c; c = c->next) {
++		struct nlattr *fmr = nla_nest_start(skb, ++fmrcnt);
++		if (!fmr ||
++			nla_put(skb, IFLA_IPTUN_FMR_IP6_PREFIX,
++				sizeof(c->ip6_prefix), &c->ip6_prefix) ||
++			nla_put(skb, IFLA_IPTUN_FMR_IP4_PREFIX,
++				sizeof(c->ip4_prefix), &c->ip4_prefix) ||
++			nla_put_u8(skb, IFLA_IPTUN_FMR_IP6_PREFIX_LEN, c->ip6_prefix_len) ||
++			nla_put_u8(skb, IFLA_IPTUN_FMR_IP4_PREFIX_LEN, c->ip4_prefix_len) ||
++			nla_put_u8(skb, IFLA_IPTUN_FMR_EA_LEN, c->ea_len) ||
++			nla_put_u8(skb, IFLA_IPTUN_FMR_OFFSET, c->offset))
++				goto nla_put_failure;
++
++		nla_nest_end(skb, fmr);
++	}
++	nla_nest_end(skb, fmrs);
++
+ 	return 0;
+ 
+ nla_put_failure:
+@@ -1778,6 +2032,7 @@ static const struct nla_policy ip6_tnl_p
+ 	[IFLA_IPTUN_FLOWINFO]		= { .type = NLA_U32 },
+ 	[IFLA_IPTUN_FLAGS]		= { .type = NLA_U32 },
+ 	[IFLA_IPTUN_PROTO]		= { .type = NLA_U8 },
++	[IFLA_IPTUN_FMRS]		= { .type = NLA_NESTED },
+ };
+ 
+ static struct rtnl_link_ops ip6_link_ops __read_mostly = {
diff --git a/target/linux/generic/patches-4.0/667-ipv6-Fixed-source-specific-default-route-handling.patch b/target/linux/generic/patches-4.0/667-ipv6-Fixed-source-specific-default-route-handling.patch
new file mode 100644
index 0000000..50ac1db
--- /dev/null
+++ b/target/linux/generic/patches-4.0/667-ipv6-Fixed-source-specific-default-route-handling.patch
@@ -0,0 +1,97 @@
+From e16e888b525503be05b3aea64190e8b3bdef44d0 Mon Sep 17 00:00:00 2001
+From: Markus Stenberg <markus.stenberg@iki.fi>
+Date: Tue, 5 May 2015 13:36:59 +0300
+Subject: [PATCH] ipv6: Fixed source specific default route handling.
+
+If there are only IPv6 source specific default routes present, the
+host gets -ENETUNREACH on e.g. connect() because ip6_dst_lookup_tail
+calls ip6_route_output first, and given source address any, it fails,
+and ip6_route_get_saddr is never called.
+
+The change is to use the ip6_route_get_saddr, even if the initial
+ip6_route_output fails, and then doing ip6_route_output _again_ after
+we have appropriate source address available.
+
+Note that this is '99% fix' to the problem; a correct fix would be to
+do route lookups only within addrconf.c when picking a source address,
+and never call ip6_route_output before source address has been
+populated.
+
+Signed-off-by: Markus Stenberg <markus.stenberg@iki.fi>
+Signed-off-by: David S. Miller <davem@davemloft.net>
+---
+ net/ipv6/ip6_output.c | 39 +++++++++++++++++++++++++++++++--------
+ net/ipv6/route.c      |  5 +++--
+ 2 files changed, 34 insertions(+), 10 deletions(-)
+
+--- a/net/ipv6/ip6_output.c
++++ b/net/ipv6/ip6_output.c
+@@ -883,22 +883,45 @@ static int ip6_dst_lookup_tail(struct so
+ #endif
+ 	int err;
+ 
+-	if (*dst == NULL)
+-		*dst = ip6_route_output(net, sk, fl6);
+-
+-	err = (*dst)->error;
+-	if (err)
+-		goto out_err_release;
++	/* The correct way to handle this would be to do
++	 * ip6_route_get_saddr, and then ip6_route_output; however,
++	 * the route-specific preferred source forces the
++	 * ip6_route_output call _before_ ip6_route_get_saddr.
++	 *
++	 * In source specific routing (no src=any default route),
++	 * ip6_route_output will fail given src=any saddr, though, so
++	 * that's why we try it again later.
++	 */
++	if (ipv6_addr_any(&fl6->saddr) && (!*dst || !(*dst)->error)) {
++		struct rt6_info *rt;
++		bool had_dst = *dst != NULL;
+ 
+-	if (ipv6_addr_any(&fl6->saddr)) {
+-		struct rt6_info *rt = (struct rt6_info *) *dst;
++		if (!had_dst)
++			*dst = ip6_route_output(net, sk, fl6);
++		rt = (*dst)->error ? NULL : (struct rt6_info *)*dst;
+ 		err = ip6_route_get_saddr(net, rt, &fl6->daddr,
+ 					  sk ? inet6_sk(sk)->srcprefs : 0,
+ 					  &fl6->saddr);
+ 		if (err)
+ 			goto out_err_release;
++
++		/* If we had an erroneous initial result, pretend it
++		 * never existed and let the SA-enabled version take
++		 * over.
++		 */
++		if (!had_dst && (*dst)->error) {
++			dst_release(*dst);
++			*dst = NULL;
++		}
+ 	}
+ 
++	if (!*dst)
++		*dst = ip6_route_output(net, sk, fl6);
++
++	err = (*dst)->error;
++	if (err)
++		goto out_err_release;
++
+ #ifdef CONFIG_IPV6_OPTIMISTIC_DAD
+ 	/*
+ 	 * Here if the dst entry we've looked up
+--- a/net/ipv6/route.c
++++ b/net/ipv6/route.c
+@@ -2247,9 +2247,10 @@ int ip6_route_get_saddr(struct net *net,
+ 			unsigned int prefs,
+ 			struct in6_addr *saddr)
+ {
+-	struct inet6_dev *idev = ip6_dst_idev((struct dst_entry *)rt);
++	struct inet6_dev *idev =
++		rt ? ip6_dst_idev((struct dst_entry *)rt) : NULL;
+ 	int err = 0;
+-	if (rt->rt6i_prefsrc.plen)
++	if (rt && rt->rt6i_prefsrc.plen)
+ 		*saddr = rt->rt6i_prefsrc.addr;
+ 	else
+ 		err = ipv6_dev_get_saddr(net, idev ? idev->dev : NULL,
diff --git a/target/linux/generic/patches-4.0/670-ipv6-allow-rejecting-with-source-address-failed-policy.patch b/target/linux/generic/patches-4.0/670-ipv6-allow-rejecting-with-source-address-failed-policy.patch
new file mode 100644
index 0000000..7447760
--- /dev/null
+++ b/target/linux/generic/patches-4.0/670-ipv6-allow-rejecting-with-source-address-failed-policy.patch
@@ -0,0 +1,249 @@
+From 1b5aaa4b16f6e6471ab1c07b38068197a1b4c395 Mon Sep 17 00:00:00 2001
+From: Jonas Gorski <jogo@openwrt.org>
+Date: Fri, 24 May 2013 14:40:54 +0200
+Subject: [PATCH 1/2] ipv6: allow rejecting with "source address failed policy"
+
+RFC6204 L-14 requires rejecting traffic from invalid addresses with
+ICMPv6 Destination Unreachable, Code 5 (Source address failed ingress/
+egress policy) on the LAN side, so add an appropriate rule for that.
+
+Signed-off-by: Jonas Gorski <jogo@openwrt.org>
+---
+ include/net/netns/ipv6.h       |  1 +
+ include/uapi/linux/fib_rules.h |  4 +++
+ include/uapi/linux/rtnetlink.h |  1 +
+ net/ipv4/fib_semantics.c       |  4 +++
+ net/ipv4/fib_trie.c            |  1 +
+ net/ipv4/ipmr.c                |  1 +
+ net/ipv6/fib6_rules.c          |  4 +++
+ net/ipv6/ip6mr.c               |  2 ++
+ net/ipv6/route.c               | 58 +++++++++++++++++++++++++++++++++++++++++-
+ 9 files changed, 75 insertions(+), 1 deletion(-)
+
+--- a/include/net/netns/ipv6.h
++++ b/include/net/netns/ipv6.h
+@@ -59,6 +59,7 @@ struct netns_ipv6 {
+ 	unsigned long		 ip6_rt_last_gc;
+ #ifdef CONFIG_IPV6_MULTIPLE_TABLES
+ 	struct rt6_info         *ip6_prohibit_entry;
++	struct rt6_info		*ip6_policy_failed_entry;
+ 	struct rt6_info         *ip6_blk_hole_entry;
+ 	struct fib6_table       *fib6_local_tbl;
+ 	struct fib_rules_ops    *fib6_rules_ops;
+--- a/include/uapi/linux/fib_rules.h
++++ b/include/uapi/linux/fib_rules.h
+@@ -64,6 +64,10 @@ enum {
+ 	FR_ACT_BLACKHOLE,	/* Drop without notification */
+ 	FR_ACT_UNREACHABLE,	/* Drop with ENETUNREACH */
+ 	FR_ACT_PROHIBIT,	/* Drop with EACCES */
++	FR_ACT_RES9,
++	FR_ACT_RES10,
++	FR_ACT_RES11,
++	FR_ACT_POLICY_FAILED,	/* Drop with EACCES */
+ 	__FR_ACT_MAX,
+ };
+ 
+--- a/include/uapi/linux/rtnetlink.h
++++ b/include/uapi/linux/rtnetlink.h
+@@ -208,6 +208,7 @@ enum {
+ 	RTN_THROW,		/* Not in this table		*/
+ 	RTN_NAT,		/* Translate this address	*/
+ 	RTN_XRESOLVE,		/* Use external resolver	*/
++	RTN_POLICY_FAILED,	/* Failed ingress/egress policy */
+ 	__RTN_MAX
+ };
+ 
+--- a/net/ipv4/fib_semantics.c
++++ b/net/ipv4/fib_semantics.c
+@@ -138,6 +138,10 @@ const struct fib_prop fib_props[RTN_MAX
+ 		.error	= -EINVAL,
+ 		.scope	= RT_SCOPE_NOWHERE,
+ 	},
++	[RTN_POLICY_FAILED] = {
++		.error	= -EACCES,
++		.scope	= RT_SCOPE_UNIVERSE,
++	},
+ };
+ 
+ static void rt_fibinfo_free(struct rtable __rcu **rtp)
+--- a/net/ipv4/fib_trie.c
++++ b/net/ipv4/fib_trie.c
+@@ -2236,6 +2236,7 @@ static const char *const rtn_type_names[
+ 	[RTN_THROW] = "THROW",
+ 	[RTN_NAT] = "NAT",
+ 	[RTN_XRESOLVE] = "XRESOLVE",
++	[RTN_POLICY_FAILED] = "POLICY_FAILED",
+ };
+ 
+ static inline const char *rtn_type(char *buf, size_t len, unsigned int t)
+--- a/net/ipv4/ipmr.c
++++ b/net/ipv4/ipmr.c
+@@ -184,6 +184,7 @@ static int ipmr_rule_action(struct fib_r
+ 	case FR_ACT_UNREACHABLE:
+ 		return -ENETUNREACH;
+ 	case FR_ACT_PROHIBIT:
++	case FR_ACT_POLICY_FAILED:
+ 		return -EACCES;
+ 	case FR_ACT_BLACKHOLE:
+ 	default:
+--- a/net/ipv6/fib6_rules.c
++++ b/net/ipv6/fib6_rules.c
+@@ -73,6 +73,10 @@ static int fib6_rule_action(struct fib_r
+ 		err = -EACCES;
+ 		rt = net->ipv6.ip6_prohibit_entry;
+ 		goto discard_pkt;
++	case FR_ACT_POLICY_FAILED:
++		err = -EACCES;
++		rt = net->ipv6.ip6_policy_failed_entry;
++		goto discard_pkt;
+ 	}
+ 
+ 	table = fib6_get_table(net, rule->table);
+--- a/net/ipv6/ip6mr.c
++++ b/net/ipv6/ip6mr.c
+@@ -169,6 +169,8 @@ static int ip6mr_rule_action(struct fib_
+ 		return -ENETUNREACH;
+ 	case FR_ACT_PROHIBIT:
+ 		return -EACCES;
++	case FR_ACT_POLICY_FAILED:
++		return -EACCES;
+ 	case FR_ACT_BLACKHOLE:
+ 	default:
+ 		return -EINVAL;
+--- a/net/ipv6/route.c
++++ b/net/ipv6/route.c
+@@ -87,6 +87,8 @@ static int		ip6_pkt_discard(struct sk_bu
+ static int		ip6_pkt_discard_out(struct sock *sk, struct sk_buff *skb);
+ static int		ip6_pkt_prohibit(struct sk_buff *skb);
+ static int		ip6_pkt_prohibit_out(struct sock *sk, struct sk_buff *skb);
++static int		ip6_pkt_policy_failed(struct sk_buff *skb);
++static int		ip6_pkt_policy_failed_out(struct sock *sk, struct sk_buff *skb);
+ static void		ip6_link_failure(struct sk_buff *skb);
+ static void		ip6_rt_update_pmtu(struct dst_entry *dst, struct sock *sk,
+ 					   struct sk_buff *skb, u32 mtu);
+@@ -283,6 +285,21 @@ static const struct rt6_info ip6_prohibi
+ 	.rt6i_ref	= ATOMIC_INIT(1),
+ };
+ 
++static const struct rt6_info ip6_policy_failed_entry_template = {
++	.dst = {
++		.__refcnt	= ATOMIC_INIT(1),
++		.__use		= 1,
++		.obsolete	= DST_OBSOLETE_FORCE_CHK,
++		.error		= -EACCES,
++		.input		= ip6_pkt_policy_failed,
++		.output		= ip6_pkt_policy_failed_out,
++	},
++	.rt6i_flags	= (RTF_REJECT | RTF_NONEXTHOP),
++	.rt6i_protocol	= RTPROT_KERNEL,
++	.rt6i_metric	= ~(u32) 0,
++	.rt6i_ref	= ATOMIC_INIT(1),
++};
++
+ static const struct rt6_info ip6_blk_hole_entry_template = {
+ 	.dst = {
+ 		.__refcnt	= ATOMIC_INIT(1),
+@@ -1637,6 +1654,11 @@ int ip6_route_add(struct fib6_config *cf
+ 			rt->dst.output = ip6_pkt_prohibit_out;
+ 			rt->dst.input = ip6_pkt_prohibit;
+ 			break;
++		case RTN_POLICY_FAILED:
++			rt->dst.error = -EACCES;
++			rt->dst.output = ip6_pkt_policy_failed_out;
++			rt->dst.input = ip6_pkt_policy_failed;
++			break;
+ 		case RTN_THROW:
+ 		default:
+ 			rt->dst.error = (cfg->fc_type == RTN_THROW) ? -EAGAIN
+@@ -2204,6 +2226,17 @@ static int ip6_pkt_prohibit_out(struct s
+ 	return ip6_pkt_drop(skb, ICMPV6_ADM_PROHIBITED, IPSTATS_MIB_OUTNOROUTES);
+ }
+ 
++static int ip6_pkt_policy_failed(struct sk_buff *skb)
++{
++	return ip6_pkt_drop(skb, ICMPV6_POLICY_FAIL, IPSTATS_MIB_INNOROUTES);
++}
++
++static int ip6_pkt_policy_failed_out(struct sock *sk, struct sk_buff *skb)
++{
++	skb->dev = skb_dst(skb)->dev;
++	return ip6_pkt_drop(skb, ICMPV6_POLICY_FAIL, IPSTATS_MIB_OUTNOROUTES);
++}
++
+ /*
+  *	Allocate a dst for local (unicast / anycast) address.
+  */
+@@ -2428,7 +2461,8 @@ static int rtm_to_fib6_config(struct sk_
+ 	if (rtm->rtm_type == RTN_UNREACHABLE ||
+ 	    rtm->rtm_type == RTN_BLACKHOLE ||
+ 	    rtm->rtm_type == RTN_PROHIBIT ||
+-	    rtm->rtm_type == RTN_THROW)
++	    rtm->rtm_type == RTN_THROW ||
++	    rtm->rtm_type == RTN_POLICY_FAILED)
+ 		cfg->fc_flags |= RTF_REJECT;
+ 
+ 	if (rtm->rtm_type == RTN_LOCAL)
+@@ -2631,6 +2665,9 @@ static int rt6_fill_node(struct net *net
+ 		case -EACCES:
+ 			rtm->rtm_type = RTN_PROHIBIT;
+ 			break;
++		case -EPERM:
++			rtm->rtm_type = RTN_POLICY_FAILED;
++			break;
+ 		case -EAGAIN:
+ 			rtm->rtm_type = RTN_THROW;
+ 			break;
+@@ -2885,6 +2922,8 @@ static int ip6_route_dev_notify(struct n
+ #ifdef CONFIG_IPV6_MULTIPLE_TABLES
+ 		net->ipv6.ip6_prohibit_entry->dst.dev = dev;
+ 		net->ipv6.ip6_prohibit_entry->rt6i_idev = in6_dev_get(dev);
++		net->ipv6.ip6_policy_failed_entry->dst.dev = dev;
++		net->ipv6.ip6_policy_failed_entry->rt6i_idev = in6_dev_get(dev);
+ 		net->ipv6.ip6_blk_hole_entry->dst.dev = dev;
+ 		net->ipv6.ip6_blk_hole_entry->rt6i_idev = in6_dev_get(dev);
+ #endif
+@@ -3101,6 +3140,17 @@ static int __net_init ip6_route_net_init
+ 	net->ipv6.ip6_blk_hole_entry->dst.ops = &net->ipv6.ip6_dst_ops;
+ 	dst_init_metrics(&net->ipv6.ip6_blk_hole_entry->dst,
+ 			 ip6_template_metrics, true);
++
++	net->ipv6.ip6_policy_failed_entry =
++		kmemdup(&ip6_policy_failed_entry_template,
++			sizeof(*net->ipv6.ip6_policy_failed_entry), GFP_KERNEL);
++	if (!net->ipv6.ip6_policy_failed_entry)
++		goto out_ip6_blk_hole_entry;
++	net->ipv6.ip6_policy_failed_entry->dst.path =
++		(struct dst_entry *)net->ipv6.ip6_policy_failed_entry;
++	net->ipv6.ip6_policy_failed_entry->dst.ops = &net->ipv6.ip6_dst_ops;
++	dst_init_metrics(&net->ipv6.ip6_policy_failed_entry->dst,
++			 ip6_template_metrics, true);
+ #endif
+ 
+ 	net->ipv6.sysctl.flush_delay = 0;
+@@ -3119,6 +3169,8 @@ out:
+ 	return ret;
+ 
+ #ifdef CONFIG_IPV6_MULTIPLE_TABLES
++out_ip6_blk_hole_entry:
++	kfree(net->ipv6.ip6_blk_hole_entry);
+ out_ip6_prohibit_entry:
+ 	kfree(net->ipv6.ip6_prohibit_entry);
+ out_ip6_null_entry:
+@@ -3136,6 +3188,7 @@ static void __net_exit ip6_route_net_exi
+ #ifdef CONFIG_IPV6_MULTIPLE_TABLES
+ 	kfree(net->ipv6.ip6_prohibit_entry);
+ 	kfree(net->ipv6.ip6_blk_hole_entry);
++	kfree(net->ipv6.ip6_policy_failed_entry);
+ #endif
+ 	dst_entries_destroy(&net->ipv6.ip6_dst_ops);
+ }
+@@ -3232,6 +3285,9 @@ int __init ip6_route_init(void)
+ 	init_net.ipv6.ip6_prohibit_entry->rt6i_idev = in6_dev_get(init_net.loopback_dev);
+ 	init_net.ipv6.ip6_blk_hole_entry->dst.dev = init_net.loopback_dev;
+ 	init_net.ipv6.ip6_blk_hole_entry->rt6i_idev = in6_dev_get(init_net.loopback_dev);
++	init_net.ipv6.ip6_policy_failed_entry->dst.dev = init_net.loopback_dev;
++	init_net.ipv6.ip6_policy_failed_entry->rt6i_idev =
++		in6_dev_get(init_net.loopback_dev);
+   #endif
+ 	ret = fib6_init();
+ 	if (ret)
diff --git a/target/linux/generic/patches-4.0/671-net-provide-defines-for-_POLICY_FAILED-until-all-cod.patch b/target/linux/generic/patches-4.0/671-net-provide-defines-for-_POLICY_FAILED-until-all-cod.patch
new file mode 100644
index 0000000..6866f78
--- /dev/null
+++ b/target/linux/generic/patches-4.0/671-net-provide-defines-for-_POLICY_FAILED-until-all-cod.patch
@@ -0,0 +1,53 @@
+From 7749b481ce5d7e232b1f7da5e6b2c44816f51681 Mon Sep 17 00:00:00 2001
+From: Jonas Gorski <jogo@openwrt.org>
+Date: Sun, 19 Jan 2014 20:45:51 +0100
+Subject: [PATCH 2/2] net: provide defines for _POLICY_FAILED until all code is
+ updated
+
+Upstream introduced ICMPV6_POLICY_FAIL for code 5 of destination
+unreachable, conflicting with our name.
+
+Add appropriate defines to allow our code to build with the new
+name until we have updated our local patches for older kernels
+and userspace packages.
+
+Signed-off-by: Jonas Gorski <jogo@openwrt.org>
+---
+ include/uapi/linux/fib_rules.h | 2 ++
+ include/uapi/linux/icmpv6.h    | 2 ++
+ include/uapi/linux/rtnetlink.h | 2 ++
+ 3 files changed, 6 insertions(+)
+
+--- a/include/uapi/linux/fib_rules.h
++++ b/include/uapi/linux/fib_rules.h
+@@ -71,6 +71,8 @@ enum {
+ 	__FR_ACT_MAX,
+ };
+ 
++#define FR_ACT_FAILED_POLICY FR_ACT_POLICY_FAILED
++
+ #define FR_ACT_MAX (__FR_ACT_MAX - 1)
+ 
+ #endif
+--- a/include/uapi/linux/icmpv6.h
++++ b/include/uapi/linux/icmpv6.h
+@@ -118,6 +118,8 @@ struct icmp6hdr {
+ #define ICMPV6_POLICY_FAIL		5
+ #define ICMPV6_REJECT_ROUTE		6
+ 
++#define ICMPV6_FAILED_POLICY		ICMPV6_POLICY_FAIL
++
+ /*
+  *	Codes for Time Exceeded
+  */
+--- a/include/uapi/linux/rtnetlink.h
++++ b/include/uapi/linux/rtnetlink.h
+@@ -212,6 +212,8 @@ enum {
+ 	__RTN_MAX
+ };
+ 
++#define RTN_FAILED_POLICY RTN_POLICY_FAILED
++
+ #define RTN_MAX (__RTN_MAX - 1)
+ 
+ 
diff --git a/target/linux/generic/patches-4.0/680-NET-skip-GRO-for-foreign-MAC-addresses.patch b/target/linux/generic/patches-4.0/680-NET-skip-GRO-for-foreign-MAC-addresses.patch
new file mode 100644
index 0000000..f0d5b47
--- /dev/null
+++ b/target/linux/generic/patches-4.0/680-NET-skip-GRO-for-foreign-MAC-addresses.patch
@@ -0,0 +1,160 @@
+Subject: NET: skip GRO for foreign MAC addresses
+
+For network drivers using napi_gro_receive, packets are run through GRO,
+even when the destination MAC address does not match, and they're supposed
+to be delivered to another host behind a different bridge port.
+
+This can be very expensive, because for drivers without TSO or scatter-
+gather, this can only be undone by copying the skb and checksumming it
+again.
+
+To be able to track foreign MAC addresses in an inexpensive way, create
+a mask of changed bits in MAC addresses of upper devices. This allows
+handling VLANs and bridge devices with different addresses (as long as
+they are not too different).
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+
+--- a/net/core/dev.c
++++ b/net/core/dev.c
+@@ -4007,6 +4007,9 @@ static enum gro_result dev_gro_receive(s
+ 	enum gro_result ret;
+ 	int grow;
+ 
++	if (skb->gro_skip)
++		goto normal;
++
+ 	if (!(skb->dev->features & NETIF_F_GRO))
+ 		goto normal;
+ 
+@@ -5154,6 +5157,48 @@ static void __netdev_adjacent_dev_unlink
+ 					   &upper_dev->adj_list.lower);
+ }
+ 
++static void __netdev_addr_mask(unsigned char *mask, const unsigned char *addr,
++			       struct net_device *dev)
++{
++	int i;
++
++	for (i = 0; i < dev->addr_len; i++)
++		mask[i] |= addr[i] ^ dev->dev_addr[i];
++}
++
++static void __netdev_upper_mask(unsigned char *mask, struct net_device *dev,
++				struct net_device *lower)
++{
++	struct net_device *cur;
++	struct list_head *iter;
++
++	netdev_for_each_upper_dev_rcu(dev, cur, iter) {
++		__netdev_addr_mask(mask, cur->dev_addr, lower);
++		__netdev_upper_mask(mask, cur, lower);
++	}
++}
++
++static void __netdev_update_addr_mask(struct net_device *dev)
++{
++	unsigned char mask[MAX_ADDR_LEN];
++	struct net_device *cur;
++	struct list_head *iter;
++
++	memset(mask, 0, sizeof(mask));
++	__netdev_upper_mask(mask, dev, dev);
++	memcpy(dev->local_addr_mask, mask, dev->addr_len);
++
++	netdev_for_each_lower_dev(dev, cur, iter)
++		__netdev_update_addr_mask(cur);
++}
++
++static void netdev_update_addr_mask(struct net_device *dev)
++{
++	rcu_read_lock();
++	__netdev_update_addr_mask(dev);
++	rcu_read_unlock();
++}
++
+ static int __netdev_upper_dev_link(struct net_device *dev,
+ 				   struct net_device *upper_dev, bool master,
+ 				   void *private)
+@@ -5214,6 +5259,7 @@ static int __netdev_upper_dev_link(struc
+ 			goto rollback_lower_mesh;
+ 	}
+ 
++	netdev_update_addr_mask(dev);
+ 	call_netdevice_notifiers(NETDEV_CHANGEUPPER, dev);
+ 	return 0;
+ 
+@@ -5331,6 +5377,7 @@ void netdev_upper_dev_unlink(struct net_
+ 	list_for_each_entry(i, &upper_dev->all_adj_list.upper, list)
+ 		__netdev_adjacent_dev_unlink(dev, i->dev);
+ 
++	netdev_update_addr_mask(dev);
+ 	call_netdevice_notifiers(NETDEV_CHANGEUPPER, dev);
+ }
+ EXPORT_SYMBOL(netdev_upper_dev_unlink);
+@@ -5870,6 +5917,7 @@ int dev_set_mac_address(struct net_devic
+ 	if (err)
+ 		return err;
+ 	dev->addr_assign_type = NET_ADDR_SET;
++	netdev_update_addr_mask(dev);
+ 	call_netdevice_notifiers(NETDEV_CHANGEADDR, dev);
+ 	add_device_randomness(dev->dev_addr, dev->addr_len);
+ 	return 0;
+--- a/include/linux/netdevice.h
++++ b/include/linux/netdevice.h
+@@ -1592,6 +1592,8 @@ struct net_device {
+ 	struct netdev_hw_addr_list	mc;
+ 	struct netdev_hw_addr_list	dev_addrs;
+ 
++	unsigned char		local_addr_mask[MAX_ADDR_LEN];
++
+ #ifdef CONFIG_SYSFS
+ 	struct kset		*queues_kset;
+ #endif
+--- a/include/linux/skbuff.h
++++ b/include/linux/skbuff.h
+@@ -609,7 +609,8 @@ struct sk_buff {
+ 	__u8			ipvs_property:1;
+ 	__u8			inner_protocol_type:1;
+ 	__u8			remcsum_offload:1;
+-	/* 3 or 5 bit hole */
++	__u8			gro_skip:1;
++	/* 2 or 4 bit hole */
+ 
+ #ifdef CONFIG_NET_SCHED
+ 	__u16			tc_index;	/* traffic control index */
+--- a/net/ethernet/eth.c
++++ b/net/ethernet/eth.c
+@@ -172,6 +172,18 @@ u32 eth_get_headlen(void *data, unsigned
+ }
+ EXPORT_SYMBOL(eth_get_headlen);
+ 
++static inline bool
++eth_check_local_mask(const void *addr1, const void *addr2, const void *mask)
++{
++	const u16 *a1 = addr1;
++	const u16 *a2 = addr2;
++	const u16 *m = mask;
++
++	return (((a1[0] ^ a2[0]) & ~m[0]) |
++		((a1[1] ^ a2[1]) & ~m[1]) |
++		((a1[2] ^ a2[2]) & ~m[2]));
++}
++
+ /**
+  * eth_type_trans - determine the packet's protocol ID.
+  * @skb: received socket data
+@@ -199,8 +211,12 @@ __be16 eth_type_trans(struct sk_buff *sk
+ 			skb->pkt_type = PACKET_MULTICAST;
+ 	}
+ 	else if (unlikely(!ether_addr_equal_64bits(eth->h_dest,
+-						   dev->dev_addr)))
++						   dev->dev_addr))) {
+ 		skb->pkt_type = PACKET_OTHERHOST;
++		if (eth_check_local_mask(eth->h_dest, dev->dev_addr,
++					 dev->local_addr_mask))
++			skb->gro_skip = 1;
++	}
+ 
+ 	/*
+ 	 * Some variants of DSA tagging don't have an ethertype field
diff --git a/target/linux/generic/patches-4.0/681-NET-add-of_get_mac_address_mtd.patch b/target/linux/generic/patches-4.0/681-NET-add-of_get_mac_address_mtd.patch
new file mode 100644
index 0000000..a836eed
--- /dev/null
+++ b/target/linux/generic/patches-4.0/681-NET-add-of_get_mac_address_mtd.patch
@@ -0,0 +1,88 @@
+From: John Crispin <blogic@openwrt.org>
+Date: Sun, 27 Jul 2014 09:40:01 +0100
+Subject: NET: add of_get_mac_address_mtd()
+
+Many embedded devices have information such as mac addresses stored inside mtd
+devices. This patch allows us to add a property inside a node describing a
+network interface. The new property points at a mtd partition with an offset
+where the mac address can be found.
+
+Signed-off-by: John Crispin <blogic@openwrt.org>
+---
+ drivers/of/of_net.c    |   37 +++++++++++++++++++++++++++++++++++++
+ include/linux/of_net.h |    1 +
+ 2 files changed, 38 insertions(+)
+
+--- a/drivers/of/of_net.c
++++ b/drivers/of/of_net.c
+@@ -10,6 +10,7 @@
+ #include <linux/of_net.h>
+ #include <linux/phy.h>
+ #include <linux/export.h>
++#include <linux/mtd/mtd.h>
+ 
+ /**
+  * of_get_phy_mode - Get phy mode for given device_node
+@@ -75,3 +76,45 @@ const void *of_get_mac_address(struct de
+ 	return NULL;
+ }
+ EXPORT_SYMBOL(of_get_mac_address);
++
++#ifdef CONFIG_MTD
++int of_get_mac_address_mtd(struct device_node *np, unsigned char *mac)
++{
++	struct device_node *mtd_np = NULL;
++	size_t retlen;
++	int size, ret;
++	struct mtd_info *mtd;
++	const char *part;
++	const __be32 *list;
++	phandle phandle;
++	u32 mac_inc = 0;
++
++	list = of_get_property(np, "mtd-mac-address", &size);
++	if (!list || (size != (2 * sizeof(*list))))
++		return -ENOENT;
++
++	phandle = be32_to_cpup(list++);
++	if (phandle)
++		mtd_np = of_find_node_by_phandle(phandle);
++
++	if (!mtd_np)
++		return -ENOENT;
++
++	part = of_get_property(mtd_np, "label", NULL);
++	if (!part)
++		part = mtd_np->name;
++
++	mtd = get_mtd_device_nm(part);
++	if (IS_ERR(mtd))
++		return PTR_ERR(mtd);
++
++	ret = mtd_read(mtd, be32_to_cpup(list), 6, &retlen, mac);
++	put_mtd_device(mtd);
++
++	if (!of_property_read_u32(np, "mtd-mac-address-increment", &mac_inc))
++		mac[5] += mac_inc;
++
++	return ret;
++}
++EXPORT_SYMBOL_GPL(of_get_mac_address_mtd);
++#endif
+--- a/include/linux/of_net.h
++++ b/include/linux/of_net.h
+@@ -11,6 +11,14 @@
+ #include <linux/of.h>
+ extern int of_get_phy_mode(struct device_node *np);
+ extern const void *of_get_mac_address(struct device_node *np);
++#ifdef CONFIG_MTD
++extern int of_get_mac_address_mtd(struct device_node *np, unsigned char *mac);
++#else
++static inline int of_get_mac_address_mtd(struct device_node *np, unsigned char *mac)
++{
++	return -ENOENT;
++}
++#endif
+ #else
+ static inline int of_get_phy_mode(struct device_node *np)
+ {
diff --git a/target/linux/generic/patches-4.0/700-swconfig.patch b/target/linux/generic/patches-4.0/700-swconfig.patch
new file mode 100644
index 0000000..bf62025
--- /dev/null
+++ b/target/linux/generic/patches-4.0/700-swconfig.patch
@@ -0,0 +1,39 @@
+--- a/drivers/net/phy/Kconfig
++++ b/drivers/net/phy/Kconfig
+@@ -12,6 +12,16 @@ menuconfig PHYLIB
+ 
+ if PHYLIB
+ 
++config SWCONFIG
++	tristate "Switch configuration API"
++	---help---
++	  Switch configuration API using netlink. This allows
++	  you to configure the VLAN features of certain switches.
++
++config SWCONFIG_LEDS
++	bool "Switch LED trigger support"
++	depends on (SWCONFIG && LEDS_TRIGGERS)
++
+ comment "MII PHY device drivers"
+ 
+ config AT803X_PHY
+--- a/drivers/net/phy/Makefile
++++ b/drivers/net/phy/Makefile
+@@ -3,6 +3,7 @@
+ libphy-objs			:= phy.o phy_device.o mdio_bus.o
+ 
+ obj-$(CONFIG_PHYLIB)		+= libphy.o
++obj-$(CONFIG_SWCONFIG)		+= swconfig.o
+ obj-$(CONFIG_MARVELL_PHY)	+= marvell.o
+ obj-$(CONFIG_DAVICOM_PHY)	+= davicom.o
+ obj-$(CONFIG_CICADA_PHY)	+= cicada.o
+--- a/include/uapi/linux/Kbuild
++++ b/include/uapi/linux/Kbuild
+@@ -379,6 +379,7 @@ header-y += stddef.h
+ header-y += string.h
+ header-y += suspend_ioctls.h
+ header-y += swab.h
++header-y += switch.h
+ header-y += synclink.h
+ header-y += sysctl.h
+ header-y += sysinfo.h
diff --git a/target/linux/generic/patches-4.0/701-phy_extension.patch b/target/linux/generic/patches-4.0/701-phy_extension.patch
new file mode 100644
index 0000000..55b37ba
--- /dev/null
+++ b/target/linux/generic/patches-4.0/701-phy_extension.patch
@@ -0,0 +1,63 @@
+--- a/drivers/net/phy/phy.c
++++ b/drivers/net/phy/phy.c
+@@ -357,6 +357,50 @@ int phy_ethtool_gset(struct phy_device *
+ }
+ EXPORT_SYMBOL(phy_ethtool_gset);
+ 
++int phy_ethtool_ioctl(struct phy_device *phydev, void *useraddr)
++{
++	u32 cmd;
++	int tmp;
++	struct ethtool_cmd ecmd = { ETHTOOL_GSET };
++	struct ethtool_value edata = { ETHTOOL_GLINK };
++
++	if (get_user(cmd, (u32 *) useraddr))
++		return -EFAULT;
++
++	switch (cmd) {
++	case ETHTOOL_GSET:
++		phy_ethtool_gset(phydev, &ecmd);
++		if (copy_to_user(useraddr, &ecmd, sizeof(ecmd)))
++			return -EFAULT;
++		return 0;
++
++	case ETHTOOL_SSET:
++		if (copy_from_user(&ecmd, useraddr, sizeof(ecmd)))
++			return -EFAULT;
++		return phy_ethtool_sset(phydev, &ecmd);
++
++	case ETHTOOL_NWAY_RST:
++		/* if autoneg is off, it's an error */
++		tmp = phy_read(phydev, MII_BMCR);
++		if (tmp & BMCR_ANENABLE) {
++			tmp |= (BMCR_ANRESTART);
++			phy_write(phydev, MII_BMCR, tmp);
++			return 0;
++		}
++		return -EINVAL;
++
++	case ETHTOOL_GLINK:
++		edata.data = (phy_read(phydev,
++				MII_BMSR) & BMSR_LSTATUS) ? 1 : 0;
++		if (copy_to_user(useraddr, &edata, sizeof(edata)))
++			return -EFAULT;
++		return 0;
++	}
++
++	return -EOPNOTSUPP;
++}
++EXPORT_SYMBOL(phy_ethtool_ioctl);
++
+ /**
+  * phy_mii_ioctl - generic PHY MII ioctl interface
+  * @phydev: the phy_device struct
+--- a/include/linux/phy.h
++++ b/include/linux/phy.h
+@@ -762,6 +762,7 @@ void phy_start_machine(struct phy_device
+ void phy_stop_machine(struct phy_device *phydev);
+ int phy_ethtool_sset(struct phy_device *phydev, struct ethtool_cmd *cmd);
+ int phy_ethtool_gset(struct phy_device *phydev, struct ethtool_cmd *cmd);
++int phy_ethtool_ioctl(struct phy_device *phydev, void *useraddr);
+ int phy_mii_ioctl(struct phy_device *phydev, struct ifreq *ifr, int cmd);
+ int phy_start_interrupts(struct phy_device *phydev);
+ void phy_print_status(struct phy_device *phydev);
diff --git a/target/linux/generic/patches-4.0/702-phy_add_aneg_done_function.patch b/target/linux/generic/patches-4.0/702-phy_add_aneg_done_function.patch
new file mode 100644
index 0000000..c743cef
--- /dev/null
+++ b/target/linux/generic/patches-4.0/702-phy_add_aneg_done_function.patch
@@ -0,0 +1,27 @@
+--- a/include/linux/phy.h
++++ b/include/linux/phy.h
+@@ -489,6 +489,12 @@ struct phy_driver {
+ 	/* Determines the negotiated speed and duplex */
+ 	int (*read_status)(struct phy_device *phydev);
+ 
++	/* 
++	 * Update the value in phydev->link to reflect the 
++	 * current link value
++	 */
++	int (*update_link)(struct phy_device *phydev);
++
+ 	/* Clears any pending interrupts */
+ 	int (*ack_interrupt)(struct phy_device *phydev);
+ 
+--- a/drivers/net/phy/phy_device.c
++++ b/drivers/net/phy/phy_device.c
+@@ -929,6 +929,9 @@ int genphy_update_link(struct phy_device
+ {
+ 	int status;
+ 
++	if (phydev->drv->update_link)
++		return phydev->drv->update_link(phydev);
++
+ 	/* Do a fake read */
+ 	status = phy_read(phydev, MII_BMSR);
+ 	if (status < 0)
diff --git a/target/linux/generic/patches-4.0/703-phy-add-detach-callback-to-struct-phy_driver.patch b/target/linux/generic/patches-4.0/703-phy-add-detach-callback-to-struct-phy_driver.patch
new file mode 100644
index 0000000..85888f7
--- /dev/null
+++ b/target/linux/generic/patches-4.0/703-phy-add-detach-callback-to-struct-phy_driver.patch
@@ -0,0 +1,27 @@
+--- a/drivers/net/phy/phy_device.c
++++ b/drivers/net/phy/phy_device.c
+@@ -674,6 +674,9 @@ void phy_detach(struct phy_device *phyde
+ {
+ 	int i;
+ 
++	if (phydev->drv && phydev->drv->detach)
++		phydev->drv->detach(phydev);
++
+ 	if (phydev->bus->dev.driver)
+ 		module_put(phydev->bus->dev.driver->owner);
+ 
+--- a/include/linux/phy.h
++++ b/include/linux/phy.h
+@@ -507,6 +507,12 @@ struct phy_driver {
+ 	 */
+ 	int (*did_interrupt)(struct phy_device *phydev);
+ 
++	/*
++	 * Called before an ethernet device is detached
++	 * from the PHY.
++	 */
++	void (*detach)(struct phy_device *phydev);
++
+ 	/* Clears up any memory if needed */
+ 	void (*remove)(struct phy_device *phydev);
+ 
diff --git a/target/linux/generic/patches-4.0/704-phy-no-genphy-soft-reset.patch b/target/linux/generic/patches-4.0/704-phy-no-genphy-soft-reset.patch
new file mode 100644
index 0000000..41a6d91
--- /dev/null
+++ b/target/linux/generic/patches-4.0/704-phy-no-genphy-soft-reset.patch
@@ -0,0 +1,29 @@
+--- a/drivers/net/phy/phy_device.c
++++ b/drivers/net/phy/phy_device.c
+@@ -1147,7 +1147,7 @@ int genphy_config_init(struct phy_device
+ 	return 0;
+ }
+ 
+-static int gen10g_soft_reset(struct phy_device *phydev)
++static int no_soft_reset(struct phy_device *phydev)
+ {
+ 	/* Do nothing for now */
+ 	return 0;
+@@ -1361,7 +1361,7 @@ static struct phy_driver genphy_driver[]
+ 	.phy_id		= 0xffffffff,
+ 	.phy_id_mask	= 0xffffffff,
+ 	.name		= "Generic PHY",
+-	.soft_reset	= genphy_soft_reset,
++	.soft_reset	= no_soft_reset,
+ 	.config_init	= genphy_config_init,
+ 	.features	= PHY_GBIT_FEATURES | SUPPORTED_MII |
+ 			  SUPPORTED_AUI | SUPPORTED_FIBRE |
+@@ -1376,7 +1376,7 @@ static struct phy_driver genphy_driver[]
+ 	.phy_id         = 0xffffffff,
+ 	.phy_id_mask    = 0xffffffff,
+ 	.name           = "Generic 10G PHY",
+-	.soft_reset	= gen10g_soft_reset,
++	.soft_reset	= no_soft_reset,
+ 	.config_init    = gen10g_config_init,
+ 	.features       = 0,
+ 	.config_aneg    = gen10g_config_aneg,
diff --git a/target/linux/generic/patches-4.0/710-phy-add-mdio_register_board_info.patch b/target/linux/generic/patches-4.0/710-phy-add-mdio_register_board_info.patch
new file mode 100644
index 0000000..2bc91d5
--- /dev/null
+++ b/target/linux/generic/patches-4.0/710-phy-add-mdio_register_board_info.patch
@@ -0,0 +1,193 @@
+--- a/drivers/net/phy/mdio_bus.c
++++ b/drivers/net/phy/mdio_bus.c
+@@ -38,6 +38,8 @@
+ 
+ #include <asm/irq.h>
+ 
++#include "mdio-boardinfo.h"
++
+ /**
+  * mdiobus_alloc_size - allocate a mii_bus structure
+  * @size: extra amount of memory to allocate for private storage.
+@@ -335,9 +337,21 @@ void mdiobus_free(struct mii_bus *bus)
+ }
+ EXPORT_SYMBOL(mdiobus_free);
+ 
++static void mdiobus_setup_phydev_from_boardinfo(struct mii_bus *bus,
++						struct phy_device *phydev,
++						struct mdio_board_info *bi)
++{
++	if (strcmp(bus->id, bi->bus_id) ||
++	    bi->phy_addr != phydev->addr)
++	    return;
++
++	phydev->dev.platform_data = (void *) bi->platform_data;
++}
++
+ struct phy_device *mdiobus_scan(struct mii_bus *bus, int addr)
+ {
+ 	struct phy_device *phydev;
++	struct mdio_board_entry *be;
+ 	int err;
+ 
+ 	phydev = get_phy_device(bus, addr, false);
+@@ -350,6 +364,12 @@ struct phy_device *mdiobus_scan(struct m
+ 	 */
+ 	of_mdiobus_link_phydev(bus, phydev);
+ 
++	mutex_lock(&__mdio_board_lock);
++	list_for_each_entry(be, &__mdio_board_list, list)
++		mdiobus_setup_phydev_from_boardinfo(bus, phydev,
++						    &be->board_info);
++	mutex_unlock(&__mdio_board_lock);
++
+ 	err = phy_device_register(phydev);
+ 	if (err) {
+ 		phy_device_free(phydev);
+--- a/include/linux/phy.h
++++ b/include/linux/phy.h
+@@ -800,6 +800,23 @@ void mdio_bus_exit(void);
+ 
+ extern struct bus_type mdio_bus_type;
+ 
++struct mdio_board_info {
++	const char	*bus_id;
++	int		phy_addr;
++
++	const void	*platform_data;
++};
++
++#ifdef CONFIG_MDIO_BOARDINFO
++int mdiobus_register_board_info(const struct mdio_board_info *info, unsigned n);
++#else
++static inline int
++mdiobus_register_board_info(const struct mdio_board_info *info, unsigned n)
++{
++	return 0;
++}
++#endif
++
+ /**
+  * module_phy_driver() - Helper macro for registering PHY drivers
+  * @__phy_drivers: array of PHY drivers to register
+--- a/drivers/net/phy/Kconfig
++++ b/drivers/net/phy/Kconfig
+@@ -12,6 +12,10 @@ menuconfig PHYLIB
+ 
+ if PHYLIB
+ 
++config MDIO_BOARDINFO
++	bool
++	default y
++
+ config SWCONFIG
+ 	tristate "Switch configuration API"
+ 	---help---
+--- a/drivers/net/phy/Makefile
++++ b/drivers/net/phy/Makefile
+@@ -2,6 +2,8 @@
+ 
+ libphy-objs			:= phy.o phy_device.o mdio_bus.o
+ 
++obj-$(CONFIG_MDIO_BOARDINFO)	+= mdio-boardinfo.o
++
+ obj-$(CONFIG_PHYLIB)		+= libphy.o
+ obj-$(CONFIG_SWCONFIG)		+= swconfig.o
+ obj-$(CONFIG_MARVELL_PHY)	+= marvell.o
+--- /dev/null
++++ b/drivers/net/phy/mdio-boardinfo.c
+@@ -0,0 +1,58 @@
++/*
++ * mdio-boardinfo.c - collect pre-declarations of PHY devices
++ *
++ * This program is free software; you can redistribute  it and/or modify it
++ * under  the terms of  the GNU General  Public License as published by the
++ * Free Software Foundation;  either version 2 of the  License, or (at your
++ * option) any later version.
++ *
++ */
++
++#include <linux/kernel.h>
++#include <linux/phy.h>
++#include <linux/slab.h>
++#include <linux/export.h>
++#include <linux/mutex.h>
++#include <linux/phy.h>
++
++#include "mdio-boardinfo.h"
++
++/*
++ * These symbols are exported ONLY FOR the mdio_bus component.
++ * No other users will be supported.
++ */
++
++LIST_HEAD(__mdio_board_list);
++EXPORT_SYMBOL_GPL(__mdio_board_list);
++
++DEFINE_MUTEX(__mdio_board_lock);
++EXPORT_SYMBOL_GPL(__mdio_board_lock);
++
++/**
++ * mdio_register_board_info - register PHY devices for a given board
++ * @info: array of chip descriptors
++ * @n: how many descriptors are provided
++ * Context: can sleep
++ *
++ * The board info passed can safely be __initdata ... but be careful of
++ * any embedded pointers (platform_data, etc), they're copied as-is.
++ */
++int __init
++mdiobus_register_board_info(struct mdio_board_info const *info, unsigned n)
++{
++	struct mdio_board_entry *be;
++	int i;
++
++	be = kzalloc(n * sizeof(*be), GFP_KERNEL);
++	if (!be)
++		return -ENOMEM;
++
++	for (i = 0; i < n; i++, be++, info++) {
++		memcpy(&be->board_info, info, sizeof(*info));
++		mutex_lock(&__mdio_board_lock);
++		list_add_tail(&be->list, &__mdio_board_list);
++		mutex_unlock(&__mdio_board_lock);
++	}
++
++	return 0;
++}
+--- /dev/null
++++ b/drivers/net/phy/mdio-boardinfo.h
+@@ -0,0 +1,22 @@
++/*
++ * mdio-boardinfo.h - boardinfo interface internal to the mdio_bus component
++ *
++ * This program is free software; you can redistribute  it and/or modify it
++ * under  the terms of  the GNU General  Public License as published by the
++ * Free Software Foundation;  either version 2 of the  License, or (at your
++ * option) any later version.
++ *
++ */
++
++#include <linux/mutex.h>
++
++struct mdio_board_entry {
++	struct list_head	list;
++	struct mdio_board_info	board_info;
++};
++
++/* __mdio_board_lock protects __mdio_board_list
++ * only mdio_bus components are allowed to use these symbols.
++ */
++extern struct mutex __mdio_board_lock;
++extern struct list_head __mdio_board_list;
+--- a/drivers/net/Makefile
++++ b/drivers/net/Makefile
+@@ -16,7 +16,7 @@ obj-$(CONFIG_MII) += mii.o
+ obj-$(CONFIG_MDIO) += mdio.o
+ obj-$(CONFIG_NET) += Space.o loopback.o
+ obj-$(CONFIG_NETCONSOLE) += netconsole.o
+-obj-$(CONFIG_PHYLIB) += phy/
++obj-y += phy/
+ obj-$(CONFIG_RIONET) += rionet.o
+ obj-$(CONFIG_NET_TEAM) += team/
+ obj-$(CONFIG_TUN) += tun.o
diff --git a/target/linux/generic/patches-4.0/720-phy_adm6996.patch b/target/linux/generic/patches-4.0/720-phy_adm6996.patch
new file mode 100644
index 0000000..0f8b261
--- /dev/null
+++ b/target/linux/generic/patches-4.0/720-phy_adm6996.patch
@@ -0,0 +1,26 @@
+--- a/drivers/net/phy/Kconfig
++++ b/drivers/net/phy/Kconfig
+@@ -132,6 +132,13 @@ config MICREL_PHY
+ 	---help---
+ 	  Supports the KSZ9021, VSC8201, KS8001 PHYs.
+ 
++config ADM6996_PHY
++	tristate "Driver for ADM6996 switches"
++	select SWCONFIG
++	---help---
++	  Currently supports the ADM6996FC and ADM6996M switches.
++	  Support for FC is very limited.
++
+ config FIXED_PHY
+ 	tristate "Driver for MDIO Bus/PHY emulation with fixed speed/link PHYs"
+ 	depends on PHYLIB
+--- a/drivers/net/phy/Makefile
++++ b/drivers/net/phy/Makefile
+@@ -18,6 +18,7 @@ obj-$(CONFIG_BCM63XX_PHY)	+= bcm63xx.o
+ obj-$(CONFIG_BCM7XXX_PHY)	+= bcm7xxx.o
+ obj-$(CONFIG_BCM87XX_PHY)	+= bcm87xx.o
+ obj-$(CONFIG_ICPLUS_PHY)	+= icplus.o
++obj-$(CONFIG_ADM6996_PHY)	+= adm6996.o
+ obj-$(CONFIG_REALTEK_PHY)	+= realtek.o
+ obj-$(CONFIG_LSI_ET1011C_PHY)	+= et1011c.o
+ obj-$(CONFIG_FIXED_PHY)		+= fixed_phy.o
diff --git a/target/linux/generic/patches-4.0/721-phy_packets.patch b/target/linux/generic/patches-4.0/721-phy_packets.patch
new file mode 100644
index 0000000..f3ee626
--- /dev/null
+++ b/target/linux/generic/patches-4.0/721-phy_packets.patch
@@ -0,0 +1,161 @@
+--- a/include/linux/netdevice.h
++++ b/include/linux/netdevice.h
+@@ -1260,6 +1260,7 @@ enum netdev_priv_flags {
+ 	IFF_XMIT_DST_RELEASE_PERM	= 1<<22,
+ 	IFF_IPVLAN_MASTER		= 1<<23,
+ 	IFF_IPVLAN_SLAVE		= 1<<24,
++	IFF_NO_IP_ALIGN			= 1<<25,
+ };
+ 
+ #define IFF_802_1Q_VLAN			IFF_802_1Q_VLAN
+@@ -1287,6 +1288,7 @@ enum netdev_priv_flags {
+ #define IFF_XMIT_DST_RELEASE_PERM	IFF_XMIT_DST_RELEASE_PERM
+ #define IFF_IPVLAN_MASTER		IFF_IPVLAN_MASTER
+ #define IFF_IPVLAN_SLAVE		IFF_IPVLAN_SLAVE
++#define IFF_NO_IP_ALIGN			IFF_NO_IP_ALIGN
+ 
+ /**
+  *	struct net_device - The DEVICE structure.
+@@ -1559,6 +1561,11 @@ struct net_device {
+ 	const struct ethtool_ops *ethtool_ops;
+ 	const struct forwarding_accel_ops *fwd_ops;
+ 
++#ifdef CONFIG_ETHERNET_PACKET_MANGLE
++	void (*eth_mangle_rx)(struct net_device *dev, struct sk_buff *skb);
++	struct sk_buff *(*eth_mangle_tx)(struct net_device *dev, struct sk_buff *skb);
++#endif
++
+ 	const struct header_ops *header_ops;
+ 
+ 	unsigned int		flags;
+@@ -1624,6 +1631,10 @@ struct net_device {
+ 	struct wireless_dev	*ieee80211_ptr;
+ 	struct wpan_dev		*ieee802154_ptr;
+ 
++#ifdef CONFIG_ETHERNET_PACKET_MANGLE
++	void			*phy_ptr; /* PHY device specific data */
++#endif
++
+ /*
+  * Cache lines mostly used on receive path (including eth_type_trans())
+  */
+--- a/include/linux/skbuff.h
++++ b/include/linux/skbuff.h
+@@ -2058,6 +2058,10 @@ static inline int pskb_trim(struct sk_bu
+ 	return (len < skb->len) ? __pskb_trim(skb, len) : 0;
+ }
+ 
++extern struct sk_buff *__netdev_alloc_skb_ip_align(struct net_device *dev,
++		unsigned int length, gfp_t gfp);
++
++
+ /**
+  *	pskb_trim_unique - remove end from a paged unique (not cloned) buffer
+  *	@skb: buffer to alter
+@@ -2184,16 +2188,6 @@ static inline struct sk_buff *dev_alloc_
+ }
+ 
+ 
+-static inline struct sk_buff *__netdev_alloc_skb_ip_align(struct net_device *dev,
+-		unsigned int length, gfp_t gfp)
+-{
+-	struct sk_buff *skb = __netdev_alloc_skb(dev, length + NET_IP_ALIGN, gfp);
+-
+-	if (NET_IP_ALIGN && skb)
+-		skb_reserve(skb, NET_IP_ALIGN);
+-	return skb;
+-}
+-
+ static inline struct sk_buff *netdev_alloc_skb_ip_align(struct net_device *dev,
+ 		unsigned int length)
+ {
+--- a/net/Kconfig
++++ b/net/Kconfig
+@@ -25,6 +25,12 @@ menuconfig NET
+ 
+ if NET
+ 
++config ETHERNET_PACKET_MANGLE
++	bool
++	help
++	  This option can be selected by phy drivers that need to mangle
++	  packets going in or out of an ethernet device.
++
+ config WANT_COMPAT_NETLINK_MESSAGES
+ 	bool
+ 	help
+--- a/net/core/dev.c
++++ b/net/core/dev.c
+@@ -2618,10 +2618,20 @@ static int xmit_one(struct sk_buff *skb,
+ 	if (!list_empty(&ptype_all) || !list_empty(&dev->ptype_all))
+ 		dev_queue_xmit_nit(skb, dev);
+ 
+-	len = skb->len;
+-	trace_net_dev_start_xmit(skb, dev);
+-	rc = netdev_start_xmit(skb, dev, txq, more);
+-	trace_net_dev_xmit(skb, rc, dev, len);
++#ifdef CONFIG_ETHERNET_PACKET_MANGLE
++	if (!dev->eth_mangle_tx ||
++	    (skb = dev->eth_mangle_tx(dev, skb)) != NULL)
++#else
++	if (1)
++#endif
++	{
++		len = skb->len;
++		trace_net_dev_start_xmit(skb, dev);
++		rc = netdev_start_xmit(skb, dev, txq, more);
++		trace_net_dev_xmit(skb, rc, dev, len);
++	} else {
++		rc = NETDEV_TX_OK;
++	}
+ 
+ 	return rc;
+ }
+--- a/net/core/skbuff.c
++++ b/net/core/skbuff.c
+@@ -63,6 +63,7 @@
+ #include <linux/errqueue.h>
+ #include <linux/prefetch.h>
+ #include <linux/if_vlan.h>
++#include <linux/if.h>
+ 
+ #include <net/protocol.h>
+ #include <net/dst.h>
+@@ -568,6 +569,22 @@ struct sk_buff *__napi_alloc_skb(struct
+ }
+ EXPORT_SYMBOL(__napi_alloc_skb);
+ 
++struct sk_buff *__netdev_alloc_skb_ip_align(struct net_device *dev,
++		unsigned int length, gfp_t gfp)
++{
++	struct sk_buff *skb = __netdev_alloc_skb(dev, length + NET_IP_ALIGN, gfp);
++
++#ifdef CONFIG_ETHERNET_PACKET_MANGLE
++	if (dev && (dev->priv_flags & IFF_NO_IP_ALIGN))
++		return skb;
++#endif
++
++	if (NET_IP_ALIGN && skb)
++		skb_reserve(skb, NET_IP_ALIGN);
++	return skb;
++}
++EXPORT_SYMBOL(__netdev_alloc_skb_ip_align);
++
+ void skb_add_rx_frag(struct sk_buff *skb, int i, struct page *page, int off,
+ 		     int size, unsigned int truesize)
+ {
+--- a/net/ethernet/eth.c
++++ b/net/ethernet/eth.c
+@@ -200,6 +200,12 @@ __be16 eth_type_trans(struct sk_buff *sk
+ 	const struct ethhdr *eth;
+ 
+ 	skb->dev = dev;
++
++#ifdef CONFIG_ETHERNET_PACKET_MANGLE
++	if (dev->eth_mangle_rx)
++		dev->eth_mangle_rx(dev, skb);
++#endif
++
+ 	skb_reset_mac_header(skb);
+ 	skb_pull_inline(skb, ETH_HLEN);
+ 	eth = eth_hdr(skb);
diff --git a/target/linux/generic/patches-4.0/722-phy_mvswitch.patch b/target/linux/generic/patches-4.0/722-phy_mvswitch.patch
new file mode 100644
index 0000000..27faa7c
--- /dev/null
+++ b/target/linux/generic/patches-4.0/722-phy_mvswitch.patch
@@ -0,0 +1,23 @@
+--- a/drivers/net/phy/Kconfig
++++ b/drivers/net/phy/Kconfig
+@@ -139,6 +139,10 @@ config ADM6996_PHY
+ 	  Currently supports the ADM6996FC and ADM6996M switches.
+ 	  Support for FC is very limited.
+ 
++config MVSWITCH_PHY
++	tristate "Driver for Marvell 88E6060 switches"
++	select ETHERNET_PACKET_MANGLE
++
+ config FIXED_PHY
+ 	tristate "Driver for MDIO Bus/PHY emulation with fixed speed/link PHYs"
+ 	depends on PHYLIB
+--- a/drivers/net/phy/Makefile
++++ b/drivers/net/phy/Makefile
+@@ -19,6 +19,7 @@ obj-$(CONFIG_BCM7XXX_PHY)	+= bcm7xxx.o
+ obj-$(CONFIG_BCM87XX_PHY)	+= bcm87xx.o
+ obj-$(CONFIG_ICPLUS_PHY)	+= icplus.o
+ obj-$(CONFIG_ADM6996_PHY)	+= adm6996.o
++obj-$(CONFIG_MVSWITCH_PHY)	+= mvswitch.o
+ obj-$(CONFIG_REALTEK_PHY)	+= realtek.o
+ obj-$(CONFIG_LSI_ET1011C_PHY)	+= et1011c.o
+ obj-$(CONFIG_FIXED_PHY)		+= fixed_phy.o
diff --git a/target/linux/generic/patches-4.0/723-phy_ip175c.patch b/target/linux/generic/patches-4.0/723-phy_ip175c.patch
new file mode 100644
index 0000000..c8e1dcb
--- /dev/null
+++ b/target/linux/generic/patches-4.0/723-phy_ip175c.patch
@@ -0,0 +1,23 @@
+--- a/drivers/net/phy/Kconfig
++++ b/drivers/net/phy/Kconfig
+@@ -143,6 +143,10 @@ config MVSWITCH_PHY
+ 	tristate "Driver for Marvell 88E6060 switches"
+ 	select ETHERNET_PACKET_MANGLE
+ 
++config IP17XX_PHY
++	tristate "Driver for IC+ IP17xx switches"
++	select SWCONFIG
++
+ config FIXED_PHY
+ 	tristate "Driver for MDIO Bus/PHY emulation with fixed speed/link PHYs"
+ 	depends on PHYLIB
+--- a/drivers/net/phy/Makefile
++++ b/drivers/net/phy/Makefile
+@@ -20,6 +20,7 @@ obj-$(CONFIG_BCM87XX_PHY)	+= bcm87xx.o
+ obj-$(CONFIG_ICPLUS_PHY)	+= icplus.o
+ obj-$(CONFIG_ADM6996_PHY)	+= adm6996.o
+ obj-$(CONFIG_MVSWITCH_PHY)	+= mvswitch.o
++obj-$(CONFIG_IP17XX_PHY)	+= ip17xx.o
+ obj-$(CONFIG_REALTEK_PHY)	+= realtek.o
+ obj-$(CONFIG_LSI_ET1011C_PHY)	+= et1011c.o
+ obj-$(CONFIG_FIXED_PHY)		+= fixed_phy.o
diff --git a/target/linux/generic/patches-4.0/724-phy_ar8216.patch b/target/linux/generic/patches-4.0/724-phy_ar8216.patch
new file mode 100644
index 0000000..37602fa
--- /dev/null
+++ b/target/linux/generic/patches-4.0/724-phy_ar8216.patch
@@ -0,0 +1,24 @@
+--- a/drivers/net/phy/Kconfig
++++ b/drivers/net/phy/Kconfig
+@@ -147,6 +147,11 @@ config IP17XX_PHY
+ 	tristate "Driver for IC+ IP17xx switches"
+ 	select SWCONFIG
+ 
++config AR8216_PHY
++	tristate "Driver for Atheros AR8216 switches"
++	select ETHERNET_PACKET_MANGLE
++	select SWCONFIG
++
+ config FIXED_PHY
+ 	tristate "Driver for MDIO Bus/PHY emulation with fixed speed/link PHYs"
+ 	depends on PHYLIB
+--- a/drivers/net/phy/Makefile
++++ b/drivers/net/phy/Makefile
+@@ -22,6 +22,7 @@ obj-$(CONFIG_ADM6996_PHY)	+= adm6996.o
+ obj-$(CONFIG_MVSWITCH_PHY)	+= mvswitch.o
+ obj-$(CONFIG_IP17XX_PHY)	+= ip17xx.o
+ obj-$(CONFIG_REALTEK_PHY)	+= realtek.o
++obj-$(CONFIG_AR8216_PHY)	+= ar8216.o ar8327.o
+ obj-$(CONFIG_LSI_ET1011C_PHY)	+= et1011c.o
+ obj-$(CONFIG_FIXED_PHY)		+= fixed_phy.o
+ obj-$(CONFIG_MDIO_BITBANG)	+= mdio-bitbang.o
diff --git a/target/linux/generic/patches-4.0/725-phy_rtl8306.patch b/target/linux/generic/patches-4.0/725-phy_rtl8306.patch
new file mode 100644
index 0000000..af6083b
--- /dev/null
+++ b/target/linux/generic/patches-4.0/725-phy_rtl8306.patch
@@ -0,0 +1,23 @@
+--- a/drivers/net/phy/Kconfig
++++ b/drivers/net/phy/Kconfig
+@@ -152,6 +152,10 @@ config AR8216_PHY
+ 	select ETHERNET_PACKET_MANGLE
+ 	select SWCONFIG
+ 
++config RTL8306_PHY
++	tristate "Driver for Realtek RTL8306S switches"
++	select SWCONFIG
++
+ config FIXED_PHY
+ 	tristate "Driver for MDIO Bus/PHY emulation with fixed speed/link PHYs"
+ 	depends on PHYLIB
+--- a/drivers/net/phy/Makefile
++++ b/drivers/net/phy/Makefile
+@@ -23,6 +23,7 @@ obj-$(CONFIG_MVSWITCH_PHY)	+= mvswitch.o
+ obj-$(CONFIG_IP17XX_PHY)	+= ip17xx.o
+ obj-$(CONFIG_REALTEK_PHY)	+= realtek.o
+ obj-$(CONFIG_AR8216_PHY)	+= ar8216.o ar8327.o
++obj-$(CONFIG_RTL8306_PHY)	+= rtl8306.o
+ obj-$(CONFIG_LSI_ET1011C_PHY)	+= et1011c.o
+ obj-$(CONFIG_FIXED_PHY)		+= fixed_phy.o
+ obj-$(CONFIG_MDIO_BITBANG)	+= mdio-bitbang.o
diff --git a/target/linux/generic/patches-4.0/726-phy_rtl8366.patch b/target/linux/generic/patches-4.0/726-phy_rtl8366.patch
new file mode 100644
index 0000000..3213f1e
--- /dev/null
+++ b/target/linux/generic/patches-4.0/726-phy_rtl8366.patch
@@ -0,0 +1,45 @@
+--- a/drivers/net/phy/Kconfig
++++ b/drivers/net/phy/Kconfig
+@@ -250,6 +250,30 @@ config MDIO_BCM_UNIMAC
+ 	  controllers as well as some Broadcom Ethernet switches such as the
+ 	  Starfighter 2 switches.
+ 
++config RTL8366_SMI
++	tristate "Driver for the RTL8366 SMI interface"
++	depends on GPIOLIB
++	---help---
++	  This module implements the SMI interface protocol which is used
++	  by some RTL8366 ethernet switch devices via the generic GPIO API.
++
++if RTL8366_SMI
++
++config RTL8366_SMI_DEBUG_FS
++	bool "RTL8366 SMI interface debugfs support"
++        depends on DEBUG_FS
++        default n
++
++config RTL8366S_PHY
++	tristate "Driver for the Realtek RTL8366S switch"
++	select SWCONFIG
++
++config RTL8366RB_PHY
++	tristate "Driver for the Realtek RTL8366RB switch"
++	select SWCONFIG
++
++endif # RTL8366_SMI
++
+ endif # PHYLIB
+ 
+ config MICREL_KS8995MA
+--- a/drivers/net/phy/Makefile
++++ b/drivers/net/phy/Makefile
+@@ -24,6 +24,9 @@ obj-$(CONFIG_IP17XX_PHY)	+= ip17xx.o
+ obj-$(CONFIG_REALTEK_PHY)	+= realtek.o
+ obj-$(CONFIG_AR8216_PHY)	+= ar8216.o ar8327.o
+ obj-$(CONFIG_RTL8306_PHY)	+= rtl8306.o
++obj-$(CONFIG_RTL8366_SMI)	+= rtl8366_smi.o
++obj-$(CONFIG_RTL8366S_PHY)	+= rtl8366s.o
++obj-$(CONFIG_RTL8366RB_PHY)	+= rtl8366rb.o
+ obj-$(CONFIG_LSI_ET1011C_PHY)	+= et1011c.o
+ obj-$(CONFIG_FIXED_PHY)		+= fixed_phy.o
+ obj-$(CONFIG_MDIO_BITBANG)	+= mdio-bitbang.o
diff --git a/target/linux/generic/patches-4.0/727-phy-rtl8367.patch b/target/linux/generic/patches-4.0/727-phy-rtl8367.patch
new file mode 100644
index 0000000..6fbe34c
--- /dev/null
+++ b/target/linux/generic/patches-4.0/727-phy-rtl8367.patch
@@ -0,0 +1,23 @@
+--- a/drivers/net/phy/Kconfig
++++ b/drivers/net/phy/Kconfig
+@@ -272,6 +272,10 @@ config RTL8366RB_PHY
+ 	tristate "Driver for the Realtek RTL8366RB switch"
+ 	select SWCONFIG
+ 
++config RTL8367_PHY
++	tristate "Driver for the Realtek RTL8367R/M switches"
++	select SWCONFIG
++
+ endif # RTL8366_SMI
+ 
+ endif # PHYLIB
+--- a/drivers/net/phy/Makefile
++++ b/drivers/net/phy/Makefile
+@@ -27,6 +27,7 @@ obj-$(CONFIG_RTL8306_PHY)	+= rtl8306.o
+ obj-$(CONFIG_RTL8366_SMI)	+= rtl8366_smi.o
+ obj-$(CONFIG_RTL8366S_PHY)	+= rtl8366s.o
+ obj-$(CONFIG_RTL8366RB_PHY)	+= rtl8366rb.o
++obj-$(CONFIG_RTL8367_PHY)	+= rtl8367.o
+ obj-$(CONFIG_LSI_ET1011C_PHY)	+= et1011c.o
+ obj-$(CONFIG_FIXED_PHY)		+= fixed_phy.o
+ obj-$(CONFIG_MDIO_BITBANG)	+= mdio-bitbang.o
diff --git a/target/linux/generic/patches-4.0/728-phy-rtl8367b.patch b/target/linux/generic/patches-4.0/728-phy-rtl8367b.patch
new file mode 100644
index 0000000..2053b52
--- /dev/null
+++ b/target/linux/generic/patches-4.0/728-phy-rtl8367b.patch
@@ -0,0 +1,23 @@
+--- a/drivers/net/phy/Kconfig
++++ b/drivers/net/phy/Kconfig
+@@ -276,6 +276,10 @@ config RTL8367_PHY
+ 	tristate "Driver for the Realtek RTL8367R/M switches"
+ 	select SWCONFIG
+ 
++config RTL8367B_PHY
++	tristate "Driver fot the Realtek RTL8367R-VB switch"
++	select SWCONFIG
++
+ endif # RTL8366_SMI
+ 
+ endif # PHYLIB
+--- a/drivers/net/phy/Makefile
++++ b/drivers/net/phy/Makefile
+@@ -28,6 +28,7 @@ obj-$(CONFIG_RTL8366_SMI)	+= rtl8366_smi
+ obj-$(CONFIG_RTL8366S_PHY)	+= rtl8366s.o
+ obj-$(CONFIG_RTL8366RB_PHY)	+= rtl8366rb.o
+ obj-$(CONFIG_RTL8367_PHY)	+= rtl8367.o
++obj-$(CONFIG_RTL8367B_PHY)	+= rtl8367b.o
+ obj-$(CONFIG_LSI_ET1011C_PHY)	+= et1011c.o
+ obj-$(CONFIG_FIXED_PHY)		+= fixed_phy.o
+ obj-$(CONFIG_MDIO_BITBANG)	+= mdio-bitbang.o
diff --git a/target/linux/generic/patches-4.0/729-phy-tantos.patch b/target/linux/generic/patches-4.0/729-phy-tantos.patch
new file mode 100644
index 0000000..fca3ceb
--- /dev/null
+++ b/target/linux/generic/patches-4.0/729-phy-tantos.patch
@@ -0,0 +1,21 @@
+--- a/drivers/net/phy/Kconfig
++++ b/drivers/net/phy/Kconfig
+@@ -287,3 +287,8 @@ endif # PHYLIB
+ config MICREL_KS8995MA
+ 	tristate "Micrel KS8995MA 5-ports 10/100 managed Ethernet switch"
+ 	depends on SPI
++
++config PSB6970_PHY
++	tristate "Lantiq XWAY Tantos (PSB6970) Ethernet switch"
++	select SWCONFIG
++	select ETHERNET_PACKET_MANGLE
+--- a/drivers/net/phy/Makefile
++++ b/drivers/net/phy/Makefile
+@@ -30,6 +30,7 @@ obj-$(CONFIG_RTL8366RB_PHY)	+= rtl8366rb
+ obj-$(CONFIG_RTL8367_PHY)	+= rtl8367.o
+ obj-$(CONFIG_RTL8367B_PHY)	+= rtl8367b.o
+ obj-$(CONFIG_LSI_ET1011C_PHY)	+= et1011c.o
++obj-$(CONFIG_PSB6970_PHY)	+= psb6970.o
+ obj-$(CONFIG_FIXED_PHY)		+= fixed_phy.o
+ obj-$(CONFIG_MDIO_BITBANG)	+= mdio-bitbang.o
+ obj-$(CONFIG_MDIO_GPIO)		+= mdio-gpio.o
diff --git a/target/linux/generic/patches-4.0/730-phy_b53.patch b/target/linux/generic/patches-4.0/730-phy_b53.patch
new file mode 100644
index 0000000..7e3a117
--- /dev/null
+++ b/target/linux/generic/patches-4.0/730-phy_b53.patch
@@ -0,0 +1,21 @@
+--- a/drivers/net/phy/Kconfig
++++ b/drivers/net/phy/Kconfig
+@@ -282,6 +282,8 @@ config RTL8367B_PHY
+ 
+ endif # RTL8366_SMI
+ 
++source "drivers/net/phy/b53/Kconfig"
++
+ endif # PHYLIB
+ 
+ config MICREL_KS8995MA
+--- a/drivers/net/phy/Makefile
++++ b/drivers/net/phy/Makefile
+@@ -31,6 +31,7 @@ obj-$(CONFIG_RTL8367_PHY)	+= rtl8367.o
+ obj-$(CONFIG_RTL8367B_PHY)	+= rtl8367b.o
+ obj-$(CONFIG_LSI_ET1011C_PHY)	+= et1011c.o
+ obj-$(CONFIG_PSB6970_PHY)	+= psb6970.o
++obj-$(CONFIG_B53)		+= b53/
+ obj-$(CONFIG_FIXED_PHY)		+= fixed_phy.o
+ obj-$(CONFIG_MDIO_BITBANG)	+= mdio-bitbang.o
+ obj-$(CONFIG_MDIO_GPIO)		+= mdio-gpio.o
diff --git a/target/linux/generic/patches-4.0/731-phy_mvswitch_3.10_compilation.patch b/target/linux/generic/patches-4.0/731-phy_mvswitch_3.10_compilation.patch
new file mode 100644
index 0000000..2053bd2
--- /dev/null
+++ b/target/linux/generic/patches-4.0/731-phy_mvswitch_3.10_compilation.patch
@@ -0,0 +1,35 @@
+From e6a5abb9a02be0bceb4782d9f736bfb4ae217505 Mon Sep 17 00:00:00 2001
+From: Jonas Gorski <jogo@openwrt.org>
+Date: Sat, 21 Sep 2013 13:56:51 +0200
+Subject: [PATCH] phy: mvswitch: fix 3.10 compilation
+
+Update to API changes in 3.10.
+
+Signed-off-by: Jonas Gorsi <jogo@openwrt.org>
+---
+ target/linux/generic/files/drivers/net/phy/mvswitch.c | 6 +++---
+ 1 file changed, 3 insertions(+), 3 deletions(-)
+
+--- a/drivers/net/phy/mvswitch.c
++++ b/drivers/net/phy/mvswitch.c
+@@ -173,7 +173,7 @@ mvswitch_mangle_rx(struct net_device *de
+ 	if (vlan == -1)
+ 		return;
+ 
+-	__vlan_hwaccel_put_tag(skb, vlan);
++	__vlan_hwaccel_put_tag(skb, htons(ETH_P_8021Q), vlan);
+ }
+ 
+ 
+@@ -307,9 +307,9 @@ mvswitch_config_init(struct phy_device *
+ 
+ #ifdef HEADER_MODE
+ 	dev->priv_flags |= IFF_NO_IP_ALIGN;
+-	dev->features |= NETIF_F_HW_VLAN_RX | NETIF_F_HW_VLAN_TX;
++	dev->features |= NETIF_F_HW_VLAN_CTAG_RX | NETIF_F_HW_VLAN_CTAG_TX;
+ #else
+-	dev->features |= NETIF_F_HW_VLAN_RX;
++	dev->features |= NETIF_F_HW_VLAN_CTAG_RX;
+ #endif
+ 
+ 	return 0;
diff --git a/target/linux/generic/patches-4.0/732-phy-ar8216-led-support.patch b/target/linux/generic/patches-4.0/732-phy-ar8216-led-support.patch
new file mode 100644
index 0000000..c753967
--- /dev/null
+++ b/target/linux/generic/patches-4.0/732-phy-ar8216-led-support.patch
@@ -0,0 +1,13 @@
+--- a/drivers/net/phy/Kconfig
++++ b/drivers/net/phy/Kconfig
+@@ -152,6 +152,10 @@ config AR8216_PHY
+ 	select ETHERNET_PACKET_MANGLE
+ 	select SWCONFIG
+ 
++config AR8216_PHY_LEDS
++	bool "Atheros AR8216 switch LED support"
++	depends on (AR8216_PHY && LEDS_CLASS)
++
+ config RTL8306_PHY
+ 	tristate "Driver for Realtek RTL8306S switches"
+ 	select SWCONFIG
diff --git a/target/linux/generic/patches-4.0/733-phy_mvsw61xx.patch b/target/linux/generic/patches-4.0/733-phy_mvsw61xx.patch
new file mode 100644
index 0000000..041d168
--- /dev/null
+++ b/target/linux/generic/patches-4.0/733-phy_mvsw61xx.patch
@@ -0,0 +1,23 @@
+--- a/drivers/net/phy/Kconfig
++++ b/drivers/net/phy/Kconfig
+@@ -143,6 +143,10 @@ config MVSWITCH_PHY
+ 	tristate "Driver for Marvell 88E6060 switches"
+ 	select ETHERNET_PACKET_MANGLE
+ 
++config MVSW61XX_PHY
++	tristate "Driver for Marvell 88E6171/6172 switches"
++	select SWCONFIG
++
+ config IP17XX_PHY
+ 	tristate "Driver for IC+ IP17xx switches"
+ 	select SWCONFIG
+--- a/drivers/net/phy/Makefile
++++ b/drivers/net/phy/Makefile
+@@ -20,6 +20,7 @@ obj-$(CONFIG_BCM87XX_PHY)	+= bcm87xx.o
+ obj-$(CONFIG_ICPLUS_PHY)	+= icplus.o
+ obj-$(CONFIG_ADM6996_PHY)	+= adm6996.o
+ obj-$(CONFIG_MVSWITCH_PHY)	+= mvswitch.o
++obj-$(CONFIG_MVSW61XX_PHY)	+= mvsw61xx.o
+ obj-$(CONFIG_IP17XX_PHY)	+= ip17xx.o
+ obj-$(CONFIG_REALTEK_PHY)	+= realtek.o
+ obj-$(CONFIG_AR8216_PHY)	+= ar8216.o ar8327.o
diff --git a/target/linux/generic/patches-4.0/750-hostap_txpower.patch b/target/linux/generic/patches-4.0/750-hostap_txpower.patch
new file mode 100644
index 0000000..768c80f
--- /dev/null
+++ b/target/linux/generic/patches-4.0/750-hostap_txpower.patch
@@ -0,0 +1,154 @@
+--- a/drivers/net/wireless/hostap/hostap_ap.c
++++ b/drivers/net/wireless/hostap/hostap_ap.c
+@@ -2403,13 +2403,13 @@ int prism2_ap_get_sta_qual(local_info_t
+ 		addr[count].sa_family = ARPHRD_ETHER;
+ 		memcpy(addr[count].sa_data, sta->addr, ETH_ALEN);
+ 		if (sta->last_rx_silence == 0)
+-			qual[count].qual = sta->last_rx_signal < 27 ?
+-				0 : (sta->last_rx_signal - 27) * 92 / 127;
++                        qual[count].qual = (sta->last_rx_signal - 156) == 0 ?
++                                0 : (sta->last_rx_signal - 156) * 92 / 64;
+ 		else
+-			qual[count].qual = sta->last_rx_signal -
+-				sta->last_rx_silence - 35;
+-		qual[count].level = HFA384X_LEVEL_TO_dBm(sta->last_rx_signal);
+-		qual[count].noise = HFA384X_LEVEL_TO_dBm(sta->last_rx_silence);
++                        qual[count].qual = (sta->last_rx_signal -
++                                sta->last_rx_silence) * 92 / 64;
++                qual[count].level = sta->last_rx_signal;
++                qual[count].noise = sta->last_rx_silence;
+ 		qual[count].updated = sta->last_rx_updated;
+ 
+ 		sta->last_rx_updated = IW_QUAL_DBM;
+@@ -2475,13 +2475,13 @@ int prism2_ap_translate_scan(struct net_
+ 		memset(&iwe, 0, sizeof(iwe));
+ 		iwe.cmd = IWEVQUAL;
+ 		if (sta->last_rx_silence == 0)
+-			iwe.u.qual.qual = sta->last_rx_signal < 27 ?
+-				0 : (sta->last_rx_signal - 27) * 92 / 127;
++	                iwe.u.qual.qual = (sta->last_rx_signal -156) == 0 ?
++	                        0 : (sta->last_rx_signal - 156) * 92 / 64;
+ 		else
+-			iwe.u.qual.qual = sta->last_rx_signal -
+-				sta->last_rx_silence - 35;
+-		iwe.u.qual.level = HFA384X_LEVEL_TO_dBm(sta->last_rx_signal);
+-		iwe.u.qual.noise = HFA384X_LEVEL_TO_dBm(sta->last_rx_silence);
++                        iwe.u.qual.qual = (sta->last_rx_signal -
++                                sta->last_rx_silence) * 92 / 64;
++                iwe.u.qual.level = sta->last_rx_signal;
++                iwe.u.qual.noise = sta->last_rx_silence;
+ 		iwe.u.qual.updated = sta->last_rx_updated;
+ 		iwe.len = IW_EV_QUAL_LEN;
+ 		current_ev = iwe_stream_add_event(info, current_ev, end_buf,
+--- a/drivers/net/wireless/hostap/hostap_config.h
++++ b/drivers/net/wireless/hostap/hostap_config.h
+@@ -45,4 +45,9 @@
+  */
+ /* #define PRISM2_NO_STATION_MODES */
+ 
++/* Enable TX power Setting functions
++ * (min att = -128 , max att =  127)
++ */
++#define RAW_TXPOWER_SETTING
++
+ #endif /* HOSTAP_CONFIG_H */
+--- a/drivers/net/wireless/hostap/hostap.h
++++ b/drivers/net/wireless/hostap/hostap.h
+@@ -90,6 +90,7 @@ extern const struct iw_handler_def hosta
+ extern const struct ethtool_ops prism2_ethtool_ops;
+ 
+ int hostap_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd);
++int hostap_restore_power(struct net_device *dev);
+ 
+ 
+ #endif /* HOSTAP_H */
+--- a/drivers/net/wireless/hostap/hostap_hw.c
++++ b/drivers/net/wireless/hostap/hostap_hw.c
+@@ -928,6 +928,7 @@ static int hfa384x_set_rid(struct net_de
+ 			prism2_hw_reset(dev);
+ 	}
+ 
++	hostap_restore_power(dev);
+ 	return res;
+ }
+ 
+--- a/drivers/net/wireless/hostap/hostap_info.c
++++ b/drivers/net/wireless/hostap/hostap_info.c
+@@ -435,6 +435,11 @@ static void handle_info_queue_linkstatus
+ 	}
+ 
+ 	/* Get BSSID if we have a valid AP address */
++
++	if ( val == HFA384X_LINKSTATUS_CONNECTED ||
++	     val == HFA384X_LINKSTATUS_DISCONNECTED )
++			hostap_restore_power(local->dev);
++
+ 	if (connected) {
+ 		netif_carrier_on(local->dev);
+ 		netif_carrier_on(local->ddev);
+--- a/drivers/net/wireless/hostap/hostap_ioctl.c
++++ b/drivers/net/wireless/hostap/hostap_ioctl.c
+@@ -1479,23 +1479,20 @@ static int prism2_txpower_hfa386x_to_dBm
+ 		val = 255;
+ 
+ 	tmp = val;
+-	tmp >>= 2;
+ 
+-	return -12 - tmp;
++	return tmp;
+ }
+ 
+ static u16 prism2_txpower_dBm_to_hfa386x(int val)
+ {
+ 	signed char tmp;
+ 
+-	if (val > 20)
+-		return 128;
+-	else if (val < -43)
++	if (val > 127)
+ 		return 127;
++	else if (val < -128)
++		return 128;
+ 
+ 	tmp = val;
+-	tmp = -12 - tmp;
+-	tmp <<= 2;
+ 
+ 	return (unsigned char) tmp;
+ }
+@@ -4052,3 +4049,35 @@ int hostap_ioctl(struct net_device *dev,
+ 
+ 	return ret;
+ }
++
++/* BUG FIX: Restore power setting value when lost due to F/W bug */
++
++int hostap_restore_power(struct net_device *dev)
++{
++        struct hostap_interface *iface = netdev_priv(dev);
++       local_info_t *local = iface->local;
++
++       u16 val;
++       int ret = 0;
++
++       if (local->txpower_type == PRISM2_TXPOWER_OFF) {
++                       val = 0xff; /* use all standby and sleep modes */
++                       ret = local->func->cmd(dev, HFA384X_CMDCODE_WRITEMIF,
++                                              HFA386X_CR_A_D_TEST_MODES2,
++                                              &val, NULL);
++       }
++
++#ifdef RAW_TXPOWER_SETTING
++       if (local->txpower_type == PRISM2_TXPOWER_FIXED) {
++               val = HFA384X_TEST_CFG_BIT_ALC;
++               local->func->cmd(dev, HFA384X_CMDCODE_TEST |
++                                (HFA384X_TEST_CFG_BITS << 8), 0, &val, NULL);
++               val = prism2_txpower_dBm_to_hfa386x(local->txpower);
++               ret = (local->func->cmd(dev, HFA384X_CMDCODE_WRITEMIF,
++                            HFA386X_CR_MANUAL_TX_POWER, &val, NULL));
++       }
++#endif /* RAW_TXPOWER_SETTING */
++       return (ret ? -EOPNOTSUPP : 0);
++}
++
++EXPORT_SYMBOL(hostap_restore_power);
diff --git a/target/linux/generic/patches-4.0/760-8139cp-fixes-from-4.3.patch b/target/linux/generic/patches-4.0/760-8139cp-fixes-from-4.3.patch
new file mode 100644
index 0000000..6cbcf2e
--- /dev/null
+++ b/target/linux/generic/patches-4.0/760-8139cp-fixes-from-4.3.patch
@@ -0,0 +1,367 @@
+commit 41b976414c88016e2c9d9b2f6667ee67a998d388
+Author: David Woodhouse <David.Woodhouse@intel.com>
+Date:   Wed Sep 23 09:45:31 2015 +0100
+
+    8139cp: Dump contents of descriptor ring on TX timeout
+    
+    We are seeing unexplained TX timeouts under heavy load. Let's try to get
+    a better idea of what's going on.
+    
+    Signed-off-by: David Woodhouse <David.Woodhouse@intel.com>
+    Signed-off-by: David S. Miller <davem@davemloft.net>
+
+commit 7f4c685633e2df9ba10d49a31dda13715745db37
+Author: David Woodhouse <David.Woodhouse@intel.com>
+Date:   Wed Sep 23 09:45:16 2015 +0100
+
+    8139cp: Fix DMA unmapping of transmitted buffers
+    
+    The low 16 bits of the 'opts1' field in the TX descriptor are supposed
+    to still contain the buffer length when the descriptor is handed back to
+    us. In practice, at least on my hardware, they don't. So stash the
+    original value of the opts1 field and get the length to unmap from
+    there.
+    
+    There are other ways we could have worked out the length, but I actually
+    want a stash of the opts1 field anyway so that I can dump it alongside
+    the contents of the descriptor ring when we suffer a TX timeout.
+    
+    Signed-off-by: David Woodhouse <David.Woodhouse@intel.com>
+    Signed-off-by: David S. Miller <davem@davemloft.net>
+
+commit 0a5aeee0b79fa99d8e04c98dd4e87d4f52aa497b
+Author: David Woodhouse <David.Woodhouse@intel.com>
+Date:   Wed Sep 23 09:44:57 2015 +0100
+
+    8139cp: Reduce duplicate csum/tso code in cp_start_xmit()
+    
+    We calculate the value of the opts1 descriptor field in three different
+    places. With two different behaviours when given an invalid packet to
+    be checksummed — none of them correct. Sort that out.
+    
+    Signed-off-by: David Woodhouse <David.Woodhouse@intel.com>
+    Signed-off-by: David S. Miller <davem@davemloft.net>
+
+commit a3b804043f490aeec57d8ca5baccdd35e6250857
+Author: David Woodhouse <David.Woodhouse@intel.com>
+Date:   Wed Sep 23 09:44:38 2015 +0100
+
+    8139cp: Fix TSO/scatter-gather descriptor setup
+    
+    When sending a TSO frame in multiple buffers, we were neglecting to set
+    the first descriptor up in TSO mode.
+    
+    Signed-off-by: David Woodhouse <David.Woodhouse@intel.com>
+    Signed-off-by: David S. Miller <davem@davemloft.net>
+
+commit 26b0bad6ac3a0167792dc4ffb276c29bc597d239
+Author: David Woodhouse <David.Woodhouse@intel.com>
+Date:   Wed Sep 23 09:44:06 2015 +0100
+
+    8139cp: Fix tx_queued debug message to print correct slot numbers
+    
+    After a certain amount of staring at the debug output of this driver, I
+    realised it was lying to me.
+    
+    Signed-off-by: David Woodhouse <David.Woodhouse@intel.com>
+    Signed-off-by: David S. Miller <davem@davemloft.net>
+
+commit aaa0062ecf4877a26dea66bee1039c6eaf906c94
+Author: David Woodhouse <David.Woodhouse@intel.com>
+Date:   Wed Sep 23 09:43:41 2015 +0100
+
+    8139cp: Do not re-enable RX interrupts in cp_tx_timeout()
+    
+    If an RX interrupt was already received but NAPI has not yet run when
+    the RX timeout happens, we end up in cp_tx_timeout() with RX interrupts
+    already disabled. Blindly re-enabling them will cause an IRQ storm.
+    
+    (This is made particularly horrid by the fact that cp_interrupt() always
+    returns that it's handled the interrupt, even when it hasn't actually
+    done anything. If it didn't do that, the core IRQ code would have
+    detected the storm and handled it, I'd have had a clear smoking gun
+    backtrace instead of just a spontaneously resetting router, and I'd have
+    at *least* two days of my life back. Changing the return value of
+    cp_interrupt() will be argued about under separate cover.)
+    
+    Unconditionally leave RX interrupts disabled after the reset, and
+    schedule NAPI to check the receive ring and re-enable them.
+    
+    Signed-off-by: David Woodhouse <David.Woodhouse@intel.com>
+    Signed-off-by: David S. Miller <davem@davemloft.net>
+
+commit 7a8a8e75d505147358b225173e890ada43a267e2
+Author: David Woodhouse <dwmw2@infradead.org>
+Date:   Fri Sep 18 00:21:54 2015 +0100
+
+    8139cp: Call __cp_set_rx_mode() from cp_tx_timeout()
+    
+    Unless we reset the RX config, on real hardware I don't seem to receive
+    any packets after a TX timeout.
+    
+    Signed-off-by: David Woodhouse <David.Woodhouse@intel.com>
+    Signed-off-by: David S. Miller <davem@davemloft.net>
+
+commit fc27bd115b334e3ebdc682a42a47c3aea2566dcc
+Author: David Woodhouse <dwmw2@infradead.org>
+Date:   Fri Sep 18 00:19:08 2015 +0100
+
+    8139cp: Use dev_kfree_skb_any() instead of dev_kfree_skb() in cp_clean_rings()
+    
+    This can be called from cp_tx_timeout() with interrupts disabled.
+    Spotted by Francois Romieu <romieu@fr.zoreil.com>
+    
+    Signed-off-by: David Woodhouse <David.Woodhouse@intel.com>
+    Signed-off-by: David S. Miller <davem@davemloft.net>
+diff --git a/drivers/net/ethernet/realtek/8139cp.c b/drivers/net/ethernet/realtek/8139cp.c
+index d79e33b..686334f 100644
+--- a/drivers/net/ethernet/realtek/8139cp.c
++++ b/drivers/net/ethernet/realtek/8139cp.c
+@@ -157,6 +157,7 @@ enum {
+ 	NWayAdvert	= 0x66, /* MII ADVERTISE */
+ 	NWayLPAR	= 0x68, /* MII LPA */
+ 	NWayExpansion	= 0x6A, /* MII Expansion */
++	TxDmaOkLowDesc  = 0x82, /* Low 16 bit address of a Tx descriptor. */
+ 	Config5		= 0xD8,	/* Config5 */
+ 	TxPoll		= 0xD9,	/* Tell chip to check Tx descriptors for work */
+ 	RxMaxSize	= 0xDA, /* Max size of an Rx packet (8169 only) */
+@@ -341,6 +342,7 @@ struct cp_private {
+ 	unsigned		tx_tail;
+ 	struct cp_desc		*tx_ring;
+ 	struct sk_buff		*tx_skb[CP_TX_RING_SIZE];
++	u32			tx_opts[CP_TX_RING_SIZE];
+ 
+ 	unsigned		rx_buf_sz;
+ 	unsigned		wol_enabled : 1; /* Is Wake-on-LAN enabled? */
+@@ -665,7 +667,7 @@ static void cp_tx (struct cp_private *cp)
+ 		BUG_ON(!skb);
+ 
+ 		dma_unmap_single(&cp->pdev->dev, le64_to_cpu(txd->addr),
+-				 le32_to_cpu(txd->opts1) & 0xffff,
++				 cp->tx_opts[tx_tail] & 0xffff,
+ 				 PCI_DMA_TODEVICE);
+ 
+ 		if (status & LastFrag) {
+@@ -733,7 +735,7 @@ static netdev_tx_t cp_start_xmit (struct sk_buff *skb,
+ {
+ 	struct cp_private *cp = netdev_priv(dev);
+ 	unsigned entry;
+-	u32 eor, flags;
++	u32 eor, opts1;
+ 	unsigned long intr_flags;
+ 	__le32 opts2;
+ 	int mss = 0;
+@@ -753,6 +755,21 @@ static netdev_tx_t cp_start_xmit (struct sk_buff *skb,
+ 	mss = skb_shinfo(skb)->gso_size;
+ 
+ 	opts2 = cpu_to_le32(cp_tx_vlan_tag(skb));
++	opts1 = DescOwn;
++	if (mss)
++		opts1 |= LargeSend | ((mss & MSSMask) << MSSShift);
++	else if (skb->ip_summed == CHECKSUM_PARTIAL) {
++		const struct iphdr *ip = ip_hdr(skb);
++		if (ip->protocol == IPPROTO_TCP)
++			opts1 |= IPCS | TCPCS;
++		else if (ip->protocol == IPPROTO_UDP)
++			opts1 |= IPCS | UDPCS;
++		else {
++			WARN_ONCE(1,
++				  "Net bug: asked to checksum invalid Legacy IP packet\n");
++			goto out_dma_error;
++		}
++	}
+ 
+ 	if (skb_shinfo(skb)->nr_frags == 0) {
+ 		struct cp_desc *txd = &cp->tx_ring[entry];
+@@ -768,31 +785,20 @@ static netdev_tx_t cp_start_xmit (struct sk_buff *skb,
+ 		txd->addr = cpu_to_le64(mapping);
+ 		wmb();
+ 
+-		flags = eor | len | DescOwn | FirstFrag | LastFrag;
+-
+-		if (mss)
+-			flags |= LargeSend | ((mss & MSSMask) << MSSShift);
+-		else if (skb->ip_summed == CHECKSUM_PARTIAL) {
+-			const struct iphdr *ip = ip_hdr(skb);
+-			if (ip->protocol == IPPROTO_TCP)
+-				flags |= IPCS | TCPCS;
+-			else if (ip->protocol == IPPROTO_UDP)
+-				flags |= IPCS | UDPCS;
+-			else
+-				WARN_ON(1);	/* we need a WARN() */
+-		}
++		opts1 |= eor | len | FirstFrag | LastFrag;
+ 
+-		txd->opts1 = cpu_to_le32(flags);
++		txd->opts1 = cpu_to_le32(opts1);
+ 		wmb();
+ 
+ 		cp->tx_skb[entry] = skb;
+-		entry = NEXT_TX(entry);
++		cp->tx_opts[entry] = opts1;
++		netif_dbg(cp, tx_queued, cp->dev, "tx queued, slot %d, skblen %d\n",
++			  entry, skb->len);
+ 	} else {
+ 		struct cp_desc *txd;
+-		u32 first_len, first_eor;
++		u32 first_len, first_eor, ctrl;
+ 		dma_addr_t first_mapping;
+ 		int frag, first_entry = entry;
+-		const struct iphdr *ip = ip_hdr(skb);
+ 
+ 		/* We must give this initial chunk to the device last.
+ 		 * Otherwise we could race with the device.
+@@ -805,14 +811,14 @@ static netdev_tx_t cp_start_xmit (struct sk_buff *skb,
+ 			goto out_dma_error;
+ 
+ 		cp->tx_skb[entry] = skb;
+-		entry = NEXT_TX(entry);
+ 
+ 		for (frag = 0; frag < skb_shinfo(skb)->nr_frags; frag++) {
+ 			const skb_frag_t *this_frag = &skb_shinfo(skb)->frags[frag];
+ 			u32 len;
+-			u32 ctrl;
+ 			dma_addr_t mapping;
+ 
++			entry = NEXT_TX(entry);
++
+ 			len = skb_frag_size(this_frag);
+ 			mapping = dma_map_single(&cp->pdev->dev,
+ 						 skb_frag_address(this_frag),
+@@ -824,19 +830,7 @@ static netdev_tx_t cp_start_xmit (struct sk_buff *skb,
+ 
+ 			eor = (entry == (CP_TX_RING_SIZE - 1)) ? RingEnd : 0;
+ 
+-			ctrl = eor | len | DescOwn;
+-
+-			if (mss)
+-				ctrl |= LargeSend |
+-					((mss & MSSMask) << MSSShift);
+-			else if (skb->ip_summed == CHECKSUM_PARTIAL) {
+-				if (ip->protocol == IPPROTO_TCP)
+-					ctrl |= IPCS | TCPCS;
+-				else if (ip->protocol == IPPROTO_UDP)
+-					ctrl |= IPCS | UDPCS;
+-				else
+-					BUG();
+-			}
++			ctrl = opts1 | eor | len;
+ 
+ 			if (frag == skb_shinfo(skb)->nr_frags - 1)
+ 				ctrl |= LastFrag;
+@@ -849,8 +843,8 @@ static netdev_tx_t cp_start_xmit (struct sk_buff *skb,
+ 			txd->opts1 = cpu_to_le32(ctrl);
+ 			wmb();
+ 
++			cp->tx_opts[entry] = ctrl;
+ 			cp->tx_skb[entry] = skb;
+-			entry = NEXT_TX(entry);
+ 		}
+ 
+ 		txd = &cp->tx_ring[first_entry];
+@@ -858,27 +852,17 @@ static netdev_tx_t cp_start_xmit (struct sk_buff *skb,
+ 		txd->addr = cpu_to_le64(first_mapping);
+ 		wmb();
+ 
+-		if (skb->ip_summed == CHECKSUM_PARTIAL) {
+-			if (ip->protocol == IPPROTO_TCP)
+-				txd->opts1 = cpu_to_le32(first_eor | first_len |
+-							 FirstFrag | DescOwn |
+-							 IPCS | TCPCS);
+-			else if (ip->protocol == IPPROTO_UDP)
+-				txd->opts1 = cpu_to_le32(first_eor | first_len |
+-							 FirstFrag | DescOwn |
+-							 IPCS | UDPCS);
+-			else
+-				BUG();
+-		} else
+-			txd->opts1 = cpu_to_le32(first_eor | first_len |
+-						 FirstFrag | DescOwn);
++		ctrl = opts1 | first_eor | first_len | FirstFrag;
++		txd->opts1 = cpu_to_le32(ctrl);
+ 		wmb();
++
++		cp->tx_opts[first_entry] = ctrl;
++		netif_dbg(cp, tx_queued, cp->dev, "tx queued, slots %d-%d, skblen %d\n",
++			  first_entry, entry, skb->len);
+ 	}
+-	cp->tx_head = entry;
++	cp->tx_head = NEXT_TX(entry);
+ 
+ 	netdev_sent_queue(dev, skb->len);
+-	netif_dbg(cp, tx_queued, cp->dev, "tx queued, slot %d, skblen %d\n",
+-		  entry, skb->len);
+ 	if (TX_BUFFS_AVAIL(cp) <= (MAX_SKB_FRAGS + 1))
+ 		netif_stop_queue(dev);
+ 
+@@ -1115,6 +1099,7 @@ static int cp_init_rings (struct cp_private *cp)
+ {
+ 	memset(cp->tx_ring, 0, sizeof(struct cp_desc) * CP_TX_RING_SIZE);
+ 	cp->tx_ring[CP_TX_RING_SIZE - 1].opts1 = cpu_to_le32(RingEnd);
++	memset(cp->tx_opts, 0, sizeof(cp->tx_opts));
+ 
+ 	cp_init_rings_index(cp);
+ 
+@@ -1151,7 +1136,7 @@ static void cp_clean_rings (struct cp_private *cp)
+ 			desc = cp->rx_ring + i;
+ 			dma_unmap_single(&cp->pdev->dev,le64_to_cpu(desc->addr),
+ 					 cp->rx_buf_sz, PCI_DMA_FROMDEVICE);
+-			dev_kfree_skb(cp->rx_skb[i]);
++			dev_kfree_skb_any(cp->rx_skb[i]);
+ 		}
+ 	}
+ 
+@@ -1164,7 +1149,7 @@ static void cp_clean_rings (struct cp_private *cp)
+ 					 le32_to_cpu(desc->opts1) & 0xffff,
+ 					 PCI_DMA_TODEVICE);
+ 			if (le32_to_cpu(desc->opts1) & LastFrag)
+-				dev_kfree_skb(skb);
++				dev_kfree_skb_any(skb);
+ 			cp->dev->stats.tx_dropped++;
+ 		}
+ 	}
+@@ -1172,6 +1157,7 @@ static void cp_clean_rings (struct cp_private *cp)
+ 
+ 	memset(cp->rx_ring, 0, sizeof(struct cp_desc) * CP_RX_RING_SIZE);
+ 	memset(cp->tx_ring, 0, sizeof(struct cp_desc) * CP_TX_RING_SIZE);
++	memset(cp->tx_opts, 0, sizeof(cp->tx_opts));
+ 
+ 	memset(cp->rx_skb, 0, sizeof(struct sk_buff *) * CP_RX_RING_SIZE);
+ 	memset(cp->tx_skb, 0, sizeof(struct sk_buff *) * CP_TX_RING_SIZE);
+@@ -1249,7 +1235,7 @@ static void cp_tx_timeout(struct net_device *dev)
+ {
+ 	struct cp_private *cp = netdev_priv(dev);
+ 	unsigned long flags;
+-	int rc;
++	int rc, i;
+ 
+ 	netdev_warn(dev, "Transmit timeout, status %2x %4x %4x %4x\n",
+ 		    cpr8(Cmd), cpr16(CpCmd),
+@@ -1257,13 +1243,26 @@ static void cp_tx_timeout(struct net_device *dev)
+ 
+ 	spin_lock_irqsave(&cp->lock, flags);
+ 
++	netif_dbg(cp, tx_err, cp->dev, "TX ring head %d tail %d desc %x\n",
++		  cp->tx_head, cp->tx_tail, cpr16(TxDmaOkLowDesc));
++	for (i = 0; i < CP_TX_RING_SIZE; i++) {
++		netif_dbg(cp, tx_err, cp->dev,
++			  "TX slot %d @%p: %08x (%08x) %08x %llx %p\n",
++			  i, &cp->tx_ring[i], le32_to_cpu(cp->tx_ring[i].opts1),
++			  cp->tx_opts[i], le32_to_cpu(cp->tx_ring[i].opts2),
++			  le64_to_cpu(cp->tx_ring[i].addr),
++			  cp->tx_skb[i]);
++	}
++
+ 	cp_stop_hw(cp);
+ 	cp_clean_rings(cp);
+ 	rc = cp_init_rings(cp);
+ 	cp_start_hw(cp);
+-	cp_enable_irq(cp);
++	__cp_set_rx_mode(dev);
++	cpw16_f(IntrMask, cp_norx_intr_mask);
+ 
+ 	netif_wake_queue(dev);
++	napi_schedule_irqoff(&cp->napi);
+ 
+ 	spin_unlock_irqrestore(&cp->lock, flags);
+ }
diff --git a/target/linux/generic/patches-4.0/761-8139cp-fixes-from-4.4.patch b/target/linux/generic/patches-4.0/761-8139cp-fixes-from-4.4.patch
new file mode 100644
index 0000000..cb605e5
--- /dev/null
+++ b/target/linux/generic/patches-4.0/761-8139cp-fixes-from-4.4.patch
@@ -0,0 +1,105 @@
+commit 8b7a7048220f86547db31de0abe1ea6dd2cfa892
+Author: David Woodhouse <dwmw2@infradead.org>
+Date:   Thu Sep 24 11:38:22 2015 +0100
+
+    8139cp: Fix GSO MSS handling
+    
+    When fixing the TSO support I noticed we just mask ->gso_size with the
+    MSSMask value and don't care about the consequences.
+    
+    Provide a .ndo_features_check() method which drops the NETIF_F_TSO
+    feature for any skb which would exceed the maximum, and thus forces it
+    to be segmented by software.
+    
+    Then we can stop the masking in cp_start_xmit(), and just WARN if the
+    maximum is exceeded, which should now never happen.
+    
+    Finally, Francois Romieu noticed that we didn't even have the right
+    value for MSSMask anyway; it should be 0x7ff (11 bits) not 0xfff.
+    
+    Signed-off-by: David Woodhouse <David.Woodhouse@intel.com>
+    Signed-off-by: David S. Miller <davem@davemloft.net>
+
+commit 5a58f227790faded5a3ef6075f3ddd65093e0f86
+Author: David Woodhouse <David.Woodhouse@intel.com>
+Date:   Wed Sep 23 09:46:09 2015 +0100
+
+    8139cp: Enable offload features by default
+    
+    I fixed TSO. Hardware checksum and scatter/gather also appear to be
+    working correctly both on real hardware and in QEMU's emulation.
+    
+    Let's enable them by default and see if anyone screams...
+    
+    Signed-off-by: David Woodhouse <David.Woodhouse@intel.com>
+    Signed-off-by: David S. Miller <davem@davemloft.net>
+diff --git a/drivers/net/ethernet/realtek/8139cp.c b/drivers/net/ethernet/realtek/8139cp.c
+index 686334f..deae10d 100644
+--- a/drivers/net/ethernet/realtek/8139cp.c
++++ b/drivers/net/ethernet/realtek/8139cp.c
+@@ -175,7 +175,7 @@ enum {
+ 	LastFrag	= (1 << 28), /* Final segment of a packet */
+ 	LargeSend	= (1 << 27), /* TCP Large Send Offload (TSO) */
+ 	MSSShift	= 16,	     /* MSS value position */
+-	MSSMask		= 0xfff,     /* MSS value: 11 bits */
++	MSSMask		= 0x7ff,     /* MSS value: 11 bits */
+ 	TxError		= (1 << 23), /* Tx error summary */
+ 	RxError		= (1 << 20), /* Rx error summary */
+ 	IPCS		= (1 << 18), /* Calculate IP checksum */
+@@ -754,10 +754,16 @@ static netdev_tx_t cp_start_xmit (struct sk_buff *skb,
+ 	eor = (entry == (CP_TX_RING_SIZE - 1)) ? RingEnd : 0;
+ 	mss = skb_shinfo(skb)->gso_size;
+ 
++	if (mss > MSSMask) {
++		WARN_ONCE(1, "Net bug: GSO size %d too large for 8139CP\n",
++			  mss);
++		goto out_dma_error;
++	}
++
+ 	opts2 = cpu_to_le32(cp_tx_vlan_tag(skb));
+ 	opts1 = DescOwn;
+ 	if (mss)
+-		opts1 |= LargeSend | ((mss & MSSMask) << MSSShift);
++		opts1 |= LargeSend | (mss << MSSShift);
+ 	else if (skb->ip_summed == CHECKSUM_PARTIAL) {
+ 		const struct iphdr *ip = ip_hdr(skb);
+ 		if (ip->protocol == IPPROTO_TCP)
+@@ -1852,6 +1858,15 @@ static void cp_set_d3_state (struct cp_private *cp)
+ 	pci_set_power_state (cp->pdev, PCI_D3hot);
+ }
+ 
++static netdev_features_t cp_features_check(struct sk_buff *skb,
++					   struct net_device *dev,
++					   netdev_features_t features)
++{
++	if (skb_shinfo(skb)->gso_size > MSSMask)
++		features &= ~NETIF_F_TSO;
++
++	return vlan_features_check(skb, features);
++}
+ static const struct net_device_ops cp_netdev_ops = {
+ 	.ndo_open		= cp_open,
+ 	.ndo_stop		= cp_close,
+@@ -1864,6 +1879,7 @@ static const struct net_device_ops cp_netdev_ops = {
+ 	.ndo_tx_timeout		= cp_tx_timeout,
+ 	.ndo_set_features	= cp_set_features,
+ 	.ndo_change_mtu		= cp_change_mtu,
++	.ndo_features_check	= cp_features_check,
+ 
+ #ifdef CONFIG_NET_POLL_CONTROLLER
+ 	.ndo_poll_controller	= cp_poll_controller,
+@@ -1983,12 +1999,12 @@ static int cp_init_one (struct pci_dev *pdev, const struct pci_device_id *ent)
+ 	dev->ethtool_ops = &cp_ethtool_ops;
+ 	dev->watchdog_timeo = TX_TIMEOUT;
+ 
+-	dev->features |= NETIF_F_HW_VLAN_CTAG_TX | NETIF_F_HW_VLAN_CTAG_RX;
++	dev->features |= NETIF_F_SG | NETIF_F_IP_CSUM | NETIF_F_TSO |
++		NETIF_F_HW_VLAN_CTAG_TX | NETIF_F_HW_VLAN_CTAG_RX;
+ 
+ 	if (pci_using_dac)
+ 		dev->features |= NETIF_F_HIGHDMA;
+ 
+-	/* disabled by default until verified */
+ 	dev->hw_features |= NETIF_F_SG | NETIF_F_IP_CSUM | NETIF_F_TSO |
+ 		NETIF_F_HW_VLAN_CTAG_TX | NETIF_F_HW_VLAN_CTAG_RX;
+ 	dev->vlan_features = NETIF_F_SG | NETIF_F_IP_CSUM | NETIF_F_TSO |
diff --git a/target/linux/generic/patches-4.0/773-bgmac-add-srab-switch.patch b/target/linux/generic/patches-4.0/773-bgmac-add-srab-switch.patch
new file mode 100644
index 0000000..b883d73
--- /dev/null
+++ b/target/linux/generic/patches-4.0/773-bgmac-add-srab-switch.patch
@@ -0,0 +1,72 @@
+Register switch connected to srab
+
+Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>
+
+--- a/drivers/net/ethernet/broadcom/bgmac.c
++++ b/drivers/net/ethernet/broadcom/bgmac.c
+@@ -17,6 +17,7 @@
+ #include <linux/phy_fixed.h>
+ #include <linux/interrupt.h>
+ #include <linux/dma-mapping.h>
++#include <linux/platform_data/b53.h>
+ #include <bcm47xx_nvram.h>
+ 
+ static const struct bcma_device_id bgmac_bcma_tbl[] = {
+@@ -1538,6 +1539,17 @@ static void bgmac_mii_unregister(struct
+ 	mdiobus_free(mii_bus);
+ }
+ 
++static struct b53_platform_data bgmac_b53_pdata = {
++};
++
++static struct platform_device bgmac_b53_dev = {
++	.name		= "b53-srab-switch",
++	.id		= -1,
++	.dev		= {
++		.platform_data = &bgmac_b53_pdata,
++	},
++};
++
+ /**************************************************
+  * BCMA bus ops
+  **************************************************/
+@@ -1664,6 +1676,16 @@ static int bgmac_probe(struct bcma_devic
+ 	net_dev->hw_features = net_dev->features;
+ 	net_dev->vlan_features = net_dev->features;
+ 
++	if ((ci->id == BCMA_CHIP_ID_BCM4707 ||
++	     ci->id == BCMA_CHIP_ID_BCM53018) &&
++	    !bgmac_b53_pdata.regs) {
++		bgmac_b53_pdata.regs = ioremap_nocache(0x18007000, 0x1000);
++
++		err = platform_device_register(&bgmac_b53_dev);
++		if (!err)
++			bgmac->b53_device = &bgmac_b53_dev;
++	}
++
+ 	err = register_netdev(bgmac->net_dev);
+ 	if (err) {
+ 		bgmac_err(bgmac, "Cannot register net device\n");
+@@ -1690,6 +1712,10 @@ static void bgmac_remove(struct bcma_dev
+ {
+ 	struct bgmac *bgmac = bcma_get_drvdata(core);
+ 
++	if (bgmac->b53_device)
++		platform_device_unregister(&bgmac_b53_dev);
++	bgmac->b53_device = NULL;
++
+ 	unregister_netdev(bgmac->net_dev);
+ 	bgmac_mii_unregister(bgmac);
+ 	netif_napi_del(&bgmac->napi);
+--- a/drivers/net/ethernet/broadcom/bgmac.h
++++ b/drivers/net/ethernet/broadcom/bgmac.h
+@@ -462,6 +462,9 @@ struct bgmac {
+ 	bool has_robosw;
+ 
+ 	bool loopback;
++
++	/* platform device for associated switch */
++	struct platform_device *b53_device;
+ };
+ 
+ static inline u32 bgmac_read(struct bgmac *bgmac, u16 offset)
diff --git a/target/linux/generic/patches-4.0/780-igb-Fix-Null-pointer-dereference-in-igb_reset_q_vect.patch b/target/linux/generic/patches-4.0/780-igb-Fix-Null-pointer-dereference-in-igb_reset_q_vect.patch
new file mode 100644
index 0000000..2603d6c
--- /dev/null
+++ b/target/linux/generic/patches-4.0/780-igb-Fix-Null-pointer-dereference-in-igb_reset_q_vect.patch
@@ -0,0 +1,40 @@
+From cb06d102327eadcd1bdc480bfd9f8876251d1007 Mon Sep 17 00:00:00 2001
+From: Christoph Paasch <christoph.paasch@uclouvain.be>
+Date: Fri, 21 Mar 2014 03:48:19 -0700
+Subject: [PATCH] igb: Fix Null-pointer dereference in igb_reset_q_vector
+
+When igb_set_interrupt_capability() calls
+igb_reset_interrupt_capability() (e.g., because CONFIG_PCI_MSI is unset),
+num_q_vectors has been set but no vector has yet been allocated.
+
+igb_reset_interrupt_capability() will then call igb_reset_q_vector,
+which assumes that the vector is allocated. As this is not the case, we
+are accessing a NULL-pointer.
+
+This patch fixes it by checking that q_vector is indeed different from
+NULL.
+
+Fixes: 02ef6e1d0b0023 (igb: Fix queue allocation method to accommodate changing during runtime)
+Cc: Carolyn Wyborny <carolyn.wyborny@intel.com>
+Signed-off-by: Christoph Paasch <christoph.paasch@uclouvain.be>
+Tested-by: Jeff Pieper <jeffrey.e.pieper@intel.com>
+Signed-off-by: Jeff Kirsher <jeffrey.t.kirsher@intel.com>
+---
+ drivers/net/ethernet/intel/igb/igb_main.c | 6 ++++++
+ 1 file changed, 6 insertions(+)
+
+--- a/drivers/net/ethernet/intel/igb/igb_main.c
++++ b/drivers/net/ethernet/intel/igb/igb_main.c
+@@ -1032,6 +1032,12 @@ static void igb_reset_q_vector(struct ig
+ 	if (!q_vector)
+ 		return;
+ 
++	/* Coming from igb_set_interrupt_capability, the vectors are not yet
++	 * allocated. So, q_vector is NULL so we should stop here.
++	 */
++	if (!q_vector)
++		return;
++
+ 	if (q_vector->tx.ring)
+ 		adapter->tx_ring[q_vector->tx.ring->queue_index] = NULL;
+ 
diff --git a/target/linux/generic/patches-4.0/785-hso-support-0af0-9300.patch b/target/linux/generic/patches-4.0/785-hso-support-0af0-9300.patch
new file mode 100644
index 0000000..621d08f
--- /dev/null
+++ b/target/linux/generic/patches-4.0/785-hso-support-0af0-9300.patch
@@ -0,0 +1,25 @@
+--- a/drivers/net/usb/hso.c
++++ b/drivers/net/usb/hso.c
+@@ -466,6 +466,7 @@ static const struct usb_device_id hso_id
+ 	{USB_DEVICE(0x0af0, 0x8900)},
+ 	{USB_DEVICE(0x0af0, 0x9000)},
+ 	{USB_DEVICE(0x0af0, 0x9200)},		/* Option GTM671WFS */
++	{USB_DEVICE(0x0af0, 0x9300)},		/* GTM 66xxWFS */
+ 	{USB_DEVICE(0x0af0, 0xd035)},
+ 	{USB_DEVICE(0x0af0, 0xd055)},
+ 	{USB_DEVICE(0x0af0, 0xd155)},
+--- a/drivers/usb/storage/unusual_devs.h
++++ b/drivers/usb/storage/unusual_devs.h
+@@ -1330,6 +1330,12 @@ UNUSUAL_DEV( 0x0af0, 0x8304, 0x0000, 0x0
+ 		USB_SC_DEVICE, USB_PR_DEVICE, NULL,
+ 		0 ),
+ 
++UNUSUAL_DEV( 0x0af0, 0x9300, 0x0000, 0x0000,
++		"Option",
++		"Globetrotter 66xxWFS SD-Card",
++		USB_SC_DEVICE, USB_PR_DEVICE, NULL,
++		0 ),
++
+ UNUSUAL_DEV( 0x0af0, 0xc100, 0x0000, 0x0000,
+ 		"Option",
+ 		"GI 070x SD-Card",
diff --git a/target/linux/generic/patches-4.0/810-pci_disable_common_quirks.patch b/target/linux/generic/patches-4.0/810-pci_disable_common_quirks.patch
new file mode 100644
index 0000000..8f72637
--- /dev/null
+++ b/target/linux/generic/patches-4.0/810-pci_disable_common_quirks.patch
@@ -0,0 +1,51 @@
+--- a/drivers/pci/Kconfig
++++ b/drivers/pci/Kconfig
+@@ -68,6 +68,12 @@ config XEN_PCIDEV_FRONTEND
+           The PCI device frontend driver allows the kernel to import arbitrary
+           PCI devices from a PCI backend to support PCI driver domains.
+ 
++config PCI_DISABLE_COMMON_QUIRKS
++	bool "PCI disable common quirks"
++	depends on PCI
++	help
++	  If you don't know what to do here, say N.
++
+ config HT_IRQ
+ 	bool "Interrupts on hypertransport devices"
+ 	default y
+--- a/drivers/pci/quirks.c
++++ b/drivers/pci/quirks.c
+@@ -41,6 +41,7 @@ static void quirk_mmio_always_on(struct
+ DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_ANY_ID, PCI_ANY_ID,
+ 				PCI_CLASS_BRIDGE_HOST, 8, quirk_mmio_always_on);
+ 
++#ifndef CONFIG_PCI_DISABLE_COMMON_QUIRKS
+ /* The Mellanox Tavor device gives false positive parity errors
+  * Mark this device with a broken_parity_status, to allow
+  * PCI scanning code to "skip" this now blacklisted device.
+@@ -2925,6 +2926,7 @@ DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_I
+ DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, 0x65f9, quirk_intel_mc_errata);
+ DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, 0x65fa, quirk_intel_mc_errata);
+ 
++#endif /* !CONFIG_PCI_DISABLE_COMMON_QUIRKS */
+ 
+ /*
+  * Ivytown NTB BAR sizes are misreported by the hardware due to an erratum.  To
+@@ -2981,6 +2983,8 @@ static void fixup_debug_report(struct pc
+ 	}
+ }
+ 
++#ifndef CONFIG_PCI_DISABLE_COMMON_QUIRKS
++
+ /*
+  * Some BIOS implementations leave the Intel GPU interrupts enabled,
+  * even though no one is handling them (f.e. i915 driver is never loaded).
+@@ -3015,6 +3019,8 @@ DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_IN
+ DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x010a, disable_igfx_irq);
+ DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x0152, disable_igfx_irq);
+ 
++#endif /* !CONFIG_PCI_DISABLE_COMMON_QUIRKS */
++
+ /*
+  * PCI devices which are on Intel chips can skip the 10ms delay
+  * before entering D3 mode.
diff --git a/target/linux/generic/patches-4.0/811-pci_disable_usb_common_quirks.patch b/target/linux/generic/patches-4.0/811-pci_disable_usb_common_quirks.patch
new file mode 100644
index 0000000..6de4f6b
--- /dev/null
+++ b/target/linux/generic/patches-4.0/811-pci_disable_usb_common_quirks.patch
@@ -0,0 +1,101 @@
+
+--- a/drivers/usb/host/pci-quirks.c
++++ b/drivers/usb/host/pci-quirks.c
+@@ -97,6 +97,8 @@ struct amd_chipset_type {
+ 	u8 rev;
+ };
+ 
++#ifndef CONFIG_PCI_DISABLE_COMMON_QUIRKS
++
+ static struct amd_chipset_info {
+ 	struct pci_dev	*nb_dev;
+ 	struct pci_dev	*smbus_dev;
+@@ -450,6 +452,10 @@ void usb_amd_dev_put(void)
+ }
+ EXPORT_SYMBOL_GPL(usb_amd_dev_put);
+ 
++#endif /* CONFIG_PCI_DISABLE_COMMON_QUIRKS */
++
++#if IS_ENABLED(CONFIG_USB_UHCI_HCD)
++
+ /*
+  * Make sure the controller is completely inactive, unable to
+  * generate interrupts or do DMA.
+@@ -529,8 +535,17 @@ reset_needed:
+ 	uhci_reset_hc(pdev, base);
+ 	return 1;
+ }
++#else
++int uhci_check_and_reset_hc(struct pci_dev *pdev, unsigned long base)
++{
++	return 0;
++}
++
++#endif
+ EXPORT_SYMBOL_GPL(uhci_check_and_reset_hc);
+ 
++#ifndef CONFIG_PCI_DISABLE_COMMON_QUIRKS
++
+ static inline int io_type_enabled(struct pci_dev *pdev, unsigned int mask)
+ {
+ 	u16 cmd;
+@@ -1095,3 +1110,4 @@ static void quirk_usb_early_handoff(stru
+ }
+ DECLARE_PCI_FIXUP_CLASS_FINAL(PCI_ANY_ID, PCI_ANY_ID,
+ 			PCI_CLASS_SERIAL_USB, 8, quirk_usb_early_handoff);
++#endif
+--- a/drivers/usb/host/pci-quirks.h
++++ b/drivers/usb/host/pci-quirks.h
+@@ -4,6 +4,9 @@
+ #ifdef CONFIG_PCI
+ void uhci_reset_hc(struct pci_dev *pdev, unsigned long base);
+ int uhci_check_and_reset_hc(struct pci_dev *pdev, unsigned long base);
++#endif  /* CONFIG_PCI */
++
++#if defined(CONFIG_PCI) && !defined(CONFIG_PCI_DISABLE_COMMON_QUIRKS)
+ int usb_amd_find_chipset_info(void);
+ int usb_hcd_amd_remote_wakeup_quirk(struct pci_dev *pdev);
+ bool usb_amd_hang_symptom_quirk(void);
+@@ -16,11 +19,24 @@ void usb_disable_xhci_ports(struct pci_d
+ void sb800_prefetch(struct device *dev, int on);
+ #else
+ struct pci_dev;
++static inline int usb_amd_find_chipset_info(void)
++{
++	return 0;
++}
++static inline bool usb_amd_hang_symptom_quirk(void)
++{
++	return false;
++}
++static inline bool usb_amd_prefetch_quirk(void)
++{
++	return false;
++}
+ static inline void usb_amd_quirk_pll_disable(void) {}
+ static inline void usb_amd_quirk_pll_enable(void) {}
+ static inline void usb_amd_dev_put(void) {}
+ static inline void usb_disable_xhci_ports(struct pci_dev *xhci_pdev) {}
+ static inline void sb800_prefetch(struct device *dev, int on) {}
+-#endif  /* CONFIG_PCI */
++static inline void usb_enable_intel_xhci_ports(struct pci_dev *xhci_pdev) {}
++#endif
+ 
+ #endif  /*  __LINUX_USB_PCI_QUIRKS_H  */
+--- a/include/linux/usb/hcd.h
++++ b/include/linux/usb/hcd.h
+@@ -447,7 +447,14 @@ extern int usb_hcd_pci_probe(struct pci_
+ extern void usb_hcd_pci_remove(struct pci_dev *dev);
+ extern void usb_hcd_pci_shutdown(struct pci_dev *dev);
+ 
++#ifndef CONFIG_PCI_DISABLE_COMMON_QUIRKS
+ extern int usb_hcd_amd_remote_wakeup_quirk(struct pci_dev *dev);
++#else
++static inline int usb_hcd_amd_remote_wakeup_quirk(struct pci_dev *dev)
++{
++	return 0;
++}
++#endif
+ 
+ #ifdef CONFIG_PM
+ extern const struct dev_pm_ops usb_hcd_pci_pm_ops;
diff --git a/target/linux/generic/patches-4.0/820-usb_add_usb_find_device_by_name.patch b/target/linux/generic/patches-4.0/820-usb_add_usb_find_device_by_name.patch
new file mode 100644
index 0000000..96cadf3
--- /dev/null
+++ b/target/linux/generic/patches-4.0/820-usb_add_usb_find_device_by_name.patch
@@ -0,0 +1,84 @@
+--- a/drivers/usb/core/usb.c
++++ b/drivers/usb/core/usb.c
+@@ -688,6 +688,71 @@ int __usb_get_extra_descriptor(char *buf
+ }
+ EXPORT_SYMBOL_GPL(__usb_get_extra_descriptor);
+ 
++static struct usb_device *match_device_name(struct usb_device *dev,
++					    const char *name)
++{
++	struct usb_device *ret_dev = NULL;
++	struct usb_device *childdev = NULL;
++	int child;
++
++	dev_dbg(&dev->dev, "check for name %s ...\n", name);
++
++	/* see if this device matches */
++	if (strcmp(dev_name(&dev->dev), name) == 0 ) {
++		dev_dbg(&dev->dev, "matched this device!\n");
++		ret_dev = usb_get_dev(dev);
++		goto exit;
++	}
++	/* look through all of the children of this device */
++	usb_hub_for_each_child(dev, child, childdev) {
++		if (childdev) {
++			usb_lock_device(childdev);
++			ret_dev = match_device_name(childdev, name);
++			usb_unlock_device(childdev);
++			if (ret_dev)
++				goto exit;
++		}
++	}
++exit:
++	return ret_dev;
++}
++
++/**
++ * usb_find_device_by_name - find a specific usb device in the system
++ * @name: the name of the device to find
++ *
++ * Returns a pointer to a struct usb_device if such a specified usb
++ * device is present in the system currently.  The usage count of the
++ * device will be incremented if a device is found.  Make sure to call
++ * usb_put_dev() when the caller is finished with the device.
++ *
++ * If a device with the specified bus id is not found, NULL is returned.
++ */
++struct usb_device *usb_find_device_by_name(const char *name)
++{
++	struct list_head *buslist;
++	struct usb_bus *bus;
++	struct usb_device *dev = NULL;
++
++	mutex_lock(&usb_bus_list_lock);
++	for (buslist = usb_bus_list.next;
++	     buslist != &usb_bus_list;
++	     buslist = buslist->next) {
++		bus = container_of(buslist, struct usb_bus, bus_list);
++		if (!bus->root_hub)
++			continue;
++		usb_lock_device(bus->root_hub);
++		dev = match_device_name(bus->root_hub, name);
++		usb_unlock_device(bus->root_hub);
++		if (dev)
++			goto exit;
++	}
++exit:
++	mutex_unlock(&usb_bus_list_lock);
++	return dev;
++}
++EXPORT_SYMBOL_GPL(usb_find_device_by_name);
++
+ /**
+  * usb_alloc_coherent - allocate dma-consistent buffer for URB_NO_xxx_DMA_MAP
+  * @dev: device the buffer will be used with
+--- a/include/linux/usb.h
++++ b/include/linux/usb.h
+@@ -721,6 +721,7 @@ static inline bool usb_device_no_sg_cons
+ 	return udev && udev->bus && udev->bus->no_sg_constraint;
+ }
+ 
++extern struct usb_device *usb_find_device_by_name(const char *name);
+ 
+ /*-------------------------------------------------------------------------*/
+ 
diff --git a/target/linux/generic/patches-4.0/830-ledtrig_morse.patch b/target/linux/generic/patches-4.0/830-ledtrig_morse.patch
new file mode 100644
index 0000000..97cc33c
--- /dev/null
+++ b/target/linux/generic/patches-4.0/830-ledtrig_morse.patch
@@ -0,0 +1,28 @@
+--- a/drivers/leds/trigger/Kconfig
++++ b/drivers/leds/trigger/Kconfig
+@@ -108,4 +108,8 @@ config LEDS_TRIGGER_CAMERA
+ 	  This enables direct flash/torch on/off by the driver, kernel space.
+ 	  If unsure, say Y.
+ 
++config LEDS_TRIGGER_MORSE
++	tristate "LED Morse Trigger"
++	depends on LEDS_TRIGGERS
++
+ endif # LEDS_TRIGGERS
+--- a/drivers/leds/Makefile
++++ b/drivers/leds/Makefile
+@@ -64,3 +64,4 @@ obj-$(CONFIG_LEDS_DAC124S085)		+= leds-d
+ 
+ # LED Triggers
+ obj-$(CONFIG_LEDS_TRIGGERS)		+= trigger/
++obj-$(CONFIG_LEDS_TRIGGER_MORSE)	+= ledtrig-morse.o
+--- a/drivers/leds/ledtrig-morse.c
++++ b/drivers/leds/ledtrig-morse.c
+@@ -26,7 +26,6 @@
+ #include <linux/list.h>
+ #include <linux/spinlock.h>
+ #include <linux/device.h>
+-#include <linux/sysdev.h>
+ #include <linux/timer.h>
+ #include <linux/ctype.h>
+ #include <linux/leds.h>
diff --git a/target/linux/generic/patches-4.0/831-ledtrig_netdev.patch b/target/linux/generic/patches-4.0/831-ledtrig_netdev.patch
new file mode 100644
index 0000000..29a2cca
--- /dev/null
+++ b/target/linux/generic/patches-4.0/831-ledtrig_netdev.patch
@@ -0,0 +1,60 @@
+--- a/drivers/leds/trigger/Kconfig
++++ b/drivers/leds/trigger/Kconfig
+@@ -112,4 +112,11 @@ config LEDS_TRIGGER_MORSE
+ 	tristate "LED Morse Trigger"
+ 	depends on LEDS_TRIGGERS
+ 
++config LEDS_TRIGGER_NETDEV
++	tristate "LED Netdev Trigger"
++	depends on NET && LEDS_TRIGGERS
++	help
++	  This allows LEDs to be controlled by network device activity.
++	  If unsure, say Y.
++
+ endif # LEDS_TRIGGERS
+--- a/drivers/leds/Makefile
++++ b/drivers/leds/Makefile
+@@ -65,3 +65,4 @@ obj-$(CONFIG_LEDS_DAC124S085)		+= leds-d
+ # LED Triggers
+ obj-$(CONFIG_LEDS_TRIGGERS)		+= trigger/
+ obj-$(CONFIG_LEDS_TRIGGER_MORSE)	+= ledtrig-morse.o
++obj-$(CONFIG_LEDS_TRIGGER_NETDEV)	+= ledtrig-netdev.o
+--- a/drivers/leds/ledtrig-netdev.c
++++ b/drivers/leds/ledtrig-netdev.c
+@@ -22,7 +22,6 @@
+ #include <linux/list.h>
+ #include <linux/spinlock.h>
+ #include <linux/device.h>
+-#include <linux/sysdev.h>
+ #include <linux/netdevice.h>
+ #include <linux/timer.h>
+ #include <linux/ctype.h>
+@@ -254,7 +253,7 @@ static int netdev_trig_notify(struct not
+ 			      unsigned long evt,
+ 			      void *dv)
+ {
+-	struct net_device *dev = dv;
++	struct net_device *dev = netdev_notifier_info_to_dev((struct netdev_notifier_info *) dv);
+ 	struct led_netdev_data *trigger_data = container_of(nb, struct led_netdev_data, notifier);
+ 
+ 	if (evt != NETDEV_UP && evt != NETDEV_DOWN && evt != NETDEV_CHANGE && evt != NETDEV_REGISTER && evt != NETDEV_UNREGISTER)
+@@ -294,8 +293,9 @@ done:
+ static void netdev_trig_timer(unsigned long arg)
+ {
+ 	struct led_netdev_data *trigger_data = (struct led_netdev_data *)arg;
+-	const struct net_device_stats *dev_stats;
++	struct rtnl_link_stats64 *dev_stats;
+ 	unsigned new_activity;
++	struct rtnl_link_stats64 temp;
+ 
+ 	write_lock(&trigger_data->lock);
+ 
+@@ -305,7 +305,7 @@ static void netdev_trig_timer(unsigned l
+ 		goto no_restart;
+ 	}
+ 
+-	dev_stats = dev_get_stats(trigger_data->net_dev);
++	dev_stats = dev_get_stats(trigger_data->net_dev, &temp);
+ 	new_activity =
+ 		((trigger_data->mode & MODE_TX) ? dev_stats->tx_packets : 0) +
+ 		((trigger_data->mode & MODE_RX) ? dev_stats->rx_packets : 0);
diff --git a/target/linux/generic/patches-4.0/832-ledtrig_usbdev.patch b/target/linux/generic/patches-4.0/832-ledtrig_usbdev.patch
new file mode 100644
index 0000000..25593fd
--- /dev/null
+++ b/target/linux/generic/patches-4.0/832-ledtrig_usbdev.patch
@@ -0,0 +1,31 @@
+--- a/drivers/leds/trigger/Kconfig
++++ b/drivers/leds/trigger/Kconfig
+@@ -119,4 +119,11 @@ config LEDS_TRIGGER_NETDEV
+ 	  This allows LEDs to be controlled by network device activity.
+ 	  If unsure, say Y.
+ 
++config LEDS_TRIGGER_USBDEV
++	tristate "LED USB device Trigger"
++	depends on USB && LEDS_TRIGGERS
++	help
++	  This allows LEDs to be controlled by the presence/activity of
++	  an USB device. If unsure, say N.
++
+ endif # LEDS_TRIGGERS
+--- a/drivers/leds/Makefile
++++ b/drivers/leds/Makefile
+@@ -66,3 +66,4 @@ obj-$(CONFIG_LEDS_DAC124S085)		+= leds-d
+ obj-$(CONFIG_LEDS_TRIGGERS)		+= trigger/
+ obj-$(CONFIG_LEDS_TRIGGER_MORSE)	+= ledtrig-morse.o
+ obj-$(CONFIG_LEDS_TRIGGER_NETDEV)	+= ledtrig-netdev.o
++obj-$(CONFIG_LEDS_TRIGGER_USBDEV)	+= ledtrig-usbdev.o
+--- a/drivers/leds/ledtrig-usbdev.c
++++ b/drivers/leds/ledtrig-usbdev.c
+@@ -24,7 +24,6 @@
+ #include <linux/list.h>
+ #include <linux/spinlock.h>
+ #include <linux/device.h>
+-#include <linux/sysdev.h>
+ #include <linux/timer.h>
+ #include <linux/ctype.h>
+ #include <linux/slab.h>
diff --git a/target/linux/generic/patches-4.0/834-ledtrig-libata.patch b/target/linux/generic/patches-4.0/834-ledtrig-libata.patch
new file mode 100644
index 0000000..dcb80c8
--- /dev/null
+++ b/target/linux/generic/patches-4.0/834-ledtrig-libata.patch
@@ -0,0 +1,153 @@
+From 52cfd51cdf6a6e14d4fb270c6343abac3bac00f4 Mon Sep 17 00:00:00 2001
+From: Daniel Golle <daniel@makrotopia.org>
+Date: Fri, 12 Dec 2014 13:38:33 +0100
+Subject: [PATCH] libata: add ledtrig support
+To: linux-ide@vger.kernel.org,
+    Tejun Heo <tj@kernel.org>
+
+This adds a LED trigger for each ATA port indicating disk activity.
+
+As this is needed only on specific platforms (NAS SoCs and such),
+these platforms should define ARCH_WANTS_LIBATA_LEDS if there
+are boards with LED(s) intended to indicate ATA disk activity and
+need the OS to take care of that.
+In that way, if not selected, LED trigger support not will be
+included in libata-core and both, codepaths and structures remain
+untouched.
+
+Signed-off-by: Daniel Golle <daniel@makrotopia.org>
+---
+ drivers/ata/Kconfig       | 16 ++++++++++++++++
+ drivers/ata/libata-core.c | 41 +++++++++++++++++++++++++++++++++++++++++
+ include/linux/libata.h    |  9 +++++++++
+ 3 files changed, 66 insertions(+)
+
+--- a/drivers/ata/Kconfig
++++ b/drivers/ata/Kconfig
+@@ -46,6 +46,22 @@ config ATA_VERBOSE_ERROR
+ 
+ 	  If unsure, say Y.
+ 
++config ARCH_WANT_LIBATA_LEDS
++	bool
++
++config ATA_LEDS
++	bool "support ATA port LED triggers"
++	depends on ARCH_WANT_LIBATA_LEDS
++	select NEW_LEDS
++	select LEDS_CLASS
++	select LEDS_TRIGGERS
++	default y
++	help
++	  This option adds a LED trigger for each registered ATA port.
++	  It is used to drive disk activity leds connected via GPIO.
++
++	  If unsure, say N.
++
+ config ATA_ACPI
+ 	bool "ATA ACPI Support"
+ 	depends on ACPI && PCI
+--- a/drivers/ata/libata-core.c
++++ b/drivers/ata/libata-core.c
+@@ -725,6 +725,19 @@ u64 ata_tf_read_block(struct ata_taskfil
+ 	return block;
+ }
+ 
++#ifdef CONFIG_ATA_LEDS
++#define LIBATA_BLINK_DELAY 20 /* ms */
++static inline void ata_led_act(struct ata_port *ap)
++{
++	unsigned long led_delay = LIBATA_BLINK_DELAY;
++
++	if (unlikely(!ap->ledtrig))
++		return;
++
++	led_trigger_blink_oneshot(ap->ledtrig, &led_delay, &led_delay, 0);
++}
++#endif
++
+ /**
+  *	ata_build_rw_tf - Build ATA taskfile for given read/write request
+  *	@tf: Target ATA taskfile
+@@ -4753,6 +4766,9 @@ struct ata_queued_cmd *ata_qc_new_init(s
+ 		if (tag < 0)
+ 			return NULL;
+ 	}
++#ifdef CONFIG_ATA_LEDS
++	ata_led_act(ap);
++#endif
+ 
+ 	qc = __ata_qc_from_tag(ap, tag);
+ 	qc->tag = tag;
+@@ -5647,6 +5663,9 @@ struct ata_port *ata_port_alloc(struct a
+ 	ap->stats.unhandled_irq = 1;
+ 	ap->stats.idle_irq = 1;
+ #endif
++#ifdef CONFIG_ATA_LEDS
++	ap->ledtrig = kzalloc(sizeof(struct led_trigger), GFP_KERNEL);
++#endif
+ 	ata_sff_port_init(ap);
+ 
+ 	return ap;
+@@ -5668,6 +5687,12 @@ static void ata_host_release(struct devi
+ 
+ 		kfree(ap->pmp_link);
+ 		kfree(ap->slave_link);
++#ifdef CONFIG_ATA_LEDS
++		if (ap->ledtrig) {
++			led_trigger_unregister(ap->ledtrig);
++			kfree(ap->ledtrig);
++		};
++#endif
+ 		kfree(ap);
+ 		host->ports[i] = NULL;
+ 	}
+@@ -6114,7 +6139,23 @@ int ata_host_register(struct ata_host *h
+ 		host->ports[i]->print_id = atomic_inc_return(&ata_print_id);
+ 		host->ports[i]->local_port_no = i + 1;
+ 	}
++#ifdef CONFIG_ATA_LEDS
++	for (i = 0; i < host->n_ports; i++) {
++		if (unlikely(!host->ports[i]->ledtrig))
++			continue;
+ 
++		snprintf(host->ports[i]->ledtrig_name,
++			sizeof(host->ports[i]->ledtrig_name), "ata%u",
++			host->ports[i]->print_id);
++
++		host->ports[i]->ledtrig->name = host->ports[i]->ledtrig_name;
++
++		if (led_trigger_register(host->ports[i]->ledtrig)) {
++			kfree(host->ports[i]->ledtrig);
++			host->ports[i]->ledtrig = NULL;
++		}
++	}
++#endif
+ 	/* Create associated sysfs transport objects  */
+ 	for (i = 0; i < host->n_ports; i++) {
+ 		rc = ata_tport_add(host->dev,host->ports[i]);
+--- a/include/linux/libata.h
++++ b/include/linux/libata.h
+@@ -38,6 +38,9 @@
+ #include <linux/acpi.h>
+ #include <linux/cdrom.h>
+ #include <linux/sched.h>
++#ifdef CONFIG_ATA_LEDS
++#include <linux/leds.h>
++#endif
+ 
+ /*
+  * Define if arch has non-standard setup.  This is a _PCI_ standard
+@@ -874,6 +877,12 @@ struct ata_port {
+ #ifdef CONFIG_ATA_ACPI
+ 	struct ata_acpi_gtm	__acpi_init_gtm; /* use ata_acpi_init_gtm() */
+ #endif
++
++#ifdef CONFIG_ATA_LEDS
++	struct led_trigger	*ledtrig;
++	char			ledtrig_name[8];
++#endif
++
+ 	/* owned by EH */
+ 	u8			sector_buf[ATA_SECT_SIZE] ____cacheline_aligned;
+ };
diff --git a/target/linux/generic/patches-4.0/840-rtc7301.patch b/target/linux/generic/patches-4.0/840-rtc7301.patch
new file mode 100644
index 0000000..252a0c2
--- /dev/null
+++ b/target/linux/generic/patches-4.0/840-rtc7301.patch
@@ -0,0 +1,250 @@
+--- a/drivers/rtc/Kconfig
++++ b/drivers/rtc/Kconfig
+@@ -1099,6 +1099,15 @@ config RTC_DRV_OPAL
+ 	  This driver can also be built as a module. If so, the module
+ 	  will be called rtc-opal.
+ 
++config RTC_DRV_RTC7301
++	tristate "Epson RTC-7301 SF/DG"
++	help
++	  If you say Y here you will get support for the
++	  Epson RTC-7301 SF/DG RTC chips.
++
++	  This driver can also be built as a module. If so, the module
++	  will be called rtc-7301.
++
+ comment "on-CPU RTC drivers"
+ 
+ config RTC_DRV_DAVINCI
+--- a/drivers/rtc/Makefile
++++ b/drivers/rtc/Makefile
+@@ -119,6 +119,7 @@ obj-$(CONFIG_RTC_DRV_RP5C01)	+= rtc-rp5c
+ obj-$(CONFIG_RTC_DRV_RS5C313)	+= rtc-rs5c313.o
+ obj-$(CONFIG_RTC_DRV_RS5C348)	+= rtc-rs5c348.o
+ obj-$(CONFIG_RTC_DRV_RS5C372)	+= rtc-rs5c372.o
++obj-$(CONFIG_RTC_DRV_RTC7301)	+= rtc-rtc7301.o
+ obj-$(CONFIG_RTC_DRV_RV3029C2)	+= rtc-rv3029c2.o
+ obj-$(CONFIG_RTC_DRV_RX4581)	+= rtc-rx4581.o
+ obj-$(CONFIG_RTC_DRV_RX8025)	+= rtc-rx8025.o
+--- /dev/null
++++ b/drivers/rtc/rtc-rtc7301.c
+@@ -0,0 +1,219 @@
++/*
++ * Driver for Epson RTC-7301SF/DG
++ *
++ * Copyright (C) 2009 Jose Vasconcellos
++ *
++ * This program is free software; you can redistribute it and/or modify
++ * it under the terms of the GNU General Public License version 2 as
++ * published by the Free Software Foundation.
++ */
++
++#include <linux/module.h>
++#include <linux/rtc.h>
++#include <linux/platform_device.h>
++#include <linux/io.h>
++#include <linux/delay.h>
++#include <linux/bcd.h>
++
++#define RTC_NAME "rtc7301"
++#define RTC_VERSION "0.1"
++
++/* Epson RTC-7301 register addresses */
++#define RTC7301_SEC		0x00
++#define RTC7301_SEC10		0x01
++#define RTC7301_MIN		0x02
++#define RTC7301_MIN10		0x03
++#define RTC7301_HOUR		0x04
++#define RTC7301_HOUR10		0x05
++#define RTC7301_WEEKDAY		0x06
++#define RTC7301_DAY		0x07
++#define RTC7301_DAY10		0x08
++#define RTC7301_MON		0x09
++#define RTC7301_MON10		0x0A
++#define RTC7301_YEAR		0x0B
++#define RTC7301_YEAR10		0x0C
++#define RTC7301_YEAR100		0x0D
++#define RTC7301_YEAR1000	0x0E
++#define RTC7301_CTRLREG		0x0F
++
++static uint8_t __iomem *rtc7301_base;
++
++#define read_reg(offset) (readb(rtc7301_base + offset) & 0xf)
++#define write_reg(offset, data) writeb(data, rtc7301_base + (offset))
++
++#define rtc7301_isbusy() (read_reg(RTC7301_CTRLREG) & 1)
++
++static void rtc7301_init_settings(void)
++{
++	int i;
++
++	write_reg(RTC7301_CTRLREG, 2);
++	write_reg(RTC7301_YEAR1000, 2);
++	udelay(122);
++
++	/* bank 1 */
++	write_reg(RTC7301_CTRLREG, 6);
++	for (i=0; i<15; i++)
++		write_reg(i, 0);
++
++	/* bank 2 */
++	write_reg(RTC7301_CTRLREG, 14);
++	for (i=0; i<15; i++)
++		write_reg(i, 0);
++	write_reg(RTC7301_CTRLREG, 0);
++}
++
++static int rtc7301_get_datetime(struct device *dev, struct rtc_time *dt)
++{
++	int cnt;
++	uint8_t buf[16];
++
++	cnt = 0;
++	while (rtc7301_isbusy()) {
++		udelay(244);
++		if (cnt++ > 100) {
++			dev_err(dev, "%s: timeout error %x\n", __func__, rtc7301_base[RTC7301_CTRLREG]);
++			return -EIO;
++		}
++	}
++
++	for (cnt=0; cnt<16; cnt++)
++		buf[cnt] = read_reg(cnt);
++
++	if (buf[RTC7301_SEC10] & 8) {
++		dev_err(dev, "%s: RTC not set\n", __func__);
++		return -EINVAL;
++	}
++
++	memset(dt, 0, sizeof(*dt));
++
++	dt->tm_sec =  buf[RTC7301_SEC] + buf[RTC7301_SEC10]*10;
++	dt->tm_min =  buf[RTC7301_MIN] + buf[RTC7301_MIN10]*10;
++	dt->tm_hour = buf[RTC7301_HOUR] + buf[RTC7301_HOUR10]*10;
++
++	dt->tm_mday = buf[RTC7301_DAY] + buf[RTC7301_DAY10]*10;
++	dt->tm_mon =  buf[RTC7301_MON] + buf[RTC7301_MON10]*10 - 1;
++	dt->tm_year = buf[RTC7301_YEAR] + buf[RTC7301_YEAR10]*10 +
++		      buf[RTC7301_YEAR100]*100 +
++		      ((buf[RTC7301_YEAR1000] & 3)*1000) - 1900;
++
++	/* the rtc device may contain illegal values on power up
++	 * according to the data sheet. make sure they are valid.
++	 */
++
++	return rtc_valid_tm(dt);
++}
++
++static int rtc7301_set_datetime(struct device *dev, struct rtc_time *dt)
++{
++	int data;
++
++	data = dt->tm_year + 1900;
++	if (data >= 2100 || data < 1900)
++		return -EINVAL;
++
++	write_reg(RTC7301_CTRLREG, 2);
++       	udelay(122);
++
++	data = bin2bcd(dt->tm_sec);
++	write_reg(RTC7301_SEC, data);
++	write_reg(RTC7301_SEC10, (data >> 4));
++
++	data = bin2bcd(dt->tm_min);
++	write_reg(RTC7301_MIN, data );
++	write_reg(RTC7301_MIN10, (data >> 4));
++
++	data = bin2bcd(dt->tm_hour);
++	write_reg(RTC7301_HOUR, data);
++	write_reg(RTC7301_HOUR10, (data >> 4));
++
++	data = bin2bcd(dt->tm_mday);
++	write_reg(RTC7301_DAY, data);
++	write_reg(RTC7301_DAY10, (data>> 4));
++
++	data = bin2bcd(dt->tm_mon + 1);
++	write_reg(RTC7301_MON, data);
++	write_reg(RTC7301_MON10, (data >> 4));
++
++	data = bin2bcd(dt->tm_year % 100);
++	write_reg(RTC7301_YEAR, data);
++	write_reg(RTC7301_YEAR10, (data >> 4));
++	data = bin2bcd((1900 + dt->tm_year) / 100);
++	write_reg(RTC7301_YEAR100, data);
++
++	data = bin2bcd(dt->tm_wday);
++	write_reg(RTC7301_WEEKDAY, data);
++
++	write_reg(RTC7301_CTRLREG, 0);
++
++	return 0;
++}
++
++static const struct rtc_class_ops rtc7301_rtc_ops = {
++	.read_time	= rtc7301_get_datetime,
++	.set_time	= rtc7301_set_datetime,
++};
++
++static int rtc7301_probe(struct platform_device *pdev)
++{
++	struct rtc_device *rtc;
++	struct resource *res;
++
++	res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
++	if (!res)
++		return -ENOENT;
++
++	rtc7301_base = ioremap_nocache(res->start, 0x1000 /*res->end - res->start + 1*/);
++	if (!rtc7301_base)
++		return -EINVAL;
++
++	rtc = rtc_device_register(RTC_NAME, &pdev->dev,
++				&rtc7301_rtc_ops, THIS_MODULE);
++	if (IS_ERR(rtc)) {
++		iounmap(rtc7301_base);
++		return PTR_ERR(rtc);
++	}
++
++	platform_set_drvdata(pdev, rtc);
++
++	rtc7301_init_settings();
++	return 0;
++}
++
++static int rtc7301_remove(struct platform_device *pdev)
++{
++	struct rtc_device *rtc = platform_get_drvdata(pdev);
++
++	if (rtc)
++		rtc_device_unregister(rtc);
++	if (rtc7301_base)
++		iounmap(rtc7301_base);
++	return 0;
++}
++
++static struct platform_driver rtc7301_driver = {
++	.driver = {
++		.name	= RTC_NAME,
++		.owner	= THIS_MODULE,
++	},
++	.probe	= rtc7301_probe,
++	.remove = rtc7301_remove,
++};
++
++static __init int rtc7301_init(void)
++{
++	return platform_driver_register(&rtc7301_driver);
++}
++module_init(rtc7301_init);
++
++static __exit void rtc7301_exit(void)
++{
++	platform_driver_unregister(&rtc7301_driver);
++}
++module_exit(rtc7301_exit);
++
++MODULE_DESCRIPTION("Epson 7301 RTC driver");
++MODULE_AUTHOR("Jose Vasconcellos <jvasco@verizon.net>");
++MODULE_LICENSE("GPL");
++MODULE_ALIAS("platform:" RTC_NAME);
++MODULE_VERSION(RTC_VERSION);
diff --git a/target/linux/generic/patches-4.0/841-rtc_pt7c4338.patch b/target/linux/generic/patches-4.0/841-rtc_pt7c4338.patch
new file mode 100644
index 0000000..83ce771
--- /dev/null
+++ b/target/linux/generic/patches-4.0/841-rtc_pt7c4338.patch
@@ -0,0 +1,247 @@
+--- a/drivers/rtc/Kconfig
++++ b/drivers/rtc/Kconfig
+@@ -586,6 +586,15 @@ config RTC_DRV_S5M
+ 	  This driver can also be built as a module. If so, the module
+ 	  will be called rtc-s5m.
+ 
++config RTC_DRV_PT7C4338
++	tristate "Pericom Technology Inc. PT7C4338 RTC"
++	help
++	  If you say yes here you get support for the Pericom Technology
++	  Inc. PT7C4338 RTC chip.
++
++	  This driver can also be built as a module. If so, the module
++	  will be called rtc-pt7c4338.
++
+ endif # I2C
+ 
+ comment "SPI RTC drivers"
+--- a/drivers/rtc/Makefile
++++ b/drivers/rtc/Makefile
+@@ -110,6 +110,7 @@ obj-$(CONFIG_RTC_DRV_PL030)	+= rtc-pl030
+ obj-$(CONFIG_RTC_DRV_PL031)	+= rtc-pl031.o
+ obj-$(CONFIG_RTC_DRV_PM8XXX)	+= rtc-pm8xxx.o
+ obj-$(CONFIG_RTC_DRV_PS3)	+= rtc-ps3.o
++obj-$(CONFIG_RTC_DRV_PT7C4338)	+= rtc-pt7c4338.o
+ obj-$(CONFIG_RTC_DRV_PUV3)	+= rtc-puv3.o
+ obj-$(CONFIG_RTC_DRV_PXA)	+= rtc-pxa.o
+ obj-$(CONFIG_RTC_DRV_R9701)	+= rtc-r9701.o
+--- /dev/null
++++ b/drivers/rtc/rtc-pt7c4338.c
+@@ -0,0 +1,216 @@
++/*
++ * Copyright 2010 Freescale Semiconductor, Inc.
++ *
++ * Author:	Priyanka Jain <Priyanka.Jain@freescale.com>
++ *
++ * See file CREDITS for list of people who contributed to this
++ * project.
++ *
++ * This program is free software; you can redistribute it and/or
++ * modify it under the terms of the GNU General Public License as
++ * published by the Free Software Foundation; either version 2 of
++ * the License, or (at your option) any later version.
++ *
++ * This program is distributed in the hope that it will be useful,
++ * but WITHOUT ANY WARRANTY; without even the implied warranty of
++ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.See the
++ * GNU General Public License for more details.
++ *
++ * You should have received a copy of the GNU General Public License
++ * along with this program; if not, write to the Free Software
++ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
++ * MA 02111-1307 USA
++ */
++
++/*
++ * This file provides Date & Time support (no alarms) for PT7C4338 chip.
++ *
++ * This file is based on drivers/rtc/rtc-ds1307.c
++ *
++ * PT7C4338 chip is manufactured by Pericom Technology Inc.
++ * It is a serial real-time clock which provides
++ * 1)Low-power clock/calendar.
++ * 2)Programmable square-wave output.
++ * It has 56 bytes of nonvolatile RAM.
++ */
++
++#include <linux/kernel.h>
++#include <linux/module.h>
++#include <linux/slab.h>
++#include <linux/i2c.h>
++#include <linux/rtc.h>
++#include <linux/bcd.h>
++
++/* RTC register addresses */
++#define PT7C4338_REG_SECONDS          0x00
++#define PT7C4338_REG_MINUTES          0x01
++#define PT7C4338_REG_HOURS            0x02
++#define PT7C4338_REG_AMPM             0x02
++#define PT7C4338_REG_DAY              0x03
++#define PT7C4338_REG_DATE             0x04
++#define PT7C4338_REG_MONTH            0x05
++#define PT7C4338_REG_YEAR             0x06
++#define PT7C4338_REG_CTRL_STAT        0x07
++
++/* RTC second register address bit */
++#define PT7C4338_SEC_BIT_CH           0x80	/*Clock Halt (in Register 0)*/
++
++/* RTC control and status register bits */
++#define PT7C4338_CTRL_STAT_BIT_RS0    0x1	/*Rate select 0*/
++#define PT7C4338_CTRL_STAT_BIT_RS1    0x2	/*Rate select 1*/
++#define PT7C4338_CTRL_STAT_BIT_SQWE   0x10	/*Square Wave Enable*/
++#define PT7C4338_CTRL_STAT_BIT_OSF    0x20	/*Oscillator Stop Flag*/
++#define PT7C4338_CTRL_STAT_BIT_OUT    0x80	/*Output Level Control*/
++
++static const struct i2c_device_id pt7c4338_id[] = {
++	{ "pt7c4338", 0 },
++	{ }
++};
++MODULE_DEVICE_TABLE(i2c, pt7c4338_id);
++
++struct pt7c4338{
++	struct i2c_client *client;
++	struct rtc_device *rtc;
++};
++
++static int pt7c4338_read_time(struct device *dev, struct rtc_time *time)
++{
++	struct i2c_client *client = to_i2c_client(dev);
++	int ret;
++	u8 buf[7];
++	u8 year, month, day, hour, minute, second;
++	u8 week, twelve_hr, am_pm;
++
++	ret = i2c_smbus_read_i2c_block_data(client,
++			PT7C4338_REG_SECONDS, 7, buf);
++	if (ret < 0)
++		return ret;
++	if (ret < 7)
++		return -EIO;
++
++	second = buf[0];
++	minute = buf[1];
++	hour = buf[2];
++	week = buf[3];
++	day = buf[4];
++	month = buf[5];
++	year = buf[6];
++
++	/* Extract additional information for AM/PM */
++	twelve_hr = hour & 0x40;
++	am_pm = hour & 0x20;
++
++	/* Write to rtc_time structure */
++	time->tm_sec = bcd2bin(second & 0x7f);
++	time->tm_min = bcd2bin(minute & 0x7f);
++	if (twelve_hr) {
++		/* Convert to 24 hr */
++		if (am_pm)
++			time->tm_hour = bcd2bin(hour & 0x10) + 12;
++		else
++			time->tm_hour = bcd2bin(hour & 0xBF);
++	} else {
++		time->tm_hour = bcd2bin(hour);
++	}
++
++	time->tm_wday = bcd2bin(week & 0x07) - 1;
++	time->tm_mday = bcd2bin(day & 0x3f);
++	time->tm_mon = bcd2bin(month & 0x1F) - 1;
++	/* assume 20YY not 19YY */
++	time->tm_year = bcd2bin(year) + 100;
++
++	return 0;
++}
++
++static int pt7c4338_set_time(struct device *dev, struct rtc_time *time)
++{
++	struct i2c_client *client = to_i2c_client(dev);
++	u8 buf[7];
++
++	/* Extract time from rtc_time and load into pt7c4338*/
++	buf[0] = bin2bcd(time->tm_sec);
++	buf[1] = bin2bcd(time->tm_min);
++	buf[2] = bin2bcd(time->tm_hour);
++	buf[3] = bin2bcd(time->tm_wday + 1); /* Day of the week */
++	buf[4] = bin2bcd(time->tm_mday); /* Date */
++	buf[5] = bin2bcd(time->tm_mon + 1);
++
++	/* assume 20YY not 19YY */
++	if (time->tm_year >= 100)
++		buf[6] = bin2bcd(time->tm_year - 100);
++	else
++		buf[6] = bin2bcd(time->tm_year);
++
++	return i2c_smbus_write_i2c_block_data(client,
++					PT7C4338_REG_SECONDS, 7, buf);
++}
++
++static const struct rtc_class_ops pt7c4338_rtc_ops = {
++	.read_time = pt7c4338_read_time,
++	.set_time = pt7c4338_set_time,
++};
++
++static int pt7c4338_probe(struct i2c_client *client,
++		const struct i2c_device_id *id)
++{
++	struct pt7c4338 *pt7c4338;
++	struct i2c_adapter *adapter = to_i2c_adapter(client->dev.parent);
++	int ret;
++
++	pt7c4338 = kzalloc(sizeof(struct pt7c4338), GFP_KERNEL);
++	if (!pt7c4338)
++		return -ENOMEM;
++
++	pt7c4338->client = client;
++	i2c_set_clientdata(client, pt7c4338);
++	pt7c4338->rtc = rtc_device_register(client->name, &client->dev,
++					&pt7c4338_rtc_ops, THIS_MODULE);
++	if (IS_ERR(pt7c4338->rtc)) {
++		ret = PTR_ERR(pt7c4338->rtc);
++		dev_err(&client->dev, "unable to register the class device\n");
++		goto out_free;
++	}
++
++	return 0;
++out_free:
++	i2c_set_clientdata(client, NULL);
++	kfree(pt7c4338);
++	return ret;
++}
++
++static int pt7c4338_remove(struct i2c_client *client)
++{
++	struct pt7c4338 *pt7c4338 = i2c_get_clientdata(client);
++
++	rtc_device_unregister(pt7c4338->rtc);
++	i2c_set_clientdata(client, NULL);
++	kfree(pt7c4338);
++	return 0;
++}
++
++static struct i2c_driver pt7c4338_driver = {
++	.driver = {
++		.name = "rtc-pt7c4338",
++		.owner = THIS_MODULE,
++	},
++	.probe = pt7c4338_probe,
++	.remove = pt7c4338_remove,
++	.id_table = pt7c4338_id,
++};
++
++static int __init pt7c4338_init(void)
++{
++	return i2c_add_driver(&pt7c4338_driver);
++}
++
++static void __exit pt7c4338_exit(void)
++{
++	i2c_del_driver(&pt7c4338_driver);
++}
++
++module_init(pt7c4338_init);
++module_exit(pt7c4338_exit);
++
++MODULE_AUTHOR("Priyanka Jain <Priyanka.Jain@freescale.com>");
++MODULE_DESCRIPTION("pericom Technology Inc. PT7C4338 RTC Driver");
++MODULE_LICENSE("GPL");
diff --git a/target/linux/generic/patches-4.0/861-04_spi_gpio_implement_spi_delay.patch b/target/linux/generic/patches-4.0/861-04_spi_gpio_implement_spi_delay.patch
new file mode 100644
index 0000000..fc1b40c
--- /dev/null
+++ b/target/linux/generic/patches-4.0/861-04_spi_gpio_implement_spi_delay.patch
@@ -0,0 +1,58 @@
+Implement the SPI-GPIO delay function for busses that need speed limitation.
+
+--mb
+
+
+
+--- a/drivers/spi/spi-gpio.c
++++ b/drivers/spi/spi-gpio.c
+@@ -17,6 +17,7 @@
+ #include <linux/module.h>
+ #include <linux/platform_device.h>
+ #include <linux/gpio.h>
++#include <linux/delay.h>
+ #include <linux/of.h>
+ #include <linux/of_device.h>
+ #include <linux/of_gpio.h>
+@@ -69,6 +70,7 @@ struct spi_gpio {
+  *		#define	SPI_MOSI_GPIO	120
+  *		#define	SPI_SCK_GPIO	121
+  *		#define	SPI_N_CHIPSEL	4
++ *		#undef NEED_SPIDELAY
+  *		#include "spi-gpio.c"
+  */
+ 
+@@ -76,6 +78,7 @@ struct spi_gpio {
+ #define DRIVER_NAME	"spi_gpio"
+ 
+ #define GENERIC_BITBANG	/* vs tight inlines */
++#define NEED_SPIDELAY	1
+ 
+ /* all functions referencing these symbols must define pdata */
+ #define SPI_MISO_GPIO	((pdata)->miso)
+@@ -126,12 +129,20 @@ static inline int getmiso(const struct s
+ #undef pdata
+ 
+ /*
+- * NOTE:  this clocks "as fast as we can".  It "should" be a function of the
+- * requested device clock.  Software overhead means we usually have trouble
+- * reaching even one Mbit/sec (except when we can inline bitops), so for now
+- * we'll just assume we never need additional per-bit slowdowns.
++ * NOTE:  to clock "as fast as we can", set spi_device.max_speed_hz
++ * and spi_transfer.speed_hz to 0.
++ * Otherwise this is a function of the requested device clock.
++ * Software overhead means we usually have trouble
++ * reaching even one Mbit/sec (except when we can inline bitops). So on small
++ * embedded devices with fast SPI slaves you usually don't need a delay.
+  */
+-#define spidelay(nsecs)	do {} while (0)
++static inline void spidelay(unsigned nsecs)
++{
++#ifdef NEED_SPIDELAY
++	if (unlikely(nsecs))
++		ndelay(nsecs);
++#endif /* NEED_SPIDELAY */
++}
+ 
+ #include "spi-bitbang-txrx.h"
+ 
diff --git a/target/linux/generic/patches-4.0/862-gpio_spi_driver.patch b/target/linux/generic/patches-4.0/862-gpio_spi_driver.patch
new file mode 100644
index 0000000..be05938
--- /dev/null
+++ b/target/linux/generic/patches-4.0/862-gpio_spi_driver.patch
@@ -0,0 +1,373 @@
+THIS CODE IS DEPRECATED.
+
+Please use the new mainline SPI-GPIO driver, as of 2.6.29.
+
+--mb
+
+
+
+---
+ drivers/spi/Kconfig              |    9 +
+ drivers/spi/Makefile             |    1 
+ drivers/spi/spi_gpio_old.c       |  251 +++++++++++++++++++++++++++++++++++++++
+ include/linux/spi/spi_gpio_old.h |   73 +++++++++++
+ 4 files changed, 334 insertions(+)
+
+--- /dev/null
++++ b/include/linux/spi/spi_gpio_old.h
+@@ -0,0 +1,73 @@
++/*
++ * spi_gpio interface to platform code
++ *
++ * Copyright (c) 2008 Piotr Skamruk
++ * Copyright (c) 2008 Michael Buesch
++ *
++ * This program is free software; you can redistribute it and/or modify
++ * it under the terms of the GNU General Public License version 2 as
++ * published by the Free Software Foundation.
++ */
++#ifndef _LINUX_SPI_SPI_GPIO
++#define _LINUX_SPI_SPI_GPIO
++
++#include <linux/types.h>
++#include <linux/spi/spi.h>
++
++
++/**
++ * struct spi_gpio_platform_data - Data definitions for a SPI-GPIO device.
++ *
++ * This structure holds information about a GPIO-based SPI device.
++ *
++ * @pin_clk: The GPIO pin number of the CLOCK pin.
++ *
++ * @pin_miso: The GPIO pin number of the MISO pin.
++ *
++ * @pin_mosi: The GPIO pin number of the MOSI pin.
++ *
++ * @pin_cs: The GPIO pin number of the CHIPSELECT pin.
++ *
++ * @cs_activelow: If true, the chip is selected when the CS line is low.
++ *
++ * @no_spi_delay: If true, no delay is done in the lowlevel bitbanging.
++ *                Note that doing no delay is not standards compliant,
++ *                but it might be needed to speed up transfers on some
++ *                slow embedded machines.
++ *
++ * @boardinfo_setup: This callback is called after the
++ *                   SPI master device was registered, but before the
++ *                   device is registered.
++ * @boardinfo_setup_data: Data argument passed to boardinfo_setup().
++ */
++struct spi_gpio_platform_data {
++	unsigned int pin_clk;
++	unsigned int pin_miso;
++	unsigned int pin_mosi;
++	unsigned int pin_cs;
++	bool cs_activelow;
++	bool no_spi_delay;
++	int (*boardinfo_setup)(struct spi_board_info *bi,
++			       struct spi_master *master,
++			       void *data);
++	void *boardinfo_setup_data;
++};
++
++/**
++ * SPI_GPIO_PLATDEV_NAME - The platform device name string.
++ *
++ * The name string that has to be used for platform_device_alloc
++ * when allocating a spi-gpio device.
++ */
++#define SPI_GPIO_PLATDEV_NAME	"spi-gpio"
++
++/**
++ * spi_gpio_next_id - Get another platform device ID number.
++ *
++ * This returns the next platform device ID number that has to be used
++ * for platform_device_alloc. The ID is opaque and should not be used for
++ * anything else.
++ */
++int spi_gpio_next_id(void);
++
++#endif /* _LINUX_SPI_SPI_GPIO */
+--- /dev/null
++++ b/drivers/spi/spi_gpio_old.c
+@@ -0,0 +1,251 @@
++/*
++ * Bitbanging SPI bus driver using GPIO API
++ *
++ * Copyright (c) 2008 Piotr Skamruk
++ * Copyright (c) 2008 Michael Buesch
++ *
++ * based on spi_s3c2410_gpio.c
++ *   Copyright (c) 2006 Ben Dooks
++ *   Copyright (c) 2006 Simtec Electronics
++ * and on i2c-gpio.c
++ *   Copyright (C) 2007 Atmel Corporation
++ *
++ * This program is free software; you can redistribute it and/or modify
++ * it under the terms of the GNU General Public License version 2 as
++ * published by the Free Software Foundation.
++ */
++
++#include <linux/kernel.h>
++#include <linux/init.h>
++#include <linux/delay.h>
++#include <linux/spinlock.h>
++#include <linux/workqueue.h>
++#include <linux/module.h>
++#include <linux/platform_device.h>
++#include <linux/spi/spi.h>
++#include <linux/spi/spi_bitbang.h>
++#include <linux/spi/spi_gpio_old.h>
++#include <linux/gpio.h>
++#include <asm/atomic.h>
++
++
++struct spi_gpio {
++	struct spi_bitbang bitbang;
++	struct spi_gpio_platform_data *info;
++	struct platform_device *pdev;
++	struct spi_board_info bi;
++};
++
++
++static inline struct spi_gpio *spidev_to_sg(struct spi_device *dev)
++{
++	return dev->controller_data;
++}
++
++static inline void setsck(struct spi_device *dev, int val)
++{
++	struct spi_gpio *sp = spidev_to_sg(dev);
++	gpio_set_value(sp->info->pin_clk, val ? 1 : 0);
++}
++
++static inline void setmosi(struct spi_device *dev, int val)
++{
++	struct spi_gpio *sp = spidev_to_sg(dev);
++	gpio_set_value(sp->info->pin_mosi, val ? 1 : 0);
++}
++
++static inline u32 getmiso(struct spi_device *dev)
++{
++	struct spi_gpio *sp = spidev_to_sg(dev);
++	return gpio_get_value(sp->info->pin_miso) ? 1 : 0;
++}
++
++static inline void do_spidelay(struct spi_device *dev, unsigned nsecs)
++{
++	struct spi_gpio *sp = spidev_to_sg(dev);
++
++	if (!sp->info->no_spi_delay)
++		ndelay(nsecs);
++}
++
++#define spidelay(nsecs) do {					\
++	/* Steal the spi_device pointer from our caller.	\
++	 * The bitbang-API should probably get fixed here... */	\
++	do_spidelay(spi, nsecs);				\
++  } while (0)
++
++#define EXPAND_BITBANG_TXRX
++#include "spi-bitbang-txrx.h"
++
++static u32 spi_gpio_txrx_mode0(struct spi_device *spi,
++			       unsigned nsecs, u32 word, u8 bits)
++{
++	return bitbang_txrx_be_cpha0(spi, nsecs, 0, 0, word, bits);
++}
++
++static u32 spi_gpio_txrx_mode1(struct spi_device *spi,
++			       unsigned nsecs, u32 word, u8 bits)
++{
++	return bitbang_txrx_be_cpha1(spi, nsecs, 0, 0, word, bits);
++}
++
++static u32 spi_gpio_txrx_mode2(struct spi_device *spi,
++			       unsigned nsecs, u32 word, u8 bits)
++{
++	return bitbang_txrx_be_cpha0(spi, nsecs, 1, 0, word, bits);
++}
++
++static u32 spi_gpio_txrx_mode3(struct spi_device *spi,
++			       unsigned nsecs, u32 word, u8 bits)
++{
++	return bitbang_txrx_be_cpha1(spi, nsecs, 1, 0, word, bits);
++}
++
++static void spi_gpio_chipselect(struct spi_device *dev, int on)
++{
++	struct spi_gpio *sp = spidev_to_sg(dev);
++
++	if (sp->info->cs_activelow)
++		on = !on;
++	gpio_set_value(sp->info->pin_cs, on ? 1 : 0);
++}
++
++static int spi_gpio_probe(struct platform_device *pdev)
++{
++	struct spi_master *master;
++	struct spi_gpio_platform_data *pdata;
++	struct spi_gpio *sp;
++	struct spi_device *spidev;
++	int err;
++
++	pdata = pdev->dev.platform_data;
++	if (!pdata)
++		return -ENXIO;
++
++	err = -ENOMEM;
++	master = spi_alloc_master(&pdev->dev, sizeof(struct spi_gpio));
++	if (!master)
++		goto err_alloc_master;
++
++	sp = spi_master_get_devdata(master);
++	platform_set_drvdata(pdev, sp);
++	sp->info = pdata;
++
++	err = gpio_request(pdata->pin_clk, "spi_clock");
++	if (err)
++		goto err_request_clk;
++	err = gpio_request(pdata->pin_mosi, "spi_mosi");
++	if (err)
++		goto err_request_mosi;
++	err = gpio_request(pdata->pin_miso, "spi_miso");
++	if (err)
++		goto err_request_miso;
++	err = gpio_request(pdata->pin_cs, "spi_cs");
++	if (err)
++		goto err_request_cs;
++
++	sp->bitbang.master = spi_master_get(master);
++	sp->bitbang.master->bus_num = -1;
++	sp->bitbang.master->num_chipselect = 1;
++	sp->bitbang.chipselect = spi_gpio_chipselect;
++	sp->bitbang.txrx_word[SPI_MODE_0] = spi_gpio_txrx_mode0;
++	sp->bitbang.txrx_word[SPI_MODE_1] = spi_gpio_txrx_mode1;
++	sp->bitbang.txrx_word[SPI_MODE_2] = spi_gpio_txrx_mode2;
++	sp->bitbang.txrx_word[SPI_MODE_3] = spi_gpio_txrx_mode3;
++
++	gpio_direction_output(pdata->pin_clk, 0);
++	gpio_direction_output(pdata->pin_mosi, 0);
++	gpio_direction_output(pdata->pin_cs,
++			      pdata->cs_activelow ? 1 : 0);
++	gpio_direction_input(pdata->pin_miso);
++
++	err = spi_bitbang_start(&sp->bitbang);
++	if (err)
++		goto err_no_bitbang;
++	err = pdata->boardinfo_setup(&sp->bi, master,
++				     pdata->boardinfo_setup_data);
++	if (err)
++		goto err_bi_setup;
++	sp->bi.controller_data = sp;
++	spidev = spi_new_device(master, &sp->bi);
++	if (!spidev)
++		goto err_new_dev;
++
++	return 0;
++
++err_new_dev:
++err_bi_setup:
++	spi_bitbang_stop(&sp->bitbang);
++err_no_bitbang:
++	spi_master_put(sp->bitbang.master);
++	gpio_free(pdata->pin_cs);
++err_request_cs:
++	gpio_free(pdata->pin_miso);
++err_request_miso:
++	gpio_free(pdata->pin_mosi);
++err_request_mosi:
++	gpio_free(pdata->pin_clk);
++err_request_clk:
++	kfree(master);
++
++err_alloc_master:
++	return err;
++}
++
++static int spi_gpio_remove(struct platform_device *pdev)
++{
++	struct spi_gpio *sp;
++	struct spi_gpio_platform_data *pdata;
++
++	pdata = pdev->dev.platform_data;
++	sp = platform_get_drvdata(pdev);
++
++	gpio_free(pdata->pin_clk);
++	gpio_free(pdata->pin_mosi);
++	gpio_free(pdata->pin_miso);
++	gpio_free(pdata->pin_cs);
++	spi_bitbang_stop(&sp->bitbang);
++	spi_master_put(sp->bitbang.master);
++
++	return 0;
++}
++
++static struct platform_driver spi_gpio_driver = {
++	.driver		= {
++		.name	= SPI_GPIO_PLATDEV_NAME,
++		.owner	= THIS_MODULE,
++	},
++	.probe		= spi_gpio_probe,
++	.remove		= spi_gpio_remove,
++};
++
++int spi_gpio_next_id(void)
++{
++	static atomic_t counter = ATOMIC_INIT(-1);
++
++	return atomic_inc_return(&counter);
++}
++EXPORT_SYMBOL(spi_gpio_next_id);
++
++static int __init spi_gpio_init(void)
++{
++	int err;
++
++	err = platform_driver_register(&spi_gpio_driver);
++	if (err)
++		printk(KERN_ERR "spi-gpio: register failed: %d\n", err);
++
++	return err;
++}
++module_init(spi_gpio_init);
++
++static void __exit spi_gpio_exit(void)
++{
++	platform_driver_unregister(&spi_gpio_driver);
++}
++module_exit(spi_gpio_exit);
++
++MODULE_AUTHOR("Piot Skamruk <piotr.skamruk at gmail.com>");
++MODULE_AUTHOR("Michael Buesch");
++MODULE_DESCRIPTION("Platform independent GPIO bitbanging SPI driver");
++MODULE_LICENSE("GPL v2");
+--- a/drivers/spi/Kconfig
++++ b/drivers/spi/Kconfig
+@@ -242,6 +242,15 @@ config SPI_IMG_SPFI
+ 	  This enables support for the SPFI master controller found on
+ 	  IMG SoCs.
+ 
++config SPI_GPIO_OLD
++	tristate "Old GPIO API based bitbanging SPI controller (DEPRECATED)"
++	depends on SPI_MASTER && GPIOLIB
++	select SPI_BITBANG
++	help
++	  This code is deprecated. Please use the new mainline SPI-GPIO driver.
++
++	  If unsure, say N.
++
+ config SPI_IMX
+ 	tristate "Freescale i.MX SPI controllers"
+ 	depends on ARCH_MXC || COMPILE_TEST
+--- a/drivers/spi/Makefile
++++ b/drivers/spi/Makefile
+@@ -41,6 +41,7 @@ obj-$(CONFIG_SPI_FSL_LIB)		+= spi-fsl-li
+ obj-$(CONFIG_SPI_FSL_ESPI)		+= spi-fsl-espi.o
+ obj-$(CONFIG_SPI_FSL_SPI)		+= spi-fsl-spi.o
+ obj-$(CONFIG_SPI_GPIO)			+= spi-gpio.o
++obj-$(CONFIG_SPI_GPIO_OLD)		+= spi_gpio_old.o
+ obj-$(CONFIG_SPI_IMG_SPFI)		+= spi-img-spfi.o
+ obj-$(CONFIG_SPI_IMX)			+= spi-imx.o
+ obj-$(CONFIG_SPI_LM70_LLP)		+= spi-lm70llp.o
diff --git a/target/linux/generic/patches-4.0/863-gpiommc.patch b/target/linux/generic/patches-4.0/863-gpiommc.patch
new file mode 100644
index 0000000..3433e20
--- /dev/null
+++ b/target/linux/generic/patches-4.0/863-gpiommc.patch
@@ -0,0 +1,844 @@
+--- /dev/null
++++ b/drivers/mmc/host/gpiommc.c
+@@ -0,0 +1,609 @@
++/*
++ * Driver an MMC/SD card on a bitbanging GPIO SPI bus.
++ * This module hooks up the mmc_spi and spi_gpio modules and also
++ * provides a configfs interface.
++ *
++ * Copyright 2008 Michael Buesch <mb@bu3sch.de>
++ *
++ * Licensed under the GNU/GPL. See COPYING for details.
++ */
++
++#include <linux/module.h>
++#include <linux/mmc/gpiommc.h>
++#include <linux/platform_device.h>
++#include <linux/list.h>
++#include <linux/mutex.h>
++#include <linux/spi/spi_gpio_old.h>
++#include <linux/configfs.h>
++#include <linux/gpio.h>
++#include <asm/atomic.h>
++
++
++#define PFX				"gpio-mmc: "
++
++
++struct gpiommc_device {
++	struct platform_device *pdev;
++	struct platform_device *spi_pdev;
++	struct spi_board_info boardinfo;
++};
++
++
++MODULE_DESCRIPTION("GPIO based MMC driver");
++MODULE_AUTHOR("Michael Buesch");
++MODULE_LICENSE("GPL");
++
++
++static int gpiommc_boardinfo_setup(struct spi_board_info *bi,
++				   struct spi_master *master,
++				   void *data)
++{
++	struct gpiommc_device *d = data;
++	struct gpiommc_platform_data *pdata = d->pdev->dev.platform_data;
++
++	/* Bind the SPI master to the MMC-SPI host driver. */
++	strlcpy(bi->modalias, "mmc_spi", sizeof(bi->modalias));
++
++	bi->max_speed_hz = pdata->max_bus_speed;
++	bi->bus_num = master->bus_num;
++	bi->mode = pdata->mode;
++
++	return 0;
++}
++
++static int gpiommc_probe(struct platform_device *pdev)
++{
++	struct gpiommc_platform_data *mmc_pdata = pdev->dev.platform_data;
++	struct spi_gpio_platform_data spi_pdata;
++	struct gpiommc_device *d;
++	int err;
++
++	err = -ENXIO;
++	if (!mmc_pdata)
++		goto error;
++
++#ifdef CONFIG_MMC_SPI_MODULE
++	err = request_module("mmc_spi");
++	if (err) {
++		printk(KERN_WARNING PFX
++		       "Failed to request mmc_spi module.\n");
++	}
++#endif /* CONFIG_MMC_SPI_MODULE */
++
++	/* Allocate the GPIO-MMC device */
++	err = -ENOMEM;
++	d = kzalloc(sizeof(*d), GFP_KERNEL);
++	if (!d)
++		goto error;
++	d->pdev = pdev;
++
++	/* Create the SPI-GPIO device */
++	d->spi_pdev = platform_device_alloc(SPI_GPIO_PLATDEV_NAME,
++					    spi_gpio_next_id());
++	if (!d->spi_pdev)
++		goto err_free_d;
++
++	memset(&spi_pdata, 0, sizeof(spi_pdata));
++	spi_pdata.pin_clk = mmc_pdata->pins.gpio_clk;
++	spi_pdata.pin_miso = mmc_pdata->pins.gpio_do;
++	spi_pdata.pin_mosi = mmc_pdata->pins.gpio_di;
++	spi_pdata.pin_cs = mmc_pdata->pins.gpio_cs;
++	spi_pdata.cs_activelow = mmc_pdata->pins.cs_activelow;
++	spi_pdata.no_spi_delay = mmc_pdata->no_spi_delay;
++	spi_pdata.boardinfo_setup = gpiommc_boardinfo_setup;
++	spi_pdata.boardinfo_setup_data = d;
++
++	err = platform_device_add_data(d->spi_pdev, &spi_pdata,
++				       sizeof(spi_pdata));
++	if (err)
++		goto err_free_pdev;
++	err = platform_device_add(d->spi_pdev);
++	if (err)
++		goto err_free_pdata;
++	platform_set_drvdata(pdev, d);
++
++	printk(KERN_INFO PFX "MMC-Card \"%s\" "
++	       "attached to GPIO pins di=%u, do=%u, clk=%u, cs=%u\n",
++	       mmc_pdata->name, mmc_pdata->pins.gpio_di,
++	       mmc_pdata->pins.gpio_do,
++	       mmc_pdata->pins.gpio_clk,
++	       mmc_pdata->pins.gpio_cs);
++
++	return 0;
++
++err_free_pdata:
++	kfree(d->spi_pdev->dev.platform_data);
++	d->spi_pdev->dev.platform_data = NULL;
++err_free_pdev:
++	platform_device_put(d->spi_pdev);
++err_free_d:
++	kfree(d);
++error:
++	return err;
++}
++
++static int gpiommc_remove(struct platform_device *pdev)
++{
++	struct gpiommc_device *d = platform_get_drvdata(pdev);
++	struct gpiommc_platform_data *pdata = d->pdev->dev.platform_data;
++
++	platform_device_unregister(d->spi_pdev);
++	printk(KERN_INFO PFX "GPIO based MMC-Card \"%s\" removed\n",
++	       pdata->name);
++	platform_device_put(d->spi_pdev);
++
++	return 0;
++}
++
++#ifdef CONFIG_GPIOMMC_CONFIGFS
++
++/* A device that was created through configfs */
++struct gpiommc_configfs_device {
++	struct config_item item;
++	/* The platform device, after registration. */
++	struct platform_device *pdev;
++	/* The configuration */
++	struct gpiommc_platform_data pdata;
++};
++
++#define GPIO_INVALID	-1
++
++static inline bool gpiommc_is_registered(struct gpiommc_configfs_device *dev)
++{
++	return (dev->pdev != NULL);
++}
++
++static inline struct gpiommc_configfs_device *ci_to_gpiommc(struct config_item *item)
++{
++	return item ? container_of(item, struct gpiommc_configfs_device, item) : NULL;
++}
++
++static struct configfs_attribute gpiommc_attr_DI = {
++	.ca_owner = THIS_MODULE,
++	.ca_name = "gpio_data_in",
++	.ca_mode = S_IRUGO | S_IWUSR,
++};
++
++static struct configfs_attribute gpiommc_attr_DO = {
++	.ca_owner = THIS_MODULE,
++	.ca_name = "gpio_data_out",
++	.ca_mode = S_IRUGO | S_IWUSR,
++};
++
++static struct configfs_attribute gpiommc_attr_CLK = {
++	.ca_owner = THIS_MODULE,
++	.ca_name = "gpio_clock",
++	.ca_mode = S_IRUGO | S_IWUSR,
++};
++
++static struct configfs_attribute gpiommc_attr_CS = {
++	.ca_owner = THIS_MODULE,
++	.ca_name = "gpio_chipselect",
++	.ca_mode = S_IRUGO | S_IWUSR,
++};
++
++static struct configfs_attribute gpiommc_attr_CS_activelow = {
++	.ca_owner = THIS_MODULE,
++	.ca_name = "gpio_chipselect_activelow",
++	.ca_mode = S_IRUGO | S_IWUSR,
++};
++
++static struct configfs_attribute gpiommc_attr_spimode = {
++	.ca_owner = THIS_MODULE,
++	.ca_name = "spi_mode",
++	.ca_mode = S_IRUGO | S_IWUSR,
++};
++
++static struct configfs_attribute gpiommc_attr_spidelay = {
++	.ca_owner = THIS_MODULE,
++	.ca_name = "spi_delay",
++	.ca_mode = S_IRUGO | S_IWUSR,
++};
++
++static struct configfs_attribute gpiommc_attr_max_bus_speed = {
++	.ca_owner = THIS_MODULE,
++	.ca_name = "max_bus_speed",
++	.ca_mode = S_IRUGO | S_IWUSR,
++};
++
++static struct configfs_attribute gpiommc_attr_register = {
++	.ca_owner = THIS_MODULE,
++	.ca_name = "register",
++	.ca_mode = S_IRUGO | S_IWUSR,
++};
++
++static struct configfs_attribute *gpiommc_config_attrs[] = {
++	&gpiommc_attr_DI,
++	&gpiommc_attr_DO,
++	&gpiommc_attr_CLK,
++	&gpiommc_attr_CS,
++	&gpiommc_attr_CS_activelow,
++	&gpiommc_attr_spimode,
++	&gpiommc_attr_spidelay,
++	&gpiommc_attr_max_bus_speed,
++	&gpiommc_attr_register,
++	NULL,
++};
++
++static ssize_t gpiommc_config_attr_show(struct config_item *item,
++					struct configfs_attribute *attr,
++					char *page)
++{
++	struct gpiommc_configfs_device *dev = ci_to_gpiommc(item);
++	ssize_t count = 0;
++	unsigned int gpio;
++	int err = 0;
++
++	if (attr == &gpiommc_attr_DI) {
++		gpio = dev->pdata.pins.gpio_di;
++		if (gpio == GPIO_INVALID)
++			count = snprintf(page, PAGE_SIZE, "not configured\n");
++		else
++			count = snprintf(page, PAGE_SIZE, "%u\n", gpio);
++		goto out;
++	}
++	if (attr == &gpiommc_attr_DO) {
++		gpio = dev->pdata.pins.gpio_do;
++		if (gpio == GPIO_INVALID)
++			count = snprintf(page, PAGE_SIZE, "not configured\n");
++		else
++			count = snprintf(page, PAGE_SIZE, "%u\n", gpio);
++		goto out;
++	}
++	if (attr == &gpiommc_attr_CLK) {
++		gpio = dev->pdata.pins.gpio_clk;
++		if (gpio == GPIO_INVALID)
++			count = snprintf(page, PAGE_SIZE, "not configured\n");
++		else
++			count = snprintf(page, PAGE_SIZE, "%u\n", gpio);
++		goto out;
++	}
++	if (attr == &gpiommc_attr_CS) {
++		gpio = dev->pdata.pins.gpio_cs;
++		if (gpio == GPIO_INVALID)
++			count = snprintf(page, PAGE_SIZE, "not configured\n");
++		else
++			count = snprintf(page, PAGE_SIZE, "%u\n", gpio);
++		goto out;
++	}
++	if (attr == &gpiommc_attr_CS_activelow) {
++		count = snprintf(page, PAGE_SIZE, "%u\n",
++				 dev->pdata.pins.cs_activelow);
++		goto out;
++	}
++	if (attr == &gpiommc_attr_spimode) {
++		count = snprintf(page, PAGE_SIZE, "%u\n",
++				 dev->pdata.mode);
++		goto out;
++	}
++	if (attr == &gpiommc_attr_spidelay) {
++		count = snprintf(page, PAGE_SIZE, "%u\n",
++				 !dev->pdata.no_spi_delay);
++		goto out;
++	}
++	if (attr == &gpiommc_attr_max_bus_speed) {
++		count = snprintf(page, PAGE_SIZE, "%u\n",
++				 dev->pdata.max_bus_speed);
++		goto out;
++	}
++	if (attr == &gpiommc_attr_register) {
++		count = snprintf(page, PAGE_SIZE, "%u\n",
++				 gpiommc_is_registered(dev));
++		goto out;
++	}
++	WARN_ON(1);
++	err = -ENOSYS;
++out:
++	return err ? err : count;
++}
++
++static int gpiommc_do_register(struct gpiommc_configfs_device *dev,
++			       const char *name)
++{
++	int err;
++
++	if (gpiommc_is_registered(dev))
++		return 0;
++
++	if (!gpio_is_valid(dev->pdata.pins.gpio_di) ||
++	    !gpio_is_valid(dev->pdata.pins.gpio_do) ||
++	    !gpio_is_valid(dev->pdata.pins.gpio_clk) ||
++	    !gpio_is_valid(dev->pdata.pins.gpio_cs)) {
++		printk(KERN_ERR PFX
++		       "configfs: Invalid GPIO pin number(s)\n");
++		return -EINVAL;
++	}
++
++	strlcpy(dev->pdata.name, name,
++		sizeof(dev->pdata.name));
++
++	dev->pdev = platform_device_alloc(GPIOMMC_PLATDEV_NAME,
++					  gpiommc_next_id());
++	if (!dev->pdev)
++		return -ENOMEM;
++	err = platform_device_add_data(dev->pdev, &dev->pdata,
++				       sizeof(dev->pdata));
++	if (err) {
++		platform_device_put(dev->pdev);
++		return err;
++	}
++	err = platform_device_add(dev->pdev);
++	if (err) {
++		platform_device_put(dev->pdev);
++		return err;
++	}
++
++	return 0;
++}
++
++static void gpiommc_do_unregister(struct gpiommc_configfs_device *dev)
++{
++	if (!gpiommc_is_registered(dev))
++		return;
++
++	platform_device_unregister(dev->pdev);
++	dev->pdev = NULL;
++}
++
++static ssize_t gpiommc_config_attr_store(struct config_item *item,
++					 struct configfs_attribute *attr,
++					 const char *page, size_t count)
++{
++	struct gpiommc_configfs_device *dev = ci_to_gpiommc(item);
++	int err = -EINVAL;
++	unsigned long data;
++
++	if (attr == &gpiommc_attr_register) {
++		err = kstrtoul(page, 10, &data);
++		if (err)
++			goto out;
++		err = -EINVAL;
++		if (data == 1)
++			err = gpiommc_do_register(dev, item->ci_name);
++		if (data == 0) {
++			gpiommc_do_unregister(dev);
++			err = 0;
++		}
++		goto out;
++	}
++
++	if (gpiommc_is_registered(dev)) {
++		/* The rest of the config parameters can only be set
++		 * as long as the device is not registered, yet. */
++		err = -EBUSY;
++		goto out;
++	}
++
++	if (attr == &gpiommc_attr_DI) {
++		err = kstrtoul(page, 10, &data);
++		if (err)
++			goto out;
++		err = -EINVAL;
++		if (!gpio_is_valid(data))
++			goto out;
++		dev->pdata.pins.gpio_di = data;
++		err = 0;
++		goto out;
++	}
++	if (attr == &gpiommc_attr_DO) {
++		err = kstrtoul(page, 10, &data);
++		if (err)
++			goto out;
++		err = -EINVAL;
++		if (!gpio_is_valid(data))
++			goto out;
++		dev->pdata.pins.gpio_do = data;
++		err = 0;
++		goto out;
++	}
++	if (attr == &gpiommc_attr_CLK) {
++		err = kstrtoul(page, 10, &data);
++		if (err)
++			goto out;
++		err = -EINVAL;
++		if (!gpio_is_valid(data))
++			goto out;
++		dev->pdata.pins.gpio_clk = data;
++		err = 0;
++		goto out;
++	}
++	if (attr == &gpiommc_attr_CS) {
++		err = kstrtoul(page, 10, &data);
++		if (err)
++			goto out;
++		err = -EINVAL;
++		if (!gpio_is_valid(data))
++			goto out;
++		dev->pdata.pins.gpio_cs = data;
++		err = 0;
++		goto out;
++	}
++	if (attr == &gpiommc_attr_CS_activelow) {
++		err = kstrtoul(page, 10, &data);
++		if (err)
++			goto out;
++		err = -EINVAL;
++		if (data != 0 && data != 1)
++			goto out;
++		dev->pdata.pins.cs_activelow = data;
++		err = 0;
++		goto out;
++	}
++	if (attr == &gpiommc_attr_spimode) {
++		err = kstrtoul(page, 10, &data);
++		if (err)
++			goto out;
++		err = -EINVAL;
++		switch (data) {
++		case 0:
++			dev->pdata.mode = SPI_MODE_0;
++			break;
++		case 1:
++			dev->pdata.mode = SPI_MODE_1;
++			break;
++		case 2:
++			dev->pdata.mode = SPI_MODE_2;
++			break;
++		case 3:
++			dev->pdata.mode = SPI_MODE_3;
++			break;
++		default:
++			goto out;
++		}
++		err = 0;
++		goto out;
++	}
++	if (attr == &gpiommc_attr_spidelay) {
++		err = kstrtoul(page, 10, &data);
++		if (err)
++			goto out;
++		err = -EINVAL;
++		if (data != 0 && data != 1)
++			goto out;
++		dev->pdata.no_spi_delay = !data;
++		err = 0;
++		goto out;
++	}
++	if (attr == &gpiommc_attr_max_bus_speed) {
++		err = kstrtoul(page, 10, &data);
++		if (err)
++			goto out;
++		err = -EINVAL;
++		if (data > UINT_MAX)
++			goto out;
++		dev->pdata.max_bus_speed = data;
++		err = 0;
++		goto out;
++	}
++	WARN_ON(1);
++	err = -ENOSYS;
++out:
++	return err ? err : count;
++}
++
++static void gpiommc_config_item_release(struct config_item *item)
++{
++	struct gpiommc_configfs_device *dev = ci_to_gpiommc(item);
++
++	kfree(dev);
++}
++
++static struct configfs_item_operations gpiommc_config_item_ops = {
++	.release		= gpiommc_config_item_release,
++	.show_attribute		= gpiommc_config_attr_show,
++	.store_attribute	= gpiommc_config_attr_store,
++};
++
++static struct config_item_type gpiommc_dev_ci_type = {
++	.ct_item_ops	= &gpiommc_config_item_ops,
++	.ct_attrs	= gpiommc_config_attrs,
++	.ct_owner	= THIS_MODULE,
++};
++
++static struct config_item *gpiommc_make_item(struct config_group *group,
++					     const char *name)
++{
++	struct gpiommc_configfs_device *dev;
++
++	if (strlen(name) > GPIOMMC_MAX_NAMELEN) {
++		printk(KERN_ERR PFX "configfs: device name too long\n");
++		return NULL;
++	}
++
++	dev = kzalloc(sizeof(*dev), GFP_KERNEL);
++	if (!dev)
++		return NULL;
++
++	config_item_init_type_name(&dev->item, name,
++				   &gpiommc_dev_ci_type);
++
++	/* Assign default configuration */
++	dev->pdata.pins.gpio_di = GPIO_INVALID;
++	dev->pdata.pins.gpio_do = GPIO_INVALID;
++	dev->pdata.pins.gpio_clk = GPIO_INVALID;
++	dev->pdata.pins.gpio_cs = GPIO_INVALID;
++	dev->pdata.pins.cs_activelow = 1;
++	dev->pdata.mode = SPI_MODE_0;
++	dev->pdata.no_spi_delay = 0;
++	dev->pdata.max_bus_speed = 5000000; /* 5 MHz */
++
++	return &(dev->item);
++}
++
++static void gpiommc_drop_item(struct config_group *group,
++			      struct config_item *item)
++{
++	struct gpiommc_configfs_device *dev = ci_to_gpiommc(item);
++
++	gpiommc_do_unregister(dev);
++	kfree(dev);
++}
++
++static struct configfs_group_operations gpiommc_ct_group_ops = {
++	.make_item	= gpiommc_make_item,
++	.drop_item	= gpiommc_drop_item,
++};
++
++static struct config_item_type gpiommc_ci_type = {
++	.ct_group_ops	= &gpiommc_ct_group_ops,
++	.ct_owner	= THIS_MODULE,
++};
++
++static struct configfs_subsystem gpiommc_subsys = {
++	.su_group = {
++		.cg_item = {
++			.ci_namebuf = GPIOMMC_PLATDEV_NAME,
++			.ci_type = &gpiommc_ci_type,
++		},
++	},
++	.su_mutex = __MUTEX_INITIALIZER(gpiommc_subsys.su_mutex),
++};
++
++#endif /* CONFIG_GPIOMMC_CONFIGFS */
++
++static struct platform_driver gpiommc_plat_driver = {
++	.probe	= gpiommc_probe,
++	.remove	= gpiommc_remove,
++	.driver	= {
++		.name	= GPIOMMC_PLATDEV_NAME,
++		.owner	= THIS_MODULE,
++	},
++};
++
++int gpiommc_next_id(void)
++{
++	static atomic_t counter = ATOMIC_INIT(-1);
++
++	return atomic_inc_return(&counter);
++}
++EXPORT_SYMBOL(gpiommc_next_id);
++
++static int __init gpiommc_modinit(void)
++{
++	int err;
++
++	err = platform_driver_register(&gpiommc_plat_driver);
++	if (err)
++		return err;
++
++#ifdef CONFIG_GPIOMMC_CONFIGFS
++	config_group_init(&gpiommc_subsys.su_group);
++	err = configfs_register_subsystem(&gpiommc_subsys);
++	if (err) {
++		platform_driver_unregister(&gpiommc_plat_driver);
++		return err;
++	}
++#endif /* CONFIG_GPIOMMC_CONFIGFS */
++
++	return 0;
++}
++module_init(gpiommc_modinit);
++
++static void __exit gpiommc_modexit(void)
++{
++#ifdef CONFIG_GPIOMMC_CONFIGFS
++	configfs_unregister_subsystem(&gpiommc_subsys);
++#endif
++	platform_driver_unregister(&gpiommc_plat_driver);
++}
++module_exit(gpiommc_modexit);
+--- a/drivers/mmc/host/Kconfig
++++ b/drivers/mmc/host/Kconfig
+@@ -549,6 +549,31 @@ config MMC_SDHI
+ 	  This provides support for the SDHI SD/SDIO controller found in
+ 	  SuperH and ARM SH-Mobile SoCs
+ 
++config GPIOMMC
++	tristate "MMC/SD over GPIO-based SPI"
++	depends on MMC && MMC_SPI && SPI_GPIO_OLD
++	help
++	  This driver hooks up the mmc_spi and spi_gpio modules so that
++	  MMC/SD cards can be used on a GPIO based bus by bitbanging
++	  the SPI protocol in software.
++
++	  This driver provides a configfs interface to dynamically create
++	  and destroy GPIO-based MMC/SD card devices. It also provides
++	  a platform device interface API.
++	  See Documentation/gpiommc.txt for details.
++
++	  The module will be called gpiommc.
++
++	  If unsure, say N.
++
++config GPIOMMC_CONFIGFS
++	bool
++	depends on GPIOMMC && CONFIGFS_FS
++	default y
++	help
++	  This option automatically enables configfs support for gpiommc
++	  if configfs is available.
++
+ config MMC_CB710
+ 	tristate "ENE CB710 MMC/SD Interface support"
+ 	depends on PCI
+--- a/drivers/mmc/host/Makefile
++++ b/drivers/mmc/host/Makefile
+@@ -41,6 +41,7 @@ tmio_mmc_core-$(subst m,y,$(CONFIG_MMC_S
+ obj-$(CONFIG_MMC_SDHI)		+= sh_mobile_sdhi.o
+ obj-$(CONFIG_MMC_CB710)		+= cb710-mmc.o
+ obj-$(CONFIG_MMC_VIA_SDMMC)	+= via-sdmmc.o
++obj-$(CONFIG_GPIOMMC)		+= gpiommc.o
+ obj-$(CONFIG_SDH_BFIN)		+= bfin_sdh.o
+ obj-$(CONFIG_MMC_DW)		+= dw_mmc.o
+ obj-$(CONFIG_MMC_DW_PLTFM)	+= dw_mmc-pltfm.o
+--- /dev/null
++++ b/include/linux/mmc/gpiommc.h
+@@ -0,0 +1,71 @@
++/*
++ * Device driver for MMC/SD cards driven over a GPIO bus.
++ *
++ * Copyright (c) 2008 Michael Buesch
++ *
++ * Licensed under the GNU/GPL version 2.
++ */
++#ifndef LINUX_GPIOMMC_H_
++#define LINUX_GPIOMMC_H_
++
++#include <linux/types.h>
++
++
++#define GPIOMMC_MAX_NAMELEN		15
++#define GPIOMMC_MAX_NAMELEN_STR		__stringify(GPIOMMC_MAX_NAMELEN)
++
++/**
++ * struct gpiommc_pins - Hardware pin assignments
++ *
++ * @gpio_di: The GPIO number of the DATA IN pin
++ * @gpio_do: The GPIO number of the DATA OUT pin
++ * @gpio_clk: The GPIO number of the CLOCK pin
++ * @gpio_cs: The GPIO number of the CHIPSELECT pin
++ * @cs_activelow: If true, the chip is considered selected if @gpio_cs is low.
++ */
++struct gpiommc_pins {
++	unsigned int gpio_di;
++	unsigned int gpio_do;
++	unsigned int gpio_clk;
++	unsigned int gpio_cs;
++	bool cs_activelow;
++};
++
++/**
++ * struct gpiommc_platform_data - Platform data for a MMC-over-SPI-GPIO device.
++ *
++ * @name: The unique name string of the device.
++ * @pins: The hardware pin assignments.
++ * @mode: The hardware mode. This is either SPI_MODE_0,
++ *        SPI_MODE_1, SPI_MODE_2 or SPI_MODE_3. See the SPI documentation.
++ * @no_spi_delay: Do not use delays in the lowlevel SPI bitbanging code.
++ *                This is not standards compliant, but may be required for some
++ *                embedded machines to gain reasonable speed.
++ * @max_bus_speed: The maximum speed of the SPI bus, in Hertz.
++ */
++struct gpiommc_platform_data {
++	char name[GPIOMMC_MAX_NAMELEN + 1];
++	struct gpiommc_pins pins;
++	u8 mode;
++	bool no_spi_delay;
++	unsigned int max_bus_speed;
++};
++
++/**
++ * GPIOMMC_PLATDEV_NAME - The platform device name string.
++ *
++ * The name string that has to be used for platform_device_alloc
++ * when allocating a gpiommc device.
++ */
++#define GPIOMMC_PLATDEV_NAME	"gpiommc"
++
++/**
++ * gpiommc_next_id - Get another platform device ID number.
++ *
++ * This returns the next platform device ID number that has to be used
++ * for platform_device_alloc. The ID is opaque and should not be used for
++ * anything else.
++ */
++int gpiommc_next_id(void);
++
++#endif /* LINUX_GPIOMMC_H_ */
+--- /dev/null
++++ b/Documentation/gpiommc.txt
+@@ -0,0 +1,97 @@
++GPIOMMC - Driver for an MMC/SD card on a bitbanging GPIO SPI bus
++================================================================
++
++The gpiommc module hooks up the mmc_spi and spi_gpio modules for running an
++MMC or SD card on GPIO pins.
++
++Two interfaces for registering a new MMC/SD card device are provided:
++A static platform-device based mechanism and a dynamic configfs based interface.
++
++
++Registering devices via platform-device
++=======================================
++
++The platform-device interface is used for registering MMC/SD devices that are
++part of the hardware platform. This is most useful only for embedded machines
++with MMC/SD devices statically connected to the platform GPIO bus.
++
++The data structures are declared in <linux/mmc/gpiommc.h>.
++
++To register a new device, define an instance of struct gpiommc_platform_data.
++This structure holds any information about how the device is hooked up to the
++GPIO pins and what hardware modes the device supports. See the docbook-style
++documentation in the header file for more information on the struct fields.
++
++Then allocate a new instance of a platform device by doing:
++
++	pdev = platform_device_alloc(GPIOMMC_PLATDEV_NAME, gpiommc_next_id());
++
++This will allocate the platform device data structures and hook it up to the
++gpiommc driver.
++Then add the gpiommc_platform_data to the platform device.
++
++	err = platform_device_add_data(pdev, pdata, sizeof(struct gpiommc_platform_data));
++
++You may free the local instance of struct gpiommc_platform_data now. (So the
++struct may be allocated on the stack, too).
++Now simply register the platform device.
++
++	err = platform_device_add(pdev);
++
++Done. The gpiommc probe routine will be invoked now and you should see a kernel
++log message for the added device.
++
++
++Registering devices via configfs
++================================
++
++MMC/SD cards connected via GPIO often are a pretty dynamic thing, as for example
++selfmade hacks for soldering an MMC/SD card to standard GPIO pins on embedded
++hardware are a common situation.
++So we provide a dynamic interface to conveniently handle adding and removing
++devices from userspace, without the need to recompile the kernel.
++
++The "gpiommc" subdirectory at the configfs mountpoint is used for handling
++the dynamic configuration.
++
++To create a new device, it must first be allocated with mkdir.
++The following command will allocate a device named "my_mmc":
++	mkdir /config/gpiommc/my_mmc
++
++There are several configuration files available in the new
++/config/gpiommc/my_mmc/ directory:
++
++gpio_data_in			= The SPI data-IN GPIO pin number.
++gpio_data_out			= The SPI data-OUT GPIO pin number.
++gpio_clock			= The SPI Clock GPIO pin number.
++gpio_chipselect			= The SPI Chipselect GPIO pin number.
++gpio_chipselect_activelow	= Boolean. If 0, Chipselect is active-HIGH.
++				  If 1, Chipselect is active-LOW.
++spi_mode			= The SPI data mode. Can be 0-3.
++spi_delay			= Enable all delays in the lowlevel bitbanging.
++max_bus_speed			= The maximum SPI bus speed. In Hertz.
++
++register			= Not a configuration parameter.
++				  Used to register the configured card
++				  with the kernel.
++
++The device must first get configured and then registered by writing "1" to
++the "register" file.
++The configuration parameters "gpio_data_in", "gpio_data_out", "gpio_clock"
++and "gpio_chipselect" are essential and _must_ be configured before writing
++"1" to the "register" file. The registration will fail, otherwise.
++
++The default values for the other parameters are:
++gpio_chipselect_activelow	= 1		(CS active-LOW)
++spi_mode			= 0		(SPI_MODE_0)
++spi_delay			= 1		(enabled)
++max_bus_speed			= 5000000	(5 Mhz)
++
++Configuration values can not be changed after registration. To unregister
++the device, write a "0" to the "register" file. The configuration can be
++changed again after unregistering.
++
++To completely remove the device, simply rmdir the directory
++(/config/gpiommc/my_mmc in this example).
++There's no need to first unregister the device before removing it. That will
++be done automatically.
+--- a/MAINTAINERS
++++ b/MAINTAINERS
+@@ -4481,6 +4481,11 @@ T:	git git://linuxtv.org/anttip/media_tr
+ S:	Maintained
+ F:	drivers/media/usb/hackrf/
+ 
++GPIOMMC DRIVER
++P:	Michael Buesch
++M:	mb@bu3sch.de
++S:	Maintained
++
+ HARDWARE MONITORING
+ M:	Jean Delvare <jdelvare@suse.de>
+ M:	Guenter Roeck <linux@roeck-us.net>
diff --git a/target/linux/generic/patches-4.0/864-gpiommc_configfs_locking.patch b/target/linux/generic/patches-4.0/864-gpiommc_configfs_locking.patch
new file mode 100644
index 0000000..92815d9
--- /dev/null
+++ b/target/linux/generic/patches-4.0/864-gpiommc_configfs_locking.patch
@@ -0,0 +1,58 @@
+The gpiommc configfs context structure needs locking, as configfs
+does not lock access between files.
+
+--- a/drivers/mmc/host/gpiommc.c
++++ b/drivers/mmc/host/gpiommc.c
+@@ -144,6 +144,8 @@ struct gpiommc_configfs_device {
+ 	struct platform_device *pdev;
+ 	/* The configuration */
+ 	struct gpiommc_platform_data pdata;
++	/* Mutex to protect this structure */
++	struct mutex mutex;
+ };
+ 
+ #define GPIO_INVALID	-1
+@@ -234,6 +236,8 @@ static ssize_t gpiommc_config_attr_show(
+ 	unsigned int gpio;
+ 	int err = 0;
+ 
++	mutex_lock(&dev->mutex);
++
+ 	if (attr == &gpiommc_attr_DI) {
+ 		gpio = dev->pdata.pins.gpio_di;
+ 		if (gpio == GPIO_INVALID)
+@@ -294,6 +298,8 @@ static ssize_t gpiommc_config_attr_show(
+ 	WARN_ON(1);
+ 	err = -ENOSYS;
+ out:
++	mutex_unlock(&dev->mutex);
++
+ 	return err ? err : count;
+ }
+ 
+@@ -353,6 +359,8 @@ static ssize_t gpiommc_config_attr_store
+ 	int err = -EINVAL;
+ 	unsigned long data;
+ 
++	mutex_lock(&dev->mutex);
++
+ 	if (attr == &gpiommc_attr_register) {
+ 		err = kstrtoul(page, 10, &data);
+ 		if (err)
+@@ -478,6 +486,8 @@ static ssize_t gpiommc_config_attr_store
+ 	WARN_ON(1);
+ 	err = -ENOSYS;
+ out:
++	mutex_unlock(&dev->mutex);
++
+ 	return err ? err : count;
+ }
+ 
+@@ -514,6 +524,7 @@ static struct config_item *gpiommc_make_
+ 	if (!dev)
+ 		return NULL;
+ 
++	mutex_init(&dev->mutex);
+ 	config_item_init_type_name(&dev->item, name,
+ 				   &gpiommc_dev_ci_type);
+ 
diff --git a/target/linux/generic/patches-4.0/870-hifn795x_byteswap.patch b/target/linux/generic/patches-4.0/870-hifn795x_byteswap.patch
new file mode 100644
index 0000000..3a37c95
--- /dev/null
+++ b/target/linux/generic/patches-4.0/870-hifn795x_byteswap.patch
@@ -0,0 +1,17 @@
+--- a/drivers/crypto/hifn_795x.c
++++ b/drivers/crypto/hifn_795x.c
+@@ -682,12 +682,12 @@ static inline u32 hifn_read_1(struct hif
+ 
+ static inline void hifn_write_0(struct hifn_device *dev, u32 reg, u32 val)
+ {
+-	writel((__force u32)cpu_to_le32(val), dev->bar[0] + reg);
++	writel(val, dev->bar[0] + reg);
+ }
+ 
+ static inline void hifn_write_1(struct hifn_device *dev, u32 reg, u32 val)
+ {
+-	writel((__force u32)cpu_to_le32(val), dev->bar[1] + reg);
++	writel(val, dev->bar[1] + reg);
+ }
+ 
+ static void hifn_wait_puc(struct hifn_device *dev)
diff --git a/target/linux/generic/patches-4.0/880-gateworks_system_controller.patch b/target/linux/generic/patches-4.0/880-gateworks_system_controller.patch
new file mode 100644
index 0000000..32796d5
--- /dev/null
+++ b/target/linux/generic/patches-4.0/880-gateworks_system_controller.patch
@@ -0,0 +1,339 @@
+--- a/drivers/hwmon/Kconfig
++++ b/drivers/hwmon/Kconfig
+@@ -507,6 +507,15 @@ config SENSORS_G762
+ 	  This driver can also be built as a module.  If so, the module
+ 	  will be called g762.
+ 
++config SENSORS_GSC
++	tristate "Gateworks System Controller"
++	depends on I2C
++	help
++	  If you say yes here you get support for the Gateworks System Controller.
++
++	  This driver can also be built as a module. If so, the module
++	  will be called gsc.
++
+ config SENSORS_GPIO_FAN
+ 	tristate "GPIO fan"
+ 	depends on GPIOLIB
+--- a/drivers/hwmon/Makefile
++++ b/drivers/hwmon/Makefile
+@@ -155,6 +155,7 @@ obj-$(CONFIG_SENSORS_W83L785TS)	+= w83l7
+ obj-$(CONFIG_SENSORS_W83L786NG)	+= w83l786ng.o
+ obj-$(CONFIG_SENSORS_WM831X)	+= wm831x-hwmon.o
+ obj-$(CONFIG_SENSORS_WM8350)	+= wm8350-hwmon.o
++obj-$(CONFIG_SENSORS_GSC)	+= gsc.o
+ 
+ obj-$(CONFIG_PMBUS)		+= pmbus/
+ 
+--- /dev/null
++++ b/drivers/hwmon/gsc.c
+@@ -0,0 +1,308 @@
++/*
++ * A hwmon driver for the Gateworks System Controller 
++ * Copyright (C) 2009 Gateworks Corporation
++ *
++ * Author: Chris Lang <clang@gateworks.com>
++ *
++ * This program is free software; you can redistribute it and/or modify
++ * it under the terms of the GNU General Public License,
++ * as published by the Free Software Foundation - version 2.
++ */
++
++#include <linux/module.h>
++#include <linux/i2c.h>
++#include <linux/hwmon.h>
++#include <linux/hwmon-sysfs.h>
++#include <linux/err.h>
++#include <linux/slab.h>
++
++#define DRV_VERSION "0.2"
++
++enum chips { gsp };
++
++/* AD7418 registers */
++#define GSP_REG_TEMP_IN		0x00
++#define GSP_REG_VIN		0x02
++#define GSP_REG_3P3		0x05
++#define GSP_REG_BAT		0x08
++#define GSP_REG_5P0		0x0b
++#define GSP_REG_CORE		0x0e
++#define GSP_REG_CPU1		0x11
++#define GSP_REG_CPU2		0x14
++#define GSP_REG_DRAM		0x17
++#define GSP_REG_EXT_BAT		0x1a
++#define GSP_REG_IO1		0x1d
++#define GSP_REG_IO2 		0x20
++#define GSP_REG_PCIE		0x23
++#define GSP_REG_CURRENT		0x26
++#define GSP_FAN_0		0x2C
++#define GSP_FAN_1		0x2E
++#define GSP_FAN_2		0x30
++#define GSP_FAN_3		0x32
++#define GSP_FAN_4		0x34
++#define GSP_FAN_5		0x36
++
++struct gsp_sensor_info {
++	const char* name;
++	int reg;
++};
++
++static const struct gsp_sensor_info gsp_sensors[] = {
++	{"temp", GSP_REG_TEMP_IN},
++	{"vin", GSP_REG_VIN},
++	{"3p3", GSP_REG_3P3},
++	{"bat", GSP_REG_BAT},
++	{"5p0", GSP_REG_5P0},
++	{"core", GSP_REG_CORE},
++	{"cpu1", GSP_REG_CPU1},
++	{"cpu2", GSP_REG_CPU2},
++	{"dram", GSP_REG_DRAM},
++	{"ext_bat", GSP_REG_EXT_BAT},
++	{"io1", GSP_REG_IO1},
++	{"io2", GSP_REG_IO2},
++	{"pci2", GSP_REG_PCIE},
++	{"current", GSP_REG_CURRENT},
++	{"fan_point0", GSP_FAN_0},
++	{"fan_point1", GSP_FAN_1},
++	{"fan_point2", GSP_FAN_2},
++	{"fan_point3", GSP_FAN_3},
++	{"fan_point4", GSP_FAN_4},
++	{"fan_point5", GSP_FAN_5},
++};
++
++struct gsp_data {
++	struct device		*hwmon_dev;
++	struct attribute_group	attrs;
++	enum chips		type;
++};
++
++static int gsp_probe(struct i2c_client *client,
++			const struct i2c_device_id *id);
++static int gsp_remove(struct i2c_client *client);
++
++static const struct i2c_device_id gsp_id[] = {
++	{ "gsp", 0 },
++	{ }
++};
++MODULE_DEVICE_TABLE(i2c, gsp_id);
++
++static struct i2c_driver gsp_driver = {
++	.driver = {
++		.name	= "gsp",
++	},
++	.probe		= gsp_probe,
++	.remove		= gsp_remove,
++	.id_table	= gsp_id,
++};
++
++/* All registers are word-sized, except for the configuration registers.
++ * AD7418 uses a high-byte first convention. Do NOT use those functions to
++ * access the configuration registers CONF and CONF2, as they are byte-sized.
++ */
++static inline int gsp_read(struct i2c_client *client, u8 reg)
++{
++	unsigned int adc = 0;
++	if (reg == GSP_REG_TEMP_IN || reg > GSP_REG_CURRENT)
++	{
++		adc |= i2c_smbus_read_byte_data(client, reg);
++		adc |= i2c_smbus_read_byte_data(client, reg + 1) << 8;
++		return adc;
++	}
++	else
++	{
++		adc |= i2c_smbus_read_byte_data(client, reg);
++		adc |= i2c_smbus_read_byte_data(client, reg + 1) << 8;
++		adc |= i2c_smbus_read_byte_data(client, reg + 2) << 16;
++		return adc;
++	}
++}
++
++static inline int gsp_write(struct i2c_client *client, u8 reg, u16 value)
++{
++	i2c_smbus_write_byte_data(client, reg, value & 0xff);
++	i2c_smbus_write_byte_data(client, reg + 1, ((value >> 8) & 0xff));
++	return 1;
++}
++
++static ssize_t show_adc(struct device *dev, struct device_attribute *devattr,
++			char *buf)
++{
++	struct sensor_device_attribute *attr = to_sensor_dev_attr(devattr);
++	struct i2c_client *client = to_i2c_client(dev);
++	return sprintf(buf, "%d\n", gsp_read(client, gsp_sensors[attr->index].reg));
++}
++
++static ssize_t show_label(struct device *dev,
++			struct device_attribute *devattr, char *buf)
++{
++	struct sensor_device_attribute *attr = to_sensor_dev_attr(devattr);
++
++	return sprintf(buf, "%s\n", gsp_sensors[attr->index].name);
++}
++
++static ssize_t store_fan(struct device *dev,
++			struct device_attribute *devattr, const char *buf, size_t count)
++{
++	u16 val;
++	struct sensor_device_attribute *attr = to_sensor_dev_attr(devattr);
++	struct i2c_client *client = to_i2c_client(dev);
++	val = simple_strtoul(buf, NULL, 10);
++	gsp_write(client, gsp_sensors[attr->index].reg, val);
++	return count;
++}
++
++static SENSOR_DEVICE_ATTR(temp0_input, S_IRUGO, show_adc, NULL, 0);
++static SENSOR_DEVICE_ATTR(temp0_label, S_IRUGO, show_label, NULL, 0);
++
++static SENSOR_DEVICE_ATTR(in0_input, S_IRUGO, show_adc, NULL, 1);
++static SENSOR_DEVICE_ATTR(in0_label, S_IRUGO, show_label, NULL, 1);
++static SENSOR_DEVICE_ATTR(in1_input, S_IRUGO, show_adc, NULL, 2);
++static SENSOR_DEVICE_ATTR(in1_label, S_IRUGO, show_label, NULL, 2);
++static SENSOR_DEVICE_ATTR(in2_input, S_IRUGO, show_adc, NULL, 3);
++static SENSOR_DEVICE_ATTR(in2_label, S_IRUGO, show_label, NULL, 3);
++static SENSOR_DEVICE_ATTR(in3_input, S_IRUGO, show_adc, NULL, 4);
++static SENSOR_DEVICE_ATTR(in3_label, S_IRUGO, show_label, NULL, 4);
++static SENSOR_DEVICE_ATTR(in4_input, S_IRUGO, show_adc, NULL, 5);
++static SENSOR_DEVICE_ATTR(in4_label, S_IRUGO, show_label, NULL, 5);
++static SENSOR_DEVICE_ATTR(in5_input, S_IRUGO, show_adc, NULL, 6);
++static SENSOR_DEVICE_ATTR(in5_label, S_IRUGO, show_label, NULL, 6);
++static SENSOR_DEVICE_ATTR(in6_input, S_IRUGO, show_adc, NULL, 7);
++static SENSOR_DEVICE_ATTR(in6_label, S_IRUGO, show_label, NULL, 7);
++static SENSOR_DEVICE_ATTR(in7_input, S_IRUGO, show_adc, NULL, 8);
++static SENSOR_DEVICE_ATTR(in7_label, S_IRUGO, show_label, NULL, 8);
++static SENSOR_DEVICE_ATTR(in8_input, S_IRUGO, show_adc, NULL, 9);
++static SENSOR_DEVICE_ATTR(in8_label, S_IRUGO, show_label, NULL, 9);
++static SENSOR_DEVICE_ATTR(in9_input, S_IRUGO, show_adc, NULL, 10);
++static SENSOR_DEVICE_ATTR(in9_label, S_IRUGO, show_label, NULL, 10);
++static SENSOR_DEVICE_ATTR(in10_input, S_IRUGO, show_adc, NULL, 11);
++static SENSOR_DEVICE_ATTR(in10_label, S_IRUGO, show_label, NULL, 11);
++static SENSOR_DEVICE_ATTR(in11_input, S_IRUGO, show_adc, NULL, 12);
++static SENSOR_DEVICE_ATTR(in11_label, S_IRUGO, show_label, NULL, 12);
++static SENSOR_DEVICE_ATTR(in12_input, S_IRUGO, show_adc, NULL, 13);
++static SENSOR_DEVICE_ATTR(in12_label, S_IRUGO, show_label, NULL, 13);
++
++static SENSOR_DEVICE_ATTR(fan0_point0, S_IRUGO | S_IWUSR, show_adc, store_fan, 14);
++static SENSOR_DEVICE_ATTR(fan0_point1, S_IRUGO | S_IWUSR, show_adc, store_fan, 15);
++static SENSOR_DEVICE_ATTR(fan0_point2, S_IRUGO | S_IWUSR, show_adc, store_fan, 16);
++static SENSOR_DEVICE_ATTR(fan0_point3, S_IRUGO | S_IWUSR, show_adc, store_fan, 17);
++static SENSOR_DEVICE_ATTR(fan0_point4, S_IRUGO | S_IWUSR, show_adc, store_fan, 18);
++static SENSOR_DEVICE_ATTR(fan0_point5, S_IRUGO | S_IWUSR, show_adc, store_fan, 19);
++
++static struct attribute *gsp_attributes[] = {
++	&sensor_dev_attr_temp0_input.dev_attr.attr,
++	&sensor_dev_attr_in0_input.dev_attr.attr,
++	&sensor_dev_attr_in1_input.dev_attr.attr,
++	&sensor_dev_attr_in2_input.dev_attr.attr,
++	&sensor_dev_attr_in3_input.dev_attr.attr,
++	&sensor_dev_attr_in4_input.dev_attr.attr,
++	&sensor_dev_attr_in5_input.dev_attr.attr,
++	&sensor_dev_attr_in6_input.dev_attr.attr,
++	&sensor_dev_attr_in7_input.dev_attr.attr,
++	&sensor_dev_attr_in8_input.dev_attr.attr,
++	&sensor_dev_attr_in9_input.dev_attr.attr,
++	&sensor_dev_attr_in10_input.dev_attr.attr,
++	&sensor_dev_attr_in11_input.dev_attr.attr,
++	&sensor_dev_attr_in12_input.dev_attr.attr,
++
++	&sensor_dev_attr_temp0_label.dev_attr.attr,
++	&sensor_dev_attr_in0_label.dev_attr.attr,
++	&sensor_dev_attr_in1_label.dev_attr.attr,
++	&sensor_dev_attr_in2_label.dev_attr.attr,
++	&sensor_dev_attr_in3_label.dev_attr.attr,
++	&sensor_dev_attr_in4_label.dev_attr.attr,
++	&sensor_dev_attr_in5_label.dev_attr.attr,
++	&sensor_dev_attr_in6_label.dev_attr.attr,
++	&sensor_dev_attr_in7_label.dev_attr.attr,
++	&sensor_dev_attr_in8_label.dev_attr.attr,
++	&sensor_dev_attr_in9_label.dev_attr.attr,
++	&sensor_dev_attr_in10_label.dev_attr.attr,
++	&sensor_dev_attr_in11_label.dev_attr.attr,
++	&sensor_dev_attr_in12_label.dev_attr.attr,
++
++	&sensor_dev_attr_fan0_point0.dev_attr.attr,
++	&sensor_dev_attr_fan0_point1.dev_attr.attr,
++	&sensor_dev_attr_fan0_point2.dev_attr.attr,
++	&sensor_dev_attr_fan0_point3.dev_attr.attr,
++	&sensor_dev_attr_fan0_point4.dev_attr.attr,
++	&sensor_dev_attr_fan0_point5.dev_attr.attr,
++	NULL
++};
++
++
++static int gsp_probe(struct i2c_client *client,
++			 const struct i2c_device_id *id)
++{
++	struct i2c_adapter *adapter = client->adapter;
++	struct gsp_data *data;
++	int err;
++
++	if (!i2c_check_functionality(adapter, I2C_FUNC_SMBUS_BYTE_DATA |
++					I2C_FUNC_SMBUS_WORD_DATA)) {
++		err = -EOPNOTSUPP;
++		goto exit;
++	}
++
++	if (!(data = kzalloc(sizeof(struct gsp_data), GFP_KERNEL))) {
++		err = -ENOMEM;
++		goto exit;
++	}
++
++	i2c_set_clientdata(client, data);
++
++	data->type = id->driver_data;
++
++	switch (data->type) {
++	case 0:
++		data->attrs.attrs = gsp_attributes;
++		break;
++	}
++
++	dev_info(&client->dev, "%s chip found\n", client->name);
++
++	/* Register sysfs hooks */
++	if ((err = sysfs_create_group(&client->dev.kobj, &data->attrs)))
++		goto exit_free;
++
++	data->hwmon_dev = hwmon_device_register(&client->dev);
++	if (IS_ERR(data->hwmon_dev)) {
++		err = PTR_ERR(data->hwmon_dev);
++		goto exit_remove;
++	}
++
++	return 0;
++
++exit_remove:
++	sysfs_remove_group(&client->dev.kobj, &data->attrs);
++exit_free:
++	kfree(data);
++exit:
++	return err;
++}
++
++static int gsp_remove(struct i2c_client *client)
++{
++	struct gsp_data *data = i2c_get_clientdata(client);
++	hwmon_device_unregister(data->hwmon_dev);
++	sysfs_remove_group(&client->dev.kobj, &data->attrs);
++	kfree(data);
++	return 0;
++}
++
++static int __init gsp_init(void)
++{
++	return i2c_add_driver(&gsp_driver);
++}
++
++static void __exit gsp_exit(void)
++{
++	i2c_del_driver(&gsp_driver);
++}
++
++module_init(gsp_init);
++module_exit(gsp_exit);
++
++MODULE_AUTHOR("Chris Lang <clang@gateworks.com>");
++MODULE_DESCRIPTION("GSC HWMON driver");
++MODULE_LICENSE("GPL");
++MODULE_VERSION(DRV_VERSION);
++
diff --git a/target/linux/generic/patches-4.0/890-8250_optional_sysrq.patch b/target/linux/generic/patches-4.0/890-8250_optional_sysrq.patch
new file mode 100644
index 0000000..8815e4c
--- /dev/null
+++ b/target/linux/generic/patches-4.0/890-8250_optional_sysrq.patch
@@ -0,0 +1,24 @@
+--- a/drivers/tty/serial/8250/8250_core.c
++++ b/drivers/tty/serial/8250/8250_core.c
+@@ -16,7 +16,7 @@
+  *  membase is an 'ioremapped' cookie.
+  */
+ 
+-#if defined(CONFIG_SERIAL_8250_CONSOLE) && defined(CONFIG_MAGIC_SYSRQ)
++#if defined(CONFIG_SERIAL_8250_SYSRQ) && defined(CONFIG_MAGIC_SYSRQ)
+ #define SUPPORT_SYSRQ
+ #endif
+ 
+--- a/drivers/tty/serial/8250/Kconfig
++++ b/drivers/tty/serial/8250/Kconfig
+@@ -91,6 +91,10 @@ config SERIAL_8250_CONSOLE
+ 
+ 	  If unsure, say N.
+ 
++config SERIAL_8250_SYSRQ
++	bool "Magic sysrq support on 8250/16550 devices"
++	depends on SERIAL_8250_CONSOLE
++
+ config SERIAL_8250_GSC
+ 	tristate
+ 	depends on SERIAL_8250 && GSC
diff --git a/target/linux/generic/patches-4.0/900-slab_maxsize.patch b/target/linux/generic/patches-4.0/900-slab_maxsize.patch
new file mode 100644
index 0000000..10133f2
--- /dev/null
+++ b/target/linux/generic/patches-4.0/900-slab_maxsize.patch
@@ -0,0 +1,13 @@
+--- a/include/linux/slab.h
++++ b/include/linux/slab.h
+@@ -171,8 +171,8 @@ size_t ksize(const void *);
+  * to do various tricks to work around compiler limitations in order to
+  * ensure proper constant folding.
+  */
+-#define KMALLOC_SHIFT_HIGH	((MAX_ORDER + PAGE_SHIFT - 1) <= 25 ? \
+-				(MAX_ORDER + PAGE_SHIFT - 1) : 25)
++#define KMALLOC_SHIFT_HIGH	((MAX_ORDER + PAGE_SHIFT - 1) <= 17 ? \
++				(MAX_ORDER + PAGE_SHIFT - 1) : 17)
+ #define KMALLOC_SHIFT_MAX	KMALLOC_SHIFT_HIGH
+ #ifndef KMALLOC_SHIFT_LOW
+ #define KMALLOC_SHIFT_LOW	5
diff --git a/target/linux/generic/patches-4.0/901-debloat_sock_diag.patch b/target/linux/generic/patches-4.0/901-debloat_sock_diag.patch
new file mode 100644
index 0000000..9208d6b
--- /dev/null
+++ b/target/linux/generic/patches-4.0/901-debloat_sock_diag.patch
@@ -0,0 +1,45 @@
+--- a/net/Kconfig
++++ b/net/Kconfig
+@@ -89,6 +89,9 @@ source "net/netlabel/Kconfig"
+ 
+ endif # if INET
+ 
++config SOCK_DIAG
++	bool
++
+ config NETWORK_SECMARK
+ 	bool "Security Marking"
+ 	help
+--- a/net/core/Makefile
++++ b/net/core/Makefile
+@@ -9,8 +9,9 @@ obj-$(CONFIG_SYSCTL) += sysctl_net_core.
+ 
+ obj-y		     += dev.o ethtool.o dev_addr_lists.o dst.o netevent.o \
+ 			neighbour.o rtnetlink.o utils.o link_watch.o filter.o \
+-			sock_diag.o dev_ioctl.o tso.o
++			dev_ioctl.o tso.o
+ 
++obj-$(CONFIG_SOCK_DIAG) += sock_diag.o
+ obj-$(CONFIG_XFRM) += flow.o
+ obj-y += net-sysfs.o
+ obj-$(CONFIG_PROC_FS) += net-procfs.o
+--- a/net/ipv4/Kconfig
++++ b/net/ipv4/Kconfig
+@@ -428,6 +428,7 @@ config INET_LRO
+ 
+ config INET_DIAG
+ 	tristate "INET: socket monitoring interface"
++	select SOCK_DIAG
+ 	default y
+ 	---help---
+ 	  Support for INET (TCP, DCCP, etc) socket monitoring interface used by
+--- a/net/unix/Kconfig
++++ b/net/unix/Kconfig
+@@ -22,6 +22,7 @@ config UNIX
+ config UNIX_DIAG
+ 	tristate "UNIX: socket monitoring interface"
+ 	depends on UNIX
++	select SOCK_DIAG
+ 	default n
+ 	---help---
+ 	  Support for UNIX socket monitoring interface used by the ss tool.
diff --git a/target/linux/generic/patches-4.0/902-debloat_proc.patch b/target/linux/generic/patches-4.0/902-debloat_proc.patch
new file mode 100644
index 0000000..ca9fd91
--- /dev/null
+++ b/target/linux/generic/patches-4.0/902-debloat_proc.patch
@@ -0,0 +1,341 @@
+--- a/fs/locks.c
++++ b/fs/locks.c
+@@ -2640,6 +2640,8 @@ static const struct file_operations proc
+ 
+ static int __init proc_locks_init(void)
+ {
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return 0;
+ 	proc_create("locks", 0, NULL, &proc_locks_operations);
+ 	return 0;
+ }
+--- a/fs/proc/Kconfig
++++ b/fs/proc/Kconfig
+@@ -71,3 +71,8 @@ config PROC_PAGE_MONITOR
+ 	  /proc/pid/smaps, /proc/pid/clear_refs, /proc/pid/pagemap,
+ 	  /proc/kpagecount, and /proc/kpageflags. Disabling these
+           interfaces will reduce the size of the kernel by approximately 4kb.
++
++config PROC_STRIPPED
++	default n
++	depends on EXPERT
++	bool "Strip non-essential /proc functionality to reduce code size"
+--- a/fs/proc/consoles.c
++++ b/fs/proc/consoles.c
+@@ -106,6 +106,9 @@ static const struct file_operations proc
+ 
+ static int __init proc_consoles_init(void)
+ {
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return 0;
++
+ 	proc_create("consoles", 0, NULL, &proc_consoles_operations);
+ 	return 0;
+ }
+--- a/fs/proc/proc_tty.c
++++ b/fs/proc/proc_tty.c
+@@ -143,7 +143,10 @@ static const struct file_operations proc
+ void proc_tty_register_driver(struct tty_driver *driver)
+ {
+ 	struct proc_dir_entry *ent;
+-		
++
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return;
++
+ 	if (!driver->driver_name || driver->proc_entry ||
+ 	    !driver->ops->proc_fops)
+ 		return;
+@@ -160,6 +163,9 @@ void proc_tty_unregister_driver(struct t
+ {
+ 	struct proc_dir_entry *ent;
+ 
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return;
++
+ 	ent = driver->proc_entry;
+ 	if (!ent)
+ 		return;
+@@ -174,6 +180,9 @@ void proc_tty_unregister_driver(struct t
+  */
+ void __init proc_tty_init(void)
+ {
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return;
++
+ 	if (!proc_mkdir("tty", NULL))
+ 		return;
+ 	proc_mkdir("tty/ldisc", NULL);	/* Preserved: it's userspace visible */
+--- a/kernel/exec_domain.c
++++ b/kernel/exec_domain.c
+@@ -176,6 +176,8 @@ static const struct file_operations exec
+ 
+ static int __init proc_execdomains_init(void)
+ {
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return 0;
+ 	proc_create("execdomains", 0, NULL, &execdomains_proc_fops);
+ 	return 0;
+ }
+--- a/kernel/irq/proc.c
++++ b/kernel/irq/proc.c
+@@ -325,6 +325,9 @@ void register_irq_proc(unsigned int irq,
+ {
+ 	char name [MAX_NAMELEN];
+ 
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED) && !IS_ENABLED(CONFIG_SMP))
++		return;
++
+ 	if (!root_irq_dir || (desc->irq_data.chip == &no_irq_chip) || desc->dir)
+ 		return;
+ 
+@@ -361,6 +364,9 @@ void unregister_irq_proc(unsigned int ir
+ {
+ 	char name [MAX_NAMELEN];
+ 
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED) && !IS_ENABLED(CONFIG_SMP))
++		return;
++
+ 	if (!root_irq_dir || !desc->dir)
+ 		return;
+ #ifdef CONFIG_SMP
+@@ -396,6 +402,9 @@ void init_irq_proc(void)
+ 	unsigned int irq;
+ 	struct irq_desc *desc;
+ 
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED) && !IS_ENABLED(CONFIG_SMP))
++		return;
++
+ 	/* create /proc/irq */
+ 	root_irq_dir = proc_mkdir("irq", NULL);
+ 	if (!root_irq_dir)
+--- a/kernel/time/timer_list.c
++++ b/kernel/time/timer_list.c
+@@ -362,6 +362,8 @@ static int __init init_timer_list_procfs
+ {
+ 	struct proc_dir_entry *pe;
+ 
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return 0;
+ 	pe = proc_create("timer_list", 0444, NULL, &timer_list_fops);
+ 	if (!pe)
+ 		return -ENOMEM;
+--- a/mm/vmalloc.c
++++ b/mm/vmalloc.c
+@@ -2662,6 +2662,8 @@ static const struct file_operations proc
+ 
+ static int __init proc_vmalloc_init(void)
+ {
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return 0;
+ 	proc_create("vmallocinfo", S_IRUSR, NULL, &proc_vmalloc_operations);
+ 	return 0;
+ }
+--- a/mm/vmstat.c
++++ b/mm/vmstat.c
+@@ -1528,10 +1528,12 @@ static int __init setup_vmstat(void)
+ 	cpu_notifier_register_done();
+ #endif
+ #ifdef CONFIG_PROC_FS
+-	proc_create("buddyinfo", S_IRUGO, NULL, &fragmentation_file_operations);
+-	proc_create("pagetypeinfo", S_IRUGO, NULL, &pagetypeinfo_file_ops);
++	if (!IS_ENABLED(CONFIG_PROC_STRIPPED)) {
++		proc_create("buddyinfo", S_IRUGO, NULL, &fragmentation_file_operations);
++		proc_create("pagetypeinfo", S_IRUGO, NULL, &pagetypeinfo_file_ops);
++		proc_create("zoneinfo", S_IRUGO, NULL, &proc_zoneinfo_file_operations);
++	}
+ 	proc_create("vmstat", S_IRUGO, NULL, &proc_vmstat_file_operations);
+-	proc_create("zoneinfo", S_IRUGO, NULL, &proc_zoneinfo_file_operations);
+ #endif
+ 	return 0;
+ }
+--- a/net/8021q/vlanproc.c
++++ b/net/8021q/vlanproc.c
+@@ -127,6 +127,9 @@ void vlan_proc_cleanup(struct net *net)
+ {
+ 	struct vlan_net *vn = net_generic(net, vlan_net_id);
+ 
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return;
++
+ 	if (vn->proc_vlan_conf)
+ 		remove_proc_entry(name_conf, vn->proc_vlan_dir);
+ 
+@@ -146,6 +149,9 @@ int __net_init vlan_proc_init(struct net
+ {
+ 	struct vlan_net *vn = net_generic(net, vlan_net_id);
+ 
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return 0;
++
+ 	vn->proc_vlan_dir = proc_net_mkdir(net, name_root, net->proc_net);
+ 	if (!vn->proc_vlan_dir)
+ 		goto err;
+--- a/net/core/sock.c
++++ b/net/core/sock.c
+@@ -2975,6 +2975,8 @@ static __net_initdata struct pernet_oper
+ 
+ static int __init proto_init(void)
+ {
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return 0;
+ 	return register_pernet_subsys(&proto_net_ops);
+ }
+ 
+--- a/net/ipv4/fib_trie.c
++++ b/net/ipv4/fib_trie.c
+@@ -2490,10 +2490,12 @@ static const struct file_operations fib_
+ 
+ int __net_init fib_proc_init(struct net *net)
+ {
+-	if (!proc_create("fib_trie", S_IRUGO, net->proc_net, &fib_trie_fops))
++	if (!IS_ENABLED(CONFIG_PROC_STRIPPED) &&
++		!proc_create("fib_trie", S_IRUGO, net->proc_net, &fib_trie_fops))
+ 		goto out1;
+ 
+-	if (!proc_create("fib_triestat", S_IRUGO, net->proc_net,
++	if (!IS_ENABLED(CONFIG_PROC_STRIPPED) &&
++		!proc_create("fib_triestat", S_IRUGO, net->proc_net,
+ 			 &fib_triestat_fops))
+ 		goto out2;
+ 
+@@ -2503,17 +2505,21 @@ int __net_init fib_proc_init(struct net
+ 	return 0;
+ 
+ out3:
+-	remove_proc_entry("fib_triestat", net->proc_net);
++	if (!IS_ENABLED(CONFIG_PROC_STRIPPED))
++		remove_proc_entry("fib_triestat", net->proc_net);
+ out2:
+-	remove_proc_entry("fib_trie", net->proc_net);
++	if (!IS_ENABLED(CONFIG_PROC_STRIPPED))
++		remove_proc_entry("fib_trie", net->proc_net);
+ out1:
+ 	return -ENOMEM;
+ }
+ 
+ void __net_exit fib_proc_exit(struct net *net)
+ {
+-	remove_proc_entry("fib_trie", net->proc_net);
+-	remove_proc_entry("fib_triestat", net->proc_net);
++	if (!IS_ENABLED(CONFIG_PROC_STRIPPED)) {
++		remove_proc_entry("fib_trie", net->proc_net);
++		remove_proc_entry("fib_triestat", net->proc_net);
++	}
+ 	remove_proc_entry("route", net->proc_net);
+ }
+ 
+--- a/net/ipv4/proc.c
++++ b/net/ipv4/proc.c
+@@ -535,6 +535,9 @@ static __net_initdata struct pernet_oper
+ 
+ int __init ip_misc_proc_init(void)
+ {
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return 0;
++
+ 	return register_pernet_subsys(&ip_proc_ops);
+ }
+ 
+--- a/net/ipv4/route.c
++++ b/net/ipv4/route.c
+@@ -416,6 +416,9 @@ static struct pernet_operations ip_rt_pr
+ 
+ static int __init ip_rt_proc_init(void)
+ {
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return 0;
++
+ 	return register_pernet_subsys(&ip_rt_proc_ops);
+ }
+ 
+--- a/ipc/msg.c
++++ b/ipc/msg.c
+@@ -1038,6 +1038,9 @@ void __init msg_init(void)
+ {
+ 	msg_init_ns(&init_ipc_ns);
+ 
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return;
++
+ 	ipc_init_proc_interface("sysvipc/msg",
+ 				"       key      msqid perms      cbytes       qnum lspid lrpid   uid   gid  cuid  cgid      stime      rtime      ctime\n",
+ 				IPC_MSG_IDS, sysvipc_msg_proc_show);
+--- a/ipc/sem.c
++++ b/ipc/sem.c
+@@ -191,6 +191,8 @@ void sem_exit_ns(struct ipc_namespace *n
+ void __init sem_init(void)
+ {
+ 	sem_init_ns(&init_ipc_ns);
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return;
+ 	ipc_init_proc_interface("sysvipc/sem",
+ 				"       key      semid perms      nsems   uid   gid  cuid  cgid      otime      ctime\n",
+ 				IPC_SEM_IDS, sysvipc_sem_proc_show);
+--- a/ipc/shm.c
++++ b/ipc/shm.c
+@@ -118,6 +118,8 @@ pure_initcall(ipc_ns_init);
+ 
+ void __init shm_init(void)
+ {
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return;
+ 	ipc_init_proc_interface("sysvipc/shm",
+ #if BITS_PER_LONG <= 32
+ 				"       key      shmid perms       size  cpid  lpid nattch   uid   gid  cuid  cgid      atime      dtime      ctime        rss       swap\n",
+--- a/ipc/util.c
++++ b/ipc/util.c
+@@ -121,6 +121,9 @@ void __init ipc_init_proc_interface(cons
+ 	struct proc_dir_entry *pde;
+ 	struct ipc_proc_iface *iface;
+ 
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return;
++
+ 	iface = kmalloc(sizeof(*iface), GFP_KERNEL);
+ 	if (!iface)
+ 		return;
+--- a/net/core/net-procfs.c
++++ b/net/core/net-procfs.c
+@@ -318,10 +318,12 @@ static int __net_init dev_proc_net_init(
+ 
+ 	if (!proc_create("dev", S_IRUGO, net->proc_net, &dev_seq_fops))
+ 		goto out;
+-	if (!proc_create("softnet_stat", S_IRUGO, net->proc_net,
++	if (!IS_ENABLED(CONFIG_PROC_STRIPPED) &&
++		!proc_create("softnet_stat", S_IRUGO, net->proc_net,
+ 			 &softnet_seq_fops))
+ 		goto out_dev;
+-	if (!proc_create("ptype", S_IRUGO, net->proc_net, &ptype_seq_fops))
++	if (!IS_ENABLED(CONFIG_PROC_STRIPPED) &&
++		!proc_create("ptype", S_IRUGO, net->proc_net, &ptype_seq_fops))
+ 		goto out_softnet;
+ 
+ 	if (wext_proc_init(net))
+@@ -330,9 +332,11 @@ static int __net_init dev_proc_net_init(
+ out:
+ 	return rc;
+ out_ptype:
+-	remove_proc_entry("ptype", net->proc_net);
++	if (!IS_ENABLED(CONFIG_PROC_STRIPPED))
++		remove_proc_entry("ptype", net->proc_net);
+ out_softnet:
+-	remove_proc_entry("softnet_stat", net->proc_net);
++	if (!IS_ENABLED(CONFIG_PROC_STRIPPED))
++		remove_proc_entry("softnet_stat", net->proc_net);
+ out_dev:
+ 	remove_proc_entry("dev", net->proc_net);
+ 	goto out;
+@@ -342,8 +346,10 @@ static void __net_exit dev_proc_net_exit
+ {
+ 	wext_proc_exit(net);
+ 
+-	remove_proc_entry("ptype", net->proc_net);
+-	remove_proc_entry("softnet_stat", net->proc_net);
++	if (!IS_ENABLED(CONFIG_PROC_STRIPPED)) {
++		remove_proc_entry("ptype", net->proc_net);
++		remove_proc_entry("softnet_stat", net->proc_net);
++	}
+ 	remove_proc_entry("dev", net->proc_net);
+ }
+ 
diff --git a/target/linux/generic/patches-4.0/903-debloat_direct_io.patch b/target/linux/generic/patches-4.0/903-debloat_direct_io.patch
new file mode 100644
index 0000000..1b5453b
--- /dev/null
+++ b/target/linux/generic/patches-4.0/903-debloat_direct_io.patch
@@ -0,0 +1,79 @@
+--- a/fs/Kconfig
++++ b/fs/Kconfig
+@@ -70,6 +70,11 @@ config FILE_LOCKING
+           for filesystems like NFS and for the flock() system
+           call. Disabling this option saves about 11k.
+ 
++config DIRECT_IO
++	bool "Enable O_DIRECT support" if EXPERT
++	depends on BLOCK
++	default y
++
+ source "fs/notify/Kconfig"
+ 
+ source "fs/quota/Kconfig"
+--- a/fs/Makefile
++++ b/fs/Makefile
+@@ -14,7 +14,8 @@ obj-y :=	open.o read_write.o file_table.
+ 		stack.o fs_struct.o statfs.o fs_pin.o nsfs.o
+ 
+ ifeq ($(CONFIG_BLOCK),y)
+-obj-y +=	buffer.o block_dev.o direct-io.o mpage.o
++obj-y +=	buffer.o block_dev.o mpage.o
++obj-$(CONFIG_DIRECT_IO) += direct-io.o
+ else
+ obj-y +=	no-block.o
+ endif
+--- a/include/linux/fs.h
++++ b/include/linux/fs.h
+@@ -2615,12 +2615,25 @@ enum {
+ 	DIO_ASYNC_EXTEND = 0x04,
+ };
+ 
++#ifdef CONFIG_DIRECT_IO
+ void dio_end_io(struct bio *bio, int error);
+ 
+ ssize_t __blockdev_direct_IO(int rw, struct kiocb *iocb, struct inode *inode,
+ 	struct block_device *bdev, struct iov_iter *iter, loff_t offset,
+ 	get_block_t get_block, dio_iodone_t end_io,
+ 	dio_submit_t submit_io,	int flags);
++#else
++static inline void dio_end_io(struct bio *bio, int error)
++{
++}
++static inline ssize_t __blockdev_direct_IO(int rw, struct kiocb *iocb, struct inode *inode,
++	struct block_device *bdev, struct iov_iter *iter, loff_t offset,
++	get_block_t get_block, dio_iodone_t end_io,
++	dio_submit_t submit_io,	int flags)
++{
++	return -EOPNOTSUPP;
++}
++#endif
+ 
+ static inline ssize_t blockdev_direct_IO(int rw, struct kiocb *iocb,
+ 		struct inode *inode, struct iov_iter *iter, loff_t offset,
+--- a/fs/fcntl.c
++++ b/fs/fcntl.c
+@@ -52,8 +52,10 @@ static int setfl(int fd, struct file * f
+ 		   arg |= O_NONBLOCK;
+ 
+ 	if (arg & O_DIRECT) {
++#ifdef CONFIG_DIRECT_IO
+ 		if (!filp->f_mapping || !filp->f_mapping->a_ops ||
+ 			!filp->f_mapping->a_ops->direct_IO)
++#endif
+ 				return -EINVAL;
+ 	}
+ 
+--- a/fs/open.c
++++ b/fs/open.c
+@@ -667,7 +667,9 @@ int open_check_o_direct(struct file *f)
+ {
+ 	/* NB: we're sure to have correct a_ops only after f_op->open */
+ 	if (f->f_flags & O_DIRECT) {
++#ifdef CONFIG_DIRECT_IO
+ 		if (!f->f_mapping->a_ops || !f->f_mapping->a_ops->direct_IO)
++#endif
+ 			return -EINVAL;
+ 	}
+ 	return 0;
diff --git a/target/linux/generic/patches-4.0/910-kobject_uevent.patch b/target/linux/generic/patches-4.0/910-kobject_uevent.patch
new file mode 100644
index 0000000..a2c935f
--- /dev/null
+++ b/target/linux/generic/patches-4.0/910-kobject_uevent.patch
@@ -0,0 +1,21 @@
+--- a/lib/kobject_uevent.c
++++ b/lib/kobject_uevent.c
+@@ -52,6 +52,18 @@ static const char *kobject_actions[] = {
+ 	[KOBJ_OFFLINE] =	"offline",
+ };
+ 
++u64 uevent_next_seqnum(void)
++{
++	u64 seq;
++
++	mutex_lock(&uevent_sock_mutex);
++	seq = ++uevent_seqnum;
++	mutex_unlock(&uevent_sock_mutex);
++
++	return seq;
++}
++EXPORT_SYMBOL_GPL(uevent_next_seqnum);
++
+ /**
+  * kobject_action_type - translate action string to numeric type
+  *
diff --git a/target/linux/generic/patches-4.0/911-kobject_add_broadcast_uevent.patch b/target/linux/generic/patches-4.0/911-kobject_add_broadcast_uevent.patch
new file mode 100644
index 0000000..3afaac1
--- /dev/null
+++ b/target/linux/generic/patches-4.0/911-kobject_add_broadcast_uevent.patch
@@ -0,0 +1,65 @@
+--- a/include/linux/kobject.h
++++ b/include/linux/kobject.h
+@@ -32,6 +32,8 @@
+ #define UEVENT_NUM_ENVP			32	/* number of env pointers */
+ #define UEVENT_BUFFER_SIZE		2048	/* buffer for the variables */
+ 
++struct sk_buff;
++
+ #ifdef CONFIG_UEVENT_HELPER
+ /* path to the userspace helper executed on an event */
+ extern char uevent_helper[];
+@@ -221,4 +223,7 @@ int add_uevent_var(struct kobj_uevent_en
+ int kobject_action_type(const char *buf, size_t count,
+ 			enum kobject_action *type);
+ 
++int broadcast_uevent(struct sk_buff *skb, __u32 pid, __u32 group,
++		     gfp_t allocation);
++
+ #endif /* _KOBJECT_H_ */
+--- a/lib/kobject_uevent.c
++++ b/lib/kobject_uevent.c
+@@ -423,6 +423,43 @@ int add_uevent_var(struct kobj_uevent_en
+ EXPORT_SYMBOL_GPL(add_uevent_var);
+ 
+ #if defined(CONFIG_NET)
++int broadcast_uevent(struct sk_buff *skb, __u32 pid, __u32 group,
++		     gfp_t allocation)
++{
++	struct uevent_sock *ue_sk;
++	int err = 0;
++
++	/* send netlink message */
++	mutex_lock(&uevent_sock_mutex);
++	list_for_each_entry(ue_sk, &uevent_sock_list, list) {
++		struct sock *uevent_sock = ue_sk->sk;
++		struct sk_buff *skb2;
++
++		skb2 = skb_clone(skb, allocation);
++		if (!skb2)
++			break;
++
++		err = netlink_broadcast(uevent_sock, skb2, pid, group,
++					allocation);
++		if (err)
++			break;
++	}
++	mutex_unlock(&uevent_sock_mutex);
++
++	kfree_skb(skb);
++	return err;
++}
++#else
++int broadcast_uevent(struct sk_buff *skb, __u32 pid, __u32 group,
++		     gfp_t allocation)
++{
++	kfree_skb(skb);
++	return 0;
++}
++#endif
++EXPORT_SYMBOL_GPL(broadcast_uevent);
++
++#if defined(CONFIG_NET)
+ static int uevent_net_init(struct net *net)
+ {
+ 	struct uevent_sock *ue_sk;
diff --git a/target/linux/generic/patches-4.0/921-use_preinit_as_init.patch b/target/linux/generic/patches-4.0/921-use_preinit_as_init.patch
new file mode 100644
index 0000000..d0aa29f
--- /dev/null
+++ b/target/linux/generic/patches-4.0/921-use_preinit_as_init.patch
@@ -0,0 +1,12 @@
+--- a/init/main.c
++++ b/init/main.c
+@@ -957,7 +957,8 @@ static int __ref kernel_init(void *unuse
+ 		panic("Requested init %s failed (error %d).",
+ 		      execute_command, ret);
+ 	}
+-	if (!try_to_run_init_process("/sbin/init") ||
++	if (!try_to_run_init_process("/etc/preinit") ||
++	    !try_to_run_init_process("/sbin/init") ||
+ 	    !try_to_run_init_process("/etc/init") ||
+ 	    !try_to_run_init_process("/bin/init") ||
+ 	    !try_to_run_init_process("/bin/sh"))
diff --git a/target/linux/generic/patches-4.0/922-always-create-console-node-in-initramfs.patch b/target/linux/generic/patches-4.0/922-always-create-console-node-in-initramfs.patch
new file mode 100644
index 0000000..988de35
--- /dev/null
+++ b/target/linux/generic/patches-4.0/922-always-create-console-node-in-initramfs.patch
@@ -0,0 +1,30 @@
+--- a/scripts/gen_initramfs_list.sh
++++ b/scripts/gen_initramfs_list.sh
+@@ -59,6 +59,18 @@ default_initramfs() {
+ 	EOF
+ }
+ 
++list_openwrt_initramfs() {
++	:
++}
++
++openwrt_initramfs() {
++	# make sure that /dev/console exists
++	cat <<-EOF >> ${output}
++		dir /dev 0755 0 0
++		nod /dev/console 0600 0 0 c 5 1
++	EOF
++}
++
+ filetype() {
+ 	local argv1="$1"
+ 
+@@ -177,6 +189,8 @@ dir_filelist() {
+ 	if [  "$(echo "${dirlist}" | wc -l)" -gt 1 ]; then
+ 		${dep_list}print_mtime "$1"
+ 
++		${dep_list}openwrt_initramfs
++
+ 		echo "${dirlist}" | \
+ 		while read x; do
+ 			${dep_list}parse ${x}
diff --git a/target/linux/generic/patches-4.0/930-crashlog.patch b/target/linux/generic/patches-4.0/930-crashlog.patch
new file mode 100644
index 0000000..d9c5ecd
--- /dev/null
+++ b/target/linux/generic/patches-4.0/930-crashlog.patch
@@ -0,0 +1,276 @@
+--- /dev/null
++++ b/include/linux/crashlog.h
+@@ -0,0 +1,17 @@
++#ifndef __CRASHLOG_H
++#define __CRASHLOG_H
++
++#ifdef CONFIG_CRASHLOG
++void crashlog_init_bootmem(struct bootmem_data *bdata);
++void crashlog_init_memblock(phys_addr_t addr, phys_addr_t size);
++#else
++static inline void crashlog_init_bootmem(struct bootmem_data *bdata)
++{
++}
++
++static inline void crashlog_init_memblock(phys_addr_t addr, phys_addr_t size)
++{
++}
++#endif
++
++#endif
+--- a/init/Kconfig
++++ b/init/Kconfig
+@@ -1265,6 +1265,10 @@ config RELAY
+ 
+ 	  If unsure, say N.
+ 
++config CRASHLOG
++	bool "Crash logging"
++	depends on (!NO_BOOTMEM || HAVE_MEMBLOCK) && !(ARM || SPARC || PPC)
++
+ config BLK_DEV_INITRD
+ 	bool "Initial RAM filesystem and RAM disk (initramfs/initrd) support"
+ 	depends on BROKEN || !FRV
+--- a/kernel/Makefile
++++ b/kernel/Makefile
+@@ -96,6 +96,7 @@ obj-$(CONFIG_CRASH_DUMP) += crash_dump.o
+ obj-$(CONFIG_JUMP_LABEL) += jump_label.o
+ obj-$(CONFIG_CONTEXT_TRACKING) += context_tracking.o
+ obj-$(CONFIG_TORTURE_TEST) += torture.o
++obj-$(CONFIG_CRASHLOG) += crashlog.o
+ 
+ $(obj)/configs.o: $(obj)/config_data.h
+ 
+--- /dev/null
++++ b/kernel/crashlog.c
+@@ -0,0 +1,181 @@
++/*
++ * Crash information logger
++ * Copyright (C) 2010 Felix Fietkau <nbd@openwrt.org>
++ *
++ * Based on ramoops.c
++ *   Copyright (C) 2010 Marco Stornelli <marco.stornelli@gmail.com>
++ *
++ * This program is free software; you can redistribute it and/or
++ * modify it under the terms of the GNU General Public License
++ * version 2 as published by the Free Software Foundation.
++ *
++ * This program is distributed in the hope that it will be useful, but
++ * WITHOUT ANY WARRANTY; without even the implied warranty of
++ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
++ * General Public License for more details.
++ *
++ * You should have received a copy of the GNU General Public License
++ * along with this program; if not, write to the Free Software
++ * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA
++ * 02110-1301 USA
++ *
++ */
++
++#include <linux/module.h>
++#include <linux/bootmem.h>
++#include <linux/memblock.h>
++#include <linux/debugfs.h>
++#include <linux/crashlog.h>
++#include <linux/kmsg_dump.h>
++#include <linux/module.h>
++#include <linux/pfn.h>
++#include <asm/io.h>
++
++#define CRASHLOG_PAGES	4
++#define CRASHLOG_SIZE	(CRASHLOG_PAGES * PAGE_SIZE)
++#define CRASHLOG_MAGIC	0xa1eedead
++
++/*
++ * Start the log at 1M before the end of RAM, as some boot loaders like
++ * to use the end of the RAM for stack usage and other things
++ * If this fails, fall back to using the last part.
++ */
++#define CRASHLOG_OFFSET	(1024 * 1024)
++
++struct crashlog_data {
++	u32 magic;
++	u32 len;
++	u8 data[];
++};
++
++static struct debugfs_blob_wrapper crashlog_blob;
++static unsigned long crashlog_addr = 0;
++static struct crashlog_data *crashlog_buf;
++static struct kmsg_dumper dump;
++static bool first = true;
++
++extern struct list_head *crashlog_modules;
++
++#ifndef CONFIG_NO_BOOTMEM
++void __init crashlog_init_bootmem(bootmem_data_t *bdata)
++{
++	unsigned long addr;
++
++	if (crashlog_addr)
++		return;
++
++	addr = PFN_PHYS(bdata->node_low_pfn) - CRASHLOG_OFFSET;
++	if (reserve_bootmem(addr, CRASHLOG_SIZE, BOOTMEM_EXCLUSIVE) < 0) {
++		printk("Crashlog failed to allocate RAM at address 0x%lx\n", addr);
++		bdata->node_low_pfn -= CRASHLOG_PAGES;
++		addr = PFN_PHYS(bdata->node_low_pfn);
++	}
++	crashlog_addr = addr;
++}
++#endif
++
++#ifdef CONFIG_HAVE_MEMBLOCK
++void __meminit crashlog_init_memblock(phys_addr_t addr, phys_addr_t size)
++{
++	if (crashlog_addr)
++		return;
++
++	addr += size - CRASHLOG_OFFSET;
++	if (memblock_reserve(addr, CRASHLOG_SIZE)) {
++		printk("Crashlog failed to allocate RAM at address 0x%lx\n", (unsigned long) addr);
++		return;
++	}
++
++	crashlog_addr = addr;
++}
++#endif
++
++static void __init crashlog_copy(void)
++{
++	if (crashlog_buf->magic != CRASHLOG_MAGIC)
++		return;
++
++	if (!crashlog_buf->len || crashlog_buf->len >
++	    CRASHLOG_SIZE - sizeof(*crashlog_buf))
++		return;
++
++	crashlog_blob.size = crashlog_buf->len;
++	crashlog_blob.data = kmemdup(crashlog_buf->data,
++		crashlog_buf->len, GFP_KERNEL);
++
++	debugfs_create_blob("crashlog", 0700, NULL, &crashlog_blob);
++}
++
++static int get_maxlen(void)
++{
++	return CRASHLOG_SIZE - sizeof(*crashlog_buf) - crashlog_buf->len;
++}
++
++static void crashlog_printf(const char *fmt, ...)
++{
++	va_list args;
++	int len = get_maxlen();
++
++	if (!len)
++		return;
++
++	va_start(args, fmt);
++	crashlog_buf->len += vscnprintf(
++		&crashlog_buf->data[crashlog_buf->len],
++		len, fmt, args);
++	va_end(args);
++}
++
++static void crashlog_do_dump(struct kmsg_dumper *dumper,
++		enum kmsg_dump_reason reason)
++{
++	struct timeval tv;
++	struct module *m;
++	char *buf;
++	size_t len;
++
++	if (!first)
++		crashlog_printf("\n===================================\n");
++
++	do_gettimeofday(&tv);
++	crashlog_printf("Time: %lu.%lu\n",
++		(long)tv.tv_sec, (long)tv.tv_usec);
++
++	if (first) {
++		crashlog_printf("Modules:");
++		list_for_each_entry(m, crashlog_modules, list) {
++			crashlog_printf("\t%s@%p+%x", m->name,
++			m->module_core, m->core_size,
++			m->module_init, m->init_size);
++		}
++		crashlog_printf("\n");
++		first = false;
++	}
++
++	buf = (char *)&crashlog_buf->data[crashlog_buf->len];
++
++	kmsg_dump_get_buffer(dumper, true, buf, get_maxlen(), &len);
++
++	crashlog_buf->len += len;
++}
++
++
++int __init crashlog_init_fs(void)
++{
++	if (!crashlog_addr)
++		return -ENOMEM;
++
++	crashlog_buf = ioremap(crashlog_addr, CRASHLOG_SIZE);
++
++	crashlog_copy();
++
++	crashlog_buf->magic = CRASHLOG_MAGIC;
++	crashlog_buf->len = 0;
++
++	dump.max_reason = KMSG_DUMP_OOPS;
++	dump.dump = crashlog_do_dump;
++	kmsg_dump_register(&dump);
++
++	return 0;
++}
++module_init(crashlog_init_fs);
+--- a/mm/bootmem.c
++++ b/mm/bootmem.c
+@@ -15,6 +15,7 @@
+ #include <linux/export.h>
+ #include <linux/kmemleak.h>
+ #include <linux/range.h>
++#include <linux/crashlog.h>
+ #include <linux/memblock.h>
+ #include <linux/bug.h>
+ #include <linux/io.h>
+@@ -177,6 +178,7 @@ static unsigned long __init free_all_boo
+ 	if (!bdata->node_bootmem_map)
+ 		return 0;
+ 
++	crashlog_init_bootmem(bdata);
+ 	map = bdata->node_bootmem_map;
+ 	start = bdata->node_min_pfn;
+ 	end = bdata->node_low_pfn;
+--- a/kernel/module.c
++++ b/kernel/module.c
+@@ -104,6 +104,9 @@ static LIST_HEAD(modules);
+ #ifdef CONFIG_KGDB_KDB
+ struct list_head *kdb_modules = &modules; /* kdb needs the list of modules */
+ #endif /* CONFIG_KGDB_KDB */
++#ifdef CONFIG_CRASHLOG
++struct list_head *crashlog_modules = &modules;
++#endif
+ 
+ #ifdef CONFIG_MODULE_SIG
+ #ifdef CONFIG_MODULE_SIG_FORCE
+--- a/mm/memblock.c
++++ b/mm/memblock.c
+@@ -19,6 +19,7 @@
+ #include <linux/debugfs.h>
+ #include <linux/seq_file.h>
+ #include <linux/memblock.h>
++#include <linux/crashlog.h>
+ 
+ #include <asm-generic/sections.h>
+ #include <linux/io.h>
+@@ -477,6 +478,8 @@ static void __init_memblock memblock_ins
+ 	memblock_set_region_node(rgn, nid);
+ 	type->cnt++;
+ 	type->total_size += size;
++	if (type == &memblock.memory && idx == 0)
++		crashlog_init_memblock(base, size);
+ }
+ 
+ /**
diff --git a/target/linux/generic/patches-4.0/940-ocf_kbuild_integration.patch b/target/linux/generic/patches-4.0/940-ocf_kbuild_integration.patch
new file mode 100644
index 0000000..36776a9
--- /dev/null
+++ b/target/linux/generic/patches-4.0/940-ocf_kbuild_integration.patch
@@ -0,0 +1,20 @@
+--- a/crypto/Kconfig
++++ b/crypto/Kconfig
+@@ -1537,3 +1537,6 @@ source "drivers/crypto/Kconfig"
+ source crypto/asymmetric_keys/Kconfig
+ 
+ endif	# if CRYPTO
++
++source "crypto/ocf/Kconfig"
++
+--- a/crypto/Makefile
++++ b/crypto/Makefile
+@@ -102,6 +102,8 @@ obj-$(CONFIG_CRYPTO_USER_API_HASH) += al
+ obj-$(CONFIG_CRYPTO_USER_API_SKCIPHER) += algif_skcipher.o
+ obj-$(CONFIG_CRYPTO_USER_API_RNG) += algif_rng.o
+ 
++obj-$(CONFIG_OCF_OCF) += ocf/
++
+ #
+ # generic algorithms and the async_tx api
+ #
diff --git a/target/linux/generic/patches-4.0/941-ocf_20120127.patch b/target/linux/generic/patches-4.0/941-ocf_20120127.patch
new file mode 100644
index 0000000..fad7acf
--- /dev/null
+++ b/target/linux/generic/patches-4.0/941-ocf_20120127.patch
@@ -0,0 +1,166 @@
+--- a/drivers/char/random.c
++++ b/drivers/char/random.c
+@@ -139,6 +139,9 @@
+  * that might otherwise be identical and have very little entropy
+  * available to them (particularly common in the embedded world).
+  *
++ *      void random_input_words(__u32 *buf, size_t wordcount, int ent_count)
++ *      int random_input_wait(void);
++ *
+  * add_input_randomness() uses the input layer interrupt timing, as well as
+  * the event type information from the hardware.
+  *
+@@ -152,6 +155,13 @@
+  * seek times do not make for good sources of entropy, as their seek
+  * times are usually fairly consistent.
+  *
++ * random_input_words() just provides a raw block of entropy to the input
++ * pool, such as from a hardware entropy generator.
++ *
++ * random_input_wait() suspends the caller until such time as the
++ * entropy pool falls below the write threshold, and returns a count of how
++ * much entropy (in bits) is needed to sustain the pool.
++ *
+  * All of these routines try to estimate how many bits of randomness a
+  * particular randomness source.  They do this by keeping track of the
+  * first and second order deltas of the event timings.
+@@ -938,6 +948,63 @@ void add_disk_randomness(struct gendisk
+ EXPORT_SYMBOL_GPL(add_disk_randomness);
+ #endif
+ 
++/*
++ * random_input_words - add bulk entropy to pool
++ *
++ * @buf: buffer to add
++ * @wordcount: number of __u32 words to add
++ * @ent_count: total amount of entropy (in bits) to credit
++ *
++ * this provides bulk input of entropy to the input pool
++ *
++ */
++void random_input_words(__u32 *buf, size_t wordcount, int ent_count)
++{
++	mix_pool_bytes(&input_pool, buf, wordcount*4);
++
++	credit_entropy_bits(&input_pool, ent_count);
++
++	pr_notice("crediting %d bits => %d\n",
++		  ent_count, input_pool.entropy_count);
++	/*
++	 * Wake up waiting processes if we have enough
++	 * entropy.
++	 */
++	if (input_pool.entropy_count >= random_read_wakeup_bits)
++		wake_up_interruptible(&random_read_wait);
++}
++EXPORT_SYMBOL(random_input_words);
++
++/*
++ * random_input_wait - wait until random needs entropy
++ *
++ * this function sleeps until the /dev/random subsystem actually
++ * needs more entropy, and then return the amount of entropy
++ * that it would be nice to have added to the system.
++ */
++int random_input_wait(void)
++{
++	int count;
++
++	wait_event_interruptible(random_write_wait, 
++			 input_pool.entropy_count < random_write_wakeup_bits);
++
++	count = random_write_wakeup_bits - input_pool.entropy_count;
++
++        /* likely we got woken up due to a signal */
++	if (count <= 0) count = random_read_wakeup_bits; 
++
++	pr_notice("requesting %d bits from input_wait()er %d<%d\n",
++		  count,
++		  input_pool.entropy_count, random_write_wakeup_bits);
++
++	return count;
++}
++EXPORT_SYMBOL(random_input_wait);
++
++
++#define EXTRACT_SIZE 10
++
+ /*********************************************************************
+  *
+  * Entropy extraction routines
+--- a/fs/fcntl.c
++++ b/fs/fcntl.c
+@@ -140,6 +140,7 @@ pid_t f_getown(struct file *filp)
+ 	read_unlock(&filp->f_owner.lock);
+ 	return pid;
+ }
++EXPORT_SYMBOL(sys_dup);
+ 
+ static int f_setown_ex(struct file *filp, unsigned long arg)
+ {
+--- a/include/linux/miscdevice.h
++++ b/include/linux/miscdevice.h
+@@ -19,6 +19,7 @@
+ #define APOLLO_MOUSE_MINOR	7	/* unused */
+ #define PC110PAD_MINOR		9	/* unused */
+ /*#define ADB_MOUSE_MINOR	10	FIXME OBSOLETE */
++#define CRYPTODEV_MINOR		70	/* /dev/crypto */
+ #define WATCHDOG_MINOR		130	/* Watchdog timer     */
+ #define TEMP_MINOR		131	/* Temperature Sensor */
+ #define RTC_MINOR		135
+--- a/include/uapi/linux/random.h
++++ b/include/uapi/linux/random.h
+@@ -34,6 +34,30 @@
+ /* Clear the entropy pool and associated counters.  (Superuser only.) */
+ #define RNDCLEARPOOL	_IO( 'R', 0x06 )
+ 
++#ifdef CONFIG_FIPS_RNG
++
++/* Size of seed value - equal to AES blocksize */
++#define AES_BLOCK_SIZE_BYTES	16
++#define SEED_SIZE_BYTES			AES_BLOCK_SIZE_BYTES
++/* Size of AES key */
++#define KEY_SIZE_BYTES		16
++
++/* ioctl() structure used by FIPS 140-2 Tests */
++struct rand_fips_test {
++	unsigned char key[KEY_SIZE_BYTES];			/* Input */
++	unsigned char datetime[SEED_SIZE_BYTES];	/* Input */
++	unsigned char seed[SEED_SIZE_BYTES];		/* Input */
++	unsigned char result[SEED_SIZE_BYTES];		/* Output */
++};
++
++/* FIPS 140-2 RNG Variable Seed Test. (Superuser only.) */
++#define RNDFIPSVST	_IOWR('R', 0x10, struct rand_fips_test)
++
++/* FIPS 140-2 RNG Monte Carlo Test. (Superuser only.) */
++#define RNDFIPSMCT	_IOWR('R', 0x11, struct rand_fips_test)
++
++#endif /* #ifdef CONFIG_FIPS_RNG */
++
+ struct rand_pool_info {
+ 	int	entropy_count;
+ 	int	buf_size;
+--- a/include/linux/random.h
++++ b/include/linux/random.h
+@@ -13,6 +13,10 @@ extern void add_input_randomness(unsigne
+ 				 unsigned int value);
+ extern void add_interrupt_randomness(int irq, int irq_flags);
+ 
++extern void random_input_words(__u32 *buf, size_t wordcount, int ent_count);
++extern int random_input_wait(void);
++#define HAS_RANDOM_INPUT_WAIT 1
++
+ extern void get_random_bytes(void *buf, int nbytes);
+ extern void get_random_bytes_arch(void *buf, int nbytes);
+ void generate_random_uuid(unsigned char uuid_out[16]);
+--- a/kernel/pid.c
++++ b/kernel/pid.c
+@@ -430,6 +430,7 @@ void transfer_pid(struct task_struct *ol
+ 	new->pids[type].pid = old->pids[type].pid;
+ 	hlist_replace_rcu(&old->pids[type].node, &new->pids[type].node);
+ }
++EXPORT_SYMBOL(find_task_by_vpid);
+ 
+ struct task_struct *pid_task(struct pid *pid, enum pid_type type)
+ {
diff --git a/target/linux/generic/patches-4.0/960-decompress_unlzo_fix.patch b/target/linux/generic/patches-4.0/960-decompress_unlzo_fix.patch
new file mode 100644
index 0000000..ee7c118
--- /dev/null
+++ b/target/linux/generic/patches-4.0/960-decompress_unlzo_fix.patch
@@ -0,0 +1,23 @@
+--- /dev/null
++++ b/include/linux/decompress/unlzo_mm.h
+@@ -0,0 +1,10 @@
++#ifndef UNLZO_MM_H
++#define UNLZO_MM_H
++
++#ifdef STATIC
++#define INIT
++#else
++#define INIT __init
++#endif
++
++#endif
+--- a/lib/decompress_unlzo.c
++++ b/lib/decompress_unlzo.c
+@@ -38,6 +38,7 @@
+ 
+ #include <linux/types.h>
+ #include <linux/lzo.h>
++#include <linux/decompress/unlzo_mm.h>
+ #include <linux/decompress/mm.h>
+ 
+ #include <linux/compiler.h>
diff --git a/target/linux/generic/patches-4.0/970-remove-unsane-filenames-from-deps_initramfs-list.patch b/target/linux/generic/patches-4.0/970-remove-unsane-filenames-from-deps_initramfs-list.patch
new file mode 100644
index 0000000..ac13c9e
--- /dev/null
+++ b/target/linux/generic/patches-4.0/970-remove-unsane-filenames-from-deps_initramfs-list.patch
@@ -0,0 +1,29 @@
+--- a/usr/Makefile
++++ b/usr/Makefile
+@@ -53,6 +53,8 @@ ifneq ($(wildcard $(obj)/.initramfs_data
+ 	include $(obj)/.initramfs_data.cpio.d
+ endif
+ 
++deps_initramfs_sane := $(foreach v,$(deps_initramfs),$(if $(findstring :,$(v)),,$(v)))
++
+ quiet_cmd_initfs = GEN     $@
+       cmd_initfs = $(initramfs) -o $@ $(ramfs-args) $(ramfs-input)
+ 
+@@ -61,14 +63,14 @@ targets := initramfs_data.cpio.gz initra
+ 	initramfs_data.cpio.lzo initramfs_data.cpio.lz4 \
+ 	initramfs_data.cpio
+ # do not try to update files included in initramfs
+-$(deps_initramfs): ;
++$(deps_initramfs_sane): ;
+ 
+-$(deps_initramfs): klibcdirs
++$(deps_initramfs_sane): klibcdirs
+ # We rebuild initramfs_data.cpio if:
+ # 1) Any included file is newer then initramfs_data.cpio
+ # 2) There are changes in which files are included (added or deleted)
+ # 3) If gen_init_cpio are newer than initramfs_data.cpio
+ # 4) arguments to gen_initramfs.sh changes
+-$(obj)/initramfs_data.cpio$(suffix_y): $(obj)/gen_init_cpio $(deps_initramfs) klibcdirs
++$(obj)/initramfs_data.cpio$(suffix_y): $(obj)/gen_init_cpio $(deps_initramfs_sane) klibcdirs
+ 	$(Q)$(initramfs) -l $(ramfs-input) > $(obj)/.initramfs_data.cpio.d
+ 	$(call if_changed,initfs)
diff --git a/target/linux/generic/patches-4.0/980-arm_openwrt_machtypes.patch b/target/linux/generic/patches-4.0/980-arm_openwrt_machtypes.patch
new file mode 100644
index 0000000..5e9718b
--- /dev/null
+++ b/target/linux/generic/patches-4.0/980-arm_openwrt_machtypes.patch
@@ -0,0 +1,32 @@
+--- a/arch/arm/tools/mach-types
++++ b/arch/arm/tools/mach-types
+@@ -1007,3 +1007,29 @@ eco5_bx2		MACH_ECO5_BX2		ECO5_BX2		4572
+ eukrea_cpuimx28sd	MACH_EUKREA_CPUIMX28SD	EUKREA_CPUIMX28SD	4573
+ domotab			MACH_DOMOTAB		DOMOTAB			4574
+ pfla03			MACH_PFLA03		PFLA03			4575
++#
++# Additional mach-types supported by OpenWrt
++#
++wg302v1			MACH_WG302V1		WG302V1			889
++pronghorn		MACH_PRONGHORN		PRONGHORN		928
++pronghorn_metro		MACH_PRONGHORNMETRO	PRONGHORNMETRO		1040
++sidewinder		MACH_SIDEWINDER		SIDEWINDER		1041
++wrt300nv2		MACH_WRT300NV2		WRT300NV2		1077
++compex42x		MACH_COMPEXWP18		COMPEXWP18		1273
++goldfish		MACH_GOLDFISH		GOLDFISH		1441
++cambria			MACH_CAMBRIA		CAMBRIA			1468
++dt2			MACH_DT2		DT2			1514
++ap1000			MACH_AP1000		AP1000			1543
++tw2662			MACH_TW2662		TW2662			1658
++tw5334			MACH_TW5334		TW5334			1664
++usr8200			MACH_USR8200		USR8200			1762
++mi424wr			MACH_MI424WR		MI424WR			1778
++gw2388			MACH_GW2388		GW2388			2635
++iconnect		MACH_ICONNECT		ICONNECT		2870
++nsb3ast			MACH_NSB3AST		NSB3AST			2917
++goflexnet		MACH_GOFLEXNET		GOFLEXNET		3089
++nas6210			MACH_NAS6210		NAS6210			3104
++ns_k330			MACH_NS_K330		NS_K330			3108
++bcm2708			MACH_BCM2708		BCM2708			3138
++wn802t			MACH_WN802T		WN802T			3306
++nsa310			MACH_NSA310		NSA310			4022
diff --git a/target/linux/generic/patches-4.0/990-gpio_wdt.patch b/target/linux/generic/patches-4.0/990-gpio_wdt.patch
new file mode 100644
index 0000000..cc1906a
--- /dev/null
+++ b/target/linux/generic/patches-4.0/990-gpio_wdt.patch
@@ -0,0 +1,360 @@
+This generic GPIO watchdog is used on Huawei E970 (brcm47xx)
+
+Signed-off-by: Mathias Adam <m.adam--openwrt@adamis.de>
+
+--- a/drivers/watchdog/Kconfig
++++ b/drivers/watchdog/Kconfig
+@@ -1151,6 +1151,15 @@ config WDT_MTX1
+ 	  Hardware driver for the MTX-1 boards. This is a watchdog timer that
+ 	  will reboot the machine after a 100 seconds timer expired.
+ 
++config GPIO_WDT
++	tristate "GPIO Hardware Watchdog"
++ 	help
++	  Hardware driver for GPIO-controlled watchdogs. GPIO pin and
++	  toggle interval settings are platform-specific. The driver
++	  will stop toggling the GPIO (i.e. machine reboots) after a
++	  100 second timer expired and no process has written to
++	  /dev/watchdog during that time.
++
+ config PNX833X_WDT
+ 	tristate "PNX833x Hardware Watchdog"
+ 	depends on SOC_PNX8335
+--- a/drivers/watchdog/Makefile
++++ b/drivers/watchdog/Makefile
+@@ -135,6 +135,7 @@ obj-$(CONFIG_RC32434_WDT) += rc32434_wdt
+ obj-$(CONFIG_INDYDOG) += indydog.o
+ obj-$(CONFIG_JZ4740_WDT) += jz4740_wdt.o
+ obj-$(CONFIG_WDT_MTX1) += mtx-1_wdt.o
++obj-$(CONFIG_GPIO_WDT) += old_gpio_wdt.o
+ obj-$(CONFIG_PNX833X_WDT) += pnx833x_wdt.o
+ obj-$(CONFIG_SIBYTE_WDOG) += sb_wdog.o
+ obj-$(CONFIG_AR7_WDT) += ar7_wdt.o
+--- /dev/null
++++ b/drivers/watchdog/old_gpio_wdt.c
+@@ -0,0 +1,301 @@
++/*
++ *      Driver for GPIO-controlled Hardware Watchdogs.
++ *
++ *      Copyright (C) 2013 Mathias Adam <m.adam--linux@adamis.de>
++ *
++ *      Replaces mtx1_wdt (driver for the MTX-1 Watchdog):
++ *
++ *      (C) Copyright 2005 4G Systems <info@4g-systems.biz>,
++ *                              All Rights Reserved.
++ *                              http://www.4g-systems.biz
++ *
++ *      (C) Copyright 2007 OpenWrt.org, Florian Fainelli <florian@openwrt.org>
++ *
++ *      This program is free software; you can redistribute it and/or
++ *      modify it under the terms of the GNU General Public License
++ *      as published by the Free Software Foundation; either version
++ *      2 of the License, or (at your option) any later version.
++ *
++ *      Neither Michael Stickel nor 4G Systems admit liability nor provide
++ *      warranty for any of this software. This material is provided
++ *      "AS-IS" and at no charge.
++ *
++ *      (c) Copyright 2005    4G Systems <info@4g-systems.biz>
++ *
++ *      Release 0.01.
++ *      Author: Michael Stickel  michael.stickel@4g-systems.biz
++ *
++ *      Release 0.02.
++ *      Author: Florian Fainelli florian@openwrt.org
++ *              use the Linux watchdog/timer APIs
++ *
++ *      Release 0.03.
++ *      Author: Mathias Adam <m.adam--linux@adamis.de>
++ *              make it a generic gpio watchdog driver
++ *
++ *      The Watchdog is configured to reset the MTX-1
++ *      if it is not triggered for 100 seconds.
++ *      It should not be triggered more often than 1.6 seconds.
++ *
++ *      A timer triggers the watchdog every 5 seconds, until
++ *      it is opened for the first time. After the first open
++ *      it MUST be triggered every 2..95 seconds.
++ */
++
++#include <linux/module.h>
++#include <linux/moduleparam.h>
++#include <linux/types.h>
++#include <linux/errno.h>
++#include <linux/miscdevice.h>
++#include <linux/fs.h>
++#include <linux/init.h>
++#include <linux/ioport.h>
++#include <linux/timer.h>
++#include <linux/completion.h>
++#include <linux/jiffies.h>
++#include <linux/watchdog.h>
++#include <linux/platform_device.h>
++#include <linux/io.h>
++#include <linux/uaccess.h>
++#include <linux/gpio.h>
++#include <linux/old_gpio_wdt.h>
++
++static int ticks = 100 * HZ;
++
++static struct {
++	struct completion stop;
++	spinlock_t lock;
++	int running;
++	struct timer_list timer;
++	int queue;
++	int default_ticks;
++	unsigned long inuse;
++	unsigned gpio;
++	unsigned int gstate;
++	int interval;
++	int first_interval;
++} gpio_wdt_device;
++
++static void gpio_wdt_trigger(unsigned long unused)
++{
++	spin_lock(&gpio_wdt_device.lock);
++	if (gpio_wdt_device.running && ticks > 0)
++		ticks -= gpio_wdt_device.interval;
++
++	/* toggle wdt gpio */
++	gpio_wdt_device.gstate = !gpio_wdt_device.gstate;
++	gpio_set_value(gpio_wdt_device.gpio, gpio_wdt_device.gstate);
++
++	if (gpio_wdt_device.queue && ticks > 0)
++		mod_timer(&gpio_wdt_device.timer, jiffies + gpio_wdt_device.interval);
++	else
++		complete(&gpio_wdt_device.stop);
++	spin_unlock(&gpio_wdt_device.lock);
++}
++
++static void gpio_wdt_reset(void)
++{
++	ticks = gpio_wdt_device.default_ticks;
++}
++
++
++static void gpio_wdt_start(void)
++{
++	unsigned long flags;
++
++	spin_lock_irqsave(&gpio_wdt_device.lock, flags);
++	if (!gpio_wdt_device.queue) {
++		gpio_wdt_device.queue = 1;
++		gpio_wdt_device.gstate = 1;
++		gpio_set_value(gpio_wdt_device.gpio, 1);
++		mod_timer(&gpio_wdt_device.timer, jiffies + gpio_wdt_device.first_interval);
++	}
++	gpio_wdt_device.running++;
++	spin_unlock_irqrestore(&gpio_wdt_device.lock, flags);
++}
++
++static int gpio_wdt_stop(void)
++{
++	unsigned long flags;
++
++	spin_lock_irqsave(&gpio_wdt_device.lock, flags);
++	if (gpio_wdt_device.queue) {
++		gpio_wdt_device.queue = 0;
++		gpio_wdt_device.gstate = 0;
++		gpio_set_value(gpio_wdt_device.gpio, 0);
++	}
++	ticks = gpio_wdt_device.default_ticks;
++	spin_unlock_irqrestore(&gpio_wdt_device.lock, flags);
++	return 0;
++}
++
++/* Filesystem functions */
++
++static int gpio_wdt_open(struct inode *inode, struct file *file)
++{
++	if (test_and_set_bit(0, &gpio_wdt_device.inuse))
++		return -EBUSY;
++	return nonseekable_open(inode, file);
++}
++
++
++static int gpio_wdt_release(struct inode *inode, struct file *file)
++{
++	clear_bit(0, &gpio_wdt_device.inuse);
++	return 0;
++}
++
++static long gpio_wdt_ioctl(struct file *file, unsigned int cmd,
++							unsigned long arg)
++{
++	void __user *argp = (void __user *)arg;
++	int __user *p = (int __user *)argp;
++	unsigned int value;
++	static const struct watchdog_info ident = {
++		.options = WDIOF_CARDRESET,
++		.identity = "GPIO WDT",
++	};
++
++	switch (cmd) {
++	case WDIOC_GETSUPPORT:
++		if (copy_to_user(argp, &ident, sizeof(ident)))
++			return -EFAULT;
++		break;
++	case WDIOC_GETSTATUS:
++	case WDIOC_GETBOOTSTATUS:
++		put_user(0, p);
++		break;
++	case WDIOC_SETOPTIONS:
++		if (get_user(value, p))
++			return -EFAULT;
++		if (value & WDIOS_ENABLECARD)
++			gpio_wdt_start();
++		else if (value & WDIOS_DISABLECARD)
++			gpio_wdt_stop();
++		else
++			return -EINVAL;
++		return 0;
++	case WDIOC_KEEPALIVE:
++		gpio_wdt_reset();
++		break;
++	default:
++		return -ENOTTY;
++	}
++	return 0;
++}
++
++
++static ssize_t gpio_wdt_write(struct file *file, const char *buf,
++						size_t count, loff_t *ppos)
++{
++	if (!count)
++		return -EIO;
++	gpio_wdt_reset();
++	return count;
++}
++
++static const struct file_operations gpio_wdt_fops = {
++	.owner		= THIS_MODULE,
++	.llseek		= no_llseek,
++	.unlocked_ioctl	= gpio_wdt_ioctl,
++	.open		= gpio_wdt_open,
++	.write		= gpio_wdt_write,
++	.release	= gpio_wdt_release,
++};
++
++
++static struct miscdevice gpio_wdt_misc = {
++	.minor	= WATCHDOG_MINOR,
++	.name	= "watchdog",
++	.fops	= &gpio_wdt_fops,
++};
++
++
++static int gpio_wdt_probe(struct platform_device *pdev)
++{
++	int ret;
++	struct gpio_wdt_platform_data *gpio_wdt_data = pdev->dev.platform_data;
++
++	gpio_wdt_device.gpio = gpio_wdt_data->gpio;
++	gpio_wdt_device.interval = gpio_wdt_data->interval;
++	gpio_wdt_device.first_interval = gpio_wdt_data->first_interval;
++	if (gpio_wdt_device.first_interval <= 0) {
++		gpio_wdt_device.first_interval = gpio_wdt_device.interval;
++	}
++
++	ret = gpio_request(gpio_wdt_device.gpio, "gpio-wdt");
++	if (ret < 0) {
++		dev_err(&pdev->dev, "failed to request gpio");
++		return ret;
++	}
++
++	spin_lock_init(&gpio_wdt_device.lock);
++	init_completion(&gpio_wdt_device.stop);
++	gpio_wdt_device.queue = 0;
++	clear_bit(0, &gpio_wdt_device.inuse);
++	setup_timer(&gpio_wdt_device.timer, gpio_wdt_trigger, 0L);
++	gpio_wdt_device.default_ticks = ticks;
++
++	gpio_wdt_start();
++	dev_info(&pdev->dev, "GPIO Hardware Watchdog driver (gpio=%i interval=%i/%i)\n",
++		gpio_wdt_data->gpio, gpio_wdt_data->first_interval, gpio_wdt_data->interval);
++	return 0;
++}
++
++static int gpio_wdt_remove(struct platform_device *pdev)
++{
++	/* FIXME: do we need to lock this test ? */
++	if (gpio_wdt_device.queue) {
++		gpio_wdt_device.queue = 0;
++		wait_for_completion(&gpio_wdt_device.stop);
++	}
++
++	gpio_free(gpio_wdt_device.gpio);
++	misc_deregister(&gpio_wdt_misc);
++	return 0;
++}
++
++static struct platform_driver gpio_wdt_driver = {
++	.probe = gpio_wdt_probe,
++	.remove = gpio_wdt_remove,
++	.driver.name = "gpio-wdt",
++	.driver.owner = THIS_MODULE,
++};
++
++static int __init gpio_wdt_init(void)
++{
++	return platform_driver_register(&gpio_wdt_driver);
++}
++arch_initcall(gpio_wdt_init);
++
++/*
++ * We do wdt initialization in two steps: arch_initcall probes the wdt
++ * very early to start pinging the watchdog (misc devices are not yet
++ * available), and later module_init() just registers the misc device.
++ */
++static int gpio_wdt_init_late(void)
++{
++	int ret;
++
++	ret = misc_register(&gpio_wdt_misc);
++	if (ret < 0) {
++		pr_err("GPIO_WDT: failed to register misc device\n");
++		return ret;
++	}
++	return 0;
++}
++#ifndef MODULE
++module_init(gpio_wdt_init_late);
++#endif
++
++static void __exit gpio_wdt_exit(void)
++{
++	platform_driver_unregister(&gpio_wdt_driver);
++}
++module_exit(gpio_wdt_exit);
++
++MODULE_AUTHOR("Michael Stickel, Florian Fainelli, Mathias Adam");
++MODULE_DESCRIPTION("Driver for GPIO hardware watchdogs");
++MODULE_LICENSE("GPL");
++MODULE_ALIAS_MISCDEV(WATCHDOG_MINOR);
++MODULE_ALIAS("platform:gpio-wdt");
+--- /dev/null
++++ b/include/linux/old_gpio_wdt.h
+@@ -0,0 +1,21 @@
++/*
++ *  Definitions for the GPIO watchdog driver
++ *
++ *  Copyright (C) 2013 Mathias Adam <m.adam--linux@adamis.de>
++ *
++ *  This program is free software; you can redistribute it and/or modify
++ *  it under the terms of the GNU General Public License version 2 as
++ *  published by the Free Software Foundation.
++ *
++ */
++
++#ifndef _GPIO_WDT_H_
++#define _GPIO_WDT_H_
++
++struct gpio_wdt_platform_data {
++	int	gpio;		/* GPIO line number */
++	int	interval;	/* watchdog reset interval in system ticks */
++	int	first_interval;	/* first wd reset interval in system ticks */
++};
++
++#endif /* _GPIO_WDT_H_ */
diff --git a/target/linux/generic/patches-4.0/995-mangle_bootargs.patch b/target/linux/generic/patches-4.0/995-mangle_bootargs.patch
new file mode 100644
index 0000000..ebfc6d8
--- /dev/null
+++ b/target/linux/generic/patches-4.0/995-mangle_bootargs.patch
@@ -0,0 +1,58 @@
+--- a/init/main.c
++++ b/init/main.c
+@@ -351,6 +351,29 @@ static inline void setup_nr_cpu_ids(void
+ static inline void smp_prepare_cpus(unsigned int maxcpus) { }
+ #endif
+ 
++#ifdef CONFIG_MANGLE_BOOTARGS
++static void __init mangle_bootargs(char *command_line)
++{
++	char *rootdev;
++	char *rootfs;
++
++	rootdev = strstr(command_line, "root=/dev/mtdblock");
++
++	if (rootdev)
++		strncpy(rootdev, "mangled_rootblock=", 18);
++
++	rootfs = strstr(command_line, "rootfstype");
++
++	if (rootfs)
++		strncpy(rootfs, "mangled_fs", 10);
++
++}
++#else
++static void __init mangle_bootargs(char *command_line)
++{
++}
++#endif
++
+ /*
+  * We need to store the untouched command line for future reference.
+  * We also need to store the touched command line since the parameter
+@@ -519,6 +542,7 @@ asmlinkage __visible void __init start_k
+ 	pr_notice("%s", linux_banner);
+ 	setup_arch(&command_line);
+ 	mm_init_cpumask(&init_mm);
++	mangle_bootargs(command_line);
+ 	setup_command_line(command_line);
+ 	setup_nr_cpu_ids();
+ 	setup_per_cpu_areas();
+--- a/init/Kconfig
++++ b/init/Kconfig
+@@ -1583,6 +1583,15 @@ config EMBEDDED
+ 	  an embedded system so certain expert options are available
+ 	  for configuration.
+ 
++config MANGLE_BOOTARGS
++	bool "Rename offending bootargs"
++	depends on EXPERT
++	help
++	  Sometimes the bootloader passed bogus root= and rootfstype=
++	  parameters to the kernel, and while you want to ignore them,
++	  you need to know the values f.e. to support dual firmware
++	  layouts on the flash.
++
+ config HAVE_PERF_EVENTS
+ 	bool
+ 	help
diff --git a/target/linux/generic/patches-4.0/997-device_tree_cmdline.patch b/target/linux/generic/patches-4.0/997-device_tree_cmdline.patch
new file mode 100644
index 0000000..8063809
--- /dev/null
+++ b/target/linux/generic/patches-4.0/997-device_tree_cmdline.patch
@@ -0,0 +1,24 @@
+--- a/drivers/of/fdt.c
++++ b/drivers/of/fdt.c
+@@ -917,6 +917,9 @@ int __init early_init_dt_scan_chosen(uns
+ 	p = of_get_flat_dt_prop(node, "bootargs", &l);
+ 	if (p != NULL && l > 0)
+ 		strlcpy(data, p, min((int)l, COMMAND_LINE_SIZE));
++	p = of_get_flat_dt_prop(node, "bootargs-append", &l);
++	if (p != NULL && l > 0)
++		strlcat(data, p, min_t(int, strlen(data) + (int)l, COMMAND_LINE_SIZE));
+ 
+ 	/*
+ 	 * CONFIG_CMDLINE is meant to be a default in case nothing else
+--- a/arch/mips/kernel/prom.c
++++ b/arch/mips/kernel/prom.c
+@@ -50,6 +50,9 @@ void * __init early_init_dt_alloc_memory
+ 
+ void __init __dt_setup_arch(void *bph)
+ {
++	if (boot_command_line[0] == '\0')
++		strcpy(boot_command_line, arcs_cmdline);
++
+ 	if (!early_init_dt_scan(bph))
+ 		return;
+ 
diff --git a/target/linux/generic/patches-4.0/998-enable_wilink_platform_without_drivers.patch b/target/linux/generic/patches-4.0/998-enable_wilink_platform_without_drivers.patch
new file mode 100644
index 0000000..d317de1
--- /dev/null
+++ b/target/linux/generic/patches-4.0/998-enable_wilink_platform_without_drivers.patch
@@ -0,0 +1,15 @@
+We use backports for driver updates - make sure we can compile in the glue code regardless
+
+Signed-off-by: Imre Kaloz <kaloz@openwrt.org>
+
+--- a/drivers/net/wireless/ti/Kconfig
++++ b/drivers/net/wireless/ti/Kconfig
+@@ -15,7 +15,7 @@ source "drivers/net/wireless/ti/wlcore/K
+ 
+ config WILINK_PLATFORM_DATA
+ 	bool "TI WiLink platform data"
+-	depends on WLCORE_SDIO || WL1251_SDIO
++	depends on WLCORE_SDIO || WL1251_SDIO || ARCH_OMAP2PLUS
+ 	default y
+ 	---help---
+ 	Small platform data bit needed to pass data to the sdio modules.
diff --git a/target/linux/generic/patches-4.1/000-keep_initrafs_the_default.patch b/target/linux/generic/patches-4.1/000-keep_initrafs_the_default.patch
new file mode 100644
index 0000000..5e56d44
--- /dev/null
+++ b/target/linux/generic/patches-4.1/000-keep_initrafs_the_default.patch
@@ -0,0 +1,25 @@
+Upstream changed the default rootfs to tmpfs when none has been passed
+to the kernel - this doesn't fit our purposes, so change it back.
+
+Signed-off-by: Imre Kaloz <kaloz@openwrt.org>
+
+--- a/init/do_mounts.c
++++ b/init/do_mounts.c
+@@ -628,6 +628,7 @@ int __init init_rootfs(void)
+ 	if (err)
+ 		return err;
+ 
++#if 0
+ 	if (IS_ENABLED(CONFIG_TMPFS) && !saved_root_name[0] &&
+ 		(!root_fs_names || strstr(root_fs_names, "tmpfs"))) {
+ 		err = shmem_init();
+@@ -635,6 +636,9 @@ int __init init_rootfs(void)
+ 	} else {
+ 		err = init_ramfs_fs();
+ 	}
++#else
++	err = init_ramfs_fs();
++#endif
+ 
+ 	if (err)
+ 		unregister_filesystem(&rootfs_fs_type);
diff --git a/target/linux/generic/patches-4.1/021-ssb_sprom.patch b/target/linux/generic/patches-4.1/021-ssb_sprom.patch
new file mode 100644
index 0000000..52d8080
--- /dev/null
+++ b/target/linux/generic/patches-4.1/021-ssb_sprom.patch
@@ -0,0 +1,32 @@
+--- a/include/linux/ssb/ssb.h
++++ b/include/linux/ssb/ssb.h
+@@ -29,10 +29,13 @@ struct ssb_sprom {
+ 	u8 il0mac[6] __aligned(sizeof(u16));	/* MAC address for 802.11b/g */
+ 	u8 et0mac[6] __aligned(sizeof(u16));	/* MAC address for Ethernet */
+ 	u8 et1mac[6] __aligned(sizeof(u16));	/* MAC address for 802.11a */
++	u8 et2mac[6] __aligned(sizeof(u16));	/* MAC address for extra Ethernet */
+ 	u8 et0phyaddr;		/* MII address for enet0 */
+ 	u8 et1phyaddr;		/* MII address for enet1 */
++	u8 et2phyaddr;		/* MII address for enet2 */
+ 	u8 et0mdcport;		/* MDIO for enet0 */
+ 	u8 et1mdcport;		/* MDIO for enet1 */
++	u8 et2mdcport;		/* MDIO for enet2 */
+ 	u16 dev_id;		/* Device ID overriding e.g. PCI ID */
+ 	u16 board_rev;		/* Board revision number from SPROM. */
+ 	u16 board_num;		/* Board number from SPROM. */
+@@ -88,11 +91,14 @@ struct ssb_sprom {
+ 	u32 ofdm5glpo;		/* 5.2GHz OFDM power offset */
+ 	u32 ofdm5gpo;		/* 5.3GHz OFDM power offset */
+ 	u32 ofdm5ghpo;		/* 5.8GHz OFDM power offset */
++	u32 boardflags;
++	u32 boardflags2;
++	u32 boardflags3;
++	/* TODO: Switch all drivers to new u32 fields and drop below ones */
+ 	u16 boardflags_lo;	/* Board flags (bits 0-15) */
+ 	u16 boardflags_hi;	/* Board flags (bits 16-31) */
+ 	u16 boardflags2_lo;	/* Board flags (bits 32-47) */
+ 	u16 boardflags2_hi;	/* Board flags (bits 48-63) */
+-	/* TODO store board flags in a single u64 */
+ 
+ 	struct ssb_sprom_core_pwr_info core_pwr_info[4];
+ 
diff --git a/target/linux/generic/patches-4.1/022-bcma-from-4.2.patch b/target/linux/generic/patches-4.1/022-bcma-from-4.2.patch
new file mode 100644
index 0000000..ba3df18
--- /dev/null
+++ b/target/linux/generic/patches-4.1/022-bcma-from-4.2.patch
@@ -0,0 +1,86 @@
+--- a/drivers/bcma/driver_gpio.c
++++ b/drivers/bcma/driver_gpio.c
+@@ -226,6 +226,7 @@ int bcma_gpio_init(struct bcma_drv_cc *c
+ 		chip->of_node	= cc->core->dev.of_node;
+ #endif
+ 	switch (bus->chipinfo.id) {
++	case BCMA_CHIP_ID_BCM4707:
+ 	case BCMA_CHIP_ID_BCM5357:
+ 	case BCMA_CHIP_ID_BCM53572:
+ 		chip->ngpio	= 32;
+@@ -235,16 +236,17 @@ int bcma_gpio_init(struct bcma_drv_cc *c
+ 	}
+ 
+ 	/*
+-	 * On MIPS we register GPIO devices (LEDs, buttons) using absolute GPIO
+-	 * pin numbers. We don't have Device Tree there and we can't really use
+-	 * relative (per chip) numbers.
+-	 * So let's use predictable base for BCM47XX and "random" for all other.
++	 * Register SoC GPIO devices with absolute GPIO pin base.
++	 * On MIPS, we don't have Device Tree and we can't use relative (per chip)
++	 * GPIO numbers.
++	 * On some ARM devices, user space may want to access some system GPIO
++	 * pins directly, which is easier to do with a predictable GPIO base.
+ 	 */
+-#if IS_BUILTIN(CONFIG_BCM47XX)
+-	chip->base		= bus->num * BCMA_GPIO_MAX_PINS;
+-#else
+-	chip->base		= -1;
+-#endif
++	if (IS_BUILTIN(CONFIG_BCM47XX) ||
++	    cc->core->bus->hosttype == BCMA_HOSTTYPE_SOC)
++		chip->base		= bus->num * BCMA_GPIO_MAX_PINS;
++	else
++		chip->base		= -1;
+ 
+ 	err = bcma_gpio_irq_domain_init(cc);
+ 	if (err)
+--- a/drivers/bcma/Kconfig
++++ b/drivers/bcma/Kconfig
+@@ -29,12 +29,6 @@ config BCMA_HOST_PCI
+ 	select BCMA_DRIVER_PCI
+ 	default y
+ 
+-config BCMA_DRIVER_PCI_HOSTMODE
+-	bool "Driver for PCI core working in hostmode"
+-	depends on BCMA && MIPS && BCMA_HOST_PCI
+-	help
+-	  PCI core hostmode operation (external PCI bus).
+-
+ config BCMA_HOST_SOC
+ 	bool "Support for BCMA in a SoC"
+ 	depends on BCMA
+@@ -61,6 +55,12 @@ config BCMA_DRIVER_PCI
+ 	  This driver is also prerequisite for a hostmode PCIe core
+ 	  support.
+ 
++config BCMA_DRIVER_PCI_HOSTMODE
++	bool "Driver for PCI core working in hostmode"
++	depends on BCMA && MIPS && BCMA_DRIVER_PCI
++	help
++	  PCI core hostmode operation (external PCI bus).
++
+ config BCMA_DRIVER_MIPS
+ 	bool "BCMA Broadcom MIPS core driver"
+ 	depends on BCMA && MIPS
+--- a/include/linux/bcma/bcma_driver_pci.h
++++ b/include/linux/bcma/bcma_driver_pci.h
+@@ -246,7 +246,18 @@ static inline void bcma_core_pci_power_s
+ }
+ #endif
+ 
++#ifdef CONFIG_BCMA_DRIVER_PCI_HOSTMODE
+ extern int bcma_core_pci_pcibios_map_irq(const struct pci_dev *dev);
+ extern int bcma_core_pci_plat_dev_init(struct pci_dev *dev);
++#else
++static inline int bcma_core_pci_pcibios_map_irq(const struct pci_dev *dev)
++{
++	return -ENOTSUPP;
++}
++static inline int bcma_core_pci_plat_dev_init(struct pci_dev *dev)
++{
++	return -ENOTSUPP;
++}
++#endif
+ 
+ #endif /* LINUX_BCMA_DRIVER_PCI_H_ */
diff --git a/target/linux/generic/patches-4.1/023-bcma-from-4.4.patch b/target/linux/generic/patches-4.1/023-bcma-from-4.4.patch
new file mode 100644
index 0000000..5704081
--- /dev/null
+++ b/target/linux/generic/patches-4.1/023-bcma-from-4.4.patch
@@ -0,0 +1,26 @@
+commit 55acca90da52b85299c033354e51ddaa7b73e019
+Author: Hante Meuleman <meuleman@broadcom.com>
+Date:   Fri Sep 18 22:08:17 2015 +0200
+
+    brcmfmac: Add support for the BCM4365 and BCM4366 PCIE devices.
+    
+    This patch adds support for the BCM4365 and BCM4366 11ac Wave2
+    PCIE devices.
+    
+    Reviewed-by: Arend Van Spriel <arend@broadcom.com>
+    Reviewed-by: Pieter-Paul Giesberts <pieterpg@broadcom.com>
+    Signed-off-by: Hante Meuleman <meuleman@broadcom.com>
+    Signed-off-by: Arend van Spriel <arend@broadcom.com>
+    Signed-off-by: Kalle Valo <kvalo@codeaurora.org>
+
+--- a/include/linux/bcma/bcma.h
++++ b/include/linux/bcma/bcma.h
+@@ -151,6 +151,8 @@ struct bcma_host_ops {
+ #define BCMA_CORE_PCIE2			0x83C	/* PCI Express Gen2 */
+ #define BCMA_CORE_USB30_DEV		0x83D
+ #define BCMA_CORE_ARM_CR4		0x83E
++#define BCMA_CORE_ARM_CA7		0x847
++#define BCMA_CORE_SYS_MEM		0x849
+ #define BCMA_CORE_DEFAULT		0xFFF
+ 
+ #define BCMA_MAX_NR_CORES		16
diff --git a/target/linux/generic/patches-4.1/050-backport_netfilter_rtcache.patch b/target/linux/generic/patches-4.1/050-backport_netfilter_rtcache.patch
new file mode 100644
index 0000000..9a6d837
--- /dev/null
+++ b/target/linux/generic/patches-4.1/050-backport_netfilter_rtcache.patch
@@ -0,0 +1,505 @@
+Subject: netfilter: conntrack: cache route for forwarded connections
+
+... to avoid per-packet FIB lookup if possible.
+
+The cached dst is re-used provided the input interface
+is the same as that of the previous packet in the same direction.
+
+If not, the cached dst is invalidated.
+
+For ipv6 we also need to store sernum, else dst_check doesn't work,
+pointed out by Eric Dumazet.
+
+This should speed up forwarding when conntrack is already in use
+anyway, especially when using reverse path filtering -- active RPF
+enforces two FIB lookups for each packet.
+
+Before the routing cache removal this didn't matter since RPF was performed
+only when route cache didn't yield a result; but without route cache it
+comes at higher price.
+
+Julian Anastasov suggested to add NETDEV_UNREGISTER handler to
+avoid holding on to dsts of 'frozen' conntracks.
+
+Signed-off-by: Florian Westphal <fw@strlen.de>
+
+--- a/include/net/netfilter/nf_conntrack_extend.h
++++ b/include/net/netfilter/nf_conntrack_extend.h
+@@ -30,6 +30,9 @@ enum nf_ct_ext_id {
+ #if IS_ENABLED(CONFIG_NETFILTER_SYNPROXY)
+ 	NF_CT_EXT_SYNPROXY,
+ #endif
++#if IS_ENABLED(CONFIG_NF_CONNTRACK_RTCACHE)
++	NF_CT_EXT_RTCACHE,
++#endif
+ 	NF_CT_EXT_NUM,
+ };
+ 
+@@ -43,6 +46,7 @@ enum nf_ct_ext_id {
+ #define NF_CT_EXT_TIMEOUT_TYPE struct nf_conn_timeout
+ #define NF_CT_EXT_LABELS_TYPE struct nf_conn_labels
+ #define NF_CT_EXT_SYNPROXY_TYPE struct nf_conn_synproxy
++#define NF_CT_EXT_RTCACHE_TYPE struct nf_conn_rtcache
+ 
+ /* Extensions: optional stuff which isn't permanently in struct. */
+ struct nf_ct_ext {
+--- /dev/null
++++ b/include/net/netfilter/nf_conntrack_rtcache.h
+@@ -0,0 +1,34 @@
++#include <linux/gfp.h>
++#include <net/netfilter/nf_conntrack.h>
++#include <net/netfilter/nf_conntrack_extend.h>
++
++struct dst_entry;
++
++struct nf_conn_dst_cache {
++	struct dst_entry *dst;
++	int iif;
++#if IS_ENABLED(CONFIG_NF_CONNTRACK_IPV6)
++	u32 cookie;
++#endif
++
++};
++
++struct nf_conn_rtcache {
++	struct nf_conn_dst_cache cached_dst[IP_CT_DIR_MAX];
++};
++
++static inline
++struct nf_conn_rtcache *nf_ct_rtcache_find(const struct nf_conn *ct)
++{
++#if IS_ENABLED(CONFIG_NF_CONNTRACK_RTCACHE)
++	return nf_ct_ext_find(ct, NF_CT_EXT_RTCACHE);
++#else
++	return NULL;
++#endif
++}
++
++static inline int nf_conn_rtcache_iif_get(const struct nf_conn_rtcache *rtc,
++					  enum ip_conntrack_dir dir)
++{
++	return rtc->cached_dst[dir].iif;
++}
+--- a/net/netfilter/Kconfig
++++ b/net/netfilter/Kconfig
+@@ -106,6 +106,18 @@ config NF_CONNTRACK_EVENTS
+ 
+ 	  If unsure, say `N'.
+ 
++config NF_CONNTRACK_RTCACHE
++	tristate "Cache route entries in conntrack objects"
++	depends on NETFILTER_ADVANCED
++	depends on NF_CONNTRACK
++	help
++	  If this option is enabled, the connection tracking code will
++	  cache routing information for each connection that is being
++	  forwarded, at a cost of 32 bytes per conntrack object.
++
++	  To compile it as a module, choose M here.  If unsure, say N.
++	  The module will be called nf_conntrack_rtcache.
++
+ config NF_CONNTRACK_TIMEOUT
+ 	bool  'Connection tracking timeout'
+ 	depends on NETFILTER_ADVANCED
+--- a/net/netfilter/Makefile
++++ b/net/netfilter/Makefile
+@@ -18,6 +18,9 @@ obj-$(CONFIG_NETFILTER_NETLINK_LOG) += n
+ # connection tracking
+ obj-$(CONFIG_NF_CONNTRACK) += nf_conntrack.o
+ 
++# optional conntrack route cache extension
++obj-$(CONFIG_NF_CONNTRACK_RTCACHE) += nf_conntrack_rtcache.o
++
+ # SCTP protocol connection tracking
+ obj-$(CONFIG_NF_CT_PROTO_DCCP) += nf_conntrack_proto_dccp.o
+ obj-$(CONFIG_NF_CT_PROTO_GRE) += nf_conntrack_proto_gre.o
+--- /dev/null
++++ b/net/netfilter/nf_conntrack_rtcache.c
+@@ -0,0 +1,387 @@
++/* route cache for netfilter.
++ *
++ * (C) 2014 Red Hat GmbH
++ *
++ * This program is free software; you can redistribute it and/or modify
++ * it under the terms of the GNU General Public License version 2 as
++ * published by the Free Software Foundation.
++ */
++
++#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
++
++#include <linux/types.h>
++#include <linux/netfilter.h>
++#include <linux/skbuff.h>
++#include <linux/stddef.h>
++#include <linux/kernel.h>
++#include <linux/netdevice.h>
++#include <linux/export.h>
++#include <linux/module.h>
++
++#include <net/dst.h>
++
++#include <net/netfilter/nf_conntrack.h>
++#include <net/netfilter/nf_conntrack_core.h>
++#include <net/netfilter/nf_conntrack_extend.h>
++#include <net/netfilter/nf_conntrack_rtcache.h>
++
++#if IS_ENABLED(CONFIG_NF_CONNTRACK_IPV6)
++#include <net/ip6_fib.h>
++#endif
++
++static void __nf_conn_rtcache_destroy(struct nf_conn_rtcache *rtc,
++				      enum ip_conntrack_dir dir)
++{
++	struct dst_entry *dst = rtc->cached_dst[dir].dst;
++
++	dst_release(dst);
++}
++
++static void nf_conn_rtcache_destroy(struct nf_conn *ct)
++{
++	struct nf_conn_rtcache *rtc = nf_ct_rtcache_find(ct);
++
++	if (!rtc)
++		return;
++
++	__nf_conn_rtcache_destroy(rtc, IP_CT_DIR_ORIGINAL);
++	__nf_conn_rtcache_destroy(rtc, IP_CT_DIR_REPLY);
++}
++
++static void nf_ct_rtcache_ext_add(struct nf_conn *ct)
++{
++	struct nf_conn_rtcache *rtc;
++
++	rtc = nf_ct_ext_add(ct, NF_CT_EXT_RTCACHE, GFP_ATOMIC);
++	if (rtc) {
++		rtc->cached_dst[IP_CT_DIR_ORIGINAL].iif = -1;
++		rtc->cached_dst[IP_CT_DIR_ORIGINAL].dst = NULL;
++		rtc->cached_dst[IP_CT_DIR_REPLY].iif = -1;
++		rtc->cached_dst[IP_CT_DIR_REPLY].dst = NULL;
++	}
++}
++
++static struct nf_conn_rtcache *nf_ct_rtcache_find_usable(struct nf_conn *ct)
++{
++	if (nf_ct_is_untracked(ct))
++		return NULL;
++	return nf_ct_rtcache_find(ct);
++}
++
++static struct dst_entry *
++nf_conn_rtcache_dst_get(const struct nf_conn_rtcache *rtc,
++			enum ip_conntrack_dir dir)
++{
++	return rtc->cached_dst[dir].dst;
++}
++
++static u32 nf_rtcache_get_cookie(int pf, const struct dst_entry *dst)
++{
++#if IS_ENABLED(CONFIG_NF_CONNTRACK_IPV6)
++	if (pf == NFPROTO_IPV6) {
++		const struct rt6_info *rt = (const struct rt6_info *)dst;
++
++		if (rt->rt6i_node)
++			return (u32)rt->rt6i_node->fn_sernum;
++	}
++#endif
++	return 0;
++}
++
++static void nf_conn_rtcache_dst_set(int pf,
++				    struct nf_conn_rtcache *rtc,
++				    struct dst_entry *dst,
++				    enum ip_conntrack_dir dir, int iif)
++{
++	if (rtc->cached_dst[dir].iif != iif)
++		rtc->cached_dst[dir].iif = iif;
++
++	if (rtc->cached_dst[dir].dst != dst) {
++		struct dst_entry *old;
++
++		dst_hold(dst);
++
++		old = xchg(&rtc->cached_dst[dir].dst, dst);
++		dst_release(old);
++
++#if IS_ENABLED(CONFIG_NF_CONNTRACK_IPV6)
++		if (pf == NFPROTO_IPV6)
++			rtc->cached_dst[dir].cookie =
++				nf_rtcache_get_cookie(pf, dst);
++#endif
++	}
++}
++
++static void nf_conn_rtcache_dst_obsolete(struct nf_conn_rtcache *rtc,
++					 enum ip_conntrack_dir dir)
++{
++	struct dst_entry *old;
++
++	pr_debug("Invalidate iif %d for dir %d on cache %p\n",
++		 rtc->cached_dst[dir].iif, dir, rtc);
++
++	old = xchg(&rtc->cached_dst[dir].dst, NULL);
++	dst_release(old);
++	rtc->cached_dst[dir].iif = -1;
++}
++
++static unsigned int nf_rtcache_in(const struct nf_hook_ops *ops,
++				  struct sk_buff *skb,
++				  const struct nf_hook_state *state)
++{
++	struct nf_conn_rtcache *rtc;
++	enum ip_conntrack_info ctinfo;
++	enum ip_conntrack_dir dir;
++	struct dst_entry *dst;
++	struct nf_conn *ct;
++	int iif;
++	u32 cookie;
++
++	if (skb_dst(skb) || skb->sk)
++		return NF_ACCEPT;
++
++	ct = nf_ct_get(skb, &ctinfo);
++	if (!ct)
++		return NF_ACCEPT;
++
++	rtc = nf_ct_rtcache_find_usable(ct);
++	if (!rtc)
++		return NF_ACCEPT;
++
++	/* if iif changes, don't use cache and let ip stack
++	 * do route lookup.
++	 *
++	 * If rp_filter is enabled it might toss skb, so
++	 * we don't want to avoid these checks.
++	 */
++	dir = CTINFO2DIR(ctinfo);
++	iif = nf_conn_rtcache_iif_get(rtc, dir);
++	if (state->in->ifindex != iif) {
++		pr_debug("ct %p, iif %d, cached iif %d, skip cached entry\n",
++			 ct, iif, state->in->ifindex);
++		return NF_ACCEPT;
++	}
++	dst = nf_conn_rtcache_dst_get(rtc, dir);
++	if (dst == NULL)
++		return NF_ACCEPT;
++
++	cookie = nf_rtcache_get_cookie(ops->pf, dst);
++
++	dst = dst_check(dst, cookie);
++	pr_debug("obtained dst %p for skb %p, cookie %d\n", dst, skb, cookie);
++	if (likely(dst))
++		skb_dst_set_noref(skb, dst);
++	else
++		nf_conn_rtcache_dst_obsolete(rtc, dir);
++
++	return NF_ACCEPT;
++}
++
++static unsigned int nf_rtcache_forward(const struct nf_hook_ops *ops,
++				       struct sk_buff *skb,
++				       const struct nf_hook_state *state)
++{
++	struct nf_conn_rtcache *rtc;
++	enum ip_conntrack_info ctinfo;
++	enum ip_conntrack_dir dir;
++	struct nf_conn *ct;
++	struct dst_entry *dst = skb_dst(skb);
++	int iif;
++
++	ct = nf_ct_get(skb, &ctinfo);
++	if (!ct)
++		return NF_ACCEPT;
++
++	if (dst && dst_xfrm(dst))
++		return NF_ACCEPT;
++
++	if (!nf_ct_is_confirmed(ct)) {
++		if (WARN_ON(nf_ct_rtcache_find(ct)))
++			return NF_ACCEPT;
++		nf_ct_rtcache_ext_add(ct);
++		return NF_ACCEPT;
++	}
++
++	rtc = nf_ct_rtcache_find_usable(ct);
++	if (!rtc)
++		return NF_ACCEPT;
++
++	dir = CTINFO2DIR(ctinfo);
++	iif = nf_conn_rtcache_iif_get(rtc, dir);
++	pr_debug("ct %p, skb %p, dir %d, iif %d, cached iif %d\n",
++		 ct, skb, dir, iif, state->in->ifindex);
++	if (likely(state->in->ifindex == iif))
++		return NF_ACCEPT;
++
++	nf_conn_rtcache_dst_set(ops->pf, rtc, skb_dst(skb), dir, state->in->ifindex);
++	return NF_ACCEPT;
++}
++
++static int nf_rtcache_dst_remove(struct nf_conn *ct, void *data)
++{
++	struct nf_conn_rtcache *rtc = nf_ct_rtcache_find(ct);
++	struct net_device *dev = data;
++
++	if (!rtc)
++		return 0;
++
++	if (dev->ifindex == rtc->cached_dst[IP_CT_DIR_ORIGINAL].iif ||
++	    dev->ifindex == rtc->cached_dst[IP_CT_DIR_REPLY].iif) {
++		nf_conn_rtcache_dst_obsolete(rtc, IP_CT_DIR_ORIGINAL);
++		nf_conn_rtcache_dst_obsolete(rtc, IP_CT_DIR_REPLY);
++	}
++
++	return 0;
++}
++
++static int nf_rtcache_netdev_event(struct notifier_block *this,
++				   unsigned long event, void *ptr)
++{
++	struct net_device *dev = netdev_notifier_info_to_dev(ptr);
++	struct net *net = dev_net(dev);
++
++	if (event == NETDEV_DOWN)
++		nf_ct_iterate_cleanup(net, nf_rtcache_dst_remove, dev, 0, 0);
++
++	return NOTIFY_DONE;
++}
++
++static struct notifier_block nf_rtcache_notifier = {
++	.notifier_call = nf_rtcache_netdev_event,
++};
++
++static struct nf_hook_ops rtcache_ops[] = {
++	{
++		.hook		= nf_rtcache_in,
++		.owner		= THIS_MODULE,
++		.pf		= NFPROTO_IPV4,
++		.hooknum	= NF_INET_PRE_ROUTING,
++		.priority       = NF_IP_PRI_LAST,
++	},
++	{
++		.hook           = nf_rtcache_forward,
++		.owner          = THIS_MODULE,
++		.pf             = NFPROTO_IPV4,
++		.hooknum        = NF_INET_FORWARD,
++		.priority       = NF_IP_PRI_LAST,
++	},
++#if IS_ENABLED(CONFIG_NF_CONNTRACK_IPV6)
++	{
++		.hook		= nf_rtcache_in,
++		.owner		= THIS_MODULE,
++		.pf		= NFPROTO_IPV6,
++		.hooknum	= NF_INET_PRE_ROUTING,
++		.priority       = NF_IP_PRI_LAST,
++	},
++	{
++		.hook           = nf_rtcache_forward,
++		.owner          = THIS_MODULE,
++		.pf             = NFPROTO_IPV6,
++		.hooknum        = NF_INET_FORWARD,
++		.priority       = NF_IP_PRI_LAST,
++	},
++#endif
++};
++
++static struct nf_ct_ext_type rtcache_extend __read_mostly = {
++	.len	= sizeof(struct nf_conn_rtcache),
++	.align	= __alignof__(struct nf_conn_rtcache),
++	.id	= NF_CT_EXT_RTCACHE,
++	.destroy = nf_conn_rtcache_destroy,
++};
++
++static int __init nf_conntrack_rtcache_init(void)
++{
++	int ret = nf_ct_extend_register(&rtcache_extend);
++
++	if (ret < 0) {
++		pr_err("nf_conntrack_rtcache: Unable to register extension\n");
++		return ret;
++	}
++
++	ret = nf_register_hooks(rtcache_ops, ARRAY_SIZE(rtcache_ops));
++	if (ret < 0) {
++		nf_ct_extend_unregister(&rtcache_extend);
++		return ret;
++	}
++
++	ret = register_netdevice_notifier(&nf_rtcache_notifier);
++	if (ret) {
++		nf_unregister_hooks(rtcache_ops, ARRAY_SIZE(rtcache_ops));
++		nf_ct_extend_unregister(&rtcache_extend);
++	}
++
++	return ret;
++}
++
++static int nf_rtcache_ext_remove(struct nf_conn *ct, void *data)
++{
++	struct nf_conn_rtcache *rtc = nf_ct_rtcache_find(ct);
++
++	return rtc != NULL;
++}
++
++static bool __exit nf_conntrack_rtcache_wait_for_dying(struct net *net)
++{
++	bool wait = false;
++	int cpu;
++
++	for_each_possible_cpu(cpu) {
++		struct nf_conntrack_tuple_hash *h;
++		struct hlist_nulls_node *n;
++		struct nf_conn *ct;
++		struct ct_pcpu *pcpu = per_cpu_ptr(net->ct.pcpu_lists, cpu);
++
++		rcu_read_lock();
++		spin_lock_bh(&pcpu->lock);
++
++		hlist_nulls_for_each_entry(h, n, &pcpu->dying, hnnode) {
++			ct = nf_ct_tuplehash_to_ctrack(h);
++			if (nf_ct_rtcache_find(ct) != NULL) {
++				wait = true;
++				break;
++			}
++		}
++		spin_unlock_bh(&pcpu->lock);
++		rcu_read_unlock();
++	}
++
++	return wait;
++}
++
++static void __exit nf_conntrack_rtcache_fini(void)
++{
++	struct net *net;
++	int count = 0;
++
++	/* remove hooks so no new connections get rtcache extension */
++	nf_unregister_hooks(rtcache_ops, ARRAY_SIZE(rtcache_ops));
++
++	synchronize_net();
++
++	unregister_netdevice_notifier(&nf_rtcache_notifier);
++
++	rtnl_lock();
++
++	/* zap all conntracks with rtcache extension */
++	for_each_net(net)
++		nf_ct_iterate_cleanup(net, nf_rtcache_ext_remove, NULL, 0, 0);
++
++	for_each_net(net) {
++		/* .. and make sure they're gone from dying list, too */
++		while (nf_conntrack_rtcache_wait_for_dying(net)) {
++			msleep(200);
++			WARN_ONCE(++count > 25, "Waiting for all rtcache conntracks to go away\n");
++		}
++	}
++
++	rtnl_unlock();
++	synchronize_net();
++	nf_ct_extend_unregister(&rtcache_extend);
++}
++module_init(nf_conntrack_rtcache_init);
++module_exit(nf_conntrack_rtcache_fini);
++
++MODULE_LICENSE("GPL");
++MODULE_AUTHOR("Florian Westphal <fw@strlen.de>");
++MODULE_DESCRIPTION("Conntrack route cache extension");
diff --git a/target/linux/generic/patches-4.1/060-mips_decompressor_memmove.patch b/target/linux/generic/patches-4.1/060-mips_decompressor_memmove.patch
new file mode 100644
index 0000000..d215b80
--- /dev/null
+++ b/target/linux/generic/patches-4.1/060-mips_decompressor_memmove.patch
@@ -0,0 +1,22 @@
+--- a/arch/mips/boot/compressed/string.c
++++ b/arch/mips/boot/compressed/string.c
+@@ -26,3 +26,19 @@ void *memset(void *s, int c, size_t n)
+ 		ss[i] = c;
+ 	return s;
+ }
++
++void *memmove(void *__dest, __const void *__src, size_t count)
++{
++	unsigned char *d = __dest;
++	const unsigned char *s = __src;
++
++	if (__dest == __src)
++		return __dest;
++
++	if (__dest < __src)
++		return memcpy(__dest, __src, count);
++
++	while (count--)
++		d[count] = s[count];
++	return __dest;
++}
diff --git a/target/linux/generic/patches-4.1/072-13-bgmac-fix-MAC-soft-reset-bit-for-corerev-4.patch b/target/linux/generic/patches-4.1/072-13-bgmac-fix-MAC-soft-reset-bit-for-corerev-4.patch
new file mode 100644
index 0000000..a3d9fd6
--- /dev/null
+++ b/target/linux/generic/patches-4.1/072-13-bgmac-fix-MAC-soft-reset-bit-for-corerev-4.patch
@@ -0,0 +1,24 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Date: Mon, 13 Apr 2015 15:54:04 +0200
+Subject: [PATCH] bgmac: fix MAC soft-reset bit for corerev > 4
+
+Only core revisions older than 4 use BGMAC_CMDCFG_SR_REV0
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+---
+
+--- a/drivers/net/ethernet/broadcom/bgmac.h
++++ b/drivers/net/ethernet/broadcom/bgmac.h
+@@ -198,9 +198,9 @@
+ #define  BGMAC_CMDCFG_TAI			0x00000200
+ #define  BGMAC_CMDCFG_HD			0x00000400	/* Set if in half duplex mode */
+ #define  BGMAC_CMDCFG_HD_SHIFT			10
+-#define  BGMAC_CMDCFG_SR_REV0			0x00000800	/* Set to reset mode, for other revs */
+-#define  BGMAC_CMDCFG_SR_REV4			0x00002000	/* Set to reset mode, only for core rev 4 */
+-#define  BGMAC_CMDCFG_SR(rev)  ((rev == 4) ? BGMAC_CMDCFG_SR_REV4 : BGMAC_CMDCFG_SR_REV0)
++#define  BGMAC_CMDCFG_SR_REV0			0x00000800	/* Set to reset mode, for core rev 0-3 */
++#define  BGMAC_CMDCFG_SR_REV4			0x00002000	/* Set to reset mode, for core rev >= 4 */
++#define  BGMAC_CMDCFG_SR(rev)  ((rev >= 4) ? BGMAC_CMDCFG_SR_REV4 : BGMAC_CMDCFG_SR_REV0)
+ #define  BGMAC_CMDCFG_ML			0x00008000	/* Set to activate mac loopback mode */
+ #define  BGMAC_CMDCFG_AE			0x00400000
+ #define  BGMAC_CMDCFG_CFE			0x00800000
diff --git a/target/linux/generic/patches-4.1/072-14-bgmac-reset-all-4-GMAC-cores-on-init.patch b/target/linux/generic/patches-4.1/072-14-bgmac-reset-all-4-GMAC-cores-on-init.patch
new file mode 100644
index 0000000..2a913a6
--- /dev/null
+++ b/target/linux/generic/patches-4.1/072-14-bgmac-reset-all-4-GMAC-cores-on-init.patch
@@ -0,0 +1,28 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Date: Mon, 13 Apr 2015 15:56:26 +0200
+Subject: [PATCH] bgmac: reset all 4 GMAC cores on init
+
+On a BCM4709 based device, I found that GMAC cores may be enabled at
+probe time, but only become usable after a full reset.
+Disable cores before re-enabling them to ensure that they are properly
+reset.
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+---
+
+--- a/drivers/net/ethernet/broadcom/bgmac.c
++++ b/drivers/net/ethernet/broadcom/bgmac.c
+@@ -1623,8 +1623,11 @@ static int bgmac_probe(struct bcma_devic
+ 			ns_core = bcma_find_core_unit(core->bus,
+ 						      BCMA_CORE_MAC_GBIT,
+ 						      ns_gmac);
+-			if (ns_core && !bcma_core_is_enabled(ns_core))
+-				bcma_core_enable(ns_core, 0);
++			if (!ns_core)
++				continue;
++
++			bcma_core_disable(ns_core, 0);
++			bcma_core_enable(ns_core, 0);
+ 		}
+ 	}
+ 
diff --git a/target/linux/generic/patches-4.1/080-ipv6-ip6_fragment-fix-headroom-tests-and-skb-leak.patch b/target/linux/generic/patches-4.1/080-ipv6-ip6_fragment-fix-headroom-tests-and-skb-leak.patch
new file mode 100644
index 0000000..7de8987
--- /dev/null
+++ b/target/linux/generic/patches-4.1/080-ipv6-ip6_fragment-fix-headroom-tests-and-skb-leak.patch
@@ -0,0 +1,101 @@
+From: Florian Westphal <fw@strlen.de>
+Date: Thu, 17 Sep 2015 11:24:48 +0100
+Subject: [PATCH] ipv6: ip6_fragment: fix headroom tests and skb leak
+
+David Woodhouse reports skb_under_panic when we try to push ethernet
+header to fragmented ipv6 skbs:
+
+ skbuff: skb_under_panic: text:c1277f1e len:1294 put:14 head:dec98000
+ data:dec97ffc tail:0xdec9850a end:0xdec98f40 dev:br-lan
+[..]
+ip6_finish_output2+0x196/0x4da
+
+David further debugged this:
+  [..] offending fragments were arriving here with skb_headroom(skb)==10.
+  Which is reasonable, being the Solos ADSL card's header of 8 bytes
+  followed by 2 bytes of PPP frame type.
+
+The problem is that if netfilter ipv6 defragmentation is used, skb_cow()
+in ip6_forward will only see reassembled skb.
+
+Therefore, headroom is overestimated by 8 bytes (we pulled fragment
+header) and we don't check the skbs in the frag_list either.
+
+We can't do these checks in netfilter defrag since outdev isn't known yet.
+
+Furthermore, existing tests in ip6_fragment did not consider the fragment
+or ipv6 header size when checking headroom of the fraglist skbs.
+
+While at it, also fix a skb leak on memory allocation -- ip6_fragment
+must consume the skb.
+
+I tested this e1000 driver hacked to not allocate additional headroom
+(we end up in slowpath, since LL_RESERVED_SPACE is 16).
+
+If 2 bytes of headroom are allocated, fastpath is taken (14 byte
+ethernet header was pulled, so 16 byte headroom available in all
+fragments).
+
+Reported-by: David Woodhouse <dwmw2@infradead.org>
+Diagnosed-by: David Woodhouse <dwmw2@infradead.org>
+Signed-off-by: Florian Westphal <fw@strlen.de>
+Closes 20532
+---
+
+--- a/net/ipv6/ip6_output.c
++++ b/net/ipv6/ip6_output.c
+@@ -584,20 +584,22 @@ int ip6_fragment(struct sock *sk, struct
+ 	}
+ 	mtu -= hlen + sizeof(struct frag_hdr);
+ 
++	hroom = LL_RESERVED_SPACE(rt->dst.dev);
+ 	if (skb_has_frag_list(skb)) {
+ 		int first_len = skb_pagelen(skb);
+ 		struct sk_buff *frag2;
+ 
+ 		if (first_len - hlen > mtu ||
+ 		    ((first_len - hlen) & 7) ||
+-		    skb_cloned(skb))
++		    skb_cloned(skb) ||
++		    skb_headroom(skb) < (hroom + sizeof(struct frag_hdr)))
+ 			goto slow_path;
+ 
+ 		skb_walk_frags(skb, frag) {
+ 			/* Correct geometry. */
+ 			if (frag->len > mtu ||
+ 			    ((frag->len & 7) && frag->next) ||
+-			    skb_headroom(frag) < hlen)
++			    skb_headroom(frag) < (hlen + hroom + sizeof(struct frag_hdr)))
+ 				goto slow_path_clean;
+ 
+ 			/* Partially cloned skb? */
+@@ -614,8 +616,6 @@ int ip6_fragment(struct sock *sk, struct
+ 
+ 		err = 0;
+ 		offset = 0;
+-		frag = skb_shinfo(skb)->frag_list;
+-		skb_frag_list_init(skb);
+ 		/* BUILD HEADER */
+ 
+ 		*prevhdr = NEXTHDR_FRAGMENT;
+@@ -623,8 +623,11 @@ int ip6_fragment(struct sock *sk, struct
+ 		if (!tmp_hdr) {
+ 			IP6_INC_STATS(net, ip6_dst_idev(skb_dst(skb)),
+ 				      IPSTATS_MIB_FRAGFAILS);
+-			return -ENOMEM;
++			err = -ENOMEM;
++			goto fail;
+ 		}
++		frag = skb_shinfo(skb)->frag_list;
++		skb_frag_list_init(skb);
+ 
+ 		__skb_pull(skb, hlen);
+ 		fh = (struct frag_hdr *)__skb_push(skb, sizeof(struct frag_hdr));
+@@ -722,7 +725,6 @@ slow_path:
+ 	 */
+ 
+ 	*prevhdr = NEXTHDR_FRAGMENT;
+-	hroom = LL_RESERVED_SPACE(rt->dst.dev);
+ 	troom = rt->dst.dev->needed_tailroom;
+ 
+ 	/*
diff --git a/target/linux/generic/patches-4.1/081-solos-pci-Increase-headroom-on-received-packets.patch b/target/linux/generic/patches-4.1/081-solos-pci-Increase-headroom-on-received-packets.patch
new file mode 100644
index 0000000..605f57a
--- /dev/null
+++ b/target/linux/generic/patches-4.1/081-solos-pci-Increase-headroom-on-received-packets.patch
@@ -0,0 +1,54 @@
+From: David Woodhouse <dwmw2@infradead.org>
+Date: Thu, 17 Sep 2015 11:19:53 +0100
+Subject: [PATCH] solos-pci: Increase headroom on received packets
+MIME-Version: 1.0
+Content-Type: text/plain; charset=UTF-8
+Content-Transfer-Encoding: 8bit
+
+A comment in include/linux/skbuff.h says that:
+
+ * Various parts of the networking layer expect at least 32 bytes of
+ * headroom, you should not reduce this.
+
+This was demonstrated by a panic when handling fragmented IPv6 packets:
+http://marc.info/?l=linux-netdev&m=144236093519172&w=2
+
+It's not entirely clear if that comment is still valid — and if it is,
+perhaps netif_rx() ought to be enforcing it with a warning.
+
+But either way, it is rather stupid from a performance point of view
+for us to be receiving packets into a buffer which doesn't have enough
+room to prepend an Ethernet header — it means that *every* incoming
+packet is going to be need to be reallocated. So let's fix that.
+
+Signed-off-by: David Woodhouse <David.Woodhouse@intel.com>
+---
+
+--- a/drivers/atm/solos-pci.c
++++ b/drivers/atm/solos-pci.c
+@@ -805,7 +805,12 @@ static void solos_bh(unsigned long card_
+ 					continue;
+ 				}
+ 
+-				skb = alloc_skb(size + 1, GFP_ATOMIC);
++				/* Use netdev_alloc_skb() because it adds NET_SKB_PAD of
++				 * headroom, and ensures we can route packets back out an
++				 * Ethernet interface (for example) without having to
++				 * reallocate. Adding NET_IP_ALIGN also ensures that both
++				 * PPPoATM and PPPoEoBR2684 packets end up aligned. */
++				skb = netdev_alloc_skb_ip_align(NULL, size + 1);
+ 				if (!skb) {
+ 					if (net_ratelimit())
+ 						dev_warn(&card->dev->dev, "Failed to allocate sk_buff for RX\n");
+@@ -869,7 +874,10 @@ static void solos_bh(unsigned long card_
+ 		/* Allocate RX skbs for any ports which need them */
+ 		if (card->using_dma && card->atmdev[port] &&
+ 		    !card->rx_skb[port]) {
+-			struct sk_buff *skb = alloc_skb(RX_DMA_SIZE, GFP_ATOMIC);
++			/* Unlike the MMIO case (qv) we can't add NET_IP_ALIGN
++			 * here; the FPGA can only DMA to addresses which are
++			 * aligned to 4 bytes. */
++			struct sk_buff *skb = dev_alloc_skb(RX_DMA_SIZE);
+ 			if (skb) {
+ 				SKB_CB(skb)->dma_addr =
+ 					dma_map_single(&card->dev->dev, skb->data,
diff --git a/target/linux/generic/patches-4.1/091-mtd-spi-nor-add-support-Spansion_S25FL164K b/target/linux/generic/patches-4.1/091-mtd-spi-nor-add-support-Spansion_S25FL164K
new file mode 100644
index 0000000..c8aa336
--- /dev/null
+++ b/target/linux/generic/patches-4.1/091-mtd-spi-nor-add-support-Spansion_S25FL164K
@@ -0,0 +1,10 @@
+--- a/drivers/mtd/spi-nor/spi-nor.c
++++ b/drivers/mtd/spi-nor/spi-nor.c
+@@ -614,6 +614,7 @@ static const struct spi_device_id spi_no
+ 	{ "s25fl016k",  INFO(0xef4015,      0,  64 * 1024,  32, SECT_4K) },
+ 	{ "s25fl064k",  INFO(0xef4017,      0,  64 * 1024, 128, SECT_4K) },
+ 	{ "s25fl132k",  INFO(0x014016,      0,  64 * 1024,  64, 0) },
++	{ "s25fl164k",  INFO(0x014017,      0,  64 * 1024, 128, SECT_4K) },
+ 
+ 	/* SST -- large erase sizes are "overlays", "sectors" are 4K */
+ 	{ "sst25vf040b", INFO(0xbf258d, 0, 64 * 1024,  8, SECT_4K | SST_WRITE) },
diff --git a/target/linux/generic/patches-4.1/095-api-fix-compatibility-of-linux-in.h-with-netinet-in..patch b/target/linux/generic/patches-4.1/095-api-fix-compatibility-of-linux-in.h-with-netinet-in..patch
new file mode 100644
index 0000000..d0bea94
--- /dev/null
+++ b/target/linux/generic/patches-4.1/095-api-fix-compatibility-of-linux-in.h-with-netinet-in..patch
@@ -0,0 +1,146 @@
+From 279c6c7fa64f5763e6b9f05e7ab3840092e702e7 Mon Sep 17 00:00:00 2001
+From: Stephen Hemminger <stephen@networkplumber.org>
+Date: Mon, 29 Jun 2015 14:57:48 -1000
+Subject: [PATCH] api: fix compatibility of linux/in.h with netinet/in.h
+
+u
+This fixes breakage to iproute2 build with recent kernel headers
+caused by:
+   commit a263653ed798216c0069922d7b5237ca49436007
+   Author: Pablo Neira Ayuso <pablo@netfilter.org>
+   Date:   Wed Jun 17 10:28:27 2015 -0500
+
+   netfilter: don't pull include/linux/netfilter.h from netns headers
+
+The issue is that definitions in linux/in.h overlap with those
+in netinet/in.h. This patch solves this by introducing the same
+mechanism as was used to solve the same problem with linux/in6.h
+
+Signed-off-by: Stephen Hemminger <stephen@networkplumber.org>
+Signed-off-by: David S. Miller <davem@davemloft.net>
+---
+ include/uapi/linux/in.h          | 16 +++++++++++++---
+ include/uapi/linux/libc-compat.h | 22 ++++++++++++++++++++++
+ 2 files changed, 35 insertions(+), 3 deletions(-)
+
+--- a/include/uapi/linux/in.h
++++ b/include/uapi/linux/in.h
+@@ -19,8 +19,10 @@
+ #define _UAPI_LINUX_IN_H
+ 
+ #include <linux/types.h>
++#include <linux/libc-compat.h>
+ #include <linux/socket.h>
+ 
++#if __UAPI_DEF_IN_IPPROTO
+ /* Standard well-defined IP protocols.  */
+ enum {
+   IPPROTO_IP = 0,		/* Dummy protocol for TCP		*/
+@@ -73,12 +75,14 @@ enum {
+ #define IPPROTO_RAW		IPPROTO_RAW
+   IPPROTO_MAX
+ };
++#endif
+ 
+-
++#if __UAPI_DEF_IN_ADDR
+ /* Internet address. */
+ struct in_addr {
+ 	__be32	s_addr;
+ };
++#endif
+ 
+ #define IP_TOS		1
+ #define IP_TTL		2
+@@ -155,6 +159,7 @@ struct in_addr {
+ 
+ /* Request struct for multicast socket ops */
+ 
++#if __UAPI_DEF_IP_MREQ
+ struct ip_mreq  {
+ 	struct in_addr imr_multiaddr;	/* IP multicast address of group */
+ 	struct in_addr imr_interface;	/* local IP address of interface */
+@@ -206,14 +211,18 @@ struct group_filter {
+ #define GROUP_FILTER_SIZE(numsrc) \
+ 	(sizeof(struct group_filter) - sizeof(struct __kernel_sockaddr_storage) \
+ 	+ (numsrc) * sizeof(struct __kernel_sockaddr_storage))
++#endif
+ 
++#if __UAPI_DEF_IN_PKTINFO
+ struct in_pktinfo {
+ 	int		ipi_ifindex;
+ 	struct in_addr	ipi_spec_dst;
+ 	struct in_addr	ipi_addr;
+ };
++#endif
+ 
+ /* Structure describing an Internet (IP) socket address. */
++#if  __UAPI_DEF_SOCKADDR_IN
+ #define __SOCK_SIZE__	16		/* sizeof(struct sockaddr)	*/
+ struct sockaddr_in {
+   __kernel_sa_family_t	sin_family;	/* Address family		*/
+@@ -225,8 +234,9 @@ struct sockaddr_in {
+ 			sizeof(unsigned short int) - sizeof(struct in_addr)];
+ };
+ #define sin_zero	__pad		/* for BSD UNIX comp. -FvK	*/
++#endif
+ 
+-
++#if __UAPI_DEF_IN_CLASS
+ /*
+  * Definitions of the bits in an Internet address integer.
+  * On subnets, host and network parts are found according
+@@ -277,7 +287,7 @@ struct sockaddr_in {
+ #define INADDR_ALLHOSTS_GROUP 	0xe0000001U	/* 224.0.0.1   */
+ #define INADDR_ALLRTRS_GROUP    0xe0000002U	/* 224.0.0.2 */
+ #define INADDR_MAX_LOCAL_GROUP  0xe00000ffU	/* 224.0.0.255 */
+-
++#endif
+ 
+ /* <asm/byteorder.h> contains the htonl type stuff.. */
+ #include <asm/byteorder.h> 
+--- a/include/uapi/linux/libc-compat.h
++++ b/include/uapi/linux/libc-compat.h
+@@ -56,6 +56,13 @@
+ 
+ /* GLIBC headers included first so don't define anything
+  * that would already be defined. */
++#define __UAPI_DEF_IN_ADDR		0
++#define __UAPI_DEF_IN_IPPROTO		0
++#define __UAPI_DEF_IN_PKTINFO		0
++#define __UAPI_DEF_IP_MREQ		0
++#define __UAPI_DEF_SOCKADDR_IN		0
++#define __UAPI_DEF_IN_CLASS		0
++
+ #define __UAPI_DEF_IN6_ADDR		0
+ /* The exception is the in6_addr macros which must be defined
+  * if the glibc code didn't define them. This guard matches
+@@ -78,6 +85,13 @@
+ /* Linux headers included first, and we must define everything
+  * we need. The expectation is that glibc will check the
+  * __UAPI_DEF_* defines and adjust appropriately. */
++#define __UAPI_DEF_IN_ADDR		1
++#define __UAPI_DEF_IN_IPPROTO		1
++#define __UAPI_DEF_IN_PKTINFO		1
++#define __UAPI_DEF_IP_MREQ		1
++#define __UAPI_DEF_SOCKADDR_IN		1
++#define __UAPI_DEF_IN_CLASS		1
++
+ #define __UAPI_DEF_IN6_ADDR		1
+ /* We unconditionally define the in6_addr macros and glibc must
+  * coordinate. */
+@@ -103,6 +117,14 @@
+  * that we need. */
+ #else /* !defined(__GLIBC__) */
+ 
++/* Definitions for in.h */
++#define __UAPI_DEF_IN_ADDR		1
++#define __UAPI_DEF_IN_IPPROTO		1
++#define __UAPI_DEF_IN_PKTINFO		1
++#define __UAPI_DEF_IP_MREQ		1
++#define __UAPI_DEF_SOCKADDR_IN		1
++#define __UAPI_DEF_IN_CLASS		1
++
+ /* Definitions for in6.h */
+ #define __UAPI_DEF_IN6_ADDR		1
+ #define __UAPI_DEF_IN6_ADDR_ALT		1
diff --git a/target/linux/generic/patches-4.1/101-pppoe-fix-disconnect-crash.patch b/target/linux/generic/patches-4.1/101-pppoe-fix-disconnect-crash.patch
new file mode 100644
index 0000000..f2e6e45
--- /dev/null
+++ b/target/linux/generic/patches-4.1/101-pppoe-fix-disconnect-crash.patch
@@ -0,0 +1,16 @@
+Fix crash with actions performed on the underlying interface (MAC address,
+MTU or link state update). This triggers pppoe_flush_dev(), which cleans up
+the device without announcing it in sk->sk_state.
+
+Patch by Guillaume Nault (pulled from netdev@vger)
+
+--- a/drivers/net/ppp/pppoe.c
++++ b/drivers/net/ppp/pppoe.c
+@@ -313,7 +313,6 @@ static void pppoe_flush_dev(struct net_d
+ 			if (po->pppoe_dev == dev &&
+ 			    sk->sk_state & (PPPOX_CONNECTED | PPPOX_BOUND | PPPOX_ZOMBIE)) {
+ 				pppox_unbind_sock(sk);
+-				sk->sk_state = PPPOX_ZOMBIE;
+ 				sk->sk_state_change(sk);
+ 				po->pppoe_dev = NULL;
+ 				dev_put(dev);
diff --git a/target/linux/generic/patches-4.1/102-ehci_hcd_ignore_oc.patch b/target/linux/generic/patches-4.1/102-ehci_hcd_ignore_oc.patch
new file mode 100644
index 0000000..4da579c
--- /dev/null
+++ b/target/linux/generic/patches-4.1/102-ehci_hcd_ignore_oc.patch
@@ -0,0 +1,82 @@
+From 1e311820ec3055e3f08e687de6564692a7cec675 Mon Sep 17 00:00:00 2001
+From: Florian Fainelli <florian@openwrt.org>
+Date: Mon, 28 Jan 2013 20:06:29 +0100
+Subject: [PATCH 11/12] USB: EHCI: add ignore_oc flag to disable overcurrent
+ checking
+
+This patch adds an ignore_oc flag which can be set by EHCI controller
+not supporting or wanting to disable overcurrent checking. The EHCI
+platform data in include/linux/usb/ehci_pdriver.h is also augmented to
+take advantage of this new flag.
+
+Signed-off-by: Florian Fainelli <florian@openwrt.org>
+---
+ drivers/usb/host/ehci-hcd.c      |    2 +-
+ drivers/usb/host/ehci-hub.c      |    4 ++--
+ drivers/usb/host/ehci-platform.c |    1 +
+ drivers/usb/host/ehci.h          |    1 +
+ include/linux/usb/ehci_pdriver.h |    1 +
+ 5 files changed, 6 insertions(+), 3 deletions(-)
+
+--- a/drivers/usb/host/ehci-hcd.c
++++ b/drivers/usb/host/ehci-hcd.c
+@@ -638,7 +638,7 @@ static int ehci_run (struct usb_hcd *hcd
+ 		"USB %x.%x started, EHCI %x.%02x%s\n",
+ 		((ehci->sbrn & 0xf0)>>4), (ehci->sbrn & 0x0f),
+ 		temp >> 8, temp & 0xff,
+-		ignore_oc ? ", overcurrent ignored" : "");
++		(ignore_oc || ehci->ignore_oc) ? ", overcurrent ignored" : "");
+ 
+ 	ehci_writel(ehci, INTR_MASK,
+ 		    &ehci->regs->intr_enable); /* Turn On Interrupts */
+--- a/drivers/usb/host/ehci-hub.c
++++ b/drivers/usb/host/ehci-hub.c
+@@ -633,7 +633,7 @@ ehci_hub_status_data (struct usb_hcd *hc
+ 	 * always set, seem to clear PORT_OCC and PORT_CSC when writing to
+ 	 * PORT_POWER; that's surprising, but maybe within-spec.
+ 	 */
+-	if (!ignore_oc)
++	if (!ignore_oc && !ehci->ignore_oc)
+ 		mask = PORT_CSC | PORT_PEC | PORT_OCC;
+ 	else
+ 		mask = PORT_CSC | PORT_PEC;
+@@ -995,7 +995,7 @@ int ehci_hub_control(
+ 		if (temp & PORT_PEC)
+ 			status |= USB_PORT_STAT_C_ENABLE << 16;
+ 
+-		if ((temp & PORT_OCC) && !ignore_oc){
++		if ((temp & PORT_OCC) && (!ignore_oc && !ehci->ignore_oc)){
+ 			status |= USB_PORT_STAT_C_OVERCURRENT << 16;
+ 
+ 			/*
+--- a/drivers/usb/host/ehci-platform.c
++++ b/drivers/usb/host/ehci-platform.c
+@@ -264,6 +264,8 @@ static int ehci_platform_probe(struct pl
+ 		ehci->big_endian_desc = 1;
+ 	if (pdata->big_endian_mmio)
+ 		ehci->big_endian_mmio = 1;
++	if (pdata->ignore_oc)
++		ehci->ignore_oc = 1;
+ 
+ #ifndef CONFIG_USB_EHCI_BIG_ENDIAN_MMIO
+ 	if (ehci->big_endian_mmio) {
+--- a/drivers/usb/host/ehci.h
++++ b/drivers/usb/host/ehci.h
+@@ -226,6 +226,7 @@ struct ehci_hcd {			/* one per controlle
+ 	unsigned		frame_index_bug:1; /* MosChip (AKA NetMos) */
+ 	unsigned		need_oc_pp_cycle:1; /* MPC834X port power */
+ 	unsigned		imx28_write_fix:1; /* For Freescale i.MX28 */
++	unsigned		ignore_oc:1;
+ 
+ 	/* required for usb32 quirk */
+ 	#define OHCI_CTRL_HCFS          (3 << 6)
+--- a/include/linux/usb/ehci_pdriver.h
++++ b/include/linux/usb/ehci_pdriver.h
+@@ -49,6 +49,7 @@ struct usb_ehci_pdata {
+ 	unsigned	no_io_watchdog:1;
+ 	unsigned	reset_on_resume:1;
+ 	unsigned	dma_mask_64:1;
++	unsigned	ignore_oc:1;
+ 
+ 	/* Turn on all power and clocks */
+ 	int (*power_on)(struct platform_device *pdev);
diff --git a/target/linux/generic/patches-4.1/110-jffs2-use-.rename2-and-add-RENAME_WHITEOUT-support.patch b/target/linux/generic/patches-4.1/110-jffs2-use-.rename2-and-add-RENAME_WHITEOUT-support.patch
new file mode 100644
index 0000000..9d32777
--- /dev/null
+++ b/target/linux/generic/patches-4.1/110-jffs2-use-.rename2-and-add-RENAME_WHITEOUT-support.patch
@@ -0,0 +1,86 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Date: Fri, 10 Apr 2015 13:35:29 +0200
+Subject: [PATCH] jffs2: use .rename2 and add RENAME_WHITEOUT support
+
+It is required for renames on overlayfs
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+---
+
+--- a/fs/jffs2/dir.c
++++ b/fs/jffs2/dir.c
+@@ -35,7 +35,7 @@ static int jffs2_mkdir (struct inode *,s
+ static int jffs2_rmdir (struct inode *,struct dentry *);
+ static int jffs2_mknod (struct inode *,struct dentry *,umode_t,dev_t);
+ static int jffs2_rename (struct inode *, struct dentry *,
+-			 struct inode *, struct dentry *);
++			 struct inode *, struct dentry *, unsigned int);
+ 
+ const struct file_operations jffs2_dir_operations =
+ {
+@@ -57,7 +57,7 @@ const struct inode_operations jffs2_dir_
+ 	.mkdir =	jffs2_mkdir,
+ 	.rmdir =	jffs2_rmdir,
+ 	.mknod =	jffs2_mknod,
+-	.rename =	jffs2_rename,
++	.rename2 =	jffs2_rename,
+ 	.get_acl =	jffs2_get_acl,
+ 	.set_acl =	jffs2_set_acl,
+ 	.setattr =	jffs2_setattr,
+@@ -756,8 +756,27 @@ static int jffs2_mknod (struct inode *di
+ 	return ret;
+ }
+ 
++static int jffs2_whiteout(struct inode *old_dir, struct dentry *old_dentry)
++{
++	struct dentry *wh;
++	int err;
++
++	wh = d_alloc(old_dentry->d_parent, &old_dentry->d_name);
++	if (!wh)
++		return -ENOMEM;
++
++	err = jffs2_mknod(old_dir, wh, S_IFCHR | WHITEOUT_MODE,
++			  WHITEOUT_DEV);
++	if (err)
++		return err;
++
++	d_rehash(wh);
++	return 0;
++}
++
+ static int jffs2_rename (struct inode *old_dir_i, struct dentry *old_dentry,
+-			 struct inode *new_dir_i, struct dentry *new_dentry)
++			 struct inode *new_dir_i, struct dentry *new_dentry,
++			 unsigned int flags)
+ {
+ 	int ret;
+ 	struct jffs2_sb_info *c = JFFS2_SB_INFO(old_dir_i->i_sb);
+@@ -765,6 +784,9 @@ static int jffs2_rename (struct inode *o
+ 	uint8_t type;
+ 	uint32_t now;
+ 
++	if (flags & ~RENAME_WHITEOUT)
++		return -EINVAL;
++
+ 	/* The VFS will check for us and prevent trying to rename a
+ 	 * file over a directory and vice versa, but if it's a directory,
+ 	 * the VFS can't check whether the victim is empty. The filesystem
+@@ -828,9 +850,14 @@ static int jffs2_rename (struct inode *o
+ 	if (d_is_dir(old_dentry) && !victim_f)
+ 		inc_nlink(new_dir_i);
+ 
+-	/* Unlink the original */
+-	ret = jffs2_do_unlink(c, JFFS2_INODE_INFO(old_dir_i),
+-			      old_dentry->d_name.name, old_dentry->d_name.len, NULL, now);
++	if (flags & RENAME_WHITEOUT)
++		/* Replace with whiteout */
++		ret = jffs2_whiteout(old_dir_i, old_dentry);
++	else
++		/* Unlink the original */
++		ret = jffs2_do_unlink(c, JFFS2_INODE_INFO(old_dir_i),
++				      old_dentry->d_name.name,
++				      old_dentry->d_name.len, NULL, now);
+ 
+ 	/* We don't touch inode->i_nlink */
+ 
diff --git a/target/linux/generic/patches-4.1/111-jffs2-add-RENAME_EXCHANGE-support.patch b/target/linux/generic/patches-4.1/111-jffs2-add-RENAME_EXCHANGE-support.patch
new file mode 100644
index 0000000..3cc7b90
--- /dev/null
+++ b/target/linux/generic/patches-4.1/111-jffs2-add-RENAME_EXCHANGE-support.patch
@@ -0,0 +1,58 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Date: Sat, 25 Apr 2015 12:41:32 +0200
+Subject: [PATCH] jffs2: add RENAME_EXCHANGE support
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+---
+
+--- a/fs/jffs2/dir.c
++++ b/fs/jffs2/dir.c
+@@ -784,7 +784,7 @@ static int jffs2_rename (struct inode *o
+ 	uint8_t type;
+ 	uint32_t now;
+ 
+-	if (flags & ~RENAME_WHITEOUT)
++	if (flags & ~(RENAME_WHITEOUT | RENAME_EXCHANGE))
+ 		return -EINVAL;
+ 
+ 	/* The VFS will check for us and prevent trying to rename a
+@@ -792,7 +792,7 @@ static int jffs2_rename (struct inode *o
+ 	 * the VFS can't check whether the victim is empty. The filesystem
+ 	 * needs to do that for itself.
+ 	 */
+-	if (d_really_is_positive(new_dentry)) {
++	if (d_really_is_positive(new_dentry) && !(flags & RENAME_EXCHANGE)) {
+ 		victim_f = JFFS2_INODE_INFO(d_inode(new_dentry));
+ 		if (d_is_dir(new_dentry)) {
+ 			struct jffs2_full_dirent *fd;
+@@ -827,7 +827,7 @@ static int jffs2_rename (struct inode *o
+ 	if (ret)
+ 		return ret;
+ 
+-	if (victim_f) {
++	if (victim_f && !(flags & RENAME_EXCHANGE)) {
+ 		/* There was a victim. Kill it off nicely */
+ 		if (d_is_dir(new_dentry))
+ 			clear_nlink(d_inode(new_dentry));
+@@ -853,6 +853,12 @@ static int jffs2_rename (struct inode *o
+ 	if (flags & RENAME_WHITEOUT)
+ 		/* Replace with whiteout */
+ 		ret = jffs2_whiteout(old_dir_i, old_dentry);
++	else if (flags & RENAME_EXCHANGE)
++		/* Replace the original */
++		ret = jffs2_do_link(c, JFFS2_INODE_INFO(old_dir_i),
++				    d_inode(new_dentry)->i_ino, type,
++				    old_dentry->d_name.name, old_dentry->d_name.len,
++				    now);
+ 	else
+ 		/* Unlink the original */
+ 		ret = jffs2_do_unlink(c, JFFS2_INODE_INFO(old_dir_i),
+@@ -879,7 +885,7 @@ static int jffs2_rename (struct inode *o
+ 		return ret;
+ 	}
+ 
+-	if (d_is_dir(old_dentry))
++	if (d_is_dir(old_dentry) && !(flags & RENAME_EXCHANGE))
+ 		drop_nlink(old_dir_i);
+ 
+ 	new_dir_i->i_mtime = new_dir_i->i_ctime = old_dir_i->i_mtime = old_dir_i->i_ctime = ITIME(now);
diff --git a/target/linux/generic/patches-4.1/120-bridge_allow_receiption_on_disabled_port.patch b/target/linux/generic/patches-4.1/120-bridge_allow_receiption_on_disabled_port.patch
new file mode 100644
index 0000000..5cd2f57
--- /dev/null
+++ b/target/linux/generic/patches-4.1/120-bridge_allow_receiption_on_disabled_port.patch
@@ -0,0 +1,54 @@
+From: Stephen Hemminger <stephen@networkplumber.org>
+Subject: bridge: allow receiption on disabled port
+
+When an ethernet device is enslaved to a bridge, and the bridge STP
+detects loss of carrier (or operational state down), then normally
+packet receiption is blocked.
+
+This breaks control applications like WPA which maybe expecting to
+receive packets to negotiate to bring link up. The bridge needs to
+block forwarding packets from these disabled ports, but there is no
+hard requirement to not allow local packet delivery.
+
+Signed-off-by: Stephen Hemminger <stephen@networkplumber.org>
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+
+--- a/net/bridge/br_input.c
++++ b/net/bridge/br_input.c
+@@ -211,11 +211,13 @@ EXPORT_SYMBOL_GPL(br_handle_frame_finish
+ static int br_handle_local_finish(struct sock *sk, struct sk_buff *skb)
+ {
+ 	struct net_bridge_port *p = br_port_get_rcu(skb->dev);
+-	u16 vid = 0;
++	if (p->state != BR_STATE_DISABLED) {
++		u16 vid = 0;
+ 
+-	/* check if vlan is allowed, to avoid spoofing */
+-	if (p->flags & BR_LEARNING && br_should_learn(p, skb, &vid))
+-		br_fdb_update(p->br, p, eth_hdr(skb)->h_source, vid, false);
++		/* check if vlan is allowed, to avoid spoofing */
++		if (p->flags & BR_LEARNING && br_should_learn(p, skb, &vid))
++			br_fdb_update(p->br, p, eth_hdr(skb)->h_source, vid, false);
++	}
+ 	return 0;	 /* process further */
+ }
+ 
+@@ -289,6 +291,18 @@ rx_handler_result_t br_handle_frame(stru
+ 
+ forward:
+ 	switch (p->state) {
++	case BR_STATE_DISABLED:
++		if (ether_addr_equal(p->br->dev->dev_addr, dest))
++			skb->pkt_type = PACKET_HOST;
++
++		if (NF_HOOK(NFPROTO_BRIDGE, NF_BR_PRE_ROUTING, NULL, skb, skb->dev, NULL,
++			br_handle_local_finish))
++			break;
++
++		BR_INPUT_SKB_CB(skb)->brdev = p->br->dev;
++		br_pass_frame_up(skb);
++		break;
++
+ 	case BR_STATE_FORWARDING:
+ 		rhook = rcu_dereference(br_should_route_hook);
+ 		if (rhook) {
diff --git a/target/linux/generic/patches-4.1/132-mips_inline_dma_ops.patch b/target/linux/generic/patches-4.1/132-mips_inline_dma_ops.patch
new file mode 100644
index 0000000..f7543cc
--- /dev/null
+++ b/target/linux/generic/patches-4.1/132-mips_inline_dma_ops.patch
@@ -0,0 +1,697 @@
+From 2c58080407554e1bac8fd50d23cb02420524caed Mon Sep 17 00:00:00 2001
+From: Felix Fietkau <nbd@openwrt.org>
+Date: Mon, 12 Aug 2013 12:50:22 +0200
+Subject: [PATCH] MIPS: partially inline dma ops
+
+Several DMA ops are no-op on many platforms, and the indirection through
+the mips_dma_map_ops function table is causing the compiler to emit
+unnecessary code.
+
+Inlining visibly improves network performance in my tests (on a 24Kc
+based system), and also slightly reduces code size of a few drivers.
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+---
+ arch/mips/Kconfig                   |   4 +
+ arch/mips/include/asm/dma-mapping.h | 360 +++++++++++++++++++++++++++++++++++-
+ arch/mips/mm/dma-default.c          | 163 ++--------------
+ 3 files changed, 373 insertions(+), 154 deletions(-)
+
+--- a/arch/mips/Kconfig
++++ b/arch/mips/Kconfig
+@@ -1571,6 +1571,7 @@ config CPU_CAVIUM_OCTEON
+ 	select CPU_SUPPORTS_HUGEPAGES
+ 	select USB_EHCI_BIG_ENDIAN_MMIO
+ 	select MIPS_L1_CACHE_SHIFT_7
++	select SYS_HAS_DMA_OPS
+ 	help
+ 	  The Cavium Octeon processor is a highly integrated chip containing
+ 	  many ethernet hardware widgets for networking tasks. The processor
+@@ -1866,6 +1867,9 @@ config MIPS_MALTA_PM
+ 	bool
+ 	default y
+ 
++config SYS_HAS_DMA_OPS
++	bool
++
+ #
+ # CPU may reorder R->R, R->W, W->R, W->W
+ # Reordering beyond LL and SC is handled in WEAK_REORDERING_BEYOND_LLSC
+--- a/arch/mips/include/asm/dma-mapping.h
++++ b/arch/mips/include/asm/dma-mapping.h
+@@ -1,9 +1,16 @@
+ #ifndef _ASM_DMA_MAPPING_H
+ #define _ASM_DMA_MAPPING_H
+ 
++#include <linux/kmemcheck.h>
++#include <linux/bug.h>
++#include <linux/scatterlist.h>
++#include <linux/dma-debug.h>
++#include <linux/dma-attrs.h>
++
+ #include <asm/scatterlist.h>
+ #include <asm/dma-coherence.h>
+ #include <asm/cache.h>
++#include <asm/cpu-type.h>
+ #include <asm-generic/dma-coherent.h>
+ 
+ #ifndef CONFIG_SGI_IP27 /* Kludge to fix 2.6.39 build for IP27 */
+@@ -12,12 +19,48 @@
+ 
+ extern struct dma_map_ops *mips_dma_map_ops;
+ 
++void __dma_sync(struct page *page, unsigned long offset, size_t size,
++		enum dma_data_direction direction);
++void *mips_dma_alloc_coherent(struct device *dev, size_t size,
++			      dma_addr_t *dma_handle, gfp_t gfp,
++			      struct dma_attrs *attrs);
++void mips_dma_free_coherent(struct device *dev, size_t size, void *vaddr,
++			    dma_addr_t dma_handle, struct dma_attrs *attrs);
++
+ static inline struct dma_map_ops *get_dma_ops(struct device *dev)
+ {
++#ifdef CONFIG_SYS_HAS_DMA_OPS
+ 	if (dev && dev->archdata.dma_ops)
+ 		return dev->archdata.dma_ops;
+ 	else
+ 		return mips_dma_map_ops;
++#else
++	return NULL;
++#endif
++}
++
++/*
++ * Warning on the terminology - Linux calls an uncached area coherent;
++ * MIPS terminology calls memory areas with hardware maintained coherency
++ * coherent.
++ */
++
++static inline int cpu_needs_post_dma_flush(struct device *dev)
++{
++#ifndef CONFIG_SYS_HAS_CPU_R10000
++	return 0;
++#endif
++	return !plat_device_is_coherent(dev) &&
++	       (boot_cpu_type() == CPU_R10000 ||
++		boot_cpu_type() == CPU_R12000 ||
++		boot_cpu_type() == CPU_BMIPS5000);
++}
++
++static inline struct page *dma_addr_to_page(struct device *dev,
++	dma_addr_t dma_addr)
++{
++	return pfn_to_page(
++		plat_dma_addr_to_phys(dev, dma_addr) >> PAGE_SHIFT);
+ }
+ 
+ static inline bool dma_capable(struct device *dev, dma_addr_t addr, size_t size)
+@@ -30,12 +73,306 @@ static inline bool dma_capable(struct de
+ 
+ static inline void dma_mark_clean(void *addr, size_t size) {}
+ 
+-#include <asm-generic/dma-mapping-common.h>
++static inline dma_addr_t dma_map_single_attrs(struct device *dev, void *ptr,
++					      size_t size,
++					      enum dma_data_direction dir,
++					      struct dma_attrs *attrs)
++{
++	struct dma_map_ops *ops = get_dma_ops(dev);
++	unsigned long offset = (unsigned long)ptr & ~PAGE_MASK;
++	struct page *page = virt_to_page(ptr);
++	dma_addr_t addr;
++
++	kmemcheck_mark_initialized(ptr, size);
++	BUG_ON(!valid_dma_direction(dir));
++	if (ops) {
++		addr = ops->map_page(dev, page, offset, size, dir, attrs);
++	} else {
++		if (!plat_device_is_coherent(dev))
++			__dma_sync(page, offset, size, dir);
++
++		addr = plat_map_dma_mem_page(dev, page) + offset;
++	}
++	debug_dma_map_page(dev, page, offset, size, dir, addr, true);
++	return addr;
++}
++
++static inline void dma_unmap_single_attrs(struct device *dev, dma_addr_t addr,
++					  size_t size,
++					  enum dma_data_direction dir,
++					  struct dma_attrs *attrs)
++{
++	struct dma_map_ops *ops = get_dma_ops(dev);
++
++	BUG_ON(!valid_dma_direction(dir));
++	if (ops) {
++		ops->unmap_page(dev, addr, size, dir, attrs);
++	} else {
++		if (cpu_needs_post_dma_flush(dev))
++			__dma_sync(dma_addr_to_page(dev, addr),
++				   addr & ~PAGE_MASK, size, dir);
++
++		plat_unmap_dma_mem(dev, addr, size, dir);
++	}
++	debug_dma_unmap_page(dev, addr, size, dir, true);
++}
++
++static inline int dma_map_sg_attrs(struct device *dev, struct scatterlist *sg,
++				   int nents, enum dma_data_direction dir,
++				   struct dma_attrs *attrs)
++{
++	struct dma_map_ops *ops = get_dma_ops(dev);
++	int i, ents;
++	struct scatterlist *s;
++
++	for_each_sg(sg, s, nents, i)
++		kmemcheck_mark_initialized(sg_virt(s), s->length);
++	BUG_ON(!valid_dma_direction(dir));
++	if (ops) {
++		ents = ops->map_sg(dev, sg, nents, dir, attrs);
++	} else {
++		for_each_sg(sg, s, nents, i) {
++			struct page *page = sg_page(s);
++
++			if (!plat_device_is_coherent(dev))
++				__dma_sync(page, s->offset, s->length, dir);
++#ifdef CONFIG_NEED_SG_DMA_LENGTH
++			s->dma_length = s->length;
++#endif
++			s->dma_address =
++				plat_map_dma_mem_page(dev, page) + s->offset;
++		}
++		ents = nents;
++	}
++	debug_dma_map_sg(dev, sg, nents, ents, dir);
++
++	return ents;
++}
++
++static inline void dma_unmap_sg_attrs(struct device *dev, struct scatterlist *sg,
++				      int nents, enum dma_data_direction dir,
++				      struct dma_attrs *attrs)
++{
++	struct dma_map_ops *ops = get_dma_ops(dev);
++	struct scatterlist *s;
++	int i;
++
++	BUG_ON(!valid_dma_direction(dir));
++	debug_dma_unmap_sg(dev, sg, nents, dir);
++	if (ops) {
++		ops->unmap_sg(dev, sg, nents, dir, attrs);
++		return;
++	}
++
++	for_each_sg(sg, s, nents, i) {
++		if (!plat_device_is_coherent(dev) && dir != DMA_TO_DEVICE)
++			__dma_sync(sg_page(s), s->offset, s->length, dir);
++		plat_unmap_dma_mem(dev, s->dma_address, s->length, dir);
++	}
++}
++
++static inline dma_addr_t dma_map_page(struct device *dev, struct page *page,
++				      size_t offset, size_t size,
++				      enum dma_data_direction dir)
++{
++	struct dma_map_ops *ops = get_dma_ops(dev);
++	dma_addr_t addr;
++
++	kmemcheck_mark_initialized(page_address(page) + offset, size);
++	BUG_ON(!valid_dma_direction(dir));
++	if (ops) {
++		addr = ops->map_page(dev, page, offset, size, dir, NULL);
++	} else {
++		if (!plat_device_is_coherent(dev))
++			__dma_sync(page, offset, size, dir);
++
++		addr = plat_map_dma_mem_page(dev, page) + offset;
++	}
++	debug_dma_map_page(dev, page, offset, size, dir, addr, false);
++
++	return addr;
++}
++
++static inline void dma_unmap_page(struct device *dev, dma_addr_t addr,
++				  size_t size, enum dma_data_direction dir)
++{
++	struct dma_map_ops *ops = get_dma_ops(dev);
++
++	BUG_ON(!valid_dma_direction(dir));
++	if (ops) {
++		ops->unmap_page(dev, addr, size, dir, NULL);
++	} else {
++		if (cpu_needs_post_dma_flush(dev))
++			__dma_sync(dma_addr_to_page(dev, addr),
++				   addr & ~PAGE_MASK, size, dir);
++		plat_post_dma_flush(dev);
++		plat_unmap_dma_mem(dev, addr, size, dir);
++	}
++	debug_dma_unmap_page(dev, addr, size, dir, false);
++}
++
++static inline void dma_sync_single_for_cpu(struct device *dev, dma_addr_t addr,
++					   size_t size,
++					   enum dma_data_direction dir)
++{
++	struct dma_map_ops *ops = get_dma_ops(dev);
++
++	BUG_ON(!valid_dma_direction(dir));
++	if (ops)
++		ops->sync_single_for_cpu(dev, addr, size, dir);
++	else if (cpu_needs_post_dma_flush(dev))
++		__dma_sync(dma_addr_to_page(dev, addr),
++			   addr & ~PAGE_MASK, size, dir);
++	plat_post_dma_flush(dev);
++	debug_dma_sync_single_for_cpu(dev, addr, size, dir);
++}
++
++static inline void dma_sync_single_for_device(struct device *dev,
++					      dma_addr_t addr, size_t size,
++					      enum dma_data_direction dir)
++{
++	struct dma_map_ops *ops = get_dma_ops(dev);
++
++	BUG_ON(!valid_dma_direction(dir));
++	if (ops)
++		ops->sync_single_for_device(dev, addr, size, dir);
++	else if (!plat_device_is_coherent(dev))
++		__dma_sync(dma_addr_to_page(dev, addr),
++			   addr & ~PAGE_MASK, size, dir);
++	debug_dma_sync_single_for_device(dev, addr, size, dir);
++}
++
++static inline void dma_sync_single_range_for_cpu(struct device *dev,
++						 dma_addr_t addr,
++						 unsigned long offset,
++						 size_t size,
++						 enum dma_data_direction dir)
++{
++	const struct dma_map_ops *ops = get_dma_ops(dev);
++
++	BUG_ON(!valid_dma_direction(dir));
++	if (ops)
++		ops->sync_single_for_cpu(dev, addr + offset, size, dir);
++	else if (cpu_needs_post_dma_flush(dev))
++		__dma_sync(dma_addr_to_page(dev, addr + offset),
++			   (addr + offset) & ~PAGE_MASK, size, dir);
++	debug_dma_sync_single_range_for_cpu(dev, addr, offset, size, dir);
++}
++
++static inline void dma_sync_single_range_for_device(struct device *dev,
++						    dma_addr_t addr,
++						    unsigned long offset,
++						    size_t size,
++						    enum dma_data_direction dir)
++{
++	const struct dma_map_ops *ops = get_dma_ops(dev);
++
++	BUG_ON(!valid_dma_direction(dir));
++	if (ops)
++		ops->sync_single_for_device(dev, addr + offset, size, dir);
++	else if (!plat_device_is_coherent(dev))
++		__dma_sync(dma_addr_to_page(dev, addr + offset),
++			   (addr + offset) & ~PAGE_MASK, size, dir);
++	debug_dma_sync_single_range_for_device(dev, addr, offset, size, dir);
++}
++
++static inline void
++dma_sync_sg_for_cpu(struct device *dev, struct scatterlist *sg,
++		    int nelems, enum dma_data_direction dir)
++{
++	struct dma_map_ops *ops = get_dma_ops(dev);
++	struct scatterlist *s;
++	int i;
++
++	BUG_ON(!valid_dma_direction(dir));
++	if (ops)
++		ops->sync_sg_for_cpu(dev, sg, nelems, dir);
++	else if (cpu_needs_post_dma_flush(dev)) {
++		for_each_sg(sg, s, nelems, i)
++			__dma_sync(sg_page(s), s->offset, s->length, dir);
++	}
++	plat_post_dma_flush(dev);
++	debug_dma_sync_sg_for_cpu(dev, sg, nelems, dir);
++}
++
++static inline void
++dma_sync_sg_for_device(struct device *dev, struct scatterlist *sg,
++		       int nelems, enum dma_data_direction dir)
++{
++	struct dma_map_ops *ops = get_dma_ops(dev);
++	struct scatterlist *s;
++	int i;
++
++	BUG_ON(!valid_dma_direction(dir));
++	if (ops)
++		ops->sync_sg_for_device(dev, sg, nelems, dir);
++	else if (!plat_device_is_coherent(dev)) {
++		for_each_sg(sg, s, nelems, i)
++			__dma_sync(sg_page(s), s->offset, s->length, dir);
++	}
++	debug_dma_sync_sg_for_device(dev, sg, nelems, dir);
++
++}
++
++#define dma_map_single(d, a, s, r) dma_map_single_attrs(d, a, s, r, NULL)
++#define dma_unmap_single(d, a, s, r) dma_unmap_single_attrs(d, a, s, r, NULL)
++#define dma_map_sg(d, s, n, r) dma_map_sg_attrs(d, s, n, r, NULL)
++#define dma_unmap_sg(d, s, n, r) dma_unmap_sg_attrs(d, s, n, r, NULL)
++
++extern int dma_common_mmap(struct device *dev, struct vm_area_struct *vma,
++			   void *cpu_addr, dma_addr_t dma_addr, size_t size);
++
++/**
++ * dma_mmap_attrs - map a coherent DMA allocation into user space
++ * @dev: valid struct device pointer, or NULL for ISA and EISA-like devices
++ * @vma: vm_area_struct describing requested user mapping
++ * @cpu_addr: kernel CPU-view address returned from dma_alloc_attrs
++ * @handle: device-view address returned from dma_alloc_attrs
++ * @size: size of memory originally requested in dma_alloc_attrs
++ * @attrs: attributes of mapping properties requested in dma_alloc_attrs
++ *
++ * Map a coherent DMA buffer previously allocated by dma_alloc_attrs
++ * into user space.  The coherent DMA buffer must not be freed by the
++ * driver until the user space mapping has been released.
++ */
++static inline int
++dma_mmap_attrs(struct device *dev, struct vm_area_struct *vma, void *cpu_addr,
++	       dma_addr_t dma_addr, size_t size, struct dma_attrs *attrs)
++{
++	struct dma_map_ops *ops = get_dma_ops(dev);
++	BUG_ON(!ops);
++	if (ops && ops->mmap)
++		return ops->mmap(dev, vma, cpu_addr, dma_addr, size, attrs);
++	return dma_common_mmap(dev, vma, cpu_addr, dma_addr, size);
++}
++
++#define dma_mmap_coherent(d, v, c, h, s) dma_mmap_attrs(d, v, c, h, s, NULL)
++
++int
++dma_common_get_sgtable(struct device *dev, struct sg_table *sgt,
++		       void *cpu_addr, dma_addr_t dma_addr, size_t size);
++
++static inline int
++dma_get_sgtable_attrs(struct device *dev, struct sg_table *sgt, void *cpu_addr,
++		      dma_addr_t dma_addr, size_t size, struct dma_attrs *attrs)
++{
++	struct dma_map_ops *ops = get_dma_ops(dev);
++	BUG_ON(!ops);
++	if (ops && ops->get_sgtable)
++		return ops->get_sgtable(dev, sgt, cpu_addr, dma_addr, size,
++					attrs);
++	return dma_common_get_sgtable(dev, sgt, cpu_addr, dma_addr, size);
++}
++
++#define dma_get_sgtable(d, t, v, h, s) dma_get_sgtable_attrs(d, t, v, h, s, NULL)
++
+ 
+ static inline int dma_supported(struct device *dev, u64 mask)
+ {
+ 	struct dma_map_ops *ops = get_dma_ops(dev);
+-	return ops->dma_supported(dev, mask);
++	if (ops)
++		return ops->dma_supported(dev, mask);
++	return plat_dma_supported(dev, mask);
+ }
+ 
+ static inline int dma_mapping_error(struct device *dev, u64 mask)
+@@ -43,7 +380,9 @@ static inline int dma_mapping_error(stru
+ 	struct dma_map_ops *ops = get_dma_ops(dev);
+ 
+ 	debug_dma_mapping_error(dev, mask);
+-	return ops->mapping_error(dev, mask);
++	if (ops)
++		return ops->mapping_error(dev, mask);
++	return 0;
+ }
+ 
+ static inline int
+@@ -54,7 +393,7 @@ dma_set_mask(struct device *dev, u64 mas
+ 	if(!dev->dma_mask || !dma_supported(dev, mask))
+ 		return -EIO;
+ 
+-	if (ops->set_dma_mask)
++	if (ops && ops->set_dma_mask)
+ 		return ops->set_dma_mask(dev, mask);
+ 
+ 	*dev->dma_mask = mask;
+@@ -74,7 +413,11 @@ static inline void *dma_alloc_attrs(stru
+ 	void *ret;
+ 	struct dma_map_ops *ops = get_dma_ops(dev);
+ 
+-	ret = ops->alloc(dev, size, dma_handle, gfp, attrs);
++	if (ops)
++		ret = ops->alloc(dev, size, dma_handle, gfp, attrs);
++	else
++		ret = mips_dma_alloc_coherent(dev, size, dma_handle, gfp,
++					      attrs);
+ 
+ 	debug_dma_alloc_coherent(dev, size, *dma_handle, ret);
+ 
+@@ -89,7 +432,10 @@ static inline void dma_free_attrs(struct
+ {
+ 	struct dma_map_ops *ops = get_dma_ops(dev);
+ 
+-	ops->free(dev, size, vaddr, dma_handle, attrs);
++	if (ops)
++		ops->free(dev, size, vaddr, dma_handle, attrs);
++	else
++		mips_dma_free_coherent(dev, size, vaddr, dma_handle, attrs);
+ 
+ 	debug_dma_free_coherent(dev, size, vaddr, dma_handle);
+ }
+--- a/arch/mips/mm/dma-default.c
++++ b/arch/mips/mm/dma-default.c
+@@ -26,7 +26,7 @@
+ 
+ #ifdef CONFIG_DMA_MAYBE_COHERENT
+ int coherentio = 0;	/* User defined DMA coherency from command line. */
+-EXPORT_SYMBOL_GPL(coherentio);
++EXPORT_SYMBOL(coherentio);
+ int hw_coherentio = 0;	/* Actual hardware supported DMA coherency setting. */
+ 
+ static int __init setcoherentio(char *str)
+@@ -46,35 +46,6 @@ static int __init setnocoherentio(char *
+ early_param("nocoherentio", setnocoherentio);
+ #endif
+ 
+-static inline struct page *dma_addr_to_page(struct device *dev,
+-	dma_addr_t dma_addr)
+-{
+-	return pfn_to_page(
+-		plat_dma_addr_to_phys(dev, dma_addr) >> PAGE_SHIFT);
+-}
+-
+-/*
+- * The affected CPUs below in 'cpu_needs_post_dma_flush()' can
+- * speculatively fill random cachelines with stale data at any time,
+- * requiring an extra flush post-DMA.
+- *
+- * Warning on the terminology - Linux calls an uncached area coherent;
+- * MIPS terminology calls memory areas with hardware maintained coherency
+- * coherent.
+- *
+- * Note that the R14000 and R16000 should also be checked for in this
+- * condition.  However this function is only called on non-I/O-coherent
+- * systems and only the R10000 and R12000 are used in such systems, the
+- * SGI IP28 Indigo² rsp. SGI IP32 aka O2.
+- */
+-static inline int cpu_needs_post_dma_flush(struct device *dev)
+-{
+-	return !plat_device_is_coherent(dev) &&
+-	       (boot_cpu_type() == CPU_R10000 ||
+-		boot_cpu_type() == CPU_R12000 ||
+-		boot_cpu_type() == CPU_BMIPS5000);
+-}
+-
+ static gfp_t massage_gfp_flags(const struct device *dev, gfp_t gfp)
+ {
+ 	gfp_t dma_flag;
+@@ -130,8 +101,9 @@ void *dma_alloc_noncoherent(struct devic
+ }
+ EXPORT_SYMBOL(dma_alloc_noncoherent);
+ 
+-static void *mips_dma_alloc_coherent(struct device *dev, size_t size,
+-	dma_addr_t * dma_handle, gfp_t gfp, struct dma_attrs *attrs)
++void *mips_dma_alloc_coherent(struct device *dev, size_t size,
++			      dma_addr_t *dma_handle, gfp_t gfp,
++			      struct dma_attrs *attrs)
+ {
+ 	void *ret;
+ 	struct page *page = NULL;
+@@ -162,6 +134,7 @@ static void *mips_dma_alloc_coherent(str
+ 
+ 	return ret;
+ }
++EXPORT_SYMBOL(mips_dma_alloc_coherent);
+ 
+ 
+ void dma_free_noncoherent(struct device *dev, size_t size, void *vaddr,
+@@ -172,8 +145,8 @@ void dma_free_noncoherent(struct device
+ }
+ EXPORT_SYMBOL(dma_free_noncoherent);
+ 
+-static void mips_dma_free_coherent(struct device *dev, size_t size, void *vaddr,
+-	dma_addr_t dma_handle, struct dma_attrs *attrs)
++void mips_dma_free_coherent(struct device *dev, size_t size, void *vaddr,
++			    dma_addr_t dma_handle, struct dma_attrs *attrs)
+ {
+ 	unsigned long addr = (unsigned long) vaddr;
+ 	int order = get_order(size);
+@@ -193,6 +166,7 @@ static void mips_dma_free_coherent(struc
+ 	if (!dma_release_from_contiguous(dev, page, count))
+ 		__free_pages(page, get_order(size));
+ }
++EXPORT_SYMBOL(mips_dma_free_coherent);
+ 
+ static inline void __dma_sync_virtual(void *addr, size_t size,
+ 	enum dma_data_direction direction)
+@@ -221,8 +195,8 @@ static inline void __dma_sync_virtual(vo
+  * If highmem is not configured then the bulk of this loop gets
+  * optimized out.
+  */
+-static inline void __dma_sync(struct page *page,
+-	unsigned long offset, size_t size, enum dma_data_direction direction)
++void __dma_sync(struct page *page, unsigned long offset, size_t size,
++		enum dma_data_direction direction)
+ {
+ 	size_t left = size;
+ 
+@@ -251,110 +225,7 @@ static inline void __dma_sync(struct pag
+ 		left -= len;
+ 	} while (left);
+ }
+-
+-static void mips_dma_unmap_page(struct device *dev, dma_addr_t dma_addr,
+-	size_t size, enum dma_data_direction direction, struct dma_attrs *attrs)
+-{
+-	if (cpu_needs_post_dma_flush(dev))
+-		__dma_sync(dma_addr_to_page(dev, dma_addr),
+-			   dma_addr & ~PAGE_MASK, size, direction);
+-	plat_post_dma_flush(dev);
+-	plat_unmap_dma_mem(dev, dma_addr, size, direction);
+-}
+-
+-static int mips_dma_map_sg(struct device *dev, struct scatterlist *sg,
+-	int nents, enum dma_data_direction direction, struct dma_attrs *attrs)
+-{
+-	int i;
+-
+-	for (i = 0; i < nents; i++, sg++) {
+-		if (!plat_device_is_coherent(dev))
+-			__dma_sync(sg_page(sg), sg->offset, sg->length,
+-				   direction);
+-#ifdef CONFIG_NEED_SG_DMA_LENGTH
+-		sg->dma_length = sg->length;
+-#endif
+-		sg->dma_address = plat_map_dma_mem_page(dev, sg_page(sg)) +
+-				  sg->offset;
+-	}
+-
+-	return nents;
+-}
+-
+-static dma_addr_t mips_dma_map_page(struct device *dev, struct page *page,
+-	unsigned long offset, size_t size, enum dma_data_direction direction,
+-	struct dma_attrs *attrs)
+-{
+-	if (!plat_device_is_coherent(dev))
+-		__dma_sync(page, offset, size, direction);
+-
+-	return plat_map_dma_mem_page(dev, page) + offset;
+-}
+-
+-static void mips_dma_unmap_sg(struct device *dev, struct scatterlist *sg,
+-	int nhwentries, enum dma_data_direction direction,
+-	struct dma_attrs *attrs)
+-{
+-	int i;
+-
+-	for (i = 0; i < nhwentries; i++, sg++) {
+-		if (!plat_device_is_coherent(dev) &&
+-		    direction != DMA_TO_DEVICE)
+-			__dma_sync(sg_page(sg), sg->offset, sg->length,
+-				   direction);
+-		plat_unmap_dma_mem(dev, sg->dma_address, sg->length, direction);
+-	}
+-}
+-
+-static void mips_dma_sync_single_for_cpu(struct device *dev,
+-	dma_addr_t dma_handle, size_t size, enum dma_data_direction direction)
+-{
+-	if (cpu_needs_post_dma_flush(dev))
+-		__dma_sync(dma_addr_to_page(dev, dma_handle),
+-			   dma_handle & ~PAGE_MASK, size, direction);
+-	plat_post_dma_flush(dev);
+-}
+-
+-static void mips_dma_sync_single_for_device(struct device *dev,
+-	dma_addr_t dma_handle, size_t size, enum dma_data_direction direction)
+-{
+-	if (!plat_device_is_coherent(dev))
+-		__dma_sync(dma_addr_to_page(dev, dma_handle),
+-			   dma_handle & ~PAGE_MASK, size, direction);
+-}
+-
+-static void mips_dma_sync_sg_for_cpu(struct device *dev,
+-	struct scatterlist *sg, int nelems, enum dma_data_direction direction)
+-{
+-	int i;
+-
+-	if (cpu_needs_post_dma_flush(dev))
+-		for (i = 0; i < nelems; i++, sg++)
+-			__dma_sync(sg_page(sg), sg->offset, sg->length,
+-				   direction);
+-	plat_post_dma_flush(dev);
+-}
+-
+-static void mips_dma_sync_sg_for_device(struct device *dev,
+-	struct scatterlist *sg, int nelems, enum dma_data_direction direction)
+-{
+-	int i;
+-
+-	if (!plat_device_is_coherent(dev))
+-		for (i = 0; i < nelems; i++, sg++)
+-			__dma_sync(sg_page(sg), sg->offset, sg->length,
+-				   direction);
+-}
+-
+-int mips_dma_mapping_error(struct device *dev, dma_addr_t dma_addr)
+-{
+-	return 0;
+-}
+-
+-int mips_dma_supported(struct device *dev, u64 mask)
+-{
+-	return plat_dma_supported(dev, mask);
+-}
++EXPORT_SYMBOL(__dma_sync);
+ 
+ void dma_cache_sync(struct device *dev, void *vaddr, size_t size,
+ 			 enum dma_data_direction direction)
+@@ -367,23 +238,10 @@ void dma_cache_sync(struct device *dev,
+ 
+ EXPORT_SYMBOL(dma_cache_sync);
+ 
+-static struct dma_map_ops mips_default_dma_map_ops = {
+-	.alloc = mips_dma_alloc_coherent,
+-	.free = mips_dma_free_coherent,
+-	.map_page = mips_dma_map_page,
+-	.unmap_page = mips_dma_unmap_page,
+-	.map_sg = mips_dma_map_sg,
+-	.unmap_sg = mips_dma_unmap_sg,
+-	.sync_single_for_cpu = mips_dma_sync_single_for_cpu,
+-	.sync_single_for_device = mips_dma_sync_single_for_device,
+-	.sync_sg_for_cpu = mips_dma_sync_sg_for_cpu,
+-	.sync_sg_for_device = mips_dma_sync_sg_for_device,
+-	.mapping_error = mips_dma_mapping_error,
+-	.dma_supported = mips_dma_supported
+-};
+-
+-struct dma_map_ops *mips_dma_map_ops = &mips_default_dma_map_ops;
++#ifdef CONFIG_SYS_HAS_DMA_OPS
++struct dma_map_ops *mips_dma_map_ops = NULL;
+ EXPORT_SYMBOL(mips_dma_map_ops);
++#endif
+ 
+ #define PREALLOC_DMA_DEBUG_ENTRIES (1 << 16)
+ 
diff --git a/target/linux/generic/patches-4.1/133-MIPS-UAPI-Ignore-__arch_swab-16-32-64-when-using-MIP.patch b/target/linux/generic/patches-4.1/133-MIPS-UAPI-Ignore-__arch_swab-16-32-64-when-using-MIP.patch
new file mode 100644
index 0000000..d8f25ac
--- /dev/null
+++ b/target/linux/generic/patches-4.1/133-MIPS-UAPI-Ignore-__arch_swab-16-32-64-when-using-MIP.patch
@@ -0,0 +1,58 @@
+From 71a0a72456b48de972d7ed613b06a22a3aa9057f Mon Sep 17 00:00:00 2001
+From: Yousong Zhou <yszhou4tech@gmail.com>
+Date: Sat, 26 Sep 2015 13:41:43 +0800
+Subject: [PATCH] MIPS: UAPI: Ignore __arch_swab{16,32,64} when using MIPS16
+
+Some GCC versions (e.g. 4.8.3) can incorrectly inline a function with
+MIPS32 instructions into another function with MIPS16 code [1], causing
+the assembler to genereate incorrect binary code or fail right away
+complaining about unrecognized opcode.
+
+In the case of __arch_swab{16,32}, when inlined by the compiler with
+flags `-mips32r2 -mips16 -Os', the assembler can fail with the following
+error.
+
+    {standard input}:79: Error: unrecognized opcode `wsbh $2,$2'
+
+For performance concerns and to workaround the issue already existing in
+older compilers, just ignore these 2 functions when compiling with
+mips16 enabled.
+
+ [1] Inlining nomips16 function into mips16 function can result in
+     undefined builtins, https://gcc.gnu.org/bugzilla/show_bug.cgi?id=55777
+
+Signed-off-by: Yousong Zhou <yszhou4tech@gmail.com>
+Cc: Maciej W. Rozycki <macro@linux-mips.org>
+Cc: linux-mips@linux-mips.org
+Patchwork: https://patchwork.linux-mips.org/patch/11241/
+Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
+---
+ arch/mips/include/uapi/asm/swab.h |    7 ++++---
+ 1 file changed, 4 insertions(+), 3 deletions(-)
+
+diff --git a/arch/mips/include/uapi/asm/swab.h b/arch/mips/include/uapi/asm/swab.h
+index 8f2d184..23cd9b1 100644
+--- a/arch/mips/include/uapi/asm/swab.h
++++ b/arch/mips/include/uapi/asm/swab.h
+@@ -13,8 +13,9 @@
+ 
+ #define __SWAB_64_THRU_32__
+ 
+-#if (defined(__mips_isa_rev) && (__mips_isa_rev >= 2)) ||		\
+-    defined(_MIPS_ARCH_LOONGSON3A)
++#if !defined(__mips16) &&					\
++	((defined(__mips_isa_rev) && (__mips_isa_rev >= 2)) ||	\
++	 defined(_MIPS_ARCH_LOONGSON3A))
+ 
+ static inline __attribute_const__ __u16 __arch_swab16(__u16 x)
+ {
+@@ -65,5 +66,5 @@ static inline __attribute_const__ __u64 __arch_swab64(__u64 x)
+ }
+ #define __arch_swab64 __arch_swab64
+ #endif /* __mips64 */
+-#endif /* MIPS R2 or newer or Loongson 3A */
++#endif /* (not __mips16) and (MIPS R2 or newer or Loongson 3A) */
+ #endif /* _ASM_SWAB_H */
+-- 
+1.7.10.4
+
diff --git a/target/linux/generic/patches-4.1/140-mtd-part-add-generic-parsing-of-linux-part-probe.patch b/target/linux/generic/patches-4.1/140-mtd-part-add-generic-parsing-of-linux-part-probe.patch
new file mode 100644
index 0000000..18ec833
--- /dev/null
+++ b/target/linux/generic/patches-4.1/140-mtd-part-add-generic-parsing-of-linux-part-probe.patch
@@ -0,0 +1,175 @@
+From 173b0add0cff6558f950c0cb1eacfb729d482711 Mon Sep 17 00:00:00 2001
+From: Hauke Mehrtens <hauke@hauke-m.de>
+Date: Sun, 17 May 2015 18:48:38 +0200
+Subject: [PATCH 4/8] mtd: part: add generic parsing of linux,part-probe
+
+This moves the linux,part-probe device tree parsing code from
+physmap_of.c to mtdpart.c. Now all drivers can use this feature by just
+providing a reference to their device tree node in struct
+mtd_part_parser_data.
+
+Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>
+---
+ Documentation/devicetree/bindings/mtd/nand.txt | 16 ++++++++++
+ drivers/mtd/maps/physmap_of.c                  | 40 +-----------------------
+ drivers/mtd/mtdpart.c                          | 43 ++++++++++++++++++++++++++
+ 3 files changed, 60 insertions(+), 39 deletions(-)
+
+--- a/Documentation/devicetree/bindings/mtd/nand.txt
++++ b/Documentation/devicetree/bindings/mtd/nand.txt
+@@ -12,6 +12,22 @@
+ - nand-ecc-step-size: integer representing the number of data bytes
+ 		      that are covered by a single ECC step.
+ 
++- linux,part-probe: list of name as strings of the partition parser
++		    which should be used to parse the partition table.
++		    They will be tried in the specified ordering and
++		    the next one will be used if the previous one
++		    failed.
++
++		    Example: linux,part-probe = "cmdlinepart", "ofpart";
++
++		    This is also the default value, which will be used
++		    if this attribute is not specified. It could be
++		    that the flash driver in use overwrote the default
++		    value and uses some other default.
++
++		    Possible values are: bcm47xxpart, afs, ar7part,
++		    ofoldpart, ofpart, bcm63xxpart, RedBoot, cmdlinepart
++
+ The ECC strength and ECC step size properties define the correction capability
+ of a controller. Together, they say a controller can correct "{strength} bit
+ errors per {size} bytes".
+--- a/drivers/mtd/maps/physmap_of.c
++++ b/drivers/mtd/maps/physmap_of.c
+@@ -112,45 +112,9 @@ static struct mtd_info *obsolete_probe(s
+ static const char * const part_probe_types_def[] = {
+ 	"cmdlinepart", "RedBoot", "ofpart", "ofoldpart", NULL };
+ 
+-static const char * const *of_get_probes(struct device_node *dp)
+-{
+-	const char *cp;
+-	int cplen;
+-	unsigned int l;
+-	unsigned int count;
+-	const char **res;
+-
+-	cp = of_get_property(dp, "linux,part-probe", &cplen);
+-	if (cp == NULL)
+-		return part_probe_types_def;
+-
+-	count = 0;
+-	for (l = 0; l != cplen; l++)
+-		if (cp[l] == 0)
+-			count++;
+-
+-	res = kzalloc((count + 1)*sizeof(*res), GFP_KERNEL);
+-	count = 0;
+-	while (cplen > 0) {
+-		res[count] = cp;
+-		l = strlen(cp) + 1;
+-		cp += l;
+-		cplen -= l;
+-		count++;
+-	}
+-	return res;
+-}
+-
+-static void of_free_probes(const char * const *probes)
+-{
+-	if (probes != part_probe_types_def)
+-		kfree(probes);
+-}
+-
+ static struct of_device_id of_flash_match[];
+ static int of_flash_probe(struct platform_device *dev)
+ {
+-	const char * const *part_probe_types;
+ 	const struct of_device_id *match;
+ 	struct device_node *dp = dev->dev.of_node;
+ 	struct resource res;
+@@ -310,10 +274,8 @@ static int of_flash_probe(struct platfor
+ 		goto err_out;
+ 
+ 	ppdata.of_node = dp;
+-	part_probe_types = of_get_probes(dp);
+-	mtd_device_parse_register(info->cmtd, part_probe_types, &ppdata,
++	mtd_device_parse_register(info->cmtd, part_probe_types_def, &ppdata,
+ 			NULL, 0);
+-	of_free_probes(part_probe_types);
+ 
+ 	kfree(mtd_list);
+ 
+--- a/drivers/mtd/mtdpart.c
++++ b/drivers/mtd/mtdpart.c
+@@ -29,6 +29,7 @@
+ #include <linux/kmod.h>
+ #include <linux/mtd/mtd.h>
+ #include <linux/mtd/partitions.h>
++#include <linux/of.h>
+ #include <linux/err.h>
+ #include <linux/kconfig.h>
+ 
+@@ -719,6 +720,40 @@ void deregister_mtd_parser(struct mtd_pa
+ EXPORT_SYMBOL_GPL(deregister_mtd_parser);
+ 
+ /*
++ * Parses the linux,part-probe device tree property.
++ * When a non null value is returned it has to be freed with kfree() by
++ * the caller.
++ */
++static const char * const *of_get_probes(struct device_node *dp)
++{
++	const char *cp;
++	int cplen;
++	unsigned int l;
++	unsigned int count;
++	const char **res;
++
++	cp = of_get_property(dp, "linux,part-probe", &cplen);
++	if (cp == NULL)
++		return NULL;
++
++	count = 0;
++	for (l = 0; l != cplen; l++)
++		if (cp[l] == 0)
++			count++;
++
++	res = kzalloc((count + 1) * sizeof(*res), GFP_KERNEL);
++	count = 0;
++	while (cplen > 0) {
++		res[count] = cp;
++		l = strlen(cp) + 1;
++		cp += l;
++		cplen -= l;
++		count++;
++	}
++	return res;
++}
++
++/*
+  * Do not forget to update 'parse_mtd_partitions()' kerneldoc comment if you
+  * are changing this array!
+  */
+@@ -754,6 +789,13 @@ int parse_mtd_partitions(struct mtd_info
+ {
+ 	struct mtd_part_parser *parser;
+ 	int ret = 0;
++	const char *const *types_of = NULL;
++
++	if (data && data->of_node) {
++		types_of = of_get_probes(data->of_node);
++		if (types_of != NULL)
++			types = types_of;
++	}
+ 
+ 	if (!types)
+ 		types = default_mtd_part_types;
+@@ -772,6 +814,7 @@ int parse_mtd_partitions(struct mtd_info
+ 			break;
+ 		}
+ 	}
++	kfree(types_of);
+ 	return ret;
+ }
+ 
diff --git a/target/linux/generic/patches-4.1/180-usb-xhci-make-USB_XHCI_PLATFORM-selectable.patch b/target/linux/generic/patches-4.1/180-usb-xhci-make-USB_XHCI_PLATFORM-selectable.patch
new file mode 100644
index 0000000..a17e398
--- /dev/null
+++ b/target/linux/generic/patches-4.1/180-usb-xhci-make-USB_XHCI_PLATFORM-selectable.patch
@@ -0,0 +1,41 @@
+From 9612e686b235dc9e33c8dfb5e6d2ff2b2140fb9d Mon Sep 17 00:00:00 2001
+From: =?UTF-8?q?Rafa=C5=82=20Mi=C5=82ecki?= <zajec5@gmail.com>
+Date: Tue, 16 Jun 2015 21:01:30 +0200
+Subject: [PATCH V2] usb: xhci: make USB_XHCI_PLATFORM selectable
+MIME-Version: 1.0
+Content-Type: text/plain; charset=UTF-8
+Content-Transfer-Encoding: 8bit
+
+Right now xhci-plat-hcd can be built when using one of platform specific
+drivers only (mvebu/rcar). There shouldn't be such limitation as some
+platforms may not require any quirks and may want to just use a generic
+driver ("generic-xhci" / "xhci-hcd").
+
+Signed-off-by: Rafał Miłecki <zajec5@gmail.com>
+---
+Greg/Mathias: I'm not sure if it's more like USB subsystem stuff or xHCI
+Could you decide which one of you could pick that, please?
+
+V2: Drop useless "default n", thanks Sergei :)
+---
+ drivers/usb/host/Kconfig | 9 ++++++++-
+ 1 file changed, 8 insertions(+), 1 deletion(-)
+
+--- a/drivers/usb/host/Kconfig
++++ b/drivers/usb/host/Kconfig
+@@ -32,7 +32,14 @@ config USB_XHCI_PCI
+        default y
+ 
+ config USB_XHCI_PLATFORM
+-	tristate
++	tristate "Generic xHCI driver for a platform device"
++	---help---
++	  Adds an xHCI host driver for a generic platform device, which
++	  provides a memory space and an irq.
++	  It is also a prerequisite for platform specific drivers that
++	  implement some extra quirks.
++
++	  If unsure, say N.
+ 
+ config USB_XHCI_MVEBU
+ 	tristate "xHCI support for Marvell Armada 375/38x"
diff --git a/target/linux/generic/patches-4.1/190-cdc_ncm_add_support_for_moving_ndp_to_end_of_ncm_frame.patch b/target/linux/generic/patches-4.1/190-cdc_ncm_add_support_for_moving_ndp_to_end_of_ncm_frame.patch
new file mode 100644
index 0000000..09cbe0c
--- /dev/null
+++ b/target/linux/generic/patches-4.1/190-cdc_ncm_add_support_for_moving_ndp_to_end_of_ncm_frame.patch
@@ -0,0 +1,228 @@
+From 4a0e3e989d66bb7204b163d9cfaa7fa96d0f2023 Mon Sep 17 00:00:00 2001
+From: Enrico Mioso <mrkiko.rs@gmail.com>
+Date: Wed, 8 Jul 2015 13:05:57 +0200
+Subject: [PATCH] cdc_ncm: Add support for moving NDP to end of NCM frame
+
+NCM specs are not actually mandating a specific position in the frame for
+the NDP (Network Datagram Pointer). However, some Huawei devices will
+ignore our aggregates if it is not placed after the datagrams it points
+to. Add support for doing just this, in a per-device configurable way.
+While at it, update NCM subdrivers, disabling this functionality in all of
+them, except in huawei_cdc_ncm where it is enabled instead.
+We aren't making any distinction between different Huawei NCM devices,
+based on what the vendor driver does. Standard NCM devices are left
+unaffected: if they are compliant, they should be always usable, still
+stay on the safe side.
+
+This change has been tested and working with a Huawei E3131 device (which
+works regardless of NDP position), a Huawei E3531 (also working both
+ways) and an E3372 (which mandates NDP to be after indexed datagrams).
+
+V1->V2:
+- corrected wrong NDP acronym definition
+- fixed possible NULL pointer dereference
+- patch cleanup
+V2->V3:
+- Properly account for the NDP size when writing new packets to SKB
+
+Signed-off-by: Enrico Mioso <mrkiko.rs@gmail.com>
+Signed-off-by: David S. Miller <davem@davemloft.net>
+---
+ drivers/net/usb/cdc_mbim.c       |  2 +-
+ drivers/net/usb/cdc_ncm.c        | 61 ++++++++++++++++++++++++++++++++++++----
+ drivers/net/usb/huawei_cdc_ncm.c |  7 +++--
+ include/linux/usb/cdc_ncm.h      |  7 ++++-
+ 4 files changed, 67 insertions(+), 10 deletions(-)
+
+--- a/drivers/net/usb/cdc_mbim.c
++++ b/drivers/net/usb/cdc_mbim.c
+@@ -158,7 +158,7 @@ static int cdc_mbim_bind(struct usbnet *
+ 	if (!cdc_ncm_comm_intf_is_mbim(intf->cur_altsetting))
+ 		goto err;
+ 
+-	ret = cdc_ncm_bind_common(dev, intf, data_altsetting);
++	ret = cdc_ncm_bind_common(dev, intf, data_altsetting, 0);
+ 	if (ret)
+ 		goto err;
+ 
+--- a/drivers/net/usb/cdc_ncm.c
++++ b/drivers/net/usb/cdc_ncm.c
+@@ -684,10 +684,12 @@ static void cdc_ncm_free(struct cdc_ncm_
+ 		ctx->tx_curr_skb = NULL;
+ 	}
+ 
++	kfree(ctx->delayed_ndp16);
++
+ 	kfree(ctx);
+ }
+ 
+-int cdc_ncm_bind_common(struct usbnet *dev, struct usb_interface *intf, u8 data_altsetting)
++int cdc_ncm_bind_common(struct usbnet *dev, struct usb_interface *intf, u8 data_altsetting, int drvflags)
+ {
+ 	const struct usb_cdc_union_desc *union_desc = NULL;
+ 	struct cdc_ncm_ctx *ctx;
+@@ -855,6 +857,17 @@ advance:
+ 	/* finish setting up the device specific data */
+ 	cdc_ncm_setup(dev);
+ 
++	/* Device-specific flags */
++	ctx->drvflags = drvflags;
++
++	/* Allocate the delayed NDP if needed. */
++	if (ctx->drvflags & CDC_NCM_FLAG_NDP_TO_END) {
++		ctx->delayed_ndp16 = kzalloc(ctx->max_ndp_size, GFP_KERNEL);
++		if (!ctx->delayed_ndp16)
++			goto error2;
++		dev_info(&intf->dev, "NDP will be placed at end of frame for this device.");
++	}
++
+ 	/* override ethtool_ops */
+ 	dev->net->ethtool_ops = &cdc_ncm_ethtool_ops;
+ 
+@@ -954,8 +967,11 @@ static int cdc_ncm_bind(struct usbnet *d
+ 	if (cdc_ncm_select_altsetting(intf) != CDC_NCM_COMM_ALTSETTING_NCM)
+ 		return -ENODEV;
+ 
+-	/* The NCM data altsetting is fixed */
+-	ret = cdc_ncm_bind_common(dev, intf, CDC_NCM_DATA_ALTSETTING_NCM);
++	/* The NCM data altsetting is fixed, so we hard-coded it.
++	 * Additionally, generic NCM devices are assumed to accept arbitrarily
++	 * placed NDP.
++	 */
++	ret = cdc_ncm_bind_common(dev, intf, CDC_NCM_DATA_ALTSETTING_NCM, 0);
+ 
+ 	/*
+ 	 * We should get an event when network connection is "connected" or
+@@ -986,6 +1002,14 @@ static struct usb_cdc_ncm_ndp16 *cdc_ncm
+ 	struct usb_cdc_ncm_nth16 *nth16 = (void *)skb->data;
+ 	size_t ndpoffset = le16_to_cpu(nth16->wNdpIndex);
+ 
++	/* If NDP should be moved to the end of the NCM package, we can't follow the
++	* NTH16 header as we would normally do. NDP isn't written to the SKB yet, and
++	* the wNdpIndex field in the header is actually not consistent with reality. It will be later.
++	*/
++	if (ctx->drvflags & CDC_NCM_FLAG_NDP_TO_END)
++		if (ctx->delayed_ndp16->dwSignature == sign)
++			return ctx->delayed_ndp16;
++
+ 	/* follow the chain of NDPs, looking for a match */
+ 	while (ndpoffset) {
+ 		ndp16 = (struct usb_cdc_ncm_ndp16 *)(skb->data + ndpoffset);
+@@ -995,7 +1019,8 @@ static struct usb_cdc_ncm_ndp16 *cdc_ncm
+ 	}
+ 
+ 	/* align new NDP */
+-	cdc_ncm_align_tail(skb, ctx->tx_ndp_modulus, 0, ctx->tx_max);
++	if (!(ctx->drvflags & CDC_NCM_FLAG_NDP_TO_END))
++		cdc_ncm_align_tail(skb, ctx->tx_ndp_modulus, 0, ctx->tx_max);
+ 
+ 	/* verify that there is room for the NDP and the datagram (reserve) */
+ 	if ((ctx->tx_max - skb->len - reserve) < ctx->max_ndp_size)
+@@ -1008,7 +1033,11 @@ static struct usb_cdc_ncm_ndp16 *cdc_ncm
+ 		nth16->wNdpIndex = cpu_to_le16(skb->len);
+ 
+ 	/* push a new empty NDP */
+-	ndp16 = (struct usb_cdc_ncm_ndp16 *)memset(skb_put(skb, ctx->max_ndp_size), 0, ctx->max_ndp_size);
++	if (!(ctx->drvflags & CDC_NCM_FLAG_NDP_TO_END))
++		ndp16 = (struct usb_cdc_ncm_ndp16 *)memset(skb_put(skb, ctx->max_ndp_size), 0, ctx->max_ndp_size);
++	else
++		ndp16 = ctx->delayed_ndp16;
++
+ 	ndp16->dwSignature = sign;
+ 	ndp16->wLength = cpu_to_le16(sizeof(struct usb_cdc_ncm_ndp16) + sizeof(struct usb_cdc_ncm_dpe16));
+ 	return ndp16;
+@@ -1023,6 +1052,15 @@ cdc_ncm_fill_tx_frame(struct usbnet *dev
+ 	struct sk_buff *skb_out;
+ 	u16 n = 0, index, ndplen;
+ 	u8 ready2send = 0;
++	u32 delayed_ndp_size;
++
++	/* When our NDP gets written in cdc_ncm_ndp(), then skb_out->len gets updated
++	 * accordingly. Otherwise, we should check here.
++	 */
++	if (ctx->drvflags & CDC_NCM_FLAG_NDP_TO_END)
++		delayed_ndp_size = ctx->max_ndp_size;
++	else
++		delayed_ndp_size = 0;
+ 
+ 	/* if there is a remaining skb, it gets priority */
+ 	if (skb != NULL) {
+@@ -1077,7 +1115,7 @@ cdc_ncm_fill_tx_frame(struct usbnet *dev
+ 		cdc_ncm_align_tail(skb_out,  ctx->tx_modulus, ctx->tx_remainder, ctx->tx_max);
+ 
+ 		/* check if we had enough room left for both NDP and frame */
+-		if (!ndp16 || skb_out->len + skb->len > ctx->tx_max) {
++		if (!ndp16 || skb_out->len + skb->len + delayed_ndp_size > ctx->tx_max) {
+ 			if (n == 0) {
+ 				/* won't fit, MTU problem? */
+ 				dev_kfree_skb_any(skb);
+@@ -1150,6 +1188,17 @@ cdc_ncm_fill_tx_frame(struct usbnet *dev
+ 		/* variables will be reset at next call */
+ 	}
+ 
++	/* If requested, put NDP at end of frame. */
++	if (ctx->drvflags & CDC_NCM_FLAG_NDP_TO_END) {
++		nth16 = (struct usb_cdc_ncm_nth16 *)skb_out->data;
++		cdc_ncm_align_tail(skb_out, ctx->tx_ndp_modulus, 0, ctx->tx_max);
++		nth16->wNdpIndex = cpu_to_le16(skb_out->len);
++		memcpy(skb_put(skb_out, ctx->max_ndp_size), ctx->delayed_ndp16, ctx->max_ndp_size);
++
++		/* Zero out delayed NDP - signature checking will naturally fail. */
++		ndp16 = memset(ctx->delayed_ndp16, 0, ctx->max_ndp_size);
++	}
++
+ 	/* If collected data size is less or equal ctx->min_tx_pkt
+ 	 * bytes, we send buffers as it is. If we get more data, it
+ 	 * would be more efficient for USB HS mobile device with DMA
+--- a/drivers/net/usb/huawei_cdc_ncm.c
++++ b/drivers/net/usb/huawei_cdc_ncm.c
+@@ -73,11 +73,14 @@ static int huawei_cdc_ncm_bind(struct us
+ 	struct usb_driver *subdriver = ERR_PTR(-ENODEV);
+ 	int ret = -ENODEV;
+ 	struct huawei_cdc_ncm_state *drvstate = (void *)&usbnet_dev->data;
++	int drvflags = 0;
+ 
+ 	/* altsetting should always be 1 for NCM devices - so we hard-coded
+-	 * it here
++	 * it here. Some huawei devices will need the NDP part of the NCM package to
++	 * be at the end of the frame.
+ 	 */
+-	ret = cdc_ncm_bind_common(usbnet_dev, intf, 1);
++	drvflags |= CDC_NCM_FLAG_NDP_TO_END;
++	ret = cdc_ncm_bind_common(usbnet_dev, intf, 1, drvflags);
+ 	if (ret)
+ 		goto err;
+ 
+--- a/include/linux/usb/cdc_ncm.h
++++ b/include/linux/usb/cdc_ncm.h
+@@ -80,6 +80,9 @@
+ #define CDC_NCM_TIMER_INTERVAL_MIN		5UL
+ #define CDC_NCM_TIMER_INTERVAL_MAX		(U32_MAX / NSEC_PER_USEC)
+ 
++/* Driver flags */
++#define CDC_NCM_FLAG_NDP_TO_END	0x02		/* NDP is placed at end of frame */
++
+ #define cdc_ncm_comm_intf_is_mbim(x)  ((x)->desc.bInterfaceSubClass == USB_CDC_SUBCLASS_MBIM && \
+ 				       (x)->desc.bInterfaceProtocol == USB_CDC_PROTO_NONE)
+ #define cdc_ncm_data_intf_is_mbim(x)  ((x)->desc.bInterfaceProtocol == USB_CDC_MBIM_PROTO_NTB)
+@@ -103,9 +106,11 @@ struct cdc_ncm_ctx {
+ 
+ 	spinlock_t mtx;
+ 	atomic_t stop;
++	int drvflags;
+ 
+ 	u32 timer_interval;
+ 	u32 max_ndp_size;
++	struct usb_cdc_ncm_ndp16 *delayed_ndp16;
+ 
+ 	u32 tx_timer_pending;
+ 	u32 tx_curr_frame_num;
+@@ -133,7 +138,7 @@ struct cdc_ncm_ctx {
+ };
+ 
+ u8 cdc_ncm_select_altsetting(struct usb_interface *intf);
+-int cdc_ncm_bind_common(struct usbnet *dev, struct usb_interface *intf, u8 data_altsetting);
++int cdc_ncm_bind_common(struct usbnet *dev, struct usb_interface *intf, u8 data_altsetting, int drvflags);
+ void cdc_ncm_unbind(struct usbnet *dev, struct usb_interface *intf);
+ struct sk_buff *cdc_ncm_fill_tx_frame(struct usbnet *dev, struct sk_buff *skb, __le32 sign);
+ int cdc_ncm_rx_verify_nth16(struct cdc_ncm_ctx *ctx, struct sk_buff *skb_in);
diff --git a/target/linux/generic/patches-4.1/191-usb-ehci-orion-fix-probe-for-GENERIC_PHY.patch b/target/linux/generic/patches-4.1/191-usb-ehci-orion-fix-probe-for-GENERIC_PHY.patch
new file mode 100644
index 0000000..fce5d29
--- /dev/null
+++ b/target/linux/generic/patches-4.1/191-usb-ehci-orion-fix-probe-for-GENERIC_PHY.patch
@@ -0,0 +1,35 @@
+From a95f03e51471dbdbafd3391991d867ac2358ed02 Mon Sep 17 00:00:00 2001
+From: Jonas Gorski <jogo@openwrt.org>
+Date: Sun, 23 Aug 2015 14:23:29 +0200
+Subject: [PATCH] usb: ehci-orion: fix probe for !GENERIC_PHY
+
+Commit d445913ce0ab7f ("usb: ehci-orion: add optional PHY support")
+added support for optional phys, but devm_phy_optional_get returns
+-ENOSYS if GENERIC_PHY is not enabled.
+
+This causes probe failures, even when there are no phys specified:
+
+[    1.443365] orion-ehci f1058000.usb: init f1058000.usb fail, -38
+[    1.449403] orion-ehci: probe of f1058000.usb failed with error -38
+
+Similar to dwc3, treat -ENOSYS as no phy.
+
+Fixes: d445913ce0ab7f ("usb: ehci-orion: add optional PHY support")
+
+Signed-off-by: Jonas Gorski <jogo@openwrt.org>
+---
+ drivers/usb/host/ehci-orion.c | 3 ++-
+ 1 file changed, 2 insertions(+), 1 deletion(-)
+
+--- a/drivers/usb/host/ehci-orion.c
++++ b/drivers/usb/host/ehci-orion.c
+@@ -224,7 +224,8 @@ static int ehci_orion_drv_probe(struct p
+ 	priv->phy = devm_phy_optional_get(&pdev->dev, "usb");
+ 	if (IS_ERR(priv->phy)) {
+ 		err = PTR_ERR(priv->phy);
+-		goto err_phy_get;
++		if (err != -ENOSYS)
++			goto err_phy_get;
+ 	} else {
+ 		err = phy_init(priv->phy);
+ 		if (err)
diff --git a/target/linux/generic/patches-4.1/200-fix_localversion.patch b/target/linux/generic/patches-4.1/200-fix_localversion.patch
new file mode 100644
index 0000000..70228bb
--- /dev/null
+++ b/target/linux/generic/patches-4.1/200-fix_localversion.patch
@@ -0,0 +1,11 @@
+--- a/scripts/setlocalversion
++++ b/scripts/setlocalversion
+@@ -165,7 +165,7 @@ else
+ 	# annotated or signed tagged state (as git describe only
+ 	# looks at signed or annotated tags - git tag -a/-s) and
+ 	# LOCALVERSION= is not specified
+-	if test "${LOCALVERSION+set}" != "set"; then
++	if test "${CONFIG_LOCALVERSION+set}" != "set"; then
+ 		scm=$(scm_version --short)
+ 		res="$res${scm:++}"
+ 	fi
diff --git a/target/linux/generic/patches-4.1/201-extra_optimization.patch b/target/linux/generic/patches-4.1/201-extra_optimization.patch
new file mode 100644
index 0000000..34ded8c
--- /dev/null
+++ b/target/linux/generic/patches-4.1/201-extra_optimization.patch
@@ -0,0 +1,14 @@
+--- a/Makefile
++++ b/Makefile
+@@ -612,9 +612,9 @@ include arch/$(SRCARCH)/Makefile
+ KBUILD_CFLAGS	+= $(call cc-option,-fno-delete-null-pointer-checks,)
+ 
+ ifdef CONFIG_CC_OPTIMIZE_FOR_SIZE
+-KBUILD_CFLAGS	+= -Os $(call cc-disable-warning,maybe-uninitialized,)
++KBUILD_CFLAGS	+= -Os $(EXTRA_OPTIMIZATION) $(call cc-disable-warning,maybe-uninitialized,)
+ else
+-KBUILD_CFLAGS	+= -O2
++KBUILD_CFLAGS	+= -O2 -fno-reorder-blocks -fno-tree-ch $(EXTRA_OPTIMIZATION)
+ endif
+ 
+ # Tell gcc to never replace conditional load with a non-conditional one
diff --git a/target/linux/generic/patches-4.1/202-reduce_module_size.patch b/target/linux/generic/patches-4.1/202-reduce_module_size.patch
new file mode 100644
index 0000000..60ea5c2
--- /dev/null
+++ b/target/linux/generic/patches-4.1/202-reduce_module_size.patch
@@ -0,0 +1,11 @@
+--- a/Makefile
++++ b/Makefile
+@@ -408,7 +408,7 @@ KBUILD_CFLAGS_KERNEL :=
+ KBUILD_AFLAGS   := -D__ASSEMBLY__
+ KBUILD_AFLAGS_MODULE  := -DMODULE
+ KBUILD_CFLAGS_MODULE  := -DMODULE
+-KBUILD_LDFLAGS_MODULE := -T $(srctree)/scripts/module-common.lds
++KBUILD_LDFLAGS_MODULE = -T $(srctree)/scripts/module-common.lds $(if $(CONFIG_PROFILING),,-s)
+ 
+ # Read KERNELRELEASE from include/config/kernel.release (if it exists)
+ KERNELRELEASE = $(shell cat include/config/kernel.release 2> /dev/null)
diff --git a/target/linux/generic/patches-4.1/203-kallsyms_uncompressed.patch b/target/linux/generic/patches-4.1/203-kallsyms_uncompressed.patch
new file mode 100644
index 0000000..10cfc83
--- /dev/null
+++ b/target/linux/generic/patches-4.1/203-kallsyms_uncompressed.patch
@@ -0,0 +1,108 @@
+--- a/scripts/kallsyms.c
++++ b/scripts/kallsyms.c
+@@ -58,6 +58,7 @@ static struct addr_range percpu_range =
+ static struct sym_entry *table;
+ static unsigned int table_size, table_cnt;
+ static int all_symbols = 0;
++static int uncompressed = 0;
+ static int absolute_percpu = 0;
+ static char symbol_prefix_char = '\0';
+ static unsigned long long kernel_start_addr = 0;
+@@ -403,6 +404,9 @@ static void write_src(void)
+ 
+ 	free(markers);
+ 
++	if (uncompressed)
++		return;
++
+ 	output_label("kallsyms_token_table");
+ 	off = 0;
+ 	for (i = 0; i < 256; i++) {
+@@ -461,6 +465,9 @@ static void *find_token(unsigned char *s
+ {
+ 	int i;
+ 
++	if (uncompressed)
++		return NULL;
++
+ 	for (i = 0; i < len - 1; i++) {
+ 		if (str[i] == token[0] && str[i+1] == token[1])
+ 			return &str[i];
+@@ -533,6 +540,9 @@ static void optimize_result(void)
+ {
+ 	int i, best;
+ 
++	if (uncompressed)
++		return;
++
+ 	/* using the '\0' symbol last allows compress_symbols to use standard
+ 	 * fast string functions */
+ 	for (i = 255; i >= 0; i--) {
+@@ -703,7 +713,9 @@ int main(int argc, char **argv)
+ 			} else if (strncmp(argv[i], "--page-offset=", 14) == 0) {
+ 				const char *p = &argv[i][14];
+ 				kernel_start_addr = strtoull(p, NULL, 16);
+-			} else
++			} else if (strcmp(argv[i], "--uncompressed") == 0)
++				uncompressed = 1;
++			else
+ 				usage();
+ 		}
+ 	} else if (argc != 1)
+--- a/init/Kconfig
++++ b/init/Kconfig
+@@ -1334,6 +1334,17 @@ config SYSCTL_ARCH_UNALIGN_ALLOW
+ 	  the unaligned access emulation.
+ 	  see arch/parisc/kernel/unaligned.c for reference
+ 
++config KALLSYMS_UNCOMPRESSED
++	bool "Keep kallsyms uncompressed"
++	depends on KALLSYMS
++	help
++		Normally kallsyms contains compressed symbols (using a token table),
++		reducing the uncompressed kernel image size. Keeping the symbol table
++		uncompressed significantly improves the size of this part in compressed
++		kernel images.
++
++		Say N unless you need compressed kernel images to be small.
++
+ config HAVE_PCSPKR_PLATFORM
+ 	bool
+ 
+--- a/scripts/link-vmlinux.sh
++++ b/scripts/link-vmlinux.sh
+@@ -90,6 +90,10 @@ kallsyms()
+ 		kallsymopt="${kallsymopt} --absolute-percpu"
+ 	fi
+ 
++	if [ -n "${CONFIG_KALLSYMS_UNCOMPRESSED}" ]; then
++		kallsymopt="${kallsymopt} --uncompressed"
++	fi
++
+ 	local aflags="${KBUILD_AFLAGS} ${KBUILD_AFLAGS_KERNEL}               \
+ 		      ${NOSTDINC_FLAGS} ${LINUXINCLUDE} ${KBUILD_CPPFLAGS}"
+ 
+--- a/kernel/kallsyms.c
++++ b/kernel/kallsyms.c
+@@ -109,6 +109,11 @@ static unsigned int kallsyms_expand_symb
+ 	 * For every byte on the compressed symbol data, copy the table
+ 	 * entry for that byte.
+ 	 */
++#ifdef CONFIG_KALLSYMS_UNCOMPRESSED
++	memcpy(result, data + 1, len - 1);
++	result += len - 1;
++	len = 0;
++#endif
+ 	while (len) {
+ 		tptr = &kallsyms_token_table[kallsyms_token_index[*data]];
+ 		data++;
+@@ -141,6 +146,9 @@ tail:
+  */
+ static char kallsyms_get_symbol_type(unsigned int off)
+ {
++#ifdef CONFIG_KALLSYMS_UNCOMPRESSED
++	return kallsyms_names[off + 1];
++#endif
+ 	/*
+ 	 * Get just the first code, look it up in the token table,
+ 	 * and return the first char from this token.
diff --git a/target/linux/generic/patches-4.1/204-module_strip.patch b/target/linux/generic/patches-4.1/204-module_strip.patch
new file mode 100644
index 0000000..0fdc8e1
--- /dev/null
+++ b/target/linux/generic/patches-4.1/204-module_strip.patch
@@ -0,0 +1,194 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Subject: [PATCH] build: add a hack for removing non-essential module info
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+---
+--- a/include/linux/module.h
++++ b/include/linux/module.h
+@@ -84,9 +84,10 @@ void trim_init_extable(struct module *m)
+ 
+ /* Generic info of form tag = "info" */
+ #define MODULE_INFO(tag, info) __MODULE_INFO(tag, tag, info)
++#define MODULE_INFO_STRIP(tag, info) __MODULE_INFO_STRIP(tag, tag, info)
+ 
+ /* For userspace: you can also call me... */
+-#define MODULE_ALIAS(_alias) MODULE_INFO(alias, _alias)
++#define MODULE_ALIAS(_alias) MODULE_INFO_STRIP(alias, _alias)
+ 
+ /* Soft module dependencies. See man modprobe.d for details.
+  * Example: MODULE_SOFTDEP("pre: module-foo module-bar post: module-baz")
+@@ -127,12 +128,12 @@ void trim_init_extable(struct module *m)
+  * Author(s), use "Name <email>" or just "Name", for multiple
+  * authors use multiple MODULE_AUTHOR() statements/lines.
+  */
+-#define MODULE_AUTHOR(_author) MODULE_INFO(author, _author)
++#define MODULE_AUTHOR(_author) MODULE_INFO_STRIP(author, _author)
+ 
+ /* What your module does. */
+-#define MODULE_DESCRIPTION(_description) MODULE_INFO(description, _description)
++#define MODULE_DESCRIPTION(_description) MODULE_INFO_STRIP(description, _description)
+ 
+-#ifdef MODULE
++#if defined(MODULE) && !defined(CONFIG_MODULE_STRIPPED)
+ /* Creates an alias so file2alias.c can find device table. */
+ #define MODULE_DEVICE_TABLE(type, name)					\
+ extern const typeof(name) __mod_##type##__##name##_device_table		\
+@@ -159,7 +160,9 @@ extern const typeof(name) __mod_##type##
+  */
+ 
+ #if defined(MODULE) || !defined(CONFIG_SYSFS)
+-#define MODULE_VERSION(_version) MODULE_INFO(version, _version)
++#define MODULE_VERSION(_version) MODULE_INFO_STRIP(version, _version)
++#elif defined(CONFIG_MODULE_STRIPPED)
++#define MODULE_VERSION(_version) __MODULE_INFO_DISABLED(version)
+ #else
+ #define MODULE_VERSION(_version)					\
+ 	static struct module_version_attribute ___modver_attr = {	\
+@@ -181,7 +184,7 @@ extern const typeof(name) __mod_##type##
+ /* Optional firmware file (or files) needed by the module
+  * format is simply firmware file name.  Multiple firmware
+  * files require multiple MODULE_FIRMWARE() specifiers */
+-#define MODULE_FIRMWARE(_firmware) MODULE_INFO(firmware, _firmware)
++#define MODULE_FIRMWARE(_firmware) MODULE_INFO_STRIP(firmware, _firmware)
+ 
+ /* Given an address, look for it in the exception tables */
+ const struct exception_table_entry *search_exception_tables(unsigned long add);
+--- a/include/linux/moduleparam.h
++++ b/include/linux/moduleparam.h
+@@ -16,6 +16,16 @@
+ /* Chosen so that structs with an unsigned long line up. */
+ #define MAX_PARAM_PREFIX_LEN (64 - sizeof(unsigned long))
+ 
++/* This struct is here for syntactic coherency, it is not used */
++#define __MODULE_INFO_DISABLED(name)					  \
++  struct __UNIQUE_ID(name) {}
++
++#ifdef CONFIG_MODULE_STRIPPED
++#define __MODULE_INFO_STRIP(tag, name, info) __MODULE_INFO_DISABLED(name)
++#else
++#define __MODULE_INFO_STRIP(tag, name, info) __MODULE_INFO(tag, name, info)
++#endif
++
+ #ifdef MODULE
+ #define __MODULE_INFO(tag, name, info)					  \
+ static const char __UNIQUE_ID(name)[]					  \
+@@ -23,8 +33,7 @@ static const char __UNIQUE_ID(name)[]
+   = __stringify(tag) "=" info
+ #else  /* !MODULE */
+ /* This struct is here for syntactic coherency, it is not used */
+-#define __MODULE_INFO(tag, name, info)					  \
+-  struct __UNIQUE_ID(name) {}
++#define __MODULE_INFO(tag, name, info) __MODULE_INFO_DISABLED(name)
+ #endif
+ #define __MODULE_PARM_TYPE(name, _type)					  \
+   __MODULE_INFO(parmtype, name##type, #name ":" _type)
+@@ -32,7 +41,7 @@ static const char __UNIQUE_ID(name)[]
+ /* One for each parameter, describing how to use it.  Some files do
+    multiple of these per line, so can't just use MODULE_INFO. */
+ #define MODULE_PARM_DESC(_parm, desc) \
+-	__MODULE_INFO(parm, _parm, #_parm ":" desc)
++	__MODULE_INFO_STRIP(parm, _parm, #_parm ":" desc)
+ 
+ struct kernel_param;
+ 
+--- a/init/Kconfig
++++ b/init/Kconfig
+@@ -1998,6 +1998,13 @@ config MODULE_COMPRESS_XZ
+ 
+ endchoice
+ 
++config MODULE_STRIPPED
++	bool "Reduce module size"
++	depends on MODULES
++	help
++	  Remove module parameter descriptions, author info, version, aliases,
++	  device tables, etc.
++
+ endif # MODULES
+ 
+ config INIT_ALL_POSSIBLE
+--- a/kernel/module.c
++++ b/kernel/module.c
+@@ -2681,6 +2681,7 @@ static struct module *setup_load_info(st
+ 
+ static int check_modinfo(struct module *mod, struct load_info *info, int flags)
+ {
++#ifndef CONFIG_MODULE_STRIPPED
+ 	const char *modmagic = get_modinfo(info, "vermagic");
+ 	int err;
+ 
+@@ -2706,6 +2707,7 @@ static int check_modinfo(struct module *
+ 		pr_warn("%s: module is from the staging directory, the quality "
+ 			"is unknown, you have been warned.\n", mod->name);
+ 	}
++#endif
+ 
+ 	/* Set up license info based on the info section */
+ 	set_license(mod, get_modinfo(info, "license"));
+--- a/scripts/mod/modpost.c
++++ b/scripts/mod/modpost.c
+@@ -1959,7 +1959,9 @@ static void read_symbols(char *modname)
+ 		symname = remove_dot(info.strtab + sym->st_name);
+ 
+ 		handle_modversions(mod, &info, sym, symname);
++#ifndef CONFIG_MODULE_STRIPPED
+ 		handle_moddevtable(mod, &info, sym, symname);
++#endif
+ 	}
+ 	if (!is_vmlinux(modname) ||
+ 	     (is_vmlinux(modname) && vmlinux_section_warnings))
+@@ -2103,7 +2105,9 @@ static void add_header(struct buffer *b,
+ 	buf_printf(b, "#include <linux/vermagic.h>\n");
+ 	buf_printf(b, "#include <linux/compiler.h>\n");
+ 	buf_printf(b, "\n");
++#ifndef CONFIG_MODULE_STRIPPED
+ 	buf_printf(b, "MODULE_INFO(vermagic, VERMAGIC_STRING);\n");
++#endif
+ 	buf_printf(b, "\n");
+ 	buf_printf(b, "__visible struct module __this_module\n");
+ 	buf_printf(b, "__attribute__((section(\".gnu.linkonce.this_module\"))) = {\n");
+@@ -2120,16 +2124,20 @@ static void add_header(struct buffer *b,
+ 
+ static void add_intree_flag(struct buffer *b, int is_intree)
+ {
++#ifndef CONFIG_MODULE_STRIPPED
+ 	if (is_intree)
+ 		buf_printf(b, "\nMODULE_INFO(intree, \"Y\");\n");
++#endif
+ }
+ 
+ static void add_staging_flag(struct buffer *b, const char *name)
+ {
++#ifndef CONFIG_MODULE_STRIPPED
+ 	static const char *staging_dir = "drivers/staging";
+ 
+ 	if (strncmp(staging_dir, name, strlen(staging_dir)) == 0)
+ 		buf_printf(b, "\nMODULE_INFO(staging, \"Y\");\n");
++#endif
+ }
+ 
+ /**
+@@ -2222,11 +2230,13 @@ static void add_depends(struct buffer *b
+ 
+ static void add_srcversion(struct buffer *b, struct module *mod)
+ {
++#ifndef CONFIG_MODULE_STRIPPED
+ 	if (mod->srcversion[0]) {
+ 		buf_printf(b, "\n");
+ 		buf_printf(b, "MODULE_INFO(srcversion, \"%s\");\n",
+ 			   mod->srcversion);
+ 	}
++#endif
+ }
+ 
+ static void write_if_changed(struct buffer *b, const char *fname)
+@@ -2457,7 +2467,9 @@ int main(int argc, char **argv)
+ 		add_staging_flag(&buf, mod->name);
+ 		err |= add_versions(&buf, mod);
+ 		add_depends(&buf, mod, modules);
++#ifndef CONFIG_MODULE_STRIPPED
+ 		add_moddevtable(&buf, mod);
++#endif
+ 		add_srcversion(&buf, mod);
+ 
+ 		sprintf(fname, "%s.mod.c", mod->name);
diff --git a/target/linux/generic/patches-4.1/205-backtrace_module_info.patch b/target/linux/generic/patches-4.1/205-backtrace_module_info.patch
new file mode 100644
index 0000000..48b2204
--- /dev/null
+++ b/target/linux/generic/patches-4.1/205-backtrace_module_info.patch
@@ -0,0 +1,36 @@
+--- a/lib/vsprintf.c
++++ b/lib/vsprintf.c
+@@ -617,8 +617,10 @@ char *symbol_string(char *buf, char *end
+ 		    struct printf_spec spec, const char *fmt)
+ {
+ 	unsigned long value;
+-#ifdef CONFIG_KALLSYMS
+ 	char sym[KSYM_SYMBOL_LEN];
++#ifndef CONFIG_KALLSYMS
++	struct module *mod;
++	int len;
+ #endif
+ 
+ 	if (fmt[1] == 'R')
+@@ -632,15 +634,15 @@ char *symbol_string(char *buf, char *end
+ 		sprint_symbol(sym, value);
+ 	else
+ 		sprint_symbol_no_offset(sym, value);
+-
+-	return string(buf, end, sym, spec);
+ #else
+-	spec.field_width = 2 * sizeof(void *);
+-	spec.flags |= SPECIAL | SMALL | ZEROPAD;
+-	spec.base = 16;
++	len = snprintf(sym, sizeof(sym), "0x%lx", value);
+ 
+-	return number(buf, end, value, spec);
++	mod = __module_address(value);
++	if (mod)
++		snprintf(sym + len, sizeof(sym) - len, " [%s@%p+0x%x]",
++			 mod->name, mod->module_core, mod->core_size);
+ #endif
++	return string(buf, end, sym, spec);
+ }
+ 
+ static noinline_for_stack
diff --git a/target/linux/generic/patches-4.1/210-darwin_scripts_include.patch b/target/linux/generic/patches-4.1/210-darwin_scripts_include.patch
new file mode 100644
index 0000000..ef548c7
--- /dev/null
+++ b/target/linux/generic/patches-4.1/210-darwin_scripts_include.patch
@@ -0,0 +1,3088 @@
+--- a/scripts/kallsyms.c
++++ b/scripts/kallsyms.c
+@@ -22,6 +22,35 @@
+ #include <stdlib.h>
+ #include <string.h>
+ #include <ctype.h>
++#ifdef __APPLE__
++/* Darwin has no memmem implementation, this one is ripped of the uClibc-0.9.28 source */
++void *memmem (const void *haystack, size_t haystack_len,
++                          const void *needle,  size_t needle_len)
++{
++  const char *begin;
++  const char *const last_possible
++    = (const char *) haystack + haystack_len - needle_len;
++
++  if (needle_len == 0)
++    /* The first occurrence of the empty string is deemed to occur at
++       the beginning of the string.  */
++    return (void *) haystack;
++
++  /* Sanity check, otherwise the loop might search through the whole
++     memory.  */
++  if (__builtin_expect (haystack_len < needle_len, 0))
++    return NULL;
++
++  for (begin = (const char *) haystack; begin <= last_possible; ++begin)
++    if (begin[0] == ((const char *) needle)[0] &&
++        !memcmp ((const void *) &begin[1],
++                 (const void *) ((const char *) needle + 1),
++                 needle_len - 1))
++      return (void *) begin;
++
++  return NULL;
++}
++#endif
+ 
+ #ifndef ARRAY_SIZE
+ #define ARRAY_SIZE(arr) (sizeof(arr) / sizeof(arr[0]))
+--- a/scripts/kconfig/Makefile
++++ b/scripts/kconfig/Makefile
+@@ -149,6 +149,9 @@ check-lxdialog  := $(srctree)/$(src)/lxd
+ # we really need to do so. (Do not call gcc as part of make mrproper)
+ HOST_EXTRACFLAGS += $(shell $(CONFIG_SHELL) $(check-lxdialog) -ccflags) \
+                     -DLOCALE
++ifeq ($(shell uname -s),Darwin)
++HOST_LOADLIBES  += -lncurses
++endif
+ 
+ # ===========================================================================
+ # Shared Makefile for the various kconfig executables:
+--- a/scripts/mod/mk_elfconfig.c
++++ b/scripts/mod/mk_elfconfig.c
+@@ -1,7 +1,11 @@
+ #include <stdio.h>
+ #include <stdlib.h>
+ #include <string.h>
++#ifndef __APPLE__
+ #include <elf.h>
++#else
++#include "elf.h"
++#endif
+ 
+ int
+ main(int argc, char **argv)
+--- a/scripts/mod/modpost.h
++++ b/scripts/mod/modpost.h
+@@ -7,7 +7,11 @@
+ #include <sys/mman.h>
+ #include <fcntl.h>
+ #include <unistd.h>
++#if !(defined(__APPLE__) || defined(__CYGWIN__))
+ #include <elf.h>
++#else
++#include "elf.h"
++#endif
+ 
+ #include "elfconfig.h"
+ 
+--- /dev/null
++++ b/scripts/mod/elf.h
+@@ -0,0 +1,3007 @@
++/* This file defines standard ELF types, structures, and macros.
++   Copyright (C) 1995-2012 Free Software Foundation, Inc.
++   This file is part of the GNU C Library.
++
++   The GNU C Library is free software; you can redistribute it and/or
++   modify it under the terms of the GNU Lesser General Public
++   License as published by the Free Software Foundation; either
++   version 2.1 of the License, or (at your option) any later version.
++
++   The GNU C Library is distributed in the hope that it will be useful,
++   but WITHOUT ANY WARRANTY; without even the implied warranty of
++   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
++   Lesser General Public License for more details.
++
++   You should have received a copy of the GNU Lesser General Public
++   License along with the GNU C Library; if not, see
++   <http://www.gnu.org/licenses/>.  */
++
++#ifndef _ELF_H
++#define	_ELF_H 1
++
++/* Standard ELF types.  */
++
++#include <stdint.h>
++
++/* Type for a 16-bit quantity.  */
++typedef uint16_t Elf32_Half;
++typedef uint16_t Elf64_Half;
++
++/* Types for signed and unsigned 32-bit quantities.  */
++typedef uint32_t Elf32_Word;
++typedef	int32_t  Elf32_Sword;
++typedef uint32_t Elf64_Word;
++typedef	int32_t  Elf64_Sword;
++
++/* Types for signed and unsigned 64-bit quantities.  */
++typedef uint64_t Elf32_Xword;
++typedef	int64_t  Elf32_Sxword;
++typedef uint64_t Elf64_Xword;
++typedef	int64_t  Elf64_Sxword;
++
++/* Type of addresses.  */
++typedef uint32_t Elf32_Addr;
++typedef uint64_t Elf64_Addr;
++
++/* Type of file offsets.  */
++typedef uint32_t Elf32_Off;
++typedef uint64_t Elf64_Off;
++
++/* Type for section indices, which are 16-bit quantities.  */
++typedef uint16_t Elf32_Section;
++typedef uint16_t Elf64_Section;
++
++/* Type for version symbol information.  */
++typedef Elf32_Half Elf32_Versym;
++typedef Elf64_Half Elf64_Versym;
++
++
++/* The ELF file header.  This appears at the start of every ELF file.  */
++
++#define EI_NIDENT (16)
++
++typedef struct
++{
++  unsigned char	e_ident[EI_NIDENT];	/* Magic number and other info */
++  Elf32_Half	e_type;			/* Object file type */
++  Elf32_Half	e_machine;		/* Architecture */
++  Elf32_Word	e_version;		/* Object file version */
++  Elf32_Addr	e_entry;		/* Entry point virtual address */
++  Elf32_Off	e_phoff;		/* Program header table file offset */
++  Elf32_Off	e_shoff;		/* Section header table file offset */
++  Elf32_Word	e_flags;		/* Processor-specific flags */
++  Elf32_Half	e_ehsize;		/* ELF header size in bytes */
++  Elf32_Half	e_phentsize;		/* Program header table entry size */
++  Elf32_Half	e_phnum;		/* Program header table entry count */
++  Elf32_Half	e_shentsize;		/* Section header table entry size */
++  Elf32_Half	e_shnum;		/* Section header table entry count */
++  Elf32_Half	e_shstrndx;		/* Section header string table index */
++} Elf32_Ehdr;
++
++typedef struct
++{
++  unsigned char	e_ident[EI_NIDENT];	/* Magic number and other info */
++  Elf64_Half	e_type;			/* Object file type */
++  Elf64_Half	e_machine;		/* Architecture */
++  Elf64_Word	e_version;		/* Object file version */
++  Elf64_Addr	e_entry;		/* Entry point virtual address */
++  Elf64_Off	e_phoff;		/* Program header table file offset */
++  Elf64_Off	e_shoff;		/* Section header table file offset */
++  Elf64_Word	e_flags;		/* Processor-specific flags */
++  Elf64_Half	e_ehsize;		/* ELF header size in bytes */
++  Elf64_Half	e_phentsize;		/* Program header table entry size */
++  Elf64_Half	e_phnum;		/* Program header table entry count */
++  Elf64_Half	e_shentsize;		/* Section header table entry size */
++  Elf64_Half	e_shnum;		/* Section header table entry count */
++  Elf64_Half	e_shstrndx;		/* Section header string table index */
++} Elf64_Ehdr;
++
++/* Fields in the e_ident array.  The EI_* macros are indices into the
++   array.  The macros under each EI_* macro are the values the byte
++   may have.  */
++
++#define EI_MAG0		0		/* File identification byte 0 index */
++#define ELFMAG0		0x7f		/* Magic number byte 0 */
++
++#define EI_MAG1		1		/* File identification byte 1 index */
++#define ELFMAG1		'E'		/* Magic number byte 1 */
++
++#define EI_MAG2		2		/* File identification byte 2 index */
++#define ELFMAG2		'L'		/* Magic number byte 2 */
++
++#define EI_MAG3		3		/* File identification byte 3 index */
++#define ELFMAG3		'F'		/* Magic number byte 3 */
++
++/* Conglomeration of the identification bytes, for easy testing as a word.  */
++#define	ELFMAG		"\177ELF"
++#define	SELFMAG		4
++
++#define EI_CLASS	4		/* File class byte index */
++#define ELFCLASSNONE	0		/* Invalid class */
++#define ELFCLASS32	1		/* 32-bit objects */
++#define ELFCLASS64	2		/* 64-bit objects */
++#define ELFCLASSNUM	3
++
++#define EI_DATA		5		/* Data encoding byte index */
++#define ELFDATANONE	0		/* Invalid data encoding */
++#define ELFDATA2LSB	1		/* 2's complement, little endian */
++#define ELFDATA2MSB	2		/* 2's complement, big endian */
++#define ELFDATANUM	3
++
++#define EI_VERSION	6		/* File version byte index */
++					/* Value must be EV_CURRENT */
++
++#define EI_OSABI	7		/* OS ABI identification */
++#define ELFOSABI_NONE		0	/* UNIX System V ABI */
++#define ELFOSABI_SYSV		0	/* Alias.  */
++#define ELFOSABI_HPUX		1	/* HP-UX */
++#define ELFOSABI_NETBSD		2	/* NetBSD.  */
++#define ELFOSABI_GNU		3	/* Object uses GNU ELF extensions.  */
++#define ELFOSABI_LINUX		ELFOSABI_GNU /* Compatibility alias.  */
++#define ELFOSABI_SOLARIS	6	/* Sun Solaris.  */
++#define ELFOSABI_AIX		7	/* IBM AIX.  */
++#define ELFOSABI_IRIX		8	/* SGI Irix.  */
++#define ELFOSABI_FREEBSD	9	/* FreeBSD.  */
++#define ELFOSABI_TRU64		10	/* Compaq TRU64 UNIX.  */
++#define ELFOSABI_MODESTO	11	/* Novell Modesto.  */
++#define ELFOSABI_OPENBSD	12	/* OpenBSD.  */
++#define ELFOSABI_ARM_AEABI	64	/* ARM EABI */
++#define ELFOSABI_ARM		97	/* ARM */
++#define ELFOSABI_STANDALONE	255	/* Standalone (embedded) application */
++
++#define EI_ABIVERSION	8		/* ABI version */
++
++#define EI_PAD		9		/* Byte index of padding bytes */
++
++/* Legal values for e_type (object file type).  */
++
++#define ET_NONE		0		/* No file type */
++#define ET_REL		1		/* Relocatable file */
++#define ET_EXEC		2		/* Executable file */
++#define ET_DYN		3		/* Shared object file */
++#define ET_CORE		4		/* Core file */
++#define	ET_NUM		5		/* Number of defined types */
++#define ET_LOOS		0xfe00		/* OS-specific range start */
++#define ET_HIOS		0xfeff		/* OS-specific range end */
++#define ET_LOPROC	0xff00		/* Processor-specific range start */
++#define ET_HIPROC	0xffff		/* Processor-specific range end */
++
++/* Legal values for e_machine (architecture).  */
++
++#define EM_NONE		 0		/* No machine */
++#define EM_M32		 1		/* AT&T WE 32100 */
++#define EM_SPARC	 2		/* SUN SPARC */
++#define EM_386		 3		/* Intel 80386 */
++#define EM_68K		 4		/* Motorola m68k family */
++#define EM_88K		 5		/* Motorola m88k family */
++#define EM_860		 7		/* Intel 80860 */
++#define EM_MIPS		 8		/* MIPS R3000 big-endian */
++#define EM_S370		 9		/* IBM System/370 */
++#define EM_MIPS_RS3_LE	10		/* MIPS R3000 little-endian */
++
++#define EM_PARISC	15		/* HPPA */
++#define EM_VPP500	17		/* Fujitsu VPP500 */
++#define EM_SPARC32PLUS	18		/* Sun's "v8plus" */
++#define EM_960		19		/* Intel 80960 */
++#define EM_PPC		20		/* PowerPC */
++#define EM_PPC64	21		/* PowerPC 64-bit */
++#define EM_S390		22		/* IBM S390 */
++
++#define EM_V800		36		/* NEC V800 series */
++#define EM_FR20		37		/* Fujitsu FR20 */
++#define EM_RH32		38		/* TRW RH-32 */
++#define EM_RCE		39		/* Motorola RCE */
++#define EM_ARM		40		/* ARM */
++#define EM_FAKE_ALPHA	41		/* Digital Alpha */
++#define EM_SH		42		/* Hitachi SH */
++#define EM_SPARCV9	43		/* SPARC v9 64-bit */
++#define EM_TRICORE	44		/* Siemens Tricore */
++#define EM_ARC		45		/* Argonaut RISC Core */
++#define EM_H8_300	46		/* Hitachi H8/300 */
++#define EM_H8_300H	47		/* Hitachi H8/300H */
++#define EM_H8S		48		/* Hitachi H8S */
++#define EM_H8_500	49		/* Hitachi H8/500 */
++#define EM_IA_64	50		/* Intel Merced */
++#define EM_MIPS_X	51		/* Stanford MIPS-X */
++#define EM_COLDFIRE	52		/* Motorola Coldfire */
++#define EM_68HC12	53		/* Motorola M68HC12 */
++#define EM_MMA		54		/* Fujitsu MMA Multimedia Accelerator*/
++#define EM_PCP		55		/* Siemens PCP */
++#define EM_NCPU		56		/* Sony nCPU embeeded RISC */
++#define EM_NDR1		57		/* Denso NDR1 microprocessor */
++#define EM_STARCORE	58		/* Motorola Start*Core processor */
++#define EM_ME16		59		/* Toyota ME16 processor */
++#define EM_ST100	60		/* STMicroelectronic ST100 processor */
++#define EM_TINYJ	61		/* Advanced Logic Corp. Tinyj emb.fam*/
++#define EM_X86_64	62		/* AMD x86-64 architecture */
++#define EM_PDSP		63		/* Sony DSP Processor */
++
++#define EM_FX66		66		/* Siemens FX66 microcontroller */
++#define EM_ST9PLUS	67		/* STMicroelectronics ST9+ 8/16 mc */
++#define EM_ST7		68		/* STmicroelectronics ST7 8 bit mc */
++#define EM_68HC16	69		/* Motorola MC68HC16 microcontroller */
++#define EM_68HC11	70		/* Motorola MC68HC11 microcontroller */
++#define EM_68HC08	71		/* Motorola MC68HC08 microcontroller */
++#define EM_68HC05	72		/* Motorola MC68HC05 microcontroller */
++#define EM_SVX		73		/* Silicon Graphics SVx */
++#define EM_ST19		74		/* STMicroelectronics ST19 8 bit mc */
++#define EM_VAX		75		/* Digital VAX */
++#define EM_CRIS		76		/* Axis Communications 32-bit embedded processor */
++#define EM_JAVELIN	77		/* Infineon Technologies 32-bit embedded processor */
++#define EM_FIREPATH	78		/* Element 14 64-bit DSP Processor */
++#define EM_ZSP		79		/* LSI Logic 16-bit DSP Processor */
++#define EM_MMIX		80		/* Donald Knuth's educational 64-bit processor */
++#define EM_HUANY	81		/* Harvard University machine-independent object files */
++#define EM_PRISM	82		/* SiTera Prism */
++#define EM_AVR		83		/* Atmel AVR 8-bit microcontroller */
++#define EM_FR30		84		/* Fujitsu FR30 */
++#define EM_D10V		85		/* Mitsubishi D10V */
++#define EM_D30V		86		/* Mitsubishi D30V */
++#define EM_V850		87		/* NEC v850 */
++#define EM_M32R		88		/* Mitsubishi M32R */
++#define EM_MN10300	89		/* Matsushita MN10300 */
++#define EM_MN10200	90		/* Matsushita MN10200 */
++#define EM_PJ		91		/* picoJava */
++#define EM_OPENRISC	92		/* OpenRISC 32-bit embedded processor */
++#define EM_ARC_A5	93		/* ARC Cores Tangent-A5 */
++#define EM_XTENSA	94		/* Tensilica Xtensa Architecture */
++#define EM_TILEPRO	188		/* Tilera TILEPro */
++#define EM_TILEGX	191		/* Tilera TILE-Gx */
++#define EM_NUM		192
++
++/* If it is necessary to assign new unofficial EM_* values, please
++   pick large random numbers (0x8523, 0xa7f2, etc.) to minimize the
++   chances of collision with official or non-GNU unofficial values.  */
++
++#define EM_ALPHA	0x9026
++
++/* Legal values for e_version (version).  */
++
++#define EV_NONE		0		/* Invalid ELF version */
++#define EV_CURRENT	1		/* Current version */
++#define EV_NUM		2
++
++/* Section header.  */
++
++typedef struct
++{
++  Elf32_Word	sh_name;		/* Section name (string tbl index) */
++  Elf32_Word	sh_type;		/* Section type */
++  Elf32_Word	sh_flags;		/* Section flags */
++  Elf32_Addr	sh_addr;		/* Section virtual addr at execution */
++  Elf32_Off	sh_offset;		/* Section file offset */
++  Elf32_Word	sh_size;		/* Section size in bytes */
++  Elf32_Word	sh_link;		/* Link to another section */
++  Elf32_Word	sh_info;		/* Additional section information */
++  Elf32_Word	sh_addralign;		/* Section alignment */
++  Elf32_Word	sh_entsize;		/* Entry size if section holds table */
++} Elf32_Shdr;
++
++typedef struct
++{
++  Elf64_Word	sh_name;		/* Section name (string tbl index) */
++  Elf64_Word	sh_type;		/* Section type */
++  Elf64_Xword	sh_flags;		/* Section flags */
++  Elf64_Addr	sh_addr;		/* Section virtual addr at execution */
++  Elf64_Off	sh_offset;		/* Section file offset */
++  Elf64_Xword	sh_size;		/* Section size in bytes */
++  Elf64_Word	sh_link;		/* Link to another section */
++  Elf64_Word	sh_info;		/* Additional section information */
++  Elf64_Xword	sh_addralign;		/* Section alignment */
++  Elf64_Xword	sh_entsize;		/* Entry size if section holds table */
++} Elf64_Shdr;
++
++/* Special section indices.  */
++
++#define SHN_UNDEF	0		/* Undefined section */
++#define SHN_LORESERVE	0xff00		/* Start of reserved indices */
++#define SHN_LOPROC	0xff00		/* Start of processor-specific */
++#define SHN_BEFORE	0xff00		/* Order section before all others
++					   (Solaris).  */
++#define SHN_AFTER	0xff01		/* Order section after all others
++					   (Solaris).  */
++#define SHN_HIPROC	0xff1f		/* End of processor-specific */
++#define SHN_LOOS	0xff20		/* Start of OS-specific */
++#define SHN_HIOS	0xff3f		/* End of OS-specific */
++#define SHN_ABS		0xfff1		/* Associated symbol is absolute */
++#define SHN_COMMON	0xfff2		/* Associated symbol is common */
++#define SHN_XINDEX	0xffff		/* Index is in extra table.  */
++#define SHN_HIRESERVE	0xffff		/* End of reserved indices */
++
++/* Legal values for sh_type (section type).  */
++
++#define SHT_NULL	  0		/* Section header table entry unused */
++#define SHT_PROGBITS	  1		/* Program data */
++#define SHT_SYMTAB	  2		/* Symbol table */
++#define SHT_STRTAB	  3		/* String table */
++#define SHT_RELA	  4		/* Relocation entries with addends */
++#define SHT_HASH	  5		/* Symbol hash table */
++#define SHT_DYNAMIC	  6		/* Dynamic linking information */
++#define SHT_NOTE	  7		/* Notes */
++#define SHT_NOBITS	  8		/* Program space with no data (bss) */
++#define SHT_REL		  9		/* Relocation entries, no addends */
++#define SHT_SHLIB	  10		/* Reserved */
++#define SHT_DYNSYM	  11		/* Dynamic linker symbol table */
++#define SHT_INIT_ARRAY	  14		/* Array of constructors */
++#define SHT_FINI_ARRAY	  15		/* Array of destructors */
++#define SHT_PREINIT_ARRAY 16		/* Array of pre-constructors */
++#define SHT_GROUP	  17		/* Section group */
++#define SHT_SYMTAB_SHNDX  18		/* Extended section indeces */
++#define	SHT_NUM		  19		/* Number of defined types.  */
++#define SHT_LOOS	  0x60000000	/* Start OS-specific.  */
++#define SHT_GNU_ATTRIBUTES 0x6ffffff5	/* Object attributes.  */
++#define SHT_GNU_HASH	  0x6ffffff6	/* GNU-style hash table.  */
++#define SHT_GNU_LIBLIST	  0x6ffffff7	/* Prelink library list */
++#define SHT_CHECKSUM	  0x6ffffff8	/* Checksum for DSO content.  */
++#define SHT_LOSUNW	  0x6ffffffa	/* Sun-specific low bound.  */
++#define SHT_SUNW_move	  0x6ffffffa
++#define SHT_SUNW_COMDAT   0x6ffffffb
++#define SHT_SUNW_syminfo  0x6ffffffc
++#define SHT_GNU_verdef	  0x6ffffffd	/* Version definition section.  */
++#define SHT_GNU_verneed	  0x6ffffffe	/* Version needs section.  */
++#define SHT_GNU_versym	  0x6fffffff	/* Version symbol table.  */
++#define SHT_HISUNW	  0x6fffffff	/* Sun-specific high bound.  */
++#define SHT_HIOS	  0x6fffffff	/* End OS-specific type */
++#define SHT_LOPROC	  0x70000000	/* Start of processor-specific */
++#define SHT_HIPROC	  0x7fffffff	/* End of processor-specific */
++#define SHT_LOUSER	  0x80000000	/* Start of application-specific */
++#define SHT_HIUSER	  0x8fffffff	/* End of application-specific */
++
++/* Legal values for sh_flags (section flags).  */
++
++#define SHF_WRITE	     (1 << 0)	/* Writable */
++#define SHF_ALLOC	     (1 << 1)	/* Occupies memory during execution */
++#define SHF_EXECINSTR	     (1 << 2)	/* Executable */
++#define SHF_MERGE	     (1 << 4)	/* Might be merged */
++#define SHF_STRINGS	     (1 << 5)	/* Contains nul-terminated strings */
++#define SHF_INFO_LINK	     (1 << 6)	/* `sh_info' contains SHT index */
++#define SHF_LINK_ORDER	     (1 << 7)	/* Preserve order after combining */
++#define SHF_OS_NONCONFORMING (1 << 8)	/* Non-standard OS specific handling
++					   required */
++#define SHF_GROUP	     (1 << 9)	/* Section is member of a group.  */
++#define SHF_TLS		     (1 << 10)	/* Section hold thread-local data.  */
++#define SHF_MASKOS	     0x0ff00000	/* OS-specific.  */
++#define SHF_MASKPROC	     0xf0000000	/* Processor-specific */
++#define SHF_ORDERED	     (1 << 30)	/* Special ordering requirement
++					   (Solaris).  */
++#define SHF_EXCLUDE	     (1 << 31)	/* Section is excluded unless
++					   referenced or allocated (Solaris).*/
++
++/* Section group handling.  */
++#define GRP_COMDAT	0x1		/* Mark group as COMDAT.  */
++
++/* Symbol table entry.  */
++
++typedef struct
++{
++  Elf32_Word	st_name;		/* Symbol name (string tbl index) */
++  Elf32_Addr	st_value;		/* Symbol value */
++  Elf32_Word	st_size;		/* Symbol size */
++  unsigned char	st_info;		/* Symbol type and binding */
++  unsigned char	st_other;		/* Symbol visibility */
++  Elf32_Section	st_shndx;		/* Section index */
++} Elf32_Sym;
++
++typedef struct
++{
++  Elf64_Word	st_name;		/* Symbol name (string tbl index) */
++  unsigned char	st_info;		/* Symbol type and binding */
++  unsigned char st_other;		/* Symbol visibility */
++  Elf64_Section	st_shndx;		/* Section index */
++  Elf64_Addr	st_value;		/* Symbol value */
++  Elf64_Xword	st_size;		/* Symbol size */
++} Elf64_Sym;
++
++/* The syminfo section if available contains additional information about
++   every dynamic symbol.  */
++
++typedef struct
++{
++  Elf32_Half si_boundto;		/* Direct bindings, symbol bound to */
++  Elf32_Half si_flags;			/* Per symbol flags */
++} Elf32_Syminfo;
++
++typedef struct
++{
++  Elf64_Half si_boundto;		/* Direct bindings, symbol bound to */
++  Elf64_Half si_flags;			/* Per symbol flags */
++} Elf64_Syminfo;
++
++/* Possible values for si_boundto.  */
++#define SYMINFO_BT_SELF		0xffff	/* Symbol bound to self */
++#define SYMINFO_BT_PARENT	0xfffe	/* Symbol bound to parent */
++#define SYMINFO_BT_LOWRESERVE	0xff00	/* Beginning of reserved entries */
++
++/* Possible bitmasks for si_flags.  */
++#define SYMINFO_FLG_DIRECT	0x0001	/* Direct bound symbol */
++#define SYMINFO_FLG_PASSTHRU	0x0002	/* Pass-thru symbol for translator */
++#define SYMINFO_FLG_COPY	0x0004	/* Symbol is a copy-reloc */
++#define SYMINFO_FLG_LAZYLOAD	0x0008	/* Symbol bound to object to be lazy
++					   loaded */
++/* Syminfo version values.  */
++#define SYMINFO_NONE		0
++#define SYMINFO_CURRENT		1
++#define SYMINFO_NUM		2
++
++
++/* How to extract and insert information held in the st_info field.  */
++
++#define ELF32_ST_BIND(val)		(((unsigned char) (val)) >> 4)
++#define ELF32_ST_TYPE(val)		((val) & 0xf)
++#define ELF32_ST_INFO(bind, type)	(((bind) << 4) + ((type) & 0xf))
++
++/* Both Elf32_Sym and Elf64_Sym use the same one-byte st_info field.  */
++#define ELF64_ST_BIND(val)		ELF32_ST_BIND (val)
++#define ELF64_ST_TYPE(val)		ELF32_ST_TYPE (val)
++#define ELF64_ST_INFO(bind, type)	ELF32_ST_INFO ((bind), (type))
++
++/* Legal values for ST_BIND subfield of st_info (symbol binding).  */
++
++#define STB_LOCAL	0		/* Local symbol */
++#define STB_GLOBAL	1		/* Global symbol */
++#define STB_WEAK	2		/* Weak symbol */
++#define	STB_NUM		3		/* Number of defined types.  */
++#define STB_LOOS	10		/* Start of OS-specific */
++#define STB_GNU_UNIQUE	10		/* Unique symbol.  */
++#define STB_HIOS	12		/* End of OS-specific */
++#define STB_LOPROC	13		/* Start of processor-specific */
++#define STB_HIPROC	15		/* End of processor-specific */
++
++/* Legal values for ST_TYPE subfield of st_info (symbol type).  */
++
++#define STT_NOTYPE	0		/* Symbol type is unspecified */
++#define STT_OBJECT	1		/* Symbol is a data object */
++#define STT_FUNC	2		/* Symbol is a code object */
++#define STT_SECTION	3		/* Symbol associated with a section */
++#define STT_FILE	4		/* Symbol's name is file name */
++#define STT_COMMON	5		/* Symbol is a common data object */
++#define STT_TLS		6		/* Symbol is thread-local data object*/
++#define	STT_NUM		7		/* Number of defined types.  */
++#define STT_LOOS	10		/* Start of OS-specific */
++#define STT_GNU_IFUNC	10		/* Symbol is indirect code object */
++#define STT_HIOS	12		/* End of OS-specific */
++#define STT_LOPROC	13		/* Start of processor-specific */
++#define STT_HIPROC	15		/* End of processor-specific */
++
++
++/* Symbol table indices are found in the hash buckets and chain table
++   of a symbol hash table section.  This special index value indicates
++   the end of a chain, meaning no further symbols are found in that bucket.  */
++
++#define STN_UNDEF	0		/* End of a chain.  */
++
++
++/* How to extract and insert information held in the st_other field.  */
++
++#define ELF32_ST_VISIBILITY(o)	((o) & 0x03)
++
++/* For ELF64 the definitions are the same.  */
++#define ELF64_ST_VISIBILITY(o)	ELF32_ST_VISIBILITY (o)
++
++/* Symbol visibility specification encoded in the st_other field.  */
++#define STV_DEFAULT	0		/* Default symbol visibility rules */
++#define STV_INTERNAL	1		/* Processor specific hidden class */
++#define STV_HIDDEN	2		/* Sym unavailable in other modules */
++#define STV_PROTECTED	3		/* Not preemptible, not exported */
++
++
++/* Relocation table entry without addend (in section of type SHT_REL).  */
++
++typedef struct
++{
++  Elf32_Addr	r_offset;		/* Address */
++  Elf32_Word	r_info;			/* Relocation type and symbol index */
++} Elf32_Rel;
++
++/* I have seen two different definitions of the Elf64_Rel and
++   Elf64_Rela structures, so we'll leave them out until Novell (or
++   whoever) gets their act together.  */
++/* The following, at least, is used on Sparc v9, MIPS, and Alpha.  */
++
++typedef struct
++{
++  Elf64_Addr	r_offset;		/* Address */
++  Elf64_Xword	r_info;			/* Relocation type and symbol index */
++} Elf64_Rel;
++
++/* Relocation table entry with addend (in section of type SHT_RELA).  */
++
++typedef struct
++{
++  Elf32_Addr	r_offset;		/* Address */
++  Elf32_Word	r_info;			/* Relocation type and symbol index */
++  Elf32_Sword	r_addend;		/* Addend */
++} Elf32_Rela;
++
++typedef struct
++{
++  Elf64_Addr	r_offset;		/* Address */
++  Elf64_Xword	r_info;			/* Relocation type and symbol index */
++  Elf64_Sxword	r_addend;		/* Addend */
++} Elf64_Rela;
++
++/* How to extract and insert information held in the r_info field.  */
++
++#define ELF32_R_SYM(val)		((val) >> 8)
++#define ELF32_R_TYPE(val)		((val) & 0xff)
++#define ELF32_R_INFO(sym, type)		(((sym) << 8) + ((type) & 0xff))
++
++#define ELF64_R_SYM(i)			((i) >> 32)
++#define ELF64_R_TYPE(i)			((i) & 0xffffffff)
++#define ELF64_R_INFO(sym,type)		((((Elf64_Xword) (sym)) << 32) + (type))
++
++/* Program segment header.  */
++
++typedef struct
++{
++  Elf32_Word	p_type;			/* Segment type */
++  Elf32_Off	p_offset;		/* Segment file offset */
++  Elf32_Addr	p_vaddr;		/* Segment virtual address */
++  Elf32_Addr	p_paddr;		/* Segment physical address */
++  Elf32_Word	p_filesz;		/* Segment size in file */
++  Elf32_Word	p_memsz;		/* Segment size in memory */
++  Elf32_Word	p_flags;		/* Segment flags */
++  Elf32_Word	p_align;		/* Segment alignment */
++} Elf32_Phdr;
++
++typedef struct
++{
++  Elf64_Word	p_type;			/* Segment type */
++  Elf64_Word	p_flags;		/* Segment flags */
++  Elf64_Off	p_offset;		/* Segment file offset */
++  Elf64_Addr	p_vaddr;		/* Segment virtual address */
++  Elf64_Addr	p_paddr;		/* Segment physical address */
++  Elf64_Xword	p_filesz;		/* Segment size in file */
++  Elf64_Xword	p_memsz;		/* Segment size in memory */
++  Elf64_Xword	p_align;		/* Segment alignment */
++} Elf64_Phdr;
++
++/* Special value for e_phnum.  This indicates that the real number of
++   program headers is too large to fit into e_phnum.  Instead the real
++   value is in the field sh_info of section 0.  */
++
++#define PN_XNUM		0xffff
++
++/* Legal values for p_type (segment type).  */
++
++#define	PT_NULL		0		/* Program header table entry unused */
++#define PT_LOAD		1		/* Loadable program segment */
++#define PT_DYNAMIC	2		/* Dynamic linking information */
++#define PT_INTERP	3		/* Program interpreter */
++#define PT_NOTE		4		/* Auxiliary information */
++#define PT_SHLIB	5		/* Reserved */
++#define PT_PHDR		6		/* Entry for header table itself */
++#define PT_TLS		7		/* Thread-local storage segment */
++#define	PT_NUM		8		/* Number of defined types */
++#define PT_LOOS		0x60000000	/* Start of OS-specific */
++#define PT_GNU_EH_FRAME	0x6474e550	/* GCC .eh_frame_hdr segment */
++#define PT_GNU_STACK	0x6474e551	/* Indicates stack executability */
++#define PT_GNU_RELRO	0x6474e552	/* Read-only after relocation */
++#define PT_LOSUNW	0x6ffffffa
++#define PT_SUNWBSS	0x6ffffffa	/* Sun Specific segment */
++#define PT_SUNWSTACK	0x6ffffffb	/* Stack segment */
++#define PT_HISUNW	0x6fffffff
++#define PT_HIOS		0x6fffffff	/* End of OS-specific */
++#define PT_LOPROC	0x70000000	/* Start of processor-specific */
++#define PT_HIPROC	0x7fffffff	/* End of processor-specific */
++
++/* Legal values for p_flags (segment flags).  */
++
++#define PF_X		(1 << 0)	/* Segment is executable */
++#define PF_W		(1 << 1)	/* Segment is writable */
++#define PF_R		(1 << 2)	/* Segment is readable */
++#define PF_MASKOS	0x0ff00000	/* OS-specific */
++#define PF_MASKPROC	0xf0000000	/* Processor-specific */
++
++/* Legal values for note segment descriptor types for core files. */
++
++#define NT_PRSTATUS	1		/* Contains copy of prstatus struct */
++#define NT_FPREGSET	2		/* Contains copy of fpregset struct */
++#define NT_PRPSINFO	3		/* Contains copy of prpsinfo struct */
++#define NT_PRXREG	4		/* Contains copy of prxregset struct */
++#define NT_TASKSTRUCT	4		/* Contains copy of task structure */
++#define NT_PLATFORM	5		/* String from sysinfo(SI_PLATFORM) */
++#define NT_AUXV		6		/* Contains copy of auxv array */
++#define NT_GWINDOWS	7		/* Contains copy of gwindows struct */
++#define NT_ASRS		8		/* Contains copy of asrset struct */
++#define NT_PSTATUS	10		/* Contains copy of pstatus struct */
++#define NT_PSINFO	13		/* Contains copy of psinfo struct */
++#define NT_PRCRED	14		/* Contains copy of prcred struct */
++#define NT_UTSNAME	15		/* Contains copy of utsname struct */
++#define NT_LWPSTATUS	16		/* Contains copy of lwpstatus struct */
++#define NT_LWPSINFO	17		/* Contains copy of lwpinfo struct */
++#define NT_PRFPXREG	20		/* Contains copy of fprxregset struct */
++#define NT_PRXFPREG	0x46e62b7f	/* Contains copy of user_fxsr_struct */
++#define NT_PPC_VMX	0x100		/* PowerPC Altivec/VMX registers */
++#define NT_PPC_SPE	0x101		/* PowerPC SPE/EVR registers */
++#define NT_PPC_VSX	0x102		/* PowerPC VSX registers */
++#define NT_386_TLS	0x200		/* i386 TLS slots (struct user_desc) */
++#define NT_386_IOPERM	0x201		/* x86 io permission bitmap (1=deny) */
++#define NT_X86_XSTATE	0x202		/* x86 extended state using xsave */
++
++/* Legal values for the note segment descriptor types for object files.  */
++
++#define NT_VERSION	1		/* Contains a version string.  */
++
++
++/* Dynamic section entry.  */
++
++typedef struct
++{
++  Elf32_Sword	d_tag;			/* Dynamic entry type */
++  union
++    {
++      Elf32_Word d_val;			/* Integer value */
++      Elf32_Addr d_ptr;			/* Address value */
++    } d_un;
++} Elf32_Dyn;
++
++typedef struct
++{
++  Elf64_Sxword	d_tag;			/* Dynamic entry type */
++  union
++    {
++      Elf64_Xword d_val;		/* Integer value */
++      Elf64_Addr d_ptr;			/* Address value */
++    } d_un;
++} Elf64_Dyn;
++
++/* Legal values for d_tag (dynamic entry type).  */
++
++#define DT_NULL		0		/* Marks end of dynamic section */
++#define DT_NEEDED	1		/* Name of needed library */
++#define DT_PLTRELSZ	2		/* Size in bytes of PLT relocs */
++#define DT_PLTGOT	3		/* Processor defined value */
++#define DT_HASH		4		/* Address of symbol hash table */
++#define DT_STRTAB	5		/* Address of string table */
++#define DT_SYMTAB	6		/* Address of symbol table */
++#define DT_RELA		7		/* Address of Rela relocs */
++#define DT_RELASZ	8		/* Total size of Rela relocs */
++#define DT_RELAENT	9		/* Size of one Rela reloc */
++#define DT_STRSZ	10		/* Size of string table */
++#define DT_SYMENT	11		/* Size of one symbol table entry */
++#define DT_INIT		12		/* Address of init function */
++#define DT_FINI		13		/* Address of termination function */
++#define DT_SONAME	14		/* Name of shared object */
++#define DT_RPATH	15		/* Library search path (deprecated) */
++#define DT_SYMBOLIC	16		/* Start symbol search here */
++#define DT_REL		17		/* Address of Rel relocs */
++#define DT_RELSZ	18		/* Total size of Rel relocs */
++#define DT_RELENT	19		/* Size of one Rel reloc */
++#define DT_PLTREL	20		/* Type of reloc in PLT */
++#define DT_DEBUG	21		/* For debugging; unspecified */
++#define DT_TEXTREL	22		/* Reloc might modify .text */
++#define DT_JMPREL	23		/* Address of PLT relocs */
++#define	DT_BIND_NOW	24		/* Process relocations of object */
++#define	DT_INIT_ARRAY	25		/* Array with addresses of init fct */
++#define	DT_FINI_ARRAY	26		/* Array with addresses of fini fct */
++#define	DT_INIT_ARRAYSZ	27		/* Size in bytes of DT_INIT_ARRAY */
++#define	DT_FINI_ARRAYSZ	28		/* Size in bytes of DT_FINI_ARRAY */
++#define DT_RUNPATH	29		/* Library search path */
++#define DT_FLAGS	30		/* Flags for the object being loaded */
++#define DT_ENCODING	32		/* Start of encoded range */
++#define DT_PREINIT_ARRAY 32		/* Array with addresses of preinit fct*/
++#define DT_PREINIT_ARRAYSZ 33		/* size in bytes of DT_PREINIT_ARRAY */
++#define	DT_NUM		34		/* Number used */
++#define DT_LOOS		0x6000000d	/* Start of OS-specific */
++#define DT_HIOS		0x6ffff000	/* End of OS-specific */
++#define DT_LOPROC	0x70000000	/* Start of processor-specific */
++#define DT_HIPROC	0x7fffffff	/* End of processor-specific */
++#define	DT_PROCNUM	DT_MIPS_NUM	/* Most used by any processor */
++
++/* DT_* entries which fall between DT_VALRNGHI & DT_VALRNGLO use the
++   Dyn.d_un.d_val field of the Elf*_Dyn structure.  This follows Sun's
++   approach.  */
++#define DT_VALRNGLO	0x6ffffd00
++#define DT_GNU_PRELINKED 0x6ffffdf5	/* Prelinking timestamp */
++#define DT_GNU_CONFLICTSZ 0x6ffffdf6	/* Size of conflict section */
++#define DT_GNU_LIBLISTSZ 0x6ffffdf7	/* Size of library list */
++#define DT_CHECKSUM	0x6ffffdf8
++#define DT_PLTPADSZ	0x6ffffdf9
++#define DT_MOVEENT	0x6ffffdfa
++#define DT_MOVESZ	0x6ffffdfb
++#define DT_FEATURE_1	0x6ffffdfc	/* Feature selection (DTF_*).  */
++#define DT_POSFLAG_1	0x6ffffdfd	/* Flags for DT_* entries, effecting
++					   the following DT_* entry.  */
++#define DT_SYMINSZ	0x6ffffdfe	/* Size of syminfo table (in bytes) */
++#define DT_SYMINENT	0x6ffffdff	/* Entry size of syminfo */
++#define DT_VALRNGHI	0x6ffffdff
++#define DT_VALTAGIDX(tag)	(DT_VALRNGHI - (tag))	/* Reverse order! */
++#define DT_VALNUM 12
++
++/* DT_* entries which fall between DT_ADDRRNGHI & DT_ADDRRNGLO use the
++   Dyn.d_un.d_ptr field of the Elf*_Dyn structure.
++
++   If any adjustment is made to the ELF object after it has been
++   built these entries will need to be adjusted.  */
++#define DT_ADDRRNGLO	0x6ffffe00
++#define DT_GNU_HASH	0x6ffffef5	/* GNU-style hash table.  */
++#define DT_TLSDESC_PLT	0x6ffffef6
++#define DT_TLSDESC_GOT	0x6ffffef7
++#define DT_GNU_CONFLICT	0x6ffffef8	/* Start of conflict section */
++#define DT_GNU_LIBLIST	0x6ffffef9	/* Library list */
++#define DT_CONFIG	0x6ffffefa	/* Configuration information.  */
++#define DT_DEPAUDIT	0x6ffffefb	/* Dependency auditing.  */
++#define DT_AUDIT	0x6ffffefc	/* Object auditing.  */
++#define	DT_PLTPAD	0x6ffffefd	/* PLT padding.  */
++#define	DT_MOVETAB	0x6ffffefe	/* Move table.  */
++#define DT_SYMINFO	0x6ffffeff	/* Syminfo table.  */
++#define DT_ADDRRNGHI	0x6ffffeff
++#define DT_ADDRTAGIDX(tag)	(DT_ADDRRNGHI - (tag))	/* Reverse order! */
++#define DT_ADDRNUM 11
++
++/* The versioning entry types.  The next are defined as part of the
++   GNU extension.  */
++#define DT_VERSYM	0x6ffffff0
++
++#define DT_RELACOUNT	0x6ffffff9
++#define DT_RELCOUNT	0x6ffffffa
++
++/* These were chosen by Sun.  */
++#define DT_FLAGS_1	0x6ffffffb	/* State flags, see DF_1_* below.  */
++#define	DT_VERDEF	0x6ffffffc	/* Address of version definition
++					   table */
++#define	DT_VERDEFNUM	0x6ffffffd	/* Number of version definitions */
++#define	DT_VERNEED	0x6ffffffe	/* Address of table with needed
++					   versions */
++#define	DT_VERNEEDNUM	0x6fffffff	/* Number of needed versions */
++#define DT_VERSIONTAGIDX(tag)	(DT_VERNEEDNUM - (tag))	/* Reverse order! */
++#define DT_VERSIONTAGNUM 16
++
++/* Sun added these machine-independent extensions in the "processor-specific"
++   range.  Be compatible.  */
++#define DT_AUXILIARY    0x7ffffffd      /* Shared object to load before self */
++#define DT_FILTER       0x7fffffff      /* Shared object to get values from */
++#define DT_EXTRATAGIDX(tag)	((Elf32_Word)-((Elf32_Sword) (tag) <<1>>1)-1)
++#define DT_EXTRANUM	3
++
++/* Values of `d_un.d_val' in the DT_FLAGS entry.  */
++#define DF_ORIGIN	0x00000001	/* Object may use DF_ORIGIN */
++#define DF_SYMBOLIC	0x00000002	/* Symbol resolutions starts here */
++#define DF_TEXTREL	0x00000004	/* Object contains text relocations */
++#define DF_BIND_NOW	0x00000008	/* No lazy binding for this object */
++#define DF_STATIC_TLS	0x00000010	/* Module uses the static TLS model */
++
++/* State flags selectable in the `d_un.d_val' element of the DT_FLAGS_1
++   entry in the dynamic section.  */
++#define DF_1_NOW	0x00000001	/* Set RTLD_NOW for this object.  */
++#define DF_1_GLOBAL	0x00000002	/* Set RTLD_GLOBAL for this object.  */
++#define DF_1_GROUP	0x00000004	/* Set RTLD_GROUP for this object.  */
++#define DF_1_NODELETE	0x00000008	/* Set RTLD_NODELETE for this object.*/
++#define DF_1_LOADFLTR	0x00000010	/* Trigger filtee loading at runtime.*/
++#define DF_1_INITFIRST	0x00000020	/* Set RTLD_INITFIRST for this object*/
++#define DF_1_NOOPEN	0x00000040	/* Set RTLD_NOOPEN for this object.  */
++#define DF_1_ORIGIN	0x00000080	/* $ORIGIN must be handled.  */
++#define DF_1_DIRECT	0x00000100	/* Direct binding enabled.  */
++#define DF_1_TRANS	0x00000200
++#define DF_1_INTERPOSE	0x00000400	/* Object is used to interpose.  */
++#define DF_1_NODEFLIB	0x00000800	/* Ignore default lib search path.  */
++#define DF_1_NODUMP	0x00001000	/* Object can't be dldump'ed.  */
++#define DF_1_CONFALT	0x00002000	/* Configuration alternative created.*/
++#define DF_1_ENDFILTEE	0x00004000	/* Filtee terminates filters search. */
++#define	DF_1_DISPRELDNE	0x00008000	/* Disp reloc applied at build time. */
++#define	DF_1_DISPRELPND	0x00010000	/* Disp reloc applied at run-time.  */
++
++/* Flags for the feature selection in DT_FEATURE_1.  */
++#define DTF_1_PARINIT	0x00000001
++#define DTF_1_CONFEXP	0x00000002
++
++/* Flags in the DT_POSFLAG_1 entry effecting only the next DT_* entry.  */
++#define DF_P1_LAZYLOAD	0x00000001	/* Lazyload following object.  */
++#define DF_P1_GROUPPERM	0x00000002	/* Symbols from next object are not
++					   generally available.  */
++
++/* Version definition sections.  */
++
++typedef struct
++{
++  Elf32_Half	vd_version;		/* Version revision */
++  Elf32_Half	vd_flags;		/* Version information */
++  Elf32_Half	vd_ndx;			/* Version Index */
++  Elf32_Half	vd_cnt;			/* Number of associated aux entries */
++  Elf32_Word	vd_hash;		/* Version name hash value */
++  Elf32_Word	vd_aux;			/* Offset in bytes to verdaux array */
++  Elf32_Word	vd_next;		/* Offset in bytes to next verdef
++					   entry */
++} Elf32_Verdef;
++
++typedef struct
++{
++  Elf64_Half	vd_version;		/* Version revision */
++  Elf64_Half	vd_flags;		/* Version information */
++  Elf64_Half	vd_ndx;			/* Version Index */
++  Elf64_Half	vd_cnt;			/* Number of associated aux entries */
++  Elf64_Word	vd_hash;		/* Version name hash value */
++  Elf64_Word	vd_aux;			/* Offset in bytes to verdaux array */
++  Elf64_Word	vd_next;		/* Offset in bytes to next verdef
++					   entry */
++} Elf64_Verdef;
++
++
++/* Legal values for vd_version (version revision).  */
++#define VER_DEF_NONE	0		/* No version */
++#define VER_DEF_CURRENT	1		/* Current version */
++#define VER_DEF_NUM	2		/* Given version number */
++
++/* Legal values for vd_flags (version information flags).  */
++#define VER_FLG_BASE	0x1		/* Version definition of file itself */
++#define VER_FLG_WEAK	0x2		/* Weak version identifier */
++
++/* Versym symbol index values.  */
++#define	VER_NDX_LOCAL		0	/* Symbol is local.  */
++#define	VER_NDX_GLOBAL		1	/* Symbol is global.  */
++#define	VER_NDX_LORESERVE	0xff00	/* Beginning of reserved entries.  */
++#define	VER_NDX_ELIMINATE	0xff01	/* Symbol is to be eliminated.  */
++
++/* Auxialiary version information.  */
++
++typedef struct
++{
++  Elf32_Word	vda_name;		/* Version or dependency names */
++  Elf32_Word	vda_next;		/* Offset in bytes to next verdaux
++					   entry */
++} Elf32_Verdaux;
++
++typedef struct
++{
++  Elf64_Word	vda_name;		/* Version or dependency names */
++  Elf64_Word	vda_next;		/* Offset in bytes to next verdaux
++					   entry */
++} Elf64_Verdaux;
++
++
++/* Version dependency section.  */
++
++typedef struct
++{
++  Elf32_Half	vn_version;		/* Version of structure */
++  Elf32_Half	vn_cnt;			/* Number of associated aux entries */
++  Elf32_Word	vn_file;		/* Offset of filename for this
++					   dependency */
++  Elf32_Word	vn_aux;			/* Offset in bytes to vernaux array */
++  Elf32_Word	vn_next;		/* Offset in bytes to next verneed
++					   entry */
++} Elf32_Verneed;
++
++typedef struct
++{
++  Elf64_Half	vn_version;		/* Version of structure */
++  Elf64_Half	vn_cnt;			/* Number of associated aux entries */
++  Elf64_Word	vn_file;		/* Offset of filename for this
++					   dependency */
++  Elf64_Word	vn_aux;			/* Offset in bytes to vernaux array */
++  Elf64_Word	vn_next;		/* Offset in bytes to next verneed
++					   entry */
++} Elf64_Verneed;
++
++
++/* Legal values for vn_version (version revision).  */
++#define VER_NEED_NONE	 0		/* No version */
++#define VER_NEED_CURRENT 1		/* Current version */
++#define VER_NEED_NUM	 2		/* Given version number */
++
++/* Auxiliary needed version information.  */
++
++typedef struct
++{
++  Elf32_Word	vna_hash;		/* Hash value of dependency name */
++  Elf32_Half	vna_flags;		/* Dependency specific information */
++  Elf32_Half	vna_other;		/* Unused */
++  Elf32_Word	vna_name;		/* Dependency name string offset */
++  Elf32_Word	vna_next;		/* Offset in bytes to next vernaux
++					   entry */
++} Elf32_Vernaux;
++
++typedef struct
++{
++  Elf64_Word	vna_hash;		/* Hash value of dependency name */
++  Elf64_Half	vna_flags;		/* Dependency specific information */
++  Elf64_Half	vna_other;		/* Unused */
++  Elf64_Word	vna_name;		/* Dependency name string offset */
++  Elf64_Word	vna_next;		/* Offset in bytes to next vernaux
++					   entry */
++} Elf64_Vernaux;
++
++
++/* Legal values for vna_flags.  */
++#define VER_FLG_WEAK	0x2		/* Weak version identifier */
++
++
++/* Auxiliary vector.  */
++
++/* This vector is normally only used by the program interpreter.  The
++   usual definition in an ABI supplement uses the name auxv_t.  The
++   vector is not usually defined in a standard <elf.h> file, but it
++   can't hurt.  We rename it to avoid conflicts.  The sizes of these
++   types are an arrangement between the exec server and the program
++   interpreter, so we don't fully specify them here.  */
++
++typedef struct
++{
++  uint32_t a_type;		/* Entry type */
++  union
++    {
++      uint32_t a_val;		/* Integer value */
++      /* We use to have pointer elements added here.  We cannot do that,
++	 though, since it does not work when using 32-bit definitions
++	 on 64-bit platforms and vice versa.  */
++    } a_un;
++} Elf32_auxv_t;
++
++typedef struct
++{
++  uint64_t a_type;		/* Entry type */
++  union
++    {
++      uint64_t a_val;		/* Integer value */
++      /* We use to have pointer elements added here.  We cannot do that,
++	 though, since it does not work when using 32-bit definitions
++	 on 64-bit platforms and vice versa.  */
++    } a_un;
++} Elf64_auxv_t;
++
++/* Legal values for a_type (entry type).  */
++
++#define AT_NULL		0		/* End of vector */
++#define AT_IGNORE	1		/* Entry should be ignored */
++#define AT_EXECFD	2		/* File descriptor of program */
++#define AT_PHDR		3		/* Program headers for program */
++#define AT_PHENT	4		/* Size of program header entry */
++#define AT_PHNUM	5		/* Number of program headers */
++#define AT_PAGESZ	6		/* System page size */
++#define AT_BASE		7		/* Base address of interpreter */
++#define AT_FLAGS	8		/* Flags */
++#define AT_ENTRY	9		/* Entry point of program */
++#define AT_NOTELF	10		/* Program is not ELF */
++#define AT_UID		11		/* Real uid */
++#define AT_EUID		12		/* Effective uid */
++#define AT_GID		13		/* Real gid */
++#define AT_EGID		14		/* Effective gid */
++#define AT_CLKTCK	17		/* Frequency of times() */
++
++/* Some more special a_type values describing the hardware.  */
++#define AT_PLATFORM	15		/* String identifying platform.  */
++#define AT_HWCAP	16		/* Machine dependent hints about
++					   processor capabilities.  */
++
++/* This entry gives some information about the FPU initialization
++   performed by the kernel.  */
++#define AT_FPUCW	18		/* Used FPU control word.  */
++
++/* Cache block sizes.  */
++#define AT_DCACHEBSIZE	19		/* Data cache block size.  */
++#define AT_ICACHEBSIZE	20		/* Instruction cache block size.  */
++#define AT_UCACHEBSIZE	21		/* Unified cache block size.  */
++
++/* A special ignored value for PPC, used by the kernel to control the
++   interpretation of the AUXV. Must be > 16.  */
++#define AT_IGNOREPPC	22		/* Entry should be ignored.  */
++
++#define	AT_SECURE	23		/* Boolean, was exec setuid-like?  */
++
++#define AT_BASE_PLATFORM 24		/* String identifying real platforms.*/
++
++#define AT_RANDOM	25		/* Address of 16 random bytes.  */
++
++#define AT_EXECFN	31		/* Filename of executable.  */
++
++/* Pointer to the global system page used for system calls and other
++   nice things.  */
++#define AT_SYSINFO	32
++#define AT_SYSINFO_EHDR	33
++
++/* Shapes of the caches.  Bits 0-3 contains associativity; bits 4-7 contains
++   log2 of line size; mask those to get cache size.  */
++#define AT_L1I_CACHESHAPE	34
++#define AT_L1D_CACHESHAPE	35
++#define AT_L2_CACHESHAPE	36
++#define AT_L3_CACHESHAPE	37
++
++/* Note section contents.  Each entry in the note section begins with
++   a header of a fixed form.  */
++
++typedef struct
++{
++  Elf32_Word n_namesz;			/* Length of the note's name.  */
++  Elf32_Word n_descsz;			/* Length of the note's descriptor.  */
++  Elf32_Word n_type;			/* Type of the note.  */
++} Elf32_Nhdr;
++
++typedef struct
++{
++  Elf64_Word n_namesz;			/* Length of the note's name.  */
++  Elf64_Word n_descsz;			/* Length of the note's descriptor.  */
++  Elf64_Word n_type;			/* Type of the note.  */
++} Elf64_Nhdr;
++
++/* Known names of notes.  */
++
++/* Solaris entries in the note section have this name.  */
++#define ELF_NOTE_SOLARIS	"SUNW Solaris"
++
++/* Note entries for GNU systems have this name.  */
++#define ELF_NOTE_GNU		"GNU"
++
++
++/* Defined types of notes for Solaris.  */
++
++/* Value of descriptor (one word) is desired pagesize for the binary.  */
++#define ELF_NOTE_PAGESIZE_HINT	1
++
++
++/* Defined note types for GNU systems.  */
++
++/* ABI information.  The descriptor consists of words:
++   word 0: OS descriptor
++   word 1: major version of the ABI
++   word 2: minor version of the ABI
++   word 3: subminor version of the ABI
++*/
++#define NT_GNU_ABI_TAG	1
++#define ELF_NOTE_ABI	NT_GNU_ABI_TAG /* Old name.  */
++
++/* Known OSes.  These values can appear in word 0 of an
++   NT_GNU_ABI_TAG note section entry.  */
++#define ELF_NOTE_OS_LINUX	0
++#define ELF_NOTE_OS_GNU		1
++#define ELF_NOTE_OS_SOLARIS2	2
++#define ELF_NOTE_OS_FREEBSD	3
++
++/* Synthetic hwcap information.  The descriptor begins with two words:
++   word 0: number of entries
++   word 1: bitmask of enabled entries
++   Then follow variable-length entries, one byte followed by a
++   '\0'-terminated hwcap name string.  The byte gives the bit
++   number to test if enabled, (1U << bit) & bitmask.  */
++#define NT_GNU_HWCAP	2
++
++/* Build ID bits as generated by ld --build-id.
++   The descriptor consists of any nonzero number of bytes.  */
++#define NT_GNU_BUILD_ID	3
++
++/* Version note generated by GNU gold containing a version string.  */
++#define NT_GNU_GOLD_VERSION	4
++
++
++/* Move records.  */
++typedef struct
++{
++  Elf32_Xword m_value;		/* Symbol value.  */
++  Elf32_Word m_info;		/* Size and index.  */
++  Elf32_Word m_poffset;		/* Symbol offset.  */
++  Elf32_Half m_repeat;		/* Repeat count.  */
++  Elf32_Half m_stride;		/* Stride info.  */
++} Elf32_Move;
++
++typedef struct
++{
++  Elf64_Xword m_value;		/* Symbol value.  */
++  Elf64_Xword m_info;		/* Size and index.  */
++  Elf64_Xword m_poffset;	/* Symbol offset.  */
++  Elf64_Half m_repeat;		/* Repeat count.  */
++  Elf64_Half m_stride;		/* Stride info.  */
++} Elf64_Move;
++
++/* Macro to construct move records.  */
++#define ELF32_M_SYM(info)	((info) >> 8)
++#define ELF32_M_SIZE(info)	((unsigned char) (info))
++#define ELF32_M_INFO(sym, size)	(((sym) << 8) + (unsigned char) (size))
++
++#define ELF64_M_SYM(info)	ELF32_M_SYM (info)
++#define ELF64_M_SIZE(info)	ELF32_M_SIZE (info)
++#define ELF64_M_INFO(sym, size)	ELF32_M_INFO (sym, size)
++
++
++/* Motorola 68k specific definitions.  */
++
++/* Values for Elf32_Ehdr.e_flags.  */
++#define EF_CPU32	0x00810000
++
++/* m68k relocs.  */
++
++#define R_68K_NONE	0		/* No reloc */
++#define R_68K_32	1		/* Direct 32 bit  */
++#define R_68K_16	2		/* Direct 16 bit  */
++#define R_68K_8		3		/* Direct 8 bit  */
++#define R_68K_PC32	4		/* PC relative 32 bit */
++#define R_68K_PC16	5		/* PC relative 16 bit */
++#define R_68K_PC8	6		/* PC relative 8 bit */
++#define R_68K_GOT32	7		/* 32 bit PC relative GOT entry */
++#define R_68K_GOT16	8		/* 16 bit PC relative GOT entry */
++#define R_68K_GOT8	9		/* 8 bit PC relative GOT entry */
++#define R_68K_GOT32O	10		/* 32 bit GOT offset */
++#define R_68K_GOT16O	11		/* 16 bit GOT offset */
++#define R_68K_GOT8O	12		/* 8 bit GOT offset */
++#define R_68K_PLT32	13		/* 32 bit PC relative PLT address */
++#define R_68K_PLT16	14		/* 16 bit PC relative PLT address */
++#define R_68K_PLT8	15		/* 8 bit PC relative PLT address */
++#define R_68K_PLT32O	16		/* 32 bit PLT offset */
++#define R_68K_PLT16O	17		/* 16 bit PLT offset */
++#define R_68K_PLT8O	18		/* 8 bit PLT offset */
++#define R_68K_COPY	19		/* Copy symbol at runtime */
++#define R_68K_GLOB_DAT	20		/* Create GOT entry */
++#define R_68K_JMP_SLOT	21		/* Create PLT entry */
++#define R_68K_RELATIVE	22		/* Adjust by program base */
++#define R_68K_TLS_GD32      25          /* 32 bit GOT offset for GD */
++#define R_68K_TLS_GD16      26          /* 16 bit GOT offset for GD */
++#define R_68K_TLS_GD8       27          /* 8 bit GOT offset for GD */
++#define R_68K_TLS_LDM32     28          /* 32 bit GOT offset for LDM */
++#define R_68K_TLS_LDM16     29          /* 16 bit GOT offset for LDM */
++#define R_68K_TLS_LDM8      30          /* 8 bit GOT offset for LDM */
++#define R_68K_TLS_LDO32     31          /* 32 bit module-relative offset */
++#define R_68K_TLS_LDO16     32          /* 16 bit module-relative offset */
++#define R_68K_TLS_LDO8      33          /* 8 bit module-relative offset */
++#define R_68K_TLS_IE32      34          /* 32 bit GOT offset for IE */
++#define R_68K_TLS_IE16      35          /* 16 bit GOT offset for IE */
++#define R_68K_TLS_IE8       36          /* 8 bit GOT offset for IE */
++#define R_68K_TLS_LE32      37          /* 32 bit offset relative to
++					   static TLS block */
++#define R_68K_TLS_LE16      38          /* 16 bit offset relative to
++					   static TLS block */
++#define R_68K_TLS_LE8       39          /* 8 bit offset relative to
++					   static TLS block */
++#define R_68K_TLS_DTPMOD32  40          /* 32 bit module number */
++#define R_68K_TLS_DTPREL32  41          /* 32 bit module-relative offset */
++#define R_68K_TLS_TPREL32   42          /* 32 bit TP-relative offset */
++/* Keep this the last entry.  */
++#define R_68K_NUM	43
++
++/* Intel 80386 specific definitions.  */
++
++/* i386 relocs.  */
++
++#define R_386_NONE	   0		/* No reloc */
++#define R_386_32	   1		/* Direct 32 bit  */
++#define R_386_PC32	   2		/* PC relative 32 bit */
++#define R_386_GOT32	   3		/* 32 bit GOT entry */
++#define R_386_PLT32	   4		/* 32 bit PLT address */
++#define R_386_COPY	   5		/* Copy symbol at runtime */
++#define R_386_GLOB_DAT	   6		/* Create GOT entry */
++#define R_386_JMP_SLOT	   7		/* Create PLT entry */
++#define R_386_RELATIVE	   8		/* Adjust by program base */
++#define R_386_GOTOFF	   9		/* 32 bit offset to GOT */
++#define R_386_GOTPC	   10		/* 32 bit PC relative offset to GOT */
++#define R_386_32PLT	   11
++#define R_386_TLS_TPOFF	   14		/* Offset in static TLS block */
++#define R_386_TLS_IE	   15		/* Address of GOT entry for static TLS
++					   block offset */
++#define R_386_TLS_GOTIE	   16		/* GOT entry for static TLS block
++					   offset */
++#define R_386_TLS_LE	   17		/* Offset relative to static TLS
++					   block */
++#define R_386_TLS_GD	   18		/* Direct 32 bit for GNU version of
++					   general dynamic thread local data */
++#define R_386_TLS_LDM	   19		/* Direct 32 bit for GNU version of
++					   local dynamic thread local data
++					   in LE code */
++#define R_386_16	   20
++#define R_386_PC16	   21
++#define R_386_8		   22
++#define R_386_PC8	   23
++#define R_386_TLS_GD_32	   24		/* Direct 32 bit for general dynamic
++					   thread local data */
++#define R_386_TLS_GD_PUSH  25		/* Tag for pushl in GD TLS code */
++#define R_386_TLS_GD_CALL  26		/* Relocation for call to
++					   __tls_get_addr() */
++#define R_386_TLS_GD_POP   27		/* Tag for popl in GD TLS code */
++#define R_386_TLS_LDM_32   28		/* Direct 32 bit for local dynamic
++					   thread local data in LE code */
++#define R_386_TLS_LDM_PUSH 29		/* Tag for pushl in LDM TLS code */
++#define R_386_TLS_LDM_CALL 30		/* Relocation for call to
++					   __tls_get_addr() in LDM code */
++#define R_386_TLS_LDM_POP  31		/* Tag for popl in LDM TLS code */
++#define R_386_TLS_LDO_32   32		/* Offset relative to TLS block */
++#define R_386_TLS_IE_32	   33		/* GOT entry for negated static TLS
++					   block offset */
++#define R_386_TLS_LE_32	   34		/* Negated offset relative to static
++					   TLS block */
++#define R_386_TLS_DTPMOD32 35		/* ID of module containing symbol */
++#define R_386_TLS_DTPOFF32 36		/* Offset in TLS block */
++#define R_386_TLS_TPOFF32  37		/* Negated offset in static TLS block */
++/* 38? */
++#define R_386_TLS_GOTDESC  39		/* GOT offset for TLS descriptor.  */
++#define R_386_TLS_DESC_CALL 40		/* Marker of call through TLS
++					   descriptor for
++					   relaxation.  */
++#define R_386_TLS_DESC     41		/* TLS descriptor containing
++					   pointer to code and to
++					   argument, returning the TLS
++					   offset for the symbol.  */
++#define R_386_IRELATIVE	   42		/* Adjust indirectly by program base */
++/* Keep this the last entry.  */
++#define R_386_NUM	   43
++
++/* SUN SPARC specific definitions.  */
++
++/* Legal values for ST_TYPE subfield of st_info (symbol type).  */
++
++#define STT_SPARC_REGISTER	13	/* Global register reserved to app. */
++
++/* Values for Elf64_Ehdr.e_flags.  */
++
++#define EF_SPARCV9_MM		3
++#define EF_SPARCV9_TSO		0
++#define EF_SPARCV9_PSO		1
++#define EF_SPARCV9_RMO		2
++#define EF_SPARC_LEDATA		0x800000 /* little endian data */
++#define EF_SPARC_EXT_MASK	0xFFFF00
++#define EF_SPARC_32PLUS		0x000100 /* generic V8+ features */
++#define EF_SPARC_SUN_US1	0x000200 /* Sun UltraSPARC1 extensions */
++#define EF_SPARC_HAL_R1		0x000400 /* HAL R1 extensions */
++#define EF_SPARC_SUN_US3	0x000800 /* Sun UltraSPARCIII extensions */
++
++/* SPARC relocs.  */
++
++#define R_SPARC_NONE		0	/* No reloc */
++#define R_SPARC_8		1	/* Direct 8 bit */
++#define R_SPARC_16		2	/* Direct 16 bit */
++#define R_SPARC_32		3	/* Direct 32 bit */
++#define R_SPARC_DISP8		4	/* PC relative 8 bit */
++#define R_SPARC_DISP16		5	/* PC relative 16 bit */
++#define R_SPARC_DISP32		6	/* PC relative 32 bit */
++#define R_SPARC_WDISP30		7	/* PC relative 30 bit shifted */
++#define R_SPARC_WDISP22		8	/* PC relative 22 bit shifted */
++#define R_SPARC_HI22		9	/* High 22 bit */
++#define R_SPARC_22		10	/* Direct 22 bit */
++#define R_SPARC_13		11	/* Direct 13 bit */
++#define R_SPARC_LO10		12	/* Truncated 10 bit */
++#define R_SPARC_GOT10		13	/* Truncated 10 bit GOT entry */
++#define R_SPARC_GOT13		14	/* 13 bit GOT entry */
++#define R_SPARC_GOT22		15	/* 22 bit GOT entry shifted */
++#define R_SPARC_PC10		16	/* PC relative 10 bit truncated */
++#define R_SPARC_PC22		17	/* PC relative 22 bit shifted */
++#define R_SPARC_WPLT30		18	/* 30 bit PC relative PLT address */
++#define R_SPARC_COPY		19	/* Copy symbol at runtime */
++#define R_SPARC_GLOB_DAT	20	/* Create GOT entry */
++#define R_SPARC_JMP_SLOT	21	/* Create PLT entry */
++#define R_SPARC_RELATIVE	22	/* Adjust by program base */
++#define R_SPARC_UA32		23	/* Direct 32 bit unaligned */
++
++/* Additional Sparc64 relocs.  */
++
++#define R_SPARC_PLT32		24	/* Direct 32 bit ref to PLT entry */
++#define R_SPARC_HIPLT22		25	/* High 22 bit PLT entry */
++#define R_SPARC_LOPLT10		26	/* Truncated 10 bit PLT entry */
++#define R_SPARC_PCPLT32		27	/* PC rel 32 bit ref to PLT entry */
++#define R_SPARC_PCPLT22		28	/* PC rel high 22 bit PLT entry */
++#define R_SPARC_PCPLT10		29	/* PC rel trunc 10 bit PLT entry */
++#define R_SPARC_10		30	/* Direct 10 bit */
++#define R_SPARC_11		31	/* Direct 11 bit */
++#define R_SPARC_64		32	/* Direct 64 bit */
++#define R_SPARC_OLO10		33	/* 10bit with secondary 13bit addend */
++#define R_SPARC_HH22		34	/* Top 22 bits of direct 64 bit */
++#define R_SPARC_HM10		35	/* High middle 10 bits of ... */
++#define R_SPARC_LM22		36	/* Low middle 22 bits of ... */
++#define R_SPARC_PC_HH22		37	/* Top 22 bits of pc rel 64 bit */
++#define R_SPARC_PC_HM10		38	/* High middle 10 bit of ... */
++#define R_SPARC_PC_LM22		39	/* Low miggle 22 bits of ... */
++#define R_SPARC_WDISP16		40	/* PC relative 16 bit shifted */
++#define R_SPARC_WDISP19		41	/* PC relative 19 bit shifted */
++#define R_SPARC_GLOB_JMP	42	/* was part of v9 ABI but was removed */
++#define R_SPARC_7		43	/* Direct 7 bit */
++#define R_SPARC_5		44	/* Direct 5 bit */
++#define R_SPARC_6		45	/* Direct 6 bit */
++#define R_SPARC_DISP64		46	/* PC relative 64 bit */
++#define R_SPARC_PLT64		47	/* Direct 64 bit ref to PLT entry */
++#define R_SPARC_HIX22		48	/* High 22 bit complemented */
++#define R_SPARC_LOX10		49	/* Truncated 11 bit complemented */
++#define R_SPARC_H44		50	/* Direct high 12 of 44 bit */
++#define R_SPARC_M44		51	/* Direct mid 22 of 44 bit */
++#define R_SPARC_L44		52	/* Direct low 10 of 44 bit */
++#define R_SPARC_REGISTER	53	/* Global register usage */
++#define R_SPARC_UA64		54	/* Direct 64 bit unaligned */
++#define R_SPARC_UA16		55	/* Direct 16 bit unaligned */
++#define R_SPARC_TLS_GD_HI22	56
++#define R_SPARC_TLS_GD_LO10	57
++#define R_SPARC_TLS_GD_ADD	58
++#define R_SPARC_TLS_GD_CALL	59
++#define R_SPARC_TLS_LDM_HI22	60
++#define R_SPARC_TLS_LDM_LO10	61
++#define R_SPARC_TLS_LDM_ADD	62
++#define R_SPARC_TLS_LDM_CALL	63
++#define R_SPARC_TLS_LDO_HIX22	64
++#define R_SPARC_TLS_LDO_LOX10	65
++#define R_SPARC_TLS_LDO_ADD	66
++#define R_SPARC_TLS_IE_HI22	67
++#define R_SPARC_TLS_IE_LO10	68
++#define R_SPARC_TLS_IE_LD	69
++#define R_SPARC_TLS_IE_LDX	70
++#define R_SPARC_TLS_IE_ADD	71
++#define R_SPARC_TLS_LE_HIX22	72
++#define R_SPARC_TLS_LE_LOX10	73
++#define R_SPARC_TLS_DTPMOD32	74
++#define R_SPARC_TLS_DTPMOD64	75
++#define R_SPARC_TLS_DTPOFF32	76
++#define R_SPARC_TLS_DTPOFF64	77
++#define R_SPARC_TLS_TPOFF32	78
++#define R_SPARC_TLS_TPOFF64	79
++#define R_SPARC_GOTDATA_HIX22	80
++#define R_SPARC_GOTDATA_LOX10	81
++#define R_SPARC_GOTDATA_OP_HIX22	82
++#define R_SPARC_GOTDATA_OP_LOX10	83
++#define R_SPARC_GOTDATA_OP	84
++#define R_SPARC_H34		85
++#define R_SPARC_SIZE32		86
++#define R_SPARC_SIZE64		87
++#define R_SPARC_WDISP10		88
++#define R_SPARC_JMP_IREL	248
++#define R_SPARC_IRELATIVE	249
++#define R_SPARC_GNU_VTINHERIT	250
++#define R_SPARC_GNU_VTENTRY	251
++#define R_SPARC_REV32		252
++/* Keep this the last entry.  */
++#define R_SPARC_NUM		253
++
++/* For Sparc64, legal values for d_tag of Elf64_Dyn.  */
++
++#define DT_SPARC_REGISTER 0x70000001
++#define DT_SPARC_NUM	2
++
++/* MIPS R3000 specific definitions.  */
++
++/* Legal values for e_flags field of Elf32_Ehdr.  */
++
++#define EF_MIPS_NOREORDER   1		/* A .noreorder directive was used */
++#define EF_MIPS_PIC	    2		/* Contains PIC code */
++#define EF_MIPS_CPIC	    4		/* Uses PIC calling sequence */
++#define EF_MIPS_XGOT	    8
++#define EF_MIPS_64BIT_WHIRL 16
++#define EF_MIPS_ABI2	    32
++#define EF_MIPS_ABI_ON32    64
++#define EF_MIPS_ARCH	    0xf0000000	/* MIPS architecture level */
++
++/* Legal values for MIPS architecture level.  */
++
++#define EF_MIPS_ARCH_1	    0x00000000	/* -mips1 code.  */
++#define EF_MIPS_ARCH_2	    0x10000000	/* -mips2 code.  */
++#define EF_MIPS_ARCH_3	    0x20000000	/* -mips3 code.  */
++#define EF_MIPS_ARCH_4	    0x30000000	/* -mips4 code.  */
++#define EF_MIPS_ARCH_5	    0x40000000	/* -mips5 code.  */
++#define EF_MIPS_ARCH_32	    0x60000000	/* MIPS32 code.  */
++#define EF_MIPS_ARCH_64	    0x70000000	/* MIPS64 code.  */
++
++/* The following are non-official names and should not be used.  */
++
++#define E_MIPS_ARCH_1	  0x00000000	/* -mips1 code.  */
++#define E_MIPS_ARCH_2	  0x10000000	/* -mips2 code.  */
++#define E_MIPS_ARCH_3	  0x20000000	/* -mips3 code.  */
++#define E_MIPS_ARCH_4	  0x30000000	/* -mips4 code.  */
++#define E_MIPS_ARCH_5	  0x40000000	/* -mips5 code.  */
++#define E_MIPS_ARCH_32	  0x60000000	/* MIPS32 code.  */
++#define E_MIPS_ARCH_64	  0x70000000	/* MIPS64 code.  */
++
++/* Special section indices.  */
++
++#define SHN_MIPS_ACOMMON    0xff00	/* Allocated common symbols */
++#define SHN_MIPS_TEXT	    0xff01	/* Allocated test symbols.  */
++#define SHN_MIPS_DATA	    0xff02	/* Allocated data symbols.  */
++#define SHN_MIPS_SCOMMON    0xff03	/* Small common symbols */
++#define SHN_MIPS_SUNDEFINED 0xff04	/* Small undefined symbols */
++
++/* Legal values for sh_type field of Elf32_Shdr.  */
++
++#define SHT_MIPS_LIBLIST       0x70000000 /* Shared objects used in link */
++#define SHT_MIPS_MSYM	       0x70000001
++#define SHT_MIPS_CONFLICT      0x70000002 /* Conflicting symbols */
++#define SHT_MIPS_GPTAB	       0x70000003 /* Global data area sizes */
++#define SHT_MIPS_UCODE	       0x70000004 /* Reserved for SGI/MIPS compilers */
++#define SHT_MIPS_DEBUG	       0x70000005 /* MIPS ECOFF debugging information*/
++#define SHT_MIPS_REGINFO       0x70000006 /* Register usage information */
++#define SHT_MIPS_PACKAGE       0x70000007
++#define SHT_MIPS_PACKSYM       0x70000008
++#define SHT_MIPS_RELD	       0x70000009
++#define SHT_MIPS_IFACE         0x7000000b
++#define SHT_MIPS_CONTENT       0x7000000c
++#define SHT_MIPS_OPTIONS       0x7000000d /* Miscellaneous options.  */
++#define SHT_MIPS_SHDR	       0x70000010
++#define SHT_MIPS_FDESC	       0x70000011
++#define SHT_MIPS_EXTSYM	       0x70000012
++#define SHT_MIPS_DENSE	       0x70000013
++#define SHT_MIPS_PDESC	       0x70000014
++#define SHT_MIPS_LOCSYM	       0x70000015
++#define SHT_MIPS_AUXSYM	       0x70000016
++#define SHT_MIPS_OPTSYM	       0x70000017
++#define SHT_MIPS_LOCSTR	       0x70000018
++#define SHT_MIPS_LINE	       0x70000019
++#define SHT_MIPS_RFDESC	       0x7000001a
++#define SHT_MIPS_DELTASYM      0x7000001b
++#define SHT_MIPS_DELTAINST     0x7000001c
++#define SHT_MIPS_DELTACLASS    0x7000001d
++#define SHT_MIPS_DWARF         0x7000001e /* DWARF debugging information.  */
++#define SHT_MIPS_DELTADECL     0x7000001f
++#define SHT_MIPS_SYMBOL_LIB    0x70000020
++#define SHT_MIPS_EVENTS	       0x70000021 /* Event section.  */
++#define SHT_MIPS_TRANSLATE     0x70000022
++#define SHT_MIPS_PIXIE	       0x70000023
++#define SHT_MIPS_XLATE	       0x70000024
++#define SHT_MIPS_XLATE_DEBUG   0x70000025
++#define SHT_MIPS_WHIRL	       0x70000026
++#define SHT_MIPS_EH_REGION     0x70000027
++#define SHT_MIPS_XLATE_OLD     0x70000028
++#define SHT_MIPS_PDR_EXCEPTION 0x70000029
++
++/* Legal values for sh_flags field of Elf32_Shdr.  */
++
++#define SHF_MIPS_GPREL	 0x10000000	/* Must be part of global data area */
++#define SHF_MIPS_MERGE	 0x20000000
++#define SHF_MIPS_ADDR	 0x40000000
++#define SHF_MIPS_STRINGS 0x80000000
++#define SHF_MIPS_NOSTRIP 0x08000000
++#define SHF_MIPS_LOCAL	 0x04000000
++#define SHF_MIPS_NAMES	 0x02000000
++#define SHF_MIPS_NODUPE	 0x01000000
++
++
++/* Symbol tables.  */
++
++/* MIPS specific values for `st_other'.  */
++#define STO_MIPS_DEFAULT		0x0
++#define STO_MIPS_INTERNAL		0x1
++#define STO_MIPS_HIDDEN			0x2
++#define STO_MIPS_PROTECTED		0x3
++#define STO_MIPS_PLT			0x8
++#define STO_MIPS_SC_ALIGN_UNUSED	0xff
++
++/* MIPS specific values for `st_info'.  */
++#define STB_MIPS_SPLIT_COMMON		13
++
++/* Entries found in sections of type SHT_MIPS_GPTAB.  */
++
++typedef union
++{
++  struct
++    {
++      Elf32_Word gt_current_g_value;	/* -G value used for compilation */
++      Elf32_Word gt_unused;		/* Not used */
++    } gt_header;			/* First entry in section */
++  struct
++    {
++      Elf32_Word gt_g_value;		/* If this value were used for -G */
++      Elf32_Word gt_bytes;		/* This many bytes would be used */
++    } gt_entry;				/* Subsequent entries in section */
++} Elf32_gptab;
++
++/* Entry found in sections of type SHT_MIPS_REGINFO.  */
++
++typedef struct
++{
++  Elf32_Word	ri_gprmask;		/* General registers used */
++  Elf32_Word	ri_cprmask[4];		/* Coprocessor registers used */
++  Elf32_Sword	ri_gp_value;		/* $gp register value */
++} Elf32_RegInfo;
++
++/* Entries found in sections of type SHT_MIPS_OPTIONS.  */
++
++typedef struct
++{
++  unsigned char kind;		/* Determines interpretation of the
++				   variable part of descriptor.  */
++  unsigned char size;		/* Size of descriptor, including header.  */
++  Elf32_Section section;	/* Section header index of section affected,
++				   0 for global options.  */
++  Elf32_Word info;		/* Kind-specific information.  */
++} Elf_Options;
++
++/* Values for `kind' field in Elf_Options.  */
++
++#define ODK_NULL	0	/* Undefined.  */
++#define ODK_REGINFO	1	/* Register usage information.  */
++#define ODK_EXCEPTIONS	2	/* Exception processing options.  */
++#define ODK_PAD		3	/* Section padding options.  */
++#define ODK_HWPATCH	4	/* Hardware workarounds performed */
++#define ODK_FILL	5	/* record the fill value used by the linker. */
++#define ODK_TAGS	6	/* reserve space for desktop tools to write. */
++#define ODK_HWAND	7	/* HW workarounds.  'AND' bits when merging. */
++#define ODK_HWOR	8	/* HW workarounds.  'OR' bits when merging.  */
++
++/* Values for `info' in Elf_Options for ODK_EXCEPTIONS entries.  */
++
++#define OEX_FPU_MIN	0x1f	/* FPE's which MUST be enabled.  */
++#define OEX_FPU_MAX	0x1f00	/* FPE's which MAY be enabled.  */
++#define OEX_PAGE0	0x10000	/* page zero must be mapped.  */
++#define OEX_SMM		0x20000	/* Force sequential memory mode?  */
++#define OEX_FPDBUG	0x40000	/* Force floating point debug mode?  */
++#define OEX_PRECISEFP	OEX_FPDBUG
++#define OEX_DISMISS	0x80000	/* Dismiss invalid address faults?  */
++
++#define OEX_FPU_INVAL	0x10
++#define OEX_FPU_DIV0	0x08
++#define OEX_FPU_OFLO	0x04
++#define OEX_FPU_UFLO	0x02
++#define OEX_FPU_INEX	0x01
++
++/* Masks for `info' in Elf_Options for an ODK_HWPATCH entry.  */
++
++#define OHW_R4KEOP	0x1	/* R4000 end-of-page patch.  */
++#define OHW_R8KPFETCH	0x2	/* may need R8000 prefetch patch.  */
++#define OHW_R5KEOP	0x4	/* R5000 end-of-page patch.  */
++#define OHW_R5KCVTL	0x8	/* R5000 cvt.[ds].l bug.  clean=1.  */
++
++#define OPAD_PREFIX	0x1
++#define OPAD_POSTFIX	0x2
++#define OPAD_SYMBOL	0x4
++
++/* Entry found in `.options' section.  */
++
++typedef struct
++{
++  Elf32_Word hwp_flags1;	/* Extra flags.  */
++  Elf32_Word hwp_flags2;	/* Extra flags.  */
++} Elf_Options_Hw;
++
++/* Masks for `info' in ElfOptions for ODK_HWAND and ODK_HWOR entries.  */
++
++#define OHWA0_R4KEOP_CHECKED	0x00000001
++#define OHWA1_R4KEOP_CLEAN	0x00000002
++
++/* MIPS relocs.  */
++
++#define R_MIPS_NONE		0	/* No reloc */
++#define R_MIPS_16		1	/* Direct 16 bit */
++#define R_MIPS_32		2	/* Direct 32 bit */
++#define R_MIPS_REL32		3	/* PC relative 32 bit */
++#define R_MIPS_26		4	/* Direct 26 bit shifted */
++#define R_MIPS_HI16		5	/* High 16 bit */
++#define R_MIPS_LO16		6	/* Low 16 bit */
++#define R_MIPS_GPREL16		7	/* GP relative 16 bit */
++#define R_MIPS_LITERAL		8	/* 16 bit literal entry */
++#define R_MIPS_GOT16		9	/* 16 bit GOT entry */
++#define R_MIPS_PC16		10	/* PC relative 16 bit */
++#define R_MIPS_CALL16		11	/* 16 bit GOT entry for function */
++#define R_MIPS_GPREL32		12	/* GP relative 32 bit */
++
++#define R_MIPS_SHIFT5		16
++#define R_MIPS_SHIFT6		17
++#define R_MIPS_64		18
++#define R_MIPS_GOT_DISP		19
++#define R_MIPS_GOT_PAGE		20
++#define R_MIPS_GOT_OFST		21
++#define R_MIPS_GOT_HI16		22
++#define R_MIPS_GOT_LO16		23
++#define R_MIPS_SUB		24
++#define R_MIPS_INSERT_A		25
++#define R_MIPS_INSERT_B		26
++#define R_MIPS_DELETE		27
++#define R_MIPS_HIGHER		28
++#define R_MIPS_HIGHEST		29
++#define R_MIPS_CALL_HI16	30
++#define R_MIPS_CALL_LO16	31
++#define R_MIPS_SCN_DISP		32
++#define R_MIPS_REL16		33
++#define R_MIPS_ADD_IMMEDIATE	34
++#define R_MIPS_PJUMP		35
++#define R_MIPS_RELGOT		36
++#define R_MIPS_JALR		37
++#define R_MIPS_TLS_DTPMOD32	38	/* Module number 32 bit */
++#define R_MIPS_TLS_DTPREL32	39	/* Module-relative offset 32 bit */
++#define R_MIPS_TLS_DTPMOD64	40	/* Module number 64 bit */
++#define R_MIPS_TLS_DTPREL64	41	/* Module-relative offset 64 bit */
++#define R_MIPS_TLS_GD		42	/* 16 bit GOT offset for GD */
++#define R_MIPS_TLS_LDM		43	/* 16 bit GOT offset for LDM */
++#define R_MIPS_TLS_DTPREL_HI16	44	/* Module-relative offset, high 16 bits */
++#define R_MIPS_TLS_DTPREL_LO16	45	/* Module-relative offset, low 16 bits */
++#define R_MIPS_TLS_GOTTPREL	46	/* 16 bit GOT offset for IE */
++#define R_MIPS_TLS_TPREL32	47	/* TP-relative offset, 32 bit */
++#define R_MIPS_TLS_TPREL64	48	/* TP-relative offset, 64 bit */
++#define R_MIPS_TLS_TPREL_HI16	49	/* TP-relative offset, high 16 bits */
++#define R_MIPS_TLS_TPREL_LO16	50	/* TP-relative offset, low 16 bits */
++#define R_MIPS_GLOB_DAT		51
++#define R_MIPS_COPY		126
++#define R_MIPS_JUMP_SLOT        127
++/* Keep this the last entry.  */
++#define R_MIPS_NUM		128
++
++/* Legal values for p_type field of Elf32_Phdr.  */
++
++#define PT_MIPS_REGINFO	0x70000000	/* Register usage information */
++#define PT_MIPS_RTPROC  0x70000001	/* Runtime procedure table. */
++#define PT_MIPS_OPTIONS 0x70000002
++
++/* Special program header types.  */
++
++#define PF_MIPS_LOCAL	0x10000000
++
++/* Legal values for d_tag field of Elf32_Dyn.  */
++
++#define DT_MIPS_RLD_VERSION  0x70000001	/* Runtime linker interface version */
++#define DT_MIPS_TIME_STAMP   0x70000002	/* Timestamp */
++#define DT_MIPS_ICHECKSUM    0x70000003	/* Checksum */
++#define DT_MIPS_IVERSION     0x70000004	/* Version string (string tbl index) */
++#define DT_MIPS_FLAGS	     0x70000005	/* Flags */
++#define DT_MIPS_BASE_ADDRESS 0x70000006	/* Base address */
++#define DT_MIPS_MSYM	     0x70000007
++#define DT_MIPS_CONFLICT     0x70000008	/* Address of CONFLICT section */
++#define DT_MIPS_LIBLIST	     0x70000009	/* Address of LIBLIST section */
++#define DT_MIPS_LOCAL_GOTNO  0x7000000a	/* Number of local GOT entries */
++#define DT_MIPS_CONFLICTNO   0x7000000b	/* Number of CONFLICT entries */
++#define DT_MIPS_LIBLISTNO    0x70000010	/* Number of LIBLIST entries */
++#define DT_MIPS_SYMTABNO     0x70000011	/* Number of DYNSYM entries */
++#define DT_MIPS_UNREFEXTNO   0x70000012	/* First external DYNSYM */
++#define DT_MIPS_GOTSYM	     0x70000013	/* First GOT entry in DYNSYM */
++#define DT_MIPS_HIPAGENO     0x70000014	/* Number of GOT page table entries */
++#define DT_MIPS_RLD_MAP	     0x70000016	/* Address of run time loader map.  */
++#define DT_MIPS_DELTA_CLASS  0x70000017	/* Delta C++ class definition.  */
++#define DT_MIPS_DELTA_CLASS_NO    0x70000018 /* Number of entries in
++						DT_MIPS_DELTA_CLASS.  */
++#define DT_MIPS_DELTA_INSTANCE    0x70000019 /* Delta C++ class instances.  */
++#define DT_MIPS_DELTA_INSTANCE_NO 0x7000001a /* Number of entries in
++						DT_MIPS_DELTA_INSTANCE.  */
++#define DT_MIPS_DELTA_RELOC  0x7000001b /* Delta relocations.  */
++#define DT_MIPS_DELTA_RELOC_NO 0x7000001c /* Number of entries in
++					     DT_MIPS_DELTA_RELOC.  */
++#define DT_MIPS_DELTA_SYM    0x7000001d /* Delta symbols that Delta
++					   relocations refer to.  */
++#define DT_MIPS_DELTA_SYM_NO 0x7000001e /* Number of entries in
++					   DT_MIPS_DELTA_SYM.  */
++#define DT_MIPS_DELTA_CLASSSYM 0x70000020 /* Delta symbols that hold the
++					     class declaration.  */
++#define DT_MIPS_DELTA_CLASSSYM_NO 0x70000021 /* Number of entries in
++						DT_MIPS_DELTA_CLASSSYM.  */
++#define DT_MIPS_CXX_FLAGS    0x70000022 /* Flags indicating for C++ flavor.  */
++#define DT_MIPS_PIXIE_INIT   0x70000023
++#define DT_MIPS_SYMBOL_LIB   0x70000024
++#define DT_MIPS_LOCALPAGE_GOTIDX 0x70000025
++#define DT_MIPS_LOCAL_GOTIDX 0x70000026
++#define DT_MIPS_HIDDEN_GOTIDX 0x70000027
++#define DT_MIPS_PROTECTED_GOTIDX 0x70000028
++#define DT_MIPS_OPTIONS	     0x70000029 /* Address of .options.  */
++#define DT_MIPS_INTERFACE    0x7000002a /* Address of .interface.  */
++#define DT_MIPS_DYNSTR_ALIGN 0x7000002b
++#define DT_MIPS_INTERFACE_SIZE 0x7000002c /* Size of the .interface section. */
++#define DT_MIPS_RLD_TEXT_RESOLVE_ADDR 0x7000002d /* Address of rld_text_rsolve
++						    function stored in GOT.  */
++#define DT_MIPS_PERF_SUFFIX  0x7000002e /* Default suffix of dso to be added
++					   by rld on dlopen() calls.  */
++#define DT_MIPS_COMPACT_SIZE 0x7000002f /* (O32)Size of compact rel section. */
++#define DT_MIPS_GP_VALUE     0x70000030 /* GP value for aux GOTs.  */
++#define DT_MIPS_AUX_DYNAMIC  0x70000031 /* Address of aux .dynamic.  */
++/* The address of .got.plt in an executable using the new non-PIC ABI.  */
++#define DT_MIPS_PLTGOT	     0x70000032
++/* The base of the PLT in an executable using the new non-PIC ABI if that
++   PLT is writable.  For a non-writable PLT, this is omitted or has a zero
++   value.  */
++#define DT_MIPS_RWPLT        0x70000034
++#define DT_MIPS_NUM	     0x35
++
++/* Legal values for DT_MIPS_FLAGS Elf32_Dyn entry.  */
++
++#define RHF_NONE		   0		/* No flags */
++#define RHF_QUICKSTART		   (1 << 0)	/* Use quickstart */
++#define RHF_NOTPOT		   (1 << 1)	/* Hash size not power of 2 */
++#define RHF_NO_LIBRARY_REPLACEMENT (1 << 2)	/* Ignore LD_LIBRARY_PATH */
++#define RHF_NO_MOVE		   (1 << 3)
++#define RHF_SGI_ONLY		   (1 << 4)
++#define RHF_GUARANTEE_INIT	   (1 << 5)
++#define RHF_DELTA_C_PLUS_PLUS	   (1 << 6)
++#define RHF_GUARANTEE_START_INIT   (1 << 7)
++#define RHF_PIXIE		   (1 << 8)
++#define RHF_DEFAULT_DELAY_LOAD	   (1 << 9)
++#define RHF_REQUICKSTART	   (1 << 10)
++#define RHF_REQUICKSTARTED	   (1 << 11)
++#define RHF_CORD		   (1 << 12)
++#define RHF_NO_UNRES_UNDEF	   (1 << 13)
++#define RHF_RLD_ORDER_SAFE	   (1 << 14)
++
++/* Entries found in sections of type SHT_MIPS_LIBLIST.  */
++
++typedef struct
++{
++  Elf32_Word l_name;		/* Name (string table index) */
++  Elf32_Word l_time_stamp;	/* Timestamp */
++  Elf32_Word l_checksum;	/* Checksum */
++  Elf32_Word l_version;		/* Interface version */
++  Elf32_Word l_flags;		/* Flags */
++} Elf32_Lib;
++
++typedef struct
++{
++  Elf64_Word l_name;		/* Name (string table index) */
++  Elf64_Word l_time_stamp;	/* Timestamp */
++  Elf64_Word l_checksum;	/* Checksum */
++  Elf64_Word l_version;		/* Interface version */
++  Elf64_Word l_flags;		/* Flags */
++} Elf64_Lib;
++
++
++/* Legal values for l_flags.  */
++
++#define LL_NONE		  0
++#define LL_EXACT_MATCH	  (1 << 0)	/* Require exact match */
++#define LL_IGNORE_INT_VER (1 << 1)	/* Ignore interface version */
++#define LL_REQUIRE_MINOR  (1 << 2)
++#define LL_EXPORTS	  (1 << 3)
++#define LL_DELAY_LOAD	  (1 << 4)
++#define LL_DELTA	  (1 << 5)
++
++/* Entries found in sections of type SHT_MIPS_CONFLICT.  */
++
++typedef Elf32_Addr Elf32_Conflict;
++
++
++/* HPPA specific definitions.  */
++
++/* Legal values for e_flags field of Elf32_Ehdr.  */
++
++#define EF_PARISC_TRAPNIL	0x00010000 /* Trap nil pointer dereference.  */
++#define EF_PARISC_EXT		0x00020000 /* Program uses arch. extensions. */
++#define EF_PARISC_LSB		0x00040000 /* Program expects little endian. */
++#define EF_PARISC_WIDE		0x00080000 /* Program expects wide mode.  */
++#define EF_PARISC_NO_KABP	0x00100000 /* No kernel assisted branch
++					      prediction.  */
++#define EF_PARISC_LAZYSWAP	0x00400000 /* Allow lazy swapping.  */
++#define EF_PARISC_ARCH		0x0000ffff /* Architecture version.  */
++
++/* Defined values for `e_flags & EF_PARISC_ARCH' are:  */
++
++#define EFA_PARISC_1_0		    0x020b /* PA-RISC 1.0 big-endian.  */
++#define EFA_PARISC_1_1		    0x0210 /* PA-RISC 1.1 big-endian.  */
++#define EFA_PARISC_2_0		    0x0214 /* PA-RISC 2.0 big-endian.  */
++
++/* Additional section indeces.  */
++
++#define SHN_PARISC_ANSI_COMMON	0xff00	   /* Section for tenatively declared
++					      symbols in ANSI C.  */
++#define SHN_PARISC_HUGE_COMMON	0xff01	   /* Common blocks in huge model.  */
++
++/* Legal values for sh_type field of Elf32_Shdr.  */
++
++#define SHT_PARISC_EXT		0x70000000 /* Contains product specific ext. */
++#define SHT_PARISC_UNWIND	0x70000001 /* Unwind information.  */
++#define SHT_PARISC_DOC		0x70000002 /* Debug info for optimized code. */
++
++/* Legal values for sh_flags field of Elf32_Shdr.  */
++
++#define SHF_PARISC_SHORT	0x20000000 /* Section with short addressing. */
++#define SHF_PARISC_HUGE		0x40000000 /* Section far from gp.  */
++#define SHF_PARISC_SBP		0x80000000 /* Static branch prediction code. */
++
++/* Legal values for ST_TYPE subfield of st_info (symbol type).  */
++
++#define STT_PARISC_MILLICODE	13	/* Millicode function entry point.  */
++
++#define STT_HP_OPAQUE		(STT_LOOS + 0x1)
++#define STT_HP_STUB		(STT_LOOS + 0x2)
++
++/* HPPA relocs.  */
++
++#define R_PARISC_NONE		0	/* No reloc.  */
++#define R_PARISC_DIR32		1	/* Direct 32-bit reference.  */
++#define R_PARISC_DIR21L		2	/* Left 21 bits of eff. address.  */
++#define R_PARISC_DIR17R		3	/* Right 17 bits of eff. address.  */
++#define R_PARISC_DIR17F		4	/* 17 bits of eff. address.  */
++#define R_PARISC_DIR14R		6	/* Right 14 bits of eff. address.  */
++#define R_PARISC_PCREL32	9	/* 32-bit rel. address.  */
++#define R_PARISC_PCREL21L	10	/* Left 21 bits of rel. address.  */
++#define R_PARISC_PCREL17R	11	/* Right 17 bits of rel. address.  */
++#define R_PARISC_PCREL17F	12	/* 17 bits of rel. address.  */
++#define R_PARISC_PCREL14R	14	/* Right 14 bits of rel. address.  */
++#define R_PARISC_DPREL21L	18	/* Left 21 bits of rel. address.  */
++#define R_PARISC_DPREL14R	22	/* Right 14 bits of rel. address.  */
++#define R_PARISC_GPREL21L	26	/* GP-relative, left 21 bits.  */
++#define R_PARISC_GPREL14R	30	/* GP-relative, right 14 bits.  */
++#define R_PARISC_LTOFF21L	34	/* LT-relative, left 21 bits.  */
++#define R_PARISC_LTOFF14R	38	/* LT-relative, right 14 bits.  */
++#define R_PARISC_SECREL32	41	/* 32 bits section rel. address.  */
++#define R_PARISC_SEGBASE	48	/* No relocation, set segment base.  */
++#define R_PARISC_SEGREL32	49	/* 32 bits segment rel. address.  */
++#define R_PARISC_PLTOFF21L	50	/* PLT rel. address, left 21 bits.  */
++#define R_PARISC_PLTOFF14R	54	/* PLT rel. address, right 14 bits.  */
++#define R_PARISC_LTOFF_FPTR32	57	/* 32 bits LT-rel. function pointer. */
++#define R_PARISC_LTOFF_FPTR21L	58	/* LT-rel. fct ptr, left 21 bits. */
++#define R_PARISC_LTOFF_FPTR14R	62	/* LT-rel. fct ptr, right 14 bits. */
++#define R_PARISC_FPTR64		64	/* 64 bits function address.  */
++#define R_PARISC_PLABEL32	65	/* 32 bits function address.  */
++#define R_PARISC_PLABEL21L	66	/* Left 21 bits of fdesc address.  */
++#define R_PARISC_PLABEL14R	70	/* Right 14 bits of fdesc address.  */
++#define R_PARISC_PCREL64	72	/* 64 bits PC-rel. address.  */
++#define R_PARISC_PCREL22F	74	/* 22 bits PC-rel. address.  */
++#define R_PARISC_PCREL14WR	75	/* PC-rel. address, right 14 bits.  */
++#define R_PARISC_PCREL14DR	76	/* PC rel. address, right 14 bits.  */
++#define R_PARISC_PCREL16F	77	/* 16 bits PC-rel. address.  */
++#define R_PARISC_PCREL16WF	78	/* 16 bits PC-rel. address.  */
++#define R_PARISC_PCREL16DF	79	/* 16 bits PC-rel. address.  */
++#define R_PARISC_DIR64		80	/* 64 bits of eff. address.  */
++#define R_PARISC_DIR14WR	83	/* 14 bits of eff. address.  */
++#define R_PARISC_DIR14DR	84	/* 14 bits of eff. address.  */
++#define R_PARISC_DIR16F		85	/* 16 bits of eff. address.  */
++#define R_PARISC_DIR16WF	86	/* 16 bits of eff. address.  */
++#define R_PARISC_DIR16DF	87	/* 16 bits of eff. address.  */
++#define R_PARISC_GPREL64	88	/* 64 bits of GP-rel. address.  */
++#define R_PARISC_GPREL14WR	91	/* GP-rel. address, right 14 bits.  */
++#define R_PARISC_GPREL14DR	92	/* GP-rel. address, right 14 bits.  */
++#define R_PARISC_GPREL16F	93	/* 16 bits GP-rel. address.  */
++#define R_PARISC_GPREL16WF	94	/* 16 bits GP-rel. address.  */
++#define R_PARISC_GPREL16DF	95	/* 16 bits GP-rel. address.  */
++#define R_PARISC_LTOFF64	96	/* 64 bits LT-rel. address.  */
++#define R_PARISC_LTOFF14WR	99	/* LT-rel. address, right 14 bits.  */
++#define R_PARISC_LTOFF14DR	100	/* LT-rel. address, right 14 bits.  */
++#define R_PARISC_LTOFF16F	101	/* 16 bits LT-rel. address.  */
++#define R_PARISC_LTOFF16WF	102	/* 16 bits LT-rel. address.  */
++#define R_PARISC_LTOFF16DF	103	/* 16 bits LT-rel. address.  */
++#define R_PARISC_SECREL64	104	/* 64 bits section rel. address.  */
++#define R_PARISC_SEGREL64	112	/* 64 bits segment rel. address.  */
++#define R_PARISC_PLTOFF14WR	115	/* PLT-rel. address, right 14 bits.  */
++#define R_PARISC_PLTOFF14DR	116	/* PLT-rel. address, right 14 bits.  */
++#define R_PARISC_PLTOFF16F	117	/* 16 bits LT-rel. address.  */
++#define R_PARISC_PLTOFF16WF	118	/* 16 bits PLT-rel. address.  */
++#define R_PARISC_PLTOFF16DF	119	/* 16 bits PLT-rel. address.  */
++#define R_PARISC_LTOFF_FPTR64	120	/* 64 bits LT-rel. function ptr.  */
++#define R_PARISC_LTOFF_FPTR14WR	123	/* LT-rel. fct. ptr., right 14 bits. */
++#define R_PARISC_LTOFF_FPTR14DR	124	/* LT-rel. fct. ptr., right 14 bits. */
++#define R_PARISC_LTOFF_FPTR16F	125	/* 16 bits LT-rel. function ptr.  */
++#define R_PARISC_LTOFF_FPTR16WF	126	/* 16 bits LT-rel. function ptr.  */
++#define R_PARISC_LTOFF_FPTR16DF	127	/* 16 bits LT-rel. function ptr.  */
++#define R_PARISC_LORESERVE	128
++#define R_PARISC_COPY		128	/* Copy relocation.  */
++#define R_PARISC_IPLT		129	/* Dynamic reloc, imported PLT */
++#define R_PARISC_EPLT		130	/* Dynamic reloc, exported PLT */
++#define R_PARISC_TPREL32	153	/* 32 bits TP-rel. address.  */
++#define R_PARISC_TPREL21L	154	/* TP-rel. address, left 21 bits.  */
++#define R_PARISC_TPREL14R	158	/* TP-rel. address, right 14 bits.  */
++#define R_PARISC_LTOFF_TP21L	162	/* LT-TP-rel. address, left 21 bits. */
++#define R_PARISC_LTOFF_TP14R	166	/* LT-TP-rel. address, right 14 bits.*/
++#define R_PARISC_LTOFF_TP14F	167	/* 14 bits LT-TP-rel. address.  */
++#define R_PARISC_TPREL64	216	/* 64 bits TP-rel. address.  */
++#define R_PARISC_TPREL14WR	219	/* TP-rel. address, right 14 bits.  */
++#define R_PARISC_TPREL14DR	220	/* TP-rel. address, right 14 bits.  */
++#define R_PARISC_TPREL16F	221	/* 16 bits TP-rel. address.  */
++#define R_PARISC_TPREL16WF	222	/* 16 bits TP-rel. address.  */
++#define R_PARISC_TPREL16DF	223	/* 16 bits TP-rel. address.  */
++#define R_PARISC_LTOFF_TP64	224	/* 64 bits LT-TP-rel. address.  */
++#define R_PARISC_LTOFF_TP14WR	227	/* LT-TP-rel. address, right 14 bits.*/
++#define R_PARISC_LTOFF_TP14DR	228	/* LT-TP-rel. address, right 14 bits.*/
++#define R_PARISC_LTOFF_TP16F	229	/* 16 bits LT-TP-rel. address.  */
++#define R_PARISC_LTOFF_TP16WF	230	/* 16 bits LT-TP-rel. address.  */
++#define R_PARISC_LTOFF_TP16DF	231	/* 16 bits LT-TP-rel. address.  */
++#define R_PARISC_GNU_VTENTRY	232
++#define R_PARISC_GNU_VTINHERIT	233
++#define R_PARISC_TLS_GD21L	234	/* GD 21-bit left.  */
++#define R_PARISC_TLS_GD14R	235	/* GD 14-bit right.  */
++#define R_PARISC_TLS_GDCALL	236	/* GD call to __t_g_a.  */
++#define R_PARISC_TLS_LDM21L	237	/* LD module 21-bit left.  */
++#define R_PARISC_TLS_LDM14R	238	/* LD module 14-bit right.  */
++#define R_PARISC_TLS_LDMCALL	239	/* LD module call to __t_g_a.  */
++#define R_PARISC_TLS_LDO21L	240	/* LD offset 21-bit left.  */
++#define R_PARISC_TLS_LDO14R	241	/* LD offset 14-bit right.  */
++#define R_PARISC_TLS_DTPMOD32	242	/* DTP module 32-bit.  */
++#define R_PARISC_TLS_DTPMOD64	243	/* DTP module 64-bit.  */
++#define R_PARISC_TLS_DTPOFF32	244	/* DTP offset 32-bit.  */
++#define R_PARISC_TLS_DTPOFF64	245	/* DTP offset 32-bit.  */
++#define R_PARISC_TLS_LE21L	R_PARISC_TPREL21L
++#define R_PARISC_TLS_LE14R	R_PARISC_TPREL14R
++#define R_PARISC_TLS_IE21L	R_PARISC_LTOFF_TP21L
++#define R_PARISC_TLS_IE14R	R_PARISC_LTOFF_TP14R
++#define R_PARISC_TLS_TPREL32	R_PARISC_TPREL32
++#define R_PARISC_TLS_TPREL64	R_PARISC_TPREL64
++#define R_PARISC_HIRESERVE	255
++
++/* Legal values for p_type field of Elf32_Phdr/Elf64_Phdr.  */
++
++#define PT_HP_TLS		(PT_LOOS + 0x0)
++#define PT_HP_CORE_NONE		(PT_LOOS + 0x1)
++#define PT_HP_CORE_VERSION	(PT_LOOS + 0x2)
++#define PT_HP_CORE_KERNEL	(PT_LOOS + 0x3)
++#define PT_HP_CORE_COMM		(PT_LOOS + 0x4)
++#define PT_HP_CORE_PROC		(PT_LOOS + 0x5)
++#define PT_HP_CORE_LOADABLE	(PT_LOOS + 0x6)
++#define PT_HP_CORE_STACK	(PT_LOOS + 0x7)
++#define PT_HP_CORE_SHM		(PT_LOOS + 0x8)
++#define PT_HP_CORE_MMF		(PT_LOOS + 0x9)
++#define PT_HP_PARALLEL		(PT_LOOS + 0x10)
++#define PT_HP_FASTBIND		(PT_LOOS + 0x11)
++#define PT_HP_OPT_ANNOT		(PT_LOOS + 0x12)
++#define PT_HP_HSL_ANNOT		(PT_LOOS + 0x13)
++#define PT_HP_STACK		(PT_LOOS + 0x14)
++
++#define PT_PARISC_ARCHEXT	0x70000000
++#define PT_PARISC_UNWIND	0x70000001
++
++/* Legal values for p_flags field of Elf32_Phdr/Elf64_Phdr.  */
++
++#define PF_PARISC_SBP		0x08000000
++
++#define PF_HP_PAGE_SIZE		0x00100000
++#define PF_HP_FAR_SHARED	0x00200000
++#define PF_HP_NEAR_SHARED	0x00400000
++#define PF_HP_CODE		0x01000000
++#define PF_HP_MODIFY		0x02000000
++#define PF_HP_LAZYSWAP		0x04000000
++#define PF_HP_SBP		0x08000000
++
++
++/* Alpha specific definitions.  */
++
++/* Legal values for e_flags field of Elf64_Ehdr.  */
++
++#define EF_ALPHA_32BIT		1	/* All addresses must be < 2GB.  */
++#define EF_ALPHA_CANRELAX	2	/* Relocations for relaxing exist.  */
++
++/* Legal values for sh_type field of Elf64_Shdr.  */
++
++/* These two are primerily concerned with ECOFF debugging info.  */
++#define SHT_ALPHA_DEBUG		0x70000001
++#define SHT_ALPHA_REGINFO	0x70000002
++
++/* Legal values for sh_flags field of Elf64_Shdr.  */
++
++#define SHF_ALPHA_GPREL		0x10000000
++
++/* Legal values for st_other field of Elf64_Sym.  */
++#define STO_ALPHA_NOPV		0x80	/* No PV required.  */
++#define STO_ALPHA_STD_GPLOAD	0x88	/* PV only used for initial ldgp.  */
++
++/* Alpha relocs.  */
++
++#define R_ALPHA_NONE		0	/* No reloc */
++#define R_ALPHA_REFLONG		1	/* Direct 32 bit */
++#define R_ALPHA_REFQUAD		2	/* Direct 64 bit */
++#define R_ALPHA_GPREL32		3	/* GP relative 32 bit */
++#define R_ALPHA_LITERAL		4	/* GP relative 16 bit w/optimization */
++#define R_ALPHA_LITUSE		5	/* Optimization hint for LITERAL */
++#define R_ALPHA_GPDISP		6	/* Add displacement to GP */
++#define R_ALPHA_BRADDR		7	/* PC+4 relative 23 bit shifted */
++#define R_ALPHA_HINT		8	/* PC+4 relative 16 bit shifted */
++#define R_ALPHA_SREL16		9	/* PC relative 16 bit */
++#define R_ALPHA_SREL32		10	/* PC relative 32 bit */
++#define R_ALPHA_SREL64		11	/* PC relative 64 bit */
++#define R_ALPHA_GPRELHIGH	17	/* GP relative 32 bit, high 16 bits */
++#define R_ALPHA_GPRELLOW	18	/* GP relative 32 bit, low 16 bits */
++#define R_ALPHA_GPREL16		19	/* GP relative 16 bit */
++#define R_ALPHA_COPY		24	/* Copy symbol at runtime */
++#define R_ALPHA_GLOB_DAT	25	/* Create GOT entry */
++#define R_ALPHA_JMP_SLOT	26	/* Create PLT entry */
++#define R_ALPHA_RELATIVE	27	/* Adjust by program base */
++#define R_ALPHA_TLS_GD_HI	28
++#define R_ALPHA_TLSGD		29
++#define R_ALPHA_TLS_LDM		30
++#define R_ALPHA_DTPMOD64	31
++#define R_ALPHA_GOTDTPREL	32
++#define R_ALPHA_DTPREL64	33
++#define R_ALPHA_DTPRELHI	34
++#define R_ALPHA_DTPRELLO	35
++#define R_ALPHA_DTPREL16	36
++#define R_ALPHA_GOTTPREL	37
++#define R_ALPHA_TPREL64		38
++#define R_ALPHA_TPRELHI		39
++#define R_ALPHA_TPRELLO		40
++#define R_ALPHA_TPREL16		41
++/* Keep this the last entry.  */
++#define R_ALPHA_NUM		46
++
++/* Magic values of the LITUSE relocation addend.  */
++#define LITUSE_ALPHA_ADDR	0
++#define LITUSE_ALPHA_BASE	1
++#define LITUSE_ALPHA_BYTOFF	2
++#define LITUSE_ALPHA_JSR	3
++#define LITUSE_ALPHA_TLS_GD	4
++#define LITUSE_ALPHA_TLS_LDM	5
++
++/* Legal values for d_tag of Elf64_Dyn.  */
++#define DT_ALPHA_PLTRO		(DT_LOPROC + 0)
++#define DT_ALPHA_NUM		1
++
++/* PowerPC specific declarations */
++
++/* Values for Elf32/64_Ehdr.e_flags.  */
++#define EF_PPC_EMB		0x80000000	/* PowerPC embedded flag */
++
++/* Cygnus local bits below */
++#define EF_PPC_RELOCATABLE	0x00010000	/* PowerPC -mrelocatable flag*/
++#define EF_PPC_RELOCATABLE_LIB	0x00008000	/* PowerPC -mrelocatable-lib
++						   flag */
++
++/* PowerPC relocations defined by the ABIs */
++#define R_PPC_NONE		0
++#define R_PPC_ADDR32		1	/* 32bit absolute address */
++#define R_PPC_ADDR24		2	/* 26bit address, 2 bits ignored.  */
++#define R_PPC_ADDR16		3	/* 16bit absolute address */
++#define R_PPC_ADDR16_LO		4	/* lower 16bit of absolute address */
++#define R_PPC_ADDR16_HI		5	/* high 16bit of absolute address */
++#define R_PPC_ADDR16_HA		6	/* adjusted high 16bit */
++#define R_PPC_ADDR14		7	/* 16bit address, 2 bits ignored */
++#define R_PPC_ADDR14_BRTAKEN	8
++#define R_PPC_ADDR14_BRNTAKEN	9
++#define R_PPC_REL24		10	/* PC relative 26 bit */
++#define R_PPC_REL14		11	/* PC relative 16 bit */
++#define R_PPC_REL14_BRTAKEN	12
++#define R_PPC_REL14_BRNTAKEN	13
++#define R_PPC_GOT16		14
++#define R_PPC_GOT16_LO		15
++#define R_PPC_GOT16_HI		16
++#define R_PPC_GOT16_HA		17
++#define R_PPC_PLTREL24		18
++#define R_PPC_COPY		19
++#define R_PPC_GLOB_DAT		20
++#define R_PPC_JMP_SLOT		21
++#define R_PPC_RELATIVE		22
++#define R_PPC_LOCAL24PC		23
++#define R_PPC_UADDR32		24
++#define R_PPC_UADDR16		25
++#define R_PPC_REL32		26
++#define R_PPC_PLT32		27
++#define R_PPC_PLTREL32		28
++#define R_PPC_PLT16_LO		29
++#define R_PPC_PLT16_HI		30
++#define R_PPC_PLT16_HA		31
++#define R_PPC_SDAREL16		32
++#define R_PPC_SECTOFF		33
++#define R_PPC_SECTOFF_LO	34
++#define R_PPC_SECTOFF_HI	35
++#define R_PPC_SECTOFF_HA	36
++
++/* PowerPC relocations defined for the TLS access ABI.  */
++#define R_PPC_TLS		67 /* none	(sym+add)@tls */
++#define R_PPC_DTPMOD32		68 /* word32	(sym+add)@dtpmod */
++#define R_PPC_TPREL16		69 /* half16*	(sym+add)@tprel */
++#define R_PPC_TPREL16_LO	70 /* half16	(sym+add)@tprel@l */
++#define R_PPC_TPREL16_HI	71 /* half16	(sym+add)@tprel@h */
++#define R_PPC_TPREL16_HA	72 /* half16	(sym+add)@tprel@ha */
++#define R_PPC_TPREL32		73 /* word32	(sym+add)@tprel */
++#define R_PPC_DTPREL16		74 /* half16*	(sym+add)@dtprel */
++#define R_PPC_DTPREL16_LO	75 /* half16	(sym+add)@dtprel@l */
++#define R_PPC_DTPREL16_HI	76 /* half16	(sym+add)@dtprel@h */
++#define R_PPC_DTPREL16_HA	77 /* half16	(sym+add)@dtprel@ha */
++#define R_PPC_DTPREL32		78 /* word32	(sym+add)@dtprel */
++#define R_PPC_GOT_TLSGD16	79 /* half16*	(sym+add)@got@tlsgd */
++#define R_PPC_GOT_TLSGD16_LO	80 /* half16	(sym+add)@got@tlsgd@l */
++#define R_PPC_GOT_TLSGD16_HI	81 /* half16	(sym+add)@got@tlsgd@h */
++#define R_PPC_GOT_TLSGD16_HA	82 /* half16	(sym+add)@got@tlsgd@ha */
++#define R_PPC_GOT_TLSLD16	83 /* half16*	(sym+add)@got@tlsld */
++#define R_PPC_GOT_TLSLD16_LO	84 /* half16	(sym+add)@got@tlsld@l */
++#define R_PPC_GOT_TLSLD16_HI	85 /* half16	(sym+add)@got@tlsld@h */
++#define R_PPC_GOT_TLSLD16_HA	86 /* half16	(sym+add)@got@tlsld@ha */
++#define R_PPC_GOT_TPREL16	87 /* half16*	(sym+add)@got@tprel */
++#define R_PPC_GOT_TPREL16_LO	88 /* half16	(sym+add)@got@tprel@l */
++#define R_PPC_GOT_TPREL16_HI	89 /* half16	(sym+add)@got@tprel@h */
++#define R_PPC_GOT_TPREL16_HA	90 /* half16	(sym+add)@got@tprel@ha */
++#define R_PPC_GOT_DTPREL16	91 /* half16*	(sym+add)@got@dtprel */
++#define R_PPC_GOT_DTPREL16_LO	92 /* half16*	(sym+add)@got@dtprel@l */
++#define R_PPC_GOT_DTPREL16_HI	93 /* half16*	(sym+add)@got@dtprel@h */
++#define R_PPC_GOT_DTPREL16_HA	94 /* half16*	(sym+add)@got@dtprel@ha */
++
++/* The remaining relocs are from the Embedded ELF ABI, and are not
++   in the SVR4 ELF ABI.  */
++#define R_PPC_EMB_NADDR32	101
++#define R_PPC_EMB_NADDR16	102
++#define R_PPC_EMB_NADDR16_LO	103
++#define R_PPC_EMB_NADDR16_HI	104
++#define R_PPC_EMB_NADDR16_HA	105
++#define R_PPC_EMB_SDAI16	106
++#define R_PPC_EMB_SDA2I16	107
++#define R_PPC_EMB_SDA2REL	108
++#define R_PPC_EMB_SDA21		109	/* 16 bit offset in SDA */
++#define R_PPC_EMB_MRKREF	110
++#define R_PPC_EMB_RELSEC16	111
++#define R_PPC_EMB_RELST_LO	112
++#define R_PPC_EMB_RELST_HI	113
++#define R_PPC_EMB_RELST_HA	114
++#define R_PPC_EMB_BIT_FLD	115
++#define R_PPC_EMB_RELSDA	116	/* 16 bit relative offset in SDA */
++
++/* Diab tool relocations.  */
++#define R_PPC_DIAB_SDA21_LO	180	/* like EMB_SDA21, but lower 16 bit */
++#define R_PPC_DIAB_SDA21_HI	181	/* like EMB_SDA21, but high 16 bit */
++#define R_PPC_DIAB_SDA21_HA	182	/* like EMB_SDA21, adjusted high 16 */
++#define R_PPC_DIAB_RELSDA_LO	183	/* like EMB_RELSDA, but lower 16 bit */
++#define R_PPC_DIAB_RELSDA_HI	184	/* like EMB_RELSDA, but high 16 bit */
++#define R_PPC_DIAB_RELSDA_HA	185	/* like EMB_RELSDA, adjusted high 16 */
++
++/* GNU extension to support local ifunc.  */
++#define R_PPC_IRELATIVE		248
++
++/* GNU relocs used in PIC code sequences.  */
++#define R_PPC_REL16		249	/* half16   (sym+add-.) */
++#define R_PPC_REL16_LO		250	/* half16   (sym+add-.)@l */
++#define R_PPC_REL16_HI		251	/* half16   (sym+add-.)@h */
++#define R_PPC_REL16_HA		252	/* half16   (sym+add-.)@ha */
++
++/* This is a phony reloc to handle any old fashioned TOC16 references
++   that may still be in object files.  */
++#define R_PPC_TOC16		255
++
++/* PowerPC specific values for the Dyn d_tag field.  */
++#define DT_PPC_GOT		(DT_LOPROC + 0)
++#define DT_PPC_NUM		1
++
++/* PowerPC64 relocations defined by the ABIs */
++#define R_PPC64_NONE		R_PPC_NONE
++#define R_PPC64_ADDR32		R_PPC_ADDR32 /* 32bit absolute address */
++#define R_PPC64_ADDR24		R_PPC_ADDR24 /* 26bit address, word aligned */
++#define R_PPC64_ADDR16		R_PPC_ADDR16 /* 16bit absolute address */
++#define R_PPC64_ADDR16_LO	R_PPC_ADDR16_LO	/* lower 16bits of address */
++#define R_PPC64_ADDR16_HI	R_PPC_ADDR16_HI	/* high 16bits of address. */
++#define R_PPC64_ADDR16_HA	R_PPC_ADDR16_HA /* adjusted high 16bits.  */
++#define R_PPC64_ADDR14		R_PPC_ADDR14 /* 16bit address, word aligned */
++#define R_PPC64_ADDR14_BRTAKEN	R_PPC_ADDR14_BRTAKEN
++#define R_PPC64_ADDR14_BRNTAKEN	R_PPC_ADDR14_BRNTAKEN
++#define R_PPC64_REL24		R_PPC_REL24 /* PC-rel. 26 bit, word aligned */
++#define R_PPC64_REL14		R_PPC_REL14 /* PC relative 16 bit */
++#define R_PPC64_REL14_BRTAKEN	R_PPC_REL14_BRTAKEN
++#define R_PPC64_REL14_BRNTAKEN	R_PPC_REL14_BRNTAKEN
++#define R_PPC64_GOT16		R_PPC_GOT16
++#define R_PPC64_GOT16_LO	R_PPC_GOT16_LO
++#define R_PPC64_GOT16_HI	R_PPC_GOT16_HI
++#define R_PPC64_GOT16_HA	R_PPC_GOT16_HA
++
++#define R_PPC64_COPY		R_PPC_COPY
++#define R_PPC64_GLOB_DAT	R_PPC_GLOB_DAT
++#define R_PPC64_JMP_SLOT	R_PPC_JMP_SLOT
++#define R_PPC64_RELATIVE	R_PPC_RELATIVE
++
++#define R_PPC64_UADDR32		R_PPC_UADDR32
++#define R_PPC64_UADDR16		R_PPC_UADDR16
++#define R_PPC64_REL32		R_PPC_REL32
++#define R_PPC64_PLT32		R_PPC_PLT32
++#define R_PPC64_PLTREL32	R_PPC_PLTREL32
++#define R_PPC64_PLT16_LO	R_PPC_PLT16_LO
++#define R_PPC64_PLT16_HI	R_PPC_PLT16_HI
++#define R_PPC64_PLT16_HA	R_PPC_PLT16_HA
++
++#define R_PPC64_SECTOFF		R_PPC_SECTOFF
++#define R_PPC64_SECTOFF_LO	R_PPC_SECTOFF_LO
++#define R_PPC64_SECTOFF_HI	R_PPC_SECTOFF_HI
++#define R_PPC64_SECTOFF_HA	R_PPC_SECTOFF_HA
++#define R_PPC64_ADDR30		37 /* word30 (S + A - P) >> 2 */
++#define R_PPC64_ADDR64		38 /* doubleword64 S + A */
++#define R_PPC64_ADDR16_HIGHER	39 /* half16 #higher(S + A) */
++#define R_PPC64_ADDR16_HIGHERA	40 /* half16 #highera(S + A) */
++#define R_PPC64_ADDR16_HIGHEST	41 /* half16 #highest(S + A) */
++#define R_PPC64_ADDR16_HIGHESTA	42 /* half16 #highesta(S + A) */
++#define R_PPC64_UADDR64		43 /* doubleword64 S + A */
++#define R_PPC64_REL64		44 /* doubleword64 S + A - P */
++#define R_PPC64_PLT64		45 /* doubleword64 L + A */
++#define R_PPC64_PLTREL64	46 /* doubleword64 L + A - P */
++#define R_PPC64_TOC16		47 /* half16* S + A - .TOC */
++#define R_PPC64_TOC16_LO	48 /* half16 #lo(S + A - .TOC.) */
++#define R_PPC64_TOC16_HI	49 /* half16 #hi(S + A - .TOC.) */
++#define R_PPC64_TOC16_HA	50 /* half16 #ha(S + A - .TOC.) */
++#define R_PPC64_TOC		51 /* doubleword64 .TOC */
++#define R_PPC64_PLTGOT16	52 /* half16* M + A */
++#define R_PPC64_PLTGOT16_LO	53 /* half16 #lo(M + A) */
++#define R_PPC64_PLTGOT16_HI	54 /* half16 #hi(M + A) */
++#define R_PPC64_PLTGOT16_HA	55 /* half16 #ha(M + A) */
++
++#define R_PPC64_ADDR16_DS	56 /* half16ds* (S + A) >> 2 */
++#define R_PPC64_ADDR16_LO_DS	57 /* half16ds  #lo(S + A) >> 2 */
++#define R_PPC64_GOT16_DS	58 /* half16ds* (G + A) >> 2 */
++#define R_PPC64_GOT16_LO_DS	59 /* half16ds  #lo(G + A) >> 2 */
++#define R_PPC64_PLT16_LO_DS	60 /* half16ds  #lo(L + A) >> 2 */
++#define R_PPC64_SECTOFF_DS	61 /* half16ds* (R + A) >> 2 */
++#define R_PPC64_SECTOFF_LO_DS	62 /* half16ds  #lo(R + A) >> 2 */
++#define R_PPC64_TOC16_DS	63 /* half16ds* (S + A - .TOC.) >> 2 */
++#define R_PPC64_TOC16_LO_DS	64 /* half16ds  #lo(S + A - .TOC.) >> 2 */
++#define R_PPC64_PLTGOT16_DS	65 /* half16ds* (M + A) >> 2 */
++#define R_PPC64_PLTGOT16_LO_DS	66 /* half16ds  #lo(M + A) >> 2 */
++
++/* PowerPC64 relocations defined for the TLS access ABI.  */
++#define R_PPC64_TLS		67 /* none	(sym+add)@tls */
++#define R_PPC64_DTPMOD64	68 /* doubleword64 (sym+add)@dtpmod */
++#define R_PPC64_TPREL16		69 /* half16*	(sym+add)@tprel */
++#define R_PPC64_TPREL16_LO	70 /* half16	(sym+add)@tprel@l */
++#define R_PPC64_TPREL16_HI	71 /* half16	(sym+add)@tprel@h */
++#define R_PPC64_TPREL16_HA	72 /* half16	(sym+add)@tprel@ha */
++#define R_PPC64_TPREL64		73 /* doubleword64 (sym+add)@tprel */
++#define R_PPC64_DTPREL16	74 /* half16*	(sym+add)@dtprel */
++#define R_PPC64_DTPREL16_LO	75 /* half16	(sym+add)@dtprel@l */
++#define R_PPC64_DTPREL16_HI	76 /* half16	(sym+add)@dtprel@h */
++#define R_PPC64_DTPREL16_HA	77 /* half16	(sym+add)@dtprel@ha */
++#define R_PPC64_DTPREL64	78 /* doubleword64 (sym+add)@dtprel */
++#define R_PPC64_GOT_TLSGD16	79 /* half16*	(sym+add)@got@tlsgd */
++#define R_PPC64_GOT_TLSGD16_LO	80 /* half16	(sym+add)@got@tlsgd@l */
++#define R_PPC64_GOT_TLSGD16_HI	81 /* half16	(sym+add)@got@tlsgd@h */
++#define R_PPC64_GOT_TLSGD16_HA	82 /* half16	(sym+add)@got@tlsgd@ha */
++#define R_PPC64_GOT_TLSLD16	83 /* half16*	(sym+add)@got@tlsld */
++#define R_PPC64_GOT_TLSLD16_LO	84 /* half16	(sym+add)@got@tlsld@l */
++#define R_PPC64_GOT_TLSLD16_HI	85 /* half16	(sym+add)@got@tlsld@h */
++#define R_PPC64_GOT_TLSLD16_HA	86 /* half16	(sym+add)@got@tlsld@ha */
++#define R_PPC64_GOT_TPREL16_DS	87 /* half16ds*	(sym+add)@got@tprel */
++#define R_PPC64_GOT_TPREL16_LO_DS 88 /* half16ds (sym+add)@got@tprel@l */
++#define R_PPC64_GOT_TPREL16_HI	89 /* half16	(sym+add)@got@tprel@h */
++#define R_PPC64_GOT_TPREL16_HA	90 /* half16	(sym+add)@got@tprel@ha */
++#define R_PPC64_GOT_DTPREL16_DS	91 /* half16ds*	(sym+add)@got@dtprel */
++#define R_PPC64_GOT_DTPREL16_LO_DS 92 /* half16ds (sym+add)@got@dtprel@l */
++#define R_PPC64_GOT_DTPREL16_HI	93 /* half16	(sym+add)@got@dtprel@h */
++#define R_PPC64_GOT_DTPREL16_HA	94 /* half16	(sym+add)@got@dtprel@ha */
++#define R_PPC64_TPREL16_DS	95 /* half16ds*	(sym+add)@tprel */
++#define R_PPC64_TPREL16_LO_DS	96 /* half16ds	(sym+add)@tprel@l */
++#define R_PPC64_TPREL16_HIGHER	97 /* half16	(sym+add)@tprel@higher */
++#define R_PPC64_TPREL16_HIGHERA	98 /* half16	(sym+add)@tprel@highera */
++#define R_PPC64_TPREL16_HIGHEST	99 /* half16	(sym+add)@tprel@highest */
++#define R_PPC64_TPREL16_HIGHESTA 100 /* half16	(sym+add)@tprel@highesta */
++#define R_PPC64_DTPREL16_DS	101 /* half16ds* (sym+add)@dtprel */
++#define R_PPC64_DTPREL16_LO_DS	102 /* half16ds	(sym+add)@dtprel@l */
++#define R_PPC64_DTPREL16_HIGHER	103 /* half16	(sym+add)@dtprel@higher */
++#define R_PPC64_DTPREL16_HIGHERA 104 /* half16	(sym+add)@dtprel@highera */
++#define R_PPC64_DTPREL16_HIGHEST 105 /* half16	(sym+add)@dtprel@highest */
++#define R_PPC64_DTPREL16_HIGHESTA 106 /* half16	(sym+add)@dtprel@highesta */
++
++/* GNU extension to support local ifunc.  */
++#define R_PPC64_JMP_IREL	247
++#define R_PPC64_IRELATIVE	248
++#define R_PPC64_REL16		249	/* half16   (sym+add-.) */
++#define R_PPC64_REL16_LO	250	/* half16   (sym+add-.)@l */
++#define R_PPC64_REL16_HI	251	/* half16   (sym+add-.)@h */
++#define R_PPC64_REL16_HA	252	/* half16   (sym+add-.)@ha */
++
++/* PowerPC64 specific values for the Dyn d_tag field.  */
++#define DT_PPC64_GLINK  (DT_LOPROC + 0)
++#define DT_PPC64_OPD	(DT_LOPROC + 1)
++#define DT_PPC64_OPDSZ	(DT_LOPROC + 2)
++#define DT_PPC64_NUM    3
++
++
++/* ARM specific declarations */
++
++/* Processor specific flags for the ELF header e_flags field.  */
++#define EF_ARM_RELEXEC		0x01
++#define EF_ARM_HASENTRY		0x02
++#define EF_ARM_INTERWORK	0x04
++#define EF_ARM_APCS_26		0x08
++#define EF_ARM_APCS_FLOAT	0x10
++#define EF_ARM_PIC		0x20
++#define EF_ARM_ALIGN8		0x40 /* 8-bit structure alignment is in use */
++#define EF_ARM_NEW_ABI		0x80
++#define EF_ARM_OLD_ABI		0x100
++#define EF_ARM_SOFT_FLOAT	0x200
++#define EF_ARM_VFP_FLOAT	0x400
++#define EF_ARM_MAVERICK_FLOAT	0x800
++
++
++/* Other constants defined in the ARM ELF spec. version B-01.  */
++/* NB. These conflict with values defined above.  */
++#define EF_ARM_SYMSARESORTED	0x04
++#define EF_ARM_DYNSYMSUSESEGIDX	0x08
++#define EF_ARM_MAPSYMSFIRST	0x10
++#define EF_ARM_EABIMASK		0XFF000000
++
++/* Constants defined in AAELF.  */
++#define EF_ARM_BE8	    0x00800000
++#define EF_ARM_LE8	    0x00400000
++
++#define EF_ARM_EABI_VERSION(flags)	((flags) & EF_ARM_EABIMASK)
++#define EF_ARM_EABI_UNKNOWN	0x00000000
++#define EF_ARM_EABI_VER1	0x01000000
++#define EF_ARM_EABI_VER2	0x02000000
++#define EF_ARM_EABI_VER3	0x03000000
++#define EF_ARM_EABI_VER4	0x04000000
++#define EF_ARM_EABI_VER5	0x05000000
++
++/* Additional symbol types for Thumb.  */
++#define STT_ARM_TFUNC		STT_LOPROC /* A Thumb function.  */
++#define STT_ARM_16BIT		STT_HIPROC /* A Thumb label.  */
++
++/* ARM-specific values for sh_flags */
++#define SHF_ARM_ENTRYSECT	0x10000000 /* Section contains an entry point */
++#define SHF_ARM_COMDEF		0x80000000 /* Section may be multiply defined
++					      in the input to a link step.  */
++
++/* ARM-specific program header flags */
++#define PF_ARM_SB		0x10000000 /* Segment contains the location
++					      addressed by the static base. */
++#define PF_ARM_PI		0x20000000 /* Position-independent segment.  */
++#define PF_ARM_ABS		0x40000000 /* Absolute segment.  */
++
++/* Processor specific values for the Phdr p_type field.  */
++#define PT_ARM_EXIDX		(PT_LOPROC + 1)	/* ARM unwind segment.  */
++
++/* Processor specific values for the Shdr sh_type field.  */
++#define SHT_ARM_EXIDX		(SHT_LOPROC + 1) /* ARM unwind section.  */
++#define SHT_ARM_PREEMPTMAP	(SHT_LOPROC + 2) /* Preemption details.  */
++#define SHT_ARM_ATTRIBUTES	(SHT_LOPROC + 3) /* ARM attributes section.  */
++
++
++/* ARM relocs.  */
++
++#define R_ARM_NONE		0	/* No reloc */
++#define R_ARM_PC24		1	/* PC relative 26 bit branch */
++#define R_ARM_ABS32		2	/* Direct 32 bit  */
++#define R_ARM_REL32		3	/* PC relative 32 bit */
++#define R_ARM_PC13		4
++#define R_ARM_ABS16		5	/* Direct 16 bit */
++#define R_ARM_ABS12		6	/* Direct 12 bit */
++#define R_ARM_THM_ABS5		7
++#define R_ARM_ABS8		8	/* Direct 8 bit */
++#define R_ARM_SBREL32		9
++#define R_ARM_THM_PC22		10
++#define R_ARM_THM_PC8		11
++#define R_ARM_AMP_VCALL9	12
++#define R_ARM_SWI24		13	/* Obsolete static relocation.  */
++#define R_ARM_TLS_DESC		13      /* Dynamic relocation.  */
++#define R_ARM_THM_SWI8		14
++#define R_ARM_XPC25		15
++#define R_ARM_THM_XPC22		16
++#define R_ARM_TLS_DTPMOD32	17	/* ID of module containing symbol */
++#define R_ARM_TLS_DTPOFF32	18	/* Offset in TLS block */
++#define R_ARM_TLS_TPOFF32	19	/* Offset in static TLS block */
++#define R_ARM_COPY		20	/* Copy symbol at runtime */
++#define R_ARM_GLOB_DAT		21	/* Create GOT entry */
++#define R_ARM_JUMP_SLOT		22	/* Create PLT entry */
++#define R_ARM_RELATIVE		23	/* Adjust by program base */
++#define R_ARM_GOTOFF		24	/* 32 bit offset to GOT */
++#define R_ARM_GOTPC		25	/* 32 bit PC relative offset to GOT */
++#define R_ARM_GOT32		26	/* 32 bit GOT entry */
++#define R_ARM_PLT32		27	/* 32 bit PLT address */
++#define R_ARM_ALU_PCREL_7_0	32
++#define R_ARM_ALU_PCREL_15_8	33
++#define R_ARM_ALU_PCREL_23_15	34
++#define R_ARM_LDR_SBREL_11_0	35
++#define R_ARM_ALU_SBREL_19_12	36
++#define R_ARM_ALU_SBREL_27_20	37
++#define R_ARM_TLS_GOTDESC	90
++#define R_ARM_TLS_CALL		91
++#define R_ARM_TLS_DESCSEQ	92
++#define R_ARM_THM_TLS_CALL	93
++#define R_ARM_GNU_VTENTRY	100
++#define R_ARM_GNU_VTINHERIT	101
++#define R_ARM_THM_PC11		102	/* thumb unconditional branch */
++#define R_ARM_THM_PC9		103	/* thumb conditional branch */
++#define R_ARM_TLS_GD32		104	/* PC-rel 32 bit for global dynamic
++					   thread local data */
++#define R_ARM_TLS_LDM32		105	/* PC-rel 32 bit for local dynamic
++					   thread local data */
++#define R_ARM_TLS_LDO32		106	/* 32 bit offset relative to TLS
++					   block */
++#define R_ARM_TLS_IE32		107	/* PC-rel 32 bit for GOT entry of
++					   static TLS block offset */
++#define R_ARM_TLS_LE32		108	/* 32 bit offset relative to static
++					   TLS block */
++#define	R_ARM_THM_TLS_DESCSEQ	129
++#define R_ARM_IRELATIVE		160
++#define R_ARM_RXPC25		249
++#define R_ARM_RSBREL32		250
++#define R_ARM_THM_RPC22		251
++#define R_ARM_RREL32		252
++#define R_ARM_RABS22		253
++#define R_ARM_RPC24		254
++#define R_ARM_RBASE		255
++/* Keep this the last entry.  */
++#define R_ARM_NUM		256
++
++/* IA-64 specific declarations.  */
++
++/* Processor specific flags for the Ehdr e_flags field.  */
++#define EF_IA_64_MASKOS		0x0000000f	/* os-specific flags */
++#define EF_IA_64_ABI64		0x00000010	/* 64-bit ABI */
++#define EF_IA_64_ARCH		0xff000000	/* arch. version mask */
++
++/* Processor specific values for the Phdr p_type field.  */
++#define PT_IA_64_ARCHEXT	(PT_LOPROC + 0)	/* arch extension bits */
++#define PT_IA_64_UNWIND		(PT_LOPROC + 1)	/* ia64 unwind bits */
++#define PT_IA_64_HP_OPT_ANOT	(PT_LOOS + 0x12)
++#define PT_IA_64_HP_HSL_ANOT	(PT_LOOS + 0x13)
++#define PT_IA_64_HP_STACK	(PT_LOOS + 0x14)
++
++/* Processor specific flags for the Phdr p_flags field.  */
++#define PF_IA_64_NORECOV	0x80000000	/* spec insns w/o recovery */
++
++/* Processor specific values for the Shdr sh_type field.  */
++#define SHT_IA_64_EXT		(SHT_LOPROC + 0) /* extension bits */
++#define SHT_IA_64_UNWIND	(SHT_LOPROC + 1) /* unwind bits */
++
++/* Processor specific flags for the Shdr sh_flags field.  */
++#define SHF_IA_64_SHORT		0x10000000	/* section near gp */
++#define SHF_IA_64_NORECOV	0x20000000	/* spec insns w/o recovery */
++
++/* Processor specific values for the Dyn d_tag field.  */
++#define DT_IA_64_PLT_RESERVE	(DT_LOPROC + 0)
++#define DT_IA_64_NUM		1
++
++/* IA-64 relocations.  */
++#define R_IA64_NONE		0x00	/* none */
++#define R_IA64_IMM14		0x21	/* symbol + addend, add imm14 */
++#define R_IA64_IMM22		0x22	/* symbol + addend, add imm22 */
++#define R_IA64_IMM64		0x23	/* symbol + addend, mov imm64 */
++#define R_IA64_DIR32MSB		0x24	/* symbol + addend, data4 MSB */
++#define R_IA64_DIR32LSB		0x25	/* symbol + addend, data4 LSB */
++#define R_IA64_DIR64MSB		0x26	/* symbol + addend, data8 MSB */
++#define R_IA64_DIR64LSB		0x27	/* symbol + addend, data8 LSB */
++#define R_IA64_GPREL22		0x2a	/* @gprel(sym + add), add imm22 */
++#define R_IA64_GPREL64I		0x2b	/* @gprel(sym + add), mov imm64 */
++#define R_IA64_GPREL32MSB	0x2c	/* @gprel(sym + add), data4 MSB */
++#define R_IA64_GPREL32LSB	0x2d	/* @gprel(sym + add), data4 LSB */
++#define R_IA64_GPREL64MSB	0x2e	/* @gprel(sym + add), data8 MSB */
++#define R_IA64_GPREL64LSB	0x2f	/* @gprel(sym + add), data8 LSB */
++#define R_IA64_LTOFF22		0x32	/* @ltoff(sym + add), add imm22 */
++#define R_IA64_LTOFF64I		0x33	/* @ltoff(sym + add), mov imm64 */
++#define R_IA64_PLTOFF22		0x3a	/* @pltoff(sym + add), add imm22 */
++#define R_IA64_PLTOFF64I	0x3b	/* @pltoff(sym + add), mov imm64 */
++#define R_IA64_PLTOFF64MSB	0x3e	/* @pltoff(sym + add), data8 MSB */
++#define R_IA64_PLTOFF64LSB	0x3f	/* @pltoff(sym + add), data8 LSB */
++#define R_IA64_FPTR64I		0x43	/* @fptr(sym + add), mov imm64 */
++#define R_IA64_FPTR32MSB	0x44	/* @fptr(sym + add), data4 MSB */
++#define R_IA64_FPTR32LSB	0x45	/* @fptr(sym + add), data4 LSB */
++#define R_IA64_FPTR64MSB	0x46	/* @fptr(sym + add), data8 MSB */
++#define R_IA64_FPTR64LSB	0x47	/* @fptr(sym + add), data8 LSB */
++#define R_IA64_PCREL60B		0x48	/* @pcrel(sym + add), brl */
++#define R_IA64_PCREL21B		0x49	/* @pcrel(sym + add), ptb, call */
++#define R_IA64_PCREL21M		0x4a	/* @pcrel(sym + add), chk.s */
++#define R_IA64_PCREL21F		0x4b	/* @pcrel(sym + add), fchkf */
++#define R_IA64_PCREL32MSB	0x4c	/* @pcrel(sym + add), data4 MSB */
++#define R_IA64_PCREL32LSB	0x4d	/* @pcrel(sym + add), data4 LSB */
++#define R_IA64_PCREL64MSB	0x4e	/* @pcrel(sym + add), data8 MSB */
++#define R_IA64_PCREL64LSB	0x4f	/* @pcrel(sym + add), data8 LSB */
++#define R_IA64_LTOFF_FPTR22	0x52	/* @ltoff(@fptr(s+a)), imm22 */
++#define R_IA64_LTOFF_FPTR64I	0x53	/* @ltoff(@fptr(s+a)), imm64 */
++#define R_IA64_LTOFF_FPTR32MSB	0x54	/* @ltoff(@fptr(s+a)), data4 MSB */
++#define R_IA64_LTOFF_FPTR32LSB	0x55	/* @ltoff(@fptr(s+a)), data4 LSB */
++#define R_IA64_LTOFF_FPTR64MSB	0x56	/* @ltoff(@fptr(s+a)), data8 MSB */
++#define R_IA64_LTOFF_FPTR64LSB	0x57	/* @ltoff(@fptr(s+a)), data8 LSB */
++#define R_IA64_SEGREL32MSB	0x5c	/* @segrel(sym + add), data4 MSB */
++#define R_IA64_SEGREL32LSB	0x5d	/* @segrel(sym + add), data4 LSB */
++#define R_IA64_SEGREL64MSB	0x5e	/* @segrel(sym + add), data8 MSB */
++#define R_IA64_SEGREL64LSB	0x5f	/* @segrel(sym + add), data8 LSB */
++#define R_IA64_SECREL32MSB	0x64	/* @secrel(sym + add), data4 MSB */
++#define R_IA64_SECREL32LSB	0x65	/* @secrel(sym + add), data4 LSB */
++#define R_IA64_SECREL64MSB	0x66	/* @secrel(sym + add), data8 MSB */
++#define R_IA64_SECREL64LSB	0x67	/* @secrel(sym + add), data8 LSB */
++#define R_IA64_REL32MSB		0x6c	/* data 4 + REL */
++#define R_IA64_REL32LSB		0x6d	/* data 4 + REL */
++#define R_IA64_REL64MSB		0x6e	/* data 8 + REL */
++#define R_IA64_REL64LSB		0x6f	/* data 8 + REL */
++#define R_IA64_LTV32MSB		0x74	/* symbol + addend, data4 MSB */
++#define R_IA64_LTV32LSB		0x75	/* symbol + addend, data4 LSB */
++#define R_IA64_LTV64MSB		0x76	/* symbol + addend, data8 MSB */
++#define R_IA64_LTV64LSB		0x77	/* symbol + addend, data8 LSB */
++#define R_IA64_PCREL21BI	0x79	/* @pcrel(sym + add), 21bit inst */
++#define R_IA64_PCREL22		0x7a	/* @pcrel(sym + add), 22bit inst */
++#define R_IA64_PCREL64I		0x7b	/* @pcrel(sym + add), 64bit inst */
++#define R_IA64_IPLTMSB		0x80	/* dynamic reloc, imported PLT, MSB */
++#define R_IA64_IPLTLSB		0x81	/* dynamic reloc, imported PLT, LSB */
++#define R_IA64_COPY		0x84	/* copy relocation */
++#define R_IA64_SUB		0x85	/* Addend and symbol difference */
++#define R_IA64_LTOFF22X		0x86	/* LTOFF22, relaxable.  */
++#define R_IA64_LDXMOV		0x87	/* Use of LTOFF22X.  */
++#define R_IA64_TPREL14		0x91	/* @tprel(sym + add), imm14 */
++#define R_IA64_TPREL22		0x92	/* @tprel(sym + add), imm22 */
++#define R_IA64_TPREL64I		0x93	/* @tprel(sym + add), imm64 */
++#define R_IA64_TPREL64MSB	0x96	/* @tprel(sym + add), data8 MSB */
++#define R_IA64_TPREL64LSB	0x97	/* @tprel(sym + add), data8 LSB */
++#define R_IA64_LTOFF_TPREL22	0x9a	/* @ltoff(@tprel(s+a)), imm2 */
++#define R_IA64_DTPMOD64MSB	0xa6	/* @dtpmod(sym + add), data8 MSB */
++#define R_IA64_DTPMOD64LSB	0xa7	/* @dtpmod(sym + add), data8 LSB */
++#define R_IA64_LTOFF_DTPMOD22	0xaa	/* @ltoff(@dtpmod(sym + add)), imm22 */
++#define R_IA64_DTPREL14		0xb1	/* @dtprel(sym + add), imm14 */
++#define R_IA64_DTPREL22		0xb2	/* @dtprel(sym + add), imm22 */
++#define R_IA64_DTPREL64I	0xb3	/* @dtprel(sym + add), imm64 */
++#define R_IA64_DTPREL32MSB	0xb4	/* @dtprel(sym + add), data4 MSB */
++#define R_IA64_DTPREL32LSB	0xb5	/* @dtprel(sym + add), data4 LSB */
++#define R_IA64_DTPREL64MSB	0xb6	/* @dtprel(sym + add), data8 MSB */
++#define R_IA64_DTPREL64LSB	0xb7	/* @dtprel(sym + add), data8 LSB */
++#define R_IA64_LTOFF_DTPREL22	0xba	/* @ltoff(@dtprel(s+a)), imm22 */
++
++/* SH specific declarations */
++
++/* Processor specific flags for the ELF header e_flags field.  */
++#define EF_SH_MACH_MASK		0x1f
++#define EF_SH_UNKNOWN		0x0
++#define EF_SH1			0x1
++#define EF_SH2			0x2
++#define EF_SH3			0x3
++#define EF_SH_DSP		0x4
++#define EF_SH3_DSP		0x5
++#define EF_SH4AL_DSP		0x6
++#define EF_SH3E			0x8
++#define EF_SH4			0x9
++#define EF_SH2E			0xb
++#define EF_SH4A			0xc
++#define EF_SH2A			0xd
++#define EF_SH4_NOFPU		0x10
++#define EF_SH4A_NOFPU		0x11
++#define EF_SH4_NOMMU_NOFPU	0x12
++#define EF_SH2A_NOFPU		0x13
++#define EF_SH3_NOMMU		0x14
++#define EF_SH2A_SH4_NOFPU	0x15
++#define EF_SH2A_SH3_NOFPU	0x16
++#define EF_SH2A_SH4		0x17
++#define EF_SH2A_SH3E		0x18
++
++/* SH relocs.  */
++#define	R_SH_NONE		0
++#define	R_SH_DIR32		1
++#define	R_SH_REL32		2
++#define	R_SH_DIR8WPN		3
++#define	R_SH_IND12W		4
++#define	R_SH_DIR8WPL		5
++#define	R_SH_DIR8WPZ		6
++#define	R_SH_DIR8BP		7
++#define	R_SH_DIR8W		8
++#define	R_SH_DIR8L		9
++#define	R_SH_SWITCH16		25
++#define	R_SH_SWITCH32		26
++#define	R_SH_USES		27
++#define	R_SH_COUNT		28
++#define	R_SH_ALIGN		29
++#define	R_SH_CODE		30
++#define	R_SH_DATA		31
++#define	R_SH_LABEL		32
++#define	R_SH_SWITCH8		33
++#define	R_SH_GNU_VTINHERIT	34
++#define	R_SH_GNU_VTENTRY	35
++#define	R_SH_TLS_GD_32		144
++#define	R_SH_TLS_LD_32		145
++#define	R_SH_TLS_LDO_32		146
++#define	R_SH_TLS_IE_32		147
++#define	R_SH_TLS_LE_32		148
++#define	R_SH_TLS_DTPMOD32	149
++#define	R_SH_TLS_DTPOFF32	150
++#define	R_SH_TLS_TPOFF32	151
++#define	R_SH_GOT32		160
++#define	R_SH_PLT32		161
++#define	R_SH_COPY		162
++#define	R_SH_GLOB_DAT		163
++#define	R_SH_JMP_SLOT		164
++#define	R_SH_RELATIVE		165
++#define	R_SH_GOTOFF		166
++#define	R_SH_GOTPC		167
++/* Keep this the last entry.  */
++#define	R_SH_NUM		256
++
++/* S/390 specific definitions.  */
++
++/* Valid values for the e_flags field.  */
++
++#define EF_S390_HIGH_GPRS    0x00000001  /* High GPRs kernel facility needed.  */
++
++/* Additional s390 relocs */
++
++#define R_390_NONE		0	/* No reloc.  */
++#define R_390_8			1	/* Direct 8 bit.  */
++#define R_390_12		2	/* Direct 12 bit.  */
++#define R_390_16		3	/* Direct 16 bit.  */
++#define R_390_32		4	/* Direct 32 bit.  */
++#define R_390_PC32		5	/* PC relative 32 bit.	*/
++#define R_390_GOT12		6	/* 12 bit GOT offset.  */
++#define R_390_GOT32		7	/* 32 bit GOT offset.  */
++#define R_390_PLT32		8	/* 32 bit PC relative PLT address.  */
++#define R_390_COPY		9	/* Copy symbol at runtime.  */
++#define R_390_GLOB_DAT		10	/* Create GOT entry.  */
++#define R_390_JMP_SLOT		11	/* Create PLT entry.  */
++#define R_390_RELATIVE		12	/* Adjust by program base.  */
++#define R_390_GOTOFF32		13	/* 32 bit offset to GOT.	 */
++#define R_390_GOTPC		14	/* 32 bit PC relative offset to GOT.  */
++#define R_390_GOT16		15	/* 16 bit GOT offset.  */
++#define R_390_PC16		16	/* PC relative 16 bit.	*/
++#define R_390_PC16DBL		17	/* PC relative 16 bit shifted by 1.  */
++#define R_390_PLT16DBL		18	/* 16 bit PC rel. PLT shifted by 1.  */
++#define R_390_PC32DBL		19	/* PC relative 32 bit shifted by 1.  */
++#define R_390_PLT32DBL		20	/* 32 bit PC rel. PLT shifted by 1.  */
++#define R_390_GOTPCDBL		21	/* 32 bit PC rel. GOT shifted by 1.  */
++#define R_390_64		22	/* Direct 64 bit.  */
++#define R_390_PC64		23	/* PC relative 64 bit.	*/
++#define R_390_GOT64		24	/* 64 bit GOT offset.  */
++#define R_390_PLT64		25	/* 64 bit PC relative PLT address.  */
++#define R_390_GOTENT		26	/* 32 bit PC rel. to GOT entry >> 1. */
++#define R_390_GOTOFF16		27	/* 16 bit offset to GOT. */
++#define R_390_GOTOFF64		28	/* 64 bit offset to GOT. */
++#define R_390_GOTPLT12		29	/* 12 bit offset to jump slot.	*/
++#define R_390_GOTPLT16		30	/* 16 bit offset to jump slot.	*/
++#define R_390_GOTPLT32		31	/* 32 bit offset to jump slot.	*/
++#define R_390_GOTPLT64		32	/* 64 bit offset to jump slot.	*/
++#define R_390_GOTPLTENT		33	/* 32 bit rel. offset to jump slot.  */
++#define R_390_PLTOFF16		34	/* 16 bit offset from GOT to PLT. */
++#define R_390_PLTOFF32		35	/* 32 bit offset from GOT to PLT. */
++#define R_390_PLTOFF64		36	/* 16 bit offset from GOT to PLT. */
++#define R_390_TLS_LOAD		37	/* Tag for load insn in TLS code.  */
++#define R_390_TLS_GDCALL	38	/* Tag for function call in general
++					   dynamic TLS code. */
++#define R_390_TLS_LDCALL	39	/* Tag for function call in local
++					   dynamic TLS code. */
++#define R_390_TLS_GD32		40	/* Direct 32 bit for general dynamic
++					   thread local data.  */
++#define R_390_TLS_GD64		41	/* Direct 64 bit for general dynamic
++					  thread local data.  */
++#define R_390_TLS_GOTIE12	42	/* 12 bit GOT offset for static TLS
++					   block offset.  */
++#define R_390_TLS_GOTIE32	43	/* 32 bit GOT offset for static TLS
++					   block offset.  */
++#define R_390_TLS_GOTIE64	44	/* 64 bit GOT offset for static TLS
++					   block offset. */
++#define R_390_TLS_LDM32		45	/* Direct 32 bit for local dynamic
++					   thread local data in LE code.  */
++#define R_390_TLS_LDM64		46	/* Direct 64 bit for local dynamic
++					   thread local data in LE code.  */
++#define R_390_TLS_IE32		47	/* 32 bit address of GOT entry for
++					   negated static TLS block offset.  */
++#define R_390_TLS_IE64		48	/* 64 bit address of GOT entry for
++					   negated static TLS block offset.  */
++#define R_390_TLS_IEENT		49	/* 32 bit rel. offset to GOT entry for
++					   negated static TLS block offset.  */
++#define R_390_TLS_LE32		50	/* 32 bit negated offset relative to
++					   static TLS block.  */
++#define R_390_TLS_LE64		51	/* 64 bit negated offset relative to
++					   static TLS block.  */
++#define R_390_TLS_LDO32		52	/* 32 bit offset relative to TLS
++					   block.  */
++#define R_390_TLS_LDO64		53	/* 64 bit offset relative to TLS
++					   block.  */
++#define R_390_TLS_DTPMOD	54	/* ID of module containing symbol.  */
++#define R_390_TLS_DTPOFF	55	/* Offset in TLS block.	 */
++#define R_390_TLS_TPOFF		56	/* Negated offset in static TLS
++					   block.  */
++#define R_390_20		57	/* Direct 20 bit.  */
++#define R_390_GOT20		58	/* 20 bit GOT offset.  */
++#define R_390_GOTPLT20		59	/* 20 bit offset to jump slot.  */
++#define R_390_TLS_GOTIE20	60	/* 20 bit GOT offset for static TLS
++					   block offset.  */
++#define R_390_IRELATIVE         61      /* STT_GNU_IFUNC relocation.  */
++/* Keep this the last entry.  */
++#define R_390_NUM		62
++
++
++/* CRIS relocations.  */
++#define R_CRIS_NONE		0
++#define R_CRIS_8		1
++#define R_CRIS_16		2
++#define R_CRIS_32		3
++#define R_CRIS_8_PCREL		4
++#define R_CRIS_16_PCREL		5
++#define R_CRIS_32_PCREL		6
++#define R_CRIS_GNU_VTINHERIT	7
++#define R_CRIS_GNU_VTENTRY	8
++#define R_CRIS_COPY		9
++#define R_CRIS_GLOB_DAT		10
++#define R_CRIS_JUMP_SLOT	11
++#define R_CRIS_RELATIVE		12
++#define R_CRIS_16_GOT		13
++#define R_CRIS_32_GOT		14
++#define R_CRIS_16_GOTPLT	15
++#define R_CRIS_32_GOTPLT	16
++#define R_CRIS_32_GOTREL	17
++#define R_CRIS_32_PLT_GOTREL	18
++#define R_CRIS_32_PLT_PCREL	19
++
++#define R_CRIS_NUM		20
++
++
++/* AMD x86-64 relocations.  */
++#define R_X86_64_NONE		0	/* No reloc */
++#define R_X86_64_64		1	/* Direct 64 bit  */
++#define R_X86_64_PC32		2	/* PC relative 32 bit signed */
++#define R_X86_64_GOT32		3	/* 32 bit GOT entry */
++#define R_X86_64_PLT32		4	/* 32 bit PLT address */
++#define R_X86_64_COPY		5	/* Copy symbol at runtime */
++#define R_X86_64_GLOB_DAT	6	/* Create GOT entry */
++#define R_X86_64_JUMP_SLOT	7	/* Create PLT entry */
++#define R_X86_64_RELATIVE	8	/* Adjust by program base */
++#define R_X86_64_GOTPCREL	9	/* 32 bit signed PC relative
++					   offset to GOT */
++#define R_X86_64_32		10	/* Direct 32 bit zero extended */
++#define R_X86_64_32S		11	/* Direct 32 bit sign extended */
++#define R_X86_64_16		12	/* Direct 16 bit zero extended */
++#define R_X86_64_PC16		13	/* 16 bit sign extended pc relative */
++#define R_X86_64_8		14	/* Direct 8 bit sign extended  */
++#define R_X86_64_PC8		15	/* 8 bit sign extended pc relative */
++#define R_X86_64_DTPMOD64	16	/* ID of module containing symbol */
++#define R_X86_64_DTPOFF64	17	/* Offset in module's TLS block */
++#define R_X86_64_TPOFF64	18	/* Offset in initial TLS block */
++#define R_X86_64_TLSGD		19	/* 32 bit signed PC relative offset
++					   to two GOT entries for GD symbol */
++#define R_X86_64_TLSLD		20	/* 32 bit signed PC relative offset
++					   to two GOT entries for LD symbol */
++#define R_X86_64_DTPOFF32	21	/* Offset in TLS block */
++#define R_X86_64_GOTTPOFF	22	/* 32 bit signed PC relative offset
++					   to GOT entry for IE symbol */
++#define R_X86_64_TPOFF32	23	/* Offset in initial TLS block */
++#define R_X86_64_PC64		24	/* PC relative 64 bit */
++#define R_X86_64_GOTOFF64	25	/* 64 bit offset to GOT */
++#define R_X86_64_GOTPC32	26	/* 32 bit signed pc relative
++					   offset to GOT */
++#define R_X86_64_GOT64		27	/* 64-bit GOT entry offset */
++#define R_X86_64_GOTPCREL64	28	/* 64-bit PC relative offset
++					   to GOT entry */
++#define R_X86_64_GOTPC64	29	/* 64-bit PC relative offset to GOT */
++#define R_X86_64_GOTPLT64	30 	/* like GOT64, says PLT entry needed */
++#define R_X86_64_PLTOFF64	31	/* 64-bit GOT relative offset
++					   to PLT entry */
++#define R_X86_64_SIZE32		32	/* Size of symbol plus 32-bit addend */
++#define R_X86_64_SIZE64		33	/* Size of symbol plus 64-bit addend */
++#define R_X86_64_GOTPC32_TLSDESC 34	/* GOT offset for TLS descriptor.  */
++#define R_X86_64_TLSDESC_CALL   35	/* Marker for call through TLS
++					   descriptor.  */
++#define R_X86_64_TLSDESC        36	/* TLS descriptor.  */
++#define R_X86_64_IRELATIVE	37	/* Adjust indirectly by program base */
++#define R_X86_64_RELATIVE64	38	/* 64-bit adjust by program base */
++
++#define R_X86_64_NUM		39
++
++
++/* AM33 relocations.  */
++#define R_MN10300_NONE		0	/* No reloc.  */
++#define R_MN10300_32		1	/* Direct 32 bit.  */
++#define R_MN10300_16		2	/* Direct 16 bit.  */
++#define R_MN10300_8		3	/* Direct 8 bit.  */
++#define R_MN10300_PCREL32	4	/* PC-relative 32-bit.  */
++#define R_MN10300_PCREL16	5	/* PC-relative 16-bit signed.  */
++#define R_MN10300_PCREL8	6	/* PC-relative 8-bit signed.  */
++#define R_MN10300_GNU_VTINHERIT	7	/* Ancient C++ vtable garbage... */
++#define R_MN10300_GNU_VTENTRY	8	/* ... collection annotation.  */
++#define R_MN10300_24		9	/* Direct 24 bit.  */
++#define R_MN10300_GOTPC32	10	/* 32-bit PCrel offset to GOT.  */
++#define R_MN10300_GOTPC16	11	/* 16-bit PCrel offset to GOT.  */
++#define R_MN10300_GOTOFF32	12	/* 32-bit offset from GOT.  */
++#define R_MN10300_GOTOFF24	13	/* 24-bit offset from GOT.  */
++#define R_MN10300_GOTOFF16	14	/* 16-bit offset from GOT.  */
++#define R_MN10300_PLT32		15	/* 32-bit PCrel to PLT entry.  */
++#define R_MN10300_PLT16		16	/* 16-bit PCrel to PLT entry.  */
++#define R_MN10300_GOT32		17	/* 32-bit offset to GOT entry.  */
++#define R_MN10300_GOT24		18	/* 24-bit offset to GOT entry.  */
++#define R_MN10300_GOT16		19	/* 16-bit offset to GOT entry.  */
++#define R_MN10300_COPY		20	/* Copy symbol at runtime.  */
++#define R_MN10300_GLOB_DAT	21	/* Create GOT entry.  */
++#define R_MN10300_JMP_SLOT	22	/* Create PLT entry.  */
++#define R_MN10300_RELATIVE	23	/* Adjust by program base.  */
++
++#define R_MN10300_NUM		24
++
++
++/* M32R relocs.  */
++#define R_M32R_NONE		0	/* No reloc. */
++#define R_M32R_16		1	/* Direct 16 bit. */
++#define R_M32R_32		2	/* Direct 32 bit. */
++#define R_M32R_24		3	/* Direct 24 bit. */
++#define R_M32R_10_PCREL		4	/* PC relative 10 bit shifted. */
++#define R_M32R_18_PCREL		5	/* PC relative 18 bit shifted. */
++#define R_M32R_26_PCREL		6	/* PC relative 26 bit shifted. */
++#define R_M32R_HI16_ULO		7	/* High 16 bit with unsigned low. */
++#define R_M32R_HI16_SLO		8	/* High 16 bit with signed low. */
++#define R_M32R_LO16		9	/* Low 16 bit. */
++#define R_M32R_SDA16		10	/* 16 bit offset in SDA. */
++#define R_M32R_GNU_VTINHERIT	11
++#define R_M32R_GNU_VTENTRY	12
++/* M32R relocs use SHT_RELA.  */
++#define R_M32R_16_RELA		33	/* Direct 16 bit. */
++#define R_M32R_32_RELA		34	/* Direct 32 bit. */
++#define R_M32R_24_RELA		35	/* Direct 24 bit. */
++#define R_M32R_10_PCREL_RELA	36	/* PC relative 10 bit shifted. */
++#define R_M32R_18_PCREL_RELA	37	/* PC relative 18 bit shifted. */
++#define R_M32R_26_PCREL_RELA	38	/* PC relative 26 bit shifted. */
++#define R_M32R_HI16_ULO_RELA	39	/* High 16 bit with unsigned low */
++#define R_M32R_HI16_SLO_RELA	40	/* High 16 bit with signed low */
++#define R_M32R_LO16_RELA	41	/* Low 16 bit */
++#define R_M32R_SDA16_RELA	42	/* 16 bit offset in SDA */
++#define R_M32R_RELA_GNU_VTINHERIT	43
++#define R_M32R_RELA_GNU_VTENTRY	44
++#define R_M32R_REL32		45	/* PC relative 32 bit.  */
++
++#define R_M32R_GOT24		48	/* 24 bit GOT entry */
++#define R_M32R_26_PLTREL	49	/* 26 bit PC relative to PLT shifted */
++#define R_M32R_COPY		50	/* Copy symbol at runtime */
++#define R_M32R_GLOB_DAT		51	/* Create GOT entry */
++#define R_M32R_JMP_SLOT		52	/* Create PLT entry */
++#define R_M32R_RELATIVE		53	/* Adjust by program base */
++#define R_M32R_GOTOFF		54	/* 24 bit offset to GOT */
++#define R_M32R_GOTPC24		55	/* 24 bit PC relative offset to GOT */
++#define R_M32R_GOT16_HI_ULO	56	/* High 16 bit GOT entry with unsigned
++					   low */
++#define R_M32R_GOT16_HI_SLO	57	/* High 16 bit GOT entry with signed
++					   low */
++#define R_M32R_GOT16_LO		58	/* Low 16 bit GOT entry */
++#define R_M32R_GOTPC_HI_ULO	59	/* High 16 bit PC relative offset to
++					   GOT with unsigned low */
++#define R_M32R_GOTPC_HI_SLO	60	/* High 16 bit PC relative offset to
++					   GOT with signed low */
++#define R_M32R_GOTPC_LO		61	/* Low 16 bit PC relative offset to
++					   GOT */
++#define R_M32R_GOTOFF_HI_ULO	62	/* High 16 bit offset to GOT
++					   with unsigned low */
++#define R_M32R_GOTOFF_HI_SLO	63	/* High 16 bit offset to GOT
++					   with signed low */
++#define R_M32R_GOTOFF_LO	64	/* Low 16 bit offset to GOT */
++#define R_M32R_NUM		256	/* Keep this the last entry. */
++
++
++/* TILEPro relocations.  */
++#define R_TILEPRO_NONE		0	/* No reloc */
++#define R_TILEPRO_32		1	/* Direct 32 bit */
++#define R_TILEPRO_16		2	/* Direct 16 bit */
++#define R_TILEPRO_8		3	/* Direct 8 bit */
++#define R_TILEPRO_32_PCREL	4	/* PC relative 32 bit */
++#define R_TILEPRO_16_PCREL	5	/* PC relative 16 bit */
++#define R_TILEPRO_8_PCREL	6	/* PC relative 8 bit */
++#define R_TILEPRO_LO16		7	/* Low 16 bit */
++#define R_TILEPRO_HI16		8	/* High 16 bit */
++#define R_TILEPRO_HA16		9	/* High 16 bit, adjusted */
++#define R_TILEPRO_COPY		10	/* Copy relocation */
++#define R_TILEPRO_GLOB_DAT	11	/* Create GOT entry */
++#define R_TILEPRO_JMP_SLOT	12	/* Create PLT entry */
++#define R_TILEPRO_RELATIVE	13	/* Adjust by program base */
++#define R_TILEPRO_BROFF_X1	14	/* X1 pipe branch offset */
++#define R_TILEPRO_JOFFLONG_X1	15	/* X1 pipe jump offset */
++#define R_TILEPRO_JOFFLONG_X1_PLT 16	/* X1 pipe jump offset to PLT */
++#define R_TILEPRO_IMM8_X0	17	/* X0 pipe 8-bit */
++#define R_TILEPRO_IMM8_Y0	18	/* Y0 pipe 8-bit */
++#define R_TILEPRO_IMM8_X1	19	/* X1 pipe 8-bit */
++#define R_TILEPRO_IMM8_Y1	20	/* Y1 pipe 8-bit */
++#define R_TILEPRO_MT_IMM15_X1	21	/* X1 pipe mtspr */
++#define R_TILEPRO_MF_IMM15_X1	22	/* X1 pipe mfspr */
++#define R_TILEPRO_IMM16_X0	23	/* X0 pipe 16-bit */
++#define R_TILEPRO_IMM16_X1	24	/* X1 pipe 16-bit */
++#define R_TILEPRO_IMM16_X0_LO	25	/* X0 pipe low 16-bit */
++#define R_TILEPRO_IMM16_X1_LO	26	/* X1 pipe low 16-bit */
++#define R_TILEPRO_IMM16_X0_HI	27	/* X0 pipe high 16-bit */
++#define R_TILEPRO_IMM16_X1_HI	28	/* X1 pipe high 16-bit */
++#define R_TILEPRO_IMM16_X0_HA	29	/* X0 pipe high 16-bit, adjusted */
++#define R_TILEPRO_IMM16_X1_HA	30	/* X1 pipe high 16-bit, adjusted */
++#define R_TILEPRO_IMM16_X0_PCREL 31	/* X0 pipe PC relative 16 bit */
++#define R_TILEPRO_IMM16_X1_PCREL 32	/* X1 pipe PC relative 16 bit */
++#define R_TILEPRO_IMM16_X0_LO_PCREL 33	/* X0 pipe PC relative low 16 bit */
++#define R_TILEPRO_IMM16_X1_LO_PCREL 34	/* X1 pipe PC relative low 16 bit */
++#define R_TILEPRO_IMM16_X0_HI_PCREL 35	/* X0 pipe PC relative high 16 bit */
++#define R_TILEPRO_IMM16_X1_HI_PCREL 36	/* X1 pipe PC relative high 16 bit */
++#define R_TILEPRO_IMM16_X0_HA_PCREL 37	/* X0 pipe PC relative ha() 16 bit */
++#define R_TILEPRO_IMM16_X1_HA_PCREL 38	/* X1 pipe PC relative ha() 16 bit */
++#define R_TILEPRO_IMM16_X0_GOT	39	/* X0 pipe 16-bit GOT offset */
++#define R_TILEPRO_IMM16_X1_GOT	40	/* X1 pipe 16-bit GOT offset */
++#define R_TILEPRO_IMM16_X0_GOT_LO 41	/* X0 pipe low 16-bit GOT offset */
++#define R_TILEPRO_IMM16_X1_GOT_LO 42	/* X1 pipe low 16-bit GOT offset */
++#define R_TILEPRO_IMM16_X0_GOT_HI 43	/* X0 pipe high 16-bit GOT offset */
++#define R_TILEPRO_IMM16_X1_GOT_HI 44	/* X1 pipe high 16-bit GOT offset */
++#define R_TILEPRO_IMM16_X0_GOT_HA 45	/* X0 pipe ha() 16-bit GOT offset */
++#define R_TILEPRO_IMM16_X1_GOT_HA 46	/* X1 pipe ha() 16-bit GOT offset */
++#define R_TILEPRO_MMSTART_X0	47	/* X0 pipe mm "start" */
++#define R_TILEPRO_MMEND_X0	48	/* X0 pipe mm "end" */
++#define R_TILEPRO_MMSTART_X1	49	/* X1 pipe mm "start" */
++#define R_TILEPRO_MMEND_X1	50	/* X1 pipe mm "end" */
++#define R_TILEPRO_SHAMT_X0	51	/* X0 pipe shift amount */
++#define R_TILEPRO_SHAMT_X1	52	/* X1 pipe shift amount */
++#define R_TILEPRO_SHAMT_Y0	53	/* Y0 pipe shift amount */
++#define R_TILEPRO_SHAMT_Y1	54	/* Y1 pipe shift amount */
++#define R_TILEPRO_DEST_IMM8_X1	55	/* X1 pipe destination 8-bit */
++/* Relocs 56-59 are currently not defined.  */
++#define R_TILEPRO_TLS_GD_CALL	60	/* "jal" for TLS GD */
++#define R_TILEPRO_IMM8_X0_TLS_GD_ADD 61	/* X0 pipe "addi" for TLS GD */
++#define R_TILEPRO_IMM8_X1_TLS_GD_ADD 62	/* X1 pipe "addi" for TLS GD */
++#define R_TILEPRO_IMM8_Y0_TLS_GD_ADD 63	/* Y0 pipe "addi" for TLS GD */
++#define R_TILEPRO_IMM8_Y1_TLS_GD_ADD 64	/* Y1 pipe "addi" for TLS GD */
++#define R_TILEPRO_TLS_IE_LOAD	65	/* "lw_tls" for TLS IE */
++#define R_TILEPRO_IMM16_X0_TLS_GD 66	/* X0 pipe 16-bit TLS GD offset */
++#define R_TILEPRO_IMM16_X1_TLS_GD 67	/* X1 pipe 16-bit TLS GD offset */
++#define R_TILEPRO_IMM16_X0_TLS_GD_LO 68	/* X0 pipe low 16-bit TLS GD offset */
++#define R_TILEPRO_IMM16_X1_TLS_GD_LO 69	/* X1 pipe low 16-bit TLS GD offset */
++#define R_TILEPRO_IMM16_X0_TLS_GD_HI 70	/* X0 pipe high 16-bit TLS GD offset */
++#define R_TILEPRO_IMM16_X1_TLS_GD_HI 71	/* X1 pipe high 16-bit TLS GD offset */
++#define R_TILEPRO_IMM16_X0_TLS_GD_HA 72	/* X0 pipe ha() 16-bit TLS GD offset */
++#define R_TILEPRO_IMM16_X1_TLS_GD_HA 73	/* X1 pipe ha() 16-bit TLS GD offset */
++#define R_TILEPRO_IMM16_X0_TLS_IE 74	/* X0 pipe 16-bit TLS IE offset */
++#define R_TILEPRO_IMM16_X1_TLS_IE 75	/* X1 pipe 16-bit TLS IE offset */
++#define R_TILEPRO_IMM16_X0_TLS_IE_LO 76	/* X0 pipe low 16-bit TLS IE offset */
++#define R_TILEPRO_IMM16_X1_TLS_IE_LO 77	/* X1 pipe low 16-bit TLS IE offset */
++#define R_TILEPRO_IMM16_X0_TLS_IE_HI 78	/* X0 pipe high 16-bit TLS IE offset */
++#define R_TILEPRO_IMM16_X1_TLS_IE_HI 79	/* X1 pipe high 16-bit TLS IE offset */
++#define R_TILEPRO_IMM16_X0_TLS_IE_HA 80	/* X0 pipe ha() 16-bit TLS IE offset */
++#define R_TILEPRO_IMM16_X1_TLS_IE_HA 81	/* X1 pipe ha() 16-bit TLS IE offset */
++#define R_TILEPRO_TLS_DTPMOD32	82	/* ID of module containing symbol */
++#define R_TILEPRO_TLS_DTPOFF32	83	/* Offset in TLS block */
++#define R_TILEPRO_TLS_TPOFF32	84	/* Offset in static TLS block */
++#define R_TILEPRO_IMM16_X0_TLS_LE 85	/* X0 pipe 16-bit TLS LE offset */
++#define R_TILEPRO_IMM16_X1_TLS_LE 86	/* X1 pipe 16-bit TLS LE offset */
++#define R_TILEPRO_IMM16_X0_TLS_LE_LO 87	/* X0 pipe low 16-bit TLS LE offset */
++#define R_TILEPRO_IMM16_X1_TLS_LE_LO 88	/* X1 pipe low 16-bit TLS LE offset */
++#define R_TILEPRO_IMM16_X0_TLS_LE_HI 89	/* X0 pipe high 16-bit TLS LE offset */
++#define R_TILEPRO_IMM16_X1_TLS_LE_HI 90	/* X1 pipe high 16-bit TLS LE offset */
++#define R_TILEPRO_IMM16_X0_TLS_LE_HA 91	/* X0 pipe ha() 16-bit TLS LE offset */
++#define R_TILEPRO_IMM16_X1_TLS_LE_HA 92	/* X1 pipe ha() 16-bit TLS LE offset */
++
++#define R_TILEPRO_GNU_VTINHERIT	128	/* GNU C++ vtable hierarchy */
++#define R_TILEPRO_GNU_VTENTRY	129	/* GNU C++ vtable member usage */
++
++#define R_TILEPRO_NUM		130
++
++
++/* TILE-Gx relocations.  */
++#define R_TILEGX_NONE		0	/* No reloc */
++#define R_TILEGX_64		1	/* Direct 64 bit */
++#define R_TILEGX_32		2	/* Direct 32 bit */
++#define R_TILEGX_16		3	/* Direct 16 bit */
++#define R_TILEGX_8		4	/* Direct 8 bit */
++#define R_TILEGX_64_PCREL	5	/* PC relative 64 bit */
++#define R_TILEGX_32_PCREL	6	/* PC relative 32 bit */
++#define R_TILEGX_16_PCREL	7	/* PC relative 16 bit */
++#define R_TILEGX_8_PCREL	8	/* PC relative 8 bit */
++#define R_TILEGX_HW0		9	/* hword 0 16-bit */
++#define R_TILEGX_HW1		10	/* hword 1 16-bit */
++#define R_TILEGX_HW2		11	/* hword 2 16-bit */
++#define R_TILEGX_HW3		12	/* hword 3 16-bit */
++#define R_TILEGX_HW0_LAST	13	/* last hword 0 16-bit */
++#define R_TILEGX_HW1_LAST	14	/* last hword 1 16-bit */
++#define R_TILEGX_HW2_LAST	15	/* last hword 2 16-bit */
++#define R_TILEGX_COPY		16	/* Copy relocation */
++#define R_TILEGX_GLOB_DAT	17	/* Create GOT entry */
++#define R_TILEGX_JMP_SLOT	18	/* Create PLT entry */
++#define R_TILEGX_RELATIVE	19	/* Adjust by program base */
++#define R_TILEGX_BROFF_X1	20	/* X1 pipe branch offset */
++#define R_TILEGX_JUMPOFF_X1	21	/* X1 pipe jump offset */
++#define R_TILEGX_JUMPOFF_X1_PLT	22	/* X1 pipe jump offset to PLT */
++#define R_TILEGX_IMM8_X0	23	/* X0 pipe 8-bit */
++#define R_TILEGX_IMM8_Y0	24	/* Y0 pipe 8-bit */
++#define R_TILEGX_IMM8_X1	25	/* X1 pipe 8-bit */
++#define R_TILEGX_IMM8_Y1	26	/* Y1 pipe 8-bit */
++#define R_TILEGX_DEST_IMM8_X1	27	/* X1 pipe destination 8-bit */
++#define R_TILEGX_MT_IMM14_X1	28	/* X1 pipe mtspr */
++#define R_TILEGX_MF_IMM14_X1	29	/* X1 pipe mfspr */
++#define R_TILEGX_MMSTART_X0	30	/* X0 pipe mm "start" */
++#define R_TILEGX_MMEND_X0	31	/* X0 pipe mm "end" */
++#define R_TILEGX_SHAMT_X0	32	/* X0 pipe shift amount */
++#define R_TILEGX_SHAMT_X1	33	/* X1 pipe shift amount */
++#define R_TILEGX_SHAMT_Y0	34	/* Y0 pipe shift amount */
++#define R_TILEGX_SHAMT_Y1	35	/* Y1 pipe shift amount */
++#define R_TILEGX_IMM16_X0_HW0	36	/* X0 pipe hword 0 */
++#define R_TILEGX_IMM16_X1_HW0	37	/* X1 pipe hword 0 */
++#define R_TILEGX_IMM16_X0_HW1	38	/* X0 pipe hword 1 */
++#define R_TILEGX_IMM16_X1_HW1	39	/* X1 pipe hword 1 */
++#define R_TILEGX_IMM16_X0_HW2	40	/* X0 pipe hword 2 */
++#define R_TILEGX_IMM16_X1_HW2	41	/* X1 pipe hword 2 */
++#define R_TILEGX_IMM16_X0_HW3	42	/* X0 pipe hword 3 */
++#define R_TILEGX_IMM16_X1_HW3	43	/* X1 pipe hword 3 */
++#define R_TILEGX_IMM16_X0_HW0_LAST 44	/* X0 pipe last hword 0 */
++#define R_TILEGX_IMM16_X1_HW0_LAST 45	/* X1 pipe last hword 0 */
++#define R_TILEGX_IMM16_X0_HW1_LAST 46	/* X0 pipe last hword 1 */
++#define R_TILEGX_IMM16_X1_HW1_LAST 47	/* X1 pipe last hword 1 */
++#define R_TILEGX_IMM16_X0_HW2_LAST 48	/* X0 pipe last hword 2 */
++#define R_TILEGX_IMM16_X1_HW2_LAST 49	/* X1 pipe last hword 2 */
++#define R_TILEGX_IMM16_X0_HW0_PCREL 50	/* X0 pipe PC relative hword 0 */
++#define R_TILEGX_IMM16_X1_HW0_PCREL 51	/* X1 pipe PC relative hword 0 */
++#define R_TILEGX_IMM16_X0_HW1_PCREL 52	/* X0 pipe PC relative hword 1 */
++#define R_TILEGX_IMM16_X1_HW1_PCREL 53	/* X1 pipe PC relative hword 1 */
++#define R_TILEGX_IMM16_X0_HW2_PCREL 54	/* X0 pipe PC relative hword 2 */
++#define R_TILEGX_IMM16_X1_HW2_PCREL 55	/* X1 pipe PC relative hword 2 */
++#define R_TILEGX_IMM16_X0_HW3_PCREL 56	/* X0 pipe PC relative hword 3 */
++#define R_TILEGX_IMM16_X1_HW3_PCREL 57	/* X1 pipe PC relative hword 3 */
++#define R_TILEGX_IMM16_X0_HW0_LAST_PCREL 58 /* X0 pipe PC-rel last hword 0 */
++#define R_TILEGX_IMM16_X1_HW0_LAST_PCREL 59 /* X1 pipe PC-rel last hword 0 */
++#define R_TILEGX_IMM16_X0_HW1_LAST_PCREL 60 /* X0 pipe PC-rel last hword 1 */
++#define R_TILEGX_IMM16_X1_HW1_LAST_PCREL 61 /* X1 pipe PC-rel last hword 1 */
++#define R_TILEGX_IMM16_X0_HW2_LAST_PCREL 62 /* X0 pipe PC-rel last hword 2 */
++#define R_TILEGX_IMM16_X1_HW2_LAST_PCREL 63 /* X1 pipe PC-rel last hword 2 */
++#define R_TILEGX_IMM16_X0_HW0_GOT 64	/* X0 pipe hword 0 GOT offset */
++#define R_TILEGX_IMM16_X1_HW0_GOT 65	/* X1 pipe hword 0 GOT offset */
++/* Relocs 66-71 are currently not defined.  */
++#define R_TILEGX_IMM16_X0_HW0_LAST_GOT 72 /* X0 pipe last hword 0 GOT offset */
++#define R_TILEGX_IMM16_X1_HW0_LAST_GOT 73 /* X1 pipe last hword 0 GOT offset */
++#define R_TILEGX_IMM16_X0_HW1_LAST_GOT 74 /* X0 pipe last hword 1 GOT offset */
++#define R_TILEGX_IMM16_X1_HW1_LAST_GOT 75 /* X1 pipe last hword 1 GOT offset */
++/* Relocs 76-77 are currently not defined.  */
++#define R_TILEGX_IMM16_X0_HW0_TLS_GD 78	/* X0 pipe hword 0 TLS GD offset */
++#define R_TILEGX_IMM16_X1_HW0_TLS_GD 79	/* X1 pipe hword 0 TLS GD offset */
++#define R_TILEGX_IMM16_X0_HW0_TLS_LE 80	/* X0 pipe hword 0 TLS LE offset */
++#define R_TILEGX_IMM16_X1_HW0_TLS_LE 81	/* X1 pipe hword 0 TLS LE offset */
++#define R_TILEGX_IMM16_X0_HW0_LAST_TLS_LE 82 /* X0 pipe last hword 0 LE off */
++#define R_TILEGX_IMM16_X1_HW0_LAST_TLS_LE 83 /* X1 pipe last hword 0 LE off */
++#define R_TILEGX_IMM16_X0_HW1_LAST_TLS_LE 84 /* X0 pipe last hword 1 LE off */
++#define R_TILEGX_IMM16_X1_HW1_LAST_TLS_LE 85 /* X1 pipe last hword 1 LE off */
++#define R_TILEGX_IMM16_X0_HW0_LAST_TLS_GD 86 /* X0 pipe last hword 0 GD off */
++#define R_TILEGX_IMM16_X1_HW0_LAST_TLS_GD 87 /* X1 pipe last hword 0 GD off */
++#define R_TILEGX_IMM16_X0_HW1_LAST_TLS_GD 88 /* X0 pipe last hword 1 GD off */
++#define R_TILEGX_IMM16_X1_HW1_LAST_TLS_GD 89 /* X1 pipe last hword 1 GD off */
++/* Relocs 90-91 are currently not defined.  */
++#define R_TILEGX_IMM16_X0_HW0_TLS_IE 92	/* X0 pipe hword 0 TLS IE offset */
++#define R_TILEGX_IMM16_X1_HW0_TLS_IE 93	/* X1 pipe hword 0 TLS IE offset */
++/* Relocs 94-99 are currently not defined.  */
++#define R_TILEGX_IMM16_X0_HW0_LAST_TLS_IE 100 /* X0 pipe last hword 0 IE off */
++#define R_TILEGX_IMM16_X1_HW0_LAST_TLS_IE 101 /* X1 pipe last hword 0 IE off */
++#define R_TILEGX_IMM16_X0_HW1_LAST_TLS_IE 102 /* X0 pipe last hword 1 IE off */
++#define R_TILEGX_IMM16_X1_HW1_LAST_TLS_IE 103 /* X1 pipe last hword 1 IE off */
++/* Relocs 104-105 are currently not defined.  */
++#define R_TILEGX_TLS_DTPMOD64	106	/* 64-bit ID of symbol's module */
++#define R_TILEGX_TLS_DTPOFF64	107	/* 64-bit offset in TLS block */
++#define R_TILEGX_TLS_TPOFF64	108	/* 64-bit offset in static TLS block */
++#define R_TILEGX_TLS_DTPMOD32	109	/* 32-bit ID of symbol's module */
++#define R_TILEGX_TLS_DTPOFF32	110	/* 32-bit offset in TLS block */
++#define R_TILEGX_TLS_TPOFF32	111	/* 32-bit offset in static TLS block */
++#define R_TILEGX_TLS_GD_CALL	112	/* "jal" for TLS GD */
++#define R_TILEGX_IMM8_X0_TLS_GD_ADD 113	/* X0 pipe "addi" for TLS GD */
++#define R_TILEGX_IMM8_X1_TLS_GD_ADD 114	/* X1 pipe "addi" for TLS GD */
++#define R_TILEGX_IMM8_Y0_TLS_GD_ADD 115	/* Y0 pipe "addi" for TLS GD */
++#define R_TILEGX_IMM8_Y1_TLS_GD_ADD 116	/* Y1 pipe "addi" for TLS GD */
++#define R_TILEGX_TLS_IE_LOAD	117	/* "ld_tls" for TLS IE */
++#define R_TILEGX_IMM8_X0_TLS_ADD 118	/* X0 pipe "addi" for TLS GD/IE */
++#define R_TILEGX_IMM8_X1_TLS_ADD 119	/* X1 pipe "addi" for TLS GD/IE */
++#define R_TILEGX_IMM8_Y0_TLS_ADD 120	/* Y0 pipe "addi" for TLS GD/IE */
++#define R_TILEGX_IMM8_Y1_TLS_ADD 121	/* Y1 pipe "addi" for TLS GD/IE */
++
++#define R_TILEGX_GNU_VTINHERIT	128	/* GNU C++ vtable hierarchy */
++#define R_TILEGX_GNU_VTENTRY	129	/* GNU C++ vtable member usage */
++
++#define R_TILEGX_NUM		130
++
++#endif	/* elf.h */
diff --git a/target/linux/generic/patches-4.1/212-byteshift_portability.patch b/target/linux/generic/patches-4.1/212-byteshift_portability.patch
new file mode 100644
index 0000000..0f23ba9
--- /dev/null
+++ b/target/linux/generic/patches-4.1/212-byteshift_portability.patch
@@ -0,0 +1,51 @@
+--- a/tools/include/tools/be_byteshift.h
++++ b/tools/include/tools/be_byteshift.h
+@@ -1,6 +1,10 @@
+ #ifndef _TOOLS_BE_BYTESHIFT_H
+ #define _TOOLS_BE_BYTESHIFT_H
+ 
++#ifndef __linux__
++#include "linux_types.h"
++#endif
++
+ #include <stdint.h>
+ 
+ static inline uint16_t __get_unaligned_be16(const uint8_t *p)
+--- a/tools/include/tools/le_byteshift.h
++++ b/tools/include/tools/le_byteshift.h
+@@ -1,6 +1,10 @@
+ #ifndef _TOOLS_LE_BYTESHIFT_H
+ #define _TOOLS_LE_BYTESHIFT_H
+ 
++#ifndef __linux__
++#include "linux_types.h"
++#endif
++
+ #include <stdint.h>
+ 
+ static inline uint16_t __get_unaligned_le16(const uint8_t *p)
+--- /dev/null
++++ b/tools/include/tools/linux_types.h
+@@ -0,0 +1,22 @@
++#ifndef __LINUX_TYPES_H
++#define __LINUX_TYPES_H
++
++#include <stdint.h>
++
++typedef uint8_t __u8;
++typedef uint8_t __be8;
++typedef uint8_t __le8;
++
++typedef uint16_t __u16;
++typedef uint16_t __be16;
++typedef uint16_t __le16;
++
++typedef uint32_t __u32;
++typedef uint32_t __be32;
++typedef uint32_t __le32;
++
++typedef uint64_t __u64;
++typedef uint64_t __be64;
++typedef uint64_t __le64;
++
++#endif
diff --git a/target/linux/generic/patches-4.1/214-spidev_h_portability.patch b/target/linux/generic/patches-4.1/214-spidev_h_portability.patch
new file mode 100644
index 0000000..dbee090
--- /dev/null
+++ b/target/linux/generic/patches-4.1/214-spidev_h_portability.patch
@@ -0,0 +1,11 @@
+--- a/include/uapi/linux/spi/spidev.h
++++ b/include/uapi/linux/spi/spidev.h
+@@ -111,7 +111,7 @@ struct spi_ioc_transfer {
+ 
+ /* not all platforms use <asm-generic/ioctl.h> or _IOC_TYPECHECK() ... */
+ #define SPI_MSGSIZE(N) \
+-	((((N)*(sizeof (struct spi_ioc_transfer))) < (1 << _IOC_SIZEBITS)) \
++	((((N)*(sizeof (struct spi_ioc_transfer))) < (1 << 13)) \
+ 		? ((N)*(sizeof (struct spi_ioc_transfer))) : 0)
+ #define SPI_IOC_MESSAGE(N) _IOW(SPI_IOC_MAGIC, 0, char[SPI_MSGSIZE(N)])
+ 
diff --git a/target/linux/generic/patches-4.1/220-gc_sections.patch b/target/linux/generic/patches-4.1/220-gc_sections.patch
new file mode 100644
index 0000000..98e1193
--- /dev/null
+++ b/target/linux/generic/patches-4.1/220-gc_sections.patch
@@ -0,0 +1,536 @@
+From: Felix Fietkau <nbd@openwrt.org>
+
+use -ffunction-sections, -fdata-sections and --gc-sections
+
+In combination with kernel symbol export stripping this significantly reduces
+the kernel image size. Used on both ARM and MIPS architectures.
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+Signed-off-by: Jonas Gorski <jogo@openwrt.org>
+Signed-off-by: Gabor Juhos <juhosg@openwrt.org>
+---
+
+--- a/arch/mips/Makefile
++++ b/arch/mips/Makefile
+@@ -89,10 +89,14 @@ all-$(CONFIG_SYS_SUPPORTS_ZBOOT)+= vmlin
+ #
+ cflags-y			+= -G 0 -mno-abicalls -fno-pic -pipe
+ cflags-y			+= -msoft-float
+-LDFLAGS_vmlinux			+= -G 0 -static -n -nostdlib
++LDFLAGS_vmlinux			+= -G 0 -static -n -nostdlib --gc-sections
+ KBUILD_AFLAGS_MODULE		+= -mlong-calls
+ KBUILD_CFLAGS_MODULE		+= -mlong-calls
+ 
++ifndef CONFIG_FUNCTION_TRACER
++KBUILD_CFLAGS_KERNEL		+= -ffunction-sections -fdata-sections
++endif
++
+ #
+ # pass -msoft-float to GAS if it supports it.  However on newer binutils
+ # (specifically newer than 2.24.51.20140728) we then also need to explicitly
+--- a/arch/mips/kernel/vmlinux.lds.S
++++ b/arch/mips/kernel/vmlinux.lds.S
+@@ -67,7 +67,7 @@ SECTIONS
+ 	/* Exception table for data bus errors */
+ 	__dbe_table : {
+ 		__start___dbe_table = .;
+-		*(__dbe_table)
++		KEEP(*(__dbe_table))
+ 		__stop___dbe_table = .;
+ 	}
+ 
+@@ -112,7 +112,7 @@ SECTIONS
+ 	. = ALIGN(4);
+ 	.mips.machines.init : AT(ADDR(.mips.machines.init) - LOAD_OFFSET) {
+ 		__mips_machines_start = .;
+-		*(.mips.machines.init)
++		KEEP(*(.mips.machines.init))
+ 		__mips_machines_end = .;
+ 	}
+ 
+--- a/include/asm-generic/vmlinux.lds.h
++++ b/include/asm-generic/vmlinux.lds.h
+@@ -89,7 +89,7 @@
+ #ifdef CONFIG_FTRACE_MCOUNT_RECORD
+ #define MCOUNT_REC()	. = ALIGN(8);				\
+ 			VMLINUX_SYMBOL(__start_mcount_loc) = .; \
+-			*(__mcount_loc)				\
++			KEEP(*(__mcount_loc))			\
+ 			VMLINUX_SYMBOL(__stop_mcount_loc) = .;
+ #else
+ #define MCOUNT_REC()
+@@ -97,7 +97,7 @@
+ 
+ #ifdef CONFIG_TRACE_BRANCH_PROFILING
+ #define LIKELY_PROFILE()	VMLINUX_SYMBOL(__start_annotated_branch_profile) = .; \
+-				*(_ftrace_annotated_branch)			      \
++				KEEP(*(_ftrace_annotated_branch))		      \
+ 				VMLINUX_SYMBOL(__stop_annotated_branch_profile) = .;
+ #else
+ #define LIKELY_PROFILE()
+@@ -105,7 +105,7 @@
+ 
+ #ifdef CONFIG_PROFILE_ALL_BRANCHES
+ #define BRANCH_PROFILE()	VMLINUX_SYMBOL(__start_branch_profile) = .;   \
+-				*(_ftrace_branch)			      \
++				KEEP(*(_ftrace_branch))			      \
+ 				VMLINUX_SYMBOL(__stop_branch_profile) = .;
+ #else
+ #define BRANCH_PROFILE()
+@@ -114,7 +114,7 @@
+ #ifdef CONFIG_KPROBES
+ #define KPROBE_BLACKLIST()	. = ALIGN(8);				      \
+ 				VMLINUX_SYMBOL(__start_kprobe_blacklist) = .; \
+-				*(_kprobe_blacklist)			      \
++				KEEP(*(_kprobe_blacklist))		      \
+ 				VMLINUX_SYMBOL(__stop_kprobe_blacklist) = .;
+ #else
+ #define KPROBE_BLACKLIST()
+@@ -123,10 +123,10 @@
+ #ifdef CONFIG_EVENT_TRACING
+ #define FTRACE_EVENTS()	. = ALIGN(8);					\
+ 			VMLINUX_SYMBOL(__start_ftrace_events) = .;	\
+-			*(_ftrace_events)				\
++			KEEP(*(_ftrace_events))				\
+ 			VMLINUX_SYMBOL(__stop_ftrace_events) = .;	\
+ 			VMLINUX_SYMBOL(__start_ftrace_enum_maps) = .;	\
+-			*(_ftrace_enum_map)				\
++			KEEP(*(_ftrace_enum_map))			\
+ 			VMLINUX_SYMBOL(__stop_ftrace_enum_maps) = .;
+ #else
+ #define FTRACE_EVENTS()
+@@ -134,7 +134,7 @@
+ 
+ #ifdef CONFIG_TRACING
+ #define TRACE_PRINTKS() VMLINUX_SYMBOL(__start___trace_bprintk_fmt) = .;      \
+-			 *(__trace_printk_fmt) /* Trace_printk fmt' pointer */ \
++			 KEEP(*(__trace_printk_fmt)) /* Trace_printk fmt' pointer */ \
+ 			 VMLINUX_SYMBOL(__stop___trace_bprintk_fmt) = .;
+ #define TRACEPOINT_STR() VMLINUX_SYMBOL(__start___tracepoint_str) = .;	\
+ 			 *(__tracepoint_str) /* Trace_printk fmt' pointer */ \
+@@ -147,7 +147,7 @@
+ #ifdef CONFIG_FTRACE_SYSCALLS
+ #define TRACE_SYSCALLS() . = ALIGN(8);					\
+ 			 VMLINUX_SYMBOL(__start_syscalls_metadata) = .;	\
+-			 *(__syscalls_metadata)				\
++			 KEEP(*(__syscalls_metadata))			\
+ 			 VMLINUX_SYMBOL(__stop_syscalls_metadata) = .;
+ #else
+ #define TRACE_SYSCALLS()
+@@ -169,8 +169,8 @@
+ #define _OF_TABLE_1(name)						\
+ 	. = ALIGN(8);							\
+ 	VMLINUX_SYMBOL(__##name##_of_table) = .;			\
+-	*(__##name##_of_table)						\
+-	*(__##name##_of_table_end)
++	KEEP(*(__##name##_of_table))					\
++	KEEP(*(__##name##_of_table_end))
+ 
+ #define CLKSRC_OF_TABLES()	OF_TABLE(CONFIG_CLKSRC_OF, clksrc)
+ #define IRQCHIP_OF_MATCH_TABLE() OF_TABLE(CONFIG_IRQCHIP, irqchip)
+@@ -184,7 +184,7 @@
+ #define KERNEL_DTB()							\
+ 	STRUCT_ALIGN();							\
+ 	VMLINUX_SYMBOL(__dtb_start) = .;				\
+-	*(.dtb.init.rodata)						\
++	KEEP(*(.dtb.init.rodata))					\
+ 	VMLINUX_SYMBOL(__dtb_end) = .;
+ 
+ /* .data section */
+@@ -200,16 +200,17 @@
+ 	/* implement dynamic printk debug */				\
+ 	. = ALIGN(8);                                                   \
+ 	VMLINUX_SYMBOL(__start___jump_table) = .;                       \
+-	*(__jump_table)                                                 \
++	KEEP(*(__jump_table))                                           \
+ 	VMLINUX_SYMBOL(__stop___jump_table) = .;                        \
+ 	. = ALIGN(8);							\
+ 	VMLINUX_SYMBOL(__start___verbose) = .;                          \
+-	*(__verbose)                                                    \
++	KEEP(*(__verbose))                                              \
+ 	VMLINUX_SYMBOL(__stop___verbose) = .;				\
+ 	LIKELY_PROFILE()		       				\
+ 	BRANCH_PROFILE()						\
+ 	TRACE_PRINTKS()							\
+-	TRACEPOINT_STR()
++	TRACEPOINT_STR()                                                \
++	*(.data.[a-zA-Z_]*)
+ 
+ /*
+  * Data section helpers
+@@ -263,35 +264,35 @@
+ 	/* PCI quirks */						\
+ 	.pci_fixup        : AT(ADDR(.pci_fixup) - LOAD_OFFSET) {	\
+ 		VMLINUX_SYMBOL(__start_pci_fixups_early) = .;		\
+-		*(.pci_fixup_early)					\
++		KEEP(*(.pci_fixup_early))				\
+ 		VMLINUX_SYMBOL(__end_pci_fixups_early) = .;		\
+ 		VMLINUX_SYMBOL(__start_pci_fixups_header) = .;		\
+-		*(.pci_fixup_header)					\
++		KEEP(*(.pci_fixup_header))				\
+ 		VMLINUX_SYMBOL(__end_pci_fixups_header) = .;		\
+ 		VMLINUX_SYMBOL(__start_pci_fixups_final) = .;		\
+-		*(.pci_fixup_final)					\
++		KEEP(*(.pci_fixup_final))				\
+ 		VMLINUX_SYMBOL(__end_pci_fixups_final) = .;		\
+ 		VMLINUX_SYMBOL(__start_pci_fixups_enable) = .;		\
+-		*(.pci_fixup_enable)					\
++		KEEP(*(.pci_fixup_enable))				\
+ 		VMLINUX_SYMBOL(__end_pci_fixups_enable) = .;		\
+ 		VMLINUX_SYMBOL(__start_pci_fixups_resume) = .;		\
+-		*(.pci_fixup_resume)					\
++		KEEP(*(.pci_fixup_resume))				\
+ 		VMLINUX_SYMBOL(__end_pci_fixups_resume) = .;		\
+ 		VMLINUX_SYMBOL(__start_pci_fixups_resume_early) = .;	\
+-		*(.pci_fixup_resume_early)				\
++		KEEP(*(.pci_fixup_resume_early))			\
+ 		VMLINUX_SYMBOL(__end_pci_fixups_resume_early) = .;	\
+ 		VMLINUX_SYMBOL(__start_pci_fixups_suspend) = .;		\
+-		*(.pci_fixup_suspend)					\
++		KEEP(*(.pci_fixup_suspend))				\
+ 		VMLINUX_SYMBOL(__end_pci_fixups_suspend) = .;		\
+ 		VMLINUX_SYMBOL(__start_pci_fixups_suspend_late) = .;	\
+-		*(.pci_fixup_suspend_late)				\
++		KEEP(*(.pci_fixup_suspend_late))			\
+ 		VMLINUX_SYMBOL(__end_pci_fixups_suspend_late) = .;	\
+ 	}								\
+ 									\
+ 	/* Built-in firmware blobs */					\
+ 	.builtin_fw        : AT(ADDR(.builtin_fw) - LOAD_OFFSET) {	\
+ 		VMLINUX_SYMBOL(__start_builtin_fw) = .;			\
+-		*(.builtin_fw)						\
++		KEEP(*(.builtin_fw))					\
+ 		VMLINUX_SYMBOL(__end_builtin_fw) = .;			\
+ 	}								\
+ 									\
+@@ -300,49 +301,49 @@
+ 	/* Kernel symbol table: Normal symbols */			\
+ 	__ksymtab         : AT(ADDR(__ksymtab) - LOAD_OFFSET) {		\
+ 		VMLINUX_SYMBOL(__start___ksymtab) = .;			\
+-		*(SORT(___ksymtab+*))					\
++		KEEP(*(SORT(___ksymtab+*)))				\
+ 		VMLINUX_SYMBOL(__stop___ksymtab) = .;			\
+ 	}								\
+ 									\
+ 	/* Kernel symbol table: GPL-only symbols */			\
+ 	__ksymtab_gpl     : AT(ADDR(__ksymtab_gpl) - LOAD_OFFSET) {	\
+ 		VMLINUX_SYMBOL(__start___ksymtab_gpl) = .;		\
+-		*(SORT(___ksymtab_gpl+*))				\
++		KEEP(*(SORT(___ksymtab_gpl+*)))				\
+ 		VMLINUX_SYMBOL(__stop___ksymtab_gpl) = .;		\
+ 	}								\
+ 									\
+ 	/* Kernel symbol table: Normal unused symbols */		\
+ 	__ksymtab_unused  : AT(ADDR(__ksymtab_unused) - LOAD_OFFSET) {	\
+ 		VMLINUX_SYMBOL(__start___ksymtab_unused) = .;		\
+-		*(SORT(___ksymtab_unused+*))				\
++		KEEP(*(SORT(___ksymtab_unused+*)))			\
+ 		VMLINUX_SYMBOL(__stop___ksymtab_unused) = .;		\
+ 	}								\
+ 									\
+ 	/* Kernel symbol table: GPL-only unused symbols */		\
+ 	__ksymtab_unused_gpl : AT(ADDR(__ksymtab_unused_gpl) - LOAD_OFFSET) { \
+ 		VMLINUX_SYMBOL(__start___ksymtab_unused_gpl) = .;	\
+-		*(SORT(___ksymtab_unused_gpl+*))			\
++		KEEP(*(SORT(___ksymtab_unused_gpl+*)))			\
+ 		VMLINUX_SYMBOL(__stop___ksymtab_unused_gpl) = .;	\
+ 	}								\
+ 									\
+ 	/* Kernel symbol table: GPL-future-only symbols */		\
+ 	__ksymtab_gpl_future : AT(ADDR(__ksymtab_gpl_future) - LOAD_OFFSET) { \
+ 		VMLINUX_SYMBOL(__start___ksymtab_gpl_future) = .;	\
+-		*(SORT(___ksymtab_gpl_future+*))			\
++		KEEP(*(SORT(___ksymtab_gpl_future+*)))			\
+ 		VMLINUX_SYMBOL(__stop___ksymtab_gpl_future) = .;	\
+ 	}								\
+ 									\
+ 	/* Kernel symbol table: Normal symbols */			\
+ 	__kcrctab         : AT(ADDR(__kcrctab) - LOAD_OFFSET) {		\
+ 		VMLINUX_SYMBOL(__start___kcrctab) = .;			\
+-		*(SORT(___kcrctab+*))					\
++		KEEP(*(SORT(___kcrctab+*)))				\
+ 		VMLINUX_SYMBOL(__stop___kcrctab) = .;			\
+ 	}								\
+ 									\
+ 	/* Kernel symbol table: GPL-only symbols */			\
+ 	__kcrctab_gpl     : AT(ADDR(__kcrctab_gpl) - LOAD_OFFSET) {	\
+ 		VMLINUX_SYMBOL(__start___kcrctab_gpl) = .;		\
+-		*(SORT(___kcrctab_gpl+*))				\
++		KEEP(*(SORT(___kcrctab_gpl+*)))				\
+ 		VMLINUX_SYMBOL(__stop___kcrctab_gpl) = .;		\
+ 	}								\
+ 									\
+@@ -356,14 +357,14 @@
+ 	/* Kernel symbol table: GPL-only unused symbols */		\
+ 	__kcrctab_unused_gpl : AT(ADDR(__kcrctab_unused_gpl) - LOAD_OFFSET) { \
+ 		VMLINUX_SYMBOL(__start___kcrctab_unused_gpl) = .;	\
+-		*(SORT(___kcrctab_unused_gpl+*))			\
++		KEEP(*(SORT(___kcrctab_unused_gpl+*)))			\
+ 		VMLINUX_SYMBOL(__stop___kcrctab_unused_gpl) = .;	\
+ 	}								\
+ 									\
+ 	/* Kernel symbol table: GPL-future-only symbols */		\
+ 	__kcrctab_gpl_future : AT(ADDR(__kcrctab_gpl_future) - LOAD_OFFSET) { \
+ 		VMLINUX_SYMBOL(__start___kcrctab_gpl_future) = .;	\
+-		*(SORT(___kcrctab_gpl_future+*))			\
++		KEEP(*(SORT(___kcrctab_gpl_future+*)))			\
+ 		VMLINUX_SYMBOL(__stop___kcrctab_gpl_future) = .;	\
+ 	}								\
+ 									\
+@@ -382,14 +383,14 @@
+ 	/* Built-in module parameters. */				\
+ 	__param : AT(ADDR(__param) - LOAD_OFFSET) {			\
+ 		VMLINUX_SYMBOL(__start___param) = .;			\
+-		*(__param)						\
++		KEEP(*(__param))					\
+ 		VMLINUX_SYMBOL(__stop___param) = .;			\
+ 	}								\
+ 									\
+ 	/* Built-in module versions. */					\
+ 	__modver : AT(ADDR(__modver) - LOAD_OFFSET) {			\
+ 		VMLINUX_SYMBOL(__start___modver) = .;			\
+-		*(__modver)						\
++		KEEP(*(__modver))					\
+ 		VMLINUX_SYMBOL(__stop___modver) = .;			\
+ 		. = ALIGN((align));					\
+ 		VMLINUX_SYMBOL(__end_rodata) = .;			\
+@@ -445,7 +446,7 @@
+ #define ENTRY_TEXT							\
+ 		ALIGN_FUNCTION();					\
+ 		VMLINUX_SYMBOL(__entry_text_start) = .;			\
+-		*(.entry.text)						\
++		KEEP(*(.entry.text))					\
+ 		VMLINUX_SYMBOL(__entry_text_end) = .;
+ 
+ #ifdef CONFIG_FUNCTION_GRAPH_TRACER
+@@ -473,7 +474,7 @@
+ 	. = ALIGN(align);						\
+ 	__ex_table : AT(ADDR(__ex_table) - LOAD_OFFSET) {		\
+ 		VMLINUX_SYMBOL(__start___ex_table) = .;			\
+-		*(__ex_table)						\
++		KEEP(*(__ex_table))						\
+ 		VMLINUX_SYMBOL(__stop___ex_table) = .;			\
+ 	}
+ 
+@@ -489,9 +490,9 @@
+ #ifdef CONFIG_CONSTRUCTORS
+ #define KERNEL_CTORS()	. = ALIGN(8);			   \
+ 			VMLINUX_SYMBOL(__ctors_start) = .; \
+-			*(.ctors)			   \
++			KEEP(*(.ctors))			   \
+ 			*(SORT(.init_array.*))		   \
+-			*(.init_array)			   \
++			KEEP(*(.init_array))		   \
+ 			VMLINUX_SYMBOL(__ctors_end) = .;
+ #else
+ #define KERNEL_CTORS()
+@@ -542,7 +543,7 @@
+ #define SBSS(sbss_align)						\
+ 	. = ALIGN(sbss_align);						\
+ 	.sbss : AT(ADDR(.sbss) - LOAD_OFFSET) {				\
+-		*(.sbss)						\
++		*(.sbss .sbss.*)					\
+ 		*(.scommon)						\
+ 	}
+ 
+@@ -560,7 +561,7 @@
+ 		BSS_FIRST_SECTIONS					\
+ 		*(.bss..page_aligned)					\
+ 		*(.dynbss)						\
+-		*(.bss)							\
++		*(.bss .bss.*)						\
+ 		*(COMMON)						\
+ 	}
+ 
+@@ -609,7 +610,7 @@
+ 	. = ALIGN(8);							\
+ 	__bug_table : AT(ADDR(__bug_table) - LOAD_OFFSET) {		\
+ 		VMLINUX_SYMBOL(__start___bug_table) = .;		\
+-		*(__bug_table)						\
++		KEEP(*(__bug_table))					\
+ 		VMLINUX_SYMBOL(__stop___bug_table) = .;			\
+ 	}
+ #else
+@@ -621,7 +622,7 @@
+ 	. = ALIGN(4);							\
+ 	.tracedata : AT(ADDR(.tracedata) - LOAD_OFFSET) {		\
+ 		VMLINUX_SYMBOL(__tracedata_start) = .;			\
+-		*(.tracedata)						\
++		KEEP(*(.tracedata))					\
+ 		VMLINUX_SYMBOL(__tracedata_end) = .;			\
+ 	}
+ #else
+@@ -638,17 +639,17 @@
+ #define INIT_SETUP(initsetup_align)					\
+ 		. = ALIGN(initsetup_align);				\
+ 		VMLINUX_SYMBOL(__setup_start) = .;			\
+-		*(.init.setup)						\
++		KEEP(*(.init.setup))					\
+ 		VMLINUX_SYMBOL(__setup_end) = .;
+ 
+ #define INIT_CALLS_LEVEL(level)						\
+ 		VMLINUX_SYMBOL(__initcall##level##_start) = .;		\
+-		*(.initcall##level##.init)				\
+-		*(.initcall##level##s.init)				\
++		KEEP(*(.initcall##level##.init))			\
++		KEEP(*(.initcall##level##s.init))			\
+ 
+ #define INIT_CALLS							\
+ 		VMLINUX_SYMBOL(__initcall_start) = .;			\
+-		*(.initcallearly.init)					\
++		KEEP(*(.initcallearly.init))				\
+ 		INIT_CALLS_LEVEL(0)					\
+ 		INIT_CALLS_LEVEL(1)					\
+ 		INIT_CALLS_LEVEL(2)					\
+@@ -662,21 +663,21 @@
+ 
+ #define CON_INITCALL							\
+ 		VMLINUX_SYMBOL(__con_initcall_start) = .;		\
+-		*(.con_initcall.init)					\
++		KEEP(*(.con_initcall.init))				\
+ 		VMLINUX_SYMBOL(__con_initcall_end) = .;
+ 
+ #define SECURITY_INITCALL						\
+ 		VMLINUX_SYMBOL(__security_initcall_start) = .;		\
+-		*(.security_initcall.init)				\
++		KEEP(*(.security_initcall.init))			\
+ 		VMLINUX_SYMBOL(__security_initcall_end) = .;
+ 
+ #ifdef CONFIG_BLK_DEV_INITRD
+ #define INIT_RAM_FS							\
+ 	. = ALIGN(4);							\
+ 	VMLINUX_SYMBOL(__initramfs_start) = .;				\
+-	*(.init.ramfs)							\
++	KEEP(*(.init.ramfs))						\
+ 	. = ALIGN(8);							\
+-	*(.init.ramfs.info)
++	KEEP(*(.init.ramfs.info))
+ #else
+ #define INIT_RAM_FS
+ #endif
+--- a/arch/arm/Makefile
++++ b/arch/arm/Makefile
+@@ -18,11 +18,16 @@ ifeq ($(CONFIG_CPU_ENDIAN_BE8),y)
+ LDFLAGS_vmlinux	+= --be8
+ LDFLAGS_MODULE	+= --be8
+ endif
++LDFLAGS_vmlinux += --gc-sections
+ 
+ OBJCOPYFLAGS	:=-O binary -R .comment -S
+ GZFLAGS		:=-9
+ #KBUILD_CFLAGS	+=-pipe
+ 
++ifndef CONFIG_FUNCTION_TRACER
++KBUILD_CFLAGS_KERNEL += -ffunction-sections -fdata-sections
++endif
++
+ # Never generate .eh_frame
+ KBUILD_CFLAGS	+= $(call cc-option,-fno-dwarf2-cfi-asm)
+ 
+--- a/arch/arm/kernel/vmlinux.lds.S
++++ b/arch/arm/kernel/vmlinux.lds.S
+@@ -15,13 +15,13 @@
+ #define PROC_INFO							\
+ 	. = ALIGN(4);							\
+ 	VMLINUX_SYMBOL(__proc_info_begin) = .;				\
+-	*(.proc.info.init)						\
++	KEEP(*(.proc.info.init))					\
+ 	VMLINUX_SYMBOL(__proc_info_end) = .;
+ 
+ #define IDMAP_TEXT							\
+ 	ALIGN_FUNCTION();						\
+ 	VMLINUX_SYMBOL(__idmap_text_start) = .;				\
+-	*(.idmap.text)							\
++	KEEP(*(.idmap.text))						\
+ 	VMLINUX_SYMBOL(__idmap_text_end) = .;				\
+ 	. = ALIGN(PAGE_SIZE);						\
+ 	VMLINUX_SYMBOL(__hyp_idmap_text_start) = .;			\
+@@ -102,7 +102,7 @@ SECTIONS
+ 		_stext = .;		/* Text and read-only data	*/
+ 			IDMAP_TEXT
+ 			__exception_text_start = .;
+-			*(.exception.text)
++			KEEP(*(.exception.text))
+ 			__exception_text_end = .;
+ 			IRQENTRY_TEXT
+ 			TEXT_TEXT
+@@ -126,7 +126,7 @@ SECTIONS
+ 	__ex_table : AT(ADDR(__ex_table) - LOAD_OFFSET) {
+ 		__start___ex_table = .;
+ #ifdef CONFIG_MMU
+-		*(__ex_table)
++		KEEP(*(__ex_table))
+ #endif
+ 		__stop___ex_table = .;
+ 	}
+@@ -138,12 +138,12 @@ SECTIONS
+ 	. = ALIGN(8);
+ 	.ARM.unwind_idx : {
+ 		__start_unwind_idx = .;
+-		*(.ARM.exidx*)
++		KEEP(*(.ARM.exidx*))
+ 		__stop_unwind_idx = .;
+ 	}
+ 	.ARM.unwind_tab : {
+ 		__start_unwind_tab = .;
+-		*(.ARM.extab*)
++		KEEP(*(.ARM.extab*))
+ 		__stop_unwind_tab = .;
+ 	}
+ #endif
+@@ -166,14 +166,14 @@ SECTIONS
+ 	 */
+ 	__vectors_start = .;
+ 	.vectors 0 : AT(__vectors_start) {
+-		*(.vectors)
++		KEEP(*(.vectors))
+ 	}
+ 	. = __vectors_start + SIZEOF(.vectors);
+ 	__vectors_end = .;
+ 
+ 	__stubs_start = .;
+ 	.stubs 0x1000 : AT(__stubs_start) {
+-		*(.stubs)
++		KEEP(*(.stubs))
+ 	}
+ 	. = __stubs_start + SIZEOF(.stubs);
+ 	__stubs_end = .;
+@@ -187,24 +187,24 @@ SECTIONS
+ 	}
+ 	.init.arch.info : {
+ 		__arch_info_begin = .;
+-		*(.arch.info.init)
++		KEEP(*(.arch.info.init))
+ 		__arch_info_end = .;
+ 	}
+ 	.init.tagtable : {
+ 		__tagtable_begin = .;
+-		*(.taglist.init)
++		KEEP(*(.taglist.init))
+ 		__tagtable_end = .;
+ 	}
+ #ifdef CONFIG_SMP_ON_UP
+ 	.init.smpalt : {
+ 		__smpalt_begin = .;
+-		*(.alt.smp.init)
++		KEEP(*(.alt.smp.init))
+ 		__smpalt_end = .;
+ 	}
+ #endif
+ 	.init.pv_table : {
+ 		__pv_table_begin = .;
+-		*(.pv_table)
++		KEEP(*(.pv_table))
+ 		__pv_table_end = .;
+ 	}
+ 	.init.data : {
+--- a/arch/arm/boot/compressed/Makefile
++++ b/arch/arm/boot/compressed/Makefile
+@@ -107,6 +107,7 @@ ifeq ($(CONFIG_FUNCTION_TRACER),y)
+ ORIG_CFLAGS := $(KBUILD_CFLAGS)
+ KBUILD_CFLAGS = $(subst -pg, , $(ORIG_CFLAGS))
+ endif
++KBUILD_CFLAGS_KERNEL := $(patsubst -f%-sections,,$(KBUILD_CFLAGS_KERNEL))
+ 
+ ccflags-y := -fpic -mno-single-pic-base -fno-builtin -I$(obj)
+ asflags-y := -DZIMAGE
diff --git a/target/linux/generic/patches-4.1/221-module_exports.patch b/target/linux/generic/patches-4.1/221-module_exports.patch
new file mode 100644
index 0000000..57e2549
--- /dev/null
+++ b/target/linux/generic/patches-4.1/221-module_exports.patch
@@ -0,0 +1,88 @@
+--- a/include/asm-generic/vmlinux.lds.h
++++ b/include/asm-generic/vmlinux.lds.h
+@@ -54,6 +54,16 @@
+ #define LOAD_OFFSET 0
+ #endif
+ 
++#ifndef SYMTAB_KEEP
++#define SYMTAB_KEEP KEEP(*(SORT(___ksymtab+*)))
++#define SYMTAB_KEEP_GPL KEEP(*(SORT(___ksymtab_gpl+*)))
++#endif
++
++#ifndef SYMTAB_DISCARD
++#define SYMTAB_DISCARD
++#define SYMTAB_DISCARD_GPL
++#endif
++
+ #include <linux/export.h>
+ 
+ /* Align . to a 8 byte boundary equals to maximum function alignment. */
+@@ -301,14 +311,14 @@
+ 	/* Kernel symbol table: Normal symbols */			\
+ 	__ksymtab         : AT(ADDR(__ksymtab) - LOAD_OFFSET) {		\
+ 		VMLINUX_SYMBOL(__start___ksymtab) = .;			\
+-		KEEP(*(SORT(___ksymtab+*)))				\
++		SYMTAB_KEEP						\
+ 		VMLINUX_SYMBOL(__stop___ksymtab) = .;			\
+ 	}								\
+ 									\
+ 	/* Kernel symbol table: GPL-only symbols */			\
+ 	__ksymtab_gpl     : AT(ADDR(__ksymtab_gpl) - LOAD_OFFSET) {	\
+ 		VMLINUX_SYMBOL(__start___ksymtab_gpl) = .;		\
+-		KEEP(*(SORT(___ksymtab_gpl+*)))				\
++		SYMTAB_KEEP_GPL						\
+ 		VMLINUX_SYMBOL(__stop___ksymtab_gpl) = .;		\
+ 	}								\
+ 									\
+@@ -370,7 +380,7 @@
+ 									\
+ 	/* Kernel symbol table: strings */				\
+         __ksymtab_strings : AT(ADDR(__ksymtab_strings) - LOAD_OFFSET) {	\
+-		*(__ksymtab_strings)					\
++		*(__ksymtab_strings+*)					\
+ 	}								\
+ 									\
+ 	/* __*init sections */						\
+@@ -696,6 +706,8 @@
+ 	EXIT_TEXT							\
+ 	EXIT_DATA							\
+ 	EXIT_CALL							\
++	SYMTAB_DISCARD							\
++	SYMTAB_DISCARD_GPL						\
+ 	*(.discard)							\
+ 	*(.discard.*)							\
+ 	}
+--- a/scripts/Makefile.build
++++ b/scripts/Makefile.build
+@@ -299,7 +299,7 @@ targets += $(extra-y) $(MAKECMDGOALS) $(
+ # Linker scripts preprocessor (.lds.S -> .lds)
+ # ---------------------------------------------------------------------------
+ quiet_cmd_cpp_lds_S = LDS     $@
+-      cmd_cpp_lds_S = $(CPP) $(cpp_flags) -P -C -U$(ARCH) \
++      cmd_cpp_lds_S = $(CPP) $(EXTRA_LDSFLAGS) $(cpp_flags) -P -C -U$(ARCH) \
+ 	                     -D__ASSEMBLY__ -DLINKER_SCRIPT -o $@ $<
+ 
+ $(obj)/%.lds: $(src)/%.lds.S FORCE
+--- a/include/linux/export.h
++++ b/include/linux/export.h
+@@ -52,12 +52,19 @@ extern struct module __this_module;
+ #define __CRC_SYMBOL(sym, sec)
+ #endif
+ 
++#ifdef MODULE
++#define __EXPORT_SUFFIX(sym)
++#else
++#define __EXPORT_SUFFIX(sym) "+" #sym
++#endif
++
+ /* For every exported symbol, place a struct in the __ksymtab section */
+ #define __EXPORT_SYMBOL(sym, sec)				\
+ 	extern typeof(sym) sym;					\
+ 	__CRC_SYMBOL(sym, sec)					\
+ 	static const char __kstrtab_##sym[]			\
+-	__attribute__((section("__ksymtab_strings"), aligned(1))) \
++	__attribute__((section("__ksymtab_strings"		\
++	  __EXPORT_SUFFIX(sym)), aligned(1)))			\
+ 	= VMLINUX_SYMBOL_STR(sym);				\
+ 	extern const struct kernel_symbol __ksymtab_##sym;	\
+ 	__visible const struct kernel_symbol __ksymtab_##sym	\
diff --git a/target/linux/generic/patches-4.1/222-perf-build-Do-not-fail-on-missing-Build-file.patch b/target/linux/generic/patches-4.1/222-perf-build-Do-not-fail-on-missing-Build-file.patch
new file mode 100644
index 0000000..3fb2df6
--- /dev/null
+++ b/target/linux/generic/patches-4.1/222-perf-build-Do-not-fail-on-missing-Build-file.patch
@@ -0,0 +1,67 @@
+From d7a3d85e08477a979933a2bb3b525a8de99543c2 Mon Sep 17 00:00:00 2001
+From: Jiri Olsa <jolsa@kernel.org>
+Date: Fri, 29 May 2015 17:42:58 +0200
+Subject: [PATCH] perf build: Do not fail on missing Build file
+
+Allow nesting into directories without Build file. Currently we force
+include of the Build file, which fails the build when the Build file is
+missing.
+
+We already support empty *-in.o' objects if there's nothing in the
+directory to be compiled, so we can just use it for missing Build file
+cases.
+
+Also adding this case under tests.
+
+Reported-by: Rabin Vincent <rabin.vincent@axis.com>
+Signed-off-by: Jiri Olsa <jolsa@kernel.org>
+Cc: David Ahern <dsahern@gmail.com>
+Cc: Namhyung Kim <namhyung@kernel.org>
+Cc: Paul Mackerras <paulus@samba.org>
+Cc: Peter Zijlstra <a.p.zijlstra@chello.nl>
+Cc: Rabin Vincent <rabin.vincent@axis.com>
+Link: http://lkml.kernel.org/r/1432914178-24086-1-git-send-email-jolsa@kernel.org
+Signed-off-by: Arnaldo Carvalho de Melo <acme@redhat.com>
+---
+ tools/build/Makefile.build         | 2 +-
+ tools/build/tests/ex/Build         | 1 +
+ tools/build/tests/ex/empty2/README | 2 ++
+ 3 files changed, 4 insertions(+), 1 deletion(-)
+ create mode 100644 tools/build/tests/ex/empty2/README
+
+diff --git a/tools/build/Makefile.build b/tools/build/Makefile.build
+index 10df572..69c35cf 100644
+--- a/tools/build/Makefile.build
++++ b/tools/build/Makefile.build
+@@ -37,7 +37,7 @@ subdir-obj-y :=
+ 
+ # Build definitions
+ build-file := $(dir)/Build
+-include $(build-file)
++-include $(build-file)
+ 
+ quiet_cmd_flex  = FLEX     $@
+ quiet_cmd_bison = BISON    $@
+diff --git a/tools/build/tests/ex/Build b/tools/build/tests/ex/Build
+index 0e6c3e6..70d8762 100644
+--- a/tools/build/tests/ex/Build
++++ b/tools/build/tests/ex/Build
+@@ -2,6 +2,7 @@ ex-y += ex.o
+ ex-y += a.o
+ ex-y += b.o
+ ex-y += empty/
++ex-y += empty2/
+ 
+ libex-y += c.o
+ libex-y += d.o
+diff --git a/tools/build/tests/ex/empty2/README b/tools/build/tests/ex/empty2/README
+new file mode 100644
+index 0000000..2107cc5
+--- /dev/null
++++ b/tools/build/tests/ex/empty2/README
+@@ -0,0 +1,2 @@
++This directory is left intentionally without Build file
++to test proper nesting into Build-less directories.
+-- 
+2.1.4
+
diff --git a/target/linux/generic/patches-4.1/230-openwrt_lzma_options.patch b/target/linux/generic/patches-4.1/230-openwrt_lzma_options.patch
new file mode 100644
index 0000000..d5bbb19
--- /dev/null
+++ b/target/linux/generic/patches-4.1/230-openwrt_lzma_options.patch
@@ -0,0 +1,58 @@
+--- a/scripts/Makefile.lib
++++ b/scripts/Makefile.lib
+@@ -324,7 +324,7 @@ cmd_bzip2 = (cat $(filter-out FORCE,$^)
+ 
+ quiet_cmd_lzma = LZMA    $@
+ cmd_lzma = (cat $(filter-out FORCE,$^) | \
+-	lzma -9 && $(call size_append, $(filter-out FORCE,$^))) > $@ || \
++	lzma e -d20 -lc1 -lp2 -pb2 -eos -si -so && $(call size_append, $(filter-out FORCE,$^))) > $@ || \
+ 	(rm -f $@ ; false)
+ 
+ quiet_cmd_lzo = LZO     $@
+--- a/scripts/gen_initramfs_list.sh
++++ b/scripts/gen_initramfs_list.sh
+@@ -226,7 +226,7 @@ cpio_list=
+ output="/dev/stdout"
+ output_file=""
+ is_cpio_compressed=
+-compr="gzip -n -9 -f"
++compr="gzip -n -9 -f -"
+ 
+ arg="$1"
+ case "$arg" in
+@@ -242,13 +242,13 @@ case "$arg" in
+ 		output=${cpio_list}
+ 		echo "$output_file" | grep -q "\.gz$" \
+                 && [ -x "`which gzip 2> /dev/null`" ] \
+-                && compr="gzip -n -9 -f"
++                && compr="gzip -n -9 -f -"
+ 		echo "$output_file" | grep -q "\.bz2$" \
+                 && [ -x "`which bzip2 2> /dev/null`" ] \
+-                && compr="bzip2 -9 -f"
++                && compr="bzip2 -9 -f -"
+ 		echo "$output_file" | grep -q "\.lzma$" \
+                 && [ -x "`which lzma 2> /dev/null`" ] \
+-                && compr="lzma -9 -f"
++                && compr="lzma e -d20 -lc1 -lp2 -pb2 -eos -si -so"
+ 		echo "$output_file" | grep -q "\.xz$" \
+                 && [ -x "`which xz 2> /dev/null`" ] \
+                 && compr="xz --check=crc32 --lzma2=dict=1MiB"
+@@ -315,7 +315,7 @@ if [ ! -z ${output_file} ]; then
+ 	if [ "${is_cpio_compressed}" = "compressed" ]; then
+ 		cat ${cpio_tfile} > ${output_file}
+ 	else
+-		(cat ${cpio_tfile} | ${compr}  - > ${output_file}) \
++		(cat ${cpio_tfile} | ${compr} > ${output_file}) \
+ 		|| (rm -f ${output_file} ; false)
+ 	fi
+ 	[ -z ${cpio_file} ] && rm ${cpio_tfile}
+--- a/lib/decompress.c
++++ b/lib/decompress.c
+@@ -48,6 +48,7 @@ static const struct compress_format comp
+ 	{ {0x1f, 0x9e}, "gzip", gunzip },
+ 	{ {0x42, 0x5a}, "bzip2", bunzip2 },
+ 	{ {0x5d, 0x00}, "lzma", unlzma },
++	{ {0x6d, 0x00}, "lzma-openwrt", unlzma },
+ 	{ {0xfd, 0x37}, "xz", unxz },
+ 	{ {0x89, 0x4c}, "lzo", unlzo },
+ 	{ {0x02, 0x21}, "lz4", unlz4 },
diff --git a/target/linux/generic/patches-4.1/250-netfilter_depends.patch b/target/linux/generic/patches-4.1/250-netfilter_depends.patch
new file mode 100644
index 0000000..2b0815d
--- /dev/null
+++ b/target/linux/generic/patches-4.1/250-netfilter_depends.patch
@@ -0,0 +1,18 @@
+--- a/net/netfilter/Kconfig
++++ b/net/netfilter/Kconfig
+@@ -210,7 +210,6 @@ config NF_CONNTRACK_FTP
+ 
+ config NF_CONNTRACK_H323
+ 	tristate "H.323 protocol support"
+-	depends on (IPV6 || IPV6=n)
+ 	depends on NETFILTER_ADVANCED
+ 	help
+ 	  H.323 is a VoIP signalling protocol from ITU-T. As one of the most
+@@ -914,7 +913,6 @@ config NETFILTER_XT_TARGET_SECMARK
+ 
+ config NETFILTER_XT_TARGET_TCPMSS
+ 	tristate '"TCPMSS" target support'
+-	depends on (IPV6 || IPV6=n)
+ 	default m if NETFILTER_ADVANCED=n
+ 	---help---
+ 	  This option adds a `TCPMSS' target, which allows you to alter the
diff --git a/target/linux/generic/patches-4.1/251-sound_kconfig.patch b/target/linux/generic/patches-4.1/251-sound_kconfig.patch
new file mode 100644
index 0000000..c2ebace
--- /dev/null
+++ b/target/linux/generic/patches-4.1/251-sound_kconfig.patch
@@ -0,0 +1,18 @@
+--- a/sound/core/Kconfig
++++ b/sound/core/Kconfig
+@@ -10,13 +10,13 @@ config SND_DMAENGINE_PCM
+ 	tristate
+ 
+ config SND_HWDEP
+-	tristate
++	tristate "Sound hardware support"
+ 
+ config SND_RAWMIDI
+ 	tristate
+ 
+ config SND_COMPRESS_OFFLOAD
+-	tristate
++	tristate "Compression offloading support"
+ 
+ # To be effective this also requires INPUT - users should say:
+ #    select SND_JACK if INPUT=y || INPUT=SND
diff --git a/target/linux/generic/patches-4.1/252-mv_cesa_depends.patch b/target/linux/generic/patches-4.1/252-mv_cesa_depends.patch
new file mode 100644
index 0000000..fee28db
--- /dev/null
+++ b/target/linux/generic/patches-4.1/252-mv_cesa_depends.patch
@@ -0,0 +1,10 @@
+--- a/drivers/crypto/Kconfig
++++ b/drivers/crypto/Kconfig
+@@ -164,6 +164,7 @@ config CRYPTO_DEV_MV_CESA
+ 	depends on PLAT_ORION
+ 	select CRYPTO_ALGAPI
+ 	select CRYPTO_AES
++	select CRYPTO_HASH2
+ 	select CRYPTO_BLKCIPHER2
+ 	select CRYPTO_HASH
+ 	help
diff --git a/target/linux/generic/patches-4.1/253-ssb_b43_default_on.patch b/target/linux/generic/patches-4.1/253-ssb_b43_default_on.patch
new file mode 100644
index 0000000..29d2a41
--- /dev/null
+++ b/target/linux/generic/patches-4.1/253-ssb_b43_default_on.patch
@@ -0,0 +1,29 @@
+--- a/drivers/ssb/Kconfig
++++ b/drivers/ssb/Kconfig
+@@ -29,6 +29,7 @@ config SSB_SPROM
+ config SSB_BLOCKIO
+ 	bool
+ 	depends on SSB
++	default y
+ 
+ config SSB_PCIHOST_POSSIBLE
+ 	bool
+@@ -49,7 +50,7 @@ config SSB_PCIHOST
+ config SSB_B43_PCI_BRIDGE
+ 	bool
+ 	depends on SSB_PCIHOST
+-	default n
++	default y
+ 
+ config SSB_PCMCIAHOST_POSSIBLE
+ 	bool
+--- a/drivers/bcma/Kconfig
++++ b/drivers/bcma/Kconfig
+@@ -17,6 +17,7 @@ config BCMA
+ config BCMA_BLOCKIO
+ 	bool
+ 	depends on BCMA
++	default y
+ 
+ config BCMA_HOST_PCI_POSSIBLE
+ 	bool
diff --git a/target/linux/generic/patches-4.1/254-textsearch_kconfig_hacks.patch b/target/linux/generic/patches-4.1/254-textsearch_kconfig_hacks.patch
new file mode 100644
index 0000000..d682d4e
--- /dev/null
+++ b/target/linux/generic/patches-4.1/254-textsearch_kconfig_hacks.patch
@@ -0,0 +1,23 @@
+--- a/lib/Kconfig
++++ b/lib/Kconfig
+@@ -328,16 +328,16 @@ config BCH_CONST_T
+ # Textsearch support is select'ed if needed
+ #
+ config TEXTSEARCH
+-	bool
++	boolean	"Textsearch support"
+ 
+ config TEXTSEARCH_KMP
+-	tristate
++	tristate "Textsearch KMP"
+ 
+ config TEXTSEARCH_BM
+-	tristate
++	tristate "Textsearch BM"
+ 
+ config TEXTSEARCH_FSM
+-	tristate
++	tristate "Textsearch FSM"
+ 
+ config BTREE
+ 	bool
diff --git a/target/linux/generic/patches-4.1/255-lib80211_kconfig_hacks.patch b/target/linux/generic/patches-4.1/255-lib80211_kconfig_hacks.patch
new file mode 100644
index 0000000..8064b02
--- /dev/null
+++ b/target/linux/generic/patches-4.1/255-lib80211_kconfig_hacks.patch
@@ -0,0 +1,31 @@
+--- a/net/wireless/Kconfig
++++ b/net/wireless/Kconfig
+@@ -191,7 +191,7 @@ config CFG80211_WEXT_EXPORT
+ 	  wext compatibility symbols to be exported.
+ 
+ config LIB80211
+-	tristate
++	tristate "LIB80211"
+ 	default n
+ 	help
+ 	  This options enables a library of common routines used
+@@ -200,13 +200,16 @@ config LIB80211
+ 	  Drivers should select this themselves if needed.
+ 
+ config LIB80211_CRYPT_WEP
+-	tristate
++	tristate "LIB80211_CRYPT_WEP"
++	select LIB80211
+ 
+ config LIB80211_CRYPT_CCMP
+-	tristate
++	tristate "LIB80211_CRYPT_CCMP"
++	select LIB80211
+ 
+ config LIB80211_CRYPT_TKIP
+-	tristate
++	tristate "LIB80211_CRYPT_TKIP"
++	select LIB80211
+ 
+ config LIB80211_DEBUG
+ 	bool "lib80211 debugging messages"
diff --git a/target/linux/generic/patches-4.1/256-crypto_add_kconfig_prompts.patch b/target/linux/generic/patches-4.1/256-crypto_add_kconfig_prompts.patch
new file mode 100644
index 0000000..f9f6c0e
--- /dev/null
+++ b/target/linux/generic/patches-4.1/256-crypto_add_kconfig_prompts.patch
@@ -0,0 +1,47 @@
+--- a/crypto/Kconfig
++++ b/crypto/Kconfig
+@@ -32,7 +32,7 @@ config CRYPTO_FIPS
+ 	  this is.
+ 
+ config CRYPTO_ALGAPI
+-	tristate
++	tristate "ALGAPI"
+ 	select CRYPTO_ALGAPI2
+ 	help
+ 	  This option provides the API for cryptographic algorithms.
+@@ -41,7 +41,7 @@ config CRYPTO_ALGAPI2
+ 	tristate
+ 
+ config CRYPTO_AEAD
+-	tristate
++	tristate "AEAD"
+ 	select CRYPTO_AEAD2
+ 	select CRYPTO_ALGAPI
+ 
+@@ -50,7 +50,7 @@ config CRYPTO_AEAD2
+ 	select CRYPTO_ALGAPI2
+ 
+ config CRYPTO_BLKCIPHER
+-	tristate
++	tristate "BLKCIPHER"
+ 	select CRYPTO_BLKCIPHER2
+ 	select CRYPTO_ALGAPI
+ 
+@@ -61,7 +61,7 @@ config CRYPTO_BLKCIPHER2
+ 	select CRYPTO_WORKQUEUE
+ 
+ config CRYPTO_HASH
+-	tristate
++	tristate "HASH"
+ 	select CRYPTO_HASH2
+ 	select CRYPTO_ALGAPI
+ 
+@@ -70,7 +70,7 @@ config CRYPTO_HASH2
+ 	select CRYPTO_ALGAPI2
+ 
+ config CRYPTO_RNG
+-	tristate
++	tristate "RNG"
+ 	select CRYPTO_RNG2
+ 	select CRYPTO_ALGAPI
+ 
diff --git a/target/linux/generic/patches-4.1/257-wireless_ext_kconfig_hack.patch b/target/linux/generic/patches-4.1/257-wireless_ext_kconfig_hack.patch
new file mode 100644
index 0000000..daac589
--- /dev/null
+++ b/target/linux/generic/patches-4.1/257-wireless_ext_kconfig_hack.patch
@@ -0,0 +1,22 @@
+--- a/net/wireless/Kconfig
++++ b/net/wireless/Kconfig
+@@ -1,5 +1,5 @@
+ config WIRELESS_EXT
+-	bool
++	bool "Wireless extensions"
+ 
+ config WEXT_CORE
+ 	def_bool y
+@@ -11,10 +11,10 @@ config WEXT_PROC
+ 	depends on WEXT_CORE
+ 
+ config WEXT_SPY
+-	bool
++	bool "WEXT_SPY"
+ 
+ config WEXT_PRIV
+-	bool
++	bool "WEXT_PRIV"
+ 
+ config CFG80211
+ 	tristate "cfg80211 - wireless configuration API"
diff --git a/target/linux/generic/patches-4.1/258-netfilter_netlink_kconfig_hack.patch b/target/linux/generic/patches-4.1/258-netfilter_netlink_kconfig_hack.patch
new file mode 100644
index 0000000..9d827c2
--- /dev/null
+++ b/target/linux/generic/patches-4.1/258-netfilter_netlink_kconfig_hack.patch
@@ -0,0 +1,11 @@
+--- a/net/netfilter/Kconfig
++++ b/net/netfilter/Kconfig
+@@ -2,7 +2,7 @@ menu "Core Netfilter Configuration"
+ 	depends on NET && INET && NETFILTER
+ 
+ config NETFILTER_NETLINK
+-	tristate
++	tristate "Netfilter NFNETLINK interface"
+ 
+ config NETFILTER_NETLINK_ACCT
+ tristate "Netfilter NFACCT over NFNETLINK interface"
diff --git a/target/linux/generic/patches-4.1/259-regmap_dynamic.patch b/target/linux/generic/patches-4.1/259-regmap_dynamic.patch
new file mode 100644
index 0000000..a4bdae6
--- /dev/null
+++ b/target/linux/generic/patches-4.1/259-regmap_dynamic.patch
@@ -0,0 +1,87 @@
+--- a/drivers/base/regmap/Kconfig
++++ b/drivers/base/regmap/Kconfig
+@@ -3,29 +3,35 @@
+ # subsystems should select the appropriate symbols.
+ 
+ config REGMAP
+-	default y if (REGMAP_I2C || REGMAP_SPI || REGMAP_SPMI || REGMAP_AC97 || REGMAP_MMIO || REGMAP_IRQ)
+ 	select LZO_COMPRESS
+ 	select LZO_DECOMPRESS
+ 	select IRQ_DOMAIN if REGMAP_IRQ
+-	bool
++	tristate "Regmap"
+ 
+ config REGMAP_AC97
++	select REGMAP
+ 	tristate
+ 
+ config REGMAP_I2C
+-	tristate
++	tristate "Regmap I2C"
++	select REGMAP
+ 	depends on I2C
+ 
+ config REGMAP_SPI
+-	tristate
++	tristate "Regmap SPI"
++	select REGMAP
++	depends on SPI_MASTER
+ 	depends on SPI
+ 
+ config REGMAP_SPMI
++	select REGMAP
+ 	tristate
+ 	depends on SPMI
+ 
+ config REGMAP_MMIO
+-	tristate
++	tristate "Regmap MMIO"
++	select REGMAP
+ 
+ config REGMAP_IRQ
++	select REGMAP
+ 	bool
+--- a/include/linux/regmap.h
++++ b/include/linux/regmap.h
+@@ -50,7 +50,7 @@ struct reg_default {
+ 	unsigned int def;
+ };
+ 
+-#ifdef CONFIG_REGMAP
++#if IS_ENABLED(CONFIG_REGMAP)
+ 
+ enum regmap_endian {
+ 	/* Unspecified -> 0 -> Backwards compatible default */
+--- a/drivers/base/regmap/Makefile
++++ b/drivers/base/regmap/Makefile
+@@ -1,9 +1,11 @@
+ # For include/trace/define_trace.h to include trace.h
+ CFLAGS_regmap.o := -I$(src)
+ 
+-obj-$(CONFIG_REGMAP) += regmap.o regcache.o
+-obj-$(CONFIG_REGMAP) += regcache-rbtree.o regcache-lzo.o regcache-flat.o
+-obj-$(CONFIG_DEBUG_FS) += regmap-debugfs.o
++regmap-core-objs = regmap.o regcache.o regcache-rbtree.o regcache-lzo.o regcache-flat.o
++ifdef CONFIG_DEBUG_FS
++regmap-core-objs += regmap-debugfs.o
++endif
++obj-$(CONFIG_REGMAP) += regmap-core.o
+ obj-$(CONFIG_REGMAP_AC97) += regmap-ac97.o
+ obj-$(CONFIG_REGMAP_I2C) += regmap-i2c.o
+ obj-$(CONFIG_REGMAP_SPI) += regmap-spi.o
+--- a/drivers/base/regmap/regmap.c
++++ b/drivers/base/regmap/regmap.c
+@@ -13,6 +13,7 @@
+ #include <linux/device.h>
+ #include <linux/slab.h>
+ #include <linux/export.h>
++#include <linux/module.h>
+ #include <linux/mutex.h>
+ #include <linux/err.h>
+ #include <linux/of.h>
+@@ -2631,3 +2632,5 @@ static int __init regmap_initcall(void)
+ 	return 0;
+ }
+ postcore_initcall(regmap_initcall);
++
++MODULE_LICENSE("GPL");
diff --git a/target/linux/generic/patches-4.1/260-crypto_test_dependencies.patch b/target/linux/generic/patches-4.1/260-crypto_test_dependencies.patch
new file mode 100644
index 0000000..8a96fd9
--- /dev/null
+++ b/target/linux/generic/patches-4.1/260-crypto_test_dependencies.patch
@@ -0,0 +1,37 @@
+--- a/crypto/Kconfig
++++ b/crypto/Kconfig
+@@ -96,10 +96,10 @@ config CRYPTO_MANAGER
+ 
+ config CRYPTO_MANAGER2
+ 	def_tristate CRYPTO_MANAGER || (CRYPTO_MANAGER!=n && CRYPTO_ALGAPI=y)
+-	select CRYPTO_AEAD2
+-	select CRYPTO_HASH2
+-	select CRYPTO_BLKCIPHER2
+-	select CRYPTO_PCOMP2
++	select CRYPTO_AEAD2 if !CRYPTO_MANAGER_DISABLE_TESTS
++	select CRYPTO_HASH2 if !CRYPTO_MANAGER_DISABLE_TESTS
++	select CRYPTO_BLKCIPHER2 if !CRYPTO_MANAGER_DISABLE_TESTS
++	select CRYPTO_PCOMP2 if !CRYPTO_MANAGER_DISABLE_TESTS
+ 
+ config CRYPTO_USER
+ 	tristate "Userspace cryptographic algorithm configuration"
+--- a/crypto/algboss.c
++++ b/crypto/algboss.c
+@@ -248,6 +248,9 @@ static int cryptomgr_schedule_test(struc
+ 	type = alg->cra_flags;
+ 
+ 	/* This piece of crap needs to disappear into per-type test hooks. */
++#ifdef CONFIG_CRYPTO_MANAGER_DISABLE_TESTS
++	type |= CRYPTO_ALG_TESTED;
++#else
+ 	if ((!((type ^ CRYPTO_ALG_TYPE_BLKCIPHER) &
+ 	       CRYPTO_ALG_TYPE_BLKCIPHER_MASK) && !(type & CRYPTO_ALG_GENIV) &&
+ 	     ((alg->cra_flags & CRYPTO_ALG_TYPE_MASK) ==
+@@ -256,6 +259,7 @@ static int cryptomgr_schedule_test(struc
+ 	    (!((type ^ CRYPTO_ALG_TYPE_AEAD) & CRYPTO_ALG_TYPE_MASK) &&
+ 	     alg->cra_type == &crypto_nivaead_type && alg->cra_aead.ivsize))
+ 		type |= CRYPTO_ALG_TESTED;
++#endif
+ 
+ 	param->type = type;
+ 
diff --git a/target/linux/generic/patches-4.1/262-compressor_kconfig_hack.patch b/target/linux/generic/patches-4.1/262-compressor_kconfig_hack.patch
new file mode 100644
index 0000000..771c167
--- /dev/null
+++ b/target/linux/generic/patches-4.1/262-compressor_kconfig_hack.patch
@@ -0,0 +1,35 @@
+--- a/lib/Kconfig
++++ b/lib/Kconfig
+@@ -213,25 +213,25 @@ config RANDOM32_SELFTEST
+ # compression support is select'ed if needed
+ #
+ config ZLIB_INFLATE
+-	tristate
++	tristate "ZLIB inflate support"
+ 
+ config ZLIB_DEFLATE
+-	tristate
++	tristate "ZLIB deflate support"
+ 
+ config LZO_COMPRESS
+-	tristate
++	tristate "LZO compress support"
+ 
+ config LZO_DECOMPRESS
+-	tristate
++	tristate "LZO decompress support"
+ 
+ config LZ4_COMPRESS
+-	tristate
++	tristate "LZ4 compress support"
+ 
+ config LZ4HC_COMPRESS
+-	tristate
++	tristate "LZ4HC compress support"
+ 
+ config LZ4_DECOMPRESS
+-	tristate
++	tristate "LZ4 decompress support"
+ 
+ source "lib/xz/Kconfig"
+ 
diff --git a/target/linux/generic/patches-4.1/270-uapi-kernel.h-glibc-specific-inclusion-of-sysinfo.h.patch b/target/linux/generic/patches-4.1/270-uapi-kernel.h-glibc-specific-inclusion-of-sysinfo.h.patch
new file mode 100644
index 0000000..762f498
--- /dev/null
+++ b/target/linux/generic/patches-4.1/270-uapi-kernel.h-glibc-specific-inclusion-of-sysinfo.h.patch
@@ -0,0 +1,34 @@
+From 8b05e325824d3b38e52a7748b3b5dc34dc1c0f6d Mon Sep 17 00:00:00 2001
+From: David Heidelberger <david.heidelberger@ixit.cz>
+Date: Mon, 29 Jun 2015 14:37:54 +0200
+Subject: [PATCH 1/3] uapi/kernel.h: glibc specific inclusion of sysinfo.h
+
+including sysinfo.h from kernel.h makes no sense whatsoever,
+but removing it breaks glibc's userspace header,
+which includes kernel.h instead of sysinfo.h from their sys/sysinfo.h.
+this seems to be a historical mistake.
+on musl, including any header that uses kernel.h directly or indirectly
+plus sys/sysinfo.h will produce a compile error due to redefinition of
+struct sysinfo from sys/sysinfo.h.
+so for now, only include it on glibc or when including from kernel
+in order not to break their headers.
+
+Signed-off-by: John Spencer <maillist-linux@barfooze.de>
+Signed-off-by: David Heidelberger <david.heidelberger@ixit.cz>
+Signed-off-by: Jonas Gorski <jogo@openwrt.org>
+---
+ include/uapi/linux/kernel.h | 2 ++
+ 1 file changed, 2 insertions(+)
+
+--- a/include/uapi/linux/kernel.h
++++ b/include/uapi/linux/kernel.h
+@@ -1,7 +1,9 @@
+ #ifndef _UAPI_LINUX_KERNEL_H
+ #define _UAPI_LINUX_KERNEL_H
+ 
++#if defined(__KERNEL__) || defined( __GLIBC__)
+ #include <linux/sysinfo.h>
++#endif
+ 
+ /*
+  * 'kernel.h' contains some often-used function prototypes etc
diff --git a/target/linux/generic/patches-4.1/271-uapi-libc-compat.h-do-not-rely-on-__GLIBC__.patch b/target/linux/generic/patches-4.1/271-uapi-libc-compat.h-do-not-rely-on-__GLIBC__.patch
new file mode 100644
index 0000000..61d3873
--- /dev/null
+++ b/target/linux/generic/patches-4.1/271-uapi-libc-compat.h-do-not-rely-on-__GLIBC__.patch
@@ -0,0 +1,81 @@
+From f972afc2509eebcb00d370256c55b112a3b5ffca Mon Sep 17 00:00:00 2001
+From: David Heidelberger <david.heidelberger@ixit.cz>
+Date: Mon, 29 Jun 2015 16:50:40 +0200
+Subject: [PATCH 2/3] uapi/libc-compat.h: do not rely on __GLIBC__
+
+Musl provides the same structs as glibc, but does not provide a define to
+allow its detection. Since the absence of __GLIBC__ also can mean that it
+is included from the kernel, change the __GLIBC__ detection to
+!__KERNEL__, which should always be true when included from userspace.
+
+Signed-off-by: John Spencer <maillist-linux@barfooze.de>
+Tested-by: David Heidelberger <david.heidelberger@ixit.cz>
+Signed-off-by: Jonas Gorski <jogo@openwrt.org>
+---
+ include/uapi/linux/libc-compat.h | 18 +++++++++---------
+ 1 file changed, 9 insertions(+), 9 deletions(-)
+
+--- a/include/uapi/linux/libc-compat.h
++++ b/include/uapi/linux/libc-compat.h
+@@ -48,13 +48,13 @@
+ #ifndef _UAPI_LIBC_COMPAT_H
+ #define _UAPI_LIBC_COMPAT_H
+ 
+-/* We have included glibc headers... */
+-#if defined(__GLIBC__)
++/* We have included libc headers... */
++#if !defined(__KERNEL__)
+ 
+-/* Coordinate with glibc netinet/in.h header. */
++/* Coordinate with libc netinet/in.h header. */
+ #if defined(_NETINET_IN_H)
+ 
+-/* GLIBC headers included first so don't define anything
++/* LIBC headers included first so don't define anything
+  * that would already be defined. */
+ #define __UAPI_DEF_IN_ADDR		0
+ #define __UAPI_DEF_IN_IPPROTO		0
+@@ -68,7 +68,7 @@
+  * if the glibc code didn't define them. This guard matches
+  * the guard in glibc/inet/netinet/in.h which defines the
+  * additional in6_addr macros e.g. s6_addr16, and s6_addr32. */
+-#if defined(__USE_MISC) || defined (__USE_GNU)
++#if !defined(__GLIBC__) || defined(__USE_MISC) || defined (__USE_GNU)
+ #define __UAPI_DEF_IN6_ADDR_ALT		0
+ #else
+ #define __UAPI_DEF_IN6_ADDR_ALT		1
+@@ -83,7 +83,7 @@
+ #else
+ 
+ /* Linux headers included first, and we must define everything
+- * we need. The expectation is that glibc will check the
++ * we need. The expectation is that the libc will check the
+  * __UAPI_DEF_* defines and adjust appropriately. */
+ #define __UAPI_DEF_IN_ADDR		1
+ #define __UAPI_DEF_IN_IPPROTO		1
+@@ -93,7 +93,7 @@
+ #define __UAPI_DEF_IN_CLASS		1
+ 
+ #define __UAPI_DEF_IN6_ADDR		1
+-/* We unconditionally define the in6_addr macros and glibc must
++/* We unconditionally define the in6_addr macros and the libc must
+  * coordinate. */
+ #define __UAPI_DEF_IN6_ADDR_ALT		1
+ #define __UAPI_DEF_SOCKADDR_IN6		1
+@@ -115,7 +115,7 @@
+ /* If we did not see any headers from any supported C libraries,
+  * or we are being included in the kernel, then define everything
+  * that we need. */
+-#else /* !defined(__GLIBC__) */
++#else /* defined(__KERNEL__) */
+ 
+ /* Definitions for in.h */
+ #define __UAPI_DEF_IN_ADDR		1
+@@ -138,6 +138,6 @@
+ /* Definitions for xattr.h */
+ #define __UAPI_DEF_XATTR		1
+ 
+-#endif /* __GLIBC__ */
++#endif /* __KERNEL__ */
+ 
+ #endif /* _UAPI_LIBC_COMPAT_H */
diff --git a/target/linux/generic/patches-4.1/272-uapi-if_ether.h-prevent-redefinition-of-struct-ethhd.patch b/target/linux/generic/patches-4.1/272-uapi-if_ether.h-prevent-redefinition-of-struct-ethhd.patch
new file mode 100644
index 0000000..257c9d7
--- /dev/null
+++ b/target/linux/generic/patches-4.1/272-uapi-if_ether.h-prevent-redefinition-of-struct-ethhd.patch
@@ -0,0 +1,67 @@
+From fcbb6fed85ea9ff4feb4f1ebd4f0f235fdaf06b6 Mon Sep 17 00:00:00 2001
+From: David Heidelberger <david.heidelberger@ixit.cz>
+Date: Mon, 29 Jun 2015 16:53:03 +0200
+Subject: [PATCH 3/3] uapi/if_ether.h: prevent redefinition of struct ethhdr
+
+Musl provides its own ethhdr struct definition. Add a guard to prevent
+its definition of the appropriate musl header has already been included.
+
+Signed-off-by: John Spencer <maillist-linux@barfooze.de>
+Tested-by: David Heidelberger <david.heidelberger@ixit.cz>
+Signed-off-by: Jonas Gorski <jogo@openwrt.org>
+---
+ include/uapi/linux/if_ether.h    |  3 +++
+ include/uapi/linux/libc-compat.h | 11 +++++++++++
+ 2 files changed, 14 insertions(+)
+
+--- a/include/uapi/linux/if_ether.h
++++ b/include/uapi/linux/if_ether.h
+@@ -22,6 +22,7 @@
+ #define _UAPI_LINUX_IF_ETHER_H
+ 
+ #include <linux/types.h>
++#include <linux/libc-compat.h>
+ 
+ /*
+  *	IEEE 802.3 Ethernet magic constants.  The frame sizes omit the preamble
+@@ -134,11 +135,13 @@
+  *	This is an Ethernet frame header.
+  */
+ 
++#if __UAPI_DEF_ETHHDR
+ struct ethhdr {
+ 	unsigned char	h_dest[ETH_ALEN];	/* destination eth addr	*/
+ 	unsigned char	h_source[ETH_ALEN];	/* source ether addr	*/
+ 	__be16		h_proto;		/* packet type ID field	*/
+ } __attribute__((packed));
++#endif
+ 
+ 
+ #endif /* _UAPI_LINUX_IF_ETHER_H */
+--- a/include/uapi/linux/libc-compat.h
++++ b/include/uapi/linux/libc-compat.h
+@@ -51,6 +51,14 @@
+ /* We have included libc headers... */
+ #if !defined(__KERNEL__)
+ 
++/* musl defines the ethhdr struct itself in its netinet/if_ether.h.
++ * Glibc just includes the kernel header and uses a different guard. */
++#if defined(_NETINET_IF_ETHER_H)
++#define __UAPI_DEF_ETHHDR		0
++#else
++#define __UAPI_DEF_ETHHDR		1
++#endif
++
+ /* Coordinate with libc netinet/in.h header. */
+ #if defined(_NETINET_IN_H)
+ 
+@@ -117,6 +125,9 @@
+  * that we need. */
+ #else /* defined(__KERNEL__) */
+ 
++/* Definitions for if_ether.h */
++#define __UAPI_DEF_ETHHDR 		1
++
+ /* Definitions for in.h */
+ #define __UAPI_DEF_IN_ADDR		1
+ #define __UAPI_DEF_IN_IPPROTO		1
diff --git a/target/linux/generic/patches-4.1/300-mips_expose_boot_raw.patch b/target/linux/generic/patches-4.1/300-mips_expose_boot_raw.patch
new file mode 100644
index 0000000..49f2ded
--- /dev/null
+++ b/target/linux/generic/patches-4.1/300-mips_expose_boot_raw.patch
@@ -0,0 +1,39 @@
+From: Mark Miller <mark@mirell.org>
+
+This exposes the CONFIG_BOOT_RAW symbol in Kconfig. This is needed on
+certain Broadcom chipsets running CFE in order to load the kernel.
+
+Signed-off-by: Mark Miller <mark@mirell.org>
+Acked-by: Rob Landley <rob@landley.net>
+---
+--- a/arch/mips/Kconfig
++++ b/arch/mips/Kconfig
+@@ -984,9 +984,6 @@ config FW_ARC
+ config ARCH_MAY_HAVE_PC_FDC
+ 	bool
+ 
+-config BOOT_RAW
+-	bool
+-
+ config CEVT_BCM1480
+ 	bool
+ 
+@@ -2676,6 +2673,18 @@ config USE_OF
+ config BUILTIN_DTB
+ 	bool
+ 
++config BOOT_RAW
++	bool "Enable the kernel to be executed from the load address"
++	default n
++	help
++	 Allow the kernel to be executed from the load address for
++	 bootloaders which cannot read the ELF format. This places
++	 a jump to start_kernel at the load address.
++
++	 If unsure, say N.
++
++
++
+ endmenu
+ 
+ config LOCKDEP_SUPPORT
diff --git a/target/linux/generic/patches-4.1/301-mips_image_cmdline_hack.patch b/target/linux/generic/patches-4.1/301-mips_image_cmdline_hack.patch
new file mode 100644
index 0000000..f853104
--- /dev/null
+++ b/target/linux/generic/patches-4.1/301-mips_image_cmdline_hack.patch
@@ -0,0 +1,28 @@
+--- a/arch/mips/Kconfig
++++ b/arch/mips/Kconfig
+@@ -1073,6 +1073,10 @@ config SYNC_R4K
+ config MIPS_MACHINE
+ 	def_bool n
+ 
++config IMAGE_CMDLINE_HACK
++	bool "OpenWrt specific image command line hack"
++	default n
++
+ config NO_IOPORT_MAP
+ 	def_bool n
+ 
+--- a/arch/mips/kernel/head.S
++++ b/arch/mips/kernel/head.S
+@@ -80,6 +80,12 @@ FEXPORT(__kernel_entry)
+ 	j	kernel_entry
+ #endif
+ 
++#ifdef CONFIG_IMAGE_CMDLINE_HACK
++	.ascii	"CMDLINE:"
++EXPORT(__image_cmdline)
++	.fill	0x400
++#endif /* CONFIG_IMAGE_CMDLINE_HACK */
++
+ 	__REF
+ 
+ NESTED(kernel_entry, 16, sp)			# kernel entry point
diff --git a/target/linux/generic/patches-4.1/302-mips_no_branch_likely.patch b/target/linux/generic/patches-4.1/302-mips_no_branch_likely.patch
new file mode 100644
index 0000000..44c6b04
--- /dev/null
+++ b/target/linux/generic/patches-4.1/302-mips_no_branch_likely.patch
@@ -0,0 +1,11 @@
+--- a/arch/mips/Makefile
++++ b/arch/mips/Makefile
+@@ -87,7 +87,7 @@ all-$(CONFIG_SYS_SUPPORTS_ZBOOT)+= vmlin
+ # machines may also.  Since BFD is incredibly buggy with respect to
+ # crossformat linking we rely on the elf2ecoff tool for format conversion.
+ #
+-cflags-y			+= -G 0 -mno-abicalls -fno-pic -pipe
++cflags-y			+= -G 0 -mno-abicalls -fno-pic -pipe -mno-branch-likely
+ cflags-y			+= -msoft-float
+ LDFLAGS_vmlinux			+= -G 0 -static -n -nostdlib --gc-sections
+ KBUILD_AFLAGS_MODULE		+= -mlong-calls
diff --git a/target/linux/generic/patches-4.1/304-mips_disable_fpu.patch b/target/linux/generic/patches-4.1/304-mips_disable_fpu.patch
new file mode 100644
index 0000000..7dc2ac9
--- /dev/null
+++ b/target/linux/generic/patches-4.1/304-mips_disable_fpu.patch
@@ -0,0 +1,106 @@
+From:   Manuel Lauss <manuel.lauss@gmail.com>

+Subject: [RFC PATCH v4 2/2] MIPS: make FPU emulator optional

+Date:   Mon,  7 Apr 2014 12:57:04 +0200

+Message-Id: <1396868224-252888-2-git-send-email-manuel.lauss@gmail.com>

+

+This small patch makes the MIPS FPU emulator optional. The kernel

+kills float-users on systems without a hardware FPU by sending a SIGILL.

+

+Disabling the emulator shrinks vmlinux by about 54kBytes (32bit,

+optimizing for size).

+

+Signed-off-by: Manuel Lauss <manuel.lauss@gmail.com>

+---

+v4: rediffed because of patch 1/2, should now work with micromips as well

+v3: updated patch description with size savings.

+v2: incorporated changes suggested by Jonas Gorski

+    force the fpu emulator on for micromips: relocating the parts

+    of the mmips code in the emulator to other areas would be a

+    much larger change; I went the cheap route instead with this.

+

+ arch/mips/Kbuild                     |  2 +-

+ arch/mips/Kconfig                    | 14 ++++++++++++++

+ arch/mips/include/asm/fpu.h          |  5 +++--

+ arch/mips/include/asm/fpu_emulator.h | 15 +++++++++++++++

+ 4 files changed, 33 insertions(+), 3 deletions(-)

+

+--- a/arch/mips/Kconfig
++++ b/arch/mips/Kconfig
+@@ -2668,6 +2668,20 @@ config MIPS_O32_FP64_SUPPORT
+ 
+ 	  If unsure, say N.
+ 
++config MIPS_FPU_EMULATOR
++	bool "MIPS FPU Emulator"
++	default y
++	help
++	  This option lets you disable the built-in MIPS FPU (Coprocessor 1)
++	  emulator, which handles floating-point instructions on processors
++	  without a hardware FPU.  It is generally a good idea to keep the
++	  emulator built-in, unless you are perfectly sure you have a
++	  complete soft-float environment.  With the emulator disabled, all
++	  users of float operations will be killed with an illegal instr-
++	  uction exception.
++
++	  Say Y, please.
++
+ config USE_OF
+ 	bool
+ 	select OF
+--- a/arch/mips/Makefile
++++ b/arch/mips/Makefile
+@@ -292,7 +292,7 @@ OBJCOPYFLAGS		+= --remove-section=.regin
+ head-y := arch/mips/kernel/head.o
+ 
+ libs-y			+= arch/mips/lib/
+-libs-y			+= arch/mips/math-emu/
++libs-$(CONFIG_MIPS_FPU_EMULATOR)	+= arch/mips/math-emu/
+ 
+ # See arch/mips/Kbuild for content of core part of the kernel
+ core-y += arch/mips/
+--- a/arch/mips/include/asm/fpu.h
++++ b/arch/mips/include/asm/fpu.h
+@@ -218,8 +218,10 @@ static inline int init_fpu(void)
+ 		/* Restore FRE */
+ 		write_c0_config5(config5);
+ 		enable_fpu_hazard();
+-	} else
++	} else if (IS_ENABLED(CONFIG_MIPS_FPU_EMULATOR))
+ 		fpu_emulator_init_fpu();
++	else
++		ret = SIGILL;
+ 
+ 	return ret;
+ }
+--- a/arch/mips/include/asm/fpu_emulator.h
++++ b/arch/mips/include/asm/fpu_emulator.h
+@@ -30,6 +30,7 @@
+ #include <asm/local.h>
+ #include <asm/processor.h>
+ 
++#ifdef CONFIG_MIPS_FPU_EMULATOR
+ #ifdef CONFIG_DEBUG_FS
+ 
+ struct mips_fpu_emulator_stats {
+@@ -66,6 +67,21 @@ extern int do_dsemulret(struct pt_regs *
+ extern int fpu_emulator_cop1Handler(struct pt_regs *xcp,
+ 				    struct mips_fpu_struct *ctx, int has_fpu,
+ 				    void *__user *fault_addr);
++#else	/* no CONFIG_MIPS_FPU_EMULATOR */
++static inline int do_dsemulret(struct pt_regs *xcp)
++{
++	return 0;	/* 0 means error, should never get here anyway */
++}
++
++static inline int fpu_emulator_cop1Handler(struct pt_regs *xcp,
++				struct mips_fpu_struct *ctx, int has_fpu,
++				void *__user *fault_addr)
++{
++	*fault_addr = NULL;
++	return SIGILL;	/* we don't speak MIPS FPU */
++}
++#endif	/* CONFIG_MIPS_FPU_EMULATOR */
++
+ int process_fpemu_return(int sig, void __user *fault_addr,
+ 			 unsigned long fcr31);
+ int mm_isBranchInstr(struct pt_regs *regs, struct mm_decoded_insn dec_insn,
diff --git a/target/linux/generic/patches-4.1/305-mips_module_reloc.patch b/target/linux/generic/patches-4.1/305-mips_module_reloc.patch
new file mode 100644
index 0000000..8b3975f
--- /dev/null
+++ b/target/linux/generic/patches-4.1/305-mips_module_reloc.patch
@@ -0,0 +1,352 @@
+--- a/arch/mips/Makefile
++++ b/arch/mips/Makefile
+@@ -90,8 +90,13 @@ all-$(CONFIG_SYS_SUPPORTS_ZBOOT)+= vmlin
+ cflags-y			+= -G 0 -mno-abicalls -fno-pic -pipe -mno-branch-likely
+ cflags-y			+= -msoft-float
+ LDFLAGS_vmlinux			+= -G 0 -static -n -nostdlib --gc-sections
++ifdef CONFIG_64BIT
+ KBUILD_AFLAGS_MODULE		+= -mlong-calls
+ KBUILD_CFLAGS_MODULE		+= -mlong-calls
++else
++KBUILD_AFLAGS_MODULE		+= -mno-long-calls
++KBUILD_CFLAGS_MODULE		+= -mno-long-calls
++endif
+ 
+ ifndef CONFIG_FUNCTION_TRACER
+ KBUILD_CFLAGS_KERNEL		+= -ffunction-sections -fdata-sections
+--- a/arch/mips/include/asm/module.h
++++ b/arch/mips/include/asm/module.h
+@@ -11,6 +11,11 @@ struct mod_arch_specific {
+ 	const struct exception_table_entry *dbe_start;
+ 	const struct exception_table_entry *dbe_end;
+ 	struct mips_hi16 *r_mips_hi16_list;
++
++	void *phys_plt_tbl;
++	void *virt_plt_tbl;
++	unsigned int phys_plt_offset;
++	unsigned int virt_plt_offset;
+ };
+ 
+ typedef uint8_t Elf64_Byte;		/* Type for a 8-bit quantity.  */
+--- a/arch/mips/kernel/module.c
++++ b/arch/mips/kernel/module.c
+@@ -43,14 +43,221 @@ struct mips_hi16 {
+ static LIST_HEAD(dbe_list);
+ static DEFINE_SPINLOCK(dbe_lock);
+ 
+-#ifdef MODULE_START
++/*
++ * Get the potential max trampolines size required of the init and
++ * non-init sections. Only used if we cannot find enough contiguous
++ * physically mapped memory to put the module into.
++ */
++static unsigned int
++get_plt_size(const Elf_Ehdr *hdr, const Elf_Shdr *sechdrs,
++             const char *secstrings, unsigned int symindex, bool is_init)
++{
++	unsigned long ret = 0;
++	unsigned int i, j;
++	Elf_Sym *syms;
++
++	/* Everything marked ALLOC (this includes the exported symbols) */
++	for (i = 1; i < hdr->e_shnum; ++i) {
++		unsigned int info = sechdrs[i].sh_info;
++
++		if (sechdrs[i].sh_type != SHT_REL
++		    && sechdrs[i].sh_type != SHT_RELA)
++			continue;
++
++		/* Not a valid relocation section? */
++		if (info >= hdr->e_shnum)
++			continue;
++
++		/* Don't bother with non-allocated sections */
++		if (!(sechdrs[info].sh_flags & SHF_ALLOC))
++			continue;
++
++		/* If it's called *.init*, and we're not init, we're
++                   not interested */
++		if ((strstr(secstrings + sechdrs[i].sh_name, ".init") != 0)
++		    != is_init)
++			continue;
++
++		syms = (Elf_Sym *) sechdrs[symindex].sh_addr;
++		if (sechdrs[i].sh_type == SHT_REL) {
++			Elf_Mips_Rel *rel = (void *) sechdrs[i].sh_addr;
++			unsigned int size = sechdrs[i].sh_size / sizeof(*rel);
++
++			for (j = 0; j < size; ++j) {
++				Elf_Sym *sym;
++
++				if (ELF_MIPS_R_TYPE(rel[j]) != R_MIPS_26)
++					continue;
++
++				sym = syms + ELF_MIPS_R_SYM(rel[j]);
++				if (!is_init && sym->st_shndx != SHN_UNDEF)
++					continue;
++
++				ret += 4 * sizeof(int);
++			}
++		} else {
++			Elf_Mips_Rela *rela = (void *) sechdrs[i].sh_addr;
++			unsigned int size = sechdrs[i].sh_size / sizeof(*rela);
++
++			for (j = 0; j < size; ++j) {
++				Elf_Sym *sym;
++
++				if (ELF_MIPS_R_TYPE(rela[j]) != R_MIPS_26)
++					continue;
++
++				sym = syms + ELF_MIPS_R_SYM(rela[j]);
++				if (!is_init && sym->st_shndx != SHN_UNDEF)
++					continue;
++
++				ret += 4 * sizeof(int);
++			}
++		}
++	}
++
++	return ret;
++}
++
++#ifndef MODULE_START
++static void *alloc_phys(unsigned long size)
++{
++	unsigned order;
++	struct page *page;
++	struct page *p;
++
++	size = PAGE_ALIGN(size);
++	order = get_order(size);
++
++	page = alloc_pages(GFP_KERNEL | __GFP_NORETRY | __GFP_NOWARN |
++			__GFP_THISNODE, order);
++	if (!page)
++		return NULL;
++
++	split_page(page, order);
++
++	/* mark all pages except for the last one */
++	for (p = page; p + 1 < page + (size >> PAGE_SHIFT); ++p)
++		set_bit(PG_owner_priv_1, &p->flags);
++
++	for (p = page + (size >> PAGE_SHIFT); p < page + (1 << order); ++p)
++		__free_page(p);
++
++	return page_address(page);
++}
++#endif
++
++static void free_phys(void *ptr)
++{
++	struct page *page;
++	bool free;
++
++	page = virt_to_page(ptr);
++	do {
++		free = test_and_clear_bit(PG_owner_priv_1, &page->flags);
++		__free_page(page);
++		page++;
++	} while (free);
++}
++
++
+ void *module_alloc(unsigned long size)
+ {
++#ifdef MODULE_START
+ 	return __vmalloc_node_range(size, 1, MODULE_START, MODULE_END,
+ 				GFP_KERNEL, PAGE_KERNEL, 0, NUMA_NO_NODE,
+ 				__builtin_return_address(0));
++#else
++	void *ptr;
++
++	if (size == 0)
++		return NULL;
++
++	ptr = alloc_phys(size);
++
++	/* If we failed to allocate physically contiguous memory,
++	 * fall back to regular vmalloc. The module loader code will
++	 * create jump tables to handle long jumps */
++	if (!ptr)
++		return vmalloc(size);
++
++	return ptr;
++#endif
+ }
++
++static inline bool is_phys_addr(void *ptr)
++{
++#ifdef CONFIG_64BIT
++	return (KSEGX((unsigned long)ptr) == CKSEG0);
++#else
++	return (KSEGX(ptr) == KSEG0);
+ #endif
++}
++
++/* Free memory returned from module_alloc */
++void module_memfree(void *module_region)
++{
++	if (is_phys_addr(module_region))
++		free_phys(module_region);
++	else
++		vfree(module_region);
++}
++
++static void *__module_alloc(int size, bool phys)
++{
++	void *ptr;
++
++	if (phys)
++		ptr = kmalloc(size, GFP_KERNEL);
++	else
++		ptr = vmalloc(size);
++	return ptr;
++}
++
++static void __module_free(void *ptr)
++{
++	if (is_phys_addr(ptr))
++		kfree(ptr);
++	else
++		vfree(ptr);
++}
++
++int module_frob_arch_sections(Elf_Ehdr *hdr, Elf_Shdr *sechdrs,
++			      char *secstrings, struct module *mod)
++{
++	unsigned int symindex = 0;
++	unsigned int core_size, init_size;
++	int i;
++
++	mod->arch.phys_plt_offset = 0;
++	mod->arch.virt_plt_offset = 0;
++	mod->arch.phys_plt_tbl = NULL;
++	mod->arch.virt_plt_tbl = NULL;
++
++	if (IS_ENABLED(CONFIG_64BIT))
++		return 0;
++
++	for (i = 1; i < hdr->e_shnum; i++)
++		if (sechdrs[i].sh_type == SHT_SYMTAB)
++			symindex = i;
++
++	core_size = get_plt_size(hdr, sechdrs, secstrings, symindex, false);
++	init_size = get_plt_size(hdr, sechdrs, secstrings, symindex, true);
++
++	if ((core_size + init_size) == 0)
++		return 0;
++
++	mod->arch.phys_plt_tbl = __module_alloc(core_size + init_size, 1);
++	if (!mod->arch.phys_plt_tbl)
++		return -ENOMEM;
++
++	mod->arch.virt_plt_tbl = __module_alloc(core_size + init_size, 0);
++	if (!mod->arch.virt_plt_tbl) {
++		__module_free(mod->arch.phys_plt_tbl);
++		mod->arch.phys_plt_tbl = NULL;
++		return -ENOMEM;
++	}
++
++	return 0;
++}
+ 
+ int apply_r_mips_none(struct module *me, u32 *location, Elf_Addr v)
+ {
+@@ -64,8 +271,39 @@ static int apply_r_mips_32_rel(struct mo
+ 	return 0;
+ }
+ 
++static Elf_Addr add_plt_entry_to(unsigned *plt_offset,
++				 void *start, Elf_Addr v)
++{
++	unsigned *tramp = start + *plt_offset;
++	*plt_offset += 4 * sizeof(int);
++
++	/* adjust carry for addiu */
++	if (v & 0x00008000)
++		v += 0x10000;
++
++	tramp[0] = 0x3c190000 | (v >> 16);      /* lui t9, hi16 */
++	tramp[1] = 0x27390000 | (v & 0xffff);   /* addiu t9, t9, lo16 */
++	tramp[2] = 0x03200008;                  /* jr t9 */
++	tramp[3] = 0x00000000;                  /* nop */
++
++	return (Elf_Addr) tramp;
++}
++
++static Elf_Addr add_plt_entry(struct module *me, void *location, Elf_Addr v)
++{
++	if (is_phys_addr(location))
++		return add_plt_entry_to(&me->arch.phys_plt_offset,
++				me->arch.phys_plt_tbl, v);
++	else
++		return add_plt_entry_to(&me->arch.virt_plt_offset,
++				me->arch.virt_plt_tbl, v);
++
++}
++
+ static int apply_r_mips_26_rel(struct module *me, u32 *location, Elf_Addr v)
+ {
++	u32 ofs = *location & 0x03ffffff;
++
+ 	if (v % 4) {
+ 		pr_err("module %s: dangerous R_MIPS_26 REL relocation\n",
+ 		       me->name);
+@@ -73,14 +311,17 @@ static int apply_r_mips_26_rel(struct mo
+ 	}
+ 
+ 	if ((v & 0xf0000000) != (((unsigned long)location + 4) & 0xf0000000)) {
+-		printk(KERN_ERR
+-		       "module %s: relocation overflow\n",
+-		       me->name);
+-		return -ENOEXEC;
++		v = add_plt_entry(me, location, v + (ofs << 2));
++		if (!v) {
++			printk(KERN_ERR
++				"module %s: relocation overflow\n", me->name);
++			return -ENOEXEC;
++		}
++		ofs = 0;
+ 	}
+ 
+ 	*location = (*location & ~0x03ffffff) |
+-		    ((*location + (v >> 2)) & 0x03ffffff);
++		    ((ofs + (v >> 2)) & 0x03ffffff);
+ 
+ 	return 0;
+ }
+@@ -287,9 +528,33 @@ int module_finalize(const Elf_Ehdr *hdr,
+ 		list_add(&me->arch.dbe_list, &dbe_list);
+ 		spin_unlock_irq(&dbe_lock);
+ 	}
++
++	/* Get rid of the fixup trampoline if we're running the module
++	 * from physically mapped address space */
++	if (me->arch.phys_plt_offset == 0) {
++		__module_free(me->arch.phys_plt_tbl);
++		me->arch.phys_plt_tbl = NULL;
++	}
++	if (me->arch.virt_plt_offset == 0) {
++		__module_free(me->arch.virt_plt_tbl);
++		me->arch.virt_plt_tbl = NULL;
++	}
++
+ 	return 0;
+ }
+ 
++void module_arch_freeing_init(struct module *mod)
++{
++	if (mod->arch.phys_plt_tbl) {
++		__module_free(mod->arch.phys_plt_tbl);
++		mod->arch.phys_plt_tbl = NULL;
++	}
++	if (mod->arch.virt_plt_tbl) {
++		__module_free(mod->arch.virt_plt_tbl);
++		mod->arch.virt_plt_tbl = NULL;
++	}
++}
++
+ void module_arch_cleanup(struct module *mod)
+ {
+ 	spin_lock_irq(&dbe_lock);
diff --git a/target/linux/generic/patches-4.1/306-mips_mem_functions_performance.patch b/target/linux/generic/patches-4.1/306-mips_mem_functions_performance.patch
new file mode 100644
index 0000000..9818677
--- /dev/null
+++ b/target/linux/generic/patches-4.1/306-mips_mem_functions_performance.patch
@@ -0,0 +1,83 @@
+--- a/arch/mips/include/asm/string.h
++++ b/arch/mips/include/asm/string.h
+@@ -133,11 +133,44 @@ strncmp(__const__ char *__cs, __const__
+ 
+ #define __HAVE_ARCH_MEMSET
+ extern void *memset(void *__s, int __c, size_t __count);
++#define memset(__s, __c, len)					\
++({								\
++	size_t __len = (len);					\
++	void *__ret;						\
++	if (__builtin_constant_p(len) && __len >= 64)		\
++		__ret = memset((__s), (__c), __len);		\
++	else							\
++		__ret = __builtin_memset((__s), (__c), __len);	\
++	__ret;							\
++})
+ 
+ #define __HAVE_ARCH_MEMCPY
+ extern void *memcpy(void *__to, __const__ void *__from, size_t __n);
++#define memcpy(dst, src, len)					\
++({								\
++	size_t __len = (len);					\
++	void *__ret;						\
++	if (__builtin_constant_p(len) && __len >= 64)		\
++		__ret = memcpy((dst), (src), __len);		\
++	else							\
++		__ret = __builtin_memcpy((dst), (src), __len);	\
++	__ret;							\
++})
+ 
+ #define __HAVE_ARCH_MEMMOVE
+ extern void *memmove(void *__dest, __const__ void *__src, size_t __n);
++#define memmove(dst, src, len)					\
++({								\
++	size_t __len = (len);					\
++	void *__ret;						\
++	if (__builtin_constant_p(len) && __len >= 64)		\
++		__ret = memmove((dst), (src), __len);		\
++	else							\
++		__ret = __builtin_memmove((dst), (src), __len);	\
++	__ret;							\
++})
++
++#define __HAVE_ARCH_MEMCMP
++#define memcmp(src1, src2, len) __builtin_memcmp((src1), (src2), (len))
+ 
+ #endif /* _ASM_STRING_H */
+--- a/arch/mips/lib/Makefile
++++ b/arch/mips/lib/Makefile
+@@ -4,7 +4,7 @@
+ 
+ lib-y	+= bitops.o csum_partial.o delay.o memcpy.o memset.o \
+ 	   mips-atomic.o strlen_user.o strncpy_user.o \
+-	   strnlen_user.o uncached.o
++	   strnlen_user.o uncached.o memcmp.o
+ 
+ obj-y			+= iomap.o
+ obj-$(CONFIG_PCI)	+= iomap-pci.o
+--- /dev/null
++++ b/arch/mips/lib/memcmp.c
+@@ -0,0 +1,22 @@
++/*
++ *  copied from linux/lib/string.c
++ *
++ *  Copyright (C) 1991, 1992  Linus Torvalds
++ */
++
++#include <linux/module.h>
++#include <linux/string.h>
++
++#undef memcmp
++int memcmp(const void *cs, const void *ct, size_t count)
++{
++	const unsigned char *su1, *su2;
++	int res = 0;
++
++	for (su1 = cs, su2 = ct; 0 < count; ++su1, ++su2, count--)
++		if ((res = *su1 - *su2) != 0)
++			break;
++	return res;
++}
++EXPORT_SYMBOL(memcmp);
++
diff --git a/target/linux/generic/patches-4.1/307-mips_highmem_offset.patch b/target/linux/generic/patches-4.1/307-mips_highmem_offset.patch
new file mode 100644
index 0000000..c9f0c84
--- /dev/null
+++ b/target/linux/generic/patches-4.1/307-mips_highmem_offset.patch
@@ -0,0 +1,17 @@
+Adjust highmem offset to 0x10000000 to ensure that all kmalloc allocations
+stay within the same 256M boundary. This ensures that -mlong-calls is not
+needed on systems with more than 256M RAM.
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+---
+--- a/arch/mips/include/asm/mach-generic/spaces.h
++++ b/arch/mips/include/asm/mach-generic/spaces.h
+@@ -44,7 +44,7 @@
+  * Memory above this physical address will be considered highmem.
+  */
+ #ifndef HIGHMEM_START
+-#define HIGHMEM_START		_AC(0x20000000, UL)
++#define HIGHMEM_START		_AC(0x10000000, UL)
+ #endif
+ 
+ #endif /* CONFIG_32BIT */
diff --git a/target/linux/generic/patches-4.1/309-mips_fuse_workaround.patch b/target/linux/generic/patches-4.1/309-mips_fuse_workaround.patch
new file mode 100644
index 0000000..7a3aa34
--- /dev/null
+++ b/target/linux/generic/patches-4.1/309-mips_fuse_workaround.patch
@@ -0,0 +1,32 @@
+--- a/arch/mips/mm/cache.c
++++ b/arch/mips/mm/cache.c
+@@ -38,6 +38,7 @@ void (*__flush_cache_vunmap)(void);
+ 
+ void (*__flush_kernel_vmap_range)(unsigned long vaddr, int size);
+ EXPORT_SYMBOL_GPL(__flush_kernel_vmap_range);
++EXPORT_SYMBOL(__flush_cache_all);
+ void (*__invalidate_kernel_vmap_range)(unsigned long vaddr, int size);
+ 
+ /* MIPS specific cache operations */
+--- a/fs/fuse/dev.c
++++ b/fs/fuse/dev.c
+@@ -19,6 +19,9 @@
+ #include <linux/pipe_fs_i.h>
+ #include <linux/swap.h>
+ #include <linux/splice.h>
++#ifdef CONFIG_MIPS
++#include <asm/cacheflush.h>
++#endif
+ 
+ MODULE_ALIAS_MISCDEV(FUSE_MINOR);
+ MODULE_ALIAS("devname:fuse");
+@@ -816,6 +819,9 @@ static int fuse_copy_fill(struct fuse_co
+ static int fuse_copy_do(struct fuse_copy_state *cs, void **val, unsigned *size)
+ {
+ 	unsigned ncpy = min(*size, cs->len);
++#ifdef CONFIG_MIPS
++	__flush_cache_all();
++#endif
+ 	if (val) {
+ 		void *pgaddr = kmap_atomic(cs->pg);
+ 		void *buf = pgaddr + cs->offset;
diff --git a/target/linux/generic/patches-4.1/310-arm_module_unresolved_weak_sym.patch b/target/linux/generic/patches-4.1/310-arm_module_unresolved_weak_sym.patch
new file mode 100644
index 0000000..9210c1d
--- /dev/null
+++ b/target/linux/generic/patches-4.1/310-arm_module_unresolved_weak_sym.patch
@@ -0,0 +1,13 @@
+--- a/arch/arm/kernel/module.c
++++ b/arch/arm/kernel/module.c
+@@ -83,6 +83,10 @@ apply_relocate(Elf32_Shdr *sechdrs, cons
+ 			return -ENOEXEC;
+ 		}
+ 
++		if ((IS_ERR_VALUE(sym->st_value) || !sym->st_value) &&
++		    ELF_ST_BIND(sym->st_info) == STB_WEAK)
++			continue;
++
+ 		loc = dstsec->sh_addr + rel->r_offset;
+ 
+ 		switch (ELF32_R_TYPE(rel->r_info)) {
diff --git a/target/linux/generic/patches-4.1/320-ppc4xx_optimization.patch b/target/linux/generic/patches-4.1/320-ppc4xx_optimization.patch
new file mode 100644
index 0000000..7ea4479
--- /dev/null
+++ b/target/linux/generic/patches-4.1/320-ppc4xx_optimization.patch
@@ -0,0 +1,31 @@
+Upstream doesn't optimize the kernel and bootwrappers for ppc44x because
+they still want to support gcc 3.3 -- well, we don't.
+
+--- a/arch/powerpc/Makefile
++++ b/arch/powerpc/Makefile
+@@ -203,7 +203,8 @@ ifeq ($(CONFIG_FUNCTION_TRACER),y)
+ KBUILD_CFLAGS		+= -mno-sched-epilog
+ endif
+ 
+-cpu-as-$(CONFIG_4xx)		+= -Wa,-m405
++cpu-as-$(CONFIG_40x)		+= -Wa,-m405
++cpu-as-$(CONFIG_44x)		+= -Wa,-m440
+ cpu-as-$(CONFIG_ALTIVEC)	+= -Wa,-maltivec
+ cpu-as-$(CONFIG_E200)		+= -Wa,-me200
+ 
+--- a/arch/powerpc/boot/Makefile
++++ b/arch/powerpc/boot/Makefile
+@@ -48,10 +48,10 @@ BOOTCFLAGS	+= -I$(obj) -I$(srctree)/$(ob
+ DTC_FLAGS	?= -p 1024
+ 
+ $(obj)/4xx.o: BOOTCFLAGS += -mcpu=405
+-$(obj)/ebony.o: BOOTCFLAGS += -mcpu=405
++$(obj)/ebony.o: BOOTCFLAGS += -mcpu=440
+ $(obj)/cuboot-hotfoot.o: BOOTCFLAGS += -mcpu=405
+-$(obj)/cuboot-taishan.o: BOOTCFLAGS += -mcpu=405
+-$(obj)/cuboot-katmai.o: BOOTCFLAGS += -mcpu=405
++$(obj)/cuboot-taishan.o: BOOTCFLAGS += -mcpu=440
++$(obj)/cuboot-katmai.o: BOOTCFLAGS += -mcpu=440
+ $(obj)/cuboot-acadia.o: BOOTCFLAGS += -mcpu=405
+ $(obj)/treeboot-walnut.o: BOOTCFLAGS += -mcpu=405
+ $(obj)/treeboot-iss4xx.o: BOOTCFLAGS += -mcpu=405
diff --git a/target/linux/generic/patches-4.1/321-powerpc_crtsavres_prereq.patch b/target/linux/generic/patches-4.1/321-powerpc_crtsavres_prereq.patch
new file mode 100644
index 0000000..ab6ea7b
--- /dev/null
+++ b/target/linux/generic/patches-4.1/321-powerpc_crtsavres_prereq.patch
@@ -0,0 +1,10 @@
+--- a/arch/powerpc/Makefile
++++ b/arch/powerpc/Makefile
+@@ -165,7 +165,6 @@ CPP		= $(CC) -E $(KBUILD_CFLAGS)
+ 
+ CHECKFLAGS	+= -m$(CONFIG_WORD_SIZE) -D__powerpc__ -D__powerpc$(CONFIG_WORD_SIZE)__
+ 
+-KBUILD_LDFLAGS_MODULE += arch/powerpc/lib/crtsavres.o
+ 
+ ifeq ($(CONFIG_476FPE_ERR46),y)
+ 	KBUILD_LDFLAGS_MODULE += --ppc476-workaround \
diff --git a/target/linux/generic/patches-4.1/330-MIPS-kexec-Accept-command-line-parameters-from-users.patch b/target/linux/generic/patches-4.1/330-MIPS-kexec-Accept-command-line-parameters-from-users.patch
new file mode 100644
index 0000000..a69d197
--- /dev/null
+++ b/target/linux/generic/patches-4.1/330-MIPS-kexec-Accept-command-line-parameters-from-users.patch
@@ -0,0 +1,298 @@
+From d8582dcf1ed66eee88a11e4760f42c0d6c8822be Mon Sep 17 00:00:00 2001
+From: Yousong Zhou <yszhou4tech@gmail.com>
+Date: Sat, 31 Jan 2015 22:26:03 +0800
+Subject: [PATCH 331/331] MIPS: kexec: Accept command line parameters from
+ userspace.
+
+Signed-off-by: Yousong Zhou <yszhou4tech@gmail.com>
+---
+ arch/mips/kernel/machine_kexec.c   |  153 +++++++++++++++++++++++++++++++-----
+ arch/mips/kernel/machine_kexec.h   |   20 +++++
+ arch/mips/kernel/relocate_kernel.S |   21 +++--
+ 3 files changed, 167 insertions(+), 27 deletions(-)
+ create mode 100644 arch/mips/kernel/machine_kexec.h
+
+--- a/arch/mips/kernel/machine_kexec.c
++++ b/arch/mips/kernel/machine_kexec.c
+@@ -10,45 +10,145 @@
+ #include <linux/mm.h>
+ #include <linux/delay.h>
+ 
++#include <asm/bootinfo.h>
+ #include <asm/cacheflush.h>
+ #include <asm/page.h>
+-
+-extern const unsigned char relocate_new_kernel[];
+-extern const size_t relocate_new_kernel_size;
+-
+-extern unsigned long kexec_start_address;
+-extern unsigned long kexec_indirection_page;
++#include <asm/uaccess.h>
++#include "machine_kexec.h"
+ 
+ int (*_machine_kexec_prepare)(struct kimage *) = NULL;
+ void (*_machine_kexec_shutdown)(void) = NULL;
+ void (*_machine_crash_shutdown)(struct pt_regs *regs) = NULL;
++
+ #ifdef CONFIG_SMP
+ void (*relocated_kexec_smp_wait) (void *);
+ atomic_t kexec_ready_to_reboot = ATOMIC_INIT(0);
+ #endif
+ 
+-int
+-machine_kexec_prepare(struct kimage *kimage)
++static void machine_kexec_print_args(void)
+ {
++	unsigned long argc = (int)kexec_args[0];
++	int i;
++
++	pr_info("kexec_args[0] (argc): %lu\n", argc);
++	pr_info("kexec_args[1] (argv): %p\n", (void *)kexec_args[1]);
++	pr_info("kexec_args[2] (env ): %p\n", (void *)kexec_args[2]);
++	pr_info("kexec_args[3] (desc): %p\n", (void *)kexec_args[3]);
++
++	for (i = 0; i < argc; i++) {
++		pr_info("kexec_argv[%d] = %p, %s\n",
++				i, kexec_argv[i], kexec_argv[i]);
++	}
++}
++
++static void machine_kexec_init_argv(struct kimage *image)
++{
++	void __user *buf = NULL;
++	size_t bufsz;
++	size_t size;
++	int i;
++
++	bufsz = 0;
++	for (i = 0; i < image->nr_segments; i++) {
++		struct kexec_segment *seg;
++
++		seg = &image->segment[i];
++		if (seg->bufsz < 6)
++			continue;
++
++		if (strncmp((char *) seg->buf, "kexec ", 6))
++			continue;
++
++		buf = seg->buf;
++		bufsz = seg->bufsz;
++		break;
++	}
++
++	if (!buf)
++		return;
++
++	size = KEXEC_COMMAND_LINE_SIZE;
++	size = min(size, bufsz);
++	if (size < bufsz)
++		pr_warn("kexec command line truncated to %zd bytes\n", size);
++
++	/* Copy to kernel space */
++	copy_from_user(kexec_argv_buf, buf, size);
++	kexec_argv_buf[size - 1] = 0;
++}
++
++static void machine_kexec_parse_argv(struct kimage *image)
++{
++	char *reboot_code_buffer;
++	int reloc_delta;
++	char *ptr;
++	int argc;
++	int i;
++
++	ptr = kexec_argv_buf;
++	argc = 0;
++
++	/*
++	 * convert command line string to array of parameters
++	 * (as bootloader does).
++	 */
++	while (ptr && *ptr && (KEXEC_MAX_ARGC > argc)) {
++		if (*ptr == ' ') {
++			*ptr++ = '\0';
++			continue;
++		}
++
++		kexec_argv[argc++] = ptr;
++		ptr = strchr(ptr, ' ');
++	}
++
++	if (!argc)
++		return;
++
++	kexec_args[0] = argc;
++	kexec_args[1] = (unsigned long)kexec_argv;
++	kexec_args[2] = 0;
++	kexec_args[3] = 0;
++
++	reboot_code_buffer = page_address(image->control_code_page);
++	reloc_delta = reboot_code_buffer - (char *)kexec_relocate_new_kernel;
++
++	kexec_args[1] += reloc_delta;
++	for (i = 0; i < argc; i++)
++		kexec_argv[i] += reloc_delta;
++}
++
++int machine_kexec_prepare(struct kimage *kimage)
++{
++	/*
++	 * Whenever arguments passed from kexec-tools, Init the arguments as
++	 * the original ones to try avoiding booting failure.
++	 */
++
++	kexec_args[0] = fw_arg0;
++	kexec_args[1] = fw_arg1;
++	kexec_args[2] = fw_arg2;
++	kexec_args[3] = fw_arg3;
++
++	machine_kexec_init_argv(kimage);
++	machine_kexec_parse_argv(kimage);
++
+ 	if (_machine_kexec_prepare)
+ 		return _machine_kexec_prepare(kimage);
+ 	return 0;
+ }
+ 
+-void
+-machine_kexec_cleanup(struct kimage *kimage)
++void machine_kexec_cleanup(struct kimage *kimage)
+ {
+ }
+ 
+-void
+-machine_shutdown(void)
++void machine_shutdown(void)
+ {
+ 	if (_machine_kexec_shutdown)
+ 		_machine_kexec_shutdown();
+ }
+ 
+-void
+-machine_crash_shutdown(struct pt_regs *regs)
++void machine_crash_shutdown(struct pt_regs *regs)
+ {
+ 	if (_machine_crash_shutdown)
+ 		_machine_crash_shutdown(regs);
+@@ -66,10 +166,12 @@ machine_kexec(struct kimage *image)
+ 	unsigned long *ptr;
+ 
+ 	reboot_code_buffer =
+-	  (unsigned long)page_address(image->control_code_page);
++		(unsigned long)page_address(image->control_code_page);
++	pr_info("reboot_code_buffer = %p\n", (void *)reboot_code_buffer);
+ 
+ 	kexec_start_address =
+ 		(unsigned long) phys_to_virt(image->start);
++	pr_info("kexec_start_address = %p\n", (void *)kexec_start_address);
+ 
+ 	if (image->type == KEXEC_TYPE_DEFAULT) {
+ 		kexec_indirection_page =
+@@ -77,9 +179,19 @@ machine_kexec(struct kimage *image)
+ 	} else {
+ 		kexec_indirection_page = (unsigned long)&image->head;
+ 	}
++	pr_info("kexec_indirection_page = %p\n", (void *)kexec_indirection_page);
+ 
+-	memcpy((void*)reboot_code_buffer, relocate_new_kernel,
+-	       relocate_new_kernel_size);
++	pr_info("Where is memcpy: %p\n", memcpy);
++	pr_info("kexec_relocate_new_kernel = %p, kexec_relocate_new_kernel_end = %p\n",
++		(void *)kexec_relocate_new_kernel, &kexec_relocate_new_kernel_end);
++	pr_info("Copy %lu bytes from %p to %p\n", KEXEC_RELOCATE_NEW_KERNEL_SIZE,
++		(void *)kexec_relocate_new_kernel, (void *)reboot_code_buffer);
++	memcpy((void*)reboot_code_buffer, kexec_relocate_new_kernel,
++	       KEXEC_RELOCATE_NEW_KERNEL_SIZE);
++
++	pr_info("Before _print_args().\n");
++	machine_kexec_print_args();
++	pr_info("Before eval loop.\n");
+ 
+ 	/*
+ 	 * The generic kexec code builds a page list with physical
+@@ -98,15 +210,16 @@ machine_kexec(struct kimage *image)
+ 	/*
+ 	 * we do not want to be bothered.
+ 	 */
++	pr_info("Before irq_disable.\n");
+ 	local_irq_disable();
+ 
+-	printk("Will call new kernel at %08lx\n", image->start);
+-	printk("Bye ...\n");
++	pr_info("Will call new kernel at %08lx\n", image->start);
++	pr_info("Bye ...\n");
+ 	__flush_cache_all();
+ #ifdef CONFIG_SMP
+ 	/* All secondary cpus now may jump to kexec_wait cycle */
+ 	relocated_kexec_smp_wait = reboot_code_buffer +
+-		(void *)(kexec_smp_wait - relocate_new_kernel);
++		(void *)(kexec_smp_wait - kexec_relocate_new_kernel);
+ 	smp_wmb();
+ 	atomic_set(&kexec_ready_to_reboot, 1);
+ #endif
+--- /dev/null
++++ b/arch/mips/kernel/machine_kexec.h
+@@ -0,0 +1,20 @@
++#ifndef _MACHINE_KEXEC_H
++#define _MACHINE_KEXEC_H
++
++#ifndef __ASSEMBLY__
++extern const unsigned char kexec_relocate_new_kernel[];
++extern unsigned long kexec_relocate_new_kernel_end;
++extern unsigned long kexec_start_address;
++extern unsigned long kexec_indirection_page;
++
++extern char kexec_argv_buf[];
++extern char *kexec_argv[];
++
++#define KEXEC_RELOCATE_NEW_KERNEL_SIZE	((unsigned long)&kexec_relocate_new_kernel_end - (unsigned long)kexec_relocate_new_kernel)
++#endif /* !__ASSEMBLY__ */
++
++#define KEXEC_COMMAND_LINE_SIZE		256
++#define KEXEC_ARGV_SIZE			(KEXEC_COMMAND_LINE_SIZE / 16)
++#define KEXEC_MAX_ARGC			(KEXEC_ARGV_SIZE / sizeof(long))
++
++#endif
+--- a/arch/mips/kernel/relocate_kernel.S
++++ b/arch/mips/kernel/relocate_kernel.S
+@@ -12,8 +12,9 @@
+ #include <asm/mipsregs.h>
+ #include <asm/stackframe.h>
+ #include <asm/addrspace.h>
++#include "machine_kexec.h"
+ 
+-LEAF(relocate_new_kernel)
++LEAF(kexec_relocate_new_kernel)
+ 	PTR_L a0,	arg0
+ 	PTR_L a1,	arg1
+ 	PTR_L a2,	arg2
+@@ -98,7 +99,7 @@ done:
+ #endif
+ 	/* jump to kexec_start_address */
+ 	j		s1
+-	END(relocate_new_kernel)
++	END(kexec_relocate_new_kernel)
+ 
+ #ifdef CONFIG_SMP
+ /*
+@@ -184,9 +185,15 @@ kexec_indirection_page:
+ 	PTR		0
+ 	.size		kexec_indirection_page, PTRSIZE
+ 
+-relocate_new_kernel_end:
++kexec_argv_buf:
++	EXPORT(kexec_argv_buf)
++	.skip		KEXEC_COMMAND_LINE_SIZE
++	.size		kexec_argv_buf, KEXEC_COMMAND_LINE_SIZE
++
++kexec_argv:
++	EXPORT(kexec_argv)
++	.skip		KEXEC_ARGV_SIZE
++	.size		kexec_argv, KEXEC_ARGV_SIZE
+ 
+-relocate_new_kernel_size:
+-	EXPORT(relocate_new_kernel_size)
+-	PTR		relocate_new_kernel_end - relocate_new_kernel
+-	.size		relocate_new_kernel_size, PTRSIZE
++kexec_relocate_new_kernel_end:
++	EXPORT(kexec_relocate_new_kernel_end)
diff --git a/target/linux/generic/patches-4.1/400-mtd-add-rootfs-split-support.patch b/target/linux/generic/patches-4.1/400-mtd-add-rootfs-split-support.patch
new file mode 100644
index 0000000..ba64e09
--- /dev/null
+++ b/target/linux/generic/patches-4.1/400-mtd-add-rootfs-split-support.patch
@@ -0,0 +1,146 @@
+--- a/drivers/mtd/Kconfig
++++ b/drivers/mtd/Kconfig
+@@ -12,6 +12,23 @@ menuconfig MTD
+ 
+ if MTD
+ 
++menu "OpenWrt specific MTD options"
++
++config MTD_ROOTFS_ROOT_DEV
++	bool "Automatically set 'rootfs' partition to be root filesystem"
++	default y
++
++config MTD_SPLIT_FIRMWARE
++	bool "Automatically split firmware partition for kernel+rootfs"
++	default y
++
++config MTD_SPLIT_FIRMWARE_NAME
++	string "Firmware partition name"
++	depends on MTD_SPLIT_FIRMWARE
++	default "firmware"
++
++endmenu
++
+ config MTD_TESTS
+ 	tristate "MTD tests support (DANGEROUS)"
+ 	depends on m
+--- a/drivers/mtd/mtdpart.c
++++ b/drivers/mtd/mtdpart.c
+@@ -29,11 +29,13 @@
+ #include <linux/kmod.h>
+ #include <linux/mtd/mtd.h>
+ #include <linux/mtd/partitions.h>
++#include <linux/magic.h>
+ #include <linux/of.h>
+ #include <linux/err.h>
+ #include <linux/kconfig.h>
+ 
+ #include "mtdcore.h"
++#include "mtdsplit/mtdsplit.h"
+ 
+ /* Our partition linked list */
+ static LIST_HEAD(mtd_partitions);
+@@ -47,13 +49,14 @@ struct mtd_part {
+ 	struct list_head list;
+ };
+ 
++static void mtd_partition_split(struct mtd_info *master, struct mtd_part *part);
++
+ /*
+  * Given a pointer to the MTD object in the mtd_part structure, we can retrieve
+  * the pointer to that structure with this macro.
+  */
+ #define PART(x)  ((struct mtd_part *)(x))
+ 
+-
+ /*
+  * MTD methods which simply translate the effective address and pass through
+  * to the _real_ device.
+@@ -579,8 +582,10 @@ static int mtd_add_partition_attrs(struc
+ 	return ret;
+ }
+ 
+-int mtd_add_partition(struct mtd_info *master, const char *name,
+-		      long long offset, long long length)
++
++static int
++__mtd_add_partition(struct mtd_info *master, const char *name,
++		    long long offset, long long length, bool dup_check)
+ {
+ 	struct mtd_partition part;
+ 	struct mtd_part *new;
+@@ -612,6 +617,7 @@ int mtd_add_partition(struct mtd_info *m
+ 	mutex_unlock(&mtd_partitions_mutex);
+ 
+ 	add_mtd_device(&new->mtd);
++	mtd_partition_split(master, new);
+ 
+ 	mtd_add_partition_attrs(new);
+ 
+@@ -619,6 +625,12 @@ int mtd_add_partition(struct mtd_info *m
+ }
+ EXPORT_SYMBOL_GPL(mtd_add_partition);
+ 
++int mtd_add_partition(struct mtd_info *master, const char *name,
++		      long long offset, long long length)
++{
++	return __mtd_add_partition(master, name, offset, length, true);
++}
++
+ int mtd_del_partition(struct mtd_info *master, int partno)
+ {
+ 	struct mtd_part *slave, *next;
+@@ -644,6 +656,35 @@ int mtd_del_partition(struct mtd_info *m
+ }
+ EXPORT_SYMBOL_GPL(mtd_del_partition);
+ 
++#ifdef CONFIG_MTD_SPLIT_FIRMWARE_NAME
++#define SPLIT_FIRMWARE_NAME	CONFIG_MTD_SPLIT_FIRMWARE_NAME
++#else
++#define SPLIT_FIRMWARE_NAME	"unused"
++#endif
++
++static void split_firmware(struct mtd_info *master, struct mtd_part *part)
++{
++}
++
++void __weak arch_split_mtd_part(struct mtd_info *master, const char *name,
++                                int offset, int size)
++{
++}
++
++static void mtd_partition_split(struct mtd_info *master, struct mtd_part *part)
++{
++	static int rootfs_found = 0;
++
++	if (rootfs_found)
++		return;
++
++	if (!strcmp(part->mtd.name, SPLIT_FIRMWARE_NAME) &&
++	    config_enabled(CONFIG_MTD_SPLIT_FIRMWARE))
++		split_firmware(master, part);
++
++	arch_split_mtd_part(master, part->mtd.name, part->offset,
++			    part->mtd.size);
++}
+ /*
+  * This function, given a master MTD object and a partition table, creates
+  * and registers slave MTD objects which are bound to the master according to
+@@ -673,6 +714,7 @@ int add_mtd_partitions(struct mtd_info *
+ 		mutex_unlock(&mtd_partitions_mutex);
+ 
+ 		add_mtd_device(&slave->mtd);
++		mtd_partition_split(master, slave);
+ 		mtd_add_partition_attrs(slave);
+ 
+ 		cur_offset = slave->offset + slave->mtd.size;
+--- a/include/linux/mtd/partitions.h
++++ b/include/linux/mtd/partitions.h
+@@ -84,5 +84,7 @@ int mtd_add_partition(struct mtd_info *m
+ 		      long long offset, long long length);
+ int mtd_del_partition(struct mtd_info *master, int partno);
+ uint64_t mtd_get_device_size(const struct mtd_info *mtd);
++extern void __weak arch_split_mtd_part(struct mtd_info *master,
++				       const char *name, int offset, int size);
+ 
+ #endif
diff --git a/target/linux/generic/patches-4.1/401-mtd-add-support-for-different-partition-parser-types.patch b/target/linux/generic/patches-4.1/401-mtd-add-support-for-different-partition-parser-types.patch
new file mode 100644
index 0000000..31dee98
--- /dev/null
+++ b/target/linux/generic/patches-4.1/401-mtd-add-support-for-different-partition-parser-types.patch
@@ -0,0 +1,113 @@
+From 02cff0ccaa6d364f5c1eeea83f47ac80ccc967d4 Mon Sep 17 00:00:00 2001
+From: Gabor Juhos <juhosg@openwrt.org>
+Date: Tue, 3 Sep 2013 18:11:50 +0200
+Subject: [PATCH] mtd: add support for different partition parser types
+
+Signed-off-by: Gabor Juhos <juhosg@openwrt.org>
+---
+ drivers/mtd/mtdpart.c          |   56 ++++++++++++++++++++++++++++++++++++++++
+ include/linux/mtd/partitions.h |   11 ++++++++
+ 2 files changed, 67 insertions(+)
+
+--- a/drivers/mtd/mtdpart.c
++++ b/drivers/mtd/mtdpart.c
+@@ -745,6 +745,30 @@ static struct mtd_part_parser *get_parti
+ 
+ #define put_partition_parser(p) do { module_put((p)->owner); } while (0)
+ 
++static struct mtd_part_parser *
++get_partition_parser_by_type(enum mtd_parser_type type,
++			     struct mtd_part_parser *start)
++{
++	struct mtd_part_parser *p, *ret = NULL;
++
++	spin_lock(&part_parser_lock);
++
++	p = list_prepare_entry(start, &part_parsers, list);
++	if (start)
++		put_partition_parser(start);
++
++	list_for_each_entry_continue(p, &part_parsers, list) {
++		if (p->type == type && try_module_get(p->owner)) {
++			ret = p;
++			break;
++		}
++	}
++
++	spin_unlock(&part_parser_lock);
++
++	return ret;
++}
++
+ void register_mtd_parser(struct mtd_part_parser *p)
+ {
+ 	spin_lock(&part_parser_lock);
+@@ -860,6 +884,38 @@ int parse_mtd_partitions(struct mtd_info
+ 	return ret;
+ }
+ 
++int parse_mtd_partitions_by_type(struct mtd_info *master,
++				 enum mtd_parser_type type,
++				 struct mtd_partition **pparts,
++				 struct mtd_part_parser_data *data)
++{
++	struct mtd_part_parser *prev = NULL;
++	int ret = 0;
++
++	while (1) {
++		struct mtd_part_parser *parser;
++
++		parser = get_partition_parser_by_type(type, prev);
++		if (!parser)
++			break;
++
++		ret = (*parser->parse_fn)(master, pparts, data);
++
++		if (ret > 0) {
++			put_partition_parser(parser);
++			printk(KERN_NOTICE
++			       "%d %s partitions found on MTD device %s\n",
++			       ret, parser->name, master->name);
++			break;
++		}
++
++		prev = parser;
++	}
++
++	return ret;
++}
++EXPORT_SYMBOL_GPL(parse_mtd_partitions_by_type);
++
+ int mtd_is_partition(const struct mtd_info *mtd)
+ {
+ 	struct mtd_part *part;
+--- a/include/linux/mtd/partitions.h
++++ b/include/linux/mtd/partitions.h
+@@ -68,12 +68,17 @@ struct mtd_part_parser_data {
+  * Functions dealing with the various ways of partitioning the space
+  */
+ 
++enum mtd_parser_type {
++	MTD_PARSER_TYPE_DEVICE = 0,
++};
++
+ struct mtd_part_parser {
+ 	struct list_head list;
+ 	struct module *owner;
+ 	const char *name;
+ 	int (*parse_fn)(struct mtd_info *, struct mtd_partition **,
+ 			struct mtd_part_parser_data *);
++	enum mtd_parser_type type;
+ };
+ 
+ extern void register_mtd_parser(struct mtd_part_parser *parser);
+@@ -87,4 +92,9 @@ uint64_t mtd_get_device_size(const struc
+ extern void __weak arch_split_mtd_part(struct mtd_info *master,
+ 				       const char *name, int offset, int size);
+ 
++int parse_mtd_partitions_by_type(struct mtd_info *master,
++				 enum mtd_parser_type type,
++				 struct mtd_partition **pparts,
++				 struct mtd_part_parser_data *data);
++
+ #endif
diff --git a/target/linux/generic/patches-4.1/402-mtd-use-typed-mtd-parsers-for-rootfs-and-firmware-split.patch b/target/linux/generic/patches-4.1/402-mtd-use-typed-mtd-parsers-for-rootfs-and-firmware-split.patch
new file mode 100644
index 0000000..725dbe8
--- /dev/null
+++ b/target/linux/generic/patches-4.1/402-mtd-use-typed-mtd-parsers-for-rootfs-and-firmware-split.patch
@@ -0,0 +1,72 @@
+--- a/drivers/mtd/mtdpart.c
++++ b/drivers/mtd/mtdpart.c
+@@ -656,6 +656,37 @@ int mtd_del_partition(struct mtd_info *m
+ }
+ EXPORT_SYMBOL_GPL(mtd_del_partition);
+ 
++static int
++run_parsers_by_type(struct mtd_part *slave, enum mtd_parser_type type)
++{
++	struct mtd_partition *parts;
++	int nr_parts;
++	int i;
++
++	nr_parts = parse_mtd_partitions_by_type(&slave->mtd, type, &parts,
++						NULL);
++	if (nr_parts <= 0)
++		return nr_parts;
++
++	if (WARN_ON(!parts))
++		return 0;
++
++	for (i = 0; i < nr_parts; i++) {
++		/* adjust partition offsets */
++		parts[i].offset += slave->offset;
++
++		__mtd_add_partition(slave->master,
++				    parts[i].name,
++				    parts[i].offset,
++				    parts[i].size,
++				    false);
++	}
++
++	kfree(parts);
++
++	return nr_parts;
++}
++
+ #ifdef CONFIG_MTD_SPLIT_FIRMWARE_NAME
+ #define SPLIT_FIRMWARE_NAME	CONFIG_MTD_SPLIT_FIRMWARE_NAME
+ #else
+@@ -664,6 +695,7 @@ EXPORT_SYMBOL_GPL(mtd_del_partition);
+ 
+ static void split_firmware(struct mtd_info *master, struct mtd_part *part)
+ {
++	run_parsers_by_type(part, MTD_PARSER_TYPE_FIRMWARE);
+ }
+ 
+ void __weak arch_split_mtd_part(struct mtd_info *master, const char *name,
+@@ -678,6 +710,12 @@ static void mtd_partition_split(struct m
+ 	if (rootfs_found)
+ 		return;
+ 
++	if (!strcmp(part->mtd.name, "rootfs")) {
++		run_parsers_by_type(part, MTD_PARSER_TYPE_ROOTFS);
++
++		rootfs_found = 1;
++	}
++
+ 	if (!strcmp(part->mtd.name, SPLIT_FIRMWARE_NAME) &&
+ 	    config_enabled(CONFIG_MTD_SPLIT_FIRMWARE))
+ 		split_firmware(master, part);
+--- a/include/linux/mtd/partitions.h
++++ b/include/linux/mtd/partitions.h
+@@ -70,6 +70,8 @@ struct mtd_part_parser_data {
+ 
+ enum mtd_parser_type {
+ 	MTD_PARSER_TYPE_DEVICE = 0,
++	MTD_PARSER_TYPE_ROOTFS,
++	MTD_PARSER_TYPE_FIRMWARE,
+ };
+ 
+ struct mtd_part_parser {
diff --git a/target/linux/generic/patches-4.1/403-mtd-hook-mtdsplit-to-Kbuild.patch b/target/linux/generic/patches-4.1/403-mtd-hook-mtdsplit-to-Kbuild.patch
new file mode 100644
index 0000000..0cf1c38
--- /dev/null
+++ b/target/linux/generic/patches-4.1/403-mtd-hook-mtdsplit-to-Kbuild.patch
@@ -0,0 +1,22 @@
+--- a/drivers/mtd/Kconfig
++++ b/drivers/mtd/Kconfig
+@@ -27,6 +27,8 @@ config MTD_SPLIT_FIRMWARE_NAME
+ 	depends on MTD_SPLIT_FIRMWARE
+ 	default "firmware"
+ 
++source "drivers/mtd/mtdsplit/Kconfig"
++
+ endmenu
+ 
+ config MTD_TESTS
+--- a/drivers/mtd/Makefile
++++ b/drivers/mtd/Makefile
+@@ -6,6 +6,8 @@
+ obj-$(CONFIG_MTD)		+= mtd.o
+ mtd-y				:= mtdcore.o mtdsuper.o mtdconcat.o mtdpart.o mtdchar.o
+ 
++obj-$(CONFIG_MTD_SPLIT)		+= mtdsplit/
++
+ obj-$(CONFIG_MTD_OF_PARTS)	+= ofpart.o
+ obj-$(CONFIG_MTD_REDBOOT_PARTS) += redboot.o
+ obj-$(CONFIG_MTD_CMDLINE_PARTS) += cmdlinepart.o
diff --git a/target/linux/generic/patches-4.1/404-mtd-add-more-helper-functions.patch b/target/linux/generic/patches-4.1/404-mtd-add-more-helper-functions.patch
new file mode 100644
index 0000000..42e5cfd
--- /dev/null
+++ b/target/linux/generic/patches-4.1/404-mtd-add-more-helper-functions.patch
@@ -0,0 +1,101 @@
+--- a/drivers/mtd/mtdpart.c
++++ b/drivers/mtd/mtdpart.c
+@@ -453,14 +453,12 @@ static struct mtd_part *allocate_partiti
+ 	if (slave->offset == MTDPART_OFS_APPEND)
+ 		slave->offset = cur_offset;
+ 	if (slave->offset == MTDPART_OFS_NXTBLK) {
+-		slave->offset = cur_offset;
+-		if (mtd_mod_by_eb(cur_offset, master) != 0) {
+-			/* Round up to next erasesize */
+-			slave->offset = (mtd_div_by_eb(cur_offset, master) + 1) * master->erasesize;
++		/* Round up to next erasesize */
++		slave->offset = mtd_roundup_to_eb(cur_offset, master);
++		if (slave->offset != cur_offset)
+ 			printk(KERN_NOTICE "Moving partition %d: "
+ 			       "0x%012llx -> 0x%012llx\n", partno,
+ 			       (unsigned long long)cur_offset, (unsigned long long)slave->offset);
+-		}
+ 	}
+ 	if (slave->offset == MTDPART_OFS_RETAIN) {
+ 		slave->offset = cur_offset;
+@@ -687,6 +685,17 @@ run_parsers_by_type(struct mtd_part *sla
+ 	return nr_parts;
+ }
+ 
++static inline unsigned long
++mtd_pad_erasesize(struct mtd_info *mtd, int offset, int len)
++{
++	unsigned long mask = mtd->erasesize - 1;
++
++	len += offset & mask;
++	len = (len + mask) & ~mask;
++	len -= offset & mask;
++	return len;
++}
++
+ #ifdef CONFIG_MTD_SPLIT_FIRMWARE_NAME
+ #define SPLIT_FIRMWARE_NAME	CONFIG_MTD_SPLIT_FIRMWARE_NAME
+ #else
+@@ -971,6 +980,24 @@ int mtd_is_partition(const struct mtd_in
+ }
+ EXPORT_SYMBOL_GPL(mtd_is_partition);
+ 
++struct mtd_info *mtdpart_get_master(const struct mtd_info *mtd)
++{
++	if (!mtd_is_partition(mtd))
++		return (struct mtd_info *)mtd;
++
++	return PART(mtd)->master;
++}
++EXPORT_SYMBOL_GPL(mtdpart_get_master);
++
++uint64_t mtdpart_get_offset(const struct mtd_info *mtd)
++{
++	if (!mtd_is_partition(mtd))
++		return 0;
++
++	return PART(mtd)->offset;
++}
++EXPORT_SYMBOL_GPL(mtdpart_get_offset);
++
+ /* Returns the size of the entire flash chip */
+ uint64_t mtd_get_device_size(const struct mtd_info *mtd)
+ {
+--- a/include/linux/mtd/partitions.h
++++ b/include/linux/mtd/partitions.h
+@@ -90,6 +90,8 @@ int mtd_is_partition(const struct mtd_in
+ int mtd_add_partition(struct mtd_info *master, const char *name,
+ 		      long long offset, long long length);
+ int mtd_del_partition(struct mtd_info *master, int partno);
++struct mtd_info *mtdpart_get_master(const struct mtd_info *mtd);
++uint64_t mtdpart_get_offset(const struct mtd_info *mtd);
+ uint64_t mtd_get_device_size(const struct mtd_info *mtd);
+ extern void __weak arch_split_mtd_part(struct mtd_info *master,
+ 				       const char *name, int offset, int size);
+--- a/include/linux/mtd/mtd.h
++++ b/include/linux/mtd/mtd.h
+@@ -334,6 +334,24 @@ static inline uint32_t mtd_mod_by_eb(uin
+ 	return do_div(sz, mtd->erasesize);
+ }
+ 
++static inline uint64_t mtd_roundup_to_eb(uint64_t sz, struct mtd_info *mtd)
++{
++	if (mtd_mod_by_eb(sz, mtd) == 0)
++		return sz;
++
++	/* Round up to next erase block */
++	return (mtd_div_by_eb(sz, mtd) + 1) * mtd->erasesize;
++}
++
++static inline uint64_t mtd_rounddown_to_eb(uint64_t sz, struct mtd_info *mtd)
++{
++	if (mtd_mod_by_eb(sz, mtd) == 0)
++		return sz;
++
++	/* Round down to the start of the current erase block */
++	return (mtd_div_by_eb(sz, mtd)) * mtd->erasesize;
++}
++
+ static inline uint32_t mtd_div_by_ws(uint64_t sz, struct mtd_info *mtd)
+ {
+ 	if (mtd->writesize_shift)
diff --git a/target/linux/generic/patches-4.1/405-mtd-old-firmware-uimage-splitter.patch b/target/linux/generic/patches-4.1/405-mtd-old-firmware-uimage-splitter.patch
new file mode 100644
index 0000000..430fd6f
--- /dev/null
+++ b/target/linux/generic/patches-4.1/405-mtd-old-firmware-uimage-splitter.patch
@@ -0,0 +1,70 @@
+--- a/drivers/mtd/Kconfig
++++ b/drivers/mtd/Kconfig
+@@ -27,6 +27,11 @@ config MTD_SPLIT_FIRMWARE_NAME
+ 	depends on MTD_SPLIT_FIRMWARE
+ 	default "firmware"
+ 
++config MTD_UIMAGE_SPLIT
++	bool "Enable split support for firmware partitions containing a uImage"
++	depends on MTD_SPLIT_FIRMWARE
++	default y
++
+ source "drivers/mtd/mtdsplit/Kconfig"
+ 
+ endmenu
+--- a/drivers/mtd/mtdpart.c
++++ b/drivers/mtd/mtdpart.c
+@@ -696,6 +696,37 @@ mtd_pad_erasesize(struct mtd_info *mtd,
+ 	return len;
+ }
+ 
++#define UBOOT_MAGIC	0x27051956
++
++static void split_uimage(struct mtd_info *master, struct mtd_part *part)
++{
++	struct {
++		__be32 magic;
++		__be32 pad[2];
++		__be32 size;
++	} hdr;
++	size_t len;
++
++	if (mtd_read(master, part->offset, sizeof(hdr), &len, (void *) &hdr))
++		return;
++
++	if (len != sizeof(hdr) || hdr.magic != cpu_to_be32(UBOOT_MAGIC))
++		return;
++
++	len = be32_to_cpu(hdr.size) + 0x40;
++	len = mtd_pad_erasesize(master, part->offset, len);
++	if (len + master->erasesize > part->mtd.size)
++		return;
++
++	if (config_enabled(CONFIG_MTD_SPLIT_UIMAGE_FW))
++		pr_err("Dedicated partitioner didn't split firmware partition, please fill a bug report!\n");
++	else
++		pr_warn("Support for built-in firmware splitter will be removed, please use CONFIG_MTD_SPLIT_UIMAGE_FW\n");
++
++	__mtd_add_partition(master, "rootfs", part->offset + len,
++			    part->mtd.size - len, false);
++}
++
+ #ifdef CONFIG_MTD_SPLIT_FIRMWARE_NAME
+ #define SPLIT_FIRMWARE_NAME	CONFIG_MTD_SPLIT_FIRMWARE_NAME
+ #else
+@@ -704,7 +735,14 @@ mtd_pad_erasesize(struct mtd_info *mtd,
+ 
+ static void split_firmware(struct mtd_info *master, struct mtd_part *part)
+ {
+-	run_parsers_by_type(part, MTD_PARSER_TYPE_FIRMWARE);
++	int ret;
++
++	ret = run_parsers_by_type(part, MTD_PARSER_TYPE_FIRMWARE);
++	if (ret > 0)
++		return;
++
++	if (config_enabled(CONFIG_MTD_UIMAGE_SPLIT))
++		split_uimage(master, part);
+ }
+ 
+ void __weak arch_split_mtd_part(struct mtd_info *master, const char *name,
diff --git a/target/linux/generic/patches-4.1/410-mtd-move-forward-declaration-of-struct-mtd_info.patch b/target/linux/generic/patches-4.1/410-mtd-move-forward-declaration-of-struct-mtd_info.patch
new file mode 100644
index 0000000..78ebbf8
--- /dev/null
+++ b/target/linux/generic/patches-4.1/410-mtd-move-forward-declaration-of-struct-mtd_info.patch
@@ -0,0 +1,18 @@
+--- a/include/linux/mtd/partitions.h
++++ b/include/linux/mtd/partitions.h
+@@ -35,6 +35,7 @@
+  * Note: writeable partitions require their size and offset be
+  * erasesize aligned (e.g. use MTDPART_OFS_NEXTBLK).
+  */
++struct mtd_info;
+ 
+ struct mtd_partition {
+ 	const char *name;		/* identifier string */
+@@ -50,7 +51,6 @@ struct mtd_partition {
+ #define MTDPART_SIZ_FULL	(0)
+ 
+ 
+-struct mtd_info;
+ struct device_node;
+ 
+ /**
diff --git a/target/linux/generic/patches-4.1/411-mtd-partial_eraseblock_write.patch b/target/linux/generic/patches-4.1/411-mtd-partial_eraseblock_write.patch
new file mode 100644
index 0000000..e6e809c
--- /dev/null
+++ b/target/linux/generic/patches-4.1/411-mtd-partial_eraseblock_write.patch
@@ -0,0 +1,142 @@
+--- a/drivers/mtd/mtdpart.c
++++ b/drivers/mtd/mtdpart.c
+@@ -37,6 +37,8 @@
+ #include "mtdcore.h"
+ #include "mtdsplit/mtdsplit.h"
+ 
++#define MTD_ERASE_PARTIAL	0x8000 /* partition only covers parts of an erase block */
++
+ /* Our partition linked list */
+ static LIST_HEAD(mtd_partitions);
+ static DEFINE_MUTEX(mtd_partitions_mutex);
+@@ -235,13 +237,61 @@ static int part_erase(struct mtd_info *m
+ 	struct mtd_part *part = PART(mtd);
+ 	int ret;
+ 
++
++	instr->partial_start = false;
++	if (mtd->flags & MTD_ERASE_PARTIAL) {
++		size_t readlen = 0;
++		u64 mtd_ofs;
++
++		instr->erase_buf = kmalloc(part->master->erasesize, GFP_ATOMIC);
++		if (!instr->erase_buf)
++			return -ENOMEM;
++
++		mtd_ofs = part->offset + instr->addr;
++		instr->erase_buf_ofs = do_div(mtd_ofs, part->master->erasesize);
++
++		if (instr->erase_buf_ofs > 0) {
++			instr->addr -= instr->erase_buf_ofs;
++			ret = mtd_read(part->master,
++				instr->addr + part->offset,
++				part->master->erasesize,
++				&readlen, instr->erase_buf);
++
++			instr->len += instr->erase_buf_ofs;
++			instr->partial_start = true;
++		} else {
++			mtd_ofs = part->offset + part->mtd.size;
++			instr->erase_buf_ofs = part->master->erasesize -
++				do_div(mtd_ofs, part->master->erasesize);
++
++			if (instr->erase_buf_ofs > 0) {
++				instr->len += instr->erase_buf_ofs;
++				ret = mtd_read(part->master,
++					part->offset + instr->addr +
++					instr->len - part->master->erasesize,
++					part->master->erasesize, &readlen,
++					instr->erase_buf);
++			} else {
++				ret = 0;
++			}
++		}
++		if (ret < 0) {
++			kfree(instr->erase_buf);
++			return ret;
++		}
++
++	}
++
+ 	instr->addr += part->offset;
+ 	ret = part->master->_erase(part->master, instr);
+ 	if (ret) {
+ 		if (instr->fail_addr != MTD_FAIL_ADDR_UNKNOWN)
+ 			instr->fail_addr -= part->offset;
+ 		instr->addr -= part->offset;
++		if (mtd->flags & MTD_ERASE_PARTIAL)
++			kfree(instr->erase_buf);
+ 	}
++
+ 	return ret;
+ }
+ 
+@@ -249,7 +299,25 @@ void mtd_erase_callback(struct erase_inf
+ {
+ 	if (instr->mtd->_erase == part_erase) {
+ 		struct mtd_part *part = PART(instr->mtd);
++		size_t wrlen = 0;
+ 
++		if (instr->mtd->flags & MTD_ERASE_PARTIAL) {
++			if (instr->partial_start) {
++				part->master->_write(part->master,
++					instr->addr, instr->erase_buf_ofs,
++					&wrlen, instr->erase_buf);
++				instr->addr += instr->erase_buf_ofs;
++			} else {
++				instr->len -= instr->erase_buf_ofs;
++				part->master->_write(part->master,
++					instr->addr + instr->len,
++					instr->erase_buf_ofs, &wrlen,
++					instr->erase_buf +
++					part->master->erasesize -
++					instr->erase_buf_ofs);
++			}
++			kfree(instr->erase_buf);
++		}
+ 		if (instr->fail_addr != MTD_FAIL_ADDR_UNKNOWN)
+ 			instr->fail_addr -= part->offset;
+ 		instr->addr -= part->offset;
+@@ -522,17 +590,20 @@ static struct mtd_part *allocate_partiti
+ 	if ((slave->mtd.flags & MTD_WRITEABLE) &&
+ 	    mtd_mod_by_eb(slave->offset, &slave->mtd)) {
+ 		/* Doesn't start on a boundary of major erase size */
+-		/* FIXME: Let it be writable if it is on a boundary of
+-		 * _minor_ erase size though */
+-		slave->mtd.flags &= ~MTD_WRITEABLE;
+-		printk(KERN_WARNING"mtd: partition \"%s\" doesn't start on an erase block boundary -- force read-only\n",
+-			part->name);
++		slave->mtd.flags |= MTD_ERASE_PARTIAL;
++		if (((u32) slave->mtd.size) > master->erasesize)
++			slave->mtd.flags &= ~MTD_WRITEABLE;
++		else
++			slave->mtd.erasesize = slave->mtd.size;
+ 	}
+ 	if ((slave->mtd.flags & MTD_WRITEABLE) &&
+-	    mtd_mod_by_eb(slave->mtd.size, &slave->mtd)) {
+-		slave->mtd.flags &= ~MTD_WRITEABLE;
+-		printk(KERN_WARNING"mtd: partition \"%s\" doesn't end on an erase block -- force read-only\n",
+-			part->name);
++	    mtd_mod_by_eb(slave->offset + slave->mtd.size, &slave->mtd)) {
++		slave->mtd.flags |= MTD_ERASE_PARTIAL;
++
++		if ((u32) slave->mtd.size > master->erasesize)
++			slave->mtd.flags &= ~MTD_WRITEABLE;
++		else
++			slave->mtd.erasesize = slave->mtd.size;
+ 	}
+ 
+ 	slave->mtd.ecclayout = master->ecclayout;
+--- a/include/linux/mtd/mtd.h
++++ b/include/linux/mtd/mtd.h
+@@ -55,6 +55,10 @@ struct erase_info {
+ 	u_long priv;
+ 	u_char state;
+ 	struct erase_info *next;
++
++	u8 *erase_buf;
++	u32 erase_buf_ofs;
++	bool partial_start;
+ };
+ 
+ struct mtd_erase_region_info {
diff --git a/target/linux/generic/patches-4.1/412-mtd-partial_eraseblock_unlock.patch b/target/linux/generic/patches-4.1/412-mtd-partial_eraseblock_unlock.patch
new file mode 100644
index 0000000..b7964e2
--- /dev/null
+++ b/target/linux/generic/patches-4.1/412-mtd-partial_eraseblock_unlock.patch
@@ -0,0 +1,18 @@
+--- a/drivers/mtd/mtdpart.c
++++ b/drivers/mtd/mtdpart.c
+@@ -336,7 +336,14 @@ static int part_lock(struct mtd_info *mt
+ static int part_unlock(struct mtd_info *mtd, loff_t ofs, uint64_t len)
+ {
+ 	struct mtd_part *part = PART(mtd);
+-	return part->master->_unlock(part->master, ofs + part->offset, len);
++
++	ofs += part->offset;
++	if (mtd->flags & MTD_ERASE_PARTIAL) {
++		/* round up len to next erasesize and round down offset to prev block */
++		len = (mtd_div_by_eb(len, part->master) + 1) * part->master->erasesize;
++		ofs &= ~(part->master->erasesize - 1);
++	}
++	return part->master->_unlock(part->master, ofs, len);
+ }
+ 
+ static int part_is_locked(struct mtd_info *mtd, loff_t ofs, uint64_t len)
diff --git a/target/linux/generic/patches-4.1/420-mtd-redboot_space.patch b/target/linux/generic/patches-4.1/420-mtd-redboot_space.patch
new file mode 100644
index 0000000..f74affc
--- /dev/null
+++ b/target/linux/generic/patches-4.1/420-mtd-redboot_space.patch
@@ -0,0 +1,30 @@
+--- a/drivers/mtd/redboot.c
++++ b/drivers/mtd/redboot.c
+@@ -265,14 +265,21 @@ static int parse_redboot_partitions(stru
+ #endif
+ 		names += strlen(names)+1;
+ 
+-#ifdef CONFIG_MTD_REDBOOT_PARTS_UNALLOCATED
+ 		if(fl->next && fl->img->flash_base + fl->img->size + master->erasesize <= fl->next->img->flash_base) {
+-			i++;
+-			parts[i].offset = parts[i-1].size + parts[i-1].offset;
+-			parts[i].size = fl->next->img->flash_base - parts[i].offset;
+-			parts[i].name = nullname;
+-		}
++			if (!strcmp(parts[i].name, "rootfs")) {
++				parts[i].size = fl->next->img->flash_base;
++				parts[i].size &= ~(master->erasesize - 1);
++				parts[i].size -= parts[i].offset;
++#ifdef CONFIG_MTD_REDBOOT_PARTS_UNALLOCATED
++				nrparts--;
++			} else {
++				i++;
++				parts[i].offset = parts[i-1].size + parts[i-1].offset;
++				parts[i].size = fl->next->img->flash_base - parts[i].offset;
++				parts[i].name = nullname;
+ #endif
++			}
++		}
+ 		tmp_fl = fl;
+ 		fl = fl->next;
+ 		kfree(tmp_fl);
diff --git a/target/linux/generic/patches-4.1/430-mtd-add-myloader-partition-parser.patch b/target/linux/generic/patches-4.1/430-mtd-add-myloader-partition-parser.patch
new file mode 100644
index 0000000..fe74ad5
--- /dev/null
+++ b/target/linux/generic/patches-4.1/430-mtd-add-myloader-partition-parser.patch
@@ -0,0 +1,35 @@
+--- a/drivers/mtd/Kconfig
++++ b/drivers/mtd/Kconfig
+@@ -179,6 +179,22 @@ config MTD_BCM47XX_PARTS
+ 	  This provides partitions parser for devices based on BCM47xx
+ 	  boards.
+ 
++config MTD_MYLOADER_PARTS
++	tristate "MyLoader partition parsing"
++	depends on ADM5120 || ATH25 || ATH79
++	---help---
++	  MyLoader is a bootloader which allows the user to define partitions
++	  in flash devices, by putting a table in the second erase block
++	  on the device, similar to a partition table. This table gives the 
++	  offsets and lengths of the user defined partitions.
++
++	  If you need code which can detect and parse these tables, and
++	  register MTD 'partitions' corresponding to each image detected,
++	  enable this option.
++
++	  You will still need the parsing functions to be called by the driver
++	  for your particular device. It won't happen automatically.
++
+ comment "User Modules And Translation Layers"
+ 
+ #
+--- a/drivers/mtd/Makefile
++++ b/drivers/mtd/Makefile
+@@ -15,6 +15,7 @@ obj-$(CONFIG_MTD_AFS_PARTS)	+= afs.o
+ obj-$(CONFIG_MTD_AR7_PARTS)	+= ar7part.o
+ obj-$(CONFIG_MTD_BCM63XX_PARTS)	+= bcm63xxpart.o
+ obj-$(CONFIG_MTD_BCM47XX_PARTS)	+= bcm47xxpart.o
++obj-$(CONFIG_MTD_MYLOADER_PARTS) += myloader.o
+ 
+ # 'Users' - code which presents functionality to userspace.
+ obj-$(CONFIG_MTD_BLKDEVS)	+= mtd_blkdevs.o
diff --git a/target/linux/generic/patches-4.1/431-mtd-bcm47xxpart-support-for-Xiaomi-specific-board_da.patch b/target/linux/generic/patches-4.1/431-mtd-bcm47xxpart-support-for-Xiaomi-specific-board_da.patch
new file mode 100644
index 0000000..a30e698
--- /dev/null
+++ b/target/linux/generic/patches-4.1/431-mtd-bcm47xxpart-support-for-Xiaomi-specific-board_da.patch
@@ -0,0 +1,34 @@
+From 841e59ba3e496d86ca5f069204d5e5c1ad43c01d Mon Sep 17 00:00:00 2001
+From: =?UTF-8?q?Rafa=C5=82=20Mi=C5=82ecki?= <zajec5@gmail.com>
+Date: Tue, 27 Jan 2015 22:29:21 +0100
+Subject: [PATCH] mtd: bcm47xxpart: support for Xiaomi specific board_data
+ partition
+MIME-Version: 1.0
+Content-Type: text/plain; charset=UTF-8
+Content-Transfer-Encoding: 8bit
+
+Signed-off-by: Rafał Miłecki <zajec5@gmail.com>
+---
+ drivers/mtd/bcm47xxpart.c | 4 +++-
+ 1 file changed, 3 insertions(+), 1 deletion(-)
+
+--- a/drivers/mtd/bcm47xxpart.c
++++ b/drivers/mtd/bcm47xxpart.c
+@@ -33,6 +33,7 @@
+ /* Magics */
+ #define BOARD_DATA_MAGIC		0x5246504D	/* MPFR */
+ #define BOARD_DATA_MAGIC2		0xBD0D0BBD
++#define BOARD_DATA_XIAOMI_MAGIC		0x474D4442	/* GMDB */
+ #define CFE_MAGIC			0x43464531	/* 1EFC */
+ #define FACTORY_MAGIC			0x59544346	/* FCTY */
+ #define NVRAM_HEADER			0x48534C46	/* FLSH */
+@@ -262,7 +263,8 @@ static int bcm47xxpart_parse(struct mtd_
+ 		}
+ 
+ 		/* Some devices (ex. WNDR3700v3) don't have a standard 'MPFR' */
+-		if (buf[0x000 / 4] == BOARD_DATA_MAGIC2) {
++		if (buf[0x000 / 4] == BOARD_DATA_MAGIC2 ||
++		    le32_to_cpu(buf[0x000 / 4]) == BOARD_DATA_XIAOMI_MAGIC) {
+ 			bcm47xxpart_add_part(&parts[curr_part++], "board_data",
+ 					     offset, MTD_WRITEABLE);
+ 			continue;
diff --git a/target/linux/generic/patches-4.1/432-mtd-bcm47xxpart-detect-T_Meter-partition.patch b/target/linux/generic/patches-4.1/432-mtd-bcm47xxpart-detect-T_Meter-partition.patch
new file mode 100644
index 0000000..1edc995
--- /dev/null
+++ b/target/linux/generic/patches-4.1/432-mtd-bcm47xxpart-detect-T_Meter-partition.patch
@@ -0,0 +1,42 @@
+From fd54aa583296f9adfb1f519affbc10ba521eb809 Mon Sep 17 00:00:00 2001
+From: =?UTF-8?q?Rafa=C5=82=20Mi=C5=82ecki?= <zajec5@gmail.com>
+Date: Wed, 28 Jan 2015 22:14:41 +0100
+Subject: [PATCH] mtd: bcm47xxpart: detect T_Meter partition
+MIME-Version: 1.0
+Content-Type: text/plain; charset=UTF-8
+Content-Transfer-Encoding: 8bit
+
+It can be found on many Netgear devices. It consists of many 0x30 blocks
+starting with 4D 54.
+
+Signed-off-by: Rafał Miłecki <zajec5@gmail.com>
+---
+ drivers/mtd/bcm47xxpart.c | 10 ++++++++++
+ 1 file changed, 10 insertions(+)
+
+--- a/drivers/mtd/bcm47xxpart.c
++++ b/drivers/mtd/bcm47xxpart.c
+@@ -39,6 +39,7 @@
+ #define NVRAM_HEADER			0x48534C46	/* FLSH */
+ #define POT_MAGIC1			0x54544f50	/* POTT */
+ #define POT_MAGIC2			0x504f		/* OP */
++#define T_METER_MAGIC			0x4D540000	/* MT */
+ #define ML_MAGIC1			0x39685a42
+ #define ML_MAGIC2			0x26594131
+ #define TRX_MAGIC			0x30524448
+@@ -176,6 +177,15 @@ static int bcm47xxpart_parse(struct mtd_
+ 					     MTD_WRITEABLE);
+ 			continue;
+ 		}
++
++		/* T_Meter */
++		if ((le32_to_cpu(buf[0x000 / 4]) & 0xFFFF0000) == T_METER_MAGIC &&
++		    (le32_to_cpu(buf[0x030 / 4]) & 0xFFFF0000) == T_METER_MAGIC &&
++		    (le32_to_cpu(buf[0x060 / 4]) & 0xFFFF0000) == T_METER_MAGIC) {
++			bcm47xxpart_add_part(&parts[curr_part++], "T_Meter", offset,
++					     MTD_WRITEABLE);
++			continue;
++		}
+ 
+ 		/* TRX */
+ 		if (buf[0x000 / 4] == TRX_MAGIC) {
diff --git a/target/linux/generic/patches-4.1/440-block2mtd_init.patch b/target/linux/generic/patches-4.1/440-block2mtd_init.patch
new file mode 100644
index 0000000..eddb593
--- /dev/null
+++ b/target/linux/generic/patches-4.1/440-block2mtd_init.patch
@@ -0,0 +1,108 @@
+--- a/drivers/mtd/devices/block2mtd.c
++++ b/drivers/mtd/devices/block2mtd.c
+@@ -25,6 +25,7 @@
+ #include <linux/list.h>
+ #include <linux/init.h>
+ #include <linux/mtd/mtd.h>
++#include <linux/mtd/partitions.h>
+ #include <linux/mutex.h>
+ #include <linux/mount.h>
+ #include <linux/slab.h>
+@@ -218,7 +219,7 @@ static void block2mtd_free_device(struct
+ 
+ 
+ static struct block2mtd_dev *add_device(char *devname, int erase_size,
+-		int timeout)
++		const char *mtdname, int timeout)
+ {
+ #ifndef MODULE
+ 	int i;
+@@ -226,6 +227,7 @@ static struct block2mtd_dev *add_device(
+ 	const fmode_t mode = FMODE_READ | FMODE_WRITE | FMODE_EXCL;
+ 	struct block_device *bdev = ERR_PTR(-ENODEV);
+ 	struct block2mtd_dev *dev;
++	struct mtd_partition *part;
+ 	char *name;
+ 
+ 	if (!devname)
+@@ -282,13 +284,16 @@ static struct block2mtd_dev *add_device(
+ 
+ 	/* Setup the MTD structure */
+ 	/* make the name contain the block device in */
+-	name = kasprintf(GFP_KERNEL, "block2mtd: %s", devname);
++	if (!mtdname)
++		mtdname = devname;
++	name = kmalloc(strlen(mtdname) + 1, GFP_KERNEL);
+ 	if (!name)
+ 		goto err_destroy_mutex;
+ 
++	strcpy(name, mtdname);
+ 	dev->mtd.name = name;
+ 
+-	dev->mtd.size = dev->blkdev->bd_inode->i_size & PAGE_MASK;
++	dev->mtd.size = dev->blkdev->bd_inode->i_size & PAGE_MASK & ~(erase_size - 1);
+ 	dev->mtd.erasesize = erase_size;
+ 	dev->mtd.writesize = 1;
+ 	dev->mtd.writebufsize = PAGE_SIZE;
+@@ -301,7 +306,11 @@ static struct block2mtd_dev *add_device(
+ 	dev->mtd.priv = dev;
+ 	dev->mtd.owner = THIS_MODULE;
+ 
+-	if (mtd_device_register(&dev->mtd, NULL, 0)) {
++	part = kzalloc(sizeof(struct mtd_partition), GFP_KERNEL);
++	part->name = name;
++	part->offset = 0;
++	part->size = dev->mtd.size;
++	if (mtd_device_register(&dev->mtd, part, 1)) {
+ 		/* Device didn't get added, so free the entry */
+ 		goto err_destroy_mutex;
+ 	}
+@@ -309,8 +318,7 @@ static struct block2mtd_dev *add_device(
+ 	list_add(&dev->list, &blkmtd_device_list);
+ 	pr_info("mtd%d: [%s] erase_size = %dKiB [%d]\n",
+ 		dev->mtd.index,
+-		dev->mtd.name + strlen("block2mtd: "),
+-		dev->mtd.erasesize >> 10, dev->mtd.erasesize);
++		mtdname, dev->mtd.erasesize >> 10, dev->mtd.erasesize);
+ 	return dev;
+ 
+ err_destroy_mutex:
+@@ -383,7 +391,7 @@ static int block2mtd_setup2(const char *
+ 	/* 80 for device, 12 for erase size, 80 for name, 8 for timeout */
+ 	char buf[80 + 12 + 80 + 8];
+ 	char *str = buf;
+-	char *token[2];
++	char *token[3];
+ 	char *name;
+ 	size_t erase_size = PAGE_SIZE;
+ 	unsigned long timeout = MTD_DEFAULT_TIMEOUT;
+@@ -397,7 +405,7 @@ static int block2mtd_setup2(const char *
+ 	strcpy(str, val);
+ 	kill_final_newline(str);
+ 
+-	for (i = 0; i < 2; i++)
++	for (i = 0; i < 3; i++)
+ 		token[i] = strsep(&str, ",");
+ 
+ 	if (str) {
+@@ -423,8 +431,10 @@ static int block2mtd_setup2(const char *
+ 			return 0;
+ 		}
+ 	}
++	if (token[2] && (strlen(token[2]) + 1 > 80))
++		pr_err("mtd device name too long\n");
+ 
+-	add_device(name, erase_size, timeout);
++	add_device(name, erase_size, token[2], timeout);
+ 
+ 	return 0;
+ }
+@@ -458,7 +468,7 @@ static int block2mtd_setup(const char *v
+ 
+ 
+ module_param_call(block2mtd, block2mtd_setup, NULL, NULL, 0200);
+-MODULE_PARM_DESC(block2mtd, "Device to use. \"block2mtd=<dev>[,<erasesize>]\"");
++MODULE_PARM_DESC(block2mtd, "Device to use. \"block2mtd=<dev>[,<erasesize>[,<name>]]\"");
+ 
+ static int __init block2mtd_init(void)
+ {
diff --git a/target/linux/generic/patches-4.1/441-block2mtd_probe.patch b/target/linux/generic/patches-4.1/441-block2mtd_probe.patch
new file mode 100644
index 0000000..f78e80a
--- /dev/null
+++ b/target/linux/generic/patches-4.1/441-block2mtd_probe.patch
@@ -0,0 +1,39 @@
+--- a/drivers/mtd/devices/block2mtd.c
++++ b/drivers/mtd/devices/block2mtd.c
+@@ -391,7 +391,7 @@ static int block2mtd_setup2(const char *
+ 	/* 80 for device, 12 for erase size, 80 for name, 8 for timeout */
+ 	char buf[80 + 12 + 80 + 8];
+ 	char *str = buf;
+-	char *token[3];
++	char *token[4];
+ 	char *name;
+ 	size_t erase_size = PAGE_SIZE;
+ 	unsigned long timeout = MTD_DEFAULT_TIMEOUT;
+@@ -405,7 +405,7 @@ static int block2mtd_setup2(const char *
+ 	strcpy(str, val);
+ 	kill_final_newline(str);
+ 
+-	for (i = 0; i < 3; i++)
++	for (i = 0; i < 4; i++)
+ 		token[i] = strsep(&str, ",");
+ 
+ 	if (str) {
+@@ -434,6 +434,9 @@ static int block2mtd_setup2(const char *
+ 	if (token[2] && (strlen(token[2]) + 1 > 80))
+ 		pr_err("mtd device name too long\n");
+ 
++	if (token[3] && kstrtoul(token[3], 0, &timeout))
++		pr_err("invalid timeout\n");
++
+ 	add_device(name, erase_size, token[2], timeout);
+ 
+ 	return 0;
+@@ -468,7 +471,7 @@ static int block2mtd_setup(const char *v
+ 
+ 
+ module_param_call(block2mtd, block2mtd_setup, NULL, NULL, 0200);
+-MODULE_PARM_DESC(block2mtd, "Device to use. \"block2mtd=<dev>[,<erasesize>[,<name>]]\"");
++MODULE_PARM_DESC(block2mtd, "Device to use. \"block2mtd=<dev>[,<erasesize>[,<name>[,<timeout>]]]\"");
+ 
+ static int __init block2mtd_init(void)
+ {
diff --git a/target/linux/generic/patches-4.1/450-mtd-nand-allow-to-use-platform-specific-chip-fixup.patch b/target/linux/generic/patches-4.1/450-mtd-nand-allow-to-use-platform-specific-chip-fixup.patch
new file mode 100644
index 0000000..ffaf706
--- /dev/null
+++ b/target/linux/generic/patches-4.1/450-mtd-nand-allow-to-use-platform-specific-chip-fixup.patch
@@ -0,0 +1,37 @@
+---
+ drivers/mtd/nand/plat_nand.c |   13 ++++++++++++-
+ include/linux/mtd/nand.h     |    1 +
+ 2 files changed, 13 insertions(+), 1 deletion(-)
+
+--- a/include/linux/mtd/nand.h
++++ b/include/linux/mtd/nand.h
+@@ -865,6 +865,7 @@ struct platform_nand_chip {
+ 	unsigned int options;
+ 	unsigned int bbt_options;
+ 	const char **part_probe_types;
++	int (*chip_fixup)(struct mtd_info *mtd);
+ };
+ 
+ /* Keep gcc happy */
+--- a/drivers/mtd/nand/plat_nand.c
++++ b/drivers/mtd/nand/plat_nand.c
+@@ -90,7 +90,18 @@ static int plat_nand_probe(struct platfo
+ 	}
+ 
+ 	/* Scan to find existence of the device */
+-	if (nand_scan(&data->mtd, pdata->chip.nr_chips)) {
++	if (nand_scan_ident(&data->mtd, pdata->chip.nr_chips, NULL)) {
++		err = -ENXIO;
++		goto out;
++	}
++
++	if (pdata->chip.chip_fixup) {
++		err = pdata->chip.chip_fixup(&data->mtd);
++		if (err)
++			goto out;
++	}
++
++	if (nand_scan_tail(&data->mtd)) {
+ 		err = -ENXIO;
+ 		goto out;
+ 	}
diff --git a/target/linux/generic/patches-4.1/451-mtd-nand-fix-return-code-of-nand_correct_data-function.patch b/target/linux/generic/patches-4.1/451-mtd-nand-fix-return-code-of-nand_correct_data-function.patch
new file mode 100644
index 0000000..6a2092c
--- /dev/null
+++ b/target/linux/generic/patches-4.1/451-mtd-nand-fix-return-code-of-nand_correct_data-function.patch
@@ -0,0 +1,11 @@
+--- a/drivers/mtd/nand/nand_ecc.c
++++ b/drivers/mtd/nand/nand_ecc.c
+@@ -507,7 +507,7 @@ int __nand_correct_data(unsigned char *b
+ 		return 1;	/* error in ECC data; no action needed */
+ 
+ 	pr_err("%s: uncorrectable ECC error\n", __func__);
+-	return -1;
++	return -EBADMSG;
+ }
+ EXPORT_SYMBOL(__nand_correct_data);
+ 
diff --git a/target/linux/generic/patches-4.1/460-mtd-cfi_cmdset_0002-no-erase_suspend.patch b/target/linux/generic/patches-4.1/460-mtd-cfi_cmdset_0002-no-erase_suspend.patch
new file mode 100644
index 0000000..68fbd12
--- /dev/null
+++ b/target/linux/generic/patches-4.1/460-mtd-cfi_cmdset_0002-no-erase_suspend.patch
@@ -0,0 +1,11 @@
+--- a/drivers/mtd/chips/cfi_cmdset_0002.c
++++ b/drivers/mtd/chips/cfi_cmdset_0002.c
+@@ -809,7 +809,7 @@ static int get_chip(struct map_info *map
+ 		return 0;
+ 
+ 	case FL_ERASING:
+-		if (!cfip || !(cfip->EraseSuspend & (0x1|0x2)) ||
++		if (1 /* no suspend */ || !cfip || !(cfip->EraseSuspend & (0x1|0x2)) ||
+ 		    !(mode == FL_READY || mode == FL_POINT ||
+ 		    (mode == FL_WRITING && (cfip->EraseSuspend & 0x2))))
+ 			goto sleep;
diff --git a/target/linux/generic/patches-4.1/461-mtd-cfi_cmdset_0002-add-buffer-write-cmd-timeout.patch b/target/linux/generic/patches-4.1/461-mtd-cfi_cmdset_0002-add-buffer-write-cmd-timeout.patch
new file mode 100644
index 0000000..c437a14
--- /dev/null
+++ b/target/linux/generic/patches-4.1/461-mtd-cfi_cmdset_0002-add-buffer-write-cmd-timeout.patch
@@ -0,0 +1,18 @@
+From: George Kashperko <george@znau.edu.ua>
+
+Issue map read after Write Buffer Load command to ensure chip is ready
+to receive data.
+Signed-off-by: George Kashperko <george@znau.edu.ua>
+---
+ drivers/mtd/chips/cfi_cmdset_0002.c |    1 +
+ 1 file changed, 1 insertion(+)
+--- a/drivers/mtd/chips/cfi_cmdset_0002.c
++++ b/drivers/mtd/chips/cfi_cmdset_0002.c
+@@ -1830,6 +1830,7 @@ static int __xipram do_write_buffer(stru
+ 
+ 	/* Write Buffer Load */
+ 	map_write(map, CMD(0x25), cmd_adr);
++	(void) map_read(map, cmd_adr);
+ 
+ 	chip->state = FL_WRITING_TO_BUFFER;
+ 
diff --git a/target/linux/generic/patches-4.1/473-mtd-spi-nor-add-support-for-the-Macronix-MX25L512E-S.patch b/target/linux/generic/patches-4.1/473-mtd-spi-nor-add-support-for-the-Macronix-MX25L512E-S.patch
new file mode 100644
index 0000000..a828b7d
--- /dev/null
+++ b/target/linux/generic/patches-4.1/473-mtd-spi-nor-add-support-for-the-Macronix-MX25L512E-S.patch
@@ -0,0 +1,21 @@
+From 0d7388de0911c1a4fc4a8a3898ef9d0ab818ca08 Mon Sep 17 00:00:00 2001
+From: Gabor Juhos <juhosg@openwrt.org>
+Date: Tue, 7 Apr 2015 18:35:15 +0200
+Subject: [PATCH] mtd: spi-nor: add support for the Macronix MX25L512E SPI
+ flash chip
+
+Signed-off-by: Gabor Juhos <juhosg@openwrt.org>
+---
+ drivers/mtd/spi-nor/spi-nor.c |    1 +
+ 1 file changed, 1 insertion(+)
+
+--- a/drivers/mtd/spi-nor/spi-nor.c
++++ b/drivers/mtd/spi-nor/spi-nor.c
+@@ -561,6 +561,7 @@ static const struct spi_device_id spi_no
+ 	{ "640s33b",  INFO(0x898913, 0, 64 * 1024, 128, 0) },
+ 
+ 	/* Macronix */
++	{ "mx25l512e",   INFO(0xc22010, 0, 64 * 1024,   1, SECT_4K) },
+ 	{ "mx25l2005a",  INFO(0xc22012, 0, 64 * 1024,   4, SECT_4K) },
+ 	{ "mx25l4005a",  INFO(0xc22013, 0, 64 * 1024,   8, SECT_4K) },
+ 	{ "mx25l8005",   INFO(0xc22014, 0, 64 * 1024,  16, 0) },
diff --git a/target/linux/generic/patches-4.1/474-mtd-spi-nor-add-support-for-the-ISSI-SI25CD512-SPI-f.patch b/target/linux/generic/patches-4.1/474-mtd-spi-nor-add-support-for-the-ISSI-SI25CD512-SPI-f.patch
new file mode 100644
index 0000000..62e0ce8
--- /dev/null
+++ b/target/linux/generic/patches-4.1/474-mtd-spi-nor-add-support-for-the-ISSI-SI25CD512-SPI-f.patch
@@ -0,0 +1,22 @@
+From 34e2b403040a2f9d3ba071d95a7f42457e2950f9 Mon Sep 17 00:00:00 2001
+From: Gabor Juhos <juhosg@openwrt.org>
+Date: Tue, 7 Apr 2015 18:35:15 +0200
+Subject: [PATCH] mtd: spi-nor: add support for the ISSI SI25CD512 SPI flash
+
+Signed-off-by: Gabor Juhos <juhosg@openwrt.org>
+---
+ drivers/mtd/spi-nor/spi-nor.c |    3 +++
+ 1 file changed, 3 insertions(+)
+
+--- a/drivers/mtd/spi-nor/spi-nor.c
++++ b/drivers/mtd/spi-nor/spi-nor.c
+@@ -560,6 +560,9 @@ static const struct spi_device_id spi_no
+ 	{ "320s33b",  INFO(0x898912, 0, 64 * 1024,  64, 0) },
+ 	{ "640s33b",  INFO(0x898913, 0, 64 * 1024, 128, 0) },
+ 
++	/* ISSI */
++	{ "is25cd512", INFO(0x7f9d20, 0, 32 * 1024,   2, SECT_4K) },
++
+ 	/* Macronix */
+ 	{ "mx25l512e",   INFO(0xc22010, 0, 64 * 1024,   1, SECT_4K) },
+ 	{ "mx25l2005a",  INFO(0xc22012, 0, 64 * 1024,   4, SECT_4K) },
diff --git a/target/linux/generic/patches-4.1/480-mtd-set-rootfs-to-be-root-dev.patch b/target/linux/generic/patches-4.1/480-mtd-set-rootfs-to-be-root-dev.patch
new file mode 100644
index 0000000..8d3a1f4
--- /dev/null
+++ b/target/linux/generic/patches-4.1/480-mtd-set-rootfs-to-be-root-dev.patch
@@ -0,0 +1,26 @@
+--- a/drivers/mtd/mtdcore.c
++++ b/drivers/mtd/mtdcore.c
+@@ -39,6 +39,7 @@
+ #include <linux/slab.h>
+ #include <linux/reboot.h>
+ #include <linux/kconfig.h>
++#include <linux/root_dev.h>
+ 
+ #include <linux/mtd/mtd.h>
+ #include <linux/mtd/partitions.h>
+@@ -448,6 +449,15 @@ int add_mtd_device(struct mtd_info *mtd)
+ 	   of this try_ nonsense, and no bitching about it
+ 	   either. :) */
+ 	__module_get(THIS_MODULE);
++
++	if (!strcmp(mtd->name, "rootfs") &&
++	    config_enabled(CONFIG_MTD_ROOTFS_ROOT_DEV) &&
++	    ROOT_DEV == 0) {
++		pr_notice("mtd: device %d (%s) set to be root filesystem\n",
++			  mtd->index, mtd->name);
++		ROOT_DEV = MKDEV(MTD_BLOCK_MAJOR, mtd->index);
++	}
++
+ 	return 0;
+ 
+ fail_added:
diff --git a/target/linux/generic/patches-4.1/490-ubi-auto-attach-mtd-device-named-ubi-or-data-on-boot.patch b/target/linux/generic/patches-4.1/490-ubi-auto-attach-mtd-device-named-ubi-or-data-on-boot.patch
new file mode 100644
index 0000000..d2fb802
--- /dev/null
+++ b/target/linux/generic/patches-4.1/490-ubi-auto-attach-mtd-device-named-ubi-or-data-on-boot.patch
@@ -0,0 +1,76 @@
+From 8a52e4100d7c3a4a1dfddfa02b8864a9b0068c13 Mon Sep 17 00:00:00 2001
+From: Daniel Golle <daniel@makrotopia.org>
+Date: Sat, 17 May 2014 03:36:18 +0200
+Subject: [PATCH 1/5] ubi: auto-attach mtd device named "ubi" or "data" on boot
+To: openwrt-devel@lists.openwrt.org
+
+Signed-off-by: Daniel Golle <daniel@makrotopia.org>
+---
+ drivers/mtd/ubi/build.c | 36 ++++++++++++++++++++++++++++++++++++
+ 1 file changed, 36 insertions(+)
+
+--- a/drivers/mtd/ubi/build.c
++++ b/drivers/mtd/ubi/build.c
+@@ -1218,6 +1218,49 @@ static struct mtd_info * __init open_mtd
+ 	return mtd;
+ }
+ 
++/*
++ * This function tries attaching mtd partitions named either "ubi" or "data"
++ * during boot.
++ */
++static void __init ubi_auto_attach(void)
++{
++	int err;
++	struct mtd_info *mtd;
++
++	/* try attaching mtd device named "ubi" or "data" */
++	mtd = open_mtd_device("ubi");
++	if (IS_ERR(mtd))
++		mtd = open_mtd_device("data");
++
++	if (!IS_ERR(mtd)) {
++		size_t len;
++		char magic[4];
++
++		/* check for a valid ubi magic */
++		err = mtd_read(mtd, 0, 4, &len, (void *) magic);
++		if (!err && len == 4 && strncmp(magic, "UBI#", 4)) {
++			pr_err("UBI error: no valid UBI magic found inside mtd%d", mtd->index);
++			put_mtd_device(mtd);
++			return;
++		}
++
++		/* auto-add only media types where UBI makes sense */
++		if (mtd->type == MTD_NANDFLASH ||
++		    mtd->type == MTD_NORFLASH ||
++		    mtd->type == MTD_DATAFLASH ||
++		    mtd->type == MTD_MLCNANDFLASH) {
++			mutex_lock(&ubi_devices_mutex);
++			pr_notice("UBI: auto-attach mtd%d", mtd->index);
++			err = ubi_attach_mtd_dev(mtd, UBI_DEV_NUM_AUTO, 0, 0);
++			mutex_unlock(&ubi_devices_mutex);
++			if (err < 0) {
++				pr_err("UBI error: cannot attach mtd%d", mtd->index);
++				put_mtd_device(mtd);
++			}
++		}
++	}
++}
++
+ static int __init ubi_init(void)
+ {
+ 	int err, i, k;
+@@ -1310,6 +1353,12 @@ static int __init ubi_init(void)
+ 		}
+ 	}
+ 
++	/* auto-attach mtd devices only if built-in to the kernel and no ubi.mtd
++	 * parameter was given */
++	if (config_enabled(CONFIG_MTD_ROOTFS_ROOT_DEV) &&
++	    !ubi_is_module() && !mtd_devs)
++		ubi_auto_attach();
++
+ 	err = ubiblock_init();
+ 	if (err) {
+ 		pr_err("UBI error: block: cannot initialize, error %d", err);
diff --git a/target/linux/generic/patches-4.1/491-ubi-auto-create-ubiblock-device-for-rootfs.patch b/target/linux/generic/patches-4.1/491-ubi-auto-create-ubiblock-device-for-rootfs.patch
new file mode 100644
index 0000000..433d77b
--- /dev/null
+++ b/target/linux/generic/patches-4.1/491-ubi-auto-create-ubiblock-device-for-rootfs.patch
@@ -0,0 +1,69 @@
+From 0f3966579815f889bb2fcb4846152c35f65e79c4 Mon Sep 17 00:00:00 2001
+From: Daniel Golle <daniel@makrotopia.org>
+Date: Thu, 15 May 2014 21:06:33 +0200
+Subject: [PATCH 2/5] ubi: auto-create ubiblock device for rootfs
+To: openwrt-devel@lists.openwrt.org
+
+Signed-off-by: Daniel Golle <daniel@makrotopia.org>
+---
+ drivers/mtd/ubi/block.c | 42 ++++++++++++++++++++++++++++++++++++++++++
+ 1 file changed, 42 insertions(+)
+
+--- a/drivers/mtd/ubi/block.c
++++ b/drivers/mtd/ubi/block.c
+@@ -616,6 +616,44 @@ static void __init ubiblock_create_from_
+ 	}
+ }
+ 
++#define UBIFS_NODE_MAGIC  0x06101831
++static inline int ubi_vol_is_ubifs(struct ubi_volume_desc *desc)
++{
++	int ret;
++	uint32_t magic_of, magic;
++	ret = ubi_read(desc, 0, (char *)&magic_of, 0, 4);
++	if (ret)
++		return 0;
++	magic = le32_to_cpu(magic_of);
++	return magic == UBIFS_NODE_MAGIC;
++}
++
++static void __init ubiblock_create_auto_rootfs(void)
++{
++	int ubi_num, ret, is_ubifs;
++	struct ubi_volume_desc *desc;
++	struct ubi_volume_info vi;
++
++	for (ubi_num = 0; ubi_num < UBI_MAX_DEVICES; ubi_num++) {
++		desc = ubi_open_volume_nm(ubi_num, "rootfs", UBI_READONLY);
++		if (IS_ERR(desc))
++			continue;
++
++		ubi_get_volume_info(desc, &vi);
++		is_ubifs = ubi_vol_is_ubifs(desc);
++		ubi_close_volume(desc);
++		if (is_ubifs)
++			break;
++
++		ret = ubiblock_create(&vi);
++		if (ret)
++			pr_err("UBI error: block: can't add '%s' volume, err=%d\n",
++				vi.name, ret);
++		/* always break if we get here */
++		break;
++	}
++}
++
+ static void ubiblock_remove_all(void)
+ {
+ 	struct ubiblock *next;
+@@ -646,6 +684,10 @@ int __init ubiblock_init(void)
+ 	 */
+ 	ubiblock_create_from_param();
+ 
++	/* auto-attach "rootfs" volume if existing and non-ubifs */
++	if (config_enabled(CONFIG_MTD_ROOTFS_ROOT_DEV))
++		ubiblock_create_auto_rootfs();
++
+ 	/*
+ 	 * Block devices are only created upon user requests, so we ignore
+ 	 * existing volumes.
diff --git a/target/linux/generic/patches-4.1/492-try-auto-mounting-ubi0-rootfs-in-init-do_mounts.c.patch b/target/linux/generic/patches-4.1/492-try-auto-mounting-ubi0-rootfs-in-init-do_mounts.c.patch
new file mode 100644
index 0000000..005de3f
--- /dev/null
+++ b/target/linux/generic/patches-4.1/492-try-auto-mounting-ubi0-rootfs-in-init-do_mounts.c.patch
@@ -0,0 +1,53 @@
+From eea9e1785e4c05c2a3444506aabafa0ae958538f Mon Sep 17 00:00:00 2001
+From: Daniel Golle <daniel@makrotopia.org>
+Date: Sat, 17 May 2014 03:35:02 +0200
+Subject: [PATCH 4/5] try auto-mounting ubi0:rootfs in init/do_mounts.c
+To: openwrt-devel@lists.openwrt.org
+
+Signed-off-by: Daniel Golle <daniel@makrotopia.org>
+---
+ init/do_mounts.c | 26 +++++++++++++++++++++++++-
+ 1 file changed, 25 insertions(+), 1 deletion(-)
+
+--- a/init/do_mounts.c
++++ b/init/do_mounts.c
+@@ -438,7 +438,27 @@ retry:
+ out:
+ 	put_page(page);
+ }
+- 
++
++static int __init mount_ubi_rootfs(void)
++{
++	int flags = MS_SILENT;
++	int err, tried = 0;
++
++	while (tried < 2) {
++		err = do_mount_root("ubi0:rootfs", "ubifs", flags, \
++					root_mount_data);
++		switch (err) {
++			case -EACCES:
++				flags |= MS_RDONLY;
++				tried++;
++			default:
++				return err;
++		}
++	}
++
++	return -EINVAL;
++}
++
+ #ifdef CONFIG_ROOT_NFS
+ 
+ #define NFSROOT_TIMEOUT_MIN	5
+@@ -532,6 +552,10 @@ void __init mount_root(void)
+ 			change_floppy("root floppy");
+ 	}
+ #endif
++#ifdef CONFIG_MTD_ROOTFS_ROOT_DEV
++	if (!mount_ubi_rootfs())
++		return;
++#endif
+ #ifdef CONFIG_BLOCK
+ 	create_dev("/dev/root", ROOT_DEV);
+ 	mount_block_root("/dev/root", root_mountflags);
diff --git a/target/linux/generic/patches-4.1/493-ubi-set-ROOT_DEV-to-ubiblock-rootfs-if-unset.patch b/target/linux/generic/patches-4.1/493-ubi-set-ROOT_DEV-to-ubiblock-rootfs-if-unset.patch
new file mode 100644
index 0000000..1873752
--- /dev/null
+++ b/target/linux/generic/patches-4.1/493-ubi-set-ROOT_DEV-to-ubiblock-rootfs-if-unset.patch
@@ -0,0 +1,37 @@
+From cd68d1b12b5ea4c01a664c064179ada42bf55d3d Mon Sep 17 00:00:00 2001
+From: Daniel Golle <daniel@makrotopia.org>
+Date: Thu, 15 May 2014 20:55:42 +0200
+Subject: [PATCH 5/5] ubi: set ROOT_DEV to ubiblock "rootfs" if unset
+To: openwrt-devel@lists.openwrt.org
+
+Signed-off-by: Daniel Golle <daniel@makrotopia.org>
+---
+ drivers/mtd/ubi/block.c | 10 ++++++++++
+ 1 file changed, 10 insertions(+)
+
+--- a/drivers/mtd/ubi/block.c
++++ b/drivers/mtd/ubi/block.c
+@@ -49,6 +49,7 @@
+ #include <linux/hdreg.h>
+ #include <linux/scatterlist.h>
+ #include <asm/div64.h>
++#include <linux/root_dev.h>
+ 
+ #include "ubi-media.h"
+ #include "ubi.h"
+@@ -439,6 +440,15 @@ int ubiblock_create(struct ubi_volume_in
+ 	add_disk(dev->gd);
+ 	dev_info(disk_to_dev(dev->gd), "created from ubi%d:%d(%s)",
+ 		 dev->ubi_num, dev->vol_id, vi->name);
++
++	if (!strcmp(vi->name, "rootfs") &&
++	    config_enabled(CONFIG_MTD_ROOTFS_ROOT_DEV) &&
++	    ROOT_DEV == 0) {
++		pr_notice("ubiblock: device ubiblock%d_%d (%s) set to be root filesystem\n",
++			  dev->ubi_num, dev->vol_id, vi->name);
++		ROOT_DEV = MKDEV(gd->major, gd->first_minor);
++	}
++
+ 	return 0;
+ 
+ out_free_queue:
diff --git a/target/linux/generic/patches-4.1/494-mtd-ubi-add-EOF-marker-support.patch b/target/linux/generic/patches-4.1/494-mtd-ubi-add-EOF-marker-support.patch
new file mode 100644
index 0000000..14fae76
--- /dev/null
+++ b/target/linux/generic/patches-4.1/494-mtd-ubi-add-EOF-marker-support.patch
@@ -0,0 +1,51 @@
+--- a/drivers/mtd/ubi/attach.c
++++ b/drivers/mtd/ubi/attach.c
+@@ -803,6 +803,13 @@ out_unlock:
+ 	return err;
+ }
+ 
++static bool ec_hdr_has_eof(struct ubi_ec_hdr *ech)
++{
++	return ech->padding1[0] == 'E' &&
++	       ech->padding1[1] == 'O' &&
++	       ech->padding1[2] == 'F';
++}
++
+ /**
+  * scan_peb - scan and process UBI headers of a PEB.
+  * @ubi: UBI device description object
+@@ -833,9 +840,21 @@ static int scan_peb(struct ubi_device *u
+ 		return 0;
+ 	}
+ 
+-	err = ubi_io_read_ec_hdr(ubi, pnum, ech, 0);
+-	if (err < 0)
+-		return err;
++	if (!ai->eof_found) {
++		err = ubi_io_read_ec_hdr(ubi, pnum, ech, 0);
++		if (err < 0)
++			return err;
++
++		if (ec_hdr_has_eof(ech)) {
++			pr_notice("UBI: EOF marker found, PEBs from %d will be erased",
++				pnum);
++			ai->eof_found = true;
++		}
++	}
++
++	if (ai->eof_found)
++		err = UBI_IO_FF_BITFLIPS;
++
+ 	switch (err) {
+ 	case 0:
+ 		break;
+--- a/drivers/mtd/ubi/ubi.h
++++ b/drivers/mtd/ubi/ubi.h
+@@ -739,6 +739,7 @@ struct ubi_attach_info {
+ 	int mean_ec;
+ 	uint64_t ec_sum;
+ 	int ec_count;
++	bool eof_found;
+ 	struct kmem_cache *aeb_slab_cache;
+ };
+ 
diff --git a/target/linux/generic/patches-4.1/500-yaffs-Kbuild-integration.patch b/target/linux/generic/patches-4.1/500-yaffs-Kbuild-integration.patch
new file mode 100644
index 0000000..2754c1a
--- /dev/null
+++ b/target/linux/generic/patches-4.1/500-yaffs-Kbuild-integration.patch
@@ -0,0 +1,18 @@
+--- a/fs/Kconfig
++++ b/fs/Kconfig
+@@ -33,6 +33,7 @@ source "fs/ocfs2/Kconfig"
+ source "fs/btrfs/Kconfig"
+ source "fs/nilfs2/Kconfig"
+ source "fs/f2fs/Kconfig"
++source "fs/yaffs2/Kconfig"
+ 
+ config FS_DAX
+ 	bool "Direct Access (DAX) support"
+--- a/fs/Makefile
++++ b/fs/Makefile
+@@ -127,3 +127,5 @@ obj-y				+= exofs/ # Multiple modules
+ obj-$(CONFIG_CEPH_FS)		+= ceph/
+ obj-$(CONFIG_PSTORE)		+= pstore/
+ obj-$(CONFIG_EFIVAR_FS)		+= efivarfs/
++obj-$(CONFIG_YAFFS_FS)		+= yaffs2/
++
diff --git a/target/linux/generic/patches-4.1/502-yaffs-fix-compat-tags-handling.patch b/target/linux/generic/patches-4.1/502-yaffs-fix-compat-tags-handling.patch
new file mode 100644
index 0000000..a18cf6f
--- /dev/null
+++ b/target/linux/generic/patches-4.1/502-yaffs-fix-compat-tags-handling.patch
@@ -0,0 +1,239 @@
+Subject: yaffs: fix compat tags handling
+
+Signed-off-by: Gabor Juhos <juhosg@openwrt.org>
+---
+--- a/fs/yaffs2/yaffs_tagscompat.c
++++ b/fs/yaffs2/yaffs_tagscompat.c
+@@ -17,7 +17,9 @@
+ #include "yaffs_getblockinfo.h"
+ #include "yaffs_trace.h"
+ 
++#if 0
+ static void yaffs_handle_rd_data_error(struct yaffs_dev *dev, int nand_chunk);
++#endif
+ 
+ 
+ /********** Tags ECC calculations  *********/
+@@ -71,6 +73,7 @@ int yaffs_check_tags_ecc(struct yaffs_ta
+ 	return 0;
+ }
+ 
++#if 0
+ /********** Tags **********/
+ 
+ static void yaffs_load_tags_to_spare(struct yaffs_spare *spare_ptr,
+@@ -379,3 +382,214 @@ void yaffs_tags_compat_install(struct ya
+ 	if(!dev->tagger.mark_bad_fn)
+ 		dev->tagger.mark_bad_fn = yaffs_tags_compat_mark_bad;
+ }
++#else
++
++#include "yaffs_packedtags1.h"
++
++static int yaffs_tags_compat_write(struct yaffs_dev *dev,
++				   int nand_chunk,
++				   const u8 *data,
++				   const struct yaffs_ext_tags *tags)
++{
++	struct yaffs_packed_tags1 pt1;
++	u8 tag_buf[9];
++	int retval;
++
++	/* we assume that yaffs_packed_tags1 and yaffs_tags are compatible */
++	compile_time_assertion(sizeof(struct yaffs_packed_tags1) == 12);
++	compile_time_assertion(sizeof(struct yaffs_tags) == 8);
++
++	yaffs_pack_tags1(&pt1, tags);
++	yaffs_calc_tags_ecc((struct yaffs_tags *)&pt1);
++
++	/* When deleting a chunk, the upper layer provides only skeletal
++	 * tags, one with is_deleted set.  However, we need to update the
++	 * tags, not erase them completely.  So we use the NAND write property
++	 * that only zeroed-bits stick and set tag bytes to all-ones and
++	 * zero just the (not) deleted bit.
++	 */
++	if (!dev->param.tags_9bytes) {
++		if (tags->is_deleted) {
++			memset(&pt1, 0xff, 8);
++			/* clear delete status bit to indicate deleted */
++			pt1.deleted = 0;
++		}
++		memcpy(tag_buf, &pt1, 8);
++	} else {
++		if (tags->is_deleted) {
++			memset(tag_buf, 0xff, 8);
++			tag_buf[8] = 0;
++		} else {
++			memcpy(tag_buf, &pt1, 8);
++			tag_buf[8] = 0xff;
++		}
++	}
++
++	retval = dev->drv.drv_write_chunk_fn(dev, nand_chunk,
++			data,
++			(data) ? dev->data_bytes_per_chunk : 0,
++			tag_buf,
++			(dev->param.tags_9bytes) ? 9 : 8);
++
++	return retval;
++}
++
++/* Return with empty extended tags but add ecc_result.
++ */
++static int return_empty_tags(struct yaffs_ext_tags *tags,
++			     enum yaffs_ecc_result ecc_result,
++			     int retval)
++{
++	if (tags) {
++		memset(tags, 0, sizeof(*tags));
++		tags->ecc_result = ecc_result;
++	}
++
++	return retval;
++}
++
++static int yaffs_tags_compat_read(struct yaffs_dev *dev,
++				  int nand_chunk,
++				  u8 *data,
++				  struct yaffs_ext_tags *tags)
++{
++	struct yaffs_packed_tags1 pt1;
++	enum yaffs_ecc_result ecc_result;
++	int retval;
++	int deleted;
++	u8 tag_buf[9];
++
++	retval = dev->drv.drv_read_chunk_fn(dev, nand_chunk,
++			data, dev->param.total_bytes_per_chunk,
++			tag_buf,
++			(dev->param.tags_9bytes) ? 9 : 8,
++			&ecc_result);
++
++	switch (ecc_result) {
++	case YAFFS_ECC_RESULT_NO_ERROR:
++	case YAFFS_ECC_RESULT_FIXED:
++		break;
++
++	case YAFFS_ECC_RESULT_UNFIXED:
++	default:
++		return_empty_tags(tags, YAFFS_ECC_RESULT_UNFIXED, 0);
++		tags->block_bad = dev->drv.drv_check_bad_fn(dev, nand_chunk);
++		return YAFFS_FAIL;
++	}
++
++	/* Check for a blank/erased chunk. */
++	if (yaffs_check_ff(tag_buf, 8)) {
++		/* when blank, upper layers want ecc_result to be <= NO_ERROR */
++		return return_empty_tags(tags, YAFFS_ECC_RESULT_NO_ERROR,
++					 YAFFS_OK);
++	}
++
++	memcpy(&pt1, tag_buf, 8);
++
++	if (!dev->param.tags_9bytes) {
++		/* Read deleted status (bit) then return it to it's non-deleted
++		 * state before performing tags mini-ECC check. pt1.deleted is
++		 * inverted.
++		 */
++		deleted = !pt1.deleted;
++		pt1.deleted = 1;
++	} else {
++		deleted = (hweight8(tag_buf[8]) < 7) ? 1 : 0;
++	}
++
++	/* Check the packed tags mini-ECC and correct if necessary/possible. */
++	retval = yaffs_check_tags_ecc((struct yaffs_tags *)&pt1);
++	switch (retval) {
++	case 0:
++		/* no tags error, use MTD result */
++		break;
++	case 1:
++		/* recovered tags-ECC error */
++		dev->n_tags_ecc_fixed++;
++		if (ecc_result == YAFFS_ECC_RESULT_NO_ERROR)
++			ecc_result = YAFFS_ECC_RESULT_FIXED;
++		break;
++	default:
++		/* unrecovered tags-ECC error */
++		dev->n_tags_ecc_unfixed++;
++		return return_empty_tags(tags, YAFFS_ECC_RESULT_UNFIXED,
++					 YAFFS_FAIL);
++	}
++
++	/* Unpack the tags to extended form and set ECC result.
++	 * [set should_be_ff just to keep yaffs_unpack_tags1 happy]
++	 */
++	pt1.should_be_ff = 0xffffffff;
++	yaffs_unpack_tags1(tags, &pt1);
++	tags->ecc_result = ecc_result;
++
++	/* Set deleted state */
++	tags->is_deleted = deleted;
++	return YAFFS_OK;
++}
++
++static int yaffs_tags_compat_mark_bad(struct yaffs_dev *dev, int block_no)
++{
++	return dev->drv.drv_mark_bad_fn(dev, block_no);
++}
++
++static int yaffs_tags_compat_query_block(struct yaffs_dev *dev,
++					 int block_no,
++					 enum yaffs_block_state *state,
++					 u32 *seq_number)
++{
++	struct yaffs_ext_tags tags;
++	int retval;
++
++	yaffs_trace(YAFFS_TRACE_MTD, "%s %d", __func__, block_no);
++
++	*seq_number = 0;
++
++	retval = dev->drv.drv_check_bad_fn(dev, block_no);
++	if (retval == YAFFS_FAIL) {
++		*state = YAFFS_BLOCK_STATE_DEAD;
++		goto out;
++	}
++
++	yaffs_tags_compat_read(dev, block_no * dev->param.chunks_per_block,
++			       NULL, &tags);
++
++	if (tags.ecc_result != YAFFS_ECC_RESULT_NO_ERROR) {
++		yaffs_trace(YAFFS_TRACE_MTD, "block %d is marked bad",
++			    block_no);
++		*state = YAFFS_BLOCK_STATE_NEEDS_SCAN;
++	} else if (tags.chunk_used) {
++		*seq_number = tags.seq_number;
++		*state = YAFFS_BLOCK_STATE_NEEDS_SCAN;
++	} else {
++		*state = YAFFS_BLOCK_STATE_EMPTY;
++	}
++
++	retval = YAFFS_OK;
++
++out:
++	yaffs_trace(YAFFS_TRACE_MTD,
++		    "block query returns seq %u state %d",
++		    *seq_number, *state);
++
++	return retval;
++}
++
++void yaffs_tags_compat_install(struct yaffs_dev *dev)
++{
++	if (dev->param.is_yaffs2)
++		return;
++
++	if (!dev->tagger.write_chunk_tags_fn)
++		dev->tagger.write_chunk_tags_fn = yaffs_tags_compat_write;
++
++	if (!dev->tagger.read_chunk_tags_fn)
++		dev->tagger.read_chunk_tags_fn = yaffs_tags_compat_read;
++
++	if (!dev->tagger.query_block_fn)
++		dev->tagger.query_block_fn = yaffs_tags_compat_query_block;
++
++	if (!dev->tagger.mark_bad_fn)
++		dev->tagger.mark_bad_fn = yaffs_tags_compat_mark_bad;
++}
++#endif
diff --git a/target/linux/generic/patches-4.1/503-yaffs-add-tags-9bytes-mount-option.patch b/target/linux/generic/patches-4.1/503-yaffs-add-tags-9bytes-mount-option.patch
new file mode 100644
index 0000000..3f51baf
--- /dev/null
+++ b/target/linux/generic/patches-4.1/503-yaffs-add-tags-9bytes-mount-option.patch
@@ -0,0 +1,115 @@
+Subject: yaffs: add support for tags-9bytes mount option
+
+Signed-off-by: Gabor Juhos <juhosg@openwrt.org>
+---
+--- a/fs/yaffs2/yaffs_vfs.c
++++ b/fs/yaffs2/yaffs_vfs.c
+@@ -2644,6 +2644,7 @@ static const struct super_operations yaf
+ 
+ struct yaffs_options {
+ 	int inband_tags;
++	int tags_9bytes;
+ 	int skip_checkpoint_read;
+ 	int skip_checkpoint_write;
+ 	int no_cache;
+@@ -2683,6 +2684,8 @@ static int yaffs_parse_options(struct ya
+ 
+ 		if (!strcmp(cur_opt, "inband-tags")) {
+ 			options->inband_tags = 1;
++		} else if (!strcmp(cur_opt, "tags-9bytes")) {
++			options->tags_9bytes = 1;
+ 		} else if (!strcmp(cur_opt, "tags-ecc-off")) {
+ 			options->tags_ecc_on = 0;
+ 			options->tags_ecc_overridden = 1;
+@@ -2756,7 +2759,6 @@ static struct super_block *yaffs_interna
+ 	struct yaffs_param *param;
+ 
+ 	int read_only = 0;
+-	int inband_tags = 0;
+ 
+ 	struct yaffs_options options;
+ 
+@@ -2796,6 +2798,9 @@ static struct super_block *yaffs_interna
+ 
+ 	memset(&options, 0, sizeof(options));
+ 
++	if (IS_ENABLED(CONFIG_YAFFS_9BYTE_TAGS))
++		options.tags_9bytes = 1;
++
+ 	if (yaffs_parse_options(&options, data_str)) {
+ 		/* Option parsing failed */
+ 		return NULL;
+@@ -2829,17 +2834,22 @@ static struct super_block *yaffs_interna
+ 	}
+ 
+ 	/* Added NCB 26/5/2006 for completeness */
+-	if (yaffs_version == 2 && !options.inband_tags
+-	    && WRITE_SIZE(mtd) == 512) {
++	if (yaffs_version == 2 &&
++	    (!options.inband_tags || options.tags_9bytes) &&
++	    WRITE_SIZE(mtd) == 512) {
+ 		yaffs_trace(YAFFS_TRACE_ALWAYS, "auto selecting yaffs1");
+ 		yaffs_version = 1;
+ 	}
+ 
+-	if (mtd->oobavail < sizeof(struct yaffs_packed_tags2) ||
+-	    options.inband_tags)
+-		inband_tags = 1;
++	if (yaffs_version == 2 &&
++	    mtd->oobavail < sizeof(struct yaffs_packed_tags2)) {
++		yaffs_trace(YAFFS_TRACE_ALWAYS, "auto selecting inband tags");
++		options.inband_tags = 1;
++	}
+ 
+-	if(yaffs_verify_mtd(mtd, yaffs_version, inband_tags) < 0)
++	err = yaffs_verify_mtd(mtd, yaffs_version, options.inband_tags,
++			       options.tags_9bytes);
++	if (err < 0)
+ 		return NULL;
+ 
+ 	/* OK, so if we got here, we have an MTD that's NAND and looks
+@@ -2896,7 +2906,8 @@ static struct super_block *yaffs_interna
+ 
+ 	param->n_reserved_blocks = 5;
+ 	param->n_caches = (options.no_cache) ? 0 : 10;
+-	param->inband_tags = inband_tags;
++	param->inband_tags = options.inband_tags;
++	param->tags_9bytes = options.tags_9bytes;
+ 
+ 	param->enable_xattr = 1;
+ 	if (options.lazy_loading_overridden)
+--- a/fs/yaffs2/yaffs_mtdif.c
++++ b/fs/yaffs2/yaffs_mtdif.c
+@@ -278,7 +278,8 @@ struct mtd_info * yaffs_get_mtd_device(d
+ 	return mtd;
+ }
+ 
+-int yaffs_verify_mtd(struct mtd_info *mtd, int yaffs_version, int inband_tags)
++int yaffs_verify_mtd(struct mtd_info *mtd, int yaffs_version, int inband_tags,
++		     int tags_9bytes)
+ {
+ 	if (yaffs_version == 2) {
+ 		if ((WRITE_SIZE(mtd) < YAFFS_MIN_YAFFS2_CHUNK_SIZE ||
+@@ -297,6 +298,12 @@ int yaffs_verify_mtd(struct mtd_info *mt
+ 			);
+ 			return -1;
+ 		}
++
++		if (tags_9bytes && mtd->oobavail < 9) {
++			yaffs_trace(YAFFS_TRACE_ALWAYS,
++				    "MTD device does not support 9-byte tags");
++			return -1;
++		}
+ 	}
+ 
+ 	return 0;
+--- a/fs/yaffs2/yaffs_mtdif.h
++++ b/fs/yaffs2/yaffs_mtdif.h
+@@ -21,5 +21,6 @@
+ void yaffs_mtd_drv_install(struct yaffs_dev *dev);
+ struct mtd_info * yaffs_get_mtd_device(dev_t sdev);
+ void yaffs_put_mtd_device(struct mtd_info *mtd);
+-int yaffs_verify_mtd(struct mtd_info *mtd, int yaffs_version, int inband_tags);
++int yaffs_verify_mtd(struct mtd_info *mtd, int yaffs_version, int inband_tags,
++		     int tags_9bytes);
+ #endif
diff --git a/target/linux/generic/patches-4.1/504-yaffs-3.16-new-fops.patch b/target/linux/generic/patches-4.1/504-yaffs-3.16-new-fops.patch
new file mode 100644
index 0000000..32b4fdf
--- /dev/null
+++ b/target/linux/generic/patches-4.1/504-yaffs-3.16-new-fops.patch
@@ -0,0 +1,29 @@
+--- a/fs/yaffs2/yaffs_vfs.c
++++ b/fs/yaffs2/yaffs_vfs.c
+@@ -774,7 +774,25 @@ static int yaffs_sync_object(struct file
+ }
+ 
+ 
+-#if (LINUX_VERSION_CODE > KERNEL_VERSION(2, 6, 22))
++#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 16, 0))
++static const struct file_operations yaffs_file_operations = {
++#if (LINUX_VERSION_CODE < KERNEL_VERSION(4, 1, 0))
++	.read = new_sync_read,
++#endif /* LINUX_VERSION_CODE < KERNEL_VERSION(4, 1, 0) */
++	.read_iter = generic_file_read_iter,
++#if (LINUX_VERSION_CODE < KERNEL_VERSION(4, 1, 0))
++	.write = new_sync_write,
++#endif /* LINUX_VERSION_CODE < KERNEL_VERSION(4, 1, 0) */
++	.write_iter = generic_file_write_iter,
++	.mmap = generic_file_mmap,
++	.flush = yaffs_file_flush,
++	.fsync = yaffs_sync_object,
++	.splice_read = generic_file_splice_read,
++	.splice_write = iter_file_splice_write,
++	.llseek = generic_file_llseek,
++};
++
++#elif (LINUX_VERSION_CODE > KERNEL_VERSION(2, 6, 22))
+ static const struct file_operations yaffs_file_operations = {
+ 	.read = do_sync_read,
+ 	.write = do_sync_write,
diff --git a/target/linux/generic/patches-4.1/505-yaffs-3.19-f_dentry-remove.patch b/target/linux/generic/patches-4.1/505-yaffs-3.19-f_dentry-remove.patch
new file mode 100644
index 0000000..0d4b6bf
--- /dev/null
+++ b/target/linux/generic/patches-4.1/505-yaffs-3.19-f_dentry-remove.patch
@@ -0,0 +1,95 @@
+--- a/fs/yaffs2/yaffs_vfs.c
++++ b/fs/yaffs2/yaffs_vfs.c
+@@ -283,7 +283,7 @@ static int yaffs_readpage_nolock(struct
+ 		(long long)pos,
+ 		(unsigned)PAGE_CACHE_SIZE);
+ 
+-	obj = yaffs_dentry_to_obj(f->f_dentry);
++	obj = yaffs_dentry_to_obj(f->f_path.dentry);
+ 
+ 	dev = obj->my_dev;
+ 
+@@ -481,7 +481,7 @@ static ssize_t yaffs_hold_space(struct f
+ 
+ 	int n_free_chunks;
+ 
+-	obj = yaffs_dentry_to_obj(f->f_dentry);
++	obj = yaffs_dentry_to_obj(f->f_path.dentry);
+ 
+ 	dev = obj->my_dev;
+ 
+@@ -499,7 +499,7 @@ static void yaffs_release_space(struct f
+ 	struct yaffs_obj *obj;
+ 	struct yaffs_dev *dev;
+ 
+-	obj = yaffs_dentry_to_obj(f->f_dentry);
++	obj = yaffs_dentry_to_obj(f->f_path.dentry);
+ 
+ 	dev = obj->my_dev;
+ 
+@@ -591,7 +591,7 @@ static ssize_t yaffs_file_write(struct f
+ 	struct inode *inode;
+ 	struct yaffs_dev *dev;
+ 
+-	obj = yaffs_dentry_to_obj(f->f_dentry);
++	obj = yaffs_dentry_to_obj(f->f_path.dentry);
+ 
+ 	if (!obj) {
+ 		yaffs_trace(YAFFS_TRACE_OS,
+@@ -603,7 +603,7 @@ static ssize_t yaffs_file_write(struct f
+ 
+ 	yaffs_gross_lock(dev);
+ 
+-	inode = f->f_dentry->d_inode;
++	inode = f->f_path.dentry->d_inode;
+ 
+ 	if (!S_ISBLK(inode->i_mode) && f->f_flags & O_APPEND)
+ 		ipos = inode->i_size;
+@@ -727,7 +727,7 @@ static int yaffs_file_flush(struct file
+ static int yaffs_file_flush(struct file *file)
+ #endif
+ {
+-	struct yaffs_obj *obj = yaffs_dentry_to_obj(file->f_dentry);
++	struct yaffs_obj *obj = yaffs_dentry_to_obj(file->f_path.dentry);
+ 
+ 	struct yaffs_dev *dev = obj->my_dev;
+ 
+@@ -1734,7 +1734,7 @@ static int yaffs_iterate(struct file *f,
+ 
+ 	char name[YAFFS_MAX_NAME_LENGTH + 1];
+ 
+-	obj = yaffs_dentry_to_obj(f->f_dentry);
++	obj = yaffs_dentry_to_obj(f->f_path.dentry);
+ 	dev = obj->my_dev;
+ 
+ 	yaffs_gross_lock(dev);
+@@ -1798,14 +1798,14 @@ static int yaffs_readdir(struct file *f,
+ 	struct yaffs_obj *obj;
+ 	struct yaffs_dev *dev;
+ 	struct yaffs_search_context *sc;
+-	struct inode *inode = f->f_dentry->d_inode;
++	struct inode *inode = f->f_path.dentry->d_inode;
+ 	unsigned long offset, curoffs;
+ 	struct yaffs_obj *l;
+ 	int ret_val = 0;
+ 
+ 	char name[YAFFS_MAX_NAME_LENGTH + 1];
+ 
+-	obj = yaffs_dentry_to_obj(f->f_dentry);
++	obj = yaffs_dentry_to_obj(f->f_path.dentry);
+ 	dev = obj->my_dev;
+ 
+ 	yaffs_gross_lock(dev);
+@@ -1839,10 +1839,10 @@ static int yaffs_readdir(struct file *f,
+ 	if (offset == 1) {
+ 		yaffs_trace(YAFFS_TRACE_OS,
+ 			"yaffs_readdir: entry .. ino %d",
+-			(int)f->f_dentry->d_parent->d_inode->i_ino);
++			(int)f->f_path.dentry->d_parent->d_inode->i_ino);
+ 		yaffs_gross_unlock(dev);
+ 		if (filldir(dirent, "..", 2, offset,
+-			    f->f_dentry->d_parent->d_inode->i_ino,
++			    f->f_path.dentry->d_parent->d_inode->i_ino,
+ 			    DT_DIR) < 0) {
+ 			yaffs_gross_lock(dev);
+ 			goto out;
diff --git a/target/linux/generic/patches-4.1/520-squashfs_update_xz_comp_opts.patch b/target/linux/generic/patches-4.1/520-squashfs_update_xz_comp_opts.patch
new file mode 100644
index 0000000..ad11b30
--- /dev/null
+++ b/target/linux/generic/patches-4.1/520-squashfs_update_xz_comp_opts.patch
@@ -0,0 +1,25 @@
+From f31b7c0efa255dd17a5f584022a319387f09b0d8 Mon Sep 17 00:00:00 2001
+From: Jonas Gorski <jonas.gorski@gmail.com>
+Date: Tue, 12 Apr 2011 19:55:41 +0200
+Subject: [PATCH] squashfs: update xz compressor options struct.
+
+Update the xz compressor options struct to match the squashfs userspace
+one.
+---
+ fs/squashfs/xz_wrapper.c |    4 +++-
+ 1 files changed, 3 insertions(+), 1 deletions(-)
+
+--- a/fs/squashfs/xz_wrapper.c
++++ b/fs/squashfs/xz_wrapper.c
+@@ -40,8 +40,10 @@ struct squashfs_xz {
+ };
+ 
+ struct disk_comp_opts {
+-	__le32 dictionary_size;
+ 	__le32 flags;
++	__le16 bit_opts;
++	__le16 fb;
++	__le32 dictionary_size;
+ };
+ 
+ struct comp_opts {
diff --git a/target/linux/generic/patches-4.1/530-jffs2_make_lzma_available.patch b/target/linux/generic/patches-4.1/530-jffs2_make_lzma_available.patch
new file mode 100644
index 0000000..c8301f0
--- /dev/null
+++ b/target/linux/generic/patches-4.1/530-jffs2_make_lzma_available.patch
@@ -0,0 +1,5142 @@
+--- a/fs/jffs2/Kconfig
++++ b/fs/jffs2/Kconfig
+@@ -139,6 +139,15 @@ config JFFS2_LZO
+ 	  This feature was added in July, 2007. Say 'N' if you need
+ 	  compatibility with older bootloaders or kernels.
+ 
++config JFFS2_LZMA
++	bool "JFFS2 LZMA compression support" if JFFS2_COMPRESSION_OPTIONS
++	select LZMA_COMPRESS
++	select LZMA_DECOMPRESS
++	depends on JFFS2_FS
++	default n
++	help
++	  JFFS2 wrapper to the LZMA C SDK
++
+ config JFFS2_RTIME
+ 	bool "JFFS2 RTIME compression support" if JFFS2_COMPRESSION_OPTIONS
+ 	depends on JFFS2_FS
+--- a/fs/jffs2/Makefile
++++ b/fs/jffs2/Makefile
+@@ -18,4 +18,7 @@ jffs2-$(CONFIG_JFFS2_RUBIN)	+= compr_rub
+ jffs2-$(CONFIG_JFFS2_RTIME)	+= compr_rtime.o
+ jffs2-$(CONFIG_JFFS2_ZLIB)	+= compr_zlib.o
+ jffs2-$(CONFIG_JFFS2_LZO)	+= compr_lzo.o
++jffs2-$(CONFIG_JFFS2_LZMA)      += compr_lzma.o
+ jffs2-$(CONFIG_JFFS2_SUMMARY)   += summary.o
++
++CFLAGS_compr_lzma.o += -Iinclude/linux -Ilib/lzma
+--- a/fs/jffs2/compr.c
++++ b/fs/jffs2/compr.c
+@@ -378,6 +378,9 @@ int __init jffs2_compressors_init(void)
+ #ifdef CONFIG_JFFS2_LZO
+ 	jffs2_lzo_init();
+ #endif
++#ifdef CONFIG_JFFS2_LZMA
++        jffs2_lzma_init();
++#endif
+ /* Setting default compression mode */
+ #ifdef CONFIG_JFFS2_CMODE_NONE
+ 	jffs2_compression_mode = JFFS2_COMPR_MODE_NONE;
+@@ -401,6 +404,9 @@ int __init jffs2_compressors_init(void)
+ int jffs2_compressors_exit(void)
+ {
+ /* Unregistering compressors */
++#ifdef CONFIG_JFFS2_LZMA
++        jffs2_lzma_exit();
++#endif
+ #ifdef CONFIG_JFFS2_LZO
+ 	jffs2_lzo_exit();
+ #endif
+--- a/fs/jffs2/compr.h
++++ b/fs/jffs2/compr.h
+@@ -29,9 +29,9 @@
+ #define JFFS2_DYNRUBIN_PRIORITY  20
+ #define JFFS2_LZARI_PRIORITY     30
+ #define JFFS2_RTIME_PRIORITY     50
+-#define JFFS2_ZLIB_PRIORITY      60
+-#define JFFS2_LZO_PRIORITY       80
+-
++#define JFFS2_LZMA_PRIORITY      70
++#define JFFS2_ZLIB_PRIORITY      80
++#define JFFS2_LZO_PRIORITY       90
+ 
+ #define JFFS2_RUBINMIPS_DISABLED /* RUBINs will be used only */
+ #define JFFS2_DYNRUBIN_DISABLED  /*	   for decompression */
+@@ -101,5 +101,9 @@ void jffs2_zlib_exit(void);
+ int jffs2_lzo_init(void);
+ void jffs2_lzo_exit(void);
+ #endif
++#ifdef CONFIG_JFFS2_LZMA
++int jffs2_lzma_init(void);
++void jffs2_lzma_exit(void);
++#endif
+ 
+ #endif /* __JFFS2_COMPR_H__ */
+--- /dev/null
++++ b/fs/jffs2/compr_lzma.c
+@@ -0,0 +1,128 @@
++/*
++ * JFFS2 -- Journalling Flash File System, Version 2.
++ *
++ * For licensing information, see the file 'LICENCE' in this directory.
++ *
++ * JFFS2 wrapper to the LZMA C SDK
++ *
++ */
++
++#include <linux/lzma.h>
++#include "compr.h"
++
++#ifdef __KERNEL__
++	static DEFINE_MUTEX(deflate_mutex);
++#endif
++
++CLzmaEncHandle *p;
++Byte propsEncoded[LZMA_PROPS_SIZE];
++SizeT propsSize = sizeof(propsEncoded);
++
++STATIC void lzma_free_workspace(void)
++{
++	LzmaEnc_Destroy(p, &lzma_alloc, &lzma_alloc);
++}
++
++STATIC int INIT lzma_alloc_workspace(CLzmaEncProps *props)
++{
++	if ((p = (CLzmaEncHandle *)LzmaEnc_Create(&lzma_alloc)) == NULL)
++	{
++		PRINT_ERROR("Failed to allocate lzma deflate workspace\n");
++		return -ENOMEM;
++	}
++
++	if (LzmaEnc_SetProps(p, props) != SZ_OK)
++	{
++		lzma_free_workspace();
++		return -1;
++	}
++	
++	if (LzmaEnc_WriteProperties(p, propsEncoded, &propsSize) != SZ_OK)
++	{
++		lzma_free_workspace();
++		return -1;
++	}
++
++        return 0;
++}
++
++STATIC int jffs2_lzma_compress(unsigned char *data_in, unsigned char *cpage_out,
++			      uint32_t *sourcelen, uint32_t *dstlen)
++{
++	SizeT compress_size = (SizeT)(*dstlen);
++	int ret;
++
++	#ifdef __KERNEL__
++		mutex_lock(&deflate_mutex);
++	#endif
++
++	ret = LzmaEnc_MemEncode(p, cpage_out, &compress_size, data_in, *sourcelen,
++		0, NULL, &lzma_alloc, &lzma_alloc);
++
++	#ifdef __KERNEL__
++		mutex_unlock(&deflate_mutex);
++	#endif
++
++	if (ret != SZ_OK)
++		return -1;
++
++	*dstlen = (uint32_t)compress_size;
++
++	return 0;
++}
++
++STATIC int jffs2_lzma_decompress(unsigned char *data_in, unsigned char *cpage_out,
++				 uint32_t srclen, uint32_t destlen)
++{
++	int ret;
++	SizeT dl = (SizeT)destlen;
++	SizeT sl = (SizeT)srclen;
++	ELzmaStatus status;
++	
++	ret = LzmaDecode(cpage_out, &dl, data_in, &sl, propsEncoded,
++		propsSize, LZMA_FINISH_ANY, &status, &lzma_alloc);
++
++	if (ret != SZ_OK || status == LZMA_STATUS_NOT_FINISHED || dl != (SizeT)destlen)
++		return -1;
++
++	return 0;
++}
++
++static struct jffs2_compressor jffs2_lzma_comp = {
++	.priority = JFFS2_LZMA_PRIORITY,
++	.name = "lzma",
++	.compr = JFFS2_COMPR_LZMA,
++	.compress = &jffs2_lzma_compress,
++	.decompress = &jffs2_lzma_decompress,
++	.disabled = 0,
++};
++
++int INIT jffs2_lzma_init(void)
++{
++        int ret;
++	CLzmaEncProps props;
++	LzmaEncProps_Init(&props);
++
++        props.dictSize = LZMA_BEST_DICT(0x2000);
++        props.level = LZMA_BEST_LEVEL;
++        props.lc = LZMA_BEST_LC;
++        props.lp = LZMA_BEST_LP;
++        props.pb = LZMA_BEST_PB;
++        props.fb = LZMA_BEST_FB;
++
++	ret = lzma_alloc_workspace(&props);
++        if (ret < 0)
++                return ret;
++
++	ret = jffs2_register_compressor(&jffs2_lzma_comp);
++	if (ret)
++		lzma_free_workspace();
++	
++        return ret;
++}
++
++void jffs2_lzma_exit(void)
++{
++	jffs2_unregister_compressor(&jffs2_lzma_comp);
++	lzma_free_workspace();
++}
+--- a/fs/jffs2/super.c
++++ b/fs/jffs2/super.c
+@@ -375,14 +375,41 @@ static int __init init_jffs2_fs(void)
+ 	BUILD_BUG_ON(sizeof(struct jffs2_raw_inode) != 68);
+ 	BUILD_BUG_ON(sizeof(struct jffs2_raw_summary) != 32);
+ 
+-	pr_info("version 2.2."
++	pr_info("version 2.2"
+ #ifdef CONFIG_JFFS2_FS_WRITEBUFFER
+ 	       " (NAND)"
+ #endif
+ #ifdef CONFIG_JFFS2_SUMMARY
+-	       " (SUMMARY) "
++	       " (SUMMARY)"
+ #endif
+-	       " © 2001-2006 Red Hat, Inc.\n");
++#ifdef CONFIG_JFFS2_ZLIB
++	       " (ZLIB)"
++#endif
++#ifdef CONFIG_JFFS2_LZO
++	       " (LZO)"
++#endif
++#ifdef CONFIG_JFFS2_LZMA
++	       " (LZMA)"
++#endif
++#ifdef CONFIG_JFFS2_RTIME
++	       " (RTIME)"
++#endif
++#ifdef CONFIG_JFFS2_RUBIN
++	       " (RUBIN)"
++#endif
++#ifdef  CONFIG_JFFS2_CMODE_NONE
++	       " (CMODE_NONE)"
++#endif
++#ifdef CONFIG_JFFS2_CMODE_PRIORITY
++	       " (CMODE_PRIORITY)"
++#endif
++#ifdef CONFIG_JFFS2_CMODE_SIZE
++	       " (CMODE_SIZE)"
++#endif
++#ifdef CONFIG_JFFS2_CMODE_FAVOURLZO
++	       " (CMODE_FAVOURLZO)"
++#endif
++	       " (c) 2001-2006 Red Hat, Inc.\n");
+ 
+ 	jffs2_inode_cachep = kmem_cache_create("jffs2_i",
+ 					     sizeof(struct jffs2_inode_info),
+--- a/include/uapi/linux/jffs2.h
++++ b/include/uapi/linux/jffs2.h
+@@ -46,6 +46,7 @@
+ #define JFFS2_COMPR_DYNRUBIN	0x05
+ #define JFFS2_COMPR_ZLIB	0x06
+ #define JFFS2_COMPR_LZO		0x07
++#define JFFS2_COMPR_LZMA	0x08
+ /* Compatibility flags. */
+ #define JFFS2_COMPAT_MASK 0xc000      /* What do to if an unknown nodetype is found */
+ #define JFFS2_NODE_ACCURATE 0x2000
+--- /dev/null
++++ b/include/linux/lzma.h
+@@ -0,0 +1,62 @@
++#ifndef __LZMA_H__
++#define __LZMA_H__
++
++#ifdef __KERNEL__
++	#include <linux/kernel.h>
++	#include <linux/sched.h>
++	#include <linux/slab.h>
++	#include <linux/vmalloc.h>
++	#include <linux/init.h>
++	#define LZMA_MALLOC vmalloc
++	#define LZMA_FREE vfree
++	#define PRINT_ERROR(msg) printk(KERN_WARNING #msg)
++	#define INIT __init
++	#define STATIC static
++#else
++	#include <stdint.h>
++	#include <stdlib.h>
++	#include <stdio.h>
++	#include <unistd.h>
++	#include <string.h>
++	#include <asm/types.h>
++	#include <errno.h>
++	#include <linux/jffs2.h>
++	#ifndef PAGE_SIZE
++		extern int page_size;
++		#define PAGE_SIZE page_size
++	#endif
++	#define LZMA_MALLOC malloc
++	#define LZMA_FREE free
++	#define PRINT_ERROR(msg) fprintf(stderr, msg)
++	#define INIT
++	#define STATIC
++#endif
++
++#include "lzma/LzmaDec.h"
++#include "lzma/LzmaEnc.h"
++
++#define LZMA_BEST_LEVEL (9)
++#define LZMA_BEST_LC    (0)
++#define LZMA_BEST_LP    (0)
++#define LZMA_BEST_PB    (0)
++#define LZMA_BEST_FB  (273)
++
++#define LZMA_BEST_DICT(n) (((int)((n) / 2)) * 2)
++
++static void *p_lzma_malloc(void *p, size_t size)
++{
++        if (size == 0)
++                return NULL;
++
++        return LZMA_MALLOC(size);
++}
++
++static void p_lzma_free(void *p, void *address)
++{
++        if (address != NULL)
++                LZMA_FREE(address);
++}
++
++static ISzAlloc lzma_alloc = {p_lzma_malloc, p_lzma_free};
++
++#endif
+--- /dev/null
++++ b/include/linux/lzma/LzFind.h
+@@ -0,0 +1,115 @@
++/* LzFind.h -- Match finder for LZ algorithms
++2009-04-22 : Igor Pavlov : Public domain */
++
++#ifndef __LZ_FIND_H
++#define __LZ_FIND_H
++
++#include "Types.h"
++
++#ifdef __cplusplus
++extern "C" {
++#endif
++
++typedef UInt32 CLzRef;
++
++typedef struct _CMatchFinder
++{
++  Byte *buffer;
++  UInt32 pos;
++  UInt32 posLimit;
++  UInt32 streamPos;
++  UInt32 lenLimit;
++
++  UInt32 cyclicBufferPos;
++  UInt32 cyclicBufferSize; /* it must be = (historySize + 1) */
++
++  UInt32 matchMaxLen;
++  CLzRef *hash;
++  CLzRef *son;
++  UInt32 hashMask;
++  UInt32 cutValue;
++
++  Byte *bufferBase;
++  ISeqInStream *stream;
++  int streamEndWasReached;
++
++  UInt32 blockSize;
++  UInt32 keepSizeBefore;
++  UInt32 keepSizeAfter;
++
++  UInt32 numHashBytes;
++  int directInput;
++  size_t directInputRem;
++  int btMode;
++  int bigHash;
++  UInt32 historySize;
++  UInt32 fixedHashSize;
++  UInt32 hashSizeSum;
++  UInt32 numSons;
++  SRes result;
++  UInt32 crc[256];
++} CMatchFinder;
++
++#define Inline_MatchFinder_GetPointerToCurrentPos(p) ((p)->buffer)
++#define Inline_MatchFinder_GetIndexByte(p, index) ((p)->buffer[(Int32)(index)])
++
++#define Inline_MatchFinder_GetNumAvailableBytes(p) ((p)->streamPos - (p)->pos)
++
++int MatchFinder_NeedMove(CMatchFinder *p);
++Byte *MatchFinder_GetPointerToCurrentPos(CMatchFinder *p);
++void MatchFinder_MoveBlock(CMatchFinder *p);
++void MatchFinder_ReadIfRequired(CMatchFinder *p);
++
++void MatchFinder_Construct(CMatchFinder *p);
++
++/* Conditions:
++     historySize <= 3 GB
++     keepAddBufferBefore + matchMaxLen + keepAddBufferAfter < 511MB
++*/
++int MatchFinder_Create(CMatchFinder *p, UInt32 historySize,
++    UInt32 keepAddBufferBefore, UInt32 matchMaxLen, UInt32 keepAddBufferAfter,
++    ISzAlloc *alloc);
++void MatchFinder_Free(CMatchFinder *p, ISzAlloc *alloc);
++void MatchFinder_Normalize3(UInt32 subValue, CLzRef *items, UInt32 numItems);
++void MatchFinder_ReduceOffsets(CMatchFinder *p, UInt32 subValue);
++
++UInt32 * GetMatchesSpec1(UInt32 lenLimit, UInt32 curMatch, UInt32 pos, const Byte *buffer, CLzRef *son,
++    UInt32 _cyclicBufferPos, UInt32 _cyclicBufferSize, UInt32 _cutValue,
++    UInt32 *distances, UInt32 maxLen);
++
++/*
++Conditions:
++  Mf_GetNumAvailableBytes_Func must be called before each Mf_GetMatchLen_Func.
++  Mf_GetPointerToCurrentPos_Func's result must be used only before any other function
++*/
++
++typedef void (*Mf_Init_Func)(void *object);
++typedef Byte (*Mf_GetIndexByte_Func)(void *object, Int32 index);
++typedef UInt32 (*Mf_GetNumAvailableBytes_Func)(void *object);
++typedef const Byte * (*Mf_GetPointerToCurrentPos_Func)(void *object);
++typedef UInt32 (*Mf_GetMatches_Func)(void *object, UInt32 *distances);
++typedef void (*Mf_Skip_Func)(void *object, UInt32);
++
++typedef struct _IMatchFinder
++{
++  Mf_Init_Func Init;
++  Mf_GetIndexByte_Func GetIndexByte;
++  Mf_GetNumAvailableBytes_Func GetNumAvailableBytes;
++  Mf_GetPointerToCurrentPos_Func GetPointerToCurrentPos;
++  Mf_GetMatches_Func GetMatches;
++  Mf_Skip_Func Skip;
++} IMatchFinder;
++
++void MatchFinder_CreateVTable(CMatchFinder *p, IMatchFinder *vTable);
++
++void MatchFinder_Init(CMatchFinder *p);
++UInt32 Bt3Zip_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances);
++UInt32 Hc3Zip_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances);
++void Bt3Zip_MatchFinder_Skip(CMatchFinder *p, UInt32 num);
++void Hc3Zip_MatchFinder_Skip(CMatchFinder *p, UInt32 num);
++
++#ifdef __cplusplus
++}
++#endif
++
++#endif
+--- /dev/null
++++ b/include/linux/lzma/LzHash.h
+@@ -0,0 +1,54 @@
++/* LzHash.h -- HASH functions for LZ algorithms
++2009-02-07 : Igor Pavlov : Public domain */
++
++#ifndef __LZ_HASH_H
++#define __LZ_HASH_H
++
++#define kHash2Size (1 << 10)
++#define kHash3Size (1 << 16)
++#define kHash4Size (1 << 20)
++
++#define kFix3HashSize (kHash2Size)
++#define kFix4HashSize (kHash2Size + kHash3Size)
++#define kFix5HashSize (kHash2Size + kHash3Size + kHash4Size)
++
++#define HASH2_CALC hashValue = cur[0] | ((UInt32)cur[1] << 8);
++
++#define HASH3_CALC { \
++  UInt32 temp = p->crc[cur[0]] ^ cur[1]; \
++  hash2Value = temp & (kHash2Size - 1); \
++  hashValue = (temp ^ ((UInt32)cur[2] << 8)) & p->hashMask; }
++
++#define HASH4_CALC { \
++  UInt32 temp = p->crc[cur[0]] ^ cur[1]; \
++  hash2Value = temp & (kHash2Size - 1); \
++  hash3Value = (temp ^ ((UInt32)cur[2] << 8)) & (kHash3Size - 1); \
++  hashValue = (temp ^ ((UInt32)cur[2] << 8) ^ (p->crc[cur[3]] << 5)) & p->hashMask; }
++
++#define HASH5_CALC { \
++  UInt32 temp = p->crc[cur[0]] ^ cur[1]; \
++  hash2Value = temp & (kHash2Size - 1); \
++  hash3Value = (temp ^ ((UInt32)cur[2] << 8)) & (kHash3Size - 1); \
++  hash4Value = (temp ^ ((UInt32)cur[2] << 8) ^ (p->crc[cur[3]] << 5)); \
++  hashValue = (hash4Value ^ (p->crc[cur[4]] << 3)) & p->hashMask; \
++  hash4Value &= (kHash4Size - 1); }
++
++/* #define HASH_ZIP_CALC hashValue = ((cur[0] | ((UInt32)cur[1] << 8)) ^ p->crc[cur[2]]) & 0xFFFF; */
++#define HASH_ZIP_CALC hashValue = ((cur[2] | ((UInt32)cur[0] << 8)) ^ p->crc[cur[1]]) & 0xFFFF;
++
++
++#define MT_HASH2_CALC \
++  hash2Value = (p->crc[cur[0]] ^ cur[1]) & (kHash2Size - 1);
++
++#define MT_HASH3_CALC { \
++  UInt32 temp = p->crc[cur[0]] ^ cur[1]; \
++  hash2Value = temp & (kHash2Size - 1); \
++  hash3Value = (temp ^ ((UInt32)cur[2] << 8)) & (kHash3Size - 1); }
++
++#define MT_HASH4_CALC { \
++  UInt32 temp = p->crc[cur[0]] ^ cur[1]; \
++  hash2Value = temp & (kHash2Size - 1); \
++  hash3Value = (temp ^ ((UInt32)cur[2] << 8)) & (kHash3Size - 1); \
++  hash4Value = (temp ^ ((UInt32)cur[2] << 8) ^ (p->crc[cur[3]] << 5)) & (kHash4Size - 1); }
++
++#endif
+--- /dev/null
++++ b/include/linux/lzma/LzmaDec.h
+@@ -0,0 +1,231 @@
++/* LzmaDec.h -- LZMA Decoder
++2009-02-07 : Igor Pavlov : Public domain */
++
++#ifndef __LZMA_DEC_H
++#define __LZMA_DEC_H
++
++#include "Types.h"
++
++#ifdef __cplusplus
++extern "C" {
++#endif
++
++/* #define _LZMA_PROB32 */
++/* _LZMA_PROB32 can increase the speed on some CPUs,
++   but memory usage for CLzmaDec::probs will be doubled in that case */
++
++#ifdef _LZMA_PROB32
++#define CLzmaProb UInt32
++#else
++#define CLzmaProb UInt16
++#endif
++
++
++/* ---------- LZMA Properties ---------- */
++
++#define LZMA_PROPS_SIZE 5
++
++typedef struct _CLzmaProps
++{
++  unsigned lc, lp, pb;
++  UInt32 dicSize;
++} CLzmaProps;
++
++/* LzmaProps_Decode - decodes properties
++Returns:
++  SZ_OK
++  SZ_ERROR_UNSUPPORTED - Unsupported properties
++*/
++
++SRes LzmaProps_Decode(CLzmaProps *p, const Byte *data, unsigned size);
++
++
++/* ---------- LZMA Decoder state ---------- */
++
++/* LZMA_REQUIRED_INPUT_MAX = number of required input bytes for worst case.
++   Num bits = log2((2^11 / 31) ^ 22) + 26 < 134 + 26 = 160; */
++
++#define LZMA_REQUIRED_INPUT_MAX 20
++
++typedef struct
++{
++  CLzmaProps prop;
++  CLzmaProb *probs;
++  Byte *dic;
++  const Byte *buf;
++  UInt32 range, code;
++  SizeT dicPos;
++  SizeT dicBufSize;
++  UInt32 processedPos;
++  UInt32 checkDicSize;
++  unsigned state;
++  UInt32 reps[4];
++  unsigned remainLen;
++  int needFlush;
++  int needInitState;
++  UInt32 numProbs;
++  unsigned tempBufSize;
++  Byte tempBuf[LZMA_REQUIRED_INPUT_MAX];
++} CLzmaDec;
++
++#define LzmaDec_Construct(p) { (p)->dic = 0; (p)->probs = 0; }
++
++void LzmaDec_Init(CLzmaDec *p);
++
++/* There are two types of LZMA streams:
++     0) Stream with end mark. That end mark adds about 6 bytes to compressed size.
++     1) Stream without end mark. You must know exact uncompressed size to decompress such stream. */
++
++typedef enum
++{
++  LZMA_FINISH_ANY,   /* finish at any point */
++  LZMA_FINISH_END    /* block must be finished at the end */
++} ELzmaFinishMode;
++
++/* ELzmaFinishMode has meaning only if the decoding reaches output limit !!!
++
++   You must use LZMA_FINISH_END, when you know that current output buffer
++   covers last bytes of block. In other cases you must use LZMA_FINISH_ANY.
++
++   If LZMA decoder sees end marker before reaching output limit, it returns SZ_OK,
++   and output value of destLen will be less than output buffer size limit.
++   You can check status result also.
++
++   You can use multiple checks to test data integrity after full decompression:
++     1) Check Result and "status" variable.
++     2) Check that output(destLen) = uncompressedSize, if you know real uncompressedSize.
++     3) Check that output(srcLen) = compressedSize, if you know real compressedSize.
++        You must use correct finish mode in that case. */
++
++typedef enum
++{
++  LZMA_STATUS_NOT_SPECIFIED,               /* use main error code instead */
++  LZMA_STATUS_FINISHED_WITH_MARK,          /* stream was finished with end mark. */
++  LZMA_STATUS_NOT_FINISHED,                /* stream was not finished */
++  LZMA_STATUS_NEEDS_MORE_INPUT,            /* you must provide more input bytes */
++  LZMA_STATUS_MAYBE_FINISHED_WITHOUT_MARK  /* there is probability that stream was finished without end mark */
++} ELzmaStatus;
++
++/* ELzmaStatus is used only as output value for function call */
++
++
++/* ---------- Interfaces ---------- */
++
++/* There are 3 levels of interfaces:
++     1) Dictionary Interface
++     2) Buffer Interface
++     3) One Call Interface
++   You can select any of these interfaces, but don't mix functions from different
++   groups for same object. */
++
++
++/* There are two variants to allocate state for Dictionary Interface:
++     1) LzmaDec_Allocate / LzmaDec_Free
++     2) LzmaDec_AllocateProbs / LzmaDec_FreeProbs
++   You can use variant 2, if you set dictionary buffer manually.
++   For Buffer Interface you must always use variant 1.
++
++LzmaDec_Allocate* can return:
++  SZ_OK
++  SZ_ERROR_MEM         - Memory allocation error
++  SZ_ERROR_UNSUPPORTED - Unsupported properties
++*/
++   
++SRes LzmaDec_AllocateProbs(CLzmaDec *p, const Byte *props, unsigned propsSize, ISzAlloc *alloc);
++void LzmaDec_FreeProbs(CLzmaDec *p, ISzAlloc *alloc);
++
++SRes LzmaDec_Allocate(CLzmaDec *state, const Byte *prop, unsigned propsSize, ISzAlloc *alloc);
++void LzmaDec_Free(CLzmaDec *state, ISzAlloc *alloc);
++
++/* ---------- Dictionary Interface ---------- */
++
++/* You can use it, if you want to eliminate the overhead for data copying from
++   dictionary to some other external buffer.
++   You must work with CLzmaDec variables directly in this interface.
++
++   STEPS:
++     LzmaDec_Constr()
++     LzmaDec_Allocate()
++     for (each new stream)
++     {
++       LzmaDec_Init()
++       while (it needs more decompression)
++       {
++         LzmaDec_DecodeToDic()
++         use data from CLzmaDec::dic and update CLzmaDec::dicPos
++       }
++     }
++     LzmaDec_Free()
++*/
++
++/* LzmaDec_DecodeToDic
++   
++   The decoding to internal dictionary buffer (CLzmaDec::dic).
++   You must manually update CLzmaDec::dicPos, if it reaches CLzmaDec::dicBufSize !!!
++
++finishMode:
++  It has meaning only if the decoding reaches output limit (dicLimit).
++  LZMA_FINISH_ANY - Decode just dicLimit bytes.
++  LZMA_FINISH_END - Stream must be finished after dicLimit.
++
++Returns:
++  SZ_OK
++    status:
++      LZMA_STATUS_FINISHED_WITH_MARK
++      LZMA_STATUS_NOT_FINISHED
++      LZMA_STATUS_NEEDS_MORE_INPUT
++      LZMA_STATUS_MAYBE_FINISHED_WITHOUT_MARK
++  SZ_ERROR_DATA - Data error
++*/
++
++SRes LzmaDec_DecodeToDic(CLzmaDec *p, SizeT dicLimit,
++    const Byte *src, SizeT *srcLen, ELzmaFinishMode finishMode, ELzmaStatus *status);
++
++
++/* ---------- Buffer Interface ---------- */
++
++/* It's zlib-like interface.
++   See LzmaDec_DecodeToDic description for information about STEPS and return results,
++   but you must use LzmaDec_DecodeToBuf instead of LzmaDec_DecodeToDic and you don't need
++   to work with CLzmaDec variables manually.
++
++finishMode:
++  It has meaning only if the decoding reaches output limit (*destLen).
++  LZMA_FINISH_ANY - Decode just destLen bytes.
++  LZMA_FINISH_END - Stream must be finished after (*destLen).
++*/
++
++SRes LzmaDec_DecodeToBuf(CLzmaDec *p, Byte *dest, SizeT *destLen,
++    const Byte *src, SizeT *srcLen, ELzmaFinishMode finishMode, ELzmaStatus *status);
++
++
++/* ---------- One Call Interface ---------- */
++
++/* LzmaDecode
++
++finishMode:
++  It has meaning only if the decoding reaches output limit (*destLen).
++  LZMA_FINISH_ANY - Decode just destLen bytes.
++  LZMA_FINISH_END - Stream must be finished after (*destLen).
++
++Returns:
++  SZ_OK
++    status:
++      LZMA_STATUS_FINISHED_WITH_MARK
++      LZMA_STATUS_NOT_FINISHED
++      LZMA_STATUS_MAYBE_FINISHED_WITHOUT_MARK
++  SZ_ERROR_DATA - Data error
++  SZ_ERROR_MEM  - Memory allocation error
++  SZ_ERROR_UNSUPPORTED - Unsupported properties
++  SZ_ERROR_INPUT_EOF - It needs more bytes in input buffer (src).
++*/
++
++SRes LzmaDecode(Byte *dest, SizeT *destLen, const Byte *src, SizeT *srcLen,
++    const Byte *propData, unsigned propSize, ELzmaFinishMode finishMode,
++    ELzmaStatus *status, ISzAlloc *alloc);
++
++#ifdef __cplusplus
++}
++#endif
++
++#endif
+--- /dev/null
++++ b/include/linux/lzma/LzmaEnc.h
+@@ -0,0 +1,80 @@
++/*  LzmaEnc.h -- LZMA Encoder
++2009-02-07 : Igor Pavlov : Public domain */
++
++#ifndef __LZMA_ENC_H
++#define __LZMA_ENC_H
++
++#include "Types.h"
++
++#ifdef __cplusplus
++extern "C" {
++#endif
++
++#define LZMA_PROPS_SIZE 5
++
++typedef struct _CLzmaEncProps
++{
++  int level;       /*  0 <= level <= 9 */
++  UInt32 dictSize; /* (1 << 12) <= dictSize <= (1 << 27) for 32-bit version
++                      (1 << 12) <= dictSize <= (1 << 30) for 64-bit version
++                       default = (1 << 24) */
++  int lc;          /* 0 <= lc <= 8, default = 3 */
++  int lp;          /* 0 <= lp <= 4, default = 0 */
++  int pb;          /* 0 <= pb <= 4, default = 2 */
++  int algo;        /* 0 - fast, 1 - normal, default = 1 */
++  int fb;          /* 5 <= fb <= 273, default = 32 */
++  int btMode;      /* 0 - hashChain Mode, 1 - binTree mode - normal, default = 1 */
++  int numHashBytes; /* 2, 3 or 4, default = 4 */
++  UInt32 mc;        /* 1 <= mc <= (1 << 30), default = 32 */
++  unsigned writeEndMark;  /* 0 - do not write EOPM, 1 - write EOPM, default = 0 */
++  int numThreads;  /* 1 or 2, default = 2 */
++} CLzmaEncProps;
++
++void LzmaEncProps_Init(CLzmaEncProps *p);
++void LzmaEncProps_Normalize(CLzmaEncProps *p);
++UInt32 LzmaEncProps_GetDictSize(const CLzmaEncProps *props2);
++
++
++/* ---------- CLzmaEncHandle Interface ---------- */
++
++/* LzmaEnc_* functions can return the following exit codes:
++Returns:
++  SZ_OK           - OK
++  SZ_ERROR_MEM    - Memory allocation error
++  SZ_ERROR_PARAM  - Incorrect paramater in props
++  SZ_ERROR_WRITE  - Write callback error.
++  SZ_ERROR_PROGRESS - some break from progress callback
++  SZ_ERROR_THREAD - errors in multithreading functions (only for Mt version)
++*/
++
++typedef void * CLzmaEncHandle;
++
++CLzmaEncHandle LzmaEnc_Create(ISzAlloc *alloc);
++void LzmaEnc_Destroy(CLzmaEncHandle p, ISzAlloc *alloc, ISzAlloc *allocBig);
++SRes LzmaEnc_SetProps(CLzmaEncHandle p, const CLzmaEncProps *props);
++SRes LzmaEnc_WriteProperties(CLzmaEncHandle p, Byte *properties, SizeT *size);
++SRes LzmaEnc_Encode(CLzmaEncHandle p, ISeqOutStream *outStream, ISeqInStream *inStream,
++    ICompressProgress *progress, ISzAlloc *alloc, ISzAlloc *allocBig);
++SRes LzmaEnc_MemEncode(CLzmaEncHandle p, Byte *dest, SizeT *destLen, const Byte *src, SizeT srcLen,
++    int writeEndMark, ICompressProgress *progress, ISzAlloc *alloc, ISzAlloc *allocBig);
++
++/* ---------- One Call Interface ---------- */
++
++/* LzmaEncode
++Return code:
++  SZ_OK               - OK
++  SZ_ERROR_MEM        - Memory allocation error
++  SZ_ERROR_PARAM      - Incorrect paramater
++  SZ_ERROR_OUTPUT_EOF - output buffer overflow
++  SZ_ERROR_THREAD     - errors in multithreading functions (only for Mt version)
++*/
++
++SRes LzmaEncode(Byte *dest, SizeT *destLen, const Byte *src, SizeT srcLen,
++    const CLzmaEncProps *props, Byte *propsEncoded, SizeT *propsSize, int writeEndMark,
++    ICompressProgress *progress, ISzAlloc *alloc, ISzAlloc *allocBig);
++
++#ifdef __cplusplus
++}
++#endif
++
++#endif
+--- /dev/null
++++ b/include/linux/lzma/Types.h
+@@ -0,0 +1,226 @@
++/* Types.h -- Basic types
++2009-11-23 : Igor Pavlov : Public domain */
++
++#ifndef __7Z_TYPES_H
++#define __7Z_TYPES_H
++
++#include <stddef.h>
++
++#ifdef _WIN32
++#include <windows.h>
++#endif
++
++#ifndef EXTERN_C_BEGIN
++#ifdef __cplusplus
++#define EXTERN_C_BEGIN extern "C" {
++#define EXTERN_C_END }
++#else
++#define EXTERN_C_BEGIN
++#define EXTERN_C_END
++#endif
++#endif
++
++EXTERN_C_BEGIN
++
++#define SZ_OK 0
++
++#define SZ_ERROR_DATA 1
++#define SZ_ERROR_MEM 2
++#define SZ_ERROR_CRC 3
++#define SZ_ERROR_UNSUPPORTED 4
++#define SZ_ERROR_PARAM 5
++#define SZ_ERROR_INPUT_EOF 6
++#define SZ_ERROR_OUTPUT_EOF 7
++#define SZ_ERROR_READ 8
++#define SZ_ERROR_WRITE 9
++#define SZ_ERROR_PROGRESS 10
++#define SZ_ERROR_FAIL 11
++#define SZ_ERROR_THREAD 12
++
++#define SZ_ERROR_ARCHIVE 16
++#define SZ_ERROR_NO_ARCHIVE 17
++
++typedef int SRes;
++
++#ifdef _WIN32
++typedef DWORD WRes;
++#else
++typedef int WRes;
++#endif
++
++#ifndef RINOK
++#define RINOK(x) { int __result__ = (x); if (__result__ != 0) return __result__; }
++#endif
++
++typedef unsigned char Byte;
++typedef short Int16;
++typedef unsigned short UInt16;
++
++#ifdef _LZMA_UINT32_IS_ULONG
++typedef long Int32;
++typedef unsigned long UInt32;
++#else
++typedef int Int32;
++typedef unsigned int UInt32;
++#endif
++
++#ifdef _SZ_NO_INT_64
++
++/* define _SZ_NO_INT_64, if your compiler doesn't support 64-bit integers.
++   NOTES: Some code will work incorrectly in that case! */
++
++typedef long Int64;
++typedef unsigned long UInt64;
++
++#else
++
++#if defined(_MSC_VER) || defined(__BORLANDC__)
++typedef __int64 Int64;
++typedef unsigned __int64 UInt64;
++#else
++typedef long long int Int64;
++typedef unsigned long long int UInt64;
++#endif
++
++#endif
++
++#ifdef _LZMA_NO_SYSTEM_SIZE_T
++typedef UInt32 SizeT;
++#else
++typedef size_t SizeT;
++#endif
++
++typedef int Bool;
++#define True 1
++#define False 0
++
++
++#ifdef _WIN32
++#define MY_STD_CALL __stdcall
++#else
++#define MY_STD_CALL
++#endif
++
++#ifdef _MSC_VER
++
++#if _MSC_VER >= 1300
++#define MY_NO_INLINE __declspec(noinline)
++#else
++#define MY_NO_INLINE
++#endif
++
++#define MY_CDECL __cdecl
++#define MY_FAST_CALL __fastcall
++
++#else
++
++#define MY_CDECL
++#define MY_FAST_CALL
++
++#endif
++
++
++/* The following interfaces use first parameter as pointer to structure */
++
++typedef struct
++{
++  SRes (*Read)(void *p, void *buf, size_t *size);
++    /* if (input(*size) != 0 && output(*size) == 0) means end_of_stream.
++       (output(*size) < input(*size)) is allowed */
++} ISeqInStream;
++
++/* it can return SZ_ERROR_INPUT_EOF */
++SRes SeqInStream_Read(ISeqInStream *stream, void *buf, size_t size);
++SRes SeqInStream_Read2(ISeqInStream *stream, void *buf, size_t size, SRes errorType);
++SRes SeqInStream_ReadByte(ISeqInStream *stream, Byte *buf);
++
++typedef struct
++{
++  size_t (*Write)(void *p, const void *buf, size_t size);
++    /* Returns: result - the number of actually written bytes.
++       (result < size) means error */
++} ISeqOutStream;
++
++typedef enum
++{
++  SZ_SEEK_SET = 0,
++  SZ_SEEK_CUR = 1,
++  SZ_SEEK_END = 2
++} ESzSeek;
++
++typedef struct
++{
++  SRes (*Read)(void *p, void *buf, size_t *size);  /* same as ISeqInStream::Read */
++  SRes (*Seek)(void *p, Int64 *pos, ESzSeek origin);
++} ISeekInStream;
++
++typedef struct
++{
++  SRes (*Look)(void *p, void **buf, size_t *size);
++    /* if (input(*size) != 0 && output(*size) == 0) means end_of_stream.
++       (output(*size) > input(*size)) is not allowed
++       (output(*size) < input(*size)) is allowed */
++  SRes (*Skip)(void *p, size_t offset);
++    /* offset must be <= output(*size) of Look */
++
++  SRes (*Read)(void *p, void *buf, size_t *size);
++    /* reads directly (without buffer). It's same as ISeqInStream::Read */
++  SRes (*Seek)(void *p, Int64 *pos, ESzSeek origin);
++} ILookInStream;
++
++SRes LookInStream_LookRead(ILookInStream *stream, void *buf, size_t *size);
++SRes LookInStream_SeekTo(ILookInStream *stream, UInt64 offset);
++
++/* reads via ILookInStream::Read */
++SRes LookInStream_Read2(ILookInStream *stream, void *buf, size_t size, SRes errorType);
++SRes LookInStream_Read(ILookInStream *stream, void *buf, size_t size);
++
++#define LookToRead_BUF_SIZE (1 << 14)
++
++typedef struct
++{
++  ILookInStream s;
++  ISeekInStream *realStream;
++  size_t pos;
++  size_t size;
++  Byte buf[LookToRead_BUF_SIZE];
++} CLookToRead;
++
++void LookToRead_CreateVTable(CLookToRead *p, int lookahead);
++void LookToRead_Init(CLookToRead *p);
++
++typedef struct
++{
++  ISeqInStream s;
++  ILookInStream *realStream;
++} CSecToLook;
++
++void SecToLook_CreateVTable(CSecToLook *p);
++
++typedef struct
++{
++  ISeqInStream s;
++  ILookInStream *realStream;
++} CSecToRead;
++
++void SecToRead_CreateVTable(CSecToRead *p);
++
++typedef struct
++{
++  SRes (*Progress)(void *p, UInt64 inSize, UInt64 outSize);
++    /* Returns: result. (result != SZ_OK) means break.
++       Value (UInt64)(Int64)-1 for size means unknown value. */
++} ICompressProgress;
++
++typedef struct
++{
++  void *(*Alloc)(void *p, size_t size);
++  void (*Free)(void *p, void *address); /* address can be 0 */
++} ISzAlloc;
++
++#define IAlloc_Alloc(p, size) (p)->Alloc((p), size)
++#define IAlloc_Free(p, a) (p)->Free((p), a)
++
++EXTERN_C_END
++
++#endif
+--- a/lib/Kconfig
++++ b/lib/Kconfig
+@@ -235,6 +235,12 @@ config LZ4_DECOMPRESS
+ 
+ source "lib/xz/Kconfig"
+ 
++config LZMA_COMPRESS
++    tristate
++
++config LZMA_DECOMPRESS
++    tristate
++
+ #
+ # These all provide a common interface (hence the apparent duplication with
+ # ZLIB_INFLATE; DECOMPRESS_GZIP is just a wrapper.)
+--- a/lib/Makefile
++++ b/lib/Makefile
+@@ -2,6 +2,16 @@
+ # Makefile for some libs needed in the kernel.
+ #
+ 
++ifdef CONFIG_JFFS2_ZLIB
++	CONFIG_ZLIB_INFLATE:=y
++	CONFIG_ZLIB_DEFLATE:=y
++endif
++
++ifdef CONFIG_JFFS2_LZMA
++	CONFIG_LZMA_DECOMPRESS:=y
++	CONFIG_LZMA_COMPRESS:=y
++endif
++
+ ifdef CONFIG_FUNCTION_TRACER
+ ORIG_CFLAGS := $(KBUILD_CFLAGS)
+ KBUILD_CFLAGS = $(subst $(CC_FLAGS_FTRACE),,$(ORIG_CFLAGS))
+@@ -89,6 +99,8 @@ obj-$(CONFIG_LZ4HC_COMPRESS) += lz4/
+ obj-$(CONFIG_LZ4_DECOMPRESS) += lz4/
+ obj-$(CONFIG_XZ_DEC) += xz/
+ obj-$(CONFIG_RAID6_PQ) += raid6/
++obj-$(CONFIG_LZMA_COMPRESS) += lzma/
++obj-$(CONFIG_LZMA_DECOMPRESS) += lzma/
+ 
+ lib-$(CONFIG_DECOMPRESS_GZIP) += decompress_inflate.o
+ lib-$(CONFIG_DECOMPRESS_BZIP2) += decompress_bunzip2.o
+--- /dev/null
++++ b/lib/lzma/LzFind.c
+@@ -0,0 +1,761 @@
++/* LzFind.c -- Match finder for LZ algorithms
++2009-04-22 : Igor Pavlov : Public domain */
++
++#include <string.h>
++
++#include "LzFind.h"
++#include "LzHash.h"
++
++#define kEmptyHashValue 0
++#define kMaxValForNormalize ((UInt32)0xFFFFFFFF)
++#define kNormalizeStepMin (1 << 10) /* it must be power of 2 */
++#define kNormalizeMask (~(kNormalizeStepMin - 1))
++#define kMaxHistorySize ((UInt32)3 << 30)
++
++#define kStartMaxLen 3
++
++static void LzInWindow_Free(CMatchFinder *p, ISzAlloc *alloc)
++{
++  if (!p->directInput)
++  {
++    alloc->Free(alloc, p->bufferBase);
++    p->bufferBase = 0;
++  }
++}
++
++/* keepSizeBefore + keepSizeAfter + keepSizeReserv must be < 4G) */
++
++static int LzInWindow_Create(CMatchFinder *p, UInt32 keepSizeReserv, ISzAlloc *alloc)
++{
++  UInt32 blockSize = p->keepSizeBefore + p->keepSizeAfter + keepSizeReserv;
++  if (p->directInput)
++  {
++    p->blockSize = blockSize;
++    return 1;
++  }
++  if (p->bufferBase == 0 || p->blockSize != blockSize)
++  {
++    LzInWindow_Free(p, alloc);
++    p->blockSize = blockSize;
++    p->bufferBase = (Byte *)alloc->Alloc(alloc, (size_t)blockSize);
++  }
++  return (p->bufferBase != 0);
++}
++
++Byte *MatchFinder_GetPointerToCurrentPos(CMatchFinder *p) { return p->buffer; }
++Byte MatchFinder_GetIndexByte(CMatchFinder *p, Int32 index) { return p->buffer[index]; }
++
++UInt32 MatchFinder_GetNumAvailableBytes(CMatchFinder *p) { return p->streamPos - p->pos; }
++
++void MatchFinder_ReduceOffsets(CMatchFinder *p, UInt32 subValue)
++{
++  p->posLimit -= subValue;
++  p->pos -= subValue;
++  p->streamPos -= subValue;
++}
++
++static void MatchFinder_ReadBlock(CMatchFinder *p)
++{
++  if (p->streamEndWasReached || p->result != SZ_OK)
++    return;
++  if (p->directInput)
++  {
++    UInt32 curSize = 0xFFFFFFFF - p->streamPos;
++    if (curSize > p->directInputRem)
++      curSize = (UInt32)p->directInputRem;
++    p->directInputRem -= curSize;
++    p->streamPos += curSize;
++    if (p->directInputRem == 0)
++      p->streamEndWasReached = 1;
++    return;
++  }
++  for (;;)
++  {
++    Byte *dest = p->buffer + (p->streamPos - p->pos);
++    size_t size = (p->bufferBase + p->blockSize - dest);
++    if (size == 0)
++      return;
++    p->result = p->stream->Read(p->stream, dest, &size);
++    if (p->result != SZ_OK)
++      return;
++    if (size == 0)
++    {
++      p->streamEndWasReached = 1;
++      return;
++    }
++    p->streamPos += (UInt32)size;
++    if (p->streamPos - p->pos > p->keepSizeAfter)
++      return;
++  }
++}
++
++void MatchFinder_MoveBlock(CMatchFinder *p)
++{
++  memmove(p->bufferBase,
++    p->buffer - p->keepSizeBefore,
++    (size_t)(p->streamPos - p->pos + p->keepSizeBefore));
++  p->buffer = p->bufferBase + p->keepSizeBefore;
++}
++
++int MatchFinder_NeedMove(CMatchFinder *p)
++{
++  if (p->directInput)
++    return 0;
++  /* if (p->streamEndWasReached) return 0; */
++  return ((size_t)(p->bufferBase + p->blockSize - p->buffer) <= p->keepSizeAfter);
++}
++
++void MatchFinder_ReadIfRequired(CMatchFinder *p)
++{
++  if (p->streamEndWasReached)
++    return;
++  if (p->keepSizeAfter >= p->streamPos - p->pos)
++    MatchFinder_ReadBlock(p);
++}
++
++static void MatchFinder_CheckAndMoveAndRead(CMatchFinder *p)
++{
++  if (MatchFinder_NeedMove(p))
++    MatchFinder_MoveBlock(p);
++  MatchFinder_ReadBlock(p);
++}
++
++static void MatchFinder_SetDefaultSettings(CMatchFinder *p)
++{
++  p->cutValue = 32;
++  p->btMode = 1;
++  p->numHashBytes = 4;
++  p->bigHash = 0;
++}
++
++#define kCrcPoly 0xEDB88320
++
++void MatchFinder_Construct(CMatchFinder *p)
++{
++  UInt32 i;
++  p->bufferBase = 0;
++  p->directInput = 0;
++  p->hash = 0;
++  MatchFinder_SetDefaultSettings(p);
++
++  for (i = 0; i < 256; i++)
++  {
++    UInt32 r = i;
++    int j;
++    for (j = 0; j < 8; j++)
++      r = (r >> 1) ^ (kCrcPoly & ~((r & 1) - 1));
++    p->crc[i] = r;
++  }
++}
++
++static void MatchFinder_FreeThisClassMemory(CMatchFinder *p, ISzAlloc *alloc)
++{
++  alloc->Free(alloc, p->hash);
++  p->hash = 0;
++}
++
++void MatchFinder_Free(CMatchFinder *p, ISzAlloc *alloc)
++{
++  MatchFinder_FreeThisClassMemory(p, alloc);
++  LzInWindow_Free(p, alloc);
++}
++
++static CLzRef* AllocRefs(UInt32 num, ISzAlloc *alloc)
++{
++  size_t sizeInBytes = (size_t)num * sizeof(CLzRef);
++  if (sizeInBytes / sizeof(CLzRef) != num)
++    return 0;
++  return (CLzRef *)alloc->Alloc(alloc, sizeInBytes);
++}
++
++int MatchFinder_Create(CMatchFinder *p, UInt32 historySize,
++    UInt32 keepAddBufferBefore, UInt32 matchMaxLen, UInt32 keepAddBufferAfter,
++    ISzAlloc *alloc)
++{
++  UInt32 sizeReserv;
++  if (historySize > kMaxHistorySize)
++  {
++    MatchFinder_Free(p, alloc);
++    return 0;
++  }
++  sizeReserv = historySize >> 1;
++  if (historySize > ((UInt32)2 << 30))
++    sizeReserv = historySize >> 2;
++  sizeReserv += (keepAddBufferBefore + matchMaxLen + keepAddBufferAfter) / 2 + (1 << 19);
++
++  p->keepSizeBefore = historySize + keepAddBufferBefore + 1;
++  p->keepSizeAfter = matchMaxLen + keepAddBufferAfter;
++  /* we need one additional byte, since we use MoveBlock after pos++ and before dictionary using */
++  if (LzInWindow_Create(p, sizeReserv, alloc))
++  {
++    UInt32 newCyclicBufferSize = historySize + 1;
++    UInt32 hs;
++    p->matchMaxLen = matchMaxLen;
++    {
++      p->fixedHashSize = 0;
++      if (p->numHashBytes == 2)
++        hs = (1 << 16) - 1;
++      else
++      {
++        hs = historySize - 1;
++        hs |= (hs >> 1);
++        hs |= (hs >> 2);
++        hs |= (hs >> 4);
++        hs |= (hs >> 8);
++        hs >>= 1;
++        hs |= 0xFFFF; /* don't change it! It's required for Deflate */
++        if (hs > (1 << 24))
++        {
++          if (p->numHashBytes == 3)
++            hs = (1 << 24) - 1;
++          else
++            hs >>= 1;
++        }
++      }
++      p->hashMask = hs;
++      hs++;
++      if (p->numHashBytes > 2) p->fixedHashSize += kHash2Size;
++      if (p->numHashBytes > 3) p->fixedHashSize += kHash3Size;
++      if (p->numHashBytes > 4) p->fixedHashSize += kHash4Size;
++      hs += p->fixedHashSize;
++    }
++
++    {
++      UInt32 prevSize = p->hashSizeSum + p->numSons;
++      UInt32 newSize;
++      p->historySize = historySize;
++      p->hashSizeSum = hs;
++      p->cyclicBufferSize = newCyclicBufferSize;
++      p->numSons = (p->btMode ? newCyclicBufferSize * 2 : newCyclicBufferSize);
++      newSize = p->hashSizeSum + p->numSons;
++      if (p->hash != 0 && prevSize == newSize)
++        return 1;
++      MatchFinder_FreeThisClassMemory(p, alloc);
++      p->hash = AllocRefs(newSize, alloc);
++      if (p->hash != 0)
++      {
++        p->son = p->hash + p->hashSizeSum;
++        return 1;
++      }
++    }
++  }
++  MatchFinder_Free(p, alloc);
++  return 0;
++}
++
++static void MatchFinder_SetLimits(CMatchFinder *p)
++{
++  UInt32 limit = kMaxValForNormalize - p->pos;
++  UInt32 limit2 = p->cyclicBufferSize - p->cyclicBufferPos;
++  if (limit2 < limit)
++    limit = limit2;
++  limit2 = p->streamPos - p->pos;
++  if (limit2 <= p->keepSizeAfter)
++  {
++    if (limit2 > 0)
++      limit2 = 1;
++  }
++  else
++    limit2 -= p->keepSizeAfter;
++  if (limit2 < limit)
++    limit = limit2;
++  {
++    UInt32 lenLimit = p->streamPos - p->pos;
++    if (lenLimit > p->matchMaxLen)
++      lenLimit = p->matchMaxLen;
++    p->lenLimit = lenLimit;
++  }
++  p->posLimit = p->pos + limit;
++}
++
++void MatchFinder_Init(CMatchFinder *p)
++{
++  UInt32 i;
++  for (i = 0; i < p->hashSizeSum; i++)
++    p->hash[i] = kEmptyHashValue;
++  p->cyclicBufferPos = 0;
++  p->buffer = p->bufferBase;
++  p->pos = p->streamPos = p->cyclicBufferSize;
++  p->result = SZ_OK;
++  p->streamEndWasReached = 0;
++  MatchFinder_ReadBlock(p);
++  MatchFinder_SetLimits(p);
++}
++
++static UInt32 MatchFinder_GetSubValue(CMatchFinder *p)
++{
++  return (p->pos - p->historySize - 1) & kNormalizeMask;
++}
++
++void MatchFinder_Normalize3(UInt32 subValue, CLzRef *items, UInt32 numItems)
++{
++  UInt32 i;
++  for (i = 0; i < numItems; i++)
++  {
++    UInt32 value = items[i];
++    if (value <= subValue)
++      value = kEmptyHashValue;
++    else
++      value -= subValue;
++    items[i] = value;
++  }
++}
++
++static void MatchFinder_Normalize(CMatchFinder *p)
++{
++  UInt32 subValue = MatchFinder_GetSubValue(p);
++  MatchFinder_Normalize3(subValue, p->hash, p->hashSizeSum + p->numSons);
++  MatchFinder_ReduceOffsets(p, subValue);
++}
++
++static void MatchFinder_CheckLimits(CMatchFinder *p)
++{
++  if (p->pos == kMaxValForNormalize)
++    MatchFinder_Normalize(p);
++  if (!p->streamEndWasReached && p->keepSizeAfter == p->streamPos - p->pos)
++    MatchFinder_CheckAndMoveAndRead(p);
++  if (p->cyclicBufferPos == p->cyclicBufferSize)
++    p->cyclicBufferPos = 0;
++  MatchFinder_SetLimits(p);
++}
++
++static UInt32 * Hc_GetMatchesSpec(UInt32 lenLimit, UInt32 curMatch, UInt32 pos, const Byte *cur, CLzRef *son,
++    UInt32 _cyclicBufferPos, UInt32 _cyclicBufferSize, UInt32 cutValue,
++    UInt32 *distances, UInt32 maxLen)
++{
++  son[_cyclicBufferPos] = curMatch;
++  for (;;)
++  {
++    UInt32 delta = pos - curMatch;
++    if (cutValue-- == 0 || delta >= _cyclicBufferSize)
++      return distances;
++    {
++      const Byte *pb = cur - delta;
++      curMatch = son[_cyclicBufferPos - delta + ((delta > _cyclicBufferPos) ? _cyclicBufferSize : 0)];
++      if (pb[maxLen] == cur[maxLen] && *pb == *cur)
++      {
++        UInt32 len = 0;
++        while (++len != lenLimit)
++          if (pb[len] != cur[len])
++            break;
++        if (maxLen < len)
++        {
++          *distances++ = maxLen = len;
++          *distances++ = delta - 1;
++          if (len == lenLimit)
++            return distances;
++        }
++      }
++    }
++  }
++}
++
++UInt32 * GetMatchesSpec1(UInt32 lenLimit, UInt32 curMatch, UInt32 pos, const Byte *cur, CLzRef *son,
++    UInt32 _cyclicBufferPos, UInt32 _cyclicBufferSize, UInt32 cutValue,
++    UInt32 *distances, UInt32 maxLen)
++{
++  CLzRef *ptr0 = son + (_cyclicBufferPos << 1) + 1;
++  CLzRef *ptr1 = son + (_cyclicBufferPos << 1);
++  UInt32 len0 = 0, len1 = 0;
++  for (;;)
++  {
++    UInt32 delta = pos - curMatch;
++    if (cutValue-- == 0 || delta >= _cyclicBufferSize)
++    {
++      *ptr0 = *ptr1 = kEmptyHashValue;
++      return distances;
++    }
++    {
++      CLzRef *pair = son + ((_cyclicBufferPos - delta + ((delta > _cyclicBufferPos) ? _cyclicBufferSize : 0)) << 1);
++      const Byte *pb = cur - delta;
++      UInt32 len = (len0 < len1 ? len0 : len1);
++      if (pb[len] == cur[len])
++      {
++        if (++len != lenLimit && pb[len] == cur[len])
++          while (++len != lenLimit)
++            if (pb[len] != cur[len])
++              break;
++        if (maxLen < len)
++        {
++          *distances++ = maxLen = len;
++          *distances++ = delta - 1;
++          if (len == lenLimit)
++          {
++            *ptr1 = pair[0];
++            *ptr0 = pair[1];
++            return distances;
++          }
++        }
++      }
++      if (pb[len] < cur[len])
++      {
++        *ptr1 = curMatch;
++        ptr1 = pair + 1;
++        curMatch = *ptr1;
++        len1 = len;
++      }
++      else
++      {
++        *ptr0 = curMatch;
++        ptr0 = pair;
++        curMatch = *ptr0;
++        len0 = len;
++      }
++    }
++  }
++}
++
++static void SkipMatchesSpec(UInt32 lenLimit, UInt32 curMatch, UInt32 pos, const Byte *cur, CLzRef *son,
++    UInt32 _cyclicBufferPos, UInt32 _cyclicBufferSize, UInt32 cutValue)
++{
++  CLzRef *ptr0 = son + (_cyclicBufferPos << 1) + 1;
++  CLzRef *ptr1 = son + (_cyclicBufferPos << 1);
++  UInt32 len0 = 0, len1 = 0;
++  for (;;)
++  {
++    UInt32 delta = pos - curMatch;
++    if (cutValue-- == 0 || delta >= _cyclicBufferSize)
++    {
++      *ptr0 = *ptr1 = kEmptyHashValue;
++      return;
++    }
++    {
++      CLzRef *pair = son + ((_cyclicBufferPos - delta + ((delta > _cyclicBufferPos) ? _cyclicBufferSize : 0)) << 1);
++      const Byte *pb = cur - delta;
++      UInt32 len = (len0 < len1 ? len0 : len1);
++      if (pb[len] == cur[len])
++      {
++        while (++len != lenLimit)
++          if (pb[len] != cur[len])
++            break;
++        {
++          if (len == lenLimit)
++          {
++            *ptr1 = pair[0];
++            *ptr0 = pair[1];
++            return;
++          }
++        }
++      }
++      if (pb[len] < cur[len])
++      {
++        *ptr1 = curMatch;
++        ptr1 = pair + 1;
++        curMatch = *ptr1;
++        len1 = len;
++      }
++      else
++      {
++        *ptr0 = curMatch;
++        ptr0 = pair;
++        curMatch = *ptr0;
++        len0 = len;
++      }
++    }
++  }
++}
++
++#define MOVE_POS \
++  ++p->cyclicBufferPos; \
++  p->buffer++; \
++  if (++p->pos == p->posLimit) MatchFinder_CheckLimits(p);
++
++#define MOVE_POS_RET MOVE_POS return offset;
++
++static void MatchFinder_MovePos(CMatchFinder *p) { MOVE_POS; }
++
++#define GET_MATCHES_HEADER2(minLen, ret_op) \
++  UInt32 lenLimit; UInt32 hashValue; const Byte *cur; UInt32 curMatch; \
++  lenLimit = p->lenLimit; { if (lenLimit < minLen) { MatchFinder_MovePos(p); ret_op; }} \
++  cur = p->buffer;
++
++#define GET_MATCHES_HEADER(minLen) GET_MATCHES_HEADER2(minLen, return 0)
++#define SKIP_HEADER(minLen)        GET_MATCHES_HEADER2(minLen, continue)
++
++#define MF_PARAMS(p) p->pos, p->buffer, p->son, p->cyclicBufferPos, p->cyclicBufferSize, p->cutValue
++
++#define GET_MATCHES_FOOTER(offset, maxLen) \
++  offset = (UInt32)(GetMatchesSpec1(lenLimit, curMatch, MF_PARAMS(p), \
++  distances + offset, maxLen) - distances); MOVE_POS_RET;
++
++#define SKIP_FOOTER \
++  SkipMatchesSpec(lenLimit, curMatch, MF_PARAMS(p)); MOVE_POS;
++
++static UInt32 Bt2_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances)
++{
++  UInt32 offset;
++  GET_MATCHES_HEADER(2)
++  HASH2_CALC;
++  curMatch = p->hash[hashValue];
++  p->hash[hashValue] = p->pos;
++  offset = 0;
++  GET_MATCHES_FOOTER(offset, 1)
++}
++
++UInt32 Bt3Zip_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances)
++{
++  UInt32 offset;
++  GET_MATCHES_HEADER(3)
++  HASH_ZIP_CALC;
++  curMatch = p->hash[hashValue];
++  p->hash[hashValue] = p->pos;
++  offset = 0;
++  GET_MATCHES_FOOTER(offset, 2)
++}
++
++static UInt32 Bt3_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances)
++{
++  UInt32 hash2Value, delta2, maxLen, offset;
++  GET_MATCHES_HEADER(3)
++
++  HASH3_CALC;
++
++  delta2 = p->pos - p->hash[hash2Value];
++  curMatch = p->hash[kFix3HashSize + hashValue];
++  
++  p->hash[hash2Value] =
++  p->hash[kFix3HashSize + hashValue] = p->pos;
++
++
++  maxLen = 2;
++  offset = 0;
++  if (delta2 < p->cyclicBufferSize && *(cur - delta2) == *cur)
++  {
++    for (; maxLen != lenLimit; maxLen++)
++      if (cur[(ptrdiff_t)maxLen - delta2] != cur[maxLen])
++        break;
++    distances[0] = maxLen;
++    distances[1] = delta2 - 1;
++    offset = 2;
++    if (maxLen == lenLimit)
++    {
++      SkipMatchesSpec(lenLimit, curMatch, MF_PARAMS(p));
++      MOVE_POS_RET;
++    }
++  }
++  GET_MATCHES_FOOTER(offset, maxLen)
++}
++
++static UInt32 Bt4_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances)
++{
++  UInt32 hash2Value, hash3Value, delta2, delta3, maxLen, offset;
++  GET_MATCHES_HEADER(4)
++
++  HASH4_CALC;
++
++  delta2 = p->pos - p->hash[                hash2Value];
++  delta3 = p->pos - p->hash[kFix3HashSize + hash3Value];
++  curMatch = p->hash[kFix4HashSize + hashValue];
++  
++  p->hash[                hash2Value] =
++  p->hash[kFix3HashSize + hash3Value] =
++  p->hash[kFix4HashSize + hashValue] = p->pos;
++
++  maxLen = 1;
++  offset = 0;
++  if (delta2 < p->cyclicBufferSize && *(cur - delta2) == *cur)
++  {
++    distances[0] = maxLen = 2;
++    distances[1] = delta2 - 1;
++    offset = 2;
++  }
++  if (delta2 != delta3 && delta3 < p->cyclicBufferSize && *(cur - delta3) == *cur)
++  {
++    maxLen = 3;
++    distances[offset + 1] = delta3 - 1;
++    offset += 2;
++    delta2 = delta3;
++  }
++  if (offset != 0)
++  {
++    for (; maxLen != lenLimit; maxLen++)
++      if (cur[(ptrdiff_t)maxLen - delta2] != cur[maxLen])
++        break;
++    distances[offset - 2] = maxLen;
++    if (maxLen == lenLimit)
++    {
++      SkipMatchesSpec(lenLimit, curMatch, MF_PARAMS(p));
++      MOVE_POS_RET;
++    }
++  }
++  if (maxLen < 3)
++    maxLen = 3;
++  GET_MATCHES_FOOTER(offset, maxLen)
++}
++
++static UInt32 Hc4_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances)
++{
++  UInt32 hash2Value, hash3Value, delta2, delta3, maxLen, offset;
++  GET_MATCHES_HEADER(4)
++
++  HASH4_CALC;
++
++  delta2 = p->pos - p->hash[                hash2Value];
++  delta3 = p->pos - p->hash[kFix3HashSize + hash3Value];
++  curMatch = p->hash[kFix4HashSize + hashValue];
++
++  p->hash[                hash2Value] =
++  p->hash[kFix3HashSize + hash3Value] =
++  p->hash[kFix4HashSize + hashValue] = p->pos;
++
++  maxLen = 1;
++  offset = 0;
++  if (delta2 < p->cyclicBufferSize && *(cur - delta2) == *cur)
++  {
++    distances[0] = maxLen = 2;
++    distances[1] = delta2 - 1;
++    offset = 2;
++  }
++  if (delta2 != delta3 && delta3 < p->cyclicBufferSize && *(cur - delta3) == *cur)
++  {
++    maxLen = 3;
++    distances[offset + 1] = delta3 - 1;
++    offset += 2;
++    delta2 = delta3;
++  }
++  if (offset != 0)
++  {
++    for (; maxLen != lenLimit; maxLen++)
++      if (cur[(ptrdiff_t)maxLen - delta2] != cur[maxLen])
++        break;
++    distances[offset - 2] = maxLen;
++    if (maxLen == lenLimit)
++    {
++      p->son[p->cyclicBufferPos] = curMatch;
++      MOVE_POS_RET;
++    }
++  }
++  if (maxLen < 3)
++    maxLen = 3;
++  offset = (UInt32)(Hc_GetMatchesSpec(lenLimit, curMatch, MF_PARAMS(p),
++    distances + offset, maxLen) - (distances));
++  MOVE_POS_RET
++}
++
++UInt32 Hc3Zip_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances)
++{
++  UInt32 offset;
++  GET_MATCHES_HEADER(3)
++  HASH_ZIP_CALC;
++  curMatch = p->hash[hashValue];
++  p->hash[hashValue] = p->pos;
++  offset = (UInt32)(Hc_GetMatchesSpec(lenLimit, curMatch, MF_PARAMS(p),
++    distances, 2) - (distances));
++  MOVE_POS_RET
++}
++
++static void Bt2_MatchFinder_Skip(CMatchFinder *p, UInt32 num)
++{
++  do
++  {
++    SKIP_HEADER(2)
++    HASH2_CALC;
++    curMatch = p->hash[hashValue];
++    p->hash[hashValue] = p->pos;
++    SKIP_FOOTER
++  }
++  while (--num != 0);
++}
++
++void Bt3Zip_MatchFinder_Skip(CMatchFinder *p, UInt32 num)
++{
++  do
++  {
++    SKIP_HEADER(3)
++    HASH_ZIP_CALC;
++    curMatch = p->hash[hashValue];
++    p->hash[hashValue] = p->pos;
++    SKIP_FOOTER
++  }
++  while (--num != 0);
++}
++
++static void Bt3_MatchFinder_Skip(CMatchFinder *p, UInt32 num)
++{
++  do
++  {
++    UInt32 hash2Value;
++    SKIP_HEADER(3)
++    HASH3_CALC;
++    curMatch = p->hash[kFix3HashSize + hashValue];
++    p->hash[hash2Value] =
++    p->hash[kFix3HashSize + hashValue] = p->pos;
++    SKIP_FOOTER
++  }
++  while (--num != 0);
++}
++
++static void Bt4_MatchFinder_Skip(CMatchFinder *p, UInt32 num)
++{
++  do
++  {
++    UInt32 hash2Value, hash3Value;
++    SKIP_HEADER(4)
++    HASH4_CALC;
++    curMatch = p->hash[kFix4HashSize + hashValue];
++    p->hash[                hash2Value] =
++    p->hash[kFix3HashSize + hash3Value] = p->pos;
++    p->hash[kFix4HashSize + hashValue] = p->pos;
++    SKIP_FOOTER
++  }
++  while (--num != 0);
++}
++
++static void Hc4_MatchFinder_Skip(CMatchFinder *p, UInt32 num)
++{
++  do
++  {
++    UInt32 hash2Value, hash3Value;
++    SKIP_HEADER(4)
++    HASH4_CALC;
++    curMatch = p->hash[kFix4HashSize + hashValue];
++    p->hash[                hash2Value] =
++    p->hash[kFix3HashSize + hash3Value] =
++    p->hash[kFix4HashSize + hashValue] = p->pos;
++    p->son[p->cyclicBufferPos] = curMatch;
++    MOVE_POS
++  }
++  while (--num != 0);
++}
++
++void Hc3Zip_MatchFinder_Skip(CMatchFinder *p, UInt32 num)
++{
++  do
++  {
++    SKIP_HEADER(3)
++    HASH_ZIP_CALC;
++    curMatch = p->hash[hashValue];
++    p->hash[hashValue] = p->pos;
++    p->son[p->cyclicBufferPos] = curMatch;
++    MOVE_POS
++  }
++  while (--num != 0);
++}
++
++void MatchFinder_CreateVTable(CMatchFinder *p, IMatchFinder *vTable)
++{
++  vTable->Init = (Mf_Init_Func)MatchFinder_Init;
++  vTable->GetIndexByte = (Mf_GetIndexByte_Func)MatchFinder_GetIndexByte;
++  vTable->GetNumAvailableBytes = (Mf_GetNumAvailableBytes_Func)MatchFinder_GetNumAvailableBytes;
++  vTable->GetPointerToCurrentPos = (Mf_GetPointerToCurrentPos_Func)MatchFinder_GetPointerToCurrentPos;
++  if (!p->btMode)
++  {
++    vTable->GetMatches = (Mf_GetMatches_Func)Hc4_MatchFinder_GetMatches;
++    vTable->Skip = (Mf_Skip_Func)Hc4_MatchFinder_Skip;
++  }
++  else if (p->numHashBytes == 2)
++  {
++    vTable->GetMatches = (Mf_GetMatches_Func)Bt2_MatchFinder_GetMatches;
++    vTable->Skip = (Mf_Skip_Func)Bt2_MatchFinder_Skip;
++  }
++  else if (p->numHashBytes == 3)
++  {
++    vTable->GetMatches = (Mf_GetMatches_Func)Bt3_MatchFinder_GetMatches;
++    vTable->Skip = (Mf_Skip_Func)Bt3_MatchFinder_Skip;
++  }
++  else
++  {
++    vTable->GetMatches = (Mf_GetMatches_Func)Bt4_MatchFinder_GetMatches;
++    vTable->Skip = (Mf_Skip_Func)Bt4_MatchFinder_Skip;
++  }
++}
+--- /dev/null
++++ b/lib/lzma/LzmaDec.c
+@@ -0,0 +1,999 @@
++/* LzmaDec.c -- LZMA Decoder
++2009-09-20 : Igor Pavlov : Public domain */
++
++#include "LzmaDec.h"
++
++#include <string.h>
++
++#define kNumTopBits 24
++#define kTopValue ((UInt32)1 << kNumTopBits)
++
++#define kNumBitModelTotalBits 11
++#define kBitModelTotal (1 << kNumBitModelTotalBits)
++#define kNumMoveBits 5
++
++#define RC_INIT_SIZE 5
++
++#define NORMALIZE if (range < kTopValue) { range <<= 8; code = (code << 8) | (*buf++); }
++
++#define IF_BIT_0(p) ttt = *(p); NORMALIZE; bound = (range >> kNumBitModelTotalBits) * ttt; if (code < bound)
++#define UPDATE_0(p) range = bound; *(p) = (CLzmaProb)(ttt + ((kBitModelTotal - ttt) >> kNumMoveBits));
++#define UPDATE_1(p) range -= bound; code -= bound; *(p) = (CLzmaProb)(ttt - (ttt >> kNumMoveBits));
++#define GET_BIT2(p, i, A0, A1) IF_BIT_0(p) \
++  { UPDATE_0(p); i = (i + i); A0; } else \
++  { UPDATE_1(p); i = (i + i) + 1; A1; }
++#define GET_BIT(p, i) GET_BIT2(p, i, ; , ;)
++
++#define TREE_GET_BIT(probs, i) { GET_BIT((probs + i), i); }
++#define TREE_DECODE(probs, limit, i) \
++  { i = 1; do { TREE_GET_BIT(probs, i); } while (i < limit); i -= limit; }
++
++/* #define _LZMA_SIZE_OPT */
++
++#ifdef _LZMA_SIZE_OPT
++#define TREE_6_DECODE(probs, i) TREE_DECODE(probs, (1 << 6), i)
++#else
++#define TREE_6_DECODE(probs, i) \
++  { i = 1; \
++  TREE_GET_BIT(probs, i); \
++  TREE_GET_BIT(probs, i); \
++  TREE_GET_BIT(probs, i); \
++  TREE_GET_BIT(probs, i); \
++  TREE_GET_BIT(probs, i); \
++  TREE_GET_BIT(probs, i); \
++  i -= 0x40; }
++#endif
++
++#define NORMALIZE_CHECK if (range < kTopValue) { if (buf >= bufLimit) return DUMMY_ERROR; range <<= 8; code = (code << 8) | (*buf++); }
++
++#define IF_BIT_0_CHECK(p) ttt = *(p); NORMALIZE_CHECK; bound = (range >> kNumBitModelTotalBits) * ttt; if (code < bound)
++#define UPDATE_0_CHECK range = bound;
++#define UPDATE_1_CHECK range -= bound; code -= bound;
++#define GET_BIT2_CHECK(p, i, A0, A1) IF_BIT_0_CHECK(p) \
++  { UPDATE_0_CHECK; i = (i + i); A0; } else \
++  { UPDATE_1_CHECK; i = (i + i) + 1; A1; }
++#define GET_BIT_CHECK(p, i) GET_BIT2_CHECK(p, i, ; , ;)
++#define TREE_DECODE_CHECK(probs, limit, i) \
++  { i = 1; do { GET_BIT_CHECK(probs + i, i) } while (i < limit); i -= limit; }
++
++
++#define kNumPosBitsMax 4
++#define kNumPosStatesMax (1 << kNumPosBitsMax)
++
++#define kLenNumLowBits 3
++#define kLenNumLowSymbols (1 << kLenNumLowBits)
++#define kLenNumMidBits 3
++#define kLenNumMidSymbols (1 << kLenNumMidBits)
++#define kLenNumHighBits 8
++#define kLenNumHighSymbols (1 << kLenNumHighBits)
++
++#define LenChoice 0
++#define LenChoice2 (LenChoice + 1)
++#define LenLow (LenChoice2 + 1)
++#define LenMid (LenLow + (kNumPosStatesMax << kLenNumLowBits))
++#define LenHigh (LenMid + (kNumPosStatesMax << kLenNumMidBits))
++#define kNumLenProbs (LenHigh + kLenNumHighSymbols)
++
++
++#define kNumStates 12
++#define kNumLitStates 7
++
++#define kStartPosModelIndex 4
++#define kEndPosModelIndex 14
++#define kNumFullDistances (1 << (kEndPosModelIndex >> 1))
++
++#define kNumPosSlotBits 6
++#define kNumLenToPosStates 4
++
++#define kNumAlignBits 4
++#define kAlignTableSize (1 << kNumAlignBits)
++
++#define kMatchMinLen 2
++#define kMatchSpecLenStart (kMatchMinLen + kLenNumLowSymbols + kLenNumMidSymbols + kLenNumHighSymbols)
++
++#define IsMatch 0
++#define IsRep (IsMatch + (kNumStates << kNumPosBitsMax))
++#define IsRepG0 (IsRep + kNumStates)
++#define IsRepG1 (IsRepG0 + kNumStates)
++#define IsRepG2 (IsRepG1 + kNumStates)
++#define IsRep0Long (IsRepG2 + kNumStates)
++#define PosSlot (IsRep0Long + (kNumStates << kNumPosBitsMax))
++#define SpecPos (PosSlot + (kNumLenToPosStates << kNumPosSlotBits))
++#define Align (SpecPos + kNumFullDistances - kEndPosModelIndex)
++#define LenCoder (Align + kAlignTableSize)
++#define RepLenCoder (LenCoder + kNumLenProbs)
++#define Literal (RepLenCoder + kNumLenProbs)
++
++#define LZMA_BASE_SIZE 1846
++#define LZMA_LIT_SIZE 768
++
++#define LzmaProps_GetNumProbs(p) ((UInt32)LZMA_BASE_SIZE + (LZMA_LIT_SIZE << ((p)->lc + (p)->lp)))
++
++#if Literal != LZMA_BASE_SIZE
++StopCompilingDueBUG
++#endif
++
++#define LZMA_DIC_MIN (1 << 12)
++
++/* First LZMA-symbol is always decoded.
++And it decodes new LZMA-symbols while (buf < bufLimit), but "buf" is without last normalization
++Out:
++  Result:
++    SZ_OK - OK
++    SZ_ERROR_DATA - Error
++  p->remainLen:
++    < kMatchSpecLenStart : normal remain
++    = kMatchSpecLenStart : finished
++    = kMatchSpecLenStart + 1 : Flush marker
++    = kMatchSpecLenStart + 2 : State Init Marker
++*/
++
++static int MY_FAST_CALL LzmaDec_DecodeReal(CLzmaDec *p, SizeT limit, const Byte *bufLimit)
++{
++  CLzmaProb *probs = p->probs;
++
++  unsigned state = p->state;
++  UInt32 rep0 = p->reps[0], rep1 = p->reps[1], rep2 = p->reps[2], rep3 = p->reps[3];
++  unsigned pbMask = ((unsigned)1 << (p->prop.pb)) - 1;
++  unsigned lpMask = ((unsigned)1 << (p->prop.lp)) - 1;
++  unsigned lc = p->prop.lc;
++
++  Byte *dic = p->dic;
++  SizeT dicBufSize = p->dicBufSize;
++  SizeT dicPos = p->dicPos;
++  
++  UInt32 processedPos = p->processedPos;
++  UInt32 checkDicSize = p->checkDicSize;
++  unsigned len = 0;
++
++  const Byte *buf = p->buf;
++  UInt32 range = p->range;
++  UInt32 code = p->code;
++
++  do
++  {
++    CLzmaProb *prob;
++    UInt32 bound;
++    unsigned ttt;
++    unsigned posState = processedPos & pbMask;
++
++    prob = probs + IsMatch + (state << kNumPosBitsMax) + posState;
++    IF_BIT_0(prob)
++    {
++      unsigned symbol;
++      UPDATE_0(prob);
++      prob = probs + Literal;
++      if (checkDicSize != 0 || processedPos != 0)
++        prob += (LZMA_LIT_SIZE * (((processedPos & lpMask) << lc) +
++        (dic[(dicPos == 0 ? dicBufSize : dicPos) - 1] >> (8 - lc))));
++
++      if (state < kNumLitStates)
++      {
++        state -= (state < 4) ? state : 3;
++        symbol = 1;
++        do { GET_BIT(prob + symbol, symbol) } while (symbol < 0x100);
++      }
++      else
++      {
++        unsigned matchByte = p->dic[(dicPos - rep0) + ((dicPos < rep0) ? dicBufSize : 0)];
++        unsigned offs = 0x100;
++        state -= (state < 10) ? 3 : 6;
++        symbol = 1;
++        do
++        {
++          unsigned bit;
++          CLzmaProb *probLit;
++          matchByte <<= 1;
++          bit = (matchByte & offs);
++          probLit = prob + offs + bit + symbol;
++          GET_BIT2(probLit, symbol, offs &= ~bit, offs &= bit)
++        }
++        while (symbol < 0x100);
++      }
++      dic[dicPos++] = (Byte)symbol;
++      processedPos++;
++      continue;
++    }
++    else
++    {
++      UPDATE_1(prob);
++      prob = probs + IsRep + state;
++      IF_BIT_0(prob)
++      {
++        UPDATE_0(prob);
++        state += kNumStates;
++        prob = probs + LenCoder;
++      }
++      else
++      {
++        UPDATE_1(prob);
++        if (checkDicSize == 0 && processedPos == 0)
++          return SZ_ERROR_DATA;
++        prob = probs + IsRepG0 + state;
++        IF_BIT_0(prob)
++        {
++          UPDATE_0(prob);
++          prob = probs + IsRep0Long + (state << kNumPosBitsMax) + posState;
++          IF_BIT_0(prob)
++          {
++            UPDATE_0(prob);
++            dic[dicPos] = dic[(dicPos - rep0) + ((dicPos < rep0) ? dicBufSize : 0)];
++            dicPos++;
++            processedPos++;
++            state = state < kNumLitStates ? 9 : 11;
++            continue;
++          }
++          UPDATE_1(prob);
++        }
++        else
++        {
++          UInt32 distance;
++          UPDATE_1(prob);
++          prob = probs + IsRepG1 + state;
++          IF_BIT_0(prob)
++          {
++            UPDATE_0(prob);
++            distance = rep1;
++          }
++          else
++          {
++            UPDATE_1(prob);
++            prob = probs + IsRepG2 + state;
++            IF_BIT_0(prob)
++            {
++              UPDATE_0(prob);
++              distance = rep2;
++            }
++            else
++            {
++              UPDATE_1(prob);
++              distance = rep3;
++              rep3 = rep2;
++            }
++            rep2 = rep1;
++          }
++          rep1 = rep0;
++          rep0 = distance;
++        }
++        state = state < kNumLitStates ? 8 : 11;
++        prob = probs + RepLenCoder;
++      }
++      {
++        unsigned limit, offset;
++        CLzmaProb *probLen = prob + LenChoice;
++        IF_BIT_0(probLen)
++        {
++          UPDATE_0(probLen);
++          probLen = prob + LenLow + (posState << kLenNumLowBits);
++          offset = 0;
++          limit = (1 << kLenNumLowBits);
++        }
++        else
++        {
++          UPDATE_1(probLen);
++          probLen = prob + LenChoice2;
++          IF_BIT_0(probLen)
++          {
++            UPDATE_0(probLen);
++            probLen = prob + LenMid + (posState << kLenNumMidBits);
++            offset = kLenNumLowSymbols;
++            limit = (1 << kLenNumMidBits);
++          }
++          else
++          {
++            UPDATE_1(probLen);
++            probLen = prob + LenHigh;
++            offset = kLenNumLowSymbols + kLenNumMidSymbols;
++            limit = (1 << kLenNumHighBits);
++          }
++        }
++        TREE_DECODE(probLen, limit, len);
++        len += offset;
++      }
++
++      if (state >= kNumStates)
++      {
++        UInt32 distance;
++        prob = probs + PosSlot +
++            ((len < kNumLenToPosStates ? len : kNumLenToPosStates - 1) << kNumPosSlotBits);
++        TREE_6_DECODE(prob, distance);
++        if (distance >= kStartPosModelIndex)
++        {
++          unsigned posSlot = (unsigned)distance;
++          int numDirectBits = (int)(((distance >> 1) - 1));
++          distance = (2 | (distance & 1));
++          if (posSlot < kEndPosModelIndex)
++          {
++            distance <<= numDirectBits;
++            prob = probs + SpecPos + distance - posSlot - 1;
++            {
++              UInt32 mask = 1;
++              unsigned i = 1;
++              do
++              {
++                GET_BIT2(prob + i, i, ; , distance |= mask);
++                mask <<= 1;
++              }
++              while (--numDirectBits != 0);
++            }
++          }
++          else
++          {
++            numDirectBits -= kNumAlignBits;
++            do
++            {
++              NORMALIZE
++              range >>= 1;
++              
++              {
++                UInt32 t;
++                code -= range;
++                t = (0 - ((UInt32)code >> 31)); /* (UInt32)((Int32)code >> 31) */
++                distance = (distance << 1) + (t + 1);
++                code += range & t;
++              }
++              /*
++              distance <<= 1;
++              if (code >= range)
++              {
++                code -= range;
++                distance |= 1;
++              }
++              */
++            }
++            while (--numDirectBits != 0);
++            prob = probs + Align;
++            distance <<= kNumAlignBits;
++            {
++              unsigned i = 1;
++              GET_BIT2(prob + i, i, ; , distance |= 1);
++              GET_BIT2(prob + i, i, ; , distance |= 2);
++              GET_BIT2(prob + i, i, ; , distance |= 4);
++              GET_BIT2(prob + i, i, ; , distance |= 8);
++            }
++            if (distance == (UInt32)0xFFFFFFFF)
++            {
++              len += kMatchSpecLenStart;
++              state -= kNumStates;
++              break;
++            }
++          }
++        }
++        rep3 = rep2;
++        rep2 = rep1;
++        rep1 = rep0;
++        rep0 = distance + 1;
++        if (checkDicSize == 0)
++        {
++          if (distance >= processedPos)
++            return SZ_ERROR_DATA;
++        }
++        else if (distance >= checkDicSize)
++          return SZ_ERROR_DATA;
++        state = (state < kNumStates + kNumLitStates) ? kNumLitStates : kNumLitStates + 3;
++      }
++
++      len += kMatchMinLen;
++
++      if (limit == dicPos)
++        return SZ_ERROR_DATA;
++      {
++        SizeT rem = limit - dicPos;
++        unsigned curLen = ((rem < len) ? (unsigned)rem : len);
++        SizeT pos = (dicPos - rep0) + ((dicPos < rep0) ? dicBufSize : 0);
++
++        processedPos += curLen;
++
++        len -= curLen;
++        if (pos + curLen <= dicBufSize)
++        {
++          Byte *dest = dic + dicPos;
++          ptrdiff_t src = (ptrdiff_t)pos - (ptrdiff_t)dicPos;
++          const Byte *lim = dest + curLen;
++          dicPos += curLen;
++          do
++            *(dest) = (Byte)*(dest + src);
++          while (++dest != lim);
++        }
++        else
++        {
++          do
++          {
++            dic[dicPos++] = dic[pos];
++            if (++pos == dicBufSize)
++              pos = 0;
++          }
++          while (--curLen != 0);
++        }
++      }
++    }
++  }
++  while (dicPos < limit && buf < bufLimit);
++  NORMALIZE;
++  p->buf = buf;
++  p->range = range;
++  p->code = code;
++  p->remainLen = len;
++  p->dicPos = dicPos;
++  p->processedPos = processedPos;
++  p->reps[0] = rep0;
++  p->reps[1] = rep1;
++  p->reps[2] = rep2;
++  p->reps[3] = rep3;
++  p->state = state;
++
++  return SZ_OK;
++}
++
++static void MY_FAST_CALL LzmaDec_WriteRem(CLzmaDec *p, SizeT limit)
++{
++  if (p->remainLen != 0 && p->remainLen < kMatchSpecLenStart)
++  {
++    Byte *dic = p->dic;
++    SizeT dicPos = p->dicPos;
++    SizeT dicBufSize = p->dicBufSize;
++    unsigned len = p->remainLen;
++    UInt32 rep0 = p->reps[0];
++    if (limit - dicPos < len)
++      len = (unsigned)(limit - dicPos);
++
++    if (p->checkDicSize == 0 && p->prop.dicSize - p->processedPos <= len)
++      p->checkDicSize = p->prop.dicSize;
++
++    p->processedPos += len;
++    p->remainLen -= len;
++    while (len-- != 0)
++    {
++      dic[dicPos] = dic[(dicPos - rep0) + ((dicPos < rep0) ? dicBufSize : 0)];
++      dicPos++;
++    }
++    p->dicPos = dicPos;
++  }
++}
++
++static int MY_FAST_CALL LzmaDec_DecodeReal2(CLzmaDec *p, SizeT limit, const Byte *bufLimit)
++{
++  do
++  {
++    SizeT limit2 = limit;
++    if (p->checkDicSize == 0)
++    {
++      UInt32 rem = p->prop.dicSize - p->processedPos;
++      if (limit - p->dicPos > rem)
++        limit2 = p->dicPos + rem;
++    }
++    RINOK(LzmaDec_DecodeReal(p, limit2, bufLimit));
++    if (p->processedPos >= p->prop.dicSize)
++      p->checkDicSize = p->prop.dicSize;
++    LzmaDec_WriteRem(p, limit);
++  }
++  while (p->dicPos < limit && p->buf < bufLimit && p->remainLen < kMatchSpecLenStart);
++
++  if (p->remainLen > kMatchSpecLenStart)
++  {
++    p->remainLen = kMatchSpecLenStart;
++  }
++  return 0;
++}
++
++typedef enum
++{
++  DUMMY_ERROR, /* unexpected end of input stream */
++  DUMMY_LIT,
++  DUMMY_MATCH,
++  DUMMY_REP
++} ELzmaDummy;
++
++static ELzmaDummy LzmaDec_TryDummy(const CLzmaDec *p, const Byte *buf, SizeT inSize)
++{
++  UInt32 range = p->range;
++  UInt32 code = p->code;
++  const Byte *bufLimit = buf + inSize;
++  CLzmaProb *probs = p->probs;
++  unsigned state = p->state;
++  ELzmaDummy res;
++
++  {
++    CLzmaProb *prob;
++    UInt32 bound;
++    unsigned ttt;
++    unsigned posState = (p->processedPos) & ((1 << p->prop.pb) - 1);
++
++    prob = probs + IsMatch + (state << kNumPosBitsMax) + posState;
++    IF_BIT_0_CHECK(prob)
++    {
++      UPDATE_0_CHECK
++
++      /* if (bufLimit - buf >= 7) return DUMMY_LIT; */
++
++      prob = probs + Literal;
++      if (p->checkDicSize != 0 || p->processedPos != 0)
++        prob += (LZMA_LIT_SIZE *
++          ((((p->processedPos) & ((1 << (p->prop.lp)) - 1)) << p->prop.lc) +
++          (p->dic[(p->dicPos == 0 ? p->dicBufSize : p->dicPos) - 1] >> (8 - p->prop.lc))));
++
++      if (state < kNumLitStates)
++      {
++        unsigned symbol = 1;
++        do { GET_BIT_CHECK(prob + symbol, symbol) } while (symbol < 0x100);
++      }
++      else
++      {
++        unsigned matchByte = p->dic[p->dicPos - p->reps[0] +
++            ((p->dicPos < p->reps[0]) ? p->dicBufSize : 0)];
++        unsigned offs = 0x100;
++        unsigned symbol = 1;
++        do
++        {
++          unsigned bit;
++          CLzmaProb *probLit;
++          matchByte <<= 1;
++          bit = (matchByte & offs);
++          probLit = prob + offs + bit + symbol;
++          GET_BIT2_CHECK(probLit, symbol, offs &= ~bit, offs &= bit)
++        }
++        while (symbol < 0x100);
++      }
++      res = DUMMY_LIT;
++    }
++    else
++    {
++      unsigned len;
++      UPDATE_1_CHECK;
++
++      prob = probs + IsRep + state;
++      IF_BIT_0_CHECK(prob)
++      {
++        UPDATE_0_CHECK;
++        state = 0;
++        prob = probs + LenCoder;
++        res = DUMMY_MATCH;
++      }
++      else
++      {
++        UPDATE_1_CHECK;
++        res = DUMMY_REP;
++        prob = probs + IsRepG0 + state;
++        IF_BIT_0_CHECK(prob)
++        {
++          UPDATE_0_CHECK;
++          prob = probs + IsRep0Long + (state << kNumPosBitsMax) + posState;
++          IF_BIT_0_CHECK(prob)
++          {
++            UPDATE_0_CHECK;
++            NORMALIZE_CHECK;
++            return DUMMY_REP;
++          }
++          else
++          {
++            UPDATE_1_CHECK;
++          }
++        }
++        else
++        {
++          UPDATE_1_CHECK;
++          prob = probs + IsRepG1 + state;
++          IF_BIT_0_CHECK(prob)
++          {
++            UPDATE_0_CHECK;
++          }
++          else
++          {
++            UPDATE_1_CHECK;
++            prob = probs + IsRepG2 + state;
++            IF_BIT_0_CHECK(prob)
++            {
++              UPDATE_0_CHECK;
++            }
++            else
++            {
++              UPDATE_1_CHECK;
++            }
++          }
++        }
++        state = kNumStates;
++        prob = probs + RepLenCoder;
++      }
++      {
++        unsigned limit, offset;
++        CLzmaProb *probLen = prob + LenChoice;
++        IF_BIT_0_CHECK(probLen)
++        {
++          UPDATE_0_CHECK;
++          probLen = prob + LenLow + (posState << kLenNumLowBits);
++          offset = 0;
++          limit = 1 << kLenNumLowBits;
++        }
++        else
++        {
++          UPDATE_1_CHECK;
++          probLen = prob + LenChoice2;
++          IF_BIT_0_CHECK(probLen)
++          {
++            UPDATE_0_CHECK;
++            probLen = prob + LenMid + (posState << kLenNumMidBits);
++            offset = kLenNumLowSymbols;
++            limit = 1 << kLenNumMidBits;
++          }
++          else
++          {
++            UPDATE_1_CHECK;
++            probLen = prob + LenHigh;
++            offset = kLenNumLowSymbols + kLenNumMidSymbols;
++            limit = 1 << kLenNumHighBits;
++          }
++        }
++        TREE_DECODE_CHECK(probLen, limit, len);
++        len += offset;
++      }
++
++      if (state < 4)
++      {
++        unsigned posSlot;
++        prob = probs + PosSlot +
++            ((len < kNumLenToPosStates ? len : kNumLenToPosStates - 1) <<
++            kNumPosSlotBits);
++        TREE_DECODE_CHECK(prob, 1 << kNumPosSlotBits, posSlot);
++        if (posSlot >= kStartPosModelIndex)
++        {
++          int numDirectBits = ((posSlot >> 1) - 1);
++
++          /* if (bufLimit - buf >= 8) return DUMMY_MATCH; */
++
++          if (posSlot < kEndPosModelIndex)
++          {
++            prob = probs + SpecPos + ((2 | (posSlot & 1)) << numDirectBits) - posSlot - 1;
++          }
++          else
++          {
++            numDirectBits -= kNumAlignBits;
++            do
++            {
++              NORMALIZE_CHECK
++              range >>= 1;
++              code -= range & (((code - range) >> 31) - 1);
++              /* if (code >= range) code -= range; */
++            }
++            while (--numDirectBits != 0);
++            prob = probs + Align;
++            numDirectBits = kNumAlignBits;
++          }
++          {
++            unsigned i = 1;
++            do
++            {
++              GET_BIT_CHECK(prob + i, i);
++            }
++            while (--numDirectBits != 0);
++          }
++        }
++      }
++    }
++  }
++  NORMALIZE_CHECK;
++  return res;
++}
++
++
++static void LzmaDec_InitRc(CLzmaDec *p, const Byte *data)
++{
++  p->code = ((UInt32)data[1] << 24) | ((UInt32)data[2] << 16) | ((UInt32)data[3] << 8) | ((UInt32)data[4]);
++  p->range = 0xFFFFFFFF;
++  p->needFlush = 0;
++}
++
++void LzmaDec_InitDicAndState(CLzmaDec *p, Bool initDic, Bool initState)
++{
++  p->needFlush = 1;
++  p->remainLen = 0;
++  p->tempBufSize = 0;
++
++  if (initDic)
++  {
++    p->processedPos = 0;
++    p->checkDicSize = 0;
++    p->needInitState = 1;
++  }
++  if (initState)
++    p->needInitState = 1;
++}
++
++void LzmaDec_Init(CLzmaDec *p)
++{
++  p->dicPos = 0;
++  LzmaDec_InitDicAndState(p, True, True);
++}
++
++static void LzmaDec_InitStateReal(CLzmaDec *p)
++{
++  UInt32 numProbs = Literal + ((UInt32)LZMA_LIT_SIZE << (p->prop.lc + p->prop.lp));
++  UInt32 i;
++  CLzmaProb *probs = p->probs;
++  for (i = 0; i < numProbs; i++)
++    probs[i] = kBitModelTotal >> 1;
++  p->reps[0] = p->reps[1] = p->reps[2] = p->reps[3] = 1;
++  p->state = 0;
++  p->needInitState = 0;
++}
++
++SRes LzmaDec_DecodeToDic(CLzmaDec *p, SizeT dicLimit, const Byte *src, SizeT *srcLen,
++    ELzmaFinishMode finishMode, ELzmaStatus *status)
++{
++  SizeT inSize = *srcLen;
++  (*srcLen) = 0;
++  LzmaDec_WriteRem(p, dicLimit);
++  
++  *status = LZMA_STATUS_NOT_SPECIFIED;
++
++  while (p->remainLen != kMatchSpecLenStart)
++  {
++      int checkEndMarkNow;
++
++      if (p->needFlush != 0)
++      {
++        for (; inSize > 0 && p->tempBufSize < RC_INIT_SIZE; (*srcLen)++, inSize--)
++          p->tempBuf[p->tempBufSize++] = *src++;
++        if (p->tempBufSize < RC_INIT_SIZE)
++        {
++          *status = LZMA_STATUS_NEEDS_MORE_INPUT;
++          return SZ_OK;
++        }
++        if (p->tempBuf[0] != 0)
++          return SZ_ERROR_DATA;
++
++        LzmaDec_InitRc(p, p->tempBuf);
++        p->tempBufSize = 0;
++      }
++
++      checkEndMarkNow = 0;
++      if (p->dicPos >= dicLimit)
++      {
++        if (p->remainLen == 0 && p->code == 0)
++        {
++          *status = LZMA_STATUS_MAYBE_FINISHED_WITHOUT_MARK;
++          return SZ_OK;
++        }
++        if (finishMode == LZMA_FINISH_ANY)
++        {
++          *status = LZMA_STATUS_NOT_FINISHED;
++          return SZ_OK;
++        }
++        if (p->remainLen != 0)
++        {
++          *status = LZMA_STATUS_NOT_FINISHED;
++          return SZ_ERROR_DATA;
++        }
++        checkEndMarkNow = 1;
++      }
++
++      if (p->needInitState)
++        LzmaDec_InitStateReal(p);
++  
++      if (p->tempBufSize == 0)
++      {
++        SizeT processed;
++        const Byte *bufLimit;
++        if (inSize < LZMA_REQUIRED_INPUT_MAX || checkEndMarkNow)
++        {
++          int dummyRes = LzmaDec_TryDummy(p, src, inSize);
++          if (dummyRes == DUMMY_ERROR)
++          {
++            memcpy(p->tempBuf, src, inSize);
++            p->tempBufSize = (unsigned)inSize;
++            (*srcLen) += inSize;
++            *status = LZMA_STATUS_NEEDS_MORE_INPUT;
++            return SZ_OK;
++          }
++          if (checkEndMarkNow && dummyRes != DUMMY_MATCH)
++          {
++            *status = LZMA_STATUS_NOT_FINISHED;
++            return SZ_ERROR_DATA;
++          }
++          bufLimit = src;
++        }
++        else
++          bufLimit = src + inSize - LZMA_REQUIRED_INPUT_MAX;
++        p->buf = src;
++        if (LzmaDec_DecodeReal2(p, dicLimit, bufLimit) != 0)
++          return SZ_ERROR_DATA;
++        processed = (SizeT)(p->buf - src);
++        (*srcLen) += processed;
++        src += processed;
++        inSize -= processed;
++      }
++      else
++      {
++        unsigned rem = p->tempBufSize, lookAhead = 0;
++        while (rem < LZMA_REQUIRED_INPUT_MAX && lookAhead < inSize)
++          p->tempBuf[rem++] = src[lookAhead++];
++        p->tempBufSize = rem;
++        if (rem < LZMA_REQUIRED_INPUT_MAX || checkEndMarkNow)
++        {
++          int dummyRes = LzmaDec_TryDummy(p, p->tempBuf, rem);
++          if (dummyRes == DUMMY_ERROR)
++          {
++            (*srcLen) += lookAhead;
++            *status = LZMA_STATUS_NEEDS_MORE_INPUT;
++            return SZ_OK;
++          }
++          if (checkEndMarkNow && dummyRes != DUMMY_MATCH)
++          {
++            *status = LZMA_STATUS_NOT_FINISHED;
++            return SZ_ERROR_DATA;
++          }
++        }
++        p->buf = p->tempBuf;
++        if (LzmaDec_DecodeReal2(p, dicLimit, p->buf) != 0)
++          return SZ_ERROR_DATA;
++        lookAhead -= (rem - (unsigned)(p->buf - p->tempBuf));
++        (*srcLen) += lookAhead;
++        src += lookAhead;
++        inSize -= lookAhead;
++        p->tempBufSize = 0;
++      }
++  }
++  if (p->code == 0)
++    *status = LZMA_STATUS_FINISHED_WITH_MARK;
++  return (p->code == 0) ? SZ_OK : SZ_ERROR_DATA;
++}
++
++SRes LzmaDec_DecodeToBuf(CLzmaDec *p, Byte *dest, SizeT *destLen, const Byte *src, SizeT *srcLen, ELzmaFinishMode finishMode, ELzmaStatus *status)
++{
++  SizeT outSize = *destLen;
++  SizeT inSize = *srcLen;
++  *srcLen = *destLen = 0;
++  for (;;)
++  {
++    SizeT inSizeCur = inSize, outSizeCur, dicPos;
++    ELzmaFinishMode curFinishMode;
++    SRes res;
++    if (p->dicPos == p->dicBufSize)
++      p->dicPos = 0;
++    dicPos = p->dicPos;
++    if (outSize > p->dicBufSize - dicPos)
++    {
++      outSizeCur = p->dicBufSize;
++      curFinishMode = LZMA_FINISH_ANY;
++    }
++    else
++    {
++      outSizeCur = dicPos + outSize;
++      curFinishMode = finishMode;
++    }
++
++    res = LzmaDec_DecodeToDic(p, outSizeCur, src, &inSizeCur, curFinishMode, status);
++    src += inSizeCur;
++    inSize -= inSizeCur;
++    *srcLen += inSizeCur;
++    outSizeCur = p->dicPos - dicPos;
++    memcpy(dest, p->dic + dicPos, outSizeCur);
++    dest += outSizeCur;
++    outSize -= outSizeCur;
++    *destLen += outSizeCur;
++    if (res != 0)
++      return res;
++    if (outSizeCur == 0 || outSize == 0)
++      return SZ_OK;
++  }
++}
++
++void LzmaDec_FreeProbs(CLzmaDec *p, ISzAlloc *alloc)
++{
++  alloc->Free(alloc, p->probs);
++  p->probs = 0;
++}
++
++static void LzmaDec_FreeDict(CLzmaDec *p, ISzAlloc *alloc)
++{
++  alloc->Free(alloc, p->dic);
++  p->dic = 0;
++}
++
++void LzmaDec_Free(CLzmaDec *p, ISzAlloc *alloc)
++{
++  LzmaDec_FreeProbs(p, alloc);
++  LzmaDec_FreeDict(p, alloc);
++}
++
++SRes LzmaProps_Decode(CLzmaProps *p, const Byte *data, unsigned size)
++{
++  UInt32 dicSize;
++  Byte d;
++  
++  if (size < LZMA_PROPS_SIZE)
++    return SZ_ERROR_UNSUPPORTED;
++  else
++    dicSize = data[1] | ((UInt32)data[2] << 8) | ((UInt32)data[3] << 16) | ((UInt32)data[4] << 24);
++ 
++  if (dicSize < LZMA_DIC_MIN)
++    dicSize = LZMA_DIC_MIN;
++  p->dicSize = dicSize;
++
++  d = data[0];
++  if (d >= (9 * 5 * 5))
++    return SZ_ERROR_UNSUPPORTED;
++
++  p->lc = d % 9;
++  d /= 9;
++  p->pb = d / 5;
++  p->lp = d % 5;
++
++  return SZ_OK;
++}
++
++static SRes LzmaDec_AllocateProbs2(CLzmaDec *p, const CLzmaProps *propNew, ISzAlloc *alloc)
++{
++  UInt32 numProbs = LzmaProps_GetNumProbs(propNew);
++  if (p->probs == 0 || numProbs != p->numProbs)
++  {
++    LzmaDec_FreeProbs(p, alloc);
++    p->probs = (CLzmaProb *)alloc->Alloc(alloc, numProbs * sizeof(CLzmaProb));
++    p->numProbs = numProbs;
++    if (p->probs == 0)
++      return SZ_ERROR_MEM;
++  }
++  return SZ_OK;
++}
++
++SRes LzmaDec_AllocateProbs(CLzmaDec *p, const Byte *props, unsigned propsSize, ISzAlloc *alloc)
++{
++  CLzmaProps propNew;
++  RINOK(LzmaProps_Decode(&propNew, props, propsSize));
++  RINOK(LzmaDec_AllocateProbs2(p, &propNew, alloc));
++  p->prop = propNew;
++  return SZ_OK;
++}
++
++SRes LzmaDec_Allocate(CLzmaDec *p, const Byte *props, unsigned propsSize, ISzAlloc *alloc)
++{
++  CLzmaProps propNew;
++  SizeT dicBufSize;
++  RINOK(LzmaProps_Decode(&propNew, props, propsSize));
++  RINOK(LzmaDec_AllocateProbs2(p, &propNew, alloc));
++  dicBufSize = propNew.dicSize;
++  if (p->dic == 0 || dicBufSize != p->dicBufSize)
++  {
++    LzmaDec_FreeDict(p, alloc);
++    p->dic = (Byte *)alloc->Alloc(alloc, dicBufSize);
++    if (p->dic == 0)
++    {
++      LzmaDec_FreeProbs(p, alloc);
++      return SZ_ERROR_MEM;
++    }
++  }
++  p->dicBufSize = dicBufSize;
++  p->prop = propNew;
++  return SZ_OK;
++}
++
++SRes LzmaDecode(Byte *dest, SizeT *destLen, const Byte *src, SizeT *srcLen,
++    const Byte *propData, unsigned propSize, ELzmaFinishMode finishMode,
++    ELzmaStatus *status, ISzAlloc *alloc)
++{
++  CLzmaDec p;
++  SRes res;
++  SizeT inSize = *srcLen;
++  SizeT outSize = *destLen;
++  *srcLen = *destLen = 0;
++  if (inSize < RC_INIT_SIZE)
++    return SZ_ERROR_INPUT_EOF;
++
++  LzmaDec_Construct(&p);
++  res = LzmaDec_AllocateProbs(&p, propData, propSize, alloc);
++  if (res != 0)
++    return res;
++  p.dic = dest;
++  p.dicBufSize = outSize;
++
++  LzmaDec_Init(&p);
++  
++  *srcLen = inSize;
++  res = LzmaDec_DecodeToDic(&p, outSize, src, srcLen, finishMode, status);
++
++  if (res == SZ_OK && *status == LZMA_STATUS_NEEDS_MORE_INPUT)
++    res = SZ_ERROR_INPUT_EOF;
++
++  (*destLen) = p.dicPos;
++  LzmaDec_FreeProbs(&p, alloc);
++  return res;
++}
+--- /dev/null
++++ b/lib/lzma/LzmaEnc.c
+@@ -0,0 +1,2271 @@
++/* LzmaEnc.c -- LZMA Encoder
++2009-11-24 : Igor Pavlov : Public domain */
++
++#include <string.h>
++
++/* #define SHOW_STAT */
++/* #define SHOW_STAT2 */
++
++#if defined(SHOW_STAT) || defined(SHOW_STAT2)
++#include <stdio.h>
++#endif
++
++#include "LzmaEnc.h"
++
++/* disable MT */
++#define _7ZIP_ST
++
++#include "LzFind.h"
++#ifndef _7ZIP_ST
++#include "LzFindMt.h"
++#endif
++
++#ifdef SHOW_STAT
++static int ttt = 0;
++#endif
++
++#define kBlockSizeMax ((1 << LZMA_NUM_BLOCK_SIZE_BITS) - 1)
++
++#define kBlockSize (9 << 10)
++#define kUnpackBlockSize (1 << 18)
++#define kMatchArraySize (1 << 21)
++#define kMatchRecordMaxSize ((LZMA_MATCH_LEN_MAX * 2 + 3) * LZMA_MATCH_LEN_MAX)
++
++#define kNumMaxDirectBits (31)
++
++#define kNumTopBits 24
++#define kTopValue ((UInt32)1 << kNumTopBits)
++
++#define kNumBitModelTotalBits 11
++#define kBitModelTotal (1 << kNumBitModelTotalBits)
++#define kNumMoveBits 5
++#define kProbInitValue (kBitModelTotal >> 1)
++
++#define kNumMoveReducingBits 4
++#define kNumBitPriceShiftBits 4
++#define kBitPrice (1 << kNumBitPriceShiftBits)
++
++void LzmaEncProps_Init(CLzmaEncProps *p)
++{
++  p->level = 5;
++  p->dictSize = p->mc = 0;
++  p->lc = p->lp = p->pb = p->algo = p->fb = p->btMode = p->numHashBytes = p->numThreads = -1;
++  p->writeEndMark = 0;
++}
++
++void LzmaEncProps_Normalize(CLzmaEncProps *p)
++{
++  int level = p->level;
++  if (level < 0) level = 5;
++  p->level = level;
++  if (p->dictSize == 0) p->dictSize = (level <= 5 ? (1 << (level * 2 + 14)) : (level == 6 ? (1 << 25) : (1 << 26)));
++  if (p->lc < 0) p->lc = 3;
++  if (p->lp < 0) p->lp = 0;
++  if (p->pb < 0) p->pb = 2;
++  if (p->algo < 0) p->algo = (level < 5 ? 0 : 1);
++  if (p->fb < 0) p->fb = (level < 7 ? 32 : 64);
++  if (p->btMode < 0) p->btMode = (p->algo == 0 ? 0 : 1);
++  if (p->numHashBytes < 0) p->numHashBytes = 4;
++  if (p->mc == 0)  p->mc = (16 + (p->fb >> 1)) >> (p->btMode ? 0 : 1);
++  if (p->numThreads < 0)
++    p->numThreads =
++      #ifndef _7ZIP_ST
++      ((p->btMode && p->algo) ? 2 : 1);
++      #else
++      1;
++      #endif
++}
++
++UInt32 LzmaEncProps_GetDictSize(const CLzmaEncProps *props2)
++{
++  CLzmaEncProps props = *props2;
++  LzmaEncProps_Normalize(&props);
++  return props.dictSize;
++}
++
++/* #define LZMA_LOG_BSR */
++/* Define it for Intel's CPU */
++
++
++#ifdef LZMA_LOG_BSR
++
++#define kDicLogSizeMaxCompress 30
++
++#define BSR2_RET(pos, res) { unsigned long i; _BitScanReverse(&i, (pos)); res = (i + i) + ((pos >> (i - 1)) & 1); }
++
++UInt32 GetPosSlot1(UInt32 pos)
++{
++  UInt32 res;
++  BSR2_RET(pos, res);
++  return res;
++}
++#define GetPosSlot2(pos, res) { BSR2_RET(pos, res); }
++#define GetPosSlot(pos, res) { if (pos < 2) res = pos; else BSR2_RET(pos, res); }
++
++#else
++
++#define kNumLogBits (9 + (int)sizeof(size_t) / 2)
++#define kDicLogSizeMaxCompress ((kNumLogBits - 1) * 2 + 7)
++
++void LzmaEnc_FastPosInit(Byte *g_FastPos)
++{
++  int c = 2, slotFast;
++  g_FastPos[0] = 0;
++  g_FastPos[1] = 1;
++  
++  for (slotFast = 2; slotFast < kNumLogBits * 2; slotFast++)
++  {
++    UInt32 k = (1 << ((slotFast >> 1) - 1));
++    UInt32 j;
++    for (j = 0; j < k; j++, c++)
++      g_FastPos[c] = (Byte)slotFast;
++  }
++}
++
++#define BSR2_RET(pos, res) { UInt32 i = 6 + ((kNumLogBits - 1) & \
++  (0 - (((((UInt32)1 << (kNumLogBits + 6)) - 1) - pos) >> 31))); \
++  res = p->g_FastPos[pos >> i] + (i * 2); }
++/*
++#define BSR2_RET(pos, res) { res = (pos < (1 << (kNumLogBits + 6))) ? \
++  p->g_FastPos[pos >> 6] + 12 : \
++  p->g_FastPos[pos >> (6 + kNumLogBits - 1)] + (6 + (kNumLogBits - 1)) * 2; }
++*/
++
++#define GetPosSlot1(pos) p->g_FastPos[pos]
++#define GetPosSlot2(pos, res) { BSR2_RET(pos, res); }
++#define GetPosSlot(pos, res) { if (pos < kNumFullDistances) res = p->g_FastPos[pos]; else BSR2_RET(pos, res); }
++
++#endif
++
++
++#define LZMA_NUM_REPS 4
++
++typedef unsigned CState;
++
++typedef struct
++{
++  UInt32 price;
++
++  CState state;
++  int prev1IsChar;
++  int prev2;
++
++  UInt32 posPrev2;
++  UInt32 backPrev2;
++
++  UInt32 posPrev;
++  UInt32 backPrev;
++  UInt32 backs[LZMA_NUM_REPS];
++} COptimal;
++
++#define kNumOpts (1 << 12)
++
++#define kNumLenToPosStates 4
++#define kNumPosSlotBits 6
++#define kDicLogSizeMin 0
++#define kDicLogSizeMax 32
++#define kDistTableSizeMax (kDicLogSizeMax * 2)
++
++
++#define kNumAlignBits 4
++#define kAlignTableSize (1 << kNumAlignBits)
++#define kAlignMask (kAlignTableSize - 1)
++
++#define kStartPosModelIndex 4
++#define kEndPosModelIndex 14
++#define kNumPosModels (kEndPosModelIndex - kStartPosModelIndex)
++
++#define kNumFullDistances (1 << (kEndPosModelIndex >> 1))
++
++#ifdef _LZMA_PROB32
++#define CLzmaProb UInt32
++#else
++#define CLzmaProb UInt16
++#endif
++
++#define LZMA_PB_MAX 4
++#define LZMA_LC_MAX 8
++#define LZMA_LP_MAX 4
++
++#define LZMA_NUM_PB_STATES_MAX (1 << LZMA_PB_MAX)
++
++
++#define kLenNumLowBits 3
++#define kLenNumLowSymbols (1 << kLenNumLowBits)
++#define kLenNumMidBits 3
++#define kLenNumMidSymbols (1 << kLenNumMidBits)
++#define kLenNumHighBits 8
++#define kLenNumHighSymbols (1 << kLenNumHighBits)
++
++#define kLenNumSymbolsTotal (kLenNumLowSymbols + kLenNumMidSymbols + kLenNumHighSymbols)
++
++#define LZMA_MATCH_LEN_MIN 2
++#define LZMA_MATCH_LEN_MAX (LZMA_MATCH_LEN_MIN + kLenNumSymbolsTotal - 1)
++
++#define kNumStates 12
++
++typedef struct
++{
++  CLzmaProb choice;
++  CLzmaProb choice2;
++  CLzmaProb low[LZMA_NUM_PB_STATES_MAX << kLenNumLowBits];
++  CLzmaProb mid[LZMA_NUM_PB_STATES_MAX << kLenNumMidBits];
++  CLzmaProb high[kLenNumHighSymbols];
++} CLenEnc;
++
++typedef struct
++{
++  CLenEnc p;
++  UInt32 prices[LZMA_NUM_PB_STATES_MAX][kLenNumSymbolsTotal];
++  UInt32 tableSize;
++  UInt32 counters[LZMA_NUM_PB_STATES_MAX];
++} CLenPriceEnc;
++
++typedef struct
++{
++  UInt32 range;
++  Byte cache;
++  UInt64 low;
++  UInt64 cacheSize;
++  Byte *buf;
++  Byte *bufLim;
++  Byte *bufBase;
++  ISeqOutStream *outStream;
++  UInt64 processed;
++  SRes res;
++} CRangeEnc;
++
++typedef struct
++{
++  CLzmaProb *litProbs;
++
++  CLzmaProb isMatch[kNumStates][LZMA_NUM_PB_STATES_MAX];
++  CLzmaProb isRep[kNumStates];
++  CLzmaProb isRepG0[kNumStates];
++  CLzmaProb isRepG1[kNumStates];
++  CLzmaProb isRepG2[kNumStates];
++  CLzmaProb isRep0Long[kNumStates][LZMA_NUM_PB_STATES_MAX];
++
++  CLzmaProb posSlotEncoder[kNumLenToPosStates][1 << kNumPosSlotBits];
++  CLzmaProb posEncoders[kNumFullDistances - kEndPosModelIndex];
++  CLzmaProb posAlignEncoder[1 << kNumAlignBits];
++  
++  CLenPriceEnc lenEnc;
++  CLenPriceEnc repLenEnc;
++
++  UInt32 reps[LZMA_NUM_REPS];
++  UInt32 state;
++} CSaveState;
++
++typedef struct
++{
++  IMatchFinder matchFinder;
++  void *matchFinderObj;
++
++  #ifndef _7ZIP_ST
++  Bool mtMode;
++  CMatchFinderMt matchFinderMt;
++  #endif
++
++  CMatchFinder matchFinderBase;
++
++  #ifndef _7ZIP_ST
++  Byte pad[128];
++  #endif
++  
++  UInt32 optimumEndIndex;
++  UInt32 optimumCurrentIndex;
++
++  UInt32 longestMatchLength;
++  UInt32 numPairs;
++  UInt32 numAvail;
++  COptimal opt[kNumOpts];
++  
++  #ifndef LZMA_LOG_BSR
++  Byte g_FastPos[1 << kNumLogBits];
++  #endif
++
++  UInt32 ProbPrices[kBitModelTotal >> kNumMoveReducingBits];
++  UInt32 matches[LZMA_MATCH_LEN_MAX * 2 + 2 + 1];
++  UInt32 numFastBytes;
++  UInt32 additionalOffset;
++  UInt32 reps[LZMA_NUM_REPS];
++  UInt32 state;
++
++  UInt32 posSlotPrices[kNumLenToPosStates][kDistTableSizeMax];
++  UInt32 distancesPrices[kNumLenToPosStates][kNumFullDistances];
++  UInt32 alignPrices[kAlignTableSize];
++  UInt32 alignPriceCount;
++
++  UInt32 distTableSize;
++
++  unsigned lc, lp, pb;
++  unsigned lpMask, pbMask;
++
++  CLzmaProb *litProbs;
++
++  CLzmaProb isMatch[kNumStates][LZMA_NUM_PB_STATES_MAX];
++  CLzmaProb isRep[kNumStates];
++  CLzmaProb isRepG0[kNumStates];
++  CLzmaProb isRepG1[kNumStates];
++  CLzmaProb isRepG2[kNumStates];
++  CLzmaProb isRep0Long[kNumStates][LZMA_NUM_PB_STATES_MAX];
++
++  CLzmaProb posSlotEncoder[kNumLenToPosStates][1 << kNumPosSlotBits];
++  CLzmaProb posEncoders[kNumFullDistances - kEndPosModelIndex];
++  CLzmaProb posAlignEncoder[1 << kNumAlignBits];
++  
++  CLenPriceEnc lenEnc;
++  CLenPriceEnc repLenEnc;
++
++  unsigned lclp;
++
++  Bool fastMode;
++  
++  CRangeEnc rc;
++
++  Bool writeEndMark;
++  UInt64 nowPos64;
++  UInt32 matchPriceCount;
++  Bool finished;
++  Bool multiThread;
++
++  SRes result;
++  UInt32 dictSize;
++  UInt32 matchFinderCycles;
++
++  int needInit;
++
++  CSaveState saveState;
++} CLzmaEnc;
++
++void LzmaEnc_SaveState(CLzmaEncHandle pp)
++{
++  CLzmaEnc *p = (CLzmaEnc *)pp;
++  CSaveState *dest = &p->saveState;
++  int i;
++  dest->lenEnc = p->lenEnc;
++  dest->repLenEnc = p->repLenEnc;
++  dest->state = p->state;
++
++  for (i = 0; i < kNumStates; i++)
++  {
++    memcpy(dest->isMatch[i], p->isMatch[i], sizeof(p->isMatch[i]));
++    memcpy(dest->isRep0Long[i], p->isRep0Long[i], sizeof(p->isRep0Long[i]));
++  }
++  for (i = 0; i < kNumLenToPosStates; i++)
++    memcpy(dest->posSlotEncoder[i], p->posSlotEncoder[i], sizeof(p->posSlotEncoder[i]));
++  memcpy(dest->isRep, p->isRep, sizeof(p->isRep));
++  memcpy(dest->isRepG0, p->isRepG0, sizeof(p->isRepG0));
++  memcpy(dest->isRepG1, p->isRepG1, sizeof(p->isRepG1));
++  memcpy(dest->isRepG2, p->isRepG2, sizeof(p->isRepG2));
++  memcpy(dest->posEncoders, p->posEncoders, sizeof(p->posEncoders));
++  memcpy(dest->posAlignEncoder, p->posAlignEncoder, sizeof(p->posAlignEncoder));
++  memcpy(dest->reps, p->reps, sizeof(p->reps));
++  memcpy(dest->litProbs, p->litProbs, (0x300 << p->lclp) * sizeof(CLzmaProb));
++}
++
++void LzmaEnc_RestoreState(CLzmaEncHandle pp)
++{
++  CLzmaEnc *dest = (CLzmaEnc *)pp;
++  const CSaveState *p = &dest->saveState;
++  int i;
++  dest->lenEnc = p->lenEnc;
++  dest->repLenEnc = p->repLenEnc;
++  dest->state = p->state;
++
++  for (i = 0; i < kNumStates; i++)
++  {
++    memcpy(dest->isMatch[i], p->isMatch[i], sizeof(p->isMatch[i]));
++    memcpy(dest->isRep0Long[i], p->isRep0Long[i], sizeof(p->isRep0Long[i]));
++  }
++  for (i = 0; i < kNumLenToPosStates; i++)
++    memcpy(dest->posSlotEncoder[i], p->posSlotEncoder[i], sizeof(p->posSlotEncoder[i]));
++  memcpy(dest->isRep, p->isRep, sizeof(p->isRep));
++  memcpy(dest->isRepG0, p->isRepG0, sizeof(p->isRepG0));
++  memcpy(dest->isRepG1, p->isRepG1, sizeof(p->isRepG1));
++  memcpy(dest->isRepG2, p->isRepG2, sizeof(p->isRepG2));
++  memcpy(dest->posEncoders, p->posEncoders, sizeof(p->posEncoders));
++  memcpy(dest->posAlignEncoder, p->posAlignEncoder, sizeof(p->posAlignEncoder));
++  memcpy(dest->reps, p->reps, sizeof(p->reps));
++  memcpy(dest->litProbs, p->litProbs, (0x300 << dest->lclp) * sizeof(CLzmaProb));
++}
++
++SRes LzmaEnc_SetProps(CLzmaEncHandle pp, const CLzmaEncProps *props2)
++{
++  CLzmaEnc *p = (CLzmaEnc *)pp;
++  CLzmaEncProps props = *props2;
++  LzmaEncProps_Normalize(&props);
++
++  if (props.lc > LZMA_LC_MAX || props.lp > LZMA_LP_MAX || props.pb > LZMA_PB_MAX ||
++      props.dictSize > (1 << kDicLogSizeMaxCompress) || props.dictSize > (1 << 30))
++    return SZ_ERROR_PARAM;
++  p->dictSize = props.dictSize;
++  p->matchFinderCycles = props.mc;
++  {
++    unsigned fb = props.fb;
++    if (fb < 5)
++      fb = 5;
++    if (fb > LZMA_MATCH_LEN_MAX)
++      fb = LZMA_MATCH_LEN_MAX;
++    p->numFastBytes = fb;
++  }
++  p->lc = props.lc;
++  p->lp = props.lp;
++  p->pb = props.pb;
++  p->fastMode = (props.algo == 0);
++  p->matchFinderBase.btMode = props.btMode;
++  {
++    UInt32 numHashBytes = 4;
++    if (props.btMode)
++    {
++      if (props.numHashBytes < 2)
++        numHashBytes = 2;
++      else if (props.numHashBytes < 4)
++        numHashBytes = props.numHashBytes;
++    }
++    p->matchFinderBase.numHashBytes = numHashBytes;
++  }
++
++  p->matchFinderBase.cutValue = props.mc;
++
++  p->writeEndMark = props.writeEndMark;
++
++  #ifndef _7ZIP_ST
++  /*
++  if (newMultiThread != _multiThread)
++  {
++    ReleaseMatchFinder();
++    _multiThread = newMultiThread;
++  }
++  */
++  p->multiThread = (props.numThreads > 1);
++  #endif
++
++  return SZ_OK;
++}
++
++static const int kLiteralNextStates[kNumStates] = {0, 0, 0, 0, 1, 2, 3, 4,  5,  6,   4, 5};
++static const int kMatchNextStates[kNumStates]   = {7, 7, 7, 7, 7, 7, 7, 10, 10, 10, 10, 10};
++static const int kRepNextStates[kNumStates]     = {8, 8, 8, 8, 8, 8, 8, 11, 11, 11, 11, 11};
++static const int kShortRepNextStates[kNumStates]= {9, 9, 9, 9, 9, 9, 9, 11, 11, 11, 11, 11};
++
++#define IsCharState(s) ((s) < 7)
++
++#define GetLenToPosState(len) (((len) < kNumLenToPosStates + 1) ? (len) - 2 : kNumLenToPosStates - 1)
++
++#define kInfinityPrice (1 << 30)
++
++static void RangeEnc_Construct(CRangeEnc *p)
++{
++  p->outStream = 0;
++  p->bufBase = 0;
++}
++
++#define RangeEnc_GetProcessed(p) ((p)->processed + ((p)->buf - (p)->bufBase) + (p)->cacheSize)
++
++#define RC_BUF_SIZE (1 << 16)
++static int RangeEnc_Alloc(CRangeEnc *p, ISzAlloc *alloc)
++{
++  if (p->bufBase == 0)
++  {
++    p->bufBase = (Byte *)alloc->Alloc(alloc, RC_BUF_SIZE);
++    if (p->bufBase == 0)
++      return 0;
++    p->bufLim = p->bufBase + RC_BUF_SIZE;
++  }
++  return 1;
++}
++
++static void RangeEnc_Free(CRangeEnc *p, ISzAlloc *alloc)
++{
++  alloc->Free(alloc, p->bufBase);
++  p->bufBase = 0;
++}
++
++static void RangeEnc_Init(CRangeEnc *p)
++{
++  /* Stream.Init(); */
++  p->low = 0;
++  p->range = 0xFFFFFFFF;
++  p->cacheSize = 1;
++  p->cache = 0;
++
++  p->buf = p->bufBase;
++
++  p->processed = 0;
++  p->res = SZ_OK;
++}
++
++static void RangeEnc_FlushStream(CRangeEnc *p)
++{
++  size_t num;
++  if (p->res != SZ_OK)
++    return;
++  num = p->buf - p->bufBase;
++  if (num != p->outStream->Write(p->outStream, p->bufBase, num))
++    p->res = SZ_ERROR_WRITE;
++  p->processed += num;
++  p->buf = p->bufBase;
++}
++
++static void MY_FAST_CALL RangeEnc_ShiftLow(CRangeEnc *p)
++{
++  if ((UInt32)p->low < (UInt32)0xFF000000 || (int)(p->low >> 32) != 0)
++  {
++    Byte temp = p->cache;
++    do
++    {
++      Byte *buf = p->buf;
++      *buf++ = (Byte)(temp + (Byte)(p->low >> 32));
++      p->buf = buf;
++      if (buf == p->bufLim)
++        RangeEnc_FlushStream(p);
++      temp = 0xFF;
++    }
++    while (--p->cacheSize != 0);
++    p->cache = (Byte)((UInt32)p->low >> 24);
++  }
++  p->cacheSize++;
++  p->low = (UInt32)p->low << 8;
++}
++
++static void RangeEnc_FlushData(CRangeEnc *p)
++{
++  int i;
++  for (i = 0; i < 5; i++)
++    RangeEnc_ShiftLow(p);
++}
++
++static void RangeEnc_EncodeDirectBits(CRangeEnc *p, UInt32 value, int numBits)
++{
++  do
++  {
++    p->range >>= 1;
++    p->low += p->range & (0 - ((value >> --numBits) & 1));
++    if (p->range < kTopValue)
++    {
++      p->range <<= 8;
++      RangeEnc_ShiftLow(p);
++    }
++  }
++  while (numBits != 0);
++}
++
++static void RangeEnc_EncodeBit(CRangeEnc *p, CLzmaProb *prob, UInt32 symbol)
++{
++  UInt32 ttt = *prob;
++  UInt32 newBound = (p->range >> kNumBitModelTotalBits) * ttt;
++  if (symbol == 0)
++  {
++    p->range = newBound;
++    ttt += (kBitModelTotal - ttt) >> kNumMoveBits;
++  }
++  else
++  {
++    p->low += newBound;
++    p->range -= newBound;
++    ttt -= ttt >> kNumMoveBits;
++  }
++  *prob = (CLzmaProb)ttt;
++  if (p->range < kTopValue)
++  {
++    p->range <<= 8;
++    RangeEnc_ShiftLow(p);
++  }
++}
++
++static void LitEnc_Encode(CRangeEnc *p, CLzmaProb *probs, UInt32 symbol)
++{
++  symbol |= 0x100;
++  do
++  {
++    RangeEnc_EncodeBit(p, probs + (symbol >> 8), (symbol >> 7) & 1);
++    symbol <<= 1;
++  }
++  while (symbol < 0x10000);
++}
++
++static void LitEnc_EncodeMatched(CRangeEnc *p, CLzmaProb *probs, UInt32 symbol, UInt32 matchByte)
++{
++  UInt32 offs = 0x100;
++  symbol |= 0x100;
++  do
++  {
++    matchByte <<= 1;
++    RangeEnc_EncodeBit(p, probs + (offs + (matchByte & offs) + (symbol >> 8)), (symbol >> 7) & 1);
++    symbol <<= 1;
++    offs &= ~(matchByte ^ symbol);
++  }
++  while (symbol < 0x10000);
++}
++
++void LzmaEnc_InitPriceTables(UInt32 *ProbPrices)
++{
++  UInt32 i;
++  for (i = (1 << kNumMoveReducingBits) / 2; i < kBitModelTotal; i += (1 << kNumMoveReducingBits))
++  {
++    const int kCyclesBits = kNumBitPriceShiftBits;
++    UInt32 w = i;
++    UInt32 bitCount = 0;
++    int j;
++    for (j = 0; j < kCyclesBits; j++)
++    {
++      w = w * w;
++      bitCount <<= 1;
++      while (w >= ((UInt32)1 << 16))
++      {
++        w >>= 1;
++        bitCount++;
++      }
++    }
++    ProbPrices[i >> kNumMoveReducingBits] = ((kNumBitModelTotalBits << kCyclesBits) - 15 - bitCount);
++  }
++}
++
++
++#define GET_PRICE(prob, symbol) \
++  p->ProbPrices[((prob) ^ (((-(int)(symbol))) & (kBitModelTotal - 1))) >> kNumMoveReducingBits];
++
++#define GET_PRICEa(prob, symbol) \
++  ProbPrices[((prob) ^ ((-((int)(symbol))) & (kBitModelTotal - 1))) >> kNumMoveReducingBits];
++
++#define GET_PRICE_0(prob) p->ProbPrices[(prob) >> kNumMoveReducingBits]
++#define GET_PRICE_1(prob) p->ProbPrices[((prob) ^ (kBitModelTotal - 1)) >> kNumMoveReducingBits]
++
++#define GET_PRICE_0a(prob) ProbPrices[(prob) >> kNumMoveReducingBits]
++#define GET_PRICE_1a(prob) ProbPrices[((prob) ^ (kBitModelTotal - 1)) >> kNumMoveReducingBits]
++
++static UInt32 LitEnc_GetPrice(const CLzmaProb *probs, UInt32 symbol, UInt32 *ProbPrices)
++{
++  UInt32 price = 0;
++  symbol |= 0x100;
++  do
++  {
++    price += GET_PRICEa(probs[symbol >> 8], (symbol >> 7) & 1);
++    symbol <<= 1;
++  }
++  while (symbol < 0x10000);
++  return price;
++}
++
++static UInt32 LitEnc_GetPriceMatched(const CLzmaProb *probs, UInt32 symbol, UInt32 matchByte, UInt32 *ProbPrices)
++{
++  UInt32 price = 0;
++  UInt32 offs = 0x100;
++  symbol |= 0x100;
++  do
++  {
++    matchByte <<= 1;
++    price += GET_PRICEa(probs[offs + (matchByte & offs) + (symbol >> 8)], (symbol >> 7) & 1);
++    symbol <<= 1;
++    offs &= ~(matchByte ^ symbol);
++  }
++  while (symbol < 0x10000);
++  return price;
++}
++
++
++static void RcTree_Encode(CRangeEnc *rc, CLzmaProb *probs, int numBitLevels, UInt32 symbol)
++{
++  UInt32 m = 1;
++  int i;
++  for (i = numBitLevels; i != 0;)
++  {
++    UInt32 bit;
++    i--;
++    bit = (symbol >> i) & 1;
++    RangeEnc_EncodeBit(rc, probs + m, bit);
++    m = (m << 1) | bit;
++  }
++}
++
++static void RcTree_ReverseEncode(CRangeEnc *rc, CLzmaProb *probs, int numBitLevels, UInt32 symbol)
++{
++  UInt32 m = 1;
++  int i;
++  for (i = 0; i < numBitLevels; i++)
++  {
++    UInt32 bit = symbol & 1;
++    RangeEnc_EncodeBit(rc, probs + m, bit);
++    m = (m << 1) | bit;
++    symbol >>= 1;
++  }
++}
++
++static UInt32 RcTree_GetPrice(const CLzmaProb *probs, int numBitLevels, UInt32 symbol, UInt32 *ProbPrices)
++{
++  UInt32 price = 0;
++  symbol |= (1 << numBitLevels);
++  while (symbol != 1)
++  {
++    price += GET_PRICEa(probs[symbol >> 1], symbol & 1);
++    symbol >>= 1;
++  }
++  return price;
++}
++
++static UInt32 RcTree_ReverseGetPrice(const CLzmaProb *probs, int numBitLevels, UInt32 symbol, UInt32 *ProbPrices)
++{
++  UInt32 price = 0;
++  UInt32 m = 1;
++  int i;
++  for (i = numBitLevels; i != 0; i--)
++  {
++    UInt32 bit = symbol & 1;
++    symbol >>= 1;
++    price += GET_PRICEa(probs[m], bit);
++    m = (m << 1) | bit;
++  }
++  return price;
++}
++
++
++static void LenEnc_Init(CLenEnc *p)
++{
++  unsigned i;
++  p->choice = p->choice2 = kProbInitValue;
++  for (i = 0; i < (LZMA_NUM_PB_STATES_MAX << kLenNumLowBits); i++)
++    p->low[i] = kProbInitValue;
++  for (i = 0; i < (LZMA_NUM_PB_STATES_MAX << kLenNumMidBits); i++)
++    p->mid[i] = kProbInitValue;
++  for (i = 0; i < kLenNumHighSymbols; i++)
++    p->high[i] = kProbInitValue;
++}
++
++static void LenEnc_Encode(CLenEnc *p, CRangeEnc *rc, UInt32 symbol, UInt32 posState)
++{
++  if (symbol < kLenNumLowSymbols)
++  {
++    RangeEnc_EncodeBit(rc, &p->choice, 0);
++    RcTree_Encode(rc, p->low + (posState << kLenNumLowBits), kLenNumLowBits, symbol);
++  }
++  else
++  {
++    RangeEnc_EncodeBit(rc, &p->choice, 1);
++    if (symbol < kLenNumLowSymbols + kLenNumMidSymbols)
++    {
++      RangeEnc_EncodeBit(rc, &p->choice2, 0);
++      RcTree_Encode(rc, p->mid + (posState << kLenNumMidBits), kLenNumMidBits, symbol - kLenNumLowSymbols);
++    }
++    else
++    {
++      RangeEnc_EncodeBit(rc, &p->choice2, 1);
++      RcTree_Encode(rc, p->high, kLenNumHighBits, symbol - kLenNumLowSymbols - kLenNumMidSymbols);
++    }
++  }
++}
++
++static void LenEnc_SetPrices(CLenEnc *p, UInt32 posState, UInt32 numSymbols, UInt32 *prices, UInt32 *ProbPrices)
++{
++  UInt32 a0 = GET_PRICE_0a(p->choice);
++  UInt32 a1 = GET_PRICE_1a(p->choice);
++  UInt32 b0 = a1 + GET_PRICE_0a(p->choice2);
++  UInt32 b1 = a1 + GET_PRICE_1a(p->choice2);
++  UInt32 i = 0;
++  for (i = 0; i < kLenNumLowSymbols; i++)
++  {
++    if (i >= numSymbols)
++      return;
++    prices[i] = a0 + RcTree_GetPrice(p->low + (posState << kLenNumLowBits), kLenNumLowBits, i, ProbPrices);
++  }
++  for (; i < kLenNumLowSymbols + kLenNumMidSymbols; i++)
++  {
++    if (i >= numSymbols)
++      return;
++    prices[i] = b0 + RcTree_GetPrice(p->mid + (posState << kLenNumMidBits), kLenNumMidBits, i - kLenNumLowSymbols, ProbPrices);
++  }
++  for (; i < numSymbols; i++)
++    prices[i] = b1 + RcTree_GetPrice(p->high, kLenNumHighBits, i - kLenNumLowSymbols - kLenNumMidSymbols, ProbPrices);
++}
++
++static void MY_FAST_CALL LenPriceEnc_UpdateTable(CLenPriceEnc *p, UInt32 posState, UInt32 *ProbPrices)
++{
++  LenEnc_SetPrices(&p->p, posState, p->tableSize, p->prices[posState], ProbPrices);
++  p->counters[posState] = p->tableSize;
++}
++
++static void LenPriceEnc_UpdateTables(CLenPriceEnc *p, UInt32 numPosStates, UInt32 *ProbPrices)
++{
++  UInt32 posState;
++  for (posState = 0; posState < numPosStates; posState++)
++    LenPriceEnc_UpdateTable(p, posState, ProbPrices);
++}
++
++static void LenEnc_Encode2(CLenPriceEnc *p, CRangeEnc *rc, UInt32 symbol, UInt32 posState, Bool updatePrice, UInt32 *ProbPrices)
++{
++  LenEnc_Encode(&p->p, rc, symbol, posState);
++  if (updatePrice)
++    if (--p->counters[posState] == 0)
++      LenPriceEnc_UpdateTable(p, posState, ProbPrices);
++}
++
++
++
++
++static void MovePos(CLzmaEnc *p, UInt32 num)
++{
++  #ifdef SHOW_STAT
++  ttt += num;
++  printf("\n MovePos %d", num);
++  #endif
++  if (num != 0)
++  {
++    p->additionalOffset += num;
++    p->matchFinder.Skip(p->matchFinderObj, num);
++  }
++}
++
++static UInt32 ReadMatchDistances(CLzmaEnc *p, UInt32 *numDistancePairsRes)
++{
++  UInt32 lenRes = 0, numPairs;
++  p->numAvail = p->matchFinder.GetNumAvailableBytes(p->matchFinderObj);
++  numPairs = p->matchFinder.GetMatches(p->matchFinderObj, p->matches);
++  #ifdef SHOW_STAT
++  printf("\n i = %d numPairs = %d    ", ttt, numPairs / 2);
++  ttt++;
++  {
++    UInt32 i;
++    for (i = 0; i < numPairs; i += 2)
++      printf("%2d %6d   | ", p->matches[i], p->matches[i + 1]);
++  }
++  #endif
++  if (numPairs > 0)
++  {
++    lenRes = p->matches[numPairs - 2];
++    if (lenRes == p->numFastBytes)
++    {
++      const Byte *pby = p->matchFinder.GetPointerToCurrentPos(p->matchFinderObj) - 1;
++      UInt32 distance = p->matches[numPairs - 1] + 1;
++      UInt32 numAvail = p->numAvail;
++      if (numAvail > LZMA_MATCH_LEN_MAX)
++        numAvail = LZMA_MATCH_LEN_MAX;
++      {
++        const Byte *pby2 = pby - distance;
++        for (; lenRes < numAvail && pby[lenRes] == pby2[lenRes]; lenRes++);
++      }
++    }
++  }
++  p->additionalOffset++;
++  *numDistancePairsRes = numPairs;
++  return lenRes;
++}
++
++
++#define MakeAsChar(p) (p)->backPrev = (UInt32)(-1); (p)->prev1IsChar = False;
++#define MakeAsShortRep(p) (p)->backPrev = 0; (p)->prev1IsChar = False;
++#define IsShortRep(p) ((p)->backPrev == 0)
++
++static UInt32 GetRepLen1Price(CLzmaEnc *p, UInt32 state, UInt32 posState)
++{
++  return
++    GET_PRICE_0(p->isRepG0[state]) +
++    GET_PRICE_0(p->isRep0Long[state][posState]);
++}
++
++static UInt32 GetPureRepPrice(CLzmaEnc *p, UInt32 repIndex, UInt32 state, UInt32 posState)
++{
++  UInt32 price;
++  if (repIndex == 0)
++  {
++    price = GET_PRICE_0(p->isRepG0[state]);
++    price += GET_PRICE_1(p->isRep0Long[state][posState]);
++  }
++  else
++  {
++    price = GET_PRICE_1(p->isRepG0[state]);
++    if (repIndex == 1)
++      price += GET_PRICE_0(p->isRepG1[state]);
++    else
++    {
++      price += GET_PRICE_1(p->isRepG1[state]);
++      price += GET_PRICE(p->isRepG2[state], repIndex - 2);
++    }
++  }
++  return price;
++}
++
++static UInt32 GetRepPrice(CLzmaEnc *p, UInt32 repIndex, UInt32 len, UInt32 state, UInt32 posState)
++{
++  return p->repLenEnc.prices[posState][len - LZMA_MATCH_LEN_MIN] +
++    GetPureRepPrice(p, repIndex, state, posState);
++}
++
++static UInt32 Backward(CLzmaEnc *p, UInt32 *backRes, UInt32 cur)
++{
++  UInt32 posMem = p->opt[cur].posPrev;
++  UInt32 backMem = p->opt[cur].backPrev;
++  p->optimumEndIndex = cur;
++  do
++  {
++    if (p->opt[cur].prev1IsChar)
++    {
++      MakeAsChar(&p->opt[posMem])
++      p->opt[posMem].posPrev = posMem - 1;
++      if (p->opt[cur].prev2)
++      {
++        p->opt[posMem - 1].prev1IsChar = False;
++        p->opt[posMem - 1].posPrev = p->opt[cur].posPrev2;
++        p->opt[posMem - 1].backPrev = p->opt[cur].backPrev2;
++      }
++    }
++    {
++      UInt32 posPrev = posMem;
++      UInt32 backCur = backMem;
++      
++      backMem = p->opt[posPrev].backPrev;
++      posMem = p->opt[posPrev].posPrev;
++      
++      p->opt[posPrev].backPrev = backCur;
++      p->opt[posPrev].posPrev = cur;
++      cur = posPrev;
++    }
++  }
++  while (cur != 0);
++  *backRes = p->opt[0].backPrev;
++  p->optimumCurrentIndex  = p->opt[0].posPrev;
++  return p->optimumCurrentIndex;
++}
++
++#define LIT_PROBS(pos, prevByte) (p->litProbs + ((((pos) & p->lpMask) << p->lc) + ((prevByte) >> (8 - p->lc))) * 0x300)
++
++static UInt32 GetOptimum(CLzmaEnc *p, UInt32 position, UInt32 *backRes)
++{
++  UInt32 numAvail, mainLen, numPairs, repMaxIndex, i, posState, lenEnd, len, cur;
++  UInt32 matchPrice, repMatchPrice, normalMatchPrice;
++  UInt32 reps[LZMA_NUM_REPS], repLens[LZMA_NUM_REPS];
++  UInt32 *matches;
++  const Byte *data;
++  Byte curByte, matchByte;
++  if (p->optimumEndIndex != p->optimumCurrentIndex)
++  {
++    const COptimal *opt = &p->opt[p->optimumCurrentIndex];
++    UInt32 lenRes = opt->posPrev - p->optimumCurrentIndex;
++    *backRes = opt->backPrev;
++    p->optimumCurrentIndex = opt->posPrev;
++    return lenRes;
++  }
++  p->optimumCurrentIndex = p->optimumEndIndex = 0;
++  
++  if (p->additionalOffset == 0)
++    mainLen = ReadMatchDistances(p, &numPairs);
++  else
++  {
++    mainLen = p->longestMatchLength;
++    numPairs = p->numPairs;
++  }
++
++  numAvail = p->numAvail;
++  if (numAvail < 2)
++  {
++    *backRes = (UInt32)(-1);
++    return 1;
++  }
++  if (numAvail > LZMA_MATCH_LEN_MAX)
++    numAvail = LZMA_MATCH_LEN_MAX;
++
++  data = p->matchFinder.GetPointerToCurrentPos(p->matchFinderObj) - 1;
++  repMaxIndex = 0;
++  for (i = 0; i < LZMA_NUM_REPS; i++)
++  {
++    UInt32 lenTest;
++    const Byte *data2;
++    reps[i] = p->reps[i];
++    data2 = data - (reps[i] + 1);
++    if (data[0] != data2[0] || data[1] != data2[1])
++    {
++      repLens[i] = 0;
++      continue;
++    }
++    for (lenTest = 2; lenTest < numAvail && data[lenTest] == data2[lenTest]; lenTest++);
++    repLens[i] = lenTest;
++    if (lenTest > repLens[repMaxIndex])
++      repMaxIndex = i;
++  }
++  if (repLens[repMaxIndex] >= p->numFastBytes)
++  {
++    UInt32 lenRes;
++    *backRes = repMaxIndex;
++    lenRes = repLens[repMaxIndex];
++    MovePos(p, lenRes - 1);
++    return lenRes;
++  }
++
++  matches = p->matches;
++  if (mainLen >= p->numFastBytes)
++  {
++    *backRes = matches[numPairs - 1] + LZMA_NUM_REPS;
++    MovePos(p, mainLen - 1);
++    return mainLen;
++  }
++  curByte = *data;
++  matchByte = *(data - (reps[0] + 1));
++
++  if (mainLen < 2 && curByte != matchByte && repLens[repMaxIndex] < 2)
++  {
++    *backRes = (UInt32)-1;
++    return 1;
++  }
++
++  p->opt[0].state = (CState)p->state;
++
++  posState = (position & p->pbMask);
++
++  {
++    const CLzmaProb *probs = LIT_PROBS(position, *(data - 1));
++    p->opt[1].price = GET_PRICE_0(p->isMatch[p->state][posState]) +
++        (!IsCharState(p->state) ?
++          LitEnc_GetPriceMatched(probs, curByte, matchByte, p->ProbPrices) :
++          LitEnc_GetPrice(probs, curByte, p->ProbPrices));
++  }
++
++  MakeAsChar(&p->opt[1]);
++
++  matchPrice = GET_PRICE_1(p->isMatch[p->state][posState]);
++  repMatchPrice = matchPrice + GET_PRICE_1(p->isRep[p->state]);
++
++  if (matchByte == curByte)
++  {
++    UInt32 shortRepPrice = repMatchPrice + GetRepLen1Price(p, p->state, posState);
++    if (shortRepPrice < p->opt[1].price)
++    {
++      p->opt[1].price = shortRepPrice;
++      MakeAsShortRep(&p->opt[1]);
++    }
++  }
++  lenEnd = ((mainLen >= repLens[repMaxIndex]) ? mainLen : repLens[repMaxIndex]);
++
++  if (lenEnd < 2)
++  {
++    *backRes = p->opt[1].backPrev;
++    return 1;
++  }
++
++  p->opt[1].posPrev = 0;
++  for (i = 0; i < LZMA_NUM_REPS; i++)
++    p->opt[0].backs[i] = reps[i];
++
++  len = lenEnd;
++  do
++    p->opt[len--].price = kInfinityPrice;
++  while (len >= 2);
++
++  for (i = 0; i < LZMA_NUM_REPS; i++)
++  {
++    UInt32 repLen = repLens[i];
++    UInt32 price;
++    if (repLen < 2)
++      continue;
++    price = repMatchPrice + GetPureRepPrice(p, i, p->state, posState);
++    do
++    {
++      UInt32 curAndLenPrice = price + p->repLenEnc.prices[posState][repLen - 2];
++      COptimal *opt = &p->opt[repLen];
++      if (curAndLenPrice < opt->price)
++      {
++        opt->price = curAndLenPrice;
++        opt->posPrev = 0;
++        opt->backPrev = i;
++        opt->prev1IsChar = False;
++      }
++    }
++    while (--repLen >= 2);
++  }
++
++  normalMatchPrice = matchPrice + GET_PRICE_0(p->isRep[p->state]);
++
++  len = ((repLens[0] >= 2) ? repLens[0] + 1 : 2);
++  if (len <= mainLen)
++  {
++    UInt32 offs = 0;
++    while (len > matches[offs])
++      offs += 2;
++    for (; ; len++)
++    {
++      COptimal *opt;
++      UInt32 distance = matches[offs + 1];
++
++      UInt32 curAndLenPrice = normalMatchPrice + p->lenEnc.prices[posState][len - LZMA_MATCH_LEN_MIN];
++      UInt32 lenToPosState = GetLenToPosState(len);
++      if (distance < kNumFullDistances)
++        curAndLenPrice += p->distancesPrices[lenToPosState][distance];
++      else
++      {
++        UInt32 slot;
++        GetPosSlot2(distance, slot);
++        curAndLenPrice += p->alignPrices[distance & kAlignMask] + p->posSlotPrices[lenToPosState][slot];
++      }
++      opt = &p->opt[len];
++      if (curAndLenPrice < opt->price)
++      {
++        opt->price = curAndLenPrice;
++        opt->posPrev = 0;
++        opt->backPrev = distance + LZMA_NUM_REPS;
++        opt->prev1IsChar = False;
++      }
++      if (len == matches[offs])
++      {
++        offs += 2;
++        if (offs == numPairs)
++          break;
++      }
++    }
++  }
++
++  cur = 0;
++
++    #ifdef SHOW_STAT2
++    if (position >= 0)
++    {
++      unsigned i;
++      printf("\n pos = %4X", position);
++      for (i = cur; i <= lenEnd; i++)
++      printf("\nprice[%4X] = %d", position - cur + i, p->opt[i].price);
++    }
++    #endif
++
++  for (;;)
++  {
++    UInt32 numAvailFull, newLen, numPairs, posPrev, state, posState, startLen;
++    UInt32 curPrice, curAnd1Price, matchPrice, repMatchPrice;
++    Bool nextIsChar;
++    Byte curByte, matchByte;
++    const Byte *data;
++    COptimal *curOpt;
++    COptimal *nextOpt;
++
++    cur++;
++    if (cur == lenEnd)
++      return Backward(p, backRes, cur);
++
++    newLen = ReadMatchDistances(p, &numPairs);
++    if (newLen >= p->numFastBytes)
++    {
++      p->numPairs = numPairs;
++      p->longestMatchLength = newLen;
++      return Backward(p, backRes, cur);
++    }
++    position++;
++    curOpt = &p->opt[cur];
++    posPrev = curOpt->posPrev;
++    if (curOpt->prev1IsChar)
++    {
++      posPrev--;
++      if (curOpt->prev2)
++      {
++        state = p->opt[curOpt->posPrev2].state;
++        if (curOpt->backPrev2 < LZMA_NUM_REPS)
++          state = kRepNextStates[state];
++        else
++          state = kMatchNextStates[state];
++      }
++      else
++        state = p->opt[posPrev].state;
++      state = kLiteralNextStates[state];
++    }
++    else
++      state = p->opt[posPrev].state;
++    if (posPrev == cur - 1)
++    {
++      if (IsShortRep(curOpt))
++        state = kShortRepNextStates[state];
++      else
++        state = kLiteralNextStates[state];
++    }
++    else
++    {
++      UInt32 pos;
++      const COptimal *prevOpt;
++      if (curOpt->prev1IsChar && curOpt->prev2)
++      {
++        posPrev = curOpt->posPrev2;
++        pos = curOpt->backPrev2;
++        state = kRepNextStates[state];
++      }
++      else
++      {
++        pos = curOpt->backPrev;
++        if (pos < LZMA_NUM_REPS)
++          state = kRepNextStates[state];
++        else
++          state = kMatchNextStates[state];
++      }
++      prevOpt = &p->opt[posPrev];
++      if (pos < LZMA_NUM_REPS)
++      {
++        UInt32 i;
++        reps[0] = prevOpt->backs[pos];
++        for (i = 1; i <= pos; i++)
++          reps[i] = prevOpt->backs[i - 1];
++        for (; i < LZMA_NUM_REPS; i++)
++          reps[i] = prevOpt->backs[i];
++      }
++      else
++      {
++        UInt32 i;
++        reps[0] = (pos - LZMA_NUM_REPS);
++        for (i = 1; i < LZMA_NUM_REPS; i++)
++          reps[i] = prevOpt->backs[i - 1];
++      }
++    }
++    curOpt->state = (CState)state;
++
++    curOpt->backs[0] = reps[0];
++    curOpt->backs[1] = reps[1];
++    curOpt->backs[2] = reps[2];
++    curOpt->backs[3] = reps[3];
++
++    curPrice = curOpt->price;
++    nextIsChar = False;
++    data = p->matchFinder.GetPointerToCurrentPos(p->matchFinderObj) - 1;
++    curByte = *data;
++    matchByte = *(data - (reps[0] + 1));
++
++    posState = (position & p->pbMask);
++
++    curAnd1Price = curPrice + GET_PRICE_0(p->isMatch[state][posState]);
++    {
++      const CLzmaProb *probs = LIT_PROBS(position, *(data - 1));
++      curAnd1Price +=
++        (!IsCharState(state) ?
++          LitEnc_GetPriceMatched(probs, curByte, matchByte, p->ProbPrices) :
++          LitEnc_GetPrice(probs, curByte, p->ProbPrices));
++    }
++
++    nextOpt = &p->opt[cur + 1];
++
++    if (curAnd1Price < nextOpt->price)
++    {
++      nextOpt->price = curAnd1Price;
++      nextOpt->posPrev = cur;
++      MakeAsChar(nextOpt);
++      nextIsChar = True;
++    }
++
++    matchPrice = curPrice + GET_PRICE_1(p->isMatch[state][posState]);
++    repMatchPrice = matchPrice + GET_PRICE_1(p->isRep[state]);
++    
++    if (matchByte == curByte && !(nextOpt->posPrev < cur && nextOpt->backPrev == 0))
++    {
++      UInt32 shortRepPrice = repMatchPrice + GetRepLen1Price(p, state, posState);
++      if (shortRepPrice <= nextOpt->price)
++      {
++        nextOpt->price = shortRepPrice;
++        nextOpt->posPrev = cur;
++        MakeAsShortRep(nextOpt);
++        nextIsChar = True;
++      }
++    }
++    numAvailFull = p->numAvail;
++    {
++      UInt32 temp = kNumOpts - 1 - cur;
++      if (temp < numAvailFull)
++        numAvailFull = temp;
++    }
++
++    if (numAvailFull < 2)
++      continue;
++    numAvail = (numAvailFull <= p->numFastBytes ? numAvailFull : p->numFastBytes);
++
++    if (!nextIsChar && matchByte != curByte) /* speed optimization */
++    {
++      /* try Literal + rep0 */
++      UInt32 temp;
++      UInt32 lenTest2;
++      const Byte *data2 = data - (reps[0] + 1);
++      UInt32 limit = p->numFastBytes + 1;
++      if (limit > numAvailFull)
++        limit = numAvailFull;
++
++      for (temp = 1; temp < limit && data[temp] == data2[temp]; temp++);
++      lenTest2 = temp - 1;
++      if (lenTest2 >= 2)
++      {
++        UInt32 state2 = kLiteralNextStates[state];
++        UInt32 posStateNext = (position + 1) & p->pbMask;
++        UInt32 nextRepMatchPrice = curAnd1Price +
++            GET_PRICE_1(p->isMatch[state2][posStateNext]) +
++            GET_PRICE_1(p->isRep[state2]);
++        /* for (; lenTest2 >= 2; lenTest2--) */
++        {
++          UInt32 curAndLenPrice;
++          COptimal *opt;
++          UInt32 offset = cur + 1 + lenTest2;
++          while (lenEnd < offset)
++            p->opt[++lenEnd].price = kInfinityPrice;
++          curAndLenPrice = nextRepMatchPrice + GetRepPrice(p, 0, lenTest2, state2, posStateNext);
++          opt = &p->opt[offset];
++          if (curAndLenPrice < opt->price)
++          {
++            opt->price = curAndLenPrice;
++            opt->posPrev = cur + 1;
++            opt->backPrev = 0;
++            opt->prev1IsChar = True;
++            opt->prev2 = False;
++          }
++        }
++      }
++    }
++    
++    startLen = 2; /* speed optimization */
++    {
++    UInt32 repIndex;
++    for (repIndex = 0; repIndex < LZMA_NUM_REPS; repIndex++)
++    {
++      UInt32 lenTest;
++      UInt32 lenTestTemp;
++      UInt32 price;
++      const Byte *data2 = data - (reps[repIndex] + 1);
++      if (data[0] != data2[0] || data[1] != data2[1])
++        continue;
++      for (lenTest = 2; lenTest < numAvail && data[lenTest] == data2[lenTest]; lenTest++);
++      while (lenEnd < cur + lenTest)
++        p->opt[++lenEnd].price = kInfinityPrice;
++      lenTestTemp = lenTest;
++      price = repMatchPrice + GetPureRepPrice(p, repIndex, state, posState);
++      do
++      {
++        UInt32 curAndLenPrice = price + p->repLenEnc.prices[posState][lenTest - 2];
++        COptimal *opt = &p->opt[cur + lenTest];
++        if (curAndLenPrice < opt->price)
++        {
++          opt->price = curAndLenPrice;
++          opt->posPrev = cur;
++          opt->backPrev = repIndex;
++          opt->prev1IsChar = False;
++        }
++      }
++      while (--lenTest >= 2);
++      lenTest = lenTestTemp;
++      
++      if (repIndex == 0)
++        startLen = lenTest + 1;
++        
++      /* if (_maxMode) */
++        {
++          UInt32 lenTest2 = lenTest + 1;
++          UInt32 limit = lenTest2 + p->numFastBytes;
++          UInt32 nextRepMatchPrice;
++          if (limit > numAvailFull)
++            limit = numAvailFull;
++          for (; lenTest2 < limit && data[lenTest2] == data2[lenTest2]; lenTest2++);
++          lenTest2 -= lenTest + 1;
++          if (lenTest2 >= 2)
++          {
++            UInt32 state2 = kRepNextStates[state];
++            UInt32 posStateNext = (position + lenTest) & p->pbMask;
++            UInt32 curAndLenCharPrice =
++                price + p->repLenEnc.prices[posState][lenTest - 2] +
++                GET_PRICE_0(p->isMatch[state2][posStateNext]) +
++                LitEnc_GetPriceMatched(LIT_PROBS(position + lenTest, data[lenTest - 1]),
++                    data[lenTest], data2[lenTest], p->ProbPrices);
++            state2 = kLiteralNextStates[state2];
++            posStateNext = (position + lenTest + 1) & p->pbMask;
++            nextRepMatchPrice = curAndLenCharPrice +
++                GET_PRICE_1(p->isMatch[state2][posStateNext]) +
++                GET_PRICE_1(p->isRep[state2]);
++            
++            /* for (; lenTest2 >= 2; lenTest2--) */
++            {
++              UInt32 curAndLenPrice;
++              COptimal *opt;
++              UInt32 offset = cur + lenTest + 1 + lenTest2;
++              while (lenEnd < offset)
++                p->opt[++lenEnd].price = kInfinityPrice;
++              curAndLenPrice = nextRepMatchPrice + GetRepPrice(p, 0, lenTest2, state2, posStateNext);
++              opt = &p->opt[offset];
++              if (curAndLenPrice < opt->price)
++              {
++                opt->price = curAndLenPrice;
++                opt->posPrev = cur + lenTest + 1;
++                opt->backPrev = 0;
++                opt->prev1IsChar = True;
++                opt->prev2 = True;
++                opt->posPrev2 = cur;
++                opt->backPrev2 = repIndex;
++              }
++            }
++          }
++        }
++    }
++    }
++    /* for (UInt32 lenTest = 2; lenTest <= newLen; lenTest++) */
++    if (newLen > numAvail)
++    {
++      newLen = numAvail;
++      for (numPairs = 0; newLen > matches[numPairs]; numPairs += 2);
++      matches[numPairs] = newLen;
++      numPairs += 2;
++    }
++    if (newLen >= startLen)
++    {
++      UInt32 normalMatchPrice = matchPrice + GET_PRICE_0(p->isRep[state]);
++      UInt32 offs, curBack, posSlot;
++      UInt32 lenTest;
++      while (lenEnd < cur + newLen)
++        p->opt[++lenEnd].price = kInfinityPrice;
++
++      offs = 0;
++      while (startLen > matches[offs])
++        offs += 2;
++      curBack = matches[offs + 1];
++      GetPosSlot2(curBack, posSlot);
++      for (lenTest = /*2*/ startLen; ; lenTest++)
++      {
++        UInt32 curAndLenPrice = normalMatchPrice + p->lenEnc.prices[posState][lenTest - LZMA_MATCH_LEN_MIN];
++        UInt32 lenToPosState = GetLenToPosState(lenTest);
++        COptimal *opt;
++        if (curBack < kNumFullDistances)
++          curAndLenPrice += p->distancesPrices[lenToPosState][curBack];
++        else
++          curAndLenPrice += p->posSlotPrices[lenToPosState][posSlot] + p->alignPrices[curBack & kAlignMask];
++        
++        opt = &p->opt[cur + lenTest];
++        if (curAndLenPrice < opt->price)
++        {
++          opt->price = curAndLenPrice;
++          opt->posPrev = cur;
++          opt->backPrev = curBack + LZMA_NUM_REPS;
++          opt->prev1IsChar = False;
++        }
++
++        if (/*_maxMode && */lenTest == matches[offs])
++        {
++          /* Try Match + Literal + Rep0 */
++          const Byte *data2 = data - (curBack + 1);
++          UInt32 lenTest2 = lenTest + 1;
++          UInt32 limit = lenTest2 + p->numFastBytes;
++          UInt32 nextRepMatchPrice;
++          if (limit > numAvailFull)
++            limit = numAvailFull;
++          for (; lenTest2 < limit && data[lenTest2] == data2[lenTest2]; lenTest2++);
++          lenTest2 -= lenTest + 1;
++          if (lenTest2 >= 2)
++          {
++            UInt32 state2 = kMatchNextStates[state];
++            UInt32 posStateNext = (position + lenTest) & p->pbMask;
++            UInt32 curAndLenCharPrice = curAndLenPrice +
++                GET_PRICE_0(p->isMatch[state2][posStateNext]) +
++                LitEnc_GetPriceMatched(LIT_PROBS(position + lenTest, data[lenTest - 1]),
++                    data[lenTest], data2[lenTest], p->ProbPrices);
++            state2 = kLiteralNextStates[state2];
++            posStateNext = (posStateNext + 1) & p->pbMask;
++            nextRepMatchPrice = curAndLenCharPrice +
++                GET_PRICE_1(p->isMatch[state2][posStateNext]) +
++                GET_PRICE_1(p->isRep[state2]);
++            
++            /* for (; lenTest2 >= 2; lenTest2--) */
++            {
++              UInt32 offset = cur + lenTest + 1 + lenTest2;
++              UInt32 curAndLenPrice;
++              COptimal *opt;
++              while (lenEnd < offset)
++                p->opt[++lenEnd].price = kInfinityPrice;
++              curAndLenPrice = nextRepMatchPrice + GetRepPrice(p, 0, lenTest2, state2, posStateNext);
++              opt = &p->opt[offset];
++              if (curAndLenPrice < opt->price)
++              {
++                opt->price = curAndLenPrice;
++                opt->posPrev = cur + lenTest + 1;
++                opt->backPrev = 0;
++                opt->prev1IsChar = True;
++                opt->prev2 = True;
++                opt->posPrev2 = cur;
++                opt->backPrev2 = curBack + LZMA_NUM_REPS;
++              }
++            }
++          }
++          offs += 2;
++          if (offs == numPairs)
++            break;
++          curBack = matches[offs + 1];
++          if (curBack >= kNumFullDistances)
++            GetPosSlot2(curBack, posSlot);
++        }
++      }
++    }
++  }
++}
++
++#define ChangePair(smallDist, bigDist) (((bigDist) >> 7) > (smallDist))
++
++static UInt32 GetOptimumFast(CLzmaEnc *p, UInt32 *backRes)
++{
++  UInt32 numAvail, mainLen, mainDist, numPairs, repIndex, repLen, i;
++  const Byte *data;
++  const UInt32 *matches;
++
++  if (p->additionalOffset == 0)
++    mainLen = ReadMatchDistances(p, &numPairs);
++  else
++  {
++    mainLen = p->longestMatchLength;
++    numPairs = p->numPairs;
++  }
++
++  numAvail = p->numAvail;
++  *backRes = (UInt32)-1;
++  if (numAvail < 2)
++    return 1;
++  if (numAvail > LZMA_MATCH_LEN_MAX)
++    numAvail = LZMA_MATCH_LEN_MAX;
++  data = p->matchFinder.GetPointerToCurrentPos(p->matchFinderObj) - 1;
++
++  repLen = repIndex = 0;
++  for (i = 0; i < LZMA_NUM_REPS; i++)
++  {
++    UInt32 len;
++    const Byte *data2 = data - (p->reps[i] + 1);
++    if (data[0] != data2[0] || data[1] != data2[1])
++      continue;
++    for (len = 2; len < numAvail && data[len] == data2[len]; len++);
++    if (len >= p->numFastBytes)
++    {
++      *backRes = i;
++      MovePos(p, len - 1);
++      return len;
++    }
++    if (len > repLen)
++    {
++      repIndex = i;
++      repLen = len;
++    }
++  }
++
++  matches = p->matches;
++  if (mainLen >= p->numFastBytes)
++  {
++    *backRes = matches[numPairs - 1] + LZMA_NUM_REPS;
++    MovePos(p, mainLen - 1);
++    return mainLen;
++  }
++
++  mainDist = 0; /* for GCC */
++  if (mainLen >= 2)
++  {
++    mainDist = matches[numPairs - 1];
++    while (numPairs > 2 && mainLen == matches[numPairs - 4] + 1)
++    {
++      if (!ChangePair(matches[numPairs - 3], mainDist))
++        break;
++      numPairs -= 2;
++      mainLen = matches[numPairs - 2];
++      mainDist = matches[numPairs - 1];
++    }
++    if (mainLen == 2 && mainDist >= 0x80)
++      mainLen = 1;
++  }
++
++  if (repLen >= 2 && (
++        (repLen + 1 >= mainLen) ||
++        (repLen + 2 >= mainLen && mainDist >= (1 << 9)) ||
++        (repLen + 3 >= mainLen && mainDist >= (1 << 15))))
++  {
++    *backRes = repIndex;
++    MovePos(p, repLen - 1);
++    return repLen;
++  }
++  
++  if (mainLen < 2 || numAvail <= 2)
++    return 1;
++
++  p->longestMatchLength = ReadMatchDistances(p, &p->numPairs);
++  if (p->longestMatchLength >= 2)
++  {
++    UInt32 newDistance = matches[p->numPairs - 1];
++    if ((p->longestMatchLength >= mainLen && newDistance < mainDist) ||
++        (p->longestMatchLength == mainLen + 1 && !ChangePair(mainDist, newDistance)) ||
++        (p->longestMatchLength > mainLen + 1) ||
++        (p->longestMatchLength + 1 >= mainLen && mainLen >= 3 && ChangePair(newDistance, mainDist)))
++      return 1;
++  }
++  
++  data = p->matchFinder.GetPointerToCurrentPos(p->matchFinderObj) - 1;
++  for (i = 0; i < LZMA_NUM_REPS; i++)
++  {
++    UInt32 len, limit;
++    const Byte *data2 = data - (p->reps[i] + 1);
++    if (data[0] != data2[0] || data[1] != data2[1])
++      continue;
++    limit = mainLen - 1;
++    for (len = 2; len < limit && data[len] == data2[len]; len++);
++    if (len >= limit)
++      return 1;
++  }
++  *backRes = mainDist + LZMA_NUM_REPS;
++  MovePos(p, mainLen - 2);
++  return mainLen;
++}
++
++static void WriteEndMarker(CLzmaEnc *p, UInt32 posState)
++{
++  UInt32 len;
++  RangeEnc_EncodeBit(&p->rc, &p->isMatch[p->state][posState], 1);
++  RangeEnc_EncodeBit(&p->rc, &p->isRep[p->state], 0);
++  p->state = kMatchNextStates[p->state];
++  len = LZMA_MATCH_LEN_MIN;
++  LenEnc_Encode2(&p->lenEnc, &p->rc, len - LZMA_MATCH_LEN_MIN, posState, !p->fastMode, p->ProbPrices);
++  RcTree_Encode(&p->rc, p->posSlotEncoder[GetLenToPosState(len)], kNumPosSlotBits, (1 << kNumPosSlotBits) - 1);
++  RangeEnc_EncodeDirectBits(&p->rc, (((UInt32)1 << 30) - 1) >> kNumAlignBits, 30 - kNumAlignBits);
++  RcTree_ReverseEncode(&p->rc, p->posAlignEncoder, kNumAlignBits, kAlignMask);
++}
++
++static SRes CheckErrors(CLzmaEnc *p)
++{
++  if (p->result != SZ_OK)
++    return p->result;
++  if (p->rc.res != SZ_OK)
++    p->result = SZ_ERROR_WRITE;
++  if (p->matchFinderBase.result != SZ_OK)
++    p->result = SZ_ERROR_READ;
++  if (p->result != SZ_OK)
++    p->finished = True;
++  return p->result;
++}
++
++static SRes Flush(CLzmaEnc *p, UInt32 nowPos)
++{
++  /* ReleaseMFStream(); */
++  p->finished = True;
++  if (p->writeEndMark)
++    WriteEndMarker(p, nowPos & p->pbMask);
++  RangeEnc_FlushData(&p->rc);
++  RangeEnc_FlushStream(&p->rc);
++  return CheckErrors(p);
++}
++
++static void FillAlignPrices(CLzmaEnc *p)
++{
++  UInt32 i;
++  for (i = 0; i < kAlignTableSize; i++)
++    p->alignPrices[i] = RcTree_ReverseGetPrice(p->posAlignEncoder, kNumAlignBits, i, p->ProbPrices);
++  p->alignPriceCount = 0;
++}
++
++static void FillDistancesPrices(CLzmaEnc *p)
++{
++  UInt32 tempPrices[kNumFullDistances];
++  UInt32 i, lenToPosState;
++  for (i = kStartPosModelIndex; i < kNumFullDistances; i++)
++  {
++    UInt32 posSlot = GetPosSlot1(i);
++    UInt32 footerBits = ((posSlot >> 1) - 1);
++    UInt32 base = ((2 | (posSlot & 1)) << footerBits);
++    tempPrices[i] = RcTree_ReverseGetPrice(p->posEncoders + base - posSlot - 1, footerBits, i - base, p->ProbPrices);
++  }
++
++  for (lenToPosState = 0; lenToPosState < kNumLenToPosStates; lenToPosState++)
++  {
++    UInt32 posSlot;
++    const CLzmaProb *encoder = p->posSlotEncoder[lenToPosState];
++    UInt32 *posSlotPrices = p->posSlotPrices[lenToPosState];
++    for (posSlot = 0; posSlot < p->distTableSize; posSlot++)
++      posSlotPrices[posSlot] = RcTree_GetPrice(encoder, kNumPosSlotBits, posSlot, p->ProbPrices);
++    for (posSlot = kEndPosModelIndex; posSlot < p->distTableSize; posSlot++)
++      posSlotPrices[posSlot] += ((((posSlot >> 1) - 1) - kNumAlignBits) << kNumBitPriceShiftBits);
++
++    {
++      UInt32 *distancesPrices = p->distancesPrices[lenToPosState];
++      UInt32 i;
++      for (i = 0; i < kStartPosModelIndex; i++)
++        distancesPrices[i] = posSlotPrices[i];
++      for (; i < kNumFullDistances; i++)
++        distancesPrices[i] = posSlotPrices[GetPosSlot1(i)] + tempPrices[i];
++    }
++  }
++  p->matchPriceCount = 0;
++}
++
++void LzmaEnc_Construct(CLzmaEnc *p)
++{
++  RangeEnc_Construct(&p->rc);
++  MatchFinder_Construct(&p->matchFinderBase);
++  #ifndef _7ZIP_ST
++  MatchFinderMt_Construct(&p->matchFinderMt);
++  p->matchFinderMt.MatchFinder = &p->matchFinderBase;
++  #endif
++
++  {
++    CLzmaEncProps props;
++    LzmaEncProps_Init(&props);
++    LzmaEnc_SetProps(p, &props);
++  }
++
++  #ifndef LZMA_LOG_BSR
++  LzmaEnc_FastPosInit(p->g_FastPos);
++  #endif
++
++  LzmaEnc_InitPriceTables(p->ProbPrices);
++  p->litProbs = 0;
++  p->saveState.litProbs = 0;
++}
++
++CLzmaEncHandle LzmaEnc_Create(ISzAlloc *alloc)
++{
++  void *p;
++  p = alloc->Alloc(alloc, sizeof(CLzmaEnc));
++  if (p != 0)
++    LzmaEnc_Construct((CLzmaEnc *)p);
++  return p;
++}
++
++void LzmaEnc_FreeLits(CLzmaEnc *p, ISzAlloc *alloc)
++{
++  alloc->Free(alloc, p->litProbs);
++  alloc->Free(alloc, p->saveState.litProbs);
++  p->litProbs = 0;
++  p->saveState.litProbs = 0;
++}
++
++void LzmaEnc_Destruct(CLzmaEnc *p, ISzAlloc *alloc, ISzAlloc *allocBig)
++{
++  #ifndef _7ZIP_ST
++  MatchFinderMt_Destruct(&p->matchFinderMt, allocBig);
++  #endif
++  MatchFinder_Free(&p->matchFinderBase, allocBig);
++  LzmaEnc_FreeLits(p, alloc);
++  RangeEnc_Free(&p->rc, alloc);
++}
++
++void LzmaEnc_Destroy(CLzmaEncHandle p, ISzAlloc *alloc, ISzAlloc *allocBig)
++{
++  LzmaEnc_Destruct((CLzmaEnc *)p, alloc, allocBig);
++  alloc->Free(alloc, p);
++}
++
++static SRes LzmaEnc_CodeOneBlock(CLzmaEnc *p, Bool useLimits, UInt32 maxPackSize, UInt32 maxUnpackSize)
++{
++  UInt32 nowPos32, startPos32;
++  if (p->needInit)
++  {
++    p->matchFinder.Init(p->matchFinderObj);
++    p->needInit = 0;
++  }
++
++  if (p->finished)
++    return p->result;
++  RINOK(CheckErrors(p));
++
++  nowPos32 = (UInt32)p->nowPos64;
++  startPos32 = nowPos32;
++
++  if (p->nowPos64 == 0)
++  {
++    UInt32 numPairs;
++    Byte curByte;
++    if (p->matchFinder.GetNumAvailableBytes(p->matchFinderObj) == 0)
++      return Flush(p, nowPos32);
++    ReadMatchDistances(p, &numPairs);
++    RangeEnc_EncodeBit(&p->rc, &p->isMatch[p->state][0], 0);
++    p->state = kLiteralNextStates[p->state];
++    curByte = p->matchFinder.GetIndexByte(p->matchFinderObj, 0 - p->additionalOffset);
++    LitEnc_Encode(&p->rc, p->litProbs, curByte);
++    p->additionalOffset--;
++    nowPos32++;
++  }
++
++  if (p->matchFinder.GetNumAvailableBytes(p->matchFinderObj) != 0)
++  for (;;)
++  {
++    UInt32 pos, len, posState;
++
++    if (p->fastMode)
++      len = GetOptimumFast(p, &pos);
++    else
++      len = GetOptimum(p, nowPos32, &pos);
++
++    #ifdef SHOW_STAT2
++    printf("\n pos = %4X,   len = %d   pos = %d", nowPos32, len, pos);
++    #endif
++
++    posState = nowPos32 & p->pbMask;
++    if (len == 1 && pos == (UInt32)-1)
++    {
++      Byte curByte;
++      CLzmaProb *probs;
++      const Byte *data;
++
++      RangeEnc_EncodeBit(&p->rc, &p->isMatch[p->state][posState], 0);
++      data = p->matchFinder.GetPointerToCurrentPos(p->matchFinderObj) - p->additionalOffset;
++      curByte = *data;
++      probs = LIT_PROBS(nowPos32, *(data - 1));
++      if (IsCharState(p->state))
++        LitEnc_Encode(&p->rc, probs, curByte);
++      else
++        LitEnc_EncodeMatched(&p->rc, probs, curByte, *(data - p->reps[0] - 1));
++      p->state = kLiteralNextStates[p->state];
++    }
++    else
++    {
++      RangeEnc_EncodeBit(&p->rc, &p->isMatch[p->state][posState], 1);
++      if (pos < LZMA_NUM_REPS)
++      {
++        RangeEnc_EncodeBit(&p->rc, &p->isRep[p->state], 1);
++        if (pos == 0)
++        {
++          RangeEnc_EncodeBit(&p->rc, &p->isRepG0[p->state], 0);
++          RangeEnc_EncodeBit(&p->rc, &p->isRep0Long[p->state][posState], ((len == 1) ? 0 : 1));
++        }
++        else
++        {
++          UInt32 distance = p->reps[pos];
++          RangeEnc_EncodeBit(&p->rc, &p->isRepG0[p->state], 1);
++          if (pos == 1)
++            RangeEnc_EncodeBit(&p->rc, &p->isRepG1[p->state], 0);
++          else
++          {
++            RangeEnc_EncodeBit(&p->rc, &p->isRepG1[p->state], 1);
++            RangeEnc_EncodeBit(&p->rc, &p->isRepG2[p->state], pos - 2);
++            if (pos == 3)
++              p->reps[3] = p->reps[2];
++            p->reps[2] = p->reps[1];
++          }
++          p->reps[1] = p->reps[0];
++          p->reps[0] = distance;
++        }
++        if (len == 1)
++          p->state = kShortRepNextStates[p->state];
++        else
++        {
++          LenEnc_Encode2(&p->repLenEnc, &p->rc, len - LZMA_MATCH_LEN_MIN, posState, !p->fastMode, p->ProbPrices);
++          p->state = kRepNextStates[p->state];
++        }
++      }
++      else
++      {
++        UInt32 posSlot;
++        RangeEnc_EncodeBit(&p->rc, &p->isRep[p->state], 0);
++        p->state = kMatchNextStates[p->state];
++        LenEnc_Encode2(&p->lenEnc, &p->rc, len - LZMA_MATCH_LEN_MIN, posState, !p->fastMode, p->ProbPrices);
++        pos -= LZMA_NUM_REPS;
++        GetPosSlot(pos, posSlot);
++        RcTree_Encode(&p->rc, p->posSlotEncoder[GetLenToPosState(len)], kNumPosSlotBits, posSlot);
++        
++        if (posSlot >= kStartPosModelIndex)
++        {
++          UInt32 footerBits = ((posSlot >> 1) - 1);
++          UInt32 base = ((2 | (posSlot & 1)) << footerBits);
++          UInt32 posReduced = pos - base;
++
++          if (posSlot < kEndPosModelIndex)
++            RcTree_ReverseEncode(&p->rc, p->posEncoders + base - posSlot - 1, footerBits, posReduced);
++          else
++          {
++            RangeEnc_EncodeDirectBits(&p->rc, posReduced >> kNumAlignBits, footerBits - kNumAlignBits);
++            RcTree_ReverseEncode(&p->rc, p->posAlignEncoder, kNumAlignBits, posReduced & kAlignMask);
++            p->alignPriceCount++;
++          }
++        }
++        p->reps[3] = p->reps[2];
++        p->reps[2] = p->reps[1];
++        p->reps[1] = p->reps[0];
++        p->reps[0] = pos;
++        p->matchPriceCount++;
++      }
++    }
++    p->additionalOffset -= len;
++    nowPos32 += len;
++    if (p->additionalOffset == 0)
++    {
++      UInt32 processed;
++      if (!p->fastMode)
++      {
++        if (p->matchPriceCount >= (1 << 7))
++          FillDistancesPrices(p);
++        if (p->alignPriceCount >= kAlignTableSize)
++          FillAlignPrices(p);
++      }
++      if (p->matchFinder.GetNumAvailableBytes(p->matchFinderObj) == 0)
++        break;
++      processed = nowPos32 - startPos32;
++      if (useLimits)
++      {
++        if (processed + kNumOpts + 300 >= maxUnpackSize ||
++            RangeEnc_GetProcessed(&p->rc) + kNumOpts * 2 >= maxPackSize)
++          break;
++      }
++      else if (processed >= (1 << 15))
++      {
++        p->nowPos64 += nowPos32 - startPos32;
++        return CheckErrors(p);
++      }
++    }
++  }
++  p->nowPos64 += nowPos32 - startPos32;
++  return Flush(p, nowPos32);
++}
++
++#define kBigHashDicLimit ((UInt32)1 << 24)
++
++static SRes LzmaEnc_Alloc(CLzmaEnc *p, UInt32 keepWindowSize, ISzAlloc *alloc, ISzAlloc *allocBig)
++{
++  UInt32 beforeSize = kNumOpts;
++  Bool btMode;
++  if (!RangeEnc_Alloc(&p->rc, alloc))
++    return SZ_ERROR_MEM;
++  btMode = (p->matchFinderBase.btMode != 0);
++  #ifndef _7ZIP_ST
++  p->mtMode = (p->multiThread && !p->fastMode && btMode);
++  #endif
++
++  {
++    unsigned lclp = p->lc + p->lp;
++    if (p->litProbs == 0 || p->saveState.litProbs == 0 || p->lclp != lclp)
++    {
++      LzmaEnc_FreeLits(p, alloc);
++      p->litProbs = (CLzmaProb *)alloc->Alloc(alloc, (0x300 << lclp) * sizeof(CLzmaProb));
++      p->saveState.litProbs = (CLzmaProb *)alloc->Alloc(alloc, (0x300 << lclp) * sizeof(CLzmaProb));
++      if (p->litProbs == 0 || p->saveState.litProbs == 0)
++      {
++        LzmaEnc_FreeLits(p, alloc);
++        return SZ_ERROR_MEM;
++      }
++      p->lclp = lclp;
++    }
++  }
++
++  p->matchFinderBase.bigHash = (p->dictSize > kBigHashDicLimit);
++
++  if (beforeSize + p->dictSize < keepWindowSize)
++    beforeSize = keepWindowSize - p->dictSize;
++
++  #ifndef _7ZIP_ST
++  if (p->mtMode)
++  {
++    RINOK(MatchFinderMt_Create(&p->matchFinderMt, p->dictSize, beforeSize, p->numFastBytes, LZMA_MATCH_LEN_MAX, allocBig));
++    p->matchFinderObj = &p->matchFinderMt;
++    MatchFinderMt_CreateVTable(&p->matchFinderMt, &p->matchFinder);
++  }
++  else
++  #endif
++  {
++    if (!MatchFinder_Create(&p->matchFinderBase, p->dictSize, beforeSize, p->numFastBytes, LZMA_MATCH_LEN_MAX, allocBig))
++      return SZ_ERROR_MEM;
++    p->matchFinderObj = &p->matchFinderBase;
++    MatchFinder_CreateVTable(&p->matchFinderBase, &p->matchFinder);
++  }
++  return SZ_OK;
++}
++
++void LzmaEnc_Init(CLzmaEnc *p)
++{
++  UInt32 i;
++  p->state = 0;
++  for (i = 0 ; i < LZMA_NUM_REPS; i++)
++    p->reps[i] = 0;
++
++  RangeEnc_Init(&p->rc);
++
++
++  for (i = 0; i < kNumStates; i++)
++  {
++    UInt32 j;
++    for (j = 0; j < LZMA_NUM_PB_STATES_MAX; j++)
++    {
++      p->isMatch[i][j] = kProbInitValue;
++      p->isRep0Long[i][j] = kProbInitValue;
++    }
++    p->isRep[i] = kProbInitValue;
++    p->isRepG0[i] = kProbInitValue;
++    p->isRepG1[i] = kProbInitValue;
++    p->isRepG2[i] = kProbInitValue;
++  }
++
++  {
++    UInt32 num = 0x300 << (p->lp + p->lc);
++    for (i = 0; i < num; i++)
++      p->litProbs[i] = kProbInitValue;
++  }
++
++  {
++    for (i = 0; i < kNumLenToPosStates; i++)
++    {
++      CLzmaProb *probs = p->posSlotEncoder[i];
++      UInt32 j;
++      for (j = 0; j < (1 << kNumPosSlotBits); j++)
++        probs[j] = kProbInitValue;
++    }
++  }
++  {
++    for (i = 0; i < kNumFullDistances - kEndPosModelIndex; i++)
++      p->posEncoders[i] = kProbInitValue;
++  }
++
++  LenEnc_Init(&p->lenEnc.p);
++  LenEnc_Init(&p->repLenEnc.p);
++
++  for (i = 0; i < (1 << kNumAlignBits); i++)
++    p->posAlignEncoder[i] = kProbInitValue;
++
++  p->optimumEndIndex = 0;
++  p->optimumCurrentIndex = 0;
++  p->additionalOffset = 0;
++
++  p->pbMask = (1 << p->pb) - 1;
++  p->lpMask = (1 << p->lp) - 1;
++}
++
++void LzmaEnc_InitPrices(CLzmaEnc *p)
++{
++  if (!p->fastMode)
++  {
++    FillDistancesPrices(p);
++    FillAlignPrices(p);
++  }
++
++  p->lenEnc.tableSize =
++  p->repLenEnc.tableSize =
++      p->numFastBytes + 1 - LZMA_MATCH_LEN_MIN;
++  LenPriceEnc_UpdateTables(&p->lenEnc, 1 << p->pb, p->ProbPrices);
++  LenPriceEnc_UpdateTables(&p->repLenEnc, 1 << p->pb, p->ProbPrices);
++}
++
++static SRes LzmaEnc_AllocAndInit(CLzmaEnc *p, UInt32 keepWindowSize, ISzAlloc *alloc, ISzAlloc *allocBig)
++{
++  UInt32 i;
++  for (i = 0; i < (UInt32)kDicLogSizeMaxCompress; i++)
++    if (p->dictSize <= ((UInt32)1 << i))
++      break;
++  p->distTableSize = i * 2;
++
++  p->finished = False;
++  p->result = SZ_OK;
++  RINOK(LzmaEnc_Alloc(p, keepWindowSize, alloc, allocBig));
++  LzmaEnc_Init(p);
++  LzmaEnc_InitPrices(p);
++  p->nowPos64 = 0;
++  return SZ_OK;
++}
++
++static SRes LzmaEnc_Prepare(CLzmaEncHandle pp, ISeqOutStream *outStream, ISeqInStream *inStream,
++    ISzAlloc *alloc, ISzAlloc *allocBig)
++{
++  CLzmaEnc *p = (CLzmaEnc *)pp;
++  p->matchFinderBase.stream = inStream;
++  p->needInit = 1;
++  p->rc.outStream = outStream;
++  return LzmaEnc_AllocAndInit(p, 0, alloc, allocBig);
++}
++
++SRes LzmaEnc_PrepareForLzma2(CLzmaEncHandle pp,
++    ISeqInStream *inStream, UInt32 keepWindowSize,
++    ISzAlloc *alloc, ISzAlloc *allocBig)
++{
++  CLzmaEnc *p = (CLzmaEnc *)pp;
++  p->matchFinderBase.stream = inStream;
++  p->needInit = 1;
++  return LzmaEnc_AllocAndInit(p, keepWindowSize, alloc, allocBig);
++}
++
++static void LzmaEnc_SetInputBuf(CLzmaEnc *p, const Byte *src, SizeT srcLen)
++{
++  p->matchFinderBase.directInput = 1;
++  p->matchFinderBase.bufferBase = (Byte *)src;
++  p->matchFinderBase.directInputRem = srcLen;
++}
++
++SRes LzmaEnc_MemPrepare(CLzmaEncHandle pp, const Byte *src, SizeT srcLen,
++    UInt32 keepWindowSize, ISzAlloc *alloc, ISzAlloc *allocBig)
++{
++  CLzmaEnc *p = (CLzmaEnc *)pp;
++  LzmaEnc_SetInputBuf(p, src, srcLen);
++  p->needInit = 1;
++
++  return LzmaEnc_AllocAndInit(p, keepWindowSize, alloc, allocBig);
++}
++
++void LzmaEnc_Finish(CLzmaEncHandle pp)
++{
++  #ifndef _7ZIP_ST
++  CLzmaEnc *p = (CLzmaEnc *)pp;
++  if (p->mtMode)
++    MatchFinderMt_ReleaseStream(&p->matchFinderMt);
++  #else
++  pp = pp;
++  #endif
++}
++
++typedef struct
++{
++  ISeqOutStream funcTable;
++  Byte *data;
++  SizeT rem;
++  Bool overflow;
++} CSeqOutStreamBuf;
++
++static size_t MyWrite(void *pp, const void *data, size_t size)
++{
++  CSeqOutStreamBuf *p = (CSeqOutStreamBuf *)pp;
++  if (p->rem < size)
++  {
++    size = p->rem;
++    p->overflow = True;
++  }
++  memcpy(p->data, data, size);
++  p->rem -= size;
++  p->data += size;
++  return size;
++}
++
++
++UInt32 LzmaEnc_GetNumAvailableBytes(CLzmaEncHandle pp)
++{
++  const CLzmaEnc *p = (CLzmaEnc *)pp;
++  return p->matchFinder.GetNumAvailableBytes(p->matchFinderObj);
++}
++
++const Byte *LzmaEnc_GetCurBuf(CLzmaEncHandle pp)
++{
++  const CLzmaEnc *p = (CLzmaEnc *)pp;
++  return p->matchFinder.GetPointerToCurrentPos(p->matchFinderObj) - p->additionalOffset;
++}
++
++SRes LzmaEnc_CodeOneMemBlock(CLzmaEncHandle pp, Bool reInit,
++    Byte *dest, size_t *destLen, UInt32 desiredPackSize, UInt32 *unpackSize)
++{
++  CLzmaEnc *p = (CLzmaEnc *)pp;
++  UInt64 nowPos64;
++  SRes res;
++  CSeqOutStreamBuf outStream;
++
++  outStream.funcTable.Write = MyWrite;
++  outStream.data = dest;
++  outStream.rem = *destLen;
++  outStream.overflow = False;
++
++  p->writeEndMark = False;
++  p->finished = False;
++  p->result = SZ_OK;
++
++  if (reInit)
++    LzmaEnc_Init(p);
++  LzmaEnc_InitPrices(p);
++  nowPos64 = p->nowPos64;
++  RangeEnc_Init(&p->rc);
++  p->rc.outStream = &outStream.funcTable;
++
++  res = LzmaEnc_CodeOneBlock(p, True, desiredPackSize, *unpackSize);
++  
++  *unpackSize = (UInt32)(p->nowPos64 - nowPos64);
++  *destLen -= outStream.rem;
++  if (outStream.overflow)
++    return SZ_ERROR_OUTPUT_EOF;
++
++  return res;
++}
++
++static SRes LzmaEnc_Encode2(CLzmaEnc *p, ICompressProgress *progress)
++{
++  SRes res = SZ_OK;
++
++  #ifndef _7ZIP_ST
++  Byte allocaDummy[0x300];
++  int i = 0;
++  for (i = 0; i < 16; i++)
++    allocaDummy[i] = (Byte)i;
++  #endif
++
++  for (;;)
++  {
++    res = LzmaEnc_CodeOneBlock(p, False, 0, 0);
++    if (res != SZ_OK || p->finished != 0)
++      break;
++    if (progress != 0)
++    {
++      res = progress->Progress(progress, p->nowPos64, RangeEnc_GetProcessed(&p->rc));
++      if (res != SZ_OK)
++      {
++        res = SZ_ERROR_PROGRESS;
++        break;
++      }
++    }
++  }
++  LzmaEnc_Finish(p);
++  return res;
++}
++
++SRes LzmaEnc_Encode(CLzmaEncHandle pp, ISeqOutStream *outStream, ISeqInStream *inStream, ICompressProgress *progress,
++    ISzAlloc *alloc, ISzAlloc *allocBig)
++{
++  RINOK(LzmaEnc_Prepare(pp, outStream, inStream, alloc, allocBig));
++  return LzmaEnc_Encode2((CLzmaEnc *)pp, progress);
++}
++
++SRes LzmaEnc_WriteProperties(CLzmaEncHandle pp, Byte *props, SizeT *size)
++{
++  CLzmaEnc *p = (CLzmaEnc *)pp;
++  int i;
++  UInt32 dictSize = p->dictSize;
++  if (*size < LZMA_PROPS_SIZE)
++    return SZ_ERROR_PARAM;
++  *size = LZMA_PROPS_SIZE;
++  props[0] = (Byte)((p->pb * 5 + p->lp) * 9 + p->lc);
++
++  for (i = 11; i <= 30; i++)
++  {
++    if (dictSize <= ((UInt32)2 << i))
++    {
++      dictSize = (2 << i);
++      break;
++    }
++    if (dictSize <= ((UInt32)3 << i))
++    {
++      dictSize = (3 << i);
++      break;
++    }
++  }
++
++  for (i = 0; i < 4; i++)
++    props[1 + i] = (Byte)(dictSize >> (8 * i));
++  return SZ_OK;
++}
++
++SRes LzmaEnc_MemEncode(CLzmaEncHandle pp, Byte *dest, SizeT *destLen, const Byte *src, SizeT srcLen,
++    int writeEndMark, ICompressProgress *progress, ISzAlloc *alloc, ISzAlloc *allocBig)
++{
++  SRes res;
++  CLzmaEnc *p = (CLzmaEnc *)pp;
++
++  CSeqOutStreamBuf outStream;
++
++  LzmaEnc_SetInputBuf(p, src, srcLen);
++
++  outStream.funcTable.Write = MyWrite;
++  outStream.data = dest;
++  outStream.rem = *destLen;
++  outStream.overflow = False;
++
++  p->writeEndMark = writeEndMark;
++
++  p->rc.outStream = &outStream.funcTable;
++  res = LzmaEnc_MemPrepare(pp, src, srcLen, 0, alloc, allocBig);
++  if (res == SZ_OK)
++    res = LzmaEnc_Encode2(p, progress);
++
++  *destLen -= outStream.rem;
++  if (outStream.overflow)
++    return SZ_ERROR_OUTPUT_EOF;
++  return res;
++}
++
++SRes LzmaEncode(Byte *dest, SizeT *destLen, const Byte *src, SizeT srcLen,
++    const CLzmaEncProps *props, Byte *propsEncoded, SizeT *propsSize, int writeEndMark,
++    ICompressProgress *progress, ISzAlloc *alloc, ISzAlloc *allocBig)
++{
++  CLzmaEnc *p = (CLzmaEnc *)LzmaEnc_Create(alloc);
++  SRes res;
++  if (p == 0)
++    return SZ_ERROR_MEM;
++
++  res = LzmaEnc_SetProps(p, props);
++  if (res == SZ_OK)
++  {
++    res = LzmaEnc_WriteProperties(p, propsEncoded, propsSize);
++    if (res == SZ_OK)
++      res = LzmaEnc_MemEncode(p, dest, destLen, src, srcLen,
++          writeEndMark, progress, alloc, allocBig);
++  }
++
++  LzmaEnc_Destroy(p, alloc, allocBig);
++  return res;
++}
+--- /dev/null
++++ b/lib/lzma/Makefile
+@@ -0,0 +1,7 @@
++lzma_compress-objs := LzFind.o LzmaEnc.o
++lzma_decompress-objs := LzmaDec.o
++
++obj-$(CONFIG_LZMA_COMPRESS) += lzma_compress.o
++obj-$(CONFIG_LZMA_DECOMPRESS) += lzma_decompress.o
++
++EXTRA_CFLAGS += -Iinclude/linux -Iinclude/linux/lzma -include types.h
diff --git a/target/linux/generic/patches-4.1/531-debloat_lzma.patch b/target/linux/generic/patches-4.1/531-debloat_lzma.patch
new file mode 100644
index 0000000..aa3c498
--- /dev/null
+++ b/target/linux/generic/patches-4.1/531-debloat_lzma.patch
@@ -0,0 +1,1024 @@
+--- a/include/linux/lzma/LzmaDec.h
++++ b/include/linux/lzma/LzmaDec.h
+@@ -31,14 +31,6 @@ typedef struct _CLzmaProps
+   UInt32 dicSize;
+ } CLzmaProps;
+ 
+-/* LzmaProps_Decode - decodes properties
+-Returns:
+-  SZ_OK
+-  SZ_ERROR_UNSUPPORTED - Unsupported properties
+-*/
+-
+-SRes LzmaProps_Decode(CLzmaProps *p, const Byte *data, unsigned size);
+-
+ 
+ /* ---------- LZMA Decoder state ---------- */
+ 
+@@ -70,8 +62,6 @@ typedef struct
+ 
+ #define LzmaDec_Construct(p) { (p)->dic = 0; (p)->probs = 0; }
+ 
+-void LzmaDec_Init(CLzmaDec *p);
+-
+ /* There are two types of LZMA streams:
+      0) Stream with end mark. That end mark adds about 6 bytes to compressed size.
+      1) Stream without end mark. You must know exact uncompressed size to decompress such stream. */
+@@ -108,97 +98,6 @@ typedef enum
+ 
+ /* ELzmaStatus is used only as output value for function call */
+ 
+-
+-/* ---------- Interfaces ---------- */
+-
+-/* There are 3 levels of interfaces:
+-     1) Dictionary Interface
+-     2) Buffer Interface
+-     3) One Call Interface
+-   You can select any of these interfaces, but don't mix functions from different
+-   groups for same object. */
+-
+-
+-/* There are two variants to allocate state for Dictionary Interface:
+-     1) LzmaDec_Allocate / LzmaDec_Free
+-     2) LzmaDec_AllocateProbs / LzmaDec_FreeProbs
+-   You can use variant 2, if you set dictionary buffer manually.
+-   For Buffer Interface you must always use variant 1.
+-
+-LzmaDec_Allocate* can return:
+-  SZ_OK
+-  SZ_ERROR_MEM         - Memory allocation error
+-  SZ_ERROR_UNSUPPORTED - Unsupported properties
+-*/
+-   
+-SRes LzmaDec_AllocateProbs(CLzmaDec *p, const Byte *props, unsigned propsSize, ISzAlloc *alloc);
+-void LzmaDec_FreeProbs(CLzmaDec *p, ISzAlloc *alloc);
+-
+-SRes LzmaDec_Allocate(CLzmaDec *state, const Byte *prop, unsigned propsSize, ISzAlloc *alloc);
+-void LzmaDec_Free(CLzmaDec *state, ISzAlloc *alloc);
+-
+-/* ---------- Dictionary Interface ---------- */
+-
+-/* You can use it, if you want to eliminate the overhead for data copying from
+-   dictionary to some other external buffer.
+-   You must work with CLzmaDec variables directly in this interface.
+-
+-   STEPS:
+-     LzmaDec_Constr()
+-     LzmaDec_Allocate()
+-     for (each new stream)
+-     {
+-       LzmaDec_Init()
+-       while (it needs more decompression)
+-       {
+-         LzmaDec_DecodeToDic()
+-         use data from CLzmaDec::dic and update CLzmaDec::dicPos
+-       }
+-     }
+-     LzmaDec_Free()
+-*/
+-
+-/* LzmaDec_DecodeToDic
+-   
+-   The decoding to internal dictionary buffer (CLzmaDec::dic).
+-   You must manually update CLzmaDec::dicPos, if it reaches CLzmaDec::dicBufSize !!!
+-
+-finishMode:
+-  It has meaning only if the decoding reaches output limit (dicLimit).
+-  LZMA_FINISH_ANY - Decode just dicLimit bytes.
+-  LZMA_FINISH_END - Stream must be finished after dicLimit.
+-
+-Returns:
+-  SZ_OK
+-    status:
+-      LZMA_STATUS_FINISHED_WITH_MARK
+-      LZMA_STATUS_NOT_FINISHED
+-      LZMA_STATUS_NEEDS_MORE_INPUT
+-      LZMA_STATUS_MAYBE_FINISHED_WITHOUT_MARK
+-  SZ_ERROR_DATA - Data error
+-*/
+-
+-SRes LzmaDec_DecodeToDic(CLzmaDec *p, SizeT dicLimit,
+-    const Byte *src, SizeT *srcLen, ELzmaFinishMode finishMode, ELzmaStatus *status);
+-
+-
+-/* ---------- Buffer Interface ---------- */
+-
+-/* It's zlib-like interface.
+-   See LzmaDec_DecodeToDic description for information about STEPS and return results,
+-   but you must use LzmaDec_DecodeToBuf instead of LzmaDec_DecodeToDic and you don't need
+-   to work with CLzmaDec variables manually.
+-
+-finishMode:
+-  It has meaning only if the decoding reaches output limit (*destLen).
+-  LZMA_FINISH_ANY - Decode just destLen bytes.
+-  LZMA_FINISH_END - Stream must be finished after (*destLen).
+-*/
+-
+-SRes LzmaDec_DecodeToBuf(CLzmaDec *p, Byte *dest, SizeT *destLen,
+-    const Byte *src, SizeT *srcLen, ELzmaFinishMode finishMode, ELzmaStatus *status);
+-
+-
+ /* ---------- One Call Interface ---------- */
+ 
+ /* LzmaDecode
+--- a/lib/lzma/LzmaDec.c
++++ b/lib/lzma/LzmaDec.c
+@@ -682,7 +682,7 @@ static void LzmaDec_InitRc(CLzmaDec *p,
+   p->needFlush = 0;
+ }
+ 
+-void LzmaDec_InitDicAndState(CLzmaDec *p, Bool initDic, Bool initState)
++static void LzmaDec_InitDicAndState(CLzmaDec *p, Bool initDic, Bool initState)
+ {
+   p->needFlush = 1;
+   p->remainLen = 0;
+@@ -698,7 +698,7 @@ void LzmaDec_InitDicAndState(CLzmaDec *p
+     p->needInitState = 1;
+ }
+ 
+-void LzmaDec_Init(CLzmaDec *p)
++static void LzmaDec_Init(CLzmaDec *p)
+ {
+   p->dicPos = 0;
+   LzmaDec_InitDicAndState(p, True, True);
+@@ -716,7 +716,7 @@ static void LzmaDec_InitStateReal(CLzmaD
+   p->needInitState = 0;
+ }
+ 
+-SRes LzmaDec_DecodeToDic(CLzmaDec *p, SizeT dicLimit, const Byte *src, SizeT *srcLen,
++static SRes LzmaDec_DecodeToDic(CLzmaDec *p, SizeT dicLimit, const Byte *src, SizeT *srcLen,
+     ELzmaFinishMode finishMode, ELzmaStatus *status)
+ {
+   SizeT inSize = *srcLen;
+@@ -837,65 +837,13 @@ SRes LzmaDec_DecodeToDic(CLzmaDec *p, Si
+   return (p->code == 0) ? SZ_OK : SZ_ERROR_DATA;
+ }
+ 
+-SRes LzmaDec_DecodeToBuf(CLzmaDec *p, Byte *dest, SizeT *destLen, const Byte *src, SizeT *srcLen, ELzmaFinishMode finishMode, ELzmaStatus *status)
+-{
+-  SizeT outSize = *destLen;
+-  SizeT inSize = *srcLen;
+-  *srcLen = *destLen = 0;
+-  for (;;)
+-  {
+-    SizeT inSizeCur = inSize, outSizeCur, dicPos;
+-    ELzmaFinishMode curFinishMode;
+-    SRes res;
+-    if (p->dicPos == p->dicBufSize)
+-      p->dicPos = 0;
+-    dicPos = p->dicPos;
+-    if (outSize > p->dicBufSize - dicPos)
+-    {
+-      outSizeCur = p->dicBufSize;
+-      curFinishMode = LZMA_FINISH_ANY;
+-    }
+-    else
+-    {
+-      outSizeCur = dicPos + outSize;
+-      curFinishMode = finishMode;
+-    }
+-
+-    res = LzmaDec_DecodeToDic(p, outSizeCur, src, &inSizeCur, curFinishMode, status);
+-    src += inSizeCur;
+-    inSize -= inSizeCur;
+-    *srcLen += inSizeCur;
+-    outSizeCur = p->dicPos - dicPos;
+-    memcpy(dest, p->dic + dicPos, outSizeCur);
+-    dest += outSizeCur;
+-    outSize -= outSizeCur;
+-    *destLen += outSizeCur;
+-    if (res != 0)
+-      return res;
+-    if (outSizeCur == 0 || outSize == 0)
+-      return SZ_OK;
+-  }
+-}
+-
+-void LzmaDec_FreeProbs(CLzmaDec *p, ISzAlloc *alloc)
++static void LzmaDec_FreeProbs(CLzmaDec *p, ISzAlloc *alloc)
+ {
+   alloc->Free(alloc, p->probs);
+   p->probs = 0;
+ }
+ 
+-static void LzmaDec_FreeDict(CLzmaDec *p, ISzAlloc *alloc)
+-{
+-  alloc->Free(alloc, p->dic);
+-  p->dic = 0;
+-}
+-
+-void LzmaDec_Free(CLzmaDec *p, ISzAlloc *alloc)
+-{
+-  LzmaDec_FreeProbs(p, alloc);
+-  LzmaDec_FreeDict(p, alloc);
+-}
+-
+-SRes LzmaProps_Decode(CLzmaProps *p, const Byte *data, unsigned size)
++static SRes LzmaProps_Decode(CLzmaProps *p, const Byte *data, unsigned size)
+ {
+   UInt32 dicSize;
+   Byte d;
+@@ -935,7 +883,7 @@ static SRes LzmaDec_AllocateProbs2(CLzma
+   return SZ_OK;
+ }
+ 
+-SRes LzmaDec_AllocateProbs(CLzmaDec *p, const Byte *props, unsigned propsSize, ISzAlloc *alloc)
++static SRes LzmaDec_AllocateProbs(CLzmaDec *p, const Byte *props, unsigned propsSize, ISzAlloc *alloc)
+ {
+   CLzmaProps propNew;
+   RINOK(LzmaProps_Decode(&propNew, props, propsSize));
+@@ -943,28 +891,6 @@ SRes LzmaDec_AllocateProbs(CLzmaDec *p,
+   p->prop = propNew;
+   return SZ_OK;
+ }
+-
+-SRes LzmaDec_Allocate(CLzmaDec *p, const Byte *props, unsigned propsSize, ISzAlloc *alloc)
+-{
+-  CLzmaProps propNew;
+-  SizeT dicBufSize;
+-  RINOK(LzmaProps_Decode(&propNew, props, propsSize));
+-  RINOK(LzmaDec_AllocateProbs2(p, &propNew, alloc));
+-  dicBufSize = propNew.dicSize;
+-  if (p->dic == 0 || dicBufSize != p->dicBufSize)
+-  {
+-    LzmaDec_FreeDict(p, alloc);
+-    p->dic = (Byte *)alloc->Alloc(alloc, dicBufSize);
+-    if (p->dic == 0)
+-    {
+-      LzmaDec_FreeProbs(p, alloc);
+-      return SZ_ERROR_MEM;
+-    }
+-  }
+-  p->dicBufSize = dicBufSize;
+-  p->prop = propNew;
+-  return SZ_OK;
+-}
+ 
+ SRes LzmaDecode(Byte *dest, SizeT *destLen, const Byte *src, SizeT *srcLen,
+     const Byte *propData, unsigned propSize, ELzmaFinishMode finishMode,
+--- a/include/linux/lzma/LzmaEnc.h
++++ b/include/linux/lzma/LzmaEnc.h
+@@ -31,9 +31,6 @@ typedef struct _CLzmaEncProps
+ } CLzmaEncProps;
+ 
+ void LzmaEncProps_Init(CLzmaEncProps *p);
+-void LzmaEncProps_Normalize(CLzmaEncProps *p);
+-UInt32 LzmaEncProps_GetDictSize(const CLzmaEncProps *props2);
+-
+ 
+ /* ---------- CLzmaEncHandle Interface ---------- */
+ 
+@@ -53,26 +50,9 @@ CLzmaEncHandle LzmaEnc_Create(ISzAlloc *
+ void LzmaEnc_Destroy(CLzmaEncHandle p, ISzAlloc *alloc, ISzAlloc *allocBig);
+ SRes LzmaEnc_SetProps(CLzmaEncHandle p, const CLzmaEncProps *props);
+ SRes LzmaEnc_WriteProperties(CLzmaEncHandle p, Byte *properties, SizeT *size);
+-SRes LzmaEnc_Encode(CLzmaEncHandle p, ISeqOutStream *outStream, ISeqInStream *inStream,
+-    ICompressProgress *progress, ISzAlloc *alloc, ISzAlloc *allocBig);
+ SRes LzmaEnc_MemEncode(CLzmaEncHandle p, Byte *dest, SizeT *destLen, const Byte *src, SizeT srcLen,
+     int writeEndMark, ICompressProgress *progress, ISzAlloc *alloc, ISzAlloc *allocBig);
+ 
+-/* ---------- One Call Interface ---------- */
+-
+-/* LzmaEncode
+-Return code:
+-  SZ_OK               - OK
+-  SZ_ERROR_MEM        - Memory allocation error
+-  SZ_ERROR_PARAM      - Incorrect paramater
+-  SZ_ERROR_OUTPUT_EOF - output buffer overflow
+-  SZ_ERROR_THREAD     - errors in multithreading functions (only for Mt version)
+-*/
+-
+-SRes LzmaEncode(Byte *dest, SizeT *destLen, const Byte *src, SizeT srcLen,
+-    const CLzmaEncProps *props, Byte *propsEncoded, SizeT *propsSize, int writeEndMark,
+-    ICompressProgress *progress, ISzAlloc *alloc, ISzAlloc *allocBig);
+-
+ #ifdef __cplusplus
+ }
+ #endif
+--- a/lib/lzma/LzmaEnc.c
++++ b/lib/lzma/LzmaEnc.c
+@@ -53,7 +53,7 @@ void LzmaEncProps_Init(CLzmaEncProps *p)
+   p->writeEndMark = 0;
+ }
+ 
+-void LzmaEncProps_Normalize(CLzmaEncProps *p)
++static void LzmaEncProps_Normalize(CLzmaEncProps *p)
+ {
+   int level = p->level;
+   if (level < 0) level = 5;
+@@ -76,7 +76,7 @@ void LzmaEncProps_Normalize(CLzmaEncProp
+       #endif
+ }
+ 
+-UInt32 LzmaEncProps_GetDictSize(const CLzmaEncProps *props2)
++static UInt32 __maybe_unused LzmaEncProps_GetDictSize(const CLzmaEncProps *props2)
+ {
+   CLzmaEncProps props = *props2;
+   LzmaEncProps_Normalize(&props);
+@@ -93,7 +93,7 @@ UInt32 LzmaEncProps_GetDictSize(const CL
+ 
+ #define BSR2_RET(pos, res) { unsigned long i; _BitScanReverse(&i, (pos)); res = (i + i) + ((pos >> (i - 1)) & 1); }
+ 
+-UInt32 GetPosSlot1(UInt32 pos)
++static UInt32 GetPosSlot1(UInt32 pos)
+ {
+   UInt32 res;
+   BSR2_RET(pos, res);
+@@ -107,7 +107,7 @@ UInt32 GetPosSlot1(UInt32 pos)
+ #define kNumLogBits (9 + (int)sizeof(size_t) / 2)
+ #define kDicLogSizeMaxCompress ((kNumLogBits - 1) * 2 + 7)
+ 
+-void LzmaEnc_FastPosInit(Byte *g_FastPos)
++static void LzmaEnc_FastPosInit(Byte *g_FastPos)
+ {
+   int c = 2, slotFast;
+   g_FastPos[0] = 0;
+@@ -339,58 +339,6 @@ typedef struct
+   CSaveState saveState;
+ } CLzmaEnc;
+ 
+-void LzmaEnc_SaveState(CLzmaEncHandle pp)
+-{
+-  CLzmaEnc *p = (CLzmaEnc *)pp;
+-  CSaveState *dest = &p->saveState;
+-  int i;
+-  dest->lenEnc = p->lenEnc;
+-  dest->repLenEnc = p->repLenEnc;
+-  dest->state = p->state;
+-
+-  for (i = 0; i < kNumStates; i++)
+-  {
+-    memcpy(dest->isMatch[i], p->isMatch[i], sizeof(p->isMatch[i]));
+-    memcpy(dest->isRep0Long[i], p->isRep0Long[i], sizeof(p->isRep0Long[i]));
+-  }
+-  for (i = 0; i < kNumLenToPosStates; i++)
+-    memcpy(dest->posSlotEncoder[i], p->posSlotEncoder[i], sizeof(p->posSlotEncoder[i]));
+-  memcpy(dest->isRep, p->isRep, sizeof(p->isRep));
+-  memcpy(dest->isRepG0, p->isRepG0, sizeof(p->isRepG0));
+-  memcpy(dest->isRepG1, p->isRepG1, sizeof(p->isRepG1));
+-  memcpy(dest->isRepG2, p->isRepG2, sizeof(p->isRepG2));
+-  memcpy(dest->posEncoders, p->posEncoders, sizeof(p->posEncoders));
+-  memcpy(dest->posAlignEncoder, p->posAlignEncoder, sizeof(p->posAlignEncoder));
+-  memcpy(dest->reps, p->reps, sizeof(p->reps));
+-  memcpy(dest->litProbs, p->litProbs, (0x300 << p->lclp) * sizeof(CLzmaProb));
+-}
+-
+-void LzmaEnc_RestoreState(CLzmaEncHandle pp)
+-{
+-  CLzmaEnc *dest = (CLzmaEnc *)pp;
+-  const CSaveState *p = &dest->saveState;
+-  int i;
+-  dest->lenEnc = p->lenEnc;
+-  dest->repLenEnc = p->repLenEnc;
+-  dest->state = p->state;
+-
+-  for (i = 0; i < kNumStates; i++)
+-  {
+-    memcpy(dest->isMatch[i], p->isMatch[i], sizeof(p->isMatch[i]));
+-    memcpy(dest->isRep0Long[i], p->isRep0Long[i], sizeof(p->isRep0Long[i]));
+-  }
+-  for (i = 0; i < kNumLenToPosStates; i++)
+-    memcpy(dest->posSlotEncoder[i], p->posSlotEncoder[i], sizeof(p->posSlotEncoder[i]));
+-  memcpy(dest->isRep, p->isRep, sizeof(p->isRep));
+-  memcpy(dest->isRepG0, p->isRepG0, sizeof(p->isRepG0));
+-  memcpy(dest->isRepG1, p->isRepG1, sizeof(p->isRepG1));
+-  memcpy(dest->isRepG2, p->isRepG2, sizeof(p->isRepG2));
+-  memcpy(dest->posEncoders, p->posEncoders, sizeof(p->posEncoders));
+-  memcpy(dest->posAlignEncoder, p->posAlignEncoder, sizeof(p->posAlignEncoder));
+-  memcpy(dest->reps, p->reps, sizeof(p->reps));
+-  memcpy(dest->litProbs, p->litProbs, (0x300 << dest->lclp) * sizeof(CLzmaProb));
+-}
+-
+ SRes LzmaEnc_SetProps(CLzmaEncHandle pp, const CLzmaEncProps *props2)
+ {
+   CLzmaEnc *p = (CLzmaEnc *)pp;
+@@ -600,7 +548,7 @@ static void LitEnc_EncodeMatched(CRangeE
+   while (symbol < 0x10000);
+ }
+ 
+-void LzmaEnc_InitPriceTables(UInt32 *ProbPrices)
++static void LzmaEnc_InitPriceTables(UInt32 *ProbPrices)
+ {
+   UInt32 i;
+   for (i = (1 << kNumMoveReducingBits) / 2; i < kBitModelTotal; i += (1 << kNumMoveReducingBits))
+@@ -1676,7 +1624,7 @@ static void FillDistancesPrices(CLzmaEnc
+   p->matchPriceCount = 0;
+ }
+ 
+-void LzmaEnc_Construct(CLzmaEnc *p)
++static void LzmaEnc_Construct(CLzmaEnc *p)
+ {
+   RangeEnc_Construct(&p->rc);
+   MatchFinder_Construct(&p->matchFinderBase);
+@@ -1709,7 +1657,7 @@ CLzmaEncHandle LzmaEnc_Create(ISzAlloc *
+   return p;
+ }
+ 
+-void LzmaEnc_FreeLits(CLzmaEnc *p, ISzAlloc *alloc)
++static void LzmaEnc_FreeLits(CLzmaEnc *p, ISzAlloc *alloc)
+ {
+   alloc->Free(alloc, p->litProbs);
+   alloc->Free(alloc, p->saveState.litProbs);
+@@ -1717,7 +1665,7 @@ void LzmaEnc_FreeLits(CLzmaEnc *p, ISzAl
+   p->saveState.litProbs = 0;
+ }
+ 
+-void LzmaEnc_Destruct(CLzmaEnc *p, ISzAlloc *alloc, ISzAlloc *allocBig)
++static void LzmaEnc_Destruct(CLzmaEnc *p, ISzAlloc *alloc, ISzAlloc *allocBig)
+ {
+   #ifndef _7ZIP_ST
+   MatchFinderMt_Destruct(&p->matchFinderMt, allocBig);
+@@ -1947,7 +1895,7 @@ static SRes LzmaEnc_Alloc(CLzmaEnc *p, U
+   return SZ_OK;
+ }
+ 
+-void LzmaEnc_Init(CLzmaEnc *p)
++static void LzmaEnc_Init(CLzmaEnc *p)
+ {
+   UInt32 i;
+   p->state = 0;
+@@ -2005,7 +1953,7 @@ void LzmaEnc_Init(CLzmaEnc *p)
+   p->lpMask = (1 << p->lp) - 1;
+ }
+ 
+-void LzmaEnc_InitPrices(CLzmaEnc *p)
++static void LzmaEnc_InitPrices(CLzmaEnc *p)
+ {
+   if (!p->fastMode)
+   {
+@@ -2037,26 +1985,6 @@ static SRes LzmaEnc_AllocAndInit(CLzmaEn
+   return SZ_OK;
+ }
+ 
+-static SRes LzmaEnc_Prepare(CLzmaEncHandle pp, ISeqOutStream *outStream, ISeqInStream *inStream,
+-    ISzAlloc *alloc, ISzAlloc *allocBig)
+-{
+-  CLzmaEnc *p = (CLzmaEnc *)pp;
+-  p->matchFinderBase.stream = inStream;
+-  p->needInit = 1;
+-  p->rc.outStream = outStream;
+-  return LzmaEnc_AllocAndInit(p, 0, alloc, allocBig);
+-}
+-
+-SRes LzmaEnc_PrepareForLzma2(CLzmaEncHandle pp,
+-    ISeqInStream *inStream, UInt32 keepWindowSize,
+-    ISzAlloc *alloc, ISzAlloc *allocBig)
+-{
+-  CLzmaEnc *p = (CLzmaEnc *)pp;
+-  p->matchFinderBase.stream = inStream;
+-  p->needInit = 1;
+-  return LzmaEnc_AllocAndInit(p, keepWindowSize, alloc, allocBig);
+-}
+-
+ static void LzmaEnc_SetInputBuf(CLzmaEnc *p, const Byte *src, SizeT srcLen)
+ {
+   p->matchFinderBase.directInput = 1;
+@@ -2064,7 +1992,7 @@ static void LzmaEnc_SetInputBuf(CLzmaEnc
+   p->matchFinderBase.directInputRem = srcLen;
+ }
+ 
+-SRes LzmaEnc_MemPrepare(CLzmaEncHandle pp, const Byte *src, SizeT srcLen,
++static SRes LzmaEnc_MemPrepare(CLzmaEncHandle pp, const Byte *src, SizeT srcLen,
+     UInt32 keepWindowSize, ISzAlloc *alloc, ISzAlloc *allocBig)
+ {
+   CLzmaEnc *p = (CLzmaEnc *)pp;
+@@ -2074,7 +2002,7 @@ SRes LzmaEnc_MemPrepare(CLzmaEncHandle p
+   return LzmaEnc_AllocAndInit(p, keepWindowSize, alloc, allocBig);
+ }
+ 
+-void LzmaEnc_Finish(CLzmaEncHandle pp)
++static void LzmaEnc_Finish(CLzmaEncHandle pp)
+ {
+   #ifndef _7ZIP_ST
+   CLzmaEnc *p = (CLzmaEnc *)pp;
+@@ -2107,53 +2035,6 @@ static size_t MyWrite(void *pp, const vo
+   return size;
+ }
+ 
+-
+-UInt32 LzmaEnc_GetNumAvailableBytes(CLzmaEncHandle pp)
+-{
+-  const CLzmaEnc *p = (CLzmaEnc *)pp;
+-  return p->matchFinder.GetNumAvailableBytes(p->matchFinderObj);
+-}
+-
+-const Byte *LzmaEnc_GetCurBuf(CLzmaEncHandle pp)
+-{
+-  const CLzmaEnc *p = (CLzmaEnc *)pp;
+-  return p->matchFinder.GetPointerToCurrentPos(p->matchFinderObj) - p->additionalOffset;
+-}
+-
+-SRes LzmaEnc_CodeOneMemBlock(CLzmaEncHandle pp, Bool reInit,
+-    Byte *dest, size_t *destLen, UInt32 desiredPackSize, UInt32 *unpackSize)
+-{
+-  CLzmaEnc *p = (CLzmaEnc *)pp;
+-  UInt64 nowPos64;
+-  SRes res;
+-  CSeqOutStreamBuf outStream;
+-
+-  outStream.funcTable.Write = MyWrite;
+-  outStream.data = dest;
+-  outStream.rem = *destLen;
+-  outStream.overflow = False;
+-
+-  p->writeEndMark = False;
+-  p->finished = False;
+-  p->result = SZ_OK;
+-
+-  if (reInit)
+-    LzmaEnc_Init(p);
+-  LzmaEnc_InitPrices(p);
+-  nowPos64 = p->nowPos64;
+-  RangeEnc_Init(&p->rc);
+-  p->rc.outStream = &outStream.funcTable;
+-
+-  res = LzmaEnc_CodeOneBlock(p, True, desiredPackSize, *unpackSize);
+-  
+-  *unpackSize = (UInt32)(p->nowPos64 - nowPos64);
+-  *destLen -= outStream.rem;
+-  if (outStream.overflow)
+-    return SZ_ERROR_OUTPUT_EOF;
+-
+-  return res;
+-}
+-
+ static SRes LzmaEnc_Encode2(CLzmaEnc *p, ICompressProgress *progress)
+ {
+   SRes res = SZ_OK;
+@@ -2184,13 +2065,6 @@ static SRes LzmaEnc_Encode2(CLzmaEnc *p,
+   return res;
+ }
+ 
+-SRes LzmaEnc_Encode(CLzmaEncHandle pp, ISeqOutStream *outStream, ISeqInStream *inStream, ICompressProgress *progress,
+-    ISzAlloc *alloc, ISzAlloc *allocBig)
+-{
+-  RINOK(LzmaEnc_Prepare(pp, outStream, inStream, alloc, allocBig));
+-  return LzmaEnc_Encode2((CLzmaEnc *)pp, progress);
+-}
+-
+ SRes LzmaEnc_WriteProperties(CLzmaEncHandle pp, Byte *props, SizeT *size)
+ {
+   CLzmaEnc *p = (CLzmaEnc *)pp;
+@@ -2247,25 +2121,3 @@ SRes LzmaEnc_MemEncode(CLzmaEncHandle pp
+     return SZ_ERROR_OUTPUT_EOF;
+   return res;
+ }
+-
+-SRes LzmaEncode(Byte *dest, SizeT *destLen, const Byte *src, SizeT srcLen,
+-    const CLzmaEncProps *props, Byte *propsEncoded, SizeT *propsSize, int writeEndMark,
+-    ICompressProgress *progress, ISzAlloc *alloc, ISzAlloc *allocBig)
+-{
+-  CLzmaEnc *p = (CLzmaEnc *)LzmaEnc_Create(alloc);
+-  SRes res;
+-  if (p == 0)
+-    return SZ_ERROR_MEM;
+-
+-  res = LzmaEnc_SetProps(p, props);
+-  if (res == SZ_OK)
+-  {
+-    res = LzmaEnc_WriteProperties(p, propsEncoded, propsSize);
+-    if (res == SZ_OK)
+-      res = LzmaEnc_MemEncode(p, dest, destLen, src, srcLen,
+-          writeEndMark, progress, alloc, allocBig);
+-  }
+-
+-  LzmaEnc_Destroy(p, alloc, allocBig);
+-  return res;
+-}
+--- a/include/linux/lzma/LzFind.h
++++ b/include/linux/lzma/LzFind.h
+@@ -55,11 +55,6 @@ typedef struct _CMatchFinder
+ 
+ #define Inline_MatchFinder_GetNumAvailableBytes(p) ((p)->streamPos - (p)->pos)
+ 
+-int MatchFinder_NeedMove(CMatchFinder *p);
+-Byte *MatchFinder_GetPointerToCurrentPos(CMatchFinder *p);
+-void MatchFinder_MoveBlock(CMatchFinder *p);
+-void MatchFinder_ReadIfRequired(CMatchFinder *p);
+-
+ void MatchFinder_Construct(CMatchFinder *p);
+ 
+ /* Conditions:
+@@ -70,12 +65,6 @@ int MatchFinder_Create(CMatchFinder *p,
+     UInt32 keepAddBufferBefore, UInt32 matchMaxLen, UInt32 keepAddBufferAfter,
+     ISzAlloc *alloc);
+ void MatchFinder_Free(CMatchFinder *p, ISzAlloc *alloc);
+-void MatchFinder_Normalize3(UInt32 subValue, CLzRef *items, UInt32 numItems);
+-void MatchFinder_ReduceOffsets(CMatchFinder *p, UInt32 subValue);
+-
+-UInt32 * GetMatchesSpec1(UInt32 lenLimit, UInt32 curMatch, UInt32 pos, const Byte *buffer, CLzRef *son,
+-    UInt32 _cyclicBufferPos, UInt32 _cyclicBufferSize, UInt32 _cutValue,
+-    UInt32 *distances, UInt32 maxLen);
+ 
+ /*
+ Conditions:
+@@ -102,12 +91,6 @@ typedef struct _IMatchFinder
+ 
+ void MatchFinder_CreateVTable(CMatchFinder *p, IMatchFinder *vTable);
+ 
+-void MatchFinder_Init(CMatchFinder *p);
+-UInt32 Bt3Zip_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances);
+-UInt32 Hc3Zip_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances);
+-void Bt3Zip_MatchFinder_Skip(CMatchFinder *p, UInt32 num);
+-void Hc3Zip_MatchFinder_Skip(CMatchFinder *p, UInt32 num);
+-
+ #ifdef __cplusplus
+ }
+ #endif
+--- a/lib/lzma/LzFind.c
++++ b/lib/lzma/LzFind.c
+@@ -14,9 +14,15 @@
+ 
+ #define kStartMaxLen 3
+ 
++#if 0
++#define DIRECT_INPUT	p->directInput
++#else
++#define DIRECT_INPUT	1
++#endif
++
+ static void LzInWindow_Free(CMatchFinder *p, ISzAlloc *alloc)
+ {
+-  if (!p->directInput)
++  if (!DIRECT_INPUT)
+   {
+     alloc->Free(alloc, p->bufferBase);
+     p->bufferBase = 0;
+@@ -28,7 +34,7 @@ static void LzInWindow_Free(CMatchFinder
+ static int LzInWindow_Create(CMatchFinder *p, UInt32 keepSizeReserv, ISzAlloc *alloc)
+ {
+   UInt32 blockSize = p->keepSizeBefore + p->keepSizeAfter + keepSizeReserv;
+-  if (p->directInput)
++  if (DIRECT_INPUT)
+   {
+     p->blockSize = blockSize;
+     return 1;
+@@ -42,12 +48,12 @@ static int LzInWindow_Create(CMatchFinde
+   return (p->bufferBase != 0);
+ }
+ 
+-Byte *MatchFinder_GetPointerToCurrentPos(CMatchFinder *p) { return p->buffer; }
+-Byte MatchFinder_GetIndexByte(CMatchFinder *p, Int32 index) { return p->buffer[index]; }
++static Byte *MatchFinder_GetPointerToCurrentPos(CMatchFinder *p) { return p->buffer; }
++static Byte MatchFinder_GetIndexByte(CMatchFinder *p, Int32 index) { return p->buffer[index]; }
+ 
+-UInt32 MatchFinder_GetNumAvailableBytes(CMatchFinder *p) { return p->streamPos - p->pos; }
++static UInt32 MatchFinder_GetNumAvailableBytes(CMatchFinder *p) { return p->streamPos - p->pos; }
+ 
+-void MatchFinder_ReduceOffsets(CMatchFinder *p, UInt32 subValue)
++static void MatchFinder_ReduceOffsets(CMatchFinder *p, UInt32 subValue)
+ {
+   p->posLimit -= subValue;
+   p->pos -= subValue;
+@@ -58,7 +64,7 @@ static void MatchFinder_ReadBlock(CMatch
+ {
+   if (p->streamEndWasReached || p->result != SZ_OK)
+     return;
+-  if (p->directInput)
++  if (DIRECT_INPUT)
+   {
+     UInt32 curSize = 0xFFFFFFFF - p->streamPos;
+     if (curSize > p->directInputRem)
+@@ -89,7 +95,7 @@ static void MatchFinder_ReadBlock(CMatch
+   }
+ }
+ 
+-void MatchFinder_MoveBlock(CMatchFinder *p)
++static void MatchFinder_MoveBlock(CMatchFinder *p)
+ {
+   memmove(p->bufferBase,
+     p->buffer - p->keepSizeBefore,
+@@ -97,22 +103,14 @@ void MatchFinder_MoveBlock(CMatchFinder
+   p->buffer = p->bufferBase + p->keepSizeBefore;
+ }
+ 
+-int MatchFinder_NeedMove(CMatchFinder *p)
++static int MatchFinder_NeedMove(CMatchFinder *p)
+ {
+-  if (p->directInput)
++  if (DIRECT_INPUT)
+     return 0;
+   /* if (p->streamEndWasReached) return 0; */
+   return ((size_t)(p->bufferBase + p->blockSize - p->buffer) <= p->keepSizeAfter);
+ }
+ 
+-void MatchFinder_ReadIfRequired(CMatchFinder *p)
+-{
+-  if (p->streamEndWasReached)
+-    return;
+-  if (p->keepSizeAfter >= p->streamPos - p->pos)
+-    MatchFinder_ReadBlock(p);
+-}
+-
+ static void MatchFinder_CheckAndMoveAndRead(CMatchFinder *p)
+ {
+   if (MatchFinder_NeedMove(p))
+@@ -268,7 +266,7 @@ static void MatchFinder_SetLimits(CMatch
+   p->posLimit = p->pos + limit;
+ }
+ 
+-void MatchFinder_Init(CMatchFinder *p)
++static void MatchFinder_Init(CMatchFinder *p)
+ {
+   UInt32 i;
+   for (i = 0; i < p->hashSizeSum; i++)
+@@ -287,7 +285,7 @@ static UInt32 MatchFinder_GetSubValue(CM
+   return (p->pos - p->historySize - 1) & kNormalizeMask;
+ }
+ 
+-void MatchFinder_Normalize3(UInt32 subValue, CLzRef *items, UInt32 numItems)
++static void MatchFinder_Normalize3(UInt32 subValue, CLzRef *items, UInt32 numItems)
+ {
+   UInt32 i;
+   for (i = 0; i < numItems; i++)
+@@ -319,38 +317,7 @@ static void MatchFinder_CheckLimits(CMat
+   MatchFinder_SetLimits(p);
+ }
+ 
+-static UInt32 * Hc_GetMatchesSpec(UInt32 lenLimit, UInt32 curMatch, UInt32 pos, const Byte *cur, CLzRef *son,
+-    UInt32 _cyclicBufferPos, UInt32 _cyclicBufferSize, UInt32 cutValue,
+-    UInt32 *distances, UInt32 maxLen)
+-{
+-  son[_cyclicBufferPos] = curMatch;
+-  for (;;)
+-  {
+-    UInt32 delta = pos - curMatch;
+-    if (cutValue-- == 0 || delta >= _cyclicBufferSize)
+-      return distances;
+-    {
+-      const Byte *pb = cur - delta;
+-      curMatch = son[_cyclicBufferPos - delta + ((delta > _cyclicBufferPos) ? _cyclicBufferSize : 0)];
+-      if (pb[maxLen] == cur[maxLen] && *pb == *cur)
+-      {
+-        UInt32 len = 0;
+-        while (++len != lenLimit)
+-          if (pb[len] != cur[len])
+-            break;
+-        if (maxLen < len)
+-        {
+-          *distances++ = maxLen = len;
+-          *distances++ = delta - 1;
+-          if (len == lenLimit)
+-            return distances;
+-        }
+-      }
+-    }
+-  }
+-}
+-
+-UInt32 * GetMatchesSpec1(UInt32 lenLimit, UInt32 curMatch, UInt32 pos, const Byte *cur, CLzRef *son,
++static UInt32 * GetMatchesSpec1(UInt32 lenLimit, UInt32 curMatch, UInt32 pos, const Byte *cur, CLzRef *son,
+     UInt32 _cyclicBufferPos, UInt32 _cyclicBufferSize, UInt32 cutValue,
+     UInt32 *distances, UInt32 maxLen)
+ {
+@@ -460,10 +427,10 @@ static void SkipMatchesSpec(UInt32 lenLi
+   p->buffer++; \
+   if (++p->pos == p->posLimit) MatchFinder_CheckLimits(p);
+ 
+-#define MOVE_POS_RET MOVE_POS return offset;
+-
+ static void MatchFinder_MovePos(CMatchFinder *p) { MOVE_POS; }
+ 
++#define MOVE_POS_RET MatchFinder_MovePos(p); return offset;
++
+ #define GET_MATCHES_HEADER2(minLen, ret_op) \
+   UInt32 lenLimit; UInt32 hashValue; const Byte *cur; UInt32 curMatch; \
+   lenLimit = p->lenLimit; { if (lenLimit < minLen) { MatchFinder_MovePos(p); ret_op; }} \
+@@ -479,62 +446,7 @@ static void MatchFinder_MovePos(CMatchFi
+   distances + offset, maxLen) - distances); MOVE_POS_RET;
+ 
+ #define SKIP_FOOTER \
+-  SkipMatchesSpec(lenLimit, curMatch, MF_PARAMS(p)); MOVE_POS;
+-
+-static UInt32 Bt2_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances)
+-{
+-  UInt32 offset;
+-  GET_MATCHES_HEADER(2)
+-  HASH2_CALC;
+-  curMatch = p->hash[hashValue];
+-  p->hash[hashValue] = p->pos;
+-  offset = 0;
+-  GET_MATCHES_FOOTER(offset, 1)
+-}
+-
+-UInt32 Bt3Zip_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances)
+-{
+-  UInt32 offset;
+-  GET_MATCHES_HEADER(3)
+-  HASH_ZIP_CALC;
+-  curMatch = p->hash[hashValue];
+-  p->hash[hashValue] = p->pos;
+-  offset = 0;
+-  GET_MATCHES_FOOTER(offset, 2)
+-}
+-
+-static UInt32 Bt3_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances)
+-{
+-  UInt32 hash2Value, delta2, maxLen, offset;
+-  GET_MATCHES_HEADER(3)
+-
+-  HASH3_CALC;
+-
+-  delta2 = p->pos - p->hash[hash2Value];
+-  curMatch = p->hash[kFix3HashSize + hashValue];
+-  
+-  p->hash[hash2Value] =
+-  p->hash[kFix3HashSize + hashValue] = p->pos;
+-
+-
+-  maxLen = 2;
+-  offset = 0;
+-  if (delta2 < p->cyclicBufferSize && *(cur - delta2) == *cur)
+-  {
+-    for (; maxLen != lenLimit; maxLen++)
+-      if (cur[(ptrdiff_t)maxLen - delta2] != cur[maxLen])
+-        break;
+-    distances[0] = maxLen;
+-    distances[1] = delta2 - 1;
+-    offset = 2;
+-    if (maxLen == lenLimit)
+-    {
+-      SkipMatchesSpec(lenLimit, curMatch, MF_PARAMS(p));
+-      MOVE_POS_RET;
+-    }
+-  }
+-  GET_MATCHES_FOOTER(offset, maxLen)
+-}
++  SkipMatchesSpec(lenLimit, curMatch, MF_PARAMS(p)); MatchFinder_MovePos(p);
+ 
+ static UInt32 Bt4_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances)
+ {
+@@ -583,108 +495,6 @@ static UInt32 Bt4_MatchFinder_GetMatches
+   GET_MATCHES_FOOTER(offset, maxLen)
+ }
+ 
+-static UInt32 Hc4_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances)
+-{
+-  UInt32 hash2Value, hash3Value, delta2, delta3, maxLen, offset;
+-  GET_MATCHES_HEADER(4)
+-
+-  HASH4_CALC;
+-
+-  delta2 = p->pos - p->hash[                hash2Value];
+-  delta3 = p->pos - p->hash[kFix3HashSize + hash3Value];
+-  curMatch = p->hash[kFix4HashSize + hashValue];
+-
+-  p->hash[                hash2Value] =
+-  p->hash[kFix3HashSize + hash3Value] =
+-  p->hash[kFix4HashSize + hashValue] = p->pos;
+-
+-  maxLen = 1;
+-  offset = 0;
+-  if (delta2 < p->cyclicBufferSize && *(cur - delta2) == *cur)
+-  {
+-    distances[0] = maxLen = 2;
+-    distances[1] = delta2 - 1;
+-    offset = 2;
+-  }
+-  if (delta2 != delta3 && delta3 < p->cyclicBufferSize && *(cur - delta3) == *cur)
+-  {
+-    maxLen = 3;
+-    distances[offset + 1] = delta3 - 1;
+-    offset += 2;
+-    delta2 = delta3;
+-  }
+-  if (offset != 0)
+-  {
+-    for (; maxLen != lenLimit; maxLen++)
+-      if (cur[(ptrdiff_t)maxLen - delta2] != cur[maxLen])
+-        break;
+-    distances[offset - 2] = maxLen;
+-    if (maxLen == lenLimit)
+-    {
+-      p->son[p->cyclicBufferPos] = curMatch;
+-      MOVE_POS_RET;
+-    }
+-  }
+-  if (maxLen < 3)
+-    maxLen = 3;
+-  offset = (UInt32)(Hc_GetMatchesSpec(lenLimit, curMatch, MF_PARAMS(p),
+-    distances + offset, maxLen) - (distances));
+-  MOVE_POS_RET
+-}
+-
+-UInt32 Hc3Zip_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances)
+-{
+-  UInt32 offset;
+-  GET_MATCHES_HEADER(3)
+-  HASH_ZIP_CALC;
+-  curMatch = p->hash[hashValue];
+-  p->hash[hashValue] = p->pos;
+-  offset = (UInt32)(Hc_GetMatchesSpec(lenLimit, curMatch, MF_PARAMS(p),
+-    distances, 2) - (distances));
+-  MOVE_POS_RET
+-}
+-
+-static void Bt2_MatchFinder_Skip(CMatchFinder *p, UInt32 num)
+-{
+-  do
+-  {
+-    SKIP_HEADER(2)
+-    HASH2_CALC;
+-    curMatch = p->hash[hashValue];
+-    p->hash[hashValue] = p->pos;
+-    SKIP_FOOTER
+-  }
+-  while (--num != 0);
+-}
+-
+-void Bt3Zip_MatchFinder_Skip(CMatchFinder *p, UInt32 num)
+-{
+-  do
+-  {
+-    SKIP_HEADER(3)
+-    HASH_ZIP_CALC;
+-    curMatch = p->hash[hashValue];
+-    p->hash[hashValue] = p->pos;
+-    SKIP_FOOTER
+-  }
+-  while (--num != 0);
+-}
+-
+-static void Bt3_MatchFinder_Skip(CMatchFinder *p, UInt32 num)
+-{
+-  do
+-  {
+-    UInt32 hash2Value;
+-    SKIP_HEADER(3)
+-    HASH3_CALC;
+-    curMatch = p->hash[kFix3HashSize + hashValue];
+-    p->hash[hash2Value] =
+-    p->hash[kFix3HashSize + hashValue] = p->pos;
+-    SKIP_FOOTER
+-  }
+-  while (--num != 0);
+-}
+-
+ static void Bt4_MatchFinder_Skip(CMatchFinder *p, UInt32 num)
+ {
+   do
+@@ -701,61 +511,12 @@ static void Bt4_MatchFinder_Skip(CMatchF
+   while (--num != 0);
+ }
+ 
+-static void Hc4_MatchFinder_Skip(CMatchFinder *p, UInt32 num)
+-{
+-  do
+-  {
+-    UInt32 hash2Value, hash3Value;
+-    SKIP_HEADER(4)
+-    HASH4_CALC;
+-    curMatch = p->hash[kFix4HashSize + hashValue];
+-    p->hash[                hash2Value] =
+-    p->hash[kFix3HashSize + hash3Value] =
+-    p->hash[kFix4HashSize + hashValue] = p->pos;
+-    p->son[p->cyclicBufferPos] = curMatch;
+-    MOVE_POS
+-  }
+-  while (--num != 0);
+-}
+-
+-void Hc3Zip_MatchFinder_Skip(CMatchFinder *p, UInt32 num)
+-{
+-  do
+-  {
+-    SKIP_HEADER(3)
+-    HASH_ZIP_CALC;
+-    curMatch = p->hash[hashValue];
+-    p->hash[hashValue] = p->pos;
+-    p->son[p->cyclicBufferPos] = curMatch;
+-    MOVE_POS
+-  }
+-  while (--num != 0);
+-}
+-
+ void MatchFinder_CreateVTable(CMatchFinder *p, IMatchFinder *vTable)
+ {
+   vTable->Init = (Mf_Init_Func)MatchFinder_Init;
+   vTable->GetIndexByte = (Mf_GetIndexByte_Func)MatchFinder_GetIndexByte;
+   vTable->GetNumAvailableBytes = (Mf_GetNumAvailableBytes_Func)MatchFinder_GetNumAvailableBytes;
+   vTable->GetPointerToCurrentPos = (Mf_GetPointerToCurrentPos_Func)MatchFinder_GetPointerToCurrentPos;
+-  if (!p->btMode)
+-  {
+-    vTable->GetMatches = (Mf_GetMatches_Func)Hc4_MatchFinder_GetMatches;
+-    vTable->Skip = (Mf_Skip_Func)Hc4_MatchFinder_Skip;
+-  }
+-  else if (p->numHashBytes == 2)
+-  {
+-    vTable->GetMatches = (Mf_GetMatches_Func)Bt2_MatchFinder_GetMatches;
+-    vTable->Skip = (Mf_Skip_Func)Bt2_MatchFinder_Skip;
+-  }
+-  else if (p->numHashBytes == 3)
+-  {
+-    vTable->GetMatches = (Mf_GetMatches_Func)Bt3_MatchFinder_GetMatches;
+-    vTable->Skip = (Mf_Skip_Func)Bt3_MatchFinder_Skip;
+-  }
+-  else
+-  {
+-    vTable->GetMatches = (Mf_GetMatches_Func)Bt4_MatchFinder_GetMatches;
+-    vTable->Skip = (Mf_Skip_Func)Bt4_MatchFinder_Skip;
+-  }
++  vTable->GetMatches = (Mf_GetMatches_Func)Bt4_MatchFinder_GetMatches;
++  vTable->Skip = (Mf_Skip_Func)Bt4_MatchFinder_Skip;
+ }
diff --git a/target/linux/generic/patches-4.1/532-jffs2_eofdetect.patch b/target/linux/generic/patches-4.1/532-jffs2_eofdetect.patch
new file mode 100644
index 0000000..9cbe183
--- /dev/null
+++ b/target/linux/generic/patches-4.1/532-jffs2_eofdetect.patch
@@ -0,0 +1,56 @@
+--- a/fs/jffs2/build.c
++++ b/fs/jffs2/build.c
+@@ -114,6 +114,16 @@ static int jffs2_build_filesystem(struct
+ 	dbg_fsbuild("scanned flash completely\n");
+ 	jffs2_dbg_dump_block_lists_nolock(c);
+ 
++	if (c->flags & (1 << 7)) {
++		printk("%s(): unlocking the mtd device... ", __func__);
++		mtd_unlock(c->mtd, 0, c->mtd->size);
++		printk("done.\n");
++
++		printk("%s(): erasing all blocks after the end marker... ", __func__);
++		jffs2_erase_pending_blocks(c, -1);
++		printk("done.\n");
++	}
++
+ 	dbg_fsbuild("pass 1 starting\n");
+ 	c->flags |= JFFS2_SB_FLAG_BUILDING;
+ 	/* Now scan the directory tree, increasing nlink according to every dirent found. */
+--- a/fs/jffs2/scan.c
++++ b/fs/jffs2/scan.c
+@@ -148,8 +148,14 @@ int jffs2_scan_medium(struct jffs2_sb_in
+ 		/* reset summary info for next eraseblock scan */
+ 		jffs2_sum_reset_collected(s);
+ 
+-		ret = jffs2_scan_eraseblock(c, jeb, buf_size?flashbuf:(flashbuf+jeb->offset),
+-						buf_size, s);
++		if (c->flags & (1 << 7)) {
++			if (mtd_block_isbad(c->mtd, jeb->offset))
++				ret = BLK_STATE_BADBLOCK;
++			else
++				ret = BLK_STATE_ALLFF;
++		} else
++			ret = jffs2_scan_eraseblock(c, jeb, buf_size?flashbuf:(flashbuf+jeb->offset),
++							buf_size, s);
+ 
+ 		if (ret < 0)
+ 			goto out;
+@@ -561,6 +567,17 @@ full_scan:
+ 			return err;
+ 	}
+ 
++	if ((buf[0] == 0xde) &&
++		(buf[1] == 0xad) &&
++		(buf[2] == 0xc0) &&
++		(buf[3] == 0xde)) {
++		/* end of filesystem. erase everything after this point */
++		printk("%s(): End of filesystem marker found at 0x%x\n", __func__, jeb->offset);
++		c->flags |= (1 << 7);
++
++		return BLK_STATE_ALLFF;
++	}
++
+ 	/* We temporarily use 'ofs' as a pointer into the buffer/jeb */
+ 	ofs = 0;
+ 	max_ofs = EMPTY_SCAN_SIZE(c->sector_size);
diff --git a/target/linux/generic/patches-4.1/540-crypto-xz-decompression-support.patch b/target/linux/generic/patches-4.1/540-crypto-xz-decompression-support.patch
new file mode 100644
index 0000000..c250e9f
--- /dev/null
+++ b/target/linux/generic/patches-4.1/540-crypto-xz-decompression-support.patch
@@ -0,0 +1,146 @@
+--- a/crypto/Kconfig
++++ b/crypto/Kconfig
+@@ -1435,6 +1435,13 @@ config CRYPTO_LZ4HC
+ 	help
+ 	  This is the LZ4 high compression mode algorithm.
+ 
++config CRYPTO_XZ
++	tristate "XZ compression algorithm"
++	select CRYPTO_ALGAPI
++	select XZ_DEC
++	help
++	  This is the XZ algorithm. Only decompression is supported for now.
++
+ comment "Random Number Generation"
+ 
+ config CRYPTO_ANSI_CPRNG
+--- a/crypto/Makefile
++++ b/crypto/Makefile
+@@ -89,6 +89,7 @@ obj-$(CONFIG_CRYPTO_AUTHENC) += authenc.
+ obj-$(CONFIG_CRYPTO_LZO) += lzo.o
+ obj-$(CONFIG_CRYPTO_LZ4) += lz4.o
+ obj-$(CONFIG_CRYPTO_LZ4HC) += lz4hc.o
++obj-$(CONFIG_CRYPTO_XZ) += xz.o
+ obj-$(CONFIG_CRYPTO_842) += 842.o
+ obj-$(CONFIG_CRYPTO_RNG2) += rng.o
+ obj-$(CONFIG_CRYPTO_RNG2) += krng.o
+--- /dev/null
++++ b/crypto/xz.c
+@@ -0,0 +1,117 @@
++/*
++ * Cryptographic API.
++ *
++ * XZ decompression support.
++ *
++ * Copyright (c) 2012 Gabor Juhos <juhosg@openwrt.org>
++ *
++ * This program is free software; you can redistribute it and/or modify it
++ * under the terms of the GNU General Public License version 2 as published by
++ * the Free Software Foundation.
++ *
++ */
++#include <linux/init.h>
++#include <linux/module.h>
++#include <linux/crypto.h>
++#include <linux/xz.h>
++#include <linux/interrupt.h>
++#include <linux/mm.h>
++#include <linux/net.h>
++
++struct xz_comp_ctx {
++	struct xz_dec	*decomp_state;
++	struct xz_buf	decomp_buf;
++};
++
++static int crypto_xz_decomp_init(struct xz_comp_ctx *ctx)
++{
++	ctx->decomp_state = xz_dec_init(XZ_SINGLE, 0);
++	if (!ctx->decomp_state)
++		return -ENOMEM;
++
++	return 0;
++}
++
++static void crypto_xz_decomp_exit(struct xz_comp_ctx *ctx)
++{
++	xz_dec_end(ctx->decomp_state);
++}
++
++static int crypto_xz_init(struct crypto_tfm *tfm)
++{
++	struct xz_comp_ctx *ctx = crypto_tfm_ctx(tfm);
++
++	return crypto_xz_decomp_init(ctx);
++}
++
++static void crypto_xz_exit(struct crypto_tfm *tfm)
++{
++	struct xz_comp_ctx *ctx = crypto_tfm_ctx(tfm);
++
++	crypto_xz_decomp_exit(ctx);
++}
++
++static int crypto_xz_compress(struct crypto_tfm *tfm, const u8 *src,
++			      unsigned int slen, u8 *dst, unsigned int *dlen)
++{
++	return -EOPNOTSUPP;
++}
++
++static int crypto_xz_decompress(struct crypto_tfm *tfm, const u8 *src,
++				unsigned int slen, u8 *dst, unsigned int *dlen)
++{
++	struct xz_comp_ctx *dctx = crypto_tfm_ctx(tfm);
++	struct xz_buf *xz_buf = &dctx->decomp_buf;
++	int ret;
++
++	memset(xz_buf, '\0', sizeof(struct xz_buf));
++
++	xz_buf->in = (u8 *) src;
++	xz_buf->in_pos = 0;
++	xz_buf->in_size = slen;
++	xz_buf->out = (u8 *) dst;
++	xz_buf->out_pos = 0;
++	xz_buf->out_size = *dlen;
++
++	ret = xz_dec_run(dctx->decomp_state, xz_buf);
++	if (ret != XZ_STREAM_END) {
++		ret = -EINVAL;
++		goto out;
++	}
++
++	*dlen = xz_buf->out_pos;
++	ret = 0;
++
++out:
++	return ret;
++}
++
++static struct crypto_alg crypto_xz_alg = {
++	.cra_name		= "xz",
++	.cra_flags		= CRYPTO_ALG_TYPE_COMPRESS,
++	.cra_ctxsize		= sizeof(struct xz_comp_ctx),
++	.cra_module		= THIS_MODULE,
++	.cra_list		= LIST_HEAD_INIT(crypto_xz_alg.cra_list),
++	.cra_init		= crypto_xz_init,
++	.cra_exit		= crypto_xz_exit,
++	.cra_u			= { .compress = {
++	.coa_compress 		= crypto_xz_compress,
++	.coa_decompress  	= crypto_xz_decompress } }
++};
++
++static int __init crypto_xz_mod_init(void)
++{
++	return crypto_register_alg(&crypto_xz_alg);
++}
++
++static void __exit crypto_xz_mod_exit(void)
++{
++	crypto_unregister_alg(&crypto_xz_alg);
++}
++
++module_init(crypto_xz_mod_init);
++module_exit(crypto_xz_mod_exit);
++
++MODULE_LICENSE("GPL v2");
++MODULE_DESCRIPTION("Crypto XZ decompression support");
++MODULE_AUTHOR("Gabor Juhos <juhosg@openwrt.org>");
diff --git a/target/linux/generic/patches-4.1/541-ubifs-xz-decompression-support.patch b/target/linux/generic/patches-4.1/541-ubifs-xz-decompression-support.patch
new file mode 100644
index 0000000..f85689c
--- /dev/null
+++ b/target/linux/generic/patches-4.1/541-ubifs-xz-decompression-support.patch
@@ -0,0 +1,92 @@
+--- a/fs/ubifs/Kconfig
++++ b/fs/ubifs/Kconfig
+@@ -5,8 +5,10 @@ config UBIFS_FS
+ 	select CRYPTO if UBIFS_FS_ADVANCED_COMPR
+ 	select CRYPTO if UBIFS_FS_LZO
+ 	select CRYPTO if UBIFS_FS_ZLIB
++	select CRYPTO if UBIFS_FS_XZ
+ 	select CRYPTO_LZO if UBIFS_FS_LZO
+ 	select CRYPTO_DEFLATE if UBIFS_FS_ZLIB
++	select CRYPTO_XZ if UBIFS_FS_XZ
+ 	depends on MTD_UBI
+ 	help
+ 	  UBIFS is a file system for flash devices which works on top of UBI.
+@@ -35,3 +37,12 @@ config UBIFS_FS_ZLIB
+ 	default y
+ 	help
+ 	  Zlib compresses better than LZO but it is slower. Say 'Y' if unsure.
++
++config UBIFS_FS_XZ
++	bool "XZ decompression support" if UBIFS_FS_ADVANCED_COMPR
++	depends on UBIFS_FS
++	default y
++	help
++	  XZ compresses better the ZLIB but it is slower..
++	  Say 'Y' if unsure.
++
+--- a/fs/ubifs/compress.c
++++ b/fs/ubifs/compress.c
+@@ -71,6 +71,24 @@ static struct ubifs_compressor zlib_comp
+ };
+ #endif
+ 
++#ifdef CONFIG_UBIFS_FS_XZ
++static DEFINE_MUTEX(xz_enc_mutex);
++static DEFINE_MUTEX(xz_dec_mutex);
++
++static struct ubifs_compressor xz_compr = {
++	.compr_type = UBIFS_COMPR_XZ,
++	.comp_mutex = &xz_enc_mutex,
++	.decomp_mutex = &xz_dec_mutex,
++	.name = "xz",
++	.capi_name = "xz",
++};
++#else
++static struct ubifs_compressor xz_compr = {
++	.compr_type = UBIFS_COMPR_XZ,
++	.name = "xz",
++};
++#endif
++
+ /* All UBIFS compressors */
+ struct ubifs_compressor *ubifs_compressors[UBIFS_COMPR_TYPES_CNT];
+ 
+@@ -232,9 +250,15 @@ int __init ubifs_compressors_init(void)
+ 	if (err)
+ 		goto out_lzo;
+ 
++	err = compr_init(&xz_compr);
++	if (err)
++		goto out_zlib;
++
+ 	ubifs_compressors[UBIFS_COMPR_NONE] = &none_compr;
+ 	return 0;
+ 
++out_zlib:
++	compr_exit(&zlib_compr);
+ out_lzo:
+ 	compr_exit(&lzo_compr);
+ 	return err;
+@@ -247,4 +271,5 @@ void ubifs_compressors_exit(void)
+ {
+ 	compr_exit(&lzo_compr);
+ 	compr_exit(&zlib_compr);
++	compr_exit(&xz_compr);
+ }
+--- a/fs/ubifs/ubifs-media.h
++++ b/fs/ubifs/ubifs-media.h
+@@ -332,12 +332,14 @@ enum {
+  * UBIFS_COMPR_NONE: no compression
+  * UBIFS_COMPR_LZO: LZO compression
+  * UBIFS_COMPR_ZLIB: ZLIB compression
++ * UBIFS_COMPR_XZ: XZ compression
+  * UBIFS_COMPR_TYPES_CNT: count of supported compression types
+  */
+ enum {
+ 	UBIFS_COMPR_NONE,
+ 	UBIFS_COMPR_LZO,
+ 	UBIFS_COMPR_ZLIB,
++	UBIFS_COMPR_XZ,
+ 	UBIFS_COMPR_TYPES_CNT,
+ };
+ 
diff --git a/target/linux/generic/patches-4.1/551-ubifs-fix-default-compression-selection.patch b/target/linux/generic/patches-4.1/551-ubifs-fix-default-compression-selection.patch
new file mode 100644
index 0000000..1b0f307
--- /dev/null
+++ b/target/linux/generic/patches-4.1/551-ubifs-fix-default-compression-selection.patch
@@ -0,0 +1,29 @@
+--- a/fs/ubifs/sb.c
++++ b/fs/ubifs/sb.c
+@@ -63,6 +63,17 @@
+ /* Default time granularity in nanoseconds */
+ #define DEFAULT_TIME_GRAN 1000000000
+ 
++static int get_default_compressor(void)
++{
++	if (ubifs_compr_present(UBIFS_COMPR_LZO))
++		return UBIFS_COMPR_LZO;
++
++	if (ubifs_compr_present(UBIFS_COMPR_ZLIB))
++		return UBIFS_COMPR_ZLIB;
++
++	return UBIFS_COMPR_NONE;
++}
++
+ /**
+  * create_default_filesystem - format empty UBI volume.
+  * @c: UBIFS file-system description object
+@@ -183,7 +194,7 @@ static int create_default_filesystem(str
+ 	if (c->mount_opts.override_compr)
+ 		sup->default_compr = cpu_to_le16(c->mount_opts.compr_type);
+ 	else
+-		sup->default_compr = cpu_to_le16(UBIFS_COMPR_LZO);
++		sup->default_compr = cpu_to_le16(get_default_compressor());
+ 
+ 	generate_random_uuid(sup->uuid);
+ 
diff --git a/target/linux/generic/patches-4.1/600-netfilter_conntrack_flush.patch b/target/linux/generic/patches-4.1/600-netfilter_conntrack_flush.patch
new file mode 100644
index 0000000..bd7a7ff
--- /dev/null
+++ b/target/linux/generic/patches-4.1/600-netfilter_conntrack_flush.patch
@@ -0,0 +1,86 @@
+--- a/net/netfilter/nf_conntrack_standalone.c
++++ b/net/netfilter/nf_conntrack_standalone.c
+@@ -17,6 +17,7 @@
+ #include <linux/percpu.h>
+ #include <linux/netdevice.h>
+ #include <linux/security.h>
++#include <linux/inet.h>
+ #include <net/net_namespace.h>
+ #ifdef CONFIG_SYSCTL
+ #include <linux/sysctl.h>
+@@ -259,10 +260,66 @@ static int ct_open(struct inode *inode,
+ 			sizeof(struct ct_iter_state));
+ }
+ 
++struct kill_request {
++	u16 family;
++	union nf_inet_addr addr;
++};
++
++static int kill_matching(struct nf_conn *i, void *data)
++{
++	struct kill_request *kr = data;
++	struct nf_conntrack_tuple *t1 = &i->tuplehash[IP_CT_DIR_ORIGINAL].tuple;
++	struct nf_conntrack_tuple *t2 = &i->tuplehash[IP_CT_DIR_REPLY].tuple;
++
++	if (!kr->family)
++		return 1;
++
++	if (t1->src.l3num != kr->family)
++		return 0;
++
++	return (nf_inet_addr_cmp(&kr->addr, &t1->src.u3) ||
++	        nf_inet_addr_cmp(&kr->addr, &t1->dst.u3) ||
++	        nf_inet_addr_cmp(&kr->addr, &t2->src.u3) ||
++	        nf_inet_addr_cmp(&kr->addr, &t2->dst.u3));
++}
++
++static ssize_t ct_file_write(struct file *file, const char __user *buf,
++			     size_t count, loff_t *ppos)
++{
++	struct seq_file *seq = file->private_data;
++	struct net *net = seq_file_net(seq);
++	struct kill_request kr = { };
++	char req[INET6_ADDRSTRLEN] = { };
++
++	if (count == 0)
++		return 0;
++
++	if (count >= INET6_ADDRSTRLEN)
++		count = INET6_ADDRSTRLEN - 1;
++
++	if (copy_from_user(req, buf, count))
++		return -EFAULT;
++
++	if (strnchr(req, count, ':')) {
++		kr.family = AF_INET6;
++		if (!in6_pton(req, count, (void *)&kr.addr, '\n', NULL))
++			return -EINVAL;
++	} else if (strnchr(req, count, '.')) {
++		kr.family = AF_INET;
++		if (!in4_pton(req, count, (void *)&kr.addr, '\n', NULL))
++			return -EINVAL;
++	}
++
++	nf_ct_iterate_cleanup(net, kill_matching, &kr, 0, 0);
++
++	return count;
++}
++
+ static const struct file_operations ct_file_ops = {
+ 	.owner   = THIS_MODULE,
+ 	.open    = ct_open,
+ 	.read    = seq_read,
++	.write	 = ct_file_write,
+ 	.llseek  = seq_lseek,
+ 	.release = seq_release_net,
+ };
+@@ -364,7 +421,7 @@ static int nf_conntrack_standalone_init_
+ {
+ 	struct proc_dir_entry *pde;
+ 
+-	pde = proc_create("nf_conntrack", 0440, net->proc_net, &ct_file_ops);
++	pde = proc_create("nf_conntrack", 0660, net->proc_net, &ct_file_ops);
+ 	if (!pde)
+ 		goto out_nf_conntrack;
+ 
diff --git a/target/linux/generic/patches-4.1/610-netfilter_match_bypass_default_checks.patch b/target/linux/generic/patches-4.1/610-netfilter_match_bypass_default_checks.patch
new file mode 100644
index 0000000..282cbdd
--- /dev/null
+++ b/target/linux/generic/patches-4.1/610-netfilter_match_bypass_default_checks.patch
@@ -0,0 +1,93 @@
+--- a/include/uapi/linux/netfilter_ipv4/ip_tables.h
++++ b/include/uapi/linux/netfilter_ipv4/ip_tables.h
+@@ -87,6 +87,7 @@ struct ipt_ip {
+ #define IPT_F_FRAG		0x01	/* Set if rule is a fragment rule */
+ #define IPT_F_GOTO		0x02	/* Set if jump is a goto */
+ #define IPT_F_MASK		0x03	/* All possible flag bits mask. */
++#define IPT_F_NO_DEF_MATCH	0x80	/* Internal: no default match rules present */
+ 
+ /* Values for "inv" field in struct ipt_ip. */
+ #define IPT_INV_VIA_IN		0x01	/* Invert the sense of IN IFACE. */
+--- a/net/ipv4/netfilter/ip_tables.c
++++ b/net/ipv4/netfilter/ip_tables.c
+@@ -82,6 +82,9 @@ ip_packet_match(const struct iphdr *ip,
+ 
+ #define FWINV(bool, invflg) ((bool) ^ !!(ipinfo->invflags & (invflg)))
+ 
++	if (ipinfo->flags & IPT_F_NO_DEF_MATCH)
++		return true;
++
+ 	if (FWINV((ip->saddr&ipinfo->smsk.s_addr) != ipinfo->src.s_addr,
+ 		  IPT_INV_SRCIP) ||
+ 	    FWINV((ip->daddr&ipinfo->dmsk.s_addr) != ipinfo->dst.s_addr,
+@@ -135,6 +138,29 @@ ip_packet_match(const struct iphdr *ip,
+ 	return true;
+ }
+ 
++static void
++ip_checkdefault(struct ipt_ip *ip)
++{
++	static const char iface_mask[IFNAMSIZ] = {};
++
++	if (ip->invflags || ip->flags & IPT_F_FRAG)
++		return;
++
++	if (memcmp(ip->iniface_mask, iface_mask, IFNAMSIZ) != 0)
++		return;
++
++	if (memcmp(ip->outiface_mask, iface_mask, IFNAMSIZ) != 0)
++		return;
++
++	if (ip->smsk.s_addr || ip->dmsk.s_addr)
++		return;
++
++	if (ip->proto)
++		return;
++
++	ip->flags |= IPT_F_NO_DEF_MATCH;
++}
++
+ static bool
+ ip_checkentry(const struct ipt_ip *ip)
+ {
+@@ -564,7 +590,7 @@ static void cleanup_match(struct xt_entr
+ }
+ 
+ static int
+-check_entry(const struct ipt_entry *e, const char *name)
++check_entry(struct ipt_entry *e, const char *name)
+ {
+ 	const struct xt_entry_target *t;
+ 
+@@ -573,6 +599,8 @@ check_entry(const struct ipt_entry *e, c
+ 		return -EINVAL;
+ 	}
+ 
++	ip_checkdefault(&e->ip);
++
+ 	if (e->target_offset + sizeof(struct xt_entry_target) >
+ 	    e->next_offset)
+ 		return -EINVAL;
+@@ -934,6 +962,7 @@ copy_entries_to_user(unsigned int total_
+ 	const struct xt_table_info *private = table->private;
+ 	int ret = 0;
+ 	const void *loc_cpu_entry;
++	u8 flags;
+ 
+ 	counters = alloc_counters(table);
+ 	if (IS_ERR(counters))
+@@ -964,6 +993,14 @@ copy_entries_to_user(unsigned int total_
+ 			ret = -EFAULT;
+ 			goto free_counters;
+ 		}
++
++		flags = e->ip.flags & IPT_F_MASK;
++		if (copy_to_user(userptr + off
++				 + offsetof(struct ipt_entry, ip.flags),
++				 &flags, sizeof(flags)) != 0) {
++			ret = -EFAULT;
++			goto free_counters;
++		}
+ 
+ 		for (i = sizeof(struct ipt_entry);
+ 		     i < e->target_offset;
diff --git a/target/linux/generic/patches-4.1/611-netfilter_match_bypass_default_table.patch b/target/linux/generic/patches-4.1/611-netfilter_match_bypass_default_table.patch
new file mode 100644
index 0000000..9e2290d
--- /dev/null
+++ b/target/linux/generic/patches-4.1/611-netfilter_match_bypass_default_table.patch
@@ -0,0 +1,94 @@
+--- a/net/ipv4/netfilter/ip_tables.c
++++ b/net/ipv4/netfilter/ip_tables.c
+@@ -310,6 +310,33 @@ struct ipt_entry *ipt_next_entry(const s
+ 	return (void *)entry + entry->next_offset;
+ }
+ 
++static bool
++ipt_handle_default_rule(struct ipt_entry *e, unsigned int *verdict)
++{
++	struct xt_entry_target *t;
++	struct xt_standard_target *st;
++
++	if (e->target_offset != sizeof(struct ipt_entry))
++		return false;
++
++	if (!(e->ip.flags & IPT_F_NO_DEF_MATCH))
++		return false;
++
++	t = ipt_get_target(e);
++	if (t->u.kernel.target->target)
++		return false;
++
++	st = (struct xt_standard_target *) t;
++	if (st->verdict == XT_RETURN)
++		return false;
++
++	if (st->verdict >= 0)
++		return false;
++
++	*verdict = (unsigned)(-st->verdict) - 1;
++	return true;
++}
++
+ /* Returns one of the generic firewall policies, like NF_ACCEPT. */
+ unsigned int
+ ipt_do_table(struct sk_buff *skb,
+@@ -330,9 +357,33 @@ ipt_do_table(struct sk_buff *skb,
+ 	unsigned int addend;
+ 
+ 	/* Initialization */
++	IP_NF_ASSERT(table->valid_hooks & (1 << hook));
++	local_bh_disable();
++	private = table->private;
++	cpu        = smp_processor_id();
++	/*
++	 * Ensure we load private-> members after we've fetched the base
++	 * pointer.
++	 */
++	smp_read_barrier_depends();
++	table_base = private->entries[cpu];
++
++	e = get_entry(table_base, private->hook_entry[hook]);
++	if (ipt_handle_default_rule(e, &verdict)) {
++		ADD_COUNTER(e->counters, skb->len, 1);
++		local_bh_enable();
++		return verdict;
++	}
++
+ 	ip = ip_hdr(skb);
+ 	indev = state->in ? state->in->name : nulldevname;
+ 	outdev = state->out ? state->out->name : nulldevname;
++
++	addend = xt_write_recseq_begin();
++	jumpstack  = (struct ipt_entry **)private->jumpstack[cpu];
++	stackptr   = per_cpu_ptr(private->stackptr, cpu);
++	origptr    = *stackptr;
++
+ 	/* We handle fragments by dealing with the first fragment as
+ 	 * if it was a normal packet.  All other fragments are treated
+ 	 * normally, except that they will NEVER match rules that ask
+@@ -347,23 +398,6 @@ ipt_do_table(struct sk_buff *skb,
+ 	acpar.family  = NFPROTO_IPV4;
+ 	acpar.hooknum = hook;
+ 
+-	IP_NF_ASSERT(table->valid_hooks & (1 << hook));
+-	local_bh_disable();
+-	addend = xt_write_recseq_begin();
+-	private = table->private;
+-	cpu        = smp_processor_id();
+-	/*
+-	 * Ensure we load private-> members after we've fetched the base
+-	 * pointer.
+-	 */
+-	smp_read_barrier_depends();
+-	table_base = private->entries[cpu];
+-	jumpstack  = (struct ipt_entry **)private->jumpstack[cpu];
+-	stackptr   = per_cpu_ptr(private->stackptr, cpu);
+-	origptr    = *stackptr;
+-
+-	e = get_entry(table_base, private->hook_entry[hook]);
+-
+ 	pr_debug("Entering %s(hook %u); sp at %u (UF %p)\n",
+ 		 table->name, hook, origptr,
+ 		 get_entry(table_base, private->underflow[hook]));
diff --git a/target/linux/generic/patches-4.1/612-netfilter_match_reduce_memory_access.patch b/target/linux/generic/patches-4.1/612-netfilter_match_reduce_memory_access.patch
new file mode 100644
index 0000000..72172d8
--- /dev/null
+++ b/target/linux/generic/patches-4.1/612-netfilter_match_reduce_memory_access.patch
@@ -0,0 +1,16 @@
+--- a/net/ipv4/netfilter/ip_tables.c
++++ b/net/ipv4/netfilter/ip_tables.c
+@@ -85,9 +85,11 @@ ip_packet_match(const struct iphdr *ip,
+ 	if (ipinfo->flags & IPT_F_NO_DEF_MATCH)
+ 		return true;
+ 
+-	if (FWINV((ip->saddr&ipinfo->smsk.s_addr) != ipinfo->src.s_addr,
++	if (FWINV(ipinfo->smsk.s_addr &&
++		  (ip->saddr&ipinfo->smsk.s_addr) != ipinfo->src.s_addr,
+ 		  IPT_INV_SRCIP) ||
+-	    FWINV((ip->daddr&ipinfo->dmsk.s_addr) != ipinfo->dst.s_addr,
++	    FWINV(ipinfo->dmsk.s_addr &&
++		  (ip->daddr&ipinfo->dmsk.s_addr) != ipinfo->dst.s_addr,
+ 		  IPT_INV_DSTIP)) {
+ 		dprintf("Source or dest mismatch.\n");
+ 
diff --git a/target/linux/generic/patches-4.1/613-netfilter_optional_tcp_window_check.patch b/target/linux/generic/patches-4.1/613-netfilter_optional_tcp_window_check.patch
new file mode 100644
index 0000000..3740dd7
--- /dev/null
+++ b/target/linux/generic/patches-4.1/613-netfilter_optional_tcp_window_check.patch
@@ -0,0 +1,36 @@
+--- a/net/netfilter/nf_conntrack_proto_tcp.c
++++ b/net/netfilter/nf_conntrack_proto_tcp.c
+@@ -33,6 +33,9 @@
+ #include <net/netfilter/ipv4/nf_conntrack_ipv4.h>
+ #include <net/netfilter/ipv6/nf_conntrack_ipv6.h>
+ 
++/* Do not check the TCP window for incoming packets  */
++static int nf_ct_tcp_no_window_check __read_mostly = 1;
++
+ /* "Be conservative in what you do,
+     be liberal in what you accept from others."
+     If it's non-zero, we mark only out of window RST segments as INVALID. */
+@@ -515,6 +518,9 @@ static bool tcp_in_window(const struct n
+ 	s32 receiver_offset;
+ 	bool res, in_recv_win;
+ 
++	if (nf_ct_tcp_no_window_check)
++		return true;
++
+ 	/*
+ 	 * Get the required data from the packet.
+ 	 */
+@@ -1481,6 +1487,13 @@ static struct ctl_table tcp_sysctl_table
+ 		.mode		= 0644,
+ 		.proc_handler	= proc_dointvec,
+ 	},
++	{
++		.procname       = "nf_conntrack_tcp_no_window_check",
++		.data           = &nf_ct_tcp_no_window_check,
++		.maxlen         = sizeof(unsigned int),
++		.mode           = 0644,
++		.proc_handler   = proc_dointvec,
++	},
+ 	{ }
+ };
+ 
diff --git a/target/linux/generic/patches-4.1/615-netfilter_add_xt_id_match.patch b/target/linux/generic/patches-4.1/615-netfilter_add_xt_id_match.patch
new file mode 100644
index 0000000..ba21d78
--- /dev/null
+++ b/target/linux/generic/patches-4.1/615-netfilter_add_xt_id_match.patch
@@ -0,0 +1,95 @@
+--- a/include/uapi/linux/netfilter/Kbuild
++++ b/include/uapi/linux/netfilter/Kbuild
+@@ -55,6 +55,7 @@ header-y += xt_ecn.h
+ header-y += xt_esp.h
+ header-y += xt_hashlimit.h
+ header-y += xt_helper.h
++header-y += xt_id.h
+ header-y += xt_ipcomp.h
+ header-y += xt_iprange.h
+ header-y += xt_ipvs.h
+--- /dev/null
++++ b/include/uapi/linux/netfilter/xt_id.h
+@@ -0,0 +1,8 @@
++#ifndef _XT_ID_H
++#define _XT_ID_H
++
++struct xt_id_info {
++	u32 id;
++};
++
++#endif /* XT_ID_H */
+--- a/net/netfilter/Kconfig
++++ b/net/netfilter/Kconfig
+@@ -1164,6 +1164,13 @@ config NETFILTER_XT_MATCH_IPCOMP
+ 
+ 	  To compile it as a module, choose M here.  If unsure, say N.
+ 
++config NETFILTER_XT_MATCH_ID
++	tristate '"id" match support'
++	depends on NETFILTER_ADVANCED
++	---help---
++	This option adds a `id' dummy-match, which allows you to put
++	numeric IDs into your iptables ruleset.
++
+ config NETFILTER_XT_MATCH_IPRANGE
+ 	tristate '"iprange" address range match support'
+ 	depends on NETFILTER_ADVANCED
+--- a/net/netfilter/Makefile
++++ b/net/netfilter/Makefile
+@@ -145,6 +145,7 @@ obj-$(CONFIG_NETFILTER_XT_MATCH_ESP) +=
+ obj-$(CONFIG_NETFILTER_XT_MATCH_HASHLIMIT) += xt_hashlimit.o
+ obj-$(CONFIG_NETFILTER_XT_MATCH_HELPER) += xt_helper.o
+ obj-$(CONFIG_NETFILTER_XT_MATCH_HL) += xt_hl.o
++obj-$(CONFIG_NETFILTER_XT_MATCH_ID) += xt_id.o
+ obj-$(CONFIG_NETFILTER_XT_MATCH_IPCOMP) += xt_ipcomp.o
+ obj-$(CONFIG_NETFILTER_XT_MATCH_IPRANGE) += xt_iprange.o
+ obj-$(CONFIG_NETFILTER_XT_MATCH_IPVS) += xt_ipvs.o
+--- /dev/null
++++ b/net/netfilter/xt_id.c
+@@ -0,0 +1,45 @@
++/*
++ * Implements a dummy match to allow attaching IDs to rules
++ *
++ * 2014-08-01 Jo-Philipp Wich <jow@openwrt.org>
++ */
++
++#include <linux/module.h>
++#include <linux/skbuff.h>
++#include <linux/netfilter/x_tables.h>
++#include <linux/netfilter/xt_id.h>
++
++MODULE_AUTHOR("Jo-Philipp Wich <jow@openwrt.org>");
++MODULE_DESCRIPTION("Xtables: No-op match which can be tagged with a 32bit ID");
++MODULE_LICENSE("GPL");
++MODULE_ALIAS("ipt_id");
++MODULE_ALIAS("ip6t_id");
++
++static bool
++id_mt(const struct sk_buff *skb, struct xt_action_param *par)
++{
++	/* We always match */
++	return true;
++}
++
++static struct xt_match id_mt_reg __read_mostly = {
++	.name      = "id",
++	.revision  = 0,
++	.family    = NFPROTO_UNSPEC,
++	.match     = id_mt,
++	.matchsize = sizeof(struct xt_id_info),
++	.me        = THIS_MODULE,
++};
++
++static int __init id_mt_init(void)
++{
++	return xt_register_match(&id_mt_reg);
++}
++
++static void __exit id_mt_exit(void)
++{
++	xt_unregister_match(&id_mt_reg);
++}
++
++module_init(id_mt_init);
++module_exit(id_mt_exit);
diff --git a/target/linux/generic/patches-4.1/616-net_optimize_xfrm_calls.patch b/target/linux/generic/patches-4.1/616-net_optimize_xfrm_calls.patch
new file mode 100644
index 0000000..2a64d54
--- /dev/null
+++ b/target/linux/generic/patches-4.1/616-net_optimize_xfrm_calls.patch
@@ -0,0 +1,12 @@
+--- a/net/netfilter/nf_nat_core.c
++++ b/net/netfilter/nf_nat_core.c
+@@ -90,6 +90,9 @@ int nf_xfrm_me_harder(struct sk_buff *sk
+ 	struct dst_entry *dst;
+ 	int err;
+ 
++	if (skb->dev && !dev_net(skb->dev)->xfrm.policy_count[XFRM_POLICY_OUT])
++		return 0;
++
+ 	err = xfrm_decode_session(skb, &fl, family);
+ 	if (err < 0)
+ 		return err;
diff --git a/target/linux/generic/patches-4.1/620-sched_esfq.patch b/target/linux/generic/patches-4.1/620-sched_esfq.patch
new file mode 100644
index 0000000..e1b473b
--- /dev/null
+++ b/target/linux/generic/patches-4.1/620-sched_esfq.patch
@@ -0,0 +1,791 @@
+--- a/include/uapi/linux/pkt_sched.h
++++ b/include/uapi/linux/pkt_sched.h
+@@ -226,6 +226,33 @@ struct tc_sfq_xstats {
+ 	__s32		allot;
+ };
+ 
++/* ESFQ section */
++
++enum
++{
++        /* traditional */
++	TCA_SFQ_HASH_CLASSIC,
++	TCA_SFQ_HASH_DST,
++	TCA_SFQ_HASH_SRC,
++	TCA_SFQ_HASH_FWMARK,
++	/* conntrack */
++	TCA_SFQ_HASH_CTORIGDST,
++	TCA_SFQ_HASH_CTORIGSRC,
++	TCA_SFQ_HASH_CTREPLDST,
++	TCA_SFQ_HASH_CTREPLSRC,
++	TCA_SFQ_HASH_CTNATCHG,
++};
++
++struct tc_esfq_qopt
++{
++	unsigned	quantum;	/* Bytes per round allocated to flow */
++	int		perturb_period;	/* Period of hash perturbation */
++	__u32		limit;		/* Maximal packets in queue */
++	unsigned	divisor;	/* Hash divisor  */
++	unsigned	flows;		/* Maximal number of flows  */
++	unsigned	hash_kind;	/* Hash function to use for flow identification */
++};
++
+ /* RED section */
+ 
+ enum {
+--- a/net/sched/Kconfig
++++ b/net/sched/Kconfig
+@@ -149,6 +149,37 @@ config NET_SCH_SFQ
+ 	  To compile this code as a module, choose M here: the
+ 	  module will be called sch_sfq.
+ 
++config NET_SCH_ESFQ
++	tristate "Enhanced Stochastic Fairness Queueing (ESFQ)"
++	---help---
++	  Say Y here if you want to use the Enhanced Stochastic Fairness
++	  Queueing (ESFQ) packet scheduling algorithm for some of your network
++	  devices or as a leaf discipline for a classful qdisc such as HTB or
++	  CBQ (see the top of <file:net/sched/sch_esfq.c> for details and
++	  references to the SFQ algorithm).
++
++	  This is an enchanced SFQ version which allows you to control some
++	  hardcoded values in the SFQ scheduler.
++
++	  ESFQ also adds control of the hash function used to identify packet
++	  flows. The original SFQ discipline hashes by connection; ESFQ add
++	  several other hashing methods, such as by src IP or by dst IP, which
++	  can be more fair to users in some networking situations.
++
++	  To compile this code as a module, choose M here: the
++	  module will be called sch_esfq.
++
++config NET_SCH_ESFQ_NFCT
++	bool "Connection Tracking Hash Types"
++	depends on NET_SCH_ESFQ && NF_CONNTRACK
++	---help---
++	  Say Y here to enable support for hashing based on netfilter connection
++	  tracking information. This is useful for a router that is also using
++	  NAT to connect privately-addressed hosts to the Internet. If you want
++	  to provide fair distribution of upstream bandwidth, ESFQ must use
++	  connection tracking information, since all outgoing packets will share
++	  the same source address.
++
+ config NET_SCH_TEQL
+ 	tristate "True Link Equalizer (TEQL)"
+ 	---help---
+--- a/net/sched/Makefile
++++ b/net/sched/Makefile
+@@ -29,6 +29,7 @@ obj-$(CONFIG_NET_SCH_INGRESS)	+= sch_ing
+ obj-$(CONFIG_NET_SCH_DSMARK)	+= sch_dsmark.o
+ obj-$(CONFIG_NET_SCH_SFB)	+= sch_sfb.o
+ obj-$(CONFIG_NET_SCH_SFQ)	+= sch_sfq.o
++obj-$(CONFIG_NET_SCH_ESFQ)	+= sch_esfq.o
+ obj-$(CONFIG_NET_SCH_TBF)	+= sch_tbf.o
+ obj-$(CONFIG_NET_SCH_TEQL)	+= sch_teql.o
+ obj-$(CONFIG_NET_SCH_PRIO)	+= sch_prio.o
+--- /dev/null
++++ b/net/sched/sch_esfq.c
+@@ -0,0 +1,702 @@
++/*
++ * net/sched/sch_esfq.c	Extended Stochastic Fairness Queueing discipline.
++ *
++ *		This program is free software; you can redistribute it and/or
++ *		modify it under the terms of the GNU General Public License
++ *		as published by the Free Software Foundation; either version
++ *		2 of the License, or (at your option) any later version.
++ *
++ * Authors:	Alexey Kuznetsov, <kuznet@ms2.inr.ac.ru>
++ *
++ * Changes:	Alexander Atanasov, <alex@ssi.bg>
++ *		Added dynamic depth,limit,divisor,hash_kind options.
++ *		Added dst and src hashes.
++ *
++ * 		Alexander Clouter, <alex@digriz.org.uk>
++ *		Ported ESFQ to Linux 2.6.
++ *
++ * 		Corey Hickey, <bugfood-c@fatooh.org>
++ *		Maintenance of the Linux 2.6 port.
++ *		Added fwmark hash (thanks to Robert Kurjata).
++ *		Added usage of jhash.
++ *		Added conntrack support.
++ *		Added ctnatchg hash (thanks to Ben Pfountz).
++ */
++
++#include <linux/module.h>
++#include <asm/uaccess.h>
++#include <linux/bitops.h>
++#include <linux/types.h>
++#include <linux/kernel.h>
++#include <linux/jiffies.h>
++#include <linux/string.h>
++#include <linux/mm.h>
++#include <linux/socket.h>
++#include <linux/sockios.h>
++#include <linux/in.h>
++#include <linux/errno.h>
++#include <linux/interrupt.h>
++#include <linux/if_ether.h>
++#include <linux/inet.h>
++#include <linux/netdevice.h>
++#include <linux/etherdevice.h>
++#include <linux/notifier.h>
++#include <linux/init.h>
++#include <net/ip.h>
++#include <net/netlink.h>
++#include <linux/ipv6.h>
++#include <net/route.h>
++#include <linux/skbuff.h>
++#include <net/sock.h>
++#include <net/pkt_sched.h>
++#include <linux/jhash.h>
++#ifdef CONFIG_NET_SCH_ESFQ_NFCT
++#include <net/netfilter/nf_conntrack.h>
++#endif
++
++/*	Stochastic Fairness Queuing algorithm.
++	For more comments look at sch_sfq.c.
++	The difference is that you can change limit, depth,
++	hash table size and choose alternate hash types.
++
++	classic:	same as in sch_sfq.c
++	dst:		destination IP address
++	src:		source IP address
++	fwmark:		netfilter mark value
++	ctorigdst:	original destination IP address
++	ctorigsrc:	original source IP address
++	ctrepldst:	reply destination IP address
++	ctreplsrc:	reply source IP
++
++*/
++
++#define ESFQ_HEAD 0
++#define ESFQ_TAIL 1
++
++/* This type should contain at least SFQ_DEPTH*2 values */
++typedef unsigned int esfq_index;
++
++struct esfq_head
++{
++	esfq_index	next;
++	esfq_index	prev;
++};
++
++struct esfq_sched_data
++{
++/* Parameters */
++	int		perturb_period;
++	unsigned	quantum;	/* Allotment per round: MUST BE >= MTU */
++	int		limit;
++	unsigned	depth;
++	unsigned	hash_divisor;
++	unsigned	hash_kind;
++/* Variables */
++	struct timer_list perturb_timer;
++	int		perturbation;
++	esfq_index	tail;		/* Index of current slot in round */
++	esfq_index	max_depth;	/* Maximal depth */
++
++	esfq_index	*ht;			/* Hash table */
++	esfq_index	*next;			/* Active slots link */
++	short		*allot;			/* Current allotment per slot */
++	unsigned short	*hash;			/* Hash value indexed by slots */
++	struct sk_buff_head	*qs;		/* Slot queue */
++	struct esfq_head	*dep;		/* Linked list of slots, indexed by depth */
++};
++
++/* This contains the info we will hash. */
++struct esfq_packet_info
++{
++	u32	proto;		/* protocol or port */
++	u32	src;		/* source from packet header */
++	u32	dst;		/* destination from packet header */
++	u32	ctorigsrc;	/* original source from conntrack */
++	u32	ctorigdst;	/* original destination from conntrack */
++	u32	ctreplsrc;	/* reply source from conntrack */
++	u32	ctrepldst;	/* reply destination from conntrack */
++	u32	mark;		/* netfilter mark (fwmark) */
++};
++
++static __inline__ unsigned esfq_jhash_1word(struct esfq_sched_data *q,u32 a)
++{
++	return jhash_1word(a, q->perturbation) & (q->hash_divisor-1);
++}
++
++static __inline__ unsigned esfq_jhash_2words(struct esfq_sched_data *q, u32 a, u32 b)
++{
++	return jhash_2words(a, b, q->perturbation) & (q->hash_divisor-1);
++}
++
++static __inline__ unsigned esfq_jhash_3words(struct esfq_sched_data *q, u32 a, u32 b, u32 c)
++{
++	return jhash_3words(a, b, c, q->perturbation) & (q->hash_divisor-1);
++}
++
++static unsigned esfq_hash(struct esfq_sched_data *q, struct sk_buff *skb)
++{
++	struct esfq_packet_info info;
++#ifdef CONFIG_NET_SCH_ESFQ_NFCT
++	enum ip_conntrack_info ctinfo;
++	struct nf_conn *ct = nf_ct_get(skb, &ctinfo);
++#endif
++
++	switch (skb->protocol) {
++	case __constant_htons(ETH_P_IP):
++	{
++		struct iphdr *iph = ip_hdr(skb);
++		info.dst = iph->daddr;
++		info.src = iph->saddr;
++		if (!(iph->frag_off&htons(IP_MF|IP_OFFSET)) &&
++		    (iph->protocol == IPPROTO_TCP ||
++		     iph->protocol == IPPROTO_UDP ||
++		     iph->protocol == IPPROTO_SCTP ||
++		     iph->protocol == IPPROTO_DCCP ||
++		     iph->protocol == IPPROTO_ESP))
++			info.proto = *(((u32*)iph) + iph->ihl);
++		else
++			info.proto = iph->protocol;
++		break;
++	}
++	case __constant_htons(ETH_P_IPV6):
++	{
++		struct ipv6hdr *iph = ipv6_hdr(skb);
++		/* Hash ipv6 addresses into a u32. This isn't ideal,
++		 * but the code is simple. */
++		info.dst = jhash2(iph->daddr.s6_addr32, 4, q->perturbation);
++		info.src = jhash2(iph->saddr.s6_addr32, 4, q->perturbation);
++		if (iph->nexthdr == IPPROTO_TCP ||
++		    iph->nexthdr == IPPROTO_UDP ||
++		    iph->nexthdr == IPPROTO_SCTP ||
++		    iph->nexthdr == IPPROTO_DCCP ||
++		    iph->nexthdr == IPPROTO_ESP)
++			info.proto = *(u32*)&iph[1];
++		else
++			info.proto = iph->nexthdr;
++		break;
++	}
++	default:
++		info.dst   = (u32)(unsigned long)skb_dst(skb);
++		info.src   = (u32)(unsigned long)skb->sk;
++		info.proto = skb->protocol;
++	}
++
++	info.mark = skb->mark;
++
++#ifdef CONFIG_NET_SCH_ESFQ_NFCT
++	/* defaults if there is no conntrack info */
++	info.ctorigsrc = info.src;
++	info.ctorigdst = info.dst;
++	info.ctreplsrc = info.dst;
++	info.ctrepldst = info.src;
++	/* collect conntrack info */
++	if (ct && ct != &nf_conntrack_untracked) {
++		if (skb->protocol == __constant_htons(ETH_P_IP)) {
++			info.ctorigsrc = ct->tuplehash[IP_CT_DIR_ORIGINAL].tuple.src.u3.ip;
++			info.ctorigdst = ct->tuplehash[IP_CT_DIR_ORIGINAL].tuple.dst.u3.ip;
++			info.ctreplsrc = ct->tuplehash[IP_CT_DIR_REPLY].tuple.src.u3.ip;
++			info.ctrepldst = ct->tuplehash[IP_CT_DIR_REPLY].tuple.dst.u3.ip;
++		}
++		else if (skb->protocol == __constant_htons(ETH_P_IPV6)) {
++			/* Again, hash ipv6 addresses into a single u32. */
++			info.ctorigsrc = jhash2(ct->tuplehash[IP_CT_DIR_ORIGINAL].tuple.src.u3.ip6, 4, q->perturbation);
++			info.ctorigdst = jhash2(ct->tuplehash[IP_CT_DIR_ORIGINAL].tuple.dst.u3.ip6, 4, q->perturbation);
++			info.ctreplsrc = jhash2(ct->tuplehash[IP_CT_DIR_REPLY].tuple.src.u3.ip6, 4, q->perturbation);
++			info.ctrepldst = jhash2(ct->tuplehash[IP_CT_DIR_REPLY].tuple.dst.u3.ip6, 4, q->perturbation);
++		}
++
++	}
++#endif
++
++	switch(q->hash_kind) {
++	case TCA_SFQ_HASH_CLASSIC:
++		return esfq_jhash_3words(q, info.dst, info.src, info.proto);
++	case TCA_SFQ_HASH_DST:
++		return esfq_jhash_1word(q, info.dst);
++	case TCA_SFQ_HASH_SRC:
++		return esfq_jhash_1word(q, info.src);
++	case TCA_SFQ_HASH_FWMARK:
++		return esfq_jhash_1word(q, info.mark);
++#ifdef CONFIG_NET_SCH_ESFQ_NFCT
++	case TCA_SFQ_HASH_CTORIGDST:
++		return esfq_jhash_1word(q, info.ctorigdst);
++	case TCA_SFQ_HASH_CTORIGSRC:
++		return esfq_jhash_1word(q, info.ctorigsrc);
++	case TCA_SFQ_HASH_CTREPLDST:
++		return esfq_jhash_1word(q, info.ctrepldst);
++	case TCA_SFQ_HASH_CTREPLSRC:
++		return esfq_jhash_1word(q, info.ctreplsrc);
++	case TCA_SFQ_HASH_CTNATCHG:
++	{
++		if (info.ctorigdst == info.ctreplsrc)
++			return esfq_jhash_1word(q, info.ctorigsrc);
++		return esfq_jhash_1word(q, info.ctreplsrc);
++	}
++#endif
++	default:
++		if (net_ratelimit())
++			printk(KERN_WARNING "ESFQ: Unknown hash method. Falling back to classic.\n");
++	}
++	return esfq_jhash_3words(q, info.dst, info.src, info.proto);
++}
++
++static inline void esfq_link(struct esfq_sched_data *q, esfq_index x)
++{
++	esfq_index p, n;
++	int d = q->qs[x].qlen + q->depth;
++
++	p = d;
++	n = q->dep[d].next;
++	q->dep[x].next = n;
++	q->dep[x].prev = p;
++	q->dep[p].next = q->dep[n].prev = x;
++}
++
++static inline void esfq_dec(struct esfq_sched_data *q, esfq_index x)
++{
++	esfq_index p, n;
++
++	n = q->dep[x].next;
++	p = q->dep[x].prev;
++	q->dep[p].next = n;
++	q->dep[n].prev = p;
++
++	if (n == p && q->max_depth == q->qs[x].qlen + 1)
++		q->max_depth--;
++
++	esfq_link(q, x);
++}
++
++static inline void esfq_inc(struct esfq_sched_data *q, esfq_index x)
++{
++	esfq_index p, n;
++	int d;
++
++	n = q->dep[x].next;
++	p = q->dep[x].prev;
++	q->dep[p].next = n;
++	q->dep[n].prev = p;
++	d = q->qs[x].qlen;
++	if (q->max_depth < d)
++		q->max_depth = d;
++
++	esfq_link(q, x);
++}
++
++static unsigned int esfq_drop(struct Qdisc *sch)
++{
++	struct esfq_sched_data *q = qdisc_priv(sch);
++	esfq_index d = q->max_depth;
++	struct sk_buff *skb;
++	unsigned int len;
++
++	/* Queue is full! Find the longest slot and
++	   drop a packet from it */
++
++	if (d > 1) {
++		esfq_index x = q->dep[d+q->depth].next;
++		skb = q->qs[x].prev;
++		len = skb->len;
++		__skb_unlink(skb, &q->qs[x]);
++		kfree_skb(skb);
++		esfq_dec(q, x);
++		sch->q.qlen--;
++		sch->qstats.drops++;
++		sch->qstats.backlog -= len;
++		return len;
++	}
++
++	if (d == 1) {
++		/* It is difficult to believe, but ALL THE SLOTS HAVE LENGTH 1. */
++		d = q->next[q->tail];
++		q->next[q->tail] = q->next[d];
++		q->allot[q->next[d]] += q->quantum;
++		skb = q->qs[d].prev;
++		len = skb->len;
++		__skb_unlink(skb, &q->qs[d]);
++		kfree_skb(skb);
++		esfq_dec(q, d);
++		sch->q.qlen--;
++		q->ht[q->hash[d]] = q->depth;
++		sch->qstats.drops++;
++		sch->qstats.backlog -= len;
++		return len;
++	}
++
++	return 0;
++}
++
++static void esfq_q_enqueue(struct sk_buff *skb, struct esfq_sched_data *q, unsigned int end)
++{
++	unsigned hash = esfq_hash(q, skb);
++	unsigned depth = q->depth;
++	esfq_index x;
++
++	x = q->ht[hash];
++	if (x == depth) {
++		q->ht[hash] = x = q->dep[depth].next;
++		q->hash[x] = hash;
++	}
++
++	if (end == ESFQ_TAIL)
++		__skb_queue_tail(&q->qs[x], skb);
++	else
++		__skb_queue_head(&q->qs[x], skb);
++
++	esfq_inc(q, x);
++	if (q->qs[x].qlen == 1) {		/* The flow is new */
++		if (q->tail == depth) {	/* It is the first flow */
++			q->tail = x;
++			q->next[x] = x;
++			q->allot[x] = q->quantum;
++		} else {
++			q->next[x] = q->next[q->tail];
++			q->next[q->tail] = x;
++			q->tail = x;
++		}
++	}
++}
++
++static int esfq_enqueue(struct sk_buff *skb, struct Qdisc* sch)
++{
++	struct esfq_sched_data *q = qdisc_priv(sch);
++	esfq_q_enqueue(skb, q, ESFQ_TAIL);
++	sch->qstats.backlog += skb->len;
++	if (++sch->q.qlen < q->limit-1) {
++		sch->bstats.bytes += skb->len;
++		sch->bstats.packets++;
++		return 0;
++	}
++
++	sch->qstats.drops++;
++	esfq_drop(sch);
++	return NET_XMIT_CN;
++}
++
++static struct sk_buff *esfq_peek(struct Qdisc* sch)
++{
++	struct esfq_sched_data *q = qdisc_priv(sch);
++	esfq_index a;
++
++	/* No active slots */
++	if (q->tail == q->depth)
++		return NULL;
++
++	a = q->next[q->tail];
++	return skb_peek(&q->qs[a]);
++}
++
++static struct sk_buff *esfq_q_dequeue(struct esfq_sched_data *q)
++{
++	struct sk_buff *skb;
++	unsigned depth = q->depth;
++	esfq_index a, old_a;
++
++	/* No active slots */
++	if (q->tail == depth)
++		return NULL;
++
++	a = old_a = q->next[q->tail];
++
++	/* Grab packet */
++	skb = __skb_dequeue(&q->qs[a]);
++	esfq_dec(q, a);
++
++	/* Is the slot empty? */
++	if (q->qs[a].qlen == 0) {
++		q->ht[q->hash[a]] = depth;
++		a = q->next[a];
++		if (a == old_a) {
++			q->tail = depth;
++			return skb;
++		}
++		q->next[q->tail] = a;
++		q->allot[a] += q->quantum;
++	} else if ((q->allot[a] -= skb->len) <= 0) {
++		q->tail = a;
++		a = q->next[a];
++		q->allot[a] += q->quantum;
++	}
++
++	return skb;
++}
++
++static struct sk_buff *esfq_dequeue(struct Qdisc* sch)
++{
++	struct esfq_sched_data *q = qdisc_priv(sch);
++	struct sk_buff *skb;
++
++	skb = esfq_q_dequeue(q);
++	if (skb == NULL)
++		return NULL;
++	sch->q.qlen--;
++	sch->qstats.backlog -= skb->len;
++	return skb;
++}
++
++static void esfq_q_destroy(struct esfq_sched_data *q)
++{
++	del_timer(&q->perturb_timer);
++	if(q->ht)
++		kfree(q->ht);
++	if(q->dep)
++		kfree(q->dep);
++	if(q->next)
++		kfree(q->next);
++	if(q->allot)
++		kfree(q->allot);
++	if(q->hash)
++		kfree(q->hash);
++	if(q->qs)
++		kfree(q->qs);
++}
++
++static void esfq_destroy(struct Qdisc *sch)
++{
++	struct esfq_sched_data *q = qdisc_priv(sch);
++	esfq_q_destroy(q);
++}
++
++
++static void esfq_reset(struct Qdisc* sch)
++{
++	struct sk_buff *skb;
++
++	while ((skb = esfq_dequeue(sch)) != NULL)
++		kfree_skb(skb);
++}
++
++static void esfq_perturbation(unsigned long arg)
++{
++	struct Qdisc *sch = (struct Qdisc*)arg;
++	struct esfq_sched_data *q = qdisc_priv(sch);
++
++	q->perturbation = prandom_u32()&0x1F;
++
++	if (q->perturb_period) {
++		q->perturb_timer.expires = jiffies + q->perturb_period;
++		add_timer(&q->perturb_timer);
++	}
++}
++
++static unsigned int esfq_check_hash(unsigned int kind)
++{
++	switch (kind) {
++	case TCA_SFQ_HASH_CTORIGDST:
++	case TCA_SFQ_HASH_CTORIGSRC:
++	case TCA_SFQ_HASH_CTREPLDST:
++	case TCA_SFQ_HASH_CTREPLSRC:
++	case TCA_SFQ_HASH_CTNATCHG:
++#ifndef CONFIG_NET_SCH_ESFQ_NFCT
++	{
++		if (net_ratelimit())
++			printk(KERN_WARNING "ESFQ: Conntrack hash types disabled in kernel config. Falling back to classic.\n");
++		return TCA_SFQ_HASH_CLASSIC;
++	}
++#endif
++	case TCA_SFQ_HASH_CLASSIC:
++	case TCA_SFQ_HASH_DST:
++	case TCA_SFQ_HASH_SRC:
++	case TCA_SFQ_HASH_FWMARK:
++		return kind;
++	default:
++	{
++		if (net_ratelimit())
++			printk(KERN_WARNING "ESFQ: Unknown hash type. Falling back to classic.\n");
++		return TCA_SFQ_HASH_CLASSIC;
++	}
++	}
++}
++
++static int esfq_q_init(struct esfq_sched_data *q, struct nlattr *opt)
++{
++	struct tc_esfq_qopt *ctl = nla_data(opt);
++	esfq_index p = ~0U/2;
++	int i;
++
++	if (opt && opt->nla_len < nla_attr_size(sizeof(*ctl)))
++		return -EINVAL;
++
++	q->perturbation = 0;
++	q->hash_kind = TCA_SFQ_HASH_CLASSIC;
++	q->max_depth = 0;
++	if (opt == NULL) {
++		q->perturb_period = 0;
++		q->hash_divisor = 1024;
++		q->tail = q->limit = q->depth = 128;
++
++	} else {
++		struct tc_esfq_qopt *ctl = nla_data(opt);
++		if (ctl->quantum)
++			q->quantum = ctl->quantum;
++		q->perturb_period = ctl->perturb_period*HZ;
++		q->hash_divisor = ctl->divisor ? : 1024;
++		q->tail = q->limit = q->depth = ctl->flows ? : 128;
++
++		if ( q->depth > p - 1 )
++			return -EINVAL;
++
++		if (ctl->limit)
++			q->limit = min_t(u32, ctl->limit, q->depth);
++
++		if (ctl->hash_kind) {
++			q->hash_kind = esfq_check_hash(ctl->hash_kind);
++		}
++	}
++
++	q->ht = kmalloc(q->hash_divisor*sizeof(esfq_index), GFP_KERNEL);
++	if (!q->ht)
++		goto err_case;
++	q->dep = kmalloc((1+q->depth*2)*sizeof(struct esfq_head), GFP_KERNEL);
++	if (!q->dep)
++		goto err_case;
++	q->next = kmalloc(q->depth*sizeof(esfq_index), GFP_KERNEL);
++	if (!q->next)
++		goto err_case;
++	q->allot = kmalloc(q->depth*sizeof(short), GFP_KERNEL);
++	if (!q->allot)
++		goto err_case;
++	q->hash = kmalloc(q->depth*sizeof(unsigned short), GFP_KERNEL);
++	if (!q->hash)
++		goto err_case;
++	q->qs = kmalloc(q->depth*sizeof(struct sk_buff_head), GFP_KERNEL);
++	if (!q->qs)
++		goto err_case;
++
++	for (i=0; i< q->hash_divisor; i++)
++		q->ht[i] = q->depth;
++	for (i=0; i<q->depth; i++) {
++		skb_queue_head_init(&q->qs[i]);
++		q->dep[i+q->depth].next = i+q->depth;
++		q->dep[i+q->depth].prev = i+q->depth;
++	}
++
++	for (i=0; i<q->depth; i++)
++		esfq_link(q, i);
++	return 0;
++err_case:
++	esfq_q_destroy(q);
++	return -ENOBUFS;
++}
++
++static int esfq_init(struct Qdisc *sch, struct nlattr *opt)
++{
++	struct esfq_sched_data *q = qdisc_priv(sch);
++	int err;
++
++	q->quantum = psched_mtu(qdisc_dev(sch)); /* default */
++	if ((err = esfq_q_init(q, opt)))
++		return err;
++
++	init_timer(&q->perturb_timer);
++	q->perturb_timer.data = (unsigned long)sch;
++	q->perturb_timer.function = esfq_perturbation;
++	if (q->perturb_period) {
++		q->perturb_timer.expires = jiffies + q->perturb_period;
++		add_timer(&q->perturb_timer);
++	}
++
++	return 0;
++}
++
++static int esfq_change(struct Qdisc *sch, struct nlattr *opt)
++{
++	struct esfq_sched_data *q = qdisc_priv(sch);
++	struct esfq_sched_data new;
++	struct sk_buff *skb;
++	int err;
++
++	/* set up new queue */
++	memset(&new, 0, sizeof(struct esfq_sched_data));
++	new.quantum = psched_mtu(qdisc_dev(sch)); /* default */
++	if ((err = esfq_q_init(&new, opt)))
++		return err;
++
++	/* copy all packets from the old queue to the new queue */
++	sch_tree_lock(sch);
++	while ((skb = esfq_q_dequeue(q)) != NULL)
++		esfq_q_enqueue(skb, &new, ESFQ_TAIL);
++
++	/* clean up the old queue */
++	esfq_q_destroy(q);
++
++	/* copy elements of the new queue into the old queue */
++	q->perturb_period = new.perturb_period;
++	q->quantum        = new.quantum;
++	q->limit          = new.limit;
++	q->depth          = new.depth;
++	q->hash_divisor   = new.hash_divisor;
++	q->hash_kind      = new.hash_kind;
++	q->tail           = new.tail;
++	q->max_depth      = new.max_depth;
++	q->ht    = new.ht;
++	q->dep   = new.dep;
++	q->next  = new.next;
++	q->allot = new.allot;
++	q->hash  = new.hash;
++	q->qs    = new.qs;
++
++	/* finish up */
++	if (q->perturb_period) {
++		q->perturb_timer.expires = jiffies + q->perturb_period;
++		add_timer(&q->perturb_timer);
++	} else {
++		q->perturbation = 0;
++	}
++	sch_tree_unlock(sch);
++	return 0;
++}
++
++static int esfq_dump(struct Qdisc *sch, struct sk_buff *skb)
++{
++	struct esfq_sched_data *q = qdisc_priv(sch);
++	unsigned char *b = skb_tail_pointer(skb);
++	struct tc_esfq_qopt opt;
++
++	opt.quantum = q->quantum;
++	opt.perturb_period = q->perturb_period/HZ;
++
++	opt.limit = q->limit;
++	opt.divisor = q->hash_divisor;
++	opt.flows = q->depth;
++	opt.hash_kind = q->hash_kind;
++
++	if (nla_put(skb, TCA_OPTIONS, sizeof(opt), &opt))
++		goto nla_put_failure;
++
++	return skb->len;
++
++nla_put_failure:
++	nlmsg_trim(skb, b);
++	return -1;
++}
++
++static struct Qdisc_ops esfq_qdisc_ops =
++{
++	.next		=	NULL,
++	.cl_ops		=	NULL,
++	.id		=	"esfq",
++	.priv_size	=	sizeof(struct esfq_sched_data),
++	.enqueue	=	esfq_enqueue,
++	.dequeue	=	esfq_dequeue,
++	.peek		=	esfq_peek,
++	.drop		=	esfq_drop,
++	.init		=	esfq_init,
++	.reset		=	esfq_reset,
++	.destroy	=	esfq_destroy,
++	.change		=	esfq_change,
++	.dump		=	esfq_dump,
++	.owner		=	THIS_MODULE,
++};
++
++static int __init esfq_module_init(void)
++{
++	return register_qdisc(&esfq_qdisc_ops);
++}
++static void __exit esfq_module_exit(void)
++{
++	unregister_qdisc(&esfq_qdisc_ops);
++}
++module_init(esfq_module_init)
++module_exit(esfq_module_exit)
++MODULE_LICENSE("GPL");
diff --git a/target/linux/generic/patches-4.1/630-packet_socket_type.patch b/target/linux/generic/patches-4.1/630-packet_socket_type.patch
new file mode 100644
index 0000000..ca6ce29
--- /dev/null
+++ b/target/linux/generic/patches-4.1/630-packet_socket_type.patch
@@ -0,0 +1,134 @@
+This patch allows the user to specify desired packet types (outgoing,
+broadcast, unicast, etc.) on packet sockets via setsockopt.
+This can reduce the load in situations where only a limited number
+of packet types are necessary
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+
+--- a/include/uapi/linux/if_packet.h
++++ b/include/uapi/linux/if_packet.h
+@@ -31,6 +31,8 @@ struct sockaddr_ll {
+ #define PACKET_KERNEL		7		/* To kernel space	*/
+ /* Unused, PACKET_FASTROUTE and PACKET_LOOPBACK are invisible to user space */
+ #define PACKET_FASTROUTE	6		/* Fastrouted frame	*/
++#define PACKET_MASK_ANY		0xffffffff	/* mask for packet type bits */
++
+ 
+ /* Packet socket options */
+ 
+@@ -54,6 +56,7 @@ struct sockaddr_ll {
+ #define PACKET_FANOUT			18
+ #define PACKET_TX_HAS_OFF		19
+ #define PACKET_QDISC_BYPASS		20
++#define PACKET_RECV_TYPE		21
+ 
+ #define PACKET_FANOUT_HASH		0
+ #define PACKET_FANOUT_LB		1
+--- a/net/packet/af_packet.c
++++ b/net/packet/af_packet.c
+@@ -1533,6 +1533,7 @@ static int packet_rcv_spkt(struct sk_buf
+ {
+ 	struct sock *sk;
+ 	struct sockaddr_pkt *spkt;
++	struct packet_sock *po;
+ 
+ 	/*
+ 	 *	When we registered the protocol we saved the socket in the data
+@@ -1540,6 +1541,7 @@ static int packet_rcv_spkt(struct sk_buf
+ 	 */
+ 
+ 	sk = pt->af_packet_priv;
++	po = pkt_sk(sk);
+ 
+ 	/*
+ 	 *	Yank back the headers [hope the device set this
+@@ -1552,7 +1554,7 @@ static int packet_rcv_spkt(struct sk_buf
+ 	 *	so that this procedure is noop.
+ 	 */
+ 
+-	if (skb->pkt_type == PACKET_LOOPBACK)
++	if (!(po->pkt_type & (1 << skb->pkt_type)))
+ 		goto out;
+ 
+ 	if (!net_eq(dev_net(dev), sock_net(sk)))
+@@ -1759,12 +1761,12 @@ static int packet_rcv(struct sk_buff *sk
+ 	int skb_len = skb->len;
+ 	unsigned int snaplen, res;
+ 
+-	if (skb->pkt_type == PACKET_LOOPBACK)
+-		goto drop;
+-
+ 	sk = pt->af_packet_priv;
+ 	po = pkt_sk(sk);
+ 
++	if (!(po->pkt_type & (1 << skb->pkt_type)))
++		goto drop;
++
+ 	if (!net_eq(dev_net(dev), sock_net(sk)))
+ 		goto drop;
+ 
+@@ -1884,12 +1886,12 @@ static int tpacket_rcv(struct sk_buff *s
+ 	BUILD_BUG_ON(TPACKET_ALIGN(sizeof(*h.h2)) != 32);
+ 	BUILD_BUG_ON(TPACKET_ALIGN(sizeof(*h.h3)) != 48);
+ 
+-	if (skb->pkt_type == PACKET_LOOPBACK)
+-		goto drop;
+-
+ 	sk = pt->af_packet_priv;
+ 	po = pkt_sk(sk);
+ 
++	if (!(po->pkt_type & (1 << skb->pkt_type)))
++		goto drop;
++
+ 	if (!net_eq(dev_net(dev), sock_net(sk)))
+ 		goto drop;
+ 
+@@ -2851,6 +2853,7 @@ static int packet_create(struct net *net
+ 	spin_lock_init(&po->bind_lock);
+ 	mutex_init(&po->pg_vec_lock);
+ 	po->prot_hook.func = packet_rcv;
++	po->pkt_type = PACKET_MASK_ANY & ~(1 << PACKET_LOOPBACK);
+ 
+ 	if (sock->type == SOCK_PACKET)
+ 		po->prot_hook.func = packet_rcv_spkt;
+@@ -3456,6 +3459,16 @@ packet_setsockopt(struct socket *sock, i
+ 		po->xmit = val ? packet_direct_xmit : dev_queue_xmit;
+ 		return 0;
+ 	}
++        case PACKET_RECV_TYPE:
++        {
++                unsigned int val;
++                if (optlen != sizeof(val))
++                        return -EINVAL;
++                if (copy_from_user(&val, optval, sizeof(val)))
++                        return -EFAULT;
++                po->pkt_type = val & ~BIT(PACKET_LOOPBACK);
++                return 0;
++        }
+ 	default:
+ 		return -ENOPROTOOPT;
+ 	}
+@@ -3507,6 +3520,13 @@ static int packet_getsockopt(struct sock
+ 	case PACKET_VNET_HDR:
+ 		val = po->has_vnet_hdr;
+ 		break;
++	case PACKET_RECV_TYPE:
++		if (len > sizeof(unsigned int))
++			len = sizeof(unsigned int);
++		val = po->pkt_type;
++
++		data = &val;
++		break;
+ 	case PACKET_VERSION:
+ 		val = po->tp_version;
+ 		break;
+--- a/net/packet/internal.h
++++ b/net/packet/internal.h
+@@ -115,6 +115,7 @@ struct packet_sock {
+ 	struct net_device __rcu	*cached_dev;
+ 	int			(*xmit)(struct sk_buff *skb);
+ 	struct packet_type	prot_hook ____cacheline_aligned_in_smp;
++	unsigned int		pkt_type;
+ };
+ 
+ static struct packet_sock *pkt_sk(struct sock *sk)
diff --git a/target/linux/generic/patches-4.1/640-bridge_no_eap_forward.patch b/target/linux/generic/patches-4.1/640-bridge_no_eap_forward.patch
new file mode 100644
index 0000000..de52c02
--- /dev/null
+++ b/target/linux/generic/patches-4.1/640-bridge_no_eap_forward.patch
@@ -0,0 +1,23 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Subject: [PATCH] bridge: no EAP forward
+
+When bridging, do not forward EAP frames to other ports, only deliver
+them locally.
+Fixes WPA authentication issues with multiples APs that are connected to
+each other via bridges.
+---
+--- a/net/bridge/br_input.c
++++ b/net/bridge/br_input.c
+@@ -162,7 +162,11 @@ int br_handle_frame_finish(struct sock *
+ 	if (IS_ENABLED(CONFIG_INET) && skb->protocol == htons(ETH_P_ARP))
+ 		br_do_proxy_arp(skb, br, vid, p);
+ 
+-	if (is_broadcast_ether_addr(dest)) {
++	if (skb->protocol == htons(ETH_P_PAE)) {
++		skb2 = skb;
++		/* Do not forward 802.1x/EAP frames */
++		skb = NULL;
++	} else if (is_broadcast_ether_addr(dest)) {
+ 		skb2 = skb;
+ 		unicast = false;
+ 	} else if (is_multicast_ether_addr(dest)) {
diff --git a/target/linux/generic/patches-4.1/641-bridge_always_accept_eap.patch b/target/linux/generic/patches-4.1/641-bridge_always_accept_eap.patch
new file mode 100644
index 0000000..61f96e5
--- /dev/null
+++ b/target/linux/generic/patches-4.1/641-bridge_always_accept_eap.patch
@@ -0,0 +1,17 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Subject: [PATCH] bridge: always accept EAP
+
+Allow EAP frames to pass through bridges even in learning state. Fixes
+issues with WDS.
+---
+--- a/net/bridge/br_input.c
++++ b/net/bridge/br_input.c
+@@ -146,7 +146,7 @@ int br_handle_frame_finish(struct sock *
+ 	    br_multicast_rcv(br, p, skb, vid))
+ 		goto drop;
+ 
+-	if (p->state == BR_STATE_LEARNING)
++	if ((p->state == BR_STATE_LEARNING) && skb->protocol != htons(ETH_P_PAE))
+ 		goto drop;
+ 
+ 	BR_INPUT_SKB_CB(skb)->brdev = br->dev;
diff --git a/target/linux/generic/patches-4.1/642-bridge_port_isolate.patch b/target/linux/generic/patches-4.1/642-bridge_port_isolate.patch
new file mode 100644
index 0000000..13f84ae
--- /dev/null
+++ b/target/linux/generic/patches-4.1/642-bridge_port_isolate.patch
@@ -0,0 +1,107 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Subject: [PATCH] bridge: port isolate
+
+Isolating individual bridge ports
+---
+--- a/include/linux/if_bridge.h
++++ b/include/linux/if_bridge.h
+@@ -45,6 +45,7 @@ struct br_ip_list {
+ #define BR_PROXYARP		BIT(8)
+ #define BR_LEARNING_SYNC	BIT(9)
+ #define BR_PROXYARP_WIFI	BIT(10)
++#define BR_ISOLATE_MODE	BIT(11)
+ 
+ extern void brioctl_set(int (*ioctl_hook)(struct net *, unsigned int, void __user *));
+ 
+--- a/net/bridge/br_sysfs_if.c
++++ b/net/bridge/br_sysfs_if.c
+@@ -173,6 +173,22 @@ BRPORT_ATTR_FLAG(unicast_flood, BR_FLOOD
+ BRPORT_ATTR_FLAG(proxyarp, BR_PROXYARP);
+ BRPORT_ATTR_FLAG(proxyarp_wifi, BR_PROXYARP_WIFI);
+ 
++static ssize_t show_isolate_mode(struct net_bridge_port *p, char *buf)
++{
++	int isolate_mode = (p->flags & BR_ISOLATE_MODE) ? 1 : 0;
++	return sprintf(buf, "%d\n", isolate_mode);
++}
++static ssize_t store_isolate_mode(struct net_bridge_port *p, unsigned long v)
++{
++	if (v)
++		p->flags |= BR_ISOLATE_MODE;
++	else
++		p->flags &= ~BR_ISOLATE_MODE;
++	return 0;
++}
++static BRPORT_ATTR(isolate_mode, S_IRUGO | S_IWUSR,
++		   show_isolate_mode, store_isolate_mode);
++
+ #ifdef CONFIG_BRIDGE_IGMP_SNOOPING
+ static ssize_t show_multicast_router(struct net_bridge_port *p, char *buf)
+ {
+@@ -217,6 +233,7 @@ static const struct brport_attribute *br
+ #endif
+ 	&brport_attr_proxyarp,
+ 	&brport_attr_proxyarp_wifi,
++	&brport_attr_isolate_mode,
+ 	NULL
+ };
+ 
+--- a/net/bridge/br_input.c
++++ b/net/bridge/br_input.c
+@@ -185,8 +185,8 @@ int br_handle_frame_finish(struct sock *
+ 
+ 		unicast = false;
+ 		br->dev->stats.multicast++;
+-	} else if ((dst = __br_fdb_get(br, dest, vid)) &&
+-			dst->is_local) {
++	} else if ((p->flags & BR_ISOLATE_MODE) ||
++		   ((dst = __br_fdb_get(br, dest, vid)) && dst->is_local)) {
+ 		skb2 = skb;
+ 		/* Do not forward the packet since it's local. */
+ 		skb = NULL;
+--- a/net/bridge/br_forward.c
++++ b/net/bridge/br_forward.c
+@@ -119,7 +119,7 @@ EXPORT_SYMBOL_GPL(br_deliver);
+ /* called with rcu_read_lock */
+ void br_forward(const struct net_bridge_port *to, struct sk_buff *skb, struct sk_buff *skb0)
+ {
+-	if (should_deliver(to, skb)) {
++	if (should_deliver(to, skb) && !(to->flags & BR_ISOLATE_MODE)) {
+ 		if (skb0)
+ 			deliver_clone(to, skb, __br_forward);
+ 		else
+@@ -175,7 +175,7 @@ static void br_flood(struct net_bridge *
+ 		     struct sk_buff *skb0,
+ 		     void (*__packet_hook)(const struct net_bridge_port *p,
+ 					   struct sk_buff *skb),
+-		     bool unicast)
++		     				bool unicast, bool forward)
+ {
+ 	struct net_bridge_port *p;
+ 	struct net_bridge_port *prev;
+@@ -183,6 +183,8 @@ static void br_flood(struct net_bridge *
+ 	prev = NULL;
+ 
+ 	list_for_each_entry_rcu(p, &br->port_list, list) {
++		if (forward && (p->flags & BR_ISOLATE_MODE))
++			continue;
+ 		/* Do not flood unicast traffic to ports that turn it off */
+ 		if (unicast && !(p->flags & BR_FLOOD))
+ 			continue;
+@@ -217,14 +219,14 @@ out:
+ /* called with rcu_read_lock */
+ void br_flood_deliver(struct net_bridge *br, struct sk_buff *skb, bool unicast)
+ {
+-	br_flood(br, skb, NULL, __br_deliver, unicast);
++	br_flood(br, skb, NULL, __br_deliver, unicast, false);
+ }
+ 
+ /* called under bridge lock */
+ void br_flood_forward(struct net_bridge *br, struct sk_buff *skb,
+ 		      struct sk_buff *skb2, bool unicast)
+ {
+-	br_flood(br, skb, skb2, __br_forward, unicast);
++	br_flood(br, skb, skb2, __br_forward, unicast, true);
+ }
+ 
+ #ifdef CONFIG_BRIDGE_IGMP_SNOOPING
diff --git a/target/linux/generic/patches-4.1/643-bridge_remove_ipv6_dependency.patch b/target/linux/generic/patches-4.1/643-bridge_remove_ipv6_dependency.patch
new file mode 100644
index 0000000..b18f33e
--- /dev/null
+++ b/target/linux/generic/patches-4.1/643-bridge_remove_ipv6_dependency.patch
@@ -0,0 +1,123 @@
+From: Jonas Gorski <jonas.gorski+openwrt@gmail.com>
+Subject: [PATCH] bridge: remove IPv6 depependency of bridge in 2.6.38+
+
+Since 2.6.38 the bridge module has a dependency to IPv6 if IPv6 is
+enabled. Since the IPv6 module isn't exactly lightweight and bridge also
+only needs a single function from IPv6, it's rather easy to create a
+common "lib" module with a RCU pointer to the actual implementation, if
+the IPv6 module is loaded (although slightly hackish).
+
+The codepath seems to be only taken when using IPv6, so there should be
+no negative side effects when IPv6 isn't loaded. I did not measure how
+big the performance impact is.
+---
+--- a/include/net/addrconf.h
++++ b/include/net/addrconf.h
+@@ -91,6 +91,12 @@ int ipv6_rcv_saddr_equal(const struct so
+ void addrconf_join_solict(struct net_device *dev, const struct in6_addr *addr);
+ void addrconf_leave_solict(struct inet6_dev *idev, const struct in6_addr *addr);
+ 
++extern int			(*ipv6_dev_get_saddr_hook)(struct net *net,
++						const struct net_device *dev,
++						const struct in6_addr *daddr,
++						unsigned int prefs,
++						struct in6_addr *saddr);
++
+ static inline unsigned long addrconf_timeout_fixup(u32 timeout,
+ 						   unsigned int unit)
+ {
+--- a/net/bridge/Kconfig
++++ b/net/bridge/Kconfig
+@@ -6,7 +6,6 @@ config BRIDGE
+ 	tristate "802.1d Ethernet Bridging"
+ 	select LLC
+ 	select STP
+-	depends on IPV6 || IPV6=n
+ 	---help---
+ 	  If you say Y here, then your Linux box will be able to act as an
+ 	  Ethernet bridge, which means that the different Ethernet segments it
+--- a/net/ipv6/Makefile
++++ b/net/ipv6/Makefile
+@@ -45,6 +45,7 @@ obj-y += addrconf_core.o exthdrs_core.o
+ obj-$(CONFIG_INET) += output_core.o protocol.o $(ipv6-offload)
+ 
+ obj-$(subst m,y,$(CONFIG_IPV6)) += inet6_hashtables.o
++obj-$(subst m,y,$(CONFIG_IPV6)) += inet6_stubs.o
+ 
+ ifneq ($(CONFIG_IPV6),)
+ obj-$(CONFIG_NET_UDP_TUNNEL) += ip6_udp_tunnel.o
+--- a/net/ipv6/addrconf.c
++++ b/net/ipv6/addrconf.c
+@@ -1358,7 +1358,7 @@ out:
+ 	return ret;
+ }
+ 
+-int ipv6_dev_get_saddr(struct net *net, const struct net_device *dst_dev,
++static int __ipv6_dev_get_saddr(struct net *net, const struct net_device *dst_dev,
+ 		       const struct in6_addr *daddr, unsigned int prefs,
+ 		       struct in6_addr *saddr)
+ {
+@@ -1481,7 +1481,6 @@ try_nextdev:
+ 	in6_ifa_put(hiscore->ifa);
+ 	return 0;
+ }
+-EXPORT_SYMBOL(ipv6_dev_get_saddr);
+ 
+ int __ipv6_get_lladdr(struct inet6_dev *idev, struct in6_addr *addr,
+ 		      u32 banned_flags)
+@@ -5810,6 +5809,9 @@ int __init addrconf_init(void)
+ 
+ 	ipv6_addr_label_rtnl_register();
+ 
++	BUG_ON(ipv6_dev_get_saddr_hook != NULL);
++	rcu_assign_pointer(ipv6_dev_get_saddr_hook, __ipv6_dev_get_saddr);
++
+ 	return 0;
+ errout:
+ 	rtnl_af_unregister(&inet6_ops);
+@@ -5829,6 +5831,9 @@ void addrconf_cleanup(void)
+ 	struct net_device *dev;
+ 	int i;
+ 
++	rcu_assign_pointer(ipv6_dev_get_saddr_hook, NULL);
++	synchronize_rcu();
++
+ 	unregister_netdevice_notifier(&ipv6_dev_notf);
+ 	unregister_pernet_subsys(&addrconf_ops);
+ 	ipv6_addr_label_cleanup();
+--- /dev/null
++++ b/net/ipv6/inet6_stubs.c
+@@ -0,0 +1,33 @@
++/*
++ *      This program is free software; you can redistribute it and/or
++ *      modify it under the terms of the GNU General Public License
++ *      as published by the Free Software Foundation; either version
++ *      2 of the License, or (at your option) any later version.
++ */
++#include <linux/export.h>
++#include <net/ipv6.h>
++
++int (*ipv6_dev_get_saddr_hook)(struct net *net, const struct net_device *dev,
++			const struct in6_addr *daddr, unsigned int prefs,
++			struct in6_addr *saddr);
++
++EXPORT_SYMBOL(ipv6_dev_get_saddr_hook);
++
++int ipv6_dev_get_saddr(struct net *net, const struct net_device *dst_dev,
++			const struct in6_addr *daddr, unsigned int prefs,
++			struct in6_addr *saddr)
++{
++	int ret = -EADDRNOTAVAIL;
++	typeof(ipv6_dev_get_saddr_hook) dev_get_saddr;
++
++	rcu_read_lock();
++	dev_get_saddr = rcu_dereference(ipv6_dev_get_saddr_hook);
++
++	if (dev_get_saddr)
++		ret = dev_get_saddr(net, dst_dev, daddr, prefs, saddr);
++
++	rcu_read_unlock();
++	return ret;
++}
++EXPORT_SYMBOL(ipv6_dev_get_saddr);
++
diff --git a/target/linux/generic/patches-4.1/645-bridge_multicast_to_unicast.patch b/target/linux/generic/patches-4.1/645-bridge_multicast_to_unicast.patch
new file mode 100644
index 0000000..1ea6fc6
--- /dev/null
+++ b/target/linux/generic/patches-4.1/645-bridge_multicast_to_unicast.patch
@@ -0,0 +1,397 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Subject: [PATCH] bridge: multicast to unicast
+
+Implement optinal multicast->unicast conversion for igmp snooping
+---
+--- a/include/linux/if_bridge.h
++++ b/include/linux/if_bridge.h
+@@ -46,6 +46,7 @@ struct br_ip_list {
+ #define BR_LEARNING_SYNC	BIT(9)
+ #define BR_PROXYARP_WIFI	BIT(10)
+ #define BR_ISOLATE_MODE	BIT(11)
++#define BR_MULTICAST_TO_UCAST	BIT(12)
+ 
+ extern void brioctl_set(int (*ioctl_hook)(struct net *, unsigned int, void __user *));
+ 
+--- a/net/bridge/br_multicast.c
++++ b/net/bridge/br_multicast.c
+@@ -635,7 +635,8 @@ struct net_bridge_port_group *br_multica
+ 			struct net_bridge_port *port,
+ 			struct br_ip *group,
+ 			struct net_bridge_port_group __rcu *next,
+-			unsigned char state)
++			unsigned char state,
++			const unsigned char *src)
+ {
+ 	struct net_bridge_port_group *p;
+ 
+@@ -650,12 +651,33 @@ struct net_bridge_port_group *br_multica
+ 	hlist_add_head(&p->mglist, &port->mglist);
+ 	setup_timer(&p->timer, br_multicast_port_group_expired,
+ 		    (unsigned long)p);
++	if ((port->flags & BR_MULTICAST_TO_UCAST) && src) {
++		memcpy(p->eth_addr, src, ETH_ALEN);
++		p->unicast = true;
++	}
+ 	return p;
+ }
+ 
++static bool br_port_group_equal(struct net_bridge_port_group *p,
++				struct net_bridge_port *port,
++				const unsigned char *src)
++{
++	if (p->port != port)
++		return false;
++
++	if (!p->unicast)
++		return true;
++
++	if (!src)
++		return false;
++
++	return ether_addr_equal(src, p->eth_addr);
++}
++
+ static int br_multicast_add_group(struct net_bridge *br,
+ 				  struct net_bridge_port *port,
+-				  struct br_ip *group)
++				  struct br_ip *group,
++				  const unsigned char *src)
+ {
+ 	struct net_bridge_mdb_entry *mp;
+ 	struct net_bridge_port_group *p;
+@@ -682,13 +704,13 @@ static int br_multicast_add_group(struct
+ 	for (pp = &mp->ports;
+ 	     (p = mlock_dereference(*pp, br)) != NULL;
+ 	     pp = &p->next) {
+-		if (p->port == port)
++		if (br_port_group_equal(p, port, src))
+ 			goto found;
+ 		if ((unsigned long)p->port < (unsigned long)port)
+ 			break;
+ 	}
+ 
+-	p = br_multicast_new_port_group(port, group, *pp, MDB_TEMPORARY);
++	p = br_multicast_new_port_group(port, group, *pp, MDB_TEMPORARY, src);
+ 	if (unlikely(!p))
+ 		goto err;
+ 	rcu_assign_pointer(*pp, p);
+@@ -707,7 +729,7 @@ err:
+ static int br_ip4_multicast_add_group(struct net_bridge *br,
+ 				      struct net_bridge_port *port,
+ 				      __be32 group,
+-				      __u16 vid)
++				      __u16 vid, const unsigned char *src)
+ {
+ 	struct br_ip br_group;
+ 
+@@ -718,14 +740,14 @@ static int br_ip4_multicast_add_group(st
+ 	br_group.proto = htons(ETH_P_IP);
+ 	br_group.vid = vid;
+ 
+-	return br_multicast_add_group(br, port, &br_group);
++	return br_multicast_add_group(br, port, &br_group, src);
+ }
+ 
+ #if IS_ENABLED(CONFIG_IPV6)
+ static int br_ip6_multicast_add_group(struct net_bridge *br,
+ 				      struct net_bridge_port *port,
+ 				      const struct in6_addr *group,
+-				      __u16 vid)
++				      __u16 vid, const unsigned char *src)
+ {
+ 	struct br_ip br_group;
+ 
+@@ -736,7 +758,7 @@ static int br_ip6_multicast_add_group(st
+ 	br_group.proto = htons(ETH_P_IPV6);
+ 	br_group.vid = vid;
+ 
+-	return br_multicast_add_group(br, port, &br_group);
++	return br_multicast_add_group(br, port, &br_group, src);
+ }
+ #endif
+ 
+@@ -966,6 +988,7 @@ static int br_ip4_multicast_igmp3_report
+ 					 struct sk_buff *skb,
+ 					 u16 vid)
+ {
++	const unsigned char *src;
+ 	struct igmpv3_report *ih;
+ 	struct igmpv3_grec *grec;
+ 	int i;
+@@ -1009,7 +1032,8 @@ static int br_ip4_multicast_igmp3_report
+ 			continue;
+ 		}
+ 
+-		err = br_ip4_multicast_add_group(br, port, group, vid);
++		src = eth_hdr(skb)->h_source;
++		err = br_ip4_multicast_add_group(br, port, group, vid, src);
+ 		if (err)
+ 			break;
+ 	}
+@@ -1023,6 +1047,7 @@ static int br_ip6_multicast_mld2_report(
+ 					struct sk_buff *skb,
+ 					u16 vid)
+ {
++	const unsigned char *src = eth_hdr(skb)->h_source;
+ 	struct icmp6hdr *icmp6h;
+ 	struct mld2_grec *grec;
+ 	int i;
+@@ -1071,7 +1096,7 @@ static int br_ip6_multicast_mld2_report(
+ 		}
+ 
+ 		err = br_ip6_multicast_add_group(br, port, &grec->grec_mca,
+-						 vid);
++						 vid, src);
+ 		if (err)
+ 			break;
+ 	}
+@@ -1407,7 +1432,8 @@ br_multicast_leave_group(struct net_brid
+ 			 struct net_bridge_port *port,
+ 			 struct br_ip *group,
+ 			 struct bridge_mcast_other_query *other_query,
+-			 struct bridge_mcast_own_query *own_query)
++			 struct bridge_mcast_own_query *own_query,
++			 const unsigned char *src)
+ {
+ 	struct net_bridge_mdb_htable *mdb;
+ 	struct net_bridge_mdb_entry *mp;
+@@ -1457,7 +1483,7 @@ br_multicast_leave_group(struct net_brid
+ 		for (pp = &mp->ports;
+ 		     (p = mlock_dereference(*pp, br)) != NULL;
+ 		     pp = &p->next) {
+-			if (p->port != port)
++			if (!br_port_group_equal(p, port, src))
+ 				continue;
+ 
+ 			rcu_assign_pointer(*pp, p->next);
+@@ -1491,7 +1517,7 @@ br_multicast_leave_group(struct net_brid
+ 	for (p = mlock_dereference(mp->ports, br);
+ 	     p != NULL;
+ 	     p = mlock_dereference(p->next, br)) {
+-		if (p->port != port)
++		if (!br_port_group_equal(p, port, src))
+ 			continue;
+ 
+ 		if (!hlist_unhashed(&p->mglist) &&
+@@ -1509,8 +1535,8 @@ out:
+ 
+ static void br_ip4_multicast_leave_group(struct net_bridge *br,
+ 					 struct net_bridge_port *port,
+-					 __be32 group,
+-					 __u16 vid)
++					 __be32 group, __u16 vid,
++					 const unsigned char *src)
+ {
+ 	struct br_ip br_group;
+ 	struct bridge_mcast_own_query *own_query;
+@@ -1525,14 +1551,14 @@ static void br_ip4_multicast_leave_group
+ 	br_group.vid = vid;
+ 
+ 	br_multicast_leave_group(br, port, &br_group, &br->ip4_other_query,
+-				 own_query);
++				 own_query, src);
+ }
+ 
+ #if IS_ENABLED(CONFIG_IPV6)
+ static void br_ip6_multicast_leave_group(struct net_bridge *br,
+ 					 struct net_bridge_port *port,
+ 					 const struct in6_addr *group,
+-					 __u16 vid)
++					 __u16 vid, const unsigned char *src)
+ {
+ 	struct br_ip br_group;
+ 	struct bridge_mcast_own_query *own_query;
+@@ -1547,7 +1573,7 @@ static void br_ip6_multicast_leave_group
+ 	br_group.vid = vid;
+ 
+ 	br_multicast_leave_group(br, port, &br_group, &br->ip6_other_query,
+-				 own_query);
++				 own_query, src);
+ }
+ #endif
+ 
+@@ -1556,6 +1582,7 @@ static int br_multicast_ipv4_rcv(struct
+ 				 struct sk_buff *skb,
+ 				 u16 vid)
+ {
++	const unsigned char *src;
+ 	struct sk_buff *skb2 = skb;
+ 	const struct iphdr *iph;
+ 	struct igmphdr *ih;
+@@ -1624,12 +1651,13 @@ static int br_multicast_ipv4_rcv(struct
+ 
+ 	BR_INPUT_SKB_CB(skb)->igmp = 1;
+ 	ih = igmp_hdr(skb2);
++	src = eth_hdr(skb)->h_source;
+ 
+ 	switch (ih->type) {
+ 	case IGMP_HOST_MEMBERSHIP_REPORT:
+ 	case IGMPV2_HOST_MEMBERSHIP_REPORT:
+ 		BR_INPUT_SKB_CB(skb)->mrouters_only = 1;
+-		err = br_ip4_multicast_add_group(br, port, ih->group, vid);
++		err = br_ip4_multicast_add_group(br, port, ih->group, vid, src);
+ 		break;
+ 	case IGMPV3_HOST_MEMBERSHIP_REPORT:
+ 		err = br_ip4_multicast_igmp3_report(br, port, skb2, vid);
+@@ -1638,7 +1666,7 @@ static int br_multicast_ipv4_rcv(struct
+ 		err = br_ip4_multicast_query(br, port, skb2, vid);
+ 		break;
+ 	case IGMP_HOST_LEAVE_MESSAGE:
+-		br_ip4_multicast_leave_group(br, port, ih->group, vid);
++		br_ip4_multicast_leave_group(br, port, ih->group, vid, src);
+ 		break;
+ 	}
+ 
+@@ -1656,6 +1684,7 @@ static int br_multicast_ipv6_rcv(struct
+ 				 struct sk_buff *skb,
+ 				 u16 vid)
+ {
++	const unsigned char *src;
+ 	struct sk_buff *skb2;
+ 	const struct ipv6hdr *ip6h;
+ 	u8 icmp6_type;
+@@ -1763,9 +1792,11 @@ static int br_multicast_ipv6_rcv(struct
+ 			err = -EINVAL;
+ 			goto out;
+ 		}
++		src = eth_hdr(skb)->h_source;
+ 		mld = (struct mld_msg *)skb_transport_header(skb2);
+ 		BR_INPUT_SKB_CB(skb)->mrouters_only = 1;
+-		err = br_ip6_multicast_add_group(br, port, &mld->mld_mca, vid);
++		err = br_ip6_multicast_add_group(br, port, &mld->mld_mca, vid,
++						 src);
+ 		break;
+ 	    }
+ 	case ICMPV6_MLD2_REPORT:
+@@ -1781,8 +1812,9 @@ static int br_multicast_ipv6_rcv(struct
+ 			err = -EINVAL;
+ 			goto out;
+ 		}
++		src = eth_hdr(skb)->h_source;
+ 		mld = (struct mld_msg *)skb_transport_header(skb2);
+-		br_ip6_multicast_leave_group(br, port, &mld->mld_mca, vid);
++		br_ip6_multicast_leave_group(br, port, &mld->mld_mca, vid, src);
+ 	    }
+ 	}
+ 
+--- a/net/bridge/br_private.h
++++ b/net/bridge/br_private.h
+@@ -113,6 +113,9 @@ struct net_bridge_port_group {
+ 	struct timer_list		timer;
+ 	struct br_ip			addr;
+ 	unsigned char			state;
++
++	unsigned char			eth_addr[ETH_ALEN];
++	bool				unicast;
+ };
+ 
+ struct net_bridge_mdb_entry
+@@ -481,7 +484,8 @@ void br_multicast_free_pg(struct rcu_hea
+ struct net_bridge_port_group *
+ br_multicast_new_port_group(struct net_bridge_port *port, struct br_ip *group,
+ 			    struct net_bridge_port_group __rcu *next,
+-			    unsigned char state);
++			    unsigned char state,
++		       const unsigned char *src);
+ void br_mdb_init(void);
+ void br_mdb_uninit(void);
+ void br_mdb_notify(struct net_device *dev, struct net_bridge_port *port,
+--- a/net/bridge/br_mdb.c
++++ b/net/bridge/br_mdb.c
+@@ -343,7 +343,7 @@ static int br_mdb_add_group(struct net_b
+ 			break;
+ 	}
+ 
+-	p = br_multicast_new_port_group(port, group, *pp, state);
++	p = br_multicast_new_port_group(port, group, *pp, state, NULL);
+ 	if (unlikely(!p))
+ 		return -ENOMEM;
+ 	rcu_assign_pointer(*pp, p);
+--- a/net/bridge/br_forward.c
++++ b/net/bridge/br_forward.c
+@@ -170,6 +170,34 @@ out:
+ 	return p;
+ }
+ 
++static struct net_bridge_port *maybe_deliver_addr(
++	struct net_bridge_port *prev, struct net_bridge_port *p,
++	struct sk_buff *skb, const unsigned char *addr,
++	void (*__packet_hook)(const struct net_bridge_port *p,
++			      struct sk_buff *skb))
++{
++	struct net_device *dev = BR_INPUT_SKB_CB(skb)->brdev;
++	const unsigned char *src = eth_hdr(skb)->h_source;
++
++	if (!should_deliver(p, skb))
++		return prev;
++
++	/* Even with hairpin, no soliloquies - prevent breaking IPv6 DAD */
++	if (skb->dev == p->dev && ether_addr_equal(src, addr))
++		return prev;
++
++	skb = skb_copy(skb, GFP_ATOMIC);
++	if (!skb) {
++		dev->stats.tx_dropped++;
++		return prev;
++	}
++
++	memcpy(eth_hdr(skb)->h_dest, addr, ETH_ALEN);
++	__packet_hook(p, skb);
++
++	return prev;
++}
++
+ /* called under bridge lock */
+ static void br_flood(struct net_bridge *br, struct sk_buff *skb,
+ 		     struct sk_buff *skb0,
+@@ -242,6 +270,7 @@ static void br_multicast_flood(struct ne
+ 	struct net_bridge_port *prev = NULL;
+ 	struct net_bridge_port_group *p;
+ 	struct hlist_node *rp;
++	const unsigned char *addr;
+ 
+ 	rp = rcu_dereference(hlist_first_rcu(&br->router_list));
+ 	p = mdst ? rcu_dereference(mdst->ports) : NULL;
+@@ -252,10 +281,19 @@ static void br_multicast_flood(struct ne
+ 		rport = rp ? hlist_entry(rp, struct net_bridge_port, rlist) :
+ 			     NULL;
+ 
+-		port = (unsigned long)lport > (unsigned long)rport ?
+-		       lport : rport;
+-
+-		prev = maybe_deliver(prev, port, skb, __packet_hook);
++		if ((unsigned long)lport > (unsigned long)rport) {
++			port = lport;
++			addr = p->unicast ? p->eth_addr : NULL;
++		} else {
++			port = rport;
++			addr = NULL;
++		}
++
++		if (addr)
++			prev = maybe_deliver_addr(prev, port, skb, addr,
++						  __packet_hook);
++		else
++			prev = maybe_deliver(prev, port, skb, __packet_hook);
+ 		if (IS_ERR(prev))
+ 			goto out;
+ 
+--- a/net/bridge/br_sysfs_if.c
++++ b/net/bridge/br_sysfs_if.c
+@@ -204,6 +204,7 @@ static BRPORT_ATTR(multicast_router, S_I
+ 		   store_multicast_router);
+ 
+ BRPORT_ATTR_FLAG(multicast_fast_leave, BR_MULTICAST_FAST_LEAVE);
++BRPORT_ATTR_FLAG(multicast_to_unicast, BR_MULTICAST_TO_UCAST);
+ #endif
+ 
+ static const struct brport_attribute *brport_attrs[] = {
+@@ -230,6 +231,7 @@ static const struct brport_attribute *br
+ #ifdef CONFIG_BRIDGE_IGMP_SNOOPING
+ 	&brport_attr_multicast_router,
+ 	&brport_attr_multicast_fast_leave,
++	&brport_attr_multicast_to_unicast,
+ #endif
+ 	&brport_attr_proxyarp,
+ 	&brport_attr_proxyarp_wifi,
diff --git a/target/linux/generic/patches-4.1/650-pppoe_header_pad.patch b/target/linux/generic/patches-4.1/650-pppoe_header_pad.patch
new file mode 100644
index 0000000..2804469
--- /dev/null
+++ b/target/linux/generic/patches-4.1/650-pppoe_header_pad.patch
@@ -0,0 +1,20 @@
+--- a/drivers/net/ppp/pppoe.c
++++ b/drivers/net/ppp/pppoe.c
+@@ -871,7 +871,7 @@ static int pppoe_sendmsg(struct socket *
+ 		goto end;
+ 
+ 
+-	skb = sock_wmalloc(sk, total_len + dev->hard_header_len + 32,
++	skb = sock_wmalloc(sk, total_len + dev->hard_header_len + 32 + NET_SKB_PAD,
+ 			   0, GFP_KERNEL);
+ 	if (!skb) {
+ 		error = -ENOMEM;
+@@ -879,7 +879,7 @@ static int pppoe_sendmsg(struct socket *
+ 	}
+ 
+ 	/* Reserve space for headers. */
+-	skb_reserve(skb, dev->hard_header_len);
++	skb_reserve(skb, dev->hard_header_len + NET_SKB_PAD);
+ 	skb_reset_network_header(skb);
+ 
+ 	skb->dev = dev;
diff --git a/target/linux/generic/patches-4.1/651-wireless_mesh_header.patch b/target/linux/generic/patches-4.1/651-wireless_mesh_header.patch
new file mode 100644
index 0000000..17bcb6d
--- /dev/null
+++ b/target/linux/generic/patches-4.1/651-wireless_mesh_header.patch
@@ -0,0 +1,11 @@
+--- a/include/linux/netdevice.h
++++ b/include/linux/netdevice.h
+@@ -133,7 +133,7 @@ static inline bool dev_xmit_complete(int
+  */
+ 
+ #if defined(CONFIG_WLAN) || IS_ENABLED(CONFIG_AX25)
+-# if defined(CONFIG_MAC80211_MESH)
++# if 1 || defined(CONFIG_MAC80211_MESH)
+ #  define LL_MAX_HEADER 128
+ # else
+ #  define LL_MAX_HEADER 96
diff --git a/target/linux/generic/patches-4.1/653-disable_netlink_trim.patch b/target/linux/generic/patches-4.1/653-disable_netlink_trim.patch
new file mode 100644
index 0000000..5df265b
--- /dev/null
+++ b/target/linux/generic/patches-4.1/653-disable_netlink_trim.patch
@@ -0,0 +1,30 @@
+--- a/net/netlink/af_netlink.c
++++ b/net/netlink/af_netlink.c
+@@ -1775,27 +1775,7 @@ void netlink_detachskb(struct sock *sk,
+ 
+ static struct sk_buff *netlink_trim(struct sk_buff *skb, gfp_t allocation)
+ {
+-	int delta;
+-
+ 	WARN_ON(skb->sk != NULL);
+-	if (netlink_skb_is_mmaped(skb))
+-		return skb;
+-
+-	delta = skb->end - skb->tail;
+-	if (is_vmalloc_addr(skb->head) || delta * 2 < skb->truesize)
+-		return skb;
+-
+-	if (skb_shared(skb)) {
+-		struct sk_buff *nskb = skb_clone(skb, allocation);
+-		if (!nskb)
+-			return skb;
+-		consume_skb(skb);
+-		skb = nskb;
+-	}
+-
+-	if (!pskb_expand_head(skb, 0, -delta, allocation))
+-		skb->truesize -= delta;
+-
+ 	return skb;
+ }
+ 
diff --git a/target/linux/generic/patches-4.1/655-increase_skb_pad.patch b/target/linux/generic/patches-4.1/655-increase_skb_pad.patch
new file mode 100644
index 0000000..c4aee07
--- /dev/null
+++ b/target/linux/generic/patches-4.1/655-increase_skb_pad.patch
@@ -0,0 +1,11 @@
+--- a/include/linux/skbuff.h
++++ b/include/linux/skbuff.h
+@@ -2027,7 +2027,7 @@ static inline int pskb_network_may_pull(
+  * NET_IP_ALIGN(2) + ethernet_header(14) + IP_header(20/40) + ports(8)
+  */
+ #ifndef NET_SKB_PAD
+-#define NET_SKB_PAD	max(32, L1_CACHE_BYTES)
++#define NET_SKB_PAD	max(64, L1_CACHE_BYTES)
+ #endif
+ 
+ int ___pskb_trim(struct sk_buff *skb, unsigned int len);
diff --git a/target/linux/generic/patches-4.1/656-skb_reduce_truesize-helper.patch b/target/linux/generic/patches-4.1/656-skb_reduce_truesize-helper.patch
new file mode 100644
index 0000000..72e5c26
--- /dev/null
+++ b/target/linux/generic/patches-4.1/656-skb_reduce_truesize-helper.patch
@@ -0,0 +1,41 @@
+From 4593a806e31119c5bd3faa00c7210ad862d515af Mon Sep 17 00:00:00 2001
+From: Dave Taht <dave.taht@bufferbloat.net>
+Date: Mon, 31 Dec 2012 10:02:21 -0800
+Subject: [PATCH 3/7] skb_reduce_truesize: helper function for shrinking skbs
+ whenever needed
+
+On embedded devices in particular, large queues of small packets from the rx
+path with a large truesize can exist. Reducing their size can reduce
+memory pressure. skb_reduce_truesize is a helper function for doing this,
+when needed.
+---
+ include/linux/skbuff.h |   18 ++++++++++++++++++
+ 1 file changed, 18 insertions(+)
+
+--- a/include/linux/skbuff.h
++++ b/include/linux/skbuff.h
+@@ -2072,6 +2072,24 @@ static inline void pskb_trim_unique(stru
+ 	BUG_ON(err);
+ }
+ 
++/*
++ * Caller wants to reduce memory needs before queueing skb
++ * The (expensive) copy should not be be done in fast path.
++ */
++static inline struct sk_buff *skb_reduce_truesize(struct sk_buff *skb)
++{
++	if (skb->truesize > 2 * SKB_TRUESIZE(skb->len)) {
++		struct sk_buff *nskb;
++		nskb = skb_copy_expand(skb, skb_headroom(skb), 0,
++			GFP_ATOMIC | __GFP_NOWARN);
++		if (nskb) {
++			__kfree_skb(skb);
++			skb = nskb;
++		}
++	}
++	return skb;
++}
++
+ /**
+  *	skb_orphan - orphan a buffer
+  *	@skb: buffer to orphan
diff --git a/target/linux/generic/patches-4.1/657-qdisc_reduce_truesize.patch b/target/linux/generic/patches-4.1/657-qdisc_reduce_truesize.patch
new file mode 100644
index 0000000..6777eec
--- /dev/null
+++ b/target/linux/generic/patches-4.1/657-qdisc_reduce_truesize.patch
@@ -0,0 +1,63 @@
+From bc9fec2f87d57bdbff30d296605e24504513f65c Mon Sep 17 00:00:00 2001
+From: =?UTF-8?q?Dave=20T=C3=A4ht?= <dave.taht@bufferbloat.net>
+Date: Mon, 17 Sep 2012 19:20:22 -0700
+Subject: [PATCH 4/7] net: add skb_reduce_truesize support to common qdiscs
+
+Reduce skb size under load when queues begin to fill on the
+commont qdiscs.
+---
+ net/sched/sch_codel.c    |    2 ++
+ net/sched/sch_fifo.c     |   12 ++++++++----
+ net/sched/sch_fq_codel.c |    2 ++
+ 3 files changed, 12 insertions(+), 4 deletions(-)
+
+--- a/net/sched/sch_codel.c
++++ b/net/sched/sch_codel.c
+@@ -96,6 +96,8 @@ static int codel_qdisc_enqueue(struct sk
+ 	struct codel_sched_data *q;
+ 
+ 	if (likely(qdisc_qlen(sch) < sch->limit)) {
++		if(qdisc_qlen(sch) > 128)
++			skb = skb_reduce_truesize(skb);
+ 		codel_set_enqueue_time(skb);
+ 		return qdisc_enqueue_tail(skb, sch);
+ 	}
+--- a/net/sched/sch_fifo.c
++++ b/net/sched/sch_fifo.c
+@@ -29,17 +29,21 @@ static int bfifo_enqueue(struct sk_buff
+ 
+ static int pfifo_enqueue(struct sk_buff *skb, struct Qdisc *sch)
+ {
+-	if (likely(skb_queue_len(&sch->q) < sch->limit))
++	if (likely(skb_queue_len(&sch->q) < sch->limit)) {
++		if (skb_queue_len(&sch->q) > 128)
++			skb = skb_reduce_truesize(skb);
+ 		return qdisc_enqueue_tail(skb, sch);
+-
++	}
+ 	return qdisc_reshape_fail(skb, sch);
+ }
+ 
+ static int pfifo_tail_enqueue(struct sk_buff *skb, struct Qdisc *sch)
+ {
+-	if (likely(skb_queue_len(&sch->q) < sch->limit))
++	if (likely(skb_queue_len(&sch->q) < sch->limit)) {
++		if (skb_queue_len(&sch->q) > 128)
++			skb = skb_reduce_truesize(skb);
+ 		return qdisc_enqueue_tail(skb, sch);
+-
++	}
+ 	/* queue full, remove one skb to fulfill the limit */
+ 	__qdisc_queue_drop_head(sch, &sch->q);
+ 	qdisc_qstats_drop(sch);
+--- a/net/sched/sch_fq_codel.c
++++ b/net/sched/sch_fq_codel.c
+@@ -185,6 +185,8 @@ static int fq_codel_enqueue(struct sk_bu
+ 		return ret;
+ 	}
+ 	idx--;
++	if (sch->q.qlen > 128)
++		skb = skb_reduce_truesize(skb);
+ 
+ 	codel_set_enqueue_time(skb);
+ 	flow = &q->flows[idx];
diff --git a/target/linux/generic/patches-4.1/660-fq_codel_defaults.patch b/target/linux/generic/patches-4.1/660-fq_codel_defaults.patch
new file mode 100644
index 0000000..f7f4659
--- /dev/null
+++ b/target/linux/generic/patches-4.1/660-fq_codel_defaults.patch
@@ -0,0 +1,14 @@
+--- a/net/sched/sch_fq_codel.c
++++ b/net/sched/sch_fq_codel.c
+@@ -387,9 +387,9 @@ static int fq_codel_init(struct Qdisc *s
+ 	struct fq_codel_sched_data *q = qdisc_priv(sch);
+ 	int i;
+ 
+-	sch->limit = 10*1024;
++	sch->limit = 1024;
+ 	q->flows_cnt = 1024;
+-	q->quantum = psched_mtu(qdisc_dev(sch));
++	q->quantum = 300;
+ 	q->perturbation = prandom_u32();
+ 	INIT_LIST_HEAD(&q->new_flows);
+ 	INIT_LIST_HEAD(&q->old_flows);
diff --git a/target/linux/generic/patches-4.1/661-fq_codel_keep_dropped_stats.patch b/target/linux/generic/patches-4.1/661-fq_codel_keep_dropped_stats.patch
new file mode 100644
index 0000000..45a8d68
--- /dev/null
+++ b/target/linux/generic/patches-4.1/661-fq_codel_keep_dropped_stats.patch
@@ -0,0 +1,10 @@
+--- a/net/sched/sch_fq_codel.c
++++ b/net/sched/sch_fq_codel.c
+@@ -198,7 +198,6 @@ static int fq_codel_enqueue(struct sk_bu
+ 		list_add_tail(&flow->flowchain, &q->new_flows);
+ 		q->new_flow_count++;
+ 		flow->deficit = q->quantum;
+-		flow->dropped = 0;
+ 	}
+ 	if (++sch->q.qlen <= sch->limit)
+ 		return NET_XMIT_SUCCESS;
diff --git a/target/linux/generic/patches-4.1/662-use_fq_codel_by_default.patch b/target/linux/generic/patches-4.1/662-use_fq_codel_by_default.patch
new file mode 100644
index 0000000..e7b781b
--- /dev/null
+++ b/target/linux/generic/patches-4.1/662-use_fq_codel_by_default.patch
@@ -0,0 +1,75 @@
+--- a/net/sched/Kconfig
++++ b/net/sched/Kconfig
+@@ -3,8 +3,9 @@
+ # 
+ 
+ menuconfig NET_SCHED
+-	bool "QoS and/or fair queueing"
++	def_bool y
+ 	select NET_SCH_FIFO
++	select NET_SCH_FQ_CODEL
+ 	---help---
+ 	  When the kernel has several packets to send out over a network
+ 	  device, it has to decide which ones to send first, which ones to
+--- a/net/sched/sch_fq_codel.c
++++ b/net/sched/sch_fq_codel.c
+@@ -592,7 +592,7 @@ static const struct Qdisc_class_ops fq_c
+ 	.walk		=	fq_codel_walk,
+ };
+ 
+-static struct Qdisc_ops fq_codel_qdisc_ops __read_mostly = {
++struct Qdisc_ops fq_codel_qdisc_ops __read_mostly = {
+ 	.cl_ops		=	&fq_codel_class_ops,
+ 	.id		=	"fq_codel",
+ 	.priv_size	=	sizeof(struct fq_codel_sched_data),
+@@ -608,6 +608,7 @@ static struct Qdisc_ops fq_codel_qdisc_o
+ 	.dump_stats =	fq_codel_dump_stats,
+ 	.owner		=	THIS_MODULE,
+ };
++EXPORT_SYMBOL(fq_codel_qdisc_ops);
+ 
+ static int __init fq_codel_module_init(void)
+ {
+--- a/include/net/sch_generic.h
++++ b/include/net/sch_generic.h
+@@ -340,6 +340,7 @@ extern struct Qdisc noop_qdisc;
+ extern struct Qdisc_ops noop_qdisc_ops;
+ extern struct Qdisc_ops pfifo_fast_ops;
+ extern struct Qdisc_ops mq_qdisc_ops;
++extern struct Qdisc_ops fq_codel_qdisc_ops;
+ extern const struct Qdisc_ops *default_qdisc_ops;
+ 
+ struct Qdisc_class_common {
+--- a/net/sched/sch_generic.c
++++ b/net/sched/sch_generic.c
+@@ -737,7 +737,7 @@ static void attach_one_default_qdisc(str
+ 
+ 	if (dev->tx_queue_len) {
+ 		qdisc = qdisc_create_dflt(dev_queue,
+-					  default_qdisc_ops, TC_H_ROOT);
++					  &fq_codel_qdisc_ops, TC_H_ROOT);
+ 		if (!qdisc) {
+ 			netdev_info(dev, "activation failed\n");
+ 			return;
+--- a/net/sched/sch_mq.c
++++ b/net/sched/sch_mq.c
+@@ -57,7 +57,7 @@ static int mq_init(struct Qdisc *sch, st
+ 
+ 	for (ntx = 0; ntx < dev->num_tx_queues; ntx++) {
+ 		dev_queue = netdev_get_tx_queue(dev, ntx);
+-		qdisc = qdisc_create_dflt(dev_queue, default_qdisc_ops,
++		qdisc = qdisc_create_dflt(dev_queue, &fq_codel_qdisc_ops,
+ 					  TC_H_MAKE(TC_H_MAJ(sch->handle),
+ 						    TC_H_MIN(ntx + 1)));
+ 		if (qdisc == NULL)
+--- a/net/sched/sch_mqprio.c
++++ b/net/sched/sch_mqprio.c
+@@ -124,7 +124,7 @@ static int mqprio_init(struct Qdisc *sch
+ 
+ 	for (i = 0; i < dev->num_tx_queues; i++) {
+ 		dev_queue = netdev_get_tx_queue(dev, i);
+-		qdisc = qdisc_create_dflt(dev_queue, default_qdisc_ops,
++		qdisc = qdisc_create_dflt(dev_queue, &fq_codel_qdisc_ops,
+ 					  TC_H_MAKE(TC_H_MAJ(sch->handle),
+ 						    TC_H_MIN(i + 1)));
+ 		if (qdisc == NULL) {
diff --git a/target/linux/generic/patches-4.1/663-remove_pfifo_fast.patch b/target/linux/generic/patches-4.1/663-remove_pfifo_fast.patch
new file mode 100644
index 0000000..5b26ca3
--- /dev/null
+++ b/target/linux/generic/patches-4.1/663-remove_pfifo_fast.patch
@@ -0,0 +1,143 @@
+--- a/net/sched/sch_generic.c
++++ b/net/sched/sch_generic.c
+@@ -442,140 +442,6 @@ static struct Qdisc noqueue_qdisc = {
+ 	.busylock	=	__SPIN_LOCK_UNLOCKED(noqueue_qdisc.busylock),
+ };
+ 
+-
+-static const u8 prio2band[TC_PRIO_MAX + 1] = {
+-	1, 2, 2, 2, 1, 2, 0, 0 , 1, 1, 1, 1, 1, 1, 1, 1
+-};
+-
+-/* 3-band FIFO queue: old style, but should be a bit faster than
+-   generic prio+fifo combination.
+- */
+-
+-#define PFIFO_FAST_BANDS 3
+-
+-/*
+- * Private data for a pfifo_fast scheduler containing:
+- * 	- queues for the three band
+- * 	- bitmap indicating which of the bands contain skbs
+- */
+-struct pfifo_fast_priv {
+-	u32 bitmap;
+-	struct sk_buff_head q[PFIFO_FAST_BANDS];
+-};
+-
+-/*
+- * Convert a bitmap to the first band number where an skb is queued, where:
+- * 	bitmap=0 means there are no skbs on any band.
+- * 	bitmap=1 means there is an skb on band 0.
+- *	bitmap=7 means there are skbs on all 3 bands, etc.
+- */
+-static const int bitmap2band[] = {-1, 0, 1, 0, 2, 0, 1, 0};
+-
+-static inline struct sk_buff_head *band2list(struct pfifo_fast_priv *priv,
+-					     int band)
+-{
+-	return priv->q + band;
+-}
+-
+-static int pfifo_fast_enqueue(struct sk_buff *skb, struct Qdisc *qdisc)
+-{
+-	if (skb_queue_len(&qdisc->q) < qdisc_dev(qdisc)->tx_queue_len) {
+-		int band = prio2band[skb->priority & TC_PRIO_MAX];
+-		struct pfifo_fast_priv *priv = qdisc_priv(qdisc);
+-		struct sk_buff_head *list = band2list(priv, band);
+-
+-		priv->bitmap |= (1 << band);
+-		qdisc->q.qlen++;
+-		return __qdisc_enqueue_tail(skb, qdisc, list);
+-	}
+-
+-	return qdisc_drop(skb, qdisc);
+-}
+-
+-static struct sk_buff *pfifo_fast_dequeue(struct Qdisc *qdisc)
+-{
+-	struct pfifo_fast_priv *priv = qdisc_priv(qdisc);
+-	int band = bitmap2band[priv->bitmap];
+-
+-	if (likely(band >= 0)) {
+-		struct sk_buff_head *list = band2list(priv, band);
+-		struct sk_buff *skb = __qdisc_dequeue_head(qdisc, list);
+-
+-		qdisc->q.qlen--;
+-		if (skb_queue_empty(list))
+-			priv->bitmap &= ~(1 << band);
+-
+-		return skb;
+-	}
+-
+-	return NULL;
+-}
+-
+-static struct sk_buff *pfifo_fast_peek(struct Qdisc *qdisc)
+-{
+-	struct pfifo_fast_priv *priv = qdisc_priv(qdisc);
+-	int band = bitmap2band[priv->bitmap];
+-
+-	if (band >= 0) {
+-		struct sk_buff_head *list = band2list(priv, band);
+-
+-		return skb_peek(list);
+-	}
+-
+-	return NULL;
+-}
+-
+-static void pfifo_fast_reset(struct Qdisc *qdisc)
+-{
+-	int prio;
+-	struct pfifo_fast_priv *priv = qdisc_priv(qdisc);
+-
+-	for (prio = 0; prio < PFIFO_FAST_BANDS; prio++)
+-		__qdisc_reset_queue(qdisc, band2list(priv, prio));
+-
+-	priv->bitmap = 0;
+-	qdisc->qstats.backlog = 0;
+-	qdisc->q.qlen = 0;
+-}
+-
+-static int pfifo_fast_dump(struct Qdisc *qdisc, struct sk_buff *skb)
+-{
+-	struct tc_prio_qopt opt = { .bands = PFIFO_FAST_BANDS };
+-
+-	memcpy(&opt.priomap, prio2band, TC_PRIO_MAX + 1);
+-	if (nla_put(skb, TCA_OPTIONS, sizeof(opt), &opt))
+-		goto nla_put_failure;
+-	return skb->len;
+-
+-nla_put_failure:
+-	return -1;
+-}
+-
+-static int pfifo_fast_init(struct Qdisc *qdisc, struct nlattr *opt)
+-{
+-	int prio;
+-	struct pfifo_fast_priv *priv = qdisc_priv(qdisc);
+-
+-	for (prio = 0; prio < PFIFO_FAST_BANDS; prio++)
+-		__skb_queue_head_init(band2list(priv, prio));
+-
+-	/* Can by-pass the queue discipline */
+-	qdisc->flags |= TCQ_F_CAN_BYPASS;
+-	return 0;
+-}
+-
+-struct Qdisc_ops pfifo_fast_ops __read_mostly = {
+-	.id		=	"pfifo_fast",
+-	.priv_size	=	sizeof(struct pfifo_fast_priv),
+-	.enqueue	=	pfifo_fast_enqueue,
+-	.dequeue	=	pfifo_fast_dequeue,
+-	.peek		=	pfifo_fast_peek,
+-	.init		=	pfifo_fast_init,
+-	.reset		=	pfifo_fast_reset,
+-	.dump		=	pfifo_fast_dump,
+-	.owner		=	THIS_MODULE,
+-};
+-
+ static struct lock_class_key qdisc_tx_busylock;
+ 
+ struct Qdisc *qdisc_alloc(struct netdev_queue *dev_queue,
diff --git a/target/linux/generic/patches-4.1/664-codel_fix_3_12.patch b/target/linux/generic/patches-4.1/664-codel_fix_3_12.patch
new file mode 100644
index 0000000..6b2cbc5
--- /dev/null
+++ b/target/linux/generic/patches-4.1/664-codel_fix_3_12.patch
@@ -0,0 +1,22 @@
+--- a/net/sched/sch_api.c
++++ b/net/sched/sch_api.c
+@@ -1951,7 +1951,7 @@ static int __init pktsched_init(void)
+ 		return err;
+ 	}
+ 
+-	register_qdisc(&pfifo_fast_ops);
++	register_qdisc(&fq_codel_qdisc_ops);
+ 	register_qdisc(&pfifo_qdisc_ops);
+ 	register_qdisc(&bfifo_qdisc_ops);
+ 	register_qdisc(&pfifo_head_drop_qdisc_ops);
+--- a/net/sched/sch_generic.c
++++ b/net/sched/sch_generic.c
+@@ -31,7 +31,7 @@
+ #include <net/dst.h>
+ 
+ /* Qdisc to use by default */
+-const struct Qdisc_ops *default_qdisc_ops = &pfifo_fast_ops;
++const struct Qdisc_ops *default_qdisc_ops = &fq_codel_qdisc_ops;
+ EXPORT_SYMBOL(default_qdisc_ops);
+ 
+ /* Main transmission queue. */
diff --git a/target/linux/generic/patches-4.1/666-Add-support-for-MAP-E-FMRs-mesh-mode.patch b/target/linux/generic/patches-4.1/666-Add-support-for-MAP-E-FMRs-mesh-mode.patch
new file mode 100644
index 0000000..f40fc38
--- /dev/null
+++ b/target/linux/generic/patches-4.1/666-Add-support-for-MAP-E-FMRs-mesh-mode.patch
@@ -0,0 +1,495 @@
+From 775d6fe74d1eaec2ba387535b068dde2dc89de9e Mon Sep 17 00:00:00 2001
+From: Steven Barth <steven@midlink.org>
+Date: Thu, 22 May 2014 09:49:05 +0200
+Subject: [PATCH] Add support for MAP-E FMRs (mesh mode)
+
+MAP-E FMRs (draft-ietf-softwire-map-10) are rules for IPv4-communication
+between MAP CEs (mesh mode) without the need to forward such data to a
+border relay. This is similar to how 6rd works but for IPv4 over IPv6.
+
+Signed-off-by: Steven Barth <cyrus@openwrt.org>
+---
+ include/net/ip6_tunnel.h       |  13 ++
+ include/uapi/linux/if_tunnel.h |  13 ++
+ net/ipv6/ip6_tunnel.c          | 276 +++++++++++++++++++++++++++++++++++++++--
+ 3 files changed, 291 insertions(+), 11 deletions(-)
+
+--- a/include/net/ip6_tunnel.h
++++ b/include/net/ip6_tunnel.h
+@@ -15,6 +15,18 @@
+ /* determine capability on a per-packet basis */
+ #define IP6_TNL_F_CAP_PER_PACKET 0x40000
+ 
++/* IPv6 tunnel FMR */
++struct __ip6_tnl_fmr {
++	struct __ip6_tnl_fmr *next; /* next fmr in list */
++	struct in6_addr ip6_prefix;
++	struct in_addr ip4_prefix;
++
++	__u8 ip6_prefix_len;
++	__u8 ip4_prefix_len;
++	__u8 ea_len;
++	__u8 offset;
++};
++
+ struct __ip6_tnl_parm {
+ 	char name[IFNAMSIZ];	/* name of tunnel device */
+ 	int link;		/* ifindex of underlying L2 interface */
+@@ -25,6 +37,7 @@ struct __ip6_tnl_parm {
+ 	__u32 flags;		/* tunnel flags */
+ 	struct in6_addr laddr;	/* local tunnel end-point address */
+ 	struct in6_addr raddr;	/* remote tunnel end-point address */
++	struct __ip6_tnl_fmr *fmrs;	/* FMRs */
+ 
+ 	__be16			i_flags;
+ 	__be16			o_flags;
+--- a/include/uapi/linux/if_tunnel.h
++++ b/include/uapi/linux/if_tunnel.h
+@@ -57,10 +57,23 @@ enum {
+ 	IFLA_IPTUN_ENCAP_FLAGS,
+ 	IFLA_IPTUN_ENCAP_SPORT,
+ 	IFLA_IPTUN_ENCAP_DPORT,
++	IFLA_IPTUN_FMRS,
+ 	__IFLA_IPTUN_MAX,
+ };
+ #define IFLA_IPTUN_MAX	(__IFLA_IPTUN_MAX - 1)
+ 
++enum {
++	IFLA_IPTUN_FMR_UNSPEC,
++	IFLA_IPTUN_FMR_IP6_PREFIX,
++	IFLA_IPTUN_FMR_IP4_PREFIX,
++	IFLA_IPTUN_FMR_IP6_PREFIX_LEN,
++	IFLA_IPTUN_FMR_IP4_PREFIX_LEN,
++	IFLA_IPTUN_FMR_EA_LEN,
++	IFLA_IPTUN_FMR_OFFSET,
++	__IFLA_IPTUN_FMR_MAX,
++};
++#define IFLA_IPTUN_FMR_MAX (__IFLA_IPTUN_FMR_MAX - 1)
++
+ enum tunnel_encap_types {
+ 	TUNNEL_ENCAP_NONE,
+ 	TUNNEL_ENCAP_FOU,
+--- a/net/ipv6/ip6_tunnel.c
++++ b/net/ipv6/ip6_tunnel.c
+@@ -16,6 +16,8 @@
+  *      as published by the Free Software Foundation; either version
+  *      2 of the License, or (at your option) any later version.
+  *
++ *	Changes:
++ * Steven Barth <cyrus@openwrt.org>:		MAP-E FMR support
+  */
+ 
+ #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
+@@ -71,11 +73,9 @@ static bool log_ecn_error = true;
+ module_param(log_ecn_error, bool, 0644);
+ MODULE_PARM_DESC(log_ecn_error, "Log packets received with corrupted ECN");
+ 
+-static u32 HASH(const struct in6_addr *addr1, const struct in6_addr *addr2)
++static u32 HASH(const struct in6_addr *addr)
+ {
+-	u32 hash = ipv6_addr_hash(addr1) ^ ipv6_addr_hash(addr2);
+-
+-	return hash_32(hash, HASH_SIZE_SHIFT);
++	return hash_32(ipv6_addr_hash(addr), HASH_SIZE_SHIFT);
+ }
+ 
+ static int ip6_tnl_dev_init(struct net_device *dev);
+@@ -174,27 +174,36 @@ EXPORT_SYMBOL_GPL(ip6_tnl_dst_store);
+ static struct ip6_tnl *
+ ip6_tnl_lookup(struct net *net, const struct in6_addr *remote, const struct in6_addr *local)
+ {
+-	unsigned int hash = HASH(remote, local);
++	unsigned int hash = HASH(local);
+ 	struct ip6_tnl *t;
+ 	struct ip6_tnl_net *ip6n = net_generic(net, ip6_tnl_net_id);
+ 	struct in6_addr any;
++	struct __ip6_tnl_fmr *fmr;
+ 
+ 	for_each_ip6_tunnel_rcu(ip6n->tnls_r_l[hash]) {
+-		if (ipv6_addr_equal(local, &t->parms.laddr) &&
+-		    ipv6_addr_equal(remote, &t->parms.raddr) &&
+-		    (t->dev->flags & IFF_UP))
++		if (!ipv6_addr_equal(local, &t->parms.laddr) ||
++				!(t->dev->flags & IFF_UP))
++			continue;
++
++		if (ipv6_addr_equal(remote, &t->parms.raddr))
+ 			return t;
++
++		for (fmr = t->parms.fmrs; fmr; fmr = fmr->next) {
++			if (ipv6_prefix_equal(remote, &fmr->ip6_prefix,
++					fmr->ip6_prefix_len))
++				return t;
++		}
+ 	}
+ 
+ 	memset(&any, 0, sizeof(any));
+-	hash = HASH(&any, local);
++	hash = HASH(local);
+ 	for_each_ip6_tunnel_rcu(ip6n->tnls_r_l[hash]) {
+ 		if (ipv6_addr_equal(local, &t->parms.laddr) &&
+ 		    (t->dev->flags & IFF_UP))
+ 			return t;
+ 	}
+ 
+-	hash = HASH(remote, &any);
++	hash = HASH(&any);
+ 	for_each_ip6_tunnel_rcu(ip6n->tnls_r_l[hash]) {
+ 		if (ipv6_addr_equal(remote, &t->parms.raddr) &&
+ 		    (t->dev->flags & IFF_UP))
+@@ -229,7 +238,7 @@ ip6_tnl_bucket(struct ip6_tnl_net *ip6n,
+ 
+ 	if (!ipv6_addr_any(remote) || !ipv6_addr_any(local)) {
+ 		prio = 1;
+-		h = HASH(remote, local);
++		h = HASH(local);
+ 	}
+ 	return &ip6n->tnls[prio][h];
+ }
+@@ -399,6 +408,12 @@ ip6_tnl_dev_uninit(struct net_device *de
+ 	struct net *net = t->net;
+ 	struct ip6_tnl_net *ip6n = net_generic(net, ip6_tnl_net_id);
+ 
++	while (t->parms.fmrs) {
++		struct __ip6_tnl_fmr *next = t->parms.fmrs->next;
++		kfree(t->parms.fmrs);
++		t->parms.fmrs = next;
++	}
++
+ 	if (dev == ip6n->fb_tnl_dev)
+ 		RCU_INIT_POINTER(ip6n->tnls_wc[0], NULL);
+ 	else
+@@ -785,6 +800,108 @@ int ip6_tnl_rcv_ctl(struct ip6_tnl *t,
+ }
+ EXPORT_SYMBOL_GPL(ip6_tnl_rcv_ctl);
+ 
++
++/**
++ * ip4ip6_fmr_calc - calculate target / source IPv6-address based on FMR
++ *   @dest: destination IPv6 address buffer
++ *   @skb: received socket buffer
++ *   @fmr: MAP FMR
++ *   @xmit: Calculate for xmit or rcv
++ **/
++static void ip4ip6_fmr_calc(struct in6_addr *dest,
++		const struct iphdr *iph, const uint8_t *end,
++		const struct __ip6_tnl_fmr *fmr, bool xmit)
++{
++	int psidlen = fmr->ea_len - (32 - fmr->ip4_prefix_len);
++	u8 *portp = NULL;
++	bool use_dest_addr;
++	const struct iphdr *dsth = iph;
++
++	if ((u8*)dsth >= end)
++		return;
++
++	/* find significant IP header */
++	if (iph->protocol == IPPROTO_ICMP) {
++		struct icmphdr *ih = (struct icmphdr*)(((u8*)dsth) + dsth->ihl * 4);
++		if (ih && ((u8*)&ih[1]) <= end && (
++			ih->type == ICMP_DEST_UNREACH ||
++			ih->type == ICMP_SOURCE_QUENCH ||
++			ih->type == ICMP_TIME_EXCEEDED ||
++			ih->type == ICMP_PARAMETERPROB ||
++			ih->type == ICMP_REDIRECT))
++				dsth = (const struct iphdr*)&ih[1];
++	}
++
++	/* in xmit-path use dest port by default and source port only if
++		this is an ICMP reply to something else; vice versa in rcv-path */
++	use_dest_addr = (xmit && dsth == iph) || (!xmit && dsth != iph);
++
++	/* get dst port */
++	if (((u8*)&dsth[1]) <= end && (
++		dsth->protocol == IPPROTO_UDP ||
++		dsth->protocol == IPPROTO_TCP ||
++		dsth->protocol == IPPROTO_SCTP ||
++		dsth->protocol == IPPROTO_DCCP)) {
++			/* for UDP, TCP, SCTP and DCCP source and dest port
++			follow IPv4 header directly */
++			portp = ((u8*)dsth) + dsth->ihl * 4;
++
++			if (use_dest_addr)
++				portp += sizeof(u16);
++	} else if (iph->protocol == IPPROTO_ICMP) {
++		struct icmphdr *ih = (struct icmphdr*)(((u8*)dsth) + dsth->ihl * 4);
++
++		/* use icmp identifier as port */
++		if (((u8*)&ih) <= end && (
++		    (use_dest_addr && (
++		    ih->type == ICMP_ECHOREPLY ||
++			ih->type == ICMP_TIMESTAMPREPLY ||
++			ih->type == ICMP_INFO_REPLY ||
++			ih->type == ICMP_ADDRESSREPLY)) ||
++			(!use_dest_addr && (
++			ih->type == ICMP_ECHO ||
++			ih->type == ICMP_TIMESTAMP ||
++			ih->type == ICMP_INFO_REQUEST ||
++			ih->type == ICMP_ADDRESS)
++			)))
++				portp = (u8*)&ih->un.echo.id;
++	}
++
++	if ((portp && &portp[2] <= end) || psidlen == 0) {
++		int frombyte = fmr->ip6_prefix_len / 8;
++		int fromrem = fmr->ip6_prefix_len % 8;
++		int bytes = sizeof(struct in6_addr) - frombyte;
++		const u32 *addr = (use_dest_addr) ? &iph->daddr : &iph->saddr;
++		u64 eabits = ((u64)ntohl(*addr)) << (32 + fmr->ip4_prefix_len);
++		u64 t = 0;
++
++		/* extract PSID from port and add it to eabits */
++		u16 psidbits = 0;
++		if (psidlen > 0) {
++			psidbits = ((u16)portp[0]) << 8 | ((u16)portp[1]);
++			psidbits >>= 16 - psidlen - fmr->offset;
++			psidbits = (u16)(psidbits << (16 - psidlen));
++			eabits |= ((u64)psidbits) << (48 - (fmr->ea_len - psidlen));
++		}
++
++		/* rewrite destination address */
++		*dest = fmr->ip6_prefix;
++		memcpy(&dest->s6_addr[10], addr, sizeof(*addr));
++		dest->s6_addr16[7] = htons(psidbits >> (16 - psidlen));
++
++		if (bytes > sizeof(u64))
++			bytes = sizeof(u64);
++
++		/* insert eabits */
++		memcpy(&t, &dest->s6_addr[frombyte], bytes);
++		t = be64_to_cpu(t) & ~(((((u64)1) << fmr->ea_len) - 1)
++			<< (64 - fmr->ea_len - fromrem));
++		t = cpu_to_be64(t | (eabits >> fromrem));
++		memcpy(&dest->s6_addr[frombyte], &t, bytes);
++	}
++}
++
++
+ /**
+  * ip6_tnl_rcv - decapsulate IPv6 packet and retransmit it locally
+  *   @skb: received socket buffer
+@@ -830,6 +947,26 @@ static int ip6_tnl_rcv(struct sk_buff *s
+ 		skb_reset_network_header(skb);
+ 		skb->protocol = htons(protocol);
+ 		memset(skb->cb, 0, sizeof(struct inet6_skb_parm));
++		if (protocol == ETH_P_IP &&
++			!ipv6_addr_equal(&ipv6h->saddr, &t->parms.raddr)) {
++				/* Packet didn't come from BR, so lookup FMR */
++				struct __ip6_tnl_fmr *fmr;
++				struct in6_addr expected = t->parms.raddr;
++				for (fmr = t->parms.fmrs; fmr; fmr = fmr->next)
++					if (ipv6_prefix_equal(&ipv6h->saddr,
++						&fmr->ip6_prefix, fmr->ip6_prefix_len))
++							break;
++
++				/* Check that IPv6 matches IPv4 source to prevent spoofing */
++				if (fmr)
++					ip4ip6_fmr_calc(&expected, ip_hdr(skb),
++							skb_tail_pointer(skb), fmr, false);
++
++				if (!ipv6_addr_equal(&ipv6h->saddr, &expected)) {
++					rcu_read_unlock();
++					goto discard;
++				}
++		}
+ 
+ 		__skb_tunnel_rx(skb, t->dev, t->net);
+ 
+@@ -1123,6 +1260,7 @@ ip4ip6_tnl_xmit(struct sk_buff *skb, str
+ 	__u32 mtu;
+ 	u8 tproto;
+ 	int err;
++	struct __ip6_tnl_fmr *fmr;
+ 
+ 	tproto = ACCESS_ONCE(t->parms.proto);
+ 	if (tproto != IPPROTO_IPIP && tproto != 0)
+@@ -1142,6 +1280,18 @@ ip4ip6_tnl_xmit(struct sk_buff *skb, str
+ 	if (t->parms.flags & IP6_TNL_F_USE_ORIG_FWMARK)
+ 		fl6.flowi6_mark = skb->mark;
+ 
++	/* try to find matching FMR */
++	for (fmr = t->parms.fmrs; fmr; fmr = fmr->next) {
++		unsigned mshift = 32 - fmr->ip4_prefix_len;
++		if (ntohl(fmr->ip4_prefix.s_addr) >> mshift ==
++				ntohl(iph->daddr) >> mshift)
++			break;
++	}
++
++	/* change dstaddr according to FMR */
++	if (fmr)
++		ip4ip6_fmr_calc(&fl6.daddr, iph, skb_tail_pointer(skb), fmr, true);
++
+ 	err = ip6_tnl_xmit2(skb, dev, dsfield, &fl6, encap_limit, &mtu);
+ 	if (err != 0) {
+ 		/* XXX: send ICMP error even if DF is not set. */
+@@ -1310,6 +1460,14 @@ ip6_tnl_change(struct ip6_tnl *t, const
+ 	t->parms.flowinfo = p->flowinfo;
+ 	t->parms.link = p->link;
+ 	t->parms.proto = p->proto;
++
++	while (t->parms.fmrs) {
++		struct __ip6_tnl_fmr *next = t->parms.fmrs->next;
++		kfree(t->parms.fmrs);
++		t->parms.fmrs = next;
++	}
++	t->parms.fmrs = p->fmrs;
++
+ 	ip6_tnl_dst_reset(t);
+ 	ip6_tnl_link_config(t);
+ 	return 0;
+@@ -1348,6 +1506,7 @@ ip6_tnl_parm_from_user(struct __ip6_tnl_
+ 	p->flowinfo = u->flowinfo;
+ 	p->link = u->link;
+ 	p->proto = u->proto;
++	p->fmrs = NULL;
+ 	memcpy(p->name, u->name, sizeof(u->name));
+ }
+ 
+@@ -1634,6 +1793,15 @@ static int ip6_tnl_validate(struct nlatt
+ 	return 0;
+ }
+ 
++static const struct nla_policy ip6_tnl_fmr_policy[IFLA_IPTUN_FMR_MAX + 1] = {
++	[IFLA_IPTUN_FMR_IP6_PREFIX] = { .len = sizeof(struct in6_addr) },
++	[IFLA_IPTUN_FMR_IP4_PREFIX] = { .len = sizeof(struct in_addr) },
++	[IFLA_IPTUN_FMR_IP6_PREFIX_LEN] = { .type = NLA_U8 },
++	[IFLA_IPTUN_FMR_IP4_PREFIX_LEN] = { .type = NLA_U8 },
++	[IFLA_IPTUN_FMR_EA_LEN] = { .type = NLA_U8 },
++	[IFLA_IPTUN_FMR_OFFSET] = { .type = NLA_U8 }
++};
++
+ static void ip6_tnl_netlink_parms(struct nlattr *data[],
+ 				  struct __ip6_tnl_parm *parms)
+ {
+@@ -1665,6 +1833,46 @@ static void ip6_tnl_netlink_parms(struct
+ 
+ 	if (data[IFLA_IPTUN_PROTO])
+ 		parms->proto = nla_get_u8(data[IFLA_IPTUN_PROTO]);
++
++	if (data[IFLA_IPTUN_FMRS]) {
++		unsigned rem;
++		struct nlattr *fmr;
++		nla_for_each_nested(fmr, data[IFLA_IPTUN_FMRS], rem) {
++			struct nlattr *fmrd[IFLA_IPTUN_FMR_MAX + 1], *c;
++			struct __ip6_tnl_fmr *nfmr;
++
++			nla_parse_nested(fmrd, IFLA_IPTUN_FMR_MAX,
++				fmr, ip6_tnl_fmr_policy);
++
++			if (!(nfmr = kzalloc(sizeof(*nfmr), GFP_KERNEL)))
++				continue;
++
++			nfmr->offset = 6;
++
++			if ((c = fmrd[IFLA_IPTUN_FMR_IP6_PREFIX]))
++				nla_memcpy(&nfmr->ip6_prefix, fmrd[IFLA_IPTUN_FMR_IP6_PREFIX],
++					sizeof(nfmr->ip6_prefix));
++
++			if ((c = fmrd[IFLA_IPTUN_FMR_IP4_PREFIX]))
++				nla_memcpy(&nfmr->ip4_prefix, fmrd[IFLA_IPTUN_FMR_IP4_PREFIX],
++					sizeof(nfmr->ip4_prefix));
++
++			if ((c = fmrd[IFLA_IPTUN_FMR_IP6_PREFIX_LEN]))
++				nfmr->ip6_prefix_len = nla_get_u8(c);
++
++			if ((c = fmrd[IFLA_IPTUN_FMR_IP4_PREFIX_LEN]))
++				nfmr->ip4_prefix_len = nla_get_u8(c);
++
++			if ((c = fmrd[IFLA_IPTUN_FMR_EA_LEN]))
++				nfmr->ea_len = nla_get_u8(c);
++
++			if ((c = fmrd[IFLA_IPTUN_FMR_OFFSET]))
++				nfmr->offset = nla_get_u8(c);
++
++			nfmr->next = parms->fmrs;
++			parms->fmrs = nfmr;
++		}
++	}
+ }
+ 
+ static int ip6_tnl_newlink(struct net *src_net, struct net_device *dev,
+@@ -1717,6 +1925,12 @@ static void ip6_tnl_dellink(struct net_d
+ 
+ static size_t ip6_tnl_get_size(const struct net_device *dev)
+ {
++	const struct ip6_tnl *t = netdev_priv(dev);
++	struct __ip6_tnl_fmr *c;
++	int fmrs = 0;
++	for (c = t->parms.fmrs; c; c = c->next)
++		++fmrs;
++
+ 	return
+ 		/* IFLA_IPTUN_LINK */
+ 		nla_total_size(4) +
+@@ -1734,6 +1948,24 @@ static size_t ip6_tnl_get_size(const str
+ 		nla_total_size(4) +
+ 		/* IFLA_IPTUN_PROTO */
+ 		nla_total_size(1) +
++		/* IFLA_IPTUN_FMRS */
++		nla_total_size(0) +
++		(
++			/* nest */
++			nla_total_size(0) +
++			/* IFLA_IPTUN_FMR_IP6_PREFIX */
++			nla_total_size(sizeof(struct in6_addr)) +
++			/* IFLA_IPTUN_FMR_IP4_PREFIX */
++			nla_total_size(sizeof(struct in_addr)) +
++			/* IFLA_IPTUN_FMR_EA_LEN */
++			nla_total_size(1) +
++			/* IFLA_IPTUN_FMR_IP6_PREFIX_LEN */
++			nla_total_size(1) +
++			/* IFLA_IPTUN_FMR_IP4_PREFIX_LEN */
++			nla_total_size(1) +
++			/* IFLA_IPTUN_FMR_OFFSET */
++			nla_total_size(1)
++		) * fmrs +
+ 		0;
+ }
+ 
+@@ -1741,6 +1973,9 @@ static int ip6_tnl_fill_info(struct sk_b
+ {
+ 	struct ip6_tnl *tunnel = netdev_priv(dev);
+ 	struct __ip6_tnl_parm *parm = &tunnel->parms;
++	struct __ip6_tnl_fmr *c;
++	int fmrcnt = 0;
++	struct nlattr *fmrs;
+ 
+ 	if (nla_put_u32(skb, IFLA_IPTUN_LINK, parm->link) ||
+ 	    nla_put_in6_addr(skb, IFLA_IPTUN_LOCAL, &parm->laddr) ||
+@@ -1749,8 +1984,27 @@ static int ip6_tnl_fill_info(struct sk_b
+ 	    nla_put_u8(skb, IFLA_IPTUN_ENCAP_LIMIT, parm->encap_limit) ||
+ 	    nla_put_be32(skb, IFLA_IPTUN_FLOWINFO, parm->flowinfo) ||
+ 	    nla_put_u32(skb, IFLA_IPTUN_FLAGS, parm->flags) ||
+-	    nla_put_u8(skb, IFLA_IPTUN_PROTO, parm->proto))
++	    nla_put_u8(skb, IFLA_IPTUN_PROTO, parm->proto) ||
++	    !(fmrs = nla_nest_start(skb, IFLA_IPTUN_FMRS)))
+ 		goto nla_put_failure;
++
++	for (c = parm->fmrs; c; c = c->next) {
++		struct nlattr *fmr = nla_nest_start(skb, ++fmrcnt);
++		if (!fmr ||
++			nla_put(skb, IFLA_IPTUN_FMR_IP6_PREFIX,
++				sizeof(c->ip6_prefix), &c->ip6_prefix) ||
++			nla_put(skb, IFLA_IPTUN_FMR_IP4_PREFIX,
++				sizeof(c->ip4_prefix), &c->ip4_prefix) ||
++			nla_put_u8(skb, IFLA_IPTUN_FMR_IP6_PREFIX_LEN, c->ip6_prefix_len) ||
++			nla_put_u8(skb, IFLA_IPTUN_FMR_IP4_PREFIX_LEN, c->ip4_prefix_len) ||
++			nla_put_u8(skb, IFLA_IPTUN_FMR_EA_LEN, c->ea_len) ||
++			nla_put_u8(skb, IFLA_IPTUN_FMR_OFFSET, c->offset))
++				goto nla_put_failure;
++
++		nla_nest_end(skb, fmr);
++	}
++	nla_nest_end(skb, fmrs);
++
+ 	return 0;
+ 
+ nla_put_failure:
+@@ -1774,6 +2028,7 @@ static const struct nla_policy ip6_tnl_p
+ 	[IFLA_IPTUN_FLOWINFO]		= { .type = NLA_U32 },
+ 	[IFLA_IPTUN_FLAGS]		= { .type = NLA_U32 },
+ 	[IFLA_IPTUN_PROTO]		= { .type = NLA_U8 },
++	[IFLA_IPTUN_FMRS]		= { .type = NLA_NESTED },
+ };
+ 
+ static struct rtnl_link_ops ip6_link_ops __read_mostly = {
diff --git a/target/linux/generic/patches-4.1/670-ipv6-allow-rejecting-with-source-address-failed-policy.patch b/target/linux/generic/patches-4.1/670-ipv6-allow-rejecting-with-source-address-failed-policy.patch
new file mode 100644
index 0000000..0c453ff
--- /dev/null
+++ b/target/linux/generic/patches-4.1/670-ipv6-allow-rejecting-with-source-address-failed-policy.patch
@@ -0,0 +1,249 @@
+From 1b5aaa4b16f6e6471ab1c07b38068197a1b4c395 Mon Sep 17 00:00:00 2001
+From: Jonas Gorski <jogo@openwrt.org>
+Date: Fri, 24 May 2013 14:40:54 +0200
+Subject: [PATCH 1/2] ipv6: allow rejecting with "source address failed policy"
+
+RFC6204 L-14 requires rejecting traffic from invalid addresses with
+ICMPv6 Destination Unreachable, Code 5 (Source address failed ingress/
+egress policy) on the LAN side, so add an appropriate rule for that.
+
+Signed-off-by: Jonas Gorski <jogo@openwrt.org>
+---
+ include/net/netns/ipv6.h       |  1 +
+ include/uapi/linux/fib_rules.h |  4 +++
+ include/uapi/linux/rtnetlink.h |  1 +
+ net/ipv4/fib_semantics.c       |  4 +++
+ net/ipv4/fib_trie.c            |  1 +
+ net/ipv4/ipmr.c                |  1 +
+ net/ipv6/fib6_rules.c          |  4 +++
+ net/ipv6/ip6mr.c               |  2 ++
+ net/ipv6/route.c               | 58 +++++++++++++++++++++++++++++++++++++++++-
+ 9 files changed, 75 insertions(+), 1 deletion(-)
+
+--- a/include/net/netns/ipv6.h
++++ b/include/net/netns/ipv6.h
+@@ -61,6 +61,7 @@ struct netns_ipv6 {
+ 	unsigned long		 ip6_rt_last_gc;
+ #ifdef CONFIG_IPV6_MULTIPLE_TABLES
+ 	struct rt6_info         *ip6_prohibit_entry;
++	struct rt6_info		*ip6_policy_failed_entry;
+ 	struct rt6_info         *ip6_blk_hole_entry;
+ 	struct fib6_table       *fib6_local_tbl;
+ 	struct fib_rules_ops    *fib6_rules_ops;
+--- a/include/uapi/linux/fib_rules.h
++++ b/include/uapi/linux/fib_rules.h
+@@ -64,6 +64,10 @@ enum {
+ 	FR_ACT_BLACKHOLE,	/* Drop without notification */
+ 	FR_ACT_UNREACHABLE,	/* Drop with ENETUNREACH */
+ 	FR_ACT_PROHIBIT,	/* Drop with EACCES */
++	FR_ACT_RES9,
++	FR_ACT_RES10,
++	FR_ACT_RES11,
++	FR_ACT_POLICY_FAILED,	/* Drop with EACCES */
+ 	__FR_ACT_MAX,
+ };
+ 
+--- a/include/uapi/linux/rtnetlink.h
++++ b/include/uapi/linux/rtnetlink.h
+@@ -210,6 +210,7 @@ enum {
+ 	RTN_THROW,		/* Not in this table		*/
+ 	RTN_NAT,		/* Translate this address	*/
+ 	RTN_XRESOLVE,		/* Use external resolver	*/
++	RTN_POLICY_FAILED,	/* Failed ingress/egress policy */
+ 	__RTN_MAX
+ };
+ 
+--- a/net/ipv4/fib_semantics.c
++++ b/net/ipv4/fib_semantics.c
+@@ -138,6 +138,10 @@ const struct fib_prop fib_props[RTN_MAX
+ 		.error	= -EINVAL,
+ 		.scope	= RT_SCOPE_NOWHERE,
+ 	},
++	[RTN_POLICY_FAILED] = {
++		.error	= -EACCES,
++		.scope	= RT_SCOPE_UNIVERSE,
++	},
+ };
+ 
+ static void rt_fibinfo_free(struct rtable __rcu **rtp)
+--- a/net/ipv4/fib_trie.c
++++ b/net/ipv4/fib_trie.c
+@@ -2348,6 +2348,7 @@ static const char *const rtn_type_names[
+ 	[RTN_THROW] = "THROW",
+ 	[RTN_NAT] = "NAT",
+ 	[RTN_XRESOLVE] = "XRESOLVE",
++	[RTN_POLICY_FAILED] = "POLICY_FAILED",
+ };
+ 
+ static inline const char *rtn_type(char *buf, size_t len, unsigned int t)
+--- a/net/ipv4/ipmr.c
++++ b/net/ipv4/ipmr.c
+@@ -182,6 +182,7 @@ static int ipmr_rule_action(struct fib_r
+ 	case FR_ACT_UNREACHABLE:
+ 		return -ENETUNREACH;
+ 	case FR_ACT_PROHIBIT:
++	case FR_ACT_POLICY_FAILED:
+ 		return -EACCES;
+ 	case FR_ACT_BLACKHOLE:
+ 	default:
+--- a/net/ipv6/fib6_rules.c
++++ b/net/ipv6/fib6_rules.c
+@@ -73,6 +73,10 @@ static int fib6_rule_action(struct fib_r
+ 		err = -EACCES;
+ 		rt = net->ipv6.ip6_prohibit_entry;
+ 		goto discard_pkt;
++	case FR_ACT_POLICY_FAILED:
++		err = -EACCES;
++		rt = net->ipv6.ip6_policy_failed_entry;
++		goto discard_pkt;
+ 	}
+ 
+ 	table = fib6_get_table(net, rule->table);
+--- a/net/ipv6/ip6mr.c
++++ b/net/ipv6/ip6mr.c
+@@ -167,6 +167,8 @@ static int ip6mr_rule_action(struct fib_
+ 		return -ENETUNREACH;
+ 	case FR_ACT_PROHIBIT:
+ 		return -EACCES;
++	case FR_ACT_POLICY_FAILED:
++		return -EACCES;
+ 	case FR_ACT_BLACKHOLE:
+ 	default:
+ 		return -EINVAL;
+--- a/net/ipv6/route.c
++++ b/net/ipv6/route.c
+@@ -87,6 +87,8 @@ static int		ip6_pkt_discard(struct sk_bu
+ static int		ip6_pkt_discard_out(struct sock *sk, struct sk_buff *skb);
+ static int		ip6_pkt_prohibit(struct sk_buff *skb);
+ static int		ip6_pkt_prohibit_out(struct sock *sk, struct sk_buff *skb);
++static int		ip6_pkt_policy_failed(struct sk_buff *skb);
++static int		ip6_pkt_policy_failed_out(struct sock *sk, struct sk_buff *skb);
+ static void		ip6_link_failure(struct sk_buff *skb);
+ static void		ip6_rt_update_pmtu(struct dst_entry *dst, struct sock *sk,
+ 					   struct sk_buff *skb, u32 mtu);
+@@ -281,6 +283,21 @@ static const struct rt6_info ip6_prohibi
+ 	.rt6i_ref	= ATOMIC_INIT(1),
+ };
+ 
++static const struct rt6_info ip6_policy_failed_entry_template = {
++	.dst = {
++		.__refcnt	= ATOMIC_INIT(1),
++		.__use		= 1,
++		.obsolete	= DST_OBSOLETE_FORCE_CHK,
++		.error		= -EACCES,
++		.input		= ip6_pkt_policy_failed,
++		.output		= ip6_pkt_policy_failed_out,
++	},
++	.rt6i_flags	= (RTF_REJECT | RTF_NONEXTHOP),
++	.rt6i_protocol	= RTPROT_KERNEL,
++	.rt6i_metric	= ~(u32) 0,
++	.rt6i_ref	= ATOMIC_INIT(1),
++};
++
+ static const struct rt6_info ip6_blk_hole_entry_template = {
+ 	.dst = {
+ 		.__refcnt	= ATOMIC_INIT(1),
+@@ -1634,6 +1651,11 @@ int ip6_route_info_create(struct fib6_co
+ 			rt->dst.output = ip6_pkt_prohibit_out;
+ 			rt->dst.input = ip6_pkt_prohibit;
+ 			break;
++		case RTN_POLICY_FAILED:
++			rt->dst.error = -EACCES;
++			rt->dst.output = ip6_pkt_policy_failed_out;
++			rt->dst.input = ip6_pkt_policy_failed;
++			break;
+ 		case RTN_THROW:
+ 		default:
+ 			rt->dst.error = (cfg->fc_type == RTN_THROW) ? -EAGAIN
+@@ -2225,6 +2247,17 @@ static int ip6_pkt_prohibit_out(struct s
+ 	return ip6_pkt_drop(skb, ICMPV6_ADM_PROHIBITED, IPSTATS_MIB_OUTNOROUTES);
+ }
+ 
++static int ip6_pkt_policy_failed(struct sk_buff *skb)
++{
++	return ip6_pkt_drop(skb, ICMPV6_POLICY_FAIL, IPSTATS_MIB_INNOROUTES);
++}
++
++static int ip6_pkt_policy_failed_out(struct sock *sk, struct sk_buff *skb)
++{
++	skb->dev = skb_dst(skb)->dev;
++	return ip6_pkt_drop(skb, ICMPV6_POLICY_FAIL, IPSTATS_MIB_OUTNOROUTES);
++}
++
+ /*
+  *	Allocate a dst for local (unicast / anycast) address.
+  */
+@@ -2451,7 +2484,8 @@ static int rtm_to_fib6_config(struct sk_
+ 	if (rtm->rtm_type == RTN_UNREACHABLE ||
+ 	    rtm->rtm_type == RTN_BLACKHOLE ||
+ 	    rtm->rtm_type == RTN_PROHIBIT ||
+-	    rtm->rtm_type == RTN_THROW)
++	    rtm->rtm_type == RTN_THROW ||
++	    rtm->rtm_type == RTN_POLICY_FAILED)
+ 		cfg->fc_flags |= RTF_REJECT;
+ 
+ 	if (rtm->rtm_type == RTN_LOCAL)
+@@ -2793,6 +2827,9 @@ static int rt6_fill_node(struct net *net
+ 		case -EACCES:
+ 			rtm->rtm_type = RTN_PROHIBIT;
+ 			break;
++		case -EPERM:
++			rtm->rtm_type = RTN_POLICY_FAILED;
++			break;
+ 		case -EAGAIN:
+ 			rtm->rtm_type = RTN_THROW;
+ 			break;
+@@ -3050,6 +3087,8 @@ static int ip6_route_dev_notify(struct n
+ #ifdef CONFIG_IPV6_MULTIPLE_TABLES
+ 		net->ipv6.ip6_prohibit_entry->dst.dev = dev;
+ 		net->ipv6.ip6_prohibit_entry->rt6i_idev = in6_dev_get(dev);
++		net->ipv6.ip6_policy_failed_entry->dst.dev = dev;
++		net->ipv6.ip6_policy_failed_entry->rt6i_idev = in6_dev_get(dev);
+ 		net->ipv6.ip6_blk_hole_entry->dst.dev = dev;
+ 		net->ipv6.ip6_blk_hole_entry->rt6i_idev = in6_dev_get(dev);
+ #endif
+@@ -3266,6 +3305,17 @@ static int __net_init ip6_route_net_init
+ 	net->ipv6.ip6_blk_hole_entry->dst.ops = &net->ipv6.ip6_dst_ops;
+ 	dst_init_metrics(&net->ipv6.ip6_blk_hole_entry->dst,
+ 			 ip6_template_metrics, true);
++
++	net->ipv6.ip6_policy_failed_entry =
++		kmemdup(&ip6_policy_failed_entry_template,
++			sizeof(*net->ipv6.ip6_policy_failed_entry), GFP_KERNEL);
++	if (!net->ipv6.ip6_policy_failed_entry)
++		goto out_ip6_blk_hole_entry;
++	net->ipv6.ip6_policy_failed_entry->dst.path =
++		(struct dst_entry *)net->ipv6.ip6_policy_failed_entry;
++	net->ipv6.ip6_policy_failed_entry->dst.ops = &net->ipv6.ip6_dst_ops;
++	dst_init_metrics(&net->ipv6.ip6_policy_failed_entry->dst,
++			 ip6_template_metrics, true);
+ #endif
+ 
+ 	net->ipv6.sysctl.flush_delay = 0;
+@@ -3284,6 +3334,8 @@ out:
+ 	return ret;
+ 
+ #ifdef CONFIG_IPV6_MULTIPLE_TABLES
++out_ip6_blk_hole_entry:
++	kfree(net->ipv6.ip6_blk_hole_entry);
+ out_ip6_prohibit_entry:
+ 	kfree(net->ipv6.ip6_prohibit_entry);
+ out_ip6_null_entry:
+@@ -3301,6 +3353,7 @@ static void __net_exit ip6_route_net_exi
+ #ifdef CONFIG_IPV6_MULTIPLE_TABLES
+ 	kfree(net->ipv6.ip6_prohibit_entry);
+ 	kfree(net->ipv6.ip6_blk_hole_entry);
++	kfree(net->ipv6.ip6_policy_failed_entry);
+ #endif
+ 	dst_entries_destroy(&net->ipv6.ip6_dst_ops);
+ }
+@@ -3397,6 +3450,9 @@ int __init ip6_route_init(void)
+ 	init_net.ipv6.ip6_prohibit_entry->rt6i_idev = in6_dev_get(init_net.loopback_dev);
+ 	init_net.ipv6.ip6_blk_hole_entry->dst.dev = init_net.loopback_dev;
+ 	init_net.ipv6.ip6_blk_hole_entry->rt6i_idev = in6_dev_get(init_net.loopback_dev);
++	init_net.ipv6.ip6_policy_failed_entry->dst.dev = init_net.loopback_dev;
++	init_net.ipv6.ip6_policy_failed_entry->rt6i_idev =
++		in6_dev_get(init_net.loopback_dev);
+   #endif
+ 	ret = fib6_init();
+ 	if (ret)
diff --git a/target/linux/generic/patches-4.1/671-net-provide-defines-for-_POLICY_FAILED-until-all-cod.patch b/target/linux/generic/patches-4.1/671-net-provide-defines-for-_POLICY_FAILED-until-all-cod.patch
new file mode 100644
index 0000000..dafb56c
--- /dev/null
+++ b/target/linux/generic/patches-4.1/671-net-provide-defines-for-_POLICY_FAILED-until-all-cod.patch
@@ -0,0 +1,53 @@
+From 7749b481ce5d7e232b1f7da5e6b2c44816f51681 Mon Sep 17 00:00:00 2001
+From: Jonas Gorski <jogo@openwrt.org>
+Date: Sun, 19 Jan 2014 20:45:51 +0100
+Subject: [PATCH 2/2] net: provide defines for _POLICY_FAILED until all code is
+ updated
+
+Upstream introduced ICMPV6_POLICY_FAIL for code 5 of destination
+unreachable, conflicting with our name.
+
+Add appropriate defines to allow our code to build with the new
+name until we have updated our local patches for older kernels
+and userspace packages.
+
+Signed-off-by: Jonas Gorski <jogo@openwrt.org>
+---
+ include/uapi/linux/fib_rules.h | 2 ++
+ include/uapi/linux/icmpv6.h    | 2 ++
+ include/uapi/linux/rtnetlink.h | 2 ++
+ 3 files changed, 6 insertions(+)
+
+--- a/include/uapi/linux/fib_rules.h
++++ b/include/uapi/linux/fib_rules.h
+@@ -71,6 +71,8 @@ enum {
+ 	__FR_ACT_MAX,
+ };
+ 
++#define FR_ACT_FAILED_POLICY FR_ACT_POLICY_FAILED
++
+ #define FR_ACT_MAX (__FR_ACT_MAX - 1)
+ 
+ #endif
+--- a/include/uapi/linux/icmpv6.h
++++ b/include/uapi/linux/icmpv6.h
+@@ -118,6 +118,8 @@ struct icmp6hdr {
+ #define ICMPV6_POLICY_FAIL		5
+ #define ICMPV6_REJECT_ROUTE		6
+ 
++#define ICMPV6_FAILED_POLICY		ICMPV6_POLICY_FAIL
++
+ /*
+  *	Codes for Time Exceeded
+  */
+--- a/include/uapi/linux/rtnetlink.h
++++ b/include/uapi/linux/rtnetlink.h
+@@ -214,6 +214,8 @@ enum {
+ 	__RTN_MAX
+ };
+ 
++#define RTN_FAILED_POLICY RTN_POLICY_FAILED
++
+ #define RTN_MAX (__RTN_MAX - 1)
+ 
+ 
diff --git a/target/linux/generic/patches-4.1/680-NET-skip-GRO-for-foreign-MAC-addresses.patch b/target/linux/generic/patches-4.1/680-NET-skip-GRO-for-foreign-MAC-addresses.patch
new file mode 100644
index 0000000..fb6a355
--- /dev/null
+++ b/target/linux/generic/patches-4.1/680-NET-skip-GRO-for-foreign-MAC-addresses.patch
@@ -0,0 +1,160 @@
+Subject: NET: skip GRO for foreign MAC addresses
+
+For network drivers using napi_gro_receive, packets are run through GRO,
+even when the destination MAC address does not match, and they're supposed
+to be delivered to another host behind a different bridge port.
+
+This can be very expensive, because for drivers without TSO or scatter-
+gather, this can only be undone by copying the skb and checksumming it
+again.
+
+To be able to track foreign MAC addresses in an inexpensive way, create
+a mask of changed bits in MAC addresses of upper devices. This allows
+handling VLANs and bridge devices with different addresses (as long as
+they are not too different).
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+
+--- a/net/core/dev.c
++++ b/net/core/dev.c
+@@ -4036,6 +4036,9 @@ static enum gro_result dev_gro_receive(s
+ 	enum gro_result ret;
+ 	int grow;
+ 
++	if (skb->gro_skip)
++		goto normal;
++
+ 	if (!(skb->dev->features & NETIF_F_GRO))
+ 		goto normal;
+ 
+@@ -5185,6 +5188,48 @@ static void __netdev_adjacent_dev_unlink
+ 					   &upper_dev->adj_list.lower);
+ }
+ 
++static void __netdev_addr_mask(unsigned char *mask, const unsigned char *addr,
++			       struct net_device *dev)
++{
++	int i;
++
++	for (i = 0; i < dev->addr_len; i++)
++		mask[i] |= addr[i] ^ dev->dev_addr[i];
++}
++
++static void __netdev_upper_mask(unsigned char *mask, struct net_device *dev,
++				struct net_device *lower)
++{
++	struct net_device *cur;
++	struct list_head *iter;
++
++	netdev_for_each_upper_dev_rcu(dev, cur, iter) {
++		__netdev_addr_mask(mask, cur->dev_addr, lower);
++		__netdev_upper_mask(mask, cur, lower);
++	}
++}
++
++static void __netdev_update_addr_mask(struct net_device *dev)
++{
++	unsigned char mask[MAX_ADDR_LEN];
++	struct net_device *cur;
++	struct list_head *iter;
++
++	memset(mask, 0, sizeof(mask));
++	__netdev_upper_mask(mask, dev, dev);
++	memcpy(dev->local_addr_mask, mask, dev->addr_len);
++
++	netdev_for_each_lower_dev(dev, cur, iter)
++		__netdev_update_addr_mask(cur);
++}
++
++static void netdev_update_addr_mask(struct net_device *dev)
++{
++	rcu_read_lock();
++	__netdev_update_addr_mask(dev);
++	rcu_read_unlock();
++}
++
+ static int __netdev_upper_dev_link(struct net_device *dev,
+ 				   struct net_device *upper_dev, bool master,
+ 				   void *private)
+@@ -5245,6 +5290,7 @@ static int __netdev_upper_dev_link(struc
+ 			goto rollback_lower_mesh;
+ 	}
+ 
++	netdev_update_addr_mask(dev);
+ 	call_netdevice_notifiers(NETDEV_CHANGEUPPER, dev);
+ 	return 0;
+ 
+@@ -5362,6 +5408,7 @@ void netdev_upper_dev_unlink(struct net_
+ 	list_for_each_entry(i, &upper_dev->all_adj_list.upper, list)
+ 		__netdev_adjacent_dev_unlink(dev, i->dev);
+ 
++	netdev_update_addr_mask(dev);
+ 	call_netdevice_notifiers(NETDEV_CHANGEUPPER, dev);
+ }
+ EXPORT_SYMBOL(netdev_upper_dev_unlink);
+@@ -5901,6 +5948,7 @@ int dev_set_mac_address(struct net_devic
+ 	if (err)
+ 		return err;
+ 	dev->addr_assign_type = NET_ADDR_SET;
++	netdev_update_addr_mask(dev);
+ 	call_netdevice_notifiers(NETDEV_CHANGEADDR, dev);
+ 	add_device_randomness(dev->dev_addr, dev->addr_len);
+ 	return 0;
+--- a/include/linux/netdevice.h
++++ b/include/linux/netdevice.h
+@@ -1602,6 +1602,8 @@ struct net_device {
+ 	struct netdev_hw_addr_list	mc;
+ 	struct netdev_hw_addr_list	dev_addrs;
+ 
++	unsigned char		local_addr_mask[MAX_ADDR_LEN];
++
+ #ifdef CONFIG_SYSFS
+ 	struct kset		*queues_kset;
+ #endif
+--- a/include/linux/skbuff.h
++++ b/include/linux/skbuff.h
+@@ -615,7 +615,8 @@ struct sk_buff {
+ 	__u8			ipvs_property:1;
+ 	__u8			inner_protocol_type:1;
+ 	__u8			remcsum_offload:1;
+-	/* 3 or 5 bit hole */
++	__u8			gro_skip:1;
++	/* 2 or 4 bit hole */
+ 
+ #ifdef CONFIG_NET_SCHED
+ 	__u16			tc_index;	/* traffic control index */
+--- a/net/ethernet/eth.c
++++ b/net/ethernet/eth.c
+@@ -139,6 +139,18 @@ u32 eth_get_headlen(void *data, unsigned
+ }
+ EXPORT_SYMBOL(eth_get_headlen);
+ 
++static inline bool
++eth_check_local_mask(const void *addr1, const void *addr2, const void *mask)
++{
++	const u16 *a1 = addr1;
++	const u16 *a2 = addr2;
++	const u16 *m = mask;
++
++	return (((a1[0] ^ a2[0]) & ~m[0]) |
++		((a1[1] ^ a2[1]) & ~m[1]) |
++		((a1[2] ^ a2[2]) & ~m[2]));
++}
++
+ /**
+  * eth_type_trans - determine the packet's protocol ID.
+  * @skb: received socket data
+@@ -166,8 +178,12 @@ __be16 eth_type_trans(struct sk_buff *sk
+ 			skb->pkt_type = PACKET_MULTICAST;
+ 	}
+ 	else if (unlikely(!ether_addr_equal_64bits(eth->h_dest,
+-						   dev->dev_addr)))
++						   dev->dev_addr))) {
+ 		skb->pkt_type = PACKET_OTHERHOST;
++		if (eth_check_local_mask(eth->h_dest, dev->dev_addr,
++					 dev->local_addr_mask))
++			skb->gro_skip = 1;
++	}
+ 
+ 	/*
+ 	 * Some variants of DSA tagging don't have an ethertype field
diff --git a/target/linux/generic/patches-4.1/681-NET-add-of_get_mac_address_mtd.patch b/target/linux/generic/patches-4.1/681-NET-add-of_get_mac_address_mtd.patch
new file mode 100644
index 0000000..688cf6e
--- /dev/null
+++ b/target/linux/generic/patches-4.1/681-NET-add-of_get_mac_address_mtd.patch
@@ -0,0 +1,88 @@
+From: John Crispin <blogic@openwrt.org>
+Date: Sun, 27 Jul 2014 09:40:01 +0100
+Subject: NET: add of_get_mac_address_mtd()
+
+Many embedded devices have information such as mac addresses stored inside mtd
+devices. This patch allows us to add a property inside a node describing a
+network interface. The new property points at a mtd partition with an offset
+where the mac address can be found.
+
+Signed-off-by: John Crispin <blogic@openwrt.org>
+---
+ drivers/of/of_net.c    |   37 +++++++++++++++++++++++++++++++++++++
+ include/linux/of_net.h |    1 +
+ 2 files changed, 38 insertions(+)
+
+--- a/drivers/of/of_net.c
++++ b/drivers/of/of_net.c
+@@ -10,6 +10,7 @@
+ #include <linux/of_net.h>
+ #include <linux/phy.h>
+ #include <linux/export.h>
++#include <linux/mtd/mtd.h>
+ 
+ /**
+  * of_get_phy_mode - Get phy mode for given device_node
+@@ -80,3 +81,45 @@ const void *of_get_mac_address(struct de
+ 	return of_get_mac_addr(np, "address");
+ }
+ EXPORT_SYMBOL(of_get_mac_address);
++
++#ifdef CONFIG_MTD
++int of_get_mac_address_mtd(struct device_node *np, unsigned char *mac)
++{
++	struct device_node *mtd_np = NULL;
++	size_t retlen;
++	int size, ret;
++	struct mtd_info *mtd;
++	const char *part;
++	const __be32 *list;
++	phandle phandle;
++	u32 mac_inc = 0;
++
++	list = of_get_property(np, "mtd-mac-address", &size);
++	if (!list || (size != (2 * sizeof(*list))))
++		return -ENOENT;
++
++	phandle = be32_to_cpup(list++);
++	if (phandle)
++		mtd_np = of_find_node_by_phandle(phandle);
++
++	if (!mtd_np)
++		return -ENOENT;
++
++	part = of_get_property(mtd_np, "label", NULL);
++	if (!part)
++		part = mtd_np->name;
++
++	mtd = get_mtd_device_nm(part);
++	if (IS_ERR(mtd))
++		return PTR_ERR(mtd);
++
++	ret = mtd_read(mtd, be32_to_cpup(list), 6, &retlen, mac);
++	put_mtd_device(mtd);
++
++	if (!of_property_read_u32(np, "mtd-mac-address-increment", &mac_inc))
++		mac[5] += mac_inc;
++
++	return ret;
++}
++EXPORT_SYMBOL_GPL(of_get_mac_address_mtd);
++#endif
+--- a/include/linux/of_net.h
++++ b/include/linux/of_net.h
+@@ -13,6 +13,14 @@
+ struct net_device;
+ extern int of_get_phy_mode(struct device_node *np);
+ extern const void *of_get_mac_address(struct device_node *np);
++#ifdef CONFIG_MTD
++extern int of_get_mac_address_mtd(struct device_node *np, unsigned char *mac);
++#else
++static inline int of_get_mac_address_mtd(struct device_node *np, unsigned char *mac)
++{
++	return -ENOENT;
++}
++#endif
+ extern struct net_device *of_find_net_device_by_node(struct device_node *np);
+ #else
+ static inline int of_get_phy_mode(struct device_node *np)
diff --git a/target/linux/generic/patches-4.1/700-swconfig.patch b/target/linux/generic/patches-4.1/700-swconfig.patch
new file mode 100644
index 0000000..cdce89e
--- /dev/null
+++ b/target/linux/generic/patches-4.1/700-swconfig.patch
@@ -0,0 +1,39 @@
+--- a/drivers/net/phy/Kconfig
++++ b/drivers/net/phy/Kconfig
+@@ -12,6 +12,16 @@ menuconfig PHYLIB
+ 
+ if PHYLIB
+ 
++config SWCONFIG
++	tristate "Switch configuration API"
++	---help---
++	  Switch configuration API using netlink. This allows
++	  you to configure the VLAN features of certain switches.
++
++config SWCONFIG_LEDS
++	bool "Switch LED trigger support"
++	depends on (SWCONFIG && LEDS_TRIGGERS)
++
+ comment "MII PHY device drivers"
+ 
+ config AT803X_PHY
+--- a/drivers/net/phy/Makefile
++++ b/drivers/net/phy/Makefile
+@@ -3,6 +3,7 @@
+ libphy-objs			:= phy.o phy_device.o mdio_bus.o
+ 
+ obj-$(CONFIG_PHYLIB)		+= libphy.o
++obj-$(CONFIG_SWCONFIG)		+= swconfig.o
+ obj-$(CONFIG_MARVELL_PHY)	+= marvell.o
+ obj-$(CONFIG_DAVICOM_PHY)	+= davicom.o
+ obj-$(CONFIG_CICADA_PHY)	+= cicada.o
+--- a/include/uapi/linux/Kbuild
++++ b/include/uapi/linux/Kbuild
+@@ -380,6 +380,7 @@ header-y += stddef.h
+ header-y += string.h
+ header-y += suspend_ioctls.h
+ header-y += swab.h
++header-y += switch.h
+ header-y += synclink.h
+ header-y += sysctl.h
+ header-y += sysinfo.h
diff --git a/target/linux/generic/patches-4.1/701-phy_extension.patch b/target/linux/generic/patches-4.1/701-phy_extension.patch
new file mode 100644
index 0000000..55b37ba
--- /dev/null
+++ b/target/linux/generic/patches-4.1/701-phy_extension.patch
@@ -0,0 +1,63 @@
+--- a/drivers/net/phy/phy.c
++++ b/drivers/net/phy/phy.c
+@@ -357,6 +357,50 @@ int phy_ethtool_gset(struct phy_device *
+ }
+ EXPORT_SYMBOL(phy_ethtool_gset);
+ 
++int phy_ethtool_ioctl(struct phy_device *phydev, void *useraddr)
++{
++	u32 cmd;
++	int tmp;
++	struct ethtool_cmd ecmd = { ETHTOOL_GSET };
++	struct ethtool_value edata = { ETHTOOL_GLINK };
++
++	if (get_user(cmd, (u32 *) useraddr))
++		return -EFAULT;
++
++	switch (cmd) {
++	case ETHTOOL_GSET:
++		phy_ethtool_gset(phydev, &ecmd);
++		if (copy_to_user(useraddr, &ecmd, sizeof(ecmd)))
++			return -EFAULT;
++		return 0;
++
++	case ETHTOOL_SSET:
++		if (copy_from_user(&ecmd, useraddr, sizeof(ecmd)))
++			return -EFAULT;
++		return phy_ethtool_sset(phydev, &ecmd);
++
++	case ETHTOOL_NWAY_RST:
++		/* if autoneg is off, it's an error */
++		tmp = phy_read(phydev, MII_BMCR);
++		if (tmp & BMCR_ANENABLE) {
++			tmp |= (BMCR_ANRESTART);
++			phy_write(phydev, MII_BMCR, tmp);
++			return 0;
++		}
++		return -EINVAL;
++
++	case ETHTOOL_GLINK:
++		edata.data = (phy_read(phydev,
++				MII_BMSR) & BMSR_LSTATUS) ? 1 : 0;
++		if (copy_to_user(useraddr, &edata, sizeof(edata)))
++			return -EFAULT;
++		return 0;
++	}
++
++	return -EOPNOTSUPP;
++}
++EXPORT_SYMBOL(phy_ethtool_ioctl);
++
+ /**
+  * phy_mii_ioctl - generic PHY MII ioctl interface
+  * @phydev: the phy_device struct
+--- a/include/linux/phy.h
++++ b/include/linux/phy.h
+@@ -762,6 +762,7 @@ void phy_start_machine(struct phy_device
+ void phy_stop_machine(struct phy_device *phydev);
+ int phy_ethtool_sset(struct phy_device *phydev, struct ethtool_cmd *cmd);
+ int phy_ethtool_gset(struct phy_device *phydev, struct ethtool_cmd *cmd);
++int phy_ethtool_ioctl(struct phy_device *phydev, void *useraddr);
+ int phy_mii_ioctl(struct phy_device *phydev, struct ifreq *ifr, int cmd);
+ int phy_start_interrupts(struct phy_device *phydev);
+ void phy_print_status(struct phy_device *phydev);
diff --git a/target/linux/generic/patches-4.1/702-phy_add_aneg_done_function.patch b/target/linux/generic/patches-4.1/702-phy_add_aneg_done_function.patch
new file mode 100644
index 0000000..c743cef
--- /dev/null
+++ b/target/linux/generic/patches-4.1/702-phy_add_aneg_done_function.patch
@@ -0,0 +1,27 @@
+--- a/include/linux/phy.h
++++ b/include/linux/phy.h
+@@ -489,6 +489,12 @@ struct phy_driver {
+ 	/* Determines the negotiated speed and duplex */
+ 	int (*read_status)(struct phy_device *phydev);
+ 
++	/* 
++	 * Update the value in phydev->link to reflect the 
++	 * current link value
++	 */
++	int (*update_link)(struct phy_device *phydev);
++
+ 	/* Clears any pending interrupts */
+ 	int (*ack_interrupt)(struct phy_device *phydev);
+ 
+--- a/drivers/net/phy/phy_device.c
++++ b/drivers/net/phy/phy_device.c
+@@ -929,6 +929,9 @@ int genphy_update_link(struct phy_device
+ {
+ 	int status;
+ 
++	if (phydev->drv->update_link)
++		return phydev->drv->update_link(phydev);
++
+ 	/* Do a fake read */
+ 	status = phy_read(phydev, MII_BMSR);
+ 	if (status < 0)
diff --git a/target/linux/generic/patches-4.1/703-phy-add-detach-callback-to-struct-phy_driver.patch b/target/linux/generic/patches-4.1/703-phy-add-detach-callback-to-struct-phy_driver.patch
new file mode 100644
index 0000000..85888f7
--- /dev/null
+++ b/target/linux/generic/patches-4.1/703-phy-add-detach-callback-to-struct-phy_driver.patch
@@ -0,0 +1,27 @@
+--- a/drivers/net/phy/phy_device.c
++++ b/drivers/net/phy/phy_device.c
+@@ -674,6 +674,9 @@ void phy_detach(struct phy_device *phyde
+ {
+ 	int i;
+ 
++	if (phydev->drv && phydev->drv->detach)
++		phydev->drv->detach(phydev);
++
+ 	if (phydev->bus->dev.driver)
+ 		module_put(phydev->bus->dev.driver->owner);
+ 
+--- a/include/linux/phy.h
++++ b/include/linux/phy.h
+@@ -507,6 +507,12 @@ struct phy_driver {
+ 	 */
+ 	int (*did_interrupt)(struct phy_device *phydev);
+ 
++	/*
++	 * Called before an ethernet device is detached
++	 * from the PHY.
++	 */
++	void (*detach)(struct phy_device *phydev);
++
+ 	/* Clears up any memory if needed */
+ 	void (*remove)(struct phy_device *phydev);
+ 
diff --git a/target/linux/generic/patches-4.1/704-phy-no-genphy-soft-reset.patch b/target/linux/generic/patches-4.1/704-phy-no-genphy-soft-reset.patch
new file mode 100644
index 0000000..41a6d91
--- /dev/null
+++ b/target/linux/generic/patches-4.1/704-phy-no-genphy-soft-reset.patch
@@ -0,0 +1,29 @@
+--- a/drivers/net/phy/phy_device.c
++++ b/drivers/net/phy/phy_device.c
+@@ -1147,7 +1147,7 @@ int genphy_config_init(struct phy_device
+ 	return 0;
+ }
+ 
+-static int gen10g_soft_reset(struct phy_device *phydev)
++static int no_soft_reset(struct phy_device *phydev)
+ {
+ 	/* Do nothing for now */
+ 	return 0;
+@@ -1361,7 +1361,7 @@ static struct phy_driver genphy_driver[]
+ 	.phy_id		= 0xffffffff,
+ 	.phy_id_mask	= 0xffffffff,
+ 	.name		= "Generic PHY",
+-	.soft_reset	= genphy_soft_reset,
++	.soft_reset	= no_soft_reset,
+ 	.config_init	= genphy_config_init,
+ 	.features	= PHY_GBIT_FEATURES | SUPPORTED_MII |
+ 			  SUPPORTED_AUI | SUPPORTED_FIBRE |
+@@ -1376,7 +1376,7 @@ static struct phy_driver genphy_driver[]
+ 	.phy_id         = 0xffffffff,
+ 	.phy_id_mask    = 0xffffffff,
+ 	.name           = "Generic 10G PHY",
+-	.soft_reset	= gen10g_soft_reset,
++	.soft_reset	= no_soft_reset,
+ 	.config_init    = gen10g_config_init,
+ 	.features       = 0,
+ 	.config_aneg    = gen10g_config_aneg,
diff --git a/target/linux/generic/patches-4.1/710-phy-add-mdio_register_board_info.patch b/target/linux/generic/patches-4.1/710-phy-add-mdio_register_board_info.patch
new file mode 100644
index 0000000..2bc91d5
--- /dev/null
+++ b/target/linux/generic/patches-4.1/710-phy-add-mdio_register_board_info.patch
@@ -0,0 +1,193 @@
+--- a/drivers/net/phy/mdio_bus.c
++++ b/drivers/net/phy/mdio_bus.c
+@@ -38,6 +38,8 @@
+ 
+ #include <asm/irq.h>
+ 
++#include "mdio-boardinfo.h"
++
+ /**
+  * mdiobus_alloc_size - allocate a mii_bus structure
+  * @size: extra amount of memory to allocate for private storage.
+@@ -335,9 +337,21 @@ void mdiobus_free(struct mii_bus *bus)
+ }
+ EXPORT_SYMBOL(mdiobus_free);
+ 
++static void mdiobus_setup_phydev_from_boardinfo(struct mii_bus *bus,
++						struct phy_device *phydev,
++						struct mdio_board_info *bi)
++{
++	if (strcmp(bus->id, bi->bus_id) ||
++	    bi->phy_addr != phydev->addr)
++	    return;
++
++	phydev->dev.platform_data = (void *) bi->platform_data;
++}
++
+ struct phy_device *mdiobus_scan(struct mii_bus *bus, int addr)
+ {
+ 	struct phy_device *phydev;
++	struct mdio_board_entry *be;
+ 	int err;
+ 
+ 	phydev = get_phy_device(bus, addr, false);
+@@ -350,6 +364,12 @@ struct phy_device *mdiobus_scan(struct m
+ 	 */
+ 	of_mdiobus_link_phydev(bus, phydev);
+ 
++	mutex_lock(&__mdio_board_lock);
++	list_for_each_entry(be, &__mdio_board_list, list)
++		mdiobus_setup_phydev_from_boardinfo(bus, phydev,
++						    &be->board_info);
++	mutex_unlock(&__mdio_board_lock);
++
+ 	err = phy_device_register(phydev);
+ 	if (err) {
+ 		phy_device_free(phydev);
+--- a/include/linux/phy.h
++++ b/include/linux/phy.h
+@@ -800,6 +800,23 @@ void mdio_bus_exit(void);
+ 
+ extern struct bus_type mdio_bus_type;
+ 
++struct mdio_board_info {
++	const char	*bus_id;
++	int		phy_addr;
++
++	const void	*platform_data;
++};
++
++#ifdef CONFIG_MDIO_BOARDINFO
++int mdiobus_register_board_info(const struct mdio_board_info *info, unsigned n);
++#else
++static inline int
++mdiobus_register_board_info(const struct mdio_board_info *info, unsigned n)
++{
++	return 0;
++}
++#endif
++
+ /**
+  * module_phy_driver() - Helper macro for registering PHY drivers
+  * @__phy_drivers: array of PHY drivers to register
+--- a/drivers/net/phy/Kconfig
++++ b/drivers/net/phy/Kconfig
+@@ -12,6 +12,10 @@ menuconfig PHYLIB
+ 
+ if PHYLIB
+ 
++config MDIO_BOARDINFO
++	bool
++	default y
++
+ config SWCONFIG
+ 	tristate "Switch configuration API"
+ 	---help---
+--- a/drivers/net/phy/Makefile
++++ b/drivers/net/phy/Makefile
+@@ -2,6 +2,8 @@
+ 
+ libphy-objs			:= phy.o phy_device.o mdio_bus.o
+ 
++obj-$(CONFIG_MDIO_BOARDINFO)	+= mdio-boardinfo.o
++
+ obj-$(CONFIG_PHYLIB)		+= libphy.o
+ obj-$(CONFIG_SWCONFIG)		+= swconfig.o
+ obj-$(CONFIG_MARVELL_PHY)	+= marvell.o
+--- /dev/null
++++ b/drivers/net/phy/mdio-boardinfo.c
+@@ -0,0 +1,58 @@
++/*
++ * mdio-boardinfo.c - collect pre-declarations of PHY devices
++ *
++ * This program is free software; you can redistribute  it and/or modify it
++ * under  the terms of  the GNU General  Public License as published by the
++ * Free Software Foundation;  either version 2 of the  License, or (at your
++ * option) any later version.
++ *
++ */
++
++#include <linux/kernel.h>
++#include <linux/phy.h>
++#include <linux/slab.h>
++#include <linux/export.h>
++#include <linux/mutex.h>
++#include <linux/phy.h>
++
++#include "mdio-boardinfo.h"
++
++/*
++ * These symbols are exported ONLY FOR the mdio_bus component.
++ * No other users will be supported.
++ */
++
++LIST_HEAD(__mdio_board_list);
++EXPORT_SYMBOL_GPL(__mdio_board_list);
++
++DEFINE_MUTEX(__mdio_board_lock);
++EXPORT_SYMBOL_GPL(__mdio_board_lock);
++
++/**
++ * mdio_register_board_info - register PHY devices for a given board
++ * @info: array of chip descriptors
++ * @n: how many descriptors are provided
++ * Context: can sleep
++ *
++ * The board info passed can safely be __initdata ... but be careful of
++ * any embedded pointers (platform_data, etc), they're copied as-is.
++ */
++int __init
++mdiobus_register_board_info(struct mdio_board_info const *info, unsigned n)
++{
++	struct mdio_board_entry *be;
++	int i;
++
++	be = kzalloc(n * sizeof(*be), GFP_KERNEL);
++	if (!be)
++		return -ENOMEM;
++
++	for (i = 0; i < n; i++, be++, info++) {
++		memcpy(&be->board_info, info, sizeof(*info));
++		mutex_lock(&__mdio_board_lock);
++		list_add_tail(&be->list, &__mdio_board_list);
++		mutex_unlock(&__mdio_board_lock);
++	}
++
++	return 0;
++}
+--- /dev/null
++++ b/drivers/net/phy/mdio-boardinfo.h
+@@ -0,0 +1,22 @@
++/*
++ * mdio-boardinfo.h - boardinfo interface internal to the mdio_bus component
++ *
++ * This program is free software; you can redistribute  it and/or modify it
++ * under  the terms of  the GNU General  Public License as published by the
++ * Free Software Foundation;  either version 2 of the  License, or (at your
++ * option) any later version.
++ *
++ */
++
++#include <linux/mutex.h>
++
++struct mdio_board_entry {
++	struct list_head	list;
++	struct mdio_board_info	board_info;
++};
++
++/* __mdio_board_lock protects __mdio_board_list
++ * only mdio_bus components are allowed to use these symbols.
++ */
++extern struct mutex __mdio_board_lock;
++extern struct list_head __mdio_board_list;
+--- a/drivers/net/Makefile
++++ b/drivers/net/Makefile
+@@ -16,7 +16,7 @@ obj-$(CONFIG_MII) += mii.o
+ obj-$(CONFIG_MDIO) += mdio.o
+ obj-$(CONFIG_NET) += Space.o loopback.o
+ obj-$(CONFIG_NETCONSOLE) += netconsole.o
+-obj-$(CONFIG_PHYLIB) += phy/
++obj-y += phy/
+ obj-$(CONFIG_RIONET) += rionet.o
+ obj-$(CONFIG_NET_TEAM) += team/
+ obj-$(CONFIG_TUN) += tun.o
diff --git a/target/linux/generic/patches-4.1/720-phy_adm6996.patch b/target/linux/generic/patches-4.1/720-phy_adm6996.patch
new file mode 100644
index 0000000..7107316
--- /dev/null
+++ b/target/linux/generic/patches-4.1/720-phy_adm6996.patch
@@ -0,0 +1,26 @@
+--- a/drivers/net/phy/Kconfig
++++ b/drivers/net/phy/Kconfig
+@@ -133,6 +133,13 @@ config MICREL_PHY
+ 	---help---
+ 	  Supports the KSZ9021, VSC8201, KS8001 PHYs.
+ 
++config ADM6996_PHY
++	tristate "Driver for ADM6996 switches"
++	select SWCONFIG
++	---help---
++	  Currently supports the ADM6996FC and ADM6996M switches.
++	  Support for FC is very limited.
++
+ config FIXED_PHY
+ 	tristate "Driver for MDIO Bus/PHY emulation with fixed speed/link PHYs"
+ 	depends on PHYLIB
+--- a/drivers/net/phy/Makefile
++++ b/drivers/net/phy/Makefile
+@@ -18,6 +18,7 @@ obj-$(CONFIG_BCM63XX_PHY)	+= bcm63xx.o
+ obj-$(CONFIG_BCM7XXX_PHY)	+= bcm7xxx.o
+ obj-$(CONFIG_BCM87XX_PHY)	+= bcm87xx.o
+ obj-$(CONFIG_ICPLUS_PHY)	+= icplus.o
++obj-$(CONFIG_ADM6996_PHY)	+= adm6996.o
+ obj-$(CONFIG_REALTEK_PHY)	+= realtek.o
+ obj-$(CONFIG_LSI_ET1011C_PHY)	+= et1011c.o
+ obj-$(CONFIG_FIXED_PHY)		+= fixed_phy.o
diff --git a/target/linux/generic/patches-4.1/721-phy_packets.patch b/target/linux/generic/patches-4.1/721-phy_packets.patch
new file mode 100644
index 0000000..a511c66
--- /dev/null
+++ b/target/linux/generic/patches-4.1/721-phy_packets.patch
@@ -0,0 +1,161 @@
+--- a/include/linux/netdevice.h
++++ b/include/linux/netdevice.h
+@@ -1270,6 +1270,7 @@ enum netdev_priv_flags {
+ 	IFF_XMIT_DST_RELEASE_PERM	= 1<<22,
+ 	IFF_IPVLAN_MASTER		= 1<<23,
+ 	IFF_IPVLAN_SLAVE		= 1<<24,
++	IFF_NO_IP_ALIGN			= 1<<25,
+ };
+ 
+ #define IFF_802_1Q_VLAN			IFF_802_1Q_VLAN
+@@ -1297,6 +1298,7 @@ enum netdev_priv_flags {
+ #define IFF_XMIT_DST_RELEASE_PERM	IFF_XMIT_DST_RELEASE_PERM
+ #define IFF_IPVLAN_MASTER		IFF_IPVLAN_MASTER
+ #define IFF_IPVLAN_SLAVE		IFF_IPVLAN_SLAVE
++#define IFF_NO_IP_ALIGN			IFF_NO_IP_ALIGN
+ 
+ /**
+  *	struct net_device - The DEVICE structure.
+@@ -1567,6 +1569,11 @@ struct net_device {
+ 	const struct swdev_ops *swdev_ops;
+ #endif
+ 
++#ifdef CONFIG_ETHERNET_PACKET_MANGLE
++	void (*eth_mangle_rx)(struct net_device *dev, struct sk_buff *skb);
++	struct sk_buff *(*eth_mangle_tx)(struct net_device *dev, struct sk_buff *skb);
++#endif
++
+ 	const struct header_ops *header_ops;
+ 
+ 	unsigned int		flags;
+@@ -1633,6 +1640,10 @@ struct net_device {
+ 	struct mpls_dev __rcu	*mpls_ptr;
+ #endif
+ 
++#ifdef CONFIG_ETHERNET_PACKET_MANGLE
++	void			*phy_ptr; /* PHY device specific data */
++#endif
++
+ /*
+  * Cache lines mostly used on receive path (including eth_type_trans())
+  */
+--- a/include/linux/skbuff.h
++++ b/include/linux/skbuff.h
+@@ -2058,6 +2058,10 @@ static inline int pskb_trim(struct sk_bu
+ 	return (len < skb->len) ? __pskb_trim(skb, len) : 0;
+ }
+ 
++extern struct sk_buff *__netdev_alloc_skb_ip_align(struct net_device *dev,
++		unsigned int length, gfp_t gfp);
++
++
+ /**
+  *	pskb_trim_unique - remove end from a paged unique (not cloned) buffer
+  *	@skb: buffer to alter
+@@ -2184,16 +2188,6 @@ static inline struct sk_buff *dev_alloc_
+ }
+ 
+ 
+-static inline struct sk_buff *__netdev_alloc_skb_ip_align(struct net_device *dev,
+-		unsigned int length, gfp_t gfp)
+-{
+-	struct sk_buff *skb = __netdev_alloc_skb(dev, length + NET_IP_ALIGN, gfp);
+-
+-	if (NET_IP_ALIGN && skb)
+-		skb_reserve(skb, NET_IP_ALIGN);
+-	return skb;
+-}
+-
+ static inline struct sk_buff *netdev_alloc_skb_ip_align(struct net_device *dev,
+ 		unsigned int length)
+ {
+--- a/net/Kconfig
++++ b/net/Kconfig
+@@ -25,6 +25,12 @@ menuconfig NET
+ 
+ if NET
+ 
++config ETHERNET_PACKET_MANGLE
++	bool
++	help
++	  This option can be selected by phy drivers that need to mangle
++	  packets going in or out of an ethernet device.
++
+ config WANT_COMPAT_NETLINK_MESSAGES
+ 	bool
+ 	help
+--- a/net/core/dev.c
++++ b/net/core/dev.c
+@@ -2645,10 +2645,20 @@ static int xmit_one(struct sk_buff *skb,
+ 	if (!list_empty(&ptype_all) || !list_empty(&dev->ptype_all))
+ 		dev_queue_xmit_nit(skb, dev);
+ 
+-	len = skb->len;
+-	trace_net_dev_start_xmit(skb, dev);
+-	rc = netdev_start_xmit(skb, dev, txq, more);
+-	trace_net_dev_xmit(skb, rc, dev, len);
++#ifdef CONFIG_ETHERNET_PACKET_MANGLE
++	if (!dev->eth_mangle_tx ||
++	    (skb = dev->eth_mangle_tx(dev, skb)) != NULL)
++#else
++	if (1)
++#endif
++	{
++		len = skb->len;
++		trace_net_dev_start_xmit(skb, dev);
++		rc = netdev_start_xmit(skb, dev, txq, more);
++		trace_net_dev_xmit(skb, rc, dev, len);
++	} else {
++		rc = NETDEV_TX_OK;
++	}
+ 
+ 	return rc;
+ }
+--- a/net/core/skbuff.c
++++ b/net/core/skbuff.c
+@@ -63,6 +63,7 @@
+ #include <linux/errqueue.h>
+ #include <linux/prefetch.h>
+ #include <linux/if_vlan.h>
++#include <linux/if.h>
+ 
+ #include <net/protocol.h>
+ #include <net/dst.h>
+@@ -568,6 +569,22 @@ struct sk_buff *__napi_alloc_skb(struct
+ }
+ EXPORT_SYMBOL(__napi_alloc_skb);
+ 
++struct sk_buff *__netdev_alloc_skb_ip_align(struct net_device *dev,
++		unsigned int length, gfp_t gfp)
++{
++	struct sk_buff *skb = __netdev_alloc_skb(dev, length + NET_IP_ALIGN, gfp);
++
++#ifdef CONFIG_ETHERNET_PACKET_MANGLE
++	if (dev && (dev->priv_flags & IFF_NO_IP_ALIGN))
++		return skb;
++#endif
++
++	if (NET_IP_ALIGN && skb)
++		skb_reserve(skb, NET_IP_ALIGN);
++	return skb;
++}
++EXPORT_SYMBOL(__netdev_alloc_skb_ip_align);
++
+ void skb_add_rx_frag(struct sk_buff *skb, int i, struct page *page, int off,
+ 		     int size, unsigned int truesize)
+ {
+--- a/net/ethernet/eth.c
++++ b/net/ethernet/eth.c
+@@ -167,6 +167,12 @@ __be16 eth_type_trans(struct sk_buff *sk
+ 	const struct ethhdr *eth;
+ 
+ 	skb->dev = dev;
++
++#ifdef CONFIG_ETHERNET_PACKET_MANGLE
++	if (dev->eth_mangle_rx)
++		dev->eth_mangle_rx(dev, skb);
++#endif
++
+ 	skb_reset_mac_header(skb);
+ 	skb_pull_inline(skb, ETH_HLEN);
+ 	eth = eth_hdr(skb);
diff --git a/target/linux/generic/patches-4.1/722-phy_mvswitch.patch b/target/linux/generic/patches-4.1/722-phy_mvswitch.patch
new file mode 100644
index 0000000..209c500
--- /dev/null
+++ b/target/linux/generic/patches-4.1/722-phy_mvswitch.patch
@@ -0,0 +1,23 @@
+--- a/drivers/net/phy/Kconfig
++++ b/drivers/net/phy/Kconfig
+@@ -140,6 +140,10 @@ config ADM6996_PHY
+ 	  Currently supports the ADM6996FC and ADM6996M switches.
+ 	  Support for FC is very limited.
+ 
++config MVSWITCH_PHY
++	tristate "Driver for Marvell 88E6060 switches"
++	select ETHERNET_PACKET_MANGLE
++
+ config FIXED_PHY
+ 	tristate "Driver for MDIO Bus/PHY emulation with fixed speed/link PHYs"
+ 	depends on PHYLIB
+--- a/drivers/net/phy/Makefile
++++ b/drivers/net/phy/Makefile
+@@ -19,6 +19,7 @@ obj-$(CONFIG_BCM7XXX_PHY)	+= bcm7xxx.o
+ obj-$(CONFIG_BCM87XX_PHY)	+= bcm87xx.o
+ obj-$(CONFIG_ICPLUS_PHY)	+= icplus.o
+ obj-$(CONFIG_ADM6996_PHY)	+= adm6996.o
++obj-$(CONFIG_MVSWITCH_PHY)	+= mvswitch.o
+ obj-$(CONFIG_REALTEK_PHY)	+= realtek.o
+ obj-$(CONFIG_LSI_ET1011C_PHY)	+= et1011c.o
+ obj-$(CONFIG_FIXED_PHY)		+= fixed_phy.o
diff --git a/target/linux/generic/patches-4.1/723-phy_ip175c.patch b/target/linux/generic/patches-4.1/723-phy_ip175c.patch
new file mode 100644
index 0000000..2293ca5
--- /dev/null
+++ b/target/linux/generic/patches-4.1/723-phy_ip175c.patch
@@ -0,0 +1,23 @@
+--- a/drivers/net/phy/Kconfig
++++ b/drivers/net/phy/Kconfig
+@@ -144,6 +144,10 @@ config MVSWITCH_PHY
+ 	tristate "Driver for Marvell 88E6060 switches"
+ 	select ETHERNET_PACKET_MANGLE
+ 
++config IP17XX_PHY
++	tristate "Driver for IC+ IP17xx switches"
++	select SWCONFIG
++
+ config FIXED_PHY
+ 	tristate "Driver for MDIO Bus/PHY emulation with fixed speed/link PHYs"
+ 	depends on PHYLIB
+--- a/drivers/net/phy/Makefile
++++ b/drivers/net/phy/Makefile
+@@ -20,6 +20,7 @@ obj-$(CONFIG_BCM87XX_PHY)	+= bcm87xx.o
+ obj-$(CONFIG_ICPLUS_PHY)	+= icplus.o
+ obj-$(CONFIG_ADM6996_PHY)	+= adm6996.o
+ obj-$(CONFIG_MVSWITCH_PHY)	+= mvswitch.o
++obj-$(CONFIG_IP17XX_PHY)	+= ip17xx.o
+ obj-$(CONFIG_REALTEK_PHY)	+= realtek.o
+ obj-$(CONFIG_LSI_ET1011C_PHY)	+= et1011c.o
+ obj-$(CONFIG_FIXED_PHY)		+= fixed_phy.o
diff --git a/target/linux/generic/patches-4.1/724-phy_ar8216.patch b/target/linux/generic/patches-4.1/724-phy_ar8216.patch
new file mode 100644
index 0000000..3a669ba
--- /dev/null
+++ b/target/linux/generic/patches-4.1/724-phy_ar8216.patch
@@ -0,0 +1,24 @@
+--- a/drivers/net/phy/Kconfig
++++ b/drivers/net/phy/Kconfig
+@@ -148,6 +148,11 @@ config IP17XX_PHY
+ 	tristate "Driver for IC+ IP17xx switches"
+ 	select SWCONFIG
+ 
++config AR8216_PHY
++	tristate "Driver for Atheros AR8216 switches"
++	select ETHERNET_PACKET_MANGLE
++	select SWCONFIG
++
+ config FIXED_PHY
+ 	tristate "Driver for MDIO Bus/PHY emulation with fixed speed/link PHYs"
+ 	depends on PHYLIB
+--- a/drivers/net/phy/Makefile
++++ b/drivers/net/phy/Makefile
+@@ -22,6 +22,7 @@ obj-$(CONFIG_ADM6996_PHY)	+= adm6996.o
+ obj-$(CONFIG_MVSWITCH_PHY)	+= mvswitch.o
+ obj-$(CONFIG_IP17XX_PHY)	+= ip17xx.o
+ obj-$(CONFIG_REALTEK_PHY)	+= realtek.o
++obj-$(CONFIG_AR8216_PHY)	+= ar8216.o ar8327.o
+ obj-$(CONFIG_LSI_ET1011C_PHY)	+= et1011c.o
+ obj-$(CONFIG_FIXED_PHY)		+= fixed_phy.o
+ obj-$(CONFIG_MDIO_BITBANG)	+= mdio-bitbang.o
diff --git a/target/linux/generic/patches-4.1/725-phy_rtl8306.patch b/target/linux/generic/patches-4.1/725-phy_rtl8306.patch
new file mode 100644
index 0000000..5d4ce7c
--- /dev/null
+++ b/target/linux/generic/patches-4.1/725-phy_rtl8306.patch
@@ -0,0 +1,23 @@
+--- a/drivers/net/phy/Kconfig
++++ b/drivers/net/phy/Kconfig
+@@ -153,6 +153,10 @@ config AR8216_PHY
+ 	select ETHERNET_PACKET_MANGLE
+ 	select SWCONFIG
+ 
++config RTL8306_PHY
++	tristate "Driver for Realtek RTL8306S switches"
++	select SWCONFIG
++
+ config FIXED_PHY
+ 	tristate "Driver for MDIO Bus/PHY emulation with fixed speed/link PHYs"
+ 	depends on PHYLIB
+--- a/drivers/net/phy/Makefile
++++ b/drivers/net/phy/Makefile
+@@ -23,6 +23,7 @@ obj-$(CONFIG_MVSWITCH_PHY)	+= mvswitch.o
+ obj-$(CONFIG_IP17XX_PHY)	+= ip17xx.o
+ obj-$(CONFIG_REALTEK_PHY)	+= realtek.o
+ obj-$(CONFIG_AR8216_PHY)	+= ar8216.o ar8327.o
++obj-$(CONFIG_RTL8306_PHY)	+= rtl8306.o
+ obj-$(CONFIG_LSI_ET1011C_PHY)	+= et1011c.o
+ obj-$(CONFIG_FIXED_PHY)		+= fixed_phy.o
+ obj-$(CONFIG_MDIO_BITBANG)	+= mdio-bitbang.o
diff --git a/target/linux/generic/patches-4.1/726-phy_rtl8366.patch b/target/linux/generic/patches-4.1/726-phy_rtl8366.patch
new file mode 100644
index 0000000..83c7c4e
--- /dev/null
+++ b/target/linux/generic/patches-4.1/726-phy_rtl8366.patch
@@ -0,0 +1,45 @@
+--- a/drivers/net/phy/Kconfig
++++ b/drivers/net/phy/Kconfig
+@@ -251,6 +251,30 @@ config MDIO_BCM_UNIMAC
+ 	  controllers as well as some Broadcom Ethernet switches such as the
+ 	  Starfighter 2 switches.
+ 
++config RTL8366_SMI
++	tristate "Driver for the RTL8366 SMI interface"
++	depends on GPIOLIB
++	---help---
++	  This module implements the SMI interface protocol which is used
++	  by some RTL8366 ethernet switch devices via the generic GPIO API.
++
++if RTL8366_SMI
++
++config RTL8366_SMI_DEBUG_FS
++	bool "RTL8366 SMI interface debugfs support"
++        depends on DEBUG_FS
++        default n
++
++config RTL8366S_PHY
++	tristate "Driver for the Realtek RTL8366S switch"
++	select SWCONFIG
++
++config RTL8366RB_PHY
++	tristate "Driver for the Realtek RTL8366RB switch"
++	select SWCONFIG
++
++endif # RTL8366_SMI
++
+ endif # PHYLIB
+ 
+ config MICREL_KS8995MA
+--- a/drivers/net/phy/Makefile
++++ b/drivers/net/phy/Makefile
+@@ -24,6 +24,9 @@ obj-$(CONFIG_IP17XX_PHY)	+= ip17xx.o
+ obj-$(CONFIG_REALTEK_PHY)	+= realtek.o
+ obj-$(CONFIG_AR8216_PHY)	+= ar8216.o ar8327.o
+ obj-$(CONFIG_RTL8306_PHY)	+= rtl8306.o
++obj-$(CONFIG_RTL8366_SMI)	+= rtl8366_smi.o
++obj-$(CONFIG_RTL8366S_PHY)	+= rtl8366s.o
++obj-$(CONFIG_RTL8366RB_PHY)	+= rtl8366rb.o
+ obj-$(CONFIG_LSI_ET1011C_PHY)	+= et1011c.o
+ obj-$(CONFIG_FIXED_PHY)		+= fixed_phy.o
+ obj-$(CONFIG_MDIO_BITBANG)	+= mdio-bitbang.o
diff --git a/target/linux/generic/patches-4.1/727-phy-rtl8367.patch b/target/linux/generic/patches-4.1/727-phy-rtl8367.patch
new file mode 100644
index 0000000..7e6b035
--- /dev/null
+++ b/target/linux/generic/patches-4.1/727-phy-rtl8367.patch
@@ -0,0 +1,23 @@
+--- a/drivers/net/phy/Kconfig
++++ b/drivers/net/phy/Kconfig
+@@ -273,6 +273,10 @@ config RTL8366RB_PHY
+ 	tristate "Driver for the Realtek RTL8366RB switch"
+ 	select SWCONFIG
+ 
++config RTL8367_PHY
++	tristate "Driver for the Realtek RTL8367R/M switches"
++	select SWCONFIG
++
+ endif # RTL8366_SMI
+ 
+ endif # PHYLIB
+--- a/drivers/net/phy/Makefile
++++ b/drivers/net/phy/Makefile
+@@ -27,6 +27,7 @@ obj-$(CONFIG_RTL8306_PHY)	+= rtl8306.o
+ obj-$(CONFIG_RTL8366_SMI)	+= rtl8366_smi.o
+ obj-$(CONFIG_RTL8366S_PHY)	+= rtl8366s.o
+ obj-$(CONFIG_RTL8366RB_PHY)	+= rtl8366rb.o
++obj-$(CONFIG_RTL8367_PHY)	+= rtl8367.o
+ obj-$(CONFIG_LSI_ET1011C_PHY)	+= et1011c.o
+ obj-$(CONFIG_FIXED_PHY)		+= fixed_phy.o
+ obj-$(CONFIG_MDIO_BITBANG)	+= mdio-bitbang.o
diff --git a/target/linux/generic/patches-4.1/728-phy-rtl8367b.patch b/target/linux/generic/patches-4.1/728-phy-rtl8367b.patch
new file mode 100644
index 0000000..670168e
--- /dev/null
+++ b/target/linux/generic/patches-4.1/728-phy-rtl8367b.patch
@@ -0,0 +1,23 @@
+--- a/drivers/net/phy/Kconfig
++++ b/drivers/net/phy/Kconfig
+@@ -277,6 +277,10 @@ config RTL8367_PHY
+ 	tristate "Driver for the Realtek RTL8367R/M switches"
+ 	select SWCONFIG
+ 
++config RTL8367B_PHY
++	tristate "Driver fot the Realtek RTL8367R-VB switch"
++	select SWCONFIG
++
+ endif # RTL8366_SMI
+ 
+ endif # PHYLIB
+--- a/drivers/net/phy/Makefile
++++ b/drivers/net/phy/Makefile
+@@ -28,6 +28,7 @@ obj-$(CONFIG_RTL8366_SMI)	+= rtl8366_smi
+ obj-$(CONFIG_RTL8366S_PHY)	+= rtl8366s.o
+ obj-$(CONFIG_RTL8366RB_PHY)	+= rtl8366rb.o
+ obj-$(CONFIG_RTL8367_PHY)	+= rtl8367.o
++obj-$(CONFIG_RTL8367B_PHY)	+= rtl8367b.o
+ obj-$(CONFIG_LSI_ET1011C_PHY)	+= et1011c.o
+ obj-$(CONFIG_FIXED_PHY)		+= fixed_phy.o
+ obj-$(CONFIG_MDIO_BITBANG)	+= mdio-bitbang.o
diff --git a/target/linux/generic/patches-4.1/729-phy-tantos.patch b/target/linux/generic/patches-4.1/729-phy-tantos.patch
new file mode 100644
index 0000000..67b879f
--- /dev/null
+++ b/target/linux/generic/patches-4.1/729-phy-tantos.patch
@@ -0,0 +1,21 @@
+--- a/drivers/net/phy/Kconfig
++++ b/drivers/net/phy/Kconfig
+@@ -288,3 +288,8 @@ endif # PHYLIB
+ config MICREL_KS8995MA
+ 	tristate "Micrel KS8995MA 5-ports 10/100 managed Ethernet switch"
+ 	depends on SPI
++
++config PSB6970_PHY
++	tristate "Lantiq XWAY Tantos (PSB6970) Ethernet switch"
++	select SWCONFIG
++	select ETHERNET_PACKET_MANGLE
+--- a/drivers/net/phy/Makefile
++++ b/drivers/net/phy/Makefile
+@@ -30,6 +30,7 @@ obj-$(CONFIG_RTL8366RB_PHY)	+= rtl8366rb
+ obj-$(CONFIG_RTL8367_PHY)	+= rtl8367.o
+ obj-$(CONFIG_RTL8367B_PHY)	+= rtl8367b.o
+ obj-$(CONFIG_LSI_ET1011C_PHY)	+= et1011c.o
++obj-$(CONFIG_PSB6970_PHY)	+= psb6970.o
+ obj-$(CONFIG_FIXED_PHY)		+= fixed_phy.o
+ obj-$(CONFIG_MDIO_BITBANG)	+= mdio-bitbang.o
+ obj-$(CONFIG_MDIO_GPIO)		+= mdio-gpio.o
diff --git a/target/linux/generic/patches-4.1/730-phy_b53.patch b/target/linux/generic/patches-4.1/730-phy_b53.patch
new file mode 100644
index 0000000..bdcfba6
--- /dev/null
+++ b/target/linux/generic/patches-4.1/730-phy_b53.patch
@@ -0,0 +1,21 @@
+--- a/drivers/net/phy/Kconfig
++++ b/drivers/net/phy/Kconfig
+@@ -283,6 +283,8 @@ config RTL8367B_PHY
+ 
+ endif # RTL8366_SMI
+ 
++source "drivers/net/phy/b53/Kconfig"
++
+ endif # PHYLIB
+ 
+ config MICREL_KS8995MA
+--- a/drivers/net/phy/Makefile
++++ b/drivers/net/phy/Makefile
+@@ -31,6 +31,7 @@ obj-$(CONFIG_RTL8367_PHY)	+= rtl8367.o
+ obj-$(CONFIG_RTL8367B_PHY)	+= rtl8367b.o
+ obj-$(CONFIG_LSI_ET1011C_PHY)	+= et1011c.o
+ obj-$(CONFIG_PSB6970_PHY)	+= psb6970.o
++obj-$(CONFIG_B53)		+= b53/
+ obj-$(CONFIG_FIXED_PHY)		+= fixed_phy.o
+ obj-$(CONFIG_MDIO_BITBANG)	+= mdio-bitbang.o
+ obj-$(CONFIG_MDIO_GPIO)		+= mdio-gpio.o
diff --git a/target/linux/generic/patches-4.1/731-phy_mvswitch_3.10_compilation.patch b/target/linux/generic/patches-4.1/731-phy_mvswitch_3.10_compilation.patch
new file mode 100644
index 0000000..2053bd2
--- /dev/null
+++ b/target/linux/generic/patches-4.1/731-phy_mvswitch_3.10_compilation.patch
@@ -0,0 +1,35 @@
+From e6a5abb9a02be0bceb4782d9f736bfb4ae217505 Mon Sep 17 00:00:00 2001
+From: Jonas Gorski <jogo@openwrt.org>
+Date: Sat, 21 Sep 2013 13:56:51 +0200
+Subject: [PATCH] phy: mvswitch: fix 3.10 compilation
+
+Update to API changes in 3.10.
+
+Signed-off-by: Jonas Gorsi <jogo@openwrt.org>
+---
+ target/linux/generic/files/drivers/net/phy/mvswitch.c | 6 +++---
+ 1 file changed, 3 insertions(+), 3 deletions(-)
+
+--- a/drivers/net/phy/mvswitch.c
++++ b/drivers/net/phy/mvswitch.c
+@@ -173,7 +173,7 @@ mvswitch_mangle_rx(struct net_device *de
+ 	if (vlan == -1)
+ 		return;
+ 
+-	__vlan_hwaccel_put_tag(skb, vlan);
++	__vlan_hwaccel_put_tag(skb, htons(ETH_P_8021Q), vlan);
+ }
+ 
+ 
+@@ -307,9 +307,9 @@ mvswitch_config_init(struct phy_device *
+ 
+ #ifdef HEADER_MODE
+ 	dev->priv_flags |= IFF_NO_IP_ALIGN;
+-	dev->features |= NETIF_F_HW_VLAN_RX | NETIF_F_HW_VLAN_TX;
++	dev->features |= NETIF_F_HW_VLAN_CTAG_RX | NETIF_F_HW_VLAN_CTAG_TX;
+ #else
+-	dev->features |= NETIF_F_HW_VLAN_RX;
++	dev->features |= NETIF_F_HW_VLAN_CTAG_RX;
+ #endif
+ 
+ 	return 0;
diff --git a/target/linux/generic/patches-4.1/732-phy-ar8216-led-support.patch b/target/linux/generic/patches-4.1/732-phy-ar8216-led-support.patch
new file mode 100644
index 0000000..e38cf78
--- /dev/null
+++ b/target/linux/generic/patches-4.1/732-phy-ar8216-led-support.patch
@@ -0,0 +1,13 @@
+--- a/drivers/net/phy/Kconfig
++++ b/drivers/net/phy/Kconfig
+@@ -153,6 +153,10 @@ config AR8216_PHY
+ 	select ETHERNET_PACKET_MANGLE
+ 	select SWCONFIG
+ 
++config AR8216_PHY_LEDS
++	bool "Atheros AR8216 switch LED support"
++	depends on (AR8216_PHY && LEDS_CLASS)
++
+ config RTL8306_PHY
+ 	tristate "Driver for Realtek RTL8306S switches"
+ 	select SWCONFIG
diff --git a/target/linux/generic/patches-4.1/733-phy_mvsw61xx.patch b/target/linux/generic/patches-4.1/733-phy_mvsw61xx.patch
new file mode 100644
index 0000000..b70326b
--- /dev/null
+++ b/target/linux/generic/patches-4.1/733-phy_mvsw61xx.patch
@@ -0,0 +1,23 @@
+--- a/drivers/net/phy/Kconfig
++++ b/drivers/net/phy/Kconfig
+@@ -144,6 +144,10 @@ config MVSWITCH_PHY
+ 	tristate "Driver for Marvell 88E6060 switches"
+ 	select ETHERNET_PACKET_MANGLE
+ 
++config MVSW61XX_PHY
++	tristate "Driver for Marvell 88E6171/6172 switches"
++	select SWCONFIG
++
+ config IP17XX_PHY
+ 	tristate "Driver for IC+ IP17xx switches"
+ 	select SWCONFIG
+--- a/drivers/net/phy/Makefile
++++ b/drivers/net/phy/Makefile
+@@ -20,6 +20,7 @@ obj-$(CONFIG_BCM87XX_PHY)	+= bcm87xx.o
+ obj-$(CONFIG_ICPLUS_PHY)	+= icplus.o
+ obj-$(CONFIG_ADM6996_PHY)	+= adm6996.o
+ obj-$(CONFIG_MVSWITCH_PHY)	+= mvswitch.o
++obj-$(CONFIG_MVSW61XX_PHY)	+= mvsw61xx.o
+ obj-$(CONFIG_IP17XX_PHY)	+= ip17xx.o
+ obj-$(CONFIG_REALTEK_PHY)	+= realtek.o
+ obj-$(CONFIG_AR8216_PHY)	+= ar8216.o ar8327.o
diff --git a/target/linux/generic/patches-4.1/750-hostap_txpower.patch b/target/linux/generic/patches-4.1/750-hostap_txpower.patch
new file mode 100644
index 0000000..768c80f
--- /dev/null
+++ b/target/linux/generic/patches-4.1/750-hostap_txpower.patch
@@ -0,0 +1,154 @@
+--- a/drivers/net/wireless/hostap/hostap_ap.c
++++ b/drivers/net/wireless/hostap/hostap_ap.c
+@@ -2403,13 +2403,13 @@ int prism2_ap_get_sta_qual(local_info_t
+ 		addr[count].sa_family = ARPHRD_ETHER;
+ 		memcpy(addr[count].sa_data, sta->addr, ETH_ALEN);
+ 		if (sta->last_rx_silence == 0)
+-			qual[count].qual = sta->last_rx_signal < 27 ?
+-				0 : (sta->last_rx_signal - 27) * 92 / 127;
++                        qual[count].qual = (sta->last_rx_signal - 156) == 0 ?
++                                0 : (sta->last_rx_signal - 156) * 92 / 64;
+ 		else
+-			qual[count].qual = sta->last_rx_signal -
+-				sta->last_rx_silence - 35;
+-		qual[count].level = HFA384X_LEVEL_TO_dBm(sta->last_rx_signal);
+-		qual[count].noise = HFA384X_LEVEL_TO_dBm(sta->last_rx_silence);
++                        qual[count].qual = (sta->last_rx_signal -
++                                sta->last_rx_silence) * 92 / 64;
++                qual[count].level = sta->last_rx_signal;
++                qual[count].noise = sta->last_rx_silence;
+ 		qual[count].updated = sta->last_rx_updated;
+ 
+ 		sta->last_rx_updated = IW_QUAL_DBM;
+@@ -2475,13 +2475,13 @@ int prism2_ap_translate_scan(struct net_
+ 		memset(&iwe, 0, sizeof(iwe));
+ 		iwe.cmd = IWEVQUAL;
+ 		if (sta->last_rx_silence == 0)
+-			iwe.u.qual.qual = sta->last_rx_signal < 27 ?
+-				0 : (sta->last_rx_signal - 27) * 92 / 127;
++	                iwe.u.qual.qual = (sta->last_rx_signal -156) == 0 ?
++	                        0 : (sta->last_rx_signal - 156) * 92 / 64;
+ 		else
+-			iwe.u.qual.qual = sta->last_rx_signal -
+-				sta->last_rx_silence - 35;
+-		iwe.u.qual.level = HFA384X_LEVEL_TO_dBm(sta->last_rx_signal);
+-		iwe.u.qual.noise = HFA384X_LEVEL_TO_dBm(sta->last_rx_silence);
++                        iwe.u.qual.qual = (sta->last_rx_signal -
++                                sta->last_rx_silence) * 92 / 64;
++                iwe.u.qual.level = sta->last_rx_signal;
++                iwe.u.qual.noise = sta->last_rx_silence;
+ 		iwe.u.qual.updated = sta->last_rx_updated;
+ 		iwe.len = IW_EV_QUAL_LEN;
+ 		current_ev = iwe_stream_add_event(info, current_ev, end_buf,
+--- a/drivers/net/wireless/hostap/hostap_config.h
++++ b/drivers/net/wireless/hostap/hostap_config.h
+@@ -45,4 +45,9 @@
+  */
+ /* #define PRISM2_NO_STATION_MODES */
+ 
++/* Enable TX power Setting functions
++ * (min att = -128 , max att =  127)
++ */
++#define RAW_TXPOWER_SETTING
++
+ #endif /* HOSTAP_CONFIG_H */
+--- a/drivers/net/wireless/hostap/hostap.h
++++ b/drivers/net/wireless/hostap/hostap.h
+@@ -90,6 +90,7 @@ extern const struct iw_handler_def hosta
+ extern const struct ethtool_ops prism2_ethtool_ops;
+ 
+ int hostap_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd);
++int hostap_restore_power(struct net_device *dev);
+ 
+ 
+ #endif /* HOSTAP_H */
+--- a/drivers/net/wireless/hostap/hostap_hw.c
++++ b/drivers/net/wireless/hostap/hostap_hw.c
+@@ -928,6 +928,7 @@ static int hfa384x_set_rid(struct net_de
+ 			prism2_hw_reset(dev);
+ 	}
+ 
++	hostap_restore_power(dev);
+ 	return res;
+ }
+ 
+--- a/drivers/net/wireless/hostap/hostap_info.c
++++ b/drivers/net/wireless/hostap/hostap_info.c
+@@ -435,6 +435,11 @@ static void handle_info_queue_linkstatus
+ 	}
+ 
+ 	/* Get BSSID if we have a valid AP address */
++
++	if ( val == HFA384X_LINKSTATUS_CONNECTED ||
++	     val == HFA384X_LINKSTATUS_DISCONNECTED )
++			hostap_restore_power(local->dev);
++
+ 	if (connected) {
+ 		netif_carrier_on(local->dev);
+ 		netif_carrier_on(local->ddev);
+--- a/drivers/net/wireless/hostap/hostap_ioctl.c
++++ b/drivers/net/wireless/hostap/hostap_ioctl.c
+@@ -1479,23 +1479,20 @@ static int prism2_txpower_hfa386x_to_dBm
+ 		val = 255;
+ 
+ 	tmp = val;
+-	tmp >>= 2;
+ 
+-	return -12 - tmp;
++	return tmp;
+ }
+ 
+ static u16 prism2_txpower_dBm_to_hfa386x(int val)
+ {
+ 	signed char tmp;
+ 
+-	if (val > 20)
+-		return 128;
+-	else if (val < -43)
++	if (val > 127)
+ 		return 127;
++	else if (val < -128)
++		return 128;
+ 
+ 	tmp = val;
+-	tmp = -12 - tmp;
+-	tmp <<= 2;
+ 
+ 	return (unsigned char) tmp;
+ }
+@@ -4052,3 +4049,35 @@ int hostap_ioctl(struct net_device *dev,
+ 
+ 	return ret;
+ }
++
++/* BUG FIX: Restore power setting value when lost due to F/W bug */
++
++int hostap_restore_power(struct net_device *dev)
++{
++        struct hostap_interface *iface = netdev_priv(dev);
++       local_info_t *local = iface->local;
++
++       u16 val;
++       int ret = 0;
++
++       if (local->txpower_type == PRISM2_TXPOWER_OFF) {
++                       val = 0xff; /* use all standby and sleep modes */
++                       ret = local->func->cmd(dev, HFA384X_CMDCODE_WRITEMIF,
++                                              HFA386X_CR_A_D_TEST_MODES2,
++                                              &val, NULL);
++       }
++
++#ifdef RAW_TXPOWER_SETTING
++       if (local->txpower_type == PRISM2_TXPOWER_FIXED) {
++               val = HFA384X_TEST_CFG_BIT_ALC;
++               local->func->cmd(dev, HFA384X_CMDCODE_TEST |
++                                (HFA384X_TEST_CFG_BITS << 8), 0, &val, NULL);
++               val = prism2_txpower_dBm_to_hfa386x(local->txpower);
++               ret = (local->func->cmd(dev, HFA384X_CMDCODE_WRITEMIF,
++                            HFA386X_CR_MANUAL_TX_POWER, &val, NULL));
++       }
++#endif /* RAW_TXPOWER_SETTING */
++       return (ret ? -EOPNOTSUPP : 0);
++}
++
++EXPORT_SYMBOL(hostap_restore_power);
diff --git a/target/linux/generic/patches-4.1/760-8139cp-fixes-from-4.3.patch b/target/linux/generic/patches-4.1/760-8139cp-fixes-from-4.3.patch
new file mode 100644
index 0000000..832e425
--- /dev/null
+++ b/target/linux/generic/patches-4.1/760-8139cp-fixes-from-4.3.patch
@@ -0,0 +1,365 @@
+commit 41b976414c88016e2c9d9b2f6667ee67a998d388
+Author: David Woodhouse <David.Woodhouse@intel.com>
+Date:   Wed Sep 23 09:45:31 2015 +0100
+
+    8139cp: Dump contents of descriptor ring on TX timeout
+    
+    We are seeing unexplained TX timeouts under heavy load. Let's try to get
+    a better idea of what's going on.
+    
+    Signed-off-by: David Woodhouse <David.Woodhouse@intel.com>
+    Signed-off-by: David S. Miller <davem@davemloft.net>
+
+commit 7f4c685633e2df9ba10d49a31dda13715745db37
+Author: David Woodhouse <David.Woodhouse@intel.com>
+Date:   Wed Sep 23 09:45:16 2015 +0100
+
+    8139cp: Fix DMA unmapping of transmitted buffers
+    
+    The low 16 bits of the 'opts1' field in the TX descriptor are supposed
+    to still contain the buffer length when the descriptor is handed back to
+    us. In practice, at least on my hardware, they don't. So stash the
+    original value of the opts1 field and get the length to unmap from
+    there.
+    
+    There are other ways we could have worked out the length, but I actually
+    want a stash of the opts1 field anyway so that I can dump it alongside
+    the contents of the descriptor ring when we suffer a TX timeout.
+    
+    Signed-off-by: David Woodhouse <David.Woodhouse@intel.com>
+    Signed-off-by: David S. Miller <davem@davemloft.net>
+
+commit 0a5aeee0b79fa99d8e04c98dd4e87d4f52aa497b
+Author: David Woodhouse <David.Woodhouse@intel.com>
+Date:   Wed Sep 23 09:44:57 2015 +0100
+
+    8139cp: Reduce duplicate csum/tso code in cp_start_xmit()
+    
+    We calculate the value of the opts1 descriptor field in three different
+    places. With two different behaviours when given an invalid packet to
+    be checksummed — none of them correct. Sort that out.
+    
+    Signed-off-by: David Woodhouse <David.Woodhouse@intel.com>
+    Signed-off-by: David S. Miller <davem@davemloft.net>
+
+commit a3b804043f490aeec57d8ca5baccdd35e6250857
+Author: David Woodhouse <David.Woodhouse@intel.com>
+Date:   Wed Sep 23 09:44:38 2015 +0100
+
+    8139cp: Fix TSO/scatter-gather descriptor setup
+    
+    When sending a TSO frame in multiple buffers, we were neglecting to set
+    the first descriptor up in TSO mode.
+    
+    Signed-off-by: David Woodhouse <David.Woodhouse@intel.com>
+    Signed-off-by: David S. Miller <davem@davemloft.net>
+
+commit 26b0bad6ac3a0167792dc4ffb276c29bc597d239
+Author: David Woodhouse <David.Woodhouse@intel.com>
+Date:   Wed Sep 23 09:44:06 2015 +0100
+
+    8139cp: Fix tx_queued debug message to print correct slot numbers
+    
+    After a certain amount of staring at the debug output of this driver, I
+    realised it was lying to me.
+    
+    Signed-off-by: David Woodhouse <David.Woodhouse@intel.com>
+    Signed-off-by: David S. Miller <davem@davemloft.net>
+
+commit aaa0062ecf4877a26dea66bee1039c6eaf906c94
+Author: David Woodhouse <David.Woodhouse@intel.com>
+Date:   Wed Sep 23 09:43:41 2015 +0100
+
+    8139cp: Do not re-enable RX interrupts in cp_tx_timeout()
+    
+    If an RX interrupt was already received but NAPI has not yet run when
+    the RX timeout happens, we end up in cp_tx_timeout() with RX interrupts
+    already disabled. Blindly re-enabling them will cause an IRQ storm.
+    
+    (This is made particularly horrid by the fact that cp_interrupt() always
+    returns that it's handled the interrupt, even when it hasn't actually
+    done anything. If it didn't do that, the core IRQ code would have
+    detected the storm and handled it, I'd have had a clear smoking gun
+    backtrace instead of just a spontaneously resetting router, and I'd have
+    at *least* two days of my life back. Changing the return value of
+    cp_interrupt() will be argued about under separate cover.)
+    
+    Unconditionally leave RX interrupts disabled after the reset, and
+    schedule NAPI to check the receive ring and re-enable them.
+    
+    Signed-off-by: David Woodhouse <David.Woodhouse@intel.com>
+    Signed-off-by: David S. Miller <davem@davemloft.net>
+
+commit 7a8a8e75d505147358b225173e890ada43a267e2
+Author: David Woodhouse <dwmw2@infradead.org>
+Date:   Fri Sep 18 00:21:54 2015 +0100
+
+    8139cp: Call __cp_set_rx_mode() from cp_tx_timeout()
+    
+    Unless we reset the RX config, on real hardware I don't seem to receive
+    any packets after a TX timeout.
+    
+    Signed-off-by: David Woodhouse <David.Woodhouse@intel.com>
+    Signed-off-by: David S. Miller <davem@davemloft.net>
+
+commit fc27bd115b334e3ebdc682a42a47c3aea2566dcc
+Author: David Woodhouse <dwmw2@infradead.org>
+Date:   Fri Sep 18 00:19:08 2015 +0100
+
+    8139cp: Use dev_kfree_skb_any() instead of dev_kfree_skb() in cp_clean_rings()
+    
+    This can be called from cp_tx_timeout() with interrupts disabled.
+    Spotted by Francois Romieu <romieu@fr.zoreil.com>
+    
+    Signed-off-by: David Woodhouse <David.Woodhouse@intel.com>
+    Signed-off-by: David S. Miller <davem@davemloft.net>
+--- a/drivers/net/ethernet/realtek/8139cp.c
++++ b/drivers/net/ethernet/realtek/8139cp.c
+@@ -157,6 +157,7 @@ enum {
+ 	NWayAdvert	= 0x66, /* MII ADVERTISE */
+ 	NWayLPAR	= 0x68, /* MII LPA */
+ 	NWayExpansion	= 0x6A, /* MII Expansion */
++	TxDmaOkLowDesc  = 0x82, /* Low 16 bit address of a Tx descriptor. */
+ 	Config5		= 0xD8,	/* Config5 */
+ 	TxPoll		= 0xD9,	/* Tell chip to check Tx descriptors for work */
+ 	RxMaxSize	= 0xDA, /* Max size of an Rx packet (8169 only) */
+@@ -341,6 +342,7 @@ struct cp_private {
+ 	unsigned		tx_tail;
+ 	struct cp_desc		*tx_ring;
+ 	struct sk_buff		*tx_skb[CP_TX_RING_SIZE];
++	u32			tx_opts[CP_TX_RING_SIZE];
+ 
+ 	unsigned		rx_buf_sz;
+ 	unsigned		wol_enabled : 1; /* Is Wake-on-LAN enabled? */
+@@ -665,7 +667,7 @@ static void cp_tx (struct cp_private *cp
+ 		BUG_ON(!skb);
+ 
+ 		dma_unmap_single(&cp->pdev->dev, le64_to_cpu(txd->addr),
+-				 le32_to_cpu(txd->opts1) & 0xffff,
++				 cp->tx_opts[tx_tail] & 0xffff,
+ 				 PCI_DMA_TODEVICE);
+ 
+ 		if (status & LastFrag) {
+@@ -733,7 +735,7 @@ static netdev_tx_t cp_start_xmit (struct
+ {
+ 	struct cp_private *cp = netdev_priv(dev);
+ 	unsigned entry;
+-	u32 eor, flags;
++	u32 eor, opts1;
+ 	unsigned long intr_flags;
+ 	__le32 opts2;
+ 	int mss = 0;
+@@ -753,6 +755,21 @@ static netdev_tx_t cp_start_xmit (struct
+ 	mss = skb_shinfo(skb)->gso_size;
+ 
+ 	opts2 = cpu_to_le32(cp_tx_vlan_tag(skb));
++	opts1 = DescOwn;
++	if (mss)
++		opts1 |= LargeSend | ((mss & MSSMask) << MSSShift);
++	else if (skb->ip_summed == CHECKSUM_PARTIAL) {
++		const struct iphdr *ip = ip_hdr(skb);
++		if (ip->protocol == IPPROTO_TCP)
++			opts1 |= IPCS | TCPCS;
++		else if (ip->protocol == IPPROTO_UDP)
++			opts1 |= IPCS | UDPCS;
++		else {
++			WARN_ONCE(1,
++				  "Net bug: asked to checksum invalid Legacy IP packet\n");
++			goto out_dma_error;
++		}
++	}
+ 
+ 	if (skb_shinfo(skb)->nr_frags == 0) {
+ 		struct cp_desc *txd = &cp->tx_ring[entry];
+@@ -768,31 +785,20 @@ static netdev_tx_t cp_start_xmit (struct
+ 		txd->addr = cpu_to_le64(mapping);
+ 		wmb();
+ 
+-		flags = eor | len | DescOwn | FirstFrag | LastFrag;
+-
+-		if (mss)
+-			flags |= LargeSend | ((mss & MSSMask) << MSSShift);
+-		else if (skb->ip_summed == CHECKSUM_PARTIAL) {
+-			const struct iphdr *ip = ip_hdr(skb);
+-			if (ip->protocol == IPPROTO_TCP)
+-				flags |= IPCS | TCPCS;
+-			else if (ip->protocol == IPPROTO_UDP)
+-				flags |= IPCS | UDPCS;
+-			else
+-				WARN_ON(1);	/* we need a WARN() */
+-		}
++		opts1 |= eor | len | FirstFrag | LastFrag;
+ 
+-		txd->opts1 = cpu_to_le32(flags);
++		txd->opts1 = cpu_to_le32(opts1);
+ 		wmb();
+ 
+ 		cp->tx_skb[entry] = skb;
+-		entry = NEXT_TX(entry);
++		cp->tx_opts[entry] = opts1;
++		netif_dbg(cp, tx_queued, cp->dev, "tx queued, slot %d, skblen %d\n",
++			  entry, skb->len);
+ 	} else {
+ 		struct cp_desc *txd;
+-		u32 first_len, first_eor;
++		u32 first_len, first_eor, ctrl;
+ 		dma_addr_t first_mapping;
+ 		int frag, first_entry = entry;
+-		const struct iphdr *ip = ip_hdr(skb);
+ 
+ 		/* We must give this initial chunk to the device last.
+ 		 * Otherwise we could race with the device.
+@@ -805,14 +811,14 @@ static netdev_tx_t cp_start_xmit (struct
+ 			goto out_dma_error;
+ 
+ 		cp->tx_skb[entry] = skb;
+-		entry = NEXT_TX(entry);
+ 
+ 		for (frag = 0; frag < skb_shinfo(skb)->nr_frags; frag++) {
+ 			const skb_frag_t *this_frag = &skb_shinfo(skb)->frags[frag];
+ 			u32 len;
+-			u32 ctrl;
+ 			dma_addr_t mapping;
+ 
++			entry = NEXT_TX(entry);
++
+ 			len = skb_frag_size(this_frag);
+ 			mapping = dma_map_single(&cp->pdev->dev,
+ 						 skb_frag_address(this_frag),
+@@ -824,19 +830,7 @@ static netdev_tx_t cp_start_xmit (struct
+ 
+ 			eor = (entry == (CP_TX_RING_SIZE - 1)) ? RingEnd : 0;
+ 
+-			ctrl = eor | len | DescOwn;
+-
+-			if (mss)
+-				ctrl |= LargeSend |
+-					((mss & MSSMask) << MSSShift);
+-			else if (skb->ip_summed == CHECKSUM_PARTIAL) {
+-				if (ip->protocol == IPPROTO_TCP)
+-					ctrl |= IPCS | TCPCS;
+-				else if (ip->protocol == IPPROTO_UDP)
+-					ctrl |= IPCS | UDPCS;
+-				else
+-					BUG();
+-			}
++			ctrl = opts1 | eor | len;
+ 
+ 			if (frag == skb_shinfo(skb)->nr_frags - 1)
+ 				ctrl |= LastFrag;
+@@ -849,8 +843,8 @@ static netdev_tx_t cp_start_xmit (struct
+ 			txd->opts1 = cpu_to_le32(ctrl);
+ 			wmb();
+ 
++			cp->tx_opts[entry] = ctrl;
+ 			cp->tx_skb[entry] = skb;
+-			entry = NEXT_TX(entry);
+ 		}
+ 
+ 		txd = &cp->tx_ring[first_entry];
+@@ -858,27 +852,17 @@ static netdev_tx_t cp_start_xmit (struct
+ 		txd->addr = cpu_to_le64(first_mapping);
+ 		wmb();
+ 
+-		if (skb->ip_summed == CHECKSUM_PARTIAL) {
+-			if (ip->protocol == IPPROTO_TCP)
+-				txd->opts1 = cpu_to_le32(first_eor | first_len |
+-							 FirstFrag | DescOwn |
+-							 IPCS | TCPCS);
+-			else if (ip->protocol == IPPROTO_UDP)
+-				txd->opts1 = cpu_to_le32(first_eor | first_len |
+-							 FirstFrag | DescOwn |
+-							 IPCS | UDPCS);
+-			else
+-				BUG();
+-		} else
+-			txd->opts1 = cpu_to_le32(first_eor | first_len |
+-						 FirstFrag | DescOwn);
++		ctrl = opts1 | first_eor | first_len | FirstFrag;
++		txd->opts1 = cpu_to_le32(ctrl);
+ 		wmb();
++
++		cp->tx_opts[first_entry] = ctrl;
++		netif_dbg(cp, tx_queued, cp->dev, "tx queued, slots %d-%d, skblen %d\n",
++			  first_entry, entry, skb->len);
+ 	}
+-	cp->tx_head = entry;
++	cp->tx_head = NEXT_TX(entry);
+ 
+ 	netdev_sent_queue(dev, skb->len);
+-	netif_dbg(cp, tx_queued, cp->dev, "tx queued, slot %d, skblen %d\n",
+-		  entry, skb->len);
+ 	if (TX_BUFFS_AVAIL(cp) <= (MAX_SKB_FRAGS + 1))
+ 		netif_stop_queue(dev);
+ 
+@@ -1115,6 +1099,7 @@ static int cp_init_rings (struct cp_priv
+ {
+ 	memset(cp->tx_ring, 0, sizeof(struct cp_desc) * CP_TX_RING_SIZE);
+ 	cp->tx_ring[CP_TX_RING_SIZE - 1].opts1 = cpu_to_le32(RingEnd);
++	memset(cp->tx_opts, 0, sizeof(cp->tx_opts));
+ 
+ 	cp_init_rings_index(cp);
+ 
+@@ -1151,7 +1136,7 @@ static void cp_clean_rings (struct cp_pr
+ 			desc = cp->rx_ring + i;
+ 			dma_unmap_single(&cp->pdev->dev,le64_to_cpu(desc->addr),
+ 					 cp->rx_buf_sz, PCI_DMA_FROMDEVICE);
+-			dev_kfree_skb(cp->rx_skb[i]);
++			dev_kfree_skb_any(cp->rx_skb[i]);
+ 		}
+ 	}
+ 
+@@ -1164,7 +1149,7 @@ static void cp_clean_rings (struct cp_pr
+ 					 le32_to_cpu(desc->opts1) & 0xffff,
+ 					 PCI_DMA_TODEVICE);
+ 			if (le32_to_cpu(desc->opts1) & LastFrag)
+-				dev_kfree_skb(skb);
++				dev_kfree_skb_any(skb);
+ 			cp->dev->stats.tx_dropped++;
+ 		}
+ 	}
+@@ -1172,6 +1157,7 @@ static void cp_clean_rings (struct cp_pr
+ 
+ 	memset(cp->rx_ring, 0, sizeof(struct cp_desc) * CP_RX_RING_SIZE);
+ 	memset(cp->tx_ring, 0, sizeof(struct cp_desc) * CP_TX_RING_SIZE);
++	memset(cp->tx_opts, 0, sizeof(cp->tx_opts));
+ 
+ 	memset(cp->rx_skb, 0, sizeof(struct sk_buff *) * CP_RX_RING_SIZE);
+ 	memset(cp->tx_skb, 0, sizeof(struct sk_buff *) * CP_TX_RING_SIZE);
+@@ -1249,7 +1235,7 @@ static void cp_tx_timeout(struct net_dev
+ {
+ 	struct cp_private *cp = netdev_priv(dev);
+ 	unsigned long flags;
+-	int rc;
++	int rc, i;
+ 
+ 	netdev_warn(dev, "Transmit timeout, status %2x %4x %4x %4x\n",
+ 		    cpr8(Cmd), cpr16(CpCmd),
+@@ -1257,13 +1243,26 @@ static void cp_tx_timeout(struct net_dev
+ 
+ 	spin_lock_irqsave(&cp->lock, flags);
+ 
++	netif_dbg(cp, tx_err, cp->dev, "TX ring head %d tail %d desc %x\n",
++		  cp->tx_head, cp->tx_tail, cpr16(TxDmaOkLowDesc));
++	for (i = 0; i < CP_TX_RING_SIZE; i++) {
++		netif_dbg(cp, tx_err, cp->dev,
++			  "TX slot %d @%p: %08x (%08x) %08x %llx %p\n",
++			  i, &cp->tx_ring[i], le32_to_cpu(cp->tx_ring[i].opts1),
++			  cp->tx_opts[i], le32_to_cpu(cp->tx_ring[i].opts2),
++			  le64_to_cpu(cp->tx_ring[i].addr),
++			  cp->tx_skb[i]);
++	}
++
+ 	cp_stop_hw(cp);
+ 	cp_clean_rings(cp);
+ 	rc = cp_init_rings(cp);
+ 	cp_start_hw(cp);
+-	cp_enable_irq(cp);
++	__cp_set_rx_mode(dev);
++	cpw16_f(IntrMask, cp_norx_intr_mask);
+ 
+ 	netif_wake_queue(dev);
++	napi_schedule_irqoff(&cp->napi);
+ 
+ 	spin_unlock_irqrestore(&cp->lock, flags);
+ }
diff --git a/target/linux/generic/patches-4.1/761-8139cp-fixes-from-4.4.patch b/target/linux/generic/patches-4.1/761-8139cp-fixes-from-4.4.patch
new file mode 100644
index 0000000..8fdf5f3
--- /dev/null
+++ b/target/linux/generic/patches-4.1/761-8139cp-fixes-from-4.4.patch
@@ -0,0 +1,103 @@
+commit 8b7a7048220f86547db31de0abe1ea6dd2cfa892
+Author: David Woodhouse <dwmw2@infradead.org>
+Date:   Thu Sep 24 11:38:22 2015 +0100
+
+    8139cp: Fix GSO MSS handling
+    
+    When fixing the TSO support I noticed we just mask ->gso_size with the
+    MSSMask value and don't care about the consequences.
+    
+    Provide a .ndo_features_check() method which drops the NETIF_F_TSO
+    feature for any skb which would exceed the maximum, and thus forces it
+    to be segmented by software.
+    
+    Then we can stop the masking in cp_start_xmit(), and just WARN if the
+    maximum is exceeded, which should now never happen.
+    
+    Finally, Francois Romieu noticed that we didn't even have the right
+    value for MSSMask anyway; it should be 0x7ff (11 bits) not 0xfff.
+    
+    Signed-off-by: David Woodhouse <David.Woodhouse@intel.com>
+    Signed-off-by: David S. Miller <davem@davemloft.net>
+
+commit 5a58f227790faded5a3ef6075f3ddd65093e0f86
+Author: David Woodhouse <David.Woodhouse@intel.com>
+Date:   Wed Sep 23 09:46:09 2015 +0100
+
+    8139cp: Enable offload features by default
+    
+    I fixed TSO. Hardware checksum and scatter/gather also appear to be
+    working correctly both on real hardware and in QEMU's emulation.
+    
+    Let's enable them by default and see if anyone screams...
+    
+    Signed-off-by: David Woodhouse <David.Woodhouse@intel.com>
+    Signed-off-by: David S. Miller <davem@davemloft.net>
+--- a/drivers/net/ethernet/realtek/8139cp.c
++++ b/drivers/net/ethernet/realtek/8139cp.c
+@@ -175,7 +175,7 @@ enum {
+ 	LastFrag	= (1 << 28), /* Final segment of a packet */
+ 	LargeSend	= (1 << 27), /* TCP Large Send Offload (TSO) */
+ 	MSSShift	= 16,	     /* MSS value position */
+-	MSSMask		= 0xfff,     /* MSS value: 11 bits */
++	MSSMask		= 0x7ff,     /* MSS value: 11 bits */
+ 	TxError		= (1 << 23), /* Tx error summary */
+ 	RxError		= (1 << 20), /* Rx error summary */
+ 	IPCS		= (1 << 18), /* Calculate IP checksum */
+@@ -754,10 +754,16 @@ static netdev_tx_t cp_start_xmit (struct
+ 	eor = (entry == (CP_TX_RING_SIZE - 1)) ? RingEnd : 0;
+ 	mss = skb_shinfo(skb)->gso_size;
+ 
++	if (mss > MSSMask) {
++		WARN_ONCE(1, "Net bug: GSO size %d too large for 8139CP\n",
++			  mss);
++		goto out_dma_error;
++	}
++
+ 	opts2 = cpu_to_le32(cp_tx_vlan_tag(skb));
+ 	opts1 = DescOwn;
+ 	if (mss)
+-		opts1 |= LargeSend | ((mss & MSSMask) << MSSShift);
++		opts1 |= LargeSend | (mss << MSSShift);
+ 	else if (skb->ip_summed == CHECKSUM_PARTIAL) {
+ 		const struct iphdr *ip = ip_hdr(skb);
+ 		if (ip->protocol == IPPROTO_TCP)
+@@ -1852,6 +1858,15 @@ static void cp_set_d3_state (struct cp_p
+ 	pci_set_power_state (cp->pdev, PCI_D3hot);
+ }
+ 
++static netdev_features_t cp_features_check(struct sk_buff *skb,
++					   struct net_device *dev,
++					   netdev_features_t features)
++{
++	if (skb_shinfo(skb)->gso_size > MSSMask)
++		features &= ~NETIF_F_TSO;
++
++	return vlan_features_check(skb, features);
++}
+ static const struct net_device_ops cp_netdev_ops = {
+ 	.ndo_open		= cp_open,
+ 	.ndo_stop		= cp_close,
+@@ -1864,6 +1879,7 @@ static const struct net_device_ops cp_ne
+ 	.ndo_tx_timeout		= cp_tx_timeout,
+ 	.ndo_set_features	= cp_set_features,
+ 	.ndo_change_mtu		= cp_change_mtu,
++	.ndo_features_check	= cp_features_check,
+ 
+ #ifdef CONFIG_NET_POLL_CONTROLLER
+ 	.ndo_poll_controller	= cp_poll_controller,
+@@ -1983,12 +1999,12 @@ static int cp_init_one (struct pci_dev *
+ 	dev->ethtool_ops = &cp_ethtool_ops;
+ 	dev->watchdog_timeo = TX_TIMEOUT;
+ 
+-	dev->features |= NETIF_F_HW_VLAN_CTAG_TX | NETIF_F_HW_VLAN_CTAG_RX;
++	dev->features |= NETIF_F_SG | NETIF_F_IP_CSUM | NETIF_F_TSO |
++		NETIF_F_HW_VLAN_CTAG_TX | NETIF_F_HW_VLAN_CTAG_RX;
+ 
+ 	if (pci_using_dac)
+ 		dev->features |= NETIF_F_HIGHDMA;
+ 
+-	/* disabled by default until verified */
+ 	dev->hw_features |= NETIF_F_SG | NETIF_F_IP_CSUM | NETIF_F_TSO |
+ 		NETIF_F_HW_VLAN_CTAG_TX | NETIF_F_HW_VLAN_CTAG_RX;
+ 	dev->vlan_features = NETIF_F_SG | NETIF_F_IP_CSUM | NETIF_F_TSO |
diff --git a/target/linux/generic/patches-4.1/773-bgmac-add-srab-switch.patch b/target/linux/generic/patches-4.1/773-bgmac-add-srab-switch.patch
new file mode 100644
index 0000000..ae7cb1c
--- /dev/null
+++ b/target/linux/generic/patches-4.1/773-bgmac-add-srab-switch.patch
@@ -0,0 +1,72 @@
+Register switch connected to srab
+
+Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>
+
+--- a/drivers/net/ethernet/broadcom/bgmac.c
++++ b/drivers/net/ethernet/broadcom/bgmac.c
+@@ -17,6 +17,7 @@
+ #include <linux/phy_fixed.h>
+ #include <linux/interrupt.h>
+ #include <linux/dma-mapping.h>
++#include <linux/platform_data/b53.h>
+ #include <linux/bcm47xx_nvram.h>
+ 
+ static const struct bcma_device_id bgmac_bcma_tbl[] = {
+@@ -1538,6 +1539,17 @@ static void bgmac_mii_unregister(struct
+ 	mdiobus_free(mii_bus);
+ }
+ 
++static struct b53_platform_data bgmac_b53_pdata = {
++};
++
++static struct platform_device bgmac_b53_dev = {
++	.name		= "b53-srab-switch",
++	.id		= -1,
++	.dev		= {
++		.platform_data = &bgmac_b53_pdata,
++	},
++};
++
+ /**************************************************
+  * BCMA bus ops
+  **************************************************/
+@@ -1664,6 +1676,16 @@ static int bgmac_probe(struct bcma_devic
+ 	net_dev->hw_features = net_dev->features;
+ 	net_dev->vlan_features = net_dev->features;
+ 
++	if ((ci->id == BCMA_CHIP_ID_BCM4707 ||
++	     ci->id == BCMA_CHIP_ID_BCM53018) &&
++	    !bgmac_b53_pdata.regs) {
++		bgmac_b53_pdata.regs = ioremap_nocache(0x18007000, 0x1000);
++
++		err = platform_device_register(&bgmac_b53_dev);
++		if (!err)
++			bgmac->b53_device = &bgmac_b53_dev;
++	}
++
+ 	err = register_netdev(bgmac->net_dev);
+ 	if (err) {
+ 		bgmac_err(bgmac, "Cannot register net device\n");
+@@ -1690,6 +1712,10 @@ static void bgmac_remove(struct bcma_dev
+ {
+ 	struct bgmac *bgmac = bcma_get_drvdata(core);
+ 
++	if (bgmac->b53_device)
++		platform_device_unregister(&bgmac_b53_dev);
++	bgmac->b53_device = NULL;
++
+ 	unregister_netdev(bgmac->net_dev);
+ 	bgmac_mii_unregister(bgmac);
+ 	netif_napi_del(&bgmac->napi);
+--- a/drivers/net/ethernet/broadcom/bgmac.h
++++ b/drivers/net/ethernet/broadcom/bgmac.h
+@@ -462,6 +462,9 @@ struct bgmac {
+ 	bool has_robosw;
+ 
+ 	bool loopback;
++
++	/* platform device for associated switch */
++	struct platform_device *b53_device;
+ };
+ 
+ static inline u32 bgmac_read(struct bgmac *bgmac, u16 offset)
diff --git a/target/linux/generic/patches-4.1/780-igb-Fix-Null-pointer-dereference-in-igb_reset_q_vect.patch b/target/linux/generic/patches-4.1/780-igb-Fix-Null-pointer-dereference-in-igb_reset_q_vect.patch
new file mode 100644
index 0000000..2603d6c
--- /dev/null
+++ b/target/linux/generic/patches-4.1/780-igb-Fix-Null-pointer-dereference-in-igb_reset_q_vect.patch
@@ -0,0 +1,40 @@
+From cb06d102327eadcd1bdc480bfd9f8876251d1007 Mon Sep 17 00:00:00 2001
+From: Christoph Paasch <christoph.paasch@uclouvain.be>
+Date: Fri, 21 Mar 2014 03:48:19 -0700
+Subject: [PATCH] igb: Fix Null-pointer dereference in igb_reset_q_vector
+
+When igb_set_interrupt_capability() calls
+igb_reset_interrupt_capability() (e.g., because CONFIG_PCI_MSI is unset),
+num_q_vectors has been set but no vector has yet been allocated.
+
+igb_reset_interrupt_capability() will then call igb_reset_q_vector,
+which assumes that the vector is allocated. As this is not the case, we
+are accessing a NULL-pointer.
+
+This patch fixes it by checking that q_vector is indeed different from
+NULL.
+
+Fixes: 02ef6e1d0b0023 (igb: Fix queue allocation method to accommodate changing during runtime)
+Cc: Carolyn Wyborny <carolyn.wyborny@intel.com>
+Signed-off-by: Christoph Paasch <christoph.paasch@uclouvain.be>
+Tested-by: Jeff Pieper <jeffrey.e.pieper@intel.com>
+Signed-off-by: Jeff Kirsher <jeffrey.t.kirsher@intel.com>
+---
+ drivers/net/ethernet/intel/igb/igb_main.c | 6 ++++++
+ 1 file changed, 6 insertions(+)
+
+--- a/drivers/net/ethernet/intel/igb/igb_main.c
++++ b/drivers/net/ethernet/intel/igb/igb_main.c
+@@ -1032,6 +1032,12 @@ static void igb_reset_q_vector(struct ig
+ 	if (!q_vector)
+ 		return;
+ 
++	/* Coming from igb_set_interrupt_capability, the vectors are not yet
++	 * allocated. So, q_vector is NULL so we should stop here.
++	 */
++	if (!q_vector)
++		return;
++
+ 	if (q_vector->tx.ring)
+ 		adapter->tx_ring[q_vector->tx.ring->queue_index] = NULL;
+ 
diff --git a/target/linux/generic/patches-4.1/785-hso-support-0af0-9300.patch b/target/linux/generic/patches-4.1/785-hso-support-0af0-9300.patch
new file mode 100644
index 0000000..621d08f
--- /dev/null
+++ b/target/linux/generic/patches-4.1/785-hso-support-0af0-9300.patch
@@ -0,0 +1,25 @@
+--- a/drivers/net/usb/hso.c
++++ b/drivers/net/usb/hso.c
+@@ -466,6 +466,7 @@ static const struct usb_device_id hso_id
+ 	{USB_DEVICE(0x0af0, 0x8900)},
+ 	{USB_DEVICE(0x0af0, 0x9000)},
+ 	{USB_DEVICE(0x0af0, 0x9200)},		/* Option GTM671WFS */
++	{USB_DEVICE(0x0af0, 0x9300)},		/* GTM 66xxWFS */
+ 	{USB_DEVICE(0x0af0, 0xd035)},
+ 	{USB_DEVICE(0x0af0, 0xd055)},
+ 	{USB_DEVICE(0x0af0, 0xd155)},
+--- a/drivers/usb/storage/unusual_devs.h
++++ b/drivers/usb/storage/unusual_devs.h
+@@ -1330,6 +1330,12 @@ UNUSUAL_DEV( 0x0af0, 0x8304, 0x0000, 0x0
+ 		USB_SC_DEVICE, USB_PR_DEVICE, NULL,
+ 		0 ),
+ 
++UNUSUAL_DEV( 0x0af0, 0x9300, 0x0000, 0x0000,
++		"Option",
++		"Globetrotter 66xxWFS SD-Card",
++		USB_SC_DEVICE, USB_PR_DEVICE, NULL,
++		0 ),
++
+ UNUSUAL_DEV( 0x0af0, 0xc100, 0x0000, 0x0000,
+ 		"Option",
+ 		"GI 070x SD-Card",
diff --git a/target/linux/generic/patches-4.1/810-pci_disable_common_quirks.patch b/target/linux/generic/patches-4.1/810-pci_disable_common_quirks.patch
new file mode 100644
index 0000000..89d93e1
--- /dev/null
+++ b/target/linux/generic/patches-4.1/810-pci_disable_common_quirks.patch
@@ -0,0 +1,51 @@
+--- a/drivers/pci/Kconfig
++++ b/drivers/pci/Kconfig
+@@ -68,6 +68,12 @@ config XEN_PCIDEV_FRONTEND
+           The PCI device frontend driver allows the kernel to import arbitrary
+           PCI devices from a PCI backend to support PCI driver domains.
+ 
++config PCI_DISABLE_COMMON_QUIRKS
++	bool "PCI disable common quirks"
++	depends on PCI
++	help
++	  If you don't know what to do here, say N.
++
+ config HT_IRQ
+ 	bool "Interrupts on hypertransport devices"
+ 	default y
+--- a/drivers/pci/quirks.c
++++ b/drivers/pci/quirks.c
+@@ -41,6 +41,7 @@ static void quirk_mmio_always_on(struct
+ DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_ANY_ID, PCI_ANY_ID,
+ 				PCI_CLASS_BRIDGE_HOST, 8, quirk_mmio_always_on);
+ 
++#ifndef CONFIG_PCI_DISABLE_COMMON_QUIRKS
+ /* The Mellanox Tavor device gives false positive parity errors
+  * Mark this device with a broken_parity_status, to allow
+  * PCI scanning code to "skip" this now blacklisted device.
+@@ -2965,6 +2966,7 @@ DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_I
+ DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, 0x65f9, quirk_intel_mc_errata);
+ DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, 0x65fa, quirk_intel_mc_errata);
+ 
++#endif /* !CONFIG_PCI_DISABLE_COMMON_QUIRKS */
+ 
+ /*
+  * Ivytown NTB BAR sizes are misreported by the hardware due to an erratum.  To
+@@ -3021,6 +3023,8 @@ static void fixup_debug_report(struct pc
+ 	}
+ }
+ 
++#ifndef CONFIG_PCI_DISABLE_COMMON_QUIRKS
++
+ /*
+  * Some BIOS implementations leave the Intel GPU interrupts enabled,
+  * even though no one is handling them (f.e. i915 driver is never loaded).
+@@ -3055,6 +3059,8 @@ DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_IN
+ DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x010a, disable_igfx_irq);
+ DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x0152, disable_igfx_irq);
+ 
++#endif /* !CONFIG_PCI_DISABLE_COMMON_QUIRKS */
++
+ /*
+  * PCI devices which are on Intel chips can skip the 10ms delay
+  * before entering D3 mode.
diff --git a/target/linux/generic/patches-4.1/811-pci_disable_usb_common_quirks.patch b/target/linux/generic/patches-4.1/811-pci_disable_usb_common_quirks.patch
new file mode 100644
index 0000000..6de4f6b
--- /dev/null
+++ b/target/linux/generic/patches-4.1/811-pci_disable_usb_common_quirks.patch
@@ -0,0 +1,101 @@
+
+--- a/drivers/usb/host/pci-quirks.c
++++ b/drivers/usb/host/pci-quirks.c
+@@ -97,6 +97,8 @@ struct amd_chipset_type {
+ 	u8 rev;
+ };
+ 
++#ifndef CONFIG_PCI_DISABLE_COMMON_QUIRKS
++
+ static struct amd_chipset_info {
+ 	struct pci_dev	*nb_dev;
+ 	struct pci_dev	*smbus_dev;
+@@ -450,6 +452,10 @@ void usb_amd_dev_put(void)
+ }
+ EXPORT_SYMBOL_GPL(usb_amd_dev_put);
+ 
++#endif /* CONFIG_PCI_DISABLE_COMMON_QUIRKS */
++
++#if IS_ENABLED(CONFIG_USB_UHCI_HCD)
++
+ /*
+  * Make sure the controller is completely inactive, unable to
+  * generate interrupts or do DMA.
+@@ -529,8 +535,17 @@ reset_needed:
+ 	uhci_reset_hc(pdev, base);
+ 	return 1;
+ }
++#else
++int uhci_check_and_reset_hc(struct pci_dev *pdev, unsigned long base)
++{
++	return 0;
++}
++
++#endif
+ EXPORT_SYMBOL_GPL(uhci_check_and_reset_hc);
+ 
++#ifndef CONFIG_PCI_DISABLE_COMMON_QUIRKS
++
+ static inline int io_type_enabled(struct pci_dev *pdev, unsigned int mask)
+ {
+ 	u16 cmd;
+@@ -1095,3 +1110,4 @@ static void quirk_usb_early_handoff(stru
+ }
+ DECLARE_PCI_FIXUP_CLASS_FINAL(PCI_ANY_ID, PCI_ANY_ID,
+ 			PCI_CLASS_SERIAL_USB, 8, quirk_usb_early_handoff);
++#endif
+--- a/drivers/usb/host/pci-quirks.h
++++ b/drivers/usb/host/pci-quirks.h
+@@ -4,6 +4,9 @@
+ #ifdef CONFIG_PCI
+ void uhci_reset_hc(struct pci_dev *pdev, unsigned long base);
+ int uhci_check_and_reset_hc(struct pci_dev *pdev, unsigned long base);
++#endif  /* CONFIG_PCI */
++
++#if defined(CONFIG_PCI) && !defined(CONFIG_PCI_DISABLE_COMMON_QUIRKS)
+ int usb_amd_find_chipset_info(void);
+ int usb_hcd_amd_remote_wakeup_quirk(struct pci_dev *pdev);
+ bool usb_amd_hang_symptom_quirk(void);
+@@ -16,11 +19,24 @@ void usb_disable_xhci_ports(struct pci_d
+ void sb800_prefetch(struct device *dev, int on);
+ #else
+ struct pci_dev;
++static inline int usb_amd_find_chipset_info(void)
++{
++	return 0;
++}
++static inline bool usb_amd_hang_symptom_quirk(void)
++{
++	return false;
++}
++static inline bool usb_amd_prefetch_quirk(void)
++{
++	return false;
++}
+ static inline void usb_amd_quirk_pll_disable(void) {}
+ static inline void usb_amd_quirk_pll_enable(void) {}
+ static inline void usb_amd_dev_put(void) {}
+ static inline void usb_disable_xhci_ports(struct pci_dev *xhci_pdev) {}
+ static inline void sb800_prefetch(struct device *dev, int on) {}
+-#endif  /* CONFIG_PCI */
++static inline void usb_enable_intel_xhci_ports(struct pci_dev *xhci_pdev) {}
++#endif
+ 
+ #endif  /*  __LINUX_USB_PCI_QUIRKS_H  */
+--- a/include/linux/usb/hcd.h
++++ b/include/linux/usb/hcd.h
+@@ -447,7 +447,14 @@ extern int usb_hcd_pci_probe(struct pci_
+ extern void usb_hcd_pci_remove(struct pci_dev *dev);
+ extern void usb_hcd_pci_shutdown(struct pci_dev *dev);
+ 
++#ifndef CONFIG_PCI_DISABLE_COMMON_QUIRKS
+ extern int usb_hcd_amd_remote_wakeup_quirk(struct pci_dev *dev);
++#else
++static inline int usb_hcd_amd_remote_wakeup_quirk(struct pci_dev *dev)
++{
++	return 0;
++}
++#endif
+ 
+ #ifdef CONFIG_PM
+ extern const struct dev_pm_ops usb_hcd_pci_pm_ops;
diff --git a/target/linux/generic/patches-4.1/820-usb_add_usb_find_device_by_name.patch b/target/linux/generic/patches-4.1/820-usb_add_usb_find_device_by_name.patch
new file mode 100644
index 0000000..906f0e2
--- /dev/null
+++ b/target/linux/generic/patches-4.1/820-usb_add_usb_find_device_by_name.patch
@@ -0,0 +1,84 @@
+--- a/drivers/usb/core/usb.c
++++ b/drivers/usb/core/usb.c
+@@ -704,6 +704,71 @@ int __usb_get_extra_descriptor(char *buf
+ }
+ EXPORT_SYMBOL_GPL(__usb_get_extra_descriptor);
+ 
++static struct usb_device *match_device_name(struct usb_device *dev,
++					    const char *name)
++{
++	struct usb_device *ret_dev = NULL;
++	struct usb_device *childdev = NULL;
++	int child;
++
++	dev_dbg(&dev->dev, "check for name %s ...\n", name);
++
++	/* see if this device matches */
++	if (strcmp(dev_name(&dev->dev), name) == 0 ) {
++		dev_dbg(&dev->dev, "matched this device!\n");
++		ret_dev = usb_get_dev(dev);
++		goto exit;
++	}
++	/* look through all of the children of this device */
++	usb_hub_for_each_child(dev, child, childdev) {
++		if (childdev) {
++			usb_lock_device(childdev);
++			ret_dev = match_device_name(childdev, name);
++			usb_unlock_device(childdev);
++			if (ret_dev)
++				goto exit;
++		}
++	}
++exit:
++	return ret_dev;
++}
++
++/**
++ * usb_find_device_by_name - find a specific usb device in the system
++ * @name: the name of the device to find
++ *
++ * Returns a pointer to a struct usb_device if such a specified usb
++ * device is present in the system currently.  The usage count of the
++ * device will be incremented if a device is found.  Make sure to call
++ * usb_put_dev() when the caller is finished with the device.
++ *
++ * If a device with the specified bus id is not found, NULL is returned.
++ */
++struct usb_device *usb_find_device_by_name(const char *name)
++{
++	struct list_head *buslist;
++	struct usb_bus *bus;
++	struct usb_device *dev = NULL;
++
++	mutex_lock(&usb_bus_list_lock);
++	for (buslist = usb_bus_list.next;
++	     buslist != &usb_bus_list;
++	     buslist = buslist->next) {
++		bus = container_of(buslist, struct usb_bus, bus_list);
++		if (!bus->root_hub)
++			continue;
++		usb_lock_device(bus->root_hub);
++		dev = match_device_name(bus->root_hub, name);
++		usb_unlock_device(bus->root_hub);
++		if (dev)
++			goto exit;
++	}
++exit:
++	mutex_unlock(&usb_bus_list_lock);
++	return dev;
++}
++EXPORT_SYMBOL_GPL(usb_find_device_by_name);
++
+ /**
+  * usb_alloc_coherent - allocate dma-consistent buffer for URB_NO_xxx_DMA_MAP
+  * @dev: device the buffer will be used with
+--- a/include/linux/usb.h
++++ b/include/linux/usb.h
+@@ -721,6 +721,7 @@ static inline bool usb_device_no_sg_cons
+ 	return udev && udev->bus && udev->bus->no_sg_constraint;
+ }
+ 
++extern struct usb_device *usb_find_device_by_name(const char *name);
+ 
+ /*-------------------------------------------------------------------------*/
+ 
diff --git a/target/linux/generic/patches-4.1/830-ledtrig_morse.patch b/target/linux/generic/patches-4.1/830-ledtrig_morse.patch
new file mode 100644
index 0000000..31b5781
--- /dev/null
+++ b/target/linux/generic/patches-4.1/830-ledtrig_morse.patch
@@ -0,0 +1,28 @@
+--- a/drivers/leds/trigger/Kconfig
++++ b/drivers/leds/trigger/Kconfig
+@@ -108,4 +108,8 @@ config LEDS_TRIGGER_CAMERA
+ 	  This enables direct flash/torch on/off by the driver, kernel space.
+ 	  If unsure, say Y.
+ 
++config LEDS_TRIGGER_MORSE
++	tristate "LED Morse Trigger"
++	depends on LEDS_TRIGGERS
++
+ endif # LEDS_TRIGGERS
+--- a/drivers/leds/Makefile
++++ b/drivers/leds/Makefile
+@@ -65,3 +65,4 @@ obj-$(CONFIG_LEDS_DAC124S085)		+= leds-d
+ 
+ # LED Triggers
+ obj-$(CONFIG_LEDS_TRIGGERS)		+= trigger/
++obj-$(CONFIG_LEDS_TRIGGER_MORSE)	+= ledtrig-morse.o
+--- a/drivers/leds/ledtrig-morse.c
++++ b/drivers/leds/ledtrig-morse.c
+@@ -26,7 +26,6 @@
+ #include <linux/list.h>
+ #include <linux/spinlock.h>
+ #include <linux/device.h>
+-#include <linux/sysdev.h>
+ #include <linux/timer.h>
+ #include <linux/ctype.h>
+ #include <linux/leds.h>
diff --git a/target/linux/generic/patches-4.1/831-ledtrig_netdev.patch b/target/linux/generic/patches-4.1/831-ledtrig_netdev.patch
new file mode 100644
index 0000000..f2a5a2a
--- /dev/null
+++ b/target/linux/generic/patches-4.1/831-ledtrig_netdev.patch
@@ -0,0 +1,60 @@
+--- a/drivers/leds/trigger/Kconfig
++++ b/drivers/leds/trigger/Kconfig
+@@ -112,4 +112,11 @@ config LEDS_TRIGGER_MORSE
+ 	tristate "LED Morse Trigger"
+ 	depends on LEDS_TRIGGERS
+ 
++config LEDS_TRIGGER_NETDEV
++	tristate "LED Netdev Trigger"
++	depends on NET && LEDS_TRIGGERS
++	help
++	  This allows LEDs to be controlled by network device activity.
++	  If unsure, say Y.
++
+ endif # LEDS_TRIGGERS
+--- a/drivers/leds/Makefile
++++ b/drivers/leds/Makefile
+@@ -66,3 +66,4 @@ obj-$(CONFIG_LEDS_DAC124S085)		+= leds-d
+ # LED Triggers
+ obj-$(CONFIG_LEDS_TRIGGERS)		+= trigger/
+ obj-$(CONFIG_LEDS_TRIGGER_MORSE)	+= ledtrig-morse.o
++obj-$(CONFIG_LEDS_TRIGGER_NETDEV)	+= ledtrig-netdev.o
+--- a/drivers/leds/ledtrig-netdev.c
++++ b/drivers/leds/ledtrig-netdev.c
+@@ -22,7 +22,6 @@
+ #include <linux/list.h>
+ #include <linux/spinlock.h>
+ #include <linux/device.h>
+-#include <linux/sysdev.h>
+ #include <linux/netdevice.h>
+ #include <linux/timer.h>
+ #include <linux/ctype.h>
+@@ -254,7 +253,7 @@ static int netdev_trig_notify(struct not
+ 			      unsigned long evt,
+ 			      void *dv)
+ {
+-	struct net_device *dev = dv;
++	struct net_device *dev = netdev_notifier_info_to_dev((struct netdev_notifier_info *) dv);
+ 	struct led_netdev_data *trigger_data = container_of(nb, struct led_netdev_data, notifier);
+ 
+ 	if (evt != NETDEV_UP && evt != NETDEV_DOWN && evt != NETDEV_CHANGE && evt != NETDEV_REGISTER && evt != NETDEV_UNREGISTER)
+@@ -294,8 +293,9 @@ done:
+ static void netdev_trig_timer(unsigned long arg)
+ {
+ 	struct led_netdev_data *trigger_data = (struct led_netdev_data *)arg;
+-	const struct net_device_stats *dev_stats;
++	struct rtnl_link_stats64 *dev_stats;
+ 	unsigned new_activity;
++	struct rtnl_link_stats64 temp;
+ 
+ 	write_lock(&trigger_data->lock);
+ 
+@@ -305,7 +305,7 @@ static void netdev_trig_timer(unsigned l
+ 		goto no_restart;
+ 	}
+ 
+-	dev_stats = dev_get_stats(trigger_data->net_dev);
++	dev_stats = dev_get_stats(trigger_data->net_dev, &temp);
+ 	new_activity =
+ 		((trigger_data->mode & MODE_TX) ? dev_stats->tx_packets : 0) +
+ 		((trigger_data->mode & MODE_RX) ? dev_stats->rx_packets : 0);
diff --git a/target/linux/generic/patches-4.1/832-ledtrig_usbdev.patch b/target/linux/generic/patches-4.1/832-ledtrig_usbdev.patch
new file mode 100644
index 0000000..564aab5
--- /dev/null
+++ b/target/linux/generic/patches-4.1/832-ledtrig_usbdev.patch
@@ -0,0 +1,31 @@
+--- a/drivers/leds/trigger/Kconfig
++++ b/drivers/leds/trigger/Kconfig
+@@ -119,4 +119,11 @@ config LEDS_TRIGGER_NETDEV
+ 	  This allows LEDs to be controlled by network device activity.
+ 	  If unsure, say Y.
+ 
++config LEDS_TRIGGER_USBDEV
++	tristate "LED USB device Trigger"
++	depends on USB && LEDS_TRIGGERS
++	help
++	  This allows LEDs to be controlled by the presence/activity of
++	  an USB device. If unsure, say N.
++
+ endif # LEDS_TRIGGERS
+--- a/drivers/leds/Makefile
++++ b/drivers/leds/Makefile
+@@ -67,3 +67,4 @@ obj-$(CONFIG_LEDS_DAC124S085)		+= leds-d
+ obj-$(CONFIG_LEDS_TRIGGERS)		+= trigger/
+ obj-$(CONFIG_LEDS_TRIGGER_MORSE)	+= ledtrig-morse.o
+ obj-$(CONFIG_LEDS_TRIGGER_NETDEV)	+= ledtrig-netdev.o
++obj-$(CONFIG_LEDS_TRIGGER_USBDEV)	+= ledtrig-usbdev.o
+--- a/drivers/leds/ledtrig-usbdev.c
++++ b/drivers/leds/ledtrig-usbdev.c
+@@ -24,7 +24,6 @@
+ #include <linux/list.h>
+ #include <linux/spinlock.h>
+ #include <linux/device.h>
+-#include <linux/sysdev.h>
+ #include <linux/timer.h>
+ #include <linux/ctype.h>
+ #include <linux/slab.h>
diff --git a/target/linux/generic/patches-4.1/834-ledtrig-libata.patch b/target/linux/generic/patches-4.1/834-ledtrig-libata.patch
new file mode 100644
index 0000000..84b722d
--- /dev/null
+++ b/target/linux/generic/patches-4.1/834-ledtrig-libata.patch
@@ -0,0 +1,153 @@
+From 52cfd51cdf6a6e14d4fb270c6343abac3bac00f4 Mon Sep 17 00:00:00 2001
+From: Daniel Golle <daniel@makrotopia.org>
+Date: Fri, 12 Dec 2014 13:38:33 +0100
+Subject: [PATCH] libata: add ledtrig support
+To: linux-ide@vger.kernel.org,
+    Tejun Heo <tj@kernel.org>
+
+This adds a LED trigger for each ATA port indicating disk activity.
+
+As this is needed only on specific platforms (NAS SoCs and such),
+these platforms should define ARCH_WANTS_LIBATA_LEDS if there
+are boards with LED(s) intended to indicate ATA disk activity and
+need the OS to take care of that.
+In that way, if not selected, LED trigger support not will be
+included in libata-core and both, codepaths and structures remain
+untouched.
+
+Signed-off-by: Daniel Golle <daniel@makrotopia.org>
+---
+ drivers/ata/Kconfig       | 16 ++++++++++++++++
+ drivers/ata/libata-core.c | 41 +++++++++++++++++++++++++++++++++++++++++
+ include/linux/libata.h    |  9 +++++++++
+ 3 files changed, 66 insertions(+)
+
+--- a/drivers/ata/Kconfig
++++ b/drivers/ata/Kconfig
+@@ -46,6 +46,22 @@ config ATA_VERBOSE_ERROR
+ 
+ 	  If unsure, say Y.
+ 
++config ARCH_WANT_LIBATA_LEDS
++	bool
++
++config ATA_LEDS
++	bool "support ATA port LED triggers"
++	depends on ARCH_WANT_LIBATA_LEDS
++	select NEW_LEDS
++	select LEDS_CLASS
++	select LEDS_TRIGGERS
++	default y
++	help
++	  This option adds a LED trigger for each registered ATA port.
++	  It is used to drive disk activity leds connected via GPIO.
++
++	  If unsure, say N.
++
+ config ATA_ACPI
+ 	bool "ATA ACPI Support"
+ 	depends on ACPI && PCI
+--- a/drivers/ata/libata-core.c
++++ b/drivers/ata/libata-core.c
+@@ -728,6 +728,19 @@ u64 ata_tf_read_block(struct ata_taskfil
+ 	return block;
+ }
+ 
++#ifdef CONFIG_ATA_LEDS
++#define LIBATA_BLINK_DELAY 20 /* ms */
++static inline void ata_led_act(struct ata_port *ap)
++{
++	unsigned long led_delay = LIBATA_BLINK_DELAY;
++
++	if (unlikely(!ap->ledtrig))
++		return;
++
++	led_trigger_blink_oneshot(ap->ledtrig, &led_delay, &led_delay, 0);
++}
++#endif
++
+ /**
+  *	ata_build_rw_tf - Build ATA taskfile for given read/write request
+  *	@tf: Target ATA taskfile
+@@ -4773,6 +4786,9 @@ struct ata_queued_cmd *ata_qc_new_init(s
+ 		if (tag < 0)
+ 			return NULL;
+ 	}
++#ifdef CONFIG_ATA_LEDS
++	ata_led_act(ap);
++#endif
+ 
+ 	qc = __ata_qc_from_tag(ap, tag);
+ 	qc->tag = tag;
+@@ -5670,6 +5686,9 @@ struct ata_port *ata_port_alloc(struct a
+ 	ap->stats.unhandled_irq = 1;
+ 	ap->stats.idle_irq = 1;
+ #endif
++#ifdef CONFIG_ATA_LEDS
++	ap->ledtrig = kzalloc(sizeof(struct led_trigger), GFP_KERNEL);
++#endif
+ 	ata_sff_port_init(ap);
+ 
+ 	return ap;
+@@ -5691,6 +5710,12 @@ static void ata_host_release(struct devi
+ 
+ 		kfree(ap->pmp_link);
+ 		kfree(ap->slave_link);
++#ifdef CONFIG_ATA_LEDS
++		if (ap->ledtrig) {
++			led_trigger_unregister(ap->ledtrig);
++			kfree(ap->ledtrig);
++		};
++#endif
+ 		kfree(ap);
+ 		host->ports[i] = NULL;
+ 	}
+@@ -6137,7 +6162,23 @@ int ata_host_register(struct ata_host *h
+ 		host->ports[i]->print_id = atomic_inc_return(&ata_print_id);
+ 		host->ports[i]->local_port_no = i + 1;
+ 	}
++#ifdef CONFIG_ATA_LEDS
++	for (i = 0; i < host->n_ports; i++) {
++		if (unlikely(!host->ports[i]->ledtrig))
++			continue;
+ 
++		snprintf(host->ports[i]->ledtrig_name,
++			sizeof(host->ports[i]->ledtrig_name), "ata%u",
++			host->ports[i]->print_id);
++
++		host->ports[i]->ledtrig->name = host->ports[i]->ledtrig_name;
++
++		if (led_trigger_register(host->ports[i]->ledtrig)) {
++			kfree(host->ports[i]->ledtrig);
++			host->ports[i]->ledtrig = NULL;
++		}
++	}
++#endif
+ 	/* Create associated sysfs transport objects  */
+ 	for (i = 0; i < host->n_ports; i++) {
+ 		rc = ata_tport_add(host->dev,host->ports[i]);
+--- a/include/linux/libata.h
++++ b/include/linux/libata.h
+@@ -38,6 +38,9 @@
+ #include <linux/acpi.h>
+ #include <linux/cdrom.h>
+ #include <linux/sched.h>
++#ifdef CONFIG_ATA_LEDS
++#include <linux/leds.h>
++#endif
+ 
+ /*
+  * Define if arch has non-standard setup.  This is a _PCI_ standard
+@@ -876,6 +879,12 @@ struct ata_port {
+ #ifdef CONFIG_ATA_ACPI
+ 	struct ata_acpi_gtm	__acpi_init_gtm; /* use ata_acpi_init_gtm() */
+ #endif
++
++#ifdef CONFIG_ATA_LEDS
++	struct led_trigger	*ledtrig;
++	char			ledtrig_name[8];
++#endif
++
+ 	/* owned by EH */
+ 	u8			sector_buf[ATA_SECT_SIZE] ____cacheline_aligned;
+ };
diff --git a/target/linux/generic/patches-4.1/840-rtc7301.patch b/target/linux/generic/patches-4.1/840-rtc7301.patch
new file mode 100644
index 0000000..148ccaa
--- /dev/null
+++ b/target/linux/generic/patches-4.1/840-rtc7301.patch
@@ -0,0 +1,250 @@
+--- a/drivers/rtc/Kconfig
++++ b/drivers/rtc/Kconfig
+@@ -1109,6 +1109,15 @@ config RTC_DRV_OPAL
+ 	  This driver can also be built as a module. If so, the module
+ 	  will be called rtc-opal.
+ 
++config RTC_DRV_RTC7301
++	tristate "Epson RTC-7301 SF/DG"
++	help
++	  If you say Y here you will get support for the
++	  Epson RTC-7301 SF/DG RTC chips.
++
++	  This driver can also be built as a module. If so, the module
++	  will be called rtc-7301.
++
+ comment "on-CPU RTC drivers"
+ 
+ config RTC_DRV_DAVINCI
+--- a/drivers/rtc/Makefile
++++ b/drivers/rtc/Makefile
+@@ -121,6 +121,7 @@ obj-$(CONFIG_RTC_DRV_RP5C01)	+= rtc-rp5c
+ obj-$(CONFIG_RTC_DRV_RS5C313)	+= rtc-rs5c313.o
+ obj-$(CONFIG_RTC_DRV_RS5C348)	+= rtc-rs5c348.o
+ obj-$(CONFIG_RTC_DRV_RS5C372)	+= rtc-rs5c372.o
++obj-$(CONFIG_RTC_DRV_RTC7301)	+= rtc-rtc7301.o
+ obj-$(CONFIG_RTC_DRV_RV3029C2)	+= rtc-rv3029c2.o
+ obj-$(CONFIG_RTC_DRV_RX4581)	+= rtc-rx4581.o
+ obj-$(CONFIG_RTC_DRV_RX8025)	+= rtc-rx8025.o
+--- /dev/null
++++ b/drivers/rtc/rtc-rtc7301.c
+@@ -0,0 +1,219 @@
++/*
++ * Driver for Epson RTC-7301SF/DG
++ *
++ * Copyright (C) 2009 Jose Vasconcellos
++ *
++ * This program is free software; you can redistribute it and/or modify
++ * it under the terms of the GNU General Public License version 2 as
++ * published by the Free Software Foundation.
++ */
++
++#include <linux/module.h>
++#include <linux/rtc.h>
++#include <linux/platform_device.h>
++#include <linux/io.h>
++#include <linux/delay.h>
++#include <linux/bcd.h>
++
++#define RTC_NAME "rtc7301"
++#define RTC_VERSION "0.1"
++
++/* Epson RTC-7301 register addresses */
++#define RTC7301_SEC		0x00
++#define RTC7301_SEC10		0x01
++#define RTC7301_MIN		0x02
++#define RTC7301_MIN10		0x03
++#define RTC7301_HOUR		0x04
++#define RTC7301_HOUR10		0x05
++#define RTC7301_WEEKDAY		0x06
++#define RTC7301_DAY		0x07
++#define RTC7301_DAY10		0x08
++#define RTC7301_MON		0x09
++#define RTC7301_MON10		0x0A
++#define RTC7301_YEAR		0x0B
++#define RTC7301_YEAR10		0x0C
++#define RTC7301_YEAR100		0x0D
++#define RTC7301_YEAR1000	0x0E
++#define RTC7301_CTRLREG		0x0F
++
++static uint8_t __iomem *rtc7301_base;
++
++#define read_reg(offset) (readb(rtc7301_base + offset) & 0xf)
++#define write_reg(offset, data) writeb(data, rtc7301_base + (offset))
++
++#define rtc7301_isbusy() (read_reg(RTC7301_CTRLREG) & 1)
++
++static void rtc7301_init_settings(void)
++{
++	int i;
++
++	write_reg(RTC7301_CTRLREG, 2);
++	write_reg(RTC7301_YEAR1000, 2);
++	udelay(122);
++
++	/* bank 1 */
++	write_reg(RTC7301_CTRLREG, 6);
++	for (i=0; i<15; i++)
++		write_reg(i, 0);
++
++	/* bank 2 */
++	write_reg(RTC7301_CTRLREG, 14);
++	for (i=0; i<15; i++)
++		write_reg(i, 0);
++	write_reg(RTC7301_CTRLREG, 0);
++}
++
++static int rtc7301_get_datetime(struct device *dev, struct rtc_time *dt)
++{
++	int cnt;
++	uint8_t buf[16];
++
++	cnt = 0;
++	while (rtc7301_isbusy()) {
++		udelay(244);
++		if (cnt++ > 100) {
++			dev_err(dev, "%s: timeout error %x\n", __func__, rtc7301_base[RTC7301_CTRLREG]);
++			return -EIO;
++		}
++	}
++
++	for (cnt=0; cnt<16; cnt++)
++		buf[cnt] = read_reg(cnt);
++
++	if (buf[RTC7301_SEC10] & 8) {
++		dev_err(dev, "%s: RTC not set\n", __func__);
++		return -EINVAL;
++	}
++
++	memset(dt, 0, sizeof(*dt));
++
++	dt->tm_sec =  buf[RTC7301_SEC] + buf[RTC7301_SEC10]*10;
++	dt->tm_min =  buf[RTC7301_MIN] + buf[RTC7301_MIN10]*10;
++	dt->tm_hour = buf[RTC7301_HOUR] + buf[RTC7301_HOUR10]*10;
++
++	dt->tm_mday = buf[RTC7301_DAY] + buf[RTC7301_DAY10]*10;
++	dt->tm_mon =  buf[RTC7301_MON] + buf[RTC7301_MON10]*10 - 1;
++	dt->tm_year = buf[RTC7301_YEAR] + buf[RTC7301_YEAR10]*10 +
++		      buf[RTC7301_YEAR100]*100 +
++		      ((buf[RTC7301_YEAR1000] & 3)*1000) - 1900;
++
++	/* the rtc device may contain illegal values on power up
++	 * according to the data sheet. make sure they are valid.
++	 */
++
++	return rtc_valid_tm(dt);
++}
++
++static int rtc7301_set_datetime(struct device *dev, struct rtc_time *dt)
++{
++	int data;
++
++	data = dt->tm_year + 1900;
++	if (data >= 2100 || data < 1900)
++		return -EINVAL;
++
++	write_reg(RTC7301_CTRLREG, 2);
++       	udelay(122);
++
++	data = bin2bcd(dt->tm_sec);
++	write_reg(RTC7301_SEC, data);
++	write_reg(RTC7301_SEC10, (data >> 4));
++
++	data = bin2bcd(dt->tm_min);
++	write_reg(RTC7301_MIN, data );
++	write_reg(RTC7301_MIN10, (data >> 4));
++
++	data = bin2bcd(dt->tm_hour);
++	write_reg(RTC7301_HOUR, data);
++	write_reg(RTC7301_HOUR10, (data >> 4));
++
++	data = bin2bcd(dt->tm_mday);
++	write_reg(RTC7301_DAY, data);
++	write_reg(RTC7301_DAY10, (data>> 4));
++
++	data = bin2bcd(dt->tm_mon + 1);
++	write_reg(RTC7301_MON, data);
++	write_reg(RTC7301_MON10, (data >> 4));
++
++	data = bin2bcd(dt->tm_year % 100);
++	write_reg(RTC7301_YEAR, data);
++	write_reg(RTC7301_YEAR10, (data >> 4));
++	data = bin2bcd((1900 + dt->tm_year) / 100);
++	write_reg(RTC7301_YEAR100, data);
++
++	data = bin2bcd(dt->tm_wday);
++	write_reg(RTC7301_WEEKDAY, data);
++
++	write_reg(RTC7301_CTRLREG, 0);
++
++	return 0;
++}
++
++static const struct rtc_class_ops rtc7301_rtc_ops = {
++	.read_time	= rtc7301_get_datetime,
++	.set_time	= rtc7301_set_datetime,
++};
++
++static int rtc7301_probe(struct platform_device *pdev)
++{
++	struct rtc_device *rtc;
++	struct resource *res;
++
++	res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
++	if (!res)
++		return -ENOENT;
++
++	rtc7301_base = ioremap_nocache(res->start, 0x1000 /*res->end - res->start + 1*/);
++	if (!rtc7301_base)
++		return -EINVAL;
++
++	rtc = rtc_device_register(RTC_NAME, &pdev->dev,
++				&rtc7301_rtc_ops, THIS_MODULE);
++	if (IS_ERR(rtc)) {
++		iounmap(rtc7301_base);
++		return PTR_ERR(rtc);
++	}
++
++	platform_set_drvdata(pdev, rtc);
++
++	rtc7301_init_settings();
++	return 0;
++}
++
++static int rtc7301_remove(struct platform_device *pdev)
++{
++	struct rtc_device *rtc = platform_get_drvdata(pdev);
++
++	if (rtc)
++		rtc_device_unregister(rtc);
++	if (rtc7301_base)
++		iounmap(rtc7301_base);
++	return 0;
++}
++
++static struct platform_driver rtc7301_driver = {
++	.driver = {
++		.name	= RTC_NAME,
++		.owner	= THIS_MODULE,
++	},
++	.probe	= rtc7301_probe,
++	.remove = rtc7301_remove,
++};
++
++static __init int rtc7301_init(void)
++{
++	return platform_driver_register(&rtc7301_driver);
++}
++module_init(rtc7301_init);
++
++static __exit void rtc7301_exit(void)
++{
++	platform_driver_unregister(&rtc7301_driver);
++}
++module_exit(rtc7301_exit);
++
++MODULE_DESCRIPTION("Epson 7301 RTC driver");
++MODULE_AUTHOR("Jose Vasconcellos <jvasco@verizon.net>");
++MODULE_LICENSE("GPL");
++MODULE_ALIAS("platform:" RTC_NAME);
++MODULE_VERSION(RTC_VERSION);
diff --git a/target/linux/generic/patches-4.1/841-rtc_pt7c4338.patch b/target/linux/generic/patches-4.1/841-rtc_pt7c4338.patch
new file mode 100644
index 0000000..5de1b87
--- /dev/null
+++ b/target/linux/generic/patches-4.1/841-rtc_pt7c4338.patch
@@ -0,0 +1,247 @@
+--- a/drivers/rtc/Kconfig
++++ b/drivers/rtc/Kconfig
+@@ -596,6 +596,15 @@ config RTC_DRV_S5M
+ 	  This driver can also be built as a module. If so, the module
+ 	  will be called rtc-s5m.
+ 
++config RTC_DRV_PT7C4338
++	tristate "Pericom Technology Inc. PT7C4338 RTC"
++	help
++	  If you say yes here you get support for the Pericom Technology
++	  Inc. PT7C4338 RTC chip.
++
++	  This driver can also be built as a module. If so, the module
++	  will be called rtc-pt7c4338.
++
+ endif # I2C
+ 
+ comment "SPI RTC drivers"
+--- a/drivers/rtc/Makefile
++++ b/drivers/rtc/Makefile
+@@ -112,6 +112,7 @@ obj-$(CONFIG_RTC_DRV_PL030)	+= rtc-pl030
+ obj-$(CONFIG_RTC_DRV_PL031)	+= rtc-pl031.o
+ obj-$(CONFIG_RTC_DRV_PM8XXX)	+= rtc-pm8xxx.o
+ obj-$(CONFIG_RTC_DRV_PS3)	+= rtc-ps3.o
++obj-$(CONFIG_RTC_DRV_PT7C4338)	+= rtc-pt7c4338.o
+ obj-$(CONFIG_RTC_DRV_PUV3)	+= rtc-puv3.o
+ obj-$(CONFIG_RTC_DRV_PXA)	+= rtc-pxa.o
+ obj-$(CONFIG_RTC_DRV_R9701)	+= rtc-r9701.o
+--- /dev/null
++++ b/drivers/rtc/rtc-pt7c4338.c
+@@ -0,0 +1,216 @@
++/*
++ * Copyright 2010 Freescale Semiconductor, Inc.
++ *
++ * Author:	Priyanka Jain <Priyanka.Jain@freescale.com>
++ *
++ * See file CREDITS for list of people who contributed to this
++ * project.
++ *
++ * This program is free software; you can redistribute it and/or
++ * modify it under the terms of the GNU General Public License as
++ * published by the Free Software Foundation; either version 2 of
++ * the License, or (at your option) any later version.
++ *
++ * This program is distributed in the hope that it will be useful,
++ * but WITHOUT ANY WARRANTY; without even the implied warranty of
++ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.See the
++ * GNU General Public License for more details.
++ *
++ * You should have received a copy of the GNU General Public License
++ * along with this program; if not, write to the Free Software
++ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
++ * MA 02111-1307 USA
++ */
++
++/*
++ * This file provides Date & Time support (no alarms) for PT7C4338 chip.
++ *
++ * This file is based on drivers/rtc/rtc-ds1307.c
++ *
++ * PT7C4338 chip is manufactured by Pericom Technology Inc.
++ * It is a serial real-time clock which provides
++ * 1)Low-power clock/calendar.
++ * 2)Programmable square-wave output.
++ * It has 56 bytes of nonvolatile RAM.
++ */
++
++#include <linux/kernel.h>
++#include <linux/module.h>
++#include <linux/slab.h>
++#include <linux/i2c.h>
++#include <linux/rtc.h>
++#include <linux/bcd.h>
++
++/* RTC register addresses */
++#define PT7C4338_REG_SECONDS          0x00
++#define PT7C4338_REG_MINUTES          0x01
++#define PT7C4338_REG_HOURS            0x02
++#define PT7C4338_REG_AMPM             0x02
++#define PT7C4338_REG_DAY              0x03
++#define PT7C4338_REG_DATE             0x04
++#define PT7C4338_REG_MONTH            0x05
++#define PT7C4338_REG_YEAR             0x06
++#define PT7C4338_REG_CTRL_STAT        0x07
++
++/* RTC second register address bit */
++#define PT7C4338_SEC_BIT_CH           0x80	/*Clock Halt (in Register 0)*/
++
++/* RTC control and status register bits */
++#define PT7C4338_CTRL_STAT_BIT_RS0    0x1	/*Rate select 0*/
++#define PT7C4338_CTRL_STAT_BIT_RS1    0x2	/*Rate select 1*/
++#define PT7C4338_CTRL_STAT_BIT_SQWE   0x10	/*Square Wave Enable*/
++#define PT7C4338_CTRL_STAT_BIT_OSF    0x20	/*Oscillator Stop Flag*/
++#define PT7C4338_CTRL_STAT_BIT_OUT    0x80	/*Output Level Control*/
++
++static const struct i2c_device_id pt7c4338_id[] = {
++	{ "pt7c4338", 0 },
++	{ }
++};
++MODULE_DEVICE_TABLE(i2c, pt7c4338_id);
++
++struct pt7c4338{
++	struct i2c_client *client;
++	struct rtc_device *rtc;
++};
++
++static int pt7c4338_read_time(struct device *dev, struct rtc_time *time)
++{
++	struct i2c_client *client = to_i2c_client(dev);
++	int ret;
++	u8 buf[7];
++	u8 year, month, day, hour, minute, second;
++	u8 week, twelve_hr, am_pm;
++
++	ret = i2c_smbus_read_i2c_block_data(client,
++			PT7C4338_REG_SECONDS, 7, buf);
++	if (ret < 0)
++		return ret;
++	if (ret < 7)
++		return -EIO;
++
++	second = buf[0];
++	minute = buf[1];
++	hour = buf[2];
++	week = buf[3];
++	day = buf[4];
++	month = buf[5];
++	year = buf[6];
++
++	/* Extract additional information for AM/PM */
++	twelve_hr = hour & 0x40;
++	am_pm = hour & 0x20;
++
++	/* Write to rtc_time structure */
++	time->tm_sec = bcd2bin(second & 0x7f);
++	time->tm_min = bcd2bin(minute & 0x7f);
++	if (twelve_hr) {
++		/* Convert to 24 hr */
++		if (am_pm)
++			time->tm_hour = bcd2bin(hour & 0x10) + 12;
++		else
++			time->tm_hour = bcd2bin(hour & 0xBF);
++	} else {
++		time->tm_hour = bcd2bin(hour);
++	}
++
++	time->tm_wday = bcd2bin(week & 0x07) - 1;
++	time->tm_mday = bcd2bin(day & 0x3f);
++	time->tm_mon = bcd2bin(month & 0x1F) - 1;
++	/* assume 20YY not 19YY */
++	time->tm_year = bcd2bin(year) + 100;
++
++	return 0;
++}
++
++static int pt7c4338_set_time(struct device *dev, struct rtc_time *time)
++{
++	struct i2c_client *client = to_i2c_client(dev);
++	u8 buf[7];
++
++	/* Extract time from rtc_time and load into pt7c4338*/
++	buf[0] = bin2bcd(time->tm_sec);
++	buf[1] = bin2bcd(time->tm_min);
++	buf[2] = bin2bcd(time->tm_hour);
++	buf[3] = bin2bcd(time->tm_wday + 1); /* Day of the week */
++	buf[4] = bin2bcd(time->tm_mday); /* Date */
++	buf[5] = bin2bcd(time->tm_mon + 1);
++
++	/* assume 20YY not 19YY */
++	if (time->tm_year >= 100)
++		buf[6] = bin2bcd(time->tm_year - 100);
++	else
++		buf[6] = bin2bcd(time->tm_year);
++
++	return i2c_smbus_write_i2c_block_data(client,
++					PT7C4338_REG_SECONDS, 7, buf);
++}
++
++static const struct rtc_class_ops pt7c4338_rtc_ops = {
++	.read_time = pt7c4338_read_time,
++	.set_time = pt7c4338_set_time,
++};
++
++static int pt7c4338_probe(struct i2c_client *client,
++		const struct i2c_device_id *id)
++{
++	struct pt7c4338 *pt7c4338;
++	struct i2c_adapter *adapter = to_i2c_adapter(client->dev.parent);
++	int ret;
++
++	pt7c4338 = kzalloc(sizeof(struct pt7c4338), GFP_KERNEL);
++	if (!pt7c4338)
++		return -ENOMEM;
++
++	pt7c4338->client = client;
++	i2c_set_clientdata(client, pt7c4338);
++	pt7c4338->rtc = rtc_device_register(client->name, &client->dev,
++					&pt7c4338_rtc_ops, THIS_MODULE);
++	if (IS_ERR(pt7c4338->rtc)) {
++		ret = PTR_ERR(pt7c4338->rtc);
++		dev_err(&client->dev, "unable to register the class device\n");
++		goto out_free;
++	}
++
++	return 0;
++out_free:
++	i2c_set_clientdata(client, NULL);
++	kfree(pt7c4338);
++	return ret;
++}
++
++static int pt7c4338_remove(struct i2c_client *client)
++{
++	struct pt7c4338 *pt7c4338 = i2c_get_clientdata(client);
++
++	rtc_device_unregister(pt7c4338->rtc);
++	i2c_set_clientdata(client, NULL);
++	kfree(pt7c4338);
++	return 0;
++}
++
++static struct i2c_driver pt7c4338_driver = {
++	.driver = {
++		.name = "rtc-pt7c4338",
++		.owner = THIS_MODULE,
++	},
++	.probe = pt7c4338_probe,
++	.remove = pt7c4338_remove,
++	.id_table = pt7c4338_id,
++};
++
++static int __init pt7c4338_init(void)
++{
++	return i2c_add_driver(&pt7c4338_driver);
++}
++
++static void __exit pt7c4338_exit(void)
++{
++	i2c_del_driver(&pt7c4338_driver);
++}
++
++module_init(pt7c4338_init);
++module_exit(pt7c4338_exit);
++
++MODULE_AUTHOR("Priyanka Jain <Priyanka.Jain@freescale.com>");
++MODULE_DESCRIPTION("pericom Technology Inc. PT7C4338 RTC Driver");
++MODULE_LICENSE("GPL");
diff --git a/target/linux/generic/patches-4.1/861-04_spi_gpio_implement_spi_delay.patch b/target/linux/generic/patches-4.1/861-04_spi_gpio_implement_spi_delay.patch
new file mode 100644
index 0000000..fc1b40c
--- /dev/null
+++ b/target/linux/generic/patches-4.1/861-04_spi_gpio_implement_spi_delay.patch
@@ -0,0 +1,58 @@
+Implement the SPI-GPIO delay function for busses that need speed limitation.
+
+--mb
+
+
+
+--- a/drivers/spi/spi-gpio.c
++++ b/drivers/spi/spi-gpio.c
+@@ -17,6 +17,7 @@
+ #include <linux/module.h>
+ #include <linux/platform_device.h>
+ #include <linux/gpio.h>
++#include <linux/delay.h>
+ #include <linux/of.h>
+ #include <linux/of_device.h>
+ #include <linux/of_gpio.h>
+@@ -69,6 +70,7 @@ struct spi_gpio {
+  *		#define	SPI_MOSI_GPIO	120
+  *		#define	SPI_SCK_GPIO	121
+  *		#define	SPI_N_CHIPSEL	4
++ *		#undef NEED_SPIDELAY
+  *		#include "spi-gpio.c"
+  */
+ 
+@@ -76,6 +78,7 @@ struct spi_gpio {
+ #define DRIVER_NAME	"spi_gpio"
+ 
+ #define GENERIC_BITBANG	/* vs tight inlines */
++#define NEED_SPIDELAY	1
+ 
+ /* all functions referencing these symbols must define pdata */
+ #define SPI_MISO_GPIO	((pdata)->miso)
+@@ -126,12 +129,20 @@ static inline int getmiso(const struct s
+ #undef pdata
+ 
+ /*
+- * NOTE:  this clocks "as fast as we can".  It "should" be a function of the
+- * requested device clock.  Software overhead means we usually have trouble
+- * reaching even one Mbit/sec (except when we can inline bitops), so for now
+- * we'll just assume we never need additional per-bit slowdowns.
++ * NOTE:  to clock "as fast as we can", set spi_device.max_speed_hz
++ * and spi_transfer.speed_hz to 0.
++ * Otherwise this is a function of the requested device clock.
++ * Software overhead means we usually have trouble
++ * reaching even one Mbit/sec (except when we can inline bitops). So on small
++ * embedded devices with fast SPI slaves you usually don't need a delay.
+  */
+-#define spidelay(nsecs)	do {} while (0)
++static inline void spidelay(unsigned nsecs)
++{
++#ifdef NEED_SPIDELAY
++	if (unlikely(nsecs))
++		ndelay(nsecs);
++#endif /* NEED_SPIDELAY */
++}
+ 
+ #include "spi-bitbang-txrx.h"
+ 
diff --git a/target/linux/generic/patches-4.1/862-gpio_spi_driver.patch b/target/linux/generic/patches-4.1/862-gpio_spi_driver.patch
new file mode 100644
index 0000000..be05938
--- /dev/null
+++ b/target/linux/generic/patches-4.1/862-gpio_spi_driver.patch
@@ -0,0 +1,373 @@
+THIS CODE IS DEPRECATED.
+
+Please use the new mainline SPI-GPIO driver, as of 2.6.29.
+
+--mb
+
+
+
+---
+ drivers/spi/Kconfig              |    9 +
+ drivers/spi/Makefile             |    1 
+ drivers/spi/spi_gpio_old.c       |  251 +++++++++++++++++++++++++++++++++++++++
+ include/linux/spi/spi_gpio_old.h |   73 +++++++++++
+ 4 files changed, 334 insertions(+)
+
+--- /dev/null
++++ b/include/linux/spi/spi_gpio_old.h
+@@ -0,0 +1,73 @@
++/*
++ * spi_gpio interface to platform code
++ *
++ * Copyright (c) 2008 Piotr Skamruk
++ * Copyright (c) 2008 Michael Buesch
++ *
++ * This program is free software; you can redistribute it and/or modify
++ * it under the terms of the GNU General Public License version 2 as
++ * published by the Free Software Foundation.
++ */
++#ifndef _LINUX_SPI_SPI_GPIO
++#define _LINUX_SPI_SPI_GPIO
++
++#include <linux/types.h>
++#include <linux/spi/spi.h>
++
++
++/**
++ * struct spi_gpio_platform_data - Data definitions for a SPI-GPIO device.
++ *
++ * This structure holds information about a GPIO-based SPI device.
++ *
++ * @pin_clk: The GPIO pin number of the CLOCK pin.
++ *
++ * @pin_miso: The GPIO pin number of the MISO pin.
++ *
++ * @pin_mosi: The GPIO pin number of the MOSI pin.
++ *
++ * @pin_cs: The GPIO pin number of the CHIPSELECT pin.
++ *
++ * @cs_activelow: If true, the chip is selected when the CS line is low.
++ *
++ * @no_spi_delay: If true, no delay is done in the lowlevel bitbanging.
++ *                Note that doing no delay is not standards compliant,
++ *                but it might be needed to speed up transfers on some
++ *                slow embedded machines.
++ *
++ * @boardinfo_setup: This callback is called after the
++ *                   SPI master device was registered, but before the
++ *                   device is registered.
++ * @boardinfo_setup_data: Data argument passed to boardinfo_setup().
++ */
++struct spi_gpio_platform_data {
++	unsigned int pin_clk;
++	unsigned int pin_miso;
++	unsigned int pin_mosi;
++	unsigned int pin_cs;
++	bool cs_activelow;
++	bool no_spi_delay;
++	int (*boardinfo_setup)(struct spi_board_info *bi,
++			       struct spi_master *master,
++			       void *data);
++	void *boardinfo_setup_data;
++};
++
++/**
++ * SPI_GPIO_PLATDEV_NAME - The platform device name string.
++ *
++ * The name string that has to be used for platform_device_alloc
++ * when allocating a spi-gpio device.
++ */
++#define SPI_GPIO_PLATDEV_NAME	"spi-gpio"
++
++/**
++ * spi_gpio_next_id - Get another platform device ID number.
++ *
++ * This returns the next platform device ID number that has to be used
++ * for platform_device_alloc. The ID is opaque and should not be used for
++ * anything else.
++ */
++int spi_gpio_next_id(void);
++
++#endif /* _LINUX_SPI_SPI_GPIO */
+--- /dev/null
++++ b/drivers/spi/spi_gpio_old.c
+@@ -0,0 +1,251 @@
++/*
++ * Bitbanging SPI bus driver using GPIO API
++ *
++ * Copyright (c) 2008 Piotr Skamruk
++ * Copyright (c) 2008 Michael Buesch
++ *
++ * based on spi_s3c2410_gpio.c
++ *   Copyright (c) 2006 Ben Dooks
++ *   Copyright (c) 2006 Simtec Electronics
++ * and on i2c-gpio.c
++ *   Copyright (C) 2007 Atmel Corporation
++ *
++ * This program is free software; you can redistribute it and/or modify
++ * it under the terms of the GNU General Public License version 2 as
++ * published by the Free Software Foundation.
++ */
++
++#include <linux/kernel.h>
++#include <linux/init.h>
++#include <linux/delay.h>
++#include <linux/spinlock.h>
++#include <linux/workqueue.h>
++#include <linux/module.h>
++#include <linux/platform_device.h>
++#include <linux/spi/spi.h>
++#include <linux/spi/spi_bitbang.h>
++#include <linux/spi/spi_gpio_old.h>
++#include <linux/gpio.h>
++#include <asm/atomic.h>
++
++
++struct spi_gpio {
++	struct spi_bitbang bitbang;
++	struct spi_gpio_platform_data *info;
++	struct platform_device *pdev;
++	struct spi_board_info bi;
++};
++
++
++static inline struct spi_gpio *spidev_to_sg(struct spi_device *dev)
++{
++	return dev->controller_data;
++}
++
++static inline void setsck(struct spi_device *dev, int val)
++{
++	struct spi_gpio *sp = spidev_to_sg(dev);
++	gpio_set_value(sp->info->pin_clk, val ? 1 : 0);
++}
++
++static inline void setmosi(struct spi_device *dev, int val)
++{
++	struct spi_gpio *sp = spidev_to_sg(dev);
++	gpio_set_value(sp->info->pin_mosi, val ? 1 : 0);
++}
++
++static inline u32 getmiso(struct spi_device *dev)
++{
++	struct spi_gpio *sp = spidev_to_sg(dev);
++	return gpio_get_value(sp->info->pin_miso) ? 1 : 0;
++}
++
++static inline void do_spidelay(struct spi_device *dev, unsigned nsecs)
++{
++	struct spi_gpio *sp = spidev_to_sg(dev);
++
++	if (!sp->info->no_spi_delay)
++		ndelay(nsecs);
++}
++
++#define spidelay(nsecs) do {					\
++	/* Steal the spi_device pointer from our caller.	\
++	 * The bitbang-API should probably get fixed here... */	\
++	do_spidelay(spi, nsecs);				\
++  } while (0)
++
++#define EXPAND_BITBANG_TXRX
++#include "spi-bitbang-txrx.h"
++
++static u32 spi_gpio_txrx_mode0(struct spi_device *spi,
++			       unsigned nsecs, u32 word, u8 bits)
++{
++	return bitbang_txrx_be_cpha0(spi, nsecs, 0, 0, word, bits);
++}
++
++static u32 spi_gpio_txrx_mode1(struct spi_device *spi,
++			       unsigned nsecs, u32 word, u8 bits)
++{
++	return bitbang_txrx_be_cpha1(spi, nsecs, 0, 0, word, bits);
++}
++
++static u32 spi_gpio_txrx_mode2(struct spi_device *spi,
++			       unsigned nsecs, u32 word, u8 bits)
++{
++	return bitbang_txrx_be_cpha0(spi, nsecs, 1, 0, word, bits);
++}
++
++static u32 spi_gpio_txrx_mode3(struct spi_device *spi,
++			       unsigned nsecs, u32 word, u8 bits)
++{
++	return bitbang_txrx_be_cpha1(spi, nsecs, 1, 0, word, bits);
++}
++
++static void spi_gpio_chipselect(struct spi_device *dev, int on)
++{
++	struct spi_gpio *sp = spidev_to_sg(dev);
++
++	if (sp->info->cs_activelow)
++		on = !on;
++	gpio_set_value(sp->info->pin_cs, on ? 1 : 0);
++}
++
++static int spi_gpio_probe(struct platform_device *pdev)
++{
++	struct spi_master *master;
++	struct spi_gpio_platform_data *pdata;
++	struct spi_gpio *sp;
++	struct spi_device *spidev;
++	int err;
++
++	pdata = pdev->dev.platform_data;
++	if (!pdata)
++		return -ENXIO;
++
++	err = -ENOMEM;
++	master = spi_alloc_master(&pdev->dev, sizeof(struct spi_gpio));
++	if (!master)
++		goto err_alloc_master;
++
++	sp = spi_master_get_devdata(master);
++	platform_set_drvdata(pdev, sp);
++	sp->info = pdata;
++
++	err = gpio_request(pdata->pin_clk, "spi_clock");
++	if (err)
++		goto err_request_clk;
++	err = gpio_request(pdata->pin_mosi, "spi_mosi");
++	if (err)
++		goto err_request_mosi;
++	err = gpio_request(pdata->pin_miso, "spi_miso");
++	if (err)
++		goto err_request_miso;
++	err = gpio_request(pdata->pin_cs, "spi_cs");
++	if (err)
++		goto err_request_cs;
++
++	sp->bitbang.master = spi_master_get(master);
++	sp->bitbang.master->bus_num = -1;
++	sp->bitbang.master->num_chipselect = 1;
++	sp->bitbang.chipselect = spi_gpio_chipselect;
++	sp->bitbang.txrx_word[SPI_MODE_0] = spi_gpio_txrx_mode0;
++	sp->bitbang.txrx_word[SPI_MODE_1] = spi_gpio_txrx_mode1;
++	sp->bitbang.txrx_word[SPI_MODE_2] = spi_gpio_txrx_mode2;
++	sp->bitbang.txrx_word[SPI_MODE_3] = spi_gpio_txrx_mode3;
++
++	gpio_direction_output(pdata->pin_clk, 0);
++	gpio_direction_output(pdata->pin_mosi, 0);
++	gpio_direction_output(pdata->pin_cs,
++			      pdata->cs_activelow ? 1 : 0);
++	gpio_direction_input(pdata->pin_miso);
++
++	err = spi_bitbang_start(&sp->bitbang);
++	if (err)
++		goto err_no_bitbang;
++	err = pdata->boardinfo_setup(&sp->bi, master,
++				     pdata->boardinfo_setup_data);
++	if (err)
++		goto err_bi_setup;
++	sp->bi.controller_data = sp;
++	spidev = spi_new_device(master, &sp->bi);
++	if (!spidev)
++		goto err_new_dev;
++
++	return 0;
++
++err_new_dev:
++err_bi_setup:
++	spi_bitbang_stop(&sp->bitbang);
++err_no_bitbang:
++	spi_master_put(sp->bitbang.master);
++	gpio_free(pdata->pin_cs);
++err_request_cs:
++	gpio_free(pdata->pin_miso);
++err_request_miso:
++	gpio_free(pdata->pin_mosi);
++err_request_mosi:
++	gpio_free(pdata->pin_clk);
++err_request_clk:
++	kfree(master);
++
++err_alloc_master:
++	return err;
++}
++
++static int spi_gpio_remove(struct platform_device *pdev)
++{
++	struct spi_gpio *sp;
++	struct spi_gpio_platform_data *pdata;
++
++	pdata = pdev->dev.platform_data;
++	sp = platform_get_drvdata(pdev);
++
++	gpio_free(pdata->pin_clk);
++	gpio_free(pdata->pin_mosi);
++	gpio_free(pdata->pin_miso);
++	gpio_free(pdata->pin_cs);
++	spi_bitbang_stop(&sp->bitbang);
++	spi_master_put(sp->bitbang.master);
++
++	return 0;
++}
++
++static struct platform_driver spi_gpio_driver = {
++	.driver		= {
++		.name	= SPI_GPIO_PLATDEV_NAME,
++		.owner	= THIS_MODULE,
++	},
++	.probe		= spi_gpio_probe,
++	.remove		= spi_gpio_remove,
++};
++
++int spi_gpio_next_id(void)
++{
++	static atomic_t counter = ATOMIC_INIT(-1);
++
++	return atomic_inc_return(&counter);
++}
++EXPORT_SYMBOL(spi_gpio_next_id);
++
++static int __init spi_gpio_init(void)
++{
++	int err;
++
++	err = platform_driver_register(&spi_gpio_driver);
++	if (err)
++		printk(KERN_ERR "spi-gpio: register failed: %d\n", err);
++
++	return err;
++}
++module_init(spi_gpio_init);
++
++static void __exit spi_gpio_exit(void)
++{
++	platform_driver_unregister(&spi_gpio_driver);
++}
++module_exit(spi_gpio_exit);
++
++MODULE_AUTHOR("Piot Skamruk <piotr.skamruk at gmail.com>");
++MODULE_AUTHOR("Michael Buesch");
++MODULE_DESCRIPTION("Platform independent GPIO bitbanging SPI driver");
++MODULE_LICENSE("GPL v2");
+--- a/drivers/spi/Kconfig
++++ b/drivers/spi/Kconfig
+@@ -242,6 +242,15 @@ config SPI_IMG_SPFI
+ 	  This enables support for the SPFI master controller found on
+ 	  IMG SoCs.
+ 
++config SPI_GPIO_OLD
++	tristate "Old GPIO API based bitbanging SPI controller (DEPRECATED)"
++	depends on SPI_MASTER && GPIOLIB
++	select SPI_BITBANG
++	help
++	  This code is deprecated. Please use the new mainline SPI-GPIO driver.
++
++	  If unsure, say N.
++
+ config SPI_IMX
+ 	tristate "Freescale i.MX SPI controllers"
+ 	depends on ARCH_MXC || COMPILE_TEST
+--- a/drivers/spi/Makefile
++++ b/drivers/spi/Makefile
+@@ -41,6 +41,7 @@ obj-$(CONFIG_SPI_FSL_LIB)		+= spi-fsl-li
+ obj-$(CONFIG_SPI_FSL_ESPI)		+= spi-fsl-espi.o
+ obj-$(CONFIG_SPI_FSL_SPI)		+= spi-fsl-spi.o
+ obj-$(CONFIG_SPI_GPIO)			+= spi-gpio.o
++obj-$(CONFIG_SPI_GPIO_OLD)		+= spi_gpio_old.o
+ obj-$(CONFIG_SPI_IMG_SPFI)		+= spi-img-spfi.o
+ obj-$(CONFIG_SPI_IMX)			+= spi-imx.o
+ obj-$(CONFIG_SPI_LM70_LLP)		+= spi-lm70llp.o
diff --git a/target/linux/generic/patches-4.1/863-gpiommc.patch b/target/linux/generic/patches-4.1/863-gpiommc.patch
new file mode 100644
index 0000000..bd3cc84
--- /dev/null
+++ b/target/linux/generic/patches-4.1/863-gpiommc.patch
@@ -0,0 +1,844 @@
+--- /dev/null
++++ b/drivers/mmc/host/gpiommc.c
+@@ -0,0 +1,609 @@
++/*
++ * Driver an MMC/SD card on a bitbanging GPIO SPI bus.
++ * This module hooks up the mmc_spi and spi_gpio modules and also
++ * provides a configfs interface.
++ *
++ * Copyright 2008 Michael Buesch <mb@bu3sch.de>
++ *
++ * Licensed under the GNU/GPL. See COPYING for details.
++ */
++
++#include <linux/module.h>
++#include <linux/mmc/gpiommc.h>
++#include <linux/platform_device.h>
++#include <linux/list.h>
++#include <linux/mutex.h>
++#include <linux/spi/spi_gpio_old.h>
++#include <linux/configfs.h>
++#include <linux/gpio.h>
++#include <asm/atomic.h>
++
++
++#define PFX				"gpio-mmc: "
++
++
++struct gpiommc_device {
++	struct platform_device *pdev;
++	struct platform_device *spi_pdev;
++	struct spi_board_info boardinfo;
++};
++
++
++MODULE_DESCRIPTION("GPIO based MMC driver");
++MODULE_AUTHOR("Michael Buesch");
++MODULE_LICENSE("GPL");
++
++
++static int gpiommc_boardinfo_setup(struct spi_board_info *bi,
++				   struct spi_master *master,
++				   void *data)
++{
++	struct gpiommc_device *d = data;
++	struct gpiommc_platform_data *pdata = d->pdev->dev.platform_data;
++
++	/* Bind the SPI master to the MMC-SPI host driver. */
++	strlcpy(bi->modalias, "mmc_spi", sizeof(bi->modalias));
++
++	bi->max_speed_hz = pdata->max_bus_speed;
++	bi->bus_num = master->bus_num;
++	bi->mode = pdata->mode;
++
++	return 0;
++}
++
++static int gpiommc_probe(struct platform_device *pdev)
++{
++	struct gpiommc_platform_data *mmc_pdata = pdev->dev.platform_data;
++	struct spi_gpio_platform_data spi_pdata;
++	struct gpiommc_device *d;
++	int err;
++
++	err = -ENXIO;
++	if (!mmc_pdata)
++		goto error;
++
++#ifdef CONFIG_MMC_SPI_MODULE
++	err = request_module("mmc_spi");
++	if (err) {
++		printk(KERN_WARNING PFX
++		       "Failed to request mmc_spi module.\n");
++	}
++#endif /* CONFIG_MMC_SPI_MODULE */
++
++	/* Allocate the GPIO-MMC device */
++	err = -ENOMEM;
++	d = kzalloc(sizeof(*d), GFP_KERNEL);
++	if (!d)
++		goto error;
++	d->pdev = pdev;
++
++	/* Create the SPI-GPIO device */
++	d->spi_pdev = platform_device_alloc(SPI_GPIO_PLATDEV_NAME,
++					    spi_gpio_next_id());
++	if (!d->spi_pdev)
++		goto err_free_d;
++
++	memset(&spi_pdata, 0, sizeof(spi_pdata));
++	spi_pdata.pin_clk = mmc_pdata->pins.gpio_clk;
++	spi_pdata.pin_miso = mmc_pdata->pins.gpio_do;
++	spi_pdata.pin_mosi = mmc_pdata->pins.gpio_di;
++	spi_pdata.pin_cs = mmc_pdata->pins.gpio_cs;
++	spi_pdata.cs_activelow = mmc_pdata->pins.cs_activelow;
++	spi_pdata.no_spi_delay = mmc_pdata->no_spi_delay;
++	spi_pdata.boardinfo_setup = gpiommc_boardinfo_setup;
++	spi_pdata.boardinfo_setup_data = d;
++
++	err = platform_device_add_data(d->spi_pdev, &spi_pdata,
++				       sizeof(spi_pdata));
++	if (err)
++		goto err_free_pdev;
++	err = platform_device_add(d->spi_pdev);
++	if (err)
++		goto err_free_pdata;
++	platform_set_drvdata(pdev, d);
++
++	printk(KERN_INFO PFX "MMC-Card \"%s\" "
++	       "attached to GPIO pins di=%u, do=%u, clk=%u, cs=%u\n",
++	       mmc_pdata->name, mmc_pdata->pins.gpio_di,
++	       mmc_pdata->pins.gpio_do,
++	       mmc_pdata->pins.gpio_clk,
++	       mmc_pdata->pins.gpio_cs);
++
++	return 0;
++
++err_free_pdata:
++	kfree(d->spi_pdev->dev.platform_data);
++	d->spi_pdev->dev.platform_data = NULL;
++err_free_pdev:
++	platform_device_put(d->spi_pdev);
++err_free_d:
++	kfree(d);
++error:
++	return err;
++}
++
++static int gpiommc_remove(struct platform_device *pdev)
++{
++	struct gpiommc_device *d = platform_get_drvdata(pdev);
++	struct gpiommc_platform_data *pdata = d->pdev->dev.platform_data;
++
++	platform_device_unregister(d->spi_pdev);
++	printk(KERN_INFO PFX "GPIO based MMC-Card \"%s\" removed\n",
++	       pdata->name);
++	platform_device_put(d->spi_pdev);
++
++	return 0;
++}
++
++#ifdef CONFIG_GPIOMMC_CONFIGFS
++
++/* A device that was created through configfs */
++struct gpiommc_configfs_device {
++	struct config_item item;
++	/* The platform device, after registration. */
++	struct platform_device *pdev;
++	/* The configuration */
++	struct gpiommc_platform_data pdata;
++};
++
++#define GPIO_INVALID	-1
++
++static inline bool gpiommc_is_registered(struct gpiommc_configfs_device *dev)
++{
++	return (dev->pdev != NULL);
++}
++
++static inline struct gpiommc_configfs_device *ci_to_gpiommc(struct config_item *item)
++{
++	return item ? container_of(item, struct gpiommc_configfs_device, item) : NULL;
++}
++
++static struct configfs_attribute gpiommc_attr_DI = {
++	.ca_owner = THIS_MODULE,
++	.ca_name = "gpio_data_in",
++	.ca_mode = S_IRUGO | S_IWUSR,
++};
++
++static struct configfs_attribute gpiommc_attr_DO = {
++	.ca_owner = THIS_MODULE,
++	.ca_name = "gpio_data_out",
++	.ca_mode = S_IRUGO | S_IWUSR,
++};
++
++static struct configfs_attribute gpiommc_attr_CLK = {
++	.ca_owner = THIS_MODULE,
++	.ca_name = "gpio_clock",
++	.ca_mode = S_IRUGO | S_IWUSR,
++};
++
++static struct configfs_attribute gpiommc_attr_CS = {
++	.ca_owner = THIS_MODULE,
++	.ca_name = "gpio_chipselect",
++	.ca_mode = S_IRUGO | S_IWUSR,
++};
++
++static struct configfs_attribute gpiommc_attr_CS_activelow = {
++	.ca_owner = THIS_MODULE,
++	.ca_name = "gpio_chipselect_activelow",
++	.ca_mode = S_IRUGO | S_IWUSR,
++};
++
++static struct configfs_attribute gpiommc_attr_spimode = {
++	.ca_owner = THIS_MODULE,
++	.ca_name = "spi_mode",
++	.ca_mode = S_IRUGO | S_IWUSR,
++};
++
++static struct configfs_attribute gpiommc_attr_spidelay = {
++	.ca_owner = THIS_MODULE,
++	.ca_name = "spi_delay",
++	.ca_mode = S_IRUGO | S_IWUSR,
++};
++
++static struct configfs_attribute gpiommc_attr_max_bus_speed = {
++	.ca_owner = THIS_MODULE,
++	.ca_name = "max_bus_speed",
++	.ca_mode = S_IRUGO | S_IWUSR,
++};
++
++static struct configfs_attribute gpiommc_attr_register = {
++	.ca_owner = THIS_MODULE,
++	.ca_name = "register",
++	.ca_mode = S_IRUGO | S_IWUSR,
++};
++
++static struct configfs_attribute *gpiommc_config_attrs[] = {
++	&gpiommc_attr_DI,
++	&gpiommc_attr_DO,
++	&gpiommc_attr_CLK,
++	&gpiommc_attr_CS,
++	&gpiommc_attr_CS_activelow,
++	&gpiommc_attr_spimode,
++	&gpiommc_attr_spidelay,
++	&gpiommc_attr_max_bus_speed,
++	&gpiommc_attr_register,
++	NULL,
++};
++
++static ssize_t gpiommc_config_attr_show(struct config_item *item,
++					struct configfs_attribute *attr,
++					char *page)
++{
++	struct gpiommc_configfs_device *dev = ci_to_gpiommc(item);
++	ssize_t count = 0;
++	unsigned int gpio;
++	int err = 0;
++
++	if (attr == &gpiommc_attr_DI) {
++		gpio = dev->pdata.pins.gpio_di;
++		if (gpio == GPIO_INVALID)
++			count = snprintf(page, PAGE_SIZE, "not configured\n");
++		else
++			count = snprintf(page, PAGE_SIZE, "%u\n", gpio);
++		goto out;
++	}
++	if (attr == &gpiommc_attr_DO) {
++		gpio = dev->pdata.pins.gpio_do;
++		if (gpio == GPIO_INVALID)
++			count = snprintf(page, PAGE_SIZE, "not configured\n");
++		else
++			count = snprintf(page, PAGE_SIZE, "%u\n", gpio);
++		goto out;
++	}
++	if (attr == &gpiommc_attr_CLK) {
++		gpio = dev->pdata.pins.gpio_clk;
++		if (gpio == GPIO_INVALID)
++			count = snprintf(page, PAGE_SIZE, "not configured\n");
++		else
++			count = snprintf(page, PAGE_SIZE, "%u\n", gpio);
++		goto out;
++	}
++	if (attr == &gpiommc_attr_CS) {
++		gpio = dev->pdata.pins.gpio_cs;
++		if (gpio == GPIO_INVALID)
++			count = snprintf(page, PAGE_SIZE, "not configured\n");
++		else
++			count = snprintf(page, PAGE_SIZE, "%u\n", gpio);
++		goto out;
++	}
++	if (attr == &gpiommc_attr_CS_activelow) {
++		count = snprintf(page, PAGE_SIZE, "%u\n",
++				 dev->pdata.pins.cs_activelow);
++		goto out;
++	}
++	if (attr == &gpiommc_attr_spimode) {
++		count = snprintf(page, PAGE_SIZE, "%u\n",
++				 dev->pdata.mode);
++		goto out;
++	}
++	if (attr == &gpiommc_attr_spidelay) {
++		count = snprintf(page, PAGE_SIZE, "%u\n",
++				 !dev->pdata.no_spi_delay);
++		goto out;
++	}
++	if (attr == &gpiommc_attr_max_bus_speed) {
++		count = snprintf(page, PAGE_SIZE, "%u\n",
++				 dev->pdata.max_bus_speed);
++		goto out;
++	}
++	if (attr == &gpiommc_attr_register) {
++		count = snprintf(page, PAGE_SIZE, "%u\n",
++				 gpiommc_is_registered(dev));
++		goto out;
++	}
++	WARN_ON(1);
++	err = -ENOSYS;
++out:
++	return err ? err : count;
++}
++
++static int gpiommc_do_register(struct gpiommc_configfs_device *dev,
++			       const char *name)
++{
++	int err;
++
++	if (gpiommc_is_registered(dev))
++		return 0;
++
++	if (!gpio_is_valid(dev->pdata.pins.gpio_di) ||
++	    !gpio_is_valid(dev->pdata.pins.gpio_do) ||
++	    !gpio_is_valid(dev->pdata.pins.gpio_clk) ||
++	    !gpio_is_valid(dev->pdata.pins.gpio_cs)) {
++		printk(KERN_ERR PFX
++		       "configfs: Invalid GPIO pin number(s)\n");
++		return -EINVAL;
++	}
++
++	strlcpy(dev->pdata.name, name,
++		sizeof(dev->pdata.name));
++
++	dev->pdev = platform_device_alloc(GPIOMMC_PLATDEV_NAME,
++					  gpiommc_next_id());
++	if (!dev->pdev)
++		return -ENOMEM;
++	err = platform_device_add_data(dev->pdev, &dev->pdata,
++				       sizeof(dev->pdata));
++	if (err) {
++		platform_device_put(dev->pdev);
++		return err;
++	}
++	err = platform_device_add(dev->pdev);
++	if (err) {
++		platform_device_put(dev->pdev);
++		return err;
++	}
++
++	return 0;
++}
++
++static void gpiommc_do_unregister(struct gpiommc_configfs_device *dev)
++{
++	if (!gpiommc_is_registered(dev))
++		return;
++
++	platform_device_unregister(dev->pdev);
++	dev->pdev = NULL;
++}
++
++static ssize_t gpiommc_config_attr_store(struct config_item *item,
++					 struct configfs_attribute *attr,
++					 const char *page, size_t count)
++{
++	struct gpiommc_configfs_device *dev = ci_to_gpiommc(item);
++	int err = -EINVAL;
++	unsigned long data;
++
++	if (attr == &gpiommc_attr_register) {
++		err = kstrtoul(page, 10, &data);
++		if (err)
++			goto out;
++		err = -EINVAL;
++		if (data == 1)
++			err = gpiommc_do_register(dev, item->ci_name);
++		if (data == 0) {
++			gpiommc_do_unregister(dev);
++			err = 0;
++		}
++		goto out;
++	}
++
++	if (gpiommc_is_registered(dev)) {
++		/* The rest of the config parameters can only be set
++		 * as long as the device is not registered, yet. */
++		err = -EBUSY;
++		goto out;
++	}
++
++	if (attr == &gpiommc_attr_DI) {
++		err = kstrtoul(page, 10, &data);
++		if (err)
++			goto out;
++		err = -EINVAL;
++		if (!gpio_is_valid(data))
++			goto out;
++		dev->pdata.pins.gpio_di = data;
++		err = 0;
++		goto out;
++	}
++	if (attr == &gpiommc_attr_DO) {
++		err = kstrtoul(page, 10, &data);
++		if (err)
++			goto out;
++		err = -EINVAL;
++		if (!gpio_is_valid(data))
++			goto out;
++		dev->pdata.pins.gpio_do = data;
++		err = 0;
++		goto out;
++	}
++	if (attr == &gpiommc_attr_CLK) {
++		err = kstrtoul(page, 10, &data);
++		if (err)
++			goto out;
++		err = -EINVAL;
++		if (!gpio_is_valid(data))
++			goto out;
++		dev->pdata.pins.gpio_clk = data;
++		err = 0;
++		goto out;
++	}
++	if (attr == &gpiommc_attr_CS) {
++		err = kstrtoul(page, 10, &data);
++		if (err)
++			goto out;
++		err = -EINVAL;
++		if (!gpio_is_valid(data))
++			goto out;
++		dev->pdata.pins.gpio_cs = data;
++		err = 0;
++		goto out;
++	}
++	if (attr == &gpiommc_attr_CS_activelow) {
++		err = kstrtoul(page, 10, &data);
++		if (err)
++			goto out;
++		err = -EINVAL;
++		if (data != 0 && data != 1)
++			goto out;
++		dev->pdata.pins.cs_activelow = data;
++		err = 0;
++		goto out;
++	}
++	if (attr == &gpiommc_attr_spimode) {
++		err = kstrtoul(page, 10, &data);
++		if (err)
++			goto out;
++		err = -EINVAL;
++		switch (data) {
++		case 0:
++			dev->pdata.mode = SPI_MODE_0;
++			break;
++		case 1:
++			dev->pdata.mode = SPI_MODE_1;
++			break;
++		case 2:
++			dev->pdata.mode = SPI_MODE_2;
++			break;
++		case 3:
++			dev->pdata.mode = SPI_MODE_3;
++			break;
++		default:
++			goto out;
++		}
++		err = 0;
++		goto out;
++	}
++	if (attr == &gpiommc_attr_spidelay) {
++		err = kstrtoul(page, 10, &data);
++		if (err)
++			goto out;
++		err = -EINVAL;
++		if (data != 0 && data != 1)
++			goto out;
++		dev->pdata.no_spi_delay = !data;
++		err = 0;
++		goto out;
++	}
++	if (attr == &gpiommc_attr_max_bus_speed) {
++		err = kstrtoul(page, 10, &data);
++		if (err)
++			goto out;
++		err = -EINVAL;
++		if (data > UINT_MAX)
++			goto out;
++		dev->pdata.max_bus_speed = data;
++		err = 0;
++		goto out;
++	}
++	WARN_ON(1);
++	err = -ENOSYS;
++out:
++	return err ? err : count;
++}
++
++static void gpiommc_config_item_release(struct config_item *item)
++{
++	struct gpiommc_configfs_device *dev = ci_to_gpiommc(item);
++
++	kfree(dev);
++}
++
++static struct configfs_item_operations gpiommc_config_item_ops = {
++	.release		= gpiommc_config_item_release,
++	.show_attribute		= gpiommc_config_attr_show,
++	.store_attribute	= gpiommc_config_attr_store,
++};
++
++static struct config_item_type gpiommc_dev_ci_type = {
++	.ct_item_ops	= &gpiommc_config_item_ops,
++	.ct_attrs	= gpiommc_config_attrs,
++	.ct_owner	= THIS_MODULE,
++};
++
++static struct config_item *gpiommc_make_item(struct config_group *group,
++					     const char *name)
++{
++	struct gpiommc_configfs_device *dev;
++
++	if (strlen(name) > GPIOMMC_MAX_NAMELEN) {
++		printk(KERN_ERR PFX "configfs: device name too long\n");
++		return NULL;
++	}
++
++	dev = kzalloc(sizeof(*dev), GFP_KERNEL);
++	if (!dev)
++		return NULL;
++
++	config_item_init_type_name(&dev->item, name,
++				   &gpiommc_dev_ci_type);
++
++	/* Assign default configuration */
++	dev->pdata.pins.gpio_di = GPIO_INVALID;
++	dev->pdata.pins.gpio_do = GPIO_INVALID;
++	dev->pdata.pins.gpio_clk = GPIO_INVALID;
++	dev->pdata.pins.gpio_cs = GPIO_INVALID;
++	dev->pdata.pins.cs_activelow = 1;
++	dev->pdata.mode = SPI_MODE_0;
++	dev->pdata.no_spi_delay = 0;
++	dev->pdata.max_bus_speed = 5000000; /* 5 MHz */
++
++	return &(dev->item);
++}
++
++static void gpiommc_drop_item(struct config_group *group,
++			      struct config_item *item)
++{
++	struct gpiommc_configfs_device *dev = ci_to_gpiommc(item);
++
++	gpiommc_do_unregister(dev);
++	kfree(dev);
++}
++
++static struct configfs_group_operations gpiommc_ct_group_ops = {
++	.make_item	= gpiommc_make_item,
++	.drop_item	= gpiommc_drop_item,
++};
++
++static struct config_item_type gpiommc_ci_type = {
++	.ct_group_ops	= &gpiommc_ct_group_ops,
++	.ct_owner	= THIS_MODULE,
++};
++
++static struct configfs_subsystem gpiommc_subsys = {
++	.su_group = {
++		.cg_item = {
++			.ci_namebuf = GPIOMMC_PLATDEV_NAME,
++			.ci_type = &gpiommc_ci_type,
++		},
++	},
++	.su_mutex = __MUTEX_INITIALIZER(gpiommc_subsys.su_mutex),
++};
++
++#endif /* CONFIG_GPIOMMC_CONFIGFS */
++
++static struct platform_driver gpiommc_plat_driver = {
++	.probe	= gpiommc_probe,
++	.remove	= gpiommc_remove,
++	.driver	= {
++		.name	= GPIOMMC_PLATDEV_NAME,
++		.owner	= THIS_MODULE,
++	},
++};
++
++int gpiommc_next_id(void)
++{
++	static atomic_t counter = ATOMIC_INIT(-1);
++
++	return atomic_inc_return(&counter);
++}
++EXPORT_SYMBOL(gpiommc_next_id);
++
++static int __init gpiommc_modinit(void)
++{
++	int err;
++
++	err = platform_driver_register(&gpiommc_plat_driver);
++	if (err)
++		return err;
++
++#ifdef CONFIG_GPIOMMC_CONFIGFS
++	config_group_init(&gpiommc_subsys.su_group);
++	err = configfs_register_subsystem(&gpiommc_subsys);
++	if (err) {
++		platform_driver_unregister(&gpiommc_plat_driver);
++		return err;
++	}
++#endif /* CONFIG_GPIOMMC_CONFIGFS */
++
++	return 0;
++}
++module_init(gpiommc_modinit);
++
++static void __exit gpiommc_modexit(void)
++{
++#ifdef CONFIG_GPIOMMC_CONFIGFS
++	configfs_unregister_subsystem(&gpiommc_subsys);
++#endif
++	platform_driver_unregister(&gpiommc_plat_driver);
++}
++module_exit(gpiommc_modexit);
+--- a/drivers/mmc/host/Kconfig
++++ b/drivers/mmc/host/Kconfig
+@@ -556,6 +556,31 @@ config MMC_SDHI
+ 	  This provides support for the SDHI SD/SDIO controller found in
+ 	  SuperH and ARM SH-Mobile SoCs
+ 
++config GPIOMMC
++	tristate "MMC/SD over GPIO-based SPI"
++	depends on MMC && MMC_SPI && SPI_GPIO_OLD
++	help
++	  This driver hooks up the mmc_spi and spi_gpio modules so that
++	  MMC/SD cards can be used on a GPIO based bus by bitbanging
++	  the SPI protocol in software.
++
++	  This driver provides a configfs interface to dynamically create
++	  and destroy GPIO-based MMC/SD card devices. It also provides
++	  a platform device interface API.
++	  See Documentation/gpiommc.txt for details.
++
++	  The module will be called gpiommc.
++
++	  If unsure, say N.
++
++config GPIOMMC_CONFIGFS
++	bool
++	depends on GPIOMMC && CONFIGFS_FS
++	default y
++	help
++	  This option automatically enables configfs support for gpiommc
++	  if configfs is available.
++
+ config MMC_CB710
+ 	tristate "ENE CB710 MMC/SD Interface support"
+ 	depends on PCI
+--- a/drivers/mmc/host/Makefile
++++ b/drivers/mmc/host/Makefile
+@@ -40,6 +40,7 @@ tmio_mmc_core-$(subst m,y,$(CONFIG_MMC_S
+ obj-$(CONFIG_MMC_SDHI)		+= sh_mobile_sdhi.o
+ obj-$(CONFIG_MMC_CB710)		+= cb710-mmc.o
+ obj-$(CONFIG_MMC_VIA_SDMMC)	+= via-sdmmc.o
++obj-$(CONFIG_GPIOMMC)		+= gpiommc.o
+ obj-$(CONFIG_SDH_BFIN)		+= bfin_sdh.o
+ obj-$(CONFIG_MMC_DW)		+= dw_mmc.o
+ obj-$(CONFIG_MMC_DW_PLTFM)	+= dw_mmc-pltfm.o
+--- /dev/null
++++ b/include/linux/mmc/gpiommc.h
+@@ -0,0 +1,71 @@
++/*
++ * Device driver for MMC/SD cards driven over a GPIO bus.
++ *
++ * Copyright (c) 2008 Michael Buesch
++ *
++ * Licensed under the GNU/GPL version 2.
++ */
++#ifndef LINUX_GPIOMMC_H_
++#define LINUX_GPIOMMC_H_
++
++#include <linux/types.h>
++
++
++#define GPIOMMC_MAX_NAMELEN		15
++#define GPIOMMC_MAX_NAMELEN_STR		__stringify(GPIOMMC_MAX_NAMELEN)
++
++/**
++ * struct gpiommc_pins - Hardware pin assignments
++ *
++ * @gpio_di: The GPIO number of the DATA IN pin
++ * @gpio_do: The GPIO number of the DATA OUT pin
++ * @gpio_clk: The GPIO number of the CLOCK pin
++ * @gpio_cs: The GPIO number of the CHIPSELECT pin
++ * @cs_activelow: If true, the chip is considered selected if @gpio_cs is low.
++ */
++struct gpiommc_pins {
++	unsigned int gpio_di;
++	unsigned int gpio_do;
++	unsigned int gpio_clk;
++	unsigned int gpio_cs;
++	bool cs_activelow;
++};
++
++/**
++ * struct gpiommc_platform_data - Platform data for a MMC-over-SPI-GPIO device.
++ *
++ * @name: The unique name string of the device.
++ * @pins: The hardware pin assignments.
++ * @mode: The hardware mode. This is either SPI_MODE_0,
++ *        SPI_MODE_1, SPI_MODE_2 or SPI_MODE_3. See the SPI documentation.
++ * @no_spi_delay: Do not use delays in the lowlevel SPI bitbanging code.
++ *                This is not standards compliant, but may be required for some
++ *                embedded machines to gain reasonable speed.
++ * @max_bus_speed: The maximum speed of the SPI bus, in Hertz.
++ */
++struct gpiommc_platform_data {
++	char name[GPIOMMC_MAX_NAMELEN + 1];
++	struct gpiommc_pins pins;
++	u8 mode;
++	bool no_spi_delay;
++	unsigned int max_bus_speed;
++};
++
++/**
++ * GPIOMMC_PLATDEV_NAME - The platform device name string.
++ *
++ * The name string that has to be used for platform_device_alloc
++ * when allocating a gpiommc device.
++ */
++#define GPIOMMC_PLATDEV_NAME	"gpiommc"
++
++/**
++ * gpiommc_next_id - Get another platform device ID number.
++ *
++ * This returns the next platform device ID number that has to be used
++ * for platform_device_alloc. The ID is opaque and should not be used for
++ * anything else.
++ */
++int gpiommc_next_id(void);
++
++#endif /* LINUX_GPIOMMC_H_ */
+--- /dev/null
++++ b/Documentation/gpiommc.txt
+@@ -0,0 +1,97 @@
++GPIOMMC - Driver for an MMC/SD card on a bitbanging GPIO SPI bus
++================================================================
++
++The gpiommc module hooks up the mmc_spi and spi_gpio modules for running an
++MMC or SD card on GPIO pins.
++
++Two interfaces for registering a new MMC/SD card device are provided:
++A static platform-device based mechanism and a dynamic configfs based interface.
++
++
++Registering devices via platform-device
++=======================================
++
++The platform-device interface is used for registering MMC/SD devices that are
++part of the hardware platform. This is most useful only for embedded machines
++with MMC/SD devices statically connected to the platform GPIO bus.
++
++The data structures are declared in <linux/mmc/gpiommc.h>.
++
++To register a new device, define an instance of struct gpiommc_platform_data.
++This structure holds any information about how the device is hooked up to the
++GPIO pins and what hardware modes the device supports. See the docbook-style
++documentation in the header file for more information on the struct fields.
++
++Then allocate a new instance of a platform device by doing:
++
++	pdev = platform_device_alloc(GPIOMMC_PLATDEV_NAME, gpiommc_next_id());
++
++This will allocate the platform device data structures and hook it up to the
++gpiommc driver.
++Then add the gpiommc_platform_data to the platform device.
++
++	err = platform_device_add_data(pdev, pdata, sizeof(struct gpiommc_platform_data));
++
++You may free the local instance of struct gpiommc_platform_data now. (So the
++struct may be allocated on the stack, too).
++Now simply register the platform device.
++
++	err = platform_device_add(pdev);
++
++Done. The gpiommc probe routine will be invoked now and you should see a kernel
++log message for the added device.
++
++
++Registering devices via configfs
++================================
++
++MMC/SD cards connected via GPIO often are a pretty dynamic thing, as for example
++selfmade hacks for soldering an MMC/SD card to standard GPIO pins on embedded
++hardware are a common situation.
++So we provide a dynamic interface to conveniently handle adding and removing
++devices from userspace, without the need to recompile the kernel.
++
++The "gpiommc" subdirectory at the configfs mountpoint is used for handling
++the dynamic configuration.
++
++To create a new device, it must first be allocated with mkdir.
++The following command will allocate a device named "my_mmc":
++	mkdir /config/gpiommc/my_mmc
++
++There are several configuration files available in the new
++/config/gpiommc/my_mmc/ directory:
++
++gpio_data_in			= The SPI data-IN GPIO pin number.
++gpio_data_out			= The SPI data-OUT GPIO pin number.
++gpio_clock			= The SPI Clock GPIO pin number.
++gpio_chipselect			= The SPI Chipselect GPIO pin number.
++gpio_chipselect_activelow	= Boolean. If 0, Chipselect is active-HIGH.
++				  If 1, Chipselect is active-LOW.
++spi_mode			= The SPI data mode. Can be 0-3.
++spi_delay			= Enable all delays in the lowlevel bitbanging.
++max_bus_speed			= The maximum SPI bus speed. In Hertz.
++
++register			= Not a configuration parameter.
++				  Used to register the configured card
++				  with the kernel.
++
++The device must first get configured and then registered by writing "1" to
++the "register" file.
++The configuration parameters "gpio_data_in", "gpio_data_out", "gpio_clock"
++and "gpio_chipselect" are essential and _must_ be configured before writing
++"1" to the "register" file. The registration will fail, otherwise.
++
++The default values for the other parameters are:
++gpio_chipselect_activelow	= 1		(CS active-LOW)
++spi_mode			= 0		(SPI_MODE_0)
++spi_delay			= 1		(enabled)
++max_bus_speed			= 5000000	(5 Mhz)
++
++Configuration values can not be changed after registration. To unregister
++the device, write a "0" to the "register" file. The configuration can be
++changed again after unregistering.
++
++To completely remove the device, simply rmdir the directory
++(/config/gpiommc/my_mmc in this example).
++There's no need to first unregister the device before removing it. That will
++be done automatically.
+--- a/MAINTAINERS
++++ b/MAINTAINERS
+@@ -4531,6 +4531,11 @@ T:	git git://linuxtv.org/anttip/media_tr
+ S:	Maintained
+ F:	drivers/media/usb/hackrf/
+ 
++GPIOMMC DRIVER
++P:	Michael Buesch
++M:	mb@bu3sch.de
++S:	Maintained
++
+ HARDWARE MONITORING
+ M:	Jean Delvare <jdelvare@suse.de>
+ M:	Guenter Roeck <linux@roeck-us.net>
diff --git a/target/linux/generic/patches-4.1/864-gpiommc_configfs_locking.patch b/target/linux/generic/patches-4.1/864-gpiommc_configfs_locking.patch
new file mode 100644
index 0000000..92815d9
--- /dev/null
+++ b/target/linux/generic/patches-4.1/864-gpiommc_configfs_locking.patch
@@ -0,0 +1,58 @@
+The gpiommc configfs context structure needs locking, as configfs
+does not lock access between files.
+
+--- a/drivers/mmc/host/gpiommc.c
++++ b/drivers/mmc/host/gpiommc.c
+@@ -144,6 +144,8 @@ struct gpiommc_configfs_device {
+ 	struct platform_device *pdev;
+ 	/* The configuration */
+ 	struct gpiommc_platform_data pdata;
++	/* Mutex to protect this structure */
++	struct mutex mutex;
+ };
+ 
+ #define GPIO_INVALID	-1
+@@ -234,6 +236,8 @@ static ssize_t gpiommc_config_attr_show(
+ 	unsigned int gpio;
+ 	int err = 0;
+ 
++	mutex_lock(&dev->mutex);
++
+ 	if (attr == &gpiommc_attr_DI) {
+ 		gpio = dev->pdata.pins.gpio_di;
+ 		if (gpio == GPIO_INVALID)
+@@ -294,6 +298,8 @@ static ssize_t gpiommc_config_attr_show(
+ 	WARN_ON(1);
+ 	err = -ENOSYS;
+ out:
++	mutex_unlock(&dev->mutex);
++
+ 	return err ? err : count;
+ }
+ 
+@@ -353,6 +359,8 @@ static ssize_t gpiommc_config_attr_store
+ 	int err = -EINVAL;
+ 	unsigned long data;
+ 
++	mutex_lock(&dev->mutex);
++
+ 	if (attr == &gpiommc_attr_register) {
+ 		err = kstrtoul(page, 10, &data);
+ 		if (err)
+@@ -478,6 +486,8 @@ static ssize_t gpiommc_config_attr_store
+ 	WARN_ON(1);
+ 	err = -ENOSYS;
+ out:
++	mutex_unlock(&dev->mutex);
++
+ 	return err ? err : count;
+ }
+ 
+@@ -514,6 +524,7 @@ static struct config_item *gpiommc_make_
+ 	if (!dev)
+ 		return NULL;
+ 
++	mutex_init(&dev->mutex);
+ 	config_item_init_type_name(&dev->item, name,
+ 				   &gpiommc_dev_ci_type);
+ 
diff --git a/target/linux/generic/patches-4.1/870-hifn795x_byteswap.patch b/target/linux/generic/patches-4.1/870-hifn795x_byteswap.patch
new file mode 100644
index 0000000..3a37c95
--- /dev/null
+++ b/target/linux/generic/patches-4.1/870-hifn795x_byteswap.patch
@@ -0,0 +1,17 @@
+--- a/drivers/crypto/hifn_795x.c
++++ b/drivers/crypto/hifn_795x.c
+@@ -682,12 +682,12 @@ static inline u32 hifn_read_1(struct hif
+ 
+ static inline void hifn_write_0(struct hifn_device *dev, u32 reg, u32 val)
+ {
+-	writel((__force u32)cpu_to_le32(val), dev->bar[0] + reg);
++	writel(val, dev->bar[0] + reg);
+ }
+ 
+ static inline void hifn_write_1(struct hifn_device *dev, u32 reg, u32 val)
+ {
+-	writel((__force u32)cpu_to_le32(val), dev->bar[1] + reg);
++	writel(val, dev->bar[1] + reg);
+ }
+ 
+ static void hifn_wait_puc(struct hifn_device *dev)
diff --git a/target/linux/generic/patches-4.1/880-gateworks_system_controller.patch b/target/linux/generic/patches-4.1/880-gateworks_system_controller.patch
new file mode 100644
index 0000000..2657723
--- /dev/null
+++ b/target/linux/generic/patches-4.1/880-gateworks_system_controller.patch
@@ -0,0 +1,339 @@
+--- a/drivers/hwmon/Kconfig
++++ b/drivers/hwmon/Kconfig
+@@ -507,6 +507,15 @@ config SENSORS_G762
+ 	  This driver can also be built as a module.  If so, the module
+ 	  will be called g762.
+ 
++config SENSORS_GSC
++	tristate "Gateworks System Controller"
++	depends on I2C
++	help
++	  If you say yes here you get support for the Gateworks System Controller.
++
++	  This driver can also be built as a module. If so, the module
++	  will be called gsc.
++
+ config SENSORS_GPIO_FAN
+ 	tristate "GPIO fan"
+ 	depends on GPIOLIB
+--- a/drivers/hwmon/Makefile
++++ b/drivers/hwmon/Makefile
+@@ -156,6 +156,7 @@ obj-$(CONFIG_SENSORS_W83L785TS)	+= w83l7
+ obj-$(CONFIG_SENSORS_W83L786NG)	+= w83l786ng.o
+ obj-$(CONFIG_SENSORS_WM831X)	+= wm831x-hwmon.o
+ obj-$(CONFIG_SENSORS_WM8350)	+= wm8350-hwmon.o
++obj-$(CONFIG_SENSORS_GSC)	+= gsc.o
+ 
+ obj-$(CONFIG_PMBUS)		+= pmbus/
+ 
+--- /dev/null
++++ b/drivers/hwmon/gsc.c
+@@ -0,0 +1,308 @@
++/*
++ * A hwmon driver for the Gateworks System Controller 
++ * Copyright (C) 2009 Gateworks Corporation
++ *
++ * Author: Chris Lang <clang@gateworks.com>
++ *
++ * This program is free software; you can redistribute it and/or modify
++ * it under the terms of the GNU General Public License,
++ * as published by the Free Software Foundation - version 2.
++ */
++
++#include <linux/module.h>
++#include <linux/i2c.h>
++#include <linux/hwmon.h>
++#include <linux/hwmon-sysfs.h>
++#include <linux/err.h>
++#include <linux/slab.h>
++
++#define DRV_VERSION "0.2"
++
++enum chips { gsp };
++
++/* AD7418 registers */
++#define GSP_REG_TEMP_IN		0x00
++#define GSP_REG_VIN		0x02
++#define GSP_REG_3P3		0x05
++#define GSP_REG_BAT		0x08
++#define GSP_REG_5P0		0x0b
++#define GSP_REG_CORE		0x0e
++#define GSP_REG_CPU1		0x11
++#define GSP_REG_CPU2		0x14
++#define GSP_REG_DRAM		0x17
++#define GSP_REG_EXT_BAT		0x1a
++#define GSP_REG_IO1		0x1d
++#define GSP_REG_IO2 		0x20
++#define GSP_REG_PCIE		0x23
++#define GSP_REG_CURRENT		0x26
++#define GSP_FAN_0		0x2C
++#define GSP_FAN_1		0x2E
++#define GSP_FAN_2		0x30
++#define GSP_FAN_3		0x32
++#define GSP_FAN_4		0x34
++#define GSP_FAN_5		0x36
++
++struct gsp_sensor_info {
++	const char* name;
++	int reg;
++};
++
++static const struct gsp_sensor_info gsp_sensors[] = {
++	{"temp", GSP_REG_TEMP_IN},
++	{"vin", GSP_REG_VIN},
++	{"3p3", GSP_REG_3P3},
++	{"bat", GSP_REG_BAT},
++	{"5p0", GSP_REG_5P0},
++	{"core", GSP_REG_CORE},
++	{"cpu1", GSP_REG_CPU1},
++	{"cpu2", GSP_REG_CPU2},
++	{"dram", GSP_REG_DRAM},
++	{"ext_bat", GSP_REG_EXT_BAT},
++	{"io1", GSP_REG_IO1},
++	{"io2", GSP_REG_IO2},
++	{"pci2", GSP_REG_PCIE},
++	{"current", GSP_REG_CURRENT},
++	{"fan_point0", GSP_FAN_0},
++	{"fan_point1", GSP_FAN_1},
++	{"fan_point2", GSP_FAN_2},
++	{"fan_point3", GSP_FAN_3},
++	{"fan_point4", GSP_FAN_4},
++	{"fan_point5", GSP_FAN_5},
++};
++
++struct gsp_data {
++	struct device		*hwmon_dev;
++	struct attribute_group	attrs;
++	enum chips		type;
++};
++
++static int gsp_probe(struct i2c_client *client,
++			const struct i2c_device_id *id);
++static int gsp_remove(struct i2c_client *client);
++
++static const struct i2c_device_id gsp_id[] = {
++	{ "gsp", 0 },
++	{ }
++};
++MODULE_DEVICE_TABLE(i2c, gsp_id);
++
++static struct i2c_driver gsp_driver = {
++	.driver = {
++		.name	= "gsp",
++	},
++	.probe		= gsp_probe,
++	.remove		= gsp_remove,
++	.id_table	= gsp_id,
++};
++
++/* All registers are word-sized, except for the configuration registers.
++ * AD7418 uses a high-byte first convention. Do NOT use those functions to
++ * access the configuration registers CONF and CONF2, as they are byte-sized.
++ */
++static inline int gsp_read(struct i2c_client *client, u8 reg)
++{
++	unsigned int adc = 0;
++	if (reg == GSP_REG_TEMP_IN || reg > GSP_REG_CURRENT)
++	{
++		adc |= i2c_smbus_read_byte_data(client, reg);
++		adc |= i2c_smbus_read_byte_data(client, reg + 1) << 8;
++		return adc;
++	}
++	else
++	{
++		adc |= i2c_smbus_read_byte_data(client, reg);
++		adc |= i2c_smbus_read_byte_data(client, reg + 1) << 8;
++		adc |= i2c_smbus_read_byte_data(client, reg + 2) << 16;
++		return adc;
++	}
++}
++
++static inline int gsp_write(struct i2c_client *client, u8 reg, u16 value)
++{
++	i2c_smbus_write_byte_data(client, reg, value & 0xff);
++	i2c_smbus_write_byte_data(client, reg + 1, ((value >> 8) & 0xff));
++	return 1;
++}
++
++static ssize_t show_adc(struct device *dev, struct device_attribute *devattr,
++			char *buf)
++{
++	struct sensor_device_attribute *attr = to_sensor_dev_attr(devattr);
++	struct i2c_client *client = to_i2c_client(dev);
++	return sprintf(buf, "%d\n", gsp_read(client, gsp_sensors[attr->index].reg));
++}
++
++static ssize_t show_label(struct device *dev,
++			struct device_attribute *devattr, char *buf)
++{
++	struct sensor_device_attribute *attr = to_sensor_dev_attr(devattr);
++
++	return sprintf(buf, "%s\n", gsp_sensors[attr->index].name);
++}
++
++static ssize_t store_fan(struct device *dev,
++			struct device_attribute *devattr, const char *buf, size_t count)
++{
++	u16 val;
++	struct sensor_device_attribute *attr = to_sensor_dev_attr(devattr);
++	struct i2c_client *client = to_i2c_client(dev);
++	val = simple_strtoul(buf, NULL, 10);
++	gsp_write(client, gsp_sensors[attr->index].reg, val);
++	return count;
++}
++
++static SENSOR_DEVICE_ATTR(temp0_input, S_IRUGO, show_adc, NULL, 0);
++static SENSOR_DEVICE_ATTR(temp0_label, S_IRUGO, show_label, NULL, 0);
++
++static SENSOR_DEVICE_ATTR(in0_input, S_IRUGO, show_adc, NULL, 1);
++static SENSOR_DEVICE_ATTR(in0_label, S_IRUGO, show_label, NULL, 1);
++static SENSOR_DEVICE_ATTR(in1_input, S_IRUGO, show_adc, NULL, 2);
++static SENSOR_DEVICE_ATTR(in1_label, S_IRUGO, show_label, NULL, 2);
++static SENSOR_DEVICE_ATTR(in2_input, S_IRUGO, show_adc, NULL, 3);
++static SENSOR_DEVICE_ATTR(in2_label, S_IRUGO, show_label, NULL, 3);
++static SENSOR_DEVICE_ATTR(in3_input, S_IRUGO, show_adc, NULL, 4);
++static SENSOR_DEVICE_ATTR(in3_label, S_IRUGO, show_label, NULL, 4);
++static SENSOR_DEVICE_ATTR(in4_input, S_IRUGO, show_adc, NULL, 5);
++static SENSOR_DEVICE_ATTR(in4_label, S_IRUGO, show_label, NULL, 5);
++static SENSOR_DEVICE_ATTR(in5_input, S_IRUGO, show_adc, NULL, 6);
++static SENSOR_DEVICE_ATTR(in5_label, S_IRUGO, show_label, NULL, 6);
++static SENSOR_DEVICE_ATTR(in6_input, S_IRUGO, show_adc, NULL, 7);
++static SENSOR_DEVICE_ATTR(in6_label, S_IRUGO, show_label, NULL, 7);
++static SENSOR_DEVICE_ATTR(in7_input, S_IRUGO, show_adc, NULL, 8);
++static SENSOR_DEVICE_ATTR(in7_label, S_IRUGO, show_label, NULL, 8);
++static SENSOR_DEVICE_ATTR(in8_input, S_IRUGO, show_adc, NULL, 9);
++static SENSOR_DEVICE_ATTR(in8_label, S_IRUGO, show_label, NULL, 9);
++static SENSOR_DEVICE_ATTR(in9_input, S_IRUGO, show_adc, NULL, 10);
++static SENSOR_DEVICE_ATTR(in9_label, S_IRUGO, show_label, NULL, 10);
++static SENSOR_DEVICE_ATTR(in10_input, S_IRUGO, show_adc, NULL, 11);
++static SENSOR_DEVICE_ATTR(in10_label, S_IRUGO, show_label, NULL, 11);
++static SENSOR_DEVICE_ATTR(in11_input, S_IRUGO, show_adc, NULL, 12);
++static SENSOR_DEVICE_ATTR(in11_label, S_IRUGO, show_label, NULL, 12);
++static SENSOR_DEVICE_ATTR(in12_input, S_IRUGO, show_adc, NULL, 13);
++static SENSOR_DEVICE_ATTR(in12_label, S_IRUGO, show_label, NULL, 13);
++
++static SENSOR_DEVICE_ATTR(fan0_point0, S_IRUGO | S_IWUSR, show_adc, store_fan, 14);
++static SENSOR_DEVICE_ATTR(fan0_point1, S_IRUGO | S_IWUSR, show_adc, store_fan, 15);
++static SENSOR_DEVICE_ATTR(fan0_point2, S_IRUGO | S_IWUSR, show_adc, store_fan, 16);
++static SENSOR_DEVICE_ATTR(fan0_point3, S_IRUGO | S_IWUSR, show_adc, store_fan, 17);
++static SENSOR_DEVICE_ATTR(fan0_point4, S_IRUGO | S_IWUSR, show_adc, store_fan, 18);
++static SENSOR_DEVICE_ATTR(fan0_point5, S_IRUGO | S_IWUSR, show_adc, store_fan, 19);
++
++static struct attribute *gsp_attributes[] = {
++	&sensor_dev_attr_temp0_input.dev_attr.attr,
++	&sensor_dev_attr_in0_input.dev_attr.attr,
++	&sensor_dev_attr_in1_input.dev_attr.attr,
++	&sensor_dev_attr_in2_input.dev_attr.attr,
++	&sensor_dev_attr_in3_input.dev_attr.attr,
++	&sensor_dev_attr_in4_input.dev_attr.attr,
++	&sensor_dev_attr_in5_input.dev_attr.attr,
++	&sensor_dev_attr_in6_input.dev_attr.attr,
++	&sensor_dev_attr_in7_input.dev_attr.attr,
++	&sensor_dev_attr_in8_input.dev_attr.attr,
++	&sensor_dev_attr_in9_input.dev_attr.attr,
++	&sensor_dev_attr_in10_input.dev_attr.attr,
++	&sensor_dev_attr_in11_input.dev_attr.attr,
++	&sensor_dev_attr_in12_input.dev_attr.attr,
++
++	&sensor_dev_attr_temp0_label.dev_attr.attr,
++	&sensor_dev_attr_in0_label.dev_attr.attr,
++	&sensor_dev_attr_in1_label.dev_attr.attr,
++	&sensor_dev_attr_in2_label.dev_attr.attr,
++	&sensor_dev_attr_in3_label.dev_attr.attr,
++	&sensor_dev_attr_in4_label.dev_attr.attr,
++	&sensor_dev_attr_in5_label.dev_attr.attr,
++	&sensor_dev_attr_in6_label.dev_attr.attr,
++	&sensor_dev_attr_in7_label.dev_attr.attr,
++	&sensor_dev_attr_in8_label.dev_attr.attr,
++	&sensor_dev_attr_in9_label.dev_attr.attr,
++	&sensor_dev_attr_in10_label.dev_attr.attr,
++	&sensor_dev_attr_in11_label.dev_attr.attr,
++	&sensor_dev_attr_in12_label.dev_attr.attr,
++
++	&sensor_dev_attr_fan0_point0.dev_attr.attr,
++	&sensor_dev_attr_fan0_point1.dev_attr.attr,
++	&sensor_dev_attr_fan0_point2.dev_attr.attr,
++	&sensor_dev_attr_fan0_point3.dev_attr.attr,
++	&sensor_dev_attr_fan0_point4.dev_attr.attr,
++	&sensor_dev_attr_fan0_point5.dev_attr.attr,
++	NULL
++};
++
++
++static int gsp_probe(struct i2c_client *client,
++			 const struct i2c_device_id *id)
++{
++	struct i2c_adapter *adapter = client->adapter;
++	struct gsp_data *data;
++	int err;
++
++	if (!i2c_check_functionality(adapter, I2C_FUNC_SMBUS_BYTE_DATA |
++					I2C_FUNC_SMBUS_WORD_DATA)) {
++		err = -EOPNOTSUPP;
++		goto exit;
++	}
++
++	if (!(data = kzalloc(sizeof(struct gsp_data), GFP_KERNEL))) {
++		err = -ENOMEM;
++		goto exit;
++	}
++
++	i2c_set_clientdata(client, data);
++
++	data->type = id->driver_data;
++
++	switch (data->type) {
++	case 0:
++		data->attrs.attrs = gsp_attributes;
++		break;
++	}
++
++	dev_info(&client->dev, "%s chip found\n", client->name);
++
++	/* Register sysfs hooks */
++	if ((err = sysfs_create_group(&client->dev.kobj, &data->attrs)))
++		goto exit_free;
++
++	data->hwmon_dev = hwmon_device_register(&client->dev);
++	if (IS_ERR(data->hwmon_dev)) {
++		err = PTR_ERR(data->hwmon_dev);
++		goto exit_remove;
++	}
++
++	return 0;
++
++exit_remove:
++	sysfs_remove_group(&client->dev.kobj, &data->attrs);
++exit_free:
++	kfree(data);
++exit:
++	return err;
++}
++
++static int gsp_remove(struct i2c_client *client)
++{
++	struct gsp_data *data = i2c_get_clientdata(client);
++	hwmon_device_unregister(data->hwmon_dev);
++	sysfs_remove_group(&client->dev.kobj, &data->attrs);
++	kfree(data);
++	return 0;
++}
++
++static int __init gsp_init(void)
++{
++	return i2c_add_driver(&gsp_driver);
++}
++
++static void __exit gsp_exit(void)
++{
++	i2c_del_driver(&gsp_driver);
++}
++
++module_init(gsp_init);
++module_exit(gsp_exit);
++
++MODULE_AUTHOR("Chris Lang <clang@gateworks.com>");
++MODULE_DESCRIPTION("GSC HWMON driver");
++MODULE_LICENSE("GPL");
++MODULE_VERSION(DRV_VERSION);
++
diff --git a/target/linux/generic/patches-4.1/890-8250_optional_sysrq.patch b/target/linux/generic/patches-4.1/890-8250_optional_sysrq.patch
new file mode 100644
index 0000000..8815e4c
--- /dev/null
+++ b/target/linux/generic/patches-4.1/890-8250_optional_sysrq.patch
@@ -0,0 +1,24 @@
+--- a/drivers/tty/serial/8250/8250_core.c
++++ b/drivers/tty/serial/8250/8250_core.c
+@@ -16,7 +16,7 @@
+  *  membase is an 'ioremapped' cookie.
+  */
+ 
+-#if defined(CONFIG_SERIAL_8250_CONSOLE) && defined(CONFIG_MAGIC_SYSRQ)
++#if defined(CONFIG_SERIAL_8250_SYSRQ) && defined(CONFIG_MAGIC_SYSRQ)
+ #define SUPPORT_SYSRQ
+ #endif
+ 
+--- a/drivers/tty/serial/8250/Kconfig
++++ b/drivers/tty/serial/8250/Kconfig
+@@ -91,6 +91,10 @@ config SERIAL_8250_CONSOLE
+ 
+ 	  If unsure, say N.
+ 
++config SERIAL_8250_SYSRQ
++	bool "Magic sysrq support on 8250/16550 devices"
++	depends on SERIAL_8250_CONSOLE
++
+ config SERIAL_8250_GSC
+ 	tristate
+ 	depends on SERIAL_8250 && GSC
diff --git a/target/linux/generic/patches-4.1/900-slab_maxsize.patch b/target/linux/generic/patches-4.1/900-slab_maxsize.patch
new file mode 100644
index 0000000..10133f2
--- /dev/null
+++ b/target/linux/generic/patches-4.1/900-slab_maxsize.patch
@@ -0,0 +1,13 @@
+--- a/include/linux/slab.h
++++ b/include/linux/slab.h
+@@ -171,8 +171,8 @@ size_t ksize(const void *);
+  * to do various tricks to work around compiler limitations in order to
+  * ensure proper constant folding.
+  */
+-#define KMALLOC_SHIFT_HIGH	((MAX_ORDER + PAGE_SHIFT - 1) <= 25 ? \
+-				(MAX_ORDER + PAGE_SHIFT - 1) : 25)
++#define KMALLOC_SHIFT_HIGH	((MAX_ORDER + PAGE_SHIFT - 1) <= 17 ? \
++				(MAX_ORDER + PAGE_SHIFT - 1) : 17)
+ #define KMALLOC_SHIFT_MAX	KMALLOC_SHIFT_HIGH
+ #ifndef KMALLOC_SHIFT_LOW
+ #define KMALLOC_SHIFT_LOW	5
diff --git a/target/linux/generic/patches-4.1/901-debloat_sock_diag.patch b/target/linux/generic/patches-4.1/901-debloat_sock_diag.patch
new file mode 100644
index 0000000..0716169
--- /dev/null
+++ b/target/linux/generic/patches-4.1/901-debloat_sock_diag.patch
@@ -0,0 +1,65 @@
+--- a/net/Kconfig
++++ b/net/Kconfig
+@@ -89,6 +89,9 @@ source "net/netlabel/Kconfig"
+ 
+ endif # if INET
+ 
++config SOCK_DIAG
++	bool
++
+ config NETWORK_SECMARK
+ 	bool "Security Marking"
+ 	help
+--- a/net/core/Makefile
++++ b/net/core/Makefile
+@@ -9,8 +9,9 @@ obj-$(CONFIG_SYSCTL) += sysctl_net_core.
+ 
+ obj-y		     += dev.o ethtool.o dev_addr_lists.o dst.o netevent.o \
+ 			neighbour.o rtnetlink.o utils.o link_watch.o filter.o \
+-			sock_diag.o dev_ioctl.o tso.o
++			dev_ioctl.o tso.o
+ 
++obj-$(CONFIG_SOCK_DIAG) += sock_diag.o
+ obj-$(CONFIG_XFRM) += flow.o
+ obj-y += net-sysfs.o
+ obj-$(CONFIG_PROC_FS) += net-procfs.o
+--- a/net/ipv4/Kconfig
++++ b/net/ipv4/Kconfig
+@@ -428,6 +428,7 @@ config INET_LRO
+ 
+ config INET_DIAG
+ 	tristate "INET: socket monitoring interface"
++	select SOCK_DIAG
+ 	default y
+ 	---help---
+ 	  Support for INET (TCP, DCCP, etc) socket monitoring interface used by
+--- a/net/unix/Kconfig
++++ b/net/unix/Kconfig
+@@ -22,6 +22,7 @@ config UNIX
+ config UNIX_DIAG
+ 	tristate "UNIX: socket monitoring interface"
+ 	depends on UNIX
++	select SOCK_DIAG
+ 	default n
+ 	---help---
+ 	  Support for UNIX socket monitoring interface used by the ss tool.
+--- a/net/netlink/Kconfig
++++ b/net/netlink/Kconfig
+@@ -13,6 +13,7 @@ config NETLINK_MMAP
+ 
+ config NETLINK_DIAG
+ 	tristate "NETLINK: socket monitoring interface"
++	select SOCK_DIAG
+ 	default n
+ 	---help---
+ 	  Support for NETLINK socket monitoring interface used by the ss tool.
+--- a/net/packet/Kconfig
++++ b/net/packet/Kconfig
+@@ -18,6 +18,7 @@ config PACKET
+ config PACKET_DIAG
+ 	tristate "Packet: sockets monitoring interface"
+ 	depends on PACKET
++	select SOCK_DIAG
+ 	default n
+ 	---help---
+ 	  Support for PF_PACKET sockets monitoring interface used by the ss tool.
diff --git a/target/linux/generic/patches-4.1/902-debloat_proc.patch b/target/linux/generic/patches-4.1/902-debloat_proc.patch
new file mode 100644
index 0000000..8207dad
--- /dev/null
+++ b/target/linux/generic/patches-4.1/902-debloat_proc.patch
@@ -0,0 +1,341 @@
+--- a/fs/locks.c
++++ b/fs/locks.c
+@@ -2676,6 +2676,8 @@ static const struct file_operations proc
+ 
+ static int __init proc_locks_init(void)
+ {
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return 0;
+ 	proc_create("locks", 0, NULL, &proc_locks_operations);
+ 	return 0;
+ }
+--- a/fs/proc/Kconfig
++++ b/fs/proc/Kconfig
+@@ -71,3 +71,8 @@ config PROC_PAGE_MONITOR
+ 	  /proc/pid/smaps, /proc/pid/clear_refs, /proc/pid/pagemap,
+ 	  /proc/kpagecount, and /proc/kpageflags. Disabling these
+           interfaces will reduce the size of the kernel by approximately 4kb.
++
++config PROC_STRIPPED
++	default n
++	depends on EXPERT
++	bool "Strip non-essential /proc functionality to reduce code size"
+--- a/fs/proc/consoles.c
++++ b/fs/proc/consoles.c
+@@ -106,6 +106,9 @@ static const struct file_operations proc
+ 
+ static int __init proc_consoles_init(void)
+ {
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return 0;
++
+ 	proc_create("consoles", 0, NULL, &proc_consoles_operations);
+ 	return 0;
+ }
+--- a/fs/proc/proc_tty.c
++++ b/fs/proc/proc_tty.c
+@@ -143,7 +143,10 @@ static const struct file_operations proc
+ void proc_tty_register_driver(struct tty_driver *driver)
+ {
+ 	struct proc_dir_entry *ent;
+-		
++
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return;
++
+ 	if (!driver->driver_name || driver->proc_entry ||
+ 	    !driver->ops->proc_fops)
+ 		return;
+@@ -160,6 +163,9 @@ void proc_tty_unregister_driver(struct t
+ {
+ 	struct proc_dir_entry *ent;
+ 
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return;
++
+ 	ent = driver->proc_entry;
+ 	if (!ent)
+ 		return;
+@@ -174,6 +180,9 @@ void proc_tty_unregister_driver(struct t
+  */
+ void __init proc_tty_init(void)
+ {
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return;
++
+ 	if (!proc_mkdir("tty", NULL))
+ 		return;
+ 	proc_mkdir("tty/ldisc", NULL);	/* Preserved: it's userspace visible */
+--- a/kernel/exec_domain.c
++++ b/kernel/exec_domain.c
+@@ -41,6 +41,8 @@ static const struct file_operations exec
+ 
+ static int __init proc_execdomains_init(void)
+ {
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return 0;
+ 	proc_create("execdomains", 0, NULL, &execdomains_proc_fops);
+ 	return 0;
+ }
+--- a/kernel/irq/proc.c
++++ b/kernel/irq/proc.c
+@@ -327,6 +327,9 @@ void register_irq_proc(unsigned int irq,
+ 	static DEFINE_MUTEX(register_lock);
+ 	char name [MAX_NAMELEN];
+ 
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED) && !IS_ENABLED(CONFIG_SMP))
++		return;
++
+ 	if (!root_irq_dir || (desc->irq_data.chip == &no_irq_chip))
+ 		return;
+ 
+@@ -376,6 +379,9 @@ void unregister_irq_proc(unsigned int ir
+ {
+ 	char name [MAX_NAMELEN];
+ 
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED) && !IS_ENABLED(CONFIG_SMP))
++		return;
++
+ 	if (!root_irq_dir || !desc->dir)
+ 		return;
+ #ifdef CONFIG_SMP
+@@ -411,6 +417,9 @@ void init_irq_proc(void)
+ 	unsigned int irq;
+ 	struct irq_desc *desc;
+ 
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED) && !IS_ENABLED(CONFIG_SMP))
++		return;
++
+ 	/* create /proc/irq */
+ 	root_irq_dir = proc_mkdir("irq", NULL);
+ 	if (!root_irq_dir)
+--- a/kernel/time/timer_list.c
++++ b/kernel/time/timer_list.c
+@@ -388,6 +388,8 @@ static int __init init_timer_list_procfs
+ {
+ 	struct proc_dir_entry *pe;
+ 
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return 0;
+ 	pe = proc_create("timer_list", 0444, NULL, &timer_list_fops);
+ 	if (!pe)
+ 		return -ENOMEM;
+--- a/mm/vmalloc.c
++++ b/mm/vmalloc.c
+@@ -2683,6 +2683,8 @@ static const struct file_operations proc
+ 
+ static int __init proc_vmalloc_init(void)
+ {
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return 0;
+ 	proc_create("vmallocinfo", S_IRUSR, NULL, &proc_vmalloc_operations);
+ 	return 0;
+ }
+--- a/mm/vmstat.c
++++ b/mm/vmstat.c
+@@ -1528,10 +1528,12 @@ static int __init setup_vmstat(void)
+ 	cpu_notifier_register_done();
+ #endif
+ #ifdef CONFIG_PROC_FS
+-	proc_create("buddyinfo", S_IRUGO, NULL, &fragmentation_file_operations);
+-	proc_create("pagetypeinfo", S_IRUGO, NULL, &pagetypeinfo_file_ops);
++	if (!IS_ENABLED(CONFIG_PROC_STRIPPED)) {
++		proc_create("buddyinfo", S_IRUGO, NULL, &fragmentation_file_operations);
++		proc_create("pagetypeinfo", S_IRUGO, NULL, &pagetypeinfo_file_ops);
++		proc_create("zoneinfo", S_IRUGO, NULL, &proc_zoneinfo_file_operations);
++	}
+ 	proc_create("vmstat", S_IRUGO, NULL, &proc_vmstat_file_operations);
+-	proc_create("zoneinfo", S_IRUGO, NULL, &proc_zoneinfo_file_operations);
+ #endif
+ 	return 0;
+ }
+--- a/net/8021q/vlanproc.c
++++ b/net/8021q/vlanproc.c
+@@ -127,6 +127,9 @@ void vlan_proc_cleanup(struct net *net)
+ {
+ 	struct vlan_net *vn = net_generic(net, vlan_net_id);
+ 
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return;
++
+ 	if (vn->proc_vlan_conf)
+ 		remove_proc_entry(name_conf, vn->proc_vlan_dir);
+ 
+@@ -146,6 +149,9 @@ int __net_init vlan_proc_init(struct net
+ {
+ 	struct vlan_net *vn = net_generic(net, vlan_net_id);
+ 
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return 0;
++
+ 	vn->proc_vlan_dir = proc_net_mkdir(net, name_root, net->proc_net);
+ 	if (!vn->proc_vlan_dir)
+ 		goto err;
+--- a/net/core/sock.c
++++ b/net/core/sock.c
+@@ -2971,6 +2971,8 @@ static __net_initdata struct pernet_oper
+ 
+ static int __init proto_init(void)
+ {
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return 0;
+ 	return register_pernet_subsys(&proto_net_ops);
+ }
+ 
+--- a/net/ipv4/fib_trie.c
++++ b/net/ipv4/fib_trie.c
+@@ -2626,10 +2626,12 @@ static const struct file_operations fib_
+ 
+ int __net_init fib_proc_init(struct net *net)
+ {
+-	if (!proc_create("fib_trie", S_IRUGO, net->proc_net, &fib_trie_fops))
++	if (!IS_ENABLED(CONFIG_PROC_STRIPPED) &&
++		!proc_create("fib_trie", S_IRUGO, net->proc_net, &fib_trie_fops))
+ 		goto out1;
+ 
+-	if (!proc_create("fib_triestat", S_IRUGO, net->proc_net,
++	if (!IS_ENABLED(CONFIG_PROC_STRIPPED) &&
++		!proc_create("fib_triestat", S_IRUGO, net->proc_net,
+ 			 &fib_triestat_fops))
+ 		goto out2;
+ 
+@@ -2639,17 +2641,21 @@ int __net_init fib_proc_init(struct net
+ 	return 0;
+ 
+ out3:
+-	remove_proc_entry("fib_triestat", net->proc_net);
++	if (!IS_ENABLED(CONFIG_PROC_STRIPPED))
++		remove_proc_entry("fib_triestat", net->proc_net);
+ out2:
+-	remove_proc_entry("fib_trie", net->proc_net);
++	if (!IS_ENABLED(CONFIG_PROC_STRIPPED))
++		remove_proc_entry("fib_trie", net->proc_net);
+ out1:
+ 	return -ENOMEM;
+ }
+ 
+ void __net_exit fib_proc_exit(struct net *net)
+ {
+-	remove_proc_entry("fib_trie", net->proc_net);
+-	remove_proc_entry("fib_triestat", net->proc_net);
++	if (!IS_ENABLED(CONFIG_PROC_STRIPPED)) {
++		remove_proc_entry("fib_trie", net->proc_net);
++		remove_proc_entry("fib_triestat", net->proc_net);
++	}
+ 	remove_proc_entry("route", net->proc_net);
+ }
+ 
+--- a/net/ipv4/proc.c
++++ b/net/ipv4/proc.c
+@@ -535,6 +535,9 @@ static __net_initdata struct pernet_oper
+ 
+ int __init ip_misc_proc_init(void)
+ {
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return 0;
++
+ 	return register_pernet_subsys(&ip_proc_ops);
+ }
+ 
+--- a/net/ipv4/route.c
++++ b/net/ipv4/route.c
+@@ -415,6 +415,9 @@ static struct pernet_operations ip_rt_pr
+ 
+ static int __init ip_rt_proc_init(void)
+ {
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return 0;
++
+ 	return register_pernet_subsys(&ip_rt_proc_ops);
+ }
+ 
+--- a/ipc/msg.c
++++ b/ipc/msg.c
+@@ -1040,6 +1040,9 @@ void __init msg_init(void)
+ {
+ 	msg_init_ns(&init_ipc_ns);
+ 
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return;
++
+ 	ipc_init_proc_interface("sysvipc/msg",
+ 				"       key      msqid perms      cbytes       qnum lspid lrpid   uid   gid  cuid  cgid      stime      rtime      ctime\n",
+ 				IPC_MSG_IDS, sysvipc_msg_proc_show);
+--- a/ipc/sem.c
++++ b/ipc/sem.c
+@@ -191,6 +191,8 @@ void sem_exit_ns(struct ipc_namespace *n
+ void __init sem_init(void)
+ {
+ 	sem_init_ns(&init_ipc_ns);
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return;
+ 	ipc_init_proc_interface("sysvipc/sem",
+ 				"       key      semid perms      nsems   uid   gid  cuid  cgid      otime      ctime\n",
+ 				IPC_SEM_IDS, sysvipc_sem_proc_show);
+--- a/ipc/shm.c
++++ b/ipc/shm.c
+@@ -118,6 +118,8 @@ pure_initcall(ipc_ns_init);
+ 
+ void __init shm_init(void)
+ {
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return;
+ 	ipc_init_proc_interface("sysvipc/shm",
+ #if BITS_PER_LONG <= 32
+ 				"       key      shmid perms       size  cpid  lpid nattch   uid   gid  cuid  cgid      atime      dtime      ctime        rss       swap\n",
+--- a/ipc/util.c
++++ b/ipc/util.c
+@@ -121,6 +121,9 @@ void __init ipc_init_proc_interface(cons
+ 	struct proc_dir_entry *pde;
+ 	struct ipc_proc_iface *iface;
+ 
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return;
++
+ 	iface = kmalloc(sizeof(*iface), GFP_KERNEL);
+ 	if (!iface)
+ 		return;
+--- a/net/core/net-procfs.c
++++ b/net/core/net-procfs.c
+@@ -318,10 +318,12 @@ static int __net_init dev_proc_net_init(
+ 
+ 	if (!proc_create("dev", S_IRUGO, net->proc_net, &dev_seq_fops))
+ 		goto out;
+-	if (!proc_create("softnet_stat", S_IRUGO, net->proc_net,
++	if (!IS_ENABLED(CONFIG_PROC_STRIPPED) &&
++		!proc_create("softnet_stat", S_IRUGO, net->proc_net,
+ 			 &softnet_seq_fops))
+ 		goto out_dev;
+-	if (!proc_create("ptype", S_IRUGO, net->proc_net, &ptype_seq_fops))
++	if (!IS_ENABLED(CONFIG_PROC_STRIPPED) &&
++		!proc_create("ptype", S_IRUGO, net->proc_net, &ptype_seq_fops))
+ 		goto out_softnet;
+ 
+ 	if (wext_proc_init(net))
+@@ -330,9 +332,11 @@ static int __net_init dev_proc_net_init(
+ out:
+ 	return rc;
+ out_ptype:
+-	remove_proc_entry("ptype", net->proc_net);
++	if (!IS_ENABLED(CONFIG_PROC_STRIPPED))
++		remove_proc_entry("ptype", net->proc_net);
+ out_softnet:
+-	remove_proc_entry("softnet_stat", net->proc_net);
++	if (!IS_ENABLED(CONFIG_PROC_STRIPPED))
++		remove_proc_entry("softnet_stat", net->proc_net);
+ out_dev:
+ 	remove_proc_entry("dev", net->proc_net);
+ 	goto out;
+@@ -342,8 +346,10 @@ static void __net_exit dev_proc_net_exit
+ {
+ 	wext_proc_exit(net);
+ 
+-	remove_proc_entry("ptype", net->proc_net);
+-	remove_proc_entry("softnet_stat", net->proc_net);
++	if (!IS_ENABLED(CONFIG_PROC_STRIPPED)) {
++		remove_proc_entry("ptype", net->proc_net);
++		remove_proc_entry("softnet_stat", net->proc_net);
++	}
+ 	remove_proc_entry("dev", net->proc_net);
+ }
+ 
diff --git a/target/linux/generic/patches-4.1/903-debloat_direct_io.patch b/target/linux/generic/patches-4.1/903-debloat_direct_io.patch
new file mode 100644
index 0000000..0bc9040
--- /dev/null
+++ b/target/linux/generic/patches-4.1/903-debloat_direct_io.patch
@@ -0,0 +1,80 @@
+--- a/fs/Kconfig
++++ b/fs/Kconfig
+@@ -71,6 +71,11 @@ config FILE_LOCKING
+           for filesystems like NFS and for the flock() system
+           call. Disabling this option saves about 11k.
+ 
++config DIRECT_IO
++	bool "Enable O_DIRECT support" if EXPERT
++	depends on BLOCK
++	default y
++
+ source "fs/notify/Kconfig"
+ 
+ source "fs/quota/Kconfig"
+--- a/fs/Makefile
++++ b/fs/Makefile
+@@ -14,7 +14,8 @@ obj-y :=	open.o read_write.o file_table.
+ 		stack.o fs_struct.o statfs.o fs_pin.o nsfs.o
+ 
+ ifeq ($(CONFIG_BLOCK),y)
+-obj-y +=	buffer.o block_dev.o direct-io.o mpage.o
++obj-y +=	buffer.o block_dev.o mpage.o
++obj-$(CONFIG_DIRECT_IO) += direct-io.o
+ else
+ obj-y +=	no-block.o
+ endif
+--- a/include/linux/fs.h
++++ b/include/linux/fs.h
+@@ -2647,6 +2647,7 @@ enum {
+ 	DIO_SKIP_DIO_COUNT = 0x08,
+ };
+ 
++#ifdef CONFIG_DIRECT_IO
+ void dio_end_io(struct bio *bio, int error);
+ 
+ ssize_t __blockdev_direct_IO(struct kiocb *iocb, struct inode *inode,
+@@ -2654,6 +2655,18 @@ ssize_t __blockdev_direct_IO(struct kioc
+ 			     loff_t offset, get_block_t get_block,
+ 			     dio_iodone_t end_io, dio_submit_t submit_io,
+ 			     int flags);
++#else
++static inline void dio_end_io(struct bio *bio, int error)
++{
++}
++static inline ssize_t __blockdev_direct_IO(struct kiocb *iocb, struct inode *inode,
++	struct block_device *bdev, struct iov_iter *iter, loff_t offset,
++	get_block_t get_block, dio_iodone_t end_io,
++	dio_submit_t submit_io,	int flags)
++{
++	return -EOPNOTSUPP;
++}
++#endif
+ 
+ static inline ssize_t blockdev_direct_IO(struct kiocb *iocb,
+ 					 struct inode *inode,
+--- a/fs/fcntl.c
++++ b/fs/fcntl.c
+@@ -52,8 +52,10 @@ static int setfl(int fd, struct file * f
+ 		   arg |= O_NONBLOCK;
+ 
+ 	if (arg & O_DIRECT) {
++#ifdef CONFIG_DIRECT_IO
+ 		if (!filp->f_mapping || !filp->f_mapping->a_ops ||
+ 			!filp->f_mapping->a_ops->direct_IO)
++#endif
+ 				return -EINVAL;
+ 	}
+ 
+--- a/fs/open.c
++++ b/fs/open.c
+@@ -671,7 +671,9 @@ int open_check_o_direct(struct file *f)
+ {
+ 	/* NB: we're sure to have correct a_ops only after f_op->open */
+ 	if (f->f_flags & O_DIRECT) {
++#ifdef CONFIG_DIRECT_IO
+ 		if (!f->f_mapping->a_ops || !f->f_mapping->a_ops->direct_IO)
++#endif
+ 			return -EINVAL;
+ 	}
+ 	return 0;
diff --git a/target/linux/generic/patches-4.1/910-kobject_uevent.patch b/target/linux/generic/patches-4.1/910-kobject_uevent.patch
new file mode 100644
index 0000000..a2c935f
--- /dev/null
+++ b/target/linux/generic/patches-4.1/910-kobject_uevent.patch
@@ -0,0 +1,21 @@
+--- a/lib/kobject_uevent.c
++++ b/lib/kobject_uevent.c
+@@ -52,6 +52,18 @@ static const char *kobject_actions[] = {
+ 	[KOBJ_OFFLINE] =	"offline",
+ };
+ 
++u64 uevent_next_seqnum(void)
++{
++	u64 seq;
++
++	mutex_lock(&uevent_sock_mutex);
++	seq = ++uevent_seqnum;
++	mutex_unlock(&uevent_sock_mutex);
++
++	return seq;
++}
++EXPORT_SYMBOL_GPL(uevent_next_seqnum);
++
+ /**
+  * kobject_action_type - translate action string to numeric type
+  *
diff --git a/target/linux/generic/patches-4.1/911-kobject_add_broadcast_uevent.patch b/target/linux/generic/patches-4.1/911-kobject_add_broadcast_uevent.patch
new file mode 100644
index 0000000..3afaac1
--- /dev/null
+++ b/target/linux/generic/patches-4.1/911-kobject_add_broadcast_uevent.patch
@@ -0,0 +1,65 @@
+--- a/include/linux/kobject.h
++++ b/include/linux/kobject.h
+@@ -32,6 +32,8 @@
+ #define UEVENT_NUM_ENVP			32	/* number of env pointers */
+ #define UEVENT_BUFFER_SIZE		2048	/* buffer for the variables */
+ 
++struct sk_buff;
++
+ #ifdef CONFIG_UEVENT_HELPER
+ /* path to the userspace helper executed on an event */
+ extern char uevent_helper[];
+@@ -221,4 +223,7 @@ int add_uevent_var(struct kobj_uevent_en
+ int kobject_action_type(const char *buf, size_t count,
+ 			enum kobject_action *type);
+ 
++int broadcast_uevent(struct sk_buff *skb, __u32 pid, __u32 group,
++		     gfp_t allocation);
++
+ #endif /* _KOBJECT_H_ */
+--- a/lib/kobject_uevent.c
++++ b/lib/kobject_uevent.c
+@@ -423,6 +423,43 @@ int add_uevent_var(struct kobj_uevent_en
+ EXPORT_SYMBOL_GPL(add_uevent_var);
+ 
+ #if defined(CONFIG_NET)
++int broadcast_uevent(struct sk_buff *skb, __u32 pid, __u32 group,
++		     gfp_t allocation)
++{
++	struct uevent_sock *ue_sk;
++	int err = 0;
++
++	/* send netlink message */
++	mutex_lock(&uevent_sock_mutex);
++	list_for_each_entry(ue_sk, &uevent_sock_list, list) {
++		struct sock *uevent_sock = ue_sk->sk;
++		struct sk_buff *skb2;
++
++		skb2 = skb_clone(skb, allocation);
++		if (!skb2)
++			break;
++
++		err = netlink_broadcast(uevent_sock, skb2, pid, group,
++					allocation);
++		if (err)
++			break;
++	}
++	mutex_unlock(&uevent_sock_mutex);
++
++	kfree_skb(skb);
++	return err;
++}
++#else
++int broadcast_uevent(struct sk_buff *skb, __u32 pid, __u32 group,
++		     gfp_t allocation)
++{
++	kfree_skb(skb);
++	return 0;
++}
++#endif
++EXPORT_SYMBOL_GPL(broadcast_uevent);
++
++#if defined(CONFIG_NET)
+ static int uevent_net_init(struct net *net)
+ {
+ 	struct uevent_sock *ue_sk;
diff --git a/target/linux/generic/patches-4.1/921-use_preinit_as_init.patch b/target/linux/generic/patches-4.1/921-use_preinit_as_init.patch
new file mode 100644
index 0000000..73da5b3
--- /dev/null
+++ b/target/linux/generic/patches-4.1/921-use_preinit_as_init.patch
@@ -0,0 +1,12 @@
+--- a/init/main.c
++++ b/init/main.c
+@@ -960,7 +960,8 @@ static int __ref kernel_init(void *unuse
+ 		panic("Requested init %s failed (error %d).",
+ 		      execute_command, ret);
+ 	}
+-	if (!try_to_run_init_process("/sbin/init") ||
++	if (!try_to_run_init_process("/etc/preinit") ||
++	    !try_to_run_init_process("/sbin/init") ||
+ 	    !try_to_run_init_process("/etc/init") ||
+ 	    !try_to_run_init_process("/bin/init") ||
+ 	    !try_to_run_init_process("/bin/sh"))
diff --git a/target/linux/generic/patches-4.1/922-always-create-console-node-in-initramfs.patch b/target/linux/generic/patches-4.1/922-always-create-console-node-in-initramfs.patch
new file mode 100644
index 0000000..988de35
--- /dev/null
+++ b/target/linux/generic/patches-4.1/922-always-create-console-node-in-initramfs.patch
@@ -0,0 +1,30 @@
+--- a/scripts/gen_initramfs_list.sh
++++ b/scripts/gen_initramfs_list.sh
+@@ -59,6 +59,18 @@ default_initramfs() {
+ 	EOF
+ }
+ 
++list_openwrt_initramfs() {
++	:
++}
++
++openwrt_initramfs() {
++	# make sure that /dev/console exists
++	cat <<-EOF >> ${output}
++		dir /dev 0755 0 0
++		nod /dev/console 0600 0 0 c 5 1
++	EOF
++}
++
+ filetype() {
+ 	local argv1="$1"
+ 
+@@ -177,6 +189,8 @@ dir_filelist() {
+ 	if [  "$(echo "${dirlist}" | wc -l)" -gt 1 ]; then
+ 		${dep_list}print_mtime "$1"
+ 
++		${dep_list}openwrt_initramfs
++
+ 		echo "${dirlist}" | \
+ 		while read x; do
+ 			${dep_list}parse ${x}
diff --git a/target/linux/generic/patches-4.1/930-crashlog.patch b/target/linux/generic/patches-4.1/930-crashlog.patch
new file mode 100644
index 0000000..be0f7d0
--- /dev/null
+++ b/target/linux/generic/patches-4.1/930-crashlog.patch
@@ -0,0 +1,276 @@
+--- /dev/null
++++ b/include/linux/crashlog.h
+@@ -0,0 +1,17 @@
++#ifndef __CRASHLOG_H
++#define __CRASHLOG_H
++
++#ifdef CONFIG_CRASHLOG
++void crashlog_init_bootmem(struct bootmem_data *bdata);
++void crashlog_init_memblock(phys_addr_t addr, phys_addr_t size);
++#else
++static inline void crashlog_init_bootmem(struct bootmem_data *bdata)
++{
++}
++
++static inline void crashlog_init_memblock(phys_addr_t addr, phys_addr_t size)
++{
++}
++#endif
++
++#endif
+--- a/init/Kconfig
++++ b/init/Kconfig
+@@ -1275,6 +1275,10 @@ config RELAY
+ 
+ 	  If unsure, say N.
+ 
++config CRASHLOG
++	bool "Crash logging"
++	depends on (!NO_BOOTMEM || HAVE_MEMBLOCK) && !(ARM || SPARC || PPC)
++
+ config BLK_DEV_INITRD
+ 	bool "Initial RAM filesystem and RAM disk (initramfs/initrd) support"
+ 	depends on BROKEN || !FRV
+--- a/kernel/Makefile
++++ b/kernel/Makefile
+@@ -98,6 +98,7 @@ obj-$(CONFIG_CRASH_DUMP) += crash_dump.o
+ obj-$(CONFIG_JUMP_LABEL) += jump_label.o
+ obj-$(CONFIG_CONTEXT_TRACKING) += context_tracking.o
+ obj-$(CONFIG_TORTURE_TEST) += torture.o
++obj-$(CONFIG_CRASHLOG) += crashlog.o
+ 
+ $(obj)/configs.o: $(obj)/config_data.h
+ 
+--- /dev/null
++++ b/kernel/crashlog.c
+@@ -0,0 +1,181 @@
++/*
++ * Crash information logger
++ * Copyright (C) 2010 Felix Fietkau <nbd@openwrt.org>
++ *
++ * Based on ramoops.c
++ *   Copyright (C) 2010 Marco Stornelli <marco.stornelli@gmail.com>
++ *
++ * This program is free software; you can redistribute it and/or
++ * modify it under the terms of the GNU General Public License
++ * version 2 as published by the Free Software Foundation.
++ *
++ * This program is distributed in the hope that it will be useful, but
++ * WITHOUT ANY WARRANTY; without even the implied warranty of
++ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
++ * General Public License for more details.
++ *
++ * You should have received a copy of the GNU General Public License
++ * along with this program; if not, write to the Free Software
++ * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA
++ * 02110-1301 USA
++ *
++ */
++
++#include <linux/module.h>
++#include <linux/bootmem.h>
++#include <linux/memblock.h>
++#include <linux/debugfs.h>
++#include <linux/crashlog.h>
++#include <linux/kmsg_dump.h>
++#include <linux/module.h>
++#include <linux/pfn.h>
++#include <asm/io.h>
++
++#define CRASHLOG_PAGES	4
++#define CRASHLOG_SIZE	(CRASHLOG_PAGES * PAGE_SIZE)
++#define CRASHLOG_MAGIC	0xa1eedead
++
++/*
++ * Start the log at 1M before the end of RAM, as some boot loaders like
++ * to use the end of the RAM for stack usage and other things
++ * If this fails, fall back to using the last part.
++ */
++#define CRASHLOG_OFFSET	(1024 * 1024)
++
++struct crashlog_data {
++	u32 magic;
++	u32 len;
++	u8 data[];
++};
++
++static struct debugfs_blob_wrapper crashlog_blob;
++static unsigned long crashlog_addr = 0;
++static struct crashlog_data *crashlog_buf;
++static struct kmsg_dumper dump;
++static bool first = true;
++
++extern struct list_head *crashlog_modules;
++
++#ifndef CONFIG_NO_BOOTMEM
++void __init crashlog_init_bootmem(bootmem_data_t *bdata)
++{
++	unsigned long addr;
++
++	if (crashlog_addr)
++		return;
++
++	addr = PFN_PHYS(bdata->node_low_pfn) - CRASHLOG_OFFSET;
++	if (reserve_bootmem(addr, CRASHLOG_SIZE, BOOTMEM_EXCLUSIVE) < 0) {
++		printk("Crashlog failed to allocate RAM at address 0x%lx\n", addr);
++		bdata->node_low_pfn -= CRASHLOG_PAGES;
++		addr = PFN_PHYS(bdata->node_low_pfn);
++	}
++	crashlog_addr = addr;
++}
++#endif
++
++#ifdef CONFIG_HAVE_MEMBLOCK
++void __meminit crashlog_init_memblock(phys_addr_t addr, phys_addr_t size)
++{
++	if (crashlog_addr)
++		return;
++
++	addr += size - CRASHLOG_OFFSET;
++	if (memblock_reserve(addr, CRASHLOG_SIZE)) {
++		printk("Crashlog failed to allocate RAM at address 0x%lx\n", (unsigned long) addr);
++		return;
++	}
++
++	crashlog_addr = addr;
++}
++#endif
++
++static void __init crashlog_copy(void)
++{
++	if (crashlog_buf->magic != CRASHLOG_MAGIC)
++		return;
++
++	if (!crashlog_buf->len || crashlog_buf->len >
++	    CRASHLOG_SIZE - sizeof(*crashlog_buf))
++		return;
++
++	crashlog_blob.size = crashlog_buf->len;
++	crashlog_blob.data = kmemdup(crashlog_buf->data,
++		crashlog_buf->len, GFP_KERNEL);
++
++	debugfs_create_blob("crashlog", 0700, NULL, &crashlog_blob);
++}
++
++static int get_maxlen(void)
++{
++	return CRASHLOG_SIZE - sizeof(*crashlog_buf) - crashlog_buf->len;
++}
++
++static void crashlog_printf(const char *fmt, ...)
++{
++	va_list args;
++	int len = get_maxlen();
++
++	if (!len)
++		return;
++
++	va_start(args, fmt);
++	crashlog_buf->len += vscnprintf(
++		&crashlog_buf->data[crashlog_buf->len],
++		len, fmt, args);
++	va_end(args);
++}
++
++static void crashlog_do_dump(struct kmsg_dumper *dumper,
++		enum kmsg_dump_reason reason)
++{
++	struct timeval tv;
++	struct module *m;
++	char *buf;
++	size_t len;
++
++	if (!first)
++		crashlog_printf("\n===================================\n");
++
++	do_gettimeofday(&tv);
++	crashlog_printf("Time: %lu.%lu\n",
++		(long)tv.tv_sec, (long)tv.tv_usec);
++
++	if (first) {
++		crashlog_printf("Modules:");
++		list_for_each_entry(m, crashlog_modules, list) {
++			crashlog_printf("\t%s@%p+%x", m->name,
++			m->module_core, m->core_size,
++			m->module_init, m->init_size);
++		}
++		crashlog_printf("\n");
++		first = false;
++	}
++
++	buf = (char *)&crashlog_buf->data[crashlog_buf->len];
++
++	kmsg_dump_get_buffer(dumper, true, buf, get_maxlen(), &len);
++
++	crashlog_buf->len += len;
++}
++
++
++int __init crashlog_init_fs(void)
++{
++	if (!crashlog_addr)
++		return -ENOMEM;
++
++	crashlog_buf = ioremap(crashlog_addr, CRASHLOG_SIZE);
++
++	crashlog_copy();
++
++	crashlog_buf->magic = CRASHLOG_MAGIC;
++	crashlog_buf->len = 0;
++
++	dump.max_reason = KMSG_DUMP_OOPS;
++	dump.dump = crashlog_do_dump;
++	kmsg_dump_register(&dump);
++
++	return 0;
++}
++module_init(crashlog_init_fs);
+--- a/mm/bootmem.c
++++ b/mm/bootmem.c
+@@ -15,6 +15,7 @@
+ #include <linux/export.h>
+ #include <linux/kmemleak.h>
+ #include <linux/range.h>
++#include <linux/crashlog.h>
+ #include <linux/memblock.h>
+ #include <linux/bug.h>
+ #include <linux/io.h>
+@@ -177,6 +178,7 @@ static unsigned long __init free_all_boo
+ 	if (!bdata->node_bootmem_map)
+ 		return 0;
+ 
++	crashlog_init_bootmem(bdata);
+ 	map = bdata->node_bootmem_map;
+ 	start = bdata->node_min_pfn;
+ 	end = bdata->node_low_pfn;
+--- a/kernel/module.c
++++ b/kernel/module.c
+@@ -104,6 +104,9 @@ static LIST_HEAD(modules);
+ #ifdef CONFIG_KGDB_KDB
+ struct list_head *kdb_modules = &modules; /* kdb needs the list of modules */
+ #endif /* CONFIG_KGDB_KDB */
++#ifdef CONFIG_CRASHLOG
++struct list_head *crashlog_modules = &modules;
++#endif
+ 
+ #ifdef CONFIG_MODULE_SIG
+ #ifdef CONFIG_MODULE_SIG_FORCE
+--- a/mm/memblock.c
++++ b/mm/memblock.c
+@@ -19,6 +19,7 @@
+ #include <linux/debugfs.h>
+ #include <linux/seq_file.h>
+ #include <linux/memblock.h>
++#include <linux/crashlog.h>
+ 
+ #include <asm-generic/sections.h>
+ #include <linux/io.h>
+@@ -477,6 +478,8 @@ static void __init_memblock memblock_ins
+ 	memblock_set_region_node(rgn, nid);
+ 	type->cnt++;
+ 	type->total_size += size;
++	if (type == &memblock.memory && idx == 0)
++		crashlog_init_memblock(base, size);
+ }
+ 
+ /**
diff --git a/target/linux/generic/patches-4.1/940-ocf_kbuild_integration.patch b/target/linux/generic/patches-4.1/940-ocf_kbuild_integration.patch
new file mode 100644
index 0000000..a50cd9c
--- /dev/null
+++ b/target/linux/generic/patches-4.1/940-ocf_kbuild_integration.patch
@@ -0,0 +1,20 @@
+--- a/crypto/Kconfig
++++ b/crypto/Kconfig
+@@ -1526,3 +1526,6 @@ source "drivers/crypto/Kconfig"
+ source crypto/asymmetric_keys/Kconfig
+ 
+ endif	# if CRYPTO
++
++source "crypto/ocf/Kconfig"
++
+--- a/crypto/Makefile
++++ b/crypto/Makefile
+@@ -103,6 +103,8 @@ obj-$(CONFIG_CRYPTO_USER_API_SKCIPHER) +
+ obj-$(CONFIG_CRYPTO_USER_API_RNG) += algif_rng.o
+ obj-$(CONFIG_CRYPTO_USER_API_AEAD) += algif_aead.o
+ 
++obj-$(CONFIG_OCF_OCF) += ocf/
++
+ #
+ # generic algorithms and the async_tx api
+ #
diff --git a/target/linux/generic/patches-4.1/941-ocf_20120127.patch b/target/linux/generic/patches-4.1/941-ocf_20120127.patch
new file mode 100644
index 0000000..d5564b3
--- /dev/null
+++ b/target/linux/generic/patches-4.1/941-ocf_20120127.patch
@@ -0,0 +1,166 @@
+--- a/drivers/char/random.c
++++ b/drivers/char/random.c
+@@ -139,6 +139,9 @@
+  * that might otherwise be identical and have very little entropy
+  * available to them (particularly common in the embedded world).
+  *
++ *      void random_input_words(__u32 *buf, size_t wordcount, int ent_count)
++ *      int random_input_wait(void);
++ *
+  * add_input_randomness() uses the input layer interrupt timing, as well as
+  * the event type information from the hardware.
+  *
+@@ -152,6 +155,13 @@
+  * seek times do not make for good sources of entropy, as their seek
+  * times are usually fairly consistent.
+  *
++ * random_input_words() just provides a raw block of entropy to the input
++ * pool, such as from a hardware entropy generator.
++ *
++ * random_input_wait() suspends the caller until such time as the
++ * entropy pool falls below the write threshold, and returns a count of how
++ * much entropy (in bits) is needed to sustain the pool.
++ *
+  * All of these routines try to estimate how many bits of randomness a
+  * particular randomness source.  They do this by keeping track of the
+  * first and second order deltas of the event timings.
+@@ -938,6 +948,63 @@ void add_disk_randomness(struct gendisk
+ EXPORT_SYMBOL_GPL(add_disk_randomness);
+ #endif
+ 
++/*
++ * random_input_words - add bulk entropy to pool
++ *
++ * @buf: buffer to add
++ * @wordcount: number of __u32 words to add
++ * @ent_count: total amount of entropy (in bits) to credit
++ *
++ * this provides bulk input of entropy to the input pool
++ *
++ */
++void random_input_words(__u32 *buf, size_t wordcount, int ent_count)
++{
++	mix_pool_bytes(&input_pool, buf, wordcount*4);
++
++	credit_entropy_bits(&input_pool, ent_count);
++
++	pr_notice("crediting %d bits => %d\n",
++		  ent_count, input_pool.entropy_count);
++	/*
++	 * Wake up waiting processes if we have enough
++	 * entropy.
++	 */
++	if (input_pool.entropy_count >= random_read_wakeup_bits)
++		wake_up_interruptible(&random_read_wait);
++}
++EXPORT_SYMBOL(random_input_words);
++
++/*
++ * random_input_wait - wait until random needs entropy
++ *
++ * this function sleeps until the /dev/random subsystem actually
++ * needs more entropy, and then return the amount of entropy
++ * that it would be nice to have added to the system.
++ */
++int random_input_wait(void)
++{
++	int count;
++
++	wait_event_interruptible(random_write_wait, 
++			 input_pool.entropy_count < random_write_wakeup_bits);
++
++	count = random_write_wakeup_bits - input_pool.entropy_count;
++
++        /* likely we got woken up due to a signal */
++	if (count <= 0) count = random_read_wakeup_bits; 
++
++	pr_notice("requesting %d bits from input_wait()er %d<%d\n",
++		  count,
++		  input_pool.entropy_count, random_write_wakeup_bits);
++
++	return count;
++}
++EXPORT_SYMBOL(random_input_wait);
++
++
++#define EXTRACT_SIZE 10
++
+ /*********************************************************************
+  *
+  * Entropy extraction routines
+--- a/fs/fcntl.c
++++ b/fs/fcntl.c
+@@ -140,6 +140,7 @@ pid_t f_getown(struct file *filp)
+ 	read_unlock(&filp->f_owner.lock);
+ 	return pid;
+ }
++EXPORT_SYMBOL(sys_dup);
+ 
+ static int f_setown_ex(struct file *filp, unsigned long arg)
+ {
+--- a/include/linux/miscdevice.h
++++ b/include/linux/miscdevice.h
+@@ -19,6 +19,7 @@
+ #define APOLLO_MOUSE_MINOR	7	/* unused */
+ #define PC110PAD_MINOR		9	/* unused */
+ /*#define ADB_MOUSE_MINOR	10	FIXME OBSOLETE */
++#define CRYPTODEV_MINOR		70	/* /dev/crypto */
+ #define WATCHDOG_MINOR		130	/* Watchdog timer     */
+ #define TEMP_MINOR		131	/* Temperature Sensor */
+ #define RTC_MINOR		135
+--- a/include/uapi/linux/random.h
++++ b/include/uapi/linux/random.h
+@@ -34,6 +34,30 @@
+ /* Clear the entropy pool and associated counters.  (Superuser only.) */
+ #define RNDCLEARPOOL	_IO( 'R', 0x06 )
+ 
++#ifdef CONFIG_FIPS_RNG
++
++/* Size of seed value - equal to AES blocksize */
++#define AES_BLOCK_SIZE_BYTES	16
++#define SEED_SIZE_BYTES			AES_BLOCK_SIZE_BYTES
++/* Size of AES key */
++#define KEY_SIZE_BYTES		16
++
++/* ioctl() structure used by FIPS 140-2 Tests */
++struct rand_fips_test {
++	unsigned char key[KEY_SIZE_BYTES];			/* Input */
++	unsigned char datetime[SEED_SIZE_BYTES];	/* Input */
++	unsigned char seed[SEED_SIZE_BYTES];		/* Input */
++	unsigned char result[SEED_SIZE_BYTES];		/* Output */
++};
++
++/* FIPS 140-2 RNG Variable Seed Test. (Superuser only.) */
++#define RNDFIPSVST	_IOWR('R', 0x10, struct rand_fips_test)
++
++/* FIPS 140-2 RNG Monte Carlo Test. (Superuser only.) */
++#define RNDFIPSMCT	_IOWR('R', 0x11, struct rand_fips_test)
++
++#endif /* #ifdef CONFIG_FIPS_RNG */
++
+ struct rand_pool_info {
+ 	int	entropy_count;
+ 	int	buf_size;
+--- a/include/linux/random.h
++++ b/include/linux/random.h
+@@ -13,6 +13,10 @@ extern void add_input_randomness(unsigne
+ 				 unsigned int value);
+ extern void add_interrupt_randomness(int irq, int irq_flags);
+ 
++extern void random_input_words(__u32 *buf, size_t wordcount, int ent_count);
++extern int random_input_wait(void);
++#define HAS_RANDOM_INPUT_WAIT 1
++
+ extern void get_random_bytes(void *buf, int nbytes);
+ extern void get_random_bytes_arch(void *buf, int nbytes);
+ void generate_random_uuid(unsigned char uuid_out[16]);
+--- a/kernel/pid.c
++++ b/kernel/pid.c
+@@ -431,6 +431,7 @@ void transfer_pid(struct task_struct *ol
+ 	new->pids[type].pid = old->pids[type].pid;
+ 	hlist_replace_rcu(&old->pids[type].node, &new->pids[type].node);
+ }
++EXPORT_SYMBOL(find_task_by_vpid);
+ 
+ struct task_struct *pid_task(struct pid *pid, enum pid_type type)
+ {
diff --git a/target/linux/generic/patches-4.1/960-decompress_unlzo_fix.patch b/target/linux/generic/patches-4.1/960-decompress_unlzo_fix.patch
new file mode 100644
index 0000000..37e322a
--- /dev/null
+++ b/target/linux/generic/patches-4.1/960-decompress_unlzo_fix.patch
@@ -0,0 +1,23 @@
+--- /dev/null
++++ b/include/linux/decompress/unlzo_mm.h
+@@ -0,0 +1,10 @@
++#ifndef UNLZO_MM_H
++#define UNLZO_MM_H
++
++#ifdef STATIC
++#define INIT
++#else
++#define INIT __init
++#endif
++
++#endif
+--- a/lib/decompress_unlzo.c
++++ b/lib/decompress_unlzo.c
+@@ -39,6 +39,7 @@
+ 
+ #include <linux/types.h>
+ #include <linux/lzo.h>
++#include <linux/decompress/unlzo_mm.h>
+ #include <linux/decompress/mm.h>
+ 
+ #include <linux/compiler.h>
diff --git a/target/linux/generic/patches-4.1/970-remove-unsane-filenames-from-deps_initramfs-list.patch b/target/linux/generic/patches-4.1/970-remove-unsane-filenames-from-deps_initramfs-list.patch
new file mode 100644
index 0000000..ac13c9e
--- /dev/null
+++ b/target/linux/generic/patches-4.1/970-remove-unsane-filenames-from-deps_initramfs-list.patch
@@ -0,0 +1,29 @@
+--- a/usr/Makefile
++++ b/usr/Makefile
+@@ -53,6 +53,8 @@ ifneq ($(wildcard $(obj)/.initramfs_data
+ 	include $(obj)/.initramfs_data.cpio.d
+ endif
+ 
++deps_initramfs_sane := $(foreach v,$(deps_initramfs),$(if $(findstring :,$(v)),,$(v)))
++
+ quiet_cmd_initfs = GEN     $@
+       cmd_initfs = $(initramfs) -o $@ $(ramfs-args) $(ramfs-input)
+ 
+@@ -61,14 +63,14 @@ targets := initramfs_data.cpio.gz initra
+ 	initramfs_data.cpio.lzo initramfs_data.cpio.lz4 \
+ 	initramfs_data.cpio
+ # do not try to update files included in initramfs
+-$(deps_initramfs): ;
++$(deps_initramfs_sane): ;
+ 
+-$(deps_initramfs): klibcdirs
++$(deps_initramfs_sane): klibcdirs
+ # We rebuild initramfs_data.cpio if:
+ # 1) Any included file is newer then initramfs_data.cpio
+ # 2) There are changes in which files are included (added or deleted)
+ # 3) If gen_init_cpio are newer than initramfs_data.cpio
+ # 4) arguments to gen_initramfs.sh changes
+-$(obj)/initramfs_data.cpio$(suffix_y): $(obj)/gen_init_cpio $(deps_initramfs) klibcdirs
++$(obj)/initramfs_data.cpio$(suffix_y): $(obj)/gen_init_cpio $(deps_initramfs_sane) klibcdirs
+ 	$(Q)$(initramfs) -l $(ramfs-input) > $(obj)/.initramfs_data.cpio.d
+ 	$(call if_changed,initfs)
diff --git a/target/linux/generic/patches-4.1/980-arm_openwrt_machtypes.patch b/target/linux/generic/patches-4.1/980-arm_openwrt_machtypes.patch
new file mode 100644
index 0000000..60ca07e
--- /dev/null
+++ b/target/linux/generic/patches-4.1/980-arm_openwrt_machtypes.patch
@@ -0,0 +1,32 @@
+--- a/arch/arm/tools/mach-types
++++ b/arch/arm/tools/mach-types
+@@ -1006,3 +1006,29 @@ eco5_bx2		MACH_ECO5_BX2		ECO5_BX2		4572
+ eukrea_cpuimx28sd	MACH_EUKREA_CPUIMX28SD	EUKREA_CPUIMX28SD	4573
+ domotab			MACH_DOMOTAB		DOMOTAB			4574
+ pfla03			MACH_PFLA03		PFLA03			4575
++#
++# Additional mach-types supported by OpenWrt
++#
++wg302v1			MACH_WG302V1		WG302V1			889
++pronghorn		MACH_PRONGHORN		PRONGHORN		928
++pronghorn_metro		MACH_PRONGHORNMETRO	PRONGHORNMETRO		1040
++sidewinder		MACH_SIDEWINDER		SIDEWINDER		1041
++wrt300nv2		MACH_WRT300NV2		WRT300NV2		1077
++compex42x		MACH_COMPEXWP18		COMPEXWP18		1273
++goldfish		MACH_GOLDFISH		GOLDFISH		1441
++cambria			MACH_CAMBRIA		CAMBRIA			1468
++dt2			MACH_DT2		DT2			1514
++ap1000			MACH_AP1000		AP1000			1543
++tw2662			MACH_TW2662		TW2662			1658
++tw5334			MACH_TW5334		TW5334			1664
++usr8200			MACH_USR8200		USR8200			1762
++mi424wr			MACH_MI424WR		MI424WR			1778
++gw2388			MACH_GW2388		GW2388			2635
++iconnect		MACH_ICONNECT		ICONNECT		2870
++nsb3ast			MACH_NSB3AST		NSB3AST			2917
++goflexnet		MACH_GOFLEXNET		GOFLEXNET		3089
++nas6210			MACH_NAS6210		NAS6210			3104
++ns_k330			MACH_NS_K330		NS_K330			3108
++bcm2708			MACH_BCM2708		BCM2708			3138
++wn802t			MACH_WN802T		WN802T			3306
++nsa310			MACH_NSA310		NSA310			4022
diff --git a/target/linux/generic/patches-4.1/990-gpio_wdt.patch b/target/linux/generic/patches-4.1/990-gpio_wdt.patch
new file mode 100644
index 0000000..9f5e7fa
--- /dev/null
+++ b/target/linux/generic/patches-4.1/990-gpio_wdt.patch
@@ -0,0 +1,360 @@
+This generic GPIO watchdog is used on Huawei E970 (brcm47xx)
+
+Signed-off-by: Mathias Adam <m.adam--openwrt@adamis.de>
+
+--- a/drivers/watchdog/Kconfig
++++ b/drivers/watchdog/Kconfig
+@@ -1150,6 +1150,15 @@ config WDT_MTX1
+ 	  Hardware driver for the MTX-1 boards. This is a watchdog timer that
+ 	  will reboot the machine after a 100 seconds timer expired.
+ 
++config GPIO_WDT
++	tristate "GPIO Hardware Watchdog"
++ 	help
++	  Hardware driver for GPIO-controlled watchdogs. GPIO pin and
++	  toggle interval settings are platform-specific. The driver
++	  will stop toggling the GPIO (i.e. machine reboots) after a
++	  100 second timer expired and no process has written to
++	  /dev/watchdog during that time.
++
+ config PNX833X_WDT
+ 	tristate "PNX833x Hardware Watchdog"
+ 	depends on SOC_PNX8335
+--- a/drivers/watchdog/Makefile
++++ b/drivers/watchdog/Makefile
+@@ -135,6 +135,7 @@ obj-$(CONFIG_RC32434_WDT) += rc32434_wdt
+ obj-$(CONFIG_INDYDOG) += indydog.o
+ obj-$(CONFIG_JZ4740_WDT) += jz4740_wdt.o
+ obj-$(CONFIG_WDT_MTX1) += mtx-1_wdt.o
++obj-$(CONFIG_GPIO_WDT) += old_gpio_wdt.o
+ obj-$(CONFIG_PNX833X_WDT) += pnx833x_wdt.o
+ obj-$(CONFIG_SIBYTE_WDOG) += sb_wdog.o
+ obj-$(CONFIG_AR7_WDT) += ar7_wdt.o
+--- /dev/null
++++ b/drivers/watchdog/old_gpio_wdt.c
+@@ -0,0 +1,301 @@
++/*
++ *      Driver for GPIO-controlled Hardware Watchdogs.
++ *
++ *      Copyright (C) 2013 Mathias Adam <m.adam--linux@adamis.de>
++ *
++ *      Replaces mtx1_wdt (driver for the MTX-1 Watchdog):
++ *
++ *      (C) Copyright 2005 4G Systems <info@4g-systems.biz>,
++ *                              All Rights Reserved.
++ *                              http://www.4g-systems.biz
++ *
++ *      (C) Copyright 2007 OpenWrt.org, Florian Fainelli <florian@openwrt.org>
++ *
++ *      This program is free software; you can redistribute it and/or
++ *      modify it under the terms of the GNU General Public License
++ *      as published by the Free Software Foundation; either version
++ *      2 of the License, or (at your option) any later version.
++ *
++ *      Neither Michael Stickel nor 4G Systems admit liability nor provide
++ *      warranty for any of this software. This material is provided
++ *      "AS-IS" and at no charge.
++ *
++ *      (c) Copyright 2005    4G Systems <info@4g-systems.biz>
++ *
++ *      Release 0.01.
++ *      Author: Michael Stickel  michael.stickel@4g-systems.biz
++ *
++ *      Release 0.02.
++ *      Author: Florian Fainelli florian@openwrt.org
++ *              use the Linux watchdog/timer APIs
++ *
++ *      Release 0.03.
++ *      Author: Mathias Adam <m.adam--linux@adamis.de>
++ *              make it a generic gpio watchdog driver
++ *
++ *      The Watchdog is configured to reset the MTX-1
++ *      if it is not triggered for 100 seconds.
++ *      It should not be triggered more often than 1.6 seconds.
++ *
++ *      A timer triggers the watchdog every 5 seconds, until
++ *      it is opened for the first time. After the first open
++ *      it MUST be triggered every 2..95 seconds.
++ */
++
++#include <linux/module.h>
++#include <linux/moduleparam.h>
++#include <linux/types.h>
++#include <linux/errno.h>
++#include <linux/miscdevice.h>
++#include <linux/fs.h>
++#include <linux/init.h>
++#include <linux/ioport.h>
++#include <linux/timer.h>
++#include <linux/completion.h>
++#include <linux/jiffies.h>
++#include <linux/watchdog.h>
++#include <linux/platform_device.h>
++#include <linux/io.h>
++#include <linux/uaccess.h>
++#include <linux/gpio.h>
++#include <linux/old_gpio_wdt.h>
++
++static int ticks = 100 * HZ;
++
++static struct {
++	struct completion stop;
++	spinlock_t lock;
++	int running;
++	struct timer_list timer;
++	int queue;
++	int default_ticks;
++	unsigned long inuse;
++	unsigned gpio;
++	unsigned int gstate;
++	int interval;
++	int first_interval;
++} gpio_wdt_device;
++
++static void gpio_wdt_trigger(unsigned long unused)
++{
++	spin_lock(&gpio_wdt_device.lock);
++	if (gpio_wdt_device.running && ticks > 0)
++		ticks -= gpio_wdt_device.interval;
++
++	/* toggle wdt gpio */
++	gpio_wdt_device.gstate = !gpio_wdt_device.gstate;
++	gpio_set_value(gpio_wdt_device.gpio, gpio_wdt_device.gstate);
++
++	if (gpio_wdt_device.queue && ticks > 0)
++		mod_timer(&gpio_wdt_device.timer, jiffies + gpio_wdt_device.interval);
++	else
++		complete(&gpio_wdt_device.stop);
++	spin_unlock(&gpio_wdt_device.lock);
++}
++
++static void gpio_wdt_reset(void)
++{
++	ticks = gpio_wdt_device.default_ticks;
++}
++
++
++static void gpio_wdt_start(void)
++{
++	unsigned long flags;
++
++	spin_lock_irqsave(&gpio_wdt_device.lock, flags);
++	if (!gpio_wdt_device.queue) {
++		gpio_wdt_device.queue = 1;
++		gpio_wdt_device.gstate = 1;
++		gpio_set_value(gpio_wdt_device.gpio, 1);
++		mod_timer(&gpio_wdt_device.timer, jiffies + gpio_wdt_device.first_interval);
++	}
++	gpio_wdt_device.running++;
++	spin_unlock_irqrestore(&gpio_wdt_device.lock, flags);
++}
++
++static int gpio_wdt_stop(void)
++{
++	unsigned long flags;
++
++	spin_lock_irqsave(&gpio_wdt_device.lock, flags);
++	if (gpio_wdt_device.queue) {
++		gpio_wdt_device.queue = 0;
++		gpio_wdt_device.gstate = 0;
++		gpio_set_value(gpio_wdt_device.gpio, 0);
++	}
++	ticks = gpio_wdt_device.default_ticks;
++	spin_unlock_irqrestore(&gpio_wdt_device.lock, flags);
++	return 0;
++}
++
++/* Filesystem functions */
++
++static int gpio_wdt_open(struct inode *inode, struct file *file)
++{
++	if (test_and_set_bit(0, &gpio_wdt_device.inuse))
++		return -EBUSY;
++	return nonseekable_open(inode, file);
++}
++
++
++static int gpio_wdt_release(struct inode *inode, struct file *file)
++{
++	clear_bit(0, &gpio_wdt_device.inuse);
++	return 0;
++}
++
++static long gpio_wdt_ioctl(struct file *file, unsigned int cmd,
++							unsigned long arg)
++{
++	void __user *argp = (void __user *)arg;
++	int __user *p = (int __user *)argp;
++	unsigned int value;
++	static const struct watchdog_info ident = {
++		.options = WDIOF_CARDRESET,
++		.identity = "GPIO WDT",
++	};
++
++	switch (cmd) {
++	case WDIOC_GETSUPPORT:
++		if (copy_to_user(argp, &ident, sizeof(ident)))
++			return -EFAULT;
++		break;
++	case WDIOC_GETSTATUS:
++	case WDIOC_GETBOOTSTATUS:
++		put_user(0, p);
++		break;
++	case WDIOC_SETOPTIONS:
++		if (get_user(value, p))
++			return -EFAULT;
++		if (value & WDIOS_ENABLECARD)
++			gpio_wdt_start();
++		else if (value & WDIOS_DISABLECARD)
++			gpio_wdt_stop();
++		else
++			return -EINVAL;
++		return 0;
++	case WDIOC_KEEPALIVE:
++		gpio_wdt_reset();
++		break;
++	default:
++		return -ENOTTY;
++	}
++	return 0;
++}
++
++
++static ssize_t gpio_wdt_write(struct file *file, const char *buf,
++						size_t count, loff_t *ppos)
++{
++	if (!count)
++		return -EIO;
++	gpio_wdt_reset();
++	return count;
++}
++
++static const struct file_operations gpio_wdt_fops = {
++	.owner		= THIS_MODULE,
++	.llseek		= no_llseek,
++	.unlocked_ioctl	= gpio_wdt_ioctl,
++	.open		= gpio_wdt_open,
++	.write		= gpio_wdt_write,
++	.release	= gpio_wdt_release,
++};
++
++
++static struct miscdevice gpio_wdt_misc = {
++	.minor	= WATCHDOG_MINOR,
++	.name	= "watchdog",
++	.fops	= &gpio_wdt_fops,
++};
++
++
++static int gpio_wdt_probe(struct platform_device *pdev)
++{
++	int ret;
++	struct gpio_wdt_platform_data *gpio_wdt_data = pdev->dev.platform_data;
++
++	gpio_wdt_device.gpio = gpio_wdt_data->gpio;
++	gpio_wdt_device.interval = gpio_wdt_data->interval;
++	gpio_wdt_device.first_interval = gpio_wdt_data->first_interval;
++	if (gpio_wdt_device.first_interval <= 0) {
++		gpio_wdt_device.first_interval = gpio_wdt_device.interval;
++	}
++
++	ret = gpio_request(gpio_wdt_device.gpio, "gpio-wdt");
++	if (ret < 0) {
++		dev_err(&pdev->dev, "failed to request gpio");
++		return ret;
++	}
++
++	spin_lock_init(&gpio_wdt_device.lock);
++	init_completion(&gpio_wdt_device.stop);
++	gpio_wdt_device.queue = 0;
++	clear_bit(0, &gpio_wdt_device.inuse);
++	setup_timer(&gpio_wdt_device.timer, gpio_wdt_trigger, 0L);
++	gpio_wdt_device.default_ticks = ticks;
++
++	gpio_wdt_start();
++	dev_info(&pdev->dev, "GPIO Hardware Watchdog driver (gpio=%i interval=%i/%i)\n",
++		gpio_wdt_data->gpio, gpio_wdt_data->first_interval, gpio_wdt_data->interval);
++	return 0;
++}
++
++static int gpio_wdt_remove(struct platform_device *pdev)
++{
++	/* FIXME: do we need to lock this test ? */
++	if (gpio_wdt_device.queue) {
++		gpio_wdt_device.queue = 0;
++		wait_for_completion(&gpio_wdt_device.stop);
++	}
++
++	gpio_free(gpio_wdt_device.gpio);
++	misc_deregister(&gpio_wdt_misc);
++	return 0;
++}
++
++static struct platform_driver gpio_wdt_driver = {
++	.probe = gpio_wdt_probe,
++	.remove = gpio_wdt_remove,
++	.driver.name = "gpio-wdt",
++	.driver.owner = THIS_MODULE,
++};
++
++static int __init gpio_wdt_init(void)
++{
++	return platform_driver_register(&gpio_wdt_driver);
++}
++arch_initcall(gpio_wdt_init);
++
++/*
++ * We do wdt initialization in two steps: arch_initcall probes the wdt
++ * very early to start pinging the watchdog (misc devices are not yet
++ * available), and later module_init() just registers the misc device.
++ */
++static int gpio_wdt_init_late(void)
++{
++	int ret;
++
++	ret = misc_register(&gpio_wdt_misc);
++	if (ret < 0) {
++		pr_err("GPIO_WDT: failed to register misc device\n");
++		return ret;
++	}
++	return 0;
++}
++#ifndef MODULE
++module_init(gpio_wdt_init_late);
++#endif
++
++static void __exit gpio_wdt_exit(void)
++{
++	platform_driver_unregister(&gpio_wdt_driver);
++}
++module_exit(gpio_wdt_exit);
++
++MODULE_AUTHOR("Michael Stickel, Florian Fainelli, Mathias Adam");
++MODULE_DESCRIPTION("Driver for GPIO hardware watchdogs");
++MODULE_LICENSE("GPL");
++MODULE_ALIAS_MISCDEV(WATCHDOG_MINOR);
++MODULE_ALIAS("platform:gpio-wdt");
+--- /dev/null
++++ b/include/linux/old_gpio_wdt.h
+@@ -0,0 +1,21 @@
++/*
++ *  Definitions for the GPIO watchdog driver
++ *
++ *  Copyright (C) 2013 Mathias Adam <m.adam--linux@adamis.de>
++ *
++ *  This program is free software; you can redistribute it and/or modify
++ *  it under the terms of the GNU General Public License version 2 as
++ *  published by the Free Software Foundation.
++ *
++ */
++
++#ifndef _GPIO_WDT_H_
++#define _GPIO_WDT_H_
++
++struct gpio_wdt_platform_data {
++	int	gpio;		/* GPIO line number */
++	int	interval;	/* watchdog reset interval in system ticks */
++	int	first_interval;	/* first wd reset interval in system ticks */
++};
++
++#endif /* _GPIO_WDT_H_ */
diff --git a/target/linux/generic/patches-4.1/995-mangle_bootargs.patch b/target/linux/generic/patches-4.1/995-mangle_bootargs.patch
new file mode 100644
index 0000000..1062a69
--- /dev/null
+++ b/target/linux/generic/patches-4.1/995-mangle_bootargs.patch
@@ -0,0 +1,58 @@
+--- a/init/main.c
++++ b/init/main.c
+@@ -352,6 +352,29 @@ static inline void setup_nr_cpu_ids(void
+ static inline void smp_prepare_cpus(unsigned int maxcpus) { }
+ #endif
+ 
++#ifdef CONFIG_MANGLE_BOOTARGS
++static void __init mangle_bootargs(char *command_line)
++{
++	char *rootdev;
++	char *rootfs;
++
++	rootdev = strstr(command_line, "root=/dev/mtdblock");
++
++	if (rootdev)
++		strncpy(rootdev, "mangled_rootblock=", 18);
++
++	rootfs = strstr(command_line, "rootfstype");
++
++	if (rootfs)
++		strncpy(rootfs, "mangled_fs", 10);
++
++}
++#else
++static void __init mangle_bootargs(char *command_line)
++{
++}
++#endif
++
+ /*
+  * We need to store the untouched command line for future reference.
+  * We also need to store the touched command line since the parameter
+@@ -522,6 +545,7 @@ asmlinkage __visible void __init start_k
+ 	pr_notice("%s", linux_banner);
+ 	setup_arch(&command_line);
+ 	mm_init_cpumask(&init_mm);
++	mangle_bootargs(command_line);
+ 	setup_command_line(command_line);
+ 	setup_nr_cpu_ids();
+ 	setup_per_cpu_areas();
+--- a/init/Kconfig
++++ b/init/Kconfig
+@@ -1607,6 +1607,15 @@ config EMBEDDED
+ 	  an embedded system so certain expert options are available
+ 	  for configuration.
+ 
++config MANGLE_BOOTARGS
++	bool "Rename offending bootargs"
++	depends on EXPERT
++	help
++	  Sometimes the bootloader passed bogus root= and rootfstype=
++	  parameters to the kernel, and while you want to ignore them,
++	  you need to know the values f.e. to support dual firmware
++	  layouts on the flash.
++
+ config HAVE_PERF_EVENTS
+ 	bool
+ 	help
diff --git a/target/linux/generic/patches-4.1/997-device_tree_cmdline.patch b/target/linux/generic/patches-4.1/997-device_tree_cmdline.patch
new file mode 100644
index 0000000..076cb6d
--- /dev/null
+++ b/target/linux/generic/patches-4.1/997-device_tree_cmdline.patch
@@ -0,0 +1,24 @@
+--- a/drivers/of/fdt.c
++++ b/drivers/of/fdt.c
+@@ -935,6 +935,9 @@ int __init early_init_dt_scan_chosen(uns
+ 	p = of_get_flat_dt_prop(node, "bootargs", &l);
+ 	if (p != NULL && l > 0)
+ 		strlcpy(data, p, min((int)l, COMMAND_LINE_SIZE));
++	p = of_get_flat_dt_prop(node, "bootargs-append", &l);
++	if (p != NULL && l > 0)
++		strlcat(data, p, min_t(int, strlen(data) + (int)l, COMMAND_LINE_SIZE));
+ 
+ 	/*
+ 	 * CONFIG_CMDLINE is meant to be a default in case nothing else
+--- a/arch/mips/kernel/prom.c
++++ b/arch/mips/kernel/prom.c
+@@ -50,6 +50,9 @@ void * __init early_init_dt_alloc_memory
+ 
+ void __init __dt_setup_arch(void *bph)
+ {
++	if (boot_command_line[0] == '\0')
++		strcpy(boot_command_line, arcs_cmdline);
++
+ 	if (!early_init_dt_scan(bph))
+ 		return;
+ 
diff --git a/target/linux/generic/patches-4.1/998-enable_wilink_platform_without_drivers.patch b/target/linux/generic/patches-4.1/998-enable_wilink_platform_without_drivers.patch
new file mode 100644
index 0000000..d317de1
--- /dev/null
+++ b/target/linux/generic/patches-4.1/998-enable_wilink_platform_without_drivers.patch
@@ -0,0 +1,15 @@
+We use backports for driver updates - make sure we can compile in the glue code regardless
+
+Signed-off-by: Imre Kaloz <kaloz@openwrt.org>
+
+--- a/drivers/net/wireless/ti/Kconfig
++++ b/drivers/net/wireless/ti/Kconfig
+@@ -15,7 +15,7 @@ source "drivers/net/wireless/ti/wlcore/K
+ 
+ config WILINK_PLATFORM_DATA
+ 	bool "TI WiLink platform data"
+-	depends on WLCORE_SDIO || WL1251_SDIO
++	depends on WLCORE_SDIO || WL1251_SDIO || ARCH_OMAP2PLUS
+ 	default y
+ 	---help---
+ 	Small platform data bit needed to pass data to the sdio modules.
diff --git a/target/linux/generic/patches-4.3/000-keep_initrafs_the_default.patch b/target/linux/generic/patches-4.3/000-keep_initrafs_the_default.patch
new file mode 100644
index 0000000..e6f1be4
--- /dev/null
+++ b/target/linux/generic/patches-4.3/000-keep_initrafs_the_default.patch
@@ -0,0 +1,25 @@
+Upstream changed the default rootfs to tmpfs when none has been passed
+to the kernel - this doesn't fit our purposes, so change it back.
+
+Signed-off-by: Imre Kaloz <kaloz@openwrt.org>
+
+--- a/init/do_mounts.c
++++ b/init/do_mounts.c
+@@ -633,6 +633,7 @@ int __init init_rootfs(void)
+ 	if (err)
+ 		return err;
+ 
++#if 0
+ 	if (IS_ENABLED(CONFIG_TMPFS) && !saved_root_name[0] &&
+ 		(!root_fs_names || strstr(root_fs_names, "tmpfs"))) {
+ 		err = shmem_init();
+@@ -640,6 +641,9 @@ int __init init_rootfs(void)
+ 	} else {
+ 		err = init_ramfs_fs();
+ 	}
++#else
++	err = init_ramfs_fs();
++#endif
+ 
+ 	if (err)
+ 		unregister_filesystem(&rootfs_fs_type);
diff --git a/target/linux/generic/patches-4.3/020-bcma-from-4.4.patch b/target/linux/generic/patches-4.3/020-bcma-from-4.4.patch
new file mode 100644
index 0000000..5704081
--- /dev/null
+++ b/target/linux/generic/patches-4.3/020-bcma-from-4.4.patch
@@ -0,0 +1,26 @@
+commit 55acca90da52b85299c033354e51ddaa7b73e019
+Author: Hante Meuleman <meuleman@broadcom.com>
+Date:   Fri Sep 18 22:08:17 2015 +0200
+
+    brcmfmac: Add support for the BCM4365 and BCM4366 PCIE devices.
+    
+    This patch adds support for the BCM4365 and BCM4366 11ac Wave2
+    PCIE devices.
+    
+    Reviewed-by: Arend Van Spriel <arend@broadcom.com>
+    Reviewed-by: Pieter-Paul Giesberts <pieterpg@broadcom.com>
+    Signed-off-by: Hante Meuleman <meuleman@broadcom.com>
+    Signed-off-by: Arend van Spriel <arend@broadcom.com>
+    Signed-off-by: Kalle Valo <kvalo@codeaurora.org>
+
+--- a/include/linux/bcma/bcma.h
++++ b/include/linux/bcma/bcma.h
+@@ -151,6 +151,8 @@ struct bcma_host_ops {
+ #define BCMA_CORE_PCIE2			0x83C	/* PCI Express Gen2 */
+ #define BCMA_CORE_USB30_DEV		0x83D
+ #define BCMA_CORE_ARM_CR4		0x83E
++#define BCMA_CORE_ARM_CA7		0x847
++#define BCMA_CORE_SYS_MEM		0x849
+ #define BCMA_CORE_DEFAULT		0xFFF
+ 
+ #define BCMA_MAX_NR_CORES		16
diff --git a/target/linux/generic/patches-4.3/050-backport_netfilter_rtcache.patch b/target/linux/generic/patches-4.3/050-backport_netfilter_rtcache.patch
new file mode 100644
index 0000000..6a79348
--- /dev/null
+++ b/target/linux/generic/patches-4.3/050-backport_netfilter_rtcache.patch
@@ -0,0 +1,505 @@
+Subject: netfilter: conntrack: cache route for forwarded connections
+
+... to avoid per-packet FIB lookup if possible.
+
+The cached dst is re-used provided the input interface
+is the same as that of the previous packet in the same direction.
+
+If not, the cached dst is invalidated.
+
+For ipv6 we also need to store sernum, else dst_check doesn't work,
+pointed out by Eric Dumazet.
+
+This should speed up forwarding when conntrack is already in use
+anyway, especially when using reverse path filtering -- active RPF
+enforces two FIB lookups for each packet.
+
+Before the routing cache removal this didn't matter since RPF was performed
+only when route cache didn't yield a result; but without route cache it
+comes at higher price.
+
+Julian Anastasov suggested to add NETDEV_UNREGISTER handler to
+avoid holding on to dsts of 'frozen' conntracks.
+
+Signed-off-by: Florian Westphal <fw@strlen.de>
+
+--- a/include/net/netfilter/nf_conntrack_extend.h
++++ b/include/net/netfilter/nf_conntrack_extend.h
+@@ -30,6 +30,9 @@ enum nf_ct_ext_id {
+ #if IS_ENABLED(CONFIG_NETFILTER_SYNPROXY)
+ 	NF_CT_EXT_SYNPROXY,
+ #endif
++#if IS_ENABLED(CONFIG_NF_CONNTRACK_RTCACHE)
++	NF_CT_EXT_RTCACHE,
++#endif
+ 	NF_CT_EXT_NUM,
+ };
+ 
+@@ -43,6 +46,7 @@ enum nf_ct_ext_id {
+ #define NF_CT_EXT_TIMEOUT_TYPE struct nf_conn_timeout
+ #define NF_CT_EXT_LABELS_TYPE struct nf_conn_labels
+ #define NF_CT_EXT_SYNPROXY_TYPE struct nf_conn_synproxy
++#define NF_CT_EXT_RTCACHE_TYPE struct nf_conn_rtcache
+ 
+ /* Extensions: optional stuff which isn't permanently in struct. */
+ struct nf_ct_ext {
+--- /dev/null
++++ b/include/net/netfilter/nf_conntrack_rtcache.h
+@@ -0,0 +1,34 @@
++#include <linux/gfp.h>
++#include <net/netfilter/nf_conntrack.h>
++#include <net/netfilter/nf_conntrack_extend.h>
++
++struct dst_entry;
++
++struct nf_conn_dst_cache {
++	struct dst_entry *dst;
++	int iif;
++#if IS_ENABLED(CONFIG_NF_CONNTRACK_IPV6)
++	u32 cookie;
++#endif
++
++};
++
++struct nf_conn_rtcache {
++	struct nf_conn_dst_cache cached_dst[IP_CT_DIR_MAX];
++};
++
++static inline
++struct nf_conn_rtcache *nf_ct_rtcache_find(const struct nf_conn *ct)
++{
++#if IS_ENABLED(CONFIG_NF_CONNTRACK_RTCACHE)
++	return nf_ct_ext_find(ct, NF_CT_EXT_RTCACHE);
++#else
++	return NULL;
++#endif
++}
++
++static inline int nf_conn_rtcache_iif_get(const struct nf_conn_rtcache *rtc,
++					  enum ip_conntrack_dir dir)
++{
++	return rtc->cached_dst[dir].iif;
++}
+--- a/net/netfilter/Kconfig
++++ b/net/netfilter/Kconfig
+@@ -114,6 +114,18 @@ config NF_CONNTRACK_EVENTS
+ 
+ 	  If unsure, say `N'.
+ 
++config NF_CONNTRACK_RTCACHE
++	tristate "Cache route entries in conntrack objects"
++	depends on NETFILTER_ADVANCED
++	depends on NF_CONNTRACK
++	help
++	  If this option is enabled, the connection tracking code will
++	  cache routing information for each connection that is being
++	  forwarded, at a cost of 32 bytes per conntrack object.
++
++	  To compile it as a module, choose M here.  If unsure, say N.
++	  The module will be called nf_conntrack_rtcache.
++
+ config NF_CONNTRACK_TIMEOUT
+ 	bool  'Connection tracking timeout'
+ 	depends on NETFILTER_ADVANCED
+--- a/net/netfilter/Makefile
++++ b/net/netfilter/Makefile
+@@ -18,6 +18,9 @@ obj-$(CONFIG_NETFILTER_NETLINK_LOG) += n
+ # connection tracking
+ obj-$(CONFIG_NF_CONNTRACK) += nf_conntrack.o
+ 
++# optional conntrack route cache extension
++obj-$(CONFIG_NF_CONNTRACK_RTCACHE) += nf_conntrack_rtcache.o
++
+ # SCTP protocol connection tracking
+ obj-$(CONFIG_NF_CT_PROTO_DCCP) += nf_conntrack_proto_dccp.o
+ obj-$(CONFIG_NF_CT_PROTO_GRE) += nf_conntrack_proto_gre.o
+--- /dev/null
++++ b/net/netfilter/nf_conntrack_rtcache.c
+@@ -0,0 +1,387 @@
++/* route cache for netfilter.
++ *
++ * (C) 2014 Red Hat GmbH
++ *
++ * This program is free software; you can redistribute it and/or modify
++ * it under the terms of the GNU General Public License version 2 as
++ * published by the Free Software Foundation.
++ */
++
++#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
++
++#include <linux/types.h>
++#include <linux/netfilter.h>
++#include <linux/skbuff.h>
++#include <linux/stddef.h>
++#include <linux/kernel.h>
++#include <linux/netdevice.h>
++#include <linux/export.h>
++#include <linux/module.h>
++
++#include <net/dst.h>
++
++#include <net/netfilter/nf_conntrack.h>
++#include <net/netfilter/nf_conntrack_core.h>
++#include <net/netfilter/nf_conntrack_extend.h>
++#include <net/netfilter/nf_conntrack_rtcache.h>
++
++#if IS_ENABLED(CONFIG_NF_CONNTRACK_IPV6)
++#include <net/ip6_fib.h>
++#endif
++
++static void __nf_conn_rtcache_destroy(struct nf_conn_rtcache *rtc,
++				      enum ip_conntrack_dir dir)
++{
++	struct dst_entry *dst = rtc->cached_dst[dir].dst;
++
++	dst_release(dst);
++}
++
++static void nf_conn_rtcache_destroy(struct nf_conn *ct)
++{
++	struct nf_conn_rtcache *rtc = nf_ct_rtcache_find(ct);
++
++	if (!rtc)
++		return;
++
++	__nf_conn_rtcache_destroy(rtc, IP_CT_DIR_ORIGINAL);
++	__nf_conn_rtcache_destroy(rtc, IP_CT_DIR_REPLY);
++}
++
++static void nf_ct_rtcache_ext_add(struct nf_conn *ct)
++{
++	struct nf_conn_rtcache *rtc;
++
++	rtc = nf_ct_ext_add(ct, NF_CT_EXT_RTCACHE, GFP_ATOMIC);
++	if (rtc) {
++		rtc->cached_dst[IP_CT_DIR_ORIGINAL].iif = -1;
++		rtc->cached_dst[IP_CT_DIR_ORIGINAL].dst = NULL;
++		rtc->cached_dst[IP_CT_DIR_REPLY].iif = -1;
++		rtc->cached_dst[IP_CT_DIR_REPLY].dst = NULL;
++	}
++}
++
++static struct nf_conn_rtcache *nf_ct_rtcache_find_usable(struct nf_conn *ct)
++{
++	if (nf_ct_is_untracked(ct))
++		return NULL;
++	return nf_ct_rtcache_find(ct);
++}
++
++static struct dst_entry *
++nf_conn_rtcache_dst_get(const struct nf_conn_rtcache *rtc,
++			enum ip_conntrack_dir dir)
++{
++	return rtc->cached_dst[dir].dst;
++}
++
++static u32 nf_rtcache_get_cookie(int pf, const struct dst_entry *dst)
++{
++#if IS_ENABLED(CONFIG_NF_CONNTRACK_IPV6)
++	if (pf == NFPROTO_IPV6) {
++		const struct rt6_info *rt = (const struct rt6_info *)dst;
++
++		if (rt->rt6i_node)
++			return (u32)rt->rt6i_node->fn_sernum;
++	}
++#endif
++	return 0;
++}
++
++static void nf_conn_rtcache_dst_set(int pf,
++				    struct nf_conn_rtcache *rtc,
++				    struct dst_entry *dst,
++				    enum ip_conntrack_dir dir, int iif)
++{
++	if (rtc->cached_dst[dir].iif != iif)
++		rtc->cached_dst[dir].iif = iif;
++
++	if (rtc->cached_dst[dir].dst != dst) {
++		struct dst_entry *old;
++
++		dst_hold(dst);
++
++		old = xchg(&rtc->cached_dst[dir].dst, dst);
++		dst_release(old);
++
++#if IS_ENABLED(CONFIG_NF_CONNTRACK_IPV6)
++		if (pf == NFPROTO_IPV6)
++			rtc->cached_dst[dir].cookie =
++				nf_rtcache_get_cookie(pf, dst);
++#endif
++	}
++}
++
++static void nf_conn_rtcache_dst_obsolete(struct nf_conn_rtcache *rtc,
++					 enum ip_conntrack_dir dir)
++{
++	struct dst_entry *old;
++
++	pr_debug("Invalidate iif %d for dir %d on cache %p\n",
++		 rtc->cached_dst[dir].iif, dir, rtc);
++
++	old = xchg(&rtc->cached_dst[dir].dst, NULL);
++	dst_release(old);
++	rtc->cached_dst[dir].iif = -1;
++}
++
++static unsigned int nf_rtcache_in(const struct nf_hook_ops *ops,
++				  struct sk_buff *skb,
++				  const struct nf_hook_state *state)
++{
++	struct nf_conn_rtcache *rtc;
++	enum ip_conntrack_info ctinfo;
++	enum ip_conntrack_dir dir;
++	struct dst_entry *dst;
++	struct nf_conn *ct;
++	int iif;
++	u32 cookie;
++
++	if (skb_dst(skb) || skb->sk)
++		return NF_ACCEPT;
++
++	ct = nf_ct_get(skb, &ctinfo);
++	if (!ct)
++		return NF_ACCEPT;
++
++	rtc = nf_ct_rtcache_find_usable(ct);
++	if (!rtc)
++		return NF_ACCEPT;
++
++	/* if iif changes, don't use cache and let ip stack
++	 * do route lookup.
++	 *
++	 * If rp_filter is enabled it might toss skb, so
++	 * we don't want to avoid these checks.
++	 */
++	dir = CTINFO2DIR(ctinfo);
++	iif = nf_conn_rtcache_iif_get(rtc, dir);
++	if (state->in->ifindex != iif) {
++		pr_debug("ct %p, iif %d, cached iif %d, skip cached entry\n",
++			 ct, iif, state->in->ifindex);
++		return NF_ACCEPT;
++	}
++	dst = nf_conn_rtcache_dst_get(rtc, dir);
++	if (dst == NULL)
++		return NF_ACCEPT;
++
++	cookie = nf_rtcache_get_cookie(ops->pf, dst);
++
++	dst = dst_check(dst, cookie);
++	pr_debug("obtained dst %p for skb %p, cookie %d\n", dst, skb, cookie);
++	if (likely(dst))
++		skb_dst_set_noref(skb, dst);
++	else
++		nf_conn_rtcache_dst_obsolete(rtc, dir);
++
++	return NF_ACCEPT;
++}
++
++static unsigned int nf_rtcache_forward(const struct nf_hook_ops *ops,
++				       struct sk_buff *skb,
++				       const struct nf_hook_state *state)
++{
++	struct nf_conn_rtcache *rtc;
++	enum ip_conntrack_info ctinfo;
++	enum ip_conntrack_dir dir;
++	struct nf_conn *ct;
++	struct dst_entry *dst = skb_dst(skb);
++	int iif;
++
++	ct = nf_ct_get(skb, &ctinfo);
++	if (!ct)
++		return NF_ACCEPT;
++
++	if (dst && dst_xfrm(dst))
++		return NF_ACCEPT;
++
++	if (!nf_ct_is_confirmed(ct)) {
++		if (WARN_ON(nf_ct_rtcache_find(ct)))
++			return NF_ACCEPT;
++		nf_ct_rtcache_ext_add(ct);
++		return NF_ACCEPT;
++	}
++
++	rtc = nf_ct_rtcache_find_usable(ct);
++	if (!rtc)
++		return NF_ACCEPT;
++
++	dir = CTINFO2DIR(ctinfo);
++	iif = nf_conn_rtcache_iif_get(rtc, dir);
++	pr_debug("ct %p, skb %p, dir %d, iif %d, cached iif %d\n",
++		 ct, skb, dir, iif, state->in->ifindex);
++	if (likely(state->in->ifindex == iif))
++		return NF_ACCEPT;
++
++	nf_conn_rtcache_dst_set(ops->pf, rtc, skb_dst(skb), dir, state->in->ifindex);
++	return NF_ACCEPT;
++}
++
++static int nf_rtcache_dst_remove(struct nf_conn *ct, void *data)
++{
++	struct nf_conn_rtcache *rtc = nf_ct_rtcache_find(ct);
++	struct net_device *dev = data;
++
++	if (!rtc)
++		return 0;
++
++	if (dev->ifindex == rtc->cached_dst[IP_CT_DIR_ORIGINAL].iif ||
++	    dev->ifindex == rtc->cached_dst[IP_CT_DIR_REPLY].iif) {
++		nf_conn_rtcache_dst_obsolete(rtc, IP_CT_DIR_ORIGINAL);
++		nf_conn_rtcache_dst_obsolete(rtc, IP_CT_DIR_REPLY);
++	}
++
++	return 0;
++}
++
++static int nf_rtcache_netdev_event(struct notifier_block *this,
++				   unsigned long event, void *ptr)
++{
++	struct net_device *dev = netdev_notifier_info_to_dev(ptr);
++	struct net *net = dev_net(dev);
++
++	if (event == NETDEV_DOWN)
++		nf_ct_iterate_cleanup(net, nf_rtcache_dst_remove, dev, 0, 0);
++
++	return NOTIFY_DONE;
++}
++
++static struct notifier_block nf_rtcache_notifier = {
++	.notifier_call = nf_rtcache_netdev_event,
++};
++
++static struct nf_hook_ops rtcache_ops[] = {
++	{
++		.hook		= nf_rtcache_in,
++		.owner		= THIS_MODULE,
++		.pf		= NFPROTO_IPV4,
++		.hooknum	= NF_INET_PRE_ROUTING,
++		.priority       = NF_IP_PRI_LAST,
++	},
++	{
++		.hook           = nf_rtcache_forward,
++		.owner          = THIS_MODULE,
++		.pf             = NFPROTO_IPV4,
++		.hooknum        = NF_INET_FORWARD,
++		.priority       = NF_IP_PRI_LAST,
++	},
++#if IS_ENABLED(CONFIG_NF_CONNTRACK_IPV6)
++	{
++		.hook		= nf_rtcache_in,
++		.owner		= THIS_MODULE,
++		.pf		= NFPROTO_IPV6,
++		.hooknum	= NF_INET_PRE_ROUTING,
++		.priority       = NF_IP_PRI_LAST,
++	},
++	{
++		.hook           = nf_rtcache_forward,
++		.owner          = THIS_MODULE,
++		.pf             = NFPROTO_IPV6,
++		.hooknum        = NF_INET_FORWARD,
++		.priority       = NF_IP_PRI_LAST,
++	},
++#endif
++};
++
++static struct nf_ct_ext_type rtcache_extend __read_mostly = {
++	.len	= sizeof(struct nf_conn_rtcache),
++	.align	= __alignof__(struct nf_conn_rtcache),
++	.id	= NF_CT_EXT_RTCACHE,
++	.destroy = nf_conn_rtcache_destroy,
++};
++
++static int __init nf_conntrack_rtcache_init(void)
++{
++	int ret = nf_ct_extend_register(&rtcache_extend);
++
++	if (ret < 0) {
++		pr_err("nf_conntrack_rtcache: Unable to register extension\n");
++		return ret;
++	}
++
++	ret = nf_register_hooks(rtcache_ops, ARRAY_SIZE(rtcache_ops));
++	if (ret < 0) {
++		nf_ct_extend_unregister(&rtcache_extend);
++		return ret;
++	}
++
++	ret = register_netdevice_notifier(&nf_rtcache_notifier);
++	if (ret) {
++		nf_unregister_hooks(rtcache_ops, ARRAY_SIZE(rtcache_ops));
++		nf_ct_extend_unregister(&rtcache_extend);
++	}
++
++	return ret;
++}
++
++static int nf_rtcache_ext_remove(struct nf_conn *ct, void *data)
++{
++	struct nf_conn_rtcache *rtc = nf_ct_rtcache_find(ct);
++
++	return rtc != NULL;
++}
++
++static bool __exit nf_conntrack_rtcache_wait_for_dying(struct net *net)
++{
++	bool wait = false;
++	int cpu;
++
++	for_each_possible_cpu(cpu) {
++		struct nf_conntrack_tuple_hash *h;
++		struct hlist_nulls_node *n;
++		struct nf_conn *ct;
++		struct ct_pcpu *pcpu = per_cpu_ptr(net->ct.pcpu_lists, cpu);
++
++		rcu_read_lock();
++		spin_lock_bh(&pcpu->lock);
++
++		hlist_nulls_for_each_entry(h, n, &pcpu->dying, hnnode) {
++			ct = nf_ct_tuplehash_to_ctrack(h);
++			if (nf_ct_rtcache_find(ct) != NULL) {
++				wait = true;
++				break;
++			}
++		}
++		spin_unlock_bh(&pcpu->lock);
++		rcu_read_unlock();
++	}
++
++	return wait;
++}
++
++static void __exit nf_conntrack_rtcache_fini(void)
++{
++	struct net *net;
++	int count = 0;
++
++	/* remove hooks so no new connections get rtcache extension */
++	nf_unregister_hooks(rtcache_ops, ARRAY_SIZE(rtcache_ops));
++
++	synchronize_net();
++
++	unregister_netdevice_notifier(&nf_rtcache_notifier);
++
++	rtnl_lock();
++
++	/* zap all conntracks with rtcache extension */
++	for_each_net(net)
++		nf_ct_iterate_cleanup(net, nf_rtcache_ext_remove, NULL, 0, 0);
++
++	for_each_net(net) {
++		/* .. and make sure they're gone from dying list, too */
++		while (nf_conntrack_rtcache_wait_for_dying(net)) {
++			msleep(200);
++			WARN_ONCE(++count > 25, "Waiting for all rtcache conntracks to go away\n");
++		}
++	}
++
++	rtnl_unlock();
++	synchronize_net();
++	nf_ct_extend_unregister(&rtcache_extend);
++}
++module_init(nf_conntrack_rtcache_init);
++module_exit(nf_conntrack_rtcache_fini);
++
++MODULE_LICENSE("GPL");
++MODULE_AUTHOR("Florian Westphal <fw@strlen.de>");
++MODULE_DESCRIPTION("Conntrack route cache extension");
diff --git a/target/linux/generic/patches-4.3/060-mips_decompressor_memmove.patch b/target/linux/generic/patches-4.3/060-mips_decompressor_memmove.patch
new file mode 100644
index 0000000..d215b80
--- /dev/null
+++ b/target/linux/generic/patches-4.3/060-mips_decompressor_memmove.patch
@@ -0,0 +1,22 @@
+--- a/arch/mips/boot/compressed/string.c
++++ b/arch/mips/boot/compressed/string.c
+@@ -26,3 +26,19 @@ void *memset(void *s, int c, size_t n)
+ 		ss[i] = c;
+ 	return s;
+ }
++
++void *memmove(void *__dest, __const void *__src, size_t count)
++{
++	unsigned char *d = __dest;
++	const unsigned char *s = __src;
++
++	if (__dest == __src)
++		return __dest;
++
++	if (__dest < __src)
++		return memcpy(__dest, __src, count);
++
++	while (count--)
++		d[count] = s[count];
++	return __dest;
++}
diff --git a/target/linux/generic/patches-4.3/072-13-bgmac-fix-MAC-soft-reset-bit-for-corerev-4.patch b/target/linux/generic/patches-4.3/072-13-bgmac-fix-MAC-soft-reset-bit-for-corerev-4.patch
new file mode 100644
index 0000000..82cf6de
--- /dev/null
+++ b/target/linux/generic/patches-4.3/072-13-bgmac-fix-MAC-soft-reset-bit-for-corerev-4.patch
@@ -0,0 +1,24 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Date: Mon, 13 Apr 2015 15:54:04 +0200
+Subject: [PATCH] bgmac: fix MAC soft-reset bit for corerev > 4
+
+Only core revisions older than 4 use BGMAC_CMDCFG_SR_REV0
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+---
+
+--- a/drivers/net/ethernet/broadcom/bgmac.h
++++ b/drivers/net/ethernet/broadcom/bgmac.h
+@@ -199,9 +199,9 @@
+ #define  BGMAC_CMDCFG_TAI			0x00000200
+ #define  BGMAC_CMDCFG_HD			0x00000400	/* Set if in half duplex mode */
+ #define  BGMAC_CMDCFG_HD_SHIFT			10
+-#define  BGMAC_CMDCFG_SR_REV0			0x00000800	/* Set to reset mode, for other revs */
+-#define  BGMAC_CMDCFG_SR_REV4			0x00002000	/* Set to reset mode, only for core rev 4 */
+-#define  BGMAC_CMDCFG_SR(rev)  ((rev == 4) ? BGMAC_CMDCFG_SR_REV4 : BGMAC_CMDCFG_SR_REV0)
++#define  BGMAC_CMDCFG_SR_REV0			0x00000800	/* Set to reset mode, for core rev 0-3 */
++#define  BGMAC_CMDCFG_SR_REV4			0x00002000	/* Set to reset mode, for core rev >= 4 */
++#define  BGMAC_CMDCFG_SR(rev)  ((rev >= 4) ? BGMAC_CMDCFG_SR_REV4 : BGMAC_CMDCFG_SR_REV0)
+ #define  BGMAC_CMDCFG_ML			0x00008000	/* Set to activate mac loopback mode */
+ #define  BGMAC_CMDCFG_AE			0x00400000
+ #define  BGMAC_CMDCFG_CFE			0x00800000
diff --git a/target/linux/generic/patches-4.3/072-14-bgmac-reset-all-4-GMAC-cores-on-init.patch b/target/linux/generic/patches-4.3/072-14-bgmac-reset-all-4-GMAC-cores-on-init.patch
new file mode 100644
index 0000000..4d6981e
--- /dev/null
+++ b/target/linux/generic/patches-4.3/072-14-bgmac-reset-all-4-GMAC-cores-on-init.patch
@@ -0,0 +1,28 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Date: Mon, 13 Apr 2015 15:56:26 +0200
+Subject: [PATCH] bgmac: reset all 4 GMAC cores on init
+
+On a BCM4709 based device, I found that GMAC cores may be enabled at
+probe time, but only become usable after a full reset.
+Disable cores before re-enabling them to ensure that they are properly
+reset.
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+---
+
+--- a/drivers/net/ethernet/broadcom/bgmac.c
++++ b/drivers/net/ethernet/broadcom/bgmac.c
+@@ -1641,8 +1641,11 @@ static int bgmac_probe(struct bcma_devic
+ 			ns_core = bcma_find_core_unit(core->bus,
+ 						      BCMA_CORE_MAC_GBIT,
+ 						      ns_gmac);
+-			if (ns_core && !bcma_core_is_enabled(ns_core))
+-				bcma_core_enable(ns_core, 0);
++			if (!ns_core)
++				continue;
++
++			bcma_core_disable(ns_core, 0);
++			bcma_core_enable(ns_core, 0);
+ 		}
+ 	}
+ 
diff --git a/target/linux/generic/patches-4.3/102-ehci_hcd_ignore_oc.patch b/target/linux/generic/patches-4.3/102-ehci_hcd_ignore_oc.patch
new file mode 100644
index 0000000..694e8cc
--- /dev/null
+++ b/target/linux/generic/patches-4.3/102-ehci_hcd_ignore_oc.patch
@@ -0,0 +1,82 @@
+From 1e311820ec3055e3f08e687de6564692a7cec675 Mon Sep 17 00:00:00 2001
+From: Florian Fainelli <florian@openwrt.org>
+Date: Mon, 28 Jan 2013 20:06:29 +0100
+Subject: [PATCH 11/12] USB: EHCI: add ignore_oc flag to disable overcurrent
+ checking
+
+This patch adds an ignore_oc flag which can be set by EHCI controller
+not supporting or wanting to disable overcurrent checking. The EHCI
+platform data in include/linux/usb/ehci_pdriver.h is also augmented to
+take advantage of this new flag.
+
+Signed-off-by: Florian Fainelli <florian@openwrt.org>
+---
+ drivers/usb/host/ehci-hcd.c      |    2 +-
+ drivers/usb/host/ehci-hub.c      |    4 ++--
+ drivers/usb/host/ehci-platform.c |    1 +
+ drivers/usb/host/ehci.h          |    1 +
+ include/linux/usb/ehci_pdriver.h |    1 +
+ 5 files changed, 6 insertions(+), 3 deletions(-)
+
+--- a/drivers/usb/host/ehci-hcd.c
++++ b/drivers/usb/host/ehci-hcd.c
+@@ -639,7 +639,7 @@ static int ehci_run (struct usb_hcd *hcd
+ 		"USB %x.%x started, EHCI %x.%02x%s\n",
+ 		((ehci->sbrn & 0xf0)>>4), (ehci->sbrn & 0x0f),
+ 		temp >> 8, temp & 0xff,
+-		ignore_oc ? ", overcurrent ignored" : "");
++		(ignore_oc || ehci->ignore_oc) ? ", overcurrent ignored" : "");
+ 
+ 	ehci_writel(ehci, INTR_MASK,
+ 		    &ehci->regs->intr_enable); /* Turn On Interrupts */
+--- a/drivers/usb/host/ehci-hub.c
++++ b/drivers/usb/host/ehci-hub.c
+@@ -634,7 +634,7 @@ ehci_hub_status_data (struct usb_hcd *hc
+ 	 * always set, seem to clear PORT_OCC and PORT_CSC when writing to
+ 	 * PORT_POWER; that's surprising, but maybe within-spec.
+ 	 */
+-	if (!ignore_oc)
++	if (!ignore_oc && !ehci->ignore_oc)
+ 		mask = PORT_CSC | PORT_PEC | PORT_OCC;
+ 	else
+ 		mask = PORT_CSC | PORT_PEC;
+@@ -996,7 +996,7 @@ int ehci_hub_control(
+ 		if (temp & PORT_PEC)
+ 			status |= USB_PORT_STAT_C_ENABLE << 16;
+ 
+-		if ((temp & PORT_OCC) && !ignore_oc){
++		if ((temp & PORT_OCC) && (!ignore_oc && !ehci->ignore_oc)){
+ 			status |= USB_PORT_STAT_C_OVERCURRENT << 16;
+ 
+ 			/*
+--- a/drivers/usb/host/ehci-platform.c
++++ b/drivers/usb/host/ehci-platform.c
+@@ -251,6 +251,8 @@ static int ehci_platform_probe(struct pl
+ 		hcd->has_tt = 1;
+ 	if (pdata->reset_on_resume)
+ 		priv->reset_on_resume = true;
++	if (pdata->ignore_oc)
++		ehci->ignore_oc = 1;
+ 
+ #ifndef CONFIG_USB_EHCI_BIG_ENDIAN_MMIO
+ 	if (ehci->big_endian_mmio) {
+--- a/drivers/usb/host/ehci.h
++++ b/drivers/usb/host/ehci.h
+@@ -227,6 +227,7 @@ struct ehci_hcd {			/* one per controlle
+ 	unsigned		frame_index_bug:1; /* MosChip (AKA NetMos) */
+ 	unsigned		need_oc_pp_cycle:1; /* MPC834X port power */
+ 	unsigned		imx28_write_fix:1; /* For Freescale i.MX28 */
++	unsigned		ignore_oc:1;
+ 
+ 	/* required for usb32 quirk */
+ 	#define OHCI_CTRL_HCFS          (3 << 6)
+--- a/include/linux/usb/ehci_pdriver.h
++++ b/include/linux/usb/ehci_pdriver.h
+@@ -49,6 +49,7 @@ struct usb_ehci_pdata {
+ 	unsigned	no_io_watchdog:1;
+ 	unsigned	reset_on_resume:1;
+ 	unsigned	dma_mask_64:1;
++	unsigned	ignore_oc:1;
+ 
+ 	/* Turn on all power and clocks */
+ 	int (*power_on)(struct platform_device *pdev);
diff --git a/target/linux/generic/patches-4.3/110-jffs2-use-.rename2-and-add-RENAME_WHITEOUT-support.patch b/target/linux/generic/patches-4.3/110-jffs2-use-.rename2-and-add-RENAME_WHITEOUT-support.patch
new file mode 100644
index 0000000..d47aa45
--- /dev/null
+++ b/target/linux/generic/patches-4.3/110-jffs2-use-.rename2-and-add-RENAME_WHITEOUT-support.patch
@@ -0,0 +1,86 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Date: Fri, 10 Apr 2015 13:35:29 +0200
+Subject: [PATCH] jffs2: use .rename2 and add RENAME_WHITEOUT support
+
+It is required for renames on overlayfs
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+---
+
+--- a/fs/jffs2/dir.c
++++ b/fs/jffs2/dir.c
+@@ -35,7 +35,7 @@ static int jffs2_mkdir (struct inode *,s
+ static int jffs2_rmdir (struct inode *,struct dentry *);
+ static int jffs2_mknod (struct inode *,struct dentry *,umode_t,dev_t);
+ static int jffs2_rename (struct inode *, struct dentry *,
+-			 struct inode *, struct dentry *);
++			 struct inode *, struct dentry *, unsigned int);
+ 
+ const struct file_operations jffs2_dir_operations =
+ {
+@@ -57,7 +57,7 @@ const struct inode_operations jffs2_dir_
+ 	.mkdir =	jffs2_mkdir,
+ 	.rmdir =	jffs2_rmdir,
+ 	.mknod =	jffs2_mknod,
+-	.rename =	jffs2_rename,
++	.rename2 =	jffs2_rename,
+ 	.get_acl =	jffs2_get_acl,
+ 	.set_acl =	jffs2_set_acl,
+ 	.setattr =	jffs2_setattr,
+@@ -757,8 +757,27 @@ static int jffs2_mknod (struct inode *di
+ 	return ret;
+ }
+ 
++static int jffs2_whiteout(struct inode *old_dir, struct dentry *old_dentry)
++{
++	struct dentry *wh;
++	int err;
++
++	wh = d_alloc(old_dentry->d_parent, &old_dentry->d_name);
++	if (!wh)
++		return -ENOMEM;
++
++	err = jffs2_mknod(old_dir, wh, S_IFCHR | WHITEOUT_MODE,
++			  WHITEOUT_DEV);
++	if (err)
++		return err;
++
++	d_rehash(wh);
++	return 0;
++}
++
+ static int jffs2_rename (struct inode *old_dir_i, struct dentry *old_dentry,
+-			 struct inode *new_dir_i, struct dentry *new_dentry)
++			 struct inode *new_dir_i, struct dentry *new_dentry,
++			 unsigned int flags)
+ {
+ 	int ret;
+ 	struct jffs2_sb_info *c = JFFS2_SB_INFO(old_dir_i->i_sb);
+@@ -766,6 +785,9 @@ static int jffs2_rename (struct inode *o
+ 	uint8_t type;
+ 	uint32_t now;
+ 
++	if (flags & ~RENAME_WHITEOUT)
++		return -EINVAL;
++
+ 	/* The VFS will check for us and prevent trying to rename a
+ 	 * file over a directory and vice versa, but if it's a directory,
+ 	 * the VFS can't check whether the victim is empty. The filesystem
+@@ -829,9 +851,14 @@ static int jffs2_rename (struct inode *o
+ 	if (d_is_dir(old_dentry) && !victim_f)
+ 		inc_nlink(new_dir_i);
+ 
+-	/* Unlink the original */
+-	ret = jffs2_do_unlink(c, JFFS2_INODE_INFO(old_dir_i),
+-			      old_dentry->d_name.name, old_dentry->d_name.len, NULL, now);
++	if (flags & RENAME_WHITEOUT)
++		/* Replace with whiteout */
++		ret = jffs2_whiteout(old_dir_i, old_dentry);
++	else
++		/* Unlink the original */
++		ret = jffs2_do_unlink(c, JFFS2_INODE_INFO(old_dir_i),
++				      old_dentry->d_name.name,
++				      old_dentry->d_name.len, NULL, now);
+ 
+ 	/* We don't touch inode->i_nlink */
+ 
diff --git a/target/linux/generic/patches-4.3/111-jffs2-add-RENAME_EXCHANGE-support.patch b/target/linux/generic/patches-4.3/111-jffs2-add-RENAME_EXCHANGE-support.patch
new file mode 100644
index 0000000..cc5f440
--- /dev/null
+++ b/target/linux/generic/patches-4.3/111-jffs2-add-RENAME_EXCHANGE-support.patch
@@ -0,0 +1,58 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Date: Sat, 25 Apr 2015 12:41:32 +0200
+Subject: [PATCH] jffs2: add RENAME_EXCHANGE support
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+---
+
+--- a/fs/jffs2/dir.c
++++ b/fs/jffs2/dir.c
+@@ -785,7 +785,7 @@ static int jffs2_rename (struct inode *o
+ 	uint8_t type;
+ 	uint32_t now;
+ 
+-	if (flags & ~RENAME_WHITEOUT)
++	if (flags & ~(RENAME_WHITEOUT | RENAME_EXCHANGE))
+ 		return -EINVAL;
+ 
+ 	/* The VFS will check for us and prevent trying to rename a
+@@ -793,7 +793,7 @@ static int jffs2_rename (struct inode *o
+ 	 * the VFS can't check whether the victim is empty. The filesystem
+ 	 * needs to do that for itself.
+ 	 */
+-	if (d_really_is_positive(new_dentry)) {
++	if (d_really_is_positive(new_dentry) && !(flags & RENAME_EXCHANGE)) {
+ 		victim_f = JFFS2_INODE_INFO(d_inode(new_dentry));
+ 		if (d_is_dir(new_dentry)) {
+ 			struct jffs2_full_dirent *fd;
+@@ -828,7 +828,7 @@ static int jffs2_rename (struct inode *o
+ 	if (ret)
+ 		return ret;
+ 
+-	if (victim_f) {
++	if (victim_f && !(flags & RENAME_EXCHANGE)) {
+ 		/* There was a victim. Kill it off nicely */
+ 		if (d_is_dir(new_dentry))
+ 			clear_nlink(d_inode(new_dentry));
+@@ -854,6 +854,12 @@ static int jffs2_rename (struct inode *o
+ 	if (flags & RENAME_WHITEOUT)
+ 		/* Replace with whiteout */
+ 		ret = jffs2_whiteout(old_dir_i, old_dentry);
++	else if (flags & RENAME_EXCHANGE)
++		/* Replace the original */
++		ret = jffs2_do_link(c, JFFS2_INODE_INFO(old_dir_i),
++				    d_inode(new_dentry)->i_ino, type,
++				    old_dentry->d_name.name, old_dentry->d_name.len,
++				    now);
+ 	else
+ 		/* Unlink the original */
+ 		ret = jffs2_do_unlink(c, JFFS2_INODE_INFO(old_dir_i),
+@@ -880,7 +886,7 @@ static int jffs2_rename (struct inode *o
+ 		return ret;
+ 	}
+ 
+-	if (d_is_dir(old_dentry))
++	if (d_is_dir(old_dentry) && !(flags & RENAME_EXCHANGE))
+ 		drop_nlink(old_dir_i);
+ 
+ 	new_dir_i->i_mtime = new_dir_i->i_ctime = old_dir_i->i_mtime = old_dir_i->i_ctime = ITIME(now);
diff --git a/target/linux/generic/patches-4.3/120-bridge_allow_receiption_on_disabled_port.patch b/target/linux/generic/patches-4.3/120-bridge_allow_receiption_on_disabled_port.patch
new file mode 100644
index 0000000..5cd2f57
--- /dev/null
+++ b/target/linux/generic/patches-4.3/120-bridge_allow_receiption_on_disabled_port.patch
@@ -0,0 +1,54 @@
+From: Stephen Hemminger <stephen@networkplumber.org>
+Subject: bridge: allow receiption on disabled port
+
+When an ethernet device is enslaved to a bridge, and the bridge STP
+detects loss of carrier (or operational state down), then normally
+packet receiption is blocked.
+
+This breaks control applications like WPA which maybe expecting to
+receive packets to negotiate to bring link up. The bridge needs to
+block forwarding packets from these disabled ports, but there is no
+hard requirement to not allow local packet delivery.
+
+Signed-off-by: Stephen Hemminger <stephen@networkplumber.org>
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+
+--- a/net/bridge/br_input.c
++++ b/net/bridge/br_input.c
+@@ -211,11 +211,13 @@ EXPORT_SYMBOL_GPL(br_handle_frame_finish
+ static int br_handle_local_finish(struct sock *sk, struct sk_buff *skb)
+ {
+ 	struct net_bridge_port *p = br_port_get_rcu(skb->dev);
+-	u16 vid = 0;
++	if (p->state != BR_STATE_DISABLED) {
++		u16 vid = 0;
+ 
+-	/* check if vlan is allowed, to avoid spoofing */
+-	if (p->flags & BR_LEARNING && br_should_learn(p, skb, &vid))
+-		br_fdb_update(p->br, p, eth_hdr(skb)->h_source, vid, false);
++		/* check if vlan is allowed, to avoid spoofing */
++		if (p->flags & BR_LEARNING && br_should_learn(p, skb, &vid))
++			br_fdb_update(p->br, p, eth_hdr(skb)->h_source, vid, false);
++	}
+ 	return 0;	 /* process further */
+ }
+ 
+@@ -289,6 +291,18 @@ rx_handler_result_t br_handle_frame(stru
+ 
+ forward:
+ 	switch (p->state) {
++	case BR_STATE_DISABLED:
++		if (ether_addr_equal(p->br->dev->dev_addr, dest))
++			skb->pkt_type = PACKET_HOST;
++
++		if (NF_HOOK(NFPROTO_BRIDGE, NF_BR_PRE_ROUTING, NULL, skb, skb->dev, NULL,
++			br_handle_local_finish))
++			break;
++
++		BR_INPUT_SKB_CB(skb)->brdev = p->br->dev;
++		br_pass_frame_up(skb);
++		break;
++
+ 	case BR_STATE_FORWARDING:
+ 		rhook = rcu_dereference(br_should_route_hook);
+ 		if (rhook) {
diff --git a/target/linux/generic/patches-4.3/132-mips_inline_dma_ops.patch b/target/linux/generic/patches-4.3/132-mips_inline_dma_ops.patch
new file mode 100644
index 0000000..738dca9
--- /dev/null
+++ b/target/linux/generic/patches-4.3/132-mips_inline_dma_ops.patch
@@ -0,0 +1,778 @@
+From 2c58080407554e1bac8fd50d23cb02420524caed Mon Sep 17 00:00:00 2001
+From: Felix Fietkau <nbd@openwrt.org>
+Date: Mon, 12 Aug 2013 12:50:22 +0200
+Subject: [PATCH] MIPS: partially inline dma ops
+
+Several DMA ops are no-op on many platforms, and the indirection through
+the mips_dma_map_ops function table is causing the compiler to emit
+unnecessary code.
+
+Inlining visibly improves network performance in my tests (on a 24Kc
+based system), and also slightly reduces code size of a few drivers.
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+---
+ arch/mips/Kconfig                   |   4 +
+ arch/mips/include/asm/dma-mapping.h | 360 +++++++++++++++++++++++++++++++++++-
+ arch/mips/mm/dma-default.c          | 163 ++--------------
+ 3 files changed, 373 insertions(+), 154 deletions(-)
+
+--- a/arch/mips/Kconfig
++++ b/arch/mips/Kconfig
+@@ -1586,6 +1586,7 @@ config CPU_CAVIUM_OCTEON
+ 	select USB_EHCI_BIG_ENDIAN_MMIO if CPU_BIG_ENDIAN
+ 	select USB_OHCI_BIG_ENDIAN_MMIO if CPU_BIG_ENDIAN
+ 	select MIPS_L1_CACHE_SHIFT_7
++	select SYS_HAS_DMA_OPS
+ 	help
+ 	  The Cavium Octeon processor is a highly integrated chip containing
+ 	  many ethernet hardware widgets for networking tasks. The processor
+@@ -1881,6 +1882,9 @@ config MIPS_MALTA_PM
+ 	bool
+ 	default y
+ 
++config SYS_HAS_DMA_OPS
++	bool
++
+ #
+ # CPU may reorder R->R, R->W, W->R, W->W
+ # Reordering beyond LL and SC is handled in WEAK_REORDERING_BEYOND_LLSC
+--- a/arch/mips/include/asm/dma-mapping.h
++++ b/arch/mips/include/asm/dma-mapping.h
+@@ -1,9 +1,16 @@
+ #ifndef _ASM_DMA_MAPPING_H
+ #define _ASM_DMA_MAPPING_H
+ 
++#include <linux/kmemcheck.h>
++#include <linux/bug.h>
+ #include <linux/scatterlist.h>
++#include <linux/dma-debug.h>
++#include <linux/dma-attrs.h>
++
+ #include <asm/dma-coherence.h>
+ #include <asm/cache.h>
++#include <asm/cpu-type.h>
++#include <asm-generic/dma-coherent.h>
+ 
+ #ifndef CONFIG_SGI_IP27 /* Kludge to fix 2.6.39 build for IP27 */
+ #include <dma-coherence.h>
+@@ -11,12 +18,53 @@
+ 
+ extern struct dma_map_ops *mips_dma_map_ops;
+ 
++void __dma_sync(struct page *page, unsigned long offset, size_t size,
++		enum dma_data_direction direction);
++void *mips_dma_alloc_coherent(struct device *dev, size_t size,
++			      dma_addr_t *dma_handle, gfp_t gfp,
++			      struct dma_attrs *attrs);
++void mips_dma_free_coherent(struct device *dev, size_t size, void *vaddr,
++			    dma_addr_t dma_handle, struct dma_attrs *attrs);
++
+ static inline struct dma_map_ops *get_dma_ops(struct device *dev)
+ {
++#ifdef CONFIG_SYS_HAS_DMA_OPS
+ 	if (dev && dev->archdata.dma_ops)
+ 		return dev->archdata.dma_ops;
+ 	else
+ 		return mips_dma_map_ops;
++#else
++	return NULL;
++#endif
++}
++
++/*
++ * The affected CPUs below in 'cpu_needs_post_dma_flush()' can
++ * speculatively fill random cachelines with stale data at any time,
++ * requiring an extra flush post-DMA.
++ *
++ * Warning on the terminology - Linux calls an uncached area coherent;
++ * MIPS terminology calls memory areas with hardware maintained coherency
++ * coherent.
++ *
++ * Note that the R14000 and R16000 should also be checked for in this
++ * condition.  However this function is only called on non-I/O-coherent
++ * systems and only the R10000 and R12000 are used in such systems, the
++ * SGI IP28 Indigo² rsp. SGI IP32 aka O2.
++ */
++static inline int cpu_needs_post_dma_flush(struct device *dev)
++{
++	return !plat_device_is_coherent(dev) &&
++	       (boot_cpu_type() == CPU_R10000 ||
++		boot_cpu_type() == CPU_R12000 ||
++		boot_cpu_type() == CPU_BMIPS5000);
++}
++
++static inline struct page *dma_addr_to_page(struct device *dev,
++	dma_addr_t dma_addr)
++{
++	return pfn_to_page(
++		plat_dma_addr_to_phys(dev, dma_addr) >> PAGE_SHIFT);
+ }
+ 
+ static inline bool dma_capable(struct device *dev, dma_addr_t addr, size_t size)
+@@ -29,9 +77,399 @@ static inline bool dma_capable(struct de
+ 
+ static inline void dma_mark_clean(void *addr, size_t size) {}
+ 
+-#include <asm-generic/dma-mapping-common.h>
++static inline dma_addr_t dma_map_single_attrs(struct device *dev, void *ptr,
++					      size_t size,
++					      enum dma_data_direction dir,
++					      struct dma_attrs *attrs)
++{
++	struct dma_map_ops *ops = get_dma_ops(dev);
++	unsigned long offset = (unsigned long)ptr & ~PAGE_MASK;
++	struct page *page = virt_to_page(ptr);
++	dma_addr_t addr;
++
++	kmemcheck_mark_initialized(ptr, size);
++	BUG_ON(!valid_dma_direction(dir));
++	if (ops) {
++		addr = ops->map_page(dev, page, offset, size, dir, attrs);
++	} else {
++		if (!plat_device_is_coherent(dev))
++			__dma_sync(page, offset, size, dir);
++
++		addr = plat_map_dma_mem_page(dev, page) + offset;
++	}
++	debug_dma_map_page(dev, page, offset, size, dir, addr, true);
++	return addr;
++}
++
++static inline void dma_unmap_single_attrs(struct device *dev, dma_addr_t addr,
++					  size_t size,
++					  enum dma_data_direction dir,
++					  struct dma_attrs *attrs)
++{
++	struct dma_map_ops *ops = get_dma_ops(dev);
++
++	BUG_ON(!valid_dma_direction(dir));
++	if (ops) {
++		ops->unmap_page(dev, addr, size, dir, attrs);
++	} else {
++		if (cpu_needs_post_dma_flush(dev))
++			__dma_sync(dma_addr_to_page(dev, addr),
++				   addr & ~PAGE_MASK, size, dir);
++		plat_post_dma_flush(dev);
++		plat_unmap_dma_mem(dev, addr, size, dir);
++	}
++	debug_dma_unmap_page(dev, addr, size, dir, true);
++}
++
++/*
++ * dma_maps_sg_attrs returns 0 on error and > 0 on success.
++ * It should never return a value < 0.
++ */
++static inline int dma_map_sg_attrs(struct device *dev, struct scatterlist *sg,
++				   int nents, enum dma_data_direction dir,
++				   struct dma_attrs *attrs)
++{
++	struct dma_map_ops *ops = get_dma_ops(dev);
++	int i, ents;
++	struct scatterlist *s;
++
++	for_each_sg(sg, s, nents, i)
++		kmemcheck_mark_initialized(sg_virt(s), s->length);
++	BUG_ON(!valid_dma_direction(dir));
++	if (ops) {
++		ents = ops->map_sg(dev, sg, nents, dir, attrs);
++	} else {
++		for_each_sg(sg, s, nents, i) {
++			struct page *page = sg_page(s);
++
++			if (!plat_device_is_coherent(dev))
++				__dma_sync(page, s->offset, s->length, dir);
++#ifdef CONFIG_NEED_SG_DMA_LENGTH
++			s->dma_length = s->length;
++#endif
++			s->dma_address =
++				plat_map_dma_mem_page(dev, page) + s->offset;
++		}
++		ents = nents;
++	}
++	BUG_ON(ents < 0);
++	debug_dma_map_sg(dev, sg, nents, ents, dir);
++
++	return ents;
++}
++
++static inline void dma_unmap_sg_attrs(struct device *dev, struct scatterlist *sg,
++				      int nents, enum dma_data_direction dir,
++				      struct dma_attrs *attrs)
++{
++	struct dma_map_ops *ops = get_dma_ops(dev);
++	struct scatterlist *s;
++	int i;
++
++	BUG_ON(!valid_dma_direction(dir));
++	debug_dma_unmap_sg(dev, sg, nents, dir);
++	if (ops) {
++		ops->unmap_sg(dev, sg, nents, dir, attrs);
++		return;
++	}
++	for_each_sg(sg, s, nents, i) {
++		if (!plat_device_is_coherent(dev) && dir != DMA_TO_DEVICE)
++			__dma_sync(sg_page(s), s->offset, s->length, dir);
++		plat_unmap_dma_mem(dev, s->dma_address, s->length, dir);
++	}
++}
++
++static inline dma_addr_t dma_map_page(struct device *dev, struct page *page,
++				      size_t offset, size_t size,
++				      enum dma_data_direction dir)
++{
++	struct dma_map_ops *ops = get_dma_ops(dev);
++	dma_addr_t addr;
++
++	kmemcheck_mark_initialized(page_address(page) + offset, size);
++	BUG_ON(!valid_dma_direction(dir));
++	if (ops) {
++		addr = ops->map_page(dev, page, offset, size, dir, NULL);
++	} else {
++		if (!plat_device_is_coherent(dev))
++			__dma_sync(page, offset, size, dir);
++
++		addr = plat_map_dma_mem_page(dev, page) + offset;
++	}
++	debug_dma_map_page(dev, page, offset, size, dir, addr, false);
++
++	return addr;
++}
++
++static inline void dma_unmap_page(struct device *dev, dma_addr_t addr,
++				  size_t size, enum dma_data_direction dir)
++{
++	struct dma_map_ops *ops = get_dma_ops(dev);
++
++	BUG_ON(!valid_dma_direction(dir));
++	if (ops) {
++		ops->unmap_page(dev, addr, size, dir, NULL);
++	} else {
++		if (cpu_needs_post_dma_flush(dev))
++			__dma_sync(dma_addr_to_page(dev, addr),
++				   addr & ~PAGE_MASK, size, dir);
++		plat_post_dma_flush(dev);
++		plat_unmap_dma_mem(dev, addr, size, dir);
++	}
++	debug_dma_unmap_page(dev, addr, size, dir, false);
++}
++
++static inline void dma_sync_single_for_cpu(struct device *dev, dma_addr_t addr,
++					   size_t size,
++					   enum dma_data_direction dir)
++{
++	struct dma_map_ops *ops = get_dma_ops(dev);
++
++	BUG_ON(!valid_dma_direction(dir));
++	if (ops) {
++		ops->sync_single_for_cpu(dev, addr, size, dir);
++	} else {
++		if (cpu_needs_post_dma_flush(dev))
++			__dma_sync(dma_addr_to_page(dev, addr),
++				   addr & ~PAGE_MASK, size, dir);
++		plat_post_dma_flush(dev);
++	}
++	debug_dma_sync_single_for_cpu(dev, addr, size, dir);
++}
++
++static inline void dma_sync_single_for_device(struct device *dev,
++					      dma_addr_t addr, size_t size,
++					      enum dma_data_direction dir)
++{
++	struct dma_map_ops *ops = get_dma_ops(dev);
++
++	BUG_ON(!valid_dma_direction(dir));
++	if (ops)
++		ops->sync_single_for_device(dev, addr, size, dir);
++	else if (!plat_device_is_coherent(dev))
++		__dma_sync(dma_addr_to_page(dev, addr),
++			   addr & ~PAGE_MASK, size, dir);
++	debug_dma_sync_single_for_device(dev, addr, size, dir);
++}
++
++static inline void dma_sync_single_range_for_cpu(struct device *dev,
++						 dma_addr_t addr,
++						 unsigned long offset,
++						 size_t size,
++						 enum dma_data_direction dir)
++{
++	const struct dma_map_ops *ops = get_dma_ops(dev);
++
++	BUG_ON(!valid_dma_direction(dir));
++	if (ops) {
++		ops->sync_single_for_cpu(dev, addr + offset, size, dir);
++	} else {
++		if (cpu_needs_post_dma_flush(dev))
++			__dma_sync(dma_addr_to_page(dev, addr + offset),
++				   (addr + offset) & ~PAGE_MASK, size, dir);
++		plat_post_dma_flush(dev);
++	}
++
++	debug_dma_sync_single_range_for_cpu(dev, addr, offset, size, dir);
++}
++
++static inline void dma_sync_single_range_for_device(struct device *dev,
++						    dma_addr_t addr,
++						    unsigned long offset,
++						    size_t size,
++						    enum dma_data_direction dir)
++{
++	const struct dma_map_ops *ops = get_dma_ops(dev);
++
++	BUG_ON(!valid_dma_direction(dir));
++	if (ops)
++		ops->sync_single_for_device(dev, addr + offset, size, dir);
++	else if (!plat_device_is_coherent(dev))
++		__dma_sync(dma_addr_to_page(dev, addr + offset),
++			   (addr + offset) & ~PAGE_MASK, size, dir);
++	debug_dma_sync_single_range_for_device(dev, addr, offset, size, dir);
++}
++
++static inline void
++dma_sync_sg_for_cpu(struct device *dev, struct scatterlist *sg,
++		    int nelems, enum dma_data_direction dir)
++{
++	struct dma_map_ops *ops = get_dma_ops(dev);
++	struct scatterlist *s;
++	int i;
++
++	BUG_ON(!valid_dma_direction(dir));
++	if (ops) {
++		ops->sync_sg_for_cpu(dev, sg, nelems, dir);
++	} else if (cpu_needs_post_dma_flush(dev)) {
++		for_each_sg(sg, s, nelems, i)
++			__dma_sync(sg_page(s), s->offset, s->length, dir);
++	}
++	plat_post_dma_flush(dev);
++	debug_dma_sync_sg_for_cpu(dev, sg, nelems, dir);
++}
++
++static inline void
++dma_sync_sg_for_device(struct device *dev, struct scatterlist *sg,
++		       int nelems, enum dma_data_direction dir)
++{
++	struct dma_map_ops *ops = get_dma_ops(dev);
++	struct scatterlist *s;
++	int i;
++
++	BUG_ON(!valid_dma_direction(dir));
++	if (ops) {
++		ops->sync_sg_for_device(dev, sg, nelems, dir);
++	} else if (!plat_device_is_coherent(dev)) {
++		for_each_sg(sg, s, nelems, i)
++			__dma_sync(sg_page(s), s->offset, s->length, dir);
++	}
++	debug_dma_sync_sg_for_device(dev, sg, nelems, dir);
++
++}
++
++#define dma_map_single(d, a, s, r) dma_map_single_attrs(d, a, s, r, NULL)
++#define dma_unmap_single(d, a, s, r) dma_unmap_single_attrs(d, a, s, r, NULL)
++#define dma_map_sg(d, s, n, r) dma_map_sg_attrs(d, s, n, r, NULL)
++#define dma_unmap_sg(d, s, n, r) dma_unmap_sg_attrs(d, s, n, r, NULL)
++
++extern int dma_common_mmap(struct device *dev, struct vm_area_struct *vma,
++			   void *cpu_addr, dma_addr_t dma_addr, size_t size);
++
++/**
++ * dma_mmap_attrs - map a coherent DMA allocation into user space
++ * @dev: valid struct device pointer, or NULL for ISA and EISA-like devices
++ * @vma: vm_area_struct describing requested user mapping
++ * @cpu_addr: kernel CPU-view address returned from dma_alloc_attrs
++ * @handle: device-view address returned from dma_alloc_attrs
++ * @size: size of memory originally requested in dma_alloc_attrs
++ * @attrs: attributes of mapping properties requested in dma_alloc_attrs
++ *
++ * Map a coherent DMA buffer previously allocated by dma_alloc_attrs
++ * into user space.  The coherent DMA buffer must not be freed by the
++ * driver until the user space mapping has been released.
++ */
++static inline int
++dma_mmap_attrs(struct device *dev, struct vm_area_struct *vma, void *cpu_addr,
++	       dma_addr_t dma_addr, size_t size, struct dma_attrs *attrs)
++{
++	struct dma_map_ops *ops = get_dma_ops(dev);
++	BUG_ON(!ops);
++	if (ops && ops->mmap)
++		return ops->mmap(dev, vma, cpu_addr, dma_addr, size, attrs);
++	return dma_common_mmap(dev, vma, cpu_addr, dma_addr, size);
++}
++
++#define dma_mmap_coherent(d, v, c, h, s) dma_mmap_attrs(d, v, c, h, s, NULL)
++
++int
++dma_common_get_sgtable(struct device *dev, struct sg_table *sgt,
++		       void *cpu_addr, dma_addr_t dma_addr, size_t size);
++
++static inline int
++dma_get_sgtable_attrs(struct device *dev, struct sg_table *sgt, void *cpu_addr,
++		      dma_addr_t dma_addr, size_t size, struct dma_attrs *attrs)
++{
++	struct dma_map_ops *ops = get_dma_ops(dev);
++	BUG_ON(!ops);
++	if (ops && ops->get_sgtable)
++		return ops->get_sgtable(dev, sgt, cpu_addr, dma_addr, size,
++					attrs);
++	return dma_common_get_sgtable(dev, sgt, cpu_addr, dma_addr, size);
++}
++
++#define dma_get_sgtable(d, t, v, h, s) dma_get_sgtable_attrs(d, t, v, h, s, NULL)
++
++static inline int dma_supported(struct device *dev, u64 mask)
++{
++	struct dma_map_ops *ops = get_dma_ops(dev);
++	if (ops)
++		return ops->dma_supported(dev, mask);
++	return plat_dma_supported(dev, mask);
++}
++
++static inline int dma_mapping_error(struct device *dev, u64 mask)
++{
++	struct dma_map_ops *ops = get_dma_ops(dev);
++
++	debug_dma_mapping_error(dev, mask);
++	if (ops)
++		return ops->mapping_error(dev, mask);
++	return 0;
++}
++
++static inline int
++dma_set_mask(struct device *dev, u64 mask)
++{
++	struct dma_map_ops *ops = get_dma_ops(dev);
++
++	if(!dev->dma_mask || !dma_supported(dev, mask))
++		return -EIO;
++
++	if (ops && ops->set_dma_mask)
++		return ops->set_dma_mask(dev, mask);
++
++	*dev->dma_mask = mask;
++
++	return 0;
++}
+ 
+ extern void dma_cache_sync(struct device *dev, void *vaddr, size_t size,
+ 	       enum dma_data_direction direction);
+ 
++#define dma_alloc_coherent(d,s,h,f)	dma_alloc_attrs(d,s,h,f,NULL)
++
++static inline void *dma_alloc_attrs(struct device *dev, size_t size,
++				    dma_addr_t *dma_handle, gfp_t gfp,
++				    struct dma_attrs *attrs)
++{
++	void *ret;
++	struct dma_map_ops *ops = get_dma_ops(dev);
++
++	if (ops)
++		ret = ops->alloc(dev, size, dma_handle, gfp, attrs);
++	else
++		ret = mips_dma_alloc_coherent(dev, size, dma_handle, gfp,
++					      attrs);
++
++	debug_dma_alloc_coherent(dev, size, *dma_handle, ret);
++
++	return ret;
++}
++
++#define dma_free_coherent(d,s,c,h) dma_free_attrs(d,s,c,h,NULL)
++
++static inline void dma_free_attrs(struct device *dev, size_t size,
++				  void *vaddr, dma_addr_t dma_handle,
++				  struct dma_attrs *attrs)
++{
++	struct dma_map_ops *ops = get_dma_ops(dev);
++
++	if (ops)
++		ops->free(dev, size, vaddr, dma_handle, attrs);
++	else
++		mips_dma_free_coherent(dev, size, vaddr, dma_handle, attrs);
++
++	debug_dma_free_coherent(dev, size, vaddr, dma_handle);
++}
++
++static inline void *dma_alloc_noncoherent(struct device *dev, size_t size,
++		dma_addr_t *dma_handle, gfp_t gfp)
++{
++	DEFINE_DMA_ATTRS(attrs);
++
++	dma_set_attr(DMA_ATTR_NON_CONSISTENT, &attrs);
++	return dma_alloc_attrs(dev, size, dma_handle, gfp, &attrs);
++}
++
++static inline void dma_free_noncoherent(struct device *dev, size_t size,
++		void *cpu_addr, dma_addr_t dma_handle)
++{
++	DEFINE_DMA_ATTRS(attrs);
++
++	dma_set_attr(DMA_ATTR_NON_CONSISTENT, &attrs);
++	dma_free_attrs(dev, size, cpu_addr, dma_handle, &attrs);
++}
++
++
+ #endif /* _ASM_DMA_MAPPING_H */
+--- a/arch/mips/mm/dma-default.c
++++ b/arch/mips/mm/dma-default.c
+@@ -46,35 +46,6 @@ static int __init setnocoherentio(char *
+ early_param("nocoherentio", setnocoherentio);
+ #endif
+ 
+-static inline struct page *dma_addr_to_page(struct device *dev,
+-	dma_addr_t dma_addr)
+-{
+-	return pfn_to_page(
+-		plat_dma_addr_to_phys(dev, dma_addr) >> PAGE_SHIFT);
+-}
+-
+-/*
+- * The affected CPUs below in 'cpu_needs_post_dma_flush()' can
+- * speculatively fill random cachelines with stale data at any time,
+- * requiring an extra flush post-DMA.
+- *
+- * Warning on the terminology - Linux calls an uncached area coherent;
+- * MIPS terminology calls memory areas with hardware maintained coherency
+- * coherent.
+- *
+- * Note that the R14000 and R16000 should also be checked for in this
+- * condition.  However this function is only called on non-I/O-coherent
+- * systems and only the R10000 and R12000 are used in such systems, the
+- * SGI IP28 Indigo² rsp. SGI IP32 aka O2.
+- */
+-static inline int cpu_needs_post_dma_flush(struct device *dev)
+-{
+-	return !plat_device_is_coherent(dev) &&
+-	       (boot_cpu_type() == CPU_R10000 ||
+-		boot_cpu_type() == CPU_R12000 ||
+-		boot_cpu_type() == CPU_BMIPS5000);
+-}
+-
+ static gfp_t massage_gfp_flags(const struct device *dev, gfp_t gfp)
+ {
+ 	gfp_t dma_flag;
+@@ -129,7 +100,7 @@ static void *mips_dma_alloc_noncoherent(
+ 	return ret;
+ }
+ 
+-static void *mips_dma_alloc_coherent(struct device *dev, size_t size,
++void *mips_dma_alloc_coherent(struct device *dev, size_t size,
+ 	dma_addr_t * dma_handle, gfp_t gfp, struct dma_attrs *attrs)
+ {
+ 	void *ret;
+@@ -165,6 +136,7 @@ static void *mips_dma_alloc_coherent(str
+ 
+ 	return ret;
+ }
++EXPORT_SYMBOL(mips_dma_alloc_coherent);
+ 
+ 
+ static void mips_dma_free_noncoherent(struct device *dev, size_t size,
+@@ -174,7 +146,7 @@ static void mips_dma_free_noncoherent(st
+ 	free_pages((unsigned long) vaddr, get_order(size));
+ }
+ 
+-static void mips_dma_free_coherent(struct device *dev, size_t size, void *vaddr,
++void mips_dma_free_coherent(struct device *dev, size_t size, void *vaddr,
+ 	dma_addr_t dma_handle, struct dma_attrs *attrs)
+ {
+ 	unsigned long addr = (unsigned long) vaddr;
+@@ -196,40 +168,7 @@ static void mips_dma_free_coherent(struc
+ 	if (!dma_release_from_contiguous(dev, page, count))
+ 		__free_pages(page, get_order(size));
+ }
+-
+-static int mips_dma_mmap(struct device *dev, struct vm_area_struct *vma,
+-	void *cpu_addr, dma_addr_t dma_addr, size_t size,
+-	struct dma_attrs *attrs)
+-{
+-	unsigned long user_count = (vma->vm_end - vma->vm_start) >> PAGE_SHIFT;
+-	unsigned long count = PAGE_ALIGN(size) >> PAGE_SHIFT;
+-	unsigned long addr = (unsigned long)cpu_addr;
+-	unsigned long off = vma->vm_pgoff;
+-	unsigned long pfn;
+-	int ret = -ENXIO;
+-
+-	if (!plat_device_is_coherent(dev) && !hw_coherentio)
+-		addr = CAC_ADDR(addr);
+-
+-	pfn = page_to_pfn(virt_to_page((void *)addr));
+-
+-	if (dma_get_attr(DMA_ATTR_WRITE_COMBINE, attrs))
+-		vma->vm_page_prot = pgprot_writecombine(vma->vm_page_prot);
+-	else
+-		vma->vm_page_prot = pgprot_noncached(vma->vm_page_prot);
+-
+-	if (dma_mmap_from_coherent(dev, vma, cpu_addr, size, &ret))
+-		return ret;
+-
+-	if (off < count && user_count <= (count - off)) {
+-		ret = remap_pfn_range(vma, vma->vm_start,
+-				      pfn + off,
+-				      user_count << PAGE_SHIFT,
+-				      vma->vm_page_prot);
+-	}
+-
+-	return ret;
+-}
++EXPORT_SYMBOL(mips_dma_free_coherent);
+ 
+ static inline void __dma_sync_virtual(void *addr, size_t size,
+ 	enum dma_data_direction direction)
+@@ -258,7 +197,7 @@ static inline void __dma_sync_virtual(vo
+  * If highmem is not configured then the bulk of this loop gets
+  * optimized out.
+  */
+-static inline void __dma_sync(struct page *page,
++void __dma_sync(struct page *page,
+ 	unsigned long offset, size_t size, enum dma_data_direction direction)
+ {
+ 	size_t left = size;
+@@ -288,120 +227,7 @@ static inline void __dma_sync(struct pag
+ 		left -= len;
+ 	} while (left);
+ }
+-
+-static void mips_dma_unmap_page(struct device *dev, dma_addr_t dma_addr,
+-	size_t size, enum dma_data_direction direction, struct dma_attrs *attrs)
+-{
+-	if (cpu_needs_post_dma_flush(dev))
+-		__dma_sync(dma_addr_to_page(dev, dma_addr),
+-			   dma_addr & ~PAGE_MASK, size, direction);
+-	plat_post_dma_flush(dev);
+-	plat_unmap_dma_mem(dev, dma_addr, size, direction);
+-}
+-
+-static int mips_dma_map_sg(struct device *dev, struct scatterlist *sglist,
+-	int nents, enum dma_data_direction direction, struct dma_attrs *attrs)
+-{
+-	int i;
+-	struct scatterlist *sg;
+-
+-	for_each_sg(sglist, sg, nents, i) {
+-		if (!plat_device_is_coherent(dev))
+-			__dma_sync(sg_page(sg), sg->offset, sg->length,
+-				   direction);
+-#ifdef CONFIG_NEED_SG_DMA_LENGTH
+-		sg->dma_length = sg->length;
+-#endif
+-		sg->dma_address = plat_map_dma_mem_page(dev, sg_page(sg)) +
+-				  sg->offset;
+-	}
+-
+-	return nents;
+-}
+-
+-static dma_addr_t mips_dma_map_page(struct device *dev, struct page *page,
+-	unsigned long offset, size_t size, enum dma_data_direction direction,
+-	struct dma_attrs *attrs)
+-{
+-	if (!plat_device_is_coherent(dev))
+-		__dma_sync(page, offset, size, direction);
+-
+-	return plat_map_dma_mem_page(dev, page) + offset;
+-}
+-
+-static void mips_dma_unmap_sg(struct device *dev, struct scatterlist *sglist,
+-	int nhwentries, enum dma_data_direction direction,
+-	struct dma_attrs *attrs)
+-{
+-	int i;
+-	struct scatterlist *sg;
+-
+-	for_each_sg(sglist, sg, nhwentries, i) {
+-		if (!plat_device_is_coherent(dev) &&
+-		    direction != DMA_TO_DEVICE)
+-			__dma_sync(sg_page(sg), sg->offset, sg->length,
+-				   direction);
+-		plat_unmap_dma_mem(dev, sg->dma_address, sg->length, direction);
+-	}
+-}
+-
+-static void mips_dma_sync_single_for_cpu(struct device *dev,
+-	dma_addr_t dma_handle, size_t size, enum dma_data_direction direction)
+-{
+-	if (cpu_needs_post_dma_flush(dev))
+-		__dma_sync(dma_addr_to_page(dev, dma_handle),
+-			   dma_handle & ~PAGE_MASK, size, direction);
+-	plat_post_dma_flush(dev);
+-}
+-
+-static void mips_dma_sync_single_for_device(struct device *dev,
+-	dma_addr_t dma_handle, size_t size, enum dma_data_direction direction)
+-{
+-	if (!plat_device_is_coherent(dev))
+-		__dma_sync(dma_addr_to_page(dev, dma_handle),
+-			   dma_handle & ~PAGE_MASK, size, direction);
+-}
+-
+-static void mips_dma_sync_sg_for_cpu(struct device *dev,
+-	struct scatterlist *sglist, int nelems,
+-	enum dma_data_direction direction)
+-{
+-	int i;
+-	struct scatterlist *sg;
+-
+-	if (cpu_needs_post_dma_flush(dev)) {
+-		for_each_sg(sglist, sg, nelems, i) {
+-			__dma_sync(sg_page(sg), sg->offset, sg->length,
+-				   direction);
+-		}
+-	}
+-	plat_post_dma_flush(dev);
+-}
+-
+-static void mips_dma_sync_sg_for_device(struct device *dev,
+-	struct scatterlist *sglist, int nelems,
+-	enum dma_data_direction direction)
+-{
+-	int i;
+-	struct scatterlist *sg;
+-
+-	if (!plat_device_is_coherent(dev)) {
+-		for_each_sg(sglist, sg, nelems, i) {
+-			__dma_sync(sg_page(sg), sg->offset, sg->length,
+-				   direction);
+-		}
+-	}
+-}
+-
+-int mips_dma_mapping_error(struct device *dev, dma_addr_t dma_addr)
+-{
+-	return 0;
+-}
+-
+-int mips_dma_supported(struct device *dev, u64 mask)
+-{
+-	return plat_dma_supported(dev, mask);
+-}
++EXPORT_SYMBOL(__dma_sync);
+ 
+ void dma_cache_sync(struct device *dev, void *vaddr, size_t size,
+ 			 enum dma_data_direction direction)
+@@ -414,24 +240,10 @@ void dma_cache_sync(struct device *dev,
+ 
+ EXPORT_SYMBOL(dma_cache_sync);
+ 
+-static struct dma_map_ops mips_default_dma_map_ops = {
+-	.alloc = mips_dma_alloc_coherent,
+-	.free = mips_dma_free_coherent,
+-	.mmap = mips_dma_mmap,
+-	.map_page = mips_dma_map_page,
+-	.unmap_page = mips_dma_unmap_page,
+-	.map_sg = mips_dma_map_sg,
+-	.unmap_sg = mips_dma_unmap_sg,
+-	.sync_single_for_cpu = mips_dma_sync_single_for_cpu,
+-	.sync_single_for_device = mips_dma_sync_single_for_device,
+-	.sync_sg_for_cpu = mips_dma_sync_sg_for_cpu,
+-	.sync_sg_for_device = mips_dma_sync_sg_for_device,
+-	.mapping_error = mips_dma_mapping_error,
+-	.dma_supported = mips_dma_supported
+-};
+-
+-struct dma_map_ops *mips_dma_map_ops = &mips_default_dma_map_ops;
++#ifdef CONFIG_SYS_HAS_DMA_OPS
++struct dma_map_ops *mips_dma_map_ops = NULL;
+ EXPORT_SYMBOL(mips_dma_map_ops);
++#endif
+ 
+ #define PREALLOC_DMA_DEBUG_ENTRIES (1 << 16)
+ 
diff --git a/target/linux/generic/patches-4.3/140-mtd-part-add-generic-parsing-of-linux-part-probe.patch b/target/linux/generic/patches-4.3/140-mtd-part-add-generic-parsing-of-linux-part-probe.patch
new file mode 100644
index 0000000..53353b3
--- /dev/null
+++ b/target/linux/generic/patches-4.3/140-mtd-part-add-generic-parsing-of-linux-part-probe.patch
@@ -0,0 +1,183 @@
+From 3e7056c3a369e9ef9ca804bc626b60ef6b62ee27 Mon Sep 17 00:00:00 2001
+From: Hauke Mehrtens <hauke@hauke-m.de>
+Date: Sun, 17 May 2015 18:48:38 +0200
+Subject: [PATCH 2/3] mtd: part: add generic parsing of linux,part-probe
+
+This moves the linux,part-probe device tree parsing code from
+physmap_of.c to mtdpart.c. Now all drivers can use this feature by just
+providing a reference to their device tree node in struct
+mtd_part_parser_data.
+
+Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>
+---
+ Documentation/devicetree/bindings/mtd/nand.txt | 16 +++++++++
+ drivers/mtd/maps/physmap_of.c                  | 46 +-------------------------
+ drivers/mtd/mtdpart.c                          | 45 +++++++++++++++++++++++++
+ 3 files changed, 62 insertions(+), 45 deletions(-)
+
+--- a/Documentation/devicetree/bindings/mtd/nand.txt
++++ b/Documentation/devicetree/bindings/mtd/nand.txt
+@@ -12,6 +12,22 @@
+ - nand-ecc-step-size: integer representing the number of data bytes
+ 		      that are covered by a single ECC step.
+ 
++- linux,part-probe: list of name as strings of the partition parser
++		    which should be used to parse the partition table.
++		    They will be tried in the specified ordering and
++		    the next one will be used if the previous one
++		    failed.
++
++		    Example: linux,part-probe = "cmdlinepart", "ofpart";
++
++		    This is also the default value, which will be used
++		    if this attribute is not specified. It could be
++		    that the flash driver in use overwrote the default
++		    value and uses some other default.
++
++		    Possible values are: bcm47xxpart, afs, ar7part,
++		    ofoldpart, ofpart, bcm63xxpart, RedBoot, cmdlinepart
++
+ The ECC strength and ECC step size properties define the correction capability
+ of a controller. Together, they say a controller can correct "{strength} bit
+ errors per {size} bytes".
+--- a/drivers/mtd/maps/physmap_of.c
++++ b/drivers/mtd/maps/physmap_of.c
+@@ -112,47 +112,9 @@ static struct mtd_info *obsolete_probe(s
+ static const char * const part_probe_types_def[] = {
+ 	"cmdlinepart", "RedBoot", "ofpart", "ofoldpart", NULL };
+ 
+-static const char * const *of_get_probes(struct device_node *dp)
+-{
+-	const char *cp;
+-	int cplen;
+-	unsigned int l;
+-	unsigned int count;
+-	const char **res;
+-
+-	cp = of_get_property(dp, "linux,part-probe", &cplen);
+-	if (cp == NULL)
+-		return part_probe_types_def;
+-
+-	count = 0;
+-	for (l = 0; l != cplen; l++)
+-		if (cp[l] == 0)
+-			count++;
+-
+-	res = kzalloc((count + 1)*sizeof(*res), GFP_KERNEL);
+-	if (!res)
+-		return NULL;
+-	count = 0;
+-	while (cplen > 0) {
+-		res[count] = cp;
+-		l = strlen(cp) + 1;
+-		cp += l;
+-		cplen -= l;
+-		count++;
+-	}
+-	return res;
+-}
+-
+-static void of_free_probes(const char * const *probes)
+-{
+-	if (probes != part_probe_types_def)
+-		kfree(probes);
+-}
+-
+ static const struct of_device_id of_flash_match[];
+ static int of_flash_probe(struct platform_device *dev)
+ {
+-	const char * const *part_probe_types;
+ 	const struct of_device_id *match;
+ 	struct device_node *dp = dev->dev.of_node;
+ 	struct resource res;
+@@ -312,14 +274,8 @@ static int of_flash_probe(struct platfor
+ 		goto err_out;
+ 
+ 	ppdata.of_node = dp;
+-	part_probe_types = of_get_probes(dp);
+-	if (!part_probe_types) {
+-		err = -ENOMEM;
+-		goto err_out;
+-	}
+-	mtd_device_parse_register(info->cmtd, part_probe_types, &ppdata,
++	mtd_device_parse_register(info->cmtd, part_probe_types_def, &ppdata,
+ 			NULL, 0);
+-	of_free_probes(part_probe_types);
+ 
+ 	kfree(mtd_list);
+ 
+--- a/drivers/mtd/mtdpart.c
++++ b/drivers/mtd/mtdpart.c
+@@ -29,6 +29,7 @@
+ #include <linux/kmod.h>
+ #include <linux/mtd/mtd.h>
+ #include <linux/mtd/partitions.h>
++#include <linux/of.h>
+ #include <linux/err.h>
+ #include <linux/kconfig.h>
+ 
+@@ -719,6 +720,42 @@ void deregister_mtd_parser(struct mtd_pa
+ EXPORT_SYMBOL_GPL(deregister_mtd_parser);
+ 
+ /*
++ * Parses the linux,part-probe device tree property.
++ * When a non null value is returned it has to be freed with kfree() by
++ * the caller.
++ */
++static const char * const *of_get_probes(struct device_node *dp)
++{
++	const char *cp;
++	int cplen;
++	unsigned int l;
++	unsigned int count;
++	const char **res;
++
++	cp = of_get_property(dp, "linux,part-probe", &cplen);
++	if (cp == NULL)
++		return NULL;
++
++	count = 0;
++	for (l = 0; l != cplen; l++)
++		if (cp[l] == 0)
++			count++;
++
++	res = kzalloc((count + 1) * sizeof(*res), GFP_KERNEL);
++	if (!res)
++		return NULL;
++	count = 0;
++	while (cplen > 0) {
++		res[count] = cp;
++		l = strlen(cp) + 1;
++		cp += l;
++		cplen -= l;
++		count++;
++	}
++	return res;
++}
++
++/*
+  * Do not forget to update 'parse_mtd_partitions()' kerneldoc comment if you
+  * are changing this array!
+  */
+@@ -754,6 +791,13 @@ int parse_mtd_partitions(struct mtd_info
+ {
+ 	struct mtd_part_parser *parser;
+ 	int ret = 0;
++	const char *const *types_of = NULL;
++
++	if (data && data->of_node) {
++		types_of = of_get_probes(data->of_node);
++		if (types_of != NULL)
++			types = types_of;
++	}
+ 
+ 	if (!types)
+ 		types = default_mtd_part_types;
+@@ -772,6 +816,7 @@ int parse_mtd_partitions(struct mtd_info
+ 			break;
+ 		}
+ 	}
++	kfree(types_of);
+ 	return ret;
+ }
+ 
diff --git a/target/linux/generic/patches-4.3/191-usb-ehci-orion-fix-probe-for-GENERIC_PHY.patch b/target/linux/generic/patches-4.3/191-usb-ehci-orion-fix-probe-for-GENERIC_PHY.patch
new file mode 100644
index 0000000..fce5d29
--- /dev/null
+++ b/target/linux/generic/patches-4.3/191-usb-ehci-orion-fix-probe-for-GENERIC_PHY.patch
@@ -0,0 +1,35 @@
+From a95f03e51471dbdbafd3391991d867ac2358ed02 Mon Sep 17 00:00:00 2001
+From: Jonas Gorski <jogo@openwrt.org>
+Date: Sun, 23 Aug 2015 14:23:29 +0200
+Subject: [PATCH] usb: ehci-orion: fix probe for !GENERIC_PHY
+
+Commit d445913ce0ab7f ("usb: ehci-orion: add optional PHY support")
+added support for optional phys, but devm_phy_optional_get returns
+-ENOSYS if GENERIC_PHY is not enabled.
+
+This causes probe failures, even when there are no phys specified:
+
+[    1.443365] orion-ehci f1058000.usb: init f1058000.usb fail, -38
+[    1.449403] orion-ehci: probe of f1058000.usb failed with error -38
+
+Similar to dwc3, treat -ENOSYS as no phy.
+
+Fixes: d445913ce0ab7f ("usb: ehci-orion: add optional PHY support")
+
+Signed-off-by: Jonas Gorski <jogo@openwrt.org>
+---
+ drivers/usb/host/ehci-orion.c | 3 ++-
+ 1 file changed, 2 insertions(+), 1 deletion(-)
+
+--- a/drivers/usb/host/ehci-orion.c
++++ b/drivers/usb/host/ehci-orion.c
+@@ -224,7 +224,8 @@ static int ehci_orion_drv_probe(struct p
+ 	priv->phy = devm_phy_optional_get(&pdev->dev, "usb");
+ 	if (IS_ERR(priv->phy)) {
+ 		err = PTR_ERR(priv->phy);
+-		goto err_phy_get;
++		if (err != -ENOSYS)
++			goto err_phy_get;
+ 	} else {
+ 		err = phy_init(priv->phy);
+ 		if (err)
diff --git a/target/linux/generic/patches-4.3/200-fix_localversion.patch b/target/linux/generic/patches-4.3/200-fix_localversion.patch
new file mode 100644
index 0000000..70228bb
--- /dev/null
+++ b/target/linux/generic/patches-4.3/200-fix_localversion.patch
@@ -0,0 +1,11 @@
+--- a/scripts/setlocalversion
++++ b/scripts/setlocalversion
+@@ -165,7 +165,7 @@ else
+ 	# annotated or signed tagged state (as git describe only
+ 	# looks at signed or annotated tags - git tag -a/-s) and
+ 	# LOCALVERSION= is not specified
+-	if test "${LOCALVERSION+set}" != "set"; then
++	if test "${CONFIG_LOCALVERSION+set}" != "set"; then
+ 		scm=$(scm_version --short)
+ 		res="$res${scm:++}"
+ 	fi
diff --git a/target/linux/generic/patches-4.3/201-extra_optimization.patch b/target/linux/generic/patches-4.3/201-extra_optimization.patch
new file mode 100644
index 0000000..625210d
--- /dev/null
+++ b/target/linux/generic/patches-4.3/201-extra_optimization.patch
@@ -0,0 +1,14 @@
+--- a/Makefile
++++ b/Makefile
+@@ -607,9 +607,9 @@ include arch/$(SRCARCH)/Makefile
+ KBUILD_CFLAGS	+= $(call cc-option,-fno-delete-null-pointer-checks,)
+ 
+ ifdef CONFIG_CC_OPTIMIZE_FOR_SIZE
+-KBUILD_CFLAGS	+= -Os $(call cc-disable-warning,maybe-uninitialized,)
++KBUILD_CFLAGS	+= -Os $(EXTRA_OPTIMIZATION) $(call cc-disable-warning,maybe-uninitialized,)
+ else
+-KBUILD_CFLAGS	+= -O2
++KBUILD_CFLAGS	+= -O2 -fno-reorder-blocks -fno-tree-ch $(EXTRA_OPTIMIZATION)
+ endif
+ 
+ # Tell gcc to never replace conditional load with a non-conditional one
diff --git a/target/linux/generic/patches-4.3/202-reduce_module_size.patch b/target/linux/generic/patches-4.3/202-reduce_module_size.patch
new file mode 100644
index 0000000..cef04d1
--- /dev/null
+++ b/target/linux/generic/patches-4.3/202-reduce_module_size.patch
@@ -0,0 +1,11 @@
+--- a/Makefile
++++ b/Makefile
+@@ -398,7 +398,7 @@ KBUILD_CFLAGS_KERNEL :=
+ KBUILD_AFLAGS   := -D__ASSEMBLY__
+ KBUILD_AFLAGS_MODULE  := -DMODULE
+ KBUILD_CFLAGS_MODULE  := -DMODULE
+-KBUILD_LDFLAGS_MODULE := -T $(srctree)/scripts/module-common.lds
++KBUILD_LDFLAGS_MODULE = -T $(srctree)/scripts/module-common.lds $(if $(CONFIG_PROFILING),,-s)
+ 
+ # Read KERNELRELEASE from include/config/kernel.release (if it exists)
+ KERNELRELEASE = $(shell cat include/config/kernel.release 2> /dev/null)
diff --git a/target/linux/generic/patches-4.3/203-kallsyms_uncompressed.patch b/target/linux/generic/patches-4.3/203-kallsyms_uncompressed.patch
new file mode 100644
index 0000000..cf8a447
--- /dev/null
+++ b/target/linux/generic/patches-4.3/203-kallsyms_uncompressed.patch
@@ -0,0 +1,108 @@
+--- a/scripts/kallsyms.c
++++ b/scripts/kallsyms.c
+@@ -58,6 +58,7 @@ static struct addr_range percpu_range =
+ static struct sym_entry *table;
+ static unsigned int table_size, table_cnt;
+ static int all_symbols = 0;
++static int uncompressed = 0;
+ static int absolute_percpu = 0;
+ static char symbol_prefix_char = '\0';
+ static unsigned long long kernel_start_addr = 0;
+@@ -403,6 +404,9 @@ static void write_src(void)
+ 
+ 	free(markers);
+ 
++	if (uncompressed)
++		return;
++
+ 	output_label("kallsyms_token_table");
+ 	off = 0;
+ 	for (i = 0; i < 256; i++) {
+@@ -461,6 +465,9 @@ static void *find_token(unsigned char *s
+ {
+ 	int i;
+ 
++	if (uncompressed)
++		return NULL;
++
+ 	for (i = 0; i < len - 1; i++) {
+ 		if (str[i] == token[0] && str[i+1] == token[1])
+ 			return &str[i];
+@@ -533,6 +540,9 @@ static void optimize_result(void)
+ {
+ 	int i, best;
+ 
++	if (uncompressed)
++		return;
++
+ 	/* using the '\0' symbol last allows compress_symbols to use standard
+ 	 * fast string functions */
+ 	for (i = 255; i >= 0; i--) {
+@@ -703,7 +713,9 @@ int main(int argc, char **argv)
+ 			} else if (strncmp(argv[i], "--page-offset=", 14) == 0) {
+ 				const char *p = &argv[i][14];
+ 				kernel_start_addr = strtoull(p, NULL, 16);
+-			} else
++			} else if (strcmp(argv[i], "--uncompressed") == 0)
++				uncompressed = 1;
++			else
+ 				usage();
+ 		}
+ 	} else if (argc != 1)
+--- a/init/Kconfig
++++ b/init/Kconfig
+@@ -1345,6 +1345,17 @@ config SYSCTL_ARCH_UNALIGN_ALLOW
+ 	  the unaligned access emulation.
+ 	  see arch/parisc/kernel/unaligned.c for reference
+ 
++config KALLSYMS_UNCOMPRESSED
++	bool "Keep kallsyms uncompressed"
++	depends on KALLSYMS
++	help
++		Normally kallsyms contains compressed symbols (using a token table),
++		reducing the uncompressed kernel image size. Keeping the symbol table
++		uncompressed significantly improves the size of this part in compressed
++		kernel images.
++
++		Say N unless you need compressed kernel images to be small.
++
+ config HAVE_PCSPKR_PLATFORM
+ 	bool
+ 
+--- a/scripts/link-vmlinux.sh
++++ b/scripts/link-vmlinux.sh
+@@ -90,6 +90,10 @@ kallsyms()
+ 		kallsymopt="${kallsymopt} --absolute-percpu"
+ 	fi
+ 
++	if [ -n "${CONFIG_KALLSYMS_UNCOMPRESSED}" ]; then
++		kallsymopt="${kallsymopt} --uncompressed"
++	fi
++
+ 	local aflags="${KBUILD_AFLAGS} ${KBUILD_AFLAGS_KERNEL}               \
+ 		      ${NOSTDINC_FLAGS} ${LINUXINCLUDE} ${KBUILD_CPPFLAGS}"
+ 
+--- a/kernel/kallsyms.c
++++ b/kernel/kallsyms.c
+@@ -109,6 +109,11 @@ static unsigned int kallsyms_expand_symb
+ 	 * For every byte on the compressed symbol data, copy the table
+ 	 * entry for that byte.
+ 	 */
++#ifdef CONFIG_KALLSYMS_UNCOMPRESSED
++	memcpy(result, data + 1, len - 1);
++	result += len - 1;
++	len = 0;
++#endif
+ 	while (len) {
+ 		tptr = &kallsyms_token_table[kallsyms_token_index[*data]];
+ 		data++;
+@@ -141,6 +146,9 @@ tail:
+  */
+ static char kallsyms_get_symbol_type(unsigned int off)
+ {
++#ifdef CONFIG_KALLSYMS_UNCOMPRESSED
++	return kallsyms_names[off + 1];
++#endif
+ 	/*
+ 	 * Get just the first code, look it up in the token table,
+ 	 * and return the first char from this token.
diff --git a/target/linux/generic/patches-4.3/204-module_strip.patch b/target/linux/generic/patches-4.3/204-module_strip.patch
new file mode 100644
index 0000000..4080ee6
--- /dev/null
+++ b/target/linux/generic/patches-4.3/204-module_strip.patch
@@ -0,0 +1,194 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Subject: [PATCH] build: add a hack for removing non-essential module info
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+---
+--- a/include/linux/module.h
++++ b/include/linux/module.h
+@@ -169,9 +169,10 @@ void trim_init_extable(struct module *m)
+ 
+ /* Generic info of form tag = "info" */
+ #define MODULE_INFO(tag, info) __MODULE_INFO(tag, tag, info)
++#define MODULE_INFO_STRIP(tag, info) __MODULE_INFO_STRIP(tag, tag, info)
+ 
+ /* For userspace: you can also call me... */
+-#define MODULE_ALIAS(_alias) MODULE_INFO(alias, _alias)
++#define MODULE_ALIAS(_alias) MODULE_INFO_STRIP(alias, _alias)
+ 
+ /* Soft module dependencies. See man modprobe.d for details.
+  * Example: MODULE_SOFTDEP("pre: module-foo module-bar post: module-baz")
+@@ -212,12 +213,12 @@ void trim_init_extable(struct module *m)
+  * Author(s), use "Name <email>" or just "Name", for multiple
+  * authors use multiple MODULE_AUTHOR() statements/lines.
+  */
+-#define MODULE_AUTHOR(_author) MODULE_INFO(author, _author)
++#define MODULE_AUTHOR(_author) MODULE_INFO_STRIP(author, _author)
+ 
+ /* What your module does. */
+-#define MODULE_DESCRIPTION(_description) MODULE_INFO(description, _description)
++#define MODULE_DESCRIPTION(_description) MODULE_INFO_STRIP(description, _description)
+ 
+-#ifdef MODULE
++#if defined(MODULE) && !defined(CONFIG_MODULE_STRIPPED)
+ /* Creates an alias so file2alias.c can find device table. */
+ #define MODULE_DEVICE_TABLE(type, name)					\
+ extern const typeof(name) __mod_##type##__##name##_device_table		\
+@@ -244,7 +245,9 @@ extern const typeof(name) __mod_##type##
+  */
+ 
+ #if defined(MODULE) || !defined(CONFIG_SYSFS)
+-#define MODULE_VERSION(_version) MODULE_INFO(version, _version)
++#define MODULE_VERSION(_version) MODULE_INFO_STRIP(version, _version)
++#elif defined(CONFIG_MODULE_STRIPPED)
++#define MODULE_VERSION(_version) __MODULE_INFO_DISABLED(version)
+ #else
+ #define MODULE_VERSION(_version)					\
+ 	static struct module_version_attribute ___modver_attr = {	\
+@@ -266,7 +269,7 @@ extern const typeof(name) __mod_##type##
+ /* Optional firmware file (or files) needed by the module
+  * format is simply firmware file name.  Multiple firmware
+  * files require multiple MODULE_FIRMWARE() specifiers */
+-#define MODULE_FIRMWARE(_firmware) MODULE_INFO(firmware, _firmware)
++#define MODULE_FIRMWARE(_firmware) MODULE_INFO_STRIP(firmware, _firmware)
+ 
+ /* Given an address, look for it in the exception tables */
+ const struct exception_table_entry *search_exception_tables(unsigned long add);
+--- a/include/linux/moduleparam.h
++++ b/include/linux/moduleparam.h
+@@ -16,6 +16,16 @@
+ /* Chosen so that structs with an unsigned long line up. */
+ #define MAX_PARAM_PREFIX_LEN (64 - sizeof(unsigned long))
+ 
++/* This struct is here for syntactic coherency, it is not used */
++#define __MODULE_INFO_DISABLED(name)					  \
++  struct __UNIQUE_ID(name) {}
++
++#ifdef CONFIG_MODULE_STRIPPED
++#define __MODULE_INFO_STRIP(tag, name, info) __MODULE_INFO_DISABLED(name)
++#else
++#define __MODULE_INFO_STRIP(tag, name, info) __MODULE_INFO(tag, name, info)
++#endif
++
+ #ifdef MODULE
+ #define __MODULE_INFO(tag, name, info)					  \
+ static const char __UNIQUE_ID(name)[]					  \
+@@ -23,8 +33,7 @@ static const char __UNIQUE_ID(name)[]
+   = __stringify(tag) "=" info
+ #else  /* !MODULE */
+ /* This struct is here for syntactic coherency, it is not used */
+-#define __MODULE_INFO(tag, name, info)					  \
+-  struct __UNIQUE_ID(name) {}
++#define __MODULE_INFO(tag, name, info) __MODULE_INFO_DISABLED(name)
+ #endif
+ #define __MODULE_PARM_TYPE(name, _type)					  \
+   __MODULE_INFO(parmtype, name##type, #name ":" _type)
+@@ -32,7 +41,7 @@ static const char __UNIQUE_ID(name)[]
+ /* One for each parameter, describing how to use it.  Some files do
+    multiple of these per line, so can't just use MODULE_INFO. */
+ #define MODULE_PARM_DESC(_parm, desc) \
+-	__MODULE_INFO(parm, _parm, #_parm ":" desc)
++	__MODULE_INFO_STRIP(parm, _parm, #_parm ":" desc)
+ 
+ struct kernel_param;
+ 
+--- a/init/Kconfig
++++ b/init/Kconfig
+@@ -2026,6 +2026,13 @@ config MODULE_COMPRESS_XZ
+ 
+ endchoice
+ 
++config MODULE_STRIPPED
++	bool "Reduce module size"
++	depends on MODULES
++	help
++	  Remove module parameter descriptions, author info, version, aliases,
++	  device tables, etc.
++
+ endif # MODULES
+ 
+ config MODULES_TREE_LOOKUP
+--- a/kernel/module.c
++++ b/kernel/module.c
+@@ -2836,6 +2836,7 @@ static struct module *setup_load_info(st
+ 
+ static int check_modinfo(struct module *mod, struct load_info *info, int flags)
+ {
++#ifndef CONFIG_MODULE_STRIPPED
+ 	const char *modmagic = get_modinfo(info, "vermagic");
+ 	int err;
+ 
+@@ -2861,6 +2862,7 @@ static int check_modinfo(struct module *
+ 		pr_warn("%s: module is from the staging directory, the quality "
+ 			"is unknown, you have been warned.\n", mod->name);
+ 	}
++#endif
+ 
+ 	/* Set up license info based on the info section */
+ 	set_license(mod, get_modinfo(info, "license"));
+--- a/scripts/mod/modpost.c
++++ b/scripts/mod/modpost.c
+@@ -1960,7 +1960,9 @@ static void read_symbols(char *modname)
+ 		symname = remove_dot(info.strtab + sym->st_name);
+ 
+ 		handle_modversions(mod, &info, sym, symname);
++#ifndef CONFIG_MODULE_STRIPPED
+ 		handle_moddevtable(mod, &info, sym, symname);
++#endif
+ 	}
+ 	if (!is_vmlinux(modname) ||
+ 	     (is_vmlinux(modname) && vmlinux_section_warnings))
+@@ -2104,7 +2106,9 @@ static void add_header(struct buffer *b,
+ 	buf_printf(b, "#include <linux/vermagic.h>\n");
+ 	buf_printf(b, "#include <linux/compiler.h>\n");
+ 	buf_printf(b, "\n");
++#ifndef CONFIG_MODULE_STRIPPED
+ 	buf_printf(b, "MODULE_INFO(vermagic, VERMAGIC_STRING);\n");
++#endif
+ 	buf_printf(b, "\n");
+ 	buf_printf(b, "__visible struct module __this_module\n");
+ 	buf_printf(b, "__attribute__((section(\".gnu.linkonce.this_module\"))) = {\n");
+@@ -2121,16 +2125,20 @@ static void add_header(struct buffer *b,
+ 
+ static void add_intree_flag(struct buffer *b, int is_intree)
+ {
++#ifndef CONFIG_MODULE_STRIPPED
+ 	if (is_intree)
+ 		buf_printf(b, "\nMODULE_INFO(intree, \"Y\");\n");
++#endif
+ }
+ 
+ static void add_staging_flag(struct buffer *b, const char *name)
+ {
++#ifndef CONFIG_MODULE_STRIPPED
+ 	static const char *staging_dir = "drivers/staging";
+ 
+ 	if (strncmp(staging_dir, name, strlen(staging_dir)) == 0)
+ 		buf_printf(b, "\nMODULE_INFO(staging, \"Y\");\n");
++#endif
+ }
+ 
+ /**
+@@ -2223,11 +2231,13 @@ static void add_depends(struct buffer *b
+ 
+ static void add_srcversion(struct buffer *b, struct module *mod)
+ {
++#ifndef CONFIG_MODULE_STRIPPED
+ 	if (mod->srcversion[0]) {
+ 		buf_printf(b, "\n");
+ 		buf_printf(b, "MODULE_INFO(srcversion, \"%s\");\n",
+ 			   mod->srcversion);
+ 	}
++#endif
+ }
+ 
+ static void write_if_changed(struct buffer *b, const char *fname)
+@@ -2458,7 +2468,9 @@ int main(int argc, char **argv)
+ 		add_staging_flag(&buf, mod->name);
+ 		err |= add_versions(&buf, mod);
+ 		add_depends(&buf, mod, modules);
++#ifndef CONFIG_MODULE_STRIPPED
+ 		add_moddevtable(&buf, mod);
++#endif
+ 		add_srcversion(&buf, mod);
+ 
+ 		sprintf(fname, "%s.mod.c", mod->name);
diff --git a/target/linux/generic/patches-4.3/205-backtrace_module_info.patch b/target/linux/generic/patches-4.3/205-backtrace_module_info.patch
new file mode 100644
index 0000000..0550ec4
--- /dev/null
+++ b/target/linux/generic/patches-4.3/205-backtrace_module_info.patch
@@ -0,0 +1,36 @@
+--- a/lib/vsprintf.c
++++ b/lib/vsprintf.c
+@@ -618,8 +618,10 @@ char *symbol_string(char *buf, char *end
+ 		    struct printf_spec spec, const char *fmt)
+ {
+ 	unsigned long value;
+-#ifdef CONFIG_KALLSYMS
+ 	char sym[KSYM_SYMBOL_LEN];
++#ifndef CONFIG_KALLSYMS
++	struct module *mod;
++	int len;
+ #endif
+ 
+ 	if (fmt[1] == 'R')
+@@ -633,15 +635,15 @@ char *symbol_string(char *buf, char *end
+ 		sprint_symbol(sym, value);
+ 	else
+ 		sprint_symbol_no_offset(sym, value);
+-
+-	return string(buf, end, sym, spec);
+ #else
+-	spec.field_width = 2 * sizeof(void *);
+-	spec.flags |= SPECIAL | SMALL | ZEROPAD;
+-	spec.base = 16;
++	len = snprintf(sym, sizeof(sym), "0x%lx", value);
+ 
+-	return number(buf, end, value, spec);
++	mod = __module_address(value);
++	if (mod)
++		snprintf(sym + len, sizeof(sym) - len, " [%s@%p+0x%x]",
++			 mod->name, mod->module_core, mod->core_size);
+ #endif
++	return string(buf, end, sym, spec);
+ }
+ 
+ static noinline_for_stack
diff --git a/target/linux/generic/patches-4.3/210-darwin_scripts_include.patch b/target/linux/generic/patches-4.3/210-darwin_scripts_include.patch
new file mode 100644
index 0000000..63f618a
--- /dev/null
+++ b/target/linux/generic/patches-4.3/210-darwin_scripts_include.patch
@@ -0,0 +1,3088 @@
+--- a/scripts/kallsyms.c
++++ b/scripts/kallsyms.c
+@@ -22,6 +22,35 @@
+ #include <stdlib.h>
+ #include <string.h>
+ #include <ctype.h>
++#ifdef __APPLE__
++/* Darwin has no memmem implementation, this one is ripped of the uClibc-0.9.28 source */
++void *memmem (const void *haystack, size_t haystack_len,
++                          const void *needle,  size_t needle_len)
++{
++  const char *begin;
++  const char *const last_possible
++    = (const char *) haystack + haystack_len - needle_len;
++
++  if (needle_len == 0)
++    /* The first occurrence of the empty string is deemed to occur at
++       the beginning of the string.  */
++    return (void *) haystack;
++
++  /* Sanity check, otherwise the loop might search through the whole
++     memory.  */
++  if (__builtin_expect (haystack_len < needle_len, 0))
++    return NULL;
++
++  for (begin = (const char *) haystack; begin <= last_possible; ++begin)
++    if (begin[0] == ((const char *) needle)[0] &&
++        !memcmp ((const void *) &begin[1],
++                 (const void *) ((const char *) needle + 1),
++                 needle_len - 1))
++      return (void *) begin;
++
++  return NULL;
++}
++#endif
+ 
+ #ifndef ARRAY_SIZE
+ #define ARRAY_SIZE(arr) (sizeof(arr) / sizeof(arr[0]))
+--- a/scripts/kconfig/Makefile
++++ b/scripts/kconfig/Makefile
+@@ -156,6 +156,9 @@ check-lxdialog  := $(srctree)/$(src)/lxd
+ # we really need to do so. (Do not call gcc as part of make mrproper)
+ HOST_EXTRACFLAGS += $(shell $(CONFIG_SHELL) $(check-lxdialog) -ccflags) \
+                     -DLOCALE
++ifeq ($(shell uname -s),Darwin)
++HOST_LOADLIBES  += -lncurses
++endif
+ 
+ # ===========================================================================
+ # Shared Makefile for the various kconfig executables:
+--- a/scripts/mod/mk_elfconfig.c
++++ b/scripts/mod/mk_elfconfig.c
+@@ -1,7 +1,11 @@
+ #include <stdio.h>
+ #include <stdlib.h>
+ #include <string.h>
++#ifndef __APPLE__
+ #include <elf.h>
++#else
++#include "elf.h"
++#endif
+ 
+ int
+ main(int argc, char **argv)
+--- a/scripts/mod/modpost.h
++++ b/scripts/mod/modpost.h
+@@ -7,7 +7,11 @@
+ #include <sys/mman.h>
+ #include <fcntl.h>
+ #include <unistd.h>
++#if !(defined(__APPLE__) || defined(__CYGWIN__))
+ #include <elf.h>
++#else
++#include "elf.h"
++#endif
+ 
+ #include "elfconfig.h"
+ 
+--- /dev/null
++++ b/scripts/mod/elf.h
+@@ -0,0 +1,3007 @@
++/* This file defines standard ELF types, structures, and macros.
++   Copyright (C) 1995-2012 Free Software Foundation, Inc.
++   This file is part of the GNU C Library.
++
++   The GNU C Library is free software; you can redistribute it and/or
++   modify it under the terms of the GNU Lesser General Public
++   License as published by the Free Software Foundation; either
++   version 2.1 of the License, or (at your option) any later version.
++
++   The GNU C Library is distributed in the hope that it will be useful,
++   but WITHOUT ANY WARRANTY; without even the implied warranty of
++   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
++   Lesser General Public License for more details.
++
++   You should have received a copy of the GNU Lesser General Public
++   License along with the GNU C Library; if not, see
++   <http://www.gnu.org/licenses/>.  */
++
++#ifndef _ELF_H
++#define	_ELF_H 1
++
++/* Standard ELF types.  */
++
++#include <stdint.h>
++
++/* Type for a 16-bit quantity.  */
++typedef uint16_t Elf32_Half;
++typedef uint16_t Elf64_Half;
++
++/* Types for signed and unsigned 32-bit quantities.  */
++typedef uint32_t Elf32_Word;
++typedef	int32_t  Elf32_Sword;
++typedef uint32_t Elf64_Word;
++typedef	int32_t  Elf64_Sword;
++
++/* Types for signed and unsigned 64-bit quantities.  */
++typedef uint64_t Elf32_Xword;
++typedef	int64_t  Elf32_Sxword;
++typedef uint64_t Elf64_Xword;
++typedef	int64_t  Elf64_Sxword;
++
++/* Type of addresses.  */
++typedef uint32_t Elf32_Addr;
++typedef uint64_t Elf64_Addr;
++
++/* Type of file offsets.  */
++typedef uint32_t Elf32_Off;
++typedef uint64_t Elf64_Off;
++
++/* Type for section indices, which are 16-bit quantities.  */
++typedef uint16_t Elf32_Section;
++typedef uint16_t Elf64_Section;
++
++/* Type for version symbol information.  */
++typedef Elf32_Half Elf32_Versym;
++typedef Elf64_Half Elf64_Versym;
++
++
++/* The ELF file header.  This appears at the start of every ELF file.  */
++
++#define EI_NIDENT (16)
++
++typedef struct
++{
++  unsigned char	e_ident[EI_NIDENT];	/* Magic number and other info */
++  Elf32_Half	e_type;			/* Object file type */
++  Elf32_Half	e_machine;		/* Architecture */
++  Elf32_Word	e_version;		/* Object file version */
++  Elf32_Addr	e_entry;		/* Entry point virtual address */
++  Elf32_Off	e_phoff;		/* Program header table file offset */
++  Elf32_Off	e_shoff;		/* Section header table file offset */
++  Elf32_Word	e_flags;		/* Processor-specific flags */
++  Elf32_Half	e_ehsize;		/* ELF header size in bytes */
++  Elf32_Half	e_phentsize;		/* Program header table entry size */
++  Elf32_Half	e_phnum;		/* Program header table entry count */
++  Elf32_Half	e_shentsize;		/* Section header table entry size */
++  Elf32_Half	e_shnum;		/* Section header table entry count */
++  Elf32_Half	e_shstrndx;		/* Section header string table index */
++} Elf32_Ehdr;
++
++typedef struct
++{
++  unsigned char	e_ident[EI_NIDENT];	/* Magic number and other info */
++  Elf64_Half	e_type;			/* Object file type */
++  Elf64_Half	e_machine;		/* Architecture */
++  Elf64_Word	e_version;		/* Object file version */
++  Elf64_Addr	e_entry;		/* Entry point virtual address */
++  Elf64_Off	e_phoff;		/* Program header table file offset */
++  Elf64_Off	e_shoff;		/* Section header table file offset */
++  Elf64_Word	e_flags;		/* Processor-specific flags */
++  Elf64_Half	e_ehsize;		/* ELF header size in bytes */
++  Elf64_Half	e_phentsize;		/* Program header table entry size */
++  Elf64_Half	e_phnum;		/* Program header table entry count */
++  Elf64_Half	e_shentsize;		/* Section header table entry size */
++  Elf64_Half	e_shnum;		/* Section header table entry count */
++  Elf64_Half	e_shstrndx;		/* Section header string table index */
++} Elf64_Ehdr;
++
++/* Fields in the e_ident array.  The EI_* macros are indices into the
++   array.  The macros under each EI_* macro are the values the byte
++   may have.  */
++
++#define EI_MAG0		0		/* File identification byte 0 index */
++#define ELFMAG0		0x7f		/* Magic number byte 0 */
++
++#define EI_MAG1		1		/* File identification byte 1 index */
++#define ELFMAG1		'E'		/* Magic number byte 1 */
++
++#define EI_MAG2		2		/* File identification byte 2 index */
++#define ELFMAG2		'L'		/* Magic number byte 2 */
++
++#define EI_MAG3		3		/* File identification byte 3 index */
++#define ELFMAG3		'F'		/* Magic number byte 3 */
++
++/* Conglomeration of the identification bytes, for easy testing as a word.  */
++#define	ELFMAG		"\177ELF"
++#define	SELFMAG		4
++
++#define EI_CLASS	4		/* File class byte index */
++#define ELFCLASSNONE	0		/* Invalid class */
++#define ELFCLASS32	1		/* 32-bit objects */
++#define ELFCLASS64	2		/* 64-bit objects */
++#define ELFCLASSNUM	3
++
++#define EI_DATA		5		/* Data encoding byte index */
++#define ELFDATANONE	0		/* Invalid data encoding */
++#define ELFDATA2LSB	1		/* 2's complement, little endian */
++#define ELFDATA2MSB	2		/* 2's complement, big endian */
++#define ELFDATANUM	3
++
++#define EI_VERSION	6		/* File version byte index */
++					/* Value must be EV_CURRENT */
++
++#define EI_OSABI	7		/* OS ABI identification */
++#define ELFOSABI_NONE		0	/* UNIX System V ABI */
++#define ELFOSABI_SYSV		0	/* Alias.  */
++#define ELFOSABI_HPUX		1	/* HP-UX */
++#define ELFOSABI_NETBSD		2	/* NetBSD.  */
++#define ELFOSABI_GNU		3	/* Object uses GNU ELF extensions.  */
++#define ELFOSABI_LINUX		ELFOSABI_GNU /* Compatibility alias.  */
++#define ELFOSABI_SOLARIS	6	/* Sun Solaris.  */
++#define ELFOSABI_AIX		7	/* IBM AIX.  */
++#define ELFOSABI_IRIX		8	/* SGI Irix.  */
++#define ELFOSABI_FREEBSD	9	/* FreeBSD.  */
++#define ELFOSABI_TRU64		10	/* Compaq TRU64 UNIX.  */
++#define ELFOSABI_MODESTO	11	/* Novell Modesto.  */
++#define ELFOSABI_OPENBSD	12	/* OpenBSD.  */
++#define ELFOSABI_ARM_AEABI	64	/* ARM EABI */
++#define ELFOSABI_ARM		97	/* ARM */
++#define ELFOSABI_STANDALONE	255	/* Standalone (embedded) application */
++
++#define EI_ABIVERSION	8		/* ABI version */
++
++#define EI_PAD		9		/* Byte index of padding bytes */
++
++/* Legal values for e_type (object file type).  */
++
++#define ET_NONE		0		/* No file type */
++#define ET_REL		1		/* Relocatable file */
++#define ET_EXEC		2		/* Executable file */
++#define ET_DYN		3		/* Shared object file */
++#define ET_CORE		4		/* Core file */
++#define	ET_NUM		5		/* Number of defined types */
++#define ET_LOOS		0xfe00		/* OS-specific range start */
++#define ET_HIOS		0xfeff		/* OS-specific range end */
++#define ET_LOPROC	0xff00		/* Processor-specific range start */
++#define ET_HIPROC	0xffff		/* Processor-specific range end */
++
++/* Legal values for e_machine (architecture).  */
++
++#define EM_NONE		 0		/* No machine */
++#define EM_M32		 1		/* AT&T WE 32100 */
++#define EM_SPARC	 2		/* SUN SPARC */
++#define EM_386		 3		/* Intel 80386 */
++#define EM_68K		 4		/* Motorola m68k family */
++#define EM_88K		 5		/* Motorola m88k family */
++#define EM_860		 7		/* Intel 80860 */
++#define EM_MIPS		 8		/* MIPS R3000 big-endian */
++#define EM_S370		 9		/* IBM System/370 */
++#define EM_MIPS_RS3_LE	10		/* MIPS R3000 little-endian */
++
++#define EM_PARISC	15		/* HPPA */
++#define EM_VPP500	17		/* Fujitsu VPP500 */
++#define EM_SPARC32PLUS	18		/* Sun's "v8plus" */
++#define EM_960		19		/* Intel 80960 */
++#define EM_PPC		20		/* PowerPC */
++#define EM_PPC64	21		/* PowerPC 64-bit */
++#define EM_S390		22		/* IBM S390 */
++
++#define EM_V800		36		/* NEC V800 series */
++#define EM_FR20		37		/* Fujitsu FR20 */
++#define EM_RH32		38		/* TRW RH-32 */
++#define EM_RCE		39		/* Motorola RCE */
++#define EM_ARM		40		/* ARM */
++#define EM_FAKE_ALPHA	41		/* Digital Alpha */
++#define EM_SH		42		/* Hitachi SH */
++#define EM_SPARCV9	43		/* SPARC v9 64-bit */
++#define EM_TRICORE	44		/* Siemens Tricore */
++#define EM_ARC		45		/* Argonaut RISC Core */
++#define EM_H8_300	46		/* Hitachi H8/300 */
++#define EM_H8_300H	47		/* Hitachi H8/300H */
++#define EM_H8S		48		/* Hitachi H8S */
++#define EM_H8_500	49		/* Hitachi H8/500 */
++#define EM_IA_64	50		/* Intel Merced */
++#define EM_MIPS_X	51		/* Stanford MIPS-X */
++#define EM_COLDFIRE	52		/* Motorola Coldfire */
++#define EM_68HC12	53		/* Motorola M68HC12 */
++#define EM_MMA		54		/* Fujitsu MMA Multimedia Accelerator*/
++#define EM_PCP		55		/* Siemens PCP */
++#define EM_NCPU		56		/* Sony nCPU embeeded RISC */
++#define EM_NDR1		57		/* Denso NDR1 microprocessor */
++#define EM_STARCORE	58		/* Motorola Start*Core processor */
++#define EM_ME16		59		/* Toyota ME16 processor */
++#define EM_ST100	60		/* STMicroelectronic ST100 processor */
++#define EM_TINYJ	61		/* Advanced Logic Corp. Tinyj emb.fam*/
++#define EM_X86_64	62		/* AMD x86-64 architecture */
++#define EM_PDSP		63		/* Sony DSP Processor */
++
++#define EM_FX66		66		/* Siemens FX66 microcontroller */
++#define EM_ST9PLUS	67		/* STMicroelectronics ST9+ 8/16 mc */
++#define EM_ST7		68		/* STmicroelectronics ST7 8 bit mc */
++#define EM_68HC16	69		/* Motorola MC68HC16 microcontroller */
++#define EM_68HC11	70		/* Motorola MC68HC11 microcontroller */
++#define EM_68HC08	71		/* Motorola MC68HC08 microcontroller */
++#define EM_68HC05	72		/* Motorola MC68HC05 microcontroller */
++#define EM_SVX		73		/* Silicon Graphics SVx */
++#define EM_ST19		74		/* STMicroelectronics ST19 8 bit mc */
++#define EM_VAX		75		/* Digital VAX */
++#define EM_CRIS		76		/* Axis Communications 32-bit embedded processor */
++#define EM_JAVELIN	77		/* Infineon Technologies 32-bit embedded processor */
++#define EM_FIREPATH	78		/* Element 14 64-bit DSP Processor */
++#define EM_ZSP		79		/* LSI Logic 16-bit DSP Processor */
++#define EM_MMIX		80		/* Donald Knuth's educational 64-bit processor */
++#define EM_HUANY	81		/* Harvard University machine-independent object files */
++#define EM_PRISM	82		/* SiTera Prism */
++#define EM_AVR		83		/* Atmel AVR 8-bit microcontroller */
++#define EM_FR30		84		/* Fujitsu FR30 */
++#define EM_D10V		85		/* Mitsubishi D10V */
++#define EM_D30V		86		/* Mitsubishi D30V */
++#define EM_V850		87		/* NEC v850 */
++#define EM_M32R		88		/* Mitsubishi M32R */
++#define EM_MN10300	89		/* Matsushita MN10300 */
++#define EM_MN10200	90		/* Matsushita MN10200 */
++#define EM_PJ		91		/* picoJava */
++#define EM_OPENRISC	92		/* OpenRISC 32-bit embedded processor */
++#define EM_ARC_A5	93		/* ARC Cores Tangent-A5 */
++#define EM_XTENSA	94		/* Tensilica Xtensa Architecture */
++#define EM_TILEPRO	188		/* Tilera TILEPro */
++#define EM_TILEGX	191		/* Tilera TILE-Gx */
++#define EM_NUM		192
++
++/* If it is necessary to assign new unofficial EM_* values, please
++   pick large random numbers (0x8523, 0xa7f2, etc.) to minimize the
++   chances of collision with official or non-GNU unofficial values.  */
++
++#define EM_ALPHA	0x9026
++
++/* Legal values for e_version (version).  */
++
++#define EV_NONE		0		/* Invalid ELF version */
++#define EV_CURRENT	1		/* Current version */
++#define EV_NUM		2
++
++/* Section header.  */
++
++typedef struct
++{
++  Elf32_Word	sh_name;		/* Section name (string tbl index) */
++  Elf32_Word	sh_type;		/* Section type */
++  Elf32_Word	sh_flags;		/* Section flags */
++  Elf32_Addr	sh_addr;		/* Section virtual addr at execution */
++  Elf32_Off	sh_offset;		/* Section file offset */
++  Elf32_Word	sh_size;		/* Section size in bytes */
++  Elf32_Word	sh_link;		/* Link to another section */
++  Elf32_Word	sh_info;		/* Additional section information */
++  Elf32_Word	sh_addralign;		/* Section alignment */
++  Elf32_Word	sh_entsize;		/* Entry size if section holds table */
++} Elf32_Shdr;
++
++typedef struct
++{
++  Elf64_Word	sh_name;		/* Section name (string tbl index) */
++  Elf64_Word	sh_type;		/* Section type */
++  Elf64_Xword	sh_flags;		/* Section flags */
++  Elf64_Addr	sh_addr;		/* Section virtual addr at execution */
++  Elf64_Off	sh_offset;		/* Section file offset */
++  Elf64_Xword	sh_size;		/* Section size in bytes */
++  Elf64_Word	sh_link;		/* Link to another section */
++  Elf64_Word	sh_info;		/* Additional section information */
++  Elf64_Xword	sh_addralign;		/* Section alignment */
++  Elf64_Xword	sh_entsize;		/* Entry size if section holds table */
++} Elf64_Shdr;
++
++/* Special section indices.  */
++
++#define SHN_UNDEF	0		/* Undefined section */
++#define SHN_LORESERVE	0xff00		/* Start of reserved indices */
++#define SHN_LOPROC	0xff00		/* Start of processor-specific */
++#define SHN_BEFORE	0xff00		/* Order section before all others
++					   (Solaris).  */
++#define SHN_AFTER	0xff01		/* Order section after all others
++					   (Solaris).  */
++#define SHN_HIPROC	0xff1f		/* End of processor-specific */
++#define SHN_LOOS	0xff20		/* Start of OS-specific */
++#define SHN_HIOS	0xff3f		/* End of OS-specific */
++#define SHN_ABS		0xfff1		/* Associated symbol is absolute */
++#define SHN_COMMON	0xfff2		/* Associated symbol is common */
++#define SHN_XINDEX	0xffff		/* Index is in extra table.  */
++#define SHN_HIRESERVE	0xffff		/* End of reserved indices */
++
++/* Legal values for sh_type (section type).  */
++
++#define SHT_NULL	  0		/* Section header table entry unused */
++#define SHT_PROGBITS	  1		/* Program data */
++#define SHT_SYMTAB	  2		/* Symbol table */
++#define SHT_STRTAB	  3		/* String table */
++#define SHT_RELA	  4		/* Relocation entries with addends */
++#define SHT_HASH	  5		/* Symbol hash table */
++#define SHT_DYNAMIC	  6		/* Dynamic linking information */
++#define SHT_NOTE	  7		/* Notes */
++#define SHT_NOBITS	  8		/* Program space with no data (bss) */
++#define SHT_REL		  9		/* Relocation entries, no addends */
++#define SHT_SHLIB	  10		/* Reserved */
++#define SHT_DYNSYM	  11		/* Dynamic linker symbol table */
++#define SHT_INIT_ARRAY	  14		/* Array of constructors */
++#define SHT_FINI_ARRAY	  15		/* Array of destructors */
++#define SHT_PREINIT_ARRAY 16		/* Array of pre-constructors */
++#define SHT_GROUP	  17		/* Section group */
++#define SHT_SYMTAB_SHNDX  18		/* Extended section indeces */
++#define	SHT_NUM		  19		/* Number of defined types.  */
++#define SHT_LOOS	  0x60000000	/* Start OS-specific.  */
++#define SHT_GNU_ATTRIBUTES 0x6ffffff5	/* Object attributes.  */
++#define SHT_GNU_HASH	  0x6ffffff6	/* GNU-style hash table.  */
++#define SHT_GNU_LIBLIST	  0x6ffffff7	/* Prelink library list */
++#define SHT_CHECKSUM	  0x6ffffff8	/* Checksum for DSO content.  */
++#define SHT_LOSUNW	  0x6ffffffa	/* Sun-specific low bound.  */
++#define SHT_SUNW_move	  0x6ffffffa
++#define SHT_SUNW_COMDAT   0x6ffffffb
++#define SHT_SUNW_syminfo  0x6ffffffc
++#define SHT_GNU_verdef	  0x6ffffffd	/* Version definition section.  */
++#define SHT_GNU_verneed	  0x6ffffffe	/* Version needs section.  */
++#define SHT_GNU_versym	  0x6fffffff	/* Version symbol table.  */
++#define SHT_HISUNW	  0x6fffffff	/* Sun-specific high bound.  */
++#define SHT_HIOS	  0x6fffffff	/* End OS-specific type */
++#define SHT_LOPROC	  0x70000000	/* Start of processor-specific */
++#define SHT_HIPROC	  0x7fffffff	/* End of processor-specific */
++#define SHT_LOUSER	  0x80000000	/* Start of application-specific */
++#define SHT_HIUSER	  0x8fffffff	/* End of application-specific */
++
++/* Legal values for sh_flags (section flags).  */
++
++#define SHF_WRITE	     (1 << 0)	/* Writable */
++#define SHF_ALLOC	     (1 << 1)	/* Occupies memory during execution */
++#define SHF_EXECINSTR	     (1 << 2)	/* Executable */
++#define SHF_MERGE	     (1 << 4)	/* Might be merged */
++#define SHF_STRINGS	     (1 << 5)	/* Contains nul-terminated strings */
++#define SHF_INFO_LINK	     (1 << 6)	/* `sh_info' contains SHT index */
++#define SHF_LINK_ORDER	     (1 << 7)	/* Preserve order after combining */
++#define SHF_OS_NONCONFORMING (1 << 8)	/* Non-standard OS specific handling
++					   required */
++#define SHF_GROUP	     (1 << 9)	/* Section is member of a group.  */
++#define SHF_TLS		     (1 << 10)	/* Section hold thread-local data.  */
++#define SHF_MASKOS	     0x0ff00000	/* OS-specific.  */
++#define SHF_MASKPROC	     0xf0000000	/* Processor-specific */
++#define SHF_ORDERED	     (1 << 30)	/* Special ordering requirement
++					   (Solaris).  */
++#define SHF_EXCLUDE	     (1 << 31)	/* Section is excluded unless
++					   referenced or allocated (Solaris).*/
++
++/* Section group handling.  */
++#define GRP_COMDAT	0x1		/* Mark group as COMDAT.  */
++
++/* Symbol table entry.  */
++
++typedef struct
++{
++  Elf32_Word	st_name;		/* Symbol name (string tbl index) */
++  Elf32_Addr	st_value;		/* Symbol value */
++  Elf32_Word	st_size;		/* Symbol size */
++  unsigned char	st_info;		/* Symbol type and binding */
++  unsigned char	st_other;		/* Symbol visibility */
++  Elf32_Section	st_shndx;		/* Section index */
++} Elf32_Sym;
++
++typedef struct
++{
++  Elf64_Word	st_name;		/* Symbol name (string tbl index) */
++  unsigned char	st_info;		/* Symbol type and binding */
++  unsigned char st_other;		/* Symbol visibility */
++  Elf64_Section	st_shndx;		/* Section index */
++  Elf64_Addr	st_value;		/* Symbol value */
++  Elf64_Xword	st_size;		/* Symbol size */
++} Elf64_Sym;
++
++/* The syminfo section if available contains additional information about
++   every dynamic symbol.  */
++
++typedef struct
++{
++  Elf32_Half si_boundto;		/* Direct bindings, symbol bound to */
++  Elf32_Half si_flags;			/* Per symbol flags */
++} Elf32_Syminfo;
++
++typedef struct
++{
++  Elf64_Half si_boundto;		/* Direct bindings, symbol bound to */
++  Elf64_Half si_flags;			/* Per symbol flags */
++} Elf64_Syminfo;
++
++/* Possible values for si_boundto.  */
++#define SYMINFO_BT_SELF		0xffff	/* Symbol bound to self */
++#define SYMINFO_BT_PARENT	0xfffe	/* Symbol bound to parent */
++#define SYMINFO_BT_LOWRESERVE	0xff00	/* Beginning of reserved entries */
++
++/* Possible bitmasks for si_flags.  */
++#define SYMINFO_FLG_DIRECT	0x0001	/* Direct bound symbol */
++#define SYMINFO_FLG_PASSTHRU	0x0002	/* Pass-thru symbol for translator */
++#define SYMINFO_FLG_COPY	0x0004	/* Symbol is a copy-reloc */
++#define SYMINFO_FLG_LAZYLOAD	0x0008	/* Symbol bound to object to be lazy
++					   loaded */
++/* Syminfo version values.  */
++#define SYMINFO_NONE		0
++#define SYMINFO_CURRENT		1
++#define SYMINFO_NUM		2
++
++
++/* How to extract and insert information held in the st_info field.  */
++
++#define ELF32_ST_BIND(val)		(((unsigned char) (val)) >> 4)
++#define ELF32_ST_TYPE(val)		((val) & 0xf)
++#define ELF32_ST_INFO(bind, type)	(((bind) << 4) + ((type) & 0xf))
++
++/* Both Elf32_Sym and Elf64_Sym use the same one-byte st_info field.  */
++#define ELF64_ST_BIND(val)		ELF32_ST_BIND (val)
++#define ELF64_ST_TYPE(val)		ELF32_ST_TYPE (val)
++#define ELF64_ST_INFO(bind, type)	ELF32_ST_INFO ((bind), (type))
++
++/* Legal values for ST_BIND subfield of st_info (symbol binding).  */
++
++#define STB_LOCAL	0		/* Local symbol */
++#define STB_GLOBAL	1		/* Global symbol */
++#define STB_WEAK	2		/* Weak symbol */
++#define	STB_NUM		3		/* Number of defined types.  */
++#define STB_LOOS	10		/* Start of OS-specific */
++#define STB_GNU_UNIQUE	10		/* Unique symbol.  */
++#define STB_HIOS	12		/* End of OS-specific */
++#define STB_LOPROC	13		/* Start of processor-specific */
++#define STB_HIPROC	15		/* End of processor-specific */
++
++/* Legal values for ST_TYPE subfield of st_info (symbol type).  */
++
++#define STT_NOTYPE	0		/* Symbol type is unspecified */
++#define STT_OBJECT	1		/* Symbol is a data object */
++#define STT_FUNC	2		/* Symbol is a code object */
++#define STT_SECTION	3		/* Symbol associated with a section */
++#define STT_FILE	4		/* Symbol's name is file name */
++#define STT_COMMON	5		/* Symbol is a common data object */
++#define STT_TLS		6		/* Symbol is thread-local data object*/
++#define	STT_NUM		7		/* Number of defined types.  */
++#define STT_LOOS	10		/* Start of OS-specific */
++#define STT_GNU_IFUNC	10		/* Symbol is indirect code object */
++#define STT_HIOS	12		/* End of OS-specific */
++#define STT_LOPROC	13		/* Start of processor-specific */
++#define STT_HIPROC	15		/* End of processor-specific */
++
++
++/* Symbol table indices are found in the hash buckets and chain table
++   of a symbol hash table section.  This special index value indicates
++   the end of a chain, meaning no further symbols are found in that bucket.  */
++
++#define STN_UNDEF	0		/* End of a chain.  */
++
++
++/* How to extract and insert information held in the st_other field.  */
++
++#define ELF32_ST_VISIBILITY(o)	((o) & 0x03)
++
++/* For ELF64 the definitions are the same.  */
++#define ELF64_ST_VISIBILITY(o)	ELF32_ST_VISIBILITY (o)
++
++/* Symbol visibility specification encoded in the st_other field.  */
++#define STV_DEFAULT	0		/* Default symbol visibility rules */
++#define STV_INTERNAL	1		/* Processor specific hidden class */
++#define STV_HIDDEN	2		/* Sym unavailable in other modules */
++#define STV_PROTECTED	3		/* Not preemptible, not exported */
++
++
++/* Relocation table entry without addend (in section of type SHT_REL).  */
++
++typedef struct
++{
++  Elf32_Addr	r_offset;		/* Address */
++  Elf32_Word	r_info;			/* Relocation type and symbol index */
++} Elf32_Rel;
++
++/* I have seen two different definitions of the Elf64_Rel and
++   Elf64_Rela structures, so we'll leave them out until Novell (or
++   whoever) gets their act together.  */
++/* The following, at least, is used on Sparc v9, MIPS, and Alpha.  */
++
++typedef struct
++{
++  Elf64_Addr	r_offset;		/* Address */
++  Elf64_Xword	r_info;			/* Relocation type and symbol index */
++} Elf64_Rel;
++
++/* Relocation table entry with addend (in section of type SHT_RELA).  */
++
++typedef struct
++{
++  Elf32_Addr	r_offset;		/* Address */
++  Elf32_Word	r_info;			/* Relocation type and symbol index */
++  Elf32_Sword	r_addend;		/* Addend */
++} Elf32_Rela;
++
++typedef struct
++{
++  Elf64_Addr	r_offset;		/* Address */
++  Elf64_Xword	r_info;			/* Relocation type and symbol index */
++  Elf64_Sxword	r_addend;		/* Addend */
++} Elf64_Rela;
++
++/* How to extract and insert information held in the r_info field.  */
++
++#define ELF32_R_SYM(val)		((val) >> 8)
++#define ELF32_R_TYPE(val)		((val) & 0xff)
++#define ELF32_R_INFO(sym, type)		(((sym) << 8) + ((type) & 0xff))
++
++#define ELF64_R_SYM(i)			((i) >> 32)
++#define ELF64_R_TYPE(i)			((i) & 0xffffffff)
++#define ELF64_R_INFO(sym,type)		((((Elf64_Xword) (sym)) << 32) + (type))
++
++/* Program segment header.  */
++
++typedef struct
++{
++  Elf32_Word	p_type;			/* Segment type */
++  Elf32_Off	p_offset;		/* Segment file offset */
++  Elf32_Addr	p_vaddr;		/* Segment virtual address */
++  Elf32_Addr	p_paddr;		/* Segment physical address */
++  Elf32_Word	p_filesz;		/* Segment size in file */
++  Elf32_Word	p_memsz;		/* Segment size in memory */
++  Elf32_Word	p_flags;		/* Segment flags */
++  Elf32_Word	p_align;		/* Segment alignment */
++} Elf32_Phdr;
++
++typedef struct
++{
++  Elf64_Word	p_type;			/* Segment type */
++  Elf64_Word	p_flags;		/* Segment flags */
++  Elf64_Off	p_offset;		/* Segment file offset */
++  Elf64_Addr	p_vaddr;		/* Segment virtual address */
++  Elf64_Addr	p_paddr;		/* Segment physical address */
++  Elf64_Xword	p_filesz;		/* Segment size in file */
++  Elf64_Xword	p_memsz;		/* Segment size in memory */
++  Elf64_Xword	p_align;		/* Segment alignment */
++} Elf64_Phdr;
++
++/* Special value for e_phnum.  This indicates that the real number of
++   program headers is too large to fit into e_phnum.  Instead the real
++   value is in the field sh_info of section 0.  */
++
++#define PN_XNUM		0xffff
++
++/* Legal values for p_type (segment type).  */
++
++#define	PT_NULL		0		/* Program header table entry unused */
++#define PT_LOAD		1		/* Loadable program segment */
++#define PT_DYNAMIC	2		/* Dynamic linking information */
++#define PT_INTERP	3		/* Program interpreter */
++#define PT_NOTE		4		/* Auxiliary information */
++#define PT_SHLIB	5		/* Reserved */
++#define PT_PHDR		6		/* Entry for header table itself */
++#define PT_TLS		7		/* Thread-local storage segment */
++#define	PT_NUM		8		/* Number of defined types */
++#define PT_LOOS		0x60000000	/* Start of OS-specific */
++#define PT_GNU_EH_FRAME	0x6474e550	/* GCC .eh_frame_hdr segment */
++#define PT_GNU_STACK	0x6474e551	/* Indicates stack executability */
++#define PT_GNU_RELRO	0x6474e552	/* Read-only after relocation */
++#define PT_LOSUNW	0x6ffffffa
++#define PT_SUNWBSS	0x6ffffffa	/* Sun Specific segment */
++#define PT_SUNWSTACK	0x6ffffffb	/* Stack segment */
++#define PT_HISUNW	0x6fffffff
++#define PT_HIOS		0x6fffffff	/* End of OS-specific */
++#define PT_LOPROC	0x70000000	/* Start of processor-specific */
++#define PT_HIPROC	0x7fffffff	/* End of processor-specific */
++
++/* Legal values for p_flags (segment flags).  */
++
++#define PF_X		(1 << 0)	/* Segment is executable */
++#define PF_W		(1 << 1)	/* Segment is writable */
++#define PF_R		(1 << 2)	/* Segment is readable */
++#define PF_MASKOS	0x0ff00000	/* OS-specific */
++#define PF_MASKPROC	0xf0000000	/* Processor-specific */
++
++/* Legal values for note segment descriptor types for core files. */
++
++#define NT_PRSTATUS	1		/* Contains copy of prstatus struct */
++#define NT_FPREGSET	2		/* Contains copy of fpregset struct */
++#define NT_PRPSINFO	3		/* Contains copy of prpsinfo struct */
++#define NT_PRXREG	4		/* Contains copy of prxregset struct */
++#define NT_TASKSTRUCT	4		/* Contains copy of task structure */
++#define NT_PLATFORM	5		/* String from sysinfo(SI_PLATFORM) */
++#define NT_AUXV		6		/* Contains copy of auxv array */
++#define NT_GWINDOWS	7		/* Contains copy of gwindows struct */
++#define NT_ASRS		8		/* Contains copy of asrset struct */
++#define NT_PSTATUS	10		/* Contains copy of pstatus struct */
++#define NT_PSINFO	13		/* Contains copy of psinfo struct */
++#define NT_PRCRED	14		/* Contains copy of prcred struct */
++#define NT_UTSNAME	15		/* Contains copy of utsname struct */
++#define NT_LWPSTATUS	16		/* Contains copy of lwpstatus struct */
++#define NT_LWPSINFO	17		/* Contains copy of lwpinfo struct */
++#define NT_PRFPXREG	20		/* Contains copy of fprxregset struct */
++#define NT_PRXFPREG	0x46e62b7f	/* Contains copy of user_fxsr_struct */
++#define NT_PPC_VMX	0x100		/* PowerPC Altivec/VMX registers */
++#define NT_PPC_SPE	0x101		/* PowerPC SPE/EVR registers */
++#define NT_PPC_VSX	0x102		/* PowerPC VSX registers */
++#define NT_386_TLS	0x200		/* i386 TLS slots (struct user_desc) */
++#define NT_386_IOPERM	0x201		/* x86 io permission bitmap (1=deny) */
++#define NT_X86_XSTATE	0x202		/* x86 extended state using xsave */
++
++/* Legal values for the note segment descriptor types for object files.  */
++
++#define NT_VERSION	1		/* Contains a version string.  */
++
++
++/* Dynamic section entry.  */
++
++typedef struct
++{
++  Elf32_Sword	d_tag;			/* Dynamic entry type */
++  union
++    {
++      Elf32_Word d_val;			/* Integer value */
++      Elf32_Addr d_ptr;			/* Address value */
++    } d_un;
++} Elf32_Dyn;
++
++typedef struct
++{
++  Elf64_Sxword	d_tag;			/* Dynamic entry type */
++  union
++    {
++      Elf64_Xword d_val;		/* Integer value */
++      Elf64_Addr d_ptr;			/* Address value */
++    } d_un;
++} Elf64_Dyn;
++
++/* Legal values for d_tag (dynamic entry type).  */
++
++#define DT_NULL		0		/* Marks end of dynamic section */
++#define DT_NEEDED	1		/* Name of needed library */
++#define DT_PLTRELSZ	2		/* Size in bytes of PLT relocs */
++#define DT_PLTGOT	3		/* Processor defined value */
++#define DT_HASH		4		/* Address of symbol hash table */
++#define DT_STRTAB	5		/* Address of string table */
++#define DT_SYMTAB	6		/* Address of symbol table */
++#define DT_RELA		7		/* Address of Rela relocs */
++#define DT_RELASZ	8		/* Total size of Rela relocs */
++#define DT_RELAENT	9		/* Size of one Rela reloc */
++#define DT_STRSZ	10		/* Size of string table */
++#define DT_SYMENT	11		/* Size of one symbol table entry */
++#define DT_INIT		12		/* Address of init function */
++#define DT_FINI		13		/* Address of termination function */
++#define DT_SONAME	14		/* Name of shared object */
++#define DT_RPATH	15		/* Library search path (deprecated) */
++#define DT_SYMBOLIC	16		/* Start symbol search here */
++#define DT_REL		17		/* Address of Rel relocs */
++#define DT_RELSZ	18		/* Total size of Rel relocs */
++#define DT_RELENT	19		/* Size of one Rel reloc */
++#define DT_PLTREL	20		/* Type of reloc in PLT */
++#define DT_DEBUG	21		/* For debugging; unspecified */
++#define DT_TEXTREL	22		/* Reloc might modify .text */
++#define DT_JMPREL	23		/* Address of PLT relocs */
++#define	DT_BIND_NOW	24		/* Process relocations of object */
++#define	DT_INIT_ARRAY	25		/* Array with addresses of init fct */
++#define	DT_FINI_ARRAY	26		/* Array with addresses of fini fct */
++#define	DT_INIT_ARRAYSZ	27		/* Size in bytes of DT_INIT_ARRAY */
++#define	DT_FINI_ARRAYSZ	28		/* Size in bytes of DT_FINI_ARRAY */
++#define DT_RUNPATH	29		/* Library search path */
++#define DT_FLAGS	30		/* Flags for the object being loaded */
++#define DT_ENCODING	32		/* Start of encoded range */
++#define DT_PREINIT_ARRAY 32		/* Array with addresses of preinit fct*/
++#define DT_PREINIT_ARRAYSZ 33		/* size in bytes of DT_PREINIT_ARRAY */
++#define	DT_NUM		34		/* Number used */
++#define DT_LOOS		0x6000000d	/* Start of OS-specific */
++#define DT_HIOS		0x6ffff000	/* End of OS-specific */
++#define DT_LOPROC	0x70000000	/* Start of processor-specific */
++#define DT_HIPROC	0x7fffffff	/* End of processor-specific */
++#define	DT_PROCNUM	DT_MIPS_NUM	/* Most used by any processor */
++
++/* DT_* entries which fall between DT_VALRNGHI & DT_VALRNGLO use the
++   Dyn.d_un.d_val field of the Elf*_Dyn structure.  This follows Sun's
++   approach.  */
++#define DT_VALRNGLO	0x6ffffd00
++#define DT_GNU_PRELINKED 0x6ffffdf5	/* Prelinking timestamp */
++#define DT_GNU_CONFLICTSZ 0x6ffffdf6	/* Size of conflict section */
++#define DT_GNU_LIBLISTSZ 0x6ffffdf7	/* Size of library list */
++#define DT_CHECKSUM	0x6ffffdf8
++#define DT_PLTPADSZ	0x6ffffdf9
++#define DT_MOVEENT	0x6ffffdfa
++#define DT_MOVESZ	0x6ffffdfb
++#define DT_FEATURE_1	0x6ffffdfc	/* Feature selection (DTF_*).  */
++#define DT_POSFLAG_1	0x6ffffdfd	/* Flags for DT_* entries, effecting
++					   the following DT_* entry.  */
++#define DT_SYMINSZ	0x6ffffdfe	/* Size of syminfo table (in bytes) */
++#define DT_SYMINENT	0x6ffffdff	/* Entry size of syminfo */
++#define DT_VALRNGHI	0x6ffffdff
++#define DT_VALTAGIDX(tag)	(DT_VALRNGHI - (tag))	/* Reverse order! */
++#define DT_VALNUM 12
++
++/* DT_* entries which fall between DT_ADDRRNGHI & DT_ADDRRNGLO use the
++   Dyn.d_un.d_ptr field of the Elf*_Dyn structure.
++
++   If any adjustment is made to the ELF object after it has been
++   built these entries will need to be adjusted.  */
++#define DT_ADDRRNGLO	0x6ffffe00
++#define DT_GNU_HASH	0x6ffffef5	/* GNU-style hash table.  */
++#define DT_TLSDESC_PLT	0x6ffffef6
++#define DT_TLSDESC_GOT	0x6ffffef7
++#define DT_GNU_CONFLICT	0x6ffffef8	/* Start of conflict section */
++#define DT_GNU_LIBLIST	0x6ffffef9	/* Library list */
++#define DT_CONFIG	0x6ffffefa	/* Configuration information.  */
++#define DT_DEPAUDIT	0x6ffffefb	/* Dependency auditing.  */
++#define DT_AUDIT	0x6ffffefc	/* Object auditing.  */
++#define	DT_PLTPAD	0x6ffffefd	/* PLT padding.  */
++#define	DT_MOVETAB	0x6ffffefe	/* Move table.  */
++#define DT_SYMINFO	0x6ffffeff	/* Syminfo table.  */
++#define DT_ADDRRNGHI	0x6ffffeff
++#define DT_ADDRTAGIDX(tag)	(DT_ADDRRNGHI - (tag))	/* Reverse order! */
++#define DT_ADDRNUM 11
++
++/* The versioning entry types.  The next are defined as part of the
++   GNU extension.  */
++#define DT_VERSYM	0x6ffffff0
++
++#define DT_RELACOUNT	0x6ffffff9
++#define DT_RELCOUNT	0x6ffffffa
++
++/* These were chosen by Sun.  */
++#define DT_FLAGS_1	0x6ffffffb	/* State flags, see DF_1_* below.  */
++#define	DT_VERDEF	0x6ffffffc	/* Address of version definition
++					   table */
++#define	DT_VERDEFNUM	0x6ffffffd	/* Number of version definitions */
++#define	DT_VERNEED	0x6ffffffe	/* Address of table with needed
++					   versions */
++#define	DT_VERNEEDNUM	0x6fffffff	/* Number of needed versions */
++#define DT_VERSIONTAGIDX(tag)	(DT_VERNEEDNUM - (tag))	/* Reverse order! */
++#define DT_VERSIONTAGNUM 16
++
++/* Sun added these machine-independent extensions in the "processor-specific"
++   range.  Be compatible.  */
++#define DT_AUXILIARY    0x7ffffffd      /* Shared object to load before self */
++#define DT_FILTER       0x7fffffff      /* Shared object to get values from */
++#define DT_EXTRATAGIDX(tag)	((Elf32_Word)-((Elf32_Sword) (tag) <<1>>1)-1)
++#define DT_EXTRANUM	3
++
++/* Values of `d_un.d_val' in the DT_FLAGS entry.  */
++#define DF_ORIGIN	0x00000001	/* Object may use DF_ORIGIN */
++#define DF_SYMBOLIC	0x00000002	/* Symbol resolutions starts here */
++#define DF_TEXTREL	0x00000004	/* Object contains text relocations */
++#define DF_BIND_NOW	0x00000008	/* No lazy binding for this object */
++#define DF_STATIC_TLS	0x00000010	/* Module uses the static TLS model */
++
++/* State flags selectable in the `d_un.d_val' element of the DT_FLAGS_1
++   entry in the dynamic section.  */
++#define DF_1_NOW	0x00000001	/* Set RTLD_NOW for this object.  */
++#define DF_1_GLOBAL	0x00000002	/* Set RTLD_GLOBAL for this object.  */
++#define DF_1_GROUP	0x00000004	/* Set RTLD_GROUP for this object.  */
++#define DF_1_NODELETE	0x00000008	/* Set RTLD_NODELETE for this object.*/
++#define DF_1_LOADFLTR	0x00000010	/* Trigger filtee loading at runtime.*/
++#define DF_1_INITFIRST	0x00000020	/* Set RTLD_INITFIRST for this object*/
++#define DF_1_NOOPEN	0x00000040	/* Set RTLD_NOOPEN for this object.  */
++#define DF_1_ORIGIN	0x00000080	/* $ORIGIN must be handled.  */
++#define DF_1_DIRECT	0x00000100	/* Direct binding enabled.  */
++#define DF_1_TRANS	0x00000200
++#define DF_1_INTERPOSE	0x00000400	/* Object is used to interpose.  */
++#define DF_1_NODEFLIB	0x00000800	/* Ignore default lib search path.  */
++#define DF_1_NODUMP	0x00001000	/* Object can't be dldump'ed.  */
++#define DF_1_CONFALT	0x00002000	/* Configuration alternative created.*/
++#define DF_1_ENDFILTEE	0x00004000	/* Filtee terminates filters search. */
++#define	DF_1_DISPRELDNE	0x00008000	/* Disp reloc applied at build time. */
++#define	DF_1_DISPRELPND	0x00010000	/* Disp reloc applied at run-time.  */
++
++/* Flags for the feature selection in DT_FEATURE_1.  */
++#define DTF_1_PARINIT	0x00000001
++#define DTF_1_CONFEXP	0x00000002
++
++/* Flags in the DT_POSFLAG_1 entry effecting only the next DT_* entry.  */
++#define DF_P1_LAZYLOAD	0x00000001	/* Lazyload following object.  */
++#define DF_P1_GROUPPERM	0x00000002	/* Symbols from next object are not
++					   generally available.  */
++
++/* Version definition sections.  */
++
++typedef struct
++{
++  Elf32_Half	vd_version;		/* Version revision */
++  Elf32_Half	vd_flags;		/* Version information */
++  Elf32_Half	vd_ndx;			/* Version Index */
++  Elf32_Half	vd_cnt;			/* Number of associated aux entries */
++  Elf32_Word	vd_hash;		/* Version name hash value */
++  Elf32_Word	vd_aux;			/* Offset in bytes to verdaux array */
++  Elf32_Word	vd_next;		/* Offset in bytes to next verdef
++					   entry */
++} Elf32_Verdef;
++
++typedef struct
++{
++  Elf64_Half	vd_version;		/* Version revision */
++  Elf64_Half	vd_flags;		/* Version information */
++  Elf64_Half	vd_ndx;			/* Version Index */
++  Elf64_Half	vd_cnt;			/* Number of associated aux entries */
++  Elf64_Word	vd_hash;		/* Version name hash value */
++  Elf64_Word	vd_aux;			/* Offset in bytes to verdaux array */
++  Elf64_Word	vd_next;		/* Offset in bytes to next verdef
++					   entry */
++} Elf64_Verdef;
++
++
++/* Legal values for vd_version (version revision).  */
++#define VER_DEF_NONE	0		/* No version */
++#define VER_DEF_CURRENT	1		/* Current version */
++#define VER_DEF_NUM	2		/* Given version number */
++
++/* Legal values for vd_flags (version information flags).  */
++#define VER_FLG_BASE	0x1		/* Version definition of file itself */
++#define VER_FLG_WEAK	0x2		/* Weak version identifier */
++
++/* Versym symbol index values.  */
++#define	VER_NDX_LOCAL		0	/* Symbol is local.  */
++#define	VER_NDX_GLOBAL		1	/* Symbol is global.  */
++#define	VER_NDX_LORESERVE	0xff00	/* Beginning of reserved entries.  */
++#define	VER_NDX_ELIMINATE	0xff01	/* Symbol is to be eliminated.  */
++
++/* Auxialiary version information.  */
++
++typedef struct
++{
++  Elf32_Word	vda_name;		/* Version or dependency names */
++  Elf32_Word	vda_next;		/* Offset in bytes to next verdaux
++					   entry */
++} Elf32_Verdaux;
++
++typedef struct
++{
++  Elf64_Word	vda_name;		/* Version or dependency names */
++  Elf64_Word	vda_next;		/* Offset in bytes to next verdaux
++					   entry */
++} Elf64_Verdaux;
++
++
++/* Version dependency section.  */
++
++typedef struct
++{
++  Elf32_Half	vn_version;		/* Version of structure */
++  Elf32_Half	vn_cnt;			/* Number of associated aux entries */
++  Elf32_Word	vn_file;		/* Offset of filename for this
++					   dependency */
++  Elf32_Word	vn_aux;			/* Offset in bytes to vernaux array */
++  Elf32_Word	vn_next;		/* Offset in bytes to next verneed
++					   entry */
++} Elf32_Verneed;
++
++typedef struct
++{
++  Elf64_Half	vn_version;		/* Version of structure */
++  Elf64_Half	vn_cnt;			/* Number of associated aux entries */
++  Elf64_Word	vn_file;		/* Offset of filename for this
++					   dependency */
++  Elf64_Word	vn_aux;			/* Offset in bytes to vernaux array */
++  Elf64_Word	vn_next;		/* Offset in bytes to next verneed
++					   entry */
++} Elf64_Verneed;
++
++
++/* Legal values for vn_version (version revision).  */
++#define VER_NEED_NONE	 0		/* No version */
++#define VER_NEED_CURRENT 1		/* Current version */
++#define VER_NEED_NUM	 2		/* Given version number */
++
++/* Auxiliary needed version information.  */
++
++typedef struct
++{
++  Elf32_Word	vna_hash;		/* Hash value of dependency name */
++  Elf32_Half	vna_flags;		/* Dependency specific information */
++  Elf32_Half	vna_other;		/* Unused */
++  Elf32_Word	vna_name;		/* Dependency name string offset */
++  Elf32_Word	vna_next;		/* Offset in bytes to next vernaux
++					   entry */
++} Elf32_Vernaux;
++
++typedef struct
++{
++  Elf64_Word	vna_hash;		/* Hash value of dependency name */
++  Elf64_Half	vna_flags;		/* Dependency specific information */
++  Elf64_Half	vna_other;		/* Unused */
++  Elf64_Word	vna_name;		/* Dependency name string offset */
++  Elf64_Word	vna_next;		/* Offset in bytes to next vernaux
++					   entry */
++} Elf64_Vernaux;
++
++
++/* Legal values for vna_flags.  */
++#define VER_FLG_WEAK	0x2		/* Weak version identifier */
++
++
++/* Auxiliary vector.  */
++
++/* This vector is normally only used by the program interpreter.  The
++   usual definition in an ABI supplement uses the name auxv_t.  The
++   vector is not usually defined in a standard <elf.h> file, but it
++   can't hurt.  We rename it to avoid conflicts.  The sizes of these
++   types are an arrangement between the exec server and the program
++   interpreter, so we don't fully specify them here.  */
++
++typedef struct
++{
++  uint32_t a_type;		/* Entry type */
++  union
++    {
++      uint32_t a_val;		/* Integer value */
++      /* We use to have pointer elements added here.  We cannot do that,
++	 though, since it does not work when using 32-bit definitions
++	 on 64-bit platforms and vice versa.  */
++    } a_un;
++} Elf32_auxv_t;
++
++typedef struct
++{
++  uint64_t a_type;		/* Entry type */
++  union
++    {
++      uint64_t a_val;		/* Integer value */
++      /* We use to have pointer elements added here.  We cannot do that,
++	 though, since it does not work when using 32-bit definitions
++	 on 64-bit platforms and vice versa.  */
++    } a_un;
++} Elf64_auxv_t;
++
++/* Legal values for a_type (entry type).  */
++
++#define AT_NULL		0		/* End of vector */
++#define AT_IGNORE	1		/* Entry should be ignored */
++#define AT_EXECFD	2		/* File descriptor of program */
++#define AT_PHDR		3		/* Program headers for program */
++#define AT_PHENT	4		/* Size of program header entry */
++#define AT_PHNUM	5		/* Number of program headers */
++#define AT_PAGESZ	6		/* System page size */
++#define AT_BASE		7		/* Base address of interpreter */
++#define AT_FLAGS	8		/* Flags */
++#define AT_ENTRY	9		/* Entry point of program */
++#define AT_NOTELF	10		/* Program is not ELF */
++#define AT_UID		11		/* Real uid */
++#define AT_EUID		12		/* Effective uid */
++#define AT_GID		13		/* Real gid */
++#define AT_EGID		14		/* Effective gid */
++#define AT_CLKTCK	17		/* Frequency of times() */
++
++/* Some more special a_type values describing the hardware.  */
++#define AT_PLATFORM	15		/* String identifying platform.  */
++#define AT_HWCAP	16		/* Machine dependent hints about
++					   processor capabilities.  */
++
++/* This entry gives some information about the FPU initialization
++   performed by the kernel.  */
++#define AT_FPUCW	18		/* Used FPU control word.  */
++
++/* Cache block sizes.  */
++#define AT_DCACHEBSIZE	19		/* Data cache block size.  */
++#define AT_ICACHEBSIZE	20		/* Instruction cache block size.  */
++#define AT_UCACHEBSIZE	21		/* Unified cache block size.  */
++
++/* A special ignored value for PPC, used by the kernel to control the
++   interpretation of the AUXV. Must be > 16.  */
++#define AT_IGNOREPPC	22		/* Entry should be ignored.  */
++
++#define	AT_SECURE	23		/* Boolean, was exec setuid-like?  */
++
++#define AT_BASE_PLATFORM 24		/* String identifying real platforms.*/
++
++#define AT_RANDOM	25		/* Address of 16 random bytes.  */
++
++#define AT_EXECFN	31		/* Filename of executable.  */
++
++/* Pointer to the global system page used for system calls and other
++   nice things.  */
++#define AT_SYSINFO	32
++#define AT_SYSINFO_EHDR	33
++
++/* Shapes of the caches.  Bits 0-3 contains associativity; bits 4-7 contains
++   log2 of line size; mask those to get cache size.  */
++#define AT_L1I_CACHESHAPE	34
++#define AT_L1D_CACHESHAPE	35
++#define AT_L2_CACHESHAPE	36
++#define AT_L3_CACHESHAPE	37
++
++/* Note section contents.  Each entry in the note section begins with
++   a header of a fixed form.  */
++
++typedef struct
++{
++  Elf32_Word n_namesz;			/* Length of the note's name.  */
++  Elf32_Word n_descsz;			/* Length of the note's descriptor.  */
++  Elf32_Word n_type;			/* Type of the note.  */
++} Elf32_Nhdr;
++
++typedef struct
++{
++  Elf64_Word n_namesz;			/* Length of the note's name.  */
++  Elf64_Word n_descsz;			/* Length of the note's descriptor.  */
++  Elf64_Word n_type;			/* Type of the note.  */
++} Elf64_Nhdr;
++
++/* Known names of notes.  */
++
++/* Solaris entries in the note section have this name.  */
++#define ELF_NOTE_SOLARIS	"SUNW Solaris"
++
++/* Note entries for GNU systems have this name.  */
++#define ELF_NOTE_GNU		"GNU"
++
++
++/* Defined types of notes for Solaris.  */
++
++/* Value of descriptor (one word) is desired pagesize for the binary.  */
++#define ELF_NOTE_PAGESIZE_HINT	1
++
++
++/* Defined note types for GNU systems.  */
++
++/* ABI information.  The descriptor consists of words:
++   word 0: OS descriptor
++   word 1: major version of the ABI
++   word 2: minor version of the ABI
++   word 3: subminor version of the ABI
++*/
++#define NT_GNU_ABI_TAG	1
++#define ELF_NOTE_ABI	NT_GNU_ABI_TAG /* Old name.  */
++
++/* Known OSes.  These values can appear in word 0 of an
++   NT_GNU_ABI_TAG note section entry.  */
++#define ELF_NOTE_OS_LINUX	0
++#define ELF_NOTE_OS_GNU		1
++#define ELF_NOTE_OS_SOLARIS2	2
++#define ELF_NOTE_OS_FREEBSD	3
++
++/* Synthetic hwcap information.  The descriptor begins with two words:
++   word 0: number of entries
++   word 1: bitmask of enabled entries
++   Then follow variable-length entries, one byte followed by a
++   '\0'-terminated hwcap name string.  The byte gives the bit
++   number to test if enabled, (1U << bit) & bitmask.  */
++#define NT_GNU_HWCAP	2
++
++/* Build ID bits as generated by ld --build-id.
++   The descriptor consists of any nonzero number of bytes.  */
++#define NT_GNU_BUILD_ID	3
++
++/* Version note generated by GNU gold containing a version string.  */
++#define NT_GNU_GOLD_VERSION	4
++
++
++/* Move records.  */
++typedef struct
++{
++  Elf32_Xword m_value;		/* Symbol value.  */
++  Elf32_Word m_info;		/* Size and index.  */
++  Elf32_Word m_poffset;		/* Symbol offset.  */
++  Elf32_Half m_repeat;		/* Repeat count.  */
++  Elf32_Half m_stride;		/* Stride info.  */
++} Elf32_Move;
++
++typedef struct
++{
++  Elf64_Xword m_value;		/* Symbol value.  */
++  Elf64_Xword m_info;		/* Size and index.  */
++  Elf64_Xword m_poffset;	/* Symbol offset.  */
++  Elf64_Half m_repeat;		/* Repeat count.  */
++  Elf64_Half m_stride;		/* Stride info.  */
++} Elf64_Move;
++
++/* Macro to construct move records.  */
++#define ELF32_M_SYM(info)	((info) >> 8)
++#define ELF32_M_SIZE(info)	((unsigned char) (info))
++#define ELF32_M_INFO(sym, size)	(((sym) << 8) + (unsigned char) (size))
++
++#define ELF64_M_SYM(info)	ELF32_M_SYM (info)
++#define ELF64_M_SIZE(info)	ELF32_M_SIZE (info)
++#define ELF64_M_INFO(sym, size)	ELF32_M_INFO (sym, size)
++
++
++/* Motorola 68k specific definitions.  */
++
++/* Values for Elf32_Ehdr.e_flags.  */
++#define EF_CPU32	0x00810000
++
++/* m68k relocs.  */
++
++#define R_68K_NONE	0		/* No reloc */
++#define R_68K_32	1		/* Direct 32 bit  */
++#define R_68K_16	2		/* Direct 16 bit  */
++#define R_68K_8		3		/* Direct 8 bit  */
++#define R_68K_PC32	4		/* PC relative 32 bit */
++#define R_68K_PC16	5		/* PC relative 16 bit */
++#define R_68K_PC8	6		/* PC relative 8 bit */
++#define R_68K_GOT32	7		/* 32 bit PC relative GOT entry */
++#define R_68K_GOT16	8		/* 16 bit PC relative GOT entry */
++#define R_68K_GOT8	9		/* 8 bit PC relative GOT entry */
++#define R_68K_GOT32O	10		/* 32 bit GOT offset */
++#define R_68K_GOT16O	11		/* 16 bit GOT offset */
++#define R_68K_GOT8O	12		/* 8 bit GOT offset */
++#define R_68K_PLT32	13		/* 32 bit PC relative PLT address */
++#define R_68K_PLT16	14		/* 16 bit PC relative PLT address */
++#define R_68K_PLT8	15		/* 8 bit PC relative PLT address */
++#define R_68K_PLT32O	16		/* 32 bit PLT offset */
++#define R_68K_PLT16O	17		/* 16 bit PLT offset */
++#define R_68K_PLT8O	18		/* 8 bit PLT offset */
++#define R_68K_COPY	19		/* Copy symbol at runtime */
++#define R_68K_GLOB_DAT	20		/* Create GOT entry */
++#define R_68K_JMP_SLOT	21		/* Create PLT entry */
++#define R_68K_RELATIVE	22		/* Adjust by program base */
++#define R_68K_TLS_GD32      25          /* 32 bit GOT offset for GD */
++#define R_68K_TLS_GD16      26          /* 16 bit GOT offset for GD */
++#define R_68K_TLS_GD8       27          /* 8 bit GOT offset for GD */
++#define R_68K_TLS_LDM32     28          /* 32 bit GOT offset for LDM */
++#define R_68K_TLS_LDM16     29          /* 16 bit GOT offset for LDM */
++#define R_68K_TLS_LDM8      30          /* 8 bit GOT offset for LDM */
++#define R_68K_TLS_LDO32     31          /* 32 bit module-relative offset */
++#define R_68K_TLS_LDO16     32          /* 16 bit module-relative offset */
++#define R_68K_TLS_LDO8      33          /* 8 bit module-relative offset */
++#define R_68K_TLS_IE32      34          /* 32 bit GOT offset for IE */
++#define R_68K_TLS_IE16      35          /* 16 bit GOT offset for IE */
++#define R_68K_TLS_IE8       36          /* 8 bit GOT offset for IE */
++#define R_68K_TLS_LE32      37          /* 32 bit offset relative to
++					   static TLS block */
++#define R_68K_TLS_LE16      38          /* 16 bit offset relative to
++					   static TLS block */
++#define R_68K_TLS_LE8       39          /* 8 bit offset relative to
++					   static TLS block */
++#define R_68K_TLS_DTPMOD32  40          /* 32 bit module number */
++#define R_68K_TLS_DTPREL32  41          /* 32 bit module-relative offset */
++#define R_68K_TLS_TPREL32   42          /* 32 bit TP-relative offset */
++/* Keep this the last entry.  */
++#define R_68K_NUM	43
++
++/* Intel 80386 specific definitions.  */
++
++/* i386 relocs.  */
++
++#define R_386_NONE	   0		/* No reloc */
++#define R_386_32	   1		/* Direct 32 bit  */
++#define R_386_PC32	   2		/* PC relative 32 bit */
++#define R_386_GOT32	   3		/* 32 bit GOT entry */
++#define R_386_PLT32	   4		/* 32 bit PLT address */
++#define R_386_COPY	   5		/* Copy symbol at runtime */
++#define R_386_GLOB_DAT	   6		/* Create GOT entry */
++#define R_386_JMP_SLOT	   7		/* Create PLT entry */
++#define R_386_RELATIVE	   8		/* Adjust by program base */
++#define R_386_GOTOFF	   9		/* 32 bit offset to GOT */
++#define R_386_GOTPC	   10		/* 32 bit PC relative offset to GOT */
++#define R_386_32PLT	   11
++#define R_386_TLS_TPOFF	   14		/* Offset in static TLS block */
++#define R_386_TLS_IE	   15		/* Address of GOT entry for static TLS
++					   block offset */
++#define R_386_TLS_GOTIE	   16		/* GOT entry for static TLS block
++					   offset */
++#define R_386_TLS_LE	   17		/* Offset relative to static TLS
++					   block */
++#define R_386_TLS_GD	   18		/* Direct 32 bit for GNU version of
++					   general dynamic thread local data */
++#define R_386_TLS_LDM	   19		/* Direct 32 bit for GNU version of
++					   local dynamic thread local data
++					   in LE code */
++#define R_386_16	   20
++#define R_386_PC16	   21
++#define R_386_8		   22
++#define R_386_PC8	   23
++#define R_386_TLS_GD_32	   24		/* Direct 32 bit for general dynamic
++					   thread local data */
++#define R_386_TLS_GD_PUSH  25		/* Tag for pushl in GD TLS code */
++#define R_386_TLS_GD_CALL  26		/* Relocation for call to
++					   __tls_get_addr() */
++#define R_386_TLS_GD_POP   27		/* Tag for popl in GD TLS code */
++#define R_386_TLS_LDM_32   28		/* Direct 32 bit for local dynamic
++					   thread local data in LE code */
++#define R_386_TLS_LDM_PUSH 29		/* Tag for pushl in LDM TLS code */
++#define R_386_TLS_LDM_CALL 30		/* Relocation for call to
++					   __tls_get_addr() in LDM code */
++#define R_386_TLS_LDM_POP  31		/* Tag for popl in LDM TLS code */
++#define R_386_TLS_LDO_32   32		/* Offset relative to TLS block */
++#define R_386_TLS_IE_32	   33		/* GOT entry for negated static TLS
++					   block offset */
++#define R_386_TLS_LE_32	   34		/* Negated offset relative to static
++					   TLS block */
++#define R_386_TLS_DTPMOD32 35		/* ID of module containing symbol */
++#define R_386_TLS_DTPOFF32 36		/* Offset in TLS block */
++#define R_386_TLS_TPOFF32  37		/* Negated offset in static TLS block */
++/* 38? */
++#define R_386_TLS_GOTDESC  39		/* GOT offset for TLS descriptor.  */
++#define R_386_TLS_DESC_CALL 40		/* Marker of call through TLS
++					   descriptor for
++					   relaxation.  */
++#define R_386_TLS_DESC     41		/* TLS descriptor containing
++					   pointer to code and to
++					   argument, returning the TLS
++					   offset for the symbol.  */
++#define R_386_IRELATIVE	   42		/* Adjust indirectly by program base */
++/* Keep this the last entry.  */
++#define R_386_NUM	   43
++
++/* SUN SPARC specific definitions.  */
++
++/* Legal values for ST_TYPE subfield of st_info (symbol type).  */
++
++#define STT_SPARC_REGISTER	13	/* Global register reserved to app. */
++
++/* Values for Elf64_Ehdr.e_flags.  */
++
++#define EF_SPARCV9_MM		3
++#define EF_SPARCV9_TSO		0
++#define EF_SPARCV9_PSO		1
++#define EF_SPARCV9_RMO		2
++#define EF_SPARC_LEDATA		0x800000 /* little endian data */
++#define EF_SPARC_EXT_MASK	0xFFFF00
++#define EF_SPARC_32PLUS		0x000100 /* generic V8+ features */
++#define EF_SPARC_SUN_US1	0x000200 /* Sun UltraSPARC1 extensions */
++#define EF_SPARC_HAL_R1		0x000400 /* HAL R1 extensions */
++#define EF_SPARC_SUN_US3	0x000800 /* Sun UltraSPARCIII extensions */
++
++/* SPARC relocs.  */
++
++#define R_SPARC_NONE		0	/* No reloc */
++#define R_SPARC_8		1	/* Direct 8 bit */
++#define R_SPARC_16		2	/* Direct 16 bit */
++#define R_SPARC_32		3	/* Direct 32 bit */
++#define R_SPARC_DISP8		4	/* PC relative 8 bit */
++#define R_SPARC_DISP16		5	/* PC relative 16 bit */
++#define R_SPARC_DISP32		6	/* PC relative 32 bit */
++#define R_SPARC_WDISP30		7	/* PC relative 30 bit shifted */
++#define R_SPARC_WDISP22		8	/* PC relative 22 bit shifted */
++#define R_SPARC_HI22		9	/* High 22 bit */
++#define R_SPARC_22		10	/* Direct 22 bit */
++#define R_SPARC_13		11	/* Direct 13 bit */
++#define R_SPARC_LO10		12	/* Truncated 10 bit */
++#define R_SPARC_GOT10		13	/* Truncated 10 bit GOT entry */
++#define R_SPARC_GOT13		14	/* 13 bit GOT entry */
++#define R_SPARC_GOT22		15	/* 22 bit GOT entry shifted */
++#define R_SPARC_PC10		16	/* PC relative 10 bit truncated */
++#define R_SPARC_PC22		17	/* PC relative 22 bit shifted */
++#define R_SPARC_WPLT30		18	/* 30 bit PC relative PLT address */
++#define R_SPARC_COPY		19	/* Copy symbol at runtime */
++#define R_SPARC_GLOB_DAT	20	/* Create GOT entry */
++#define R_SPARC_JMP_SLOT	21	/* Create PLT entry */
++#define R_SPARC_RELATIVE	22	/* Adjust by program base */
++#define R_SPARC_UA32		23	/* Direct 32 bit unaligned */
++
++/* Additional Sparc64 relocs.  */
++
++#define R_SPARC_PLT32		24	/* Direct 32 bit ref to PLT entry */
++#define R_SPARC_HIPLT22		25	/* High 22 bit PLT entry */
++#define R_SPARC_LOPLT10		26	/* Truncated 10 bit PLT entry */
++#define R_SPARC_PCPLT32		27	/* PC rel 32 bit ref to PLT entry */
++#define R_SPARC_PCPLT22		28	/* PC rel high 22 bit PLT entry */
++#define R_SPARC_PCPLT10		29	/* PC rel trunc 10 bit PLT entry */
++#define R_SPARC_10		30	/* Direct 10 bit */
++#define R_SPARC_11		31	/* Direct 11 bit */
++#define R_SPARC_64		32	/* Direct 64 bit */
++#define R_SPARC_OLO10		33	/* 10bit with secondary 13bit addend */
++#define R_SPARC_HH22		34	/* Top 22 bits of direct 64 bit */
++#define R_SPARC_HM10		35	/* High middle 10 bits of ... */
++#define R_SPARC_LM22		36	/* Low middle 22 bits of ... */
++#define R_SPARC_PC_HH22		37	/* Top 22 bits of pc rel 64 bit */
++#define R_SPARC_PC_HM10		38	/* High middle 10 bit of ... */
++#define R_SPARC_PC_LM22		39	/* Low miggle 22 bits of ... */
++#define R_SPARC_WDISP16		40	/* PC relative 16 bit shifted */
++#define R_SPARC_WDISP19		41	/* PC relative 19 bit shifted */
++#define R_SPARC_GLOB_JMP	42	/* was part of v9 ABI but was removed */
++#define R_SPARC_7		43	/* Direct 7 bit */
++#define R_SPARC_5		44	/* Direct 5 bit */
++#define R_SPARC_6		45	/* Direct 6 bit */
++#define R_SPARC_DISP64		46	/* PC relative 64 bit */
++#define R_SPARC_PLT64		47	/* Direct 64 bit ref to PLT entry */
++#define R_SPARC_HIX22		48	/* High 22 bit complemented */
++#define R_SPARC_LOX10		49	/* Truncated 11 bit complemented */
++#define R_SPARC_H44		50	/* Direct high 12 of 44 bit */
++#define R_SPARC_M44		51	/* Direct mid 22 of 44 bit */
++#define R_SPARC_L44		52	/* Direct low 10 of 44 bit */
++#define R_SPARC_REGISTER	53	/* Global register usage */
++#define R_SPARC_UA64		54	/* Direct 64 bit unaligned */
++#define R_SPARC_UA16		55	/* Direct 16 bit unaligned */
++#define R_SPARC_TLS_GD_HI22	56
++#define R_SPARC_TLS_GD_LO10	57
++#define R_SPARC_TLS_GD_ADD	58
++#define R_SPARC_TLS_GD_CALL	59
++#define R_SPARC_TLS_LDM_HI22	60
++#define R_SPARC_TLS_LDM_LO10	61
++#define R_SPARC_TLS_LDM_ADD	62
++#define R_SPARC_TLS_LDM_CALL	63
++#define R_SPARC_TLS_LDO_HIX22	64
++#define R_SPARC_TLS_LDO_LOX10	65
++#define R_SPARC_TLS_LDO_ADD	66
++#define R_SPARC_TLS_IE_HI22	67
++#define R_SPARC_TLS_IE_LO10	68
++#define R_SPARC_TLS_IE_LD	69
++#define R_SPARC_TLS_IE_LDX	70
++#define R_SPARC_TLS_IE_ADD	71
++#define R_SPARC_TLS_LE_HIX22	72
++#define R_SPARC_TLS_LE_LOX10	73
++#define R_SPARC_TLS_DTPMOD32	74
++#define R_SPARC_TLS_DTPMOD64	75
++#define R_SPARC_TLS_DTPOFF32	76
++#define R_SPARC_TLS_DTPOFF64	77
++#define R_SPARC_TLS_TPOFF32	78
++#define R_SPARC_TLS_TPOFF64	79
++#define R_SPARC_GOTDATA_HIX22	80
++#define R_SPARC_GOTDATA_LOX10	81
++#define R_SPARC_GOTDATA_OP_HIX22	82
++#define R_SPARC_GOTDATA_OP_LOX10	83
++#define R_SPARC_GOTDATA_OP	84
++#define R_SPARC_H34		85
++#define R_SPARC_SIZE32		86
++#define R_SPARC_SIZE64		87
++#define R_SPARC_WDISP10		88
++#define R_SPARC_JMP_IREL	248
++#define R_SPARC_IRELATIVE	249
++#define R_SPARC_GNU_VTINHERIT	250
++#define R_SPARC_GNU_VTENTRY	251
++#define R_SPARC_REV32		252
++/* Keep this the last entry.  */
++#define R_SPARC_NUM		253
++
++/* For Sparc64, legal values for d_tag of Elf64_Dyn.  */
++
++#define DT_SPARC_REGISTER 0x70000001
++#define DT_SPARC_NUM	2
++
++/* MIPS R3000 specific definitions.  */
++
++/* Legal values for e_flags field of Elf32_Ehdr.  */
++
++#define EF_MIPS_NOREORDER   1		/* A .noreorder directive was used */
++#define EF_MIPS_PIC	    2		/* Contains PIC code */
++#define EF_MIPS_CPIC	    4		/* Uses PIC calling sequence */
++#define EF_MIPS_XGOT	    8
++#define EF_MIPS_64BIT_WHIRL 16
++#define EF_MIPS_ABI2	    32
++#define EF_MIPS_ABI_ON32    64
++#define EF_MIPS_ARCH	    0xf0000000	/* MIPS architecture level */
++
++/* Legal values for MIPS architecture level.  */
++
++#define EF_MIPS_ARCH_1	    0x00000000	/* -mips1 code.  */
++#define EF_MIPS_ARCH_2	    0x10000000	/* -mips2 code.  */
++#define EF_MIPS_ARCH_3	    0x20000000	/* -mips3 code.  */
++#define EF_MIPS_ARCH_4	    0x30000000	/* -mips4 code.  */
++#define EF_MIPS_ARCH_5	    0x40000000	/* -mips5 code.  */
++#define EF_MIPS_ARCH_32	    0x60000000	/* MIPS32 code.  */
++#define EF_MIPS_ARCH_64	    0x70000000	/* MIPS64 code.  */
++
++/* The following are non-official names and should not be used.  */
++
++#define E_MIPS_ARCH_1	  0x00000000	/* -mips1 code.  */
++#define E_MIPS_ARCH_2	  0x10000000	/* -mips2 code.  */
++#define E_MIPS_ARCH_3	  0x20000000	/* -mips3 code.  */
++#define E_MIPS_ARCH_4	  0x30000000	/* -mips4 code.  */
++#define E_MIPS_ARCH_5	  0x40000000	/* -mips5 code.  */
++#define E_MIPS_ARCH_32	  0x60000000	/* MIPS32 code.  */
++#define E_MIPS_ARCH_64	  0x70000000	/* MIPS64 code.  */
++
++/* Special section indices.  */
++
++#define SHN_MIPS_ACOMMON    0xff00	/* Allocated common symbols */
++#define SHN_MIPS_TEXT	    0xff01	/* Allocated test symbols.  */
++#define SHN_MIPS_DATA	    0xff02	/* Allocated data symbols.  */
++#define SHN_MIPS_SCOMMON    0xff03	/* Small common symbols */
++#define SHN_MIPS_SUNDEFINED 0xff04	/* Small undefined symbols */
++
++/* Legal values for sh_type field of Elf32_Shdr.  */
++
++#define SHT_MIPS_LIBLIST       0x70000000 /* Shared objects used in link */
++#define SHT_MIPS_MSYM	       0x70000001
++#define SHT_MIPS_CONFLICT      0x70000002 /* Conflicting symbols */
++#define SHT_MIPS_GPTAB	       0x70000003 /* Global data area sizes */
++#define SHT_MIPS_UCODE	       0x70000004 /* Reserved for SGI/MIPS compilers */
++#define SHT_MIPS_DEBUG	       0x70000005 /* MIPS ECOFF debugging information*/
++#define SHT_MIPS_REGINFO       0x70000006 /* Register usage information */
++#define SHT_MIPS_PACKAGE       0x70000007
++#define SHT_MIPS_PACKSYM       0x70000008
++#define SHT_MIPS_RELD	       0x70000009
++#define SHT_MIPS_IFACE         0x7000000b
++#define SHT_MIPS_CONTENT       0x7000000c
++#define SHT_MIPS_OPTIONS       0x7000000d /* Miscellaneous options.  */
++#define SHT_MIPS_SHDR	       0x70000010
++#define SHT_MIPS_FDESC	       0x70000011
++#define SHT_MIPS_EXTSYM	       0x70000012
++#define SHT_MIPS_DENSE	       0x70000013
++#define SHT_MIPS_PDESC	       0x70000014
++#define SHT_MIPS_LOCSYM	       0x70000015
++#define SHT_MIPS_AUXSYM	       0x70000016
++#define SHT_MIPS_OPTSYM	       0x70000017
++#define SHT_MIPS_LOCSTR	       0x70000018
++#define SHT_MIPS_LINE	       0x70000019
++#define SHT_MIPS_RFDESC	       0x7000001a
++#define SHT_MIPS_DELTASYM      0x7000001b
++#define SHT_MIPS_DELTAINST     0x7000001c
++#define SHT_MIPS_DELTACLASS    0x7000001d
++#define SHT_MIPS_DWARF         0x7000001e /* DWARF debugging information.  */
++#define SHT_MIPS_DELTADECL     0x7000001f
++#define SHT_MIPS_SYMBOL_LIB    0x70000020
++#define SHT_MIPS_EVENTS	       0x70000021 /* Event section.  */
++#define SHT_MIPS_TRANSLATE     0x70000022
++#define SHT_MIPS_PIXIE	       0x70000023
++#define SHT_MIPS_XLATE	       0x70000024
++#define SHT_MIPS_XLATE_DEBUG   0x70000025
++#define SHT_MIPS_WHIRL	       0x70000026
++#define SHT_MIPS_EH_REGION     0x70000027
++#define SHT_MIPS_XLATE_OLD     0x70000028
++#define SHT_MIPS_PDR_EXCEPTION 0x70000029
++
++/* Legal values for sh_flags field of Elf32_Shdr.  */
++
++#define SHF_MIPS_GPREL	 0x10000000	/* Must be part of global data area */
++#define SHF_MIPS_MERGE	 0x20000000
++#define SHF_MIPS_ADDR	 0x40000000
++#define SHF_MIPS_STRINGS 0x80000000
++#define SHF_MIPS_NOSTRIP 0x08000000
++#define SHF_MIPS_LOCAL	 0x04000000
++#define SHF_MIPS_NAMES	 0x02000000
++#define SHF_MIPS_NODUPE	 0x01000000
++
++
++/* Symbol tables.  */
++
++/* MIPS specific values for `st_other'.  */
++#define STO_MIPS_DEFAULT		0x0
++#define STO_MIPS_INTERNAL		0x1
++#define STO_MIPS_HIDDEN			0x2
++#define STO_MIPS_PROTECTED		0x3
++#define STO_MIPS_PLT			0x8
++#define STO_MIPS_SC_ALIGN_UNUSED	0xff
++
++/* MIPS specific values for `st_info'.  */
++#define STB_MIPS_SPLIT_COMMON		13
++
++/* Entries found in sections of type SHT_MIPS_GPTAB.  */
++
++typedef union
++{
++  struct
++    {
++      Elf32_Word gt_current_g_value;	/* -G value used for compilation */
++      Elf32_Word gt_unused;		/* Not used */
++    } gt_header;			/* First entry in section */
++  struct
++    {
++      Elf32_Word gt_g_value;		/* If this value were used for -G */
++      Elf32_Word gt_bytes;		/* This many bytes would be used */
++    } gt_entry;				/* Subsequent entries in section */
++} Elf32_gptab;
++
++/* Entry found in sections of type SHT_MIPS_REGINFO.  */
++
++typedef struct
++{
++  Elf32_Word	ri_gprmask;		/* General registers used */
++  Elf32_Word	ri_cprmask[4];		/* Coprocessor registers used */
++  Elf32_Sword	ri_gp_value;		/* $gp register value */
++} Elf32_RegInfo;
++
++/* Entries found in sections of type SHT_MIPS_OPTIONS.  */
++
++typedef struct
++{
++  unsigned char kind;		/* Determines interpretation of the
++				   variable part of descriptor.  */
++  unsigned char size;		/* Size of descriptor, including header.  */
++  Elf32_Section section;	/* Section header index of section affected,
++				   0 for global options.  */
++  Elf32_Word info;		/* Kind-specific information.  */
++} Elf_Options;
++
++/* Values for `kind' field in Elf_Options.  */
++
++#define ODK_NULL	0	/* Undefined.  */
++#define ODK_REGINFO	1	/* Register usage information.  */
++#define ODK_EXCEPTIONS	2	/* Exception processing options.  */
++#define ODK_PAD		3	/* Section padding options.  */
++#define ODK_HWPATCH	4	/* Hardware workarounds performed */
++#define ODK_FILL	5	/* record the fill value used by the linker. */
++#define ODK_TAGS	6	/* reserve space for desktop tools to write. */
++#define ODK_HWAND	7	/* HW workarounds.  'AND' bits when merging. */
++#define ODK_HWOR	8	/* HW workarounds.  'OR' bits when merging.  */
++
++/* Values for `info' in Elf_Options for ODK_EXCEPTIONS entries.  */
++
++#define OEX_FPU_MIN	0x1f	/* FPE's which MUST be enabled.  */
++#define OEX_FPU_MAX	0x1f00	/* FPE's which MAY be enabled.  */
++#define OEX_PAGE0	0x10000	/* page zero must be mapped.  */
++#define OEX_SMM		0x20000	/* Force sequential memory mode?  */
++#define OEX_FPDBUG	0x40000	/* Force floating point debug mode?  */
++#define OEX_PRECISEFP	OEX_FPDBUG
++#define OEX_DISMISS	0x80000	/* Dismiss invalid address faults?  */
++
++#define OEX_FPU_INVAL	0x10
++#define OEX_FPU_DIV0	0x08
++#define OEX_FPU_OFLO	0x04
++#define OEX_FPU_UFLO	0x02
++#define OEX_FPU_INEX	0x01
++
++/* Masks for `info' in Elf_Options for an ODK_HWPATCH entry.  */
++
++#define OHW_R4KEOP	0x1	/* R4000 end-of-page patch.  */
++#define OHW_R8KPFETCH	0x2	/* may need R8000 prefetch patch.  */
++#define OHW_R5KEOP	0x4	/* R5000 end-of-page patch.  */
++#define OHW_R5KCVTL	0x8	/* R5000 cvt.[ds].l bug.  clean=1.  */
++
++#define OPAD_PREFIX	0x1
++#define OPAD_POSTFIX	0x2
++#define OPAD_SYMBOL	0x4
++
++/* Entry found in `.options' section.  */
++
++typedef struct
++{
++  Elf32_Word hwp_flags1;	/* Extra flags.  */
++  Elf32_Word hwp_flags2;	/* Extra flags.  */
++} Elf_Options_Hw;
++
++/* Masks for `info' in ElfOptions for ODK_HWAND and ODK_HWOR entries.  */
++
++#define OHWA0_R4KEOP_CHECKED	0x00000001
++#define OHWA1_R4KEOP_CLEAN	0x00000002
++
++/* MIPS relocs.  */
++
++#define R_MIPS_NONE		0	/* No reloc */
++#define R_MIPS_16		1	/* Direct 16 bit */
++#define R_MIPS_32		2	/* Direct 32 bit */
++#define R_MIPS_REL32		3	/* PC relative 32 bit */
++#define R_MIPS_26		4	/* Direct 26 bit shifted */
++#define R_MIPS_HI16		5	/* High 16 bit */
++#define R_MIPS_LO16		6	/* Low 16 bit */
++#define R_MIPS_GPREL16		7	/* GP relative 16 bit */
++#define R_MIPS_LITERAL		8	/* 16 bit literal entry */
++#define R_MIPS_GOT16		9	/* 16 bit GOT entry */
++#define R_MIPS_PC16		10	/* PC relative 16 bit */
++#define R_MIPS_CALL16		11	/* 16 bit GOT entry for function */
++#define R_MIPS_GPREL32		12	/* GP relative 32 bit */
++
++#define R_MIPS_SHIFT5		16
++#define R_MIPS_SHIFT6		17
++#define R_MIPS_64		18
++#define R_MIPS_GOT_DISP		19
++#define R_MIPS_GOT_PAGE		20
++#define R_MIPS_GOT_OFST		21
++#define R_MIPS_GOT_HI16		22
++#define R_MIPS_GOT_LO16		23
++#define R_MIPS_SUB		24
++#define R_MIPS_INSERT_A		25
++#define R_MIPS_INSERT_B		26
++#define R_MIPS_DELETE		27
++#define R_MIPS_HIGHER		28
++#define R_MIPS_HIGHEST		29
++#define R_MIPS_CALL_HI16	30
++#define R_MIPS_CALL_LO16	31
++#define R_MIPS_SCN_DISP		32
++#define R_MIPS_REL16		33
++#define R_MIPS_ADD_IMMEDIATE	34
++#define R_MIPS_PJUMP		35
++#define R_MIPS_RELGOT		36
++#define R_MIPS_JALR		37
++#define R_MIPS_TLS_DTPMOD32	38	/* Module number 32 bit */
++#define R_MIPS_TLS_DTPREL32	39	/* Module-relative offset 32 bit */
++#define R_MIPS_TLS_DTPMOD64	40	/* Module number 64 bit */
++#define R_MIPS_TLS_DTPREL64	41	/* Module-relative offset 64 bit */
++#define R_MIPS_TLS_GD		42	/* 16 bit GOT offset for GD */
++#define R_MIPS_TLS_LDM		43	/* 16 bit GOT offset for LDM */
++#define R_MIPS_TLS_DTPREL_HI16	44	/* Module-relative offset, high 16 bits */
++#define R_MIPS_TLS_DTPREL_LO16	45	/* Module-relative offset, low 16 bits */
++#define R_MIPS_TLS_GOTTPREL	46	/* 16 bit GOT offset for IE */
++#define R_MIPS_TLS_TPREL32	47	/* TP-relative offset, 32 bit */
++#define R_MIPS_TLS_TPREL64	48	/* TP-relative offset, 64 bit */
++#define R_MIPS_TLS_TPREL_HI16	49	/* TP-relative offset, high 16 bits */
++#define R_MIPS_TLS_TPREL_LO16	50	/* TP-relative offset, low 16 bits */
++#define R_MIPS_GLOB_DAT		51
++#define R_MIPS_COPY		126
++#define R_MIPS_JUMP_SLOT        127
++/* Keep this the last entry.  */
++#define R_MIPS_NUM		128
++
++/* Legal values for p_type field of Elf32_Phdr.  */
++
++#define PT_MIPS_REGINFO	0x70000000	/* Register usage information */
++#define PT_MIPS_RTPROC  0x70000001	/* Runtime procedure table. */
++#define PT_MIPS_OPTIONS 0x70000002
++
++/* Special program header types.  */
++
++#define PF_MIPS_LOCAL	0x10000000
++
++/* Legal values for d_tag field of Elf32_Dyn.  */
++
++#define DT_MIPS_RLD_VERSION  0x70000001	/* Runtime linker interface version */
++#define DT_MIPS_TIME_STAMP   0x70000002	/* Timestamp */
++#define DT_MIPS_ICHECKSUM    0x70000003	/* Checksum */
++#define DT_MIPS_IVERSION     0x70000004	/* Version string (string tbl index) */
++#define DT_MIPS_FLAGS	     0x70000005	/* Flags */
++#define DT_MIPS_BASE_ADDRESS 0x70000006	/* Base address */
++#define DT_MIPS_MSYM	     0x70000007
++#define DT_MIPS_CONFLICT     0x70000008	/* Address of CONFLICT section */
++#define DT_MIPS_LIBLIST	     0x70000009	/* Address of LIBLIST section */
++#define DT_MIPS_LOCAL_GOTNO  0x7000000a	/* Number of local GOT entries */
++#define DT_MIPS_CONFLICTNO   0x7000000b	/* Number of CONFLICT entries */
++#define DT_MIPS_LIBLISTNO    0x70000010	/* Number of LIBLIST entries */
++#define DT_MIPS_SYMTABNO     0x70000011	/* Number of DYNSYM entries */
++#define DT_MIPS_UNREFEXTNO   0x70000012	/* First external DYNSYM */
++#define DT_MIPS_GOTSYM	     0x70000013	/* First GOT entry in DYNSYM */
++#define DT_MIPS_HIPAGENO     0x70000014	/* Number of GOT page table entries */
++#define DT_MIPS_RLD_MAP	     0x70000016	/* Address of run time loader map.  */
++#define DT_MIPS_DELTA_CLASS  0x70000017	/* Delta C++ class definition.  */
++#define DT_MIPS_DELTA_CLASS_NO    0x70000018 /* Number of entries in
++						DT_MIPS_DELTA_CLASS.  */
++#define DT_MIPS_DELTA_INSTANCE    0x70000019 /* Delta C++ class instances.  */
++#define DT_MIPS_DELTA_INSTANCE_NO 0x7000001a /* Number of entries in
++						DT_MIPS_DELTA_INSTANCE.  */
++#define DT_MIPS_DELTA_RELOC  0x7000001b /* Delta relocations.  */
++#define DT_MIPS_DELTA_RELOC_NO 0x7000001c /* Number of entries in
++					     DT_MIPS_DELTA_RELOC.  */
++#define DT_MIPS_DELTA_SYM    0x7000001d /* Delta symbols that Delta
++					   relocations refer to.  */
++#define DT_MIPS_DELTA_SYM_NO 0x7000001e /* Number of entries in
++					   DT_MIPS_DELTA_SYM.  */
++#define DT_MIPS_DELTA_CLASSSYM 0x70000020 /* Delta symbols that hold the
++					     class declaration.  */
++#define DT_MIPS_DELTA_CLASSSYM_NO 0x70000021 /* Number of entries in
++						DT_MIPS_DELTA_CLASSSYM.  */
++#define DT_MIPS_CXX_FLAGS    0x70000022 /* Flags indicating for C++ flavor.  */
++#define DT_MIPS_PIXIE_INIT   0x70000023
++#define DT_MIPS_SYMBOL_LIB   0x70000024
++#define DT_MIPS_LOCALPAGE_GOTIDX 0x70000025
++#define DT_MIPS_LOCAL_GOTIDX 0x70000026
++#define DT_MIPS_HIDDEN_GOTIDX 0x70000027
++#define DT_MIPS_PROTECTED_GOTIDX 0x70000028
++#define DT_MIPS_OPTIONS	     0x70000029 /* Address of .options.  */
++#define DT_MIPS_INTERFACE    0x7000002a /* Address of .interface.  */
++#define DT_MIPS_DYNSTR_ALIGN 0x7000002b
++#define DT_MIPS_INTERFACE_SIZE 0x7000002c /* Size of the .interface section. */
++#define DT_MIPS_RLD_TEXT_RESOLVE_ADDR 0x7000002d /* Address of rld_text_rsolve
++						    function stored in GOT.  */
++#define DT_MIPS_PERF_SUFFIX  0x7000002e /* Default suffix of dso to be added
++					   by rld on dlopen() calls.  */
++#define DT_MIPS_COMPACT_SIZE 0x7000002f /* (O32)Size of compact rel section. */
++#define DT_MIPS_GP_VALUE     0x70000030 /* GP value for aux GOTs.  */
++#define DT_MIPS_AUX_DYNAMIC  0x70000031 /* Address of aux .dynamic.  */
++/* The address of .got.plt in an executable using the new non-PIC ABI.  */
++#define DT_MIPS_PLTGOT	     0x70000032
++/* The base of the PLT in an executable using the new non-PIC ABI if that
++   PLT is writable.  For a non-writable PLT, this is omitted or has a zero
++   value.  */
++#define DT_MIPS_RWPLT        0x70000034
++#define DT_MIPS_NUM	     0x35
++
++/* Legal values for DT_MIPS_FLAGS Elf32_Dyn entry.  */
++
++#define RHF_NONE		   0		/* No flags */
++#define RHF_QUICKSTART		   (1 << 0)	/* Use quickstart */
++#define RHF_NOTPOT		   (1 << 1)	/* Hash size not power of 2 */
++#define RHF_NO_LIBRARY_REPLACEMENT (1 << 2)	/* Ignore LD_LIBRARY_PATH */
++#define RHF_NO_MOVE		   (1 << 3)
++#define RHF_SGI_ONLY		   (1 << 4)
++#define RHF_GUARANTEE_INIT	   (1 << 5)
++#define RHF_DELTA_C_PLUS_PLUS	   (1 << 6)
++#define RHF_GUARANTEE_START_INIT   (1 << 7)
++#define RHF_PIXIE		   (1 << 8)
++#define RHF_DEFAULT_DELAY_LOAD	   (1 << 9)
++#define RHF_REQUICKSTART	   (1 << 10)
++#define RHF_REQUICKSTARTED	   (1 << 11)
++#define RHF_CORD		   (1 << 12)
++#define RHF_NO_UNRES_UNDEF	   (1 << 13)
++#define RHF_RLD_ORDER_SAFE	   (1 << 14)
++
++/* Entries found in sections of type SHT_MIPS_LIBLIST.  */
++
++typedef struct
++{
++  Elf32_Word l_name;		/* Name (string table index) */
++  Elf32_Word l_time_stamp;	/* Timestamp */
++  Elf32_Word l_checksum;	/* Checksum */
++  Elf32_Word l_version;		/* Interface version */
++  Elf32_Word l_flags;		/* Flags */
++} Elf32_Lib;
++
++typedef struct
++{
++  Elf64_Word l_name;		/* Name (string table index) */
++  Elf64_Word l_time_stamp;	/* Timestamp */
++  Elf64_Word l_checksum;	/* Checksum */
++  Elf64_Word l_version;		/* Interface version */
++  Elf64_Word l_flags;		/* Flags */
++} Elf64_Lib;
++
++
++/* Legal values for l_flags.  */
++
++#define LL_NONE		  0
++#define LL_EXACT_MATCH	  (1 << 0)	/* Require exact match */
++#define LL_IGNORE_INT_VER (1 << 1)	/* Ignore interface version */
++#define LL_REQUIRE_MINOR  (1 << 2)
++#define LL_EXPORTS	  (1 << 3)
++#define LL_DELAY_LOAD	  (1 << 4)
++#define LL_DELTA	  (1 << 5)
++
++/* Entries found in sections of type SHT_MIPS_CONFLICT.  */
++
++typedef Elf32_Addr Elf32_Conflict;
++
++
++/* HPPA specific definitions.  */
++
++/* Legal values for e_flags field of Elf32_Ehdr.  */
++
++#define EF_PARISC_TRAPNIL	0x00010000 /* Trap nil pointer dereference.  */
++#define EF_PARISC_EXT		0x00020000 /* Program uses arch. extensions. */
++#define EF_PARISC_LSB		0x00040000 /* Program expects little endian. */
++#define EF_PARISC_WIDE		0x00080000 /* Program expects wide mode.  */
++#define EF_PARISC_NO_KABP	0x00100000 /* No kernel assisted branch
++					      prediction.  */
++#define EF_PARISC_LAZYSWAP	0x00400000 /* Allow lazy swapping.  */
++#define EF_PARISC_ARCH		0x0000ffff /* Architecture version.  */
++
++/* Defined values for `e_flags & EF_PARISC_ARCH' are:  */
++
++#define EFA_PARISC_1_0		    0x020b /* PA-RISC 1.0 big-endian.  */
++#define EFA_PARISC_1_1		    0x0210 /* PA-RISC 1.1 big-endian.  */
++#define EFA_PARISC_2_0		    0x0214 /* PA-RISC 2.0 big-endian.  */
++
++/* Additional section indeces.  */
++
++#define SHN_PARISC_ANSI_COMMON	0xff00	   /* Section for tenatively declared
++					      symbols in ANSI C.  */
++#define SHN_PARISC_HUGE_COMMON	0xff01	   /* Common blocks in huge model.  */
++
++/* Legal values for sh_type field of Elf32_Shdr.  */
++
++#define SHT_PARISC_EXT		0x70000000 /* Contains product specific ext. */
++#define SHT_PARISC_UNWIND	0x70000001 /* Unwind information.  */
++#define SHT_PARISC_DOC		0x70000002 /* Debug info for optimized code. */
++
++/* Legal values for sh_flags field of Elf32_Shdr.  */
++
++#define SHF_PARISC_SHORT	0x20000000 /* Section with short addressing. */
++#define SHF_PARISC_HUGE		0x40000000 /* Section far from gp.  */
++#define SHF_PARISC_SBP		0x80000000 /* Static branch prediction code. */
++
++/* Legal values for ST_TYPE subfield of st_info (symbol type).  */
++
++#define STT_PARISC_MILLICODE	13	/* Millicode function entry point.  */
++
++#define STT_HP_OPAQUE		(STT_LOOS + 0x1)
++#define STT_HP_STUB		(STT_LOOS + 0x2)
++
++/* HPPA relocs.  */
++
++#define R_PARISC_NONE		0	/* No reloc.  */
++#define R_PARISC_DIR32		1	/* Direct 32-bit reference.  */
++#define R_PARISC_DIR21L		2	/* Left 21 bits of eff. address.  */
++#define R_PARISC_DIR17R		3	/* Right 17 bits of eff. address.  */
++#define R_PARISC_DIR17F		4	/* 17 bits of eff. address.  */
++#define R_PARISC_DIR14R		6	/* Right 14 bits of eff. address.  */
++#define R_PARISC_PCREL32	9	/* 32-bit rel. address.  */
++#define R_PARISC_PCREL21L	10	/* Left 21 bits of rel. address.  */
++#define R_PARISC_PCREL17R	11	/* Right 17 bits of rel. address.  */
++#define R_PARISC_PCREL17F	12	/* 17 bits of rel. address.  */
++#define R_PARISC_PCREL14R	14	/* Right 14 bits of rel. address.  */
++#define R_PARISC_DPREL21L	18	/* Left 21 bits of rel. address.  */
++#define R_PARISC_DPREL14R	22	/* Right 14 bits of rel. address.  */
++#define R_PARISC_GPREL21L	26	/* GP-relative, left 21 bits.  */
++#define R_PARISC_GPREL14R	30	/* GP-relative, right 14 bits.  */
++#define R_PARISC_LTOFF21L	34	/* LT-relative, left 21 bits.  */
++#define R_PARISC_LTOFF14R	38	/* LT-relative, right 14 bits.  */
++#define R_PARISC_SECREL32	41	/* 32 bits section rel. address.  */
++#define R_PARISC_SEGBASE	48	/* No relocation, set segment base.  */
++#define R_PARISC_SEGREL32	49	/* 32 bits segment rel. address.  */
++#define R_PARISC_PLTOFF21L	50	/* PLT rel. address, left 21 bits.  */
++#define R_PARISC_PLTOFF14R	54	/* PLT rel. address, right 14 bits.  */
++#define R_PARISC_LTOFF_FPTR32	57	/* 32 bits LT-rel. function pointer. */
++#define R_PARISC_LTOFF_FPTR21L	58	/* LT-rel. fct ptr, left 21 bits. */
++#define R_PARISC_LTOFF_FPTR14R	62	/* LT-rel. fct ptr, right 14 bits. */
++#define R_PARISC_FPTR64		64	/* 64 bits function address.  */
++#define R_PARISC_PLABEL32	65	/* 32 bits function address.  */
++#define R_PARISC_PLABEL21L	66	/* Left 21 bits of fdesc address.  */
++#define R_PARISC_PLABEL14R	70	/* Right 14 bits of fdesc address.  */
++#define R_PARISC_PCREL64	72	/* 64 bits PC-rel. address.  */
++#define R_PARISC_PCREL22F	74	/* 22 bits PC-rel. address.  */
++#define R_PARISC_PCREL14WR	75	/* PC-rel. address, right 14 bits.  */
++#define R_PARISC_PCREL14DR	76	/* PC rel. address, right 14 bits.  */
++#define R_PARISC_PCREL16F	77	/* 16 bits PC-rel. address.  */
++#define R_PARISC_PCREL16WF	78	/* 16 bits PC-rel. address.  */
++#define R_PARISC_PCREL16DF	79	/* 16 bits PC-rel. address.  */
++#define R_PARISC_DIR64		80	/* 64 bits of eff. address.  */
++#define R_PARISC_DIR14WR	83	/* 14 bits of eff. address.  */
++#define R_PARISC_DIR14DR	84	/* 14 bits of eff. address.  */
++#define R_PARISC_DIR16F		85	/* 16 bits of eff. address.  */
++#define R_PARISC_DIR16WF	86	/* 16 bits of eff. address.  */
++#define R_PARISC_DIR16DF	87	/* 16 bits of eff. address.  */
++#define R_PARISC_GPREL64	88	/* 64 bits of GP-rel. address.  */
++#define R_PARISC_GPREL14WR	91	/* GP-rel. address, right 14 bits.  */
++#define R_PARISC_GPREL14DR	92	/* GP-rel. address, right 14 bits.  */
++#define R_PARISC_GPREL16F	93	/* 16 bits GP-rel. address.  */
++#define R_PARISC_GPREL16WF	94	/* 16 bits GP-rel. address.  */
++#define R_PARISC_GPREL16DF	95	/* 16 bits GP-rel. address.  */
++#define R_PARISC_LTOFF64	96	/* 64 bits LT-rel. address.  */
++#define R_PARISC_LTOFF14WR	99	/* LT-rel. address, right 14 bits.  */
++#define R_PARISC_LTOFF14DR	100	/* LT-rel. address, right 14 bits.  */
++#define R_PARISC_LTOFF16F	101	/* 16 bits LT-rel. address.  */
++#define R_PARISC_LTOFF16WF	102	/* 16 bits LT-rel. address.  */
++#define R_PARISC_LTOFF16DF	103	/* 16 bits LT-rel. address.  */
++#define R_PARISC_SECREL64	104	/* 64 bits section rel. address.  */
++#define R_PARISC_SEGREL64	112	/* 64 bits segment rel. address.  */
++#define R_PARISC_PLTOFF14WR	115	/* PLT-rel. address, right 14 bits.  */
++#define R_PARISC_PLTOFF14DR	116	/* PLT-rel. address, right 14 bits.  */
++#define R_PARISC_PLTOFF16F	117	/* 16 bits LT-rel. address.  */
++#define R_PARISC_PLTOFF16WF	118	/* 16 bits PLT-rel. address.  */
++#define R_PARISC_PLTOFF16DF	119	/* 16 bits PLT-rel. address.  */
++#define R_PARISC_LTOFF_FPTR64	120	/* 64 bits LT-rel. function ptr.  */
++#define R_PARISC_LTOFF_FPTR14WR	123	/* LT-rel. fct. ptr., right 14 bits. */
++#define R_PARISC_LTOFF_FPTR14DR	124	/* LT-rel. fct. ptr., right 14 bits. */
++#define R_PARISC_LTOFF_FPTR16F	125	/* 16 bits LT-rel. function ptr.  */
++#define R_PARISC_LTOFF_FPTR16WF	126	/* 16 bits LT-rel. function ptr.  */
++#define R_PARISC_LTOFF_FPTR16DF	127	/* 16 bits LT-rel. function ptr.  */
++#define R_PARISC_LORESERVE	128
++#define R_PARISC_COPY		128	/* Copy relocation.  */
++#define R_PARISC_IPLT		129	/* Dynamic reloc, imported PLT */
++#define R_PARISC_EPLT		130	/* Dynamic reloc, exported PLT */
++#define R_PARISC_TPREL32	153	/* 32 bits TP-rel. address.  */
++#define R_PARISC_TPREL21L	154	/* TP-rel. address, left 21 bits.  */
++#define R_PARISC_TPREL14R	158	/* TP-rel. address, right 14 bits.  */
++#define R_PARISC_LTOFF_TP21L	162	/* LT-TP-rel. address, left 21 bits. */
++#define R_PARISC_LTOFF_TP14R	166	/* LT-TP-rel. address, right 14 bits.*/
++#define R_PARISC_LTOFF_TP14F	167	/* 14 bits LT-TP-rel. address.  */
++#define R_PARISC_TPREL64	216	/* 64 bits TP-rel. address.  */
++#define R_PARISC_TPREL14WR	219	/* TP-rel. address, right 14 bits.  */
++#define R_PARISC_TPREL14DR	220	/* TP-rel. address, right 14 bits.  */
++#define R_PARISC_TPREL16F	221	/* 16 bits TP-rel. address.  */
++#define R_PARISC_TPREL16WF	222	/* 16 bits TP-rel. address.  */
++#define R_PARISC_TPREL16DF	223	/* 16 bits TP-rel. address.  */
++#define R_PARISC_LTOFF_TP64	224	/* 64 bits LT-TP-rel. address.  */
++#define R_PARISC_LTOFF_TP14WR	227	/* LT-TP-rel. address, right 14 bits.*/
++#define R_PARISC_LTOFF_TP14DR	228	/* LT-TP-rel. address, right 14 bits.*/
++#define R_PARISC_LTOFF_TP16F	229	/* 16 bits LT-TP-rel. address.  */
++#define R_PARISC_LTOFF_TP16WF	230	/* 16 bits LT-TP-rel. address.  */
++#define R_PARISC_LTOFF_TP16DF	231	/* 16 bits LT-TP-rel. address.  */
++#define R_PARISC_GNU_VTENTRY	232
++#define R_PARISC_GNU_VTINHERIT	233
++#define R_PARISC_TLS_GD21L	234	/* GD 21-bit left.  */
++#define R_PARISC_TLS_GD14R	235	/* GD 14-bit right.  */
++#define R_PARISC_TLS_GDCALL	236	/* GD call to __t_g_a.  */
++#define R_PARISC_TLS_LDM21L	237	/* LD module 21-bit left.  */
++#define R_PARISC_TLS_LDM14R	238	/* LD module 14-bit right.  */
++#define R_PARISC_TLS_LDMCALL	239	/* LD module call to __t_g_a.  */
++#define R_PARISC_TLS_LDO21L	240	/* LD offset 21-bit left.  */
++#define R_PARISC_TLS_LDO14R	241	/* LD offset 14-bit right.  */
++#define R_PARISC_TLS_DTPMOD32	242	/* DTP module 32-bit.  */
++#define R_PARISC_TLS_DTPMOD64	243	/* DTP module 64-bit.  */
++#define R_PARISC_TLS_DTPOFF32	244	/* DTP offset 32-bit.  */
++#define R_PARISC_TLS_DTPOFF64	245	/* DTP offset 32-bit.  */
++#define R_PARISC_TLS_LE21L	R_PARISC_TPREL21L
++#define R_PARISC_TLS_LE14R	R_PARISC_TPREL14R
++#define R_PARISC_TLS_IE21L	R_PARISC_LTOFF_TP21L
++#define R_PARISC_TLS_IE14R	R_PARISC_LTOFF_TP14R
++#define R_PARISC_TLS_TPREL32	R_PARISC_TPREL32
++#define R_PARISC_TLS_TPREL64	R_PARISC_TPREL64
++#define R_PARISC_HIRESERVE	255
++
++/* Legal values for p_type field of Elf32_Phdr/Elf64_Phdr.  */
++
++#define PT_HP_TLS		(PT_LOOS + 0x0)
++#define PT_HP_CORE_NONE		(PT_LOOS + 0x1)
++#define PT_HP_CORE_VERSION	(PT_LOOS + 0x2)
++#define PT_HP_CORE_KERNEL	(PT_LOOS + 0x3)
++#define PT_HP_CORE_COMM		(PT_LOOS + 0x4)
++#define PT_HP_CORE_PROC		(PT_LOOS + 0x5)
++#define PT_HP_CORE_LOADABLE	(PT_LOOS + 0x6)
++#define PT_HP_CORE_STACK	(PT_LOOS + 0x7)
++#define PT_HP_CORE_SHM		(PT_LOOS + 0x8)
++#define PT_HP_CORE_MMF		(PT_LOOS + 0x9)
++#define PT_HP_PARALLEL		(PT_LOOS + 0x10)
++#define PT_HP_FASTBIND		(PT_LOOS + 0x11)
++#define PT_HP_OPT_ANNOT		(PT_LOOS + 0x12)
++#define PT_HP_HSL_ANNOT		(PT_LOOS + 0x13)
++#define PT_HP_STACK		(PT_LOOS + 0x14)
++
++#define PT_PARISC_ARCHEXT	0x70000000
++#define PT_PARISC_UNWIND	0x70000001
++
++/* Legal values for p_flags field of Elf32_Phdr/Elf64_Phdr.  */
++
++#define PF_PARISC_SBP		0x08000000
++
++#define PF_HP_PAGE_SIZE		0x00100000
++#define PF_HP_FAR_SHARED	0x00200000
++#define PF_HP_NEAR_SHARED	0x00400000
++#define PF_HP_CODE		0x01000000
++#define PF_HP_MODIFY		0x02000000
++#define PF_HP_LAZYSWAP		0x04000000
++#define PF_HP_SBP		0x08000000
++
++
++/* Alpha specific definitions.  */
++
++/* Legal values for e_flags field of Elf64_Ehdr.  */
++
++#define EF_ALPHA_32BIT		1	/* All addresses must be < 2GB.  */
++#define EF_ALPHA_CANRELAX	2	/* Relocations for relaxing exist.  */
++
++/* Legal values for sh_type field of Elf64_Shdr.  */
++
++/* These two are primerily concerned with ECOFF debugging info.  */
++#define SHT_ALPHA_DEBUG		0x70000001
++#define SHT_ALPHA_REGINFO	0x70000002
++
++/* Legal values for sh_flags field of Elf64_Shdr.  */
++
++#define SHF_ALPHA_GPREL		0x10000000
++
++/* Legal values for st_other field of Elf64_Sym.  */
++#define STO_ALPHA_NOPV		0x80	/* No PV required.  */
++#define STO_ALPHA_STD_GPLOAD	0x88	/* PV only used for initial ldgp.  */
++
++/* Alpha relocs.  */
++
++#define R_ALPHA_NONE		0	/* No reloc */
++#define R_ALPHA_REFLONG		1	/* Direct 32 bit */
++#define R_ALPHA_REFQUAD		2	/* Direct 64 bit */
++#define R_ALPHA_GPREL32		3	/* GP relative 32 bit */
++#define R_ALPHA_LITERAL		4	/* GP relative 16 bit w/optimization */
++#define R_ALPHA_LITUSE		5	/* Optimization hint for LITERAL */
++#define R_ALPHA_GPDISP		6	/* Add displacement to GP */
++#define R_ALPHA_BRADDR		7	/* PC+4 relative 23 bit shifted */
++#define R_ALPHA_HINT		8	/* PC+4 relative 16 bit shifted */
++#define R_ALPHA_SREL16		9	/* PC relative 16 bit */
++#define R_ALPHA_SREL32		10	/* PC relative 32 bit */
++#define R_ALPHA_SREL64		11	/* PC relative 64 bit */
++#define R_ALPHA_GPRELHIGH	17	/* GP relative 32 bit, high 16 bits */
++#define R_ALPHA_GPRELLOW	18	/* GP relative 32 bit, low 16 bits */
++#define R_ALPHA_GPREL16		19	/* GP relative 16 bit */
++#define R_ALPHA_COPY		24	/* Copy symbol at runtime */
++#define R_ALPHA_GLOB_DAT	25	/* Create GOT entry */
++#define R_ALPHA_JMP_SLOT	26	/* Create PLT entry */
++#define R_ALPHA_RELATIVE	27	/* Adjust by program base */
++#define R_ALPHA_TLS_GD_HI	28
++#define R_ALPHA_TLSGD		29
++#define R_ALPHA_TLS_LDM		30
++#define R_ALPHA_DTPMOD64	31
++#define R_ALPHA_GOTDTPREL	32
++#define R_ALPHA_DTPREL64	33
++#define R_ALPHA_DTPRELHI	34
++#define R_ALPHA_DTPRELLO	35
++#define R_ALPHA_DTPREL16	36
++#define R_ALPHA_GOTTPREL	37
++#define R_ALPHA_TPREL64		38
++#define R_ALPHA_TPRELHI		39
++#define R_ALPHA_TPRELLO		40
++#define R_ALPHA_TPREL16		41
++/* Keep this the last entry.  */
++#define R_ALPHA_NUM		46
++
++/* Magic values of the LITUSE relocation addend.  */
++#define LITUSE_ALPHA_ADDR	0
++#define LITUSE_ALPHA_BASE	1
++#define LITUSE_ALPHA_BYTOFF	2
++#define LITUSE_ALPHA_JSR	3
++#define LITUSE_ALPHA_TLS_GD	4
++#define LITUSE_ALPHA_TLS_LDM	5
++
++/* Legal values for d_tag of Elf64_Dyn.  */
++#define DT_ALPHA_PLTRO		(DT_LOPROC + 0)
++#define DT_ALPHA_NUM		1
++
++/* PowerPC specific declarations */
++
++/* Values for Elf32/64_Ehdr.e_flags.  */
++#define EF_PPC_EMB		0x80000000	/* PowerPC embedded flag */
++
++/* Cygnus local bits below */
++#define EF_PPC_RELOCATABLE	0x00010000	/* PowerPC -mrelocatable flag*/
++#define EF_PPC_RELOCATABLE_LIB	0x00008000	/* PowerPC -mrelocatable-lib
++						   flag */
++
++/* PowerPC relocations defined by the ABIs */
++#define R_PPC_NONE		0
++#define R_PPC_ADDR32		1	/* 32bit absolute address */
++#define R_PPC_ADDR24		2	/* 26bit address, 2 bits ignored.  */
++#define R_PPC_ADDR16		3	/* 16bit absolute address */
++#define R_PPC_ADDR16_LO		4	/* lower 16bit of absolute address */
++#define R_PPC_ADDR16_HI		5	/* high 16bit of absolute address */
++#define R_PPC_ADDR16_HA		6	/* adjusted high 16bit */
++#define R_PPC_ADDR14		7	/* 16bit address, 2 bits ignored */
++#define R_PPC_ADDR14_BRTAKEN	8
++#define R_PPC_ADDR14_BRNTAKEN	9
++#define R_PPC_REL24		10	/* PC relative 26 bit */
++#define R_PPC_REL14		11	/* PC relative 16 bit */
++#define R_PPC_REL14_BRTAKEN	12
++#define R_PPC_REL14_BRNTAKEN	13
++#define R_PPC_GOT16		14
++#define R_PPC_GOT16_LO		15
++#define R_PPC_GOT16_HI		16
++#define R_PPC_GOT16_HA		17
++#define R_PPC_PLTREL24		18
++#define R_PPC_COPY		19
++#define R_PPC_GLOB_DAT		20
++#define R_PPC_JMP_SLOT		21
++#define R_PPC_RELATIVE		22
++#define R_PPC_LOCAL24PC		23
++#define R_PPC_UADDR32		24
++#define R_PPC_UADDR16		25
++#define R_PPC_REL32		26
++#define R_PPC_PLT32		27
++#define R_PPC_PLTREL32		28
++#define R_PPC_PLT16_LO		29
++#define R_PPC_PLT16_HI		30
++#define R_PPC_PLT16_HA		31
++#define R_PPC_SDAREL16		32
++#define R_PPC_SECTOFF		33
++#define R_PPC_SECTOFF_LO	34
++#define R_PPC_SECTOFF_HI	35
++#define R_PPC_SECTOFF_HA	36
++
++/* PowerPC relocations defined for the TLS access ABI.  */
++#define R_PPC_TLS		67 /* none	(sym+add)@tls */
++#define R_PPC_DTPMOD32		68 /* word32	(sym+add)@dtpmod */
++#define R_PPC_TPREL16		69 /* half16*	(sym+add)@tprel */
++#define R_PPC_TPREL16_LO	70 /* half16	(sym+add)@tprel@l */
++#define R_PPC_TPREL16_HI	71 /* half16	(sym+add)@tprel@h */
++#define R_PPC_TPREL16_HA	72 /* half16	(sym+add)@tprel@ha */
++#define R_PPC_TPREL32		73 /* word32	(sym+add)@tprel */
++#define R_PPC_DTPREL16		74 /* half16*	(sym+add)@dtprel */
++#define R_PPC_DTPREL16_LO	75 /* half16	(sym+add)@dtprel@l */
++#define R_PPC_DTPREL16_HI	76 /* half16	(sym+add)@dtprel@h */
++#define R_PPC_DTPREL16_HA	77 /* half16	(sym+add)@dtprel@ha */
++#define R_PPC_DTPREL32		78 /* word32	(sym+add)@dtprel */
++#define R_PPC_GOT_TLSGD16	79 /* half16*	(sym+add)@got@tlsgd */
++#define R_PPC_GOT_TLSGD16_LO	80 /* half16	(sym+add)@got@tlsgd@l */
++#define R_PPC_GOT_TLSGD16_HI	81 /* half16	(sym+add)@got@tlsgd@h */
++#define R_PPC_GOT_TLSGD16_HA	82 /* half16	(sym+add)@got@tlsgd@ha */
++#define R_PPC_GOT_TLSLD16	83 /* half16*	(sym+add)@got@tlsld */
++#define R_PPC_GOT_TLSLD16_LO	84 /* half16	(sym+add)@got@tlsld@l */
++#define R_PPC_GOT_TLSLD16_HI	85 /* half16	(sym+add)@got@tlsld@h */
++#define R_PPC_GOT_TLSLD16_HA	86 /* half16	(sym+add)@got@tlsld@ha */
++#define R_PPC_GOT_TPREL16	87 /* half16*	(sym+add)@got@tprel */
++#define R_PPC_GOT_TPREL16_LO	88 /* half16	(sym+add)@got@tprel@l */
++#define R_PPC_GOT_TPREL16_HI	89 /* half16	(sym+add)@got@tprel@h */
++#define R_PPC_GOT_TPREL16_HA	90 /* half16	(sym+add)@got@tprel@ha */
++#define R_PPC_GOT_DTPREL16	91 /* half16*	(sym+add)@got@dtprel */
++#define R_PPC_GOT_DTPREL16_LO	92 /* half16*	(sym+add)@got@dtprel@l */
++#define R_PPC_GOT_DTPREL16_HI	93 /* half16*	(sym+add)@got@dtprel@h */
++#define R_PPC_GOT_DTPREL16_HA	94 /* half16*	(sym+add)@got@dtprel@ha */
++
++/* The remaining relocs are from the Embedded ELF ABI, and are not
++   in the SVR4 ELF ABI.  */
++#define R_PPC_EMB_NADDR32	101
++#define R_PPC_EMB_NADDR16	102
++#define R_PPC_EMB_NADDR16_LO	103
++#define R_PPC_EMB_NADDR16_HI	104
++#define R_PPC_EMB_NADDR16_HA	105
++#define R_PPC_EMB_SDAI16	106
++#define R_PPC_EMB_SDA2I16	107
++#define R_PPC_EMB_SDA2REL	108
++#define R_PPC_EMB_SDA21		109	/* 16 bit offset in SDA */
++#define R_PPC_EMB_MRKREF	110
++#define R_PPC_EMB_RELSEC16	111
++#define R_PPC_EMB_RELST_LO	112
++#define R_PPC_EMB_RELST_HI	113
++#define R_PPC_EMB_RELST_HA	114
++#define R_PPC_EMB_BIT_FLD	115
++#define R_PPC_EMB_RELSDA	116	/* 16 bit relative offset in SDA */
++
++/* Diab tool relocations.  */
++#define R_PPC_DIAB_SDA21_LO	180	/* like EMB_SDA21, but lower 16 bit */
++#define R_PPC_DIAB_SDA21_HI	181	/* like EMB_SDA21, but high 16 bit */
++#define R_PPC_DIAB_SDA21_HA	182	/* like EMB_SDA21, adjusted high 16 */
++#define R_PPC_DIAB_RELSDA_LO	183	/* like EMB_RELSDA, but lower 16 bit */
++#define R_PPC_DIAB_RELSDA_HI	184	/* like EMB_RELSDA, but high 16 bit */
++#define R_PPC_DIAB_RELSDA_HA	185	/* like EMB_RELSDA, adjusted high 16 */
++
++/* GNU extension to support local ifunc.  */
++#define R_PPC_IRELATIVE		248
++
++/* GNU relocs used in PIC code sequences.  */
++#define R_PPC_REL16		249	/* half16   (sym+add-.) */
++#define R_PPC_REL16_LO		250	/* half16   (sym+add-.)@l */
++#define R_PPC_REL16_HI		251	/* half16   (sym+add-.)@h */
++#define R_PPC_REL16_HA		252	/* half16   (sym+add-.)@ha */
++
++/* This is a phony reloc to handle any old fashioned TOC16 references
++   that may still be in object files.  */
++#define R_PPC_TOC16		255
++
++/* PowerPC specific values for the Dyn d_tag field.  */
++#define DT_PPC_GOT		(DT_LOPROC + 0)
++#define DT_PPC_NUM		1
++
++/* PowerPC64 relocations defined by the ABIs */
++#define R_PPC64_NONE		R_PPC_NONE
++#define R_PPC64_ADDR32		R_PPC_ADDR32 /* 32bit absolute address */
++#define R_PPC64_ADDR24		R_PPC_ADDR24 /* 26bit address, word aligned */
++#define R_PPC64_ADDR16		R_PPC_ADDR16 /* 16bit absolute address */
++#define R_PPC64_ADDR16_LO	R_PPC_ADDR16_LO	/* lower 16bits of address */
++#define R_PPC64_ADDR16_HI	R_PPC_ADDR16_HI	/* high 16bits of address. */
++#define R_PPC64_ADDR16_HA	R_PPC_ADDR16_HA /* adjusted high 16bits.  */
++#define R_PPC64_ADDR14		R_PPC_ADDR14 /* 16bit address, word aligned */
++#define R_PPC64_ADDR14_BRTAKEN	R_PPC_ADDR14_BRTAKEN
++#define R_PPC64_ADDR14_BRNTAKEN	R_PPC_ADDR14_BRNTAKEN
++#define R_PPC64_REL24		R_PPC_REL24 /* PC-rel. 26 bit, word aligned */
++#define R_PPC64_REL14		R_PPC_REL14 /* PC relative 16 bit */
++#define R_PPC64_REL14_BRTAKEN	R_PPC_REL14_BRTAKEN
++#define R_PPC64_REL14_BRNTAKEN	R_PPC_REL14_BRNTAKEN
++#define R_PPC64_GOT16		R_PPC_GOT16
++#define R_PPC64_GOT16_LO	R_PPC_GOT16_LO
++#define R_PPC64_GOT16_HI	R_PPC_GOT16_HI
++#define R_PPC64_GOT16_HA	R_PPC_GOT16_HA
++
++#define R_PPC64_COPY		R_PPC_COPY
++#define R_PPC64_GLOB_DAT	R_PPC_GLOB_DAT
++#define R_PPC64_JMP_SLOT	R_PPC_JMP_SLOT
++#define R_PPC64_RELATIVE	R_PPC_RELATIVE
++
++#define R_PPC64_UADDR32		R_PPC_UADDR32
++#define R_PPC64_UADDR16		R_PPC_UADDR16
++#define R_PPC64_REL32		R_PPC_REL32
++#define R_PPC64_PLT32		R_PPC_PLT32
++#define R_PPC64_PLTREL32	R_PPC_PLTREL32
++#define R_PPC64_PLT16_LO	R_PPC_PLT16_LO
++#define R_PPC64_PLT16_HI	R_PPC_PLT16_HI
++#define R_PPC64_PLT16_HA	R_PPC_PLT16_HA
++
++#define R_PPC64_SECTOFF		R_PPC_SECTOFF
++#define R_PPC64_SECTOFF_LO	R_PPC_SECTOFF_LO
++#define R_PPC64_SECTOFF_HI	R_PPC_SECTOFF_HI
++#define R_PPC64_SECTOFF_HA	R_PPC_SECTOFF_HA
++#define R_PPC64_ADDR30		37 /* word30 (S + A - P) >> 2 */
++#define R_PPC64_ADDR64		38 /* doubleword64 S + A */
++#define R_PPC64_ADDR16_HIGHER	39 /* half16 #higher(S + A) */
++#define R_PPC64_ADDR16_HIGHERA	40 /* half16 #highera(S + A) */
++#define R_PPC64_ADDR16_HIGHEST	41 /* half16 #highest(S + A) */
++#define R_PPC64_ADDR16_HIGHESTA	42 /* half16 #highesta(S + A) */
++#define R_PPC64_UADDR64		43 /* doubleword64 S + A */
++#define R_PPC64_REL64		44 /* doubleword64 S + A - P */
++#define R_PPC64_PLT64		45 /* doubleword64 L + A */
++#define R_PPC64_PLTREL64	46 /* doubleword64 L + A - P */
++#define R_PPC64_TOC16		47 /* half16* S + A - .TOC */
++#define R_PPC64_TOC16_LO	48 /* half16 #lo(S + A - .TOC.) */
++#define R_PPC64_TOC16_HI	49 /* half16 #hi(S + A - .TOC.) */
++#define R_PPC64_TOC16_HA	50 /* half16 #ha(S + A - .TOC.) */
++#define R_PPC64_TOC		51 /* doubleword64 .TOC */
++#define R_PPC64_PLTGOT16	52 /* half16* M + A */
++#define R_PPC64_PLTGOT16_LO	53 /* half16 #lo(M + A) */
++#define R_PPC64_PLTGOT16_HI	54 /* half16 #hi(M + A) */
++#define R_PPC64_PLTGOT16_HA	55 /* half16 #ha(M + A) */
++
++#define R_PPC64_ADDR16_DS	56 /* half16ds* (S + A) >> 2 */
++#define R_PPC64_ADDR16_LO_DS	57 /* half16ds  #lo(S + A) >> 2 */
++#define R_PPC64_GOT16_DS	58 /* half16ds* (G + A) >> 2 */
++#define R_PPC64_GOT16_LO_DS	59 /* half16ds  #lo(G + A) >> 2 */
++#define R_PPC64_PLT16_LO_DS	60 /* half16ds  #lo(L + A) >> 2 */
++#define R_PPC64_SECTOFF_DS	61 /* half16ds* (R + A) >> 2 */
++#define R_PPC64_SECTOFF_LO_DS	62 /* half16ds  #lo(R + A) >> 2 */
++#define R_PPC64_TOC16_DS	63 /* half16ds* (S + A - .TOC.) >> 2 */
++#define R_PPC64_TOC16_LO_DS	64 /* half16ds  #lo(S + A - .TOC.) >> 2 */
++#define R_PPC64_PLTGOT16_DS	65 /* half16ds* (M + A) >> 2 */
++#define R_PPC64_PLTGOT16_LO_DS	66 /* half16ds  #lo(M + A) >> 2 */
++
++/* PowerPC64 relocations defined for the TLS access ABI.  */
++#define R_PPC64_TLS		67 /* none	(sym+add)@tls */
++#define R_PPC64_DTPMOD64	68 /* doubleword64 (sym+add)@dtpmod */
++#define R_PPC64_TPREL16		69 /* half16*	(sym+add)@tprel */
++#define R_PPC64_TPREL16_LO	70 /* half16	(sym+add)@tprel@l */
++#define R_PPC64_TPREL16_HI	71 /* half16	(sym+add)@tprel@h */
++#define R_PPC64_TPREL16_HA	72 /* half16	(sym+add)@tprel@ha */
++#define R_PPC64_TPREL64		73 /* doubleword64 (sym+add)@tprel */
++#define R_PPC64_DTPREL16	74 /* half16*	(sym+add)@dtprel */
++#define R_PPC64_DTPREL16_LO	75 /* half16	(sym+add)@dtprel@l */
++#define R_PPC64_DTPREL16_HI	76 /* half16	(sym+add)@dtprel@h */
++#define R_PPC64_DTPREL16_HA	77 /* half16	(sym+add)@dtprel@ha */
++#define R_PPC64_DTPREL64	78 /* doubleword64 (sym+add)@dtprel */
++#define R_PPC64_GOT_TLSGD16	79 /* half16*	(sym+add)@got@tlsgd */
++#define R_PPC64_GOT_TLSGD16_LO	80 /* half16	(sym+add)@got@tlsgd@l */
++#define R_PPC64_GOT_TLSGD16_HI	81 /* half16	(sym+add)@got@tlsgd@h */
++#define R_PPC64_GOT_TLSGD16_HA	82 /* half16	(sym+add)@got@tlsgd@ha */
++#define R_PPC64_GOT_TLSLD16	83 /* half16*	(sym+add)@got@tlsld */
++#define R_PPC64_GOT_TLSLD16_LO	84 /* half16	(sym+add)@got@tlsld@l */
++#define R_PPC64_GOT_TLSLD16_HI	85 /* half16	(sym+add)@got@tlsld@h */
++#define R_PPC64_GOT_TLSLD16_HA	86 /* half16	(sym+add)@got@tlsld@ha */
++#define R_PPC64_GOT_TPREL16_DS	87 /* half16ds*	(sym+add)@got@tprel */
++#define R_PPC64_GOT_TPREL16_LO_DS 88 /* half16ds (sym+add)@got@tprel@l */
++#define R_PPC64_GOT_TPREL16_HI	89 /* half16	(sym+add)@got@tprel@h */
++#define R_PPC64_GOT_TPREL16_HA	90 /* half16	(sym+add)@got@tprel@ha */
++#define R_PPC64_GOT_DTPREL16_DS	91 /* half16ds*	(sym+add)@got@dtprel */
++#define R_PPC64_GOT_DTPREL16_LO_DS 92 /* half16ds (sym+add)@got@dtprel@l */
++#define R_PPC64_GOT_DTPREL16_HI	93 /* half16	(sym+add)@got@dtprel@h */
++#define R_PPC64_GOT_DTPREL16_HA	94 /* half16	(sym+add)@got@dtprel@ha */
++#define R_PPC64_TPREL16_DS	95 /* half16ds*	(sym+add)@tprel */
++#define R_PPC64_TPREL16_LO_DS	96 /* half16ds	(sym+add)@tprel@l */
++#define R_PPC64_TPREL16_HIGHER	97 /* half16	(sym+add)@tprel@higher */
++#define R_PPC64_TPREL16_HIGHERA	98 /* half16	(sym+add)@tprel@highera */
++#define R_PPC64_TPREL16_HIGHEST	99 /* half16	(sym+add)@tprel@highest */
++#define R_PPC64_TPREL16_HIGHESTA 100 /* half16	(sym+add)@tprel@highesta */
++#define R_PPC64_DTPREL16_DS	101 /* half16ds* (sym+add)@dtprel */
++#define R_PPC64_DTPREL16_LO_DS	102 /* half16ds	(sym+add)@dtprel@l */
++#define R_PPC64_DTPREL16_HIGHER	103 /* half16	(sym+add)@dtprel@higher */
++#define R_PPC64_DTPREL16_HIGHERA 104 /* half16	(sym+add)@dtprel@highera */
++#define R_PPC64_DTPREL16_HIGHEST 105 /* half16	(sym+add)@dtprel@highest */
++#define R_PPC64_DTPREL16_HIGHESTA 106 /* half16	(sym+add)@dtprel@highesta */
++
++/* GNU extension to support local ifunc.  */
++#define R_PPC64_JMP_IREL	247
++#define R_PPC64_IRELATIVE	248
++#define R_PPC64_REL16		249	/* half16   (sym+add-.) */
++#define R_PPC64_REL16_LO	250	/* half16   (sym+add-.)@l */
++#define R_PPC64_REL16_HI	251	/* half16   (sym+add-.)@h */
++#define R_PPC64_REL16_HA	252	/* half16   (sym+add-.)@ha */
++
++/* PowerPC64 specific values for the Dyn d_tag field.  */
++#define DT_PPC64_GLINK  (DT_LOPROC + 0)
++#define DT_PPC64_OPD	(DT_LOPROC + 1)
++#define DT_PPC64_OPDSZ	(DT_LOPROC + 2)
++#define DT_PPC64_NUM    3
++
++
++/* ARM specific declarations */
++
++/* Processor specific flags for the ELF header e_flags field.  */
++#define EF_ARM_RELEXEC		0x01
++#define EF_ARM_HASENTRY		0x02
++#define EF_ARM_INTERWORK	0x04
++#define EF_ARM_APCS_26		0x08
++#define EF_ARM_APCS_FLOAT	0x10
++#define EF_ARM_PIC		0x20
++#define EF_ARM_ALIGN8		0x40 /* 8-bit structure alignment is in use */
++#define EF_ARM_NEW_ABI		0x80
++#define EF_ARM_OLD_ABI		0x100
++#define EF_ARM_SOFT_FLOAT	0x200
++#define EF_ARM_VFP_FLOAT	0x400
++#define EF_ARM_MAVERICK_FLOAT	0x800
++
++
++/* Other constants defined in the ARM ELF spec. version B-01.  */
++/* NB. These conflict with values defined above.  */
++#define EF_ARM_SYMSARESORTED	0x04
++#define EF_ARM_DYNSYMSUSESEGIDX	0x08
++#define EF_ARM_MAPSYMSFIRST	0x10
++#define EF_ARM_EABIMASK		0XFF000000
++
++/* Constants defined in AAELF.  */
++#define EF_ARM_BE8	    0x00800000
++#define EF_ARM_LE8	    0x00400000
++
++#define EF_ARM_EABI_VERSION(flags)	((flags) & EF_ARM_EABIMASK)
++#define EF_ARM_EABI_UNKNOWN	0x00000000
++#define EF_ARM_EABI_VER1	0x01000000
++#define EF_ARM_EABI_VER2	0x02000000
++#define EF_ARM_EABI_VER3	0x03000000
++#define EF_ARM_EABI_VER4	0x04000000
++#define EF_ARM_EABI_VER5	0x05000000
++
++/* Additional symbol types for Thumb.  */
++#define STT_ARM_TFUNC		STT_LOPROC /* A Thumb function.  */
++#define STT_ARM_16BIT		STT_HIPROC /* A Thumb label.  */
++
++/* ARM-specific values for sh_flags */
++#define SHF_ARM_ENTRYSECT	0x10000000 /* Section contains an entry point */
++#define SHF_ARM_COMDEF		0x80000000 /* Section may be multiply defined
++					      in the input to a link step.  */
++
++/* ARM-specific program header flags */
++#define PF_ARM_SB		0x10000000 /* Segment contains the location
++					      addressed by the static base. */
++#define PF_ARM_PI		0x20000000 /* Position-independent segment.  */
++#define PF_ARM_ABS		0x40000000 /* Absolute segment.  */
++
++/* Processor specific values for the Phdr p_type field.  */
++#define PT_ARM_EXIDX		(PT_LOPROC + 1)	/* ARM unwind segment.  */
++
++/* Processor specific values for the Shdr sh_type field.  */
++#define SHT_ARM_EXIDX		(SHT_LOPROC + 1) /* ARM unwind section.  */
++#define SHT_ARM_PREEMPTMAP	(SHT_LOPROC + 2) /* Preemption details.  */
++#define SHT_ARM_ATTRIBUTES	(SHT_LOPROC + 3) /* ARM attributes section.  */
++
++
++/* ARM relocs.  */
++
++#define R_ARM_NONE		0	/* No reloc */
++#define R_ARM_PC24		1	/* PC relative 26 bit branch */
++#define R_ARM_ABS32		2	/* Direct 32 bit  */
++#define R_ARM_REL32		3	/* PC relative 32 bit */
++#define R_ARM_PC13		4
++#define R_ARM_ABS16		5	/* Direct 16 bit */
++#define R_ARM_ABS12		6	/* Direct 12 bit */
++#define R_ARM_THM_ABS5		7
++#define R_ARM_ABS8		8	/* Direct 8 bit */
++#define R_ARM_SBREL32		9
++#define R_ARM_THM_PC22		10
++#define R_ARM_THM_PC8		11
++#define R_ARM_AMP_VCALL9	12
++#define R_ARM_SWI24		13	/* Obsolete static relocation.  */
++#define R_ARM_TLS_DESC		13      /* Dynamic relocation.  */
++#define R_ARM_THM_SWI8		14
++#define R_ARM_XPC25		15
++#define R_ARM_THM_XPC22		16
++#define R_ARM_TLS_DTPMOD32	17	/* ID of module containing symbol */
++#define R_ARM_TLS_DTPOFF32	18	/* Offset in TLS block */
++#define R_ARM_TLS_TPOFF32	19	/* Offset in static TLS block */
++#define R_ARM_COPY		20	/* Copy symbol at runtime */
++#define R_ARM_GLOB_DAT		21	/* Create GOT entry */
++#define R_ARM_JUMP_SLOT		22	/* Create PLT entry */
++#define R_ARM_RELATIVE		23	/* Adjust by program base */
++#define R_ARM_GOTOFF		24	/* 32 bit offset to GOT */
++#define R_ARM_GOTPC		25	/* 32 bit PC relative offset to GOT */
++#define R_ARM_GOT32		26	/* 32 bit GOT entry */
++#define R_ARM_PLT32		27	/* 32 bit PLT address */
++#define R_ARM_ALU_PCREL_7_0	32
++#define R_ARM_ALU_PCREL_15_8	33
++#define R_ARM_ALU_PCREL_23_15	34
++#define R_ARM_LDR_SBREL_11_0	35
++#define R_ARM_ALU_SBREL_19_12	36
++#define R_ARM_ALU_SBREL_27_20	37
++#define R_ARM_TLS_GOTDESC	90
++#define R_ARM_TLS_CALL		91
++#define R_ARM_TLS_DESCSEQ	92
++#define R_ARM_THM_TLS_CALL	93
++#define R_ARM_GNU_VTENTRY	100
++#define R_ARM_GNU_VTINHERIT	101
++#define R_ARM_THM_PC11		102	/* thumb unconditional branch */
++#define R_ARM_THM_PC9		103	/* thumb conditional branch */
++#define R_ARM_TLS_GD32		104	/* PC-rel 32 bit for global dynamic
++					   thread local data */
++#define R_ARM_TLS_LDM32		105	/* PC-rel 32 bit for local dynamic
++					   thread local data */
++#define R_ARM_TLS_LDO32		106	/* 32 bit offset relative to TLS
++					   block */
++#define R_ARM_TLS_IE32		107	/* PC-rel 32 bit for GOT entry of
++					   static TLS block offset */
++#define R_ARM_TLS_LE32		108	/* 32 bit offset relative to static
++					   TLS block */
++#define	R_ARM_THM_TLS_DESCSEQ	129
++#define R_ARM_IRELATIVE		160
++#define R_ARM_RXPC25		249
++#define R_ARM_RSBREL32		250
++#define R_ARM_THM_RPC22		251
++#define R_ARM_RREL32		252
++#define R_ARM_RABS22		253
++#define R_ARM_RPC24		254
++#define R_ARM_RBASE		255
++/* Keep this the last entry.  */
++#define R_ARM_NUM		256
++
++/* IA-64 specific declarations.  */
++
++/* Processor specific flags for the Ehdr e_flags field.  */
++#define EF_IA_64_MASKOS		0x0000000f	/* os-specific flags */
++#define EF_IA_64_ABI64		0x00000010	/* 64-bit ABI */
++#define EF_IA_64_ARCH		0xff000000	/* arch. version mask */
++
++/* Processor specific values for the Phdr p_type field.  */
++#define PT_IA_64_ARCHEXT	(PT_LOPROC + 0)	/* arch extension bits */
++#define PT_IA_64_UNWIND		(PT_LOPROC + 1)	/* ia64 unwind bits */
++#define PT_IA_64_HP_OPT_ANOT	(PT_LOOS + 0x12)
++#define PT_IA_64_HP_HSL_ANOT	(PT_LOOS + 0x13)
++#define PT_IA_64_HP_STACK	(PT_LOOS + 0x14)
++
++/* Processor specific flags for the Phdr p_flags field.  */
++#define PF_IA_64_NORECOV	0x80000000	/* spec insns w/o recovery */
++
++/* Processor specific values for the Shdr sh_type field.  */
++#define SHT_IA_64_EXT		(SHT_LOPROC + 0) /* extension bits */
++#define SHT_IA_64_UNWIND	(SHT_LOPROC + 1) /* unwind bits */
++
++/* Processor specific flags for the Shdr sh_flags field.  */
++#define SHF_IA_64_SHORT		0x10000000	/* section near gp */
++#define SHF_IA_64_NORECOV	0x20000000	/* spec insns w/o recovery */
++
++/* Processor specific values for the Dyn d_tag field.  */
++#define DT_IA_64_PLT_RESERVE	(DT_LOPROC + 0)
++#define DT_IA_64_NUM		1
++
++/* IA-64 relocations.  */
++#define R_IA64_NONE		0x00	/* none */
++#define R_IA64_IMM14		0x21	/* symbol + addend, add imm14 */
++#define R_IA64_IMM22		0x22	/* symbol + addend, add imm22 */
++#define R_IA64_IMM64		0x23	/* symbol + addend, mov imm64 */
++#define R_IA64_DIR32MSB		0x24	/* symbol + addend, data4 MSB */
++#define R_IA64_DIR32LSB		0x25	/* symbol + addend, data4 LSB */
++#define R_IA64_DIR64MSB		0x26	/* symbol + addend, data8 MSB */
++#define R_IA64_DIR64LSB		0x27	/* symbol + addend, data8 LSB */
++#define R_IA64_GPREL22		0x2a	/* @gprel(sym + add), add imm22 */
++#define R_IA64_GPREL64I		0x2b	/* @gprel(sym + add), mov imm64 */
++#define R_IA64_GPREL32MSB	0x2c	/* @gprel(sym + add), data4 MSB */
++#define R_IA64_GPREL32LSB	0x2d	/* @gprel(sym + add), data4 LSB */
++#define R_IA64_GPREL64MSB	0x2e	/* @gprel(sym + add), data8 MSB */
++#define R_IA64_GPREL64LSB	0x2f	/* @gprel(sym + add), data8 LSB */
++#define R_IA64_LTOFF22		0x32	/* @ltoff(sym + add), add imm22 */
++#define R_IA64_LTOFF64I		0x33	/* @ltoff(sym + add), mov imm64 */
++#define R_IA64_PLTOFF22		0x3a	/* @pltoff(sym + add), add imm22 */
++#define R_IA64_PLTOFF64I	0x3b	/* @pltoff(sym + add), mov imm64 */
++#define R_IA64_PLTOFF64MSB	0x3e	/* @pltoff(sym + add), data8 MSB */
++#define R_IA64_PLTOFF64LSB	0x3f	/* @pltoff(sym + add), data8 LSB */
++#define R_IA64_FPTR64I		0x43	/* @fptr(sym + add), mov imm64 */
++#define R_IA64_FPTR32MSB	0x44	/* @fptr(sym + add), data4 MSB */
++#define R_IA64_FPTR32LSB	0x45	/* @fptr(sym + add), data4 LSB */
++#define R_IA64_FPTR64MSB	0x46	/* @fptr(sym + add), data8 MSB */
++#define R_IA64_FPTR64LSB	0x47	/* @fptr(sym + add), data8 LSB */
++#define R_IA64_PCREL60B		0x48	/* @pcrel(sym + add), brl */
++#define R_IA64_PCREL21B		0x49	/* @pcrel(sym + add), ptb, call */
++#define R_IA64_PCREL21M		0x4a	/* @pcrel(sym + add), chk.s */
++#define R_IA64_PCREL21F		0x4b	/* @pcrel(sym + add), fchkf */
++#define R_IA64_PCREL32MSB	0x4c	/* @pcrel(sym + add), data4 MSB */
++#define R_IA64_PCREL32LSB	0x4d	/* @pcrel(sym + add), data4 LSB */
++#define R_IA64_PCREL64MSB	0x4e	/* @pcrel(sym + add), data8 MSB */
++#define R_IA64_PCREL64LSB	0x4f	/* @pcrel(sym + add), data8 LSB */
++#define R_IA64_LTOFF_FPTR22	0x52	/* @ltoff(@fptr(s+a)), imm22 */
++#define R_IA64_LTOFF_FPTR64I	0x53	/* @ltoff(@fptr(s+a)), imm64 */
++#define R_IA64_LTOFF_FPTR32MSB	0x54	/* @ltoff(@fptr(s+a)), data4 MSB */
++#define R_IA64_LTOFF_FPTR32LSB	0x55	/* @ltoff(@fptr(s+a)), data4 LSB */
++#define R_IA64_LTOFF_FPTR64MSB	0x56	/* @ltoff(@fptr(s+a)), data8 MSB */
++#define R_IA64_LTOFF_FPTR64LSB	0x57	/* @ltoff(@fptr(s+a)), data8 LSB */
++#define R_IA64_SEGREL32MSB	0x5c	/* @segrel(sym + add), data4 MSB */
++#define R_IA64_SEGREL32LSB	0x5d	/* @segrel(sym + add), data4 LSB */
++#define R_IA64_SEGREL64MSB	0x5e	/* @segrel(sym + add), data8 MSB */
++#define R_IA64_SEGREL64LSB	0x5f	/* @segrel(sym + add), data8 LSB */
++#define R_IA64_SECREL32MSB	0x64	/* @secrel(sym + add), data4 MSB */
++#define R_IA64_SECREL32LSB	0x65	/* @secrel(sym + add), data4 LSB */
++#define R_IA64_SECREL64MSB	0x66	/* @secrel(sym + add), data8 MSB */
++#define R_IA64_SECREL64LSB	0x67	/* @secrel(sym + add), data8 LSB */
++#define R_IA64_REL32MSB		0x6c	/* data 4 + REL */
++#define R_IA64_REL32LSB		0x6d	/* data 4 + REL */
++#define R_IA64_REL64MSB		0x6e	/* data 8 + REL */
++#define R_IA64_REL64LSB		0x6f	/* data 8 + REL */
++#define R_IA64_LTV32MSB		0x74	/* symbol + addend, data4 MSB */
++#define R_IA64_LTV32LSB		0x75	/* symbol + addend, data4 LSB */
++#define R_IA64_LTV64MSB		0x76	/* symbol + addend, data8 MSB */
++#define R_IA64_LTV64LSB		0x77	/* symbol + addend, data8 LSB */
++#define R_IA64_PCREL21BI	0x79	/* @pcrel(sym + add), 21bit inst */
++#define R_IA64_PCREL22		0x7a	/* @pcrel(sym + add), 22bit inst */
++#define R_IA64_PCREL64I		0x7b	/* @pcrel(sym + add), 64bit inst */
++#define R_IA64_IPLTMSB		0x80	/* dynamic reloc, imported PLT, MSB */
++#define R_IA64_IPLTLSB		0x81	/* dynamic reloc, imported PLT, LSB */
++#define R_IA64_COPY		0x84	/* copy relocation */
++#define R_IA64_SUB		0x85	/* Addend and symbol difference */
++#define R_IA64_LTOFF22X		0x86	/* LTOFF22, relaxable.  */
++#define R_IA64_LDXMOV		0x87	/* Use of LTOFF22X.  */
++#define R_IA64_TPREL14		0x91	/* @tprel(sym + add), imm14 */
++#define R_IA64_TPREL22		0x92	/* @tprel(sym + add), imm22 */
++#define R_IA64_TPREL64I		0x93	/* @tprel(sym + add), imm64 */
++#define R_IA64_TPREL64MSB	0x96	/* @tprel(sym + add), data8 MSB */
++#define R_IA64_TPREL64LSB	0x97	/* @tprel(sym + add), data8 LSB */
++#define R_IA64_LTOFF_TPREL22	0x9a	/* @ltoff(@tprel(s+a)), imm2 */
++#define R_IA64_DTPMOD64MSB	0xa6	/* @dtpmod(sym + add), data8 MSB */
++#define R_IA64_DTPMOD64LSB	0xa7	/* @dtpmod(sym + add), data8 LSB */
++#define R_IA64_LTOFF_DTPMOD22	0xaa	/* @ltoff(@dtpmod(sym + add)), imm22 */
++#define R_IA64_DTPREL14		0xb1	/* @dtprel(sym + add), imm14 */
++#define R_IA64_DTPREL22		0xb2	/* @dtprel(sym + add), imm22 */
++#define R_IA64_DTPREL64I	0xb3	/* @dtprel(sym + add), imm64 */
++#define R_IA64_DTPREL32MSB	0xb4	/* @dtprel(sym + add), data4 MSB */
++#define R_IA64_DTPREL32LSB	0xb5	/* @dtprel(sym + add), data4 LSB */
++#define R_IA64_DTPREL64MSB	0xb6	/* @dtprel(sym + add), data8 MSB */
++#define R_IA64_DTPREL64LSB	0xb7	/* @dtprel(sym + add), data8 LSB */
++#define R_IA64_LTOFF_DTPREL22	0xba	/* @ltoff(@dtprel(s+a)), imm22 */
++
++/* SH specific declarations */
++
++/* Processor specific flags for the ELF header e_flags field.  */
++#define EF_SH_MACH_MASK		0x1f
++#define EF_SH_UNKNOWN		0x0
++#define EF_SH1			0x1
++#define EF_SH2			0x2
++#define EF_SH3			0x3
++#define EF_SH_DSP		0x4
++#define EF_SH3_DSP		0x5
++#define EF_SH4AL_DSP		0x6
++#define EF_SH3E			0x8
++#define EF_SH4			0x9
++#define EF_SH2E			0xb
++#define EF_SH4A			0xc
++#define EF_SH2A			0xd
++#define EF_SH4_NOFPU		0x10
++#define EF_SH4A_NOFPU		0x11
++#define EF_SH4_NOMMU_NOFPU	0x12
++#define EF_SH2A_NOFPU		0x13
++#define EF_SH3_NOMMU		0x14
++#define EF_SH2A_SH4_NOFPU	0x15
++#define EF_SH2A_SH3_NOFPU	0x16
++#define EF_SH2A_SH4		0x17
++#define EF_SH2A_SH3E		0x18
++
++/* SH relocs.  */
++#define	R_SH_NONE		0
++#define	R_SH_DIR32		1
++#define	R_SH_REL32		2
++#define	R_SH_DIR8WPN		3
++#define	R_SH_IND12W		4
++#define	R_SH_DIR8WPL		5
++#define	R_SH_DIR8WPZ		6
++#define	R_SH_DIR8BP		7
++#define	R_SH_DIR8W		8
++#define	R_SH_DIR8L		9
++#define	R_SH_SWITCH16		25
++#define	R_SH_SWITCH32		26
++#define	R_SH_USES		27
++#define	R_SH_COUNT		28
++#define	R_SH_ALIGN		29
++#define	R_SH_CODE		30
++#define	R_SH_DATA		31
++#define	R_SH_LABEL		32
++#define	R_SH_SWITCH8		33
++#define	R_SH_GNU_VTINHERIT	34
++#define	R_SH_GNU_VTENTRY	35
++#define	R_SH_TLS_GD_32		144
++#define	R_SH_TLS_LD_32		145
++#define	R_SH_TLS_LDO_32		146
++#define	R_SH_TLS_IE_32		147
++#define	R_SH_TLS_LE_32		148
++#define	R_SH_TLS_DTPMOD32	149
++#define	R_SH_TLS_DTPOFF32	150
++#define	R_SH_TLS_TPOFF32	151
++#define	R_SH_GOT32		160
++#define	R_SH_PLT32		161
++#define	R_SH_COPY		162
++#define	R_SH_GLOB_DAT		163
++#define	R_SH_JMP_SLOT		164
++#define	R_SH_RELATIVE		165
++#define	R_SH_GOTOFF		166
++#define	R_SH_GOTPC		167
++/* Keep this the last entry.  */
++#define	R_SH_NUM		256
++
++/* S/390 specific definitions.  */
++
++/* Valid values for the e_flags field.  */
++
++#define EF_S390_HIGH_GPRS    0x00000001  /* High GPRs kernel facility needed.  */
++
++/* Additional s390 relocs */
++
++#define R_390_NONE		0	/* No reloc.  */
++#define R_390_8			1	/* Direct 8 bit.  */
++#define R_390_12		2	/* Direct 12 bit.  */
++#define R_390_16		3	/* Direct 16 bit.  */
++#define R_390_32		4	/* Direct 32 bit.  */
++#define R_390_PC32		5	/* PC relative 32 bit.	*/
++#define R_390_GOT12		6	/* 12 bit GOT offset.  */
++#define R_390_GOT32		7	/* 32 bit GOT offset.  */
++#define R_390_PLT32		8	/* 32 bit PC relative PLT address.  */
++#define R_390_COPY		9	/* Copy symbol at runtime.  */
++#define R_390_GLOB_DAT		10	/* Create GOT entry.  */
++#define R_390_JMP_SLOT		11	/* Create PLT entry.  */
++#define R_390_RELATIVE		12	/* Adjust by program base.  */
++#define R_390_GOTOFF32		13	/* 32 bit offset to GOT.	 */
++#define R_390_GOTPC		14	/* 32 bit PC relative offset to GOT.  */
++#define R_390_GOT16		15	/* 16 bit GOT offset.  */
++#define R_390_PC16		16	/* PC relative 16 bit.	*/
++#define R_390_PC16DBL		17	/* PC relative 16 bit shifted by 1.  */
++#define R_390_PLT16DBL		18	/* 16 bit PC rel. PLT shifted by 1.  */
++#define R_390_PC32DBL		19	/* PC relative 32 bit shifted by 1.  */
++#define R_390_PLT32DBL		20	/* 32 bit PC rel. PLT shifted by 1.  */
++#define R_390_GOTPCDBL		21	/* 32 bit PC rel. GOT shifted by 1.  */
++#define R_390_64		22	/* Direct 64 bit.  */
++#define R_390_PC64		23	/* PC relative 64 bit.	*/
++#define R_390_GOT64		24	/* 64 bit GOT offset.  */
++#define R_390_PLT64		25	/* 64 bit PC relative PLT address.  */
++#define R_390_GOTENT		26	/* 32 bit PC rel. to GOT entry >> 1. */
++#define R_390_GOTOFF16		27	/* 16 bit offset to GOT. */
++#define R_390_GOTOFF64		28	/* 64 bit offset to GOT. */
++#define R_390_GOTPLT12		29	/* 12 bit offset to jump slot.	*/
++#define R_390_GOTPLT16		30	/* 16 bit offset to jump slot.	*/
++#define R_390_GOTPLT32		31	/* 32 bit offset to jump slot.	*/
++#define R_390_GOTPLT64		32	/* 64 bit offset to jump slot.	*/
++#define R_390_GOTPLTENT		33	/* 32 bit rel. offset to jump slot.  */
++#define R_390_PLTOFF16		34	/* 16 bit offset from GOT to PLT. */
++#define R_390_PLTOFF32		35	/* 32 bit offset from GOT to PLT. */
++#define R_390_PLTOFF64		36	/* 16 bit offset from GOT to PLT. */
++#define R_390_TLS_LOAD		37	/* Tag for load insn in TLS code.  */
++#define R_390_TLS_GDCALL	38	/* Tag for function call in general
++					   dynamic TLS code. */
++#define R_390_TLS_LDCALL	39	/* Tag for function call in local
++					   dynamic TLS code. */
++#define R_390_TLS_GD32		40	/* Direct 32 bit for general dynamic
++					   thread local data.  */
++#define R_390_TLS_GD64		41	/* Direct 64 bit for general dynamic
++					  thread local data.  */
++#define R_390_TLS_GOTIE12	42	/* 12 bit GOT offset for static TLS
++					   block offset.  */
++#define R_390_TLS_GOTIE32	43	/* 32 bit GOT offset for static TLS
++					   block offset.  */
++#define R_390_TLS_GOTIE64	44	/* 64 bit GOT offset for static TLS
++					   block offset. */
++#define R_390_TLS_LDM32		45	/* Direct 32 bit for local dynamic
++					   thread local data in LE code.  */
++#define R_390_TLS_LDM64		46	/* Direct 64 bit for local dynamic
++					   thread local data in LE code.  */
++#define R_390_TLS_IE32		47	/* 32 bit address of GOT entry for
++					   negated static TLS block offset.  */
++#define R_390_TLS_IE64		48	/* 64 bit address of GOT entry for
++					   negated static TLS block offset.  */
++#define R_390_TLS_IEENT		49	/* 32 bit rel. offset to GOT entry for
++					   negated static TLS block offset.  */
++#define R_390_TLS_LE32		50	/* 32 bit negated offset relative to
++					   static TLS block.  */
++#define R_390_TLS_LE64		51	/* 64 bit negated offset relative to
++					   static TLS block.  */
++#define R_390_TLS_LDO32		52	/* 32 bit offset relative to TLS
++					   block.  */
++#define R_390_TLS_LDO64		53	/* 64 bit offset relative to TLS
++					   block.  */
++#define R_390_TLS_DTPMOD	54	/* ID of module containing symbol.  */
++#define R_390_TLS_DTPOFF	55	/* Offset in TLS block.	 */
++#define R_390_TLS_TPOFF		56	/* Negated offset in static TLS
++					   block.  */
++#define R_390_20		57	/* Direct 20 bit.  */
++#define R_390_GOT20		58	/* 20 bit GOT offset.  */
++#define R_390_GOTPLT20		59	/* 20 bit offset to jump slot.  */
++#define R_390_TLS_GOTIE20	60	/* 20 bit GOT offset for static TLS
++					   block offset.  */
++#define R_390_IRELATIVE         61      /* STT_GNU_IFUNC relocation.  */
++/* Keep this the last entry.  */
++#define R_390_NUM		62
++
++
++/* CRIS relocations.  */
++#define R_CRIS_NONE		0
++#define R_CRIS_8		1
++#define R_CRIS_16		2
++#define R_CRIS_32		3
++#define R_CRIS_8_PCREL		4
++#define R_CRIS_16_PCREL		5
++#define R_CRIS_32_PCREL		6
++#define R_CRIS_GNU_VTINHERIT	7
++#define R_CRIS_GNU_VTENTRY	8
++#define R_CRIS_COPY		9
++#define R_CRIS_GLOB_DAT		10
++#define R_CRIS_JUMP_SLOT	11
++#define R_CRIS_RELATIVE		12
++#define R_CRIS_16_GOT		13
++#define R_CRIS_32_GOT		14
++#define R_CRIS_16_GOTPLT	15
++#define R_CRIS_32_GOTPLT	16
++#define R_CRIS_32_GOTREL	17
++#define R_CRIS_32_PLT_GOTREL	18
++#define R_CRIS_32_PLT_PCREL	19
++
++#define R_CRIS_NUM		20
++
++
++/* AMD x86-64 relocations.  */
++#define R_X86_64_NONE		0	/* No reloc */
++#define R_X86_64_64		1	/* Direct 64 bit  */
++#define R_X86_64_PC32		2	/* PC relative 32 bit signed */
++#define R_X86_64_GOT32		3	/* 32 bit GOT entry */
++#define R_X86_64_PLT32		4	/* 32 bit PLT address */
++#define R_X86_64_COPY		5	/* Copy symbol at runtime */
++#define R_X86_64_GLOB_DAT	6	/* Create GOT entry */
++#define R_X86_64_JUMP_SLOT	7	/* Create PLT entry */
++#define R_X86_64_RELATIVE	8	/* Adjust by program base */
++#define R_X86_64_GOTPCREL	9	/* 32 bit signed PC relative
++					   offset to GOT */
++#define R_X86_64_32		10	/* Direct 32 bit zero extended */
++#define R_X86_64_32S		11	/* Direct 32 bit sign extended */
++#define R_X86_64_16		12	/* Direct 16 bit zero extended */
++#define R_X86_64_PC16		13	/* 16 bit sign extended pc relative */
++#define R_X86_64_8		14	/* Direct 8 bit sign extended  */
++#define R_X86_64_PC8		15	/* 8 bit sign extended pc relative */
++#define R_X86_64_DTPMOD64	16	/* ID of module containing symbol */
++#define R_X86_64_DTPOFF64	17	/* Offset in module's TLS block */
++#define R_X86_64_TPOFF64	18	/* Offset in initial TLS block */
++#define R_X86_64_TLSGD		19	/* 32 bit signed PC relative offset
++					   to two GOT entries for GD symbol */
++#define R_X86_64_TLSLD		20	/* 32 bit signed PC relative offset
++					   to two GOT entries for LD symbol */
++#define R_X86_64_DTPOFF32	21	/* Offset in TLS block */
++#define R_X86_64_GOTTPOFF	22	/* 32 bit signed PC relative offset
++					   to GOT entry for IE symbol */
++#define R_X86_64_TPOFF32	23	/* Offset in initial TLS block */
++#define R_X86_64_PC64		24	/* PC relative 64 bit */
++#define R_X86_64_GOTOFF64	25	/* 64 bit offset to GOT */
++#define R_X86_64_GOTPC32	26	/* 32 bit signed pc relative
++					   offset to GOT */
++#define R_X86_64_GOT64		27	/* 64-bit GOT entry offset */
++#define R_X86_64_GOTPCREL64	28	/* 64-bit PC relative offset
++					   to GOT entry */
++#define R_X86_64_GOTPC64	29	/* 64-bit PC relative offset to GOT */
++#define R_X86_64_GOTPLT64	30 	/* like GOT64, says PLT entry needed */
++#define R_X86_64_PLTOFF64	31	/* 64-bit GOT relative offset
++					   to PLT entry */
++#define R_X86_64_SIZE32		32	/* Size of symbol plus 32-bit addend */
++#define R_X86_64_SIZE64		33	/* Size of symbol plus 64-bit addend */
++#define R_X86_64_GOTPC32_TLSDESC 34	/* GOT offset for TLS descriptor.  */
++#define R_X86_64_TLSDESC_CALL   35	/* Marker for call through TLS
++					   descriptor.  */
++#define R_X86_64_TLSDESC        36	/* TLS descriptor.  */
++#define R_X86_64_IRELATIVE	37	/* Adjust indirectly by program base */
++#define R_X86_64_RELATIVE64	38	/* 64-bit adjust by program base */
++
++#define R_X86_64_NUM		39
++
++
++/* AM33 relocations.  */
++#define R_MN10300_NONE		0	/* No reloc.  */
++#define R_MN10300_32		1	/* Direct 32 bit.  */
++#define R_MN10300_16		2	/* Direct 16 bit.  */
++#define R_MN10300_8		3	/* Direct 8 bit.  */
++#define R_MN10300_PCREL32	4	/* PC-relative 32-bit.  */
++#define R_MN10300_PCREL16	5	/* PC-relative 16-bit signed.  */
++#define R_MN10300_PCREL8	6	/* PC-relative 8-bit signed.  */
++#define R_MN10300_GNU_VTINHERIT	7	/* Ancient C++ vtable garbage... */
++#define R_MN10300_GNU_VTENTRY	8	/* ... collection annotation.  */
++#define R_MN10300_24		9	/* Direct 24 bit.  */
++#define R_MN10300_GOTPC32	10	/* 32-bit PCrel offset to GOT.  */
++#define R_MN10300_GOTPC16	11	/* 16-bit PCrel offset to GOT.  */
++#define R_MN10300_GOTOFF32	12	/* 32-bit offset from GOT.  */
++#define R_MN10300_GOTOFF24	13	/* 24-bit offset from GOT.  */
++#define R_MN10300_GOTOFF16	14	/* 16-bit offset from GOT.  */
++#define R_MN10300_PLT32		15	/* 32-bit PCrel to PLT entry.  */
++#define R_MN10300_PLT16		16	/* 16-bit PCrel to PLT entry.  */
++#define R_MN10300_GOT32		17	/* 32-bit offset to GOT entry.  */
++#define R_MN10300_GOT24		18	/* 24-bit offset to GOT entry.  */
++#define R_MN10300_GOT16		19	/* 16-bit offset to GOT entry.  */
++#define R_MN10300_COPY		20	/* Copy symbol at runtime.  */
++#define R_MN10300_GLOB_DAT	21	/* Create GOT entry.  */
++#define R_MN10300_JMP_SLOT	22	/* Create PLT entry.  */
++#define R_MN10300_RELATIVE	23	/* Adjust by program base.  */
++
++#define R_MN10300_NUM		24
++
++
++/* M32R relocs.  */
++#define R_M32R_NONE		0	/* No reloc. */
++#define R_M32R_16		1	/* Direct 16 bit. */
++#define R_M32R_32		2	/* Direct 32 bit. */
++#define R_M32R_24		3	/* Direct 24 bit. */
++#define R_M32R_10_PCREL		4	/* PC relative 10 bit shifted. */
++#define R_M32R_18_PCREL		5	/* PC relative 18 bit shifted. */
++#define R_M32R_26_PCREL		6	/* PC relative 26 bit shifted. */
++#define R_M32R_HI16_ULO		7	/* High 16 bit with unsigned low. */
++#define R_M32R_HI16_SLO		8	/* High 16 bit with signed low. */
++#define R_M32R_LO16		9	/* Low 16 bit. */
++#define R_M32R_SDA16		10	/* 16 bit offset in SDA. */
++#define R_M32R_GNU_VTINHERIT	11
++#define R_M32R_GNU_VTENTRY	12
++/* M32R relocs use SHT_RELA.  */
++#define R_M32R_16_RELA		33	/* Direct 16 bit. */
++#define R_M32R_32_RELA		34	/* Direct 32 bit. */
++#define R_M32R_24_RELA		35	/* Direct 24 bit. */
++#define R_M32R_10_PCREL_RELA	36	/* PC relative 10 bit shifted. */
++#define R_M32R_18_PCREL_RELA	37	/* PC relative 18 bit shifted. */
++#define R_M32R_26_PCREL_RELA	38	/* PC relative 26 bit shifted. */
++#define R_M32R_HI16_ULO_RELA	39	/* High 16 bit with unsigned low */
++#define R_M32R_HI16_SLO_RELA	40	/* High 16 bit with signed low */
++#define R_M32R_LO16_RELA	41	/* Low 16 bit */
++#define R_M32R_SDA16_RELA	42	/* 16 bit offset in SDA */
++#define R_M32R_RELA_GNU_VTINHERIT	43
++#define R_M32R_RELA_GNU_VTENTRY	44
++#define R_M32R_REL32		45	/* PC relative 32 bit.  */
++
++#define R_M32R_GOT24		48	/* 24 bit GOT entry */
++#define R_M32R_26_PLTREL	49	/* 26 bit PC relative to PLT shifted */
++#define R_M32R_COPY		50	/* Copy symbol at runtime */
++#define R_M32R_GLOB_DAT		51	/* Create GOT entry */
++#define R_M32R_JMP_SLOT		52	/* Create PLT entry */
++#define R_M32R_RELATIVE		53	/* Adjust by program base */
++#define R_M32R_GOTOFF		54	/* 24 bit offset to GOT */
++#define R_M32R_GOTPC24		55	/* 24 bit PC relative offset to GOT */
++#define R_M32R_GOT16_HI_ULO	56	/* High 16 bit GOT entry with unsigned
++					   low */
++#define R_M32R_GOT16_HI_SLO	57	/* High 16 bit GOT entry with signed
++					   low */
++#define R_M32R_GOT16_LO		58	/* Low 16 bit GOT entry */
++#define R_M32R_GOTPC_HI_ULO	59	/* High 16 bit PC relative offset to
++					   GOT with unsigned low */
++#define R_M32R_GOTPC_HI_SLO	60	/* High 16 bit PC relative offset to
++					   GOT with signed low */
++#define R_M32R_GOTPC_LO		61	/* Low 16 bit PC relative offset to
++					   GOT */
++#define R_M32R_GOTOFF_HI_ULO	62	/* High 16 bit offset to GOT
++					   with unsigned low */
++#define R_M32R_GOTOFF_HI_SLO	63	/* High 16 bit offset to GOT
++					   with signed low */
++#define R_M32R_GOTOFF_LO	64	/* Low 16 bit offset to GOT */
++#define R_M32R_NUM		256	/* Keep this the last entry. */
++
++
++/* TILEPro relocations.  */
++#define R_TILEPRO_NONE		0	/* No reloc */
++#define R_TILEPRO_32		1	/* Direct 32 bit */
++#define R_TILEPRO_16		2	/* Direct 16 bit */
++#define R_TILEPRO_8		3	/* Direct 8 bit */
++#define R_TILEPRO_32_PCREL	4	/* PC relative 32 bit */
++#define R_TILEPRO_16_PCREL	5	/* PC relative 16 bit */
++#define R_TILEPRO_8_PCREL	6	/* PC relative 8 bit */
++#define R_TILEPRO_LO16		7	/* Low 16 bit */
++#define R_TILEPRO_HI16		8	/* High 16 bit */
++#define R_TILEPRO_HA16		9	/* High 16 bit, adjusted */
++#define R_TILEPRO_COPY		10	/* Copy relocation */
++#define R_TILEPRO_GLOB_DAT	11	/* Create GOT entry */
++#define R_TILEPRO_JMP_SLOT	12	/* Create PLT entry */
++#define R_TILEPRO_RELATIVE	13	/* Adjust by program base */
++#define R_TILEPRO_BROFF_X1	14	/* X1 pipe branch offset */
++#define R_TILEPRO_JOFFLONG_X1	15	/* X1 pipe jump offset */
++#define R_TILEPRO_JOFFLONG_X1_PLT 16	/* X1 pipe jump offset to PLT */
++#define R_TILEPRO_IMM8_X0	17	/* X0 pipe 8-bit */
++#define R_TILEPRO_IMM8_Y0	18	/* Y0 pipe 8-bit */
++#define R_TILEPRO_IMM8_X1	19	/* X1 pipe 8-bit */
++#define R_TILEPRO_IMM8_Y1	20	/* Y1 pipe 8-bit */
++#define R_TILEPRO_MT_IMM15_X1	21	/* X1 pipe mtspr */
++#define R_TILEPRO_MF_IMM15_X1	22	/* X1 pipe mfspr */
++#define R_TILEPRO_IMM16_X0	23	/* X0 pipe 16-bit */
++#define R_TILEPRO_IMM16_X1	24	/* X1 pipe 16-bit */
++#define R_TILEPRO_IMM16_X0_LO	25	/* X0 pipe low 16-bit */
++#define R_TILEPRO_IMM16_X1_LO	26	/* X1 pipe low 16-bit */
++#define R_TILEPRO_IMM16_X0_HI	27	/* X0 pipe high 16-bit */
++#define R_TILEPRO_IMM16_X1_HI	28	/* X1 pipe high 16-bit */
++#define R_TILEPRO_IMM16_X0_HA	29	/* X0 pipe high 16-bit, adjusted */
++#define R_TILEPRO_IMM16_X1_HA	30	/* X1 pipe high 16-bit, adjusted */
++#define R_TILEPRO_IMM16_X0_PCREL 31	/* X0 pipe PC relative 16 bit */
++#define R_TILEPRO_IMM16_X1_PCREL 32	/* X1 pipe PC relative 16 bit */
++#define R_TILEPRO_IMM16_X0_LO_PCREL 33	/* X0 pipe PC relative low 16 bit */
++#define R_TILEPRO_IMM16_X1_LO_PCREL 34	/* X1 pipe PC relative low 16 bit */
++#define R_TILEPRO_IMM16_X0_HI_PCREL 35	/* X0 pipe PC relative high 16 bit */
++#define R_TILEPRO_IMM16_X1_HI_PCREL 36	/* X1 pipe PC relative high 16 bit */
++#define R_TILEPRO_IMM16_X0_HA_PCREL 37	/* X0 pipe PC relative ha() 16 bit */
++#define R_TILEPRO_IMM16_X1_HA_PCREL 38	/* X1 pipe PC relative ha() 16 bit */
++#define R_TILEPRO_IMM16_X0_GOT	39	/* X0 pipe 16-bit GOT offset */
++#define R_TILEPRO_IMM16_X1_GOT	40	/* X1 pipe 16-bit GOT offset */
++#define R_TILEPRO_IMM16_X0_GOT_LO 41	/* X0 pipe low 16-bit GOT offset */
++#define R_TILEPRO_IMM16_X1_GOT_LO 42	/* X1 pipe low 16-bit GOT offset */
++#define R_TILEPRO_IMM16_X0_GOT_HI 43	/* X0 pipe high 16-bit GOT offset */
++#define R_TILEPRO_IMM16_X1_GOT_HI 44	/* X1 pipe high 16-bit GOT offset */
++#define R_TILEPRO_IMM16_X0_GOT_HA 45	/* X0 pipe ha() 16-bit GOT offset */
++#define R_TILEPRO_IMM16_X1_GOT_HA 46	/* X1 pipe ha() 16-bit GOT offset */
++#define R_TILEPRO_MMSTART_X0	47	/* X0 pipe mm "start" */
++#define R_TILEPRO_MMEND_X0	48	/* X0 pipe mm "end" */
++#define R_TILEPRO_MMSTART_X1	49	/* X1 pipe mm "start" */
++#define R_TILEPRO_MMEND_X1	50	/* X1 pipe mm "end" */
++#define R_TILEPRO_SHAMT_X0	51	/* X0 pipe shift amount */
++#define R_TILEPRO_SHAMT_X1	52	/* X1 pipe shift amount */
++#define R_TILEPRO_SHAMT_Y0	53	/* Y0 pipe shift amount */
++#define R_TILEPRO_SHAMT_Y1	54	/* Y1 pipe shift amount */
++#define R_TILEPRO_DEST_IMM8_X1	55	/* X1 pipe destination 8-bit */
++/* Relocs 56-59 are currently not defined.  */
++#define R_TILEPRO_TLS_GD_CALL	60	/* "jal" for TLS GD */
++#define R_TILEPRO_IMM8_X0_TLS_GD_ADD 61	/* X0 pipe "addi" for TLS GD */
++#define R_TILEPRO_IMM8_X1_TLS_GD_ADD 62	/* X1 pipe "addi" for TLS GD */
++#define R_TILEPRO_IMM8_Y0_TLS_GD_ADD 63	/* Y0 pipe "addi" for TLS GD */
++#define R_TILEPRO_IMM8_Y1_TLS_GD_ADD 64	/* Y1 pipe "addi" for TLS GD */
++#define R_TILEPRO_TLS_IE_LOAD	65	/* "lw_tls" for TLS IE */
++#define R_TILEPRO_IMM16_X0_TLS_GD 66	/* X0 pipe 16-bit TLS GD offset */
++#define R_TILEPRO_IMM16_X1_TLS_GD 67	/* X1 pipe 16-bit TLS GD offset */
++#define R_TILEPRO_IMM16_X0_TLS_GD_LO 68	/* X0 pipe low 16-bit TLS GD offset */
++#define R_TILEPRO_IMM16_X1_TLS_GD_LO 69	/* X1 pipe low 16-bit TLS GD offset */
++#define R_TILEPRO_IMM16_X0_TLS_GD_HI 70	/* X0 pipe high 16-bit TLS GD offset */
++#define R_TILEPRO_IMM16_X1_TLS_GD_HI 71	/* X1 pipe high 16-bit TLS GD offset */
++#define R_TILEPRO_IMM16_X0_TLS_GD_HA 72	/* X0 pipe ha() 16-bit TLS GD offset */
++#define R_TILEPRO_IMM16_X1_TLS_GD_HA 73	/* X1 pipe ha() 16-bit TLS GD offset */
++#define R_TILEPRO_IMM16_X0_TLS_IE 74	/* X0 pipe 16-bit TLS IE offset */
++#define R_TILEPRO_IMM16_X1_TLS_IE 75	/* X1 pipe 16-bit TLS IE offset */
++#define R_TILEPRO_IMM16_X0_TLS_IE_LO 76	/* X0 pipe low 16-bit TLS IE offset */
++#define R_TILEPRO_IMM16_X1_TLS_IE_LO 77	/* X1 pipe low 16-bit TLS IE offset */
++#define R_TILEPRO_IMM16_X0_TLS_IE_HI 78	/* X0 pipe high 16-bit TLS IE offset */
++#define R_TILEPRO_IMM16_X1_TLS_IE_HI 79	/* X1 pipe high 16-bit TLS IE offset */
++#define R_TILEPRO_IMM16_X0_TLS_IE_HA 80	/* X0 pipe ha() 16-bit TLS IE offset */
++#define R_TILEPRO_IMM16_X1_TLS_IE_HA 81	/* X1 pipe ha() 16-bit TLS IE offset */
++#define R_TILEPRO_TLS_DTPMOD32	82	/* ID of module containing symbol */
++#define R_TILEPRO_TLS_DTPOFF32	83	/* Offset in TLS block */
++#define R_TILEPRO_TLS_TPOFF32	84	/* Offset in static TLS block */
++#define R_TILEPRO_IMM16_X0_TLS_LE 85	/* X0 pipe 16-bit TLS LE offset */
++#define R_TILEPRO_IMM16_X1_TLS_LE 86	/* X1 pipe 16-bit TLS LE offset */
++#define R_TILEPRO_IMM16_X0_TLS_LE_LO 87	/* X0 pipe low 16-bit TLS LE offset */
++#define R_TILEPRO_IMM16_X1_TLS_LE_LO 88	/* X1 pipe low 16-bit TLS LE offset */
++#define R_TILEPRO_IMM16_X0_TLS_LE_HI 89	/* X0 pipe high 16-bit TLS LE offset */
++#define R_TILEPRO_IMM16_X1_TLS_LE_HI 90	/* X1 pipe high 16-bit TLS LE offset */
++#define R_TILEPRO_IMM16_X0_TLS_LE_HA 91	/* X0 pipe ha() 16-bit TLS LE offset */
++#define R_TILEPRO_IMM16_X1_TLS_LE_HA 92	/* X1 pipe ha() 16-bit TLS LE offset */
++
++#define R_TILEPRO_GNU_VTINHERIT	128	/* GNU C++ vtable hierarchy */
++#define R_TILEPRO_GNU_VTENTRY	129	/* GNU C++ vtable member usage */
++
++#define R_TILEPRO_NUM		130
++
++
++/* TILE-Gx relocations.  */
++#define R_TILEGX_NONE		0	/* No reloc */
++#define R_TILEGX_64		1	/* Direct 64 bit */
++#define R_TILEGX_32		2	/* Direct 32 bit */
++#define R_TILEGX_16		3	/* Direct 16 bit */
++#define R_TILEGX_8		4	/* Direct 8 bit */
++#define R_TILEGX_64_PCREL	5	/* PC relative 64 bit */
++#define R_TILEGX_32_PCREL	6	/* PC relative 32 bit */
++#define R_TILEGX_16_PCREL	7	/* PC relative 16 bit */
++#define R_TILEGX_8_PCREL	8	/* PC relative 8 bit */
++#define R_TILEGX_HW0		9	/* hword 0 16-bit */
++#define R_TILEGX_HW1		10	/* hword 1 16-bit */
++#define R_TILEGX_HW2		11	/* hword 2 16-bit */
++#define R_TILEGX_HW3		12	/* hword 3 16-bit */
++#define R_TILEGX_HW0_LAST	13	/* last hword 0 16-bit */
++#define R_TILEGX_HW1_LAST	14	/* last hword 1 16-bit */
++#define R_TILEGX_HW2_LAST	15	/* last hword 2 16-bit */
++#define R_TILEGX_COPY		16	/* Copy relocation */
++#define R_TILEGX_GLOB_DAT	17	/* Create GOT entry */
++#define R_TILEGX_JMP_SLOT	18	/* Create PLT entry */
++#define R_TILEGX_RELATIVE	19	/* Adjust by program base */
++#define R_TILEGX_BROFF_X1	20	/* X1 pipe branch offset */
++#define R_TILEGX_JUMPOFF_X1	21	/* X1 pipe jump offset */
++#define R_TILEGX_JUMPOFF_X1_PLT	22	/* X1 pipe jump offset to PLT */
++#define R_TILEGX_IMM8_X0	23	/* X0 pipe 8-bit */
++#define R_TILEGX_IMM8_Y0	24	/* Y0 pipe 8-bit */
++#define R_TILEGX_IMM8_X1	25	/* X1 pipe 8-bit */
++#define R_TILEGX_IMM8_Y1	26	/* Y1 pipe 8-bit */
++#define R_TILEGX_DEST_IMM8_X1	27	/* X1 pipe destination 8-bit */
++#define R_TILEGX_MT_IMM14_X1	28	/* X1 pipe mtspr */
++#define R_TILEGX_MF_IMM14_X1	29	/* X1 pipe mfspr */
++#define R_TILEGX_MMSTART_X0	30	/* X0 pipe mm "start" */
++#define R_TILEGX_MMEND_X0	31	/* X0 pipe mm "end" */
++#define R_TILEGX_SHAMT_X0	32	/* X0 pipe shift amount */
++#define R_TILEGX_SHAMT_X1	33	/* X1 pipe shift amount */
++#define R_TILEGX_SHAMT_Y0	34	/* Y0 pipe shift amount */
++#define R_TILEGX_SHAMT_Y1	35	/* Y1 pipe shift amount */
++#define R_TILEGX_IMM16_X0_HW0	36	/* X0 pipe hword 0 */
++#define R_TILEGX_IMM16_X1_HW0	37	/* X1 pipe hword 0 */
++#define R_TILEGX_IMM16_X0_HW1	38	/* X0 pipe hword 1 */
++#define R_TILEGX_IMM16_X1_HW1	39	/* X1 pipe hword 1 */
++#define R_TILEGX_IMM16_X0_HW2	40	/* X0 pipe hword 2 */
++#define R_TILEGX_IMM16_X1_HW2	41	/* X1 pipe hword 2 */
++#define R_TILEGX_IMM16_X0_HW3	42	/* X0 pipe hword 3 */
++#define R_TILEGX_IMM16_X1_HW3	43	/* X1 pipe hword 3 */
++#define R_TILEGX_IMM16_X0_HW0_LAST 44	/* X0 pipe last hword 0 */
++#define R_TILEGX_IMM16_X1_HW0_LAST 45	/* X1 pipe last hword 0 */
++#define R_TILEGX_IMM16_X0_HW1_LAST 46	/* X0 pipe last hword 1 */
++#define R_TILEGX_IMM16_X1_HW1_LAST 47	/* X1 pipe last hword 1 */
++#define R_TILEGX_IMM16_X0_HW2_LAST 48	/* X0 pipe last hword 2 */
++#define R_TILEGX_IMM16_X1_HW2_LAST 49	/* X1 pipe last hword 2 */
++#define R_TILEGX_IMM16_X0_HW0_PCREL 50	/* X0 pipe PC relative hword 0 */
++#define R_TILEGX_IMM16_X1_HW0_PCREL 51	/* X1 pipe PC relative hword 0 */
++#define R_TILEGX_IMM16_X0_HW1_PCREL 52	/* X0 pipe PC relative hword 1 */
++#define R_TILEGX_IMM16_X1_HW1_PCREL 53	/* X1 pipe PC relative hword 1 */
++#define R_TILEGX_IMM16_X0_HW2_PCREL 54	/* X0 pipe PC relative hword 2 */
++#define R_TILEGX_IMM16_X1_HW2_PCREL 55	/* X1 pipe PC relative hword 2 */
++#define R_TILEGX_IMM16_X0_HW3_PCREL 56	/* X0 pipe PC relative hword 3 */
++#define R_TILEGX_IMM16_X1_HW3_PCREL 57	/* X1 pipe PC relative hword 3 */
++#define R_TILEGX_IMM16_X0_HW0_LAST_PCREL 58 /* X0 pipe PC-rel last hword 0 */
++#define R_TILEGX_IMM16_X1_HW0_LAST_PCREL 59 /* X1 pipe PC-rel last hword 0 */
++#define R_TILEGX_IMM16_X0_HW1_LAST_PCREL 60 /* X0 pipe PC-rel last hword 1 */
++#define R_TILEGX_IMM16_X1_HW1_LAST_PCREL 61 /* X1 pipe PC-rel last hword 1 */
++#define R_TILEGX_IMM16_X0_HW2_LAST_PCREL 62 /* X0 pipe PC-rel last hword 2 */
++#define R_TILEGX_IMM16_X1_HW2_LAST_PCREL 63 /* X1 pipe PC-rel last hword 2 */
++#define R_TILEGX_IMM16_X0_HW0_GOT 64	/* X0 pipe hword 0 GOT offset */
++#define R_TILEGX_IMM16_X1_HW0_GOT 65	/* X1 pipe hword 0 GOT offset */
++/* Relocs 66-71 are currently not defined.  */
++#define R_TILEGX_IMM16_X0_HW0_LAST_GOT 72 /* X0 pipe last hword 0 GOT offset */
++#define R_TILEGX_IMM16_X1_HW0_LAST_GOT 73 /* X1 pipe last hword 0 GOT offset */
++#define R_TILEGX_IMM16_X0_HW1_LAST_GOT 74 /* X0 pipe last hword 1 GOT offset */
++#define R_TILEGX_IMM16_X1_HW1_LAST_GOT 75 /* X1 pipe last hword 1 GOT offset */
++/* Relocs 76-77 are currently not defined.  */
++#define R_TILEGX_IMM16_X0_HW0_TLS_GD 78	/* X0 pipe hword 0 TLS GD offset */
++#define R_TILEGX_IMM16_X1_HW0_TLS_GD 79	/* X1 pipe hword 0 TLS GD offset */
++#define R_TILEGX_IMM16_X0_HW0_TLS_LE 80	/* X0 pipe hword 0 TLS LE offset */
++#define R_TILEGX_IMM16_X1_HW0_TLS_LE 81	/* X1 pipe hword 0 TLS LE offset */
++#define R_TILEGX_IMM16_X0_HW0_LAST_TLS_LE 82 /* X0 pipe last hword 0 LE off */
++#define R_TILEGX_IMM16_X1_HW0_LAST_TLS_LE 83 /* X1 pipe last hword 0 LE off */
++#define R_TILEGX_IMM16_X0_HW1_LAST_TLS_LE 84 /* X0 pipe last hword 1 LE off */
++#define R_TILEGX_IMM16_X1_HW1_LAST_TLS_LE 85 /* X1 pipe last hword 1 LE off */
++#define R_TILEGX_IMM16_X0_HW0_LAST_TLS_GD 86 /* X0 pipe last hword 0 GD off */
++#define R_TILEGX_IMM16_X1_HW0_LAST_TLS_GD 87 /* X1 pipe last hword 0 GD off */
++#define R_TILEGX_IMM16_X0_HW1_LAST_TLS_GD 88 /* X0 pipe last hword 1 GD off */
++#define R_TILEGX_IMM16_X1_HW1_LAST_TLS_GD 89 /* X1 pipe last hword 1 GD off */
++/* Relocs 90-91 are currently not defined.  */
++#define R_TILEGX_IMM16_X0_HW0_TLS_IE 92	/* X0 pipe hword 0 TLS IE offset */
++#define R_TILEGX_IMM16_X1_HW0_TLS_IE 93	/* X1 pipe hword 0 TLS IE offset */
++/* Relocs 94-99 are currently not defined.  */
++#define R_TILEGX_IMM16_X0_HW0_LAST_TLS_IE 100 /* X0 pipe last hword 0 IE off */
++#define R_TILEGX_IMM16_X1_HW0_LAST_TLS_IE 101 /* X1 pipe last hword 0 IE off */
++#define R_TILEGX_IMM16_X0_HW1_LAST_TLS_IE 102 /* X0 pipe last hword 1 IE off */
++#define R_TILEGX_IMM16_X1_HW1_LAST_TLS_IE 103 /* X1 pipe last hword 1 IE off */
++/* Relocs 104-105 are currently not defined.  */
++#define R_TILEGX_TLS_DTPMOD64	106	/* 64-bit ID of symbol's module */
++#define R_TILEGX_TLS_DTPOFF64	107	/* 64-bit offset in TLS block */
++#define R_TILEGX_TLS_TPOFF64	108	/* 64-bit offset in static TLS block */
++#define R_TILEGX_TLS_DTPMOD32	109	/* 32-bit ID of symbol's module */
++#define R_TILEGX_TLS_DTPOFF32	110	/* 32-bit offset in TLS block */
++#define R_TILEGX_TLS_TPOFF32	111	/* 32-bit offset in static TLS block */
++#define R_TILEGX_TLS_GD_CALL	112	/* "jal" for TLS GD */
++#define R_TILEGX_IMM8_X0_TLS_GD_ADD 113	/* X0 pipe "addi" for TLS GD */
++#define R_TILEGX_IMM8_X1_TLS_GD_ADD 114	/* X1 pipe "addi" for TLS GD */
++#define R_TILEGX_IMM8_Y0_TLS_GD_ADD 115	/* Y0 pipe "addi" for TLS GD */
++#define R_TILEGX_IMM8_Y1_TLS_GD_ADD 116	/* Y1 pipe "addi" for TLS GD */
++#define R_TILEGX_TLS_IE_LOAD	117	/* "ld_tls" for TLS IE */
++#define R_TILEGX_IMM8_X0_TLS_ADD 118	/* X0 pipe "addi" for TLS GD/IE */
++#define R_TILEGX_IMM8_X1_TLS_ADD 119	/* X1 pipe "addi" for TLS GD/IE */
++#define R_TILEGX_IMM8_Y0_TLS_ADD 120	/* Y0 pipe "addi" for TLS GD/IE */
++#define R_TILEGX_IMM8_Y1_TLS_ADD 121	/* Y1 pipe "addi" for TLS GD/IE */
++
++#define R_TILEGX_GNU_VTINHERIT	128	/* GNU C++ vtable hierarchy */
++#define R_TILEGX_GNU_VTENTRY	129	/* GNU C++ vtable member usage */
++
++#define R_TILEGX_NUM		130
++
++#endif	/* elf.h */
diff --git a/target/linux/generic/patches-4.3/212-byteshift_portability.patch b/target/linux/generic/patches-4.3/212-byteshift_portability.patch
new file mode 100644
index 0000000..0f23ba9
--- /dev/null
+++ b/target/linux/generic/patches-4.3/212-byteshift_portability.patch
@@ -0,0 +1,51 @@
+--- a/tools/include/tools/be_byteshift.h
++++ b/tools/include/tools/be_byteshift.h
+@@ -1,6 +1,10 @@
+ #ifndef _TOOLS_BE_BYTESHIFT_H
+ #define _TOOLS_BE_BYTESHIFT_H
+ 
++#ifndef __linux__
++#include "linux_types.h"
++#endif
++
+ #include <stdint.h>
+ 
+ static inline uint16_t __get_unaligned_be16(const uint8_t *p)
+--- a/tools/include/tools/le_byteshift.h
++++ b/tools/include/tools/le_byteshift.h
+@@ -1,6 +1,10 @@
+ #ifndef _TOOLS_LE_BYTESHIFT_H
+ #define _TOOLS_LE_BYTESHIFT_H
+ 
++#ifndef __linux__
++#include "linux_types.h"
++#endif
++
+ #include <stdint.h>
+ 
+ static inline uint16_t __get_unaligned_le16(const uint8_t *p)
+--- /dev/null
++++ b/tools/include/tools/linux_types.h
+@@ -0,0 +1,22 @@
++#ifndef __LINUX_TYPES_H
++#define __LINUX_TYPES_H
++
++#include <stdint.h>
++
++typedef uint8_t __u8;
++typedef uint8_t __be8;
++typedef uint8_t __le8;
++
++typedef uint16_t __u16;
++typedef uint16_t __be16;
++typedef uint16_t __le16;
++
++typedef uint32_t __u32;
++typedef uint32_t __be32;
++typedef uint32_t __le32;
++
++typedef uint64_t __u64;
++typedef uint64_t __be64;
++typedef uint64_t __le64;
++
++#endif
diff --git a/target/linux/generic/patches-4.3/214-spidev_h_portability.patch b/target/linux/generic/patches-4.3/214-spidev_h_portability.patch
new file mode 100644
index 0000000..dbee090
--- /dev/null
+++ b/target/linux/generic/patches-4.3/214-spidev_h_portability.patch
@@ -0,0 +1,11 @@
+--- a/include/uapi/linux/spi/spidev.h
++++ b/include/uapi/linux/spi/spidev.h
+@@ -111,7 +111,7 @@ struct spi_ioc_transfer {
+ 
+ /* not all platforms use <asm-generic/ioctl.h> or _IOC_TYPECHECK() ... */
+ #define SPI_MSGSIZE(N) \
+-	((((N)*(sizeof (struct spi_ioc_transfer))) < (1 << _IOC_SIZEBITS)) \
++	((((N)*(sizeof (struct spi_ioc_transfer))) < (1 << 13)) \
+ 		? ((N)*(sizeof (struct spi_ioc_transfer))) : 0)
+ #define SPI_IOC_MESSAGE(N) _IOW(SPI_IOC_MAGIC, 0, char[SPI_MSGSIZE(N)])
+ 
diff --git a/target/linux/generic/patches-4.3/220-gc_sections.patch b/target/linux/generic/patches-4.3/220-gc_sections.patch
new file mode 100644
index 0000000..8eabe5f
--- /dev/null
+++ b/target/linux/generic/patches-4.3/220-gc_sections.patch
@@ -0,0 +1,536 @@
+From: Felix Fietkau <nbd@openwrt.org>
+
+use -ffunction-sections, -fdata-sections and --gc-sections
+
+In combination with kernel symbol export stripping this significantly reduces
+the kernel image size. Used on both ARM and MIPS architectures.
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+Signed-off-by: Jonas Gorski <jogo@openwrt.org>
+Signed-off-by: Gabor Juhos <juhosg@openwrt.org>
+---
+
+--- a/arch/mips/Makefile
++++ b/arch/mips/Makefile
+@@ -89,10 +89,14 @@ all-$(CONFIG_SYS_SUPPORTS_ZBOOT)+= vmlin
+ #
+ cflags-y			+= -G 0 -mno-abicalls -fno-pic -pipe
+ cflags-y			+= -msoft-float
+-LDFLAGS_vmlinux			+= -G 0 -static -n -nostdlib
++LDFLAGS_vmlinux			+= -G 0 -static -n -nostdlib --gc-sections
+ KBUILD_AFLAGS_MODULE		+= -mlong-calls
+ KBUILD_CFLAGS_MODULE		+= -mlong-calls
+ 
++ifndef CONFIG_FUNCTION_TRACER
++KBUILD_CFLAGS_KERNEL		+= -ffunction-sections -fdata-sections
++endif
++
+ #
+ # pass -msoft-float to GAS if it supports it.  However on newer binutils
+ # (specifically newer than 2.24.51.20140728) we then also need to explicitly
+--- a/arch/mips/kernel/vmlinux.lds.S
++++ b/arch/mips/kernel/vmlinux.lds.S
+@@ -67,7 +67,7 @@ SECTIONS
+ 	/* Exception table for data bus errors */
+ 	__dbe_table : {
+ 		__start___dbe_table = .;
+-		*(__dbe_table)
++		KEEP(*(__dbe_table))
+ 		__stop___dbe_table = .;
+ 	}
+ 
+@@ -112,7 +112,7 @@ SECTIONS
+ 	. = ALIGN(4);
+ 	.mips.machines.init : AT(ADDR(.mips.machines.init) - LOAD_OFFSET) {
+ 		__mips_machines_start = .;
+-		*(.mips.machines.init)
++		KEEP(*(.mips.machines.init))
+ 		__mips_machines_end = .;
+ 	}
+ 
+--- a/include/asm-generic/vmlinux.lds.h
++++ b/include/asm-generic/vmlinux.lds.h
+@@ -89,7 +89,7 @@
+ #ifdef CONFIG_FTRACE_MCOUNT_RECORD
+ #define MCOUNT_REC()	. = ALIGN(8);				\
+ 			VMLINUX_SYMBOL(__start_mcount_loc) = .; \
+-			*(__mcount_loc)				\
++			KEEP(*(__mcount_loc))			\
+ 			VMLINUX_SYMBOL(__stop_mcount_loc) = .;
+ #else
+ #define MCOUNT_REC()
+@@ -97,7 +97,7 @@
+ 
+ #ifdef CONFIG_TRACE_BRANCH_PROFILING
+ #define LIKELY_PROFILE()	VMLINUX_SYMBOL(__start_annotated_branch_profile) = .; \
+-				*(_ftrace_annotated_branch)			      \
++				KEEP(*(_ftrace_annotated_branch))		      \
+ 				VMLINUX_SYMBOL(__stop_annotated_branch_profile) = .;
+ #else
+ #define LIKELY_PROFILE()
+@@ -105,7 +105,7 @@
+ 
+ #ifdef CONFIG_PROFILE_ALL_BRANCHES
+ #define BRANCH_PROFILE()	VMLINUX_SYMBOL(__start_branch_profile) = .;   \
+-				*(_ftrace_branch)			      \
++				KEEP(*(_ftrace_branch))			      \
+ 				VMLINUX_SYMBOL(__stop_branch_profile) = .;
+ #else
+ #define BRANCH_PROFILE()
+@@ -114,7 +114,7 @@
+ #ifdef CONFIG_KPROBES
+ #define KPROBE_BLACKLIST()	. = ALIGN(8);				      \
+ 				VMLINUX_SYMBOL(__start_kprobe_blacklist) = .; \
+-				*(_kprobe_blacklist)			      \
++				KEEP(*(_kprobe_blacklist))		      \
+ 				VMLINUX_SYMBOL(__stop_kprobe_blacklist) = .;
+ #else
+ #define KPROBE_BLACKLIST()
+@@ -123,10 +123,10 @@
+ #ifdef CONFIG_EVENT_TRACING
+ #define FTRACE_EVENTS()	. = ALIGN(8);					\
+ 			VMLINUX_SYMBOL(__start_ftrace_events) = .;	\
+-			*(_ftrace_events)				\
++			KEEP(*(_ftrace_events))				\
+ 			VMLINUX_SYMBOL(__stop_ftrace_events) = .;	\
+ 			VMLINUX_SYMBOL(__start_ftrace_enum_maps) = .;	\
+-			*(_ftrace_enum_map)				\
++			KEEP(*(_ftrace_enum_map))			\
+ 			VMLINUX_SYMBOL(__stop_ftrace_enum_maps) = .;
+ #else
+ #define FTRACE_EVENTS()
+@@ -134,7 +134,7 @@
+ 
+ #ifdef CONFIG_TRACING
+ #define TRACE_PRINTKS() VMLINUX_SYMBOL(__start___trace_bprintk_fmt) = .;      \
+-			 *(__trace_printk_fmt) /* Trace_printk fmt' pointer */ \
++			 KEEP(*(__trace_printk_fmt)) /* Trace_printk fmt' pointer */ \
+ 			 VMLINUX_SYMBOL(__stop___trace_bprintk_fmt) = .;
+ #define TRACEPOINT_STR() VMLINUX_SYMBOL(__start___tracepoint_str) = .;	\
+ 			 *(__tracepoint_str) /* Trace_printk fmt' pointer */ \
+@@ -147,7 +147,7 @@
+ #ifdef CONFIG_FTRACE_SYSCALLS
+ #define TRACE_SYSCALLS() . = ALIGN(8);					\
+ 			 VMLINUX_SYMBOL(__start_syscalls_metadata) = .;	\
+-			 *(__syscalls_metadata)				\
++			 KEEP(*(__syscalls_metadata))			\
+ 			 VMLINUX_SYMBOL(__stop_syscalls_metadata) = .;
+ #else
+ #define TRACE_SYSCALLS()
+@@ -169,8 +169,8 @@
+ #define _OF_TABLE_1(name)						\
+ 	. = ALIGN(8);							\
+ 	VMLINUX_SYMBOL(__##name##_of_table) = .;			\
+-	*(__##name##_of_table)						\
+-	*(__##name##_of_table_end)
++	KEEP(*(__##name##_of_table))					\
++	KEEP(*(__##name##_of_table_end))
+ 
+ #define CLKSRC_OF_TABLES()	OF_TABLE(CONFIG_CLKSRC_OF, clksrc)
+ #define IRQCHIP_OF_MATCH_TABLE() OF_TABLE(CONFIG_IRQCHIP, irqchip)
+@@ -184,7 +184,7 @@
+ #define KERNEL_DTB()							\
+ 	STRUCT_ALIGN();							\
+ 	VMLINUX_SYMBOL(__dtb_start) = .;				\
+-	*(.dtb.init.rodata)						\
++	KEEP(*(.dtb.init.rodata))					\
+ 	VMLINUX_SYMBOL(__dtb_end) = .;
+ 
+ /* .data section */
+@@ -200,16 +200,17 @@
+ 	/* implement dynamic printk debug */				\
+ 	. = ALIGN(8);                                                   \
+ 	VMLINUX_SYMBOL(__start___jump_table) = .;                       \
+-	*(__jump_table)                                                 \
++	KEEP(*(__jump_table))                                           \
+ 	VMLINUX_SYMBOL(__stop___jump_table) = .;                        \
+ 	. = ALIGN(8);							\
+ 	VMLINUX_SYMBOL(__start___verbose) = .;                          \
+-	*(__verbose)                                                    \
++	KEEP(*(__verbose))                                              \
+ 	VMLINUX_SYMBOL(__stop___verbose) = .;				\
+ 	LIKELY_PROFILE()		       				\
+ 	BRANCH_PROFILE()						\
+ 	TRACE_PRINTKS()							\
+-	TRACEPOINT_STR()
++	TRACEPOINT_STR()                                                \
++	*(.data.[a-zA-Z_]*)
+ 
+ /*
+  * Data section helpers
+@@ -263,35 +264,35 @@
+ 	/* PCI quirks */						\
+ 	.pci_fixup        : AT(ADDR(.pci_fixup) - LOAD_OFFSET) {	\
+ 		VMLINUX_SYMBOL(__start_pci_fixups_early) = .;		\
+-		*(.pci_fixup_early)					\
++		KEEP(*(.pci_fixup_early))				\
+ 		VMLINUX_SYMBOL(__end_pci_fixups_early) = .;		\
+ 		VMLINUX_SYMBOL(__start_pci_fixups_header) = .;		\
+-		*(.pci_fixup_header)					\
++		KEEP(*(.pci_fixup_header))				\
+ 		VMLINUX_SYMBOL(__end_pci_fixups_header) = .;		\
+ 		VMLINUX_SYMBOL(__start_pci_fixups_final) = .;		\
+-		*(.pci_fixup_final)					\
++		KEEP(*(.pci_fixup_final))				\
+ 		VMLINUX_SYMBOL(__end_pci_fixups_final) = .;		\
+ 		VMLINUX_SYMBOL(__start_pci_fixups_enable) = .;		\
+-		*(.pci_fixup_enable)					\
++		KEEP(*(.pci_fixup_enable))				\
+ 		VMLINUX_SYMBOL(__end_pci_fixups_enable) = .;		\
+ 		VMLINUX_SYMBOL(__start_pci_fixups_resume) = .;		\
+-		*(.pci_fixup_resume)					\
++		KEEP(*(.pci_fixup_resume))				\
+ 		VMLINUX_SYMBOL(__end_pci_fixups_resume) = .;		\
+ 		VMLINUX_SYMBOL(__start_pci_fixups_resume_early) = .;	\
+-		*(.pci_fixup_resume_early)				\
++		KEEP(*(.pci_fixup_resume_early))			\
+ 		VMLINUX_SYMBOL(__end_pci_fixups_resume_early) = .;	\
+ 		VMLINUX_SYMBOL(__start_pci_fixups_suspend) = .;		\
+-		*(.pci_fixup_suspend)					\
++		KEEP(*(.pci_fixup_suspend))				\
+ 		VMLINUX_SYMBOL(__end_pci_fixups_suspend) = .;		\
+ 		VMLINUX_SYMBOL(__start_pci_fixups_suspend_late) = .;	\
+-		*(.pci_fixup_suspend_late)				\
++		KEEP(*(.pci_fixup_suspend_late))			\
+ 		VMLINUX_SYMBOL(__end_pci_fixups_suspend_late) = .;	\
+ 	}								\
+ 									\
+ 	/* Built-in firmware blobs */					\
+ 	.builtin_fw        : AT(ADDR(.builtin_fw) - LOAD_OFFSET) {	\
+ 		VMLINUX_SYMBOL(__start_builtin_fw) = .;			\
+-		*(.builtin_fw)						\
++		KEEP(*(.builtin_fw))					\
+ 		VMLINUX_SYMBOL(__end_builtin_fw) = .;			\
+ 	}								\
+ 									\
+@@ -300,49 +301,49 @@
+ 	/* Kernel symbol table: Normal symbols */			\
+ 	__ksymtab         : AT(ADDR(__ksymtab) - LOAD_OFFSET) {		\
+ 		VMLINUX_SYMBOL(__start___ksymtab) = .;			\
+-		*(SORT(___ksymtab+*))					\
++		KEEP(*(SORT(___ksymtab+*)))				\
+ 		VMLINUX_SYMBOL(__stop___ksymtab) = .;			\
+ 	}								\
+ 									\
+ 	/* Kernel symbol table: GPL-only symbols */			\
+ 	__ksymtab_gpl     : AT(ADDR(__ksymtab_gpl) - LOAD_OFFSET) {	\
+ 		VMLINUX_SYMBOL(__start___ksymtab_gpl) = .;		\
+-		*(SORT(___ksymtab_gpl+*))				\
++		KEEP(*(SORT(___ksymtab_gpl+*)))				\
+ 		VMLINUX_SYMBOL(__stop___ksymtab_gpl) = .;		\
+ 	}								\
+ 									\
+ 	/* Kernel symbol table: Normal unused symbols */		\
+ 	__ksymtab_unused  : AT(ADDR(__ksymtab_unused) - LOAD_OFFSET) {	\
+ 		VMLINUX_SYMBOL(__start___ksymtab_unused) = .;		\
+-		*(SORT(___ksymtab_unused+*))				\
++		KEEP(*(SORT(___ksymtab_unused+*)))			\
+ 		VMLINUX_SYMBOL(__stop___ksymtab_unused) = .;		\
+ 	}								\
+ 									\
+ 	/* Kernel symbol table: GPL-only unused symbols */		\
+ 	__ksymtab_unused_gpl : AT(ADDR(__ksymtab_unused_gpl) - LOAD_OFFSET) { \
+ 		VMLINUX_SYMBOL(__start___ksymtab_unused_gpl) = .;	\
+-		*(SORT(___ksymtab_unused_gpl+*))			\
++		KEEP(*(SORT(___ksymtab_unused_gpl+*)))			\
+ 		VMLINUX_SYMBOL(__stop___ksymtab_unused_gpl) = .;	\
+ 	}								\
+ 									\
+ 	/* Kernel symbol table: GPL-future-only symbols */		\
+ 	__ksymtab_gpl_future : AT(ADDR(__ksymtab_gpl_future) - LOAD_OFFSET) { \
+ 		VMLINUX_SYMBOL(__start___ksymtab_gpl_future) = .;	\
+-		*(SORT(___ksymtab_gpl_future+*))			\
++		KEEP(*(SORT(___ksymtab_gpl_future+*)))			\
+ 		VMLINUX_SYMBOL(__stop___ksymtab_gpl_future) = .;	\
+ 	}								\
+ 									\
+ 	/* Kernel symbol table: Normal symbols */			\
+ 	__kcrctab         : AT(ADDR(__kcrctab) - LOAD_OFFSET) {		\
+ 		VMLINUX_SYMBOL(__start___kcrctab) = .;			\
+-		*(SORT(___kcrctab+*))					\
++		KEEP(*(SORT(___kcrctab+*)))				\
+ 		VMLINUX_SYMBOL(__stop___kcrctab) = .;			\
+ 	}								\
+ 									\
+ 	/* Kernel symbol table: GPL-only symbols */			\
+ 	__kcrctab_gpl     : AT(ADDR(__kcrctab_gpl) - LOAD_OFFSET) {	\
+ 		VMLINUX_SYMBOL(__start___kcrctab_gpl) = .;		\
+-		*(SORT(___kcrctab_gpl+*))				\
++		KEEP(*(SORT(___kcrctab_gpl+*)))				\
+ 		VMLINUX_SYMBOL(__stop___kcrctab_gpl) = .;		\
+ 	}								\
+ 									\
+@@ -356,14 +357,14 @@
+ 	/* Kernel symbol table: GPL-only unused symbols */		\
+ 	__kcrctab_unused_gpl : AT(ADDR(__kcrctab_unused_gpl) - LOAD_OFFSET) { \
+ 		VMLINUX_SYMBOL(__start___kcrctab_unused_gpl) = .;	\
+-		*(SORT(___kcrctab_unused_gpl+*))			\
++		KEEP(*(SORT(___kcrctab_unused_gpl+*)))			\
+ 		VMLINUX_SYMBOL(__stop___kcrctab_unused_gpl) = .;	\
+ 	}								\
+ 									\
+ 	/* Kernel symbol table: GPL-future-only symbols */		\
+ 	__kcrctab_gpl_future : AT(ADDR(__kcrctab_gpl_future) - LOAD_OFFSET) { \
+ 		VMLINUX_SYMBOL(__start___kcrctab_gpl_future) = .;	\
+-		*(SORT(___kcrctab_gpl_future+*))			\
++		KEEP(*(SORT(___kcrctab_gpl_future+*)))			\
+ 		VMLINUX_SYMBOL(__stop___kcrctab_gpl_future) = .;	\
+ 	}								\
+ 									\
+@@ -382,14 +383,14 @@
+ 	/* Built-in module parameters. */				\
+ 	__param : AT(ADDR(__param) - LOAD_OFFSET) {			\
+ 		VMLINUX_SYMBOL(__start___param) = .;			\
+-		*(__param)						\
++		KEEP(*(__param))					\
+ 		VMLINUX_SYMBOL(__stop___param) = .;			\
+ 	}								\
+ 									\
+ 	/* Built-in module versions. */					\
+ 	__modver : AT(ADDR(__modver) - LOAD_OFFSET) {			\
+ 		VMLINUX_SYMBOL(__start___modver) = .;			\
+-		*(__modver)						\
++		KEEP(*(__modver))					\
+ 		VMLINUX_SYMBOL(__stop___modver) = .;			\
+ 		. = ALIGN((align));					\
+ 		VMLINUX_SYMBOL(__end_rodata) = .;			\
+@@ -443,7 +444,7 @@
+ #define ENTRY_TEXT							\
+ 		ALIGN_FUNCTION();					\
+ 		VMLINUX_SYMBOL(__entry_text_start) = .;			\
+-		*(.entry.text)						\
++		KEEP(*(.entry.text))					\
+ 		VMLINUX_SYMBOL(__entry_text_end) = .;
+ 
+ #ifdef CONFIG_FUNCTION_GRAPH_TRACER
+@@ -471,7 +472,7 @@
+ 	. = ALIGN(align);						\
+ 	__ex_table : AT(ADDR(__ex_table) - LOAD_OFFSET) {		\
+ 		VMLINUX_SYMBOL(__start___ex_table) = .;			\
+-		*(__ex_table)						\
++		KEEP(*(__ex_table))						\
+ 		VMLINUX_SYMBOL(__stop___ex_table) = .;			\
+ 	}
+ 
+@@ -487,9 +488,9 @@
+ #ifdef CONFIG_CONSTRUCTORS
+ #define KERNEL_CTORS()	. = ALIGN(8);			   \
+ 			VMLINUX_SYMBOL(__ctors_start) = .; \
+-			*(.ctors)			   \
++			KEEP(*(.ctors))			   \
+ 			*(SORT(.init_array.*))		   \
+-			*(.init_array)			   \
++			KEEP(*(.init_array))		   \
+ 			VMLINUX_SYMBOL(__ctors_end) = .;
+ #else
+ #define KERNEL_CTORS()
+@@ -540,7 +541,7 @@
+ #define SBSS(sbss_align)						\
+ 	. = ALIGN(sbss_align);						\
+ 	.sbss : AT(ADDR(.sbss) - LOAD_OFFSET) {				\
+-		*(.sbss)						\
++		*(.sbss .sbss.*)					\
+ 		*(.scommon)						\
+ 	}
+ 
+@@ -558,7 +559,7 @@
+ 		BSS_FIRST_SECTIONS					\
+ 		*(.bss..page_aligned)					\
+ 		*(.dynbss)						\
+-		*(.bss)							\
++		*(.bss .bss.*)						\
+ 		*(COMMON)						\
+ 	}
+ 
+@@ -607,7 +608,7 @@
+ 	. = ALIGN(8);							\
+ 	__bug_table : AT(ADDR(__bug_table) - LOAD_OFFSET) {		\
+ 		VMLINUX_SYMBOL(__start___bug_table) = .;		\
+-		*(__bug_table)						\
++		KEEP(*(__bug_table))					\
+ 		VMLINUX_SYMBOL(__stop___bug_table) = .;			\
+ 	}
+ #else
+@@ -619,7 +620,7 @@
+ 	. = ALIGN(4);							\
+ 	.tracedata : AT(ADDR(.tracedata) - LOAD_OFFSET) {		\
+ 		VMLINUX_SYMBOL(__tracedata_start) = .;			\
+-		*(.tracedata)						\
++		KEEP(*(.tracedata))					\
+ 		VMLINUX_SYMBOL(__tracedata_end) = .;			\
+ 	}
+ #else
+@@ -636,17 +637,17 @@
+ #define INIT_SETUP(initsetup_align)					\
+ 		. = ALIGN(initsetup_align);				\
+ 		VMLINUX_SYMBOL(__setup_start) = .;			\
+-		*(.init.setup)						\
++		KEEP(*(.init.setup))					\
+ 		VMLINUX_SYMBOL(__setup_end) = .;
+ 
+ #define INIT_CALLS_LEVEL(level)						\
+ 		VMLINUX_SYMBOL(__initcall##level##_start) = .;		\
+-		*(.initcall##level##.init)				\
+-		*(.initcall##level##s.init)				\
++		KEEP(*(.initcall##level##.init))			\
++		KEEP(*(.initcall##level##s.init))			\
+ 
+ #define INIT_CALLS							\
+ 		VMLINUX_SYMBOL(__initcall_start) = .;			\
+-		*(.initcallearly.init)					\
++		KEEP(*(.initcallearly.init))				\
+ 		INIT_CALLS_LEVEL(0)					\
+ 		INIT_CALLS_LEVEL(1)					\
+ 		INIT_CALLS_LEVEL(2)					\
+@@ -660,21 +661,21 @@
+ 
+ #define CON_INITCALL							\
+ 		VMLINUX_SYMBOL(__con_initcall_start) = .;		\
+-		*(.con_initcall.init)					\
++		KEEP(*(.con_initcall.init))				\
+ 		VMLINUX_SYMBOL(__con_initcall_end) = .;
+ 
+ #define SECURITY_INITCALL						\
+ 		VMLINUX_SYMBOL(__security_initcall_start) = .;		\
+-		*(.security_initcall.init)				\
++		KEEP(*(.security_initcall.init))			\
+ 		VMLINUX_SYMBOL(__security_initcall_end) = .;
+ 
+ #ifdef CONFIG_BLK_DEV_INITRD
+ #define INIT_RAM_FS							\
+ 	. = ALIGN(4);							\
+ 	VMLINUX_SYMBOL(__initramfs_start) = .;				\
+-	*(.init.ramfs)							\
++	KEEP(*(.init.ramfs))						\
+ 	. = ALIGN(8);							\
+-	*(.init.ramfs.info)
++	KEEP(*(.init.ramfs.info))
+ #else
+ #define INIT_RAM_FS
+ #endif
+--- a/arch/arm/Makefile
++++ b/arch/arm/Makefile
+@@ -22,11 +22,16 @@ endif
+ ifeq ($(CONFIG_ARM_MODULE_PLTS),y)
+ LDFLAGS_MODULE	+= -T $(srctree)/arch/arm/kernel/module.lds
+ endif
++LDFLAGS_vmlinux += --gc-sections
+ 
+ OBJCOPYFLAGS	:=-O binary -R .comment -S
+ GZFLAGS		:=-9
+ #KBUILD_CFLAGS	+=-pipe
+ 
++ifndef CONFIG_FUNCTION_TRACER
++KBUILD_CFLAGS_KERNEL += -ffunction-sections -fdata-sections
++endif
++
+ # Never generate .eh_frame
+ KBUILD_CFLAGS	+= $(call cc-option,-fno-dwarf2-cfi-asm)
+ 
+--- a/arch/arm/kernel/vmlinux.lds.S
++++ b/arch/arm/kernel/vmlinux.lds.S
+@@ -15,13 +15,13 @@
+ #define PROC_INFO							\
+ 	. = ALIGN(4);							\
+ 	VMLINUX_SYMBOL(__proc_info_begin) = .;				\
+-	*(.proc.info.init)						\
++	KEEP(*(.proc.info.init))					\
+ 	VMLINUX_SYMBOL(__proc_info_end) = .;
+ 
+ #define IDMAP_TEXT							\
+ 	ALIGN_FUNCTION();						\
+ 	VMLINUX_SYMBOL(__idmap_text_start) = .;				\
+-	*(.idmap.text)							\
++	KEEP(*(.idmap.text))						\
+ 	VMLINUX_SYMBOL(__idmap_text_end) = .;				\
+ 	. = ALIGN(PAGE_SIZE);						\
+ 	VMLINUX_SYMBOL(__hyp_idmap_text_start) = .;			\
+@@ -102,7 +102,7 @@ SECTIONS
+ 		_stext = .;		/* Text and read-only data	*/
+ 			IDMAP_TEXT
+ 			__exception_text_start = .;
+-			*(.exception.text)
++			KEEP(*(.exception.text))
+ 			__exception_text_end = .;
+ 			IRQENTRY_TEXT
+ 			TEXT_TEXT
+@@ -126,7 +126,7 @@ SECTIONS
+ 	__ex_table : AT(ADDR(__ex_table) - LOAD_OFFSET) {
+ 		__start___ex_table = .;
+ #ifdef CONFIG_MMU
+-		*(__ex_table)
++		KEEP(*(__ex_table))
+ #endif
+ 		__stop___ex_table = .;
+ 	}
+@@ -138,12 +138,12 @@ SECTIONS
+ 	. = ALIGN(8);
+ 	.ARM.unwind_idx : {
+ 		__start_unwind_idx = .;
+-		*(.ARM.exidx*)
++		KEEP(*(.ARM.exidx*))
+ 		__stop_unwind_idx = .;
+ 	}
+ 	.ARM.unwind_tab : {
+ 		__start_unwind_tab = .;
+-		*(.ARM.extab*)
++		KEEP(*(.ARM.extab*))
+ 		__stop_unwind_tab = .;
+ 	}
+ #endif
+@@ -166,14 +166,14 @@ SECTIONS
+ 	 */
+ 	__vectors_start = .;
+ 	.vectors 0 : AT(__vectors_start) {
+-		*(.vectors)
++		KEEP(*(.vectors))
+ 	}
+ 	. = __vectors_start + SIZEOF(.vectors);
+ 	__vectors_end = .;
+ 
+ 	__stubs_start = .;
+ 	.stubs 0x1000 : AT(__stubs_start) {
+-		*(.stubs)
++		KEEP(*(.stubs))
+ 	}
+ 	. = __stubs_start + SIZEOF(.stubs);
+ 	__stubs_end = .;
+@@ -187,24 +187,24 @@ SECTIONS
+ 	}
+ 	.init.arch.info : {
+ 		__arch_info_begin = .;
+-		*(.arch.info.init)
++		KEEP(*(.arch.info.init))
+ 		__arch_info_end = .;
+ 	}
+ 	.init.tagtable : {
+ 		__tagtable_begin = .;
+-		*(.taglist.init)
++		KEEP(*(.taglist.init))
+ 		__tagtable_end = .;
+ 	}
+ #ifdef CONFIG_SMP_ON_UP
+ 	.init.smpalt : {
+ 		__smpalt_begin = .;
+-		*(.alt.smp.init)
++		KEEP(*(.alt.smp.init))
+ 		__smpalt_end = .;
+ 	}
+ #endif
+ 	.init.pv_table : {
+ 		__pv_table_begin = .;
+-		*(.pv_table)
++		KEEP(*(.pv_table))
+ 		__pv_table_end = .;
+ 	}
+ 	.init.data : {
+--- a/arch/arm/boot/compressed/Makefile
++++ b/arch/arm/boot/compressed/Makefile
+@@ -105,6 +105,7 @@ ifeq ($(CONFIG_FUNCTION_TRACER),y)
+ ORIG_CFLAGS := $(KBUILD_CFLAGS)
+ KBUILD_CFLAGS = $(subst -pg, , $(ORIG_CFLAGS))
+ endif
++KBUILD_CFLAGS_KERNEL := $(patsubst -f%-sections,,$(KBUILD_CFLAGS_KERNEL))
+ 
+ ccflags-y := -fpic -mno-single-pic-base -fno-builtin -I$(obj)
+ asflags-y := -DZIMAGE
diff --git a/target/linux/generic/patches-4.3/221-module_exports.patch b/target/linux/generic/patches-4.3/221-module_exports.patch
new file mode 100644
index 0000000..02687fe
--- /dev/null
+++ b/target/linux/generic/patches-4.3/221-module_exports.patch
@@ -0,0 +1,88 @@
+--- a/include/asm-generic/vmlinux.lds.h
++++ b/include/asm-generic/vmlinux.lds.h
+@@ -54,6 +54,16 @@
+ #define LOAD_OFFSET 0
+ #endif
+ 
++#ifndef SYMTAB_KEEP
++#define SYMTAB_KEEP KEEP(*(SORT(___ksymtab+*)))
++#define SYMTAB_KEEP_GPL KEEP(*(SORT(___ksymtab_gpl+*)))
++#endif
++
++#ifndef SYMTAB_DISCARD
++#define SYMTAB_DISCARD
++#define SYMTAB_DISCARD_GPL
++#endif
++
+ #include <linux/export.h>
+ 
+ /* Align . to a 8 byte boundary equals to maximum function alignment. */
+@@ -301,14 +311,14 @@
+ 	/* Kernel symbol table: Normal symbols */			\
+ 	__ksymtab         : AT(ADDR(__ksymtab) - LOAD_OFFSET) {		\
+ 		VMLINUX_SYMBOL(__start___ksymtab) = .;			\
+-		KEEP(*(SORT(___ksymtab+*)))				\
++		SYMTAB_KEEP						\
+ 		VMLINUX_SYMBOL(__stop___ksymtab) = .;			\
+ 	}								\
+ 									\
+ 	/* Kernel symbol table: GPL-only symbols */			\
+ 	__ksymtab_gpl     : AT(ADDR(__ksymtab_gpl) - LOAD_OFFSET) {	\
+ 		VMLINUX_SYMBOL(__start___ksymtab_gpl) = .;		\
+-		KEEP(*(SORT(___ksymtab_gpl+*)))				\
++		SYMTAB_KEEP_GPL						\
+ 		VMLINUX_SYMBOL(__stop___ksymtab_gpl) = .;		\
+ 	}								\
+ 									\
+@@ -370,7 +380,7 @@
+ 									\
+ 	/* Kernel symbol table: strings */				\
+         __ksymtab_strings : AT(ADDR(__ksymtab_strings) - LOAD_OFFSET) {	\
+-		*(__ksymtab_strings)					\
++		*(__ksymtab_strings+*)					\
+ 	}								\
+ 									\
+ 	/* __*init sections */						\
+@@ -694,6 +704,8 @@
+ 	EXIT_TEXT							\
+ 	EXIT_DATA							\
+ 	EXIT_CALL							\
++	SYMTAB_DISCARD							\
++	SYMTAB_DISCARD_GPL						\
+ 	*(.discard)							\
+ 	*(.discard.*)							\
+ 	}
+--- a/scripts/Makefile.build
++++ b/scripts/Makefile.build
+@@ -299,7 +299,7 @@ targets += $(extra-y) $(MAKECMDGOALS) $(
+ # Linker scripts preprocessor (.lds.S -> .lds)
+ # ---------------------------------------------------------------------------
+ quiet_cmd_cpp_lds_S = LDS     $@
+-      cmd_cpp_lds_S = $(CPP) $(cpp_flags) -P -C -U$(ARCH) \
++      cmd_cpp_lds_S = $(CPP) $(EXTRA_LDSFLAGS) $(cpp_flags) -P -C -U$(ARCH) \
+ 	                     -D__ASSEMBLY__ -DLINKER_SCRIPT -o $@ $<
+ 
+ $(obj)/%.lds: $(src)/%.lds.S FORCE
+--- a/include/linux/export.h
++++ b/include/linux/export.h
+@@ -52,12 +52,19 @@ extern struct module __this_module;
+ #define __CRC_SYMBOL(sym, sec)
+ #endif
+ 
++#ifdef MODULE
++#define __EXPORT_SUFFIX(sym)
++#else
++#define __EXPORT_SUFFIX(sym) "+" #sym
++#endif
++
+ /* For every exported symbol, place a struct in the __ksymtab section */
+ #define __EXPORT_SYMBOL(sym, sec)				\
+ 	extern typeof(sym) sym;					\
+ 	__CRC_SYMBOL(sym, sec)					\
+ 	static const char __kstrtab_##sym[]			\
+-	__attribute__((section("__ksymtab_strings"), aligned(1))) \
++	__attribute__((section("__ksymtab_strings"		\
++	  __EXPORT_SUFFIX(sym)), aligned(1)))			\
+ 	= VMLINUX_SYMBOL_STR(sym);				\
+ 	extern const struct kernel_symbol __ksymtab_##sym;	\
+ 	__visible const struct kernel_symbol __ksymtab_##sym	\
diff --git a/target/linux/generic/patches-4.3/230-openwrt_lzma_options.patch b/target/linux/generic/patches-4.3/230-openwrt_lzma_options.patch
new file mode 100644
index 0000000..d5bbb19
--- /dev/null
+++ b/target/linux/generic/patches-4.3/230-openwrt_lzma_options.patch
@@ -0,0 +1,58 @@
+--- a/scripts/Makefile.lib
++++ b/scripts/Makefile.lib
+@@ -324,7 +324,7 @@ cmd_bzip2 = (cat $(filter-out FORCE,$^)
+ 
+ quiet_cmd_lzma = LZMA    $@
+ cmd_lzma = (cat $(filter-out FORCE,$^) | \
+-	lzma -9 && $(call size_append, $(filter-out FORCE,$^))) > $@ || \
++	lzma e -d20 -lc1 -lp2 -pb2 -eos -si -so && $(call size_append, $(filter-out FORCE,$^))) > $@ || \
+ 	(rm -f $@ ; false)
+ 
+ quiet_cmd_lzo = LZO     $@
+--- a/scripts/gen_initramfs_list.sh
++++ b/scripts/gen_initramfs_list.sh
+@@ -226,7 +226,7 @@ cpio_list=
+ output="/dev/stdout"
+ output_file=""
+ is_cpio_compressed=
+-compr="gzip -n -9 -f"
++compr="gzip -n -9 -f -"
+ 
+ arg="$1"
+ case "$arg" in
+@@ -242,13 +242,13 @@ case "$arg" in
+ 		output=${cpio_list}
+ 		echo "$output_file" | grep -q "\.gz$" \
+                 && [ -x "`which gzip 2> /dev/null`" ] \
+-                && compr="gzip -n -9 -f"
++                && compr="gzip -n -9 -f -"
+ 		echo "$output_file" | grep -q "\.bz2$" \
+                 && [ -x "`which bzip2 2> /dev/null`" ] \
+-                && compr="bzip2 -9 -f"
++                && compr="bzip2 -9 -f -"
+ 		echo "$output_file" | grep -q "\.lzma$" \
+                 && [ -x "`which lzma 2> /dev/null`" ] \
+-                && compr="lzma -9 -f"
++                && compr="lzma e -d20 -lc1 -lp2 -pb2 -eos -si -so"
+ 		echo "$output_file" | grep -q "\.xz$" \
+                 && [ -x "`which xz 2> /dev/null`" ] \
+                 && compr="xz --check=crc32 --lzma2=dict=1MiB"
+@@ -315,7 +315,7 @@ if [ ! -z ${output_file} ]; then
+ 	if [ "${is_cpio_compressed}" = "compressed" ]; then
+ 		cat ${cpio_tfile} > ${output_file}
+ 	else
+-		(cat ${cpio_tfile} | ${compr}  - > ${output_file}) \
++		(cat ${cpio_tfile} | ${compr} > ${output_file}) \
+ 		|| (rm -f ${output_file} ; false)
+ 	fi
+ 	[ -z ${cpio_file} ] && rm ${cpio_tfile}
+--- a/lib/decompress.c
++++ b/lib/decompress.c
+@@ -48,6 +48,7 @@ static const struct compress_format comp
+ 	{ {0x1f, 0x9e}, "gzip", gunzip },
+ 	{ {0x42, 0x5a}, "bzip2", bunzip2 },
+ 	{ {0x5d, 0x00}, "lzma", unlzma },
++	{ {0x6d, 0x00}, "lzma-openwrt", unlzma },
+ 	{ {0xfd, 0x37}, "xz", unxz },
+ 	{ {0x89, 0x4c}, "lzo", unlzo },
+ 	{ {0x02, 0x21}, "lz4", unlz4 },
diff --git a/target/linux/generic/patches-4.3/250-netfilter_depends.patch b/target/linux/generic/patches-4.3/250-netfilter_depends.patch
new file mode 100644
index 0000000..e19407d
--- /dev/null
+++ b/target/linux/generic/patches-4.3/250-netfilter_depends.patch
@@ -0,0 +1,18 @@
+--- a/net/netfilter/Kconfig
++++ b/net/netfilter/Kconfig
+@@ -218,7 +218,6 @@ config NF_CONNTRACK_FTP
+ 
+ config NF_CONNTRACK_H323
+ 	tristate "H.323 protocol support"
+-	depends on IPV6 || IPV6=n
+ 	depends on NETFILTER_ADVANCED
+ 	help
+ 	  H.323 is a VoIP signalling protocol from ITU-T. As one of the most
+@@ -929,7 +928,6 @@ config NETFILTER_XT_TARGET_SECMARK
+ 
+ config NETFILTER_XT_TARGET_TCPMSS
+ 	tristate '"TCPMSS" target support'
+-	depends on IPV6 || IPV6=n
+ 	default m if NETFILTER_ADVANCED=n
+ 	---help---
+ 	  This option adds a `TCPMSS' target, which allows you to alter the
diff --git a/target/linux/generic/patches-4.3/251-sound_kconfig.patch b/target/linux/generic/patches-4.3/251-sound_kconfig.patch
new file mode 100644
index 0000000..4cb67ad
--- /dev/null
+++ b/target/linux/generic/patches-4.3/251-sound_kconfig.patch
@@ -0,0 +1,18 @@
+--- a/sound/core/Kconfig
++++ b/sound/core/Kconfig
+@@ -16,13 +16,13 @@ config SND_DMAENGINE_PCM
+ 	tristate
+ 
+ config SND_HWDEP
+-	tristate
++	tristate "Sound hardware support"
+ 
+ config SND_RAWMIDI
+ 	tristate
+ 
+ config SND_COMPRESS_OFFLOAD
+-	tristate
++	tristate "Compression offloading support"
+ 
+ # To be effective this also requires INPUT - users should say:
+ #    select SND_JACK if INPUT=y || INPUT=SND
diff --git a/target/linux/generic/patches-4.3/252-mv_cesa_depends.patch b/target/linux/generic/patches-4.3/252-mv_cesa_depends.patch
new file mode 100644
index 0000000..f54f3c7
--- /dev/null
+++ b/target/linux/generic/patches-4.3/252-mv_cesa_depends.patch
@@ -0,0 +1,10 @@
+--- a/drivers/crypto/Kconfig
++++ b/drivers/crypto/Kconfig
+@@ -163,6 +163,7 @@ config CRYPTO_DEV_MV_CESA
+ 	tristate "Marvell's Cryptographic Engine"
+ 	depends on PLAT_ORION
+ 	select CRYPTO_AES
++	select CRYPTO_HASH2
+ 	select CRYPTO_BLKCIPHER
+ 	select CRYPTO_HASH
+ 	select SRAM
diff --git a/target/linux/generic/patches-4.3/253-ssb_b43_default_on.patch b/target/linux/generic/patches-4.3/253-ssb_b43_default_on.patch
new file mode 100644
index 0000000..29d2a41
--- /dev/null
+++ b/target/linux/generic/patches-4.3/253-ssb_b43_default_on.patch
@@ -0,0 +1,29 @@
+--- a/drivers/ssb/Kconfig
++++ b/drivers/ssb/Kconfig
+@@ -29,6 +29,7 @@ config SSB_SPROM
+ config SSB_BLOCKIO
+ 	bool
+ 	depends on SSB
++	default y
+ 
+ config SSB_PCIHOST_POSSIBLE
+ 	bool
+@@ -49,7 +50,7 @@ config SSB_PCIHOST
+ config SSB_B43_PCI_BRIDGE
+ 	bool
+ 	depends on SSB_PCIHOST
+-	default n
++	default y
+ 
+ config SSB_PCMCIAHOST_POSSIBLE
+ 	bool
+--- a/drivers/bcma/Kconfig
++++ b/drivers/bcma/Kconfig
+@@ -17,6 +17,7 @@ config BCMA
+ config BCMA_BLOCKIO
+ 	bool
+ 	depends on BCMA
++	default y
+ 
+ config BCMA_HOST_PCI_POSSIBLE
+ 	bool
diff --git a/target/linux/generic/patches-4.3/254-textsearch_kconfig_hacks.patch b/target/linux/generic/patches-4.3/254-textsearch_kconfig_hacks.patch
new file mode 100644
index 0000000..a75883e
--- /dev/null
+++ b/target/linux/generic/patches-4.3/254-textsearch_kconfig_hacks.patch
@@ -0,0 +1,23 @@
+--- a/lib/Kconfig
++++ b/lib/Kconfig
+@@ -332,16 +332,16 @@ config BCH_CONST_T
+ # Textsearch support is select'ed if needed
+ #
+ config TEXTSEARCH
+-	bool
++	boolean	"Textsearch support"
+ 
+ config TEXTSEARCH_KMP
+-	tristate
++	tristate "Textsearch KMP"
+ 
+ config TEXTSEARCH_BM
+-	tristate
++	tristate "Textsearch BM"
+ 
+ config TEXTSEARCH_FSM
+-	tristate
++	tristate "Textsearch FSM"
+ 
+ config BTREE
+ 	bool
diff --git a/target/linux/generic/patches-4.3/255-lib80211_kconfig_hacks.patch b/target/linux/generic/patches-4.3/255-lib80211_kconfig_hacks.patch
new file mode 100644
index 0000000..8064b02
--- /dev/null
+++ b/target/linux/generic/patches-4.3/255-lib80211_kconfig_hacks.patch
@@ -0,0 +1,31 @@
+--- a/net/wireless/Kconfig
++++ b/net/wireless/Kconfig
+@@ -191,7 +191,7 @@ config CFG80211_WEXT_EXPORT
+ 	  wext compatibility symbols to be exported.
+ 
+ config LIB80211
+-	tristate
++	tristate "LIB80211"
+ 	default n
+ 	help
+ 	  This options enables a library of common routines used
+@@ -200,13 +200,16 @@ config LIB80211
+ 	  Drivers should select this themselves if needed.
+ 
+ config LIB80211_CRYPT_WEP
+-	tristate
++	tristate "LIB80211_CRYPT_WEP"
++	select LIB80211
+ 
+ config LIB80211_CRYPT_CCMP
+-	tristate
++	tristate "LIB80211_CRYPT_CCMP"
++	select LIB80211
+ 
+ config LIB80211_CRYPT_TKIP
+-	tristate
++	tristate "LIB80211_CRYPT_TKIP"
++	select LIB80211
+ 
+ config LIB80211_DEBUG
+ 	bool "lib80211 debugging messages"
diff --git a/target/linux/generic/patches-4.3/256-crypto_add_kconfig_prompts.patch b/target/linux/generic/patches-4.3/256-crypto_add_kconfig_prompts.patch
new file mode 100644
index 0000000..fb5d5dc
--- /dev/null
+++ b/target/linux/generic/patches-4.3/256-crypto_add_kconfig_prompts.patch
@@ -0,0 +1,47 @@
+--- a/crypto/Kconfig
++++ b/crypto/Kconfig
+@@ -32,7 +32,7 @@ config CRYPTO_FIPS
+ 	  this is.
+ 
+ config CRYPTO_ALGAPI
+-	tristate
++	tristate "ALGAPI"
+ 	select CRYPTO_ALGAPI2
+ 	help
+ 	  This option provides the API for cryptographic algorithms.
+@@ -41,7 +41,7 @@ config CRYPTO_ALGAPI2
+ 	tristate
+ 
+ config CRYPTO_AEAD
+-	tristate
++	tristate "AEAD"
+ 	select CRYPTO_AEAD2
+ 	select CRYPTO_ALGAPI
+ 
+@@ -52,7 +52,7 @@ config CRYPTO_AEAD2
+ 	select CRYPTO_RNG2
+ 
+ config CRYPTO_BLKCIPHER
+-	tristate
++	tristate "BLKCIPHER"
+ 	select CRYPTO_BLKCIPHER2
+ 	select CRYPTO_ALGAPI
+ 
+@@ -63,7 +63,7 @@ config CRYPTO_BLKCIPHER2
+ 	select CRYPTO_WORKQUEUE
+ 
+ config CRYPTO_HASH
+-	tristate
++	tristate "HASH"
+ 	select CRYPTO_HASH2
+ 	select CRYPTO_ALGAPI
+ 
+@@ -72,7 +72,7 @@ config CRYPTO_HASH2
+ 	select CRYPTO_ALGAPI2
+ 
+ config CRYPTO_RNG
+-	tristate
++	tristate "RNG"
+ 	select CRYPTO_RNG2
+ 	select CRYPTO_ALGAPI
+ 
diff --git a/target/linux/generic/patches-4.3/257-wireless_ext_kconfig_hack.patch b/target/linux/generic/patches-4.3/257-wireless_ext_kconfig_hack.patch
new file mode 100644
index 0000000..daac589
--- /dev/null
+++ b/target/linux/generic/patches-4.3/257-wireless_ext_kconfig_hack.patch
@@ -0,0 +1,22 @@
+--- a/net/wireless/Kconfig
++++ b/net/wireless/Kconfig
+@@ -1,5 +1,5 @@
+ config WIRELESS_EXT
+-	bool
++	bool "Wireless extensions"
+ 
+ config WEXT_CORE
+ 	def_bool y
+@@ -11,10 +11,10 @@ config WEXT_PROC
+ 	depends on WEXT_CORE
+ 
+ config WEXT_SPY
+-	bool
++	bool "WEXT_SPY"
+ 
+ config WEXT_PRIV
+-	bool
++	bool "WEXT_PRIV"
+ 
+ config CFG80211
+ 	tristate "cfg80211 - wireless configuration API"
diff --git a/target/linux/generic/patches-4.3/258-netfilter_netlink_kconfig_hack.patch b/target/linux/generic/patches-4.3/258-netfilter_netlink_kconfig_hack.patch
new file mode 100644
index 0000000..4206c9a
--- /dev/null
+++ b/target/linux/generic/patches-4.3/258-netfilter_netlink_kconfig_hack.patch
@@ -0,0 +1,11 @@
+--- a/net/netfilter/Kconfig
++++ b/net/netfilter/Kconfig
+@@ -10,7 +10,7 @@ config NETFILTER_INGRESS
+ 	  infrastructure.
+ 
+ config NETFILTER_NETLINK
+-	tristate
++	tristate "Netfilter NFNETLINK interface"
+ 
+ config NETFILTER_NETLINK_ACCT
+ tristate "Netfilter NFACCT over NFNETLINK interface"
diff --git a/target/linux/generic/patches-4.3/259-regmap_dynamic.patch b/target/linux/generic/patches-4.3/259-regmap_dynamic.patch
new file mode 100644
index 0000000..3259197
--- /dev/null
+++ b/target/linux/generic/patches-4.3/259-regmap_dynamic.patch
@@ -0,0 +1,87 @@
+--- a/drivers/base/regmap/Kconfig
++++ b/drivers/base/regmap/Kconfig
+@@ -3,29 +3,35 @@
+ # subsystems should select the appropriate symbols.
+ 
+ config REGMAP
+-	default y if (REGMAP_I2C || REGMAP_SPI || REGMAP_SPMI || REGMAP_AC97 || REGMAP_MMIO || REGMAP_IRQ)
+ 	select LZO_COMPRESS
+ 	select LZO_DECOMPRESS
+ 	select IRQ_DOMAIN if REGMAP_IRQ
+-	bool
++	tristate "Regmap"
+ 
+ config REGMAP_AC97
++	select REGMAP
+ 	tristate
+ 
+ config REGMAP_I2C
+-	tristate
++	tristate "Regmap I2C"
++	select REGMAP
+ 	depends on I2C
+ 
+ config REGMAP_SPI
+-	tristate
++	tristate "Regmap SPI"
++	select REGMAP
++	depends on SPI_MASTER
+ 	depends on SPI
+ 
+ config REGMAP_SPMI
++	select REGMAP
+ 	tristate
+ 	depends on SPMI
+ 
+ config REGMAP_MMIO
+-	tristate
++	tristate "Regmap MMIO"
++	select REGMAP
+ 
+ config REGMAP_IRQ
++	select REGMAP
+ 	bool
+--- a/include/linux/regmap.h
++++ b/include/linux/regmap.h
+@@ -65,7 +65,7 @@ struct reg_sequence {
+ 	unsigned int delay_us;
+ };
+ 
+-#ifdef CONFIG_REGMAP
++#if IS_ENABLED(CONFIG_REGMAP)
+ 
+ enum regmap_endian {
+ 	/* Unspecified -> 0 -> Backwards compatible default */
+--- a/drivers/base/regmap/Makefile
++++ b/drivers/base/regmap/Makefile
+@@ -1,9 +1,11 @@
+ # For include/trace/define_trace.h to include trace.h
+ CFLAGS_regmap.o := -I$(src)
+ 
+-obj-$(CONFIG_REGMAP) += regmap.o regcache.o
+-obj-$(CONFIG_REGMAP) += regcache-rbtree.o regcache-lzo.o regcache-flat.o
+-obj-$(CONFIG_DEBUG_FS) += regmap-debugfs.o
++regmap-core-objs = regmap.o regcache.o regcache-rbtree.o regcache-lzo.o regcache-flat.o
++ifdef CONFIG_DEBUG_FS
++regmap-core-objs += regmap-debugfs.o
++endif
++obj-$(CONFIG_REGMAP) += regmap-core.o
+ obj-$(CONFIG_REGMAP_AC97) += regmap-ac97.o
+ obj-$(CONFIG_REGMAP_I2C) += regmap-i2c.o
+ obj-$(CONFIG_REGMAP_SPI) += regmap-spi.o
+--- a/drivers/base/regmap/regmap.c
++++ b/drivers/base/regmap/regmap.c
+@@ -13,6 +13,7 @@
+ #include <linux/device.h>
+ #include <linux/slab.h>
+ #include <linux/export.h>
++#include <linux/module.h>
+ #include <linux/mutex.h>
+ #include <linux/err.h>
+ #include <linux/of.h>
+@@ -2852,3 +2853,5 @@ static int __init regmap_initcall(void)
+ 	return 0;
+ }
+ postcore_initcall(regmap_initcall);
++
++MODULE_LICENSE("GPL");
diff --git a/target/linux/generic/patches-4.3/260-crypto_test_dependencies.patch b/target/linux/generic/patches-4.3/260-crypto_test_dependencies.patch
new file mode 100644
index 0000000..c5606a0
--- /dev/null
+++ b/target/linux/generic/patches-4.3/260-crypto_test_dependencies.patch
@@ -0,0 +1,38 @@
+--- a/crypto/Kconfig
++++ b/crypto/Kconfig
+@@ -119,11 +119,11 @@ config CRYPTO_MANAGER
+ 
+ config CRYPTO_MANAGER2
+ 	def_tristate CRYPTO_MANAGER || (CRYPTO_MANAGER!=n && CRYPTO_ALGAPI=y)
+-	select CRYPTO_AEAD2
+-	select CRYPTO_HASH2
+-	select CRYPTO_BLKCIPHER2
+-	select CRYPTO_PCOMP2
+-	select CRYPTO_AKCIPHER2
++	select CRYPTO_AEAD2 if !CRYPTO_MANAGER_DISABLE_TESTS
++	select CRYPTO_HASH2 if !CRYPTO_MANAGER_DISABLE_TESTS
++	select CRYPTO_BLKCIPHER2 if !CRYPTO_MANAGER_DISABLE_TESTS
++	select CRYPTO_PCOMP2 if !CRYPTO_MANAGER_DISABLE_TESTS
++	select CRYPTO_AKCIPHER2 if !CRYPTO_MANAGER_DISABLE_TESTS
+ 
+ config CRYPTO_USER
+ 	tristate "Userspace cryptographic algorithm configuration"
+--- a/crypto/algboss.c
++++ b/crypto/algboss.c
+@@ -248,12 +248,16 @@ static int cryptomgr_schedule_test(struc
+ 	type = alg->cra_flags;
+ 
+ 	/* This piece of crap needs to disappear into per-type test hooks. */
++#ifdef CONFIG_CRYPTO_MANAGER_DISABLE_TESTS
++	type |= CRYPTO_ALG_TESTED;
++#else
+ 	if (!((type ^ CRYPTO_ALG_TYPE_BLKCIPHER) &
+ 	      CRYPTO_ALG_TYPE_BLKCIPHER_MASK) && !(type & CRYPTO_ALG_GENIV) &&
+ 	    ((alg->cra_flags & CRYPTO_ALG_TYPE_MASK) ==
+ 	     CRYPTO_ALG_TYPE_BLKCIPHER ? alg->cra_blkcipher.ivsize :
+ 					 alg->cra_ablkcipher.ivsize))
+ 		type |= CRYPTO_ALG_TESTED;
++#endif
+ 
+ 	param->type = type;
+ 
diff --git a/target/linux/generic/patches-4.3/262-compressor_kconfig_hack.patch b/target/linux/generic/patches-4.3/262-compressor_kconfig_hack.patch
new file mode 100644
index 0000000..13a51cf
--- /dev/null
+++ b/target/linux/generic/patches-4.3/262-compressor_kconfig_hack.patch
@@ -0,0 +1,36 @@
+--- a/lib/Kconfig
++++ b/lib/Kconfig
+@@ -216,26 +216,26 @@ config 842_DECOMPRESS
+ 	tristate
+ 
+ config ZLIB_INFLATE
+-	tristate
++	tristate "ZLIB inflate support"
+ 
+ config ZLIB_DEFLATE
+-	tristate
++	tristate "ZLIB deflate support"
+ 	select BITREVERSE
+ 
+ config LZO_COMPRESS
+-	tristate
++	tristate "LZO compress support"
+ 
+ config LZO_DECOMPRESS
+-	tristate
++	tristate "LZO decompress support"
+ 
+ config LZ4_COMPRESS
+-	tristate
++	tristate "LZ4 compress support"
+ 
+ config LZ4HC_COMPRESS
+-	tristate
++	tristate "LZ4HC compress support"
+ 
+ config LZ4_DECOMPRESS
+-	tristate
++	tristate "LZ4 decompress support"
+ 
+ source "lib/xz/Kconfig"
+ 
diff --git a/target/linux/generic/patches-4.3/270-uapi-kernel.h-glibc-specific-inclusion-of-sysinfo.h.patch b/target/linux/generic/patches-4.3/270-uapi-kernel.h-glibc-specific-inclusion-of-sysinfo.h.patch
new file mode 100644
index 0000000..762f498
--- /dev/null
+++ b/target/linux/generic/patches-4.3/270-uapi-kernel.h-glibc-specific-inclusion-of-sysinfo.h.patch
@@ -0,0 +1,34 @@
+From 8b05e325824d3b38e52a7748b3b5dc34dc1c0f6d Mon Sep 17 00:00:00 2001
+From: David Heidelberger <david.heidelberger@ixit.cz>
+Date: Mon, 29 Jun 2015 14:37:54 +0200
+Subject: [PATCH 1/3] uapi/kernel.h: glibc specific inclusion of sysinfo.h
+
+including sysinfo.h from kernel.h makes no sense whatsoever,
+but removing it breaks glibc's userspace header,
+which includes kernel.h instead of sysinfo.h from their sys/sysinfo.h.
+this seems to be a historical mistake.
+on musl, including any header that uses kernel.h directly or indirectly
+plus sys/sysinfo.h will produce a compile error due to redefinition of
+struct sysinfo from sys/sysinfo.h.
+so for now, only include it on glibc or when including from kernel
+in order not to break their headers.
+
+Signed-off-by: John Spencer <maillist-linux@barfooze.de>
+Signed-off-by: David Heidelberger <david.heidelberger@ixit.cz>
+Signed-off-by: Jonas Gorski <jogo@openwrt.org>
+---
+ include/uapi/linux/kernel.h | 2 ++
+ 1 file changed, 2 insertions(+)
+
+--- a/include/uapi/linux/kernel.h
++++ b/include/uapi/linux/kernel.h
+@@ -1,7 +1,9 @@
+ #ifndef _UAPI_LINUX_KERNEL_H
+ #define _UAPI_LINUX_KERNEL_H
+ 
++#if defined(__KERNEL__) || defined( __GLIBC__)
+ #include <linux/sysinfo.h>
++#endif
+ 
+ /*
+  * 'kernel.h' contains some often-used function prototypes etc
diff --git a/target/linux/generic/patches-4.3/271-uapi-libc-compat.h-do-not-rely-on-__GLIBC__.patch b/target/linux/generic/patches-4.3/271-uapi-libc-compat.h-do-not-rely-on-__GLIBC__.patch
new file mode 100644
index 0000000..61d3873
--- /dev/null
+++ b/target/linux/generic/patches-4.3/271-uapi-libc-compat.h-do-not-rely-on-__GLIBC__.patch
@@ -0,0 +1,81 @@
+From f972afc2509eebcb00d370256c55b112a3b5ffca Mon Sep 17 00:00:00 2001
+From: David Heidelberger <david.heidelberger@ixit.cz>
+Date: Mon, 29 Jun 2015 16:50:40 +0200
+Subject: [PATCH 2/3] uapi/libc-compat.h: do not rely on __GLIBC__
+
+Musl provides the same structs as glibc, but does not provide a define to
+allow its detection. Since the absence of __GLIBC__ also can mean that it
+is included from the kernel, change the __GLIBC__ detection to
+!__KERNEL__, which should always be true when included from userspace.
+
+Signed-off-by: John Spencer <maillist-linux@barfooze.de>
+Tested-by: David Heidelberger <david.heidelberger@ixit.cz>
+Signed-off-by: Jonas Gorski <jogo@openwrt.org>
+---
+ include/uapi/linux/libc-compat.h | 18 +++++++++---------
+ 1 file changed, 9 insertions(+), 9 deletions(-)
+
+--- a/include/uapi/linux/libc-compat.h
++++ b/include/uapi/linux/libc-compat.h
+@@ -48,13 +48,13 @@
+ #ifndef _UAPI_LIBC_COMPAT_H
+ #define _UAPI_LIBC_COMPAT_H
+ 
+-/* We have included glibc headers... */
+-#if defined(__GLIBC__)
++/* We have included libc headers... */
++#if !defined(__KERNEL__)
+ 
+-/* Coordinate with glibc netinet/in.h header. */
++/* Coordinate with libc netinet/in.h header. */
+ #if defined(_NETINET_IN_H)
+ 
+-/* GLIBC headers included first so don't define anything
++/* LIBC headers included first so don't define anything
+  * that would already be defined. */
+ #define __UAPI_DEF_IN_ADDR		0
+ #define __UAPI_DEF_IN_IPPROTO		0
+@@ -68,7 +68,7 @@
+  * if the glibc code didn't define them. This guard matches
+  * the guard in glibc/inet/netinet/in.h which defines the
+  * additional in6_addr macros e.g. s6_addr16, and s6_addr32. */
+-#if defined(__USE_MISC) || defined (__USE_GNU)
++#if !defined(__GLIBC__) || defined(__USE_MISC) || defined (__USE_GNU)
+ #define __UAPI_DEF_IN6_ADDR_ALT		0
+ #else
+ #define __UAPI_DEF_IN6_ADDR_ALT		1
+@@ -83,7 +83,7 @@
+ #else
+ 
+ /* Linux headers included first, and we must define everything
+- * we need. The expectation is that glibc will check the
++ * we need. The expectation is that the libc will check the
+  * __UAPI_DEF_* defines and adjust appropriately. */
+ #define __UAPI_DEF_IN_ADDR		1
+ #define __UAPI_DEF_IN_IPPROTO		1
+@@ -93,7 +93,7 @@
+ #define __UAPI_DEF_IN_CLASS		1
+ 
+ #define __UAPI_DEF_IN6_ADDR		1
+-/* We unconditionally define the in6_addr macros and glibc must
++/* We unconditionally define the in6_addr macros and the libc must
+  * coordinate. */
+ #define __UAPI_DEF_IN6_ADDR_ALT		1
+ #define __UAPI_DEF_SOCKADDR_IN6		1
+@@ -115,7 +115,7 @@
+ /* If we did not see any headers from any supported C libraries,
+  * or we are being included in the kernel, then define everything
+  * that we need. */
+-#else /* !defined(__GLIBC__) */
++#else /* defined(__KERNEL__) */
+ 
+ /* Definitions for in.h */
+ #define __UAPI_DEF_IN_ADDR		1
+@@ -138,6 +138,6 @@
+ /* Definitions for xattr.h */
+ #define __UAPI_DEF_XATTR		1
+ 
+-#endif /* __GLIBC__ */
++#endif /* __KERNEL__ */
+ 
+ #endif /* _UAPI_LIBC_COMPAT_H */
diff --git a/target/linux/generic/patches-4.3/272-uapi-if_ether.h-prevent-redefinition-of-struct-ethhd.patch b/target/linux/generic/patches-4.3/272-uapi-if_ether.h-prevent-redefinition-of-struct-ethhd.patch
new file mode 100644
index 0000000..ff7677f
--- /dev/null
+++ b/target/linux/generic/patches-4.3/272-uapi-if_ether.h-prevent-redefinition-of-struct-ethhd.patch
@@ -0,0 +1,67 @@
+From fcbb6fed85ea9ff4feb4f1ebd4f0f235fdaf06b6 Mon Sep 17 00:00:00 2001
+From: David Heidelberger <david.heidelberger@ixit.cz>
+Date: Mon, 29 Jun 2015 16:53:03 +0200
+Subject: [PATCH 3/3] uapi/if_ether.h: prevent redefinition of struct ethhdr
+
+Musl provides its own ethhdr struct definition. Add a guard to prevent
+its definition of the appropriate musl header has already been included.
+
+Signed-off-by: John Spencer <maillist-linux@barfooze.de>
+Tested-by: David Heidelberger <david.heidelberger@ixit.cz>
+Signed-off-by: Jonas Gorski <jogo@openwrt.org>
+---
+ include/uapi/linux/if_ether.h    |  3 +++
+ include/uapi/linux/libc-compat.h | 11 +++++++++++
+ 2 files changed, 14 insertions(+)
+
+--- a/include/uapi/linux/if_ether.h
++++ b/include/uapi/linux/if_ether.h
+@@ -22,6 +22,7 @@
+ #define _UAPI_LINUX_IF_ETHER_H
+ 
+ #include <linux/types.h>
++#include <linux/libc-compat.h>
+ 
+ /*
+  *	IEEE 802.3 Ethernet magic constants.  The frame sizes omit the preamble
+@@ -135,11 +136,13 @@
+  *	This is an Ethernet frame header.
+  */
+ 
++#if __UAPI_DEF_ETHHDR
+ struct ethhdr {
+ 	unsigned char	h_dest[ETH_ALEN];	/* destination eth addr	*/
+ 	unsigned char	h_source[ETH_ALEN];	/* source ether addr	*/
+ 	__be16		h_proto;		/* packet type ID field	*/
+ } __attribute__((packed));
++#endif
+ 
+ 
+ #endif /* _UAPI_LINUX_IF_ETHER_H */
+--- a/include/uapi/linux/libc-compat.h
++++ b/include/uapi/linux/libc-compat.h
+@@ -51,6 +51,14 @@
+ /* We have included libc headers... */
+ #if !defined(__KERNEL__)
+ 
++/* musl defines the ethhdr struct itself in its netinet/if_ether.h.
++ * Glibc just includes the kernel header and uses a different guard. */
++#if defined(_NETINET_IF_ETHER_H)
++#define __UAPI_DEF_ETHHDR		0
++#else
++#define __UAPI_DEF_ETHHDR		1
++#endif
++
+ /* Coordinate with libc netinet/in.h header. */
+ #if defined(_NETINET_IN_H)
+ 
+@@ -117,6 +125,9 @@
+  * that we need. */
+ #else /* defined(__KERNEL__) */
+ 
++/* Definitions for if_ether.h */
++#define __UAPI_DEF_ETHHDR 		1
++
+ /* Definitions for in.h */
+ #define __UAPI_DEF_IN_ADDR		1
+ #define __UAPI_DEF_IN_IPPROTO		1
diff --git a/target/linux/generic/patches-4.3/300-mips_expose_boot_raw.patch b/target/linux/generic/patches-4.3/300-mips_expose_boot_raw.patch
new file mode 100644
index 0000000..99be91d
--- /dev/null
+++ b/target/linux/generic/patches-4.3/300-mips_expose_boot_raw.patch
@@ -0,0 +1,39 @@
+From: Mark Miller <mark@mirell.org>
+
+This exposes the CONFIG_BOOT_RAW symbol in Kconfig. This is needed on
+certain Broadcom chipsets running CFE in order to load the kernel.
+
+Signed-off-by: Mark Miller <mark@mirell.org>
+Acked-by: Rob Landley <rob@landley.net>
+---
+--- a/arch/mips/Kconfig
++++ b/arch/mips/Kconfig
+@@ -1003,9 +1003,6 @@ config FW_ARC
+ config ARCH_MAY_HAVE_PC_FDC
+ 	bool
+ 
+-config BOOT_RAW
+-	bool
+-
+ config CEVT_BCM1480
+ 	bool
+ 
+@@ -2733,6 +2730,18 @@ choice
+ 		  if you don't intend to always append a DTB.
+ endchoice
+ 
++config BOOT_RAW
++	bool "Enable the kernel to be executed from the load address"
++	default n
++	help
++	 Allow the kernel to be executed from the load address for
++	 bootloaders which cannot read the ELF format. This places
++	 a jump to start_kernel at the load address.
++
++	 If unsure, say N.
++
++
++
+ endmenu
+ 
+ config LOCKDEP_SUPPORT
diff --git a/target/linux/generic/patches-4.3/301-mips_image_cmdline_hack.patch b/target/linux/generic/patches-4.3/301-mips_image_cmdline_hack.patch
new file mode 100644
index 0000000..44c646a
--- /dev/null
+++ b/target/linux/generic/patches-4.3/301-mips_image_cmdline_hack.patch
@@ -0,0 +1,28 @@
+--- a/arch/mips/Kconfig
++++ b/arch/mips/Kconfig
+@@ -1091,6 +1091,10 @@ config SYNC_R4K
+ config MIPS_MACHINE
+ 	def_bool n
+ 
++config IMAGE_CMDLINE_HACK
++	bool "OpenWrt specific image command line hack"
++	default n
++
+ config NO_IOPORT_MAP
+ 	def_bool n
+ 
+--- a/arch/mips/kernel/head.S
++++ b/arch/mips/kernel/head.S
+@@ -80,6 +80,12 @@ FEXPORT(__kernel_entry)
+ 	j	kernel_entry
+ #endif
+ 
++#ifdef CONFIG_IMAGE_CMDLINE_HACK
++	.ascii	"CMDLINE:"
++EXPORT(__image_cmdline)
++	.fill	0x400
++#endif /* CONFIG_IMAGE_CMDLINE_HACK */
++
+ 	__REF
+ 
+ NESTED(kernel_entry, 16, sp)			# kernel entry point
diff --git a/target/linux/generic/patches-4.3/302-mips_no_branch_likely.patch b/target/linux/generic/patches-4.3/302-mips_no_branch_likely.patch
new file mode 100644
index 0000000..44c6b04
--- /dev/null
+++ b/target/linux/generic/patches-4.3/302-mips_no_branch_likely.patch
@@ -0,0 +1,11 @@
+--- a/arch/mips/Makefile
++++ b/arch/mips/Makefile
+@@ -87,7 +87,7 @@ all-$(CONFIG_SYS_SUPPORTS_ZBOOT)+= vmlin
+ # machines may also.  Since BFD is incredibly buggy with respect to
+ # crossformat linking we rely on the elf2ecoff tool for format conversion.
+ #
+-cflags-y			+= -G 0 -mno-abicalls -fno-pic -pipe
++cflags-y			+= -G 0 -mno-abicalls -fno-pic -pipe -mno-branch-likely
+ cflags-y			+= -msoft-float
+ LDFLAGS_vmlinux			+= -G 0 -static -n -nostdlib --gc-sections
+ KBUILD_AFLAGS_MODULE		+= -mlong-calls
diff --git a/target/linux/generic/patches-4.3/304-mips_disable_fpu.patch b/target/linux/generic/patches-4.3/304-mips_disable_fpu.patch
new file mode 100644
index 0000000..cceb36f
--- /dev/null
+++ b/target/linux/generic/patches-4.3/304-mips_disable_fpu.patch
@@ -0,0 +1,106 @@
+From:   Manuel Lauss <manuel.lauss@gmail.com>

+Subject: [RFC PATCH v4 2/2] MIPS: make FPU emulator optional

+Date:   Mon,  7 Apr 2014 12:57:04 +0200

+Message-Id: <1396868224-252888-2-git-send-email-manuel.lauss@gmail.com>

+

+This small patch makes the MIPS FPU emulator optional. The kernel

+kills float-users on systems without a hardware FPU by sending a SIGILL.

+

+Disabling the emulator shrinks vmlinux by about 54kBytes (32bit,

+optimizing for size).

+

+Signed-off-by: Manuel Lauss <manuel.lauss@gmail.com>

+---

+v4: rediffed because of patch 1/2, should now work with micromips as well

+v3: updated patch description with size savings.

+v2: incorporated changes suggested by Jonas Gorski

+    force the fpu emulator on for micromips: relocating the parts

+    of the mmips code in the emulator to other areas would be a

+    much larger change; I went the cheap route instead with this.

+

+ arch/mips/Kbuild                     |  2 +-

+ arch/mips/Kconfig                    | 14 ++++++++++++++

+ arch/mips/include/asm/fpu.h          |  5 +++--

+ arch/mips/include/asm/fpu_emulator.h | 15 +++++++++++++++

+ 4 files changed, 33 insertions(+), 3 deletions(-)

+

+--- a/arch/mips/Kconfig
++++ b/arch/mips/Kconfig
+@@ -2680,6 +2680,20 @@ config MIPS_O32_FP64_SUPPORT
+ 
+ 	  If unsure, say N.
+ 
++config MIPS_FPU_EMULATOR
++	bool "MIPS FPU Emulator"
++	default y
++	help
++	  This option lets you disable the built-in MIPS FPU (Coprocessor 1)
++	  emulator, which handles floating-point instructions on processors
++	  without a hardware FPU.  It is generally a good idea to keep the
++	  emulator built-in, unless you are perfectly sure you have a
++	  complete soft-float environment.  With the emulator disabled, all
++	  users of float operations will be killed with an illegal instr-
++	  uction exception.
++
++	  Say Y, please.
++
+ config USE_OF
+ 	bool
+ 	select OF
+--- a/arch/mips/Makefile
++++ b/arch/mips/Makefile
+@@ -285,7 +285,7 @@ OBJCOPYFLAGS		+= --remove-section=.regin
+ head-y := arch/mips/kernel/head.o
+ 
+ libs-y			+= arch/mips/lib/
+-libs-y			+= arch/mips/math-emu/
++libs-$(CONFIG_MIPS_FPU_EMULATOR)	+= arch/mips/math-emu/
+ 
+ # See arch/mips/Kbuild for content of core part of the kernel
+ core-y += arch/mips/
+--- a/arch/mips/include/asm/fpu.h
++++ b/arch/mips/include/asm/fpu.h
+@@ -223,8 +223,10 @@ static inline int init_fpu(void)
+ 		/* Restore FRE */
+ 		write_c0_config5(config5);
+ 		enable_fpu_hazard();
+-	} else
++	} else if (IS_ENABLED(CONFIG_MIPS_FPU_EMULATOR))
+ 		fpu_emulator_init_fpu();
++	else
++		ret = SIGILL;
+ 
+ 	return ret;
+ }
+--- a/arch/mips/include/asm/fpu_emulator.h
++++ b/arch/mips/include/asm/fpu_emulator.h
+@@ -30,6 +30,7 @@
+ #include <asm/local.h>
+ #include <asm/processor.h>
+ 
++#ifdef CONFIG_MIPS_FPU_EMULATOR
+ #ifdef CONFIG_DEBUG_FS
+ 
+ struct mips_fpu_emulator_stats {
+@@ -66,6 +67,21 @@ extern int do_dsemulret(struct pt_regs *
+ extern int fpu_emulator_cop1Handler(struct pt_regs *xcp,
+ 				    struct mips_fpu_struct *ctx, int has_fpu,
+ 				    void *__user *fault_addr);
++#else	/* no CONFIG_MIPS_FPU_EMULATOR */
++static inline int do_dsemulret(struct pt_regs *xcp)
++{
++	return 0;	/* 0 means error, should never get here anyway */
++}
++
++static inline int fpu_emulator_cop1Handler(struct pt_regs *xcp,
++				struct mips_fpu_struct *ctx, int has_fpu,
++				void *__user *fault_addr)
++{
++	*fault_addr = NULL;
++	return SIGILL;	/* we don't speak MIPS FPU */
++}
++#endif	/* CONFIG_MIPS_FPU_EMULATOR */
++
+ int process_fpemu_return(int sig, void __user *fault_addr,
+ 			 unsigned long fcr31);
+ int mm_isBranchInstr(struct pt_regs *regs, struct mm_decoded_insn dec_insn,
diff --git a/target/linux/generic/patches-4.3/305-mips_module_reloc.patch b/target/linux/generic/patches-4.3/305-mips_module_reloc.patch
new file mode 100644
index 0000000..8b3975f
--- /dev/null
+++ b/target/linux/generic/patches-4.3/305-mips_module_reloc.patch
@@ -0,0 +1,352 @@
+--- a/arch/mips/Makefile
++++ b/arch/mips/Makefile
+@@ -90,8 +90,13 @@ all-$(CONFIG_SYS_SUPPORTS_ZBOOT)+= vmlin
+ cflags-y			+= -G 0 -mno-abicalls -fno-pic -pipe -mno-branch-likely
+ cflags-y			+= -msoft-float
+ LDFLAGS_vmlinux			+= -G 0 -static -n -nostdlib --gc-sections
++ifdef CONFIG_64BIT
+ KBUILD_AFLAGS_MODULE		+= -mlong-calls
+ KBUILD_CFLAGS_MODULE		+= -mlong-calls
++else
++KBUILD_AFLAGS_MODULE		+= -mno-long-calls
++KBUILD_CFLAGS_MODULE		+= -mno-long-calls
++endif
+ 
+ ifndef CONFIG_FUNCTION_TRACER
+ KBUILD_CFLAGS_KERNEL		+= -ffunction-sections -fdata-sections
+--- a/arch/mips/include/asm/module.h
++++ b/arch/mips/include/asm/module.h
+@@ -11,6 +11,11 @@ struct mod_arch_specific {
+ 	const struct exception_table_entry *dbe_start;
+ 	const struct exception_table_entry *dbe_end;
+ 	struct mips_hi16 *r_mips_hi16_list;
++
++	void *phys_plt_tbl;
++	void *virt_plt_tbl;
++	unsigned int phys_plt_offset;
++	unsigned int virt_plt_offset;
+ };
+ 
+ typedef uint8_t Elf64_Byte;		/* Type for a 8-bit quantity.  */
+--- a/arch/mips/kernel/module.c
++++ b/arch/mips/kernel/module.c
+@@ -43,14 +43,221 @@ struct mips_hi16 {
+ static LIST_HEAD(dbe_list);
+ static DEFINE_SPINLOCK(dbe_lock);
+ 
+-#ifdef MODULE_START
++/*
++ * Get the potential max trampolines size required of the init and
++ * non-init sections. Only used if we cannot find enough contiguous
++ * physically mapped memory to put the module into.
++ */
++static unsigned int
++get_plt_size(const Elf_Ehdr *hdr, const Elf_Shdr *sechdrs,
++             const char *secstrings, unsigned int symindex, bool is_init)
++{
++	unsigned long ret = 0;
++	unsigned int i, j;
++	Elf_Sym *syms;
++
++	/* Everything marked ALLOC (this includes the exported symbols) */
++	for (i = 1; i < hdr->e_shnum; ++i) {
++		unsigned int info = sechdrs[i].sh_info;
++
++		if (sechdrs[i].sh_type != SHT_REL
++		    && sechdrs[i].sh_type != SHT_RELA)
++			continue;
++
++		/* Not a valid relocation section? */
++		if (info >= hdr->e_shnum)
++			continue;
++
++		/* Don't bother with non-allocated sections */
++		if (!(sechdrs[info].sh_flags & SHF_ALLOC))
++			continue;
++
++		/* If it's called *.init*, and we're not init, we're
++                   not interested */
++		if ((strstr(secstrings + sechdrs[i].sh_name, ".init") != 0)
++		    != is_init)
++			continue;
++
++		syms = (Elf_Sym *) sechdrs[symindex].sh_addr;
++		if (sechdrs[i].sh_type == SHT_REL) {
++			Elf_Mips_Rel *rel = (void *) sechdrs[i].sh_addr;
++			unsigned int size = sechdrs[i].sh_size / sizeof(*rel);
++
++			for (j = 0; j < size; ++j) {
++				Elf_Sym *sym;
++
++				if (ELF_MIPS_R_TYPE(rel[j]) != R_MIPS_26)
++					continue;
++
++				sym = syms + ELF_MIPS_R_SYM(rel[j]);
++				if (!is_init && sym->st_shndx != SHN_UNDEF)
++					continue;
++
++				ret += 4 * sizeof(int);
++			}
++		} else {
++			Elf_Mips_Rela *rela = (void *) sechdrs[i].sh_addr;
++			unsigned int size = sechdrs[i].sh_size / sizeof(*rela);
++
++			for (j = 0; j < size; ++j) {
++				Elf_Sym *sym;
++
++				if (ELF_MIPS_R_TYPE(rela[j]) != R_MIPS_26)
++					continue;
++
++				sym = syms + ELF_MIPS_R_SYM(rela[j]);
++				if (!is_init && sym->st_shndx != SHN_UNDEF)
++					continue;
++
++				ret += 4 * sizeof(int);
++			}
++		}
++	}
++
++	return ret;
++}
++
++#ifndef MODULE_START
++static void *alloc_phys(unsigned long size)
++{
++	unsigned order;
++	struct page *page;
++	struct page *p;
++
++	size = PAGE_ALIGN(size);
++	order = get_order(size);
++
++	page = alloc_pages(GFP_KERNEL | __GFP_NORETRY | __GFP_NOWARN |
++			__GFP_THISNODE, order);
++	if (!page)
++		return NULL;
++
++	split_page(page, order);
++
++	/* mark all pages except for the last one */
++	for (p = page; p + 1 < page + (size >> PAGE_SHIFT); ++p)
++		set_bit(PG_owner_priv_1, &p->flags);
++
++	for (p = page + (size >> PAGE_SHIFT); p < page + (1 << order); ++p)
++		__free_page(p);
++
++	return page_address(page);
++}
++#endif
++
++static void free_phys(void *ptr)
++{
++	struct page *page;
++	bool free;
++
++	page = virt_to_page(ptr);
++	do {
++		free = test_and_clear_bit(PG_owner_priv_1, &page->flags);
++		__free_page(page);
++		page++;
++	} while (free);
++}
++
++
+ void *module_alloc(unsigned long size)
+ {
++#ifdef MODULE_START
+ 	return __vmalloc_node_range(size, 1, MODULE_START, MODULE_END,
+ 				GFP_KERNEL, PAGE_KERNEL, 0, NUMA_NO_NODE,
+ 				__builtin_return_address(0));
++#else
++	void *ptr;
++
++	if (size == 0)
++		return NULL;
++
++	ptr = alloc_phys(size);
++
++	/* If we failed to allocate physically contiguous memory,
++	 * fall back to regular vmalloc. The module loader code will
++	 * create jump tables to handle long jumps */
++	if (!ptr)
++		return vmalloc(size);
++
++	return ptr;
++#endif
+ }
++
++static inline bool is_phys_addr(void *ptr)
++{
++#ifdef CONFIG_64BIT
++	return (KSEGX((unsigned long)ptr) == CKSEG0);
++#else
++	return (KSEGX(ptr) == KSEG0);
+ #endif
++}
++
++/* Free memory returned from module_alloc */
++void module_memfree(void *module_region)
++{
++	if (is_phys_addr(module_region))
++		free_phys(module_region);
++	else
++		vfree(module_region);
++}
++
++static void *__module_alloc(int size, bool phys)
++{
++	void *ptr;
++
++	if (phys)
++		ptr = kmalloc(size, GFP_KERNEL);
++	else
++		ptr = vmalloc(size);
++	return ptr;
++}
++
++static void __module_free(void *ptr)
++{
++	if (is_phys_addr(ptr))
++		kfree(ptr);
++	else
++		vfree(ptr);
++}
++
++int module_frob_arch_sections(Elf_Ehdr *hdr, Elf_Shdr *sechdrs,
++			      char *secstrings, struct module *mod)
++{
++	unsigned int symindex = 0;
++	unsigned int core_size, init_size;
++	int i;
++
++	mod->arch.phys_plt_offset = 0;
++	mod->arch.virt_plt_offset = 0;
++	mod->arch.phys_plt_tbl = NULL;
++	mod->arch.virt_plt_tbl = NULL;
++
++	if (IS_ENABLED(CONFIG_64BIT))
++		return 0;
++
++	for (i = 1; i < hdr->e_shnum; i++)
++		if (sechdrs[i].sh_type == SHT_SYMTAB)
++			symindex = i;
++
++	core_size = get_plt_size(hdr, sechdrs, secstrings, symindex, false);
++	init_size = get_plt_size(hdr, sechdrs, secstrings, symindex, true);
++
++	if ((core_size + init_size) == 0)
++		return 0;
++
++	mod->arch.phys_plt_tbl = __module_alloc(core_size + init_size, 1);
++	if (!mod->arch.phys_plt_tbl)
++		return -ENOMEM;
++
++	mod->arch.virt_plt_tbl = __module_alloc(core_size + init_size, 0);
++	if (!mod->arch.virt_plt_tbl) {
++		__module_free(mod->arch.phys_plt_tbl);
++		mod->arch.phys_plt_tbl = NULL;
++		return -ENOMEM;
++	}
++
++	return 0;
++}
+ 
+ int apply_r_mips_none(struct module *me, u32 *location, Elf_Addr v)
+ {
+@@ -64,8 +271,39 @@ static int apply_r_mips_32_rel(struct mo
+ 	return 0;
+ }
+ 
++static Elf_Addr add_plt_entry_to(unsigned *plt_offset,
++				 void *start, Elf_Addr v)
++{
++	unsigned *tramp = start + *plt_offset;
++	*plt_offset += 4 * sizeof(int);
++
++	/* adjust carry for addiu */
++	if (v & 0x00008000)
++		v += 0x10000;
++
++	tramp[0] = 0x3c190000 | (v >> 16);      /* lui t9, hi16 */
++	tramp[1] = 0x27390000 | (v & 0xffff);   /* addiu t9, t9, lo16 */
++	tramp[2] = 0x03200008;                  /* jr t9 */
++	tramp[3] = 0x00000000;                  /* nop */
++
++	return (Elf_Addr) tramp;
++}
++
++static Elf_Addr add_plt_entry(struct module *me, void *location, Elf_Addr v)
++{
++	if (is_phys_addr(location))
++		return add_plt_entry_to(&me->arch.phys_plt_offset,
++				me->arch.phys_plt_tbl, v);
++	else
++		return add_plt_entry_to(&me->arch.virt_plt_offset,
++				me->arch.virt_plt_tbl, v);
++
++}
++
+ static int apply_r_mips_26_rel(struct module *me, u32 *location, Elf_Addr v)
+ {
++	u32 ofs = *location & 0x03ffffff;
++
+ 	if (v % 4) {
+ 		pr_err("module %s: dangerous R_MIPS_26 REL relocation\n",
+ 		       me->name);
+@@ -73,14 +311,17 @@ static int apply_r_mips_26_rel(struct mo
+ 	}
+ 
+ 	if ((v & 0xf0000000) != (((unsigned long)location + 4) & 0xf0000000)) {
+-		printk(KERN_ERR
+-		       "module %s: relocation overflow\n",
+-		       me->name);
+-		return -ENOEXEC;
++		v = add_plt_entry(me, location, v + (ofs << 2));
++		if (!v) {
++			printk(KERN_ERR
++				"module %s: relocation overflow\n", me->name);
++			return -ENOEXEC;
++		}
++		ofs = 0;
+ 	}
+ 
+ 	*location = (*location & ~0x03ffffff) |
+-		    ((*location + (v >> 2)) & 0x03ffffff);
++		    ((ofs + (v >> 2)) & 0x03ffffff);
+ 
+ 	return 0;
+ }
+@@ -287,9 +528,33 @@ int module_finalize(const Elf_Ehdr *hdr,
+ 		list_add(&me->arch.dbe_list, &dbe_list);
+ 		spin_unlock_irq(&dbe_lock);
+ 	}
++
++	/* Get rid of the fixup trampoline if we're running the module
++	 * from physically mapped address space */
++	if (me->arch.phys_plt_offset == 0) {
++		__module_free(me->arch.phys_plt_tbl);
++		me->arch.phys_plt_tbl = NULL;
++	}
++	if (me->arch.virt_plt_offset == 0) {
++		__module_free(me->arch.virt_plt_tbl);
++		me->arch.virt_plt_tbl = NULL;
++	}
++
+ 	return 0;
+ }
+ 
++void module_arch_freeing_init(struct module *mod)
++{
++	if (mod->arch.phys_plt_tbl) {
++		__module_free(mod->arch.phys_plt_tbl);
++		mod->arch.phys_plt_tbl = NULL;
++	}
++	if (mod->arch.virt_plt_tbl) {
++		__module_free(mod->arch.virt_plt_tbl);
++		mod->arch.virt_plt_tbl = NULL;
++	}
++}
++
+ void module_arch_cleanup(struct module *mod)
+ {
+ 	spin_lock_irq(&dbe_lock);
diff --git a/target/linux/generic/patches-4.3/306-mips_mem_functions_performance.patch b/target/linux/generic/patches-4.3/306-mips_mem_functions_performance.patch
new file mode 100644
index 0000000..9818677
--- /dev/null
+++ b/target/linux/generic/patches-4.3/306-mips_mem_functions_performance.patch
@@ -0,0 +1,83 @@
+--- a/arch/mips/include/asm/string.h
++++ b/arch/mips/include/asm/string.h
+@@ -133,11 +133,44 @@ strncmp(__const__ char *__cs, __const__
+ 
+ #define __HAVE_ARCH_MEMSET
+ extern void *memset(void *__s, int __c, size_t __count);
++#define memset(__s, __c, len)					\
++({								\
++	size_t __len = (len);					\
++	void *__ret;						\
++	if (__builtin_constant_p(len) && __len >= 64)		\
++		__ret = memset((__s), (__c), __len);		\
++	else							\
++		__ret = __builtin_memset((__s), (__c), __len);	\
++	__ret;							\
++})
+ 
+ #define __HAVE_ARCH_MEMCPY
+ extern void *memcpy(void *__to, __const__ void *__from, size_t __n);
++#define memcpy(dst, src, len)					\
++({								\
++	size_t __len = (len);					\
++	void *__ret;						\
++	if (__builtin_constant_p(len) && __len >= 64)		\
++		__ret = memcpy((dst), (src), __len);		\
++	else							\
++		__ret = __builtin_memcpy((dst), (src), __len);	\
++	__ret;							\
++})
+ 
+ #define __HAVE_ARCH_MEMMOVE
+ extern void *memmove(void *__dest, __const__ void *__src, size_t __n);
++#define memmove(dst, src, len)					\
++({								\
++	size_t __len = (len);					\
++	void *__ret;						\
++	if (__builtin_constant_p(len) && __len >= 64)		\
++		__ret = memmove((dst), (src), __len);		\
++	else							\
++		__ret = __builtin_memmove((dst), (src), __len);	\
++	__ret;							\
++})
++
++#define __HAVE_ARCH_MEMCMP
++#define memcmp(src1, src2, len) __builtin_memcmp((src1), (src2), (len))
+ 
+ #endif /* _ASM_STRING_H */
+--- a/arch/mips/lib/Makefile
++++ b/arch/mips/lib/Makefile
+@@ -4,7 +4,7 @@
+ 
+ lib-y	+= bitops.o csum_partial.o delay.o memcpy.o memset.o \
+ 	   mips-atomic.o strlen_user.o strncpy_user.o \
+-	   strnlen_user.o uncached.o
++	   strnlen_user.o uncached.o memcmp.o
+ 
+ obj-y			+= iomap.o
+ obj-$(CONFIG_PCI)	+= iomap-pci.o
+--- /dev/null
++++ b/arch/mips/lib/memcmp.c
+@@ -0,0 +1,22 @@
++/*
++ *  copied from linux/lib/string.c
++ *
++ *  Copyright (C) 1991, 1992  Linus Torvalds
++ */
++
++#include <linux/module.h>
++#include <linux/string.h>
++
++#undef memcmp
++int memcmp(const void *cs, const void *ct, size_t count)
++{
++	const unsigned char *su1, *su2;
++	int res = 0;
++
++	for (su1 = cs, su2 = ct; 0 < count; ++su1, ++su2, count--)
++		if ((res = *su1 - *su2) != 0)
++			break;
++	return res;
++}
++EXPORT_SYMBOL(memcmp);
++
diff --git a/target/linux/generic/patches-4.3/307-mips_highmem_offset.patch b/target/linux/generic/patches-4.3/307-mips_highmem_offset.patch
new file mode 100644
index 0000000..c9f0c84
--- /dev/null
+++ b/target/linux/generic/patches-4.3/307-mips_highmem_offset.patch
@@ -0,0 +1,17 @@
+Adjust highmem offset to 0x10000000 to ensure that all kmalloc allocations
+stay within the same 256M boundary. This ensures that -mlong-calls is not
+needed on systems with more than 256M RAM.
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+---
+--- a/arch/mips/include/asm/mach-generic/spaces.h
++++ b/arch/mips/include/asm/mach-generic/spaces.h
+@@ -44,7 +44,7 @@
+  * Memory above this physical address will be considered highmem.
+  */
+ #ifndef HIGHMEM_START
+-#define HIGHMEM_START		_AC(0x20000000, UL)
++#define HIGHMEM_START		_AC(0x10000000, UL)
+ #endif
+ 
+ #endif /* CONFIG_32BIT */
diff --git a/target/linux/generic/patches-4.3/309-mips_fuse_workaround.patch b/target/linux/generic/patches-4.3/309-mips_fuse_workaround.patch
new file mode 100644
index 0000000..811dd6b
--- /dev/null
+++ b/target/linux/generic/patches-4.3/309-mips_fuse_workaround.patch
@@ -0,0 +1,32 @@
+--- a/arch/mips/mm/cache.c
++++ b/arch/mips/mm/cache.c
+@@ -38,6 +38,7 @@ void (*__flush_cache_vunmap)(void);
+ 
+ void (*__flush_kernel_vmap_range)(unsigned long vaddr, int size);
+ EXPORT_SYMBOL_GPL(__flush_kernel_vmap_range);
++EXPORT_SYMBOL(__flush_cache_all);
+ void (*__invalidate_kernel_vmap_range)(unsigned long vaddr, int size);
+ 
+ /* MIPS specific cache operations */
+--- a/fs/fuse/dev.c
++++ b/fs/fuse/dev.c
+@@ -19,6 +19,9 @@
+ #include <linux/pipe_fs_i.h>
+ #include <linux/swap.h>
+ #include <linux/splice.h>
++#ifdef CONFIG_MIPS
++#include <asm/cacheflush.h>
++#endif
+ 
+ MODULE_ALIAS_MISCDEV(FUSE_MINOR);
+ MODULE_ALIAS("devname:fuse");
+@@ -802,6 +805,9 @@ static int fuse_copy_fill(struct fuse_co
+ static int fuse_copy_do(struct fuse_copy_state *cs, void **val, unsigned *size)
+ {
+ 	unsigned ncpy = min(*size, cs->len);
++#ifdef CONFIG_MIPS
++	__flush_cache_all();
++#endif
+ 	if (val) {
+ 		void *pgaddr = kmap_atomic(cs->pg);
+ 		void *buf = pgaddr + cs->offset;
diff --git a/target/linux/generic/patches-4.3/310-arm_module_unresolved_weak_sym.patch b/target/linux/generic/patches-4.3/310-arm_module_unresolved_weak_sym.patch
new file mode 100644
index 0000000..327a475
--- /dev/null
+++ b/target/linux/generic/patches-4.3/310-arm_module_unresolved_weak_sym.patch
@@ -0,0 +1,13 @@
+--- a/arch/arm/kernel/module.c
++++ b/arch/arm/kernel/module.c
+@@ -88,6 +88,10 @@ apply_relocate(Elf32_Shdr *sechdrs, cons
+ 			return -ENOEXEC;
+ 		}
+ 
++		if ((IS_ERR_VALUE(sym->st_value) || !sym->st_value) &&
++		    ELF_ST_BIND(sym->st_info) == STB_WEAK)
++			continue;
++
+ 		loc = dstsec->sh_addr + rel->r_offset;
+ 
+ 		switch (ELF32_R_TYPE(rel->r_info)) {
diff --git a/target/linux/generic/patches-4.3/320-ppc4xx_optimization.patch b/target/linux/generic/patches-4.3/320-ppc4xx_optimization.patch
new file mode 100644
index 0000000..c43d800
--- /dev/null
+++ b/target/linux/generic/patches-4.3/320-ppc4xx_optimization.patch
@@ -0,0 +1,31 @@
+Upstream doesn't optimize the kernel and bootwrappers for ppc44x because
+they still want to support gcc 3.3 -- well, we don't.
+
+--- a/arch/powerpc/Makefile
++++ b/arch/powerpc/Makefile
+@@ -207,7 +207,8 @@ ifeq ($(CONFIG_FUNCTION_TRACER),y)
+ KBUILD_CFLAGS		+= -mno-sched-epilog
+ endif
+ 
+-cpu-as-$(CONFIG_4xx)		+= -Wa,-m405
++cpu-as-$(CONFIG_40x)		+= -Wa,-m405
++cpu-as-$(CONFIG_44x)		+= -Wa,-m440
+ cpu-as-$(CONFIG_ALTIVEC)	+= -Wa,-maltivec
+ cpu-as-$(CONFIG_E200)		+= -Wa,-me200
+ 
+--- a/arch/powerpc/boot/Makefile
++++ b/arch/powerpc/boot/Makefile
+@@ -48,10 +48,10 @@ BOOTCFLAGS	+= -I$(obj) -I$(srctree)/$(ob
+ DTC_FLAGS	?= -p 1024
+ 
+ $(obj)/4xx.o: BOOTCFLAGS += -mcpu=405
+-$(obj)/ebony.o: BOOTCFLAGS += -mcpu=405
++$(obj)/ebony.o: BOOTCFLAGS += -mcpu=440
+ $(obj)/cuboot-hotfoot.o: BOOTCFLAGS += -mcpu=405
+-$(obj)/cuboot-taishan.o: BOOTCFLAGS += -mcpu=405
+-$(obj)/cuboot-katmai.o: BOOTCFLAGS += -mcpu=405
++$(obj)/cuboot-taishan.o: BOOTCFLAGS += -mcpu=440
++$(obj)/cuboot-katmai.o: BOOTCFLAGS += -mcpu=440
+ $(obj)/cuboot-acadia.o: BOOTCFLAGS += -mcpu=405
+ $(obj)/treeboot-walnut.o: BOOTCFLAGS += -mcpu=405
+ $(obj)/treeboot-iss4xx.o: BOOTCFLAGS += -mcpu=405
diff --git a/target/linux/generic/patches-4.3/321-powerpc_crtsavres_prereq.patch b/target/linux/generic/patches-4.3/321-powerpc_crtsavres_prereq.patch
new file mode 100644
index 0000000..987e000
--- /dev/null
+++ b/target/linux/generic/patches-4.3/321-powerpc_crtsavres_prereq.patch
@@ -0,0 +1,10 @@
+--- a/arch/powerpc/Makefile
++++ b/arch/powerpc/Makefile
+@@ -169,7 +169,6 @@ CPP		= $(CC) -E $(KBUILD_CFLAGS)
+ 
+ CHECKFLAGS	+= -m$(CONFIG_WORD_SIZE) -D__powerpc__ -D__powerpc$(CONFIG_WORD_SIZE)__
+ 
+-KBUILD_LDFLAGS_MODULE += arch/powerpc/lib/crtsavres.o
+ 
+ ifeq ($(CONFIG_476FPE_ERR46),y)
+ 	KBUILD_LDFLAGS_MODULE += --ppc476-workaround \
diff --git a/target/linux/generic/patches-4.3/330-MIPS-kexec-Accept-command-line-parameters-from-users.patch b/target/linux/generic/patches-4.3/330-MIPS-kexec-Accept-command-line-parameters-from-users.patch
new file mode 100644
index 0000000..a69d197
--- /dev/null
+++ b/target/linux/generic/patches-4.3/330-MIPS-kexec-Accept-command-line-parameters-from-users.patch
@@ -0,0 +1,298 @@
+From d8582dcf1ed66eee88a11e4760f42c0d6c8822be Mon Sep 17 00:00:00 2001
+From: Yousong Zhou <yszhou4tech@gmail.com>
+Date: Sat, 31 Jan 2015 22:26:03 +0800
+Subject: [PATCH 331/331] MIPS: kexec: Accept command line parameters from
+ userspace.
+
+Signed-off-by: Yousong Zhou <yszhou4tech@gmail.com>
+---
+ arch/mips/kernel/machine_kexec.c   |  153 +++++++++++++++++++++++++++++++-----
+ arch/mips/kernel/machine_kexec.h   |   20 +++++
+ arch/mips/kernel/relocate_kernel.S |   21 +++--
+ 3 files changed, 167 insertions(+), 27 deletions(-)
+ create mode 100644 arch/mips/kernel/machine_kexec.h
+
+--- a/arch/mips/kernel/machine_kexec.c
++++ b/arch/mips/kernel/machine_kexec.c
+@@ -10,45 +10,145 @@
+ #include <linux/mm.h>
+ #include <linux/delay.h>
+ 
++#include <asm/bootinfo.h>
+ #include <asm/cacheflush.h>
+ #include <asm/page.h>
+-
+-extern const unsigned char relocate_new_kernel[];
+-extern const size_t relocate_new_kernel_size;
+-
+-extern unsigned long kexec_start_address;
+-extern unsigned long kexec_indirection_page;
++#include <asm/uaccess.h>
++#include "machine_kexec.h"
+ 
+ int (*_machine_kexec_prepare)(struct kimage *) = NULL;
+ void (*_machine_kexec_shutdown)(void) = NULL;
+ void (*_machine_crash_shutdown)(struct pt_regs *regs) = NULL;
++
+ #ifdef CONFIG_SMP
+ void (*relocated_kexec_smp_wait) (void *);
+ atomic_t kexec_ready_to_reboot = ATOMIC_INIT(0);
+ #endif
+ 
+-int
+-machine_kexec_prepare(struct kimage *kimage)
++static void machine_kexec_print_args(void)
+ {
++	unsigned long argc = (int)kexec_args[0];
++	int i;
++
++	pr_info("kexec_args[0] (argc): %lu\n", argc);
++	pr_info("kexec_args[1] (argv): %p\n", (void *)kexec_args[1]);
++	pr_info("kexec_args[2] (env ): %p\n", (void *)kexec_args[2]);
++	pr_info("kexec_args[3] (desc): %p\n", (void *)kexec_args[3]);
++
++	for (i = 0; i < argc; i++) {
++		pr_info("kexec_argv[%d] = %p, %s\n",
++				i, kexec_argv[i], kexec_argv[i]);
++	}
++}
++
++static void machine_kexec_init_argv(struct kimage *image)
++{
++	void __user *buf = NULL;
++	size_t bufsz;
++	size_t size;
++	int i;
++
++	bufsz = 0;
++	for (i = 0; i < image->nr_segments; i++) {
++		struct kexec_segment *seg;
++
++		seg = &image->segment[i];
++		if (seg->bufsz < 6)
++			continue;
++
++		if (strncmp((char *) seg->buf, "kexec ", 6))
++			continue;
++
++		buf = seg->buf;
++		bufsz = seg->bufsz;
++		break;
++	}
++
++	if (!buf)
++		return;
++
++	size = KEXEC_COMMAND_LINE_SIZE;
++	size = min(size, bufsz);
++	if (size < bufsz)
++		pr_warn("kexec command line truncated to %zd bytes\n", size);
++
++	/* Copy to kernel space */
++	copy_from_user(kexec_argv_buf, buf, size);
++	kexec_argv_buf[size - 1] = 0;
++}
++
++static void machine_kexec_parse_argv(struct kimage *image)
++{
++	char *reboot_code_buffer;
++	int reloc_delta;
++	char *ptr;
++	int argc;
++	int i;
++
++	ptr = kexec_argv_buf;
++	argc = 0;
++
++	/*
++	 * convert command line string to array of parameters
++	 * (as bootloader does).
++	 */
++	while (ptr && *ptr && (KEXEC_MAX_ARGC > argc)) {
++		if (*ptr == ' ') {
++			*ptr++ = '\0';
++			continue;
++		}
++
++		kexec_argv[argc++] = ptr;
++		ptr = strchr(ptr, ' ');
++	}
++
++	if (!argc)
++		return;
++
++	kexec_args[0] = argc;
++	kexec_args[1] = (unsigned long)kexec_argv;
++	kexec_args[2] = 0;
++	kexec_args[3] = 0;
++
++	reboot_code_buffer = page_address(image->control_code_page);
++	reloc_delta = reboot_code_buffer - (char *)kexec_relocate_new_kernel;
++
++	kexec_args[1] += reloc_delta;
++	for (i = 0; i < argc; i++)
++		kexec_argv[i] += reloc_delta;
++}
++
++int machine_kexec_prepare(struct kimage *kimage)
++{
++	/*
++	 * Whenever arguments passed from kexec-tools, Init the arguments as
++	 * the original ones to try avoiding booting failure.
++	 */
++
++	kexec_args[0] = fw_arg0;
++	kexec_args[1] = fw_arg1;
++	kexec_args[2] = fw_arg2;
++	kexec_args[3] = fw_arg3;
++
++	machine_kexec_init_argv(kimage);
++	machine_kexec_parse_argv(kimage);
++
+ 	if (_machine_kexec_prepare)
+ 		return _machine_kexec_prepare(kimage);
+ 	return 0;
+ }
+ 
+-void
+-machine_kexec_cleanup(struct kimage *kimage)
++void machine_kexec_cleanup(struct kimage *kimage)
+ {
+ }
+ 
+-void
+-machine_shutdown(void)
++void machine_shutdown(void)
+ {
+ 	if (_machine_kexec_shutdown)
+ 		_machine_kexec_shutdown();
+ }
+ 
+-void
+-machine_crash_shutdown(struct pt_regs *regs)
++void machine_crash_shutdown(struct pt_regs *regs)
+ {
+ 	if (_machine_crash_shutdown)
+ 		_machine_crash_shutdown(regs);
+@@ -66,10 +166,12 @@ machine_kexec(struct kimage *image)
+ 	unsigned long *ptr;
+ 
+ 	reboot_code_buffer =
+-	  (unsigned long)page_address(image->control_code_page);
++		(unsigned long)page_address(image->control_code_page);
++	pr_info("reboot_code_buffer = %p\n", (void *)reboot_code_buffer);
+ 
+ 	kexec_start_address =
+ 		(unsigned long) phys_to_virt(image->start);
++	pr_info("kexec_start_address = %p\n", (void *)kexec_start_address);
+ 
+ 	if (image->type == KEXEC_TYPE_DEFAULT) {
+ 		kexec_indirection_page =
+@@ -77,9 +179,19 @@ machine_kexec(struct kimage *image)
+ 	} else {
+ 		kexec_indirection_page = (unsigned long)&image->head;
+ 	}
++	pr_info("kexec_indirection_page = %p\n", (void *)kexec_indirection_page);
+ 
+-	memcpy((void*)reboot_code_buffer, relocate_new_kernel,
+-	       relocate_new_kernel_size);
++	pr_info("Where is memcpy: %p\n", memcpy);
++	pr_info("kexec_relocate_new_kernel = %p, kexec_relocate_new_kernel_end = %p\n",
++		(void *)kexec_relocate_new_kernel, &kexec_relocate_new_kernel_end);
++	pr_info("Copy %lu bytes from %p to %p\n", KEXEC_RELOCATE_NEW_KERNEL_SIZE,
++		(void *)kexec_relocate_new_kernel, (void *)reboot_code_buffer);
++	memcpy((void*)reboot_code_buffer, kexec_relocate_new_kernel,
++	       KEXEC_RELOCATE_NEW_KERNEL_SIZE);
++
++	pr_info("Before _print_args().\n");
++	machine_kexec_print_args();
++	pr_info("Before eval loop.\n");
+ 
+ 	/*
+ 	 * The generic kexec code builds a page list with physical
+@@ -98,15 +210,16 @@ machine_kexec(struct kimage *image)
+ 	/*
+ 	 * we do not want to be bothered.
+ 	 */
++	pr_info("Before irq_disable.\n");
+ 	local_irq_disable();
+ 
+-	printk("Will call new kernel at %08lx\n", image->start);
+-	printk("Bye ...\n");
++	pr_info("Will call new kernel at %08lx\n", image->start);
++	pr_info("Bye ...\n");
+ 	__flush_cache_all();
+ #ifdef CONFIG_SMP
+ 	/* All secondary cpus now may jump to kexec_wait cycle */
+ 	relocated_kexec_smp_wait = reboot_code_buffer +
+-		(void *)(kexec_smp_wait - relocate_new_kernel);
++		(void *)(kexec_smp_wait - kexec_relocate_new_kernel);
+ 	smp_wmb();
+ 	atomic_set(&kexec_ready_to_reboot, 1);
+ #endif
+--- /dev/null
++++ b/arch/mips/kernel/machine_kexec.h
+@@ -0,0 +1,20 @@
++#ifndef _MACHINE_KEXEC_H
++#define _MACHINE_KEXEC_H
++
++#ifndef __ASSEMBLY__
++extern const unsigned char kexec_relocate_new_kernel[];
++extern unsigned long kexec_relocate_new_kernel_end;
++extern unsigned long kexec_start_address;
++extern unsigned long kexec_indirection_page;
++
++extern char kexec_argv_buf[];
++extern char *kexec_argv[];
++
++#define KEXEC_RELOCATE_NEW_KERNEL_SIZE	((unsigned long)&kexec_relocate_new_kernel_end - (unsigned long)kexec_relocate_new_kernel)
++#endif /* !__ASSEMBLY__ */
++
++#define KEXEC_COMMAND_LINE_SIZE		256
++#define KEXEC_ARGV_SIZE			(KEXEC_COMMAND_LINE_SIZE / 16)
++#define KEXEC_MAX_ARGC			(KEXEC_ARGV_SIZE / sizeof(long))
++
++#endif
+--- a/arch/mips/kernel/relocate_kernel.S
++++ b/arch/mips/kernel/relocate_kernel.S
+@@ -12,8 +12,9 @@
+ #include <asm/mipsregs.h>
+ #include <asm/stackframe.h>
+ #include <asm/addrspace.h>
++#include "machine_kexec.h"
+ 
+-LEAF(relocate_new_kernel)
++LEAF(kexec_relocate_new_kernel)
+ 	PTR_L a0,	arg0
+ 	PTR_L a1,	arg1
+ 	PTR_L a2,	arg2
+@@ -98,7 +99,7 @@ done:
+ #endif
+ 	/* jump to kexec_start_address */
+ 	j		s1
+-	END(relocate_new_kernel)
++	END(kexec_relocate_new_kernel)
+ 
+ #ifdef CONFIG_SMP
+ /*
+@@ -184,9 +185,15 @@ kexec_indirection_page:
+ 	PTR		0
+ 	.size		kexec_indirection_page, PTRSIZE
+ 
+-relocate_new_kernel_end:
++kexec_argv_buf:
++	EXPORT(kexec_argv_buf)
++	.skip		KEXEC_COMMAND_LINE_SIZE
++	.size		kexec_argv_buf, KEXEC_COMMAND_LINE_SIZE
++
++kexec_argv:
++	EXPORT(kexec_argv)
++	.skip		KEXEC_ARGV_SIZE
++	.size		kexec_argv, KEXEC_ARGV_SIZE
+ 
+-relocate_new_kernel_size:
+-	EXPORT(relocate_new_kernel_size)
+-	PTR		relocate_new_kernel_end - relocate_new_kernel
+-	.size		relocate_new_kernel_size, PTRSIZE
++kexec_relocate_new_kernel_end:
++	EXPORT(kexec_relocate_new_kernel_end)
diff --git a/target/linux/generic/patches-4.3/400-mtd-add-rootfs-split-support.patch b/target/linux/generic/patches-4.3/400-mtd-add-rootfs-split-support.patch
new file mode 100644
index 0000000..ba64e09
--- /dev/null
+++ b/target/linux/generic/patches-4.3/400-mtd-add-rootfs-split-support.patch
@@ -0,0 +1,146 @@
+--- a/drivers/mtd/Kconfig
++++ b/drivers/mtd/Kconfig
+@@ -12,6 +12,23 @@ menuconfig MTD
+ 
+ if MTD
+ 
++menu "OpenWrt specific MTD options"
++
++config MTD_ROOTFS_ROOT_DEV
++	bool "Automatically set 'rootfs' partition to be root filesystem"
++	default y
++
++config MTD_SPLIT_FIRMWARE
++	bool "Automatically split firmware partition for kernel+rootfs"
++	default y
++
++config MTD_SPLIT_FIRMWARE_NAME
++	string "Firmware partition name"
++	depends on MTD_SPLIT_FIRMWARE
++	default "firmware"
++
++endmenu
++
+ config MTD_TESTS
+ 	tristate "MTD tests support (DANGEROUS)"
+ 	depends on m
+--- a/drivers/mtd/mtdpart.c
++++ b/drivers/mtd/mtdpart.c
+@@ -29,11 +29,13 @@
+ #include <linux/kmod.h>
+ #include <linux/mtd/mtd.h>
+ #include <linux/mtd/partitions.h>
++#include <linux/magic.h>
+ #include <linux/of.h>
+ #include <linux/err.h>
+ #include <linux/kconfig.h>
+ 
+ #include "mtdcore.h"
++#include "mtdsplit/mtdsplit.h"
+ 
+ /* Our partition linked list */
+ static LIST_HEAD(mtd_partitions);
+@@ -47,13 +49,14 @@ struct mtd_part {
+ 	struct list_head list;
+ };
+ 
++static void mtd_partition_split(struct mtd_info *master, struct mtd_part *part);
++
+ /*
+  * Given a pointer to the MTD object in the mtd_part structure, we can retrieve
+  * the pointer to that structure with this macro.
+  */
+ #define PART(x)  ((struct mtd_part *)(x))
+ 
+-
+ /*
+  * MTD methods which simply translate the effective address and pass through
+  * to the _real_ device.
+@@ -579,8 +582,10 @@ static int mtd_add_partition_attrs(struc
+ 	return ret;
+ }
+ 
+-int mtd_add_partition(struct mtd_info *master, const char *name,
+-		      long long offset, long long length)
++
++static int
++__mtd_add_partition(struct mtd_info *master, const char *name,
++		    long long offset, long long length, bool dup_check)
+ {
+ 	struct mtd_partition part;
+ 	struct mtd_part *new;
+@@ -612,6 +617,7 @@ int mtd_add_partition(struct mtd_info *m
+ 	mutex_unlock(&mtd_partitions_mutex);
+ 
+ 	add_mtd_device(&new->mtd);
++	mtd_partition_split(master, new);
+ 
+ 	mtd_add_partition_attrs(new);
+ 
+@@ -619,6 +625,12 @@ int mtd_add_partition(struct mtd_info *m
+ }
+ EXPORT_SYMBOL_GPL(mtd_add_partition);
+ 
++int mtd_add_partition(struct mtd_info *master, const char *name,
++		      long long offset, long long length)
++{
++	return __mtd_add_partition(master, name, offset, length, true);
++}
++
+ int mtd_del_partition(struct mtd_info *master, int partno)
+ {
+ 	struct mtd_part *slave, *next;
+@@ -644,6 +656,35 @@ int mtd_del_partition(struct mtd_info *m
+ }
+ EXPORT_SYMBOL_GPL(mtd_del_partition);
+ 
++#ifdef CONFIG_MTD_SPLIT_FIRMWARE_NAME
++#define SPLIT_FIRMWARE_NAME	CONFIG_MTD_SPLIT_FIRMWARE_NAME
++#else
++#define SPLIT_FIRMWARE_NAME	"unused"
++#endif
++
++static void split_firmware(struct mtd_info *master, struct mtd_part *part)
++{
++}
++
++void __weak arch_split_mtd_part(struct mtd_info *master, const char *name,
++                                int offset, int size)
++{
++}
++
++static void mtd_partition_split(struct mtd_info *master, struct mtd_part *part)
++{
++	static int rootfs_found = 0;
++
++	if (rootfs_found)
++		return;
++
++	if (!strcmp(part->mtd.name, SPLIT_FIRMWARE_NAME) &&
++	    config_enabled(CONFIG_MTD_SPLIT_FIRMWARE))
++		split_firmware(master, part);
++
++	arch_split_mtd_part(master, part->mtd.name, part->offset,
++			    part->mtd.size);
++}
+ /*
+  * This function, given a master MTD object and a partition table, creates
+  * and registers slave MTD objects which are bound to the master according to
+@@ -673,6 +714,7 @@ int add_mtd_partitions(struct mtd_info *
+ 		mutex_unlock(&mtd_partitions_mutex);
+ 
+ 		add_mtd_device(&slave->mtd);
++		mtd_partition_split(master, slave);
+ 		mtd_add_partition_attrs(slave);
+ 
+ 		cur_offset = slave->offset + slave->mtd.size;
+--- a/include/linux/mtd/partitions.h
++++ b/include/linux/mtd/partitions.h
+@@ -84,5 +84,7 @@ int mtd_add_partition(struct mtd_info *m
+ 		      long long offset, long long length);
+ int mtd_del_partition(struct mtd_info *master, int partno);
+ uint64_t mtd_get_device_size(const struct mtd_info *mtd);
++extern void __weak arch_split_mtd_part(struct mtd_info *master,
++				       const char *name, int offset, int size);
+ 
+ #endif
diff --git a/target/linux/generic/patches-4.3/401-mtd-add-support-for-different-partition-parser-types.patch b/target/linux/generic/patches-4.3/401-mtd-add-support-for-different-partition-parser-types.patch
new file mode 100644
index 0000000..ed09c2d
--- /dev/null
+++ b/target/linux/generic/patches-4.3/401-mtd-add-support-for-different-partition-parser-types.patch
@@ -0,0 +1,113 @@
+From 02cff0ccaa6d364f5c1eeea83f47ac80ccc967d4 Mon Sep 17 00:00:00 2001
+From: Gabor Juhos <juhosg@openwrt.org>
+Date: Tue, 3 Sep 2013 18:11:50 +0200
+Subject: [PATCH] mtd: add support for different partition parser types
+
+Signed-off-by: Gabor Juhos <juhosg@openwrt.org>
+---
+ drivers/mtd/mtdpart.c          |   56 ++++++++++++++++++++++++++++++++++++++++
+ include/linux/mtd/partitions.h |   11 ++++++++
+ 2 files changed, 67 insertions(+)
+
+--- a/drivers/mtd/mtdpart.c
++++ b/drivers/mtd/mtdpart.c
+@@ -745,6 +745,30 @@ static struct mtd_part_parser *get_parti
+ 
+ #define put_partition_parser(p) do { module_put((p)->owner); } while (0)
+ 
++static struct mtd_part_parser *
++get_partition_parser_by_type(enum mtd_parser_type type,
++			     struct mtd_part_parser *start)
++{
++	struct mtd_part_parser *p, *ret = NULL;
++
++	spin_lock(&part_parser_lock);
++
++	p = list_prepare_entry(start, &part_parsers, list);
++	if (start)
++		put_partition_parser(start);
++
++	list_for_each_entry_continue(p, &part_parsers, list) {
++		if (p->type == type && try_module_get(p->owner)) {
++			ret = p;
++			break;
++		}
++	}
++
++	spin_unlock(&part_parser_lock);
++
++	return ret;
++}
++
+ void register_mtd_parser(struct mtd_part_parser *p)
+ {
+ 	spin_lock(&part_parser_lock);
+@@ -862,6 +886,38 @@ int parse_mtd_partitions(struct mtd_info
+ 	return ret;
+ }
+ 
++int parse_mtd_partitions_by_type(struct mtd_info *master,
++				 enum mtd_parser_type type,
++				 struct mtd_partition **pparts,
++				 struct mtd_part_parser_data *data)
++{
++	struct mtd_part_parser *prev = NULL;
++	int ret = 0;
++
++	while (1) {
++		struct mtd_part_parser *parser;
++
++		parser = get_partition_parser_by_type(type, prev);
++		if (!parser)
++			break;
++
++		ret = (*parser->parse_fn)(master, pparts, data);
++
++		if (ret > 0) {
++			put_partition_parser(parser);
++			printk(KERN_NOTICE
++			       "%d %s partitions found on MTD device %s\n",
++			       ret, parser->name, master->name);
++			break;
++		}
++
++		prev = parser;
++	}
++
++	return ret;
++}
++EXPORT_SYMBOL_GPL(parse_mtd_partitions_by_type);
++
+ int mtd_is_partition(const struct mtd_info *mtd)
+ {
+ 	struct mtd_part *part;
+--- a/include/linux/mtd/partitions.h
++++ b/include/linux/mtd/partitions.h
+@@ -68,12 +68,17 @@ struct mtd_part_parser_data {
+  * Functions dealing with the various ways of partitioning the space
+  */
+ 
++enum mtd_parser_type {
++	MTD_PARSER_TYPE_DEVICE = 0,
++};
++
+ struct mtd_part_parser {
+ 	struct list_head list;
+ 	struct module *owner;
+ 	const char *name;
+ 	int (*parse_fn)(struct mtd_info *, struct mtd_partition **,
+ 			struct mtd_part_parser_data *);
++	enum mtd_parser_type type;
+ };
+ 
+ extern void register_mtd_parser(struct mtd_part_parser *parser);
+@@ -87,4 +92,9 @@ uint64_t mtd_get_device_size(const struc
+ extern void __weak arch_split_mtd_part(struct mtd_info *master,
+ 				       const char *name, int offset, int size);
+ 
++int parse_mtd_partitions_by_type(struct mtd_info *master,
++				 enum mtd_parser_type type,
++				 struct mtd_partition **pparts,
++				 struct mtd_part_parser_data *data);
++
+ #endif
diff --git a/target/linux/generic/patches-4.3/402-mtd-use-typed-mtd-parsers-for-rootfs-and-firmware-split.patch b/target/linux/generic/patches-4.3/402-mtd-use-typed-mtd-parsers-for-rootfs-and-firmware-split.patch
new file mode 100644
index 0000000..725dbe8
--- /dev/null
+++ b/target/linux/generic/patches-4.3/402-mtd-use-typed-mtd-parsers-for-rootfs-and-firmware-split.patch
@@ -0,0 +1,72 @@
+--- a/drivers/mtd/mtdpart.c
++++ b/drivers/mtd/mtdpart.c
+@@ -656,6 +656,37 @@ int mtd_del_partition(struct mtd_info *m
+ }
+ EXPORT_SYMBOL_GPL(mtd_del_partition);
+ 
++static int
++run_parsers_by_type(struct mtd_part *slave, enum mtd_parser_type type)
++{
++	struct mtd_partition *parts;
++	int nr_parts;
++	int i;
++
++	nr_parts = parse_mtd_partitions_by_type(&slave->mtd, type, &parts,
++						NULL);
++	if (nr_parts <= 0)
++		return nr_parts;
++
++	if (WARN_ON(!parts))
++		return 0;
++
++	for (i = 0; i < nr_parts; i++) {
++		/* adjust partition offsets */
++		parts[i].offset += slave->offset;
++
++		__mtd_add_partition(slave->master,
++				    parts[i].name,
++				    parts[i].offset,
++				    parts[i].size,
++				    false);
++	}
++
++	kfree(parts);
++
++	return nr_parts;
++}
++
+ #ifdef CONFIG_MTD_SPLIT_FIRMWARE_NAME
+ #define SPLIT_FIRMWARE_NAME	CONFIG_MTD_SPLIT_FIRMWARE_NAME
+ #else
+@@ -664,6 +695,7 @@ EXPORT_SYMBOL_GPL(mtd_del_partition);
+ 
+ static void split_firmware(struct mtd_info *master, struct mtd_part *part)
+ {
++	run_parsers_by_type(part, MTD_PARSER_TYPE_FIRMWARE);
+ }
+ 
+ void __weak arch_split_mtd_part(struct mtd_info *master, const char *name,
+@@ -678,6 +710,12 @@ static void mtd_partition_split(struct m
+ 	if (rootfs_found)
+ 		return;
+ 
++	if (!strcmp(part->mtd.name, "rootfs")) {
++		run_parsers_by_type(part, MTD_PARSER_TYPE_ROOTFS);
++
++		rootfs_found = 1;
++	}
++
+ 	if (!strcmp(part->mtd.name, SPLIT_FIRMWARE_NAME) &&
+ 	    config_enabled(CONFIG_MTD_SPLIT_FIRMWARE))
+ 		split_firmware(master, part);
+--- a/include/linux/mtd/partitions.h
++++ b/include/linux/mtd/partitions.h
+@@ -70,6 +70,8 @@ struct mtd_part_parser_data {
+ 
+ enum mtd_parser_type {
+ 	MTD_PARSER_TYPE_DEVICE = 0,
++	MTD_PARSER_TYPE_ROOTFS,
++	MTD_PARSER_TYPE_FIRMWARE,
+ };
+ 
+ struct mtd_part_parser {
diff --git a/target/linux/generic/patches-4.3/403-mtd-hook-mtdsplit-to-Kbuild.patch b/target/linux/generic/patches-4.3/403-mtd-hook-mtdsplit-to-Kbuild.patch
new file mode 100644
index 0000000..0cf1c38
--- /dev/null
+++ b/target/linux/generic/patches-4.3/403-mtd-hook-mtdsplit-to-Kbuild.patch
@@ -0,0 +1,22 @@
+--- a/drivers/mtd/Kconfig
++++ b/drivers/mtd/Kconfig
+@@ -27,6 +27,8 @@ config MTD_SPLIT_FIRMWARE_NAME
+ 	depends on MTD_SPLIT_FIRMWARE
+ 	default "firmware"
+ 
++source "drivers/mtd/mtdsplit/Kconfig"
++
+ endmenu
+ 
+ config MTD_TESTS
+--- a/drivers/mtd/Makefile
++++ b/drivers/mtd/Makefile
+@@ -6,6 +6,8 @@
+ obj-$(CONFIG_MTD)		+= mtd.o
+ mtd-y				:= mtdcore.o mtdsuper.o mtdconcat.o mtdpart.o mtdchar.o
+ 
++obj-$(CONFIG_MTD_SPLIT)		+= mtdsplit/
++
+ obj-$(CONFIG_MTD_OF_PARTS)	+= ofpart.o
+ obj-$(CONFIG_MTD_REDBOOT_PARTS) += redboot.o
+ obj-$(CONFIG_MTD_CMDLINE_PARTS) += cmdlinepart.o
diff --git a/target/linux/generic/patches-4.3/404-mtd-add-more-helper-functions.patch b/target/linux/generic/patches-4.3/404-mtd-add-more-helper-functions.patch
new file mode 100644
index 0000000..243e4e2
--- /dev/null
+++ b/target/linux/generic/patches-4.3/404-mtd-add-more-helper-functions.patch
@@ -0,0 +1,101 @@
+--- a/drivers/mtd/mtdpart.c
++++ b/drivers/mtd/mtdpart.c
+@@ -453,14 +453,12 @@ static struct mtd_part *allocate_partiti
+ 	if (slave->offset == MTDPART_OFS_APPEND)
+ 		slave->offset = cur_offset;
+ 	if (slave->offset == MTDPART_OFS_NXTBLK) {
+-		slave->offset = cur_offset;
+-		if (mtd_mod_by_eb(cur_offset, master) != 0) {
+-			/* Round up to next erasesize */
+-			slave->offset = (mtd_div_by_eb(cur_offset, master) + 1) * master->erasesize;
++		/* Round up to next erasesize */
++		slave->offset = mtd_roundup_to_eb(cur_offset, master);
++		if (slave->offset != cur_offset)
+ 			printk(KERN_NOTICE "Moving partition %d: "
+ 			       "0x%012llx -> 0x%012llx\n", partno,
+ 			       (unsigned long long)cur_offset, (unsigned long long)slave->offset);
+-		}
+ 	}
+ 	if (slave->offset == MTDPART_OFS_RETAIN) {
+ 		slave->offset = cur_offset;
+@@ -687,6 +685,17 @@ run_parsers_by_type(struct mtd_part *sla
+ 	return nr_parts;
+ }
+ 
++static inline unsigned long
++mtd_pad_erasesize(struct mtd_info *mtd, int offset, int len)
++{
++	unsigned long mask = mtd->erasesize - 1;
++
++	len += offset & mask;
++	len = (len + mask) & ~mask;
++	len -= offset & mask;
++	return len;
++}
++
+ #ifdef CONFIG_MTD_SPLIT_FIRMWARE_NAME
+ #define SPLIT_FIRMWARE_NAME	CONFIG_MTD_SPLIT_FIRMWARE_NAME
+ #else
+@@ -973,6 +982,24 @@ int mtd_is_partition(const struct mtd_in
+ }
+ EXPORT_SYMBOL_GPL(mtd_is_partition);
+ 
++struct mtd_info *mtdpart_get_master(const struct mtd_info *mtd)
++{
++	if (!mtd_is_partition(mtd))
++		return (struct mtd_info *)mtd;
++
++	return PART(mtd)->master;
++}
++EXPORT_SYMBOL_GPL(mtdpart_get_master);
++
++uint64_t mtdpart_get_offset(const struct mtd_info *mtd)
++{
++	if (!mtd_is_partition(mtd))
++		return 0;
++
++	return PART(mtd)->offset;
++}
++EXPORT_SYMBOL_GPL(mtdpart_get_offset);
++
+ /* Returns the size of the entire flash chip */
+ uint64_t mtd_get_device_size(const struct mtd_info *mtd)
+ {
+--- a/include/linux/mtd/partitions.h
++++ b/include/linux/mtd/partitions.h
+@@ -90,6 +90,8 @@ int mtd_is_partition(const struct mtd_in
+ int mtd_add_partition(struct mtd_info *master, const char *name,
+ 		      long long offset, long long length);
+ int mtd_del_partition(struct mtd_info *master, int partno);
++struct mtd_info *mtdpart_get_master(const struct mtd_info *mtd);
++uint64_t mtdpart_get_offset(const struct mtd_info *mtd);
+ uint64_t mtd_get_device_size(const struct mtd_info *mtd);
+ extern void __weak arch_split_mtd_part(struct mtd_info *master,
+ 				       const char *name, int offset, int size);
+--- a/include/linux/mtd/mtd.h
++++ b/include/linux/mtd/mtd.h
+@@ -334,6 +334,24 @@ static inline uint32_t mtd_mod_by_eb(uin
+ 	return do_div(sz, mtd->erasesize);
+ }
+ 
++static inline uint64_t mtd_roundup_to_eb(uint64_t sz, struct mtd_info *mtd)
++{
++	if (mtd_mod_by_eb(sz, mtd) == 0)
++		return sz;
++
++	/* Round up to next erase block */
++	return (mtd_div_by_eb(sz, mtd) + 1) * mtd->erasesize;
++}
++
++static inline uint64_t mtd_rounddown_to_eb(uint64_t sz, struct mtd_info *mtd)
++{
++	if (mtd_mod_by_eb(sz, mtd) == 0)
++		return sz;
++
++	/* Round down to the start of the current erase block */
++	return (mtd_div_by_eb(sz, mtd)) * mtd->erasesize;
++}
++
+ static inline uint32_t mtd_div_by_ws(uint64_t sz, struct mtd_info *mtd)
+ {
+ 	if (mtd->writesize_shift)
diff --git a/target/linux/generic/patches-4.3/405-mtd-old-firmware-uimage-splitter.patch b/target/linux/generic/patches-4.3/405-mtd-old-firmware-uimage-splitter.patch
new file mode 100644
index 0000000..430fd6f
--- /dev/null
+++ b/target/linux/generic/patches-4.3/405-mtd-old-firmware-uimage-splitter.patch
@@ -0,0 +1,70 @@
+--- a/drivers/mtd/Kconfig
++++ b/drivers/mtd/Kconfig
+@@ -27,6 +27,11 @@ config MTD_SPLIT_FIRMWARE_NAME
+ 	depends on MTD_SPLIT_FIRMWARE
+ 	default "firmware"
+ 
++config MTD_UIMAGE_SPLIT
++	bool "Enable split support for firmware partitions containing a uImage"
++	depends on MTD_SPLIT_FIRMWARE
++	default y
++
+ source "drivers/mtd/mtdsplit/Kconfig"
+ 
+ endmenu
+--- a/drivers/mtd/mtdpart.c
++++ b/drivers/mtd/mtdpart.c
+@@ -696,6 +696,37 @@ mtd_pad_erasesize(struct mtd_info *mtd,
+ 	return len;
+ }
+ 
++#define UBOOT_MAGIC	0x27051956
++
++static void split_uimage(struct mtd_info *master, struct mtd_part *part)
++{
++	struct {
++		__be32 magic;
++		__be32 pad[2];
++		__be32 size;
++	} hdr;
++	size_t len;
++
++	if (mtd_read(master, part->offset, sizeof(hdr), &len, (void *) &hdr))
++		return;
++
++	if (len != sizeof(hdr) || hdr.magic != cpu_to_be32(UBOOT_MAGIC))
++		return;
++
++	len = be32_to_cpu(hdr.size) + 0x40;
++	len = mtd_pad_erasesize(master, part->offset, len);
++	if (len + master->erasesize > part->mtd.size)
++		return;
++
++	if (config_enabled(CONFIG_MTD_SPLIT_UIMAGE_FW))
++		pr_err("Dedicated partitioner didn't split firmware partition, please fill a bug report!\n");
++	else
++		pr_warn("Support for built-in firmware splitter will be removed, please use CONFIG_MTD_SPLIT_UIMAGE_FW\n");
++
++	__mtd_add_partition(master, "rootfs", part->offset + len,
++			    part->mtd.size - len, false);
++}
++
+ #ifdef CONFIG_MTD_SPLIT_FIRMWARE_NAME
+ #define SPLIT_FIRMWARE_NAME	CONFIG_MTD_SPLIT_FIRMWARE_NAME
+ #else
+@@ -704,7 +735,14 @@ mtd_pad_erasesize(struct mtd_info *mtd,
+ 
+ static void split_firmware(struct mtd_info *master, struct mtd_part *part)
+ {
+-	run_parsers_by_type(part, MTD_PARSER_TYPE_FIRMWARE);
++	int ret;
++
++	ret = run_parsers_by_type(part, MTD_PARSER_TYPE_FIRMWARE);
++	if (ret > 0)
++		return;
++
++	if (config_enabled(CONFIG_MTD_UIMAGE_SPLIT))
++		split_uimage(master, part);
+ }
+ 
+ void __weak arch_split_mtd_part(struct mtd_info *master, const char *name,
diff --git a/target/linux/generic/patches-4.3/410-mtd-move-forward-declaration-of-struct-mtd_info.patch b/target/linux/generic/patches-4.3/410-mtd-move-forward-declaration-of-struct-mtd_info.patch
new file mode 100644
index 0000000..78ebbf8
--- /dev/null
+++ b/target/linux/generic/patches-4.3/410-mtd-move-forward-declaration-of-struct-mtd_info.patch
@@ -0,0 +1,18 @@
+--- a/include/linux/mtd/partitions.h
++++ b/include/linux/mtd/partitions.h
+@@ -35,6 +35,7 @@
+  * Note: writeable partitions require their size and offset be
+  * erasesize aligned (e.g. use MTDPART_OFS_NEXTBLK).
+  */
++struct mtd_info;
+ 
+ struct mtd_partition {
+ 	const char *name;		/* identifier string */
+@@ -50,7 +51,6 @@ struct mtd_partition {
+ #define MTDPART_SIZ_FULL	(0)
+ 
+ 
+-struct mtd_info;
+ struct device_node;
+ 
+ /**
diff --git a/target/linux/generic/patches-4.3/411-mtd-partial_eraseblock_write.patch b/target/linux/generic/patches-4.3/411-mtd-partial_eraseblock_write.patch
new file mode 100644
index 0000000..e6e809c
--- /dev/null
+++ b/target/linux/generic/patches-4.3/411-mtd-partial_eraseblock_write.patch
@@ -0,0 +1,142 @@
+--- a/drivers/mtd/mtdpart.c
++++ b/drivers/mtd/mtdpart.c
+@@ -37,6 +37,8 @@
+ #include "mtdcore.h"
+ #include "mtdsplit/mtdsplit.h"
+ 
++#define MTD_ERASE_PARTIAL	0x8000 /* partition only covers parts of an erase block */
++
+ /* Our partition linked list */
+ static LIST_HEAD(mtd_partitions);
+ static DEFINE_MUTEX(mtd_partitions_mutex);
+@@ -235,13 +237,61 @@ static int part_erase(struct mtd_info *m
+ 	struct mtd_part *part = PART(mtd);
+ 	int ret;
+ 
++
++	instr->partial_start = false;
++	if (mtd->flags & MTD_ERASE_PARTIAL) {
++		size_t readlen = 0;
++		u64 mtd_ofs;
++
++		instr->erase_buf = kmalloc(part->master->erasesize, GFP_ATOMIC);
++		if (!instr->erase_buf)
++			return -ENOMEM;
++
++		mtd_ofs = part->offset + instr->addr;
++		instr->erase_buf_ofs = do_div(mtd_ofs, part->master->erasesize);
++
++		if (instr->erase_buf_ofs > 0) {
++			instr->addr -= instr->erase_buf_ofs;
++			ret = mtd_read(part->master,
++				instr->addr + part->offset,
++				part->master->erasesize,
++				&readlen, instr->erase_buf);
++
++			instr->len += instr->erase_buf_ofs;
++			instr->partial_start = true;
++		} else {
++			mtd_ofs = part->offset + part->mtd.size;
++			instr->erase_buf_ofs = part->master->erasesize -
++				do_div(mtd_ofs, part->master->erasesize);
++
++			if (instr->erase_buf_ofs > 0) {
++				instr->len += instr->erase_buf_ofs;
++				ret = mtd_read(part->master,
++					part->offset + instr->addr +
++					instr->len - part->master->erasesize,
++					part->master->erasesize, &readlen,
++					instr->erase_buf);
++			} else {
++				ret = 0;
++			}
++		}
++		if (ret < 0) {
++			kfree(instr->erase_buf);
++			return ret;
++		}
++
++	}
++
+ 	instr->addr += part->offset;
+ 	ret = part->master->_erase(part->master, instr);
+ 	if (ret) {
+ 		if (instr->fail_addr != MTD_FAIL_ADDR_UNKNOWN)
+ 			instr->fail_addr -= part->offset;
+ 		instr->addr -= part->offset;
++		if (mtd->flags & MTD_ERASE_PARTIAL)
++			kfree(instr->erase_buf);
+ 	}
++
+ 	return ret;
+ }
+ 
+@@ -249,7 +299,25 @@ void mtd_erase_callback(struct erase_inf
+ {
+ 	if (instr->mtd->_erase == part_erase) {
+ 		struct mtd_part *part = PART(instr->mtd);
++		size_t wrlen = 0;
+ 
++		if (instr->mtd->flags & MTD_ERASE_PARTIAL) {
++			if (instr->partial_start) {
++				part->master->_write(part->master,
++					instr->addr, instr->erase_buf_ofs,
++					&wrlen, instr->erase_buf);
++				instr->addr += instr->erase_buf_ofs;
++			} else {
++				instr->len -= instr->erase_buf_ofs;
++				part->master->_write(part->master,
++					instr->addr + instr->len,
++					instr->erase_buf_ofs, &wrlen,
++					instr->erase_buf +
++					part->master->erasesize -
++					instr->erase_buf_ofs);
++			}
++			kfree(instr->erase_buf);
++		}
+ 		if (instr->fail_addr != MTD_FAIL_ADDR_UNKNOWN)
+ 			instr->fail_addr -= part->offset;
+ 		instr->addr -= part->offset;
+@@ -522,17 +590,20 @@ static struct mtd_part *allocate_partiti
+ 	if ((slave->mtd.flags & MTD_WRITEABLE) &&
+ 	    mtd_mod_by_eb(slave->offset, &slave->mtd)) {
+ 		/* Doesn't start on a boundary of major erase size */
+-		/* FIXME: Let it be writable if it is on a boundary of
+-		 * _minor_ erase size though */
+-		slave->mtd.flags &= ~MTD_WRITEABLE;
+-		printk(KERN_WARNING"mtd: partition \"%s\" doesn't start on an erase block boundary -- force read-only\n",
+-			part->name);
++		slave->mtd.flags |= MTD_ERASE_PARTIAL;
++		if (((u32) slave->mtd.size) > master->erasesize)
++			slave->mtd.flags &= ~MTD_WRITEABLE;
++		else
++			slave->mtd.erasesize = slave->mtd.size;
+ 	}
+ 	if ((slave->mtd.flags & MTD_WRITEABLE) &&
+-	    mtd_mod_by_eb(slave->mtd.size, &slave->mtd)) {
+-		slave->mtd.flags &= ~MTD_WRITEABLE;
+-		printk(KERN_WARNING"mtd: partition \"%s\" doesn't end on an erase block -- force read-only\n",
+-			part->name);
++	    mtd_mod_by_eb(slave->offset + slave->mtd.size, &slave->mtd)) {
++		slave->mtd.flags |= MTD_ERASE_PARTIAL;
++
++		if ((u32) slave->mtd.size > master->erasesize)
++			slave->mtd.flags &= ~MTD_WRITEABLE;
++		else
++			slave->mtd.erasesize = slave->mtd.size;
+ 	}
+ 
+ 	slave->mtd.ecclayout = master->ecclayout;
+--- a/include/linux/mtd/mtd.h
++++ b/include/linux/mtd/mtd.h
+@@ -55,6 +55,10 @@ struct erase_info {
+ 	u_long priv;
+ 	u_char state;
+ 	struct erase_info *next;
++
++	u8 *erase_buf;
++	u32 erase_buf_ofs;
++	bool partial_start;
+ };
+ 
+ struct mtd_erase_region_info {
diff --git a/target/linux/generic/patches-4.3/412-mtd-partial_eraseblock_unlock.patch b/target/linux/generic/patches-4.3/412-mtd-partial_eraseblock_unlock.patch
new file mode 100644
index 0000000..b7964e2
--- /dev/null
+++ b/target/linux/generic/patches-4.3/412-mtd-partial_eraseblock_unlock.patch
@@ -0,0 +1,18 @@
+--- a/drivers/mtd/mtdpart.c
++++ b/drivers/mtd/mtdpart.c
+@@ -336,7 +336,14 @@ static int part_lock(struct mtd_info *mt
+ static int part_unlock(struct mtd_info *mtd, loff_t ofs, uint64_t len)
+ {
+ 	struct mtd_part *part = PART(mtd);
+-	return part->master->_unlock(part->master, ofs + part->offset, len);
++
++	ofs += part->offset;
++	if (mtd->flags & MTD_ERASE_PARTIAL) {
++		/* round up len to next erasesize and round down offset to prev block */
++		len = (mtd_div_by_eb(len, part->master) + 1) * part->master->erasesize;
++		ofs &= ~(part->master->erasesize - 1);
++	}
++	return part->master->_unlock(part->master, ofs, len);
+ }
+ 
+ static int part_is_locked(struct mtd_info *mtd, loff_t ofs, uint64_t len)
diff --git a/target/linux/generic/patches-4.3/420-mtd-redboot_space.patch b/target/linux/generic/patches-4.3/420-mtd-redboot_space.patch
new file mode 100644
index 0000000..f74affc
--- /dev/null
+++ b/target/linux/generic/patches-4.3/420-mtd-redboot_space.patch
@@ -0,0 +1,30 @@
+--- a/drivers/mtd/redboot.c
++++ b/drivers/mtd/redboot.c
+@@ -265,14 +265,21 @@ static int parse_redboot_partitions(stru
+ #endif
+ 		names += strlen(names)+1;
+ 
+-#ifdef CONFIG_MTD_REDBOOT_PARTS_UNALLOCATED
+ 		if(fl->next && fl->img->flash_base + fl->img->size + master->erasesize <= fl->next->img->flash_base) {
+-			i++;
+-			parts[i].offset = parts[i-1].size + parts[i-1].offset;
+-			parts[i].size = fl->next->img->flash_base - parts[i].offset;
+-			parts[i].name = nullname;
+-		}
++			if (!strcmp(parts[i].name, "rootfs")) {
++				parts[i].size = fl->next->img->flash_base;
++				parts[i].size &= ~(master->erasesize - 1);
++				parts[i].size -= parts[i].offset;
++#ifdef CONFIG_MTD_REDBOOT_PARTS_UNALLOCATED
++				nrparts--;
++			} else {
++				i++;
++				parts[i].offset = parts[i-1].size + parts[i-1].offset;
++				parts[i].size = fl->next->img->flash_base - parts[i].offset;
++				parts[i].name = nullname;
+ #endif
++			}
++		}
+ 		tmp_fl = fl;
+ 		fl = fl->next;
+ 		kfree(tmp_fl);
diff --git a/target/linux/generic/patches-4.3/430-mtd-add-myloader-partition-parser.patch b/target/linux/generic/patches-4.3/430-mtd-add-myloader-partition-parser.patch
new file mode 100644
index 0000000..fe74ad5
--- /dev/null
+++ b/target/linux/generic/patches-4.3/430-mtd-add-myloader-partition-parser.patch
@@ -0,0 +1,35 @@
+--- a/drivers/mtd/Kconfig
++++ b/drivers/mtd/Kconfig
+@@ -179,6 +179,22 @@ config MTD_BCM47XX_PARTS
+ 	  This provides partitions parser for devices based on BCM47xx
+ 	  boards.
+ 
++config MTD_MYLOADER_PARTS
++	tristate "MyLoader partition parsing"
++	depends on ADM5120 || ATH25 || ATH79
++	---help---
++	  MyLoader is a bootloader which allows the user to define partitions
++	  in flash devices, by putting a table in the second erase block
++	  on the device, similar to a partition table. This table gives the 
++	  offsets and lengths of the user defined partitions.
++
++	  If you need code which can detect and parse these tables, and
++	  register MTD 'partitions' corresponding to each image detected,
++	  enable this option.
++
++	  You will still need the parsing functions to be called by the driver
++	  for your particular device. It won't happen automatically.
++
+ comment "User Modules And Translation Layers"
+ 
+ #
+--- a/drivers/mtd/Makefile
++++ b/drivers/mtd/Makefile
+@@ -15,6 +15,7 @@ obj-$(CONFIG_MTD_AFS_PARTS)	+= afs.o
+ obj-$(CONFIG_MTD_AR7_PARTS)	+= ar7part.o
+ obj-$(CONFIG_MTD_BCM63XX_PARTS)	+= bcm63xxpart.o
+ obj-$(CONFIG_MTD_BCM47XX_PARTS)	+= bcm47xxpart.o
++obj-$(CONFIG_MTD_MYLOADER_PARTS) += myloader.o
+ 
+ # 'Users' - code which presents functionality to userspace.
+ obj-$(CONFIG_MTD_BLKDEVS)	+= mtd_blkdevs.o
diff --git a/target/linux/generic/patches-4.3/431-mtd-bcm47xxpart-support-for-Xiaomi-specific-board_da.patch b/target/linux/generic/patches-4.3/431-mtd-bcm47xxpart-support-for-Xiaomi-specific-board_da.patch
new file mode 100644
index 0000000..a30e698
--- /dev/null
+++ b/target/linux/generic/patches-4.3/431-mtd-bcm47xxpart-support-for-Xiaomi-specific-board_da.patch
@@ -0,0 +1,34 @@
+From 841e59ba3e496d86ca5f069204d5e5c1ad43c01d Mon Sep 17 00:00:00 2001
+From: =?UTF-8?q?Rafa=C5=82=20Mi=C5=82ecki?= <zajec5@gmail.com>
+Date: Tue, 27 Jan 2015 22:29:21 +0100
+Subject: [PATCH] mtd: bcm47xxpart: support for Xiaomi specific board_data
+ partition
+MIME-Version: 1.0
+Content-Type: text/plain; charset=UTF-8
+Content-Transfer-Encoding: 8bit
+
+Signed-off-by: Rafał Miłecki <zajec5@gmail.com>
+---
+ drivers/mtd/bcm47xxpart.c | 4 +++-
+ 1 file changed, 3 insertions(+), 1 deletion(-)
+
+--- a/drivers/mtd/bcm47xxpart.c
++++ b/drivers/mtd/bcm47xxpart.c
+@@ -33,6 +33,7 @@
+ /* Magics */
+ #define BOARD_DATA_MAGIC		0x5246504D	/* MPFR */
+ #define BOARD_DATA_MAGIC2		0xBD0D0BBD
++#define BOARD_DATA_XIAOMI_MAGIC		0x474D4442	/* GMDB */
+ #define CFE_MAGIC			0x43464531	/* 1EFC */
+ #define FACTORY_MAGIC			0x59544346	/* FCTY */
+ #define NVRAM_HEADER			0x48534C46	/* FLSH */
+@@ -262,7 +263,8 @@ static int bcm47xxpart_parse(struct mtd_
+ 		}
+ 
+ 		/* Some devices (ex. WNDR3700v3) don't have a standard 'MPFR' */
+-		if (buf[0x000 / 4] == BOARD_DATA_MAGIC2) {
++		if (buf[0x000 / 4] == BOARD_DATA_MAGIC2 ||
++		    le32_to_cpu(buf[0x000 / 4]) == BOARD_DATA_XIAOMI_MAGIC) {
+ 			bcm47xxpart_add_part(&parts[curr_part++], "board_data",
+ 					     offset, MTD_WRITEABLE);
+ 			continue;
diff --git a/target/linux/generic/patches-4.3/432-mtd-bcm47xxpart-detect-T_Meter-partition.patch b/target/linux/generic/patches-4.3/432-mtd-bcm47xxpart-detect-T_Meter-partition.patch
new file mode 100644
index 0000000..1edc995
--- /dev/null
+++ b/target/linux/generic/patches-4.3/432-mtd-bcm47xxpart-detect-T_Meter-partition.patch
@@ -0,0 +1,42 @@
+From fd54aa583296f9adfb1f519affbc10ba521eb809 Mon Sep 17 00:00:00 2001
+From: =?UTF-8?q?Rafa=C5=82=20Mi=C5=82ecki?= <zajec5@gmail.com>
+Date: Wed, 28 Jan 2015 22:14:41 +0100
+Subject: [PATCH] mtd: bcm47xxpart: detect T_Meter partition
+MIME-Version: 1.0
+Content-Type: text/plain; charset=UTF-8
+Content-Transfer-Encoding: 8bit
+
+It can be found on many Netgear devices. It consists of many 0x30 blocks
+starting with 4D 54.
+
+Signed-off-by: Rafał Miłecki <zajec5@gmail.com>
+---
+ drivers/mtd/bcm47xxpart.c | 10 ++++++++++
+ 1 file changed, 10 insertions(+)
+
+--- a/drivers/mtd/bcm47xxpart.c
++++ b/drivers/mtd/bcm47xxpart.c
+@@ -39,6 +39,7 @@
+ #define NVRAM_HEADER			0x48534C46	/* FLSH */
+ #define POT_MAGIC1			0x54544f50	/* POTT */
+ #define POT_MAGIC2			0x504f		/* OP */
++#define T_METER_MAGIC			0x4D540000	/* MT */
+ #define ML_MAGIC1			0x39685a42
+ #define ML_MAGIC2			0x26594131
+ #define TRX_MAGIC			0x30524448
+@@ -176,6 +177,15 @@ static int bcm47xxpart_parse(struct mtd_
+ 					     MTD_WRITEABLE);
+ 			continue;
+ 		}
++
++		/* T_Meter */
++		if ((le32_to_cpu(buf[0x000 / 4]) & 0xFFFF0000) == T_METER_MAGIC &&
++		    (le32_to_cpu(buf[0x030 / 4]) & 0xFFFF0000) == T_METER_MAGIC &&
++		    (le32_to_cpu(buf[0x060 / 4]) & 0xFFFF0000) == T_METER_MAGIC) {
++			bcm47xxpart_add_part(&parts[curr_part++], "T_Meter", offset,
++					     MTD_WRITEABLE);
++			continue;
++		}
+ 
+ 		/* TRX */
+ 		if (buf[0x000 / 4] == TRX_MAGIC) {
diff --git a/target/linux/generic/patches-4.3/440-block2mtd_init.patch b/target/linux/generic/patches-4.3/440-block2mtd_init.patch
new file mode 100644
index 0000000..f2e62b4
--- /dev/null
+++ b/target/linux/generic/patches-4.3/440-block2mtd_init.patch
@@ -0,0 +1,108 @@
+--- a/drivers/mtd/devices/block2mtd.c
++++ b/drivers/mtd/devices/block2mtd.c
+@@ -26,6 +26,7 @@
+ #include <linux/list.h>
+ #include <linux/init.h>
+ #include <linux/mtd/mtd.h>
++#include <linux/mtd/partitions.h>
+ #include <linux/mutex.h>
+ #include <linux/mount.h>
+ #include <linux/slab.h>
+@@ -219,7 +220,7 @@ static void block2mtd_free_device(struct
+ 
+ 
+ static struct block2mtd_dev *add_device(char *devname, int erase_size,
+-		int timeout)
++		const char *mtdname, int timeout)
+ {
+ #ifndef MODULE
+ 	int i;
+@@ -227,6 +228,7 @@ static struct block2mtd_dev *add_device(
+ 	const fmode_t mode = FMODE_READ | FMODE_WRITE | FMODE_EXCL;
+ 	struct block_device *bdev = ERR_PTR(-ENODEV);
+ 	struct block2mtd_dev *dev;
++	struct mtd_partition *part;
+ 	char *name;
+ 
+ 	if (!devname)
+@@ -283,13 +285,16 @@ static struct block2mtd_dev *add_device(
+ 
+ 	/* Setup the MTD structure */
+ 	/* make the name contain the block device in */
+-	name = kasprintf(GFP_KERNEL, "block2mtd: %s", devname);
++	if (!mtdname)
++		mtdname = devname;
++	name = kmalloc(strlen(mtdname) + 1, GFP_KERNEL);
+ 	if (!name)
+ 		goto err_destroy_mutex;
+ 
++	strcpy(name, mtdname);
+ 	dev->mtd.name = name;
+ 
+-	dev->mtd.size = dev->blkdev->bd_inode->i_size & PAGE_MASK;
++	dev->mtd.size = dev->blkdev->bd_inode->i_size & PAGE_MASK & ~(erase_size - 1);
+ 	dev->mtd.erasesize = erase_size;
+ 	dev->mtd.writesize = 1;
+ 	dev->mtd.writebufsize = PAGE_SIZE;
+@@ -302,7 +307,11 @@ static struct block2mtd_dev *add_device(
+ 	dev->mtd.priv = dev;
+ 	dev->mtd.owner = THIS_MODULE;
+ 
+-	if (mtd_device_register(&dev->mtd, NULL, 0)) {
++	part = kzalloc(sizeof(struct mtd_partition), GFP_KERNEL);
++	part->name = name;
++	part->offset = 0;
++	part->size = dev->mtd.size;
++	if (mtd_device_register(&dev->mtd, part, 1)) {
+ 		/* Device didn't get added, so free the entry */
+ 		goto err_destroy_mutex;
+ 	}
+@@ -310,8 +319,7 @@ static struct block2mtd_dev *add_device(
+ 	list_add(&dev->list, &blkmtd_device_list);
+ 	pr_info("mtd%d: [%s] erase_size = %dKiB [%d]\n",
+ 		dev->mtd.index,
+-		dev->mtd.name + strlen("block2mtd: "),
+-		dev->mtd.erasesize >> 10, dev->mtd.erasesize);
++		mtdname, dev->mtd.erasesize >> 10, dev->mtd.erasesize);
+ 	return dev;
+ 
+ err_destroy_mutex:
+@@ -384,7 +392,7 @@ static int block2mtd_setup2(const char *
+ 	/* 80 for device, 12 for erase size, 80 for name, 8 for timeout */
+ 	char buf[80 + 12 + 80 + 8];
+ 	char *str = buf;
+-	char *token[2];
++	char *token[3];
+ 	char *name;
+ 	size_t erase_size = PAGE_SIZE;
+ 	unsigned long timeout = MTD_DEFAULT_TIMEOUT;
+@@ -398,7 +406,7 @@ static int block2mtd_setup2(const char *
+ 	strcpy(str, val);
+ 	kill_final_newline(str);
+ 
+-	for (i = 0; i < 2; i++)
++	for (i = 0; i < 3; i++)
+ 		token[i] = strsep(&str, ",");
+ 
+ 	if (str) {
+@@ -424,8 +432,10 @@ static int block2mtd_setup2(const char *
+ 			return 0;
+ 		}
+ 	}
++	if (token[2] && (strlen(token[2]) + 1 > 80))
++		pr_err("mtd device name too long\n");
+ 
+-	add_device(name, erase_size, timeout);
++	add_device(name, erase_size, token[2], timeout);
+ 
+ 	return 0;
+ }
+@@ -459,7 +469,7 @@ static int block2mtd_setup(const char *v
+ 
+ 
+ module_param_call(block2mtd, block2mtd_setup, NULL, NULL, 0200);
+-MODULE_PARM_DESC(block2mtd, "Device to use. \"block2mtd=<dev>[,<erasesize>]\"");
++MODULE_PARM_DESC(block2mtd, "Device to use. \"block2mtd=<dev>[,<erasesize>[,<name>]]\"");
+ 
+ static int __init block2mtd_init(void)
+ {
diff --git a/target/linux/generic/patches-4.3/441-block2mtd_probe.patch b/target/linux/generic/patches-4.3/441-block2mtd_probe.patch
new file mode 100644
index 0000000..ed14537
--- /dev/null
+++ b/target/linux/generic/patches-4.3/441-block2mtd_probe.patch
@@ -0,0 +1,39 @@
+--- a/drivers/mtd/devices/block2mtd.c
++++ b/drivers/mtd/devices/block2mtd.c
+@@ -392,7 +392,7 @@ static int block2mtd_setup2(const char *
+ 	/* 80 for device, 12 for erase size, 80 for name, 8 for timeout */
+ 	char buf[80 + 12 + 80 + 8];
+ 	char *str = buf;
+-	char *token[3];
++	char *token[4];
+ 	char *name;
+ 	size_t erase_size = PAGE_SIZE;
+ 	unsigned long timeout = MTD_DEFAULT_TIMEOUT;
+@@ -406,7 +406,7 @@ static int block2mtd_setup2(const char *
+ 	strcpy(str, val);
+ 	kill_final_newline(str);
+ 
+-	for (i = 0; i < 3; i++)
++	for (i = 0; i < 4; i++)
+ 		token[i] = strsep(&str, ",");
+ 
+ 	if (str) {
+@@ -435,6 +435,9 @@ static int block2mtd_setup2(const char *
+ 	if (token[2] && (strlen(token[2]) + 1 > 80))
+ 		pr_err("mtd device name too long\n");
+ 
++	if (token[3] && kstrtoul(token[3], 0, &timeout))
++		pr_err("invalid timeout\n");
++
+ 	add_device(name, erase_size, token[2], timeout);
+ 
+ 	return 0;
+@@ -469,7 +472,7 @@ static int block2mtd_setup(const char *v
+ 
+ 
+ module_param_call(block2mtd, block2mtd_setup, NULL, NULL, 0200);
+-MODULE_PARM_DESC(block2mtd, "Device to use. \"block2mtd=<dev>[,<erasesize>[,<name>]]\"");
++MODULE_PARM_DESC(block2mtd, "Device to use. \"block2mtd=<dev>[,<erasesize>[,<name>[,<timeout>]]]\"");
+ 
+ static int __init block2mtd_init(void)
+ {
diff --git a/target/linux/generic/patches-4.3/450-mtd-nand-allow-to-use-platform-specific-chip-fixup.patch b/target/linux/generic/patches-4.3/450-mtd-nand-allow-to-use-platform-specific-chip-fixup.patch
new file mode 100644
index 0000000..84d2e14
--- /dev/null
+++ b/target/linux/generic/patches-4.3/450-mtd-nand-allow-to-use-platform-specific-chip-fixup.patch
@@ -0,0 +1,37 @@
+---
+ drivers/mtd/nand/plat_nand.c |   13 ++++++++++++-
+ include/linux/mtd/nand.h     |    1 +
+ 2 files changed, 13 insertions(+), 1 deletion(-)
+
+--- a/include/linux/mtd/nand.h
++++ b/include/linux/mtd/nand.h
+@@ -869,6 +869,7 @@ struct platform_nand_chip {
+ 	unsigned int options;
+ 	unsigned int bbt_options;
+ 	const char **part_probe_types;
++	int (*chip_fixup)(struct mtd_info *mtd);
+ };
+ 
+ /* Keep gcc happy */
+--- a/drivers/mtd/nand/plat_nand.c
++++ b/drivers/mtd/nand/plat_nand.c
+@@ -88,7 +88,18 @@ static int plat_nand_probe(struct platfo
+ 	}
+ 
+ 	/* Scan to find existence of the device */
+-	if (nand_scan(&data->mtd, pdata->chip.nr_chips)) {
++	if (nand_scan_ident(&data->mtd, pdata->chip.nr_chips, NULL)) {
++		err = -ENXIO;
++		goto out;
++	}
++
++	if (pdata->chip.chip_fixup) {
++		err = pdata->chip.chip_fixup(&data->mtd);
++		if (err)
++			goto out;
++	}
++
++	if (nand_scan_tail(&data->mtd)) {
+ 		err = -ENXIO;
+ 		goto out;
+ 	}
diff --git a/target/linux/generic/patches-4.3/451-mtd-nand-fix-return-code-of-nand_correct_data-function.patch b/target/linux/generic/patches-4.3/451-mtd-nand-fix-return-code-of-nand_correct_data-function.patch
new file mode 100644
index 0000000..6a2092c
--- /dev/null
+++ b/target/linux/generic/patches-4.3/451-mtd-nand-fix-return-code-of-nand_correct_data-function.patch
@@ -0,0 +1,11 @@
+--- a/drivers/mtd/nand/nand_ecc.c
++++ b/drivers/mtd/nand/nand_ecc.c
+@@ -507,7 +507,7 @@ int __nand_correct_data(unsigned char *b
+ 		return 1;	/* error in ECC data; no action needed */
+ 
+ 	pr_err("%s: uncorrectable ECC error\n", __func__);
+-	return -1;
++	return -EBADMSG;
+ }
+ EXPORT_SYMBOL(__nand_correct_data);
+ 
diff --git a/target/linux/generic/patches-4.3/460-mtd-cfi_cmdset_0002-no-erase_suspend.patch b/target/linux/generic/patches-4.3/460-mtd-cfi_cmdset_0002-no-erase_suspend.patch
new file mode 100644
index 0000000..68fbd12
--- /dev/null
+++ b/target/linux/generic/patches-4.3/460-mtd-cfi_cmdset_0002-no-erase_suspend.patch
@@ -0,0 +1,11 @@
+--- a/drivers/mtd/chips/cfi_cmdset_0002.c
++++ b/drivers/mtd/chips/cfi_cmdset_0002.c
+@@ -809,7 +809,7 @@ static int get_chip(struct map_info *map
+ 		return 0;
+ 
+ 	case FL_ERASING:
+-		if (!cfip || !(cfip->EraseSuspend & (0x1|0x2)) ||
++		if (1 /* no suspend */ || !cfip || !(cfip->EraseSuspend & (0x1|0x2)) ||
+ 		    !(mode == FL_READY || mode == FL_POINT ||
+ 		    (mode == FL_WRITING && (cfip->EraseSuspend & 0x2))))
+ 			goto sleep;
diff --git a/target/linux/generic/patches-4.3/461-mtd-cfi_cmdset_0002-add-buffer-write-cmd-timeout.patch b/target/linux/generic/patches-4.3/461-mtd-cfi_cmdset_0002-add-buffer-write-cmd-timeout.patch
new file mode 100644
index 0000000..c437a14
--- /dev/null
+++ b/target/linux/generic/patches-4.3/461-mtd-cfi_cmdset_0002-add-buffer-write-cmd-timeout.patch
@@ -0,0 +1,18 @@
+From: George Kashperko <george@znau.edu.ua>
+
+Issue map read after Write Buffer Load command to ensure chip is ready
+to receive data.
+Signed-off-by: George Kashperko <george@znau.edu.ua>
+---
+ drivers/mtd/chips/cfi_cmdset_0002.c |    1 +
+ 1 file changed, 1 insertion(+)
+--- a/drivers/mtd/chips/cfi_cmdset_0002.c
++++ b/drivers/mtd/chips/cfi_cmdset_0002.c
+@@ -1830,6 +1830,7 @@ static int __xipram do_write_buffer(stru
+ 
+ 	/* Write Buffer Load */
+ 	map_write(map, CMD(0x25), cmd_adr);
++	(void) map_read(map, cmd_adr);
+ 
+ 	chip->state = FL_WRITING_TO_BUFFER;
+ 
diff --git a/target/linux/generic/patches-4.3/474-mtd-spi-nor-add-support-for-the-ISSI-SI25CD512-SPI-f.patch b/target/linux/generic/patches-4.3/474-mtd-spi-nor-add-support-for-the-ISSI-SI25CD512-SPI-f.patch
new file mode 100644
index 0000000..b8c2dc6
--- /dev/null
+++ b/target/linux/generic/patches-4.3/474-mtd-spi-nor-add-support-for-the-ISSI-SI25CD512-SPI-f.patch
@@ -0,0 +1,22 @@
+From 34e2b403040a2f9d3ba071d95a7f42457e2950f9 Mon Sep 17 00:00:00 2001
+From: Gabor Juhos <juhosg@openwrt.org>
+Date: Tue, 7 Apr 2015 18:35:15 +0200
+Subject: [PATCH] mtd: spi-nor: add support for the ISSI SI25CD512 SPI flash
+
+Signed-off-by: Gabor Juhos <juhosg@openwrt.org>
+---
+ drivers/mtd/spi-nor/spi-nor.c |    3 +++
+ 1 file changed, 3 insertions(+)
+
+--- a/drivers/mtd/spi-nor/spi-nor.c
++++ b/drivers/mtd/spi-nor/spi-nor.c
+@@ -566,6 +566,9 @@ static const struct flash_info spi_nor_i
+ 	/* ISSI */
+ 	{ "is25cd512", INFO(0x7f9d20, 0, 32 * 1024,   2, SECT_4K) },
+ 
++	/* ISSI */
++	{ "is25cd512", INFO(0x7f9d20, 0, 32 * 1024,   2, SECT_4K) },
++
+ 	/* Macronix */
+ 	{ "mx25l512e",   INFO(0xc22010, 0, 64 * 1024,   1, SECT_4K) },
+ 	{ "mx25l2005a",  INFO(0xc22012, 0, 64 * 1024,   4, SECT_4K) },
diff --git a/target/linux/generic/patches-4.3/480-mtd-set-rootfs-to-be-root-dev.patch b/target/linux/generic/patches-4.3/480-mtd-set-rootfs-to-be-root-dev.patch
new file mode 100644
index 0000000..3ba61e1
--- /dev/null
+++ b/target/linux/generic/patches-4.3/480-mtd-set-rootfs-to-be-root-dev.patch
@@ -0,0 +1,26 @@
+--- a/drivers/mtd/mtdcore.c
++++ b/drivers/mtd/mtdcore.c
+@@ -39,6 +39,7 @@
+ #include <linux/slab.h>
+ #include <linux/reboot.h>
+ #include <linux/kconfig.h>
++#include <linux/root_dev.h>
+ 
+ #include <linux/mtd/mtd.h>
+ #include <linux/mtd/partitions.h>
+@@ -456,6 +457,15 @@ int add_mtd_device(struct mtd_info *mtd)
+ 	   of this try_ nonsense, and no bitching about it
+ 	   either. :) */
+ 	__module_get(THIS_MODULE);
++
++	if (!strcmp(mtd->name, "rootfs") &&
++	    config_enabled(CONFIG_MTD_ROOTFS_ROOT_DEV) &&
++	    ROOT_DEV == 0) {
++		pr_notice("mtd: device %d (%s) set to be root filesystem\n",
++			  mtd->index, mtd->name);
++		ROOT_DEV = MKDEV(MTD_BLOCK_MAJOR, mtd->index);
++	}
++
+ 	return 0;
+ 
+ fail_added:
diff --git a/target/linux/generic/patches-4.3/490-ubi-auto-attach-mtd-device-named-ubi-or-data-on-boot.patch b/target/linux/generic/patches-4.3/490-ubi-auto-attach-mtd-device-named-ubi-or-data-on-boot.patch
new file mode 100644
index 0000000..8494064
--- /dev/null
+++ b/target/linux/generic/patches-4.3/490-ubi-auto-attach-mtd-device-named-ubi-or-data-on-boot.patch
@@ -0,0 +1,76 @@
+From 8a52e4100d7c3a4a1dfddfa02b8864a9b0068c13 Mon Sep 17 00:00:00 2001
+From: Daniel Golle <daniel@makrotopia.org>
+Date: Sat, 17 May 2014 03:36:18 +0200
+Subject: [PATCH 1/5] ubi: auto-attach mtd device named "ubi" or "data" on boot
+To: openwrt-devel@lists.openwrt.org
+
+Signed-off-by: Daniel Golle <daniel@makrotopia.org>
+---
+ drivers/mtd/ubi/build.c | 36 ++++++++++++++++++++++++++++++++++++
+ 1 file changed, 36 insertions(+)
+
+--- a/drivers/mtd/ubi/build.c
++++ b/drivers/mtd/ubi/build.c
+@@ -1200,6 +1200,49 @@ static struct mtd_info * __init open_mtd
+ 	return mtd;
+ }
+ 
++/*
++ * This function tries attaching mtd partitions named either "ubi" or "data"
++ * during boot.
++ */
++static void __init ubi_auto_attach(void)
++{
++	int err;
++	struct mtd_info *mtd;
++
++	/* try attaching mtd device named "ubi" or "data" */
++	mtd = open_mtd_device("ubi");
++	if (IS_ERR(mtd))
++		mtd = open_mtd_device("data");
++
++	if (!IS_ERR(mtd)) {
++		size_t len;
++		char magic[4];
++
++		/* check for a valid ubi magic */
++		err = mtd_read(mtd, 0, 4, &len, (void *) magic);
++		if (!err && len == 4 && strncmp(magic, "UBI#", 4)) {
++			pr_err("UBI error: no valid UBI magic found inside mtd%d", mtd->index);
++			put_mtd_device(mtd);
++			return;
++		}
++
++		/* auto-add only media types where UBI makes sense */
++		if (mtd->type == MTD_NANDFLASH ||
++		    mtd->type == MTD_NORFLASH ||
++		    mtd->type == MTD_DATAFLASH ||
++		    mtd->type == MTD_MLCNANDFLASH) {
++			mutex_lock(&ubi_devices_mutex);
++			pr_notice("UBI: auto-attach mtd%d", mtd->index);
++			err = ubi_attach_mtd_dev(mtd, UBI_DEV_NUM_AUTO, 0, 0);
++			mutex_unlock(&ubi_devices_mutex);
++			if (err < 0) {
++				pr_err("UBI error: cannot attach mtd%d", mtd->index);
++				put_mtd_device(mtd);
++			}
++		}
++	}
++}
++
+ static int __init ubi_init(void)
+ {
+ 	int err, i, k;
+@@ -1283,6 +1326,12 @@ static int __init ubi_init(void)
+ 		}
+ 	}
+ 
++	/* auto-attach mtd devices only if built-in to the kernel and no ubi.mtd
++	 * parameter was given */
++	if (config_enabled(CONFIG_MTD_ROOTFS_ROOT_DEV) &&
++	    !ubi_is_module() && !mtd_devs)
++		ubi_auto_attach();
++
+ 	err = ubiblock_init();
+ 	if (err) {
+ 		pr_err("UBI error: block: cannot initialize, error %d", err);
diff --git a/target/linux/generic/patches-4.3/491-ubi-auto-create-ubiblock-device-for-rootfs.patch b/target/linux/generic/patches-4.3/491-ubi-auto-create-ubiblock-device-for-rootfs.patch
new file mode 100644
index 0000000..da31112
--- /dev/null
+++ b/target/linux/generic/patches-4.3/491-ubi-auto-create-ubiblock-device-for-rootfs.patch
@@ -0,0 +1,69 @@
+From 0f3966579815f889bb2fcb4846152c35f65e79c4 Mon Sep 17 00:00:00 2001
+From: Daniel Golle <daniel@makrotopia.org>
+Date: Thu, 15 May 2014 21:06:33 +0200
+Subject: [PATCH 2/5] ubi: auto-create ubiblock device for rootfs
+To: openwrt-devel@lists.openwrt.org
+
+Signed-off-by: Daniel Golle <daniel@makrotopia.org>
+---
+ drivers/mtd/ubi/block.c | 42 ++++++++++++++++++++++++++++++++++++++++++
+ 1 file changed, 42 insertions(+)
+
+--- a/drivers/mtd/ubi/block.c
++++ b/drivers/mtd/ubi/block.c
+@@ -628,6 +628,44 @@ static void __init ubiblock_create_from_
+ 	}
+ }
+ 
++#define UBIFS_NODE_MAGIC  0x06101831
++static inline int ubi_vol_is_ubifs(struct ubi_volume_desc *desc)
++{
++	int ret;
++	uint32_t magic_of, magic;
++	ret = ubi_read(desc, 0, (char *)&magic_of, 0, 4);
++	if (ret)
++		return 0;
++	magic = le32_to_cpu(magic_of);
++	return magic == UBIFS_NODE_MAGIC;
++}
++
++static void __init ubiblock_create_auto_rootfs(void)
++{
++	int ubi_num, ret, is_ubifs;
++	struct ubi_volume_desc *desc;
++	struct ubi_volume_info vi;
++
++	for (ubi_num = 0; ubi_num < UBI_MAX_DEVICES; ubi_num++) {
++		desc = ubi_open_volume_nm(ubi_num, "rootfs", UBI_READONLY);
++		if (IS_ERR(desc))
++			continue;
++
++		ubi_get_volume_info(desc, &vi);
++		is_ubifs = ubi_vol_is_ubifs(desc);
++		ubi_close_volume(desc);
++		if (is_ubifs)
++			break;
++
++		ret = ubiblock_create(&vi);
++		if (ret)
++			pr_err("UBI error: block: can't add '%s' volume, err=%d\n",
++				vi.name, ret);
++		/* always break if we get here */
++		break;
++	}
++}
++
+ static void ubiblock_remove_all(void)
+ {
+ 	struct ubiblock *next;
+@@ -658,6 +696,10 @@ int __init ubiblock_init(void)
+ 	 */
+ 	ubiblock_create_from_param();
+ 
++	/* auto-attach "rootfs" volume if existing and non-ubifs */
++	if (config_enabled(CONFIG_MTD_ROOTFS_ROOT_DEV))
++		ubiblock_create_auto_rootfs();
++
+ 	/*
+ 	 * Block devices are only created upon user requests, so we ignore
+ 	 * existing volumes.
diff --git a/target/linux/generic/patches-4.3/492-try-auto-mounting-ubi0-rootfs-in-init-do_mounts.c.patch b/target/linux/generic/patches-4.3/492-try-auto-mounting-ubi0-rootfs-in-init-do_mounts.c.patch
new file mode 100644
index 0000000..d21e6d2
--- /dev/null
+++ b/target/linux/generic/patches-4.3/492-try-auto-mounting-ubi0-rootfs-in-init-do_mounts.c.patch
@@ -0,0 +1,53 @@
+From eea9e1785e4c05c2a3444506aabafa0ae958538f Mon Sep 17 00:00:00 2001
+From: Daniel Golle <daniel@makrotopia.org>
+Date: Sat, 17 May 2014 03:35:02 +0200
+Subject: [PATCH 4/5] try auto-mounting ubi0:rootfs in init/do_mounts.c
+To: openwrt-devel@lists.openwrt.org
+
+Signed-off-by: Daniel Golle <daniel@makrotopia.org>
+---
+ init/do_mounts.c | 26 +++++++++++++++++++++++++-
+ 1 file changed, 25 insertions(+), 1 deletion(-)
+
+--- a/init/do_mounts.c
++++ b/init/do_mounts.c
+@@ -438,7 +438,27 @@ retry:
+ out:
+ 	put_page(page);
+ }
+- 
++
++static int __init mount_ubi_rootfs(void)
++{
++	int flags = MS_SILENT;
++	int err, tried = 0;
++
++	while (tried < 2) {
++		err = do_mount_root("ubi0:rootfs", "ubifs", flags, \
++					root_mount_data);
++		switch (err) {
++			case -EACCES:
++				flags |= MS_RDONLY;
++				tried++;
++			default:
++				return err;
++		}
++	}
++
++	return -EINVAL;
++}
++
+ #ifdef CONFIG_ROOT_NFS
+ 
+ #define NFSROOT_TIMEOUT_MIN	5
+@@ -532,6 +552,10 @@ void __init mount_root(void)
+ 			change_floppy("root floppy");
+ 	}
+ #endif
++#ifdef CONFIG_MTD_ROOTFS_ROOT_DEV
++	if (!mount_ubi_rootfs())
++		return;
++#endif
+ #ifdef CONFIG_BLOCK
+ 	{
+ 		int err = create_dev("/dev/root", ROOT_DEV);
diff --git a/target/linux/generic/patches-4.3/493-ubi-set-ROOT_DEV-to-ubiblock-rootfs-if-unset.patch b/target/linux/generic/patches-4.3/493-ubi-set-ROOT_DEV-to-ubiblock-rootfs-if-unset.patch
new file mode 100644
index 0000000..f55e8e3
--- /dev/null
+++ b/target/linux/generic/patches-4.3/493-ubi-set-ROOT_DEV-to-ubiblock-rootfs-if-unset.patch
@@ -0,0 +1,37 @@
+From cd68d1b12b5ea4c01a664c064179ada42bf55d3d Mon Sep 17 00:00:00 2001
+From: Daniel Golle <daniel@makrotopia.org>
+Date: Thu, 15 May 2014 20:55:42 +0200
+Subject: [PATCH 5/5] ubi: set ROOT_DEV to ubiblock "rootfs" if unset
+To: openwrt-devel@lists.openwrt.org
+
+Signed-off-by: Daniel Golle <daniel@makrotopia.org>
+---
+ drivers/mtd/ubi/block.c | 10 ++++++++++
+ 1 file changed, 10 insertions(+)
+
+--- a/drivers/mtd/ubi/block.c
++++ b/drivers/mtd/ubi/block.c
+@@ -50,6 +50,7 @@
+ #include <linux/scatterlist.h>
+ #include <linux/idr.h>
+ #include <asm/div64.h>
++#include <linux/root_dev.h>
+ 
+ #include "ubi-media.h"
+ #include "ubi.h"
+@@ -448,6 +449,15 @@ int ubiblock_create(struct ubi_volume_in
+ 	add_disk(dev->gd);
+ 	dev_info(disk_to_dev(dev->gd), "created from ubi%d:%d(%s)",
+ 		 dev->ubi_num, dev->vol_id, vi->name);
++
++	if (!strcmp(vi->name, "rootfs") &&
++	    config_enabled(CONFIG_MTD_ROOTFS_ROOT_DEV) &&
++	    ROOT_DEV == 0) {
++		pr_notice("ubiblock: device ubiblock%d_%d (%s) set to be root filesystem\n",
++			  dev->ubi_num, dev->vol_id, vi->name);
++		ROOT_DEV = MKDEV(gd->major, gd->first_minor);
++	}
++
+ 	return 0;
+ 
+ out_free_queue:
diff --git a/target/linux/generic/patches-4.3/494-mtd-ubi-add-EOF-marker-support.patch b/target/linux/generic/patches-4.3/494-mtd-ubi-add-EOF-marker-support.patch
new file mode 100644
index 0000000..14fae76
--- /dev/null
+++ b/target/linux/generic/patches-4.3/494-mtd-ubi-add-EOF-marker-support.patch
@@ -0,0 +1,51 @@
+--- a/drivers/mtd/ubi/attach.c
++++ b/drivers/mtd/ubi/attach.c
+@@ -803,6 +803,13 @@ out_unlock:
+ 	return err;
+ }
+ 
++static bool ec_hdr_has_eof(struct ubi_ec_hdr *ech)
++{
++	return ech->padding1[0] == 'E' &&
++	       ech->padding1[1] == 'O' &&
++	       ech->padding1[2] == 'F';
++}
++
+ /**
+  * scan_peb - scan and process UBI headers of a PEB.
+  * @ubi: UBI device description object
+@@ -833,9 +840,21 @@ static int scan_peb(struct ubi_device *u
+ 		return 0;
+ 	}
+ 
+-	err = ubi_io_read_ec_hdr(ubi, pnum, ech, 0);
+-	if (err < 0)
+-		return err;
++	if (!ai->eof_found) {
++		err = ubi_io_read_ec_hdr(ubi, pnum, ech, 0);
++		if (err < 0)
++			return err;
++
++		if (ec_hdr_has_eof(ech)) {
++			pr_notice("UBI: EOF marker found, PEBs from %d will be erased",
++				pnum);
++			ai->eof_found = true;
++		}
++	}
++
++	if (ai->eof_found)
++		err = UBI_IO_FF_BITFLIPS;
++
+ 	switch (err) {
+ 	case 0:
+ 		break;
+--- a/drivers/mtd/ubi/ubi.h
++++ b/drivers/mtd/ubi/ubi.h
+@@ -739,6 +739,7 @@ struct ubi_attach_info {
+ 	int mean_ec;
+ 	uint64_t ec_sum;
+ 	int ec_count;
++	bool eof_found;
+ 	struct kmem_cache *aeb_slab_cache;
+ };
+ 
diff --git a/target/linux/generic/patches-4.3/500-yaffs-Kbuild-integration.patch b/target/linux/generic/patches-4.3/500-yaffs-Kbuild-integration.patch
new file mode 100644
index 0000000..ab184e6
--- /dev/null
+++ b/target/linux/generic/patches-4.3/500-yaffs-Kbuild-integration.patch
@@ -0,0 +1,18 @@
+--- a/fs/Kconfig
++++ b/fs/Kconfig
+@@ -30,6 +30,7 @@ source "fs/ocfs2/Kconfig"
+ source "fs/btrfs/Kconfig"
+ source "fs/nilfs2/Kconfig"
+ source "fs/f2fs/Kconfig"
++source "fs/yaffs2/Kconfig"
+ 
+ config FS_DAX
+ 	bool "Direct Access (DAX) support"
+--- a/fs/Makefile
++++ b/fs/Makefile
+@@ -125,3 +125,5 @@ obj-y				+= exofs/ # Multiple modules
+ obj-$(CONFIG_CEPH_FS)		+= ceph/
+ obj-$(CONFIG_PSTORE)		+= pstore/
+ obj-$(CONFIG_EFIVAR_FS)		+= efivarfs/
++obj-$(CONFIG_YAFFS_FS)		+= yaffs2/
++
diff --git a/target/linux/generic/patches-4.3/502-yaffs-fix-compat-tags-handling.patch b/target/linux/generic/patches-4.3/502-yaffs-fix-compat-tags-handling.patch
new file mode 100644
index 0000000..a18cf6f
--- /dev/null
+++ b/target/linux/generic/patches-4.3/502-yaffs-fix-compat-tags-handling.patch
@@ -0,0 +1,239 @@
+Subject: yaffs: fix compat tags handling
+
+Signed-off-by: Gabor Juhos <juhosg@openwrt.org>
+---
+--- a/fs/yaffs2/yaffs_tagscompat.c
++++ b/fs/yaffs2/yaffs_tagscompat.c
+@@ -17,7 +17,9 @@
+ #include "yaffs_getblockinfo.h"
+ #include "yaffs_trace.h"
+ 
++#if 0
+ static void yaffs_handle_rd_data_error(struct yaffs_dev *dev, int nand_chunk);
++#endif
+ 
+ 
+ /********** Tags ECC calculations  *********/
+@@ -71,6 +73,7 @@ int yaffs_check_tags_ecc(struct yaffs_ta
+ 	return 0;
+ }
+ 
++#if 0
+ /********** Tags **********/
+ 
+ static void yaffs_load_tags_to_spare(struct yaffs_spare *spare_ptr,
+@@ -379,3 +382,214 @@ void yaffs_tags_compat_install(struct ya
+ 	if(!dev->tagger.mark_bad_fn)
+ 		dev->tagger.mark_bad_fn = yaffs_tags_compat_mark_bad;
+ }
++#else
++
++#include "yaffs_packedtags1.h"
++
++static int yaffs_tags_compat_write(struct yaffs_dev *dev,
++				   int nand_chunk,
++				   const u8 *data,
++				   const struct yaffs_ext_tags *tags)
++{
++	struct yaffs_packed_tags1 pt1;
++	u8 tag_buf[9];
++	int retval;
++
++	/* we assume that yaffs_packed_tags1 and yaffs_tags are compatible */
++	compile_time_assertion(sizeof(struct yaffs_packed_tags1) == 12);
++	compile_time_assertion(sizeof(struct yaffs_tags) == 8);
++
++	yaffs_pack_tags1(&pt1, tags);
++	yaffs_calc_tags_ecc((struct yaffs_tags *)&pt1);
++
++	/* When deleting a chunk, the upper layer provides only skeletal
++	 * tags, one with is_deleted set.  However, we need to update the
++	 * tags, not erase them completely.  So we use the NAND write property
++	 * that only zeroed-bits stick and set tag bytes to all-ones and
++	 * zero just the (not) deleted bit.
++	 */
++	if (!dev->param.tags_9bytes) {
++		if (tags->is_deleted) {
++			memset(&pt1, 0xff, 8);
++			/* clear delete status bit to indicate deleted */
++			pt1.deleted = 0;
++		}
++		memcpy(tag_buf, &pt1, 8);
++	} else {
++		if (tags->is_deleted) {
++			memset(tag_buf, 0xff, 8);
++			tag_buf[8] = 0;
++		} else {
++			memcpy(tag_buf, &pt1, 8);
++			tag_buf[8] = 0xff;
++		}
++	}
++
++	retval = dev->drv.drv_write_chunk_fn(dev, nand_chunk,
++			data,
++			(data) ? dev->data_bytes_per_chunk : 0,
++			tag_buf,
++			(dev->param.tags_9bytes) ? 9 : 8);
++
++	return retval;
++}
++
++/* Return with empty extended tags but add ecc_result.
++ */
++static int return_empty_tags(struct yaffs_ext_tags *tags,
++			     enum yaffs_ecc_result ecc_result,
++			     int retval)
++{
++	if (tags) {
++		memset(tags, 0, sizeof(*tags));
++		tags->ecc_result = ecc_result;
++	}
++
++	return retval;
++}
++
++static int yaffs_tags_compat_read(struct yaffs_dev *dev,
++				  int nand_chunk,
++				  u8 *data,
++				  struct yaffs_ext_tags *tags)
++{
++	struct yaffs_packed_tags1 pt1;
++	enum yaffs_ecc_result ecc_result;
++	int retval;
++	int deleted;
++	u8 tag_buf[9];
++
++	retval = dev->drv.drv_read_chunk_fn(dev, nand_chunk,
++			data, dev->param.total_bytes_per_chunk,
++			tag_buf,
++			(dev->param.tags_9bytes) ? 9 : 8,
++			&ecc_result);
++
++	switch (ecc_result) {
++	case YAFFS_ECC_RESULT_NO_ERROR:
++	case YAFFS_ECC_RESULT_FIXED:
++		break;
++
++	case YAFFS_ECC_RESULT_UNFIXED:
++	default:
++		return_empty_tags(tags, YAFFS_ECC_RESULT_UNFIXED, 0);
++		tags->block_bad = dev->drv.drv_check_bad_fn(dev, nand_chunk);
++		return YAFFS_FAIL;
++	}
++
++	/* Check for a blank/erased chunk. */
++	if (yaffs_check_ff(tag_buf, 8)) {
++		/* when blank, upper layers want ecc_result to be <= NO_ERROR */
++		return return_empty_tags(tags, YAFFS_ECC_RESULT_NO_ERROR,
++					 YAFFS_OK);
++	}
++
++	memcpy(&pt1, tag_buf, 8);
++
++	if (!dev->param.tags_9bytes) {
++		/* Read deleted status (bit) then return it to it's non-deleted
++		 * state before performing tags mini-ECC check. pt1.deleted is
++		 * inverted.
++		 */
++		deleted = !pt1.deleted;
++		pt1.deleted = 1;
++	} else {
++		deleted = (hweight8(tag_buf[8]) < 7) ? 1 : 0;
++	}
++
++	/* Check the packed tags mini-ECC and correct if necessary/possible. */
++	retval = yaffs_check_tags_ecc((struct yaffs_tags *)&pt1);
++	switch (retval) {
++	case 0:
++		/* no tags error, use MTD result */
++		break;
++	case 1:
++		/* recovered tags-ECC error */
++		dev->n_tags_ecc_fixed++;
++		if (ecc_result == YAFFS_ECC_RESULT_NO_ERROR)
++			ecc_result = YAFFS_ECC_RESULT_FIXED;
++		break;
++	default:
++		/* unrecovered tags-ECC error */
++		dev->n_tags_ecc_unfixed++;
++		return return_empty_tags(tags, YAFFS_ECC_RESULT_UNFIXED,
++					 YAFFS_FAIL);
++	}
++
++	/* Unpack the tags to extended form and set ECC result.
++	 * [set should_be_ff just to keep yaffs_unpack_tags1 happy]
++	 */
++	pt1.should_be_ff = 0xffffffff;
++	yaffs_unpack_tags1(tags, &pt1);
++	tags->ecc_result = ecc_result;
++
++	/* Set deleted state */
++	tags->is_deleted = deleted;
++	return YAFFS_OK;
++}
++
++static int yaffs_tags_compat_mark_bad(struct yaffs_dev *dev, int block_no)
++{
++	return dev->drv.drv_mark_bad_fn(dev, block_no);
++}
++
++static int yaffs_tags_compat_query_block(struct yaffs_dev *dev,
++					 int block_no,
++					 enum yaffs_block_state *state,
++					 u32 *seq_number)
++{
++	struct yaffs_ext_tags tags;
++	int retval;
++
++	yaffs_trace(YAFFS_TRACE_MTD, "%s %d", __func__, block_no);
++
++	*seq_number = 0;
++
++	retval = dev->drv.drv_check_bad_fn(dev, block_no);
++	if (retval == YAFFS_FAIL) {
++		*state = YAFFS_BLOCK_STATE_DEAD;
++		goto out;
++	}
++
++	yaffs_tags_compat_read(dev, block_no * dev->param.chunks_per_block,
++			       NULL, &tags);
++
++	if (tags.ecc_result != YAFFS_ECC_RESULT_NO_ERROR) {
++		yaffs_trace(YAFFS_TRACE_MTD, "block %d is marked bad",
++			    block_no);
++		*state = YAFFS_BLOCK_STATE_NEEDS_SCAN;
++	} else if (tags.chunk_used) {
++		*seq_number = tags.seq_number;
++		*state = YAFFS_BLOCK_STATE_NEEDS_SCAN;
++	} else {
++		*state = YAFFS_BLOCK_STATE_EMPTY;
++	}
++
++	retval = YAFFS_OK;
++
++out:
++	yaffs_trace(YAFFS_TRACE_MTD,
++		    "block query returns seq %u state %d",
++		    *seq_number, *state);
++
++	return retval;
++}
++
++void yaffs_tags_compat_install(struct yaffs_dev *dev)
++{
++	if (dev->param.is_yaffs2)
++		return;
++
++	if (!dev->tagger.write_chunk_tags_fn)
++		dev->tagger.write_chunk_tags_fn = yaffs_tags_compat_write;
++
++	if (!dev->tagger.read_chunk_tags_fn)
++		dev->tagger.read_chunk_tags_fn = yaffs_tags_compat_read;
++
++	if (!dev->tagger.query_block_fn)
++		dev->tagger.query_block_fn = yaffs_tags_compat_query_block;
++
++	if (!dev->tagger.mark_bad_fn)
++		dev->tagger.mark_bad_fn = yaffs_tags_compat_mark_bad;
++}
++#endif
diff --git a/target/linux/generic/patches-4.3/503-yaffs-add-tags-9bytes-mount-option.patch b/target/linux/generic/patches-4.3/503-yaffs-add-tags-9bytes-mount-option.patch
new file mode 100644
index 0000000..3f51baf
--- /dev/null
+++ b/target/linux/generic/patches-4.3/503-yaffs-add-tags-9bytes-mount-option.patch
@@ -0,0 +1,115 @@
+Subject: yaffs: add support for tags-9bytes mount option
+
+Signed-off-by: Gabor Juhos <juhosg@openwrt.org>
+---
+--- a/fs/yaffs2/yaffs_vfs.c
++++ b/fs/yaffs2/yaffs_vfs.c
+@@ -2644,6 +2644,7 @@ static const struct super_operations yaf
+ 
+ struct yaffs_options {
+ 	int inband_tags;
++	int tags_9bytes;
+ 	int skip_checkpoint_read;
+ 	int skip_checkpoint_write;
+ 	int no_cache;
+@@ -2683,6 +2684,8 @@ static int yaffs_parse_options(struct ya
+ 
+ 		if (!strcmp(cur_opt, "inband-tags")) {
+ 			options->inband_tags = 1;
++		} else if (!strcmp(cur_opt, "tags-9bytes")) {
++			options->tags_9bytes = 1;
+ 		} else if (!strcmp(cur_opt, "tags-ecc-off")) {
+ 			options->tags_ecc_on = 0;
+ 			options->tags_ecc_overridden = 1;
+@@ -2756,7 +2759,6 @@ static struct super_block *yaffs_interna
+ 	struct yaffs_param *param;
+ 
+ 	int read_only = 0;
+-	int inband_tags = 0;
+ 
+ 	struct yaffs_options options;
+ 
+@@ -2796,6 +2798,9 @@ static struct super_block *yaffs_interna
+ 
+ 	memset(&options, 0, sizeof(options));
+ 
++	if (IS_ENABLED(CONFIG_YAFFS_9BYTE_TAGS))
++		options.tags_9bytes = 1;
++
+ 	if (yaffs_parse_options(&options, data_str)) {
+ 		/* Option parsing failed */
+ 		return NULL;
+@@ -2829,17 +2834,22 @@ static struct super_block *yaffs_interna
+ 	}
+ 
+ 	/* Added NCB 26/5/2006 for completeness */
+-	if (yaffs_version == 2 && !options.inband_tags
+-	    && WRITE_SIZE(mtd) == 512) {
++	if (yaffs_version == 2 &&
++	    (!options.inband_tags || options.tags_9bytes) &&
++	    WRITE_SIZE(mtd) == 512) {
+ 		yaffs_trace(YAFFS_TRACE_ALWAYS, "auto selecting yaffs1");
+ 		yaffs_version = 1;
+ 	}
+ 
+-	if (mtd->oobavail < sizeof(struct yaffs_packed_tags2) ||
+-	    options.inband_tags)
+-		inband_tags = 1;
++	if (yaffs_version == 2 &&
++	    mtd->oobavail < sizeof(struct yaffs_packed_tags2)) {
++		yaffs_trace(YAFFS_TRACE_ALWAYS, "auto selecting inband tags");
++		options.inband_tags = 1;
++	}
+ 
+-	if(yaffs_verify_mtd(mtd, yaffs_version, inband_tags) < 0)
++	err = yaffs_verify_mtd(mtd, yaffs_version, options.inband_tags,
++			       options.tags_9bytes);
++	if (err < 0)
+ 		return NULL;
+ 
+ 	/* OK, so if we got here, we have an MTD that's NAND and looks
+@@ -2896,7 +2906,8 @@ static struct super_block *yaffs_interna
+ 
+ 	param->n_reserved_blocks = 5;
+ 	param->n_caches = (options.no_cache) ? 0 : 10;
+-	param->inband_tags = inband_tags;
++	param->inband_tags = options.inband_tags;
++	param->tags_9bytes = options.tags_9bytes;
+ 
+ 	param->enable_xattr = 1;
+ 	if (options.lazy_loading_overridden)
+--- a/fs/yaffs2/yaffs_mtdif.c
++++ b/fs/yaffs2/yaffs_mtdif.c
+@@ -278,7 +278,8 @@ struct mtd_info * yaffs_get_mtd_device(d
+ 	return mtd;
+ }
+ 
+-int yaffs_verify_mtd(struct mtd_info *mtd, int yaffs_version, int inband_tags)
++int yaffs_verify_mtd(struct mtd_info *mtd, int yaffs_version, int inband_tags,
++		     int tags_9bytes)
+ {
+ 	if (yaffs_version == 2) {
+ 		if ((WRITE_SIZE(mtd) < YAFFS_MIN_YAFFS2_CHUNK_SIZE ||
+@@ -297,6 +298,12 @@ int yaffs_verify_mtd(struct mtd_info *mt
+ 			);
+ 			return -1;
+ 		}
++
++		if (tags_9bytes && mtd->oobavail < 9) {
++			yaffs_trace(YAFFS_TRACE_ALWAYS,
++				    "MTD device does not support 9-byte tags");
++			return -1;
++		}
+ 	}
+ 
+ 	return 0;
+--- a/fs/yaffs2/yaffs_mtdif.h
++++ b/fs/yaffs2/yaffs_mtdif.h
+@@ -21,5 +21,6 @@
+ void yaffs_mtd_drv_install(struct yaffs_dev *dev);
+ struct mtd_info * yaffs_get_mtd_device(dev_t sdev);
+ void yaffs_put_mtd_device(struct mtd_info *mtd);
+-int yaffs_verify_mtd(struct mtd_info *mtd, int yaffs_version, int inband_tags);
++int yaffs_verify_mtd(struct mtd_info *mtd, int yaffs_version, int inband_tags,
++		     int tags_9bytes);
+ #endif
diff --git a/target/linux/generic/patches-4.3/504-yaffs-3.16-new-fops.patch b/target/linux/generic/patches-4.3/504-yaffs-3.16-new-fops.patch
new file mode 100644
index 0000000..32b4fdf
--- /dev/null
+++ b/target/linux/generic/patches-4.3/504-yaffs-3.16-new-fops.patch
@@ -0,0 +1,29 @@
+--- a/fs/yaffs2/yaffs_vfs.c
++++ b/fs/yaffs2/yaffs_vfs.c
+@@ -774,7 +774,25 @@ static int yaffs_sync_object(struct file
+ }
+ 
+ 
+-#if (LINUX_VERSION_CODE > KERNEL_VERSION(2, 6, 22))
++#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 16, 0))
++static const struct file_operations yaffs_file_operations = {
++#if (LINUX_VERSION_CODE < KERNEL_VERSION(4, 1, 0))
++	.read = new_sync_read,
++#endif /* LINUX_VERSION_CODE < KERNEL_VERSION(4, 1, 0) */
++	.read_iter = generic_file_read_iter,
++#if (LINUX_VERSION_CODE < KERNEL_VERSION(4, 1, 0))
++	.write = new_sync_write,
++#endif /* LINUX_VERSION_CODE < KERNEL_VERSION(4, 1, 0) */
++	.write_iter = generic_file_write_iter,
++	.mmap = generic_file_mmap,
++	.flush = yaffs_file_flush,
++	.fsync = yaffs_sync_object,
++	.splice_read = generic_file_splice_read,
++	.splice_write = iter_file_splice_write,
++	.llseek = generic_file_llseek,
++};
++
++#elif (LINUX_VERSION_CODE > KERNEL_VERSION(2, 6, 22))
+ static const struct file_operations yaffs_file_operations = {
+ 	.read = do_sync_read,
+ 	.write = do_sync_write,
diff --git a/target/linux/generic/patches-4.3/505-yaffs-3.19-f_dentry-remove.patch b/target/linux/generic/patches-4.3/505-yaffs-3.19-f_dentry-remove.patch
new file mode 100644
index 0000000..0d4b6bf
--- /dev/null
+++ b/target/linux/generic/patches-4.3/505-yaffs-3.19-f_dentry-remove.patch
@@ -0,0 +1,95 @@
+--- a/fs/yaffs2/yaffs_vfs.c
++++ b/fs/yaffs2/yaffs_vfs.c
+@@ -283,7 +283,7 @@ static int yaffs_readpage_nolock(struct
+ 		(long long)pos,
+ 		(unsigned)PAGE_CACHE_SIZE);
+ 
+-	obj = yaffs_dentry_to_obj(f->f_dentry);
++	obj = yaffs_dentry_to_obj(f->f_path.dentry);
+ 
+ 	dev = obj->my_dev;
+ 
+@@ -481,7 +481,7 @@ static ssize_t yaffs_hold_space(struct f
+ 
+ 	int n_free_chunks;
+ 
+-	obj = yaffs_dentry_to_obj(f->f_dentry);
++	obj = yaffs_dentry_to_obj(f->f_path.dentry);
+ 
+ 	dev = obj->my_dev;
+ 
+@@ -499,7 +499,7 @@ static void yaffs_release_space(struct f
+ 	struct yaffs_obj *obj;
+ 	struct yaffs_dev *dev;
+ 
+-	obj = yaffs_dentry_to_obj(f->f_dentry);
++	obj = yaffs_dentry_to_obj(f->f_path.dentry);
+ 
+ 	dev = obj->my_dev;
+ 
+@@ -591,7 +591,7 @@ static ssize_t yaffs_file_write(struct f
+ 	struct inode *inode;
+ 	struct yaffs_dev *dev;
+ 
+-	obj = yaffs_dentry_to_obj(f->f_dentry);
++	obj = yaffs_dentry_to_obj(f->f_path.dentry);
+ 
+ 	if (!obj) {
+ 		yaffs_trace(YAFFS_TRACE_OS,
+@@ -603,7 +603,7 @@ static ssize_t yaffs_file_write(struct f
+ 
+ 	yaffs_gross_lock(dev);
+ 
+-	inode = f->f_dentry->d_inode;
++	inode = f->f_path.dentry->d_inode;
+ 
+ 	if (!S_ISBLK(inode->i_mode) && f->f_flags & O_APPEND)
+ 		ipos = inode->i_size;
+@@ -727,7 +727,7 @@ static int yaffs_file_flush(struct file
+ static int yaffs_file_flush(struct file *file)
+ #endif
+ {
+-	struct yaffs_obj *obj = yaffs_dentry_to_obj(file->f_dentry);
++	struct yaffs_obj *obj = yaffs_dentry_to_obj(file->f_path.dentry);
+ 
+ 	struct yaffs_dev *dev = obj->my_dev;
+ 
+@@ -1734,7 +1734,7 @@ static int yaffs_iterate(struct file *f,
+ 
+ 	char name[YAFFS_MAX_NAME_LENGTH + 1];
+ 
+-	obj = yaffs_dentry_to_obj(f->f_dentry);
++	obj = yaffs_dentry_to_obj(f->f_path.dentry);
+ 	dev = obj->my_dev;
+ 
+ 	yaffs_gross_lock(dev);
+@@ -1798,14 +1798,14 @@ static int yaffs_readdir(struct file *f,
+ 	struct yaffs_obj *obj;
+ 	struct yaffs_dev *dev;
+ 	struct yaffs_search_context *sc;
+-	struct inode *inode = f->f_dentry->d_inode;
++	struct inode *inode = f->f_path.dentry->d_inode;
+ 	unsigned long offset, curoffs;
+ 	struct yaffs_obj *l;
+ 	int ret_val = 0;
+ 
+ 	char name[YAFFS_MAX_NAME_LENGTH + 1];
+ 
+-	obj = yaffs_dentry_to_obj(f->f_dentry);
++	obj = yaffs_dentry_to_obj(f->f_path.dentry);
+ 	dev = obj->my_dev;
+ 
+ 	yaffs_gross_lock(dev);
+@@ -1839,10 +1839,10 @@ static int yaffs_readdir(struct file *f,
+ 	if (offset == 1) {
+ 		yaffs_trace(YAFFS_TRACE_OS,
+ 			"yaffs_readdir: entry .. ino %d",
+-			(int)f->f_dentry->d_parent->d_inode->i_ino);
++			(int)f->f_path.dentry->d_parent->d_inode->i_ino);
+ 		yaffs_gross_unlock(dev);
+ 		if (filldir(dirent, "..", 2, offset,
+-			    f->f_dentry->d_parent->d_inode->i_ino,
++			    f->f_path.dentry->d_parent->d_inode->i_ino,
+ 			    DT_DIR) < 0) {
+ 			yaffs_gross_lock(dev);
+ 			goto out;
diff --git a/target/linux/generic/patches-4.3/520-squashfs_update_xz_comp_opts.patch b/target/linux/generic/patches-4.3/520-squashfs_update_xz_comp_opts.patch
new file mode 100644
index 0000000..ad11b30
--- /dev/null
+++ b/target/linux/generic/patches-4.3/520-squashfs_update_xz_comp_opts.patch
@@ -0,0 +1,25 @@
+From f31b7c0efa255dd17a5f584022a319387f09b0d8 Mon Sep 17 00:00:00 2001
+From: Jonas Gorski <jonas.gorski@gmail.com>
+Date: Tue, 12 Apr 2011 19:55:41 +0200
+Subject: [PATCH] squashfs: update xz compressor options struct.
+
+Update the xz compressor options struct to match the squashfs userspace
+one.
+---
+ fs/squashfs/xz_wrapper.c |    4 +++-
+ 1 files changed, 3 insertions(+), 1 deletions(-)
+
+--- a/fs/squashfs/xz_wrapper.c
++++ b/fs/squashfs/xz_wrapper.c
+@@ -40,8 +40,10 @@ struct squashfs_xz {
+ };
+ 
+ struct disk_comp_opts {
+-	__le32 dictionary_size;
+ 	__le32 flags;
++	__le16 bit_opts;
++	__le16 fb;
++	__le32 dictionary_size;
+ };
+ 
+ struct comp_opts {
diff --git a/target/linux/generic/patches-4.3/530-jffs2_make_lzma_available.patch b/target/linux/generic/patches-4.3/530-jffs2_make_lzma_available.patch
new file mode 100644
index 0000000..d95563f
--- /dev/null
+++ b/target/linux/generic/patches-4.3/530-jffs2_make_lzma_available.patch
@@ -0,0 +1,5142 @@
+--- a/fs/jffs2/Kconfig
++++ b/fs/jffs2/Kconfig
+@@ -139,6 +139,15 @@ config JFFS2_LZO
+ 	  This feature was added in July, 2007. Say 'N' if you need
+ 	  compatibility with older bootloaders or kernels.
+ 
++config JFFS2_LZMA
++	bool "JFFS2 LZMA compression support" if JFFS2_COMPRESSION_OPTIONS
++	select LZMA_COMPRESS
++	select LZMA_DECOMPRESS
++	depends on JFFS2_FS
++	default n
++	help
++	  JFFS2 wrapper to the LZMA C SDK
++
+ config JFFS2_RTIME
+ 	bool "JFFS2 RTIME compression support" if JFFS2_COMPRESSION_OPTIONS
+ 	depends on JFFS2_FS
+--- a/fs/jffs2/Makefile
++++ b/fs/jffs2/Makefile
+@@ -18,4 +18,7 @@ jffs2-$(CONFIG_JFFS2_RUBIN)	+= compr_rub
+ jffs2-$(CONFIG_JFFS2_RTIME)	+= compr_rtime.o
+ jffs2-$(CONFIG_JFFS2_ZLIB)	+= compr_zlib.o
+ jffs2-$(CONFIG_JFFS2_LZO)	+= compr_lzo.o
++jffs2-$(CONFIG_JFFS2_LZMA)      += compr_lzma.o
+ jffs2-$(CONFIG_JFFS2_SUMMARY)   += summary.o
++
++CFLAGS_compr_lzma.o += -Iinclude/linux -Ilib/lzma
+--- a/fs/jffs2/compr.c
++++ b/fs/jffs2/compr.c
+@@ -378,6 +378,9 @@ int __init jffs2_compressors_init(void)
+ #ifdef CONFIG_JFFS2_LZO
+ 	jffs2_lzo_init();
+ #endif
++#ifdef CONFIG_JFFS2_LZMA
++        jffs2_lzma_init();
++#endif
+ /* Setting default compression mode */
+ #ifdef CONFIG_JFFS2_CMODE_NONE
+ 	jffs2_compression_mode = JFFS2_COMPR_MODE_NONE;
+@@ -401,6 +404,9 @@ int __init jffs2_compressors_init(void)
+ int jffs2_compressors_exit(void)
+ {
+ /* Unregistering compressors */
++#ifdef CONFIG_JFFS2_LZMA
++        jffs2_lzma_exit();
++#endif
+ #ifdef CONFIG_JFFS2_LZO
+ 	jffs2_lzo_exit();
+ #endif
+--- a/fs/jffs2/compr.h
++++ b/fs/jffs2/compr.h
+@@ -29,9 +29,9 @@
+ #define JFFS2_DYNRUBIN_PRIORITY  20
+ #define JFFS2_LZARI_PRIORITY     30
+ #define JFFS2_RTIME_PRIORITY     50
+-#define JFFS2_ZLIB_PRIORITY      60
+-#define JFFS2_LZO_PRIORITY       80
+-
++#define JFFS2_LZMA_PRIORITY      70
++#define JFFS2_ZLIB_PRIORITY      80
++#define JFFS2_LZO_PRIORITY       90
+ 
+ #define JFFS2_RUBINMIPS_DISABLED /* RUBINs will be used only */
+ #define JFFS2_DYNRUBIN_DISABLED  /*	   for decompression */
+@@ -101,5 +101,9 @@ void jffs2_zlib_exit(void);
+ int jffs2_lzo_init(void);
+ void jffs2_lzo_exit(void);
+ #endif
++#ifdef CONFIG_JFFS2_LZMA
++int jffs2_lzma_init(void);
++void jffs2_lzma_exit(void);
++#endif
+ 
+ #endif /* __JFFS2_COMPR_H__ */
+--- /dev/null
++++ b/fs/jffs2/compr_lzma.c
+@@ -0,0 +1,128 @@
++/*
++ * JFFS2 -- Journalling Flash File System, Version 2.
++ *
++ * For licensing information, see the file 'LICENCE' in this directory.
++ *
++ * JFFS2 wrapper to the LZMA C SDK
++ *
++ */
++
++#include <linux/lzma.h>
++#include "compr.h"
++
++#ifdef __KERNEL__
++	static DEFINE_MUTEX(deflate_mutex);
++#endif
++
++CLzmaEncHandle *p;
++Byte propsEncoded[LZMA_PROPS_SIZE];
++SizeT propsSize = sizeof(propsEncoded);
++
++STATIC void lzma_free_workspace(void)
++{
++	LzmaEnc_Destroy(p, &lzma_alloc, &lzma_alloc);
++}
++
++STATIC int INIT lzma_alloc_workspace(CLzmaEncProps *props)
++{
++	if ((p = (CLzmaEncHandle *)LzmaEnc_Create(&lzma_alloc)) == NULL)
++	{
++		PRINT_ERROR("Failed to allocate lzma deflate workspace\n");
++		return -ENOMEM;
++	}
++
++	if (LzmaEnc_SetProps(p, props) != SZ_OK)
++	{
++		lzma_free_workspace();
++		return -1;
++	}
++	
++	if (LzmaEnc_WriteProperties(p, propsEncoded, &propsSize) != SZ_OK)
++	{
++		lzma_free_workspace();
++		return -1;
++	}
++
++        return 0;
++}
++
++STATIC int jffs2_lzma_compress(unsigned char *data_in, unsigned char *cpage_out,
++			      uint32_t *sourcelen, uint32_t *dstlen)
++{
++	SizeT compress_size = (SizeT)(*dstlen);
++	int ret;
++
++	#ifdef __KERNEL__
++		mutex_lock(&deflate_mutex);
++	#endif
++
++	ret = LzmaEnc_MemEncode(p, cpage_out, &compress_size, data_in, *sourcelen,
++		0, NULL, &lzma_alloc, &lzma_alloc);
++
++	#ifdef __KERNEL__
++		mutex_unlock(&deflate_mutex);
++	#endif
++
++	if (ret != SZ_OK)
++		return -1;
++
++	*dstlen = (uint32_t)compress_size;
++
++	return 0;
++}
++
++STATIC int jffs2_lzma_decompress(unsigned char *data_in, unsigned char *cpage_out,
++				 uint32_t srclen, uint32_t destlen)
++{
++	int ret;
++	SizeT dl = (SizeT)destlen;
++	SizeT sl = (SizeT)srclen;
++	ELzmaStatus status;
++	
++	ret = LzmaDecode(cpage_out, &dl, data_in, &sl, propsEncoded,
++		propsSize, LZMA_FINISH_ANY, &status, &lzma_alloc);
++
++	if (ret != SZ_OK || status == LZMA_STATUS_NOT_FINISHED || dl != (SizeT)destlen)
++		return -1;
++
++	return 0;
++}
++
++static struct jffs2_compressor jffs2_lzma_comp = {
++	.priority = JFFS2_LZMA_PRIORITY,
++	.name = "lzma",
++	.compr = JFFS2_COMPR_LZMA,
++	.compress = &jffs2_lzma_compress,
++	.decompress = &jffs2_lzma_decompress,
++	.disabled = 0,
++};
++
++int INIT jffs2_lzma_init(void)
++{
++        int ret;
++	CLzmaEncProps props;
++	LzmaEncProps_Init(&props);
++
++        props.dictSize = LZMA_BEST_DICT(0x2000);
++        props.level = LZMA_BEST_LEVEL;
++        props.lc = LZMA_BEST_LC;
++        props.lp = LZMA_BEST_LP;
++        props.pb = LZMA_BEST_PB;
++        props.fb = LZMA_BEST_FB;
++
++	ret = lzma_alloc_workspace(&props);
++        if (ret < 0)
++                return ret;
++
++	ret = jffs2_register_compressor(&jffs2_lzma_comp);
++	if (ret)
++		lzma_free_workspace();
++	
++        return ret;
++}
++
++void jffs2_lzma_exit(void)
++{
++	jffs2_unregister_compressor(&jffs2_lzma_comp);
++	lzma_free_workspace();
++}
+--- a/fs/jffs2/super.c
++++ b/fs/jffs2/super.c
+@@ -375,14 +375,41 @@ static int __init init_jffs2_fs(void)
+ 	BUILD_BUG_ON(sizeof(struct jffs2_raw_inode) != 68);
+ 	BUILD_BUG_ON(sizeof(struct jffs2_raw_summary) != 32);
+ 
+-	pr_info("version 2.2."
++	pr_info("version 2.2"
+ #ifdef CONFIG_JFFS2_FS_WRITEBUFFER
+ 	       " (NAND)"
+ #endif
+ #ifdef CONFIG_JFFS2_SUMMARY
+-	       " (SUMMARY) "
++	       " (SUMMARY)"
+ #endif
+-	       " © 2001-2006 Red Hat, Inc.\n");
++#ifdef CONFIG_JFFS2_ZLIB
++	       " (ZLIB)"
++#endif
++#ifdef CONFIG_JFFS2_LZO
++	       " (LZO)"
++#endif
++#ifdef CONFIG_JFFS2_LZMA
++	       " (LZMA)"
++#endif
++#ifdef CONFIG_JFFS2_RTIME
++	       " (RTIME)"
++#endif
++#ifdef CONFIG_JFFS2_RUBIN
++	       " (RUBIN)"
++#endif
++#ifdef  CONFIG_JFFS2_CMODE_NONE
++	       " (CMODE_NONE)"
++#endif
++#ifdef CONFIG_JFFS2_CMODE_PRIORITY
++	       " (CMODE_PRIORITY)"
++#endif
++#ifdef CONFIG_JFFS2_CMODE_SIZE
++	       " (CMODE_SIZE)"
++#endif
++#ifdef CONFIG_JFFS2_CMODE_FAVOURLZO
++	       " (CMODE_FAVOURLZO)"
++#endif
++	       " (c) 2001-2006 Red Hat, Inc.\n");
+ 
+ 	jffs2_inode_cachep = kmem_cache_create("jffs2_i",
+ 					     sizeof(struct jffs2_inode_info),
+--- a/include/uapi/linux/jffs2.h
++++ b/include/uapi/linux/jffs2.h
+@@ -46,6 +46,7 @@
+ #define JFFS2_COMPR_DYNRUBIN	0x05
+ #define JFFS2_COMPR_ZLIB	0x06
+ #define JFFS2_COMPR_LZO		0x07
++#define JFFS2_COMPR_LZMA	0x08
+ /* Compatibility flags. */
+ #define JFFS2_COMPAT_MASK 0xc000      /* What do to if an unknown nodetype is found */
+ #define JFFS2_NODE_ACCURATE 0x2000
+--- /dev/null
++++ b/include/linux/lzma.h
+@@ -0,0 +1,62 @@
++#ifndef __LZMA_H__
++#define __LZMA_H__
++
++#ifdef __KERNEL__
++	#include <linux/kernel.h>
++	#include <linux/sched.h>
++	#include <linux/slab.h>
++	#include <linux/vmalloc.h>
++	#include <linux/init.h>
++	#define LZMA_MALLOC vmalloc
++	#define LZMA_FREE vfree
++	#define PRINT_ERROR(msg) printk(KERN_WARNING #msg)
++	#define INIT __init
++	#define STATIC static
++#else
++	#include <stdint.h>
++	#include <stdlib.h>
++	#include <stdio.h>
++	#include <unistd.h>
++	#include <string.h>
++	#include <asm/types.h>
++	#include <errno.h>
++	#include <linux/jffs2.h>
++	#ifndef PAGE_SIZE
++		extern int page_size;
++		#define PAGE_SIZE page_size
++	#endif
++	#define LZMA_MALLOC malloc
++	#define LZMA_FREE free
++	#define PRINT_ERROR(msg) fprintf(stderr, msg)
++	#define INIT
++	#define STATIC
++#endif
++
++#include "lzma/LzmaDec.h"
++#include "lzma/LzmaEnc.h"
++
++#define LZMA_BEST_LEVEL (9)
++#define LZMA_BEST_LC    (0)
++#define LZMA_BEST_LP    (0)
++#define LZMA_BEST_PB    (0)
++#define LZMA_BEST_FB  (273)
++
++#define LZMA_BEST_DICT(n) (((int)((n) / 2)) * 2)
++
++static void *p_lzma_malloc(void *p, size_t size)
++{
++        if (size == 0)
++                return NULL;
++
++        return LZMA_MALLOC(size);
++}
++
++static void p_lzma_free(void *p, void *address)
++{
++        if (address != NULL)
++                LZMA_FREE(address);
++}
++
++static ISzAlloc lzma_alloc = {p_lzma_malloc, p_lzma_free};
++
++#endif
+--- /dev/null
++++ b/include/linux/lzma/LzFind.h
+@@ -0,0 +1,115 @@
++/* LzFind.h -- Match finder for LZ algorithms
++2009-04-22 : Igor Pavlov : Public domain */
++
++#ifndef __LZ_FIND_H
++#define __LZ_FIND_H
++
++#include "Types.h"
++
++#ifdef __cplusplus
++extern "C" {
++#endif
++
++typedef UInt32 CLzRef;
++
++typedef struct _CMatchFinder
++{
++  Byte *buffer;
++  UInt32 pos;
++  UInt32 posLimit;
++  UInt32 streamPos;
++  UInt32 lenLimit;
++
++  UInt32 cyclicBufferPos;
++  UInt32 cyclicBufferSize; /* it must be = (historySize + 1) */
++
++  UInt32 matchMaxLen;
++  CLzRef *hash;
++  CLzRef *son;
++  UInt32 hashMask;
++  UInt32 cutValue;
++
++  Byte *bufferBase;
++  ISeqInStream *stream;
++  int streamEndWasReached;
++
++  UInt32 blockSize;
++  UInt32 keepSizeBefore;
++  UInt32 keepSizeAfter;
++
++  UInt32 numHashBytes;
++  int directInput;
++  size_t directInputRem;
++  int btMode;
++  int bigHash;
++  UInt32 historySize;
++  UInt32 fixedHashSize;
++  UInt32 hashSizeSum;
++  UInt32 numSons;
++  SRes result;
++  UInt32 crc[256];
++} CMatchFinder;
++
++#define Inline_MatchFinder_GetPointerToCurrentPos(p) ((p)->buffer)
++#define Inline_MatchFinder_GetIndexByte(p, index) ((p)->buffer[(Int32)(index)])
++
++#define Inline_MatchFinder_GetNumAvailableBytes(p) ((p)->streamPos - (p)->pos)
++
++int MatchFinder_NeedMove(CMatchFinder *p);
++Byte *MatchFinder_GetPointerToCurrentPos(CMatchFinder *p);
++void MatchFinder_MoveBlock(CMatchFinder *p);
++void MatchFinder_ReadIfRequired(CMatchFinder *p);
++
++void MatchFinder_Construct(CMatchFinder *p);
++
++/* Conditions:
++     historySize <= 3 GB
++     keepAddBufferBefore + matchMaxLen + keepAddBufferAfter < 511MB
++*/
++int MatchFinder_Create(CMatchFinder *p, UInt32 historySize,
++    UInt32 keepAddBufferBefore, UInt32 matchMaxLen, UInt32 keepAddBufferAfter,
++    ISzAlloc *alloc);
++void MatchFinder_Free(CMatchFinder *p, ISzAlloc *alloc);
++void MatchFinder_Normalize3(UInt32 subValue, CLzRef *items, UInt32 numItems);
++void MatchFinder_ReduceOffsets(CMatchFinder *p, UInt32 subValue);
++
++UInt32 * GetMatchesSpec1(UInt32 lenLimit, UInt32 curMatch, UInt32 pos, const Byte *buffer, CLzRef *son,
++    UInt32 _cyclicBufferPos, UInt32 _cyclicBufferSize, UInt32 _cutValue,
++    UInt32 *distances, UInt32 maxLen);
++
++/*
++Conditions:
++  Mf_GetNumAvailableBytes_Func must be called before each Mf_GetMatchLen_Func.
++  Mf_GetPointerToCurrentPos_Func's result must be used only before any other function
++*/
++
++typedef void (*Mf_Init_Func)(void *object);
++typedef Byte (*Mf_GetIndexByte_Func)(void *object, Int32 index);
++typedef UInt32 (*Mf_GetNumAvailableBytes_Func)(void *object);
++typedef const Byte * (*Mf_GetPointerToCurrentPos_Func)(void *object);
++typedef UInt32 (*Mf_GetMatches_Func)(void *object, UInt32 *distances);
++typedef void (*Mf_Skip_Func)(void *object, UInt32);
++
++typedef struct _IMatchFinder
++{
++  Mf_Init_Func Init;
++  Mf_GetIndexByte_Func GetIndexByte;
++  Mf_GetNumAvailableBytes_Func GetNumAvailableBytes;
++  Mf_GetPointerToCurrentPos_Func GetPointerToCurrentPos;
++  Mf_GetMatches_Func GetMatches;
++  Mf_Skip_Func Skip;
++} IMatchFinder;
++
++void MatchFinder_CreateVTable(CMatchFinder *p, IMatchFinder *vTable);
++
++void MatchFinder_Init(CMatchFinder *p);
++UInt32 Bt3Zip_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances);
++UInt32 Hc3Zip_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances);
++void Bt3Zip_MatchFinder_Skip(CMatchFinder *p, UInt32 num);
++void Hc3Zip_MatchFinder_Skip(CMatchFinder *p, UInt32 num);
++
++#ifdef __cplusplus
++}
++#endif
++
++#endif
+--- /dev/null
++++ b/include/linux/lzma/LzHash.h
+@@ -0,0 +1,54 @@
++/* LzHash.h -- HASH functions for LZ algorithms
++2009-02-07 : Igor Pavlov : Public domain */
++
++#ifndef __LZ_HASH_H
++#define __LZ_HASH_H
++
++#define kHash2Size (1 << 10)
++#define kHash3Size (1 << 16)
++#define kHash4Size (1 << 20)
++
++#define kFix3HashSize (kHash2Size)
++#define kFix4HashSize (kHash2Size + kHash3Size)
++#define kFix5HashSize (kHash2Size + kHash3Size + kHash4Size)
++
++#define HASH2_CALC hashValue = cur[0] | ((UInt32)cur[1] << 8);
++
++#define HASH3_CALC { \
++  UInt32 temp = p->crc[cur[0]] ^ cur[1]; \
++  hash2Value = temp & (kHash2Size - 1); \
++  hashValue = (temp ^ ((UInt32)cur[2] << 8)) & p->hashMask; }
++
++#define HASH4_CALC { \
++  UInt32 temp = p->crc[cur[0]] ^ cur[1]; \
++  hash2Value = temp & (kHash2Size - 1); \
++  hash3Value = (temp ^ ((UInt32)cur[2] << 8)) & (kHash3Size - 1); \
++  hashValue = (temp ^ ((UInt32)cur[2] << 8) ^ (p->crc[cur[3]] << 5)) & p->hashMask; }
++
++#define HASH5_CALC { \
++  UInt32 temp = p->crc[cur[0]] ^ cur[1]; \
++  hash2Value = temp & (kHash2Size - 1); \
++  hash3Value = (temp ^ ((UInt32)cur[2] << 8)) & (kHash3Size - 1); \
++  hash4Value = (temp ^ ((UInt32)cur[2] << 8) ^ (p->crc[cur[3]] << 5)); \
++  hashValue = (hash4Value ^ (p->crc[cur[4]] << 3)) & p->hashMask; \
++  hash4Value &= (kHash4Size - 1); }
++
++/* #define HASH_ZIP_CALC hashValue = ((cur[0] | ((UInt32)cur[1] << 8)) ^ p->crc[cur[2]]) & 0xFFFF; */
++#define HASH_ZIP_CALC hashValue = ((cur[2] | ((UInt32)cur[0] << 8)) ^ p->crc[cur[1]]) & 0xFFFF;
++
++
++#define MT_HASH2_CALC \
++  hash2Value = (p->crc[cur[0]] ^ cur[1]) & (kHash2Size - 1);
++
++#define MT_HASH3_CALC { \
++  UInt32 temp = p->crc[cur[0]] ^ cur[1]; \
++  hash2Value = temp & (kHash2Size - 1); \
++  hash3Value = (temp ^ ((UInt32)cur[2] << 8)) & (kHash3Size - 1); }
++
++#define MT_HASH4_CALC { \
++  UInt32 temp = p->crc[cur[0]] ^ cur[1]; \
++  hash2Value = temp & (kHash2Size - 1); \
++  hash3Value = (temp ^ ((UInt32)cur[2] << 8)) & (kHash3Size - 1); \
++  hash4Value = (temp ^ ((UInt32)cur[2] << 8) ^ (p->crc[cur[3]] << 5)) & (kHash4Size - 1); }
++
++#endif
+--- /dev/null
++++ b/include/linux/lzma/LzmaDec.h
+@@ -0,0 +1,231 @@
++/* LzmaDec.h -- LZMA Decoder
++2009-02-07 : Igor Pavlov : Public domain */
++
++#ifndef __LZMA_DEC_H
++#define __LZMA_DEC_H
++
++#include "Types.h"
++
++#ifdef __cplusplus
++extern "C" {
++#endif
++
++/* #define _LZMA_PROB32 */
++/* _LZMA_PROB32 can increase the speed on some CPUs,
++   but memory usage for CLzmaDec::probs will be doubled in that case */
++
++#ifdef _LZMA_PROB32
++#define CLzmaProb UInt32
++#else
++#define CLzmaProb UInt16
++#endif
++
++
++/* ---------- LZMA Properties ---------- */
++
++#define LZMA_PROPS_SIZE 5
++
++typedef struct _CLzmaProps
++{
++  unsigned lc, lp, pb;
++  UInt32 dicSize;
++} CLzmaProps;
++
++/* LzmaProps_Decode - decodes properties
++Returns:
++  SZ_OK
++  SZ_ERROR_UNSUPPORTED - Unsupported properties
++*/
++
++SRes LzmaProps_Decode(CLzmaProps *p, const Byte *data, unsigned size);
++
++
++/* ---------- LZMA Decoder state ---------- */
++
++/* LZMA_REQUIRED_INPUT_MAX = number of required input bytes for worst case.
++   Num bits = log2((2^11 / 31) ^ 22) + 26 < 134 + 26 = 160; */
++
++#define LZMA_REQUIRED_INPUT_MAX 20
++
++typedef struct
++{
++  CLzmaProps prop;
++  CLzmaProb *probs;
++  Byte *dic;
++  const Byte *buf;
++  UInt32 range, code;
++  SizeT dicPos;
++  SizeT dicBufSize;
++  UInt32 processedPos;
++  UInt32 checkDicSize;
++  unsigned state;
++  UInt32 reps[4];
++  unsigned remainLen;
++  int needFlush;
++  int needInitState;
++  UInt32 numProbs;
++  unsigned tempBufSize;
++  Byte tempBuf[LZMA_REQUIRED_INPUT_MAX];
++} CLzmaDec;
++
++#define LzmaDec_Construct(p) { (p)->dic = 0; (p)->probs = 0; }
++
++void LzmaDec_Init(CLzmaDec *p);
++
++/* There are two types of LZMA streams:
++     0) Stream with end mark. That end mark adds about 6 bytes to compressed size.
++     1) Stream without end mark. You must know exact uncompressed size to decompress such stream. */
++
++typedef enum
++{
++  LZMA_FINISH_ANY,   /* finish at any point */
++  LZMA_FINISH_END    /* block must be finished at the end */
++} ELzmaFinishMode;
++
++/* ELzmaFinishMode has meaning only if the decoding reaches output limit !!!
++
++   You must use LZMA_FINISH_END, when you know that current output buffer
++   covers last bytes of block. In other cases you must use LZMA_FINISH_ANY.
++
++   If LZMA decoder sees end marker before reaching output limit, it returns SZ_OK,
++   and output value of destLen will be less than output buffer size limit.
++   You can check status result also.
++
++   You can use multiple checks to test data integrity after full decompression:
++     1) Check Result and "status" variable.
++     2) Check that output(destLen) = uncompressedSize, if you know real uncompressedSize.
++     3) Check that output(srcLen) = compressedSize, if you know real compressedSize.
++        You must use correct finish mode in that case. */
++
++typedef enum
++{
++  LZMA_STATUS_NOT_SPECIFIED,               /* use main error code instead */
++  LZMA_STATUS_FINISHED_WITH_MARK,          /* stream was finished with end mark. */
++  LZMA_STATUS_NOT_FINISHED,                /* stream was not finished */
++  LZMA_STATUS_NEEDS_MORE_INPUT,            /* you must provide more input bytes */
++  LZMA_STATUS_MAYBE_FINISHED_WITHOUT_MARK  /* there is probability that stream was finished without end mark */
++} ELzmaStatus;
++
++/* ELzmaStatus is used only as output value for function call */
++
++
++/* ---------- Interfaces ---------- */
++
++/* There are 3 levels of interfaces:
++     1) Dictionary Interface
++     2) Buffer Interface
++     3) One Call Interface
++   You can select any of these interfaces, but don't mix functions from different
++   groups for same object. */
++
++
++/* There are two variants to allocate state for Dictionary Interface:
++     1) LzmaDec_Allocate / LzmaDec_Free
++     2) LzmaDec_AllocateProbs / LzmaDec_FreeProbs
++   You can use variant 2, if you set dictionary buffer manually.
++   For Buffer Interface you must always use variant 1.
++
++LzmaDec_Allocate* can return:
++  SZ_OK
++  SZ_ERROR_MEM         - Memory allocation error
++  SZ_ERROR_UNSUPPORTED - Unsupported properties
++*/
++   
++SRes LzmaDec_AllocateProbs(CLzmaDec *p, const Byte *props, unsigned propsSize, ISzAlloc *alloc);
++void LzmaDec_FreeProbs(CLzmaDec *p, ISzAlloc *alloc);
++
++SRes LzmaDec_Allocate(CLzmaDec *state, const Byte *prop, unsigned propsSize, ISzAlloc *alloc);
++void LzmaDec_Free(CLzmaDec *state, ISzAlloc *alloc);
++
++/* ---------- Dictionary Interface ---------- */
++
++/* You can use it, if you want to eliminate the overhead for data copying from
++   dictionary to some other external buffer.
++   You must work with CLzmaDec variables directly in this interface.
++
++   STEPS:
++     LzmaDec_Constr()
++     LzmaDec_Allocate()
++     for (each new stream)
++     {
++       LzmaDec_Init()
++       while (it needs more decompression)
++       {
++         LzmaDec_DecodeToDic()
++         use data from CLzmaDec::dic and update CLzmaDec::dicPos
++       }
++     }
++     LzmaDec_Free()
++*/
++
++/* LzmaDec_DecodeToDic
++   
++   The decoding to internal dictionary buffer (CLzmaDec::dic).
++   You must manually update CLzmaDec::dicPos, if it reaches CLzmaDec::dicBufSize !!!
++
++finishMode:
++  It has meaning only if the decoding reaches output limit (dicLimit).
++  LZMA_FINISH_ANY - Decode just dicLimit bytes.
++  LZMA_FINISH_END - Stream must be finished after dicLimit.
++
++Returns:
++  SZ_OK
++    status:
++      LZMA_STATUS_FINISHED_WITH_MARK
++      LZMA_STATUS_NOT_FINISHED
++      LZMA_STATUS_NEEDS_MORE_INPUT
++      LZMA_STATUS_MAYBE_FINISHED_WITHOUT_MARK
++  SZ_ERROR_DATA - Data error
++*/
++
++SRes LzmaDec_DecodeToDic(CLzmaDec *p, SizeT dicLimit,
++    const Byte *src, SizeT *srcLen, ELzmaFinishMode finishMode, ELzmaStatus *status);
++
++
++/* ---------- Buffer Interface ---------- */
++
++/* It's zlib-like interface.
++   See LzmaDec_DecodeToDic description for information about STEPS and return results,
++   but you must use LzmaDec_DecodeToBuf instead of LzmaDec_DecodeToDic and you don't need
++   to work with CLzmaDec variables manually.
++
++finishMode:
++  It has meaning only if the decoding reaches output limit (*destLen).
++  LZMA_FINISH_ANY - Decode just destLen bytes.
++  LZMA_FINISH_END - Stream must be finished after (*destLen).
++*/
++
++SRes LzmaDec_DecodeToBuf(CLzmaDec *p, Byte *dest, SizeT *destLen,
++    const Byte *src, SizeT *srcLen, ELzmaFinishMode finishMode, ELzmaStatus *status);
++
++
++/* ---------- One Call Interface ---------- */
++
++/* LzmaDecode
++
++finishMode:
++  It has meaning only if the decoding reaches output limit (*destLen).
++  LZMA_FINISH_ANY - Decode just destLen bytes.
++  LZMA_FINISH_END - Stream must be finished after (*destLen).
++
++Returns:
++  SZ_OK
++    status:
++      LZMA_STATUS_FINISHED_WITH_MARK
++      LZMA_STATUS_NOT_FINISHED
++      LZMA_STATUS_MAYBE_FINISHED_WITHOUT_MARK
++  SZ_ERROR_DATA - Data error
++  SZ_ERROR_MEM  - Memory allocation error
++  SZ_ERROR_UNSUPPORTED - Unsupported properties
++  SZ_ERROR_INPUT_EOF - It needs more bytes in input buffer (src).
++*/
++
++SRes LzmaDecode(Byte *dest, SizeT *destLen, const Byte *src, SizeT *srcLen,
++    const Byte *propData, unsigned propSize, ELzmaFinishMode finishMode,
++    ELzmaStatus *status, ISzAlloc *alloc);
++
++#ifdef __cplusplus
++}
++#endif
++
++#endif
+--- /dev/null
++++ b/include/linux/lzma/LzmaEnc.h
+@@ -0,0 +1,80 @@
++/*  LzmaEnc.h -- LZMA Encoder
++2009-02-07 : Igor Pavlov : Public domain */
++
++#ifndef __LZMA_ENC_H
++#define __LZMA_ENC_H
++
++#include "Types.h"
++
++#ifdef __cplusplus
++extern "C" {
++#endif
++
++#define LZMA_PROPS_SIZE 5
++
++typedef struct _CLzmaEncProps
++{
++  int level;       /*  0 <= level <= 9 */
++  UInt32 dictSize; /* (1 << 12) <= dictSize <= (1 << 27) for 32-bit version
++                      (1 << 12) <= dictSize <= (1 << 30) for 64-bit version
++                       default = (1 << 24) */
++  int lc;          /* 0 <= lc <= 8, default = 3 */
++  int lp;          /* 0 <= lp <= 4, default = 0 */
++  int pb;          /* 0 <= pb <= 4, default = 2 */
++  int algo;        /* 0 - fast, 1 - normal, default = 1 */
++  int fb;          /* 5 <= fb <= 273, default = 32 */
++  int btMode;      /* 0 - hashChain Mode, 1 - binTree mode - normal, default = 1 */
++  int numHashBytes; /* 2, 3 or 4, default = 4 */
++  UInt32 mc;        /* 1 <= mc <= (1 << 30), default = 32 */
++  unsigned writeEndMark;  /* 0 - do not write EOPM, 1 - write EOPM, default = 0 */
++  int numThreads;  /* 1 or 2, default = 2 */
++} CLzmaEncProps;
++
++void LzmaEncProps_Init(CLzmaEncProps *p);
++void LzmaEncProps_Normalize(CLzmaEncProps *p);
++UInt32 LzmaEncProps_GetDictSize(const CLzmaEncProps *props2);
++
++
++/* ---------- CLzmaEncHandle Interface ---------- */
++
++/* LzmaEnc_* functions can return the following exit codes:
++Returns:
++  SZ_OK           - OK
++  SZ_ERROR_MEM    - Memory allocation error
++  SZ_ERROR_PARAM  - Incorrect paramater in props
++  SZ_ERROR_WRITE  - Write callback error.
++  SZ_ERROR_PROGRESS - some break from progress callback
++  SZ_ERROR_THREAD - errors in multithreading functions (only for Mt version)
++*/
++
++typedef void * CLzmaEncHandle;
++
++CLzmaEncHandle LzmaEnc_Create(ISzAlloc *alloc);
++void LzmaEnc_Destroy(CLzmaEncHandle p, ISzAlloc *alloc, ISzAlloc *allocBig);
++SRes LzmaEnc_SetProps(CLzmaEncHandle p, const CLzmaEncProps *props);
++SRes LzmaEnc_WriteProperties(CLzmaEncHandle p, Byte *properties, SizeT *size);
++SRes LzmaEnc_Encode(CLzmaEncHandle p, ISeqOutStream *outStream, ISeqInStream *inStream,
++    ICompressProgress *progress, ISzAlloc *alloc, ISzAlloc *allocBig);
++SRes LzmaEnc_MemEncode(CLzmaEncHandle p, Byte *dest, SizeT *destLen, const Byte *src, SizeT srcLen,
++    int writeEndMark, ICompressProgress *progress, ISzAlloc *alloc, ISzAlloc *allocBig);
++
++/* ---------- One Call Interface ---------- */
++
++/* LzmaEncode
++Return code:
++  SZ_OK               - OK
++  SZ_ERROR_MEM        - Memory allocation error
++  SZ_ERROR_PARAM      - Incorrect paramater
++  SZ_ERROR_OUTPUT_EOF - output buffer overflow
++  SZ_ERROR_THREAD     - errors in multithreading functions (only for Mt version)
++*/
++
++SRes LzmaEncode(Byte *dest, SizeT *destLen, const Byte *src, SizeT srcLen,
++    const CLzmaEncProps *props, Byte *propsEncoded, SizeT *propsSize, int writeEndMark,
++    ICompressProgress *progress, ISzAlloc *alloc, ISzAlloc *allocBig);
++
++#ifdef __cplusplus
++}
++#endif
++
++#endif
+--- /dev/null
++++ b/include/linux/lzma/Types.h
+@@ -0,0 +1,226 @@
++/* Types.h -- Basic types
++2009-11-23 : Igor Pavlov : Public domain */
++
++#ifndef __7Z_TYPES_H
++#define __7Z_TYPES_H
++
++#include <stddef.h>
++
++#ifdef _WIN32
++#include <windows.h>
++#endif
++
++#ifndef EXTERN_C_BEGIN
++#ifdef __cplusplus
++#define EXTERN_C_BEGIN extern "C" {
++#define EXTERN_C_END }
++#else
++#define EXTERN_C_BEGIN
++#define EXTERN_C_END
++#endif
++#endif
++
++EXTERN_C_BEGIN
++
++#define SZ_OK 0
++
++#define SZ_ERROR_DATA 1
++#define SZ_ERROR_MEM 2
++#define SZ_ERROR_CRC 3
++#define SZ_ERROR_UNSUPPORTED 4
++#define SZ_ERROR_PARAM 5
++#define SZ_ERROR_INPUT_EOF 6
++#define SZ_ERROR_OUTPUT_EOF 7
++#define SZ_ERROR_READ 8
++#define SZ_ERROR_WRITE 9
++#define SZ_ERROR_PROGRESS 10
++#define SZ_ERROR_FAIL 11
++#define SZ_ERROR_THREAD 12
++
++#define SZ_ERROR_ARCHIVE 16
++#define SZ_ERROR_NO_ARCHIVE 17
++
++typedef int SRes;
++
++#ifdef _WIN32
++typedef DWORD WRes;
++#else
++typedef int WRes;
++#endif
++
++#ifndef RINOK
++#define RINOK(x) { int __result__ = (x); if (__result__ != 0) return __result__; }
++#endif
++
++typedef unsigned char Byte;
++typedef short Int16;
++typedef unsigned short UInt16;
++
++#ifdef _LZMA_UINT32_IS_ULONG
++typedef long Int32;
++typedef unsigned long UInt32;
++#else
++typedef int Int32;
++typedef unsigned int UInt32;
++#endif
++
++#ifdef _SZ_NO_INT_64
++
++/* define _SZ_NO_INT_64, if your compiler doesn't support 64-bit integers.
++   NOTES: Some code will work incorrectly in that case! */
++
++typedef long Int64;
++typedef unsigned long UInt64;
++
++#else
++
++#if defined(_MSC_VER) || defined(__BORLANDC__)
++typedef __int64 Int64;
++typedef unsigned __int64 UInt64;
++#else
++typedef long long int Int64;
++typedef unsigned long long int UInt64;
++#endif
++
++#endif
++
++#ifdef _LZMA_NO_SYSTEM_SIZE_T
++typedef UInt32 SizeT;
++#else
++typedef size_t SizeT;
++#endif
++
++typedef int Bool;
++#define True 1
++#define False 0
++
++
++#ifdef _WIN32
++#define MY_STD_CALL __stdcall
++#else
++#define MY_STD_CALL
++#endif
++
++#ifdef _MSC_VER
++
++#if _MSC_VER >= 1300
++#define MY_NO_INLINE __declspec(noinline)
++#else
++#define MY_NO_INLINE
++#endif
++
++#define MY_CDECL __cdecl
++#define MY_FAST_CALL __fastcall
++
++#else
++
++#define MY_CDECL
++#define MY_FAST_CALL
++
++#endif
++
++
++/* The following interfaces use first parameter as pointer to structure */
++
++typedef struct
++{
++  SRes (*Read)(void *p, void *buf, size_t *size);
++    /* if (input(*size) != 0 && output(*size) == 0) means end_of_stream.
++       (output(*size) < input(*size)) is allowed */
++} ISeqInStream;
++
++/* it can return SZ_ERROR_INPUT_EOF */
++SRes SeqInStream_Read(ISeqInStream *stream, void *buf, size_t size);
++SRes SeqInStream_Read2(ISeqInStream *stream, void *buf, size_t size, SRes errorType);
++SRes SeqInStream_ReadByte(ISeqInStream *stream, Byte *buf);
++
++typedef struct
++{
++  size_t (*Write)(void *p, const void *buf, size_t size);
++    /* Returns: result - the number of actually written bytes.
++       (result < size) means error */
++} ISeqOutStream;
++
++typedef enum
++{
++  SZ_SEEK_SET = 0,
++  SZ_SEEK_CUR = 1,
++  SZ_SEEK_END = 2
++} ESzSeek;
++
++typedef struct
++{
++  SRes (*Read)(void *p, void *buf, size_t *size);  /* same as ISeqInStream::Read */
++  SRes (*Seek)(void *p, Int64 *pos, ESzSeek origin);
++} ISeekInStream;
++
++typedef struct
++{
++  SRes (*Look)(void *p, void **buf, size_t *size);
++    /* if (input(*size) != 0 && output(*size) == 0) means end_of_stream.
++       (output(*size) > input(*size)) is not allowed
++       (output(*size) < input(*size)) is allowed */
++  SRes (*Skip)(void *p, size_t offset);
++    /* offset must be <= output(*size) of Look */
++
++  SRes (*Read)(void *p, void *buf, size_t *size);
++    /* reads directly (without buffer). It's same as ISeqInStream::Read */
++  SRes (*Seek)(void *p, Int64 *pos, ESzSeek origin);
++} ILookInStream;
++
++SRes LookInStream_LookRead(ILookInStream *stream, void *buf, size_t *size);
++SRes LookInStream_SeekTo(ILookInStream *stream, UInt64 offset);
++
++/* reads via ILookInStream::Read */
++SRes LookInStream_Read2(ILookInStream *stream, void *buf, size_t size, SRes errorType);
++SRes LookInStream_Read(ILookInStream *stream, void *buf, size_t size);
++
++#define LookToRead_BUF_SIZE (1 << 14)
++
++typedef struct
++{
++  ILookInStream s;
++  ISeekInStream *realStream;
++  size_t pos;
++  size_t size;
++  Byte buf[LookToRead_BUF_SIZE];
++} CLookToRead;
++
++void LookToRead_CreateVTable(CLookToRead *p, int lookahead);
++void LookToRead_Init(CLookToRead *p);
++
++typedef struct
++{
++  ISeqInStream s;
++  ILookInStream *realStream;
++} CSecToLook;
++
++void SecToLook_CreateVTable(CSecToLook *p);
++
++typedef struct
++{
++  ISeqInStream s;
++  ILookInStream *realStream;
++} CSecToRead;
++
++void SecToRead_CreateVTable(CSecToRead *p);
++
++typedef struct
++{
++  SRes (*Progress)(void *p, UInt64 inSize, UInt64 outSize);
++    /* Returns: result. (result != SZ_OK) means break.
++       Value (UInt64)(Int64)-1 for size means unknown value. */
++} ICompressProgress;
++
++typedef struct
++{
++  void *(*Alloc)(void *p, size_t size);
++  void (*Free)(void *p, void *address); /* address can be 0 */
++} ISzAlloc;
++
++#define IAlloc_Alloc(p, size) (p)->Alloc((p), size)
++#define IAlloc_Free(p, a) (p)->Free((p), a)
++
++EXTERN_C_END
++
++#endif
+--- a/lib/Kconfig
++++ b/lib/Kconfig
+@@ -239,6 +239,12 @@ config LZ4_DECOMPRESS
+ 
+ source "lib/xz/Kconfig"
+ 
++config LZMA_COMPRESS
++    tristate
++
++config LZMA_DECOMPRESS
++    tristate
++
+ #
+ # These all provide a common interface (hence the apparent duplication with
+ # ZLIB_INFLATE; DECOMPRESS_GZIP is just a wrapper.)
+--- a/lib/Makefile
++++ b/lib/Makefile
+@@ -2,6 +2,16 @@
+ # Makefile for some libs needed in the kernel.
+ #
+ 
++ifdef CONFIG_JFFS2_ZLIB
++	CONFIG_ZLIB_INFLATE:=y
++	CONFIG_ZLIB_DEFLATE:=y
++endif
++
++ifdef CONFIG_JFFS2_LZMA
++	CONFIG_LZMA_DECOMPRESS:=y
++	CONFIG_LZMA_COMPRESS:=y
++endif
++
+ ifdef CONFIG_FUNCTION_TRACER
+ ORIG_CFLAGS := $(KBUILD_CFLAGS)
+ KBUILD_CFLAGS = $(subst $(CC_FLAGS_FTRACE),,$(ORIG_CFLAGS))
+@@ -96,6 +106,8 @@ obj-$(CONFIG_LZ4HC_COMPRESS) += lz4/
+ obj-$(CONFIG_LZ4_DECOMPRESS) += lz4/
+ obj-$(CONFIG_XZ_DEC) += xz/
+ obj-$(CONFIG_RAID6_PQ) += raid6/
++obj-$(CONFIG_LZMA_COMPRESS) += lzma/
++obj-$(CONFIG_LZMA_DECOMPRESS) += lzma/
+ 
+ lib-$(CONFIG_DECOMPRESS_GZIP) += decompress_inflate.o
+ lib-$(CONFIG_DECOMPRESS_BZIP2) += decompress_bunzip2.o
+--- /dev/null
++++ b/lib/lzma/LzFind.c
+@@ -0,0 +1,761 @@
++/* LzFind.c -- Match finder for LZ algorithms
++2009-04-22 : Igor Pavlov : Public domain */
++
++#include <string.h>
++
++#include "LzFind.h"
++#include "LzHash.h"
++
++#define kEmptyHashValue 0
++#define kMaxValForNormalize ((UInt32)0xFFFFFFFF)
++#define kNormalizeStepMin (1 << 10) /* it must be power of 2 */
++#define kNormalizeMask (~(kNormalizeStepMin - 1))
++#define kMaxHistorySize ((UInt32)3 << 30)
++
++#define kStartMaxLen 3
++
++static void LzInWindow_Free(CMatchFinder *p, ISzAlloc *alloc)
++{
++  if (!p->directInput)
++  {
++    alloc->Free(alloc, p->bufferBase);
++    p->bufferBase = 0;
++  }
++}
++
++/* keepSizeBefore + keepSizeAfter + keepSizeReserv must be < 4G) */
++
++static int LzInWindow_Create(CMatchFinder *p, UInt32 keepSizeReserv, ISzAlloc *alloc)
++{
++  UInt32 blockSize = p->keepSizeBefore + p->keepSizeAfter + keepSizeReserv;
++  if (p->directInput)
++  {
++    p->blockSize = blockSize;
++    return 1;
++  }
++  if (p->bufferBase == 0 || p->blockSize != blockSize)
++  {
++    LzInWindow_Free(p, alloc);
++    p->blockSize = blockSize;
++    p->bufferBase = (Byte *)alloc->Alloc(alloc, (size_t)blockSize);
++  }
++  return (p->bufferBase != 0);
++}
++
++Byte *MatchFinder_GetPointerToCurrentPos(CMatchFinder *p) { return p->buffer; }
++Byte MatchFinder_GetIndexByte(CMatchFinder *p, Int32 index) { return p->buffer[index]; }
++
++UInt32 MatchFinder_GetNumAvailableBytes(CMatchFinder *p) { return p->streamPos - p->pos; }
++
++void MatchFinder_ReduceOffsets(CMatchFinder *p, UInt32 subValue)
++{
++  p->posLimit -= subValue;
++  p->pos -= subValue;
++  p->streamPos -= subValue;
++}
++
++static void MatchFinder_ReadBlock(CMatchFinder *p)
++{
++  if (p->streamEndWasReached || p->result != SZ_OK)
++    return;
++  if (p->directInput)
++  {
++    UInt32 curSize = 0xFFFFFFFF - p->streamPos;
++    if (curSize > p->directInputRem)
++      curSize = (UInt32)p->directInputRem;
++    p->directInputRem -= curSize;
++    p->streamPos += curSize;
++    if (p->directInputRem == 0)
++      p->streamEndWasReached = 1;
++    return;
++  }
++  for (;;)
++  {
++    Byte *dest = p->buffer + (p->streamPos - p->pos);
++    size_t size = (p->bufferBase + p->blockSize - dest);
++    if (size == 0)
++      return;
++    p->result = p->stream->Read(p->stream, dest, &size);
++    if (p->result != SZ_OK)
++      return;
++    if (size == 0)
++    {
++      p->streamEndWasReached = 1;
++      return;
++    }
++    p->streamPos += (UInt32)size;
++    if (p->streamPos - p->pos > p->keepSizeAfter)
++      return;
++  }
++}
++
++void MatchFinder_MoveBlock(CMatchFinder *p)
++{
++  memmove(p->bufferBase,
++    p->buffer - p->keepSizeBefore,
++    (size_t)(p->streamPos - p->pos + p->keepSizeBefore));
++  p->buffer = p->bufferBase + p->keepSizeBefore;
++}
++
++int MatchFinder_NeedMove(CMatchFinder *p)
++{
++  if (p->directInput)
++    return 0;
++  /* if (p->streamEndWasReached) return 0; */
++  return ((size_t)(p->bufferBase + p->blockSize - p->buffer) <= p->keepSizeAfter);
++}
++
++void MatchFinder_ReadIfRequired(CMatchFinder *p)
++{
++  if (p->streamEndWasReached)
++    return;
++  if (p->keepSizeAfter >= p->streamPos - p->pos)
++    MatchFinder_ReadBlock(p);
++}
++
++static void MatchFinder_CheckAndMoveAndRead(CMatchFinder *p)
++{
++  if (MatchFinder_NeedMove(p))
++    MatchFinder_MoveBlock(p);
++  MatchFinder_ReadBlock(p);
++}
++
++static void MatchFinder_SetDefaultSettings(CMatchFinder *p)
++{
++  p->cutValue = 32;
++  p->btMode = 1;
++  p->numHashBytes = 4;
++  p->bigHash = 0;
++}
++
++#define kCrcPoly 0xEDB88320
++
++void MatchFinder_Construct(CMatchFinder *p)
++{
++  UInt32 i;
++  p->bufferBase = 0;
++  p->directInput = 0;
++  p->hash = 0;
++  MatchFinder_SetDefaultSettings(p);
++
++  for (i = 0; i < 256; i++)
++  {
++    UInt32 r = i;
++    int j;
++    for (j = 0; j < 8; j++)
++      r = (r >> 1) ^ (kCrcPoly & ~((r & 1) - 1));
++    p->crc[i] = r;
++  }
++}
++
++static void MatchFinder_FreeThisClassMemory(CMatchFinder *p, ISzAlloc *alloc)
++{
++  alloc->Free(alloc, p->hash);
++  p->hash = 0;
++}
++
++void MatchFinder_Free(CMatchFinder *p, ISzAlloc *alloc)
++{
++  MatchFinder_FreeThisClassMemory(p, alloc);
++  LzInWindow_Free(p, alloc);
++}
++
++static CLzRef* AllocRefs(UInt32 num, ISzAlloc *alloc)
++{
++  size_t sizeInBytes = (size_t)num * sizeof(CLzRef);
++  if (sizeInBytes / sizeof(CLzRef) != num)
++    return 0;
++  return (CLzRef *)alloc->Alloc(alloc, sizeInBytes);
++}
++
++int MatchFinder_Create(CMatchFinder *p, UInt32 historySize,
++    UInt32 keepAddBufferBefore, UInt32 matchMaxLen, UInt32 keepAddBufferAfter,
++    ISzAlloc *alloc)
++{
++  UInt32 sizeReserv;
++  if (historySize > kMaxHistorySize)
++  {
++    MatchFinder_Free(p, alloc);
++    return 0;
++  }
++  sizeReserv = historySize >> 1;
++  if (historySize > ((UInt32)2 << 30))
++    sizeReserv = historySize >> 2;
++  sizeReserv += (keepAddBufferBefore + matchMaxLen + keepAddBufferAfter) / 2 + (1 << 19);
++
++  p->keepSizeBefore = historySize + keepAddBufferBefore + 1;
++  p->keepSizeAfter = matchMaxLen + keepAddBufferAfter;
++  /* we need one additional byte, since we use MoveBlock after pos++ and before dictionary using */
++  if (LzInWindow_Create(p, sizeReserv, alloc))
++  {
++    UInt32 newCyclicBufferSize = historySize + 1;
++    UInt32 hs;
++    p->matchMaxLen = matchMaxLen;
++    {
++      p->fixedHashSize = 0;
++      if (p->numHashBytes == 2)
++        hs = (1 << 16) - 1;
++      else
++      {
++        hs = historySize - 1;
++        hs |= (hs >> 1);
++        hs |= (hs >> 2);
++        hs |= (hs >> 4);
++        hs |= (hs >> 8);
++        hs >>= 1;
++        hs |= 0xFFFF; /* don't change it! It's required for Deflate */
++        if (hs > (1 << 24))
++        {
++          if (p->numHashBytes == 3)
++            hs = (1 << 24) - 1;
++          else
++            hs >>= 1;
++        }
++      }
++      p->hashMask = hs;
++      hs++;
++      if (p->numHashBytes > 2) p->fixedHashSize += kHash2Size;
++      if (p->numHashBytes > 3) p->fixedHashSize += kHash3Size;
++      if (p->numHashBytes > 4) p->fixedHashSize += kHash4Size;
++      hs += p->fixedHashSize;
++    }
++
++    {
++      UInt32 prevSize = p->hashSizeSum + p->numSons;
++      UInt32 newSize;
++      p->historySize = historySize;
++      p->hashSizeSum = hs;
++      p->cyclicBufferSize = newCyclicBufferSize;
++      p->numSons = (p->btMode ? newCyclicBufferSize * 2 : newCyclicBufferSize);
++      newSize = p->hashSizeSum + p->numSons;
++      if (p->hash != 0 && prevSize == newSize)
++        return 1;
++      MatchFinder_FreeThisClassMemory(p, alloc);
++      p->hash = AllocRefs(newSize, alloc);
++      if (p->hash != 0)
++      {
++        p->son = p->hash + p->hashSizeSum;
++        return 1;
++      }
++    }
++  }
++  MatchFinder_Free(p, alloc);
++  return 0;
++}
++
++static void MatchFinder_SetLimits(CMatchFinder *p)
++{
++  UInt32 limit = kMaxValForNormalize - p->pos;
++  UInt32 limit2 = p->cyclicBufferSize - p->cyclicBufferPos;
++  if (limit2 < limit)
++    limit = limit2;
++  limit2 = p->streamPos - p->pos;
++  if (limit2 <= p->keepSizeAfter)
++  {
++    if (limit2 > 0)
++      limit2 = 1;
++  }
++  else
++    limit2 -= p->keepSizeAfter;
++  if (limit2 < limit)
++    limit = limit2;
++  {
++    UInt32 lenLimit = p->streamPos - p->pos;
++    if (lenLimit > p->matchMaxLen)
++      lenLimit = p->matchMaxLen;
++    p->lenLimit = lenLimit;
++  }
++  p->posLimit = p->pos + limit;
++}
++
++void MatchFinder_Init(CMatchFinder *p)
++{
++  UInt32 i;
++  for (i = 0; i < p->hashSizeSum; i++)
++    p->hash[i] = kEmptyHashValue;
++  p->cyclicBufferPos = 0;
++  p->buffer = p->bufferBase;
++  p->pos = p->streamPos = p->cyclicBufferSize;
++  p->result = SZ_OK;
++  p->streamEndWasReached = 0;
++  MatchFinder_ReadBlock(p);
++  MatchFinder_SetLimits(p);
++}
++
++static UInt32 MatchFinder_GetSubValue(CMatchFinder *p)
++{
++  return (p->pos - p->historySize - 1) & kNormalizeMask;
++}
++
++void MatchFinder_Normalize3(UInt32 subValue, CLzRef *items, UInt32 numItems)
++{
++  UInt32 i;
++  for (i = 0; i < numItems; i++)
++  {
++    UInt32 value = items[i];
++    if (value <= subValue)
++      value = kEmptyHashValue;
++    else
++      value -= subValue;
++    items[i] = value;
++  }
++}
++
++static void MatchFinder_Normalize(CMatchFinder *p)
++{
++  UInt32 subValue = MatchFinder_GetSubValue(p);
++  MatchFinder_Normalize3(subValue, p->hash, p->hashSizeSum + p->numSons);
++  MatchFinder_ReduceOffsets(p, subValue);
++}
++
++static void MatchFinder_CheckLimits(CMatchFinder *p)
++{
++  if (p->pos == kMaxValForNormalize)
++    MatchFinder_Normalize(p);
++  if (!p->streamEndWasReached && p->keepSizeAfter == p->streamPos - p->pos)
++    MatchFinder_CheckAndMoveAndRead(p);
++  if (p->cyclicBufferPos == p->cyclicBufferSize)
++    p->cyclicBufferPos = 0;
++  MatchFinder_SetLimits(p);
++}
++
++static UInt32 * Hc_GetMatchesSpec(UInt32 lenLimit, UInt32 curMatch, UInt32 pos, const Byte *cur, CLzRef *son,
++    UInt32 _cyclicBufferPos, UInt32 _cyclicBufferSize, UInt32 cutValue,
++    UInt32 *distances, UInt32 maxLen)
++{
++  son[_cyclicBufferPos] = curMatch;
++  for (;;)
++  {
++    UInt32 delta = pos - curMatch;
++    if (cutValue-- == 0 || delta >= _cyclicBufferSize)
++      return distances;
++    {
++      const Byte *pb = cur - delta;
++      curMatch = son[_cyclicBufferPos - delta + ((delta > _cyclicBufferPos) ? _cyclicBufferSize : 0)];
++      if (pb[maxLen] == cur[maxLen] && *pb == *cur)
++      {
++        UInt32 len = 0;
++        while (++len != lenLimit)
++          if (pb[len] != cur[len])
++            break;
++        if (maxLen < len)
++        {
++          *distances++ = maxLen = len;
++          *distances++ = delta - 1;
++          if (len == lenLimit)
++            return distances;
++        }
++      }
++    }
++  }
++}
++
++UInt32 * GetMatchesSpec1(UInt32 lenLimit, UInt32 curMatch, UInt32 pos, const Byte *cur, CLzRef *son,
++    UInt32 _cyclicBufferPos, UInt32 _cyclicBufferSize, UInt32 cutValue,
++    UInt32 *distances, UInt32 maxLen)
++{
++  CLzRef *ptr0 = son + (_cyclicBufferPos << 1) + 1;
++  CLzRef *ptr1 = son + (_cyclicBufferPos << 1);
++  UInt32 len0 = 0, len1 = 0;
++  for (;;)
++  {
++    UInt32 delta = pos - curMatch;
++    if (cutValue-- == 0 || delta >= _cyclicBufferSize)
++    {
++      *ptr0 = *ptr1 = kEmptyHashValue;
++      return distances;
++    }
++    {
++      CLzRef *pair = son + ((_cyclicBufferPos - delta + ((delta > _cyclicBufferPos) ? _cyclicBufferSize : 0)) << 1);
++      const Byte *pb = cur - delta;
++      UInt32 len = (len0 < len1 ? len0 : len1);
++      if (pb[len] == cur[len])
++      {
++        if (++len != lenLimit && pb[len] == cur[len])
++          while (++len != lenLimit)
++            if (pb[len] != cur[len])
++              break;
++        if (maxLen < len)
++        {
++          *distances++ = maxLen = len;
++          *distances++ = delta - 1;
++          if (len == lenLimit)
++          {
++            *ptr1 = pair[0];
++            *ptr0 = pair[1];
++            return distances;
++          }
++        }
++      }
++      if (pb[len] < cur[len])
++      {
++        *ptr1 = curMatch;
++        ptr1 = pair + 1;
++        curMatch = *ptr1;
++        len1 = len;
++      }
++      else
++      {
++        *ptr0 = curMatch;
++        ptr0 = pair;
++        curMatch = *ptr0;
++        len0 = len;
++      }
++    }
++  }
++}
++
++static void SkipMatchesSpec(UInt32 lenLimit, UInt32 curMatch, UInt32 pos, const Byte *cur, CLzRef *son,
++    UInt32 _cyclicBufferPos, UInt32 _cyclicBufferSize, UInt32 cutValue)
++{
++  CLzRef *ptr0 = son + (_cyclicBufferPos << 1) + 1;
++  CLzRef *ptr1 = son + (_cyclicBufferPos << 1);
++  UInt32 len0 = 0, len1 = 0;
++  for (;;)
++  {
++    UInt32 delta = pos - curMatch;
++    if (cutValue-- == 0 || delta >= _cyclicBufferSize)
++    {
++      *ptr0 = *ptr1 = kEmptyHashValue;
++      return;
++    }
++    {
++      CLzRef *pair = son + ((_cyclicBufferPos - delta + ((delta > _cyclicBufferPos) ? _cyclicBufferSize : 0)) << 1);
++      const Byte *pb = cur - delta;
++      UInt32 len = (len0 < len1 ? len0 : len1);
++      if (pb[len] == cur[len])
++      {
++        while (++len != lenLimit)
++          if (pb[len] != cur[len])
++            break;
++        {
++          if (len == lenLimit)
++          {
++            *ptr1 = pair[0];
++            *ptr0 = pair[1];
++            return;
++          }
++        }
++      }
++      if (pb[len] < cur[len])
++      {
++        *ptr1 = curMatch;
++        ptr1 = pair + 1;
++        curMatch = *ptr1;
++        len1 = len;
++      }
++      else
++      {
++        *ptr0 = curMatch;
++        ptr0 = pair;
++        curMatch = *ptr0;
++        len0 = len;
++      }
++    }
++  }
++}
++
++#define MOVE_POS \
++  ++p->cyclicBufferPos; \
++  p->buffer++; \
++  if (++p->pos == p->posLimit) MatchFinder_CheckLimits(p);
++
++#define MOVE_POS_RET MOVE_POS return offset;
++
++static void MatchFinder_MovePos(CMatchFinder *p) { MOVE_POS; }
++
++#define GET_MATCHES_HEADER2(minLen, ret_op) \
++  UInt32 lenLimit; UInt32 hashValue; const Byte *cur; UInt32 curMatch; \
++  lenLimit = p->lenLimit; { if (lenLimit < minLen) { MatchFinder_MovePos(p); ret_op; }} \
++  cur = p->buffer;
++
++#define GET_MATCHES_HEADER(minLen) GET_MATCHES_HEADER2(minLen, return 0)
++#define SKIP_HEADER(minLen)        GET_MATCHES_HEADER2(minLen, continue)
++
++#define MF_PARAMS(p) p->pos, p->buffer, p->son, p->cyclicBufferPos, p->cyclicBufferSize, p->cutValue
++
++#define GET_MATCHES_FOOTER(offset, maxLen) \
++  offset = (UInt32)(GetMatchesSpec1(lenLimit, curMatch, MF_PARAMS(p), \
++  distances + offset, maxLen) - distances); MOVE_POS_RET;
++
++#define SKIP_FOOTER \
++  SkipMatchesSpec(lenLimit, curMatch, MF_PARAMS(p)); MOVE_POS;
++
++static UInt32 Bt2_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances)
++{
++  UInt32 offset;
++  GET_MATCHES_HEADER(2)
++  HASH2_CALC;
++  curMatch = p->hash[hashValue];
++  p->hash[hashValue] = p->pos;
++  offset = 0;
++  GET_MATCHES_FOOTER(offset, 1)
++}
++
++UInt32 Bt3Zip_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances)
++{
++  UInt32 offset;
++  GET_MATCHES_HEADER(3)
++  HASH_ZIP_CALC;
++  curMatch = p->hash[hashValue];
++  p->hash[hashValue] = p->pos;
++  offset = 0;
++  GET_MATCHES_FOOTER(offset, 2)
++}
++
++static UInt32 Bt3_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances)
++{
++  UInt32 hash2Value, delta2, maxLen, offset;
++  GET_MATCHES_HEADER(3)
++
++  HASH3_CALC;
++
++  delta2 = p->pos - p->hash[hash2Value];
++  curMatch = p->hash[kFix3HashSize + hashValue];
++  
++  p->hash[hash2Value] =
++  p->hash[kFix3HashSize + hashValue] = p->pos;
++
++
++  maxLen = 2;
++  offset = 0;
++  if (delta2 < p->cyclicBufferSize && *(cur - delta2) == *cur)
++  {
++    for (; maxLen != lenLimit; maxLen++)
++      if (cur[(ptrdiff_t)maxLen - delta2] != cur[maxLen])
++        break;
++    distances[0] = maxLen;
++    distances[1] = delta2 - 1;
++    offset = 2;
++    if (maxLen == lenLimit)
++    {
++      SkipMatchesSpec(lenLimit, curMatch, MF_PARAMS(p));
++      MOVE_POS_RET;
++    }
++  }
++  GET_MATCHES_FOOTER(offset, maxLen)
++}
++
++static UInt32 Bt4_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances)
++{
++  UInt32 hash2Value, hash3Value, delta2, delta3, maxLen, offset;
++  GET_MATCHES_HEADER(4)
++
++  HASH4_CALC;
++
++  delta2 = p->pos - p->hash[                hash2Value];
++  delta3 = p->pos - p->hash[kFix3HashSize + hash3Value];
++  curMatch = p->hash[kFix4HashSize + hashValue];
++  
++  p->hash[                hash2Value] =
++  p->hash[kFix3HashSize + hash3Value] =
++  p->hash[kFix4HashSize + hashValue] = p->pos;
++
++  maxLen = 1;
++  offset = 0;
++  if (delta2 < p->cyclicBufferSize && *(cur - delta2) == *cur)
++  {
++    distances[0] = maxLen = 2;
++    distances[1] = delta2 - 1;
++    offset = 2;
++  }
++  if (delta2 != delta3 && delta3 < p->cyclicBufferSize && *(cur - delta3) == *cur)
++  {
++    maxLen = 3;
++    distances[offset + 1] = delta3 - 1;
++    offset += 2;
++    delta2 = delta3;
++  }
++  if (offset != 0)
++  {
++    for (; maxLen != lenLimit; maxLen++)
++      if (cur[(ptrdiff_t)maxLen - delta2] != cur[maxLen])
++        break;
++    distances[offset - 2] = maxLen;
++    if (maxLen == lenLimit)
++    {
++      SkipMatchesSpec(lenLimit, curMatch, MF_PARAMS(p));
++      MOVE_POS_RET;
++    }
++  }
++  if (maxLen < 3)
++    maxLen = 3;
++  GET_MATCHES_FOOTER(offset, maxLen)
++}
++
++static UInt32 Hc4_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances)
++{
++  UInt32 hash2Value, hash3Value, delta2, delta3, maxLen, offset;
++  GET_MATCHES_HEADER(4)
++
++  HASH4_CALC;
++
++  delta2 = p->pos - p->hash[                hash2Value];
++  delta3 = p->pos - p->hash[kFix3HashSize + hash3Value];
++  curMatch = p->hash[kFix4HashSize + hashValue];
++
++  p->hash[                hash2Value] =
++  p->hash[kFix3HashSize + hash3Value] =
++  p->hash[kFix4HashSize + hashValue] = p->pos;
++
++  maxLen = 1;
++  offset = 0;
++  if (delta2 < p->cyclicBufferSize && *(cur - delta2) == *cur)
++  {
++    distances[0] = maxLen = 2;
++    distances[1] = delta2 - 1;
++    offset = 2;
++  }
++  if (delta2 != delta3 && delta3 < p->cyclicBufferSize && *(cur - delta3) == *cur)
++  {
++    maxLen = 3;
++    distances[offset + 1] = delta3 - 1;
++    offset += 2;
++    delta2 = delta3;
++  }
++  if (offset != 0)
++  {
++    for (; maxLen != lenLimit; maxLen++)
++      if (cur[(ptrdiff_t)maxLen - delta2] != cur[maxLen])
++        break;
++    distances[offset - 2] = maxLen;
++    if (maxLen == lenLimit)
++    {
++      p->son[p->cyclicBufferPos] = curMatch;
++      MOVE_POS_RET;
++    }
++  }
++  if (maxLen < 3)
++    maxLen = 3;
++  offset = (UInt32)(Hc_GetMatchesSpec(lenLimit, curMatch, MF_PARAMS(p),
++    distances + offset, maxLen) - (distances));
++  MOVE_POS_RET
++}
++
++UInt32 Hc3Zip_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances)
++{
++  UInt32 offset;
++  GET_MATCHES_HEADER(3)
++  HASH_ZIP_CALC;
++  curMatch = p->hash[hashValue];
++  p->hash[hashValue] = p->pos;
++  offset = (UInt32)(Hc_GetMatchesSpec(lenLimit, curMatch, MF_PARAMS(p),
++    distances, 2) - (distances));
++  MOVE_POS_RET
++}
++
++static void Bt2_MatchFinder_Skip(CMatchFinder *p, UInt32 num)
++{
++  do
++  {
++    SKIP_HEADER(2)
++    HASH2_CALC;
++    curMatch = p->hash[hashValue];
++    p->hash[hashValue] = p->pos;
++    SKIP_FOOTER
++  }
++  while (--num != 0);
++}
++
++void Bt3Zip_MatchFinder_Skip(CMatchFinder *p, UInt32 num)
++{
++  do
++  {
++    SKIP_HEADER(3)
++    HASH_ZIP_CALC;
++    curMatch = p->hash[hashValue];
++    p->hash[hashValue] = p->pos;
++    SKIP_FOOTER
++  }
++  while (--num != 0);
++}
++
++static void Bt3_MatchFinder_Skip(CMatchFinder *p, UInt32 num)
++{
++  do
++  {
++    UInt32 hash2Value;
++    SKIP_HEADER(3)
++    HASH3_CALC;
++    curMatch = p->hash[kFix3HashSize + hashValue];
++    p->hash[hash2Value] =
++    p->hash[kFix3HashSize + hashValue] = p->pos;
++    SKIP_FOOTER
++  }
++  while (--num != 0);
++}
++
++static void Bt4_MatchFinder_Skip(CMatchFinder *p, UInt32 num)
++{
++  do
++  {
++    UInt32 hash2Value, hash3Value;
++    SKIP_HEADER(4)
++    HASH4_CALC;
++    curMatch = p->hash[kFix4HashSize + hashValue];
++    p->hash[                hash2Value] =
++    p->hash[kFix3HashSize + hash3Value] = p->pos;
++    p->hash[kFix4HashSize + hashValue] = p->pos;
++    SKIP_FOOTER
++  }
++  while (--num != 0);
++}
++
++static void Hc4_MatchFinder_Skip(CMatchFinder *p, UInt32 num)
++{
++  do
++  {
++    UInt32 hash2Value, hash3Value;
++    SKIP_HEADER(4)
++    HASH4_CALC;
++    curMatch = p->hash[kFix4HashSize + hashValue];
++    p->hash[                hash2Value] =
++    p->hash[kFix3HashSize + hash3Value] =
++    p->hash[kFix4HashSize + hashValue] = p->pos;
++    p->son[p->cyclicBufferPos] = curMatch;
++    MOVE_POS
++  }
++  while (--num != 0);
++}
++
++void Hc3Zip_MatchFinder_Skip(CMatchFinder *p, UInt32 num)
++{
++  do
++  {
++    SKIP_HEADER(3)
++    HASH_ZIP_CALC;
++    curMatch = p->hash[hashValue];
++    p->hash[hashValue] = p->pos;
++    p->son[p->cyclicBufferPos] = curMatch;
++    MOVE_POS
++  }
++  while (--num != 0);
++}
++
++void MatchFinder_CreateVTable(CMatchFinder *p, IMatchFinder *vTable)
++{
++  vTable->Init = (Mf_Init_Func)MatchFinder_Init;
++  vTable->GetIndexByte = (Mf_GetIndexByte_Func)MatchFinder_GetIndexByte;
++  vTable->GetNumAvailableBytes = (Mf_GetNumAvailableBytes_Func)MatchFinder_GetNumAvailableBytes;
++  vTable->GetPointerToCurrentPos = (Mf_GetPointerToCurrentPos_Func)MatchFinder_GetPointerToCurrentPos;
++  if (!p->btMode)
++  {
++    vTable->GetMatches = (Mf_GetMatches_Func)Hc4_MatchFinder_GetMatches;
++    vTable->Skip = (Mf_Skip_Func)Hc4_MatchFinder_Skip;
++  }
++  else if (p->numHashBytes == 2)
++  {
++    vTable->GetMatches = (Mf_GetMatches_Func)Bt2_MatchFinder_GetMatches;
++    vTable->Skip = (Mf_Skip_Func)Bt2_MatchFinder_Skip;
++  }
++  else if (p->numHashBytes == 3)
++  {
++    vTable->GetMatches = (Mf_GetMatches_Func)Bt3_MatchFinder_GetMatches;
++    vTable->Skip = (Mf_Skip_Func)Bt3_MatchFinder_Skip;
++  }
++  else
++  {
++    vTable->GetMatches = (Mf_GetMatches_Func)Bt4_MatchFinder_GetMatches;
++    vTable->Skip = (Mf_Skip_Func)Bt4_MatchFinder_Skip;
++  }
++}
+--- /dev/null
++++ b/lib/lzma/LzmaDec.c
+@@ -0,0 +1,999 @@
++/* LzmaDec.c -- LZMA Decoder
++2009-09-20 : Igor Pavlov : Public domain */
++
++#include "LzmaDec.h"
++
++#include <string.h>
++
++#define kNumTopBits 24
++#define kTopValue ((UInt32)1 << kNumTopBits)
++
++#define kNumBitModelTotalBits 11
++#define kBitModelTotal (1 << kNumBitModelTotalBits)
++#define kNumMoveBits 5
++
++#define RC_INIT_SIZE 5
++
++#define NORMALIZE if (range < kTopValue) { range <<= 8; code = (code << 8) | (*buf++); }
++
++#define IF_BIT_0(p) ttt = *(p); NORMALIZE; bound = (range >> kNumBitModelTotalBits) * ttt; if (code < bound)
++#define UPDATE_0(p) range = bound; *(p) = (CLzmaProb)(ttt + ((kBitModelTotal - ttt) >> kNumMoveBits));
++#define UPDATE_1(p) range -= bound; code -= bound; *(p) = (CLzmaProb)(ttt - (ttt >> kNumMoveBits));
++#define GET_BIT2(p, i, A0, A1) IF_BIT_0(p) \
++  { UPDATE_0(p); i = (i + i); A0; } else \
++  { UPDATE_1(p); i = (i + i) + 1; A1; }
++#define GET_BIT(p, i) GET_BIT2(p, i, ; , ;)
++
++#define TREE_GET_BIT(probs, i) { GET_BIT((probs + i), i); }
++#define TREE_DECODE(probs, limit, i) \
++  { i = 1; do { TREE_GET_BIT(probs, i); } while (i < limit); i -= limit; }
++
++/* #define _LZMA_SIZE_OPT */
++
++#ifdef _LZMA_SIZE_OPT
++#define TREE_6_DECODE(probs, i) TREE_DECODE(probs, (1 << 6), i)
++#else
++#define TREE_6_DECODE(probs, i) \
++  { i = 1; \
++  TREE_GET_BIT(probs, i); \
++  TREE_GET_BIT(probs, i); \
++  TREE_GET_BIT(probs, i); \
++  TREE_GET_BIT(probs, i); \
++  TREE_GET_BIT(probs, i); \
++  TREE_GET_BIT(probs, i); \
++  i -= 0x40; }
++#endif
++
++#define NORMALIZE_CHECK if (range < kTopValue) { if (buf >= bufLimit) return DUMMY_ERROR; range <<= 8; code = (code << 8) | (*buf++); }
++
++#define IF_BIT_0_CHECK(p) ttt = *(p); NORMALIZE_CHECK; bound = (range >> kNumBitModelTotalBits) * ttt; if (code < bound)
++#define UPDATE_0_CHECK range = bound;
++#define UPDATE_1_CHECK range -= bound; code -= bound;
++#define GET_BIT2_CHECK(p, i, A0, A1) IF_BIT_0_CHECK(p) \
++  { UPDATE_0_CHECK; i = (i + i); A0; } else \
++  { UPDATE_1_CHECK; i = (i + i) + 1; A1; }
++#define GET_BIT_CHECK(p, i) GET_BIT2_CHECK(p, i, ; , ;)
++#define TREE_DECODE_CHECK(probs, limit, i) \
++  { i = 1; do { GET_BIT_CHECK(probs + i, i) } while (i < limit); i -= limit; }
++
++
++#define kNumPosBitsMax 4
++#define kNumPosStatesMax (1 << kNumPosBitsMax)
++
++#define kLenNumLowBits 3
++#define kLenNumLowSymbols (1 << kLenNumLowBits)
++#define kLenNumMidBits 3
++#define kLenNumMidSymbols (1 << kLenNumMidBits)
++#define kLenNumHighBits 8
++#define kLenNumHighSymbols (1 << kLenNumHighBits)
++
++#define LenChoice 0
++#define LenChoice2 (LenChoice + 1)
++#define LenLow (LenChoice2 + 1)
++#define LenMid (LenLow + (kNumPosStatesMax << kLenNumLowBits))
++#define LenHigh (LenMid + (kNumPosStatesMax << kLenNumMidBits))
++#define kNumLenProbs (LenHigh + kLenNumHighSymbols)
++
++
++#define kNumStates 12
++#define kNumLitStates 7
++
++#define kStartPosModelIndex 4
++#define kEndPosModelIndex 14
++#define kNumFullDistances (1 << (kEndPosModelIndex >> 1))
++
++#define kNumPosSlotBits 6
++#define kNumLenToPosStates 4
++
++#define kNumAlignBits 4
++#define kAlignTableSize (1 << kNumAlignBits)
++
++#define kMatchMinLen 2
++#define kMatchSpecLenStart (kMatchMinLen + kLenNumLowSymbols + kLenNumMidSymbols + kLenNumHighSymbols)
++
++#define IsMatch 0
++#define IsRep (IsMatch + (kNumStates << kNumPosBitsMax))
++#define IsRepG0 (IsRep + kNumStates)
++#define IsRepG1 (IsRepG0 + kNumStates)
++#define IsRepG2 (IsRepG1 + kNumStates)
++#define IsRep0Long (IsRepG2 + kNumStates)
++#define PosSlot (IsRep0Long + (kNumStates << kNumPosBitsMax))
++#define SpecPos (PosSlot + (kNumLenToPosStates << kNumPosSlotBits))
++#define Align (SpecPos + kNumFullDistances - kEndPosModelIndex)
++#define LenCoder (Align + kAlignTableSize)
++#define RepLenCoder (LenCoder + kNumLenProbs)
++#define Literal (RepLenCoder + kNumLenProbs)
++
++#define LZMA_BASE_SIZE 1846
++#define LZMA_LIT_SIZE 768
++
++#define LzmaProps_GetNumProbs(p) ((UInt32)LZMA_BASE_SIZE + (LZMA_LIT_SIZE << ((p)->lc + (p)->lp)))
++
++#if Literal != LZMA_BASE_SIZE
++StopCompilingDueBUG
++#endif
++
++#define LZMA_DIC_MIN (1 << 12)
++
++/* First LZMA-symbol is always decoded.
++And it decodes new LZMA-symbols while (buf < bufLimit), but "buf" is without last normalization
++Out:
++  Result:
++    SZ_OK - OK
++    SZ_ERROR_DATA - Error
++  p->remainLen:
++    < kMatchSpecLenStart : normal remain
++    = kMatchSpecLenStart : finished
++    = kMatchSpecLenStart + 1 : Flush marker
++    = kMatchSpecLenStart + 2 : State Init Marker
++*/
++
++static int MY_FAST_CALL LzmaDec_DecodeReal(CLzmaDec *p, SizeT limit, const Byte *bufLimit)
++{
++  CLzmaProb *probs = p->probs;
++
++  unsigned state = p->state;
++  UInt32 rep0 = p->reps[0], rep1 = p->reps[1], rep2 = p->reps[2], rep3 = p->reps[3];
++  unsigned pbMask = ((unsigned)1 << (p->prop.pb)) - 1;
++  unsigned lpMask = ((unsigned)1 << (p->prop.lp)) - 1;
++  unsigned lc = p->prop.lc;
++
++  Byte *dic = p->dic;
++  SizeT dicBufSize = p->dicBufSize;
++  SizeT dicPos = p->dicPos;
++  
++  UInt32 processedPos = p->processedPos;
++  UInt32 checkDicSize = p->checkDicSize;
++  unsigned len = 0;
++
++  const Byte *buf = p->buf;
++  UInt32 range = p->range;
++  UInt32 code = p->code;
++
++  do
++  {
++    CLzmaProb *prob;
++    UInt32 bound;
++    unsigned ttt;
++    unsigned posState = processedPos & pbMask;
++
++    prob = probs + IsMatch + (state << kNumPosBitsMax) + posState;
++    IF_BIT_0(prob)
++    {
++      unsigned symbol;
++      UPDATE_0(prob);
++      prob = probs + Literal;
++      if (checkDicSize != 0 || processedPos != 0)
++        prob += (LZMA_LIT_SIZE * (((processedPos & lpMask) << lc) +
++        (dic[(dicPos == 0 ? dicBufSize : dicPos) - 1] >> (8 - lc))));
++
++      if (state < kNumLitStates)
++      {
++        state -= (state < 4) ? state : 3;
++        symbol = 1;
++        do { GET_BIT(prob + symbol, symbol) } while (symbol < 0x100);
++      }
++      else
++      {
++        unsigned matchByte = p->dic[(dicPos - rep0) + ((dicPos < rep0) ? dicBufSize : 0)];
++        unsigned offs = 0x100;
++        state -= (state < 10) ? 3 : 6;
++        symbol = 1;
++        do
++        {
++          unsigned bit;
++          CLzmaProb *probLit;
++          matchByte <<= 1;
++          bit = (matchByte & offs);
++          probLit = prob + offs + bit + symbol;
++          GET_BIT2(probLit, symbol, offs &= ~bit, offs &= bit)
++        }
++        while (symbol < 0x100);
++      }
++      dic[dicPos++] = (Byte)symbol;
++      processedPos++;
++      continue;
++    }
++    else
++    {
++      UPDATE_1(prob);
++      prob = probs + IsRep + state;
++      IF_BIT_0(prob)
++      {
++        UPDATE_0(prob);
++        state += kNumStates;
++        prob = probs + LenCoder;
++      }
++      else
++      {
++        UPDATE_1(prob);
++        if (checkDicSize == 0 && processedPos == 0)
++          return SZ_ERROR_DATA;
++        prob = probs + IsRepG0 + state;
++        IF_BIT_0(prob)
++        {
++          UPDATE_0(prob);
++          prob = probs + IsRep0Long + (state << kNumPosBitsMax) + posState;
++          IF_BIT_0(prob)
++          {
++            UPDATE_0(prob);
++            dic[dicPos] = dic[(dicPos - rep0) + ((dicPos < rep0) ? dicBufSize : 0)];
++            dicPos++;
++            processedPos++;
++            state = state < kNumLitStates ? 9 : 11;
++            continue;
++          }
++          UPDATE_1(prob);
++        }
++        else
++        {
++          UInt32 distance;
++          UPDATE_1(prob);
++          prob = probs + IsRepG1 + state;
++          IF_BIT_0(prob)
++          {
++            UPDATE_0(prob);
++            distance = rep1;
++          }
++          else
++          {
++            UPDATE_1(prob);
++            prob = probs + IsRepG2 + state;
++            IF_BIT_0(prob)
++            {
++              UPDATE_0(prob);
++              distance = rep2;
++            }
++            else
++            {
++              UPDATE_1(prob);
++              distance = rep3;
++              rep3 = rep2;
++            }
++            rep2 = rep1;
++          }
++          rep1 = rep0;
++          rep0 = distance;
++        }
++        state = state < kNumLitStates ? 8 : 11;
++        prob = probs + RepLenCoder;
++      }
++      {
++        unsigned limit, offset;
++        CLzmaProb *probLen = prob + LenChoice;
++        IF_BIT_0(probLen)
++        {
++          UPDATE_0(probLen);
++          probLen = prob + LenLow + (posState << kLenNumLowBits);
++          offset = 0;
++          limit = (1 << kLenNumLowBits);
++        }
++        else
++        {
++          UPDATE_1(probLen);
++          probLen = prob + LenChoice2;
++          IF_BIT_0(probLen)
++          {
++            UPDATE_0(probLen);
++            probLen = prob + LenMid + (posState << kLenNumMidBits);
++            offset = kLenNumLowSymbols;
++            limit = (1 << kLenNumMidBits);
++          }
++          else
++          {
++            UPDATE_1(probLen);
++            probLen = prob + LenHigh;
++            offset = kLenNumLowSymbols + kLenNumMidSymbols;
++            limit = (1 << kLenNumHighBits);
++          }
++        }
++        TREE_DECODE(probLen, limit, len);
++        len += offset;
++      }
++
++      if (state >= kNumStates)
++      {
++        UInt32 distance;
++        prob = probs + PosSlot +
++            ((len < kNumLenToPosStates ? len : kNumLenToPosStates - 1) << kNumPosSlotBits);
++        TREE_6_DECODE(prob, distance);
++        if (distance >= kStartPosModelIndex)
++        {
++          unsigned posSlot = (unsigned)distance;
++          int numDirectBits = (int)(((distance >> 1) - 1));
++          distance = (2 | (distance & 1));
++          if (posSlot < kEndPosModelIndex)
++          {
++            distance <<= numDirectBits;
++            prob = probs + SpecPos + distance - posSlot - 1;
++            {
++              UInt32 mask = 1;
++              unsigned i = 1;
++              do
++              {
++                GET_BIT2(prob + i, i, ; , distance |= mask);
++                mask <<= 1;
++              }
++              while (--numDirectBits != 0);
++            }
++          }
++          else
++          {
++            numDirectBits -= kNumAlignBits;
++            do
++            {
++              NORMALIZE
++              range >>= 1;
++              
++              {
++                UInt32 t;
++                code -= range;
++                t = (0 - ((UInt32)code >> 31)); /* (UInt32)((Int32)code >> 31) */
++                distance = (distance << 1) + (t + 1);
++                code += range & t;
++              }
++              /*
++              distance <<= 1;
++              if (code >= range)
++              {
++                code -= range;
++                distance |= 1;
++              }
++              */
++            }
++            while (--numDirectBits != 0);
++            prob = probs + Align;
++            distance <<= kNumAlignBits;
++            {
++              unsigned i = 1;
++              GET_BIT2(prob + i, i, ; , distance |= 1);
++              GET_BIT2(prob + i, i, ; , distance |= 2);
++              GET_BIT2(prob + i, i, ; , distance |= 4);
++              GET_BIT2(prob + i, i, ; , distance |= 8);
++            }
++            if (distance == (UInt32)0xFFFFFFFF)
++            {
++              len += kMatchSpecLenStart;
++              state -= kNumStates;
++              break;
++            }
++          }
++        }
++        rep3 = rep2;
++        rep2 = rep1;
++        rep1 = rep0;
++        rep0 = distance + 1;
++        if (checkDicSize == 0)
++        {
++          if (distance >= processedPos)
++            return SZ_ERROR_DATA;
++        }
++        else if (distance >= checkDicSize)
++          return SZ_ERROR_DATA;
++        state = (state < kNumStates + kNumLitStates) ? kNumLitStates : kNumLitStates + 3;
++      }
++
++      len += kMatchMinLen;
++
++      if (limit == dicPos)
++        return SZ_ERROR_DATA;
++      {
++        SizeT rem = limit - dicPos;
++        unsigned curLen = ((rem < len) ? (unsigned)rem : len);
++        SizeT pos = (dicPos - rep0) + ((dicPos < rep0) ? dicBufSize : 0);
++
++        processedPos += curLen;
++
++        len -= curLen;
++        if (pos + curLen <= dicBufSize)
++        {
++          Byte *dest = dic + dicPos;
++          ptrdiff_t src = (ptrdiff_t)pos - (ptrdiff_t)dicPos;
++          const Byte *lim = dest + curLen;
++          dicPos += curLen;
++          do
++            *(dest) = (Byte)*(dest + src);
++          while (++dest != lim);
++        }
++        else
++        {
++          do
++          {
++            dic[dicPos++] = dic[pos];
++            if (++pos == dicBufSize)
++              pos = 0;
++          }
++          while (--curLen != 0);
++        }
++      }
++    }
++  }
++  while (dicPos < limit && buf < bufLimit);
++  NORMALIZE;
++  p->buf = buf;
++  p->range = range;
++  p->code = code;
++  p->remainLen = len;
++  p->dicPos = dicPos;
++  p->processedPos = processedPos;
++  p->reps[0] = rep0;
++  p->reps[1] = rep1;
++  p->reps[2] = rep2;
++  p->reps[3] = rep3;
++  p->state = state;
++
++  return SZ_OK;
++}
++
++static void MY_FAST_CALL LzmaDec_WriteRem(CLzmaDec *p, SizeT limit)
++{
++  if (p->remainLen != 0 && p->remainLen < kMatchSpecLenStart)
++  {
++    Byte *dic = p->dic;
++    SizeT dicPos = p->dicPos;
++    SizeT dicBufSize = p->dicBufSize;
++    unsigned len = p->remainLen;
++    UInt32 rep0 = p->reps[0];
++    if (limit - dicPos < len)
++      len = (unsigned)(limit - dicPos);
++
++    if (p->checkDicSize == 0 && p->prop.dicSize - p->processedPos <= len)
++      p->checkDicSize = p->prop.dicSize;
++
++    p->processedPos += len;
++    p->remainLen -= len;
++    while (len-- != 0)
++    {
++      dic[dicPos] = dic[(dicPos - rep0) + ((dicPos < rep0) ? dicBufSize : 0)];
++      dicPos++;
++    }
++    p->dicPos = dicPos;
++  }
++}
++
++static int MY_FAST_CALL LzmaDec_DecodeReal2(CLzmaDec *p, SizeT limit, const Byte *bufLimit)
++{
++  do
++  {
++    SizeT limit2 = limit;
++    if (p->checkDicSize == 0)
++    {
++      UInt32 rem = p->prop.dicSize - p->processedPos;
++      if (limit - p->dicPos > rem)
++        limit2 = p->dicPos + rem;
++    }
++    RINOK(LzmaDec_DecodeReal(p, limit2, bufLimit));
++    if (p->processedPos >= p->prop.dicSize)
++      p->checkDicSize = p->prop.dicSize;
++    LzmaDec_WriteRem(p, limit);
++  }
++  while (p->dicPos < limit && p->buf < bufLimit && p->remainLen < kMatchSpecLenStart);
++
++  if (p->remainLen > kMatchSpecLenStart)
++  {
++    p->remainLen = kMatchSpecLenStart;
++  }
++  return 0;
++}
++
++typedef enum
++{
++  DUMMY_ERROR, /* unexpected end of input stream */
++  DUMMY_LIT,
++  DUMMY_MATCH,
++  DUMMY_REP
++} ELzmaDummy;
++
++static ELzmaDummy LzmaDec_TryDummy(const CLzmaDec *p, const Byte *buf, SizeT inSize)
++{
++  UInt32 range = p->range;
++  UInt32 code = p->code;
++  const Byte *bufLimit = buf + inSize;
++  CLzmaProb *probs = p->probs;
++  unsigned state = p->state;
++  ELzmaDummy res;
++
++  {
++    CLzmaProb *prob;
++    UInt32 bound;
++    unsigned ttt;
++    unsigned posState = (p->processedPos) & ((1 << p->prop.pb) - 1);
++
++    prob = probs + IsMatch + (state << kNumPosBitsMax) + posState;
++    IF_BIT_0_CHECK(prob)
++    {
++      UPDATE_0_CHECK
++
++      /* if (bufLimit - buf >= 7) return DUMMY_LIT; */
++
++      prob = probs + Literal;
++      if (p->checkDicSize != 0 || p->processedPos != 0)
++        prob += (LZMA_LIT_SIZE *
++          ((((p->processedPos) & ((1 << (p->prop.lp)) - 1)) << p->prop.lc) +
++          (p->dic[(p->dicPos == 0 ? p->dicBufSize : p->dicPos) - 1] >> (8 - p->prop.lc))));
++
++      if (state < kNumLitStates)
++      {
++        unsigned symbol = 1;
++        do { GET_BIT_CHECK(prob + symbol, symbol) } while (symbol < 0x100);
++      }
++      else
++      {
++        unsigned matchByte = p->dic[p->dicPos - p->reps[0] +
++            ((p->dicPos < p->reps[0]) ? p->dicBufSize : 0)];
++        unsigned offs = 0x100;
++        unsigned symbol = 1;
++        do
++        {
++          unsigned bit;
++          CLzmaProb *probLit;
++          matchByte <<= 1;
++          bit = (matchByte & offs);
++          probLit = prob + offs + bit + symbol;
++          GET_BIT2_CHECK(probLit, symbol, offs &= ~bit, offs &= bit)
++        }
++        while (symbol < 0x100);
++      }
++      res = DUMMY_LIT;
++    }
++    else
++    {
++      unsigned len;
++      UPDATE_1_CHECK;
++
++      prob = probs + IsRep + state;
++      IF_BIT_0_CHECK(prob)
++      {
++        UPDATE_0_CHECK;
++        state = 0;
++        prob = probs + LenCoder;
++        res = DUMMY_MATCH;
++      }
++      else
++      {
++        UPDATE_1_CHECK;
++        res = DUMMY_REP;
++        prob = probs + IsRepG0 + state;
++        IF_BIT_0_CHECK(prob)
++        {
++          UPDATE_0_CHECK;
++          prob = probs + IsRep0Long + (state << kNumPosBitsMax) + posState;
++          IF_BIT_0_CHECK(prob)
++          {
++            UPDATE_0_CHECK;
++            NORMALIZE_CHECK;
++            return DUMMY_REP;
++          }
++          else
++          {
++            UPDATE_1_CHECK;
++          }
++        }
++        else
++        {
++          UPDATE_1_CHECK;
++          prob = probs + IsRepG1 + state;
++          IF_BIT_0_CHECK(prob)
++          {
++            UPDATE_0_CHECK;
++          }
++          else
++          {
++            UPDATE_1_CHECK;
++            prob = probs + IsRepG2 + state;
++            IF_BIT_0_CHECK(prob)
++            {
++              UPDATE_0_CHECK;
++            }
++            else
++            {
++              UPDATE_1_CHECK;
++            }
++          }
++        }
++        state = kNumStates;
++        prob = probs + RepLenCoder;
++      }
++      {
++        unsigned limit, offset;
++        CLzmaProb *probLen = prob + LenChoice;
++        IF_BIT_0_CHECK(probLen)
++        {
++          UPDATE_0_CHECK;
++          probLen = prob + LenLow + (posState << kLenNumLowBits);
++          offset = 0;
++          limit = 1 << kLenNumLowBits;
++        }
++        else
++        {
++          UPDATE_1_CHECK;
++          probLen = prob + LenChoice2;
++          IF_BIT_0_CHECK(probLen)
++          {
++            UPDATE_0_CHECK;
++            probLen = prob + LenMid + (posState << kLenNumMidBits);
++            offset = kLenNumLowSymbols;
++            limit = 1 << kLenNumMidBits;
++          }
++          else
++          {
++            UPDATE_1_CHECK;
++            probLen = prob + LenHigh;
++            offset = kLenNumLowSymbols + kLenNumMidSymbols;
++            limit = 1 << kLenNumHighBits;
++          }
++        }
++        TREE_DECODE_CHECK(probLen, limit, len);
++        len += offset;
++      }
++
++      if (state < 4)
++      {
++        unsigned posSlot;
++        prob = probs + PosSlot +
++            ((len < kNumLenToPosStates ? len : kNumLenToPosStates - 1) <<
++            kNumPosSlotBits);
++        TREE_DECODE_CHECK(prob, 1 << kNumPosSlotBits, posSlot);
++        if (posSlot >= kStartPosModelIndex)
++        {
++          int numDirectBits = ((posSlot >> 1) - 1);
++
++          /* if (bufLimit - buf >= 8) return DUMMY_MATCH; */
++
++          if (posSlot < kEndPosModelIndex)
++          {
++            prob = probs + SpecPos + ((2 | (posSlot & 1)) << numDirectBits) - posSlot - 1;
++          }
++          else
++          {
++            numDirectBits -= kNumAlignBits;
++            do
++            {
++              NORMALIZE_CHECK
++              range >>= 1;
++              code -= range & (((code - range) >> 31) - 1);
++              /* if (code >= range) code -= range; */
++            }
++            while (--numDirectBits != 0);
++            prob = probs + Align;
++            numDirectBits = kNumAlignBits;
++          }
++          {
++            unsigned i = 1;
++            do
++            {
++              GET_BIT_CHECK(prob + i, i);
++            }
++            while (--numDirectBits != 0);
++          }
++        }
++      }
++    }
++  }
++  NORMALIZE_CHECK;
++  return res;
++}
++
++
++static void LzmaDec_InitRc(CLzmaDec *p, const Byte *data)
++{
++  p->code = ((UInt32)data[1] << 24) | ((UInt32)data[2] << 16) | ((UInt32)data[3] << 8) | ((UInt32)data[4]);
++  p->range = 0xFFFFFFFF;
++  p->needFlush = 0;
++}
++
++void LzmaDec_InitDicAndState(CLzmaDec *p, Bool initDic, Bool initState)
++{
++  p->needFlush = 1;
++  p->remainLen = 0;
++  p->tempBufSize = 0;
++
++  if (initDic)
++  {
++    p->processedPos = 0;
++    p->checkDicSize = 0;
++    p->needInitState = 1;
++  }
++  if (initState)
++    p->needInitState = 1;
++}
++
++void LzmaDec_Init(CLzmaDec *p)
++{
++  p->dicPos = 0;
++  LzmaDec_InitDicAndState(p, True, True);
++}
++
++static void LzmaDec_InitStateReal(CLzmaDec *p)
++{
++  UInt32 numProbs = Literal + ((UInt32)LZMA_LIT_SIZE << (p->prop.lc + p->prop.lp));
++  UInt32 i;
++  CLzmaProb *probs = p->probs;
++  for (i = 0; i < numProbs; i++)
++    probs[i] = kBitModelTotal >> 1;
++  p->reps[0] = p->reps[1] = p->reps[2] = p->reps[3] = 1;
++  p->state = 0;
++  p->needInitState = 0;
++}
++
++SRes LzmaDec_DecodeToDic(CLzmaDec *p, SizeT dicLimit, const Byte *src, SizeT *srcLen,
++    ELzmaFinishMode finishMode, ELzmaStatus *status)
++{
++  SizeT inSize = *srcLen;
++  (*srcLen) = 0;
++  LzmaDec_WriteRem(p, dicLimit);
++  
++  *status = LZMA_STATUS_NOT_SPECIFIED;
++
++  while (p->remainLen != kMatchSpecLenStart)
++  {
++      int checkEndMarkNow;
++
++      if (p->needFlush != 0)
++      {
++        for (; inSize > 0 && p->tempBufSize < RC_INIT_SIZE; (*srcLen)++, inSize--)
++          p->tempBuf[p->tempBufSize++] = *src++;
++        if (p->tempBufSize < RC_INIT_SIZE)
++        {
++          *status = LZMA_STATUS_NEEDS_MORE_INPUT;
++          return SZ_OK;
++        }
++        if (p->tempBuf[0] != 0)
++          return SZ_ERROR_DATA;
++
++        LzmaDec_InitRc(p, p->tempBuf);
++        p->tempBufSize = 0;
++      }
++
++      checkEndMarkNow = 0;
++      if (p->dicPos >= dicLimit)
++      {
++        if (p->remainLen == 0 && p->code == 0)
++        {
++          *status = LZMA_STATUS_MAYBE_FINISHED_WITHOUT_MARK;
++          return SZ_OK;
++        }
++        if (finishMode == LZMA_FINISH_ANY)
++        {
++          *status = LZMA_STATUS_NOT_FINISHED;
++          return SZ_OK;
++        }
++        if (p->remainLen != 0)
++        {
++          *status = LZMA_STATUS_NOT_FINISHED;
++          return SZ_ERROR_DATA;
++        }
++        checkEndMarkNow = 1;
++      }
++
++      if (p->needInitState)
++        LzmaDec_InitStateReal(p);
++  
++      if (p->tempBufSize == 0)
++      {
++        SizeT processed;
++        const Byte *bufLimit;
++        if (inSize < LZMA_REQUIRED_INPUT_MAX || checkEndMarkNow)
++        {
++          int dummyRes = LzmaDec_TryDummy(p, src, inSize);
++          if (dummyRes == DUMMY_ERROR)
++          {
++            memcpy(p->tempBuf, src, inSize);
++            p->tempBufSize = (unsigned)inSize;
++            (*srcLen) += inSize;
++            *status = LZMA_STATUS_NEEDS_MORE_INPUT;
++            return SZ_OK;
++          }
++          if (checkEndMarkNow && dummyRes != DUMMY_MATCH)
++          {
++            *status = LZMA_STATUS_NOT_FINISHED;
++            return SZ_ERROR_DATA;
++          }
++          bufLimit = src;
++        }
++        else
++          bufLimit = src + inSize - LZMA_REQUIRED_INPUT_MAX;
++        p->buf = src;
++        if (LzmaDec_DecodeReal2(p, dicLimit, bufLimit) != 0)
++          return SZ_ERROR_DATA;
++        processed = (SizeT)(p->buf - src);
++        (*srcLen) += processed;
++        src += processed;
++        inSize -= processed;
++      }
++      else
++      {
++        unsigned rem = p->tempBufSize, lookAhead = 0;
++        while (rem < LZMA_REQUIRED_INPUT_MAX && lookAhead < inSize)
++          p->tempBuf[rem++] = src[lookAhead++];
++        p->tempBufSize = rem;
++        if (rem < LZMA_REQUIRED_INPUT_MAX || checkEndMarkNow)
++        {
++          int dummyRes = LzmaDec_TryDummy(p, p->tempBuf, rem);
++          if (dummyRes == DUMMY_ERROR)
++          {
++            (*srcLen) += lookAhead;
++            *status = LZMA_STATUS_NEEDS_MORE_INPUT;
++            return SZ_OK;
++          }
++          if (checkEndMarkNow && dummyRes != DUMMY_MATCH)
++          {
++            *status = LZMA_STATUS_NOT_FINISHED;
++            return SZ_ERROR_DATA;
++          }
++        }
++        p->buf = p->tempBuf;
++        if (LzmaDec_DecodeReal2(p, dicLimit, p->buf) != 0)
++          return SZ_ERROR_DATA;
++        lookAhead -= (rem - (unsigned)(p->buf - p->tempBuf));
++        (*srcLen) += lookAhead;
++        src += lookAhead;
++        inSize -= lookAhead;
++        p->tempBufSize = 0;
++      }
++  }
++  if (p->code == 0)
++    *status = LZMA_STATUS_FINISHED_WITH_MARK;
++  return (p->code == 0) ? SZ_OK : SZ_ERROR_DATA;
++}
++
++SRes LzmaDec_DecodeToBuf(CLzmaDec *p, Byte *dest, SizeT *destLen, const Byte *src, SizeT *srcLen, ELzmaFinishMode finishMode, ELzmaStatus *status)
++{
++  SizeT outSize = *destLen;
++  SizeT inSize = *srcLen;
++  *srcLen = *destLen = 0;
++  for (;;)
++  {
++    SizeT inSizeCur = inSize, outSizeCur, dicPos;
++    ELzmaFinishMode curFinishMode;
++    SRes res;
++    if (p->dicPos == p->dicBufSize)
++      p->dicPos = 0;
++    dicPos = p->dicPos;
++    if (outSize > p->dicBufSize - dicPos)
++    {
++      outSizeCur = p->dicBufSize;
++      curFinishMode = LZMA_FINISH_ANY;
++    }
++    else
++    {
++      outSizeCur = dicPos + outSize;
++      curFinishMode = finishMode;
++    }
++
++    res = LzmaDec_DecodeToDic(p, outSizeCur, src, &inSizeCur, curFinishMode, status);
++    src += inSizeCur;
++    inSize -= inSizeCur;
++    *srcLen += inSizeCur;
++    outSizeCur = p->dicPos - dicPos;
++    memcpy(dest, p->dic + dicPos, outSizeCur);
++    dest += outSizeCur;
++    outSize -= outSizeCur;
++    *destLen += outSizeCur;
++    if (res != 0)
++      return res;
++    if (outSizeCur == 0 || outSize == 0)
++      return SZ_OK;
++  }
++}
++
++void LzmaDec_FreeProbs(CLzmaDec *p, ISzAlloc *alloc)
++{
++  alloc->Free(alloc, p->probs);
++  p->probs = 0;
++}
++
++static void LzmaDec_FreeDict(CLzmaDec *p, ISzAlloc *alloc)
++{
++  alloc->Free(alloc, p->dic);
++  p->dic = 0;
++}
++
++void LzmaDec_Free(CLzmaDec *p, ISzAlloc *alloc)
++{
++  LzmaDec_FreeProbs(p, alloc);
++  LzmaDec_FreeDict(p, alloc);
++}
++
++SRes LzmaProps_Decode(CLzmaProps *p, const Byte *data, unsigned size)
++{
++  UInt32 dicSize;
++  Byte d;
++  
++  if (size < LZMA_PROPS_SIZE)
++    return SZ_ERROR_UNSUPPORTED;
++  else
++    dicSize = data[1] | ((UInt32)data[2] << 8) | ((UInt32)data[3] << 16) | ((UInt32)data[4] << 24);
++ 
++  if (dicSize < LZMA_DIC_MIN)
++    dicSize = LZMA_DIC_MIN;
++  p->dicSize = dicSize;
++
++  d = data[0];
++  if (d >= (9 * 5 * 5))
++    return SZ_ERROR_UNSUPPORTED;
++
++  p->lc = d % 9;
++  d /= 9;
++  p->pb = d / 5;
++  p->lp = d % 5;
++
++  return SZ_OK;
++}
++
++static SRes LzmaDec_AllocateProbs2(CLzmaDec *p, const CLzmaProps *propNew, ISzAlloc *alloc)
++{
++  UInt32 numProbs = LzmaProps_GetNumProbs(propNew);
++  if (p->probs == 0 || numProbs != p->numProbs)
++  {
++    LzmaDec_FreeProbs(p, alloc);
++    p->probs = (CLzmaProb *)alloc->Alloc(alloc, numProbs * sizeof(CLzmaProb));
++    p->numProbs = numProbs;
++    if (p->probs == 0)
++      return SZ_ERROR_MEM;
++  }
++  return SZ_OK;
++}
++
++SRes LzmaDec_AllocateProbs(CLzmaDec *p, const Byte *props, unsigned propsSize, ISzAlloc *alloc)
++{
++  CLzmaProps propNew;
++  RINOK(LzmaProps_Decode(&propNew, props, propsSize));
++  RINOK(LzmaDec_AllocateProbs2(p, &propNew, alloc));
++  p->prop = propNew;
++  return SZ_OK;
++}
++
++SRes LzmaDec_Allocate(CLzmaDec *p, const Byte *props, unsigned propsSize, ISzAlloc *alloc)
++{
++  CLzmaProps propNew;
++  SizeT dicBufSize;
++  RINOK(LzmaProps_Decode(&propNew, props, propsSize));
++  RINOK(LzmaDec_AllocateProbs2(p, &propNew, alloc));
++  dicBufSize = propNew.dicSize;
++  if (p->dic == 0 || dicBufSize != p->dicBufSize)
++  {
++    LzmaDec_FreeDict(p, alloc);
++    p->dic = (Byte *)alloc->Alloc(alloc, dicBufSize);
++    if (p->dic == 0)
++    {
++      LzmaDec_FreeProbs(p, alloc);
++      return SZ_ERROR_MEM;
++    }
++  }
++  p->dicBufSize = dicBufSize;
++  p->prop = propNew;
++  return SZ_OK;
++}
++
++SRes LzmaDecode(Byte *dest, SizeT *destLen, const Byte *src, SizeT *srcLen,
++    const Byte *propData, unsigned propSize, ELzmaFinishMode finishMode,
++    ELzmaStatus *status, ISzAlloc *alloc)
++{
++  CLzmaDec p;
++  SRes res;
++  SizeT inSize = *srcLen;
++  SizeT outSize = *destLen;
++  *srcLen = *destLen = 0;
++  if (inSize < RC_INIT_SIZE)
++    return SZ_ERROR_INPUT_EOF;
++
++  LzmaDec_Construct(&p);
++  res = LzmaDec_AllocateProbs(&p, propData, propSize, alloc);
++  if (res != 0)
++    return res;
++  p.dic = dest;
++  p.dicBufSize = outSize;
++
++  LzmaDec_Init(&p);
++  
++  *srcLen = inSize;
++  res = LzmaDec_DecodeToDic(&p, outSize, src, srcLen, finishMode, status);
++
++  if (res == SZ_OK && *status == LZMA_STATUS_NEEDS_MORE_INPUT)
++    res = SZ_ERROR_INPUT_EOF;
++
++  (*destLen) = p.dicPos;
++  LzmaDec_FreeProbs(&p, alloc);
++  return res;
++}
+--- /dev/null
++++ b/lib/lzma/LzmaEnc.c
+@@ -0,0 +1,2271 @@
++/* LzmaEnc.c -- LZMA Encoder
++2009-11-24 : Igor Pavlov : Public domain */
++
++#include <string.h>
++
++/* #define SHOW_STAT */
++/* #define SHOW_STAT2 */
++
++#if defined(SHOW_STAT) || defined(SHOW_STAT2)
++#include <stdio.h>
++#endif
++
++#include "LzmaEnc.h"
++
++/* disable MT */
++#define _7ZIP_ST
++
++#include "LzFind.h"
++#ifndef _7ZIP_ST
++#include "LzFindMt.h"
++#endif
++
++#ifdef SHOW_STAT
++static int ttt = 0;
++#endif
++
++#define kBlockSizeMax ((1 << LZMA_NUM_BLOCK_SIZE_BITS) - 1)
++
++#define kBlockSize (9 << 10)
++#define kUnpackBlockSize (1 << 18)
++#define kMatchArraySize (1 << 21)
++#define kMatchRecordMaxSize ((LZMA_MATCH_LEN_MAX * 2 + 3) * LZMA_MATCH_LEN_MAX)
++
++#define kNumMaxDirectBits (31)
++
++#define kNumTopBits 24
++#define kTopValue ((UInt32)1 << kNumTopBits)
++
++#define kNumBitModelTotalBits 11
++#define kBitModelTotal (1 << kNumBitModelTotalBits)
++#define kNumMoveBits 5
++#define kProbInitValue (kBitModelTotal >> 1)
++
++#define kNumMoveReducingBits 4
++#define kNumBitPriceShiftBits 4
++#define kBitPrice (1 << kNumBitPriceShiftBits)
++
++void LzmaEncProps_Init(CLzmaEncProps *p)
++{
++  p->level = 5;
++  p->dictSize = p->mc = 0;
++  p->lc = p->lp = p->pb = p->algo = p->fb = p->btMode = p->numHashBytes = p->numThreads = -1;
++  p->writeEndMark = 0;
++}
++
++void LzmaEncProps_Normalize(CLzmaEncProps *p)
++{
++  int level = p->level;
++  if (level < 0) level = 5;
++  p->level = level;
++  if (p->dictSize == 0) p->dictSize = (level <= 5 ? (1 << (level * 2 + 14)) : (level == 6 ? (1 << 25) : (1 << 26)));
++  if (p->lc < 0) p->lc = 3;
++  if (p->lp < 0) p->lp = 0;
++  if (p->pb < 0) p->pb = 2;
++  if (p->algo < 0) p->algo = (level < 5 ? 0 : 1);
++  if (p->fb < 0) p->fb = (level < 7 ? 32 : 64);
++  if (p->btMode < 0) p->btMode = (p->algo == 0 ? 0 : 1);
++  if (p->numHashBytes < 0) p->numHashBytes = 4;
++  if (p->mc == 0)  p->mc = (16 + (p->fb >> 1)) >> (p->btMode ? 0 : 1);
++  if (p->numThreads < 0)
++    p->numThreads =
++      #ifndef _7ZIP_ST
++      ((p->btMode && p->algo) ? 2 : 1);
++      #else
++      1;
++      #endif
++}
++
++UInt32 LzmaEncProps_GetDictSize(const CLzmaEncProps *props2)
++{
++  CLzmaEncProps props = *props2;
++  LzmaEncProps_Normalize(&props);
++  return props.dictSize;
++}
++
++/* #define LZMA_LOG_BSR */
++/* Define it for Intel's CPU */
++
++
++#ifdef LZMA_LOG_BSR
++
++#define kDicLogSizeMaxCompress 30
++
++#define BSR2_RET(pos, res) { unsigned long i; _BitScanReverse(&i, (pos)); res = (i + i) + ((pos >> (i - 1)) & 1); }
++
++UInt32 GetPosSlot1(UInt32 pos)
++{
++  UInt32 res;
++  BSR2_RET(pos, res);
++  return res;
++}
++#define GetPosSlot2(pos, res) { BSR2_RET(pos, res); }
++#define GetPosSlot(pos, res) { if (pos < 2) res = pos; else BSR2_RET(pos, res); }
++
++#else
++
++#define kNumLogBits (9 + (int)sizeof(size_t) / 2)
++#define kDicLogSizeMaxCompress ((kNumLogBits - 1) * 2 + 7)
++
++void LzmaEnc_FastPosInit(Byte *g_FastPos)
++{
++  int c = 2, slotFast;
++  g_FastPos[0] = 0;
++  g_FastPos[1] = 1;
++  
++  for (slotFast = 2; slotFast < kNumLogBits * 2; slotFast++)
++  {
++    UInt32 k = (1 << ((slotFast >> 1) - 1));
++    UInt32 j;
++    for (j = 0; j < k; j++, c++)
++      g_FastPos[c] = (Byte)slotFast;
++  }
++}
++
++#define BSR2_RET(pos, res) { UInt32 i = 6 + ((kNumLogBits - 1) & \
++  (0 - (((((UInt32)1 << (kNumLogBits + 6)) - 1) - pos) >> 31))); \
++  res = p->g_FastPos[pos >> i] + (i * 2); }
++/*
++#define BSR2_RET(pos, res) { res = (pos < (1 << (kNumLogBits + 6))) ? \
++  p->g_FastPos[pos >> 6] + 12 : \
++  p->g_FastPos[pos >> (6 + kNumLogBits - 1)] + (6 + (kNumLogBits - 1)) * 2; }
++*/
++
++#define GetPosSlot1(pos) p->g_FastPos[pos]
++#define GetPosSlot2(pos, res) { BSR2_RET(pos, res); }
++#define GetPosSlot(pos, res) { if (pos < kNumFullDistances) res = p->g_FastPos[pos]; else BSR2_RET(pos, res); }
++
++#endif
++
++
++#define LZMA_NUM_REPS 4
++
++typedef unsigned CState;
++
++typedef struct
++{
++  UInt32 price;
++
++  CState state;
++  int prev1IsChar;
++  int prev2;
++
++  UInt32 posPrev2;
++  UInt32 backPrev2;
++
++  UInt32 posPrev;
++  UInt32 backPrev;
++  UInt32 backs[LZMA_NUM_REPS];
++} COptimal;
++
++#define kNumOpts (1 << 12)
++
++#define kNumLenToPosStates 4
++#define kNumPosSlotBits 6
++#define kDicLogSizeMin 0
++#define kDicLogSizeMax 32
++#define kDistTableSizeMax (kDicLogSizeMax * 2)
++
++
++#define kNumAlignBits 4
++#define kAlignTableSize (1 << kNumAlignBits)
++#define kAlignMask (kAlignTableSize - 1)
++
++#define kStartPosModelIndex 4
++#define kEndPosModelIndex 14
++#define kNumPosModels (kEndPosModelIndex - kStartPosModelIndex)
++
++#define kNumFullDistances (1 << (kEndPosModelIndex >> 1))
++
++#ifdef _LZMA_PROB32
++#define CLzmaProb UInt32
++#else
++#define CLzmaProb UInt16
++#endif
++
++#define LZMA_PB_MAX 4
++#define LZMA_LC_MAX 8
++#define LZMA_LP_MAX 4
++
++#define LZMA_NUM_PB_STATES_MAX (1 << LZMA_PB_MAX)
++
++
++#define kLenNumLowBits 3
++#define kLenNumLowSymbols (1 << kLenNumLowBits)
++#define kLenNumMidBits 3
++#define kLenNumMidSymbols (1 << kLenNumMidBits)
++#define kLenNumHighBits 8
++#define kLenNumHighSymbols (1 << kLenNumHighBits)
++
++#define kLenNumSymbolsTotal (kLenNumLowSymbols + kLenNumMidSymbols + kLenNumHighSymbols)
++
++#define LZMA_MATCH_LEN_MIN 2
++#define LZMA_MATCH_LEN_MAX (LZMA_MATCH_LEN_MIN + kLenNumSymbolsTotal - 1)
++
++#define kNumStates 12
++
++typedef struct
++{
++  CLzmaProb choice;
++  CLzmaProb choice2;
++  CLzmaProb low[LZMA_NUM_PB_STATES_MAX << kLenNumLowBits];
++  CLzmaProb mid[LZMA_NUM_PB_STATES_MAX << kLenNumMidBits];
++  CLzmaProb high[kLenNumHighSymbols];
++} CLenEnc;
++
++typedef struct
++{
++  CLenEnc p;
++  UInt32 prices[LZMA_NUM_PB_STATES_MAX][kLenNumSymbolsTotal];
++  UInt32 tableSize;
++  UInt32 counters[LZMA_NUM_PB_STATES_MAX];
++} CLenPriceEnc;
++
++typedef struct
++{
++  UInt32 range;
++  Byte cache;
++  UInt64 low;
++  UInt64 cacheSize;
++  Byte *buf;
++  Byte *bufLim;
++  Byte *bufBase;
++  ISeqOutStream *outStream;
++  UInt64 processed;
++  SRes res;
++} CRangeEnc;
++
++typedef struct
++{
++  CLzmaProb *litProbs;
++
++  CLzmaProb isMatch[kNumStates][LZMA_NUM_PB_STATES_MAX];
++  CLzmaProb isRep[kNumStates];
++  CLzmaProb isRepG0[kNumStates];
++  CLzmaProb isRepG1[kNumStates];
++  CLzmaProb isRepG2[kNumStates];
++  CLzmaProb isRep0Long[kNumStates][LZMA_NUM_PB_STATES_MAX];
++
++  CLzmaProb posSlotEncoder[kNumLenToPosStates][1 << kNumPosSlotBits];
++  CLzmaProb posEncoders[kNumFullDistances - kEndPosModelIndex];
++  CLzmaProb posAlignEncoder[1 << kNumAlignBits];
++  
++  CLenPriceEnc lenEnc;
++  CLenPriceEnc repLenEnc;
++
++  UInt32 reps[LZMA_NUM_REPS];
++  UInt32 state;
++} CSaveState;
++
++typedef struct
++{
++  IMatchFinder matchFinder;
++  void *matchFinderObj;
++
++  #ifndef _7ZIP_ST
++  Bool mtMode;
++  CMatchFinderMt matchFinderMt;
++  #endif
++
++  CMatchFinder matchFinderBase;
++
++  #ifndef _7ZIP_ST
++  Byte pad[128];
++  #endif
++  
++  UInt32 optimumEndIndex;
++  UInt32 optimumCurrentIndex;
++
++  UInt32 longestMatchLength;
++  UInt32 numPairs;
++  UInt32 numAvail;
++  COptimal opt[kNumOpts];
++  
++  #ifndef LZMA_LOG_BSR
++  Byte g_FastPos[1 << kNumLogBits];
++  #endif
++
++  UInt32 ProbPrices[kBitModelTotal >> kNumMoveReducingBits];
++  UInt32 matches[LZMA_MATCH_LEN_MAX * 2 + 2 + 1];
++  UInt32 numFastBytes;
++  UInt32 additionalOffset;
++  UInt32 reps[LZMA_NUM_REPS];
++  UInt32 state;
++
++  UInt32 posSlotPrices[kNumLenToPosStates][kDistTableSizeMax];
++  UInt32 distancesPrices[kNumLenToPosStates][kNumFullDistances];
++  UInt32 alignPrices[kAlignTableSize];
++  UInt32 alignPriceCount;
++
++  UInt32 distTableSize;
++
++  unsigned lc, lp, pb;
++  unsigned lpMask, pbMask;
++
++  CLzmaProb *litProbs;
++
++  CLzmaProb isMatch[kNumStates][LZMA_NUM_PB_STATES_MAX];
++  CLzmaProb isRep[kNumStates];
++  CLzmaProb isRepG0[kNumStates];
++  CLzmaProb isRepG1[kNumStates];
++  CLzmaProb isRepG2[kNumStates];
++  CLzmaProb isRep0Long[kNumStates][LZMA_NUM_PB_STATES_MAX];
++
++  CLzmaProb posSlotEncoder[kNumLenToPosStates][1 << kNumPosSlotBits];
++  CLzmaProb posEncoders[kNumFullDistances - kEndPosModelIndex];
++  CLzmaProb posAlignEncoder[1 << kNumAlignBits];
++  
++  CLenPriceEnc lenEnc;
++  CLenPriceEnc repLenEnc;
++
++  unsigned lclp;
++
++  Bool fastMode;
++  
++  CRangeEnc rc;
++
++  Bool writeEndMark;
++  UInt64 nowPos64;
++  UInt32 matchPriceCount;
++  Bool finished;
++  Bool multiThread;
++
++  SRes result;
++  UInt32 dictSize;
++  UInt32 matchFinderCycles;
++
++  int needInit;
++
++  CSaveState saveState;
++} CLzmaEnc;
++
++void LzmaEnc_SaveState(CLzmaEncHandle pp)
++{
++  CLzmaEnc *p = (CLzmaEnc *)pp;
++  CSaveState *dest = &p->saveState;
++  int i;
++  dest->lenEnc = p->lenEnc;
++  dest->repLenEnc = p->repLenEnc;
++  dest->state = p->state;
++
++  for (i = 0; i < kNumStates; i++)
++  {
++    memcpy(dest->isMatch[i], p->isMatch[i], sizeof(p->isMatch[i]));
++    memcpy(dest->isRep0Long[i], p->isRep0Long[i], sizeof(p->isRep0Long[i]));
++  }
++  for (i = 0; i < kNumLenToPosStates; i++)
++    memcpy(dest->posSlotEncoder[i], p->posSlotEncoder[i], sizeof(p->posSlotEncoder[i]));
++  memcpy(dest->isRep, p->isRep, sizeof(p->isRep));
++  memcpy(dest->isRepG0, p->isRepG0, sizeof(p->isRepG0));
++  memcpy(dest->isRepG1, p->isRepG1, sizeof(p->isRepG1));
++  memcpy(dest->isRepG2, p->isRepG2, sizeof(p->isRepG2));
++  memcpy(dest->posEncoders, p->posEncoders, sizeof(p->posEncoders));
++  memcpy(dest->posAlignEncoder, p->posAlignEncoder, sizeof(p->posAlignEncoder));
++  memcpy(dest->reps, p->reps, sizeof(p->reps));
++  memcpy(dest->litProbs, p->litProbs, (0x300 << p->lclp) * sizeof(CLzmaProb));
++}
++
++void LzmaEnc_RestoreState(CLzmaEncHandle pp)
++{
++  CLzmaEnc *dest = (CLzmaEnc *)pp;
++  const CSaveState *p = &dest->saveState;
++  int i;
++  dest->lenEnc = p->lenEnc;
++  dest->repLenEnc = p->repLenEnc;
++  dest->state = p->state;
++
++  for (i = 0; i < kNumStates; i++)
++  {
++    memcpy(dest->isMatch[i], p->isMatch[i], sizeof(p->isMatch[i]));
++    memcpy(dest->isRep0Long[i], p->isRep0Long[i], sizeof(p->isRep0Long[i]));
++  }
++  for (i = 0; i < kNumLenToPosStates; i++)
++    memcpy(dest->posSlotEncoder[i], p->posSlotEncoder[i], sizeof(p->posSlotEncoder[i]));
++  memcpy(dest->isRep, p->isRep, sizeof(p->isRep));
++  memcpy(dest->isRepG0, p->isRepG0, sizeof(p->isRepG0));
++  memcpy(dest->isRepG1, p->isRepG1, sizeof(p->isRepG1));
++  memcpy(dest->isRepG2, p->isRepG2, sizeof(p->isRepG2));
++  memcpy(dest->posEncoders, p->posEncoders, sizeof(p->posEncoders));
++  memcpy(dest->posAlignEncoder, p->posAlignEncoder, sizeof(p->posAlignEncoder));
++  memcpy(dest->reps, p->reps, sizeof(p->reps));
++  memcpy(dest->litProbs, p->litProbs, (0x300 << dest->lclp) * sizeof(CLzmaProb));
++}
++
++SRes LzmaEnc_SetProps(CLzmaEncHandle pp, const CLzmaEncProps *props2)
++{
++  CLzmaEnc *p = (CLzmaEnc *)pp;
++  CLzmaEncProps props = *props2;
++  LzmaEncProps_Normalize(&props);
++
++  if (props.lc > LZMA_LC_MAX || props.lp > LZMA_LP_MAX || props.pb > LZMA_PB_MAX ||
++      props.dictSize > (1 << kDicLogSizeMaxCompress) || props.dictSize > (1 << 30))
++    return SZ_ERROR_PARAM;
++  p->dictSize = props.dictSize;
++  p->matchFinderCycles = props.mc;
++  {
++    unsigned fb = props.fb;
++    if (fb < 5)
++      fb = 5;
++    if (fb > LZMA_MATCH_LEN_MAX)
++      fb = LZMA_MATCH_LEN_MAX;
++    p->numFastBytes = fb;
++  }
++  p->lc = props.lc;
++  p->lp = props.lp;
++  p->pb = props.pb;
++  p->fastMode = (props.algo == 0);
++  p->matchFinderBase.btMode = props.btMode;
++  {
++    UInt32 numHashBytes = 4;
++    if (props.btMode)
++    {
++      if (props.numHashBytes < 2)
++        numHashBytes = 2;
++      else if (props.numHashBytes < 4)
++        numHashBytes = props.numHashBytes;
++    }
++    p->matchFinderBase.numHashBytes = numHashBytes;
++  }
++
++  p->matchFinderBase.cutValue = props.mc;
++
++  p->writeEndMark = props.writeEndMark;
++
++  #ifndef _7ZIP_ST
++  /*
++  if (newMultiThread != _multiThread)
++  {
++    ReleaseMatchFinder();
++    _multiThread = newMultiThread;
++  }
++  */
++  p->multiThread = (props.numThreads > 1);
++  #endif
++
++  return SZ_OK;
++}
++
++static const int kLiteralNextStates[kNumStates] = {0, 0, 0, 0, 1, 2, 3, 4,  5,  6,   4, 5};
++static const int kMatchNextStates[kNumStates]   = {7, 7, 7, 7, 7, 7, 7, 10, 10, 10, 10, 10};
++static const int kRepNextStates[kNumStates]     = {8, 8, 8, 8, 8, 8, 8, 11, 11, 11, 11, 11};
++static const int kShortRepNextStates[kNumStates]= {9, 9, 9, 9, 9, 9, 9, 11, 11, 11, 11, 11};
++
++#define IsCharState(s) ((s) < 7)
++
++#define GetLenToPosState(len) (((len) < kNumLenToPosStates + 1) ? (len) - 2 : kNumLenToPosStates - 1)
++
++#define kInfinityPrice (1 << 30)
++
++static void RangeEnc_Construct(CRangeEnc *p)
++{
++  p->outStream = 0;
++  p->bufBase = 0;
++}
++
++#define RangeEnc_GetProcessed(p) ((p)->processed + ((p)->buf - (p)->bufBase) + (p)->cacheSize)
++
++#define RC_BUF_SIZE (1 << 16)
++static int RangeEnc_Alloc(CRangeEnc *p, ISzAlloc *alloc)
++{
++  if (p->bufBase == 0)
++  {
++    p->bufBase = (Byte *)alloc->Alloc(alloc, RC_BUF_SIZE);
++    if (p->bufBase == 0)
++      return 0;
++    p->bufLim = p->bufBase + RC_BUF_SIZE;
++  }
++  return 1;
++}
++
++static void RangeEnc_Free(CRangeEnc *p, ISzAlloc *alloc)
++{
++  alloc->Free(alloc, p->bufBase);
++  p->bufBase = 0;
++}
++
++static void RangeEnc_Init(CRangeEnc *p)
++{
++  /* Stream.Init(); */
++  p->low = 0;
++  p->range = 0xFFFFFFFF;
++  p->cacheSize = 1;
++  p->cache = 0;
++
++  p->buf = p->bufBase;
++
++  p->processed = 0;
++  p->res = SZ_OK;
++}
++
++static void RangeEnc_FlushStream(CRangeEnc *p)
++{
++  size_t num;
++  if (p->res != SZ_OK)
++    return;
++  num = p->buf - p->bufBase;
++  if (num != p->outStream->Write(p->outStream, p->bufBase, num))
++    p->res = SZ_ERROR_WRITE;
++  p->processed += num;
++  p->buf = p->bufBase;
++}
++
++static void MY_FAST_CALL RangeEnc_ShiftLow(CRangeEnc *p)
++{
++  if ((UInt32)p->low < (UInt32)0xFF000000 || (int)(p->low >> 32) != 0)
++  {
++    Byte temp = p->cache;
++    do
++    {
++      Byte *buf = p->buf;
++      *buf++ = (Byte)(temp + (Byte)(p->low >> 32));
++      p->buf = buf;
++      if (buf == p->bufLim)
++        RangeEnc_FlushStream(p);
++      temp = 0xFF;
++    }
++    while (--p->cacheSize != 0);
++    p->cache = (Byte)((UInt32)p->low >> 24);
++  }
++  p->cacheSize++;
++  p->low = (UInt32)p->low << 8;
++}
++
++static void RangeEnc_FlushData(CRangeEnc *p)
++{
++  int i;
++  for (i = 0; i < 5; i++)
++    RangeEnc_ShiftLow(p);
++}
++
++static void RangeEnc_EncodeDirectBits(CRangeEnc *p, UInt32 value, int numBits)
++{
++  do
++  {
++    p->range >>= 1;
++    p->low += p->range & (0 - ((value >> --numBits) & 1));
++    if (p->range < kTopValue)
++    {
++      p->range <<= 8;
++      RangeEnc_ShiftLow(p);
++    }
++  }
++  while (numBits != 0);
++}
++
++static void RangeEnc_EncodeBit(CRangeEnc *p, CLzmaProb *prob, UInt32 symbol)
++{
++  UInt32 ttt = *prob;
++  UInt32 newBound = (p->range >> kNumBitModelTotalBits) * ttt;
++  if (symbol == 0)
++  {
++    p->range = newBound;
++    ttt += (kBitModelTotal - ttt) >> kNumMoveBits;
++  }
++  else
++  {
++    p->low += newBound;
++    p->range -= newBound;
++    ttt -= ttt >> kNumMoveBits;
++  }
++  *prob = (CLzmaProb)ttt;
++  if (p->range < kTopValue)
++  {
++    p->range <<= 8;
++    RangeEnc_ShiftLow(p);
++  }
++}
++
++static void LitEnc_Encode(CRangeEnc *p, CLzmaProb *probs, UInt32 symbol)
++{
++  symbol |= 0x100;
++  do
++  {
++    RangeEnc_EncodeBit(p, probs + (symbol >> 8), (symbol >> 7) & 1);
++    symbol <<= 1;
++  }
++  while (symbol < 0x10000);
++}
++
++static void LitEnc_EncodeMatched(CRangeEnc *p, CLzmaProb *probs, UInt32 symbol, UInt32 matchByte)
++{
++  UInt32 offs = 0x100;
++  symbol |= 0x100;
++  do
++  {
++    matchByte <<= 1;
++    RangeEnc_EncodeBit(p, probs + (offs + (matchByte & offs) + (symbol >> 8)), (symbol >> 7) & 1);
++    symbol <<= 1;
++    offs &= ~(matchByte ^ symbol);
++  }
++  while (symbol < 0x10000);
++}
++
++void LzmaEnc_InitPriceTables(UInt32 *ProbPrices)
++{
++  UInt32 i;
++  for (i = (1 << kNumMoveReducingBits) / 2; i < kBitModelTotal; i += (1 << kNumMoveReducingBits))
++  {
++    const int kCyclesBits = kNumBitPriceShiftBits;
++    UInt32 w = i;
++    UInt32 bitCount = 0;
++    int j;
++    for (j = 0; j < kCyclesBits; j++)
++    {
++      w = w * w;
++      bitCount <<= 1;
++      while (w >= ((UInt32)1 << 16))
++      {
++        w >>= 1;
++        bitCount++;
++      }
++    }
++    ProbPrices[i >> kNumMoveReducingBits] = ((kNumBitModelTotalBits << kCyclesBits) - 15 - bitCount);
++  }
++}
++
++
++#define GET_PRICE(prob, symbol) \
++  p->ProbPrices[((prob) ^ (((-(int)(symbol))) & (kBitModelTotal - 1))) >> kNumMoveReducingBits];
++
++#define GET_PRICEa(prob, symbol) \
++  ProbPrices[((prob) ^ ((-((int)(symbol))) & (kBitModelTotal - 1))) >> kNumMoveReducingBits];
++
++#define GET_PRICE_0(prob) p->ProbPrices[(prob) >> kNumMoveReducingBits]
++#define GET_PRICE_1(prob) p->ProbPrices[((prob) ^ (kBitModelTotal - 1)) >> kNumMoveReducingBits]
++
++#define GET_PRICE_0a(prob) ProbPrices[(prob) >> kNumMoveReducingBits]
++#define GET_PRICE_1a(prob) ProbPrices[((prob) ^ (kBitModelTotal - 1)) >> kNumMoveReducingBits]
++
++static UInt32 LitEnc_GetPrice(const CLzmaProb *probs, UInt32 symbol, UInt32 *ProbPrices)
++{
++  UInt32 price = 0;
++  symbol |= 0x100;
++  do
++  {
++    price += GET_PRICEa(probs[symbol >> 8], (symbol >> 7) & 1);
++    symbol <<= 1;
++  }
++  while (symbol < 0x10000);
++  return price;
++}
++
++static UInt32 LitEnc_GetPriceMatched(const CLzmaProb *probs, UInt32 symbol, UInt32 matchByte, UInt32 *ProbPrices)
++{
++  UInt32 price = 0;
++  UInt32 offs = 0x100;
++  symbol |= 0x100;
++  do
++  {
++    matchByte <<= 1;
++    price += GET_PRICEa(probs[offs + (matchByte & offs) + (symbol >> 8)], (symbol >> 7) & 1);
++    symbol <<= 1;
++    offs &= ~(matchByte ^ symbol);
++  }
++  while (symbol < 0x10000);
++  return price;
++}
++
++
++static void RcTree_Encode(CRangeEnc *rc, CLzmaProb *probs, int numBitLevels, UInt32 symbol)
++{
++  UInt32 m = 1;
++  int i;
++  for (i = numBitLevels; i != 0;)
++  {
++    UInt32 bit;
++    i--;
++    bit = (symbol >> i) & 1;
++    RangeEnc_EncodeBit(rc, probs + m, bit);
++    m = (m << 1) | bit;
++  }
++}
++
++static void RcTree_ReverseEncode(CRangeEnc *rc, CLzmaProb *probs, int numBitLevels, UInt32 symbol)
++{
++  UInt32 m = 1;
++  int i;
++  for (i = 0; i < numBitLevels; i++)
++  {
++    UInt32 bit = symbol & 1;
++    RangeEnc_EncodeBit(rc, probs + m, bit);
++    m = (m << 1) | bit;
++    symbol >>= 1;
++  }
++}
++
++static UInt32 RcTree_GetPrice(const CLzmaProb *probs, int numBitLevels, UInt32 symbol, UInt32 *ProbPrices)
++{
++  UInt32 price = 0;
++  symbol |= (1 << numBitLevels);
++  while (symbol != 1)
++  {
++    price += GET_PRICEa(probs[symbol >> 1], symbol & 1);
++    symbol >>= 1;
++  }
++  return price;
++}
++
++static UInt32 RcTree_ReverseGetPrice(const CLzmaProb *probs, int numBitLevels, UInt32 symbol, UInt32 *ProbPrices)
++{
++  UInt32 price = 0;
++  UInt32 m = 1;
++  int i;
++  for (i = numBitLevels; i != 0; i--)
++  {
++    UInt32 bit = symbol & 1;
++    symbol >>= 1;
++    price += GET_PRICEa(probs[m], bit);
++    m = (m << 1) | bit;
++  }
++  return price;
++}
++
++
++static void LenEnc_Init(CLenEnc *p)
++{
++  unsigned i;
++  p->choice = p->choice2 = kProbInitValue;
++  for (i = 0; i < (LZMA_NUM_PB_STATES_MAX << kLenNumLowBits); i++)
++    p->low[i] = kProbInitValue;
++  for (i = 0; i < (LZMA_NUM_PB_STATES_MAX << kLenNumMidBits); i++)
++    p->mid[i] = kProbInitValue;
++  for (i = 0; i < kLenNumHighSymbols; i++)
++    p->high[i] = kProbInitValue;
++}
++
++static void LenEnc_Encode(CLenEnc *p, CRangeEnc *rc, UInt32 symbol, UInt32 posState)
++{
++  if (symbol < kLenNumLowSymbols)
++  {
++    RangeEnc_EncodeBit(rc, &p->choice, 0);
++    RcTree_Encode(rc, p->low + (posState << kLenNumLowBits), kLenNumLowBits, symbol);
++  }
++  else
++  {
++    RangeEnc_EncodeBit(rc, &p->choice, 1);
++    if (symbol < kLenNumLowSymbols + kLenNumMidSymbols)
++    {
++      RangeEnc_EncodeBit(rc, &p->choice2, 0);
++      RcTree_Encode(rc, p->mid + (posState << kLenNumMidBits), kLenNumMidBits, symbol - kLenNumLowSymbols);
++    }
++    else
++    {
++      RangeEnc_EncodeBit(rc, &p->choice2, 1);
++      RcTree_Encode(rc, p->high, kLenNumHighBits, symbol - kLenNumLowSymbols - kLenNumMidSymbols);
++    }
++  }
++}
++
++static void LenEnc_SetPrices(CLenEnc *p, UInt32 posState, UInt32 numSymbols, UInt32 *prices, UInt32 *ProbPrices)
++{
++  UInt32 a0 = GET_PRICE_0a(p->choice);
++  UInt32 a1 = GET_PRICE_1a(p->choice);
++  UInt32 b0 = a1 + GET_PRICE_0a(p->choice2);
++  UInt32 b1 = a1 + GET_PRICE_1a(p->choice2);
++  UInt32 i = 0;
++  for (i = 0; i < kLenNumLowSymbols; i++)
++  {
++    if (i >= numSymbols)
++      return;
++    prices[i] = a0 + RcTree_GetPrice(p->low + (posState << kLenNumLowBits), kLenNumLowBits, i, ProbPrices);
++  }
++  for (; i < kLenNumLowSymbols + kLenNumMidSymbols; i++)
++  {
++    if (i >= numSymbols)
++      return;
++    prices[i] = b0 + RcTree_GetPrice(p->mid + (posState << kLenNumMidBits), kLenNumMidBits, i - kLenNumLowSymbols, ProbPrices);
++  }
++  for (; i < numSymbols; i++)
++    prices[i] = b1 + RcTree_GetPrice(p->high, kLenNumHighBits, i - kLenNumLowSymbols - kLenNumMidSymbols, ProbPrices);
++}
++
++static void MY_FAST_CALL LenPriceEnc_UpdateTable(CLenPriceEnc *p, UInt32 posState, UInt32 *ProbPrices)
++{
++  LenEnc_SetPrices(&p->p, posState, p->tableSize, p->prices[posState], ProbPrices);
++  p->counters[posState] = p->tableSize;
++}
++
++static void LenPriceEnc_UpdateTables(CLenPriceEnc *p, UInt32 numPosStates, UInt32 *ProbPrices)
++{
++  UInt32 posState;
++  for (posState = 0; posState < numPosStates; posState++)
++    LenPriceEnc_UpdateTable(p, posState, ProbPrices);
++}
++
++static void LenEnc_Encode2(CLenPriceEnc *p, CRangeEnc *rc, UInt32 symbol, UInt32 posState, Bool updatePrice, UInt32 *ProbPrices)
++{
++  LenEnc_Encode(&p->p, rc, symbol, posState);
++  if (updatePrice)
++    if (--p->counters[posState] == 0)
++      LenPriceEnc_UpdateTable(p, posState, ProbPrices);
++}
++
++
++
++
++static void MovePos(CLzmaEnc *p, UInt32 num)
++{
++  #ifdef SHOW_STAT
++  ttt += num;
++  printf("\n MovePos %d", num);
++  #endif
++  if (num != 0)
++  {
++    p->additionalOffset += num;
++    p->matchFinder.Skip(p->matchFinderObj, num);
++  }
++}
++
++static UInt32 ReadMatchDistances(CLzmaEnc *p, UInt32 *numDistancePairsRes)
++{
++  UInt32 lenRes = 0, numPairs;
++  p->numAvail = p->matchFinder.GetNumAvailableBytes(p->matchFinderObj);
++  numPairs = p->matchFinder.GetMatches(p->matchFinderObj, p->matches);
++  #ifdef SHOW_STAT
++  printf("\n i = %d numPairs = %d    ", ttt, numPairs / 2);
++  ttt++;
++  {
++    UInt32 i;
++    for (i = 0; i < numPairs; i += 2)
++      printf("%2d %6d   | ", p->matches[i], p->matches[i + 1]);
++  }
++  #endif
++  if (numPairs > 0)
++  {
++    lenRes = p->matches[numPairs - 2];
++    if (lenRes == p->numFastBytes)
++    {
++      const Byte *pby = p->matchFinder.GetPointerToCurrentPos(p->matchFinderObj) - 1;
++      UInt32 distance = p->matches[numPairs - 1] + 1;
++      UInt32 numAvail = p->numAvail;
++      if (numAvail > LZMA_MATCH_LEN_MAX)
++        numAvail = LZMA_MATCH_LEN_MAX;
++      {
++        const Byte *pby2 = pby - distance;
++        for (; lenRes < numAvail && pby[lenRes] == pby2[lenRes]; lenRes++);
++      }
++    }
++  }
++  p->additionalOffset++;
++  *numDistancePairsRes = numPairs;
++  return lenRes;
++}
++
++
++#define MakeAsChar(p) (p)->backPrev = (UInt32)(-1); (p)->prev1IsChar = False;
++#define MakeAsShortRep(p) (p)->backPrev = 0; (p)->prev1IsChar = False;
++#define IsShortRep(p) ((p)->backPrev == 0)
++
++static UInt32 GetRepLen1Price(CLzmaEnc *p, UInt32 state, UInt32 posState)
++{
++  return
++    GET_PRICE_0(p->isRepG0[state]) +
++    GET_PRICE_0(p->isRep0Long[state][posState]);
++}
++
++static UInt32 GetPureRepPrice(CLzmaEnc *p, UInt32 repIndex, UInt32 state, UInt32 posState)
++{
++  UInt32 price;
++  if (repIndex == 0)
++  {
++    price = GET_PRICE_0(p->isRepG0[state]);
++    price += GET_PRICE_1(p->isRep0Long[state][posState]);
++  }
++  else
++  {
++    price = GET_PRICE_1(p->isRepG0[state]);
++    if (repIndex == 1)
++      price += GET_PRICE_0(p->isRepG1[state]);
++    else
++    {
++      price += GET_PRICE_1(p->isRepG1[state]);
++      price += GET_PRICE(p->isRepG2[state], repIndex - 2);
++    }
++  }
++  return price;
++}
++
++static UInt32 GetRepPrice(CLzmaEnc *p, UInt32 repIndex, UInt32 len, UInt32 state, UInt32 posState)
++{
++  return p->repLenEnc.prices[posState][len - LZMA_MATCH_LEN_MIN] +
++    GetPureRepPrice(p, repIndex, state, posState);
++}
++
++static UInt32 Backward(CLzmaEnc *p, UInt32 *backRes, UInt32 cur)
++{
++  UInt32 posMem = p->opt[cur].posPrev;
++  UInt32 backMem = p->opt[cur].backPrev;
++  p->optimumEndIndex = cur;
++  do
++  {
++    if (p->opt[cur].prev1IsChar)
++    {
++      MakeAsChar(&p->opt[posMem])
++      p->opt[posMem].posPrev = posMem - 1;
++      if (p->opt[cur].prev2)
++      {
++        p->opt[posMem - 1].prev1IsChar = False;
++        p->opt[posMem - 1].posPrev = p->opt[cur].posPrev2;
++        p->opt[posMem - 1].backPrev = p->opt[cur].backPrev2;
++      }
++    }
++    {
++      UInt32 posPrev = posMem;
++      UInt32 backCur = backMem;
++      
++      backMem = p->opt[posPrev].backPrev;
++      posMem = p->opt[posPrev].posPrev;
++      
++      p->opt[posPrev].backPrev = backCur;
++      p->opt[posPrev].posPrev = cur;
++      cur = posPrev;
++    }
++  }
++  while (cur != 0);
++  *backRes = p->opt[0].backPrev;
++  p->optimumCurrentIndex  = p->opt[0].posPrev;
++  return p->optimumCurrentIndex;
++}
++
++#define LIT_PROBS(pos, prevByte) (p->litProbs + ((((pos) & p->lpMask) << p->lc) + ((prevByte) >> (8 - p->lc))) * 0x300)
++
++static UInt32 GetOptimum(CLzmaEnc *p, UInt32 position, UInt32 *backRes)
++{
++  UInt32 numAvail, mainLen, numPairs, repMaxIndex, i, posState, lenEnd, len, cur;
++  UInt32 matchPrice, repMatchPrice, normalMatchPrice;
++  UInt32 reps[LZMA_NUM_REPS], repLens[LZMA_NUM_REPS];
++  UInt32 *matches;
++  const Byte *data;
++  Byte curByte, matchByte;
++  if (p->optimumEndIndex != p->optimumCurrentIndex)
++  {
++    const COptimal *opt = &p->opt[p->optimumCurrentIndex];
++    UInt32 lenRes = opt->posPrev - p->optimumCurrentIndex;
++    *backRes = opt->backPrev;
++    p->optimumCurrentIndex = opt->posPrev;
++    return lenRes;
++  }
++  p->optimumCurrentIndex = p->optimumEndIndex = 0;
++  
++  if (p->additionalOffset == 0)
++    mainLen = ReadMatchDistances(p, &numPairs);
++  else
++  {
++    mainLen = p->longestMatchLength;
++    numPairs = p->numPairs;
++  }
++
++  numAvail = p->numAvail;
++  if (numAvail < 2)
++  {
++    *backRes = (UInt32)(-1);
++    return 1;
++  }
++  if (numAvail > LZMA_MATCH_LEN_MAX)
++    numAvail = LZMA_MATCH_LEN_MAX;
++
++  data = p->matchFinder.GetPointerToCurrentPos(p->matchFinderObj) - 1;
++  repMaxIndex = 0;
++  for (i = 0; i < LZMA_NUM_REPS; i++)
++  {
++    UInt32 lenTest;
++    const Byte *data2;
++    reps[i] = p->reps[i];
++    data2 = data - (reps[i] + 1);
++    if (data[0] != data2[0] || data[1] != data2[1])
++    {
++      repLens[i] = 0;
++      continue;
++    }
++    for (lenTest = 2; lenTest < numAvail && data[lenTest] == data2[lenTest]; lenTest++);
++    repLens[i] = lenTest;
++    if (lenTest > repLens[repMaxIndex])
++      repMaxIndex = i;
++  }
++  if (repLens[repMaxIndex] >= p->numFastBytes)
++  {
++    UInt32 lenRes;
++    *backRes = repMaxIndex;
++    lenRes = repLens[repMaxIndex];
++    MovePos(p, lenRes - 1);
++    return lenRes;
++  }
++
++  matches = p->matches;
++  if (mainLen >= p->numFastBytes)
++  {
++    *backRes = matches[numPairs - 1] + LZMA_NUM_REPS;
++    MovePos(p, mainLen - 1);
++    return mainLen;
++  }
++  curByte = *data;
++  matchByte = *(data - (reps[0] + 1));
++
++  if (mainLen < 2 && curByte != matchByte && repLens[repMaxIndex] < 2)
++  {
++    *backRes = (UInt32)-1;
++    return 1;
++  }
++
++  p->opt[0].state = (CState)p->state;
++
++  posState = (position & p->pbMask);
++
++  {
++    const CLzmaProb *probs = LIT_PROBS(position, *(data - 1));
++    p->opt[1].price = GET_PRICE_0(p->isMatch[p->state][posState]) +
++        (!IsCharState(p->state) ?
++          LitEnc_GetPriceMatched(probs, curByte, matchByte, p->ProbPrices) :
++          LitEnc_GetPrice(probs, curByte, p->ProbPrices));
++  }
++
++  MakeAsChar(&p->opt[1]);
++
++  matchPrice = GET_PRICE_1(p->isMatch[p->state][posState]);
++  repMatchPrice = matchPrice + GET_PRICE_1(p->isRep[p->state]);
++
++  if (matchByte == curByte)
++  {
++    UInt32 shortRepPrice = repMatchPrice + GetRepLen1Price(p, p->state, posState);
++    if (shortRepPrice < p->opt[1].price)
++    {
++      p->opt[1].price = shortRepPrice;
++      MakeAsShortRep(&p->opt[1]);
++    }
++  }
++  lenEnd = ((mainLen >= repLens[repMaxIndex]) ? mainLen : repLens[repMaxIndex]);
++
++  if (lenEnd < 2)
++  {
++    *backRes = p->opt[1].backPrev;
++    return 1;
++  }
++
++  p->opt[1].posPrev = 0;
++  for (i = 0; i < LZMA_NUM_REPS; i++)
++    p->opt[0].backs[i] = reps[i];
++
++  len = lenEnd;
++  do
++    p->opt[len--].price = kInfinityPrice;
++  while (len >= 2);
++
++  for (i = 0; i < LZMA_NUM_REPS; i++)
++  {
++    UInt32 repLen = repLens[i];
++    UInt32 price;
++    if (repLen < 2)
++      continue;
++    price = repMatchPrice + GetPureRepPrice(p, i, p->state, posState);
++    do
++    {
++      UInt32 curAndLenPrice = price + p->repLenEnc.prices[posState][repLen - 2];
++      COptimal *opt = &p->opt[repLen];
++      if (curAndLenPrice < opt->price)
++      {
++        opt->price = curAndLenPrice;
++        opt->posPrev = 0;
++        opt->backPrev = i;
++        opt->prev1IsChar = False;
++      }
++    }
++    while (--repLen >= 2);
++  }
++
++  normalMatchPrice = matchPrice + GET_PRICE_0(p->isRep[p->state]);
++
++  len = ((repLens[0] >= 2) ? repLens[0] + 1 : 2);
++  if (len <= mainLen)
++  {
++    UInt32 offs = 0;
++    while (len > matches[offs])
++      offs += 2;
++    for (; ; len++)
++    {
++      COptimal *opt;
++      UInt32 distance = matches[offs + 1];
++
++      UInt32 curAndLenPrice = normalMatchPrice + p->lenEnc.prices[posState][len - LZMA_MATCH_LEN_MIN];
++      UInt32 lenToPosState = GetLenToPosState(len);
++      if (distance < kNumFullDistances)
++        curAndLenPrice += p->distancesPrices[lenToPosState][distance];
++      else
++      {
++        UInt32 slot;
++        GetPosSlot2(distance, slot);
++        curAndLenPrice += p->alignPrices[distance & kAlignMask] + p->posSlotPrices[lenToPosState][slot];
++      }
++      opt = &p->opt[len];
++      if (curAndLenPrice < opt->price)
++      {
++        opt->price = curAndLenPrice;
++        opt->posPrev = 0;
++        opt->backPrev = distance + LZMA_NUM_REPS;
++        opt->prev1IsChar = False;
++      }
++      if (len == matches[offs])
++      {
++        offs += 2;
++        if (offs == numPairs)
++          break;
++      }
++    }
++  }
++
++  cur = 0;
++
++    #ifdef SHOW_STAT2
++    if (position >= 0)
++    {
++      unsigned i;
++      printf("\n pos = %4X", position);
++      for (i = cur; i <= lenEnd; i++)
++      printf("\nprice[%4X] = %d", position - cur + i, p->opt[i].price);
++    }
++    #endif
++
++  for (;;)
++  {
++    UInt32 numAvailFull, newLen, numPairs, posPrev, state, posState, startLen;
++    UInt32 curPrice, curAnd1Price, matchPrice, repMatchPrice;
++    Bool nextIsChar;
++    Byte curByte, matchByte;
++    const Byte *data;
++    COptimal *curOpt;
++    COptimal *nextOpt;
++
++    cur++;
++    if (cur == lenEnd)
++      return Backward(p, backRes, cur);
++
++    newLen = ReadMatchDistances(p, &numPairs);
++    if (newLen >= p->numFastBytes)
++    {
++      p->numPairs = numPairs;
++      p->longestMatchLength = newLen;
++      return Backward(p, backRes, cur);
++    }
++    position++;
++    curOpt = &p->opt[cur];
++    posPrev = curOpt->posPrev;
++    if (curOpt->prev1IsChar)
++    {
++      posPrev--;
++      if (curOpt->prev2)
++      {
++        state = p->opt[curOpt->posPrev2].state;
++        if (curOpt->backPrev2 < LZMA_NUM_REPS)
++          state = kRepNextStates[state];
++        else
++          state = kMatchNextStates[state];
++      }
++      else
++        state = p->opt[posPrev].state;
++      state = kLiteralNextStates[state];
++    }
++    else
++      state = p->opt[posPrev].state;
++    if (posPrev == cur - 1)
++    {
++      if (IsShortRep(curOpt))
++        state = kShortRepNextStates[state];
++      else
++        state = kLiteralNextStates[state];
++    }
++    else
++    {
++      UInt32 pos;
++      const COptimal *prevOpt;
++      if (curOpt->prev1IsChar && curOpt->prev2)
++      {
++        posPrev = curOpt->posPrev2;
++        pos = curOpt->backPrev2;
++        state = kRepNextStates[state];
++      }
++      else
++      {
++        pos = curOpt->backPrev;
++        if (pos < LZMA_NUM_REPS)
++          state = kRepNextStates[state];
++        else
++          state = kMatchNextStates[state];
++      }
++      prevOpt = &p->opt[posPrev];
++      if (pos < LZMA_NUM_REPS)
++      {
++        UInt32 i;
++        reps[0] = prevOpt->backs[pos];
++        for (i = 1; i <= pos; i++)
++          reps[i] = prevOpt->backs[i - 1];
++        for (; i < LZMA_NUM_REPS; i++)
++          reps[i] = prevOpt->backs[i];
++      }
++      else
++      {
++        UInt32 i;
++        reps[0] = (pos - LZMA_NUM_REPS);
++        for (i = 1; i < LZMA_NUM_REPS; i++)
++          reps[i] = prevOpt->backs[i - 1];
++      }
++    }
++    curOpt->state = (CState)state;
++
++    curOpt->backs[0] = reps[0];
++    curOpt->backs[1] = reps[1];
++    curOpt->backs[2] = reps[2];
++    curOpt->backs[3] = reps[3];
++
++    curPrice = curOpt->price;
++    nextIsChar = False;
++    data = p->matchFinder.GetPointerToCurrentPos(p->matchFinderObj) - 1;
++    curByte = *data;
++    matchByte = *(data - (reps[0] + 1));
++
++    posState = (position & p->pbMask);
++
++    curAnd1Price = curPrice + GET_PRICE_0(p->isMatch[state][posState]);
++    {
++      const CLzmaProb *probs = LIT_PROBS(position, *(data - 1));
++      curAnd1Price +=
++        (!IsCharState(state) ?
++          LitEnc_GetPriceMatched(probs, curByte, matchByte, p->ProbPrices) :
++          LitEnc_GetPrice(probs, curByte, p->ProbPrices));
++    }
++
++    nextOpt = &p->opt[cur + 1];
++
++    if (curAnd1Price < nextOpt->price)
++    {
++      nextOpt->price = curAnd1Price;
++      nextOpt->posPrev = cur;
++      MakeAsChar(nextOpt);
++      nextIsChar = True;
++    }
++
++    matchPrice = curPrice + GET_PRICE_1(p->isMatch[state][posState]);
++    repMatchPrice = matchPrice + GET_PRICE_1(p->isRep[state]);
++    
++    if (matchByte == curByte && !(nextOpt->posPrev < cur && nextOpt->backPrev == 0))
++    {
++      UInt32 shortRepPrice = repMatchPrice + GetRepLen1Price(p, state, posState);
++      if (shortRepPrice <= nextOpt->price)
++      {
++        nextOpt->price = shortRepPrice;
++        nextOpt->posPrev = cur;
++        MakeAsShortRep(nextOpt);
++        nextIsChar = True;
++      }
++    }
++    numAvailFull = p->numAvail;
++    {
++      UInt32 temp = kNumOpts - 1 - cur;
++      if (temp < numAvailFull)
++        numAvailFull = temp;
++    }
++
++    if (numAvailFull < 2)
++      continue;
++    numAvail = (numAvailFull <= p->numFastBytes ? numAvailFull : p->numFastBytes);
++
++    if (!nextIsChar && matchByte != curByte) /* speed optimization */
++    {
++      /* try Literal + rep0 */
++      UInt32 temp;
++      UInt32 lenTest2;
++      const Byte *data2 = data - (reps[0] + 1);
++      UInt32 limit = p->numFastBytes + 1;
++      if (limit > numAvailFull)
++        limit = numAvailFull;
++
++      for (temp = 1; temp < limit && data[temp] == data2[temp]; temp++);
++      lenTest2 = temp - 1;
++      if (lenTest2 >= 2)
++      {
++        UInt32 state2 = kLiteralNextStates[state];
++        UInt32 posStateNext = (position + 1) & p->pbMask;
++        UInt32 nextRepMatchPrice = curAnd1Price +
++            GET_PRICE_1(p->isMatch[state2][posStateNext]) +
++            GET_PRICE_1(p->isRep[state2]);
++        /* for (; lenTest2 >= 2; lenTest2--) */
++        {
++          UInt32 curAndLenPrice;
++          COptimal *opt;
++          UInt32 offset = cur + 1 + lenTest2;
++          while (lenEnd < offset)
++            p->opt[++lenEnd].price = kInfinityPrice;
++          curAndLenPrice = nextRepMatchPrice + GetRepPrice(p, 0, lenTest2, state2, posStateNext);
++          opt = &p->opt[offset];
++          if (curAndLenPrice < opt->price)
++          {
++            opt->price = curAndLenPrice;
++            opt->posPrev = cur + 1;
++            opt->backPrev = 0;
++            opt->prev1IsChar = True;
++            opt->prev2 = False;
++          }
++        }
++      }
++    }
++    
++    startLen = 2; /* speed optimization */
++    {
++    UInt32 repIndex;
++    for (repIndex = 0; repIndex < LZMA_NUM_REPS; repIndex++)
++    {
++      UInt32 lenTest;
++      UInt32 lenTestTemp;
++      UInt32 price;
++      const Byte *data2 = data - (reps[repIndex] + 1);
++      if (data[0] != data2[0] || data[1] != data2[1])
++        continue;
++      for (lenTest = 2; lenTest < numAvail && data[lenTest] == data2[lenTest]; lenTest++);
++      while (lenEnd < cur + lenTest)
++        p->opt[++lenEnd].price = kInfinityPrice;
++      lenTestTemp = lenTest;
++      price = repMatchPrice + GetPureRepPrice(p, repIndex, state, posState);
++      do
++      {
++        UInt32 curAndLenPrice = price + p->repLenEnc.prices[posState][lenTest - 2];
++        COptimal *opt = &p->opt[cur + lenTest];
++        if (curAndLenPrice < opt->price)
++        {
++          opt->price = curAndLenPrice;
++          opt->posPrev = cur;
++          opt->backPrev = repIndex;
++          opt->prev1IsChar = False;
++        }
++      }
++      while (--lenTest >= 2);
++      lenTest = lenTestTemp;
++      
++      if (repIndex == 0)
++        startLen = lenTest + 1;
++        
++      /* if (_maxMode) */
++        {
++          UInt32 lenTest2 = lenTest + 1;
++          UInt32 limit = lenTest2 + p->numFastBytes;
++          UInt32 nextRepMatchPrice;
++          if (limit > numAvailFull)
++            limit = numAvailFull;
++          for (; lenTest2 < limit && data[lenTest2] == data2[lenTest2]; lenTest2++);
++          lenTest2 -= lenTest + 1;
++          if (lenTest2 >= 2)
++          {
++            UInt32 state2 = kRepNextStates[state];
++            UInt32 posStateNext = (position + lenTest) & p->pbMask;
++            UInt32 curAndLenCharPrice =
++                price + p->repLenEnc.prices[posState][lenTest - 2] +
++                GET_PRICE_0(p->isMatch[state2][posStateNext]) +
++                LitEnc_GetPriceMatched(LIT_PROBS(position + lenTest, data[lenTest - 1]),
++                    data[lenTest], data2[lenTest], p->ProbPrices);
++            state2 = kLiteralNextStates[state2];
++            posStateNext = (position + lenTest + 1) & p->pbMask;
++            nextRepMatchPrice = curAndLenCharPrice +
++                GET_PRICE_1(p->isMatch[state2][posStateNext]) +
++                GET_PRICE_1(p->isRep[state2]);
++            
++            /* for (; lenTest2 >= 2; lenTest2--) */
++            {
++              UInt32 curAndLenPrice;
++              COptimal *opt;
++              UInt32 offset = cur + lenTest + 1 + lenTest2;
++              while (lenEnd < offset)
++                p->opt[++lenEnd].price = kInfinityPrice;
++              curAndLenPrice = nextRepMatchPrice + GetRepPrice(p, 0, lenTest2, state2, posStateNext);
++              opt = &p->opt[offset];
++              if (curAndLenPrice < opt->price)
++              {
++                opt->price = curAndLenPrice;
++                opt->posPrev = cur + lenTest + 1;
++                opt->backPrev = 0;
++                opt->prev1IsChar = True;
++                opt->prev2 = True;
++                opt->posPrev2 = cur;
++                opt->backPrev2 = repIndex;
++              }
++            }
++          }
++        }
++    }
++    }
++    /* for (UInt32 lenTest = 2; lenTest <= newLen; lenTest++) */
++    if (newLen > numAvail)
++    {
++      newLen = numAvail;
++      for (numPairs = 0; newLen > matches[numPairs]; numPairs += 2);
++      matches[numPairs] = newLen;
++      numPairs += 2;
++    }
++    if (newLen >= startLen)
++    {
++      UInt32 normalMatchPrice = matchPrice + GET_PRICE_0(p->isRep[state]);
++      UInt32 offs, curBack, posSlot;
++      UInt32 lenTest;
++      while (lenEnd < cur + newLen)
++        p->opt[++lenEnd].price = kInfinityPrice;
++
++      offs = 0;
++      while (startLen > matches[offs])
++        offs += 2;
++      curBack = matches[offs + 1];
++      GetPosSlot2(curBack, posSlot);
++      for (lenTest = /*2*/ startLen; ; lenTest++)
++      {
++        UInt32 curAndLenPrice = normalMatchPrice + p->lenEnc.prices[posState][lenTest - LZMA_MATCH_LEN_MIN];
++        UInt32 lenToPosState = GetLenToPosState(lenTest);
++        COptimal *opt;
++        if (curBack < kNumFullDistances)
++          curAndLenPrice += p->distancesPrices[lenToPosState][curBack];
++        else
++          curAndLenPrice += p->posSlotPrices[lenToPosState][posSlot] + p->alignPrices[curBack & kAlignMask];
++        
++        opt = &p->opt[cur + lenTest];
++        if (curAndLenPrice < opt->price)
++        {
++          opt->price = curAndLenPrice;
++          opt->posPrev = cur;
++          opt->backPrev = curBack + LZMA_NUM_REPS;
++          opt->prev1IsChar = False;
++        }
++
++        if (/*_maxMode && */lenTest == matches[offs])
++        {
++          /* Try Match + Literal + Rep0 */
++          const Byte *data2 = data - (curBack + 1);
++          UInt32 lenTest2 = lenTest + 1;
++          UInt32 limit = lenTest2 + p->numFastBytes;
++          UInt32 nextRepMatchPrice;
++          if (limit > numAvailFull)
++            limit = numAvailFull;
++          for (; lenTest2 < limit && data[lenTest2] == data2[lenTest2]; lenTest2++);
++          lenTest2 -= lenTest + 1;
++          if (lenTest2 >= 2)
++          {
++            UInt32 state2 = kMatchNextStates[state];
++            UInt32 posStateNext = (position + lenTest) & p->pbMask;
++            UInt32 curAndLenCharPrice = curAndLenPrice +
++                GET_PRICE_0(p->isMatch[state2][posStateNext]) +
++                LitEnc_GetPriceMatched(LIT_PROBS(position + lenTest, data[lenTest - 1]),
++                    data[lenTest], data2[lenTest], p->ProbPrices);
++            state2 = kLiteralNextStates[state2];
++            posStateNext = (posStateNext + 1) & p->pbMask;
++            nextRepMatchPrice = curAndLenCharPrice +
++                GET_PRICE_1(p->isMatch[state2][posStateNext]) +
++                GET_PRICE_1(p->isRep[state2]);
++            
++            /* for (; lenTest2 >= 2; lenTest2--) */
++            {
++              UInt32 offset = cur + lenTest + 1 + lenTest2;
++              UInt32 curAndLenPrice;
++              COptimal *opt;
++              while (lenEnd < offset)
++                p->opt[++lenEnd].price = kInfinityPrice;
++              curAndLenPrice = nextRepMatchPrice + GetRepPrice(p, 0, lenTest2, state2, posStateNext);
++              opt = &p->opt[offset];
++              if (curAndLenPrice < opt->price)
++              {
++                opt->price = curAndLenPrice;
++                opt->posPrev = cur + lenTest + 1;
++                opt->backPrev = 0;
++                opt->prev1IsChar = True;
++                opt->prev2 = True;
++                opt->posPrev2 = cur;
++                opt->backPrev2 = curBack + LZMA_NUM_REPS;
++              }
++            }
++          }
++          offs += 2;
++          if (offs == numPairs)
++            break;
++          curBack = matches[offs + 1];
++          if (curBack >= kNumFullDistances)
++            GetPosSlot2(curBack, posSlot);
++        }
++      }
++    }
++  }
++}
++
++#define ChangePair(smallDist, bigDist) (((bigDist) >> 7) > (smallDist))
++
++static UInt32 GetOptimumFast(CLzmaEnc *p, UInt32 *backRes)
++{
++  UInt32 numAvail, mainLen, mainDist, numPairs, repIndex, repLen, i;
++  const Byte *data;
++  const UInt32 *matches;
++
++  if (p->additionalOffset == 0)
++    mainLen = ReadMatchDistances(p, &numPairs);
++  else
++  {
++    mainLen = p->longestMatchLength;
++    numPairs = p->numPairs;
++  }
++
++  numAvail = p->numAvail;
++  *backRes = (UInt32)-1;
++  if (numAvail < 2)
++    return 1;
++  if (numAvail > LZMA_MATCH_LEN_MAX)
++    numAvail = LZMA_MATCH_LEN_MAX;
++  data = p->matchFinder.GetPointerToCurrentPos(p->matchFinderObj) - 1;
++
++  repLen = repIndex = 0;
++  for (i = 0; i < LZMA_NUM_REPS; i++)
++  {
++    UInt32 len;
++    const Byte *data2 = data - (p->reps[i] + 1);
++    if (data[0] != data2[0] || data[1] != data2[1])
++      continue;
++    for (len = 2; len < numAvail && data[len] == data2[len]; len++);
++    if (len >= p->numFastBytes)
++    {
++      *backRes = i;
++      MovePos(p, len - 1);
++      return len;
++    }
++    if (len > repLen)
++    {
++      repIndex = i;
++      repLen = len;
++    }
++  }
++
++  matches = p->matches;
++  if (mainLen >= p->numFastBytes)
++  {
++    *backRes = matches[numPairs - 1] + LZMA_NUM_REPS;
++    MovePos(p, mainLen - 1);
++    return mainLen;
++  }
++
++  mainDist = 0; /* for GCC */
++  if (mainLen >= 2)
++  {
++    mainDist = matches[numPairs - 1];
++    while (numPairs > 2 && mainLen == matches[numPairs - 4] + 1)
++    {
++      if (!ChangePair(matches[numPairs - 3], mainDist))
++        break;
++      numPairs -= 2;
++      mainLen = matches[numPairs - 2];
++      mainDist = matches[numPairs - 1];
++    }
++    if (mainLen == 2 && mainDist >= 0x80)
++      mainLen = 1;
++  }
++
++  if (repLen >= 2 && (
++        (repLen + 1 >= mainLen) ||
++        (repLen + 2 >= mainLen && mainDist >= (1 << 9)) ||
++        (repLen + 3 >= mainLen && mainDist >= (1 << 15))))
++  {
++    *backRes = repIndex;
++    MovePos(p, repLen - 1);
++    return repLen;
++  }
++  
++  if (mainLen < 2 || numAvail <= 2)
++    return 1;
++
++  p->longestMatchLength = ReadMatchDistances(p, &p->numPairs);
++  if (p->longestMatchLength >= 2)
++  {
++    UInt32 newDistance = matches[p->numPairs - 1];
++    if ((p->longestMatchLength >= mainLen && newDistance < mainDist) ||
++        (p->longestMatchLength == mainLen + 1 && !ChangePair(mainDist, newDistance)) ||
++        (p->longestMatchLength > mainLen + 1) ||
++        (p->longestMatchLength + 1 >= mainLen && mainLen >= 3 && ChangePair(newDistance, mainDist)))
++      return 1;
++  }
++  
++  data = p->matchFinder.GetPointerToCurrentPos(p->matchFinderObj) - 1;
++  for (i = 0; i < LZMA_NUM_REPS; i++)
++  {
++    UInt32 len, limit;
++    const Byte *data2 = data - (p->reps[i] + 1);
++    if (data[0] != data2[0] || data[1] != data2[1])
++      continue;
++    limit = mainLen - 1;
++    for (len = 2; len < limit && data[len] == data2[len]; len++);
++    if (len >= limit)
++      return 1;
++  }
++  *backRes = mainDist + LZMA_NUM_REPS;
++  MovePos(p, mainLen - 2);
++  return mainLen;
++}
++
++static void WriteEndMarker(CLzmaEnc *p, UInt32 posState)
++{
++  UInt32 len;
++  RangeEnc_EncodeBit(&p->rc, &p->isMatch[p->state][posState], 1);
++  RangeEnc_EncodeBit(&p->rc, &p->isRep[p->state], 0);
++  p->state = kMatchNextStates[p->state];
++  len = LZMA_MATCH_LEN_MIN;
++  LenEnc_Encode2(&p->lenEnc, &p->rc, len - LZMA_MATCH_LEN_MIN, posState, !p->fastMode, p->ProbPrices);
++  RcTree_Encode(&p->rc, p->posSlotEncoder[GetLenToPosState(len)], kNumPosSlotBits, (1 << kNumPosSlotBits) - 1);
++  RangeEnc_EncodeDirectBits(&p->rc, (((UInt32)1 << 30) - 1) >> kNumAlignBits, 30 - kNumAlignBits);
++  RcTree_ReverseEncode(&p->rc, p->posAlignEncoder, kNumAlignBits, kAlignMask);
++}
++
++static SRes CheckErrors(CLzmaEnc *p)
++{
++  if (p->result != SZ_OK)
++    return p->result;
++  if (p->rc.res != SZ_OK)
++    p->result = SZ_ERROR_WRITE;
++  if (p->matchFinderBase.result != SZ_OK)
++    p->result = SZ_ERROR_READ;
++  if (p->result != SZ_OK)
++    p->finished = True;
++  return p->result;
++}
++
++static SRes Flush(CLzmaEnc *p, UInt32 nowPos)
++{
++  /* ReleaseMFStream(); */
++  p->finished = True;
++  if (p->writeEndMark)
++    WriteEndMarker(p, nowPos & p->pbMask);
++  RangeEnc_FlushData(&p->rc);
++  RangeEnc_FlushStream(&p->rc);
++  return CheckErrors(p);
++}
++
++static void FillAlignPrices(CLzmaEnc *p)
++{
++  UInt32 i;
++  for (i = 0; i < kAlignTableSize; i++)
++    p->alignPrices[i] = RcTree_ReverseGetPrice(p->posAlignEncoder, kNumAlignBits, i, p->ProbPrices);
++  p->alignPriceCount = 0;
++}
++
++static void FillDistancesPrices(CLzmaEnc *p)
++{
++  UInt32 tempPrices[kNumFullDistances];
++  UInt32 i, lenToPosState;
++  for (i = kStartPosModelIndex; i < kNumFullDistances; i++)
++  {
++    UInt32 posSlot = GetPosSlot1(i);
++    UInt32 footerBits = ((posSlot >> 1) - 1);
++    UInt32 base = ((2 | (posSlot & 1)) << footerBits);
++    tempPrices[i] = RcTree_ReverseGetPrice(p->posEncoders + base - posSlot - 1, footerBits, i - base, p->ProbPrices);
++  }
++
++  for (lenToPosState = 0; lenToPosState < kNumLenToPosStates; lenToPosState++)
++  {
++    UInt32 posSlot;
++    const CLzmaProb *encoder = p->posSlotEncoder[lenToPosState];
++    UInt32 *posSlotPrices = p->posSlotPrices[lenToPosState];
++    for (posSlot = 0; posSlot < p->distTableSize; posSlot++)
++      posSlotPrices[posSlot] = RcTree_GetPrice(encoder, kNumPosSlotBits, posSlot, p->ProbPrices);
++    for (posSlot = kEndPosModelIndex; posSlot < p->distTableSize; posSlot++)
++      posSlotPrices[posSlot] += ((((posSlot >> 1) - 1) - kNumAlignBits) << kNumBitPriceShiftBits);
++
++    {
++      UInt32 *distancesPrices = p->distancesPrices[lenToPosState];
++      UInt32 i;
++      for (i = 0; i < kStartPosModelIndex; i++)
++        distancesPrices[i] = posSlotPrices[i];
++      for (; i < kNumFullDistances; i++)
++        distancesPrices[i] = posSlotPrices[GetPosSlot1(i)] + tempPrices[i];
++    }
++  }
++  p->matchPriceCount = 0;
++}
++
++void LzmaEnc_Construct(CLzmaEnc *p)
++{
++  RangeEnc_Construct(&p->rc);
++  MatchFinder_Construct(&p->matchFinderBase);
++  #ifndef _7ZIP_ST
++  MatchFinderMt_Construct(&p->matchFinderMt);
++  p->matchFinderMt.MatchFinder = &p->matchFinderBase;
++  #endif
++
++  {
++    CLzmaEncProps props;
++    LzmaEncProps_Init(&props);
++    LzmaEnc_SetProps(p, &props);
++  }
++
++  #ifndef LZMA_LOG_BSR
++  LzmaEnc_FastPosInit(p->g_FastPos);
++  #endif
++
++  LzmaEnc_InitPriceTables(p->ProbPrices);
++  p->litProbs = 0;
++  p->saveState.litProbs = 0;
++}
++
++CLzmaEncHandle LzmaEnc_Create(ISzAlloc *alloc)
++{
++  void *p;
++  p = alloc->Alloc(alloc, sizeof(CLzmaEnc));
++  if (p != 0)
++    LzmaEnc_Construct((CLzmaEnc *)p);
++  return p;
++}
++
++void LzmaEnc_FreeLits(CLzmaEnc *p, ISzAlloc *alloc)
++{
++  alloc->Free(alloc, p->litProbs);
++  alloc->Free(alloc, p->saveState.litProbs);
++  p->litProbs = 0;
++  p->saveState.litProbs = 0;
++}
++
++void LzmaEnc_Destruct(CLzmaEnc *p, ISzAlloc *alloc, ISzAlloc *allocBig)
++{
++  #ifndef _7ZIP_ST
++  MatchFinderMt_Destruct(&p->matchFinderMt, allocBig);
++  #endif
++  MatchFinder_Free(&p->matchFinderBase, allocBig);
++  LzmaEnc_FreeLits(p, alloc);
++  RangeEnc_Free(&p->rc, alloc);
++}
++
++void LzmaEnc_Destroy(CLzmaEncHandle p, ISzAlloc *alloc, ISzAlloc *allocBig)
++{
++  LzmaEnc_Destruct((CLzmaEnc *)p, alloc, allocBig);
++  alloc->Free(alloc, p);
++}
++
++static SRes LzmaEnc_CodeOneBlock(CLzmaEnc *p, Bool useLimits, UInt32 maxPackSize, UInt32 maxUnpackSize)
++{
++  UInt32 nowPos32, startPos32;
++  if (p->needInit)
++  {
++    p->matchFinder.Init(p->matchFinderObj);
++    p->needInit = 0;
++  }
++
++  if (p->finished)
++    return p->result;
++  RINOK(CheckErrors(p));
++
++  nowPos32 = (UInt32)p->nowPos64;
++  startPos32 = nowPos32;
++
++  if (p->nowPos64 == 0)
++  {
++    UInt32 numPairs;
++    Byte curByte;
++    if (p->matchFinder.GetNumAvailableBytes(p->matchFinderObj) == 0)
++      return Flush(p, nowPos32);
++    ReadMatchDistances(p, &numPairs);
++    RangeEnc_EncodeBit(&p->rc, &p->isMatch[p->state][0], 0);
++    p->state = kLiteralNextStates[p->state];
++    curByte = p->matchFinder.GetIndexByte(p->matchFinderObj, 0 - p->additionalOffset);
++    LitEnc_Encode(&p->rc, p->litProbs, curByte);
++    p->additionalOffset--;
++    nowPos32++;
++  }
++
++  if (p->matchFinder.GetNumAvailableBytes(p->matchFinderObj) != 0)
++  for (;;)
++  {
++    UInt32 pos, len, posState;
++
++    if (p->fastMode)
++      len = GetOptimumFast(p, &pos);
++    else
++      len = GetOptimum(p, nowPos32, &pos);
++
++    #ifdef SHOW_STAT2
++    printf("\n pos = %4X,   len = %d   pos = %d", nowPos32, len, pos);
++    #endif
++
++    posState = nowPos32 & p->pbMask;
++    if (len == 1 && pos == (UInt32)-1)
++    {
++      Byte curByte;
++      CLzmaProb *probs;
++      const Byte *data;
++
++      RangeEnc_EncodeBit(&p->rc, &p->isMatch[p->state][posState], 0);
++      data = p->matchFinder.GetPointerToCurrentPos(p->matchFinderObj) - p->additionalOffset;
++      curByte = *data;
++      probs = LIT_PROBS(nowPos32, *(data - 1));
++      if (IsCharState(p->state))
++        LitEnc_Encode(&p->rc, probs, curByte);
++      else
++        LitEnc_EncodeMatched(&p->rc, probs, curByte, *(data - p->reps[0] - 1));
++      p->state = kLiteralNextStates[p->state];
++    }
++    else
++    {
++      RangeEnc_EncodeBit(&p->rc, &p->isMatch[p->state][posState], 1);
++      if (pos < LZMA_NUM_REPS)
++      {
++        RangeEnc_EncodeBit(&p->rc, &p->isRep[p->state], 1);
++        if (pos == 0)
++        {
++          RangeEnc_EncodeBit(&p->rc, &p->isRepG0[p->state], 0);
++          RangeEnc_EncodeBit(&p->rc, &p->isRep0Long[p->state][posState], ((len == 1) ? 0 : 1));
++        }
++        else
++        {
++          UInt32 distance = p->reps[pos];
++          RangeEnc_EncodeBit(&p->rc, &p->isRepG0[p->state], 1);
++          if (pos == 1)
++            RangeEnc_EncodeBit(&p->rc, &p->isRepG1[p->state], 0);
++          else
++          {
++            RangeEnc_EncodeBit(&p->rc, &p->isRepG1[p->state], 1);
++            RangeEnc_EncodeBit(&p->rc, &p->isRepG2[p->state], pos - 2);
++            if (pos == 3)
++              p->reps[3] = p->reps[2];
++            p->reps[2] = p->reps[1];
++          }
++          p->reps[1] = p->reps[0];
++          p->reps[0] = distance;
++        }
++        if (len == 1)
++          p->state = kShortRepNextStates[p->state];
++        else
++        {
++          LenEnc_Encode2(&p->repLenEnc, &p->rc, len - LZMA_MATCH_LEN_MIN, posState, !p->fastMode, p->ProbPrices);
++          p->state = kRepNextStates[p->state];
++        }
++      }
++      else
++      {
++        UInt32 posSlot;
++        RangeEnc_EncodeBit(&p->rc, &p->isRep[p->state], 0);
++        p->state = kMatchNextStates[p->state];
++        LenEnc_Encode2(&p->lenEnc, &p->rc, len - LZMA_MATCH_LEN_MIN, posState, !p->fastMode, p->ProbPrices);
++        pos -= LZMA_NUM_REPS;
++        GetPosSlot(pos, posSlot);
++        RcTree_Encode(&p->rc, p->posSlotEncoder[GetLenToPosState(len)], kNumPosSlotBits, posSlot);
++        
++        if (posSlot >= kStartPosModelIndex)
++        {
++          UInt32 footerBits = ((posSlot >> 1) - 1);
++          UInt32 base = ((2 | (posSlot & 1)) << footerBits);
++          UInt32 posReduced = pos - base;
++
++          if (posSlot < kEndPosModelIndex)
++            RcTree_ReverseEncode(&p->rc, p->posEncoders + base - posSlot - 1, footerBits, posReduced);
++          else
++          {
++            RangeEnc_EncodeDirectBits(&p->rc, posReduced >> kNumAlignBits, footerBits - kNumAlignBits);
++            RcTree_ReverseEncode(&p->rc, p->posAlignEncoder, kNumAlignBits, posReduced & kAlignMask);
++            p->alignPriceCount++;
++          }
++        }
++        p->reps[3] = p->reps[2];
++        p->reps[2] = p->reps[1];
++        p->reps[1] = p->reps[0];
++        p->reps[0] = pos;
++        p->matchPriceCount++;
++      }
++    }
++    p->additionalOffset -= len;
++    nowPos32 += len;
++    if (p->additionalOffset == 0)
++    {
++      UInt32 processed;
++      if (!p->fastMode)
++      {
++        if (p->matchPriceCount >= (1 << 7))
++          FillDistancesPrices(p);
++        if (p->alignPriceCount >= kAlignTableSize)
++          FillAlignPrices(p);
++      }
++      if (p->matchFinder.GetNumAvailableBytes(p->matchFinderObj) == 0)
++        break;
++      processed = nowPos32 - startPos32;
++      if (useLimits)
++      {
++        if (processed + kNumOpts + 300 >= maxUnpackSize ||
++            RangeEnc_GetProcessed(&p->rc) + kNumOpts * 2 >= maxPackSize)
++          break;
++      }
++      else if (processed >= (1 << 15))
++      {
++        p->nowPos64 += nowPos32 - startPos32;
++        return CheckErrors(p);
++      }
++    }
++  }
++  p->nowPos64 += nowPos32 - startPos32;
++  return Flush(p, nowPos32);
++}
++
++#define kBigHashDicLimit ((UInt32)1 << 24)
++
++static SRes LzmaEnc_Alloc(CLzmaEnc *p, UInt32 keepWindowSize, ISzAlloc *alloc, ISzAlloc *allocBig)
++{
++  UInt32 beforeSize = kNumOpts;
++  Bool btMode;
++  if (!RangeEnc_Alloc(&p->rc, alloc))
++    return SZ_ERROR_MEM;
++  btMode = (p->matchFinderBase.btMode != 0);
++  #ifndef _7ZIP_ST
++  p->mtMode = (p->multiThread && !p->fastMode && btMode);
++  #endif
++
++  {
++    unsigned lclp = p->lc + p->lp;
++    if (p->litProbs == 0 || p->saveState.litProbs == 0 || p->lclp != lclp)
++    {
++      LzmaEnc_FreeLits(p, alloc);
++      p->litProbs = (CLzmaProb *)alloc->Alloc(alloc, (0x300 << lclp) * sizeof(CLzmaProb));
++      p->saveState.litProbs = (CLzmaProb *)alloc->Alloc(alloc, (0x300 << lclp) * sizeof(CLzmaProb));
++      if (p->litProbs == 0 || p->saveState.litProbs == 0)
++      {
++        LzmaEnc_FreeLits(p, alloc);
++        return SZ_ERROR_MEM;
++      }
++      p->lclp = lclp;
++    }
++  }
++
++  p->matchFinderBase.bigHash = (p->dictSize > kBigHashDicLimit);
++
++  if (beforeSize + p->dictSize < keepWindowSize)
++    beforeSize = keepWindowSize - p->dictSize;
++
++  #ifndef _7ZIP_ST
++  if (p->mtMode)
++  {
++    RINOK(MatchFinderMt_Create(&p->matchFinderMt, p->dictSize, beforeSize, p->numFastBytes, LZMA_MATCH_LEN_MAX, allocBig));
++    p->matchFinderObj = &p->matchFinderMt;
++    MatchFinderMt_CreateVTable(&p->matchFinderMt, &p->matchFinder);
++  }
++  else
++  #endif
++  {
++    if (!MatchFinder_Create(&p->matchFinderBase, p->dictSize, beforeSize, p->numFastBytes, LZMA_MATCH_LEN_MAX, allocBig))
++      return SZ_ERROR_MEM;
++    p->matchFinderObj = &p->matchFinderBase;
++    MatchFinder_CreateVTable(&p->matchFinderBase, &p->matchFinder);
++  }
++  return SZ_OK;
++}
++
++void LzmaEnc_Init(CLzmaEnc *p)
++{
++  UInt32 i;
++  p->state = 0;
++  for (i = 0 ; i < LZMA_NUM_REPS; i++)
++    p->reps[i] = 0;
++
++  RangeEnc_Init(&p->rc);
++
++
++  for (i = 0; i < kNumStates; i++)
++  {
++    UInt32 j;
++    for (j = 0; j < LZMA_NUM_PB_STATES_MAX; j++)
++    {
++      p->isMatch[i][j] = kProbInitValue;
++      p->isRep0Long[i][j] = kProbInitValue;
++    }
++    p->isRep[i] = kProbInitValue;
++    p->isRepG0[i] = kProbInitValue;
++    p->isRepG1[i] = kProbInitValue;
++    p->isRepG2[i] = kProbInitValue;
++  }
++
++  {
++    UInt32 num = 0x300 << (p->lp + p->lc);
++    for (i = 0; i < num; i++)
++      p->litProbs[i] = kProbInitValue;
++  }
++
++  {
++    for (i = 0; i < kNumLenToPosStates; i++)
++    {
++      CLzmaProb *probs = p->posSlotEncoder[i];
++      UInt32 j;
++      for (j = 0; j < (1 << kNumPosSlotBits); j++)
++        probs[j] = kProbInitValue;
++    }
++  }
++  {
++    for (i = 0; i < kNumFullDistances - kEndPosModelIndex; i++)
++      p->posEncoders[i] = kProbInitValue;
++  }
++
++  LenEnc_Init(&p->lenEnc.p);
++  LenEnc_Init(&p->repLenEnc.p);
++
++  for (i = 0; i < (1 << kNumAlignBits); i++)
++    p->posAlignEncoder[i] = kProbInitValue;
++
++  p->optimumEndIndex = 0;
++  p->optimumCurrentIndex = 0;
++  p->additionalOffset = 0;
++
++  p->pbMask = (1 << p->pb) - 1;
++  p->lpMask = (1 << p->lp) - 1;
++}
++
++void LzmaEnc_InitPrices(CLzmaEnc *p)
++{
++  if (!p->fastMode)
++  {
++    FillDistancesPrices(p);
++    FillAlignPrices(p);
++  }
++
++  p->lenEnc.tableSize =
++  p->repLenEnc.tableSize =
++      p->numFastBytes + 1 - LZMA_MATCH_LEN_MIN;
++  LenPriceEnc_UpdateTables(&p->lenEnc, 1 << p->pb, p->ProbPrices);
++  LenPriceEnc_UpdateTables(&p->repLenEnc, 1 << p->pb, p->ProbPrices);
++}
++
++static SRes LzmaEnc_AllocAndInit(CLzmaEnc *p, UInt32 keepWindowSize, ISzAlloc *alloc, ISzAlloc *allocBig)
++{
++  UInt32 i;
++  for (i = 0; i < (UInt32)kDicLogSizeMaxCompress; i++)
++    if (p->dictSize <= ((UInt32)1 << i))
++      break;
++  p->distTableSize = i * 2;
++
++  p->finished = False;
++  p->result = SZ_OK;
++  RINOK(LzmaEnc_Alloc(p, keepWindowSize, alloc, allocBig));
++  LzmaEnc_Init(p);
++  LzmaEnc_InitPrices(p);
++  p->nowPos64 = 0;
++  return SZ_OK;
++}
++
++static SRes LzmaEnc_Prepare(CLzmaEncHandle pp, ISeqOutStream *outStream, ISeqInStream *inStream,
++    ISzAlloc *alloc, ISzAlloc *allocBig)
++{
++  CLzmaEnc *p = (CLzmaEnc *)pp;
++  p->matchFinderBase.stream = inStream;
++  p->needInit = 1;
++  p->rc.outStream = outStream;
++  return LzmaEnc_AllocAndInit(p, 0, alloc, allocBig);
++}
++
++SRes LzmaEnc_PrepareForLzma2(CLzmaEncHandle pp,
++    ISeqInStream *inStream, UInt32 keepWindowSize,
++    ISzAlloc *alloc, ISzAlloc *allocBig)
++{
++  CLzmaEnc *p = (CLzmaEnc *)pp;
++  p->matchFinderBase.stream = inStream;
++  p->needInit = 1;
++  return LzmaEnc_AllocAndInit(p, keepWindowSize, alloc, allocBig);
++}
++
++static void LzmaEnc_SetInputBuf(CLzmaEnc *p, const Byte *src, SizeT srcLen)
++{
++  p->matchFinderBase.directInput = 1;
++  p->matchFinderBase.bufferBase = (Byte *)src;
++  p->matchFinderBase.directInputRem = srcLen;
++}
++
++SRes LzmaEnc_MemPrepare(CLzmaEncHandle pp, const Byte *src, SizeT srcLen,
++    UInt32 keepWindowSize, ISzAlloc *alloc, ISzAlloc *allocBig)
++{
++  CLzmaEnc *p = (CLzmaEnc *)pp;
++  LzmaEnc_SetInputBuf(p, src, srcLen);
++  p->needInit = 1;
++
++  return LzmaEnc_AllocAndInit(p, keepWindowSize, alloc, allocBig);
++}
++
++void LzmaEnc_Finish(CLzmaEncHandle pp)
++{
++  #ifndef _7ZIP_ST
++  CLzmaEnc *p = (CLzmaEnc *)pp;
++  if (p->mtMode)
++    MatchFinderMt_ReleaseStream(&p->matchFinderMt);
++  #else
++  pp = pp;
++  #endif
++}
++
++typedef struct
++{
++  ISeqOutStream funcTable;
++  Byte *data;
++  SizeT rem;
++  Bool overflow;
++} CSeqOutStreamBuf;
++
++static size_t MyWrite(void *pp, const void *data, size_t size)
++{
++  CSeqOutStreamBuf *p = (CSeqOutStreamBuf *)pp;
++  if (p->rem < size)
++  {
++    size = p->rem;
++    p->overflow = True;
++  }
++  memcpy(p->data, data, size);
++  p->rem -= size;
++  p->data += size;
++  return size;
++}
++
++
++UInt32 LzmaEnc_GetNumAvailableBytes(CLzmaEncHandle pp)
++{
++  const CLzmaEnc *p = (CLzmaEnc *)pp;
++  return p->matchFinder.GetNumAvailableBytes(p->matchFinderObj);
++}
++
++const Byte *LzmaEnc_GetCurBuf(CLzmaEncHandle pp)
++{
++  const CLzmaEnc *p = (CLzmaEnc *)pp;
++  return p->matchFinder.GetPointerToCurrentPos(p->matchFinderObj) - p->additionalOffset;
++}
++
++SRes LzmaEnc_CodeOneMemBlock(CLzmaEncHandle pp, Bool reInit,
++    Byte *dest, size_t *destLen, UInt32 desiredPackSize, UInt32 *unpackSize)
++{
++  CLzmaEnc *p = (CLzmaEnc *)pp;
++  UInt64 nowPos64;
++  SRes res;
++  CSeqOutStreamBuf outStream;
++
++  outStream.funcTable.Write = MyWrite;
++  outStream.data = dest;
++  outStream.rem = *destLen;
++  outStream.overflow = False;
++
++  p->writeEndMark = False;
++  p->finished = False;
++  p->result = SZ_OK;
++
++  if (reInit)
++    LzmaEnc_Init(p);
++  LzmaEnc_InitPrices(p);
++  nowPos64 = p->nowPos64;
++  RangeEnc_Init(&p->rc);
++  p->rc.outStream = &outStream.funcTable;
++
++  res = LzmaEnc_CodeOneBlock(p, True, desiredPackSize, *unpackSize);
++  
++  *unpackSize = (UInt32)(p->nowPos64 - nowPos64);
++  *destLen -= outStream.rem;
++  if (outStream.overflow)
++    return SZ_ERROR_OUTPUT_EOF;
++
++  return res;
++}
++
++static SRes LzmaEnc_Encode2(CLzmaEnc *p, ICompressProgress *progress)
++{
++  SRes res = SZ_OK;
++
++  #ifndef _7ZIP_ST
++  Byte allocaDummy[0x300];
++  int i = 0;
++  for (i = 0; i < 16; i++)
++    allocaDummy[i] = (Byte)i;
++  #endif
++
++  for (;;)
++  {
++    res = LzmaEnc_CodeOneBlock(p, False, 0, 0);
++    if (res != SZ_OK || p->finished != 0)
++      break;
++    if (progress != 0)
++    {
++      res = progress->Progress(progress, p->nowPos64, RangeEnc_GetProcessed(&p->rc));
++      if (res != SZ_OK)
++      {
++        res = SZ_ERROR_PROGRESS;
++        break;
++      }
++    }
++  }
++  LzmaEnc_Finish(p);
++  return res;
++}
++
++SRes LzmaEnc_Encode(CLzmaEncHandle pp, ISeqOutStream *outStream, ISeqInStream *inStream, ICompressProgress *progress,
++    ISzAlloc *alloc, ISzAlloc *allocBig)
++{
++  RINOK(LzmaEnc_Prepare(pp, outStream, inStream, alloc, allocBig));
++  return LzmaEnc_Encode2((CLzmaEnc *)pp, progress);
++}
++
++SRes LzmaEnc_WriteProperties(CLzmaEncHandle pp, Byte *props, SizeT *size)
++{
++  CLzmaEnc *p = (CLzmaEnc *)pp;
++  int i;
++  UInt32 dictSize = p->dictSize;
++  if (*size < LZMA_PROPS_SIZE)
++    return SZ_ERROR_PARAM;
++  *size = LZMA_PROPS_SIZE;
++  props[0] = (Byte)((p->pb * 5 + p->lp) * 9 + p->lc);
++
++  for (i = 11; i <= 30; i++)
++  {
++    if (dictSize <= ((UInt32)2 << i))
++    {
++      dictSize = (2 << i);
++      break;
++    }
++    if (dictSize <= ((UInt32)3 << i))
++    {
++      dictSize = (3 << i);
++      break;
++    }
++  }
++
++  for (i = 0; i < 4; i++)
++    props[1 + i] = (Byte)(dictSize >> (8 * i));
++  return SZ_OK;
++}
++
++SRes LzmaEnc_MemEncode(CLzmaEncHandle pp, Byte *dest, SizeT *destLen, const Byte *src, SizeT srcLen,
++    int writeEndMark, ICompressProgress *progress, ISzAlloc *alloc, ISzAlloc *allocBig)
++{
++  SRes res;
++  CLzmaEnc *p = (CLzmaEnc *)pp;
++
++  CSeqOutStreamBuf outStream;
++
++  LzmaEnc_SetInputBuf(p, src, srcLen);
++
++  outStream.funcTable.Write = MyWrite;
++  outStream.data = dest;
++  outStream.rem = *destLen;
++  outStream.overflow = False;
++
++  p->writeEndMark = writeEndMark;
++
++  p->rc.outStream = &outStream.funcTable;
++  res = LzmaEnc_MemPrepare(pp, src, srcLen, 0, alloc, allocBig);
++  if (res == SZ_OK)
++    res = LzmaEnc_Encode2(p, progress);
++
++  *destLen -= outStream.rem;
++  if (outStream.overflow)
++    return SZ_ERROR_OUTPUT_EOF;
++  return res;
++}
++
++SRes LzmaEncode(Byte *dest, SizeT *destLen, const Byte *src, SizeT srcLen,
++    const CLzmaEncProps *props, Byte *propsEncoded, SizeT *propsSize, int writeEndMark,
++    ICompressProgress *progress, ISzAlloc *alloc, ISzAlloc *allocBig)
++{
++  CLzmaEnc *p = (CLzmaEnc *)LzmaEnc_Create(alloc);
++  SRes res;
++  if (p == 0)
++    return SZ_ERROR_MEM;
++
++  res = LzmaEnc_SetProps(p, props);
++  if (res == SZ_OK)
++  {
++    res = LzmaEnc_WriteProperties(p, propsEncoded, propsSize);
++    if (res == SZ_OK)
++      res = LzmaEnc_MemEncode(p, dest, destLen, src, srcLen,
++          writeEndMark, progress, alloc, allocBig);
++  }
++
++  LzmaEnc_Destroy(p, alloc, allocBig);
++  return res;
++}
+--- /dev/null
++++ b/lib/lzma/Makefile
+@@ -0,0 +1,7 @@
++lzma_compress-objs := LzFind.o LzmaEnc.o
++lzma_decompress-objs := LzmaDec.o
++
++obj-$(CONFIG_LZMA_COMPRESS) += lzma_compress.o
++obj-$(CONFIG_LZMA_DECOMPRESS) += lzma_decompress.o
++
++EXTRA_CFLAGS += -Iinclude/linux -Iinclude/linux/lzma -include types.h
diff --git a/target/linux/generic/patches-4.3/531-debloat_lzma.patch b/target/linux/generic/patches-4.3/531-debloat_lzma.patch
new file mode 100644
index 0000000..aa3c498
--- /dev/null
+++ b/target/linux/generic/patches-4.3/531-debloat_lzma.patch
@@ -0,0 +1,1024 @@
+--- a/include/linux/lzma/LzmaDec.h
++++ b/include/linux/lzma/LzmaDec.h
+@@ -31,14 +31,6 @@ typedef struct _CLzmaProps
+   UInt32 dicSize;
+ } CLzmaProps;
+ 
+-/* LzmaProps_Decode - decodes properties
+-Returns:
+-  SZ_OK
+-  SZ_ERROR_UNSUPPORTED - Unsupported properties
+-*/
+-
+-SRes LzmaProps_Decode(CLzmaProps *p, const Byte *data, unsigned size);
+-
+ 
+ /* ---------- LZMA Decoder state ---------- */
+ 
+@@ -70,8 +62,6 @@ typedef struct
+ 
+ #define LzmaDec_Construct(p) { (p)->dic = 0; (p)->probs = 0; }
+ 
+-void LzmaDec_Init(CLzmaDec *p);
+-
+ /* There are two types of LZMA streams:
+      0) Stream with end mark. That end mark adds about 6 bytes to compressed size.
+      1) Stream without end mark. You must know exact uncompressed size to decompress such stream. */
+@@ -108,97 +98,6 @@ typedef enum
+ 
+ /* ELzmaStatus is used only as output value for function call */
+ 
+-
+-/* ---------- Interfaces ---------- */
+-
+-/* There are 3 levels of interfaces:
+-     1) Dictionary Interface
+-     2) Buffer Interface
+-     3) One Call Interface
+-   You can select any of these interfaces, but don't mix functions from different
+-   groups for same object. */
+-
+-
+-/* There are two variants to allocate state for Dictionary Interface:
+-     1) LzmaDec_Allocate / LzmaDec_Free
+-     2) LzmaDec_AllocateProbs / LzmaDec_FreeProbs
+-   You can use variant 2, if you set dictionary buffer manually.
+-   For Buffer Interface you must always use variant 1.
+-
+-LzmaDec_Allocate* can return:
+-  SZ_OK
+-  SZ_ERROR_MEM         - Memory allocation error
+-  SZ_ERROR_UNSUPPORTED - Unsupported properties
+-*/
+-   
+-SRes LzmaDec_AllocateProbs(CLzmaDec *p, const Byte *props, unsigned propsSize, ISzAlloc *alloc);
+-void LzmaDec_FreeProbs(CLzmaDec *p, ISzAlloc *alloc);
+-
+-SRes LzmaDec_Allocate(CLzmaDec *state, const Byte *prop, unsigned propsSize, ISzAlloc *alloc);
+-void LzmaDec_Free(CLzmaDec *state, ISzAlloc *alloc);
+-
+-/* ---------- Dictionary Interface ---------- */
+-
+-/* You can use it, if you want to eliminate the overhead for data copying from
+-   dictionary to some other external buffer.
+-   You must work with CLzmaDec variables directly in this interface.
+-
+-   STEPS:
+-     LzmaDec_Constr()
+-     LzmaDec_Allocate()
+-     for (each new stream)
+-     {
+-       LzmaDec_Init()
+-       while (it needs more decompression)
+-       {
+-         LzmaDec_DecodeToDic()
+-         use data from CLzmaDec::dic and update CLzmaDec::dicPos
+-       }
+-     }
+-     LzmaDec_Free()
+-*/
+-
+-/* LzmaDec_DecodeToDic
+-   
+-   The decoding to internal dictionary buffer (CLzmaDec::dic).
+-   You must manually update CLzmaDec::dicPos, if it reaches CLzmaDec::dicBufSize !!!
+-
+-finishMode:
+-  It has meaning only if the decoding reaches output limit (dicLimit).
+-  LZMA_FINISH_ANY - Decode just dicLimit bytes.
+-  LZMA_FINISH_END - Stream must be finished after dicLimit.
+-
+-Returns:
+-  SZ_OK
+-    status:
+-      LZMA_STATUS_FINISHED_WITH_MARK
+-      LZMA_STATUS_NOT_FINISHED
+-      LZMA_STATUS_NEEDS_MORE_INPUT
+-      LZMA_STATUS_MAYBE_FINISHED_WITHOUT_MARK
+-  SZ_ERROR_DATA - Data error
+-*/
+-
+-SRes LzmaDec_DecodeToDic(CLzmaDec *p, SizeT dicLimit,
+-    const Byte *src, SizeT *srcLen, ELzmaFinishMode finishMode, ELzmaStatus *status);
+-
+-
+-/* ---------- Buffer Interface ---------- */
+-
+-/* It's zlib-like interface.
+-   See LzmaDec_DecodeToDic description for information about STEPS and return results,
+-   but you must use LzmaDec_DecodeToBuf instead of LzmaDec_DecodeToDic and you don't need
+-   to work with CLzmaDec variables manually.
+-
+-finishMode:
+-  It has meaning only if the decoding reaches output limit (*destLen).
+-  LZMA_FINISH_ANY - Decode just destLen bytes.
+-  LZMA_FINISH_END - Stream must be finished after (*destLen).
+-*/
+-
+-SRes LzmaDec_DecodeToBuf(CLzmaDec *p, Byte *dest, SizeT *destLen,
+-    const Byte *src, SizeT *srcLen, ELzmaFinishMode finishMode, ELzmaStatus *status);
+-
+-
+ /* ---------- One Call Interface ---------- */
+ 
+ /* LzmaDecode
+--- a/lib/lzma/LzmaDec.c
++++ b/lib/lzma/LzmaDec.c
+@@ -682,7 +682,7 @@ static void LzmaDec_InitRc(CLzmaDec *p,
+   p->needFlush = 0;
+ }
+ 
+-void LzmaDec_InitDicAndState(CLzmaDec *p, Bool initDic, Bool initState)
++static void LzmaDec_InitDicAndState(CLzmaDec *p, Bool initDic, Bool initState)
+ {
+   p->needFlush = 1;
+   p->remainLen = 0;
+@@ -698,7 +698,7 @@ void LzmaDec_InitDicAndState(CLzmaDec *p
+     p->needInitState = 1;
+ }
+ 
+-void LzmaDec_Init(CLzmaDec *p)
++static void LzmaDec_Init(CLzmaDec *p)
+ {
+   p->dicPos = 0;
+   LzmaDec_InitDicAndState(p, True, True);
+@@ -716,7 +716,7 @@ static void LzmaDec_InitStateReal(CLzmaD
+   p->needInitState = 0;
+ }
+ 
+-SRes LzmaDec_DecodeToDic(CLzmaDec *p, SizeT dicLimit, const Byte *src, SizeT *srcLen,
++static SRes LzmaDec_DecodeToDic(CLzmaDec *p, SizeT dicLimit, const Byte *src, SizeT *srcLen,
+     ELzmaFinishMode finishMode, ELzmaStatus *status)
+ {
+   SizeT inSize = *srcLen;
+@@ -837,65 +837,13 @@ SRes LzmaDec_DecodeToDic(CLzmaDec *p, Si
+   return (p->code == 0) ? SZ_OK : SZ_ERROR_DATA;
+ }
+ 
+-SRes LzmaDec_DecodeToBuf(CLzmaDec *p, Byte *dest, SizeT *destLen, const Byte *src, SizeT *srcLen, ELzmaFinishMode finishMode, ELzmaStatus *status)
+-{
+-  SizeT outSize = *destLen;
+-  SizeT inSize = *srcLen;
+-  *srcLen = *destLen = 0;
+-  for (;;)
+-  {
+-    SizeT inSizeCur = inSize, outSizeCur, dicPos;
+-    ELzmaFinishMode curFinishMode;
+-    SRes res;
+-    if (p->dicPos == p->dicBufSize)
+-      p->dicPos = 0;
+-    dicPos = p->dicPos;
+-    if (outSize > p->dicBufSize - dicPos)
+-    {
+-      outSizeCur = p->dicBufSize;
+-      curFinishMode = LZMA_FINISH_ANY;
+-    }
+-    else
+-    {
+-      outSizeCur = dicPos + outSize;
+-      curFinishMode = finishMode;
+-    }
+-
+-    res = LzmaDec_DecodeToDic(p, outSizeCur, src, &inSizeCur, curFinishMode, status);
+-    src += inSizeCur;
+-    inSize -= inSizeCur;
+-    *srcLen += inSizeCur;
+-    outSizeCur = p->dicPos - dicPos;
+-    memcpy(dest, p->dic + dicPos, outSizeCur);
+-    dest += outSizeCur;
+-    outSize -= outSizeCur;
+-    *destLen += outSizeCur;
+-    if (res != 0)
+-      return res;
+-    if (outSizeCur == 0 || outSize == 0)
+-      return SZ_OK;
+-  }
+-}
+-
+-void LzmaDec_FreeProbs(CLzmaDec *p, ISzAlloc *alloc)
++static void LzmaDec_FreeProbs(CLzmaDec *p, ISzAlloc *alloc)
+ {
+   alloc->Free(alloc, p->probs);
+   p->probs = 0;
+ }
+ 
+-static void LzmaDec_FreeDict(CLzmaDec *p, ISzAlloc *alloc)
+-{
+-  alloc->Free(alloc, p->dic);
+-  p->dic = 0;
+-}
+-
+-void LzmaDec_Free(CLzmaDec *p, ISzAlloc *alloc)
+-{
+-  LzmaDec_FreeProbs(p, alloc);
+-  LzmaDec_FreeDict(p, alloc);
+-}
+-
+-SRes LzmaProps_Decode(CLzmaProps *p, const Byte *data, unsigned size)
++static SRes LzmaProps_Decode(CLzmaProps *p, const Byte *data, unsigned size)
+ {
+   UInt32 dicSize;
+   Byte d;
+@@ -935,7 +883,7 @@ static SRes LzmaDec_AllocateProbs2(CLzma
+   return SZ_OK;
+ }
+ 
+-SRes LzmaDec_AllocateProbs(CLzmaDec *p, const Byte *props, unsigned propsSize, ISzAlloc *alloc)
++static SRes LzmaDec_AllocateProbs(CLzmaDec *p, const Byte *props, unsigned propsSize, ISzAlloc *alloc)
+ {
+   CLzmaProps propNew;
+   RINOK(LzmaProps_Decode(&propNew, props, propsSize));
+@@ -943,28 +891,6 @@ SRes LzmaDec_AllocateProbs(CLzmaDec *p,
+   p->prop = propNew;
+   return SZ_OK;
+ }
+-
+-SRes LzmaDec_Allocate(CLzmaDec *p, const Byte *props, unsigned propsSize, ISzAlloc *alloc)
+-{
+-  CLzmaProps propNew;
+-  SizeT dicBufSize;
+-  RINOK(LzmaProps_Decode(&propNew, props, propsSize));
+-  RINOK(LzmaDec_AllocateProbs2(p, &propNew, alloc));
+-  dicBufSize = propNew.dicSize;
+-  if (p->dic == 0 || dicBufSize != p->dicBufSize)
+-  {
+-    LzmaDec_FreeDict(p, alloc);
+-    p->dic = (Byte *)alloc->Alloc(alloc, dicBufSize);
+-    if (p->dic == 0)
+-    {
+-      LzmaDec_FreeProbs(p, alloc);
+-      return SZ_ERROR_MEM;
+-    }
+-  }
+-  p->dicBufSize = dicBufSize;
+-  p->prop = propNew;
+-  return SZ_OK;
+-}
+ 
+ SRes LzmaDecode(Byte *dest, SizeT *destLen, const Byte *src, SizeT *srcLen,
+     const Byte *propData, unsigned propSize, ELzmaFinishMode finishMode,
+--- a/include/linux/lzma/LzmaEnc.h
++++ b/include/linux/lzma/LzmaEnc.h
+@@ -31,9 +31,6 @@ typedef struct _CLzmaEncProps
+ } CLzmaEncProps;
+ 
+ void LzmaEncProps_Init(CLzmaEncProps *p);
+-void LzmaEncProps_Normalize(CLzmaEncProps *p);
+-UInt32 LzmaEncProps_GetDictSize(const CLzmaEncProps *props2);
+-
+ 
+ /* ---------- CLzmaEncHandle Interface ---------- */
+ 
+@@ -53,26 +50,9 @@ CLzmaEncHandle LzmaEnc_Create(ISzAlloc *
+ void LzmaEnc_Destroy(CLzmaEncHandle p, ISzAlloc *alloc, ISzAlloc *allocBig);
+ SRes LzmaEnc_SetProps(CLzmaEncHandle p, const CLzmaEncProps *props);
+ SRes LzmaEnc_WriteProperties(CLzmaEncHandle p, Byte *properties, SizeT *size);
+-SRes LzmaEnc_Encode(CLzmaEncHandle p, ISeqOutStream *outStream, ISeqInStream *inStream,
+-    ICompressProgress *progress, ISzAlloc *alloc, ISzAlloc *allocBig);
+ SRes LzmaEnc_MemEncode(CLzmaEncHandle p, Byte *dest, SizeT *destLen, const Byte *src, SizeT srcLen,
+     int writeEndMark, ICompressProgress *progress, ISzAlloc *alloc, ISzAlloc *allocBig);
+ 
+-/* ---------- One Call Interface ---------- */
+-
+-/* LzmaEncode
+-Return code:
+-  SZ_OK               - OK
+-  SZ_ERROR_MEM        - Memory allocation error
+-  SZ_ERROR_PARAM      - Incorrect paramater
+-  SZ_ERROR_OUTPUT_EOF - output buffer overflow
+-  SZ_ERROR_THREAD     - errors in multithreading functions (only for Mt version)
+-*/
+-
+-SRes LzmaEncode(Byte *dest, SizeT *destLen, const Byte *src, SizeT srcLen,
+-    const CLzmaEncProps *props, Byte *propsEncoded, SizeT *propsSize, int writeEndMark,
+-    ICompressProgress *progress, ISzAlloc *alloc, ISzAlloc *allocBig);
+-
+ #ifdef __cplusplus
+ }
+ #endif
+--- a/lib/lzma/LzmaEnc.c
++++ b/lib/lzma/LzmaEnc.c
+@@ -53,7 +53,7 @@ void LzmaEncProps_Init(CLzmaEncProps *p)
+   p->writeEndMark = 0;
+ }
+ 
+-void LzmaEncProps_Normalize(CLzmaEncProps *p)
++static void LzmaEncProps_Normalize(CLzmaEncProps *p)
+ {
+   int level = p->level;
+   if (level < 0) level = 5;
+@@ -76,7 +76,7 @@ void LzmaEncProps_Normalize(CLzmaEncProp
+       #endif
+ }
+ 
+-UInt32 LzmaEncProps_GetDictSize(const CLzmaEncProps *props2)
++static UInt32 __maybe_unused LzmaEncProps_GetDictSize(const CLzmaEncProps *props2)
+ {
+   CLzmaEncProps props = *props2;
+   LzmaEncProps_Normalize(&props);
+@@ -93,7 +93,7 @@ UInt32 LzmaEncProps_GetDictSize(const CL
+ 
+ #define BSR2_RET(pos, res) { unsigned long i; _BitScanReverse(&i, (pos)); res = (i + i) + ((pos >> (i - 1)) & 1); }
+ 
+-UInt32 GetPosSlot1(UInt32 pos)
++static UInt32 GetPosSlot1(UInt32 pos)
+ {
+   UInt32 res;
+   BSR2_RET(pos, res);
+@@ -107,7 +107,7 @@ UInt32 GetPosSlot1(UInt32 pos)
+ #define kNumLogBits (9 + (int)sizeof(size_t) / 2)
+ #define kDicLogSizeMaxCompress ((kNumLogBits - 1) * 2 + 7)
+ 
+-void LzmaEnc_FastPosInit(Byte *g_FastPos)
++static void LzmaEnc_FastPosInit(Byte *g_FastPos)
+ {
+   int c = 2, slotFast;
+   g_FastPos[0] = 0;
+@@ -339,58 +339,6 @@ typedef struct
+   CSaveState saveState;
+ } CLzmaEnc;
+ 
+-void LzmaEnc_SaveState(CLzmaEncHandle pp)
+-{
+-  CLzmaEnc *p = (CLzmaEnc *)pp;
+-  CSaveState *dest = &p->saveState;
+-  int i;
+-  dest->lenEnc = p->lenEnc;
+-  dest->repLenEnc = p->repLenEnc;
+-  dest->state = p->state;
+-
+-  for (i = 0; i < kNumStates; i++)
+-  {
+-    memcpy(dest->isMatch[i], p->isMatch[i], sizeof(p->isMatch[i]));
+-    memcpy(dest->isRep0Long[i], p->isRep0Long[i], sizeof(p->isRep0Long[i]));
+-  }
+-  for (i = 0; i < kNumLenToPosStates; i++)
+-    memcpy(dest->posSlotEncoder[i], p->posSlotEncoder[i], sizeof(p->posSlotEncoder[i]));
+-  memcpy(dest->isRep, p->isRep, sizeof(p->isRep));
+-  memcpy(dest->isRepG0, p->isRepG0, sizeof(p->isRepG0));
+-  memcpy(dest->isRepG1, p->isRepG1, sizeof(p->isRepG1));
+-  memcpy(dest->isRepG2, p->isRepG2, sizeof(p->isRepG2));
+-  memcpy(dest->posEncoders, p->posEncoders, sizeof(p->posEncoders));
+-  memcpy(dest->posAlignEncoder, p->posAlignEncoder, sizeof(p->posAlignEncoder));
+-  memcpy(dest->reps, p->reps, sizeof(p->reps));
+-  memcpy(dest->litProbs, p->litProbs, (0x300 << p->lclp) * sizeof(CLzmaProb));
+-}
+-
+-void LzmaEnc_RestoreState(CLzmaEncHandle pp)
+-{
+-  CLzmaEnc *dest = (CLzmaEnc *)pp;
+-  const CSaveState *p = &dest->saveState;
+-  int i;
+-  dest->lenEnc = p->lenEnc;
+-  dest->repLenEnc = p->repLenEnc;
+-  dest->state = p->state;
+-
+-  for (i = 0; i < kNumStates; i++)
+-  {
+-    memcpy(dest->isMatch[i], p->isMatch[i], sizeof(p->isMatch[i]));
+-    memcpy(dest->isRep0Long[i], p->isRep0Long[i], sizeof(p->isRep0Long[i]));
+-  }
+-  for (i = 0; i < kNumLenToPosStates; i++)
+-    memcpy(dest->posSlotEncoder[i], p->posSlotEncoder[i], sizeof(p->posSlotEncoder[i]));
+-  memcpy(dest->isRep, p->isRep, sizeof(p->isRep));
+-  memcpy(dest->isRepG0, p->isRepG0, sizeof(p->isRepG0));
+-  memcpy(dest->isRepG1, p->isRepG1, sizeof(p->isRepG1));
+-  memcpy(dest->isRepG2, p->isRepG2, sizeof(p->isRepG2));
+-  memcpy(dest->posEncoders, p->posEncoders, sizeof(p->posEncoders));
+-  memcpy(dest->posAlignEncoder, p->posAlignEncoder, sizeof(p->posAlignEncoder));
+-  memcpy(dest->reps, p->reps, sizeof(p->reps));
+-  memcpy(dest->litProbs, p->litProbs, (0x300 << dest->lclp) * sizeof(CLzmaProb));
+-}
+-
+ SRes LzmaEnc_SetProps(CLzmaEncHandle pp, const CLzmaEncProps *props2)
+ {
+   CLzmaEnc *p = (CLzmaEnc *)pp;
+@@ -600,7 +548,7 @@ static void LitEnc_EncodeMatched(CRangeE
+   while (symbol < 0x10000);
+ }
+ 
+-void LzmaEnc_InitPriceTables(UInt32 *ProbPrices)
++static void LzmaEnc_InitPriceTables(UInt32 *ProbPrices)
+ {
+   UInt32 i;
+   for (i = (1 << kNumMoveReducingBits) / 2; i < kBitModelTotal; i += (1 << kNumMoveReducingBits))
+@@ -1676,7 +1624,7 @@ static void FillDistancesPrices(CLzmaEnc
+   p->matchPriceCount = 0;
+ }
+ 
+-void LzmaEnc_Construct(CLzmaEnc *p)
++static void LzmaEnc_Construct(CLzmaEnc *p)
+ {
+   RangeEnc_Construct(&p->rc);
+   MatchFinder_Construct(&p->matchFinderBase);
+@@ -1709,7 +1657,7 @@ CLzmaEncHandle LzmaEnc_Create(ISzAlloc *
+   return p;
+ }
+ 
+-void LzmaEnc_FreeLits(CLzmaEnc *p, ISzAlloc *alloc)
++static void LzmaEnc_FreeLits(CLzmaEnc *p, ISzAlloc *alloc)
+ {
+   alloc->Free(alloc, p->litProbs);
+   alloc->Free(alloc, p->saveState.litProbs);
+@@ -1717,7 +1665,7 @@ void LzmaEnc_FreeLits(CLzmaEnc *p, ISzAl
+   p->saveState.litProbs = 0;
+ }
+ 
+-void LzmaEnc_Destruct(CLzmaEnc *p, ISzAlloc *alloc, ISzAlloc *allocBig)
++static void LzmaEnc_Destruct(CLzmaEnc *p, ISzAlloc *alloc, ISzAlloc *allocBig)
+ {
+   #ifndef _7ZIP_ST
+   MatchFinderMt_Destruct(&p->matchFinderMt, allocBig);
+@@ -1947,7 +1895,7 @@ static SRes LzmaEnc_Alloc(CLzmaEnc *p, U
+   return SZ_OK;
+ }
+ 
+-void LzmaEnc_Init(CLzmaEnc *p)
++static void LzmaEnc_Init(CLzmaEnc *p)
+ {
+   UInt32 i;
+   p->state = 0;
+@@ -2005,7 +1953,7 @@ void LzmaEnc_Init(CLzmaEnc *p)
+   p->lpMask = (1 << p->lp) - 1;
+ }
+ 
+-void LzmaEnc_InitPrices(CLzmaEnc *p)
++static void LzmaEnc_InitPrices(CLzmaEnc *p)
+ {
+   if (!p->fastMode)
+   {
+@@ -2037,26 +1985,6 @@ static SRes LzmaEnc_AllocAndInit(CLzmaEn
+   return SZ_OK;
+ }
+ 
+-static SRes LzmaEnc_Prepare(CLzmaEncHandle pp, ISeqOutStream *outStream, ISeqInStream *inStream,
+-    ISzAlloc *alloc, ISzAlloc *allocBig)
+-{
+-  CLzmaEnc *p = (CLzmaEnc *)pp;
+-  p->matchFinderBase.stream = inStream;
+-  p->needInit = 1;
+-  p->rc.outStream = outStream;
+-  return LzmaEnc_AllocAndInit(p, 0, alloc, allocBig);
+-}
+-
+-SRes LzmaEnc_PrepareForLzma2(CLzmaEncHandle pp,
+-    ISeqInStream *inStream, UInt32 keepWindowSize,
+-    ISzAlloc *alloc, ISzAlloc *allocBig)
+-{
+-  CLzmaEnc *p = (CLzmaEnc *)pp;
+-  p->matchFinderBase.stream = inStream;
+-  p->needInit = 1;
+-  return LzmaEnc_AllocAndInit(p, keepWindowSize, alloc, allocBig);
+-}
+-
+ static void LzmaEnc_SetInputBuf(CLzmaEnc *p, const Byte *src, SizeT srcLen)
+ {
+   p->matchFinderBase.directInput = 1;
+@@ -2064,7 +1992,7 @@ static void LzmaEnc_SetInputBuf(CLzmaEnc
+   p->matchFinderBase.directInputRem = srcLen;
+ }
+ 
+-SRes LzmaEnc_MemPrepare(CLzmaEncHandle pp, const Byte *src, SizeT srcLen,
++static SRes LzmaEnc_MemPrepare(CLzmaEncHandle pp, const Byte *src, SizeT srcLen,
+     UInt32 keepWindowSize, ISzAlloc *alloc, ISzAlloc *allocBig)
+ {
+   CLzmaEnc *p = (CLzmaEnc *)pp;
+@@ -2074,7 +2002,7 @@ SRes LzmaEnc_MemPrepare(CLzmaEncHandle p
+   return LzmaEnc_AllocAndInit(p, keepWindowSize, alloc, allocBig);
+ }
+ 
+-void LzmaEnc_Finish(CLzmaEncHandle pp)
++static void LzmaEnc_Finish(CLzmaEncHandle pp)
+ {
+   #ifndef _7ZIP_ST
+   CLzmaEnc *p = (CLzmaEnc *)pp;
+@@ -2107,53 +2035,6 @@ static size_t MyWrite(void *pp, const vo
+   return size;
+ }
+ 
+-
+-UInt32 LzmaEnc_GetNumAvailableBytes(CLzmaEncHandle pp)
+-{
+-  const CLzmaEnc *p = (CLzmaEnc *)pp;
+-  return p->matchFinder.GetNumAvailableBytes(p->matchFinderObj);
+-}
+-
+-const Byte *LzmaEnc_GetCurBuf(CLzmaEncHandle pp)
+-{
+-  const CLzmaEnc *p = (CLzmaEnc *)pp;
+-  return p->matchFinder.GetPointerToCurrentPos(p->matchFinderObj) - p->additionalOffset;
+-}
+-
+-SRes LzmaEnc_CodeOneMemBlock(CLzmaEncHandle pp, Bool reInit,
+-    Byte *dest, size_t *destLen, UInt32 desiredPackSize, UInt32 *unpackSize)
+-{
+-  CLzmaEnc *p = (CLzmaEnc *)pp;
+-  UInt64 nowPos64;
+-  SRes res;
+-  CSeqOutStreamBuf outStream;
+-
+-  outStream.funcTable.Write = MyWrite;
+-  outStream.data = dest;
+-  outStream.rem = *destLen;
+-  outStream.overflow = False;
+-
+-  p->writeEndMark = False;
+-  p->finished = False;
+-  p->result = SZ_OK;
+-
+-  if (reInit)
+-    LzmaEnc_Init(p);
+-  LzmaEnc_InitPrices(p);
+-  nowPos64 = p->nowPos64;
+-  RangeEnc_Init(&p->rc);
+-  p->rc.outStream = &outStream.funcTable;
+-
+-  res = LzmaEnc_CodeOneBlock(p, True, desiredPackSize, *unpackSize);
+-  
+-  *unpackSize = (UInt32)(p->nowPos64 - nowPos64);
+-  *destLen -= outStream.rem;
+-  if (outStream.overflow)
+-    return SZ_ERROR_OUTPUT_EOF;
+-
+-  return res;
+-}
+-
+ static SRes LzmaEnc_Encode2(CLzmaEnc *p, ICompressProgress *progress)
+ {
+   SRes res = SZ_OK;
+@@ -2184,13 +2065,6 @@ static SRes LzmaEnc_Encode2(CLzmaEnc *p,
+   return res;
+ }
+ 
+-SRes LzmaEnc_Encode(CLzmaEncHandle pp, ISeqOutStream *outStream, ISeqInStream *inStream, ICompressProgress *progress,
+-    ISzAlloc *alloc, ISzAlloc *allocBig)
+-{
+-  RINOK(LzmaEnc_Prepare(pp, outStream, inStream, alloc, allocBig));
+-  return LzmaEnc_Encode2((CLzmaEnc *)pp, progress);
+-}
+-
+ SRes LzmaEnc_WriteProperties(CLzmaEncHandle pp, Byte *props, SizeT *size)
+ {
+   CLzmaEnc *p = (CLzmaEnc *)pp;
+@@ -2247,25 +2121,3 @@ SRes LzmaEnc_MemEncode(CLzmaEncHandle pp
+     return SZ_ERROR_OUTPUT_EOF;
+   return res;
+ }
+-
+-SRes LzmaEncode(Byte *dest, SizeT *destLen, const Byte *src, SizeT srcLen,
+-    const CLzmaEncProps *props, Byte *propsEncoded, SizeT *propsSize, int writeEndMark,
+-    ICompressProgress *progress, ISzAlloc *alloc, ISzAlloc *allocBig)
+-{
+-  CLzmaEnc *p = (CLzmaEnc *)LzmaEnc_Create(alloc);
+-  SRes res;
+-  if (p == 0)
+-    return SZ_ERROR_MEM;
+-
+-  res = LzmaEnc_SetProps(p, props);
+-  if (res == SZ_OK)
+-  {
+-    res = LzmaEnc_WriteProperties(p, propsEncoded, propsSize);
+-    if (res == SZ_OK)
+-      res = LzmaEnc_MemEncode(p, dest, destLen, src, srcLen,
+-          writeEndMark, progress, alloc, allocBig);
+-  }
+-
+-  LzmaEnc_Destroy(p, alloc, allocBig);
+-  return res;
+-}
+--- a/include/linux/lzma/LzFind.h
++++ b/include/linux/lzma/LzFind.h
+@@ -55,11 +55,6 @@ typedef struct _CMatchFinder
+ 
+ #define Inline_MatchFinder_GetNumAvailableBytes(p) ((p)->streamPos - (p)->pos)
+ 
+-int MatchFinder_NeedMove(CMatchFinder *p);
+-Byte *MatchFinder_GetPointerToCurrentPos(CMatchFinder *p);
+-void MatchFinder_MoveBlock(CMatchFinder *p);
+-void MatchFinder_ReadIfRequired(CMatchFinder *p);
+-
+ void MatchFinder_Construct(CMatchFinder *p);
+ 
+ /* Conditions:
+@@ -70,12 +65,6 @@ int MatchFinder_Create(CMatchFinder *p,
+     UInt32 keepAddBufferBefore, UInt32 matchMaxLen, UInt32 keepAddBufferAfter,
+     ISzAlloc *alloc);
+ void MatchFinder_Free(CMatchFinder *p, ISzAlloc *alloc);
+-void MatchFinder_Normalize3(UInt32 subValue, CLzRef *items, UInt32 numItems);
+-void MatchFinder_ReduceOffsets(CMatchFinder *p, UInt32 subValue);
+-
+-UInt32 * GetMatchesSpec1(UInt32 lenLimit, UInt32 curMatch, UInt32 pos, const Byte *buffer, CLzRef *son,
+-    UInt32 _cyclicBufferPos, UInt32 _cyclicBufferSize, UInt32 _cutValue,
+-    UInt32 *distances, UInt32 maxLen);
+ 
+ /*
+ Conditions:
+@@ -102,12 +91,6 @@ typedef struct _IMatchFinder
+ 
+ void MatchFinder_CreateVTable(CMatchFinder *p, IMatchFinder *vTable);
+ 
+-void MatchFinder_Init(CMatchFinder *p);
+-UInt32 Bt3Zip_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances);
+-UInt32 Hc3Zip_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances);
+-void Bt3Zip_MatchFinder_Skip(CMatchFinder *p, UInt32 num);
+-void Hc3Zip_MatchFinder_Skip(CMatchFinder *p, UInt32 num);
+-
+ #ifdef __cplusplus
+ }
+ #endif
+--- a/lib/lzma/LzFind.c
++++ b/lib/lzma/LzFind.c
+@@ -14,9 +14,15 @@
+ 
+ #define kStartMaxLen 3
+ 
++#if 0
++#define DIRECT_INPUT	p->directInput
++#else
++#define DIRECT_INPUT	1
++#endif
++
+ static void LzInWindow_Free(CMatchFinder *p, ISzAlloc *alloc)
+ {
+-  if (!p->directInput)
++  if (!DIRECT_INPUT)
+   {
+     alloc->Free(alloc, p->bufferBase);
+     p->bufferBase = 0;
+@@ -28,7 +34,7 @@ static void LzInWindow_Free(CMatchFinder
+ static int LzInWindow_Create(CMatchFinder *p, UInt32 keepSizeReserv, ISzAlloc *alloc)
+ {
+   UInt32 blockSize = p->keepSizeBefore + p->keepSizeAfter + keepSizeReserv;
+-  if (p->directInput)
++  if (DIRECT_INPUT)
+   {
+     p->blockSize = blockSize;
+     return 1;
+@@ -42,12 +48,12 @@ static int LzInWindow_Create(CMatchFinde
+   return (p->bufferBase != 0);
+ }
+ 
+-Byte *MatchFinder_GetPointerToCurrentPos(CMatchFinder *p) { return p->buffer; }
+-Byte MatchFinder_GetIndexByte(CMatchFinder *p, Int32 index) { return p->buffer[index]; }
++static Byte *MatchFinder_GetPointerToCurrentPos(CMatchFinder *p) { return p->buffer; }
++static Byte MatchFinder_GetIndexByte(CMatchFinder *p, Int32 index) { return p->buffer[index]; }
+ 
+-UInt32 MatchFinder_GetNumAvailableBytes(CMatchFinder *p) { return p->streamPos - p->pos; }
++static UInt32 MatchFinder_GetNumAvailableBytes(CMatchFinder *p) { return p->streamPos - p->pos; }
+ 
+-void MatchFinder_ReduceOffsets(CMatchFinder *p, UInt32 subValue)
++static void MatchFinder_ReduceOffsets(CMatchFinder *p, UInt32 subValue)
+ {
+   p->posLimit -= subValue;
+   p->pos -= subValue;
+@@ -58,7 +64,7 @@ static void MatchFinder_ReadBlock(CMatch
+ {
+   if (p->streamEndWasReached || p->result != SZ_OK)
+     return;
+-  if (p->directInput)
++  if (DIRECT_INPUT)
+   {
+     UInt32 curSize = 0xFFFFFFFF - p->streamPos;
+     if (curSize > p->directInputRem)
+@@ -89,7 +95,7 @@ static void MatchFinder_ReadBlock(CMatch
+   }
+ }
+ 
+-void MatchFinder_MoveBlock(CMatchFinder *p)
++static void MatchFinder_MoveBlock(CMatchFinder *p)
+ {
+   memmove(p->bufferBase,
+     p->buffer - p->keepSizeBefore,
+@@ -97,22 +103,14 @@ void MatchFinder_MoveBlock(CMatchFinder
+   p->buffer = p->bufferBase + p->keepSizeBefore;
+ }
+ 
+-int MatchFinder_NeedMove(CMatchFinder *p)
++static int MatchFinder_NeedMove(CMatchFinder *p)
+ {
+-  if (p->directInput)
++  if (DIRECT_INPUT)
+     return 0;
+   /* if (p->streamEndWasReached) return 0; */
+   return ((size_t)(p->bufferBase + p->blockSize - p->buffer) <= p->keepSizeAfter);
+ }
+ 
+-void MatchFinder_ReadIfRequired(CMatchFinder *p)
+-{
+-  if (p->streamEndWasReached)
+-    return;
+-  if (p->keepSizeAfter >= p->streamPos - p->pos)
+-    MatchFinder_ReadBlock(p);
+-}
+-
+ static void MatchFinder_CheckAndMoveAndRead(CMatchFinder *p)
+ {
+   if (MatchFinder_NeedMove(p))
+@@ -268,7 +266,7 @@ static void MatchFinder_SetLimits(CMatch
+   p->posLimit = p->pos + limit;
+ }
+ 
+-void MatchFinder_Init(CMatchFinder *p)
++static void MatchFinder_Init(CMatchFinder *p)
+ {
+   UInt32 i;
+   for (i = 0; i < p->hashSizeSum; i++)
+@@ -287,7 +285,7 @@ static UInt32 MatchFinder_GetSubValue(CM
+   return (p->pos - p->historySize - 1) & kNormalizeMask;
+ }
+ 
+-void MatchFinder_Normalize3(UInt32 subValue, CLzRef *items, UInt32 numItems)
++static void MatchFinder_Normalize3(UInt32 subValue, CLzRef *items, UInt32 numItems)
+ {
+   UInt32 i;
+   for (i = 0; i < numItems; i++)
+@@ -319,38 +317,7 @@ static void MatchFinder_CheckLimits(CMat
+   MatchFinder_SetLimits(p);
+ }
+ 
+-static UInt32 * Hc_GetMatchesSpec(UInt32 lenLimit, UInt32 curMatch, UInt32 pos, const Byte *cur, CLzRef *son,
+-    UInt32 _cyclicBufferPos, UInt32 _cyclicBufferSize, UInt32 cutValue,
+-    UInt32 *distances, UInt32 maxLen)
+-{
+-  son[_cyclicBufferPos] = curMatch;
+-  for (;;)
+-  {
+-    UInt32 delta = pos - curMatch;
+-    if (cutValue-- == 0 || delta >= _cyclicBufferSize)
+-      return distances;
+-    {
+-      const Byte *pb = cur - delta;
+-      curMatch = son[_cyclicBufferPos - delta + ((delta > _cyclicBufferPos) ? _cyclicBufferSize : 0)];
+-      if (pb[maxLen] == cur[maxLen] && *pb == *cur)
+-      {
+-        UInt32 len = 0;
+-        while (++len != lenLimit)
+-          if (pb[len] != cur[len])
+-            break;
+-        if (maxLen < len)
+-        {
+-          *distances++ = maxLen = len;
+-          *distances++ = delta - 1;
+-          if (len == lenLimit)
+-            return distances;
+-        }
+-      }
+-    }
+-  }
+-}
+-
+-UInt32 * GetMatchesSpec1(UInt32 lenLimit, UInt32 curMatch, UInt32 pos, const Byte *cur, CLzRef *son,
++static UInt32 * GetMatchesSpec1(UInt32 lenLimit, UInt32 curMatch, UInt32 pos, const Byte *cur, CLzRef *son,
+     UInt32 _cyclicBufferPos, UInt32 _cyclicBufferSize, UInt32 cutValue,
+     UInt32 *distances, UInt32 maxLen)
+ {
+@@ -460,10 +427,10 @@ static void SkipMatchesSpec(UInt32 lenLi
+   p->buffer++; \
+   if (++p->pos == p->posLimit) MatchFinder_CheckLimits(p);
+ 
+-#define MOVE_POS_RET MOVE_POS return offset;
+-
+ static void MatchFinder_MovePos(CMatchFinder *p) { MOVE_POS; }
+ 
++#define MOVE_POS_RET MatchFinder_MovePos(p); return offset;
++
+ #define GET_MATCHES_HEADER2(minLen, ret_op) \
+   UInt32 lenLimit; UInt32 hashValue; const Byte *cur; UInt32 curMatch; \
+   lenLimit = p->lenLimit; { if (lenLimit < minLen) { MatchFinder_MovePos(p); ret_op; }} \
+@@ -479,62 +446,7 @@ static void MatchFinder_MovePos(CMatchFi
+   distances + offset, maxLen) - distances); MOVE_POS_RET;
+ 
+ #define SKIP_FOOTER \
+-  SkipMatchesSpec(lenLimit, curMatch, MF_PARAMS(p)); MOVE_POS;
+-
+-static UInt32 Bt2_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances)
+-{
+-  UInt32 offset;
+-  GET_MATCHES_HEADER(2)
+-  HASH2_CALC;
+-  curMatch = p->hash[hashValue];
+-  p->hash[hashValue] = p->pos;
+-  offset = 0;
+-  GET_MATCHES_FOOTER(offset, 1)
+-}
+-
+-UInt32 Bt3Zip_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances)
+-{
+-  UInt32 offset;
+-  GET_MATCHES_HEADER(3)
+-  HASH_ZIP_CALC;
+-  curMatch = p->hash[hashValue];
+-  p->hash[hashValue] = p->pos;
+-  offset = 0;
+-  GET_MATCHES_FOOTER(offset, 2)
+-}
+-
+-static UInt32 Bt3_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances)
+-{
+-  UInt32 hash2Value, delta2, maxLen, offset;
+-  GET_MATCHES_HEADER(3)
+-
+-  HASH3_CALC;
+-
+-  delta2 = p->pos - p->hash[hash2Value];
+-  curMatch = p->hash[kFix3HashSize + hashValue];
+-  
+-  p->hash[hash2Value] =
+-  p->hash[kFix3HashSize + hashValue] = p->pos;
+-
+-
+-  maxLen = 2;
+-  offset = 0;
+-  if (delta2 < p->cyclicBufferSize && *(cur - delta2) == *cur)
+-  {
+-    for (; maxLen != lenLimit; maxLen++)
+-      if (cur[(ptrdiff_t)maxLen - delta2] != cur[maxLen])
+-        break;
+-    distances[0] = maxLen;
+-    distances[1] = delta2 - 1;
+-    offset = 2;
+-    if (maxLen == lenLimit)
+-    {
+-      SkipMatchesSpec(lenLimit, curMatch, MF_PARAMS(p));
+-      MOVE_POS_RET;
+-    }
+-  }
+-  GET_MATCHES_FOOTER(offset, maxLen)
+-}
++  SkipMatchesSpec(lenLimit, curMatch, MF_PARAMS(p)); MatchFinder_MovePos(p);
+ 
+ static UInt32 Bt4_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances)
+ {
+@@ -583,108 +495,6 @@ static UInt32 Bt4_MatchFinder_GetMatches
+   GET_MATCHES_FOOTER(offset, maxLen)
+ }
+ 
+-static UInt32 Hc4_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances)
+-{
+-  UInt32 hash2Value, hash3Value, delta2, delta3, maxLen, offset;
+-  GET_MATCHES_HEADER(4)
+-
+-  HASH4_CALC;
+-
+-  delta2 = p->pos - p->hash[                hash2Value];
+-  delta3 = p->pos - p->hash[kFix3HashSize + hash3Value];
+-  curMatch = p->hash[kFix4HashSize + hashValue];
+-
+-  p->hash[                hash2Value] =
+-  p->hash[kFix3HashSize + hash3Value] =
+-  p->hash[kFix4HashSize + hashValue] = p->pos;
+-
+-  maxLen = 1;
+-  offset = 0;
+-  if (delta2 < p->cyclicBufferSize && *(cur - delta2) == *cur)
+-  {
+-    distances[0] = maxLen = 2;
+-    distances[1] = delta2 - 1;
+-    offset = 2;
+-  }
+-  if (delta2 != delta3 && delta3 < p->cyclicBufferSize && *(cur - delta3) == *cur)
+-  {
+-    maxLen = 3;
+-    distances[offset + 1] = delta3 - 1;
+-    offset += 2;
+-    delta2 = delta3;
+-  }
+-  if (offset != 0)
+-  {
+-    for (; maxLen != lenLimit; maxLen++)
+-      if (cur[(ptrdiff_t)maxLen - delta2] != cur[maxLen])
+-        break;
+-    distances[offset - 2] = maxLen;
+-    if (maxLen == lenLimit)
+-    {
+-      p->son[p->cyclicBufferPos] = curMatch;
+-      MOVE_POS_RET;
+-    }
+-  }
+-  if (maxLen < 3)
+-    maxLen = 3;
+-  offset = (UInt32)(Hc_GetMatchesSpec(lenLimit, curMatch, MF_PARAMS(p),
+-    distances + offset, maxLen) - (distances));
+-  MOVE_POS_RET
+-}
+-
+-UInt32 Hc3Zip_MatchFinder_GetMatches(CMatchFinder *p, UInt32 *distances)
+-{
+-  UInt32 offset;
+-  GET_MATCHES_HEADER(3)
+-  HASH_ZIP_CALC;
+-  curMatch = p->hash[hashValue];
+-  p->hash[hashValue] = p->pos;
+-  offset = (UInt32)(Hc_GetMatchesSpec(lenLimit, curMatch, MF_PARAMS(p),
+-    distances, 2) - (distances));
+-  MOVE_POS_RET
+-}
+-
+-static void Bt2_MatchFinder_Skip(CMatchFinder *p, UInt32 num)
+-{
+-  do
+-  {
+-    SKIP_HEADER(2)
+-    HASH2_CALC;
+-    curMatch = p->hash[hashValue];
+-    p->hash[hashValue] = p->pos;
+-    SKIP_FOOTER
+-  }
+-  while (--num != 0);
+-}
+-
+-void Bt3Zip_MatchFinder_Skip(CMatchFinder *p, UInt32 num)
+-{
+-  do
+-  {
+-    SKIP_HEADER(3)
+-    HASH_ZIP_CALC;
+-    curMatch = p->hash[hashValue];
+-    p->hash[hashValue] = p->pos;
+-    SKIP_FOOTER
+-  }
+-  while (--num != 0);
+-}
+-
+-static void Bt3_MatchFinder_Skip(CMatchFinder *p, UInt32 num)
+-{
+-  do
+-  {
+-    UInt32 hash2Value;
+-    SKIP_HEADER(3)
+-    HASH3_CALC;
+-    curMatch = p->hash[kFix3HashSize + hashValue];
+-    p->hash[hash2Value] =
+-    p->hash[kFix3HashSize + hashValue] = p->pos;
+-    SKIP_FOOTER
+-  }
+-  while (--num != 0);
+-}
+-
+ static void Bt4_MatchFinder_Skip(CMatchFinder *p, UInt32 num)
+ {
+   do
+@@ -701,61 +511,12 @@ static void Bt4_MatchFinder_Skip(CMatchF
+   while (--num != 0);
+ }
+ 
+-static void Hc4_MatchFinder_Skip(CMatchFinder *p, UInt32 num)
+-{
+-  do
+-  {
+-    UInt32 hash2Value, hash3Value;
+-    SKIP_HEADER(4)
+-    HASH4_CALC;
+-    curMatch = p->hash[kFix4HashSize + hashValue];
+-    p->hash[                hash2Value] =
+-    p->hash[kFix3HashSize + hash3Value] =
+-    p->hash[kFix4HashSize + hashValue] = p->pos;
+-    p->son[p->cyclicBufferPos] = curMatch;
+-    MOVE_POS
+-  }
+-  while (--num != 0);
+-}
+-
+-void Hc3Zip_MatchFinder_Skip(CMatchFinder *p, UInt32 num)
+-{
+-  do
+-  {
+-    SKIP_HEADER(3)
+-    HASH_ZIP_CALC;
+-    curMatch = p->hash[hashValue];
+-    p->hash[hashValue] = p->pos;
+-    p->son[p->cyclicBufferPos] = curMatch;
+-    MOVE_POS
+-  }
+-  while (--num != 0);
+-}
+-
+ void MatchFinder_CreateVTable(CMatchFinder *p, IMatchFinder *vTable)
+ {
+   vTable->Init = (Mf_Init_Func)MatchFinder_Init;
+   vTable->GetIndexByte = (Mf_GetIndexByte_Func)MatchFinder_GetIndexByte;
+   vTable->GetNumAvailableBytes = (Mf_GetNumAvailableBytes_Func)MatchFinder_GetNumAvailableBytes;
+   vTable->GetPointerToCurrentPos = (Mf_GetPointerToCurrentPos_Func)MatchFinder_GetPointerToCurrentPos;
+-  if (!p->btMode)
+-  {
+-    vTable->GetMatches = (Mf_GetMatches_Func)Hc4_MatchFinder_GetMatches;
+-    vTable->Skip = (Mf_Skip_Func)Hc4_MatchFinder_Skip;
+-  }
+-  else if (p->numHashBytes == 2)
+-  {
+-    vTable->GetMatches = (Mf_GetMatches_Func)Bt2_MatchFinder_GetMatches;
+-    vTable->Skip = (Mf_Skip_Func)Bt2_MatchFinder_Skip;
+-  }
+-  else if (p->numHashBytes == 3)
+-  {
+-    vTable->GetMatches = (Mf_GetMatches_Func)Bt3_MatchFinder_GetMatches;
+-    vTable->Skip = (Mf_Skip_Func)Bt3_MatchFinder_Skip;
+-  }
+-  else
+-  {
+-    vTable->GetMatches = (Mf_GetMatches_Func)Bt4_MatchFinder_GetMatches;
+-    vTable->Skip = (Mf_Skip_Func)Bt4_MatchFinder_Skip;
+-  }
++  vTable->GetMatches = (Mf_GetMatches_Func)Bt4_MatchFinder_GetMatches;
++  vTable->Skip = (Mf_Skip_Func)Bt4_MatchFinder_Skip;
+ }
diff --git a/target/linux/generic/patches-4.3/532-jffs2_eofdetect.patch b/target/linux/generic/patches-4.3/532-jffs2_eofdetect.patch
new file mode 100644
index 0000000..9cbe183
--- /dev/null
+++ b/target/linux/generic/patches-4.3/532-jffs2_eofdetect.patch
@@ -0,0 +1,56 @@
+--- a/fs/jffs2/build.c
++++ b/fs/jffs2/build.c
+@@ -114,6 +114,16 @@ static int jffs2_build_filesystem(struct
+ 	dbg_fsbuild("scanned flash completely\n");
+ 	jffs2_dbg_dump_block_lists_nolock(c);
+ 
++	if (c->flags & (1 << 7)) {
++		printk("%s(): unlocking the mtd device... ", __func__);
++		mtd_unlock(c->mtd, 0, c->mtd->size);
++		printk("done.\n");
++
++		printk("%s(): erasing all blocks after the end marker... ", __func__);
++		jffs2_erase_pending_blocks(c, -1);
++		printk("done.\n");
++	}
++
+ 	dbg_fsbuild("pass 1 starting\n");
+ 	c->flags |= JFFS2_SB_FLAG_BUILDING;
+ 	/* Now scan the directory tree, increasing nlink according to every dirent found. */
+--- a/fs/jffs2/scan.c
++++ b/fs/jffs2/scan.c
+@@ -148,8 +148,14 @@ int jffs2_scan_medium(struct jffs2_sb_in
+ 		/* reset summary info for next eraseblock scan */
+ 		jffs2_sum_reset_collected(s);
+ 
+-		ret = jffs2_scan_eraseblock(c, jeb, buf_size?flashbuf:(flashbuf+jeb->offset),
+-						buf_size, s);
++		if (c->flags & (1 << 7)) {
++			if (mtd_block_isbad(c->mtd, jeb->offset))
++				ret = BLK_STATE_BADBLOCK;
++			else
++				ret = BLK_STATE_ALLFF;
++		} else
++			ret = jffs2_scan_eraseblock(c, jeb, buf_size?flashbuf:(flashbuf+jeb->offset),
++							buf_size, s);
+ 
+ 		if (ret < 0)
+ 			goto out;
+@@ -561,6 +567,17 @@ full_scan:
+ 			return err;
+ 	}
+ 
++	if ((buf[0] == 0xde) &&
++		(buf[1] == 0xad) &&
++		(buf[2] == 0xc0) &&
++		(buf[3] == 0xde)) {
++		/* end of filesystem. erase everything after this point */
++		printk("%s(): End of filesystem marker found at 0x%x\n", __func__, jeb->offset);
++		c->flags |= (1 << 7);
++
++		return BLK_STATE_ALLFF;
++	}
++
+ 	/* We temporarily use 'ofs' as a pointer into the buffer/jeb */
+ 	ofs = 0;
+ 	max_ofs = EMPTY_SCAN_SIZE(c->sector_size);
diff --git a/target/linux/generic/patches-4.3/540-crypto-xz-decompression-support.patch b/target/linux/generic/patches-4.3/540-crypto-xz-decompression-support.patch
new file mode 100644
index 0000000..4e385b6
--- /dev/null
+++ b/target/linux/generic/patches-4.3/540-crypto-xz-decompression-support.patch
@@ -0,0 +1,146 @@
+--- a/crypto/Kconfig
++++ b/crypto/Kconfig
+@@ -1536,6 +1536,13 @@ config CRYPTO_LZ4HC
+ 	help
+ 	  This is the LZ4 high compression mode algorithm.
+ 
++config CRYPTO_XZ
++	tristate "XZ compression algorithm"
++	select CRYPTO_ALGAPI
++	select XZ_DEC
++	help
++	  This is the XZ algorithm. Only decompression is supported for now.
++
+ comment "Random Number Generation"
+ 
+ config CRYPTO_ANSI_CPRNG
+--- a/crypto/Makefile
++++ b/crypto/Makefile
+@@ -103,6 +103,7 @@ obj-$(CONFIG_CRYPTO_AUTHENC) += authenc.
+ obj-$(CONFIG_CRYPTO_LZO) += lzo.o
+ obj-$(CONFIG_CRYPTO_LZ4) += lz4.o
+ obj-$(CONFIG_CRYPTO_LZ4HC) += lz4hc.o
++obj-$(CONFIG_CRYPTO_XZ) += xz.o
+ obj-$(CONFIG_CRYPTO_842) += 842.o
+ obj-$(CONFIG_CRYPTO_RNG2) += rng.o
+ obj-$(CONFIG_CRYPTO_ANSI_CPRNG) += ansi_cprng.o
+--- /dev/null
++++ b/crypto/xz.c
+@@ -0,0 +1,117 @@
++/*
++ * Cryptographic API.
++ *
++ * XZ decompression support.
++ *
++ * Copyright (c) 2012 Gabor Juhos <juhosg@openwrt.org>
++ *
++ * This program is free software; you can redistribute it and/or modify it
++ * under the terms of the GNU General Public License version 2 as published by
++ * the Free Software Foundation.
++ *
++ */
++#include <linux/init.h>
++#include <linux/module.h>
++#include <linux/crypto.h>
++#include <linux/xz.h>
++#include <linux/interrupt.h>
++#include <linux/mm.h>
++#include <linux/net.h>
++
++struct xz_comp_ctx {
++	struct xz_dec	*decomp_state;
++	struct xz_buf	decomp_buf;
++};
++
++static int crypto_xz_decomp_init(struct xz_comp_ctx *ctx)
++{
++	ctx->decomp_state = xz_dec_init(XZ_SINGLE, 0);
++	if (!ctx->decomp_state)
++		return -ENOMEM;
++
++	return 0;
++}
++
++static void crypto_xz_decomp_exit(struct xz_comp_ctx *ctx)
++{
++	xz_dec_end(ctx->decomp_state);
++}
++
++static int crypto_xz_init(struct crypto_tfm *tfm)
++{
++	struct xz_comp_ctx *ctx = crypto_tfm_ctx(tfm);
++
++	return crypto_xz_decomp_init(ctx);
++}
++
++static void crypto_xz_exit(struct crypto_tfm *tfm)
++{
++	struct xz_comp_ctx *ctx = crypto_tfm_ctx(tfm);
++
++	crypto_xz_decomp_exit(ctx);
++}
++
++static int crypto_xz_compress(struct crypto_tfm *tfm, const u8 *src,
++			      unsigned int slen, u8 *dst, unsigned int *dlen)
++{
++	return -EOPNOTSUPP;
++}
++
++static int crypto_xz_decompress(struct crypto_tfm *tfm, const u8 *src,
++				unsigned int slen, u8 *dst, unsigned int *dlen)
++{
++	struct xz_comp_ctx *dctx = crypto_tfm_ctx(tfm);
++	struct xz_buf *xz_buf = &dctx->decomp_buf;
++	int ret;
++
++	memset(xz_buf, '\0', sizeof(struct xz_buf));
++
++	xz_buf->in = (u8 *) src;
++	xz_buf->in_pos = 0;
++	xz_buf->in_size = slen;
++	xz_buf->out = (u8 *) dst;
++	xz_buf->out_pos = 0;
++	xz_buf->out_size = *dlen;
++
++	ret = xz_dec_run(dctx->decomp_state, xz_buf);
++	if (ret != XZ_STREAM_END) {
++		ret = -EINVAL;
++		goto out;
++	}
++
++	*dlen = xz_buf->out_pos;
++	ret = 0;
++
++out:
++	return ret;
++}
++
++static struct crypto_alg crypto_xz_alg = {
++	.cra_name		= "xz",
++	.cra_flags		= CRYPTO_ALG_TYPE_COMPRESS,
++	.cra_ctxsize		= sizeof(struct xz_comp_ctx),
++	.cra_module		= THIS_MODULE,
++	.cra_list		= LIST_HEAD_INIT(crypto_xz_alg.cra_list),
++	.cra_init		= crypto_xz_init,
++	.cra_exit		= crypto_xz_exit,
++	.cra_u			= { .compress = {
++	.coa_compress 		= crypto_xz_compress,
++	.coa_decompress  	= crypto_xz_decompress } }
++};
++
++static int __init crypto_xz_mod_init(void)
++{
++	return crypto_register_alg(&crypto_xz_alg);
++}
++
++static void __exit crypto_xz_mod_exit(void)
++{
++	crypto_unregister_alg(&crypto_xz_alg);
++}
++
++module_init(crypto_xz_mod_init);
++module_exit(crypto_xz_mod_exit);
++
++MODULE_LICENSE("GPL v2");
++MODULE_DESCRIPTION("Crypto XZ decompression support");
++MODULE_AUTHOR("Gabor Juhos <juhosg@openwrt.org>");
diff --git a/target/linux/generic/patches-4.3/541-ubifs-xz-decompression-support.patch b/target/linux/generic/patches-4.3/541-ubifs-xz-decompression-support.patch
new file mode 100644
index 0000000..f85689c
--- /dev/null
+++ b/target/linux/generic/patches-4.3/541-ubifs-xz-decompression-support.patch
@@ -0,0 +1,92 @@
+--- a/fs/ubifs/Kconfig
++++ b/fs/ubifs/Kconfig
+@@ -5,8 +5,10 @@ config UBIFS_FS
+ 	select CRYPTO if UBIFS_FS_ADVANCED_COMPR
+ 	select CRYPTO if UBIFS_FS_LZO
+ 	select CRYPTO if UBIFS_FS_ZLIB
++	select CRYPTO if UBIFS_FS_XZ
+ 	select CRYPTO_LZO if UBIFS_FS_LZO
+ 	select CRYPTO_DEFLATE if UBIFS_FS_ZLIB
++	select CRYPTO_XZ if UBIFS_FS_XZ
+ 	depends on MTD_UBI
+ 	help
+ 	  UBIFS is a file system for flash devices which works on top of UBI.
+@@ -35,3 +37,12 @@ config UBIFS_FS_ZLIB
+ 	default y
+ 	help
+ 	  Zlib compresses better than LZO but it is slower. Say 'Y' if unsure.
++
++config UBIFS_FS_XZ
++	bool "XZ decompression support" if UBIFS_FS_ADVANCED_COMPR
++	depends on UBIFS_FS
++	default y
++	help
++	  XZ compresses better the ZLIB but it is slower..
++	  Say 'Y' if unsure.
++
+--- a/fs/ubifs/compress.c
++++ b/fs/ubifs/compress.c
+@@ -71,6 +71,24 @@ static struct ubifs_compressor zlib_comp
+ };
+ #endif
+ 
++#ifdef CONFIG_UBIFS_FS_XZ
++static DEFINE_MUTEX(xz_enc_mutex);
++static DEFINE_MUTEX(xz_dec_mutex);
++
++static struct ubifs_compressor xz_compr = {
++	.compr_type = UBIFS_COMPR_XZ,
++	.comp_mutex = &xz_enc_mutex,
++	.decomp_mutex = &xz_dec_mutex,
++	.name = "xz",
++	.capi_name = "xz",
++};
++#else
++static struct ubifs_compressor xz_compr = {
++	.compr_type = UBIFS_COMPR_XZ,
++	.name = "xz",
++};
++#endif
++
+ /* All UBIFS compressors */
+ struct ubifs_compressor *ubifs_compressors[UBIFS_COMPR_TYPES_CNT];
+ 
+@@ -232,9 +250,15 @@ int __init ubifs_compressors_init(void)
+ 	if (err)
+ 		goto out_lzo;
+ 
++	err = compr_init(&xz_compr);
++	if (err)
++		goto out_zlib;
++
+ 	ubifs_compressors[UBIFS_COMPR_NONE] = &none_compr;
+ 	return 0;
+ 
++out_zlib:
++	compr_exit(&zlib_compr);
+ out_lzo:
+ 	compr_exit(&lzo_compr);
+ 	return err;
+@@ -247,4 +271,5 @@ void ubifs_compressors_exit(void)
+ {
+ 	compr_exit(&lzo_compr);
+ 	compr_exit(&zlib_compr);
++	compr_exit(&xz_compr);
+ }
+--- a/fs/ubifs/ubifs-media.h
++++ b/fs/ubifs/ubifs-media.h
+@@ -332,12 +332,14 @@ enum {
+  * UBIFS_COMPR_NONE: no compression
+  * UBIFS_COMPR_LZO: LZO compression
+  * UBIFS_COMPR_ZLIB: ZLIB compression
++ * UBIFS_COMPR_XZ: XZ compression
+  * UBIFS_COMPR_TYPES_CNT: count of supported compression types
+  */
+ enum {
+ 	UBIFS_COMPR_NONE,
+ 	UBIFS_COMPR_LZO,
+ 	UBIFS_COMPR_ZLIB,
++	UBIFS_COMPR_XZ,
+ 	UBIFS_COMPR_TYPES_CNT,
+ };
+ 
diff --git a/target/linux/generic/patches-4.3/551-ubifs-fix-default-compression-selection.patch b/target/linux/generic/patches-4.3/551-ubifs-fix-default-compression-selection.patch
new file mode 100644
index 0000000..1b0f307
--- /dev/null
+++ b/target/linux/generic/patches-4.3/551-ubifs-fix-default-compression-selection.patch
@@ -0,0 +1,29 @@
+--- a/fs/ubifs/sb.c
++++ b/fs/ubifs/sb.c
+@@ -63,6 +63,17 @@
+ /* Default time granularity in nanoseconds */
+ #define DEFAULT_TIME_GRAN 1000000000
+ 
++static int get_default_compressor(void)
++{
++	if (ubifs_compr_present(UBIFS_COMPR_LZO))
++		return UBIFS_COMPR_LZO;
++
++	if (ubifs_compr_present(UBIFS_COMPR_ZLIB))
++		return UBIFS_COMPR_ZLIB;
++
++	return UBIFS_COMPR_NONE;
++}
++
+ /**
+  * create_default_filesystem - format empty UBI volume.
+  * @c: UBIFS file-system description object
+@@ -183,7 +194,7 @@ static int create_default_filesystem(str
+ 	if (c->mount_opts.override_compr)
+ 		sup->default_compr = cpu_to_le16(c->mount_opts.compr_type);
+ 	else
+-		sup->default_compr = cpu_to_le16(UBIFS_COMPR_LZO);
++		sup->default_compr = cpu_to_le16(get_default_compressor());
+ 
+ 	generate_random_uuid(sup->uuid);
+ 
diff --git a/target/linux/generic/patches-4.3/600-netfilter_conntrack_flush.patch b/target/linux/generic/patches-4.3/600-netfilter_conntrack_flush.patch
new file mode 100644
index 0000000..8794739
--- /dev/null
+++ b/target/linux/generic/patches-4.3/600-netfilter_conntrack_flush.patch
@@ -0,0 +1,86 @@
+--- a/net/netfilter/nf_conntrack_standalone.c
++++ b/net/netfilter/nf_conntrack_standalone.c
+@@ -17,6 +17,7 @@
+ #include <linux/percpu.h>
+ #include <linux/netdevice.h>
+ #include <linux/security.h>
++#include <linux/inet.h>
+ #include <net/net_namespace.h>
+ #ifdef CONFIG_SYSCTL
+ #include <linux/sysctl.h>
+@@ -288,10 +289,66 @@ static int ct_open(struct inode *inode,
+ 			sizeof(struct ct_iter_state));
+ }
+ 
++struct kill_request {
++	u16 family;
++	union nf_inet_addr addr;
++};
++
++static int kill_matching(struct nf_conn *i, void *data)
++{
++	struct kill_request *kr = data;
++	struct nf_conntrack_tuple *t1 = &i->tuplehash[IP_CT_DIR_ORIGINAL].tuple;
++	struct nf_conntrack_tuple *t2 = &i->tuplehash[IP_CT_DIR_REPLY].tuple;
++
++	if (!kr->family)
++		return 1;
++
++	if (t1->src.l3num != kr->family)
++		return 0;
++
++	return (nf_inet_addr_cmp(&kr->addr, &t1->src.u3) ||
++	        nf_inet_addr_cmp(&kr->addr, &t1->dst.u3) ||
++	        nf_inet_addr_cmp(&kr->addr, &t2->src.u3) ||
++	        nf_inet_addr_cmp(&kr->addr, &t2->dst.u3));
++}
++
++static ssize_t ct_file_write(struct file *file, const char __user *buf,
++			     size_t count, loff_t *ppos)
++{
++	struct seq_file *seq = file->private_data;
++	struct net *net = seq_file_net(seq);
++	struct kill_request kr = { };
++	char req[INET6_ADDRSTRLEN] = { };
++
++	if (count == 0)
++		return 0;
++
++	if (count >= INET6_ADDRSTRLEN)
++		count = INET6_ADDRSTRLEN - 1;
++
++	if (copy_from_user(req, buf, count))
++		return -EFAULT;
++
++	if (strnchr(req, count, ':')) {
++		kr.family = AF_INET6;
++		if (!in6_pton(req, count, (void *)&kr.addr, '\n', NULL))
++			return -EINVAL;
++	} else if (strnchr(req, count, '.')) {
++		kr.family = AF_INET;
++		if (!in4_pton(req, count, (void *)&kr.addr, '\n', NULL))
++			return -EINVAL;
++	}
++
++	nf_ct_iterate_cleanup(net, kill_matching, &kr, 0, 0);
++
++	return count;
++}
++
+ static const struct file_operations ct_file_ops = {
+ 	.owner   = THIS_MODULE,
+ 	.open    = ct_open,
+ 	.read    = seq_read,
++	.write	 = ct_file_write,
+ 	.llseek  = seq_lseek,
+ 	.release = seq_release_net,
+ };
+@@ -393,7 +450,7 @@ static int nf_conntrack_standalone_init_
+ {
+ 	struct proc_dir_entry *pde;
+ 
+-	pde = proc_create("nf_conntrack", 0440, net->proc_net, &ct_file_ops);
++	pde = proc_create("nf_conntrack", 0660, net->proc_net, &ct_file_ops);
+ 	if (!pde)
+ 		goto out_nf_conntrack;
+ 
diff --git a/target/linux/generic/patches-4.3/610-netfilter_match_bypass_default_checks.patch b/target/linux/generic/patches-4.3/610-netfilter_match_bypass_default_checks.patch
new file mode 100644
index 0000000..c7908a3
--- /dev/null
+++ b/target/linux/generic/patches-4.3/610-netfilter_match_bypass_default_checks.patch
@@ -0,0 +1,93 @@
+--- a/include/uapi/linux/netfilter_ipv4/ip_tables.h
++++ b/include/uapi/linux/netfilter_ipv4/ip_tables.h
+@@ -87,6 +87,7 @@ struct ipt_ip {
+ #define IPT_F_FRAG		0x01	/* Set if rule is a fragment rule */
+ #define IPT_F_GOTO		0x02	/* Set if jump is a goto */
+ #define IPT_F_MASK		0x03	/* All possible flag bits mask. */
++#define IPT_F_NO_DEF_MATCH	0x80	/* Internal: no default match rules present */
+ 
+ /* Values for "inv" field in struct ipt_ip. */
+ #define IPT_INV_VIA_IN		0x01	/* Invert the sense of IN IFACE. */
+--- a/net/ipv4/netfilter/ip_tables.c
++++ b/net/ipv4/netfilter/ip_tables.c
+@@ -82,6 +82,9 @@ ip_packet_match(const struct iphdr *ip,
+ 
+ #define FWINV(bool, invflg) ((bool) ^ !!(ipinfo->invflags & (invflg)))
+ 
++	if (ipinfo->flags & IPT_F_NO_DEF_MATCH)
++		return true;
++
+ 	if (FWINV((ip->saddr&ipinfo->smsk.s_addr) != ipinfo->src.s_addr,
+ 		  IPT_INV_SRCIP) ||
+ 	    FWINV((ip->daddr&ipinfo->dmsk.s_addr) != ipinfo->dst.s_addr,
+@@ -135,6 +138,29 @@ ip_packet_match(const struct iphdr *ip,
+ 	return true;
+ }
+ 
++static void
++ip_checkdefault(struct ipt_ip *ip)
++{
++	static const char iface_mask[IFNAMSIZ] = {};
++
++	if (ip->invflags || ip->flags & IPT_F_FRAG)
++		return;
++
++	if (memcmp(ip->iniface_mask, iface_mask, IFNAMSIZ) != 0)
++		return;
++
++	if (memcmp(ip->outiface_mask, iface_mask, IFNAMSIZ) != 0)
++		return;
++
++	if (ip->smsk.s_addr || ip->dmsk.s_addr)
++		return;
++
++	if (ip->proto)
++		return;
++
++	ip->flags |= IPT_F_NO_DEF_MATCH;
++}
++
+ static bool
+ ip_checkentry(const struct ipt_ip *ip)
+ {
+@@ -568,7 +594,7 @@ static void cleanup_match(struct xt_entr
+ }
+ 
+ static int
+-check_entry(const struct ipt_entry *e, const char *name)
++check_entry(struct ipt_entry *e, const char *name)
+ {
+ 	const struct xt_entry_target *t;
+ 
+@@ -577,6 +603,8 @@ check_entry(const struct ipt_entry *e, c
+ 		return -EINVAL;
+ 	}
+ 
++	ip_checkdefault(&e->ip);
++
+ 	if (e->target_offset + sizeof(struct xt_entry_target) >
+ 	    e->next_offset)
+ 		return -EINVAL;
+@@ -943,6 +971,7 @@ copy_entries_to_user(unsigned int total_
+ 	const struct xt_table_info *private = table->private;
+ 	int ret = 0;
+ 	const void *loc_cpu_entry;
++	u8 flags;
+ 
+ 	counters = alloc_counters(table);
+ 	if (IS_ERR(counters))
+@@ -969,6 +998,14 @@ copy_entries_to_user(unsigned int total_
+ 			ret = -EFAULT;
+ 			goto free_counters;
+ 		}
++
++		flags = e->ip.flags & IPT_F_MASK;
++		if (copy_to_user(userptr + off
++				 + offsetof(struct ipt_entry, ip.flags),
++				 &flags, sizeof(flags)) != 0) {
++			ret = -EFAULT;
++			goto free_counters;
++		}
+ 
+ 		for (i = sizeof(struct ipt_entry);
+ 		     i < e->target_offset;
diff --git a/target/linux/generic/patches-4.3/611-netfilter_match_bypass_default_table.patch b/target/linux/generic/patches-4.3/611-netfilter_match_bypass_default_table.patch
new file mode 100644
index 0000000..c438519
--- /dev/null
+++ b/target/linux/generic/patches-4.3/611-netfilter_match_bypass_default_table.patch
@@ -0,0 +1,106 @@
+--- a/net/ipv4/netfilter/ip_tables.c
++++ b/net/ipv4/netfilter/ip_tables.c
+@@ -308,6 +308,33 @@ struct ipt_entry *ipt_next_entry(const s
+ 	return (void *)entry + entry->next_offset;
+ }
+ 
++static bool
++ipt_handle_default_rule(struct ipt_entry *e, unsigned int *verdict)
++{
++	struct xt_entry_target *t;
++	struct xt_standard_target *st;
++
++	if (e->target_offset != sizeof(struct ipt_entry))
++		return false;
++
++	if (!(e->ip.flags & IPT_F_NO_DEF_MATCH))
++		return false;
++
++	t = ipt_get_target(e);
++	if (t->u.kernel.target->target)
++		return false;
++
++	st = (struct xt_standard_target *) t;
++	if (st->verdict == XT_RETURN)
++		return false;
++
++	if (st->verdict >= 0)
++		return false;
++
++	*verdict = (unsigned)(-st->verdict) - 1;
++	return true;
++}
++
+ /* Returns one of the generic firewall policies, like NF_ACCEPT. */
+ unsigned int
+ ipt_do_table(struct sk_buff *skb,
+@@ -328,27 +355,8 @@ ipt_do_table(struct sk_buff *skb,
+ 	unsigned int addend;
+ 
+ 	/* Initialization */
+-	stackidx = 0;
+-	ip = ip_hdr(skb);
+-	indev = state->in ? state->in->name : nulldevname;
+-	outdev = state->out ? state->out->name : nulldevname;
+-	/* We handle fragments by dealing with the first fragment as
+-	 * if it was a normal packet.  All other fragments are treated
+-	 * normally, except that they will NEVER match rules that ask
+-	 * things we don't know, ie. tcp syn flag or ports).  If the
+-	 * rule is also a fragment-specific rule, non-fragments won't
+-	 * match it. */
+-	acpar.fragoff = ntohs(ip->frag_off) & IP_OFFSET;
+-	acpar.thoff   = ip_hdrlen(skb);
+-	acpar.hotdrop = false;
+-	acpar.in      = state->in;
+-	acpar.out     = state->out;
+-	acpar.family  = NFPROTO_IPV4;
+-	acpar.hooknum = hook;
+-
+ 	IP_NF_ASSERT(table->valid_hooks & (1 << hook));
+ 	local_bh_disable();
+-	addend = xt_write_recseq_begin();
+ 	private = table->private;
+ 	cpu        = smp_processor_id();
+ 	/*
+@@ -357,6 +365,20 @@ ipt_do_table(struct sk_buff *skb,
+ 	 */
+ 	smp_read_barrier_depends();
+ 	table_base = private->entries;
++
++	e = get_entry(table_base, private->hook_entry[hook]);
++	if (ipt_handle_default_rule(e, &verdict)) {
++		ADD_COUNTER(e->counters, skb->len, 1);
++		local_bh_enable();
++		return verdict;
++	}
++
++	stackidx = 0;
++	ip = ip_hdr(skb);
++	indev = state->in ? state->in->name : nulldevname;
++	outdev = state->out ? state->out->name : nulldevname;
++
++	addend = xt_write_recseq_begin();
+ 	jumpstack  = (struct ipt_entry **)private->jumpstack[cpu];
+ 
+ 	/* Switch to alternate jumpstack if we're being invoked via TEE.
+@@ -369,7 +391,19 @@ ipt_do_table(struct sk_buff *skb,
+ 	if (static_key_false(&xt_tee_enabled))
+ 		jumpstack += private->stacksize * __this_cpu_read(nf_skb_duplicated);
+ 
+-	e = get_entry(table_base, private->hook_entry[hook]);
++	/* We handle fragments by dealing with the first fragment as
++	 * if it was a normal packet.  All other fragments are treated
++	 * normally, except that they will NEVER match rules that ask
++	 * things we don't know, ie. tcp syn flag or ports).  If the
++	 * rule is also a fragment-specific rule, non-fragments won't
++	 * match it. */
++	acpar.fragoff = ntohs(ip->frag_off) & IP_OFFSET;
++	acpar.thoff   = ip_hdrlen(skb);
++	acpar.hotdrop = false;
++	acpar.in      = state->in;
++	acpar.out     = state->out;
++	acpar.family  = NFPROTO_IPV4;
++	acpar.hooknum = hook;
+ 
+ 	pr_debug("Entering %s(hook %u), UF %p\n",
+ 		 table->name, hook,
diff --git a/target/linux/generic/patches-4.3/612-netfilter_match_reduce_memory_access.patch b/target/linux/generic/patches-4.3/612-netfilter_match_reduce_memory_access.patch
new file mode 100644
index 0000000..72172d8
--- /dev/null
+++ b/target/linux/generic/patches-4.3/612-netfilter_match_reduce_memory_access.patch
@@ -0,0 +1,16 @@
+--- a/net/ipv4/netfilter/ip_tables.c
++++ b/net/ipv4/netfilter/ip_tables.c
+@@ -85,9 +85,11 @@ ip_packet_match(const struct iphdr *ip,
+ 	if (ipinfo->flags & IPT_F_NO_DEF_MATCH)
+ 		return true;
+ 
+-	if (FWINV((ip->saddr&ipinfo->smsk.s_addr) != ipinfo->src.s_addr,
++	if (FWINV(ipinfo->smsk.s_addr &&
++		  (ip->saddr&ipinfo->smsk.s_addr) != ipinfo->src.s_addr,
+ 		  IPT_INV_SRCIP) ||
+-	    FWINV((ip->daddr&ipinfo->dmsk.s_addr) != ipinfo->dst.s_addr,
++	    FWINV(ipinfo->dmsk.s_addr &&
++		  (ip->daddr&ipinfo->dmsk.s_addr) != ipinfo->dst.s_addr,
+ 		  IPT_INV_DSTIP)) {
+ 		dprintf("Source or dest mismatch.\n");
+ 
diff --git a/target/linux/generic/patches-4.3/613-netfilter_optional_tcp_window_check.patch b/target/linux/generic/patches-4.3/613-netfilter_optional_tcp_window_check.patch
new file mode 100644
index 0000000..3740dd7
--- /dev/null
+++ b/target/linux/generic/patches-4.3/613-netfilter_optional_tcp_window_check.patch
@@ -0,0 +1,36 @@
+--- a/net/netfilter/nf_conntrack_proto_tcp.c
++++ b/net/netfilter/nf_conntrack_proto_tcp.c
+@@ -33,6 +33,9 @@
+ #include <net/netfilter/ipv4/nf_conntrack_ipv4.h>
+ #include <net/netfilter/ipv6/nf_conntrack_ipv6.h>
+ 
++/* Do not check the TCP window for incoming packets  */
++static int nf_ct_tcp_no_window_check __read_mostly = 1;
++
+ /* "Be conservative in what you do,
+     be liberal in what you accept from others."
+     If it's non-zero, we mark only out of window RST segments as INVALID. */
+@@ -515,6 +518,9 @@ static bool tcp_in_window(const struct n
+ 	s32 receiver_offset;
+ 	bool res, in_recv_win;
+ 
++	if (nf_ct_tcp_no_window_check)
++		return true;
++
+ 	/*
+ 	 * Get the required data from the packet.
+ 	 */
+@@ -1481,6 +1487,13 @@ static struct ctl_table tcp_sysctl_table
+ 		.mode		= 0644,
+ 		.proc_handler	= proc_dointvec,
+ 	},
++	{
++		.procname       = "nf_conntrack_tcp_no_window_check",
++		.data           = &nf_ct_tcp_no_window_check,
++		.maxlen         = sizeof(unsigned int),
++		.mode           = 0644,
++		.proc_handler   = proc_dointvec,
++	},
+ 	{ }
+ };
+ 
diff --git a/target/linux/generic/patches-4.3/615-netfilter_add_xt_id_match.patch b/target/linux/generic/patches-4.3/615-netfilter_add_xt_id_match.patch
new file mode 100644
index 0000000..a8fcb8f
--- /dev/null
+++ b/target/linux/generic/patches-4.3/615-netfilter_add_xt_id_match.patch
@@ -0,0 +1,95 @@
+--- a/include/uapi/linux/netfilter/Kbuild
++++ b/include/uapi/linux/netfilter/Kbuild
+@@ -55,6 +55,7 @@ header-y += xt_ecn.h
+ header-y += xt_esp.h
+ header-y += xt_hashlimit.h
+ header-y += xt_helper.h
++header-y += xt_id.h
+ header-y += xt_ipcomp.h
+ header-y += xt_iprange.h
+ header-y += xt_ipvs.h
+--- /dev/null
++++ b/include/uapi/linux/netfilter/xt_id.h
+@@ -0,0 +1,8 @@
++#ifndef _XT_ID_H
++#define _XT_ID_H
++
++struct xt_id_info {
++	u32 id;
++};
++
++#endif /* XT_ID_H */
+--- a/net/netfilter/Kconfig
++++ b/net/netfilter/Kconfig
+@@ -1179,6 +1179,13 @@ config NETFILTER_XT_MATCH_IPCOMP
+ 
+ 	  To compile it as a module, choose M here.  If unsure, say N.
+ 
++config NETFILTER_XT_MATCH_ID
++	tristate '"id" match support'
++	depends on NETFILTER_ADVANCED
++	---help---
++	This option adds a `id' dummy-match, which allows you to put
++	numeric IDs into your iptables ruleset.
++
+ config NETFILTER_XT_MATCH_IPRANGE
+ 	tristate '"iprange" address range match support'
+ 	depends on NETFILTER_ADVANCED
+--- a/net/netfilter/Makefile
++++ b/net/netfilter/Makefile
+@@ -146,6 +146,7 @@ obj-$(CONFIG_NETFILTER_XT_MATCH_ESP) +=
+ obj-$(CONFIG_NETFILTER_XT_MATCH_HASHLIMIT) += xt_hashlimit.o
+ obj-$(CONFIG_NETFILTER_XT_MATCH_HELPER) += xt_helper.o
+ obj-$(CONFIG_NETFILTER_XT_MATCH_HL) += xt_hl.o
++obj-$(CONFIG_NETFILTER_XT_MATCH_ID) += xt_id.o
+ obj-$(CONFIG_NETFILTER_XT_MATCH_IPCOMP) += xt_ipcomp.o
+ obj-$(CONFIG_NETFILTER_XT_MATCH_IPRANGE) += xt_iprange.o
+ obj-$(CONFIG_NETFILTER_XT_MATCH_IPVS) += xt_ipvs.o
+--- /dev/null
++++ b/net/netfilter/xt_id.c
+@@ -0,0 +1,45 @@
++/*
++ * Implements a dummy match to allow attaching IDs to rules
++ *
++ * 2014-08-01 Jo-Philipp Wich <jow@openwrt.org>
++ */
++
++#include <linux/module.h>
++#include <linux/skbuff.h>
++#include <linux/netfilter/x_tables.h>
++#include <linux/netfilter/xt_id.h>
++
++MODULE_AUTHOR("Jo-Philipp Wich <jow@openwrt.org>");
++MODULE_DESCRIPTION("Xtables: No-op match which can be tagged with a 32bit ID");
++MODULE_LICENSE("GPL");
++MODULE_ALIAS("ipt_id");
++MODULE_ALIAS("ip6t_id");
++
++static bool
++id_mt(const struct sk_buff *skb, struct xt_action_param *par)
++{
++	/* We always match */
++	return true;
++}
++
++static struct xt_match id_mt_reg __read_mostly = {
++	.name      = "id",
++	.revision  = 0,
++	.family    = NFPROTO_UNSPEC,
++	.match     = id_mt,
++	.matchsize = sizeof(struct xt_id_info),
++	.me        = THIS_MODULE,
++};
++
++static int __init id_mt_init(void)
++{
++	return xt_register_match(&id_mt_reg);
++}
++
++static void __exit id_mt_exit(void)
++{
++	xt_unregister_match(&id_mt_reg);
++}
++
++module_init(id_mt_init);
++module_exit(id_mt_exit);
diff --git a/target/linux/generic/patches-4.3/616-net_optimize_xfrm_calls.patch b/target/linux/generic/patches-4.3/616-net_optimize_xfrm_calls.patch
new file mode 100644
index 0000000..2a64d54
--- /dev/null
+++ b/target/linux/generic/patches-4.3/616-net_optimize_xfrm_calls.patch
@@ -0,0 +1,12 @@
+--- a/net/netfilter/nf_nat_core.c
++++ b/net/netfilter/nf_nat_core.c
+@@ -90,6 +90,9 @@ int nf_xfrm_me_harder(struct sk_buff *sk
+ 	struct dst_entry *dst;
+ 	int err;
+ 
++	if (skb->dev && !dev_net(skb->dev)->xfrm.policy_count[XFRM_POLICY_OUT])
++		return 0;
++
+ 	err = xfrm_decode_session(skb, &fl, family);
+ 	if (err < 0)
+ 		return err;
diff --git a/target/linux/generic/patches-4.3/620-sched_esfq.patch b/target/linux/generic/patches-4.3/620-sched_esfq.patch
new file mode 100644
index 0000000..e1b473b
--- /dev/null
+++ b/target/linux/generic/patches-4.3/620-sched_esfq.patch
@@ -0,0 +1,791 @@
+--- a/include/uapi/linux/pkt_sched.h
++++ b/include/uapi/linux/pkt_sched.h
+@@ -226,6 +226,33 @@ struct tc_sfq_xstats {
+ 	__s32		allot;
+ };
+ 
++/* ESFQ section */
++
++enum
++{
++        /* traditional */
++	TCA_SFQ_HASH_CLASSIC,
++	TCA_SFQ_HASH_DST,
++	TCA_SFQ_HASH_SRC,
++	TCA_SFQ_HASH_FWMARK,
++	/* conntrack */
++	TCA_SFQ_HASH_CTORIGDST,
++	TCA_SFQ_HASH_CTORIGSRC,
++	TCA_SFQ_HASH_CTREPLDST,
++	TCA_SFQ_HASH_CTREPLSRC,
++	TCA_SFQ_HASH_CTNATCHG,
++};
++
++struct tc_esfq_qopt
++{
++	unsigned	quantum;	/* Bytes per round allocated to flow */
++	int		perturb_period;	/* Period of hash perturbation */
++	__u32		limit;		/* Maximal packets in queue */
++	unsigned	divisor;	/* Hash divisor  */
++	unsigned	flows;		/* Maximal number of flows  */
++	unsigned	hash_kind;	/* Hash function to use for flow identification */
++};
++
+ /* RED section */
+ 
+ enum {
+--- a/net/sched/Kconfig
++++ b/net/sched/Kconfig
+@@ -149,6 +149,37 @@ config NET_SCH_SFQ
+ 	  To compile this code as a module, choose M here: the
+ 	  module will be called sch_sfq.
+ 
++config NET_SCH_ESFQ
++	tristate "Enhanced Stochastic Fairness Queueing (ESFQ)"
++	---help---
++	  Say Y here if you want to use the Enhanced Stochastic Fairness
++	  Queueing (ESFQ) packet scheduling algorithm for some of your network
++	  devices or as a leaf discipline for a classful qdisc such as HTB or
++	  CBQ (see the top of <file:net/sched/sch_esfq.c> for details and
++	  references to the SFQ algorithm).
++
++	  This is an enchanced SFQ version which allows you to control some
++	  hardcoded values in the SFQ scheduler.
++
++	  ESFQ also adds control of the hash function used to identify packet
++	  flows. The original SFQ discipline hashes by connection; ESFQ add
++	  several other hashing methods, such as by src IP or by dst IP, which
++	  can be more fair to users in some networking situations.
++
++	  To compile this code as a module, choose M here: the
++	  module will be called sch_esfq.
++
++config NET_SCH_ESFQ_NFCT
++	bool "Connection Tracking Hash Types"
++	depends on NET_SCH_ESFQ && NF_CONNTRACK
++	---help---
++	  Say Y here to enable support for hashing based on netfilter connection
++	  tracking information. This is useful for a router that is also using
++	  NAT to connect privately-addressed hosts to the Internet. If you want
++	  to provide fair distribution of upstream bandwidth, ESFQ must use
++	  connection tracking information, since all outgoing packets will share
++	  the same source address.
++
+ config NET_SCH_TEQL
+ 	tristate "True Link Equalizer (TEQL)"
+ 	---help---
+--- a/net/sched/Makefile
++++ b/net/sched/Makefile
+@@ -29,6 +29,7 @@ obj-$(CONFIG_NET_SCH_INGRESS)	+= sch_ing
+ obj-$(CONFIG_NET_SCH_DSMARK)	+= sch_dsmark.o
+ obj-$(CONFIG_NET_SCH_SFB)	+= sch_sfb.o
+ obj-$(CONFIG_NET_SCH_SFQ)	+= sch_sfq.o
++obj-$(CONFIG_NET_SCH_ESFQ)	+= sch_esfq.o
+ obj-$(CONFIG_NET_SCH_TBF)	+= sch_tbf.o
+ obj-$(CONFIG_NET_SCH_TEQL)	+= sch_teql.o
+ obj-$(CONFIG_NET_SCH_PRIO)	+= sch_prio.o
+--- /dev/null
++++ b/net/sched/sch_esfq.c
+@@ -0,0 +1,702 @@
++/*
++ * net/sched/sch_esfq.c	Extended Stochastic Fairness Queueing discipline.
++ *
++ *		This program is free software; you can redistribute it and/or
++ *		modify it under the terms of the GNU General Public License
++ *		as published by the Free Software Foundation; either version
++ *		2 of the License, or (at your option) any later version.
++ *
++ * Authors:	Alexey Kuznetsov, <kuznet@ms2.inr.ac.ru>
++ *
++ * Changes:	Alexander Atanasov, <alex@ssi.bg>
++ *		Added dynamic depth,limit,divisor,hash_kind options.
++ *		Added dst and src hashes.
++ *
++ * 		Alexander Clouter, <alex@digriz.org.uk>
++ *		Ported ESFQ to Linux 2.6.
++ *
++ * 		Corey Hickey, <bugfood-c@fatooh.org>
++ *		Maintenance of the Linux 2.6 port.
++ *		Added fwmark hash (thanks to Robert Kurjata).
++ *		Added usage of jhash.
++ *		Added conntrack support.
++ *		Added ctnatchg hash (thanks to Ben Pfountz).
++ */
++
++#include <linux/module.h>
++#include <asm/uaccess.h>
++#include <linux/bitops.h>
++#include <linux/types.h>
++#include <linux/kernel.h>
++#include <linux/jiffies.h>
++#include <linux/string.h>
++#include <linux/mm.h>
++#include <linux/socket.h>
++#include <linux/sockios.h>
++#include <linux/in.h>
++#include <linux/errno.h>
++#include <linux/interrupt.h>
++#include <linux/if_ether.h>
++#include <linux/inet.h>
++#include <linux/netdevice.h>
++#include <linux/etherdevice.h>
++#include <linux/notifier.h>
++#include <linux/init.h>
++#include <net/ip.h>
++#include <net/netlink.h>
++#include <linux/ipv6.h>
++#include <net/route.h>
++#include <linux/skbuff.h>
++#include <net/sock.h>
++#include <net/pkt_sched.h>
++#include <linux/jhash.h>
++#ifdef CONFIG_NET_SCH_ESFQ_NFCT
++#include <net/netfilter/nf_conntrack.h>
++#endif
++
++/*	Stochastic Fairness Queuing algorithm.
++	For more comments look at sch_sfq.c.
++	The difference is that you can change limit, depth,
++	hash table size and choose alternate hash types.
++
++	classic:	same as in sch_sfq.c
++	dst:		destination IP address
++	src:		source IP address
++	fwmark:		netfilter mark value
++	ctorigdst:	original destination IP address
++	ctorigsrc:	original source IP address
++	ctrepldst:	reply destination IP address
++	ctreplsrc:	reply source IP
++
++*/
++
++#define ESFQ_HEAD 0
++#define ESFQ_TAIL 1
++
++/* This type should contain at least SFQ_DEPTH*2 values */
++typedef unsigned int esfq_index;
++
++struct esfq_head
++{
++	esfq_index	next;
++	esfq_index	prev;
++};
++
++struct esfq_sched_data
++{
++/* Parameters */
++	int		perturb_period;
++	unsigned	quantum;	/* Allotment per round: MUST BE >= MTU */
++	int		limit;
++	unsigned	depth;
++	unsigned	hash_divisor;
++	unsigned	hash_kind;
++/* Variables */
++	struct timer_list perturb_timer;
++	int		perturbation;
++	esfq_index	tail;		/* Index of current slot in round */
++	esfq_index	max_depth;	/* Maximal depth */
++
++	esfq_index	*ht;			/* Hash table */
++	esfq_index	*next;			/* Active slots link */
++	short		*allot;			/* Current allotment per slot */
++	unsigned short	*hash;			/* Hash value indexed by slots */
++	struct sk_buff_head	*qs;		/* Slot queue */
++	struct esfq_head	*dep;		/* Linked list of slots, indexed by depth */
++};
++
++/* This contains the info we will hash. */
++struct esfq_packet_info
++{
++	u32	proto;		/* protocol or port */
++	u32	src;		/* source from packet header */
++	u32	dst;		/* destination from packet header */
++	u32	ctorigsrc;	/* original source from conntrack */
++	u32	ctorigdst;	/* original destination from conntrack */
++	u32	ctreplsrc;	/* reply source from conntrack */
++	u32	ctrepldst;	/* reply destination from conntrack */
++	u32	mark;		/* netfilter mark (fwmark) */
++};
++
++static __inline__ unsigned esfq_jhash_1word(struct esfq_sched_data *q,u32 a)
++{
++	return jhash_1word(a, q->perturbation) & (q->hash_divisor-1);
++}
++
++static __inline__ unsigned esfq_jhash_2words(struct esfq_sched_data *q, u32 a, u32 b)
++{
++	return jhash_2words(a, b, q->perturbation) & (q->hash_divisor-1);
++}
++
++static __inline__ unsigned esfq_jhash_3words(struct esfq_sched_data *q, u32 a, u32 b, u32 c)
++{
++	return jhash_3words(a, b, c, q->perturbation) & (q->hash_divisor-1);
++}
++
++static unsigned esfq_hash(struct esfq_sched_data *q, struct sk_buff *skb)
++{
++	struct esfq_packet_info info;
++#ifdef CONFIG_NET_SCH_ESFQ_NFCT
++	enum ip_conntrack_info ctinfo;
++	struct nf_conn *ct = nf_ct_get(skb, &ctinfo);
++#endif
++
++	switch (skb->protocol) {
++	case __constant_htons(ETH_P_IP):
++	{
++		struct iphdr *iph = ip_hdr(skb);
++		info.dst = iph->daddr;
++		info.src = iph->saddr;
++		if (!(iph->frag_off&htons(IP_MF|IP_OFFSET)) &&
++		    (iph->protocol == IPPROTO_TCP ||
++		     iph->protocol == IPPROTO_UDP ||
++		     iph->protocol == IPPROTO_SCTP ||
++		     iph->protocol == IPPROTO_DCCP ||
++		     iph->protocol == IPPROTO_ESP))
++			info.proto = *(((u32*)iph) + iph->ihl);
++		else
++			info.proto = iph->protocol;
++		break;
++	}
++	case __constant_htons(ETH_P_IPV6):
++	{
++		struct ipv6hdr *iph = ipv6_hdr(skb);
++		/* Hash ipv6 addresses into a u32. This isn't ideal,
++		 * but the code is simple. */
++		info.dst = jhash2(iph->daddr.s6_addr32, 4, q->perturbation);
++		info.src = jhash2(iph->saddr.s6_addr32, 4, q->perturbation);
++		if (iph->nexthdr == IPPROTO_TCP ||
++		    iph->nexthdr == IPPROTO_UDP ||
++		    iph->nexthdr == IPPROTO_SCTP ||
++		    iph->nexthdr == IPPROTO_DCCP ||
++		    iph->nexthdr == IPPROTO_ESP)
++			info.proto = *(u32*)&iph[1];
++		else
++			info.proto = iph->nexthdr;
++		break;
++	}
++	default:
++		info.dst   = (u32)(unsigned long)skb_dst(skb);
++		info.src   = (u32)(unsigned long)skb->sk;
++		info.proto = skb->protocol;
++	}
++
++	info.mark = skb->mark;
++
++#ifdef CONFIG_NET_SCH_ESFQ_NFCT
++	/* defaults if there is no conntrack info */
++	info.ctorigsrc = info.src;
++	info.ctorigdst = info.dst;
++	info.ctreplsrc = info.dst;
++	info.ctrepldst = info.src;
++	/* collect conntrack info */
++	if (ct && ct != &nf_conntrack_untracked) {
++		if (skb->protocol == __constant_htons(ETH_P_IP)) {
++			info.ctorigsrc = ct->tuplehash[IP_CT_DIR_ORIGINAL].tuple.src.u3.ip;
++			info.ctorigdst = ct->tuplehash[IP_CT_DIR_ORIGINAL].tuple.dst.u3.ip;
++			info.ctreplsrc = ct->tuplehash[IP_CT_DIR_REPLY].tuple.src.u3.ip;
++			info.ctrepldst = ct->tuplehash[IP_CT_DIR_REPLY].tuple.dst.u3.ip;
++		}
++		else if (skb->protocol == __constant_htons(ETH_P_IPV6)) {
++			/* Again, hash ipv6 addresses into a single u32. */
++			info.ctorigsrc = jhash2(ct->tuplehash[IP_CT_DIR_ORIGINAL].tuple.src.u3.ip6, 4, q->perturbation);
++			info.ctorigdst = jhash2(ct->tuplehash[IP_CT_DIR_ORIGINAL].tuple.dst.u3.ip6, 4, q->perturbation);
++			info.ctreplsrc = jhash2(ct->tuplehash[IP_CT_DIR_REPLY].tuple.src.u3.ip6, 4, q->perturbation);
++			info.ctrepldst = jhash2(ct->tuplehash[IP_CT_DIR_REPLY].tuple.dst.u3.ip6, 4, q->perturbation);
++		}
++
++	}
++#endif
++
++	switch(q->hash_kind) {
++	case TCA_SFQ_HASH_CLASSIC:
++		return esfq_jhash_3words(q, info.dst, info.src, info.proto);
++	case TCA_SFQ_HASH_DST:
++		return esfq_jhash_1word(q, info.dst);
++	case TCA_SFQ_HASH_SRC:
++		return esfq_jhash_1word(q, info.src);
++	case TCA_SFQ_HASH_FWMARK:
++		return esfq_jhash_1word(q, info.mark);
++#ifdef CONFIG_NET_SCH_ESFQ_NFCT
++	case TCA_SFQ_HASH_CTORIGDST:
++		return esfq_jhash_1word(q, info.ctorigdst);
++	case TCA_SFQ_HASH_CTORIGSRC:
++		return esfq_jhash_1word(q, info.ctorigsrc);
++	case TCA_SFQ_HASH_CTREPLDST:
++		return esfq_jhash_1word(q, info.ctrepldst);
++	case TCA_SFQ_HASH_CTREPLSRC:
++		return esfq_jhash_1word(q, info.ctreplsrc);
++	case TCA_SFQ_HASH_CTNATCHG:
++	{
++		if (info.ctorigdst == info.ctreplsrc)
++			return esfq_jhash_1word(q, info.ctorigsrc);
++		return esfq_jhash_1word(q, info.ctreplsrc);
++	}
++#endif
++	default:
++		if (net_ratelimit())
++			printk(KERN_WARNING "ESFQ: Unknown hash method. Falling back to classic.\n");
++	}
++	return esfq_jhash_3words(q, info.dst, info.src, info.proto);
++}
++
++static inline void esfq_link(struct esfq_sched_data *q, esfq_index x)
++{
++	esfq_index p, n;
++	int d = q->qs[x].qlen + q->depth;
++
++	p = d;
++	n = q->dep[d].next;
++	q->dep[x].next = n;
++	q->dep[x].prev = p;
++	q->dep[p].next = q->dep[n].prev = x;
++}
++
++static inline void esfq_dec(struct esfq_sched_data *q, esfq_index x)
++{
++	esfq_index p, n;
++
++	n = q->dep[x].next;
++	p = q->dep[x].prev;
++	q->dep[p].next = n;
++	q->dep[n].prev = p;
++
++	if (n == p && q->max_depth == q->qs[x].qlen + 1)
++		q->max_depth--;
++
++	esfq_link(q, x);
++}
++
++static inline void esfq_inc(struct esfq_sched_data *q, esfq_index x)
++{
++	esfq_index p, n;
++	int d;
++
++	n = q->dep[x].next;
++	p = q->dep[x].prev;
++	q->dep[p].next = n;
++	q->dep[n].prev = p;
++	d = q->qs[x].qlen;
++	if (q->max_depth < d)
++		q->max_depth = d;
++
++	esfq_link(q, x);
++}
++
++static unsigned int esfq_drop(struct Qdisc *sch)
++{
++	struct esfq_sched_data *q = qdisc_priv(sch);
++	esfq_index d = q->max_depth;
++	struct sk_buff *skb;
++	unsigned int len;
++
++	/* Queue is full! Find the longest slot and
++	   drop a packet from it */
++
++	if (d > 1) {
++		esfq_index x = q->dep[d+q->depth].next;
++		skb = q->qs[x].prev;
++		len = skb->len;
++		__skb_unlink(skb, &q->qs[x]);
++		kfree_skb(skb);
++		esfq_dec(q, x);
++		sch->q.qlen--;
++		sch->qstats.drops++;
++		sch->qstats.backlog -= len;
++		return len;
++	}
++
++	if (d == 1) {
++		/* It is difficult to believe, but ALL THE SLOTS HAVE LENGTH 1. */
++		d = q->next[q->tail];
++		q->next[q->tail] = q->next[d];
++		q->allot[q->next[d]] += q->quantum;
++		skb = q->qs[d].prev;
++		len = skb->len;
++		__skb_unlink(skb, &q->qs[d]);
++		kfree_skb(skb);
++		esfq_dec(q, d);
++		sch->q.qlen--;
++		q->ht[q->hash[d]] = q->depth;
++		sch->qstats.drops++;
++		sch->qstats.backlog -= len;
++		return len;
++	}
++
++	return 0;
++}
++
++static void esfq_q_enqueue(struct sk_buff *skb, struct esfq_sched_data *q, unsigned int end)
++{
++	unsigned hash = esfq_hash(q, skb);
++	unsigned depth = q->depth;
++	esfq_index x;
++
++	x = q->ht[hash];
++	if (x == depth) {
++		q->ht[hash] = x = q->dep[depth].next;
++		q->hash[x] = hash;
++	}
++
++	if (end == ESFQ_TAIL)
++		__skb_queue_tail(&q->qs[x], skb);
++	else
++		__skb_queue_head(&q->qs[x], skb);
++
++	esfq_inc(q, x);
++	if (q->qs[x].qlen == 1) {		/* The flow is new */
++		if (q->tail == depth) {	/* It is the first flow */
++			q->tail = x;
++			q->next[x] = x;
++			q->allot[x] = q->quantum;
++		} else {
++			q->next[x] = q->next[q->tail];
++			q->next[q->tail] = x;
++			q->tail = x;
++		}
++	}
++}
++
++static int esfq_enqueue(struct sk_buff *skb, struct Qdisc* sch)
++{
++	struct esfq_sched_data *q = qdisc_priv(sch);
++	esfq_q_enqueue(skb, q, ESFQ_TAIL);
++	sch->qstats.backlog += skb->len;
++	if (++sch->q.qlen < q->limit-1) {
++		sch->bstats.bytes += skb->len;
++		sch->bstats.packets++;
++		return 0;
++	}
++
++	sch->qstats.drops++;
++	esfq_drop(sch);
++	return NET_XMIT_CN;
++}
++
++static struct sk_buff *esfq_peek(struct Qdisc* sch)
++{
++	struct esfq_sched_data *q = qdisc_priv(sch);
++	esfq_index a;
++
++	/* No active slots */
++	if (q->tail == q->depth)
++		return NULL;
++
++	a = q->next[q->tail];
++	return skb_peek(&q->qs[a]);
++}
++
++static struct sk_buff *esfq_q_dequeue(struct esfq_sched_data *q)
++{
++	struct sk_buff *skb;
++	unsigned depth = q->depth;
++	esfq_index a, old_a;
++
++	/* No active slots */
++	if (q->tail == depth)
++		return NULL;
++
++	a = old_a = q->next[q->tail];
++
++	/* Grab packet */
++	skb = __skb_dequeue(&q->qs[a]);
++	esfq_dec(q, a);
++
++	/* Is the slot empty? */
++	if (q->qs[a].qlen == 0) {
++		q->ht[q->hash[a]] = depth;
++		a = q->next[a];
++		if (a == old_a) {
++			q->tail = depth;
++			return skb;
++		}
++		q->next[q->tail] = a;
++		q->allot[a] += q->quantum;
++	} else if ((q->allot[a] -= skb->len) <= 0) {
++		q->tail = a;
++		a = q->next[a];
++		q->allot[a] += q->quantum;
++	}
++
++	return skb;
++}
++
++static struct sk_buff *esfq_dequeue(struct Qdisc* sch)
++{
++	struct esfq_sched_data *q = qdisc_priv(sch);
++	struct sk_buff *skb;
++
++	skb = esfq_q_dequeue(q);
++	if (skb == NULL)
++		return NULL;
++	sch->q.qlen--;
++	sch->qstats.backlog -= skb->len;
++	return skb;
++}
++
++static void esfq_q_destroy(struct esfq_sched_data *q)
++{
++	del_timer(&q->perturb_timer);
++	if(q->ht)
++		kfree(q->ht);
++	if(q->dep)
++		kfree(q->dep);
++	if(q->next)
++		kfree(q->next);
++	if(q->allot)
++		kfree(q->allot);
++	if(q->hash)
++		kfree(q->hash);
++	if(q->qs)
++		kfree(q->qs);
++}
++
++static void esfq_destroy(struct Qdisc *sch)
++{
++	struct esfq_sched_data *q = qdisc_priv(sch);
++	esfq_q_destroy(q);
++}
++
++
++static void esfq_reset(struct Qdisc* sch)
++{
++	struct sk_buff *skb;
++
++	while ((skb = esfq_dequeue(sch)) != NULL)
++		kfree_skb(skb);
++}
++
++static void esfq_perturbation(unsigned long arg)
++{
++	struct Qdisc *sch = (struct Qdisc*)arg;
++	struct esfq_sched_data *q = qdisc_priv(sch);
++
++	q->perturbation = prandom_u32()&0x1F;
++
++	if (q->perturb_period) {
++		q->perturb_timer.expires = jiffies + q->perturb_period;
++		add_timer(&q->perturb_timer);
++	}
++}
++
++static unsigned int esfq_check_hash(unsigned int kind)
++{
++	switch (kind) {
++	case TCA_SFQ_HASH_CTORIGDST:
++	case TCA_SFQ_HASH_CTORIGSRC:
++	case TCA_SFQ_HASH_CTREPLDST:
++	case TCA_SFQ_HASH_CTREPLSRC:
++	case TCA_SFQ_HASH_CTNATCHG:
++#ifndef CONFIG_NET_SCH_ESFQ_NFCT
++	{
++		if (net_ratelimit())
++			printk(KERN_WARNING "ESFQ: Conntrack hash types disabled in kernel config. Falling back to classic.\n");
++		return TCA_SFQ_HASH_CLASSIC;
++	}
++#endif
++	case TCA_SFQ_HASH_CLASSIC:
++	case TCA_SFQ_HASH_DST:
++	case TCA_SFQ_HASH_SRC:
++	case TCA_SFQ_HASH_FWMARK:
++		return kind;
++	default:
++	{
++		if (net_ratelimit())
++			printk(KERN_WARNING "ESFQ: Unknown hash type. Falling back to classic.\n");
++		return TCA_SFQ_HASH_CLASSIC;
++	}
++	}
++}
++
++static int esfq_q_init(struct esfq_sched_data *q, struct nlattr *opt)
++{
++	struct tc_esfq_qopt *ctl = nla_data(opt);
++	esfq_index p = ~0U/2;
++	int i;
++
++	if (opt && opt->nla_len < nla_attr_size(sizeof(*ctl)))
++		return -EINVAL;
++
++	q->perturbation = 0;
++	q->hash_kind = TCA_SFQ_HASH_CLASSIC;
++	q->max_depth = 0;
++	if (opt == NULL) {
++		q->perturb_period = 0;
++		q->hash_divisor = 1024;
++		q->tail = q->limit = q->depth = 128;
++
++	} else {
++		struct tc_esfq_qopt *ctl = nla_data(opt);
++		if (ctl->quantum)
++			q->quantum = ctl->quantum;
++		q->perturb_period = ctl->perturb_period*HZ;
++		q->hash_divisor = ctl->divisor ? : 1024;
++		q->tail = q->limit = q->depth = ctl->flows ? : 128;
++
++		if ( q->depth > p - 1 )
++			return -EINVAL;
++
++		if (ctl->limit)
++			q->limit = min_t(u32, ctl->limit, q->depth);
++
++		if (ctl->hash_kind) {
++			q->hash_kind = esfq_check_hash(ctl->hash_kind);
++		}
++	}
++
++	q->ht = kmalloc(q->hash_divisor*sizeof(esfq_index), GFP_KERNEL);
++	if (!q->ht)
++		goto err_case;
++	q->dep = kmalloc((1+q->depth*2)*sizeof(struct esfq_head), GFP_KERNEL);
++	if (!q->dep)
++		goto err_case;
++	q->next = kmalloc(q->depth*sizeof(esfq_index), GFP_KERNEL);
++	if (!q->next)
++		goto err_case;
++	q->allot = kmalloc(q->depth*sizeof(short), GFP_KERNEL);
++	if (!q->allot)
++		goto err_case;
++	q->hash = kmalloc(q->depth*sizeof(unsigned short), GFP_KERNEL);
++	if (!q->hash)
++		goto err_case;
++	q->qs = kmalloc(q->depth*sizeof(struct sk_buff_head), GFP_KERNEL);
++	if (!q->qs)
++		goto err_case;
++
++	for (i=0; i< q->hash_divisor; i++)
++		q->ht[i] = q->depth;
++	for (i=0; i<q->depth; i++) {
++		skb_queue_head_init(&q->qs[i]);
++		q->dep[i+q->depth].next = i+q->depth;
++		q->dep[i+q->depth].prev = i+q->depth;
++	}
++
++	for (i=0; i<q->depth; i++)
++		esfq_link(q, i);
++	return 0;
++err_case:
++	esfq_q_destroy(q);
++	return -ENOBUFS;
++}
++
++static int esfq_init(struct Qdisc *sch, struct nlattr *opt)
++{
++	struct esfq_sched_data *q = qdisc_priv(sch);
++	int err;
++
++	q->quantum = psched_mtu(qdisc_dev(sch)); /* default */
++	if ((err = esfq_q_init(q, opt)))
++		return err;
++
++	init_timer(&q->perturb_timer);
++	q->perturb_timer.data = (unsigned long)sch;
++	q->perturb_timer.function = esfq_perturbation;
++	if (q->perturb_period) {
++		q->perturb_timer.expires = jiffies + q->perturb_period;
++		add_timer(&q->perturb_timer);
++	}
++
++	return 0;
++}
++
++static int esfq_change(struct Qdisc *sch, struct nlattr *opt)
++{
++	struct esfq_sched_data *q = qdisc_priv(sch);
++	struct esfq_sched_data new;
++	struct sk_buff *skb;
++	int err;
++
++	/* set up new queue */
++	memset(&new, 0, sizeof(struct esfq_sched_data));
++	new.quantum = psched_mtu(qdisc_dev(sch)); /* default */
++	if ((err = esfq_q_init(&new, opt)))
++		return err;
++
++	/* copy all packets from the old queue to the new queue */
++	sch_tree_lock(sch);
++	while ((skb = esfq_q_dequeue(q)) != NULL)
++		esfq_q_enqueue(skb, &new, ESFQ_TAIL);
++
++	/* clean up the old queue */
++	esfq_q_destroy(q);
++
++	/* copy elements of the new queue into the old queue */
++	q->perturb_period = new.perturb_period;
++	q->quantum        = new.quantum;
++	q->limit          = new.limit;
++	q->depth          = new.depth;
++	q->hash_divisor   = new.hash_divisor;
++	q->hash_kind      = new.hash_kind;
++	q->tail           = new.tail;
++	q->max_depth      = new.max_depth;
++	q->ht    = new.ht;
++	q->dep   = new.dep;
++	q->next  = new.next;
++	q->allot = new.allot;
++	q->hash  = new.hash;
++	q->qs    = new.qs;
++
++	/* finish up */
++	if (q->perturb_period) {
++		q->perturb_timer.expires = jiffies + q->perturb_period;
++		add_timer(&q->perturb_timer);
++	} else {
++		q->perturbation = 0;
++	}
++	sch_tree_unlock(sch);
++	return 0;
++}
++
++static int esfq_dump(struct Qdisc *sch, struct sk_buff *skb)
++{
++	struct esfq_sched_data *q = qdisc_priv(sch);
++	unsigned char *b = skb_tail_pointer(skb);
++	struct tc_esfq_qopt opt;
++
++	opt.quantum = q->quantum;
++	opt.perturb_period = q->perturb_period/HZ;
++
++	opt.limit = q->limit;
++	opt.divisor = q->hash_divisor;
++	opt.flows = q->depth;
++	opt.hash_kind = q->hash_kind;
++
++	if (nla_put(skb, TCA_OPTIONS, sizeof(opt), &opt))
++		goto nla_put_failure;
++
++	return skb->len;
++
++nla_put_failure:
++	nlmsg_trim(skb, b);
++	return -1;
++}
++
++static struct Qdisc_ops esfq_qdisc_ops =
++{
++	.next		=	NULL,
++	.cl_ops		=	NULL,
++	.id		=	"esfq",
++	.priv_size	=	sizeof(struct esfq_sched_data),
++	.enqueue	=	esfq_enqueue,
++	.dequeue	=	esfq_dequeue,
++	.peek		=	esfq_peek,
++	.drop		=	esfq_drop,
++	.init		=	esfq_init,
++	.reset		=	esfq_reset,
++	.destroy	=	esfq_destroy,
++	.change		=	esfq_change,
++	.dump		=	esfq_dump,
++	.owner		=	THIS_MODULE,
++};
++
++static int __init esfq_module_init(void)
++{
++	return register_qdisc(&esfq_qdisc_ops);
++}
++static void __exit esfq_module_exit(void)
++{
++	unregister_qdisc(&esfq_qdisc_ops);
++}
++module_init(esfq_module_init)
++module_exit(esfq_module_exit)
++MODULE_LICENSE("GPL");
diff --git a/target/linux/generic/patches-4.3/630-packet_socket_type.patch b/target/linux/generic/patches-4.3/630-packet_socket_type.patch
new file mode 100644
index 0000000..add00c7
--- /dev/null
+++ b/target/linux/generic/patches-4.3/630-packet_socket_type.patch
@@ -0,0 +1,134 @@
+This patch allows the user to specify desired packet types (outgoing,
+broadcast, unicast, etc.) on packet sockets via setsockopt.
+This can reduce the load in situations where only a limited number
+of packet types are necessary
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+
+--- a/include/uapi/linux/if_packet.h
++++ b/include/uapi/linux/if_packet.h
+@@ -31,6 +31,8 @@ struct sockaddr_ll {
+ #define PACKET_KERNEL		7		/* To kernel space	*/
+ /* Unused, PACKET_FASTROUTE and PACKET_LOOPBACK are invisible to user space */
+ #define PACKET_FASTROUTE	6		/* Fastrouted frame	*/
++#define PACKET_MASK_ANY		0xffffffff	/* mask for packet type bits */
++
+ 
+ /* Packet socket options */
+ 
+@@ -56,6 +58,7 @@ struct sockaddr_ll {
+ #define PACKET_QDISC_BYPASS		20
+ #define PACKET_ROLLOVER_STATS		21
+ #define PACKET_FANOUT_DATA		22
++#define PACKET_RECV_TYPE		23
+ 
+ #define PACKET_FANOUT_HASH		0
+ #define PACKET_FANOUT_LB		1
+--- a/net/packet/af_packet.c
++++ b/net/packet/af_packet.c
+@@ -1750,6 +1750,7 @@ static int packet_rcv_spkt(struct sk_buf
+ {
+ 	struct sock *sk;
+ 	struct sockaddr_pkt *spkt;
++	struct packet_sock *po;
+ 
+ 	/*
+ 	 *	When we registered the protocol we saved the socket in the data
+@@ -1757,6 +1758,7 @@ static int packet_rcv_spkt(struct sk_buf
+ 	 */
+ 
+ 	sk = pt->af_packet_priv;
++	po = pkt_sk(sk);
+ 
+ 	/*
+ 	 *	Yank back the headers [hope the device set this
+@@ -1769,7 +1771,7 @@ static int packet_rcv_spkt(struct sk_buf
+ 	 *	so that this procedure is noop.
+ 	 */
+ 
+-	if (skb->pkt_type == PACKET_LOOPBACK)
++	if (!(po->pkt_type & (1 << skb->pkt_type)))
+ 		goto out;
+ 
+ 	if (!net_eq(dev_net(dev), sock_net(sk)))
+@@ -1976,12 +1978,12 @@ static int packet_rcv(struct sk_buff *sk
+ 	int skb_len = skb->len;
+ 	unsigned int snaplen, res;
+ 
+-	if (skb->pkt_type == PACKET_LOOPBACK)
+-		goto drop;
+-
+ 	sk = pt->af_packet_priv;
+ 	po = pkt_sk(sk);
+ 
++	if (!(po->pkt_type & (1 << skb->pkt_type)))
++		goto drop;
++
+ 	if (!net_eq(dev_net(dev), sock_net(sk)))
+ 		goto drop;
+ 
+@@ -2101,12 +2103,12 @@ static int tpacket_rcv(struct sk_buff *s
+ 	BUILD_BUG_ON(TPACKET_ALIGN(sizeof(*h.h2)) != 32);
+ 	BUILD_BUG_ON(TPACKET_ALIGN(sizeof(*h.h3)) != 48);
+ 
+-	if (skb->pkt_type == PACKET_LOOPBACK)
+-		goto drop;
+-
+ 	sk = pt->af_packet_priv;
+ 	po = pkt_sk(sk);
+ 
++	if (!(po->pkt_type & (1 << skb->pkt_type)))
++		goto drop;
++
+ 	if (!net_eq(dev_net(dev), sock_net(sk)))
+ 		goto drop;
+ 
+@@ -3069,6 +3071,7 @@ static int packet_create(struct net *net
+ 	mutex_init(&po->pg_vec_lock);
+ 	po->rollover = NULL;
+ 	po->prot_hook.func = packet_rcv;
++	po->pkt_type = PACKET_MASK_ANY & ~(1 << PACKET_LOOPBACK);
+ 
+ 	if (sock->type == SOCK_PACKET)
+ 		po->prot_hook.func = packet_rcv_spkt;
+@@ -3684,6 +3687,16 @@ packet_setsockopt(struct socket *sock, i
+ 		po->xmit = val ? packet_direct_xmit : dev_queue_xmit;
+ 		return 0;
+ 	}
++        case PACKET_RECV_TYPE:
++        {
++                unsigned int val;
++                if (optlen != sizeof(val))
++                        return -EINVAL;
++                if (copy_from_user(&val, optval, sizeof(val)))
++                        return -EFAULT;
++                po->pkt_type = val & ~BIT(PACKET_LOOPBACK);
++                return 0;
++        }
+ 	default:
+ 		return -ENOPROTOOPT;
+ 	}
+@@ -3736,6 +3749,13 @@ static int packet_getsockopt(struct sock
+ 	case PACKET_VNET_HDR:
+ 		val = po->has_vnet_hdr;
+ 		break;
++	case PACKET_RECV_TYPE:
++		if (len > sizeof(unsigned int))
++			len = sizeof(unsigned int);
++		val = po->pkt_type;
++
++		data = &val;
++		break;
+ 	case PACKET_VERSION:
+ 		val = po->tp_version;
+ 		break;
+--- a/net/packet/internal.h
++++ b/net/packet/internal.h
+@@ -129,6 +129,7 @@ struct packet_sock {
+ 	struct net_device __rcu	*cached_dev;
+ 	int			(*xmit)(struct sk_buff *skb);
+ 	struct packet_type	prot_hook ____cacheline_aligned_in_smp;
++	unsigned int		pkt_type;
+ };
+ 
+ static struct packet_sock *pkt_sk(struct sock *sk)
diff --git a/target/linux/generic/patches-4.3/640-bridge_no_eap_forward.patch b/target/linux/generic/patches-4.3/640-bridge_no_eap_forward.patch
new file mode 100644
index 0000000..de52c02
--- /dev/null
+++ b/target/linux/generic/patches-4.3/640-bridge_no_eap_forward.patch
@@ -0,0 +1,23 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Subject: [PATCH] bridge: no EAP forward
+
+When bridging, do not forward EAP frames to other ports, only deliver
+them locally.
+Fixes WPA authentication issues with multiples APs that are connected to
+each other via bridges.
+---
+--- a/net/bridge/br_input.c
++++ b/net/bridge/br_input.c
+@@ -162,7 +162,11 @@ int br_handle_frame_finish(struct sock *
+ 	if (IS_ENABLED(CONFIG_INET) && skb->protocol == htons(ETH_P_ARP))
+ 		br_do_proxy_arp(skb, br, vid, p);
+ 
+-	if (is_broadcast_ether_addr(dest)) {
++	if (skb->protocol == htons(ETH_P_PAE)) {
++		skb2 = skb;
++		/* Do not forward 802.1x/EAP frames */
++		skb = NULL;
++	} else if (is_broadcast_ether_addr(dest)) {
+ 		skb2 = skb;
+ 		unicast = false;
+ 	} else if (is_multicast_ether_addr(dest)) {
diff --git a/target/linux/generic/patches-4.3/641-bridge_always_accept_eap.patch b/target/linux/generic/patches-4.3/641-bridge_always_accept_eap.patch
new file mode 100644
index 0000000..61f96e5
--- /dev/null
+++ b/target/linux/generic/patches-4.3/641-bridge_always_accept_eap.patch
@@ -0,0 +1,17 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Subject: [PATCH] bridge: always accept EAP
+
+Allow EAP frames to pass through bridges even in learning state. Fixes
+issues with WDS.
+---
+--- a/net/bridge/br_input.c
++++ b/net/bridge/br_input.c
+@@ -146,7 +146,7 @@ int br_handle_frame_finish(struct sock *
+ 	    br_multicast_rcv(br, p, skb, vid))
+ 		goto drop;
+ 
+-	if (p->state == BR_STATE_LEARNING)
++	if ((p->state == BR_STATE_LEARNING) && skb->protocol != htons(ETH_P_PAE))
+ 		goto drop;
+ 
+ 	BR_INPUT_SKB_CB(skb)->brdev = br->dev;
diff --git a/target/linux/generic/patches-4.3/642-bridge_port_isolate.patch b/target/linux/generic/patches-4.3/642-bridge_port_isolate.patch
new file mode 100644
index 0000000..9f9c03a
--- /dev/null
+++ b/target/linux/generic/patches-4.3/642-bridge_port_isolate.patch
@@ -0,0 +1,107 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Subject: [PATCH] bridge: port isolate
+
+Isolating individual bridge ports
+---
+--- a/include/linux/if_bridge.h
++++ b/include/linux/if_bridge.h
+@@ -45,6 +45,7 @@ struct br_ip_list {
+ #define BR_PROXYARP		BIT(8)
+ #define BR_LEARNING_SYNC	BIT(9)
+ #define BR_PROXYARP_WIFI	BIT(10)
++#define BR_ISOLATE_MODE	BIT(11)
+ 
+ extern void brioctl_set(int (*ioctl_hook)(struct net *, unsigned int, void __user *));
+ 
+--- a/net/bridge/br_sysfs_if.c
++++ b/net/bridge/br_sysfs_if.c
+@@ -173,6 +173,22 @@ BRPORT_ATTR_FLAG(unicast_flood, BR_FLOOD
+ BRPORT_ATTR_FLAG(proxyarp, BR_PROXYARP);
+ BRPORT_ATTR_FLAG(proxyarp_wifi, BR_PROXYARP_WIFI);
+ 
++static ssize_t show_isolate_mode(struct net_bridge_port *p, char *buf)
++{
++	int isolate_mode = (p->flags & BR_ISOLATE_MODE) ? 1 : 0;
++	return sprintf(buf, "%d\n", isolate_mode);
++}
++static ssize_t store_isolate_mode(struct net_bridge_port *p, unsigned long v)
++{
++	if (v)
++		p->flags |= BR_ISOLATE_MODE;
++	else
++		p->flags &= ~BR_ISOLATE_MODE;
++	return 0;
++}
++static BRPORT_ATTR(isolate_mode, S_IRUGO | S_IWUSR,
++		   show_isolate_mode, store_isolate_mode);
++
+ #ifdef CONFIG_BRIDGE_IGMP_SNOOPING
+ static ssize_t show_multicast_router(struct net_bridge_port *p, char *buf)
+ {
+@@ -217,6 +233,7 @@ static const struct brport_attribute *br
+ #endif
+ 	&brport_attr_proxyarp,
+ 	&brport_attr_proxyarp_wifi,
++	&brport_attr_isolate_mode,
+ 	NULL
+ };
+ 
+--- a/net/bridge/br_input.c
++++ b/net/bridge/br_input.c
+@@ -185,8 +185,8 @@ int br_handle_frame_finish(struct sock *
+ 
+ 		unicast = false;
+ 		br->dev->stats.multicast++;
+-	} else if ((dst = __br_fdb_get(br, dest, vid)) &&
+-			dst->is_local) {
++	} else if ((p->flags & BR_ISOLATE_MODE) ||
++		   ((dst = __br_fdb_get(br, dest, vid)) && dst->is_local)) {
+ 		skb2 = skb;
+ 		/* Do not forward the packet since it's local. */
+ 		skb = NULL;
+--- a/net/bridge/br_forward.c
++++ b/net/bridge/br_forward.c
+@@ -134,7 +134,7 @@ EXPORT_SYMBOL_GPL(br_deliver);
+ /* called with rcu_read_lock */
+ void br_forward(const struct net_bridge_port *to, struct sk_buff *skb, struct sk_buff *skb0)
+ {
+-	if (should_deliver(to, skb)) {
++	if (should_deliver(to, skb) && !(to->flags & BR_ISOLATE_MODE)) {
+ 		if (skb0)
+ 			deliver_clone(to, skb, __br_forward);
+ 		else
+@@ -190,7 +190,7 @@ static void br_flood(struct net_bridge *
+ 		     struct sk_buff *skb0,
+ 		     void (*__packet_hook)(const struct net_bridge_port *p,
+ 					   struct sk_buff *skb),
+-		     bool unicast)
++		     				bool unicast, bool forward)
+ {
+ 	struct net_bridge_port *p;
+ 	struct net_bridge_port *prev;
+@@ -198,6 +198,8 @@ static void br_flood(struct net_bridge *
+ 	prev = NULL;
+ 
+ 	list_for_each_entry_rcu(p, &br->port_list, list) {
++		if (forward && (p->flags & BR_ISOLATE_MODE))
++			continue;
+ 		/* Do not flood unicast traffic to ports that turn it off */
+ 		if (unicast && !(p->flags & BR_FLOOD))
+ 			continue;
+@@ -232,14 +234,14 @@ out:
+ /* called with rcu_read_lock */
+ void br_flood_deliver(struct net_bridge *br, struct sk_buff *skb, bool unicast)
+ {
+-	br_flood(br, skb, NULL, __br_deliver, unicast);
++	br_flood(br, skb, NULL, __br_deliver, unicast, false);
+ }
+ 
+ /* called under bridge lock */
+ void br_flood_forward(struct net_bridge *br, struct sk_buff *skb,
+ 		      struct sk_buff *skb2, bool unicast)
+ {
+-	br_flood(br, skb, skb2, __br_forward, unicast);
++	br_flood(br, skb, skb2, __br_forward, unicast, true);
+ }
+ 
+ #ifdef CONFIG_BRIDGE_IGMP_SNOOPING
diff --git a/target/linux/generic/patches-4.3/643-bridge_remove_ipv6_dependency.patch b/target/linux/generic/patches-4.3/643-bridge_remove_ipv6_dependency.patch
new file mode 100644
index 0000000..ee5c244
--- /dev/null
+++ b/target/linux/generic/patches-4.3/643-bridge_remove_ipv6_dependency.patch
@@ -0,0 +1,123 @@
+From: Jonas Gorski <jonas.gorski+openwrt@gmail.com>
+Subject: [PATCH] bridge: remove IPv6 depependency of bridge in 2.6.38+
+
+Since 2.6.38 the bridge module has a dependency to IPv6 if IPv6 is
+enabled. Since the IPv6 module isn't exactly lightweight and bridge also
+only needs a single function from IPv6, it's rather easy to create a
+common "lib" module with a RCU pointer to the actual implementation, if
+the IPv6 module is loaded (although slightly hackish).
+
+The codepath seems to be only taken when using IPv6, so there should be
+no negative side effects when IPv6 isn't loaded. I did not measure how
+big the performance impact is.
+---
+--- a/include/net/addrconf.h
++++ b/include/net/addrconf.h
+@@ -122,6 +122,12 @@ static inline int addrconf_ifid_eui48(u8
+ 	return 0;
+ }
+ 
++extern int			(*ipv6_dev_get_saddr_hook)(struct net *net,
++						const struct net_device *dev,
++						const struct in6_addr *daddr,
++						unsigned int prefs,
++						struct in6_addr *saddr);
++
+ static inline unsigned long addrconf_timeout_fixup(u32 timeout,
+ 						   unsigned int unit)
+ {
+--- a/net/bridge/Kconfig
++++ b/net/bridge/Kconfig
+@@ -6,7 +6,6 @@ config BRIDGE
+ 	tristate "802.1d Ethernet Bridging"
+ 	select LLC
+ 	select STP
+-	depends on IPV6 || IPV6=n
+ 	---help---
+ 	  If you say Y here, then your Linux box will be able to act as an
+ 	  Ethernet bridge, which means that the different Ethernet segments it
+--- a/net/ipv6/Makefile
++++ b/net/ipv6/Makefile
+@@ -46,6 +46,7 @@ obj-y += addrconf_core.o exthdrs_core.o
+ obj-$(CONFIG_INET) += output_core.o protocol.o $(ipv6-offload)
+ 
+ obj-$(subst m,y,$(CONFIG_IPV6)) += inet6_hashtables.o
++obj-$(subst m,y,$(CONFIG_IPV6)) += inet6_stubs.o
+ 
+ ifneq ($(CONFIG_IPV6),)
+ obj-$(CONFIG_NET_UDP_TUNNEL) += ip6_udp_tunnel.o
+--- a/net/ipv6/addrconf.c
++++ b/net/ipv6/addrconf.c
+@@ -1509,7 +1509,7 @@ out:
+ 	return hiscore_idx;
+ }
+ 
+-int ipv6_dev_get_saddr(struct net *net, const struct net_device *dst_dev,
++static int ___ipv6_dev_get_saddr(struct net *net, const struct net_device *dst_dev,
+ 		       const struct in6_addr *daddr, unsigned int prefs,
+ 		       struct in6_addr *saddr)
+ {
+@@ -1579,7 +1579,6 @@ int ipv6_dev_get_saddr(struct net *net,
+ 	in6_ifa_put(hiscore->ifa);
+ 	return 0;
+ }
+-EXPORT_SYMBOL(ipv6_dev_get_saddr);
+ 
+ int __ipv6_get_lladdr(struct inet6_dev *idev, struct in6_addr *addr,
+ 		      u32 banned_flags)
+@@ -5941,6 +5940,9 @@ int __init addrconf_init(void)
+ 
+ 	ipv6_addr_label_rtnl_register();
+ 
++	BUG_ON(ipv6_dev_get_saddr_hook != NULL);
++	rcu_assign_pointer(ipv6_dev_get_saddr_hook, ___ipv6_dev_get_saddr);
++
+ 	return 0;
+ errout:
+ 	rtnl_af_unregister(&inet6_ops);
+@@ -5960,6 +5962,9 @@ void addrconf_cleanup(void)
+ 	struct net_device *dev;
+ 	int i;
+ 
++	rcu_assign_pointer(ipv6_dev_get_saddr_hook, NULL);
++	synchronize_rcu();
++
+ 	unregister_netdevice_notifier(&ipv6_dev_notf);
+ 	unregister_pernet_subsys(&addrconf_ops);
+ 	ipv6_addr_label_cleanup();
+--- /dev/null
++++ b/net/ipv6/inet6_stubs.c
+@@ -0,0 +1,33 @@
++/*
++ *      This program is free software; you can redistribute it and/or
++ *      modify it under the terms of the GNU General Public License
++ *      as published by the Free Software Foundation; either version
++ *      2 of the License, or (at your option) any later version.
++ */
++#include <linux/export.h>
++#include <net/ipv6.h>
++
++int (*ipv6_dev_get_saddr_hook)(struct net *net, const struct net_device *dev,
++			const struct in6_addr *daddr, unsigned int prefs,
++			struct in6_addr *saddr);
++
++EXPORT_SYMBOL(ipv6_dev_get_saddr_hook);
++
++int ipv6_dev_get_saddr(struct net *net, const struct net_device *dst_dev,
++			const struct in6_addr *daddr, unsigned int prefs,
++			struct in6_addr *saddr)
++{
++	int ret = -EADDRNOTAVAIL;
++	typeof(ipv6_dev_get_saddr_hook) dev_get_saddr;
++
++	rcu_read_lock();
++	dev_get_saddr = rcu_dereference(ipv6_dev_get_saddr_hook);
++
++	if (dev_get_saddr)
++		ret = dev_get_saddr(net, dst_dev, daddr, prefs, saddr);
++
++	rcu_read_unlock();
++	return ret;
++}
++EXPORT_SYMBOL(ipv6_dev_get_saddr);
++
diff --git a/target/linux/generic/patches-4.3/645-bridge_multicast_to_unicast.patch b/target/linux/generic/patches-4.3/645-bridge_multicast_to_unicast.patch
new file mode 100644
index 0000000..d3ce4ef
--- /dev/null
+++ b/target/linux/generic/patches-4.3/645-bridge_multicast_to_unicast.patch
@@ -0,0 +1,417 @@
+From: Felix Fietkau <nbd@openwrt.org>
+Subject: [PATCH] bridge: multicast to unicast
+
+Implement optinal multicast->unicast conversion for igmp snooping
+---
+--- a/include/linux/if_bridge.h
++++ b/include/linux/if_bridge.h
+@@ -46,6 +46,7 @@ struct br_ip_list {
+ #define BR_LEARNING_SYNC	BIT(9)
+ #define BR_PROXYARP_WIFI	BIT(10)
+ #define BR_ISOLATE_MODE	BIT(11)
++#define BR_MULTICAST_TO_UCAST	BIT(12)
+ 
+ extern void brioctl_set(int (*ioctl_hook)(struct net *, unsigned int, void __user *));
+ 
+--- a/net/bridge/br_multicast.c
++++ b/net/bridge/br_multicast.c
+@@ -42,12 +42,13 @@ static void br_multicast_add_router(stru
+ static void br_ip4_multicast_leave_group(struct net_bridge *br,
+ 					 struct net_bridge_port *port,
+ 					 __be32 group,
+-					 __u16 vid);
++					 __u16 vid,
++					 const unsigned char *src);
+ #if IS_ENABLED(CONFIG_IPV6)
+ static void br_ip6_multicast_leave_group(struct net_bridge *br,
+ 					 struct net_bridge_port *port,
+ 					 const struct in6_addr *group,
+-					 __u16 vid);
++					 __u16 vid, const unsigned char *src);
+ #endif
+ unsigned int br_mdb_rehash_seq;
+ 
+@@ -649,7 +650,8 @@ struct net_bridge_port_group *br_multica
+ 			struct net_bridge_port *port,
+ 			struct br_ip *group,
+ 			struct net_bridge_port_group __rcu *next,
+-			unsigned char state)
++			unsigned char state,
++			const unsigned char *src)
+ {
+ 	struct net_bridge_port_group *p;
+ 
+@@ -664,12 +666,33 @@ struct net_bridge_port_group *br_multica
+ 	hlist_add_head(&p->mglist, &port->mglist);
+ 	setup_timer(&p->timer, br_multicast_port_group_expired,
+ 		    (unsigned long)p);
++	if ((port->flags & BR_MULTICAST_TO_UCAST) && src) {
++		memcpy(p->eth_addr, src, ETH_ALEN);
++		p->unicast = true;
++	}
+ 	return p;
+ }
+ 
++static bool br_port_group_equal(struct net_bridge_port_group *p,
++				struct net_bridge_port *port,
++				const unsigned char *src)
++{
++	if (p->port != port)
++		return false;
++
++	if (!p->unicast)
++		return true;
++
++	if (!src)
++		return false;
++
++	return ether_addr_equal(src, p->eth_addr);
++}
++
+ static int br_multicast_add_group(struct net_bridge *br,
+ 				  struct net_bridge_port *port,
+-				  struct br_ip *group)
++				  struct br_ip *group,
++				  const unsigned char *src)
+ {
+ 	struct net_bridge_mdb_entry *mp;
+ 	struct net_bridge_port_group *p;
+@@ -696,13 +719,13 @@ static int br_multicast_add_group(struct
+ 	for (pp = &mp->ports;
+ 	     (p = mlock_dereference(*pp, br)) != NULL;
+ 	     pp = &p->next) {
+-		if (p->port == port)
++		if (br_port_group_equal(p, port, src))
+ 			goto found;
+ 		if ((unsigned long)p->port < (unsigned long)port)
+ 			break;
+ 	}
+ 
+-	p = br_multicast_new_port_group(port, group, *pp, MDB_TEMPORARY);
++	p = br_multicast_new_port_group(port, group, *pp, MDB_TEMPORARY, src);
+ 	if (unlikely(!p))
+ 		goto err;
+ 	rcu_assign_pointer(*pp, p);
+@@ -721,7 +744,7 @@ err:
+ static int br_ip4_multicast_add_group(struct net_bridge *br,
+ 				      struct net_bridge_port *port,
+ 				      __be32 group,
+-				      __u16 vid)
++				      __u16 vid, const unsigned char *src)
+ {
+ 	struct br_ip br_group;
+ 
+@@ -732,14 +755,14 @@ static int br_ip4_multicast_add_group(st
+ 	br_group.proto = htons(ETH_P_IP);
+ 	br_group.vid = vid;
+ 
+-	return br_multicast_add_group(br, port, &br_group);
++	return br_multicast_add_group(br, port, &br_group, src);
+ }
+ 
+ #if IS_ENABLED(CONFIG_IPV6)
+ static int br_ip6_multicast_add_group(struct net_bridge *br,
+ 				      struct net_bridge_port *port,
+ 				      const struct in6_addr *group,
+-				      __u16 vid)
++				      __u16 vid, const unsigned char *src)
+ {
+ 	struct br_ip br_group;
+ 
+@@ -750,7 +773,7 @@ static int br_ip6_multicast_add_group(st
+ 	br_group.proto = htons(ETH_P_IPV6);
+ 	br_group.vid = vid;
+ 
+-	return br_multicast_add_group(br, port, &br_group);
++	return br_multicast_add_group(br, port, &br_group, src);
+ }
+ #endif
+ 
+@@ -995,6 +1018,7 @@ static int br_ip4_multicast_igmp3_report
+ 					 struct sk_buff *skb,
+ 					 u16 vid)
+ {
++	const unsigned char *src;
+ 	struct igmpv3_report *ih;
+ 	struct igmpv3_grec *grec;
+ 	int i;
+@@ -1038,9 +1062,10 @@ static int br_ip4_multicast_igmp3_report
+ 		if ((type == IGMPV3_CHANGE_TO_INCLUDE ||
+ 		     type == IGMPV3_MODE_IS_INCLUDE) &&
+ 		    ntohs(grec->grec_nsrcs) == 0) {
+-			br_ip4_multicast_leave_group(br, port, group, vid);
++			br_ip4_multicast_leave_group(br, port, group, vid, src);
+ 		} else {
+-			err = br_ip4_multicast_add_group(br, port, group, vid);
++			src = eth_hdr(skb)->h_source;
++			err = br_ip4_multicast_add_group(br, port, group, vid, src);
+ 			if (err)
+ 				break;
+ 		}
+@@ -1055,6 +1080,7 @@ static int br_ip6_multicast_mld2_report(
+ 					struct sk_buff *skb,
+ 					u16 vid)
+ {
++	const unsigned char *src = eth_hdr(skb)->h_source;
+ 	struct icmp6hdr *icmp6h;
+ 	struct mld2_grec *grec;
+ 	int i;
+@@ -1106,10 +1132,10 @@ static int br_ip6_multicast_mld2_report(
+ 		     grec->grec_type == MLD2_MODE_IS_INCLUDE) &&
+ 		    ntohs(*nsrcs) == 0) {
+ 			br_ip6_multicast_leave_group(br, port, &grec->grec_mca,
+-						     vid);
++						     vid, src);
+ 		} else {
+ 			err = br_ip6_multicast_add_group(br, port,
+-							 &grec->grec_mca, vid);
++							 &grec->grec_mca, vid, src);
+ 			if (!err)
+ 				break;
+ 		}
+@@ -1422,7 +1448,8 @@ br_multicast_leave_group(struct net_brid
+ 			 struct net_bridge_port *port,
+ 			 struct br_ip *group,
+ 			 struct bridge_mcast_other_query *other_query,
+-			 struct bridge_mcast_own_query *own_query)
++			 struct bridge_mcast_own_query *own_query,
++			 const unsigned char *src)
+ {
+ 	struct net_bridge_mdb_htable *mdb;
+ 	struct net_bridge_mdb_entry *mp;
+@@ -1446,7 +1473,7 @@ br_multicast_leave_group(struct net_brid
+ 		for (pp = &mp->ports;
+ 		     (p = mlock_dereference(*pp, br)) != NULL;
+ 		     pp = &p->next) {
+-			if (p->port != port)
++			if (!br_port_group_equal(p, port, src))
+ 				continue;
+ 
+ 			rcu_assign_pointer(*pp, p->next);
+@@ -1509,7 +1536,7 @@ br_multicast_leave_group(struct net_brid
+ 	for (p = mlock_dereference(mp->ports, br);
+ 	     p != NULL;
+ 	     p = mlock_dereference(p->next, br)) {
+-		if (p->port != port)
++		if (!br_port_group_equal(p, port, src))
+ 			continue;
+ 
+ 		if (!hlist_unhashed(&p->mglist) &&
+@@ -1527,8 +1554,8 @@ out:
+ 
+ static void br_ip4_multicast_leave_group(struct net_bridge *br,
+ 					 struct net_bridge_port *port,
+-					 __be32 group,
+-					 __u16 vid)
++					 __be32 group, __u16 vid,
++					 const unsigned char *src)
+ {
+ 	struct br_ip br_group;
+ 	struct bridge_mcast_own_query *own_query;
+@@ -1543,14 +1570,14 @@ static void br_ip4_multicast_leave_group
+ 	br_group.vid = vid;
+ 
+ 	br_multicast_leave_group(br, port, &br_group, &br->ip4_other_query,
+-				 own_query);
++				 own_query, src);
+ }
+ 
+ #if IS_ENABLED(CONFIG_IPV6)
+ static void br_ip6_multicast_leave_group(struct net_bridge *br,
+ 					 struct net_bridge_port *port,
+ 					 const struct in6_addr *group,
+-					 __u16 vid)
++					 __u16 vid, const unsigned char *src)
+ {
+ 	struct br_ip br_group;
+ 	struct bridge_mcast_own_query *own_query;
+@@ -1565,7 +1592,7 @@ static void br_ip6_multicast_leave_group
+ 	br_group.vid = vid;
+ 
+ 	br_multicast_leave_group(br, port, &br_group, &br->ip6_other_query,
+-				 own_query);
++				 own_query, src);
+ }
+ #endif
+ 
+@@ -1574,6 +1601,7 @@ static int br_multicast_ipv4_rcv(struct
+ 				 struct sk_buff *skb,
+ 				 u16 vid)
+ {
++	const unsigned char *src;
+ 	struct sk_buff *skb_trimmed = NULL;
+ 	struct igmphdr *ih;
+ 	int err;
+@@ -1590,12 +1618,13 @@ static int br_multicast_ipv4_rcv(struct
+ 
+ 	BR_INPUT_SKB_CB(skb)->igmp = 1;
+ 	ih = igmp_hdr(skb);
++	src = eth_hdr(skb)->h_source;
+ 
+ 	switch (ih->type) {
+ 	case IGMP_HOST_MEMBERSHIP_REPORT:
+ 	case IGMPV2_HOST_MEMBERSHIP_REPORT:
+ 		BR_INPUT_SKB_CB(skb)->mrouters_only = 1;
+-		err = br_ip4_multicast_add_group(br, port, ih->group, vid);
++		err = br_ip4_multicast_add_group(br, port, ih->group, vid, src);
+ 		break;
+ 	case IGMPV3_HOST_MEMBERSHIP_REPORT:
+ 		err = br_ip4_multicast_igmp3_report(br, port, skb_trimmed, vid);
+@@ -1604,7 +1633,7 @@ static int br_multicast_ipv4_rcv(struct
+ 		err = br_ip4_multicast_query(br, port, skb_trimmed, vid);
+ 		break;
+ 	case IGMP_HOST_LEAVE_MESSAGE:
+-		br_ip4_multicast_leave_group(br, port, ih->group, vid);
++		br_ip4_multicast_leave_group(br, port, ih->group, vid, src);
+ 		break;
+ 	}
+ 
+@@ -1620,6 +1649,7 @@ static int br_multicast_ipv6_rcv(struct
+ 				 struct sk_buff *skb,
+ 				 u16 vid)
+ {
++	const unsigned char *src;
+ 	struct sk_buff *skb_trimmed = NULL;
+ 	struct mld_msg *mld;
+ 	int err;
+@@ -1639,8 +1669,9 @@ static int br_multicast_ipv6_rcv(struct
+ 
+ 	switch (mld->mld_type) {
+ 	case ICMPV6_MGM_REPORT:
++		src = eth_hdr(skb)->h_source;
+ 		BR_INPUT_SKB_CB(skb)->mrouters_only = 1;
+-		err = br_ip6_multicast_add_group(br, port, &mld->mld_mca, vid);
++		err = br_ip6_multicast_add_group(br, port, &mld->mld_mca, vid, src);
+ 		break;
+ 	case ICMPV6_MLD2_REPORT:
+ 		err = br_ip6_multicast_mld2_report(br, port, skb_trimmed, vid);
+@@ -1649,7 +1680,8 @@ static int br_multicast_ipv6_rcv(struct
+ 		err = br_ip6_multicast_query(br, port, skb_trimmed, vid);
+ 		break;
+ 	case ICMPV6_MGM_REDUCTION:
+-		br_ip6_multicast_leave_group(br, port, &mld->mld_mca, vid);
++		src = eth_hdr(skb)->h_source;
++		br_ip6_multicast_leave_group(br, port, &mld->mld_mca, vid, src);
+ 		break;
+ 	}
+ 
+--- a/net/bridge/br_private.h
++++ b/net/bridge/br_private.h
+@@ -114,6 +114,9 @@ struct net_bridge_port_group {
+ 	struct timer_list		timer;
+ 	struct br_ip			addr;
+ 	unsigned char			state;
++
++	unsigned char			eth_addr[ETH_ALEN];
++	bool				unicast;
+ };
+ 
+ struct net_bridge_mdb_entry
+@@ -485,7 +488,8 @@ void br_multicast_free_pg(struct rcu_hea
+ struct net_bridge_port_group *
+ br_multicast_new_port_group(struct net_bridge_port *port, struct br_ip *group,
+ 			    struct net_bridge_port_group __rcu *next,
+-			    unsigned char state);
++			    unsigned char state,
++		       const unsigned char *src);
+ void br_mdb_init(void);
+ void br_mdb_uninit(void);
+ void br_mdb_notify(struct net_device *dev, struct net_bridge_port *port,
+--- a/net/bridge/br_mdb.c
++++ b/net/bridge/br_mdb.c
+@@ -416,7 +416,7 @@ static int br_mdb_add_group(struct net_b
+ 			break;
+ 	}
+ 
+-	p = br_multicast_new_port_group(port, group, *pp, state);
++	p = br_multicast_new_port_group(port, group, *pp, state, NULL);
+ 	if (unlikely(!p))
+ 		return -ENOMEM;
+ 	rcu_assign_pointer(*pp, p);
+--- a/net/bridge/br_forward.c
++++ b/net/bridge/br_forward.c
+@@ -185,6 +185,34 @@ out:
+ 	return p;
+ }
+ 
++static struct net_bridge_port *maybe_deliver_addr(
++	struct net_bridge_port *prev, struct net_bridge_port *p,
++	struct sk_buff *skb, const unsigned char *addr,
++	void (*__packet_hook)(const struct net_bridge_port *p,
++			      struct sk_buff *skb))
++{
++	struct net_device *dev = BR_INPUT_SKB_CB(skb)->brdev;
++	const unsigned char *src = eth_hdr(skb)->h_source;
++
++	if (!should_deliver(p, skb))
++		return prev;
++
++	/* Even with hairpin, no soliloquies - prevent breaking IPv6 DAD */
++	if (skb->dev == p->dev && ether_addr_equal(src, addr))
++		return prev;
++
++	skb = skb_copy(skb, GFP_ATOMIC);
++	if (!skb) {
++		dev->stats.tx_dropped++;
++		return prev;
++	}
++
++	memcpy(eth_hdr(skb)->h_dest, addr, ETH_ALEN);
++	__packet_hook(p, skb);
++
++	return prev;
++}
++
+ /* called under bridge lock */
+ static void br_flood(struct net_bridge *br, struct sk_buff *skb,
+ 		     struct sk_buff *skb0,
+@@ -257,6 +285,7 @@ static void br_multicast_flood(struct ne
+ 	struct net_bridge_port *prev = NULL;
+ 	struct net_bridge_port_group *p;
+ 	struct hlist_node *rp;
++	const unsigned char *addr;
+ 
+ 	rp = rcu_dereference(hlist_first_rcu(&br->router_list));
+ 	p = mdst ? rcu_dereference(mdst->ports) : NULL;
+@@ -267,10 +296,19 @@ static void br_multicast_flood(struct ne
+ 		rport = rp ? hlist_entry(rp, struct net_bridge_port, rlist) :
+ 			     NULL;
+ 
+-		port = (unsigned long)lport > (unsigned long)rport ?
+-		       lport : rport;
+-
+-		prev = maybe_deliver(prev, port, skb, __packet_hook);
++		if ((unsigned long)lport > (unsigned long)rport) {
++			port = lport;
++			addr = p->unicast ? p->eth_addr : NULL;
++		} else {
++			port = rport;
++			addr = NULL;
++		}
++
++		if (addr)
++			prev = maybe_deliver_addr(prev, port, skb, addr,
++						  __packet_hook);
++		else
++			prev = maybe_deliver(prev, port, skb, __packet_hook);
+ 		if (IS_ERR(prev))
+ 			goto out;
+ 
+--- a/net/bridge/br_sysfs_if.c
++++ b/net/bridge/br_sysfs_if.c
+@@ -204,6 +204,7 @@ static BRPORT_ATTR(multicast_router, S_I
+ 		   store_multicast_router);
+ 
+ BRPORT_ATTR_FLAG(multicast_fast_leave, BR_MULTICAST_FAST_LEAVE);
++BRPORT_ATTR_FLAG(multicast_to_unicast, BR_MULTICAST_TO_UCAST);
+ #endif
+ 
+ static const struct brport_attribute *brport_attrs[] = {
+@@ -230,6 +231,7 @@ static const struct brport_attribute *br
+ #ifdef CONFIG_BRIDGE_IGMP_SNOOPING
+ 	&brport_attr_multicast_router,
+ 	&brport_attr_multicast_fast_leave,
++	&brport_attr_multicast_to_unicast,
+ #endif
+ 	&brport_attr_proxyarp,
+ 	&brport_attr_proxyarp_wifi,
diff --git a/target/linux/generic/patches-4.3/650-pppoe_header_pad.patch b/target/linux/generic/patches-4.3/650-pppoe_header_pad.patch
new file mode 100644
index 0000000..2804469
--- /dev/null
+++ b/target/linux/generic/patches-4.3/650-pppoe_header_pad.patch
@@ -0,0 +1,20 @@
+--- a/drivers/net/ppp/pppoe.c
++++ b/drivers/net/ppp/pppoe.c
+@@ -871,7 +871,7 @@ static int pppoe_sendmsg(struct socket *
+ 		goto end;
+ 
+ 
+-	skb = sock_wmalloc(sk, total_len + dev->hard_header_len + 32,
++	skb = sock_wmalloc(sk, total_len + dev->hard_header_len + 32 + NET_SKB_PAD,
+ 			   0, GFP_KERNEL);
+ 	if (!skb) {
+ 		error = -ENOMEM;
+@@ -879,7 +879,7 @@ static int pppoe_sendmsg(struct socket *
+ 	}
+ 
+ 	/* Reserve space for headers. */
+-	skb_reserve(skb, dev->hard_header_len);
++	skb_reserve(skb, dev->hard_header_len + NET_SKB_PAD);
+ 	skb_reset_network_header(skb);
+ 
+ 	skb->dev = dev;
diff --git a/target/linux/generic/patches-4.3/651-wireless_mesh_header.patch b/target/linux/generic/patches-4.3/651-wireless_mesh_header.patch
new file mode 100644
index 0000000..17bcb6d
--- /dev/null
+++ b/target/linux/generic/patches-4.3/651-wireless_mesh_header.patch
@@ -0,0 +1,11 @@
+--- a/include/linux/netdevice.h
++++ b/include/linux/netdevice.h
+@@ -133,7 +133,7 @@ static inline bool dev_xmit_complete(int
+  */
+ 
+ #if defined(CONFIG_WLAN) || IS_ENABLED(CONFIG_AX25)
+-# if defined(CONFIG_MAC80211_MESH)
++# if 1 || defined(CONFIG_MAC80211_MESH)
+ #  define LL_MAX_HEADER 128
+ # else
+ #  define LL_MAX_HEADER 96
diff --git a/target/linux/generic/patches-4.3/653-disable_netlink_trim.patch b/target/linux/generic/patches-4.3/653-disable_netlink_trim.patch
new file mode 100644
index 0000000..2f64696
--- /dev/null
+++ b/target/linux/generic/patches-4.3/653-disable_netlink_trim.patch
@@ -0,0 +1,30 @@
+--- a/net/netlink/af_netlink.c
++++ b/net/netlink/af_netlink.c
+@@ -1795,27 +1795,7 @@ void netlink_detachskb(struct sock *sk,
+ 
+ static struct sk_buff *netlink_trim(struct sk_buff *skb, gfp_t allocation)
+ {
+-	int delta;
+-
+ 	WARN_ON(skb->sk != NULL);
+-	if (netlink_skb_is_mmaped(skb))
+-		return skb;
+-
+-	delta = skb->end - skb->tail;
+-	if (is_vmalloc_addr(skb->head) || delta * 2 < skb->truesize)
+-		return skb;
+-
+-	if (skb_shared(skb)) {
+-		struct sk_buff *nskb = skb_clone(skb, allocation);
+-		if (!nskb)
+-			return skb;
+-		consume_skb(skb);
+-		skb = nskb;
+-	}
+-
+-	if (!pskb_expand_head(skb, 0, -delta, allocation))
+-		skb->truesize -= delta;
+-
+ 	return skb;
+ }
+ 
diff --git a/target/linux/generic/patches-4.3/655-increase_skb_pad.patch b/target/linux/generic/patches-4.3/655-increase_skb_pad.patch
new file mode 100644
index 0000000..3e20bdf
--- /dev/null
+++ b/target/linux/generic/patches-4.3/655-increase_skb_pad.patch
@@ -0,0 +1,11 @@
+--- a/include/linux/skbuff.h
++++ b/include/linux/skbuff.h
+@@ -2145,7 +2145,7 @@ static inline int pskb_network_may_pull(
+  * NET_IP_ALIGN(2) + ethernet_header(14) + IP_header(20/40) + ports(8)
+  */
+ #ifndef NET_SKB_PAD
+-#define NET_SKB_PAD	max(32, L1_CACHE_BYTES)
++#define NET_SKB_PAD	max(64, L1_CACHE_BYTES)
+ #endif
+ 
+ int ___pskb_trim(struct sk_buff *skb, unsigned int len);
diff --git a/target/linux/generic/patches-4.3/656-skb_reduce_truesize-helper.patch b/target/linux/generic/patches-4.3/656-skb_reduce_truesize-helper.patch
new file mode 100644
index 0000000..4465b37
--- /dev/null
+++ b/target/linux/generic/patches-4.3/656-skb_reduce_truesize-helper.patch
@@ -0,0 +1,41 @@
+From 4593a806e31119c5bd3faa00c7210ad862d515af Mon Sep 17 00:00:00 2001
+From: Dave Taht <dave.taht@bufferbloat.net>
+Date: Mon, 31 Dec 2012 10:02:21 -0800
+Subject: [PATCH 3/7] skb_reduce_truesize: helper function for shrinking skbs
+ whenever needed
+
+On embedded devices in particular, large queues of small packets from the rx
+path with a large truesize can exist. Reducing their size can reduce
+memory pressure. skb_reduce_truesize is a helper function for doing this,
+when needed.
+---
+ include/linux/skbuff.h |   18 ++++++++++++++++++
+ 1 file changed, 18 insertions(+)
+
+--- a/include/linux/skbuff.h
++++ b/include/linux/skbuff.h
+@@ -2190,6 +2190,24 @@ static inline void pskb_trim_unique(stru
+ 	BUG_ON(err);
+ }
+ 
++/*
++ * Caller wants to reduce memory needs before queueing skb
++ * The (expensive) copy should not be be done in fast path.
++ */
++static inline struct sk_buff *skb_reduce_truesize(struct sk_buff *skb)
++{
++	if (skb->truesize > 2 * SKB_TRUESIZE(skb->len)) {
++		struct sk_buff *nskb;
++		nskb = skb_copy_expand(skb, skb_headroom(skb), 0,
++			GFP_ATOMIC | __GFP_NOWARN);
++		if (nskb) {
++			__kfree_skb(skb);
++			skb = nskb;
++		}
++	}
++	return skb;
++}
++
+ /**
+  *	skb_orphan - orphan a buffer
+  *	@skb: buffer to orphan
diff --git a/target/linux/generic/patches-4.3/657-qdisc_reduce_truesize.patch b/target/linux/generic/patches-4.3/657-qdisc_reduce_truesize.patch
new file mode 100644
index 0000000..d9f5b4f
--- /dev/null
+++ b/target/linux/generic/patches-4.3/657-qdisc_reduce_truesize.patch
@@ -0,0 +1,63 @@
+From bc9fec2f87d57bdbff30d296605e24504513f65c Mon Sep 17 00:00:00 2001
+From: =?UTF-8?q?Dave=20T=C3=A4ht?= <dave.taht@bufferbloat.net>
+Date: Mon, 17 Sep 2012 19:20:22 -0700
+Subject: [PATCH 4/7] net: add skb_reduce_truesize support to common qdiscs
+
+Reduce skb size under load when queues begin to fill on the
+commont qdiscs.
+---
+ net/sched/sch_codel.c    |    2 ++
+ net/sched/sch_fifo.c     |   12 ++++++++----
+ net/sched/sch_fq_codel.c |    2 ++
+ 3 files changed, 12 insertions(+), 4 deletions(-)
+
+--- a/net/sched/sch_codel.c
++++ b/net/sched/sch_codel.c
+@@ -96,6 +96,8 @@ static int codel_qdisc_enqueue(struct sk
+ 	struct codel_sched_data *q;
+ 
+ 	if (likely(qdisc_qlen(sch) < sch->limit)) {
++		if(qdisc_qlen(sch) > 128)
++			skb = skb_reduce_truesize(skb);
+ 		codel_set_enqueue_time(skb);
+ 		return qdisc_enqueue_tail(skb, sch);
+ 	}
+--- a/net/sched/sch_fifo.c
++++ b/net/sched/sch_fifo.c
+@@ -29,17 +29,21 @@ static int bfifo_enqueue(struct sk_buff
+ 
+ static int pfifo_enqueue(struct sk_buff *skb, struct Qdisc *sch)
+ {
+-	if (likely(skb_queue_len(&sch->q) < sch->limit))
++	if (likely(skb_queue_len(&sch->q) < sch->limit)) {
++		if (skb_queue_len(&sch->q) > 128)
++			skb = skb_reduce_truesize(skb);
+ 		return qdisc_enqueue_tail(skb, sch);
+-
++	}
+ 	return qdisc_reshape_fail(skb, sch);
+ }
+ 
+ static int pfifo_tail_enqueue(struct sk_buff *skb, struct Qdisc *sch)
+ {
+-	if (likely(skb_queue_len(&sch->q) < sch->limit))
++	if (likely(skb_queue_len(&sch->q) < sch->limit)) {
++		if (skb_queue_len(&sch->q) > 128)
++			skb = skb_reduce_truesize(skb);
+ 		return qdisc_enqueue_tail(skb, sch);
+-
++	}
+ 	/* queue full, remove one skb to fulfill the limit */
+ 	__qdisc_queue_drop_head(sch, &sch->q);
+ 	qdisc_qstats_drop(sch);
+--- a/net/sched/sch_fq_codel.c
++++ b/net/sched/sch_fq_codel.c
+@@ -187,6 +187,8 @@ static int fq_codel_enqueue(struct sk_bu
+ 		return ret;
+ 	}
+ 	idx--;
++	if (sch->q.qlen > 128)
++		skb = skb_reduce_truesize(skb);
+ 
+ 	codel_set_enqueue_time(skb);
+ 	flow = &q->flows[idx];
diff --git a/target/linux/generic/patches-4.3/660-fq_codel_defaults.patch b/target/linux/generic/patches-4.3/660-fq_codel_defaults.patch
new file mode 100644
index 0000000..a2ff805
--- /dev/null
+++ b/target/linux/generic/patches-4.3/660-fq_codel_defaults.patch
@@ -0,0 +1,14 @@
+--- a/net/sched/sch_fq_codel.c
++++ b/net/sched/sch_fq_codel.c
+@@ -412,9 +412,9 @@ static int fq_codel_init(struct Qdisc *s
+ 	struct fq_codel_sched_data *q = qdisc_priv(sch);
+ 	int i;
+ 
+-	sch->limit = 10*1024;
++	sch->limit = 1024;
+ 	q->flows_cnt = 1024;
+-	q->quantum = psched_mtu(qdisc_dev(sch));
++	q->quantum = 300;
+ 	q->perturbation = prandom_u32();
+ 	INIT_LIST_HEAD(&q->new_flows);
+ 	INIT_LIST_HEAD(&q->old_flows);
diff --git a/target/linux/generic/patches-4.3/661-fq_codel_keep_dropped_stats.patch b/target/linux/generic/patches-4.3/661-fq_codel_keep_dropped_stats.patch
new file mode 100644
index 0000000..0efc61b
--- /dev/null
+++ b/target/linux/generic/patches-4.3/661-fq_codel_keep_dropped_stats.patch
@@ -0,0 +1,10 @@
+--- a/net/sched/sch_fq_codel.c
++++ b/net/sched/sch_fq_codel.c
+@@ -200,7 +200,6 @@ static int fq_codel_enqueue(struct sk_bu
+ 		list_add_tail(&flow->flowchain, &q->new_flows);
+ 		q->new_flow_count++;
+ 		flow->deficit = q->quantum;
+-		flow->dropped = 0;
+ 	}
+ 	if (++sch->q.qlen <= sch->limit)
+ 		return NET_XMIT_SUCCESS;
diff --git a/target/linux/generic/patches-4.3/662-use_fq_codel_by_default.patch b/target/linux/generic/patches-4.3/662-use_fq_codel_by_default.patch
new file mode 100644
index 0000000..fba373a
--- /dev/null
+++ b/target/linux/generic/patches-4.3/662-use_fq_codel_by_default.patch
@@ -0,0 +1,75 @@
+--- a/net/sched/Kconfig
++++ b/net/sched/Kconfig
+@@ -3,8 +3,9 @@
+ # 
+ 
+ menuconfig NET_SCHED
+-	bool "QoS and/or fair queueing"
++	def_bool y
+ 	select NET_SCH_FIFO
++	select NET_SCH_FQ_CODEL
+ 	---help---
+ 	  When the kernel has several packets to send out over a network
+ 	  device, it has to decide which ones to send first, which ones to
+--- a/net/sched/sch_fq_codel.c
++++ b/net/sched/sch_fq_codel.c
+@@ -623,7 +623,7 @@ static const struct Qdisc_class_ops fq_c
+ 	.walk		=	fq_codel_walk,
+ };
+ 
+-static struct Qdisc_ops fq_codel_qdisc_ops __read_mostly = {
++struct Qdisc_ops fq_codel_qdisc_ops __read_mostly = {
+ 	.cl_ops		=	&fq_codel_class_ops,
+ 	.id		=	"fq_codel",
+ 	.priv_size	=	sizeof(struct fq_codel_sched_data),
+@@ -639,6 +639,7 @@ static struct Qdisc_ops fq_codel_qdisc_o
+ 	.dump_stats =	fq_codel_dump_stats,
+ 	.owner		=	THIS_MODULE,
+ };
++EXPORT_SYMBOL(fq_codel_qdisc_ops);
+ 
+ static int __init fq_codel_module_init(void)
+ {
+--- a/include/net/sch_generic.h
++++ b/include/net/sch_generic.h
+@@ -341,6 +341,7 @@ extern struct Qdisc_ops noop_qdisc_ops;
+ extern struct Qdisc_ops pfifo_fast_ops;
+ extern struct Qdisc_ops mq_qdisc_ops;
+ extern struct Qdisc_ops noqueue_qdisc_ops;
++extern struct Qdisc_ops fq_codel_qdisc_ops;
+ extern const struct Qdisc_ops *default_qdisc_ops;
+ 
+ struct Qdisc_class_common {
+--- a/net/sched/sch_generic.c
++++ b/net/sched/sch_generic.c
+@@ -726,7 +726,7 @@ static void attach_one_default_qdisc(str
+ 				     void *_unused)
+ {
+ 	struct Qdisc *qdisc;
+-	const struct Qdisc_ops *ops = default_qdisc_ops;
++	const struct Qdisc_ops *ops = &fq_codel_qdisc_ops;
+ 
+ 	if (dev->priv_flags & IFF_NO_QUEUE)
+ 		ops = &noqueue_qdisc_ops;
+--- a/net/sched/sch_mq.c
++++ b/net/sched/sch_mq.c
+@@ -57,7 +57,7 @@ static int mq_init(struct Qdisc *sch, st
+ 
+ 	for (ntx = 0; ntx < dev->num_tx_queues; ntx++) {
+ 		dev_queue = netdev_get_tx_queue(dev, ntx);
+-		qdisc = qdisc_create_dflt(dev_queue, default_qdisc_ops,
++		qdisc = qdisc_create_dflt(dev_queue, &fq_codel_qdisc_ops,
+ 					  TC_H_MAKE(TC_H_MAJ(sch->handle),
+ 						    TC_H_MIN(ntx + 1)));
+ 		if (qdisc == NULL)
+--- a/net/sched/sch_mqprio.c
++++ b/net/sched/sch_mqprio.c
+@@ -124,7 +124,7 @@ static int mqprio_init(struct Qdisc *sch
+ 
+ 	for (i = 0; i < dev->num_tx_queues; i++) {
+ 		dev_queue = netdev_get_tx_queue(dev, i);
+-		qdisc = qdisc_create_dflt(dev_queue, default_qdisc_ops,
++		qdisc = qdisc_create_dflt(dev_queue, &fq_codel_qdisc_ops,
+ 					  TC_H_MAKE(TC_H_MAJ(sch->handle),
+ 						    TC_H_MIN(i + 1)));
+ 		if (qdisc == NULL) {
diff --git a/target/linux/generic/patches-4.3/663-remove_pfifo_fast.patch b/target/linux/generic/patches-4.3/663-remove_pfifo_fast.patch
new file mode 100644
index 0000000..d28835b
--- /dev/null
+++ b/target/linux/generic/patches-4.3/663-remove_pfifo_fast.patch
@@ -0,0 +1,142 @@
+--- a/net/sched/sch_generic.c
++++ b/net/sched/sch_generic.c
+@@ -435,139 +435,6 @@ struct Qdisc_ops noqueue_qdisc_ops __rea
+ 	.owner		=	THIS_MODULE,
+ };
+ 
+-static const u8 prio2band[TC_PRIO_MAX + 1] = {
+-	1, 2, 2, 2, 1, 2, 0, 0 , 1, 1, 1, 1, 1, 1, 1, 1
+-};
+-
+-/* 3-band FIFO queue: old style, but should be a bit faster than
+-   generic prio+fifo combination.
+- */
+-
+-#define PFIFO_FAST_BANDS 3
+-
+-/*
+- * Private data for a pfifo_fast scheduler containing:
+- * 	- queues for the three band
+- * 	- bitmap indicating which of the bands contain skbs
+- */
+-struct pfifo_fast_priv {
+-	u32 bitmap;
+-	struct sk_buff_head q[PFIFO_FAST_BANDS];
+-};
+-
+-/*
+- * Convert a bitmap to the first band number where an skb is queued, where:
+- * 	bitmap=0 means there are no skbs on any band.
+- * 	bitmap=1 means there is an skb on band 0.
+- *	bitmap=7 means there are skbs on all 3 bands, etc.
+- */
+-static const int bitmap2band[] = {-1, 0, 1, 0, 2, 0, 1, 0};
+-
+-static inline struct sk_buff_head *band2list(struct pfifo_fast_priv *priv,
+-					     int band)
+-{
+-	return priv->q + band;
+-}
+-
+-static int pfifo_fast_enqueue(struct sk_buff *skb, struct Qdisc *qdisc)
+-{
+-	if (skb_queue_len(&qdisc->q) < qdisc_dev(qdisc)->tx_queue_len) {
+-		int band = prio2band[skb->priority & TC_PRIO_MAX];
+-		struct pfifo_fast_priv *priv = qdisc_priv(qdisc);
+-		struct sk_buff_head *list = band2list(priv, band);
+-
+-		priv->bitmap |= (1 << band);
+-		qdisc->q.qlen++;
+-		return __qdisc_enqueue_tail(skb, qdisc, list);
+-	}
+-
+-	return qdisc_drop(skb, qdisc);
+-}
+-
+-static struct sk_buff *pfifo_fast_dequeue(struct Qdisc *qdisc)
+-{
+-	struct pfifo_fast_priv *priv = qdisc_priv(qdisc);
+-	int band = bitmap2band[priv->bitmap];
+-
+-	if (likely(band >= 0)) {
+-		struct sk_buff_head *list = band2list(priv, band);
+-		struct sk_buff *skb = __qdisc_dequeue_head(qdisc, list);
+-
+-		qdisc->q.qlen--;
+-		if (skb_queue_empty(list))
+-			priv->bitmap &= ~(1 << band);
+-
+-		return skb;
+-	}
+-
+-	return NULL;
+-}
+-
+-static struct sk_buff *pfifo_fast_peek(struct Qdisc *qdisc)
+-{
+-	struct pfifo_fast_priv *priv = qdisc_priv(qdisc);
+-	int band = bitmap2band[priv->bitmap];
+-
+-	if (band >= 0) {
+-		struct sk_buff_head *list = band2list(priv, band);
+-
+-		return skb_peek(list);
+-	}
+-
+-	return NULL;
+-}
+-
+-static void pfifo_fast_reset(struct Qdisc *qdisc)
+-{
+-	int prio;
+-	struct pfifo_fast_priv *priv = qdisc_priv(qdisc);
+-
+-	for (prio = 0; prio < PFIFO_FAST_BANDS; prio++)
+-		__qdisc_reset_queue(qdisc, band2list(priv, prio));
+-
+-	priv->bitmap = 0;
+-	qdisc->qstats.backlog = 0;
+-	qdisc->q.qlen = 0;
+-}
+-
+-static int pfifo_fast_dump(struct Qdisc *qdisc, struct sk_buff *skb)
+-{
+-	struct tc_prio_qopt opt = { .bands = PFIFO_FAST_BANDS };
+-
+-	memcpy(&opt.priomap, prio2band, TC_PRIO_MAX + 1);
+-	if (nla_put(skb, TCA_OPTIONS, sizeof(opt), &opt))
+-		goto nla_put_failure;
+-	return skb->len;
+-
+-nla_put_failure:
+-	return -1;
+-}
+-
+-static int pfifo_fast_init(struct Qdisc *qdisc, struct nlattr *opt)
+-{
+-	int prio;
+-	struct pfifo_fast_priv *priv = qdisc_priv(qdisc);
+-
+-	for (prio = 0; prio < PFIFO_FAST_BANDS; prio++)
+-		__skb_queue_head_init(band2list(priv, prio));
+-
+-	/* Can by-pass the queue discipline */
+-	qdisc->flags |= TCQ_F_CAN_BYPASS;
+-	return 0;
+-}
+-
+-struct Qdisc_ops pfifo_fast_ops __read_mostly = {
+-	.id		=	"pfifo_fast",
+-	.priv_size	=	sizeof(struct pfifo_fast_priv),
+-	.enqueue	=	pfifo_fast_enqueue,
+-	.dequeue	=	pfifo_fast_dequeue,
+-	.peek		=	pfifo_fast_peek,
+-	.init		=	pfifo_fast_init,
+-	.reset		=	pfifo_fast_reset,
+-	.dump		=	pfifo_fast_dump,
+-	.owner		=	THIS_MODULE,
+-};
+-
+ static struct lock_class_key qdisc_tx_busylock;
+ 
+ struct Qdisc *qdisc_alloc(struct netdev_queue *dev_queue,
diff --git a/target/linux/generic/patches-4.3/664-codel_fix_3_12.patch b/target/linux/generic/patches-4.3/664-codel_fix_3_12.patch
new file mode 100644
index 0000000..838c9f6
--- /dev/null
+++ b/target/linux/generic/patches-4.3/664-codel_fix_3_12.patch
@@ -0,0 +1,22 @@
+--- a/net/sched/sch_api.c
++++ b/net/sched/sch_api.c
+@@ -1936,7 +1936,7 @@ static int __init pktsched_init(void)
+ 		return err;
+ 	}
+ 
+-	register_qdisc(&pfifo_fast_ops);
++	register_qdisc(&fq_codel_qdisc_ops);
+ 	register_qdisc(&pfifo_qdisc_ops);
+ 	register_qdisc(&bfifo_qdisc_ops);
+ 	register_qdisc(&pfifo_head_drop_qdisc_ops);
+--- a/net/sched/sch_generic.c
++++ b/net/sched/sch_generic.c
+@@ -31,7 +31,7 @@
+ #include <net/dst.h>
+ 
+ /* Qdisc to use by default */
+-const struct Qdisc_ops *default_qdisc_ops = &pfifo_fast_ops;
++const struct Qdisc_ops *default_qdisc_ops = &fq_codel_qdisc_ops;
+ EXPORT_SYMBOL(default_qdisc_ops);
+ 
+ /* Main transmission queue. */
diff --git a/target/linux/generic/patches-4.3/666-Add-support-for-MAP-E-FMRs-mesh-mode.patch b/target/linux/generic/patches-4.3/666-Add-support-for-MAP-E-FMRs-mesh-mode.patch
new file mode 100644
index 0000000..7123c80
--- /dev/null
+++ b/target/linux/generic/patches-4.3/666-Add-support-for-MAP-E-FMRs-mesh-mode.patch
@@ -0,0 +1,495 @@
+From 775d6fe74d1eaec2ba387535b068dde2dc89de9e Mon Sep 17 00:00:00 2001
+From: Steven Barth <steven@midlink.org>
+Date: Thu, 22 May 2014 09:49:05 +0200
+Subject: [PATCH] Add support for MAP-E FMRs (mesh mode)
+
+MAP-E FMRs (draft-ietf-softwire-map-10) are rules for IPv4-communication
+between MAP CEs (mesh mode) without the need to forward such data to a
+border relay. This is similar to how 6rd works but for IPv4 over IPv6.
+
+Signed-off-by: Steven Barth <cyrus@openwrt.org>
+---
+ include/net/ip6_tunnel.h       |  13 ++
+ include/uapi/linux/if_tunnel.h |  13 ++
+ net/ipv6/ip6_tunnel.c          | 276 +++++++++++++++++++++++++++++++++++++++--
+ 3 files changed, 291 insertions(+), 11 deletions(-)
+
+--- a/include/net/ip6_tunnel.h
++++ b/include/net/ip6_tunnel.h
+@@ -15,6 +15,18 @@
+ /* determine capability on a per-packet basis */
+ #define IP6_TNL_F_CAP_PER_PACKET 0x40000
+ 
++/* IPv6 tunnel FMR */
++struct __ip6_tnl_fmr {
++	struct __ip6_tnl_fmr *next; /* next fmr in list */
++	struct in6_addr ip6_prefix;
++	struct in_addr ip4_prefix;
++
++	__u8 ip6_prefix_len;
++	__u8 ip4_prefix_len;
++	__u8 ea_len;
++	__u8 offset;
++};
++
+ struct __ip6_tnl_parm {
+ 	char name[IFNAMSIZ];	/* name of tunnel device */
+ 	int link;		/* ifindex of underlying L2 interface */
+@@ -25,6 +37,7 @@ struct __ip6_tnl_parm {
+ 	__u32 flags;		/* tunnel flags */
+ 	struct in6_addr laddr;	/* local tunnel end-point address */
+ 	struct in6_addr raddr;	/* remote tunnel end-point address */
++	struct __ip6_tnl_fmr *fmrs;	/* FMRs */
+ 
+ 	__be16			i_flags;
+ 	__be16			o_flags;
+--- a/include/uapi/linux/if_tunnel.h
++++ b/include/uapi/linux/if_tunnel.h
+@@ -57,10 +57,23 @@ enum {
+ 	IFLA_IPTUN_ENCAP_FLAGS,
+ 	IFLA_IPTUN_ENCAP_SPORT,
+ 	IFLA_IPTUN_ENCAP_DPORT,
++	IFLA_IPTUN_FMRS,
+ 	__IFLA_IPTUN_MAX,
+ };
+ #define IFLA_IPTUN_MAX	(__IFLA_IPTUN_MAX - 1)
+ 
++enum {
++	IFLA_IPTUN_FMR_UNSPEC,
++	IFLA_IPTUN_FMR_IP6_PREFIX,
++	IFLA_IPTUN_FMR_IP4_PREFIX,
++	IFLA_IPTUN_FMR_IP6_PREFIX_LEN,
++	IFLA_IPTUN_FMR_IP4_PREFIX_LEN,
++	IFLA_IPTUN_FMR_EA_LEN,
++	IFLA_IPTUN_FMR_OFFSET,
++	__IFLA_IPTUN_FMR_MAX,
++};
++#define IFLA_IPTUN_FMR_MAX (__IFLA_IPTUN_FMR_MAX - 1)
++
+ enum tunnel_encap_types {
+ 	TUNNEL_ENCAP_NONE,
+ 	TUNNEL_ENCAP_FOU,
+--- a/net/ipv6/ip6_tunnel.c
++++ b/net/ipv6/ip6_tunnel.c
+@@ -16,6 +16,8 @@
+  *      as published by the Free Software Foundation; either version
+  *      2 of the License, or (at your option) any later version.
+  *
++ *	Changes:
++ * Steven Barth <cyrus@openwrt.org>:		MAP-E FMR support
+  */
+ 
+ #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
+@@ -71,11 +73,9 @@ static bool log_ecn_error = true;
+ module_param(log_ecn_error, bool, 0644);
+ MODULE_PARM_DESC(log_ecn_error, "Log packets received with corrupted ECN");
+ 
+-static u32 HASH(const struct in6_addr *addr1, const struct in6_addr *addr2)
++static u32 HASH(const struct in6_addr *addr)
+ {
+-	u32 hash = ipv6_addr_hash(addr1) ^ ipv6_addr_hash(addr2);
+-
+-	return hash_32(hash, HASH_SIZE_SHIFT);
++	return hash_32(ipv6_addr_hash(addr), HASH_SIZE_SHIFT);
+ }
+ 
+ static int ip6_tnl_dev_init(struct net_device *dev);
+@@ -230,27 +230,36 @@ EXPORT_SYMBOL_GPL(ip6_tnl_dst_init);
+ static struct ip6_tnl *
+ ip6_tnl_lookup(struct net *net, const struct in6_addr *remote, const struct in6_addr *local)
+ {
+-	unsigned int hash = HASH(remote, local);
++	unsigned int hash = HASH(local);
+ 	struct ip6_tnl *t;
+ 	struct ip6_tnl_net *ip6n = net_generic(net, ip6_tnl_net_id);
+ 	struct in6_addr any;
++	struct __ip6_tnl_fmr *fmr;
+ 
+ 	for_each_ip6_tunnel_rcu(ip6n->tnls_r_l[hash]) {
+-		if (ipv6_addr_equal(local, &t->parms.laddr) &&
+-		    ipv6_addr_equal(remote, &t->parms.raddr) &&
+-		    (t->dev->flags & IFF_UP))
++		if (!ipv6_addr_equal(local, &t->parms.laddr) ||
++				!(t->dev->flags & IFF_UP))
++			continue;
++
++		if (ipv6_addr_equal(remote, &t->parms.raddr))
+ 			return t;
++
++		for (fmr = t->parms.fmrs; fmr; fmr = fmr->next) {
++			if (ipv6_prefix_equal(remote, &fmr->ip6_prefix,
++					fmr->ip6_prefix_len))
++				return t;
++		}
+ 	}
+ 
+ 	memset(&any, 0, sizeof(any));
+-	hash = HASH(&any, local);
++	hash = HASH(local);
+ 	for_each_ip6_tunnel_rcu(ip6n->tnls_r_l[hash]) {
+ 		if (ipv6_addr_equal(local, &t->parms.laddr) &&
+ 		    (t->dev->flags & IFF_UP))
+ 			return t;
+ 	}
+ 
+-	hash = HASH(remote, &any);
++	hash = HASH(&any);
+ 	for_each_ip6_tunnel_rcu(ip6n->tnls_r_l[hash]) {
+ 		if (ipv6_addr_equal(remote, &t->parms.raddr) &&
+ 		    (t->dev->flags & IFF_UP))
+@@ -285,7 +294,7 @@ ip6_tnl_bucket(struct ip6_tnl_net *ip6n,
+ 
+ 	if (!ipv6_addr_any(remote) || !ipv6_addr_any(local)) {
+ 		prio = 1;
+-		h = HASH(remote, local);
++		h = HASH(local);
+ 	}
+ 	return &ip6n->tnls[prio][h];
+ }
+@@ -458,6 +467,12 @@ ip6_tnl_dev_uninit(struct net_device *de
+ 	struct net *net = t->net;
+ 	struct ip6_tnl_net *ip6n = net_generic(net, ip6_tnl_net_id);
+ 
++	while (t->parms.fmrs) {
++		struct __ip6_tnl_fmr *next = t->parms.fmrs->next;
++		kfree(t->parms.fmrs);
++		t->parms.fmrs = next;
++	}
++
+ 	if (dev == ip6n->fb_tnl_dev)
+ 		RCU_INIT_POINTER(ip6n->tnls_wc[0], NULL);
+ 	else
+@@ -844,6 +859,108 @@ int ip6_tnl_rcv_ctl(struct ip6_tnl *t,
+ }
+ EXPORT_SYMBOL_GPL(ip6_tnl_rcv_ctl);
+ 
++
++/**
++ * ip4ip6_fmr_calc - calculate target / source IPv6-address based on FMR
++ *   @dest: destination IPv6 address buffer
++ *   @skb: received socket buffer
++ *   @fmr: MAP FMR
++ *   @xmit: Calculate for xmit or rcv
++ **/
++static void ip4ip6_fmr_calc(struct in6_addr *dest,
++		const struct iphdr *iph, const uint8_t *end,
++		const struct __ip6_tnl_fmr *fmr, bool xmit)
++{
++	int psidlen = fmr->ea_len - (32 - fmr->ip4_prefix_len);
++	u8 *portp = NULL;
++	bool use_dest_addr;
++	const struct iphdr *dsth = iph;
++
++	if ((u8*)dsth >= end)
++		return;
++
++	/* find significant IP header */
++	if (iph->protocol == IPPROTO_ICMP) {
++		struct icmphdr *ih = (struct icmphdr*)(((u8*)dsth) + dsth->ihl * 4);
++		if (ih && ((u8*)&ih[1]) <= end && (
++			ih->type == ICMP_DEST_UNREACH ||
++			ih->type == ICMP_SOURCE_QUENCH ||
++			ih->type == ICMP_TIME_EXCEEDED ||
++			ih->type == ICMP_PARAMETERPROB ||
++			ih->type == ICMP_REDIRECT))
++				dsth = (const struct iphdr*)&ih[1];
++	}
++
++	/* in xmit-path use dest port by default and source port only if
++		this is an ICMP reply to something else; vice versa in rcv-path */
++	use_dest_addr = (xmit && dsth == iph) || (!xmit && dsth != iph);
++
++	/* get dst port */
++	if (((u8*)&dsth[1]) <= end && (
++		dsth->protocol == IPPROTO_UDP ||
++		dsth->protocol == IPPROTO_TCP ||
++		dsth->protocol == IPPROTO_SCTP ||
++		dsth->protocol == IPPROTO_DCCP)) {
++			/* for UDP, TCP, SCTP and DCCP source and dest port
++			follow IPv4 header directly */
++			portp = ((u8*)dsth) + dsth->ihl * 4;
++
++			if (use_dest_addr)
++				portp += sizeof(u16);
++	} else if (iph->protocol == IPPROTO_ICMP) {
++		struct icmphdr *ih = (struct icmphdr*)(((u8*)dsth) + dsth->ihl * 4);
++
++		/* use icmp identifier as port */
++		if (((u8*)&ih) <= end && (
++		    (use_dest_addr && (
++		    ih->type == ICMP_ECHOREPLY ||
++			ih->type == ICMP_TIMESTAMPREPLY ||
++			ih->type == ICMP_INFO_REPLY ||
++			ih->type == ICMP_ADDRESSREPLY)) ||
++			(!use_dest_addr && (
++			ih->type == ICMP_ECHO ||
++			ih->type == ICMP_TIMESTAMP ||
++			ih->type == ICMP_INFO_REQUEST ||
++			ih->type == ICMP_ADDRESS)
++			)))
++				portp = (u8*)&ih->un.echo.id;
++	}
++
++	if ((portp && &portp[2] <= end) || psidlen == 0) {
++		int frombyte = fmr->ip6_prefix_len / 8;
++		int fromrem = fmr->ip6_prefix_len % 8;
++		int bytes = sizeof(struct in6_addr) - frombyte;
++		const u32 *addr = (use_dest_addr) ? &iph->daddr : &iph->saddr;
++		u64 eabits = ((u64)ntohl(*addr)) << (32 + fmr->ip4_prefix_len);
++		u64 t = 0;
++
++		/* extract PSID from port and add it to eabits */
++		u16 psidbits = 0;
++		if (psidlen > 0) {
++			psidbits = ((u16)portp[0]) << 8 | ((u16)portp[1]);
++			psidbits >>= 16 - psidlen - fmr->offset;
++			psidbits = (u16)(psidbits << (16 - psidlen));
++			eabits |= ((u64)psidbits) << (48 - (fmr->ea_len - psidlen));
++		}
++
++		/* rewrite destination address */
++		*dest = fmr->ip6_prefix;
++		memcpy(&dest->s6_addr[10], addr, sizeof(*addr));
++		dest->s6_addr16[7] = htons(psidbits >> (16 - psidlen));
++
++		if (bytes > sizeof(u64))
++			bytes = sizeof(u64);
++
++		/* insert eabits */
++		memcpy(&t, &dest->s6_addr[frombyte], bytes);
++		t = be64_to_cpu(t) & ~(((((u64)1) << fmr->ea_len) - 1)
++			<< (64 - fmr->ea_len - fromrem));
++		t = cpu_to_be64(t | (eabits >> fromrem));
++		memcpy(&dest->s6_addr[frombyte], &t, bytes);
++	}
++}
++
++
+ /**
+  * ip6_tnl_rcv - decapsulate IPv6 packet and retransmit it locally
+  *   @skb: received socket buffer
+@@ -889,6 +1006,26 @@ static int ip6_tnl_rcv(struct sk_buff *s
+ 		skb_reset_network_header(skb);
+ 		skb->protocol = htons(protocol);
+ 		memset(skb->cb, 0, sizeof(struct inet6_skb_parm));
++		if (protocol == ETH_P_IP &&
++			!ipv6_addr_equal(&ipv6h->saddr, &t->parms.raddr)) {
++				/* Packet didn't come from BR, so lookup FMR */
++				struct __ip6_tnl_fmr *fmr;
++				struct in6_addr expected = t->parms.raddr;
++				for (fmr = t->parms.fmrs; fmr; fmr = fmr->next)
++					if (ipv6_prefix_equal(&ipv6h->saddr,
++						&fmr->ip6_prefix, fmr->ip6_prefix_len))
++							break;
++
++				/* Check that IPv6 matches IPv4 source to prevent spoofing */
++				if (fmr)
++					ip4ip6_fmr_calc(&expected, ip_hdr(skb),
++							skb_tail_pointer(skb), fmr, false);
++
++				if (!ipv6_addr_equal(&ipv6h->saddr, &expected)) {
++					rcu_read_unlock();
++					goto discard;
++				}
++		}
+ 
+ 		__skb_tunnel_rx(skb, t->dev, t->net);
+ 
+@@ -1179,6 +1316,7 @@ ip4ip6_tnl_xmit(struct sk_buff *skb, str
+ 	__u32 mtu;
+ 	u8 tproto;
+ 	int err;
++	struct __ip6_tnl_fmr *fmr;
+ 
+ 	tproto = ACCESS_ONCE(t->parms.proto);
+ 	if (tproto != IPPROTO_IPIP && tproto != 0)
+@@ -1198,6 +1336,18 @@ ip4ip6_tnl_xmit(struct sk_buff *skb, str
+ 	if (t->parms.flags & IP6_TNL_F_USE_ORIG_FWMARK)
+ 		fl6.flowi6_mark = skb->mark;
+ 
++	/* try to find matching FMR */
++	for (fmr = t->parms.fmrs; fmr; fmr = fmr->next) {
++		unsigned mshift = 32 - fmr->ip4_prefix_len;
++		if (ntohl(fmr->ip4_prefix.s_addr) >> mshift ==
++				ntohl(iph->daddr) >> mshift)
++			break;
++	}
++
++	/* change dstaddr according to FMR */
++	if (fmr)
++		ip4ip6_fmr_calc(&fl6.daddr, iph, skb_tail_pointer(skb), fmr, true);
++
+ 	err = ip6_tnl_xmit2(skb, dev, dsfield, &fl6, encap_limit, &mtu);
+ 	if (err != 0) {
+ 		/* XXX: send ICMP error even if DF is not set. */
+@@ -1366,6 +1516,14 @@ ip6_tnl_change(struct ip6_tnl *t, const
+ 	t->parms.flowinfo = p->flowinfo;
+ 	t->parms.link = p->link;
+ 	t->parms.proto = p->proto;
++
++	while (t->parms.fmrs) {
++		struct __ip6_tnl_fmr *next = t->parms.fmrs->next;
++		kfree(t->parms.fmrs);
++		t->parms.fmrs = next;
++	}
++	t->parms.fmrs = p->fmrs;
++
+ 	ip6_tnl_dst_reset(t);
+ 	ip6_tnl_link_config(t);
+ 	return 0;
+@@ -1404,6 +1562,7 @@ ip6_tnl_parm_from_user(struct __ip6_tnl_
+ 	p->flowinfo = u->flowinfo;
+ 	p->link = u->link;
+ 	p->proto = u->proto;
++	p->fmrs = NULL;
+ 	memcpy(p->name, u->name, sizeof(u->name));
+ }
+ 
+@@ -1699,6 +1858,15 @@ static int ip6_tnl_validate(struct nlatt
+ 	return 0;
+ }
+ 
++static const struct nla_policy ip6_tnl_fmr_policy[IFLA_IPTUN_FMR_MAX + 1] = {
++	[IFLA_IPTUN_FMR_IP6_PREFIX] = { .len = sizeof(struct in6_addr) },
++	[IFLA_IPTUN_FMR_IP4_PREFIX] = { .len = sizeof(struct in_addr) },
++	[IFLA_IPTUN_FMR_IP6_PREFIX_LEN] = { .type = NLA_U8 },
++	[IFLA_IPTUN_FMR_IP4_PREFIX_LEN] = { .type = NLA_U8 },
++	[IFLA_IPTUN_FMR_EA_LEN] = { .type = NLA_U8 },
++	[IFLA_IPTUN_FMR_OFFSET] = { .type = NLA_U8 }
++};
++
+ static void ip6_tnl_netlink_parms(struct nlattr *data[],
+ 				  struct __ip6_tnl_parm *parms)
+ {
+@@ -1730,6 +1898,46 @@ static void ip6_tnl_netlink_parms(struct
+ 
+ 	if (data[IFLA_IPTUN_PROTO])
+ 		parms->proto = nla_get_u8(data[IFLA_IPTUN_PROTO]);
++
++	if (data[IFLA_IPTUN_FMRS]) {
++		unsigned rem;
++		struct nlattr *fmr;
++		nla_for_each_nested(fmr, data[IFLA_IPTUN_FMRS], rem) {
++			struct nlattr *fmrd[IFLA_IPTUN_FMR_MAX + 1], *c;
++			struct __ip6_tnl_fmr *nfmr;
++
++			nla_parse_nested(fmrd, IFLA_IPTUN_FMR_MAX,
++				fmr, ip6_tnl_fmr_policy);
++
++			if (!(nfmr = kzalloc(sizeof(*nfmr), GFP_KERNEL)))
++				continue;
++
++			nfmr->offset = 6;
++
++			if ((c = fmrd[IFLA_IPTUN_FMR_IP6_PREFIX]))
++				nla_memcpy(&nfmr->ip6_prefix, fmrd[IFLA_IPTUN_FMR_IP6_PREFIX],
++					sizeof(nfmr->ip6_prefix));
++
++			if ((c = fmrd[IFLA_IPTUN_FMR_IP4_PREFIX]))
++				nla_memcpy(&nfmr->ip4_prefix, fmrd[IFLA_IPTUN_FMR_IP4_PREFIX],
++					sizeof(nfmr->ip4_prefix));
++
++			if ((c = fmrd[IFLA_IPTUN_FMR_IP6_PREFIX_LEN]))
++				nfmr->ip6_prefix_len = nla_get_u8(c);
++
++			if ((c = fmrd[IFLA_IPTUN_FMR_IP4_PREFIX_LEN]))
++				nfmr->ip4_prefix_len = nla_get_u8(c);
++
++			if ((c = fmrd[IFLA_IPTUN_FMR_EA_LEN]))
++				nfmr->ea_len = nla_get_u8(c);
++
++			if ((c = fmrd[IFLA_IPTUN_FMR_OFFSET]))
++				nfmr->offset = nla_get_u8(c);
++
++			nfmr->next = parms->fmrs;
++			parms->fmrs = nfmr;
++		}
++	}
+ }
+ 
+ static int ip6_tnl_newlink(struct net *src_net, struct net_device *dev,
+@@ -1782,6 +1990,12 @@ static void ip6_tnl_dellink(struct net_d
+ 
+ static size_t ip6_tnl_get_size(const struct net_device *dev)
+ {
++	const struct ip6_tnl *t = netdev_priv(dev);
++	struct __ip6_tnl_fmr *c;
++	int fmrs = 0;
++	for (c = t->parms.fmrs; c; c = c->next)
++		++fmrs;
++
+ 	return
+ 		/* IFLA_IPTUN_LINK */
+ 		nla_total_size(4) +
+@@ -1799,6 +2013,24 @@ static size_t ip6_tnl_get_size(const str
+ 		nla_total_size(4) +
+ 		/* IFLA_IPTUN_PROTO */
+ 		nla_total_size(1) +
++		/* IFLA_IPTUN_FMRS */
++		nla_total_size(0) +
++		(
++			/* nest */
++			nla_total_size(0) +
++			/* IFLA_IPTUN_FMR_IP6_PREFIX */
++			nla_total_size(sizeof(struct in6_addr)) +
++			/* IFLA_IPTUN_FMR_IP4_PREFIX */
++			nla_total_size(sizeof(struct in_addr)) +
++			/* IFLA_IPTUN_FMR_EA_LEN */
++			nla_total_size(1) +
++			/* IFLA_IPTUN_FMR_IP6_PREFIX_LEN */
++			nla_total_size(1) +
++			/* IFLA_IPTUN_FMR_IP4_PREFIX_LEN */
++			nla_total_size(1) +
++			/* IFLA_IPTUN_FMR_OFFSET */
++			nla_total_size(1)
++		) * fmrs +
+ 		0;
+ }
+ 
+@@ -1806,6 +2038,9 @@ static int ip6_tnl_fill_info(struct sk_b
+ {
+ 	struct ip6_tnl *tunnel = netdev_priv(dev);
+ 	struct __ip6_tnl_parm *parm = &tunnel->parms;
++	struct __ip6_tnl_fmr *c;
++	int fmrcnt = 0;
++	struct nlattr *fmrs;
+ 
+ 	if (nla_put_u32(skb, IFLA_IPTUN_LINK, parm->link) ||
+ 	    nla_put_in6_addr(skb, IFLA_IPTUN_LOCAL, &parm->laddr) ||
+@@ -1814,8 +2049,27 @@ static int ip6_tnl_fill_info(struct sk_b
+ 	    nla_put_u8(skb, IFLA_IPTUN_ENCAP_LIMIT, parm->encap_limit) ||
+ 	    nla_put_be32(skb, IFLA_IPTUN_FLOWINFO, parm->flowinfo) ||
+ 	    nla_put_u32(skb, IFLA_IPTUN_FLAGS, parm->flags) ||
+-	    nla_put_u8(skb, IFLA_IPTUN_PROTO, parm->proto))
++	    nla_put_u8(skb, IFLA_IPTUN_PROTO, parm->proto) ||
++	    !(fmrs = nla_nest_start(skb, IFLA_IPTUN_FMRS)))
+ 		goto nla_put_failure;
++
++	for (c = parm->fmrs; c; c = c->next) {
++		struct nlattr *fmr = nla_nest_start(skb, ++fmrcnt);
++		if (!fmr ||
++			nla_put(skb, IFLA_IPTUN_FMR_IP6_PREFIX,
++				sizeof(c->ip6_prefix), &c->ip6_prefix) ||
++			nla_put(skb, IFLA_IPTUN_FMR_IP4_PREFIX,
++				sizeof(c->ip4_prefix), &c->ip4_prefix) ||
++			nla_put_u8(skb, IFLA_IPTUN_FMR_IP6_PREFIX_LEN, c->ip6_prefix_len) ||
++			nla_put_u8(skb, IFLA_IPTUN_FMR_IP4_PREFIX_LEN, c->ip4_prefix_len) ||
++			nla_put_u8(skb, IFLA_IPTUN_FMR_EA_LEN, c->ea_len) ||
++			nla_put_u8(skb, IFLA_IPTUN_FMR_OFFSET, c->offset))
++				goto nla_put_failure;
++
++		nla_nest_end(skb, fmr);
++	}
++	nla_nest_end(skb, fmrs);
++
+ 	return 0;
+ 
+ nla_put_failure:
+@@ -1839,6 +2093,7 @@ static const struct nla_policy ip6_tnl_p
+ 	[IFLA_IPTUN_FLOWINFO]		= { .type = NLA_U32 },
+ 	[IFLA_IPTUN_FLAGS]		= { .type = NLA_U32 },
+ 	[IFLA_IPTUN_PROTO]		= { .type = NLA_U8 },
++	[IFLA_IPTUN_FMRS]		= { .type = NLA_NESTED },
+ };
+ 
+ static struct rtnl_link_ops ip6_link_ops __read_mostly = {
diff --git a/target/linux/generic/patches-4.3/670-ipv6-allow-rejecting-with-source-address-failed-policy.patch b/target/linux/generic/patches-4.3/670-ipv6-allow-rejecting-with-source-address-failed-policy.patch
new file mode 100644
index 0000000..d2e1465
--- /dev/null
+++ b/target/linux/generic/patches-4.3/670-ipv6-allow-rejecting-with-source-address-failed-policy.patch
@@ -0,0 +1,249 @@
+From 1b5aaa4b16f6e6471ab1c07b38068197a1b4c395 Mon Sep 17 00:00:00 2001
+From: Jonas Gorski <jogo@openwrt.org>
+Date: Fri, 24 May 2013 14:40:54 +0200
+Subject: [PATCH 1/2] ipv6: allow rejecting with "source address failed policy"
+
+RFC6204 L-14 requires rejecting traffic from invalid addresses with
+ICMPv6 Destination Unreachable, Code 5 (Source address failed ingress/
+egress policy) on the LAN side, so add an appropriate rule for that.
+
+Signed-off-by: Jonas Gorski <jogo@openwrt.org>
+---
+ include/net/netns/ipv6.h       |  1 +
+ include/uapi/linux/fib_rules.h |  4 +++
+ include/uapi/linux/rtnetlink.h |  1 +
+ net/ipv4/fib_semantics.c       |  4 +++
+ net/ipv4/fib_trie.c            |  1 +
+ net/ipv4/ipmr.c                |  1 +
+ net/ipv6/fib6_rules.c          |  4 +++
+ net/ipv6/ip6mr.c               |  2 ++
+ net/ipv6/route.c               | 58 +++++++++++++++++++++++++++++++++++++++++-
+ 9 files changed, 75 insertions(+), 1 deletion(-)
+
+--- a/include/net/netns/ipv6.h
++++ b/include/net/netns/ipv6.h
+@@ -63,6 +63,7 @@ struct netns_ipv6 {
+ 	unsigned long		 ip6_rt_last_gc;
+ #ifdef CONFIG_IPV6_MULTIPLE_TABLES
+ 	struct rt6_info         *ip6_prohibit_entry;
++	struct rt6_info		*ip6_policy_failed_entry;
+ 	struct rt6_info         *ip6_blk_hole_entry;
+ 	struct fib6_table       *fib6_local_tbl;
+ 	struct fib_rules_ops    *fib6_rules_ops;
+--- a/include/uapi/linux/fib_rules.h
++++ b/include/uapi/linux/fib_rules.h
+@@ -64,6 +64,10 @@ enum {
+ 	FR_ACT_BLACKHOLE,	/* Drop without notification */
+ 	FR_ACT_UNREACHABLE,	/* Drop with ENETUNREACH */
+ 	FR_ACT_PROHIBIT,	/* Drop with EACCES */
++	FR_ACT_RES9,
++	FR_ACT_RES10,
++	FR_ACT_RES11,
++	FR_ACT_POLICY_FAILED,	/* Drop with EACCES */
+ 	__FR_ACT_MAX,
+ };
+ 
+--- a/include/uapi/linux/rtnetlink.h
++++ b/include/uapi/linux/rtnetlink.h
+@@ -210,6 +210,7 @@ enum {
+ 	RTN_THROW,		/* Not in this table		*/
+ 	RTN_NAT,		/* Translate this address	*/
+ 	RTN_XRESOLVE,		/* Use external resolver	*/
++	RTN_POLICY_FAILED,	/* Failed ingress/egress policy */
+ 	__RTN_MAX
+ };
+ 
+--- a/net/ipv4/fib_semantics.c
++++ b/net/ipv4/fib_semantics.c
+@@ -139,6 +139,10 @@ const struct fib_prop fib_props[RTN_MAX
+ 		.error	= -EINVAL,
+ 		.scope	= RT_SCOPE_NOWHERE,
+ 	},
++	[RTN_POLICY_FAILED] = {
++		.error	= -EACCES,
++		.scope	= RT_SCOPE_UNIVERSE,
++	},
+ };
+ 
+ static void rt_fibinfo_free(struct rtable __rcu **rtp)
+--- a/net/ipv4/fib_trie.c
++++ b/net/ipv4/fib_trie.c
+@@ -2368,6 +2368,7 @@ static const char *const rtn_type_names[
+ 	[RTN_THROW] = "THROW",
+ 	[RTN_NAT] = "NAT",
+ 	[RTN_XRESOLVE] = "XRESOLVE",
++	[RTN_POLICY_FAILED] = "POLICY_FAILED",
+ };
+ 
+ static inline const char *rtn_type(char *buf, size_t len, unsigned int t)
+--- a/net/ipv4/ipmr.c
++++ b/net/ipv4/ipmr.c
+@@ -182,6 +182,7 @@ static int ipmr_rule_action(struct fib_r
+ 	case FR_ACT_UNREACHABLE:
+ 		return -ENETUNREACH;
+ 	case FR_ACT_PROHIBIT:
++	case FR_ACT_POLICY_FAILED:
+ 		return -EACCES;
+ 	case FR_ACT_BLACKHOLE:
+ 	default:
+--- a/net/ipv6/fib6_rules.c
++++ b/net/ipv6/fib6_rules.c
+@@ -73,6 +73,10 @@ static int fib6_rule_action(struct fib_r
+ 		err = -EACCES;
+ 		rt = net->ipv6.ip6_prohibit_entry;
+ 		goto discard_pkt;
++	case FR_ACT_POLICY_FAILED:
++		err = -EACCES;
++		rt = net->ipv6.ip6_policy_failed_entry;
++		goto discard_pkt;
+ 	}
+ 
+ 	table = fib6_get_table(net, rule->table);
+--- a/net/ipv6/ip6mr.c
++++ b/net/ipv6/ip6mr.c
+@@ -167,6 +167,8 @@ static int ip6mr_rule_action(struct fib_
+ 		return -ENETUNREACH;
+ 	case FR_ACT_PROHIBIT:
+ 		return -EACCES;
++	case FR_ACT_POLICY_FAILED:
++		return -EACCES;
+ 	case FR_ACT_BLACKHOLE:
+ 	default:
+ 		return -EINVAL;
+--- a/net/ipv6/route.c
++++ b/net/ipv6/route.c
+@@ -89,6 +89,8 @@ static int		ip6_pkt_discard(struct sk_bu
+ static int		ip6_pkt_discard_out(struct sock *sk, struct sk_buff *skb);
+ static int		ip6_pkt_prohibit(struct sk_buff *skb);
+ static int		ip6_pkt_prohibit_out(struct sock *sk, struct sk_buff *skb);
++static int		ip6_pkt_policy_failed(struct sk_buff *skb);
++static int		ip6_pkt_policy_failed_out(struct sock *sk, struct sk_buff *skb);
+ static void		ip6_link_failure(struct sk_buff *skb);
+ static void		ip6_rt_update_pmtu(struct dst_entry *dst, struct sock *sk,
+ 					   struct sk_buff *skb, u32 mtu);
+@@ -296,6 +298,21 @@ static const struct rt6_info ip6_prohibi
+ 	.rt6i_ref	= ATOMIC_INIT(1),
+ };
+ 
++static const struct rt6_info ip6_policy_failed_entry_template = {
++	.dst = {
++		.__refcnt	= ATOMIC_INIT(1),
++		.__use		= 1,
++		.obsolete	= DST_OBSOLETE_FORCE_CHK,
++		.error		= -EACCES,
++		.input		= ip6_pkt_policy_failed,
++		.output		= ip6_pkt_policy_failed_out,
++	},
++	.rt6i_flags	= (RTF_REJECT | RTF_NONEXTHOP),
++	.rt6i_protocol	= RTPROT_KERNEL,
++	.rt6i_metric	= ~(u32) 0,
++	.rt6i_ref	= ATOMIC_INIT(1),
++};
++
+ static const struct rt6_info ip6_blk_hole_entry_template = {
+ 	.dst = {
+ 		.__refcnt	= ATOMIC_INIT(1),
+@@ -1881,6 +1898,11 @@ int ip6_route_info_create(struct fib6_co
+ 			rt->dst.output = ip6_pkt_prohibit_out;
+ 			rt->dst.input = ip6_pkt_prohibit;
+ 			break;
++		case RTN_POLICY_FAILED:
++			rt->dst.error = -EACCES;
++			rt->dst.output = ip6_pkt_policy_failed_out;
++			rt->dst.input = ip6_pkt_policy_failed;
++			break;
+ 		case RTN_THROW:
+ 		case RTN_UNREACHABLE:
+ 		default:
+@@ -2483,6 +2505,17 @@ static int ip6_pkt_prohibit_out(struct s
+ 	return ip6_pkt_drop(skb, ICMPV6_ADM_PROHIBITED, IPSTATS_MIB_OUTNOROUTES);
+ }
+ 
++static int ip6_pkt_policy_failed(struct sk_buff *skb)
++{
++	return ip6_pkt_drop(skb, ICMPV6_POLICY_FAIL, IPSTATS_MIB_INNOROUTES);
++}
++
++static int ip6_pkt_policy_failed_out(struct sock *sk, struct sk_buff *skb)
++{
++	skb->dev = skb_dst(skb)->dev;
++	return ip6_pkt_drop(skb, ICMPV6_POLICY_FAIL, IPSTATS_MIB_OUTNOROUTES);
++}
++
+ /*
+  *	Allocate a dst for local (unicast / anycast) address.
+  */
+@@ -2723,7 +2756,8 @@ static int rtm_to_fib6_config(struct sk_
+ 	if (rtm->rtm_type == RTN_UNREACHABLE ||
+ 	    rtm->rtm_type == RTN_BLACKHOLE ||
+ 	    rtm->rtm_type == RTN_PROHIBIT ||
+-	    rtm->rtm_type == RTN_THROW)
++	    rtm->rtm_type == RTN_THROW ||
++	    rtm->rtm_type == RTN_POLICY_FAILED)
+ 		cfg->fc_flags |= RTF_REJECT;
+ 
+ 	if (rtm->rtm_type == RTN_LOCAL)
+@@ -3079,6 +3113,9 @@ static int rt6_fill_node(struct net *net
+ 		case -EACCES:
+ 			rtm->rtm_type = RTN_PROHIBIT;
+ 			break;
++		case -EPERM:
++			rtm->rtm_type = RTN_POLICY_FAILED;
++			break;
+ 		case -EAGAIN:
+ 			rtm->rtm_type = RTN_THROW;
+ 			break;
+@@ -3347,6 +3384,8 @@ static int ip6_route_dev_notify(struct n
+ #ifdef CONFIG_IPV6_MULTIPLE_TABLES
+ 		net->ipv6.ip6_prohibit_entry->dst.dev = dev;
+ 		net->ipv6.ip6_prohibit_entry->rt6i_idev = in6_dev_get(dev);
++		net->ipv6.ip6_policy_failed_entry->dst.dev = dev;
++		net->ipv6.ip6_policy_failed_entry->rt6i_idev = in6_dev_get(dev);
+ 		net->ipv6.ip6_blk_hole_entry->dst.dev = dev;
+ 		net->ipv6.ip6_blk_hole_entry->rt6i_idev = in6_dev_get(dev);
+ #endif
+@@ -3563,6 +3602,17 @@ static int __net_init ip6_route_net_init
+ 	net->ipv6.ip6_blk_hole_entry->dst.ops = &net->ipv6.ip6_dst_ops;
+ 	dst_init_metrics(&net->ipv6.ip6_blk_hole_entry->dst,
+ 			 ip6_template_metrics, true);
++
++	net->ipv6.ip6_policy_failed_entry =
++		kmemdup(&ip6_policy_failed_entry_template,
++			sizeof(*net->ipv6.ip6_policy_failed_entry), GFP_KERNEL);
++	if (!net->ipv6.ip6_policy_failed_entry)
++		goto out_ip6_blk_hole_entry;
++	net->ipv6.ip6_policy_failed_entry->dst.path =
++		(struct dst_entry *)net->ipv6.ip6_policy_failed_entry;
++	net->ipv6.ip6_policy_failed_entry->dst.ops = &net->ipv6.ip6_dst_ops;
++	dst_init_metrics(&net->ipv6.ip6_policy_failed_entry->dst,
++			 ip6_template_metrics, true);
+ #endif
+ 
+ 	net->ipv6.sysctl.flush_delay = 0;
+@@ -3581,6 +3631,8 @@ out:
+ 	return ret;
+ 
+ #ifdef CONFIG_IPV6_MULTIPLE_TABLES
++out_ip6_blk_hole_entry:
++	kfree(net->ipv6.ip6_blk_hole_entry);
+ out_ip6_prohibit_entry:
+ 	kfree(net->ipv6.ip6_prohibit_entry);
+ out_ip6_null_entry:
+@@ -3598,6 +3650,7 @@ static void __net_exit ip6_route_net_exi
+ #ifdef CONFIG_IPV6_MULTIPLE_TABLES
+ 	kfree(net->ipv6.ip6_prohibit_entry);
+ 	kfree(net->ipv6.ip6_blk_hole_entry);
++	kfree(net->ipv6.ip6_policy_failed_entry);
+ #endif
+ 	dst_entries_destroy(&net->ipv6.ip6_dst_ops);
+ }
+@@ -3695,6 +3748,9 @@ int __init ip6_route_init(void)
+ 	init_net.ipv6.ip6_prohibit_entry->rt6i_idev = in6_dev_get(init_net.loopback_dev);
+ 	init_net.ipv6.ip6_blk_hole_entry->dst.dev = init_net.loopback_dev;
+ 	init_net.ipv6.ip6_blk_hole_entry->rt6i_idev = in6_dev_get(init_net.loopback_dev);
++	init_net.ipv6.ip6_policy_failed_entry->dst.dev = init_net.loopback_dev;
++	init_net.ipv6.ip6_policy_failed_entry->rt6i_idev =
++		in6_dev_get(init_net.loopback_dev);
+   #endif
+ 	ret = fib6_init();
+ 	if (ret)
diff --git a/target/linux/generic/patches-4.3/671-net-provide-defines-for-_POLICY_FAILED-until-all-cod.patch b/target/linux/generic/patches-4.3/671-net-provide-defines-for-_POLICY_FAILED-until-all-cod.patch
new file mode 100644
index 0000000..dafb56c
--- /dev/null
+++ b/target/linux/generic/patches-4.3/671-net-provide-defines-for-_POLICY_FAILED-until-all-cod.patch
@@ -0,0 +1,53 @@
+From 7749b481ce5d7e232b1f7da5e6b2c44816f51681 Mon Sep 17 00:00:00 2001
+From: Jonas Gorski <jogo@openwrt.org>
+Date: Sun, 19 Jan 2014 20:45:51 +0100
+Subject: [PATCH 2/2] net: provide defines for _POLICY_FAILED until all code is
+ updated
+
+Upstream introduced ICMPV6_POLICY_FAIL for code 5 of destination
+unreachable, conflicting with our name.
+
+Add appropriate defines to allow our code to build with the new
+name until we have updated our local patches for older kernels
+and userspace packages.
+
+Signed-off-by: Jonas Gorski <jogo@openwrt.org>
+---
+ include/uapi/linux/fib_rules.h | 2 ++
+ include/uapi/linux/icmpv6.h    | 2 ++
+ include/uapi/linux/rtnetlink.h | 2 ++
+ 3 files changed, 6 insertions(+)
+
+--- a/include/uapi/linux/fib_rules.h
++++ b/include/uapi/linux/fib_rules.h
+@@ -71,6 +71,8 @@ enum {
+ 	__FR_ACT_MAX,
+ };
+ 
++#define FR_ACT_FAILED_POLICY FR_ACT_POLICY_FAILED
++
+ #define FR_ACT_MAX (__FR_ACT_MAX - 1)
+ 
+ #endif
+--- a/include/uapi/linux/icmpv6.h
++++ b/include/uapi/linux/icmpv6.h
+@@ -118,6 +118,8 @@ struct icmp6hdr {
+ #define ICMPV6_POLICY_FAIL		5
+ #define ICMPV6_REJECT_ROUTE		6
+ 
++#define ICMPV6_FAILED_POLICY		ICMPV6_POLICY_FAIL
++
+ /*
+  *	Codes for Time Exceeded
+  */
+--- a/include/uapi/linux/rtnetlink.h
++++ b/include/uapi/linux/rtnetlink.h
+@@ -214,6 +214,8 @@ enum {
+ 	__RTN_MAX
+ };
+ 
++#define RTN_FAILED_POLICY RTN_POLICY_FAILED
++
+ #define RTN_MAX (__RTN_MAX - 1)
+ 
+ 
diff --git a/target/linux/generic/patches-4.3/680-NET-skip-GRO-for-foreign-MAC-addresses.patch b/target/linux/generic/patches-4.3/680-NET-skip-GRO-for-foreign-MAC-addresses.patch
new file mode 100644
index 0000000..1d86e2f
--- /dev/null
+++ b/target/linux/generic/patches-4.3/680-NET-skip-GRO-for-foreign-MAC-addresses.patch
@@ -0,0 +1,160 @@
+Subject: NET: skip GRO for foreign MAC addresses
+
+For network drivers using napi_gro_receive, packets are run through GRO,
+even when the destination MAC address does not match, and they're supposed
+to be delivered to another host behind a different bridge port.
+
+This can be very expensive, because for drivers without TSO or scatter-
+gather, this can only be undone by copying the skb and checksumming it
+again.
+
+To be able to track foreign MAC addresses in an inexpensive way, create
+a mask of changed bits in MAC addresses of upper devices. This allows
+handling VLANs and bridge devices with different addresses (as long as
+they are not too different).
+
+Signed-off-by: Felix Fietkau <nbd@openwrt.org>
+
+--- a/net/core/dev.c
++++ b/net/core/dev.c
+@@ -4158,6 +4158,9 @@ static enum gro_result dev_gro_receive(s
+ 	enum gro_result ret;
+ 	int grow;
+ 
++	if (skb->gro_skip)
++		goto normal;
++
+ 	if (!(skb->dev->features & NETIF_F_GRO))
+ 		goto normal;
+ 
+@@ -5309,6 +5312,48 @@ static void __netdev_adjacent_dev_unlink
+ 					   &upper_dev->adj_list.lower);
+ }
+ 
++static void __netdev_addr_mask(unsigned char *mask, const unsigned char *addr,
++			       struct net_device *dev)
++{
++	int i;
++
++	for (i = 0; i < dev->addr_len; i++)
++		mask[i] |= addr[i] ^ dev->dev_addr[i];
++}
++
++static void __netdev_upper_mask(unsigned char *mask, struct net_device *dev,
++				struct net_device *lower)
++{
++	struct net_device *cur;
++	struct list_head *iter;
++
++	netdev_for_each_upper_dev_rcu(dev, cur, iter) {
++		__netdev_addr_mask(mask, cur->dev_addr, lower);
++		__netdev_upper_mask(mask, cur, lower);
++	}
++}
++
++static void __netdev_update_addr_mask(struct net_device *dev)
++{
++	unsigned char mask[MAX_ADDR_LEN];
++	struct net_device *cur;
++	struct list_head *iter;
++
++	memset(mask, 0, sizeof(mask));
++	__netdev_upper_mask(mask, dev, dev);
++	memcpy(dev->local_addr_mask, mask, dev->addr_len);
++
++	netdev_for_each_lower_dev(dev, cur, iter)
++		__netdev_update_addr_mask(cur);
++}
++
++static void netdev_update_addr_mask(struct net_device *dev)
++{
++	rcu_read_lock();
++	__netdev_update_addr_mask(dev);
++	rcu_read_unlock();
++}
++
+ static int __netdev_upper_dev_link(struct net_device *dev,
+ 				   struct net_device *upper_dev, bool master,
+ 				   void *private)
+@@ -5374,6 +5419,7 @@ static int __netdev_upper_dev_link(struc
+ 			goto rollback_lower_mesh;
+ 	}
+ 
++	netdev_update_addr_mask(dev);
+ 	call_netdevice_notifiers_info(NETDEV_CHANGEUPPER, dev,
+ 				      &changeupper_info.info);
+ 	return 0;
+@@ -5497,6 +5543,7 @@ void netdev_upper_dev_unlink(struct net_
+ 	list_for_each_entry(i, &upper_dev->all_adj_list.upper, list)
+ 		__netdev_adjacent_dev_unlink(dev, i->dev);
+ 
++	netdev_update_addr_mask(dev);
+ 	call_netdevice_notifiers_info(NETDEV_CHANGEUPPER, dev,
+ 				      &changeupper_info.info);
+ }
+@@ -6037,6 +6084,7 @@ int dev_set_mac_address(struct net_devic
+ 	if (err)
+ 		return err;
+ 	dev->addr_assign_type = NET_ADDR_SET;
++	netdev_update_addr_mask(dev);
+ 	call_netdevice_notifiers(NETDEV_CHANGEADDR, dev);
+ 	add_device_randomness(dev->dev_addr, dev->addr_len);
+ 	return 0;
+--- a/include/linux/netdevice.h
++++ b/include/linux/netdevice.h
+@@ -1623,6 +1623,8 @@ struct net_device {
+ 	struct netdev_hw_addr_list	mc;
+ 	struct netdev_hw_addr_list	dev_addrs;
+ 
++	unsigned char		local_addr_mask[MAX_ADDR_LEN];
++
+ #ifdef CONFIG_SYSFS
+ 	struct kset		*queues_kset;
+ #endif
+--- a/include/linux/skbuff.h
++++ b/include/linux/skbuff.h
+@@ -632,7 +632,8 @@ struct sk_buff {
+ 	__u8			ipvs_property:1;
+ 	__u8			inner_protocol_type:1;
+ 	__u8			remcsum_offload:1;
+-	/* 3 or 5 bit hole */
++	__u8			gro_skip:1;
++	/* 2 or 4 bit hole */
+ 
+ #ifdef CONFIG_NET_SCHED
+ 	__u16			tc_index;	/* traffic control index */
+--- a/net/ethernet/eth.c
++++ b/net/ethernet/eth.c
+@@ -140,6 +140,18 @@ u32 eth_get_headlen(void *data, unsigned
+ }
+ EXPORT_SYMBOL(eth_get_headlen);
+ 
++static inline bool
++eth_check_local_mask(const void *addr1, const void *addr2, const void *mask)
++{
++	const u16 *a1 = addr1;
++	const u16 *a2 = addr2;
++	const u16 *m = mask;
++
++	return (((a1[0] ^ a2[0]) & ~m[0]) |
++		((a1[1] ^ a2[1]) & ~m[1]) |
++		((a1[2] ^ a2[2]) & ~m[2]));
++}
++
+ /**
+  * eth_type_trans - determine the packet's protocol ID.
+  * @skb: received socket data
+@@ -168,8 +180,12 @@ __be16 eth_type_trans(struct sk_buff *sk
+ 			skb->pkt_type = PACKET_MULTICAST;
+ 	}
+ 	else if (unlikely(!ether_addr_equal_64bits(eth->h_dest,
+-						   dev->dev_addr)))
++						   dev->dev_addr))) {
+ 		skb->pkt_type = PACKET_OTHERHOST;
++		if (eth_check_local_mask(eth->h_dest, dev->dev_addr,
++					 dev->local_addr_mask))
++			skb->gro_skip = 1;
++	}
+ 
+ 	/*
+ 	 * Some variants of DSA tagging don't have an ethertype field
diff --git a/target/linux/generic/patches-4.3/681-NET-add-of_get_mac_address_mtd.patch b/target/linux/generic/patches-4.3/681-NET-add-of_get_mac_address_mtd.patch
new file mode 100644
index 0000000..688cf6e
--- /dev/null
+++ b/target/linux/generic/patches-4.3/681-NET-add-of_get_mac_address_mtd.patch
@@ -0,0 +1,88 @@
+From: John Crispin <blogic@openwrt.org>
+Date: Sun, 27 Jul 2014 09:40:01 +0100
+Subject: NET: add of_get_mac_address_mtd()
+
+Many embedded devices have information such as mac addresses stored inside mtd
+devices. This patch allows us to add a property inside a node describing a
+network interface. The new property points at a mtd partition with an offset
+where the mac address can be found.
+
+Signed-off-by: John Crispin <blogic@openwrt.org>
+---
+ drivers/of/of_net.c    |   37 +++++++++++++++++++++++++++++++++++++
+ include/linux/of_net.h |    1 +
+ 2 files changed, 38 insertions(+)
+
+--- a/drivers/of/of_net.c
++++ b/drivers/of/of_net.c
+@@ -10,6 +10,7 @@
+ #include <linux/of_net.h>
+ #include <linux/phy.h>
+ #include <linux/export.h>
++#include <linux/mtd/mtd.h>
+ 
+ /**
+  * of_get_phy_mode - Get phy mode for given device_node
+@@ -80,3 +81,45 @@ const void *of_get_mac_address(struct de
+ 	return of_get_mac_addr(np, "address");
+ }
+ EXPORT_SYMBOL(of_get_mac_address);
++
++#ifdef CONFIG_MTD
++int of_get_mac_address_mtd(struct device_node *np, unsigned char *mac)
++{
++	struct device_node *mtd_np = NULL;
++	size_t retlen;
++	int size, ret;
++	struct mtd_info *mtd;
++	const char *part;
++	const __be32 *list;
++	phandle phandle;
++	u32 mac_inc = 0;
++
++	list = of_get_property(np, "mtd-mac-address", &size);
++	if (!list || (size != (2 * sizeof(*list))))
++		return -ENOENT;
++
++	phandle = be32_to_cpup(list++);
++	if (phandle)
++		mtd_np = of_find_node_by_phandle(phandle);
++
++	if (!mtd_np)
++		return -ENOENT;
++
++	part = of_get_property(mtd_np, "label", NULL);
++	if (!part)
++		part = mtd_np->name;
++
++	mtd = get_mtd_device_nm(part);
++	if (IS_ERR(mtd))
++		return PTR_ERR(mtd);
++
++	ret = mtd_read(mtd, be32_to_cpup(list), 6, &retlen, mac);
++	put_mtd_device(mtd);
++
++	if (!of_property_read_u32(np, "mtd-mac-address-increment", &mac_inc))
++		mac[5] += mac_inc;
++
++	return ret;
++}
++EXPORT_SYMBOL_GPL(of_get_mac_address_mtd);
++#endif
+--- a/include/linux/of_net.h
++++ b/include/linux/of_net.h
+@@ -13,6 +13,14 @@
+ struct net_device;
+ extern int of_get_phy_mode(struct device_node *np);
+ extern const void *of_get_mac_address(struct device_node *np);
++#ifdef CONFIG_MTD
++extern int of_get_mac_address_mtd(struct device_node *np, unsigned char *mac);
++#else
++static inline int of_get_mac_address_mtd(struct device_node *np, unsigned char *mac)
++{
++	return -ENOENT;
++}
++#endif
+ extern struct net_device *of_find_net_device_by_node(struct device_node *np);
+ #else
+ static inline int of_get_phy_mode(struct device_node *np)
diff --git a/target/linux/generic/patches-4.3/700-swconfig.patch b/target/linux/generic/patches-4.3/700-swconfig.patch
new file mode 100644
index 0000000..2b4c20e
--- /dev/null
+++ b/target/linux/generic/patches-4.3/700-swconfig.patch
@@ -0,0 +1,39 @@
+--- a/drivers/net/phy/Kconfig
++++ b/drivers/net/phy/Kconfig
+@@ -12,6 +12,16 @@ menuconfig PHYLIB
+ 
+ if PHYLIB
+ 
++config SWCONFIG
++	tristate "Switch configuration API"
++	---help---
++	  Switch configuration API using netlink. This allows
++	  you to configure the VLAN features of certain switches.
++
++config SWCONFIG_LEDS
++	bool "Switch LED trigger support"
++	depends on (SWCONFIG && LEDS_TRIGGERS)
++
+ comment "MII PHY device drivers"
+ 
+ config AQUANTIA_PHY
+--- a/drivers/net/phy/Makefile
++++ b/drivers/net/phy/Makefile
+@@ -3,6 +3,7 @@
+ libphy-objs			:= phy.o phy_device.o mdio_bus.o
+ 
+ obj-$(CONFIG_PHYLIB)		+= libphy.o
++obj-$(CONFIG_SWCONFIG)		+= swconfig.o
+ obj-$(CONFIG_AQUANTIA_PHY)	+= aquantia.o
+ obj-$(CONFIG_MARVELL_PHY)	+= marvell.o
+ obj-$(CONFIG_DAVICOM_PHY)	+= davicom.o
+--- a/include/uapi/linux/Kbuild
++++ b/include/uapi/linux/Kbuild
+@@ -385,6 +385,7 @@ header-y += stddef.h
+ header-y += string.h
+ header-y += suspend_ioctls.h
+ header-y += swab.h
++header-y += switch.h
+ header-y += synclink.h
+ header-y += sysctl.h
+ header-y += sysinfo.h
diff --git a/target/linux/generic/patches-4.3/701-phy_extension.patch b/target/linux/generic/patches-4.3/701-phy_extension.patch
new file mode 100644
index 0000000..cc3ccd7
--- /dev/null
+++ b/target/linux/generic/patches-4.3/701-phy_extension.patch
@@ -0,0 +1,63 @@
+--- a/drivers/net/phy/phy.c
++++ b/drivers/net/phy/phy.c
+@@ -385,6 +385,50 @@ int phy_ethtool_gset(struct phy_device *
+ }
+ EXPORT_SYMBOL(phy_ethtool_gset);
+ 
++int phy_ethtool_ioctl(struct phy_device *phydev, void *useraddr)
++{
++	u32 cmd;
++	int tmp;
++	struct ethtool_cmd ecmd = { ETHTOOL_GSET };
++	struct ethtool_value edata = { ETHTOOL_GLINK };
++
++	if (get_user(cmd, (u32 *) useraddr))
++		return -EFAULT;
++
++	switch (cmd) {
++	case ETHTOOL_GSET:
++		phy_ethtool_gset(phydev, &ecmd);
++		if (copy_to_user(useraddr, &ecmd, sizeof(ecmd)))
++			return -EFAULT;
++		return 0;
++
++	case ETHTOOL_SSET:
++		if (copy_from_user(&ecmd, useraddr, sizeof(ecmd)))
++			return -EFAULT;
++		return phy_ethtool_sset(phydev, &ecmd);
++
++	case ETHTOOL_NWAY_RST:
++		/* if autoneg is off, it's an error */
++		tmp = phy_read(phydev, MII_BMCR);
++		if (tmp & BMCR_ANENABLE) {
++			tmp |= (BMCR_ANRESTART);
++			phy_write(phydev, MII_BMCR, tmp);
++			return 0;
++		}
++		return -EINVAL;
++
++	case ETHTOOL_GLINK:
++		edata.data = (phy_read(phydev,
++				MII_BMSR) & BMSR_LSTATUS) ? 1 : 0;
++		if (copy_to_user(useraddr, &edata, sizeof(edata)))
++			return -EFAULT;
++		return 0;
++	}
++
++	return -EOPNOTSUPP;
++}
++EXPORT_SYMBOL(phy_ethtool_ioctl);
++
+ /**
+  * phy_mii_ioctl - generic PHY MII ioctl interface
+  * @phydev: the phy_device struct
+--- a/include/linux/phy.h
++++ b/include/linux/phy.h
+@@ -794,6 +794,7 @@ void phy_start_machine(struct phy_device
+ void phy_stop_machine(struct phy_device *phydev);
+ int phy_ethtool_sset(struct phy_device *phydev, struct ethtool_cmd *cmd);
+ int phy_ethtool_gset(struct phy_device *phydev, struct ethtool_cmd *cmd);
++int phy_ethtool_ioctl(struct phy_device *phydev, void *useraddr);
+ int phy_mii_ioctl(struct phy_device *phydev, struct ifreq *ifr, int cmd);
+ int phy_start_interrupts(struct phy_device *phydev);
+ void phy_print_status(struct phy_device *phydev);
diff --git a/target/linux/generic/patches-4.3/702-phy_add_aneg_done_function.patch b/target/linux/generic/patches-4.3/702-phy_add_aneg_done_function.patch
new file mode 100644
index 0000000..1b5ff79
--- /dev/null
+++ b/target/linux/generic/patches-4.3/702-phy_add_aneg_done_function.patch
@@ -0,0 +1,27 @@
+--- a/include/linux/phy.h
++++ b/include/linux/phy.h
+@@ -499,6 +499,12 @@ struct phy_driver {
+ 	/* Determines the negotiated speed and duplex */
+ 	int (*read_status)(struct phy_device *phydev);
+ 
++	/* 
++	 * Update the value in phydev->link to reflect the 
++	 * current link value
++	 */
++	int (*update_link)(struct phy_device *phydev);
++
+ 	/* Clears any pending interrupts */
+ 	int (*ack_interrupt)(struct phy_device *phydev);
+ 
+--- a/drivers/net/phy/phy_device.c
++++ b/drivers/net/phy/phy_device.c
+@@ -971,6 +971,9 @@ int genphy_update_link(struct phy_device
+ {
+ 	int status;
+ 
++	if (phydev->drv->update_link)
++		return phydev->drv->update_link(phydev);
++
+ 	/* Do a fake read */
+ 	status = phy_read(phydev, MII_BMSR);
+ 	if (status < 0)
diff --git a/target/linux/generic/patches-4.3/703-phy-add-detach-callback-to-struct-phy_driver.patch b/target/linux/generic/patches-4.3/703-phy-add-detach-callback-to-struct-phy_driver.patch
new file mode 100644
index 0000000..de30453
--- /dev/null
+++ b/target/linux/generic/patches-4.3/703-phy-add-detach-callback-to-struct-phy_driver.patch
@@ -0,0 +1,27 @@
+--- a/drivers/net/phy/phy_device.c
++++ b/drivers/net/phy/phy_device.c
+@@ -710,6 +710,9 @@ void phy_detach(struct phy_device *phyde
+ 	struct mii_bus *bus;
+ 	int i;
+ 
++	if (phydev->drv && phydev->drv->detach)
++		phydev->drv->detach(phydev);
++
+ 	phydev->attached_dev->phydev = NULL;
+ 	phydev->attached_dev = NULL;
+ 	phy_suspend(phydev);
+--- a/include/linux/phy.h
++++ b/include/linux/phy.h
+@@ -517,6 +517,12 @@ struct phy_driver {
+ 	 */
+ 	int (*did_interrupt)(struct phy_device *phydev);
+ 
++	/*
++	 * Called before an ethernet device is detached
++	 * from the PHY.
++	 */
++	void (*detach)(struct phy_device *phydev);
++
+ 	/* Clears up any memory if needed */
+ 	void (*remove)(struct phy_device *phydev);
+ 
diff --git a/target/linux/generic/patches-4.3/704-phy-no-genphy-soft-reset.patch b/target/linux/generic/patches-4.3/704-phy-no-genphy-soft-reset.patch
new file mode 100644
index 0000000..3f32e48
--- /dev/null
+++ b/target/linux/generic/patches-4.3/704-phy-no-genphy-soft-reset.patch
@@ -0,0 +1,29 @@
+--- a/drivers/net/phy/phy_device.c
++++ b/drivers/net/phy/phy_device.c
+@@ -1189,7 +1189,7 @@ int genphy_config_init(struct phy_device
+ 	return 0;
+ }
+ 
+-static int gen10g_soft_reset(struct phy_device *phydev)
++static int no_soft_reset(struct phy_device *phydev)
+ {
+ 	/* Do nothing for now */
+ 	return 0;
+@@ -1403,7 +1403,7 @@ static struct phy_driver genphy_driver[]
+ 	.phy_id		= 0xffffffff,
+ 	.phy_id_mask	= 0xffffffff,
+ 	.name		= "Generic PHY",
+-	.soft_reset	= genphy_soft_reset,
++	.soft_reset	= no_soft_reset,
+ 	.config_init	= genphy_config_init,
+ 	.features	= PHY_GBIT_FEATURES | SUPPORTED_MII |
+ 			  SUPPORTED_AUI | SUPPORTED_FIBRE |
+@@ -1418,7 +1418,7 @@ static struct phy_driver genphy_driver[]
+ 	.phy_id         = 0xffffffff,
+ 	.phy_id_mask    = 0xffffffff,
+ 	.name           = "Generic 10G PHY",
+-	.soft_reset	= gen10g_soft_reset,
++	.soft_reset	= no_soft_reset,
+ 	.config_init    = gen10g_config_init,
+ 	.features       = 0,
+ 	.config_aneg    = gen10g_config_aneg,
diff --git a/target/linux/generic/patches-4.3/710-phy-add-mdio_register_board_info.patch b/target/linux/generic/patches-4.3/710-phy-add-mdio_register_board_info.patch
new file mode 100644
index 0000000..d686f2b
--- /dev/null
+++ b/target/linux/generic/patches-4.3/710-phy-add-mdio_register_board_info.patch
@@ -0,0 +1,193 @@
+--- a/drivers/net/phy/mdio_bus.c
++++ b/drivers/net/phy/mdio_bus.c
+@@ -38,6 +38,8 @@
+ 
+ #include <asm/irq.h>
+ 
++#include "mdio-boardinfo.h"
++
+ /**
+  * mdiobus_alloc_size - allocate a mii_bus structure
+  * @size: extra amount of memory to allocate for private storage.
+@@ -346,9 +348,21 @@ void mdiobus_free(struct mii_bus *bus)
+ }
+ EXPORT_SYMBOL(mdiobus_free);
+ 
++static void mdiobus_setup_phydev_from_boardinfo(struct mii_bus *bus,
++						struct phy_device *phydev,
++						struct mdio_board_info *bi)
++{
++	if (strcmp(bus->id, bi->bus_id) ||
++	    bi->phy_addr != phydev->addr)
++	    return;
++
++	phydev->dev.platform_data = (void *) bi->platform_data;
++}
++
+ struct phy_device *mdiobus_scan(struct mii_bus *bus, int addr)
+ {
+ 	struct phy_device *phydev;
++	struct mdio_board_entry *be;
+ 	int err;
+ 
+ 	phydev = get_phy_device(bus, addr, false);
+@@ -361,6 +375,12 @@ struct phy_device *mdiobus_scan(struct m
+ 	 */
+ 	of_mdiobus_link_phydev(bus, phydev);
+ 
++	mutex_lock(&__mdio_board_lock);
++	list_for_each_entry(be, &__mdio_board_list, list)
++		mdiobus_setup_phydev_from_boardinfo(bus, phydev,
++						    &be->board_info);
++	mutex_unlock(&__mdio_board_lock);
++
+ 	err = phy_device_register(phydev);
+ 	if (err) {
+ 		phy_device_free(phydev);
+--- a/include/linux/phy.h
++++ b/include/linux/phy.h
+@@ -832,6 +832,23 @@ void mdio_bus_exit(void);
+ 
+ extern struct bus_type mdio_bus_type;
+ 
++struct mdio_board_info {
++	const char	*bus_id;
++	int		phy_addr;
++
++	const void	*platform_data;
++};
++
++#ifdef CONFIG_MDIO_BOARDINFO
++int mdiobus_register_board_info(const struct mdio_board_info *info, unsigned n);
++#else
++static inline int
++mdiobus_register_board_info(const struct mdio_board_info *info, unsigned n)
++{
++	return 0;
++}
++#endif
++
+ /**
+  * module_phy_driver() - Helper macro for registering PHY drivers
+  * @__phy_drivers: array of PHY drivers to register
+--- a/drivers/net/phy/Kconfig
++++ b/drivers/net/phy/Kconfig
+@@ -12,6 +12,10 @@ menuconfig PHYLIB
+ 
+ if PHYLIB
+ 
++config MDIO_BOARDINFO
++	bool
++	default y
++
+ config SWCONFIG
+ 	tristate "Switch configuration API"
+ 	---help---
+--- a/drivers/net/phy/Makefile
++++ b/drivers/net/phy/Makefile
+@@ -2,6 +2,8 @@
+ 
+ libphy-objs			:= phy.o phy_device.o mdio_bus.o
+ 
++obj-$(CONFIG_MDIO_BOARDINFO)	+= mdio-boardinfo.o
++
+ obj-$(CONFIG_PHYLIB)		+= libphy.o
+ obj-$(CONFIG_SWCONFIG)		+= swconfig.o
+ obj-$(CONFIG_AQUANTIA_PHY)	+= aquantia.o
+--- /dev/null
++++ b/drivers/net/phy/mdio-boardinfo.c
+@@ -0,0 +1,58 @@
++/*
++ * mdio-boardinfo.c - collect pre-declarations of PHY devices
++ *
++ * This program is free software; you can redistribute  it and/or modify it
++ * under  the terms of  the GNU General  Public License as published by the
++ * Free Software Foundation;  either version 2 of the  License, or (at your
++ * option) any later version.
++ *
++ */
++
++#include <linux/kernel.h>
++#include <linux/phy.h>
++#include <linux/slab.h>
++#include <linux/export.h>
++#include <linux/mutex.h>
++#include <linux/phy.h>
++
++#include "mdio-boardinfo.h"
++
++/*
++ * These symbols are exported ONLY FOR the mdio_bus component.
++ * No other users will be supported.
++ */
++
++LIST_HEAD(__mdio_board_list);
++EXPORT_SYMBOL_GPL(__mdio_board_list);
++
++DEFINE_MUTEX(__mdio_board_lock);
++EXPORT_SYMBOL_GPL(__mdio_board_lock);
++
++/**
++ * mdio_register_board_info - register PHY devices for a given board
++ * @info: array of chip descriptors
++ * @n: how many descriptors are provided
++ * Context: can sleep
++ *
++ * The board info passed can safely be __initdata ... but be careful of
++ * any embedded pointers (platform_data, etc), they're copied as-is.
++ */
++int __init
++mdiobus_register_board_info(struct mdio_board_info const *info, unsigned n)
++{
++	struct mdio_board_entry *be;
++	int i;
++
++	be = kzalloc(n * sizeof(*be), GFP_KERNEL);
++	if (!be)
++		return -ENOMEM;
++
++	for (i = 0; i < n; i++, be++, info++) {
++		memcpy(&be->board_info, info, sizeof(*info));
++		mutex_lock(&__mdio_board_lock);
++		list_add_tail(&be->list, &__mdio_board_list);
++		mutex_unlock(&__mdio_board_lock);
++	}
++
++	return 0;
++}
+--- /dev/null
++++ b/drivers/net/phy/mdio-boardinfo.h
+@@ -0,0 +1,22 @@
++/*
++ * mdio-boardinfo.h - boardinfo interface internal to the mdio_bus component
++ *
++ * This program is free software; you can redistribute  it and/or modify it
++ * under  the terms of  the GNU General  Public License as published by the
++ * Free Software Foundation;  either version 2 of the  License, or (at your
++ * option) any later version.
++ *
++ */
++
++#include <linux/mutex.h>
++
++struct mdio_board_entry {
++	struct list_head	list;
++	struct mdio_board_info	board_info;
++};
++
++/* __mdio_board_lock protects __mdio_board_list
++ * only mdio_bus components are allowed to use these symbols.
++ */
++extern struct mutex __mdio_board_lock;
++extern struct list_head __mdio_board_list;
+--- a/drivers/net/Makefile
++++ b/drivers/net/Makefile
+@@ -16,7 +16,7 @@ obj-$(CONFIG_MII) += mii.o
+ obj-$(CONFIG_MDIO) += mdio.o
+ obj-$(CONFIG_NET) += Space.o loopback.o
+ obj-$(CONFIG_NETCONSOLE) += netconsole.o
+-obj-$(CONFIG_PHYLIB) += phy/
++obj-y += phy/
+ obj-$(CONFIG_RIONET) += rionet.o
+ obj-$(CONFIG_NET_TEAM) += team/
+ obj-$(CONFIG_TUN) += tun.o
diff --git a/target/linux/generic/patches-4.3/720-phy_adm6996.patch b/target/linux/generic/patches-4.3/720-phy_adm6996.patch
new file mode 100644
index 0000000..1c32b76
--- /dev/null
+++ b/target/linux/generic/patches-4.3/720-phy_adm6996.patch
@@ -0,0 +1,26 @@
+--- a/drivers/net/phy/Kconfig
++++ b/drivers/net/phy/Kconfig
+@@ -146,6 +146,13 @@ config MICROCHIP_PHY
+ 	help
+ 	  Supports the LAN88XX PHYs.
+ 
++config ADM6996_PHY
++	tristate "Driver for ADM6996 switches"
++	select SWCONFIG
++	---help---
++	  Currently supports the ADM6996FC and ADM6996M switches.
++	  Support for FC is very limited.
++
+ config FIXED_PHY
+ 	tristate "Driver for MDIO Bus/PHY emulation with fixed speed/link PHYs"
+ 	depends on PHYLIB
+--- a/drivers/net/phy/Makefile
++++ b/drivers/net/phy/Makefile
+@@ -20,6 +20,7 @@ obj-$(CONFIG_BCM63XX_PHY)	+= bcm63xx.o
+ obj-$(CONFIG_BCM7XXX_PHY)	+= bcm7xxx.o
+ obj-$(CONFIG_BCM87XX_PHY)	+= bcm87xx.o
+ obj-$(CONFIG_ICPLUS_PHY)	+= icplus.o
++obj-$(CONFIG_ADM6996_PHY)	+= adm6996.o
+ obj-$(CONFIG_REALTEK_PHY)	+= realtek.o
+ obj-$(CONFIG_LSI_ET1011C_PHY)	+= et1011c.o
+ obj-$(CONFIG_FIXED_PHY)		+= fixed_phy.o
diff --git a/target/linux/generic/patches-4.3/721-phy_packets.patch b/target/linux/generic/patches-4.3/721-phy_packets.patch
new file mode 100644
index 0000000..e83eadb
--- /dev/null
+++ b/target/linux/generic/patches-4.3/721-phy_packets.patch
@@ -0,0 +1,161 @@
+--- a/include/linux/netdevice.h
++++ b/include/linux/netdevice.h
+@@ -1286,6 +1286,7 @@ enum netdev_priv_flags {
+ 	IFF_VRF_MASTER			= 1<<20,
+ 	IFF_NO_QUEUE			= 1<<21,
+ 	IFF_OPENVSWITCH			= 1<<22,
++	IFF_NO_IP_ALIGN			= 1<<23,
+ };
+ 
+ #define IFF_802_1Q_VLAN			IFF_802_1Q_VLAN
+@@ -1311,6 +1312,7 @@ enum netdev_priv_flags {
+ #define IFF_VRF_MASTER			IFF_VRF_MASTER
+ #define IFF_NO_QUEUE			IFF_NO_QUEUE
+ #define IFF_OPENVSWITCH			IFF_OPENVSWITCH
++#define IFF_NO_IP_ALIGN			IFF_NO_IP_ALIGN
+ 
+ /**
+  *	struct net_device - The DEVICE structure.
+@@ -1588,6 +1590,11 @@ struct net_device {
+ 	const struct switchdev_ops *switchdev_ops;
+ #endif
+ 
++#ifdef CONFIG_ETHERNET_PACKET_MANGLE
++	void (*eth_mangle_rx)(struct net_device *dev, struct sk_buff *skb);
++	struct sk_buff *(*eth_mangle_tx)(struct net_device *dev, struct sk_buff *skb);
++#endif
++
+ 	const struct header_ops *header_ops;
+ 
+ 	unsigned int		flags;
+@@ -1655,6 +1662,10 @@ struct net_device {
+ 	struct mpls_dev __rcu	*mpls_ptr;
+ #endif
+ 
++#ifdef CONFIG_ETHERNET_PACKET_MANGLE
++	void			*phy_ptr; /* PHY device specific data */
++#endif
++
+ /*
+  * Cache lines mostly used on receive path (including eth_type_trans())
+  */
+--- a/include/linux/skbuff.h
++++ b/include/linux/skbuff.h
+@@ -2176,6 +2176,10 @@ static inline int pskb_trim(struct sk_bu
+ 	return (len < skb->len) ? __pskb_trim(skb, len) : 0;
+ }
+ 
++extern struct sk_buff *__netdev_alloc_skb_ip_align(struct net_device *dev,
++		unsigned int length, gfp_t gfp);
++
++
+ /**
+  *	pskb_trim_unique - remove end from a paged unique (not cloned) buffer
+  *	@skb: buffer to alter
+@@ -2298,16 +2302,6 @@ static inline struct sk_buff *dev_alloc_
+ }
+ 
+ 
+-static inline struct sk_buff *__netdev_alloc_skb_ip_align(struct net_device *dev,
+-		unsigned int length, gfp_t gfp)
+-{
+-	struct sk_buff *skb = __netdev_alloc_skb(dev, length + NET_IP_ALIGN, gfp);
+-
+-	if (NET_IP_ALIGN && skb)
+-		skb_reserve(skb, NET_IP_ALIGN);
+-	return skb;
+-}
+-
+ static inline struct sk_buff *netdev_alloc_skb_ip_align(struct net_device *dev,
+ 		unsigned int length)
+ {
+--- a/net/Kconfig
++++ b/net/Kconfig
+@@ -25,6 +25,12 @@ menuconfig NET
+ 
+ if NET
+ 
++config ETHERNET_PACKET_MANGLE
++	bool
++	help
++	  This option can be selected by phy drivers that need to mangle
++	  packets going in or out of an ethernet device.
++
+ config WANT_COMPAT_NETLINK_MESSAGES
+ 	bool
+ 	help
+--- a/net/core/dev.c
++++ b/net/core/dev.c
+@@ -2678,10 +2678,20 @@ static int xmit_one(struct sk_buff *skb,
+ 	if (!list_empty(&ptype_all) || !list_empty(&dev->ptype_all))
+ 		dev_queue_xmit_nit(skb, dev);
+ 
+-	len = skb->len;
+-	trace_net_dev_start_xmit(skb, dev);
+-	rc = netdev_start_xmit(skb, dev, txq, more);
+-	trace_net_dev_xmit(skb, rc, dev, len);
++#ifdef CONFIG_ETHERNET_PACKET_MANGLE
++	if (!dev->eth_mangle_tx ||
++	    (skb = dev->eth_mangle_tx(dev, skb)) != NULL)
++#else
++	if (1)
++#endif
++	{
++		len = skb->len;
++		trace_net_dev_start_xmit(skb, dev);
++		rc = netdev_start_xmit(skb, dev, txq, more);
++		trace_net_dev_xmit(skb, rc, dev, len);
++	} else {
++		rc = NETDEV_TX_OK;
++	}
+ 
+ 	return rc;
+ }
+--- a/net/core/skbuff.c
++++ b/net/core/skbuff.c
+@@ -63,6 +63,7 @@
+ #include <linux/errqueue.h>
+ #include <linux/prefetch.h>
+ #include <linux/if_vlan.h>
++#include <linux/if.h>
+ 
+ #include <net/protocol.h>
+ #include <net/dst.h>
+@@ -518,6 +519,22 @@ skb_fail:
+ }
+ EXPORT_SYMBOL(__napi_alloc_skb);
+ 
++struct sk_buff *__netdev_alloc_skb_ip_align(struct net_device *dev,
++		unsigned int length, gfp_t gfp)
++{
++	struct sk_buff *skb = __netdev_alloc_skb(dev, length + NET_IP_ALIGN, gfp);
++
++#ifdef CONFIG_ETHERNET_PACKET_MANGLE
++	if (dev && (dev->priv_flags & IFF_NO_IP_ALIGN))
++		return skb;
++#endif
++
++	if (NET_IP_ALIGN && skb)
++		skb_reserve(skb, NET_IP_ALIGN);
++	return skb;
++}
++EXPORT_SYMBOL(__netdev_alloc_skb_ip_align);
++
+ void skb_add_rx_frag(struct sk_buff *skb, int i, struct page *page, int off,
+ 		     int size, unsigned int truesize)
+ {
+--- a/net/ethernet/eth.c
++++ b/net/ethernet/eth.c
+@@ -168,6 +168,12 @@ __be16 eth_type_trans(struct sk_buff *sk
+ 	const struct ethhdr *eth;
+ 
+ 	skb->dev = dev;
++
++#ifdef CONFIG_ETHERNET_PACKET_MANGLE
++	if (dev->eth_mangle_rx)
++		dev->eth_mangle_rx(dev, skb);
++#endif
++
+ 	skb_reset_mac_header(skb);
+ 
+ 	eth = (struct ethhdr *)skb->data;
diff --git a/target/linux/generic/patches-4.3/722-phy_mvswitch.patch b/target/linux/generic/patches-4.3/722-phy_mvswitch.patch
new file mode 100644
index 0000000..2d366bf
--- /dev/null
+++ b/target/linux/generic/patches-4.3/722-phy_mvswitch.patch
@@ -0,0 +1,23 @@
+--- a/drivers/net/phy/Kconfig
++++ b/drivers/net/phy/Kconfig
+@@ -153,6 +153,10 @@ config ADM6996_PHY
+ 	  Currently supports the ADM6996FC and ADM6996M switches.
+ 	  Support for FC is very limited.
+ 
++config MVSWITCH_PHY
++	tristate "Driver for Marvell 88E6060 switches"
++	select ETHERNET_PACKET_MANGLE
++
+ config FIXED_PHY
+ 	tristate "Driver for MDIO Bus/PHY emulation with fixed speed/link PHYs"
+ 	depends on PHYLIB
+--- a/drivers/net/phy/Makefile
++++ b/drivers/net/phy/Makefile
+@@ -21,6 +21,7 @@ obj-$(CONFIG_BCM7XXX_PHY)	+= bcm7xxx.o
+ obj-$(CONFIG_BCM87XX_PHY)	+= bcm87xx.o
+ obj-$(CONFIG_ICPLUS_PHY)	+= icplus.o
+ obj-$(CONFIG_ADM6996_PHY)	+= adm6996.o
++obj-$(CONFIG_MVSWITCH_PHY)	+= mvswitch.o
+ obj-$(CONFIG_REALTEK_PHY)	+= realtek.o
+ obj-$(CONFIG_LSI_ET1011C_PHY)	+= et1011c.o
+ obj-$(CONFIG_FIXED_PHY)		+= fixed_phy.o
diff --git a/target/linux/generic/patches-4.3/723-phy_ip175c.patch b/target/linux/generic/patches-4.3/723-phy_ip175c.patch
new file mode 100644
index 0000000..e5c9bce
--- /dev/null
+++ b/target/linux/generic/patches-4.3/723-phy_ip175c.patch
@@ -0,0 +1,23 @@
+--- a/drivers/net/phy/Kconfig
++++ b/drivers/net/phy/Kconfig
+@@ -157,6 +157,10 @@ config MVSWITCH_PHY
+ 	tristate "Driver for Marvell 88E6060 switches"
+ 	select ETHERNET_PACKET_MANGLE
+ 
++config IP17XX_PHY
++	tristate "Driver for IC+ IP17xx switches"
++	select SWCONFIG
++
+ config FIXED_PHY
+ 	tristate "Driver for MDIO Bus/PHY emulation with fixed speed/link PHYs"
+ 	depends on PHYLIB
+--- a/drivers/net/phy/Makefile
++++ b/drivers/net/phy/Makefile
+@@ -22,6 +22,7 @@ obj-$(CONFIG_BCM87XX_PHY)	+= bcm87xx.o
+ obj-$(CONFIG_ICPLUS_PHY)	+= icplus.o
+ obj-$(CONFIG_ADM6996_PHY)	+= adm6996.o
+ obj-$(CONFIG_MVSWITCH_PHY)	+= mvswitch.o
++obj-$(CONFIG_IP17XX_PHY)	+= ip17xx.o
+ obj-$(CONFIG_REALTEK_PHY)	+= realtek.o
+ obj-$(CONFIG_LSI_ET1011C_PHY)	+= et1011c.o
+ obj-$(CONFIG_FIXED_PHY)		+= fixed_phy.o
diff --git a/target/linux/generic/patches-4.3/724-phy_ar8216.patch b/target/linux/generic/patches-4.3/724-phy_ar8216.patch
new file mode 100644
index 0000000..de94037
--- /dev/null
+++ b/target/linux/generic/patches-4.3/724-phy_ar8216.patch
@@ -0,0 +1,24 @@
+--- a/drivers/net/phy/Kconfig
++++ b/drivers/net/phy/Kconfig
+@@ -161,6 +161,11 @@ config IP17XX_PHY
+ 	tristate "Driver for IC+ IP17xx switches"
+ 	select SWCONFIG
+ 
++config AR8216_PHY
++	tristate "Driver for Atheros AR8216 switches"
++	select ETHERNET_PACKET_MANGLE
++	select SWCONFIG
++
+ config FIXED_PHY
+ 	tristate "Driver for MDIO Bus/PHY emulation with fixed speed/link PHYs"
+ 	depends on PHYLIB
+--- a/drivers/net/phy/Makefile
++++ b/drivers/net/phy/Makefile
+@@ -24,6 +24,7 @@ obj-$(CONFIG_ADM6996_PHY)	+= adm6996.o
+ obj-$(CONFIG_MVSWITCH_PHY)	+= mvswitch.o
+ obj-$(CONFIG_IP17XX_PHY)	+= ip17xx.o
+ obj-$(CONFIG_REALTEK_PHY)	+= realtek.o
++obj-$(CONFIG_AR8216_PHY)	+= ar8216.o ar8327.o
+ obj-$(CONFIG_LSI_ET1011C_PHY)	+= et1011c.o
+ obj-$(CONFIG_FIXED_PHY)		+= fixed_phy.o
+ obj-$(CONFIG_MDIO_BITBANG)	+= mdio-bitbang.o
diff --git a/target/linux/generic/patches-4.3/725-phy_rtl8306.patch b/target/linux/generic/patches-4.3/725-phy_rtl8306.patch
new file mode 100644
index 0000000..803e770
--- /dev/null
+++ b/target/linux/generic/patches-4.3/725-phy_rtl8306.patch
@@ -0,0 +1,23 @@
+--- a/drivers/net/phy/Kconfig
++++ b/drivers/net/phy/Kconfig
+@@ -166,6 +166,10 @@ config AR8216_PHY
+ 	select ETHERNET_PACKET_MANGLE
+ 	select SWCONFIG
+ 
++config RTL8306_PHY
++	tristate "Driver for Realtek RTL8306S switches"
++	select SWCONFIG
++
+ config FIXED_PHY
+ 	tristate "Driver for MDIO Bus/PHY emulation with fixed speed/link PHYs"
+ 	depends on PHYLIB
+--- a/drivers/net/phy/Makefile
++++ b/drivers/net/phy/Makefile
+@@ -25,6 +25,7 @@ obj-$(CONFIG_MVSWITCH_PHY)	+= mvswitch.o
+ obj-$(CONFIG_IP17XX_PHY)	+= ip17xx.o
+ obj-$(CONFIG_REALTEK_PHY)	+= realtek.o
+ obj-$(CONFIG_AR8216_PHY)	+= ar8216.o ar8327.o
++obj-$(CONFIG_RTL8306_PHY)	+= rtl8306.o
+ obj-$(CONFIG_LSI_ET1011C_PHY)	+= et1011c.o
+ obj-$(CONFIG_FIXED_PHY)		+= fixed_phy.o
+ obj-$(CONFIG_MDIO_BITBANG)	+= mdio-bitbang.o
diff --git a/target/linux/generic/patches-4.3/726-phy_rtl8366.patch b/target/linux/generic/patches-4.3/726-phy_rtl8366.patch
new file mode 100644
index 0000000..bba83b3
--- /dev/null
+++ b/target/linux/generic/patches-4.3/726-phy_rtl8366.patch
@@ -0,0 +1,46 @@
+--- a/drivers/net/phy/Kconfig
++++ b/drivers/net/phy/Kconfig
+@@ -261,6 +261,31 @@ config MDIO_BCM_UNIMAC
+ 	  This hardware can be found in the Broadcom GENET Ethernet MAC
+ 	  controllers as well as some Broadcom Ethernet switches such as the
+ 	  Starfighter 2 switches.
++
++config RTL8366_SMI
++	tristate "Driver for the RTL8366 SMI interface"
++	depends on GPIOLIB
++	---help---
++	  This module implements the SMI interface protocol which is used
++	  by some RTL8366 ethernet switch devices via the generic GPIO API.
++
++if RTL8366_SMI
++
++config RTL8366_SMI_DEBUG_FS
++	bool "RTL8366 SMI interface debugfs support"
++        depends on DEBUG_FS
++        default n
++
++config RTL8366S_PHY
++	tristate "Driver for the Realtek RTL8366S switch"
++	select SWCONFIG
++
++config RTL8366RB_PHY
++	tristate "Driver for the Realtek RTL8366RB switch"
++	select SWCONFIG
++
++endif # RTL8366_SMI
++
+ endif # PHYLIB
+ 
+ config MICREL_KS8995MA
+--- a/drivers/net/phy/Makefile
++++ b/drivers/net/phy/Makefile
+@@ -26,6 +26,9 @@ obj-$(CONFIG_IP17XX_PHY)	+= ip17xx.o
+ obj-$(CONFIG_REALTEK_PHY)	+= realtek.o
+ obj-$(CONFIG_AR8216_PHY)	+= ar8216.o ar8327.o
+ obj-$(CONFIG_RTL8306_PHY)	+= rtl8306.o
++obj-$(CONFIG_RTL8366_SMI)	+= rtl8366_smi.o
++obj-$(CONFIG_RTL8366S_PHY)	+= rtl8366s.o
++obj-$(CONFIG_RTL8366RB_PHY)	+= rtl8366rb.o
+ obj-$(CONFIG_LSI_ET1011C_PHY)	+= et1011c.o
+ obj-$(CONFIG_FIXED_PHY)		+= fixed_phy.o
+ obj-$(CONFIG_MDIO_BITBANG)	+= mdio-bitbang.o
diff --git a/target/linux/generic/patches-4.3/727-phy-rtl8367.patch b/target/linux/generic/patches-4.3/727-phy-rtl8367.patch
new file mode 100644
index 0000000..a10856f
--- /dev/null
+++ b/target/linux/generic/patches-4.3/727-phy-rtl8367.patch
@@ -0,0 +1,23 @@
+--- a/drivers/net/phy/Kconfig
++++ b/drivers/net/phy/Kconfig
+@@ -284,6 +284,10 @@ config RTL8366RB_PHY
+ 	tristate "Driver for the Realtek RTL8366RB switch"
+ 	select SWCONFIG
+ 
++config RTL8367_PHY
++	tristate "Driver for the Realtek RTL8367R/M switches"
++	select SWCONFIG
++
+ endif # RTL8366_SMI
+ 
+ endif # PHYLIB
+--- a/drivers/net/phy/Makefile
++++ b/drivers/net/phy/Makefile
+@@ -29,6 +29,7 @@ obj-$(CONFIG_RTL8306_PHY)	+= rtl8306.o
+ obj-$(CONFIG_RTL8366_SMI)	+= rtl8366_smi.o
+ obj-$(CONFIG_RTL8366S_PHY)	+= rtl8366s.o
+ obj-$(CONFIG_RTL8366RB_PHY)	+= rtl8366rb.o
++obj-$(CONFIG_RTL8367_PHY)	+= rtl8367.o
+ obj-$(CONFIG_LSI_ET1011C_PHY)	+= et1011c.o
+ obj-$(CONFIG_FIXED_PHY)		+= fixed_phy.o
+ obj-$(CONFIG_MDIO_BITBANG)	+= mdio-bitbang.o
diff --git a/target/linux/generic/patches-4.3/728-phy-rtl8367b.patch b/target/linux/generic/patches-4.3/728-phy-rtl8367b.patch
new file mode 100644
index 0000000..881be7d
--- /dev/null
+++ b/target/linux/generic/patches-4.3/728-phy-rtl8367b.patch
@@ -0,0 +1,23 @@
+--- a/drivers/net/phy/Kconfig
++++ b/drivers/net/phy/Kconfig
+@@ -288,6 +288,10 @@ config RTL8367_PHY
+ 	tristate "Driver for the Realtek RTL8367R/M switches"
+ 	select SWCONFIG
+ 
++config RTL8367B_PHY
++	tristate "Driver fot the Realtek RTL8367R-VB switch"
++	select SWCONFIG
++
+ endif # RTL8366_SMI
+ 
+ endif # PHYLIB
+--- a/drivers/net/phy/Makefile
++++ b/drivers/net/phy/Makefile
+@@ -30,6 +30,7 @@ obj-$(CONFIG_RTL8366_SMI)	+= rtl8366_smi
+ obj-$(CONFIG_RTL8366S_PHY)	+= rtl8366s.o
+ obj-$(CONFIG_RTL8366RB_PHY)	+= rtl8366rb.o
+ obj-$(CONFIG_RTL8367_PHY)	+= rtl8367.o
++obj-$(CONFIG_RTL8367B_PHY)	+= rtl8367b.o
+ obj-$(CONFIG_LSI_ET1011C_PHY)	+= et1011c.o
+ obj-$(CONFIG_FIXED_PHY)		+= fixed_phy.o
+ obj-$(CONFIG_MDIO_BITBANG)	+= mdio-bitbang.o
diff --git a/target/linux/generic/patches-4.3/729-phy-tantos.patch b/target/linux/generic/patches-4.3/729-phy-tantos.patch
new file mode 100644
index 0000000..19ea8b0
--- /dev/null
+++ b/target/linux/generic/patches-4.3/729-phy-tantos.patch
@@ -0,0 +1,21 @@
+--- a/drivers/net/phy/Kconfig
++++ b/drivers/net/phy/Kconfig
+@@ -299,3 +299,8 @@ endif # PHYLIB
+ config MICREL_KS8995MA
+ 	tristate "Micrel KS8995MA 5-ports 10/100 managed Ethernet switch"
+ 	depends on SPI
++
++config PSB6970_PHY
++	tristate "Lantiq XWAY Tantos (PSB6970) Ethernet switch"
++	select SWCONFIG
++	select ETHERNET_PACKET_MANGLE
+--- a/drivers/net/phy/Makefile
++++ b/drivers/net/phy/Makefile
+@@ -32,6 +32,7 @@ obj-$(CONFIG_RTL8366RB_PHY)	+= rtl8366rb
+ obj-$(CONFIG_RTL8367_PHY)	+= rtl8367.o
+ obj-$(CONFIG_RTL8367B_PHY)	+= rtl8367b.o
+ obj-$(CONFIG_LSI_ET1011C_PHY)	+= et1011c.o
++obj-$(CONFIG_PSB6970_PHY)	+= psb6970.o
+ obj-$(CONFIG_FIXED_PHY)		+= fixed_phy.o
+ obj-$(CONFIG_MDIO_BITBANG)	+= mdio-bitbang.o
+ obj-$(CONFIG_MDIO_GPIO)		+= mdio-gpio.o
diff --git a/target/linux/generic/patches-4.3/730-phy_b53.patch b/target/linux/generic/patches-4.3/730-phy_b53.patch
new file mode 100644
index 0000000..648919f
--- /dev/null
+++ b/target/linux/generic/patches-4.3/730-phy_b53.patch
@@ -0,0 +1,21 @@
+--- a/drivers/net/phy/Kconfig
++++ b/drivers/net/phy/Kconfig
+@@ -294,6 +294,8 @@ config RTL8367B_PHY
+ 
+ endif # RTL8366_SMI
+ 
++source "drivers/net/phy/b53/Kconfig"
++
+ endif # PHYLIB
+ 
+ config MICREL_KS8995MA
+--- a/drivers/net/phy/Makefile
++++ b/drivers/net/phy/Makefile
+@@ -33,6 +33,7 @@ obj-$(CONFIG_RTL8367_PHY)	+= rtl8367.o
+ obj-$(CONFIG_RTL8367B_PHY)	+= rtl8367b.o
+ obj-$(CONFIG_LSI_ET1011C_PHY)	+= et1011c.o
+ obj-$(CONFIG_PSB6970_PHY)	+= psb6970.o
++obj-$(CONFIG_B53)		+= b53/
+ obj-$(CONFIG_FIXED_PHY)		+= fixed_phy.o
+ obj-$(CONFIG_MDIO_BITBANG)	+= mdio-bitbang.o
+ obj-$(CONFIG_MDIO_GPIO)		+= mdio-gpio.o
diff --git a/target/linux/generic/patches-4.3/731-phy_mvswitch_3.10_compilation.patch b/target/linux/generic/patches-4.3/731-phy_mvswitch_3.10_compilation.patch
new file mode 100644
index 0000000..2053bd2
--- /dev/null
+++ b/target/linux/generic/patches-4.3/731-phy_mvswitch_3.10_compilation.patch
@@ -0,0 +1,35 @@
+From e6a5abb9a02be0bceb4782d9f736bfb4ae217505 Mon Sep 17 00:00:00 2001
+From: Jonas Gorski <jogo@openwrt.org>
+Date: Sat, 21 Sep 2013 13:56:51 +0200
+Subject: [PATCH] phy: mvswitch: fix 3.10 compilation
+
+Update to API changes in 3.10.
+
+Signed-off-by: Jonas Gorsi <jogo@openwrt.org>
+---
+ target/linux/generic/files/drivers/net/phy/mvswitch.c | 6 +++---
+ 1 file changed, 3 insertions(+), 3 deletions(-)
+
+--- a/drivers/net/phy/mvswitch.c
++++ b/drivers/net/phy/mvswitch.c
+@@ -173,7 +173,7 @@ mvswitch_mangle_rx(struct net_device *de
+ 	if (vlan == -1)
+ 		return;
+ 
+-	__vlan_hwaccel_put_tag(skb, vlan);
++	__vlan_hwaccel_put_tag(skb, htons(ETH_P_8021Q), vlan);
+ }
+ 
+ 
+@@ -307,9 +307,9 @@ mvswitch_config_init(struct phy_device *
+ 
+ #ifdef HEADER_MODE
+ 	dev->priv_flags |= IFF_NO_IP_ALIGN;
+-	dev->features |= NETIF_F_HW_VLAN_RX | NETIF_F_HW_VLAN_TX;
++	dev->features |= NETIF_F_HW_VLAN_CTAG_RX | NETIF_F_HW_VLAN_CTAG_TX;
+ #else
+-	dev->features |= NETIF_F_HW_VLAN_RX;
++	dev->features |= NETIF_F_HW_VLAN_CTAG_RX;
+ #endif
+ 
+ 	return 0;
diff --git a/target/linux/generic/patches-4.3/732-phy-ar8216-led-support.patch b/target/linux/generic/patches-4.3/732-phy-ar8216-led-support.patch
new file mode 100644
index 0000000..7567f66
--- /dev/null
+++ b/target/linux/generic/patches-4.3/732-phy-ar8216-led-support.patch
@@ -0,0 +1,13 @@
+--- a/drivers/net/phy/Kconfig
++++ b/drivers/net/phy/Kconfig
+@@ -166,6 +166,10 @@ config AR8216_PHY
+ 	select ETHERNET_PACKET_MANGLE
+ 	select SWCONFIG
+ 
++config AR8216_PHY_LEDS
++	bool "Atheros AR8216 switch LED support"
++	depends on (AR8216_PHY && LEDS_CLASS)
++
+ config RTL8306_PHY
+ 	tristate "Driver for Realtek RTL8306S switches"
+ 	select SWCONFIG
diff --git a/target/linux/generic/patches-4.3/733-phy_mvsw61xx.patch b/target/linux/generic/patches-4.3/733-phy_mvsw61xx.patch
new file mode 100644
index 0000000..9f7274c
--- /dev/null
+++ b/target/linux/generic/patches-4.3/733-phy_mvsw61xx.patch
@@ -0,0 +1,23 @@
+--- a/drivers/net/phy/Kconfig
++++ b/drivers/net/phy/Kconfig
+@@ -157,6 +157,10 @@ config MVSWITCH_PHY
+ 	tristate "Driver for Marvell 88E6060 switches"
+ 	select ETHERNET_PACKET_MANGLE
+ 
++config MVSW61XX_PHY
++	tristate "Driver for Marvell 88E6171/6172 switches"
++	select SWCONFIG
++
+ config IP17XX_PHY
+ 	tristate "Driver for IC+ IP17xx switches"
+ 	select SWCONFIG
+--- a/drivers/net/phy/Makefile
++++ b/drivers/net/phy/Makefile
+@@ -22,6 +22,7 @@ obj-$(CONFIG_BCM87XX_PHY)	+= bcm87xx.o
+ obj-$(CONFIG_ICPLUS_PHY)	+= icplus.o
+ obj-$(CONFIG_ADM6996_PHY)	+= adm6996.o
+ obj-$(CONFIG_MVSWITCH_PHY)	+= mvswitch.o
++obj-$(CONFIG_MVSW61XX_PHY)	+= mvsw61xx.o
+ obj-$(CONFIG_IP17XX_PHY)	+= ip17xx.o
+ obj-$(CONFIG_REALTEK_PHY)	+= realtek.o
+ obj-$(CONFIG_AR8216_PHY)	+= ar8216.o ar8327.o
diff --git a/target/linux/generic/patches-4.3/750-hostap_txpower.patch b/target/linux/generic/patches-4.3/750-hostap_txpower.patch
new file mode 100644
index 0000000..768c80f
--- /dev/null
+++ b/target/linux/generic/patches-4.3/750-hostap_txpower.patch
@@ -0,0 +1,154 @@
+--- a/drivers/net/wireless/hostap/hostap_ap.c
++++ b/drivers/net/wireless/hostap/hostap_ap.c
+@@ -2403,13 +2403,13 @@ int prism2_ap_get_sta_qual(local_info_t
+ 		addr[count].sa_family = ARPHRD_ETHER;
+ 		memcpy(addr[count].sa_data, sta->addr, ETH_ALEN);
+ 		if (sta->last_rx_silence == 0)
+-			qual[count].qual = sta->last_rx_signal < 27 ?
+-				0 : (sta->last_rx_signal - 27) * 92 / 127;
++                        qual[count].qual = (sta->last_rx_signal - 156) == 0 ?
++                                0 : (sta->last_rx_signal - 156) * 92 / 64;
+ 		else
+-			qual[count].qual = sta->last_rx_signal -
+-				sta->last_rx_silence - 35;
+-		qual[count].level = HFA384X_LEVEL_TO_dBm(sta->last_rx_signal);
+-		qual[count].noise = HFA384X_LEVEL_TO_dBm(sta->last_rx_silence);
++                        qual[count].qual = (sta->last_rx_signal -
++                                sta->last_rx_silence) * 92 / 64;
++                qual[count].level = sta->last_rx_signal;
++                qual[count].noise = sta->last_rx_silence;
+ 		qual[count].updated = sta->last_rx_updated;
+ 
+ 		sta->last_rx_updated = IW_QUAL_DBM;
+@@ -2475,13 +2475,13 @@ int prism2_ap_translate_scan(struct net_
+ 		memset(&iwe, 0, sizeof(iwe));
+ 		iwe.cmd = IWEVQUAL;
+ 		if (sta->last_rx_silence == 0)
+-			iwe.u.qual.qual = sta->last_rx_signal < 27 ?
+-				0 : (sta->last_rx_signal - 27) * 92 / 127;
++	                iwe.u.qual.qual = (sta->last_rx_signal -156) == 0 ?
++	                        0 : (sta->last_rx_signal - 156) * 92 / 64;
+ 		else
+-			iwe.u.qual.qual = sta->last_rx_signal -
+-				sta->last_rx_silence - 35;
+-		iwe.u.qual.level = HFA384X_LEVEL_TO_dBm(sta->last_rx_signal);
+-		iwe.u.qual.noise = HFA384X_LEVEL_TO_dBm(sta->last_rx_silence);
++                        iwe.u.qual.qual = (sta->last_rx_signal -
++                                sta->last_rx_silence) * 92 / 64;
++                iwe.u.qual.level = sta->last_rx_signal;
++                iwe.u.qual.noise = sta->last_rx_silence;
+ 		iwe.u.qual.updated = sta->last_rx_updated;
+ 		iwe.len = IW_EV_QUAL_LEN;
+ 		current_ev = iwe_stream_add_event(info, current_ev, end_buf,
+--- a/drivers/net/wireless/hostap/hostap_config.h
++++ b/drivers/net/wireless/hostap/hostap_config.h
+@@ -45,4 +45,9 @@
+  */
+ /* #define PRISM2_NO_STATION_MODES */
+ 
++/* Enable TX power Setting functions
++ * (min att = -128 , max att =  127)
++ */
++#define RAW_TXPOWER_SETTING
++
+ #endif /* HOSTAP_CONFIG_H */
+--- a/drivers/net/wireless/hostap/hostap.h
++++ b/drivers/net/wireless/hostap/hostap.h
+@@ -90,6 +90,7 @@ extern const struct iw_handler_def hosta
+ extern const struct ethtool_ops prism2_ethtool_ops;
+ 
+ int hostap_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd);
++int hostap_restore_power(struct net_device *dev);
+ 
+ 
+ #endif /* HOSTAP_H */
+--- a/drivers/net/wireless/hostap/hostap_hw.c
++++ b/drivers/net/wireless/hostap/hostap_hw.c
+@@ -928,6 +928,7 @@ static int hfa384x_set_rid(struct net_de
+ 			prism2_hw_reset(dev);
+ 	}
+ 
++	hostap_restore_power(dev);
+ 	return res;
+ }
+ 
+--- a/drivers/net/wireless/hostap/hostap_info.c
++++ b/drivers/net/wireless/hostap/hostap_info.c
+@@ -435,6 +435,11 @@ static void handle_info_queue_linkstatus
+ 	}
+ 
+ 	/* Get BSSID if we have a valid AP address */
++
++	if ( val == HFA384X_LINKSTATUS_CONNECTED ||
++	     val == HFA384X_LINKSTATUS_DISCONNECTED )
++			hostap_restore_power(local->dev);
++
+ 	if (connected) {
+ 		netif_carrier_on(local->dev);
+ 		netif_carrier_on(local->ddev);
+--- a/drivers/net/wireless/hostap/hostap_ioctl.c
++++ b/drivers/net/wireless/hostap/hostap_ioctl.c
+@@ -1479,23 +1479,20 @@ static int prism2_txpower_hfa386x_to_dBm
+ 		val = 255;
+ 
+ 	tmp = val;
+-	tmp >>= 2;
+ 
+-	return -12 - tmp;
++	return tmp;
+ }
+ 
+ static u16 prism2_txpower_dBm_to_hfa386x(int val)
+ {
+ 	signed char tmp;
+ 
+-	if (val > 20)
+-		return 128;
+-	else if (val < -43)
++	if (val > 127)
+ 		return 127;
++	else if (val < -128)
++		return 128;
+ 
+ 	tmp = val;
+-	tmp = -12 - tmp;
+-	tmp <<= 2;
+ 
+ 	return (unsigned char) tmp;
+ }
+@@ -4052,3 +4049,35 @@ int hostap_ioctl(struct net_device *dev,
+ 
+ 	return ret;
+ }
++
++/* BUG FIX: Restore power setting value when lost due to F/W bug */
++
++int hostap_restore_power(struct net_device *dev)
++{
++        struct hostap_interface *iface = netdev_priv(dev);
++       local_info_t *local = iface->local;
++
++       u16 val;
++       int ret = 0;
++
++       if (local->txpower_type == PRISM2_TXPOWER_OFF) {
++                       val = 0xff; /* use all standby and sleep modes */
++                       ret = local->func->cmd(dev, HFA384X_CMDCODE_WRITEMIF,
++                                              HFA386X_CR_A_D_TEST_MODES2,
++                                              &val, NULL);
++       }
++
++#ifdef RAW_TXPOWER_SETTING
++       if (local->txpower_type == PRISM2_TXPOWER_FIXED) {
++               val = HFA384X_TEST_CFG_BIT_ALC;
++               local->func->cmd(dev, HFA384X_CMDCODE_TEST |
++                                (HFA384X_TEST_CFG_BITS << 8), 0, &val, NULL);
++               val = prism2_txpower_dBm_to_hfa386x(local->txpower);
++               ret = (local->func->cmd(dev, HFA384X_CMDCODE_WRITEMIF,
++                            HFA386X_CR_MANUAL_TX_POWER, &val, NULL));
++       }
++#endif /* RAW_TXPOWER_SETTING */
++       return (ret ? -EOPNOTSUPP : 0);
++}
++
++EXPORT_SYMBOL(hostap_restore_power);
diff --git a/target/linux/generic/patches-4.3/761-8139cp-fixes-from-4.4.patch b/target/linux/generic/patches-4.3/761-8139cp-fixes-from-4.4.patch
new file mode 100644
index 0000000..8fdf5f3
--- /dev/null
+++ b/target/linux/generic/patches-4.3/761-8139cp-fixes-from-4.4.patch
@@ -0,0 +1,103 @@
+commit 8b7a7048220f86547db31de0abe1ea6dd2cfa892
+Author: David Woodhouse <dwmw2@infradead.org>
+Date:   Thu Sep 24 11:38:22 2015 +0100
+
+    8139cp: Fix GSO MSS handling
+    
+    When fixing the TSO support I noticed we just mask ->gso_size with the
+    MSSMask value and don't care about the consequences.
+    
+    Provide a .ndo_features_check() method which drops the NETIF_F_TSO
+    feature for any skb which would exceed the maximum, and thus forces it
+    to be segmented by software.
+    
+    Then we can stop the masking in cp_start_xmit(), and just WARN if the
+    maximum is exceeded, which should now never happen.
+    
+    Finally, Francois Romieu noticed that we didn't even have the right
+    value for MSSMask anyway; it should be 0x7ff (11 bits) not 0xfff.
+    
+    Signed-off-by: David Woodhouse <David.Woodhouse@intel.com>
+    Signed-off-by: David S. Miller <davem@davemloft.net>
+
+commit 5a58f227790faded5a3ef6075f3ddd65093e0f86
+Author: David Woodhouse <David.Woodhouse@intel.com>
+Date:   Wed Sep 23 09:46:09 2015 +0100
+
+    8139cp: Enable offload features by default
+    
+    I fixed TSO. Hardware checksum and scatter/gather also appear to be
+    working correctly both on real hardware and in QEMU's emulation.
+    
+    Let's enable them by default and see if anyone screams...
+    
+    Signed-off-by: David Woodhouse <David.Woodhouse@intel.com>
+    Signed-off-by: David S. Miller <davem@davemloft.net>
+--- a/drivers/net/ethernet/realtek/8139cp.c
++++ b/drivers/net/ethernet/realtek/8139cp.c
+@@ -175,7 +175,7 @@ enum {
+ 	LastFrag	= (1 << 28), /* Final segment of a packet */
+ 	LargeSend	= (1 << 27), /* TCP Large Send Offload (TSO) */
+ 	MSSShift	= 16,	     /* MSS value position */
+-	MSSMask		= 0xfff,     /* MSS value: 11 bits */
++	MSSMask		= 0x7ff,     /* MSS value: 11 bits */
+ 	TxError		= (1 << 23), /* Tx error summary */
+ 	RxError		= (1 << 20), /* Rx error summary */
+ 	IPCS		= (1 << 18), /* Calculate IP checksum */
+@@ -754,10 +754,16 @@ static netdev_tx_t cp_start_xmit (struct
+ 	eor = (entry == (CP_TX_RING_SIZE - 1)) ? RingEnd : 0;
+ 	mss = skb_shinfo(skb)->gso_size;
+ 
++	if (mss > MSSMask) {
++		WARN_ONCE(1, "Net bug: GSO size %d too large for 8139CP\n",
++			  mss);
++		goto out_dma_error;
++	}
++
+ 	opts2 = cpu_to_le32(cp_tx_vlan_tag(skb));
+ 	opts1 = DescOwn;
+ 	if (mss)
+-		opts1 |= LargeSend | ((mss & MSSMask) << MSSShift);
++		opts1 |= LargeSend | (mss << MSSShift);
+ 	else if (skb->ip_summed == CHECKSUM_PARTIAL) {
+ 		const struct iphdr *ip = ip_hdr(skb);
+ 		if (ip->protocol == IPPROTO_TCP)
+@@ -1852,6 +1858,15 @@ static void cp_set_d3_state (struct cp_p
+ 	pci_set_power_state (cp->pdev, PCI_D3hot);
+ }
+ 
++static netdev_features_t cp_features_check(struct sk_buff *skb,
++					   struct net_device *dev,
++					   netdev_features_t features)
++{
++	if (skb_shinfo(skb)->gso_size > MSSMask)
++		features &= ~NETIF_F_TSO;
++
++	return vlan_features_check(skb, features);
++}
+ static const struct net_device_ops cp_netdev_ops = {
+ 	.ndo_open		= cp_open,
+ 	.ndo_stop		= cp_close,
+@@ -1864,6 +1879,7 @@ static const struct net_device_ops cp_ne
+ 	.ndo_tx_timeout		= cp_tx_timeout,
+ 	.ndo_set_features	= cp_set_features,
+ 	.ndo_change_mtu		= cp_change_mtu,
++	.ndo_features_check	= cp_features_check,
+ 
+ #ifdef CONFIG_NET_POLL_CONTROLLER
+ 	.ndo_poll_controller	= cp_poll_controller,
+@@ -1983,12 +1999,12 @@ static int cp_init_one (struct pci_dev *
+ 	dev->ethtool_ops = &cp_ethtool_ops;
+ 	dev->watchdog_timeo = TX_TIMEOUT;
+ 
+-	dev->features |= NETIF_F_HW_VLAN_CTAG_TX | NETIF_F_HW_VLAN_CTAG_RX;
++	dev->features |= NETIF_F_SG | NETIF_F_IP_CSUM | NETIF_F_TSO |
++		NETIF_F_HW_VLAN_CTAG_TX | NETIF_F_HW_VLAN_CTAG_RX;
+ 
+ 	if (pci_using_dac)
+ 		dev->features |= NETIF_F_HIGHDMA;
+ 
+-	/* disabled by default until verified */
+ 	dev->hw_features |= NETIF_F_SG | NETIF_F_IP_CSUM | NETIF_F_TSO |
+ 		NETIF_F_HW_VLAN_CTAG_TX | NETIF_F_HW_VLAN_CTAG_RX;
+ 	dev->vlan_features = NETIF_F_SG | NETIF_F_IP_CSUM | NETIF_F_TSO |
diff --git a/target/linux/generic/patches-4.3/773-bgmac-add-srab-switch.patch b/target/linux/generic/patches-4.3/773-bgmac-add-srab-switch.patch
new file mode 100644
index 0000000..f5bd743
--- /dev/null
+++ b/target/linux/generic/patches-4.3/773-bgmac-add-srab-switch.patch
@@ -0,0 +1,72 @@
+Register switch connected to srab
+
+Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>
+
+--- a/drivers/net/ethernet/broadcom/bgmac.c
++++ b/drivers/net/ethernet/broadcom/bgmac.c
+@@ -17,6 +17,7 @@
+ #include <linux/phy_fixed.h>
+ #include <linux/interrupt.h>
+ #include <linux/dma-mapping.h>
++#include <linux/platform_data/b53.h>
+ #include <linux/bcm47xx_nvram.h>
+ 
+ static const struct bcma_device_id bgmac_bcma_tbl[] = {
+@@ -1538,6 +1539,17 @@ static void bgmac_mii_unregister(struct
+ 	mdiobus_free(mii_bus);
+ }
+ 
++static struct b53_platform_data bgmac_b53_pdata = {
++};
++
++static struct platform_device bgmac_b53_dev = {
++	.name		= "b53-srab-switch",
++	.id		= -1,
++	.dev		= {
++		.platform_data = &bgmac_b53_pdata,
++	},
++};
++
+ /**************************************************
+  * BCMA bus ops
+  **************************************************/
+@@ -1682,6 +1694,16 @@ static int bgmac_probe(struct bcma_devic
+ 	net_dev->hw_features = net_dev->features;
+ 	net_dev->vlan_features = net_dev->features;
+ 
++	if ((ci->id == BCMA_CHIP_ID_BCM4707 ||
++	     ci->id == BCMA_CHIP_ID_BCM53018) &&
++	    !bgmac_b53_pdata.regs) {
++		bgmac_b53_pdata.regs = ioremap_nocache(0x18007000, 0x1000);
++
++		err = platform_device_register(&bgmac_b53_dev);
++		if (!err)
++			bgmac->b53_device = &bgmac_b53_dev;
++	}
++
+ 	err = register_netdev(bgmac->net_dev);
+ 	if (err) {
+ 		bgmac_err(bgmac, "Cannot register net device\n");
+@@ -1708,6 +1730,10 @@ static void bgmac_remove(struct bcma_dev
+ {
+ 	struct bgmac *bgmac = bcma_get_drvdata(core);
+ 
++	if (bgmac->b53_device)
++		platform_device_unregister(&bgmac_b53_dev);
++	bgmac->b53_device = NULL;
++
+ 	unregister_netdev(bgmac->net_dev);
+ 	bgmac_mii_unregister(bgmac);
+ 	netif_napi_del(&bgmac->napi);
+--- a/drivers/net/ethernet/broadcom/bgmac.h
++++ b/drivers/net/ethernet/broadcom/bgmac.h
+@@ -463,6 +463,9 @@ struct bgmac {
+ 	bool has_robosw;
+ 
+ 	bool loopback;
++
++	/* platform device for associated switch */
++	struct platform_device *b53_device;
+ };
+ 
+ static inline u32 bgmac_read(struct bgmac *bgmac, u16 offset)
diff --git a/target/linux/generic/patches-4.3/780-igb-Fix-Null-pointer-dereference-in-igb_reset_q_vect.patch b/target/linux/generic/patches-4.3/780-igb-Fix-Null-pointer-dereference-in-igb_reset_q_vect.patch
new file mode 100644
index 0000000..e541b2c
--- /dev/null
+++ b/target/linux/generic/patches-4.3/780-igb-Fix-Null-pointer-dereference-in-igb_reset_q_vect.patch
@@ -0,0 +1,40 @@
+From cb06d102327eadcd1bdc480bfd9f8876251d1007 Mon Sep 17 00:00:00 2001
+From: Christoph Paasch <christoph.paasch@uclouvain.be>
+Date: Fri, 21 Mar 2014 03:48:19 -0700
+Subject: [PATCH] igb: Fix Null-pointer dereference in igb_reset_q_vector
+
+When igb_set_interrupt_capability() calls
+igb_reset_interrupt_capability() (e.g., because CONFIG_PCI_MSI is unset),
+num_q_vectors has been set but no vector has yet been allocated.
+
+igb_reset_interrupt_capability() will then call igb_reset_q_vector,
+which assumes that the vector is allocated. As this is not the case, we
+are accessing a NULL-pointer.
+
+This patch fixes it by checking that q_vector is indeed different from
+NULL.
+
+Fixes: 02ef6e1d0b0023 (igb: Fix queue allocation method to accommodate changing during runtime)
+Cc: Carolyn Wyborny <carolyn.wyborny@intel.com>
+Signed-off-by: Christoph Paasch <christoph.paasch@uclouvain.be>
+Tested-by: Jeff Pieper <jeffrey.e.pieper@intel.com>
+Signed-off-by: Jeff Kirsher <jeffrey.t.kirsher@intel.com>
+---
+ drivers/net/ethernet/intel/igb/igb_main.c | 6 ++++++
+ 1 file changed, 6 insertions(+)
+
+--- a/drivers/net/ethernet/intel/igb/igb_main.c
++++ b/drivers/net/ethernet/intel/igb/igb_main.c
+@@ -1034,6 +1034,12 @@ static void igb_reset_q_vector(struct ig
+ 	if (!q_vector)
+ 		return;
+ 
++	/* Coming from igb_set_interrupt_capability, the vectors are not yet
++	 * allocated. So, q_vector is NULL so we should stop here.
++	 */
++	if (!q_vector)
++		return;
++
+ 	if (q_vector->tx.ring)
+ 		adapter->tx_ring[q_vector->tx.ring->queue_index] = NULL;
+ 
diff --git a/target/linux/generic/patches-4.3/785-hso-support-0af0-9300.patch b/target/linux/generic/patches-4.3/785-hso-support-0af0-9300.patch
new file mode 100644
index 0000000..621d08f
--- /dev/null
+++ b/target/linux/generic/patches-4.3/785-hso-support-0af0-9300.patch
@@ -0,0 +1,25 @@
+--- a/drivers/net/usb/hso.c
++++ b/drivers/net/usb/hso.c
+@@ -466,6 +466,7 @@ static const struct usb_device_id hso_id
+ 	{USB_DEVICE(0x0af0, 0x8900)},
+ 	{USB_DEVICE(0x0af0, 0x9000)},
+ 	{USB_DEVICE(0x0af0, 0x9200)},		/* Option GTM671WFS */
++	{USB_DEVICE(0x0af0, 0x9300)},		/* GTM 66xxWFS */
+ 	{USB_DEVICE(0x0af0, 0xd035)},
+ 	{USB_DEVICE(0x0af0, 0xd055)},
+ 	{USB_DEVICE(0x0af0, 0xd155)},
+--- a/drivers/usb/storage/unusual_devs.h
++++ b/drivers/usb/storage/unusual_devs.h
+@@ -1330,6 +1330,12 @@ UNUSUAL_DEV( 0x0af0, 0x8304, 0x0000, 0x0
+ 		USB_SC_DEVICE, USB_PR_DEVICE, NULL,
+ 		0 ),
+ 
++UNUSUAL_DEV( 0x0af0, 0x9300, 0x0000, 0x0000,
++		"Option",
++		"Globetrotter 66xxWFS SD-Card",
++		USB_SC_DEVICE, USB_PR_DEVICE, NULL,
++		0 ),
++
+ UNUSUAL_DEV( 0x0af0, 0xc100, 0x0000, 0x0000,
+ 		"Option",
+ 		"GI 070x SD-Card",
diff --git a/target/linux/generic/patches-4.3/810-pci_disable_common_quirks.patch b/target/linux/generic/patches-4.3/810-pci_disable_common_quirks.patch
new file mode 100644
index 0000000..883548d
--- /dev/null
+++ b/target/linux/generic/patches-4.3/810-pci_disable_common_quirks.patch
@@ -0,0 +1,51 @@
+--- a/drivers/pci/Kconfig
++++ b/drivers/pci/Kconfig
+@@ -68,6 +68,12 @@ config XEN_PCIDEV_FRONTEND
+           The PCI device frontend driver allows the kernel to import arbitrary
+           PCI devices from a PCI backend to support PCI driver domains.
+ 
++config PCI_DISABLE_COMMON_QUIRKS
++	bool "PCI disable common quirks"
++	depends on PCI
++	help
++	  If you don't know what to do here, say N.
++
+ config HT_IRQ
+ 	bool "Interrupts on hypertransport devices"
+ 	default y
+--- a/drivers/pci/quirks.c
++++ b/drivers/pci/quirks.c
+@@ -41,6 +41,7 @@ static void quirk_mmio_always_on(struct
+ DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_ANY_ID, PCI_ANY_ID,
+ 				PCI_CLASS_BRIDGE_HOST, 8, quirk_mmio_always_on);
+ 
++#ifndef CONFIG_PCI_DISABLE_COMMON_QUIRKS
+ /* The Mellanox Tavor device gives false positive parity errors
+  * Mark this device with a broken_parity_status, to allow
+  * PCI scanning code to "skip" this now blacklisted device.
+@@ -2962,6 +2963,7 @@ DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_I
+ DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, 0x65f9, quirk_intel_mc_errata);
+ DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, 0x65fa, quirk_intel_mc_errata);
+ 
++#endif /* !CONFIG_PCI_DISABLE_COMMON_QUIRKS */
+ 
+ /*
+  * Ivytown NTB BAR sizes are misreported by the hardware due to an erratum.  To
+@@ -3018,6 +3020,8 @@ static void fixup_debug_report(struct pc
+ 	}
+ }
+ 
++#ifndef CONFIG_PCI_DISABLE_COMMON_QUIRKS
++
+ /*
+  * Some BIOS implementations leave the Intel GPU interrupts enabled,
+  * even though no one is handling them (f.e. i915 driver is never loaded).
+@@ -3052,6 +3056,8 @@ DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_IN
+ DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x010a, disable_igfx_irq);
+ DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, 0x0152, disable_igfx_irq);
+ 
++#endif /* !CONFIG_PCI_DISABLE_COMMON_QUIRKS */
++
+ /*
+  * PCI devices which are on Intel chips can skip the 10ms delay
+  * before entering D3 mode.
diff --git a/target/linux/generic/patches-4.3/811-pci_disable_usb_common_quirks.patch b/target/linux/generic/patches-4.3/811-pci_disable_usb_common_quirks.patch
new file mode 100644
index 0000000..6de4f6b
--- /dev/null
+++ b/target/linux/generic/patches-4.3/811-pci_disable_usb_common_quirks.patch
@@ -0,0 +1,101 @@
+
+--- a/drivers/usb/host/pci-quirks.c
++++ b/drivers/usb/host/pci-quirks.c
+@@ -97,6 +97,8 @@ struct amd_chipset_type {
+ 	u8 rev;
+ };
+ 
++#ifndef CONFIG_PCI_DISABLE_COMMON_QUIRKS
++
+ static struct amd_chipset_info {
+ 	struct pci_dev	*nb_dev;
+ 	struct pci_dev	*smbus_dev;
+@@ -450,6 +452,10 @@ void usb_amd_dev_put(void)
+ }
+ EXPORT_SYMBOL_GPL(usb_amd_dev_put);
+ 
++#endif /* CONFIG_PCI_DISABLE_COMMON_QUIRKS */
++
++#if IS_ENABLED(CONFIG_USB_UHCI_HCD)
++
+ /*
+  * Make sure the controller is completely inactive, unable to
+  * generate interrupts or do DMA.
+@@ -529,8 +535,17 @@ reset_needed:
+ 	uhci_reset_hc(pdev, base);
+ 	return 1;
+ }
++#else
++int uhci_check_and_reset_hc(struct pci_dev *pdev, unsigned long base)
++{
++	return 0;
++}
++
++#endif
+ EXPORT_SYMBOL_GPL(uhci_check_and_reset_hc);
+ 
++#ifndef CONFIG_PCI_DISABLE_COMMON_QUIRKS
++
+ static inline int io_type_enabled(struct pci_dev *pdev, unsigned int mask)
+ {
+ 	u16 cmd;
+@@ -1095,3 +1110,4 @@ static void quirk_usb_early_handoff(stru
+ }
+ DECLARE_PCI_FIXUP_CLASS_FINAL(PCI_ANY_ID, PCI_ANY_ID,
+ 			PCI_CLASS_SERIAL_USB, 8, quirk_usb_early_handoff);
++#endif
+--- a/drivers/usb/host/pci-quirks.h
++++ b/drivers/usb/host/pci-quirks.h
+@@ -4,6 +4,9 @@
+ #ifdef CONFIG_PCI
+ void uhci_reset_hc(struct pci_dev *pdev, unsigned long base);
+ int uhci_check_and_reset_hc(struct pci_dev *pdev, unsigned long base);
++#endif  /* CONFIG_PCI */
++
++#if defined(CONFIG_PCI) && !defined(CONFIG_PCI_DISABLE_COMMON_QUIRKS)
+ int usb_amd_find_chipset_info(void);
+ int usb_hcd_amd_remote_wakeup_quirk(struct pci_dev *pdev);
+ bool usb_amd_hang_symptom_quirk(void);
+@@ -16,11 +19,24 @@ void usb_disable_xhci_ports(struct pci_d
+ void sb800_prefetch(struct device *dev, int on);
+ #else
+ struct pci_dev;
++static inline int usb_amd_find_chipset_info(void)
++{
++	return 0;
++}
++static inline bool usb_amd_hang_symptom_quirk(void)
++{
++	return false;
++}
++static inline bool usb_amd_prefetch_quirk(void)
++{
++	return false;
++}
+ static inline void usb_amd_quirk_pll_disable(void) {}
+ static inline void usb_amd_quirk_pll_enable(void) {}
+ static inline void usb_amd_dev_put(void) {}
+ static inline void usb_disable_xhci_ports(struct pci_dev *xhci_pdev) {}
+ static inline void sb800_prefetch(struct device *dev, int on) {}
+-#endif  /* CONFIG_PCI */
++static inline void usb_enable_intel_xhci_ports(struct pci_dev *xhci_pdev) {}
++#endif
+ 
+ #endif  /*  __LINUX_USB_PCI_QUIRKS_H  */
+--- a/include/linux/usb/hcd.h
++++ b/include/linux/usb/hcd.h
+@@ -447,7 +447,14 @@ extern int usb_hcd_pci_probe(struct pci_
+ extern void usb_hcd_pci_remove(struct pci_dev *dev);
+ extern void usb_hcd_pci_shutdown(struct pci_dev *dev);
+ 
++#ifndef CONFIG_PCI_DISABLE_COMMON_QUIRKS
+ extern int usb_hcd_amd_remote_wakeup_quirk(struct pci_dev *dev);
++#else
++static inline int usb_hcd_amd_remote_wakeup_quirk(struct pci_dev *dev)
++{
++	return 0;
++}
++#endif
+ 
+ #ifdef CONFIG_PM
+ extern const struct dev_pm_ops usb_hcd_pci_pm_ops;
diff --git a/target/linux/generic/patches-4.3/820-usb_add_usb_find_device_by_name.patch b/target/linux/generic/patches-4.3/820-usb_add_usb_find_device_by_name.patch
new file mode 100644
index 0000000..906f0e2
--- /dev/null
+++ b/target/linux/generic/patches-4.3/820-usb_add_usb_find_device_by_name.patch
@@ -0,0 +1,84 @@
+--- a/drivers/usb/core/usb.c
++++ b/drivers/usb/core/usb.c
+@@ -704,6 +704,71 @@ int __usb_get_extra_descriptor(char *buf
+ }
+ EXPORT_SYMBOL_GPL(__usb_get_extra_descriptor);
+ 
++static struct usb_device *match_device_name(struct usb_device *dev,
++					    const char *name)
++{
++	struct usb_device *ret_dev = NULL;
++	struct usb_device *childdev = NULL;
++	int child;
++
++	dev_dbg(&dev->dev, "check for name %s ...\n", name);
++
++	/* see if this device matches */
++	if (strcmp(dev_name(&dev->dev), name) == 0 ) {
++		dev_dbg(&dev->dev, "matched this device!\n");
++		ret_dev = usb_get_dev(dev);
++		goto exit;
++	}
++	/* look through all of the children of this device */
++	usb_hub_for_each_child(dev, child, childdev) {
++		if (childdev) {
++			usb_lock_device(childdev);
++			ret_dev = match_device_name(childdev, name);
++			usb_unlock_device(childdev);
++			if (ret_dev)
++				goto exit;
++		}
++	}
++exit:
++	return ret_dev;
++}
++
++/**
++ * usb_find_device_by_name - find a specific usb device in the system
++ * @name: the name of the device to find
++ *
++ * Returns a pointer to a struct usb_device if such a specified usb
++ * device is present in the system currently.  The usage count of the
++ * device will be incremented if a device is found.  Make sure to call
++ * usb_put_dev() when the caller is finished with the device.
++ *
++ * If a device with the specified bus id is not found, NULL is returned.
++ */
++struct usb_device *usb_find_device_by_name(const char *name)
++{
++	struct list_head *buslist;
++	struct usb_bus *bus;
++	struct usb_device *dev = NULL;
++
++	mutex_lock(&usb_bus_list_lock);
++	for (buslist = usb_bus_list.next;
++	     buslist != &usb_bus_list;
++	     buslist = buslist->next) {
++		bus = container_of(buslist, struct usb_bus, bus_list);
++		if (!bus->root_hub)
++			continue;
++		usb_lock_device(bus->root_hub);
++		dev = match_device_name(bus->root_hub, name);
++		usb_unlock_device(bus->root_hub);
++		if (dev)
++			goto exit;
++	}
++exit:
++	mutex_unlock(&usb_bus_list_lock);
++	return dev;
++}
++EXPORT_SYMBOL_GPL(usb_find_device_by_name);
++
+ /**
+  * usb_alloc_coherent - allocate dma-consistent buffer for URB_NO_xxx_DMA_MAP
+  * @dev: device the buffer will be used with
+--- a/include/linux/usb.h
++++ b/include/linux/usb.h
+@@ -721,6 +721,7 @@ static inline bool usb_device_no_sg_cons
+ 	return udev && udev->bus && udev->bus->no_sg_constraint;
+ }
+ 
++extern struct usb_device *usb_find_device_by_name(const char *name);
+ 
+ /*-------------------------------------------------------------------------*/
+ 
diff --git a/target/linux/generic/patches-4.3/830-ledtrig_morse.patch b/target/linux/generic/patches-4.3/830-ledtrig_morse.patch
new file mode 100644
index 0000000..87619d4
--- /dev/null
+++ b/target/linux/generic/patches-4.3/830-ledtrig_morse.patch
@@ -0,0 +1,28 @@
+--- a/drivers/leds/trigger/Kconfig
++++ b/drivers/leds/trigger/Kconfig
+@@ -108,4 +108,8 @@ config LEDS_TRIGGER_CAMERA
+ 	  This enables direct flash/torch on/off by the driver, kernel space.
+ 	  If unsure, say Y.
+ 
++config LEDS_TRIGGER_MORSE
++	tristate "LED Morse Trigger"
++	depends on LEDS_TRIGGERS
++
+ endif # LEDS_TRIGGERS
+--- a/drivers/leds/Makefile
++++ b/drivers/leds/Makefile
+@@ -71,3 +71,4 @@ obj-$(CONFIG_LEDS_DAC124S085)		+= leds-d
+ 
+ # LED Triggers
+ obj-$(CONFIG_LEDS_TRIGGERS)		+= trigger/
++obj-$(CONFIG_LEDS_TRIGGER_MORSE)	+= ledtrig-morse.o
+--- a/drivers/leds/ledtrig-morse.c
++++ b/drivers/leds/ledtrig-morse.c
+@@ -26,7 +26,6 @@
+ #include <linux/list.h>
+ #include <linux/spinlock.h>
+ #include <linux/device.h>
+-#include <linux/sysdev.h>
+ #include <linux/timer.h>
+ #include <linux/ctype.h>
+ #include <linux/leds.h>
diff --git a/target/linux/generic/patches-4.3/831-ledtrig_netdev.patch b/target/linux/generic/patches-4.3/831-ledtrig_netdev.patch
new file mode 100644
index 0000000..e3bb556
--- /dev/null
+++ b/target/linux/generic/patches-4.3/831-ledtrig_netdev.patch
@@ -0,0 +1,60 @@
+--- a/drivers/leds/trigger/Kconfig
++++ b/drivers/leds/trigger/Kconfig
+@@ -112,4 +112,11 @@ config LEDS_TRIGGER_MORSE
+ 	tristate "LED Morse Trigger"
+ 	depends on LEDS_TRIGGERS
+ 
++config LEDS_TRIGGER_NETDEV
++	tristate "LED Netdev Trigger"
++	depends on NET && LEDS_TRIGGERS
++	help
++	  This allows LEDs to be controlled by network device activity.
++	  If unsure, say Y.
++
+ endif # LEDS_TRIGGERS
+--- a/drivers/leds/Makefile
++++ b/drivers/leds/Makefile
+@@ -72,3 +72,4 @@ obj-$(CONFIG_LEDS_DAC124S085)		+= leds-d
+ # LED Triggers
+ obj-$(CONFIG_LEDS_TRIGGERS)		+= trigger/
+ obj-$(CONFIG_LEDS_TRIGGER_MORSE)	+= ledtrig-morse.o
++obj-$(CONFIG_LEDS_TRIGGER_NETDEV)	+= ledtrig-netdev.o
+--- a/drivers/leds/ledtrig-netdev.c
++++ b/drivers/leds/ledtrig-netdev.c
+@@ -22,7 +22,6 @@
+ #include <linux/list.h>
+ #include <linux/spinlock.h>
+ #include <linux/device.h>
+-#include <linux/sysdev.h>
+ #include <linux/netdevice.h>
+ #include <linux/timer.h>
+ #include <linux/ctype.h>
+@@ -254,7 +253,7 @@ static int netdev_trig_notify(struct not
+ 			      unsigned long evt,
+ 			      void *dv)
+ {
+-	struct net_device *dev = dv;
++	struct net_device *dev = netdev_notifier_info_to_dev((struct netdev_notifier_info *) dv);
+ 	struct led_netdev_data *trigger_data = container_of(nb, struct led_netdev_data, notifier);
+ 
+ 	if (evt != NETDEV_UP && evt != NETDEV_DOWN && evt != NETDEV_CHANGE && evt != NETDEV_REGISTER && evt != NETDEV_UNREGISTER)
+@@ -294,8 +293,9 @@ done:
+ static void netdev_trig_timer(unsigned long arg)
+ {
+ 	struct led_netdev_data *trigger_data = (struct led_netdev_data *)arg;
+-	const struct net_device_stats *dev_stats;
++	struct rtnl_link_stats64 *dev_stats;
+ 	unsigned new_activity;
++	struct rtnl_link_stats64 temp;
+ 
+ 	write_lock(&trigger_data->lock);
+ 
+@@ -305,7 +305,7 @@ static void netdev_trig_timer(unsigned l
+ 		goto no_restart;
+ 	}
+ 
+-	dev_stats = dev_get_stats(trigger_data->net_dev);
++	dev_stats = dev_get_stats(trigger_data->net_dev, &temp);
+ 	new_activity =
+ 		((trigger_data->mode & MODE_TX) ? dev_stats->tx_packets : 0) +
+ 		((trigger_data->mode & MODE_RX) ? dev_stats->rx_packets : 0);
diff --git a/target/linux/generic/patches-4.3/832-ledtrig_usbdev.patch b/target/linux/generic/patches-4.3/832-ledtrig_usbdev.patch
new file mode 100644
index 0000000..9c69fe5
--- /dev/null
+++ b/target/linux/generic/patches-4.3/832-ledtrig_usbdev.patch
@@ -0,0 +1,31 @@
+--- a/drivers/leds/trigger/Kconfig
++++ b/drivers/leds/trigger/Kconfig
+@@ -119,4 +119,11 @@ config LEDS_TRIGGER_NETDEV
+ 	  This allows LEDs to be controlled by network device activity.
+ 	  If unsure, say Y.
+ 
++config LEDS_TRIGGER_USBDEV
++	tristate "LED USB device Trigger"
++	depends on USB && LEDS_TRIGGERS
++	help
++	  This allows LEDs to be controlled by the presence/activity of
++	  an USB device. If unsure, say N.
++
+ endif # LEDS_TRIGGERS
+--- a/drivers/leds/Makefile
++++ b/drivers/leds/Makefile
+@@ -73,3 +73,4 @@ obj-$(CONFIG_LEDS_DAC124S085)		+= leds-d
+ obj-$(CONFIG_LEDS_TRIGGERS)		+= trigger/
+ obj-$(CONFIG_LEDS_TRIGGER_MORSE)	+= ledtrig-morse.o
+ obj-$(CONFIG_LEDS_TRIGGER_NETDEV)	+= ledtrig-netdev.o
++obj-$(CONFIG_LEDS_TRIGGER_USBDEV)	+= ledtrig-usbdev.o
+--- a/drivers/leds/ledtrig-usbdev.c
++++ b/drivers/leds/ledtrig-usbdev.c
+@@ -24,7 +24,6 @@
+ #include <linux/list.h>
+ #include <linux/spinlock.h>
+ #include <linux/device.h>
+-#include <linux/sysdev.h>
+ #include <linux/timer.h>
+ #include <linux/ctype.h>
+ #include <linux/slab.h>
diff --git a/target/linux/generic/patches-4.3/834-ledtrig-libata.patch b/target/linux/generic/patches-4.3/834-ledtrig-libata.patch
new file mode 100644
index 0000000..2144651
--- /dev/null
+++ b/target/linux/generic/patches-4.3/834-ledtrig-libata.patch
@@ -0,0 +1,153 @@
+From 52cfd51cdf6a6e14d4fb270c6343abac3bac00f4 Mon Sep 17 00:00:00 2001
+From: Daniel Golle <daniel@makrotopia.org>
+Date: Fri, 12 Dec 2014 13:38:33 +0100
+Subject: [PATCH] libata: add ledtrig support
+To: linux-ide@vger.kernel.org,
+    Tejun Heo <tj@kernel.org>
+
+This adds a LED trigger for each ATA port indicating disk activity.
+
+As this is needed only on specific platforms (NAS SoCs and such),
+these platforms should define ARCH_WANTS_LIBATA_LEDS if there
+are boards with LED(s) intended to indicate ATA disk activity and
+need the OS to take care of that.
+In that way, if not selected, LED trigger support not will be
+included in libata-core and both, codepaths and structures remain
+untouched.
+
+Signed-off-by: Daniel Golle <daniel@makrotopia.org>
+---
+ drivers/ata/Kconfig       | 16 ++++++++++++++++
+ drivers/ata/libata-core.c | 41 +++++++++++++++++++++++++++++++++++++++++
+ include/linux/libata.h    |  9 +++++++++
+ 3 files changed, 66 insertions(+)
+
+--- a/drivers/ata/Kconfig
++++ b/drivers/ata/Kconfig
+@@ -46,6 +46,22 @@ config ATA_VERBOSE_ERROR
+ 
+ 	  If unsure, say Y.
+ 
++config ARCH_WANT_LIBATA_LEDS
++	bool
++
++config ATA_LEDS
++	bool "support ATA port LED triggers"
++	depends on ARCH_WANT_LIBATA_LEDS
++	select NEW_LEDS
++	select LEDS_CLASS
++	select LEDS_TRIGGERS
++	default y
++	help
++	  This option adds a LED trigger for each registered ATA port.
++	  It is used to drive disk activity leds connected via GPIO.
++
++	  If unsure, say N.
++
+ config ATA_ACPI
+ 	bool "ATA ACPI Support"
+ 	depends on ACPI
+--- a/drivers/ata/libata-core.c
++++ b/drivers/ata/libata-core.c
+@@ -728,6 +728,19 @@ u64 ata_tf_read_block(struct ata_taskfil
+ 	return block;
+ }
+ 
++#ifdef CONFIG_ATA_LEDS
++#define LIBATA_BLINK_DELAY 20 /* ms */
++static inline void ata_led_act(struct ata_port *ap)
++{
++	unsigned long led_delay = LIBATA_BLINK_DELAY;
++
++	if (unlikely(!ap->ledtrig))
++		return;
++
++	led_trigger_blink_oneshot(ap->ledtrig, &led_delay, &led_delay, 0);
++}
++#endif
++
+ /**
+  *	ata_build_rw_tf - Build ATA taskfile for given read/write request
+  *	@tf: Target ATA taskfile
+@@ -4774,6 +4787,9 @@ struct ata_queued_cmd *ata_qc_new_init(s
+ 		if (tag < 0)
+ 			return NULL;
+ 	}
++#ifdef CONFIG_ATA_LEDS
++	ata_led_act(ap);
++#endif
+ 
+ 	qc = __ata_qc_from_tag(ap, tag);
+ 	qc->tag = tag;
+@@ -5671,6 +5687,9 @@ struct ata_port *ata_port_alloc(struct a
+ 	ap->stats.unhandled_irq = 1;
+ 	ap->stats.idle_irq = 1;
+ #endif
++#ifdef CONFIG_ATA_LEDS
++	ap->ledtrig = kzalloc(sizeof(struct led_trigger), GFP_KERNEL);
++#endif
+ 	ata_sff_port_init(ap);
+ 
+ 	return ap;
+@@ -5692,6 +5711,12 @@ static void ata_host_release(struct devi
+ 
+ 		kfree(ap->pmp_link);
+ 		kfree(ap->slave_link);
++#ifdef CONFIG_ATA_LEDS
++		if (ap->ledtrig) {
++			led_trigger_unregister(ap->ledtrig);
++			kfree(ap->ledtrig);
++		};
++#endif
+ 		kfree(ap);
+ 		host->ports[i] = NULL;
+ 	}
+@@ -6138,7 +6163,23 @@ int ata_host_register(struct ata_host *h
+ 		host->ports[i]->print_id = atomic_inc_return(&ata_print_id);
+ 		host->ports[i]->local_port_no = i + 1;
+ 	}
++#ifdef CONFIG_ATA_LEDS
++	for (i = 0; i < host->n_ports; i++) {
++		if (unlikely(!host->ports[i]->ledtrig))
++			continue;
+ 
++		snprintf(host->ports[i]->ledtrig_name,
++			sizeof(host->ports[i]->ledtrig_name), "ata%u",
++			host->ports[i]->print_id);
++
++		host->ports[i]->ledtrig->name = host->ports[i]->ledtrig_name;
++
++		if (led_trigger_register(host->ports[i]->ledtrig)) {
++			kfree(host->ports[i]->ledtrig);
++			host->ports[i]->ledtrig = NULL;
++		}
++	}
++#endif
+ 	/* Create associated sysfs transport objects  */
+ 	for (i = 0; i < host->n_ports; i++) {
+ 		rc = ata_tport_add(host->dev,host->ports[i]);
+--- a/include/linux/libata.h
++++ b/include/linux/libata.h
+@@ -38,6 +38,9 @@
+ #include <linux/acpi.h>
+ #include <linux/cdrom.h>
+ #include <linux/sched.h>
++#ifdef CONFIG_ATA_LEDS
++#include <linux/leds.h>
++#endif
+ 
+ /*
+  * Define if arch has non-standard setup.  This is a _PCI_ standard
+@@ -875,6 +878,12 @@ struct ata_port {
+ #ifdef CONFIG_ATA_ACPI
+ 	struct ata_acpi_gtm	__acpi_init_gtm; /* use ata_acpi_init_gtm() */
+ #endif
++
++#ifdef CONFIG_ATA_LEDS
++	struct led_trigger	*ledtrig;
++	char			ledtrig_name[8];
++#endif
++
+ 	/* owned by EH */
+ 	u8			sector_buf[ATA_SECT_SIZE] ____cacheline_aligned;
+ };
diff --git a/target/linux/generic/patches-4.3/840-rtc7301.patch b/target/linux/generic/patches-4.3/840-rtc7301.patch
new file mode 100644
index 0000000..d329e92
--- /dev/null
+++ b/target/linux/generic/patches-4.3/840-rtc7301.patch
@@ -0,0 +1,250 @@
+--- a/drivers/rtc/Kconfig
++++ b/drivers/rtc/Kconfig
+@@ -1123,6 +1123,15 @@ config RTC_DRV_ZYNQMP
+ 	  If you say yes here you get support for the RTC controller found on
+ 	  Xilinx Zynq Ultrascale+ MPSoC.
+ 
++config RTC_DRV_RTC7301
++	tristate "Epson RTC-7301 SF/DG"
++	help
++	  If you say Y here you will get support for the
++	  Epson RTC-7301 SF/DG RTC chips.
++
++	  This driver can also be built as a module. If so, the module
++	  will be called rtc-7301.
++
+ comment "on-CPU RTC drivers"
+ 
+ config RTC_DRV_DAVINCI
+--- a/drivers/rtc/Makefile
++++ b/drivers/rtc/Makefile
+@@ -125,6 +125,7 @@ obj-$(CONFIG_RTC_DRV_RP5C01)	+= rtc-rp5c
+ obj-$(CONFIG_RTC_DRV_RS5C313)	+= rtc-rs5c313.o
+ obj-$(CONFIG_RTC_DRV_RS5C348)	+= rtc-rs5c348.o
+ obj-$(CONFIG_RTC_DRV_RS5C372)	+= rtc-rs5c372.o
++obj-$(CONFIG_RTC_DRV_RTC7301)	+= rtc-rtc7301.o
+ obj-$(CONFIG_RTC_DRV_RV3029C2)	+= rtc-rv3029c2.o
+ obj-$(CONFIG_RTC_DRV_RX4581)	+= rtc-rx4581.o
+ obj-$(CONFIG_RTC_DRV_RX8025)	+= rtc-rx8025.o
+--- /dev/null
++++ b/drivers/rtc/rtc-rtc7301.c
+@@ -0,0 +1,219 @@
++/*
++ * Driver for Epson RTC-7301SF/DG
++ *
++ * Copyright (C) 2009 Jose Vasconcellos
++ *
++ * This program is free software; you can redistribute it and/or modify
++ * it under the terms of the GNU General Public License version 2 as
++ * published by the Free Software Foundation.
++ */
++
++#include <linux/module.h>
++#include <linux/rtc.h>
++#include <linux/platform_device.h>
++#include <linux/io.h>
++#include <linux/delay.h>
++#include <linux/bcd.h>
++
++#define RTC_NAME "rtc7301"
++#define RTC_VERSION "0.1"
++
++/* Epson RTC-7301 register addresses */
++#define RTC7301_SEC		0x00
++#define RTC7301_SEC10		0x01
++#define RTC7301_MIN		0x02
++#define RTC7301_MIN10		0x03
++#define RTC7301_HOUR		0x04
++#define RTC7301_HOUR10		0x05
++#define RTC7301_WEEKDAY		0x06
++#define RTC7301_DAY		0x07
++#define RTC7301_DAY10		0x08
++#define RTC7301_MON		0x09
++#define RTC7301_MON10		0x0A
++#define RTC7301_YEAR		0x0B
++#define RTC7301_YEAR10		0x0C
++#define RTC7301_YEAR100		0x0D
++#define RTC7301_YEAR1000	0x0E
++#define RTC7301_CTRLREG		0x0F
++
++static uint8_t __iomem *rtc7301_base;
++
++#define read_reg(offset) (readb(rtc7301_base + offset) & 0xf)
++#define write_reg(offset, data) writeb(data, rtc7301_base + (offset))
++
++#define rtc7301_isbusy() (read_reg(RTC7301_CTRLREG) & 1)
++
++static void rtc7301_init_settings(void)
++{
++	int i;
++
++	write_reg(RTC7301_CTRLREG, 2);
++	write_reg(RTC7301_YEAR1000, 2);
++	udelay(122);
++
++	/* bank 1 */
++	write_reg(RTC7301_CTRLREG, 6);
++	for (i=0; i<15; i++)
++		write_reg(i, 0);
++
++	/* bank 2 */
++	write_reg(RTC7301_CTRLREG, 14);
++	for (i=0; i<15; i++)
++		write_reg(i, 0);
++	write_reg(RTC7301_CTRLREG, 0);
++}
++
++static int rtc7301_get_datetime(struct device *dev, struct rtc_time *dt)
++{
++	int cnt;
++	uint8_t buf[16];
++
++	cnt = 0;
++	while (rtc7301_isbusy()) {
++		udelay(244);
++		if (cnt++ > 100) {
++			dev_err(dev, "%s: timeout error %x\n", __func__, rtc7301_base[RTC7301_CTRLREG]);
++			return -EIO;
++		}
++	}
++
++	for (cnt=0; cnt<16; cnt++)
++		buf[cnt] = read_reg(cnt);
++
++	if (buf[RTC7301_SEC10] & 8) {
++		dev_err(dev, "%s: RTC not set\n", __func__);
++		return -EINVAL;
++	}
++
++	memset(dt, 0, sizeof(*dt));
++
++	dt->tm_sec =  buf[RTC7301_SEC] + buf[RTC7301_SEC10]*10;
++	dt->tm_min =  buf[RTC7301_MIN] + buf[RTC7301_MIN10]*10;
++	dt->tm_hour = buf[RTC7301_HOUR] + buf[RTC7301_HOUR10]*10;
++
++	dt->tm_mday = buf[RTC7301_DAY] + buf[RTC7301_DAY10]*10;
++	dt->tm_mon =  buf[RTC7301_MON] + buf[RTC7301_MON10]*10 - 1;
++	dt->tm_year = buf[RTC7301_YEAR] + buf[RTC7301_YEAR10]*10 +
++		      buf[RTC7301_YEAR100]*100 +
++		      ((buf[RTC7301_YEAR1000] & 3)*1000) - 1900;
++
++	/* the rtc device may contain illegal values on power up
++	 * according to the data sheet. make sure they are valid.
++	 */
++
++	return rtc_valid_tm(dt);
++}
++
++static int rtc7301_set_datetime(struct device *dev, struct rtc_time *dt)
++{
++	int data;
++
++	data = dt->tm_year + 1900;
++	if (data >= 2100 || data < 1900)
++		return -EINVAL;
++
++	write_reg(RTC7301_CTRLREG, 2);
++       	udelay(122);
++
++	data = bin2bcd(dt->tm_sec);
++	write_reg(RTC7301_SEC, data);
++	write_reg(RTC7301_SEC10, (data >> 4));
++
++	data = bin2bcd(dt->tm_min);
++	write_reg(RTC7301_MIN, data );
++	write_reg(RTC7301_MIN10, (data >> 4));
++
++	data = bin2bcd(dt->tm_hour);
++	write_reg(RTC7301_HOUR, data);
++	write_reg(RTC7301_HOUR10, (data >> 4));
++
++	data = bin2bcd(dt->tm_mday);
++	write_reg(RTC7301_DAY, data);
++	write_reg(RTC7301_DAY10, (data>> 4));
++
++	data = bin2bcd(dt->tm_mon + 1);
++	write_reg(RTC7301_MON, data);
++	write_reg(RTC7301_MON10, (data >> 4));
++
++	data = bin2bcd(dt->tm_year % 100);
++	write_reg(RTC7301_YEAR, data);
++	write_reg(RTC7301_YEAR10, (data >> 4));
++	data = bin2bcd((1900 + dt->tm_year) / 100);
++	write_reg(RTC7301_YEAR100, data);
++
++	data = bin2bcd(dt->tm_wday);
++	write_reg(RTC7301_WEEKDAY, data);
++
++	write_reg(RTC7301_CTRLREG, 0);
++
++	return 0;
++}
++
++static const struct rtc_class_ops rtc7301_rtc_ops = {
++	.read_time	= rtc7301_get_datetime,
++	.set_time	= rtc7301_set_datetime,
++};
++
++static int rtc7301_probe(struct platform_device *pdev)
++{
++	struct rtc_device *rtc;
++	struct resource *res;
++
++	res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
++	if (!res)
++		return -ENOENT;
++
++	rtc7301_base = ioremap_nocache(res->start, 0x1000 /*res->end - res->start + 1*/);
++	if (!rtc7301_base)
++		return -EINVAL;
++
++	rtc = rtc_device_register(RTC_NAME, &pdev->dev,
++				&rtc7301_rtc_ops, THIS_MODULE);
++	if (IS_ERR(rtc)) {
++		iounmap(rtc7301_base);
++		return PTR_ERR(rtc);
++	}
++
++	platform_set_drvdata(pdev, rtc);
++
++	rtc7301_init_settings();
++	return 0;
++}
++
++static int rtc7301_remove(struct platform_device *pdev)
++{
++	struct rtc_device *rtc = platform_get_drvdata(pdev);
++
++	if (rtc)
++		rtc_device_unregister(rtc);
++	if (rtc7301_base)
++		iounmap(rtc7301_base);
++	return 0;
++}
++
++static struct platform_driver rtc7301_driver = {
++	.driver = {
++		.name	= RTC_NAME,
++		.owner	= THIS_MODULE,
++	},
++	.probe	= rtc7301_probe,
++	.remove = rtc7301_remove,
++};
++
++static __init int rtc7301_init(void)
++{
++	return platform_driver_register(&rtc7301_driver);
++}
++module_init(rtc7301_init);
++
++static __exit void rtc7301_exit(void)
++{
++	platform_driver_unregister(&rtc7301_driver);
++}
++module_exit(rtc7301_exit);
++
++MODULE_DESCRIPTION("Epson 7301 RTC driver");
++MODULE_AUTHOR("Jose Vasconcellos <jvasco@verizon.net>");
++MODULE_LICENSE("GPL");
++MODULE_ALIAS("platform:" RTC_NAME);
++MODULE_VERSION(RTC_VERSION);
diff --git a/target/linux/generic/patches-4.3/841-rtc_pt7c4338.patch b/target/linux/generic/patches-4.3/841-rtc_pt7c4338.patch
new file mode 100644
index 0000000..7c8e0d0
--- /dev/null
+++ b/target/linux/generic/patches-4.3/841-rtc_pt7c4338.patch
@@ -0,0 +1,247 @@
+--- a/drivers/rtc/Kconfig
++++ b/drivers/rtc/Kconfig
+@@ -603,6 +603,15 @@ config RTC_DRV_S5M
+ 	  This driver can also be built as a module. If so, the module
+ 	  will be called rtc-s5m.
+ 
++config RTC_DRV_PT7C4338
++	tristate "Pericom Technology Inc. PT7C4338 RTC"
++	help
++	  If you say yes here you get support for the Pericom Technology
++	  Inc. PT7C4338 RTC chip.
++
++	  This driver can also be built as a module. If so, the module
++	  will be called rtc-pt7c4338.
++
+ endif # I2C
+ 
+ comment "SPI RTC drivers"
+--- a/drivers/rtc/Makefile
++++ b/drivers/rtc/Makefile
+@@ -116,6 +116,7 @@ obj-$(CONFIG_RTC_DRV_PL030)	+= rtc-pl030
+ obj-$(CONFIG_RTC_DRV_PL031)	+= rtc-pl031.o
+ obj-$(CONFIG_RTC_DRV_PM8XXX)	+= rtc-pm8xxx.o
+ obj-$(CONFIG_RTC_DRV_PS3)	+= rtc-ps3.o
++obj-$(CONFIG_RTC_DRV_PT7C4338)	+= rtc-pt7c4338.o
+ obj-$(CONFIG_RTC_DRV_PUV3)	+= rtc-puv3.o
+ obj-$(CONFIG_RTC_DRV_PXA)	+= rtc-pxa.o
+ obj-$(CONFIG_RTC_DRV_R9701)	+= rtc-r9701.o
+--- /dev/null
++++ b/drivers/rtc/rtc-pt7c4338.c
+@@ -0,0 +1,216 @@
++/*
++ * Copyright 2010 Freescale Semiconductor, Inc.
++ *
++ * Author:	Priyanka Jain <Priyanka.Jain@freescale.com>
++ *
++ * See file CREDITS for list of people who contributed to this
++ * project.
++ *
++ * This program is free software; you can redistribute it and/or
++ * modify it under the terms of the GNU General Public License as
++ * published by the Free Software Foundation; either version 2 of
++ * the License, or (at your option) any later version.
++ *
++ * This program is distributed in the hope that it will be useful,
++ * but WITHOUT ANY WARRANTY; without even the implied warranty of
++ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.See the
++ * GNU General Public License for more details.
++ *
++ * You should have received a copy of the GNU General Public License
++ * along with this program; if not, write to the Free Software
++ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
++ * MA 02111-1307 USA
++ */
++
++/*
++ * This file provides Date & Time support (no alarms) for PT7C4338 chip.
++ *
++ * This file is based on drivers/rtc/rtc-ds1307.c
++ *
++ * PT7C4338 chip is manufactured by Pericom Technology Inc.
++ * It is a serial real-time clock which provides
++ * 1)Low-power clock/calendar.
++ * 2)Programmable square-wave output.
++ * It has 56 bytes of nonvolatile RAM.
++ */
++
++#include <linux/kernel.h>
++#include <linux/module.h>
++#include <linux/slab.h>
++#include <linux/i2c.h>
++#include <linux/rtc.h>
++#include <linux/bcd.h>
++
++/* RTC register addresses */
++#define PT7C4338_REG_SECONDS          0x00
++#define PT7C4338_REG_MINUTES          0x01
++#define PT7C4338_REG_HOURS            0x02
++#define PT7C4338_REG_AMPM             0x02
++#define PT7C4338_REG_DAY              0x03
++#define PT7C4338_REG_DATE             0x04
++#define PT7C4338_REG_MONTH            0x05
++#define PT7C4338_REG_YEAR             0x06
++#define PT7C4338_REG_CTRL_STAT        0x07
++
++/* RTC second register address bit */
++#define PT7C4338_SEC_BIT_CH           0x80	/*Clock Halt (in Register 0)*/
++
++/* RTC control and status register bits */
++#define PT7C4338_CTRL_STAT_BIT_RS0    0x1	/*Rate select 0*/
++#define PT7C4338_CTRL_STAT_BIT_RS1    0x2	/*Rate select 1*/
++#define PT7C4338_CTRL_STAT_BIT_SQWE   0x10	/*Square Wave Enable*/
++#define PT7C4338_CTRL_STAT_BIT_OSF    0x20	/*Oscillator Stop Flag*/
++#define PT7C4338_CTRL_STAT_BIT_OUT    0x80	/*Output Level Control*/
++
++static const struct i2c_device_id pt7c4338_id[] = {
++	{ "pt7c4338", 0 },
++	{ }
++};
++MODULE_DEVICE_TABLE(i2c, pt7c4338_id);
++
++struct pt7c4338{
++	struct i2c_client *client;
++	struct rtc_device *rtc;
++};
++
++static int pt7c4338_read_time(struct device *dev, struct rtc_time *time)
++{
++	struct i2c_client *client = to_i2c_client(dev);
++	int ret;
++	u8 buf[7];
++	u8 year, month, day, hour, minute, second;
++	u8 week, twelve_hr, am_pm;
++
++	ret = i2c_smbus_read_i2c_block_data(client,
++			PT7C4338_REG_SECONDS, 7, buf);
++	if (ret < 0)
++		return ret;
++	if (ret < 7)
++		return -EIO;
++
++	second = buf[0];
++	minute = buf[1];
++	hour = buf[2];
++	week = buf[3];
++	day = buf[4];
++	month = buf[5];
++	year = buf[6];
++
++	/* Extract additional information for AM/PM */
++	twelve_hr = hour & 0x40;
++	am_pm = hour & 0x20;
++
++	/* Write to rtc_time structure */
++	time->tm_sec = bcd2bin(second & 0x7f);
++	time->tm_min = bcd2bin(minute & 0x7f);
++	if (twelve_hr) {
++		/* Convert to 24 hr */
++		if (am_pm)
++			time->tm_hour = bcd2bin(hour & 0x10) + 12;
++		else
++			time->tm_hour = bcd2bin(hour & 0xBF);
++	} else {
++		time->tm_hour = bcd2bin(hour);
++	}
++
++	time->tm_wday = bcd2bin(week & 0x07) - 1;
++	time->tm_mday = bcd2bin(day & 0x3f);
++	time->tm_mon = bcd2bin(month & 0x1F) - 1;
++	/* assume 20YY not 19YY */
++	time->tm_year = bcd2bin(year) + 100;
++
++	return 0;
++}
++
++static int pt7c4338_set_time(struct device *dev, struct rtc_time *time)
++{
++	struct i2c_client *client = to_i2c_client(dev);
++	u8 buf[7];
++
++	/* Extract time from rtc_time and load into pt7c4338*/
++	buf[0] = bin2bcd(time->tm_sec);
++	buf[1] = bin2bcd(time->tm_min);
++	buf[2] = bin2bcd(time->tm_hour);
++	buf[3] = bin2bcd(time->tm_wday + 1); /* Day of the week */
++	buf[4] = bin2bcd(time->tm_mday); /* Date */
++	buf[5] = bin2bcd(time->tm_mon + 1);
++
++	/* assume 20YY not 19YY */
++	if (time->tm_year >= 100)
++		buf[6] = bin2bcd(time->tm_year - 100);
++	else
++		buf[6] = bin2bcd(time->tm_year);
++
++	return i2c_smbus_write_i2c_block_data(client,
++					PT7C4338_REG_SECONDS, 7, buf);
++}
++
++static const struct rtc_class_ops pt7c4338_rtc_ops = {
++	.read_time = pt7c4338_read_time,
++	.set_time = pt7c4338_set_time,
++};
++
++static int pt7c4338_probe(struct i2c_client *client,
++		const struct i2c_device_id *id)
++{
++	struct pt7c4338 *pt7c4338;
++	struct i2c_adapter *adapter = to_i2c_adapter(client->dev.parent);
++	int ret;
++
++	pt7c4338 = kzalloc(sizeof(struct pt7c4338), GFP_KERNEL);
++	if (!pt7c4338)
++		return -ENOMEM;
++
++	pt7c4338->client = client;
++	i2c_set_clientdata(client, pt7c4338);
++	pt7c4338->rtc = rtc_device_register(client->name, &client->dev,
++					&pt7c4338_rtc_ops, THIS_MODULE);
++	if (IS_ERR(pt7c4338->rtc)) {
++		ret = PTR_ERR(pt7c4338->rtc);
++		dev_err(&client->dev, "unable to register the class device\n");
++		goto out_free;
++	}
++
++	return 0;
++out_free:
++	i2c_set_clientdata(client, NULL);
++	kfree(pt7c4338);
++	return ret;
++}
++
++static int pt7c4338_remove(struct i2c_client *client)
++{
++	struct pt7c4338 *pt7c4338 = i2c_get_clientdata(client);
++
++	rtc_device_unregister(pt7c4338->rtc);
++	i2c_set_clientdata(client, NULL);
++	kfree(pt7c4338);
++	return 0;
++}
++
++static struct i2c_driver pt7c4338_driver = {
++	.driver = {
++		.name = "rtc-pt7c4338",
++		.owner = THIS_MODULE,
++	},
++	.probe = pt7c4338_probe,
++	.remove = pt7c4338_remove,
++	.id_table = pt7c4338_id,
++};
++
++static int __init pt7c4338_init(void)
++{
++	return i2c_add_driver(&pt7c4338_driver);
++}
++
++static void __exit pt7c4338_exit(void)
++{
++	i2c_del_driver(&pt7c4338_driver);
++}
++
++module_init(pt7c4338_init);
++module_exit(pt7c4338_exit);
++
++MODULE_AUTHOR("Priyanka Jain <Priyanka.Jain@freescale.com>");
++MODULE_DESCRIPTION("pericom Technology Inc. PT7C4338 RTC Driver");
++MODULE_LICENSE("GPL");
diff --git a/target/linux/generic/patches-4.3/861-04_spi_gpio_implement_spi_delay.patch b/target/linux/generic/patches-4.3/861-04_spi_gpio_implement_spi_delay.patch
new file mode 100644
index 0000000..fc1b40c
--- /dev/null
+++ b/target/linux/generic/patches-4.3/861-04_spi_gpio_implement_spi_delay.patch
@@ -0,0 +1,58 @@
+Implement the SPI-GPIO delay function for busses that need speed limitation.
+
+--mb
+
+
+
+--- a/drivers/spi/spi-gpio.c
++++ b/drivers/spi/spi-gpio.c
+@@ -17,6 +17,7 @@
+ #include <linux/module.h>
+ #include <linux/platform_device.h>
+ #include <linux/gpio.h>
++#include <linux/delay.h>
+ #include <linux/of.h>
+ #include <linux/of_device.h>
+ #include <linux/of_gpio.h>
+@@ -69,6 +70,7 @@ struct spi_gpio {
+  *		#define	SPI_MOSI_GPIO	120
+  *		#define	SPI_SCK_GPIO	121
+  *		#define	SPI_N_CHIPSEL	4
++ *		#undef NEED_SPIDELAY
+  *		#include "spi-gpio.c"
+  */
+ 
+@@ -76,6 +78,7 @@ struct spi_gpio {
+ #define DRIVER_NAME	"spi_gpio"
+ 
+ #define GENERIC_BITBANG	/* vs tight inlines */
++#define NEED_SPIDELAY	1
+ 
+ /* all functions referencing these symbols must define pdata */
+ #define SPI_MISO_GPIO	((pdata)->miso)
+@@ -126,12 +129,20 @@ static inline int getmiso(const struct s
+ #undef pdata
+ 
+ /*
+- * NOTE:  this clocks "as fast as we can".  It "should" be a function of the
+- * requested device clock.  Software overhead means we usually have trouble
+- * reaching even one Mbit/sec (except when we can inline bitops), so for now
+- * we'll just assume we never need additional per-bit slowdowns.
++ * NOTE:  to clock "as fast as we can", set spi_device.max_speed_hz
++ * and spi_transfer.speed_hz to 0.
++ * Otherwise this is a function of the requested device clock.
++ * Software overhead means we usually have trouble
++ * reaching even one Mbit/sec (except when we can inline bitops). So on small
++ * embedded devices with fast SPI slaves you usually don't need a delay.
+  */
+-#define spidelay(nsecs)	do {} while (0)
++static inline void spidelay(unsigned nsecs)
++{
++#ifdef NEED_SPIDELAY
++	if (unlikely(nsecs))
++		ndelay(nsecs);
++#endif /* NEED_SPIDELAY */
++}
+ 
+ #include "spi-bitbang-txrx.h"
+ 
diff --git a/target/linux/generic/patches-4.3/862-gpio_spi_driver.patch b/target/linux/generic/patches-4.3/862-gpio_spi_driver.patch
new file mode 100644
index 0000000..1cb1f0a
--- /dev/null
+++ b/target/linux/generic/patches-4.3/862-gpio_spi_driver.patch
@@ -0,0 +1,373 @@
+THIS CODE IS DEPRECATED.
+
+Please use the new mainline SPI-GPIO driver, as of 2.6.29.
+
+--mb
+
+
+
+---
+ drivers/spi/Kconfig              |    9 +
+ drivers/spi/Makefile             |    1 
+ drivers/spi/spi_gpio_old.c       |  251 +++++++++++++++++++++++++++++++++++++++
+ include/linux/spi/spi_gpio_old.h |   73 +++++++++++
+ 4 files changed, 334 insertions(+)
+
+--- /dev/null
++++ b/include/linux/spi/spi_gpio_old.h
+@@ -0,0 +1,73 @@
++/*
++ * spi_gpio interface to platform code
++ *
++ * Copyright (c) 2008 Piotr Skamruk
++ * Copyright (c) 2008 Michael Buesch
++ *
++ * This program is free software; you can redistribute it and/or modify
++ * it under the terms of the GNU General Public License version 2 as
++ * published by the Free Software Foundation.
++ */
++#ifndef _LINUX_SPI_SPI_GPIO
++#define _LINUX_SPI_SPI_GPIO
++
++#include <linux/types.h>
++#include <linux/spi/spi.h>
++
++
++/**
++ * struct spi_gpio_platform_data - Data definitions for a SPI-GPIO device.
++ *
++ * This structure holds information about a GPIO-based SPI device.
++ *
++ * @pin_clk: The GPIO pin number of the CLOCK pin.
++ *
++ * @pin_miso: The GPIO pin number of the MISO pin.
++ *
++ * @pin_mosi: The GPIO pin number of the MOSI pin.
++ *
++ * @pin_cs: The GPIO pin number of the CHIPSELECT pin.
++ *
++ * @cs_activelow: If true, the chip is selected when the CS line is low.
++ *
++ * @no_spi_delay: If true, no delay is done in the lowlevel bitbanging.
++ *                Note that doing no delay is not standards compliant,
++ *                but it might be needed to speed up transfers on some
++ *                slow embedded machines.
++ *
++ * @boardinfo_setup: This callback is called after the
++ *                   SPI master device was registered, but before the
++ *                   device is registered.
++ * @boardinfo_setup_data: Data argument passed to boardinfo_setup().
++ */
++struct spi_gpio_platform_data {
++	unsigned int pin_clk;
++	unsigned int pin_miso;
++	unsigned int pin_mosi;
++	unsigned int pin_cs;
++	bool cs_activelow;
++	bool no_spi_delay;
++	int (*boardinfo_setup)(struct spi_board_info *bi,
++			       struct spi_master *master,
++			       void *data);
++	void *boardinfo_setup_data;
++};
++
++/**
++ * SPI_GPIO_PLATDEV_NAME - The platform device name string.
++ *
++ * The name string that has to be used for platform_device_alloc
++ * when allocating a spi-gpio device.
++ */
++#define SPI_GPIO_PLATDEV_NAME	"spi-gpio"
++
++/**
++ * spi_gpio_next_id - Get another platform device ID number.
++ *
++ * This returns the next platform device ID number that has to be used
++ * for platform_device_alloc. The ID is opaque and should not be used for
++ * anything else.
++ */
++int spi_gpio_next_id(void);
++
++#endif /* _LINUX_SPI_SPI_GPIO */
+--- /dev/null
++++ b/drivers/spi/spi_gpio_old.c
+@@ -0,0 +1,251 @@
++/*
++ * Bitbanging SPI bus driver using GPIO API
++ *
++ * Copyright (c) 2008 Piotr Skamruk
++ * Copyright (c) 2008 Michael Buesch
++ *
++ * based on spi_s3c2410_gpio.c
++ *   Copyright (c) 2006 Ben Dooks
++ *   Copyright (c) 2006 Simtec Electronics
++ * and on i2c-gpio.c
++ *   Copyright (C) 2007 Atmel Corporation
++ *
++ * This program is free software; you can redistribute it and/or modify
++ * it under the terms of the GNU General Public License version 2 as
++ * published by the Free Software Foundation.
++ */
++
++#include <linux/kernel.h>
++#include <linux/init.h>
++#include <linux/delay.h>
++#include <linux/spinlock.h>
++#include <linux/workqueue.h>
++#include <linux/module.h>
++#include <linux/platform_device.h>
++#include <linux/spi/spi.h>
++#include <linux/spi/spi_bitbang.h>
++#include <linux/spi/spi_gpio_old.h>
++#include <linux/gpio.h>
++#include <asm/atomic.h>
++
++
++struct spi_gpio {
++	struct spi_bitbang bitbang;
++	struct spi_gpio_platform_data *info;
++	struct platform_device *pdev;
++	struct spi_board_info bi;
++};
++
++
++static inline struct spi_gpio *spidev_to_sg(struct spi_device *dev)
++{
++	return dev->controller_data;
++}
++
++static inline void setsck(struct spi_device *dev, int val)
++{
++	struct spi_gpio *sp = spidev_to_sg(dev);
++	gpio_set_value(sp->info->pin_clk, val ? 1 : 0);
++}
++
++static inline void setmosi(struct spi_device *dev, int val)
++{
++	struct spi_gpio *sp = spidev_to_sg(dev);
++	gpio_set_value(sp->info->pin_mosi, val ? 1 : 0);
++}
++
++static inline u32 getmiso(struct spi_device *dev)
++{
++	struct spi_gpio *sp = spidev_to_sg(dev);
++	return gpio_get_value(sp->info->pin_miso) ? 1 : 0;
++}
++
++static inline void do_spidelay(struct spi_device *dev, unsigned nsecs)
++{
++	struct spi_gpio *sp = spidev_to_sg(dev);
++
++	if (!sp->info->no_spi_delay)
++		ndelay(nsecs);
++}
++
++#define spidelay(nsecs) do {					\
++	/* Steal the spi_device pointer from our caller.	\
++	 * The bitbang-API should probably get fixed here... */	\
++	do_spidelay(spi, nsecs);				\
++  } while (0)
++
++#define EXPAND_BITBANG_TXRX
++#include "spi-bitbang-txrx.h"
++
++static u32 spi_gpio_txrx_mode0(struct spi_device *spi,
++			       unsigned nsecs, u32 word, u8 bits)
++{
++	return bitbang_txrx_be_cpha0(spi, nsecs, 0, 0, word, bits);
++}
++
++static u32 spi_gpio_txrx_mode1(struct spi_device *spi,
++			       unsigned nsecs, u32 word, u8 bits)
++{
++	return bitbang_txrx_be_cpha1(spi, nsecs, 0, 0, word, bits);
++}
++
++static u32 spi_gpio_txrx_mode2(struct spi_device *spi,
++			       unsigned nsecs, u32 word, u8 bits)
++{
++	return bitbang_txrx_be_cpha0(spi, nsecs, 1, 0, word, bits);
++}
++
++static u32 spi_gpio_txrx_mode3(struct spi_device *spi,
++			       unsigned nsecs, u32 word, u8 bits)
++{
++	return bitbang_txrx_be_cpha1(spi, nsecs, 1, 0, word, bits);
++}
++
++static void spi_gpio_chipselect(struct spi_device *dev, int on)
++{
++	struct spi_gpio *sp = spidev_to_sg(dev);
++
++	if (sp->info->cs_activelow)
++		on = !on;
++	gpio_set_value(sp->info->pin_cs, on ? 1 : 0);
++}
++
++static int spi_gpio_probe(struct platform_device *pdev)
++{
++	struct spi_master *master;
++	struct spi_gpio_platform_data *pdata;
++	struct spi_gpio *sp;
++	struct spi_device *spidev;
++	int err;
++
++	pdata = pdev->dev.platform_data;
++	if (!pdata)
++		return -ENXIO;
++
++	err = -ENOMEM;
++	master = spi_alloc_master(&pdev->dev, sizeof(struct spi_gpio));
++	if (!master)
++		goto err_alloc_master;
++
++	sp = spi_master_get_devdata(master);
++	platform_set_drvdata(pdev, sp);
++	sp->info = pdata;
++
++	err = gpio_request(pdata->pin_clk, "spi_clock");
++	if (err)
++		goto err_request_clk;
++	err = gpio_request(pdata->pin_mosi, "spi_mosi");
++	if (err)
++		goto err_request_mosi;
++	err = gpio_request(pdata->pin_miso, "spi_miso");
++	if (err)
++		goto err_request_miso;
++	err = gpio_request(pdata->pin_cs, "spi_cs");
++	if (err)
++		goto err_request_cs;
++
++	sp->bitbang.master = spi_master_get(master);
++	sp->bitbang.master->bus_num = -1;
++	sp->bitbang.master->num_chipselect = 1;
++	sp->bitbang.chipselect = spi_gpio_chipselect;
++	sp->bitbang.txrx_word[SPI_MODE_0] = spi_gpio_txrx_mode0;
++	sp->bitbang.txrx_word[SPI_MODE_1] = spi_gpio_txrx_mode1;
++	sp->bitbang.txrx_word[SPI_MODE_2] = spi_gpio_txrx_mode2;
++	sp->bitbang.txrx_word[SPI_MODE_3] = spi_gpio_txrx_mode3;
++
++	gpio_direction_output(pdata->pin_clk, 0);
++	gpio_direction_output(pdata->pin_mosi, 0);
++	gpio_direction_output(pdata->pin_cs,
++			      pdata->cs_activelow ? 1 : 0);
++	gpio_direction_input(pdata->pin_miso);
++
++	err = spi_bitbang_start(&sp->bitbang);
++	if (err)
++		goto err_no_bitbang;
++	err = pdata->boardinfo_setup(&sp->bi, master,
++				     pdata->boardinfo_setup_data);
++	if (err)
++		goto err_bi_setup;
++	sp->bi.controller_data = sp;
++	spidev = spi_new_device(master, &sp->bi);
++	if (!spidev)
++		goto err_new_dev;
++
++	return 0;
++
++err_new_dev:
++err_bi_setup:
++	spi_bitbang_stop(&sp->bitbang);
++err_no_bitbang:
++	spi_master_put(sp->bitbang.master);
++	gpio_free(pdata->pin_cs);
++err_request_cs:
++	gpio_free(pdata->pin_miso);
++err_request_miso:
++	gpio_free(pdata->pin_mosi);
++err_request_mosi:
++	gpio_free(pdata->pin_clk);
++err_request_clk:
++	kfree(master);
++
++err_alloc_master:
++	return err;
++}
++
++static int spi_gpio_remove(struct platform_device *pdev)
++{
++	struct spi_gpio *sp;
++	struct spi_gpio_platform_data *pdata;
++
++	pdata = pdev->dev.platform_data;
++	sp = platform_get_drvdata(pdev);
++
++	gpio_free(pdata->pin_clk);
++	gpio_free(pdata->pin_mosi);
++	gpio_free(pdata->pin_miso);
++	gpio_free(pdata->pin_cs);
++	spi_bitbang_stop(&sp->bitbang);
++	spi_master_put(sp->bitbang.master);
++
++	return 0;
++}
++
++static struct platform_driver spi_gpio_driver = {
++	.driver		= {
++		.name	= SPI_GPIO_PLATDEV_NAME,
++		.owner	= THIS_MODULE,
++	},
++	.probe		= spi_gpio_probe,
++	.remove		= spi_gpio_remove,
++};
++
++int spi_gpio_next_id(void)
++{
++	static atomic_t counter = ATOMIC_INIT(-1);
++
++	return atomic_inc_return(&counter);
++}
++EXPORT_SYMBOL(spi_gpio_next_id);
++
++static int __init spi_gpio_init(void)
++{
++	int err;
++
++	err = platform_driver_register(&spi_gpio_driver);
++	if (err)
++		printk(KERN_ERR "spi-gpio: register failed: %d\n", err);
++
++	return err;
++}
++module_init(spi_gpio_init);
++
++static void __exit spi_gpio_exit(void)
++{
++	platform_driver_unregister(&spi_gpio_driver);
++}
++module_exit(spi_gpio_exit);
++
++MODULE_AUTHOR("Piot Skamruk <piotr.skamruk at gmail.com>");
++MODULE_AUTHOR("Michael Buesch");
++MODULE_DESCRIPTION("Platform independent GPIO bitbanging SPI driver");
++MODULE_LICENSE("GPL v2");
+--- a/drivers/spi/Kconfig
++++ b/drivers/spi/Kconfig
+@@ -243,6 +243,15 @@ config SPI_IMG_SPFI
+ 	  This enables support for the SPFI master controller found on
+ 	  IMG SoCs.
+ 
++config SPI_GPIO_OLD
++	tristate "Old GPIO API based bitbanging SPI controller (DEPRECATED)"
++	depends on SPI_MASTER && GPIOLIB
++	select SPI_BITBANG
++	help
++	  This code is deprecated. Please use the new mainline SPI-GPIO driver.
++
++	  If unsure, say N.
++
+ config SPI_IMX
+ 	tristate "Freescale i.MX SPI controllers"
+ 	depends on ARCH_MXC || COMPILE_TEST
+--- a/drivers/spi/Makefile
++++ b/drivers/spi/Makefile
+@@ -41,6 +41,7 @@ obj-$(CONFIG_SPI_FSL_LIB)		+= spi-fsl-li
+ obj-$(CONFIG_SPI_FSL_ESPI)		+= spi-fsl-espi.o
+ obj-$(CONFIG_SPI_FSL_SPI)		+= spi-fsl-spi.o
+ obj-$(CONFIG_SPI_GPIO)			+= spi-gpio.o
++obj-$(CONFIG_SPI_GPIO_OLD)		+= spi_gpio_old.o
+ obj-$(CONFIG_SPI_IMG_SPFI)		+= spi-img-spfi.o
+ obj-$(CONFIG_SPI_IMX)			+= spi-imx.o
+ obj-$(CONFIG_SPI_LM70_LLP)		+= spi-lm70llp.o
diff --git a/target/linux/generic/patches-4.3/863-gpiommc.patch b/target/linux/generic/patches-4.3/863-gpiommc.patch
new file mode 100644
index 0000000..8f786b9
--- /dev/null
+++ b/target/linux/generic/patches-4.3/863-gpiommc.patch
@@ -0,0 +1,844 @@
+--- /dev/null
++++ b/drivers/mmc/host/gpiommc.c
+@@ -0,0 +1,609 @@
++/*
++ * Driver an MMC/SD card on a bitbanging GPIO SPI bus.
++ * This module hooks up the mmc_spi and spi_gpio modules and also
++ * provides a configfs interface.
++ *
++ * Copyright 2008 Michael Buesch <mb@bu3sch.de>
++ *
++ * Licensed under the GNU/GPL. See COPYING for details.
++ */
++
++#include <linux/module.h>
++#include <linux/mmc/gpiommc.h>
++#include <linux/platform_device.h>
++#include <linux/list.h>
++#include <linux/mutex.h>
++#include <linux/spi/spi_gpio_old.h>
++#include <linux/configfs.h>
++#include <linux/gpio.h>
++#include <asm/atomic.h>
++
++
++#define PFX				"gpio-mmc: "
++
++
++struct gpiommc_device {
++	struct platform_device *pdev;
++	struct platform_device *spi_pdev;
++	struct spi_board_info boardinfo;
++};
++
++
++MODULE_DESCRIPTION("GPIO based MMC driver");
++MODULE_AUTHOR("Michael Buesch");
++MODULE_LICENSE("GPL");
++
++
++static int gpiommc_boardinfo_setup(struct spi_board_info *bi,
++				   struct spi_master *master,
++				   void *data)
++{
++	struct gpiommc_device *d = data;
++	struct gpiommc_platform_data *pdata = d->pdev->dev.platform_data;
++
++	/* Bind the SPI master to the MMC-SPI host driver. */
++	strlcpy(bi->modalias, "mmc_spi", sizeof(bi->modalias));
++
++	bi->max_speed_hz = pdata->max_bus_speed;
++	bi->bus_num = master->bus_num;
++	bi->mode = pdata->mode;
++
++	return 0;
++}
++
++static int gpiommc_probe(struct platform_device *pdev)
++{
++	struct gpiommc_platform_data *mmc_pdata = pdev->dev.platform_data;
++	struct spi_gpio_platform_data spi_pdata;
++	struct gpiommc_device *d;
++	int err;
++
++	err = -ENXIO;
++	if (!mmc_pdata)
++		goto error;
++
++#ifdef CONFIG_MMC_SPI_MODULE
++	err = request_module("mmc_spi");
++	if (err) {
++		printk(KERN_WARNING PFX
++		       "Failed to request mmc_spi module.\n");
++	}
++#endif /* CONFIG_MMC_SPI_MODULE */
++
++	/* Allocate the GPIO-MMC device */
++	err = -ENOMEM;
++	d = kzalloc(sizeof(*d), GFP_KERNEL);
++	if (!d)
++		goto error;
++	d->pdev = pdev;
++
++	/* Create the SPI-GPIO device */
++	d->spi_pdev = platform_device_alloc(SPI_GPIO_PLATDEV_NAME,
++					    spi_gpio_next_id());
++	if (!d->spi_pdev)
++		goto err_free_d;
++
++	memset(&spi_pdata, 0, sizeof(spi_pdata));
++	spi_pdata.pin_clk = mmc_pdata->pins.gpio_clk;
++	spi_pdata.pin_miso = mmc_pdata->pins.gpio_do;
++	spi_pdata.pin_mosi = mmc_pdata->pins.gpio_di;
++	spi_pdata.pin_cs = mmc_pdata->pins.gpio_cs;
++	spi_pdata.cs_activelow = mmc_pdata->pins.cs_activelow;
++	spi_pdata.no_spi_delay = mmc_pdata->no_spi_delay;
++	spi_pdata.boardinfo_setup = gpiommc_boardinfo_setup;
++	spi_pdata.boardinfo_setup_data = d;
++
++	err = platform_device_add_data(d->spi_pdev, &spi_pdata,
++				       sizeof(spi_pdata));
++	if (err)
++		goto err_free_pdev;
++	err = platform_device_add(d->spi_pdev);
++	if (err)
++		goto err_free_pdata;
++	platform_set_drvdata(pdev, d);
++
++	printk(KERN_INFO PFX "MMC-Card \"%s\" "
++	       "attached to GPIO pins di=%u, do=%u, clk=%u, cs=%u\n",
++	       mmc_pdata->name, mmc_pdata->pins.gpio_di,
++	       mmc_pdata->pins.gpio_do,
++	       mmc_pdata->pins.gpio_clk,
++	       mmc_pdata->pins.gpio_cs);
++
++	return 0;
++
++err_free_pdata:
++	kfree(d->spi_pdev->dev.platform_data);
++	d->spi_pdev->dev.platform_data = NULL;
++err_free_pdev:
++	platform_device_put(d->spi_pdev);
++err_free_d:
++	kfree(d);
++error:
++	return err;
++}
++
++static int gpiommc_remove(struct platform_device *pdev)
++{
++	struct gpiommc_device *d = platform_get_drvdata(pdev);
++	struct gpiommc_platform_data *pdata = d->pdev->dev.platform_data;
++
++	platform_device_unregister(d->spi_pdev);
++	printk(KERN_INFO PFX "GPIO based MMC-Card \"%s\" removed\n",
++	       pdata->name);
++	platform_device_put(d->spi_pdev);
++
++	return 0;
++}
++
++#ifdef CONFIG_GPIOMMC_CONFIGFS
++
++/* A device that was created through configfs */
++struct gpiommc_configfs_device {
++	struct config_item item;
++	/* The platform device, after registration. */
++	struct platform_device *pdev;
++	/* The configuration */
++	struct gpiommc_platform_data pdata;
++};
++
++#define GPIO_INVALID	-1
++
++static inline bool gpiommc_is_registered(struct gpiommc_configfs_device *dev)
++{
++	return (dev->pdev != NULL);
++}
++
++static inline struct gpiommc_configfs_device *ci_to_gpiommc(struct config_item *item)
++{
++	return item ? container_of(item, struct gpiommc_configfs_device, item) : NULL;
++}
++
++static struct configfs_attribute gpiommc_attr_DI = {
++	.ca_owner = THIS_MODULE,
++	.ca_name = "gpio_data_in",
++	.ca_mode = S_IRUGO | S_IWUSR,
++};
++
++static struct configfs_attribute gpiommc_attr_DO = {
++	.ca_owner = THIS_MODULE,
++	.ca_name = "gpio_data_out",
++	.ca_mode = S_IRUGO | S_IWUSR,
++};
++
++static struct configfs_attribute gpiommc_attr_CLK = {
++	.ca_owner = THIS_MODULE,
++	.ca_name = "gpio_clock",
++	.ca_mode = S_IRUGO | S_IWUSR,
++};
++
++static struct configfs_attribute gpiommc_attr_CS = {
++	.ca_owner = THIS_MODULE,
++	.ca_name = "gpio_chipselect",
++	.ca_mode = S_IRUGO | S_IWUSR,
++};
++
++static struct configfs_attribute gpiommc_attr_CS_activelow = {
++	.ca_owner = THIS_MODULE,
++	.ca_name = "gpio_chipselect_activelow",
++	.ca_mode = S_IRUGO | S_IWUSR,
++};
++
++static struct configfs_attribute gpiommc_attr_spimode = {
++	.ca_owner = THIS_MODULE,
++	.ca_name = "spi_mode",
++	.ca_mode = S_IRUGO | S_IWUSR,
++};
++
++static struct configfs_attribute gpiommc_attr_spidelay = {
++	.ca_owner = THIS_MODULE,
++	.ca_name = "spi_delay",
++	.ca_mode = S_IRUGO | S_IWUSR,
++};
++
++static struct configfs_attribute gpiommc_attr_max_bus_speed = {
++	.ca_owner = THIS_MODULE,
++	.ca_name = "max_bus_speed",
++	.ca_mode = S_IRUGO | S_IWUSR,
++};
++
++static struct configfs_attribute gpiommc_attr_register = {
++	.ca_owner = THIS_MODULE,
++	.ca_name = "register",
++	.ca_mode = S_IRUGO | S_IWUSR,
++};
++
++static struct configfs_attribute *gpiommc_config_attrs[] = {
++	&gpiommc_attr_DI,
++	&gpiommc_attr_DO,
++	&gpiommc_attr_CLK,
++	&gpiommc_attr_CS,
++	&gpiommc_attr_CS_activelow,
++	&gpiommc_attr_spimode,
++	&gpiommc_attr_spidelay,
++	&gpiommc_attr_max_bus_speed,
++	&gpiommc_attr_register,
++	NULL,
++};
++
++static ssize_t gpiommc_config_attr_show(struct config_item *item,
++					struct configfs_attribute *attr,
++					char *page)
++{
++	struct gpiommc_configfs_device *dev = ci_to_gpiommc(item);
++	ssize_t count = 0;
++	unsigned int gpio;
++	int err = 0;
++
++	if (attr == &gpiommc_attr_DI) {
++		gpio = dev->pdata.pins.gpio_di;
++		if (gpio == GPIO_INVALID)
++			count = snprintf(page, PAGE_SIZE, "not configured\n");
++		else
++			count = snprintf(page, PAGE_SIZE, "%u\n", gpio);
++		goto out;
++	}
++	if (attr == &gpiommc_attr_DO) {
++		gpio = dev->pdata.pins.gpio_do;
++		if (gpio == GPIO_INVALID)
++			count = snprintf(page, PAGE_SIZE, "not configured\n");
++		else
++			count = snprintf(page, PAGE_SIZE, "%u\n", gpio);
++		goto out;
++	}
++	if (attr == &gpiommc_attr_CLK) {
++		gpio = dev->pdata.pins.gpio_clk;
++		if (gpio == GPIO_INVALID)
++			count = snprintf(page, PAGE_SIZE, "not configured\n");
++		else
++			count = snprintf(page, PAGE_SIZE, "%u\n", gpio);
++		goto out;
++	}
++	if (attr == &gpiommc_attr_CS) {
++		gpio = dev->pdata.pins.gpio_cs;
++		if (gpio == GPIO_INVALID)
++			count = snprintf(page, PAGE_SIZE, "not configured\n");
++		else
++			count = snprintf(page, PAGE_SIZE, "%u\n", gpio);
++		goto out;
++	}
++	if (attr == &gpiommc_attr_CS_activelow) {
++		count = snprintf(page, PAGE_SIZE, "%u\n",
++				 dev->pdata.pins.cs_activelow);
++		goto out;
++	}
++	if (attr == &gpiommc_attr_spimode) {
++		count = snprintf(page, PAGE_SIZE, "%u\n",
++				 dev->pdata.mode);
++		goto out;
++	}
++	if (attr == &gpiommc_attr_spidelay) {
++		count = snprintf(page, PAGE_SIZE, "%u\n",
++				 !dev->pdata.no_spi_delay);
++		goto out;
++	}
++	if (attr == &gpiommc_attr_max_bus_speed) {
++		count = snprintf(page, PAGE_SIZE, "%u\n",
++				 dev->pdata.max_bus_speed);
++		goto out;
++	}
++	if (attr == &gpiommc_attr_register) {
++		count = snprintf(page, PAGE_SIZE, "%u\n",
++				 gpiommc_is_registered(dev));
++		goto out;
++	}
++	WARN_ON(1);
++	err = -ENOSYS;
++out:
++	return err ? err : count;
++}
++
++static int gpiommc_do_register(struct gpiommc_configfs_device *dev,
++			       const char *name)
++{
++	int err;
++
++	if (gpiommc_is_registered(dev))
++		return 0;
++
++	if (!gpio_is_valid(dev->pdata.pins.gpio_di) ||
++	    !gpio_is_valid(dev->pdata.pins.gpio_do) ||
++	    !gpio_is_valid(dev->pdata.pins.gpio_clk) ||
++	    !gpio_is_valid(dev->pdata.pins.gpio_cs)) {
++		printk(KERN_ERR PFX
++		       "configfs: Invalid GPIO pin number(s)\n");
++		return -EINVAL;
++	}
++
++	strlcpy(dev->pdata.name, name,
++		sizeof(dev->pdata.name));
++
++	dev->pdev = platform_device_alloc(GPIOMMC_PLATDEV_NAME,
++					  gpiommc_next_id());
++	if (!dev->pdev)
++		return -ENOMEM;
++	err = platform_device_add_data(dev->pdev, &dev->pdata,
++				       sizeof(dev->pdata));
++	if (err) {
++		platform_device_put(dev->pdev);
++		return err;
++	}
++	err = platform_device_add(dev->pdev);
++	if (err) {
++		platform_device_put(dev->pdev);
++		return err;
++	}
++
++	return 0;
++}
++
++static void gpiommc_do_unregister(struct gpiommc_configfs_device *dev)
++{
++	if (!gpiommc_is_registered(dev))
++		return;
++
++	platform_device_unregister(dev->pdev);
++	dev->pdev = NULL;
++}
++
++static ssize_t gpiommc_config_attr_store(struct config_item *item,
++					 struct configfs_attribute *attr,
++					 const char *page, size_t count)
++{
++	struct gpiommc_configfs_device *dev = ci_to_gpiommc(item);
++	int err = -EINVAL;
++	unsigned long data;
++
++	if (attr == &gpiommc_attr_register) {
++		err = kstrtoul(page, 10, &data);
++		if (err)
++			goto out;
++		err = -EINVAL;
++		if (data == 1)
++			err = gpiommc_do_register(dev, item->ci_name);
++		if (data == 0) {
++			gpiommc_do_unregister(dev);
++			err = 0;
++		}
++		goto out;
++	}
++
++	if (gpiommc_is_registered(dev)) {
++		/* The rest of the config parameters can only be set
++		 * as long as the device is not registered, yet. */
++		err = -EBUSY;
++		goto out;
++	}
++
++	if (attr == &gpiommc_attr_DI) {
++		err = kstrtoul(page, 10, &data);
++		if (err)
++			goto out;
++		err = -EINVAL;
++		if (!gpio_is_valid(data))
++			goto out;
++		dev->pdata.pins.gpio_di = data;
++		err = 0;
++		goto out;
++	}
++	if (attr == &gpiommc_attr_DO) {
++		err = kstrtoul(page, 10, &data);
++		if (err)
++			goto out;
++		err = -EINVAL;
++		if (!gpio_is_valid(data))
++			goto out;
++		dev->pdata.pins.gpio_do = data;
++		err = 0;
++		goto out;
++	}
++	if (attr == &gpiommc_attr_CLK) {
++		err = kstrtoul(page, 10, &data);
++		if (err)
++			goto out;
++		err = -EINVAL;
++		if (!gpio_is_valid(data))
++			goto out;
++		dev->pdata.pins.gpio_clk = data;
++		err = 0;
++		goto out;
++	}
++	if (attr == &gpiommc_attr_CS) {
++		err = kstrtoul(page, 10, &data);
++		if (err)
++			goto out;
++		err = -EINVAL;
++		if (!gpio_is_valid(data))
++			goto out;
++		dev->pdata.pins.gpio_cs = data;
++		err = 0;
++		goto out;
++	}
++	if (attr == &gpiommc_attr_CS_activelow) {
++		err = kstrtoul(page, 10, &data);
++		if (err)
++			goto out;
++		err = -EINVAL;
++		if (data != 0 && data != 1)
++			goto out;
++		dev->pdata.pins.cs_activelow = data;
++		err = 0;
++		goto out;
++	}
++	if (attr == &gpiommc_attr_spimode) {
++		err = kstrtoul(page, 10, &data);
++		if (err)
++			goto out;
++		err = -EINVAL;
++		switch (data) {
++		case 0:
++			dev->pdata.mode = SPI_MODE_0;
++			break;
++		case 1:
++			dev->pdata.mode = SPI_MODE_1;
++			break;
++		case 2:
++			dev->pdata.mode = SPI_MODE_2;
++			break;
++		case 3:
++			dev->pdata.mode = SPI_MODE_3;
++			break;
++		default:
++			goto out;
++		}
++		err = 0;
++		goto out;
++	}
++	if (attr == &gpiommc_attr_spidelay) {
++		err = kstrtoul(page, 10, &data);
++		if (err)
++			goto out;
++		err = -EINVAL;
++		if (data != 0 && data != 1)
++			goto out;
++		dev->pdata.no_spi_delay = !data;
++		err = 0;
++		goto out;
++	}
++	if (attr == &gpiommc_attr_max_bus_speed) {
++		err = kstrtoul(page, 10, &data);
++		if (err)
++			goto out;
++		err = -EINVAL;
++		if (data > UINT_MAX)
++			goto out;
++		dev->pdata.max_bus_speed = data;
++		err = 0;
++		goto out;
++	}
++	WARN_ON(1);
++	err = -ENOSYS;
++out:
++	return err ? err : count;
++}
++
++static void gpiommc_config_item_release(struct config_item *item)
++{
++	struct gpiommc_configfs_device *dev = ci_to_gpiommc(item);
++
++	kfree(dev);
++}
++
++static struct configfs_item_operations gpiommc_config_item_ops = {
++	.release		= gpiommc_config_item_release,
++	.show_attribute		= gpiommc_config_attr_show,
++	.store_attribute	= gpiommc_config_attr_store,
++};
++
++static struct config_item_type gpiommc_dev_ci_type = {
++	.ct_item_ops	= &gpiommc_config_item_ops,
++	.ct_attrs	= gpiommc_config_attrs,
++	.ct_owner	= THIS_MODULE,
++};
++
++static struct config_item *gpiommc_make_item(struct config_group *group,
++					     const char *name)
++{
++	struct gpiommc_configfs_device *dev;
++
++	if (strlen(name) > GPIOMMC_MAX_NAMELEN) {
++		printk(KERN_ERR PFX "configfs: device name too long\n");
++		return NULL;
++	}
++
++	dev = kzalloc(sizeof(*dev), GFP_KERNEL);
++	if (!dev)
++		return NULL;
++
++	config_item_init_type_name(&dev->item, name,
++				   &gpiommc_dev_ci_type);
++
++	/* Assign default configuration */
++	dev->pdata.pins.gpio_di = GPIO_INVALID;
++	dev->pdata.pins.gpio_do = GPIO_INVALID;
++	dev->pdata.pins.gpio_clk = GPIO_INVALID;
++	dev->pdata.pins.gpio_cs = GPIO_INVALID;
++	dev->pdata.pins.cs_activelow = 1;
++	dev->pdata.mode = SPI_MODE_0;
++	dev->pdata.no_spi_delay = 0;
++	dev->pdata.max_bus_speed = 5000000; /* 5 MHz */
++
++	return &(dev->item);
++}
++
++static void gpiommc_drop_item(struct config_group *group,
++			      struct config_item *item)
++{
++	struct gpiommc_configfs_device *dev = ci_to_gpiommc(item);
++
++	gpiommc_do_unregister(dev);
++	kfree(dev);
++}
++
++static struct configfs_group_operations gpiommc_ct_group_ops = {
++	.make_item	= gpiommc_make_item,
++	.drop_item	= gpiommc_drop_item,
++};
++
++static struct config_item_type gpiommc_ci_type = {
++	.ct_group_ops	= &gpiommc_ct_group_ops,
++	.ct_owner	= THIS_MODULE,
++};
++
++static struct configfs_subsystem gpiommc_subsys = {
++	.su_group = {
++		.cg_item = {
++			.ci_namebuf = GPIOMMC_PLATDEV_NAME,
++			.ci_type = &gpiommc_ci_type,
++		},
++	},
++	.su_mutex = __MUTEX_INITIALIZER(gpiommc_subsys.su_mutex),
++};
++
++#endif /* CONFIG_GPIOMMC_CONFIGFS */
++
++static struct platform_driver gpiommc_plat_driver = {
++	.probe	= gpiommc_probe,
++	.remove	= gpiommc_remove,
++	.driver	= {
++		.name	= GPIOMMC_PLATDEV_NAME,
++		.owner	= THIS_MODULE,
++	},
++};
++
++int gpiommc_next_id(void)
++{
++	static atomic_t counter = ATOMIC_INIT(-1);
++
++	return atomic_inc_return(&counter);
++}
++EXPORT_SYMBOL(gpiommc_next_id);
++
++static int __init gpiommc_modinit(void)
++{
++	int err;
++
++	err = platform_driver_register(&gpiommc_plat_driver);
++	if (err)
++		return err;
++
++#ifdef CONFIG_GPIOMMC_CONFIGFS
++	config_group_init(&gpiommc_subsys.su_group);
++	err = configfs_register_subsystem(&gpiommc_subsys);
++	if (err) {
++		platform_driver_unregister(&gpiommc_plat_driver);
++		return err;
++	}
++#endif /* CONFIG_GPIOMMC_CONFIGFS */
++
++	return 0;
++}
++module_init(gpiommc_modinit);
++
++static void __exit gpiommc_modexit(void)
++{
++#ifdef CONFIG_GPIOMMC_CONFIGFS
++	configfs_unregister_subsystem(&gpiommc_subsys);
++#endif
++	platform_driver_unregister(&gpiommc_plat_driver);
++}
++module_exit(gpiommc_modexit);
+--- a/drivers/mmc/host/Kconfig
++++ b/drivers/mmc/host/Kconfig
+@@ -565,6 +565,31 @@ config MMC_SDHI
+ 	  This provides support for the SDHI SD/SDIO controller found in
+ 	  SuperH and ARM SH-Mobile SoCs
+ 
++config GPIOMMC
++	tristate "MMC/SD over GPIO-based SPI"
++	depends on MMC && MMC_SPI && SPI_GPIO_OLD
++	help
++	  This driver hooks up the mmc_spi and spi_gpio modules so that
++	  MMC/SD cards can be used on a GPIO based bus by bitbanging
++	  the SPI protocol in software.
++
++	  This driver provides a configfs interface to dynamically create
++	  and destroy GPIO-based MMC/SD card devices. It also provides
++	  a platform device interface API.
++	  See Documentation/gpiommc.txt for details.
++
++	  The module will be called gpiommc.
++
++	  If unsure, say N.
++
++config GPIOMMC_CONFIGFS
++	bool
++	depends on GPIOMMC && CONFIGFS_FS
++	default y
++	help
++	  This option automatically enables configfs support for gpiommc
++	  if configfs is available.
++
+ config MMC_CB710
+ 	tristate "ENE CB710 MMC/SD Interface support"
+ 	depends on PCI
+--- a/drivers/mmc/host/Makefile
++++ b/drivers/mmc/host/Makefile
+@@ -41,6 +41,7 @@ tmio_mmc_core-$(subst m,y,$(CONFIG_MMC_S
+ obj-$(CONFIG_MMC_SDHI)		+= sh_mobile_sdhi.o
+ obj-$(CONFIG_MMC_CB710)		+= cb710-mmc.o
+ obj-$(CONFIG_MMC_VIA_SDMMC)	+= via-sdmmc.o
++obj-$(CONFIG_GPIOMMC)		+= gpiommc.o
+ obj-$(CONFIG_SDH_BFIN)		+= bfin_sdh.o
+ obj-$(CONFIG_MMC_DW)		+= dw_mmc.o
+ obj-$(CONFIG_MMC_DW_PLTFM)	+= dw_mmc-pltfm.o
+--- /dev/null
++++ b/include/linux/mmc/gpiommc.h
+@@ -0,0 +1,71 @@
++/*
++ * Device driver for MMC/SD cards driven over a GPIO bus.
++ *
++ * Copyright (c) 2008 Michael Buesch
++ *
++ * Licensed under the GNU/GPL version 2.
++ */
++#ifndef LINUX_GPIOMMC_H_
++#define LINUX_GPIOMMC_H_
++
++#include <linux/types.h>
++
++
++#define GPIOMMC_MAX_NAMELEN		15
++#define GPIOMMC_MAX_NAMELEN_STR		__stringify(GPIOMMC_MAX_NAMELEN)
++
++/**
++ * struct gpiommc_pins - Hardware pin assignments
++ *
++ * @gpio_di: The GPIO number of the DATA IN pin
++ * @gpio_do: The GPIO number of the DATA OUT pin
++ * @gpio_clk: The GPIO number of the CLOCK pin
++ * @gpio_cs: The GPIO number of the CHIPSELECT pin
++ * @cs_activelow: If true, the chip is considered selected if @gpio_cs is low.
++ */
++struct gpiommc_pins {
++	unsigned int gpio_di;
++	unsigned int gpio_do;
++	unsigned int gpio_clk;
++	unsigned int gpio_cs;
++	bool cs_activelow;
++};
++
++/**
++ * struct gpiommc_platform_data - Platform data for a MMC-over-SPI-GPIO device.
++ *
++ * @name: The unique name string of the device.
++ * @pins: The hardware pin assignments.
++ * @mode: The hardware mode. This is either SPI_MODE_0,
++ *        SPI_MODE_1, SPI_MODE_2 or SPI_MODE_3. See the SPI documentation.
++ * @no_spi_delay: Do not use delays in the lowlevel SPI bitbanging code.
++ *                This is not standards compliant, but may be required for some
++ *                embedded machines to gain reasonable speed.
++ * @max_bus_speed: The maximum speed of the SPI bus, in Hertz.
++ */
++struct gpiommc_platform_data {
++	char name[GPIOMMC_MAX_NAMELEN + 1];
++	struct gpiommc_pins pins;
++	u8 mode;
++	bool no_spi_delay;
++	unsigned int max_bus_speed;
++};
++
++/**
++ * GPIOMMC_PLATDEV_NAME - The platform device name string.
++ *
++ * The name string that has to be used for platform_device_alloc
++ * when allocating a gpiommc device.
++ */
++#define GPIOMMC_PLATDEV_NAME	"gpiommc"
++
++/**
++ * gpiommc_next_id - Get another platform device ID number.
++ *
++ * This returns the next platform device ID number that has to be used
++ * for platform_device_alloc. The ID is opaque and should not be used for
++ * anything else.
++ */
++int gpiommc_next_id(void);
++
++#endif /* LINUX_GPIOMMC_H_ */
+--- /dev/null
++++ b/Documentation/gpiommc.txt
+@@ -0,0 +1,97 @@
++GPIOMMC - Driver for an MMC/SD card on a bitbanging GPIO SPI bus
++================================================================
++
++The gpiommc module hooks up the mmc_spi and spi_gpio modules for running an
++MMC or SD card on GPIO pins.
++
++Two interfaces for registering a new MMC/SD card device are provided:
++A static platform-device based mechanism and a dynamic configfs based interface.
++
++
++Registering devices via platform-device
++=======================================
++
++The platform-device interface is used for registering MMC/SD devices that are
++part of the hardware platform. This is most useful only for embedded machines
++with MMC/SD devices statically connected to the platform GPIO bus.
++
++The data structures are declared in <linux/mmc/gpiommc.h>.
++
++To register a new device, define an instance of struct gpiommc_platform_data.
++This structure holds any information about how the device is hooked up to the
++GPIO pins and what hardware modes the device supports. See the docbook-style
++documentation in the header file for more information on the struct fields.
++
++Then allocate a new instance of a platform device by doing:
++
++	pdev = platform_device_alloc(GPIOMMC_PLATDEV_NAME, gpiommc_next_id());
++
++This will allocate the platform device data structures and hook it up to the
++gpiommc driver.
++Then add the gpiommc_platform_data to the platform device.
++
++	err = platform_device_add_data(pdev, pdata, sizeof(struct gpiommc_platform_data));
++
++You may free the local instance of struct gpiommc_platform_data now. (So the
++struct may be allocated on the stack, too).
++Now simply register the platform device.
++
++	err = platform_device_add(pdev);
++
++Done. The gpiommc probe routine will be invoked now and you should see a kernel
++log message for the added device.
++
++
++Registering devices via configfs
++================================
++
++MMC/SD cards connected via GPIO often are a pretty dynamic thing, as for example
++selfmade hacks for soldering an MMC/SD card to standard GPIO pins on embedded
++hardware are a common situation.
++So we provide a dynamic interface to conveniently handle adding and removing
++devices from userspace, without the need to recompile the kernel.
++
++The "gpiommc" subdirectory at the configfs mountpoint is used for handling
++the dynamic configuration.
++
++To create a new device, it must first be allocated with mkdir.
++The following command will allocate a device named "my_mmc":
++	mkdir /config/gpiommc/my_mmc
++
++There are several configuration files available in the new
++/config/gpiommc/my_mmc/ directory:
++
++gpio_data_in			= The SPI data-IN GPIO pin number.
++gpio_data_out			= The SPI data-OUT GPIO pin number.
++gpio_clock			= The SPI Clock GPIO pin number.
++gpio_chipselect			= The SPI Chipselect GPIO pin number.
++gpio_chipselect_activelow	= Boolean. If 0, Chipselect is active-HIGH.
++				  If 1, Chipselect is active-LOW.
++spi_mode			= The SPI data mode. Can be 0-3.
++spi_delay			= Enable all delays in the lowlevel bitbanging.
++max_bus_speed			= The maximum SPI bus speed. In Hertz.
++
++register			= Not a configuration parameter.
++				  Used to register the configured card
++				  with the kernel.
++
++The device must first get configured and then registered by writing "1" to
++the "register" file.
++The configuration parameters "gpio_data_in", "gpio_data_out", "gpio_clock"
++and "gpio_chipselect" are essential and _must_ be configured before writing
++"1" to the "register" file. The registration will fail, otherwise.
++
++The default values for the other parameters are:
++gpio_chipselect_activelow	= 1		(CS active-LOW)
++spi_mode			= 0		(SPI_MODE_0)
++spi_delay			= 1		(enabled)
++max_bus_speed			= 5000000	(5 Mhz)
++
++Configuration values can not be changed after registration. To unregister
++the device, write a "0" to the "register" file. The configuration can be
++changed again after unregistering.
++
++To completely remove the device, simply rmdir the directory
++(/config/gpiommc/my_mmc in this example).
++There's no need to first unregister the device before removing it. That will
++be done automatically.
+--- a/MAINTAINERS
++++ b/MAINTAINERS
+@@ -4792,6 +4792,11 @@ T:	git git://linuxtv.org/anttip/media_tr
+ S:	Maintained
+ F:	drivers/media/usb/hackrf/
+ 
++GPIOMMC DRIVER
++P:	Michael Buesch
++M:	mb@bu3sch.de
++S:	Maintained
++
+ HARDWARE MONITORING
+ M:	Jean Delvare <jdelvare@suse.com>
+ M:	Guenter Roeck <linux@roeck-us.net>
diff --git a/target/linux/generic/patches-4.3/864-gpiommc_configfs_locking.patch b/target/linux/generic/patches-4.3/864-gpiommc_configfs_locking.patch
new file mode 100644
index 0000000..92815d9
--- /dev/null
+++ b/target/linux/generic/patches-4.3/864-gpiommc_configfs_locking.patch
@@ -0,0 +1,58 @@
+The gpiommc configfs context structure needs locking, as configfs
+does not lock access between files.
+
+--- a/drivers/mmc/host/gpiommc.c
++++ b/drivers/mmc/host/gpiommc.c
+@@ -144,6 +144,8 @@ struct gpiommc_configfs_device {
+ 	struct platform_device *pdev;
+ 	/* The configuration */
+ 	struct gpiommc_platform_data pdata;
++	/* Mutex to protect this structure */
++	struct mutex mutex;
+ };
+ 
+ #define GPIO_INVALID	-1
+@@ -234,6 +236,8 @@ static ssize_t gpiommc_config_attr_show(
+ 	unsigned int gpio;
+ 	int err = 0;
+ 
++	mutex_lock(&dev->mutex);
++
+ 	if (attr == &gpiommc_attr_DI) {
+ 		gpio = dev->pdata.pins.gpio_di;
+ 		if (gpio == GPIO_INVALID)
+@@ -294,6 +298,8 @@ static ssize_t gpiommc_config_attr_show(
+ 	WARN_ON(1);
+ 	err = -ENOSYS;
+ out:
++	mutex_unlock(&dev->mutex);
++
+ 	return err ? err : count;
+ }
+ 
+@@ -353,6 +359,8 @@ static ssize_t gpiommc_config_attr_store
+ 	int err = -EINVAL;
+ 	unsigned long data;
+ 
++	mutex_lock(&dev->mutex);
++
+ 	if (attr == &gpiommc_attr_register) {
+ 		err = kstrtoul(page, 10, &data);
+ 		if (err)
+@@ -478,6 +486,8 @@ static ssize_t gpiommc_config_attr_store
+ 	WARN_ON(1);
+ 	err = -ENOSYS;
+ out:
++	mutex_unlock(&dev->mutex);
++
+ 	return err ? err : count;
+ }
+ 
+@@ -514,6 +524,7 @@ static struct config_item *gpiommc_make_
+ 	if (!dev)
+ 		return NULL;
+ 
++	mutex_init(&dev->mutex);
+ 	config_item_init_type_name(&dev->item, name,
+ 				   &gpiommc_dev_ci_type);
+ 
diff --git a/target/linux/generic/patches-4.3/870-hifn795x_byteswap.patch b/target/linux/generic/patches-4.3/870-hifn795x_byteswap.patch
new file mode 100644
index 0000000..3a37c95
--- /dev/null
+++ b/target/linux/generic/patches-4.3/870-hifn795x_byteswap.patch
@@ -0,0 +1,17 @@
+--- a/drivers/crypto/hifn_795x.c
++++ b/drivers/crypto/hifn_795x.c
+@@ -682,12 +682,12 @@ static inline u32 hifn_read_1(struct hif
+ 
+ static inline void hifn_write_0(struct hifn_device *dev, u32 reg, u32 val)
+ {
+-	writel((__force u32)cpu_to_le32(val), dev->bar[0] + reg);
++	writel(val, dev->bar[0] + reg);
+ }
+ 
+ static inline void hifn_write_1(struct hifn_device *dev, u32 reg, u32 val)
+ {
+-	writel((__force u32)cpu_to_le32(val), dev->bar[1] + reg);
++	writel(val, dev->bar[1] + reg);
+ }
+ 
+ static void hifn_wait_puc(struct hifn_device *dev)
diff --git a/target/linux/generic/patches-4.3/880-gateworks_system_controller.patch b/target/linux/generic/patches-4.3/880-gateworks_system_controller.patch
new file mode 100644
index 0000000..2a9936b
--- /dev/null
+++ b/target/linux/generic/patches-4.3/880-gateworks_system_controller.patch
@@ -0,0 +1,339 @@
+--- a/drivers/hwmon/Kconfig
++++ b/drivers/hwmon/Kconfig
+@@ -518,6 +518,15 @@ config SENSORS_G762
+ 	  This driver can also be built as a module.  If so, the module
+ 	  will be called g762.
+ 
++config SENSORS_GSC
++	tristate "Gateworks System Controller"
++	depends on I2C
++	help
++	  If you say yes here you get support for the Gateworks System Controller.
++
++	  This driver can also be built as a module. If so, the module
++	  will be called gsc.
++
+ config SENSORS_GPIO_FAN
+ 	tristate "GPIO fan"
+ 	depends on GPIOLIB || COMPILE_TEST
+--- a/drivers/hwmon/Makefile
++++ b/drivers/hwmon/Makefile
+@@ -158,6 +158,7 @@ obj-$(CONFIG_SENSORS_W83L785TS)	+= w83l7
+ obj-$(CONFIG_SENSORS_W83L786NG)	+= w83l786ng.o
+ obj-$(CONFIG_SENSORS_WM831X)	+= wm831x-hwmon.o
+ obj-$(CONFIG_SENSORS_WM8350)	+= wm8350-hwmon.o
++obj-$(CONFIG_SENSORS_GSC)	+= gsc.o
+ 
+ obj-$(CONFIG_PMBUS)		+= pmbus/
+ 
+--- /dev/null
++++ b/drivers/hwmon/gsc.c
+@@ -0,0 +1,308 @@
++/*
++ * A hwmon driver for the Gateworks System Controller 
++ * Copyright (C) 2009 Gateworks Corporation
++ *
++ * Author: Chris Lang <clang@gateworks.com>
++ *
++ * This program is free software; you can redistribute it and/or modify
++ * it under the terms of the GNU General Public License,
++ * as published by the Free Software Foundation - version 2.
++ */
++
++#include <linux/module.h>
++#include <linux/i2c.h>
++#include <linux/hwmon.h>
++#include <linux/hwmon-sysfs.h>
++#include <linux/err.h>
++#include <linux/slab.h>
++
++#define DRV_VERSION "0.2"
++
++enum chips { gsp };
++
++/* AD7418 registers */
++#define GSP_REG_TEMP_IN		0x00
++#define GSP_REG_VIN		0x02
++#define GSP_REG_3P3		0x05
++#define GSP_REG_BAT		0x08
++#define GSP_REG_5P0		0x0b
++#define GSP_REG_CORE		0x0e
++#define GSP_REG_CPU1		0x11
++#define GSP_REG_CPU2		0x14
++#define GSP_REG_DRAM		0x17
++#define GSP_REG_EXT_BAT		0x1a
++#define GSP_REG_IO1		0x1d
++#define GSP_REG_IO2 		0x20
++#define GSP_REG_PCIE		0x23
++#define GSP_REG_CURRENT		0x26
++#define GSP_FAN_0		0x2C
++#define GSP_FAN_1		0x2E
++#define GSP_FAN_2		0x30
++#define GSP_FAN_3		0x32
++#define GSP_FAN_4		0x34
++#define GSP_FAN_5		0x36
++
++struct gsp_sensor_info {
++	const char* name;
++	int reg;
++};
++
++static const struct gsp_sensor_info gsp_sensors[] = {
++	{"temp", GSP_REG_TEMP_IN},
++	{"vin", GSP_REG_VIN},
++	{"3p3", GSP_REG_3P3},
++	{"bat", GSP_REG_BAT},
++	{"5p0", GSP_REG_5P0},
++	{"core", GSP_REG_CORE},
++	{"cpu1", GSP_REG_CPU1},
++	{"cpu2", GSP_REG_CPU2},
++	{"dram", GSP_REG_DRAM},
++	{"ext_bat", GSP_REG_EXT_BAT},
++	{"io1", GSP_REG_IO1},
++	{"io2", GSP_REG_IO2},
++	{"pci2", GSP_REG_PCIE},
++	{"current", GSP_REG_CURRENT},
++	{"fan_point0", GSP_FAN_0},
++	{"fan_point1", GSP_FAN_1},
++	{"fan_point2", GSP_FAN_2},
++	{"fan_point3", GSP_FAN_3},
++	{"fan_point4", GSP_FAN_4},
++	{"fan_point5", GSP_FAN_5},
++};
++
++struct gsp_data {
++	struct device		*hwmon_dev;
++	struct attribute_group	attrs;
++	enum chips		type;
++};
++
++static int gsp_probe(struct i2c_client *client,
++			const struct i2c_device_id *id);
++static int gsp_remove(struct i2c_client *client);
++
++static const struct i2c_device_id gsp_id[] = {
++	{ "gsp", 0 },
++	{ }
++};
++MODULE_DEVICE_TABLE(i2c, gsp_id);
++
++static struct i2c_driver gsp_driver = {
++	.driver = {
++		.name	= "gsp",
++	},
++	.probe		= gsp_probe,
++	.remove		= gsp_remove,
++	.id_table	= gsp_id,
++};
++
++/* All registers are word-sized, except for the configuration registers.
++ * AD7418 uses a high-byte first convention. Do NOT use those functions to
++ * access the configuration registers CONF and CONF2, as they are byte-sized.
++ */
++static inline int gsp_read(struct i2c_client *client, u8 reg)
++{
++	unsigned int adc = 0;
++	if (reg == GSP_REG_TEMP_IN || reg > GSP_REG_CURRENT)
++	{
++		adc |= i2c_smbus_read_byte_data(client, reg);
++		adc |= i2c_smbus_read_byte_data(client, reg + 1) << 8;
++		return adc;
++	}
++	else
++	{
++		adc |= i2c_smbus_read_byte_data(client, reg);
++		adc |= i2c_smbus_read_byte_data(client, reg + 1) << 8;
++		adc |= i2c_smbus_read_byte_data(client, reg + 2) << 16;
++		return adc;
++	}
++}
++
++static inline int gsp_write(struct i2c_client *client, u8 reg, u16 value)
++{
++	i2c_smbus_write_byte_data(client, reg, value & 0xff);
++	i2c_smbus_write_byte_data(client, reg + 1, ((value >> 8) & 0xff));
++	return 1;
++}
++
++static ssize_t show_adc(struct device *dev, struct device_attribute *devattr,
++			char *buf)
++{
++	struct sensor_device_attribute *attr = to_sensor_dev_attr(devattr);
++	struct i2c_client *client = to_i2c_client(dev);
++	return sprintf(buf, "%d\n", gsp_read(client, gsp_sensors[attr->index].reg));
++}
++
++static ssize_t show_label(struct device *dev,
++			struct device_attribute *devattr, char *buf)
++{
++	struct sensor_device_attribute *attr = to_sensor_dev_attr(devattr);
++
++	return sprintf(buf, "%s\n", gsp_sensors[attr->index].name);
++}
++
++static ssize_t store_fan(struct device *dev,
++			struct device_attribute *devattr, const char *buf, size_t count)
++{
++	u16 val;
++	struct sensor_device_attribute *attr = to_sensor_dev_attr(devattr);
++	struct i2c_client *client = to_i2c_client(dev);
++	val = simple_strtoul(buf, NULL, 10);
++	gsp_write(client, gsp_sensors[attr->index].reg, val);
++	return count;
++}
++
++static SENSOR_DEVICE_ATTR(temp0_input, S_IRUGO, show_adc, NULL, 0);
++static SENSOR_DEVICE_ATTR(temp0_label, S_IRUGO, show_label, NULL, 0);
++
++static SENSOR_DEVICE_ATTR(in0_input, S_IRUGO, show_adc, NULL, 1);
++static SENSOR_DEVICE_ATTR(in0_label, S_IRUGO, show_label, NULL, 1);
++static SENSOR_DEVICE_ATTR(in1_input, S_IRUGO, show_adc, NULL, 2);
++static SENSOR_DEVICE_ATTR(in1_label, S_IRUGO, show_label, NULL, 2);
++static SENSOR_DEVICE_ATTR(in2_input, S_IRUGO, show_adc, NULL, 3);
++static SENSOR_DEVICE_ATTR(in2_label, S_IRUGO, show_label, NULL, 3);
++static SENSOR_DEVICE_ATTR(in3_input, S_IRUGO, show_adc, NULL, 4);
++static SENSOR_DEVICE_ATTR(in3_label, S_IRUGO, show_label, NULL, 4);
++static SENSOR_DEVICE_ATTR(in4_input, S_IRUGO, show_adc, NULL, 5);
++static SENSOR_DEVICE_ATTR(in4_label, S_IRUGO, show_label, NULL, 5);
++static SENSOR_DEVICE_ATTR(in5_input, S_IRUGO, show_adc, NULL, 6);
++static SENSOR_DEVICE_ATTR(in5_label, S_IRUGO, show_label, NULL, 6);
++static SENSOR_DEVICE_ATTR(in6_input, S_IRUGO, show_adc, NULL, 7);
++static SENSOR_DEVICE_ATTR(in6_label, S_IRUGO, show_label, NULL, 7);
++static SENSOR_DEVICE_ATTR(in7_input, S_IRUGO, show_adc, NULL, 8);
++static SENSOR_DEVICE_ATTR(in7_label, S_IRUGO, show_label, NULL, 8);
++static SENSOR_DEVICE_ATTR(in8_input, S_IRUGO, show_adc, NULL, 9);
++static SENSOR_DEVICE_ATTR(in8_label, S_IRUGO, show_label, NULL, 9);
++static SENSOR_DEVICE_ATTR(in9_input, S_IRUGO, show_adc, NULL, 10);
++static SENSOR_DEVICE_ATTR(in9_label, S_IRUGO, show_label, NULL, 10);
++static SENSOR_DEVICE_ATTR(in10_input, S_IRUGO, show_adc, NULL, 11);
++static SENSOR_DEVICE_ATTR(in10_label, S_IRUGO, show_label, NULL, 11);
++static SENSOR_DEVICE_ATTR(in11_input, S_IRUGO, show_adc, NULL, 12);
++static SENSOR_DEVICE_ATTR(in11_label, S_IRUGO, show_label, NULL, 12);
++static SENSOR_DEVICE_ATTR(in12_input, S_IRUGO, show_adc, NULL, 13);
++static SENSOR_DEVICE_ATTR(in12_label, S_IRUGO, show_label, NULL, 13);
++
++static SENSOR_DEVICE_ATTR(fan0_point0, S_IRUGO | S_IWUSR, show_adc, store_fan, 14);
++static SENSOR_DEVICE_ATTR(fan0_point1, S_IRUGO | S_IWUSR, show_adc, store_fan, 15);
++static SENSOR_DEVICE_ATTR(fan0_point2, S_IRUGO | S_IWUSR, show_adc, store_fan, 16);
++static SENSOR_DEVICE_ATTR(fan0_point3, S_IRUGO | S_IWUSR, show_adc, store_fan, 17);
++static SENSOR_DEVICE_ATTR(fan0_point4, S_IRUGO | S_IWUSR, show_adc, store_fan, 18);
++static SENSOR_DEVICE_ATTR(fan0_point5, S_IRUGO | S_IWUSR, show_adc, store_fan, 19);
++
++static struct attribute *gsp_attributes[] = {
++	&sensor_dev_attr_temp0_input.dev_attr.attr,
++	&sensor_dev_attr_in0_input.dev_attr.attr,
++	&sensor_dev_attr_in1_input.dev_attr.attr,
++	&sensor_dev_attr_in2_input.dev_attr.attr,
++	&sensor_dev_attr_in3_input.dev_attr.attr,
++	&sensor_dev_attr_in4_input.dev_attr.attr,
++	&sensor_dev_attr_in5_input.dev_attr.attr,
++	&sensor_dev_attr_in6_input.dev_attr.attr,
++	&sensor_dev_attr_in7_input.dev_attr.attr,
++	&sensor_dev_attr_in8_input.dev_attr.attr,
++	&sensor_dev_attr_in9_input.dev_attr.attr,
++	&sensor_dev_attr_in10_input.dev_attr.attr,
++	&sensor_dev_attr_in11_input.dev_attr.attr,
++	&sensor_dev_attr_in12_input.dev_attr.attr,
++
++	&sensor_dev_attr_temp0_label.dev_attr.attr,
++	&sensor_dev_attr_in0_label.dev_attr.attr,
++	&sensor_dev_attr_in1_label.dev_attr.attr,
++	&sensor_dev_attr_in2_label.dev_attr.attr,
++	&sensor_dev_attr_in3_label.dev_attr.attr,
++	&sensor_dev_attr_in4_label.dev_attr.attr,
++	&sensor_dev_attr_in5_label.dev_attr.attr,
++	&sensor_dev_attr_in6_label.dev_attr.attr,
++	&sensor_dev_attr_in7_label.dev_attr.attr,
++	&sensor_dev_attr_in8_label.dev_attr.attr,
++	&sensor_dev_attr_in9_label.dev_attr.attr,
++	&sensor_dev_attr_in10_label.dev_attr.attr,
++	&sensor_dev_attr_in11_label.dev_attr.attr,
++	&sensor_dev_attr_in12_label.dev_attr.attr,
++
++	&sensor_dev_attr_fan0_point0.dev_attr.attr,
++	&sensor_dev_attr_fan0_point1.dev_attr.attr,
++	&sensor_dev_attr_fan0_point2.dev_attr.attr,
++	&sensor_dev_attr_fan0_point3.dev_attr.attr,
++	&sensor_dev_attr_fan0_point4.dev_attr.attr,
++	&sensor_dev_attr_fan0_point5.dev_attr.attr,
++	NULL
++};
++
++
++static int gsp_probe(struct i2c_client *client,
++			 const struct i2c_device_id *id)
++{
++	struct i2c_adapter *adapter = client->adapter;
++	struct gsp_data *data;
++	int err;
++
++	if (!i2c_check_functionality(adapter, I2C_FUNC_SMBUS_BYTE_DATA |
++					I2C_FUNC_SMBUS_WORD_DATA)) {
++		err = -EOPNOTSUPP;
++		goto exit;
++	}
++
++	if (!(data = kzalloc(sizeof(struct gsp_data), GFP_KERNEL))) {
++		err = -ENOMEM;
++		goto exit;
++	}
++
++	i2c_set_clientdata(client, data);
++
++	data->type = id->driver_data;
++
++	switch (data->type) {
++	case 0:
++		data->attrs.attrs = gsp_attributes;
++		break;
++	}
++
++	dev_info(&client->dev, "%s chip found\n", client->name);
++
++	/* Register sysfs hooks */
++	if ((err = sysfs_create_group(&client->dev.kobj, &data->attrs)))
++		goto exit_free;
++
++	data->hwmon_dev = hwmon_device_register(&client->dev);
++	if (IS_ERR(data->hwmon_dev)) {
++		err = PTR_ERR(data->hwmon_dev);
++		goto exit_remove;
++	}
++
++	return 0;
++
++exit_remove:
++	sysfs_remove_group(&client->dev.kobj, &data->attrs);
++exit_free:
++	kfree(data);
++exit:
++	return err;
++}
++
++static int gsp_remove(struct i2c_client *client)
++{
++	struct gsp_data *data = i2c_get_clientdata(client);
++	hwmon_device_unregister(data->hwmon_dev);
++	sysfs_remove_group(&client->dev.kobj, &data->attrs);
++	kfree(data);
++	return 0;
++}
++
++static int __init gsp_init(void)
++{
++	return i2c_add_driver(&gsp_driver);
++}
++
++static void __exit gsp_exit(void)
++{
++	i2c_del_driver(&gsp_driver);
++}
++
++module_init(gsp_init);
++module_exit(gsp_exit);
++
++MODULE_AUTHOR("Chris Lang <clang@gateworks.com>");
++MODULE_DESCRIPTION("GSC HWMON driver");
++MODULE_LICENSE("GPL");
++MODULE_VERSION(DRV_VERSION);
++
diff --git a/target/linux/generic/patches-4.3/890-8250_optional_sysrq.patch b/target/linux/generic/patches-4.3/890-8250_optional_sysrq.patch
new file mode 100644
index 0000000..525a7b9
--- /dev/null
+++ b/target/linux/generic/patches-4.3/890-8250_optional_sysrq.patch
@@ -0,0 +1,24 @@
+--- a/drivers/tty/serial/8250/8250_port.c
++++ b/drivers/tty/serial/8250/8250_port.c
+@@ -15,7 +15,7 @@
+  *  membase is an 'ioremapped' cookie.
+  */
+ 
+-#if defined(CONFIG_SERIAL_8250_CONSOLE) && defined(CONFIG_MAGIC_SYSRQ)
++#if defined(CONFIG_SERIAL_8250_SYSRQ) && defined(CONFIG_MAGIC_SYSRQ)
+ #define SUPPORT_SYSRQ
+ #endif
+ 
+--- a/drivers/tty/serial/8250/Kconfig
++++ b/drivers/tty/serial/8250/Kconfig
+@@ -91,6 +91,10 @@ config SERIAL_8250_CONSOLE
+ 
+ 	  If unsure, say N.
+ 
++config SERIAL_8250_SYSRQ
++	bool "Magic sysrq support on 8250/16550 devices"
++	depends on SERIAL_8250_CONSOLE
++
+ config SERIAL_8250_GSC
+ 	tristate
+ 	depends on SERIAL_8250 && GSC
diff --git a/target/linux/generic/patches-4.3/900-slab_maxsize.patch b/target/linux/generic/patches-4.3/900-slab_maxsize.patch
new file mode 100644
index 0000000..10133f2
--- /dev/null
+++ b/target/linux/generic/patches-4.3/900-slab_maxsize.patch
@@ -0,0 +1,13 @@
+--- a/include/linux/slab.h
++++ b/include/linux/slab.h
+@@ -171,8 +171,8 @@ size_t ksize(const void *);
+  * to do various tricks to work around compiler limitations in order to
+  * ensure proper constant folding.
+  */
+-#define KMALLOC_SHIFT_HIGH	((MAX_ORDER + PAGE_SHIFT - 1) <= 25 ? \
+-				(MAX_ORDER + PAGE_SHIFT - 1) : 25)
++#define KMALLOC_SHIFT_HIGH	((MAX_ORDER + PAGE_SHIFT - 1) <= 17 ? \
++				(MAX_ORDER + PAGE_SHIFT - 1) : 17)
+ #define KMALLOC_SHIFT_MAX	KMALLOC_SHIFT_HIGH
+ #ifndef KMALLOC_SHIFT_LOW
+ #define KMALLOC_SHIFT_LOW	5
diff --git a/target/linux/generic/patches-4.3/901-debloat_sock_diag.patch b/target/linux/generic/patches-4.3/901-debloat_sock_diag.patch
new file mode 100644
index 0000000..bf03c39
--- /dev/null
+++ b/target/linux/generic/patches-4.3/901-debloat_sock_diag.patch
@@ -0,0 +1,79 @@
+--- a/net/Kconfig
++++ b/net/Kconfig
+@@ -92,6 +92,9 @@ source "net/netlabel/Kconfig"
+ 
+ endif # if INET
+ 
++config SOCK_DIAG
++	bool
++
+ config NETWORK_SECMARK
+ 	bool "Security Marking"
+ 	help
+--- a/net/core/Makefile
++++ b/net/core/Makefile
+@@ -9,8 +9,9 @@ obj-$(CONFIG_SYSCTL) += sysctl_net_core.
+ 
+ obj-y		     += dev.o ethtool.o dev_addr_lists.o dst.o netevent.o \
+ 			neighbour.o rtnetlink.o utils.o link_watch.o filter.o \
+-			sock_diag.o dev_ioctl.o tso.o
++			dev_ioctl.o tso.o
+ 
++obj-$(CONFIG_SOCK_DIAG) += sock_diag.o
+ obj-$(CONFIG_XFRM) += flow.o
+ obj-y += net-sysfs.o
+ obj-$(CONFIG_PROC_FS) += net-procfs.o
+--- a/net/core/sock.c
++++ b/net/core/sock.c
+@@ -1454,9 +1454,11 @@ void sk_destruct(struct sock *sk)
+ 
+ static void __sk_free(struct sock *sk)
+ {
++#ifdef CONFIG_SOCK_DIAG
+ 	if (unlikely(sock_diag_has_destroy_listeners(sk) && sk->sk_net_refcnt))
+ 		sock_diag_broadcast_destroy(sk);
+ 	else
++#endif
+ 		sk_destruct(sk);
+ }
+ 
+--- a/net/ipv4/Kconfig
++++ b/net/ipv4/Kconfig
+@@ -414,6 +414,7 @@ config INET_LRO
+ 
+ config INET_DIAG
+ 	tristate "INET: socket monitoring interface"
++	select SOCK_DIAG
+ 	default y
+ 	---help---
+ 	  Support for INET (TCP, DCCP, etc) socket monitoring interface used by
+--- a/net/unix/Kconfig
++++ b/net/unix/Kconfig
+@@ -22,6 +22,7 @@ config UNIX
+ config UNIX_DIAG
+ 	tristate "UNIX: socket monitoring interface"
+ 	depends on UNIX
++	select SOCK_DIAG
+ 	default n
+ 	---help---
+ 	  Support for UNIX socket monitoring interface used by the ss tool.
+--- a/net/netlink/Kconfig
++++ b/net/netlink/Kconfig
+@@ -13,6 +13,7 @@ config NETLINK_MMAP
+ 
+ config NETLINK_DIAG
+ 	tristate "NETLINK: socket monitoring interface"
++	select SOCK_DIAG
+ 	default n
+ 	---help---
+ 	  Support for NETLINK socket monitoring interface used by the ss tool.
+--- a/net/packet/Kconfig
++++ b/net/packet/Kconfig
+@@ -18,6 +18,7 @@ config PACKET
+ config PACKET_DIAG
+ 	tristate "Packet: sockets monitoring interface"
+ 	depends on PACKET
++	select SOCK_DIAG
+ 	default n
+ 	---help---
+ 	  Support for PF_PACKET sockets monitoring interface used by the ss tool.
diff --git a/target/linux/generic/patches-4.3/902-debloat_proc.patch b/target/linux/generic/patches-4.3/902-debloat_proc.patch
new file mode 100644
index 0000000..0d409b6
--- /dev/null
+++ b/target/linux/generic/patches-4.3/902-debloat_proc.patch
@@ -0,0 +1,341 @@
+--- a/fs/locks.c
++++ b/fs/locks.c
+@@ -2675,6 +2675,8 @@ static const struct file_operations proc
+ 
+ static int __init proc_locks_init(void)
+ {
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return 0;
+ 	proc_create("locks", 0, NULL, &proc_locks_operations);
+ 	return 0;
+ }
+--- a/fs/proc/Kconfig
++++ b/fs/proc/Kconfig
+@@ -81,3 +81,8 @@ config PROC_CHILDREN
+ 
+ 	  Say Y if you are running any user-space software which takes benefit from
+ 	  this interface. For example, rkt is such a piece of software.
++
++config PROC_STRIPPED
++	default n
++	depends on EXPERT
++	bool "Strip non-essential /proc functionality to reduce code size"
+--- a/fs/proc/consoles.c
++++ b/fs/proc/consoles.c
+@@ -106,6 +106,9 @@ static const struct file_operations proc
+ 
+ static int __init proc_consoles_init(void)
+ {
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return 0;
++
+ 	proc_create("consoles", 0, NULL, &proc_consoles_operations);
+ 	return 0;
+ }
+--- a/fs/proc/proc_tty.c
++++ b/fs/proc/proc_tty.c
+@@ -143,7 +143,10 @@ static const struct file_operations proc
+ void proc_tty_register_driver(struct tty_driver *driver)
+ {
+ 	struct proc_dir_entry *ent;
+-		
++
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return;
++
+ 	if (!driver->driver_name || driver->proc_entry ||
+ 	    !driver->ops->proc_fops)
+ 		return;
+@@ -160,6 +163,9 @@ void proc_tty_unregister_driver(struct t
+ {
+ 	struct proc_dir_entry *ent;
+ 
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return;
++
+ 	ent = driver->proc_entry;
+ 	if (!ent)
+ 		return;
+@@ -174,6 +180,9 @@ void proc_tty_unregister_driver(struct t
+  */
+ void __init proc_tty_init(void)
+ {
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return;
++
+ 	if (!proc_mkdir("tty", NULL))
+ 		return;
+ 	proc_mkdir("tty/ldisc", NULL);	/* Preserved: it's userspace visible */
+--- a/kernel/exec_domain.c
++++ b/kernel/exec_domain.c
+@@ -41,6 +41,8 @@ static const struct file_operations exec
+ 
+ static int __init proc_execdomains_init(void)
+ {
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return 0;
+ 	proc_create("execdomains", 0, NULL, &execdomains_proc_fops);
+ 	return 0;
+ }
+--- a/kernel/irq/proc.c
++++ b/kernel/irq/proc.c
+@@ -327,6 +327,9 @@ void register_irq_proc(unsigned int irq,
+ 	static DEFINE_MUTEX(register_lock);
+ 	char name [MAX_NAMELEN];
+ 
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED) && !IS_ENABLED(CONFIG_SMP))
++		return;
++
+ 	if (!root_irq_dir || (desc->irq_data.chip == &no_irq_chip))
+ 		return;
+ 
+@@ -376,6 +379,9 @@ void unregister_irq_proc(unsigned int ir
+ {
+ 	char name [MAX_NAMELEN];
+ 
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED) && !IS_ENABLED(CONFIG_SMP))
++		return;
++
+ 	if (!root_irq_dir || !desc->dir)
+ 		return;
+ #ifdef CONFIG_SMP
+@@ -411,6 +417,9 @@ void init_irq_proc(void)
+ 	unsigned int irq;
+ 	struct irq_desc *desc;
+ 
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED) && !IS_ENABLED(CONFIG_SMP))
++		return;
++
+ 	/* create /proc/irq */
+ 	root_irq_dir = proc_mkdir("irq", NULL);
+ 	if (!root_irq_dir)
+--- a/kernel/time/timer_list.c
++++ b/kernel/time/timer_list.c
+@@ -393,6 +393,8 @@ static int __init init_timer_list_procfs
+ {
+ 	struct proc_dir_entry *pe;
+ 
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return 0;
+ 	pe = proc_create("timer_list", 0444, NULL, &timer_list_fops);
+ 	if (!pe)
+ 		return -ENOMEM;
+--- a/mm/vmalloc.c
++++ b/mm/vmalloc.c
+@@ -2683,6 +2683,8 @@ static const struct file_operations proc
+ 
+ static int __init proc_vmalloc_init(void)
+ {
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return 0;
+ 	proc_create("vmallocinfo", S_IRUSR, NULL, &proc_vmalloc_operations);
+ 	return 0;
+ }
+--- a/mm/vmstat.c
++++ b/mm/vmstat.c
+@@ -1529,10 +1529,12 @@ static int __init setup_vmstat(void)
+ 	cpu_notifier_register_done();
+ #endif
+ #ifdef CONFIG_PROC_FS
+-	proc_create("buddyinfo", S_IRUGO, NULL, &fragmentation_file_operations);
+-	proc_create("pagetypeinfo", S_IRUGO, NULL, &pagetypeinfo_file_ops);
++	if (!IS_ENABLED(CONFIG_PROC_STRIPPED)) {
++		proc_create("buddyinfo", S_IRUGO, NULL, &fragmentation_file_operations);
++		proc_create("pagetypeinfo", S_IRUGO, NULL, &pagetypeinfo_file_ops);
++		proc_create("zoneinfo", S_IRUGO, NULL, &proc_zoneinfo_file_operations);
++	}
+ 	proc_create("vmstat", S_IRUGO, NULL, &proc_vmstat_file_operations);
+-	proc_create("zoneinfo", S_IRUGO, NULL, &proc_zoneinfo_file_operations);
+ #endif
+ 	return 0;
+ }
+--- a/net/8021q/vlanproc.c
++++ b/net/8021q/vlanproc.c
+@@ -127,6 +127,9 @@ void vlan_proc_cleanup(struct net *net)
+ {
+ 	struct vlan_net *vn = net_generic(net, vlan_net_id);
+ 
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return;
++
+ 	if (vn->proc_vlan_conf)
+ 		remove_proc_entry(name_conf, vn->proc_vlan_dir);
+ 
+@@ -146,6 +149,9 @@ int __net_init vlan_proc_init(struct net
+ {
+ 	struct vlan_net *vn = net_generic(net, vlan_net_id);
+ 
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return 0;
++
+ 	vn->proc_vlan_dir = proc_net_mkdir(net, name_root, net->proc_net);
+ 	if (!vn->proc_vlan_dir)
+ 		goto err;
+--- a/net/core/sock.c
++++ b/net/core/sock.c
+@@ -2969,6 +2969,8 @@ static __net_initdata struct pernet_oper
+ 
+ static int __init proto_init(void)
+ {
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return 0;
+ 	return register_pernet_subsys(&proto_net_ops);
+ }
+ 
+--- a/net/ipv4/fib_trie.c
++++ b/net/ipv4/fib_trie.c
+@@ -2646,10 +2646,12 @@ static const struct file_operations fib_
+ 
+ int __net_init fib_proc_init(struct net *net)
+ {
+-	if (!proc_create("fib_trie", S_IRUGO, net->proc_net, &fib_trie_fops))
++	if (!IS_ENABLED(CONFIG_PROC_STRIPPED) &&
++		!proc_create("fib_trie", S_IRUGO, net->proc_net, &fib_trie_fops))
+ 		goto out1;
+ 
+-	if (!proc_create("fib_triestat", S_IRUGO, net->proc_net,
++	if (!IS_ENABLED(CONFIG_PROC_STRIPPED) &&
++		!proc_create("fib_triestat", S_IRUGO, net->proc_net,
+ 			 &fib_triestat_fops))
+ 		goto out2;
+ 
+@@ -2659,17 +2661,21 @@ int __net_init fib_proc_init(struct net
+ 	return 0;
+ 
+ out3:
+-	remove_proc_entry("fib_triestat", net->proc_net);
++	if (!IS_ENABLED(CONFIG_PROC_STRIPPED))
++		remove_proc_entry("fib_triestat", net->proc_net);
+ out2:
+-	remove_proc_entry("fib_trie", net->proc_net);
++	if (!IS_ENABLED(CONFIG_PROC_STRIPPED))
++		remove_proc_entry("fib_trie", net->proc_net);
+ out1:
+ 	return -ENOMEM;
+ }
+ 
+ void __net_exit fib_proc_exit(struct net *net)
+ {
+-	remove_proc_entry("fib_trie", net->proc_net);
+-	remove_proc_entry("fib_triestat", net->proc_net);
++	if (!IS_ENABLED(CONFIG_PROC_STRIPPED)) {
++		remove_proc_entry("fib_trie", net->proc_net);
++		remove_proc_entry("fib_triestat", net->proc_net);
++	}
+ 	remove_proc_entry("route", net->proc_net);
+ }
+ 
+--- a/net/ipv4/proc.c
++++ b/net/ipv4/proc.c
+@@ -539,6 +539,9 @@ static __net_initdata struct pernet_oper
+ 
+ int __init ip_misc_proc_init(void)
+ {
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return 0;
++
+ 	return register_pernet_subsys(&ip_proc_ops);
+ }
+ 
+--- a/net/ipv4/route.c
++++ b/net/ipv4/route.c
+@@ -419,6 +419,9 @@ static struct pernet_operations ip_rt_pr
+ 
+ static int __init ip_rt_proc_init(void)
+ {
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return 0;
++
+ 	return register_pernet_subsys(&ip_rt_proc_ops);
+ }
+ 
+--- a/ipc/msg.c
++++ b/ipc/msg.c
+@@ -1068,6 +1068,9 @@ void __init msg_init(void)
+ {
+ 	msg_init_ns(&init_ipc_ns);
+ 
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return;
++
+ 	ipc_init_proc_interface("sysvipc/msg",
+ 				"       key      msqid perms      cbytes       qnum lspid lrpid   uid   gid  cuid  cgid      stime      rtime      ctime\n",
+ 				IPC_MSG_IDS, sysvipc_msg_proc_show);
+--- a/ipc/sem.c
++++ b/ipc/sem.c
+@@ -191,6 +191,8 @@ void sem_exit_ns(struct ipc_namespace *n
+ void __init sem_init(void)
+ {
+ 	sem_init_ns(&init_ipc_ns);
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return;
+ 	ipc_init_proc_interface("sysvipc/sem",
+ 				"       key      semid perms      nsems   uid   gid  cuid  cgid      otime      ctime\n",
+ 				IPC_SEM_IDS, sysvipc_sem_proc_show);
+--- a/ipc/shm.c
++++ b/ipc/shm.c
+@@ -118,6 +118,8 @@ pure_initcall(ipc_ns_init);
+ 
+ void __init shm_init(void)
+ {
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return;
+ 	ipc_init_proc_interface("sysvipc/shm",
+ #if BITS_PER_LONG <= 32
+ 				"       key      shmid perms       size  cpid  lpid nattch   uid   gid  cuid  cgid      atime      dtime      ctime        rss       swap\n",
+--- a/ipc/util.c
++++ b/ipc/util.c
+@@ -121,6 +121,9 @@ void __init ipc_init_proc_interface(cons
+ 	struct proc_dir_entry *pde;
+ 	struct ipc_proc_iface *iface;
+ 
++	if (IS_ENABLED(CONFIG_PROC_STRIPPED))
++		return;
++
+ 	iface = kmalloc(sizeof(*iface), GFP_KERNEL);
+ 	if (!iface)
+ 		return;
+--- a/net/core/net-procfs.c
++++ b/net/core/net-procfs.c
+@@ -318,10 +318,12 @@ static int __net_init dev_proc_net_init(
+ 
+ 	if (!proc_create("dev", S_IRUGO, net->proc_net, &dev_seq_fops))
+ 		goto out;
+-	if (!proc_create("softnet_stat", S_IRUGO, net->proc_net,
++	if (!IS_ENABLED(CONFIG_PROC_STRIPPED) &&
++		!proc_create("softnet_stat", S_IRUGO, net->proc_net,
+ 			 &softnet_seq_fops))
+ 		goto out_dev;
+-	if (!proc_create("ptype", S_IRUGO, net->proc_net, &ptype_seq_fops))
++	if (!IS_ENABLED(CONFIG_PROC_STRIPPED) &&
++		!proc_create("ptype", S_IRUGO, net->proc_net, &ptype_seq_fops))
+ 		goto out_softnet;
+ 
+ 	if (wext_proc_init(net))
+@@ -330,9 +332,11 @@ static int __net_init dev_proc_net_init(
+ out:
+ 	return rc;
+ out_ptype:
+-	remove_proc_entry("ptype", net->proc_net);
++	if (!IS_ENABLED(CONFIG_PROC_STRIPPED))
++		remove_proc_entry("ptype", net->proc_net);
+ out_softnet:
+-	remove_proc_entry("softnet_stat", net->proc_net);
++	if (!IS_ENABLED(CONFIG_PROC_STRIPPED))
++		remove_proc_entry("softnet_stat", net->proc_net);
+ out_dev:
+ 	remove_proc_entry("dev", net->proc_net);
+ 	goto out;
+@@ -342,8 +346,10 @@ static void __net_exit dev_proc_net_exit
+ {
+ 	wext_proc_exit(net);
+ 
+-	remove_proc_entry("ptype", net->proc_net);
+-	remove_proc_entry("softnet_stat", net->proc_net);
++	if (!IS_ENABLED(CONFIG_PROC_STRIPPED)) {
++		remove_proc_entry("ptype", net->proc_net);
++		remove_proc_entry("softnet_stat", net->proc_net);
++	}
+ 	remove_proc_entry("dev", net->proc_net);
+ }
+ 
diff --git a/target/linux/generic/patches-4.3/903-debloat_direct_io.patch b/target/linux/generic/patches-4.3/903-debloat_direct_io.patch
new file mode 100644
index 0000000..2ff3093
--- /dev/null
+++ b/target/linux/generic/patches-4.3/903-debloat_direct_io.patch
@@ -0,0 +1,80 @@
+--- a/fs/Kconfig
++++ b/fs/Kconfig
+@@ -68,6 +68,11 @@ config FILE_LOCKING
+           for filesystems like NFS and for the flock() system
+           call. Disabling this option saves about 11k.
+ 
++config DIRECT_IO
++	bool "Enable O_DIRECT support" if EXPERT
++	depends on BLOCK
++	default y
++
+ source "fs/notify/Kconfig"
+ 
+ source "fs/quota/Kconfig"
+--- a/fs/Makefile
++++ b/fs/Makefile
+@@ -14,7 +14,8 @@ obj-y :=	open.o read_write.o file_table.
+ 		stack.o fs_struct.o statfs.o fs_pin.o nsfs.o
+ 
+ ifeq ($(CONFIG_BLOCK),y)
+-obj-y +=	buffer.o block_dev.o direct-io.o mpage.o
++obj-y +=	buffer.o block_dev.o mpage.o
++obj-$(CONFIG_DIRECT_IO) += direct-io.o
+ else
+ obj-y +=	no-block.o
+ endif
+--- a/include/linux/fs.h
++++ b/include/linux/fs.h
+@@ -2695,6 +2695,7 @@ enum {
+ 	DIO_SKIP_DIO_COUNT = 0x08,
+ };
+ 
++#ifdef CONFIG_DIRECT_IO
+ void dio_end_io(struct bio *bio, int error);
+ 
+ ssize_t __blockdev_direct_IO(struct kiocb *iocb, struct inode *inode,
+@@ -2702,6 +2703,18 @@ ssize_t __blockdev_direct_IO(struct kioc
+ 			     loff_t offset, get_block_t get_block,
+ 			     dio_iodone_t end_io, dio_submit_t submit_io,
+ 			     int flags);
++#else
++static inline void dio_end_io(struct bio *bio, int error)
++{
++}
++static inline ssize_t __blockdev_direct_IO(struct kiocb *iocb, struct inode *inode,
++	struct block_device *bdev, struct iov_iter *iter, loff_t offset,
++	get_block_t get_block, dio_iodone_t end_io,
++	dio_submit_t submit_io,	int flags)
++{
++	return -EOPNOTSUPP;
++}
++#endif
+ 
+ static inline ssize_t blockdev_direct_IO(struct kiocb *iocb,
+ 					 struct inode *inode,
+--- a/fs/fcntl.c
++++ b/fs/fcntl.c
+@@ -52,8 +52,10 @@ static int setfl(int fd, struct file * f
+ 		   arg |= O_NONBLOCK;
+ 
+ 	if (arg & O_DIRECT) {
++#ifdef CONFIG_DIRECT_IO
+ 		if (!filp->f_mapping || !filp->f_mapping->a_ops ||
+ 			!filp->f_mapping->a_ops->direct_IO)
++#endif
+ 				return -EINVAL;
+ 	}
+ 
+--- a/fs/open.c
++++ b/fs/open.c
+@@ -673,7 +673,9 @@ int open_check_o_direct(struct file *f)
+ {
+ 	/* NB: we're sure to have correct a_ops only after f_op->open */
+ 	if (f->f_flags & O_DIRECT) {
++#ifdef CONFIG_DIRECT_IO
+ 		if (!f->f_mapping->a_ops || !f->f_mapping->a_ops->direct_IO)
++#endif
+ 			return -EINVAL;
+ 	}
+ 	return 0;
diff --git a/target/linux/generic/patches-4.3/910-kobject_uevent.patch b/target/linux/generic/patches-4.3/910-kobject_uevent.patch
new file mode 100644
index 0000000..a2c935f
--- /dev/null
+++ b/target/linux/generic/patches-4.3/910-kobject_uevent.patch
@@ -0,0 +1,21 @@
+--- a/lib/kobject_uevent.c
++++ b/lib/kobject_uevent.c
+@@ -52,6 +52,18 @@ static const char *kobject_actions[] = {
+ 	[KOBJ_OFFLINE] =	"offline",
+ };
+ 
++u64 uevent_next_seqnum(void)
++{
++	u64 seq;
++
++	mutex_lock(&uevent_sock_mutex);
++	seq = ++uevent_seqnum;
++	mutex_unlock(&uevent_sock_mutex);
++
++	return seq;
++}
++EXPORT_SYMBOL_GPL(uevent_next_seqnum);
++
+ /**
+  * kobject_action_type - translate action string to numeric type
+  *
diff --git a/target/linux/generic/patches-4.3/911-kobject_add_broadcast_uevent.patch b/target/linux/generic/patches-4.3/911-kobject_add_broadcast_uevent.patch
new file mode 100644
index 0000000..a3401ff
--- /dev/null
+++ b/target/linux/generic/patches-4.3/911-kobject_add_broadcast_uevent.patch
@@ -0,0 +1,65 @@
+--- a/include/linux/kobject.h
++++ b/include/linux/kobject.h
+@@ -32,6 +32,8 @@
+ #define UEVENT_NUM_ENVP			32	/* number of env pointers */
+ #define UEVENT_BUFFER_SIZE		2048	/* buffer for the variables */
+ 
++struct sk_buff;
++
+ #ifdef CONFIG_UEVENT_HELPER
+ /* path to the userspace helper executed on an event */
+ extern char uevent_helper[];
+@@ -222,4 +224,7 @@ int add_uevent_var(struct kobj_uevent_en
+ int kobject_action_type(const char *buf, size_t count,
+ 			enum kobject_action *type);
+ 
++int broadcast_uevent(struct sk_buff *skb, __u32 pid, __u32 group,
++		     gfp_t allocation);
++
+ #endif /* _KOBJECT_H_ */
+--- a/lib/kobject_uevent.c
++++ b/lib/kobject_uevent.c
+@@ -423,6 +423,43 @@ int add_uevent_var(struct kobj_uevent_en
+ EXPORT_SYMBOL_GPL(add_uevent_var);
+ 
+ #if defined(CONFIG_NET)
++int broadcast_uevent(struct sk_buff *skb, __u32 pid, __u32 group,
++		     gfp_t allocation)
++{
++	struct uevent_sock *ue_sk;
++	int err = 0;
++
++	/* send netlink message */
++	mutex_lock(&uevent_sock_mutex);
++	list_for_each_entry(ue_sk, &uevent_sock_list, list) {
++		struct sock *uevent_sock = ue_sk->sk;
++		struct sk_buff *skb2;
++
++		skb2 = skb_clone(skb, allocation);
++		if (!skb2)
++			break;
++
++		err = netlink_broadcast(uevent_sock, skb2, pid, group,
++					allocation);
++		if (err)
++			break;
++	}
++	mutex_unlock(&uevent_sock_mutex);
++
++	kfree_skb(skb);
++	return err;
++}
++#else
++int broadcast_uevent(struct sk_buff *skb, __u32 pid, __u32 group,
++		     gfp_t allocation)
++{
++	kfree_skb(skb);
++	return 0;
++}
++#endif
++EXPORT_SYMBOL_GPL(broadcast_uevent);
++
++#if defined(CONFIG_NET)
+ static int uevent_net_init(struct net *net)
+ {
+ 	struct uevent_sock *ue_sk;
diff --git a/target/linux/generic/patches-4.3/921-use_preinit_as_init.patch b/target/linux/generic/patches-4.3/921-use_preinit_as_init.patch
new file mode 100644
index 0000000..1f4e632
--- /dev/null
+++ b/target/linux/generic/patches-4.3/921-use_preinit_as_init.patch
@@ -0,0 +1,12 @@
+--- a/init/main.c
++++ b/init/main.c
+@@ -964,7 +964,8 @@ static int __ref kernel_init(void *unuse
+ 		panic("Requested init %s failed (error %d).",
+ 		      execute_command, ret);
+ 	}
+-	if (!try_to_run_init_process("/sbin/init") ||
++	if (!try_to_run_init_process("/etc/preinit") ||
++	    !try_to_run_init_process("/sbin/init") ||
+ 	    !try_to_run_init_process("/etc/init") ||
+ 	    !try_to_run_init_process("/bin/init") ||
+ 	    !try_to_run_init_process("/bin/sh"))
diff --git a/target/linux/generic/patches-4.3/922-always-create-console-node-in-initramfs.patch b/target/linux/generic/patches-4.3/922-always-create-console-node-in-initramfs.patch
new file mode 100644
index 0000000..988de35
--- /dev/null
+++ b/target/linux/generic/patches-4.3/922-always-create-console-node-in-initramfs.patch
@@ -0,0 +1,30 @@
+--- a/scripts/gen_initramfs_list.sh
++++ b/scripts/gen_initramfs_list.sh
+@@ -59,6 +59,18 @@ default_initramfs() {
+ 	EOF
+ }
+ 
++list_openwrt_initramfs() {
++	:
++}
++
++openwrt_initramfs() {
++	# make sure that /dev/console exists
++	cat <<-EOF >> ${output}
++		dir /dev 0755 0 0
++		nod /dev/console 0600 0 0 c 5 1
++	EOF
++}
++
+ filetype() {
+ 	local argv1="$1"
+ 
+@@ -177,6 +189,8 @@ dir_filelist() {
+ 	if [  "$(echo "${dirlist}" | wc -l)" -gt 1 ]; then
+ 		${dep_list}print_mtime "$1"
+ 
++		${dep_list}openwrt_initramfs
++
+ 		echo "${dirlist}" | \
+ 		while read x; do
+ 			${dep_list}parse ${x}
diff --git a/target/linux/generic/patches-4.3/930-crashlog.patch b/target/linux/generic/patches-4.3/930-crashlog.patch
new file mode 100644
index 0000000..bb6805b
--- /dev/null
+++ b/target/linux/generic/patches-4.3/930-crashlog.patch
@@ -0,0 +1,276 @@
+--- /dev/null
++++ b/include/linux/crashlog.h
+@@ -0,0 +1,17 @@
++#ifndef __CRASHLOG_H
++#define __CRASHLOG_H
++
++#ifdef CONFIG_CRASHLOG
++void crashlog_init_bootmem(struct bootmem_data *bdata);
++void crashlog_init_memblock(phys_addr_t addr, phys_addr_t size);
++#else
++static inline void crashlog_init_bootmem(struct bootmem_data *bdata)
++{
++}
++
++static inline void crashlog_init_memblock(phys_addr_t addr, phys_addr_t size)
++{
++}
++#endif
++
++#endif
+--- a/init/Kconfig
++++ b/init/Kconfig
+@@ -1286,6 +1286,10 @@ config RELAY
+ 
+ 	  If unsure, say N.
+ 
++config CRASHLOG
++	bool "Crash logging"
++	depends on (!NO_BOOTMEM || HAVE_MEMBLOCK) && !(ARM || SPARC || PPC)
++
+ config BLK_DEV_INITRD
+ 	bool "Initial RAM filesystem and RAM disk (initramfs/initrd) support"
+ 	depends on BROKEN || !FRV
+--- a/kernel/Makefile
++++ b/kernel/Makefile
+@@ -103,6 +103,7 @@ obj-$(CONFIG_TORTURE_TEST) += torture.o
+ obj-$(CONFIG_MEMBARRIER) += membarrier.o
+ 
+ obj-$(CONFIG_HAS_IOMEM) += memremap.o
++obj-$(CONFIG_CRASHLOG) += crashlog.o
+ 
+ $(obj)/configs.o: $(obj)/config_data.h
+ 
+--- /dev/null
++++ b/kernel/crashlog.c
+@@ -0,0 +1,181 @@
++/*
++ * Crash information logger
++ * Copyright (C) 2010 Felix Fietkau <nbd@openwrt.org>
++ *
++ * Based on ramoops.c
++ *   Copyright (C) 2010 Marco Stornelli <marco.stornelli@gmail.com>
++ *
++ * This program is free software; you can redistribute it and/or
++ * modify it under the terms of the GNU General Public License
++ * version 2 as published by the Free Software Foundation.
++ *
++ * This program is distributed in the hope that it will be useful, but
++ * WITHOUT ANY WARRANTY; without even the implied warranty of
++ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
++ * General Public License for more details.
++ *
++ * You should have received a copy of the GNU General Public License
++ * along with this program; if not, write to the Free Software
++ * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA
++ * 02110-1301 USA
++ *
++ */
++
++#include <linux/module.h>
++#include <linux/bootmem.h>
++#include <linux/memblock.h>
++#include <linux/debugfs.h>
++#include <linux/crashlog.h>
++#include <linux/kmsg_dump.h>
++#include <linux/module.h>
++#include <linux/pfn.h>
++#include <asm/io.h>
++
++#define CRASHLOG_PAGES	4
++#define CRASHLOG_SIZE	(CRASHLOG_PAGES * PAGE_SIZE)
++#define CRASHLOG_MAGIC	0xa1eedead
++
++/*
++ * Start the log at 1M before the end of RAM, as some boot loaders like
++ * to use the end of the RAM for stack usage and other things
++ * If this fails, fall back to using the last part.
++ */
++#define CRASHLOG_OFFSET	(1024 * 1024)
++
++struct crashlog_data {
++	u32 magic;
++	u32 len;
++	u8 data[];
++};
++
++static struct debugfs_blob_wrapper crashlog_blob;
++static unsigned long crashlog_addr = 0;
++static struct crashlog_data *crashlog_buf;
++static struct kmsg_dumper dump;
++static bool first = true;
++
++extern struct list_head *crashlog_modules;
++
++#ifndef CONFIG_NO_BOOTMEM
++void __init crashlog_init_bootmem(bootmem_data_t *bdata)
++{
++	unsigned long addr;
++
++	if (crashlog_addr)
++		return;
++
++	addr = PFN_PHYS(bdata->node_low_pfn) - CRASHLOG_OFFSET;
++	if (reserve_bootmem(addr, CRASHLOG_SIZE, BOOTMEM_EXCLUSIVE) < 0) {
++		printk("Crashlog failed to allocate RAM at address 0x%lx\n", addr);
++		bdata->node_low_pfn -= CRASHLOG_PAGES;
++		addr = PFN_PHYS(bdata->node_low_pfn);
++	}
++	crashlog_addr = addr;
++}
++#endif
++
++#ifdef CONFIG_HAVE_MEMBLOCK
++void __meminit crashlog_init_memblock(phys_addr_t addr, phys_addr_t size)
++{
++	if (crashlog_addr)
++		return;
++
++	addr += size - CRASHLOG_OFFSET;
++	if (memblock_reserve(addr, CRASHLOG_SIZE)) {
++		printk("Crashlog failed to allocate RAM at address 0x%lx\n", (unsigned long) addr);
++		return;
++	}
++
++	crashlog_addr = addr;
++}
++#endif
++
++static void __init crashlog_copy(void)
++{
++	if (crashlog_buf->magic != CRASHLOG_MAGIC)
++		return;
++
++	if (!crashlog_buf->len || crashlog_buf->len >
++	    CRASHLOG_SIZE - sizeof(*crashlog_buf))
++		return;
++
++	crashlog_blob.size = crashlog_buf->len;
++	crashlog_blob.data = kmemdup(crashlog_buf->data,
++		crashlog_buf->len, GFP_KERNEL);
++
++	debugfs_create_blob("crashlog", 0700, NULL, &crashlog_blob);
++}
++
++static int get_maxlen(void)
++{
++	return CRASHLOG_SIZE - sizeof(*crashlog_buf) - crashlog_buf->len;
++}
++
++static void crashlog_printf(const char *fmt, ...)
++{
++	va_list args;
++	int len = get_maxlen();
++
++	if (!len)
++		return;
++
++	va_start(args, fmt);
++	crashlog_buf->len += vscnprintf(
++		&crashlog_buf->data[crashlog_buf->len],
++		len, fmt, args);
++	va_end(args);
++}
++
++static void crashlog_do_dump(struct kmsg_dumper *dumper,
++		enum kmsg_dump_reason reason)
++{
++	struct timeval tv;
++	struct module *m;
++	char *buf;
++	size_t len;
++
++	if (!first)
++		crashlog_printf("\n===================================\n");
++
++	do_gettimeofday(&tv);
++	crashlog_printf("Time: %lu.%lu\n",
++		(long)tv.tv_sec, (long)tv.tv_usec);
++
++	if (first) {
++		crashlog_printf("Modules:");
++		list_for_each_entry(m, crashlog_modules, list) {
++			crashlog_printf("\t%s@%p+%x", m->name,
++			m->module_core, m->core_size,
++			m->module_init, m->init_size);
++		}
++		crashlog_printf("\n");
++		first = false;
++	}
++
++	buf = (char *)&crashlog_buf->data[crashlog_buf->len];
++
++	kmsg_dump_get_buffer(dumper, true, buf, get_maxlen(), &len);
++
++	crashlog_buf->len += len;
++}
++
++
++int __init crashlog_init_fs(void)
++{
++	if (!crashlog_addr)
++		return -ENOMEM;
++
++	crashlog_buf = ioremap(crashlog_addr, CRASHLOG_SIZE);
++
++	crashlog_copy();
++
++	crashlog_buf->magic = CRASHLOG_MAGIC;
++	crashlog_buf->len = 0;
++
++	dump.max_reason = KMSG_DUMP_OOPS;
++	dump.dump = crashlog_do_dump;
++	kmsg_dump_register(&dump);
++
++	return 0;
++}
++module_init(crashlog_init_fs);
+--- a/mm/bootmem.c
++++ b/mm/bootmem.c
+@@ -15,6 +15,7 @@
+ #include <linux/export.h>
+ #include <linux/kmemleak.h>
+ #include <linux/range.h>
++#include <linux/crashlog.h>
+ #include <linux/memblock.h>
+ #include <linux/bug.h>
+ #include <linux/io.h>
+@@ -177,6 +178,7 @@ static unsigned long __init free_all_boo
+ 	if (!bdata->node_bootmem_map)
+ 		return 0;
+ 
++	crashlog_init_bootmem(bdata);
+ 	map = bdata->node_bootmem_map;
+ 	start = bdata->node_min_pfn;
+ 	end = bdata->node_low_pfn;
+--- a/kernel/module.c
++++ b/kernel/module.c
+@@ -275,6 +275,9 @@ static void mod_update_bounds(struct mod
+ #ifdef CONFIG_KGDB_KDB
+ struct list_head *kdb_modules = &modules; /* kdb needs the list of modules */
+ #endif /* CONFIG_KGDB_KDB */
++#ifdef CONFIG_CRASHLOG
++struct list_head *crashlog_modules = &modules;
++#endif
+ 
+ static void module_assert_mutex(void)
+ {
+--- a/mm/memblock.c
++++ b/mm/memblock.c
+@@ -19,6 +19,7 @@
+ #include <linux/debugfs.h>
+ #include <linux/seq_file.h>
+ #include <linux/memblock.h>
++#include <linux/crashlog.h>
+ 
+ #include <asm-generic/sections.h>
+ #include <linux/io.h>
+@@ -503,6 +504,8 @@ static void __init_memblock memblock_ins
+ 	memblock_set_region_node(rgn, nid);
+ 	type->cnt++;
+ 	type->total_size += size;
++	if (type == &memblock.memory && idx == 0)
++		crashlog_init_memblock(base, size);
+ }
+ 
+ /**
diff --git a/target/linux/generic/patches-4.3/940-ocf_kbuild_integration.patch b/target/linux/generic/patches-4.3/940-ocf_kbuild_integration.patch
new file mode 100644
index 0000000..68f0a84
--- /dev/null
+++ b/target/linux/generic/patches-4.3/940-ocf_kbuild_integration.patch
@@ -0,0 +1,20 @@
+--- a/crypto/Kconfig
++++ b/crypto/Kconfig
+@@ -1645,3 +1645,6 @@ source crypto/asymmetric_keys/Kconfig
+ source certs/Kconfig
+ 
+ endif	# if CRYPTO
++
++source "crypto/ocf/Kconfig"
++
+--- a/crypto/Makefile
++++ b/crypto/Makefile
+@@ -119,6 +119,8 @@ obj-$(CONFIG_CRYPTO_USER_API_SKCIPHER) +
+ obj-$(CONFIG_CRYPTO_USER_API_RNG) += algif_rng.o
+ obj-$(CONFIG_CRYPTO_USER_API_AEAD) += algif_aead.o
+ 
++obj-$(CONFIG_OCF_OCF) += ocf/
++
+ #
+ # generic algorithms and the async_tx api
+ #
diff --git a/target/linux/generic/patches-4.3/941-ocf_20120127.patch b/target/linux/generic/patches-4.3/941-ocf_20120127.patch
new file mode 100644
index 0000000..a016f5b
--- /dev/null
+++ b/target/linux/generic/patches-4.3/941-ocf_20120127.patch
@@ -0,0 +1,166 @@
+--- a/drivers/char/random.c
++++ b/drivers/char/random.c
+@@ -139,6 +139,9 @@
+  * that might otherwise be identical and have very little entropy
+  * available to them (particularly common in the embedded world).
+  *
++ *      void random_input_words(__u32 *buf, size_t wordcount, int ent_count)
++ *      int random_input_wait(void);
++ *
+  * add_input_randomness() uses the input layer interrupt timing, as well as
+  * the event type information from the hardware.
+  *
+@@ -152,6 +155,13 @@
+  * seek times do not make for good sources of entropy, as their seek
+  * times are usually fairly consistent.
+  *
++ * random_input_words() just provides a raw block of entropy to the input
++ * pool, such as from a hardware entropy generator.
++ *
++ * random_input_wait() suspends the caller until such time as the
++ * entropy pool falls below the write threshold, and returns a count of how
++ * much entropy (in bits) is needed to sustain the pool.
++ *
+  * All of these routines try to estimate how many bits of randomness a
+  * particular randomness source.  They do this by keeping track of the
+  * first and second order deltas of the event timings.
+@@ -958,6 +968,63 @@ void add_disk_randomness(struct gendisk
+ EXPORT_SYMBOL_GPL(add_disk_randomness);
+ #endif
+ 
++/*
++ * random_input_words - add bulk entropy to pool
++ *
++ * @buf: buffer to add
++ * @wordcount: number of __u32 words to add
++ * @ent_count: total amount of entropy (in bits) to credit
++ *
++ * this provides bulk input of entropy to the input pool
++ *
++ */
++void random_input_words(__u32 *buf, size_t wordcount, int ent_count)
++{
++	mix_pool_bytes(&input_pool, buf, wordcount*4);
++
++	credit_entropy_bits(&input_pool, ent_count);
++
++	pr_notice("crediting %d bits => %d\n",
++		  ent_count, input_pool.entropy_count);
++	/*
++	 * Wake up waiting processes if we have enough
++	 * entropy.
++	 */
++	if (input_pool.entropy_count >= random_read_wakeup_bits)
++		wake_up_interruptible(&random_read_wait);
++}
++EXPORT_SYMBOL(random_input_words);
++
++/*
++ * random_input_wait - wait until random needs entropy
++ *
++ * this function sleeps until the /dev/random subsystem actually
++ * needs more entropy, and then return the amount of entropy
++ * that it would be nice to have added to the system.
++ */
++int random_input_wait(void)
++{
++	int count;
++
++	wait_event_interruptible(random_write_wait, 
++			 input_pool.entropy_count < random_write_wakeup_bits);
++
++	count = random_write_wakeup_bits - input_pool.entropy_count;
++
++        /* likely we got woken up due to a signal */
++	if (count <= 0) count = random_read_wakeup_bits; 
++
++	pr_notice("requesting %d bits from input_wait()er %d<%d\n",
++		  count,
++		  input_pool.entropy_count, random_write_wakeup_bits);
++
++	return count;
++}
++EXPORT_SYMBOL(random_input_wait);
++
++
++#define EXTRACT_SIZE 10
++
+ /*********************************************************************
+  *
+  * Entropy extraction routines
+--- a/fs/fcntl.c
++++ b/fs/fcntl.c
+@@ -140,6 +140,7 @@ pid_t f_getown(struct file *filp)
+ 	read_unlock(&filp->f_owner.lock);
+ 	return pid;
+ }
++EXPORT_SYMBOL(sys_dup);
+ 
+ static int f_setown_ex(struct file *filp, unsigned long arg)
+ {
+--- a/include/linux/miscdevice.h
++++ b/include/linux/miscdevice.h
+@@ -19,6 +19,7 @@
+ #define APOLLO_MOUSE_MINOR	7	/* unused */
+ #define PC110PAD_MINOR		9	/* unused */
+ /*#define ADB_MOUSE_MINOR	10	FIXME OBSOLETE */
++#define CRYPTODEV_MINOR		70	/* /dev/crypto */
+ #define WATCHDOG_MINOR		130	/* Watchdog timer     */
+ #define TEMP_MINOR		131	/* Temperature Sensor */
+ #define RTC_MINOR		135
+--- a/include/uapi/linux/random.h
++++ b/include/uapi/linux/random.h
+@@ -34,6 +34,30 @@
+ /* Clear the entropy pool and associated counters.  (Superuser only.) */
+ #define RNDCLEARPOOL	_IO( 'R', 0x06 )
+ 
++#ifdef CONFIG_FIPS_RNG
++
++/* Size of seed value - equal to AES blocksize */
++#define AES_BLOCK_SIZE_BYTES	16
++#define SEED_SIZE_BYTES			AES_BLOCK_SIZE_BYTES
++/* Size of AES key */
++#define KEY_SIZE_BYTES		16
++
++/* ioctl() structure used by FIPS 140-2 Tests */
++struct rand_fips_test {
++	unsigned char key[KEY_SIZE_BYTES];			/* Input */
++	unsigned char datetime[SEED_SIZE_BYTES];	/* Input */
++	unsigned char seed[SEED_SIZE_BYTES];		/* Input */
++	unsigned char result[SEED_SIZE_BYTES];		/* Output */
++};
++
++/* FIPS 140-2 RNG Variable Seed Test. (Superuser only.) */
++#define RNDFIPSVST	_IOWR('R', 0x10, struct rand_fips_test)
++
++/* FIPS 140-2 RNG Monte Carlo Test. (Superuser only.) */
++#define RNDFIPSMCT	_IOWR('R', 0x11, struct rand_fips_test)
++
++#endif /* #ifdef CONFIG_FIPS_RNG */
++
+ struct rand_pool_info {
+ 	int	entropy_count;
+ 	int	buf_size;
+--- a/include/linux/random.h
++++ b/include/linux/random.h
+@@ -20,6 +20,10 @@ extern void add_input_randomness(unsigne
+ 				 unsigned int value);
+ extern void add_interrupt_randomness(int irq, int irq_flags);
+ 
++extern void random_input_words(__u32 *buf, size_t wordcount, int ent_count);
++extern int random_input_wait(void);
++#define HAS_RANDOM_INPUT_WAIT 1
++
+ extern void get_random_bytes(void *buf, int nbytes);
+ extern int add_random_ready_callback(struct random_ready_callback *rdy);
+ extern void del_random_ready_callback(struct random_ready_callback *rdy);
+--- a/kernel/pid.c
++++ b/kernel/pid.c
+@@ -431,6 +431,7 @@ void transfer_pid(struct task_struct *ol
+ 	new->pids[type].pid = old->pids[type].pid;
+ 	hlist_replace_rcu(&old->pids[type].node, &new->pids[type].node);
+ }
++EXPORT_SYMBOL(find_task_by_vpid);
+ 
+ struct task_struct *pid_task(struct pid *pid, enum pid_type type)
+ {
diff --git a/target/linux/generic/patches-4.3/960-decompress_unlzo_fix.patch b/target/linux/generic/patches-4.3/960-decompress_unlzo_fix.patch
new file mode 100644
index 0000000..37e322a
--- /dev/null
+++ b/target/linux/generic/patches-4.3/960-decompress_unlzo_fix.patch
@@ -0,0 +1,23 @@
+--- /dev/null
++++ b/include/linux/decompress/unlzo_mm.h
+@@ -0,0 +1,10 @@
++#ifndef UNLZO_MM_H
++#define UNLZO_MM_H
++
++#ifdef STATIC
++#define INIT
++#else
++#define INIT __init
++#endif
++
++#endif
+--- a/lib/decompress_unlzo.c
++++ b/lib/decompress_unlzo.c
+@@ -39,6 +39,7 @@
+ 
+ #include <linux/types.h>
+ #include <linux/lzo.h>
++#include <linux/decompress/unlzo_mm.h>
+ #include <linux/decompress/mm.h>
+ 
+ #include <linux/compiler.h>
diff --git a/target/linux/generic/patches-4.3/970-remove-unsane-filenames-from-deps_initramfs-list.patch b/target/linux/generic/patches-4.3/970-remove-unsane-filenames-from-deps_initramfs-list.patch
new file mode 100644
index 0000000..ac13c9e
--- /dev/null
+++ b/target/linux/generic/patches-4.3/970-remove-unsane-filenames-from-deps_initramfs-list.patch
@@ -0,0 +1,29 @@
+--- a/usr/Makefile
++++ b/usr/Makefile
+@@ -53,6 +53,8 @@ ifneq ($(wildcard $(obj)/.initramfs_data
+ 	include $(obj)/.initramfs_data.cpio.d
+ endif
+ 
++deps_initramfs_sane := $(foreach v,$(deps_initramfs),$(if $(findstring :,$(v)),,$(v)))
++
+ quiet_cmd_initfs = GEN     $@
+       cmd_initfs = $(initramfs) -o $@ $(ramfs-args) $(ramfs-input)
+ 
+@@ -61,14 +63,14 @@ targets := initramfs_data.cpio.gz initra
+ 	initramfs_data.cpio.lzo initramfs_data.cpio.lz4 \
+ 	initramfs_data.cpio
+ # do not try to update files included in initramfs
+-$(deps_initramfs): ;
++$(deps_initramfs_sane): ;
+ 
+-$(deps_initramfs): klibcdirs
++$(deps_initramfs_sane): klibcdirs
+ # We rebuild initramfs_data.cpio if:
+ # 1) Any included file is newer then initramfs_data.cpio
+ # 2) There are changes in which files are included (added or deleted)
+ # 3) If gen_init_cpio are newer than initramfs_data.cpio
+ # 4) arguments to gen_initramfs.sh changes
+-$(obj)/initramfs_data.cpio$(suffix_y): $(obj)/gen_init_cpio $(deps_initramfs) klibcdirs
++$(obj)/initramfs_data.cpio$(suffix_y): $(obj)/gen_init_cpio $(deps_initramfs_sane) klibcdirs
+ 	$(Q)$(initramfs) -l $(ramfs-input) > $(obj)/.initramfs_data.cpio.d
+ 	$(call if_changed,initfs)
diff --git a/target/linux/generic/patches-4.3/980-arm_openwrt_machtypes.patch b/target/linux/generic/patches-4.3/980-arm_openwrt_machtypes.patch
new file mode 100644
index 0000000..60ca07e
--- /dev/null
+++ b/target/linux/generic/patches-4.3/980-arm_openwrt_machtypes.patch
@@ -0,0 +1,32 @@
+--- a/arch/arm/tools/mach-types
++++ b/arch/arm/tools/mach-types
+@@ -1006,3 +1006,29 @@ eco5_bx2		MACH_ECO5_BX2		ECO5_BX2		4572
+ eukrea_cpuimx28sd	MACH_EUKREA_CPUIMX28SD	EUKREA_CPUIMX28SD	4573
+ domotab			MACH_DOMOTAB		DOMOTAB			4574
+ pfla03			MACH_PFLA03		PFLA03			4575
++#
++# Additional mach-types supported by OpenWrt
++#
++wg302v1			MACH_WG302V1		WG302V1			889
++pronghorn		MACH_PRONGHORN		PRONGHORN		928
++pronghorn_metro		MACH_PRONGHORNMETRO	PRONGHORNMETRO		1040
++sidewinder		MACH_SIDEWINDER		SIDEWINDER		1041
++wrt300nv2		MACH_WRT300NV2		WRT300NV2		1077
++compex42x		MACH_COMPEXWP18		COMPEXWP18		1273
++goldfish		MACH_GOLDFISH		GOLDFISH		1441
++cambria			MACH_CAMBRIA		CAMBRIA			1468
++dt2			MACH_DT2		DT2			1514
++ap1000			MACH_AP1000		AP1000			1543
++tw2662			MACH_TW2662		TW2662			1658
++tw5334			MACH_TW5334		TW5334			1664
++usr8200			MACH_USR8200		USR8200			1762
++mi424wr			MACH_MI424WR		MI424WR			1778
++gw2388			MACH_GW2388		GW2388			2635
++iconnect		MACH_ICONNECT		ICONNECT		2870
++nsb3ast			MACH_NSB3AST		NSB3AST			2917
++goflexnet		MACH_GOFLEXNET		GOFLEXNET		3089
++nas6210			MACH_NAS6210		NAS6210			3104
++ns_k330			MACH_NS_K330		NS_K330			3108
++bcm2708			MACH_BCM2708		BCM2708			3138
++wn802t			MACH_WN802T		WN802T			3306
++nsa310			MACH_NSA310		NSA310			4022
diff --git a/target/linux/generic/patches-4.3/990-gpio_wdt.patch b/target/linux/generic/patches-4.3/990-gpio_wdt.patch
new file mode 100644
index 0000000..32af351
--- /dev/null
+++ b/target/linux/generic/patches-4.3/990-gpio_wdt.patch
@@ -0,0 +1,360 @@
+This generic GPIO watchdog is used on Huawei E970 (brcm47xx)
+
+Signed-off-by: Mathias Adam <m.adam--openwrt@adamis.de>
+
+--- a/drivers/watchdog/Kconfig
++++ b/drivers/watchdog/Kconfig
+@@ -1216,6 +1216,15 @@ config WDT_MTX1
+ 	  Hardware driver for the MTX-1 boards. This is a watchdog timer that
+ 	  will reboot the machine after a 100 seconds timer expired.
+ 
++config GPIO_WDT
++	tristate "GPIO Hardware Watchdog"
++ 	help
++	  Hardware driver for GPIO-controlled watchdogs. GPIO pin and
++	  toggle interval settings are platform-specific. The driver
++	  will stop toggling the GPIO (i.e. machine reboots) after a
++	  100 second timer expired and no process has written to
++	  /dev/watchdog during that time.
++
+ config PNX833X_WDT
+ 	tristate "PNX833x Hardware Watchdog"
+ 	depends on SOC_PNX8335
+--- a/drivers/watchdog/Makefile
++++ b/drivers/watchdog/Makefile
+@@ -139,6 +139,7 @@ obj-$(CONFIG_RC32434_WDT) += rc32434_wdt
+ obj-$(CONFIG_INDYDOG) += indydog.o
+ obj-$(CONFIG_JZ4740_WDT) += jz4740_wdt.o
+ obj-$(CONFIG_WDT_MTX1) += mtx-1_wdt.o
++obj-$(CONFIG_GPIO_WDT) += old_gpio_wdt.o
+ obj-$(CONFIG_PNX833X_WDT) += pnx833x_wdt.o
+ obj-$(CONFIG_SIBYTE_WDOG) += sb_wdog.o
+ obj-$(CONFIG_AR7_WDT) += ar7_wdt.o
+--- /dev/null
++++ b/drivers/watchdog/old_gpio_wdt.c
+@@ -0,0 +1,301 @@
++/*
++ *      Driver for GPIO-controlled Hardware Watchdogs.
++ *
++ *      Copyright (C) 2013 Mathias Adam <m.adam--linux@adamis.de>
++ *
++ *      Replaces mtx1_wdt (driver for the MTX-1 Watchdog):
++ *
++ *      (C) Copyright 2005 4G Systems <info@4g-systems.biz>,
++ *                              All Rights Reserved.
++ *                              http://www.4g-systems.biz
++ *
++ *      (C) Copyright 2007 OpenWrt.org, Florian Fainelli <florian@openwrt.org>
++ *
++ *      This program is free software; you can redistribute it and/or
++ *      modify it under the terms of the GNU General Public License
++ *      as published by the Free Software Foundation; either version
++ *      2 of the License, or (at your option) any later version.
++ *
++ *      Neither Michael Stickel nor 4G Systems admit liability nor provide
++ *      warranty for any of this software. This material is provided
++ *      "AS-IS" and at no charge.
++ *
++ *      (c) Copyright 2005    4G Systems <info@4g-systems.biz>
++ *
++ *      Release 0.01.
++ *      Author: Michael Stickel  michael.stickel@4g-systems.biz
++ *
++ *      Release 0.02.
++ *      Author: Florian Fainelli florian@openwrt.org
++ *              use the Linux watchdog/timer APIs
++ *
++ *      Release 0.03.
++ *      Author: Mathias Adam <m.adam--linux@adamis.de>
++ *              make it a generic gpio watchdog driver
++ *
++ *      The Watchdog is configured to reset the MTX-1
++ *      if it is not triggered for 100 seconds.
++ *      It should not be triggered more often than 1.6 seconds.
++ *
++ *      A timer triggers the watchdog every 5 seconds, until
++ *      it is opened for the first time. After the first open
++ *      it MUST be triggered every 2..95 seconds.
++ */
++
++#include <linux/module.h>
++#include <linux/moduleparam.h>
++#include <linux/types.h>
++#include <linux/errno.h>
++#include <linux/miscdevice.h>
++#include <linux/fs.h>
++#include <linux/init.h>
++#include <linux/ioport.h>
++#include <linux/timer.h>
++#include <linux/completion.h>
++#include <linux/jiffies.h>
++#include <linux/watchdog.h>
++#include <linux/platform_device.h>
++#include <linux/io.h>
++#include <linux/uaccess.h>
++#include <linux/gpio.h>
++#include <linux/old_gpio_wdt.h>
++
++static int ticks = 100 * HZ;
++
++static struct {
++	struct completion stop;
++	spinlock_t lock;
++	int running;
++	struct timer_list timer;
++	int queue;
++	int default_ticks;
++	unsigned long inuse;
++	unsigned gpio;
++	unsigned int gstate;
++	int interval;
++	int first_interval;
++} gpio_wdt_device;
++
++static void gpio_wdt_trigger(unsigned long unused)
++{
++	spin_lock(&gpio_wdt_device.lock);
++	if (gpio_wdt_device.running && ticks > 0)
++		ticks -= gpio_wdt_device.interval;
++
++	/* toggle wdt gpio */
++	gpio_wdt_device.gstate = !gpio_wdt_device.gstate;
++	gpio_set_value(gpio_wdt_device.gpio, gpio_wdt_device.gstate);
++
++	if (gpio_wdt_device.queue && ticks > 0)
++		mod_timer(&gpio_wdt_device.timer, jiffies + gpio_wdt_device.interval);
++	else
++		complete(&gpio_wdt_device.stop);
++	spin_unlock(&gpio_wdt_device.lock);
++}
++
++static void gpio_wdt_reset(void)
++{
++	ticks = gpio_wdt_device.default_ticks;
++}
++
++
++static void gpio_wdt_start(void)
++{
++	unsigned long flags;
++
++	spin_lock_irqsave(&gpio_wdt_device.lock, flags);
++	if (!gpio_wdt_device.queue) {
++		gpio_wdt_device.queue = 1;
++		gpio_wdt_device.gstate = 1;
++		gpio_set_value(gpio_wdt_device.gpio, 1);
++		mod_timer(&gpio_wdt_device.timer, jiffies + gpio_wdt_device.first_interval);
++	}
++	gpio_wdt_device.running++;
++	spin_unlock_irqrestore(&gpio_wdt_device.lock, flags);
++}
++
++static int gpio_wdt_stop(void)
++{
++	unsigned long flags;
++
++	spin_lock_irqsave(&gpio_wdt_device.lock, flags);
++	if (gpio_wdt_device.queue) {
++		gpio_wdt_device.queue = 0;
++		gpio_wdt_device.gstate = 0;
++		gpio_set_value(gpio_wdt_device.gpio, 0);
++	}
++	ticks = gpio_wdt_device.default_ticks;
++	spin_unlock_irqrestore(&gpio_wdt_device.lock, flags);
++	return 0;
++}
++
++/* Filesystem functions */
++
++static int gpio_wdt_open(struct inode *inode, struct file *file)
++{
++	if (test_and_set_bit(0, &gpio_wdt_device.inuse))
++		return -EBUSY;
++	return nonseekable_open(inode, file);
++}
++
++
++static int gpio_wdt_release(struct inode *inode, struct file *file)
++{
++	clear_bit(0, &gpio_wdt_device.inuse);
++	return 0;
++}
++
++static long gpio_wdt_ioctl(struct file *file, unsigned int cmd,
++							unsigned long arg)
++{
++	void __user *argp = (void __user *)arg;
++	int __user *p = (int __user *)argp;
++	unsigned int value;
++	static const struct watchdog_info ident = {
++		.options = WDIOF_CARDRESET,
++		.identity = "GPIO WDT",
++	};
++
++	switch (cmd) {
++	case WDIOC_GETSUPPORT:
++		if (copy_to_user(argp, &ident, sizeof(ident)))
++			return -EFAULT;
++		break;
++	case WDIOC_GETSTATUS:
++	case WDIOC_GETBOOTSTATUS:
++		put_user(0, p);
++		break;
++	case WDIOC_SETOPTIONS:
++		if (get_user(value, p))
++			return -EFAULT;
++		if (value & WDIOS_ENABLECARD)
++			gpio_wdt_start();
++		else if (value & WDIOS_DISABLECARD)
++			gpio_wdt_stop();
++		else
++			return -EINVAL;
++		return 0;
++	case WDIOC_KEEPALIVE:
++		gpio_wdt_reset();
++		break;
++	default:
++		return -ENOTTY;
++	}
++	return 0;
++}
++
++
++static ssize_t gpio_wdt_write(struct file *file, const char *buf,
++						size_t count, loff_t *ppos)
++{
++	if (!count)
++		return -EIO;
++	gpio_wdt_reset();
++	return count;
++}
++
++static const struct file_operations gpio_wdt_fops = {
++	.owner		= THIS_MODULE,
++	.llseek		= no_llseek,
++	.unlocked_ioctl	= gpio_wdt_ioctl,
++	.open		= gpio_wdt_open,
++	.write		= gpio_wdt_write,
++	.release	= gpio_wdt_release,
++};
++
++
++static struct miscdevice gpio_wdt_misc = {
++	.minor	= WATCHDOG_MINOR,
++	.name	= "watchdog",
++	.fops	= &gpio_wdt_fops,
++};
++
++
++static int gpio_wdt_probe(struct platform_device *pdev)
++{
++	int ret;
++	struct gpio_wdt_platform_data *gpio_wdt_data = pdev->dev.platform_data;
++
++	gpio_wdt_device.gpio = gpio_wdt_data->gpio;
++	gpio_wdt_device.interval = gpio_wdt_data->interval;
++	gpio_wdt_device.first_interval = gpio_wdt_data->first_interval;
++	if (gpio_wdt_device.first_interval <= 0) {
++		gpio_wdt_device.first_interval = gpio_wdt_device.interval;
++	}
++
++	ret = gpio_request(gpio_wdt_device.gpio, "gpio-wdt");
++	if (ret < 0) {
++		dev_err(&pdev->dev, "failed to request gpio");
++		return ret;
++	}
++
++	spin_lock_init(&gpio_wdt_device.lock);
++	init_completion(&gpio_wdt_device.stop);
++	gpio_wdt_device.queue = 0;
++	clear_bit(0, &gpio_wdt_device.inuse);
++	setup_timer(&gpio_wdt_device.timer, gpio_wdt_trigger, 0L);
++	gpio_wdt_device.default_ticks = ticks;
++
++	gpio_wdt_start();
++	dev_info(&pdev->dev, "GPIO Hardware Watchdog driver (gpio=%i interval=%i/%i)\n",
++		gpio_wdt_data->gpio, gpio_wdt_data->first_interval, gpio_wdt_data->interval);
++	return 0;
++}
++
++static int gpio_wdt_remove(struct platform_device *pdev)
++{
++	/* FIXME: do we need to lock this test ? */
++	if (gpio_wdt_device.queue) {
++		gpio_wdt_device.queue = 0;
++		wait_for_completion(&gpio_wdt_device.stop);
++	}
++
++	gpio_free(gpio_wdt_device.gpio);
++	misc_deregister(&gpio_wdt_misc);
++	return 0;
++}
++
++static struct platform_driver gpio_wdt_driver = {
++	.probe = gpio_wdt_probe,
++	.remove = gpio_wdt_remove,
++	.driver.name = "gpio-wdt",
++	.driver.owner = THIS_MODULE,
++};
++
++static int __init gpio_wdt_init(void)
++{
++	return platform_driver_register(&gpio_wdt_driver);
++}
++arch_initcall(gpio_wdt_init);
++
++/*
++ * We do wdt initialization in two steps: arch_initcall probes the wdt
++ * very early to start pinging the watchdog (misc devices are not yet
++ * available), and later module_init() just registers the misc device.
++ */
++static int gpio_wdt_init_late(void)
++{
++	int ret;
++
++	ret = misc_register(&gpio_wdt_misc);
++	if (ret < 0) {
++		pr_err("GPIO_WDT: failed to register misc device\n");
++		return ret;
++	}
++	return 0;
++}
++#ifndef MODULE
++module_init(gpio_wdt_init_late);
++#endif
++
++static void __exit gpio_wdt_exit(void)
++{
++	platform_driver_unregister(&gpio_wdt_driver);
++}
++module_exit(gpio_wdt_exit);
++
++MODULE_AUTHOR("Michael Stickel, Florian Fainelli, Mathias Adam");
++MODULE_DESCRIPTION("Driver for GPIO hardware watchdogs");
++MODULE_LICENSE("GPL");
++MODULE_ALIAS_MISCDEV(WATCHDOG_MINOR);
++MODULE_ALIAS("platform:gpio-wdt");
+--- /dev/null
++++ b/include/linux/old_gpio_wdt.h
+@@ -0,0 +1,21 @@
++/*
++ *  Definitions for the GPIO watchdog driver
++ *
++ *  Copyright (C) 2013 Mathias Adam <m.adam--linux@adamis.de>
++ *
++ *  This program is free software; you can redistribute it and/or modify
++ *  it under the terms of the GNU General Public License version 2 as
++ *  published by the Free Software Foundation.
++ *
++ */
++
++#ifndef _GPIO_WDT_H_
++#define _GPIO_WDT_H_
++
++struct gpio_wdt_platform_data {
++	int	gpio;		/* GPIO line number */
++	int	interval;	/* watchdog reset interval in system ticks */
++	int	first_interval;	/* first wd reset interval in system ticks */
++};
++
++#endif /* _GPIO_WDT_H_ */
diff --git a/target/linux/generic/patches-4.3/995-mangle_bootargs.patch b/target/linux/generic/patches-4.3/995-mangle_bootargs.patch
new file mode 100644
index 0000000..eb52561
--- /dev/null
+++ b/target/linux/generic/patches-4.3/995-mangle_bootargs.patch
@@ -0,0 +1,58 @@
+--- a/init/main.c
++++ b/init/main.c
+@@ -355,6 +355,29 @@ static inline void setup_nr_cpu_ids(void
+ static inline void smp_prepare_cpus(unsigned int maxcpus) { }
+ #endif
+ 
++#ifdef CONFIG_MANGLE_BOOTARGS
++static void __init mangle_bootargs(char *command_line)
++{
++	char *rootdev;
++	char *rootfs;
++
++	rootdev = strstr(command_line, "root=/dev/mtdblock");
++
++	if (rootdev)
++		strncpy(rootdev, "mangled_rootblock=", 18);
++
++	rootfs = strstr(command_line, "rootfstype");
++
++	if (rootfs)
++		strncpy(rootfs, "mangled_fs", 10);
++
++}
++#else
++static void __init mangle_bootargs(char *command_line)
++{
++}
++#endif
++
+ /*
+  * We need to store the untouched command line for future reference.
+  * We also need to store the touched command line since the parameter
+@@ -527,6 +550,7 @@ asmlinkage __visible void __init start_k
+ 	pr_notice("%s", linux_banner);
+ 	setup_arch(&command_line);
+ 	mm_init_cpumask(&init_mm);
++	mangle_bootargs(command_line);
+ 	setup_command_line(command_line);
+ 	setup_nr_cpu_ids();
+ 	setup_per_cpu_areas();
+--- a/init/Kconfig
++++ b/init/Kconfig
+@@ -1638,6 +1638,15 @@ config EMBEDDED
+ 	  an embedded system so certain expert options are available
+ 	  for configuration.
+ 
++config MANGLE_BOOTARGS
++	bool "Rename offending bootargs"
++	depends on EXPERT
++	help
++	  Sometimes the bootloader passed bogus root= and rootfstype=
++	  parameters to the kernel, and while you want to ignore them,
++	  you need to know the values f.e. to support dual firmware
++	  layouts on the flash.
++
+ config HAVE_PERF_EVENTS
+ 	bool
+ 	help
diff --git a/target/linux/generic/patches-4.3/997-device_tree_cmdline.patch b/target/linux/generic/patches-4.3/997-device_tree_cmdline.patch
new file mode 100644
index 0000000..5708085
--- /dev/null
+++ b/target/linux/generic/patches-4.3/997-device_tree_cmdline.patch
@@ -0,0 +1,24 @@
+--- a/drivers/of/fdt.c
++++ b/drivers/of/fdt.c
+@@ -947,6 +947,9 @@ int __init early_init_dt_scan_chosen(uns
+ 	p = of_get_flat_dt_prop(node, "bootargs", &l);
+ 	if (p != NULL && l > 0)
+ 		strlcpy(data, p, min((int)l, COMMAND_LINE_SIZE));
++	p = of_get_flat_dt_prop(node, "bootargs-append", &l);
++	if (p != NULL && l > 0)
++		strlcat(data, p, min_t(int, strlen(data) + (int)l, COMMAND_LINE_SIZE));
+ 
+ 	/*
+ 	 * CONFIG_CMDLINE is meant to be a default in case nothing else
+--- a/arch/mips/kernel/prom.c
++++ b/arch/mips/kernel/prom.c
+@@ -51,6 +51,9 @@ void * __init early_init_dt_alloc_memory
+ 
+ void __init __dt_setup_arch(void *bph)
+ {
++	if (boot_command_line[0] == '\0')
++		strcpy(boot_command_line, arcs_cmdline);
++
+ 	if (!early_init_dt_scan(bph))
+ 		return;
+ 
diff --git a/target/linux/generic/patches-4.3/998-enable_wilink_platform_without_drivers.patch b/target/linux/generic/patches-4.3/998-enable_wilink_platform_without_drivers.patch
new file mode 100644
index 0000000..d317de1
--- /dev/null
+++ b/target/linux/generic/patches-4.3/998-enable_wilink_platform_without_drivers.patch
@@ -0,0 +1,15 @@
+We use backports for driver updates - make sure we can compile in the glue code regardless
+
+Signed-off-by: Imre Kaloz <kaloz@openwrt.org>
+
+--- a/drivers/net/wireless/ti/Kconfig
++++ b/drivers/net/wireless/ti/Kconfig
+@@ -15,7 +15,7 @@ source "drivers/net/wireless/ti/wlcore/K
+ 
+ config WILINK_PLATFORM_DATA
+ 	bool "TI WiLink platform data"
+-	depends on WLCORE_SDIO || WL1251_SDIO
++	depends on WLCORE_SDIO || WL1251_SDIO || ARCH_OMAP2PLUS
+ 	default y
+ 	---help---
+ 	Small platform data bit needed to pass data to the sdio modules.