aboutsummaryrefslogtreecommitdiffstats
path: root/tests
Commit message (Collapse)AuthorAgeFilesLines
* Merge pull request #1589 from YosysHQ/iopad_defaultMiodrag Milanović2019-12-3019-60/+61
|\ | | | | Make iopad option default for all xilinx flows
| * Fix new testsMiodrag Milanovic2019-12-283-6/+6
| |
| * Merge remote-tracking branch 'origin/master' into iopad_defaultMiodrag Milanovic2019-12-285-0/+141
| |\
| * | Make test without iopadsMiodrag Milanovic2019-12-2817-51/+51
| | |
| * | Revert "Fix xilinx tests, when iopads are default"Miodrag Milanovic2019-12-2816-40/+40
| | | | | | | | | | | | This reverts commit 477e43d921d204c6bc6403109fea6506802c948c.
| * | Addressed review commentsMiodrag Milanovic2019-12-211-1/+0
| | |
| * | Fix xilinx tests, when iopads are defaultMiodrag Milanovic2019-12-2117-42/+44
| | |
* | | Merge pull request #1599 from YosysHQ/eddie/retry_1588Eddie Hung2019-12-303-0/+48
|\ \ \ | | | | | | | | Retry #1588 -- "write_xaiger: only instantiate each whitebox cell type once"
| * | | Add #1598 testcaseEddie Hung2019-12-273-0/+48
| | |/ | |/|
* / | Update resource countEddie Hung2019-12-281-3/+3
|/ /
* | iopadmap: Emit tristate buffers with const OE for some edge cases.Marcin Kościelnicki2019-12-251-0/+23
| |
* | Add DSP cascade testsEddie Hung2019-12-231-0/+89
| |
* | xilinx_dsp: Initial DSP48A/DSP48A1 support.Marcin Kościelnicki2019-12-223-0/+29
|/
* Merge pull request #1569 from YosysHQ/eddie/fix_1531Eddie Hung2019-12-191-0/+34
|\ | | | | verilog: preserve size of $genval$-s in for loops
| * Add testcaseEddie Hung2019-12-111-0/+34
| |
* | Merge pull request #1571 from YosysHQ/eddie/fix_1570Eddie Hung2019-12-191-3/+1
|\ \ | | | | | | mem_arst.v: do not redeclare ANSI port
| * | Make SV2017 compliant courtesy of @wsnyderEddie Hung2019-12-121-3/+1
| |/
* | Merge pull request #1572 from nakengelhardt/scratchpad_passEddie Hung2019-12-181-0/+5
|\ \ | | | | | | add a command to read/modify scratchpad contents
| * | add assert option to scratchpad commandN. Engelhardt2019-12-162-14/+5
| | |
| * | add test and make help message more verboseN. Engelhardt2019-12-121-0/+14
| |/
* | tests/xilinx: fix flaky mux testMarcin Kościelnicki2019-12-181-2/+4
| |
* | xilinx: Add xilinx_dffopt pass (#1557)Marcin Kościelnicki2019-12-183-3/+232
| |
* | xilinx: Improve flip-flop handling.Marcin Kościelnicki2019-12-183-11/+12
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This adds support for infering more kinds of flip-flops: - FFs with async set/reset and clock enable - FFs with sync set/reset - FFs with sync set/reset and clock enable Some passes have been moved (and some added) in order for dff2dffs to work correctly. This gives us complete coverage of Virtex 6+ and Spartan 6 flip-flop capabilities (though not latch capabilities). Older FPGAs also support having both a set and a reset input, which will be handled at a later data.
* | Merge pull request #1574 from YosysHQ/eddie/xilinx_lutramEddie Hung2019-12-1610-53/+228
|\ \ | | | | | | xilinx: add LUTRAM rules for RAM32M, RAM64M
| * | Disable RAM16X1D testEddie Hung2019-12-131-17/+17
| | |
| * | Remove extraneous synth_xilinx callEddie Hung2019-12-121-2/+0
| | |
| * | Add tests for these new modelsEddie Hung2019-12-121-0/+40
| | |
| * | Add #1460 testcaseEddie Hung2019-12-121-0/+34
| | |
| * | Rename memory tests to lutram, add more xilinx testsEddie Hung2019-12-129-53/+156
| |/
* | Add another testEddie Hung2019-12-161-1/+8
| |
* | Accidentally commented out testsEddie Hung2019-12-161-47/+47
| |
* | Add unconditional match blocks for force RAMEddie Hung2019-12-161-0/+9
| |
* | Merge blockram testsEddie Hung2019-12-163-47/+81
| |
* | Fixing compiler warning/issues. Moving test script to the correct placeDiego H2019-12-161-6/+6
| |
* | Removing fixed attribute value to !ramstyle rulesDiego H2019-12-151-3238/+0
| |
* | Merging attribute rules into a single match block; Adding testsDiego H2019-12-153-0/+3373
| |
* | Renaming BRAM memory tests for the sake of uniformityDiego H2019-12-132-6/+6
| |
* | Fixing citation in xc7_xcu_brams.txt file. Fixing RAMB36E1 test.Diego H2019-12-121-2/+2
| |
* | Adding a note (TODO) in the memory_params.ys check fileDiego H2019-12-121-0/+2
| |
* | Updating RAMB36E1 thresholds. Adding test for both RAMB18E1/RAMB36E1Diego H2019-12-122-0/+90
|/
* Merge pull request #1545 from YosysHQ/eddie/ice40_wrapcarry_attrEddie Hung2019-12-093-23/+136
|\ | | | | Preserve SB_CARRY name and attributes when using $__ICE40_CARRY_WRAPPER
| * unmap $__ICE40_CARRY_WRAPPER in testEddie Hung2019-12-091-1/+21
| |
| * ice40_wrapcarry to really preserve attributes via -unwrap optionEddie Hung2019-12-091-3/+5
| |
| * Drop keep=0 attributes on SB_CARRYEddie Hung2019-12-061-2/+2
| |
| * Add WIP test for unwrapping $__ICE40_CARRY_WRAPPEREddie Hung2019-12-051-0/+30
| |
| * Check SB_CARRY name also preservedEddie Hung2019-12-031-0/+1
| |
| * Add testcaseEddie Hung2019-12-031-0/+60
| |
* | tests: arch: xilinx: Change order of arguments in macc.shJan Kowalewski2019-12-061-1/+1
| |
* | iopadmap: Refactor and fix tristate buffer mapping. (#1527)Marcin Kościelnicki2019-12-041-0/+99
|/ | | | | | | The previous code for rerouting wires when inserting tristate buffers was overcomplicated and didn't handle all cases correctly (in particular, only cell connections were rewired — internal connections were not).
* Merge pull request #1524 from pepijndevos/gowindffinitClifford Wolf2019-12-033-2/+301
|\ | | | | Gowin: add and test DFF init values
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-02 07:01:20 +0000