iCE40/yosys - [no description]

	Commit message (Expand)	Author	Age	Files	Lines
*	ast: Use better parameter serialization for paramod names.	Marcelina Kościelnicka	2021-03-18	1	-3/+3
*	Blackbox all whiteboxes after synthesis	gatecat	2021-03-17	1	-9/+9
*	sv: carry over global typedefs from previous files	Zachary Snow	2021-03-17	2	-0/+60
*	verilog: fix buf/not primitives with multiple outputs	Xiretza	2021-03-17	1	-0/+15
*	blackbox: Include whiteboxed modules	gatecat	2021-03-17	1	-0/+14
*	verilog: support module scope identifiers in parametric modules	Zachary Snow	2021-03-16	1	-0/+29
*	proc_arst: Add special-casing of clock signal in conditionals.	Marcelina Kościelnicka	2021-03-15	1	-0/+31
*	opt_clean: Remove init attribute bits together with removed DFFs.	Marcelina Kościelnicka	2021-03-15	1	-11/+20
*	rtlil: Disallow 0-width chunks in SigSpec.	Marcelina Kościelnicka	2021-03-15	1	-0/+14
*	sv: allow globals in one file to depend on globals in another	Zachary Snow	2021-03-12	1	-0/+20
*	verilog: disallow overriding global parameters	Zachary Snow	2021-03-11	1	-0/+16
*	memory_dff: Remove now-useless write port handling.	Marcelina Kościelnicka	2021-03-08	2	-2/+1
*	proc_dff: Fix emitted FF when a register is not assigned in async reset	Marcelina Kościelnicka	2021-03-08	1	-0/+23
*	tests/bram: Do not generate write address collisions.	Marcelina Kościelnicka	2021-03-08	1	-5/+23
*	Merge pull request #2626 from zachjs/param-no-default	whitequark	2021-03-07	10	-0/+177
\|\
\| *	sv: support for parameters without default values	Zachary Snow	2021-03-02	10	-0/+177
* \|	Merge pull request #2632 from zachjs/width-limit	whitequark	2021-03-07	2	-0/+33
\|\ \
\| * \|	verilog: impose limit on maximum expression width	Zachary Snow	2021-03-04	2	-0/+33
\| \|/
* /	sv: fix some edge cases for unbased unsized literals	Zachary Snow	2021-03-06	2	-0/+47
\|/
*	verilog: fix sizing of ports with int types in module headers	Zachary Snow	2021-03-01	2	-0/+61
*	verilog: fix handling of nested ifdef directives	Zachary Snow	2021-03-01	7	-0/+159
*	Set aside extraneous tests in simple_abc9 test suite	Zachary Snow	2021-03-01	2	-0/+19
*	Merge pull request #2615 from zachjs/genrtlil-conflict	whitequark	2021-03-01	6	-0/+56
\|\
\| *	genrtlil: improve name conflict error messaging	Zachary Snow	2021-02-26	6	-0/+56
* \|	sv: extended support for integer types	Zachary Snow	2021-02-28	4	-0/+78
* \|	Add tests for $countbits	Michael Singer	2021-02-26	2	-0/+76
\|/
*	Extend "delay" expressions to handle pair and triplet, i.e. rise, fall and tu...	TimRudy	2021-02-24	2	-0/+438
*	Add tests for some common techmap files.	Marcelina Kościelnicka	2021-02-24	3	-0/+50
*	Merge pull request #2594 from zachjs/func-arg-width	whitequark	2021-02-23	8	-37/+94
\|\
\| *	verilog: fix sizing of constant args for tasks/functions	Zachary Snow	2021-02-21	8	-37/+94
* \|	machxo2: Switch to LUT4 sim model which propagates less undefined/don't care ...	William D. Jones	2021-02-23	1	-1/+1
* \|	machxo2: Update tribuf test to reflect active-low OE.	William D. Jones	2021-02-23	1	-1/+2
* \|	machxo2: Add believed-to-be-correct tribuf test.	William D. Jones	2021-02-23	1	-0/+9
* \|	machxo2: Add passing fsm, mux, and shifter tests.	William D. Jones	2021-02-23	3	-0/+65
* \|	machxo2: Add add_sub test. Fix tests to include FACADE_IO primitives.	William D. Jones	2021-02-23	3	-3/+11
* \|	machxo2: Add dffe test.	William D. Jones	2021-02-23	1	-0/+9
* \|	machxo2: Add dff.ys test, fix another cells_map.v typo.	William D. Jones	2021-02-23	1	-0/+10
* \|	machxo2: Add test/arch/machxo2 directory (test does not pass).	William D. Jones	2021-02-23	3	-0/+14
* \|	assertpmux: Fix crash on unused $pmux output.	Marcelina Kościelnicka	2021-02-22	1	-0/+18
* \|	Merge pull request #2586 from zachjs/tern-recurse	whitequark	2021-02-21	2	-0/+76
\|\ \
\| * \|	verilog: support recursive functions using ternary expressions	Zachary Snow	2021-02-12	2	-0/+76
\| \|/
* /	verilog: error on macro invocations with missing argument lists	Zachary Snow	2021-02-19	2	-0/+22
\|/
*	Merge pull request #2573 from zachjs/repeat-call	whitequark	2021-02-11	2	-0/+94
\|\
\| *	verilog: refactored constant function evaluation	Zachary Snow	2021-02-04	2	-0/+94
* \|	Merge pull request #2578 from zachjs/genblk-port	Zachary Snow	2021-02-11	2	-0/+22
\|\ \
\| * \|	verlog: allow shadowing module ports within generate blocks	Zachary Snow	2021-02-07	2	-0/+22
* \| \|	Add missing is_signed to type_atom	Kamil Rakoczy	2021-02-11	1	-0/+19
\|/ /
* \|	genrtlil: fix signed port connection codegen failures	Zachary Snow	2021-02-05	2	-7/+28
* \|	Add check of begin/end labels for genblock	Kamil Rakoczy	2021-02-04	1	-0/+26
\|/
*	Merge pull request #2529 from zachjs/unnamed-genblk	whitequark	2021-02-04	23	-6/+495
\|\