Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Fixed tests | Miodrag Milanovic | 2019-11-11 | 5 | -17/+34 |
| | |||||
* | fixed error | Miodrag Milanovic | 2019-10-18 | 1 | -1/+1 |
| | |||||
* | Unify verilog style | Miodrag Milanovic | 2019-10-18 | 11 | -191/+157 |
| | |||||
* | Common memory test now shared | Miodrag Milanovic | 2019-10-18 | 10 | -89/+5 |
| | |||||
* | Remove not needed tests | Miodrag Milanovic | 2019-10-18 | 4 | -52/+0 |
| | |||||
* | Share common tests | Miodrag Milanovic | 2019-10-18 | 103 | -1316/+178 |
| | |||||
* | fix yosys path | Miodrag Milanovic | 2019-10-18 | 1 | -2/+2 |
| | |||||
* | Fix path to yosys | Miodrag Milanovic | 2019-10-18 | 5 | -5/+5 |
| | |||||
* | Moved all tests in arch sub directory | Miodrag Milanovic | 2019-10-18 | 150 | -0/+0 |
| | |||||
* | Add async2sync | Miodrag Milanovic | 2019-10-18 | 2 | -8/+8 |
| | |||||
* | Merge branch 'master' into mmicko/efinix | Miodrag Milanović | 2019-10-18 | 93 | -59/+1832 |
|\ | |||||
| * | Merge branch 'master' into mmicko/anlogic | Miodrag Milanović | 2019-10-18 | 73 | -59/+1403 |
| |\ | |||||
| | * | Merge branch 'master' into eddie/pr1352 | Miodrag Milanović | 2019-10-18 | 43 | -59/+763 |
| | |\ | |||||
| | | * | hierarchy - proc reorder | Miodrag Milanovic | 2019-10-18 | 10 | -17/+21 |
| | | | | |||||
| | | * | Make equivalence work with latest master | Miodrag Milanovic | 2019-10-17 | 3 | -8/+8 |
| | | | | |||||
| | | * | remove not needed top module | Miodrag Milanovic | 2019-10-17 | 2 | -20/+2 |
| | | | | |||||
| | | * | remove not needed top module | Miodrag Milanovic | 2019-10-17 | 2 | -17/+2 |
| | | | | |||||
| | | * | split muxes synth per type | Miodrag Milanovic | 2019-10-17 | 2 | -39/+39 |
| | | | | |||||
| | | * | Test dffs separetely | Miodrag Milanovic | 2019-10-17 | 2 | -26/+19 |
| | | | | |||||
| | | * | Split latches into separete tests | Miodrag Milanovic | 2019-10-17 | 2 | -42/+27 |
| | | | | |||||
| | | * | Fix formatting | Miodrag Milanovic | 2019-10-17 | 1 | -1/+8 |
| | | | | |||||
| | | * | Clean verilog code from not used define block | Miodrag Milanovic | 2019-10-17 | 2 | -12/+0 |
| | | | | |||||
| | | * | Removed alu and div_mod test as agreed, ignore generated files | Miodrag Milanovic | 2019-10-17 | 5 | -70/+1 |
| | | | | |||||
| | | * | Test per flip-flop type | Miodrag Milanovic | 2019-10-17 | 2 | -47/+37 |
| | | | | |||||
| | | * | Add -assert | Eddie Hung | 2019-10-17 | 1 | -1/+1 |
| | | | | |||||
| | | * | Use built-in async2sync call as per #1417 | Eddie Hung | 2019-10-17 | 1 | -4/+0 |
| | | | | |||||
| | | * | Update mul test to DSP48E1 | Eddie Hung | 2019-10-17 | 1 | -9/+2 |
| | | | | |||||
| | | * | Update area for div_mod | Eddie Hung | 2019-10-17 | 1 | -6/+6 |
| | | | | |||||
| | | * | Add comment for lack of tristate logic pointing to #1225 | Eddie Hung | 2019-10-17 | 1 | -1/+1 |
| | | | | |||||
| | | * | Move $x to end as 7f0eec8 | Eddie Hung | 2019-10-17 | 1 | -1/+1 |
| | | | | |||||
| | | * | adffs test update (equiv_opt -multiclock) | SergeyDegtyar | 2019-10-17 | 1 | -5/+6 |
| | | | | |||||
| | | * | Fix div_mod test | Sergey | 2019-10-17 | 1 | -1/+1 |
| | | | | |||||
| | | * | Fix div_mod test | Sergey | 2019-10-17 | 1 | -1/+1 |
| | | | | |||||
| | | * | Fix div_mod test | Sergey | 2019-10-17 | 1 | -1/+1 |
| | | | | |||||
| | | * | Fix div_mod test | Sergey | 2019-10-17 | 1 | -1/+1 |
| | | | | |||||
| | | * | Fix div_mod test | Sergey | 2019-10-17 | 1 | -1/+1 |
| | | | | |||||
| | | * | Fix div_mod test | Sergey | 2019-10-17 | 1 | -1/+1 |
| | | | | |||||
| | | * | Add comment with expected behavior for latches,tribuf tests;Update adffs test | SergeyDegtyar | 2019-10-17 | 4 | -14/+11 |
| | | | | |||||
| | | * | Fix latches.ys test | SergeyDegtyar | 2019-10-17 | 1 | -4/+3 |
| | | | | |||||
| | | * | Remove xilinx_ug901 tests (will be moved to yosys-tests) | SergeyDegtyar | 2019-10-17 | 88 | -2962/+0 |
| | | | | |||||
| | | * | Add smoke tests to tests/xilinx | SergeyDegtyar | 2019-10-17 | 29 | -9/+654 |
| | | | | |||||
| | | * | Add comments for unproven cells. | SergeyDegtyar | 2019-10-17 | 3 | -2/+3 |
| | | | | |||||
| | | * | Add tests for Xilinx UG901 examples | SergeyDegtyar | 2019-10-17 | 88 | -0/+2961 |
| | | | | |||||
| | | * | Use "(id)" instead of "id" for types as temporary hack | Clifford Wolf | 2019-10-14 | 10 | -0/+125 |
| | | |\ | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
| | | | * | sv: Improve tests | David Shah | 2019-10-03 | 8 | -7/+30 |
| | | | | | | | | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
| | | | * | sv: Add test scripts for typedefs | David Shah | 2019-10-03 | 4 | -0/+30 |
| | | | | | | | | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
| | | | * | sv: Add support for memories of a typedef | David Shah | 2019-10-03 | 1 | -0/+10 |
| | | | | | | | | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
| | | | * | sv: Add support for memory typedefs | David Shah | 2019-10-03 | 1 | -0/+10 |
| | | | | | | | | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
| | | | * | sv: Fix typedefs in packages | David Shah | 2019-10-03 | 1 | -0/+11 |
| | | | | | | | | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
| | | | * | sv: Fix typedef parameters | David Shah | 2019-10-03 | 2 | -3/+22 |
| | | | | | | | | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> |