aboutsummaryrefslogtreecommitdiffstats
path: root/tests
Commit message (Expand)AuthorAgeFilesLines
* Major redesign of Verific SVA importerClifford Wolf2018-02-271-1/+1
* Add support for SVA throughout via VerificClifford Wolf2018-02-211-1/+1
* Add support for SVA sequence concatenation ranges via verificClifford Wolf2018-02-182-0/+20
* Add support for SVA until statements via VerificClifford Wolf2018-02-181-0/+19
* Fix verific PRIM_SVA_AT handling in properties with PRIM_SVA_DISABLE_IFFClifford Wolf2018-02-151-0/+34
* Remove PSL example from tests/sva/Clifford Wolf2017-10-202-35/+1
* Allow $size and $bits in verilog mode, actually check test caseClifford Wolf2017-09-292-0/+2
* $size() now works correctly for all cases!Udi Finkelstein2017-09-261-5/+11
* $size() seems to work now with or without the optional parameter.Udi Finkelstein2017-09-261-8/+18
* Added $bits() for memories as well.Udi Finkelstein2017-09-261-6/+5
* $size() now works with memories as well!Udi Finkelstein2017-09-261-2/+4
* Add $size() function. At the moment it works only on expressions, not on memo...Udi Finkelstein2017-09-261-0/+15
* Add simple VHDL+PSL exampleClifford Wolf2017-07-284-17/+64
* Improve Verific SVA importerClifford Wolf2017-07-271-7/+8
* Add counter.sv SVA testClifford Wolf2017-07-271-0/+29
* Improve SVA tests, add Makefile and scriptsClifford Wolf2017-07-2711-9/+110
* Add more SVA test cases for future Verific workClifford Wolf2017-07-225-1/+74
* Add some simple SVA test cases for future Verific workClifford Wolf2017-07-224-0/+45
* Squelch trailing whitespaceLarry Doolittle2017-04-121-1/+1
* Fixed typo in tests/simple/arraycells.vClifford Wolf2017-01-041-1/+1
* Build hotfix in tests/unit/MakefileClifford Wolf2016-12-111-1/+1
* Improved unit test structurerodrigosiqueira2016-12-101-11/+18
* Added required structure to implement unit testsrodrigosiqueira2016-12-043-0/+56
* Added support for hierarchical defparamsClifford Wolf2016-11-151-0/+23
* Added support for (single-clock) transparent memories to bram testsClifford Wolf2016-11-012-10/+23
* Fixed "make test" for git head of iverilogClifford Wolf2016-10-111-1/+1
* Merge branch 'master' of https://github.com/brouhaha/yosysClifford Wolf2016-09-2313-16/+161
|\
| * Add optional SEED=n command line option to Makefile, and -S n command line op...Eric Smith2016-09-2213-16/+161
* | Added autotest.sh -IClifford Wolf2016-09-201-16/+19
|/
* Fix for modules with big interfaces.Kaj Tuomi2016-09-131-2/+2
* Fixed bug with memories that do not have a down-to-zero data widthClifford Wolf2016-08-221-0/+30
* Added another mem2reg test caseClifford Wolf2016-08-211-0/+11
* Another bugfix in mem2reg codeClifford Wolf2016-08-211-0/+22
* Added "test_autotb -seed" (and "autotest.sh -S")Clifford Wolf2016-08-061-2/+4
* Fixed mem assignment in left-hand-side concatenationClifford Wolf2016-07-081-0/+13
* Fixed autotest.sh handling of `timescaleClifford Wolf2016-07-021-14/+10
* Fixed init issue in mem2reg_test2 test caseClifford Wolf2016-06-171-2/+6
* Added opt_expr support for div/mod by power-of-twoClifford Wolf2016-05-291-0/+27
* Some fixes in tests/asicworld/*_tb.vClifford Wolf2016-05-204-50/+41
* Improvements and fixes in autotest.sh script and test_autotbClifford Wolf2016-05-201-6/+6
* Fix for Modelsim transcript line warp issue #164Kaj Tuomi2016-05-191-4/+4
* Bugfix and improvements in memory_shareClifford Wolf2016-04-211-0/+21
* Optionally use ${CC} when compiling test utils.Sergey Kvachonok2016-03-251-1/+1
* Added tests/simple/graphtest.vClifford Wolf2015-11-301-0/+34
* More bugfixes in handling of parameters in tasks and functionsClifford Wolf2015-11-121-1/+12
* Fixed handling of parameters and localparams in functionsClifford Wolf2015-11-111-1/+30
* Bugfix in memory_dffClifford Wolf2015-10-311-0/+15
* Improvements in wreduceClifford Wolf2015-10-311-0/+9
* Added read-enable to memory modelClifford Wolf2015-09-251-1/+8
* Switched to Python 3Clifford Wolf2015-08-229-24/+9