aboutsummaryrefslogtreecommitdiffstats
path: root/tests
Commit message (Collapse)AuthorAgeFilesLines
...
* | | | | hierarchy - proc reorderMiodrag Milanovic2019-10-186-13/+15
| | | | |
* | | | | Split mux tests per typeMiodrag Milanovic2019-10-042-38/+36
| | | | |
* | | | | Split latch checkMiodrag Milanovic2019-10-042-45/+24
| | | | |
* | | | | split rest od ff'sMiodrag Milanovic2019-10-043-30/+17
| | | | |
* | | | | Separate check for ff's typesMiodrag Milanovic2019-10-042-47/+48
| | | | |
* | | | | Cleaned testsMiodrag Milanovic2019-10-045-49/+4
| | | | |
* | | | | Remove not needed testsMiodrag Milanovic2019-10-046-75/+0
| | | | |
* | | | | Merge branch 'SergeyDegtyar/efinix' of ↵Miodrag Milanovic2019-10-0430-0/+709
|\ \ \ \ \ | |/ / / / |/| | | | | | | | | https://github.com/SergeyDegtyar/yosys into mmicko/efinix
| * | | | run-test.sh Move $x at end of line.Sergey2019-10-011-1/+1
| | | | |
| * | | | Merge branch 'master' into SergeyDegtyar/efinixSergey2019-10-0134-55/+1053
| |\ \ \ \ | | | |/ / | | |/| |
| * | | | Add new tests for Efinix architecture.SergeyDegtyar2019-09-2330-0/+709
| | |/ / | |/| | | | | | | | | | | | | | | | | | | | | | Problems/questions: - fsm.ys. equiv_opt -assert failed because of unproven cells; - latches.ys,tribuf.ys - internal cells present; - memory.ys - sat called with -verify and proof did fail.
* | | | Merge pull request #1422 from YosysHQ/eddie/aigmap_selectClifford Wolf2019-10-031-0/+10
|\ \ \ \ | |_|_|/ |/| | | Add -select option to aigmap
| * | | Add quick testEddie Hung2019-09-301-0/+10
| | |/ | |/|
* | | Extend test with renaming cells with prefix tooEddie Hung2019-10-021-0/+2
| | |
* | | Add testEddie Hung2019-09-301-0/+16
|/ /
* | Merge pull request #1406 from whitequark/connect_rpcwhitequark2019-09-306-0/+152
|\ \ | | | | | | rpc: new frontend
| * | rpc: new frontend.whitequark2019-09-306-0/+152
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | A new pass, connect_rpc, allows any HDL frontend that can read/write JSON from/to stdin/stdout or an unix socket or a named pipe to participate in elaboration as a first class citizen, such that any other HDL supported by Yosys directly or indirectly can transparently instantiate modules handled by this frontend. Recognizing that many HDL frontends emit Verilog, it allows the RPC frontend to direct Yosys to process the result of instantiation via any built-in Yosys frontend. The resulting RTLIL is then hygienically integrated into the overall design.
* | | Add latch test modified from #1363Eddie Hung2019-09-302-0/+73
| | |
* | | Merge pull request #1359 from YosysHQ/xc7dspEddie Hung2019-09-2910-11/+325
|\ \ \ | | | | | | | | DSP inference for Xilinx (improved for ice40, initial support for ecp5)
| * \ \ Merge remote-tracking branch 'origin/master' into xc7dspEddie Hung2019-09-231-0/+62
| |\ \ \
| * | | | Add more complicated macc testcaseEddie Hung2019-09-192-5/+39
| | | | |
| * | | | Add mac.sh and macc_tb.v for testingEddie Hung2019-09-192-0/+99
| | | | |
| * | | | Merge remote-tracking branch 'origin/clifford/fix1381' into xc7dspEddie Hung2019-09-191-0/+41
| |\ \ \ \
| * | | | | Format macc.vEddie Hung2019-09-191-8/+8
| | | | | |
| * | | | | Remove statEddie Hung2019-09-181-1/+0
| | | | | |
| * | | | | Merge remote-tracking branch 'origin/master' into xc7dspEddie Hung2019-09-181-2/+26
| |\ \ \ \ \
| * | | | | | Add .gitignoreEddie Hung2019-09-181-0/+1
| | | | | | |
| * | | | | | Refine macc testcaseEddie Hung2019-09-182-9/+17
| | | | | | |
| * | | | | | Merge remote-tracking branch 'origin/master' into xc7dspEddie Hung2019-09-123-1/+63
| |\ \ \ \ \ \
| * | | | | | | Add AREG=2 BREG=2 testEddie Hung2019-09-111-2/+6
| | | | | | | |
| * | | | | | | Merge remote-tracking branch 'origin/eddie/peepopt_dffmuxext' into xc7dspEddie Hung2019-09-111-0/+71
| |\ \ \ \ \ \ \
| * | | | | | | | Update test with a/b resetEddie Hung2019-09-111-2/+4
| | | | | | | | |
| * | | | | | | | Extend test for RSTP and RSTMEddie Hung2019-09-112-3/+50
| | | | | | | | |
| * | | | | | | | Merge remote-tracking branch 'origin/eddie/peepopt_dffmuxext' into xc7dspEddie Hung2019-09-111-1/+18
| |\ \ \ \ \ \ \ \
| * \ \ \ \ \ \ \ \ Merge remote-tracking branch 'origin/eddie/peepopt_dffmuxext' into xc7dspEddie Hung2019-09-111-6/+6
| |\ \ \ \ \ \ \ \ \
| * \ \ \ \ \ \ \ \ \ Merge remote-tracking branch 'origin/master' into xc7dspEddie Hung2019-09-112-7/+105
| |\ \ \ \ \ \ \ \ \ \
| * | | | | | | | | | | Add SIMD testEddie Hung2019-09-091-0/+25
| | | | | | | | | | | |
| * | | | | | | | | | | Update macc testEddie Hung2019-09-062-42/+42
| | | | | | | | | | | |
| * | | | | | | | | | | Merge remote-tracking branch 'origin/eddie/peepopt_dffmuxext' into xc7dspEddie Hung2019-09-052-21/+63
| |\ \ \ \ \ \ \ \ \ \ \
| * \ \ \ \ \ \ \ \ \ \ \ Merge remote-tracking branch 'origin/master' into xc7dspEddie Hung2019-09-051-1/+3
| |\ \ \ \ \ \ \ \ \ \ \ \
| * \ \ \ \ \ \ \ \ \ \ \ \ Merge remote-tracking branch 'origin/eddie/peepopt_dffmuxext' into xc7dspEddie Hung2019-09-041-0/+8
| |\ \ \ \ \ \ \ \ \ \ \ \ \
| * \ \ \ \ \ \ \ \ \ \ \ \ \ Merge remote-tracking branch 'origin/master' into xc7dspEddie Hung2019-09-045-9/+39
| |\ \ \ \ \ \ \ \ \ \ \ \ \ \
| * | | | | | | | | | | | | | | Add macc test, with equiv_opt not currently passingEddie Hung2019-08-302-0/+54
| | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | Update test for ffMEddie Hung2019-08-301-2/+2
| | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | Add mul_unsigned testEddie Hung2019-08-302-0/+41
| | | | | | | | | | | | | | | |
* | | | | | | | | | | | | | | | Fix _TECHMAP_REMOVEINIT_ handling.Marcin Kościelnicki2019-09-271-2/+12
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Previously, this wire was handled in the code that populated the "do or do not" techmap cache, resulting in init value removal being performed only for the first use of a given template. Fixes the problem identified in #1396.
* | | | | | | | | | | | | | | | Change order of parameters, to work on other osMiodrag Milanovic2019-09-271-1/+1
| |_|_|_|_|_|_|_|_|_|_|_|_|/ / |/| | | | | | | | | | | | | |
* | | | | | | | | | | | | | | Merge pull request #1401 from SergeyDegtyar/SergeyDegtyar/ice40Eddie Hung2019-09-252-19/+14
|\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | |_|_|_|_|_|_|_|_|_|_|_|_|/ / |/| | | | | | | | | | | | | | ICE40 tests. adffs test update (equiv_opt -multiclock).
| * | | | | | | | | | | | | | Change sync controls to async.SergeyDegtyar2019-09-252-8/+8
| | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | adffs test update (equiv_opt -multiclock).SergeyDegtyar2019-09-242-18/+13
| | |_|_|_|_|_|_|_|_|_|_|_|/ | |/| | | | | | | | | | | |
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-30 14:32:00 +0000