index
:
iCE40/yosys
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
tests
/
arch
/
xilinx
/
asym_ram_sdp_write_wider.v
Commit message (
Collapse
)
Author
Age
Files
Lines
*
Asymmetric port ram tests with Xilinx
KrystalDelusion
2023-02-21
1
-0
/
+71
Uses verilog code from User Guide 901 (2021.1)
