aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/xilinx
Commit message (Expand)AuthorAgeFilesLines
...
| * Merge branch 'eddie/abc9_refactor' into eddie/abc9_requiredEddie Hung2020-01-273-126/+89
| |\
| * \ Merge remote-tracking branch 'origin/eddie/abc9_refactor' into eddie/abc9_req...Eddie Hung2020-01-151-1/+1
| |\ \
| * | | abc9_ops: generate flop box ids, add abc9_required to FD* cellsEddie Hung2020-01-141-12/+45
| * | | Merge remote-tracking branch 'origin/eddie/abc9_refactor' into eddie/abc9_req...Eddie Hung2020-01-142-13/+20
| |\ \ \
| * \ \ \ Merge remote-tracking branch 'origin/eddie/abc9_refactor' into eddie/abc9_req...Eddie Hung2020-01-121-1/+0
| |\ \ \ \
| | * | | | Fix abc9_xc7.box commentsEddie Hung2020-01-071-7/+14
| | * | | | Merge remote-tracking branch 'origin/master' into eddie/abc9_mfsEddie Hung2020-01-076-155/+645
| | |\ \ \ \
| | * | | | | Re-enable &mfs for synth_{ecp5,xilinx}Eddie Hung2020-01-061-1/+0
| * | | | | | Add abc9_required to DSP48E1.{A,B,C,D,PCIN}Eddie Hung2020-01-101-38/+117
| * | | | | | abc9_ops -prep_times: generate flop boxes from abc9_required attrEddie Hung2020-01-101-61/+0
| * | | | | | Add abc9_ops -check, -prep_times, -write_box for required timesEddie Hung2020-01-101-0/+5
| * | | | | | Merge remote-tracking branch 'origin/eddie/abc9_refactor' into eddie/abc9_req...Eddie Hung2020-01-085-1676/+518
| |\ \ \ \ \ \
| * \ \ \ \ \ \ Merge remote-tracking branch 'origin/eddie/abc9_refactor' into xaig_arrival_r...Eddie Hung2020-01-066-498/+1003
| |\ \ \ \ \ \ \
| * | | | | | | | ConsistencyEddie Hung2019-12-271-1/+1
| * | | | | | | | Update some abc9_arrival times, add abc9_required timesEddie Hung2019-12-273-24/+220
* | | | | | | | | Add opt_lut_ins pass. (#1673)Marcelina Kościelnicka2020-02-031-0/+1
* | | | | | | | | xilinx: use RAM32M/RAM64M for memories with two read portsMarcin Kościelnicki2020-02-021-2/+2
* | | | | | | | | synth_xilinx: cleanup helpEddie Hung2020-01-281-6/+4
* | | | | | | | | synth_xilinx: fix help when no active_design; fixes #1664Eddie Hung2020-01-281-2/+3
* | | | | | | | | xilinx: Add simulation model for DSP48 (Virtex 4).Marcin Kościelnicki2020-01-296-45/+534
* | | | | | | | | Merge pull request #1660 from YosysHQ/eddie/abc9_unpermute_lutsEddie Hung2020-01-281-62/+37
|\ \ \ \ \ \ \ \ \
| * | | | | | | | | xilinx/ice40/ecp5: undo permuting LUT masks in lut_mapEddie Hung2020-01-271-62/+37
| | |_|_|_|_|_|_|/ | |/| | | | | | |
* | | | | | | | | Fix unresolved conflict from #1573Eddie Hung2020-01-281-1/+1
* | | | | | | | | Merge pull request #1573 from YosysHQ/eddie/xilinx_tristateN. Engelhardt2020-01-281-0/+3
|\ \ \ \ \ \ \ \ \ | |/ / / / / / / / |/| | | | | | | |
| * | | | | | | | Duplicate tribuf call, credit to @mwkmwkmwkEddie Hung2019-12-131-1/+0
| * | | | | | | | synth_xilinx: error out if tristate without '-iopad'Eddie Hung2019-12-121-0/+4
* | | | | | | | | Fix $__ABC9_ASYNC1 to output 1'b1 not 1'b0Eddie Hung2020-01-221-1/+1
* | | | | | | | | Merge remote-tracking branch 'origin/master' into eddie/abc9_refactorEddie Hung2020-01-212-125/+88
|\ \ \ \ \ \ \ \ \ | |_|_|_|_|_|_|_|/ |/| | | | | | | |
| * | | | | | | | Deprecate `_CLB_CARRY from +/xilinx/arith_map.v since #1623Eddie Hung2020-01-172-119/+82
| * | | | | | | | +/xilinx/arith_map.v fix $lcu ruleEddie Hung2020-01-171-6/+6
* | | | | | | | | Merge remote-tracking branch 'origin/master' into eddie/abc9_refactorEddie Hung2020-01-151-1/+1
|\| | | | | | | | | |_|_|_|_|_|_|/ |/| | | | | | |
| * | | | | | | Merge pull request #1636 from YosysHQ/eddie/fix_synth_xilinx_WMiodrag Milanović2020-01-151-1/+1
| |\ \ \ \ \ \ \
| | * | | | | | | synth_xilinx: fix default W value for non-xc7Eddie Hung2020-01-141-1/+1
* | | | | | | | | Adding (* techmap_autopurge *) to FD* in abc9_map.vEddie Hung2020-01-141-8/+8
|/ / / / / / / /
* | | | | | | | Merge pull request #1623 from YosysHQ/mmicko/edif_attrMiodrag Milanović2020-01-141-1/+1
|\ \ \ \ \ \ \ \ | |/ / / / / / / |/| | | | | | |
| * | | | | | | Use CARRY4 for abc1 as well, preventing issues with VivadoMiodrag Milanovic2020-01-101-1/+1
| | |_|_|/ / / | |/| | | | |
* | | | | | | Another conflictEddie Hung2020-01-111-1/+0
* | | | | | | synth_xilinx: synth_xilinx.abc9.xc7.W to replace XC7_WIRE_DELAY macroEddie Hung2020-01-101-4/+11
|/ / / / / /
* | | | | / Fix abc9_xc7.box commentsEddie Hung2020-01-071-7/+14
| |_|_|_|/ |/| | | |
* | | | | Merge branch 'master' of github.com:YosysHQ/yosysEddie Hung2020-01-066-152/+642
|\ \ \ \ \
| * \ \ \ \ Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2020-01-065-1674/+509
| |\ \ \ \ \ | | | |_|_|/ | | |/| | |
| * | | | | Fix spacingEddie Hung2020-01-021-1/+1
| | |_|_|/ | |/| | |
| * | | | synth_xilinx -dff to work with abc tooEddie Hung2020-01-021-6/+14
| * | | | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2020-01-022-24/+44
| |\ \ \ \
| * | | | | Update commentsEddie Hung2020-01-021-11/+6
| * | | | | abc9 -keepff -> -dff; refactor dff operationsEddie Hung2020-01-022-58/+58
| * | | | | Clamp -46ps for FDPE* tooEddie Hung2020-01-011-2/+2
| * | | | | Restore abc9 -keepffEddie Hung2020-01-012-86/+6
| * | | | | Re-arrange FD orderEddie Hung2019-12-313-182/+182
| * | | | | Cleanup xilinx boxesEddie Hung2019-12-312-391/+425