aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/machxo2/cells_map.v
Commit message (Expand)AuthorAgeFilesLines
* Add more DFF typesMiodrag Milanovic2023-04-061-3/+90
* Start unification effort for machxo2 and ecp5Miodrag Milanovic2023-03-201-6/+2
* iopadmap: Add native support for negative-polarity output enable.Marcelina Koƛcielnicka2021-11-091-2/+2
* machxo2: Tristate is active-low.William D. Jones2021-02-231-3/+3
* machxo2: Fix naming of TRELLIS_IO ports to match PIO pins in routing graph.William D. Jones2021-02-231-3/+3
* machxo2: synth_machxo2 now maps ports to FACADE_IO.William D. Jones2021-02-231-0/+7
* machxo2: Improve LUT4 techmap. Use same output port name for LUT4 as Lattice.William D. Jones2021-02-231-2/+2
* machxo2: Add dff.ys test, fix another cells_map.v typo.William D. Jones2021-02-231-1/+1
* machxo2: Fix more oversights in machxo2 models. logic.ys test passes.William D. Jones2021-02-231-1/+5
* machxo2: Create basic techlibs and synth_machxo2 pass.William D. Jones2021-02-231-0/+23