aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/ice40/cells_map.v
Commit message (Expand)AuthorAgeFilesLines
* ice40: split out cells_map.v into ff_map.vEddie Hung2020-05-141-31/+0
* xilinx/ice40/ecp5: undo permuting LUT masks in lut_mapEddie Hung2020-01-271-7/+6
* ice40_wrapcarry to really preserve attributes via -unwrap optionEddie Hung2019-12-091-19/+0
* $__ICE40_CARRY_WRAPPER to use _TECHMAP_REPLACE_ for SB_CARRY to preserveEddie Hung2019-12-031-1/+1
* Fix $lut pin ordering inside $__ICE40_CARRY_WRAPPEREddie Hung2019-08-121-1/+1
* Revert "Merge pull request #1280 from YosysHQ/revert-1266-eddie/ice40_full_ad...Eddie Hung2019-08-121-14/+9
* Revert "Wrap SB_LUT+SB_CARRY into $__ICE40_CARRY_WRAPPER"David Shah2019-08-101-9/+14
* Add ice40_wrapcarry pass, rename $__ICE40_FULL_ADDER -> CARRY_WRAPPEREddie Hung2019-08-071-8/+5
* Wrap SB_CARRY+SB_LUT into $__ICE40_FULL_ADDEREddie Hung2019-08-071-12/+10
* $__ICE40_CARRY_LUT4 -> $__ICE40_FULL_ADDER as per @whitequarkEddie Hung2019-07-151-1/+1
* _ABC macro will map and unmap to this new boxEddie Hung2019-07-121-0/+24
* OoopsieEddie Hung2019-06-031-1/+1
* Map to SB_LUT4 from fastest input firstEddie Hung2019-04-171-7/+11
* Revert "Try using an ICE40_CARRY_LUT primitive to avoid ABC issues"Eddie Hung2019-04-171-24/+0
* Try using an ICE40_CARRY_LUT primitive to avoid ABC issuesEddie Hung2019-04-171-0/+24
* Improving vpr output support.Tim 'mithro' Ansell2018-04-181-1/+1
* Add "synth_ice40 -vpr"Clifford Wolf2017-11-161-0/+2
* improved ice40 dff cell mappingClifford Wolf2015-04-161-3/+28
* Added very first version of "synth_ice40"Clifford Wolf2015-03-051-0/+32