aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/ecp5
Commit message (Expand)AuthorAgeFilesLines
* Merge pull request #1716 from zeldin/ecp5_fixN. Engelhardt2020-03-091-2/+0
|\
| * remove unused parametersN. Engelhardt2020-03-061-3/+0
| * ecp5: Add missing parameter to \$__ECP5_PDPW16KDMarcus Comstedt2020-02-221-0/+1
* | synth_ecp5: use +/abc9_model.vEddie Hung2020-02-271-1/+1
* | ecp5: remove small LUT entriesEddie Hung2020-02-271-24/+6
* | ecp5: deprecate abc9_{arrival,required} and *.{lut,box}Eddie Hung2020-02-277-86/+120
|/
* synth_*: call 'opt -fast' after 'techmap'Eddie Hung2020-02-051-0/+1
* Add opt_lut_ins pass. (#1673)Marcelina Kościelnicka2020-02-031-0/+1
* xilinx/ice40/ecp5: undo permuting LUT masks in lut_mapEddie Hung2020-01-271-77/+55
* Merge remote-tracking branch 'origin/master' into eddie/abc9_mfsEddie Hung2020-01-074-35/+31
|\
| * Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2020-01-064-4/+4
| |\
| * \ Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2020-01-021-2/+2
| |\ \
| * | | Missing characterEddie Hung2019-12-311-1/+1
| * | | Cleanup ecp5 boxesEddie Hung2019-12-314-35/+31
* | | | Re-enable &mfs for synth_{ecp5,xilinx}Eddie Hung2020-01-061-2/+2
| |_|/ |/| |
* | | Merge pull request #1604 from whitequark/unify-ram-namingwhitequark2020-01-024-4/+4
|\ \ \ | |_|/ |/| |
| * | Harmonize BRAM/LUTRAM descriptions across all of Yosys.whitequark2020-01-014-4/+4
| |/
* | Update doc that "-retime" calls abc with "-dff -D 1"Eddie Hung2019-12-301-1/+1
* | Revert "Revert "synth_* with -retime option now calls abc with -D 1 as well""Eddie Hung2019-12-301-1/+1
|/
* Nitpick cleanup for ecp5Eddie Hung2019-12-272-11/+3
* Revert "Optimise write_xaiger"Eddie Hung2019-12-201-5/+0
* Merge pull request #1558 from YosysHQ/eddie/xaiger_cleanupEddie Hung2019-12-191-0/+5
|\
| * techmap/aigmap of whiteboxes to occur before abc9 instead of in write_xaigerEddie Hung2019-12-061-0/+5
* | Merge pull request #1563 from YosysHQ/dave/async-prldDavid Shah2019-12-182-4/+28
|\ \
| * | ecp5: Add support for mapping PRLD FFsDavid Shah2019-12-072-4/+28
| |/
* / Fix bitwidth mismatch; suppresses iverilog warningEddie Hung2019-12-111-4/+4
|/
* ecp5: Use new autoname pass for better cell/net namesDavid Shah2019-11-151-0/+1
* ecp5: Pass -nomfs to abc9David Shah2019-10-201-2/+2
* Makefile: don't assume python is called `python3`Sean Cross2019-10-191-2/+2
* ecp5: Add ECLKBRIDGECS blackboxDavid Shah2019-10-111-0/+7
* ecp5: Add attrmvcp to copy syn_useioff to driving FFDavid Shah2019-10-101-0/+1
* ecp5: Set syn_useioff on IO FFs to enable packingDavid Shah2019-10-101-8/+8
* Rename abc_* names/attributes to more precisely be abc9_*Eddie Hung2019-10-0410-25/+25
* Panic over. Model was elsewhere. Re-arrange for consistencyEddie Hung2019-10-041-0/+1
* ecp5: Fix shuffle_enable portDavid Shah2019-10-011-2/+2
* ecp5: Add support for mapping 36-bit wide PDP BRAMsDavid Shah2019-10-016-1/+183
* Combine 'flatten' & 'coarse' labels in synth_ecp5 so proc run onceEddie Hung2019-09-261-9/+4
* Merge remote-tracking branch 'origin/master' into xc7dspEddie Hung2019-09-057-14/+53
|\
| * Rename boxEddie Hung2019-09-021-1/+1
| * Merge remote-tracking branch 'origin/master' into xaig_arrivalEddie Hung2019-09-022-7/+8
| |\
| * \ Merge remote-tracking branch 'origin/master' into xaig_arrivalEddie Hung2019-08-307-106/+147
| |\ \
| * \ \ Merge remote-tracking branch 'origin/master' into xaig_arrivalEddie Hung2019-08-286-54/+212
| |\ \ \
| * | | | Fix spacingEddie Hung2019-08-231-1/+1
| * | | | Remove unused modelEddie Hung2019-08-231-13/+0
| * | | | Merge remote-tracking branch 'origin/master' into xaig_arrivalEddie Hung2019-08-231-3/+6
| |\ \ \ \
| * | | | | ecp5: remove DPR16X4 from abc_unmap.vEddie Hung2019-08-201-20/+0
| * | | | | ecp5 to use -max_iter 1Eddie Hung2019-08-203-4/+3
| * | | | | ecp5 to use abc_map.v and _unmap.vEddie Hung2019-08-207-14/+89
* | | | | | Merge remote-tracking branch 'origin/master' into xc7dspEddie Hung2019-09-042-7/+8
|\ \ \ \ \ \ | | |_|_|_|/ | |/| | | |
| * | | | | Fix TRELLIS_FF simulation modelMiodrag Milanovic2019-08-311-6/+7
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-06 08:14:05 +0000