iCE40/yosys - [no description]

	Commit message (Collapse)	Author	Age	Files	Lines
*	Added $tribuf and $_TBUF_ sim models	Clifford Wolf	2015-08-16	2	-0/+20
\|
*	Added $tribuf and $_TBUF_ cell types	Clifford Wolf	2015-08-16	1	-1/+1
\|
*	Another block of spelling fixes	Larry Doolittle	2015-08-14	3	-4/+4
\| \| \| \|	Smaller this time
*	Adjust makefiles to work with out-of-tree builds	Clifford Wolf	2015-08-12	2	-12/+0
\| \| \| \|	This is based on work done by Larry Doolittle
*	Added WORDS parameter to $meminit	Clifford Wolf	2015-07-31	1	-1/+2
\|
*	Added "synth -nofsm"	Clifford Wolf	2015-07-02	1	-1/+10
\|
*	Fixed trailing whitespaces	Clifford Wolf	2015-07-02	4	-10/+10
\|
*	Added "synth -nordff -noalumacc"	Clifford Wolf	2015-06-15	1	-3/+20
\|
*	Added simplemap $lut support	Clifford Wolf	2015-04-27	1	-8/+2
\|
*	make all vector-size related integer params in $mem sim model signed	Clifford Wolf	2015-04-05	1	-6/+6
\| \| \| \| \| \|	this fixes iverilog crashes such as the following: warning: verinum::as_long() truncated 32 bits to 31, returns 2147483647 draw_net_input.c:711: Error: malloc() ran out of memory.
*	Added $_MUX4_, $_MUX8_, and $_MUX16_ cell types	Clifford Wolf	2015-04-05	1	-0/+29
\|
*	Added $assume cell type	Clifford Wolf	2015-02-26	1	-1/+18
\|
*	Added "stat" to "synth" and "synth_xilinx"	Clifford Wolf	2015-02-15	1	-0/+2
\|
*	Added final checks to "synth" and "synth_xilinx"	Clifford Wolf	2015-02-15	1	-7/+14
\|
*	Smaller default parameters in $mem simlib model	Clifford Wolf	2015-02-15	1	-2/+2
\|
*	Added $meminit support to "memory" command	Clifford Wolf	2015-02-14	1	-3/+15
\|
*	Added $meminit cell type	Clifford Wolf	2015-02-14	1	-0/+22
\|
*	Added "check" command	Clifford Wolf	2015-02-13	1	-0/+4
\|
*	Some test related fixes	Clifford Wolf	2015-02-12	1	-4/+4
\| \| \| \|	(incl. removal of three bad test cases)
*	Added "make mklibyosys", some minor API changes	Clifford Wolf	2015-02-01	1	-1/+9
\|
*	Added "fsm -encfile"	Clifford Wolf	2015-01-30	1	-2/+9
\|
*	Added $equiv cell type	Clifford Wolf	2015-01-19	1	-1/+23
\|
*	Added cells.lib	Clifford Wolf	2015-01-16	2	-0/+109
\|
*	Added add_share_file Makefile macro	Clifford Wolf	2015-01-08	1	-25/+6
\|
*	Progress in memory_bram	Clifford Wolf	2015-01-03	1	-0/+3
\|
*	Added proper clkpol support to memory_bram	Clifford Wolf	2015-01-02	1	-1/+1
\|
*	New $mem simlib model	Clifford Wolf	2015-01-02	1	-95/+36
\|
*	Fixed simlib entries for $memrd and $memwr	Clifford Wolf	2014-12-30	1	-0/+2
\|
*	Fixed build with SMALL=1	Clifford Wolf	2014-12-30	1	-0/+2
\|
*	Improvements in simplemap api, added $ne $nex $eq $eqx support	Clifford Wolf	2014-12-24	1	-49/+5
\|
*	Removed UTF-8 chars from techmap.v	Clifford Wolf	2014-12-12	1	-1/+1
\|
*	Added $dffe cell type	Clifford Wolf	2014-12-08	2	-1/+20
\|
*	Added $_DFFE_??_ cell types	Clifford Wolf	2014-12-08	1	-0/+32
\|
*	Added "abc" label in synth script	Clifford Wolf	2014-10-31	1	-6/+12
\|
*	Added "opt -full" alias for all more aggressive optimizations	Clifford Wolf	2014-10-31	1	-2/+6
\|
*	Added $_BUF_ cell type	Clifford Wolf	2014-10-03	1	-0/+6
\|
*	namespace Yosys	Clifford Wolf	2014-09-27	1	-1/+5
\|
*	Improvements in "synth" script	Clifford Wolf	2014-09-18	1	-8/+12
\|
*	Fixed $macc simlib model for zero-config	Clifford Wolf	2014-09-16	1	-1/+1
\|
*	Added "synth" command	Clifford Wolf	2014-09-14	2	-0/+154
\|
*	Using alumacc in techmap.v	Clifford Wolf	2014-09-14	1	-237/+33
\|
*	Fixed simlib $macc model for xilinx xsim	Clifford Wolf	2014-09-08	1	-1/+15
\|
*	Simplified $fa undef model	Clifford Wolf	2014-09-08	1	-1/+1
\|
*	Fixes and cleanups for blackbox.v	Clifford Wolf	2014-09-08	2	-70/+73
\|
*	Added $lcu cell type	Clifford Wolf	2014-09-08	2	-74/+31
\|
*	Added "$fa" cell type	Clifford Wolf	2014-09-08	2	-0/+28
\|
*	Using maccmap for $macc and $mul techmap	Clifford Wolf	2014-09-07	1	-190/+16
\|
*	Various bug fixes (related to $macc model testing)	Clifford Wolf	2014-09-06	2	-2/+2
\|
*	Added $macc SAT model	Clifford Wolf	2014-09-06	2	-6/+6
\|
*	Added $macc simlib model (also use as techmap rule for now)	Clifford Wolf	2014-09-06	2	-0/+172
\|